<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (lin64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>/home/wei/Software/ISE14.7/install/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce
-intstyle ise -v 3 -s 1 -n 3 -fastpaths -xml psr_ddc_150M_top.twx
psr_ddc_150M_top.ncd -o psr_ddc_150M_top.twr psr_ddc_150M_top.pcf

</twCmdLine><twDesign>psr_ddc_150M_top.ncd</twDesign><twDesignPath>psr_ddc_150M_top.ncd</twDesignPath><twPCF>psr_ddc_150M_top.pcf</twPCF><twPcfPath>psr_ddc_150M_top.pcf</twPcfPath><twDevInfo arch="virtex6" pkg="ff1156"><twDevName>xc6vlx240t</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-1</twSpeedGrade><twSpeedVer>PRODUCTION 1.17 2013-10-13, STEPPING level 0</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:2802 - Read 171 constraints.  If you are experiencing memory or runtime issues it may help to consolidate some of these constraints.  For more details please do a search for &quot;timing:2802&quot; at http://www.xilinx.com/support.</twInfo><twWarn anchorID="3">WARNING:Timing:3223 - Timing constraint TS_rx_fifo_wr_to_rd = MAXDELAY FROM TIMEGRP &quot;rx_fifo_wr_to_rd&quot; TO TIMEGRP        &quot;v6_emac_v2_3_clk_phy_tx&quot; 8 ns DATAPATHONLY; ignored during timing analysis.</twWarn><twWarn anchorID="4">WARNING:Timing:3223 - Timing constraint PATH &quot;TS_CLK_CLK_30M_path&quot; TIG; ignored during timing analysis.</twWarn><twWarn anchorID="5">WARNING:Timing:3223 - Timing constraint PATH &quot;TS_CLK_30M_CLK_path&quot; TIG; ignored during timing analysis.</twWarn><twInfo anchorID="6">INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.</twInfo><twInfo anchorID="7">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="8">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="9">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="10" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">TS_v6_emac_gmii_core_clk_in = PERIOD TIMEGRP &quot;clk_in&quot; 50 ns HIGH 50%         INPUT_JITTER 0.05 ns;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>20.000</twMinPer></twConstHead><twPinLimitRpt anchorID="11"><twPinLimitBanner>Component Switching Limit Checks: TS_v6_emac_gmii_core_clk_in = PERIOD TIMEGRP &quot;clk_in&quot; 50 ns HIGH 50%
        INPUT_JITTER 0.05 ns;</twPinLimitBanner><twPinLimit anchorID="12" type="MINPERIOD" name="Tmmcmper_CLKOUT(Foutmax)" slack="3.572" period="5.000" constraintValue="5.000" deviceLimit="1.428" freqLimit="700.280" physResource="U12/clock_generator/mmcm_adv_inst/CLKOUT2" logResource="U12/clock_generator/mmcm_adv_inst/CLKOUT2" locationPin="MMCM_ADV_X0Y11.CLKOUT2" clockNet="U12/clock_generator/clkout2"/><twPinLimit anchorID="13" type="MINPERIOD" name="Tmmcmper_CLKOUT(Foutmax)" slack="6.572" period="8.000" constraintValue="8.000" deviceLimit="1.428" freqLimit="700.280" physResource="U12/clock_generator/mmcm_adv_inst/CLKOUT0" logResource="U12/clock_generator/mmcm_adv_inst/CLKOUT0" locationPin="MMCM_ADV_X0Y11.CLKOUT0" clockNet="U12/clock_generator/clkout0"/><twPinLimit anchorID="14" type="MINPERIOD" name="Tmmcmper_CLKOUT(Foutmax)" slack="8.572" period="10.000" constraintValue="10.000" deviceLimit="1.428" freqLimit="700.280" physResource="U12/clock_generator/mmcm_adv_inst/CLKOUT1" logResource="U12/clock_generator/mmcm_adv_inst/CLKOUT1" locationPin="MMCM_ADV_X0Y11.CLKOUT1" clockNet="U12/clock_generator/clkout1"/></twPinLimitRpt></twConst><twConst anchorID="15" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">TS_v6_emac_v2_3_clk_ref_gtx = PERIOD TIMEGRP &quot;v6_emac_v2_3_clk_ref_gtx&quot; 8 ns         HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.222</twMinPer></twConstHead><twPinLimitRpt anchorID="16"><twPinLimitBanner>Component Switching Limit Checks: TS_v6_emac_v2_3_clk_ref_gtx = PERIOD TIMEGRP &quot;v6_emac_v2_3_clk_ref_gtx&quot; 8 ns
        HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="17" type="MINPERIOD" name="Trper_CLKA" slack="5.778" period="8.000" constraintValue="8.000" deviceLimit="2.222" freqLimit="450.045" physResource="U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl/CLKARDCLK" logResource="U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl/CLKARDCLK" locationPin="RAMB18_X5Y39.CLKARDCLK" clockNet="U12/gtx_clk_bufg"/><twPinLimit anchorID="18" type="MINPERIOD" name="Trper_CLKA" slack="5.778" period="8.000" constraintValue="8.000" deviceLimit="2.222" freqLimit="450.045" physResource="U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_l/bram18_tdp_bl.bram18_tdp_bl/CLKARDCLK" logResource="U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_l/bram18_tdp_bl.bram18_tdp_bl/CLKARDCLK" locationPin="RAMB18_X5Y38.RDCLK" clockNet="U12/gtx_clk_bufg"/><twPinLimit anchorID="19" type="MINPERIOD" name="Trper_CLKA" slack="5.778" period="8.000" constraintValue="8.000" deviceLimit="2.222" freqLimit="450.045" physResource="U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl/CLKBWRCLK" logResource="U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl/CLKBWRCLK" locationPin="RAMB18_X5Y45.CLKBWRCLK" clockNet="U12/gtx_clk_bufg"/></twPinLimitRpt></twConst><twConst anchorID="20" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">TS_v6_emac_v2_3_clk_phy_tx = PERIOD TIMEGRP &quot;v6_emac_v2_3_clk_phy_tx&quot; 8 ns         HIGH 50%;</twConstName><twItemCnt>5941</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1221</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>6.936</twMinPer></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point U12/v6emac_fifo_block/v6emac_block/rgmii_interface/txdata_out_bus[0].rgmii_txd_out (OLOGIC_X0Y86.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="21"><twConstPath anchorID="22" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.532</twSlack><twSrc BELType="FF">U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/SYNC_TX_RESET_I/R4</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/v6emac_block/rgmii_interface/txdata_out_bus[0].rgmii_txd_out</twDest><twTotPathDel>3.450</twTotPathDel><twClkSkew dest = "1.080" src = "1.063">-0.017</twClkSkew><twDelConst>4.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/SYNC_TX_RESET_I/R4</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/txdata_out_bus[0].rgmii_txd_out</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X53Y97.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U12/tx_mac_aclk</twSrcClk><twPathDel><twSite>SLICE_X53Y97.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>U12/tx_reset</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/SYNC_TX_RESET_I/R4</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X0Y86.SR</twSite><twDelType>net</twDelType><twFanCnt>48</twFanCnt><twDelInfo twEdge="twRising">2.420</twDelInfo><twComp>U12/tx_reset</twComp></twPathDel><twPathDel><twSite>OLOGIC_X0Y86.CLK</twSite><twDelType>Tosrck</twDelType><twDelInfo twEdge="twRising">0.693</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_txd_odelay&lt;0&gt;</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/txdata_out_bus[0].rgmii_txd_out</twBEL></twPathDel><twLogDel>1.030</twLogDel><twRouteDel>2.420</twRouteDel><twTotDel>3.450</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="4.000">U12/tx_mac_aclk</twDestClk><twPctLog>29.9</twPctLog><twPctRoute>70.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="23"><twConstPath anchorID="24" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.532</twSlack><twSrc BELType="FF">U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/SYNC_TX_RESET_I/R4</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/v6emac_block/rgmii_interface/txdata_out_bus[0].rgmii_txd_out</twDest><twTotPathDel>3.450</twTotPathDel><twClkSkew dest = "1.080" src = "1.063">-0.017</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/SYNC_TX_RESET_I/R4</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/txdata_out_bus[0].rgmii_txd_out</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X53Y97.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U12/tx_mac_aclk</twSrcClk><twPathDel><twSite>SLICE_X53Y97.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>U12/tx_reset</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/SYNC_TX_RESET_I/R4</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X0Y86.SR</twSite><twDelType>net</twDelType><twFanCnt>48</twFanCnt><twDelInfo twEdge="twRising">2.420</twDelInfo><twComp>U12/tx_reset</twComp></twPathDel><twPathDel><twSite>OLOGIC_X0Y86.CLK</twSite><twDelType>Tosrck</twDelType><twDelInfo twEdge="twRising">0.693</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_txd_odelay&lt;0&gt;</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/txdata_out_bus[0].rgmii_txd_out</twBEL></twPathDel><twLogDel>1.030</twLogDel><twRouteDel>2.420</twRouteDel><twTotDel>3.450</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">U12/tx_mac_aclk</twDestClk><twPctLog>29.9</twPctLog><twPctRoute>70.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point U12/v6emac_fifo_block/v6emac_block/rgmii_interface/ctl_output (OLOGIC_X0Y102.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="25"><twConstPath anchorID="26" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.791</twSlack><twSrc BELType="FF">U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/SYNC_TX_RESET_I/R4</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/v6emac_block/rgmii_interface/ctl_output</twDest><twTotPathDel>3.182</twTotPathDel><twClkSkew dest = "1.071" src = "1.063">-0.008</twClkSkew><twDelConst>4.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/SYNC_TX_RESET_I/R4</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/ctl_output</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X53Y97.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U12/tx_mac_aclk</twSrcClk><twPathDel><twSite>SLICE_X53Y97.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>U12/tx_reset</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/SYNC_TX_RESET_I/R4</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X0Y102.SR</twSite><twDelType>net</twDelType><twFanCnt>48</twFanCnt><twDelInfo twEdge="twRising">2.152</twDelInfo><twComp>U12/tx_reset</twComp></twPathDel><twPathDel><twSite>OLOGIC_X0Y102.CLK</twSite><twDelType>Tosrck</twDelType><twDelInfo twEdge="twRising">0.693</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_tx_ctl_odelay</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/ctl_output</twBEL></twPathDel><twLogDel>1.030</twLogDel><twRouteDel>2.152</twRouteDel><twTotDel>3.182</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="4.000">U12/tx_mac_aclk</twDestClk><twPctLog>32.4</twPctLog><twPctRoute>67.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="27"><twConstPath anchorID="28" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.791</twSlack><twSrc BELType="FF">U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/SYNC_TX_RESET_I/R4</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/v6emac_block/rgmii_interface/ctl_output</twDest><twTotPathDel>3.182</twTotPathDel><twClkSkew dest = "1.071" src = "1.063">-0.008</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/SYNC_TX_RESET_I/R4</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/ctl_output</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X53Y97.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U12/tx_mac_aclk</twSrcClk><twPathDel><twSite>SLICE_X53Y97.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>U12/tx_reset</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/SYNC_TX_RESET_I/R4</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X0Y102.SR</twSite><twDelType>net</twDelType><twFanCnt>48</twFanCnt><twDelInfo twEdge="twRising">2.152</twDelInfo><twComp>U12/tx_reset</twComp></twPathDel><twPathDel><twSite>OLOGIC_X0Y102.CLK</twSite><twDelType>Tosrck</twDelType><twDelInfo twEdge="twRising">0.693</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_tx_ctl_odelay</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/ctl_output</twBEL></twPathDel><twLogDel>1.030</twLogDel><twRouteDel>2.152</twRouteDel><twTotDel>3.182</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">U12/tx_mac_aclk</twDestClk><twPctLog>32.4</twPctLog><twPctRoute>67.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point U12/v6emac_fifo_block/v6emac_block/rgmii_interface/txdata_out_bus[3].rgmii_txd_out (OLOGIC_X0Y106.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="29"><twConstPath anchorID="30" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.855</twSlack><twSrc BELType="FF">U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/SYNC_TX_RESET_I/R4</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/v6emac_block/rgmii_interface/txdata_out_bus[3].rgmii_txd_out</twDest><twTotPathDel>3.127</twTotPathDel><twClkSkew dest = "1.080" src = "1.063">-0.017</twClkSkew><twDelConst>4.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/SYNC_TX_RESET_I/R4</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/txdata_out_bus[3].rgmii_txd_out</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X53Y97.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U12/tx_mac_aclk</twSrcClk><twPathDel><twSite>SLICE_X53Y97.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>U12/tx_reset</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/SYNC_TX_RESET_I/R4</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X0Y106.SR</twSite><twDelType>net</twDelType><twFanCnt>48</twFanCnt><twDelInfo twEdge="twRising">2.097</twDelInfo><twComp>U12/tx_reset</twComp></twPathDel><twPathDel><twSite>OLOGIC_X0Y106.CLK</twSite><twDelType>Tosrck</twDelType><twDelInfo twEdge="twRising">0.693</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_txd_odelay&lt;3&gt;</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/txdata_out_bus[3].rgmii_txd_out</twBEL></twPathDel><twLogDel>1.030</twLogDel><twRouteDel>2.097</twRouteDel><twTotDel>3.127</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="4.000">U12/tx_mac_aclk</twDestClk><twPctLog>32.9</twPctLog><twPctRoute>67.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="31"><twConstPath anchorID="32" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.855</twSlack><twSrc BELType="FF">U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/SYNC_TX_RESET_I/R4</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/v6emac_block/rgmii_interface/txdata_out_bus[3].rgmii_txd_out</twDest><twTotPathDel>3.127</twTotPathDel><twClkSkew dest = "1.080" src = "1.063">-0.017</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/SYNC_TX_RESET_I/R4</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/txdata_out_bus[3].rgmii_txd_out</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X53Y97.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U12/tx_mac_aclk</twSrcClk><twPathDel><twSite>SLICE_X53Y97.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>U12/tx_reset</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/SYNC_TX_RESET_I/R4</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X0Y106.SR</twSite><twDelType>net</twDelType><twFanCnt>48</twFanCnt><twDelInfo twEdge="twRising">2.097</twDelInfo><twComp>U12/tx_reset</twComp></twPathDel><twPathDel><twSite>OLOGIC_X0Y106.CLK</twSite><twDelType>Tosrck</twDelType><twDelInfo twEdge="twRising">0.693</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_txd_odelay&lt;3&gt;</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/txdata_out_bus[3].rgmii_txd_out</twBEL></twPathDel><twLogDel>1.030</twLogDel><twRouteDel>2.097</twRouteDel><twTotDel>3.127</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">U12/tx_mac_aclk</twDestClk><twPctLog>32.9</twPctLog><twPctRoute>67.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_v6_emac_v2_3_clk_phy_tx = PERIOD TIMEGRP &quot;v6_emac_v2_3_clk_phy_tx&quot; 8 ns
        HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl (RAMB18_X5Y39.ADDRBWRADDR13), 1 path
</twPathRptBanner><twPathRpt anchorID="33"><twConstPath anchorID="34" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.039</twSlack><twSrc BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_10</twSrc><twDest BELType="RAM">U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl</twDest><twTotPathDel>0.202</twTotPathDel><twClkSkew dest = "0.587" src = "0.424">-0.163</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="26" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_10</twSrc><twDest BELType='RAM'>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X117Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">U12/tx_mac_aclk</twSrcClk><twPathDel><twSite>SLICE_X117Y99.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr&lt;10&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_10</twBEL></twPathDel><twPathDel><twSite>RAMB18_X5Y39.ADDRBWRADDR13</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twFalling">0.201</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr&lt;10&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB18_X5Y39.CLKBWRCLK</twSite><twDelType>Trckc_ADDRB</twDelType><twDelInfo twEdge="twFalling">-0.097</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl</twBEL></twPathDel><twLogDel>0.001</twLogDel><twRouteDel>0.201</twRouteDel><twTotDel>0.202</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">U12/tx_mac_aclk</twDestClk><twPctLog>0.5</twPctLog><twPctRoute>99.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_l/bram18_tdp_bl.bram18_tdp_bl (RAMB18_X5Y38.ADDRBWRADDR13), 1 path
</twPathRptBanner><twPathRpt anchorID="35"><twConstPath anchorID="36" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.039</twSlack><twSrc BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_10</twSrc><twDest BELType="RAM">U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_l/bram18_tdp_bl.bram18_tdp_bl</twDest><twTotPathDel>0.202</twTotPathDel><twClkSkew dest = "0.587" src = "0.424">-0.163</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="26" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_10</twSrc><twDest BELType='RAM'>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_l/bram18_tdp_bl.bram18_tdp_bl</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X117Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">U12/tx_mac_aclk</twSrcClk><twPathDel><twSite>SLICE_X117Y99.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr&lt;10&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_10</twBEL></twPathDel><twPathDel><twSite>RAMB18_X5Y38.ADDRBWRADDR13</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twFalling">0.201</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr&lt;10&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB18_X5Y38.WRCLK</twSite><twDelType>Trckc_ADDRB</twDelType><twDelInfo twEdge="twFalling">-0.097</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_l/bram18_tdp_bl.bram18_tdp_bl</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_l/bram18_tdp_bl.bram18_tdp_bl</twBEL></twPathDel><twLogDel>0.001</twLogDel><twRouteDel>0.201</twRouteDel><twTotDel>0.202</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">U12/tx_mac_aclk</twDestClk><twPctLog>0.5</twPctLog><twPctRoute>99.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/v6_emac (TEMAC_X0Y1.CLIENTEMACTXD3), 1 path
</twPathRptBanner><twPathRpt anchorID="37"><twConstPath anchorID="38" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.061</twSlack><twSrc BELType="FF">U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/tx_axi_shim/tx_data_3</twSrc><twDest BELType="CPU">U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/v6_emac</twDest><twTotPathDel>0.145</twTotPathDel><twClkSkew dest = "1.042" src = "0.958">-0.084</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="32" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/tx_axi_shim/tx_data_3</twSrc><twDest BELType='CPU'>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/v6_emac</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X140Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">U12/tx_mac_aclk</twSrcClk><twPathDel><twSite>SLICE_X140Y95.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.376</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/tx_axi_shim/tx_data&lt;5&gt;</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/tx_axi_shim/tx_data_3</twBEL></twPathDel><twPathDel><twSite>TEMAC_X0Y1.CLIENTEMACTXD3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.757</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/tx_axi_shim/tx_data&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>TEMAC_X0Y1.PHYEMACTXGMIIMIICLKIN</twSite><twDelType>Tmacckd_TXD</twDelType><twDelInfo twEdge="twFalling">-0.988</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/v6_emac</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/v6_emac</twBEL></twPathDel><twLogDel>-0.612</twLogDel><twRouteDel>0.757</twRouteDel><twTotDel>0.145</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">U12/tx_mac_aclk</twDestClk><twPctLog>-422.1</twPctLog><twPctRoute>522.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="39"><twPinLimitBanner>Component Switching Limit Checks: TS_v6_emac_v2_3_clk_phy_tx = PERIOD TIMEGRP &quot;v6_emac_v2_3_clk_phy_tx&quot; 8 ns
        HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="40" type="MINPERIOD" name="Trper_CLKA" slack="5.778" period="8.000" constraintValue="8.000" deviceLimit="2.222" freqLimit="450.045" physResource="U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl/CLKBWRCLK" logResource="U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl/CLKBWRCLK" locationPin="RAMB18_X5Y39.CLKBWRCLK" clockNet="U12/tx_mac_aclk"/><twPinLimit anchorID="41" type="MINPERIOD" name="Trper_CLKA" slack="5.778" period="8.000" constraintValue="8.000" deviceLimit="2.222" freqLimit="450.045" physResource="U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_l/bram18_tdp_bl.bram18_tdp_bl/CLKBWRCLK" logResource="U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_l/bram18_tdp_bl.bram18_tdp_bl/CLKBWRCLK" locationPin="RAMB18_X5Y38.WRCLK" clockNet="U12/tx_mac_aclk"/><twPinLimit anchorID="42" type="MINPERIOD" name="Tockper" slack="6.592" period="8.000" constraintValue="8.000" deviceLimit="1.408" freqLimit="710.227" physResource="U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_txd_odelay&lt;0&gt;/CLK" logResource="U12/v6emac_fifo_block/v6emac_block/rgmii_interface/txdata_out_bus[0].rgmii_txd_out/CK" locationPin="OLOGIC_X0Y86.CLK" clockNet="U12/tx_mac_aclk"/></twPinLimitRpt></twConst><twConst anchorID="43" twConstType="PERIOD" ><twConstHead uID="4"><twConstName UCFConstName="" ScopeName="">TS_v6_emac_v2_3_clk_phy_rx = PERIOD TIMEGRP &quot;v6_emac_v2_3_clk_phy_rx&quot; 8 ns         HIGH 50%;</twConstName><twItemCnt>2661</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1394</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.161</twMinPer></twConstHead><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/pauseaddressmatch_int (SLICE_X146Y104.SR), 4 paths
</twPathRptBanner><twPathRpt anchorID="44"><twConstPath anchorID="45" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.839</twSlack><twSrc BELType="CPU">U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/v6_emac</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/pauseaddressmatch_int</twDest><twTotPathDel>4.053</twTotPathDel><twClkSkew dest = "0.814" src = "0.887">0.073</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="35" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='CPU'>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/v6_emac</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/pauseaddressmatch_int</twDest><twLogLvls>2</twLogLvls><twSrcSite>TEMAC_X0Y1.PHYEMACRXCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U12/rx_mac_aclk</twSrcClk><twPathDel><twSite>TEMAC_X0Y1.EMACCLIENTRXCLIENTCLKOUT</twSite><twDelType>Tmaccko_CLKOUT</twDelType><twDelInfo twEdge="twRising">1.009</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/v6_emac</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/v6_emac</twBEL></twPathDel><twPathDel><twSite>SLICE_X147Y106.C5</twSite><twDelType>net</twDelType><twFanCnt>43</twFanCnt><twDelInfo twEdge="twRising">1.507</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/RX_CLIENT_CE</twComp></twPathDel><twPathDel><twSite>SLICE_X147Y106.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/counter&lt;5&gt;</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/lut5793_8292</twBEL></twPathDel><twPathDel><twSite>SLICE_X145Y104.A5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/lut5793_8292</twComp></twPathDel><twPathDel><twSite>SLICE_X145Y104.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/pause_match</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/lut5794_8293</twBEL></twPathDel><twPathDel><twSite>SLICE_X146Y104.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/][2269_8294</twComp></twPathDel><twPathDel><twSite>SLICE_X146Y104.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/address_match</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/pauseaddressmatch_int</twBEL></twPathDel><twLogDel>1.723</twLogDel><twRouteDel>2.330</twRouteDel><twTotDel>4.053</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">U12/rx_mac_aclk</twDestClk><twPctLog>42.5</twPctLog><twPctRoute>57.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="46"><twConstPath anchorID="47" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.226</twSlack><twSrc BELType="FF">U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/rx_data_valid_reg2</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/pauseaddressmatch_int</twDest><twTotPathDel>2.678</twTotPathDel><twClkSkew dest = "0.814" src = "0.875">0.061</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/rx_data_valid_reg2</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/pauseaddressmatch_int</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X145Y106.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U12/rx_mac_aclk</twSrcClk><twPathDel><twSite>SLICE_X145Y106.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.422</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/rx_axi_shim/fsmfake1&lt;0&gt;</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/rx_data_valid_reg2</twBEL></twPathDel><twPathDel><twSite>SLICE_X147Y106.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.719</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/rx_data_valid_reg2</twComp></twPathDel><twPathDel><twSite>SLICE_X147Y106.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/counter&lt;5&gt;</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/lut5793_8292</twBEL></twPathDel><twPathDel><twSite>SLICE_X145Y104.A5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/lut5793_8292</twComp></twPathDel><twPathDel><twSite>SLICE_X145Y104.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/pause_match</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/lut5794_8293</twBEL></twPathDel><twPathDel><twSite>SLICE_X146Y104.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/][2269_8294</twComp></twPathDel><twPathDel><twSite>SLICE_X146Y104.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/address_match</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/pauseaddressmatch_int</twBEL></twPathDel><twLogDel>1.136</twLogDel><twRouteDel>1.542</twRouteDel><twTotDel>2.678</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">U12/rx_mac_aclk</twDestClk><twPctLog>42.4</twPctLog><twPctRoute>57.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="48"><twConstPath anchorID="49" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.268</twSlack><twSrc BELType="FF">U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/rx_data_valid_reg1</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/pauseaddressmatch_int</twDest><twTotPathDel>2.678</twTotPathDel><twClkSkew dest = "0.085" src = "0.104">0.019</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/rx_data_valid_reg1</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/pauseaddressmatch_int</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X147Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U12/rx_mac_aclk</twSrcClk><twPathDel><twSite>SLICE_X147Y104.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/rx_data_valid_reg1</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/rx_data_valid_reg1</twBEL></twPathDel><twPathDel><twSite>SLICE_X147Y106.C3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.816</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/rx_data_valid_reg1</twComp></twPathDel><twPathDel><twSite>SLICE_X147Y106.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/counter&lt;5&gt;</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/lut5793_8292</twBEL></twPathDel><twPathDel><twSite>SLICE_X145Y104.A5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/lut5793_8292</twComp></twPathDel><twPathDel><twSite>SLICE_X145Y104.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/pause_match</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/lut5794_8293</twBEL></twPathDel><twPathDel><twSite>SLICE_X146Y104.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/][2269_8294</twComp></twPathDel><twPathDel><twSite>SLICE_X146Y104.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/address_match</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/pauseaddressmatch_int</twBEL></twPathDel><twLogDel>1.039</twLogDel><twRouteDel>1.639</twRouteDel><twTotDel>2.678</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">U12/rx_mac_aclk</twDestClk><twPctLog>38.8</twPctLog><twPctRoute>61.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/address_match (SLICE_X146Y104.SR), 4 paths
</twPathRptBanner><twPathRpt anchorID="50"><twConstPath anchorID="51" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.839</twSlack><twSrc BELType="CPU">U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/v6_emac</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/address_match</twDest><twTotPathDel>4.053</twTotPathDel><twClkSkew dest = "0.814" src = "0.887">0.073</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="35" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='CPU'>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/v6_emac</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/address_match</twDest><twLogLvls>2</twLogLvls><twSrcSite>TEMAC_X0Y1.PHYEMACRXCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U12/rx_mac_aclk</twSrcClk><twPathDel><twSite>TEMAC_X0Y1.EMACCLIENTRXCLIENTCLKOUT</twSite><twDelType>Tmaccko_CLKOUT</twDelType><twDelInfo twEdge="twRising">1.009</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/v6_emac</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/v6_emac</twBEL></twPathDel><twPathDel><twSite>SLICE_X147Y106.C5</twSite><twDelType>net</twDelType><twFanCnt>43</twFanCnt><twDelInfo twEdge="twRising">1.507</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/RX_CLIENT_CE</twComp></twPathDel><twPathDel><twSite>SLICE_X147Y106.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/counter&lt;5&gt;</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/lut5793_8292</twBEL></twPathDel><twPathDel><twSite>SLICE_X145Y104.A5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/lut5793_8292</twComp></twPathDel><twPathDel><twSite>SLICE_X145Y104.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/pause_match</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/lut5794_8293</twBEL></twPathDel><twPathDel><twSite>SLICE_X146Y104.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/][2269_8294</twComp></twPathDel><twPathDel><twSite>SLICE_X146Y104.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/address_match</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/address_match</twBEL></twPathDel><twLogDel>1.723</twLogDel><twRouteDel>2.330</twRouteDel><twTotDel>4.053</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">U12/rx_mac_aclk</twDestClk><twPctLog>42.5</twPctLog><twPctRoute>57.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="52"><twConstPath anchorID="53" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.226</twSlack><twSrc BELType="FF">U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/rx_data_valid_reg2</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/address_match</twDest><twTotPathDel>2.678</twTotPathDel><twClkSkew dest = "0.814" src = "0.875">0.061</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/rx_data_valid_reg2</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/address_match</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X145Y106.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U12/rx_mac_aclk</twSrcClk><twPathDel><twSite>SLICE_X145Y106.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.422</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/rx_axi_shim/fsmfake1&lt;0&gt;</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/rx_data_valid_reg2</twBEL></twPathDel><twPathDel><twSite>SLICE_X147Y106.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.719</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/rx_data_valid_reg2</twComp></twPathDel><twPathDel><twSite>SLICE_X147Y106.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/counter&lt;5&gt;</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/lut5793_8292</twBEL></twPathDel><twPathDel><twSite>SLICE_X145Y104.A5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/lut5793_8292</twComp></twPathDel><twPathDel><twSite>SLICE_X145Y104.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/pause_match</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/lut5794_8293</twBEL></twPathDel><twPathDel><twSite>SLICE_X146Y104.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/][2269_8294</twComp></twPathDel><twPathDel><twSite>SLICE_X146Y104.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/address_match</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/address_match</twBEL></twPathDel><twLogDel>1.136</twLogDel><twRouteDel>1.542</twRouteDel><twTotDel>2.678</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">U12/rx_mac_aclk</twDestClk><twPctLog>42.4</twPctLog><twPctRoute>57.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="54"><twConstPath anchorID="55" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.268</twSlack><twSrc BELType="FF">U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/rx_data_valid_reg1</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/address_match</twDest><twTotPathDel>2.678</twTotPathDel><twClkSkew dest = "0.085" src = "0.104">0.019</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/rx_data_valid_reg1</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/address_match</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X147Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U12/rx_mac_aclk</twSrcClk><twPathDel><twSite>SLICE_X147Y104.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/rx_data_valid_reg1</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/rx_data_valid_reg1</twBEL></twPathDel><twPathDel><twSite>SLICE_X147Y106.C3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.816</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/rx_data_valid_reg1</twComp></twPathDel><twPathDel><twSite>SLICE_X147Y106.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/counter&lt;5&gt;</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/lut5793_8292</twBEL></twPathDel><twPathDel><twSite>SLICE_X145Y104.A5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/lut5793_8292</twComp></twPathDel><twPathDel><twSite>SLICE_X145Y104.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/pause_match</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/lut5794_8293</twBEL></twPathDel><twPathDel><twSite>SLICE_X146Y104.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/][2269_8294</twComp></twPathDel><twPathDel><twSite>SLICE_X146Y104.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/address_match</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/address_match</twBEL></twPathDel><twLogDel>1.039</twLogDel><twRouteDel>1.639</twRouteDel><twTotDel>2.678</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">U12/rx_mac_aclk</twDestClk><twPctLog>38.8</twPctLog><twPctRoute>61.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/specialpauseaddressmatch_int (SLICE_X146Y104.SR), 4 paths
</twPathRptBanner><twPathRpt anchorID="56"><twConstPath anchorID="57" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.844</twSlack><twSrc BELType="CPU">U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/v6_emac</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/specialpauseaddressmatch_int</twDest><twTotPathDel>4.048</twTotPathDel><twClkSkew dest = "0.814" src = "0.887">0.073</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="35" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='CPU'>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/v6_emac</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/specialpauseaddressmatch_int</twDest><twLogLvls>2</twLogLvls><twSrcSite>TEMAC_X0Y1.PHYEMACRXCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U12/rx_mac_aclk</twSrcClk><twPathDel><twSite>TEMAC_X0Y1.EMACCLIENTRXCLIENTCLKOUT</twSite><twDelType>Tmaccko_CLKOUT</twDelType><twDelInfo twEdge="twRising">1.009</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/v6_emac</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/v6_emac</twBEL></twPathDel><twPathDel><twSite>SLICE_X147Y106.C5</twSite><twDelType>net</twDelType><twFanCnt>43</twFanCnt><twDelInfo twEdge="twRising">1.507</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/RX_CLIENT_CE</twComp></twPathDel><twPathDel><twSite>SLICE_X147Y106.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/counter&lt;5&gt;</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/lut5793_8292</twBEL></twPathDel><twPathDel><twSite>SLICE_X145Y104.A5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/lut5793_8292</twComp></twPathDel><twPathDel><twSite>SLICE_X145Y104.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/pause_match</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/lut5794_8293</twBEL></twPathDel><twPathDel><twSite>SLICE_X146Y104.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/][2269_8294</twComp></twPathDel><twPathDel><twSite>SLICE_X146Y104.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/address_match</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/specialpauseaddressmatch_int</twBEL></twPathDel><twLogDel>1.718</twLogDel><twRouteDel>2.330</twRouteDel><twTotDel>4.048</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">U12/rx_mac_aclk</twDestClk><twPctLog>42.4</twPctLog><twPctRoute>57.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="58"><twConstPath anchorID="59" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.231</twSlack><twSrc BELType="FF">U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/rx_data_valid_reg2</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/specialpauseaddressmatch_int</twDest><twTotPathDel>2.673</twTotPathDel><twClkSkew dest = "0.814" src = "0.875">0.061</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/rx_data_valid_reg2</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/specialpauseaddressmatch_int</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X145Y106.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U12/rx_mac_aclk</twSrcClk><twPathDel><twSite>SLICE_X145Y106.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.422</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/rx_axi_shim/fsmfake1&lt;0&gt;</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/rx_data_valid_reg2</twBEL></twPathDel><twPathDel><twSite>SLICE_X147Y106.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.719</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/rx_data_valid_reg2</twComp></twPathDel><twPathDel><twSite>SLICE_X147Y106.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/counter&lt;5&gt;</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/lut5793_8292</twBEL></twPathDel><twPathDel><twSite>SLICE_X145Y104.A5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/lut5793_8292</twComp></twPathDel><twPathDel><twSite>SLICE_X145Y104.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/pause_match</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/lut5794_8293</twBEL></twPathDel><twPathDel><twSite>SLICE_X146Y104.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/][2269_8294</twComp></twPathDel><twPathDel><twSite>SLICE_X146Y104.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/address_match</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/specialpauseaddressmatch_int</twBEL></twPathDel><twLogDel>1.131</twLogDel><twRouteDel>1.542</twRouteDel><twTotDel>2.673</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">U12/rx_mac_aclk</twDestClk><twPctLog>42.3</twPctLog><twPctRoute>57.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="60"><twConstPath anchorID="61" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.273</twSlack><twSrc BELType="FF">U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/rx_data_valid_reg1</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/specialpauseaddressmatch_int</twDest><twTotPathDel>2.673</twTotPathDel><twClkSkew dest = "0.085" src = "0.104">0.019</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/rx_data_valid_reg1</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/specialpauseaddressmatch_int</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X147Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U12/rx_mac_aclk</twSrcClk><twPathDel><twSite>SLICE_X147Y104.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/rx_data_valid_reg1</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/rx_data_valid_reg1</twBEL></twPathDel><twPathDel><twSite>SLICE_X147Y106.C3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.816</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/rx_data_valid_reg1</twComp></twPathDel><twPathDel><twSite>SLICE_X147Y106.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/counter&lt;5&gt;</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/lut5793_8292</twBEL></twPathDel><twPathDel><twSite>SLICE_X145Y104.A5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/lut5793_8292</twComp></twPathDel><twPathDel><twSite>SLICE_X145Y104.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/pause_match</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/lut5794_8293</twBEL></twPathDel><twPathDel><twSite>SLICE_X146Y104.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/][2269_8294</twComp></twPathDel><twPathDel><twSite>SLICE_X146Y104.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/address_match</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/specialpauseaddressmatch_int</twBEL></twPathDel><twLogDel>1.034</twLogDel><twRouteDel>1.639</twRouteDel><twTotDel>2.673</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">U12/rx_mac_aclk</twDestClk><twPctLog>38.7</twPctLog><twPctRoute>61.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_v6_emac_v2_3_clk_phy_rx = PERIOD TIMEGRP &quot;v6_emac_v2_3_clk_phy_rx&quot; 8 ns
        HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/SP (SLICE_X142Y103.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="62"><twConstPath anchorID="63" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.059</twSlack><twSrc BELType="FF">U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/load_count_pipe_0</twSrc><twDest BELType="RAM">U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/SP</twDest><twTotPathDel>0.067</twTotPathDel><twClkSkew dest = "0.055" src = "0.047">-0.008</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/load_count_pipe_0</twSrc><twDest BELType='RAM'>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/SP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X142Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">U12/rx_mac_aclk</twSrcClk><twPathDel><twSite>SLICE_X142Y104.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.115</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/load_count_pipe&lt;0&gt;</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/load_count_pipe_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y103.D1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twFalling">0.231</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/load_count_pipe&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X142Y103.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.279</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/expected_pause_data&lt;1&gt;</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/SP</twBEL></twPathDel><twLogDel>-0.164</twLogDel><twRouteDel>0.231</twRouteDel><twTotDel>0.067</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">U12/rx_mac_aclk</twDestClk><twPctLog>-244.8</twPctLog><twPctRoute>344.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/DP (SLICE_X142Y103.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="64"><twConstPath anchorID="65" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.059</twSlack><twSrc BELType="FF">U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/load_count_pipe_0</twSrc><twDest BELType="RAM">U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/DP</twDest><twTotPathDel>0.067</twTotPathDel><twClkSkew dest = "0.055" src = "0.047">-0.008</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/load_count_pipe_0</twSrc><twDest BELType='RAM'>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/DP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X142Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">U12/rx_mac_aclk</twSrcClk><twPathDel><twSite>SLICE_X142Y104.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.115</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/load_count_pipe&lt;0&gt;</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/load_count_pipe_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y103.D1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twFalling">0.231</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/load_count_pipe&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X142Y103.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.279</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/expected_pause_data&lt;1&gt;</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/DP</twBEL></twPathDel><twLogDel>-0.164</twLogDel><twRouteDel>0.231</twRouteDel><twTotDel>0.067</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">U12/rx_mac_aclk</twDestClk><twPctLog>-244.8</twPctLog><twPctRoute>344.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/DP (SLICE_X142Y103.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="66"><twConstPath anchorID="67" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.059</twSlack><twSrc BELType="FF">U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/load_count_pipe_0</twSrc><twDest BELType="RAM">U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/DP</twDest><twTotPathDel>0.067</twTotPathDel><twClkSkew dest = "0.055" src = "0.047">-0.008</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/load_count_pipe_0</twSrc><twDest BELType='RAM'>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/DP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X142Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">U12/rx_mac_aclk</twSrcClk><twPathDel><twSite>SLICE_X142Y104.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.115</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/load_count_pipe&lt;0&gt;</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/load_count_pipe_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y103.D1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twFalling">0.231</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/load_count_pipe&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X142Y103.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.279</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/expected_pause_data&lt;1&gt;</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/DP</twBEL></twPathDel><twLogDel>-0.164</twLogDel><twRouteDel>0.231</twRouteDel><twTotDel>0.067</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">U12/rx_mac_aclk</twDestClk><twPctLog>-244.8</twPctLog><twPctRoute>344.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="68"><twPinLimitBanner>Component Switching Limit Checks: TS_v6_emac_v2_3_clk_phy_rx = PERIOD TIMEGRP &quot;v6_emac_v2_3_clk_phy_rx&quot; 8 ns
        HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="69" type="MINPERIOD" name="Tbrper_I" slack="4.668" period="8.000" constraintValue="8.000" deviceLimit="3.332" freqLimit="300.120" physResource="U12/v6emac_fifo_block/v6emac_block/rgmii_interface/bufio_rgmii_rx_clk/I" logResource="U12/v6emac_fifo_block/v6emac_block/rgmii_interface/bufio_rgmii_rx_clk/I" locationPin="BUFR_X0Y5.I" clockNet="rgmii_rxc_IBUF"/><twPinLimit anchorID="70" type="MINPERIOD" name="Tbrper_I" slack="4.668" period="8.000" constraintValue="8.000" deviceLimit="3.332" freqLimit="300.120" physResource="U12/v6emac_fifo_block/v6emac_block/rgmii_interface/bufr_rgmii_rx_clk/I" logResource="U12/v6emac_fifo_block/v6emac_block/rgmii_interface/bufr_rgmii_rx_clk/I" locationPin="BUFR_X2Y5.I" clockNet="rgmii_rxc_IBUF"/><twPinLimit anchorID="71" type="MINPERIOD" name="Trper_CLKA" slack="5.778" period="8.000" constraintValue="8.000" deviceLimit="2.222" freqLimit="450.045" physResource="U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl/CLKARDCLK" logResource="U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl/CLKARDCLK" locationPin="RAMB18_X5Y45.CLKARDCLK" clockNet="U12/rx_mac_aclk"/></twPinLimitRpt></twConst><twConst anchorID="72" twConstType="PERIOD" ><twConstHead uID="5"><twConstName UCFConstName="" ScopeName="">TS_v6_emac_v2_3_config_clk = PERIOD TIMEGRP &quot;v6_emac_v2_3_config_clk&quot; 8 ns         HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.000</twMinPer></twConstHead><twPinLimitRpt anchorID="73"><twPinLimitBanner>Component Switching Limit Checks: TS_v6_emac_v2_3_config_clk = PERIOD TIMEGRP &quot;v6_emac_v2_3_config_clk&quot; 8 ns
        HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="74" type="MINLOWPULSE" name="Tmpw" slack="6.000" period="8.000" constraintValue="4.000" deviceLimit="1.000" physResource="U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/G_HAS_IPIF.ipic_mux_inst/bus2ip_wrce_int&lt;3&gt;/CLK" logResource="U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/byte_wide_ram[0].header_compare_dist_ram/SP/CLK" locationPin="SLICE_X138Y107.CLK" clockNet="U12/s_axi_aclk"/><twPinLimit anchorID="75" type="MINHIGHPULSE" name="Tmpw" slack="6.000" period="8.000" constraintValue="4.000" deviceLimit="1.000" physResource="U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/G_HAS_IPIF.ipic_mux_inst/bus2ip_wrce_int&lt;3&gt;/CLK" logResource="U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/byte_wide_ram[0].header_compare_dist_ram/SP/CLK" locationPin="SLICE_X138Y107.CLK" clockNet="U12/s_axi_aclk"/><twPinLimit anchorID="76" type="MINLOWPULSE" name="Tmpw" slack="6.000" period="8.000" constraintValue="4.000" deviceLimit="1.000" physResource="U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/G_HAS_IPIF.ipic_mux_inst/bus2ip_wrce_int&lt;3&gt;/CLK" logResource="U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/byte_wide_ram[0].header_compare_dist_ram/DP/CLK" locationPin="SLICE_X138Y107.CLK" clockNet="U12/s_axi_aclk"/></twPinLimitRpt></twConst><twConst anchorID="77" twConstType="PATHDELAY" ><twConstHead uID="6"><twConstName UCFConstName="" ScopeName="">TS_tx_fifo_rd_to_wr = MAXDELAY FROM TIMEGRP &quot;tx_fifo_rd_to_wr&quot; TO TIMEGRP         &quot;v6_emac_v2_3_clk_phy_tx&quot; 8 ns DATAPATHONLY;</twConstName><twItemCnt>3</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>3</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>0.693</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog (SLICE_X119Y95.B4), 1 path
</twPathRptBanner><twPathRpt anchorID="78"><twConstPath anchorID="79" twDataPathType="twDataPathFromToDelay"><twSlack>7.307</twSlack><twSrc BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog</twDest><twTotPathDel>0.693</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X119Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U12/tx_mac_aclk</twSrcClk><twPathDel><twSite>SLICE_X119Y95.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y95.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.278</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog</twComp></twPathDel><twPathDel><twSite>SLICE_X119Y95.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/lut2167_6414</twBEL><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog</twBEL></twPathDel><twLogDel>0.415</twLogDel><twRouteDel>0.278</twRouteDel><twTotDel>0.693</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">U12/tx_mac_aclk</twDestClk><twPctLog>59.9</twPctLog><twPctRoute>40.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog (SLICE_X112Y99.A5), 1 path
</twPathRptBanner><twPathRpt anchorID="80"><twConstPath anchorID="81" twDataPathType="twDataPathFromToDelay"><twSlack>7.394</twSlack><twSrc BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog</twDest><twTotPathDel>0.606</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X112Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U12/tx_mac_aclk</twSrcClk><twPathDel><twSite>SLICE_X112Y99.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y99.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.195</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y99.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.030</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/][596_5801_INV_0</twBEL><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog</twBEL></twPathDel><twLogDel>0.411</twLogDel><twRouteDel>0.195</twRouteDel><twTotDel>0.606</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">U12/tx_mac_aclk</twDestClk><twPctLog>67.8</twPctLog><twPctRoute>32.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_retran_frame_tog (SLICE_X115Y94.A5), 1 path
</twPathRptBanner><twPathRpt anchorID="82"><twConstPath anchorID="83" twDataPathType="twDataPathFromToDelay"><twSlack>7.408</twSlack><twSrc BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_retran_frame_tog</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_retran_frame_tog</twDest><twTotPathDel>0.592</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_retran_frame_tog</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_retran_frame_tog</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X115Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U12/tx_mac_aclk</twSrcClk><twPathDel><twSite>SLICE_X115Y94.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_retran_frame_tog</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_retran_frame_tog</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y94.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.182</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_retran_frame_tog</twComp></twPathDel><twPathDel><twSite>SLICE_X115Y94.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_retran_frame_tog</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/lut2173_6418</twBEL><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_retran_frame_tog</twBEL></twPathDel><twLogDel>0.410</twLogDel><twRouteDel>0.182</twRouteDel><twTotDel>0.592</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">U12/tx_mac_aclk</twDestClk><twPctLog>69.3</twPctLog><twPctRoute>30.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_tx_fifo_rd_to_wr = MAXDELAY FROM TIMEGRP &quot;tx_fifo_rd_to_wr&quot; TO TIMEGRP
        &quot;v6_emac_v2_3_clk_phy_tx&quot; 8 ns DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_retran_frame_tog (SLICE_X115Y94.A5), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="84"><twSlack>0.109</twSlack><twSrc BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_retran_frame_tog</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_retran_frame_tog</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_retran_frame_tog</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_retran_frame_tog</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X115Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">U12/tx_mac_aclk</twSrcClk><twPathDel><twSite>SLICE_X115Y94.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_retran_frame_tog</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_retran_frame_tog</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y94.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.066</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_retran_frame_tog</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X115Y94.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.055</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_retran_frame_tog</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/lut2173_6418</twBEL><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_retran_frame_tog</twBEL></twPathDel><twLogDel>0.043</twLogDel><twRouteDel>0.066</twRouteDel><twTotDel>0.109</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">U12/tx_mac_aclk</twDestClk><twPctLog>39.4</twPctLog><twPctRoute>60.6</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog (SLICE_X112Y99.A5), 1 path
</twPathRptBanner><twRacePath anchorID="85"><twSlack>0.111</twSlack><twSrc BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X112Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">U12/tx_mac_aclk</twSrcClk><twPathDel><twSite>SLICE_X112Y99.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.115</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y99.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.072</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X112Y99.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.076</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/][596_5801_INV_0</twBEL><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog</twBEL></twPathDel><twLogDel>0.039</twLogDel><twRouteDel>0.072</twRouteDel><twTotDel>0.111</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">U12/tx_mac_aclk</twDestClk><twPctLog>35.1</twPctLog><twPctRoute>64.9</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog (SLICE_X119Y95.B4), 1 path
</twPathRptBanner><twRacePath anchorID="86"><twSlack>0.140</twSlack><twSrc BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X119Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">U12/tx_mac_aclk</twSrcClk><twPathDel><twSite>SLICE_X119Y95.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y95.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.096</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X119Y95.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.054</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/lut2167_6414</twBEL><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog</twBEL></twPathDel><twLogDel>0.044</twLogDel><twRouteDel>0.096</twRouteDel><twTotDel>0.140</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">U12/tx_mac_aclk</twDestClk><twPctLog>31.4</twPctLog><twPctRoute>68.6</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="87" twConstType="PATHDELAY" ><twConstHead uID="7"><twConstName UCFConstName="" ScopeName="">TS_tx_fifo_wr_to_rd = MAXDELAY FROM TIMEGRP &quot;tx_fifo_wr_to_rd&quot; TO TIMEGRP         &quot;v6_emac_v2_3_clk_phy_tx&quot; 8 ns DATAPATHONLY;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>0.965</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/data_sync (SLICE_X117Y96.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="88"><twConstPath anchorID="89" twDataPathType="twDataPathFromToDelay"><twSlack>7.035</twSlack><twSrc BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frame_in_fifo</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/data_sync</twDest><twTotPathDel>0.965</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frame_in_fifo</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/data_sync</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X112Y96.CLK</twSrcSite><twSrcClk twEdge ="twRising">U12/gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X112Y96.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frame_in_fifo</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frame_in_fifo</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y96.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.550</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frame_in_fifo</twComp></twPathDel><twPathDel><twSite>SLICE_X117Y96.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/frame_in_fifo</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/data_sync</twBEL></twPathDel><twLogDel>0.415</twLogDel><twRouteDel>0.550</twRouteDel><twTotDel>0.965</twTotDel><twDestClk twEdge ="twRising">U12/tx_mac_aclk</twDestClk><twPctLog>43.0</twPctLog><twPctRoute>57.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_tx_fifo_wr_to_rd = MAXDELAY FROM TIMEGRP &quot;tx_fifo_wr_to_rd&quot; TO TIMEGRP
        &quot;v6_emac_v2_3_clk_phy_tx&quot; 8 ns DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/data_sync (SLICE_X117Y96.CX), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="90"><twSlack>0.276</twSlack><twSrc BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frame_in_fifo</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/data_sync</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frame_in_fifo</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/data_sync</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X112Y96.CLK</twSrcSite><twSrcClk twEdge ="twRising">U12/gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X112Y96.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.115</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frame_in_fifo</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frame_in_fifo</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y96.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.237</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frame_in_fifo</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X117Y96.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.076</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/frame_in_fifo</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/data_sync</twBEL></twPathDel><twLogDel>0.039</twLogDel><twRouteDel>0.237</twRouteDel><twTotDel>0.276</twTotDel><twDestClk twEdge ="twRising">U12/tx_mac_aclk</twDestClk><twPctLog>14.1</twPctLog><twPctRoute>85.9</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="91" twConstType="PATHDELAY" ><twConstHead uID="8"><twConstName UCFConstName="" ScopeName="">TS_tx_meta_protect = MAXDELAY FROM TIMEGRP &quot;tx_metastable&quot; 5 ns DATAPATHONLY;</twConstName><twItemCnt>154</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>66</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>1.516</twMaxDel></twConstHead><twPathRptBanner iPaths="16" iCriticalPaths="0" sType="EndPoint">Paths for end point U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_11 (SLICE_X115Y98.CIN), 16 paths
</twPathRptBanner><twPathRpt anchorID="92"><twConstPath anchorID="93" twDataPathType="twDataPathFromToDelay"><twSlack>3.484</twSlack><twSrc BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_3</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_11</twDest><twTotPathDel>1.516</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_3</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_11</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X113Y96.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U12/gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X113Y96.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr&lt;3&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y96.D1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.589</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X115Y96.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff&lt;3&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_lut&lt;3&gt;</twBEL><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y97.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X115Y97.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff&lt;7&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y98.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X115Y98.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.193</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff&lt;11&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_xor&lt;11&gt;</twBEL><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_11</twBEL></twPathDel><twLogDel>0.927</twLogDel><twRouteDel>0.589</twRouteDel><twTotDel>1.516</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">U12/gtx_clk_bufg</twDestClk><twPctLog>61.1</twPctLog><twPctRoute>38.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="94"><twConstPath anchorID="95" twDataPathType="twDataPathFromToDelay"><twSlack>3.541</twSlack><twSrc BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_1</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_11</twDest><twTotPathDel>1.459</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_1</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_11</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X113Y96.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U12/gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X113Y96.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr&lt;3&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y96.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X115Y96.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff&lt;3&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_lut&lt;1&gt;</twBEL><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y97.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X115Y97.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff&lt;7&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y98.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X115Y98.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.193</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff&lt;11&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_xor&lt;11&gt;</twBEL><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_11</twBEL></twPathDel><twLogDel>1.012</twLogDel><twRouteDel>0.447</twRouteDel><twTotDel>1.459</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">U12/gtx_clk_bufg</twDestClk><twPctLog>69.4</twPctLog><twPctRoute>30.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="96"><twConstPath anchorID="97" twDataPathType="twDataPathFromToDelay"><twSlack>3.550</twSlack><twSrc BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_0</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_11</twDest><twTotPathDel>1.450</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_0</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_11</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X113Y96.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U12/gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X113Y96.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr&lt;3&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y96.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X115Y96.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff&lt;3&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_lut&lt;0&gt;</twBEL><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y97.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X115Y97.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff&lt;7&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y98.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X115Y98.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.193</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff&lt;11&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_xor&lt;11&gt;</twBEL><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_11</twBEL></twPathDel><twLogDel>1.017</twLogDel><twRouteDel>0.433</twRouteDel><twTotDel>1.450</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">U12/gtx_clk_bufg</twDestClk><twPctLog>70.1</twPctLog><twPctRoute>29.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="16" iCriticalPaths="0" sType="EndPoint">Paths for end point U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_9 (SLICE_X115Y98.CIN), 16 paths
</twPathRptBanner><twPathRpt anchorID="98"><twConstPath anchorID="99" twDataPathType="twDataPathFromToDelay"><twSlack>3.524</twSlack><twSrc BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_3</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_9</twDest><twTotPathDel>1.476</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_3</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_9</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X113Y96.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U12/gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X113Y96.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr&lt;3&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y96.D1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.589</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X115Y96.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff&lt;3&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_lut&lt;3&gt;</twBEL><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y97.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X115Y97.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff&lt;7&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y98.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X115Y98.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.153</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff&lt;11&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_xor&lt;11&gt;</twBEL><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_9</twBEL></twPathDel><twLogDel>0.887</twLogDel><twRouteDel>0.589</twRouteDel><twTotDel>1.476</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">U12/gtx_clk_bufg</twDestClk><twPctLog>60.1</twPctLog><twPctRoute>39.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="100"><twConstPath anchorID="101" twDataPathType="twDataPathFromToDelay"><twSlack>3.581</twSlack><twSrc BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_1</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_9</twDest><twTotPathDel>1.419</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_1</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_9</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X113Y96.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U12/gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X113Y96.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr&lt;3&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y96.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X115Y96.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff&lt;3&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_lut&lt;1&gt;</twBEL><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y97.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X115Y97.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff&lt;7&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y98.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X115Y98.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.153</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff&lt;11&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_xor&lt;11&gt;</twBEL><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_9</twBEL></twPathDel><twLogDel>0.972</twLogDel><twRouteDel>0.447</twRouteDel><twTotDel>1.419</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">U12/gtx_clk_bufg</twDestClk><twPctLog>68.5</twPctLog><twPctRoute>31.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="102"><twConstPath anchorID="103" twDataPathType="twDataPathFromToDelay"><twSlack>3.590</twSlack><twSrc BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_0</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_9</twDest><twTotPathDel>1.410</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_0</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_9</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X113Y96.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U12/gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X113Y96.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr&lt;3&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y96.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X115Y96.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff&lt;3&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_lut&lt;0&gt;</twBEL><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y97.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X115Y97.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff&lt;7&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y98.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X115Y98.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.153</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff&lt;11&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_xor&lt;11&gt;</twBEL><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_9</twBEL></twPathDel><twLogDel>0.977</twLogDel><twRouteDel>0.433</twRouteDel><twTotDel>1.410</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">U12/gtx_clk_bufg</twDestClk><twPctLog>69.3</twPctLog><twPctRoute>30.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="16" iCriticalPaths="0" sType="EndPoint">Paths for end point U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_10 (SLICE_X115Y98.CIN), 16 paths
</twPathRptBanner><twPathRpt anchorID="104"><twConstPath anchorID="105" twDataPathType="twDataPathFromToDelay"><twSlack>3.549</twSlack><twSrc BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_3</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_10</twDest><twTotPathDel>1.451</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_3</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_10</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X113Y96.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U12/gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X113Y96.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr&lt;3&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y96.D1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.589</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X115Y96.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff&lt;3&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_lut&lt;3&gt;</twBEL><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y97.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X115Y97.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff&lt;7&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y98.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X115Y98.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.128</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff&lt;11&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_xor&lt;11&gt;</twBEL><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_10</twBEL></twPathDel><twLogDel>0.862</twLogDel><twRouteDel>0.589</twRouteDel><twTotDel>1.451</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">U12/gtx_clk_bufg</twDestClk><twPctLog>59.4</twPctLog><twPctRoute>40.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="106"><twConstPath anchorID="107" twDataPathType="twDataPathFromToDelay"><twSlack>3.606</twSlack><twSrc BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_1</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_10</twDest><twTotPathDel>1.394</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_1</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_10</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X113Y96.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U12/gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X113Y96.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr&lt;3&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y96.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X115Y96.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff&lt;3&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_lut&lt;1&gt;</twBEL><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y97.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X115Y97.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff&lt;7&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y98.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X115Y98.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.128</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff&lt;11&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_xor&lt;11&gt;</twBEL><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_10</twBEL></twPathDel><twLogDel>0.947</twLogDel><twRouteDel>0.447</twRouteDel><twTotDel>1.394</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">U12/gtx_clk_bufg</twDestClk><twPctLog>67.9</twPctLog><twPctRoute>32.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="108"><twConstPath anchorID="109" twDataPathType="twDataPathFromToDelay"><twSlack>3.615</twSlack><twSrc BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_0</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_10</twDest><twTotPathDel>1.385</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_0</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_10</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X113Y96.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U12/gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X113Y96.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr&lt;3&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y96.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X115Y96.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff&lt;3&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_lut&lt;0&gt;</twBEL><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y97.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X115Y97.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff&lt;7&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y98.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X115Y98.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.128</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff&lt;11&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_xor&lt;11&gt;</twBEL><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_10</twBEL></twPathDel><twLogDel>0.952</twLogDel><twRouteDel>0.433</twRouteDel><twTotDel>1.385</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">U12/gtx_clk_bufg</twDestClk><twPctLog>68.7</twPctLog><twPctRoute>31.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_tx_meta_protect = MAXDELAY FROM TIMEGRP &quot;tx_metastable&quot; 5 ns DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe_1 (SLICE_X115Y99.A5), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="110"><twSlack>0.078</twSlack><twSrc BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe_0</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe_1</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe_0</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X115Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">U12/gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X115Y99.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_fifo_full</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y99.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.062</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X115Y99.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.082</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_fifo_full</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/lut1399_6102</twBEL><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe_1</twBEL></twPathDel><twLogDel>0.016</twLogDel><twRouteDel>0.062</twRouteDel><twTotDel>0.078</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">U12/gtx_clk_bufg</twDestClk><twPctLog>20.5</twPctLog><twPctRoute>79.5</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe_0 (SLICE_X115Y99.A5), 1 path
</twPathRptBanner><twRacePath anchorID="111"><twSlack>0.105</twSlack><twSrc BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe_0</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe_0</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe_0</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X115Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">U12/gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X115Y99.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_fifo_full</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y99.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.062</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X115Y99.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.055</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_fifo_full</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/lut1382_6093</twBEL><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe_0</twBEL></twPathDel><twLogDel>0.043</twLogDel><twRouteDel>0.062</twRouteDel><twTotDel>0.105</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">U12/gtx_clk_bufg</twDestClk><twPctLog>41.0</twPctLog><twPctRoute>59.0</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_2 (SLICE_X113Y96.C5), 1 path
</twPathRptBanner><twRacePath anchorID="112"><twSlack>0.108</twSlack><twSrc BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_2</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_2</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_2</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X113Y96.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">U12/gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X113Y96.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr&lt;3&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y96.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.066</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X113Y96.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.056</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr&lt;3&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/lut929_5968</twBEL><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_2</twBEL></twPathDel><twLogDel>0.042</twLogDel><twRouteDel>0.066</twRouteDel><twTotDel>0.108</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">U12/gtx_clk_bufg</twDestClk><twPctLog>38.9</twPctLog><twPctRoute>61.1</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="113" twConstType="PATHDELAY" ><twConstHead uID="9"><twConstName UCFConstName="" ScopeName="">TS_tx_fifo_addr = MAXDELAY FROM TIMEGRP &quot;tx_addr_rd&quot; TO TIMEGRP &quot;tx_addr_wr&quot;         10 ns;</twConstName><twItemCnt>12</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>12</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>4.305</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_1 (SLICE_X113Y96.B1), 1 path
</twPathRptBanner><twPathRpt anchorID="114"><twConstPath anchorID="115" twDataPathType="twDataPathFromToDelay"><twSlack>5.695</twSlack><twSrc BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_1</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_1</twDest><twTotPathDel>1.285</twTotPathDel><twClkSkew dest = "4.915" src = "7.084">2.169</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.230" fPhaseErr="0.730" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.851</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_1</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X117Y97.CLK</twSrcSite><twSrcClk twEdge ="twRising">U12/tx_mac_aclk</twSrcClk><twPathDel><twSite>SLICE_X117Y97.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer&lt;0&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y96.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.878</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y96.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.070</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr&lt;3&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/lut923_5965</twBEL><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_1</twBEL></twPathDel><twLogDel>0.407</twLogDel><twRouteDel>0.878</twRouteDel><twTotDel>1.285</twTotDel><twDestClk twEdge ="twRising">U12/gtx_clk_bufg</twDestClk><twPctLog>31.7</twPctLog><twPctRoute>68.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_9 (SLICE_X113Y99.B1), 1 path
</twPathRptBanner><twPathRpt anchorID="116"><twConstPath anchorID="117" twDataPathType="twDataPathFromToDelay"><twSlack>5.717</twSlack><twSrc BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_9</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_9</twDest><twTotPathDel>1.262</twTotPathDel><twClkSkew dest = "4.910" src = "7.080">2.170</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.230" fPhaseErr="0.730" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.851</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_9</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_9</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X117Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising">U12/tx_mac_aclk</twSrcClk><twPathDel><twSite>SLICE_X117Y100.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer&lt;11&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y99.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.855</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y99.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.070</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr&lt;11&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/lut971_5989</twBEL><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_9</twBEL></twPathDel><twLogDel>0.407</twLogDel><twRouteDel>0.855</twRouteDel><twTotDel>1.262</twTotDel><twDestClk twEdge ="twRising">U12/gtx_clk_bufg</twDestClk><twPctLog>32.3</twPctLog><twPctRoute>67.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_11 (SLICE_X113Y99.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="118"><twConstPath anchorID="119" twDataPathType="twDataPathFromToDelay"><twSlack>5.718</twSlack><twSrc BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_11</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_11</twDest><twTotPathDel>1.261</twTotPathDel><twClkSkew dest = "4.910" src = "7.080">2.170</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.230" fPhaseErr="0.730" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.851</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_11</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_11</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X117Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising">U12/tx_mac_aclk</twSrcClk><twPathDel><twSite>SLICE_X117Y100.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer&lt;11&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y99.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.854</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y99.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.070</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr&lt;11&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/lut983_5995</twBEL><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_11</twBEL></twPathDel><twLogDel>0.407</twLogDel><twRouteDel>0.854</twRouteDel><twTotDel>1.261</twTotDel><twDestClk twEdge ="twRising">U12/gtx_clk_bufg</twDestClk><twPctLog>32.3</twPctLog><twPctRoute>67.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_tx_fifo_addr = MAXDELAY FROM TIMEGRP &quot;tx_addr_rd&quot; TO TIMEGRP &quot;tx_addr_wr&quot;
        10 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_6 (SLICE_X113Y98.C6), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="120"><twSlack>0.041</twSlack><twSrc BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_6</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_6</twDest><twClkSkew dest = "2.454" src = "3.133">-0.679</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.230" fPhaseErr="0.730" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.851</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_6</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_6</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X117Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising">U12/tx_mac_aclk</twSrcClk><twPathDel><twSite>SLICE_X117Y98.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer&lt;4&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y98.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.171</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X113Y98.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.056</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr&lt;7&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/lut953_5980</twBEL><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_6</twBEL></twPathDel><twLogDel>0.042</twLogDel><twRouteDel>0.171</twRouteDel><twTotDel>0.213</twTotDel><twDestClk twEdge ="twRising">U12/gtx_clk_bufg</twDestClk><twPctLog>19.7</twPctLog><twPctRoute>80.3</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_3 (SLICE_X113Y96.D6), 1 path
</twPathRptBanner><twRacePath anchorID="121"><twSlack>0.045</twSlack><twSrc BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_3</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_3</twDest><twClkSkew dest = "2.457" src = "3.134">-0.677</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.230" fPhaseErr="0.730" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.851</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_3</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X117Y97.CLK</twSrcSite><twSrcClk twEdge ="twRising">U12/tx_mac_aclk</twSrcClk><twPathDel><twSite>SLICE_X117Y97.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer&lt;0&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y96.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.178</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X113Y96.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.057</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr&lt;3&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/lut935_5971</twBEL><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_3</twBEL></twPathDel><twLogDel>0.041</twLogDel><twRouteDel>0.178</twRouteDel><twTotDel>0.219</twTotDel><twDestClk twEdge ="twRising">U12/gtx_clk_bufg</twDestClk><twPctLog>18.7</twPctLog><twPctRoute>81.3</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_5 (SLICE_X113Y98.B5), 1 path
</twPathRptBanner><twRacePath anchorID="122"><twSlack>0.068</twSlack><twSrc BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_5</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_5</twDest><twClkSkew dest = "2.454" src = "3.133">-0.679</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.230" fPhaseErr="0.730" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.851</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_5</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_5</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X117Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising">U12/tx_mac_aclk</twSrcClk><twPathDel><twSite>SLICE_X117Y98.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer&lt;4&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y98.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.199</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X113Y98.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.057</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr&lt;7&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/lut947_5977</twBEL><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_5</twBEL></twPathDel><twLogDel>0.041</twLogDel><twRouteDel>0.199</twRouteDel><twTotDel>0.240</twTotDel><twDestClk twEdge ="twRising">U12/gtx_clk_bufg</twDestClk><twPctLog>17.1</twPctLog><twPctRoute>82.9</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="123" twConstType="PATHDELAY" ><twConstHead uID="10"><twConstName UCFConstName="" ScopeName="">TS_rx_fifo_wr_to_rd = MAXDELAY FROM TIMEGRP &quot;rx_fifo_wr_to_rd&quot; TO TIMEGRP         &quot;v6_emac_v2_3_clk_phy_tx&quot; 8 ns DATAPATHONLY;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="124" twConstType="PATHDELAY" ><twConstHead uID="11"><twConstName UCFConstName="" ScopeName="">TS_rx_fifo_rd_to_wr = MAXDELAY FROM TIMEGRP &quot;rx_fifo_rd_to_wr&quot; TO TIMEGRP         &quot;v6_emac_v2_3_clk_phy_rx&quot; 8 ns DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>6</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>1.026</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_8 (SLICE_X117Y112.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="125"><twConstPath anchorID="126" twDataPathType="twDataPathFromToDelay"><twSlack>6.974</twSlack><twSrc BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_8</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_8</twDest><twTotPathDel>1.026</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_8</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_8</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X120Y114.CLK</twSrcSite><twSrcClk twEdge ="twRising">U12/gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X120Y114.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr&lt;11&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y112.CX</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.611</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X117Y112.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr&lt;9&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_8</twBEL></twPathDel><twLogDel>0.415</twLogDel><twRouteDel>0.611</twRouteDel><twTotDel>1.026</twTotDel><twDestClk twEdge ="twRising">U12/rx_mac_aclk</twDestClk><twPctLog>40.4</twPctLog><twPctRoute>59.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_7 (SLICE_X117Y112.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="127"><twConstPath anchorID="128" twDataPathType="twDataPathFromToDelay"><twSlack>7.076</twSlack><twSrc BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_7</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_7</twDest><twTotPathDel>0.924</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_7</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_7</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X120Y113.CLK</twSrcSite><twSrcClk twEdge ="twRising">U12/gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X120Y113.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr&lt;7&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y112.BX</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X117Y112.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr&lt;9&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_7</twBEL></twPathDel><twLogDel>0.415</twLogDel><twRouteDel>0.509</twRouteDel><twTotDel>0.924</twTotDel><twDestClk twEdge ="twRising">U12/rx_mac_aclk</twDestClk><twPctLog>44.9</twPctLog><twPctRoute>55.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_10 (SLICE_X119Y113.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="129"><twConstPath anchorID="130" twDataPathType="twDataPathFromToDelay"><twSlack>7.088</twSlack><twSrc BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_10</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_10</twDest><twTotPathDel>0.912</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_10</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_10</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X120Y114.CLK</twSrcSite><twSrcClk twEdge ="twRising">U12/gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X120Y114.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr&lt;11&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y113.AX</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.497</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X119Y113.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr&lt;10&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_10</twBEL></twPathDel><twLogDel>0.415</twLogDel><twRouteDel>0.497</twRouteDel><twTotDel>0.912</twTotDel><twDestClk twEdge ="twRising">U12/rx_mac_aclk</twDestClk><twPctLog>45.5</twPctLog><twPctRoute>54.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_rx_fifo_rd_to_wr = MAXDELAY FROM TIMEGRP &quot;rx_fifo_rd_to_wr&quot; TO TIMEGRP
        &quot;v6_emac_v2_3_clk_phy_rx&quot; 8 ns DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_11 (SLICE_X119Y113.A4), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="131"><twSlack>0.188</twSlack><twSrc BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_11</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_11</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_11</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_11</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X120Y114.CLK</twSrcSite><twSrcClk twEdge ="twRising">U12/gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X120Y114.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.115</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr&lt;11&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y113.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr&lt;11&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X119Y113.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.082</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr&lt;10&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr&lt;11&gt;_rt</twBEL><twBEL>U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_11</twBEL></twPathDel><twLogDel>0.033</twLogDel><twRouteDel>0.155</twRouteDel><twTotDel>0.188</twTotDel><twDestClk twEdge ="twRising">U12/rx_mac_aclk</twDestClk><twPctLog>17.6</twPctLog><twPctRoute>82.4</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_6 (SLICE_X117Y112.AX), 1 path
</twPathRptBanner><twRacePath anchorID="132"><twSlack>0.238</twSlack><twSrc BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_6</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_6</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_6</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_6</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X120Y113.CLK</twSrcSite><twSrcClk twEdge ="twRising">U12/gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X120Y113.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.115</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr&lt;7&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y112.AX</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.199</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X117Y112.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.076</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr&lt;9&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_6</twBEL></twPathDel><twLogDel>0.039</twLogDel><twRouteDel>0.199</twRouteDel><twTotDel>0.238</twTotDel><twDestClk twEdge ="twRising">U12/rx_mac_aclk</twDestClk><twPctLog>16.4</twPctLog><twPctRoute>83.6</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_9 (SLICE_X117Y112.DX), 1 path
</twPathRptBanner><twRacePath anchorID="133"><twSlack>0.239</twSlack><twSrc BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_9</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_9</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_9</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_9</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X120Y114.CLK</twSrcSite><twSrcClk twEdge ="twRising">U12/gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X120Y114.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.115</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr&lt;11&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y112.DX</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr&lt;9&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X117Y112.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.076</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr&lt;9&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_9</twBEL></twPathDel><twLogDel>0.039</twLogDel><twRouteDel>0.200</twRouteDel><twTotDel>0.239</twTotDel><twDestClk twEdge ="twRising">U12/rx_mac_aclk</twDestClk><twPctLog>16.3</twPctLog><twPctRoute>83.7</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="134" twConstType="PERIOD" ><twConstHead uID="12"><twConstName UCFConstName="" ScopeName="">TS_AD_A_CLK_N = PERIOD TIMEGRP &quot;AD_A_CLK_N&quot; 3.333 ns LOW 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.332</twMinPer></twConstHead><twPinLimitRpt anchorID="135"><twPinLimitBanner>Component Switching Limit Checks: TS_AD_A_CLK_N = PERIOD TIMEGRP &quot;AD_A_CLK_N&quot; 3.333 ns LOW 50%;</twPinLimitBanner><twPinLimit anchorID="136" type="MINPERIOD" name="Tbrper_I" slack="0.001" period="3.333" constraintValue="3.333" deviceLimit="3.332" freqLimit="300.120" physResource="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV/I" logResource="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV/I" locationPin="BUFR_X0Y8.I" clockNet="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o"/><twPinLimit anchorID="137" type="MINPERIOD" name="Tickper" slack="1.925" period="3.333" constraintValue="3.333" deviceLimit="1.408" freqLimit="710.227" physResource="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;0&gt;/CLK" logResource="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data/CK" locationPin="ILOGIC_X0Y177.CLK" clockNet="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr"/><twPinLimit anchorID="138" type="MINPERIOD" name="Tickper" slack="1.925" period="3.333" constraintValue="3.333" deviceLimit="1.408" freqLimit="710.227" physResource="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;0&gt;/CLKB" logResource="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data/CKB" locationPin="ILOGIC_X0Y177.CLKB" clockNet="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr"/></twPinLimitRpt></twConst><twConst anchorID="139" twConstType="PERIOD" ><twConstHead uID="13"><twConstName UCFConstName="" ScopeName="">TS_AD_A_CLK_P = PERIOD TIMEGRP &quot;AD_A_CLK_P&quot; 3.333 ns HIGH 50%;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>4</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.332</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iodelay/rst_out (SLICE_X12Y163.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="140"><twConstPath anchorID="141" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.711</twSlack><twSrc BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iodelay/rff_1</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iodelay/rst_out</twDest><twTotPathDel>2.322</twTotPathDel><twClkSkew dest = "0.838" src = "1.103">0.265</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iodelay/rff_1</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iodelay/rst_out</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X40Y131.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twSrcClk><twPathDel><twSite>SLICE_X40Y131.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iodelay/rff&lt;1&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iodelay/rff_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y163.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.926</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iodelay/rff&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y163.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.015</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/rst_dat_iodelay_sync</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iodelay/rst_out</twBEL></twPathDel><twLogDel>0.396</twLogDel><twRouteDel>1.926</twRouteDel><twTotDel>2.322</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>17.1</twPctLog><twPctRoute>82.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iserdes/rst_out (SLICE_X11Y147.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="142"><twConstPath anchorID="143" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.204</twSlack><twSrc BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iserdes/rff_1</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iserdes/rst_out</twDest><twTotPathDel>1.911</twTotPathDel><twClkSkew dest = "0.647" src = "0.830">0.183</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iserdes/rff_1</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iserdes/rst_out</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X35Y131.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twSrcClk><twPathDel><twSite>SLICE_X35Y131.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iserdes/rff&lt;1&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iserdes/rff_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y147.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.540</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iserdes/rff&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y147.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/rst_iserdes_sync</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iserdes/rst_out</twBEL></twPathDel><twLogDel>0.371</twLogDel><twRouteDel>1.540</twRouteDel><twTotDel>1.911</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>19.4</twPctLog><twPctRoute>80.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iserdes/rff_1 (SLICE_X35Y131.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="144"><twConstPath anchorID="145" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.618</twSlack><twSrc BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iserdes/rff_0</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iserdes/rff_1</twDest><twTotPathDel>0.660</twTotPathDel><twClkSkew dest = "0.089" src = "0.109">0.020</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iserdes/rff_0</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iserdes/rff_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X34Y131.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twSrcClk><twPathDel><twSite>SLICE_X34Y131.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iserdes/rff&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iserdes/rff_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y131.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.245</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iserdes/rff&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y131.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iserdes/rff&lt;1&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iserdes/rff_1</twBEL></twPathDel><twLogDel>0.415</twLogDel><twRouteDel>0.245</twRouteDel><twTotDel>0.660</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>62.9</twPctLog><twPctRoute>37.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_AD_A_CLK_P = PERIOD TIMEGRP &quot;AD_A_CLK_P&quot; 3.333 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iodelay/rff_1 (SLICE_X40Y131.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="146"><twConstPath anchorID="147" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.090</twSlack><twSrc BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iodelay/rff_0</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iodelay/rff_1</twDest><twTotPathDel>0.101</twTotPathDel><twClkSkew dest = "0.061" src = "0.050">-0.011</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iodelay/rff_0</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iodelay/rff_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X41Y131.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.333">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twSrcClk><twPathDel><twSite>SLICE_X41Y131.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iodelay/rff&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iodelay/rff_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y131.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.092</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iodelay/rff&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X40Y131.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.089</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iodelay/rff&lt;1&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iodelay/rff_1</twBEL></twPathDel><twLogDel>0.009</twLogDel><twRouteDel>0.092</twRouteDel><twTotDel>0.101</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>8.9</twPctLog><twPctRoute>91.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iserdes/rff_1 (SLICE_X35Y131.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="148"><twConstPath anchorID="149" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.122</twSlack><twSrc BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iserdes/rff_0</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iserdes/rff_1</twDest><twTotPathDel>0.133</twTotPathDel><twClkSkew dest = "0.061" src = "0.050">-0.011</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iserdes/rff_0</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iserdes/rff_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X34Y131.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.333">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twSrcClk><twPathDel><twSite>SLICE_X34Y131.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.115</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iserdes/rff&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iserdes/rff_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y131.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.094</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iserdes/rff&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X35Y131.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.076</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iserdes/rff&lt;1&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iserdes/rff_1</twBEL></twPathDel><twLogDel>0.039</twLogDel><twRouteDel>0.094</twRouteDel><twTotDel>0.133</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>29.3</twPctLog><twPctRoute>70.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iserdes/rst_out (SLICE_X11Y147.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="150"><twConstPath anchorID="151" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.782</twSlack><twSrc BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iserdes/rff_1</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iserdes/rst_out</twDest><twTotPathDel>0.750</twTotPathDel><twClkSkew dest = "0.314" src = "0.346">0.032</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iserdes/rff_1</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iserdes/rst_out</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X35Y131.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.333">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twSrcClk><twPathDel><twSite>SLICE_X35Y131.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iserdes/rff&lt;1&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iserdes/rff_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y147.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.728</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iserdes/rff&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X11Y147.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.076</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/rst_iserdes_sync</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iserdes/rst_out</twBEL></twPathDel><twLogDel>0.022</twLogDel><twRouteDel>0.728</twRouteDel><twTotDel>0.750</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>2.9</twPctLog><twPctRoute>97.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="152"><twPinLimitBanner>Component Switching Limit Checks: TS_AD_A_CLK_P = PERIOD TIMEGRP &quot;AD_A_CLK_P&quot; 3.333 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="153" type="MINPERIOD" name="Tbrper_I" slack="0.001" period="3.333" constraintValue="3.333" deviceLimit="3.332" freqLimit="300.120" physResource="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV/I" logResource="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV/I" locationPin="BUFR_X0Y8.I" clockNet="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o"/><twPinLimit anchorID="154" type="MINPERIOD" name="Tickper" slack="1.925" period="3.333" constraintValue="3.333" deviceLimit="1.408" freqLimit="710.227" physResource="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;0&gt;/CLK" logResource="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data/CK" locationPin="ILOGIC_X0Y177.CLK" clockNet="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr"/><twPinLimit anchorID="155" type="MINPERIOD" name="Tickper" slack="1.925" period="3.333" constraintValue="3.333" deviceLimit="1.408" freqLimit="710.227" physResource="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;0&gt;/CLKB" logResource="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data/CKB" locationPin="ILOGIC_X0Y177.CLKB" clockNet="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr"/></twPinLimitRpt></twConst><twConst anchorID="156" twConstType="PERIOD" ><twConstHead uID="14"><twConstName UCFConstName="" ScopeName="">TS_AD_B_CLK_N = PERIOD TIMEGRP &quot;AD_B_CLK_N&quot; 3.333 ns LOW 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.332</twMinPer></twConstHead><twPinLimitRpt anchorID="157"><twPinLimitBanner>Component Switching Limit Checks: TS_AD_B_CLK_N = PERIOD TIMEGRP &quot;AD_B_CLK_N&quot; 3.333 ns LOW 50%;</twPinLimitBanner><twPinLimit anchorID="158" type="MINPERIOD" name="Tbrper_I" slack="0.001" period="3.333" constraintValue="3.333" deviceLimit="3.332" freqLimit="300.120" physResource="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV/I" logResource="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV/I" locationPin="BUFR_X1Y8.I" clockNet="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o"/><twPinLimit anchorID="159" type="MINPERIOD" name="Tickper" slack="1.925" period="3.333" constraintValue="3.333" deviceLimit="1.408" freqLimit="710.227" physResource="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;0&gt;/CLK" logResource="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data/CK" locationPin="ILOGIC_X1Y179.CLK" clockNet="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr"/><twPinLimit anchorID="160" type="MINPERIOD" name="Tickper" slack="1.925" period="3.333" constraintValue="3.333" deviceLimit="1.408" freqLimit="710.227" physResource="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;0&gt;/CLKB" logResource="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data/CKB" locationPin="ILOGIC_X1Y179.CLKB" clockNet="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr"/></twPinLimitRpt></twConst><twConst anchorID="161" twConstType="PERIOD" ><twConstHead uID="15"><twConstName UCFConstName="" ScopeName="">TS_AD_B_CLK_P = PERIOD TIMEGRP &quot;AD_B_CLK_P&quot; 3.333 ns HIGH 50%;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>4</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.332</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iodelay/rst_out (SLICE_X55Y154.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="162"><twConstPath anchorID="163" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.638</twSlack><twSrc BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iodelay/rff_1</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iodelay/rst_out</twDest><twTotPathDel>1.603</twTotPathDel><twClkSkew dest = "0.691" src = "0.748">0.057</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iodelay/rff_1</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iodelay/rst_out</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X54Y131.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twSrcClk><twPathDel><twSite>SLICE_X54Y131.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iodelay/rff&lt;1&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iodelay/rff_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y154.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.188</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iodelay/rff&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y154.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/rst_dat_iodelay_sync</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iodelay/rst_out</twBEL></twPathDel><twLogDel>0.415</twLogDel><twRouteDel>1.188</twRouteDel><twTotDel>1.603</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>25.9</twPctLog><twPctRoute>74.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iserdes/rst_out (SLICE_X49Y147.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="164"><twConstPath anchorID="165" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.842</twSlack><twSrc BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iserdes/rff_1</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iserdes/rst_out</twDest><twTotPathDel>1.393</twTotPathDel><twClkSkew dest = "0.713" src = "0.776">0.063</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iserdes/rff_1</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iserdes/rst_out</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X48Y131.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twSrcClk><twPathDel><twSite>SLICE_X48Y131.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iserdes/rff&lt;1&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iserdes/rff_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y147.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.978</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iserdes/rff&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y147.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/rst_iserdes_sync</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iserdes/rst_out</twBEL></twPathDel><twLogDel>0.415</twLogDel><twRouteDel>0.978</twRouteDel><twTotDel>1.393</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>29.8</twPctLog><twPctRoute>70.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iserdes/rff_1 (SLICE_X48Y131.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="166"><twConstPath anchorID="167" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.681</twSlack><twSrc BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iserdes/rff_0</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iserdes/rff_1</twDest><twTotPathDel>0.597</twTotPathDel><twClkSkew dest = "0.089" src = "0.109">0.020</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iserdes/rff_0</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iserdes/rff_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X49Y131.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twSrcClk><twPathDel><twSite>SLICE_X49Y131.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iserdes/rff&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iserdes/rff_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y131.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.245</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iserdes/rff&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y131.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.015</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iserdes/rff&lt;1&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iserdes/rff_1</twBEL></twPathDel><twLogDel>0.352</twLogDel><twRouteDel>0.245</twRouteDel><twTotDel>0.597</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>59.0</twPctLog><twPctRoute>41.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_AD_B_CLK_P = PERIOD TIMEGRP &quot;AD_B_CLK_P&quot; 3.333 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iodelay/rff_1 (SLICE_X54Y131.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="168"><twConstPath anchorID="169" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.090</twSlack><twSrc BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iodelay/rff_0</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iodelay/rff_1</twDest><twTotPathDel>0.101</twTotPathDel><twClkSkew dest = "0.061" src = "0.050">-0.011</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iodelay/rff_0</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iodelay/rff_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X55Y131.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.333">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twSrcClk><twPathDel><twSite>SLICE_X55Y131.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iodelay/rff&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iodelay/rff_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y131.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.092</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iodelay/rff&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X54Y131.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.089</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iodelay/rff&lt;1&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iodelay/rff_1</twBEL></twPathDel><twLogDel>0.009</twLogDel><twRouteDel>0.092</twRouteDel><twTotDel>0.101</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>8.9</twPctLog><twPctRoute>91.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iserdes/rff_1 (SLICE_X48Y131.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="170"><twConstPath anchorID="171" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.092</twSlack><twSrc BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iserdes/rff_0</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iserdes/rff_1</twDest><twTotPathDel>0.103</twTotPathDel><twClkSkew dest = "0.061" src = "0.050">-0.011</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iserdes/rff_0</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iserdes/rff_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X49Y131.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.333">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twSrcClk><twPathDel><twSite>SLICE_X49Y131.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iserdes/rff&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iserdes/rff_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y131.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.094</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iserdes/rff&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X48Y131.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.089</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iserdes/rff&lt;1&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iserdes/rff_1</twBEL></twPathDel><twLogDel>0.009</twLogDel><twRouteDel>0.094</twRouteDel><twTotDel>0.103</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>8.7</twPctLog><twPctRoute>91.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iserdes/rst_out (SLICE_X49Y147.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="172"><twConstPath anchorID="173" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.407</twSlack><twSrc BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iserdes/rff_1</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iserdes/rst_out</twDest><twTotPathDel>0.443</twTotPathDel><twClkSkew dest = "0.350" src = "0.314">-0.036</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iserdes/rff_1</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iserdes/rst_out</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X48Y131.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.333">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twSrcClk><twPathDel><twSite>SLICE_X48Y131.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.115</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iserdes/rff&lt;1&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iserdes/rff_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y147.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.404</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iserdes/rff&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X49Y147.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.076</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/rst_iserdes_sync</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iserdes/rst_out</twBEL></twPathDel><twLogDel>0.039</twLogDel><twRouteDel>0.404</twRouteDel><twTotDel>0.443</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>8.8</twPctLog><twPctRoute>91.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="174"><twPinLimitBanner>Component Switching Limit Checks: TS_AD_B_CLK_P = PERIOD TIMEGRP &quot;AD_B_CLK_P&quot; 3.333 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="175" type="MINPERIOD" name="Tbrper_I" slack="0.001" period="3.333" constraintValue="3.333" deviceLimit="3.332" freqLimit="300.120" physResource="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV/I" logResource="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV/I" locationPin="BUFR_X1Y8.I" clockNet="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o"/><twPinLimit anchorID="176" type="MINPERIOD" name="Tickper" slack="1.925" period="3.333" constraintValue="3.333" deviceLimit="1.408" freqLimit="710.227" physResource="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;0&gt;/CLK" logResource="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data/CK" locationPin="ILOGIC_X1Y179.CLK" clockNet="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr"/><twPinLimit anchorID="177" type="MINPERIOD" name="Tickper" slack="1.925" period="3.333" constraintValue="3.333" deviceLimit="1.408" freqLimit="710.227" physResource="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;0&gt;/CLKB" logResource="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data/CKB" locationPin="ILOGIC_X1Y179.CLKB" clockNet="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr"/></twPinLimitRpt></twConst><twConst anchorID="178" twConstType="PERIOD" ><twConstHead uID="16"><twConstName UCFConstName="" ScopeName="">TS_AD_C_CLK_N = PERIOD TIMEGRP &quot;AD_C_CLK_N&quot; 3.333 ns LOW 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.332</twMinPer></twConstHead><twPinLimitRpt anchorID="179"><twPinLimitBanner>Component Switching Limit Checks: TS_AD_C_CLK_N = PERIOD TIMEGRP &quot;AD_C_CLK_N&quot; 3.333 ns LOW 50%;</twPinLimitBanner><twPinLimit anchorID="180" type="MINPERIOD" name="Tbrper_I" slack="0.001" period="3.333" constraintValue="3.333" deviceLimit="3.332" freqLimit="300.120" physResource="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV/I" logResource="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV/I" locationPin="BUFR_X1Y0.I" clockNet="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o"/><twPinLimit anchorID="181" type="MINPERIOD" name="Tickper" slack="1.925" period="3.333" constraintValue="3.333" deviceLimit="1.408" freqLimit="710.227" physResource="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;0&gt;/CLK" logResource="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data/CK" locationPin="ILOGIC_X1Y21.CLK" clockNet="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr"/><twPinLimit anchorID="182" type="MINPERIOD" name="Tickper" slack="1.925" period="3.333" constraintValue="3.333" deviceLimit="1.408" freqLimit="710.227" physResource="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;0&gt;/CLKB" logResource="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data/CKB" locationPin="ILOGIC_X1Y21.CLKB" clockNet="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr"/></twPinLimitRpt></twConst><twConst anchorID="183" twConstType="PERIOD" ><twConstHead uID="17"><twConstName UCFConstName="" ScopeName="">TS_AD_C_CLK_P = PERIOD TIMEGRP &quot;AD_C_CLK_P&quot; 3.333 ns HIGH 50%;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>4</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.332</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iodelay/rst_out (SLICE_X55Y72.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="184"><twConstPath anchorID="185" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.477</twSlack><twSrc BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iodelay/rff_1</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iodelay/rst_out</twDest><twTotPathDel>0.800</twTotPathDel><twClkSkew dest = "0.093" src = "0.114">0.021</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iodelay/rff_1</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iodelay/rst_out</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X54Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twSrcClk><twPathDel><twSite>SLICE_X54Y72.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iodelay/rff&lt;1&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iodelay/rff_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y72.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.385</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iodelay/rff&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y72.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/rst_dat_iodelay_sync</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iodelay/rst_out</twBEL></twPathDel><twLogDel>0.415</twLogDel><twRouteDel>0.385</twRouteDel><twTotDel>0.800</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>51.9</twPctLog><twPctRoute>48.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iserdes/rst_out (SLICE_X49Y72.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="186"><twConstPath anchorID="187" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.489</twSlack><twSrc BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iserdes/rff_1</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iserdes/rst_out</twDest><twTotPathDel>0.788</twTotPathDel><twClkSkew dest = "0.093" src = "0.114">0.021</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iserdes/rff_1</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iserdes/rst_out</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X48Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twSrcClk><twPathDel><twSite>SLICE_X48Y72.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iserdes/rff&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iserdes/rff_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y72.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iserdes/rff&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y72.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/rst_iserdes_sync</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iserdes/rst_out</twBEL></twPathDel><twLogDel>0.415</twLogDel><twRouteDel>0.373</twRouteDel><twTotDel>0.788</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>52.7</twPctLog><twPctRoute>47.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iodelay/rff_1 (SLICE_X54Y72.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="188"><twConstPath anchorID="189" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.527</twSlack><twSrc BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iodelay/rff_0</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iodelay/rff_1</twDest><twTotPathDel>0.771</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iodelay/rff_0</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iodelay/rff_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X54Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twSrcClk><twPathDel><twSite>SLICE_X54Y72.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iodelay/rff&lt;1&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iodelay/rff_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y72.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iodelay/rff&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y72.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.015</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iodelay/rff&lt;1&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iodelay/rff_1</twBEL></twPathDel><twLogDel>0.396</twLogDel><twRouteDel>0.375</twRouteDel><twTotDel>0.771</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>51.4</twPctLog><twPctRoute>48.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_AD_C_CLK_P = PERIOD TIMEGRP &quot;AD_C_CLK_P&quot; 3.333 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iserdes/rff_1 (SLICE_X48Y72.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="190"><twConstPath anchorID="191" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.120</twSlack><twSrc BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iserdes/rff_0</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iserdes/rff_1</twDest><twTotPathDel>0.120</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iserdes/rff_0</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iserdes/rff_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X48Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.333">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twSrcClk><twPathDel><twSite>SLICE_X48Y72.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.115</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iserdes/rff&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iserdes/rff_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y72.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.094</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iserdes/rff&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X48Y72.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.089</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iserdes/rff&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iserdes/rff_1</twBEL></twPathDel><twLogDel>0.026</twLogDel><twRouteDel>0.094</twRouteDel><twTotDel>0.120</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>21.7</twPctLog><twPctRoute>78.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iodelay/rff_1 (SLICE_X54Y72.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="192"><twConstPath anchorID="193" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.171</twSlack><twSrc BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iodelay/rff_0</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iodelay/rff_1</twDest><twTotPathDel>0.171</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iodelay/rff_0</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iodelay/rff_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X54Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.333">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twSrcClk><twPathDel><twSite>SLICE_X54Y72.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.115</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iodelay/rff&lt;1&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iodelay/rff_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y72.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.145</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iodelay/rff&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X54Y72.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.089</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iodelay/rff&lt;1&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iodelay/rff_1</twBEL></twPathDel><twLogDel>0.026</twLogDel><twRouteDel>0.145</twRouteDel><twTotDel>0.171</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>15.2</twPctLog><twPctRoute>84.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iserdes/rst_out (SLICE_X49Y72.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="194"><twConstPath anchorID="195" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.171</twSlack><twSrc BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iserdes/rff_1</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iserdes/rst_out</twDest><twTotPathDel>0.182</twTotPathDel><twClkSkew dest = "0.064" src = "0.053">-0.011</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iserdes/rff_1</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iserdes/rst_out</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X48Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.333">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twSrcClk><twPathDel><twSite>SLICE_X48Y72.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.115</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iserdes/rff&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iserdes/rff_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y72.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.143</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iserdes/rff&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X49Y72.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.076</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/rst_iserdes_sync</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iserdes/rst_out</twBEL></twPathDel><twLogDel>0.039</twLogDel><twRouteDel>0.143</twRouteDel><twTotDel>0.182</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>21.4</twPctLog><twPctRoute>78.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="196"><twPinLimitBanner>Component Switching Limit Checks: TS_AD_C_CLK_P = PERIOD TIMEGRP &quot;AD_C_CLK_P&quot; 3.333 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="197" type="MINPERIOD" name="Tbrper_I" slack="0.001" period="3.333" constraintValue="3.333" deviceLimit="3.332" freqLimit="300.120" physResource="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV/I" logResource="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV/I" locationPin="BUFR_X1Y0.I" clockNet="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o"/><twPinLimit anchorID="198" type="MINPERIOD" name="Tickper" slack="1.925" period="3.333" constraintValue="3.333" deviceLimit="1.408" freqLimit="710.227" physResource="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;0&gt;/CLK" logResource="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data/CK" locationPin="ILOGIC_X1Y21.CLK" clockNet="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr"/><twPinLimit anchorID="199" type="MINPERIOD" name="Tickper" slack="1.925" period="3.333" constraintValue="3.333" deviceLimit="1.408" freqLimit="710.227" physResource="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;0&gt;/CLKB" logResource="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data/CKB" locationPin="ILOGIC_X1Y21.CLKB" clockNet="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr"/></twPinLimitRpt></twConst><twConst anchorID="200" twConstType="PERIOD" ><twConstHead uID="18"><twConstName UCFConstName="" ScopeName="">TS_AD_D_CLK_N = PERIOD TIMEGRP &quot;AD_D_CLK_N&quot; 3.333 ns LOW 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.332</twMinPer></twConstHead><twPinLimitRpt anchorID="201"><twPinLimitBanner>Component Switching Limit Checks: TS_AD_D_CLK_N = PERIOD TIMEGRP &quot;AD_D_CLK_N&quot; 3.333 ns LOW 50%;</twPinLimitBanner><twPinLimit anchorID="202" type="MINPERIOD" name="Tbrper_I" slack="0.001" period="3.333" constraintValue="3.333" deviceLimit="3.332" freqLimit="300.120" physResource="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV/I" logResource="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV/I" locationPin="BUFR_X0Y1.I" clockNet="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o"/><twPinLimit anchorID="203" type="MINPERIOD" name="Tickper" slack="1.925" period="3.333" constraintValue="3.333" deviceLimit="1.408" freqLimit="710.227" physResource="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;0&gt;/CLK" logResource="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data/CK" locationPin="ILOGIC_X0Y19.CLK" clockNet="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr"/><twPinLimit anchorID="204" type="MINPERIOD" name="Tickper" slack="1.925" period="3.333" constraintValue="3.333" deviceLimit="1.408" freqLimit="710.227" physResource="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;0&gt;/CLKB" logResource="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data/CKB" locationPin="ILOGIC_X0Y19.CLKB" clockNet="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr"/></twPinLimitRpt></twConst><twConst anchorID="205" twConstType="PERIOD" ><twConstHead uID="19"><twConstName UCFConstName="" ScopeName="">TS_AD_D_CLK_P = PERIOD TIMEGRP &quot;AD_D_CLK_P&quot; 3.333 ns HIGH 50%;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>4</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.332</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iodelay/rff_1 (SLICE_X40Y72.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="206"><twConstPath anchorID="207" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.432</twSlack><twSrc BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iodelay/rff_0</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iodelay/rff_1</twDest><twTotPathDel>0.845</twTotPathDel><twClkSkew dest = "0.093" src = "0.114">0.021</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iodelay/rff_0</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iodelay/rff_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X41Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twSrcClk><twPathDel><twSite>SLICE_X41Y72.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iodelay/rff&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iodelay/rff_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y72.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.493</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iodelay/rff&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y72.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.015</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iodelay/rff&lt;1&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iodelay/rff_1</twBEL></twPathDel><twLogDel>0.352</twLogDel><twRouteDel>0.493</twRouteDel><twTotDel>0.845</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>41.7</twPctLog><twPctRoute>58.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iodelay/rst_out (SLICE_X40Y71.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="208"><twConstPath anchorID="209" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.494</twSlack><twSrc BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iodelay/rff_1</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iodelay/rst_out</twDest><twTotPathDel>0.782</twTotPathDel><twClkSkew dest = "0.092" src = "0.114">0.022</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iodelay/rff_1</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iodelay/rst_out</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X40Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twSrcClk><twPathDel><twSite>SLICE_X40Y72.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iodelay/rff&lt;1&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iodelay/rff_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y71.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.386</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iodelay/rff&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y71.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.015</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/rst_dat_iodelay_sync</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iodelay/rst_out</twBEL></twPathDel><twLogDel>0.396</twLogDel><twRouteDel>0.386</twRouteDel><twTotDel>0.782</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>50.6</twPctLog><twPctRoute>49.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iserdes/rst_out (SLICE_X34Y72.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="210"><twConstPath anchorID="211" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.540</twSlack><twSrc BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iserdes/rff_1</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iserdes/rst_out</twDest><twTotPathDel>0.737</twTotPathDel><twClkSkew dest = "0.093" src = "0.114">0.021</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iserdes/rff_1</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iserdes/rst_out</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X35Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twSrcClk><twPathDel><twSite>SLICE_X35Y72.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iserdes/rff&lt;1&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iserdes/rff_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y72.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.385</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iserdes/rff&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y72.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.015</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/rst_iserdes_sync</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iserdes/rst_out</twBEL></twPathDel><twLogDel>0.352</twLogDel><twRouteDel>0.385</twRouteDel><twTotDel>0.737</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>47.8</twPctLog><twPctRoute>52.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_AD_D_CLK_P = PERIOD TIMEGRP &quot;AD_D_CLK_P&quot; 3.333 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iserdes/rff_1 (SLICE_X35Y72.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="212"><twConstPath anchorID="213" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.085</twSlack><twSrc BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iserdes/rff_0</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iserdes/rff_1</twDest><twTotPathDel>0.118</twTotPathDel><twClkSkew dest = "0.387" src = "0.354">-0.033</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iserdes/rff_0</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iserdes/rff_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X37Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.333">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twSrcClk><twPathDel><twSite>SLICE_X37Y72.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iserdes/rff&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iserdes/rff_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y72.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.096</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iserdes/rff&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X35Y72.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.076</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iserdes/rff&lt;1&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iserdes/rff_1</twBEL></twPathDel><twLogDel>0.022</twLogDel><twRouteDel>0.096</twRouteDel><twTotDel>0.118</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>18.6</twPctLog><twPctRoute>81.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iserdes/rst_out (SLICE_X34Y72.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="214"><twConstPath anchorID="215" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.146</twSlack><twSrc BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iserdes/rff_1</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iserdes/rst_out</twDest><twTotPathDel>0.157</twTotPathDel><twClkSkew dest = "0.064" src = "0.053">-0.011</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iserdes/rff_1</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iserdes/rst_out</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X35Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.333">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twSrcClk><twPathDel><twSite>SLICE_X35Y72.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iserdes/rff&lt;1&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iserdes/rff_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y72.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.148</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iserdes/rff&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X34Y72.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.089</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/rst_iserdes_sync</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iserdes/rst_out</twBEL></twPathDel><twLogDel>0.009</twLogDel><twRouteDel>0.148</twRouteDel><twTotDel>0.157</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>5.7</twPctLog><twPctRoute>94.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iodelay/rst_out (SLICE_X40Y71.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="216"><twConstPath anchorID="217" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.167</twSlack><twSrc BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iodelay/rff_1</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iodelay/rst_out</twDest><twTotPathDel>0.178</twTotPathDel><twClkSkew dest = "0.064" src = "0.053">-0.011</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iodelay/rff_1</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iodelay/rst_out</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X40Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.333">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twSrcClk><twPathDel><twSite>SLICE_X40Y72.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.115</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iodelay/rff&lt;1&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iodelay/rff_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y71.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.152</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iodelay/rff&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X40Y71.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.089</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/rst_dat_iodelay_sync</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iodelay/rst_out</twBEL></twPathDel><twLogDel>0.026</twLogDel><twRouteDel>0.152</twRouteDel><twTotDel>0.178</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>14.6</twPctLog><twPctRoute>85.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="218"><twPinLimitBanner>Component Switching Limit Checks: TS_AD_D_CLK_P = PERIOD TIMEGRP &quot;AD_D_CLK_P&quot; 3.333 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="219" type="MINPERIOD" name="Tbrper_I" slack="0.001" period="3.333" constraintValue="3.333" deviceLimit="3.332" freqLimit="300.120" physResource="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV/I" logResource="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV/I" locationPin="BUFR_X0Y1.I" clockNet="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o"/><twPinLimit anchorID="220" type="MINPERIOD" name="Tickper" slack="1.925" period="3.333" constraintValue="3.333" deviceLimit="1.408" freqLimit="710.227" physResource="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;0&gt;/CLK" logResource="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data/CK" locationPin="ILOGIC_X0Y19.CLK" clockNet="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr"/><twPinLimit anchorID="221" type="MINPERIOD" name="Tickper" slack="1.925" period="3.333" constraintValue="3.333" deviceLimit="1.408" freqLimit="710.227" physResource="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;0&gt;/CLKB" logResource="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data/CKB" locationPin="ILOGIC_X0Y19.CLKB" clockNet="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr"/></twPinLimitRpt></twConst><twConst anchorID="222" twConstType="PERIOD" ><twConstHead uID="20"><twConstName UCFConstName="" ScopeName="">TS_BUS_CLK = PERIOD TIMEGRP &quot;BUS_CLK&quot; 15 ns HIGH 50%;</twConstName><twItemCnt>833</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>234</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>8.460</twMinPer></twConstHead><twPathRptBanner iPaths="16" iCriticalPaths="0" sType="EndPoint">Paths for end point U14_BTC/lad_out_14 (SLICE_X70Y115.A6), 16 paths
</twPathRptBanner><twPathRpt anchorID="223"><twConstPath anchorID="224" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.540</twSlack><twSrc BELType="FF">U14_BTC/NUM_FRAME_14</twSrc><twDest BELType="FF">U14_BTC/lad_out_14</twDest><twTotPathDel>8.199</twTotPathDel><twClkSkew dest = "1.538" src = "1.764">0.226</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U14_BTC/NUM_FRAME_14</twSrc><twDest BELType='FF'>U14_BTC/lad_out_14</twDest><twLogLvls>3</twLogLvls><twSrcSite>ILOGIC_X0Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK_BUFGP</twSrcClk><twPathDel><twSite>ILOGIC_X0Y44.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.678</twDelInfo><twComp>NUM_FRAME&lt;14&gt;</twComp><twBEL>U14_BTC/NUM_FRAME_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y116.A3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">5.508</twDelInfo><twComp>NUM_FRAME&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y116.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>SCALED_COEFF_PRE_Q&lt;11&gt;</twComp><twBEL>U14_BTC/lut2211_527</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y111.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.061</twDelInfo><twComp>U14_BTC/lut2211_527</twComp></twPathDel><twPathDel><twSite>SLICE_X88Y111.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>MODE_SEL&lt;7&gt;</twComp><twBEL>U14_BTC/lut2212_528</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y115.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.743</twDelInfo><twComp>U14_BTC/lut2212_528</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y115.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>LAD_OUT_14_OBUF</twComp><twBEL>U14_BTC/lut2213_529</twBEL><twBEL>U14_BTC/lad_out_14</twBEL></twPathDel><twLogDel>0.887</twLogDel><twRouteDel>7.312</twRouteDel><twTotDel>8.199</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.000">BUS_CLK_BUFGP</twDestClk><twPctLog>10.8</twPctLog><twPctRoute>89.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="225"><twConstPath anchorID="226" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>10.570</twSlack><twSrc BELType="FF">U14_BTC/PARA_ADJ_V_14</twSrc><twDest BELType="FF">U14_BTC/lad_out_14</twDest><twTotPathDel>4.306</twTotPathDel><twClkSkew dest = "1.538" src = "1.627">0.089</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U14_BTC/PARA_ADJ_V_14</twSrc><twDest BELType='FF'>U14_BTC/lad_out_14</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X97Y128.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X97Y128.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>para_adj_V&lt;15&gt;</twComp><twBEL>U14_BTC/PARA_ADJ_V_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X94Y109.C2</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.431</twDelInfo><twComp>para_adj_V&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X94Y109.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U14_BTC/lut2207_523</twComp><twBEL>U14_BTC/lut2207_523</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y106.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.062</twDelInfo><twComp>U14_BTC/lut2207_523</twComp></twPathDel><twPathDel><twSite>SLICE_X88Y106.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U14_BTC/adc_if_reset&lt;15&gt;</twComp><twBEL>U14_BTC/lut2210_526</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y111.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>U14_BTC/lut2210_526</twComp></twPathDel><twPathDel><twSite>SLICE_X88Y111.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>MODE_SEL&lt;7&gt;</twComp><twBEL>U14_BTC/lut2212_528</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y115.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.743</twDelInfo><twComp>U14_BTC/lut2212_528</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y115.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>LAD_OUT_14_OBUF</twComp><twBEL>U14_BTC/lut2213_529</twBEL><twBEL>U14_BTC/lad_out_14</twBEL></twPathDel><twLogDel>0.614</twLogDel><twRouteDel>3.692</twRouteDel><twTotDel>4.306</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.000">BUS_CLK_BUFGP</twDestClk><twPctLog>14.3</twPctLog><twPctRoute>85.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="227"><twConstPath anchorID="228" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.133</twSlack><twSrc BELType="FF">U14_BTC/FREQEQUA_WADDR_14</twSrc><twDest BELType="FF">U14_BTC/lad_out_14</twDest><twTotPathDel>3.774</twTotPathDel><twClkSkew dest = "1.056" src = "1.114">0.058</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U14_BTC/FREQEQUA_WADDR_14</twSrc><twDest BELType='FF'>U14_BTC/lad_out_14</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X66Y109.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X66Y109.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>U14_BTC/FREQEQUA_WADDR&lt;14&gt;</twComp><twBEL>U14_BTC/FREQEQUA_WADDR_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X94Y109.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.267</twDelInfo><twComp>U14_BTC/FREQEQUA_WADDR&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X94Y109.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U14_BTC/lut2207_523</twComp><twBEL>U14_BTC/lut2208_524</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y106.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.694</twDelInfo><twComp>U14_BTC/lut2208_524</twComp></twPathDel><twPathDel><twSite>SLICE_X88Y106.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U14_BTC/adc_if_reset&lt;15&gt;</twComp><twBEL>U14_BTC/lut2210_526</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y111.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>U14_BTC/lut2210_526</twComp></twPathDel><twPathDel><twSite>SLICE_X88Y111.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>MODE_SEL&lt;7&gt;</twComp><twBEL>U14_BTC/lut2212_528</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y115.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.743</twDelInfo><twComp>U14_BTC/lut2212_528</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y115.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>LAD_OUT_14_OBUF</twComp><twBEL>U14_BTC/lut2213_529</twBEL><twBEL>U14_BTC/lad_out_14</twBEL></twPathDel><twLogDel>0.614</twLogDel><twRouteDel>3.160</twRouteDel><twTotDel>3.774</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.000">BUS_CLK_BUFGP</twDestClk><twPctLog>16.3</twPctLog><twPctRoute>83.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="6" iCriticalPaths="0" sType="EndPoint">Paths for end point U14_BTC/lad_out_11 (SLICE_X71Y104.C3), 6 paths
</twPathRptBanner><twPathRpt anchorID="229"><twConstPath anchorID="230" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.731</twSlack><twSrc BELType="FF">U14_BTC/NUM_FRAME_11</twSrc><twDest BELType="FF">U14_BTC/lad_out_11</twDest><twTotPathDel>7.999</twTotPathDel><twClkSkew dest = "1.529" src = "1.764">0.235</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U14_BTC/NUM_FRAME_11</twSrc><twDest BELType='FF'>U14_BTC/lad_out_11</twDest><twLogLvls>3</twLogLvls><twSrcSite>ILOGIC_X0Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK_BUFGP</twSrcClk><twPathDel><twSite>ILOGIC_X0Y48.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.678</twDelInfo><twComp>NUM_FRAME&lt;11&gt;</twComp><twBEL>U14_BTC/NUM_FRAME_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y113.A3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">5.285</twDelInfo><twComp>NUM_FRAME&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y113.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U14_BTC/sm_addr&lt;14&gt;</twComp><twBEL>U14_BTC/lut2119_441</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y113.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>U14_BTC/lut2119_441</twComp></twPathDel><twPathDel><twSite>SLICE_X88Y113.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>DEST_PORT&lt;7&gt;</twComp><twBEL>U14_BTC/lut2121_443</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y104.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.120</twDelInfo><twComp>U14_BTC/lut2121_443</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y104.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>LAD_OUT_11_OBUF</twComp><twBEL>U14_BTC/lut2122_444</twBEL><twBEL>U14_BTC/lad_out_11</twBEL></twPathDel><twLogDel>0.887</twLogDel><twRouteDel>7.112</twRouteDel><twTotDel>7.999</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.000">BUS_CLK_BUFGP</twDestClk><twPctLog>11.1</twPctLog><twPctRoute>88.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="231"><twConstPath anchorID="232" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.444</twSlack><twSrc BELType="FF">U14_BTC/PARA_ADJ_V_11</twSrc><twDest BELType="FF">U14_BTC/lad_out_11</twDest><twTotPathDel>3.425</twTotPathDel><twClkSkew dest = "1.529" src = "1.625">0.096</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U14_BTC/PARA_ADJ_V_11</twSrc><twDest BELType='FF'>U14_BTC/lad_out_11</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X99Y129.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X99Y129.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>para_adj_V&lt;11&gt;</twComp><twBEL>U14_BTC/PARA_ADJ_V_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y120.A4</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.858</twDelInfo><twComp>para_adj_V&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y120.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U14_BTC/lut2118_440</twComp><twBEL>U14_BTC/lut2118_440</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y113.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.901</twDelInfo><twComp>U14_BTC/lut2118_440</twComp></twPathDel><twPathDel><twSite>SLICE_X88Y113.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>DEST_PORT&lt;7&gt;</twComp><twBEL>U14_BTC/lut2121_443</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y104.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.120</twDelInfo><twComp>U14_BTC/lut2121_443</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y104.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>LAD_OUT_11_OBUF</twComp><twBEL>U14_BTC/lut2122_444</twBEL><twBEL>U14_BTC/lad_out_11</twBEL></twPathDel><twLogDel>0.546</twLogDel><twRouteDel>2.879</twRouteDel><twTotDel>3.425</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.000">BUS_CLK_BUFGP</twDestClk><twPctLog>15.9</twPctLog><twPctRoute>84.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="233"><twConstPath anchorID="234" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.567</twSlack><twSrc BELType="FF">U14_BTC/PARA_ADJ_I_11</twSrc><twDest BELType="FF">U14_BTC/lad_out_11</twDest><twTotPathDel>3.295</twTotPathDel><twClkSkew dest = "1.529" src = "1.632">0.103</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U14_BTC/PARA_ADJ_I_11</twSrc><twDest BELType='FF'>U14_BTC/lad_out_11</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X94Y122.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X94Y122.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>para_adj_I&lt;11&gt;</twComp><twBEL>U14_BTC/PARA_ADJ_I_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X95Y116.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>para_adj_I&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X95Y116.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U14_BTC/lut2120_442</twComp><twBEL>U14_BTC/lut2120_442</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y113.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.063</twDelInfo><twComp>U14_BTC/lut2120_442</twComp></twPathDel><twPathDel><twSite>SLICE_X88Y113.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>DEST_PORT&lt;7&gt;</twComp><twBEL>U14_BTC/lut2121_443</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y104.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.120</twDelInfo><twComp>U14_BTC/lut2121_443</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y104.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>LAD_OUT_11_OBUF</twComp><twBEL>U14_BTC/lut2122_444</twBEL><twBEL>U14_BTC/lad_out_11</twBEL></twPathDel><twLogDel>0.546</twLogDel><twRouteDel>2.749</twRouteDel><twTotDel>3.295</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.000">BUS_CLK_BUFGP</twDestClk><twPctLog>16.6</twPctLog><twPctRoute>83.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="12" iCriticalPaths="0" sType="EndPoint">Paths for end point U14_BTC/lad_out_10 (SLICE_X71Y113.A3), 12 paths
</twPathRptBanner><twPathRpt anchorID="235"><twConstPath anchorID="236" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.141</twSlack><twSrc BELType="FF">U14_BTC/NUM_FRAME_10</twSrc><twDest BELType="FF">U14_BTC/lad_out_10</twDest><twTotPathDel>7.608</twTotPathDel><twClkSkew dest = "1.537" src = "1.753">0.216</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U14_BTC/NUM_FRAME_10</twSrc><twDest BELType='FF'>U14_BTC/lad_out_10</twDest><twLogLvls>3</twLogLvls><twSrcSite>ILOGIC_X0Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK_BUFGP</twSrcClk><twPathDel><twSite>ILOGIC_X0Y61.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.678</twDelInfo><twComp>NUM_FRAME&lt;10&gt;</twComp><twBEL>U14_BTC/NUM_FRAME_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y117.B4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">5.058</twDelInfo><twComp>NUM_FRAME&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y117.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SCALED_COEFF_AFT_U&lt;3&gt;</twComp><twBEL>U14_BTC/lut2068_392</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y117.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.714</twDelInfo><twComp>U14_BTC/lut2068_392</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y117.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U14_BTC/lut2074_398</twComp><twBEL>U14_BTC/lut2075_399</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y113.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.826</twDelInfo><twComp>U14_BTC/lut2075_399</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y113.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>LAD_OUT_10_OBUF</twComp><twBEL>U14_BTC/lut2091_415</twBEL><twBEL>U14_BTC/lad_out_10</twBEL></twPathDel><twLogDel>1.010</twLogDel><twRouteDel>6.598</twRouteDel><twTotDel>7.608</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.000">BUS_CLK_BUFGP</twDestClk><twPctLog>13.3</twPctLog><twPctRoute>86.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="237"><twConstPath anchorID="238" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.425</twSlack><twSrc BELType="FF">U14_BTC/SCALED_COEFF_AFT_U_10</twSrc><twDest BELType="FF">U14_BTC/lad_out_10</twDest><twTotPathDel>3.526</twTotPathDel><twClkSkew dest = "0.093" src = "0.107">0.014</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U14_BTC/SCALED_COEFF_AFT_U_10</twSrc><twDest BELType='FF'>U14_BTC/lad_out_10</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X71Y106.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X71Y106.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>SCALED_COEFF_AFT_U&lt;11&gt;</twComp><twBEL>U14_BTC/SCALED_COEFF_AFT_U_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y101.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.543</twDelInfo><twComp>SCALED_COEFF_AFT_U&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y101.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.186</twDelInfo><twComp>U14_BTC/lut2072_396</twComp><twBEL>U14_BTC/lut2072_396</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y117.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.302</twDelInfo><twComp>U14_BTC/lut2072_396</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y117.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U14_BTC/lut2074_398</twComp><twBEL>U14_BTC/lut2074_398</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y117.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.123</twDelInfo><twComp>U14_BTC/lut2074_398</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y117.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U14_BTC/lut2074_398</twComp><twBEL>U14_BTC/lut2075_399</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y113.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.826</twDelInfo><twComp>U14_BTC/lut2075_399</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y113.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>LAD_OUT_10_OBUF</twComp><twBEL>U14_BTC/lut2091_415</twBEL><twBEL>U14_BTC/lad_out_10</twBEL></twPathDel><twLogDel>0.732</twLogDel><twRouteDel>2.794</twRouteDel><twTotDel>3.526</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.000">BUS_CLK_BUFGP</twDestClk><twPctLog>20.8</twPctLog><twPctRoute>79.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="239"><twConstPath anchorID="240" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.531</twSlack><twSrc BELType="FF">U14_BTC/PARA_ADJ_I_10</twSrc><twDest BELType="FF">U14_BTC/lad_out_10</twDest><twTotPathDel>3.339</twTotPathDel><twClkSkew dest = "1.537" src = "1.632">0.095</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U14_BTC/PARA_ADJ_I_10</twSrc><twDest BELType='FF'>U14_BTC/lad_out_10</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X94Y122.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X94Y122.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>para_adj_I&lt;11&gt;</twComp><twBEL>U14_BTC/PARA_ADJ_I_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y125.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.124</twDelInfo><twComp>para_adj_I&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y125.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U14_BTC/RST_REG&lt;12&gt;</twComp><twBEL>U14_BTC/lut2073_397</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y117.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.652</twDelInfo><twComp>U14_BTC/lut2073_397</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y117.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U14_BTC/lut2074_398</twComp><twBEL>U14_BTC/lut2074_398</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y117.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.123</twDelInfo><twComp>U14_BTC/lut2074_398</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y117.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U14_BTC/lut2074_398</twComp><twBEL>U14_BTC/lut2075_399</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y113.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.826</twDelInfo><twComp>U14_BTC/lut2075_399</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y113.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>LAD_OUT_10_OBUF</twComp><twBEL>U14_BTC/lut2091_415</twBEL><twBEL>U14_BTC/lad_out_10</twBEL></twPathDel><twLogDel>0.614</twLogDel><twRouteDel>2.725</twRouteDel><twTotDel>3.339</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.000">BUS_CLK_BUFGP</twDestClk><twPctLog>18.4</twPctLog><twPctRoute>81.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_BUS_CLK = PERIOD TIMEGRP &quot;BUS_CLK&quot; 15 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U14_BTC/DEST_IP_23 (SLICE_X89Y113.C5), 1 path
</twPathRptBanner><twPathRpt anchorID="241"><twConstPath anchorID="242" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.108</twSlack><twSrc BELType="FF">U14_BTC/DEST_IP_23</twSrc><twDest BELType="FF">U14_BTC/DEST_IP_23</twDest><twTotPathDel>0.108</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U14_BTC/DEST_IP_23</twSrc><twDest BELType='FF'>U14_BTC/DEST_IP_23</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X89Y113.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="15.000">BUS_CLK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X89Y113.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>DEST_IP&lt;27&gt;</twComp><twBEL>U14_BTC/DEST_IP_23</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y113.C5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.066</twDelInfo><twComp>DEST_IP&lt;23&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X89Y113.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.056</twDelInfo><twComp>DEST_IP&lt;27&gt;</twComp><twBEL>U14_BTC/lut3175_1151</twBEL><twBEL>U14_BTC/DEST_IP_23</twBEL></twPathDel><twLogDel>0.042</twLogDel><twRouteDel>0.066</twRouteDel><twTotDel>0.108</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.000">BUS_CLK_BUFGP</twDestClk><twPctLog>38.9</twPctLog><twPctRoute>61.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U14_BTC/SRC_ADDR_9 (SLICE_X93Y111.C5), 1 path
</twPathRptBanner><twPathRpt anchorID="243"><twConstPath anchorID="244" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.108</twSlack><twSrc BELType="FF">U14_BTC/SRC_ADDR_9</twSrc><twDest BELType="FF">U14_BTC/SRC_ADDR_9</twDest><twTotPathDel>0.108</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U14_BTC/SRC_ADDR_9</twSrc><twDest BELType='FF'>U14_BTC/SRC_ADDR_9</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X93Y111.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="15.000">BUS_CLK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X93Y111.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>SRC_ADDR&lt;10&gt;</twComp><twBEL>U14_BTC/SRC_ADDR_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y111.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.066</twDelInfo><twComp>SRC_ADDR&lt;9&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X93Y111.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.056</twDelInfo><twComp>SRC_ADDR&lt;10&gt;</twComp><twBEL>U14_BTC/lut2321_604</twBEL><twBEL>U14_BTC/SRC_ADDR_9</twBEL></twPathDel><twLogDel>0.042</twLogDel><twRouteDel>0.066</twRouteDel><twTotDel>0.108</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.000">BUS_CLK_BUFGP</twDestClk><twPctLog>38.9</twPctLog><twPctRoute>61.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U14_BTC/SRC_IP_19 (SLICE_X89Y117.C5), 1 path
</twPathRptBanner><twPathRpt anchorID="245"><twConstPath anchorID="246" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.109</twSlack><twSrc BELType="FF">U14_BTC/SRC_IP_19</twSrc><twDest BELType="FF">U14_BTC/SRC_IP_19</twDest><twTotPathDel>0.109</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U14_BTC/SRC_IP_19</twSrc><twDest BELType='FF'>U14_BTC/SRC_IP_19</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X89Y117.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="15.000">BUS_CLK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X89Y117.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>SRC_IP&lt;24&gt;</twComp><twBEL>U14_BTC/SRC_IP_19</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y117.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.067</twDelInfo><twComp>SRC_IP&lt;19&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X89Y117.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.056</twDelInfo><twComp>SRC_IP&lt;24&gt;</twComp><twBEL>U14_BTC/lut2959_1007</twBEL><twBEL>U14_BTC/SRC_IP_19</twBEL></twPathDel><twLogDel>0.042</twLogDel><twRouteDel>0.067</twRouteDel><twTotDel>0.109</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.000">BUS_CLK_BUFGP</twDestClk><twPctLog>38.5</twPctLog><twPctRoute>61.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="247"><twPinLimitBanner>Component Switching Limit Checks: TS_BUS_CLK = PERIOD TIMEGRP &quot;BUS_CLK&quot; 15 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="248" type="MINPERIOD" name="Tbcper_I" slack="13.571" period="15.000" constraintValue="15.000" deviceLimit="1.429" freqLimit="699.790" physResource="BUS_CLK_BUFGP/BUFG/I0" logResource="BUS_CLK_BUFGP/BUFG/I0" locationPin="BUFGCTRL_X0Y28.I0" clockNet="BUS_CLK_BUFGP/IBUFG"/><twPinLimit anchorID="249" type="MINPERIOD" name="Tickper" slack="13.592" period="15.000" constraintValue="15.000" deviceLimit="1.408" freqLimit="710.227" physResource="NUM_FRAME&lt;0&gt;/CLK" logResource="U14_BTC/NUM_FRAME_0/CK" locationPin="ILOGIC_X1Y149.CLK" clockNet="BUS_CLK_BUFGP"/><twPinLimit anchorID="250" type="MINPERIOD" name="Tickper" slack="13.592" period="15.000" constraintValue="15.000" deviceLimit="1.408" freqLimit="710.227" physResource="NUM_FRAME&lt;1&gt;/CLK" logResource="U14_BTC/NUM_FRAME_1/CK" locationPin="ILOGIC_X1Y152.CLK" clockNet="BUS_CLK_BUFGP"/></twPinLimitRpt></twConst><twConst anchorID="251" twConstType="PERIOD" ><twConstHead uID="21"><twConstName UCFConstName="" ScopeName="">TS_clk_n = PERIOD TIMEGRP &quot;clk_n&quot; 3.333 ns LOW 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.000</twMinPer></twConstHead><twPinLimitRpt anchorID="252"><twPinLimitBanner>Component Switching Limit Checks: TS_clk_n = PERIOD TIMEGRP &quot;clk_n&quot; 3.333 ns LOW 50%;</twPinLimitBanner><twPinLimit anchorID="253" type="MINLOWPULSE" name="Tdcmpw_CLKIN_300_350" slack="1.332" period="3.333" constraintValue="1.666" deviceLimit="1.000" physResource="U0_CLK_RESET_INTERFACE/U0/mmcm_adv_inst/CLKIN1" logResource="U0_CLK_RESET_INTERFACE/U0/mmcm_adv_inst/CLKIN1" locationPin="MMCM_ADV_X0Y0.CLKIN1" clockNet="U0_CLK_RESET_INTERFACE/U0/clkin1"/><twPinLimit anchorID="254" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_300_350" slack="1.332" period="3.333" constraintValue="1.666" deviceLimit="1.000" physResource="U0_CLK_RESET_INTERFACE/U0/mmcm_adv_inst/CLKIN1" logResource="U0_CLK_RESET_INTERFACE/U0/mmcm_adv_inst/CLKIN1" locationPin="MMCM_ADV_X0Y0.CLKIN1" clockNet="U0_CLK_RESET_INTERFACE/U0/clkin1"/><twPinLimit anchorID="255" type="MINPERIOD" name="Tmmcmper_CLKIN(Finmax)" slack="1.905" period="3.333" constraintValue="3.333" deviceLimit="1.428" freqLimit="700.280" physResource="U0_CLK_RESET_INTERFACE/U0/mmcm_adv_inst/CLKIN1" logResource="U0_CLK_RESET_INTERFACE/U0/mmcm_adv_inst/CLKIN1" locationPin="MMCM_ADV_X0Y0.CLKIN1" clockNet="U0_CLK_RESET_INTERFACE/U0/clkin1"/></twPinLimitRpt></twConst><twConst anchorID="256" twConstType="PERIOD" ><twConstHead uID="22"><twConstName UCFConstName="" ScopeName="">TS_clk_p = PERIOD TIMEGRP &quot;clk_p&quot; 3.333 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.000</twMinPer></twConstHead><twPinLimitRpt anchorID="257"><twPinLimitBanner>Component Switching Limit Checks: TS_clk_p = PERIOD TIMEGRP &quot;clk_p&quot; 3.333 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="258" type="MINLOWPULSE" name="Tdcmpw_CLKIN_300_350" slack="1.332" period="3.333" constraintValue="1.666" deviceLimit="1.000" physResource="U0_CLK_RESET_INTERFACE/U0/mmcm_adv_inst/CLKIN1" logResource="U0_CLK_RESET_INTERFACE/U0/mmcm_adv_inst/CLKIN1" locationPin="MMCM_ADV_X0Y0.CLKIN1" clockNet="U0_CLK_RESET_INTERFACE/U0/clkin1"/><twPinLimit anchorID="259" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_300_350" slack="1.332" period="3.333" constraintValue="1.666" deviceLimit="1.000" physResource="U0_CLK_RESET_INTERFACE/U0/mmcm_adv_inst/CLKIN1" logResource="U0_CLK_RESET_INTERFACE/U0/mmcm_adv_inst/CLKIN1" locationPin="MMCM_ADV_X0Y0.CLKIN1" clockNet="U0_CLK_RESET_INTERFACE/U0/clkin1"/><twPinLimit anchorID="260" type="MINPERIOD" name="Tmmcmper_CLKIN(Finmax)" slack="1.905" period="3.333" constraintValue="3.333" deviceLimit="1.428" freqLimit="700.280" physResource="U0_CLK_RESET_INTERFACE/U0/mmcm_adv_inst/CLKIN1" logResource="U0_CLK_RESET_INTERFACE/U0/mmcm_adv_inst/CLKIN1" locationPin="MMCM_ADV_X0Y0.CLKIN1" clockNet="U0_CLK_RESET_INTERFACE/U0/clkin1"/></twPinLimitRpt></twConst><twConst anchorID="261" twConstType="PERIOD" ><twConstHead uID="23"><twConstName UCFConstName="" ScopeName="">TS_SYS_CLK = PERIOD TIMEGRP &quot;SYS_CLK&quot; 3.333 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.222</twMinPer></twConstHead><twPinLimitRpt anchorID="262"><twPinLimitBanner>Component Switching Limit Checks: TS_SYS_CLK = PERIOD TIMEGRP &quot;SYS_CLK&quot; 3.333 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="263" type="MINPERIOD" name="Trper_CLKA" slack="1.111" period="3.333" constraintValue="3.333" deviceLimit="2.222" freqLimit="450.045" physResource="U1_adc_if_check_snap/U_adc_snap_buffer/U_adc_snap_ram_psr/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKL" logResource="U1_adc_if_check_snap/U_adc_snap_buffer/U_adc_snap_ram_psr/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKL" locationPin="RAMB36_X3Y22.CLKARDCLKL" clockNet="clk_300M"/><twPinLimit anchorID="264" type="MINPERIOD" name="Trper_CLKB" slack="1.111" period="3.333" constraintValue="3.333" deviceLimit="2.222" freqLimit="450.045" physResource="U1_adc_if_check_snap/U_adc_snap_buffer/U_adc_snap_ram_psr/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL" logResource="U1_adc_if_check_snap/U_adc_snap_buffer/U_adc_snap_ram_psr/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL" locationPin="RAMB36_X3Y22.CLKBWRCLKL" clockNet="clk_300M"/><twPinLimit anchorID="265" type="MINPERIOD" name="Trper_CLKA" slack="1.111" period="3.333" constraintValue="3.333" deviceLimit="2.222" freqLimit="450.045" physResource="U1_adc_if_check_snap/U_adc_snap_buffer/U_adc_snap_ram_psr/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKL" logResource="U1_adc_if_check_snap/U_adc_snap_buffer/U_adc_snap_ram_psr/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKL" locationPin="RAMB36_X3Y20.CLKARDCLKL" clockNet="clk_300M"/></twPinLimitRpt></twConst><twConst anchorID="266" twConstType="PATHBLOCK" ><twConstHead uID="24"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_CLK_BUS_CLK_path&quot; TIG;</twConstName><twItemCnt>2876278276189</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1491</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="219342924556" iCriticalPaths="0" sType="EndPoint">Paths for end point U2_2400to150_R/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/adr_acc_reg_8 (SLICE_X57Y14.A2), 219342924556 paths
</twPathRptBanner><twPathRpt anchorID="267"><twUnconstPath anchorID="268" twDataPathType="twDataPathMaxDelay" ><twTotDel>29.146</twTotDel><twSrc BELType="FF">U14_BTC/FREQ_STEP_0</twSrc><twDest BELType="FF">U2_2400to150_R/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/adr_acc_reg_8</twDest><twDel>25.729</twDel><twSUTime>0.073</twSUTime><twTotPathDel>25.802</twTotPathDel><twClkSkew dest = "0.002" src = "3.186">3.184</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.098" fPhaseErr="0.099" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.160</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U14_BTC/FREQ_STEP_0</twSrc><twDest BELType='FF'>U2_2400to150_R/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/adr_acc_reg_8</twDest><twLogLvls>26</twLogLvls><twSrcSite>SLICE_X54Y115.CLK</twSrcSite><twSrcClk twEdge ="twRising">BUS_CLK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X54Y115.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>FREQ_STEP&lt;3&gt;</twComp><twBEL>U14_BTC/FREQ_STEP_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y48.B3</twSite><twDelType>net</twDelType><twFanCnt>49</twFanCnt><twDelInfo twEdge="twRising">4.256</twDelInfo><twComp>FREQ_STEP&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y48.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/lut13_17073</twComp><twBEL>U2_2400to150_R/U_nco_2400M/lut13_17073</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y48.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/lut13_17073</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y48.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.196</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/lut13_17073</twComp><twBEL>U2_2400to150_R/U_nco_2400M/lut295_17108</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y60.D1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.219</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/lut295_17108</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y60.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/lut296_17201</twComp><twBEL>U2_2400to150_R/U_nco_2400M/lut296_17201</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y60.C2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/lut296_17201</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y60.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/lut321_17202</twComp><twBEL>U2_2400to150_R/U_nco_2400M/lut297_17213</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y59.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.632</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/lut297_17213</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y59.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/Madd_n0138_cy&lt;7&gt;</twComp><twBEL>U2_2400to150_R/U_nco_2400M/Madd_n0138_lut&lt;5&gt;</twBEL><twBEL>U2_2400to150_R/U_nco_2400M/Madd_n0138_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y60.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.023</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/Madd_n0138_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y60.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.213</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/Madd_n0138_cy&lt;11&gt;</twComp><twBEL>U2_2400to150_R/U_nco_2400M/Madd_n0138_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y51.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.325</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/Msub_GND_69_o_GND_69_o_sub_35_OUT_lut&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y51.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/lut447_17182</twComp><twBEL>U2_2400to150_R/U_nco_2400M/lut436_17183</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y52.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/lut436_17183</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y52.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/lut15_17075</twComp><twBEL>U2_2400to150_R/U_nco_2400M/lut437_17184</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y51.C3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/lut437_17184</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y51.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.436</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/n0143&lt;12&gt;</twComp><twBEL>U2_2400to150_R/U_nco_2400M/Madd_n0143_lut&lt;11&gt;</twBEL><twBEL>U2_2400to150_R/U_nco_2400M/Madd_n0143_xor&lt;12&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y47.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.912</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/n0143&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y47.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/][990_17167</twComp><twBEL>U2_2400to150_R/U_nco_2400M/lut508_17165</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y43.B1</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.881</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/lut508_17165</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y43.DMUX</twSite><twDelType>Topbd</twDelType><twDelInfo twEdge="twRising">0.607</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/Madd_n0148_cy&lt;7&gt;</twComp><twBEL>U2_2400to150_R/U_nco_2400M/Madd_n0148_lut&lt;5&gt;</twBEL><twBEL>U2_2400to150_R/U_nco_2400M/Madd_n0148_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y43.A1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.815</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/n0148&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y43.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/lut613_17145</twComp><twBEL>U2_2400to150_R/U_nco_2400M/lut613_17145</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y47.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.088</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/lut613_17145</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y47.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/lut1027_17147</twComp><twBEL>U2_2400to150_R/U_nco_2400M/lut614_17146</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y43.D1</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.876</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/lut614_17146</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y43.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/Madd_n0153_cy&lt;7&gt;</twComp><twBEL>U2_2400to150_R/U_nco_2400M/Madd_n0153_lut&lt;7&gt;</twBEL><twBEL>U2_2400to150_R/U_nco_2400M/Madd_n0153_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y44.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/Madd_n0153_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y44.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.213</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/Madd_n0153_cy&lt;11&gt;</twComp><twBEL>U2_2400to150_R/U_nco_2400M/Madd_n0153_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y43.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.737</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/Msub_GND_69_o_GND_69_o_sub_53_OUT_lut&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y43.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/lut719_17127</twComp><twBEL>U2_2400to150_R/U_nco_2400M/lut719_17127</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y43.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.465</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/lut719_17127</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y43.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/lut719_17127</twComp><twBEL>U2_2400to150_R/U_nco_2400M/lut720_17128</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y34.D3</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.986</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/lut720_17128</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y34.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/Madd_n0158_cy&lt;7&gt;</twComp><twBEL>U2_2400to150_R/U_nco_2400M/Madd_n0158_lut&lt;7&gt;</twBEL><twBEL>U2_2400to150_R/U_nco_2400M/Madd_n0158_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y35.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/Madd_n0158_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y35.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.213</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/Madd_n0158_cy&lt;11&gt;</twComp><twBEL>U2_2400to150_R/U_nco_2400M/Madd_n0158_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y33.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.526</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/Msub_GND_69_o_GND_69_o_sub_59_OUT_lut&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y33.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/lut941_17097</twComp><twBEL>U2_2400to150_R/U_nco_2400M/lut825_17109</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y33.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.110</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/lut825_17109</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y33.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/lut941_17097</twComp><twBEL>U2_2400to150_R/U_nco_2400M/lut826_17110</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y32.D1</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.615</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/lut826_17110</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y32.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/Madd_n0163_cy&lt;7&gt;</twComp><twBEL>U2_2400to150_R/U_nco_2400M/Madd_n0163_lut&lt;7&gt;</twBEL><twBEL>U2_2400to150_R/U_nco_2400M/Madd_n0163_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y33.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/Madd_n0163_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y33.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.243</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/Madd_n0163_cy&lt;11&gt;</twComp><twBEL>U2_2400to150_R/U_nco_2400M/Madd_n0163_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y32.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.605</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/n0163&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y32.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/][916_17094</twComp><twBEL>U2_2400to150_R/U_nco_2400M/lut930_17088</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y32.A1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.605</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/lut930_17088</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y32.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/][918_17099</twComp><twBEL>U2_2400to150_R/U_nco_2400M/lut939_17096</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y14.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.712</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/lut939_17096</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y14.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/adr_acc_reg&lt;10&gt;</twComp><twBEL>U2_2400to150_R/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/lut326_16647</twBEL><twBEL>U2_2400to150_R/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/adr_acc_reg_8</twBEL></twPathDel><twLogDel>5.273</twLogDel><twRouteDel>20.529</twRouteDel><twTotDel>25.802</twTotDel><twDestClk twEdge ="twRising">clk_300M</twDestClk><twPctLog>20.4</twPctLog><twPctRoute>79.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="269"><twUnconstPath anchorID="270" twDataPathType="twDataPathMaxDelay" ><twTotDel>29.140</twTotDel><twSrc BELType="FF">U14_BTC/FREQ_STEP_0</twSrc><twDest BELType="FF">U2_2400to150_R/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/adr_acc_reg_8</twDest><twDel>25.723</twDel><twSUTime>0.073</twSUTime><twTotPathDel>25.796</twTotPathDel><twClkSkew dest = "0.002" src = "3.186">3.184</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.098" fPhaseErr="0.099" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.160</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U14_BTC/FREQ_STEP_0</twSrc><twDest BELType='FF'>U2_2400to150_R/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/adr_acc_reg_8</twDest><twLogLvls>25</twLogLvls><twSrcSite>SLICE_X54Y115.CLK</twSrcSite><twSrcClk twEdge ="twRising">BUS_CLK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X54Y115.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>FREQ_STEP&lt;3&gt;</twComp><twBEL>U14_BTC/FREQ_STEP_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y48.B3</twSite><twDelType>net</twDelType><twFanCnt>49</twFanCnt><twDelInfo twEdge="twRising">4.256</twDelInfo><twComp>FREQ_STEP&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y48.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/lut13_17073</twComp><twBEL>U2_2400to150_R/U_nco_2400M/lut13_17073</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y48.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/lut13_17073</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y48.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.196</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/lut13_17073</twComp><twBEL>U2_2400to150_R/U_nco_2400M/lut295_17108</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y60.D1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.219</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/lut295_17108</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y60.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/lut296_17201</twComp><twBEL>U2_2400to150_R/U_nco_2400M/lut296_17201</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y60.C2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/lut296_17201</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y60.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/lut321_17202</twComp><twBEL>U2_2400to150_R/U_nco_2400M/lut297_17213</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y59.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.632</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/lut297_17213</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y59.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/Madd_n0138_cy&lt;7&gt;</twComp><twBEL>U2_2400to150_R/U_nco_2400M/Madd_n0138_lut&lt;5&gt;</twBEL><twBEL>U2_2400to150_R/U_nco_2400M/Madd_n0138_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y60.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.023</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/Madd_n0138_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y60.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.213</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/Madd_n0138_cy&lt;11&gt;</twComp><twBEL>U2_2400to150_R/U_nco_2400M/Madd_n0138_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y51.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.325</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/Msub_GND_69_o_GND_69_o_sub_35_OUT_lut&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y51.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/lut447_17182</twComp><twBEL>U2_2400to150_R/U_nco_2400M/lut436_17183</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y52.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/lut436_17183</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y52.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/lut15_17075</twComp><twBEL>U2_2400to150_R/U_nco_2400M/lut437_17184</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y51.C3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/lut437_17184</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y51.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.436</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/n0143&lt;12&gt;</twComp><twBEL>U2_2400to150_R/U_nco_2400M/Madd_n0143_lut&lt;11&gt;</twBEL><twBEL>U2_2400to150_R/U_nco_2400M/Madd_n0143_xor&lt;12&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y47.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.912</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/n0143&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y47.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/][990_17167</twComp><twBEL>U2_2400to150_R/U_nco_2400M/lut508_17165</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y43.B1</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.881</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/lut508_17165</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y43.DMUX</twSite><twDelType>Topbd</twDelType><twDelInfo twEdge="twRising">0.607</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/Madd_n0148_cy&lt;7&gt;</twComp><twBEL>U2_2400to150_R/U_nco_2400M/Madd_n0148_lut&lt;5&gt;</twBEL><twBEL>U2_2400to150_R/U_nco_2400M/Madd_n0148_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y43.A1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.815</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/n0148&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y43.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/lut613_17145</twComp><twBEL>U2_2400to150_R/U_nco_2400M/lut613_17145</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y47.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.088</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/lut613_17145</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y47.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/lut1027_17147</twComp><twBEL>U2_2400to150_R/U_nco_2400M/lut614_17146</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y43.D1</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.876</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/lut614_17146</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y43.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/Madd_n0153_cy&lt;7&gt;</twComp><twBEL>U2_2400to150_R/U_nco_2400M/Madd_n0153_lut&lt;7&gt;</twBEL><twBEL>U2_2400to150_R/U_nco_2400M/Madd_n0153_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y44.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/Madd_n0153_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y44.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.213</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/Madd_n0153_cy&lt;11&gt;</twComp><twBEL>U2_2400to150_R/U_nco_2400M/Madd_n0153_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y43.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.737</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/Msub_GND_69_o_GND_69_o_sub_53_OUT_lut&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y43.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/lut719_17127</twComp><twBEL>U2_2400to150_R/U_nco_2400M/lut719_17127</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y43.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.465</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/lut719_17127</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y43.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/lut719_17127</twComp><twBEL>U2_2400to150_R/U_nco_2400M/lut720_17128</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y34.D3</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.986</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/lut720_17128</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y34.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/Madd_n0158_cy&lt;7&gt;</twComp><twBEL>U2_2400to150_R/U_nco_2400M/Madd_n0158_lut&lt;7&gt;</twBEL><twBEL>U2_2400to150_R/U_nco_2400M/Madd_n0158_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y35.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/Madd_n0158_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y35.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.315</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/Madd_n0158_cy&lt;11&gt;</twComp><twBEL>U2_2400to150_R/U_nco_2400M/Madd_n0158_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y33.C1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.719</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/Msub_GND_69_o_GND_69_o_sub_59_OUT_lut&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y33.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/lut941_17097</twComp><twBEL>U2_2400to150_R/U_nco_2400M/lut826_17110</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y32.D1</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.615</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/lut826_17110</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y32.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/Madd_n0163_cy&lt;7&gt;</twComp><twBEL>U2_2400to150_R/U_nco_2400M/Madd_n0163_lut&lt;7&gt;</twBEL><twBEL>U2_2400to150_R/U_nco_2400M/Madd_n0163_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y33.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/Madd_n0163_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y33.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.243</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/Madd_n0163_cy&lt;11&gt;</twComp><twBEL>U2_2400to150_R/U_nco_2400M/Madd_n0163_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y32.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.605</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/n0163&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y32.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/][916_17094</twComp><twBEL>U2_2400to150_R/U_nco_2400M/lut930_17088</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y32.A1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.605</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/lut930_17088</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y32.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/][918_17099</twComp><twBEL>U2_2400to150_R/U_nco_2400M/lut939_17096</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y14.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.712</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/lut939_17096</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y14.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/adr_acc_reg&lt;10&gt;</twComp><twBEL>U2_2400to150_R/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/lut326_16647</twBEL><twBEL>U2_2400to150_R/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/adr_acc_reg_8</twBEL></twPathDel><twLogDel>5.184</twLogDel><twRouteDel>20.612</twRouteDel><twTotDel>25.796</twTotDel><twDestClk twEdge ="twRising">clk_300M</twDestClk><twPctLog>20.1</twPctLog><twPctRoute>79.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="271"><twUnconstPath anchorID="272" twDataPathType="twDataPathMaxDelay" ><twTotDel>29.132</twTotDel><twSrc BELType="FF">U14_BTC/FREQ_STEP_0</twSrc><twDest BELType="FF">U2_2400to150_R/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/adr_acc_reg_8</twDest><twDel>25.715</twDel><twSUTime>0.073</twSUTime><twTotPathDel>25.788</twTotPathDel><twClkSkew dest = "0.002" src = "3.186">3.184</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.098" fPhaseErr="0.099" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.160</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U14_BTC/FREQ_STEP_0</twSrc><twDest BELType='FF'>U2_2400to150_R/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/adr_acc_reg_8</twDest><twLogLvls>25</twLogLvls><twSrcSite>SLICE_X54Y115.CLK</twSrcSite><twSrcClk twEdge ="twRising">BUS_CLK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X54Y115.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>FREQ_STEP&lt;3&gt;</twComp><twBEL>U14_BTC/FREQ_STEP_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y48.B3</twSite><twDelType>net</twDelType><twFanCnt>49</twFanCnt><twDelInfo twEdge="twRising">4.256</twDelInfo><twComp>FREQ_STEP&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y48.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/lut13_17073</twComp><twBEL>U2_2400to150_R/U_nco_2400M/lut13_17073</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y48.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/lut13_17073</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y48.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.196</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/lut13_17073</twComp><twBEL>U2_2400to150_R/U_nco_2400M/lut295_17108</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y60.D1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.219</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/lut295_17108</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y60.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/lut296_17201</twComp><twBEL>U2_2400to150_R/U_nco_2400M/lut296_17201</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y60.C2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/lut296_17201</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y60.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/lut321_17202</twComp><twBEL>U2_2400to150_R/U_nco_2400M/lut297_17213</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y59.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.632</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/lut297_17213</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y59.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/Madd_n0138_cy&lt;7&gt;</twComp><twBEL>U2_2400to150_R/U_nco_2400M/Madd_n0138_lut&lt;5&gt;</twBEL><twBEL>U2_2400to150_R/U_nco_2400M/Madd_n0138_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y60.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.023</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/Madd_n0138_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y60.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.213</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/Madd_n0138_cy&lt;11&gt;</twComp><twBEL>U2_2400to150_R/U_nco_2400M/Madd_n0138_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y51.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.325</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/Msub_GND_69_o_GND_69_o_sub_35_OUT_lut&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y51.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/lut447_17182</twComp><twBEL>U2_2400to150_R/U_nco_2400M/lut436_17183</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y52.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/lut436_17183</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y52.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/lut15_17075</twComp><twBEL>U2_2400to150_R/U_nco_2400M/lut437_17184</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y51.C3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/lut437_17184</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y51.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.436</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/n0143&lt;12&gt;</twComp><twBEL>U2_2400to150_R/U_nco_2400M/Madd_n0143_lut&lt;11&gt;</twBEL><twBEL>U2_2400to150_R/U_nco_2400M/Madd_n0143_xor&lt;12&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y47.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.912</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/n0143&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y47.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/][990_17167</twComp><twBEL>U2_2400to150_R/U_nco_2400M/lut508_17165</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y43.B1</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.881</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/lut508_17165</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y43.DMUX</twSite><twDelType>Topbd</twDelType><twDelInfo twEdge="twRising">0.607</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/Madd_n0148_cy&lt;7&gt;</twComp><twBEL>U2_2400to150_R/U_nco_2400M/Madd_n0148_lut&lt;5&gt;</twBEL><twBEL>U2_2400to150_R/U_nco_2400M/Madd_n0148_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y43.A1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.815</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/n0148&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y43.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/lut613_17145</twComp><twBEL>U2_2400to150_R/U_nco_2400M/lut613_17145</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y47.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.088</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/lut613_17145</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y47.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/lut1027_17147</twComp><twBEL>U2_2400to150_R/U_nco_2400M/lut614_17146</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y43.D1</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.876</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/lut614_17146</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y43.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/Madd_n0153_cy&lt;7&gt;</twComp><twBEL>U2_2400to150_R/U_nco_2400M/Madd_n0153_lut&lt;7&gt;</twBEL><twBEL>U2_2400to150_R/U_nco_2400M/Madd_n0153_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y44.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/Madd_n0153_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y44.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.213</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/Madd_n0153_cy&lt;11&gt;</twComp><twBEL>U2_2400to150_R/U_nco_2400M/Madd_n0153_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y43.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.737</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/Msub_GND_69_o_GND_69_o_sub_53_OUT_lut&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y43.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/lut719_17127</twComp><twBEL>U2_2400to150_R/U_nco_2400M/lut719_17127</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y43.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.465</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/lut719_17127</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y43.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/lut719_17127</twComp><twBEL>U2_2400to150_R/U_nco_2400M/lut720_17128</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y34.D3</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.986</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/lut720_17128</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y34.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/Madd_n0158_cy&lt;7&gt;</twComp><twBEL>U2_2400to150_R/U_nco_2400M/Madd_n0158_lut&lt;7&gt;</twBEL><twBEL>U2_2400to150_R/U_nco_2400M/Madd_n0158_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y35.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/Madd_n0158_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y35.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.213</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/Madd_n0158_cy&lt;11&gt;</twComp><twBEL>U2_2400to150_R/U_nco_2400M/Madd_n0158_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y33.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.526</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/Msub_GND_69_o_GND_69_o_sub_59_OUT_lut&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y33.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/lut941_17097</twComp><twBEL>U2_2400to150_R/U_nco_2400M/lut825_17109</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y33.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.110</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/lut825_17109</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y33.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/lut941_17097</twComp><twBEL>U2_2400to150_R/U_nco_2400M/lut826_17110</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y33.B1</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.624</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/lut826_17110</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y33.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.539</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/Madd_n0163_cy&lt;11&gt;</twComp><twBEL>U2_2400to150_R/U_nco_2400M/Madd_n0163_lut&lt;9&gt;</twBEL><twBEL>U2_2400to150_R/U_nco_2400M/Madd_n0163_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y32.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.605</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/n0163&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y32.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/][916_17094</twComp><twBEL>U2_2400to150_R/U_nco_2400M/lut930_17088</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y32.A1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.605</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/lut930_17088</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y32.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/][918_17099</twComp><twBEL>U2_2400to150_R/U_nco_2400M/lut939_17096</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y14.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.712</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/lut939_17096</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y14.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/adr_acc_reg&lt;10&gt;</twComp><twBEL>U2_2400to150_R/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/lut326_16647</twBEL><twBEL>U2_2400to150_R/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/adr_acc_reg_8</twBEL></twPathDel><twLogDel>5.250</twLogDel><twRouteDel>20.538</twRouteDel><twTotDel>25.788</twTotDel><twDestClk twEdge ="twRising">clk_300M</twDestClk><twPctLog>20.4</twPctLog><twPctRoute>79.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="204295170843" iCriticalPaths="0" sType="EndPoint">Paths for end point U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/adr_acc_reg_7 (SLICE_X43Y224.D1), 204295170843 paths
</twPathRptBanner><twPathRpt anchorID="273"><twUnconstPath anchorID="274" twDataPathType="twDataPathMaxDelay" ><twTotDel>29.141</twTotDel><twSrc BELType="FF">U14_BTC/FREQ_STEP_1</twSrc><twDest BELType="FF">U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/adr_acc_reg_7</twDest><twDel>25.676</twDel><twSUTime>0.070</twSUTime><twTotPathDel>25.746</twTotPathDel><twClkSkew dest = "-0.049" src = "3.186">3.235</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.098" fPhaseErr="0.099" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.160</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U14_BTC/FREQ_STEP_1</twSrc><twDest BELType='FF'>U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/adr_acc_reg_7</twDest><twLogLvls>23</twLogLvls><twSrcSite>SLICE_X54Y115.CLK</twSrcSite><twSrcClk twEdge ="twRising">BUS_CLK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X54Y115.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>FREQ_STEP&lt;3&gt;</twComp><twBEL>U14_BTC/FREQ_STEP_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y188.D1</twSite><twDelType>net</twDelType><twFanCnt>49</twFanCnt><twDelInfo twEdge="twRising">4.356</twDelInfo><twComp>FREQ_STEP&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y188.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut13_21894</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut13_21894</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y188.C3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.466</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut13_21894</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y188.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut13_21894</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut295_21929</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y178.B5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut295_21929</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y178.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut296_22022</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut296_22022</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y173.A4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut296_22022</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y173.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.186</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut321_22023</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut297_22034</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y178.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut297_22034</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y178.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.539</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0138_cy&lt;7&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0138_lut&lt;5&gt;</twBEL><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0138_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y178.B1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.490</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Msub_GND_69_o_GND_69_o_sub_35_OUT_lut&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y178.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut296_22022</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut399_22040</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y179.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.850</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut399_22040</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y179.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut400_22041</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut400_22041</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y180.B1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.750</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut400_22041</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y180.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0143_cy&lt;8&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0143_lut&lt;6&gt;</twBEL><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0143_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y188.B1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.871</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/n0143&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y188.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut13_21894</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut507_21985</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y188.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.110</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut507_21985</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y188.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut13_21894</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut508_21986</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y193.D1</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.227</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut508_21986</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y193.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0148_cy&lt;7&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0148_lut&lt;7&gt;</twBEL><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0148_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y194.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0148_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y194.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.213</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0148_cy&lt;11&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0148_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y194.A3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.598</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Msub_GND_69_o_GND_69_o_sub_47_OUT_lut&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y194.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut613_21966</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut613_21966</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y195.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.730</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut613_21966</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y195.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/][976_21978</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut614_21967</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y194.B5</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.585</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut614_21967</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y194.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0153_cy&lt;7&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0153_lut&lt;5&gt;</twBEL><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0153_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y196.B1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.727</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Msub_GND_69_o_GND_69_o_sub_53_OUT_lut&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y196.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut719_21948</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut719_21948</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y196.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.465</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut719_21948</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y196.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut719_21948</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut720_21949</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y203.A2</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.324</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut720_21949</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y203.CQ</twSite><twDelType>Tad_logic</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/n0158&lt;10&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0158_lut&lt;8&gt;</twBEL><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0158_cy&lt;11&gt;</twBEL><twBEL>U2_2400to150_L/U_nco_2400M/n0158&lt;10&gt;_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y210.A2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.024</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/n0158&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y210.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut981_21937</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut826_21931</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y209.B1</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.752</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut826_21931</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y209.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.539</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0163_cy&lt;7&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0163_lut&lt;5&gt;</twBEL><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0163_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y210.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.742</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Msub_GND_69_o_GND_69_o_sub_65_OUT_lut&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y210.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut981_21937</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut941_21918</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y214.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.990</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut941_21918</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y214.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/][918_21920</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut942_21919</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y224.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.126</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/][918_21920</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y224.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.070</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/adr_acc_reg&lt;7&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/lut309_21464</twBEL><twBEL>U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/adr_acc_reg_7</twBEL></twPathDel><twLogDel>5.300</twLogDel><twRouteDel>20.446</twRouteDel><twTotDel>25.746</twTotDel><twDestClk twEdge ="twRising">clk_300M</twDestClk><twPctLog>20.6</twPctLog><twPctRoute>79.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="275"><twUnconstPath anchorID="276" twDataPathType="twDataPathMaxDelay" ><twTotDel>29.134</twTotDel><twSrc BELType="FF">U14_BTC/FREQ_STEP_1</twSrc><twDest BELType="FF">U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/adr_acc_reg_7</twDest><twDel>25.669</twDel><twSUTime>0.070</twSUTime><twTotPathDel>25.739</twTotPathDel><twClkSkew dest = "-0.049" src = "3.186">3.235</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.098" fPhaseErr="0.099" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.160</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U14_BTC/FREQ_STEP_1</twSrc><twDest BELType='FF'>U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/adr_acc_reg_7</twDest><twLogLvls>22</twLogLvls><twSrcSite>SLICE_X54Y115.CLK</twSrcSite><twSrcClk twEdge ="twRising">BUS_CLK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X54Y115.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>FREQ_STEP&lt;3&gt;</twComp><twBEL>U14_BTC/FREQ_STEP_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y188.D1</twSite><twDelType>net</twDelType><twFanCnt>49</twFanCnt><twDelInfo twEdge="twRising">4.356</twDelInfo><twComp>FREQ_STEP&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y188.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut13_21894</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut13_21894</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y188.C3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.466</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut13_21894</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y188.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut13_21894</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut295_21929</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y178.B5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut295_21929</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y178.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut296_22022</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut296_22022</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y173.A4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut296_22022</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y173.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.186</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut321_22023</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut297_22034</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y178.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut297_22034</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y178.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.539</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0138_cy&lt;7&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0138_lut&lt;5&gt;</twBEL><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0138_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y178.B1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.490</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Msub_GND_69_o_GND_69_o_sub_35_OUT_lut&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y178.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut296_22022</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut399_22040</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y179.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.850</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut399_22040</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y179.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut400_22041</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut400_22041</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y181.A2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.859</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut400_22041</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y181.DMUX</twSite><twDelType>Topad</twDelType><twDelInfo twEdge="twRising">0.616</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/n0143&lt;12&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0143_lut&lt;9&gt;</twBEL><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0143_xor&lt;12&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y188.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.862</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/n0143&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y188.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut13_21894</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut508_21986</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y193.D1</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.227</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut508_21986</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y193.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0148_cy&lt;7&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0148_lut&lt;7&gt;</twBEL><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0148_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y194.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0148_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y194.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.213</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0148_cy&lt;11&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0148_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y194.A3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.598</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Msub_GND_69_o_GND_69_o_sub_47_OUT_lut&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y194.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut613_21966</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut613_21966</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y195.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.730</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut613_21966</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y195.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/][976_21978</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut614_21967</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y194.B5</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.585</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut614_21967</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y194.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0153_cy&lt;7&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0153_lut&lt;5&gt;</twBEL><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0153_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y196.B1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.727</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Msub_GND_69_o_GND_69_o_sub_53_OUT_lut&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y196.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut719_21948</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut719_21948</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y196.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.465</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut719_21948</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y196.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut719_21948</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut720_21949</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y203.A2</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.324</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut720_21949</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y203.CQ</twSite><twDelType>Tad_logic</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/n0158&lt;10&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0158_lut&lt;8&gt;</twBEL><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0158_cy&lt;11&gt;</twBEL><twBEL>U2_2400to150_L/U_nco_2400M/n0158&lt;10&gt;_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y210.A2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.024</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/n0158&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y210.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut981_21937</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut826_21931</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y209.B1</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.752</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut826_21931</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y209.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.539</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0163_cy&lt;7&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0163_lut&lt;5&gt;</twBEL><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0163_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y210.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.742</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Msub_GND_69_o_GND_69_o_sub_65_OUT_lut&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y210.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut981_21937</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut941_21918</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y214.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.990</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut941_21918</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y214.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/][918_21920</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut942_21919</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y224.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.126</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/][918_21920</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y224.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.070</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/adr_acc_reg&lt;7&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/lut309_21464</twBEL><twBEL>U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/adr_acc_reg_7</twBEL></twPathDel><twLogDel>5.303</twLogDel><twRouteDel>20.436</twRouteDel><twTotDel>25.739</twTotDel><twDestClk twEdge ="twRising">clk_300M</twDestClk><twPctLog>20.6</twPctLog><twPctRoute>79.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="277"><twUnconstPath anchorID="278" twDataPathType="twDataPathMaxDelay" ><twTotDel>29.131</twTotDel><twSrc BELType="FF">U14_BTC/FREQ_STEP_1</twSrc><twDest BELType="FF">U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/adr_acc_reg_7</twDest><twDel>25.666</twDel><twSUTime>0.070</twSUTime><twTotPathDel>25.736</twTotPathDel><twClkSkew dest = "-0.049" src = "3.186">3.235</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.098" fPhaseErr="0.099" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.160</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U14_BTC/FREQ_STEP_1</twSrc><twDest BELType='FF'>U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/adr_acc_reg_7</twDest><twLogLvls>23</twLogLvls><twSrcSite>SLICE_X54Y115.CLK</twSrcSite><twSrcClk twEdge ="twRising">BUS_CLK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X54Y115.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>FREQ_STEP&lt;3&gt;</twComp><twBEL>U14_BTC/FREQ_STEP_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y188.D1</twSite><twDelType>net</twDelType><twFanCnt>49</twFanCnt><twDelInfo twEdge="twRising">4.356</twDelInfo><twComp>FREQ_STEP&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y188.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut13_21894</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut13_21894</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y188.C3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.466</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut13_21894</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y188.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut13_21894</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut295_21929</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y178.B5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut295_21929</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y178.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut296_22022</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut296_22022</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y173.A4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut296_22022</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y173.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.186</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut321_22023</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut297_22034</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y178.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut297_22034</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y178.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.539</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0138_cy&lt;7&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0138_lut&lt;5&gt;</twBEL><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0138_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y178.B1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.490</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Msub_GND_69_o_GND_69_o_sub_35_OUT_lut&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y178.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut296_22022</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut399_22040</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y179.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.850</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut399_22040</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y179.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut400_22041</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut400_22041</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y180.A2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.746</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut400_22041</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y180.CMUX</twSite><twDelType>Topac</twDelType><twDelInfo twEdge="twRising">0.539</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0143_cy&lt;8&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0143_lut&lt;5&gt;</twBEL><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0143_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y188.B1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.871</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/n0143&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y188.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut13_21894</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut507_21985</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y188.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.110</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut507_21985</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y188.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut13_21894</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut508_21986</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y193.D1</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.227</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut508_21986</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y193.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0148_cy&lt;7&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0148_lut&lt;7&gt;</twBEL><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0148_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y194.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0148_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y194.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.213</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0148_cy&lt;11&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0148_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y194.A3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.598</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Msub_GND_69_o_GND_69_o_sub_47_OUT_lut&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y194.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut613_21966</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut613_21966</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y195.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.730</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut613_21966</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y195.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/][976_21978</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut614_21967</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y194.B5</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.585</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut614_21967</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y194.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0153_cy&lt;7&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0153_lut&lt;5&gt;</twBEL><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0153_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y196.B1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.727</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Msub_GND_69_o_GND_69_o_sub_53_OUT_lut&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y196.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut719_21948</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut719_21948</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y196.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.465</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut719_21948</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y196.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut719_21948</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut720_21949</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y203.A2</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.324</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut720_21949</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y203.CQ</twSite><twDelType>Tad_logic</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/n0158&lt;10&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0158_lut&lt;8&gt;</twBEL><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0158_cy&lt;11&gt;</twBEL><twBEL>U2_2400to150_L/U_nco_2400M/n0158&lt;10&gt;_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y210.A2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.024</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/n0158&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y210.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut981_21937</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut826_21931</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y209.B1</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.752</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut826_21931</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y209.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.539</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0163_cy&lt;7&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0163_lut&lt;5&gt;</twBEL><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0163_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y210.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.742</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Msub_GND_69_o_GND_69_o_sub_65_OUT_lut&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y210.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut981_21937</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut941_21918</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y214.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.990</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut941_21918</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y214.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/][918_21920</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut942_21919</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y224.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.126</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/][918_21920</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y224.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.070</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/adr_acc_reg&lt;7&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/lut309_21464</twBEL><twBEL>U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/adr_acc_reg_7</twBEL></twPathDel><twLogDel>5.294</twLogDel><twRouteDel>20.442</twRouteDel><twTotDel>25.736</twTotDel><twDestClk twEdge ="twRising">clk_300M</twDestClk><twPctLog>20.6</twPctLog><twPctRoute>79.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="204295170843" iCriticalPaths="0" sType="EndPoint">Paths for end point U2_2400to150_R/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/adr_acc_reg_7 (SLICE_X57Y16.D3), 204295170843 paths
</twPathRptBanner><twPathRpt anchorID="279"><twUnconstPath anchorID="280" twDataPathType="twDataPathMaxDelay" ><twTotDel>29.036</twTotDel><twSrc BELType="FF">U14_BTC/FREQ_STEP_0</twSrc><twDest BELType="FF">U2_2400to150_R/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/adr_acc_reg_7</twDest><twDel>25.619</twDel><twSUTime>0.070</twSUTime><twTotPathDel>25.689</twTotPathDel><twClkSkew dest = "-0.001" src = "3.186">3.187</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.098" fPhaseErr="0.099" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.160</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U14_BTC/FREQ_STEP_0</twSrc><twDest BELType='FF'>U2_2400to150_R/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/adr_acc_reg_7</twDest><twLogLvls>26</twLogLvls><twSrcSite>SLICE_X54Y115.CLK</twSrcSite><twSrcClk twEdge ="twRising">BUS_CLK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X54Y115.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>FREQ_STEP&lt;3&gt;</twComp><twBEL>U14_BTC/FREQ_STEP_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y48.B3</twSite><twDelType>net</twDelType><twFanCnt>49</twFanCnt><twDelInfo twEdge="twRising">4.256</twDelInfo><twComp>FREQ_STEP&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y48.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/lut13_17073</twComp><twBEL>U2_2400to150_R/U_nco_2400M/lut13_17073</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y48.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/lut13_17073</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y48.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.196</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/lut13_17073</twComp><twBEL>U2_2400to150_R/U_nco_2400M/lut295_17108</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y60.D1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.219</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/lut295_17108</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y60.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/lut296_17201</twComp><twBEL>U2_2400to150_R/U_nco_2400M/lut296_17201</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y60.C2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/lut296_17201</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y60.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/lut321_17202</twComp><twBEL>U2_2400to150_R/U_nco_2400M/lut297_17213</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y59.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.632</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/lut297_17213</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y59.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/Madd_n0138_cy&lt;7&gt;</twComp><twBEL>U2_2400to150_R/U_nco_2400M/Madd_n0138_lut&lt;5&gt;</twBEL><twBEL>U2_2400to150_R/U_nco_2400M/Madd_n0138_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y60.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.023</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/Madd_n0138_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y60.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.213</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/Madd_n0138_cy&lt;11&gt;</twComp><twBEL>U2_2400to150_R/U_nco_2400M/Madd_n0138_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y51.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.325</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/Msub_GND_69_o_GND_69_o_sub_35_OUT_lut&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y51.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/lut447_17182</twComp><twBEL>U2_2400to150_R/U_nco_2400M/lut436_17183</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y52.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/lut436_17183</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y52.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/lut15_17075</twComp><twBEL>U2_2400to150_R/U_nco_2400M/lut437_17184</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y51.C3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/lut437_17184</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y51.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.436</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/n0143&lt;12&gt;</twComp><twBEL>U2_2400to150_R/U_nco_2400M/Madd_n0143_lut&lt;11&gt;</twBEL><twBEL>U2_2400to150_R/U_nco_2400M/Madd_n0143_xor&lt;12&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y47.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.912</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/n0143&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y47.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/][990_17167</twComp><twBEL>U2_2400to150_R/U_nco_2400M/lut508_17165</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y43.B1</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.881</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/lut508_17165</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y43.DMUX</twSite><twDelType>Topbd</twDelType><twDelInfo twEdge="twRising">0.607</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/Madd_n0148_cy&lt;7&gt;</twComp><twBEL>U2_2400to150_R/U_nco_2400M/Madd_n0148_lut&lt;5&gt;</twBEL><twBEL>U2_2400to150_R/U_nco_2400M/Madd_n0148_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y43.A1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.815</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/n0148&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y43.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/lut613_17145</twComp><twBEL>U2_2400to150_R/U_nco_2400M/lut613_17145</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y47.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.088</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/lut613_17145</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y47.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/lut1027_17147</twComp><twBEL>U2_2400to150_R/U_nco_2400M/lut614_17146</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y43.D1</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.876</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/lut614_17146</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y43.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/Madd_n0153_cy&lt;7&gt;</twComp><twBEL>U2_2400to150_R/U_nco_2400M/Madd_n0153_lut&lt;7&gt;</twBEL><twBEL>U2_2400to150_R/U_nco_2400M/Madd_n0153_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y44.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/Madd_n0153_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y44.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.213</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/Madd_n0153_cy&lt;11&gt;</twComp><twBEL>U2_2400to150_R/U_nco_2400M/Madd_n0153_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y43.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.737</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/Msub_GND_69_o_GND_69_o_sub_53_OUT_lut&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y43.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/lut719_17127</twComp><twBEL>U2_2400to150_R/U_nco_2400M/lut719_17127</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y43.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.465</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/lut719_17127</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y43.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/lut719_17127</twComp><twBEL>U2_2400to150_R/U_nco_2400M/lut720_17128</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y34.D3</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.986</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/lut720_17128</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y34.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/Madd_n0158_cy&lt;7&gt;</twComp><twBEL>U2_2400to150_R/U_nco_2400M/Madd_n0158_lut&lt;7&gt;</twBEL><twBEL>U2_2400to150_R/U_nco_2400M/Madd_n0158_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y35.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/Madd_n0158_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y35.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.213</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/Madd_n0158_cy&lt;11&gt;</twComp><twBEL>U2_2400to150_R/U_nco_2400M/Madd_n0158_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y33.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.526</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/Msub_GND_69_o_GND_69_o_sub_59_OUT_lut&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y33.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/lut941_17097</twComp><twBEL>U2_2400to150_R/U_nco_2400M/lut825_17109</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y33.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.110</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/lut825_17109</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y33.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/lut941_17097</twComp><twBEL>U2_2400to150_R/U_nco_2400M/lut826_17110</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y32.D1</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.615</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/lut826_17110</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y32.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/Madd_n0163_cy&lt;7&gt;</twComp><twBEL>U2_2400to150_R/U_nco_2400M/Madd_n0163_lut&lt;7&gt;</twBEL><twBEL>U2_2400to150_R/U_nco_2400M/Madd_n0163_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y33.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/Madd_n0163_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y33.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.243</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/Madd_n0163_cy&lt;11&gt;</twComp><twBEL>U2_2400to150_R/U_nco_2400M/Madd_n0163_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y32.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.605</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/n0163&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y32.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/][916_17094</twComp><twBEL>U2_2400to150_R/U_nco_2400M/lut930_17088</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y32.D2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.620</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/lut930_17088</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y32.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/][918_17099</twComp><twBEL>U2_2400to150_R/U_nco_2400M/lut942_17098</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y16.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.587</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/][918_17099</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y16.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.070</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/adr_acc_reg&lt;7&gt;</twComp><twBEL>U2_2400to150_R/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/lut309_16643</twBEL><twBEL>U2_2400to150_R/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/adr_acc_reg_7</twBEL></twPathDel><twLogDel>5.270</twLogDel><twRouteDel>20.419</twRouteDel><twTotDel>25.689</twTotDel><twDestClk twEdge ="twRising">clk_300M</twDestClk><twPctLog>20.5</twPctLog><twPctRoute>79.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="281"><twUnconstPath anchorID="282" twDataPathType="twDataPathMaxDelay" ><twTotDel>29.030</twTotDel><twSrc BELType="FF">U14_BTC/FREQ_STEP_0</twSrc><twDest BELType="FF">U2_2400to150_R/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/adr_acc_reg_7</twDest><twDel>25.613</twDel><twSUTime>0.070</twSUTime><twTotPathDel>25.683</twTotPathDel><twClkSkew dest = "-0.001" src = "3.186">3.187</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.098" fPhaseErr="0.099" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.160</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U14_BTC/FREQ_STEP_0</twSrc><twDest BELType='FF'>U2_2400to150_R/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/adr_acc_reg_7</twDest><twLogLvls>25</twLogLvls><twSrcSite>SLICE_X54Y115.CLK</twSrcSite><twSrcClk twEdge ="twRising">BUS_CLK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X54Y115.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>FREQ_STEP&lt;3&gt;</twComp><twBEL>U14_BTC/FREQ_STEP_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y48.B3</twSite><twDelType>net</twDelType><twFanCnt>49</twFanCnt><twDelInfo twEdge="twRising">4.256</twDelInfo><twComp>FREQ_STEP&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y48.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/lut13_17073</twComp><twBEL>U2_2400to150_R/U_nco_2400M/lut13_17073</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y48.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/lut13_17073</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y48.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.196</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/lut13_17073</twComp><twBEL>U2_2400to150_R/U_nco_2400M/lut295_17108</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y60.D1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.219</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/lut295_17108</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y60.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/lut296_17201</twComp><twBEL>U2_2400to150_R/U_nco_2400M/lut296_17201</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y60.C2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/lut296_17201</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y60.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/lut321_17202</twComp><twBEL>U2_2400to150_R/U_nco_2400M/lut297_17213</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y59.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.632</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/lut297_17213</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y59.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/Madd_n0138_cy&lt;7&gt;</twComp><twBEL>U2_2400to150_R/U_nco_2400M/Madd_n0138_lut&lt;5&gt;</twBEL><twBEL>U2_2400to150_R/U_nco_2400M/Madd_n0138_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y60.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.023</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/Madd_n0138_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y60.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.213</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/Madd_n0138_cy&lt;11&gt;</twComp><twBEL>U2_2400to150_R/U_nco_2400M/Madd_n0138_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y51.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.325</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/Msub_GND_69_o_GND_69_o_sub_35_OUT_lut&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y51.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/lut447_17182</twComp><twBEL>U2_2400to150_R/U_nco_2400M/lut436_17183</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y52.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/lut436_17183</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y52.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/lut15_17075</twComp><twBEL>U2_2400to150_R/U_nco_2400M/lut437_17184</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y51.C3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/lut437_17184</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y51.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.436</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/n0143&lt;12&gt;</twComp><twBEL>U2_2400to150_R/U_nco_2400M/Madd_n0143_lut&lt;11&gt;</twBEL><twBEL>U2_2400to150_R/U_nco_2400M/Madd_n0143_xor&lt;12&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y47.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.912</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/n0143&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y47.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/][990_17167</twComp><twBEL>U2_2400to150_R/U_nco_2400M/lut508_17165</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y43.B1</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.881</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/lut508_17165</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y43.DMUX</twSite><twDelType>Topbd</twDelType><twDelInfo twEdge="twRising">0.607</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/Madd_n0148_cy&lt;7&gt;</twComp><twBEL>U2_2400to150_R/U_nco_2400M/Madd_n0148_lut&lt;5&gt;</twBEL><twBEL>U2_2400to150_R/U_nco_2400M/Madd_n0148_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y43.A1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.815</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/n0148&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y43.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/lut613_17145</twComp><twBEL>U2_2400to150_R/U_nco_2400M/lut613_17145</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y47.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.088</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/lut613_17145</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y47.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/lut1027_17147</twComp><twBEL>U2_2400to150_R/U_nco_2400M/lut614_17146</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y43.D1</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.876</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/lut614_17146</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y43.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/Madd_n0153_cy&lt;7&gt;</twComp><twBEL>U2_2400to150_R/U_nco_2400M/Madd_n0153_lut&lt;7&gt;</twBEL><twBEL>U2_2400to150_R/U_nco_2400M/Madd_n0153_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y44.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/Madd_n0153_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y44.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.213</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/Madd_n0153_cy&lt;11&gt;</twComp><twBEL>U2_2400to150_R/U_nco_2400M/Madd_n0153_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y43.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.737</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/Msub_GND_69_o_GND_69_o_sub_53_OUT_lut&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y43.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/lut719_17127</twComp><twBEL>U2_2400to150_R/U_nco_2400M/lut719_17127</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y43.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.465</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/lut719_17127</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y43.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/lut719_17127</twComp><twBEL>U2_2400to150_R/U_nco_2400M/lut720_17128</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y34.D3</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.986</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/lut720_17128</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y34.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/Madd_n0158_cy&lt;7&gt;</twComp><twBEL>U2_2400to150_R/U_nco_2400M/Madd_n0158_lut&lt;7&gt;</twBEL><twBEL>U2_2400to150_R/U_nco_2400M/Madd_n0158_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y35.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/Madd_n0158_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y35.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.315</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/Madd_n0158_cy&lt;11&gt;</twComp><twBEL>U2_2400to150_R/U_nco_2400M/Madd_n0158_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y33.C1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.719</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/Msub_GND_69_o_GND_69_o_sub_59_OUT_lut&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y33.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/lut941_17097</twComp><twBEL>U2_2400to150_R/U_nco_2400M/lut826_17110</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y32.D1</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.615</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/lut826_17110</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y32.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/Madd_n0163_cy&lt;7&gt;</twComp><twBEL>U2_2400to150_R/U_nco_2400M/Madd_n0163_lut&lt;7&gt;</twBEL><twBEL>U2_2400to150_R/U_nco_2400M/Madd_n0163_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y33.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/Madd_n0163_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y33.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.243</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/Madd_n0163_cy&lt;11&gt;</twComp><twBEL>U2_2400to150_R/U_nco_2400M/Madd_n0163_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y32.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.605</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/n0163&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y32.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/][916_17094</twComp><twBEL>U2_2400to150_R/U_nco_2400M/lut930_17088</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y32.D2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.620</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/lut930_17088</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y32.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/][918_17099</twComp><twBEL>U2_2400to150_R/U_nco_2400M/lut942_17098</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y16.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.587</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/][918_17099</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y16.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.070</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/adr_acc_reg&lt;7&gt;</twComp><twBEL>U2_2400to150_R/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/lut309_16643</twBEL><twBEL>U2_2400to150_R/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/adr_acc_reg_7</twBEL></twPathDel><twLogDel>5.181</twLogDel><twRouteDel>20.502</twRouteDel><twTotDel>25.683</twTotDel><twDestClk twEdge ="twRising">clk_300M</twDestClk><twPctLog>20.2</twPctLog><twPctRoute>79.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="283"><twUnconstPath anchorID="284" twDataPathType="twDataPathMaxDelay" ><twTotDel>29.022</twTotDel><twSrc BELType="FF">U14_BTC/FREQ_STEP_0</twSrc><twDest BELType="FF">U2_2400to150_R/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/adr_acc_reg_7</twDest><twDel>25.605</twDel><twSUTime>0.070</twSUTime><twTotPathDel>25.675</twTotPathDel><twClkSkew dest = "-0.001" src = "3.186">3.187</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.098" fPhaseErr="0.099" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.160</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U14_BTC/FREQ_STEP_0</twSrc><twDest BELType='FF'>U2_2400to150_R/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/adr_acc_reg_7</twDest><twLogLvls>25</twLogLvls><twSrcSite>SLICE_X54Y115.CLK</twSrcSite><twSrcClk twEdge ="twRising">BUS_CLK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X54Y115.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>FREQ_STEP&lt;3&gt;</twComp><twBEL>U14_BTC/FREQ_STEP_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y48.B3</twSite><twDelType>net</twDelType><twFanCnt>49</twFanCnt><twDelInfo twEdge="twRising">4.256</twDelInfo><twComp>FREQ_STEP&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y48.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/lut13_17073</twComp><twBEL>U2_2400to150_R/U_nco_2400M/lut13_17073</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y48.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/lut13_17073</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y48.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.196</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/lut13_17073</twComp><twBEL>U2_2400to150_R/U_nco_2400M/lut295_17108</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y60.D1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.219</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/lut295_17108</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y60.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/lut296_17201</twComp><twBEL>U2_2400to150_R/U_nco_2400M/lut296_17201</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y60.C2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/lut296_17201</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y60.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/lut321_17202</twComp><twBEL>U2_2400to150_R/U_nco_2400M/lut297_17213</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y59.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.632</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/lut297_17213</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y59.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/Madd_n0138_cy&lt;7&gt;</twComp><twBEL>U2_2400to150_R/U_nco_2400M/Madd_n0138_lut&lt;5&gt;</twBEL><twBEL>U2_2400to150_R/U_nco_2400M/Madd_n0138_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y60.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.023</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/Madd_n0138_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y60.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.213</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/Madd_n0138_cy&lt;11&gt;</twComp><twBEL>U2_2400to150_R/U_nco_2400M/Madd_n0138_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y51.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.325</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/Msub_GND_69_o_GND_69_o_sub_35_OUT_lut&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y51.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/lut447_17182</twComp><twBEL>U2_2400to150_R/U_nco_2400M/lut436_17183</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y52.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/lut436_17183</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y52.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/lut15_17075</twComp><twBEL>U2_2400to150_R/U_nco_2400M/lut437_17184</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y51.C3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/lut437_17184</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y51.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.436</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/n0143&lt;12&gt;</twComp><twBEL>U2_2400to150_R/U_nco_2400M/Madd_n0143_lut&lt;11&gt;</twBEL><twBEL>U2_2400to150_R/U_nco_2400M/Madd_n0143_xor&lt;12&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y47.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.912</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/n0143&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y47.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/][990_17167</twComp><twBEL>U2_2400to150_R/U_nco_2400M/lut508_17165</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y43.B1</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.881</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/lut508_17165</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y43.DMUX</twSite><twDelType>Topbd</twDelType><twDelInfo twEdge="twRising">0.607</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/Madd_n0148_cy&lt;7&gt;</twComp><twBEL>U2_2400to150_R/U_nco_2400M/Madd_n0148_lut&lt;5&gt;</twBEL><twBEL>U2_2400to150_R/U_nco_2400M/Madd_n0148_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y43.A1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.815</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/n0148&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y43.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/lut613_17145</twComp><twBEL>U2_2400to150_R/U_nco_2400M/lut613_17145</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y47.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.088</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/lut613_17145</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y47.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/lut1027_17147</twComp><twBEL>U2_2400to150_R/U_nco_2400M/lut614_17146</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y43.D1</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.876</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/lut614_17146</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y43.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/Madd_n0153_cy&lt;7&gt;</twComp><twBEL>U2_2400to150_R/U_nco_2400M/Madd_n0153_lut&lt;7&gt;</twBEL><twBEL>U2_2400to150_R/U_nco_2400M/Madd_n0153_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y44.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/Madd_n0153_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y44.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.213</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/Madd_n0153_cy&lt;11&gt;</twComp><twBEL>U2_2400to150_R/U_nco_2400M/Madd_n0153_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y43.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.737</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/Msub_GND_69_o_GND_69_o_sub_53_OUT_lut&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y43.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/lut719_17127</twComp><twBEL>U2_2400to150_R/U_nco_2400M/lut719_17127</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y43.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.465</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/lut719_17127</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y43.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/lut719_17127</twComp><twBEL>U2_2400to150_R/U_nco_2400M/lut720_17128</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y34.D3</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.986</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/lut720_17128</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y34.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/Madd_n0158_cy&lt;7&gt;</twComp><twBEL>U2_2400to150_R/U_nco_2400M/Madd_n0158_lut&lt;7&gt;</twBEL><twBEL>U2_2400to150_R/U_nco_2400M/Madd_n0158_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y35.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/Madd_n0158_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y35.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.213</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/Madd_n0158_cy&lt;11&gt;</twComp><twBEL>U2_2400to150_R/U_nco_2400M/Madd_n0158_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y33.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.526</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/Msub_GND_69_o_GND_69_o_sub_59_OUT_lut&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y33.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/lut941_17097</twComp><twBEL>U2_2400to150_R/U_nco_2400M/lut825_17109</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y33.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.110</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/lut825_17109</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y33.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/lut941_17097</twComp><twBEL>U2_2400to150_R/U_nco_2400M/lut826_17110</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y33.B1</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.624</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/lut826_17110</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y33.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.539</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/Madd_n0163_cy&lt;11&gt;</twComp><twBEL>U2_2400to150_R/U_nco_2400M/Madd_n0163_lut&lt;9&gt;</twBEL><twBEL>U2_2400to150_R/U_nco_2400M/Madd_n0163_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y32.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.605</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/n0163&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y32.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/][916_17094</twComp><twBEL>U2_2400to150_R/U_nco_2400M/lut930_17088</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y32.D2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.620</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/lut930_17088</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y32.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/][918_17099</twComp><twBEL>U2_2400to150_R/U_nco_2400M/lut942_17098</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y16.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.587</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/][918_17099</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y16.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.070</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/adr_acc_reg&lt;7&gt;</twComp><twBEL>U2_2400to150_R/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/lut309_16643</twBEL><twBEL>U2_2400to150_R/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/adr_acc_reg_7</twBEL></twPathDel><twLogDel>5.247</twLogDel><twRouteDel>20.428</twRouteDel><twTotDel>25.675</twTotDel><twDestClk twEdge ="twRising">clk_300M</twDestClk><twPctLog>20.4</twPctLog><twPctRoute>79.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_CLK_BUS_CLK_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_snap_buffer/U_adc_snap_ram_psr/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAMB36_X3Y21.ADDRBWRADDRL11), 1 path
</twPathRptBanner><twPathRpt anchorID="285"><twUnconstPath anchorID="286" twDataPathType="twDataPathMinDelay" ><twTotDel>1.498</twTotDel><twSrc BELType="FF">U14_BTC/adc_snap_addr_10</twSrc><twDest BELType="RAM">U1_adc_if_check_snap/U_adc_snap_buffer/U_adc_snap_ram_psr/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twDest><twDel>0.283</twDel><twSUTime>0.097</twSUTime><twTotPathDel>0.186</twTotPathDel><twClkSkew dest = "-0.105" src = "1.367">1.472</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.098" fPhaseErr="0.099" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.160</twClkUncert><twDetPath maxSiteLen="27" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U14_BTC/adc_snap_addr_10</twSrc><twDest BELType='RAM'>U1_adc_if_check_snap/U_adc_snap_buffer/U_adc_snap_ram_psr/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X54Y106.CLK</twSrcSite><twSrcClk twEdge ="twRising">BUS_CLK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X54Y106.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.115</twDelInfo><twComp>adc_snap_addr&lt;11&gt;</twComp><twBEL>U14_BTC/adc_snap_addr_10</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y21.ADDRBWRADDRL11</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.168</twDelInfo><twComp>adc_snap_addr&lt;10&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X3Y21.CLKBWRCLKL</twSite><twDelType>Trckc_ADDRB</twDelType><twDelInfo twEdge="twRising">-0.097</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_snap_buffer/U_adc_snap_ram_psr/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twComp><twBEL>U1_adc_if_check_snap/U_adc_snap_buffer/U_adc_snap_ram_psr/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twBEL></twPathDel><twLogDel>0.018</twLogDel><twRouteDel>0.168</twRouteDel><twTotDel>0.186</twTotDel><twDestClk twEdge ="twRising">clk_300M</twDestClk><twPctLog>9.7</twPctLog><twPctRoute>90.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_snap_buffer/U_adc_snap_ram_psr/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAMB36_X3Y21.ADDRBWRADDRU11), 1 path
</twPathRptBanner><twPathRpt anchorID="287"><twUnconstPath anchorID="288" twDataPathType="twDataPathMinDelay" ><twTotDel>1.499</twTotDel><twSrc BELType="FF">U14_BTC/adc_snap_addr_10</twSrc><twDest BELType="RAM">U1_adc_if_check_snap/U_adc_snap_buffer/U_adc_snap_ram_psr/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twDest><twDel>0.284</twDel><twSUTime>0.097</twSUTime><twTotPathDel>0.187</twTotPathDel><twClkSkew dest = "-0.105" src = "1.367">1.472</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.098" fPhaseErr="0.099" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.160</twClkUncert><twDetPath maxSiteLen="27" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U14_BTC/adc_snap_addr_10</twSrc><twDest BELType='RAM'>U1_adc_if_check_snap/U_adc_snap_buffer/U_adc_snap_ram_psr/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X54Y106.CLK</twSrcSite><twSrcClk twEdge ="twRising">BUS_CLK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X54Y106.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.115</twDelInfo><twComp>adc_snap_addr&lt;11&gt;</twComp><twBEL>U14_BTC/adc_snap_addr_10</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y21.ADDRBWRADDRU11</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.169</twDelInfo><twComp>adc_snap_addr&lt;10&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X3Y21.CLKBWRCLKU</twSite><twDelType>Trckc_ADDRB</twDelType><twDelInfo twEdge="twRising">-0.097</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_snap_buffer/U_adc_snap_ram_psr/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twComp><twBEL>U1_adc_if_check_snap/U_adc_snap_buffer/U_adc_snap_ram_psr/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twBEL></twPathDel><twLogDel>0.018</twLogDel><twRouteDel>0.169</twRouteDel><twTotDel>0.187</twTotDel><twDestClk twEdge ="twRising">clk_300M</twDestClk><twPctLog>9.6</twPctLog><twPctRoute>90.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_snap_buffer/U_adc_snap_ram_psr/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAMB36_X3Y21.ADDRBWRADDRL12), 1 path
</twPathRptBanner><twPathRpt anchorID="289"><twUnconstPath anchorID="290" twDataPathType="twDataPathMinDelay" ><twTotDel>1.541</twTotDel><twSrc BELType="FF">U14_BTC/adc_snap_addr_11</twSrc><twDest BELType="RAM">U1_adc_if_check_snap/U_adc_snap_buffer/U_adc_snap_ram_psr/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twDest><twDel>0.326</twDel><twSUTime>0.097</twSUTime><twTotPathDel>0.229</twTotPathDel><twClkSkew dest = "-0.105" src = "1.367">1.472</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.098" fPhaseErr="0.099" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.160</twClkUncert><twDetPath maxSiteLen="27" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U14_BTC/adc_snap_addr_11</twSrc><twDest BELType='RAM'>U1_adc_if_check_snap/U_adc_snap_buffer/U_adc_snap_ram_psr/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X54Y106.CLK</twSrcSite><twSrcClk twEdge ="twRising">BUS_CLK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X54Y106.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.115</twDelInfo><twComp>adc_snap_addr&lt;11&gt;</twComp><twBEL>U14_BTC/adc_snap_addr_11</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y21.ADDRBWRADDRL12</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.211</twDelInfo><twComp>adc_snap_addr&lt;11&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X3Y21.CLKBWRCLKL</twSite><twDelType>Trckc_ADDRB</twDelType><twDelInfo twEdge="twRising">-0.097</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_snap_buffer/U_adc_snap_ram_psr/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twComp><twBEL>U1_adc_if_check_snap/U_adc_snap_buffer/U_adc_snap_ram_psr/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twBEL></twPathDel><twLogDel>0.018</twLogDel><twRouteDel>0.211</twRouteDel><twTotDel>0.229</twTotDel><twDestClk twEdge ="twRising">clk_300M</twDestClk><twPctLog>7.9</twPctLog><twPctRoute>92.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="291" twConstType="PATHDELAY" ><twConstHead uID="25"><twConstName UCFConstName="" ScopeName="">TS_BUS_CLK_CLK = MAXDELAY FROM TIMEGRP &quot;SYS_CLK&quot; TO TIMEGRP &quot;BUS_CLK&quot; 15 ns;</twConstName><twItemCnt>107</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>46</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>5.822</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U14_BTC/lad_out_14 (SLICE_X70Y115.A2), 1 path
</twPathRptBanner><twPathRpt anchorID="292"><twConstPath anchorID="293" twDataPathType="twDataPathFromToDelay"><twSlack>9.178</twSlack><twSrc BELType="FF">U_DDC_Digital_gain_L/max_iq_reg_30</twSrc><twDest BELType="FF">U14_BTC/lad_out_14</twDest><twTotPathDel>8.842</twTotPathDel><twClkSkew dest = "3.022" src = "-0.158">-3.180</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.098" fPhaseErr="0.099" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.160</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_DDC_Digital_gain_L/max_iq_reg_30</twSrc><twDest BELType='FF'>U14_BTC/lad_out_14</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X86Y149.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_300M</twSrcClk><twPathDel><twSite>SLICE_X86Y149.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>max_ddc_L&lt;31&gt;</twComp><twBEL>U_DDC_Digital_gain_L/max_iq_reg_30</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y115.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">8.432</twDelInfo><twComp>max_ddc_L&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y115.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>LAD_OUT_14_OBUF</twComp><twBEL>U14_BTC/lut2213_529</twBEL><twBEL>U14_BTC/lad_out_14</twBEL></twPathDel><twLogDel>0.410</twLogDel><twRouteDel>8.432</twRouteDel><twTotDel>8.842</twTotDel><twDestClk twEdge ="twRising">BUS_CLK_BUFGP</twDestClk><twPctLog>4.6</twPctLog><twPctRoute>95.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point U14_BTC/lad_out_10 (SLICE_X71Y113.A6), 3 paths
</twPathRptBanner><twPathRpt anchorID="294"><twConstPath anchorID="295" twDataPathType="twDataPathFromToDelay"><twSlack>10.162</twSlack><twSrc BELType="FF">U_DDC_Digital_gain_L/max_iq_reg_10</twSrc><twDest BELType="FF">U14_BTC/lad_out_10</twDest><twTotPathDel>7.854</twTotPathDel><twClkSkew dest = "3.021" src = "-0.155">-3.176</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.098" fPhaseErr="0.099" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.160</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_DDC_Digital_gain_L/max_iq_reg_10</twSrc><twDest BELType='FF'>U14_BTC/lad_out_10</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X87Y152.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_300M</twSrcClk><twPathDel><twSite>SLICE_X87Y152.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>max_ddc_L&lt;11&gt;</twComp><twBEL>U_DDC_Digital_gain_L/max_iq_reg_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y118.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">6.751</twDelInfo><twComp>max_ddc_L&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y118.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U14_BTC/FREQEQUA_RADDR&lt;12&gt;</twComp><twBEL>U14_BTC/lut2087_411</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y113.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>U14_BTC/lut2087_411</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y113.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>LAD_OUT_10_OBUF</twComp><twBEL>U14_BTC/lut2090_414</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y113.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.110</twDelInfo><twComp>U14_BTC/lut2090_414</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y113.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>LAD_OUT_10_OBUF</twComp><twBEL>U14_BTC/lut2091_415</twBEL><twBEL>U14_BTC/lad_out_10</twBEL></twPathDel><twLogDel>0.546</twLogDel><twRouteDel>7.308</twRouteDel><twTotDel>7.854</twTotDel><twDestClk twEdge ="twRising">BUS_CLK_BUFGP</twDestClk><twPctLog>7.0</twPctLog><twPctRoute>93.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="296"><twConstPath anchorID="297" twDataPathType="twDataPathFromToDelay"><twSlack>11.993</twSlack><twSrc BELType="FF">U_DDC_Digital_gain_R/max_iq_reg_10</twSrc><twDest BELType="FF">U14_BTC/lad_out_10</twDest><twTotPathDel>6.039</twTotPathDel><twClkSkew dest = "3.021" src = "-0.171">-3.192</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.098" fPhaseErr="0.099" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.160</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_DDC_Digital_gain_R/max_iq_reg_10</twSrc><twDest BELType='FF'>U14_BTC/lad_out_10</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X71Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_300M</twSrcClk><twPathDel><twSite>SLICE_X71Y88.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>max_ddc_R&lt;11&gt;</twComp><twBEL>U_DDC_Digital_gain_R/max_iq_reg_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y102.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">4.152</twDelInfo><twComp>max_ddc_R&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y102.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>DEST_PORT&lt;11&gt;</twComp><twBEL>U14_BTC/lut2089_413</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y113.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.105</twDelInfo><twComp>U14_BTC/lut2089_413</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y113.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>LAD_OUT_10_OBUF</twComp><twBEL>U14_BTC/lut2090_414</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y113.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.110</twDelInfo><twComp>U14_BTC/lut2090_414</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y113.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>LAD_OUT_10_OBUF</twComp><twBEL>U14_BTC/lut2091_415</twBEL><twBEL>U14_BTC/lad_out_10</twBEL></twPathDel><twLogDel>0.672</twLogDel><twRouteDel>5.367</twRouteDel><twTotDel>6.039</twTotDel><twDestClk twEdge ="twRising">BUS_CLK_BUFGP</twDestClk><twPctLog>11.1</twPctLog><twPctRoute>88.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="298"><twConstPath anchorID="299" twDataPathType="twDataPathFromToDelay"><twSlack>13.069</twSlack><twSrc BELType="FF">U1_adc_if_check_snap/U_adc_max_detect_4_cores/comparator_lv2_21</twSrc><twDest BELType="FF">U14_BTC/lad_out_10</twDest><twTotPathDel>4.991</twTotPathDel><twClkSkew dest = "3.021" src = "-0.199">-3.220</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.098" fPhaseErr="0.099" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.160</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U1_adc_if_check_snap/U_adc_max_detect_4_cores/comparator_lv2_21</twSrc><twDest BELType='FF'>U14_BTC/lad_out_10</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X60Y147.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_300M</twSrcClk><twPathDel><twSite>SLICE_X60Y147.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>adc_max_min_L&lt;10&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_max_detect_4_cores/comparator_lv2_21</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y119.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.486</twDelInfo><twComp>adc_max_min_L&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y119.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>LAD_OUT_5_OBUF</twComp><twBEL>U14_BTC/lut2078_402</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y115.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.744</twDelInfo><twComp>U14_BTC/lut2078_402</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y115.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>SCALED_COEFF_PRE_I&lt;7&gt;</twComp><twBEL>U14_BTC/lut2080_404</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y113.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.870</twDelInfo><twComp>U14_BTC/lut2080_404</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y113.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>LAD_OUT_10_OBUF</twComp><twBEL>U14_BTC/lut2090_414</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y113.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.110</twDelInfo><twComp>U14_BTC/lut2090_414</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y113.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>LAD_OUT_10_OBUF</twComp><twBEL>U14_BTC/lut2091_415</twBEL><twBEL>U14_BTC/lad_out_10</twBEL></twPathDel><twLogDel>0.781</twLogDel><twRouteDel>4.210</twRouteDel><twTotDel>4.991</twTotDel><twDestClk twEdge ="twRising">BUS_CLK_BUFGP</twDestClk><twPctLog>15.6</twPctLog><twPctRoute>84.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U14_BTC/lad_out_0 (SLICE_X71Y120.A4), 1 path
</twPathRptBanner><twPathRpt anchorID="300"><twConstPath anchorID="301" twDataPathType="twDataPathFromToDelay"><twSlack>10.317</twSlack><twSrc BELType="FF">U_DDC_Digital_gain_L/max_iq_reg_0</twSrc><twDest BELType="FF">U14_BTC/lad_out_0</twDest><twTotPathDel>7.701</twTotPathDel><twClkSkew dest = "3.022" src = "-0.156">-3.178</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.098" fPhaseErr="0.099" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.160</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_DDC_Digital_gain_L/max_iq_reg_0</twSrc><twDest BELType='FF'>U14_BTC/lad_out_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X89Y153.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_300M</twSrcClk><twPathDel><twSite>SLICE_X89Y153.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>max_ddc_L&lt;3&gt;</twComp><twBEL>U_DDC_Digital_gain_L/max_iq_reg_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y118.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">6.211</twDelInfo><twComp>max_ddc_L&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y118.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>SCALED_COEFF_AFT_V&lt;15&gt;</twComp><twBEL>U14_BTC/lut1698_42</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y120.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.012</twDelInfo><twComp>U14_BTC/lut1698_42</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y120.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>LAD_OUT_0_OBUF</twComp><twBEL>U14_BTC/lut1760_104</twBEL><twBEL>U14_BTC/lad_out_0</twBEL></twPathDel><twLogDel>0.478</twLogDel><twRouteDel>7.223</twRouteDel><twTotDel>7.701</twTotDel><twDestClk twEdge ="twRising">BUS_CLK_BUFGP</twDestClk><twPctLog>6.2</twPctLog><twPctRoute>93.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_BUS_CLK_CLK = MAXDELAY FROM TIMEGRP &quot;SYS_CLK&quot; TO TIMEGRP &quot;BUS_CLK&quot; 15 ns;
</twPathRptBanner><twPathRptBanner iPaths="5" iCriticalPaths="0" sType="EndPoint">Paths for end point U14_BTC/lad_out_2 (SLICE_X70Y113.A6), 5 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="302"><twSlack>0.048</twSlack><twSrc BELType="FF">U_DDC_Digital_gain_R/max_iq_reg_18</twSrc><twDest BELType="FF">U14_BTC/lad_out_2</twDest><twClkSkew dest = "1.541" src = "-0.255">1.796</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.098" fPhaseErr="0.099" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.160</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_DDC_Digital_gain_R/max_iq_reg_18</twSrc><twDest BELType='FF'>U14_BTC/lad_out_2</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X69Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_300M</twSrcClk><twPathDel><twSite>SLICE_X69Y88.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>max_ddc_R&lt;19&gt;</twComp><twBEL>U_DDC_Digital_gain_R/max_iq_reg_18</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y101.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.649</twDelInfo><twComp>max_ddc_R&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y101.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>U14_BTC/lut2046_372</twComp><twBEL>U14_BTC/lut1814_154</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y101.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>U14_BTC/lut1814_154</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y101.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>U14_BTC/lut2046_372</twComp><twBEL>U14_BTC/lut1815_155</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y116.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.454</twDelInfo><twComp>U14_BTC/lut1815_155</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y116.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>U14_BTC/lut1819_159</twComp><twBEL>U14_BTC/lut1816_156</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y113.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.503</twDelInfo><twComp>U14_BTC/lut1816_156</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y113.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>LAD_OUT_2_OBUF</twComp><twBEL>U14_BTC/lut1830_170</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y113.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>U14_BTC/lut1830_170</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X70Y113.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.055</twDelInfo><twComp>LAD_OUT_2_OBUF</twComp><twBEL>U14_BTC/lut1836_176</twBEL><twBEL>U14_BTC/lad_out_2</twBEL></twPathDel><twLogDel>0.179</twLogDel><twRouteDel>1.825</twRouteDel><twTotDel>2.004</twTotDel><twDestClk twEdge ="twRising">BUS_CLK_BUFGP</twDestClk><twPctLog>8.9</twPctLog><twPctRoute>91.1</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="303"><twSlack>0.135</twSlack><twSrc BELType="FF">U_DDC_Digital_gain_L/max_iq_reg_2</twSrc><twDest BELType="FF">U14_BTC/lad_out_2</twDest><twClkSkew dest = "1.541" src = "-0.243">1.784</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.098" fPhaseErr="0.099" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.160</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_DDC_Digital_gain_L/max_iq_reg_2</twSrc><twDest BELType='FF'>U14_BTC/lad_out_2</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X89Y153.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_300M</twSrcClk><twPathDel><twSite>SLICE_X89Y153.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>max_ddc_L&lt;3&gt;</twComp><twBEL>U_DDC_Digital_gain_L/max_iq_reg_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y128.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.686</twDelInfo><twComp>max_ddc_L&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y128.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>SCALED_COEFF_PRE_V&lt;3&gt;</twComp><twBEL>U14_BTC/lut1827_167</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y121.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.201</twDelInfo><twComp>U14_BTC/lut1827_167</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y121.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>U14_BTC/lut1828_168</twComp><twBEL>U14_BTC/lut1828_168</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y121.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.049</twDelInfo><twComp>U14_BTC/lut1828_168</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y121.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>U14_BTC/lut1828_168</twComp><twBEL>U14_BTC/lut1829_169</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y113.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.911</twDelInfo><twComp>U14_BTC/lut1829_169</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y113.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>LAD_OUT_2_OBUF</twComp><twBEL>U14_BTC/lut1830_170</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y113.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>U14_BTC/lut1830_170</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X70Y113.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.055</twDelInfo><twComp>LAD_OUT_2_OBUF</twComp><twBEL>U14_BTC/lut1836_176</twBEL><twBEL>U14_BTC/lad_out_2</twBEL></twPathDel><twLogDel>0.179</twLogDel><twRouteDel>1.900</twRouteDel><twTotDel>2.079</twTotDel><twDestClk twEdge ="twRising">BUS_CLK_BUFGP</twDestClk><twPctLog>8.6</twPctLog><twPctRoute>91.4</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="304"><twSlack>0.511</twSlack><twSrc BELType="FF">U1_adc_if_check_snap/U_adc_min_detect_4_cores/comparator_lv2_21</twSrc><twDest BELType="FF">U14_BTC/lad_out_2</twDest><twClkSkew dest = "1.541" src = "-0.271">1.812</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.098" fPhaseErr="0.099" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.160</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U1_adc_if_check_snap/U_adc_min_detect_4_cores/comparator_lv2_21</twSrc><twDest BELType='FF'>U14_BTC/lad_out_2</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X56Y155.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_300M</twSrcClk><twPathDel><twSite>SLICE_X56Y155.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.146</twDelInfo><twComp>adc_max_min_L&lt;4&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_min_detect_4_cores/comparator_lv2_21</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y128.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.101</twDelInfo><twComp>adc_max_min_L&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y128.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>U14_BTC/lut1826_166</twComp><twBEL>U14_BTC/lut1826_166</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y121.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.225</twDelInfo><twComp>U14_BTC/lut1826_166</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y121.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>U14_BTC/lut1828_168</twComp><twBEL>U14_BTC/lut1829_169</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y113.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.911</twDelInfo><twComp>U14_BTC/lut1829_169</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y113.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>LAD_OUT_2_OBUF</twComp><twBEL>U14_BTC/lut1830_170</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y113.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>U14_BTC/lut1830_170</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X70Y113.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.055</twDelInfo><twComp>LAD_OUT_2_OBUF</twComp><twBEL>U14_BTC/lut1836_176</twBEL><twBEL>U14_BTC/lad_out_2</twBEL></twPathDel><twLogDel>0.193</twLogDel><twRouteDel>2.290</twRouteDel><twTotDel>2.483</twTotDel><twDestClk twEdge ="twRising">BUS_CLK_BUFGP</twDestClk><twPctLog>7.8</twPctLog><twPctRoute>92.2</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point U14_BTC/lad_out_15 (SLICE_X70Y106.A3), 4 paths
</twPathRptBanner><twRacePath anchorID="305"><twSlack>0.050</twSlack><twSrc BELType="FF">U_DDC_Digital_gain_L/max_iq_reg_15</twSrc><twDest BELType="FF">U14_BTC/lad_out_15</twDest><twClkSkew dest = "3.216" src = "-0.177">3.393</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.098" fPhaseErr="0.099" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.160</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_DDC_Digital_gain_L/max_iq_reg_15</twSrc><twDest BELType='FF'>U14_BTC/lad_out_15</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X86Y150.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_300M</twSrcClk><twPathDel><twSite>SLICE_X86Y150.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.270</twDelInfo><twComp>max_ddc_L&lt;15&gt;</twComp><twBEL>U_DDC_Digital_gain_L/max_iq_reg_15</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y120.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.245</twDelInfo><twComp>max_ddc_L&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y120.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.055</twDelInfo><twComp>U14_BTC/lut1795_137</twComp><twBEL>U14_BTC/lut2241_555</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y112.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.922</twDelInfo><twComp>U14_BTC/lut2241_555</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y112.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.055</twDelInfo><twComp>U14_BTC/lut2191_507</twComp><twBEL>U14_BTC/lut2242_556</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y106.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.164</twDelInfo><twComp>U14_BTC/lut2242_556</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X70Y106.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.108</twDelInfo><twComp>LAD_OUT_15_OBUF</twComp><twBEL>U14_BTC/lut2243_557</twBEL><twBEL>U14_BTC/lad_out_15</twBEL></twPathDel><twLogDel>0.272</twLogDel><twRouteDel>3.331</twRouteDel><twTotDel>3.603</twTotDel><twDestClk twEdge ="twRising">BUS_CLK_BUFGP</twDestClk><twPctLog>7.5</twPctLog><twPctRoute>92.5</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="306"><twSlack>0.400</twSlack><twSrc BELType="FF">U_DDC_Digital_gain_R/max_iq_reg_15</twSrc><twDest BELType="FF">U14_BTC/lad_out_15</twDest><twClkSkew dest = "1.534" src = "-0.256">1.790</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.098" fPhaseErr="0.099" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.160</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_DDC_Digital_gain_R/max_iq_reg_15</twSrc><twDest BELType='FF'>U14_BTC/lad_out_15</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X71Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_300M</twSrcClk><twPathDel><twSite>SLICE_X71Y90.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>max_ddc_R&lt;15&gt;</twComp><twBEL>U_DDC_Digital_gain_R/max_iq_reg_15</twBEL></twPathDel><twPathDel><twSite>SLICE_X94Y114.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.081</twDelInfo><twComp>max_ddc_R&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X94Y114.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>U14_BTC/lut1721_65</twComp><twBEL>U14_BTC/lut2236_550</twBEL></twPathDel><twPathDel><twSite>SLICE_X94Y114.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>U14_BTC/lut2236_550</twComp></twPathDel><twPathDel><twSite>SLICE_X94Y114.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>U14_BTC/lut1721_65</twComp><twBEL>U14_BTC/lut2237_551</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y112.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.262</twDelInfo><twComp>U14_BTC/lut2237_551</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y112.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>U14_BTC/lut2191_507</twComp><twBEL>U14_BTC/lut2238_552</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y112.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.046</twDelInfo><twComp>U14_BTC/lut2238_552</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y112.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>U14_BTC/lut2191_507</twComp><twBEL>U14_BTC/lut2242_556</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y106.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.729</twDelInfo><twComp>U14_BTC/lut2242_556</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X70Y106.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.055</twDelInfo><twComp>LAD_OUT_15_OBUF</twComp><twBEL>U14_BTC/lut2243_557</twBEL><twBEL>U14_BTC/lad_out_15</twBEL></twPathDel><twLogDel>0.179</twLogDel><twRouteDel>2.171</twRouteDel><twTotDel>2.350</twTotDel><twDestClk twEdge ="twRising">BUS_CLK_BUFGP</twDestClk><twPctLog>7.6</twPctLog><twPctRoute>92.4</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="307"><twSlack>0.769</twSlack><twSrc BELType="FF">U1_adc_if_check_snap/U_adc_max_detect_4_cores/comparator_lv2_71</twSrc><twDest BELType="FF">U14_BTC/lad_out_15</twDest><twClkSkew dest = "1.534" src = "-0.273">1.807</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.098" fPhaseErr="0.099" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.160</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U1_adc_if_check_snap/U_adc_max_detect_4_cores/comparator_lv2_71</twSrc><twDest BELType='FF'>U14_BTC/lad_out_15</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X61Y146.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_300M</twSrcClk><twPathDel><twSite>SLICE_X61Y146.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.129</twDelInfo><twComp>adc_max_min_L&lt;14&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_max_detect_4_cores/comparator_lv2_71</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y126.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.755</twDelInfo><twComp>adc_max_min_L&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y126.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>SCALED_COEFF_AFT_I&lt;3&gt;</twComp><twBEL>U14_BTC/lut2240_554</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y120.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>U14_BTC/lut2240_554</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y120.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>U14_BTC/lut1795_137</twComp><twBEL>U14_BTC/lut2241_555</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y112.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.540</twDelInfo><twComp>U14_BTC/lut2241_555</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y112.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>U14_BTC/lut2191_507</twComp><twBEL>U14_BTC/lut2242_556</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y106.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.729</twDelInfo><twComp>U14_BTC/lut2242_556</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X70Y106.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.055</twDelInfo><twComp>LAD_OUT_15_OBUF</twComp><twBEL>U14_BTC/lut2243_557</twBEL><twBEL>U14_BTC/lad_out_15</twBEL></twPathDel><twLogDel>0.176</twLogDel><twRouteDel>2.560</twRouteDel><twTotDel>2.736</twTotDel><twDestClk twEdge ="twRising">BUS_CLK_BUFGP</twDestClk><twPctLog>6.4</twPctLog><twPctRoute>93.6</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U14_BTC/lad_out_0 (SLICE_X71Y120.A2), 1 path
</twPathRptBanner><twRacePath anchorID="308"><twSlack>0.053</twSlack><twSrc BELType="FF">U_DDC_Digital_gain_R/max_iq_reg_32</twSrc><twDest BELType="FF">U14_BTC/lad_out_0</twDest><twClkSkew dest = "1.542" src = "-0.258">1.800</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.098" fPhaseErr="0.099" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.160</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_DDC_Digital_gain_R/max_iq_reg_32</twSrc><twDest BELType='FF'>U14_BTC/lad_out_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X70Y92.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_300M</twSrcClk><twPathDel><twSite>SLICE_X70Y92.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.129</twDelInfo><twComp>max_ddc_R&lt;31&gt;</twComp><twBEL>U_DDC_Digital_gain_R/max_iq_reg_32</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y102.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.367</twDelInfo><twComp>max_ddc_R&lt;32&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y102.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>U14_BTC/lut1732_76</twComp><twBEL>U14_BTC/lut1732_76</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y120.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.709</twDelInfo><twComp>U14_BTC/lut1732_76</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y120.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>U14_BTC/lut1733_77</twComp><twBEL>U14_BTC/lut1733_77</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y115.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>U14_BTC/lut1733_77</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y115.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>SCALED_COEFF_PRE_I&lt;7&gt;</twComp><twBEL>U14_BTC/lut1734_78</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y120.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.558</twDelInfo><twComp>U14_BTC/lut1734_78</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X71Y120.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.055</twDelInfo><twComp>LAD_OUT_0_OBUF</twComp><twBEL>U14_BTC/lut1760_104</twBEL><twBEL>U14_BTC/lad_out_0</twBEL></twPathDel><twLogDel>0.176</twLogDel><twRouteDel>1.837</twRouteDel><twTotDel>2.013</twTotDel><twDestClk twEdge ="twRising">BUS_CLK_BUFGP</twDestClk><twPctLog>8.7</twPctLog><twPctRoute>91.3</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="309" twConstType="PERIOD" ><twConstHead uID="26"><twConstName UCFConstName="" ScopeName="">TS_CLK_30M = PERIOD TIMEGRP &quot;CLK_30M&quot; 33.333 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>12.500</twMinPer></twConstHead><twPinLimitRpt anchorID="310"><twPinLimitBanner>Component Switching Limit Checks: TS_CLK_30M = PERIOD TIMEGRP &quot;CLK_30M&quot; 33.333 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="311" type="MINPERIOD" name="Tmon_DCLK" slack="20.833" period="33.333" constraintValue="33.333" deviceLimit="12.500" freqLimit="80.000" physResource="U13/SYSMON_INST/DCLK" logResource="U13/SYSMON_INST/DCLK" locationPin="SYSMON_X0Y0.DCLK" clockNet="clk_30M"/></twPinLimitRpt></twConst><twConst anchorID="312" twConstType="PATHBLOCK" ><twConstHead uID="27"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_CLK_CLK_30M_path&quot; TIG;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="313" twConstType="PATHBLOCK" ><twConstHead uID="28"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_CLK_30M_CLK_path&quot; TIG;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="314" twConstType="PERIOD" ><twConstHead uID="29"><twConstName UCFConstName="" ScopeName="">TS_CLK_150M = PERIOD TIMEGRP &quot;CLK_150M&quot; 6.666 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.805</twMinPer></twConstHead><twPinLimitRpt anchorID="315"><twPinLimitBanner>Component Switching Limit Checks: TS_CLK_150M = PERIOD TIMEGRP &quot;CLK_150M&quot; 6.666 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="316" type="MINPERIOD" name="Tdspper_AREG_PREG_MULT" slack="2.861" period="6.666" constraintValue="6.666" deviceLimit="3.805" freqLimit="262.812" physResource="U3_Cal_IQUV_V2/Cal_R_POWER/mult_re_re0/blk00000001/blk00000004/CLK" logResource="U3_Cal_IQUV_V2/Cal_R_POWER/mult_re_re0/blk00000001/blk00000004/CLK" locationPin="DSP48_X5Y49.CLK" clockNet="clk_150M"/><twPinLimit anchorID="317" type="MINPERIOD" name="Tdspper_AREG_PREG_MULT" slack="2.861" period="6.666" constraintValue="6.666" deviceLimit="3.805" freqLimit="262.812" physResource="U3_Cal_IQUV_V2/Cal_R_POWER/mult_im_im0/blk00000001/blk00000004/CLK" logResource="U3_Cal_IQUV_V2/Cal_R_POWER/mult_im_im0/blk00000001/blk00000004/CLK" locationPin="DSP48_X5Y51.CLK" clockNet="clk_150M"/><twPinLimit anchorID="318" type="MINPERIOD" name="Tdspper_AREG_PREG_MULT" slack="2.861" period="6.666" constraintValue="6.666" deviceLimit="3.805" freqLimit="262.812" physResource="U3_Cal_IQUV_V2/Cal_L_POWER/mult_re_re0/blk00000001/blk00000004/CLK" logResource="U3_Cal_IQUV_V2/Cal_L_POWER/mult_re_re0/blk00000001/blk00000004/CLK" locationPin="DSP48_X4Y59.CLK" clockNet="clk_150M"/></twPinLimitRpt></twConst><twConst anchorID="319" twConstType="PATHDELAY" ><twConstHead uID="30"><twConstName UCFConstName="" ScopeName="">TS_CLK_CLK_150M = MAXDELAY FROM TIMEGRP &quot;SYS_CLK&quot; TO TIMEGRP &quot;CLK_150M&quot; 6.666         ns;</twConstName><twItemCnt>109</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>109</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>2.926</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U2_ddc_data_fifo/FIFO_R_Q/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_8 (SLICE_X104Y44.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="320"><twConstPath anchorID="321" twDataPathType="twDataPathFromToDelay"><twSlack>3.740</twSlack><twSrc BELType="RAM">U2_ddc_data_fifo/FIFO_R_Q/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMB</twSrc><twDest BELType="FF">U2_ddc_data_fifo/FIFO_R_Q/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_8</twDest><twTotPathDel>2.532</twTotPathDel><twClkSkew dest = "3.176" src = "3.384">0.208</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.112" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.186</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>U2_ddc_data_fifo/FIFO_R_Q/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMB</twSrc><twDest BELType='FF'>U2_ddc_data_fifo/FIFO_R_Q/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_8</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X96Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.333">clk_300M</twSrcClk><twPathDel><twSite>SLICE_X96Y53.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">1.492</twDelInfo><twComp>U2_ddc_data_fifo/FIFO_R_Q/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014&lt;11&gt;</twComp><twBEL>U2_ddc_data_fifo/FIFO_R_Q/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMB</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y44.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.025</twDelInfo><twComp>U2_ddc_data_fifo/FIFO_R_Q/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y44.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.015</twDelInfo><twComp>data_R_q&lt;11&gt;</twComp><twBEL>U2_ddc_data_fifo/FIFO_R_Q/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_8</twBEL></twPathDel><twLogDel>1.507</twLogDel><twRouteDel>1.025</twRouteDel><twTotDel>2.532</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">clk_150M</twDestClk><twPctLog>59.5</twPctLog><twPctRoute>40.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U2_ddc_data_fifo/FIFO_R_Q/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_2 (SLICE_X104Y42.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="322"><twConstPath anchorID="323" twDataPathType="twDataPathFromToDelay"><twSlack>3.754</twSlack><twSrc BELType="RAM">U2_ddc_data_fifo/FIFO_R_Q/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB</twSrc><twDest BELType="FF">U2_ddc_data_fifo/FIFO_R_Q/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_2</twDest><twTotPathDel>2.517</twTotPathDel><twClkSkew dest = "3.176" src = "3.385">0.209</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.112" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.186</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>U2_ddc_data_fifo/FIFO_R_Q/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB</twSrc><twDest BELType='FF'>U2_ddc_data_fifo/FIFO_R_Q/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X96Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.333">clk_300M</twSrcClk><twPathDel><twSite>SLICE_X96Y52.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">1.492</twDelInfo><twComp>U2_ddc_data_fifo/FIFO_R_Q/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014&lt;5&gt;</twComp><twBEL>U2_ddc_data_fifo/FIFO_R_Q/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y42.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.010</twDelInfo><twComp>U2_ddc_data_fifo/FIFO_R_Q/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y42.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.015</twDelInfo><twComp>data_R_q&lt;3&gt;</twComp><twBEL>U2_ddc_data_fifo/FIFO_R_Q/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_2</twBEL></twPathDel><twLogDel>1.507</twLogDel><twRouteDel>1.010</twRouteDel><twTotDel>2.517</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">clk_150M</twDestClk><twPctLog>59.9</twPctLog><twPctRoute>40.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U2_ddc_data_fifo/FIFO_R_Q/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_0 (SLICE_X104Y42.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="324"><twConstPath anchorID="325" twDataPathType="twDataPathFromToDelay"><twSlack>3.757</twSlack><twSrc BELType="RAM">U2_ddc_data_fifo/FIFO_R_Q/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA</twSrc><twDest BELType="FF">U2_ddc_data_fifo/FIFO_R_Q/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_0</twDest><twTotPathDel>2.514</twTotPathDel><twClkSkew dest = "3.176" src = "3.385">0.209</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.112" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.186</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>U2_ddc_data_fifo/FIFO_R_Q/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA</twSrc><twDest BELType='FF'>U2_ddc_data_fifo/FIFO_R_Q/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X96Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.333">clk_300M</twSrcClk><twPathDel><twSite>SLICE_X96Y52.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">1.478</twDelInfo><twComp>U2_ddc_data_fifo/FIFO_R_Q/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014&lt;5&gt;</twComp><twBEL>U2_ddc_data_fifo/FIFO_R_Q/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y42.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.021</twDelInfo><twComp>U2_ddc_data_fifo/FIFO_R_Q/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y42.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.015</twDelInfo><twComp>data_R_q&lt;3&gt;</twComp><twBEL>U2_ddc_data_fifo/FIFO_R_Q/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_0</twBEL></twPathDel><twLogDel>1.493</twLogDel><twRouteDel>1.021</twRouteDel><twTotDel>2.514</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">clk_150M</twDestClk><twPctLog>59.4</twPctLog><twPctRoute>40.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_CLK_CLK_150M = MAXDELAY FROM TIMEGRP &quot;SYS_CLK&quot; TO TIMEGRP &quot;CLK_150M&quot; 6.666
        ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_delay_line_pps_out_pps_delay_1/din_reg&lt;0&gt;_0 (SLICE_X85Y100.AX), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="326"><twSlack>0.017</twSlack><twSrc BELType="FF">U0_CLK_RESET_INTERFACE/system_rst_reg</twSrc><twDest BELType="FF">U_delay_line_pps_out_pps_delay_1/din_reg&lt;0&gt;_0</twDest><twClkSkew dest = "1.482" src = "1.382">0.100</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.112" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.186</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U0_CLK_RESET_INTERFACE/system_rst_reg</twSrc><twDest BELType='FF'>U_delay_line_pps_out_pps_delay_1/din_reg&lt;0&gt;_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X68Y101.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.666">clk_300M</twSrcClk><twPathDel><twSite>SLICE_X68Y101.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.115</twDelInfo><twComp>U0_CLK_RESET_INTERFACE/pps_rst_out</twComp><twBEL>U0_CLK_RESET_INTERFACE/system_rst_reg</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y100.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.264</twDelInfo><twComp>pps_out</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X85Y100.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.076</twDelInfo><twComp>pps_out_pps_delay_1</twComp><twBEL>U_delay_line_pps_out_pps_delay_1/din_reg&lt;0&gt;_0</twBEL></twPathDel><twLogDel>0.039</twLogDel><twRouteDel>0.264</twRouteDel><twTotDel>0.303</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">clk_150M</twDestClk><twPctLog>12.9</twPctLog><twPctRoute>87.1</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U2_ddc_data_fifo/FIFO_L_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_19 (SLICE_X48Y167.DX), 1 path
</twPathRptBanner><twRacePath anchorID="327"><twSlack>0.055</twSlack><twSrc BELType="RAM">U2_ddc_data_fifo/FIFO_L_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMA_D1</twSrc><twDest BELType="FF">U2_ddc_data_fifo/FIFO_L_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_19</twDest><twClkSkew dest = "1.508" src = "1.413">0.095</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.112" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.186</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='RAM'>U2_ddc_data_fifo/FIFO_L_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMA_D1</twSrc><twDest BELType='FF'>U2_ddc_data_fifo/FIFO_L_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_19</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X48Y168.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.666">clk_300M</twSrcClk><twPathDel><twSite>SLICE_X48Y168.A</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>U2_ddc_data_fifo/FIFO_L_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014&lt;21&gt;</twComp><twBEL>U2_ddc_data_fifo/FIFO_L_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMA_D1</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y167.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.099</twDelInfo><twComp>U2_ddc_data_fifo/FIFO_L_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014&lt;19&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X48Y167.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.089</twDelInfo><twComp>data_L_i&lt;19&gt;</twComp><twBEL>U2_ddc_data_fifo/FIFO_L_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_19</twBEL></twPathDel><twLogDel>0.237</twLogDel><twRouteDel>0.099</twRouteDel><twTotDel>0.336</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">clk_150M</twDestClk><twPctLog>70.5</twPctLog><twPctRoute>29.5</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U2_ddc_data_fifo/FIFO_L_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_18 (SLICE_X48Y167.CX), 1 path
</twPathRptBanner><twRacePath anchorID="328"><twSlack>0.091</twSlack><twSrc BELType="RAM">U2_ddc_data_fifo/FIFO_L_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMA</twSrc><twDest BELType="FF">U2_ddc_data_fifo/FIFO_L_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_18</twDest><twClkSkew dest = "1.508" src = "1.413">0.095</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.112" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.186</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='RAM'>U2_ddc_data_fifo/FIFO_L_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMA</twSrc><twDest BELType='FF'>U2_ddc_data_fifo/FIFO_L_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_18</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X48Y168.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.666">clk_300M</twSrcClk><twPathDel><twSite>SLICE_X48Y168.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.369</twDelInfo><twComp>U2_ddc_data_fifo/FIFO_L_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014&lt;21&gt;</twComp><twBEL>U2_ddc_data_fifo/FIFO_L_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMA</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y167.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.092</twDelInfo><twComp>U2_ddc_data_fifo/FIFO_L_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014&lt;18&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X48Y167.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.089</twDelInfo><twComp>data_L_i&lt;19&gt;</twComp><twBEL>U2_ddc_data_fifo/FIFO_L_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_18</twBEL></twPathDel><twLogDel>0.280</twLogDel><twRouteDel>0.092</twRouteDel><twTotDel>0.372</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">clk_150M</twDestClk><twPctLog>75.3</twPctLog><twPctRoute>24.7</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="329" twConstType="PERIOD" ><twConstHead uID="31"><twConstName UCFConstName="" ScopeName="">TS_U12_clock_generator_clkout1 = PERIOD TIMEGRP &quot;U12_clock_generator_clkout1&quot;         TS_v6_emac_gmii_core_clk_in / 5 HIGH 50% INPUT_JITTER 0.05 ns;</twConstName><twItemCnt>2797</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2013</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>5.470</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/STATGEN.statistics_counters/sync_response/data_sync (SLICE_X133Y104.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="330"><twConstPath anchorID="331" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.906</twSlack><twSrc BELType="FF">U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/STATGEN.statistics_counters/response_toggle</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/STATGEN.statistics_counters/sync_response/data_sync</twDest><twTotPathDel>0.664</twTotPathDel><twClkSkew dest = "3.009" src = "3.195">0.186</twClkSkew><twDelConst>2.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.238" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.244</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/STATGEN.statistics_counters/response_toggle</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/STATGEN.statistics_counters/sync_response/data_sync</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X132Y103.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">U12/gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X132Y103.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/STATGEN.statistics_counters/sync_response/data_in</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/STATGEN.statistics_counters/response_toggle</twBEL></twPathDel><twPathDel><twSite>SLICE_X133Y104.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.249</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/STATGEN.statistics_counters/sync_response/data_in</twComp></twPathDel><twPathDel><twSite>SLICE_X133Y104.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/STATGEN.statistics_counters/sync_response/data_sync1</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/STATGEN.statistics_counters/sync_response/data_sync</twBEL></twPathDel><twLogDel>0.415</twLogDel><twRouteDel>0.249</twRouteDel><twTotDel>0.664</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">U12/s_axi_aclk</twDestClk><twPctLog>62.5</twPctLog><twPctRoute>37.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/G_HAS_IPIF.SYNC_MGMT_RESET_HOST_I/R2 (SLICE_X130Y107.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="332"><twConstPath anchorID="333" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.894</twSlack><twSrc BELType="FF">U12/s_axi_resetn</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/G_HAS_IPIF.SYNC_MGMT_RESET_HOST_I/R2</twDest><twTotPathDel>3.893</twTotPathDel><twClkSkew dest = "0.932" src = "1.021">0.089</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.238" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.124</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U12/s_axi_resetn</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/G_HAS_IPIF.SYNC_MGMT_RESET_HOST_I/R2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X118Y117.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U12/s_axi_aclk</twSrcClk><twPathDel><twSite>SLICE_X118Y117.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>U12/s_axi_resetn</twComp><twBEL>U12/s_axi_resetn</twBEL></twPathDel><twPathDel><twSite>SLICE_X135Y107.B2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.515</twDelInfo><twComp>U12/s_axi_resetn</twComp></twPathDel><twPathDel><twSite>SLICE_X135Y107.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/axi_lite_ipif/cs_edge_reg</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/axi_lite_ipif/bus2ip_reset1_INV_01_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y106.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.786</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/bus2ip_reset</twComp></twPathDel><twPathDel><twSite>SLICE_X125Y106.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.181</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/][IN_virtPIBox_1613_8836</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/lut7040_8835</twBEL></twPathDel><twPathDel><twSite>SLICE_X130Y107.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/][IN_virtPIBox_1613_8836</twComp></twPathDel><twPathDel><twSite>SLICE_X130Y107.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.371</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/G_HAS_IPIF.SYNC_MGMT_RESET_HOST_I/R2</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/G_HAS_IPIF.SYNC_MGMT_RESET_HOST_I/R2</twBEL></twPathDel><twLogDel>1.001</twLogDel><twRouteDel>2.892</twRouteDel><twTotDel>3.893</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">U12/s_axi_aclk</twDestClk><twPctLog>25.7</twPctLog><twPctRoute>74.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/G_HAS_IPIF.SYNC_MGMT_RESET_HOST_I/R1 (SLICE_X127Y107.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="334"><twConstPath anchorID="335" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.087</twSlack><twSrc BELType="FF">U12/s_axi_resetn</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/G_HAS_IPIF.SYNC_MGMT_RESET_HOST_I/R1</twDest><twTotPathDel>3.701</twTotPathDel><twClkSkew dest = "0.933" src = "1.021">0.088</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.238" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.124</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U12/s_axi_resetn</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/G_HAS_IPIF.SYNC_MGMT_RESET_HOST_I/R1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X118Y117.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U12/s_axi_aclk</twSrcClk><twPathDel><twSite>SLICE_X118Y117.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>U12/s_axi_resetn</twComp><twBEL>U12/s_axi_resetn</twBEL></twPathDel><twPathDel><twSite>SLICE_X135Y107.B2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.515</twDelInfo><twComp>U12/s_axi_resetn</twComp></twPathDel><twPathDel><twSite>SLICE_X135Y107.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/axi_lite_ipif/cs_edge_reg</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/axi_lite_ipif/bus2ip_reset1_INV_01_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y106.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.786</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/bus2ip_reset</twComp></twPathDel><twPathDel><twSite>SLICE_X125Y106.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.181</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/][IN_virtPIBox_1613_8836</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/lut7040_8835</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y107.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/][IN_virtPIBox_1613_8836</twComp></twPathDel><twPathDel><twSite>SLICE_X127Y107.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/G_HAS_IPIF.SYNC_MGMT_RESET_HOST_I/R1</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/G_HAS_IPIF.SYNC_MGMT_RESET_HOST_I/R1</twBEL></twPathDel><twLogDel>1.051</twLogDel><twRouteDel>2.650</twRouteDel><twTotDel>3.701</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">U12/s_axi_aclk</twDestClk><twPctLog>28.4</twPctLog><twPctRoute>71.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_U12_clock_generator_clkout1 = PERIOD TIMEGRP &quot;U12_clock_generator_clkout1&quot;
        TS_v6_emac_gmii_core_clk_in / 5 HIGH 50% INPUT_JITTER 0.05 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/v6_emac (TEMAC_X0Y1.HOSTWRDATA2), 1 path
</twPathRptBanner><twPathRpt anchorID="336"><twConstPath anchorID="337" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.031</twSlack><twSrc BELType="FF">U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/G_HAS_IPIF.ipic_host_shim/host_wr_data_2</twSrc><twDest BELType="CPU">U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/v6_emac</twDest><twTotPathDel>0.065</twTotPathDel><twClkSkew dest = "0.483" src = "0.449">-0.034</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/G_HAS_IPIF.ipic_host_shim/host_wr_data_2</twSrc><twDest BELType='CPU'>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/v6_emac</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X151Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">U12/s_axi_aclk</twSrcClk><twPathDel><twSite>SLICE_X151Y91.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.129</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/G_HAS_IPIF.ipic_host_shim/host_wr_data&lt;9&gt;</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/G_HAS_IPIF.ipic_host_shim/host_wr_data_2</twBEL></twPathDel><twPathDel><twSite>TEMAC_X0Y1.HOSTWRDATA2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.217</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/G_HAS_IPIF.ipic_host_shim/host_wr_data&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>TEMAC_X0Y1.HOSTCLK</twSite><twDelType>Tmacckd_HOST</twDelType><twDelInfo twEdge="twFalling">-0.281</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/v6_emac</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/v6_emac</twBEL></twPathDel><twLogDel>-0.152</twLogDel><twRouteDel>0.217</twRouteDel><twTotDel>0.065</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">U12/s_axi_aclk</twDestClk><twPctLog>-233.8</twPctLog><twPctRoute>333.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/v6_emac (TEMAC_X0Y1.HOSTWRDATA7), 1 path
</twPathRptBanner><twPathRpt anchorID="338"><twConstPath anchorID="339" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.031</twSlack><twSrc BELType="FF">U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/G_HAS_IPIF.ipic_host_shim/host_wr_data_7</twSrc><twDest BELType="CPU">U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/v6_emac</twDest><twTotPathDel>0.065</twTotPathDel><twClkSkew dest = "0.483" src = "0.449">-0.034</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/G_HAS_IPIF.ipic_host_shim/host_wr_data_7</twSrc><twDest BELType='CPU'>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/v6_emac</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X151Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">U12/s_axi_aclk</twSrcClk><twPathDel><twSite>SLICE_X151Y91.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.129</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/G_HAS_IPIF.ipic_host_shim/host_wr_data&lt;9&gt;</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/G_HAS_IPIF.ipic_host_shim/host_wr_data_7</twBEL></twPathDel><twPathDel><twSite>TEMAC_X0Y1.HOSTWRDATA7</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.217</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/G_HAS_IPIF.ipic_host_shim/host_wr_data&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>TEMAC_X0Y1.HOSTCLK</twSite><twDelType>Tmacckd_HOST</twDelType><twDelInfo twEdge="twFalling">-0.281</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/v6_emac</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/v6_emac</twBEL></twPathDel><twLogDel>-0.152</twLogDel><twRouteDel>0.217</twRouteDel><twTotDel>0.065</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">U12/s_axi_aclk</twDestClk><twPctLog>-233.8</twPctLog><twPctRoute>333.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/v6_emac (TEMAC_X0Y1.HOSTWRDATA0), 1 path
</twPathRptBanner><twPathRpt anchorID="340"><twConstPath anchorID="341" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.038</twSlack><twSrc BELType="FF">U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/G_HAS_IPIF.ipic_host_shim/host_wr_data_0</twSrc><twDest BELType="CPU">U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/v6_emac</twDest><twTotPathDel>0.072</twTotPathDel><twClkSkew dest = "0.483" src = "0.449">-0.034</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/G_HAS_IPIF.ipic_host_shim/host_wr_data_0</twSrc><twDest BELType='CPU'>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/v6_emac</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X151Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">U12/s_axi_aclk</twSrcClk><twPathDel><twSite>SLICE_X151Y91.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.130</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/G_HAS_IPIF.ipic_host_shim/host_wr_data&lt;9&gt;</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/G_HAS_IPIF.ipic_host_shim/host_wr_data_0</twBEL></twPathDel><twPathDel><twSite>TEMAC_X0Y1.HOSTWRDATA0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.223</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/G_HAS_IPIF.ipic_host_shim/host_wr_data&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>TEMAC_X0Y1.HOSTCLK</twSite><twDelType>Tmacckd_HOST</twDelType><twDelInfo twEdge="twFalling">-0.281</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/v6_emac</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/v6_emac</twBEL></twPathDel><twLogDel>-0.151</twLogDel><twRouteDel>0.223</twRouteDel><twTotDel>0.072</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">U12/s_axi_aclk</twDestClk><twPctLog>-209.7</twPctLog><twPctRoute>309.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="342"><twPinLimitBanner>Component Switching Limit Checks: TS_U12_clock_generator_clkout1 = PERIOD TIMEGRP &quot;U12_clock_generator_clkout1&quot;
        TS_v6_emac_gmii_core_clk_in / 5 HIGH 50% INPUT_JITTER 0.05 ns;</twPinLimitBanner><twPinLimit anchorID="343" type="MINLOWPULSE" name="Tmpw" slack="8.000" period="10.000" constraintValue="5.000" deviceLimit="1.000" physResource="U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/G_HAS_IPIF.ipic_mux_inst/bus2ip_wrce_int&lt;3&gt;/CLK" logResource="U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/byte_wide_ram[0].header_compare_dist_ram/SP/CLK" locationPin="SLICE_X138Y107.CLK" clockNet="U12/s_axi_aclk"/><twPinLimit anchorID="344" type="MINHIGHPULSE" name="Tmpw" slack="8.000" period="10.000" constraintValue="5.000" deviceLimit="1.000" physResource="U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/G_HAS_IPIF.ipic_mux_inst/bus2ip_wrce_int&lt;3&gt;/CLK" logResource="U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/byte_wide_ram[0].header_compare_dist_ram/SP/CLK" locationPin="SLICE_X138Y107.CLK" clockNet="U12/s_axi_aclk"/><twPinLimit anchorID="345" type="MINLOWPULSE" name="Tmpw" slack="8.000" period="10.000" constraintValue="5.000" deviceLimit="1.000" physResource="U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/G_HAS_IPIF.ipic_mux_inst/bus2ip_wrce_int&lt;3&gt;/CLK" logResource="U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/byte_wide_ram[0].header_compare_dist_ram/DP/CLK" locationPin="SLICE_X138Y107.CLK" clockNet="U12/s_axi_aclk"/></twPinLimitRpt></twConst><twConst anchorID="346" twConstType="PERIOD" ><twConstHead uID="32"><twConstName UCFConstName="" ScopeName="">TS_U12_clock_generator_clkout0 = PERIOD TIMEGRP &quot;U12_clock_generator_clkout0&quot;         TS_v6_emac_gmii_core_clk_in / 6.25 HIGH 50% INPUT_JITTER 0.05 ns;</twConstName><twItemCnt>1563881</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2603</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>5.922</twMinPer></twConstHead><twPathRptBanner iPaths="107569" iCriticalPaths="0" sType="EndPoint">Paths for end point U12/basic_pat_gen/axi_pat_gen/ipchecksum_tmp_15 (SLICE_X85Y112.CIN), 107569 paths
</twPathRptBanner><twPathRpt anchorID="347"><twConstPath anchorID="348" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.078</twSlack><twSrc BELType="FF">U12/basic_pat_gen/axi_pat_gen/frame_count_7</twSrc><twDest BELType="FF">U12/basic_pat_gen/axi_pat_gen/ipchecksum_tmp_15</twDest><twTotPathDel>5.748</twTotPathDel><twClkSkew dest = "1.036" src = "1.089">0.053</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.230" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.121</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U12/basic_pat_gen/axi_pat_gen/frame_count_7</twSrc><twDest BELType='FF'>U12/basic_pat_gen/axi_pat_gen/ipchecksum_tmp_15</twDest><twLogLvls>10</twLogLvls><twSrcSite>SLICE_X90Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U12/gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X90Y104.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/frame_count&lt;7&gt;</twComp><twBEL>U12/basic_pat_gen/axi_pat_gen/frame_count_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y108.D4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.780</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/frame_count&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y108.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_cy&lt;7&gt;</twComp><twBEL>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_lut&lt;7&gt;</twBEL><twBEL>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y109.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y109.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.273</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_cy&lt;11&gt;</twComp><twBEL>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y110.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.598</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_9</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y110.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd1_cy&lt;11&gt;</twComp><twBEL>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd1_lut&lt;9&gt;</twBEL><twBEL>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd1_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y111.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd1_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y111.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.273</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd1_cy&lt;15&gt;</twComp><twBEL>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd1_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y111.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.609</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_131</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y111.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd4_cy&lt;0&gt;15</twComp><twBEL>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd4_lut&lt;0&gt;13</twBEL><twBEL>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd4_cy&lt;0&gt;_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y112.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd4_cy&lt;0&gt;15</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y112.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.247</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd4_cy&lt;0&gt;19</twComp><twBEL>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd4_cy&lt;0&gt;_18</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y109.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.815</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_184</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y109.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.338</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ipchecksum_tmp&lt;3&gt;</twComp><twBEL>U12/basic_pat_gen/axi_pat_gen/Madd_n0479[16:0]_lut&lt;2&gt;</twBEL><twBEL>U12/basic_pat_gen/axi_pat_gen/Madd_n0479[16:0]_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y110.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/Madd_n0479[16:0]_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y110.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ipchecksum_tmp&lt;7&gt;</twComp><twBEL>U12/basic_pat_gen/axi_pat_gen/Madd_n0479[16:0]_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y111.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/Madd_n0479[16:0]_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y111.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ipchecksum_tmp&lt;11&gt;</twComp><twBEL>U12/basic_pat_gen/axi_pat_gen/Madd_n0479[16:0]_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y112.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/Madd_n0479[16:0]_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y112.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.193</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/Madd_ipchecksum_tmp[15]_GND_178_o_add_237_OUT_xor&lt;15&gt;_rt</twComp><twBEL>U12/basic_pat_gen/axi_pat_gen/Madd_n0479[16:0]_cy&lt;15&gt;</twBEL><twBEL>U12/basic_pat_gen/axi_pat_gen/ipchecksum_tmp_15</twBEL></twPathDel><twLogDel>2.946</twLogDel><twRouteDel>2.802</twRouteDel><twTotDel>5.748</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">U12/gtx_clk_bufg</twDestClk><twPctLog>51.3</twPctLog><twPctRoute>48.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="349"><twConstPath anchorID="350" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.109</twSlack><twSrc BELType="FF">U12/basic_pat_gen/axi_pat_gen/frame_count_1</twSrc><twDest BELType="FF">U12/basic_pat_gen/axi_pat_gen/ipchecksum_tmp_15</twDest><twTotPathDel>5.718</twTotPathDel><twClkSkew dest = "1.036" src = "1.088">0.052</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.230" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.121</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U12/basic_pat_gen/axi_pat_gen/frame_count_1</twSrc><twDest BELType='FF'>U12/basic_pat_gen/axi_pat_gen/ipchecksum_tmp_15</twDest><twLogLvls>11</twLogLvls><twSrcSite>SLICE_X90Y103.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U12/gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X90Y103.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/frame_count&lt;3&gt;</twComp><twBEL>U12/basic_pat_gen/axi_pat_gen/frame_count_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y107.B5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/frame_count&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y107.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_cy&lt;3&gt;</twComp><twBEL>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_lut&lt;1&gt;</twBEL><twBEL>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y108.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y108.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.273</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_cy&lt;7&gt;</twComp><twBEL>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y109.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.598</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_5</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y109.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd1_cy&lt;7&gt;</twComp><twBEL>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd1_lut&lt;5&gt;</twBEL><twBEL>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd1_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y110.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd1_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y110.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd1_cy&lt;11&gt;</twComp><twBEL>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd1_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y111.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd1_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y111.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.273</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd1_cy&lt;15&gt;</twComp><twBEL>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd1_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y111.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.609</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_131</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y111.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd4_cy&lt;0&gt;15</twComp><twBEL>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd4_lut&lt;0&gt;13</twBEL><twBEL>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd4_cy&lt;0&gt;_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y112.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd4_cy&lt;0&gt;15</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y112.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.247</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd4_cy&lt;0&gt;19</twComp><twBEL>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd4_cy&lt;0&gt;_18</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y109.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.815</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_184</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y109.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.338</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ipchecksum_tmp&lt;3&gt;</twComp><twBEL>U12/basic_pat_gen/axi_pat_gen/Madd_n0479[16:0]_lut&lt;2&gt;</twBEL><twBEL>U12/basic_pat_gen/axi_pat_gen/Madd_n0479[16:0]_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y110.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/Madd_n0479[16:0]_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y110.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ipchecksum_tmp&lt;7&gt;</twComp><twBEL>U12/basic_pat_gen/axi_pat_gen/Madd_n0479[16:0]_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y111.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/Madd_n0479[16:0]_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y111.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ipchecksum_tmp&lt;11&gt;</twComp><twBEL>U12/basic_pat_gen/axi_pat_gen/Madd_n0479[16:0]_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y112.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/Madd_n0479[16:0]_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y112.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.193</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/Madd_ipchecksum_tmp[15]_GND_178_o_add_237_OUT_xor&lt;15&gt;_rt</twComp><twBEL>U12/basic_pat_gen/axi_pat_gen/Madd_n0479[16:0]_cy&lt;15&gt;</twBEL><twBEL>U12/basic_pat_gen/axi_pat_gen/ipchecksum_tmp_15</twBEL></twPathDel><twLogDel>3.109</twLogDel><twRouteDel>2.609</twRouteDel><twTotDel>5.718</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">U12/gtx_clk_bufg</twDestClk><twPctLog>54.4</twPctLog><twPctRoute>45.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="351"><twConstPath anchorID="352" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.109</twSlack><twSrc BELType="FF">U12/basic_pat_gen/axi_pat_gen/frame_count_1</twSrc><twDest BELType="FF">U12/basic_pat_gen/axi_pat_gen/ipchecksum_tmp_15</twDest><twTotPathDel>5.718</twTotPathDel><twClkSkew dest = "1.036" src = "1.088">0.052</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.230" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.121</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U12/basic_pat_gen/axi_pat_gen/frame_count_1</twSrc><twDest BELType='FF'>U12/basic_pat_gen/axi_pat_gen/ipchecksum_tmp_15</twDest><twLogLvls>11</twLogLvls><twSrcSite>SLICE_X90Y103.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U12/gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X90Y103.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/frame_count&lt;3&gt;</twComp><twBEL>U12/basic_pat_gen/axi_pat_gen/frame_count_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y107.B5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/frame_count&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y107.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_cy&lt;3&gt;</twComp><twBEL>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_lut&lt;1&gt;</twBEL><twBEL>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y108.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y108.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_cy&lt;7&gt;</twComp><twBEL>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y109.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y109.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.273</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_cy&lt;11&gt;</twComp><twBEL>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y110.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.598</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_9</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y110.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd1_cy&lt;11&gt;</twComp><twBEL>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd1_lut&lt;9&gt;</twBEL><twBEL>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd1_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y111.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd1_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y111.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.273</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd1_cy&lt;15&gt;</twComp><twBEL>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd1_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y111.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.609</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_131</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y111.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd4_cy&lt;0&gt;15</twComp><twBEL>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd4_lut&lt;0&gt;13</twBEL><twBEL>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd4_cy&lt;0&gt;_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y112.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd4_cy&lt;0&gt;15</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y112.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.247</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd4_cy&lt;0&gt;19</twComp><twBEL>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd4_cy&lt;0&gt;_18</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y109.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.815</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_184</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y109.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.338</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ipchecksum_tmp&lt;3&gt;</twComp><twBEL>U12/basic_pat_gen/axi_pat_gen/Madd_n0479[16:0]_lut&lt;2&gt;</twBEL><twBEL>U12/basic_pat_gen/axi_pat_gen/Madd_n0479[16:0]_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y110.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/Madd_n0479[16:0]_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y110.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ipchecksum_tmp&lt;7&gt;</twComp><twBEL>U12/basic_pat_gen/axi_pat_gen/Madd_n0479[16:0]_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y111.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/Madd_n0479[16:0]_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y111.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ipchecksum_tmp&lt;11&gt;</twComp><twBEL>U12/basic_pat_gen/axi_pat_gen/Madd_n0479[16:0]_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y112.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/Madd_n0479[16:0]_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y112.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.193</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/Madd_ipchecksum_tmp[15]_GND_178_o_add_237_OUT_xor&lt;15&gt;_rt</twComp><twBEL>U12/basic_pat_gen/axi_pat_gen/Madd_n0479[16:0]_cy&lt;15&gt;</twBEL><twBEL>U12/basic_pat_gen/axi_pat_gen/ipchecksum_tmp_15</twBEL></twPathDel><twLogDel>3.109</twLogDel><twRouteDel>2.609</twRouteDel><twTotDel>5.718</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">U12/gtx_clk_bufg</twDestClk><twPctLog>54.4</twPctLog><twPctRoute>45.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="127927" iCriticalPaths="0" sType="EndPoint">Paths for end point U12/basic_pat_gen/axi_pat_gen/ipchecksum_tmp_16 (SLICE_X85Y113.CIN), 127927 paths
</twPathRptBanner><twPathRpt anchorID="353"><twConstPath anchorID="354" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.099</twSlack><twSrc BELType="FF">U12/basic_pat_gen/axi_pat_gen/frame_count_7</twSrc><twDest BELType="FF">U12/basic_pat_gen/axi_pat_gen/ipchecksum_tmp_16</twDest><twTotPathDel>5.727</twTotPathDel><twClkSkew dest = "1.036" src = "1.089">0.053</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.230" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.121</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U12/basic_pat_gen/axi_pat_gen/frame_count_7</twSrc><twDest BELType='FF'>U12/basic_pat_gen/axi_pat_gen/ipchecksum_tmp_16</twDest><twLogLvls>11</twLogLvls><twSrcSite>SLICE_X90Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U12/gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X90Y104.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/frame_count&lt;7&gt;</twComp><twBEL>U12/basic_pat_gen/axi_pat_gen/frame_count_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y108.D4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.780</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/frame_count&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y108.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_cy&lt;7&gt;</twComp><twBEL>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_lut&lt;7&gt;</twBEL><twBEL>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y109.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y109.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.273</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_cy&lt;11&gt;</twComp><twBEL>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y110.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.598</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_9</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y110.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd1_cy&lt;11&gt;</twComp><twBEL>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd1_lut&lt;9&gt;</twBEL><twBEL>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd1_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y111.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd1_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y111.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.273</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd1_cy&lt;15&gt;</twComp><twBEL>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd1_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y111.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.609</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_131</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y111.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd4_cy&lt;0&gt;15</twComp><twBEL>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd4_lut&lt;0&gt;13</twBEL><twBEL>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd4_cy&lt;0&gt;_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y112.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd4_cy&lt;0&gt;15</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y112.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.247</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd4_cy&lt;0&gt;19</twComp><twBEL>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd4_cy&lt;0&gt;_18</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y109.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.815</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_184</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y109.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.338</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ipchecksum_tmp&lt;3&gt;</twComp><twBEL>U12/basic_pat_gen/axi_pat_gen/Madd_n0479[16:0]_lut&lt;2&gt;</twBEL><twBEL>U12/basic_pat_gen/axi_pat_gen/Madd_n0479[16:0]_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y110.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/Madd_n0479[16:0]_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y110.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ipchecksum_tmp&lt;7&gt;</twComp><twBEL>U12/basic_pat_gen/axi_pat_gen/Madd_n0479[16:0]_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y111.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/Madd_n0479[16:0]_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y111.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ipchecksum_tmp&lt;11&gt;</twComp><twBEL>U12/basic_pat_gen/axi_pat_gen/Madd_n0479[16:0]_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y112.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/Madd_n0479[16:0]_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y112.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/Madd_ipchecksum_tmp[15]_GND_178_o_add_237_OUT_xor&lt;15&gt;_rt</twComp><twBEL>U12/basic_pat_gen/axi_pat_gen/Madd_n0479[16:0]_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y113.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/Madd_n0479[16:0]_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y113.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ipchecksum_tmp&lt;16&gt;</twComp><twBEL>PhysOnlyBuf</twBEL><twBEL>U12/basic_pat_gen/axi_pat_gen/ipchecksum_tmp_16</twBEL></twPathDel><twLogDel>2.925</twLogDel><twRouteDel>2.802</twRouteDel><twTotDel>5.727</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">U12/gtx_clk_bufg</twDestClk><twPctLog>51.1</twPctLog><twPctRoute>48.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="355"><twConstPath anchorID="356" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.130</twSlack><twSrc BELType="FF">U12/basic_pat_gen/axi_pat_gen/frame_count_1</twSrc><twDest BELType="FF">U12/basic_pat_gen/axi_pat_gen/ipchecksum_tmp_16</twDest><twTotPathDel>5.697</twTotPathDel><twClkSkew dest = "1.036" src = "1.088">0.052</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.230" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.121</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U12/basic_pat_gen/axi_pat_gen/frame_count_1</twSrc><twDest BELType='FF'>U12/basic_pat_gen/axi_pat_gen/ipchecksum_tmp_16</twDest><twLogLvls>12</twLogLvls><twSrcSite>SLICE_X90Y103.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U12/gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X90Y103.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/frame_count&lt;3&gt;</twComp><twBEL>U12/basic_pat_gen/axi_pat_gen/frame_count_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y107.B5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/frame_count&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y107.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_cy&lt;3&gt;</twComp><twBEL>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_lut&lt;1&gt;</twBEL><twBEL>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y108.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y108.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.273</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_cy&lt;7&gt;</twComp><twBEL>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y109.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.598</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_5</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y109.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd1_cy&lt;7&gt;</twComp><twBEL>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd1_lut&lt;5&gt;</twBEL><twBEL>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd1_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y110.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd1_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y110.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd1_cy&lt;11&gt;</twComp><twBEL>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd1_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y111.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd1_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y111.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.273</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd1_cy&lt;15&gt;</twComp><twBEL>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd1_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y111.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.609</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_131</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y111.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd4_cy&lt;0&gt;15</twComp><twBEL>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd4_lut&lt;0&gt;13</twBEL><twBEL>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd4_cy&lt;0&gt;_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y112.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd4_cy&lt;0&gt;15</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y112.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.247</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd4_cy&lt;0&gt;19</twComp><twBEL>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd4_cy&lt;0&gt;_18</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y109.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.815</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_184</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y109.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.338</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ipchecksum_tmp&lt;3&gt;</twComp><twBEL>U12/basic_pat_gen/axi_pat_gen/Madd_n0479[16:0]_lut&lt;2&gt;</twBEL><twBEL>U12/basic_pat_gen/axi_pat_gen/Madd_n0479[16:0]_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y110.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/Madd_n0479[16:0]_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y110.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ipchecksum_tmp&lt;7&gt;</twComp><twBEL>U12/basic_pat_gen/axi_pat_gen/Madd_n0479[16:0]_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y111.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/Madd_n0479[16:0]_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y111.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ipchecksum_tmp&lt;11&gt;</twComp><twBEL>U12/basic_pat_gen/axi_pat_gen/Madd_n0479[16:0]_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y112.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/Madd_n0479[16:0]_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y112.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/Madd_ipchecksum_tmp[15]_GND_178_o_add_237_OUT_xor&lt;15&gt;_rt</twComp><twBEL>U12/basic_pat_gen/axi_pat_gen/Madd_n0479[16:0]_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y113.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/Madd_n0479[16:0]_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y113.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ipchecksum_tmp&lt;16&gt;</twComp><twBEL>PhysOnlyBuf</twBEL><twBEL>U12/basic_pat_gen/axi_pat_gen/ipchecksum_tmp_16</twBEL></twPathDel><twLogDel>3.088</twLogDel><twRouteDel>2.609</twRouteDel><twTotDel>5.697</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">U12/gtx_clk_bufg</twDestClk><twPctLog>54.2</twPctLog><twPctRoute>45.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="357"><twConstPath anchorID="358" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.130</twSlack><twSrc BELType="FF">U12/basic_pat_gen/axi_pat_gen/frame_count_1</twSrc><twDest BELType="FF">U12/basic_pat_gen/axi_pat_gen/ipchecksum_tmp_16</twDest><twTotPathDel>5.697</twTotPathDel><twClkSkew dest = "1.036" src = "1.088">0.052</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.230" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.121</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U12/basic_pat_gen/axi_pat_gen/frame_count_1</twSrc><twDest BELType='FF'>U12/basic_pat_gen/axi_pat_gen/ipchecksum_tmp_16</twDest><twLogLvls>12</twLogLvls><twSrcSite>SLICE_X90Y103.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U12/gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X90Y103.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/frame_count&lt;3&gt;</twComp><twBEL>U12/basic_pat_gen/axi_pat_gen/frame_count_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y107.B5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/frame_count&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y107.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_cy&lt;3&gt;</twComp><twBEL>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_lut&lt;1&gt;</twBEL><twBEL>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y108.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y108.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_cy&lt;7&gt;</twComp><twBEL>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y109.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y109.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.273</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_cy&lt;11&gt;</twComp><twBEL>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y110.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.598</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_9</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y110.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd1_cy&lt;11&gt;</twComp><twBEL>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd1_lut&lt;9&gt;</twBEL><twBEL>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd1_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y111.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd1_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y111.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.273</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd1_cy&lt;15&gt;</twComp><twBEL>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd1_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y111.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.609</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_131</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y111.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd4_cy&lt;0&gt;15</twComp><twBEL>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd4_lut&lt;0&gt;13</twBEL><twBEL>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd4_cy&lt;0&gt;_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y112.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd4_cy&lt;0&gt;15</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y112.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.247</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd4_cy&lt;0&gt;19</twComp><twBEL>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd4_cy&lt;0&gt;_18</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y109.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.815</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_184</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y109.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.338</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ipchecksum_tmp&lt;3&gt;</twComp><twBEL>U12/basic_pat_gen/axi_pat_gen/Madd_n0479[16:0]_lut&lt;2&gt;</twBEL><twBEL>U12/basic_pat_gen/axi_pat_gen/Madd_n0479[16:0]_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y110.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/Madd_n0479[16:0]_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y110.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ipchecksum_tmp&lt;7&gt;</twComp><twBEL>U12/basic_pat_gen/axi_pat_gen/Madd_n0479[16:0]_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y111.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/Madd_n0479[16:0]_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y111.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ipchecksum_tmp&lt;11&gt;</twComp><twBEL>U12/basic_pat_gen/axi_pat_gen/Madd_n0479[16:0]_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y112.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/Madd_n0479[16:0]_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y112.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/Madd_ipchecksum_tmp[15]_GND_178_o_add_237_OUT_xor&lt;15&gt;_rt</twComp><twBEL>U12/basic_pat_gen/axi_pat_gen/Madd_n0479[16:0]_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y113.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/Madd_n0479[16:0]_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y113.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ipchecksum_tmp&lt;16&gt;</twComp><twBEL>PhysOnlyBuf</twBEL><twBEL>U12/basic_pat_gen/axi_pat_gen/ipchecksum_tmp_16</twBEL></twPathDel><twLogDel>3.088</twLogDel><twRouteDel>2.609</twRouteDel><twTotDel>5.697</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">U12/gtx_clk_bufg</twDestClk><twPctLog>54.2</twPctLog><twPctRoute>45.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="107569" iCriticalPaths="0" sType="EndPoint">Paths for end point U12/basic_pat_gen/axi_pat_gen/ipchecksum_tmp_13 (SLICE_X85Y112.CIN), 107569 paths
</twPathRptBanner><twPathRpt anchorID="359"><twConstPath anchorID="360" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.118</twSlack><twSrc BELType="FF">U12/basic_pat_gen/axi_pat_gen/frame_count_7</twSrc><twDest BELType="FF">U12/basic_pat_gen/axi_pat_gen/ipchecksum_tmp_13</twDest><twTotPathDel>5.708</twTotPathDel><twClkSkew dest = "1.036" src = "1.089">0.053</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.230" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.121</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U12/basic_pat_gen/axi_pat_gen/frame_count_7</twSrc><twDest BELType='FF'>U12/basic_pat_gen/axi_pat_gen/ipchecksum_tmp_13</twDest><twLogLvls>10</twLogLvls><twSrcSite>SLICE_X90Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U12/gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X90Y104.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/frame_count&lt;7&gt;</twComp><twBEL>U12/basic_pat_gen/axi_pat_gen/frame_count_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y108.D4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.780</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/frame_count&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y108.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_cy&lt;7&gt;</twComp><twBEL>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_lut&lt;7&gt;</twBEL><twBEL>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y109.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y109.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.273</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_cy&lt;11&gt;</twComp><twBEL>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y110.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.598</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_9</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y110.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd1_cy&lt;11&gt;</twComp><twBEL>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd1_lut&lt;9&gt;</twBEL><twBEL>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd1_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y111.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd1_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y111.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.273</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd1_cy&lt;15&gt;</twComp><twBEL>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd1_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y111.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.609</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_131</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y111.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd4_cy&lt;0&gt;15</twComp><twBEL>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd4_lut&lt;0&gt;13</twBEL><twBEL>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd4_cy&lt;0&gt;_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y112.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd4_cy&lt;0&gt;15</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y112.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.247</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd4_cy&lt;0&gt;19</twComp><twBEL>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd4_cy&lt;0&gt;_18</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y109.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.815</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_184</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y109.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.338</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ipchecksum_tmp&lt;3&gt;</twComp><twBEL>U12/basic_pat_gen/axi_pat_gen/Madd_n0479[16:0]_lut&lt;2&gt;</twBEL><twBEL>U12/basic_pat_gen/axi_pat_gen/Madd_n0479[16:0]_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y110.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/Madd_n0479[16:0]_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y110.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ipchecksum_tmp&lt;7&gt;</twComp><twBEL>U12/basic_pat_gen/axi_pat_gen/Madd_n0479[16:0]_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y111.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/Madd_n0479[16:0]_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y111.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ipchecksum_tmp&lt;11&gt;</twComp><twBEL>U12/basic_pat_gen/axi_pat_gen/Madd_n0479[16:0]_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y112.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/Madd_n0479[16:0]_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y112.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.153</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/Madd_ipchecksum_tmp[15]_GND_178_o_add_237_OUT_xor&lt;15&gt;_rt</twComp><twBEL>U12/basic_pat_gen/axi_pat_gen/Madd_n0479[16:0]_cy&lt;15&gt;</twBEL><twBEL>U12/basic_pat_gen/axi_pat_gen/ipchecksum_tmp_13</twBEL></twPathDel><twLogDel>2.906</twLogDel><twRouteDel>2.802</twRouteDel><twTotDel>5.708</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">U12/gtx_clk_bufg</twDestClk><twPctLog>50.9</twPctLog><twPctRoute>49.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="361"><twConstPath anchorID="362" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.149</twSlack><twSrc BELType="FF">U12/basic_pat_gen/axi_pat_gen/frame_count_1</twSrc><twDest BELType="FF">U12/basic_pat_gen/axi_pat_gen/ipchecksum_tmp_13</twDest><twTotPathDel>5.678</twTotPathDel><twClkSkew dest = "1.036" src = "1.088">0.052</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.230" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.121</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U12/basic_pat_gen/axi_pat_gen/frame_count_1</twSrc><twDest BELType='FF'>U12/basic_pat_gen/axi_pat_gen/ipchecksum_tmp_13</twDest><twLogLvls>11</twLogLvls><twSrcSite>SLICE_X90Y103.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U12/gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X90Y103.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/frame_count&lt;3&gt;</twComp><twBEL>U12/basic_pat_gen/axi_pat_gen/frame_count_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y107.B5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/frame_count&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y107.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_cy&lt;3&gt;</twComp><twBEL>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_lut&lt;1&gt;</twBEL><twBEL>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y108.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y108.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.273</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_cy&lt;7&gt;</twComp><twBEL>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y109.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.598</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_5</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y109.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd1_cy&lt;7&gt;</twComp><twBEL>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd1_lut&lt;5&gt;</twBEL><twBEL>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd1_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y110.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd1_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y110.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd1_cy&lt;11&gt;</twComp><twBEL>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd1_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y111.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd1_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y111.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.273</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd1_cy&lt;15&gt;</twComp><twBEL>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd1_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y111.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.609</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_131</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y111.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd4_cy&lt;0&gt;15</twComp><twBEL>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd4_lut&lt;0&gt;13</twBEL><twBEL>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd4_cy&lt;0&gt;_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y112.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd4_cy&lt;0&gt;15</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y112.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.247</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd4_cy&lt;0&gt;19</twComp><twBEL>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd4_cy&lt;0&gt;_18</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y109.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.815</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_184</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y109.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.338</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ipchecksum_tmp&lt;3&gt;</twComp><twBEL>U12/basic_pat_gen/axi_pat_gen/Madd_n0479[16:0]_lut&lt;2&gt;</twBEL><twBEL>U12/basic_pat_gen/axi_pat_gen/Madd_n0479[16:0]_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y110.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/Madd_n0479[16:0]_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y110.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ipchecksum_tmp&lt;7&gt;</twComp><twBEL>U12/basic_pat_gen/axi_pat_gen/Madd_n0479[16:0]_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y111.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/Madd_n0479[16:0]_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y111.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ipchecksum_tmp&lt;11&gt;</twComp><twBEL>U12/basic_pat_gen/axi_pat_gen/Madd_n0479[16:0]_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y112.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/Madd_n0479[16:0]_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y112.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.153</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/Madd_ipchecksum_tmp[15]_GND_178_o_add_237_OUT_xor&lt;15&gt;_rt</twComp><twBEL>U12/basic_pat_gen/axi_pat_gen/Madd_n0479[16:0]_cy&lt;15&gt;</twBEL><twBEL>U12/basic_pat_gen/axi_pat_gen/ipchecksum_tmp_13</twBEL></twPathDel><twLogDel>3.069</twLogDel><twRouteDel>2.609</twRouteDel><twTotDel>5.678</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">U12/gtx_clk_bufg</twDestClk><twPctLog>54.1</twPctLog><twPctRoute>45.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="363"><twConstPath anchorID="364" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.149</twSlack><twSrc BELType="FF">U12/basic_pat_gen/axi_pat_gen/frame_count_1</twSrc><twDest BELType="FF">U12/basic_pat_gen/axi_pat_gen/ipchecksum_tmp_13</twDest><twTotPathDel>5.678</twTotPathDel><twClkSkew dest = "1.036" src = "1.088">0.052</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.230" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.121</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U12/basic_pat_gen/axi_pat_gen/frame_count_1</twSrc><twDest BELType='FF'>U12/basic_pat_gen/axi_pat_gen/ipchecksum_tmp_13</twDest><twLogLvls>11</twLogLvls><twSrcSite>SLICE_X90Y103.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U12/gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X90Y103.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/frame_count&lt;3&gt;</twComp><twBEL>U12/basic_pat_gen/axi_pat_gen/frame_count_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y107.B5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/frame_count&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y107.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_cy&lt;3&gt;</twComp><twBEL>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_lut&lt;1&gt;</twBEL><twBEL>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y108.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y108.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_cy&lt;7&gt;</twComp><twBEL>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y109.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y109.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.273</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_cy&lt;11&gt;</twComp><twBEL>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y110.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.598</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_9</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y110.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd1_cy&lt;11&gt;</twComp><twBEL>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd1_lut&lt;9&gt;</twBEL><twBEL>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd1_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y111.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd1_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y111.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.273</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd1_cy&lt;15&gt;</twComp><twBEL>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd1_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y111.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.609</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_131</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y111.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd4_cy&lt;0&gt;15</twComp><twBEL>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd4_lut&lt;0&gt;13</twBEL><twBEL>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd4_cy&lt;0&gt;_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y112.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd4_cy&lt;0&gt;15</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y112.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.247</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd4_cy&lt;0&gt;19</twComp><twBEL>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd4_cy&lt;0&gt;_18</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y109.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.815</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_184</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y109.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.338</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ipchecksum_tmp&lt;3&gt;</twComp><twBEL>U12/basic_pat_gen/axi_pat_gen/Madd_n0479[16:0]_lut&lt;2&gt;</twBEL><twBEL>U12/basic_pat_gen/axi_pat_gen/Madd_n0479[16:0]_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y110.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/Madd_n0479[16:0]_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y110.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ipchecksum_tmp&lt;7&gt;</twComp><twBEL>U12/basic_pat_gen/axi_pat_gen/Madd_n0479[16:0]_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y111.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/Madd_n0479[16:0]_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y111.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ipchecksum_tmp&lt;11&gt;</twComp><twBEL>U12/basic_pat_gen/axi_pat_gen/Madd_n0479[16:0]_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y112.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/Madd_n0479[16:0]_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y112.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.153</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/Madd_ipchecksum_tmp[15]_GND_178_o_add_237_OUT_xor&lt;15&gt;_rt</twComp><twBEL>U12/basic_pat_gen/axi_pat_gen/Madd_n0479[16:0]_cy&lt;15&gt;</twBEL><twBEL>U12/basic_pat_gen/axi_pat_gen/ipchecksum_tmp_13</twBEL></twPathDel><twLogDel>3.069</twLogDel><twRouteDel>2.609</twRouteDel><twTotDel>5.678</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">U12/gtx_clk_bufg</twDestClk><twPctLog>54.1</twPctLog><twPctRoute>45.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_U12_clock_generator_clkout0 = PERIOD TIMEGRP &quot;U12_clock_generator_clkout0&quot;
        TS_v6_emac_gmii_core_clk_in / 6.25 HIGH 50% INPUT_JITTER 0.05 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_l/bram18_tdp_bl.bram18_tdp_bl (RAMB18_X5Y38.DIADI6), 1 path
</twPathRptBanner><twPathRpt anchorID="365"><twConstPath anchorID="366" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.024</twSlack><twSrc BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_bram_6</twSrc><twDest BELType="RAM">U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_l/bram18_tdp_bl.bram18_tdp_bl</twDest><twTotPathDel>0.160</twTotPathDel><twClkSkew dest = "0.584" src = "0.448">-0.136</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_bram_6</twSrc><twDest BELType='RAM'>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_l/bram18_tdp_bl.bram18_tdp_bl</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X110Y96.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">U12/gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X110Y96.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.115</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_bram&lt;7&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_bram_6</twBEL></twPathDel><twPathDel><twSite>RAMB18_X5Y38.DIADI6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.243</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_bram&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB18_X5Y38.RDCLK</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.198</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_l/bram18_tdp_bl.bram18_tdp_bl</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_l/bram18_tdp_bl.bram18_tdp_bl</twBEL></twPathDel><twLogDel>-0.083</twLogDel><twRouteDel>0.243</twRouteDel><twTotDel>0.160</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">U12/gtx_clk_bufg</twDestClk><twPctLog>-51.9</twPctLog><twPctRoute>151.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_l/bram18_tdp_bl.bram18_tdp_bl (RAMB18_X5Y38.DIADI0), 1 path
</twPathRptBanner><twPathRpt anchorID="367"><twConstPath anchorID="368" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.025</twSlack><twSrc BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_bram_0</twSrc><twDest BELType="RAM">U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_l/bram18_tdp_bl.bram18_tdp_bl</twDest><twTotPathDel>0.161</twTotPathDel><twClkSkew dest = "0.584" src = "0.448">-0.136</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_bram_0</twSrc><twDest BELType='RAM'>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_l/bram18_tdp_bl.bram18_tdp_bl</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X111Y96.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">U12/gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X111Y96.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_bram&lt;3&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_bram_0</twBEL></twPathDel><twPathDel><twSite>RAMB18_X5Y38.DIADI0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.261</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_bram&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB18_X5Y38.RDCLK</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.198</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_l/bram18_tdp_bl.bram18_tdp_bl</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_l/bram18_tdp_bl.bram18_tdp_bl</twBEL></twPathDel><twLogDel>-0.100</twLogDel><twRouteDel>0.261</twRouteDel><twTotDel>0.161</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">U12/gtx_clk_bufg</twDestClk><twPctLog>-62.1</twPctLog><twPctRoute>162.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl (RAMB18_X5Y39.DIADI0), 1 path
</twPathRptBanner><twPathRpt anchorID="369"><twConstPath anchorID="370" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.029</twSlack><twSrc BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_bram_0</twSrc><twDest BELType="RAM">U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl</twDest><twTotPathDel>0.165</twTotPathDel><twClkSkew dest = "0.584" src = "0.448">-0.136</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_bram_0</twSrc><twDest BELType='RAM'>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X111Y96.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">U12/gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X111Y96.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_bram&lt;3&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_bram_0</twBEL></twPathDel><twPathDel><twSite>RAMB18_X5Y39.DIADI0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.265</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_bram&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB18_X5Y39.CLKARDCLK</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.198</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl</twBEL></twPathDel><twLogDel>-0.100</twLogDel><twRouteDel>0.265</twRouteDel><twTotDel>0.165</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">U12/gtx_clk_bufg</twDestClk><twPctLog>-60.6</twPctLog><twPctRoute>160.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="371"><twPinLimitBanner>Component Switching Limit Checks: TS_U12_clock_generator_clkout0 = PERIOD TIMEGRP &quot;U12_clock_generator_clkout0&quot;
        TS_v6_emac_gmii_core_clk_in / 6.25 HIGH 50% INPUT_JITTER 0.05 ns;</twPinLimitBanner><twPinLimit anchorID="372" type="MINPERIOD" name="Trper_CLKA" slack="5.778" period="8.000" constraintValue="8.000" deviceLimit="2.222" freqLimit="450.045" physResource="U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl/CLKARDCLK" logResource="U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl/CLKARDCLK" locationPin="RAMB18_X5Y39.CLKARDCLK" clockNet="U12/gtx_clk_bufg"/><twPinLimit anchorID="373" type="MINPERIOD" name="Trper_CLKA" slack="5.778" period="8.000" constraintValue="8.000" deviceLimit="2.222" freqLimit="450.045" physResource="U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_l/bram18_tdp_bl.bram18_tdp_bl/CLKARDCLK" logResource="U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_l/bram18_tdp_bl.bram18_tdp_bl/CLKARDCLK" locationPin="RAMB18_X5Y38.RDCLK" clockNet="U12/gtx_clk_bufg"/><twPinLimit anchorID="374" type="MINPERIOD" name="Trper_CLKA" slack="5.778" period="8.000" constraintValue="8.000" deviceLimit="2.222" freqLimit="450.045" physResource="U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl/CLKBWRCLK" logResource="U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl/CLKBWRCLK" locationPin="RAMB18_X5Y45.CLKBWRCLK" clockNet="U12/gtx_clk_bufg"/></twPinLimitRpt></twConst><twConst anchorID="375" twConstType="PERIOD" ><twConstHead uID="33"><twConstName UCFConstName="" ScopeName="">TS_U12_clock_generator_clkout2 = PERIOD TIMEGRP &quot;U12_clock_generator_clkout2&quot;         TS_v6_emac_gmii_core_clk_in / 10 HIGH 50% INPUT_JITTER 0.05 ns;</twConstName><twItemCnt>25</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>25</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.761</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd2 (SLICE_X54Y113.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="376"><twConstPath anchorID="377" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.282</twSlack><twSrc BELType="FF">U12/v6emac_fifo_block/v6emac_block/idelayctrl_reset_gen/reset_sync2</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd2</twDest><twTotPathDel>2.475</twTotPathDel><twClkSkew dest = "1.499" src = "1.629">0.130</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.215" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.113</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U12/v6emac_fifo_block/v6emac_block/idelayctrl_reset_gen/reset_sync2</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X95Y111.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U12/refclk_bufg</twSrcClk><twPathDel><twSite>SLICE_X95Y111.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/idelayctrl_reset_sync</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/idelayctrl_reset_gen/reset_sync2</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y113.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.683</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/idelayctrl_reset_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y113.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/idelayctrl_reset</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd2</twBEL></twPathDel><twLogDel>0.792</twLogDel><twRouteDel>1.683</twRouteDel><twTotDel>2.475</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">U12/refclk_bufg</twDestClk><twPctLog>32.0</twPctLog><twPctRoute>68.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd4 (SLICE_X54Y113.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="378"><twConstPath anchorID="379" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.282</twSlack><twSrc BELType="FF">U12/v6emac_fifo_block/v6emac_block/idelayctrl_reset_gen/reset_sync2</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd4</twDest><twTotPathDel>2.475</twTotPathDel><twClkSkew dest = "1.499" src = "1.629">0.130</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.215" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.113</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U12/v6emac_fifo_block/v6emac_block/idelayctrl_reset_gen/reset_sync2</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd4</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X95Y111.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U12/refclk_bufg</twSrcClk><twPathDel><twSite>SLICE_X95Y111.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/idelayctrl_reset_sync</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/idelayctrl_reset_gen/reset_sync2</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y113.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.683</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/idelayctrl_reset_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y113.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/idelayctrl_reset</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd4</twBEL></twPathDel><twLogDel>0.792</twLogDel><twRouteDel>1.683</twRouteDel><twTotDel>2.475</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">U12/refclk_bufg</twDestClk><twPctLog>32.0</twPctLog><twPctRoute>68.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U12/v6emac_fifo_block/v6emac_block/idelayctrl_reset (SLICE_X54Y113.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="380"><twConstPath anchorID="381" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.282</twSlack><twSrc BELType="FF">U12/v6emac_fifo_block/v6emac_block/idelayctrl_reset_gen/reset_sync2</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/v6emac_block/idelayctrl_reset</twDest><twTotPathDel>2.475</twTotPathDel><twClkSkew dest = "1.499" src = "1.629">0.130</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.215" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.113</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U12/v6emac_fifo_block/v6emac_block/idelayctrl_reset_gen/reset_sync2</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/v6emac_block/idelayctrl_reset</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X95Y111.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U12/refclk_bufg</twSrcClk><twPathDel><twSite>SLICE_X95Y111.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/idelayctrl_reset_sync</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/idelayctrl_reset_gen/reset_sync2</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y113.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.683</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/idelayctrl_reset_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y113.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/idelayctrl_reset</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/idelayctrl_reset</twBEL></twPathDel><twLogDel>0.792</twLogDel><twRouteDel>1.683</twRouteDel><twTotDel>2.475</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">U12/refclk_bufg</twDestClk><twPctLog>32.0</twPctLog><twPctRoute>68.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_U12_clock_generator_clkout2 = PERIOD TIMEGRP &quot;U12_clock_generator_clkout2&quot;
        TS_v6_emac_gmii_core_clk_in / 10 HIGH 50% INPUT_JITTER 0.05 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd3 (SLICE_X54Y113.A5), 1 path
</twPathRptBanner><twPathRpt anchorID="382"><twConstPath anchorID="383" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.091</twSlack><twSrc BELType="FF">U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd2</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd3</twDest><twTotPathDel>0.091</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd2</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X54Y113.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">U12/refclk_bufg</twSrcClk><twPathDel><twSite>SLICE_X54Y113.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.115</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/idelayctrl_reset</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y113.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.077</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd2</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X54Y113.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.101</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/idelayctrl_reset</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd3-In111</twBEL><twBEL>U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd3</twBEL></twPathDel><twLogDel>0.014</twLogDel><twRouteDel>0.077</twRouteDel><twTotDel>0.091</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">U12/refclk_bufg</twDestClk><twPctLog>15.4</twPctLog><twPctRoute>84.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd1 (SLICE_X54Y113.D5), 1 path
</twPathRptBanner><twPathRpt anchorID="384"><twConstPath anchorID="385" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.096</twSlack><twSrc BELType="FF">U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd2</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd1</twDest><twTotPathDel>0.096</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd2</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X54Y113.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">U12/refclk_bufg</twSrcClk><twPathDel><twSite>SLICE_X54Y113.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.115</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/idelayctrl_reset</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y113.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.081</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd2</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X54Y113.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.100</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/idelayctrl_reset</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd1-In11</twBEL><twBEL>U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd1</twBEL></twPathDel><twLogDel>0.015</twLogDel><twRouteDel>0.081</twRouteDel><twTotDel>0.096</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">U12/refclk_bufg</twDestClk><twPctLog>15.6</twPctLog><twPctRoute>84.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd2 (SLICE_X54Y113.A5), 1 path
</twPathRptBanner><twPathRpt anchorID="386"><twConstPath anchorID="387" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.116</twSlack><twSrc BELType="FF">U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd2</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd2</twDest><twTotPathDel>0.116</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd2</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X54Y113.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">U12/refclk_bufg</twSrcClk><twPathDel><twSite>SLICE_X54Y113.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.115</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/idelayctrl_reset</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y113.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.077</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd2</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X54Y113.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.076</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/idelayctrl_reset</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd2-In11</twBEL><twBEL>U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd2</twBEL></twPathDel><twLogDel>0.039</twLogDel><twRouteDel>0.077</twRouteDel><twTotDel>0.116</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">U12/refclk_bufg</twDestClk><twPctLog>33.6</twPctLog><twPctRoute>66.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="388"><twPinLimitBanner>Component Switching Limit Checks: TS_U12_clock_generator_clkout2 = PERIOD TIMEGRP &quot;U12_clock_generator_clkout2&quot;
        TS_v6_emac_gmii_core_clk_in / 10 HIGH 50% INPUT_JITTER 0.05 ns;</twPinLimitBanner><twPinLimit anchorID="389" type="MINPERIOD" name="Tdlycper_REFCLK" slack="0.239" period="5.000" constraintValue="5.000" deviceLimit="4.761" freqLimit="210.040" physResource="U12/v6emac_fifo_block/v6emac_block/dlyctrl_MapLib_replicate11/REFCLK" logResource="U12/v6emac_fifo_block/v6emac_block/dlyctrl_MapLib_replicate11/REFCLK" locationPin="IDELAYCTRL_X0Y2.REFCLK" clockNet="U12/refclk_bufg"/><twPinLimit anchorID="390" type="MINPERIOD" name="Tbcper_I" slack="3.571" period="5.000" constraintValue="5.000" deviceLimit="1.429" freqLimit="699.790" physResource="U12/clock_generator/clkout3_buf/I0" logResource="U12/clock_generator/clkout3_buf/I0" locationPin="BUFGCTRL_X0Y29.I0" clockNet="U12/clock_generator/clkout2"/><twPinLimit anchorID="391" type="MINHIGHPULSE" name="Trpw" slack="4.168" period="5.000" constraintValue="2.500" deviceLimit="0.416" physResource="U12/v6emac_fifo_block/v6emac_block/idelayctrl_reset/SR" logResource="U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd3/SR" locationPin="SLICE_X54Y113.SR" clockNet="U12/v6emac_fifo_block/v6emac_block/idelayctrl_reset_sync"/></twPinLimitRpt></twConst><twConst anchorID="392" twConstType="PERIOD" ><twConstHead uID="34"><twConstName UCFConstName="" ScopeName="">TS_U0_CLK_RESET_INTERFACE_U0_clkout3_0 = PERIOD TIMEGRP         &quot;U0_CLK_RESET_INTERFACE_U0_clkout3_0&quot; TS_clk_n / 0.5 PHASE -1.6665 ns         LOW 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.805</twMinPer></twConstHead><twPinLimitRpt anchorID="393"><twPinLimitBanner>Component Switching Limit Checks: TS_U0_CLK_RESET_INTERFACE_U0_clkout3_0 = PERIOD TIMEGRP
        &quot;U0_CLK_RESET_INTERFACE_U0_clkout3_0&quot; TS_clk_n / 0.5 PHASE -1.6665 ns
        LOW 50%;</twPinLimitBanner><twPinLimit anchorID="394" type="MINPERIOD" name="Tdspper_AREG_PREG_MULT" slack="2.861" period="6.666" constraintValue="6.666" deviceLimit="3.805" freqLimit="262.812" physResource="U3_Cal_IQUV_V2/Cal_R_POWER/mult_re_re0/blk00000001/blk00000004/CLK" logResource="U3_Cal_IQUV_V2/Cal_R_POWER/mult_re_re0/blk00000001/blk00000004/CLK" locationPin="DSP48_X5Y49.CLK" clockNet="clk_150M"/><twPinLimit anchorID="395" type="MINPERIOD" name="Tdspper_AREG_PREG_MULT" slack="2.861" period="6.666" constraintValue="6.666" deviceLimit="3.805" freqLimit="262.812" physResource="U3_Cal_IQUV_V2/Cal_R_POWER/mult_im_im0/blk00000001/blk00000004/CLK" logResource="U3_Cal_IQUV_V2/Cal_R_POWER/mult_im_im0/blk00000001/blk00000004/CLK" locationPin="DSP48_X5Y51.CLK" clockNet="clk_150M"/><twPinLimit anchorID="396" type="MINPERIOD" name="Tdspper_AREG_PREG_MULT" slack="2.861" period="6.666" constraintValue="6.666" deviceLimit="3.805" freqLimit="262.812" physResource="U3_Cal_IQUV_V2/Cal_L_POWER/mult_re_re0/blk00000001/blk00000004/CLK" logResource="U3_Cal_IQUV_V2/Cal_L_POWER/mult_re_re0/blk00000001/blk00000004/CLK" locationPin="DSP48_X4Y59.CLK" clockNet="clk_150M"/></twPinLimitRpt></twConst><twConst anchorID="397" twConstType="PERIOD" ><twConstHead uID="35"><twConstName UCFConstName="" ScopeName="">TS_U0_CLK_RESET_INTERFACE_U0_clkout1_0 = PERIOD TIMEGRP         &quot;U0_CLK_RESET_INTERFACE_U0_clkout1_0&quot; TS_clk_n / 0.1 PHASE -14.9985 ns         LOW 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>12.500</twMinPer></twConstHead><twPinLimitRpt anchorID="398"><twPinLimitBanner>Component Switching Limit Checks: TS_U0_CLK_RESET_INTERFACE_U0_clkout1_0 = PERIOD TIMEGRP
        &quot;U0_CLK_RESET_INTERFACE_U0_clkout1_0&quot; TS_clk_n / 0.1 PHASE -14.9985 ns
        LOW 50%;</twPinLimitBanner><twPinLimit anchorID="399" type="MINPERIOD" name="Tmon_DCLK" slack="20.830" period="33.330" constraintValue="33.330" deviceLimit="12.500" freqLimit="80.000" physResource="U13/SYSMON_INST/DCLK" logResource="U13/SYSMON_INST/DCLK" locationPin="SYSMON_X0Y0.DCLK" clockNet="clk_30M"/><twPinLimit anchorID="400" type="MINPERIOD" name="Tbcper_I" slack="31.901" period="33.330" constraintValue="33.330" deviceLimit="1.429" freqLimit="699.790" physResource="U0_CLK_RESET_INTERFACE/U0/clkout2_buf/I0" logResource="U0_CLK_RESET_INTERFACE/U0/clkout2_buf/I0" locationPin="BUFGCTRL_X0Y1.I0" clockNet="U0_CLK_RESET_INTERFACE/U0/clkout1"/><twPinLimit anchorID="401" type="MAXPERIOD" name="Tbcper_I" slack="966.670" period="33.330" constraintValue="33.330" deviceLimit="1000.000" freqLimit="1.000" physResource="U0_CLK_RESET_INTERFACE/U0/clkout2_buf/I0" logResource="U0_CLK_RESET_INTERFACE/U0/clkout2_buf/I0" locationPin="BUFGCTRL_X0Y1.I0" clockNet="U0_CLK_RESET_INTERFACE/U0/clkout1"/></twPinLimitRpt></twConst><twConst anchorID="402" twConstType="PERIOD" ><twConstHead uID="36"><twConstName UCFConstName="" ScopeName="">TS_U0_CLK_RESET_INTERFACE_U0_clkout2_0 = PERIOD TIMEGRP         &quot;U0_CLK_RESET_INTERFACE_U0_clkout2_0&quot; TS_clk_n LOW 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.222</twMinPer></twConstHead><twPinLimitRpt anchorID="403"><twPinLimitBanner>Component Switching Limit Checks: TS_U0_CLK_RESET_INTERFACE_U0_clkout2_0 = PERIOD TIMEGRP
        &quot;U0_CLK_RESET_INTERFACE_U0_clkout2_0&quot; TS_clk_n LOW 50%;</twPinLimitBanner><twPinLimit anchorID="404" type="MINPERIOD" name="Trper_CLKA" slack="1.111" period="3.333" constraintValue="3.333" deviceLimit="2.222" freqLimit="450.045" physResource="U1_adc_if_check_snap/U_adc_snap_buffer/U_adc_snap_ram_psr/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKL" logResource="U1_adc_if_check_snap/U_adc_snap_buffer/U_adc_snap_ram_psr/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKL" locationPin="RAMB36_X3Y22.CLKARDCLKL" clockNet="clk_300M"/><twPinLimit anchorID="405" type="MINPERIOD" name="Trper_CLKB" slack="1.111" period="3.333" constraintValue="3.333" deviceLimit="2.222" freqLimit="450.045" physResource="U1_adc_if_check_snap/U_adc_snap_buffer/U_adc_snap_ram_psr/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL" logResource="U1_adc_if_check_snap/U_adc_snap_buffer/U_adc_snap_ram_psr/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL" locationPin="RAMB36_X3Y22.CLKBWRCLKL" clockNet="clk_300M"/><twPinLimit anchorID="406" type="MINPERIOD" name="Trper_CLKA" slack="1.111" period="3.333" constraintValue="3.333" deviceLimit="2.222" freqLimit="450.045" physResource="U1_adc_if_check_snap/U_adc_snap_buffer/U_adc_snap_ram_psr/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKL" logResource="U1_adc_if_check_snap/U_adc_snap_buffer/U_adc_snap_ram_psr/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKL" locationPin="RAMB36_X3Y20.CLKARDCLKL" clockNet="clk_300M"/></twPinLimitRpt></twConst><twConst anchorID="407" twConstType="PERIOD" ><twConstHead uID="37"><twConstName UCFConstName="" ScopeName="">TS_U0_CLK_RESET_INTERFACE_U0_clkout3 = PERIOD TIMEGRP         &quot;U0_CLK_RESET_INTERFACE_U0_clkout3&quot; TS_clk_p / 0.5 HIGH 50%;</twConstName><twItemCnt>235355</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>55521</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>6.469</twMinPer></twConstHead><twPathRptBanner iPaths="856" iCriticalPaths="0" sType="EndPoint">Paths for end point U8_de_disp/power_com_in_13 (SLICE_X132Y196.B4), 856 paths
</twPathRptBanner><twPathRpt anchorID="408"><twConstPath anchorID="409" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.197</twSlack><twSrc BELType="RAM">U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twSrc><twDest BELType="FF">U8_de_disp/power_com_in_13</twDest><twTotPathDel>6.216</twTotPathDel><twClkSkew dest = "0.952" src = "1.139">0.187</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.112" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.066</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twSrc><twDest BELType='FF'>U8_de_disp/power_com_in_13</twDest><twLogLvls>6</twLogLvls><twSrcSite>RAMB36_X5Y36.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_150M</twSrcClk><twPathDel><twSite>RAMB36_X5Y36.DOBDO0</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.073</twDelInfo><twComp>U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twComp><twBEL>U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X132Y176.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.498</twDelInfo><twComp>U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_doutb&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X132Y176.BMUX</twSite><twDelType>Topdb</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>power_com_out&lt;0&gt;</twComp><twBEL>U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_6</twBEL><twBEL>U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_4_f7</twBEL><twBEL>U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f8</twBEL></twPathDel><twPathDel><twSite>SLICE_X133Y193.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.972</twDelInfo><twComp>U8_de_disp/power_com_out_reg&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X133Y193.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>U8_de_disp/en_in_sync_reg</twComp><twBEL>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_lut&lt;0&gt;</twBEL><twBEL>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X133Y194.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X133Y194.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>U8_de_disp/output_en_reg</twComp><twBEL>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X133Y195.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X133Y195.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;11&gt;</twComp><twBEL>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X133Y196.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X133Y196.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.273</twDelInfo><twComp>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;15&gt;</twComp><twBEL>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X132Y196.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.393</twDelInfo><twComp>U8_de_disp/power_com_in[23]_power_com_out_reg[23]_mux_106_OUT&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X132Y196.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>U8_de_disp/power_com_in&lt;11&gt;</twComp><twBEL>U8_de_disp/lut1949_14099</twBEL><twBEL>U8_de_disp/power_com_in_13</twBEL></twPathDel><twLogDel>3.353</twLogDel><twRouteDel>2.863</twRouteDel><twTotDel>6.216</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">clk_150M</twDestClk><twPctLog>53.9</twPctLog><twPctRoute>46.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="410"><twConstPath anchorID="411" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.251</twSlack><twSrc BELType="RAM">U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twSrc><twDest BELType="FF">U8_de_disp/power_com_in_13</twDest><twTotPathDel>6.147</twTotPathDel><twClkSkew dest = "0.952" src = "1.154">0.202</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.112" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.066</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twSrc><twDest BELType='FF'>U8_de_disp/power_com_in_13</twDest><twLogLvls>6</twLogLvls><twSrcSite>RAMB36_X7Y33.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_150M</twSrcClk><twPathDel><twSite>RAMB36_X7Y33.DOBDO3</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.073</twDelInfo><twComp>U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twComp><twBEL>U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X132Y180.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.378</twDelInfo><twComp>U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.ram_doutb&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X132Y180.BMUX</twSite><twDelType>Topcb</twDelType><twDelInfo twEdge="twRising">0.417</twDelInfo><twComp>power_com_out&lt;3&gt;</twComp><twBEL>U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_523</twBEL><twBEL>U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_4_f7_10</twBEL><twBEL>U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f8_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X133Y193.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.110</twDelInfo><twComp>U8_de_disp/power_com_out_reg&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X133Y193.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>U8_de_disp/en_in_sync_reg</twComp><twBEL>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_lut&lt;3&gt;</twBEL><twBEL>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X133Y194.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X133Y194.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>U8_de_disp/output_en_reg</twComp><twBEL>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X133Y195.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X133Y195.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;11&gt;</twComp><twBEL>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X133Y196.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X133Y196.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.273</twDelInfo><twComp>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;15&gt;</twComp><twBEL>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X132Y196.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.393</twDelInfo><twComp>U8_de_disp/power_com_in[23]_power_com_out_reg[23]_mux_106_OUT&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X132Y196.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>U8_de_disp/power_com_in&lt;11&gt;</twComp><twBEL>U8_de_disp/lut1949_14099</twBEL><twBEL>U8_de_disp/power_com_in_13</twBEL></twPathDel><twLogDel>3.266</twLogDel><twRouteDel>2.881</twRouteDel><twTotDel>6.147</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">clk_150M</twDestClk><twPctLog>53.1</twPctLog><twPctRoute>46.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="412"><twConstPath anchorID="413" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.304</twSlack><twSrc BELType="RAM">U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twSrc><twDest BELType="FF">U8_de_disp/power_com_in_13</twDest><twTotPathDel>6.101</twTotPathDel><twClkSkew dest = "0.952" src = "1.147">0.195</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.112" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.066</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twSrc><twDest BELType='FF'>U8_de_disp/power_com_in_13</twDest><twLogLvls>6</twLogLvls><twSrcSite>RAMB36_X5Y37.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_150M</twSrcClk><twPathDel><twSite>RAMB36_X5Y37.DOBDO0</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.073</twDelInfo><twComp>U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twComp><twBEL>U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X132Y176.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.402</twDelInfo><twComp>U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.ram_doutb&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X132Y176.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.395</twDelInfo><twComp>power_com_out&lt;0&gt;</twComp><twBEL>U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_4</twBEL><twBEL>U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_3_f7</twBEL><twBEL>U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f8</twBEL></twPathDel><twPathDel><twSite>SLICE_X133Y193.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.972</twDelInfo><twComp>U8_de_disp/power_com_out_reg&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X133Y193.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>U8_de_disp/en_in_sync_reg</twComp><twBEL>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_lut&lt;0&gt;</twBEL><twBEL>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X133Y194.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X133Y194.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>U8_de_disp/output_en_reg</twComp><twBEL>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X133Y195.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X133Y195.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;11&gt;</twComp><twBEL>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X133Y196.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X133Y196.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.273</twDelInfo><twComp>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;15&gt;</twComp><twBEL>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X132Y196.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.393</twDelInfo><twComp>U8_de_disp/power_com_in[23]_power_com_out_reg[23]_mux_106_OUT&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X132Y196.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>U8_de_disp/power_com_in&lt;11&gt;</twComp><twBEL>U8_de_disp/lut1949_14099</twBEL><twBEL>U8_de_disp/power_com_in_13</twBEL></twPathDel><twLogDel>3.334</twLogDel><twRouteDel>2.767</twRouteDel><twTotDel>6.101</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">clk_150M</twDestClk><twPctLog>54.6</twPctLog><twPctRoute>45.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1096" iCriticalPaths="0" sType="EndPoint">Paths for end point U8_de_disp/power_com_in_17 (SLICE_X133Y198.C6), 1096 paths
</twPathRptBanner><twPathRpt anchorID="414"><twConstPath anchorID="415" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.241</twSlack><twSrc BELType="RAM">U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twSrc><twDest BELType="FF">U8_de_disp/power_com_in_17</twDest><twTotPathDel>6.172</twTotPathDel><twClkSkew dest = "0.952" src = "1.139">0.187</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.112" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.066</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twSrc><twDest BELType='FF'>U8_de_disp/power_com_in_17</twDest><twLogLvls>7</twLogLvls><twSrcSite>RAMB36_X5Y36.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_150M</twSrcClk><twPathDel><twSite>RAMB36_X5Y36.DOBDO0</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.073</twDelInfo><twComp>U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twComp><twBEL>U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X132Y176.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.498</twDelInfo><twComp>U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_doutb&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X132Y176.BMUX</twSite><twDelType>Topdb</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>power_com_out&lt;0&gt;</twComp><twBEL>U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_6</twBEL><twBEL>U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_4_f7</twBEL><twBEL>U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f8</twBEL></twPathDel><twPathDel><twSite>SLICE_X133Y193.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.972</twDelInfo><twComp>U8_de_disp/power_com_out_reg&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X133Y193.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>U8_de_disp/en_in_sync_reg</twComp><twBEL>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_lut&lt;0&gt;</twBEL><twBEL>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X133Y194.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X133Y194.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>U8_de_disp/output_en_reg</twComp><twBEL>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X133Y195.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X133Y195.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;11&gt;</twComp><twBEL>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X133Y196.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X133Y196.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;15&gt;</twComp><twBEL>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X133Y197.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X133Y197.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.273</twDelInfo><twComp>U8_de_disp/output_en</twComp><twBEL>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X133Y198.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>U8_de_disp/power_com_in[23]_power_com_out_reg[23]_mux_106_OUT&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X133Y198.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>U8_de_disp/power_com_in&lt;17&gt;</twComp><twBEL>U8_de_disp/lut2014_14111</twBEL><twBEL>U8_de_disp/power_com_in_17</twBEL></twPathDel><twLogDel>3.476</twLogDel><twRouteDel>2.696</twRouteDel><twTotDel>6.172</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">clk_150M</twDestClk><twPctLog>56.3</twPctLog><twPctRoute>43.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="416"><twConstPath anchorID="417" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.295</twSlack><twSrc BELType="RAM">U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twSrc><twDest BELType="FF">U8_de_disp/power_com_in_17</twDest><twTotPathDel>6.103</twTotPathDel><twClkSkew dest = "0.952" src = "1.154">0.202</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.112" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.066</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twSrc><twDest BELType='FF'>U8_de_disp/power_com_in_17</twDest><twLogLvls>7</twLogLvls><twSrcSite>RAMB36_X7Y33.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_150M</twSrcClk><twPathDel><twSite>RAMB36_X7Y33.DOBDO3</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.073</twDelInfo><twComp>U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twComp><twBEL>U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X132Y180.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.378</twDelInfo><twComp>U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.ram_doutb&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X132Y180.BMUX</twSite><twDelType>Topcb</twDelType><twDelInfo twEdge="twRising">0.417</twDelInfo><twComp>power_com_out&lt;3&gt;</twComp><twBEL>U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_523</twBEL><twBEL>U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_4_f7_10</twBEL><twBEL>U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f8_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X133Y193.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.110</twDelInfo><twComp>U8_de_disp/power_com_out_reg&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X133Y193.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>U8_de_disp/en_in_sync_reg</twComp><twBEL>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_lut&lt;3&gt;</twBEL><twBEL>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X133Y194.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X133Y194.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>U8_de_disp/output_en_reg</twComp><twBEL>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X133Y195.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X133Y195.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;11&gt;</twComp><twBEL>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X133Y196.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X133Y196.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;15&gt;</twComp><twBEL>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X133Y197.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X133Y197.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.273</twDelInfo><twComp>U8_de_disp/output_en</twComp><twBEL>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X133Y198.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>U8_de_disp/power_com_in[23]_power_com_out_reg[23]_mux_106_OUT&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X133Y198.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>U8_de_disp/power_com_in&lt;17&gt;</twComp><twBEL>U8_de_disp/lut2014_14111</twBEL><twBEL>U8_de_disp/power_com_in_17</twBEL></twPathDel><twLogDel>3.389</twLogDel><twRouteDel>2.714</twRouteDel><twTotDel>6.103</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">clk_150M</twDestClk><twPctLog>55.5</twPctLog><twPctRoute>44.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="418"><twConstPath anchorID="419" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.348</twSlack><twSrc BELType="RAM">U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twSrc><twDest BELType="FF">U8_de_disp/power_com_in_17</twDest><twTotPathDel>6.057</twTotPathDel><twClkSkew dest = "0.952" src = "1.147">0.195</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.112" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.066</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twSrc><twDest BELType='FF'>U8_de_disp/power_com_in_17</twDest><twLogLvls>7</twLogLvls><twSrcSite>RAMB36_X5Y37.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_150M</twSrcClk><twPathDel><twSite>RAMB36_X5Y37.DOBDO0</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.073</twDelInfo><twComp>U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twComp><twBEL>U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X132Y176.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.402</twDelInfo><twComp>U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.ram_doutb&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X132Y176.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.395</twDelInfo><twComp>power_com_out&lt;0&gt;</twComp><twBEL>U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_4</twBEL><twBEL>U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_3_f7</twBEL><twBEL>U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f8</twBEL></twPathDel><twPathDel><twSite>SLICE_X133Y193.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.972</twDelInfo><twComp>U8_de_disp/power_com_out_reg&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X133Y193.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>U8_de_disp/en_in_sync_reg</twComp><twBEL>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_lut&lt;0&gt;</twBEL><twBEL>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X133Y194.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X133Y194.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>U8_de_disp/output_en_reg</twComp><twBEL>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X133Y195.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X133Y195.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;11&gt;</twComp><twBEL>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X133Y196.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X133Y196.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;15&gt;</twComp><twBEL>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X133Y197.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X133Y197.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.273</twDelInfo><twComp>U8_de_disp/output_en</twComp><twBEL>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X133Y198.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>U8_de_disp/power_com_in[23]_power_com_out_reg[23]_mux_106_OUT&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X133Y198.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>U8_de_disp/power_com_in&lt;17&gt;</twComp><twBEL>U8_de_disp/lut2014_14111</twBEL><twBEL>U8_de_disp/power_com_in_17</twBEL></twPathDel><twLogDel>3.457</twLogDel><twRouteDel>2.600</twRouteDel><twTotDel>6.057</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">clk_150M</twDestClk><twPctLog>57.1</twPctLog><twPctRoute>42.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="26" iCriticalPaths="0" sType="EndPoint">Paths for end point U5_Acc_IQUV/Acc_U0/num_acc_reg_8 (SLICE_X58Y117.SR), 26 paths
</twPathRptBanner><twPathRpt anchorID="420"><twConstPath anchorID="421" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.256</twSlack><twSrc BELType="FF">U4_Pre_Digital_Gain/Digital_Gain_I/cnt_sync_out_3</twSrc><twDest BELType="FF">U5_Acc_IQUV/Acc_U0/num_acc_reg_8</twDest><twTotPathDel>6.218</twTotPathDel><twClkSkew dest = "1.515" src = "1.641">0.126</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.112" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.066</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U4_Pre_Digital_Gain/Digital_Gain_I/cnt_sync_out_3</twSrc><twDest BELType='FF'>U5_Acc_IQUV/Acc_U0/num_acc_reg_8</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X89Y129.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_150M</twSrcClk><twPathDel><twSite>SLICE_X89Y129.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>cnt_sync_pre_digital_gain&lt;3&gt;</twComp><twBEL>U4_Pre_Digital_Gain/Digital_Gain_I/cnt_sync_out_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y125.A2</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">2.980</twDelInfo><twComp>cnt_sync_pre_digital_gain&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y125.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U5_Acc_IQUV/Acc_U0/lut1227_12944</twComp><twBEL>U5_Acc_IQUV/Acc_U0/lut1227_12944</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y120.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.934</twDelInfo><twComp>U5_Acc_IQUV/Acc_U0/lut1227_12944</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y120.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U5_Acc_IQUV/Acc_U0/][769_12880</twComp><twBEL>U5_Acc_IQUV/Acc_U0/lut1228_12945</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y120.B3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.351</twDelInfo><twComp>U5_Acc_IQUV/Acc_U0/lut1228_12945</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y120.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.186</twDelInfo><twComp>U5_Acc_IQUV/Acc_U0/][769_12880</twComp><twBEL>U5_Acc_IQUV/Acc_U0/lut1229_12946</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y117.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.781</twDelInfo><twComp>U5_Acc_IQUV/Acc_U0/][897_12947</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y117.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.513</twDelInfo><twComp>U5_Acc_IQUV/Acc_U0/num_acc_reg&lt;11&gt;</twComp><twBEL>U5_Acc_IQUV/Acc_U0/num_acc_reg_8</twBEL></twPathDel><twLogDel>1.172</twLogDel><twRouteDel>5.046</twRouteDel><twTotDel>6.218</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">clk_150M</twDestClk><twPctLog>18.8</twPctLog><twPctRoute>81.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="422"><twConstPath anchorID="423" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.906</twSlack><twSrc BELType="FF">U4_Pre_Digital_Gain/Digital_Gain_I/cnt_sync_out_5</twSrc><twDest BELType="FF">U5_Acc_IQUV/Acc_U0/num_acc_reg_8</twDest><twTotPathDel>4.568</twTotPathDel><twClkSkew dest = "1.515" src = "1.641">0.126</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.112" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.066</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U4_Pre_Digital_Gain/Digital_Gain_I/cnt_sync_out_5</twSrc><twDest BELType='FF'>U5_Acc_IQUV/Acc_U0/num_acc_reg_8</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X89Y129.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_150M</twSrcClk><twPathDel><twSite>SLICE_X89Y129.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.420</twDelInfo><twComp>cnt_sync_pre_digital_gain&lt;3&gt;</twComp><twBEL>U4_Pre_Digital_Gain/Digital_Gain_I/cnt_sync_out_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y125.A1</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.247</twDelInfo><twComp>cnt_sync_pre_digital_gain&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y125.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U5_Acc_IQUV/Acc_U0/lut1227_12944</twComp><twBEL>U5_Acc_IQUV/Acc_U0/lut1227_12944</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y120.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.934</twDelInfo><twComp>U5_Acc_IQUV/Acc_U0/lut1227_12944</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y120.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U5_Acc_IQUV/Acc_U0/][769_12880</twComp><twBEL>U5_Acc_IQUV/Acc_U0/lut1228_12945</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y120.B3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.351</twDelInfo><twComp>U5_Acc_IQUV/Acc_U0/lut1228_12945</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y120.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.186</twDelInfo><twComp>U5_Acc_IQUV/Acc_U0/][769_12880</twComp><twBEL>U5_Acc_IQUV/Acc_U0/lut1229_12946</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y117.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.781</twDelInfo><twComp>U5_Acc_IQUV/Acc_U0/][897_12947</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y117.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.513</twDelInfo><twComp>U5_Acc_IQUV/Acc_U0/num_acc_reg&lt;11&gt;</twComp><twBEL>U5_Acc_IQUV/Acc_U0/num_acc_reg_8</twBEL></twPathDel><twLogDel>1.255</twLogDel><twRouteDel>3.313</twRouteDel><twTotDel>4.568</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">clk_150M</twDestClk><twPctLog>27.5</twPctLog><twPctRoute>72.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="424"><twConstPath anchorID="425" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.010</twSlack><twSrc BELType="FF">U4_Pre_Digital_Gain/Digital_Gain_I/cnt_sync_out_0</twSrc><twDest BELType="FF">U5_Acc_IQUV/Acc_U0/num_acc_reg_8</twDest><twTotPathDel>4.464</twTotPathDel><twClkSkew dest = "1.515" src = "1.641">0.126</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.112" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.066</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U4_Pre_Digital_Gain/Digital_Gain_I/cnt_sync_out_0</twSrc><twDest BELType='FF'>U5_Acc_IQUV/Acc_U0/num_acc_reg_8</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X89Y129.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_150M</twSrcClk><twPathDel><twSite>SLICE_X89Y129.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>cnt_sync_pre_digital_gain&lt;3&gt;</twComp><twBEL>U4_Pre_Digital_Gain/Digital_Gain_I/cnt_sync_out_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y120.A6</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">2.228</twDelInfo><twComp>cnt_sync_pre_digital_gain&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y120.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U5_Acc_IQUV/Acc_U0/][769_12880</twComp><twBEL>U5_Acc_IQUV/Acc_U0/lut1228_12945</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y120.B3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.351</twDelInfo><twComp>U5_Acc_IQUV/Acc_U0/lut1228_12945</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y120.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.186</twDelInfo><twComp>U5_Acc_IQUV/Acc_U0/][769_12880</twComp><twBEL>U5_Acc_IQUV/Acc_U0/lut1229_12946</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y117.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.781</twDelInfo><twComp>U5_Acc_IQUV/Acc_U0/][897_12947</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y117.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.513</twDelInfo><twComp>U5_Acc_IQUV/Acc_U0/num_acc_reg&lt;11&gt;</twComp><twBEL>U5_Acc_IQUV/Acc_U0/num_acc_reg_8</twBEL></twPathDel><twLogDel>1.104</twLogDel><twRouteDel>3.360</twRouteDel><twTotDel>4.464</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">clk_150M</twDestClk><twPctLog>24.7</twPctLog><twPctRoute>75.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_U0_CLK_RESET_INTERFACE_U0_clkout3 = PERIOD TIMEGRP
        &quot;U0_CLK_RESET_INTERFACE_U0_clkout3&quot; TS_clk_p / 0.5 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U2_fft_150M/FFT_150M_L/blk00000001/blk0000317d/DSP48E1 (DSP48_X1Y65.B10), 1 path
</twPathRptBanner><twPathRpt anchorID="426"><twConstPath anchorID="427" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.007</twSlack><twSrc BELType="FF">U2_fft_150M/FFT_150M_L/blk00000001/blk00000a86</twSrc><twDest BELType="DSP">U2_fft_150M/FFT_150M_L/blk00000001/blk0000317d/DSP48E1</twDest><twTotPathDel>0.174</twTotPathDel><twClkSkew dest = "0.817" src = "0.650">-0.167</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U2_fft_150M/FFT_150M_L/blk00000001/blk00000a86</twSrc><twDest BELType='DSP'>U2_fft_150M/FFT_150M_L/blk00000001/blk0000317d/DSP48E1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X18Y158.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.666">clk_150M</twSrcClk><twPathDel><twSite>SLICE_X18Y158.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.115</twDelInfo><twComp>U2_fft_150M/FFT_150M_L/blk00000001/sig00000413</twComp><twBEL>U2_fft_150M/FFT_150M_L/blk00000001/blk00000a86</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y65.B10</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>U2_fft_150M/FFT_150M_L/blk00000001/sig00000413</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>DSP48_X1Y65.CLK</twSite><twDelType>Tdspckd_B_BREG</twDelType><twDelInfo twEdge="twFalling">-0.141</twDelInfo><twComp>U2_fft_150M/FFT_150M_L/blk00000001/blk0000317d/DSP48E1</twComp><twBEL>U2_fft_150M/FFT_150M_L/blk00000001/blk0000317d/DSP48E1</twBEL></twPathDel><twLogDel>-0.026</twLogDel><twRouteDel>0.200</twRouteDel><twTotDel>0.174</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">clk_150M</twDestClk><twPctLog>-14.9</twPctLog><twPctRoute>114.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U2_fft_150M/FFT_150M_L/blk00000001/blk0000082f/blk00000864/RAMB18E1 (RAMB18_X1Y64.DIADI0), 1 path
</twPathRptBanner><twPathRpt anchorID="428"><twConstPath anchorID="429" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.008</twSlack><twSrc BELType="FF">U2_fft_150M/FFT_150M_L/blk00000001/blk00000789</twSrc><twDest BELType="RAM">U2_fft_150M/FFT_150M_L/blk00000001/blk0000082f/blk00000864/RAMB18E1</twDest><twTotPathDel>0.229</twTotPathDel><twClkSkew dest = "0.864" src = "0.643">-0.221</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U2_fft_150M/FFT_150M_L/blk00000001/blk00000789</twSrc><twDest BELType='RAM'>U2_fft_150M/FFT_150M_L/blk00000001/blk0000082f/blk00000864/RAMB18E1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X23Y158.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.666">clk_150M</twSrcClk><twPathDel><twSite>SLICE_X23Y158.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.128</twDelInfo><twComp>U2_fft_150M/FFT_150M_L/blk00000001/sig0000096e</twComp><twBEL>U2_fft_150M/FFT_150M_L/blk00000001/blk00000789</twBEL></twPathDel><twPathDel><twSite>RAMB18_X1Y64.DIADI0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.299</twDelInfo><twComp>U2_fft_150M/FFT_150M_L/blk00000001/sig0000096b</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB18_X1Y64.WRCLK</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.198</twDelInfo><twComp>U2_fft_150M/FFT_150M_L/blk00000001/blk0000082f/blk00000864/RAMB18E1</twComp><twBEL>U2_fft_150M/FFT_150M_L/blk00000001/blk0000082f/blk00000864/RAMB18E1</twBEL></twPathDel><twLogDel>-0.070</twLogDel><twRouteDel>0.299</twRouteDel><twTotDel>0.229</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">clk_150M</twDestClk><twPctLog>-30.6</twPctLog><twPctRoute>130.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U2_fft_150M/FFT_150M_L/blk00000001/blk00002e50/blk00002e53/RAMB18E1 (RAMB18_X3Y48.DIADI12), 1 path
</twPathRptBanner><twPathRpt anchorID="430"><twConstPath anchorID="431" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.009</twSlack><twSrc BELType="FF">U2_fft_150M/FFT_150M_L/blk00000001/sig00000221</twSrc><twDest BELType="RAM">U2_fft_150M/FFT_150M_L/blk00000001/blk00002e50/blk00002e53/RAMB18E1</twDest><twTotPathDel>0.175</twTotPathDel><twClkSkew dest = "0.830" src = "0.664">-0.166</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U2_fft_150M/FFT_150M_L/blk00000001/sig00000221</twSrc><twDest BELType='RAM'>U2_fft_150M/FFT_150M_L/blk00000001/blk00002e50/blk00002e53/RAMB18E1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X54Y118.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.666">clk_150M</twSrcClk><twPathDel><twSite>SLICE_X54Y118.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.148</twDelInfo><twComp>U2_fft_150M/FFT_150M_L/blk00000001/sig00000223</twComp><twBEL>U2_fft_150M/FFT_150M_L/blk00000001/sig00000221</twBEL></twPathDel><twPathDel><twSite>RAMB18_X3Y48.DIADI12</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.225</twDelInfo><twComp>U2_fft_150M/FFT_150M_L/blk00000001/sig00000221</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB18_X3Y48.WRCLK</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.198</twDelInfo><twComp>U2_fft_150M/FFT_150M_L/blk00000001/blk00002e50/blk00002e53/RAMB18E1</twComp><twBEL>U2_fft_150M/FFT_150M_L/blk00000001/blk00002e50/blk00002e53/RAMB18E1</twBEL></twPathDel><twLogDel>-0.050</twLogDel><twRouteDel>0.225</twRouteDel><twTotDel>0.175</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">clk_150M</twDestClk><twPctLog>-28.6</twPctLog><twPctRoute>128.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="432"><twPinLimitBanner>Component Switching Limit Checks: TS_U0_CLK_RESET_INTERFACE_U0_clkout3 = PERIOD TIMEGRP
        &quot;U0_CLK_RESET_INTERFACE_U0_clkout3&quot; TS_clk_p / 0.5 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="433" type="MINPERIOD" name="Tdspper_AREG_PREG_MULT" slack="2.861" period="6.666" constraintValue="6.666" deviceLimit="3.805" freqLimit="262.812" physResource="U3_Cal_IQUV_V2/Cal_R_POWER/mult_re_re0/blk00000001/blk00000004/CLK" logResource="U3_Cal_IQUV_V2/Cal_R_POWER/mult_re_re0/blk00000001/blk00000004/CLK" locationPin="DSP48_X5Y49.CLK" clockNet="clk_150M"/><twPinLimit anchorID="434" type="MINPERIOD" name="Tdspper_AREG_PREG_MULT" slack="2.861" period="6.666" constraintValue="6.666" deviceLimit="3.805" freqLimit="262.812" physResource="U3_Cal_IQUV_V2/Cal_R_POWER/mult_im_im0/blk00000001/blk00000004/CLK" logResource="U3_Cal_IQUV_V2/Cal_R_POWER/mult_im_im0/blk00000001/blk00000004/CLK" locationPin="DSP48_X5Y51.CLK" clockNet="clk_150M"/><twPinLimit anchorID="435" type="MINPERIOD" name="Tdspper_AREG_PREG_MULT" slack="2.861" period="6.666" constraintValue="6.666" deviceLimit="3.805" freqLimit="262.812" physResource="U3_Cal_IQUV_V2/Cal_L_POWER/mult_re_re0/blk00000001/blk00000004/CLK" logResource="U3_Cal_IQUV_V2/Cal_L_POWER/mult_re_re0/blk00000001/blk00000004/CLK" locationPin="DSP48_X4Y59.CLK" clockNet="clk_150M"/></twPinLimitRpt></twConst><twConst anchorID="436" twConstType="PERIOD" ><twConstHead uID="38"><twConstName UCFConstName="" ScopeName="">TS_U0_CLK_RESET_INTERFACE_U0_clkout1 = PERIOD TIMEGRP         &quot;U0_CLK_RESET_INTERFACE_U0_clkout1&quot; TS_clk_p / 0.1 HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>12.500</twMinPer></twConstHead><twPinLimitRpt anchorID="437"><twPinLimitBanner>Component Switching Limit Checks: TS_U0_CLK_RESET_INTERFACE_U0_clkout1 = PERIOD TIMEGRP
        &quot;U0_CLK_RESET_INTERFACE_U0_clkout1&quot; TS_clk_p / 0.1 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="438" type="MINPERIOD" name="Tmon_DCLK" slack="20.830" period="33.330" constraintValue="33.330" deviceLimit="12.500" freqLimit="80.000" physResource="U13/SYSMON_INST/DCLK" logResource="U13/SYSMON_INST/DCLK" locationPin="SYSMON_X0Y0.DCLK" clockNet="clk_30M"/><twPinLimit anchorID="439" type="MINPERIOD" name="Tbcper_I" slack="31.901" period="33.330" constraintValue="33.330" deviceLimit="1.429" freqLimit="699.790" physResource="U0_CLK_RESET_INTERFACE/U0/clkout2_buf/I0" logResource="U0_CLK_RESET_INTERFACE/U0/clkout2_buf/I0" locationPin="BUFGCTRL_X0Y1.I0" clockNet="U0_CLK_RESET_INTERFACE/U0/clkout1"/><twPinLimit anchorID="440" type="MAXPERIOD" name="Tbcper_I" slack="966.670" period="33.330" constraintValue="33.330" deviceLimit="1000.000" freqLimit="1.000" physResource="U0_CLK_RESET_INTERFACE/U0/clkout2_buf/I0" logResource="U0_CLK_RESET_INTERFACE/U0/clkout2_buf/I0" locationPin="BUFGCTRL_X0Y1.I0" clockNet="U0_CLK_RESET_INTERFACE/U0/clkout1"/></twPinLimitRpt></twConst><twConst anchorID="441" twConstType="PERIOD" ><twConstHead uID="39"><twConstName UCFConstName="" ScopeName="">TS_U0_CLK_RESET_INTERFACE_U0_clkout2 = PERIOD TIMEGRP         &quot;U0_CLK_RESET_INTERFACE_U0_clkout2&quot; TS_clk_p HIGH 50%;</twConstName><twItemCnt>59174</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>28662</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.317</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U2_2400to150_R/U_nco_2400M/inst_nco[3].u_NCO_MUL_CHANNEL/adr_acc_reg_11 (SLICE_X41Y39.A3), 1 path
</twPathRptBanner><twPathRpt anchorID="442"><twConstPath anchorID="443" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.016</twSlack><twSrc BELType="FF">U2_2400to150_R/U_rst_ddc/rst_out</twSrc><twDest BELType="FF">U2_2400to150_R/U_nco_2400M/inst_nco[3].u_NCO_MUL_CHANNEL/adr_acc_reg_11</twDest><twTotPathDel>3.200</twTotPathDel><twClkSkew dest = "1.571" src = "1.627">0.056</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.098" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.061</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U2_2400to150_R/U_rst_ddc/rst_out</twSrc><twDest BELType='FF'>U2_2400to150_R/U_nco_2400M/inst_nco[3].u_NCO_MUL_CHANNEL/adr_acc_reg_11</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X67Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_300M</twSrcClk><twPathDel><twSite>SLICE_X67Y56.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>U2_2400to150_R/srst</twComp><twBEL>U2_2400to150_R/U_rst_ddc/rst_out</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y39.A3</twSite><twDelType>net</twDelType><twFanCnt>76</twFanCnt><twDelInfo twEdge="twRising">2.790</twDelInfo><twComp>U2_2400to150_R/srst</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y39.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>U2_2400to150_R/U_nco_2400M/inst_nco[3].u_NCO_MUL_CHANNEL/adr_acc_reg&lt;11&gt;</twComp><twBEL>U2_2400to150_R/U_nco_2400M/inst_nco[3].u_NCO_MUL_CHANNEL/lut374_16901</twBEL><twBEL>U2_2400to150_R/U_nco_2400M/inst_nco[3].u_NCO_MUL_CHANNEL/adr_acc_reg_11</twBEL></twPathDel><twLogDel>0.410</twLogDel><twRouteDel>2.790</twRouteDel><twTotDel>3.200</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">clk_300M</twDestClk><twPctLog>12.8</twPctLog><twPctRoute>87.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U2_2400to150_R/U_adder/adder5678/blk00000001/blk00000004/DSP48E1 (DSP48_X3Y11.A15), 1 path
</twPathRptBanner><twPathRpt anchorID="444"><twConstPath anchorID="445" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.016</twSlack><twSrc BELType="DSP">U2_2400to150_R/U_adder/adder78/blk00000001/blk00000004/DSP48E1</twSrc><twDest BELType="DSP">U2_2400to150_R/U_adder/adder5678/blk00000001/blk00000004/DSP48E1</twDest><twTotPathDel>3.141</twTotPathDel><twClkSkew dest = "1.551" src = "1.666">0.115</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.098" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.061</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='DSP'>U2_2400to150_R/U_adder/adder78/blk00000001/blk00000004/DSP48E1</twSrc><twDest BELType='DSP'>U2_2400to150_R/U_adder/adder5678/blk00000001/blk00000004/DSP48E1</twDest><twLogLvls>0</twLogLvls><twSrcSite>DSP48_X4Y10.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_300M</twSrcClk><twPathDel><twSite>DSP48_X4Y10.P31</twSite><twDelType>Tdspcko_P_PREG</twDelType><twDelInfo twEdge="twRising">0.494</twDelInfo><twComp>U2_2400to150_R/U_adder/adder78/blk00000001/blk00000004/DSP48E1</twComp><twBEL>U2_2400to150_R/U_adder/adder78/blk00000001/blk00000004/DSP48E1</twBEL></twPathDel><twPathDel><twSite>DSP48_X3Y11.A15</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">2.335</twDelInfo><twComp>U2_2400to150_R/U_adder/firout_150M_78i&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X3Y11.CLK</twSite><twDelType>Tdspdck_A_AREG</twDelType><twDelInfo twEdge="twRising">0.312</twDelInfo><twComp>U2_2400to150_R/U_adder/adder5678/blk00000001/blk00000004/DSP48E1</twComp><twBEL>U2_2400to150_R/U_adder/adder5678/blk00000001/blk00000004/DSP48E1</twBEL></twPathDel><twLogDel>0.806</twLogDel><twRouteDel>2.335</twRouteDel><twTotDel>3.141</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">clk_300M</twDestClk><twPctLog>25.7</twPctLog><twPctRoute>74.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U2_2400to150_R/U_adder/adder5678q/blk00000001/blk00000004/DSP48E1 (DSP48_X3Y19.B17), 1 path
</twPathRptBanner><twPathRpt anchorID="446"><twConstPath anchorID="447" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.021</twSlack><twSrc BELType="DSP">U2_2400to150_R/U_adder/adder78q/blk00000001/blk00000004/DSP48E1</twSrc><twDest BELType="DSP">U2_2400to150_R/U_adder/adder5678q/blk00000001/blk00000004/DSP48E1</twDest><twTotPathDel>3.132</twTotPathDel><twClkSkew dest = "1.554" src = "1.673">0.119</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.098" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.061</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='DSP'>U2_2400to150_R/U_adder/adder78q/blk00000001/blk00000004/DSP48E1</twSrc><twDest BELType='DSP'>U2_2400to150_R/U_adder/adder5678q/blk00000001/blk00000004/DSP48E1</twDest><twLogLvls>0</twLogLvls><twSrcSite>DSP48_X4Y18.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_300M</twSrcClk><twPathDel><twSite>DSP48_X4Y18.P17</twSite><twDelType>Tdspcko_P_PREG</twDelType><twDelInfo twEdge="twRising">0.494</twDelInfo><twComp>U2_2400to150_R/U_adder/adder78q/blk00000001/blk00000004/DSP48E1</twComp><twBEL>U2_2400to150_R/U_adder/adder78q/blk00000001/blk00000004/DSP48E1</twBEL></twPathDel><twPathDel><twSite>DSP48_X3Y19.B17</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.288</twDelInfo><twComp>U2_2400to150_R/U_adder/firout_150M_78q&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X3Y19.CLK</twSite><twDelType>Tdspdck_B_BREG</twDelType><twDelInfo twEdge="twRising">0.350</twDelInfo><twComp>U2_2400to150_R/U_adder/adder5678q/blk00000001/blk00000004/DSP48E1</twComp><twBEL>U2_2400to150_R/U_adder/adder5678q/blk00000001/blk00000004/DSP48E1</twBEL></twPathDel><twLogDel>0.844</twLogDel><twRouteDel>2.288</twRouteDel><twTotDel>3.132</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">clk_300M</twDestClk><twPctLog>26.9</twPctLog><twPctRoute>73.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_U0_CLK_RESET_INTERFACE_U0_clkout2 = PERIOD TIMEGRP
        &quot;U0_CLK_RESET_INTERFACE_U0_clkout2&quot; TS_clk_p HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U2_2400to150_R/U_fir2/blk00000003/blk00000044 (DSP48_X1Y33.A14), 1 path
</twPathRptBanner><twPathRpt anchorID="448"><twConstPath anchorID="449" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.017</twSlack><twSrc BELType="FF">U2_2400to150_R/U_fir2/blk00000003/sig000000c3</twSrc><twDest BELType="DSP">U2_2400to150_R/U_fir2/blk00000003/blk00000044</twDest><twTotPathDel>0.121</twTotPathDel><twClkSkew dest = "0.549" src = "0.445">-0.104</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U2_2400to150_R/U_fir2/blk00000003/sig000000c3</twSrc><twDest BELType='DSP'>U2_2400to150_R/U_fir2/blk00000003/blk00000044</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X22Y82.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.333">clk_300M</twSrcClk><twPathDel><twSite>SLICE_X22Y82.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.115</twDelInfo><twComp>U2_2400to150_R/U_fir2/blk00000003/sig000000c3</twComp><twBEL>U2_2400to150_R/U_fir2/blk00000003/sig000000c3</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y33.A14</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.150</twDelInfo><twComp>U2_2400to150_R/U_fir2/blk00000003/sig000000c3</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>DSP48_X1Y33.CLK</twSite><twDelType>Tdspckd_A_AREG</twDelType><twDelInfo twEdge="twFalling">-0.144</twDelInfo><twComp>U2_2400to150_R/U_fir2/blk00000003/blk00000044</twComp><twBEL>U2_2400to150_R/U_fir2/blk00000003/blk00000044</twBEL></twPathDel><twLogDel>-0.029</twLogDel><twRouteDel>0.150</twRouteDel><twTotDel>0.121</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">clk_300M</twDestClk><twPctLog>-24.0</twPctLog><twPctRoute>124.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U2_2400to150_R/U_fir2/blk00000003/blk00000044 (DSP48_X1Y33.A15), 1 path
</twPathRptBanner><twPathRpt anchorID="450"><twConstPath anchorID="451" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.018</twSlack><twSrc BELType="FF">U2_2400to150_R/U_fir2/blk00000003/sig000000c2</twSrc><twDest BELType="DSP">U2_2400to150_R/U_fir2/blk00000003/blk00000044</twDest><twTotPathDel>0.122</twTotPathDel><twClkSkew dest = "0.549" src = "0.445">-0.104</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U2_2400to150_R/U_fir2/blk00000003/sig000000c2</twSrc><twDest BELType='DSP'>U2_2400to150_R/U_fir2/blk00000003/blk00000044</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X22Y82.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.333">clk_300M</twSrcClk><twPathDel><twSite>SLICE_X22Y82.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.115</twDelInfo><twComp>U2_2400to150_R/U_fir2/blk00000003/sig000000c3</twComp><twBEL>U2_2400to150_R/U_fir2/blk00000003/sig000000c2</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y33.A15</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.151</twDelInfo><twComp>U2_2400to150_R/U_fir2/blk00000003/sig000000c2</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>DSP48_X1Y33.CLK</twSite><twDelType>Tdspckd_A_AREG</twDelType><twDelInfo twEdge="twFalling">-0.144</twDelInfo><twComp>U2_2400to150_R/U_fir2/blk00000003/blk00000044</twComp><twBEL>U2_2400to150_R/U_fir2/blk00000003/blk00000044</twBEL></twPathDel><twLogDel>-0.029</twLogDel><twRouteDel>0.151</twRouteDel><twTotDel>0.122</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">clk_300M</twDestClk><twPctLog>-23.8</twPctLog><twPctRoute>123.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U2_2400to150_R/U_fir3/blk00000003/blk00000049 (DSP48_X1Y19.A8), 1 path
</twPathRptBanner><twPathRpt anchorID="452"><twConstPath anchorID="453" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.019</twSlack><twSrc BELType="FF">U2_2400to150_R/U_fir3/blk00000003/sig0000010b</twSrc><twDest BELType="DSP">U2_2400to150_R/U_fir3/blk00000003/blk00000049</twDest><twTotPathDel>0.115</twTotPathDel><twClkSkew dest = "0.547" src = "0.451">-0.096</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U2_2400to150_R/U_fir3/blk00000003/sig0000010b</twSrc><twDest BELType='DSP'>U2_2400to150_R/U_fir3/blk00000003/blk00000049</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X18Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.333">clk_300M</twSrcClk><twPathDel><twSite>SLICE_X18Y47.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.115</twDelInfo><twComp>U2_2400to150_R/U_fir3/blk00000003/sig0000010b</twComp><twBEL>U2_2400to150_R/U_fir3/blk00000003/sig0000010b</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y19.A8</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.144</twDelInfo><twComp>U2_2400to150_R/U_fir3/blk00000003/sig0000010b</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>DSP48_X1Y19.CLK</twSite><twDelType>Tdspckd_A_AREG</twDelType><twDelInfo twEdge="twFalling">-0.144</twDelInfo><twComp>U2_2400to150_R/U_fir3/blk00000003/blk00000049</twComp><twBEL>U2_2400to150_R/U_fir3/blk00000003/blk00000049</twBEL></twPathDel><twLogDel>-0.029</twLogDel><twRouteDel>0.144</twRouteDel><twTotDel>0.115</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">clk_300M</twDestClk><twPctLog>-25.2</twPctLog><twPctRoute>125.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="454"><twPinLimitBanner>Component Switching Limit Checks: TS_U0_CLK_RESET_INTERFACE_U0_clkout2 = PERIOD TIMEGRP
        &quot;U0_CLK_RESET_INTERFACE_U0_clkout2&quot; TS_clk_p HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="455" type="MINPERIOD" name="Trper_CLKA" slack="1.111" period="3.333" constraintValue="3.333" deviceLimit="2.222" freqLimit="450.045" physResource="U1_adc_if_check_snap/U_adc_snap_buffer/U_adc_snap_ram_psr/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKL" logResource="U1_adc_if_check_snap/U_adc_snap_buffer/U_adc_snap_ram_psr/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKL" locationPin="RAMB36_X3Y22.CLKARDCLKL" clockNet="clk_300M"/><twPinLimit anchorID="456" type="MINPERIOD" name="Trper_CLKB" slack="1.111" period="3.333" constraintValue="3.333" deviceLimit="2.222" freqLimit="450.045" physResource="U1_adc_if_check_snap/U_adc_snap_buffer/U_adc_snap_ram_psr/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL" logResource="U1_adc_if_check_snap/U_adc_snap_buffer/U_adc_snap_ram_psr/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL" locationPin="RAMB36_X3Y22.CLKBWRCLKL" clockNet="clk_300M"/><twPinLimit anchorID="457" type="MINPERIOD" name="Trper_CLKA" slack="1.111" period="3.333" constraintValue="3.333" deviceLimit="2.222" freqLimit="450.045" physResource="U1_adc_if_check_snap/U_adc_snap_buffer/U_adc_snap_ram_psr/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKL" logResource="U1_adc_if_check_snap/U_adc_snap_buffer/U_adc_snap_ram_psr/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKL" locationPin="RAMB36_X3Y20.CLKARDCLKL" clockNet="clk_300M"/></twPinLimitRpt></twConst><twConst anchorID="458" twConstType="PERIOD" ><twConstHead uID="40"><twConstName UCFConstName="" ScopeName="">TS_U1_adc_if_check_snap_U_refclk_gen_clkout0_0 = PERIOD TIMEGRP         &quot;U1_adc_if_check_snap_U_refclk_gen_clkout0_0&quot;         TS_U0_CLK_RESET_INTERFACE_U0_clkout2_0 / 0.666666667 PHASE -0.83325 ns         LOW 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.761</twMinPer></twConstHead><twPinLimitRpt anchorID="459"><twPinLimitBanner>Component Switching Limit Checks: TS_U1_adc_if_check_snap_U_refclk_gen_clkout0_0 = PERIOD TIMEGRP
        &quot;U1_adc_if_check_snap_U_refclk_gen_clkout0_0&quot;
        TS_U0_CLK_RESET_INTERFACE_U0_clkout2_0 / 0.666666667 PHASE -0.83325 ns
        LOW 50%;</twPinLimitBanner><twPinLimit anchorID="460" type="MINPERIOD" name="Tdlycper_REFCLK" slack="0.238" period="4.999" constraintValue="4.999" deviceLimit="4.761" freqLimit="210.040" physResource="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/IDELAYCTRL1/REFCLK" logResource="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/IDELAYCTRL1/REFCLK" locationPin="IDELAYCTRL_X0Y4.REFCLK" clockNet="U1_adc_if_check_snap/refclk"/><twPinLimit anchorID="461" type="MINPERIOD" name="Tdlycper_REFCLK" slack="0.238" period="4.999" constraintValue="4.999" deviceLimit="4.761" freqLimit="210.040" physResource="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/IDELAYCTRL1/REFCLK" logResource="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/IDELAYCTRL1/REFCLK" locationPin="IDELAYCTRL_X1Y4.REFCLK" clockNet="U1_adc_if_check_snap/refclk"/><twPinLimit anchorID="462" type="MINPERIOD" name="Tdlycper_REFCLK" slack="0.238" period="4.999" constraintValue="4.999" deviceLimit="4.761" freqLimit="210.040" physResource="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/IDELAYCTRL1/REFCLK" logResource="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/IDELAYCTRL1/REFCLK" locationPin="IDELAYCTRL_X0Y0.REFCLK" clockNet="U1_adc_if_check_snap/refclk"/></twPinLimitRpt></twConst><twConst anchorID="463" twConstType="PERIOD" ><twConstHead uID="41"><twConstName UCFConstName="" ScopeName="">TS_U1_adc_if_check_snap_U_refclk_gen_clkout0 = PERIOD TIMEGRP         &quot;U1_adc_if_check_snap_U_refclk_gen_clkout0&quot;         TS_U0_CLK_RESET_INTERFACE_U0_clkout2 / 0.666666667 HIGH 50%;</twConstName><twItemCnt>8</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>8</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.761</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_clk_iodelay/rst_out (SLICE_X26Y61.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="464"><twConstPath anchorID="465" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.309</twSlack><twSrc BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_clk_iodelay/rff_1</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_clk_iodelay/rst_out</twDest><twTotPathDel>2.541</twTotPathDel><twClkSkew dest = "1.539" src = "1.576">0.037</twClkSkew><twDelConst>4.999</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.211" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.112</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_clk_iodelay/rff_1</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_clk_iodelay/rst_out</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X53Y96.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/refclk</twSrcClk><twPathDel><twSite>SLICE_X53Y96.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_clk_iodelay/rff&lt;1&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_clk_iodelay/rff_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y61.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.189</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_clk_iodelay/rff&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y61.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.015</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/rst_clk_iodelay_sync</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_clk_iodelay/rst_out</twBEL></twPathDel><twLogDel>0.352</twLogDel><twRouteDel>2.189</twRouteDel><twTotDel>2.541</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.999">U1_adc_if_check_snap/refclk</twDestClk><twPctLog>13.9</twPctLog><twPctRoute>86.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_clk_iodelay/rst_out (SLICE_X26Y148.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="466"><twConstPath anchorID="467" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.409</twSlack><twSrc BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_clk_iodelay/rff_1</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_clk_iodelay/rst_out</twDest><twTotPathDel>2.351</twTotPathDel><twClkSkew dest = "0.955" src = "1.082">0.127</twClkSkew><twDelConst>4.999</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.211" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.112</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_clk_iodelay/rff_1</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_clk_iodelay/rst_out</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X55Y120.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/refclk</twSrcClk><twPathDel><twSite>SLICE_X55Y120.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_clk_iodelay/rff&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_clk_iodelay/rff_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y148.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.999</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_clk_iodelay/rff&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y148.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.015</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/rst_clk_iodelay_sync</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_clk_iodelay/rst_out</twBEL></twPathDel><twLogDel>0.352</twLogDel><twRouteDel>1.999</twRouteDel><twTotDel>2.351</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.999">U1_adc_if_check_snap/refclk</twDestClk><twPctLog>15.0</twPctLog><twPctRoute>85.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_clk_iodelay/rst_out (SLICE_X63Y58.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="468"><twConstPath anchorID="469" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.677</twSlack><twSrc BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_clk_iodelay/rff_1</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_clk_iodelay/rst_out</twDest><twTotPathDel>2.236</twTotPathDel><twClkSkew dest = "1.621" src = "1.595">-0.026</twClkSkew><twDelConst>4.999</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.211" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.112</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_clk_iodelay/rff_1</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_clk_iodelay/rst_out</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X61Y96.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/refclk</twSrcClk><twPathDel><twSite>SLICE_X61Y96.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_clk_iodelay/rff&lt;1&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_clk_iodelay/rff_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y58.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.865</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_clk_iodelay/rff&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y58.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/rst_clk_iodelay_sync</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_clk_iodelay/rst_out</twBEL></twPathDel><twLogDel>0.371</twLogDel><twRouteDel>1.865</twRouteDel><twTotDel>2.236</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.999">U1_adc_if_check_snap/refclk</twDestClk><twPctLog>16.6</twPctLog><twPctRoute>83.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_U1_adc_if_check_snap_U_refclk_gen_clkout0 = PERIOD TIMEGRP
        &quot;U1_adc_if_check_snap_U_refclk_gen_clkout0&quot;
        TS_U0_CLK_RESET_INTERFACE_U0_clkout2 / 0.666666667 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_clk_iodelay/rff_1 (SLICE_X55Y120.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="470"><twConstPath anchorID="471" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.116</twSlack><twSrc BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_clk_iodelay/rff_0</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_clk_iodelay/rff_1</twDest><twTotPathDel>0.116</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_clk_iodelay/rff_0</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_clk_iodelay/rff_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X55Y120.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.999">U1_adc_if_check_snap/refclk</twSrcClk><twPathDel><twSite>SLICE_X55Y120.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_clk_iodelay/rff&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_clk_iodelay/rff_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y120.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.094</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_clk_iodelay/rff&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X55Y120.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.076</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_clk_iodelay/rff&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_clk_iodelay/rff_1</twBEL></twPathDel><twLogDel>0.022</twLogDel><twRouteDel>0.094</twRouteDel><twTotDel>0.116</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.999">U1_adc_if_check_snap/refclk</twDestClk><twPctLog>19.0</twPctLog><twPctRoute>81.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_clk_iodelay/rff_1 (SLICE_X61Y96.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="472"><twConstPath anchorID="473" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.124</twSlack><twSrc BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_clk_iodelay/rff_0</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_clk_iodelay/rff_1</twDest><twTotPathDel>0.133</twTotPathDel><twClkSkew dest = "0.055" src = "0.046">-0.009</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_clk_iodelay/rff_0</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_clk_iodelay/rff_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X60Y96.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.999">U1_adc_if_check_snap/refclk</twSrcClk><twPathDel><twSite>SLICE_X60Y96.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.115</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_clk_iodelay/rff&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_clk_iodelay/rff_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X61Y96.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.094</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_clk_iodelay/rff&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X61Y96.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.076</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_clk_iodelay/rff&lt;1&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_clk_iodelay/rff_1</twBEL></twPathDel><twLogDel>0.039</twLogDel><twRouteDel>0.094</twRouteDel><twTotDel>0.133</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.999">U1_adc_if_check_snap/refclk</twDestClk><twPctLog>29.3</twPctLog><twPctRoute>70.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_clk_iodelay/rff_1 (SLICE_X53Y96.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="474"><twConstPath anchorID="475" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.163</twSlack><twSrc BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_clk_iodelay/rff_0</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_clk_iodelay/rff_1</twDest><twTotPathDel>0.163</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_clk_iodelay/rff_0</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_clk_iodelay/rff_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X53Y96.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.999">U1_adc_if_check_snap/refclk</twSrcClk><twPathDel><twSite>SLICE_X53Y96.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_clk_iodelay/rff&lt;1&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_clk_iodelay/rff_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y96.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_clk_iodelay/rff&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X53Y96.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.076</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_clk_iodelay/rff&lt;1&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_clk_iodelay/rff_1</twBEL></twPathDel><twLogDel>0.022</twLogDel><twRouteDel>0.141</twRouteDel><twTotDel>0.163</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.999">U1_adc_if_check_snap/refclk</twDestClk><twPctLog>13.5</twPctLog><twPctRoute>86.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="476"><twPinLimitBanner>Component Switching Limit Checks: TS_U1_adc_if_check_snap_U_refclk_gen_clkout0 = PERIOD TIMEGRP
        &quot;U1_adc_if_check_snap_U_refclk_gen_clkout0&quot;
        TS_U0_CLK_RESET_INTERFACE_U0_clkout2 / 0.666666667 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="477" type="MINPERIOD" name="Tdlycper_REFCLK" slack="0.238" period="4.999" constraintValue="4.999" deviceLimit="4.761" freqLimit="210.040" physResource="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/IDELAYCTRL1/REFCLK" logResource="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/IDELAYCTRL1/REFCLK" locationPin="IDELAYCTRL_X0Y4.REFCLK" clockNet="U1_adc_if_check_snap/refclk"/><twPinLimit anchorID="478" type="MINPERIOD" name="Tdlycper_REFCLK" slack="0.238" period="4.999" constraintValue="4.999" deviceLimit="4.761" freqLimit="210.040" physResource="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/IDELAYCTRL1/REFCLK" logResource="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/IDELAYCTRL1/REFCLK" locationPin="IDELAYCTRL_X1Y4.REFCLK" clockNet="U1_adc_if_check_snap/refclk"/><twPinLimit anchorID="479" type="MINPERIOD" name="Tdlycper_REFCLK" slack="0.238" period="4.999" constraintValue="4.999" deviceLimit="4.761" freqLimit="210.040" physResource="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/IDELAYCTRL1/REFCLK" logResource="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/IDELAYCTRL1/REFCLK" locationPin="IDELAYCTRL_X0Y0.REFCLK" clockNet="U1_adc_if_check_snap/refclk"/></twPinLimitRpt></twConst><twConst anchorID="480" twConstType="OFFSETINDELAY" ><twConstHead uID="42"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_AH_D_P&lt;7&gt;&quot; OFFSET = IN 0.8133 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_A_CLK_P&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.438</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (ILOGIC_X0Y161.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="481"><twConstOffIn anchorID="482" twDataPathType="twDataPathMaxDelay"><twSlack>0.375</twSlack><twSrc BELType="PAD">AD_AH_D_P&lt;7&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twClkDel>1.408</twClkDel><twClkSrc>AD_A_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;7&gt;</twClkDest><twOff>0.813</twOff><twOffSrc>AD_AH_D_P&lt;7&gt;</twOffSrc><twOffDest>AD_A_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_AH_D_P&lt;7&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>J31.PAD</twSrcSite><twPathDel><twSite>J31.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.641</twDelInfo><twComp>AD_AH_D_P&lt;7&gt;</twComp><twBEL>AD_AH_D_P&lt;7&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y161.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y161.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y161.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y161.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;7&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.820</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.821</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_A_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>K26.PAD</twSrcSite><twPathDel><twSite>K26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.516</twDelInfo><twComp>AD_A_CLK_P</twComp><twBEL>AD_A_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y181.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y181.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y161.CLK</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising">0.362</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twComp></twPathDel><twLogDel>0.905</twLogDel><twRouteDel>0.503</twRouteDel><twTotDel>1.408</twTotDel><twPctLog>64.3</twPctLog><twPctRoute>35.7</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_AH_D_P&lt;7&gt;&quot; OFFSET = IN 0.8133 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_A_CLK_P&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (ILOGIC_X0Y161.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="483"><twConstOffIn anchorID="484" twDataPathType="twDataPathMinDelay"><twSlack>0.247</twSlack><twSrc BELType="PAD">AD_AH_D_P&lt;7&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twClkDel>2.848</twClkDel><twClkSrc>AD_A_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;7&gt;</twClkDest><twOff>0.853</twOff><twOffSrc>AD_AH_D_P&lt;7&gt;</twOffSrc><twOffDest>AD_A_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_AH_D_P&lt;7&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>J31.PAD</twSrcSite><twPathDel><twSite>J31.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.104</twDelInfo><twComp>AD_AH_D_P&lt;7&gt;</twComp><twBEL>AD_AH_D_P&lt;7&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y161.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y161.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.230</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y161.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y161.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.068</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;7&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.266</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.267</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_A_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>K26.PAD</twSrcSite><twPathDel><twSite>K26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.121</twDelInfo><twComp>AD_A_CLK_P</twComp><twBEL>AD_A_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y181.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y181.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y161.CLK</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising">0.898</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twComp></twPathDel><twLogDel>1.566</twLogDel><twRouteDel>1.282</twRouteDel><twTotDel>2.848</twTotDel><twPctLog>55.0</twPctLog><twPctRoute>45.0</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="485" twConstType="OFFSETINDELAY" ><twConstHead uID="43"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_AH_D_P&lt;7&gt;&quot; OFFSET = IN 0.8133 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_A_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.439</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (ILOGIC_X0Y161.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="486"><twConstOffIn anchorID="487" twDataPathType="twDataPathMaxDelay"><twSlack>0.374</twSlack><twSrc BELType="PAD">AD_AH_D_P&lt;7&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twClkDel>1.408</twClkDel><twClkSrc>AD_A_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;7&gt;</twClkDest><twOff>0.813</twOff><twOffSrc>AD_AH_D_P&lt;7&gt;</twOffSrc><twOffDest>AD_A_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_AH_D_P&lt;7&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>J31.PAD</twSrcSite><twPathDel><twSite>J31.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.641</twDelInfo><twComp>AD_AH_D_P&lt;7&gt;</twComp><twBEL>AD_AH_D_P&lt;7&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y161.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y161.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y161.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y161.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;7&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.821</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.822</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_A_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>K26.PAD</twSrcSite><twPathDel><twSite>K26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.516</twDelInfo><twComp>AD_A_CLK_P</twComp><twBEL>AD_A_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y181.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y181.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y161.CLKB</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twFalling">0.362</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twComp></twPathDel><twLogDel>0.905</twLogDel><twRouteDel>0.503</twRouteDel><twTotDel>1.408</twTotDel><twPctLog>64.3</twPctLog><twPctRoute>35.7</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_AH_D_P&lt;7&gt;&quot; OFFSET = IN 0.8133 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_A_CLK_P&quot; &quot;FALLING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (ILOGIC_X0Y161.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="488"><twConstOffIn anchorID="489" twDataPathType="twDataPathMinDelay"><twSlack>0.250</twSlack><twSrc BELType="PAD">AD_AH_D_P&lt;7&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twClkDel>2.848</twClkDel><twClkSrc>AD_A_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;7&gt;</twClkDest><twOff>0.853</twOff><twOffSrc>AD_AH_D_P&lt;7&gt;</twOffSrc><twOffDest>AD_A_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_AH_D_P&lt;7&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>J31.PAD</twSrcSite><twPathDel><twSite>J31.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.104</twDelInfo><twComp>AD_AH_D_P&lt;7&gt;</twComp><twBEL>AD_AH_D_P&lt;7&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y161.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y161.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.230</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y161.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y161.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.065</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;7&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.269</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.270</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_A_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>K26.PAD</twSrcSite><twPathDel><twSite>K26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.121</twDelInfo><twComp>AD_A_CLK_P</twComp><twBEL>AD_A_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y181.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y181.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y161.CLKB</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twFalling">0.898</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twComp></twPathDel><twLogDel>1.566</twLogDel><twRouteDel>1.282</twRouteDel><twTotDel>2.848</twTotDel><twPctLog>55.0</twPctLog><twPctRoute>45.0</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="490" twConstType="OFFSETINDELAY" ><twConstHead uID="44"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_AH_D_P&lt;6&gt;&quot; OFFSET = IN 0.8308 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_A_CLK_P&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.460</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (ILOGIC_X0Y171.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="491"><twConstOffIn anchorID="492" twDataPathType="twDataPathMaxDelay"><twSlack>0.370</twSlack><twSrc BELType="PAD">AD_AH_D_P&lt;6&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twClkDel>1.398</twClkDel><twClkSrc>AD_A_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;6&gt;</twClkDest><twOff>0.830</twOff><twOffSrc>AD_AH_D_P&lt;6&gt;</twOffSrc><twOffDest>AD_A_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_AH_D_P&lt;6&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>H34.PAD</twSrcSite><twPathDel><twSite>H34.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.653</twDelInfo><twComp>AD_AH_D_P&lt;6&gt;</twComp><twBEL>AD_AH_D_P&lt;6&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y171.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y171.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y171.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y171.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;6&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.832</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.833</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_A_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>K26.PAD</twSrcSite><twPathDel><twSite>K26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.516</twDelInfo><twComp>AD_A_CLK_P</twComp><twBEL>AD_A_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y181.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y181.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y171.CLK</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twComp></twPathDel><twLogDel>0.905</twLogDel><twRouteDel>0.493</twRouteDel><twTotDel>1.398</twTotDel><twPctLog>64.7</twPctLog><twPctRoute>35.3</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_AH_D_P&lt;6&gt;&quot; OFFSET = IN 0.8308 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_A_CLK_P&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (ILOGIC_X0Y171.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="493"><twConstOffIn anchorID="494" twDataPathType="twDataPathMinDelay"><twSlack>0.250</twSlack><twSrc BELType="PAD">AD_AH_D_P&lt;6&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twClkDel>2.838</twClkDel><twClkSrc>AD_A_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;6&gt;</twClkDest><twOff>0.836</twOff><twOffSrc>AD_AH_D_P&lt;6&gt;</twOffSrc><twOffDest>AD_A_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_AH_D_P&lt;6&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>H34.PAD</twSrcSite><twPathDel><twSite>H34.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.114</twDelInfo><twComp>AD_AH_D_P&lt;6&gt;</twComp><twBEL>AD_AH_D_P&lt;6&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y171.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y171.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.230</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y171.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y171.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.068</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;6&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.276</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.277</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_A_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>K26.PAD</twSrcSite><twPathDel><twSite>K26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.121</twDelInfo><twComp>AD_A_CLK_P</twComp><twBEL>AD_A_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y181.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y181.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y171.CLK</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising">0.888</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twComp></twPathDel><twLogDel>1.566</twLogDel><twRouteDel>1.272</twRouteDel><twTotDel>2.838</twTotDel><twPctLog>55.2</twPctLog><twPctRoute>44.8</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="495" twConstType="OFFSETINDELAY" ><twConstHead uID="45"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_AH_D_P&lt;6&gt;&quot; OFFSET = IN 0.8308 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_A_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.461</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (ILOGIC_X0Y171.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="496"><twConstOffIn anchorID="497" twDataPathType="twDataPathMaxDelay"><twSlack>0.369</twSlack><twSrc BELType="PAD">AD_AH_D_P&lt;6&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twClkDel>1.398</twClkDel><twClkSrc>AD_A_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;6&gt;</twClkDest><twOff>0.830</twOff><twOffSrc>AD_AH_D_P&lt;6&gt;</twOffSrc><twOffDest>AD_A_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_AH_D_P&lt;6&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>H34.PAD</twSrcSite><twPathDel><twSite>H34.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.653</twDelInfo><twComp>AD_AH_D_P&lt;6&gt;</twComp><twBEL>AD_AH_D_P&lt;6&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y171.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y171.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y171.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y171.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;6&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.833</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.834</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_A_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>K26.PAD</twSrcSite><twPathDel><twSite>K26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.516</twDelInfo><twComp>AD_A_CLK_P</twComp><twBEL>AD_A_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y181.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y181.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y171.CLKB</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twFalling">0.352</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twComp></twPathDel><twLogDel>0.905</twLogDel><twRouteDel>0.493</twRouteDel><twTotDel>1.398</twTotDel><twPctLog>64.7</twPctLog><twPctRoute>35.3</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_AH_D_P&lt;6&gt;&quot; OFFSET = IN 0.8308 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_A_CLK_P&quot; &quot;FALLING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (ILOGIC_X0Y171.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="498"><twConstOffIn anchorID="499" twDataPathType="twDataPathMinDelay"><twSlack>0.253</twSlack><twSrc BELType="PAD">AD_AH_D_P&lt;6&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twClkDel>2.838</twClkDel><twClkSrc>AD_A_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;6&gt;</twClkDest><twOff>0.836</twOff><twOffSrc>AD_AH_D_P&lt;6&gt;</twOffSrc><twOffDest>AD_A_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_AH_D_P&lt;6&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>H34.PAD</twSrcSite><twPathDel><twSite>H34.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.114</twDelInfo><twComp>AD_AH_D_P&lt;6&gt;</twComp><twBEL>AD_AH_D_P&lt;6&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y171.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y171.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.230</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y171.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y171.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.065</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;6&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.279</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.280</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_A_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>K26.PAD</twSrcSite><twPathDel><twSite>K26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.121</twDelInfo><twComp>AD_A_CLK_P</twComp><twBEL>AD_A_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y181.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y181.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y171.CLKB</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twFalling">0.888</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twComp></twPathDel><twLogDel>1.566</twLogDel><twRouteDel>1.272</twRouteDel><twTotDel>2.838</twTotDel><twPctLog>55.2</twPctLog><twPctRoute>44.8</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="500" twConstType="OFFSETINDELAY" ><twConstHead uID="46"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_AH_D_P&lt;4&gt;&quot; OFFSET = IN 0.8382 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_A_CLK_P&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.463</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (ILOGIC_X0Y165.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="501"><twConstOffIn anchorID="502" twDataPathType="twDataPathMaxDelay"><twSlack>0.375</twSlack><twSrc BELType="PAD">AD_AH_D_P&lt;4&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twClkDel>1.398</twClkDel><twClkSrc>AD_A_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;4&gt;</twClkDest><twOff>0.838</twOff><twOffSrc>AD_AH_D_P&lt;4&gt;</twOffSrc><twOffDest>AD_A_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_AH_D_P&lt;4&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>G32.PAD</twSrcSite><twPathDel><twSite>G32.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.656</twDelInfo><twComp>AD_AH_D_P&lt;4&gt;</twComp><twBEL>AD_AH_D_P&lt;4&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y165.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y165.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y165.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y165.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;4&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.835</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.836</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_A_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>K26.PAD</twSrcSite><twPathDel><twSite>K26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.516</twDelInfo><twComp>AD_A_CLK_P</twComp><twBEL>AD_A_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y181.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y181.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y165.CLK</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twComp></twPathDel><twLogDel>0.905</twLogDel><twRouteDel>0.493</twRouteDel><twTotDel>1.398</twTotDel><twPctLog>64.7</twPctLog><twPctRoute>35.3</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_AH_D_P&lt;4&gt;&quot; OFFSET = IN 0.8382 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_A_CLK_P&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (ILOGIC_X0Y165.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="503"><twConstOffIn anchorID="504" twDataPathType="twDataPathMinDelay"><twSlack>0.245</twSlack><twSrc BELType="PAD">AD_AH_D_P&lt;4&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twClkDel>2.838</twClkDel><twClkSrc>AD_A_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;4&gt;</twClkDest><twOff>0.828</twOff><twOffSrc>AD_AH_D_P&lt;4&gt;</twOffSrc><twOffDest>AD_A_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_AH_D_P&lt;4&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>G32.PAD</twSrcSite><twPathDel><twSite>G32.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.117</twDelInfo><twComp>AD_AH_D_P&lt;4&gt;</twComp><twBEL>AD_AH_D_P&lt;4&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y165.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y165.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.230</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y165.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y165.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.068</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;4&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.279</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.280</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_A_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>K26.PAD</twSrcSite><twPathDel><twSite>K26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.121</twDelInfo><twComp>AD_A_CLK_P</twComp><twBEL>AD_A_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y181.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y181.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y165.CLK</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising">0.888</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twComp></twPathDel><twLogDel>1.566</twLogDel><twRouteDel>1.272</twRouteDel><twTotDel>2.838</twTotDel><twPctLog>55.2</twPctLog><twPctRoute>44.8</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="505" twConstType="OFFSETINDELAY" ><twConstHead uID="47"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_AH_D_P&lt;4&gt;&quot; OFFSET = IN 0.8382 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_A_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.464</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (ILOGIC_X0Y165.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="506"><twConstOffIn anchorID="507" twDataPathType="twDataPathMaxDelay"><twSlack>0.374</twSlack><twSrc BELType="PAD">AD_AH_D_P&lt;4&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twClkDel>1.398</twClkDel><twClkSrc>AD_A_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;4&gt;</twClkDest><twOff>0.838</twOff><twOffSrc>AD_AH_D_P&lt;4&gt;</twOffSrc><twOffDest>AD_A_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_AH_D_P&lt;4&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>G32.PAD</twSrcSite><twPathDel><twSite>G32.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.656</twDelInfo><twComp>AD_AH_D_P&lt;4&gt;</twComp><twBEL>AD_AH_D_P&lt;4&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y165.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y165.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y165.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y165.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;4&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.836</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.837</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_A_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>K26.PAD</twSrcSite><twPathDel><twSite>K26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.516</twDelInfo><twComp>AD_A_CLK_P</twComp><twBEL>AD_A_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y181.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y181.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y165.CLKB</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twFalling">0.352</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twComp></twPathDel><twLogDel>0.905</twLogDel><twRouteDel>0.493</twRouteDel><twTotDel>1.398</twTotDel><twPctLog>64.7</twPctLog><twPctRoute>35.3</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_AH_D_P&lt;4&gt;&quot; OFFSET = IN 0.8382 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_A_CLK_P&quot; &quot;FALLING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (ILOGIC_X0Y165.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="508"><twConstOffIn anchorID="509" twDataPathType="twDataPathMinDelay"><twSlack>0.248</twSlack><twSrc BELType="PAD">AD_AH_D_P&lt;4&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twClkDel>2.838</twClkDel><twClkSrc>AD_A_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;4&gt;</twClkDest><twOff>0.828</twOff><twOffSrc>AD_AH_D_P&lt;4&gt;</twOffSrc><twOffDest>AD_A_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_AH_D_P&lt;4&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>G32.PAD</twSrcSite><twPathDel><twSite>G32.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.117</twDelInfo><twComp>AD_AH_D_P&lt;4&gt;</twComp><twBEL>AD_AH_D_P&lt;4&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y165.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y165.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.230</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y165.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y165.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.065</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;4&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.282</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.283</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_A_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>K26.PAD</twSrcSite><twPathDel><twSite>K26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.121</twDelInfo><twComp>AD_A_CLK_P</twComp><twBEL>AD_A_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y181.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y181.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y165.CLKB</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twFalling">0.888</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twComp></twPathDel><twLogDel>1.566</twLogDel><twRouteDel>1.272</twRouteDel><twTotDel>2.838</twTotDel><twPctLog>55.2</twPctLog><twPctRoute>44.8</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="510" twConstType="OFFSETINDELAY" ><twConstHead uID="48"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_AH_D_P&lt;0&gt;&quot; OFFSET = IN 0.8498 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_A_CLK_P&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.460</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (ILOGIC_X0Y177.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="511"><twConstOffIn anchorID="512" twDataPathType="twDataPathMaxDelay"><twSlack>0.389</twSlack><twSrc BELType="PAD">AD_AH_D_P&lt;0&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twClkDel>1.398</twClkDel><twClkSrc>AD_A_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;0&gt;</twClkDest><twOff>0.849</twOff><twOffSrc>AD_AH_D_P&lt;0&gt;</twOffSrc><twOffDest>AD_A_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_AH_D_P&lt;0&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>F31.PAD</twSrcSite><twPathDel><twSite>F31.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.653</twDelInfo><twComp>AD_AH_D_P&lt;0&gt;</twComp><twBEL>AD_AH_D_P&lt;0&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y177.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y177.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.832</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.833</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_A_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>K26.PAD</twSrcSite><twPathDel><twSite>K26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.516</twDelInfo><twComp>AD_A_CLK_P</twComp><twBEL>AD_A_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y181.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y181.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y177.CLK</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twComp></twPathDel><twLogDel>0.905</twLogDel><twRouteDel>0.493</twRouteDel><twTotDel>1.398</twTotDel><twPctLog>64.7</twPctLog><twPctRoute>35.3</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_AH_D_P&lt;0&gt;&quot; OFFSET = IN 0.8498 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_A_CLK_P&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (ILOGIC_X0Y177.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="513"><twConstOffIn anchorID="514" twDataPathType="twDataPathMinDelay"><twSlack>0.242</twSlack><twSrc BELType="PAD">AD_AH_D_P&lt;0&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twClkDel>2.827</twClkDel><twClkSrc>AD_A_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;0&gt;</twClkDest><twOff>0.817</twOff><twOffSrc>AD_AH_D_P&lt;0&gt;</twOffSrc><twOffDest>AD_A_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_AH_D_P&lt;0&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>F31.PAD</twSrcSite><twPathDel><twSite>F31.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.114</twDelInfo><twComp>AD_AH_D_P&lt;0&gt;</twComp><twBEL>AD_AH_D_P&lt;0&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.230</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y177.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y177.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.068</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.276</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.277</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_A_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>K26.PAD</twSrcSite><twPathDel><twSite>K26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.121</twDelInfo><twComp>AD_A_CLK_P</twComp><twBEL>AD_A_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y181.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y181.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y177.CLK</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising">0.877</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twComp></twPathDel><twLogDel>1.566</twLogDel><twRouteDel>1.261</twRouteDel><twTotDel>2.827</twTotDel><twPctLog>55.4</twPctLog><twPctRoute>44.6</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="515" twConstType="OFFSETINDELAY" ><twConstHead uID="49"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_AH_D_P&lt;0&gt;&quot; OFFSET = IN 0.8498 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_A_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.461</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (ILOGIC_X0Y177.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="516"><twConstOffIn anchorID="517" twDataPathType="twDataPathMaxDelay"><twSlack>0.388</twSlack><twSrc BELType="PAD">AD_AH_D_P&lt;0&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twClkDel>1.398</twClkDel><twClkSrc>AD_A_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;0&gt;</twClkDest><twOff>0.849</twOff><twOffSrc>AD_AH_D_P&lt;0&gt;</twOffSrc><twOffDest>AD_A_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_AH_D_P&lt;0&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>F31.PAD</twSrcSite><twPathDel><twSite>F31.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.653</twDelInfo><twComp>AD_AH_D_P&lt;0&gt;</twComp><twBEL>AD_AH_D_P&lt;0&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y177.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y177.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.833</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.834</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_A_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>K26.PAD</twSrcSite><twPathDel><twSite>K26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.516</twDelInfo><twComp>AD_A_CLK_P</twComp><twBEL>AD_A_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y181.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y181.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y177.CLKB</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twFalling">0.352</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twComp></twPathDel><twLogDel>0.905</twLogDel><twRouteDel>0.493</twRouteDel><twTotDel>1.398</twTotDel><twPctLog>64.7</twPctLog><twPctRoute>35.3</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_AH_D_P&lt;0&gt;&quot; OFFSET = IN 0.8498 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_A_CLK_P&quot; &quot;FALLING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (ILOGIC_X0Y177.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="518"><twConstOffIn anchorID="519" twDataPathType="twDataPathMinDelay"><twSlack>0.245</twSlack><twSrc BELType="PAD">AD_AH_D_P&lt;0&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twClkDel>2.827</twClkDel><twClkSrc>AD_A_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;0&gt;</twClkDest><twOff>0.817</twOff><twOffSrc>AD_AH_D_P&lt;0&gt;</twOffSrc><twOffDest>AD_A_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_AH_D_P&lt;0&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>F31.PAD</twSrcSite><twPathDel><twSite>F31.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.114</twDelInfo><twComp>AD_AH_D_P&lt;0&gt;</twComp><twBEL>AD_AH_D_P&lt;0&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.230</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y177.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y177.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.065</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.279</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.280</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_A_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>K26.PAD</twSrcSite><twPathDel><twSite>K26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.121</twDelInfo><twComp>AD_A_CLK_P</twComp><twBEL>AD_A_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y181.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y181.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y177.CLKB</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twFalling">0.877</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twComp></twPathDel><twLogDel>1.566</twLogDel><twRouteDel>1.261</twRouteDel><twTotDel>2.827</twTotDel><twPctLog>55.4</twPctLog><twPctRoute>44.6</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="520" twConstType="OFFSETINDELAY" ><twConstHead uID="50"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_AH_D_P&lt;5&gt;&quot; OFFSET = IN 0.8599 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_A_CLK_P&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.473</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (ILOGIC_X0Y175.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="521"><twConstOffIn anchorID="522" twDataPathType="twDataPathMaxDelay"><twSlack>0.386</twSlack><twSrc BELType="PAD">AD_AH_D_P&lt;5&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twClkDel>1.398</twClkDel><twClkSrc>AD_A_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;5&gt;</twClkDest><twOff>0.859</twOff><twOffSrc>AD_AH_D_P&lt;5&gt;</twOffSrc><twOffDest>AD_A_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_AH_D_P&lt;5&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>E34.PAD</twSrcSite><twPathDel><twSite>E34.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.666</twDelInfo><twComp>AD_AH_D_P&lt;5&gt;</twComp><twBEL>AD_AH_D_P&lt;5&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y175.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y175.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y175.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y175.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;5&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.845</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.846</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_A_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>K26.PAD</twSrcSite><twPathDel><twSite>K26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.516</twDelInfo><twComp>AD_A_CLK_P</twComp><twBEL>AD_A_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y181.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y181.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y175.CLK</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twComp></twPathDel><twLogDel>0.905</twLogDel><twRouteDel>0.493</twRouteDel><twTotDel>1.398</twTotDel><twPctLog>64.7</twPctLog><twPctRoute>35.3</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_AH_D_P&lt;5&gt;&quot; OFFSET = IN 0.8599 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_A_CLK_P&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (ILOGIC_X0Y175.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="523"><twConstOffIn anchorID="524" twDataPathType="twDataPathMinDelay"><twSlack>0.243</twSlack><twSrc BELType="PAD">AD_AH_D_P&lt;5&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twClkDel>2.827</twClkDel><twClkSrc>AD_A_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;5&gt;</twClkDest><twOff>0.807</twOff><twOffSrc>AD_AH_D_P&lt;5&gt;</twOffSrc><twOffDest>AD_A_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_AH_D_P&lt;5&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>E34.PAD</twSrcSite><twPathDel><twSite>E34.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.125</twDelInfo><twComp>AD_AH_D_P&lt;5&gt;</twComp><twBEL>AD_AH_D_P&lt;5&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y175.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y175.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.230</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y175.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y175.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.068</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;5&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.287</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.288</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_A_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>K26.PAD</twSrcSite><twPathDel><twSite>K26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.121</twDelInfo><twComp>AD_A_CLK_P</twComp><twBEL>AD_A_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y181.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y181.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y175.CLK</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising">0.877</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twComp></twPathDel><twLogDel>1.566</twLogDel><twRouteDel>1.261</twRouteDel><twTotDel>2.827</twTotDel><twPctLog>55.4</twPctLog><twPctRoute>44.6</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="525" twConstType="OFFSETINDELAY" ><twConstHead uID="51"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_AH_D_P&lt;5&gt;&quot; OFFSET = IN 0.8599 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_A_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.474</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (ILOGIC_X0Y175.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="526"><twConstOffIn anchorID="527" twDataPathType="twDataPathMaxDelay"><twSlack>0.385</twSlack><twSrc BELType="PAD">AD_AH_D_P&lt;5&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twClkDel>1.398</twClkDel><twClkSrc>AD_A_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;5&gt;</twClkDest><twOff>0.859</twOff><twOffSrc>AD_AH_D_P&lt;5&gt;</twOffSrc><twOffDest>AD_A_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_AH_D_P&lt;5&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>E34.PAD</twSrcSite><twPathDel><twSite>E34.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.666</twDelInfo><twComp>AD_AH_D_P&lt;5&gt;</twComp><twBEL>AD_AH_D_P&lt;5&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y175.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y175.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y175.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y175.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;5&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.846</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.847</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_A_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>K26.PAD</twSrcSite><twPathDel><twSite>K26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.516</twDelInfo><twComp>AD_A_CLK_P</twComp><twBEL>AD_A_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y181.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y181.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y175.CLKB</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twFalling">0.352</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twComp></twPathDel><twLogDel>0.905</twLogDel><twRouteDel>0.493</twRouteDel><twTotDel>1.398</twTotDel><twPctLog>64.7</twPctLog><twPctRoute>35.3</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_AH_D_P&lt;5&gt;&quot; OFFSET = IN 0.8599 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_A_CLK_P&quot; &quot;FALLING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (ILOGIC_X0Y175.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="528"><twConstOffIn anchorID="529" twDataPathType="twDataPathMinDelay"><twSlack>0.246</twSlack><twSrc BELType="PAD">AD_AH_D_P&lt;5&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twClkDel>2.827</twClkDel><twClkSrc>AD_A_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;5&gt;</twClkDest><twOff>0.807</twOff><twOffSrc>AD_AH_D_P&lt;5&gt;</twOffSrc><twOffDest>AD_A_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_AH_D_P&lt;5&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>E34.PAD</twSrcSite><twPathDel><twSite>E34.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.125</twDelInfo><twComp>AD_AH_D_P&lt;5&gt;</twComp><twBEL>AD_AH_D_P&lt;5&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y175.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y175.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.230</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y175.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y175.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.065</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;5&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.290</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.291</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_A_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>K26.PAD</twSrcSite><twPathDel><twSite>K26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.121</twDelInfo><twComp>AD_A_CLK_P</twComp><twBEL>AD_A_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y181.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y181.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y175.CLKB</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twFalling">0.877</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twComp></twPathDel><twLogDel>1.566</twLogDel><twRouteDel>1.261</twRouteDel><twTotDel>2.827</twTotDel><twPctLog>55.4</twPctLog><twPctRoute>44.6</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="530" twConstType="OFFSETINDELAY" ><twConstHead uID="52"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_AH_D_P&lt;3&gt;&quot; OFFSET = IN 0.8645 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_A_CLK_P&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.463</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (ILOGIC_X0Y195.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="531"><twConstOffIn anchorID="532" twDataPathType="twDataPathMaxDelay"><twSlack>0.401</twSlack><twSrc BELType="PAD">AD_AH_D_P&lt;3&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twClkDel>1.398</twClkDel><twClkSrc>AD_A_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;3&gt;</twClkDest><twOff>0.864</twOff><twOffSrc>AD_AH_D_P&lt;3&gt;</twOffSrc><twOffDest>AD_A_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_AH_D_P&lt;3&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>E32.PAD</twSrcSite><twPathDel><twSite>E32.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.656</twDelInfo><twComp>AD_AH_D_P&lt;3&gt;</twComp><twBEL>AD_AH_D_P&lt;3&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y195.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y195.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y195.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y195.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;3&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.835</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.836</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_A_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>K26.PAD</twSrcSite><twPathDel><twSite>K26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.516</twDelInfo><twComp>AD_A_CLK_P</twComp><twBEL>AD_A_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y181.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y181.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y195.CLK</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twComp></twPathDel><twLogDel>0.905</twLogDel><twRouteDel>0.493</twRouteDel><twTotDel>1.398</twTotDel><twPctLog>64.7</twPctLog><twPctRoute>35.3</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_AH_D_P&lt;3&gt;&quot; OFFSET = IN 0.8645 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_A_CLK_P&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (ILOGIC_X0Y195.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="533"><twConstOffIn anchorID="534" twDataPathType="twDataPathMinDelay"><twSlack>0.218</twSlack><twSrc BELType="PAD">AD_AH_D_P&lt;3&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twClkDel>2.838</twClkDel><twClkSrc>AD_A_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;3&gt;</twClkDest><twOff>0.802</twOff><twOffSrc>AD_AH_D_P&lt;3&gt;</twOffSrc><twOffDest>AD_A_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_AH_D_P&lt;3&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>E32.PAD</twSrcSite><twPathDel><twSite>E32.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.116</twDelInfo><twComp>AD_AH_D_P&lt;3&gt;</twComp><twBEL>AD_AH_D_P&lt;3&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y195.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y195.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.230</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y195.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y195.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.068</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;3&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.278</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.279</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_A_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>K26.PAD</twSrcSite><twPathDel><twSite>K26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.121</twDelInfo><twComp>AD_A_CLK_P</twComp><twBEL>AD_A_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y181.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y181.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y195.CLK</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising">0.888</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twComp></twPathDel><twLogDel>1.566</twLogDel><twRouteDel>1.272</twRouteDel><twTotDel>2.838</twTotDel><twPctLog>55.2</twPctLog><twPctRoute>44.8</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="535" twConstType="OFFSETINDELAY" ><twConstHead uID="53"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_AH_D_P&lt;3&gt;&quot; OFFSET = IN 0.8645 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_A_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.464</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (ILOGIC_X0Y195.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="536"><twConstOffIn anchorID="537" twDataPathType="twDataPathMaxDelay"><twSlack>0.400</twSlack><twSrc BELType="PAD">AD_AH_D_P&lt;3&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twClkDel>1.398</twClkDel><twClkSrc>AD_A_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;3&gt;</twClkDest><twOff>0.864</twOff><twOffSrc>AD_AH_D_P&lt;3&gt;</twOffSrc><twOffDest>AD_A_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_AH_D_P&lt;3&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>E32.PAD</twSrcSite><twPathDel><twSite>E32.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.656</twDelInfo><twComp>AD_AH_D_P&lt;3&gt;</twComp><twBEL>AD_AH_D_P&lt;3&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y195.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y195.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y195.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y195.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;3&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.836</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.837</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_A_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>K26.PAD</twSrcSite><twPathDel><twSite>K26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.516</twDelInfo><twComp>AD_A_CLK_P</twComp><twBEL>AD_A_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y181.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y181.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y195.CLKB</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twFalling">0.352</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twComp></twPathDel><twLogDel>0.905</twLogDel><twRouteDel>0.493</twRouteDel><twTotDel>1.398</twTotDel><twPctLog>64.7</twPctLog><twPctRoute>35.3</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_AH_D_P&lt;3&gt;&quot; OFFSET = IN 0.8645 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_A_CLK_P&quot; &quot;FALLING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (ILOGIC_X0Y195.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="538"><twConstOffIn anchorID="539" twDataPathType="twDataPathMinDelay"><twSlack>0.221</twSlack><twSrc BELType="PAD">AD_AH_D_P&lt;3&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twClkDel>2.838</twClkDel><twClkSrc>AD_A_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;3&gt;</twClkDest><twOff>0.802</twOff><twOffSrc>AD_AH_D_P&lt;3&gt;</twOffSrc><twOffDest>AD_A_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_AH_D_P&lt;3&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>E32.PAD</twSrcSite><twPathDel><twSite>E32.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.116</twDelInfo><twComp>AD_AH_D_P&lt;3&gt;</twComp><twBEL>AD_AH_D_P&lt;3&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y195.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y195.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.230</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y195.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y195.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.065</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;3&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.281</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.282</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_A_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>K26.PAD</twSrcSite><twPathDel><twSite>K26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.121</twDelInfo><twComp>AD_A_CLK_P</twComp><twBEL>AD_A_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y181.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y181.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y195.CLKB</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twFalling">0.888</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twComp></twPathDel><twLogDel>1.566</twLogDel><twRouteDel>1.272</twRouteDel><twTotDel>2.838</twTotDel><twPctLog>55.2</twPctLog><twPctRoute>44.8</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="540" twConstType="OFFSETINDELAY" ><twConstHead uID="54"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_AH_D_P&lt;1&gt;&quot; OFFSET = IN 0.8656 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_A_CLK_P&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.479</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (ILOGIC_X0Y169.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="541"><twConstOffIn anchorID="542" twDataPathType="twDataPathMaxDelay"><twSlack>0.386</twSlack><twSrc BELType="PAD">AD_AH_D_P&lt;1&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twClkDel>1.398</twClkDel><twClkSrc>AD_A_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;1&gt;</twClkDest><twOff>0.865</twOff><twOffSrc>AD_AH_D_P&lt;1&gt;</twOffSrc><twOffDest>AD_A_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_AH_D_P&lt;1&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>D31.PAD</twSrcSite><twPathDel><twSite>D31.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.672</twDelInfo><twComp>AD_AH_D_P&lt;1&gt;</twComp><twBEL>AD_AH_D_P&lt;1&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y169.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y169.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y169.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y169.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;1&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.851</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.852</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_A_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>K26.PAD</twSrcSite><twPathDel><twSite>K26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.516</twDelInfo><twComp>AD_A_CLK_P</twComp><twBEL>AD_A_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y181.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y181.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y169.CLK</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twComp></twPathDel><twLogDel>0.905</twLogDel><twRouteDel>0.493</twRouteDel><twTotDel>1.398</twTotDel><twPctLog>64.7</twPctLog><twPctRoute>35.3</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_AH_D_P&lt;1&gt;&quot; OFFSET = IN 0.8656 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_A_CLK_P&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (ILOGIC_X0Y169.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="543"><twConstOffIn anchorID="544" twDataPathType="twDataPathMinDelay"><twSlack>0.231</twSlack><twSrc BELType="PAD">AD_AH_D_P&lt;1&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twClkDel>2.838</twClkDel><twClkSrc>AD_A_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;1&gt;</twClkDest><twOff>0.801</twOff><twOffSrc>AD_AH_D_P&lt;1&gt;</twOffSrc><twOffDest>AD_A_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_AH_D_P&lt;1&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>D31.PAD</twSrcSite><twPathDel><twSite>D31.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.130</twDelInfo><twComp>AD_AH_D_P&lt;1&gt;</twComp><twBEL>AD_AH_D_P&lt;1&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y169.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y169.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.230</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y169.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y169.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.068</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;1&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.292</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.293</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_A_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>K26.PAD</twSrcSite><twPathDel><twSite>K26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.121</twDelInfo><twComp>AD_A_CLK_P</twComp><twBEL>AD_A_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y181.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y181.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y169.CLK</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising">0.888</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twComp></twPathDel><twLogDel>1.566</twLogDel><twRouteDel>1.272</twRouteDel><twTotDel>2.838</twTotDel><twPctLog>55.2</twPctLog><twPctRoute>44.8</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="545" twConstType="OFFSETINDELAY" ><twConstHead uID="55"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_AH_D_P&lt;1&gt;&quot; OFFSET = IN 0.8656 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_A_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.480</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (ILOGIC_X0Y169.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="546"><twConstOffIn anchorID="547" twDataPathType="twDataPathMaxDelay"><twSlack>0.385</twSlack><twSrc BELType="PAD">AD_AH_D_P&lt;1&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twClkDel>1.398</twClkDel><twClkSrc>AD_A_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;1&gt;</twClkDest><twOff>0.865</twOff><twOffSrc>AD_AH_D_P&lt;1&gt;</twOffSrc><twOffDest>AD_A_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_AH_D_P&lt;1&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>D31.PAD</twSrcSite><twPathDel><twSite>D31.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.672</twDelInfo><twComp>AD_AH_D_P&lt;1&gt;</twComp><twBEL>AD_AH_D_P&lt;1&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y169.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y169.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y169.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y169.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;1&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.852</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.853</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_A_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>K26.PAD</twSrcSite><twPathDel><twSite>K26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.516</twDelInfo><twComp>AD_A_CLK_P</twComp><twBEL>AD_A_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y181.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y181.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y169.CLKB</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twFalling">0.352</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twComp></twPathDel><twLogDel>0.905</twLogDel><twRouteDel>0.493</twRouteDel><twTotDel>1.398</twTotDel><twPctLog>64.7</twPctLog><twPctRoute>35.3</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_AH_D_P&lt;1&gt;&quot; OFFSET = IN 0.8656 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_A_CLK_P&quot; &quot;FALLING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (ILOGIC_X0Y169.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="548"><twConstOffIn anchorID="549" twDataPathType="twDataPathMinDelay"><twSlack>0.234</twSlack><twSrc BELType="PAD">AD_AH_D_P&lt;1&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twClkDel>2.838</twClkDel><twClkSrc>AD_A_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;1&gt;</twClkDest><twOff>0.801</twOff><twOffSrc>AD_AH_D_P&lt;1&gt;</twOffSrc><twOffDest>AD_A_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_AH_D_P&lt;1&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>D31.PAD</twSrcSite><twPathDel><twSite>D31.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.130</twDelInfo><twComp>AD_AH_D_P&lt;1&gt;</twComp><twBEL>AD_AH_D_P&lt;1&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y169.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y169.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.230</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y169.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y169.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.065</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;1&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.295</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.296</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_A_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>K26.PAD</twSrcSite><twPathDel><twSite>K26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.121</twDelInfo><twComp>AD_A_CLK_P</twComp><twBEL>AD_A_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y181.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y181.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y169.CLKB</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twFalling">0.888</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twComp></twPathDel><twLogDel>1.566</twLogDel><twRouteDel>1.272</twRouteDel><twTotDel>2.838</twTotDel><twPctLog>55.2</twPctLog><twPctRoute>44.8</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="550" twConstType="OFFSETINDELAY" ><twConstHead uID="56"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_AH_D_P&lt;2&gt;&quot; OFFSET = IN 0.8854 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_A_CLK_P&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.550</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (ILOGIC_X0Y199.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="551"><twConstOffIn anchorID="552" twDataPathType="twDataPathMaxDelay"><twSlack>0.335</twSlack><twSrc BELType="PAD">AD_AH_D_P&lt;2&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twClkDel>1.408</twClkDel><twClkSrc>AD_A_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;2&gt;</twClkDest><twOff>0.885</twOff><twOffSrc>AD_AH_D_P&lt;2&gt;</twOffSrc><twOffDest>AD_A_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_AH_D_P&lt;2&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>C32.PAD</twSrcSite><twPathDel><twSite>C32.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.665</twDelInfo><twComp>AD_AH_D_P&lt;2&gt;</twComp><twBEL>AD_AH_D_P&lt;2&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y199.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y199.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.170</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y199.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y199.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;2&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.932</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.933</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_A_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>K26.PAD</twSrcSite><twPathDel><twSite>K26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.516</twDelInfo><twComp>AD_A_CLK_P</twComp><twBEL>AD_A_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y181.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y181.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y199.CLK</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising">0.362</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twComp></twPathDel><twLogDel>0.905</twLogDel><twRouteDel>0.503</twRouteDel><twTotDel>1.408</twTotDel><twPctLog>64.3</twPctLog><twPctRoute>35.7</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_AH_D_P&lt;2&gt;&quot; OFFSET = IN 0.8854 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_A_CLK_P&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (ILOGIC_X0Y199.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="553"><twConstOffIn anchorID="554" twDataPathType="twDataPathMinDelay"><twSlack>0.263</twSlack><twSrc BELType="PAD">AD_AH_D_P&lt;2&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twClkDel>2.848</twClkDel><twClkSrc>AD_A_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;2&gt;</twClkDest><twOff>0.781</twOff><twOffSrc>AD_AH_D_P&lt;2&gt;</twOffSrc><twOffDest>AD_A_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_AH_D_P&lt;2&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>C32.PAD</twSrcSite><twPathDel><twSite>C32.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.124</twDelInfo><twComp>AD_AH_D_P&lt;2&gt;</twComp><twBEL>AD_AH_D_P&lt;2&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y199.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y199.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.298</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y199.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y199.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.068</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;2&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.354</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.355</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_A_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>K26.PAD</twSrcSite><twPathDel><twSite>K26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.121</twDelInfo><twComp>AD_A_CLK_P</twComp><twBEL>AD_A_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y181.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y181.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y199.CLK</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising">0.898</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twComp></twPathDel><twLogDel>1.566</twLogDel><twRouteDel>1.282</twRouteDel><twTotDel>2.848</twTotDel><twPctLog>55.0</twPctLog><twPctRoute>45.0</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="555" twConstType="OFFSETINDELAY" ><twConstHead uID="57"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_AH_D_P&lt;2&gt;&quot; OFFSET = IN 0.8854 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_A_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.551</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (ILOGIC_X0Y199.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="556"><twConstOffIn anchorID="557" twDataPathType="twDataPathMaxDelay"><twSlack>0.334</twSlack><twSrc BELType="PAD">AD_AH_D_P&lt;2&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twClkDel>1.408</twClkDel><twClkSrc>AD_A_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;2&gt;</twClkDest><twOff>0.885</twOff><twOffSrc>AD_AH_D_P&lt;2&gt;</twOffSrc><twOffDest>AD_A_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_AH_D_P&lt;2&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>C32.PAD</twSrcSite><twPathDel><twSite>C32.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.665</twDelInfo><twComp>AD_AH_D_P&lt;2&gt;</twComp><twBEL>AD_AH_D_P&lt;2&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y199.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y199.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.170</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y199.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y199.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;2&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.933</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.934</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_A_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>K26.PAD</twSrcSite><twPathDel><twSite>K26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.516</twDelInfo><twComp>AD_A_CLK_P</twComp><twBEL>AD_A_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y181.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y181.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y199.CLKB</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twFalling">0.362</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twComp></twPathDel><twLogDel>0.905</twLogDel><twRouteDel>0.503</twRouteDel><twTotDel>1.408</twTotDel><twPctLog>64.3</twPctLog><twPctRoute>35.7</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_AH_D_P&lt;2&gt;&quot; OFFSET = IN 0.8854 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_A_CLK_P&quot; &quot;FALLING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (ILOGIC_X0Y199.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="558"><twConstOffIn anchorID="559" twDataPathType="twDataPathMinDelay"><twSlack>0.266</twSlack><twSrc BELType="PAD">AD_AH_D_P&lt;2&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twClkDel>2.848</twClkDel><twClkSrc>AD_A_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;2&gt;</twClkDest><twOff>0.781</twOff><twOffSrc>AD_AH_D_P&lt;2&gt;</twOffSrc><twOffDest>AD_A_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_AH_D_P&lt;2&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>C32.PAD</twSrcSite><twPathDel><twSite>C32.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.124</twDelInfo><twComp>AD_AH_D_P&lt;2&gt;</twComp><twBEL>AD_AH_D_P&lt;2&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y199.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y199.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.298</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y199.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y199.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.065</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;2&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.357</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.358</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_A_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>K26.PAD</twSrcSite><twPathDel><twSite>K26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.121</twDelInfo><twComp>AD_A_CLK_P</twComp><twBEL>AD_A_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y181.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y181.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y199.CLKB</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twFalling">0.898</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twComp></twPathDel><twLogDel>1.566</twLogDel><twRouteDel>1.282</twRouteDel><twTotDel>2.848</twTotDel><twPctLog>55.0</twPctLog><twPctRoute>45.0</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="560" twConstType="OFFSETINDELAY" ><twConstHead uID="58"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_AL_D_P&lt;1&gt;&quot; OFFSET = IN 0.8766 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_A_CLK_P&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.484</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (ILOGIC_X0Y163.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="561"><twConstOffIn anchorID="562" twDataPathType="twDataPathMaxDelay"><twSlack>0.392</twSlack><twSrc BELType="PAD">AD_AL_D_P&lt;1&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twClkDel>1.408</twClkDel><twClkSrc>AD_A_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_L&lt;1&gt;</twClkDest><twOff>0.876</twOff><twOffSrc>AD_AL_D_P&lt;1&gt;</twOffSrc><twOffDest>AD_A_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_AL_D_P&lt;1&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>L25.PAD</twSrcSite><twPathDel><twSite>L25.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.599</twDelInfo><twComp>AD_AL_D_P&lt;1&gt;</twComp><twBEL>AD_AL_D_P&lt;1&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y163.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/adc_buf_o&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y163.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.170</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y163.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/adc_delay_o&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y163.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_L&lt;1&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.866</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.867</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_A_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>K26.PAD</twSrcSite><twPathDel><twSite>K26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.516</twDelInfo><twComp>AD_A_CLK_P</twComp><twBEL>AD_A_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y181.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y181.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y163.CLK</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising">0.362</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twComp></twPathDel><twLogDel>0.905</twLogDel><twRouteDel>0.503</twRouteDel><twTotDel>1.408</twTotDel><twPctLog>64.3</twPctLog><twPctRoute>35.7</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_AL_D_P&lt;1&gt;&quot; OFFSET = IN 0.8766 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_A_CLK_P&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (ILOGIC_X0Y163.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="563"><twConstOffIn anchorID="564" twDataPathType="twDataPathMinDelay"><twSlack>0.225</twSlack><twSrc BELType="PAD">AD_AL_D_P&lt;1&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twClkDel>2.838</twClkDel><twClkSrc>AD_A_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_L&lt;1&gt;</twClkDest><twOff>0.790</twOff><twOffSrc>AD_AL_D_P&lt;1&gt;</twOffSrc><twOffDest>AD_A_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_AL_D_P&lt;1&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>L25.PAD</twSrcSite><twPathDel><twSite>L25.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.067</twDelInfo><twComp>AD_AL_D_P&lt;1&gt;</twComp><twBEL>AD_AL_D_P&lt;1&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y163.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/adc_buf_o&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y163.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.298</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y163.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/adc_delay_o&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y163.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.068</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_L&lt;1&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.297</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.298</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_A_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>K26.PAD</twSrcSite><twPathDel><twSite>K26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.121</twDelInfo><twComp>AD_A_CLK_P</twComp><twBEL>AD_A_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y181.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y181.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y163.CLK</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising">0.888</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twComp></twPathDel><twLogDel>1.566</twLogDel><twRouteDel>1.272</twRouteDel><twTotDel>2.838</twTotDel><twPctLog>55.2</twPctLog><twPctRoute>44.8</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="565" twConstType="OFFSETINDELAY" ><twConstHead uID="59"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_AL_D_P&lt;1&gt;&quot; OFFSET = IN 0.8766 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_A_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.485</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (ILOGIC_X0Y163.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="566"><twConstOffIn anchorID="567" twDataPathType="twDataPathMaxDelay"><twSlack>0.391</twSlack><twSrc BELType="PAD">AD_AL_D_P&lt;1&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twClkDel>1.408</twClkDel><twClkSrc>AD_A_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_L&lt;1&gt;</twClkDest><twOff>0.876</twOff><twOffSrc>AD_AL_D_P&lt;1&gt;</twOffSrc><twOffDest>AD_A_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_AL_D_P&lt;1&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>L25.PAD</twSrcSite><twPathDel><twSite>L25.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.599</twDelInfo><twComp>AD_AL_D_P&lt;1&gt;</twComp><twBEL>AD_AL_D_P&lt;1&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y163.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/adc_buf_o&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y163.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.170</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y163.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/adc_delay_o&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y163.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_L&lt;1&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.867</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.868</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_A_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>K26.PAD</twSrcSite><twPathDel><twSite>K26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.516</twDelInfo><twComp>AD_A_CLK_P</twComp><twBEL>AD_A_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y181.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y181.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y163.CLKB</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twFalling">0.362</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twComp></twPathDel><twLogDel>0.905</twLogDel><twRouteDel>0.503</twRouteDel><twTotDel>1.408</twTotDel><twPctLog>64.3</twPctLog><twPctRoute>35.7</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_AL_D_P&lt;1&gt;&quot; OFFSET = IN 0.8766 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_A_CLK_P&quot; &quot;FALLING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (ILOGIC_X0Y163.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="568"><twConstOffIn anchorID="569" twDataPathType="twDataPathMinDelay"><twSlack>0.228</twSlack><twSrc BELType="PAD">AD_AL_D_P&lt;1&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twClkDel>2.838</twClkDel><twClkSrc>AD_A_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_L&lt;1&gt;</twClkDest><twOff>0.790</twOff><twOffSrc>AD_AL_D_P&lt;1&gt;</twOffSrc><twOffDest>AD_A_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_AL_D_P&lt;1&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>L25.PAD</twSrcSite><twPathDel><twSite>L25.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.067</twDelInfo><twComp>AD_AL_D_P&lt;1&gt;</twComp><twBEL>AD_AL_D_P&lt;1&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y163.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/adc_buf_o&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y163.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.298</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y163.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/adc_delay_o&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y163.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.065</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_L&lt;1&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.300</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.301</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_A_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>K26.PAD</twSrcSite><twPathDel><twSite>K26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.121</twDelInfo><twComp>AD_A_CLK_P</twComp><twBEL>AD_A_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y181.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y181.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y163.CLKB</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twFalling">0.888</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twComp></twPathDel><twLogDel>1.566</twLogDel><twRouteDel>1.272</twRouteDel><twTotDel>2.838</twTotDel><twPctLog>55.2</twPctLog><twPctRoute>44.8</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="570" twConstType="OFFSETINDELAY" ><twConstHead uID="60"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_AL_D_P&lt;3&gt;&quot; OFFSET = IN 0.8917 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_A_CLK_P&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.502</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (ILOGIC_X0Y185.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="571"><twConstOffIn anchorID="572" twDataPathType="twDataPathMaxDelay"><twSlack>0.389</twSlack><twSrc BELType="PAD">AD_AL_D_P&lt;3&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twClkDel>1.398</twClkDel><twClkSrc>AD_A_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_L&lt;3&gt;</twClkDest><twOff>0.891</twOff><twOffSrc>AD_AL_D_P&lt;3&gt;</twOffSrc><twOffDest>AD_A_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_AL_D_P&lt;3&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>K28.PAD</twSrcSite><twPathDel><twSite>K28.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.607</twDelInfo><twComp>AD_AL_D_P&lt;3&gt;</twComp><twBEL>AD_AL_D_P&lt;3&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y185.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/adc_buf_o&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y185.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.170</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y185.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/adc_delay_o&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y185.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_L&lt;3&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.874</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.875</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_A_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>K26.PAD</twSrcSite><twPathDel><twSite>K26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.516</twDelInfo><twComp>AD_A_CLK_P</twComp><twBEL>AD_A_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y181.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y181.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y185.CLK</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twComp></twPathDel><twLogDel>0.905</twLogDel><twRouteDel>0.493</twRouteDel><twTotDel>1.398</twTotDel><twPctLog>64.7</twPctLog><twPctRoute>35.3</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_AL_D_P&lt;3&gt;&quot; OFFSET = IN 0.8917 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_A_CLK_P&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (ILOGIC_X0Y185.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="573"><twConstOffIn anchorID="574" twDataPathType="twDataPathMinDelay"><twSlack>0.228</twSlack><twSrc BELType="PAD">AD_AL_D_P&lt;3&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twClkDel>2.827</twClkDel><twClkSrc>AD_A_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_L&lt;3&gt;</twClkDest><twOff>0.775</twOff><twOffSrc>AD_AL_D_P&lt;3&gt;</twOffSrc><twOffDest>AD_A_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_AL_D_P&lt;3&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>K28.PAD</twSrcSite><twPathDel><twSite>K28.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.074</twDelInfo><twComp>AD_AL_D_P&lt;3&gt;</twComp><twBEL>AD_AL_D_P&lt;3&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y185.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/adc_buf_o&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y185.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.298</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y185.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/adc_delay_o&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y185.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.068</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_L&lt;3&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.304</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.305</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_A_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>K26.PAD</twSrcSite><twPathDel><twSite>K26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.121</twDelInfo><twComp>AD_A_CLK_P</twComp><twBEL>AD_A_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y181.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y181.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y185.CLK</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising">0.877</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twComp></twPathDel><twLogDel>1.566</twLogDel><twRouteDel>1.261</twRouteDel><twTotDel>2.827</twTotDel><twPctLog>55.4</twPctLog><twPctRoute>44.6</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="575" twConstType="OFFSETINDELAY" ><twConstHead uID="61"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_AL_D_P&lt;3&gt;&quot; OFFSET = IN 0.8917 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_A_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.503</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (ILOGIC_X0Y185.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="576"><twConstOffIn anchorID="577" twDataPathType="twDataPathMaxDelay"><twSlack>0.388</twSlack><twSrc BELType="PAD">AD_AL_D_P&lt;3&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twClkDel>1.398</twClkDel><twClkSrc>AD_A_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_L&lt;3&gt;</twClkDest><twOff>0.891</twOff><twOffSrc>AD_AL_D_P&lt;3&gt;</twOffSrc><twOffDest>AD_A_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_AL_D_P&lt;3&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>K28.PAD</twSrcSite><twPathDel><twSite>K28.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.607</twDelInfo><twComp>AD_AL_D_P&lt;3&gt;</twComp><twBEL>AD_AL_D_P&lt;3&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y185.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/adc_buf_o&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y185.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.170</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y185.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/adc_delay_o&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y185.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_L&lt;3&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.875</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.876</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_A_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>K26.PAD</twSrcSite><twPathDel><twSite>K26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.516</twDelInfo><twComp>AD_A_CLK_P</twComp><twBEL>AD_A_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y181.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y181.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y185.CLKB</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twFalling">0.352</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twComp></twPathDel><twLogDel>0.905</twLogDel><twRouteDel>0.493</twRouteDel><twTotDel>1.398</twTotDel><twPctLog>64.7</twPctLog><twPctRoute>35.3</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_AL_D_P&lt;3&gt;&quot; OFFSET = IN 0.8917 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_A_CLK_P&quot; &quot;FALLING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (ILOGIC_X0Y185.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="578"><twConstOffIn anchorID="579" twDataPathType="twDataPathMinDelay"><twSlack>0.231</twSlack><twSrc BELType="PAD">AD_AL_D_P&lt;3&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twClkDel>2.827</twClkDel><twClkSrc>AD_A_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_L&lt;3&gt;</twClkDest><twOff>0.775</twOff><twOffSrc>AD_AL_D_P&lt;3&gt;</twOffSrc><twOffDest>AD_A_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_AL_D_P&lt;3&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>K28.PAD</twSrcSite><twPathDel><twSite>K28.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.074</twDelInfo><twComp>AD_AL_D_P&lt;3&gt;</twComp><twBEL>AD_AL_D_P&lt;3&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y185.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/adc_buf_o&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y185.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.298</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y185.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/adc_delay_o&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y185.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.065</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_L&lt;3&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.307</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.308</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_A_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>K26.PAD</twSrcSite><twPathDel><twSite>K26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.121</twDelInfo><twComp>AD_A_CLK_P</twComp><twBEL>AD_A_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y181.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y181.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y185.CLKB</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twFalling">0.877</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twComp></twPathDel><twLogDel>1.566</twLogDel><twRouteDel>1.261</twRouteDel><twTotDel>2.827</twTotDel><twPctLog>55.4</twPctLog><twPctRoute>44.6</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="580" twConstType="OFFSETINDELAY" ><twConstHead uID="62"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_AL_D_P&lt;2&gt;&quot; OFFSET = IN 0.8899 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_A_CLK_P&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.483</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (ILOGIC_X0Y197.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="581"><twConstOffIn anchorID="582" twDataPathType="twDataPathMaxDelay"><twSlack>0.406</twSlack><twSrc BELType="PAD">AD_AL_D_P&lt;2&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twClkDel>1.408</twClkDel><twClkSrc>AD_A_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_L&lt;2&gt;</twClkDest><twOff>0.889</twOff><twOffSrc>AD_AL_D_P&lt;2&gt;</twOffSrc><twOffDest>AD_A_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_AL_D_P&lt;2&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>J26.PAD</twSrcSite><twPathDel><twSite>J26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.598</twDelInfo><twComp>AD_AL_D_P&lt;2&gt;</twComp><twBEL>AD_AL_D_P&lt;2&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y197.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/adc_buf_o&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y197.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.170</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y197.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/adc_delay_o&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y197.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_L&lt;2&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.865</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.866</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_A_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>K26.PAD</twSrcSite><twPathDel><twSite>K26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.516</twDelInfo><twComp>AD_A_CLK_P</twComp><twBEL>AD_A_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y181.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y181.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y197.CLK</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising">0.362</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twComp></twPathDel><twLogDel>0.905</twLogDel><twRouteDel>0.503</twRouteDel><twTotDel>1.408</twTotDel><twPctLog>64.3</twPctLog><twPctRoute>35.7</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_AL_D_P&lt;2&gt;&quot; OFFSET = IN 0.8899 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_A_CLK_P&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (ILOGIC_X0Y197.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="583"><twConstOffIn anchorID="584" twDataPathType="twDataPathMinDelay"><twSlack>0.212</twSlack><twSrc BELType="PAD">AD_AL_D_P&lt;2&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twClkDel>2.838</twClkDel><twClkSrc>AD_A_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_L&lt;2&gt;</twClkDest><twOff>0.777</twOff><twOffSrc>AD_AL_D_P&lt;2&gt;</twOffSrc><twOffDest>AD_A_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_AL_D_P&lt;2&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>J26.PAD</twSrcSite><twPathDel><twSite>J26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.067</twDelInfo><twComp>AD_AL_D_P&lt;2&gt;</twComp><twBEL>AD_AL_D_P&lt;2&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y197.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/adc_buf_o&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y197.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.298</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y197.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/adc_delay_o&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y197.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.068</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_L&lt;2&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.297</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.298</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_A_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>K26.PAD</twSrcSite><twPathDel><twSite>K26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.121</twDelInfo><twComp>AD_A_CLK_P</twComp><twBEL>AD_A_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y181.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y181.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y197.CLK</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising">0.888</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twComp></twPathDel><twLogDel>1.566</twLogDel><twRouteDel>1.272</twRouteDel><twTotDel>2.838</twTotDel><twPctLog>55.2</twPctLog><twPctRoute>44.8</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="585" twConstType="OFFSETINDELAY" ><twConstHead uID="63"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_AL_D_P&lt;2&gt;&quot; OFFSET = IN 0.8899 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_A_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.484</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (ILOGIC_X0Y197.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="586"><twConstOffIn anchorID="587" twDataPathType="twDataPathMaxDelay"><twSlack>0.405</twSlack><twSrc BELType="PAD">AD_AL_D_P&lt;2&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twClkDel>1.408</twClkDel><twClkSrc>AD_A_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_L&lt;2&gt;</twClkDest><twOff>0.889</twOff><twOffSrc>AD_AL_D_P&lt;2&gt;</twOffSrc><twOffDest>AD_A_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_AL_D_P&lt;2&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>J26.PAD</twSrcSite><twPathDel><twSite>J26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.598</twDelInfo><twComp>AD_AL_D_P&lt;2&gt;</twComp><twBEL>AD_AL_D_P&lt;2&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y197.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/adc_buf_o&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y197.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.170</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y197.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/adc_delay_o&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y197.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_L&lt;2&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.866</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.867</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_A_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>K26.PAD</twSrcSite><twPathDel><twSite>K26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.516</twDelInfo><twComp>AD_A_CLK_P</twComp><twBEL>AD_A_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y181.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y181.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y197.CLKB</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twFalling">0.362</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twComp></twPathDel><twLogDel>0.905</twLogDel><twRouteDel>0.503</twRouteDel><twTotDel>1.408</twTotDel><twPctLog>64.3</twPctLog><twPctRoute>35.7</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_AL_D_P&lt;2&gt;&quot; OFFSET = IN 0.8899 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_A_CLK_P&quot; &quot;FALLING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (ILOGIC_X0Y197.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="588"><twConstOffIn anchorID="589" twDataPathType="twDataPathMinDelay"><twSlack>0.215</twSlack><twSrc BELType="PAD">AD_AL_D_P&lt;2&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twClkDel>2.838</twClkDel><twClkSrc>AD_A_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_L&lt;2&gt;</twClkDest><twOff>0.777</twOff><twOffSrc>AD_AL_D_P&lt;2&gt;</twOffSrc><twOffDest>AD_A_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_AL_D_P&lt;2&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>J26.PAD</twSrcSite><twPathDel><twSite>J26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.067</twDelInfo><twComp>AD_AL_D_P&lt;2&gt;</twComp><twBEL>AD_AL_D_P&lt;2&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y197.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/adc_buf_o&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y197.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.298</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y197.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/adc_delay_o&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y197.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.065</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_L&lt;2&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.300</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.301</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_A_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>K26.PAD</twSrcSite><twPathDel><twSite>K26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.121</twDelInfo><twComp>AD_A_CLK_P</twComp><twBEL>AD_A_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y181.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y181.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y197.CLKB</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twFalling">0.888</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twComp></twPathDel><twLogDel>1.566</twLogDel><twRouteDel>1.272</twRouteDel><twTotDel>2.838</twTotDel><twPctLog>55.2</twPctLog><twPctRoute>44.8</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="590" twConstType="OFFSETINDELAY" ><twConstHead uID="64"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_AL_D_P&lt;5&gt;&quot; OFFSET = IN 0.8919 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_A_CLK_P&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.537</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (ILOGIC_X0Y189.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="591"><twConstOffIn anchorID="592" twDataPathType="twDataPathMaxDelay"><twSlack>0.354</twSlack><twSrc BELType="PAD">AD_AL_D_P&lt;5&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twClkDel>1.398</twClkDel><twClkSrc>AD_A_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_L&lt;5&gt;</twClkDest><twOff>0.891</twOff><twOffSrc>AD_AL_D_P&lt;5&gt;</twOffSrc><twOffDest>AD_A_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_AL_D_P&lt;5&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>G31.PAD</twSrcSite><twPathDel><twSite>G31.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.642</twDelInfo><twComp>AD_AL_D_P&lt;5&gt;</twComp><twBEL>AD_AL_D_P&lt;5&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y189.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/adc_buf_o&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y189.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.170</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y189.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/adc_delay_o&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y189.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_L&lt;5&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.909</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.910</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_A_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>K26.PAD</twSrcSite><twPathDel><twSite>K26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.516</twDelInfo><twComp>AD_A_CLK_P</twComp><twBEL>AD_A_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y181.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y181.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y189.CLK</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twComp></twPathDel><twLogDel>0.905</twLogDel><twRouteDel>0.493</twRouteDel><twTotDel>1.398</twTotDel><twPctLog>64.7</twPctLog><twPctRoute>35.3</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_AL_D_P&lt;5&gt;&quot; OFFSET = IN 0.8919 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_A_CLK_P&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (ILOGIC_X0Y189.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="593"><twConstOffIn anchorID="594" twDataPathType="twDataPathMinDelay"><twSlack>0.248</twSlack><twSrc BELType="PAD">AD_AL_D_P&lt;5&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twClkDel>2.838</twClkDel><twClkSrc>AD_A_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_L&lt;5&gt;</twClkDest><twOff>0.775</twOff><twOffSrc>AD_AL_D_P&lt;5&gt;</twOffSrc><twOffDest>AD_A_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_AL_D_P&lt;5&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>G31.PAD</twSrcSite><twPathDel><twSite>G31.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.105</twDelInfo><twComp>AD_AL_D_P&lt;5&gt;</twComp><twBEL>AD_AL_D_P&lt;5&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y189.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/adc_buf_o&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y189.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.298</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y189.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/adc_delay_o&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y189.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.068</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_L&lt;5&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.335</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.336</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_A_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>K26.PAD</twSrcSite><twPathDel><twSite>K26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.121</twDelInfo><twComp>AD_A_CLK_P</twComp><twBEL>AD_A_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y181.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y181.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y189.CLK</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising">0.888</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twComp></twPathDel><twLogDel>1.566</twLogDel><twRouteDel>1.272</twRouteDel><twTotDel>2.838</twTotDel><twPctLog>55.2</twPctLog><twPctRoute>44.8</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="595" twConstType="OFFSETINDELAY" ><twConstHead uID="65"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_AL_D_P&lt;5&gt;&quot; OFFSET = IN 0.8919 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_A_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.538</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (ILOGIC_X0Y189.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="596"><twConstOffIn anchorID="597" twDataPathType="twDataPathMaxDelay"><twSlack>0.353</twSlack><twSrc BELType="PAD">AD_AL_D_P&lt;5&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twClkDel>1.398</twClkDel><twClkSrc>AD_A_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_L&lt;5&gt;</twClkDest><twOff>0.891</twOff><twOffSrc>AD_AL_D_P&lt;5&gt;</twOffSrc><twOffDest>AD_A_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_AL_D_P&lt;5&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>G31.PAD</twSrcSite><twPathDel><twSite>G31.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.642</twDelInfo><twComp>AD_AL_D_P&lt;5&gt;</twComp><twBEL>AD_AL_D_P&lt;5&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y189.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/adc_buf_o&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y189.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.170</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y189.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/adc_delay_o&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y189.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_L&lt;5&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.910</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.911</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_A_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>K26.PAD</twSrcSite><twPathDel><twSite>K26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.516</twDelInfo><twComp>AD_A_CLK_P</twComp><twBEL>AD_A_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y181.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y181.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y189.CLKB</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twFalling">0.352</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twComp></twPathDel><twLogDel>0.905</twLogDel><twRouteDel>0.493</twRouteDel><twTotDel>1.398</twTotDel><twPctLog>64.7</twPctLog><twPctRoute>35.3</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_AL_D_P&lt;5&gt;&quot; OFFSET = IN 0.8919 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_A_CLK_P&quot; &quot;FALLING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (ILOGIC_X0Y189.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="598"><twConstOffIn anchorID="599" twDataPathType="twDataPathMinDelay"><twSlack>0.251</twSlack><twSrc BELType="PAD">AD_AL_D_P&lt;5&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twClkDel>2.838</twClkDel><twClkSrc>AD_A_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_L&lt;5&gt;</twClkDest><twOff>0.775</twOff><twOffSrc>AD_AL_D_P&lt;5&gt;</twOffSrc><twOffDest>AD_A_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_AL_D_P&lt;5&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>G31.PAD</twSrcSite><twPathDel><twSite>G31.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.105</twDelInfo><twComp>AD_AL_D_P&lt;5&gt;</twComp><twBEL>AD_AL_D_P&lt;5&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y189.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/adc_buf_o&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y189.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.298</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y189.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/adc_delay_o&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y189.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.065</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_L&lt;5&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.338</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.339</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_A_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>K26.PAD</twSrcSite><twPathDel><twSite>K26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.121</twDelInfo><twComp>AD_A_CLK_P</twComp><twBEL>AD_A_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y181.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y181.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y189.CLKB</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twFalling">0.888</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twComp></twPathDel><twLogDel>1.566</twLogDel><twRouteDel>1.272</twRouteDel><twTotDel>2.838</twTotDel><twPctLog>55.2</twPctLog><twPctRoute>44.8</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="600" twConstType="OFFSETINDELAY" ><twConstHead uID="66"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_AL_D_P&lt;4&gt;&quot; OFFSET = IN 0.9047 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_A_CLK_P&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.541</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (ILOGIC_X0Y193.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="601"><twConstOffIn anchorID="602" twDataPathType="twDataPathMaxDelay"><twSlack>0.363</twSlack><twSrc BELType="PAD">AD_AL_D_P&lt;4&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twClkDel>1.398</twClkDel><twClkSrc>AD_A_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_L&lt;4&gt;</twClkDest><twOff>0.904</twOff><twOffSrc>AD_AL_D_P&lt;4&gt;</twOffSrc><twOffDest>AD_A_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_AL_D_P&lt;4&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>F30.PAD</twSrcSite><twPathDel><twSite>F30.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.646</twDelInfo><twComp>AD_AL_D_P&lt;4&gt;</twComp><twBEL>AD_AL_D_P&lt;4&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y193.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/adc_buf_o&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y193.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.170</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y193.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/adc_delay_o&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y193.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_L&lt;4&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.913</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.914</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_A_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>K26.PAD</twSrcSite><twPathDel><twSite>K26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.516</twDelInfo><twComp>AD_A_CLK_P</twComp><twBEL>AD_A_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y181.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y181.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y193.CLK</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twComp></twPathDel><twLogDel>0.905</twLogDel><twRouteDel>0.493</twRouteDel><twTotDel>1.398</twTotDel><twPctLog>64.7</twPctLog><twPctRoute>35.3</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_AL_D_P&lt;4&gt;&quot; OFFSET = IN 0.9047 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_A_CLK_P&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (ILOGIC_X0Y193.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="603"><twConstOffIn anchorID="604" twDataPathType="twDataPathMinDelay"><twSlack>0.238</twSlack><twSrc BELType="PAD">AD_AL_D_P&lt;4&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twClkDel>2.838</twClkDel><twClkSrc>AD_A_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_L&lt;4&gt;</twClkDest><twOff>0.762</twOff><twOffSrc>AD_AL_D_P&lt;4&gt;</twOffSrc><twOffDest>AD_A_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_AL_D_P&lt;4&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>F30.PAD</twSrcSite><twPathDel><twSite>F30.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.108</twDelInfo><twComp>AD_AL_D_P&lt;4&gt;</twComp><twBEL>AD_AL_D_P&lt;4&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y193.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/adc_buf_o&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y193.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.298</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y193.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/adc_delay_o&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y193.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.068</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_L&lt;4&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.338</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.339</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_A_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>K26.PAD</twSrcSite><twPathDel><twSite>K26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.121</twDelInfo><twComp>AD_A_CLK_P</twComp><twBEL>AD_A_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y181.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y181.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y193.CLK</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising">0.888</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twComp></twPathDel><twLogDel>1.566</twLogDel><twRouteDel>1.272</twRouteDel><twTotDel>2.838</twTotDel><twPctLog>55.2</twPctLog><twPctRoute>44.8</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="605" twConstType="OFFSETINDELAY" ><twConstHead uID="67"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_AL_D_P&lt;4&gt;&quot; OFFSET = IN 0.9047 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_A_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.542</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (ILOGIC_X0Y193.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="606"><twConstOffIn anchorID="607" twDataPathType="twDataPathMaxDelay"><twSlack>0.362</twSlack><twSrc BELType="PAD">AD_AL_D_P&lt;4&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twClkDel>1.398</twClkDel><twClkSrc>AD_A_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_L&lt;4&gt;</twClkDest><twOff>0.904</twOff><twOffSrc>AD_AL_D_P&lt;4&gt;</twOffSrc><twOffDest>AD_A_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_AL_D_P&lt;4&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>F30.PAD</twSrcSite><twPathDel><twSite>F30.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.646</twDelInfo><twComp>AD_AL_D_P&lt;4&gt;</twComp><twBEL>AD_AL_D_P&lt;4&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y193.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/adc_buf_o&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y193.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.170</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y193.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/adc_delay_o&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y193.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_L&lt;4&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.914</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.915</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_A_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>K26.PAD</twSrcSite><twPathDel><twSite>K26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.516</twDelInfo><twComp>AD_A_CLK_P</twComp><twBEL>AD_A_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y181.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y181.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y193.CLKB</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twFalling">0.352</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twComp></twPathDel><twLogDel>0.905</twLogDel><twRouteDel>0.493</twRouteDel><twTotDel>1.398</twTotDel><twPctLog>64.7</twPctLog><twPctRoute>35.3</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_AL_D_P&lt;4&gt;&quot; OFFSET = IN 0.9047 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_A_CLK_P&quot; &quot;FALLING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (ILOGIC_X0Y193.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="608"><twConstOffIn anchorID="609" twDataPathType="twDataPathMinDelay"><twSlack>0.241</twSlack><twSrc BELType="PAD">AD_AL_D_P&lt;4&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twClkDel>2.838</twClkDel><twClkSrc>AD_A_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_L&lt;4&gt;</twClkDest><twOff>0.762</twOff><twOffSrc>AD_AL_D_P&lt;4&gt;</twOffSrc><twOffDest>AD_A_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_AL_D_P&lt;4&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>F30.PAD</twSrcSite><twPathDel><twSite>F30.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.108</twDelInfo><twComp>AD_AL_D_P&lt;4&gt;</twComp><twBEL>AD_AL_D_P&lt;4&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y193.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/adc_buf_o&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y193.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.298</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y193.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/adc_delay_o&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y193.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.065</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_L&lt;4&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.341</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.342</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_A_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>K26.PAD</twSrcSite><twPathDel><twSite>K26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.121</twDelInfo><twComp>AD_A_CLK_P</twComp><twBEL>AD_A_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y181.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y181.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y193.CLKB</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twFalling">0.888</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twComp></twPathDel><twLogDel>1.566</twLogDel><twRouteDel>1.272</twRouteDel><twTotDel>2.838</twTotDel><twPctLog>55.2</twPctLog><twPctRoute>44.8</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="610" twConstType="OFFSETINDELAY" ><twConstHead uID="68"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_AL_D_P&lt;0&gt;&quot; OFFSET = IN 0.8609 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_A_CLK_P&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.478</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (ILOGIC_X0Y183.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="611"><twConstOffIn anchorID="612" twDataPathType="twDataPathMaxDelay"><twSlack>0.382</twSlack><twSrc BELType="PAD">AD_AL_D_P&lt;0&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twClkDel>1.398</twClkDel><twClkSrc>AD_A_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_L&lt;0&gt;</twClkDest><twOff>0.860</twOff><twOffSrc>AD_AL_D_P&lt;0&gt;</twOffSrc><twOffDest>AD_A_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_AL_D_P&lt;0&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>D34.PAD</twSrcSite><twPathDel><twSite>D34.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.671</twDelInfo><twComp>AD_AL_D_P&lt;0&gt;</twComp><twBEL>AD_AL_D_P&lt;0&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y183.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/adc_buf_o&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y183.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y183.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/adc_delay_o&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y183.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_L&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.850</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.851</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_A_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>K26.PAD</twSrcSite><twPathDel><twSite>K26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.516</twDelInfo><twComp>AD_A_CLK_P</twComp><twBEL>AD_A_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y181.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y181.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y183.CLK</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twComp></twPathDel><twLogDel>0.905</twLogDel><twRouteDel>0.493</twRouteDel><twTotDel>1.398</twTotDel><twPctLog>64.7</twPctLog><twPctRoute>35.3</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_AL_D_P&lt;0&gt;&quot; OFFSET = IN 0.8609 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_A_CLK_P&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (ILOGIC_X0Y183.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="613"><twConstOffIn anchorID="614" twDataPathType="twDataPathMinDelay"><twSlack>0.246</twSlack><twSrc BELType="PAD">AD_AL_D_P&lt;0&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twClkDel>2.827</twClkDel><twClkSrc>AD_A_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_L&lt;0&gt;</twClkDest><twOff>0.806</twOff><twOffSrc>AD_AL_D_P&lt;0&gt;</twOffSrc><twOffDest>AD_A_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_AL_D_P&lt;0&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>D34.PAD</twSrcSite><twPathDel><twSite>D34.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.129</twDelInfo><twComp>AD_AL_D_P&lt;0&gt;</twComp><twBEL>AD_AL_D_P&lt;0&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y183.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/adc_buf_o&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y183.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.230</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y183.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/adc_delay_o&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y183.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.068</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_L&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.291</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.292</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_A_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>K26.PAD</twSrcSite><twPathDel><twSite>K26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.121</twDelInfo><twComp>AD_A_CLK_P</twComp><twBEL>AD_A_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y181.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y181.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y183.CLK</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising">0.877</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twComp></twPathDel><twLogDel>1.566</twLogDel><twRouteDel>1.261</twRouteDel><twTotDel>2.827</twTotDel><twPctLog>55.4</twPctLog><twPctRoute>44.6</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="615" twConstType="OFFSETINDELAY" ><twConstHead uID="69"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_AL_D_P&lt;0&gt;&quot; OFFSET = IN 0.8609 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_A_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.479</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (ILOGIC_X0Y183.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="616"><twConstOffIn anchorID="617" twDataPathType="twDataPathMaxDelay"><twSlack>0.381</twSlack><twSrc BELType="PAD">AD_AL_D_P&lt;0&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twClkDel>1.398</twClkDel><twClkSrc>AD_A_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_L&lt;0&gt;</twClkDest><twOff>0.860</twOff><twOffSrc>AD_AL_D_P&lt;0&gt;</twOffSrc><twOffDest>AD_A_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_AL_D_P&lt;0&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>D34.PAD</twSrcSite><twPathDel><twSite>D34.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.671</twDelInfo><twComp>AD_AL_D_P&lt;0&gt;</twComp><twBEL>AD_AL_D_P&lt;0&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y183.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/adc_buf_o&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y183.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y183.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/adc_delay_o&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y183.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_L&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.851</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.852</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_A_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>K26.PAD</twSrcSite><twPathDel><twSite>K26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.516</twDelInfo><twComp>AD_A_CLK_P</twComp><twBEL>AD_A_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y181.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y181.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y183.CLKB</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twFalling">0.352</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twComp></twPathDel><twLogDel>0.905</twLogDel><twRouteDel>0.493</twRouteDel><twTotDel>1.398</twTotDel><twPctLog>64.7</twPctLog><twPctRoute>35.3</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_AL_D_P&lt;0&gt;&quot; OFFSET = IN 0.8609 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_A_CLK_P&quot; &quot;FALLING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (ILOGIC_X0Y183.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="618"><twConstOffIn anchorID="619" twDataPathType="twDataPathMinDelay"><twSlack>0.249</twSlack><twSrc BELType="PAD">AD_AL_D_P&lt;0&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twClkDel>2.827</twClkDel><twClkSrc>AD_A_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_L&lt;0&gt;</twClkDest><twOff>0.806</twOff><twOffSrc>AD_AL_D_P&lt;0&gt;</twOffSrc><twOffDest>AD_A_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_AL_D_P&lt;0&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>D34.PAD</twSrcSite><twPathDel><twSite>D34.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.129</twDelInfo><twComp>AD_AL_D_P&lt;0&gt;</twComp><twBEL>AD_AL_D_P&lt;0&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y183.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/adc_buf_o&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y183.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.230</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y183.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/adc_delay_o&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y183.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.065</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_L&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.294</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.295</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_A_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>K26.PAD</twSrcSite><twPathDel><twSite>K26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.121</twDelInfo><twComp>AD_A_CLK_P</twComp><twBEL>AD_A_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y181.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y181.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y183.CLKB</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twFalling">0.877</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twComp></twPathDel><twLogDel>1.566</twLogDel><twRouteDel>1.261</twRouteDel><twTotDel>2.827</twTotDel><twPctLog>55.4</twPctLog><twPctRoute>44.6</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="620" twConstType="OFFSETINDELAY" ><twConstHead uID="70"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_AL_D_P&lt;7&gt;&quot; OFFSET = IN 0.8939 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_A_CLK_P&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.569</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (ILOGIC_X0Y187.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="621"><twConstOffIn anchorID="622" twDataPathType="twDataPathMaxDelay"><twSlack>0.324</twSlack><twSrc BELType="PAD">AD_AL_D_P&lt;7&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twClkDel>1.398</twClkDel><twClkSrc>AD_A_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_L&lt;7&gt;</twClkDest><twOff>0.893</twOff><twOffSrc>AD_AL_D_P&lt;7&gt;</twOffSrc><twOffDest>AD_A_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_AL_D_P&lt;7&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>C33.PAD</twSrcSite><twPathDel><twSite>C33.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.674</twDelInfo><twComp>AD_AL_D_P&lt;7&gt;</twComp><twBEL>AD_AL_D_P&lt;7&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y187.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/adc_buf_o&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y187.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.170</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y187.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/adc_delay_o&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y187.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_L&lt;7&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.941</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.942</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_A_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>K26.PAD</twSrcSite><twPathDel><twSite>K26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.516</twDelInfo><twComp>AD_A_CLK_P</twComp><twBEL>AD_A_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y181.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y181.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y187.CLK</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twComp></twPathDel><twLogDel>0.905</twLogDel><twRouteDel>0.493</twRouteDel><twTotDel>1.398</twTotDel><twPctLog>64.7</twPctLog><twPctRoute>35.3</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_AL_D_P&lt;7&gt;&quot; OFFSET = IN 0.8939 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_A_CLK_P&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (ILOGIC_X0Y187.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="623"><twConstOffIn anchorID="624" twDataPathType="twDataPathMinDelay"><twSlack>0.273</twSlack><twSrc BELType="PAD">AD_AL_D_P&lt;7&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twClkDel>2.838</twClkDel><twClkSrc>AD_A_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_L&lt;7&gt;</twClkDest><twOff>0.773</twOff><twOffSrc>AD_AL_D_P&lt;7&gt;</twOffSrc><twOffDest>AD_A_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_AL_D_P&lt;7&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>C33.PAD</twSrcSite><twPathDel><twSite>C33.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.132</twDelInfo><twComp>AD_AL_D_P&lt;7&gt;</twComp><twBEL>AD_AL_D_P&lt;7&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y187.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/adc_buf_o&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y187.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.298</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y187.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/adc_delay_o&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y187.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.068</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_L&lt;7&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.362</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.363</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_A_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>K26.PAD</twSrcSite><twPathDel><twSite>K26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.121</twDelInfo><twComp>AD_A_CLK_P</twComp><twBEL>AD_A_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y181.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y181.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y187.CLK</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising">0.888</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twComp></twPathDel><twLogDel>1.566</twLogDel><twRouteDel>1.272</twRouteDel><twTotDel>2.838</twTotDel><twPctLog>55.2</twPctLog><twPctRoute>44.8</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="625" twConstType="OFFSETINDELAY" ><twConstHead uID="71"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_AL_D_P&lt;7&gt;&quot; OFFSET = IN 0.8939 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_A_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.570</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (ILOGIC_X0Y187.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="626"><twConstOffIn anchorID="627" twDataPathType="twDataPathMaxDelay"><twSlack>0.323</twSlack><twSrc BELType="PAD">AD_AL_D_P&lt;7&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twClkDel>1.398</twClkDel><twClkSrc>AD_A_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_L&lt;7&gt;</twClkDest><twOff>0.893</twOff><twOffSrc>AD_AL_D_P&lt;7&gt;</twOffSrc><twOffDest>AD_A_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_AL_D_P&lt;7&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>C33.PAD</twSrcSite><twPathDel><twSite>C33.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.674</twDelInfo><twComp>AD_AL_D_P&lt;7&gt;</twComp><twBEL>AD_AL_D_P&lt;7&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y187.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/adc_buf_o&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y187.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.170</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y187.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/adc_delay_o&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y187.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_L&lt;7&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.942</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.943</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_A_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>K26.PAD</twSrcSite><twPathDel><twSite>K26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.516</twDelInfo><twComp>AD_A_CLK_P</twComp><twBEL>AD_A_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y181.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y181.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y187.CLKB</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twFalling">0.352</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twComp></twPathDel><twLogDel>0.905</twLogDel><twRouteDel>0.493</twRouteDel><twTotDel>1.398</twTotDel><twPctLog>64.7</twPctLog><twPctRoute>35.3</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_AL_D_P&lt;7&gt;&quot; OFFSET = IN 0.8939 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_A_CLK_P&quot; &quot;FALLING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (ILOGIC_X0Y187.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="628"><twConstOffIn anchorID="629" twDataPathType="twDataPathMinDelay"><twSlack>0.276</twSlack><twSrc BELType="PAD">AD_AL_D_P&lt;7&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twClkDel>2.838</twClkDel><twClkSrc>AD_A_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_L&lt;7&gt;</twClkDest><twOff>0.773</twOff><twOffSrc>AD_AL_D_P&lt;7&gt;</twOffSrc><twOffDest>AD_A_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_AL_D_P&lt;7&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>C33.PAD</twSrcSite><twPathDel><twSite>C33.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.132</twDelInfo><twComp>AD_AL_D_P&lt;7&gt;</twComp><twBEL>AD_AL_D_P&lt;7&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y187.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/adc_buf_o&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y187.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.298</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y187.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/adc_delay_o&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y187.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.065</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_L&lt;7&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.365</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.366</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_A_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>K26.PAD</twSrcSite><twPathDel><twSite>K26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.121</twDelInfo><twComp>AD_A_CLK_P</twComp><twBEL>AD_A_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y181.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y181.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y187.CLKB</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twFalling">0.888</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twComp></twPathDel><twLogDel>1.566</twLogDel><twRouteDel>1.272</twRouteDel><twTotDel>2.838</twTotDel><twPctLog>55.2</twPctLog><twPctRoute>44.8</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="630" twConstType="OFFSETINDELAY" ><twConstHead uID="72"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_AL_D_P&lt;6&gt;&quot; OFFSET = IN 0.9137 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_A_CLK_P&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.581</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (ILOGIC_X0Y191.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="631"><twConstOffIn anchorID="632" twDataPathType="twDataPathMaxDelay"><twSlack>0.332</twSlack><twSrc BELType="PAD">AD_AL_D_P&lt;6&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twClkDel>1.398</twClkDel><twClkSrc>AD_A_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_L&lt;6&gt;</twClkDest><twOff>0.913</twOff><twOffSrc>AD_AL_D_P&lt;6&gt;</twOffSrc><twOffDest>AD_A_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_AL_D_P&lt;6&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>A33.PAD</twSrcSite><twPathDel><twSite>A33.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.686</twDelInfo><twComp>AD_AL_D_P&lt;6&gt;</twComp><twBEL>AD_AL_D_P&lt;6&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y191.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/adc_buf_o&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y191.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.170</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y191.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/adc_delay_o&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y191.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_L&lt;6&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.953</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.954</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_A_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>K26.PAD</twSrcSite><twPathDel><twSite>K26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.516</twDelInfo><twComp>AD_A_CLK_P</twComp><twBEL>AD_A_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y181.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y181.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y191.CLK</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twComp></twPathDel><twLogDel>0.905</twLogDel><twRouteDel>0.493</twRouteDel><twTotDel>1.398</twTotDel><twPctLog>64.7</twPctLog><twPctRoute>35.3</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_AL_D_P&lt;6&gt;&quot; OFFSET = IN 0.9137 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_A_CLK_P&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (ILOGIC_X0Y191.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="633"><twConstOffIn anchorID="634" twDataPathType="twDataPathMinDelay"><twSlack>0.263</twSlack><twSrc BELType="PAD">AD_AL_D_P&lt;6&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twClkDel>2.838</twClkDel><twClkSrc>AD_A_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_L&lt;6&gt;</twClkDest><twOff>0.753</twOff><twOffSrc>AD_AL_D_P&lt;6&gt;</twOffSrc><twOffDest>AD_A_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_AL_D_P&lt;6&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>A33.PAD</twSrcSite><twPathDel><twSite>A33.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.142</twDelInfo><twComp>AD_AL_D_P&lt;6&gt;</twComp><twBEL>AD_AL_D_P&lt;6&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y191.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/adc_buf_o&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y191.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.298</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y191.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/adc_delay_o&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y191.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.068</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_L&lt;6&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.372</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.373</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_A_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>K26.PAD</twSrcSite><twPathDel><twSite>K26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.121</twDelInfo><twComp>AD_A_CLK_P</twComp><twBEL>AD_A_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y181.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y181.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y191.CLK</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising">0.888</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twComp></twPathDel><twLogDel>1.566</twLogDel><twRouteDel>1.272</twRouteDel><twTotDel>2.838</twTotDel><twPctLog>55.2</twPctLog><twPctRoute>44.8</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="635" twConstType="OFFSETINDELAY" ><twConstHead uID="73"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_AL_D_P&lt;6&gt;&quot; OFFSET = IN 0.9137 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_A_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.582</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (ILOGIC_X0Y191.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="636"><twConstOffIn anchorID="637" twDataPathType="twDataPathMaxDelay"><twSlack>0.331</twSlack><twSrc BELType="PAD">AD_AL_D_P&lt;6&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twClkDel>1.398</twClkDel><twClkSrc>AD_A_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_L&lt;6&gt;</twClkDest><twOff>0.913</twOff><twOffSrc>AD_AL_D_P&lt;6&gt;</twOffSrc><twOffDest>AD_A_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_AL_D_P&lt;6&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>A33.PAD</twSrcSite><twPathDel><twSite>A33.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.686</twDelInfo><twComp>AD_AL_D_P&lt;6&gt;</twComp><twBEL>AD_AL_D_P&lt;6&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y191.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/adc_buf_o&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y191.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.170</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y191.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/adc_delay_o&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y191.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_L&lt;6&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.954</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.955</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_A_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>K26.PAD</twSrcSite><twPathDel><twSite>K26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.516</twDelInfo><twComp>AD_A_CLK_P</twComp><twBEL>AD_A_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y181.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y181.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y191.CLKB</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twFalling">0.352</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twComp></twPathDel><twLogDel>0.905</twLogDel><twRouteDel>0.493</twRouteDel><twTotDel>1.398</twTotDel><twPctLog>64.7</twPctLog><twPctRoute>35.3</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_AL_D_P&lt;6&gt;&quot; OFFSET = IN 0.9137 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_A_CLK_P&quot; &quot;FALLING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (ILOGIC_X0Y191.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="638"><twConstOffIn anchorID="639" twDataPathType="twDataPathMinDelay"><twSlack>0.266</twSlack><twSrc BELType="PAD">AD_AL_D_P&lt;6&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twClkDel>2.838</twClkDel><twClkSrc>AD_A_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_L&lt;6&gt;</twClkDest><twOff>0.753</twOff><twOffSrc>AD_AL_D_P&lt;6&gt;</twOffSrc><twOffDest>AD_A_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_AL_D_P&lt;6&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>A33.PAD</twSrcSite><twPathDel><twSite>A33.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.142</twDelInfo><twComp>AD_AL_D_P&lt;6&gt;</twComp><twBEL>AD_AL_D_P&lt;6&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y191.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/adc_buf_o&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y191.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.298</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y191.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/adc_delay_o&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y191.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.065</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_L&lt;6&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.375</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.376</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_A_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>K26.PAD</twSrcSite><twPathDel><twSite>K26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.121</twDelInfo><twComp>AD_A_CLK_P</twComp><twBEL>AD_A_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y181.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y181.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y191.CLKB</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twFalling">0.888</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twComp></twPathDel><twLogDel>1.566</twLogDel><twRouteDel>1.272</twRouteDel><twTotDel>2.838</twTotDel><twPctLog>55.2</twPctLog><twPctRoute>44.8</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="640" twConstType="OFFSETINDELAY" ><twConstHead uID="74"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_BH_D_P&lt;5&gt;&quot; OFFSET = IN 0.7967 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_B_CLK_P&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.397</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (ILOGIC_X1Y163.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="641"><twConstOffIn anchorID="642" twDataPathType="twDataPathMaxDelay"><twSlack>0.399</twSlack><twSrc BELType="PAD">AD_BH_D_P&lt;5&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twClkDel>1.427</twClkDel><twClkSrc>AD_B_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;5&gt;</twClkDest><twOff>0.796</twOff><twOffSrc>AD_BH_D_P&lt;5&gt;</twOffSrc><twOffDest>AD_B_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_BH_D_P&lt;5&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>L20.PAD</twSrcSite><twPathDel><twSite>L20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.619</twDelInfo><twComp>AD_BH_D_P&lt;5&gt;</twComp><twBEL>AD_BH_D_P&lt;5&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y163.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y163.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y163.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y163.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;5&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.798</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.799</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_B_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>H19.PAD</twSrcSite><twPathDel><twSite>H19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>AD_B_CLK_P</twComp><twBEL>AD_B_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y163.CLK</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising">0.364</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twComp></twPathDel><twLogDel>0.922</twLogDel><twRouteDel>0.505</twRouteDel><twTotDel>1.427</twTotDel><twPctLog>64.6</twPctLog><twPctRoute>35.4</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_BH_D_P&lt;5&gt;&quot; OFFSET = IN 0.7967 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_B_CLK_P&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (ILOGIC_X1Y163.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="643"><twConstOffIn anchorID="644" twDataPathType="twDataPathMinDelay"><twSlack>0.229</twSlack><twSrc BELType="PAD">AD_BH_D_P&lt;5&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twClkDel>2.864</twClkDel><twClkSrc>AD_B_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;5&gt;</twClkDest><twOff>0.870</twOff><twOffSrc>AD_BH_D_P&lt;5&gt;</twOffSrc><twOffDest>AD_B_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_BH_D_P&lt;5&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>L20.PAD</twSrcSite><twPathDel><twSite>L20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.085</twDelInfo><twComp>AD_BH_D_P&lt;5&gt;</twComp><twBEL>AD_BH_D_P&lt;5&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y163.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y163.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.230</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y163.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y163.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.068</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;5&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.247</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.248</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_B_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>H19.PAD</twSrcSite><twPathDel><twSite>H19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.142</twDelInfo><twComp>AD_B_CLK_P</twComp><twBEL>AD_B_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y163.CLK</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising">0.893</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twComp></twPathDel><twLogDel>1.587</twLogDel><twRouteDel>1.277</twRouteDel><twTotDel>2.864</twTotDel><twPctLog>55.4</twPctLog><twPctRoute>44.6</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="645" twConstType="OFFSETINDELAY" ><twConstHead uID="75"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_BH_D_P&lt;5&gt;&quot; OFFSET = IN 0.7967 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_B_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.398</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (ILOGIC_X1Y163.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="646"><twConstOffIn anchorID="647" twDataPathType="twDataPathMaxDelay"><twSlack>0.398</twSlack><twSrc BELType="PAD">AD_BH_D_P&lt;5&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twClkDel>1.427</twClkDel><twClkSrc>AD_B_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;5&gt;</twClkDest><twOff>0.796</twOff><twOffSrc>AD_BH_D_P&lt;5&gt;</twOffSrc><twOffDest>AD_B_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_BH_D_P&lt;5&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>L20.PAD</twSrcSite><twPathDel><twSite>L20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.619</twDelInfo><twComp>AD_BH_D_P&lt;5&gt;</twComp><twBEL>AD_BH_D_P&lt;5&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y163.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y163.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y163.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y163.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;5&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.799</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.800</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_B_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>H19.PAD</twSrcSite><twPathDel><twSite>H19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>AD_B_CLK_P</twComp><twBEL>AD_B_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y163.CLKB</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twFalling">0.364</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twComp></twPathDel><twLogDel>0.922</twLogDel><twRouteDel>0.505</twRouteDel><twTotDel>1.427</twTotDel><twPctLog>64.6</twPctLog><twPctRoute>35.4</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_BH_D_P&lt;5&gt;&quot; OFFSET = IN 0.7967 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_B_CLK_P&quot; &quot;FALLING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (ILOGIC_X1Y163.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="648"><twConstOffIn anchorID="649" twDataPathType="twDataPathMinDelay"><twSlack>0.232</twSlack><twSrc BELType="PAD">AD_BH_D_P&lt;5&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twClkDel>2.864</twClkDel><twClkSrc>AD_B_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;5&gt;</twClkDest><twOff>0.870</twOff><twOffSrc>AD_BH_D_P&lt;5&gt;</twOffSrc><twOffDest>AD_B_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_BH_D_P&lt;5&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>L20.PAD</twSrcSite><twPathDel><twSite>L20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.085</twDelInfo><twComp>AD_BH_D_P&lt;5&gt;</twComp><twBEL>AD_BH_D_P&lt;5&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y163.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y163.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.230</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y163.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y163.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.065</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;5&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.250</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.251</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_B_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>H19.PAD</twSrcSite><twPathDel><twSite>H19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.142</twDelInfo><twComp>AD_B_CLK_P</twComp><twBEL>AD_B_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y163.CLKB</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twFalling">0.893</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twComp></twPathDel><twLogDel>1.587</twLogDel><twRouteDel>1.277</twRouteDel><twTotDel>2.864</twTotDel><twPctLog>55.4</twPctLog><twPctRoute>44.6</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="650" twConstType="OFFSETINDELAY" ><twConstHead uID="76"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_BH_D_P&lt;6&gt;&quot; OFFSET = IN 0.7647 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_B_CLK_P&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.315</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (ILOGIC_X1Y167.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="651"><twConstOffIn anchorID="652" twDataPathType="twDataPathMaxDelay"><twSlack>0.449</twSlack><twSrc BELType="PAD">AD_BH_D_P&lt;6&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twClkDel>1.417</twClkDel><twClkSrc>AD_B_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;6&gt;</twClkDest><twOff>0.764</twOff><twOffSrc>AD_BH_D_P&lt;6&gt;</twOffSrc><twOffDest>AD_B_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_BH_D_P&lt;6&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>K21.PAD</twSrcSite><twPathDel><twSite>K21.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.614</twDelInfo><twComp>AD_BH_D_P&lt;6&gt;</twComp><twBEL>AD_BH_D_P&lt;6&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y167.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y167.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">0.995</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y167.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y167.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;6&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.706</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.707</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_B_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>H19.PAD</twSrcSite><twPathDel><twSite>H19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>AD_B_CLK_P</twComp><twBEL>AD_B_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y167.CLK</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising">0.354</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twComp></twPathDel><twLogDel>0.922</twLogDel><twRouteDel>0.495</twRouteDel><twTotDel>1.417</twTotDel><twPctLog>65.1</twPctLog><twPctRoute>34.9</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_BH_D_P&lt;6&gt;&quot; OFFSET = IN 0.7647 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_B_CLK_P&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (ILOGIC_X1Y167.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="653"><twConstOffIn anchorID="654" twDataPathType="twDataPathMinDelay"><twSlack>0.188</twSlack><twSrc BELType="PAD">AD_BH_D_P&lt;6&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twClkDel>2.864</twClkDel><twClkSrc>AD_B_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;6&gt;</twClkDest><twOff>0.902</twOff><twOffSrc>AD_BH_D_P&lt;6&gt;</twOffSrc><twOffDest>AD_B_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_BH_D_P&lt;6&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>K21.PAD</twSrcSite><twPathDel><twSite>K21.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.080</twDelInfo><twComp>AD_BH_D_P&lt;6&gt;</twComp><twBEL>AD_BH_D_P&lt;6&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y167.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y167.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y167.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y167.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.068</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;6&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.174</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.175</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_B_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>H19.PAD</twSrcSite><twPathDel><twSite>H19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.142</twDelInfo><twComp>AD_B_CLK_P</twComp><twBEL>AD_B_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y167.CLK</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising">0.893</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twComp></twPathDel><twLogDel>1.587</twLogDel><twRouteDel>1.277</twRouteDel><twTotDel>2.864</twTotDel><twPctLog>55.4</twPctLog><twPctRoute>44.6</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="655" twConstType="OFFSETINDELAY" ><twConstHead uID="77"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_BH_D_P&lt;6&gt;&quot; OFFSET = IN 0.7647 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_B_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.316</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (ILOGIC_X1Y167.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="656"><twConstOffIn anchorID="657" twDataPathType="twDataPathMaxDelay"><twSlack>0.448</twSlack><twSrc BELType="PAD">AD_BH_D_P&lt;6&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twClkDel>1.417</twClkDel><twClkSrc>AD_B_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;6&gt;</twClkDest><twOff>0.764</twOff><twOffSrc>AD_BH_D_P&lt;6&gt;</twOffSrc><twOffDest>AD_B_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_BH_D_P&lt;6&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>K21.PAD</twSrcSite><twPathDel><twSite>K21.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.614</twDelInfo><twComp>AD_BH_D_P&lt;6&gt;</twComp><twBEL>AD_BH_D_P&lt;6&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y167.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y167.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">0.995</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y167.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y167.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;6&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.707</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.708</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_B_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>H19.PAD</twSrcSite><twPathDel><twSite>H19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>AD_B_CLK_P</twComp><twBEL>AD_B_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y167.CLKB</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twFalling">0.354</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twComp></twPathDel><twLogDel>0.922</twLogDel><twRouteDel>0.495</twRouteDel><twTotDel>1.417</twTotDel><twPctLog>65.1</twPctLog><twPctRoute>34.9</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_BH_D_P&lt;6&gt;&quot; OFFSET = IN 0.7647 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_B_CLK_P&quot; &quot;FALLING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (ILOGIC_X1Y167.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="658"><twConstOffIn anchorID="659" twDataPathType="twDataPathMinDelay"><twSlack>0.191</twSlack><twSrc BELType="PAD">AD_BH_D_P&lt;6&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twClkDel>2.864</twClkDel><twClkSrc>AD_B_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;6&gt;</twClkDest><twOff>0.902</twOff><twOffSrc>AD_BH_D_P&lt;6&gt;</twOffSrc><twOffDest>AD_B_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_BH_D_P&lt;6&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>K21.PAD</twSrcSite><twPathDel><twSite>K21.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.080</twDelInfo><twComp>AD_BH_D_P&lt;6&gt;</twComp><twBEL>AD_BH_D_P&lt;6&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y167.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y167.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y167.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y167.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.065</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;6&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.177</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.178</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_B_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>H19.PAD</twSrcSite><twPathDel><twSite>H19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.142</twDelInfo><twComp>AD_B_CLK_P</twComp><twBEL>AD_B_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y167.CLKB</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twFalling">0.893</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twComp></twPathDel><twLogDel>1.587</twLogDel><twRouteDel>1.277</twRouteDel><twTotDel>2.864</twTotDel><twPctLog>55.4</twPctLog><twPctRoute>44.6</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="660" twConstType="OFFSETINDELAY" ><twConstHead uID="78"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_BH_D_P&lt;4&gt;&quot; OFFSET = IN 0.8246 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_B_CLK_P&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.390</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (ILOGIC_X1Y191.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="661"><twConstOffIn anchorID="662" twDataPathType="twDataPathMaxDelay"><twSlack>0.434</twSlack><twSrc BELType="PAD">AD_BH_D_P&lt;4&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twClkDel>1.417</twClkDel><twClkSrc>AD_B_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;4&gt;</twClkDest><twOff>0.824</twOff><twOffSrc>AD_BH_D_P&lt;4&gt;</twOffSrc><twOffDest>AD_B_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_BH_D_P&lt;4&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>J20.PAD</twSrcSite><twPathDel><twSite>J20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.602</twDelInfo><twComp>AD_BH_D_P&lt;4&gt;</twComp><twBEL>AD_BH_D_P&lt;4&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y191.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y191.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y191.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y191.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;4&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.781</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.782</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_B_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>H19.PAD</twSrcSite><twPathDel><twSite>H19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>AD_B_CLK_P</twComp><twBEL>AD_B_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y191.CLK</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising">0.354</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twComp></twPathDel><twLogDel>0.922</twLogDel><twRouteDel>0.495</twRouteDel><twTotDel>1.417</twTotDel><twPctLog>65.1</twPctLog><twPctRoute>34.9</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_BH_D_P&lt;4&gt;&quot; OFFSET = IN 0.8246 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_B_CLK_P&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (ILOGIC_X1Y191.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="663"><twConstOffIn anchorID="664" twDataPathType="twDataPathMinDelay"><twSlack>0.186</twSlack><twSrc BELType="PAD">AD_BH_D_P&lt;4&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twClkDel>2.864</twClkDel><twClkSrc>AD_B_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;4&gt;</twClkDest><twOff>0.842</twOff><twOffSrc>AD_BH_D_P&lt;4&gt;</twOffSrc><twOffDest>AD_B_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_BH_D_P&lt;4&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>J20.PAD</twSrcSite><twPathDel><twSite>J20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.070</twDelInfo><twComp>AD_BH_D_P&lt;4&gt;</twComp><twBEL>AD_BH_D_P&lt;4&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y191.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y191.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.230</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y191.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y191.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.068</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;4&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.232</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.233</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_B_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>H19.PAD</twSrcSite><twPathDel><twSite>H19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.142</twDelInfo><twComp>AD_B_CLK_P</twComp><twBEL>AD_B_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y191.CLK</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising">0.893</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twComp></twPathDel><twLogDel>1.587</twLogDel><twRouteDel>1.277</twRouteDel><twTotDel>2.864</twTotDel><twPctLog>55.4</twPctLog><twPctRoute>44.6</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="665" twConstType="OFFSETINDELAY" ><twConstHead uID="79"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_BH_D_P&lt;4&gt;&quot; OFFSET = IN 0.8246 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_B_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.391</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (ILOGIC_X1Y191.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="666"><twConstOffIn anchorID="667" twDataPathType="twDataPathMaxDelay"><twSlack>0.433</twSlack><twSrc BELType="PAD">AD_BH_D_P&lt;4&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twClkDel>1.417</twClkDel><twClkSrc>AD_B_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;4&gt;</twClkDest><twOff>0.824</twOff><twOffSrc>AD_BH_D_P&lt;4&gt;</twOffSrc><twOffDest>AD_B_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_BH_D_P&lt;4&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>J20.PAD</twSrcSite><twPathDel><twSite>J20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.602</twDelInfo><twComp>AD_BH_D_P&lt;4&gt;</twComp><twBEL>AD_BH_D_P&lt;4&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y191.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y191.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y191.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y191.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;4&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.782</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.783</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_B_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>H19.PAD</twSrcSite><twPathDel><twSite>H19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>AD_B_CLK_P</twComp><twBEL>AD_B_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y191.CLKB</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twFalling">0.354</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twComp></twPathDel><twLogDel>0.922</twLogDel><twRouteDel>0.495</twRouteDel><twTotDel>1.417</twTotDel><twPctLog>65.1</twPctLog><twPctRoute>34.9</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_BH_D_P&lt;4&gt;&quot; OFFSET = IN 0.8246 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_B_CLK_P&quot; &quot;FALLING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (ILOGIC_X1Y191.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="668"><twConstOffIn anchorID="669" twDataPathType="twDataPathMinDelay"><twSlack>0.189</twSlack><twSrc BELType="PAD">AD_BH_D_P&lt;4&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twClkDel>2.864</twClkDel><twClkSrc>AD_B_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;4&gt;</twClkDest><twOff>0.842</twOff><twOffSrc>AD_BH_D_P&lt;4&gt;</twOffSrc><twOffDest>AD_B_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_BH_D_P&lt;4&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>J20.PAD</twSrcSite><twPathDel><twSite>J20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.070</twDelInfo><twComp>AD_BH_D_P&lt;4&gt;</twComp><twBEL>AD_BH_D_P&lt;4&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y191.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y191.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.230</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y191.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y191.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.065</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;4&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.235</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.236</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_B_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>H19.PAD</twSrcSite><twPathDel><twSite>H19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.142</twDelInfo><twComp>AD_B_CLK_P</twComp><twBEL>AD_B_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y191.CLKB</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twFalling">0.893</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twComp></twPathDel><twLogDel>1.587</twLogDel><twRouteDel>1.277</twRouteDel><twTotDel>2.864</twTotDel><twPctLog>55.4</twPctLog><twPctRoute>44.6</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="670" twConstType="OFFSETINDELAY" ><twConstHead uID="80"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_BH_D_P&lt;7&gt;&quot; OFFSET = IN 0.8187 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_B_CLK_P&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.413</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (ILOGIC_X1Y195.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="671"><twConstOffIn anchorID="672" twDataPathType="twDataPathMaxDelay"><twSlack>0.405</twSlack><twSrc BELType="PAD">AD_BH_D_P&lt;7&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twClkDel>1.417</twClkDel><twClkSrc>AD_B_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;7&gt;</twClkDest><twOff>0.818</twOff><twOffSrc>AD_BH_D_P&lt;7&gt;</twOffSrc><twOffDest>AD_B_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_BH_D_P&lt;7&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>G21.PAD</twSrcSite><twPathDel><twSite>G21.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.625</twDelInfo><twComp>AD_BH_D_P&lt;7&gt;</twComp><twBEL>AD_BH_D_P&lt;7&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y195.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y195.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y195.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y195.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;7&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.804</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.805</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_B_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>H19.PAD</twSrcSite><twPathDel><twSite>H19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>AD_B_CLK_P</twComp><twBEL>AD_B_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y195.CLK</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising">0.354</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twComp></twPathDel><twLogDel>0.922</twLogDel><twRouteDel>0.495</twRouteDel><twTotDel>1.417</twTotDel><twPctLog>65.1</twPctLog><twPctRoute>34.9</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_BH_D_P&lt;7&gt;&quot; OFFSET = IN 0.8187 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_B_CLK_P&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (ILOGIC_X1Y195.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="673"><twConstOffIn anchorID="674" twDataPathType="twDataPathMinDelay"><twSlack>0.212</twSlack><twSrc BELType="PAD">AD_BH_D_P&lt;7&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twClkDel>2.864</twClkDel><twClkSrc>AD_B_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;7&gt;</twClkDest><twOff>0.848</twOff><twOffSrc>AD_BH_D_P&lt;7&gt;</twOffSrc><twOffDest>AD_B_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_BH_D_P&lt;7&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>G21.PAD</twSrcSite><twPathDel><twSite>G21.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.090</twDelInfo><twComp>AD_BH_D_P&lt;7&gt;</twComp><twBEL>AD_BH_D_P&lt;7&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y195.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y195.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.230</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y195.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y195.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.068</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;7&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.252</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.253</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_B_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>H19.PAD</twSrcSite><twPathDel><twSite>H19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.142</twDelInfo><twComp>AD_B_CLK_P</twComp><twBEL>AD_B_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y195.CLK</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising">0.893</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twComp></twPathDel><twLogDel>1.587</twLogDel><twRouteDel>1.277</twRouteDel><twTotDel>2.864</twTotDel><twPctLog>55.4</twPctLog><twPctRoute>44.6</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="675" twConstType="OFFSETINDELAY" ><twConstHead uID="81"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_BH_D_P&lt;7&gt;&quot; OFFSET = IN 0.8187 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_B_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.414</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (ILOGIC_X1Y195.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="676"><twConstOffIn anchorID="677" twDataPathType="twDataPathMaxDelay"><twSlack>0.404</twSlack><twSrc BELType="PAD">AD_BH_D_P&lt;7&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twClkDel>1.417</twClkDel><twClkSrc>AD_B_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;7&gt;</twClkDest><twOff>0.818</twOff><twOffSrc>AD_BH_D_P&lt;7&gt;</twOffSrc><twOffDest>AD_B_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_BH_D_P&lt;7&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>G21.PAD</twSrcSite><twPathDel><twSite>G21.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.625</twDelInfo><twComp>AD_BH_D_P&lt;7&gt;</twComp><twBEL>AD_BH_D_P&lt;7&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y195.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y195.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y195.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y195.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;7&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.805</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.806</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_B_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>H19.PAD</twSrcSite><twPathDel><twSite>H19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>AD_B_CLK_P</twComp><twBEL>AD_B_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y195.CLKB</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twFalling">0.354</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twComp></twPathDel><twLogDel>0.922</twLogDel><twRouteDel>0.495</twRouteDel><twTotDel>1.417</twTotDel><twPctLog>65.1</twPctLog><twPctRoute>34.9</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_BH_D_P&lt;7&gt;&quot; OFFSET = IN 0.8187 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_B_CLK_P&quot; &quot;FALLING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (ILOGIC_X1Y195.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="678"><twConstOffIn anchorID="679" twDataPathType="twDataPathMinDelay"><twSlack>0.215</twSlack><twSrc BELType="PAD">AD_BH_D_P&lt;7&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twClkDel>2.864</twClkDel><twClkSrc>AD_B_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;7&gt;</twClkDest><twOff>0.848</twOff><twOffSrc>AD_BH_D_P&lt;7&gt;</twOffSrc><twOffDest>AD_B_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_BH_D_P&lt;7&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>G21.PAD</twSrcSite><twPathDel><twSite>G21.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.090</twDelInfo><twComp>AD_BH_D_P&lt;7&gt;</twComp><twBEL>AD_BH_D_P&lt;7&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y195.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y195.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.230</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y195.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y195.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.065</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;7&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.255</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.256</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_B_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>H19.PAD</twSrcSite><twPathDel><twSite>H19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.142</twDelInfo><twComp>AD_B_CLK_P</twComp><twBEL>AD_B_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y195.CLKB</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twFalling">0.893</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twComp></twPathDel><twLogDel>1.587</twLogDel><twRouteDel>1.277</twRouteDel><twTotDel>2.864</twTotDel><twPctLog>55.4</twPctLog><twPctRoute>44.6</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="680" twConstType="OFFSETINDELAY" ><twConstHead uID="82"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_BH_D_P&lt;0&gt;&quot; OFFSET = IN 0.8508 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_B_CLK_P&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.428</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (ILOGIC_X1Y179.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="681"><twConstOffIn anchorID="682" twDataPathType="twDataPathMaxDelay"><twSlack>0.422</twSlack><twSrc BELType="PAD">AD_BH_D_P&lt;0&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twClkDel>1.417</twClkDel><twClkSrc>AD_B_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;0&gt;</twClkDest><twOff>0.850</twOff><twOffSrc>AD_BH_D_P&lt;0&gt;</twOffSrc><twOffDest>AD_B_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_BH_D_P&lt;0&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>F21.PAD</twSrcSite><twPathDel><twSite>F21.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.640</twDelInfo><twComp>AD_BH_D_P&lt;0&gt;</twComp><twBEL>AD_BH_D_P&lt;0&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y179.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y179.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y179.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y179.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.819</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.820</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_B_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>H19.PAD</twSrcSite><twPathDel><twSite>H19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>AD_B_CLK_P</twComp><twBEL>AD_B_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y179.CLK</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising">0.354</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twComp></twPathDel><twLogDel>0.922</twLogDel><twRouteDel>0.495</twRouteDel><twTotDel>1.417</twTotDel><twPctLog>65.1</twPctLog><twPctRoute>34.9</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_BH_D_P&lt;0&gt;&quot; OFFSET = IN 0.8508 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_B_CLK_P&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (ILOGIC_X1Y179.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="683"><twConstOffIn anchorID="684" twDataPathType="twDataPathMinDelay"><twSlack>0.204</twSlack><twSrc BELType="PAD">AD_BH_D_P&lt;0&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twClkDel>2.853</twClkDel><twClkSrc>AD_B_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;0&gt;</twClkDest><twOff>0.816</twOff><twOffSrc>AD_BH_D_P&lt;0&gt;</twOffSrc><twOffDest>AD_B_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_BH_D_P&lt;0&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>F21.PAD</twSrcSite><twPathDel><twSite>F21.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.103</twDelInfo><twComp>AD_BH_D_P&lt;0&gt;</twComp><twBEL>AD_BH_D_P&lt;0&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y179.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y179.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.230</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y179.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y179.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.068</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.265</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.266</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_B_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>H19.PAD</twSrcSite><twPathDel><twSite>H19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.142</twDelInfo><twComp>AD_B_CLK_P</twComp><twBEL>AD_B_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y179.CLK</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising">0.882</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twComp></twPathDel><twLogDel>1.587</twLogDel><twRouteDel>1.266</twRouteDel><twTotDel>2.853</twTotDel><twPctLog>55.6</twPctLog><twPctRoute>44.4</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="685" twConstType="OFFSETINDELAY" ><twConstHead uID="83"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_BH_D_P&lt;0&gt;&quot; OFFSET = IN 0.8508 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_B_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.429</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (ILOGIC_X1Y179.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="686"><twConstOffIn anchorID="687" twDataPathType="twDataPathMaxDelay"><twSlack>0.421</twSlack><twSrc BELType="PAD">AD_BH_D_P&lt;0&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twClkDel>1.417</twClkDel><twClkSrc>AD_B_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;0&gt;</twClkDest><twOff>0.850</twOff><twOffSrc>AD_BH_D_P&lt;0&gt;</twOffSrc><twOffDest>AD_B_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_BH_D_P&lt;0&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>F21.PAD</twSrcSite><twPathDel><twSite>F21.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.640</twDelInfo><twComp>AD_BH_D_P&lt;0&gt;</twComp><twBEL>AD_BH_D_P&lt;0&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y179.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y179.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y179.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y179.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.820</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.821</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_B_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>H19.PAD</twSrcSite><twPathDel><twSite>H19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>AD_B_CLK_P</twComp><twBEL>AD_B_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y179.CLKB</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twFalling">0.354</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twComp></twPathDel><twLogDel>0.922</twLogDel><twRouteDel>0.495</twRouteDel><twTotDel>1.417</twTotDel><twPctLog>65.1</twPctLog><twPctRoute>34.9</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_BH_D_P&lt;0&gt;&quot; OFFSET = IN 0.8508 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_B_CLK_P&quot; &quot;FALLING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (ILOGIC_X1Y179.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="688"><twConstOffIn anchorID="689" twDataPathType="twDataPathMinDelay"><twSlack>0.207</twSlack><twSrc BELType="PAD">AD_BH_D_P&lt;0&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twClkDel>2.853</twClkDel><twClkSrc>AD_B_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;0&gt;</twClkDest><twOff>0.816</twOff><twOffSrc>AD_BH_D_P&lt;0&gt;</twOffSrc><twOffDest>AD_B_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_BH_D_P&lt;0&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>F21.PAD</twSrcSite><twPathDel><twSite>F21.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.103</twDelInfo><twComp>AD_BH_D_P&lt;0&gt;</twComp><twBEL>AD_BH_D_P&lt;0&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y179.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y179.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.230</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y179.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y179.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.065</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.268</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.269</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_B_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>H19.PAD</twSrcSite><twPathDel><twSite>H19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.142</twDelInfo><twComp>AD_B_CLK_P</twComp><twBEL>AD_B_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y179.CLKB</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twFalling">0.882</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twComp></twPathDel><twLogDel>1.587</twLogDel><twRouteDel>1.266</twRouteDel><twTotDel>2.853</twTotDel><twPctLog>55.6</twPctLog><twPctRoute>44.4</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="690" twConstType="OFFSETINDELAY" ><twConstHead uID="84"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_BH_D_P&lt;3&gt;&quot; OFFSET = IN 0.875 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_B_CLK_P&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.542</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (ILOGIC_X1Y173.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="691"><twConstOffIn anchorID="692" twDataPathType="twDataPathMaxDelay"><twSlack>0.333</twSlack><twSrc BELType="PAD">AD_BH_D_P&lt;3&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twClkDel>1.417</twClkDel><twClkSrc>AD_B_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;3&gt;</twClkDest><twOff>0.875</twOff><twOffSrc>AD_BH_D_P&lt;3&gt;</twOffSrc><twOffDest>AD_B_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_BH_D_P&lt;3&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>E19.PAD</twSrcSite><twPathDel><twSite>E19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.666</twDelInfo><twComp>AD_BH_D_P&lt;3&gt;</twComp><twBEL>AD_BH_D_P&lt;3&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y173.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y173.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.170</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y173.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y173.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;3&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.933</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.934</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_B_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>H19.PAD</twSrcSite><twPathDel><twSite>H19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>AD_B_CLK_P</twComp><twBEL>AD_B_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y173.CLK</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising">0.354</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twComp></twPathDel><twLogDel>0.922</twLogDel><twRouteDel>0.495</twRouteDel><twTotDel>1.417</twTotDel><twPctLog>65.1</twPctLog><twPctRoute>34.9</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_BH_D_P&lt;3&gt;&quot; OFFSET = IN 0.875 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_B_CLK_P&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (ILOGIC_X1Y173.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="693"><twConstOffIn anchorID="694" twDataPathType="twDataPathMinDelay"><twSlack>0.258</twSlack><twSrc BELType="PAD">AD_BH_D_P&lt;3&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twClkDel>2.864</twClkDel><twClkSrc>AD_B_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;3&gt;</twClkDest><twOff>0.791</twOff><twOffSrc>AD_BH_D_P&lt;3&gt;</twOffSrc><twOffDest>AD_B_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_BH_D_P&lt;3&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>E19.PAD</twSrcSite><twPathDel><twSite>E19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.125</twDelInfo><twComp>AD_BH_D_P&lt;3&gt;</twComp><twBEL>AD_BH_D_P&lt;3&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y173.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y173.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.298</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y173.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y173.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.068</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;3&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.355</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.356</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_B_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>H19.PAD</twSrcSite><twPathDel><twSite>H19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.142</twDelInfo><twComp>AD_B_CLK_P</twComp><twBEL>AD_B_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y173.CLK</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising">0.893</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twComp></twPathDel><twLogDel>1.587</twLogDel><twRouteDel>1.277</twRouteDel><twTotDel>2.864</twTotDel><twPctLog>55.4</twPctLog><twPctRoute>44.6</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="695" twConstType="OFFSETINDELAY" ><twConstHead uID="85"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_BH_D_P&lt;3&gt;&quot; OFFSET = IN 0.875 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_B_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.543</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (ILOGIC_X1Y173.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="696"><twConstOffIn anchorID="697" twDataPathType="twDataPathMaxDelay"><twSlack>0.332</twSlack><twSrc BELType="PAD">AD_BH_D_P&lt;3&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twClkDel>1.417</twClkDel><twClkSrc>AD_B_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;3&gt;</twClkDest><twOff>0.875</twOff><twOffSrc>AD_BH_D_P&lt;3&gt;</twOffSrc><twOffDest>AD_B_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_BH_D_P&lt;3&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>E19.PAD</twSrcSite><twPathDel><twSite>E19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.666</twDelInfo><twComp>AD_BH_D_P&lt;3&gt;</twComp><twBEL>AD_BH_D_P&lt;3&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y173.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y173.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.170</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y173.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y173.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;3&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.934</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.935</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_B_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>H19.PAD</twSrcSite><twPathDel><twSite>H19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>AD_B_CLK_P</twComp><twBEL>AD_B_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y173.CLKB</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twFalling">0.354</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twComp></twPathDel><twLogDel>0.922</twLogDel><twRouteDel>0.495</twRouteDel><twTotDel>1.417</twTotDel><twPctLog>65.1</twPctLog><twPctRoute>34.9</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_BH_D_P&lt;3&gt;&quot; OFFSET = IN 0.875 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_B_CLK_P&quot; &quot;FALLING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (ILOGIC_X1Y173.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="698"><twConstOffIn anchorID="699" twDataPathType="twDataPathMinDelay"><twSlack>0.261</twSlack><twSrc BELType="PAD">AD_BH_D_P&lt;3&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twClkDel>2.864</twClkDel><twClkSrc>AD_B_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;3&gt;</twClkDest><twOff>0.791</twOff><twOffSrc>AD_BH_D_P&lt;3&gt;</twOffSrc><twOffDest>AD_B_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_BH_D_P&lt;3&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>E19.PAD</twSrcSite><twPathDel><twSite>E19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.125</twDelInfo><twComp>AD_BH_D_P&lt;3&gt;</twComp><twBEL>AD_BH_D_P&lt;3&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y173.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y173.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.298</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y173.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y173.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.065</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;3&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.358</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.359</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_B_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>H19.PAD</twSrcSite><twPathDel><twSite>H19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.142</twDelInfo><twComp>AD_B_CLK_P</twComp><twBEL>AD_B_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y173.CLKB</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twFalling">0.893</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twComp></twPathDel><twLogDel>1.587</twLogDel><twRouteDel>1.277</twRouteDel><twTotDel>2.864</twTotDel><twPctLog>55.4</twPctLog><twPctRoute>44.6</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="700" twConstType="OFFSETINDELAY" ><twConstHead uID="86"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_BH_D_P&lt;1&gt;&quot; OFFSET = IN 0.8899 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_B_CLK_P&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.506</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (ILOGIC_X1Y199.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="701"><twConstOffIn anchorID="702" twDataPathType="twDataPathMaxDelay"><twSlack>0.383</twSlack><twSrc BELType="PAD">AD_BH_D_P&lt;1&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twClkDel>1.427</twClkDel><twClkSrc>AD_B_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;1&gt;</twClkDest><twOff>0.889</twOff><twOffSrc>AD_BH_D_P&lt;1&gt;</twOffSrc><twOffDest>AD_B_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_BH_D_P&lt;1&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>C20.PAD</twSrcSite><twPathDel><twSite>C20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.640</twDelInfo><twComp>AD_BH_D_P&lt;1&gt;</twComp><twBEL>AD_BH_D_P&lt;1&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y199.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y199.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.170</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y199.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y199.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;1&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.907</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.908</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_B_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>H19.PAD</twSrcSite><twPathDel><twSite>H19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>AD_B_CLK_P</twComp><twBEL>AD_B_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y199.CLK</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising">0.364</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twComp></twPathDel><twLogDel>0.922</twLogDel><twRouteDel>0.505</twRouteDel><twTotDel>1.427</twTotDel><twPctLog>64.6</twPctLog><twPctRoute>35.4</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_BH_D_P&lt;1&gt;&quot; OFFSET = IN 0.8899 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_B_CLK_P&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (ILOGIC_X1Y199.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="703"><twConstOffIn anchorID="704" twDataPathType="twDataPathMinDelay"><twSlack>0.211</twSlack><twSrc BELType="PAD">AD_BH_D_P&lt;1&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twClkDel>2.874</twClkDel><twClkSrc>AD_B_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;1&gt;</twClkDest><twOff>0.777</twOff><twOffSrc>AD_BH_D_P&lt;1&gt;</twOffSrc><twOffDest>AD_B_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_BH_D_P&lt;1&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>C20.PAD</twSrcSite><twPathDel><twSite>C20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.102</twDelInfo><twComp>AD_BH_D_P&lt;1&gt;</twComp><twBEL>AD_BH_D_P&lt;1&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y199.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y199.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.298</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y199.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y199.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.068</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;1&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.332</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.333</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_B_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>H19.PAD</twSrcSite><twPathDel><twSite>H19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.142</twDelInfo><twComp>AD_B_CLK_P</twComp><twBEL>AD_B_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y199.CLK</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising">0.903</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twComp></twPathDel><twLogDel>1.587</twLogDel><twRouteDel>1.287</twRouteDel><twTotDel>2.874</twTotDel><twPctLog>55.2</twPctLog><twPctRoute>44.8</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="705" twConstType="OFFSETINDELAY" ><twConstHead uID="87"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_BH_D_P&lt;1&gt;&quot; OFFSET = IN 0.8899 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_B_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.507</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (ILOGIC_X1Y199.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="706"><twConstOffIn anchorID="707" twDataPathType="twDataPathMaxDelay"><twSlack>0.382</twSlack><twSrc BELType="PAD">AD_BH_D_P&lt;1&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twClkDel>1.427</twClkDel><twClkSrc>AD_B_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;1&gt;</twClkDest><twOff>0.889</twOff><twOffSrc>AD_BH_D_P&lt;1&gt;</twOffSrc><twOffDest>AD_B_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_BH_D_P&lt;1&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>C20.PAD</twSrcSite><twPathDel><twSite>C20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.640</twDelInfo><twComp>AD_BH_D_P&lt;1&gt;</twComp><twBEL>AD_BH_D_P&lt;1&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y199.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y199.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.170</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y199.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y199.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;1&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.908</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.909</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_B_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>H19.PAD</twSrcSite><twPathDel><twSite>H19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>AD_B_CLK_P</twComp><twBEL>AD_B_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y199.CLKB</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twFalling">0.364</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twComp></twPathDel><twLogDel>0.922</twLogDel><twRouteDel>0.505</twRouteDel><twTotDel>1.427</twTotDel><twPctLog>64.6</twPctLog><twPctRoute>35.4</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_BH_D_P&lt;1&gt;&quot; OFFSET = IN 0.8899 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_B_CLK_P&quot; &quot;FALLING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (ILOGIC_X1Y199.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="708"><twConstOffIn anchorID="709" twDataPathType="twDataPathMinDelay"><twSlack>0.214</twSlack><twSrc BELType="PAD">AD_BH_D_P&lt;1&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twClkDel>2.874</twClkDel><twClkSrc>AD_B_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;1&gt;</twClkDest><twOff>0.777</twOff><twOffSrc>AD_BH_D_P&lt;1&gt;</twOffSrc><twOffDest>AD_B_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_BH_D_P&lt;1&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>C20.PAD</twSrcSite><twPathDel><twSite>C20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.102</twDelInfo><twComp>AD_BH_D_P&lt;1&gt;</twComp><twBEL>AD_BH_D_P&lt;1&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y199.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y199.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.298</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y199.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y199.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.065</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;1&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.335</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.336</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_B_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>H19.PAD</twSrcSite><twPathDel><twSite>H19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.142</twDelInfo><twComp>AD_B_CLK_P</twComp><twBEL>AD_B_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y199.CLKB</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twFalling">0.903</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twComp></twPathDel><twLogDel>1.587</twLogDel><twRouteDel>1.287</twRouteDel><twTotDel>2.874</twTotDel><twPctLog>55.2</twPctLog><twPctRoute>44.8</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="710" twConstType="OFFSETINDELAY" ><twConstHead uID="88"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_BH_D_P&lt;2&gt;&quot; OFFSET = IN 0.8897 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_B_CLK_P&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.576</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (ILOGIC_X1Y165.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="711"><twConstOffIn anchorID="712" twDataPathType="twDataPathMaxDelay"><twSlack>0.313</twSlack><twSrc BELType="PAD">AD_BH_D_P&lt;2&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twClkDel>1.417</twClkDel><twClkSrc>AD_B_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;2&gt;</twClkDest><twOff>0.889</twOff><twOffSrc>AD_BH_D_P&lt;2&gt;</twOffSrc><twOffDest>AD_B_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_BH_D_P&lt;2&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>B18.PAD</twSrcSite><twPathDel><twSite>B18.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.700</twDelInfo><twComp>AD_BH_D_P&lt;2&gt;</twComp><twBEL>AD_BH_D_P&lt;2&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y165.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y165.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.170</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y165.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y165.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;2&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.967</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.968</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_B_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>H19.PAD</twSrcSite><twPathDel><twSite>H19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>AD_B_CLK_P</twComp><twBEL>AD_B_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y165.CLK</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising">0.354</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twComp></twPathDel><twLogDel>0.922</twLogDel><twRouteDel>0.495</twRouteDel><twTotDel>1.417</twTotDel><twPctLog>65.1</twPctLog><twPctRoute>34.9</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_BH_D_P&lt;2&gt;&quot; OFFSET = IN 0.8897 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_B_CLK_P&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (ILOGIC_X1Y165.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="713"><twConstOffIn anchorID="714" twDataPathType="twDataPathMinDelay"><twSlack>0.273</twSlack><twSrc BELType="PAD">AD_BH_D_P&lt;2&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twClkDel>2.864</twClkDel><twClkSrc>AD_B_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;2&gt;</twClkDest><twOff>0.777</twOff><twOffSrc>AD_BH_D_P&lt;2&gt;</twOffSrc><twOffDest>AD_B_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_BH_D_P&lt;2&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>B18.PAD</twSrcSite><twPathDel><twSite>B18.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.154</twDelInfo><twComp>AD_BH_D_P&lt;2&gt;</twComp><twBEL>AD_BH_D_P&lt;2&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y165.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y165.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.298</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y165.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y165.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.068</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;2&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.384</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.385</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_B_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>H19.PAD</twSrcSite><twPathDel><twSite>H19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.142</twDelInfo><twComp>AD_B_CLK_P</twComp><twBEL>AD_B_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y165.CLK</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising">0.893</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twComp></twPathDel><twLogDel>1.587</twLogDel><twRouteDel>1.277</twRouteDel><twTotDel>2.864</twTotDel><twPctLog>55.4</twPctLog><twPctRoute>44.6</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="715" twConstType="OFFSETINDELAY" ><twConstHead uID="89"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_BH_D_P&lt;2&gt;&quot; OFFSET = IN 0.8897 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_B_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.577</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (ILOGIC_X1Y165.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="716"><twConstOffIn anchorID="717" twDataPathType="twDataPathMaxDelay"><twSlack>0.312</twSlack><twSrc BELType="PAD">AD_BH_D_P&lt;2&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twClkDel>1.417</twClkDel><twClkSrc>AD_B_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;2&gt;</twClkDest><twOff>0.889</twOff><twOffSrc>AD_BH_D_P&lt;2&gt;</twOffSrc><twOffDest>AD_B_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_BH_D_P&lt;2&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>B18.PAD</twSrcSite><twPathDel><twSite>B18.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.700</twDelInfo><twComp>AD_BH_D_P&lt;2&gt;</twComp><twBEL>AD_BH_D_P&lt;2&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y165.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y165.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.170</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y165.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y165.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;2&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.968</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.969</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_B_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>H19.PAD</twSrcSite><twPathDel><twSite>H19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>AD_B_CLK_P</twComp><twBEL>AD_B_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y165.CLKB</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twFalling">0.354</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twComp></twPathDel><twLogDel>0.922</twLogDel><twRouteDel>0.495</twRouteDel><twTotDel>1.417</twTotDel><twPctLog>65.1</twPctLog><twPctRoute>34.9</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_BH_D_P&lt;2&gt;&quot; OFFSET = IN 0.8897 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_B_CLK_P&quot; &quot;FALLING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (ILOGIC_X1Y165.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="718"><twConstOffIn anchorID="719" twDataPathType="twDataPathMinDelay"><twSlack>0.276</twSlack><twSrc BELType="PAD">AD_BH_D_P&lt;2&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twClkDel>2.864</twClkDel><twClkSrc>AD_B_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;2&gt;</twClkDest><twOff>0.777</twOff><twOffSrc>AD_BH_D_P&lt;2&gt;</twOffSrc><twOffDest>AD_B_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_BH_D_P&lt;2&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>B18.PAD</twSrcSite><twPathDel><twSite>B18.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.154</twDelInfo><twComp>AD_BH_D_P&lt;2&gt;</twComp><twBEL>AD_BH_D_P&lt;2&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y165.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y165.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.298</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y165.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y165.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.065</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;2&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.387</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.388</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_B_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>H19.PAD</twSrcSite><twPathDel><twSite>H19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.142</twDelInfo><twComp>AD_B_CLK_P</twComp><twBEL>AD_B_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y165.CLKB</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twFalling">0.893</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twComp></twPathDel><twLogDel>1.587</twLogDel><twRouteDel>1.277</twRouteDel><twTotDel>2.864</twTotDel><twPctLog>55.4</twPctLog><twPctRoute>44.6</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="720" twConstType="OFFSETINDELAY" ><twConstHead uID="90"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_BL_D_P&lt;0&gt;&quot; OFFSET = IN 0.903 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_B_CLK_P&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.509</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (ILOGIC_X1Y183.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="721"><twConstOffIn anchorID="722" twDataPathType="twDataPathMaxDelay"><twSlack>0.394</twSlack><twSrc BELType="PAD">AD_BL_D_P&lt;0&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twClkDel>1.417</twClkDel><twClkSrc>AD_B_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_L&lt;0&gt;</twClkDest><twOff>0.903</twOff><twOffSrc>AD_BL_D_P&lt;0&gt;</twOffSrc><twOffDest>AD_B_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_BL_D_P&lt;0&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>F19.PAD</twSrcSite><twPathDel><twSite>F19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.633</twDelInfo><twComp>AD_BL_D_P&lt;0&gt;</twComp><twBEL>AD_BL_D_P&lt;0&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y183.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/adc_buf_o&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y183.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.170</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y183.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/adc_delay_o&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y183.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_L&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.900</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.901</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_B_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>H19.PAD</twSrcSite><twPathDel><twSite>H19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>AD_B_CLK_P</twComp><twBEL>AD_B_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y183.CLK</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising">0.354</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twComp></twPathDel><twLogDel>0.922</twLogDel><twRouteDel>0.495</twRouteDel><twTotDel>1.417</twTotDel><twPctLog>65.1</twPctLog><twPctRoute>34.9</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_BL_D_P&lt;0&gt;&quot; OFFSET = IN 0.903 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_B_CLK_P&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (ILOGIC_X1Y183.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="723"><twConstOffIn anchorID="724" twDataPathType="twDataPathMinDelay"><twSlack>0.213</twSlack><twSrc BELType="PAD">AD_BL_D_P&lt;0&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twClkDel>2.853</twClkDel><twClkSrc>AD_B_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_L&lt;0&gt;</twClkDest><twOff>0.763</twOff><twOffSrc>AD_BL_D_P&lt;0&gt;</twOffSrc><twOffDest>AD_B_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_BL_D_P&lt;0&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>F19.PAD</twSrcSite><twPathDel><twSite>F19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.097</twDelInfo><twComp>AD_BL_D_P&lt;0&gt;</twComp><twBEL>AD_BL_D_P&lt;0&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y183.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/adc_buf_o&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y183.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.298</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y183.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/adc_delay_o&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y183.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.068</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_L&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.327</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.328</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_B_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>H19.PAD</twSrcSite><twPathDel><twSite>H19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.142</twDelInfo><twComp>AD_B_CLK_P</twComp><twBEL>AD_B_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y183.CLK</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising">0.882</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twComp></twPathDel><twLogDel>1.587</twLogDel><twRouteDel>1.266</twRouteDel><twTotDel>2.853</twTotDel><twPctLog>55.6</twPctLog><twPctRoute>44.4</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="725" twConstType="OFFSETINDELAY" ><twConstHead uID="91"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_BL_D_P&lt;0&gt;&quot; OFFSET = IN 0.903 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_B_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.510</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (ILOGIC_X1Y183.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="726"><twConstOffIn anchorID="727" twDataPathType="twDataPathMaxDelay"><twSlack>0.393</twSlack><twSrc BELType="PAD">AD_BL_D_P&lt;0&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twClkDel>1.417</twClkDel><twClkSrc>AD_B_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_L&lt;0&gt;</twClkDest><twOff>0.903</twOff><twOffSrc>AD_BL_D_P&lt;0&gt;</twOffSrc><twOffDest>AD_B_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_BL_D_P&lt;0&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>F19.PAD</twSrcSite><twPathDel><twSite>F19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.633</twDelInfo><twComp>AD_BL_D_P&lt;0&gt;</twComp><twBEL>AD_BL_D_P&lt;0&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y183.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/adc_buf_o&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y183.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.170</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y183.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/adc_delay_o&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y183.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_L&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.901</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.902</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_B_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>H19.PAD</twSrcSite><twPathDel><twSite>H19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>AD_B_CLK_P</twComp><twBEL>AD_B_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y183.CLKB</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twFalling">0.354</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twComp></twPathDel><twLogDel>0.922</twLogDel><twRouteDel>0.495</twRouteDel><twTotDel>1.417</twTotDel><twPctLog>65.1</twPctLog><twPctRoute>34.9</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_BL_D_P&lt;0&gt;&quot; OFFSET = IN 0.903 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_B_CLK_P&quot; &quot;FALLING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (ILOGIC_X1Y183.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="728"><twConstOffIn anchorID="729" twDataPathType="twDataPathMinDelay"><twSlack>0.216</twSlack><twSrc BELType="PAD">AD_BL_D_P&lt;0&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twClkDel>2.853</twClkDel><twClkSrc>AD_B_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_L&lt;0&gt;</twClkDest><twOff>0.763</twOff><twOffSrc>AD_BL_D_P&lt;0&gt;</twOffSrc><twOffDest>AD_B_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_BL_D_P&lt;0&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>F19.PAD</twSrcSite><twPathDel><twSite>F19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.097</twDelInfo><twComp>AD_BL_D_P&lt;0&gt;</twComp><twBEL>AD_BL_D_P&lt;0&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y183.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/adc_buf_o&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y183.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.298</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y183.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/adc_delay_o&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y183.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.065</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_L&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.330</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.331</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_B_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>H19.PAD</twSrcSite><twPathDel><twSite>H19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.142</twDelInfo><twComp>AD_B_CLK_P</twComp><twBEL>AD_B_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y183.CLKB</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twFalling">0.882</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twComp></twPathDel><twLogDel>1.587</twLogDel><twRouteDel>1.266</twRouteDel><twTotDel>2.853</twTotDel><twPctLog>55.6</twPctLog><twPctRoute>44.4</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="730" twConstType="OFFSETINDELAY" ><twConstHead uID="92"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_BL_D_P&lt;7&gt;&quot; OFFSET = IN 0.8678 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_B_CLK_P&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.439</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (ILOGIC_X1Y175.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="731"><twConstOffIn anchorID="732" twDataPathType="twDataPathMaxDelay"><twSlack>0.428</twSlack><twSrc BELType="PAD">AD_BL_D_P&lt;7&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twClkDel>1.417</twClkDel><twClkSrc>AD_B_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_L&lt;7&gt;</twClkDest><twOff>0.867</twOff><twOffSrc>AD_BL_D_P&lt;7&gt;</twOffSrc><twOffDest>AD_B_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_BL_D_P&lt;7&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>D21.PAD</twSrcSite><twPathDel><twSite>D21.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.651</twDelInfo><twComp>AD_BL_D_P&lt;7&gt;</twComp><twBEL>AD_BL_D_P&lt;7&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y175.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/adc_buf_o&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y175.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y175.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/adc_delay_o&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y175.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_L&lt;7&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.830</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.831</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_B_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>H19.PAD</twSrcSite><twPathDel><twSite>H19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>AD_B_CLK_P</twComp><twBEL>AD_B_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y175.CLK</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising">0.354</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twComp></twPathDel><twLogDel>0.922</twLogDel><twRouteDel>0.495</twRouteDel><twTotDel>1.417</twTotDel><twPctLog>65.1</twPctLog><twPctRoute>34.9</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_BL_D_P&lt;7&gt;&quot; OFFSET = IN 0.8678 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_B_CLK_P&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (ILOGIC_X1Y175.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="733"><twConstOffIn anchorID="734" twDataPathType="twDataPathMinDelay"><twSlack>0.196</twSlack><twSrc BELType="PAD">AD_BL_D_P&lt;7&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twClkDel>2.853</twClkDel><twClkSrc>AD_B_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_L&lt;7&gt;</twClkDest><twOff>0.799</twOff><twOffSrc>AD_BL_D_P&lt;7&gt;</twOffSrc><twOffDest>AD_B_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_BL_D_P&lt;7&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>D21.PAD</twSrcSite><twPathDel><twSite>D21.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.112</twDelInfo><twComp>AD_BL_D_P&lt;7&gt;</twComp><twBEL>AD_BL_D_P&lt;7&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y175.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/adc_buf_o&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y175.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.230</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y175.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/adc_delay_o&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y175.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.068</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_L&lt;7&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.274</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.275</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_B_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>H19.PAD</twSrcSite><twPathDel><twSite>H19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.142</twDelInfo><twComp>AD_B_CLK_P</twComp><twBEL>AD_B_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y175.CLK</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising">0.882</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twComp></twPathDel><twLogDel>1.587</twLogDel><twRouteDel>1.266</twRouteDel><twTotDel>2.853</twTotDel><twPctLog>55.6</twPctLog><twPctRoute>44.4</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="735" twConstType="OFFSETINDELAY" ><twConstHead uID="93"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_BL_D_P&lt;7&gt;&quot; OFFSET = IN 0.8678 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_B_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.440</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (ILOGIC_X1Y175.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="736"><twConstOffIn anchorID="737" twDataPathType="twDataPathMaxDelay"><twSlack>0.427</twSlack><twSrc BELType="PAD">AD_BL_D_P&lt;7&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twClkDel>1.417</twClkDel><twClkSrc>AD_B_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_L&lt;7&gt;</twClkDest><twOff>0.867</twOff><twOffSrc>AD_BL_D_P&lt;7&gt;</twOffSrc><twOffDest>AD_B_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_BL_D_P&lt;7&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>D21.PAD</twSrcSite><twPathDel><twSite>D21.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.651</twDelInfo><twComp>AD_BL_D_P&lt;7&gt;</twComp><twBEL>AD_BL_D_P&lt;7&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y175.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/adc_buf_o&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y175.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y175.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/adc_delay_o&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y175.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_L&lt;7&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.831</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.832</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_B_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>H19.PAD</twSrcSite><twPathDel><twSite>H19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>AD_B_CLK_P</twComp><twBEL>AD_B_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y175.CLKB</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twFalling">0.354</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twComp></twPathDel><twLogDel>0.922</twLogDel><twRouteDel>0.495</twRouteDel><twTotDel>1.417</twTotDel><twPctLog>65.1</twPctLog><twPctRoute>34.9</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_BL_D_P&lt;7&gt;&quot; OFFSET = IN 0.8678 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_B_CLK_P&quot; &quot;FALLING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (ILOGIC_X1Y175.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="738"><twConstOffIn anchorID="739" twDataPathType="twDataPathMinDelay"><twSlack>0.199</twSlack><twSrc BELType="PAD">AD_BL_D_P&lt;7&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twClkDel>2.853</twClkDel><twClkSrc>AD_B_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_L&lt;7&gt;</twClkDest><twOff>0.799</twOff><twOffSrc>AD_BL_D_P&lt;7&gt;</twOffSrc><twOffDest>AD_B_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_BL_D_P&lt;7&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>D21.PAD</twSrcSite><twPathDel><twSite>D21.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.112</twDelInfo><twComp>AD_BL_D_P&lt;7&gt;</twComp><twBEL>AD_BL_D_P&lt;7&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y175.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/adc_buf_o&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y175.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.230</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y175.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/adc_delay_o&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y175.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.065</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_L&lt;7&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.277</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.278</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_B_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>H19.PAD</twSrcSite><twPathDel><twSite>H19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.142</twDelInfo><twComp>AD_B_CLK_P</twComp><twBEL>AD_B_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y175.CLKB</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twFalling">0.882</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twComp></twPathDel><twLogDel>1.587</twLogDel><twRouteDel>1.266</twRouteDel><twTotDel>2.853</twTotDel><twPctLog>55.6</twPctLog><twPctRoute>44.4</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="740" twConstType="OFFSETINDELAY" ><twConstHead uID="94"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_BL_D_P&lt;5&gt;&quot; OFFSET = IN 0.9155 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_B_CLK_P&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.548</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (ILOGIC_X1Y161.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="741"><twConstOffIn anchorID="742" twDataPathType="twDataPathMaxDelay"><twSlack>0.367</twSlack><twSrc BELType="PAD">AD_BL_D_P&lt;5&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twClkDel>1.427</twClkDel><twClkSrc>AD_B_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_L&lt;5&gt;</twClkDest><twOff>0.915</twOff><twOffSrc>AD_BL_D_P&lt;5&gt;</twOffSrc><twOffDest>AD_B_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_BL_D_P&lt;5&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>C22.PAD</twSrcSite><twPathDel><twSite>C22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.682</twDelInfo><twComp>AD_BL_D_P&lt;5&gt;</twComp><twBEL>AD_BL_D_P&lt;5&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y161.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/adc_buf_o&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y161.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.170</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y161.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/adc_delay_o&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y161.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_L&lt;5&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.949</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.950</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_B_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>H19.PAD</twSrcSite><twPathDel><twSite>H19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>AD_B_CLK_P</twComp><twBEL>AD_B_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y161.CLK</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising">0.364</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twComp></twPathDel><twLogDel>0.922</twLogDel><twRouteDel>0.505</twRouteDel><twTotDel>1.427</twTotDel><twPctLog>64.6</twPctLog><twPctRoute>35.4</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_BL_D_P&lt;5&gt;&quot; OFFSET = IN 0.9155 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_B_CLK_P&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (ILOGIC_X1Y161.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="743"><twConstOffIn anchorID="744" twDataPathType="twDataPathMinDelay"><twSlack>0.221</twSlack><twSrc BELType="PAD">AD_BL_D_P&lt;5&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twClkDel>2.874</twClkDel><twClkSrc>AD_B_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_L&lt;5&gt;</twClkDest><twOff>0.751</twOff><twOffSrc>AD_BL_D_P&lt;5&gt;</twOffSrc><twOffDest>AD_B_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_BL_D_P&lt;5&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>C22.PAD</twSrcSite><twPathDel><twSite>C22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.138</twDelInfo><twComp>AD_BL_D_P&lt;5&gt;</twComp><twBEL>AD_BL_D_P&lt;5&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y161.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/adc_buf_o&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y161.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.298</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y161.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/adc_delay_o&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y161.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.068</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_L&lt;5&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.368</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.369</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_B_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>H19.PAD</twSrcSite><twPathDel><twSite>H19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.142</twDelInfo><twComp>AD_B_CLK_P</twComp><twBEL>AD_B_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y161.CLK</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising">0.903</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twComp></twPathDel><twLogDel>1.587</twLogDel><twRouteDel>1.287</twRouteDel><twTotDel>2.874</twTotDel><twPctLog>55.2</twPctLog><twPctRoute>44.8</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="745" twConstType="OFFSETINDELAY" ><twConstHead uID="95"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_BL_D_P&lt;5&gt;&quot; OFFSET = IN 0.9155 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_B_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.549</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (ILOGIC_X1Y161.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="746"><twConstOffIn anchorID="747" twDataPathType="twDataPathMaxDelay"><twSlack>0.366</twSlack><twSrc BELType="PAD">AD_BL_D_P&lt;5&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twClkDel>1.427</twClkDel><twClkSrc>AD_B_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_L&lt;5&gt;</twClkDest><twOff>0.915</twOff><twOffSrc>AD_BL_D_P&lt;5&gt;</twOffSrc><twOffDest>AD_B_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_BL_D_P&lt;5&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>C22.PAD</twSrcSite><twPathDel><twSite>C22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.682</twDelInfo><twComp>AD_BL_D_P&lt;5&gt;</twComp><twBEL>AD_BL_D_P&lt;5&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y161.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/adc_buf_o&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y161.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.170</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y161.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/adc_delay_o&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y161.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_L&lt;5&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.950</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.951</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_B_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>H19.PAD</twSrcSite><twPathDel><twSite>H19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>AD_B_CLK_P</twComp><twBEL>AD_B_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y161.CLKB</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twFalling">0.364</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twComp></twPathDel><twLogDel>0.922</twLogDel><twRouteDel>0.505</twRouteDel><twTotDel>1.427</twTotDel><twPctLog>64.6</twPctLog><twPctRoute>35.4</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_BL_D_P&lt;5&gt;&quot; OFFSET = IN 0.9155 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_B_CLK_P&quot; &quot;FALLING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (ILOGIC_X1Y161.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="748"><twConstOffIn anchorID="749" twDataPathType="twDataPathMinDelay"><twSlack>0.224</twSlack><twSrc BELType="PAD">AD_BL_D_P&lt;5&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twClkDel>2.874</twClkDel><twClkSrc>AD_B_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_L&lt;5&gt;</twClkDest><twOff>0.751</twOff><twOffSrc>AD_BL_D_P&lt;5&gt;</twOffSrc><twOffDest>AD_B_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_BL_D_P&lt;5&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>C22.PAD</twSrcSite><twPathDel><twSite>C22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.138</twDelInfo><twComp>AD_BL_D_P&lt;5&gt;</twComp><twBEL>AD_BL_D_P&lt;5&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y161.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/adc_buf_o&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y161.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.298</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y161.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/adc_delay_o&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y161.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.065</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_L&lt;5&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.371</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.372</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_B_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>H19.PAD</twSrcSite><twPathDel><twSite>H19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.142</twDelInfo><twComp>AD_B_CLK_P</twComp><twBEL>AD_B_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y161.CLKB</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twFalling">0.903</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twComp></twPathDel><twLogDel>1.587</twLogDel><twRouteDel>1.287</twRouteDel><twTotDel>2.874</twTotDel><twPctLog>55.2</twPctLog><twPctRoute>44.8</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="750" twConstType="OFFSETINDELAY" ><twConstHead uID="96"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_BL_D_P&lt;3&gt;&quot; OFFSET = IN 0.927 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_B_CLK_P&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.581</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (ILOGIC_X1Y193.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="751"><twConstOffIn anchorID="752" twDataPathType="twDataPathMaxDelay"><twSlack>0.346</twSlack><twSrc BELType="PAD">AD_BL_D_P&lt;3&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twClkDel>1.417</twClkDel><twClkSrc>AD_B_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_L&lt;3&gt;</twClkDest><twOff>0.927</twOff><twOffSrc>AD_BL_D_P&lt;3&gt;</twOffSrc><twOffDest>AD_B_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_BL_D_P&lt;3&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>B23.PAD</twSrcSite><twPathDel><twSite>B23.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.705</twDelInfo><twComp>AD_BL_D_P&lt;3&gt;</twComp><twBEL>AD_BL_D_P&lt;3&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y193.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/adc_buf_o&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y193.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.170</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y193.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/adc_delay_o&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y193.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_L&lt;3&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.972</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.973</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_B_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>H19.PAD</twSrcSite><twPathDel><twSite>H19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>AD_B_CLK_P</twComp><twBEL>AD_B_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y193.CLK</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising">0.354</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twComp></twPathDel><twLogDel>0.922</twLogDel><twRouteDel>0.495</twRouteDel><twTotDel>1.417</twTotDel><twPctLog>65.1</twPctLog><twPctRoute>34.9</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_BL_D_P&lt;3&gt;&quot; OFFSET = IN 0.927 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_B_CLK_P&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (ILOGIC_X1Y193.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="753"><twConstOffIn anchorID="754" twDataPathType="twDataPathMinDelay"><twSlack>0.239</twSlack><twSrc BELType="PAD">AD_BL_D_P&lt;3&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twClkDel>2.864</twClkDel><twClkSrc>AD_B_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_L&lt;3&gt;</twClkDest><twOff>0.739</twOff><twOffSrc>AD_BL_D_P&lt;3&gt;</twOffSrc><twOffDest>AD_B_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_BL_D_P&lt;3&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>B23.PAD</twSrcSite><twPathDel><twSite>B23.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.158</twDelInfo><twComp>AD_BL_D_P&lt;3&gt;</twComp><twBEL>AD_BL_D_P&lt;3&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y193.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/adc_buf_o&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y193.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.298</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y193.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/adc_delay_o&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y193.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.068</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_L&lt;3&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.388</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.389</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_B_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>H19.PAD</twSrcSite><twPathDel><twSite>H19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.142</twDelInfo><twComp>AD_B_CLK_P</twComp><twBEL>AD_B_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y193.CLK</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising">0.893</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twComp></twPathDel><twLogDel>1.587</twLogDel><twRouteDel>1.277</twRouteDel><twTotDel>2.864</twTotDel><twPctLog>55.4</twPctLog><twPctRoute>44.6</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="755" twConstType="OFFSETINDELAY" ><twConstHead uID="97"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_BL_D_P&lt;3&gt;&quot; OFFSET = IN 0.927 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_B_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.582</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (ILOGIC_X1Y193.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="756"><twConstOffIn anchorID="757" twDataPathType="twDataPathMaxDelay"><twSlack>0.345</twSlack><twSrc BELType="PAD">AD_BL_D_P&lt;3&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twClkDel>1.417</twClkDel><twClkSrc>AD_B_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_L&lt;3&gt;</twClkDest><twOff>0.927</twOff><twOffSrc>AD_BL_D_P&lt;3&gt;</twOffSrc><twOffDest>AD_B_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_BL_D_P&lt;3&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>B23.PAD</twSrcSite><twPathDel><twSite>B23.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.705</twDelInfo><twComp>AD_BL_D_P&lt;3&gt;</twComp><twBEL>AD_BL_D_P&lt;3&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y193.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/adc_buf_o&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y193.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.170</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y193.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/adc_delay_o&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y193.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_L&lt;3&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.973</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.974</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_B_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>H19.PAD</twSrcSite><twPathDel><twSite>H19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>AD_B_CLK_P</twComp><twBEL>AD_B_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y193.CLKB</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twFalling">0.354</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twComp></twPathDel><twLogDel>0.922</twLogDel><twRouteDel>0.495</twRouteDel><twTotDel>1.417</twTotDel><twPctLog>65.1</twPctLog><twPctRoute>34.9</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_BL_D_P&lt;3&gt;&quot; OFFSET = IN 0.927 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_B_CLK_P&quot; &quot;FALLING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (ILOGIC_X1Y193.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="758"><twConstOffIn anchorID="759" twDataPathType="twDataPathMinDelay"><twSlack>0.242</twSlack><twSrc BELType="PAD">AD_BL_D_P&lt;3&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twClkDel>2.864</twClkDel><twClkSrc>AD_B_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_L&lt;3&gt;</twClkDest><twOff>0.739</twOff><twOffSrc>AD_BL_D_P&lt;3&gt;</twOffSrc><twOffDest>AD_B_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_BL_D_P&lt;3&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>B23.PAD</twSrcSite><twPathDel><twSite>B23.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.158</twDelInfo><twComp>AD_BL_D_P&lt;3&gt;</twComp><twBEL>AD_BL_D_P&lt;3&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y193.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/adc_buf_o&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y193.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.298</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y193.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/adc_delay_o&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y193.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.065</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_L&lt;3&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.391</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.392</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_B_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>H19.PAD</twSrcSite><twPathDel><twSite>H19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.142</twDelInfo><twComp>AD_B_CLK_P</twComp><twBEL>AD_B_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y193.CLKB</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twFalling">0.893</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twComp></twPathDel><twLogDel>1.587</twLogDel><twRouteDel>1.277</twRouteDel><twTotDel>2.864</twTotDel><twPctLog>55.4</twPctLog><twPctRoute>44.6</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="760" twConstType="OFFSETINDELAY" ><twConstHead uID="98"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_BL_D_P&lt;4&gt;&quot; OFFSET = IN 0.9414 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_B_CLK_P&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.571</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (ILOGIC_X1Y189.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="761"><twConstOffIn anchorID="762" twDataPathType="twDataPathMaxDelay"><twSlack>0.370</twSlack><twSrc BELType="PAD">AD_BL_D_P&lt;4&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twClkDel>1.417</twClkDel><twClkSrc>AD_B_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_L&lt;4&gt;</twClkDest><twOff>0.941</twOff><twOffSrc>AD_BL_D_P&lt;4&gt;</twOffSrc><twOffDest>AD_B_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_BL_D_P&lt;4&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>B21.PAD</twSrcSite><twPathDel><twSite>B21.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.695</twDelInfo><twComp>AD_BL_D_P&lt;4&gt;</twComp><twBEL>AD_BL_D_P&lt;4&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y189.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/adc_buf_o&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y189.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.170</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y189.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/adc_delay_o&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y189.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_L&lt;4&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.962</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.963</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_B_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>H19.PAD</twSrcSite><twPathDel><twSite>H19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>AD_B_CLK_P</twComp><twBEL>AD_B_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y189.CLK</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising">0.354</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twComp></twPathDel><twLogDel>0.922</twLogDel><twRouteDel>0.495</twRouteDel><twTotDel>1.417</twTotDel><twPctLog>65.1</twPctLog><twPctRoute>34.9</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_BL_D_P&lt;4&gt;&quot; OFFSET = IN 0.9414 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_B_CLK_P&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (ILOGIC_X1Y189.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="763"><twConstOffIn anchorID="764" twDataPathType="twDataPathMinDelay"><twSlack>0.216</twSlack><twSrc BELType="PAD">AD_BL_D_P&lt;4&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twClkDel>2.864</twClkDel><twClkSrc>AD_B_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_L&lt;4&gt;</twClkDest><twOff>0.725</twOff><twOffSrc>AD_BL_D_P&lt;4&gt;</twOffSrc><twOffDest>AD_B_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_BL_D_P&lt;4&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>B21.PAD</twSrcSite><twPathDel><twSite>B21.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.149</twDelInfo><twComp>AD_BL_D_P&lt;4&gt;</twComp><twBEL>AD_BL_D_P&lt;4&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y189.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/adc_buf_o&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y189.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.298</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y189.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/adc_delay_o&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y189.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.068</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_L&lt;4&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.379</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.380</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_B_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>H19.PAD</twSrcSite><twPathDel><twSite>H19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.142</twDelInfo><twComp>AD_B_CLK_P</twComp><twBEL>AD_B_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y189.CLK</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising">0.893</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twComp></twPathDel><twLogDel>1.587</twLogDel><twRouteDel>1.277</twRouteDel><twTotDel>2.864</twTotDel><twPctLog>55.4</twPctLog><twPctRoute>44.6</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="765" twConstType="OFFSETINDELAY" ><twConstHead uID="99"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_BL_D_P&lt;4&gt;&quot; OFFSET = IN 0.9414 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_B_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.572</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (ILOGIC_X1Y189.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="766"><twConstOffIn anchorID="767" twDataPathType="twDataPathMaxDelay"><twSlack>0.369</twSlack><twSrc BELType="PAD">AD_BL_D_P&lt;4&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twClkDel>1.417</twClkDel><twClkSrc>AD_B_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_L&lt;4&gt;</twClkDest><twOff>0.941</twOff><twOffSrc>AD_BL_D_P&lt;4&gt;</twOffSrc><twOffDest>AD_B_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_BL_D_P&lt;4&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>B21.PAD</twSrcSite><twPathDel><twSite>B21.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.695</twDelInfo><twComp>AD_BL_D_P&lt;4&gt;</twComp><twBEL>AD_BL_D_P&lt;4&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y189.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/adc_buf_o&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y189.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.170</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y189.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/adc_delay_o&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y189.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_L&lt;4&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.963</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.964</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_B_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>H19.PAD</twSrcSite><twPathDel><twSite>H19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>AD_B_CLK_P</twComp><twBEL>AD_B_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y189.CLKB</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twFalling">0.354</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twComp></twPathDel><twLogDel>0.922</twLogDel><twRouteDel>0.495</twRouteDel><twTotDel>1.417</twTotDel><twPctLog>65.1</twPctLog><twPctRoute>34.9</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_BL_D_P&lt;4&gt;&quot; OFFSET = IN 0.9414 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_B_CLK_P&quot; &quot;FALLING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (ILOGIC_X1Y189.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="768"><twConstOffIn anchorID="769" twDataPathType="twDataPathMinDelay"><twSlack>0.219</twSlack><twSrc BELType="PAD">AD_BL_D_P&lt;4&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twClkDel>2.864</twClkDel><twClkSrc>AD_B_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_L&lt;4&gt;</twClkDest><twOff>0.725</twOff><twOffSrc>AD_BL_D_P&lt;4&gt;</twOffSrc><twOffDest>AD_B_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_BL_D_P&lt;4&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>B21.PAD</twSrcSite><twPathDel><twSite>B21.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.149</twDelInfo><twComp>AD_BL_D_P&lt;4&gt;</twComp><twBEL>AD_BL_D_P&lt;4&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y189.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/adc_buf_o&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y189.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.298</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y189.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/adc_delay_o&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y189.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.065</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_L&lt;4&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.382</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.383</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_B_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>H19.PAD</twSrcSite><twPathDel><twSite>H19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.142</twDelInfo><twComp>AD_B_CLK_P</twComp><twBEL>AD_B_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y189.CLKB</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twFalling">0.893</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twComp></twPathDel><twLogDel>1.587</twLogDel><twRouteDel>1.277</twRouteDel><twTotDel>2.864</twTotDel><twPctLog>55.4</twPctLog><twPctRoute>44.6</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="770" twConstType="OFFSETINDELAY" ><twConstHead uID="100"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_BL_D_P&lt;1&gt;&quot; OFFSET = IN 0.9384 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_B_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.537</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (ILOGIC_X1Y181.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="771"><twConstOffIn anchorID="772" twDataPathType="twDataPathMaxDelay"><twSlack>0.401</twSlack><twSrc BELType="PAD">AD_BL_D_P&lt;1&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twClkDel>1.417</twClkDel><twClkSrc>AD_B_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_L&lt;1&gt;</twClkDest><twOff>0.938</twOff><twOffSrc>AD_BL_D_P&lt;1&gt;</twOffSrc><twOffDest>AD_B_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_BL_D_P&lt;1&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>B20.PAD</twSrcSite><twPathDel><twSite>B20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>AD_BL_D_P&lt;1&gt;</twComp><twBEL>AD_BL_D_P&lt;1&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y181.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/adc_buf_o&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y181.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.170</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y181.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/adc_delay_o&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y181.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_L&lt;1&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.928</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.929</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_B_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>H19.PAD</twSrcSite><twPathDel><twSite>H19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>AD_B_CLK_P</twComp><twBEL>AD_B_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y181.CLKB</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twFalling">0.354</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twComp></twPathDel><twLogDel>0.922</twLogDel><twRouteDel>0.495</twRouteDel><twTotDel>1.417</twTotDel><twPctLog>65.1</twPctLog><twPctRoute>34.9</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_BL_D_P&lt;1&gt;&quot; OFFSET = IN 0.9384 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_B_CLK_P&quot; &quot;FALLING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (ILOGIC_X1Y181.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="773"><twConstOffIn anchorID="774" twDataPathType="twDataPathMinDelay"><twSlack>0.204</twSlack><twSrc BELType="PAD">AD_BL_D_P&lt;1&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twClkDel>2.853</twClkDel><twClkSrc>AD_B_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_L&lt;1&gt;</twClkDest><twOff>0.728</twOff><twOffSrc>AD_BL_D_P&lt;1&gt;</twOffSrc><twOffDest>AD_B_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_BL_D_P&lt;1&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>B20.PAD</twSrcSite><twPathDel><twSite>B20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.120</twDelInfo><twComp>AD_BL_D_P&lt;1&gt;</twComp><twBEL>AD_BL_D_P&lt;1&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y181.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/adc_buf_o&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y181.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.298</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y181.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/adc_delay_o&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y181.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.065</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_L&lt;1&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.353</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.354</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_B_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>H19.PAD</twSrcSite><twPathDel><twSite>H19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.142</twDelInfo><twComp>AD_B_CLK_P</twComp><twBEL>AD_B_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y181.CLKB</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twFalling">0.882</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twComp></twPathDel><twLogDel>1.587</twLogDel><twRouteDel>1.266</twRouteDel><twTotDel>2.853</twTotDel><twPctLog>55.6</twPctLog><twPctRoute>44.4</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="775" twConstType="OFFSETINDELAY" ><twConstHead uID="101"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_BL_D_P&lt;1&gt;&quot; OFFSET = IN 0.9384 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_B_CLK_P&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.536</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (ILOGIC_X1Y181.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="776"><twConstOffIn anchorID="777" twDataPathType="twDataPathMaxDelay"><twSlack>0.402</twSlack><twSrc BELType="PAD">AD_BL_D_P&lt;1&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twClkDel>1.417</twClkDel><twClkSrc>AD_B_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_L&lt;1&gt;</twClkDest><twOff>0.938</twOff><twOffSrc>AD_BL_D_P&lt;1&gt;</twOffSrc><twOffDest>AD_B_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_BL_D_P&lt;1&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>B20.PAD</twSrcSite><twPathDel><twSite>B20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>AD_BL_D_P&lt;1&gt;</twComp><twBEL>AD_BL_D_P&lt;1&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y181.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/adc_buf_o&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y181.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.170</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y181.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/adc_delay_o&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y181.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_L&lt;1&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.927</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.928</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_B_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>H19.PAD</twSrcSite><twPathDel><twSite>H19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>AD_B_CLK_P</twComp><twBEL>AD_B_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y181.CLK</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising">0.354</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twComp></twPathDel><twLogDel>0.922</twLogDel><twRouteDel>0.495</twRouteDel><twTotDel>1.417</twTotDel><twPctLog>65.1</twPctLog><twPctRoute>34.9</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_BL_D_P&lt;1&gt;&quot; OFFSET = IN 0.9384 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_B_CLK_P&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (ILOGIC_X1Y181.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="778"><twConstOffIn anchorID="779" twDataPathType="twDataPathMinDelay"><twSlack>0.201</twSlack><twSrc BELType="PAD">AD_BL_D_P&lt;1&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twClkDel>2.853</twClkDel><twClkSrc>AD_B_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_L&lt;1&gt;</twClkDest><twOff>0.728</twOff><twOffSrc>AD_BL_D_P&lt;1&gt;</twOffSrc><twOffDest>AD_B_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_BL_D_P&lt;1&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>B20.PAD</twSrcSite><twPathDel><twSite>B20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.120</twDelInfo><twComp>AD_BL_D_P&lt;1&gt;</twComp><twBEL>AD_BL_D_P&lt;1&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y181.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/adc_buf_o&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y181.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.298</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y181.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/adc_delay_o&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y181.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.068</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_L&lt;1&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.350</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.351</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_B_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>H19.PAD</twSrcSite><twPathDel><twSite>H19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.142</twDelInfo><twComp>AD_B_CLK_P</twComp><twBEL>AD_B_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y181.CLK</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising">0.882</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twComp></twPathDel><twLogDel>1.587</twLogDel><twRouteDel>1.266</twRouteDel><twTotDel>2.853</twTotDel><twPctLog>55.6</twPctLog><twPctRoute>44.4</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="780" twConstType="OFFSETINDELAY" ><twConstHead uID="102"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_BL_D_P&lt;2&gt;&quot; OFFSET = IN 0.9525 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_B_CLK_P&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.654</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (ILOGIC_X1Y197.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="781"><twConstOffIn anchorID="782" twDataPathType="twDataPathMaxDelay"><twSlack>0.298</twSlack><twSrc BELType="PAD">AD_BL_D_P&lt;2&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twClkDel>1.427</twClkDel><twClkSrc>AD_B_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_L&lt;2&gt;</twClkDest><twOff>0.952</twOff><twOffSrc>AD_BL_D_P&lt;2&gt;</twOffSrc><twOffDest>AD_B_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_BL_D_P&lt;2&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>A23.PAD</twSrcSite><twPathDel><twSite>A23.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.700</twDelInfo><twComp>AD_BL_D_P&lt;2&gt;</twComp><twBEL>AD_BL_D_P&lt;2&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y197.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/adc_buf_o&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y197.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.258</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y197.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/adc_delay_o&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y197.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_L&lt;2&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.055</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.056</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_B_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>H19.PAD</twSrcSite><twPathDel><twSite>H19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>AD_B_CLK_P</twComp><twBEL>AD_B_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y197.CLK</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising">0.364</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twComp></twPathDel><twLogDel>0.922</twLogDel><twRouteDel>0.505</twRouteDel><twTotDel>1.427</twTotDel><twPctLog>64.6</twPctLog><twPctRoute>35.4</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_BL_D_P&lt;2&gt;&quot; OFFSET = IN 0.9525 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_B_CLK_P&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (ILOGIC_X1Y197.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="783"><twConstOffIn anchorID="784" twDataPathType="twDataPathMinDelay"><twSlack>0.279</twSlack><twSrc BELType="PAD">AD_BL_D_P&lt;2&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twClkDel>2.864</twClkDel><twClkSrc>AD_B_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_L&lt;2&gt;</twClkDest><twOff>0.714</twOff><twOffSrc>AD_BL_D_P&lt;2&gt;</twOffSrc><twOffDest>AD_B_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_BL_D_P&lt;2&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>A23.PAD</twSrcSite><twPathDel><twSite>A23.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.154</twDelInfo><twComp>AD_BL_D_P&lt;2&gt;</twComp><twBEL>AD_BL_D_P&lt;2&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y197.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/adc_buf_o&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y197.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.367</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y197.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/adc_delay_o&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y197.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.068</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_L&lt;2&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.453</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.454</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_B_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>H19.PAD</twSrcSite><twPathDel><twSite>H19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.142</twDelInfo><twComp>AD_B_CLK_P</twComp><twBEL>AD_B_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y197.CLK</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising">0.893</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twComp></twPathDel><twLogDel>1.587</twLogDel><twRouteDel>1.277</twRouteDel><twTotDel>2.864</twTotDel><twPctLog>55.4</twPctLog><twPctRoute>44.6</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="785" twConstType="OFFSETINDELAY" ><twConstHead uID="103"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_BL_D_P&lt;2&gt;&quot; OFFSET = IN 0.9525 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_B_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.655</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (ILOGIC_X1Y197.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="786"><twConstOffIn anchorID="787" twDataPathType="twDataPathMaxDelay"><twSlack>0.297</twSlack><twSrc BELType="PAD">AD_BL_D_P&lt;2&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twClkDel>1.427</twClkDel><twClkSrc>AD_B_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_L&lt;2&gt;</twClkDest><twOff>0.952</twOff><twOffSrc>AD_BL_D_P&lt;2&gt;</twOffSrc><twOffDest>AD_B_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_BL_D_P&lt;2&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>A23.PAD</twSrcSite><twPathDel><twSite>A23.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.700</twDelInfo><twComp>AD_BL_D_P&lt;2&gt;</twComp><twBEL>AD_BL_D_P&lt;2&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y197.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/adc_buf_o&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y197.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.258</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y197.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/adc_delay_o&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y197.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_L&lt;2&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.056</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.057</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_B_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>H19.PAD</twSrcSite><twPathDel><twSite>H19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>AD_B_CLK_P</twComp><twBEL>AD_B_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y197.CLKB</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twFalling">0.364</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twComp></twPathDel><twLogDel>0.922</twLogDel><twRouteDel>0.505</twRouteDel><twTotDel>1.427</twTotDel><twPctLog>64.6</twPctLog><twPctRoute>35.4</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_BL_D_P&lt;2&gt;&quot; OFFSET = IN 0.9525 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_B_CLK_P&quot; &quot;FALLING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (ILOGIC_X1Y197.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="788"><twConstOffIn anchorID="789" twDataPathType="twDataPathMinDelay"><twSlack>0.282</twSlack><twSrc BELType="PAD">AD_BL_D_P&lt;2&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twClkDel>2.864</twClkDel><twClkSrc>AD_B_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_L&lt;2&gt;</twClkDest><twOff>0.714</twOff><twOffSrc>AD_BL_D_P&lt;2&gt;</twOffSrc><twOffDest>AD_B_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_BL_D_P&lt;2&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>A23.PAD</twSrcSite><twPathDel><twSite>A23.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.154</twDelInfo><twComp>AD_BL_D_P&lt;2&gt;</twComp><twBEL>AD_BL_D_P&lt;2&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y197.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/adc_buf_o&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y197.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.367</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y197.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/adc_delay_o&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y197.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.065</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_L&lt;2&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.456</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.457</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_B_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>H19.PAD</twSrcSite><twPathDel><twSite>H19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.142</twDelInfo><twComp>AD_B_CLK_P</twComp><twBEL>AD_B_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y197.CLKB</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twFalling">0.893</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twComp></twPathDel><twLogDel>1.587</twLogDel><twRouteDel>1.277</twRouteDel><twTotDel>2.864</twTotDel><twPctLog>55.4</twPctLog><twPctRoute>44.6</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="790" twConstType="OFFSETINDELAY" ><twConstHead uID="104"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_BL_D_P&lt;6&gt;&quot; OFFSET = IN 0.9228 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_B_CLK_P&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.558</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (ILOGIC_X1Y185.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="791"><twConstOffIn anchorID="792" twDataPathType="twDataPathMaxDelay"><twSlack>0.364</twSlack><twSrc BELType="PAD">AD_BL_D_P&lt;6&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twClkDel>1.417</twClkDel><twClkSrc>AD_B_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_L&lt;6&gt;</twClkDest><twOff>0.922</twOff><twOffSrc>AD_BL_D_P&lt;6&gt;</twOffSrc><twOffDest>AD_B_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_BL_D_P&lt;6&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>A20.PAD</twSrcSite><twPathDel><twSite>A20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.682</twDelInfo><twComp>AD_BL_D_P&lt;6&gt;</twComp><twBEL>AD_BL_D_P&lt;6&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y185.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/adc_buf_o&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y185.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.170</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y185.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/adc_delay_o&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y185.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_L&lt;6&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.949</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.950</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_B_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>H19.PAD</twSrcSite><twPathDel><twSite>H19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>AD_B_CLK_P</twComp><twBEL>AD_B_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y185.CLK</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising">0.354</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twComp></twPathDel><twLogDel>0.922</twLogDel><twRouteDel>0.495</twRouteDel><twTotDel>1.417</twTotDel><twPctLog>65.1</twPctLog><twPctRoute>34.9</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_BL_D_P&lt;6&gt;&quot; OFFSET = IN 0.9228 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_B_CLK_P&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (ILOGIC_X1Y185.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="793"><twConstOffIn anchorID="794" twDataPathType="twDataPathMinDelay"><twSlack>0.236</twSlack><twSrc BELType="PAD">AD_BL_D_P&lt;6&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twClkDel>2.853</twClkDel><twClkSrc>AD_B_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_L&lt;6&gt;</twClkDest><twOff>0.744</twOff><twOffSrc>AD_BL_D_P&lt;6&gt;</twOffSrc><twOffDest>AD_B_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_BL_D_P&lt;6&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>A20.PAD</twSrcSite><twPathDel><twSite>A20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.139</twDelInfo><twComp>AD_BL_D_P&lt;6&gt;</twComp><twBEL>AD_BL_D_P&lt;6&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y185.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/adc_buf_o&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y185.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.298</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y185.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/adc_delay_o&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y185.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.068</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_L&lt;6&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.369</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.370</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_B_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>H19.PAD</twSrcSite><twPathDel><twSite>H19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.142</twDelInfo><twComp>AD_B_CLK_P</twComp><twBEL>AD_B_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y185.CLK</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising">0.882</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twComp></twPathDel><twLogDel>1.587</twLogDel><twRouteDel>1.266</twRouteDel><twTotDel>2.853</twTotDel><twPctLog>55.6</twPctLog><twPctRoute>44.4</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="795" twConstType="OFFSETINDELAY" ><twConstHead uID="105"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_BL_D_P&lt;6&gt;&quot; OFFSET = IN 0.9228 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_B_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.559</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (ILOGIC_X1Y185.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="796"><twConstOffIn anchorID="797" twDataPathType="twDataPathMaxDelay"><twSlack>0.363</twSlack><twSrc BELType="PAD">AD_BL_D_P&lt;6&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twClkDel>1.417</twClkDel><twClkSrc>AD_B_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_L&lt;6&gt;</twClkDest><twOff>0.922</twOff><twOffSrc>AD_BL_D_P&lt;6&gt;</twOffSrc><twOffDest>AD_B_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_BL_D_P&lt;6&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>A20.PAD</twSrcSite><twPathDel><twSite>A20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.682</twDelInfo><twComp>AD_BL_D_P&lt;6&gt;</twComp><twBEL>AD_BL_D_P&lt;6&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y185.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/adc_buf_o&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y185.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.170</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y185.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/adc_delay_o&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y185.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_L&lt;6&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.950</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.951</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_B_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>H19.PAD</twSrcSite><twPathDel><twSite>H19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>AD_B_CLK_P</twComp><twBEL>AD_B_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y185.CLKB</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twFalling">0.354</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twComp></twPathDel><twLogDel>0.922</twLogDel><twRouteDel>0.495</twRouteDel><twTotDel>1.417</twTotDel><twPctLog>65.1</twPctLog><twPctRoute>34.9</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_BL_D_P&lt;6&gt;&quot; OFFSET = IN 0.9228 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_B_CLK_P&quot; &quot;FALLING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (ILOGIC_X1Y185.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="798"><twConstOffIn anchorID="799" twDataPathType="twDataPathMinDelay"><twSlack>0.239</twSlack><twSrc BELType="PAD">AD_BL_D_P&lt;6&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twClkDel>2.853</twClkDel><twClkSrc>AD_B_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_L&lt;6&gt;</twClkDest><twOff>0.744</twOff><twOffSrc>AD_BL_D_P&lt;6&gt;</twOffSrc><twOffDest>AD_B_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_BL_D_P&lt;6&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>A20.PAD</twSrcSite><twPathDel><twSite>A20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.139</twDelInfo><twComp>AD_BL_D_P&lt;6&gt;</twComp><twBEL>AD_BL_D_P&lt;6&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y185.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/adc_buf_o&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y185.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.298</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y185.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/adc_delay_o&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y185.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.065</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_L&lt;6&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.372</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.373</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_B_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>H19.PAD</twSrcSite><twPathDel><twSite>H19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.142</twDelInfo><twComp>AD_B_CLK_P</twComp><twBEL>AD_B_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y185.CLKB</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twFalling">0.882</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twComp></twPathDel><twLogDel>1.587</twLogDel><twRouteDel>1.266</twRouteDel><twTotDel>2.853</twTotDel><twPctLog>55.6</twPctLog><twPctRoute>44.4</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="800" twConstType="OFFSETINDELAY" ><twConstHead uID="106"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_CH_D_P&lt;0&gt;&quot; OFFSET = IN 0.8949 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_C_CLK_P&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.574</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (ILOGIC_X1Y21.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="801"><twConstOffIn anchorID="802" twDataPathType="twDataPathMaxDelay"><twSlack>0.320</twSlack><twSrc BELType="PAD">AD_CH_D_P&lt;0&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twClkDel>1.391</twClkDel><twClkSrc>AD_C_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;0&gt;</twClkDest><twOff>0.894</twOff><twOffSrc>AD_CH_D_P&lt;0&gt;</twOffSrc><twOffDest>AD_C_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_CH_D_P&lt;0&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AP20.PAD</twSrcSite><twPathDel><twSite>AP20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.672</twDelInfo><twComp>AD_CH_D_P&lt;0&gt;</twComp><twBEL>AD_CH_D_P&lt;0&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.170</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y21.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y21.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.939</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.940</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_C_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AF20.PAD</twSrcSite><twPathDel><twSite>AF20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.507</twDelInfo><twComp>AD_C_CLK_P</twComp><twBEL>AD_C_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y17.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y17.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y0.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y0.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y21.CLK</twSite><twDelType>net</twDelType><twFanCnt>52</twFanCnt><twDelInfo twEdge="twRising">0.354</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twComp></twPathDel><twLogDel>0.896</twLogDel><twRouteDel>0.495</twRouteDel><twTotDel>1.391</twTotDel><twPctLog>64.4</twPctLog><twPctRoute>35.6</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_CH_D_P&lt;0&gt;&quot; OFFSET = IN 0.8949 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_C_CLK_P&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (ILOGIC_X1Y21.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="803"><twConstOffIn anchorID="804" twDataPathType="twDataPathMinDelay"><twSlack>0.286</twSlack><twSrc BELType="PAD">AD_CH_D_P&lt;0&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twClkDel>2.822</twClkDel><twClkSrc>AD_C_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;0&gt;</twClkDest><twOff>0.772</twOff><twOffSrc>AD_CH_D_P&lt;0&gt;</twOffSrc><twOffDest>AD_C_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_CH_D_P&lt;0&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AP20.PAD</twSrcSite><twPathDel><twSite>AP20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.130</twDelInfo><twComp>AD_CH_D_P&lt;0&gt;</twComp><twBEL>AD_CH_D_P&lt;0&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.298</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y21.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y21.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.068</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.360</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.361</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_C_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AF20.PAD</twSrcSite><twPathDel><twSite>AF20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.111</twDelInfo><twComp>AD_C_CLK_P</twComp><twBEL>AD_C_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y17.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y17.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y0.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y0.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y21.CLK</twSite><twDelType>net</twDelType><twFanCnt>52</twFanCnt><twDelInfo twEdge="twRising">0.882</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twComp></twPathDel><twLogDel>1.556</twLogDel><twRouteDel>1.266</twRouteDel><twTotDel>2.822</twTotDel><twPctLog>55.1</twPctLog><twPctRoute>44.9</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="805" twConstType="OFFSETINDELAY" ><twConstHead uID="107"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_CH_D_P&lt;0&gt;&quot; OFFSET = IN 0.8949 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_C_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.575</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (ILOGIC_X1Y21.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="806"><twConstOffIn anchorID="807" twDataPathType="twDataPathMaxDelay"><twSlack>0.319</twSlack><twSrc BELType="PAD">AD_CH_D_P&lt;0&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twClkDel>1.391</twClkDel><twClkSrc>AD_C_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;0&gt;</twClkDest><twOff>0.894</twOff><twOffSrc>AD_CH_D_P&lt;0&gt;</twOffSrc><twOffDest>AD_C_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_CH_D_P&lt;0&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AP20.PAD</twSrcSite><twPathDel><twSite>AP20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.672</twDelInfo><twComp>AD_CH_D_P&lt;0&gt;</twComp><twBEL>AD_CH_D_P&lt;0&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.170</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y21.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y21.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.940</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.941</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_C_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AF20.PAD</twSrcSite><twPathDel><twSite>AF20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.507</twDelInfo><twComp>AD_C_CLK_P</twComp><twBEL>AD_C_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y17.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y17.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y0.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y0.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y21.CLKB</twSite><twDelType>net</twDelType><twFanCnt>52</twFanCnt><twDelInfo twEdge="twFalling">0.354</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twComp></twPathDel><twLogDel>0.896</twLogDel><twRouteDel>0.495</twRouteDel><twTotDel>1.391</twTotDel><twPctLog>64.4</twPctLog><twPctRoute>35.6</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_CH_D_P&lt;0&gt;&quot; OFFSET = IN 0.8949 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_C_CLK_P&quot; &quot;FALLING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (ILOGIC_X1Y21.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="808"><twConstOffIn anchorID="809" twDataPathType="twDataPathMinDelay"><twSlack>0.289</twSlack><twSrc BELType="PAD">AD_CH_D_P&lt;0&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twClkDel>2.822</twClkDel><twClkSrc>AD_C_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;0&gt;</twClkDest><twOff>0.772</twOff><twOffSrc>AD_CH_D_P&lt;0&gt;</twOffSrc><twOffDest>AD_C_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_CH_D_P&lt;0&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AP20.PAD</twSrcSite><twPathDel><twSite>AP20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.130</twDelInfo><twComp>AD_CH_D_P&lt;0&gt;</twComp><twBEL>AD_CH_D_P&lt;0&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.298</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y21.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y21.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.065</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.363</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.364</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_C_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AF20.PAD</twSrcSite><twPathDel><twSite>AF20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.111</twDelInfo><twComp>AD_C_CLK_P</twComp><twBEL>AD_C_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y17.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y17.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y0.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y0.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y21.CLKB</twSite><twDelType>net</twDelType><twFanCnt>52</twFanCnt><twDelInfo twEdge="twFalling">0.882</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twComp></twPathDel><twLogDel>1.556</twLogDel><twRouteDel>1.266</twRouteDel><twTotDel>2.822</twTotDel><twPctLog>55.1</twPctLog><twPctRoute>44.9</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="810" twConstType="OFFSETINDELAY" ><twConstHead uID="108"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_CH_D_P&lt;3&gt;&quot; OFFSET = IN 0.8874 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_C_CLK_P&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.506</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (ILOGIC_X1Y29.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="811"><twConstOffIn anchorID="812" twDataPathType="twDataPathMaxDelay"><twSlack>0.381</twSlack><twSrc BELType="PAD">AD_CH_D_P&lt;3&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twClkDel>1.391</twClkDel><twClkSrc>AD_C_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;3&gt;</twClkDest><twOff>0.887</twOff><twOffSrc>AD_CH_D_P&lt;3&gt;</twOffSrc><twOffDest>AD_C_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_CH_D_P&lt;3&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AN19.PAD</twSrcSite><twPathDel><twSite>AN19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>AD_CH_D_P&lt;3&gt;</twComp><twBEL>AD_CH_D_P&lt;3&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y29.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y29.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y29.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y29.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;3&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.871</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.872</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_C_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AF20.PAD</twSrcSite><twPathDel><twSite>AF20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.507</twDelInfo><twComp>AD_C_CLK_P</twComp><twBEL>AD_C_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y17.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y17.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y0.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y0.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y29.CLK</twSite><twDelType>net</twDelType><twFanCnt>52</twFanCnt><twDelInfo twEdge="twRising">0.354</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twComp></twPathDel><twLogDel>0.896</twLogDel><twRouteDel>0.495</twRouteDel><twTotDel>1.391</twTotDel><twPctLog>64.4</twPctLog><twPctRoute>35.6</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_CH_D_P&lt;3&gt;&quot; OFFSET = IN 0.8874 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_C_CLK_P&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (ILOGIC_X1Y29.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="813"><twConstOffIn anchorID="814" twDataPathType="twDataPathMinDelay"><twSlack>0.231</twSlack><twSrc BELType="PAD">AD_CH_D_P&lt;3&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twClkDel>2.833</twClkDel><twClkSrc>AD_C_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;3&gt;</twClkDest><twOff>0.779</twOff><twOffSrc>AD_CH_D_P&lt;3&gt;</twOffSrc><twOffDest>AD_C_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_CH_D_P&lt;3&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AN19.PAD</twSrcSite><twPathDel><twSite>AN19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.147</twDelInfo><twComp>AD_CH_D_P&lt;3&gt;</twComp><twBEL>AD_CH_D_P&lt;3&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y29.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y29.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.230</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y29.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y29.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.068</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;3&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.309</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.310</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_C_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AF20.PAD</twSrcSite><twPathDel><twSite>AF20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.111</twDelInfo><twComp>AD_C_CLK_P</twComp><twBEL>AD_C_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y17.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y17.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y0.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y0.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y29.CLK</twSite><twDelType>net</twDelType><twFanCnt>52</twFanCnt><twDelInfo twEdge="twRising">0.893</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twComp></twPathDel><twLogDel>1.556</twLogDel><twRouteDel>1.277</twRouteDel><twTotDel>2.833</twTotDel><twPctLog>54.9</twPctLog><twPctRoute>45.1</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="815" twConstType="OFFSETINDELAY" ><twConstHead uID="109"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_CH_D_P&lt;3&gt;&quot; OFFSET = IN 0.8874 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_C_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.507</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (ILOGIC_X1Y29.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="816"><twConstOffIn anchorID="817" twDataPathType="twDataPathMaxDelay"><twSlack>0.380</twSlack><twSrc BELType="PAD">AD_CH_D_P&lt;3&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twClkDel>1.391</twClkDel><twClkSrc>AD_C_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;3&gt;</twClkDest><twOff>0.887</twOff><twOffSrc>AD_CH_D_P&lt;3&gt;</twOffSrc><twOffDest>AD_C_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_CH_D_P&lt;3&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AN19.PAD</twSrcSite><twPathDel><twSite>AN19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>AD_CH_D_P&lt;3&gt;</twComp><twBEL>AD_CH_D_P&lt;3&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y29.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y29.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y29.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y29.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;3&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.872</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.873</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_C_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AF20.PAD</twSrcSite><twPathDel><twSite>AF20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.507</twDelInfo><twComp>AD_C_CLK_P</twComp><twBEL>AD_C_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y17.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y17.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y0.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y0.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y29.CLKB</twSite><twDelType>net</twDelType><twFanCnt>52</twFanCnt><twDelInfo twEdge="twFalling">0.354</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twComp></twPathDel><twLogDel>0.896</twLogDel><twRouteDel>0.495</twRouteDel><twTotDel>1.391</twTotDel><twPctLog>64.4</twPctLog><twPctRoute>35.6</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_CH_D_P&lt;3&gt;&quot; OFFSET = IN 0.8874 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_C_CLK_P&quot; &quot;FALLING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (ILOGIC_X1Y29.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="818"><twConstOffIn anchorID="819" twDataPathType="twDataPathMinDelay"><twSlack>0.234</twSlack><twSrc BELType="PAD">AD_CH_D_P&lt;3&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twClkDel>2.833</twClkDel><twClkSrc>AD_C_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;3&gt;</twClkDest><twOff>0.779</twOff><twOffSrc>AD_CH_D_P&lt;3&gt;</twOffSrc><twOffDest>AD_C_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_CH_D_P&lt;3&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AN19.PAD</twSrcSite><twPathDel><twSite>AN19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.147</twDelInfo><twComp>AD_CH_D_P&lt;3&gt;</twComp><twBEL>AD_CH_D_P&lt;3&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y29.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y29.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.230</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y29.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y29.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.065</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;3&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.312</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.313</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_C_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AF20.PAD</twSrcSite><twPathDel><twSite>AF20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.111</twDelInfo><twComp>AD_C_CLK_P</twComp><twBEL>AD_C_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y17.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y17.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y0.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y0.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y29.CLKB</twSite><twDelType>net</twDelType><twFanCnt>52</twFanCnt><twDelInfo twEdge="twFalling">0.893</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twComp></twPathDel><twLogDel>1.556</twLogDel><twRouteDel>1.277</twRouteDel><twTotDel>2.833</twTotDel><twPctLog>54.9</twPctLog><twPctRoute>45.1</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="820" twConstType="OFFSETINDELAY" ><twConstHead uID="110"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_CH_D_P&lt;1&gt;&quot; OFFSET = IN 0.8815 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_C_CLK_P&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.550</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (ILOGIC_X1Y5.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="821"><twConstOffIn anchorID="822" twDataPathType="twDataPathMaxDelay"><twSlack>0.331</twSlack><twSrc BELType="PAD">AD_CH_D_P&lt;1&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twClkDel>1.391</twClkDel><twClkSrc>AD_C_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;1&gt;</twClkDest><twOff>0.881</twOff><twOffSrc>AD_CH_D_P&lt;1&gt;</twOffSrc><twOffDest>AD_C_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_CH_D_P&lt;1&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AM22.PAD</twSrcSite><twPathDel><twSite>AM22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>AD_CH_D_P&lt;1&gt;</twComp><twBEL>AD_CH_D_P&lt;1&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y5.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y5.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.170</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y5.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y5.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;1&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.915</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.916</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_C_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AF20.PAD</twSrcSite><twPathDel><twSite>AF20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.507</twDelInfo><twComp>AD_C_CLK_P</twComp><twBEL>AD_C_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y17.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y17.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y0.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y0.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y5.CLK</twSite><twDelType>net</twDelType><twFanCnt>52</twFanCnt><twDelInfo twEdge="twRising">0.354</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twComp></twPathDel><twLogDel>0.896</twLogDel><twRouteDel>0.495</twRouteDel><twTotDel>1.391</twTotDel><twPctLog>64.4</twPctLog><twPctRoute>35.6</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_CH_D_P&lt;1&gt;&quot; OFFSET = IN 0.8815 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_C_CLK_P&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (ILOGIC_X1Y5.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="823"><twConstOffIn anchorID="824" twDataPathType="twDataPathMinDelay"><twSlack>0.267</twSlack><twSrc BELType="PAD">AD_CH_D_P&lt;1&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twClkDel>2.833</twClkDel><twClkSrc>AD_C_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;1&gt;</twClkDest><twOff>0.785</twOff><twOffSrc>AD_CH_D_P&lt;1&gt;</twOffSrc><twOffDest>AD_C_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_CH_D_P&lt;1&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AM22.PAD</twSrcSite><twPathDel><twSite>AM22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.109</twDelInfo><twComp>AD_CH_D_P&lt;1&gt;</twComp><twBEL>AD_CH_D_P&lt;1&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y5.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y5.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.298</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y5.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y5.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.068</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;1&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.339</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.340</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_C_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AF20.PAD</twSrcSite><twPathDel><twSite>AF20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.111</twDelInfo><twComp>AD_C_CLK_P</twComp><twBEL>AD_C_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y17.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y17.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y0.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y0.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y5.CLK</twSite><twDelType>net</twDelType><twFanCnt>52</twFanCnt><twDelInfo twEdge="twRising">0.893</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twComp></twPathDel><twLogDel>1.556</twLogDel><twRouteDel>1.277</twRouteDel><twTotDel>2.833</twTotDel><twPctLog>54.9</twPctLog><twPctRoute>45.1</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="825" twConstType="OFFSETINDELAY" ><twConstHead uID="111"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_CH_D_P&lt;1&gt;&quot; OFFSET = IN 0.8815 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_C_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.551</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (ILOGIC_X1Y5.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="826"><twConstOffIn anchorID="827" twDataPathType="twDataPathMaxDelay"><twSlack>0.330</twSlack><twSrc BELType="PAD">AD_CH_D_P&lt;1&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twClkDel>1.391</twClkDel><twClkSrc>AD_C_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;1&gt;</twClkDest><twOff>0.881</twOff><twOffSrc>AD_CH_D_P&lt;1&gt;</twOffSrc><twOffDest>AD_C_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_CH_D_P&lt;1&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AM22.PAD</twSrcSite><twPathDel><twSite>AM22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>AD_CH_D_P&lt;1&gt;</twComp><twBEL>AD_CH_D_P&lt;1&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y5.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y5.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.170</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y5.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y5.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;1&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.916</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.917</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_C_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AF20.PAD</twSrcSite><twPathDel><twSite>AF20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.507</twDelInfo><twComp>AD_C_CLK_P</twComp><twBEL>AD_C_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y17.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y17.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y0.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y0.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y5.CLKB</twSite><twDelType>net</twDelType><twFanCnt>52</twFanCnt><twDelInfo twEdge="twFalling">0.354</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twComp></twPathDel><twLogDel>0.896</twLogDel><twRouteDel>0.495</twRouteDel><twTotDel>1.391</twTotDel><twPctLog>64.4</twPctLog><twPctRoute>35.6</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_CH_D_P&lt;1&gt;&quot; OFFSET = IN 0.8815 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_C_CLK_P&quot; &quot;FALLING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (ILOGIC_X1Y5.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="828"><twConstOffIn anchorID="829" twDataPathType="twDataPathMinDelay"><twSlack>0.270</twSlack><twSrc BELType="PAD">AD_CH_D_P&lt;1&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twClkDel>2.833</twClkDel><twClkSrc>AD_C_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;1&gt;</twClkDest><twOff>0.785</twOff><twOffSrc>AD_CH_D_P&lt;1&gt;</twOffSrc><twOffDest>AD_C_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_CH_D_P&lt;1&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AM22.PAD</twSrcSite><twPathDel><twSite>AM22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.109</twDelInfo><twComp>AD_CH_D_P&lt;1&gt;</twComp><twBEL>AD_CH_D_P&lt;1&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y5.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y5.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.298</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y5.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y5.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.065</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;1&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.342</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.343</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_C_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AF20.PAD</twSrcSite><twPathDel><twSite>AF20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.111</twDelInfo><twComp>AD_C_CLK_P</twComp><twBEL>AD_C_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y17.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y17.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y0.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y0.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y5.CLKB</twSite><twDelType>net</twDelType><twFanCnt>52</twFanCnt><twDelInfo twEdge="twFalling">0.893</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twComp></twPathDel><twLogDel>1.556</twLogDel><twRouteDel>1.277</twRouteDel><twTotDel>2.833</twTotDel><twPctLog>54.9</twPctLog><twPctRoute>45.1</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="830" twConstType="OFFSETINDELAY" ><twConstHead uID="112"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_CH_D_P&lt;2&gt;&quot; OFFSET = IN 0.8812 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_C_CLK_P&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.542</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (ILOGIC_X1Y13.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="831"><twConstOffIn anchorID="832" twDataPathType="twDataPathMaxDelay"><twSlack>0.339</twSlack><twSrc BELType="PAD">AD_CH_D_P&lt;2&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twClkDel>1.391</twClkDel><twClkSrc>AD_C_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;2&gt;</twClkDest><twOff>0.881</twOff><twOffSrc>AD_CH_D_P&lt;2&gt;</twOffSrc><twOffDest>AD_C_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_CH_D_P&lt;2&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AM21.PAD</twSrcSite><twPathDel><twSite>AM21.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.640</twDelInfo><twComp>AD_CH_D_P&lt;2&gt;</twComp><twBEL>AD_CH_D_P&lt;2&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y13.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y13.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.170</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y13.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y13.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;2&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.907</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.908</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_C_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AF20.PAD</twSrcSite><twPathDel><twSite>AF20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.507</twDelInfo><twComp>AD_C_CLK_P</twComp><twBEL>AD_C_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y17.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y17.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y0.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y0.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y13.CLK</twSite><twDelType>net</twDelType><twFanCnt>52</twFanCnt><twDelInfo twEdge="twRising">0.354</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twComp></twPathDel><twLogDel>0.896</twLogDel><twRouteDel>0.495</twRouteDel><twTotDel>1.391</twTotDel><twPctLog>64.4</twPctLog><twPctRoute>35.6</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_CH_D_P&lt;2&gt;&quot; OFFSET = IN 0.8812 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_C_CLK_P&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (ILOGIC_X1Y13.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="833"><twConstOffIn anchorID="834" twDataPathType="twDataPathMinDelay"><twSlack>0.261</twSlack><twSrc BELType="PAD">AD_CH_D_P&lt;2&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twClkDel>2.833</twClkDel><twClkSrc>AD_C_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;2&gt;</twClkDest><twOff>0.785</twOff><twOffSrc>AD_CH_D_P&lt;2&gt;</twOffSrc><twOffDest>AD_C_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_CH_D_P&lt;2&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AM21.PAD</twSrcSite><twPathDel><twSite>AM21.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.103</twDelInfo><twComp>AD_CH_D_P&lt;2&gt;</twComp><twBEL>AD_CH_D_P&lt;2&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y13.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y13.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.298</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y13.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y13.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.068</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;2&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.333</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.334</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_C_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AF20.PAD</twSrcSite><twPathDel><twSite>AF20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.111</twDelInfo><twComp>AD_C_CLK_P</twComp><twBEL>AD_C_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y17.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y17.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y0.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y0.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y13.CLK</twSite><twDelType>net</twDelType><twFanCnt>52</twFanCnt><twDelInfo twEdge="twRising">0.893</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twComp></twPathDel><twLogDel>1.556</twLogDel><twRouteDel>1.277</twRouteDel><twTotDel>2.833</twTotDel><twPctLog>54.9</twPctLog><twPctRoute>45.1</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="835" twConstType="OFFSETINDELAY" ><twConstHead uID="113"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_CH_D_P&lt;2&gt;&quot; OFFSET = IN 0.8812 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_C_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.543</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (ILOGIC_X1Y13.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="836"><twConstOffIn anchorID="837" twDataPathType="twDataPathMaxDelay"><twSlack>0.338</twSlack><twSrc BELType="PAD">AD_CH_D_P&lt;2&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twClkDel>1.391</twClkDel><twClkSrc>AD_C_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;2&gt;</twClkDest><twOff>0.881</twOff><twOffSrc>AD_CH_D_P&lt;2&gt;</twOffSrc><twOffDest>AD_C_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_CH_D_P&lt;2&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AM21.PAD</twSrcSite><twPathDel><twSite>AM21.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.640</twDelInfo><twComp>AD_CH_D_P&lt;2&gt;</twComp><twBEL>AD_CH_D_P&lt;2&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y13.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y13.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.170</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y13.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y13.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;2&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.908</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.909</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_C_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AF20.PAD</twSrcSite><twPathDel><twSite>AF20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.507</twDelInfo><twComp>AD_C_CLK_P</twComp><twBEL>AD_C_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y17.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y17.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y0.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y0.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y13.CLKB</twSite><twDelType>net</twDelType><twFanCnt>52</twFanCnt><twDelInfo twEdge="twFalling">0.354</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twComp></twPathDel><twLogDel>0.896</twLogDel><twRouteDel>0.495</twRouteDel><twTotDel>1.391</twTotDel><twPctLog>64.4</twPctLog><twPctRoute>35.6</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_CH_D_P&lt;2&gt;&quot; OFFSET = IN 0.8812 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_C_CLK_P&quot; &quot;FALLING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (ILOGIC_X1Y13.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="838"><twConstOffIn anchorID="839" twDataPathType="twDataPathMinDelay"><twSlack>0.264</twSlack><twSrc BELType="PAD">AD_CH_D_P&lt;2&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twClkDel>2.833</twClkDel><twClkSrc>AD_C_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;2&gt;</twClkDest><twOff>0.785</twOff><twOffSrc>AD_CH_D_P&lt;2&gt;</twOffSrc><twOffDest>AD_C_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_CH_D_P&lt;2&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AM21.PAD</twSrcSite><twPathDel><twSite>AM21.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.103</twDelInfo><twComp>AD_CH_D_P&lt;2&gt;</twComp><twBEL>AD_CH_D_P&lt;2&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y13.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y13.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.298</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y13.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y13.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.065</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;2&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.336</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.337</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_C_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AF20.PAD</twSrcSite><twPathDel><twSite>AF20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.111</twDelInfo><twComp>AD_C_CLK_P</twComp><twBEL>AD_C_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y17.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y17.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y0.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y0.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y13.CLKB</twSite><twDelType>net</twDelType><twFanCnt>52</twFanCnt><twDelInfo twEdge="twFalling">0.893</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twComp></twPathDel><twLogDel>1.556</twLogDel><twRouteDel>1.277</twRouteDel><twTotDel>2.833</twTotDel><twPctLog>54.9</twPctLog><twPctRoute>45.1</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="840" twConstType="OFFSETINDELAY" ><twConstHead uID="114"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_CH_D_P&lt;4&gt;&quot; OFFSET = IN 0.8656 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_C_CLK_P&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.507</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (ILOGIC_X1Y25.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="841"><twConstOffIn anchorID="842" twDataPathType="twDataPathMaxDelay"><twSlack>0.358</twSlack><twSrc BELType="PAD">AD_CH_D_P&lt;4&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twClkDel>1.391</twClkDel><twClkSrc>AD_C_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;4&gt;</twClkDest><twOff>0.865</twOff><twOffSrc>AD_CH_D_P&lt;4&gt;</twOffSrc><twOffDest>AD_C_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_CH_D_P&lt;4&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AM20.PAD</twSrcSite><twPathDel><twSite>AM20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.693</twDelInfo><twComp>AD_CH_D_P&lt;4&gt;</twComp><twBEL>AD_CH_D_P&lt;4&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y25.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y25.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y25.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y25.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;4&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.872</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.873</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_C_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AF20.PAD</twSrcSite><twPathDel><twSite>AF20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.507</twDelInfo><twComp>AD_C_CLK_P</twComp><twBEL>AD_C_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y17.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y17.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y0.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y0.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y25.CLK</twSite><twDelType>net</twDelType><twFanCnt>52</twFanCnt><twDelInfo twEdge="twRising">0.354</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twComp></twPathDel><twLogDel>0.896</twLogDel><twRouteDel>0.495</twRouteDel><twTotDel>1.391</twTotDel><twPctLog>64.4</twPctLog><twPctRoute>35.6</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_CH_D_P&lt;4&gt;&quot; OFFSET = IN 0.8656 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_C_CLK_P&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (ILOGIC_X1Y25.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="843"><twConstOffIn anchorID="844" twDataPathType="twDataPathMinDelay"><twSlack>0.265</twSlack><twSrc BELType="PAD">AD_CH_D_P&lt;4&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twClkDel>2.822</twClkDel><twClkSrc>AD_C_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;4&gt;</twClkDest><twOff>0.801</twOff><twOffSrc>AD_CH_D_P&lt;4&gt;</twOffSrc><twOffDest>AD_C_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_CH_D_P&lt;4&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AM20.PAD</twSrcSite><twPathDel><twSite>AM20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.148</twDelInfo><twComp>AD_CH_D_P&lt;4&gt;</twComp><twBEL>AD_CH_D_P&lt;4&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y25.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y25.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.230</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y25.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y25.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.068</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;4&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.310</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.311</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_C_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AF20.PAD</twSrcSite><twPathDel><twSite>AF20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.111</twDelInfo><twComp>AD_C_CLK_P</twComp><twBEL>AD_C_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y17.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y17.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y0.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y0.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y25.CLK</twSite><twDelType>net</twDelType><twFanCnt>52</twFanCnt><twDelInfo twEdge="twRising">0.882</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twComp></twPathDel><twLogDel>1.556</twLogDel><twRouteDel>1.266</twRouteDel><twTotDel>2.822</twTotDel><twPctLog>55.1</twPctLog><twPctRoute>44.9</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="845" twConstType="OFFSETINDELAY" ><twConstHead uID="115"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_CH_D_P&lt;4&gt;&quot; OFFSET = IN 0.8656 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_C_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.508</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (ILOGIC_X1Y25.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="846"><twConstOffIn anchorID="847" twDataPathType="twDataPathMaxDelay"><twSlack>0.357</twSlack><twSrc BELType="PAD">AD_CH_D_P&lt;4&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twClkDel>1.391</twClkDel><twClkSrc>AD_C_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;4&gt;</twClkDest><twOff>0.865</twOff><twOffSrc>AD_CH_D_P&lt;4&gt;</twOffSrc><twOffDest>AD_C_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_CH_D_P&lt;4&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AM20.PAD</twSrcSite><twPathDel><twSite>AM20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.693</twDelInfo><twComp>AD_CH_D_P&lt;4&gt;</twComp><twBEL>AD_CH_D_P&lt;4&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y25.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y25.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y25.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y25.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;4&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.873</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.874</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_C_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AF20.PAD</twSrcSite><twPathDel><twSite>AF20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.507</twDelInfo><twComp>AD_C_CLK_P</twComp><twBEL>AD_C_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y17.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y17.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y0.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y0.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y25.CLKB</twSite><twDelType>net</twDelType><twFanCnt>52</twFanCnt><twDelInfo twEdge="twFalling">0.354</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twComp></twPathDel><twLogDel>0.896</twLogDel><twRouteDel>0.495</twRouteDel><twTotDel>1.391</twTotDel><twPctLog>64.4</twPctLog><twPctRoute>35.6</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_CH_D_P&lt;4&gt;&quot; OFFSET = IN 0.8656 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_C_CLK_P&quot; &quot;FALLING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (ILOGIC_X1Y25.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="848"><twConstOffIn anchorID="849" twDataPathType="twDataPathMinDelay"><twSlack>0.268</twSlack><twSrc BELType="PAD">AD_CH_D_P&lt;4&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twClkDel>2.822</twClkDel><twClkSrc>AD_C_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;4&gt;</twClkDest><twOff>0.801</twOff><twOffSrc>AD_CH_D_P&lt;4&gt;</twOffSrc><twOffDest>AD_C_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_CH_D_P&lt;4&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AM20.PAD</twSrcSite><twPathDel><twSite>AM20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.148</twDelInfo><twComp>AD_CH_D_P&lt;4&gt;</twComp><twBEL>AD_CH_D_P&lt;4&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y25.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y25.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.230</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y25.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y25.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.065</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;4&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.313</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.314</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_C_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AF20.PAD</twSrcSite><twPathDel><twSite>AF20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.111</twDelInfo><twComp>AD_C_CLK_P</twComp><twBEL>AD_C_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y17.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y17.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y0.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y0.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y25.CLKB</twSite><twDelType>net</twDelType><twFanCnt>52</twFanCnt><twDelInfo twEdge="twFalling">0.882</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twComp></twPathDel><twLogDel>1.556</twLogDel><twRouteDel>1.266</twRouteDel><twTotDel>2.822</twTotDel><twPctLog>55.1</twPctLog><twPctRoute>44.9</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="850" twConstType="OFFSETINDELAY" ><twConstHead uID="116"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_CH_D_P&lt;5&gt;&quot; OFFSET = IN 0.8258 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_C_CLK_P&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.522</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (ILOGIC_X1Y37.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="851"><twConstOffIn anchorID="852" twDataPathType="twDataPathMaxDelay"><twSlack>0.303</twSlack><twSrc BELType="PAD">AD_CH_D_P&lt;5&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twClkDel>1.401</twClkDel><twClkSrc>AD_C_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;5&gt;</twClkDest><twOff>0.825</twOff><twOffSrc>AD_CH_D_P&lt;5&gt;</twOffSrc><twOffDest>AD_C_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_CH_D_P&lt;5&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AM18.PAD</twSrcSite><twPathDel><twSite>AM18.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.718</twDelInfo><twComp>AD_CH_D_P&lt;5&gt;</twComp><twBEL>AD_CH_D_P&lt;5&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y37.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y37.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y37.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y37.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;5&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.897</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.898</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_C_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AF20.PAD</twSrcSite><twPathDel><twSite>AF20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.507</twDelInfo><twComp>AD_C_CLK_P</twComp><twBEL>AD_C_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y17.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y17.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y0.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y0.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y37.CLK</twSite><twDelType>net</twDelType><twFanCnt>52</twFanCnt><twDelInfo twEdge="twRising">0.364</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twComp></twPathDel><twLogDel>0.896</twLogDel><twRouteDel>0.505</twRouteDel><twTotDel>1.401</twTotDel><twPctLog>64.0</twPctLog><twPctRoute>36.0</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_CH_D_P&lt;5&gt;&quot; OFFSET = IN 0.8258 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_C_CLK_P&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (ILOGIC_X1Y37.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="853"><twConstOffIn anchorID="854" twDataPathType="twDataPathMinDelay"><twSlack>0.316</twSlack><twSrc BELType="PAD">AD_CH_D_P&lt;5&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twClkDel>2.833</twClkDel><twClkSrc>AD_C_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;5&gt;</twClkDest><twOff>0.841</twOff><twOffSrc>AD_CH_D_P&lt;5&gt;</twOffSrc><twOffDest>AD_C_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_CH_D_P&lt;5&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AM18.PAD</twSrcSite><twPathDel><twSite>AM18.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.170</twDelInfo><twComp>AD_CH_D_P&lt;5&gt;</twComp><twBEL>AD_CH_D_P&lt;5&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y37.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y37.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.230</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y37.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y37.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.068</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;5&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.332</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.333</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_C_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AF20.PAD</twSrcSite><twPathDel><twSite>AF20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.111</twDelInfo><twComp>AD_C_CLK_P</twComp><twBEL>AD_C_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y17.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y17.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y0.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y0.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y37.CLK</twSite><twDelType>net</twDelType><twFanCnt>52</twFanCnt><twDelInfo twEdge="twRising">0.893</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twComp></twPathDel><twLogDel>1.556</twLogDel><twRouteDel>1.277</twRouteDel><twTotDel>2.833</twTotDel><twPctLog>54.9</twPctLog><twPctRoute>45.1</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="855" twConstType="OFFSETINDELAY" ><twConstHead uID="117"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_CH_D_P&lt;5&gt;&quot; OFFSET = IN 0.8258 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_C_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.523</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (ILOGIC_X1Y37.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="856"><twConstOffIn anchorID="857" twDataPathType="twDataPathMaxDelay"><twSlack>0.302</twSlack><twSrc BELType="PAD">AD_CH_D_P&lt;5&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twClkDel>1.401</twClkDel><twClkSrc>AD_C_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;5&gt;</twClkDest><twOff>0.825</twOff><twOffSrc>AD_CH_D_P&lt;5&gt;</twOffSrc><twOffDest>AD_C_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_CH_D_P&lt;5&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AM18.PAD</twSrcSite><twPathDel><twSite>AM18.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.718</twDelInfo><twComp>AD_CH_D_P&lt;5&gt;</twComp><twBEL>AD_CH_D_P&lt;5&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y37.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y37.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y37.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y37.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;5&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.898</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.899</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_C_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AF20.PAD</twSrcSite><twPathDel><twSite>AF20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.507</twDelInfo><twComp>AD_C_CLK_P</twComp><twBEL>AD_C_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y17.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y17.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y0.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y0.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y37.CLKB</twSite><twDelType>net</twDelType><twFanCnt>52</twFanCnt><twDelInfo twEdge="twFalling">0.364</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twComp></twPathDel><twLogDel>0.896</twLogDel><twRouteDel>0.505</twRouteDel><twTotDel>1.401</twTotDel><twPctLog>64.0</twPctLog><twPctRoute>36.0</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_CH_D_P&lt;5&gt;&quot; OFFSET = IN 0.8258 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_C_CLK_P&quot; &quot;FALLING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (ILOGIC_X1Y37.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="858"><twConstOffIn anchorID="859" twDataPathType="twDataPathMinDelay"><twSlack>0.319</twSlack><twSrc BELType="PAD">AD_CH_D_P&lt;5&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twClkDel>2.833</twClkDel><twClkSrc>AD_C_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;5&gt;</twClkDest><twOff>0.841</twOff><twOffSrc>AD_CH_D_P&lt;5&gt;</twOffSrc><twOffDest>AD_C_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_CH_D_P&lt;5&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AM18.PAD</twSrcSite><twPathDel><twSite>AM18.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.170</twDelInfo><twComp>AD_CH_D_P&lt;5&gt;</twComp><twBEL>AD_CH_D_P&lt;5&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y37.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y37.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.230</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y37.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y37.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.065</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;5&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.335</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.336</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_C_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AF20.PAD</twSrcSite><twPathDel><twSite>AF20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.111</twDelInfo><twComp>AD_C_CLK_P</twComp><twBEL>AD_C_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y17.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y17.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y0.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y0.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y37.CLKB</twSite><twDelType>net</twDelType><twFanCnt>52</twFanCnt><twDelInfo twEdge="twFalling">0.893</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twComp></twPathDel><twLogDel>1.556</twLogDel><twRouteDel>1.277</twRouteDel><twTotDel>2.833</twTotDel><twPctLog>54.9</twPctLog><twPctRoute>45.1</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="860" twConstType="OFFSETINDELAY" ><twConstHead uID="118"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_CH_D_P&lt;6&gt;&quot; OFFSET = IN 0.8267 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_C_CLK_P&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.425</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (ILOGIC_X1Y7.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="861"><twConstOffIn anchorID="862" twDataPathType="twDataPathMaxDelay"><twSlack>0.401</twSlack><twSrc BELType="PAD">AD_CH_D_P&lt;6&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twClkDel>1.391</twClkDel><twClkSrc>AD_C_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;6&gt;</twClkDest><twOff>0.826</twOff><twOffSrc>AD_CH_D_P&lt;6&gt;</twOffSrc><twOffDest>AD_C_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_CH_D_P&lt;6&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AK21.PAD</twSrcSite><twPathDel><twSite>AK21.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.611</twDelInfo><twComp>AD_CH_D_P&lt;6&gt;</twComp><twBEL>AD_CH_D_P&lt;6&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y7.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y7.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y7.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y7.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;6&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.790</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.791</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_C_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AF20.PAD</twSrcSite><twPathDel><twSite>AF20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.507</twDelInfo><twComp>AD_C_CLK_P</twComp><twBEL>AD_C_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y17.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y17.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y0.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y0.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y7.CLK</twSite><twDelType>net</twDelType><twFanCnt>52</twFanCnt><twDelInfo twEdge="twRising">0.354</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twComp></twPathDel><twLogDel>0.896</twLogDel><twRouteDel>0.495</twRouteDel><twTotDel>1.391</twTotDel><twPctLog>64.4</twPctLog><twPctRoute>35.6</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_CH_D_P&lt;6&gt;&quot; OFFSET = IN 0.8267 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_C_CLK_P&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (ILOGIC_X1Y7.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="863"><twConstOffIn anchorID="864" twDataPathType="twDataPathMinDelay"><twSlack>0.222</twSlack><twSrc BELType="PAD">AD_CH_D_P&lt;6&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twClkDel>2.833</twClkDel><twClkSrc>AD_C_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;6&gt;</twClkDest><twOff>0.840</twOff><twOffSrc>AD_CH_D_P&lt;6&gt;</twOffSrc><twOffDest>AD_C_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_CH_D_P&lt;6&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AK21.PAD</twSrcSite><twPathDel><twSite>AK21.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.077</twDelInfo><twComp>AD_CH_D_P&lt;6&gt;</twComp><twBEL>AD_CH_D_P&lt;6&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y7.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y7.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.230</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y7.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y7.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.068</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;6&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.239</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.240</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_C_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AF20.PAD</twSrcSite><twPathDel><twSite>AF20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.111</twDelInfo><twComp>AD_C_CLK_P</twComp><twBEL>AD_C_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y17.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y17.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y0.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y0.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y7.CLK</twSite><twDelType>net</twDelType><twFanCnt>52</twFanCnt><twDelInfo twEdge="twRising">0.893</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twComp></twPathDel><twLogDel>1.556</twLogDel><twRouteDel>1.277</twRouteDel><twTotDel>2.833</twTotDel><twPctLog>54.9</twPctLog><twPctRoute>45.1</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="865" twConstType="OFFSETINDELAY" ><twConstHead uID="119"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_CH_D_P&lt;6&gt;&quot; OFFSET = IN 0.8267 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_C_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.426</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (ILOGIC_X1Y7.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="866"><twConstOffIn anchorID="867" twDataPathType="twDataPathMaxDelay"><twSlack>0.400</twSlack><twSrc BELType="PAD">AD_CH_D_P&lt;6&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twClkDel>1.391</twClkDel><twClkSrc>AD_C_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;6&gt;</twClkDest><twOff>0.826</twOff><twOffSrc>AD_CH_D_P&lt;6&gt;</twOffSrc><twOffDest>AD_C_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_CH_D_P&lt;6&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AK21.PAD</twSrcSite><twPathDel><twSite>AK21.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.611</twDelInfo><twComp>AD_CH_D_P&lt;6&gt;</twComp><twBEL>AD_CH_D_P&lt;6&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y7.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y7.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y7.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y7.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;6&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.791</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.792</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_C_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AF20.PAD</twSrcSite><twPathDel><twSite>AF20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.507</twDelInfo><twComp>AD_C_CLK_P</twComp><twBEL>AD_C_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y17.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y17.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y0.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y0.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y7.CLKB</twSite><twDelType>net</twDelType><twFanCnt>52</twFanCnt><twDelInfo twEdge="twFalling">0.354</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twComp></twPathDel><twLogDel>0.896</twLogDel><twRouteDel>0.495</twRouteDel><twTotDel>1.391</twTotDel><twPctLog>64.4</twPctLog><twPctRoute>35.6</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_CH_D_P&lt;6&gt;&quot; OFFSET = IN 0.8267 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_C_CLK_P&quot; &quot;FALLING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (ILOGIC_X1Y7.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="868"><twConstOffIn anchorID="869" twDataPathType="twDataPathMinDelay"><twSlack>0.225</twSlack><twSrc BELType="PAD">AD_CH_D_P&lt;6&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twClkDel>2.833</twClkDel><twClkSrc>AD_C_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;6&gt;</twClkDest><twOff>0.840</twOff><twOffSrc>AD_CH_D_P&lt;6&gt;</twOffSrc><twOffDest>AD_C_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_CH_D_P&lt;6&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AK21.PAD</twSrcSite><twPathDel><twSite>AK21.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.077</twDelInfo><twComp>AD_CH_D_P&lt;6&gt;</twComp><twBEL>AD_CH_D_P&lt;6&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y7.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y7.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.230</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y7.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y7.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.065</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;6&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.242</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.243</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_C_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AF20.PAD</twSrcSite><twPathDel><twSite>AF20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.111</twDelInfo><twComp>AD_C_CLK_P</twComp><twBEL>AD_C_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y17.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y17.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y0.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y0.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y7.CLKB</twSite><twDelType>net</twDelType><twFanCnt>52</twFanCnt><twDelInfo twEdge="twFalling">0.893</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twComp></twPathDel><twLogDel>1.556</twLogDel><twRouteDel>1.277</twRouteDel><twTotDel>2.833</twTotDel><twPctLog>54.9</twPctLog><twPctRoute>45.1</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="870" twConstType="OFFSETINDELAY" ><twConstHead uID="120"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_CH_D_P&lt;7&gt;&quot; OFFSET = IN 0.8186 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_C_CLK_P&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.420</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (ILOGIC_X1Y15.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="871"><twConstOffIn anchorID="872" twDataPathType="twDataPathMaxDelay"><twSlack>0.398</twSlack><twSrc BELType="PAD">AD_CH_D_P&lt;7&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twClkDel>1.391</twClkDel><twClkSrc>AD_C_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;7&gt;</twClkDest><twOff>0.818</twOff><twOffSrc>AD_CH_D_P&lt;7&gt;</twOffSrc><twOffDest>AD_C_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_CH_D_P&lt;7&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AJ20.PAD</twSrcSite><twPathDel><twSite>AJ20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.606</twDelInfo><twComp>AD_CH_D_P&lt;7&gt;</twComp><twBEL>AD_CH_D_P&lt;7&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y15.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y15.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y15.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y15.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;7&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.785</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.786</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_C_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AF20.PAD</twSrcSite><twPathDel><twSite>AF20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.507</twDelInfo><twComp>AD_C_CLK_P</twComp><twBEL>AD_C_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y17.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y17.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y0.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y0.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y15.CLK</twSite><twDelType>net</twDelType><twFanCnt>52</twFanCnt><twDelInfo twEdge="twRising">0.354</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twComp></twPathDel><twLogDel>0.896</twLogDel><twRouteDel>0.495</twRouteDel><twTotDel>1.391</twTotDel><twPctLog>64.4</twPctLog><twPctRoute>35.6</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_CH_D_P&lt;7&gt;&quot; OFFSET = IN 0.8186 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_C_CLK_P&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (ILOGIC_X1Y15.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="873"><twConstOffIn anchorID="874" twDataPathType="twDataPathMinDelay"><twSlack>0.237</twSlack><twSrc BELType="PAD">AD_CH_D_P&lt;7&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twClkDel>2.822</twClkDel><twClkSrc>AD_C_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;7&gt;</twClkDest><twOff>0.848</twOff><twOffSrc>AD_CH_D_P&lt;7&gt;</twOffSrc><twOffDest>AD_C_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_CH_D_P&lt;7&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AJ20.PAD</twSrcSite><twPathDel><twSite>AJ20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.073</twDelInfo><twComp>AD_CH_D_P&lt;7&gt;</twComp><twBEL>AD_CH_D_P&lt;7&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y15.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y15.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.230</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y15.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y15.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.068</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;7&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.235</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.236</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_C_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AF20.PAD</twSrcSite><twPathDel><twSite>AF20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.111</twDelInfo><twComp>AD_C_CLK_P</twComp><twBEL>AD_C_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y17.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y17.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y0.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y0.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y15.CLK</twSite><twDelType>net</twDelType><twFanCnt>52</twFanCnt><twDelInfo twEdge="twRising">0.882</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twComp></twPathDel><twLogDel>1.556</twLogDel><twRouteDel>1.266</twRouteDel><twTotDel>2.822</twTotDel><twPctLog>55.1</twPctLog><twPctRoute>44.9</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="875" twConstType="OFFSETINDELAY" ><twConstHead uID="121"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_CH_D_P&lt;7&gt;&quot; OFFSET = IN 0.8186 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_C_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.421</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (ILOGIC_X1Y15.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="876"><twConstOffIn anchorID="877" twDataPathType="twDataPathMaxDelay"><twSlack>0.397</twSlack><twSrc BELType="PAD">AD_CH_D_P&lt;7&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twClkDel>1.391</twClkDel><twClkSrc>AD_C_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;7&gt;</twClkDest><twOff>0.818</twOff><twOffSrc>AD_CH_D_P&lt;7&gt;</twOffSrc><twOffDest>AD_C_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_CH_D_P&lt;7&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AJ20.PAD</twSrcSite><twPathDel><twSite>AJ20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.606</twDelInfo><twComp>AD_CH_D_P&lt;7&gt;</twComp><twBEL>AD_CH_D_P&lt;7&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y15.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y15.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y15.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y15.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;7&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.786</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.787</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_C_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AF20.PAD</twSrcSite><twPathDel><twSite>AF20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.507</twDelInfo><twComp>AD_C_CLK_P</twComp><twBEL>AD_C_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y17.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y17.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y0.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y0.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y15.CLKB</twSite><twDelType>net</twDelType><twFanCnt>52</twFanCnt><twDelInfo twEdge="twFalling">0.354</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twComp></twPathDel><twLogDel>0.896</twLogDel><twRouteDel>0.495</twRouteDel><twTotDel>1.391</twTotDel><twPctLog>64.4</twPctLog><twPctRoute>35.6</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_CH_D_P&lt;7&gt;&quot; OFFSET = IN 0.8186 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_C_CLK_P&quot; &quot;FALLING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (ILOGIC_X1Y15.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="878"><twConstOffIn anchorID="879" twDataPathType="twDataPathMinDelay"><twSlack>0.240</twSlack><twSrc BELType="PAD">AD_CH_D_P&lt;7&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twClkDel>2.822</twClkDel><twClkSrc>AD_C_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;7&gt;</twClkDest><twOff>0.848</twOff><twOffSrc>AD_CH_D_P&lt;7&gt;</twOffSrc><twOffDest>AD_C_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_CH_D_P&lt;7&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AJ20.PAD</twSrcSite><twPathDel><twSite>AJ20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.073</twDelInfo><twComp>AD_CH_D_P&lt;7&gt;</twComp><twBEL>AD_CH_D_P&lt;7&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y15.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y15.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.230</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y15.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y15.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.065</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;7&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.238</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.239</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_C_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AF20.PAD</twSrcSite><twPathDel><twSite>AF20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.111</twDelInfo><twComp>AD_C_CLK_P</twComp><twBEL>AD_C_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y17.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y17.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y0.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y0.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y15.CLKB</twSite><twDelType>net</twDelType><twFanCnt>52</twFanCnt><twDelInfo twEdge="twFalling">0.882</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twComp></twPathDel><twLogDel>1.556</twLogDel><twRouteDel>1.266</twRouteDel><twTotDel>2.822</twTotDel><twPctLog>55.1</twPctLog><twPctRoute>44.9</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="880" twConstType="OFFSETINDELAY" ><twConstHead uID="122"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_CL_D_P&lt;2&gt;&quot; OFFSET = IN 0.9429 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_C_CLK_P&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.534</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (ILOGIC_X1Y1.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="881"><twConstOffIn anchorID="882" twDataPathType="twDataPathMaxDelay"><twSlack>0.408</twSlack><twSrc BELType="PAD">AD_CL_D_P&lt;2&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twClkDel>1.401</twClkDel><twClkSrc>AD_C_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_L&lt;2&gt;</twClkDest><twOff>0.942</twOff><twOffSrc>AD_CL_D_P&lt;2&gt;</twOffSrc><twOffDest>AD_C_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_CL_D_P&lt;2&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AP22.PAD</twSrcSite><twPathDel><twSite>AP22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.642</twDelInfo><twComp>AD_CL_D_P&lt;2&gt;</twComp><twBEL>AD_CL_D_P&lt;2&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y1.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/adc_buf_o&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y1.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.170</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y1.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/adc_delay_o&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y1.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_L&lt;2&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.909</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.910</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_C_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AF20.PAD</twSrcSite><twPathDel><twSite>AF20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.507</twDelInfo><twComp>AD_C_CLK_P</twComp><twBEL>AD_C_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y17.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y17.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y0.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y0.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y1.CLK</twSite><twDelType>net</twDelType><twFanCnt>52</twFanCnt><twDelInfo twEdge="twRising">0.364</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twComp></twPathDel><twLogDel>0.896</twLogDel><twRouteDel>0.505</twRouteDel><twTotDel>1.401</twTotDel><twPctLog>64.0</twPctLog><twPctRoute>36.0</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_CL_D_P&lt;2&gt;&quot; OFFSET = IN 0.9429 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_C_CLK_P&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (ILOGIC_X1Y1.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="883"><twConstOffIn anchorID="884" twDataPathType="twDataPathMinDelay"><twSlack>0.191</twSlack><twSrc BELType="PAD">AD_CL_D_P&lt;2&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twClkDel>2.843</twClkDel><twClkSrc>AD_C_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_L&lt;2&gt;</twClkDest><twOff>0.724</twOff><twOffSrc>AD_CL_D_P&lt;2&gt;</twOffSrc><twOffDest>AD_C_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_CL_D_P&lt;2&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AP22.PAD</twSrcSite><twPathDel><twSite>AP22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.104</twDelInfo><twComp>AD_CL_D_P&lt;2&gt;</twComp><twBEL>AD_CL_D_P&lt;2&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y1.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/adc_buf_o&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y1.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.298</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y1.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/adc_delay_o&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y1.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.068</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_L&lt;2&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.334</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.335</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_C_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AF20.PAD</twSrcSite><twPathDel><twSite>AF20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.111</twDelInfo><twComp>AD_C_CLK_P</twComp><twBEL>AD_C_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y17.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y17.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y0.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y0.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y1.CLK</twSite><twDelType>net</twDelType><twFanCnt>52</twFanCnt><twDelInfo twEdge="twRising">0.903</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twComp></twPathDel><twLogDel>1.556</twLogDel><twRouteDel>1.287</twRouteDel><twTotDel>2.843</twTotDel><twPctLog>54.7</twPctLog><twPctRoute>45.3</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="885" twConstType="OFFSETINDELAY" ><twConstHead uID="123"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_CL_D_P&lt;2&gt;&quot; OFFSET = IN 0.9429 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_C_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.535</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (ILOGIC_X1Y1.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="886"><twConstOffIn anchorID="887" twDataPathType="twDataPathMaxDelay"><twSlack>0.407</twSlack><twSrc BELType="PAD">AD_CL_D_P&lt;2&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twClkDel>1.401</twClkDel><twClkSrc>AD_C_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_L&lt;2&gt;</twClkDest><twOff>0.942</twOff><twOffSrc>AD_CL_D_P&lt;2&gt;</twOffSrc><twOffDest>AD_C_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_CL_D_P&lt;2&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AP22.PAD</twSrcSite><twPathDel><twSite>AP22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.642</twDelInfo><twComp>AD_CL_D_P&lt;2&gt;</twComp><twBEL>AD_CL_D_P&lt;2&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y1.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/adc_buf_o&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y1.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.170</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y1.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/adc_delay_o&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y1.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_L&lt;2&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.910</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.911</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_C_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AF20.PAD</twSrcSite><twPathDel><twSite>AF20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.507</twDelInfo><twComp>AD_C_CLK_P</twComp><twBEL>AD_C_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y17.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y17.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y0.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y0.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y1.CLKB</twSite><twDelType>net</twDelType><twFanCnt>52</twFanCnt><twDelInfo twEdge="twFalling">0.364</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twComp></twPathDel><twLogDel>0.896</twLogDel><twRouteDel>0.505</twRouteDel><twTotDel>1.401</twTotDel><twPctLog>64.0</twPctLog><twPctRoute>36.0</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_CL_D_P&lt;2&gt;&quot; OFFSET = IN 0.9429 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_C_CLK_P&quot; &quot;FALLING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (ILOGIC_X1Y1.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="888"><twConstOffIn anchorID="889" twDataPathType="twDataPathMinDelay"><twSlack>0.194</twSlack><twSrc BELType="PAD">AD_CL_D_P&lt;2&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twClkDel>2.843</twClkDel><twClkSrc>AD_C_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_L&lt;2&gt;</twClkDest><twOff>0.724</twOff><twOffSrc>AD_CL_D_P&lt;2&gt;</twOffSrc><twOffDest>AD_C_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_CL_D_P&lt;2&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AP22.PAD</twSrcSite><twPathDel><twSite>AP22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.104</twDelInfo><twComp>AD_CL_D_P&lt;2&gt;</twComp><twBEL>AD_CL_D_P&lt;2&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y1.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/adc_buf_o&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y1.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.298</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y1.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/adc_delay_o&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y1.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.065</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_L&lt;2&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.337</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.338</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_C_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AF20.PAD</twSrcSite><twPathDel><twSite>AF20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.111</twDelInfo><twComp>AD_C_CLK_P</twComp><twBEL>AD_C_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y17.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y17.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y0.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y0.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y1.CLKB</twSite><twDelType>net</twDelType><twFanCnt>52</twFanCnt><twDelInfo twEdge="twFalling">0.903</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twComp></twPathDel><twLogDel>1.556</twLogDel><twRouteDel>1.287</twRouteDel><twTotDel>2.843</twTotDel><twPctLog>54.7</twPctLog><twPctRoute>45.3</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="890" twConstType="OFFSETINDELAY" ><twConstHead uID="124"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_CL_D_P&lt;3&gt;&quot; OFFSET = IN 0.9448 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_C_CLK_P&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.596</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (ILOGIC_X1Y33.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="891"><twConstOffIn anchorID="892" twDataPathType="twDataPathMaxDelay"><twSlack>0.348</twSlack><twSrc BELType="PAD">AD_CL_D_P&lt;3&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twClkDel>1.391</twClkDel><twClkSrc>AD_C_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_L&lt;3&gt;</twClkDest><twOff>0.944</twOff><twOffSrc>AD_CL_D_P&lt;3&gt;</twOffSrc><twOffDest>AD_C_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_CL_D_P&lt;3&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AP19.PAD</twSrcSite><twPathDel><twSite>AP19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.694</twDelInfo><twComp>AD_CL_D_P&lt;3&gt;</twComp><twBEL>AD_CL_D_P&lt;3&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y33.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/adc_buf_o&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y33.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.170</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y33.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/adc_delay_o&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y33.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_L&lt;3&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.961</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.962</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_C_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AF20.PAD</twSrcSite><twPathDel><twSite>AF20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.507</twDelInfo><twComp>AD_C_CLK_P</twComp><twBEL>AD_C_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y17.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y17.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y0.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y0.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y33.CLK</twSite><twDelType>net</twDelType><twFanCnt>52</twFanCnt><twDelInfo twEdge="twRising">0.354</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twComp></twPathDel><twLogDel>0.896</twLogDel><twRouteDel>0.495</twRouteDel><twTotDel>1.391</twTotDel><twPctLog>64.4</twPctLog><twPctRoute>35.6</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_CL_D_P&lt;3&gt;&quot; OFFSET = IN 0.9448 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_C_CLK_P&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (ILOGIC_X1Y33.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="893"><twConstOffIn anchorID="894" twDataPathType="twDataPathMinDelay"><twSlack>0.244</twSlack><twSrc BELType="PAD">AD_CL_D_P&lt;3&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twClkDel>2.833</twClkDel><twClkSrc>AD_C_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_L&lt;3&gt;</twClkDest><twOff>0.722</twOff><twOffSrc>AD_CL_D_P&lt;3&gt;</twOffSrc><twOffDest>AD_C_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_CL_D_P&lt;3&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AP19.PAD</twSrcSite><twPathDel><twSite>AP19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.149</twDelInfo><twComp>AD_CL_D_P&lt;3&gt;</twComp><twBEL>AD_CL_D_P&lt;3&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y33.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/adc_buf_o&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y33.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.298</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y33.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/adc_delay_o&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y33.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.068</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_L&lt;3&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.379</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.380</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_C_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AF20.PAD</twSrcSite><twPathDel><twSite>AF20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.111</twDelInfo><twComp>AD_C_CLK_P</twComp><twBEL>AD_C_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y17.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y17.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y0.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y0.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y33.CLK</twSite><twDelType>net</twDelType><twFanCnt>52</twFanCnt><twDelInfo twEdge="twRising">0.893</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twComp></twPathDel><twLogDel>1.556</twLogDel><twRouteDel>1.277</twRouteDel><twTotDel>2.833</twTotDel><twPctLog>54.9</twPctLog><twPctRoute>45.1</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="895" twConstType="OFFSETINDELAY" ><twConstHead uID="125"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_CL_D_P&lt;3&gt;&quot; OFFSET = IN 0.9448 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_C_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.597</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (ILOGIC_X1Y33.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="896"><twConstOffIn anchorID="897" twDataPathType="twDataPathMaxDelay"><twSlack>0.347</twSlack><twSrc BELType="PAD">AD_CL_D_P&lt;3&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twClkDel>1.391</twClkDel><twClkSrc>AD_C_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_L&lt;3&gt;</twClkDest><twOff>0.944</twOff><twOffSrc>AD_CL_D_P&lt;3&gt;</twOffSrc><twOffDest>AD_C_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_CL_D_P&lt;3&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AP19.PAD</twSrcSite><twPathDel><twSite>AP19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.694</twDelInfo><twComp>AD_CL_D_P&lt;3&gt;</twComp><twBEL>AD_CL_D_P&lt;3&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y33.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/adc_buf_o&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y33.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.170</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y33.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/adc_delay_o&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y33.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_L&lt;3&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.962</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.963</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_C_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AF20.PAD</twSrcSite><twPathDel><twSite>AF20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.507</twDelInfo><twComp>AD_C_CLK_P</twComp><twBEL>AD_C_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y17.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y17.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y0.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y0.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y33.CLKB</twSite><twDelType>net</twDelType><twFanCnt>52</twFanCnt><twDelInfo twEdge="twFalling">0.354</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twComp></twPathDel><twLogDel>0.896</twLogDel><twRouteDel>0.495</twRouteDel><twTotDel>1.391</twTotDel><twPctLog>64.4</twPctLog><twPctRoute>35.6</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_CL_D_P&lt;3&gt;&quot; OFFSET = IN 0.9448 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_C_CLK_P&quot; &quot;FALLING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (ILOGIC_X1Y33.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="898"><twConstOffIn anchorID="899" twDataPathType="twDataPathMinDelay"><twSlack>0.247</twSlack><twSrc BELType="PAD">AD_CL_D_P&lt;3&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twClkDel>2.833</twClkDel><twClkSrc>AD_C_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_L&lt;3&gt;</twClkDest><twOff>0.722</twOff><twOffSrc>AD_CL_D_P&lt;3&gt;</twOffSrc><twOffDest>AD_C_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_CL_D_P&lt;3&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AP19.PAD</twSrcSite><twPathDel><twSite>AP19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.149</twDelInfo><twComp>AD_CL_D_P&lt;3&gt;</twComp><twBEL>AD_CL_D_P&lt;3&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y33.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/adc_buf_o&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y33.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.298</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y33.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/adc_delay_o&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y33.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.065</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_L&lt;3&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.382</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.383</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_C_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AF20.PAD</twSrcSite><twPathDel><twSite>AF20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.111</twDelInfo><twComp>AD_C_CLK_P</twComp><twBEL>AD_C_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y17.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y17.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y0.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y0.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y33.CLKB</twSite><twDelType>net</twDelType><twFanCnt>52</twFanCnt><twDelInfo twEdge="twFalling">0.893</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twComp></twPathDel><twLogDel>1.556</twLogDel><twRouteDel>1.277</twRouteDel><twTotDel>2.833</twTotDel><twPctLog>54.9</twPctLog><twPctRoute>45.1</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="900" twConstType="OFFSETINDELAY" ><twConstHead uID="126"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_CL_D_P&lt;4&gt;&quot; OFFSET = IN 0.8833 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_C_CLK_P&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.531</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (ILOGIC_X1Y31.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="901"><twConstOffIn anchorID="902" twDataPathType="twDataPathMaxDelay"><twSlack>0.352</twSlack><twSrc BELType="PAD">AD_CL_D_P&lt;4&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twClkDel>1.391</twClkDel><twClkSrc>AD_C_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_L&lt;4&gt;</twClkDest><twOff>0.883</twOff><twOffSrc>AD_CL_D_P&lt;4&gt;</twOffSrc><twOffDest>AD_C_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_CL_D_P&lt;4&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AK22.PAD</twSrcSite><twPathDel><twSite>AK22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.629</twDelInfo><twComp>AD_CL_D_P&lt;4&gt;</twComp><twBEL>AD_CL_D_P&lt;4&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y31.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/adc_buf_o&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y31.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.170</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y31.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/adc_delay_o&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y31.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_L&lt;4&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.896</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.897</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_C_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AF20.PAD</twSrcSite><twPathDel><twSite>AF20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.507</twDelInfo><twComp>AD_C_CLK_P</twComp><twBEL>AD_C_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y17.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y17.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y0.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y0.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y31.CLK</twSite><twDelType>net</twDelType><twFanCnt>52</twFanCnt><twDelInfo twEdge="twRising">0.354</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twComp></twPathDel><twLogDel>0.896</twLogDel><twRouteDel>0.495</twRouteDel><twTotDel>1.391</twTotDel><twPctLog>64.4</twPctLog><twPctRoute>35.6</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_CL_D_P&lt;4&gt;&quot; OFFSET = IN 0.8833 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_C_CLK_P&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (ILOGIC_X1Y31.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="903"><twConstOffIn anchorID="904" twDataPathType="twDataPathMinDelay"><twSlack>0.249</twSlack><twSrc BELType="PAD">AD_CL_D_P&lt;4&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twClkDel>2.833</twClkDel><twClkSrc>AD_C_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_L&lt;4&gt;</twClkDest><twOff>0.783</twOff><twOffSrc>AD_CL_D_P&lt;4&gt;</twOffSrc><twOffDest>AD_C_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_CL_D_P&lt;4&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AK22.PAD</twSrcSite><twPathDel><twSite>AK22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.093</twDelInfo><twComp>AD_CL_D_P&lt;4&gt;</twComp><twBEL>AD_CL_D_P&lt;4&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y31.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/adc_buf_o&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y31.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.298</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y31.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/adc_delay_o&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y31.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.068</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_L&lt;4&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.323</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.324</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_C_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AF20.PAD</twSrcSite><twPathDel><twSite>AF20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.111</twDelInfo><twComp>AD_C_CLK_P</twComp><twBEL>AD_C_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y17.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y17.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y0.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y0.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y31.CLK</twSite><twDelType>net</twDelType><twFanCnt>52</twFanCnt><twDelInfo twEdge="twRising">0.893</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twComp></twPathDel><twLogDel>1.556</twLogDel><twRouteDel>1.277</twRouteDel><twTotDel>2.833</twTotDel><twPctLog>54.9</twPctLog><twPctRoute>45.1</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="905" twConstType="OFFSETINDELAY" ><twConstHead uID="127"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_CL_D_P&lt;4&gt;&quot; OFFSET = IN 0.8833 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_C_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.532</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (ILOGIC_X1Y31.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="906"><twConstOffIn anchorID="907" twDataPathType="twDataPathMaxDelay"><twSlack>0.351</twSlack><twSrc BELType="PAD">AD_CL_D_P&lt;4&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twClkDel>1.391</twClkDel><twClkSrc>AD_C_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_L&lt;4&gt;</twClkDest><twOff>0.883</twOff><twOffSrc>AD_CL_D_P&lt;4&gt;</twOffSrc><twOffDest>AD_C_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_CL_D_P&lt;4&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AK22.PAD</twSrcSite><twPathDel><twSite>AK22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.629</twDelInfo><twComp>AD_CL_D_P&lt;4&gt;</twComp><twBEL>AD_CL_D_P&lt;4&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y31.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/adc_buf_o&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y31.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.170</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y31.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/adc_delay_o&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y31.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_L&lt;4&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.897</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.898</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_C_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AF20.PAD</twSrcSite><twPathDel><twSite>AF20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.507</twDelInfo><twComp>AD_C_CLK_P</twComp><twBEL>AD_C_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y17.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y17.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y0.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y0.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y31.CLKB</twSite><twDelType>net</twDelType><twFanCnt>52</twFanCnt><twDelInfo twEdge="twFalling">0.354</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twComp></twPathDel><twLogDel>0.896</twLogDel><twRouteDel>0.495</twRouteDel><twTotDel>1.391</twTotDel><twPctLog>64.4</twPctLog><twPctRoute>35.6</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_CL_D_P&lt;4&gt;&quot; OFFSET = IN 0.8833 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_C_CLK_P&quot; &quot;FALLING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (ILOGIC_X1Y31.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="908"><twConstOffIn anchorID="909" twDataPathType="twDataPathMinDelay"><twSlack>0.252</twSlack><twSrc BELType="PAD">AD_CL_D_P&lt;4&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twClkDel>2.833</twClkDel><twClkSrc>AD_C_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_L&lt;4&gt;</twClkDest><twOff>0.783</twOff><twOffSrc>AD_CL_D_P&lt;4&gt;</twOffSrc><twOffDest>AD_C_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_CL_D_P&lt;4&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AK22.PAD</twSrcSite><twPathDel><twSite>AK22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.093</twDelInfo><twComp>AD_CL_D_P&lt;4&gt;</twComp><twBEL>AD_CL_D_P&lt;4&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y31.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/adc_buf_o&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y31.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.298</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y31.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/adc_delay_o&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y31.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.065</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_L&lt;4&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.326</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.327</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_C_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AF20.PAD</twSrcSite><twPathDel><twSite>AF20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.111</twDelInfo><twComp>AD_C_CLK_P</twComp><twBEL>AD_C_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y17.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y17.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y0.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y0.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y31.CLKB</twSite><twDelType>net</twDelType><twFanCnt>52</twFanCnt><twDelInfo twEdge="twFalling">0.893</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twComp></twPathDel><twLogDel>1.556</twLogDel><twRouteDel>1.277</twRouteDel><twTotDel>2.833</twTotDel><twPctLog>54.9</twPctLog><twPctRoute>45.1</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="910" twConstType="OFFSETINDELAY" ><twConstHead uID="128"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_CL_D_P&lt;1&gt;&quot; OFFSET = IN 0.9068 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_C_CLK_P&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.535</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (ILOGIC_X1Y19.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="911"><twConstOffIn anchorID="912" twDataPathType="twDataPathMaxDelay"><twSlack>0.371</twSlack><twSrc BELType="PAD">AD_CL_D_P&lt;1&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twClkDel>1.391</twClkDel><twClkSrc>AD_C_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_L&lt;1&gt;</twClkDest><twOff>0.906</twOff><twOffSrc>AD_CL_D_P&lt;1&gt;</twOffSrc><twOffDest>AD_C_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_CL_D_P&lt;1&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AK19.PAD</twSrcSite><twPathDel><twSite>AK19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.633</twDelInfo><twComp>AD_CL_D_P&lt;1&gt;</twComp><twBEL>AD_CL_D_P&lt;1&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y19.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/adc_buf_o&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y19.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.170</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y19.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/adc_delay_o&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y19.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_L&lt;1&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.900</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.901</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_C_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AF20.PAD</twSrcSite><twPathDel><twSite>AF20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.507</twDelInfo><twComp>AD_C_CLK_P</twComp><twBEL>AD_C_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y17.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y17.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y0.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y0.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y19.CLK</twSite><twDelType>net</twDelType><twFanCnt>52</twFanCnt><twDelInfo twEdge="twRising">0.354</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twComp></twPathDel><twLogDel>0.896</twLogDel><twRouteDel>0.495</twRouteDel><twTotDel>1.391</twTotDel><twPctLog>64.4</twPctLog><twPctRoute>35.6</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_CL_D_P&lt;1&gt;&quot; OFFSET = IN 0.9068 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_C_CLK_P&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (ILOGIC_X1Y19.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="913"><twConstOffIn anchorID="914" twDataPathType="twDataPathMinDelay"><twSlack>0.241</twSlack><twSrc BELType="PAD">AD_CL_D_P&lt;1&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twClkDel>2.822</twClkDel><twClkSrc>AD_C_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_L&lt;1&gt;</twClkDest><twOff>0.760</twOff><twOffSrc>AD_CL_D_P&lt;1&gt;</twOffSrc><twOffDest>AD_C_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_CL_D_P&lt;1&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AK19.PAD</twSrcSite><twPathDel><twSite>AK19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.097</twDelInfo><twComp>AD_CL_D_P&lt;1&gt;</twComp><twBEL>AD_CL_D_P&lt;1&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y19.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/adc_buf_o&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y19.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.298</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y19.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/adc_delay_o&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y19.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.068</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_L&lt;1&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.327</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.328</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_C_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AF20.PAD</twSrcSite><twPathDel><twSite>AF20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.111</twDelInfo><twComp>AD_C_CLK_P</twComp><twBEL>AD_C_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y17.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y17.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y0.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y0.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y19.CLK</twSite><twDelType>net</twDelType><twFanCnt>52</twFanCnt><twDelInfo twEdge="twRising">0.882</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twComp></twPathDel><twLogDel>1.556</twLogDel><twRouteDel>1.266</twRouteDel><twTotDel>2.822</twTotDel><twPctLog>55.1</twPctLog><twPctRoute>44.9</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="915" twConstType="OFFSETINDELAY" ><twConstHead uID="129"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_CL_D_P&lt;1&gt;&quot; OFFSET = IN 0.9068 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_C_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.536</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (ILOGIC_X1Y19.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="916"><twConstOffIn anchorID="917" twDataPathType="twDataPathMaxDelay"><twSlack>0.370</twSlack><twSrc BELType="PAD">AD_CL_D_P&lt;1&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twClkDel>1.391</twClkDel><twClkSrc>AD_C_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_L&lt;1&gt;</twClkDest><twOff>0.906</twOff><twOffSrc>AD_CL_D_P&lt;1&gt;</twOffSrc><twOffDest>AD_C_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_CL_D_P&lt;1&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AK19.PAD</twSrcSite><twPathDel><twSite>AK19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.633</twDelInfo><twComp>AD_CL_D_P&lt;1&gt;</twComp><twBEL>AD_CL_D_P&lt;1&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y19.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/adc_buf_o&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y19.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.170</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y19.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/adc_delay_o&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y19.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_L&lt;1&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.901</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.902</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_C_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AF20.PAD</twSrcSite><twPathDel><twSite>AF20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.507</twDelInfo><twComp>AD_C_CLK_P</twComp><twBEL>AD_C_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y17.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y17.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y0.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y0.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y19.CLKB</twSite><twDelType>net</twDelType><twFanCnt>52</twFanCnt><twDelInfo twEdge="twFalling">0.354</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twComp></twPathDel><twLogDel>0.896</twLogDel><twRouteDel>0.495</twRouteDel><twTotDel>1.391</twTotDel><twPctLog>64.4</twPctLog><twPctRoute>35.6</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_CL_D_P&lt;1&gt;&quot; OFFSET = IN 0.9068 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_C_CLK_P&quot; &quot;FALLING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (ILOGIC_X1Y19.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="918"><twConstOffIn anchorID="919" twDataPathType="twDataPathMinDelay"><twSlack>0.244</twSlack><twSrc BELType="PAD">AD_CL_D_P&lt;1&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twClkDel>2.822</twClkDel><twClkSrc>AD_C_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_L&lt;1&gt;</twClkDest><twOff>0.760</twOff><twOffSrc>AD_CL_D_P&lt;1&gt;</twOffSrc><twOffDest>AD_C_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_CL_D_P&lt;1&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AK19.PAD</twSrcSite><twPathDel><twSite>AK19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.097</twDelInfo><twComp>AD_CL_D_P&lt;1&gt;</twComp><twBEL>AD_CL_D_P&lt;1&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y19.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/adc_buf_o&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y19.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.298</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y19.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/adc_delay_o&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y19.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.065</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_L&lt;1&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.330</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.331</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_C_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AF20.PAD</twSrcSite><twPathDel><twSite>AF20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.111</twDelInfo><twComp>AD_C_CLK_P</twComp><twBEL>AD_C_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y17.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y17.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y0.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y0.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y19.CLKB</twSite><twDelType>net</twDelType><twFanCnt>52</twFanCnt><twDelInfo twEdge="twFalling">0.882</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twComp></twPathDel><twLogDel>1.556</twLogDel><twRouteDel>1.266</twRouteDel><twTotDel>2.822</twTotDel><twPctLog>55.1</twPctLog><twPctRoute>44.9</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="920" twConstType="OFFSETINDELAY" ><twConstHead uID="130"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_CL_D_P&lt;5&gt;&quot; OFFSET = IN 0.859 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_C_CLK_P&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.427</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (ILOGIC_X1Y35.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="921"><twConstOffIn anchorID="922" twDataPathType="twDataPathMaxDelay"><twSlack>0.432</twSlack><twSrc BELType="PAD">AD_CL_D_P&lt;5&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twClkDel>1.391</twClkDel><twClkSrc>AD_C_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_L&lt;5&gt;</twClkDest><twOff>0.859</twOff><twOffSrc>AD_CL_D_P&lt;5&gt;</twOffSrc><twOffDest>AD_C_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_CL_D_P&lt;5&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AG22.PAD</twSrcSite><twPathDel><twSite>AG22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.613</twDelInfo><twComp>AD_CL_D_P&lt;5&gt;</twComp><twBEL>AD_CL_D_P&lt;5&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y35.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/adc_buf_o&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y35.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y35.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/adc_delay_o&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y35.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_L&lt;5&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.792</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.793</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_C_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AF20.PAD</twSrcSite><twPathDel><twSite>AF20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.507</twDelInfo><twComp>AD_C_CLK_P</twComp><twBEL>AD_C_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y17.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y17.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y0.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y0.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y35.CLK</twSite><twDelType>net</twDelType><twFanCnt>52</twFanCnt><twDelInfo twEdge="twRising">0.354</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twComp></twPathDel><twLogDel>0.896</twLogDel><twRouteDel>0.495</twRouteDel><twTotDel>1.391</twTotDel><twPctLog>64.4</twPctLog><twPctRoute>35.6</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_CL_D_P&lt;5&gt;&quot; OFFSET = IN 0.859 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_C_CLK_P&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (ILOGIC_X1Y35.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="923"><twConstOffIn anchorID="924" twDataPathType="twDataPathMinDelay"><twSlack>0.191</twSlack><twSrc BELType="PAD">AD_CL_D_P&lt;5&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twClkDel>2.833</twClkDel><twClkSrc>AD_C_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_L&lt;5&gt;</twClkDest><twOff>0.807</twOff><twOffSrc>AD_CL_D_P&lt;5&gt;</twOffSrc><twOffDest>AD_C_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_CL_D_P&lt;5&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AG22.PAD</twSrcSite><twPathDel><twSite>AG22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.079</twDelInfo><twComp>AD_CL_D_P&lt;5&gt;</twComp><twBEL>AD_CL_D_P&lt;5&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y35.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/adc_buf_o&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y35.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.230</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y35.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/adc_delay_o&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y35.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.068</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_L&lt;5&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.241</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.242</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_C_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AF20.PAD</twSrcSite><twPathDel><twSite>AF20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.111</twDelInfo><twComp>AD_C_CLK_P</twComp><twBEL>AD_C_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y17.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y17.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y0.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y0.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y35.CLK</twSite><twDelType>net</twDelType><twFanCnt>52</twFanCnt><twDelInfo twEdge="twRising">0.893</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twComp></twPathDel><twLogDel>1.556</twLogDel><twRouteDel>1.277</twRouteDel><twTotDel>2.833</twTotDel><twPctLog>54.9</twPctLog><twPctRoute>45.1</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="925" twConstType="OFFSETINDELAY" ><twConstHead uID="131"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_CL_D_P&lt;5&gt;&quot; OFFSET = IN 0.859 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_C_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.428</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (ILOGIC_X1Y35.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="926"><twConstOffIn anchorID="927" twDataPathType="twDataPathMaxDelay"><twSlack>0.431</twSlack><twSrc BELType="PAD">AD_CL_D_P&lt;5&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twClkDel>1.391</twClkDel><twClkSrc>AD_C_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_L&lt;5&gt;</twClkDest><twOff>0.859</twOff><twOffSrc>AD_CL_D_P&lt;5&gt;</twOffSrc><twOffDest>AD_C_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_CL_D_P&lt;5&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AG22.PAD</twSrcSite><twPathDel><twSite>AG22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.613</twDelInfo><twComp>AD_CL_D_P&lt;5&gt;</twComp><twBEL>AD_CL_D_P&lt;5&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y35.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/adc_buf_o&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y35.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y35.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/adc_delay_o&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y35.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_L&lt;5&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.793</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.794</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_C_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AF20.PAD</twSrcSite><twPathDel><twSite>AF20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.507</twDelInfo><twComp>AD_C_CLK_P</twComp><twBEL>AD_C_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y17.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y17.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y0.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y0.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y35.CLKB</twSite><twDelType>net</twDelType><twFanCnt>52</twFanCnt><twDelInfo twEdge="twFalling">0.354</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twComp></twPathDel><twLogDel>0.896</twLogDel><twRouteDel>0.495</twRouteDel><twTotDel>1.391</twTotDel><twPctLog>64.4</twPctLog><twPctRoute>35.6</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_CL_D_P&lt;5&gt;&quot; OFFSET = IN 0.859 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_C_CLK_P&quot; &quot;FALLING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (ILOGIC_X1Y35.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="928"><twConstOffIn anchorID="929" twDataPathType="twDataPathMinDelay"><twSlack>0.194</twSlack><twSrc BELType="PAD">AD_CL_D_P&lt;5&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twClkDel>2.833</twClkDel><twClkSrc>AD_C_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_L&lt;5&gt;</twClkDest><twOff>0.807</twOff><twOffSrc>AD_CL_D_P&lt;5&gt;</twOffSrc><twOffDest>AD_C_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_CL_D_P&lt;5&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AG22.PAD</twSrcSite><twPathDel><twSite>AG22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.079</twDelInfo><twComp>AD_CL_D_P&lt;5&gt;</twComp><twBEL>AD_CL_D_P&lt;5&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y35.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/adc_buf_o&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y35.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.230</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y35.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/adc_delay_o&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y35.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.065</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_L&lt;5&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.244</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.245</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_C_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AF20.PAD</twSrcSite><twPathDel><twSite>AF20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.111</twDelInfo><twComp>AD_C_CLK_P</twComp><twBEL>AD_C_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y17.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y17.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y0.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y0.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y35.CLKB</twSite><twDelType>net</twDelType><twFanCnt>52</twFanCnt><twDelInfo twEdge="twFalling">0.893</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twComp></twPathDel><twLogDel>1.556</twLogDel><twRouteDel>1.277</twRouteDel><twTotDel>2.833</twTotDel><twPctLog>54.9</twPctLog><twPctRoute>45.1</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="930" twConstType="OFFSETINDELAY" ><twConstHead uID="132"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_CL_D_P&lt;0&gt;&quot; OFFSET = IN 0.8775 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_C_CLK_P&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.500</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (ILOGIC_X1Y23.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="931"><twConstOffIn anchorID="932" twDataPathType="twDataPathMaxDelay"><twSlack>0.377</twSlack><twSrc BELType="PAD">AD_CL_D_P&lt;0&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twClkDel>1.391</twClkDel><twClkSrc>AD_C_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_L&lt;0&gt;</twClkDest><twOff>0.877</twOff><twOffSrc>AD_CL_D_P&lt;0&gt;</twOffSrc><twOffDest>AD_C_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_CL_D_P&lt;0&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AF19.PAD</twSrcSite><twPathDel><twSite>AF19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.598</twDelInfo><twComp>AD_CL_D_P&lt;0&gt;</twComp><twBEL>AD_CL_D_P&lt;0&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y23.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/adc_buf_o&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y23.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.170</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y23.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/adc_delay_o&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y23.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_L&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.865</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.866</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_C_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AF20.PAD</twSrcSite><twPathDel><twSite>AF20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.507</twDelInfo><twComp>AD_C_CLK_P</twComp><twBEL>AD_C_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y17.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y17.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y0.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y0.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y23.CLK</twSite><twDelType>net</twDelType><twFanCnt>52</twFanCnt><twDelInfo twEdge="twRising">0.354</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twComp></twPathDel><twLogDel>0.896</twLogDel><twRouteDel>0.495</twRouteDel><twTotDel>1.391</twTotDel><twPctLog>64.4</twPctLog><twPctRoute>35.6</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_CL_D_P&lt;0&gt;&quot; OFFSET = IN 0.8775 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_C_CLK_P&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (ILOGIC_X1Y23.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="933"><twConstOffIn anchorID="934" twDataPathType="twDataPathMinDelay"><twSlack>0.240</twSlack><twSrc BELType="PAD">AD_CL_D_P&lt;0&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twClkDel>2.822</twClkDel><twClkSrc>AD_C_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_L&lt;0&gt;</twClkDest><twOff>0.789</twOff><twOffSrc>AD_CL_D_P&lt;0&gt;</twOffSrc><twOffDest>AD_C_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_CL_D_P&lt;0&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AF19.PAD</twSrcSite><twPathDel><twSite>AF19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.067</twDelInfo><twComp>AD_CL_D_P&lt;0&gt;</twComp><twBEL>AD_CL_D_P&lt;0&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y23.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/adc_buf_o&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y23.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.298</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y23.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/adc_delay_o&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y23.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.068</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_L&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.297</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.298</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_C_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AF20.PAD</twSrcSite><twPathDel><twSite>AF20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.111</twDelInfo><twComp>AD_C_CLK_P</twComp><twBEL>AD_C_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y17.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y17.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y0.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y0.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y23.CLK</twSite><twDelType>net</twDelType><twFanCnt>52</twFanCnt><twDelInfo twEdge="twRising">0.882</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twComp></twPathDel><twLogDel>1.556</twLogDel><twRouteDel>1.266</twRouteDel><twTotDel>2.822</twTotDel><twPctLog>55.1</twPctLog><twPctRoute>44.9</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="935" twConstType="OFFSETINDELAY" ><twConstHead uID="133"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_CL_D_P&lt;0&gt;&quot; OFFSET = IN 0.8775 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_C_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.501</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (ILOGIC_X1Y23.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="936"><twConstOffIn anchorID="937" twDataPathType="twDataPathMaxDelay"><twSlack>0.376</twSlack><twSrc BELType="PAD">AD_CL_D_P&lt;0&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twClkDel>1.391</twClkDel><twClkSrc>AD_C_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_L&lt;0&gt;</twClkDest><twOff>0.877</twOff><twOffSrc>AD_CL_D_P&lt;0&gt;</twOffSrc><twOffDest>AD_C_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_CL_D_P&lt;0&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AF19.PAD</twSrcSite><twPathDel><twSite>AF19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.598</twDelInfo><twComp>AD_CL_D_P&lt;0&gt;</twComp><twBEL>AD_CL_D_P&lt;0&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y23.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/adc_buf_o&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y23.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.170</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y23.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/adc_delay_o&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y23.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_L&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.866</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.867</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_C_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AF20.PAD</twSrcSite><twPathDel><twSite>AF20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.507</twDelInfo><twComp>AD_C_CLK_P</twComp><twBEL>AD_C_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y17.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y17.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y0.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y0.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y23.CLKB</twSite><twDelType>net</twDelType><twFanCnt>52</twFanCnt><twDelInfo twEdge="twFalling">0.354</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twComp></twPathDel><twLogDel>0.896</twLogDel><twRouteDel>0.495</twRouteDel><twTotDel>1.391</twTotDel><twPctLog>64.4</twPctLog><twPctRoute>35.6</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_CL_D_P&lt;0&gt;&quot; OFFSET = IN 0.8775 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_C_CLK_P&quot; &quot;FALLING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (ILOGIC_X1Y23.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="938"><twConstOffIn anchorID="939" twDataPathType="twDataPathMinDelay"><twSlack>0.243</twSlack><twSrc BELType="PAD">AD_CL_D_P&lt;0&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twClkDel>2.822</twClkDel><twClkSrc>AD_C_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_L&lt;0&gt;</twClkDest><twOff>0.789</twOff><twOffSrc>AD_CL_D_P&lt;0&gt;</twOffSrc><twOffDest>AD_C_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_CL_D_P&lt;0&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AF19.PAD</twSrcSite><twPathDel><twSite>AF19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.067</twDelInfo><twComp>AD_CL_D_P&lt;0&gt;</twComp><twBEL>AD_CL_D_P&lt;0&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y23.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/adc_buf_o&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y23.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.298</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y23.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/adc_delay_o&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y23.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.065</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_L&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.300</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.301</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_C_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AF20.PAD</twSrcSite><twPathDel><twSite>AF20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.111</twDelInfo><twComp>AD_C_CLK_P</twComp><twBEL>AD_C_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y17.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y17.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y0.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y0.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y23.CLKB</twSite><twDelType>net</twDelType><twFanCnt>52</twFanCnt><twDelInfo twEdge="twFalling">0.882</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twComp></twPathDel><twLogDel>1.556</twLogDel><twRouteDel>1.266</twRouteDel><twTotDel>2.822</twTotDel><twPctLog>55.1</twPctLog><twPctRoute>44.9</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="940" twConstType="OFFSETINDELAY" ><twConstHead uID="134"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_CL_D_P&lt;6&gt;&quot; OFFSET = IN 0.8153 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_C_CLK_P&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.407</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (ILOGIC_X1Y39.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="941"><twConstOffIn anchorID="942" twDataPathType="twDataPathMaxDelay"><twSlack>0.408</twSlack><twSrc BELType="PAD">AD_CL_D_P&lt;6&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twClkDel>1.401</twClkDel><twClkSrc>AD_C_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_L&lt;6&gt;</twClkDest><twOff>0.815</twOff><twOffSrc>AD_CL_D_P&lt;6&gt;</twOffSrc><twOffDest>AD_C_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_CL_D_P&lt;6&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AE21.PAD</twSrcSite><twPathDel><twSite>AE21.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.603</twDelInfo><twComp>AD_CL_D_P&lt;6&gt;</twComp><twBEL>AD_CL_D_P&lt;6&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y39.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/adc_buf_o&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y39.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y39.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/adc_delay_o&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y39.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_L&lt;6&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.782</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.783</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_C_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AF20.PAD</twSrcSite><twPathDel><twSite>AF20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.507</twDelInfo><twComp>AD_C_CLK_P</twComp><twBEL>AD_C_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y17.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y17.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y0.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y0.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y39.CLK</twSite><twDelType>net</twDelType><twFanCnt>52</twFanCnt><twDelInfo twEdge="twRising">0.364</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twComp></twPathDel><twLogDel>0.896</twLogDel><twRouteDel>0.505</twRouteDel><twTotDel>1.401</twTotDel><twPctLog>64.0</twPctLog><twPctRoute>36.0</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_CL_D_P&lt;6&gt;&quot; OFFSET = IN 0.8153 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_C_CLK_P&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (ILOGIC_X1Y39.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="943"><twConstOffIn anchorID="944" twDataPathType="twDataPathMinDelay"><twSlack>0.217</twSlack><twSrc BELType="PAD">AD_CL_D_P&lt;6&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twClkDel>2.843</twClkDel><twClkSrc>AD_C_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_L&lt;6&gt;</twClkDest><twOff>0.851</twOff><twOffSrc>AD_CL_D_P&lt;6&gt;</twOffSrc><twOffDest>AD_C_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_CL_D_P&lt;6&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AE21.PAD</twSrcSite><twPathDel><twSite>AE21.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.071</twDelInfo><twComp>AD_CL_D_P&lt;6&gt;</twComp><twBEL>AD_CL_D_P&lt;6&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y39.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/adc_buf_o&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y39.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.230</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y39.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/adc_delay_o&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y39.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.068</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_L&lt;6&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.233</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.234</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_C_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AF20.PAD</twSrcSite><twPathDel><twSite>AF20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.111</twDelInfo><twComp>AD_C_CLK_P</twComp><twBEL>AD_C_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y17.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y17.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y0.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y0.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y39.CLK</twSite><twDelType>net</twDelType><twFanCnt>52</twFanCnt><twDelInfo twEdge="twRising">0.903</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twComp></twPathDel><twLogDel>1.556</twLogDel><twRouteDel>1.287</twRouteDel><twTotDel>2.843</twTotDel><twPctLog>54.7</twPctLog><twPctRoute>45.3</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="945" twConstType="OFFSETINDELAY" ><twConstHead uID="135"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_CL_D_P&lt;6&gt;&quot; OFFSET = IN 0.8153 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_C_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.408</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (ILOGIC_X1Y39.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="946"><twConstOffIn anchorID="947" twDataPathType="twDataPathMaxDelay"><twSlack>0.407</twSlack><twSrc BELType="PAD">AD_CL_D_P&lt;6&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twClkDel>1.401</twClkDel><twClkSrc>AD_C_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_L&lt;6&gt;</twClkDest><twOff>0.815</twOff><twOffSrc>AD_CL_D_P&lt;6&gt;</twOffSrc><twOffDest>AD_C_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_CL_D_P&lt;6&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AE21.PAD</twSrcSite><twPathDel><twSite>AE21.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.603</twDelInfo><twComp>AD_CL_D_P&lt;6&gt;</twComp><twBEL>AD_CL_D_P&lt;6&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y39.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/adc_buf_o&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y39.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y39.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/adc_delay_o&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y39.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_L&lt;6&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.783</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.784</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_C_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AF20.PAD</twSrcSite><twPathDel><twSite>AF20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.507</twDelInfo><twComp>AD_C_CLK_P</twComp><twBEL>AD_C_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y17.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y17.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y0.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y0.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y39.CLKB</twSite><twDelType>net</twDelType><twFanCnt>52</twFanCnt><twDelInfo twEdge="twFalling">0.364</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twComp></twPathDel><twLogDel>0.896</twLogDel><twRouteDel>0.505</twRouteDel><twTotDel>1.401</twTotDel><twPctLog>64.0</twPctLog><twPctRoute>36.0</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_CL_D_P&lt;6&gt;&quot; OFFSET = IN 0.8153 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_C_CLK_P&quot; &quot;FALLING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (ILOGIC_X1Y39.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="948"><twConstOffIn anchorID="949" twDataPathType="twDataPathMinDelay"><twSlack>0.220</twSlack><twSrc BELType="PAD">AD_CL_D_P&lt;6&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twClkDel>2.843</twClkDel><twClkSrc>AD_C_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_L&lt;6&gt;</twClkDest><twOff>0.851</twOff><twOffSrc>AD_CL_D_P&lt;6&gt;</twOffSrc><twOffDest>AD_C_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_CL_D_P&lt;6&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AE21.PAD</twSrcSite><twPathDel><twSite>AE21.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.071</twDelInfo><twComp>AD_CL_D_P&lt;6&gt;</twComp><twBEL>AD_CL_D_P&lt;6&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y39.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/adc_buf_o&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y39.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.230</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y39.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/adc_delay_o&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y39.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.065</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_L&lt;6&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.236</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.237</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_C_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AF20.PAD</twSrcSite><twPathDel><twSite>AF20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.111</twDelInfo><twComp>AD_C_CLK_P</twComp><twBEL>AD_C_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y17.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y17.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y0.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y0.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y39.CLKB</twSite><twDelType>net</twDelType><twFanCnt>52</twFanCnt><twDelInfo twEdge="twFalling">0.903</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twComp></twPathDel><twLogDel>1.556</twLogDel><twRouteDel>1.287</twRouteDel><twTotDel>2.843</twTotDel><twPctLog>54.7</twPctLog><twPctRoute>45.3</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="950" twConstType="OFFSETINDELAY" ><twConstHead uID="136"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_CL_D_P&lt;7&gt;&quot; OFFSET = IN 0.8143 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_C_CLK_P&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.415</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (ILOGIC_X1Y11.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="951"><twConstOffIn anchorID="952" twDataPathType="twDataPathMaxDelay"><twSlack>0.399</twSlack><twSrc BELType="PAD">AD_CL_D_P&lt;7&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twClkDel>1.391</twClkDel><twClkSrc>AD_C_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_L&lt;7&gt;</twClkDest><twOff>0.814</twOff><twOffSrc>AD_CL_D_P&lt;7&gt;</twOffSrc><twOffDest>AD_C_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_CL_D_P&lt;7&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AC19.PAD</twSrcSite><twPathDel><twSite>AC19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.601</twDelInfo><twComp>AD_CL_D_P&lt;7&gt;</twComp><twBEL>AD_CL_D_P&lt;7&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y11.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/adc_buf_o&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y11.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y11.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/adc_delay_o&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y11.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_L&lt;7&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.780</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.781</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_C_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AF20.PAD</twSrcSite><twPathDel><twSite>AF20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.507</twDelInfo><twComp>AD_C_CLK_P</twComp><twBEL>AD_C_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y17.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y17.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y0.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y0.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y11.CLK</twSite><twDelType>net</twDelType><twFanCnt>52</twFanCnt><twDelInfo twEdge="twRising">0.354</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twComp></twPathDel><twLogDel>0.896</twLogDel><twRouteDel>0.495</twRouteDel><twTotDel>1.391</twTotDel><twPctLog>64.4</twPctLog><twPctRoute>35.6</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_CL_D_P&lt;7&gt;&quot; OFFSET = IN 0.8143 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_C_CLK_P&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (ILOGIC_X1Y11.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="953"><twConstOffIn anchorID="954" twDataPathType="twDataPathMinDelay"><twSlack>0.227</twSlack><twSrc BELType="PAD">AD_CL_D_P&lt;7&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twClkDel>2.833</twClkDel><twClkSrc>AD_C_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_L&lt;7&gt;</twClkDest><twOff>0.852</twOff><twOffSrc>AD_CL_D_P&lt;7&gt;</twOffSrc><twOffDest>AD_C_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_CL_D_P&lt;7&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AC19.PAD</twSrcSite><twPathDel><twSite>AC19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.070</twDelInfo><twComp>AD_CL_D_P&lt;7&gt;</twComp><twBEL>AD_CL_D_P&lt;7&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y11.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/adc_buf_o&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y11.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.230</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y11.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/adc_delay_o&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y11.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.068</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_L&lt;7&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.232</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.233</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_C_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AF20.PAD</twSrcSite><twPathDel><twSite>AF20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.111</twDelInfo><twComp>AD_C_CLK_P</twComp><twBEL>AD_C_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y17.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y17.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y0.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y0.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y11.CLK</twSite><twDelType>net</twDelType><twFanCnt>52</twFanCnt><twDelInfo twEdge="twRising">0.893</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twComp></twPathDel><twLogDel>1.556</twLogDel><twRouteDel>1.277</twRouteDel><twTotDel>2.833</twTotDel><twPctLog>54.9</twPctLog><twPctRoute>45.1</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="955" twConstType="OFFSETINDELAY" ><twConstHead uID="137"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_CL_D_P&lt;7&gt;&quot; OFFSET = IN 0.8143 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_C_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.416</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (ILOGIC_X1Y11.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="956"><twConstOffIn anchorID="957" twDataPathType="twDataPathMaxDelay"><twSlack>0.398</twSlack><twSrc BELType="PAD">AD_CL_D_P&lt;7&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twClkDel>1.391</twClkDel><twClkSrc>AD_C_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_L&lt;7&gt;</twClkDest><twOff>0.814</twOff><twOffSrc>AD_CL_D_P&lt;7&gt;</twOffSrc><twOffDest>AD_C_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_CL_D_P&lt;7&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AC19.PAD</twSrcSite><twPathDel><twSite>AC19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.601</twDelInfo><twComp>AD_CL_D_P&lt;7&gt;</twComp><twBEL>AD_CL_D_P&lt;7&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y11.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/adc_buf_o&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y11.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y11.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/adc_delay_o&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y11.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_L&lt;7&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.781</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.782</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_C_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AF20.PAD</twSrcSite><twPathDel><twSite>AF20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.507</twDelInfo><twComp>AD_C_CLK_P</twComp><twBEL>AD_C_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y17.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y17.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y0.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y0.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y11.CLKB</twSite><twDelType>net</twDelType><twFanCnt>52</twFanCnt><twDelInfo twEdge="twFalling">0.354</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twComp></twPathDel><twLogDel>0.896</twLogDel><twRouteDel>0.495</twRouteDel><twTotDel>1.391</twTotDel><twPctLog>64.4</twPctLog><twPctRoute>35.6</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_CL_D_P&lt;7&gt;&quot; OFFSET = IN 0.8143 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_C_CLK_P&quot; &quot;FALLING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (ILOGIC_X1Y11.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="958"><twConstOffIn anchorID="959" twDataPathType="twDataPathMinDelay"><twSlack>0.230</twSlack><twSrc BELType="PAD">AD_CL_D_P&lt;7&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twClkDel>2.833</twClkDel><twClkSrc>AD_C_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_L&lt;7&gt;</twClkDest><twOff>0.852</twOff><twOffSrc>AD_CL_D_P&lt;7&gt;</twOffSrc><twOffDest>AD_C_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_CL_D_P&lt;7&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AC19.PAD</twSrcSite><twPathDel><twSite>AC19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.070</twDelInfo><twComp>AD_CL_D_P&lt;7&gt;</twComp><twBEL>AD_CL_D_P&lt;7&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y11.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/adc_buf_o&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y11.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.230</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y11.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/adc_delay_o&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y11.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.065</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_L&lt;7&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.235</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.236</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_C_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AF20.PAD</twSrcSite><twPathDel><twSite>AF20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.111</twDelInfo><twComp>AD_C_CLK_P</twComp><twBEL>AD_C_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y17.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y17.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y0.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y0.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y11.CLKB</twSite><twDelType>net</twDelType><twFanCnt>52</twFanCnt><twDelInfo twEdge="twFalling">0.893</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twComp></twPathDel><twLogDel>1.556</twLogDel><twRouteDel>1.277</twRouteDel><twTotDel>2.833</twTotDel><twPctLog>54.9</twPctLog><twPctRoute>45.1</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="960" twConstType="OFFSETINDELAY" ><twConstHead uID="138"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_DH_D_P&lt;5&gt;&quot; OFFSET = IN 0.8883 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_D_CLK_P&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.549</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (ILOGIC_X0Y5.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="961"><twConstOffIn anchorID="962" twDataPathType="twDataPathMaxDelay"><twSlack>0.339</twSlack><twSrc BELType="PAD">AD_DH_D_P&lt;5&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twClkDel>1.393</twClkDel><twClkSrc>AD_D_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;5&gt;</twClkDest><twOff>0.888</twOff><twOffSrc>AD_DH_D_P&lt;5&gt;</twOffSrc><twOffDest>AD_D_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_DH_D_P&lt;5&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AN32.PAD</twSrcSite><twPathDel><twSite>AN32.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.649</twDelInfo><twComp>AD_DH_D_P&lt;5&gt;</twComp><twBEL>AD_DH_D_P&lt;5&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y5.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y5.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.170</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y5.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y5.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;5&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.916</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.917</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_D_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AG27.PAD</twSrcSite><twPathDel><twSite>AG27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>AD_D_CLK_P</twComp><twBEL>AD_D_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y5.CLK</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twComp></twPathDel><twLogDel>0.900</twLogDel><twRouteDel>0.493</twRouteDel><twTotDel>1.393</twTotDel><twPctLog>64.6</twPctLog><twPctRoute>35.4</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_DH_D_P&lt;5&gt;&quot; OFFSET = IN 0.8883 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_D_CLK_P&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (ILOGIC_X0Y5.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="963"><twConstOffIn anchorID="964" twDataPathType="twDataPathMinDelay"><twSlack>0.261</twSlack><twSrc BELType="PAD">AD_DH_D_P&lt;5&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twClkDel>2.833</twClkDel><twClkSrc>AD_D_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;5&gt;</twClkDest><twOff>0.778</twOff><twOffSrc>AD_DH_D_P&lt;5&gt;</twOffSrc><twOffDest>AD_D_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_DH_D_P&lt;5&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AN32.PAD</twSrcSite><twPathDel><twSite>AN32.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.110</twDelInfo><twComp>AD_DH_D_P&lt;5&gt;</twComp><twBEL>AD_DH_D_P&lt;5&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y5.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y5.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.298</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y5.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y5.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.068</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;5&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.340</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.341</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_D_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AG27.PAD</twSrcSite><twPathDel><twSite>AG27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.116</twDelInfo><twComp>AD_D_CLK_P</twComp><twBEL>AD_D_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y5.CLK</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising">0.888</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twComp></twPathDel><twLogDel>1.561</twLogDel><twRouteDel>1.272</twRouteDel><twTotDel>2.833</twTotDel><twPctLog>55.1</twPctLog><twPctRoute>44.9</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="965" twConstType="OFFSETINDELAY" ><twConstHead uID="139"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_DH_D_P&lt;5&gt;&quot; OFFSET = IN 0.8883 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_D_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.550</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (ILOGIC_X0Y5.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="966"><twConstOffIn anchorID="967" twDataPathType="twDataPathMaxDelay"><twSlack>0.338</twSlack><twSrc BELType="PAD">AD_DH_D_P&lt;5&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twClkDel>1.393</twClkDel><twClkSrc>AD_D_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;5&gt;</twClkDest><twOff>0.888</twOff><twOffSrc>AD_DH_D_P&lt;5&gt;</twOffSrc><twOffDest>AD_D_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_DH_D_P&lt;5&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AN32.PAD</twSrcSite><twPathDel><twSite>AN32.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.649</twDelInfo><twComp>AD_DH_D_P&lt;5&gt;</twComp><twBEL>AD_DH_D_P&lt;5&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y5.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y5.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.170</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y5.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y5.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;5&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.917</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.918</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_D_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AG27.PAD</twSrcSite><twPathDel><twSite>AG27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>AD_D_CLK_P</twComp><twBEL>AD_D_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y5.CLKB</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twFalling">0.352</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twComp></twPathDel><twLogDel>0.900</twLogDel><twRouteDel>0.493</twRouteDel><twTotDel>1.393</twTotDel><twPctLog>64.6</twPctLog><twPctRoute>35.4</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_DH_D_P&lt;5&gt;&quot; OFFSET = IN 0.8883 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_D_CLK_P&quot; &quot;FALLING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (ILOGIC_X0Y5.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="968"><twConstOffIn anchorID="969" twDataPathType="twDataPathMinDelay"><twSlack>0.264</twSlack><twSrc BELType="PAD">AD_DH_D_P&lt;5&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twClkDel>2.833</twClkDel><twClkSrc>AD_D_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;5&gt;</twClkDest><twOff>0.778</twOff><twOffSrc>AD_DH_D_P&lt;5&gt;</twOffSrc><twOffDest>AD_D_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_DH_D_P&lt;5&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AN32.PAD</twSrcSite><twPathDel><twSite>AN32.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.110</twDelInfo><twComp>AD_DH_D_P&lt;5&gt;</twComp><twBEL>AD_DH_D_P&lt;5&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y5.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y5.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.298</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y5.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y5.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.065</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;5&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.343</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.344</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_D_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AG27.PAD</twSrcSite><twPathDel><twSite>AG27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.116</twDelInfo><twComp>AD_D_CLK_P</twComp><twBEL>AD_D_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y5.CLKB</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twFalling">0.888</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twComp></twPathDel><twLogDel>1.561</twLogDel><twRouteDel>1.272</twRouteDel><twTotDel>2.833</twTotDel><twPctLog>55.1</twPctLog><twPctRoute>44.9</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="970" twConstType="OFFSETINDELAY" ><twConstHead uID="140"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_DH_D_P&lt;6&gt;&quot; OFFSET = IN 0.8799 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_D_CLK_P&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.554</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (ILOGIC_X0Y7.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="971"><twConstOffIn anchorID="972" twDataPathType="twDataPathMaxDelay"><twSlack>0.325</twSlack><twSrc BELType="PAD">AD_DH_D_P&lt;6&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twClkDel>1.393</twClkDel><twClkSrc>AD_D_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;6&gt;</twClkDest><twOff>0.879</twOff><twOffSrc>AD_DH_D_P&lt;6&gt;</twOffSrc><twOffDest>AD_D_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_DH_D_P&lt;6&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AM33.PAD</twSrcSite><twPathDel><twSite>AM33.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.654</twDelInfo><twComp>AD_DH_D_P&lt;6&gt;</twComp><twBEL>AD_DH_D_P&lt;6&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y7.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y7.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.170</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y7.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y7.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;6&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.921</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.922</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_D_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AG27.PAD</twSrcSite><twPathDel><twSite>AG27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>AD_D_CLK_P</twComp><twBEL>AD_D_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y7.CLK</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twComp></twPathDel><twLogDel>0.900</twLogDel><twRouteDel>0.493</twRouteDel><twTotDel>1.393</twTotDel><twPctLog>64.6</twPctLog><twPctRoute>35.4</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_DH_D_P&lt;6&gt;&quot; OFFSET = IN 0.8799 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_D_CLK_P&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (ILOGIC_X0Y7.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="973"><twConstOffIn anchorID="974" twDataPathType="twDataPathMinDelay"><twSlack>0.274</twSlack><twSrc BELType="PAD">AD_DH_D_P&lt;6&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twClkDel>2.833</twClkDel><twClkSrc>AD_D_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;6&gt;</twClkDest><twOff>0.787</twOff><twOffSrc>AD_DH_D_P&lt;6&gt;</twOffSrc><twOffDest>AD_D_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_DH_D_P&lt;6&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AM33.PAD</twSrcSite><twPathDel><twSite>AM33.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.114</twDelInfo><twComp>AD_DH_D_P&lt;6&gt;</twComp><twBEL>AD_DH_D_P&lt;6&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y7.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y7.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.298</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y7.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y7.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.068</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;6&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.344</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.345</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_D_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AG27.PAD</twSrcSite><twPathDel><twSite>AG27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.116</twDelInfo><twComp>AD_D_CLK_P</twComp><twBEL>AD_D_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y7.CLK</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising">0.888</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twComp></twPathDel><twLogDel>1.561</twLogDel><twRouteDel>1.272</twRouteDel><twTotDel>2.833</twTotDel><twPctLog>55.1</twPctLog><twPctRoute>44.9</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="975" twConstType="OFFSETINDELAY" ><twConstHead uID="141"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_DH_D_P&lt;6&gt;&quot; OFFSET = IN 0.8799 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_D_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.555</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (ILOGIC_X0Y7.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="976"><twConstOffIn anchorID="977" twDataPathType="twDataPathMaxDelay"><twSlack>0.324</twSlack><twSrc BELType="PAD">AD_DH_D_P&lt;6&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twClkDel>1.393</twClkDel><twClkSrc>AD_D_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;6&gt;</twClkDest><twOff>0.879</twOff><twOffSrc>AD_DH_D_P&lt;6&gt;</twOffSrc><twOffDest>AD_D_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_DH_D_P&lt;6&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AM33.PAD</twSrcSite><twPathDel><twSite>AM33.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.654</twDelInfo><twComp>AD_DH_D_P&lt;6&gt;</twComp><twBEL>AD_DH_D_P&lt;6&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y7.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y7.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.170</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y7.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y7.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;6&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.922</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.923</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_D_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AG27.PAD</twSrcSite><twPathDel><twSite>AG27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>AD_D_CLK_P</twComp><twBEL>AD_D_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y7.CLKB</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twFalling">0.352</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twComp></twPathDel><twLogDel>0.900</twLogDel><twRouteDel>0.493</twRouteDel><twTotDel>1.393</twTotDel><twPctLog>64.6</twPctLog><twPctRoute>35.4</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_DH_D_P&lt;6&gt;&quot; OFFSET = IN 0.8799 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_D_CLK_P&quot; &quot;FALLING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (ILOGIC_X0Y7.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="978"><twConstOffIn anchorID="979" twDataPathType="twDataPathMinDelay"><twSlack>0.277</twSlack><twSrc BELType="PAD">AD_DH_D_P&lt;6&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twClkDel>2.833</twClkDel><twClkSrc>AD_D_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;6&gt;</twClkDest><twOff>0.787</twOff><twOffSrc>AD_DH_D_P&lt;6&gt;</twOffSrc><twOffDest>AD_D_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_DH_D_P&lt;6&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AM33.PAD</twSrcSite><twPathDel><twSite>AM33.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.114</twDelInfo><twComp>AD_DH_D_P&lt;6&gt;</twComp><twBEL>AD_DH_D_P&lt;6&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y7.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y7.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.298</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y7.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y7.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.065</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;6&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.347</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.348</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_D_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AG27.PAD</twSrcSite><twPathDel><twSite>AG27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.116</twDelInfo><twComp>AD_D_CLK_P</twComp><twBEL>AD_D_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y7.CLKB</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twFalling">0.888</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twComp></twPathDel><twLogDel>1.561</twLogDel><twRouteDel>1.272</twRouteDel><twTotDel>2.833</twTotDel><twPctLog>55.1</twPctLog><twPctRoute>44.9</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="980" twConstType="OFFSETINDELAY" ><twConstHead uID="142"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_DH_D_P&lt;2&gt;&quot; OFFSET = IN 0.859 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_D_CLK_P&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.448</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (ILOGIC_X0Y9.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="981"><twConstOffIn anchorID="982" twDataPathType="twDataPathMaxDelay"><twSlack>0.411</twSlack><twSrc BELType="PAD">AD_DH_D_P&lt;2&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twClkDel>1.393</twClkDel><twClkSrc>AD_D_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;2&gt;</twClkDest><twOff>0.859</twOff><twOffSrc>AD_DH_D_P&lt;2&gt;</twOffSrc><twOffDest>AD_D_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_DH_D_P&lt;2&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AL31.PAD</twSrcSite><twPathDel><twSite>AL31.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.636</twDelInfo><twComp>AD_DH_D_P&lt;2&gt;</twComp><twBEL>AD_DH_D_P&lt;2&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y9.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y9.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y9.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y9.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;2&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.815</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.816</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_D_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AG27.PAD</twSrcSite><twPathDel><twSite>AG27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>AD_D_CLK_P</twComp><twBEL>AD_D_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y9.CLK</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twComp></twPathDel><twLogDel>0.900</twLogDel><twRouteDel>0.493</twRouteDel><twTotDel>1.393</twTotDel><twPctLog>64.6</twPctLog><twPctRoute>35.4</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_DH_D_P&lt;2&gt;&quot; OFFSET = IN 0.859 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_D_CLK_P&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (ILOGIC_X0Y9.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="983"><twConstOffIn anchorID="984" twDataPathType="twDataPathMinDelay"><twSlack>0.211</twSlack><twSrc BELType="PAD">AD_DH_D_P&lt;2&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twClkDel>2.833</twClkDel><twClkSrc>AD_D_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;2&gt;</twClkDest><twOff>0.807</twOff><twOffSrc>AD_DH_D_P&lt;2&gt;</twOffSrc><twOffDest>AD_D_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_DH_D_P&lt;2&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AL31.PAD</twSrcSite><twPathDel><twSite>AL31.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.099</twDelInfo><twComp>AD_DH_D_P&lt;2&gt;</twComp><twBEL>AD_DH_D_P&lt;2&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y9.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y9.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.230</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y9.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y9.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.068</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;2&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.261</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.262</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_D_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AG27.PAD</twSrcSite><twPathDel><twSite>AG27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.116</twDelInfo><twComp>AD_D_CLK_P</twComp><twBEL>AD_D_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y9.CLK</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising">0.888</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twComp></twPathDel><twLogDel>1.561</twLogDel><twRouteDel>1.272</twRouteDel><twTotDel>2.833</twTotDel><twPctLog>55.1</twPctLog><twPctRoute>44.9</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="985" twConstType="OFFSETINDELAY" ><twConstHead uID="143"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_DH_D_P&lt;2&gt;&quot; OFFSET = IN 0.859 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_D_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.449</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (ILOGIC_X0Y9.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="986"><twConstOffIn anchorID="987" twDataPathType="twDataPathMaxDelay"><twSlack>0.410</twSlack><twSrc BELType="PAD">AD_DH_D_P&lt;2&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twClkDel>1.393</twClkDel><twClkSrc>AD_D_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;2&gt;</twClkDest><twOff>0.859</twOff><twOffSrc>AD_DH_D_P&lt;2&gt;</twOffSrc><twOffDest>AD_D_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_DH_D_P&lt;2&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AL31.PAD</twSrcSite><twPathDel><twSite>AL31.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.636</twDelInfo><twComp>AD_DH_D_P&lt;2&gt;</twComp><twBEL>AD_DH_D_P&lt;2&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y9.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y9.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y9.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y9.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;2&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.816</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.817</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_D_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AG27.PAD</twSrcSite><twPathDel><twSite>AG27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>AD_D_CLK_P</twComp><twBEL>AD_D_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y9.CLKB</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twFalling">0.352</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twComp></twPathDel><twLogDel>0.900</twLogDel><twRouteDel>0.493</twRouteDel><twTotDel>1.393</twTotDel><twPctLog>64.6</twPctLog><twPctRoute>35.4</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_DH_D_P&lt;2&gt;&quot; OFFSET = IN 0.859 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_D_CLK_P&quot; &quot;FALLING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (ILOGIC_X0Y9.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="988"><twConstOffIn anchorID="989" twDataPathType="twDataPathMinDelay"><twSlack>0.214</twSlack><twSrc BELType="PAD">AD_DH_D_P&lt;2&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twClkDel>2.833</twClkDel><twClkSrc>AD_D_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;2&gt;</twClkDest><twOff>0.807</twOff><twOffSrc>AD_DH_D_P&lt;2&gt;</twOffSrc><twOffDest>AD_D_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_DH_D_P&lt;2&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AL31.PAD</twSrcSite><twPathDel><twSite>AL31.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.099</twDelInfo><twComp>AD_DH_D_P&lt;2&gt;</twComp><twBEL>AD_DH_D_P&lt;2&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y9.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y9.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.230</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y9.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y9.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.065</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;2&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.264</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.265</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_D_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AG27.PAD</twSrcSite><twPathDel><twSite>AG27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.116</twDelInfo><twComp>AD_D_CLK_P</twComp><twBEL>AD_D_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y9.CLKB</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twFalling">0.888</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twComp></twPathDel><twLogDel>1.561</twLogDel><twRouteDel>1.272</twRouteDel><twTotDel>2.833</twTotDel><twPctLog>55.1</twPctLog><twPctRoute>44.9</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="990" twConstType="OFFSETINDELAY" ><twConstHead uID="144"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_DH_D_P&lt;3&gt;&quot; OFFSET = IN 0.8717 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_D_CLK_P&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.430</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (ILOGIC_X0Y1.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="991"><twConstOffIn anchorID="992" twDataPathType="twDataPathMaxDelay"><twSlack>0.441</twSlack><twSrc BELType="PAD">AD_DH_D_P&lt;3&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twClkDel>1.403</twClkDel><twClkSrc>AD_D_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;3&gt;</twClkDest><twOff>0.871</twOff><twOffSrc>AD_DH_D_P&lt;3&gt;</twOffSrc><twOffDest>AD_D_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_DH_D_P&lt;3&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AL30.PAD</twSrcSite><twPathDel><twSite>AL30.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.628</twDelInfo><twComp>AD_DH_D_P&lt;3&gt;</twComp><twBEL>AD_DH_D_P&lt;3&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y1.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y1.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y1.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y1.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;3&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.807</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.808</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_D_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AG27.PAD</twSrcSite><twPathDel><twSite>AG27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>AD_D_CLK_P</twComp><twBEL>AD_D_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y1.CLK</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising">0.362</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twComp></twPathDel><twLogDel>0.900</twLogDel><twRouteDel>0.503</twRouteDel><twTotDel>1.403</twTotDel><twPctLog>64.1</twPctLog><twPctRoute>35.9</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_DH_D_P&lt;3&gt;&quot; OFFSET = IN 0.8717 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_D_CLK_P&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (ILOGIC_X0Y1.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="993"><twConstOffIn anchorID="994" twDataPathType="twDataPathMinDelay"><twSlack>0.182</twSlack><twSrc BELType="PAD">AD_DH_D_P&lt;3&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twClkDel>2.843</twClkDel><twClkSrc>AD_D_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;3&gt;</twClkDest><twOff>0.795</twOff><twOffSrc>AD_DH_D_P&lt;3&gt;</twOffSrc><twOffDest>AD_D_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_DH_D_P&lt;3&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AL30.PAD</twSrcSite><twPathDel><twSite>AL30.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.092</twDelInfo><twComp>AD_DH_D_P&lt;3&gt;</twComp><twBEL>AD_DH_D_P&lt;3&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y1.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y1.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.230</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y1.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y1.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.068</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;3&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.254</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.255</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_D_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AG27.PAD</twSrcSite><twPathDel><twSite>AG27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.116</twDelInfo><twComp>AD_D_CLK_P</twComp><twBEL>AD_D_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y1.CLK</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising">0.898</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twComp></twPathDel><twLogDel>1.561</twLogDel><twRouteDel>1.282</twRouteDel><twTotDel>2.843</twTotDel><twPctLog>54.9</twPctLog><twPctRoute>45.1</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="995" twConstType="OFFSETINDELAY" ><twConstHead uID="145"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_DH_D_P&lt;3&gt;&quot; OFFSET = IN 0.8717 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_D_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.431</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (ILOGIC_X0Y1.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="996"><twConstOffIn anchorID="997" twDataPathType="twDataPathMaxDelay"><twSlack>0.440</twSlack><twSrc BELType="PAD">AD_DH_D_P&lt;3&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twClkDel>1.403</twClkDel><twClkSrc>AD_D_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;3&gt;</twClkDest><twOff>0.871</twOff><twOffSrc>AD_DH_D_P&lt;3&gt;</twOffSrc><twOffDest>AD_D_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_DH_D_P&lt;3&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AL30.PAD</twSrcSite><twPathDel><twSite>AL30.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.628</twDelInfo><twComp>AD_DH_D_P&lt;3&gt;</twComp><twBEL>AD_DH_D_P&lt;3&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y1.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y1.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y1.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y1.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;3&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.808</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.809</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_D_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AG27.PAD</twSrcSite><twPathDel><twSite>AG27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>AD_D_CLK_P</twComp><twBEL>AD_D_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y1.CLKB</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twFalling">0.362</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twComp></twPathDel><twLogDel>0.900</twLogDel><twRouteDel>0.503</twRouteDel><twTotDel>1.403</twTotDel><twPctLog>64.1</twPctLog><twPctRoute>35.9</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_DH_D_P&lt;3&gt;&quot; OFFSET = IN 0.8717 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_D_CLK_P&quot; &quot;FALLING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (ILOGIC_X0Y1.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="998"><twConstOffIn anchorID="999" twDataPathType="twDataPathMinDelay"><twSlack>0.185</twSlack><twSrc BELType="PAD">AD_DH_D_P&lt;3&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twClkDel>2.843</twClkDel><twClkSrc>AD_D_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;3&gt;</twClkDest><twOff>0.795</twOff><twOffSrc>AD_DH_D_P&lt;3&gt;</twOffSrc><twOffDest>AD_D_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_DH_D_P&lt;3&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AL30.PAD</twSrcSite><twPathDel><twSite>AL30.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.092</twDelInfo><twComp>AD_DH_D_P&lt;3&gt;</twComp><twBEL>AD_DH_D_P&lt;3&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y1.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y1.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.230</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y1.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y1.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.065</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;3&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.257</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.258</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_D_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AG27.PAD</twSrcSite><twPathDel><twSite>AG27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.116</twDelInfo><twComp>AD_D_CLK_P</twComp><twBEL>AD_D_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y1.CLKB</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twFalling">0.898</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twComp></twPathDel><twLogDel>1.561</twLogDel><twRouteDel>1.282</twRouteDel><twTotDel>2.843</twTotDel><twPctLog>54.9</twPctLog><twPctRoute>45.1</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="1000" twConstType="OFFSETINDELAY" ><twConstHead uID="146"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_DH_D_P&lt;7&gt;&quot; OFFSET = IN 0.873 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_D_CLK_P&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.546</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (ILOGIC_X0Y11.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="1001"><twConstOffIn anchorID="1002" twDataPathType="twDataPathMaxDelay"><twSlack>0.327</twSlack><twSrc BELType="PAD">AD_DH_D_P&lt;7&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twClkDel>1.393</twClkDel><twClkSrc>AD_D_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;7&gt;</twClkDest><twOff>0.873</twOff><twOffSrc>AD_DH_D_P&lt;7&gt;</twOffSrc><twOffDest>AD_D_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_DH_D_P&lt;7&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AK33.PAD</twSrcSite><twPathDel><twSite>AK33.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.646</twDelInfo><twComp>AD_DH_D_P&lt;7&gt;</twComp><twBEL>AD_DH_D_P&lt;7&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y11.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y11.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.170</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y11.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y11.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;7&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.913</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.914</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_D_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AG27.PAD</twSrcSite><twPathDel><twSite>AG27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>AD_D_CLK_P</twComp><twBEL>AD_D_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y11.CLK</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twComp></twPathDel><twLogDel>0.900</twLogDel><twRouteDel>0.493</twRouteDel><twTotDel>1.393</twTotDel><twPctLog>64.6</twPctLog><twPctRoute>35.4</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_DH_D_P&lt;7&gt;&quot; OFFSET = IN 0.873 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_D_CLK_P&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (ILOGIC_X0Y11.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="1003"><twConstOffIn anchorID="1004" twDataPathType="twDataPathMinDelay"><twSlack>0.274</twSlack><twSrc BELType="PAD">AD_DH_D_P&lt;7&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twClkDel>2.833</twClkDel><twClkSrc>AD_D_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;7&gt;</twClkDest><twOff>0.793</twOff><twOffSrc>AD_DH_D_P&lt;7&gt;</twOffSrc><twOffDest>AD_D_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_DH_D_P&lt;7&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AK33.PAD</twSrcSite><twPathDel><twSite>AK33.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.108</twDelInfo><twComp>AD_DH_D_P&lt;7&gt;</twComp><twBEL>AD_DH_D_P&lt;7&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y11.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y11.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.298</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y11.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y11.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.068</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;7&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.338</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.339</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_D_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AG27.PAD</twSrcSite><twPathDel><twSite>AG27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.116</twDelInfo><twComp>AD_D_CLK_P</twComp><twBEL>AD_D_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y11.CLK</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising">0.888</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twComp></twPathDel><twLogDel>1.561</twLogDel><twRouteDel>1.272</twRouteDel><twTotDel>2.833</twTotDel><twPctLog>55.1</twPctLog><twPctRoute>44.9</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="1005" twConstType="OFFSETINDELAY" ><twConstHead uID="147"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_DH_D_P&lt;7&gt;&quot; OFFSET = IN 0.873 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_D_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.547</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (ILOGIC_X0Y11.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="1006"><twConstOffIn anchorID="1007" twDataPathType="twDataPathMaxDelay"><twSlack>0.326</twSlack><twSrc BELType="PAD">AD_DH_D_P&lt;7&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twClkDel>1.393</twClkDel><twClkSrc>AD_D_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;7&gt;</twClkDest><twOff>0.873</twOff><twOffSrc>AD_DH_D_P&lt;7&gt;</twOffSrc><twOffDest>AD_D_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_DH_D_P&lt;7&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AK33.PAD</twSrcSite><twPathDel><twSite>AK33.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.646</twDelInfo><twComp>AD_DH_D_P&lt;7&gt;</twComp><twBEL>AD_DH_D_P&lt;7&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y11.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y11.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.170</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y11.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y11.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;7&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.914</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.915</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_D_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AG27.PAD</twSrcSite><twPathDel><twSite>AG27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>AD_D_CLK_P</twComp><twBEL>AD_D_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y11.CLKB</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twFalling">0.352</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twComp></twPathDel><twLogDel>0.900</twLogDel><twRouteDel>0.493</twRouteDel><twTotDel>1.393</twTotDel><twPctLog>64.6</twPctLog><twPctRoute>35.4</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_DH_D_P&lt;7&gt;&quot; OFFSET = IN 0.873 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_D_CLK_P&quot; &quot;FALLING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (ILOGIC_X0Y11.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="1008"><twConstOffIn anchorID="1009" twDataPathType="twDataPathMinDelay"><twSlack>0.277</twSlack><twSrc BELType="PAD">AD_DH_D_P&lt;7&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twClkDel>2.833</twClkDel><twClkSrc>AD_D_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;7&gt;</twClkDest><twOff>0.793</twOff><twOffSrc>AD_DH_D_P&lt;7&gt;</twOffSrc><twOffDest>AD_D_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_DH_D_P&lt;7&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AK33.PAD</twSrcSite><twPathDel><twSite>AK33.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.108</twDelInfo><twComp>AD_DH_D_P&lt;7&gt;</twComp><twBEL>AD_DH_D_P&lt;7&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y11.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y11.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.298</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y11.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y11.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.065</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;7&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.341</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.342</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_D_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AG27.PAD</twSrcSite><twPathDel><twSite>AG27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.116</twDelInfo><twComp>AD_D_CLK_P</twComp><twBEL>AD_D_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y11.CLKB</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twFalling">0.888</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twComp></twPathDel><twLogDel>1.561</twLogDel><twRouteDel>1.272</twRouteDel><twTotDel>2.833</twTotDel><twPctLog>55.1</twPctLog><twPctRoute>44.9</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="1010" twConstType="OFFSETINDELAY" ><twConstHead uID="148"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_DH_D_P&lt;1&gt;&quot; OFFSET = IN 0.8551 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_D_CLK_P&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.432</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (ILOGIC_X0Y13.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="1011"><twConstOffIn anchorID="1012" twDataPathType="twDataPathMaxDelay"><twSlack>0.423</twSlack><twSrc BELType="PAD">AD_DH_D_P&lt;1&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twClkDel>1.393</twClkDel><twClkSrc>AD_D_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;1&gt;</twClkDest><twOff>0.855</twOff><twOffSrc>AD_DH_D_P&lt;1&gt;</twOffSrc><twOffDest>AD_D_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_DH_D_P&lt;1&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AJ29.PAD</twSrcSite><twPathDel><twSite>AJ29.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.620</twDelInfo><twComp>AD_DH_D_P&lt;1&gt;</twComp><twBEL>AD_DH_D_P&lt;1&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y13.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y13.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y13.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y13.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;1&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.799</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.800</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_D_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AG27.PAD</twSrcSite><twPathDel><twSite>AG27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>AD_D_CLK_P</twComp><twBEL>AD_D_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y13.CLK</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twComp></twPathDel><twLogDel>0.900</twLogDel><twRouteDel>0.493</twRouteDel><twTotDel>1.393</twTotDel><twPctLog>64.6</twPctLog><twPctRoute>35.4</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_DH_D_P&lt;1&gt;&quot; OFFSET = IN 0.8551 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_D_CLK_P&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (ILOGIC_X0Y13.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="1013"><twConstOffIn anchorID="1014" twDataPathType="twDataPathMinDelay"><twSlack>0.201</twSlack><twSrc BELType="PAD">AD_DH_D_P&lt;1&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twClkDel>2.833</twClkDel><twClkSrc>AD_D_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;1&gt;</twClkDest><twOff>0.811</twOff><twOffSrc>AD_DH_D_P&lt;1&gt;</twOffSrc><twOffDest>AD_D_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_DH_D_P&lt;1&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AJ29.PAD</twSrcSite><twPathDel><twSite>AJ29.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.085</twDelInfo><twComp>AD_DH_D_P&lt;1&gt;</twComp><twBEL>AD_DH_D_P&lt;1&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y13.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y13.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.230</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y13.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y13.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.068</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;1&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.247</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.248</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_D_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AG27.PAD</twSrcSite><twPathDel><twSite>AG27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.116</twDelInfo><twComp>AD_D_CLK_P</twComp><twBEL>AD_D_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y13.CLK</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising">0.888</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twComp></twPathDel><twLogDel>1.561</twLogDel><twRouteDel>1.272</twRouteDel><twTotDel>2.833</twTotDel><twPctLog>55.1</twPctLog><twPctRoute>44.9</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="1015" twConstType="OFFSETINDELAY" ><twConstHead uID="149"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_DH_D_P&lt;1&gt;&quot; OFFSET = IN 0.8551 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_D_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.433</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (ILOGIC_X0Y13.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="1016"><twConstOffIn anchorID="1017" twDataPathType="twDataPathMaxDelay"><twSlack>0.422</twSlack><twSrc BELType="PAD">AD_DH_D_P&lt;1&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twClkDel>1.393</twClkDel><twClkSrc>AD_D_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;1&gt;</twClkDest><twOff>0.855</twOff><twOffSrc>AD_DH_D_P&lt;1&gt;</twOffSrc><twOffDest>AD_D_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_DH_D_P&lt;1&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AJ29.PAD</twSrcSite><twPathDel><twSite>AJ29.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.620</twDelInfo><twComp>AD_DH_D_P&lt;1&gt;</twComp><twBEL>AD_DH_D_P&lt;1&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y13.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y13.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y13.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y13.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;1&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.800</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.801</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_D_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AG27.PAD</twSrcSite><twPathDel><twSite>AG27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>AD_D_CLK_P</twComp><twBEL>AD_D_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y13.CLKB</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twFalling">0.352</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twComp></twPathDel><twLogDel>0.900</twLogDel><twRouteDel>0.493</twRouteDel><twTotDel>1.393</twTotDel><twPctLog>64.6</twPctLog><twPctRoute>35.4</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_DH_D_P&lt;1&gt;&quot; OFFSET = IN 0.8551 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_D_CLK_P&quot; &quot;FALLING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (ILOGIC_X0Y13.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="1018"><twConstOffIn anchorID="1019" twDataPathType="twDataPathMinDelay"><twSlack>0.204</twSlack><twSrc BELType="PAD">AD_DH_D_P&lt;1&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twClkDel>2.833</twClkDel><twClkSrc>AD_D_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;1&gt;</twClkDest><twOff>0.811</twOff><twOffSrc>AD_DH_D_P&lt;1&gt;</twOffSrc><twOffDest>AD_D_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_DH_D_P&lt;1&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AJ29.PAD</twSrcSite><twPathDel><twSite>AJ29.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.085</twDelInfo><twComp>AD_DH_D_P&lt;1&gt;</twComp><twBEL>AD_DH_D_P&lt;1&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y13.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y13.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.230</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y13.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y13.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.065</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;1&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.250</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.251</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_D_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AG27.PAD</twSrcSite><twPathDel><twSite>AG27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.116</twDelInfo><twComp>AD_D_CLK_P</twComp><twBEL>AD_D_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y13.CLKB</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twFalling">0.888</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twComp></twPathDel><twLogDel>1.561</twLogDel><twRouteDel>1.272</twRouteDel><twTotDel>2.833</twTotDel><twPctLog>55.1</twPctLog><twPctRoute>44.9</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="1020" twConstType="OFFSETINDELAY" ><twConstHead uID="150"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_DH_D_P&lt;4&gt;&quot; OFFSET = IN 0.8387 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_D_CLK_P&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.444</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (ILOGIC_X0Y25.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="1021"><twConstOffIn anchorID="1022" twDataPathType="twDataPathMaxDelay"><twSlack>0.394</twSlack><twSrc BELType="PAD">AD_DH_D_P&lt;4&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twClkDel>1.393</twClkDel><twClkSrc>AD_D_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;4&gt;</twClkDest><twOff>0.838</twOff><twOffSrc>AD_DH_D_P&lt;4&gt;</twOffSrc><twOffDest>AD_D_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_DH_D_P&lt;4&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AH29.PAD</twSrcSite><twPathDel><twSite>AH29.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.632</twDelInfo><twComp>AD_DH_D_P&lt;4&gt;</twComp><twBEL>AD_DH_D_P&lt;4&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y25.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y25.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y25.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y25.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;4&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.811</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.812</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_D_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AG27.PAD</twSrcSite><twPathDel><twSite>AG27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>AD_D_CLK_P</twComp><twBEL>AD_D_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y25.CLK</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twComp></twPathDel><twLogDel>0.900</twLogDel><twRouteDel>0.493</twRouteDel><twTotDel>1.393</twTotDel><twPctLog>64.6</twPctLog><twPctRoute>35.4</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_DH_D_P&lt;4&gt;&quot; OFFSET = IN 0.8387 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_D_CLK_P&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (ILOGIC_X0Y25.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="1023"><twConstOffIn anchorID="1024" twDataPathType="twDataPathMinDelay"><twSlack>0.240</twSlack><twSrc BELType="PAD">AD_DH_D_P&lt;4&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twClkDel>2.822</twClkDel><twClkSrc>AD_D_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;4&gt;</twClkDest><twOff>0.828</twOff><twOffSrc>AD_DH_D_P&lt;4&gt;</twOffSrc><twOffDest>AD_D_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_DH_D_P&lt;4&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AH29.PAD</twSrcSite><twPathDel><twSite>AH29.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.096</twDelInfo><twComp>AD_DH_D_P&lt;4&gt;</twComp><twBEL>AD_DH_D_P&lt;4&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y25.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y25.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.230</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y25.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y25.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.068</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;4&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.258</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.259</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_D_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AG27.PAD</twSrcSite><twPathDel><twSite>AG27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.116</twDelInfo><twComp>AD_D_CLK_P</twComp><twBEL>AD_D_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y25.CLK</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising">0.877</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twComp></twPathDel><twLogDel>1.561</twLogDel><twRouteDel>1.261</twRouteDel><twTotDel>2.822</twTotDel><twPctLog>55.3</twPctLog><twPctRoute>44.7</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="1025" twConstType="OFFSETINDELAY" ><twConstHead uID="151"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_DH_D_P&lt;4&gt;&quot; OFFSET = IN 0.8387 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_D_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.445</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (ILOGIC_X0Y25.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="1026"><twConstOffIn anchorID="1027" twDataPathType="twDataPathMaxDelay"><twSlack>0.393</twSlack><twSrc BELType="PAD">AD_DH_D_P&lt;4&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twClkDel>1.393</twClkDel><twClkSrc>AD_D_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;4&gt;</twClkDest><twOff>0.838</twOff><twOffSrc>AD_DH_D_P&lt;4&gt;</twOffSrc><twOffDest>AD_D_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_DH_D_P&lt;4&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AH29.PAD</twSrcSite><twPathDel><twSite>AH29.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.632</twDelInfo><twComp>AD_DH_D_P&lt;4&gt;</twComp><twBEL>AD_DH_D_P&lt;4&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y25.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y25.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y25.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y25.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;4&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.812</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.813</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_D_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AG27.PAD</twSrcSite><twPathDel><twSite>AG27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>AD_D_CLK_P</twComp><twBEL>AD_D_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y25.CLKB</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twFalling">0.352</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twComp></twPathDel><twLogDel>0.900</twLogDel><twRouteDel>0.493</twRouteDel><twTotDel>1.393</twTotDel><twPctLog>64.6</twPctLog><twPctRoute>35.4</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_DH_D_P&lt;4&gt;&quot; OFFSET = IN 0.8387 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_D_CLK_P&quot; &quot;FALLING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (ILOGIC_X0Y25.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="1028"><twConstOffIn anchorID="1029" twDataPathType="twDataPathMinDelay"><twSlack>0.243</twSlack><twSrc BELType="PAD">AD_DH_D_P&lt;4&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twClkDel>2.822</twClkDel><twClkSrc>AD_D_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;4&gt;</twClkDest><twOff>0.828</twOff><twOffSrc>AD_DH_D_P&lt;4&gt;</twOffSrc><twOffDest>AD_D_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_DH_D_P&lt;4&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AH29.PAD</twSrcSite><twPathDel><twSite>AH29.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.096</twDelInfo><twComp>AD_DH_D_P&lt;4&gt;</twComp><twBEL>AD_DH_D_P&lt;4&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y25.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y25.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.230</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y25.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y25.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.065</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;4&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.261</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.262</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_D_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AG27.PAD</twSrcSite><twPathDel><twSite>AG27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.116</twDelInfo><twComp>AD_D_CLK_P</twComp><twBEL>AD_D_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y25.CLKB</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twFalling">0.877</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twComp></twPathDel><twLogDel>1.561</twLogDel><twRouteDel>1.261</twRouteDel><twTotDel>2.822</twTotDel><twPctLog>55.3</twPctLog><twPctRoute>44.7</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="1030" twConstType="OFFSETINDELAY" ><twConstHead uID="152"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_DH_D_P&lt;0&gt;&quot; OFFSET = IN 0.814 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_D_CLK_P&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.432</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (ILOGIC_X0Y19.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="1031"><twConstOffIn anchorID="1032" twDataPathType="twDataPathMaxDelay"><twSlack>0.382</twSlack><twSrc BELType="PAD">AD_DH_D_P&lt;0&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twClkDel>1.393</twClkDel><twClkSrc>AD_D_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;0&gt;</twClkDest><twOff>0.814</twOff><twOffSrc>AD_DH_D_P&lt;0&gt;</twOffSrc><twOffDest>AD_D_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_DH_D_P&lt;0&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AF30.PAD</twSrcSite><twPathDel><twSite>AF30.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.620</twDelInfo><twComp>AD_DH_D_P&lt;0&gt;</twComp><twBEL>AD_DH_D_P&lt;0&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y19.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y19.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y19.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y19.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.799</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.800</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_D_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AG27.PAD</twSrcSite><twPathDel><twSite>AG27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>AD_D_CLK_P</twComp><twBEL>AD_D_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y19.CLK</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twComp></twPathDel><twLogDel>0.900</twLogDel><twRouteDel>0.493</twRouteDel><twTotDel>1.393</twTotDel><twPctLog>64.6</twPctLog><twPctRoute>35.4</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_DH_D_P&lt;0&gt;&quot; OFFSET = IN 0.814 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_D_CLK_P&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (ILOGIC_X0Y19.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="1033"><twConstOffIn anchorID="1034" twDataPathType="twDataPathMinDelay"><twSlack>0.253</twSlack><twSrc BELType="PAD">AD_DH_D_P&lt;0&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twClkDel>2.822</twClkDel><twClkSrc>AD_D_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;0&gt;</twClkDest><twOff>0.852</twOff><twOffSrc>AD_DH_D_P&lt;0&gt;</twOffSrc><twOffDest>AD_D_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_DH_D_P&lt;0&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AF30.PAD</twSrcSite><twPathDel><twSite>AF30.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.085</twDelInfo><twComp>AD_DH_D_P&lt;0&gt;</twComp><twBEL>AD_DH_D_P&lt;0&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y19.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y19.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.230</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y19.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y19.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.068</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.247</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.248</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_D_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AG27.PAD</twSrcSite><twPathDel><twSite>AG27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.116</twDelInfo><twComp>AD_D_CLK_P</twComp><twBEL>AD_D_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y19.CLK</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising">0.877</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twComp></twPathDel><twLogDel>1.561</twLogDel><twRouteDel>1.261</twRouteDel><twTotDel>2.822</twTotDel><twPctLog>55.3</twPctLog><twPctRoute>44.7</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="1035" twConstType="OFFSETINDELAY" ><twConstHead uID="153"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_DH_D_P&lt;0&gt;&quot; OFFSET = IN 0.814 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_D_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.433</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (ILOGIC_X0Y19.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="1036"><twConstOffIn anchorID="1037" twDataPathType="twDataPathMaxDelay"><twSlack>0.381</twSlack><twSrc BELType="PAD">AD_DH_D_P&lt;0&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twClkDel>1.393</twClkDel><twClkSrc>AD_D_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;0&gt;</twClkDest><twOff>0.814</twOff><twOffSrc>AD_DH_D_P&lt;0&gt;</twOffSrc><twOffDest>AD_D_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_DH_D_P&lt;0&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AF30.PAD</twSrcSite><twPathDel><twSite>AF30.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.620</twDelInfo><twComp>AD_DH_D_P&lt;0&gt;</twComp><twBEL>AD_DH_D_P&lt;0&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y19.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y19.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y19.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y19.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.800</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.801</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_D_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AG27.PAD</twSrcSite><twPathDel><twSite>AG27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>AD_D_CLK_P</twComp><twBEL>AD_D_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y19.CLKB</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twFalling">0.352</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twComp></twPathDel><twLogDel>0.900</twLogDel><twRouteDel>0.493</twRouteDel><twTotDel>1.393</twTotDel><twPctLog>64.6</twPctLog><twPctRoute>35.4</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_DH_D_P&lt;0&gt;&quot; OFFSET = IN 0.814 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_D_CLK_P&quot; &quot;FALLING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (ILOGIC_X0Y19.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="1038"><twConstOffIn anchorID="1039" twDataPathType="twDataPathMinDelay"><twSlack>0.256</twSlack><twSrc BELType="PAD">AD_DH_D_P&lt;0&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twClkDel>2.822</twClkDel><twClkSrc>AD_D_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;0&gt;</twClkDest><twOff>0.852</twOff><twOffSrc>AD_DH_D_P&lt;0&gt;</twOffSrc><twOffDest>AD_D_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_DH_D_P&lt;0&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AF30.PAD</twSrcSite><twPathDel><twSite>AF30.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.085</twDelInfo><twComp>AD_DH_D_P&lt;0&gt;</twComp><twBEL>AD_DH_D_P&lt;0&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y19.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y19.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.230</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y19.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y19.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.065</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.250</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.251</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_D_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AG27.PAD</twSrcSite><twPathDel><twSite>AG27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.116</twDelInfo><twComp>AD_D_CLK_P</twComp><twBEL>AD_D_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y19.CLKB</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twFalling">0.877</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twComp></twPathDel><twLogDel>1.561</twLogDel><twRouteDel>1.261</twRouteDel><twTotDel>2.822</twTotDel><twPctLog>55.3</twPctLog><twPctRoute>44.7</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="1040" twConstType="OFFSETINDELAY" ><twConstHead uID="154"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_DL_D_P&lt;6&gt;&quot; OFFSET = IN 0.9072 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_D_CLK_P&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.546</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (ILOGIC_X0Y3.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="1041"><twConstOffIn anchorID="1042" twDataPathType="twDataPathMaxDelay"><twSlack>0.361</twSlack><twSrc BELType="PAD">AD_DL_D_P&lt;6&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twClkDel>1.403</twClkDel><twClkSrc>AD_D_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_L&lt;6&gt;</twClkDest><twOff>0.907</twOff><twOffSrc>AD_DL_D_P&lt;6&gt;</twOffSrc><twOffDest>AD_D_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_DL_D_P&lt;6&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AP32.PAD</twSrcSite><twPathDel><twSite>AP32.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.656</twDelInfo><twComp>AD_DL_D_P&lt;6&gt;</twComp><twBEL>AD_DL_D_P&lt;6&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y3.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/adc_buf_o&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y3.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.170</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y3.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/adc_delay_o&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y3.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_L&lt;6&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.923</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.924</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_D_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AG27.PAD</twSrcSite><twPathDel><twSite>AG27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>AD_D_CLK_P</twComp><twBEL>AD_D_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y3.CLK</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising">0.362</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twComp></twPathDel><twLogDel>0.900</twLogDel><twRouteDel>0.503</twRouteDel><twTotDel>1.403</twTotDel><twPctLog>64.1</twPctLog><twPctRoute>35.9</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_DL_D_P&lt;6&gt;&quot; OFFSET = IN 0.9072 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_D_CLK_P&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (ILOGIC_X0Y3.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="1043"><twConstOffIn anchorID="1044" twDataPathType="twDataPathMinDelay"><twSlack>0.248</twSlack><twSrc BELType="PAD">AD_DL_D_P&lt;6&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twClkDel>2.833</twClkDel><twClkSrc>AD_D_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_L&lt;6&gt;</twClkDest><twOff>0.759</twOff><twOffSrc>AD_DL_D_P&lt;6&gt;</twOffSrc><twOffDest>AD_D_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_DL_D_P&lt;6&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AP32.PAD</twSrcSite><twPathDel><twSite>AP32.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.116</twDelInfo><twComp>AD_DL_D_P&lt;6&gt;</twComp><twBEL>AD_DL_D_P&lt;6&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y3.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/adc_buf_o&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y3.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.298</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y3.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/adc_delay_o&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y3.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.068</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_L&lt;6&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.346</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.347</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_D_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AG27.PAD</twSrcSite><twPathDel><twSite>AG27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.116</twDelInfo><twComp>AD_D_CLK_P</twComp><twBEL>AD_D_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y3.CLK</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising">0.888</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twComp></twPathDel><twLogDel>1.561</twLogDel><twRouteDel>1.272</twRouteDel><twTotDel>2.833</twTotDel><twPctLog>55.1</twPctLog><twPctRoute>44.9</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="1045" twConstType="OFFSETINDELAY" ><twConstHead uID="155"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_DL_D_P&lt;6&gt;&quot; OFFSET = IN 0.9072 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_D_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.547</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (ILOGIC_X0Y3.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="1046"><twConstOffIn anchorID="1047" twDataPathType="twDataPathMaxDelay"><twSlack>0.360</twSlack><twSrc BELType="PAD">AD_DL_D_P&lt;6&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twClkDel>1.403</twClkDel><twClkSrc>AD_D_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_L&lt;6&gt;</twClkDest><twOff>0.907</twOff><twOffSrc>AD_DL_D_P&lt;6&gt;</twOffSrc><twOffDest>AD_D_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_DL_D_P&lt;6&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AP32.PAD</twSrcSite><twPathDel><twSite>AP32.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.656</twDelInfo><twComp>AD_DL_D_P&lt;6&gt;</twComp><twBEL>AD_DL_D_P&lt;6&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y3.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/adc_buf_o&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y3.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.170</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y3.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/adc_delay_o&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y3.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_L&lt;6&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.924</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.925</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_D_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AG27.PAD</twSrcSite><twPathDel><twSite>AG27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>AD_D_CLK_P</twComp><twBEL>AD_D_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y3.CLKB</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twFalling">0.362</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twComp></twPathDel><twLogDel>0.900</twLogDel><twRouteDel>0.503</twRouteDel><twTotDel>1.403</twTotDel><twPctLog>64.1</twPctLog><twPctRoute>35.9</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_DL_D_P&lt;6&gt;&quot; OFFSET = IN 0.9072 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_D_CLK_P&quot; &quot;FALLING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (ILOGIC_X0Y3.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="1048"><twConstOffIn anchorID="1049" twDataPathType="twDataPathMinDelay"><twSlack>0.251</twSlack><twSrc BELType="PAD">AD_DL_D_P&lt;6&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twClkDel>2.833</twClkDel><twClkSrc>AD_D_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_L&lt;6&gt;</twClkDest><twOff>0.759</twOff><twOffSrc>AD_DL_D_P&lt;6&gt;</twOffSrc><twOffDest>AD_D_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_DL_D_P&lt;6&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AP32.PAD</twSrcSite><twPathDel><twSite>AP32.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.116</twDelInfo><twComp>AD_DL_D_P&lt;6&gt;</twComp><twBEL>AD_DL_D_P&lt;6&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y3.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/adc_buf_o&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y3.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.298</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y3.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/adc_delay_o&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y3.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.065</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_L&lt;6&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.349</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.350</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_D_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AG27.PAD</twSrcSite><twPathDel><twSite>AG27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.116</twDelInfo><twComp>AD_D_CLK_P</twComp><twBEL>AD_D_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y3.CLKB</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twFalling">0.888</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twComp></twPathDel><twLogDel>1.561</twLogDel><twRouteDel>1.272</twRouteDel><twTotDel>2.833</twTotDel><twPctLog>55.1</twPctLog><twPctRoute>44.9</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="1050" twConstType="OFFSETINDELAY" ><twConstHead uID="156"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_DL_D_P&lt;0&gt;&quot; OFFSET = IN 0.8769 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_D_CLK_P&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.576</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (ILOGIC_X0Y23.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="1051"><twConstOffIn anchorID="1052" twDataPathType="twDataPathMaxDelay"><twSlack>0.300</twSlack><twSrc BELType="PAD">AD_DL_D_P&lt;0&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twClkDel>1.393</twClkDel><twClkSrc>AD_D_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_L&lt;0&gt;</twClkDest><twOff>0.876</twOff><twOffSrc>AD_DL_D_P&lt;0&gt;</twOffSrc><twOffDest>AD_D_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_DL_D_P&lt;0&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AN33.PAD</twSrcSite><twPathDel><twSite>AN33.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>AD_DL_D_P&lt;0&gt;</twComp><twBEL>AD_DL_D_P&lt;0&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y23.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/adc_buf_o&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y23.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.170</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y23.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/adc_delay_o&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y23.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_L&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.943</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.944</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_D_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AG27.PAD</twSrcSite><twPathDel><twSite>AG27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>AD_D_CLK_P</twComp><twBEL>AD_D_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y23.CLK</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twComp></twPathDel><twLogDel>0.900</twLogDel><twRouteDel>0.493</twRouteDel><twTotDel>1.393</twTotDel><twPctLog>64.6</twPctLog><twPctRoute>35.4</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_DL_D_P&lt;0&gt;&quot; OFFSET = IN 0.8769 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_D_CLK_P&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (ILOGIC_X0Y23.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="1053"><twConstOffIn anchorID="1054" twDataPathType="twDataPathMinDelay"><twSlack>0.308</twSlack><twSrc BELType="PAD">AD_DL_D_P&lt;0&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twClkDel>2.822</twClkDel><twClkSrc>AD_D_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_L&lt;0&gt;</twClkDest><twOff>0.790</twOff><twOffSrc>AD_DL_D_P&lt;0&gt;</twOffSrc><twOffDest>AD_D_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_DL_D_P&lt;0&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AN33.PAD</twSrcSite><twPathDel><twSite>AN33.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.134</twDelInfo><twComp>AD_DL_D_P&lt;0&gt;</twComp><twBEL>AD_DL_D_P&lt;0&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y23.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/adc_buf_o&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y23.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.298</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y23.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/adc_delay_o&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y23.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.068</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_L&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.364</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.365</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_D_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AG27.PAD</twSrcSite><twPathDel><twSite>AG27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.116</twDelInfo><twComp>AD_D_CLK_P</twComp><twBEL>AD_D_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y23.CLK</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising">0.877</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twComp></twPathDel><twLogDel>1.561</twLogDel><twRouteDel>1.261</twRouteDel><twTotDel>2.822</twTotDel><twPctLog>55.3</twPctLog><twPctRoute>44.7</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="1055" twConstType="OFFSETINDELAY" ><twConstHead uID="157"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_DL_D_P&lt;0&gt;&quot; OFFSET = IN 0.8769 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_D_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.577</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (ILOGIC_X0Y23.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="1056"><twConstOffIn anchorID="1057" twDataPathType="twDataPathMaxDelay"><twSlack>0.299</twSlack><twSrc BELType="PAD">AD_DL_D_P&lt;0&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twClkDel>1.393</twClkDel><twClkSrc>AD_D_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_L&lt;0&gt;</twClkDest><twOff>0.876</twOff><twOffSrc>AD_DL_D_P&lt;0&gt;</twOffSrc><twOffDest>AD_D_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_DL_D_P&lt;0&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AN33.PAD</twSrcSite><twPathDel><twSite>AN33.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>AD_DL_D_P&lt;0&gt;</twComp><twBEL>AD_DL_D_P&lt;0&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y23.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/adc_buf_o&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y23.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.170</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y23.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/adc_delay_o&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y23.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_L&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.944</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.945</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_D_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AG27.PAD</twSrcSite><twPathDel><twSite>AG27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>AD_D_CLK_P</twComp><twBEL>AD_D_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y23.CLKB</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twFalling">0.352</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twComp></twPathDel><twLogDel>0.900</twLogDel><twRouteDel>0.493</twRouteDel><twTotDel>1.393</twTotDel><twPctLog>64.6</twPctLog><twPctRoute>35.4</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_DL_D_P&lt;0&gt;&quot; OFFSET = IN 0.8769 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_D_CLK_P&quot; &quot;FALLING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (ILOGIC_X0Y23.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="1058"><twConstOffIn anchorID="1059" twDataPathType="twDataPathMinDelay"><twSlack>0.311</twSlack><twSrc BELType="PAD">AD_DL_D_P&lt;0&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twClkDel>2.822</twClkDel><twClkSrc>AD_D_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_L&lt;0&gt;</twClkDest><twOff>0.790</twOff><twOffSrc>AD_DL_D_P&lt;0&gt;</twOffSrc><twOffDest>AD_D_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_DL_D_P&lt;0&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AN33.PAD</twSrcSite><twPathDel><twSite>AN33.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.134</twDelInfo><twComp>AD_DL_D_P&lt;0&gt;</twComp><twBEL>AD_DL_D_P&lt;0&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y23.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/adc_buf_o&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y23.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.298</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y23.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/adc_delay_o&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y23.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.065</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_L&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.367</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.368</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_D_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AG27.PAD</twSrcSite><twPathDel><twSite>AG27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.116</twDelInfo><twComp>AD_D_CLK_P</twComp><twBEL>AD_D_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y23.CLKB</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twFalling">0.877</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twComp></twPathDel><twLogDel>1.561</twLogDel><twRouteDel>1.261</twRouteDel><twTotDel>2.822</twTotDel><twPctLog>55.3</twPctLog><twPctRoute>44.7</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="1060" twConstType="OFFSETINDELAY" ><twConstHead uID="158"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_DL_D_P&lt;7&gt;&quot; OFFSET = IN 0.8629 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_D_CLK_P&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.477</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (ILOGIC_X0Y27.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="1061"><twConstOffIn anchorID="1062" twDataPathType="twDataPathMaxDelay"><twSlack>0.385</twSlack><twSrc BELType="PAD">AD_DL_D_P&lt;7&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twClkDel>1.393</twClkDel><twClkSrc>AD_D_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_L&lt;7&gt;</twClkDest><twOff>0.862</twOff><twOffSrc>AD_DL_D_P&lt;7&gt;</twOffSrc><twOffDest>AD_D_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_DL_D_P&lt;7&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AL34.PAD</twSrcSite><twPathDel><twSite>AL34.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.665</twDelInfo><twComp>AD_DL_D_P&lt;7&gt;</twComp><twBEL>AD_DL_D_P&lt;7&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y27.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/adc_buf_o&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y27.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y27.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/adc_delay_o&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y27.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_L&lt;7&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.844</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.845</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_D_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AG27.PAD</twSrcSite><twPathDel><twSite>AG27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>AD_D_CLK_P</twComp><twBEL>AD_D_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y27.CLK</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twComp></twPathDel><twLogDel>0.900</twLogDel><twRouteDel>0.493</twRouteDel><twTotDel>1.393</twTotDel><twPctLog>64.6</twPctLog><twPctRoute>35.4</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_DL_D_P&lt;7&gt;&quot; OFFSET = IN 0.8629 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_D_CLK_P&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (ILOGIC_X0Y27.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="1063"><twConstOffIn anchorID="1064" twDataPathType="twDataPathMinDelay"><twSlack>0.233</twSlack><twSrc BELType="PAD">AD_DL_D_P&lt;7&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twClkDel>2.833</twClkDel><twClkSrc>AD_D_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_L&lt;7&gt;</twClkDest><twOff>0.804</twOff><twOffSrc>AD_DL_D_P&lt;7&gt;</twOffSrc><twOffDest>AD_D_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_DL_D_P&lt;7&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AL34.PAD</twSrcSite><twPathDel><twSite>AL34.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.124</twDelInfo><twComp>AD_DL_D_P&lt;7&gt;</twComp><twBEL>AD_DL_D_P&lt;7&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y27.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/adc_buf_o&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y27.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.230</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y27.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/adc_delay_o&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y27.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.068</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_L&lt;7&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.286</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.287</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_D_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AG27.PAD</twSrcSite><twPathDel><twSite>AG27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.116</twDelInfo><twComp>AD_D_CLK_P</twComp><twBEL>AD_D_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y27.CLK</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising">0.888</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twComp></twPathDel><twLogDel>1.561</twLogDel><twRouteDel>1.272</twRouteDel><twTotDel>2.833</twTotDel><twPctLog>55.1</twPctLog><twPctRoute>44.9</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="1065" twConstType="OFFSETINDELAY" ><twConstHead uID="159"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_DL_D_P&lt;7&gt;&quot; OFFSET = IN 0.8629 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_D_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.478</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (ILOGIC_X0Y27.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="1066"><twConstOffIn anchorID="1067" twDataPathType="twDataPathMaxDelay"><twSlack>0.384</twSlack><twSrc BELType="PAD">AD_DL_D_P&lt;7&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twClkDel>1.393</twClkDel><twClkSrc>AD_D_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_L&lt;7&gt;</twClkDest><twOff>0.862</twOff><twOffSrc>AD_DL_D_P&lt;7&gt;</twOffSrc><twOffDest>AD_D_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_DL_D_P&lt;7&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AL34.PAD</twSrcSite><twPathDel><twSite>AL34.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.665</twDelInfo><twComp>AD_DL_D_P&lt;7&gt;</twComp><twBEL>AD_DL_D_P&lt;7&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y27.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/adc_buf_o&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y27.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y27.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/adc_delay_o&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y27.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_L&lt;7&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.845</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.846</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_D_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AG27.PAD</twSrcSite><twPathDel><twSite>AG27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>AD_D_CLK_P</twComp><twBEL>AD_D_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y27.CLKB</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twFalling">0.352</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twComp></twPathDel><twLogDel>0.900</twLogDel><twRouteDel>0.493</twRouteDel><twTotDel>1.393</twTotDel><twPctLog>64.6</twPctLog><twPctRoute>35.4</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_DL_D_P&lt;7&gt;&quot; OFFSET = IN 0.8629 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_D_CLK_P&quot; &quot;FALLING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (ILOGIC_X0Y27.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="1068"><twConstOffIn anchorID="1069" twDataPathType="twDataPathMinDelay"><twSlack>0.236</twSlack><twSrc BELType="PAD">AD_DL_D_P&lt;7&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twClkDel>2.833</twClkDel><twClkSrc>AD_D_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_L&lt;7&gt;</twClkDest><twOff>0.804</twOff><twOffSrc>AD_DL_D_P&lt;7&gt;</twOffSrc><twOffDest>AD_D_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_DL_D_P&lt;7&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AL34.PAD</twSrcSite><twPathDel><twSite>AL34.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.124</twDelInfo><twComp>AD_DL_D_P&lt;7&gt;</twComp><twBEL>AD_DL_D_P&lt;7&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y27.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/adc_buf_o&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y27.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.230</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y27.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/adc_delay_o&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y27.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.065</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_L&lt;7&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.289</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.290</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_D_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AG27.PAD</twSrcSite><twPathDel><twSite>AG27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.116</twDelInfo><twComp>AD_D_CLK_P</twComp><twBEL>AD_D_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y27.CLKB</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twFalling">0.888</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twComp></twPathDel><twLogDel>1.561</twLogDel><twRouteDel>1.272</twRouteDel><twTotDel>2.833</twTotDel><twPctLog>55.1</twPctLog><twPctRoute>44.9</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="1070" twConstType="OFFSETINDELAY" ><twConstHead uID="160"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_DL_D_P&lt;4&gt;&quot; OFFSET = IN 0.9035 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_D_CLK_P&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.530</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (ILOGIC_X0Y15.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="1071"><twConstOffIn anchorID="1072" twDataPathType="twDataPathMaxDelay"><twSlack>0.373</twSlack><twSrc BELType="PAD">AD_DL_D_P&lt;4&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twClkDel>1.393</twClkDel><twClkSrc>AD_D_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_L&lt;4&gt;</twClkDest><twOff>0.903</twOff><twOffSrc>AD_DL_D_P&lt;4&gt;</twOffSrc><twOffDest>AD_D_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_DL_D_P&lt;4&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AJ31.PAD</twSrcSite><twPathDel><twSite>AJ31.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.630</twDelInfo><twComp>AD_DL_D_P&lt;4&gt;</twComp><twBEL>AD_DL_D_P&lt;4&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y15.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/adc_buf_o&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y15.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.170</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y15.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/adc_delay_o&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y15.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_L&lt;4&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.897</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.898</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_D_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AG27.PAD</twSrcSite><twPathDel><twSite>AG27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>AD_D_CLK_P</twComp><twBEL>AD_D_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y15.CLK</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twComp></twPathDel><twLogDel>0.900</twLogDel><twRouteDel>0.493</twRouteDel><twTotDel>1.393</twTotDel><twPctLog>64.6</twPctLog><twPctRoute>35.4</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_DL_D_P&lt;4&gt;&quot; OFFSET = IN 0.9035 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_D_CLK_P&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (ILOGIC_X0Y15.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="1073"><twConstOffIn anchorID="1074" twDataPathType="twDataPathMinDelay"><twSlack>0.241</twSlack><twSrc BELType="PAD">AD_DL_D_P&lt;4&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twClkDel>2.822</twClkDel><twClkSrc>AD_D_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_L&lt;4&gt;</twClkDest><twOff>0.763</twOff><twOffSrc>AD_DL_D_P&lt;4&gt;</twOffSrc><twOffDest>AD_D_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_DL_D_P&lt;4&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AJ31.PAD</twSrcSite><twPathDel><twSite>AJ31.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.094</twDelInfo><twComp>AD_DL_D_P&lt;4&gt;</twComp><twBEL>AD_DL_D_P&lt;4&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y15.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/adc_buf_o&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y15.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.298</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y15.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/adc_delay_o&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y15.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.068</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_L&lt;4&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.324</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.325</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_D_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AG27.PAD</twSrcSite><twPathDel><twSite>AG27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.116</twDelInfo><twComp>AD_D_CLK_P</twComp><twBEL>AD_D_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y15.CLK</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising">0.877</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twComp></twPathDel><twLogDel>1.561</twLogDel><twRouteDel>1.261</twRouteDel><twTotDel>2.822</twTotDel><twPctLog>55.3</twPctLog><twPctRoute>44.7</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="1075" twConstType="OFFSETINDELAY" ><twConstHead uID="161"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_DL_D_P&lt;4&gt;&quot; OFFSET = IN 0.9035 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_D_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.531</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (ILOGIC_X0Y15.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="1076"><twConstOffIn anchorID="1077" twDataPathType="twDataPathMaxDelay"><twSlack>0.372</twSlack><twSrc BELType="PAD">AD_DL_D_P&lt;4&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twClkDel>1.393</twClkDel><twClkSrc>AD_D_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_L&lt;4&gt;</twClkDest><twOff>0.903</twOff><twOffSrc>AD_DL_D_P&lt;4&gt;</twOffSrc><twOffDest>AD_D_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_DL_D_P&lt;4&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AJ31.PAD</twSrcSite><twPathDel><twSite>AJ31.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.630</twDelInfo><twComp>AD_DL_D_P&lt;4&gt;</twComp><twBEL>AD_DL_D_P&lt;4&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y15.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/adc_buf_o&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y15.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.170</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y15.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/adc_delay_o&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y15.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_L&lt;4&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.898</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.899</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_D_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AG27.PAD</twSrcSite><twPathDel><twSite>AG27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>AD_D_CLK_P</twComp><twBEL>AD_D_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y15.CLKB</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twFalling">0.352</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twComp></twPathDel><twLogDel>0.900</twLogDel><twRouteDel>0.493</twRouteDel><twTotDel>1.393</twTotDel><twPctLog>64.6</twPctLog><twPctRoute>35.4</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_DL_D_P&lt;4&gt;&quot; OFFSET = IN 0.9035 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_D_CLK_P&quot; &quot;FALLING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (ILOGIC_X0Y15.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="1078"><twConstOffIn anchorID="1079" twDataPathType="twDataPathMinDelay"><twSlack>0.244</twSlack><twSrc BELType="PAD">AD_DL_D_P&lt;4&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twClkDel>2.822</twClkDel><twClkSrc>AD_D_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_L&lt;4&gt;</twClkDest><twOff>0.763</twOff><twOffSrc>AD_DL_D_P&lt;4&gt;</twOffSrc><twOffDest>AD_D_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_DL_D_P&lt;4&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AJ31.PAD</twSrcSite><twPathDel><twSite>AJ31.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.094</twDelInfo><twComp>AD_DL_D_P&lt;4&gt;</twComp><twBEL>AD_DL_D_P&lt;4&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y15.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/adc_buf_o&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y15.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.298</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y15.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/adc_delay_o&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y15.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.065</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_L&lt;4&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.327</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.328</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_D_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AG27.PAD</twSrcSite><twPathDel><twSite>AG27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.116</twDelInfo><twComp>AD_D_CLK_P</twComp><twBEL>AD_D_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y15.CLKB</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twFalling">0.877</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twComp></twPathDel><twLogDel>1.561</twLogDel><twRouteDel>1.261</twRouteDel><twTotDel>2.822</twTotDel><twPctLog>55.3</twPctLog><twPctRoute>44.7</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="1080" twConstType="OFFSETINDELAY" ><twConstHead uID="162"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_DL_D_P&lt;5&gt;&quot; OFFSET = IN 0.8983 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_D_CLK_P&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.549</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (ILOGIC_X0Y35.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="1081"><twConstOffIn anchorID="1082" twDataPathType="twDataPathMaxDelay"><twSlack>0.349</twSlack><twSrc BELType="PAD">AD_DL_D_P&lt;5&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twClkDel>1.393</twClkDel><twClkSrc>AD_D_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_L&lt;5&gt;</twClkDest><twOff>0.898</twOff><twOffSrc>AD_DL_D_P&lt;5&gt;</twOffSrc><twOffDest>AD_D_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_DL_D_P&lt;5&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AH33.PAD</twSrcSite><twPathDel><twSite>AH33.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.649</twDelInfo><twComp>AD_DL_D_P&lt;5&gt;</twComp><twBEL>AD_DL_D_P&lt;5&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y35.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/adc_buf_o&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y35.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.170</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y35.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/adc_delay_o&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y35.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_L&lt;5&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.916</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.917</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_D_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AG27.PAD</twSrcSite><twPathDel><twSite>AG27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>AD_D_CLK_P</twComp><twBEL>AD_D_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y35.CLK</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twComp></twPathDel><twLogDel>0.900</twLogDel><twRouteDel>0.493</twRouteDel><twTotDel>1.393</twTotDel><twPctLog>64.6</twPctLog><twPctRoute>35.4</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_DL_D_P&lt;5&gt;&quot; OFFSET = IN 0.8983 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_D_CLK_P&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (ILOGIC_X0Y35.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="1083"><twConstOffIn anchorID="1084" twDataPathType="twDataPathMinDelay"><twSlack>0.251</twSlack><twSrc BELType="PAD">AD_DL_D_P&lt;5&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twClkDel>2.833</twClkDel><twClkSrc>AD_D_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_L&lt;5&gt;</twClkDest><twOff>0.768</twOff><twOffSrc>AD_DL_D_P&lt;5&gt;</twOffSrc><twOffDest>AD_D_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_DL_D_P&lt;5&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AH33.PAD</twSrcSite><twPathDel><twSite>AH33.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.110</twDelInfo><twComp>AD_DL_D_P&lt;5&gt;</twComp><twBEL>AD_DL_D_P&lt;5&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y35.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/adc_buf_o&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y35.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.298</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y35.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/adc_delay_o&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y35.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.068</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_L&lt;5&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.340</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.341</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_D_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AG27.PAD</twSrcSite><twPathDel><twSite>AG27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.116</twDelInfo><twComp>AD_D_CLK_P</twComp><twBEL>AD_D_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y35.CLK</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising">0.888</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twComp></twPathDel><twLogDel>1.561</twLogDel><twRouteDel>1.272</twRouteDel><twTotDel>2.833</twTotDel><twPctLog>55.1</twPctLog><twPctRoute>44.9</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="1085" twConstType="OFFSETINDELAY" ><twConstHead uID="163"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_DL_D_P&lt;5&gt;&quot; OFFSET = IN 0.8983 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_D_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.550</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (ILOGIC_X0Y35.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="1086"><twConstOffIn anchorID="1087" twDataPathType="twDataPathMaxDelay"><twSlack>0.348</twSlack><twSrc BELType="PAD">AD_DL_D_P&lt;5&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twClkDel>1.393</twClkDel><twClkSrc>AD_D_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_L&lt;5&gt;</twClkDest><twOff>0.898</twOff><twOffSrc>AD_DL_D_P&lt;5&gt;</twOffSrc><twOffDest>AD_D_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_DL_D_P&lt;5&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AH33.PAD</twSrcSite><twPathDel><twSite>AH33.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.649</twDelInfo><twComp>AD_DL_D_P&lt;5&gt;</twComp><twBEL>AD_DL_D_P&lt;5&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y35.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/adc_buf_o&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y35.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.170</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y35.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/adc_delay_o&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y35.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_L&lt;5&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.917</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.918</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_D_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AG27.PAD</twSrcSite><twPathDel><twSite>AG27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>AD_D_CLK_P</twComp><twBEL>AD_D_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y35.CLKB</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twFalling">0.352</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twComp></twPathDel><twLogDel>0.900</twLogDel><twRouteDel>0.493</twRouteDel><twTotDel>1.393</twTotDel><twPctLog>64.6</twPctLog><twPctRoute>35.4</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_DL_D_P&lt;5&gt;&quot; OFFSET = IN 0.8983 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_D_CLK_P&quot; &quot;FALLING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (ILOGIC_X0Y35.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="1088"><twConstOffIn anchorID="1089" twDataPathType="twDataPathMinDelay"><twSlack>0.254</twSlack><twSrc BELType="PAD">AD_DL_D_P&lt;5&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twClkDel>2.833</twClkDel><twClkSrc>AD_D_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_L&lt;5&gt;</twClkDest><twOff>0.768</twOff><twOffSrc>AD_DL_D_P&lt;5&gt;</twOffSrc><twOffDest>AD_D_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_DL_D_P&lt;5&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AH33.PAD</twSrcSite><twPathDel><twSite>AH33.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.110</twDelInfo><twComp>AD_DL_D_P&lt;5&gt;</twComp><twBEL>AD_DL_D_P&lt;5&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y35.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/adc_buf_o&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y35.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.298</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y35.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/adc_delay_o&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y35.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.065</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_L&lt;5&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.343</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.344</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_D_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AG27.PAD</twSrcSite><twPathDel><twSite>AG27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.116</twDelInfo><twComp>AD_D_CLK_P</twComp><twBEL>AD_D_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y35.CLKB</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twFalling">0.888</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twComp></twPathDel><twLogDel>1.561</twLogDel><twRouteDel>1.272</twRouteDel><twTotDel>2.833</twTotDel><twPctLog>55.1</twPctLog><twPctRoute>44.9</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="1090" twConstType="OFFSETINDELAY" ><twConstHead uID="164"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_DL_D_P&lt;3&gt;&quot; OFFSET = IN 0.8862 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_D_CLK_P&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.501</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (ILOGIC_X0Y29.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="1091"><twConstOffIn anchorID="1092" twDataPathType="twDataPathMaxDelay"><twSlack>0.385</twSlack><twSrc BELType="PAD">AD_DL_D_P&lt;3&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twClkDel>1.393</twClkDel><twClkSrc>AD_D_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_L&lt;3&gt;</twClkDest><twOff>0.886</twOff><twOffSrc>AD_DL_D_P&lt;3&gt;</twOffSrc><twOffDest>AD_D_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_DL_D_P&lt;3&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AF28.PAD</twSrcSite><twPathDel><twSite>AF28.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.601</twDelInfo><twComp>AD_DL_D_P&lt;3&gt;</twComp><twBEL>AD_DL_D_P&lt;3&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y29.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/adc_buf_o&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y29.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.170</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y29.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/adc_delay_o&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y29.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_L&lt;3&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.868</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.869</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_D_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AG27.PAD</twSrcSite><twPathDel><twSite>AG27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>AD_D_CLK_P</twComp><twBEL>AD_D_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y29.CLK</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twComp></twPathDel><twLogDel>0.900</twLogDel><twRouteDel>0.493</twRouteDel><twTotDel>1.393</twTotDel><twPctLog>64.6</twPctLog><twPctRoute>35.4</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_DL_D_P&lt;3&gt;&quot; OFFSET = IN 0.8862 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_D_CLK_P&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (ILOGIC_X0Y29.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="1093"><twConstOffIn anchorID="1094" twDataPathType="twDataPathMinDelay"><twSlack>0.222</twSlack><twSrc BELType="PAD">AD_DL_D_P&lt;3&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twClkDel>2.833</twClkDel><twClkSrc>AD_D_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_L&lt;3&gt;</twClkDest><twOff>0.780</twOff><twOffSrc>AD_DL_D_P&lt;3&gt;</twOffSrc><twOffDest>AD_D_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_DL_D_P&lt;3&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AF28.PAD</twSrcSite><twPathDel><twSite>AF28.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.069</twDelInfo><twComp>AD_DL_D_P&lt;3&gt;</twComp><twBEL>AD_DL_D_P&lt;3&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y29.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/adc_buf_o&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y29.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.298</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y29.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/adc_delay_o&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y29.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.068</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_L&lt;3&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.299</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.300</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_D_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AG27.PAD</twSrcSite><twPathDel><twSite>AG27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.116</twDelInfo><twComp>AD_D_CLK_P</twComp><twBEL>AD_D_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y29.CLK</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising">0.888</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twComp></twPathDel><twLogDel>1.561</twLogDel><twRouteDel>1.272</twRouteDel><twTotDel>2.833</twTotDel><twPctLog>55.1</twPctLog><twPctRoute>44.9</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="1095" twConstType="OFFSETINDELAY" ><twConstHead uID="165"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_DL_D_P&lt;3&gt;&quot; OFFSET = IN 0.8862 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_D_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.502</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (ILOGIC_X0Y29.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="1096"><twConstOffIn anchorID="1097" twDataPathType="twDataPathMaxDelay"><twSlack>0.384</twSlack><twSrc BELType="PAD">AD_DL_D_P&lt;3&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twClkDel>1.393</twClkDel><twClkSrc>AD_D_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_L&lt;3&gt;</twClkDest><twOff>0.886</twOff><twOffSrc>AD_DL_D_P&lt;3&gt;</twOffSrc><twOffDest>AD_D_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_DL_D_P&lt;3&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AF28.PAD</twSrcSite><twPathDel><twSite>AF28.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.601</twDelInfo><twComp>AD_DL_D_P&lt;3&gt;</twComp><twBEL>AD_DL_D_P&lt;3&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y29.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/adc_buf_o&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y29.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.170</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y29.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/adc_delay_o&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y29.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_L&lt;3&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.869</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.870</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_D_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AG27.PAD</twSrcSite><twPathDel><twSite>AG27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>AD_D_CLK_P</twComp><twBEL>AD_D_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y29.CLKB</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twFalling">0.352</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twComp></twPathDel><twLogDel>0.900</twLogDel><twRouteDel>0.493</twRouteDel><twTotDel>1.393</twTotDel><twPctLog>64.6</twPctLog><twPctRoute>35.4</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_DL_D_P&lt;3&gt;&quot; OFFSET = IN 0.8862 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_D_CLK_P&quot; &quot;FALLING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (ILOGIC_X0Y29.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="1098"><twConstOffIn anchorID="1099" twDataPathType="twDataPathMinDelay"><twSlack>0.225</twSlack><twSrc BELType="PAD">AD_DL_D_P&lt;3&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twClkDel>2.833</twClkDel><twClkSrc>AD_D_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_L&lt;3&gt;</twClkDest><twOff>0.780</twOff><twOffSrc>AD_DL_D_P&lt;3&gt;</twOffSrc><twOffDest>AD_D_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_DL_D_P&lt;3&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AF28.PAD</twSrcSite><twPathDel><twSite>AF28.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.069</twDelInfo><twComp>AD_DL_D_P&lt;3&gt;</twComp><twBEL>AD_DL_D_P&lt;3&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y29.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/adc_buf_o&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y29.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.298</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y29.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/adc_delay_o&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y29.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.065</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_L&lt;3&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.302</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.303</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_D_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AG27.PAD</twSrcSite><twPathDel><twSite>AG27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.116</twDelInfo><twComp>AD_D_CLK_P</twComp><twBEL>AD_D_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y29.CLKB</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twFalling">0.888</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twComp></twPathDel><twLogDel>1.561</twLogDel><twRouteDel>1.272</twRouteDel><twTotDel>2.833</twTotDel><twPctLog>55.1</twPctLog><twPctRoute>44.9</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="1100" twConstType="OFFSETINDELAY" ><twConstHead uID="166"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_DL_D_P&lt;2&gt;&quot; OFFSET = IN 0.8772 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_D_CLK_P&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.487</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (ILOGIC_X0Y37.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="1101"><twConstOffIn anchorID="1102" twDataPathType="twDataPathMaxDelay"><twSlack>0.390</twSlack><twSrc BELType="PAD">AD_DL_D_P&lt;2&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twClkDel>1.403</twClkDel><twClkSrc>AD_D_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_L&lt;2&gt;</twClkDest><twOff>0.877</twOff><twOffSrc>AD_DL_D_P&lt;2&gt;</twOffSrc><twOffDest>AD_D_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_DL_D_P&lt;2&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AE27.PAD</twSrcSite><twPathDel><twSite>AE27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.597</twDelInfo><twComp>AD_DL_D_P&lt;2&gt;</twComp><twBEL>AD_DL_D_P&lt;2&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y37.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/adc_buf_o&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y37.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.170</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y37.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/adc_delay_o&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y37.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_L&lt;2&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.864</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.865</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_D_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AG27.PAD</twSrcSite><twPathDel><twSite>AG27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>AD_D_CLK_P</twComp><twBEL>AD_D_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y37.CLK</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising">0.362</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twComp></twPathDel><twLogDel>0.900</twLogDel><twRouteDel>0.503</twRouteDel><twTotDel>1.403</twTotDel><twPctLog>64.1</twPctLog><twPctRoute>35.9</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_DL_D_P&lt;2&gt;&quot; OFFSET = IN 0.8772 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_D_CLK_P&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (ILOGIC_X0Y37.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="1103"><twConstOffIn anchorID="1104" twDataPathType="twDataPathMinDelay"><twSlack>0.228</twSlack><twSrc BELType="PAD">AD_DL_D_P&lt;2&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twClkDel>2.833</twClkDel><twClkSrc>AD_D_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_L&lt;2&gt;</twClkDest><twOff>0.789</twOff><twOffSrc>AD_DL_D_P&lt;2&gt;</twOffSrc><twOffDest>AD_D_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_DL_D_P&lt;2&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AE27.PAD</twSrcSite><twPathDel><twSite>AE27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.066</twDelInfo><twComp>AD_DL_D_P&lt;2&gt;</twComp><twBEL>AD_DL_D_P&lt;2&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y37.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/adc_buf_o&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y37.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.298</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y37.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/adc_delay_o&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y37.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.068</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_L&lt;2&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.296</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.297</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_D_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AG27.PAD</twSrcSite><twPathDel><twSite>AG27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.116</twDelInfo><twComp>AD_D_CLK_P</twComp><twBEL>AD_D_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y37.CLK</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising">0.888</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twComp></twPathDel><twLogDel>1.561</twLogDel><twRouteDel>1.272</twRouteDel><twTotDel>2.833</twTotDel><twPctLog>55.1</twPctLog><twPctRoute>44.9</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="1105" twConstType="OFFSETINDELAY" ><twConstHead uID="167"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_DL_D_P&lt;2&gt;&quot; OFFSET = IN 0.8772 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_D_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.488</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (ILOGIC_X0Y37.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="1106"><twConstOffIn anchorID="1107" twDataPathType="twDataPathMaxDelay"><twSlack>0.389</twSlack><twSrc BELType="PAD">AD_DL_D_P&lt;2&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twClkDel>1.403</twClkDel><twClkSrc>AD_D_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_L&lt;2&gt;</twClkDest><twOff>0.877</twOff><twOffSrc>AD_DL_D_P&lt;2&gt;</twOffSrc><twOffDest>AD_D_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_DL_D_P&lt;2&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AE27.PAD</twSrcSite><twPathDel><twSite>AE27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.597</twDelInfo><twComp>AD_DL_D_P&lt;2&gt;</twComp><twBEL>AD_DL_D_P&lt;2&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y37.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/adc_buf_o&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y37.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.170</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y37.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/adc_delay_o&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y37.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_L&lt;2&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.865</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.866</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_D_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AG27.PAD</twSrcSite><twPathDel><twSite>AG27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>AD_D_CLK_P</twComp><twBEL>AD_D_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y37.CLKB</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twFalling">0.362</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twComp></twPathDel><twLogDel>0.900</twLogDel><twRouteDel>0.503</twRouteDel><twTotDel>1.403</twTotDel><twPctLog>64.1</twPctLog><twPctRoute>35.9</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_DL_D_P&lt;2&gt;&quot; OFFSET = IN 0.8772 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_D_CLK_P&quot; &quot;FALLING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (ILOGIC_X0Y37.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="1108"><twConstOffIn anchorID="1109" twDataPathType="twDataPathMinDelay"><twSlack>0.231</twSlack><twSrc BELType="PAD">AD_DL_D_P&lt;2&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twClkDel>2.833</twClkDel><twClkSrc>AD_D_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_L&lt;2&gt;</twClkDest><twOff>0.789</twOff><twOffSrc>AD_DL_D_P&lt;2&gt;</twOffSrc><twOffDest>AD_D_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_DL_D_P&lt;2&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AE27.PAD</twSrcSite><twPathDel><twSite>AE27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.066</twDelInfo><twComp>AD_DL_D_P&lt;2&gt;</twComp><twBEL>AD_DL_D_P&lt;2&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y37.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/adc_buf_o&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y37.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.298</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y37.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/adc_delay_o&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y37.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.065</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_L&lt;2&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.299</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.300</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_D_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AG27.PAD</twSrcSite><twPathDel><twSite>AG27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.116</twDelInfo><twComp>AD_D_CLK_P</twComp><twBEL>AD_D_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y37.CLKB</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twFalling">0.888</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twComp></twPathDel><twLogDel>1.561</twLogDel><twRouteDel>1.272</twRouteDel><twTotDel>2.833</twTotDel><twPctLog>55.1</twPctLog><twPctRoute>44.9</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="1110" twConstType="OFFSETINDELAY" ><twConstHead uID="168"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_DL_D_P&lt;1&gt;&quot; OFFSET = IN 0.8634 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_D_CLK_P&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.378</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (ILOGIC_X0Y39.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="1111"><twConstOffIn anchorID="1112" twDataPathType="twDataPathMaxDelay"><twSlack>0.485</twSlack><twSrc BELType="PAD">AD_DL_D_P&lt;1&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twClkDel>1.403</twClkDel><twClkSrc>AD_D_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_L&lt;1&gt;</twClkDest><twOff>0.863</twOff><twOffSrc>AD_DL_D_P&lt;1&gt;</twOffSrc><twOffDest>AD_D_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_DL_D_P&lt;1&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AD25.PAD</twSrcSite><twPathDel><twSite>AD25.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.576</twDelInfo><twComp>AD_DL_D_P&lt;1&gt;</twComp><twBEL>AD_DL_D_P&lt;1&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y39.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/adc_buf_o&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y39.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y39.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/adc_delay_o&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y39.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_L&lt;1&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.755</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.756</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_D_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AG27.PAD</twSrcSite><twPathDel><twSite>AG27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>AD_D_CLK_P</twComp><twBEL>AD_D_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y39.CLK</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising">0.362</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twComp></twPathDel><twLogDel>0.900</twLogDel><twRouteDel>0.503</twRouteDel><twTotDel>1.403</twTotDel><twPctLog>64.1</twPctLog><twPctRoute>35.9</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_DL_D_P&lt;1&gt;&quot; OFFSET = IN 0.8634 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_D_CLK_P&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (ILOGIC_X0Y39.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="1113"><twConstOffIn anchorID="1114" twDataPathType="twDataPathMinDelay"><twSlack>0.146</twSlack><twSrc BELType="PAD">AD_DL_D_P&lt;1&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twClkDel>2.843</twClkDel><twClkSrc>AD_D_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_L&lt;1&gt;</twClkDest><twOff>0.803</twOff><twOffSrc>AD_DL_D_P&lt;1&gt;</twOffSrc><twOffDest>AD_D_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_DL_D_P&lt;1&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AD25.PAD</twSrcSite><twPathDel><twSite>AD25.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.048</twDelInfo><twComp>AD_DL_D_P&lt;1&gt;</twComp><twBEL>AD_DL_D_P&lt;1&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y39.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/adc_buf_o&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y39.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.230</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y39.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/adc_delay_o&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y39.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.068</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_L&lt;1&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.210</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.211</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_D_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AG27.PAD</twSrcSite><twPathDel><twSite>AG27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.116</twDelInfo><twComp>AD_D_CLK_P</twComp><twBEL>AD_D_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y39.CLK</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising">0.898</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twComp></twPathDel><twLogDel>1.561</twLogDel><twRouteDel>1.282</twRouteDel><twTotDel>2.843</twTotDel><twPctLog>54.9</twPctLog><twPctRoute>45.1</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="1115" twConstType="OFFSETINDELAY" ><twConstHead uID="169"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_DL_D_P&lt;1&gt;&quot; OFFSET = IN 0.8634 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_D_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.379</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (ILOGIC_X0Y39.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="1116"><twConstOffIn anchorID="1117" twDataPathType="twDataPathMaxDelay"><twSlack>0.484</twSlack><twSrc BELType="PAD">AD_DL_D_P&lt;1&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twClkDel>1.403</twClkDel><twClkSrc>AD_D_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_L&lt;1&gt;</twClkDest><twOff>0.863</twOff><twOffSrc>AD_DL_D_P&lt;1&gt;</twOffSrc><twOffDest>AD_D_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_DL_D_P&lt;1&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AD25.PAD</twSrcSite><twPathDel><twSite>AD25.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.576</twDelInfo><twComp>AD_DL_D_P&lt;1&gt;</twComp><twBEL>AD_DL_D_P&lt;1&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y39.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/adc_buf_o&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y39.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y39.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/adc_delay_o&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y39.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_L&lt;1&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.756</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.757</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_D_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AG27.PAD</twSrcSite><twPathDel><twSite>AG27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>AD_D_CLK_P</twComp><twBEL>AD_D_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y39.CLKB</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twFalling">0.362</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twComp></twPathDel><twLogDel>0.900</twLogDel><twRouteDel>0.503</twRouteDel><twTotDel>1.403</twTotDel><twPctLog>64.1</twPctLog><twPctRoute>35.9</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_DL_D_P&lt;1&gt;&quot; OFFSET = IN 0.8634 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_D_CLK_P&quot; &quot;FALLING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (ILOGIC_X0Y39.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="1118"><twConstOffIn anchorID="1119" twDataPathType="twDataPathMinDelay"><twSlack>0.149</twSlack><twSrc BELType="PAD">AD_DL_D_P&lt;1&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twClkDel>2.843</twClkDel><twClkSrc>AD_D_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_L&lt;1&gt;</twClkDest><twOff>0.803</twOff><twOffSrc>AD_DL_D_P&lt;1&gt;</twOffSrc><twOffDest>AD_D_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_DL_D_P&lt;1&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AD25.PAD</twSrcSite><twPathDel><twSite>AD25.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.048</twDelInfo><twComp>AD_DL_D_P&lt;1&gt;</twComp><twBEL>AD_DL_D_P&lt;1&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y39.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/adc_buf_o&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y39.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.230</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y39.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/adc_delay_o&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y39.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.065</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_L&lt;1&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.213</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.214</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_D_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AG27.PAD</twSrcSite><twPathDel><twSite>AG27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.116</twDelInfo><twComp>AD_D_CLK_P</twComp><twBEL>AD_D_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y39.CLKB</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twFalling">0.898</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twComp></twPathDel><twLogDel>1.561</twLogDel><twRouteDel>1.282</twRouteDel><twTotDel>2.843</twTotDel><twPctLog>54.9</twPctLog><twPctRoute>45.1</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="1120" twConstType="OFFSETINDELAY" ><twConstHead uID="170"><twConstName UCFConstName="" ScopeName="">TIMEGRP &quot;rgmii_rx&quot; OFFSET = IN 1 ns VALID 2 ns BEFORE COMP &quot;rgmii_rxc&quot;         &quot;RISING&quot;;</twConstName><twItemCnt>5</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>5</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.885</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in (ILOGIC_X0Y108.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="1121"><twConstOffIn anchorID="1122" twDataPathType="twDataPathMaxDelay"><twSlack>0.115</twSlack><twSrc BELType="PAD">rgmii_rxd&lt;3&gt;</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in</twDest><twClkDel>1.168</twClkDel><twClkSrc>rgmii_rxc</twClkSrc><twClkDest>U12/v6emac_fifo_block/v6emac_block/gmii_rxd_int&lt;3&gt;</twClkDest><twOff>1.000</twOff><twOffSrc>rgmii_rxd&lt;3&gt;</twOffSrc><twOffDest>rgmii_rxc</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>rgmii_rxd&lt;3&gt;</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in</twDest><twLogLvls>2</twLogLvls><twSrcSite>U27.PAD</twSrcSite><twPathDel><twSite>U27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.353</twDelInfo><twComp>rgmii_rxd&lt;3&gt;</twComp><twBEL>rgmii_rxd&lt;3&gt;</twBEL><twBEL>rgmii_rxd_3_IBUF</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y108.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>rgmii_rxd_3_IBUF</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y108.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.577</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_bus[3].delay_rgmii_rxd</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_bus[3].delay_rgmii_rxd</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y108.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rxd_delay&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y108.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/gmii_rxd_int&lt;3&gt;</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in</twBEL></twPathDel><twLogDel>2.027</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.028</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_clk_bufio</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>rgmii_rxc</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in</twDest><twLogLvls>2</twLogLvls><twSrcSite>T34.PAD</twSrcSite><twPathDel><twSite>T34.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>rgmii_rxc</twComp><twBEL>rgmii_rxc</twBEL><twBEL>rgmii_rxc_IBUF</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y5.I</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.356</twDelInfo><twComp>rgmii_rxc_IBUF</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y5.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/bufio_rgmii_rx_clk</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/bufio_rgmii_rx_clk</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y108.CLK</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_clk_bufio</twComp></twPathDel><twLogDel>0.460</twLogDel><twRouteDel>0.708</twRouteDel><twTotDel>1.168</twTotDel><twPctLog>39.4</twPctLog><twPctRoute>60.6</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in (ILOGIC_X0Y96.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="1123"><twConstOffIn anchorID="1124" twDataPathType="twDataPathMaxDelay"><twSlack>0.117</twSlack><twSrc BELType="PAD">rgmii_rxd&lt;2&gt;</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in</twDest><twClkDel>1.168</twClkDel><twClkSrc>rgmii_rxc</twClkSrc><twClkDest>U12/v6emac_fifo_block/v6emac_block/gmii_rxd_int&lt;2&gt;</twClkDest><twOff>1.000</twOff><twOffSrc>rgmii_rxd&lt;2&gt;</twOffSrc><twOffDest>rgmii_rxc</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>rgmii_rxd&lt;2&gt;</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in</twDest><twLogLvls>2</twLogLvls><twSrcSite>V27.PAD</twSrcSite><twPathDel><twSite>V27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.351</twDelInfo><twComp>rgmii_rxd&lt;2&gt;</twComp><twBEL>rgmii_rxd&lt;2&gt;</twBEL><twBEL>rgmii_rxd_2_IBUF</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y96.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>rgmii_rxd_2_IBUF</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y96.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.577</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_bus[2].delay_rgmii_rxd</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_bus[2].delay_rgmii_rxd</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y96.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rxd_delay&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y96.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/gmii_rxd_int&lt;2&gt;</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in</twBEL></twPathDel><twLogDel>2.025</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.026</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_clk_bufio</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>rgmii_rxc</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in</twDest><twLogLvls>2</twLogLvls><twSrcSite>T34.PAD</twSrcSite><twPathDel><twSite>T34.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>rgmii_rxc</twComp><twBEL>rgmii_rxc</twBEL><twBEL>rgmii_rxc_IBUF</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y5.I</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.356</twDelInfo><twComp>rgmii_rxc_IBUF</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y5.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/bufio_rgmii_rx_clk</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/bufio_rgmii_rx_clk</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y96.CLK</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_clk_bufio</twComp></twPathDel><twLogDel>0.460</twLogDel><twRouteDel>0.708</twRouteDel><twTotDel>1.168</twTotDel><twPctLog>39.4</twPctLog><twPctRoute>60.6</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in (ILOGIC_X0Y84.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="1125"><twConstOffIn anchorID="1126" twDataPathType="twDataPathMaxDelay"><twSlack>0.123</twSlack><twSrc BELType="PAD">rgmii_rxd&lt;0&gt;</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in</twDest><twClkDel>1.168</twClkDel><twClkSrc>rgmii_rxc</twClkSrc><twClkDest>U12/v6emac_fifo_block/v6emac_block/gmii_rxd_int&lt;0&gt;</twClkDest><twOff>1.000</twOff><twOffSrc>rgmii_rxd&lt;0&gt;</twOffSrc><twOffDest>rgmii_rxc</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>rgmii_rxd&lt;0&gt;</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in</twDest><twLogLvls>2</twLogLvls><twSrcSite>Y27.PAD</twSrcSite><twPathDel><twSite>Y27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.345</twDelInfo><twComp>rgmii_rxd&lt;0&gt;</twComp><twBEL>rgmii_rxd&lt;0&gt;</twBEL><twBEL>rgmii_rxd_0_IBUF</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y84.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>rgmii_rxd_0_IBUF</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y84.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.577</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_bus[0].delay_rgmii_rxd</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_bus[0].delay_rgmii_rxd</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y84.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rxd_delay&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y84.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/gmii_rxd_int&lt;0&gt;</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in</twBEL></twPathDel><twLogDel>2.019</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.020</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_clk_bufio</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>rgmii_rxc</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in</twDest><twLogLvls>2</twLogLvls><twSrcSite>T34.PAD</twSrcSite><twPathDel><twSite>T34.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>rgmii_rxc</twComp><twBEL>rgmii_rxc</twBEL><twBEL>rgmii_rxc_IBUF</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y5.I</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.356</twDelInfo><twComp>rgmii_rxc_IBUF</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y5.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/bufio_rgmii_rx_clk</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/bufio_rgmii_rx_clk</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y84.CLK</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_clk_bufio</twComp></twPathDel><twLogDel>0.460</twLogDel><twRouteDel>0.708</twRouteDel><twTotDel>1.168</twTotDel><twPctLog>39.4</twPctLog><twPctRoute>60.6</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TIMEGRP &quot;rgmii_rx&quot; OFFSET = IN 1 ns VALID 2 ns BEFORE COMP &quot;rgmii_rxc&quot;
        &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_ctl_in (ILOGIC_X0Y89.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="1127"><twConstOffIn anchorID="1128" twDataPathType="twDataPathMinDelay"><twSlack>0.011</twSlack><twSrc BELType="PAD">rgmii_rx_ctl</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_ctl_in</twDest><twClkDel>2.882</twClkDel><twClkSrc>rgmii_rxc</twClkSrc><twClkDest>U12/v6emac_fifo_block/v6emac_block/gmii_rx_dv_int</twClkDest><twOff>1.000</twOff><twOffSrc>rgmii_rx_ctl</twOffSrc><twOffDest>rgmii_rxc</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>rgmii_rx_ctl</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_ctl_in</twDest><twLogLvls>2</twLogLvls><twSrcSite>W29.PAD</twSrcSite><twPathDel><twSite>W29.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.662</twDelInfo><twComp>rgmii_rx_ctl</twComp><twBEL>rgmii_rx_ctl</twBEL><twBEL>rgmii_rx_ctl_IBUF</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y89.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>rgmii_rx_ctl_IBUF</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y89.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.323</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/delay_rgmii_rx_ctl</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/delay_rgmii_rx_ctl</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y89.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_ctl_delay</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y89.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.068</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/gmii_rx_dv_int</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_ctl_in</twBEL></twPathDel><twLogDel>1.917</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.918</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_clk_bufio</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>rgmii_rxc</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_ctl_in</twDest><twLogLvls>2</twLogLvls><twSrcSite>T34.PAD</twSrcSite><twPathDel><twSite>T34.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.730</twDelInfo><twComp>rgmii_rxc</twComp><twBEL>rgmii_rxc</twBEL><twBEL>rgmii_rxc_IBUF</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y5.I</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.907</twDelInfo><twComp>rgmii_rxc_IBUF</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y5.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/bufio_rgmii_rx_clk</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/bufio_rgmii_rx_clk</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y89.CLK</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.888</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_clk_bufio</twComp></twPathDel><twLogDel>1.087</twLogDel><twRouteDel>1.795</twRouteDel><twTotDel>2.882</twTotDel><twPctLog>37.7</twPctLog><twPctRoute>62.3</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in (ILOGIC_X0Y83.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="1129"><twConstOffIn anchorID="1130" twDataPathType="twDataPathMinDelay"><twSlack>0.180</twSlack><twSrc BELType="PAD">rgmii_rxd&lt;1&gt;</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in</twDest><twClkDel>2.882</twClkDel><twClkSrc>rgmii_rxc</twClkSrc><twClkDest>U12/v6emac_fifo_block/v6emac_block/gmii_rxd_int&lt;1&gt;</twClkDest><twOff>1.000</twOff><twOffSrc>rgmii_rxd&lt;1&gt;</twOffSrc><twOffDest>rgmii_rxc</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>rgmii_rxd&lt;1&gt;</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in</twDest><twLogLvls>2</twLogLvls><twSrcSite>W25.PAD</twSrcSite><twPathDel><twSite>W25.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.638</twDelInfo><twComp>rgmii_rxd&lt;1&gt;</twComp><twBEL>rgmii_rxd&lt;1&gt;</twBEL><twBEL>rgmii_rxd_1_IBUF</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y83.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>rgmii_rxd_1_IBUF</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y83.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.516</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_bus[1].delay_rgmii_rxd</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_bus[1].delay_rgmii_rxd</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y83.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rxd_delay&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y83.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.068</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/gmii_rxd_int&lt;1&gt;</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in</twBEL></twPathDel><twLogDel>2.086</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.087</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_clk_bufio</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>rgmii_rxc</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in</twDest><twLogLvls>2</twLogLvls><twSrcSite>T34.PAD</twSrcSite><twPathDel><twSite>T34.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.730</twDelInfo><twComp>rgmii_rxc</twComp><twBEL>rgmii_rxc</twBEL><twBEL>rgmii_rxc_IBUF</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y5.I</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.907</twDelInfo><twComp>rgmii_rxc_IBUF</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y5.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/bufio_rgmii_rx_clk</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/bufio_rgmii_rx_clk</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y83.CLK</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.888</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_clk_bufio</twComp></twPathDel><twLogDel>1.087</twLogDel><twRouteDel>1.795</twRouteDel><twTotDel>2.882</twTotDel><twPctLog>37.7</twPctLog><twPctRoute>62.3</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in (ILOGIC_X0Y84.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="1131"><twConstOffIn anchorID="1132" twDataPathType="twDataPathMinDelay"><twSlack>0.190</twSlack><twSrc BELType="PAD">rgmii_rxd&lt;0&gt;</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in</twDest><twClkDel>2.882</twClkDel><twClkSrc>rgmii_rxc</twClkSrc><twClkDest>U12/v6emac_fifo_block/v6emac_block/gmii_rxd_int&lt;0&gt;</twClkDest><twOff>1.000</twOff><twOffSrc>rgmii_rxd&lt;0&gt;</twOffSrc><twOffDest>rgmii_rxc</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>rgmii_rxd&lt;0&gt;</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in</twDest><twLogLvls>2</twLogLvls><twSrcSite>Y27.PAD</twSrcSite><twPathDel><twSite>Y27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>rgmii_rxd&lt;0&gt;</twComp><twBEL>rgmii_rxd&lt;0&gt;</twBEL><twBEL>rgmii_rxd_0_IBUF</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y84.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>rgmii_rxd_0_IBUF</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y84.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.516</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_bus[0].delay_rgmii_rxd</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_bus[0].delay_rgmii_rxd</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y84.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rxd_delay&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y84.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.068</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/gmii_rxd_int&lt;0&gt;</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in</twBEL></twPathDel><twLogDel>2.096</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.097</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_clk_bufio</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>rgmii_rxc</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in</twDest><twLogLvls>2</twLogLvls><twSrcSite>T34.PAD</twSrcSite><twPathDel><twSite>T34.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.730</twDelInfo><twComp>rgmii_rxc</twComp><twBEL>rgmii_rxc</twBEL><twBEL>rgmii_rxc_IBUF</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y5.I</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.907</twDelInfo><twComp>rgmii_rxc_IBUF</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y5.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/bufio_rgmii_rx_clk</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/bufio_rgmii_rx_clk</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y84.CLK</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.888</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_clk_bufio</twComp></twPathDel><twLogDel>1.087</twLogDel><twRouteDel>1.795</twRouteDel><twTotDel>2.882</twTotDel><twPctLog>37.7</twPctLog><twPctRoute>62.3</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="1133" twConstType="OFFSETINDELAY" ><twConstHead uID="171"><twConstName UCFConstName="" ScopeName="">TIMEGRP &quot;rgmii_rx&quot; OFFSET = IN 1 ns VALID 2 ns BEFORE COMP &quot;rgmii_rxc&quot;         &quot;FALLING&quot;;</twConstName><twItemCnt>5</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>5</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.886</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in (ILOGIC_X0Y108.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="1134"><twConstOffIn anchorID="1135" twDataPathType="twDataPathMaxDelay"><twSlack>0.114</twSlack><twSrc BELType="PAD">rgmii_rxd&lt;3&gt;</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in</twDest><twClkDel>1.168</twClkDel><twClkSrc>rgmii_rxc</twClkSrc><twClkDest>U12/v6emac_fifo_block/v6emac_block/gmii_rxd_int&lt;3&gt;</twClkDest><twOff>1.000</twOff><twOffSrc>rgmii_rxd&lt;3&gt;</twOffSrc><twOffDest>rgmii_rxc</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>rgmii_rxd&lt;3&gt;</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in</twDest><twLogLvls>2</twLogLvls><twSrcSite>U27.PAD</twSrcSite><twPathDel><twSite>U27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.353</twDelInfo><twComp>rgmii_rxd&lt;3&gt;</twComp><twBEL>rgmii_rxd&lt;3&gt;</twBEL><twBEL>rgmii_rxd_3_IBUF</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y108.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>rgmii_rxd_3_IBUF</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y108.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.577</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_bus[3].delay_rgmii_rxd</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_bus[3].delay_rgmii_rxd</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y108.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rxd_delay&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y108.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/gmii_rxd_int&lt;3&gt;</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in</twBEL></twPathDel><twLogDel>2.028</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.029</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_clk_bufio</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>rgmii_rxc</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in</twDest><twLogLvls>2</twLogLvls><twSrcSite>T34.PAD</twSrcSite><twPathDel><twSite>T34.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>rgmii_rxc</twComp><twBEL>rgmii_rxc</twBEL><twBEL>rgmii_rxc_IBUF</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y5.I</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.356</twDelInfo><twComp>rgmii_rxc_IBUF</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y5.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/bufio_rgmii_rx_clk</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/bufio_rgmii_rx_clk</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y108.CLKB</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twFalling">0.352</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_clk_bufio</twComp></twPathDel><twLogDel>0.460</twLogDel><twRouteDel>0.708</twRouteDel><twTotDel>1.168</twTotDel><twPctLog>39.4</twPctLog><twPctRoute>60.6</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in (ILOGIC_X0Y96.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="1136"><twConstOffIn anchorID="1137" twDataPathType="twDataPathMaxDelay"><twSlack>0.116</twSlack><twSrc BELType="PAD">rgmii_rxd&lt;2&gt;</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in</twDest><twClkDel>1.168</twClkDel><twClkSrc>rgmii_rxc</twClkSrc><twClkDest>U12/v6emac_fifo_block/v6emac_block/gmii_rxd_int&lt;2&gt;</twClkDest><twOff>1.000</twOff><twOffSrc>rgmii_rxd&lt;2&gt;</twOffSrc><twOffDest>rgmii_rxc</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>rgmii_rxd&lt;2&gt;</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in</twDest><twLogLvls>2</twLogLvls><twSrcSite>V27.PAD</twSrcSite><twPathDel><twSite>V27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.351</twDelInfo><twComp>rgmii_rxd&lt;2&gt;</twComp><twBEL>rgmii_rxd&lt;2&gt;</twBEL><twBEL>rgmii_rxd_2_IBUF</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y96.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>rgmii_rxd_2_IBUF</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y96.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.577</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_bus[2].delay_rgmii_rxd</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_bus[2].delay_rgmii_rxd</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y96.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rxd_delay&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y96.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/gmii_rxd_int&lt;2&gt;</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in</twBEL></twPathDel><twLogDel>2.026</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.027</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_clk_bufio</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>rgmii_rxc</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in</twDest><twLogLvls>2</twLogLvls><twSrcSite>T34.PAD</twSrcSite><twPathDel><twSite>T34.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>rgmii_rxc</twComp><twBEL>rgmii_rxc</twBEL><twBEL>rgmii_rxc_IBUF</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y5.I</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.356</twDelInfo><twComp>rgmii_rxc_IBUF</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y5.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/bufio_rgmii_rx_clk</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/bufio_rgmii_rx_clk</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y96.CLKB</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twFalling">0.352</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_clk_bufio</twComp></twPathDel><twLogDel>0.460</twLogDel><twRouteDel>0.708</twRouteDel><twTotDel>1.168</twTotDel><twPctLog>39.4</twPctLog><twPctRoute>60.6</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in (ILOGIC_X0Y84.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="1138"><twConstOffIn anchorID="1139" twDataPathType="twDataPathMaxDelay"><twSlack>0.122</twSlack><twSrc BELType="PAD">rgmii_rxd&lt;0&gt;</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in</twDest><twClkDel>1.168</twClkDel><twClkSrc>rgmii_rxc</twClkSrc><twClkDest>U12/v6emac_fifo_block/v6emac_block/gmii_rxd_int&lt;0&gt;</twClkDest><twOff>1.000</twOff><twOffSrc>rgmii_rxd&lt;0&gt;</twOffSrc><twOffDest>rgmii_rxc</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>rgmii_rxd&lt;0&gt;</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in</twDest><twLogLvls>2</twLogLvls><twSrcSite>Y27.PAD</twSrcSite><twPathDel><twSite>Y27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.345</twDelInfo><twComp>rgmii_rxd&lt;0&gt;</twComp><twBEL>rgmii_rxd&lt;0&gt;</twBEL><twBEL>rgmii_rxd_0_IBUF</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y84.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>rgmii_rxd_0_IBUF</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y84.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.577</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_bus[0].delay_rgmii_rxd</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_bus[0].delay_rgmii_rxd</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y84.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rxd_delay&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y84.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/gmii_rxd_int&lt;0&gt;</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in</twBEL></twPathDel><twLogDel>2.020</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.021</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_clk_bufio</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>rgmii_rxc</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in</twDest><twLogLvls>2</twLogLvls><twSrcSite>T34.PAD</twSrcSite><twPathDel><twSite>T34.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>rgmii_rxc</twComp><twBEL>rgmii_rxc</twBEL><twBEL>rgmii_rxc_IBUF</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y5.I</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.356</twDelInfo><twComp>rgmii_rxc_IBUF</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y5.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/bufio_rgmii_rx_clk</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/bufio_rgmii_rx_clk</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y84.CLKB</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twFalling">0.352</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_clk_bufio</twComp></twPathDel><twLogDel>0.460</twLogDel><twRouteDel>0.708</twRouteDel><twTotDel>1.168</twTotDel><twPctLog>39.4</twPctLog><twPctRoute>60.6</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TIMEGRP &quot;rgmii_rx&quot; OFFSET = IN 1 ns VALID 2 ns BEFORE COMP &quot;rgmii_rxc&quot;
        &quot;FALLING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_ctl_in (ILOGIC_X0Y89.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="1140"><twConstOffIn anchorID="1141" twDataPathType="twDataPathMinDelay"><twSlack>0.014</twSlack><twSrc BELType="PAD">rgmii_rx_ctl</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_ctl_in</twDest><twClkDel>2.882</twClkDel><twClkSrc>rgmii_rxc</twClkSrc><twClkDest>U12/v6emac_fifo_block/v6emac_block/gmii_rx_dv_int</twClkDest><twOff>1.000</twOff><twOffSrc>rgmii_rx_ctl</twOffSrc><twOffDest>rgmii_rxc</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>rgmii_rx_ctl</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_ctl_in</twDest><twLogLvls>2</twLogLvls><twSrcSite>W29.PAD</twSrcSite><twPathDel><twSite>W29.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.662</twDelInfo><twComp>rgmii_rx_ctl</twComp><twBEL>rgmii_rx_ctl</twBEL><twBEL>rgmii_rx_ctl_IBUF</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y89.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>rgmii_rx_ctl_IBUF</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y89.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.323</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/delay_rgmii_rx_ctl</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/delay_rgmii_rx_ctl</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y89.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_ctl_delay</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y89.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.065</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/gmii_rx_dv_int</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_ctl_in</twBEL></twPathDel><twLogDel>1.920</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.921</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_clk_bufio</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>rgmii_rxc</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_ctl_in</twDest><twLogLvls>2</twLogLvls><twSrcSite>T34.PAD</twSrcSite><twPathDel><twSite>T34.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.730</twDelInfo><twComp>rgmii_rxc</twComp><twBEL>rgmii_rxc</twBEL><twBEL>rgmii_rxc_IBUF</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y5.I</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.907</twDelInfo><twComp>rgmii_rxc_IBUF</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y5.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.357</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/bufio_rgmii_rx_clk</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/bufio_rgmii_rx_clk</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y89.CLKB</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twFalling">0.888</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_clk_bufio</twComp></twPathDel><twLogDel>1.087</twLogDel><twRouteDel>1.795</twRouteDel><twTotDel>2.882</twTotDel><twPctLog>37.7</twPctLog><twPctRoute>62.3</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in (ILOGIC_X0Y83.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="1142"><twConstOffIn anchorID="1143" twDataPathType="twDataPathMinDelay"><twSlack>0.183</twSlack><twSrc BELType="PAD">rgmii_rxd&lt;1&gt;</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in</twDest><twClkDel>2.882</twClkDel><twClkSrc>rgmii_rxc</twClkSrc><twClkDest>U12/v6emac_fifo_block/v6emac_block/gmii_rxd_int&lt;1&gt;</twClkDest><twOff>1.000</twOff><twOffSrc>rgmii_rxd&lt;1&gt;</twOffSrc><twOffDest>rgmii_rxc</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>rgmii_rxd&lt;1&gt;</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in</twDest><twLogLvls>2</twLogLvls><twSrcSite>W25.PAD</twSrcSite><twPathDel><twSite>W25.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.638</twDelInfo><twComp>rgmii_rxd&lt;1&gt;</twComp><twBEL>rgmii_rxd&lt;1&gt;</twBEL><twBEL>rgmii_rxd_1_IBUF</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y83.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>rgmii_rxd_1_IBUF</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y83.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.516</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_bus[1].delay_rgmii_rxd</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_bus[1].delay_rgmii_rxd</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y83.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rxd_delay&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y83.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.065</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/gmii_rxd_int&lt;1&gt;</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in</twBEL></twPathDel><twLogDel>2.089</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.090</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_clk_bufio</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>rgmii_rxc</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in</twDest><twLogLvls>2</twLogLvls><twSrcSite>T34.PAD</twSrcSite><twPathDel><twSite>T34.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.730</twDelInfo><twComp>rgmii_rxc</twComp><twBEL>rgmii_rxc</twBEL><twBEL>rgmii_rxc_IBUF</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y5.I</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.907</twDelInfo><twComp>rgmii_rxc_IBUF</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y5.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.357</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/bufio_rgmii_rx_clk</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/bufio_rgmii_rx_clk</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y83.CLKB</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twFalling">0.888</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_clk_bufio</twComp></twPathDel><twLogDel>1.087</twLogDel><twRouteDel>1.795</twRouteDel><twTotDel>2.882</twTotDel><twPctLog>37.7</twPctLog><twPctRoute>62.3</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in (ILOGIC_X0Y84.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="1144"><twConstOffIn anchorID="1145" twDataPathType="twDataPathMinDelay"><twSlack>0.193</twSlack><twSrc BELType="PAD">rgmii_rxd&lt;0&gt;</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in</twDest><twClkDel>2.882</twClkDel><twClkSrc>rgmii_rxc</twClkSrc><twClkDest>U12/v6emac_fifo_block/v6emac_block/gmii_rxd_int&lt;0&gt;</twClkDest><twOff>1.000</twOff><twOffSrc>rgmii_rxd&lt;0&gt;</twOffSrc><twOffDest>rgmii_rxc</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>rgmii_rxd&lt;0&gt;</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in</twDest><twLogLvls>2</twLogLvls><twSrcSite>Y27.PAD</twSrcSite><twPathDel><twSite>Y27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>rgmii_rxd&lt;0&gt;</twComp><twBEL>rgmii_rxd&lt;0&gt;</twBEL><twBEL>rgmii_rxd_0_IBUF</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y84.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>rgmii_rxd_0_IBUF</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y84.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.516</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_bus[0].delay_rgmii_rxd</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_bus[0].delay_rgmii_rxd</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y84.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rxd_delay&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y84.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.065</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/gmii_rxd_int&lt;0&gt;</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in</twBEL></twPathDel><twLogDel>2.099</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.100</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_clk_bufio</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>rgmii_rxc</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in</twDest><twLogLvls>2</twLogLvls><twSrcSite>T34.PAD</twSrcSite><twPathDel><twSite>T34.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.730</twDelInfo><twComp>rgmii_rxc</twComp><twBEL>rgmii_rxc</twBEL><twBEL>rgmii_rxc_IBUF</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y5.I</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.907</twDelInfo><twComp>rgmii_rxc_IBUF</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y5.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.357</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/bufio_rgmii_rx_clk</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/bufio_rgmii_rx_clk</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y84.CLKB</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twFalling">0.888</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_clk_bufio</twComp></twPathDel><twLogDel>1.087</twLogDel><twRouteDel>1.795</twRouteDel><twTotDel>2.882</twTotDel><twPctLog>37.7</twPctLog><twPctRoute>62.3</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConstRollupTable uID="1" anchorID="1146"><twConstRollup name="TS_v6_emac_gmii_core_clk_in" fullName="TS_v6_emac_gmii_core_clk_in = PERIOD TIMEGRP &quot;clk_in&quot; 50 ns HIGH 50%         INPUT_JITTER 0.05 ns;" type="origin" depth="0" requirement="50.000" prefType="period" actual="20.000" actualRollup="47.610" errors="0" errorRollup="0" items="0" itemsRollup="1566703"/><twConstRollup name="TS_U12_clock_generator_clkout1" fullName="TS_U12_clock_generator_clkout1 = PERIOD TIMEGRP &quot;U12_clock_generator_clkout1&quot;         TS_v6_emac_gmii_core_clk_in / 5 HIGH 50% INPUT_JITTER 0.05 ns;" type="child" depth="1" requirement="10.000" prefType="period" actual="5.470" actualRollup="N/A" errors="0" errorRollup="0" items="2797" itemsRollup="0"/><twConstRollup name="TS_U12_clock_generator_clkout0" fullName="TS_U12_clock_generator_clkout0 = PERIOD TIMEGRP &quot;U12_clock_generator_clkout0&quot;         TS_v6_emac_gmii_core_clk_in / 6.25 HIGH 50% INPUT_JITTER 0.05 ns;" type="child" depth="1" requirement="8.000" prefType="period" actual="5.922" actualRollup="N/A" errors="0" errorRollup="0" items="1563881" itemsRollup="0"/><twConstRollup name="TS_U12_clock_generator_clkout2" fullName="TS_U12_clock_generator_clkout2 = PERIOD TIMEGRP &quot;U12_clock_generator_clkout2&quot;         TS_v6_emac_gmii_core_clk_in / 10 HIGH 50% INPUT_JITTER 0.05 ns;" type="child" depth="1" requirement="5.000" prefType="period" actual="4.761" actualRollup="N/A" errors="0" errorRollup="0" items="25" itemsRollup="0"/></twConstRollupTable><twConstRollupTable uID="21" anchorID="1147"><twConstRollup name="TS_clk_n" fullName="TS_clk_n = PERIOD TIMEGRP &quot;clk_n&quot; 3.333 ns LOW 50%;" type="origin" depth="0" requirement="3.333" prefType="period" actual="2.000" actualRollup="3.174" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_U0_CLK_RESET_INTERFACE_U0_clkout3_0" fullName="TS_U0_CLK_RESET_INTERFACE_U0_clkout3_0 = PERIOD TIMEGRP         &quot;U0_CLK_RESET_INTERFACE_U0_clkout3_0&quot; TS_clk_n / 0.5 PHASE -1.6665 ns         LOW 50%;" type="child" depth="1" requirement="6.666" prefType="period" actual="3.805" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_U0_CLK_RESET_INTERFACE_U0_clkout1_0" fullName="TS_U0_CLK_RESET_INTERFACE_U0_clkout1_0 = PERIOD TIMEGRP         &quot;U0_CLK_RESET_INTERFACE_U0_clkout1_0&quot; TS_clk_n / 0.1 PHASE -14.9985 ns         LOW 50%;" type="child" depth="1" requirement="33.330" prefType="period" actual="12.500" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_U0_CLK_RESET_INTERFACE_U0_clkout2_0" fullName="TS_U0_CLK_RESET_INTERFACE_U0_clkout2_0 = PERIOD TIMEGRP         &quot;U0_CLK_RESET_INTERFACE_U0_clkout2_0&quot; TS_clk_n LOW 50%;" type="child" depth="1" requirement="3.333" prefType="period" actual="2.222" actualRollup="3.174" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_U1_adc_if_check_snap_U_refclk_gen_clkout0_0" fullName="TS_U1_adc_if_check_snap_U_refclk_gen_clkout0_0 = PERIOD TIMEGRP         &quot;U1_adc_if_check_snap_U_refclk_gen_clkout0_0&quot;         TS_U0_CLK_RESET_INTERFACE_U0_clkout2_0 / 0.666666667 PHASE -0.83325 ns         LOW 50%;" type="child" depth="2" requirement="4.999" prefType="period" actual="4.761" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/></twConstRollupTable><twConstRollupTable uID="22" anchorID="1148"><twConstRollup name="TS_clk_p" fullName="TS_clk_p = PERIOD TIMEGRP &quot;clk_p&quot; 3.333 ns HIGH 50%;" type="origin" depth="0" requirement="3.333" prefType="period" actual="2.000" actualRollup="3.317" errors="0" errorRollup="0" items="0" itemsRollup="294537"/><twConstRollup name="TS_U0_CLK_RESET_INTERFACE_U0_clkout3" fullName="TS_U0_CLK_RESET_INTERFACE_U0_clkout3 = PERIOD TIMEGRP         &quot;U0_CLK_RESET_INTERFACE_U0_clkout3&quot; TS_clk_p / 0.5 HIGH 50%;" type="child" depth="1" requirement="6.666" prefType="period" actual="6.469" actualRollup="N/A" errors="0" errorRollup="0" items="235355" itemsRollup="0"/><twConstRollup name="TS_U0_CLK_RESET_INTERFACE_U0_clkout1" fullName="TS_U0_CLK_RESET_INTERFACE_U0_clkout1 = PERIOD TIMEGRP         &quot;U0_CLK_RESET_INTERFACE_U0_clkout1&quot; TS_clk_p / 0.1 HIGH 50%;" type="child" depth="1" requirement="33.330" prefType="period" actual="12.500" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_U0_CLK_RESET_INTERFACE_U0_clkout2" fullName="TS_U0_CLK_RESET_INTERFACE_U0_clkout2 = PERIOD TIMEGRP         &quot;U0_CLK_RESET_INTERFACE_U0_clkout2&quot; TS_clk_p HIGH 50%;" type="child" depth="1" requirement="3.333" prefType="period" actual="3.317" actualRollup="3.174" errors="0" errorRollup="0" items="59174" itemsRollup="8"/><twConstRollup name="TS_U1_adc_if_check_snap_U_refclk_gen_clkout0" fullName="TS_U1_adc_if_check_snap_U_refclk_gen_clkout0 = PERIOD TIMEGRP         &quot;U1_adc_if_check_snap_U_refclk_gen_clkout0&quot;         TS_U0_CLK_RESET_INTERFACE_U0_clkout2 / 0.666666667 HIGH 50%;" type="child" depth="2" requirement="4.999" prefType="period" actual="4.761" actualRollup="N/A" errors="0" errorRollup="0" items="8" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="1149">0</twUnmetConstCnt><twDataSheet anchorID="1150" twNameLen="15"><twSUH2ClkList anchorID="1151" twDestWidth="12" twPhaseWidth="86"><twDest>AD_A_CLK_P</twDest><twSUH2Clk ><twSrc>AD_AH_D_P&lt;0&gt;</twSrc><twSUHTime twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.460</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.575</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_AH_D_P&lt;0&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">0.461</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">0.572</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_AH_D_P&lt;1&gt;</twSrc><twSUHTime twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.479</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.570</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_AH_D_P&lt;1&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">0.480</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">0.567</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_AH_D_P&lt;2&gt;</twSrc><twSUHTime twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.550</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.518</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_AH_D_P&lt;2&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">0.551</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">0.515</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_AH_D_P&lt;3&gt;</twSrc><twSUHTime twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.463</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.584</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_AH_D_P&lt;3&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">0.464</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">0.581</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_AH_D_P&lt;4&gt;</twSrc><twSUHTime twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.463</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.583</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_AH_D_P&lt;4&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">0.464</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">0.580</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_AH_D_P&lt;5&gt;</twSrc><twSUHTime twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.473</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.564</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_AH_D_P&lt;5&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">0.474</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">0.561</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_AH_D_P&lt;6&gt;</twSrc><twSUHTime twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.460</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.586</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_AH_D_P&lt;6&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">0.461</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">0.583</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_AH_D_P&lt;7&gt;</twSrc><twSUHTime twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.438</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.606</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_AH_D_P&lt;7&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">0.439</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">0.603</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_AL_D_P&lt;0&gt;</twSrc><twSUHTime twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.478</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.560</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_AL_D_P&lt;0&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">0.479</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">0.557</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_AL_D_P&lt;1&gt;</twSrc><twSUHTime twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.484</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.565</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_AL_D_P&lt;1&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">0.485</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">0.562</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_AL_D_P&lt;2&gt;</twSrc><twSUHTime twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.483</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.565</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_AL_D_P&lt;2&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">0.484</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">0.562</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_AL_D_P&lt;3&gt;</twSrc><twSUHTime twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.502</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.547</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_AL_D_P&lt;3&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">0.503</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">0.544</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_AL_D_P&lt;4&gt;</twSrc><twSUHTime twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.541</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.524</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_AL_D_P&lt;4&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">0.542</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">0.521</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_AL_D_P&lt;5&gt;</twSrc><twSUHTime twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.537</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.527</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_AL_D_P&lt;5&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">0.538</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">0.524</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_AL_D_P&lt;6&gt;</twSrc><twSUHTime twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.581</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.490</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_AL_D_P&lt;6&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">0.582</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">0.487</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_AL_D_P&lt;7&gt;</twSrc><twSUHTime twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.569</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.500</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_AL_D_P&lt;7&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">0.570</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">0.497</twH2ClkTime></twSUHTime></twSUH2Clk></twSUH2ClkList><twSUH2ClkList anchorID="1152" twDestWidth="12" twPhaseWidth="86"><twDest>AD_B_CLK_P</twDest><twSUH2Clk ><twSrc>AD_BH_D_P&lt;0&gt;</twSrc><twSUHTime twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.428</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.612</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_BH_D_P&lt;0&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">0.429</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">0.609</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_BH_D_P&lt;1&gt;</twSrc><twSUHTime twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.506</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.566</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_BH_D_P&lt;1&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">0.507</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">0.563</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_BH_D_P&lt;2&gt;</twSrc><twSUHTime twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.576</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.504</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_BH_D_P&lt;2&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">0.577</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">0.501</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_BH_D_P&lt;3&gt;</twSrc><twSUHTime twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.542</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.533</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_BH_D_P&lt;3&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">0.543</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">0.530</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_BH_D_P&lt;4&gt;</twSrc><twSUHTime twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.390</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.656</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_BH_D_P&lt;4&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">0.391</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">0.653</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_BH_D_P&lt;5&gt;</twSrc><twSUHTime twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.397</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.641</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_BH_D_P&lt;5&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">0.398</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">0.638</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_BH_D_P&lt;6&gt;</twSrc><twSUHTime twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.315</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.714</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_BH_D_P&lt;6&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">0.316</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">0.711</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_BH_D_P&lt;7&gt;</twSrc><twSUHTime twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.413</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.636</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_BH_D_P&lt;7&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">0.414</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">0.633</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_BL_D_P&lt;0&gt;</twSrc><twSUHTime twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.509</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.550</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_BL_D_P&lt;0&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">0.510</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">0.547</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_BL_D_P&lt;1&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">0.537</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">0.524</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_BL_D_P&lt;1&gt;</twSrc><twSUHTime twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.536</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.527</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_BL_D_P&lt;2&gt;</twSrc><twSUHTime twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.654</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.435</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_BL_D_P&lt;2&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">0.655</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">0.432</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_BL_D_P&lt;3&gt;</twSrc><twSUHTime twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.581</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.500</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_BL_D_P&lt;3&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">0.582</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">0.497</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_BL_D_P&lt;4&gt;</twSrc><twSUHTime twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.571</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.509</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_BL_D_P&lt;4&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">0.572</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">0.506</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_BL_D_P&lt;5&gt;</twSrc><twSUHTime twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.548</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.530</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_BL_D_P&lt;5&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">0.549</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">0.527</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_BL_D_P&lt;6&gt;</twSrc><twSUHTime twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.558</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.508</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_BL_D_P&lt;6&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">0.559</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">0.505</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_BL_D_P&lt;7&gt;</twSrc><twSUHTime twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.439</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.603</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_BL_D_P&lt;7&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">0.440</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">0.600</twH2ClkTime></twSUHTime></twSUH2Clk></twSUH2ClkList><twSUH2ClkList anchorID="1153" twDestWidth="12" twPhaseWidth="86"><twDest>AD_C_CLK_P</twDest><twSUH2Clk ><twSrc>AD_CH_D_P&lt;0&gt;</twSrc><twSUHTime twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.574</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.486</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_CH_D_P&lt;0&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">0.575</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">0.483</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_CH_D_P&lt;1&gt;</twSrc><twSUHTime twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.550</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.518</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_CH_D_P&lt;1&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">0.551</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">0.515</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_CH_D_P&lt;2&gt;</twSrc><twSUHTime twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.542</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.524</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_CH_D_P&lt;2&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">0.543</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">0.521</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_CH_D_P&lt;3&gt;</twSrc><twSUHTime twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.506</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.548</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_CH_D_P&lt;3&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">0.507</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">0.545</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_CH_D_P&lt;4&gt;</twSrc><twSUHTime twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.507</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.536</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_CH_D_P&lt;4&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">0.508</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">0.533</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_CH_D_P&lt;5&gt;</twSrc><twSUHTime twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.522</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.525</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_CH_D_P&lt;5&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">0.523</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">0.522</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_CH_D_P&lt;6&gt;</twSrc><twSUHTime twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.425</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.618</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_CH_D_P&lt;6&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">0.426</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">0.615</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_CH_D_P&lt;7&gt;</twSrc><twSUHTime twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.420</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.611</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_CH_D_P&lt;7&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">0.421</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">0.608</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_CL_D_P&lt;0&gt;</twSrc><twSUHTime twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.500</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.549</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_CL_D_P&lt;0&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">0.501</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">0.546</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_CL_D_P&lt;1&gt;</twSrc><twSUHTime twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.535</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.519</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_CL_D_P&lt;1&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">0.536</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">0.516</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_CL_D_P&lt;2&gt;</twSrc><twSUHTime twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.534</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.533</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_CL_D_P&lt;2&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">0.535</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">0.530</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_CL_D_P&lt;3&gt;</twSrc><twSUHTime twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.596</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.478</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_CL_D_P&lt;3&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">0.597</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">0.475</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_CL_D_P&lt;4&gt;</twSrc><twSUHTime twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.531</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.534</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_CL_D_P&lt;4&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">0.532</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">0.531</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_CL_D_P&lt;5&gt;</twSrc><twSUHTime twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.427</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.616</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_CL_D_P&lt;5&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">0.428</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">0.613</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_CL_D_P&lt;6&gt;</twSrc><twSUHTime twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.407</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.634</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_CL_D_P&lt;6&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">0.408</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">0.631</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_CL_D_P&lt;7&gt;</twSrc><twSUHTime twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.415</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.625</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_CL_D_P&lt;7&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">0.416</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">0.622</twH2ClkTime></twSUHTime></twSUH2Clk></twSUH2ClkList><twSUH2ClkList anchorID="1154" twDestWidth="12" twPhaseWidth="86"><twDest>AD_D_CLK_P</twDest><twSUH2Clk ><twSrc>AD_DH_D_P&lt;0&gt;</twSrc><twSUHTime twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.432</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.599</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_DH_D_P&lt;0&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">0.433</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">0.596</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_DH_D_P&lt;1&gt;</twSrc><twSUHTime twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.432</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.610</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_DH_D_P&lt;1&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">0.433</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">0.607</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_DH_D_P&lt;2&gt;</twSrc><twSUHTime twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.448</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.596</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_DH_D_P&lt;2&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">0.449</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">0.593</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_DH_D_P&lt;3&gt;</twSrc><twSUHTime twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.430</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.613</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_DH_D_P&lt;3&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">0.431</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">0.610</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_DH_D_P&lt;4&gt;</twSrc><twSUHTime twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.444</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.588</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_DH_D_P&lt;4&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">0.445</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">0.585</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_DH_D_P&lt;5&gt;</twSrc><twSUHTime twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.549</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.517</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_DH_D_P&lt;5&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">0.550</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">0.514</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_DH_D_P&lt;6&gt;</twSrc><twSUHTime twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.554</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.513</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_DH_D_P&lt;6&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">0.555</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">0.510</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_DH_D_P&lt;7&gt;</twSrc><twSUHTime twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.546</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.519</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_DH_D_P&lt;7&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">0.547</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">0.516</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_DL_D_P&lt;0&gt;</twSrc><twSUHTime twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.576</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.482</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_DL_D_P&lt;0&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">0.577</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">0.479</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_DL_D_P&lt;1&gt;</twSrc><twSUHTime twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.378</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.657</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_DL_D_P&lt;1&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">0.379</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">0.654</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_DL_D_P&lt;2&gt;</twSrc><twSUHTime twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.487</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.561</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_DL_D_P&lt;2&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">0.488</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">0.558</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_DL_D_P&lt;3&gt;</twSrc><twSUHTime twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.501</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.558</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_DL_D_P&lt;3&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">0.502</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">0.555</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_DL_D_P&lt;4&gt;</twSrc><twSUHTime twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.530</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.522</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_DL_D_P&lt;4&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">0.531</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">0.519</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_DL_D_P&lt;5&gt;</twSrc><twSUHTime twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.549</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.517</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_DL_D_P&lt;5&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">0.550</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">0.514</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_DL_D_P&lt;6&gt;</twSrc><twSUHTime twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.546</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.511</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_DL_D_P&lt;6&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">0.547</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">0.508</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_DL_D_P&lt;7&gt;</twSrc><twSUHTime twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.477</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.571</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_DL_D_P&lt;7&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">0.478</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">0.568</twH2ClkTime></twSUHTime></twSUH2Clk></twSUH2ClkList><twSUH2ClkList anchorID="1155" twDestWidth="12" twPhaseWidth="69"><twDest>rgmii_rxc</twDest><twSUH2Clk ><twSrc>rgmii_rx_ctl</twSrc><twSUHTime twInternalClk ="U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_clk_bufio" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.619</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.989</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>rgmii_rx_ctl</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_clk_bufio"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">0.620</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">0.986</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>rgmii_rxd&lt;0&gt;</twSrc><twSUHTime twInternalClk ="U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_clk_bufio" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.877</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.810</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>rgmii_rxd&lt;0&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_clk_bufio"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">0.878</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">0.807</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>rgmii_rxd&lt;1&gt;</twSrc><twSUHTime twInternalClk ="U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_clk_bufio" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.856</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.820</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>rgmii_rxd&lt;1&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_clk_bufio"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">0.857</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">0.817</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>rgmii_rxd&lt;2&gt;</twSrc><twSUHTime twInternalClk ="U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_clk_bufio" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.883</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.794</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>rgmii_rxd&lt;2&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_clk_bufio"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">0.884</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">0.791</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>rgmii_rxd&lt;3&gt;</twSrc><twSUHTime twInternalClk ="U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_clk_bufio" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.885</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.804</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>rgmii_rxd&lt;3&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_clk_bufio"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">0.886</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">0.801</twH2ClkTime></twSUHTime></twSUH2Clk></twSUH2ClkList><twClk2SUList anchorID="1156" twDestWidth="10"><twDest>AD_A_CLK_N</twDest><twClk2SU><twSrc>AD_A_CLK_N</twSrc><twRiseRise>2.622</twRiseRise></twClk2SU><twClk2SU><twSrc>AD_A_CLK_P</twSrc><twRiseRise>2.622</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="1157" twDestWidth="10"><twDest>AD_A_CLK_P</twDest><twClk2SU><twSrc>AD_A_CLK_N</twSrc><twRiseRise>2.622</twRiseRise></twClk2SU><twClk2SU><twSrc>AD_A_CLK_P</twSrc><twRiseRise>2.622</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="1158" twDestWidth="10"><twDest>AD_B_CLK_N</twDest><twClk2SU><twSrc>AD_B_CLK_N</twSrc><twRiseRise>1.695</twRiseRise></twClk2SU><twClk2SU><twSrc>AD_B_CLK_P</twSrc><twRiseRise>1.695</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="1159" twDestWidth="10"><twDest>AD_B_CLK_P</twDest><twClk2SU><twSrc>AD_B_CLK_N</twSrc><twRiseRise>1.695</twRiseRise></twClk2SU><twClk2SU><twSrc>AD_B_CLK_P</twSrc><twRiseRise>1.695</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="1160" twDestWidth="10"><twDest>AD_C_CLK_N</twDest><twClk2SU><twSrc>AD_C_CLK_N</twSrc><twRiseRise>0.856</twRiseRise></twClk2SU><twClk2SU><twSrc>AD_C_CLK_P</twSrc><twRiseRise>0.856</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="1161" twDestWidth="10"><twDest>AD_C_CLK_P</twDest><twClk2SU><twSrc>AD_C_CLK_N</twSrc><twRiseRise>0.856</twRiseRise></twClk2SU><twClk2SU><twSrc>AD_C_CLK_P</twSrc><twRiseRise>0.856</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="1162" twDestWidth="10"><twDest>AD_D_CLK_N</twDest><twClk2SU><twSrc>AD_D_CLK_N</twSrc><twRiseRise>0.901</twRiseRise></twClk2SU><twClk2SU><twSrc>AD_D_CLK_P</twSrc><twRiseRise>0.901</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="1163" twDestWidth="10"><twDest>AD_D_CLK_P</twDest><twClk2SU><twSrc>AD_D_CLK_N</twSrc><twRiseRise>0.901</twRiseRise></twClk2SU><twClk2SU><twSrc>AD_D_CLK_P</twSrc><twRiseRise>0.901</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="1164" twDestWidth="7"><twDest>BUS_CLK</twDest><twClk2SU><twSrc>BUS_CLK</twSrc><twRiseRise>8.460</twRiseRise></twClk2SU><twClk2SU><twSrc>clk_n</twSrc><twRiseRise>5.822</twRiseRise></twClk2SU><twClk2SU><twSrc>clk_p</twSrc><twRiseRise>5.822</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="1165" twDestWidth="6"><twDest>clk_in</twDest><twClk2SU><twSrc>clk_in</twSrc><twRiseRise>5.922</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="1166" twDestWidth="7"><twDest>clk_n</twDest><twClk2SU><twSrc>BUS_CLK</twSrc><twRiseRise>29.146</twRiseRise></twClk2SU><twClk2SU><twSrc>clk_n</twSrc><twRiseRise>6.469</twRiseRise></twClk2SU><twClk2SU><twSrc>clk_p</twSrc><twRiseRise>6.469</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="1167" twDestWidth="7"><twDest>clk_p</twDest><twClk2SU><twSrc>BUS_CLK</twSrc><twRiseRise>29.146</twRiseRise></twClk2SU><twClk2SU><twSrc>clk_n</twSrc><twRiseRise>6.469</twRiseRise></twClk2SU><twClk2SU><twSrc>clk_p</twSrc><twRiseRise>6.469</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="1168" twDestWidth="9"><twDest>rgmii_rxc</twDest><twClk2SU><twSrc>clk_in</twSrc><twRiseRise>1.026</twRiseRise></twClk2SU><twClk2SU><twSrc>rgmii_rxc</twSrc><twRiseRise>4.161</twRiseRise><twFallFall>3.702</twFallFall></twClk2SU></twClk2SUList><twOffsetTables><twOffsetInTable anchorID="1169" twDestWidth="12" twWorstWindow="1.044" twWorstSetup="0.438" twWorstHold="0.606" twWorstSetupSlack="0.375" twWorstHoldSlack="0.247" ><twConstName>COMP &quot;AD_AH_D_P&lt;7&gt;&quot; OFFSET = IN 0.8133 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_A_CLK_P&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_AH_D_P&lt;7&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.375" twHoldSlack = "0.247" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.438</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.606</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1170" twDestWidth="12" twWorstWindow="1.042" twWorstSetup="-1.227" twWorstHold="2.269" twWorstSetupSlack="0.374" twWorstHoldSlack="0.250" ><twConstName>COMP &quot;AD_AH_D_P&lt;7&gt;&quot; OFFSET = IN 0.8133 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_A_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_AH_D_P&lt;7&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.374" twHoldSlack = "0.250" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-1.227</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">2.269</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1171" twDestWidth="12" twWorstWindow="1.046" twWorstSetup="0.460" twWorstHold="0.586" twWorstSetupSlack="0.370" twWorstHoldSlack="0.250" ><twConstName>COMP &quot;AD_AH_D_P&lt;6&gt;&quot; OFFSET = IN 0.8308 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_A_CLK_P&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_AH_D_P&lt;6&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.370" twHoldSlack = "0.250" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.460</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.586</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1172" twDestWidth="12" twWorstWindow="1.044" twWorstSetup="-1.205" twWorstHold="2.249" twWorstSetupSlack="0.369" twWorstHoldSlack="0.253" ><twConstName>COMP &quot;AD_AH_D_P&lt;6&gt;&quot; OFFSET = IN 0.8308 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_A_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_AH_D_P&lt;6&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.369" twHoldSlack = "0.253" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-1.205</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">2.249</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1173" twDestWidth="12" twWorstWindow="1.046" twWorstSetup="0.463" twWorstHold="0.583" twWorstSetupSlack="0.375" twWorstHoldSlack="0.245" ><twConstName>COMP &quot;AD_AH_D_P&lt;4&gt;&quot; OFFSET = IN 0.8382 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_A_CLK_P&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_AH_D_P&lt;4&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.375" twHoldSlack = "0.245" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.463</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.583</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1174" twDestWidth="12" twWorstWindow="1.044" twWorstSetup="-1.202" twWorstHold="2.246" twWorstSetupSlack="0.374" twWorstHoldSlack="0.248" ><twConstName>COMP &quot;AD_AH_D_P&lt;4&gt;&quot; OFFSET = IN 0.8382 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_A_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_AH_D_P&lt;4&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.374" twHoldSlack = "0.248" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-1.202</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">2.246</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1175" twDestWidth="12" twWorstWindow="1.035" twWorstSetup="0.460" twWorstHold="0.575" twWorstSetupSlack="0.389" twWorstHoldSlack="0.242" ><twConstName>COMP &quot;AD_AH_D_P&lt;0&gt;&quot; OFFSET = IN 0.8498 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_A_CLK_P&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_AH_D_P&lt;0&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.389" twHoldSlack = "0.242" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.460</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.575</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1176" twDestWidth="12" twWorstWindow="1.033" twWorstSetup="-1.205" twWorstHold="2.238" twWorstSetupSlack="0.388" twWorstHoldSlack="0.245" ><twConstName>COMP &quot;AD_AH_D_P&lt;0&gt;&quot; OFFSET = IN 0.8498 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_A_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_AH_D_P&lt;0&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.388" twHoldSlack = "0.245" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-1.205</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">2.238</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1177" twDestWidth="12" twWorstWindow="1.037" twWorstSetup="0.473" twWorstHold="0.564" twWorstSetupSlack="0.386" twWorstHoldSlack="0.243" ><twConstName>COMP &quot;AD_AH_D_P&lt;5&gt;&quot; OFFSET = IN 0.8599 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_A_CLK_P&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_AH_D_P&lt;5&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.386" twHoldSlack = "0.243" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.473</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.564</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1178" twDestWidth="12" twWorstWindow="1.035" twWorstSetup="-1.192" twWorstHold="2.227" twWorstSetupSlack="0.385" twWorstHoldSlack="0.246" ><twConstName>COMP &quot;AD_AH_D_P&lt;5&gt;&quot; OFFSET = IN 0.8599 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_A_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_AH_D_P&lt;5&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.385" twHoldSlack = "0.246" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-1.192</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">2.227</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1179" twDestWidth="12" twWorstWindow="1.047" twWorstSetup="0.463" twWorstHold="0.584" twWorstSetupSlack="0.401" twWorstHoldSlack="0.218" ><twConstName>COMP &quot;AD_AH_D_P&lt;3&gt;&quot; OFFSET = IN 0.8645 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_A_CLK_P&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_AH_D_P&lt;3&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.401" twHoldSlack = "0.218" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.463</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.584</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1180" twDestWidth="12" twWorstWindow="1.045" twWorstSetup="-1.202" twWorstHold="2.247" twWorstSetupSlack="0.400" twWorstHoldSlack="0.221" ><twConstName>COMP &quot;AD_AH_D_P&lt;3&gt;&quot; OFFSET = IN 0.8645 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_A_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_AH_D_P&lt;3&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.400" twHoldSlack = "0.221" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-1.202</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">2.247</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1181" twDestWidth="12" twWorstWindow="1.049" twWorstSetup="0.479" twWorstHold="0.570" twWorstSetupSlack="0.386" twWorstHoldSlack="0.231" ><twConstName>COMP &quot;AD_AH_D_P&lt;1&gt;&quot; OFFSET = IN 0.8656 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_A_CLK_P&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_AH_D_P&lt;1&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.386" twHoldSlack = "0.231" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.479</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.570</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1182" twDestWidth="12" twWorstWindow="1.047" twWorstSetup="-1.186" twWorstHold="2.233" twWorstSetupSlack="0.385" twWorstHoldSlack="0.234" ><twConstName>COMP &quot;AD_AH_D_P&lt;1&gt;&quot; OFFSET = IN 0.8656 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_A_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_AH_D_P&lt;1&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.385" twHoldSlack = "0.234" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-1.186</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">2.233</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1183" twDestWidth="12" twWorstWindow="1.068" twWorstSetup="0.550" twWorstHold="0.518" twWorstSetupSlack="0.335" twWorstHoldSlack="0.263" ><twConstName>COMP &quot;AD_AH_D_P&lt;2&gt;&quot; OFFSET = IN 0.8854 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_A_CLK_P&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_AH_D_P&lt;2&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.335" twHoldSlack = "0.263" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.550</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.518</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1184" twDestWidth="12" twWorstWindow="1.066" twWorstSetup="-1.115" twWorstHold="2.181" twWorstSetupSlack="0.334" twWorstHoldSlack="0.266" ><twConstName>COMP &quot;AD_AH_D_P&lt;2&gt;&quot; OFFSET = IN 0.8854 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_A_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_AH_D_P&lt;2&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.334" twHoldSlack = "0.266" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-1.115</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">2.181</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1185" twDestWidth="12" twWorstWindow="1.049" twWorstSetup="0.484" twWorstHold="0.565" twWorstSetupSlack="0.392" twWorstHoldSlack="0.225" ><twConstName>COMP &quot;AD_AL_D_P&lt;1&gt;&quot; OFFSET = IN 0.8766 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_A_CLK_P&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_AL_D_P&lt;1&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.392" twHoldSlack = "0.225" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.484</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.565</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1186" twDestWidth="12" twWorstWindow="1.047" twWorstSetup="-1.181" twWorstHold="2.228" twWorstSetupSlack="0.391" twWorstHoldSlack="0.228" ><twConstName>COMP &quot;AD_AL_D_P&lt;1&gt;&quot; OFFSET = IN 0.8766 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_A_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_AL_D_P&lt;1&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.391" twHoldSlack = "0.228" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-1.181</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">2.228</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1187" twDestWidth="12" twWorstWindow="1.049" twWorstSetup="0.502" twWorstHold="0.547" twWorstSetupSlack="0.389" twWorstHoldSlack="0.228" ><twConstName>COMP &quot;AD_AL_D_P&lt;3&gt;&quot; OFFSET = IN 0.8917 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_A_CLK_P&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_AL_D_P&lt;3&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.389" twHoldSlack = "0.228" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.502</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.547</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1188" twDestWidth="12" twWorstWindow="1.047" twWorstSetup="-1.163" twWorstHold="2.210" twWorstSetupSlack="0.388" twWorstHoldSlack="0.231" ><twConstName>COMP &quot;AD_AL_D_P&lt;3&gt;&quot; OFFSET = IN 0.8917 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_A_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_AL_D_P&lt;3&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.388" twHoldSlack = "0.231" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-1.163</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">2.210</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1189" twDestWidth="12" twWorstWindow="1.048" twWorstSetup="0.483" twWorstHold="0.565" twWorstSetupSlack="0.406" twWorstHoldSlack="0.212" ><twConstName>COMP &quot;AD_AL_D_P&lt;2&gt;&quot; OFFSET = IN 0.8899 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_A_CLK_P&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_AL_D_P&lt;2&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.406" twHoldSlack = "0.212" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.483</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.565</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1190" twDestWidth="12" twWorstWindow="1.046" twWorstSetup="-1.182" twWorstHold="2.228" twWorstSetupSlack="0.405" twWorstHoldSlack="0.215" ><twConstName>COMP &quot;AD_AL_D_P&lt;2&gt;&quot; OFFSET = IN 0.8899 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_A_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_AL_D_P&lt;2&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.405" twHoldSlack = "0.215" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-1.182</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">2.228</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1191" twDestWidth="12" twWorstWindow="1.064" twWorstSetup="0.537" twWorstHold="0.527" twWorstSetupSlack="0.354" twWorstHoldSlack="0.248" ><twConstName>COMP &quot;AD_AL_D_P&lt;5&gt;&quot; OFFSET = IN 0.8919 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_A_CLK_P&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_AL_D_P&lt;5&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.354" twHoldSlack = "0.248" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.537</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.527</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1192" twDestWidth="12" twWorstWindow="1.062" twWorstSetup="-1.128" twWorstHold="2.190" twWorstSetupSlack="0.353" twWorstHoldSlack="0.251" ><twConstName>COMP &quot;AD_AL_D_P&lt;5&gt;&quot; OFFSET = IN 0.8919 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_A_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_AL_D_P&lt;5&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.353" twHoldSlack = "0.251" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-1.128</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">2.190</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1193" twDestWidth="12" twWorstWindow="1.065" twWorstSetup="0.541" twWorstHold="0.524" twWorstSetupSlack="0.363" twWorstHoldSlack="0.238" ><twConstName>COMP &quot;AD_AL_D_P&lt;4&gt;&quot; OFFSET = IN 0.9047 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_A_CLK_P&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_AL_D_P&lt;4&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.363" twHoldSlack = "0.238" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.541</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.524</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1194" twDestWidth="12" twWorstWindow="1.063" twWorstSetup="-1.124" twWorstHold="2.187" twWorstSetupSlack="0.362" twWorstHoldSlack="0.241" ><twConstName>COMP &quot;AD_AL_D_P&lt;4&gt;&quot; OFFSET = IN 0.9047 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_A_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_AL_D_P&lt;4&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.362" twHoldSlack = "0.241" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-1.124</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">2.187</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1195" twDestWidth="12" twWorstWindow="1.038" twWorstSetup="0.478" twWorstHold="0.560" twWorstSetupSlack="0.382" twWorstHoldSlack="0.246" ><twConstName>COMP &quot;AD_AL_D_P&lt;0&gt;&quot; OFFSET = IN 0.8609 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_A_CLK_P&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_AL_D_P&lt;0&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.382" twHoldSlack = "0.246" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.478</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.560</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1196" twDestWidth="12" twWorstWindow="1.036" twWorstSetup="-1.187" twWorstHold="2.223" twWorstSetupSlack="0.381" twWorstHoldSlack="0.249" ><twConstName>COMP &quot;AD_AL_D_P&lt;0&gt;&quot; OFFSET = IN 0.8609 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_A_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_AL_D_P&lt;0&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.381" twHoldSlack = "0.249" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-1.187</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">2.223</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1197" twDestWidth="12" twWorstWindow="1.069" twWorstSetup="0.569" twWorstHold="0.500" twWorstSetupSlack="0.324" twWorstHoldSlack="0.273" ><twConstName>COMP &quot;AD_AL_D_P&lt;7&gt;&quot; OFFSET = IN 0.8939 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_A_CLK_P&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_AL_D_P&lt;7&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.324" twHoldSlack = "0.273" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.569</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.500</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1198" twDestWidth="12" twWorstWindow="1.067" twWorstSetup="-1.096" twWorstHold="2.163" twWorstSetupSlack="0.323" twWorstHoldSlack="0.276" ><twConstName>COMP &quot;AD_AL_D_P&lt;7&gt;&quot; OFFSET = IN 0.8939 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_A_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_AL_D_P&lt;7&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.323" twHoldSlack = "0.276" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-1.096</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">2.163</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1199" twDestWidth="12" twWorstWindow="1.071" twWorstSetup="0.581" twWorstHold="0.490" twWorstSetupSlack="0.332" twWorstHoldSlack="0.263" ><twConstName>COMP &quot;AD_AL_D_P&lt;6&gt;&quot; OFFSET = IN 0.9137 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_A_CLK_P&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_AL_D_P&lt;6&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.332" twHoldSlack = "0.263" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.581</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.490</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1200" twDestWidth="12" twWorstWindow="1.069" twWorstSetup="-1.084" twWorstHold="2.153" twWorstSetupSlack="0.331" twWorstHoldSlack="0.266" ><twConstName>COMP &quot;AD_AL_D_P&lt;6&gt;&quot; OFFSET = IN 0.9137 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_A_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_AL_D_P&lt;6&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.331" twHoldSlack = "0.266" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-1.084</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">2.153</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1201" twDestWidth="12" twWorstWindow="1.038" twWorstSetup="0.397" twWorstHold="0.641" twWorstSetupSlack="0.399" twWorstHoldSlack="0.229" ><twConstName>COMP &quot;AD_BH_D_P&lt;5&gt;&quot; OFFSET = IN 0.7967 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_B_CLK_P&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_BH_D_P&lt;5&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.399" twHoldSlack = "0.229" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.397</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.641</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1202" twDestWidth="12" twWorstWindow="1.036" twWorstSetup="-1.268" twWorstHold="2.304" twWorstSetupSlack="0.398" twWorstHoldSlack="0.232" ><twConstName>COMP &quot;AD_BH_D_P&lt;5&gt;&quot; OFFSET = IN 0.7967 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_B_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_BH_D_P&lt;5&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.398" twHoldSlack = "0.232" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-1.268</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">2.304</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1203" twDestWidth="12" twWorstWindow="1.029" twWorstSetup="0.315" twWorstHold="0.714" twWorstSetupSlack="0.449" twWorstHoldSlack="0.188" ><twConstName>COMP &quot;AD_BH_D_P&lt;6&gt;&quot; OFFSET = IN 0.7647 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_B_CLK_P&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_BH_D_P&lt;6&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.449" twHoldSlack = "0.188" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.315</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.714</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1204" twDestWidth="12" twWorstWindow="1.027" twWorstSetup="-1.350" twWorstHold="2.377" twWorstSetupSlack="0.448" twWorstHoldSlack="0.191" ><twConstName>COMP &quot;AD_BH_D_P&lt;6&gt;&quot; OFFSET = IN 0.7647 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_B_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_BH_D_P&lt;6&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.448" twHoldSlack = "0.191" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-1.350</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">2.377</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1205" twDestWidth="12" twWorstWindow="1.046" twWorstSetup="0.390" twWorstHold="0.656" twWorstSetupSlack="0.434" twWorstHoldSlack="0.186" ><twConstName>COMP &quot;AD_BH_D_P&lt;4&gt;&quot; OFFSET = IN 0.8246 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_B_CLK_P&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_BH_D_P&lt;4&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.434" twHoldSlack = "0.186" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.390</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.656</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1206" twDestWidth="12" twWorstWindow="1.044" twWorstSetup="-1.275" twWorstHold="2.319" twWorstSetupSlack="0.433" twWorstHoldSlack="0.189" ><twConstName>COMP &quot;AD_BH_D_P&lt;4&gt;&quot; OFFSET = IN 0.8246 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_B_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_BH_D_P&lt;4&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.433" twHoldSlack = "0.189" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-1.275</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">2.319</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1207" twDestWidth="12" twWorstWindow="1.049" twWorstSetup="0.413" twWorstHold="0.636" twWorstSetupSlack="0.405" twWorstHoldSlack="0.212" ><twConstName>COMP &quot;AD_BH_D_P&lt;7&gt;&quot; OFFSET = IN 0.8187 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_B_CLK_P&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_BH_D_P&lt;7&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.405" twHoldSlack = "0.212" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.413</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.636</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1208" twDestWidth="12" twWorstWindow="1.047" twWorstSetup="-1.252" twWorstHold="2.299" twWorstSetupSlack="0.404" twWorstHoldSlack="0.215" ><twConstName>COMP &quot;AD_BH_D_P&lt;7&gt;&quot; OFFSET = IN 0.8187 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_B_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_BH_D_P&lt;7&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.404" twHoldSlack = "0.215" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-1.252</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">2.299</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1209" twDestWidth="12" twWorstWindow="1.040" twWorstSetup="0.428" twWorstHold="0.612" twWorstSetupSlack="0.422" twWorstHoldSlack="0.204" ><twConstName>COMP &quot;AD_BH_D_P&lt;0&gt;&quot; OFFSET = IN 0.8508 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_B_CLK_P&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_BH_D_P&lt;0&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.422" twHoldSlack = "0.204" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.428</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.612</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1210" twDestWidth="12" twWorstWindow="1.038" twWorstSetup="-1.237" twWorstHold="2.275" twWorstSetupSlack="0.421" twWorstHoldSlack="0.207" ><twConstName>COMP &quot;AD_BH_D_P&lt;0&gt;&quot; OFFSET = IN 0.8508 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_B_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_BH_D_P&lt;0&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.421" twHoldSlack = "0.207" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-1.237</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">2.275</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1211" twDestWidth="12" twWorstWindow="1.075" twWorstSetup="0.542" twWorstHold="0.533" twWorstSetupSlack="0.333" twWorstHoldSlack="0.258" ><twConstName>COMP &quot;AD_BH_D_P&lt;3&gt;&quot; OFFSET = IN 0.875 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_B_CLK_P&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_BH_D_P&lt;3&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.333" twHoldSlack = "0.258" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.542</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.533</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1212" twDestWidth="12" twWorstWindow="1.073" twWorstSetup="-1.123" twWorstHold="2.196" twWorstSetupSlack="0.332" twWorstHoldSlack="0.261" ><twConstName>COMP &quot;AD_BH_D_P&lt;3&gt;&quot; OFFSET = IN 0.875 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_B_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_BH_D_P&lt;3&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.332" twHoldSlack = "0.261" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-1.123</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">2.196</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1213" twDestWidth="12" twWorstWindow="1.072" twWorstSetup="0.506" twWorstHold="0.566" twWorstSetupSlack="0.383" twWorstHoldSlack="0.211" ><twConstName>COMP &quot;AD_BH_D_P&lt;1&gt;&quot; OFFSET = IN 0.8899 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_B_CLK_P&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_BH_D_P&lt;1&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.383" twHoldSlack = "0.211" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.506</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.566</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1214" twDestWidth="12" twWorstWindow="1.070" twWorstSetup="-1.159" twWorstHold="2.229" twWorstSetupSlack="0.382" twWorstHoldSlack="0.214" ><twConstName>COMP &quot;AD_BH_D_P&lt;1&gt;&quot; OFFSET = IN 0.8899 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_B_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_BH_D_P&lt;1&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.382" twHoldSlack = "0.214" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-1.159</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">2.229</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1215" twDestWidth="12" twWorstWindow="1.080" twWorstSetup="0.576" twWorstHold="0.504" twWorstSetupSlack="0.313" twWorstHoldSlack="0.273" ><twConstName>COMP &quot;AD_BH_D_P&lt;2&gt;&quot; OFFSET = IN 0.8897 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_B_CLK_P&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_BH_D_P&lt;2&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.313" twHoldSlack = "0.273" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.576</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.504</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1216" twDestWidth="12" twWorstWindow="1.078" twWorstSetup="-1.089" twWorstHold="2.167" twWorstSetupSlack="0.312" twWorstHoldSlack="0.276" ><twConstName>COMP &quot;AD_BH_D_P&lt;2&gt;&quot; OFFSET = IN 0.8897 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_B_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_BH_D_P&lt;2&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.312" twHoldSlack = "0.276" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-1.089</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">2.167</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1217" twDestWidth="12" twWorstWindow="1.059" twWorstSetup="0.509" twWorstHold="0.550" twWorstSetupSlack="0.394" twWorstHoldSlack="0.213" ><twConstName>COMP &quot;AD_BL_D_P&lt;0&gt;&quot; OFFSET = IN 0.903 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_B_CLK_P&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_BL_D_P&lt;0&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.394" twHoldSlack = "0.213" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.509</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.550</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1218" twDestWidth="12" twWorstWindow="1.057" twWorstSetup="-1.156" twWorstHold="2.213" twWorstSetupSlack="0.393" twWorstHoldSlack="0.216" ><twConstName>COMP &quot;AD_BL_D_P&lt;0&gt;&quot; OFFSET = IN 0.903 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_B_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_BL_D_P&lt;0&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.393" twHoldSlack = "0.216" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-1.156</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">2.213</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1219" twDestWidth="12" twWorstWindow="1.042" twWorstSetup="0.439" twWorstHold="0.603" twWorstSetupSlack="0.428" twWorstHoldSlack="0.196" ><twConstName>COMP &quot;AD_BL_D_P&lt;7&gt;&quot; OFFSET = IN 0.8678 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_B_CLK_P&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_BL_D_P&lt;7&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.428" twHoldSlack = "0.196" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.439</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.603</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1220" twDestWidth="12" twWorstWindow="1.040" twWorstSetup="-1.226" twWorstHold="2.266" twWorstSetupSlack="0.427" twWorstHoldSlack="0.199" ><twConstName>COMP &quot;AD_BL_D_P&lt;7&gt;&quot; OFFSET = IN 0.8678 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_B_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_BL_D_P&lt;7&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.427" twHoldSlack = "0.199" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-1.226</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">2.266</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1221" twDestWidth="12" twWorstWindow="1.078" twWorstSetup="0.548" twWorstHold="0.530" twWorstSetupSlack="0.367" twWorstHoldSlack="0.221" ><twConstName>COMP &quot;AD_BL_D_P&lt;5&gt;&quot; OFFSET = IN 0.9155 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_B_CLK_P&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_BL_D_P&lt;5&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.367" twHoldSlack = "0.221" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.548</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.530</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1222" twDestWidth="12" twWorstWindow="1.076" twWorstSetup="-1.117" twWorstHold="2.193" twWorstSetupSlack="0.366" twWorstHoldSlack="0.224" ><twConstName>COMP &quot;AD_BL_D_P&lt;5&gt;&quot; OFFSET = IN 0.9155 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_B_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_BL_D_P&lt;5&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.366" twHoldSlack = "0.224" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-1.117</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">2.193</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1223" twDestWidth="12" twWorstWindow="1.081" twWorstSetup="0.581" twWorstHold="0.500" twWorstSetupSlack="0.346" twWorstHoldSlack="0.239" ><twConstName>COMP &quot;AD_BL_D_P&lt;3&gt;&quot; OFFSET = IN 0.927 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_B_CLK_P&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_BL_D_P&lt;3&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.346" twHoldSlack = "0.239" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.581</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.500</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1224" twDestWidth="12" twWorstWindow="1.079" twWorstSetup="-1.084" twWorstHold="2.163" twWorstSetupSlack="0.345" twWorstHoldSlack="0.242" ><twConstName>COMP &quot;AD_BL_D_P&lt;3&gt;&quot; OFFSET = IN 0.927 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_B_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_BL_D_P&lt;3&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.345" twHoldSlack = "0.242" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-1.084</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">2.163</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1225" twDestWidth="12" twWorstWindow="1.080" twWorstSetup="0.571" twWorstHold="0.509" twWorstSetupSlack="0.370" twWorstHoldSlack="0.216" ><twConstName>COMP &quot;AD_BL_D_P&lt;4&gt;&quot; OFFSET = IN 0.9414 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_B_CLK_P&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_BL_D_P&lt;4&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.370" twHoldSlack = "0.216" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.571</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.509</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1226" twDestWidth="12" twWorstWindow="1.078" twWorstSetup="-1.094" twWorstHold="2.172" twWorstSetupSlack="0.369" twWorstHoldSlack="0.219" ><twConstName>COMP &quot;AD_BL_D_P&lt;4&gt;&quot; OFFSET = IN 0.9414 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_B_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_BL_D_P&lt;4&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.369" twHoldSlack = "0.219" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-1.094</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">2.172</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1227" twDestWidth="12" twWorstWindow="1.061" twWorstSetup="-1.129" twWorstHold="2.190" twWorstSetupSlack="0.401" twWorstHoldSlack="0.204" ><twConstName>COMP &quot;AD_BL_D_P&lt;1&gt;&quot; OFFSET = IN 0.9384 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_B_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_BL_D_P&lt;1&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.401" twHoldSlack = "0.204" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-1.129</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">2.190</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1228" twDestWidth="12" twWorstWindow="1.063" twWorstSetup="0.536" twWorstHold="0.527" twWorstSetupSlack="0.402" twWorstHoldSlack="0.201" ><twConstName>COMP &quot;AD_BL_D_P&lt;1&gt;&quot; OFFSET = IN 0.9384 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_B_CLK_P&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_BL_D_P&lt;1&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.402" twHoldSlack = "0.201" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.536</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.527</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1229" twDestWidth="12" twWorstWindow="1.089" twWorstSetup="0.654" twWorstHold="0.435" twWorstSetupSlack="0.298" twWorstHoldSlack="0.279" ><twConstName>COMP &quot;AD_BL_D_P&lt;2&gt;&quot; OFFSET = IN 0.9525 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_B_CLK_P&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_BL_D_P&lt;2&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.298" twHoldSlack = "0.279" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.654</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.435</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1230" twDestWidth="12" twWorstWindow="1.087" twWorstSetup="-1.011" twWorstHold="2.098" twWorstSetupSlack="0.297" twWorstHoldSlack="0.282" ><twConstName>COMP &quot;AD_BL_D_P&lt;2&gt;&quot; OFFSET = IN 0.9525 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_B_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_BL_D_P&lt;2&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.297" twHoldSlack = "0.282" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-1.011</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">2.098</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1231" twDestWidth="12" twWorstWindow="1.066" twWorstSetup="0.558" twWorstHold="0.508" twWorstSetupSlack="0.364" twWorstHoldSlack="0.236" ><twConstName>COMP &quot;AD_BL_D_P&lt;6&gt;&quot; OFFSET = IN 0.9228 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_B_CLK_P&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_BL_D_P&lt;6&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.364" twHoldSlack = "0.236" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.558</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.508</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1232" twDestWidth="12" twWorstWindow="1.064" twWorstSetup="-1.107" twWorstHold="2.171" twWorstSetupSlack="0.363" twWorstHoldSlack="0.239" ><twConstName>COMP &quot;AD_BL_D_P&lt;6&gt;&quot; OFFSET = IN 0.9228 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_B_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_BL_D_P&lt;6&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.363" twHoldSlack = "0.239" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-1.107</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">2.171</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1233" twDestWidth="12" twWorstWindow="1.060" twWorstSetup="0.574" twWorstHold="0.486" twWorstSetupSlack="0.320" twWorstHoldSlack="0.286" ><twConstName>COMP &quot;AD_CH_D_P&lt;0&gt;&quot; OFFSET = IN 0.8949 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_C_CLK_P&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_CH_D_P&lt;0&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.320" twHoldSlack = "0.286" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.574</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.486</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1234" twDestWidth="12" twWorstWindow="1.058" twWorstSetup="-1.091" twWorstHold="2.149" twWorstSetupSlack="0.319" twWorstHoldSlack="0.289" ><twConstName>COMP &quot;AD_CH_D_P&lt;0&gt;&quot; OFFSET = IN 0.8949 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_C_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_CH_D_P&lt;0&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.319" twHoldSlack = "0.289" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-1.091</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">2.149</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1235" twDestWidth="12" twWorstWindow="1.054" twWorstSetup="0.506" twWorstHold="0.548" twWorstSetupSlack="0.381" twWorstHoldSlack="0.231" ><twConstName>COMP &quot;AD_CH_D_P&lt;3&gt;&quot; OFFSET = IN 0.8874 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_C_CLK_P&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_CH_D_P&lt;3&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.381" twHoldSlack = "0.231" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.506</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.548</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1236" twDestWidth="12" twWorstWindow="1.052" twWorstSetup="-1.159" twWorstHold="2.211" twWorstSetupSlack="0.380" twWorstHoldSlack="0.234" ><twConstName>COMP &quot;AD_CH_D_P&lt;3&gt;&quot; OFFSET = IN 0.8874 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_C_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_CH_D_P&lt;3&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.380" twHoldSlack = "0.234" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-1.159</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">2.211</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1237" twDestWidth="12" twWorstWindow="1.068" twWorstSetup="0.550" twWorstHold="0.518" twWorstSetupSlack="0.331" twWorstHoldSlack="0.267" ><twConstName>COMP &quot;AD_CH_D_P&lt;1&gt;&quot; OFFSET = IN 0.8815 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_C_CLK_P&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_CH_D_P&lt;1&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.331" twHoldSlack = "0.267" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.550</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.518</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1238" twDestWidth="12" twWorstWindow="1.066" twWorstSetup="-1.115" twWorstHold="2.181" twWorstSetupSlack="0.330" twWorstHoldSlack="0.270" ><twConstName>COMP &quot;AD_CH_D_P&lt;1&gt;&quot; OFFSET = IN 0.8815 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_C_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_CH_D_P&lt;1&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.330" twHoldSlack = "0.270" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-1.115</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">2.181</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1239" twDestWidth="12" twWorstWindow="1.066" twWorstSetup="0.542" twWorstHold="0.524" twWorstSetupSlack="0.339" twWorstHoldSlack="0.261" ><twConstName>COMP &quot;AD_CH_D_P&lt;2&gt;&quot; OFFSET = IN 0.8812 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_C_CLK_P&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_CH_D_P&lt;2&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.339" twHoldSlack = "0.261" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.542</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.524</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1240" twDestWidth="12" twWorstWindow="1.064" twWorstSetup="-1.123" twWorstHold="2.187" twWorstSetupSlack="0.338" twWorstHoldSlack="0.264" ><twConstName>COMP &quot;AD_CH_D_P&lt;2&gt;&quot; OFFSET = IN 0.8812 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_C_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_CH_D_P&lt;2&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.338" twHoldSlack = "0.264" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-1.123</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">2.187</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1241" twDestWidth="12" twWorstWindow="1.043" twWorstSetup="0.507" twWorstHold="0.536" twWorstSetupSlack="0.358" twWorstHoldSlack="0.265" ><twConstName>COMP &quot;AD_CH_D_P&lt;4&gt;&quot; OFFSET = IN 0.8656 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_C_CLK_P&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_CH_D_P&lt;4&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.358" twHoldSlack = "0.265" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.507</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.536</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1242" twDestWidth="12" twWorstWindow="1.041" twWorstSetup="-1.158" twWorstHold="2.199" twWorstSetupSlack="0.357" twWorstHoldSlack="0.268" ><twConstName>COMP &quot;AD_CH_D_P&lt;4&gt;&quot; OFFSET = IN 0.8656 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_C_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_CH_D_P&lt;4&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.357" twHoldSlack = "0.268" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-1.158</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">2.199</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1243" twDestWidth="12" twWorstWindow="1.047" twWorstSetup="0.522" twWorstHold="0.525" twWorstSetupSlack="0.303" twWorstHoldSlack="0.316" ><twConstName>COMP &quot;AD_CH_D_P&lt;5&gt;&quot; OFFSET = IN 0.8258 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_C_CLK_P&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_CH_D_P&lt;5&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.303" twHoldSlack = "0.316" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.522</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.525</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1244" twDestWidth="12" twWorstWindow="1.045" twWorstSetup="-1.143" twWorstHold="2.188" twWorstSetupSlack="0.302" twWorstHoldSlack="0.319" ><twConstName>COMP &quot;AD_CH_D_P&lt;5&gt;&quot; OFFSET = IN 0.8258 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_C_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_CH_D_P&lt;5&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.302" twHoldSlack = "0.319" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-1.143</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">2.188</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1245" twDestWidth="12" twWorstWindow="1.043" twWorstSetup="0.425" twWorstHold="0.618" twWorstSetupSlack="0.401" twWorstHoldSlack="0.222" ><twConstName>COMP &quot;AD_CH_D_P&lt;6&gt;&quot; OFFSET = IN 0.8267 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_C_CLK_P&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_CH_D_P&lt;6&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.401" twHoldSlack = "0.222" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.425</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.618</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1246" twDestWidth="12" twWorstWindow="1.041" twWorstSetup="-1.240" twWorstHold="2.281" twWorstSetupSlack="0.400" twWorstHoldSlack="0.225" ><twConstName>COMP &quot;AD_CH_D_P&lt;6&gt;&quot; OFFSET = IN 0.8267 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_C_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_CH_D_P&lt;6&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.400" twHoldSlack = "0.225" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-1.240</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">2.281</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1247" twDestWidth="12" twWorstWindow="1.031" twWorstSetup="0.420" twWorstHold="0.611" twWorstSetupSlack="0.398" twWorstHoldSlack="0.237" ><twConstName>COMP &quot;AD_CH_D_P&lt;7&gt;&quot; OFFSET = IN 0.8186 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_C_CLK_P&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_CH_D_P&lt;7&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.398" twHoldSlack = "0.237" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.420</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.611</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1248" twDestWidth="12" twWorstWindow="1.029" twWorstSetup="-1.245" twWorstHold="2.274" twWorstSetupSlack="0.397" twWorstHoldSlack="0.240" ><twConstName>COMP &quot;AD_CH_D_P&lt;7&gt;&quot; OFFSET = IN 0.8186 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_C_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_CH_D_P&lt;7&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.397" twHoldSlack = "0.240" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-1.245</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">2.274</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1249" twDestWidth="12" twWorstWindow="1.067" twWorstSetup="0.534" twWorstHold="0.533" twWorstSetupSlack="0.408" twWorstHoldSlack="0.191" ><twConstName>COMP &quot;AD_CL_D_P&lt;2&gt;&quot; OFFSET = IN 0.9429 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_C_CLK_P&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_CL_D_P&lt;2&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.408" twHoldSlack = "0.191" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.534</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.533</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1250" twDestWidth="12" twWorstWindow="1.065" twWorstSetup="-1.131" twWorstHold="2.196" twWorstSetupSlack="0.407" twWorstHoldSlack="0.194" ><twConstName>COMP &quot;AD_CL_D_P&lt;2&gt;&quot; OFFSET = IN 0.9429 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_C_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_CL_D_P&lt;2&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.407" twHoldSlack = "0.194" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-1.131</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">2.196</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1251" twDestWidth="12" twWorstWindow="1.074" twWorstSetup="0.596" twWorstHold="0.478" twWorstSetupSlack="0.348" twWorstHoldSlack="0.244" ><twConstName>COMP &quot;AD_CL_D_P&lt;3&gt;&quot; OFFSET = IN 0.9448 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_C_CLK_P&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_CL_D_P&lt;3&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.348" twHoldSlack = "0.244" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.596</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.478</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1252" twDestWidth="12" twWorstWindow="1.072" twWorstSetup="-1.069" twWorstHold="2.141" twWorstSetupSlack="0.347" twWorstHoldSlack="0.247" ><twConstName>COMP &quot;AD_CL_D_P&lt;3&gt;&quot; OFFSET = IN 0.9448 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_C_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_CL_D_P&lt;3&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.347" twHoldSlack = "0.247" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-1.069</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">2.141</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1253" twDestWidth="12" twWorstWindow="1.065" twWorstSetup="0.531" twWorstHold="0.534" twWorstSetupSlack="0.352" twWorstHoldSlack="0.249" ><twConstName>COMP &quot;AD_CL_D_P&lt;4&gt;&quot; OFFSET = IN 0.8833 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_C_CLK_P&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_CL_D_P&lt;4&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.352" twHoldSlack = "0.249" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.531</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.534</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1254" twDestWidth="12" twWorstWindow="1.063" twWorstSetup="-1.134" twWorstHold="2.197" twWorstSetupSlack="0.351" twWorstHoldSlack="0.252" ><twConstName>COMP &quot;AD_CL_D_P&lt;4&gt;&quot; OFFSET = IN 0.8833 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_C_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_CL_D_P&lt;4&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.351" twHoldSlack = "0.252" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-1.134</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">2.197</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1255" twDestWidth="12" twWorstWindow="1.054" twWorstSetup="0.535" twWorstHold="0.519" twWorstSetupSlack="0.371" twWorstHoldSlack="0.241" ><twConstName>COMP &quot;AD_CL_D_P&lt;1&gt;&quot; OFFSET = IN 0.9068 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_C_CLK_P&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_CL_D_P&lt;1&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.371" twHoldSlack = "0.241" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.535</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.519</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1256" twDestWidth="12" twWorstWindow="1.052" twWorstSetup="-1.130" twWorstHold="2.182" twWorstSetupSlack="0.370" twWorstHoldSlack="0.244" ><twConstName>COMP &quot;AD_CL_D_P&lt;1&gt;&quot; OFFSET = IN 0.9068 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_C_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_CL_D_P&lt;1&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.370" twHoldSlack = "0.244" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-1.130</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">2.182</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1257" twDestWidth="12" twWorstWindow="1.043" twWorstSetup="0.427" twWorstHold="0.616" twWorstSetupSlack="0.432" twWorstHoldSlack="0.191" ><twConstName>COMP &quot;AD_CL_D_P&lt;5&gt;&quot; OFFSET = IN 0.859 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_C_CLK_P&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_CL_D_P&lt;5&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.432" twHoldSlack = "0.191" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.427</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.616</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1258" twDestWidth="12" twWorstWindow="1.041" twWorstSetup="-1.238" twWorstHold="2.279" twWorstSetupSlack="0.431" twWorstHoldSlack="0.194" ><twConstName>COMP &quot;AD_CL_D_P&lt;5&gt;&quot; OFFSET = IN 0.859 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_C_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_CL_D_P&lt;5&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.431" twHoldSlack = "0.194" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-1.238</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">2.279</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1259" twDestWidth="12" twWorstWindow="1.049" twWorstSetup="0.500" twWorstHold="0.549" twWorstSetupSlack="0.377" twWorstHoldSlack="0.240" ><twConstName>COMP &quot;AD_CL_D_P&lt;0&gt;&quot; OFFSET = IN 0.8775 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_C_CLK_P&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_CL_D_P&lt;0&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.377" twHoldSlack = "0.240" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.500</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.549</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1260" twDestWidth="12" twWorstWindow="1.047" twWorstSetup="-1.165" twWorstHold="2.212" twWorstSetupSlack="0.376" twWorstHoldSlack="0.243" ><twConstName>COMP &quot;AD_CL_D_P&lt;0&gt;&quot; OFFSET = IN 0.8775 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_C_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_CL_D_P&lt;0&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.376" twHoldSlack = "0.243" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-1.165</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">2.212</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1261" twDestWidth="12" twWorstWindow="1.041" twWorstSetup="0.407" twWorstHold="0.634" twWorstSetupSlack="0.408" twWorstHoldSlack="0.217" ><twConstName>COMP &quot;AD_CL_D_P&lt;6&gt;&quot; OFFSET = IN 0.8153 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_C_CLK_P&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_CL_D_P&lt;6&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.408" twHoldSlack = "0.217" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.407</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.634</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1262" twDestWidth="12" twWorstWindow="1.039" twWorstSetup="-1.258" twWorstHold="2.297" twWorstSetupSlack="0.407" twWorstHoldSlack="0.220" ><twConstName>COMP &quot;AD_CL_D_P&lt;6&gt;&quot; OFFSET = IN 0.8153 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_C_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_CL_D_P&lt;6&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.407" twHoldSlack = "0.220" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-1.258</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">2.297</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1263" twDestWidth="12" twWorstWindow="1.040" twWorstSetup="0.415" twWorstHold="0.625" twWorstSetupSlack="0.399" twWorstHoldSlack="0.227" ><twConstName>COMP &quot;AD_CL_D_P&lt;7&gt;&quot; OFFSET = IN 0.8143 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_C_CLK_P&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_CL_D_P&lt;7&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.399" twHoldSlack = "0.227" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.415</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.625</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1264" twDestWidth="12" twWorstWindow="1.038" twWorstSetup="-1.250" twWorstHold="2.288" twWorstSetupSlack="0.398" twWorstHoldSlack="0.230" ><twConstName>COMP &quot;AD_CL_D_P&lt;7&gt;&quot; OFFSET = IN 0.8143 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_C_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_CL_D_P&lt;7&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.398" twHoldSlack = "0.230" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-1.250</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">2.288</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1265" twDestWidth="12" twWorstWindow="1.066" twWorstSetup="0.549" twWorstHold="0.517" twWorstSetupSlack="0.339" twWorstHoldSlack="0.261" ><twConstName>COMP &quot;AD_DH_D_P&lt;5&gt;&quot; OFFSET = IN 0.8883 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_D_CLK_P&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_DH_D_P&lt;5&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.339" twHoldSlack = "0.261" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.549</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.517</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1266" twDestWidth="12" twWorstWindow="1.064" twWorstSetup="-1.116" twWorstHold="2.180" twWorstSetupSlack="0.338" twWorstHoldSlack="0.264" ><twConstName>COMP &quot;AD_DH_D_P&lt;5&gt;&quot; OFFSET = IN 0.8883 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_D_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_DH_D_P&lt;5&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.338" twHoldSlack = "0.264" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-1.116</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">2.180</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1267" twDestWidth="12" twWorstWindow="1.067" twWorstSetup="0.554" twWorstHold="0.513" twWorstSetupSlack="0.325" twWorstHoldSlack="0.274" ><twConstName>COMP &quot;AD_DH_D_P&lt;6&gt;&quot; OFFSET = IN 0.8799 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_D_CLK_P&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_DH_D_P&lt;6&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.325" twHoldSlack = "0.274" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.554</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.513</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1268" twDestWidth="12" twWorstWindow="1.065" twWorstSetup="-1.111" twWorstHold="2.176" twWorstSetupSlack="0.324" twWorstHoldSlack="0.277" ><twConstName>COMP &quot;AD_DH_D_P&lt;6&gt;&quot; OFFSET = IN 0.8799 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_D_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_DH_D_P&lt;6&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.324" twHoldSlack = "0.277" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-1.111</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">2.176</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1269" twDestWidth="12" twWorstWindow="1.044" twWorstSetup="0.448" twWorstHold="0.596" twWorstSetupSlack="0.411" twWorstHoldSlack="0.211" ><twConstName>COMP &quot;AD_DH_D_P&lt;2&gt;&quot; OFFSET = IN 0.859 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_D_CLK_P&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_DH_D_P&lt;2&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.411" twHoldSlack = "0.211" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.448</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.596</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1270" twDestWidth="12" twWorstWindow="1.042" twWorstSetup="-1.217" twWorstHold="2.259" twWorstSetupSlack="0.410" twWorstHoldSlack="0.214" ><twConstName>COMP &quot;AD_DH_D_P&lt;2&gt;&quot; OFFSET = IN 0.859 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_D_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_DH_D_P&lt;2&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.410" twHoldSlack = "0.214" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-1.217</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">2.259</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1271" twDestWidth="12" twWorstWindow="1.043" twWorstSetup="0.430" twWorstHold="0.613" twWorstSetupSlack="0.441" twWorstHoldSlack="0.182" ><twConstName>COMP &quot;AD_DH_D_P&lt;3&gt;&quot; OFFSET = IN 0.8717 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_D_CLK_P&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_DH_D_P&lt;3&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.441" twHoldSlack = "0.182" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.430</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.613</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1272" twDestWidth="12" twWorstWindow="1.041" twWorstSetup="-1.235" twWorstHold="2.276" twWorstSetupSlack="0.440" twWorstHoldSlack="0.185" ><twConstName>COMP &quot;AD_DH_D_P&lt;3&gt;&quot; OFFSET = IN 0.8717 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_D_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_DH_D_P&lt;3&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.440" twHoldSlack = "0.185" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-1.235</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">2.276</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1273" twDestWidth="12" twWorstWindow="1.065" twWorstSetup="0.546" twWorstHold="0.519" twWorstSetupSlack="0.327" twWorstHoldSlack="0.274" ><twConstName>COMP &quot;AD_DH_D_P&lt;7&gt;&quot; OFFSET = IN 0.873 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_D_CLK_P&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_DH_D_P&lt;7&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.327" twHoldSlack = "0.274" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.546</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.519</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1274" twDestWidth="12" twWorstWindow="1.063" twWorstSetup="-1.119" twWorstHold="2.182" twWorstSetupSlack="0.326" twWorstHoldSlack="0.277" ><twConstName>COMP &quot;AD_DH_D_P&lt;7&gt;&quot; OFFSET = IN 0.873 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_D_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_DH_D_P&lt;7&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.326" twHoldSlack = "0.277" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-1.119</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">2.182</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1275" twDestWidth="12" twWorstWindow="1.042" twWorstSetup="0.432" twWorstHold="0.610" twWorstSetupSlack="0.423" twWorstHoldSlack="0.201" ><twConstName>COMP &quot;AD_DH_D_P&lt;1&gt;&quot; OFFSET = IN 0.8551 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_D_CLK_P&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_DH_D_P&lt;1&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.423" twHoldSlack = "0.201" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.432</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.610</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1276" twDestWidth="12" twWorstWindow="1.040" twWorstSetup="-1.233" twWorstHold="2.273" twWorstSetupSlack="0.422" twWorstHoldSlack="0.204" ><twConstName>COMP &quot;AD_DH_D_P&lt;1&gt;&quot; OFFSET = IN 0.8551 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_D_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_DH_D_P&lt;1&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.422" twHoldSlack = "0.204" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-1.233</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">2.273</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1277" twDestWidth="12" twWorstWindow="1.032" twWorstSetup="0.444" twWorstHold="0.588" twWorstSetupSlack="0.394" twWorstHoldSlack="0.240" ><twConstName>COMP &quot;AD_DH_D_P&lt;4&gt;&quot; OFFSET = IN 0.8387 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_D_CLK_P&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_DH_D_P&lt;4&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.394" twHoldSlack = "0.240" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.444</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.588</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1278" twDestWidth="12" twWorstWindow="1.030" twWorstSetup="-1.221" twWorstHold="2.251" twWorstSetupSlack="0.393" twWorstHoldSlack="0.243" ><twConstName>COMP &quot;AD_DH_D_P&lt;4&gt;&quot; OFFSET = IN 0.8387 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_D_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_DH_D_P&lt;4&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.393" twHoldSlack = "0.243" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-1.221</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">2.251</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1279" twDestWidth="12" twWorstWindow="1.031" twWorstSetup="0.432" twWorstHold="0.599" twWorstSetupSlack="0.382" twWorstHoldSlack="0.253" ><twConstName>COMP &quot;AD_DH_D_P&lt;0&gt;&quot; OFFSET = IN 0.814 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_D_CLK_P&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_DH_D_P&lt;0&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.382" twHoldSlack = "0.253" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.432</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.599</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1280" twDestWidth="12" twWorstWindow="1.029" twWorstSetup="-1.233" twWorstHold="2.262" twWorstSetupSlack="0.381" twWorstHoldSlack="0.256" ><twConstName>COMP &quot;AD_DH_D_P&lt;0&gt;&quot; OFFSET = IN 0.814 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_D_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_DH_D_P&lt;0&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.381" twHoldSlack = "0.256" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-1.233</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">2.262</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1281" twDestWidth="12" twWorstWindow="1.057" twWorstSetup="0.546" twWorstHold="0.511" twWorstSetupSlack="0.361" twWorstHoldSlack="0.248" ><twConstName>COMP &quot;AD_DL_D_P&lt;6&gt;&quot; OFFSET = IN 0.9072 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_D_CLK_P&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_DL_D_P&lt;6&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.361" twHoldSlack = "0.248" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.546</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.511</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1282" twDestWidth="12" twWorstWindow="1.055" twWorstSetup="-1.119" twWorstHold="2.174" twWorstSetupSlack="0.360" twWorstHoldSlack="0.251" ><twConstName>COMP &quot;AD_DL_D_P&lt;6&gt;&quot; OFFSET = IN 0.9072 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_D_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_DL_D_P&lt;6&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.360" twHoldSlack = "0.251" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-1.119</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">2.174</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1283" twDestWidth="12" twWorstWindow="1.058" twWorstSetup="0.576" twWorstHold="0.482" twWorstSetupSlack="0.300" twWorstHoldSlack="0.308" ><twConstName>COMP &quot;AD_DL_D_P&lt;0&gt;&quot; OFFSET = IN 0.8769 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_D_CLK_P&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_DL_D_P&lt;0&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.300" twHoldSlack = "0.308" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.576</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.482</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1284" twDestWidth="12" twWorstWindow="1.056" twWorstSetup="-1.089" twWorstHold="2.145" twWorstSetupSlack="0.299" twWorstHoldSlack="0.311" ><twConstName>COMP &quot;AD_DL_D_P&lt;0&gt;&quot; OFFSET = IN 0.8769 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_D_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_DL_D_P&lt;0&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.299" twHoldSlack = "0.311" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-1.089</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">2.145</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1285" twDestWidth="12" twWorstWindow="1.048" twWorstSetup="0.477" twWorstHold="0.571" twWorstSetupSlack="0.385" twWorstHoldSlack="0.233" ><twConstName>COMP &quot;AD_DL_D_P&lt;7&gt;&quot; OFFSET = IN 0.8629 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_D_CLK_P&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_DL_D_P&lt;7&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.385" twHoldSlack = "0.233" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.477</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.571</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1286" twDestWidth="12" twWorstWindow="1.046" twWorstSetup="-1.188" twWorstHold="2.234" twWorstSetupSlack="0.384" twWorstHoldSlack="0.236" ><twConstName>COMP &quot;AD_DL_D_P&lt;7&gt;&quot; OFFSET = IN 0.8629 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_D_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_DL_D_P&lt;7&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.384" twHoldSlack = "0.236" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-1.188</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">2.234</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1287" twDestWidth="12" twWorstWindow="1.052" twWorstSetup="0.530" twWorstHold="0.522" twWorstSetupSlack="0.373" twWorstHoldSlack="0.241" ><twConstName>COMP &quot;AD_DL_D_P&lt;4&gt;&quot; OFFSET = IN 0.9035 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_D_CLK_P&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_DL_D_P&lt;4&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.373" twHoldSlack = "0.241" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.530</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.522</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1288" twDestWidth="12" twWorstWindow="1.050" twWorstSetup="-1.135" twWorstHold="2.185" twWorstSetupSlack="0.372" twWorstHoldSlack="0.244" ><twConstName>COMP &quot;AD_DL_D_P&lt;4&gt;&quot; OFFSET = IN 0.9035 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_D_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_DL_D_P&lt;4&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.372" twHoldSlack = "0.244" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-1.135</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">2.185</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1289" twDestWidth="12" twWorstWindow="1.066" twWorstSetup="0.549" twWorstHold="0.517" twWorstSetupSlack="0.349" twWorstHoldSlack="0.251" ><twConstName>COMP &quot;AD_DL_D_P&lt;5&gt;&quot; OFFSET = IN 0.8983 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_D_CLK_P&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_DL_D_P&lt;5&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.349" twHoldSlack = "0.251" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.549</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.517</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1290" twDestWidth="12" twWorstWindow="1.064" twWorstSetup="-1.116" twWorstHold="2.180" twWorstSetupSlack="0.348" twWorstHoldSlack="0.254" ><twConstName>COMP &quot;AD_DL_D_P&lt;5&gt;&quot; OFFSET = IN 0.8983 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_D_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_DL_D_P&lt;5&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.348" twHoldSlack = "0.254" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-1.116</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">2.180</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1291" twDestWidth="12" twWorstWindow="1.059" twWorstSetup="0.501" twWorstHold="0.558" twWorstSetupSlack="0.385" twWorstHoldSlack="0.222" ><twConstName>COMP &quot;AD_DL_D_P&lt;3&gt;&quot; OFFSET = IN 0.8862 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_D_CLK_P&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_DL_D_P&lt;3&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.385" twHoldSlack = "0.222" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.501</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.558</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1292" twDestWidth="12" twWorstWindow="1.057" twWorstSetup="-1.164" twWorstHold="2.221" twWorstSetupSlack="0.384" twWorstHoldSlack="0.225" ><twConstName>COMP &quot;AD_DL_D_P&lt;3&gt;&quot; OFFSET = IN 0.8862 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_D_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_DL_D_P&lt;3&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.384" twHoldSlack = "0.225" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-1.164</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">2.221</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1293" twDestWidth="12" twWorstWindow="1.048" twWorstSetup="0.487" twWorstHold="0.561" twWorstSetupSlack="0.390" twWorstHoldSlack="0.228" ><twConstName>COMP &quot;AD_DL_D_P&lt;2&gt;&quot; OFFSET = IN 0.8772 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_D_CLK_P&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_DL_D_P&lt;2&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.390" twHoldSlack = "0.228" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.487</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.561</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1294" twDestWidth="12" twWorstWindow="1.046" twWorstSetup="-1.178" twWorstHold="2.224" twWorstSetupSlack="0.389" twWorstHoldSlack="0.231" ><twConstName>COMP &quot;AD_DL_D_P&lt;2&gt;&quot; OFFSET = IN 0.8772 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_D_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_DL_D_P&lt;2&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.389" twHoldSlack = "0.231" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-1.178</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">2.224</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1295" twDestWidth="12" twWorstWindow="1.035" twWorstSetup="0.378" twWorstHold="0.657" twWorstSetupSlack="0.485" twWorstHoldSlack="0.146" ><twConstName>COMP &quot;AD_DL_D_P&lt;1&gt;&quot; OFFSET = IN 0.8634 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_D_CLK_P&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_DL_D_P&lt;1&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.485" twHoldSlack = "0.146" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.378</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.657</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1296" twDestWidth="12" twWorstWindow="1.033" twWorstSetup="-1.287" twWorstHold="2.320" twWorstSetupSlack="0.484" twWorstHoldSlack="0.149" ><twConstName>COMP &quot;AD_DL_D_P&lt;1&gt;&quot; OFFSET = IN 0.8634 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_D_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_DL_D_P&lt;1&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.484" twHoldSlack = "0.149" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-1.287</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">2.320</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1297" twDestWidth="12" twWorstWindow="1.874" twWorstSetup="0.885" twWorstHold="0.989" twWorstSetupSlack="0.115" twWorstHoldSlack="0.011" ><twConstName>TIMEGRP &quot;rgmii_rx&quot; OFFSET = IN 1 ns VALID 2 ns BEFORE COMP &quot;rgmii_rxc&quot;         &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>rgmii_rx_ctl</twSrc><twSUHSlackTime twSetupSlack = "0.381" twHoldSlack = "0.011" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.619</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.989</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>rgmii_rxd&lt;0&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.123" twHoldSlack = "0.190" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.877</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.810</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>rgmii_rxd&lt;1&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.144" twHoldSlack = "0.180" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.856</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.820</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>rgmii_rxd&lt;2&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.117" twHoldSlack = "0.206" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.883</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.794</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>rgmii_rxd&lt;3&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.115" twHoldSlack = "0.196" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.885</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.804</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1298" twDestWidth="12" twWorstWindow="1.872" twWorstSetup="-3.114" twWorstHold="4.986" twWorstSetupSlack="0.114" twWorstHoldSlack="0.014" ><twConstName>TIMEGRP &quot;rgmii_rx&quot; OFFSET = IN 1 ns VALID 2 ns BEFORE COMP &quot;rgmii_rxc&quot;         &quot;FALLING&quot;;</twConstName><twOffInTblRow ><twSrc>rgmii_rx_ctl</twSrc><twSUHSlackTime twSetupSlack = "0.380" twHoldSlack = "0.014" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-3.380</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">4.986</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>rgmii_rxd&lt;0&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.122" twHoldSlack = "0.193" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-3.122</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">4.807</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>rgmii_rxd&lt;1&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.143" twHoldSlack = "0.183" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-3.143</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">4.817</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>rgmii_rxd&lt;2&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.116" twHoldSlack = "0.209" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-3.116</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">4.791</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>rgmii_rxd&lt;3&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.114" twHoldSlack = "0.199" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-3.114</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">4.801</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="1299"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>2876280147410</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>84425</twConnCnt></twConstCov><twStats anchorID="1300"><twMinPer>20.000</twMinPer><twFootnote number="1" /><twMaxFreq>50.000</twMaxFreq><twMaxFromToDel>5.822</twMaxFromToDel><twMinInBeforeClk>0.886</twMinInBeforeClk></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Fri Dec  6 10:02:29 2019 </twTimestamp></twFoot><twClientInfo anchorID="1301"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 1477 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
