[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1   9776       tick       2809268       1293248       1242019       2809268 
      2   9776       tick       4304099       2099601       2080416       4304099 
      3   9776       tick       4303905       2099235       2082747       4303905 
      4   9776       tick       4295600       2095850       2079063       4295600 
      5   9776       tick       4193855       2046013       2029760       4193855 
      6   9776       tick       4406755       2149793       2132983       4406755 
      7   9776       tick       4303419       2099785       2082736       4303419 
      8   9776       tick       4313475       2104474       2075169       4313475 
      9   9776       tick       4306245       2100582       2082285       4306245 
     10   9776       tick       4302607       2099815       2084810       4302607 
     11   9776       tick       4308895       2102350       2082976       4308895 
     12   9776       tick       4304470       2099888       2081990       4304470 
     13   9776       tick       4306001       2100269       2080931       4306001 
     14   9776       tick       4310824       2101578       2083789       4310824 
     15   9776       tick       4299453       2097695       2081104       4299453 
     16   9776       tick       4299344       2097515       2081016       4299344 
     17   9776       tick       4299931       2097768       2082068       4299931 
     18   9776       tick       4314634       2104885       2080917       4314634 
     19   9776       tick       4307779       2101463       2083109       4307779 
     20   9776       exit       1716779        837825        830347       1716779 
