;...............................................................................
;Constraints File
;   Device  :
;   Board   :
;   Project :
;
;   Created 9/7/2006
;...............................................................................

;...............................................................................
Record=FileHeader | Id=DXP Constraints v1.0
;...............................................................................


Record=Constraint | TargetKind=Part | TargetId=XC3S1000-4FG456C
Record=Constraint | TargetKind=Port | TargetId=A[25..0] | FPGA_PINNUM=D22,E21,E22,F21,G17,T21,R22,P22,U17,U18,T18,M17,N17,T17,P17,P21,K17,J17,N22,L17,N21,M22,R21,T22,R18,F19
Record=Constraint | TargetKind=Port | TargetId=D[31..0] | FPGA_PINNUM=U12,V13,V14,V15,V16,V17,U14,U13,V5,V8,U6,V11,V6,V10,V9,V7,AB19,AA18,AA19,AB18,AB20,V22,AA20,V18,V21,W22,U16,W21,Y22,U21,Y21,AA17 | FPGA_SLEW=SLOW,SLOW,SLOW,SLOW,SLOW,SLOW,SLOW,SLOW,SLOW,SLOW,SLOW,SLOW,SLOW,SLOW,SLOW,SLOW,SLOW,SLOW,SLOW,SLOW,SLOW,SLOW,SLOW,SLOW,SLOW,SLOW,SLOW,SLOW,SLOW,SLOW,SLOW,SLOW | FPGA_DRIVE=4mA,4mA,4mA,4mA,4mA,4mA,4mA,4mA,4mA,4mA,4mA,4mA,4mA,4mA,4mA,4mA,4mA,4mA,4mA,4mA,4mA,4mA,4mA,4mA,4mA,4mA,4mA,4mA,4mA,4mA,4mA,4mA | FPGA_IOSTANDARD=LVCMOS33,LVCMOS33,LVCMOS33,LVCMOS33,LVCMOS33,LVCMOS33,LVCMOS33,LVCMOS33,LVCMOS33,LVCMOS33,LVCMOS33,LVCMOS33,LVCMOS33,LVCMOS33,LVCMOS33,LVCMOS33,LVCMOS33,LVCMOS33,LVCMOS33,LVCMOS33,LVCMOS33,LVCMOS33,LVCMOS33,LVCMOS33,LVCMOS33,LVCMOS33,LVCMOS33,LVCMOS33,LVCMOS33,LVCMOS33,LVCMOS33,LVCMOS33
Record=Constraint | TargetKind=Port | TargetId=INT[4..0] | FPGA_PINNUM=D21,C22,C21,B20,B19
Record=Constraint | TargetKind=Port | TargetId=NBLE[3..0] | FPGA_PINNUM=G21,G22,H21,H22
Record=Constraint | TargetKind=Port | TargetId=NCS[5..0] | FPGA_PINNUM=J22,K21,K22,M21,L22,L21
Record=Constraint | TargetKind=Port | TargetId=SRAM0_A[18..0] | FPGA_PINNUM=D2,L1,L2,K1,C1,C2,A3,A4,B4,A5,B5,B6,A7,B7,A15,B14,A14,B13,A13
Record=Constraint | TargetKind=Port | TargetId=SRAM0_D[15..0] | FPGA_PINNUM=H1,H2,G1,G2,F2,E1,E2,D1,B8,A9,B9,A10,B10,A11,B11,A12
Record=Constraint | TargetKind=Port | TargetId=SRAM1_A[18..0] | FPGA_PINNUM=AB8,AA10,AB11,AA12,AA7,AB7,AA6,AA5,AB5,AA4,AB4,AA3,Y2,Y1,P1,N2,N1,W12,Y12
Record=Constraint | TargetKind=Port | TargetId=SRAM1_D[15..0] | FPGA_PINNUM=AB15,AA15,AB16,AA16,AB10,AA9,AB9,AA8,W1,V2,V1,U2,T2,T1,R2,R1
Record=Constraint | TargetKind=Port | TargetId=SRAM0_W | FPGA_PINNUM=A8
Record=Constraint | TargetKind=Port | TargetId=RAM_ADDR5 | FPGA_PINNUM=A16
Record=Constraint | TargetKind=Port | TargetId=SSPEN | FPGA_PINNUM=A18
Record=Constraint | TargetKind=Port | TargetId=SSPRX_UART2RX | FPGA_PINNUM=A19
Record=Constraint | TargetKind=Port | TargetId=FPGA_CLK | FPGA_PINNUM=AA11
Record=Constraint | TargetKind=Port | TargetId=SRAM1_UB | FPGA_PINNUM=AA13
Record=Constraint | TargetKind=Port | TargetId=FPGA_DIN | FPGA_PINNUM=AA14
Record=Constraint | TargetKind=Port | TargetId=REF_CLK | FPGA_PINNUM=AB12
Record=Constraint | TargetKind=Port | TargetId=SRAM1_OE | FPGA_PINNUM=AB13
Record=Constraint | TargetKind=Port | TargetId=SRAM1_LB | FPGA_PINNUM=AB14
Record=Constraint | TargetKind=Port | TargetId=SRAM0_E | FPGA_PINNUM=B12
Record=Constraint | TargetKind=Port | TargetId=RAM_ADDR9 | FPGA_PINNUM=B15
Record=Constraint | TargetKind=Port | TargetId=SSPFRM | FPGA_PINNUM=B16
Record=Constraint | TargetKind=Port | TargetId=SSPCLK | FPGA_PINNUM=B17
Record=Constraint | TargetKind=Port | TargetId=SSPTX_UART2TX | FPGA_PINNUM=B18
Record=Constraint | TargetKind=Port | TargetId=VDRIVE | FPGA_PINNUM=C3
Record=Constraint | TargetKind=Port | TargetId=BLUE1 | FPGA_PINNUM=C4
Record=Constraint | TargetKind=Port | TargetId=GREEN1 | FPGA_PINNUM=C5
Record=Constraint | TargetKind=Port | TargetId=RED1 | FPGA_PINNUM=C6
Record=Constraint | TargetKind=Port | TargetId=CAN_RXD | FPGA_PINNUM=C7
Record=Constraint | TargetKind=Port | TargetId=JIOA2 | FPGA_PINNUM=C10
Record=Constraint | TargetKind=Port | TargetId=AUDIO_SPI_CSN | FPGA_PINNUM=C11
Record=Constraint | TargetKind=Port | TargetId=CLKOUT | FPGA_PINNUM=C12
Record=Constraint | TargetKind=Port | TargetId=BOC_RTS | FPGA_PINNUM=C13
Record=Constraint | TargetKind=Port | TargetId=RAM_ADDR1 | FPGA_PINNUM=C16
Record=Constraint | TargetKind=Port | TargetId=RAM_ADDR2 | FPGA_PINNUM=C17
Record=Constraint | TargetKind=Port | TargetId=RAM_ADDR3 | FPGA_PINNUM=C18
Record=Constraint | TargetKind=Port | TargetId=RAM_CS | FPGA_PINNUM=C19
Record=Constraint | TargetKind=Port | TargetId=RAM0_OE | FPGA_PINNUM=C20
Record=Constraint | TargetKind=Port | TargetId=KBCLOCK | FPGA_PINNUM=D3
Record=Constraint | TargetKind=Port | TargetId=HDRIVE | FPGA_PINNUM=D4
Record=Constraint | TargetKind=Port | TargetId=BLUE0 | FPGA_PINNUM=D5
Record=Constraint | TargetKind=Port | TargetId=GREEN0 | FPGA_PINNUM=D6
Record=Constraint | TargetKind=Port | TargetId=RED0 | FPGA_PINNUM=D7
Record=Constraint | TargetKind=Port | TargetId=CAN_TXD | FPGA_PINNUM=D8
Record=Constraint | TargetKind=Port | TargetId=JIOA0 | FPGA_PINNUM=D9
Record=Constraint | TargetKind=Port | TargetId=JIOA1 | FPGA_PINNUM=D10
Record=Constraint | TargetKind=Port | TargetId=JIOA3 | FPGA_PINNUM=D11
Record=Constraint | TargetKind=Port | TargetId=BOC_CTS | FPGA_PINNUM=D12
Record=Constraint | TargetKind=Port | TargetId=BOC_RX | FPGA_PINNUM=D13
Record=Constraint | TargetKind=Port | TargetId=RAM_ADDR0 | FPGA_PINNUM=D14
Record=Constraint | TargetKind=Port | TargetId=RAM_ADDR16 | FPGA_PINNUM=D15
Record=Constraint | TargetKind=Port | TargetId=RAM_ADDR15 | FPGA_PINNUM=D16
Record=Constraint | TargetKind=Port | TargetId=RAM_ADDR14 | FPGA_PINNUM=D17
Record=Constraint | TargetKind=Port | TargetId=RAM_ADDR13 | FPGA_PINNUM=D18
Record=Constraint | TargetKind=Port | TargetId=RAM1_OE | FPGA_PINNUM=D19
Record=Constraint | TargetKind=Port | TargetId=RAM_ADDR7 | FPGA_PINNUM=D20
Record=Constraint | TargetKind=Port | TargetId=MOUSECLOCK | FPGA_PINNUM=E3
Record=Constraint | TargetKind=Port | TargetId=KBDATA | FPGA_PINNUM=E4
Record=Constraint | TargetKind=Port | TargetId=IO23 | FPGA_PINNUM=E5
Record=Constraint | TargetKind=Port | TargetId=RAM1_DATA1 | FPGA_PINNUM=E6
Record=Constraint | TargetKind=Port | TargetId=RAM1_DATA5 | FPGA_PINNUM=E7
Record=Constraint | TargetKind=Port | TargetId=RAM1_DATA0 | FPGA_PINNUM=E8
Record=Constraint | TargetKind=Port | TargetId=RAM1_DATA6 | FPGA_PINNUM=E9
Record=Constraint | TargetKind=Port | TargetId=RAM1_DATA2 | FPGA_PINNUM=E10
Record=Constraint | TargetKind=Port | TargetId=RAM1_DATA4 | FPGA_PINNUM=E11
Record=Constraint | TargetKind=Port | TargetId=RAM1_DATA3 | FPGA_PINNUM=E12
Record=Constraint | TargetKind=Port | TargetId=BOC_TX | FPGA_PINNUM=E13
Record=Constraint | TargetKind=Port | TargetId=RAM1_WE | FPGA_PINNUM=E14
Record=Constraint | TargetKind=Port | TargetId=RAM_ADDR11 | FPGA_PINNUM=E15
Record=Constraint | TargetKind=Port | TargetId=RAM_ADDR10 | FPGA_PINNUM=E16
Record=Constraint | TargetKind=Port | TargetId=RAM_ADDR4 | FPGA_PINNUM=E17
Record=Constraint | TargetKind=Port | TargetId=NEXUS_TDO_R | FPGA_PINNUM=E18
Record=Constraint | TargetKind=Port | TargetId=JIOB2 | FPGA_PINNUM=E19
Record=Constraint | TargetKind=Port | TargetId=RAM0_WE | FPGA_PINNUM=E20
Record=Constraint | TargetKind=Port | TargetId=FPGA_CLK_1 | FPGA_PINNUM=F3
Record=Constraint | TargetKind=Port | TargetId=MOUSEDATA | FPGA_PINNUM=F4
Record=Constraint | TargetKind=Port | TargetId=IO24 | FPGA_PINNUM=F5
Record=Constraint | TargetKind=Port | TargetId=IO25 | FPGA_PINNUM=F6
Record=Constraint | TargetKind=Port | TargetId=RAM1_DATA7 | FPGA_PINNUM=F7
Record=Constraint | TargetKind=Port | TargetId=NEXUS_TCK | FPGA_PINNUM=F9
Record=Constraint | TargetKind=Port | TargetId=NEXUS_TMS | FPGA_PINNUM=F10
Record=Constraint | TargetKind=Port | TargetId=FPGA_AUX3 | FPGA_PINNUM=F11
Record=Constraint | TargetKind=Port | TargetId=FPGA_AUX1 | FPGA_PINNUM=F12
Record=Constraint | TargetKind=Port | TargetId=RAM_ADDR12 | FPGA_PINNUM=F13
Record=Constraint | TargetKind=Port | TargetId=FPGA_AUX2 | FPGA_PINNUM=F14
Record=Constraint | TargetKind=Port | TargetId=NWE | FPGA_PINNUM=F16
Record=Constraint | TargetKind=Port | TargetId=NRESETOUT | FPGA_PINNUM=F17
Record=Constraint | TargetKind=Port | TargetId=RAM_ADDR6 | FPGA_PINNUM=F18
Record=Constraint | TargetKind=Port | TargetId=JIOB3 | FPGA_PINNUM=F20
Record=Constraint | TargetKind=Port | TargetId=SPI_DIN | FPGA_PINNUM=G3
Record=Constraint | TargetKind=Port | TargetId=FPGA_CLK_2 | FPGA_PINNUM=G4
Record=Constraint | TargetKind=Port | TargetId=IO26 | FPGA_PINNUM=G5
Record=Constraint | TargetKind=Port | TargetId=NEXUS_TDI | FPGA_PINNUM=G6
Record=Constraint | TargetKind=Port | TargetId=RAM_ADDR8 | FPGA_PINNUM=G18
Record=Constraint | TargetKind=Port | TargetId=CLK_RTC | FPGA_PINNUM=G19
Record=Constraint | TargetKind=Port | TargetId=CLKIN | FPGA_PINNUM=G20
Record=Constraint | TargetKind=Port | TargetId=SPI_CLK | FPGA_PINNUM=H4
Record=Constraint | TargetKind=Port | TargetId=IO28 | FPGA_PINNUM=H5
Record=Constraint | TargetKind=Port | TargetId=TEST | FPGA_PINNUM=H18
Record=Constraint | TargetKind=Port | TargetId=NRESETIN | FPGA_PINNUM=H19
Record=Constraint | TargetKind=Port | TargetId=SRAM0_UB | FPGA_PINNUM=J1
Record=Constraint | TargetKind=Port | TargetId=SRAM0_LB | FPGA_PINNUM=J2
Record=Constraint | TargetKind=Port | TargetId=SPI_SEL | FPGA_PINNUM=J4
Record=Constraint | TargetKind=Port | TargetId=IO27 | FPGA_PINNUM=J5
Record=Constraint | TargetKind=Port | TargetId=IO35 | FPGA_PINNUM=J6
Record=Constraint | TargetKind=Port | TargetId=JIOB0 | FPGA_PINNUM=J18
Record=Constraint | TargetKind=Port | TargetId=SP13 | FPGA_PINNUM=J19
Record=Constraint | TargetKind=Port | TargetId=NOE | FPGA_PINNUM=J21
Record=Constraint | TargetKind=Port | TargetId=SRAM0_OE | FPGA_PINNUM=K2
Record=Constraint | TargetKind=Port | TargetId=SPI_MODE | FPGA_PINNUM=K3
Record=Constraint | TargetKind=Port | TargetId=SPI_DOUT | FPGA_PINNUM=K4
Record=Constraint | TargetKind=Port | TargetId=IO29 | FPGA_PINNUM=K5
Record=Constraint | TargetKind=Port | TargetId=SP0 | FPGA_PINNUM=K6
Record=Constraint | TargetKind=Port | TargetId=JIOB1 | FPGA_PINNUM=K18
Record=Constraint | TargetKind=Port | TargetId=SP15 | FPGA_PINNUM=K19
Record=Constraint | TargetKind=Port | TargetId=SP14 | FPGA_PINNUM=K20
Record=Constraint | TargetKind=Port | TargetId=IO22 | FPGA_PINNUM=L3
Record=Constraint | TargetKind=Port | TargetId=IO21 | FPGA_PINNUM=L4
Record=Constraint | TargetKind=Port | TargetId=IO32 | FPGA_PINNUM=L5
Record=Constraint | TargetKind=Port | TargetId=SP7 | FPGA_PINNUM=L6
Record=Constraint | TargetKind=Port | TargetId=DEOT0 | FPGA_PINNUM=L18
Record=Constraint | TargetKind=Port | TargetId=LED6 | FPGA_PINNUM=L19
Record=Constraint | TargetKind=Port | TargetId=LED7 | FPGA_PINNUM=L20
Record=Constraint | TargetKind=Port | TargetId=IO30 | FPGA_PINNUM=M1
Record=Constraint | TargetKind=Port | TargetId=SP2 | FPGA_PINNUM=M2
Record=Constraint | TargetKind=Port | TargetId=IO20 | FPGA_PINNUM=M3
Record=Constraint | TargetKind=Port | TargetId=IO19 | FPGA_PINNUM=M4
Record=Constraint | TargetKind=Port | TargetId=IO31 | FPGA_PINNUM=M5
Record=Constraint | TargetKind=Port | TargetId=SP9 | FPGA_PINNUM=M6
Record=Constraint | TargetKind=Port | TargetId=DREQ0 | FPGA_PINNUM=M18
Record=Constraint | TargetKind=Port | TargetId=LED4 | FPGA_PINNUM=M19
Record=Constraint | TargetKind=Port | TargetId=LED5 | FPGA_PINNUM=M20
Record=Constraint | TargetKind=Port | TargetId=IO18 | FPGA_PINNUM=N3
Record=Constraint | TargetKind=Port | TargetId=IO17 | FPGA_PINNUM=N4
Record=Constraint | TargetKind=Port | TargetId=IO34 | FPGA_PINNUM=N5
Record=Constraint | TargetKind=Port | TargetId=SP12 | FPGA_PINNUM=N6
Record=Constraint | TargetKind=Port | TargetId=NDACK0 | FPGA_PINNUM=N18
Record=Constraint | TargetKind=Port | TargetId=LED2 | FPGA_PINNUM=N19
Record=Constraint | TargetKind=Port | TargetId=LED3 | FPGA_PINNUM=N20
Record=Constraint | TargetKind=Port | TargetId=SRAM1_E | FPGA_PINNUM=P2
Record=Constraint | TargetKind=Port | TargetId=IO16 | FPGA_PINNUM=P4
Record=Constraint | TargetKind=Port | TargetId=IO33 | FPGA_PINNUM=P5
Record=Constraint | TargetKind=Port | TargetId=SP6 | FPGA_PINNUM=P6
Record=Constraint | TargetKind=Port | TargetId=NWAIT | FPGA_PINNUM=P18
Record=Constraint | TargetKind=Port | TargetId=LED1 | FPGA_PINNUM=P19
Record=Constraint | TargetKind=Port | TargetId=IO15 | FPGA_PINNUM=R4
Record=Constraint | TargetKind=Port | TargetId=SP4 | FPGA_PINNUM=R5
Record=Constraint | TargetKind=Port | TargetId=LED0 | FPGA_PINNUM=R19
Record=Constraint | TargetKind=Port | TargetId=IO14 | FPGA_PINNUM=T3
Record=Constraint | TargetKind=Port | TargetId=IO13 | FPGA_PINNUM=T4
Record=Constraint | TargetKind=Port | TargetId=SP1 | FPGA_PINNUM=T5
Record=Constraint | TargetKind=Port | TargetId=SP3 | FPGA_PINNUM=T6
Record=Constraint | TargetKind=Port | TargetId=SW6 | FPGA_PINNUM=T19
Record=Constraint | TargetKind=Port | TargetId=SW7 | FPGA_PINNUM=T20
Record=Constraint | TargetKind=Port | TargetId=IO12 | FPGA_PINNUM=U3
Record=Constraint | TargetKind=Port | TargetId=IO10 | FPGA_PINNUM=U4
Record=Constraint | TargetKind=Port | TargetId=IO6 | FPGA_PINNUM=U5
Record=Constraint | TargetKind=Port | TargetId=SP5 | FPGA_PINNUM=U7
Record=Constraint | TargetKind=Port | TargetId=SP11 | FPGA_PINNUM=U9
Record=Constraint | TargetKind=Port | TargetId=SP10 | FPGA_PINNUM=U10
Record=Constraint | TargetKind=Port | TargetId=SP8 | FPGA_PINNUM=U11
Record=Constraint | TargetKind=Port | TargetId=SW4 | FPGA_PINNUM=U19
Record=Constraint | TargetKind=Port | TargetId=SW5 | FPGA_PINNUM=U20
Record=Constraint | TargetKind=Port | TargetId=IO11 | FPGA_PINNUM=V3
Record=Constraint | TargetKind=Port | TargetId=IO8 | FPGA_PINNUM=V4
Record=Constraint | TargetKind=Port | TargetId=SWC0 | FPGA_PINNUM=V12
Record=Constraint | TargetKind=Port | TargetId=RAM0_DATA0 | FPGA_PINNUM=V19
Record=Constraint | TargetKind=Port | TargetId=SW3 | FPGA_PINNUM=V20
Record=Constraint | TargetKind=Port | TargetId=SRAM1_W | FPGA_PINNUM=W2
Record=Constraint | TargetKind=Port | TargetId=IO9 | FPGA_PINNUM=W3
Record=Constraint | TargetKind=Port | TargetId=IO4 | FPGA_PINNUM=W4
Record=Constraint | TargetKind=Port | TargetId=IO2 | FPGA_PINNUM=W5
Record=Constraint | TargetKind=Port | TargetId=IO0 | FPGA_PINNUM=W6
Record=Constraint | TargetKind=Port | TargetId=SDA | FPGA_PINNUM=W7
Record=Constraint | TargetKind=Port | TargetId=SWC3 | FPGA_PINNUM=W8
Record=Constraint | TargetKind=Port | TargetId=SWR3 | FPGA_PINNUM=W9
Record=Constraint | TargetKind=Port | TargetId=SWR1 | FPGA_PINNUM=W10
Record=Constraint | TargetKind=Port | TargetId=SWC1 | FPGA_PINNUM=W11
Record=Constraint | TargetKind=Port | TargetId=LCD_BCKL | FPGA_PINNUM=W13
Record=Constraint | TargetKind=Port | TargetId=BUZZER | FPGA_PINNUM=W14
Record=Constraint | TargetKind=Port | TargetId=LCD_E | FPGA_PINNUM=W15
Record=Constraint | TargetKind=Port | TargetId=RAM0_DATA6 | FPGA_PINNUM=W16
Record=Constraint | TargetKind=Port | TargetId=RAM0_DATA4 | FPGA_PINNUM=W17
Record=Constraint | TargetKind=Port | TargetId=RAM0_DATA2 | FPGA_PINNUM=W18
Record=Constraint | TargetKind=Port | TargetId=SW0 | FPGA_PINNUM=W19
Record=Constraint | TargetKind=Port | TargetId=SW2 | FPGA_PINNUM=W20
Record=Constraint | TargetKind=Port | TargetId=IO7 | FPGA_PINNUM=Y3
Record=Constraint | TargetKind=Port | TargetId=IO5 | FPGA_PINNUM=Y4
Record=Constraint | TargetKind=Port | TargetId=IO3 | FPGA_PINNUM=Y5
Record=Constraint | TargetKind=Port | TargetId=IO1 | FPGA_PINNUM=Y6
Record=Constraint | TargetKind=Port | TargetId=SCL | FPGA_PINNUM=Y7
Record=Constraint | TargetKind=Port | TargetId=SWR2 | FPGA_PINNUM=Y10
Record=Constraint | TargetKind=Port | TargetId=SWC2 | FPGA_PINNUM=Y11
Record=Constraint | TargetKind=Port | TargetId=SWR0 | FPGA_PINNUM=Y13
Record=Constraint | TargetKind=Port | TargetId=RAM0_DATA7 | FPGA_PINNUM=Y16
Record=Constraint | TargetKind=Port | TargetId=RAM0_DATA5 | FPGA_PINNUM=Y17
Record=Constraint | TargetKind=Port | TargetId=RAM0_DATA3 | FPGA_PINNUM=Y18
Record=Constraint | TargetKind=Port | TargetId=RAM0_DATA1 | FPGA_PINNUM=Y19
Record=Constraint | TargetKind=Port | TargetId=SW1 | FPGA_PINNUM=Y20
