<?xml version="1.0" encoding="utf-8"?>
<Messages>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished File checks and directory preparation: CPU user time: 5 seconds. CPU system time: 1 seconds. Elapsed time: 8.883 seconds; current allocated memory: 230.371 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;../weight_pe.cpp&apos; ..." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5292]" key="HLS 207-5292" tag="" content="unused parameter &apos;training&apos; (../weight_pe.cpp:7:28)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;../accelerator.cpp&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;../error_pe.cpp&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;../bias_pe.cpp&apos; ..." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5292]" key="HLS 207-5292" tag="" content="unused parameter &apos;training&apos; (../bias_pe.cpp:9:14)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;../array.cpp&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;../act_pe.cpp&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 97.156 seconds; current allocated memory: 233.652 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-777]" key="HLS 200-777" tag="" content="Using interface defaults for &apos;Vivado&apos; flow target." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 22,415 instructions in the design after the &apos;Compile/Link&apos; phase of compilation. See the Design Size Report for more details: C:/GIM_XOR/GIM-2024-2025/zhongqi_files/hls_component/accelerator/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 4,799 instructions in the design after the &apos;Unroll/Inline (step 1)&apos; phase of compilation. See the Design Size Report for more details: C:/GIM_XOR/GIM-2024-2025/zhongqi_files/hls_component/accelerator/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 1,876 instructions in the design after the &apos;Unroll/Inline (step 2)&apos; phase of compilation. See the Design Size Report for more details: C:/GIM_XOR/GIM-2024-2025/zhongqi_files/hls_component/accelerator/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 1,695 instructions in the design after the &apos;Unroll/Inline (step 3)&apos; phase of compilation. See the Design Size Report for more details: C:/GIM_XOR/GIM-2024-2025/zhongqi_files/hls_component/accelerator/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 1,229 instructions in the design after the &apos;Unroll/Inline (step 4)&apos; phase of compilation. See the Design Size Report for more details: C:/GIM_XOR/GIM-2024-2025/zhongqi_files/hls_component/accelerator/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 1,227 instructions in the design after the &apos;Array/Struct (step 1)&apos; phase of compilation. See the Design Size Report for more details: C:/GIM_XOR/GIM-2024-2025/zhongqi_files/hls_component/accelerator/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 1,227 instructions in the design after the &apos;Array/Struct (step 2)&apos; phase of compilation. See the Design Size Report for more details: C:/GIM_XOR/GIM-2024-2025/zhongqi_files/hls_component/accelerator/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 1,229 instructions in the design after the &apos;Array/Struct (step 3)&apos; phase of compilation. See the Design Size Report for more details: C:/GIM_XOR/GIM-2024-2025/zhongqi_files/hls_component/accelerator/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 1,231 instructions in the design after the &apos;Array/Struct (step 4)&apos; phase of compilation. See the Design Size Report for more details: C:/GIM_XOR/GIM-2024-2025/zhongqi_files/hls_component/accelerator/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 1,231 instructions in the design after the &apos;Array/Struct (step 5)&apos; phase of compilation. See the Design Size Report for more details: C:/GIM_XOR/GIM-2024-2025/zhongqi_files/hls_component/accelerator/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 1,182 instructions in the design after the &apos;Performance (step 1)&apos; phase of compilation. See the Design Size Report for more details: C:/GIM_XOR/GIM-2024-2025/zhongqi_files/hls_component/accelerator/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 1,102 instructions in the design after the &apos;Performance (step 2)&apos; phase of compilation. See the Design Size Report for more details: C:/GIM_XOR/GIM-2024-2025/zhongqi_files/hls_component/accelerator/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 1,198 instructions in the design after the &apos;Performance (step 3)&apos; phase of compilation. See the Design Size Report for more details: C:/GIM_XOR/GIM-2024-2025/zhongqi_files/hls_component/accelerator/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 1,076 instructions in the design after the &apos;Performance (step 4)&apos; phase of compilation. See the Design Size Report for more details: C:/GIM_XOR/GIM-2024-2025/zhongqi_files/hls_component/accelerator/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 1,084 instructions in the design after the &apos;HW Transforms (step 1)&apos; phase of compilation. See the Design Size Report for more details: C:/GIM_XOR/GIM-2024-2025/zhongqi_files/hls_component/accelerator/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 1,072 instructions in the design after the &apos;HW Transforms (step 2)&apos; phase of compilation. See the Design Size Report for more details: C:/GIM_XOR/GIM-2024-2025/zhongqi_files/hls_component/accelerator/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;VITIS_LOOP_127_5&apos; is marked as complete unroll implied by the pipeline pragma (../accelerator.cpp:127:31)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;VITIS_LOOP_129_6&apos; is marked as complete unroll implied by the pipeline pragma (../accelerator.cpp:129:35)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;VITIS_LOOP_137_7&apos; is marked as complete unroll implied by the pipeline pragma (../accelerator.cpp:137:31)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;VITIS_LOOP_139_8&apos; is marked as complete unroll implied by the pipeline pragma (../accelerator.cpp:139:35)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;VITIS_LOOP_43_3&apos; is marked as complete unroll implied by the pipeline pragma (../array.cpp:43:22)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;VITIS_LOOP_20_1&apos; is marked as complete unroll implied by the pipeline pragma (../array.cpp:20:22)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;VITIS_LOOP_26_2&apos; is marked as complete unroll implied by the pipeline pragma (../array.cpp:26:26)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_127_5&apos; (../accelerator.cpp:127:31) in function &apos;accelerator&apos; completely with a factor of 2 (../accelerator.cpp:9:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_129_6&apos; (../accelerator.cpp:129:35) in function &apos;accelerator&apos; completely with a factor of 2 (../accelerator.cpp:9:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_137_7&apos; (../accelerator.cpp:137:31) in function &apos;accelerator&apos; completely with a factor of 2 (../accelerator.cpp:9:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_139_8&apos; (../accelerator.cpp:139:35) in function &apos;accelerator&apos; completely with a factor of 2 (../accelerator.cpp:9:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_43_3&apos; (../array.cpp:43:22) in function &apos;model_array&apos; completely with a factor of 2 (../array.cpp:8:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_20_1&apos; (../array.cpp:20:22) in function &apos;model_array&apos; completely with a factor of 2 (../array.cpp:8:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_26_2&apos; (../array.cpp:26:26) in function &apos;model_array&apos; completely with a factor of 2 (../array.cpp:8:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;weights_pe(ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt;)&apos; into &apos;model_array(ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [2], ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, char, ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt;)&apos; (../array.cpp:8:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;bias_pe(ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt;)&apos; into &apos;model_array(ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [2], ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, char, ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt;)&apos; (../array.cpp:8:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;act_pe(ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, char, ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt;)&apos; into &apos;model_array(ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [2], ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, char, ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt;)&apos; (../array.cpp:8:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;error_pe(ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, char, ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt;)&apos; into &apos;model_array(ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [2], ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, char, ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt;)&apos; (../array.cpp:8:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-241]" key="HLS 214-241" tag="" content="Aggregating bram variable &apos;w2&apos; with compact=bit mode in 16-bits (../accelerator.cpp:9:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-241]" key="HLS 214-241" tag="" content="Aggregating bram variable &apos;w1&apos; with compact=bit mode in 16-bits (../accelerator.cpp:9:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_47_1&gt; at ../accelerator.cpp:47:22" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_160_9&gt; at ../accelerator.cpp:160:23" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;VITIS_LOOP_163_10&apos; is marked as complete unroll implied by the pipeline pragma (../accelerator.cpp:163:28)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;VITIS_LOOP_50_2&apos; is marked as complete unroll implied by the pipeline pragma (../accelerator.cpp:50:26)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_163_10&apos; (../accelerator.cpp:163:28) in function &apos;accelerator&apos; completely with a factor of 2 (../accelerator.cpp:9:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_50_2&apos; (../accelerator.cpp:50:26) in function &apos;accelerator&apos; completely with a factor of 2 (../accelerator.cpp:9:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-421]" key="HLS 214-421" tag="" content="Automatically partitioning small array &apos;output_array.inference&apos; completely based on array size. (../accelerator.cpp:12:15)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-421]" key="HLS 214-421" tag="" content="Automatically partitioning small array &apos;output_array.new_w1&apos; completely based on array size. (../accelerator.cpp:12:15)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-421]" key="HLS 214-421" tag="" content="Automatically partitioning small array &apos;output_array.new_w2&apos; completely based on array size. (../accelerator.cpp:12:15)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-421]" key="HLS 214-421" tag="" content="Automatically partitioning small array &apos;output_array.new_b1&apos; completely based on array size. (../accelerator.cpp:12:15)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-421]" key="HLS 214-421" tag="" content="Automatically partitioning small array &apos;output_array.new_b2&apos; completely based on array size. (../accelerator.cpp:12:15)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-421]" key="HLS 214-421" tag="" content="Automatically partitioning small array &apos;x1&apos; completely based on array size. (../accelerator.cpp:15:14)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-421]" key="HLS 214-421" tag="" content="Automatically partitioning small array &apos;x2&apos; completely based on array size. (../accelerator.cpp:16:14)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-421]" key="HLS 214-421" tag="" content="Automatically partitioning small array &apos;y&apos; completely based on array size. (../accelerator.cpp:17:14)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-421]" key="HLS 214-421" tag="" content="Automatically partitioning small array &apos;w1_local&apos; completely based on array size. (../accelerator.cpp:43:14)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-421]" key="HLS 214-421" tag="" content="Automatically partitioning small array &apos;w2_local&apos; completely based on array size. (../accelerator.cpp:44:14)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-421]" key="HLS 214-421" tag="" content="Automatically partitioning small array &apos;bias_1_local&apos; completely based on array size. (../accelerator.cpp:45:14)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-421]" key="HLS 214-421" tag="" content="Automatically partitioning small array &apos;bias_2_local&apos; completely based on array size. (../accelerator.cpp:46:14)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-421]" key="HLS 214-421" tag="" content="Automatically partitioning small array &apos;array_out1.output_k&apos; completely based on array size. (../accelerator.cpp:83:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-421]" key="HLS 214-421" tag="" content="Automatically partitioning small array &apos;array_out1.delta_kmin1&apos; completely based on array size. (../accelerator.cpp:83:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-421]" key="HLS 214-421" tag="" content="Automatically partitioning small array &apos;array_out1.weight_changes&apos; completely based on array size. (../accelerator.cpp:83:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-421]" key="HLS 214-421" tag="" content="Automatically partitioning small array &apos;array_out1.bias_change&apos; completely based on array size. (../accelerator.cpp:83:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-421]" key="HLS 214-421" tag="" content="Automatically partitioning small array &apos;array_out2.output_k&apos; completely based on array size. (../accelerator.cpp:88:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-421]" key="HLS 214-421" tag="" content="Automatically partitioning small array &apos;array_out2.delta_kmin1&apos; completely based on array size. (../accelerator.cpp:88:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-421]" key="HLS 214-421" tag="" content="Automatically partitioning small array &apos;array_out2.weight_changes&apos; completely based on array size. (../accelerator.cpp:88:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-421]" key="HLS 214-421" tag="" content="Automatically partitioning small array &apos;array_out2.bias_change&apos; completely based on array size. (../accelerator.cpp:88:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-421]" key="HLS 214-421" tag="" content="Automatically partitioning small array &apos;array_back2.output_k&apos; completely based on array size. (../accelerator.cpp:123:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-421]" key="HLS 214-421" tag="" content="Automatically partitioning small array &apos;array_back2.delta_kmin1&apos; completely based on array size. (../accelerator.cpp:123:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-421]" key="HLS 214-421" tag="" content="Automatically partitioning small array &apos;array_back2.weight_changes&apos; completely based on array size. (../accelerator.cpp:123:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-421]" key="HLS 214-421" tag="" content="Automatically partitioning small array &apos;array_back2.bias_change&apos; completely based on array size. (../accelerator.cpp:123:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-421]" key="HLS 214-421" tag="" content="Automatically partitioning small array &apos;array_back1.output_k&apos; completely based on array size. (../accelerator.cpp:134:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-421]" key="HLS 214-421" tag="" content="Automatically partitioning small array &apos;array_back1.delta_kmin1&apos; completely based on array size. (../accelerator.cpp:134:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-421]" key="HLS 214-421" tag="" content="Automatically partitioning small array &apos;array_back1.weight_changes&apos; completely based on array size. (../accelerator.cpp:134:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-421]" key="HLS 214-421" tag="" content="Automatically partitioning small array &apos;array_back1.bias_change&apos; completely based on array size. (../accelerator.cpp:134:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=complete dim=1&apos; for array &apos;retval.inference&apos; due to pipeline pragma (../accelerator.cpp:12:15)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=complete dim=1&apos; for array &apos;retval.new_b1&apos; due to pipeline pragma (../accelerator.cpp:12:15)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=complete dim=1&apos; for array &apos;retval.new_b2&apos; due to pipeline pragma (../accelerator.cpp:12:15)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=complete dim=1&apos; for array &apos;retval.new_w1&apos; due to pipeline pragma (../accelerator.cpp:12:15)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=complete dim=2&apos; for array &apos;retval.new_w1&apos; due to pipeline pragma (../accelerator.cpp:12:15)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=complete dim=1&apos; for array &apos;retval.new_w2&apos; due to pipeline pragma (../accelerator.cpp:12:15)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=complete dim=2&apos; for array &apos;retval.new_w2&apos; due to pipeline pragma (../accelerator.cpp:12:15)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=complete dim=1&apos; for array &apos;x1&apos; due to pipeline pragma (../accelerator.cpp:15:14)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=complete dim=1&apos; for array &apos;x2&apos; due to pipeline pragma (../accelerator.cpp:16:14)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=complete dim=1&apos; for array &apos;y&apos; due to pipeline pragma (../accelerator.cpp:17:14)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=complete dim=1&apos; for array &apos;w1_local&apos; due to pipeline pragma (../accelerator.cpp:43:14)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=complete dim=2&apos; for array &apos;w1_local&apos; due to pipeline pragma (../accelerator.cpp:43:14)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=complete dim=1&apos; for array &apos;w2_local&apos; due to pipeline pragma (../accelerator.cpp:44:14)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=complete dim=2&apos; for array &apos;w2_local&apos; due to pipeline pragma (../accelerator.cpp:44:14)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=complete dim=1&apos; for array &apos;bias_1_local&apos; due to pipeline pragma (../accelerator.cpp:45:14)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=complete dim=1&apos; for array &apos;bias_2_local&apos; due to pipeline pragma (../accelerator.cpp:46:14)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=complete dim=1&apos; for array &apos;array_out1.bias_change&apos; due to pipeline pragma (../accelerator.cpp:83:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=complete dim=1&apos; for array &apos;array_out1.delta_kmin1&apos; due to pipeline pragma (../accelerator.cpp:83:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=complete dim=1&apos; for array &apos;array_out1.output_k&apos; due to pipeline pragma (../accelerator.cpp:83:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=complete dim=1&apos; for array &apos;array_out1.weight_changes&apos; due to pipeline pragma (../accelerator.cpp:83:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=complete dim=2&apos; for array &apos;array_out1.weight_changes&apos; due to pipeline pragma (../accelerator.cpp:83:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=complete dim=1&apos; for array &apos;array_out2.bias_change&apos; due to pipeline pragma (../accelerator.cpp:88:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=complete dim=1&apos; for array &apos;array_out2.delta_kmin1&apos; due to pipeline pragma (../accelerator.cpp:88:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=complete dim=1&apos; for array &apos;array_out2.output_k&apos; due to pipeline pragma (../accelerator.cpp:88:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=complete dim=1&apos; for array &apos;array_out2.weight_changes&apos; due to pipeline pragma (../accelerator.cpp:88:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=complete dim=2&apos; for array &apos;array_out2.weight_changes&apos; due to pipeline pragma (../accelerator.cpp:88:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=complete dim=1&apos; for array &apos;array_back2.bias_change&apos; due to pipeline pragma (../accelerator.cpp:123:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=complete dim=1&apos; for array &apos;array_back2.delta_kmin1&apos; due to pipeline pragma (../accelerator.cpp:123:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=complete dim=1&apos; for array &apos;array_back2.output_k&apos; due to pipeline pragma (../accelerator.cpp:123:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=complete dim=1&apos; for array &apos;array_back2.weight_changes&apos; due to pipeline pragma (../accelerator.cpp:123:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=complete dim=2&apos; for array &apos;array_back2.weight_changes&apos; due to pipeline pragma (../accelerator.cpp:123:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=complete dim=1&apos; for array &apos;array_back1.bias_change&apos; due to pipeline pragma (../accelerator.cpp:134:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=complete dim=1&apos; for array &apos;array_back1.delta_kmin1&apos; due to pipeline pragma (../accelerator.cpp:134:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=complete dim=1&apos; for array &apos;array_back1.output_k&apos; due to pipeline pragma (../accelerator.cpp:134:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=complete dim=1&apos; for array &apos;array_back1.weight_changes&apos; due to pipeline pragma (../accelerator.cpp:134:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=complete dim=2&apos; for array &apos;array_back1.weight_changes&apos; due to pipeline pragma (../accelerator.cpp:134:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;retval.inference&apos;: Complete partitioning on dimension 1. (../accelerator.cpp:12:15)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;retval.new_w1&apos;: Complete partitioning on dimension 1. Complete partitioning on dimension 2. (../accelerator.cpp:12:15)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;retval.new_w2&apos;: Complete partitioning on dimension 1. Complete partitioning on dimension 2. (../accelerator.cpp:12:15)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;retval.new_b1&apos;: Complete partitioning on dimension 1. (../accelerator.cpp:12:15)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;retval.new_b2&apos;: Complete partitioning on dimension 1. (../accelerator.cpp:12:15)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;x1&apos;: Complete partitioning on dimension 1. (../accelerator.cpp:15:14)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;x2&apos;: Complete partitioning on dimension 1. (../accelerator.cpp:16:14)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;y&apos;: Complete partitioning on dimension 1. (../accelerator.cpp:17:14)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;w1_local&apos;: Complete partitioning on dimension 1. Complete partitioning on dimension 2. (../accelerator.cpp:43:14)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;w2_local&apos;: Complete partitioning on dimension 1. Complete partitioning on dimension 2. (../accelerator.cpp:44:14)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;bias_1_local&apos;: Complete partitioning on dimension 1. (../accelerator.cpp:45:14)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;bias_2_local&apos;: Complete partitioning on dimension 1. (../accelerator.cpp:46:14)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;array_out1.output_k&apos;: Complete partitioning on dimension 1. (../accelerator.cpp:83:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;array_out1.delta_kmin1&apos;: Complete partitioning on dimension 1. (../accelerator.cpp:83:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;array_out1.weight_changes&apos;: Complete partitioning on dimension 1. Complete partitioning on dimension 2. (../accelerator.cpp:83:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;array_out1.bias_change&apos;: Complete partitioning on dimension 1. (../accelerator.cpp:83:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;array_out2.output_k&apos;: Complete partitioning on dimension 1. (../accelerator.cpp:88:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;array_out2.delta_kmin1&apos;: Complete partitioning on dimension 1. (../accelerator.cpp:88:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;array_out2.weight_changes&apos;: Complete partitioning on dimension 1. Complete partitioning on dimension 2. (../accelerator.cpp:88:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;array_out2.bias_change&apos;: Complete partitioning on dimension 1. (../accelerator.cpp:88:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;array_back2.output_k&apos;: Complete partitioning on dimension 1. (../accelerator.cpp:123:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;array_back2.delta_kmin1&apos;: Complete partitioning on dimension 1. (../accelerator.cpp:123:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;array_back2.weight_changes&apos;: Complete partitioning on dimension 1. Complete partitioning on dimension 2. (../accelerator.cpp:123:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;array_back2.bias_change&apos;: Complete partitioning on dimension 1. (../accelerator.cpp:123:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;array_back1.output_k&apos;: Complete partitioning on dimension 1. (../accelerator.cpp:134:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;array_back1.delta_kmin1&apos;: Complete partitioning on dimension 1. (../accelerator.cpp:134:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;array_back1.weight_changes&apos;: Complete partitioning on dimension 1. Complete partitioning on dimension 2. (../accelerator.cpp:134:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;array_back1.bias_change&apos;: Complete partitioning on dimension 1. (../accelerator.cpp:134:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Compiling Optimization and Transform: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 21.53 seconds; current allocated memory: 237.434 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 237.621 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1467" tag="" content="Starting code transformations ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.224 seconds; current allocated memory: 244.070 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1472" tag="" content="Checking synthesizability ..." resolution=""/>
	<Message severity="WARNING" prefix="[SYNCHK 200-23]" key="SYNCHK_VAR_INDEX_RANGE_359" tag="" content="../accelerator.cpp:93: variable-indexed range selection may cause suboptimal QoR." resolution=""/>
	<Message severity="INFO" prefix="[SYNCHK 200-10]" key="SYNCHK_SYNCHK_SUMMARY_377" tag="" content="0 error(s), 1 warning(s)." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.192 seconds; current allocated memory: 248.164 MB." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-401]" key="XFORM_IFCONV_STATUS_239" tag="" content="Performing if-conversion on hyperblock from (../weight_pe.cpp:12:65) to (../array.cpp:51:1) in function &apos;model_array&apos;... converting 3 basic blocks." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-401]" key="XFORM_IFCONV_STATUS_239" tag="" content="Performing if-conversion on hyperblock from (../accelerator.cpp:70:9) in function &apos;accelerator&apos;... converting 29 basic blocks." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-11]" key="XFORM_EXPR_BALANCE_STATUS_178" tag="" content="Balancing expressions in function &apos;accelerator&apos; (../accelerator.cpp:7:26)...6 expression(s) balanced." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.423 seconds; current allocated memory: 271.422 MB." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-960]" key="HLS 200-960" tag="LOOP,VITIS_LATENCY" content="Cannot flatten loop &apos;VITIS_LOOP_65_3&apos; (../accelerator.cpp:65:22) in function &apos;accelerator&apos; the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-960.html"/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.504 seconds; current allocated memory: 303.645 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1317" tag="" content="Starting hardware synthesis ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1385" tag="" content="Synthesizing &apos;accelerator&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;accelerator_Pipeline_VITIS_LOOP_47_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_47_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop &apos;VITIS_LOOP_47_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.783 seconds; current allocated memory: 307.781 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.192 seconds; current allocated memory: 309.090 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;model_array&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=sub_ln14_1) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=add_ln13_2) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=add_ln12_1) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=add_ln12) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=add_ln13) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=sub_ln14) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_46" tag="" content="Pipelining function &apos;model_array&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 4, function &apos;model_array&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.524 seconds; current allocated memory: 309.914 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 310.250 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;accelerator_Pipeline_VITIS_LOOP_69_4&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_69_4&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;accelerator_Pipeline_VITIS_LOOP_69_4&apos; (loop &apos;VITIS_LOOP_69_4&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;call&apos; operation 160 bit (&apos;call_ret&apos;, ../accelerator.cpp:134) to &apos;model_array&apos; and &apos;call&apos; operation 160 bit (&apos;call_ret1&apos;, ../accelerator.cpp:83) to &apos;model_array&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;accelerator_Pipeline_VITIS_LOOP_69_4&apos; (loop &apos;VITIS_LOOP_69_4&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;call&apos; operation 160 bit (&apos;call_ret&apos;, ../accelerator.cpp:134) to &apos;model_array&apos; and &apos;call&apos; operation 160 bit (&apos;call_ret1&apos;, ../accelerator.cpp:83) to &apos;model_array&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;accelerator_Pipeline_VITIS_LOOP_69_4&apos; (loop &apos;VITIS_LOOP_69_4&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;call&apos; operation 160 bit (&apos;call_ret&apos;, ../accelerator.cpp:134) to &apos;model_array&apos; and &apos;call&apos; operation 160 bit (&apos;call_ret1&apos;, ../accelerator.cpp:83) to &apos;model_array&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;accelerator_Pipeline_VITIS_LOOP_69_4&apos; (loop &apos;VITIS_LOOP_69_4&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;call&apos; operation 160 bit (&apos;call_ret&apos;, ../accelerator.cpp:134) to &apos;model_array&apos; and &apos;call&apos; operation 160 bit (&apos;call_ret1&apos;, ../accelerator.cpp:83) to &apos;model_array&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;accelerator_Pipeline_VITIS_LOOP_69_4&apos; (loop &apos;VITIS_LOOP_69_4&apos;): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between &apos;call&apos; operation 160 bit (&apos;call_ret&apos;, ../accelerator.cpp:134) to &apos;model_array&apos; and &apos;call&apos; operation 160 bit (&apos;call_ret1&apos;, ../accelerator.cpp:83) to &apos;model_array&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;accelerator_Pipeline_VITIS_LOOP_69_4&apos; (loop &apos;VITIS_LOOP_69_4&apos;): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between &apos;call&apos; operation 160 bit (&apos;call_ret&apos;, ../accelerator.cpp:134) to &apos;model_array&apos; and &apos;call&apos; operation 160 bit (&apos;call_ret1&apos;, ../accelerator.cpp:83) to &apos;model_array&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 16, Depth = 17, loop &apos;VITIS_LOOP_69_4&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.776 seconds; current allocated memory: 313.309 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.286 seconds; current allocated memory: 313.723 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;accelerator_Pipeline_VITIS_LOOP_160_9&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_160_9&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop &apos;VITIS_LOOP_160_9&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.313 seconds; current allocated memory: 314.473 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.173 seconds; current allocated memory: 314.633 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;accelerator&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.441 seconds; current allocated memory: 316.273 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.249 seconds; current allocated memory: 316.793 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;accelerator_Pipeline_VITIS_LOOP_47_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;accelerator_Pipeline_VITIS_LOOP_47_1&apos; pipeline &apos;VITIS_LOOP_47_1&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;accelerator_Pipeline_VITIS_LOOP_47_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.351 seconds; current allocated memory: 318.656 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;model_array&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;model_array&apos; pipeline &apos;model_array&apos; pipeline type &apos;function pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mac_muladd_16s_16s_28ns_28_4_1&apos;: 4 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mac_mulsub_16s_9ns_28s_28_4_1&apos;: 2 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_16s_10ns_26_1_1&apos;: 4 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_16s_16s_28_1_1&apos;: 4 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_16s_16s_32_1_1&apos;: 4 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_32s_10s_40_1_1&apos;: 4 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;model_array&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.881 seconds; current allocated memory: 323.113 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;accelerator_Pipeline_VITIS_LOOP_69_4&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dcmp_64ns_64ns_1_2_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_18s_10ns_28_1_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;sparsemux_7_2_16_1_1&apos;: 4 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;sparsemux_9_2_13_1_1&apos;: 3 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;accelerator_Pipeline_VITIS_LOOP_69_4&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.001 seconds; current allocated memory: 327.777 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;accelerator_Pipeline_VITIS_LOOP_160_9&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;accelerator_Pipeline_VITIS_LOOP_160_9&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.311 seconds; current allocated memory: 333.703 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;accelerator&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;accelerator/w1&apos; to &apos;ap_memory&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;accelerator/w2&apos; to &apos;ap_memory&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;accelerator/bias_1&apos; to &apos;ap_memory&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;accelerator/bias_2&apos; to &apos;ap_memory&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;accelerator/training&apos; to &apos;ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on function &apos;accelerator&apos; to &apos;ap_ctrl_hs&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;accelerator&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.655 seconds; current allocated memory: 336.832 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.699 seconds; current allocated memory: 343.145 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Updating report files: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.331 seconds; current allocated memory: 347.488 MB." resolution=""/>
	<Message severity="INFO" prefix="[VHDL 208-304]" key="VHDL_304_1066" tag="" content="Generating VHDL RTL for accelerator." resolution=""/>
	<Message severity="INFO" prefix="[VLOG 209-307]" key="VLOG_307_1067" tag="" content="Generating Verilog RTL for accelerator." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-790]" key="HLS 200-790" tag="LOOP,VITIS_KERNEL" content="**** Loop Constraint Status: All loop constraints were NOT satisfied." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-789]" key="HLS 200-789" tag="THROUGHPUT,VITIS_KERNEL" content="**** Estimated Fmax: 139.13 MHz" resolution=""/>
</Messages>
