/* IBM_PROLOG_BEGIN_TAG                                                   */
/* This is an automatically generated prolog.                             */
/*                                                                        */
/* $Source: src/usr/isteps/istep16/call_host_activate_slave_cores.C $     */
/*                                                                        */
/* OpenPOWER HostBoot Project                                             */
/*                                                                        */
/* Contributors Listed Below - COPYRIGHT 2015,2020                        */
/* [+] International Business Machines Corp.                              */
/*                                                                        */
/*                                                                        */
/* Licensed under the Apache License, Version 2.0 (the "License");        */
/* you may not use this file except in compliance with the License.       */
/* You may obtain a copy of the License at                                */
/*                                                                        */
/*     http://www.apache.org/licenses/LICENSE-2.0                         */
/*                                                                        */
/* Unless required by applicable law or agreed to in writing, software    */
/* distributed under the License is distributed on an "AS IS" BASIS,      */
/* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or        */
/* implied. See the License for the specific language governing           */
/* permissions and limitations under the License.                         */
/*                                                                        */
/* IBM_PROLOG_END_TAG                                                     */

#include <config.h>
#include <errl/errlentry.H>
#include <errno.h>
#include <initservice/isteps_trace.H>
#include <isteps/hwpisteperror.H>
#include <errl/errludtarget.H>

#include <arch/pirformat.H>
#include <arch/ppc.H>
#include <console/consoleif.H>

//  targeting support
#include <targeting/common/commontargeting.H>
#include <targeting/common/utilFilter.H>
#include <targeting/namedtarget.H>
#include <fapi2/target.H>
#include <errl/errlmanager.H>
#include <sys/task.h>
#include <sys/misc.h>

#include <fapi2/plat_hwp_invoker.H>
#include <p10_query_core_stop_state.H>

#include <scom/scomif.H>
#include <errl/errludprintk.H>
#include <intr/intr_reasoncodes.H>
#include <initservice/istepdispatcherif.H>
#include <secureboot/smf_utils.H>
#include <util/misc.H>
#include <sys/misc.h>
#include <algorithm>

using namespace ERRORLOG;
using namespace TARGETING;
using namespace ISTEP;
using namespace ISTEP_ERROR;

// 15 is the deepest sleep state, used because it loses state and forces the
// core to reload all hardware settings.
const int EXPECTED_STOP_STATE = 15;

namespace ISTEP_16
{

void* call_host_activate_slave_cores(void* const io_pArgs)
{
    IStepError  l_stepError;
    errlHndl_t  l_timeout_errl =   nullptr;
    errlHndl_t  l_errl         =   nullptr;

    TRACFCOMP( ISTEPS_TRACE::g_trac_isteps_trace,
               "call_host_activate_slave_cores entry" );

    // @@@@@    CUSTOM BLOCK:   @@@@@

    //track master group/chip/core (no threads)
    const uint64_t l_masterPIR_wo_thread
        = PIR_t(task_getcpuid()).word & ~PIR_t::THREAD_MASK;

    TargetHandleList l_cores;
    getAllChiplets(l_cores, TYPE_CORE);
    TARGETING::Target* sys = nullptr;
    TARGETING::targetService().getTopLevelTarget(sys);
    assert(sys != nullptr, "Toplevel target must not be null");
    uint32_t l_numCores = 0;

    // keep track of which cores started
    TargetHandleList l_startedCores;

    for (const auto& l_core : l_cores)
    {
        TRACFCOMP(ISTEPS_TRACE::g_trac_isteps_trace,
                  "Iterating all cores in system - This is core: %d",
                  l_numCores);

        l_numCores += 1;

        ConstTargetHandle_t l_processor = getParentChip(l_core);

        const auto coreId = l_core->getAttr<TARGETING::ATTR_CHIP_UNIT>();
        const auto topologyId =
            l_processor->getAttr<TARGETING::ATTR_PROC_FABRIC_TOPOLOGY_ID>();

        const fapi2::Target<fapi2::TARGET_TYPE_CORE> l_fapi2_coreTarget(l_core);

        // Determine PIR and threads to enable for this core
        const uint64_t pir = PIR_t(topologyId, coreId).word;
        TRACFCOMP(ISTEPS_TRACE::g_trac_isteps_trace,
                  "pir for this core is: 0x%016llX", pir);

        //Skip the master core that is already running
        if ((pir & ~PIR_t::THREAD_MASK) == l_masterPIR_wo_thread)
        {
            continue;
        }

        int rc = 0;
        const uint64_t en_threads = sys->getAttr<ATTR_ENABLED_THREADS>();
        if(Util::requiresSlaveCoreWorkaround())
        {
            TRACFCOMP(ISTEPS_TRACE::g_trac_isteps_trace,
                      "call_host_activate_slave_cores: Starting 0x%016llX.",
                      pir);

            const size_t maxCpuThreads = cpu_thread_count();
            const int threadBits = __builtin_popcountl(en_threads);
            const auto threadCount = std::min(static_cast<uint64_t>(threadBits),maxCpuThreads);

            TRACFCOMP( g_fapiImpTd,
                       "Before cpu_start_core - Setting up URMOR for %llu PIRs (enabled thread mask "
                       "of 0x%016llX)",
                       threadCount,en_threads);

            const auto smfEnabled = SECUREBOOT::SMF::isSmfEnabled();
            for( uint64_t thread = 0; thread < maxCpuThreads; ++thread)
            {
                if(en_threads & (0x8000000000000000ULL >> thread))
                {
                    const uint64_t threadPir = pir + thread;
                    TRACFCOMP( g_fapiImpTd,
                       "Setting URMOR for PIR 0x%016llX",threadPir);
                    MAGIC_INST_SETUP_THREAD(threadPir,smfEnabled);
                }
            }
            sync();

            // Prepare the kernel for the new threads
            rc = cpu_start_core(pir, en_threads);
            if( rc )
            {
                TRACFCOMP( g_fapiImpTd, "rc=%d from cpu_start_core", rc);
            }
        }
        else
        {
            TRACFCOMP(ISTEPS_TRACE::g_trac_isteps_trace,
                      "call_host_activate_slave_cores: Waking 0x%016llX.",
                      pir);

            rc = cpu_start_core(pir, en_threads);
        }

        // Handle time out error
        uint32_t l_checkidle_eid = 0;
        if (-ETIME == rc)
        {
            TRACFCOMP(ISTEPS_TRACE::g_trac_isteps_trace,
                      "call_host_activate_slave_cores: "
                      "Time out rc from kernel %d on core 0x%016llX",
                      rc,
                      pir);

            // only called if the core doesn't report in
            const fapi2::Target<fapi2::TARGET_TYPE_PROC_CHIP>
              l_fapi2ProcTarget(l_processor);

            TARGETING::ATTR_FAPI_NAME_type l_targName { };
            fapi2::toString(l_fapi2ProcTarget,
                            l_targName,
                            sizeof(l_targName));

            TRACFCOMP(ISTEPS_TRACE::g_trac_isteps_trace,
                      "Call p10_check_idle_stop_done on processor %s",
                      l_targName);

            FAPI_INVOKE_HWP(l_timeout_errl,
                            p10_query_core_stop_state,
                            l_fapi2_coreTarget,
                            EXPECTED_STOP_STATE);

            if (l_timeout_errl)
            {
                TRACFCOMP(ISTEPS_TRACE::g_trac_isteps_trace,
                          "ERROR : p10_check_idle_stop_done: "
                          TRACE_ERR_FMT,
                          TRACE_ERR_ARGS(l_timeout_errl));

                // Add chip target info
                ErrlUserDetailsTarget(l_processor).addToLog(l_timeout_errl);

                // Create IStep error log
                l_stepError.addErrorDetails(l_timeout_errl);

                l_checkidle_eid = l_timeout_errl->eid();

                // Commit error
                errlCommit(l_timeout_errl, HWPF_COMP_ID);
            }
        } // End of handle time out error

        // Check if this core failed last time
        ATTR_PREVIOUS_WAKEUP_FAIL_type l_prevFail
          = l_core->getAttr<TARGETING::ATTR_PREVIOUS_WAKEUP_FAIL>();

        // Create predictive error log if this is the first failure
        //   AND the HWP didn't see a problem
        if ((0 != rc) && (l_prevFail == 0) && (l_checkidle_eid == 0))
        {
            TRACFCOMP( ISTEPS_TRACE::g_trac_isteps_trace,
                       "call_host_activate_slave_cores: "
                       "Error from kernel %d on core 0x%016llX",
                       rc,
                       pir);
            /*@
             * @errortype
             * @reasoncode  RC_BAD_RC
             * @severity    ERRORLOG::ERRL_SEV_UNRECOVERABLE
             * @moduleid    MOD_HOST_ACTIVATE_SLAVE_CORES
             * @userdata1   PIR of failing core.
             * @userdata2[00:31]   EID from p10_check_idle_stop_done().
             * @userdata2[32:63]   rc of cpu_start_core().
             *
             * @devdesc Kernel returned error when trying to activate
             *          core.
             */
            l_errl = new ERRORLOG::ErrlEntry(ERRORLOG::ERRL_SEV_UNRECOVERABLE,
                                             MOD_HOST_ACTIVATE_SLAVE_CORES,
                                             RC_BAD_RC,
                                             pir,
                                             TWO_UINT32_TO_UINT64(l_checkidle_eid,
                                                                  rc));

            // Going to assume some kind of SW error unless it fails
            //  again
            l_errl->addProcedureCallout( HWAS::EPUB_PRC_HB_CODE,
                                         HWAS::SRCI_PRIORITY_HIGH);

            // Callout core that failed to wake up.
            l_errl->addHwCallout(l_core,
                                 HWAS::SRCI_PRIORITY_LOW,
                                 HWAS::NO_DECONFIG,
                                 HWAS::GARD_NULL);

            // Could be an interrupt issue
            l_errl->collectTrace(INTR_TRACE_NAME,256);

            // Throw printk in there too in case it is a kernel issue
            ERRORLOG::ErrlUserDetailsPrintk().addToLog(l_errl);

            // Add interesting ISTEP traces
            l_errl->collectTrace(ISTEP_COMP_NAME,256);

            // Choosing to ignore this intermittent error
            l_errl->setSev(ERRORLOG::ERRL_SEV_INFORMATIONAL);
            errlCommit( l_errl, HWPF_COMP_ID );

            // Remember that we failed so we can gard the core if it
            //  happens again on the reboot
            l_prevFail = 1;
            l_core->setAttr<TARGETING::ATTR_PREVIOUS_WAKEUP_FAIL>(l_prevFail);

#ifdef CONFIG_BMC_IPMI
            // Initiate a graceful power cycle
            CONSOLE::displayf(ISTEP_COMP_NAME,
                              "System Rebooting To Retry Recoverable Error");
            CONSOLE::flush();
            TRACFCOMP(ISTEPS_TRACE::g_trac_isteps_trace,
                      "call_host_activate_slave_cores: requesting power cycle");
            INITSERVICE::requestReboot();
#endif

            break;
        }
        // Create unrecoverable error log if this is a repeat
        //  OR if the HWP hit something
        else if (   (0 != rc)
                    && ((l_prevFail > 0) || (l_checkidle_eid != 0)) )
        {
            TRACFCOMP( ISTEPS_TRACE::g_trac_isteps_trace,
                       "call_host_activate_slave_cores: "
                       "Core errors during wakeup on core 0x%016llX",
                       pir);
            /*@
             * @errortype
             * @reasoncode  RC_SLAVE_CORE_WAKEUP_ERROR
             * @severity    ERRORLOG::ERRL_SEV_UNRECOVERABLE
             * @moduleid    MOD_HOST_ACTIVATE_SLAVE_CORES
             * @userdata1[00:31]   PIR of failing core.
             * @userdata2[32:63]   Number of previous failures.
             * @userdata2[00:31]   EID from p10_check_idle_stop_done().
             * @userdata2[32:63]   rc of cpu_start_core().
             *
             * @devdesc Kernel returned error when trying to activate
             *          core.
             */
            l_errl = new ERRORLOG::ErrlEntry(ERRORLOG::ERRL_SEV_UNRECOVERABLE,
                                             MOD_HOST_ACTIVATE_SLAVE_CORES,
                                             RC_SLAVE_CORE_WAKEUP_ERROR,
                                             TWO_UINT32_TO_UINT64(pir,
                                                                  l_prevFail),
                                             TWO_UINT32_TO_UINT64(l_checkidle_eid,
                                                                  rc));

            // Callout and gard core that failed to wake up.
            l_errl->addHwCallout(l_core,
                                 HWAS::SRCI_PRIORITY_HIGH,
                                 HWAS::DECONFIG,
                                 HWAS::GARD_Predictive);

            // Could be an interrupt issue
            l_errl->collectTrace(INTR_TRACE_NAME,256);

            // Throw printk in there too in case it is a kernel issue
            ERRORLOG::ErrlUserDetailsPrintk().addToLog(l_errl);

            // Add interesting ISTEP traces
            l_errl->collectTrace(ISTEP_COMP_NAME,256);

            l_stepError.addErrorDetails(l_errl);
            errlCommit(l_errl, HWPF_COMP_ID);

            // We garded the core so we should zero out the fail
            //  counter so the replacement doesn't get blamed
            l_prevFail = 0;
            l_core->setAttr<TARGETING::ATTR_PREVIOUS_WAKEUP_FAIL>(l_prevFail);

            break;
        }
        // Zero out the counter if we passed
        else if (l_prevFail > 0)
        {
            // Add to the list of passing cores so we can
            //  clear ATTR_PREVIOUS_WAKEUP_FAIL later
            l_startedCores.push_back(l_core);
        }
    }

    // Clear out the wakeup_fail indicators only after every core has passed.
    //  Doing this outside the loop helps mitigate the (unlikely) case where
    //  a failure bounces between different cores on several consecutive boots.
    for (const auto& l_core : l_startedCores)
    {
        TRACFCOMP(ISTEPS_TRACE::g_trac_isteps_trace,
                  "call_host_activate_slave_cores: "
                  "Resetting failure count for core %.8X",
                  TARGETING::get_huid(l_core));
        ATTR_PREVIOUS_WAKEUP_FAIL_type l_prevFail = 0;
        l_core->setAttr<TARGETING::ATTR_PREVIOUS_WAKEUP_FAIL>(l_prevFail);
    }

    //Set SKIP_WAKEUP to false after all cores are powered on (16.2)
    //If this is not set false, PM_RESET will fail to enable special wakeup.
    // PM_RESET is expected to enable special_wakeup after all the cores powered on
    sys->setAttr<ATTR_SKIP_WAKEUP>(0);

    // Now that the slave cores are running, we need to include them in
    //  multicast scom operations
    SCOM::enableSlaveCoreMulticast();

    TRACDCOMP(ISTEPS_TRACE::g_trac_isteps_trace,
              "call_host_activate_slave_cores exit");

    // end task, returning any errorlogs to IStepDisp
    return l_stepError.getErrorHandle();
} // end call_host_activate_slave_cores

} // end namespace ISTEP_16
