ISim log file
Running: C:\Documents and Settings\lab5\test_isim_beh.exe -gui -tclbatch isim.cmd -wdb C:/Documents and Settings/lab5/test_isim_beh.wdb 
This is a Full version of ISim.
WARNING:  For instance uut/memoryInstr/, width 1 of formal port memWrite is not equal to width 32 of actual constant.
WARNING:  For instance uut/memoryInstr/, width 1 of formal port memRead is not equal to width 32 of actual constant.
Time resolution is 1 ps
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# restart
# run 1.00us
Simulator is doing circuit initialization process.
Finished circuit initialization process.
