# Day 1: Introduction to Verilog RTL Design & Synthesis

### *SKY130RTL D1SK1 L1 Introduction to iverilog design test bench*
