<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › sh › kernel › cpu › sh3 › probe.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>probe.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * arch/sh/kernel/cpu/sh3/probe.c</span>
<span class="cm"> *</span>
<span class="cm"> * CPU Subtype Probing for SH-3.</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 1999, 2000  Niibe Yutaka</span>
<span class="cm"> * Copyright (C) 2002  Paul Mundt</span>
<span class="cm"> *</span>
<span class="cm"> * This file is subject to the terms and conditions of the GNU General Public</span>
<span class="cm"> * License.  See the file &quot;COPYING&quot; in the main directory of this archive</span>
<span class="cm"> * for more details.</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;asm/processor.h&gt;</span>
<span class="cp">#include &lt;asm/cache.h&gt;</span>
<span class="cp">#include &lt;asm/io.h&gt;</span>

<span class="kt">void</span> <span class="n">__cpuinit</span> <span class="nf">cpu_probe</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">addr0</span><span class="p">,</span> <span class="n">addr1</span><span class="p">,</span> <span class="n">data0</span><span class="p">,</span> <span class="n">data1</span><span class="p">,</span> <span class="n">data2</span><span class="p">,</span> <span class="n">data3</span><span class="p">;</span>

	<span class="n">jump_to_uncached</span><span class="p">();</span>
	<span class="cm">/*</span>
<span class="cm">	 * Check if the entry shadows or not.</span>
<span class="cm">	 * When shadowed, it&#39;s 128-entry system.</span>
<span class="cm">	 * Otherwise, it&#39;s 256-entry system.</span>
<span class="cm">	 */</span>
	<span class="n">addr0</span> <span class="o">=</span> <span class="n">CACHE_OC_ADDRESS_ARRAY</span> <span class="o">+</span> <span class="p">(</span><span class="mi">3</span> <span class="o">&lt;&lt;</span> <span class="mi">12</span><span class="p">);</span>
	<span class="n">addr1</span> <span class="o">=</span> <span class="n">CACHE_OC_ADDRESS_ARRAY</span> <span class="o">+</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">12</span><span class="p">);</span>

	<span class="cm">/* First, write back &amp; invalidate */</span>
	<span class="n">data0</span>  <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">addr0</span><span class="p">);</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">data0</span><span class="o">&amp;~</span><span class="p">(</span><span class="n">SH_CACHE_VALID</span><span class="o">|</span><span class="n">SH_CACHE_UPDATED</span><span class="p">),</span> <span class="n">addr0</span><span class="p">);</span>
	<span class="n">data1</span>  <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">addr1</span><span class="p">);</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">data1</span><span class="o">&amp;~</span><span class="p">(</span><span class="n">SH_CACHE_VALID</span><span class="o">|</span><span class="n">SH_CACHE_UPDATED</span><span class="p">),</span> <span class="n">addr1</span><span class="p">);</span>

	<span class="cm">/* Next, check if there&#39;s shadow or not */</span>
	<span class="n">data0</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">addr0</span><span class="p">);</span>
	<span class="n">data0</span> <span class="o">^=</span> <span class="n">SH_CACHE_VALID</span><span class="p">;</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">data0</span><span class="p">,</span> <span class="n">addr0</span><span class="p">);</span>
	<span class="n">data1</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">addr1</span><span class="p">);</span>
	<span class="n">data2</span> <span class="o">=</span> <span class="n">data1</span> <span class="o">^</span> <span class="n">SH_CACHE_VALID</span><span class="p">;</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">data2</span><span class="p">,</span> <span class="n">addr1</span><span class="p">);</span>
	<span class="n">data3</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">addr0</span><span class="p">);</span>

	<span class="cm">/* Lastly, invaliate them. */</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">data0</span><span class="o">&amp;~</span><span class="n">SH_CACHE_VALID</span><span class="p">,</span> <span class="n">addr0</span><span class="p">);</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">data2</span><span class="o">&amp;~</span><span class="n">SH_CACHE_VALID</span><span class="p">,</span> <span class="n">addr1</span><span class="p">);</span>

	<span class="n">back_to_cached</span><span class="p">();</span>

	<span class="n">boot_cpu_data</span><span class="p">.</span><span class="n">dcache</span><span class="p">.</span><span class="n">ways</span>		<span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
	<span class="n">boot_cpu_data</span><span class="p">.</span><span class="n">dcache</span><span class="p">.</span><span class="n">entry_shift</span>	<span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
	<span class="n">boot_cpu_data</span><span class="p">.</span><span class="n">dcache</span><span class="p">.</span><span class="n">linesz</span>		<span class="o">=</span> <span class="n">L1_CACHE_BYTES</span><span class="p">;</span>
	<span class="n">boot_cpu_data</span><span class="p">.</span><span class="n">dcache</span><span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * 7709A/7729 has 16K cache (256-entry), while 7702 has only</span>
<span class="cm">	 * 2K(direct) 7702 is not supported (yet)</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">data0</span> <span class="o">==</span> <span class="n">data1</span> <span class="o">&amp;&amp;</span> <span class="n">data2</span> <span class="o">==</span> <span class="n">data3</span><span class="p">)</span> <span class="p">{</span>	<span class="cm">/* Shadow */</span>
		<span class="n">boot_cpu_data</span><span class="p">.</span><span class="n">dcache</span><span class="p">.</span><span class="n">way_incr</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">11</span><span class="p">);</span>
		<span class="n">boot_cpu_data</span><span class="p">.</span><span class="n">dcache</span><span class="p">.</span><span class="n">entry_mask</span>	<span class="o">=</span> <span class="mh">0x7f0</span><span class="p">;</span>
		<span class="n">boot_cpu_data</span><span class="p">.</span><span class="n">dcache</span><span class="p">.</span><span class="n">sets</span>	<span class="o">=</span> <span class="mi">128</span><span class="p">;</span>
		<span class="n">boot_cpu_data</span><span class="p">.</span><span class="n">type</span> <span class="o">=</span> <span class="n">CPU_SH7708</span><span class="p">;</span>

		<span class="n">boot_cpu_data</span><span class="p">.</span><span class="n">flags</span> <span class="o">|=</span> <span class="n">CPU_HAS_MMU_PAGE_ASSOC</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>				<span class="cm">/* 7709A or 7729  */</span>
		<span class="n">boot_cpu_data</span><span class="p">.</span><span class="n">dcache</span><span class="p">.</span><span class="n">way_incr</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">12</span><span class="p">);</span>
		<span class="n">boot_cpu_data</span><span class="p">.</span><span class="n">dcache</span><span class="p">.</span><span class="n">entry_mask</span>	<span class="o">=</span> <span class="mh">0xff0</span><span class="p">;</span>
		<span class="n">boot_cpu_data</span><span class="p">.</span><span class="n">dcache</span><span class="p">.</span><span class="n">sets</span>	<span class="o">=</span> <span class="mi">256</span><span class="p">;</span>
		<span class="n">boot_cpu_data</span><span class="p">.</span><span class="n">type</span> <span class="o">=</span> <span class="n">CPU_SH7729</span><span class="p">;</span>

<span class="cp">#if defined(CONFIG_CPU_SUBTYPE_SH7706)</span>
		<span class="n">boot_cpu_data</span><span class="p">.</span><span class="n">type</span> <span class="o">=</span> <span class="n">CPU_SH7706</span><span class="p">;</span>
<span class="cp">#endif</span>
<span class="cp">#if defined(CONFIG_CPU_SUBTYPE_SH7710)</span>
		<span class="n">boot_cpu_data</span><span class="p">.</span><span class="n">type</span> <span class="o">=</span> <span class="n">CPU_SH7710</span><span class="p">;</span>
<span class="cp">#endif</span>
<span class="cp">#if defined(CONFIG_CPU_SUBTYPE_SH7712)</span>
		<span class="n">boot_cpu_data</span><span class="p">.</span><span class="n">type</span> <span class="o">=</span> <span class="n">CPU_SH7712</span><span class="p">;</span>
<span class="cp">#endif</span>
<span class="cp">#if defined(CONFIG_CPU_SUBTYPE_SH7720)</span>
		<span class="n">boot_cpu_data</span><span class="p">.</span><span class="n">type</span> <span class="o">=</span> <span class="n">CPU_SH7720</span><span class="p">;</span>
<span class="cp">#endif</span>
<span class="cp">#if defined(CONFIG_CPU_SUBTYPE_SH7721)</span>
		<span class="n">boot_cpu_data</span><span class="p">.</span><span class="n">type</span> <span class="o">=</span> <span class="n">CPU_SH7721</span><span class="p">;</span>
<span class="cp">#endif</span>
<span class="cp">#if defined(CONFIG_CPU_SUBTYPE_SH7705)</span>
		<span class="n">boot_cpu_data</span><span class="p">.</span><span class="n">type</span> <span class="o">=</span> <span class="n">CPU_SH7705</span><span class="p">;</span>

<span class="cp">#if defined(CONFIG_SH7705_CACHE_32KB)</span>
		<span class="n">boot_cpu_data</span><span class="p">.</span><span class="n">dcache</span><span class="p">.</span><span class="n">way_incr</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">13</span><span class="p">);</span>
		<span class="n">boot_cpu_data</span><span class="p">.</span><span class="n">dcache</span><span class="p">.</span><span class="n">entry_mask</span>	<span class="o">=</span> <span class="mh">0x1ff0</span><span class="p">;</span>
		<span class="n">boot_cpu_data</span><span class="p">.</span><span class="n">dcache</span><span class="p">.</span><span class="n">sets</span>	<span class="o">=</span> <span class="mi">512</span><span class="p">;</span>
		<span class="n">__raw_writel</span><span class="p">(</span><span class="n">CCR_CACHE_32KB</span><span class="p">,</span> <span class="n">CCR3_REG</span><span class="p">);</span>
<span class="cp">#else</span>
		<span class="n">__raw_writel</span><span class="p">(</span><span class="n">CCR_CACHE_16KB</span><span class="p">,</span> <span class="n">CCR3_REG</span><span class="p">);</span>
<span class="cp">#endif</span>
<span class="cp">#endif</span>
	<span class="p">}</span>

	<span class="cm">/*</span>
<span class="cm">	 * SH-3 doesn&#39;t have separate caches</span>
<span class="cm">	 */</span>
	<span class="n">boot_cpu_data</span><span class="p">.</span><span class="n">dcache</span><span class="p">.</span><span class="n">flags</span> <span class="o">|=</span> <span class="n">SH_CACHE_COMBINED</span><span class="p">;</span>
	<span class="n">boot_cpu_data</span><span class="p">.</span><span class="n">icache</span> <span class="o">=</span> <span class="n">boot_cpu_data</span><span class="p">.</span><span class="n">dcache</span><span class="p">;</span>

	<span class="n">boot_cpu_data</span><span class="p">.</span><span class="n">family</span> <span class="o">=</span> <span class="n">CPU_FAMILY_SH3</span><span class="p">;</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
