# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../Documents/CMPE140/Assignment_01/factorial_cu.v" \
"../../../../../Documents/CMPE140/Assignment_01/factorial_calc_cu_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
