#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Sat Sep 27 20:04:37 2025
# Process ID: 12660
# Current directory: C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/impl_1
# Command line: vivado.exe -log TimeCardTop.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source TimeCardTop.tcl -notrace
# Log file: C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/impl_1/TimeCardTop.vdi
# Journal file: C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/impl_1\vivado.jou
# Running On: HOME-PC, OS: Windows, CPU Frequency: 3593 MHz, CPU Physical cores: 12, Host memory: 34281 MB
#-----------------------------------------------------------
source TimeCardTop.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/SHIWA/Documents/GitHub/QuantumFPGA'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'c:/Users/SHIWA/Documents/GitHub/QuantumFPGA' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/impl_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.cache/ip 
add_files: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1283.375 ; gain = 0.000
Command: link_design -top TimeCardTop -part xc7a100tfgg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tfgg484-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_BufgMux_IPI_0_0/TimeCard_BufgMux_IPI_0_0.dcp' for cell 'Bd_Inst/TimeCard_i/BufgMux_IPI_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_BufgMux_IPI_1_0/TimeCard_BufgMux_IPI_1_0.dcp' for cell 'Bd_Inst/TimeCard_i/BufgMux_IPI_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_BufgMux_IPI_2_0/TimeCard_BufgMux_IPI_2_0.dcp' for cell 'Bd_Inst/TimeCard_i/BufgMux_IPI_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_TC_AdjustableClock_0_0/TimeCard_TC_AdjustableClock_0_0.dcp' for cell 'Bd_Inst/TimeCard_i/TC_AdjustableClock_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_TC_ClockDetector_0_0/TimeCard_TC_ClockDetector_0_0.dcp' for cell 'Bd_Inst/TimeCard_i/TC_ClockDetector_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_TC_ConfMaster_0_0/TimeCard_TC_ConfMaster_0_0.dcp' for cell 'Bd_Inst/TimeCard_i/TC_ConfMaster_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_TC_CoreList_0_0/TimeCard_TC_CoreList_0_0.dcp' for cell 'Bd_Inst/TimeCard_i/TC_CoreList_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_TC_DummyAxiSlave_0_0/TimeCard_TC_DummyAxiSlave_0_0.dcp' for cell 'Bd_Inst/TimeCard_i/TC_DummyAxiSlave_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_TC_DummyAxiSlave_1_0/TimeCard_TC_DummyAxiSlave_1_0.dcp' for cell 'Bd_Inst/TimeCard_i/TC_DummyAxiSlave_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_TC_DummyAxiSlave_2_0/TimeCard_TC_DummyAxiSlave_2_0.dcp' for cell 'Bd_Inst/TimeCard_i/TC_DummyAxiSlave_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_TC_DummyAxiSlave_3_0/TimeCard_TC_DummyAxiSlave_3_0.dcp' for cell 'Bd_Inst/TimeCard_i/TC_DummyAxiSlave_3'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_TC_DummyAxiSlave_4_0/TimeCard_TC_DummyAxiSlave_4_0.dcp' for cell 'Bd_Inst/TimeCard_i/TC_DummyAxiSlave_4'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_TC_FpgaVersion_0_0/TimeCard_TC_FpgaVersion_0_0.dcp' for cell 'Bd_Inst/TimeCard_i/TC_FpgaVersion_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_TC_FrequencyCounter_1_0/TimeCard_TC_FrequencyCounter_1_0.dcp' for cell 'Bd_Inst/TimeCard_i/TC_FrequencyCounter_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_TC_FrequencyCounter_2_0/TimeCard_TC_FrequencyCounter_2_0.dcp' for cell 'Bd_Inst/TimeCard_i/TC_FrequencyCounter_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_TC_FrequencyCounter_3_0/TimeCard_TC_FrequencyCounter_3_0.dcp' for cell 'Bd_Inst/TimeCard_i/TC_FrequencyCounter_3'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_TC_FrequencyCounter_4_0/TimeCard_TC_FrequencyCounter_4_0.dcp' for cell 'Bd_Inst/TimeCard_i/TC_FrequencyCounter_4'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_TC_MsiIrq_0_0/TimeCard_TC_MsiIrq_0_0.dcp' for cell 'Bd_Inst/TimeCard_i/TC_MsiIrq_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_TC_PpsGenerator_0_0/TimeCard_TC_PpsGenerator_0_0.dcp' for cell 'Bd_Inst/TimeCard_i/TC_PpsGenerator_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_TC_PpsSlave_0_0/TimeCard_TC_PpsSlave_0_0.dcp' for cell 'Bd_Inst/TimeCard_i/TC_PpsSlave_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_TC_PpsSourceSelector_0_0/TimeCard_TC_PpsSourceSelector_0_0.dcp' for cell 'Bd_Inst/TimeCard_i/TC_PpsSourceSelector_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_TC_PpsSourceSelector_1_0/TimeCard_TC_PpsSourceSelector_1_0.dcp' for cell 'Bd_Inst/TimeCard_i/TC_PpsSourceSelector_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_TC_SignalGenerator_1_0/TimeCard_TC_SignalGenerator_1_0.dcp' for cell 'Bd_Inst/TimeCard_i/TC_SignalGenerator_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_TC_SignalGenerator_2_0/TimeCard_TC_SignalGenerator_2_0.dcp' for cell 'Bd_Inst/TimeCard_i/TC_SignalGenerator_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_TC_SignalGenerator_3_0/TimeCard_TC_SignalGenerator_3_0.dcp' for cell 'Bd_Inst/TimeCard_i/TC_SignalGenerator_3'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_TC_SignalGenerator_4_0/TimeCard_TC_SignalGenerator_4_0.dcp' for cell 'Bd_Inst/TimeCard_i/TC_SignalGenerator_4'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_TC_SmaSelector_0_0/TimeCard_TC_SmaSelector_0_0.dcp' for cell 'Bd_Inst/TimeCard_i/TC_SmaSelector_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_TC_Timestamper_1_0/TimeCard_TC_Timestamper_1_0.dcp' for cell 'Bd_Inst/TimeCard_i/TC_Timestamper_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_TC_Timestamper_2_0/TimeCard_TC_Timestamper_2_0.dcp' for cell 'Bd_Inst/TimeCard_i/TC_Timestamper_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_TC_Timestamper_3_0/TimeCard_TC_Timestamper_3_0.dcp' for cell 'Bd_Inst/TimeCard_i/TC_Timestamper_3'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_TC_Timestamper_4_0/TimeCard_TC_Timestamper_4_0.dcp' for cell 'Bd_Inst/TimeCard_i/TC_Timestamper_4'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_TC_Timestamper_FpgaPps_0/TimeCard_TC_Timestamper_FpgaPps_0.dcp' for cell 'Bd_Inst/TimeCard_i/TC_Timestamper_FpgaPps'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_TC_Timestamper_Gnss1Pps_0/TimeCard_TC_Timestamper_Gnss1Pps_0.dcp' for cell 'Bd_Inst/TimeCard_i/TC_Timestamper_Gnss1Pps'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_TC_TodSlave_0_0/TimeCard_TC_TodSlave_0_0.dcp' for cell 'Bd_Inst/TimeCard_i/TC_TodSlave_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_axi_gpio_ext_0/TimeCard_axi_gpio_ext_0.dcp' for cell 'Bd_Inst/TimeCard_i/axi_gpio_ext'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_axi_gpio_gnss_mac_0/TimeCard_axi_gpio_gnss_mac_0.dcp' for cell 'Bd_Inst/TimeCard_i/axi_gpio_gnss_mac'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_axi_gpio_rgb_0/TimeCard_axi_gpio_rgb_0.dcp' for cell 'Bd_Inst/TimeCard_i/axi_gpio_rgb'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_axi_hwicap_0_0/TimeCard_axi_hwicap_0_0.dcp' for cell 'Bd_Inst/TimeCard_i/axi_hwicap_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_axi_iic_0/TimeCard_axi_iic_0.dcp' for cell 'Bd_Inst/TimeCard_i/axi_iic'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_axi_iic_eeprom_0/TimeCard_axi_iic_eeprom_0.dcp' for cell 'Bd_Inst/TimeCard_i/axi_iic_eeprom'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_axi_iic_rgb_0/TimeCard_axi_iic_rgb_0.dcp' for cell 'Bd_Inst/TimeCard_i/axi_iic_rgb'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_axi_pcie_0_0/TimeCard_axi_pcie_0_0.dcp' for cell 'Bd_Inst/TimeCard_i/axi_pcie_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_axi_quad_spi_flash_0/TimeCard_axi_quad_spi_flash_0.dcp' for cell 'Bd_Inst/TimeCard_i/axi_quad_spi_flash'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_axi_uart16550_ext_0/TimeCard_axi_uart16550_ext_0.dcp' for cell 'Bd_Inst/TimeCard_i/axi_uart16550_ext'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_axi_uart16550_gnss1_0/TimeCard_axi_uart16550_gnss1_0.dcp' for cell 'Bd_Inst/TimeCard_i/axi_uart16550_gnss1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_axi_uart16550_gnss2_0/TimeCard_axi_uart16550_gnss2_0.dcp' for cell 'Bd_Inst/TimeCard_i/axi_uart16550_gnss2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_axi_uart16550_mac_0/TimeCard_axi_uart16550_mac_0.dcp' for cell 'Bd_Inst/TimeCard_i/axi_uart16550_mac'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_axi_uart16550_reserved_0/TimeCard_axi_uart16550_reserved_0.dcp' for cell 'Bd_Inst/TimeCard_i/axi_uart16550_reserved'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_clk_wiz_0_0/TimeCard_clk_wiz_0_0.dcp' for cell 'Bd_Inst/TimeCard_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_clk_wiz_1_0/TimeCard_clk_wiz_1_0.dcp' for cell 'Bd_Inst/TimeCard_i/clk_wiz_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_clk_wiz_2_0/TimeCard_clk_wiz_2_0.dcp' for cell 'Bd_Inst/TimeCard_i/clk_wiz_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_proc_sys_reset_0_0/TimeCard_proc_sys_reset_0_0.dcp' for cell 'Bd_Inst/TimeCard_i/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_proc_sys_reset_1_0/TimeCard_proc_sys_reset_1_0.dcp' for cell 'Bd_Inst/TimeCard_i/proc_sys_reset_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_proc_sys_reset_2_0/TimeCard_proc_sys_reset_2_0.dcp' for cell 'Bd_Inst/TimeCard_i/proc_sys_reset_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_util_ds_buf_0_0/TimeCard_util_ds_buf_0_0.dcp' for cell 'Bd_Inst/TimeCard_i/util_ds_buf_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_util_ds_buf_1_0/TimeCard_util_ds_buf_1_0.dcp' for cell 'Bd_Inst/TimeCard_i/util_ds_buf_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_xbar_0/TimeCard_xbar_0.dcp' for cell 'Bd_Inst/TimeCard_i/axi_interconnect_0/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_auto_cc_0/TimeCard_auto_cc_0.dcp' for cell 'Bd_Inst/TimeCard_i/axi_interconnect_0/m00_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_auto_cc_1/TimeCard_auto_cc_1.dcp' for cell 'Bd_Inst/TimeCard_i/axi_interconnect_0/m01_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_auto_cc_2/TimeCard_auto_cc_2.dcp' for cell 'Bd_Inst/TimeCard_i/axi_interconnect_0/m02_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_auto_cc_3/TimeCard_auto_cc_3.dcp' for cell 'Bd_Inst/TimeCard_i/axi_interconnect_0/m03_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_auto_cc_4/TimeCard_auto_cc_4.dcp' for cell 'Bd_Inst/TimeCard_i/axi_interconnect_0/m04_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_auto_cc_5/TimeCard_auto_cc_5.dcp' for cell 'Bd_Inst/TimeCard_i/axi_interconnect_0/m05_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_auto_cc_6/TimeCard_auto_cc_6.dcp' for cell 'Bd_Inst/TimeCard_i/axi_interconnect_0/m06_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_auto_cc_7/TimeCard_auto_cc_7.dcp' for cell 'Bd_Inst/TimeCard_i/axi_interconnect_0/m07_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_auto_cc_8/TimeCard_auto_cc_8.dcp' for cell 'Bd_Inst/TimeCard_i/axi_interconnect_0/m08_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_auto_cc_9/TimeCard_auto_cc_9.dcp' for cell 'Bd_Inst/TimeCard_i/axi_interconnect_0/m09_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_auto_cc_10/TimeCard_auto_cc_10.dcp' for cell 'Bd_Inst/TimeCard_i/axi_interconnect_0/m10_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_auto_cc_11/TimeCard_auto_cc_11.dcp' for cell 'Bd_Inst/TimeCard_i/axi_interconnect_0/m11_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_auto_cc_12/TimeCard_auto_cc_12.dcp' for cell 'Bd_Inst/TimeCard_i/axi_interconnect_0/m12_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_auto_cc_13/TimeCard_auto_cc_13.dcp' for cell 'Bd_Inst/TimeCard_i/axi_interconnect_0/m13_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_auto_cc_14/TimeCard_auto_cc_14.dcp' for cell 'Bd_Inst/TimeCard_i/axi_interconnect_0/m14_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_auto_ds_0/TimeCard_auto_ds_0.dcp' for cell 'Bd_Inst/TimeCard_i/axi_interconnect_0/s00_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_auto_pc_0/TimeCard_auto_pc_0.dcp' for cell 'Bd_Inst/TimeCard_i/axi_interconnect_0/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_auto_rs_0/TimeCard_auto_rs_0.dcp' for cell 'Bd_Inst/TimeCard_i/axi_interconnect_0/s00_couplers/auto_rs'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_auto_cc_15/TimeCard_auto_cc_15.dcp' for cell 'Bd_Inst/TimeCard_i/axi_interconnect_0/s01_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_xbar_1/TimeCard_xbar_1.dcp' for cell 'Bd_Inst/TimeCard_i/axi_interconnect_GPIO/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_xbar_2/TimeCard_xbar_2.dcp' for cell 'Bd_Inst/TimeCard_i/axi_interconnect_IIC/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_tier2_xbar_0_0/TimeCard_tier2_xbar_0_0.dcp' for cell 'Bd_Inst/TimeCard_i/axi_interconnect_timecard/tier2_xbar_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_tier2_xbar_1_0/TimeCard_tier2_xbar_1_0.dcp' for cell 'Bd_Inst/TimeCard_i/axi_interconnect_timecard/tier2_xbar_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_tier2_xbar_2_0/TimeCard_tier2_xbar_2_0.dcp' for cell 'Bd_Inst/TimeCard_i/axi_interconnect_timecard/tier2_xbar_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_xbar_3/TimeCard_xbar_3.dcp' for cell 'Bd_Inst/TimeCard_i/axi_interconnect_timecard/xbar'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1283.375 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 4269 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
WARNING: [Netlist 29-1115] Found multi-term driver net: Bd_Inst/TimeCard_i/util_ds_buf_1/U0/<const0>.
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_axi_gpio_ext_0/TimeCard_axi_gpio_ext_0_board.xdc] for cell 'Bd_Inst/TimeCard_i/axi_gpio_ext/U0'
Finished Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_axi_gpio_ext_0/TimeCard_axi_gpio_ext_0_board.xdc] for cell 'Bd_Inst/TimeCard_i/axi_gpio_ext/U0'
Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_axi_gpio_ext_0/TimeCard_axi_gpio_ext_0.xdc] for cell 'Bd_Inst/TimeCard_i/axi_gpio_ext/U0'
Finished Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_axi_gpio_ext_0/TimeCard_axi_gpio_ext_0.xdc] for cell 'Bd_Inst/TimeCard_i/axi_gpio_ext/U0'
Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_axi_gpio_gnss_mac_0/TimeCard_axi_gpio_gnss_mac_0_board.xdc] for cell 'Bd_Inst/TimeCard_i/axi_gpio_gnss_mac/U0'
Finished Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_axi_gpio_gnss_mac_0/TimeCard_axi_gpio_gnss_mac_0_board.xdc] for cell 'Bd_Inst/TimeCard_i/axi_gpio_gnss_mac/U0'
Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_axi_gpio_gnss_mac_0/TimeCard_axi_gpio_gnss_mac_0.xdc] for cell 'Bd_Inst/TimeCard_i/axi_gpio_gnss_mac/U0'
Finished Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_axi_gpio_gnss_mac_0/TimeCard_axi_gpio_gnss_mac_0.xdc] for cell 'Bd_Inst/TimeCard_i/axi_gpio_gnss_mac/U0'
Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_axi_gpio_rgb_0/TimeCard_axi_gpio_rgb_0_board.xdc] for cell 'Bd_Inst/TimeCard_i/axi_gpio_rgb/U0'
Finished Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_axi_gpio_rgb_0/TimeCard_axi_gpio_rgb_0_board.xdc] for cell 'Bd_Inst/TimeCard_i/axi_gpio_rgb/U0'
Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_axi_gpio_rgb_0/TimeCard_axi_gpio_rgb_0.xdc] for cell 'Bd_Inst/TimeCard_i/axi_gpio_rgb/U0'
Finished Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_axi_gpio_rgb_0/TimeCard_axi_gpio_rgb_0.xdc] for cell 'Bd_Inst/TimeCard_i/axi_gpio_rgb/U0'
Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_axi_hwicap_0_0/TimeCard_axi_hwicap_0_0.xdc] for cell 'Bd_Inst/TimeCard_i/axi_hwicap_0/U0'
Finished Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_axi_hwicap_0_0/TimeCard_axi_hwicap_0_0.xdc] for cell 'Bd_Inst/TimeCard_i/axi_hwicap_0/U0'
Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_axi_iic_0/TimeCard_axi_iic_0_board.xdc] for cell 'Bd_Inst/TimeCard_i/axi_iic/U0'
Finished Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_axi_iic_0/TimeCard_axi_iic_0_board.xdc] for cell 'Bd_Inst/TimeCard_i/axi_iic/U0'
Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_axi_iic_eeprom_0/TimeCard_axi_iic_eeprom_0_board.xdc] for cell 'Bd_Inst/TimeCard_i/axi_iic_eeprom/U0'
Finished Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_axi_iic_eeprom_0/TimeCard_axi_iic_eeprom_0_board.xdc] for cell 'Bd_Inst/TimeCard_i/axi_iic_eeprom/U0'
Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_axi_iic_rgb_0/TimeCard_axi_iic_rgb_0_board.xdc] for cell 'Bd_Inst/TimeCard_i/axi_iic_rgb/U0'
Finished Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_axi_iic_rgb_0/TimeCard_axi_iic_rgb_0_board.xdc] for cell 'Bd_Inst/TimeCard_i/axi_iic_rgb/U0'
Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_axi_pcie_0_0/TimeCard_axi_pcie_0_0/source/axi_pcie_X0Y0.xdc] for cell 'Bd_Inst/TimeCard_i/axi_pcie_0/inst'
Finished Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_axi_pcie_0_0/TimeCard_axi_pcie_0_0/source/axi_pcie_X0Y0.xdc] for cell 'Bd_Inst/TimeCard_i/axi_pcie_0/inst'
Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_axi_quad_spi_flash_0/TimeCard_axi_quad_spi_flash_0_board.xdc] for cell 'Bd_Inst/TimeCard_i/axi_quad_spi_flash/U0'
Finished Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_axi_quad_spi_flash_0/TimeCard_axi_quad_spi_flash_0_board.xdc] for cell 'Bd_Inst/TimeCard_i/axi_quad_spi_flash/U0'
Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_axi_quad_spi_flash_0/TimeCard_axi_quad_spi_flash_0.xdc] for cell 'Bd_Inst/TimeCard_i/axi_quad_spi_flash/U0'
Finished Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_axi_quad_spi_flash_0/TimeCard_axi_quad_spi_flash_0.xdc] for cell 'Bd_Inst/TimeCard_i/axi_quad_spi_flash/U0'
Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_axi_uart16550_ext_0/TimeCard_axi_uart16550_ext_0_board.xdc] for cell 'Bd_Inst/TimeCard_i/axi_uart16550_ext/U0'
Finished Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_axi_uart16550_ext_0/TimeCard_axi_uart16550_ext_0_board.xdc] for cell 'Bd_Inst/TimeCard_i/axi_uart16550_ext/U0'
Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_axi_uart16550_ext_0/TimeCard_axi_uart16550_ext_0.xdc] for cell 'Bd_Inst/TimeCard_i/axi_uart16550_ext/U0'
Finished Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_axi_uart16550_ext_0/TimeCard_axi_uart16550_ext_0.xdc] for cell 'Bd_Inst/TimeCard_i/axi_uart16550_ext/U0'
Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_axi_uart16550_gnss1_0/TimeCard_axi_uart16550_gnss1_0_board.xdc] for cell 'Bd_Inst/TimeCard_i/axi_uart16550_gnss1/U0'
Finished Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_axi_uart16550_gnss1_0/TimeCard_axi_uart16550_gnss1_0_board.xdc] for cell 'Bd_Inst/TimeCard_i/axi_uart16550_gnss1/U0'
Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_axi_uart16550_gnss1_0/TimeCard_axi_uart16550_gnss1_0.xdc] for cell 'Bd_Inst/TimeCard_i/axi_uart16550_gnss1/U0'
Finished Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_axi_uart16550_gnss1_0/TimeCard_axi_uart16550_gnss1_0.xdc] for cell 'Bd_Inst/TimeCard_i/axi_uart16550_gnss1/U0'
Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_axi_uart16550_gnss2_0/TimeCard_axi_uart16550_gnss2_0_board.xdc] for cell 'Bd_Inst/TimeCard_i/axi_uart16550_gnss2/U0'
Finished Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_axi_uart16550_gnss2_0/TimeCard_axi_uart16550_gnss2_0_board.xdc] for cell 'Bd_Inst/TimeCard_i/axi_uart16550_gnss2/U0'
Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_axi_uart16550_gnss2_0/TimeCard_axi_uart16550_gnss2_0.xdc] for cell 'Bd_Inst/TimeCard_i/axi_uart16550_gnss2/U0'
Finished Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_axi_uart16550_gnss2_0/TimeCard_axi_uart16550_gnss2_0.xdc] for cell 'Bd_Inst/TimeCard_i/axi_uart16550_gnss2/U0'
Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_axi_uart16550_mac_0/TimeCard_axi_uart16550_mac_0_board.xdc] for cell 'Bd_Inst/TimeCard_i/axi_uart16550_mac/U0'
Finished Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_axi_uart16550_mac_0/TimeCard_axi_uart16550_mac_0_board.xdc] for cell 'Bd_Inst/TimeCard_i/axi_uart16550_mac/U0'
Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_axi_uart16550_mac_0/TimeCard_axi_uart16550_mac_0.xdc] for cell 'Bd_Inst/TimeCard_i/axi_uart16550_mac/U0'
Finished Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_axi_uart16550_mac_0/TimeCard_axi_uart16550_mac_0.xdc] for cell 'Bd_Inst/TimeCard_i/axi_uart16550_mac/U0'
Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_axi_uart16550_reserved_0/TimeCard_axi_uart16550_reserved_0_board.xdc] for cell 'Bd_Inst/TimeCard_i/axi_uart16550_reserved/U0'
Finished Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_axi_uart16550_reserved_0/TimeCard_axi_uart16550_reserved_0_board.xdc] for cell 'Bd_Inst/TimeCard_i/axi_uart16550_reserved/U0'
Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_axi_uart16550_reserved_0/TimeCard_axi_uart16550_reserved_0.xdc] for cell 'Bd_Inst/TimeCard_i/axi_uart16550_reserved/U0'
Finished Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_axi_uart16550_reserved_0/TimeCard_axi_uart16550_reserved_0.xdc] for cell 'Bd_Inst/TimeCard_i/axi_uart16550_reserved/U0'
Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_clk_wiz_0_0/TimeCard_clk_wiz_0_0_board.xdc] for cell 'Bd_Inst/TimeCard_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_clk_wiz_0_0/TimeCard_clk_wiz_0_0_board.xdc] for cell 'Bd_Inst/TimeCard_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_clk_wiz_0_0/TimeCard_clk_wiz_0_0.xdc] for cell 'Bd_Inst/TimeCard_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_clk_wiz_0_0/TimeCard_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_clk_wiz_0_0/TimeCard_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1947.227 ; gain = 639.082
Finished Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_clk_wiz_0_0/TimeCard_clk_wiz_0_0.xdc] for cell 'Bd_Inst/TimeCard_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_clk_wiz_1_0/TimeCard_clk_wiz_1_0_board.xdc] for cell 'Bd_Inst/TimeCard_i/clk_wiz_1/inst'
Finished Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_clk_wiz_1_0/TimeCard_clk_wiz_1_0_board.xdc] for cell 'Bd_Inst/TimeCard_i/clk_wiz_1/inst'
Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_clk_wiz_1_0/TimeCard_clk_wiz_1_0.xdc] for cell 'Bd_Inst/TimeCard_i/clk_wiz_1/inst'
Finished Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_clk_wiz_1_0/TimeCard_clk_wiz_1_0.xdc] for cell 'Bd_Inst/TimeCard_i/clk_wiz_1/inst'
Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_clk_wiz_2_0/TimeCard_clk_wiz_2_0_board.xdc] for cell 'Bd_Inst/TimeCard_i/clk_wiz_2/inst'
Finished Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_clk_wiz_2_0/TimeCard_clk_wiz_2_0_board.xdc] for cell 'Bd_Inst/TimeCard_i/clk_wiz_2/inst'
Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_clk_wiz_2_0/TimeCard_clk_wiz_2_0.xdc] for cell 'Bd_Inst/TimeCard_i/clk_wiz_2/inst'
Finished Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_clk_wiz_2_0/TimeCard_clk_wiz_2_0.xdc] for cell 'Bd_Inst/TimeCard_i/clk_wiz_2/inst'
Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_proc_sys_reset_0_0/TimeCard_proc_sys_reset_0_0_board.xdc] for cell 'Bd_Inst/TimeCard_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_proc_sys_reset_0_0/TimeCard_proc_sys_reset_0_0_board.xdc] for cell 'Bd_Inst/TimeCard_i/proc_sys_reset_0/U0'
Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_proc_sys_reset_0_0/TimeCard_proc_sys_reset_0_0.xdc] for cell 'Bd_Inst/TimeCard_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_proc_sys_reset_0_0/TimeCard_proc_sys_reset_0_0.xdc] for cell 'Bd_Inst/TimeCard_i/proc_sys_reset_0/U0'
Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_proc_sys_reset_1_0/TimeCard_proc_sys_reset_1_0_board.xdc] for cell 'Bd_Inst/TimeCard_i/proc_sys_reset_1/U0'
Finished Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_proc_sys_reset_1_0/TimeCard_proc_sys_reset_1_0_board.xdc] for cell 'Bd_Inst/TimeCard_i/proc_sys_reset_1/U0'
Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_proc_sys_reset_1_0/TimeCard_proc_sys_reset_1_0.xdc] for cell 'Bd_Inst/TimeCard_i/proc_sys_reset_1/U0'
Finished Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_proc_sys_reset_1_0/TimeCard_proc_sys_reset_1_0.xdc] for cell 'Bd_Inst/TimeCard_i/proc_sys_reset_1/U0'
Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_proc_sys_reset_2_0/TimeCard_proc_sys_reset_2_0_board.xdc] for cell 'Bd_Inst/TimeCard_i/proc_sys_reset_2/U0'
Finished Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_proc_sys_reset_2_0/TimeCard_proc_sys_reset_2_0_board.xdc] for cell 'Bd_Inst/TimeCard_i/proc_sys_reset_2/U0'
Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_proc_sys_reset_2_0/TimeCard_proc_sys_reset_2_0.xdc] for cell 'Bd_Inst/TimeCard_i/proc_sys_reset_2/U0'
Finished Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_proc_sys_reset_2_0/TimeCard_proc_sys_reset_2_0.xdc] for cell 'Bd_Inst/TimeCard_i/proc_sys_reset_2/U0'
Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_util_ds_buf_0_0/TimeCard_util_ds_buf_0_0_board.xdc] for cell 'Bd_Inst/TimeCard_i/util_ds_buf_0/U0'
Finished Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_util_ds_buf_0_0/TimeCard_util_ds_buf_0_0_board.xdc] for cell 'Bd_Inst/TimeCard_i/util_ds_buf_0/U0'
Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_util_ds_buf_1_0/TimeCard_util_ds_buf_1_0_board.xdc] for cell 'Bd_Inst/TimeCard_i/util_ds_buf_1/U0'
Finished Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_util_ds_buf_1_0/TimeCard_util_ds_buf_1_0_board.xdc] for cell 'Bd_Inst/TimeCard_i/util_ds_buf_1/U0'
Parsing XDC File [C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/Constraints/PinoutConstraint.xdc]
Finished Parsing XDC File [C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/Constraints/PinoutConstraint.xdc]
Parsing XDC File [C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/Constraints/TimingConstraint.sdc]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'DummyClk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/Constraints/TimingConstraint.sdc:4]
CRITICAL WARNING: [Constraints 18-1055] Clock 'Mhz200Clk' completely overrides clock 'Mhz200ClkP_ClkIn', which is referenced by one or more other constraints. Any constraints that refer to the overridden clock will be ignored.
New: create_clock -period 5.000 -name Mhz200Clk -waveform {0.000 2.500} [get_ports Mhz200ClkP_ClkIn], [C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/Constraints/TimingConstraint.sdc:9]
Previous: create_clock -period 5.000 [get_ports Mhz200ClkP_ClkIn], [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_clk_wiz_0_0/TimeCard_clk_wiz_0_0.xdc:56]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
INFO: [Timing 38-2] Deriving generated clocks [C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/Constraints/TimingConstraint.sdc:14]
INFO: [Timing 38-2] Deriving generated clocks [C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/Constraints/TimingConstraint.sdc:27]
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'Cclk' matched to 'clock' objects. [C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/Constraints/TimingConstraint.sdc:240]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'Cclk' matched to 'clock' objects. [C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/Constraints/TimingConstraint.sdc:241]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'Cclk' matched to 'clock' objects. [C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/Constraints/TimingConstraint.sdc:244]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'Cclk' matched to 'clock' objects. [C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/Constraints/TimingConstraint.sdc:245]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
Finished Parsing XDC File [C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/Constraints/TimingConstraint.sdc]
Parsing XDC File [C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/Constraints/UpdateImageConstraint.xdc]
Finished Parsing XDC File [C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/Constraints/UpdateImageConstraint.xdc]
Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_axi_hwicap_0_0/TimeCard_axi_hwicap_0_0_clocks.xdc] for cell 'Bd_Inst/TimeCard_i/axi_hwicap_0/U0'
Finished Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_axi_hwicap_0_0/TimeCard_axi_hwicap_0_0_clocks.xdc] for cell 'Bd_Inst/TimeCard_i/axi_hwicap_0/U0'
Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_auto_ds_0/TimeCard_auto_ds_0_clocks.xdc] for cell 'Bd_Inst/TimeCard_i/axi_interconnect_0/s00_couplers/auto_ds/inst'
Finished Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_auto_ds_0/TimeCard_auto_ds_0_clocks.xdc] for cell 'Bd_Inst/TimeCard_i/axi_interconnect_0/s00_couplers/auto_ds/inst'
Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_auto_rs_0/TimeCard_auto_rs_0_clocks.xdc] for cell 'Bd_Inst/TimeCard_i/axi_interconnect_0/s00_couplers/auto_rs/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_auto_rs_0/TimeCard_auto_rs_0_clocks.xdc:10]
Finished Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_auto_rs_0/TimeCard_auto_rs_0_clocks.xdc] for cell 'Bd_Inst/TimeCard_i/axi_interconnect_0/s00_couplers/auto_rs/inst'
Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_auto_cc_15/TimeCard_auto_cc_15_clocks.xdc] for cell 'Bd_Inst/TimeCard_i/axi_interconnect_0/s01_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_auto_cc_15/TimeCard_auto_cc_15_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_auto_cc_15/TimeCard_auto_cc_15_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_auto_cc_15/TimeCard_auto_cc_15_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_auto_cc_15/TimeCard_auto_cc_15_clocks.xdc:17]
Finished Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_auto_cc_15/TimeCard_auto_cc_15_clocks.xdc] for cell 'Bd_Inst/TimeCard_i/axi_interconnect_0/s01_couplers/auto_cc/inst'
Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_auto_cc_0/TimeCard_auto_cc_0_clocks.xdc] for cell 'Bd_Inst/TimeCard_i/axi_interconnect_0/m00_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_auto_cc_0/TimeCard_auto_cc_0_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_auto_cc_0/TimeCard_auto_cc_0_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_auto_cc_0/TimeCard_auto_cc_0_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_auto_cc_0/TimeCard_auto_cc_0_clocks.xdc:17]
Finished Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_auto_cc_0/TimeCard_auto_cc_0_clocks.xdc] for cell 'Bd_Inst/TimeCard_i/axi_interconnect_0/m00_couplers/auto_cc/inst'
Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_auto_cc_1/TimeCard_auto_cc_1_clocks.xdc] for cell 'Bd_Inst/TimeCard_i/axi_interconnect_0/m01_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_auto_cc_1/TimeCard_auto_cc_1_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_auto_cc_1/TimeCard_auto_cc_1_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_auto_cc_1/TimeCard_auto_cc_1_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_auto_cc_1/TimeCard_auto_cc_1_clocks.xdc:17]
Finished Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_auto_cc_1/TimeCard_auto_cc_1_clocks.xdc] for cell 'Bd_Inst/TimeCard_i/axi_interconnect_0/m01_couplers/auto_cc/inst'
Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_auto_cc_2/TimeCard_auto_cc_2_clocks.xdc] for cell 'Bd_Inst/TimeCard_i/axi_interconnect_0/m02_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_auto_cc_2/TimeCard_auto_cc_2_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_auto_cc_2/TimeCard_auto_cc_2_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_auto_cc_2/TimeCard_auto_cc_2_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_auto_cc_2/TimeCard_auto_cc_2_clocks.xdc:17]
Finished Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_auto_cc_2/TimeCard_auto_cc_2_clocks.xdc] for cell 'Bd_Inst/TimeCard_i/axi_interconnect_0/m02_couplers/auto_cc/inst'
Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_auto_cc_3/TimeCard_auto_cc_3_clocks.xdc] for cell 'Bd_Inst/TimeCard_i/axi_interconnect_0/m03_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_auto_cc_3/TimeCard_auto_cc_3_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_auto_cc_3/TimeCard_auto_cc_3_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_auto_cc_3/TimeCard_auto_cc_3_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_auto_cc_3/TimeCard_auto_cc_3_clocks.xdc:17]
Finished Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_auto_cc_3/TimeCard_auto_cc_3_clocks.xdc] for cell 'Bd_Inst/TimeCard_i/axi_interconnect_0/m03_couplers/auto_cc/inst'
Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_auto_cc_4/TimeCard_auto_cc_4_clocks.xdc] for cell 'Bd_Inst/TimeCard_i/axi_interconnect_0/m04_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_auto_cc_4/TimeCard_auto_cc_4_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_auto_cc_4/TimeCard_auto_cc_4_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_auto_cc_4/TimeCard_auto_cc_4_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_auto_cc_4/TimeCard_auto_cc_4_clocks.xdc:17]
Finished Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_auto_cc_4/TimeCard_auto_cc_4_clocks.xdc] for cell 'Bd_Inst/TimeCard_i/axi_interconnect_0/m04_couplers/auto_cc/inst'
Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_auto_cc_5/TimeCard_auto_cc_5_clocks.xdc] for cell 'Bd_Inst/TimeCard_i/axi_interconnect_0/m05_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_auto_cc_5/TimeCard_auto_cc_5_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_auto_cc_5/TimeCard_auto_cc_5_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_auto_cc_5/TimeCard_auto_cc_5_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_auto_cc_5/TimeCard_auto_cc_5_clocks.xdc:17]
Finished Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_auto_cc_5/TimeCard_auto_cc_5_clocks.xdc] for cell 'Bd_Inst/TimeCard_i/axi_interconnect_0/m05_couplers/auto_cc/inst'
Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_auto_cc_6/TimeCard_auto_cc_6_clocks.xdc] for cell 'Bd_Inst/TimeCard_i/axi_interconnect_0/m06_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_auto_cc_6/TimeCard_auto_cc_6_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_auto_cc_6/TimeCard_auto_cc_6_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_auto_cc_6/TimeCard_auto_cc_6_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_auto_cc_6/TimeCard_auto_cc_6_clocks.xdc:17]
Finished Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_auto_cc_6/TimeCard_auto_cc_6_clocks.xdc] for cell 'Bd_Inst/TimeCard_i/axi_interconnect_0/m06_couplers/auto_cc/inst'
Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_auto_cc_7/TimeCard_auto_cc_7_clocks.xdc] for cell 'Bd_Inst/TimeCard_i/axi_interconnect_0/m07_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_auto_cc_7/TimeCard_auto_cc_7_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_auto_cc_7/TimeCard_auto_cc_7_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_auto_cc_7/TimeCard_auto_cc_7_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_auto_cc_7/TimeCard_auto_cc_7_clocks.xdc:17]
Finished Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_auto_cc_7/TimeCard_auto_cc_7_clocks.xdc] for cell 'Bd_Inst/TimeCard_i/axi_interconnect_0/m07_couplers/auto_cc/inst'
Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_auto_cc_8/TimeCard_auto_cc_8_clocks.xdc] for cell 'Bd_Inst/TimeCard_i/axi_interconnect_0/m08_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_auto_cc_8/TimeCard_auto_cc_8_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_auto_cc_8/TimeCard_auto_cc_8_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_auto_cc_8/TimeCard_auto_cc_8_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_auto_cc_8/TimeCard_auto_cc_8_clocks.xdc:17]
Finished Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_auto_cc_8/TimeCard_auto_cc_8_clocks.xdc] for cell 'Bd_Inst/TimeCard_i/axi_interconnect_0/m08_couplers/auto_cc/inst'
Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_auto_cc_9/TimeCard_auto_cc_9_clocks.xdc] for cell 'Bd_Inst/TimeCard_i/axi_interconnect_0/m09_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_auto_cc_9/TimeCard_auto_cc_9_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_auto_cc_9/TimeCard_auto_cc_9_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_auto_cc_9/TimeCard_auto_cc_9_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_auto_cc_9/TimeCard_auto_cc_9_clocks.xdc:17]
Finished Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_auto_cc_9/TimeCard_auto_cc_9_clocks.xdc] for cell 'Bd_Inst/TimeCard_i/axi_interconnect_0/m09_couplers/auto_cc/inst'
Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_auto_cc_10/TimeCard_auto_cc_10_clocks.xdc] for cell 'Bd_Inst/TimeCard_i/axi_interconnect_0/m10_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_auto_cc_10/TimeCard_auto_cc_10_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_auto_cc_10/TimeCard_auto_cc_10_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_auto_cc_10/TimeCard_auto_cc_10_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_auto_cc_10/TimeCard_auto_cc_10_clocks.xdc:17]
Finished Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_auto_cc_10/TimeCard_auto_cc_10_clocks.xdc] for cell 'Bd_Inst/TimeCard_i/axi_interconnect_0/m10_couplers/auto_cc/inst'
Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_auto_cc_11/TimeCard_auto_cc_11_clocks.xdc] for cell 'Bd_Inst/TimeCard_i/axi_interconnect_0/m11_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_auto_cc_11/TimeCard_auto_cc_11_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_auto_cc_11/TimeCard_auto_cc_11_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_auto_cc_11/TimeCard_auto_cc_11_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_auto_cc_11/TimeCard_auto_cc_11_clocks.xdc:17]
Finished Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_auto_cc_11/TimeCard_auto_cc_11_clocks.xdc] for cell 'Bd_Inst/TimeCard_i/axi_interconnect_0/m11_couplers/auto_cc/inst'
Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_auto_cc_12/TimeCard_auto_cc_12_clocks.xdc] for cell 'Bd_Inst/TimeCard_i/axi_interconnect_0/m12_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_auto_cc_12/TimeCard_auto_cc_12_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_auto_cc_12/TimeCard_auto_cc_12_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_auto_cc_12/TimeCard_auto_cc_12_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_auto_cc_12/TimeCard_auto_cc_12_clocks.xdc:17]
Finished Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_auto_cc_12/TimeCard_auto_cc_12_clocks.xdc] for cell 'Bd_Inst/TimeCard_i/axi_interconnect_0/m12_couplers/auto_cc/inst'
Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_auto_cc_13/TimeCard_auto_cc_13_clocks.xdc] for cell 'Bd_Inst/TimeCard_i/axi_interconnect_0/m13_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_auto_cc_13/TimeCard_auto_cc_13_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_auto_cc_13/TimeCard_auto_cc_13_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_auto_cc_13/TimeCard_auto_cc_13_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_auto_cc_13/TimeCard_auto_cc_13_clocks.xdc:17]
Finished Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_auto_cc_13/TimeCard_auto_cc_13_clocks.xdc] for cell 'Bd_Inst/TimeCard_i/axi_interconnect_0/m13_couplers/auto_cc/inst'
Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_auto_cc_14/TimeCard_auto_cc_14_clocks.xdc] for cell 'Bd_Inst/TimeCard_i/axi_interconnect_0/m14_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_auto_cc_14/TimeCard_auto_cc_14_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_auto_cc_14/TimeCard_auto_cc_14_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_auto_cc_14/TimeCard_auto_cc_14_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_auto_cc_14/TimeCard_auto_cc_14_clocks.xdc:17]
Finished Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_auto_cc_14/TimeCard_auto_cc_14_clocks.xdc] for cell 'Bd_Inst/TimeCard_i/axi_interconnect_0/m14_couplers/auto_cc/inst'
Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_axi_pcie_0_0/synth/TimeCard_axi_pcie_0_0_late.xdc] for cell 'Bd_Inst/TimeCard_i/axi_pcie_0/inst'
Finished Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_axi_pcie_0_0/synth/TimeCard_axi_pcie_0_0_late.xdc] for cell 'Bd_Inst/TimeCard_i/axi_pcie_0/inst'
Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_axi_quad_spi_flash_0/TimeCard_axi_quad_spi_flash_0_clocks.xdc] for cell 'Bd_Inst/TimeCard_i/axi_quad_spi_flash/U0'
Finished Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_axi_quad_spi_flash_0/TimeCard_axi_quad_spi_flash_0_clocks.xdc] for cell 'Bd_Inst/TimeCard_i/axi_quad_spi_flash/U0'
Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_clk_wiz_1_0/TimeCard_clk_wiz_1_0_late.xdc] for cell 'Bd_Inst/TimeCard_i/clk_wiz_1/inst'
Finished Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_clk_wiz_1_0/TimeCard_clk_wiz_1_0_late.xdc] for cell 'Bd_Inst/TimeCard_i/clk_wiz_1/inst'
Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_clk_wiz_2_0/TimeCard_clk_wiz_2_0_late.xdc] for cell 'Bd_Inst/TimeCard_i/clk_wiz_2/inst'
Finished Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_clk_wiz_2_0/TimeCard_clk_wiz_2_0_late.xdc] for cell 'Bd_Inst/TimeCard_i/clk_wiz_2/inst'
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: Bd_Inst/TimeCard_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: Bd_Inst/TimeCard_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: Bd_Inst/TimeCard_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: Bd_Inst/TimeCard_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: Bd_Inst/TimeCard_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: Bd_Inst/TimeCard_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: Bd_Inst/TimeCard_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: Bd_Inst/TimeCard_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_HANDSHAKE: TCL-1000] The source and destination clocks are the same. 
     Instance: Bd_Inst/TimeCard_i/axi_interconnect_0/m10_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:19]
WARNING: [XPM_CDC_HANDSHAKE: TCL-1000] The source and destination clocks are the same. 
     Instance: Bd_Inst/TimeCard_i/axi_interconnect_0/m10_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:19]
WARNING: [XPM_CDC_HANDSHAKE: TCL-1000] The source and destination clocks are the same. 
     Instance: Bd_Inst/TimeCard_i/axi_interconnect_0/m10_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:19]
WARNING: [XPM_CDC_HANDSHAKE: TCL-1000] The source and destination clocks are the same. 
     Instance: Bd_Inst/TimeCard_i/axi_interconnect_0/m10_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:19]
WARNING: [XPM_CDC_HANDSHAKE: TCL-1000] The source and destination clocks are the same. 
     Instance: Bd_Inst/TimeCard_i/axi_interconnect_0/m10_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:19]
INFO: [Project 1-1714] 275 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 34 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1960.609 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 64 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 11 instances
  OBUFDS => OBUFDS: 2 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 10 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 31 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 10 instances

103 Infos, 81 Warnings, 1 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:48 . Memory (MB): peak = 1960.609 ; gain = 677.234
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors, 1 Warnings
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1960.609 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'DummyClk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/Constraints/TimingConstraint.sdc:4]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: fe321aa7

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1960.609 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter Bd_Inst/TimeCard_i/TC_AdjustableClock_0/U0/ClockStatusOffset_DatReg[11]_i_1 into driver instance Bd_Inst/TimeCard_i/TC_AdjustableClock_0/U0/OffsetAdjustmentMux_Nanosecond_DatReg[11]_i_2, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter Bd_Inst/TimeCard_i/TC_AdjustableClock_0/U0/ClockStatusOffset_DatReg[12]_i_1 into driver instance Bd_Inst/TimeCard_i/TC_AdjustableClock_0/U0/OffsetAdjustmentMux_Nanosecond_DatReg[12]_i_2, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter Bd_Inst/TimeCard_i/TC_AdjustableClock_0/U0/ClockStatusOffset_DatReg[13]_i_1 into driver instance Bd_Inst/TimeCard_i/TC_AdjustableClock_0/U0/OffsetAdjustmentMux_Nanosecond_DatReg[13]_i_2, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter Bd_Inst/TimeCard_i/TC_AdjustableClock_0/U0/ClockStatusOffset_DatReg[15]_i_1 into driver instance Bd_Inst/TimeCard_i/TC_AdjustableClock_0/U0/OffsetAdjustmentMux_Nanosecond_DatReg[15]_i_2, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter Bd_Inst/TimeCard_i/TC_AdjustableClock_0/U0/ClockStatusOffset_DatReg[17]_i_1 into driver instance Bd_Inst/TimeCard_i/TC_AdjustableClock_0/U0/OffsetAdjustmentMux_Nanosecond_DatReg[17]_i_2, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter Bd_Inst/TimeCard_i/TC_AdjustableClock_0/U0/ClockStatusOffset_DatReg[19]_i_1 into driver instance Bd_Inst/TimeCard_i/TC_AdjustableClock_0/U0/OffsetAdjustmentMux_Nanosecond_DatReg[19]_i_2, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter Bd_Inst/TimeCard_i/TC_AdjustableClock_0/U0/ClockStatusOffset_DatReg[1]_i_1 into driver instance Bd_Inst/TimeCard_i/TC_AdjustableClock_0/U0/OffsetAdjustmentMux_Nanosecond_DatReg[1]_i_2, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter Bd_Inst/TimeCard_i/TC_AdjustableClock_0/U0/ClockStatusOffset_DatReg[21]_i_1 into driver instance Bd_Inst/TimeCard_i/TC_AdjustableClock_0/U0/OffsetAdjustmentMux_Nanosecond_DatReg[21]_i_2, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter Bd_Inst/TimeCard_i/TC_AdjustableClock_0/U0/ClockStatusOffset_DatReg[23]_i_1 into driver instance Bd_Inst/TimeCard_i/TC_AdjustableClock_0/U0/OffsetAdjustmentMux_Nanosecond_DatReg[23]_i_2, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter Bd_Inst/TimeCard_i/TC_AdjustableClock_0/U0/ClockStatusOffset_DatReg[25]_i_1 into driver instance Bd_Inst/TimeCard_i/TC_AdjustableClock_0/U0/OffsetAdjustmentMux_Nanosecond_DatReg[25]_i_2, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter Bd_Inst/TimeCard_i/TC_AdjustableClock_0/U0/ClockStatusOffset_DatReg[27]_i_1 into driver instance Bd_Inst/TimeCard_i/TC_AdjustableClock_0/U0/OffsetAdjustmentMux_Nanosecond_DatReg[27]_i_2, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter Bd_Inst/TimeCard_i/TC_AdjustableClock_0/U0/ClockStatusOffset_DatReg[29]_i_1 into driver instance Bd_Inst/TimeCard_i/TC_AdjustableClock_0/U0/OffsetAdjustmentMux_Nanosecond_DatReg[29]_i_2, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter Bd_Inst/TimeCard_i/TC_AdjustableClock_0/U0/ClockStatusOffset_DatReg[31]_i_1 into driver instance Bd_Inst/TimeCard_i/TC_AdjustableClock_0/U0/OffsetAdjustmentMux_ValReg_i_2, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter Bd_Inst/TimeCard_i/TC_AdjustableClock_0/U0/ClockStatusOffset_DatReg[3]_i_1 into driver instance Bd_Inst/TimeCard_i/TC_AdjustableClock_0/U0/OffsetAdjustmentMux_Nanosecond_DatReg[3]_i_2, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter Bd_Inst/TimeCard_i/TC_AdjustableClock_0/U0/ClockStatusOffset_DatReg[5]_i_1 into driver instance Bd_Inst/TimeCard_i/TC_AdjustableClock_0/U0/OffsetAdjustmentMux_Nanosecond_DatReg[5]_i_2, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter Bd_Inst/TimeCard_i/TC_AdjustableClock_0/U0/ClockStatusOffset_DatReg[7]_i_1 into driver instance Bd_Inst/TimeCard_i/TC_AdjustableClock_0/U0/OffsetAdjustmentMux_Nanosecond_DatReg[7]_i_2, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter Bd_Inst/TimeCard_i/TC_AdjustableClock_0/U0/ClockStatusOffset_DatReg[8]_i_1 into driver instance Bd_Inst/TimeCard_i/TC_AdjustableClock_0/U0/OffsetAdjustmentMux_Nanosecond_DatReg[8]_i_2, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter Bd_Inst/TimeCard_i/TC_AdjustableClock_0/U0/ClockStatusOffset_DatReg[9]_i_1 into driver instance Bd_Inst/TimeCard_i/TC_AdjustableClock_0/U0/OffsetAdjustmentMux_Nanosecond_DatReg[9]_i_2, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter Bd_Inst/TimeCard_i/TC_AdjustableClock_0/U0/DriftAdjustmentMux_Nanosecond_DatReg[11]_i_5 into driver instance Bd_Inst/TimeCard_i/TC_AdjustableClock_0/U0/DriftAdjustmentMux_Nanosecond_DatReg[11]_i_14, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter Bd_Inst/TimeCard_i/TC_AdjustableClock_0/U0/DriftAdjustmentMux_Nanosecond_DatReg[11]_i_7 into driver instance Bd_Inst/TimeCard_i/TC_AdjustableClock_0/U0/DriftAdjustmentMux_Nanosecond_DatReg[11]_i_16, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter Bd_Inst/TimeCard_i/TC_AdjustableClock_0/U0/DriftAdjustmentMux_Nanosecond_DatReg[15]_i_5 into driver instance Bd_Inst/TimeCard_i/TC_AdjustableClock_0/U0/DriftAdjustmentMux_Nanosecond_DatReg[15]_i_14, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter Bd_Inst/TimeCard_i/TC_AdjustableClock_0/U0/DriftAdjustmentMux_Nanosecond_DatReg[15]_i_7 into driver instance Bd_Inst/TimeCard_i/TC_AdjustableClock_0/U0/DriftAdjustmentMux_Nanosecond_DatReg[15]_i_16, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter Bd_Inst/TimeCard_i/TC_AdjustableClock_0/U0/DriftAdjustmentMux_Nanosecond_DatReg[19]_i_5 into driver instance Bd_Inst/TimeCard_i/TC_AdjustableClock_0/U0/DriftAdjustmentMux_Nanosecond_DatReg[19]_i_14, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter Bd_Inst/TimeCard_i/TC_AdjustableClock_0/U0/DriftAdjustmentMux_Nanosecond_DatReg[19]_i_7 into driver instance Bd_Inst/TimeCard_i/TC_AdjustableClock_0/U0/DriftAdjustmentMux_Nanosecond_DatReg[19]_i_16, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter Bd_Inst/TimeCard_i/TC_AdjustableClock_0/U0/DriftAdjustmentMux_Nanosecond_DatReg[23]_i_5 into driver instance Bd_Inst/TimeCard_i/TC_AdjustableClock_0/U0/DriftAdjustmentMux_Nanosecond_DatReg[23]_i_13, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter Bd_Inst/TimeCard_i/TC_AdjustableClock_0/U0/DriftAdjustmentMux_Nanosecond_DatReg[23]_i_7 into driver instance Bd_Inst/TimeCard_i/TC_AdjustableClock_0/U0/DriftAdjustmentMux_Nanosecond_DatReg[23]_i_15, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter Bd_Inst/TimeCard_i/TC_AdjustableClock_0/U0/DriftAdjustmentMux_Nanosecond_DatReg[26]_i_5 into driver instance Bd_Inst/TimeCard_i/TC_AdjustableClock_0/U0/DriftAdjustmentMux_Nanosecond_DatReg[27]_i_22, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter Bd_Inst/TimeCard_i/TC_AdjustableClock_0/U0/DriftAdjustmentMux_Nanosecond_DatReg[26]_i_7 into driver instance Bd_Inst/TimeCard_i/TC_AdjustableClock_0/U0/DriftAdjustmentMux_Nanosecond_DatReg[27]_i_24, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter Bd_Inst/TimeCard_i/TC_AdjustableClock_0/U0/DriftAdjustmentMux_Nanosecond_DatReg[28]_i_8 into driver instance Bd_Inst/TimeCard_i/TC_AdjustableClock_0/U0/DriftAdjustmentMux_Nanosecond_DatReg[31]_i_14, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter Bd_Inst/TimeCard_i/TC_AdjustableClock_0/U0/DriftAdjustmentMux_Nanosecond_DatReg[3]_i_5 into driver instance Bd_Inst/TimeCard_i/TC_AdjustableClock_0/U0/DriftAdjustmentMux_Nanosecond_DatReg[3]_i_14, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter Bd_Inst/TimeCard_i/TC_AdjustableClock_0/U0/DriftAdjustmentMux_Nanosecond_DatReg[3]_i_7 into driver instance Bd_Inst/TimeCard_i/TC_AdjustableClock_0/U0/DriftAdjustmentMux_Nanosecond_DatReg[3]_i_16, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter Bd_Inst/TimeCard_i/TC_AdjustableClock_0/U0/DriftAdjustmentMux_Nanosecond_DatReg[7]_i_5 into driver instance Bd_Inst/TimeCard_i/TC_AdjustableClock_0/U0/DriftAdjustmentMux_Nanosecond_DatReg[7]_i_14, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter Bd_Inst/TimeCard_i/TC_AdjustableClock_0/U0/DriftAdjustmentMux_Nanosecond_DatReg[7]_i_7 into driver instance Bd_Inst/TimeCard_i/TC_AdjustableClock_0/U0/DriftAdjustmentMux_Nanosecond_DatReg[7]_i_16, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter Bd_Inst/TimeCard_i/TC_AdjustableClock_0/U0/OffsetAdjustmentMux_Nanosecond_DatReg[9]_i_3 into driver instance Bd_Inst/TimeCard_i/TC_AdjustableClock_0/U0/OffsetAdjustmentMux_Nanosecond_DatReg[9]_i_4, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter Bd_Inst/TimeCard_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 into driver instance Bd_Inst/TimeCard_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst//i_, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter Bd_Inst/TimeCard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/legal_wrap_len_q_i_1__0 into driver instance Bd_Inst/TimeCard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/legal_wrap_len_q_i_4__0, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter Bd_Inst/TimeCard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/first_mi_word_i_2 into driver instance Bd_Inst/TimeCard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/s_axi_bvalid_INST_0_i_1, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter Bd_Inst/TimeCard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/legal_wrap_len_q_i_1 into driver instance Bd_Inst/TimeCard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/legal_wrap_len_q_i_4, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timer_timeout_d[0]_i_1 into driver instance Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timer_timeout_d[0]_i_2, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timer_timeout_d[1]_i_1 into driver instance Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timer_timeout_d[1]_i_2, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timer_timeout_d[2]_i_1 into driver instance Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timer_timeout_d[2]_i_2, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timer_timeout_d[3]_i_1 into driver instance Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timer_timeout_d[3]_i_2, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timer_timeout_d[4]_i_1 into driver instance Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timer_timeout_d[4]_i_2, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timer_timeout_d[5]_i_1 into driver instance Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/i___768_i_4, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timer_timeout_d[6]_i_1 into driver instance Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/i___768_i_6, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timer_timeout_d[7]_i_1 into driver instance Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/i___768_i_5, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_write/last_word_offset[0]_i_3 into driver instance Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_write/address_offset[3]_i_3, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_write/wdata[63]_i_3 into driver instance Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_write/address_offset[27]_i_3, which resulted in an inversion of 18 pins
INFO: [Opt 31-1287] Pulled Inverter Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[5,10][8]_i_2 into driver instance Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[5,10][8]_i_3, which resulted in an inversion of 10 pins
INFO: [Opt 31-1287] Pulled Inverter Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[5,11][8]_i_2 into driver instance Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[5,11][8]_i_3, which resulted in an inversion of 10 pins
INFO: [Opt 31-1287] Pulled Inverter Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[5,12][8]_i_2 into driver instance Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[5,12][8]_i_3, which resulted in an inversion of 10 pins
INFO: [Opt 31-1287] Pulled Inverter Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[5,13][8]_i_2 into driver instance Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[5,13][8]_i_3, which resulted in an inversion of 10 pins
INFO: [Opt 31-1287] Pulled Inverter Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[5,14][8]_i_2 into driver instance Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[5,14][8]_i_3, which resulted in an inversion of 10 pins
INFO: [Opt 31-1287] Pulled Inverter Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[5,15][8]_i_2 into driver instance Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[5,15][8]_i_3, which resulted in an inversion of 10 pins
INFO: [Opt 31-1287] Pulled Inverter Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[5,1][8]_i_2 into driver instance Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[5,1][8]_i_3, which resulted in an inversion of 10 pins
INFO: [Opt 31-1287] Pulled Inverter Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[5,2][8]_i_2 into driver instance Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[5,2][8]_i_3, which resulted in an inversion of 10 pins
INFO: [Opt 31-1287] Pulled Inverter Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[5,3][8]_i_2 into driver instance Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[5,3][8]_i_3, which resulted in an inversion of 10 pins
INFO: [Opt 31-1287] Pulled Inverter Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[5,4][8]_i_2 into driver instance Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[5,4][8]_i_3, which resulted in an inversion of 10 pins
INFO: [Opt 31-1287] Pulled Inverter Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[5,5][8]_i_2 into driver instance Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[5,5][8]_i_3, which resulted in an inversion of 10 pins
INFO: [Opt 31-1287] Pulled Inverter Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[5,6][8]_i_2 into driver instance Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[5,6][8]_i_3, which resulted in an inversion of 10 pins
INFO: [Opt 31-1287] Pulled Inverter Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[5,7][8]_i_2 into driver instance Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[5,7][8]_i_3, which resulted in an inversion of 10 pins
INFO: [Opt 31-1287] Pulled Inverter Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[5,8][8]_i_2 into driver instance Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[5,8][8]_i_3, which resulted in an inversion of 10 pins
INFO: [Opt 31-1287] Pulled Inverter Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[5,9][8]_i_2 into driver instance Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[5,9][8]_i_3, which resulted in an inversion of 10 pins
INFO: [Opt 31-1287] Pulled Inverter Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[7,0][8]_i_2 into driver instance Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[7,0][8]_i_3, which resulted in an inversion of 10 pins
INFO: [Opt 31-1287] Pulled Inverter Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[7,10][8]_i_2 into driver instance Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[7,10][8]_i_3, which resulted in an inversion of 10 pins
INFO: [Opt 31-1287] Pulled Inverter Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[7,11][8]_i_2 into driver instance Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[7,11][8]_i_3, which resulted in an inversion of 10 pins
INFO: [Opt 31-1287] Pulled Inverter Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[7,12][8]_i_2 into driver instance Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[7,12][8]_i_3, which resulted in an inversion of 10 pins
INFO: [Opt 31-1287] Pulled Inverter Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[7,13][8]_i_2 into driver instance Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[7,13][8]_i_3, which resulted in an inversion of 10 pins
INFO: [Opt 31-1287] Pulled Inverter Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[7,14][8]_i_2 into driver instance Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[7,14][8]_i_3, which resulted in an inversion of 10 pins
INFO: [Opt 31-1287] Pulled Inverter Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[7,15][8]_i_2 into driver instance Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[7,15][8]_i_3, which resulted in an inversion of 10 pins
INFO: [Opt 31-1287] Pulled Inverter Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[7,1][8]_i_2 into driver instance Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[7,1][8]_i_4, which resulted in an inversion of 10 pins
INFO: [Opt 31-1287] Pulled Inverter Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[7,2][8]_i_2 into driver instance Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[7,2][8]_i_3, which resulted in an inversion of 10 pins
INFO: [Opt 31-1287] Pulled Inverter Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[7,3][8]_i_2 into driver instance Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[7,3][8]_i_3, which resulted in an inversion of 10 pins
INFO: [Opt 31-1287] Pulled Inverter Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[7,4][8]_i_2 into driver instance Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[7,4][8]_i_3, which resulted in an inversion of 10 pins
INFO: [Opt 31-1287] Pulled Inverter Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[7,5][8]_i_2 into driver instance Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[7,5][8]_i_3, which resulted in an inversion of 10 pins
INFO: [Opt 31-1287] Pulled Inverter Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[7,6][8]_i_2 into driver instance Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[7,6][8]_i_3, which resulted in an inversion of 10 pins
INFO: [Opt 31-1287] Pulled Inverter Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[7,7][8]_i_2 into driver instance Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[7,7][8]_i_3, which resulted in an inversion of 10 pins
INFO: [Opt 31-1287] Pulled Inverter Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[7,8][8]_i_2 into driver instance Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[7,8][8]_i_3, which resulted in an inversion of 10 pins
INFO: [Opt 31-1287] Pulled Inverter Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[7,9][8]_i_2 into driver instance Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[7,9][8]_i_3, which resulted in an inversion of 10 pins
INFO: [Opt 31-1287] Pulled Inverter Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_req_tlp/dwlength_tmp[9]_i_1 into driver instance Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_req_tlp/dwlength_tmp[9]_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter Bd_Inst/TimeCard_i/axi_quad_spi_flash/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 into driver instance Bd_Inst/TimeCard_i/axi_quad_spi_flash/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst//i_, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter Bd_Inst/TimeCard_i/axi_quad_spi_flash/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 into driver instance Bd_Inst/TimeCard_i/axi_quad_spi_flash/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst//i_, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter Bd_Inst/TimeCard_i/clk_wiz_1/inst/mmcm_adv_inst_i_1 into driver instance Bd_Inst/TimeCard_i/TC_ClockDetector_0/U0/ClockRstN_RstOut_INST_0, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter GnssDataOe_EnaReg_i_1 into driver instance GnssDataOe_EnaReg_i_2, which resulted in an inversion of 1 pins
INFO: [Opt 31-138] Pushed 8 inverter(s) to 18 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 159aa995a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2283.930 ; gain = 4.168
INFO: [Opt 31-389] Phase Retarget created 832 cells and removed 1136 cells
INFO: [Opt 31-1021] In phase Retarget, 37 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 2 inverter(s) to 5 load pin(s).
Phase 2 Constant propagation | Checksum: f7af0046

Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2283.930 ; gain = 4.168
INFO: [Opt 31-389] Phase Constant propagation created 701 cells and removed 2494 cells
INFO: [Opt 31-1021] In phase Constant propagation, 246 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 10ce11ec9

Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2283.930 ; gain = 4.168
INFO: [Opt 31-389] Phase Sweep created 4 cells and removed 3539 cells
INFO: [Opt 31-1021] In phase Sweep, 100 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 10ce11ec9

Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 2283.930 ; gain = 4.168
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 10ce11ec9

Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2283.930 ; gain = 4.168
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
INFO: [Opt 31-1287] Pulled Inverter Bd_Inst/TimeCard_i/axi_uart16550_ext/U0/XUART_I_1/UART16550_I_1/rx16550_1/sin_d1_i_1 into driver instance Bd_Inst/TimeCard_i/axi_uart16550_ext/U0/XUART_I_1/UART16550_I_1/rx16550_1/NO_EXTERNAL_XIN.ODDR2_GEN.BAUD_FF_i_1, which resulted in an inversion of 19 pins
INFO: [Opt 31-1287] Pulled Inverter Bd_Inst/TimeCard_i/axi_uart16550_gnss1/U0/XUART_I_1/UART16550_I_1/rx16550_1/sin_d1_i_1 into driver instance Bd_Inst/TimeCard_i/axi_uart16550_gnss1/U0/XUART_I_1/UART16550_I_1/rx16550_1/NO_EXTERNAL_XIN.ODDR2_GEN.BAUD_FF_i_1, which resulted in an inversion of 19 pins
INFO: [Opt 31-1287] Pulled Inverter Bd_Inst/TimeCard_i/axi_uart16550_gnss2/U0/XUART_I_1/UART16550_I_1/rx16550_1/sin_d1_i_1 into driver instance Bd_Inst/TimeCard_i/axi_uart16550_gnss2/U0/XUART_I_1/UART16550_I_1/rx16550_1/NO_EXTERNAL_XIN.ODDR2_GEN.BAUD_FF_i_1, which resulted in an inversion of 19 pins
INFO: [Opt 31-1287] Pulled Inverter Bd_Inst/TimeCard_i/axi_uart16550_mac/U0/XUART_I_1/UART16550_I_1/rx16550_1/sin_d1_i_1 into driver instance Bd_Inst/TimeCard_i/axi_uart16550_mac/U0/XUART_I_1/UART16550_I_1/rx16550_1/NO_EXTERNAL_XIN.ODDR2_GEN.BAUD_FF_i_1, which resulted in an inversion of 19 pins
INFO: [Opt 31-1287] Pulled Inverter Bd_Inst/TimeCard_i/axi_uart16550_reserved/U0/XUART_I_1/UART16550_I_1/rx16550_1/sin_d1_i_1 into driver instance Bd_Inst/TimeCard_i/axi_uart16550_reserved/U0/XUART_I_1/UART16550_I_1/rx16550_1/NO_EXTERNAL_XIN.ODDR2_GEN.BAUD_FF_i_1, which resulted in an inversion of 19 pins
Phase 6 Post Processing Netlist | Checksum: 11e5dbc93

Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2283.930 ; gain = 4.168
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 5 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 34 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             832  |            1136  |                                             37  |
|  Constant propagation         |             701  |            2494  |                                            246  |
|  Sweep                        |               4  |            3539  |                                            100  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               5  |                                             34  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.165 . Memory (MB): peak = 2283.930 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1e472359a

Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 2283.930 ; gain = 4.168

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Power 33-23] Power model is not available for STARTUP_7SERIES_GEN.STARTUP2_7SERIES_inst
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'DummyClk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/Constraints/TimingConstraint.sdc:4]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 2 BRAM(s) out of a total of 25 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 1 WE to EN ports
Number of BRAM Ports augmented: 4 newly gated: 10 Total Ports: 50
Ending PowerOpt Patch Enables Task | Checksum: 15f866cc2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.401 . Memory (MB): peak = 2734.043 ; gain = 0.000
Ending Power Optimization Task | Checksum: 15f866cc2

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 2734.043 ; gain = 450.113

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'DummyClk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/Constraints/TimingConstraint.sdc:4]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 175f65429

Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2734.043 ; gain = 0.000
Ending Final Cleanup Task | Checksum: 175f65429

Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2734.043 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 2734.043 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 175f65429

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 2734.043 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
223 Infos, 81 Warnings, 1 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:45 . Memory (MB): peak = 2734.043 ; gain = 773.434
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'DummyClk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/Constraints/TimingConstraint.sdc:4]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 2734.043 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/impl_1/TimeCardTop_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2734.043 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file TimeCardTop_drc_opted.rpt -pb TimeCardTop_drc_opted.pb -rpx TimeCardTop_drc_opted.rpx
Command: report_drc -file TimeCardTop_drc_opted.rpt -pb TimeCardTop_drc_opted.pb -rpx TimeCardTop_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/impl_1/TimeCardTop_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2734.043 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 22 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 2734.043 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 9e706aba

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 2734.043 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 2734.043 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
WARNING: [Place 30-574] Poor placement for routing between an IO pin and BUFG. This is normally an ERROR but the CLOCK_DEDICATED_ROUTE constraint is set to FALSE allowing your design to continue. The use of this override is highly discouraged as it may lead to very poor timing results. It is recommended that this error condition be corrected in the design.

	SmaIn1_DatIn_IBUF_inst (IBUF.O) is locked to IOB_X0Y83
	Bd_Inst/TimeCard_i/util_ds_buf_0/U0/USE_BUFGCE.GEN_BUFGCE[0].BUFGCE_U (BUFGCTRL.I0) is provisionally placed by clockplacer on BUFGCTRL_X0Y0
Resolution: Poor placement of an IO pin and a BUFG has resulted in the router using a non-dedicated path between the two.  There are several things that could trigger this DRC, each of which can cause unpredictable clock insertion delays that result in poor timing.  This DRC could be caused by any of the following: (a) a clock port was placed on a pin that is not a CCIO-pin (b)the BUFG has not been placed in the same half of the device or SLR as the CCIO-pin (c) a single ended clock has been placed on the N-Side of a differential pair CCIO-pin.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 17aefc5fe

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2734.043 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 179c1ef49

Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 2734.043 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 179c1ef49

Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 2734.043 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 179c1ef49

Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 2734.043 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1415bb3ba

Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 2734.043 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: d8ed65c3

Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 2734.043 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: d8ed65c3

Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 2734.043 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 1603 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 715 nets or LUTs. Breaked 0 LUT, combined 715 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 2734.043 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            715  |                   715  |           0  |           1  |  00:00:01  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            715  |                   715  |           0  |           4  |  00:00:02  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 17ab61aa3

Time (s): cpu = 00:00:49 ; elapsed = 00:01:04 . Memory (MB): peak = 2734.043 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: a9bf0d10

Time (s): cpu = 00:00:50 ; elapsed = 00:01:06 . Memory (MB): peak = 2734.043 ; gain = 0.000
Phase 2 Global Placement | Checksum: a9bf0d10

Time (s): cpu = 00:00:50 ; elapsed = 00:01:06 . Memory (MB): peak = 2734.043 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: f399cbc3

Time (s): cpu = 00:00:52 ; elapsed = 00:01:09 . Memory (MB): peak = 2734.043 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 15b592c0e

Time (s): cpu = 00:00:59 ; elapsed = 00:01:18 . Memory (MB): peak = 2734.043 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 181da0099

Time (s): cpu = 00:00:59 ; elapsed = 00:01:18 . Memory (MB): peak = 2734.043 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1b3c8dc15

Time (s): cpu = 00:00:59 ; elapsed = 00:01:18 . Memory (MB): peak = 2734.043 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: f9065d20

Time (s): cpu = 00:01:12 ; elapsed = 00:01:36 . Memory (MB): peak = 2734.043 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: a3bc2b98

Time (s): cpu = 00:01:14 ; elapsed = 00:01:41 . Memory (MB): peak = 2734.043 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 112e5091e

Time (s): cpu = 00:01:15 ; elapsed = 00:01:41 . Memory (MB): peak = 2734.043 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 112e5091e

Time (s): cpu = 00:01:15 ; elapsed = 00:01:42 . Memory (MB): peak = 2734.043 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'DummyClk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/Constraints/TimingConstraint.sdc:4]
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: b48184ac

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.885 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 18906ab3b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2744.480 ; gain = 0.000
INFO: [Place 46-33] Processed net Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net Bd_Inst/TimeCard_i/TC_AdjustableClock_0/U0/ClockTime_Second_DatReg[31]_i_3_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 3 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 3, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 14046a83a

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2744.480 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: b48184ac

Time (s): cpu = 00:01:31 ; elapsed = 00:02:02 . Memory (MB): peak = 2744.480 ; gain = 10.438

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.885. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: a98988da

Time (s): cpu = 00:01:32 ; elapsed = 00:02:03 . Memory (MB): peak = 2744.480 ; gain = 10.438

Time (s): cpu = 00:01:32 ; elapsed = 00:02:03 . Memory (MB): peak = 2744.480 ; gain = 10.438
Phase 4.1 Post Commit Optimization | Checksum: a98988da

Time (s): cpu = 00:01:32 ; elapsed = 00:02:03 . Memory (MB): peak = 2744.480 ; gain = 10.438

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: a98988da

Time (s): cpu = 00:01:33 ; elapsed = 00:02:04 . Memory (MB): peak = 2744.480 ; gain = 10.438

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                2x2|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: a98988da

Time (s): cpu = 00:01:33 ; elapsed = 00:02:04 . Memory (MB): peak = 2744.480 ; gain = 10.438
Phase 4.3 Placer Reporting | Checksum: a98988da

Time (s): cpu = 00:01:33 ; elapsed = 00:02:04 . Memory (MB): peak = 2744.480 ; gain = 10.438

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 2744.480 ; gain = 0.000

Time (s): cpu = 00:01:33 ; elapsed = 00:02:04 . Memory (MB): peak = 2744.480 ; gain = 10.438
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 6f8cebff

Time (s): cpu = 00:01:33 ; elapsed = 00:02:05 . Memory (MB): peak = 2744.480 ; gain = 10.438
Ending Placer Task | Checksum: 2ec421f0

Time (s): cpu = 00:01:34 ; elapsed = 00:02:05 . Memory (MB): peak = 2744.480 ; gain = 10.438
INFO: [Common 17-83] Releasing license: Implementation
263 Infos, 82 Warnings, 1 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:37 ; elapsed = 00:02:08 . Memory (MB): peak = 2744.480 ; gain = 10.438
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2744.480 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/impl_1/TimeCardTop_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 2744.480 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file TimeCardTop_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.097 . Memory (MB): peak = 2744.480 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file TimeCardTop_utilization_placed.rpt -pb TimeCardTop_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file TimeCardTop_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.197 . Memory (MB): peak = 2744.480 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
272 Infos, 82 Warnings, 1 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2744.480 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2764.133 ; gain = 19.652
INFO: [Common 17-1381] The checkpoint 'C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/impl_1/TimeCardTop_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2764.133 ; gain = 19.652
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 300c2e0 ConstDB: 0 ShapeSum: 2bc35f10 RouteDB: 0
Post Restoration Checksum: NetGraph: 51ae004c NumContArr: 27d78a46 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 79858a92

Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 2882.000 ; gain = 94.016

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 79858a92

Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 2882.000 ; gain = 94.016

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 79858a92

Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 2882.000 ; gain = 94.016
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 15862cb4a

Time (s): cpu = 00:00:51 ; elapsed = 00:00:58 . Memory (MB): peak = 2925.148 ; gain = 137.164
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.927  | TNS=0.000  | WHS=-0.527 | THS=-718.282|


Phase 2.4 Update Timing for Bus Skew

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 1f7a24872

Time (s): cpu = 00:01:09 ; elapsed = 00:01:17 . Memory (MB): peak = 3073.645 ; gain = 285.660
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.927  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.4 Update Timing for Bus Skew | Checksum: 1a6aa4683

Time (s): cpu = 00:01:12 ; elapsed = 00:01:21 . Memory (MB): peak = 3073.645 ; gain = 285.660

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00927014 %
  Global Horizontal Routing Utilization  = 0.00632282 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 61016
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 61013
  Number of Partially Routed Nets     = 3
  Number of Node Overlaps             = 1

Phase 2 Router Initialization | Checksum: 15c08326e

Time (s): cpu = 00:01:12 ; elapsed = 00:01:21 . Memory (MB): peak = 3073.645 ; gain = 285.660

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 15c08326e

Time (s): cpu = 00:01:12 ; elapsed = 00:01:21 . Memory (MB): peak = 3073.645 ; gain = 285.660
Phase 3 Initial Routing | Checksum: 14f229a81

Time (s): cpu = 00:01:20 ; elapsed = 00:01:29 . Memory (MB): peak = 3073.645 ; gain = 285.660

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 5737
 Number of Nodes with overlaps = 409
 Number of Nodes with overlaps = 90
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.836  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 15043477e

Time (s): cpu = 00:01:49 ; elapsed = 00:02:09 . Memory (MB): peak = 3073.645 ; gain = 285.660

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.836  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1a7a9f136

Time (s): cpu = 00:01:52 ; elapsed = 00:02:14 . Memory (MB): peak = 3073.645 ; gain = 285.660

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.836  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 12dd83a28

Time (s): cpu = 00:01:53 ; elapsed = 00:02:16 . Memory (MB): peak = 3073.645 ; gain = 285.660
Phase 4 Rip-up And Reroute | Checksum: 12dd83a28

Time (s): cpu = 00:01:53 ; elapsed = 00:02:16 . Memory (MB): peak = 3073.645 ; gain = 285.660

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 12dd83a28

Time (s): cpu = 00:01:53 ; elapsed = 00:02:16 . Memory (MB): peak = 3073.645 ; gain = 285.660

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 12dd83a28

Time (s): cpu = 00:01:53 ; elapsed = 00:02:16 . Memory (MB): peak = 3073.645 ; gain = 285.660
Phase 5 Delay and Skew Optimization | Checksum: 12dd83a28

Time (s): cpu = 00:01:54 ; elapsed = 00:02:16 . Memory (MB): peak = 3073.645 ; gain = 285.660

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 19c969b4c

Time (s): cpu = 00:01:59 ; elapsed = 00:02:22 . Memory (MB): peak = 3073.645 ; gain = 285.660
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.836  | TNS=0.000  | WHS=0.016  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 127a534e0

Time (s): cpu = 00:01:59 ; elapsed = 00:02:22 . Memory (MB): peak = 3073.645 ; gain = 285.660
Phase 6 Post Hold Fix | Checksum: 127a534e0

Time (s): cpu = 00:01:59 ; elapsed = 00:02:23 . Memory (MB): peak = 3073.645 ; gain = 285.660

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 11.5662 %
  Global Horizontal Routing Utilization  = 14.1739 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 16143de13

Time (s): cpu = 00:02:00 ; elapsed = 00:02:23 . Memory (MB): peak = 3073.645 ; gain = 285.660

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 16143de13

Time (s): cpu = 00:02:00 ; elapsed = 00:02:23 . Memory (MB): peak = 3073.645 ; gain = 285.660

Phase 9 Depositing Routes
INFO: [Route 35-467] Router swapped GT pin Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gtp_common.gtpe2_common_i/GTREFCLK0 to physical pin GTPE2_COMMON_X0Y1/GTREFCLK1
Phase 9 Depositing Routes | Checksum: ed9def3f

Time (s): cpu = 00:02:03 ; elapsed = 00:02:29 . Memory (MB): peak = 3073.645 ; gain = 285.660

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.836  | TNS=0.000  | WHS=0.016  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: ed9def3f

Time (s): cpu = 00:02:09 ; elapsed = 00:02:34 . Memory (MB): peak = 3073.645 ; gain = 285.660
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:09 ; elapsed = 00:02:34 . Memory (MB): peak = 3073.645 ; gain = 285.660

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
290 Infos, 82 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:23 ; elapsed = 00:02:48 . Memory (MB): peak = 3073.645 ; gain = 309.512
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 3073.645 ; gain = 0.000
report_design_analysis: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3073.645 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/impl_1/TimeCardTop_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 3073.645 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file TimeCardTop_drc_routed.rpt -pb TimeCardTop_drc_routed.pb -rpx TimeCardTop_drc_routed.rpx
Command: report_drc -file TimeCardTop_drc_routed.rpt -pb TimeCardTop_drc_routed.pb -rpx TimeCardTop_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/impl_1/TimeCardTop_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 3121.500 ; gain = 47.855
INFO: [runtcl-4] Executing : report_methodology -file TimeCardTop_methodology_drc_routed.rpt -pb TimeCardTop_methodology_drc_routed.pb -rpx TimeCardTop_methodology_drc_routed.rpx
Command: report_methodology -file TimeCardTop_methodology_drc_routed.rpt -pb TimeCardTop_methodology_drc_routed.pb -rpx TimeCardTop_methodology_drc_routed.rpx
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'DummyClk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/Constraints/TimingConstraint.sdc:4]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/impl_1/TimeCardTop_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:29 ; elapsed = 00:00:26 . Memory (MB): peak = 3121.500 ; gain = 0.000
INFO: [runtcl-4] Executing : report_power -file TimeCardTop_power_routed.rpt -pb TimeCardTop_power_summary_routed.pb -rpx TimeCardTop_power_routed.rpx
Command: report_power -file TimeCardTop_power_routed.rpt -pb TimeCardTop_power_summary_routed.pb -rpx TimeCardTop_power_routed.rpx
INFO: [Power 33-23] Power model is not available for STARTUP_7SERIES_GEN.STARTUP2_7SERIES_inst
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'DummyClk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/Constraints/TimingConstraint.sdc:4]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
305 Infos, 83 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:22 ; elapsed = 00:00:21 . Memory (MB): peak = 3159.055 ; gain = 37.555
INFO: [runtcl-4] Executing : report_route_status -file TimeCardTop_route_status.rpt -pb TimeCardTop_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file TimeCardTop_timing_summary_routed.rpt -pb TimeCardTop_timing_summary_routed.pb -rpx TimeCardTop_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
report_timing_summary: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3212.840 ; gain = 53.785
INFO: [runtcl-4] Executing : report_incremental_reuse -file TimeCardTop_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file TimeCardTop_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file TimeCardTop_bus_skew_routed.rpt -pb TimeCardTop_bus_skew_routed.pb -rpx TimeCardTop_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Memdata 28-208] The XPM instance: <Bd_Inst/TimeCard_i/axi_quad_spi_flash/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <Bd_Inst/TimeCard_i/axi_quad_spi_flash>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <Bd_Inst/TimeCard_i/axi_quad_spi_flash/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <Bd_Inst/TimeCard_i/axi_quad_spi_flash>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_write_data_fifo2/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <Bd_Inst/TimeCard_i/axi_pcie_0/inst>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_write_data_fifo/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <Bd_Inst/TimeCard_i/axi_pcie_0/inst>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_wr/comp_write_data_fifo/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <Bd_Inst/TimeCard_i/axi_pcie_0/inst>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_rd/comp_read_data_fifo/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <Bd_Inst/TimeCard_i/axi_pcie_0/inst>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <Bd_Inst/TimeCard_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <Bd_Inst/TimeCard_i/axi_hwicap_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <Bd_Inst/TimeCard_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <Bd_Inst/TimeCard_i/axi_hwicap_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
Command: write_bitstream -force TimeCardTop.bit -bin_file
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer Bd_Inst/SpiFlash_ss_iobuf_0/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC DPIP-1] Input pipelining: DSP Bd_Inst/TimeCard_i/TC_PpsGenerator_0/U0/PulseWidthCounter_CntReg0 input Bd_Inst/TimeCard_i/TC_PpsGenerator_0/U0/PulseWidthCounter_CntReg0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0 input Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__0 input Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__0 input Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__1 input Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__1 input Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__2 input Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__2 input Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__3 input Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__3/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__3 input Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__3/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__4 input Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__4/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__4 input Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__4/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__5 input Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__5/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__5 input Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__5/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__6 input Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__6/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__6 input Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__6/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__7 input Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__7/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__8 input Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__8/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__8 input Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__8/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__9 input Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__9/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__9 input Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__9/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0 input Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__0 input Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__0 input Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__1 input Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__1 input Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__2 input Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__2 input Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__3 input Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__3/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__3 input Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__3/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__4 input Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__4/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__4 input Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__4/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__5 input Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__5/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__5 input Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__5/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__6 input Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__6/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__6 input Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__6/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__7 input Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__7/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__8 input Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__8/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__8 input Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__8/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__9 input Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__9/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__9 input Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__9/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP Bd_Inst/TimeCard_i/TC_PpsGenerator_0/U0/PulseWidthCounter_CntReg0 output Bd_Inst/TimeCard_i/TC_PpsGenerator_0/U0/PulseWidthCounter_CntReg0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__1 output Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__2 output Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__4 output Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__5 output Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__5/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__6 output Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__6/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__7 output Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__7/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__8 output Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__8/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__9 output Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__9/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__1 output Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__2 output Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__4 output Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__5 output Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__5/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__6 output Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__6/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__7 output Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__7/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__8 output Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__8/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__9 output Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__9/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__1 multiplier stage Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__2 multiplier stage Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__4 multiplier stage Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__5 multiplier stage Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__5/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__6 multiplier stage Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__6/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__7 multiplier stage Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__7/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__8 multiplier stage Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__8/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__9 multiplier stage Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__9/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__1 multiplier stage Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__2 multiplier stage Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__4 multiplier stage Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__5 multiplier stage Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__5/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__6 multiplier stage Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__6/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__7 multiplier stage Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__7/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__8 multiplier stage Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__8/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__9 multiplier stage Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__9/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPREG-4] DSP48E1_PregDynOpmodeZmuxP:: The DSP48E1 cell Bd_Inst/TimeCard_i/TC_PpsGenerator_0/U0/PulseWidthCounter_CntReg0 with the given dynamic OPMODE[6:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell Bd_Inst/TimeCard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin Bd_Inst/TimeCard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A2)+((~A2)*(~A6)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell Bd_Inst/TimeCard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin Bd_Inst/TimeCard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A4)+((~A4)*(~A3)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A5' of cell Bd_Inst/TimeCard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin Bd_Inst/TimeCard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A6)+((~A6)*(~A3)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC RBOR-1] RAMB output registers: RAMB Bd_Inst/TimeCard_i/TC_ConfMaster_0/U0/RomRead_DatReg_reg_0 output DOA (4) DOB (36) is connected to asynchronous registers, if you use synchronous controls you will get better results both in area and delay (RAMB has synchronous registers built in).
WARNING: [DRC RBOR-1] RAMB output registers: RAMB Bd_Inst/TimeCard_i/TC_ConfMaster_0/U0/RomRead_DatReg_reg_1 output DOA (24) is connected to asynchronous registers, if you use synchronous controls you will get better results both in area and delay (RAMB has synchronous registers built in).
WARNING: [DRC RBOR-1] RAMB output registers: RAMB Bd_Inst/TimeCard_i/TC_DummyAxiSlave_0/U0/Memory_Ram_reg output DOA (32) is connected to asynchronous registers, if you use synchronous controls you will get better results both in area and delay (RAMB has synchronous registers built in).
WARNING: [DRC RBOR-1] RAMB output registers: RAMB Bd_Inst/TimeCard_i/TC_DummyAxiSlave_1/U0/Memory_Ram_reg output DOA (32) is connected to asynchronous registers, if you use synchronous controls you will get better results both in area and delay (RAMB has synchronous registers built in).
WARNING: [DRC RBOR-1] RAMB output registers: RAMB Bd_Inst/TimeCard_i/TC_DummyAxiSlave_2/U0/Memory_Ram_reg output DOA (32) is connected to asynchronous registers, if you use synchronous controls you will get better results both in area and delay (RAMB has synchronous registers built in).
WARNING: [DRC RBOR-1] RAMB output registers: RAMB Bd_Inst/TimeCard_i/TC_DummyAxiSlave_3/U0/Memory_Ram_reg output DOA (32) is connected to asynchronous registers, if you use synchronous controls you will get better results both in area and delay (RAMB has synchronous registers built in).
WARNING: [DRC RBOR-1] RAMB output registers: RAMB Bd_Inst/TimeCard_i/TC_DummyAxiSlave_4/U0/Memory_Ram_reg output DOA (32) is connected to asynchronous registers, if you use synchronous controls you will get better results both in area and delay (RAMB has synchronous registers built in).
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 Bd_Inst/TimeCard_i/TC_ConfMaster_0/U0/RomRead_DatReg_reg_0 has an input control pin Bd_Inst/TimeCard_i/TC_ConfMaster_0/U0/RomRead_DatReg_reg_0/ADDRARDADDR[5] (net: Bd_Inst/TimeCard_i/TC_ConfMaster_0/U0/ConfigIndex_CntReg_reg[0]) which is driven by a register (Bd_Inst/TimeCard_i/TC_ConfMaster_0/U0/ConfigIndex_CntReg_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 Bd_Inst/TimeCard_i/TC_ConfMaster_0/U0/RomRead_DatReg_reg_0 has an input control pin Bd_Inst/TimeCard_i/TC_ConfMaster_0/U0/RomRead_DatReg_reg_0/ADDRARDADDR[6] (net: Bd_Inst/TimeCard_i/TC_ConfMaster_0/U0/ConfigIndex_CntReg_reg[1]) which is driven by a register (Bd_Inst/TimeCard_i/TC_ConfMaster_0/U0/ConfigIndex_CntReg_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 Bd_Inst/TimeCard_i/TC_ConfMaster_0/U0/RomRead_DatReg_reg_0 has an input control pin Bd_Inst/TimeCard_i/TC_ConfMaster_0/U0/RomRead_DatReg_reg_0/ADDRARDADDR[7] (net: Bd_Inst/TimeCard_i/TC_ConfMaster_0/U0/ConfigIndex_CntReg_reg[2]) which is driven by a register (Bd_Inst/TimeCard_i/TC_ConfMaster_0/U0/ConfigIndex_CntReg_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 Bd_Inst/TimeCard_i/TC_ConfMaster_0/U0/RomRead_DatReg_reg_0 has an input control pin Bd_Inst/TimeCard_i/TC_ConfMaster_0/U0/RomRead_DatReg_reg_0/ADDRARDADDR[8] (net: Bd_Inst/TimeCard_i/TC_ConfMaster_0/U0/ConfigIndex_CntReg_reg[3]) which is driven by a register (Bd_Inst/TimeCard_i/TC_ConfMaster_0/U0/ConfigIndex_CntReg_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 Bd_Inst/TimeCard_i/TC_ConfMaster_0/U0/RomRead_DatReg_reg_0 has an input control pin Bd_Inst/TimeCard_i/TC_ConfMaster_0/U0/RomRead_DatReg_reg_0/ADDRARDADDR[9] (net: Bd_Inst/TimeCard_i/TC_ConfMaster_0/U0/ConfigIndex_CntReg_reg[4]) which is driven by a register (Bd_Inst/TimeCard_i/TC_ConfMaster_0/U0/ConfigIndex_CntReg_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 Bd_Inst/TimeCard_i/TC_ConfMaster_0/U0/RomRead_DatReg_reg_0 has an input control pin Bd_Inst/TimeCard_i/TC_ConfMaster_0/U0/RomRead_DatReg_reg_0/ADDRBWRADDR[5] (net: Bd_Inst/TimeCard_i/TC_ConfMaster_0/U0/ConfigIndex_CntReg_reg[0]) which is driven by a register (Bd_Inst/TimeCard_i/TC_ConfMaster_0/U0/ConfigIndex_CntReg_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 Bd_Inst/TimeCard_i/TC_ConfMaster_0/U0/RomRead_DatReg_reg_0 has an input control pin Bd_Inst/TimeCard_i/TC_ConfMaster_0/U0/RomRead_DatReg_reg_0/ADDRBWRADDR[6] (net: Bd_Inst/TimeCard_i/TC_ConfMaster_0/U0/ConfigIndex_CntReg_reg[1]) which is driven by a register (Bd_Inst/TimeCard_i/TC_ConfMaster_0/U0/ConfigIndex_CntReg_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 Bd_Inst/TimeCard_i/TC_ConfMaster_0/U0/RomRead_DatReg_reg_0 has an input control pin Bd_Inst/TimeCard_i/TC_ConfMaster_0/U0/RomRead_DatReg_reg_0/ADDRBWRADDR[7] (net: Bd_Inst/TimeCard_i/TC_ConfMaster_0/U0/ConfigIndex_CntReg_reg[2]) which is driven by a register (Bd_Inst/TimeCard_i/TC_ConfMaster_0/U0/ConfigIndex_CntReg_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 Bd_Inst/TimeCard_i/TC_ConfMaster_0/U0/RomRead_DatReg_reg_0 has an input control pin Bd_Inst/TimeCard_i/TC_ConfMaster_0/U0/RomRead_DatReg_reg_0/ADDRBWRADDR[8] (net: Bd_Inst/TimeCard_i/TC_ConfMaster_0/U0/ConfigIndex_CntReg_reg[3]) which is driven by a register (Bd_Inst/TimeCard_i/TC_ConfMaster_0/U0/ConfigIndex_CntReg_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 Bd_Inst/TimeCard_i/TC_ConfMaster_0/U0/RomRead_DatReg_reg_0 has an input control pin Bd_Inst/TimeCard_i/TC_ConfMaster_0/U0/RomRead_DatReg_reg_0/ADDRBWRADDR[9] (net: Bd_Inst/TimeCard_i/TC_ConfMaster_0/U0/ConfigIndex_CntReg_reg[4]) which is driven by a register (Bd_Inst/TimeCard_i/TC_ConfMaster_0/U0/ConfigIndex_CntReg_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 Bd_Inst/TimeCard_i/TC_ConfMaster_0/U0/RomRead_DatReg_reg_1 has an input control pin Bd_Inst/TimeCard_i/TC_ConfMaster_0/U0/RomRead_DatReg_reg_1/ADDRARDADDR[5] (net: Bd_Inst/TimeCard_i/TC_ConfMaster_0/U0/ConfigIndex_CntReg_reg[0]) which is driven by a register (Bd_Inst/TimeCard_i/TC_ConfMaster_0/U0/ConfigIndex_CntReg_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 Bd_Inst/TimeCard_i/TC_ConfMaster_0/U0/RomRead_DatReg_reg_1 has an input control pin Bd_Inst/TimeCard_i/TC_ConfMaster_0/U0/RomRead_DatReg_reg_1/ADDRARDADDR[6] (net: Bd_Inst/TimeCard_i/TC_ConfMaster_0/U0/ConfigIndex_CntReg_reg[1]) which is driven by a register (Bd_Inst/TimeCard_i/TC_ConfMaster_0/U0/ConfigIndex_CntReg_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 Bd_Inst/TimeCard_i/TC_ConfMaster_0/U0/RomRead_DatReg_reg_1 has an input control pin Bd_Inst/TimeCard_i/TC_ConfMaster_0/U0/RomRead_DatReg_reg_1/ADDRARDADDR[7] (net: Bd_Inst/TimeCard_i/TC_ConfMaster_0/U0/ConfigIndex_CntReg_reg[2]) which is driven by a register (Bd_Inst/TimeCard_i/TC_ConfMaster_0/U0/ConfigIndex_CntReg_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 Bd_Inst/TimeCard_i/TC_ConfMaster_0/U0/RomRead_DatReg_reg_1 has an input control pin Bd_Inst/TimeCard_i/TC_ConfMaster_0/U0/RomRead_DatReg_reg_1/ADDRARDADDR[8] (net: Bd_Inst/TimeCard_i/TC_ConfMaster_0/U0/ConfigIndex_CntReg_reg[3]) which is driven by a register (Bd_Inst/TimeCard_i/TC_ConfMaster_0/U0/ConfigIndex_CntReg_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 Bd_Inst/TimeCard_i/TC_ConfMaster_0/U0/RomRead_DatReg_reg_1 has an input control pin Bd_Inst/TimeCard_i/TC_ConfMaster_0/U0/RomRead_DatReg_reg_1/ADDRARDADDR[9] (net: Bd_Inst/TimeCard_i/TC_ConfMaster_0/U0/ConfigIndex_CntReg_reg[4]) which is driven by a register (Bd_Inst/TimeCard_i/TC_ConfMaster_0/U0/ConfigIndex_CntReg_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 Bd_Inst/TimeCard_i/TC_ConfMaster_0/U0/RomRead_DatReg_reg_1 has an input control pin Bd_Inst/TimeCard_i/TC_ConfMaster_0/U0/RomRead_DatReg_reg_1/ADDRBWRADDR[5] (net: Bd_Inst/TimeCard_i/TC_ConfMaster_0/U0/ConfigIndex_CntReg_reg[0]) which is driven by a register (Bd_Inst/TimeCard_i/TC_ConfMaster_0/U0/ConfigIndex_CntReg_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 Bd_Inst/TimeCard_i/TC_ConfMaster_0/U0/RomRead_DatReg_reg_1 has an input control pin Bd_Inst/TimeCard_i/TC_ConfMaster_0/U0/RomRead_DatReg_reg_1/ADDRBWRADDR[6] (net: Bd_Inst/TimeCard_i/TC_ConfMaster_0/U0/ConfigIndex_CntReg_reg[1]) which is driven by a register (Bd_Inst/TimeCard_i/TC_ConfMaster_0/U0/ConfigIndex_CntReg_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 Bd_Inst/TimeCard_i/TC_ConfMaster_0/U0/RomRead_DatReg_reg_1 has an input control pin Bd_Inst/TimeCard_i/TC_ConfMaster_0/U0/RomRead_DatReg_reg_1/ADDRBWRADDR[7] (net: Bd_Inst/TimeCard_i/TC_ConfMaster_0/U0/ConfigIndex_CntReg_reg[2]) which is driven by a register (Bd_Inst/TimeCard_i/TC_ConfMaster_0/U0/ConfigIndex_CntReg_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 Bd_Inst/TimeCard_i/TC_ConfMaster_0/U0/RomRead_DatReg_reg_1 has an input control pin Bd_Inst/TimeCard_i/TC_ConfMaster_0/U0/RomRead_DatReg_reg_1/ADDRBWRADDR[8] (net: Bd_Inst/TimeCard_i/TC_ConfMaster_0/U0/ConfigIndex_CntReg_reg[3]) which is driven by a register (Bd_Inst/TimeCard_i/TC_ConfMaster_0/U0/ConfigIndex_CntReg_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 Bd_Inst/TimeCard_i/TC_ConfMaster_0/U0/RomRead_DatReg_reg_1 has an input control pin Bd_Inst/TimeCard_i/TC_ConfMaster_0/U0/RomRead_DatReg_reg_1/ADDRBWRADDR[9] (net: Bd_Inst/TimeCard_i/TC_ConfMaster_0/U0/ConfigIndex_CntReg_reg[4]) which is driven by a register (Bd_Inst/TimeCard_i/TC_ConfMaster_0/U0/ConfigIndex_CntReg_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC RTSTAT-10] No routable loads: 33 net(s) have no routable loads. The problem bus(es) and/or net(s) are Bd_Inst/TimeCard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, Bd_Inst/TimeCard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, Bd_Inst/TimeCard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, Bd_Inst/TimeCard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], Bd_Inst/TimeCard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], Bd_Inst/TimeCard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], Bd_Inst/TimeCard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2:0], Bd_Inst/TimeCard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2:0], Bd_Inst/TimeCard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2:0], Bd_Inst/TimeCard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, Bd_Inst/TimeCard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, Bd_Inst/TimeCard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, Bd_Inst/TimeCard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, Bd_Inst/TimeCard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, Bd_Inst/TimeCard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i... and (the first 15 of 21 listed).
INFO: [DRC REQP-165] writefirst: Synchronous clocking is detected for BRAM (Bd_Inst/TimeCard_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-165] writefirst: Synchronous clocking is detected for BRAM (Bd_Inst/TimeCard_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-181] writefirst: Synchronous clocking is detected for BRAM (Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_wr/comp_write_data_fifo/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-181] writefirst: Synchronous clocking is detected for BRAM (Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_write_data_fifo/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-181] writefirst: Synchronous clocking is detected for BRAM (Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_write_data_fifo2/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 109 Warnings, 5 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 7367456 bits.
Writing bitstream ./TimeCardTop.bit...
Writing bitstream ./TimeCardTop.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
25 Infos, 109 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:40 ; elapsed = 00:00:38 . Memory (MB): peak = 3707.703 ; gain = 476.816
INFO: [Common 17-206] Exiting Vivado at Sat Sep 27 20:14:37 2025...
