#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Fri Dec 15 07:09:41 2023
# Process ID: 4500
# Current directory: C:/Verilog/vivado/project_2/project_2.runs/synth_1
# Command line: vivado.exe -log segment_driver.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source segment_driver.tcl
# Log file: C:/Verilog/vivado/project_2/project_2.runs/synth_1/segment_driver.vds
# Journal file: C:/Verilog/vivado/project_2/project_2.runs/synth_1\vivado.jou
# Running On: DESKTOP-8E50U61, OS: Windows, CPU Frequency: 2592 MHz, CPU Physical cores: 2, Host memory: 17089 MB
#-----------------------------------------------------------
source segment_driver.tcl -notrace
create_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 445.125 ; gain = 162.805
Command: read_checkpoint -auto_incremental -incremental C:/Verilog/vivado/project_2/project_2.srcs/utils_1/imports/synth_1/tb_calculator.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Verilog/vivado/project_2/project_2.srcs/utils_1/imports/synth_1/tb_calculator.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top segment_driver -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 25756
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 884.750 ; gain = 408.195
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'segment_driver' [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/keypad_driver.v:1]
WARNING: [Synth 8-6090] variable 'segment' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/keypad_driver.v:59]
WARNING: [Synth 8-6090] variable 'segment' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/keypad_driver.v:60]
WARNING: [Synth 8-6090] variable 'segment' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/keypad_driver.v:61]
WARNING: [Synth 8-6090] variable 'segment' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/keypad_driver.v:62]
WARNING: [Synth 8-6090] variable 'segment' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/keypad_driver.v:63]
WARNING: [Synth 8-6090] variable 'segment' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/keypad_driver.v:64]
WARNING: [Synth 8-6090] variable 'segment' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/keypad_driver.v:68]
WARNING: [Synth 8-6090] variable 'segment' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/keypad_driver.v:69]
WARNING: [Synth 8-6090] variable 'segment' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/keypad_driver.v:70]
WARNING: [Synth 8-6090] variable 'segment' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/keypad_driver.v:71]
WARNING: [Synth 8-6090] variable 'segment' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/keypad_driver.v:72]
WARNING: [Synth 8-6090] variable 'segment' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/keypad_driver.v:73]
WARNING: [Synth 8-6090] variable 'segment' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/keypad_driver.v:77]
WARNING: [Synth 8-6090] variable 'segment' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/keypad_driver.v:78]
WARNING: [Synth 8-6090] variable 'segment' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/keypad_driver.v:79]
WARNING: [Synth 8-6090] variable 'segment' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/keypad_driver.v:80]
WARNING: [Synth 8-6090] variable 'segment' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/keypad_driver.v:81]
WARNING: [Synth 8-6090] variable 'segment' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/keypad_driver.v:82]
WARNING: [Synth 8-6090] variable 'segment' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/keypad_driver.v:86]
WARNING: [Synth 8-6090] variable 'segment' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/keypad_driver.v:87]
WARNING: [Synth 8-6090] variable 'segment' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/keypad_driver.v:88]
WARNING: [Synth 8-6090] variable 'segment' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/keypad_driver.v:89]
WARNING: [Synth 8-6090] variable 'segment' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/keypad_driver.v:90]
WARNING: [Synth 8-6090] variable 'segment' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/keypad_driver.v:91]
WARNING: [Synth 8-6090] variable 'segment' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/keypad_driver.v:95]
WARNING: [Synth 8-6090] variable 'segment' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/keypad_driver.v:96]
WARNING: [Synth 8-6090] variable 'segment' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/keypad_driver.v:97]
WARNING: [Synth 8-6090] variable 'segment' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/keypad_driver.v:98]
WARNING: [Synth 8-6090] variable 'segment' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/keypad_driver.v:99]
WARNING: [Synth 8-6090] variable 'segment' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/keypad_driver.v:100]
WARNING: [Synth 8-6090] variable 'segment' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/keypad_driver.v:104]
WARNING: [Synth 8-6090] variable 'segment' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/keypad_driver.v:105]
WARNING: [Synth 8-6090] variable 'segment' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/keypad_driver.v:106]
WARNING: [Synth 8-6090] variable 'segment' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/keypad_driver.v:107]
WARNING: [Synth 8-6090] variable 'segment' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/keypad_driver.v:108]
WARNING: [Synth 8-6090] variable 'segment' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/keypad_driver.v:109]
WARNING: [Synth 8-6090] variable 'segment' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/keypad_driver.v:113]
WARNING: [Synth 8-6090] variable 'segment' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/keypad_driver.v:114]
WARNING: [Synth 8-6090] variable 'segment' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/keypad_driver.v:115]
WARNING: [Synth 8-6090] variable 'segment' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/keypad_driver.v:116]
WARNING: [Synth 8-6090] variable 'segment' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/keypad_driver.v:117]
WARNING: [Synth 8-6090] variable 'segment' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/keypad_driver.v:118]
WARNING: [Synth 8-6090] variable 'signBit' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/keypad_driver.v:121]
WARNING: [Synth 8-6090] variable 'temp' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/keypad_driver.v:125]
WARNING: [Synth 8-6090] variable 'data' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/keypad_driver.v:126]
ERROR: [Synth 8-36] 'break' is not declared [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/keypad_driver.v:128]
ERROR: [Synth 8-6156] failed synthesizing module 'segment_driver' [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/keypad_driver.v:1]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 975.281 ; gain = 498.727
---------------------------------------------------------------------------------
synthesize failed
INFO: [Common 17-83] Releasing license: Synthesis
8 Infos, 45 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Vivado Synthesis failed
INFO: [Common 17-206] Exiting Vivado at Fri Dec 15 07:10:14 2023...
