v 20111231 2
C 40000 40000 0 0 0 Noqsi-title-B.sym
{
T 50000 40500 5 10 1 1 0 0 1
date=?
T 53900 40500 5 10 1 1 0 0 1
rev=0.0
T 53900 40200 5 10 1 1 0 0 1
auth=jpd
T 53200 40900 5 14 1 1 0 4 1
title=TITLE
T 50500 40200 5 10 1 1 0 0 1
page=1
T 51900 40200 5 10 1 1 0 0 1
pages=1
}
C 46700 45400 1 0 0 Modulator.sym
{
T 47100 46300 5 10 1 1 0 1 1
device=Modulator
T 46900 47100 5 10 1 1 0 0 1
refdes=Xut
}
C 43000 46200 1 0 0 InverterX.sym
{
T 43200 46900 5 10 1 1 0 0 1
refdes=Xvm
}
N 43000 47300 44100 47300 4
{
T 43400 47400 5 10 1 1 0 0 1
netname=vm
}
N 43000 47300 43000 46500 4
N 44100 46500 46700 46500 4
N 46700 46500 46700 47700 4
N 46700 47700 48200 47700 4
N 48200 47700 48200 47200 4
C 47200 47200 1 0 0 Vdd1.sym
C 47900 47500 1 180 0 Vss1.sym
C 47400 43500 1 0 0 vpulse-1.sym
{
T 48100 44150 5 10 1 1 0 0 1
refdes=Vclk
T 48100 43950 5 10 1 1 0 0 1
value=pulse 0 3.3 0 0.2n 0.2n 9.8n 20n
}
C 47600 43200 1 0 0 Vss1.sym
N 47700 44700 47700 45400 4
C 50900 43500 1 0 0 vpulse-1.sym
{
T 51600 44150 5 10 1 1 0 0 1
refdes=Vr
T 51600 43950 5 10 1 1 0 0 1
value=pulse 3.3 0 20n 0.2n 1 1
}
C 51100 43200 1 0 0 Vss1.sym
N 51200 44700 51200 45000 4
N 51200 45000 47300 45000 4
{
T 48800 45100 5 10 1 1 0 0 1
netname=r
}
N 48200 45000 48200 45400 4
N 48700 46300 49400 46300 4
{
T 49600 46300 5 10 1 1 0 0 1
netname=out
}
C 43600 44700 1 0 0 vdc-1.sym
{
T 44300 45350 5 10 1 1 0 0 1
refdes=Vref
T 44300 45150 5 10 1 1 0 0 1
value=DC 1.2V
}
N 44100 47300 44100 46500 4
C 44800 45400 1 0 0 UnBal.sym
{
T 45200 45900 5 10 1 1 0 1 1
device=UnBal
T 45400 46200 5 10 1 1 0 0 1
refdes=Xr
}
N 45900 46100 46700 46100 4
{
T 46100 46100 5 10 1 1 0 0 1
netname=Rp
}
N 45900 45700 46700 45700 4
{
T 46200 45800 5 10 1 1 0 0 1
netname=Rm
}
N 46700 45700 46700 45800 4
C 47300 44700 1 0 1 INV1P-1.sym
{
T 46900 45300 5 10 1 1 0 6 1
refdes=Xi
T 46500 45400 5 10 0 0 0 6 1
symversion=1.0
}
N 46200 45000 45300 45000 4
{
T 45700 45100 5 10 1 1 0 0 1
netname=rbar
}
N 45300 45000 45300 45400 4
N 44800 45900 43900 45900 4
C 43800 44400 1 0 0 Vss.sym
