

================================================================
== Synthesis Summary Report of 'deQAM'
================================================================
+ General Information: 
    * Date:           Mon Dec  5 17:17:10 2022
    * Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
    * Project:        qam
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xck26-sfvc784-2LV-c
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-----------------------------------------------+------+-------+---------+--------+----------+---------+------+----------+------+---------+-----------+------------+-----+
    |                    Modules                    | Issue|       | Latency | Latency| Iteration|         | Trip |          |      |         |           |            |     |
    |                    & Loops                    | Type | Slack | (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined| BRAM |   DSP   |     FF    |     LUT    | URAM|
    +-----------------------------------------------+------+-------+---------+--------+----------+---------+------+----------+------+---------+-----------+------------+-----+
    |+ deQAM                                        |     -|   0.48|        -|       -|         -|        -|     -|        no|     -|  3 (~0%)|  791 (~0%)|  1169 (~0%)|    -|
    | + grp_deQAM_Pipeline_VITIS_LOOP_33_1_fu_206   |     -|  13.50|        -|       -|         -|        -|     -|        no|     -|        -|  186 (~0%)|    70 (~0%)|    -|
    |  o VITIS_LOOP_33_1                            |     -|  14.60|        -|       -|         2|        1|     -|       yes|     -|        -|          -|           -|    -|
    | + grp_deQAM_Pipeline_VITIS_LOOP_77_3_fu_241   |     -|   2.15|        -|       -|         -|        -|     -|        no|     -|        -|   84 (~0%)|   142 (~0%)|    -|
    |  o VITIS_LOOP_77_3                            |    II|  14.60|        -|       -|         3|        3|     -|       yes|     -|        -|          -|           -|    -|
    | + grp_deQAM_Pipeline_VITIS_LOOP_95_4_fu_251   |     -|   2.15|        -|       -|         -|        -|     -|        no|     -|        -|   84 (~0%)|   142 (~0%)|    -|
    |  o VITIS_LOOP_95_4                            |    II|  14.60|        -|       -|         3|        3|     -|       yes|     -|        -|          -|           -|    -|
    | + grp_deQAM_Pipeline_VITIS_LOOP_129_6_fu_261  |     -|  12.98|        4|  80.000|         -|        4|     -|        no|     -|        -|    8 (~0%)|    93 (~0%)|    -|
    |  o VITIS_LOOP_129_6                           |     -|  14.60|        2|  40.000|         1|        1|     2|       yes|     -|        -|          -|           -|    -|
    | + grp_deQAM_Pipeline_VITIS_LOOP_105_5_fu_268  |     -|  12.89|        4|  80.000|         -|        4|     -|        no|     -|        -|    8 (~0%)|   167 (~0%)|    -|
    |  o VITIS_LOOP_105_5                           |     -|  14.60|        2|  40.000|         1|        1|     2|       yes|     -|        -|          -|           -|    -|
    | o VITIS_LOOP_61_2                             |     -|  14.60|        -|       -|        10|        -|     -|        no|     -|        -|          -|           -|    -|
    +-----------------------------------------------+------+-------+---------+--------+----------+---------+------+----------+------+---------+-----------+------------+-----+


================================================================
== HW Interfaces
================================================================
* AXIS
+-----------+---------------+-------+-------+-----+-------+-------+--------+-------+-------+--------+
| Interface | Register Mode | TDATA | TDEST | TID | TKEEP | TLAST | TREADY | TSTRB | TUSER | TVALID |
+-----------+---------------+-------+-------+-----+-------+-------+--------+-------+-------+--------+
| data_in   | both          | 64    | 1     | 1   | 8     | 1     | 1      | 8     | 1     | 1      |
| data_out  | both          | 64    | 1     | 1   | 8     | 1     | 1      | 8     | 1     | 1      |
+-----------+---------------+-------+-------+-----+-------+-------+--------+-------+-------+--------+

* TOP LEVEL CONTROL
+-----------+--------------+----------+
| Interface | Type         | Ports    |
+-----------+--------------+----------+
| ap_clk    | clock        | ap_clk   |
| ap_rst_n  | reset        | ap_rst_n |
| ap_ctrl   | ap_ctrl_none |          |
+-----------+--------------+----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+---------------------------------------------+
| Argument | Direction | Datatype                                    |
+----------+-----------+---------------------------------------------+
| data_in  | in        | stream<hls::axis<ap_uint<64>, 1, 1, 1>, 0>& |
| data_out | out       | stream<hls::axis<ap_uint<64>, 1, 1, 1>, 0>& |
+----------+-----------+---------------------------------------------+

* SW-to-HW Mapping
+----------+----------+-----------+
| Argument | HW Name  | HW Type   |
+----------+----------+-----------+
| data_in  | data_in  | interface |
| data_out | data_out | interface |
+----------+----------+-----------+


================================================================
== M_AXI Burst Information
================================================================

