# SUTD-50.002-Full adder tester

### Team members
- Jason Julian
- Lim Ying Jie
- Joshua Lim


The FPGA emulates a mojo and shows the expected results on the clear LED screen.

It takes in inputs from the adder circuit, detects the voltage and determines whether the adder is working properly by comparing to the boolean expression of an optimal full adder

