Running: E:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o C:/Users/yang/Desktop/ForJiZu/CPU_8Ins/mips_test_isim_beh.exe -prj C:/Users/yang/Desktop/ForJiZu/CPU_8Ins/mips_test_beh.prj work.mips_test work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/yang/Desktop/ForJiZu/CPU_8Ins/NPC.v" into library work
Analyzing Verilog file "C:/Users/yang/Desktop/ForJiZu/CPU_8Ins/Mux.v" into library work
Analyzing Verilog file "C:/Users/yang/Desktop/ForJiZu/CPU_8Ins/IFU.v" into library work
Analyzing Verilog file "C:/Users/yang/Desktop/ForJiZu/CPU_8Ins/GRF.v" into library work
Analyzing Verilog file "C:/Users/yang/Desktop/ForJiZu/CPU_8Ins/Extender.v" into library work
Analyzing Verilog file "C:/Users/yang/Desktop/ForJiZu/CPU_8Ins/DM.v" into library work
Analyzing Verilog file "C:/Users/yang/Desktop/ForJiZu/CPU_8Ins/ALU.v" into library work
Analyzing Verilog file "C:/Users/yang/Desktop/ForJiZu/CPU_8Ins/DataPath.v" into library work
Analyzing Verilog file "C:/Users/yang/Desktop/ForJiZu/CPU_8Ins/Controller.v" into library work
Analyzing Verilog file "C:/Users/yang/Desktop/ForJiZu/CPU_8Ins/mips.v" into library work
Analyzing Verilog file "C:/Users/yang/Desktop/ForJiZu/CPU_8Ins/mips_test.v" into library work
Analyzing Verilog file "E:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "C:/Users/yang/Desktop/ForJiZu/CPU_8Ins/DataPath.v" Line 189: Port AlessB is not connected to this instance
Completed static elaboration
Compiling module Controller
Compiling module ALU
Compiling module DM
Compiling module GRF
Compiling module IFU
Compiling module Extender
Compiling module NPC
Compiling module Mux_1bit
Compiling module DataPath
Compiling module mips
Compiling module mips_test
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 5 sub-compilation(s) to finish...
WARNING:Simulator - Unable to copy libPortabilityNOSH.dll to the simulation executable directory: boost::filesystem::copy_file: 系统找不到指定的路径。, "isim\mips_test_isim_beh.exe.sim\libPortability.dll".
Compiled 12 Verilog Units
Built simulation executable C:/Users/yang/Desktop/ForJiZu/CPU_8Ins/mips_test_isim_beh.exe
Fuse Memory Usage: 27544 KB
Fuse CPU Usage: 671 ms
