ARM GAS  C:\Users\shevi\AppData\Local\Temp\ccOEVTjV.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m3
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.file	"UART_1.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.global	UART_1_initVar
  19              		.bss
  20              		.type	UART_1_initVar, %object
  21              		.size	UART_1_initVar, 1
  22              	UART_1_initVar:
  23 0000 00       		.space	1
  24              		.global	UART_1_errorStatus
  25              		.type	UART_1_errorStatus, %object
  26              		.size	UART_1_errorStatus, 1
  27              	UART_1_errorStatus:
  28 0001 00       		.space	1
  29              		.comm	UART_1_rxBuffer,1024,4
  30              		.global	UART_1_rxBufferRead
  31              		.align	1
  32              		.type	UART_1_rxBufferRead, %object
  33              		.size	UART_1_rxBufferRead, 2
  34              	UART_1_rxBufferRead:
  35 0002 0000     		.space	2
  36              		.global	UART_1_rxBufferWrite
  37              		.align	1
  38              		.type	UART_1_rxBufferWrite, %object
  39              		.size	UART_1_rxBufferWrite, 2
  40              	UART_1_rxBufferWrite:
  41 0004 0000     		.space	2
  42              		.global	UART_1_rxBufferLoopDetect
  43              		.type	UART_1_rxBufferLoopDetect, %object
  44              		.size	UART_1_rxBufferLoopDetect, 1
  45              	UART_1_rxBufferLoopDetect:
  46 0006 00       		.space	1
  47              		.global	UART_1_rxBufferOverflow
  48              		.type	UART_1_rxBufferOverflow, %object
  49              		.size	UART_1_rxBufferOverflow, 1
  50              	UART_1_rxBufferOverflow:
  51 0007 00       		.space	1
  52              		.section	.text.UART_1_Start,"ax",%progbits
  53              		.align	2
  54              		.global	UART_1_Start
  55              		.thumb
  56              		.thumb_func
  57              		.type	UART_1_Start, %function
ARM GAS  C:\Users\shevi\AppData\Local\Temp\ccOEVTjV.s 			page 2


  58              	UART_1_Start:
  59              	.LFB0:
  60              		.file 1 "Generated_Source\\PSoC5\\UART_1.c"
   1:Generated_Source\PSoC5/UART_1.c **** /*******************************************************************************
   2:Generated_Source\PSoC5/UART_1.c **** * File Name: UART_1.c
   3:Generated_Source\PSoC5/UART_1.c **** * Version 2.50
   4:Generated_Source\PSoC5/UART_1.c **** *
   5:Generated_Source\PSoC5/UART_1.c **** * Description:
   6:Generated_Source\PSoC5/UART_1.c **** *  This file provides all API functionality of the UART component
   7:Generated_Source\PSoC5/UART_1.c **** *
   8:Generated_Source\PSoC5/UART_1.c **** * Note:
   9:Generated_Source\PSoC5/UART_1.c **** *
  10:Generated_Source\PSoC5/UART_1.c **** ********************************************************************************
  11:Generated_Source\PSoC5/UART_1.c **** * Copyright 2008-2015, Cypress Semiconductor Corporation.  All rights reserved.
  12:Generated_Source\PSoC5/UART_1.c **** * You may use this file only in accordance with the license, terms, conditions,
  13:Generated_Source\PSoC5/UART_1.c **** * disclaimers, and limitations in the end user license agreement accompanying
  14:Generated_Source\PSoC5/UART_1.c **** * the software package with which this file was provided.
  15:Generated_Source\PSoC5/UART_1.c **** *******************************************************************************/
  16:Generated_Source\PSoC5/UART_1.c **** 
  17:Generated_Source\PSoC5/UART_1.c **** #include "UART_1.h"
  18:Generated_Source\PSoC5/UART_1.c **** #if (UART_1_INTERNAL_CLOCK_USED)
  19:Generated_Source\PSoC5/UART_1.c ****     #include "UART_1_IntClock.h"
  20:Generated_Source\PSoC5/UART_1.c **** #endif /* End UART_1_INTERNAL_CLOCK_USED */
  21:Generated_Source\PSoC5/UART_1.c **** 
  22:Generated_Source\PSoC5/UART_1.c **** 
  23:Generated_Source\PSoC5/UART_1.c **** /***************************************
  24:Generated_Source\PSoC5/UART_1.c **** * Global data allocation
  25:Generated_Source\PSoC5/UART_1.c **** ***************************************/
  26:Generated_Source\PSoC5/UART_1.c **** 
  27:Generated_Source\PSoC5/UART_1.c **** uint8 UART_1_initVar = 0u;
  28:Generated_Source\PSoC5/UART_1.c **** 
  29:Generated_Source\PSoC5/UART_1.c **** #if (UART_1_TX_INTERRUPT_ENABLED && UART_1_TX_ENABLED)
  30:Generated_Source\PSoC5/UART_1.c ****     volatile uint8 UART_1_txBuffer[UART_1_TX_BUFFER_SIZE];
  31:Generated_Source\PSoC5/UART_1.c ****     volatile uint8 UART_1_txBufferRead = 0u;
  32:Generated_Source\PSoC5/UART_1.c ****     uint8 UART_1_txBufferWrite = 0u;
  33:Generated_Source\PSoC5/UART_1.c **** #endif /* (UART_1_TX_INTERRUPT_ENABLED && UART_1_TX_ENABLED) */
  34:Generated_Source\PSoC5/UART_1.c **** 
  35:Generated_Source\PSoC5/UART_1.c **** #if (UART_1_RX_INTERRUPT_ENABLED && (UART_1_RX_ENABLED || UART_1_HD_ENABLED))
  36:Generated_Source\PSoC5/UART_1.c ****     uint8 UART_1_errorStatus = 0u;
  37:Generated_Source\PSoC5/UART_1.c ****     volatile uint8 UART_1_rxBuffer[UART_1_RX_BUFFER_SIZE];
  38:Generated_Source\PSoC5/UART_1.c ****     volatile uint16 UART_1_rxBufferRead  = 0u;
  39:Generated_Source\PSoC5/UART_1.c ****     volatile uint16 UART_1_rxBufferWrite = 0u;
  40:Generated_Source\PSoC5/UART_1.c ****     volatile uint8 UART_1_rxBufferLoopDetect = 0u;
  41:Generated_Source\PSoC5/UART_1.c ****     volatile uint8 UART_1_rxBufferOverflow   = 0u;
  42:Generated_Source\PSoC5/UART_1.c ****     #if (UART_1_RXHW_ADDRESS_ENABLED)
  43:Generated_Source\PSoC5/UART_1.c ****         volatile uint8 UART_1_rxAddressMode = UART_1_RX_ADDRESS_MODE;
  44:Generated_Source\PSoC5/UART_1.c ****         volatile uint8 UART_1_rxAddressDetected = 0u;
  45:Generated_Source\PSoC5/UART_1.c ****     #endif /* (UART_1_RXHW_ADDRESS_ENABLED) */
  46:Generated_Source\PSoC5/UART_1.c **** #endif /* (UART_1_RX_INTERRUPT_ENABLED && (UART_1_RX_ENABLED || UART_1_HD_ENABLED)) */
  47:Generated_Source\PSoC5/UART_1.c **** 
  48:Generated_Source\PSoC5/UART_1.c **** 
  49:Generated_Source\PSoC5/UART_1.c **** /*******************************************************************************
  50:Generated_Source\PSoC5/UART_1.c **** * Function Name: UART_1_Start
  51:Generated_Source\PSoC5/UART_1.c **** ********************************************************************************
  52:Generated_Source\PSoC5/UART_1.c **** *
  53:Generated_Source\PSoC5/UART_1.c **** * Summary:
  54:Generated_Source\PSoC5/UART_1.c **** *  This is the preferred method to begin component operation.
ARM GAS  C:\Users\shevi\AppData\Local\Temp\ccOEVTjV.s 			page 3


  55:Generated_Source\PSoC5/UART_1.c **** *  UART_1_Start() sets the initVar variable, calls the
  56:Generated_Source\PSoC5/UART_1.c **** *  UART_1_Init() function, and then calls the
  57:Generated_Source\PSoC5/UART_1.c **** *  UART_1_Enable() function.
  58:Generated_Source\PSoC5/UART_1.c **** *
  59:Generated_Source\PSoC5/UART_1.c **** * Parameters:
  60:Generated_Source\PSoC5/UART_1.c **** *  None.
  61:Generated_Source\PSoC5/UART_1.c **** *
  62:Generated_Source\PSoC5/UART_1.c **** * Return:
  63:Generated_Source\PSoC5/UART_1.c **** *  None.
  64:Generated_Source\PSoC5/UART_1.c **** *
  65:Generated_Source\PSoC5/UART_1.c **** * Global variables:
  66:Generated_Source\PSoC5/UART_1.c **** *  The UART_1_intiVar variable is used to indicate initial
  67:Generated_Source\PSoC5/UART_1.c **** *  configuration of this component. The variable is initialized to zero (0u)
  68:Generated_Source\PSoC5/UART_1.c **** *  and set to one (1u) the first time UART_1_Start() is called. This
  69:Generated_Source\PSoC5/UART_1.c **** *  allows for component initialization without re-initialization in all
  70:Generated_Source\PSoC5/UART_1.c **** *  subsequent calls to the UART_1_Start() routine.
  71:Generated_Source\PSoC5/UART_1.c **** *
  72:Generated_Source\PSoC5/UART_1.c **** * Reentrant:
  73:Generated_Source\PSoC5/UART_1.c **** *  No.
  74:Generated_Source\PSoC5/UART_1.c **** *
  75:Generated_Source\PSoC5/UART_1.c **** *******************************************************************************/
  76:Generated_Source\PSoC5/UART_1.c **** void UART_1_Start(void) 
  77:Generated_Source\PSoC5/UART_1.c **** {
  61              		.loc 1 77 0
  62              		.cfi_startproc
  63              		@ args = 0, pretend = 0, frame = 0
  64              		@ frame_needed = 1, uses_anonymous_args = 0
  65 0000 80B5     		push	{r7, lr}
  66              		.cfi_def_cfa_offset 8
  67              		.cfi_offset 7, -8
  68              		.cfi_offset 14, -4
  69 0002 00AF     		add	r7, sp, #0
  70              		.cfi_def_cfa_register 7
  78:Generated_Source\PSoC5/UART_1.c ****     /* If not initialized then initialize all required hardware and software */
  79:Generated_Source\PSoC5/UART_1.c ****     if(UART_1_initVar == 0u)
  71              		.loc 1 79 0
  72 0004 054B     		ldr	r3, .L3
  73 0006 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
  74 0008 002B     		cmp	r3, #0
  75 000a 04D1     		bne	.L2
  80:Generated_Source\PSoC5/UART_1.c ****     {
  81:Generated_Source\PSoC5/UART_1.c ****         UART_1_Init();
  76              		.loc 1 81 0
  77 000c FFF7FEFF 		bl	UART_1_Init
  82:Generated_Source\PSoC5/UART_1.c ****         UART_1_initVar = 1u;
  78              		.loc 1 82 0
  79 0010 024B     		ldr	r3, .L3
  80 0012 0122     		movs	r2, #1
  81 0014 1A70     		strb	r2, [r3]
  82              	.L2:
  83:Generated_Source\PSoC5/UART_1.c ****     }
  84:Generated_Source\PSoC5/UART_1.c **** 
  85:Generated_Source\PSoC5/UART_1.c ****     UART_1_Enable();
  83              		.loc 1 85 0
  84 0016 FFF7FEFF 		bl	UART_1_Enable
  86:Generated_Source\PSoC5/UART_1.c **** }
  85              		.loc 1 86 0
ARM GAS  C:\Users\shevi\AppData\Local\Temp\ccOEVTjV.s 			page 4


  86 001a 80BD     		pop	{r7, pc}
  87              	.L4:
  88              		.align	2
  89              	.L3:
  90 001c 00000000 		.word	UART_1_initVar
  91              		.cfi_endproc
  92              	.LFE0:
  93              		.size	UART_1_Start, .-UART_1_Start
  94              		.section	.text.UART_1_Init,"ax",%progbits
  95              		.align	2
  96              		.global	UART_1_Init
  97              		.thumb
  98              		.thumb_func
  99              		.type	UART_1_Init, %function
 100              	UART_1_Init:
 101              	.LFB1:
  87:Generated_Source\PSoC5/UART_1.c **** 
  88:Generated_Source\PSoC5/UART_1.c **** 
  89:Generated_Source\PSoC5/UART_1.c **** /*******************************************************************************
  90:Generated_Source\PSoC5/UART_1.c **** * Function Name: UART_1_Init
  91:Generated_Source\PSoC5/UART_1.c **** ********************************************************************************
  92:Generated_Source\PSoC5/UART_1.c **** *
  93:Generated_Source\PSoC5/UART_1.c **** * Summary:
  94:Generated_Source\PSoC5/UART_1.c **** *  Initializes or restores the component according to the customizer Configure
  95:Generated_Source\PSoC5/UART_1.c **** *  dialog settings. It is not necessary to call UART_1_Init() because
  96:Generated_Source\PSoC5/UART_1.c **** *  the UART_1_Start() API calls this function and is the preferred
  97:Generated_Source\PSoC5/UART_1.c **** *  method to begin component operation.
  98:Generated_Source\PSoC5/UART_1.c **** *
  99:Generated_Source\PSoC5/UART_1.c **** * Parameters:
 100:Generated_Source\PSoC5/UART_1.c **** *  None.
 101:Generated_Source\PSoC5/UART_1.c **** *
 102:Generated_Source\PSoC5/UART_1.c **** * Return:
 103:Generated_Source\PSoC5/UART_1.c **** *  None.
 104:Generated_Source\PSoC5/UART_1.c **** *
 105:Generated_Source\PSoC5/UART_1.c **** *******************************************************************************/
 106:Generated_Source\PSoC5/UART_1.c **** void UART_1_Init(void) 
 107:Generated_Source\PSoC5/UART_1.c **** {
 102              		.loc 1 107 0
 103              		.cfi_startproc
 104              		@ args = 0, pretend = 0, frame = 0
 105              		@ frame_needed = 1, uses_anonymous_args = 0
 106 0000 80B5     		push	{r7, lr}
 107              		.cfi_def_cfa_offset 8
 108              		.cfi_offset 7, -8
 109              		.cfi_offset 14, -4
 110 0002 00AF     		add	r7, sp, #0
 111              		.cfi_def_cfa_register 7
 108:Generated_Source\PSoC5/UART_1.c ****     #if(UART_1_RX_ENABLED || UART_1_HD_ENABLED)
 109:Generated_Source\PSoC5/UART_1.c **** 
 110:Generated_Source\PSoC5/UART_1.c ****         #if (UART_1_RX_INTERRUPT_ENABLED)
 111:Generated_Source\PSoC5/UART_1.c ****             /* Set RX interrupt vector and priority */
 112:Generated_Source\PSoC5/UART_1.c ****             (void) CyIntSetVector(UART_1_RX_VECT_NUM, &UART_1_RXISR);
 112              		.loc 1 112 0
 113 0004 0220     		movs	r0, #2
 114 0006 0D49     		ldr	r1, .L6
 115 0008 FFF7FEFF 		bl	CyIntSetVector
 113:Generated_Source\PSoC5/UART_1.c ****             CyIntSetPriority(UART_1_RX_VECT_NUM, UART_1_RX_PRIOR_NUM);
ARM GAS  C:\Users\shevi\AppData\Local\Temp\ccOEVTjV.s 			page 5


 116              		.loc 1 113 0
 117 000c 0220     		movs	r0, #2
 118 000e 0721     		movs	r1, #7
 119 0010 FFF7FEFF 		bl	CyIntSetPriority
 114:Generated_Source\PSoC5/UART_1.c ****             UART_1_errorStatus = 0u;
 120              		.loc 1 114 0
 121 0014 0A4B     		ldr	r3, .L6+4
 122 0016 0022     		movs	r2, #0
 123 0018 1A70     		strb	r2, [r3]
 115:Generated_Source\PSoC5/UART_1.c ****         #endif /* (UART_1_RX_INTERRUPT_ENABLED) */
 116:Generated_Source\PSoC5/UART_1.c **** 
 117:Generated_Source\PSoC5/UART_1.c ****         #if (UART_1_RXHW_ADDRESS_ENABLED)
 118:Generated_Source\PSoC5/UART_1.c ****             UART_1_SetRxAddressMode(UART_1_RX_ADDRESS_MODE);
 119:Generated_Source\PSoC5/UART_1.c ****             UART_1_SetRxAddress1(UART_1_RX_HW_ADDRESS1);
 120:Generated_Source\PSoC5/UART_1.c ****             UART_1_SetRxAddress2(UART_1_RX_HW_ADDRESS2);
 121:Generated_Source\PSoC5/UART_1.c ****         #endif /* End UART_1_RXHW_ADDRESS_ENABLED */
 122:Generated_Source\PSoC5/UART_1.c **** 
 123:Generated_Source\PSoC5/UART_1.c ****         /* Init Count7 period */
 124:Generated_Source\PSoC5/UART_1.c ****         UART_1_RXBITCTR_PERIOD_REG = UART_1_RXBITCTR_INIT;
 124              		.loc 1 124 0
 125 001a 0A4B     		ldr	r3, .L6+8
 126 001c 7222     		movs	r2, #114
 127 001e 1A70     		strb	r2, [r3]
 125:Generated_Source\PSoC5/UART_1.c ****         /* Configure the Initial RX interrupt mask */
 126:Generated_Source\PSoC5/UART_1.c ****         UART_1_RXSTATUS_MASK_REG  = UART_1_INIT_RX_INTERRUPTS_MASK;
 128              		.loc 1 126 0
 129 0020 094B     		ldr	r3, .L6+12
 130 0022 2022     		movs	r2, #32
 131 0024 1A70     		strb	r2, [r3]
 127:Generated_Source\PSoC5/UART_1.c ****     #endif /* End UART_1_RX_ENABLED || UART_1_HD_ENABLED*/
 128:Generated_Source\PSoC5/UART_1.c **** 
 129:Generated_Source\PSoC5/UART_1.c ****     #if(UART_1_TX_ENABLED)
 130:Generated_Source\PSoC5/UART_1.c ****         #if (UART_1_TX_INTERRUPT_ENABLED)
 131:Generated_Source\PSoC5/UART_1.c ****             /* Set TX interrupt vector and priority */
 132:Generated_Source\PSoC5/UART_1.c ****             (void) CyIntSetVector(UART_1_TX_VECT_NUM, &UART_1_TXISR);
 133:Generated_Source\PSoC5/UART_1.c ****             CyIntSetPriority(UART_1_TX_VECT_NUM, UART_1_TX_PRIOR_NUM);
 134:Generated_Source\PSoC5/UART_1.c ****         #endif /* (UART_1_TX_INTERRUPT_ENABLED) */
 135:Generated_Source\PSoC5/UART_1.c **** 
 136:Generated_Source\PSoC5/UART_1.c ****         /* Write Counter Value for TX Bit Clk Generator*/
 137:Generated_Source\PSoC5/UART_1.c ****         #if (UART_1_TXCLKGEN_DP)
 138:Generated_Source\PSoC5/UART_1.c ****             UART_1_TXBITCLKGEN_CTR_REG = UART_1_BIT_CENTER;
 132              		.loc 1 138 0
 133 0026 094B     		ldr	r3, .L6+16
 134 0028 0622     		movs	r2, #6
 135 002a 1A70     		strb	r2, [r3]
 139:Generated_Source\PSoC5/UART_1.c ****             UART_1_TXBITCLKTX_COMPLETE_REG = ((UART_1_NUMBER_OF_DATA_BITS +
 136              		.loc 1 139 0
 137 002c 084B     		ldr	r3, .L6+20
 138 002e 4722     		movs	r2, #71
 139 0030 1A70     		strb	r2, [r3]
 140:Generated_Source\PSoC5/UART_1.c ****                         UART_1_NUMBER_OF_START_BIT) * UART_1_OVER_SAMPLE_COUNT) - 1u;
 141:Generated_Source\PSoC5/UART_1.c ****         #else
 142:Generated_Source\PSoC5/UART_1.c ****             UART_1_TXBITCTR_PERIOD_REG = ((UART_1_NUMBER_OF_DATA_BITS +
 143:Generated_Source\PSoC5/UART_1.c ****                         UART_1_NUMBER_OF_START_BIT) * UART_1_OVER_SAMPLE_8) - 1u;
 144:Generated_Source\PSoC5/UART_1.c ****         #endif /* End UART_1_TXCLKGEN_DP */
 145:Generated_Source\PSoC5/UART_1.c **** 
 146:Generated_Source\PSoC5/UART_1.c ****         /* Configure the Initial TX interrupt mask */
ARM GAS  C:\Users\shevi\AppData\Local\Temp\ccOEVTjV.s 			page 6


 147:Generated_Source\PSoC5/UART_1.c ****         #if (UART_1_TX_INTERRUPT_ENABLED)
 148:Generated_Source\PSoC5/UART_1.c ****             UART_1_TXSTATUS_MASK_REG = UART_1_TX_STS_FIFO_EMPTY;
 149:Generated_Source\PSoC5/UART_1.c ****         #else
 150:Generated_Source\PSoC5/UART_1.c ****             UART_1_TXSTATUS_MASK_REG = UART_1_INIT_TX_INTERRUPTS_MASK;
 140              		.loc 1 150 0
 141 0032 084B     		ldr	r3, .L6+24
 142 0034 0322     		movs	r2, #3
 143 0036 1A70     		strb	r2, [r3]
 151:Generated_Source\PSoC5/UART_1.c ****         #endif /*End UART_1_TX_INTERRUPT_ENABLED*/
 152:Generated_Source\PSoC5/UART_1.c **** 
 153:Generated_Source\PSoC5/UART_1.c ****     #endif /* End UART_1_TX_ENABLED */
 154:Generated_Source\PSoC5/UART_1.c **** 
 155:Generated_Source\PSoC5/UART_1.c ****     #if(UART_1_PARITY_TYPE_SW)  /* Write Parity to Control Register */
 156:Generated_Source\PSoC5/UART_1.c ****         UART_1_WriteControlRegister( \
 157:Generated_Source\PSoC5/UART_1.c ****             (UART_1_ReadControlRegister() & (uint8)~UART_1_CTRL_PARITY_TYPE_MASK) | \
 158:Generated_Source\PSoC5/UART_1.c ****             (uint8)(UART_1_PARITY_TYPE << UART_1_CTRL_PARITY_TYPE0_SHIFT) );
 159:Generated_Source\PSoC5/UART_1.c ****     #endif /* End UART_1_PARITY_TYPE_SW */
 160:Generated_Source\PSoC5/UART_1.c **** }
 144              		.loc 1 160 0
 145 0038 80BD     		pop	{r7, pc}
 146              	.L7:
 147 003a 00BF     		.align	2
 148              	.L6:
 149 003c 00000000 		.word	UART_1_RXISR
 150 0040 00000000 		.word	UART_1_errorStatus
 151 0044 89650040 		.word	1073767817
 152 0048 8B650040 		.word	1073767819
 153 004c 2B640040 		.word	1073767467
 154 0050 3B640040 		.word	1073767483
 155 0054 84640040 		.word	1073767556
 156              		.cfi_endproc
 157              	.LFE1:
 158              		.size	UART_1_Init, .-UART_1_Init
 159              		.section	.text.UART_1_Enable,"ax",%progbits
 160              		.align	2
 161              		.global	UART_1_Enable
 162              		.thumb
 163              		.thumb_func
 164              		.type	UART_1_Enable, %function
 165              	UART_1_Enable:
 166              	.LFB2:
 161:Generated_Source\PSoC5/UART_1.c **** 
 162:Generated_Source\PSoC5/UART_1.c **** 
 163:Generated_Source\PSoC5/UART_1.c **** /*******************************************************************************
 164:Generated_Source\PSoC5/UART_1.c **** * Function Name: UART_1_Enable
 165:Generated_Source\PSoC5/UART_1.c **** ********************************************************************************
 166:Generated_Source\PSoC5/UART_1.c **** *
 167:Generated_Source\PSoC5/UART_1.c **** * Summary:
 168:Generated_Source\PSoC5/UART_1.c **** *  Activates the hardware and begins component operation. It is not necessary
 169:Generated_Source\PSoC5/UART_1.c **** *  to call UART_1_Enable() because the UART_1_Start() API
 170:Generated_Source\PSoC5/UART_1.c **** *  calls this function, which is the preferred method to begin component
 171:Generated_Source\PSoC5/UART_1.c **** *  operation.
 172:Generated_Source\PSoC5/UART_1.c **** 
 173:Generated_Source\PSoC5/UART_1.c **** * Parameters:
 174:Generated_Source\PSoC5/UART_1.c **** *  None.
 175:Generated_Source\PSoC5/UART_1.c **** *
 176:Generated_Source\PSoC5/UART_1.c **** * Return:
ARM GAS  C:\Users\shevi\AppData\Local\Temp\ccOEVTjV.s 			page 7


 177:Generated_Source\PSoC5/UART_1.c **** *  None.
 178:Generated_Source\PSoC5/UART_1.c **** *
 179:Generated_Source\PSoC5/UART_1.c **** * Global Variables:
 180:Generated_Source\PSoC5/UART_1.c **** *  UART_1_rxAddressDetected - set to initial state (0).
 181:Generated_Source\PSoC5/UART_1.c **** *
 182:Generated_Source\PSoC5/UART_1.c **** *******************************************************************************/
 183:Generated_Source\PSoC5/UART_1.c **** void UART_1_Enable(void) 
 184:Generated_Source\PSoC5/UART_1.c **** {
 167              		.loc 1 184 0
 168              		.cfi_startproc
 169              		@ args = 0, pretend = 0, frame = 8
 170              		@ frame_needed = 1, uses_anonymous_args = 0
 171 0000 80B5     		push	{r7, lr}
 172              		.cfi_def_cfa_offset 8
 173              		.cfi_offset 7, -8
 174              		.cfi_offset 14, -4
 175 0002 82B0     		sub	sp, sp, #8
 176              		.cfi_def_cfa_offset 16
 177 0004 00AF     		add	r7, sp, #0
 178              		.cfi_def_cfa_register 7
 185:Generated_Source\PSoC5/UART_1.c ****     uint8 enableInterrupts;
 186:Generated_Source\PSoC5/UART_1.c ****     enableInterrupts = CyEnterCriticalSection();
 179              		.loc 1 186 0
 180 0006 FFF7FEFF 		bl	CyEnterCriticalSection
 181 000a 0346     		mov	r3, r0
 182 000c FB71     		strb	r3, [r7, #7]
 187:Generated_Source\PSoC5/UART_1.c **** 
 188:Generated_Source\PSoC5/UART_1.c ****     #if (UART_1_RX_ENABLED || UART_1_HD_ENABLED)
 189:Generated_Source\PSoC5/UART_1.c ****         /* RX Counter (Count7) Enable */
 190:Generated_Source\PSoC5/UART_1.c ****         UART_1_RXBITCTR_CONTROL_REG |= UART_1_CNTR_ENABLE;
 183              		.loc 1 190 0
 184 000e 124A     		ldr	r2, .L9
 185 0010 114B     		ldr	r3, .L9
 186 0012 1B78     		ldrb	r3, [r3]
 187 0014 DBB2     		uxtb	r3, r3
 188 0016 43F02003 		orr	r3, r3, #32
 189 001a DBB2     		uxtb	r3, r3
 190 001c 1370     		strb	r3, [r2]
 191:Generated_Source\PSoC5/UART_1.c **** 
 192:Generated_Source\PSoC5/UART_1.c ****         /* Enable the RX Interrupt */
 193:Generated_Source\PSoC5/UART_1.c ****         UART_1_RXSTATUS_ACTL_REG  |= UART_1_INT_ENABLE;
 191              		.loc 1 193 0
 192 001e 0F4A     		ldr	r2, .L9+4
 193 0020 0E4B     		ldr	r3, .L9+4
 194 0022 1B78     		ldrb	r3, [r3]
 195 0024 DBB2     		uxtb	r3, r3
 196 0026 43F01003 		orr	r3, r3, #16
 197 002a DBB2     		uxtb	r3, r3
 198 002c 1370     		strb	r3, [r2]
 194:Generated_Source\PSoC5/UART_1.c **** 
 195:Generated_Source\PSoC5/UART_1.c ****         #if (UART_1_RX_INTERRUPT_ENABLED)
 196:Generated_Source\PSoC5/UART_1.c ****             UART_1_EnableRxInt();
 199              		.loc 1 196 0
 200 002e 0C4B     		ldr	r3, .L9+8
 201 0030 0422     		movs	r2, #4
 202 0032 1A60     		str	r2, [r3]
 197:Generated_Source\PSoC5/UART_1.c **** 
ARM GAS  C:\Users\shevi\AppData\Local\Temp\ccOEVTjV.s 			page 8


 198:Generated_Source\PSoC5/UART_1.c ****             #if (UART_1_RXHW_ADDRESS_ENABLED)
 199:Generated_Source\PSoC5/UART_1.c ****                 UART_1_rxAddressDetected = 0u;
 200:Generated_Source\PSoC5/UART_1.c ****             #endif /* (UART_1_RXHW_ADDRESS_ENABLED) */
 201:Generated_Source\PSoC5/UART_1.c ****         #endif /* (UART_1_RX_INTERRUPT_ENABLED) */
 202:Generated_Source\PSoC5/UART_1.c ****     #endif /* (UART_1_RX_ENABLED || UART_1_HD_ENABLED) */
 203:Generated_Source\PSoC5/UART_1.c **** 
 204:Generated_Source\PSoC5/UART_1.c ****     #if(UART_1_TX_ENABLED)
 205:Generated_Source\PSoC5/UART_1.c ****         /* TX Counter (DP/Count7) Enable */
 206:Generated_Source\PSoC5/UART_1.c ****         #if(!UART_1_TXCLKGEN_DP)
 207:Generated_Source\PSoC5/UART_1.c ****             UART_1_TXBITCTR_CONTROL_REG |= UART_1_CNTR_ENABLE;
 208:Generated_Source\PSoC5/UART_1.c ****         #endif /* End UART_1_TXCLKGEN_DP */
 209:Generated_Source\PSoC5/UART_1.c **** 
 210:Generated_Source\PSoC5/UART_1.c ****         /* Enable the TX Interrupt */
 211:Generated_Source\PSoC5/UART_1.c ****         UART_1_TXSTATUS_ACTL_REG |= UART_1_INT_ENABLE;
 203              		.loc 1 211 0
 204 0034 0B4A     		ldr	r2, .L9+12
 205 0036 0B4B     		ldr	r3, .L9+12
 206 0038 1B78     		ldrb	r3, [r3]
 207 003a DBB2     		uxtb	r3, r3
 208 003c 43F01003 		orr	r3, r3, #16
 209 0040 DBB2     		uxtb	r3, r3
 210 0042 1370     		strb	r3, [r2]
 212:Generated_Source\PSoC5/UART_1.c ****         #if (UART_1_TX_INTERRUPT_ENABLED)
 213:Generated_Source\PSoC5/UART_1.c ****             UART_1_ClearPendingTxInt(); /* Clear history of TX_NOT_EMPTY */
 214:Generated_Source\PSoC5/UART_1.c ****             UART_1_EnableTxInt();
 215:Generated_Source\PSoC5/UART_1.c ****         #endif /* (UART_1_TX_INTERRUPT_ENABLED) */
 216:Generated_Source\PSoC5/UART_1.c ****      #endif /* (UART_1_TX_INTERRUPT_ENABLED) */
 217:Generated_Source\PSoC5/UART_1.c **** 
 218:Generated_Source\PSoC5/UART_1.c ****     #if (UART_1_INTERNAL_CLOCK_USED)
 219:Generated_Source\PSoC5/UART_1.c ****         UART_1_IntClock_Start();  /* Enable the clock */
 211              		.loc 1 219 0
 212 0044 FFF7FEFF 		bl	UART_1_IntClock_Start
 220:Generated_Source\PSoC5/UART_1.c ****     #endif /* (UART_1_INTERNAL_CLOCK_USED) */
 221:Generated_Source\PSoC5/UART_1.c **** 
 222:Generated_Source\PSoC5/UART_1.c ****     CyExitCriticalSection(enableInterrupts);
 213              		.loc 1 222 0
 214 0048 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 215 004a 1846     		mov	r0, r3
 216 004c FFF7FEFF 		bl	CyExitCriticalSection
 223:Generated_Source\PSoC5/UART_1.c **** }
 217              		.loc 1 223 0
 218 0050 0837     		adds	r7, r7, #8
 219              		.cfi_def_cfa_offset 8
 220 0052 BD46     		mov	sp, r7
 221              		.cfi_def_cfa_register 13
 222              		@ sp needed
 223 0054 80BD     		pop	{r7, pc}
 224              	.L10:
 225 0056 00BF     		.align	2
 226              	.L9:
 227 0058 99650040 		.word	1073767833
 228 005c 9B650040 		.word	1073767835
 229 0060 00E100E0 		.word	-536813312
 230 0064 94640040 		.word	1073767572
 231              		.cfi_endproc
 232              	.LFE2:
 233              		.size	UART_1_Enable, .-UART_1_Enable
ARM GAS  C:\Users\shevi\AppData\Local\Temp\ccOEVTjV.s 			page 9


 234              		.section	.text.UART_1_Stop,"ax",%progbits
 235              		.align	2
 236              		.global	UART_1_Stop
 237              		.thumb
 238              		.thumb_func
 239              		.type	UART_1_Stop, %function
 240              	UART_1_Stop:
 241              	.LFB3:
 224:Generated_Source\PSoC5/UART_1.c **** 
 225:Generated_Source\PSoC5/UART_1.c **** 
 226:Generated_Source\PSoC5/UART_1.c **** /*******************************************************************************
 227:Generated_Source\PSoC5/UART_1.c **** * Function Name: UART_1_Stop
 228:Generated_Source\PSoC5/UART_1.c **** ********************************************************************************
 229:Generated_Source\PSoC5/UART_1.c **** *
 230:Generated_Source\PSoC5/UART_1.c **** * Summary:
 231:Generated_Source\PSoC5/UART_1.c **** *  Disables the UART operation.
 232:Generated_Source\PSoC5/UART_1.c **** *
 233:Generated_Source\PSoC5/UART_1.c **** * Parameters:
 234:Generated_Source\PSoC5/UART_1.c **** *  None.
 235:Generated_Source\PSoC5/UART_1.c **** *
 236:Generated_Source\PSoC5/UART_1.c **** * Return:
 237:Generated_Source\PSoC5/UART_1.c **** *  None.
 238:Generated_Source\PSoC5/UART_1.c **** *
 239:Generated_Source\PSoC5/UART_1.c **** *******************************************************************************/
 240:Generated_Source\PSoC5/UART_1.c **** void UART_1_Stop(void) 
 241:Generated_Source\PSoC5/UART_1.c **** {
 242              		.loc 1 241 0
 243              		.cfi_startproc
 244              		@ args = 0, pretend = 0, frame = 8
 245              		@ frame_needed = 1, uses_anonymous_args = 0
 246 0000 80B5     		push	{r7, lr}
 247              		.cfi_def_cfa_offset 8
 248              		.cfi_offset 7, -8
 249              		.cfi_offset 14, -4
 250 0002 82B0     		sub	sp, sp, #8
 251              		.cfi_def_cfa_offset 16
 252 0004 00AF     		add	r7, sp, #0
 253              		.cfi_def_cfa_register 7
 242:Generated_Source\PSoC5/UART_1.c ****     uint8 enableInterrupts;
 243:Generated_Source\PSoC5/UART_1.c ****     enableInterrupts = CyEnterCriticalSection();
 254              		.loc 1 243 0
 255 0006 FFF7FEFF 		bl	CyEnterCriticalSection
 256 000a 0346     		mov	r3, r0
 257 000c FB71     		strb	r3, [r7, #7]
 244:Generated_Source\PSoC5/UART_1.c **** 
 245:Generated_Source\PSoC5/UART_1.c ****     /* Write Bit Counter Disable */
 246:Generated_Source\PSoC5/UART_1.c ****     #if (UART_1_RX_ENABLED || UART_1_HD_ENABLED)
 247:Generated_Source\PSoC5/UART_1.c ****         UART_1_RXBITCTR_CONTROL_REG &= (uint8) ~UART_1_CNTR_ENABLE;
 258              		.loc 1 247 0
 259 000e 124A     		ldr	r2, .L12
 260 0010 114B     		ldr	r3, .L12
 261 0012 1B78     		ldrb	r3, [r3]
 262 0014 DBB2     		uxtb	r3, r3
 263 0016 23F02003 		bic	r3, r3, #32
 264 001a DBB2     		uxtb	r3, r3
 265 001c 1370     		strb	r3, [r2]
 248:Generated_Source\PSoC5/UART_1.c ****     #endif /* (UART_1_RX_ENABLED || UART_1_HD_ENABLED) */
ARM GAS  C:\Users\shevi\AppData\Local\Temp\ccOEVTjV.s 			page 10


 249:Generated_Source\PSoC5/UART_1.c **** 
 250:Generated_Source\PSoC5/UART_1.c ****     #if (UART_1_TX_ENABLED)
 251:Generated_Source\PSoC5/UART_1.c ****         #if(!UART_1_TXCLKGEN_DP)
 252:Generated_Source\PSoC5/UART_1.c ****             UART_1_TXBITCTR_CONTROL_REG &= (uint8) ~UART_1_CNTR_ENABLE;
 253:Generated_Source\PSoC5/UART_1.c ****         #endif /* (!UART_1_TXCLKGEN_DP) */
 254:Generated_Source\PSoC5/UART_1.c ****     #endif /* (UART_1_TX_ENABLED) */
 255:Generated_Source\PSoC5/UART_1.c **** 
 256:Generated_Source\PSoC5/UART_1.c ****     #if (UART_1_INTERNAL_CLOCK_USED)
 257:Generated_Source\PSoC5/UART_1.c ****         UART_1_IntClock_Stop();   /* Disable the clock */
 266              		.loc 1 257 0
 267 001e FFF7FEFF 		bl	UART_1_IntClock_Stop
 258:Generated_Source\PSoC5/UART_1.c ****     #endif /* (UART_1_INTERNAL_CLOCK_USED) */
 259:Generated_Source\PSoC5/UART_1.c **** 
 260:Generated_Source\PSoC5/UART_1.c ****     /* Disable internal interrupt component */
 261:Generated_Source\PSoC5/UART_1.c ****     #if (UART_1_RX_ENABLED || UART_1_HD_ENABLED)
 262:Generated_Source\PSoC5/UART_1.c ****         UART_1_RXSTATUS_ACTL_REG  &= (uint8) ~UART_1_INT_ENABLE;
 268              		.loc 1 262 0
 269 0022 0E4A     		ldr	r2, .L12+4
 270 0024 0D4B     		ldr	r3, .L12+4
 271 0026 1B78     		ldrb	r3, [r3]
 272 0028 DBB2     		uxtb	r3, r3
 273 002a 23F01003 		bic	r3, r3, #16
 274 002e DBB2     		uxtb	r3, r3
 275 0030 1370     		strb	r3, [r2]
 263:Generated_Source\PSoC5/UART_1.c **** 
 264:Generated_Source\PSoC5/UART_1.c ****         #if (UART_1_RX_INTERRUPT_ENABLED)
 265:Generated_Source\PSoC5/UART_1.c ****             UART_1_DisableRxInt();
 276              		.loc 1 265 0
 277 0032 0B4B     		ldr	r3, .L12+8
 278 0034 0422     		movs	r2, #4
 279 0036 1A60     		str	r2, [r3]
 266:Generated_Source\PSoC5/UART_1.c ****         #endif /* (UART_1_RX_INTERRUPT_ENABLED) */
 267:Generated_Source\PSoC5/UART_1.c ****     #endif /* (UART_1_RX_ENABLED || UART_1_HD_ENABLED) */
 268:Generated_Source\PSoC5/UART_1.c **** 
 269:Generated_Source\PSoC5/UART_1.c ****     #if (UART_1_TX_ENABLED)
 270:Generated_Source\PSoC5/UART_1.c ****         UART_1_TXSTATUS_ACTL_REG &= (uint8) ~UART_1_INT_ENABLE;
 280              		.loc 1 270 0
 281 0038 0A4A     		ldr	r2, .L12+12
 282 003a 0A4B     		ldr	r3, .L12+12
 283 003c 1B78     		ldrb	r3, [r3]
 284 003e DBB2     		uxtb	r3, r3
 285 0040 23F01003 		bic	r3, r3, #16
 286 0044 DBB2     		uxtb	r3, r3
 287 0046 1370     		strb	r3, [r2]
 271:Generated_Source\PSoC5/UART_1.c **** 
 272:Generated_Source\PSoC5/UART_1.c ****         #if (UART_1_TX_INTERRUPT_ENABLED)
 273:Generated_Source\PSoC5/UART_1.c ****             UART_1_DisableTxInt();
 274:Generated_Source\PSoC5/UART_1.c ****         #endif /* (UART_1_TX_INTERRUPT_ENABLED) */
 275:Generated_Source\PSoC5/UART_1.c ****     #endif /* (UART_1_TX_ENABLED) */
 276:Generated_Source\PSoC5/UART_1.c **** 
 277:Generated_Source\PSoC5/UART_1.c ****     CyExitCriticalSection(enableInterrupts);
 288              		.loc 1 277 0
 289 0048 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 290 004a 1846     		mov	r0, r3
 291 004c FFF7FEFF 		bl	CyExitCriticalSection
 278:Generated_Source\PSoC5/UART_1.c **** }
 292              		.loc 1 278 0
ARM GAS  C:\Users\shevi\AppData\Local\Temp\ccOEVTjV.s 			page 11


 293 0050 0837     		adds	r7, r7, #8
 294              		.cfi_def_cfa_offset 8
 295 0052 BD46     		mov	sp, r7
 296              		.cfi_def_cfa_register 13
 297              		@ sp needed
 298 0054 80BD     		pop	{r7, pc}
 299              	.L13:
 300 0056 00BF     		.align	2
 301              	.L12:
 302 0058 99650040 		.word	1073767833
 303 005c 9B650040 		.word	1073767835
 304 0060 80E100E0 		.word	-536813184
 305 0064 94640040 		.word	1073767572
 306              		.cfi_endproc
 307              	.LFE3:
 308              		.size	UART_1_Stop, .-UART_1_Stop
 309              		.section	.text.UART_1_ReadControlRegister,"ax",%progbits
 310              		.align	2
 311              		.global	UART_1_ReadControlRegister
 312              		.thumb
 313              		.thumb_func
 314              		.type	UART_1_ReadControlRegister, %function
 315              	UART_1_ReadControlRegister:
 316              	.LFB4:
 279:Generated_Source\PSoC5/UART_1.c **** 
 280:Generated_Source\PSoC5/UART_1.c **** 
 281:Generated_Source\PSoC5/UART_1.c **** /*******************************************************************************
 282:Generated_Source\PSoC5/UART_1.c **** * Function Name: UART_1_ReadControlRegister
 283:Generated_Source\PSoC5/UART_1.c **** ********************************************************************************
 284:Generated_Source\PSoC5/UART_1.c **** *
 285:Generated_Source\PSoC5/UART_1.c **** * Summary:
 286:Generated_Source\PSoC5/UART_1.c **** *  Returns the current value of the control register.
 287:Generated_Source\PSoC5/UART_1.c **** *
 288:Generated_Source\PSoC5/UART_1.c **** * Parameters:
 289:Generated_Source\PSoC5/UART_1.c **** *  None.
 290:Generated_Source\PSoC5/UART_1.c **** *
 291:Generated_Source\PSoC5/UART_1.c **** * Return:
 292:Generated_Source\PSoC5/UART_1.c **** *  Contents of the control register.
 293:Generated_Source\PSoC5/UART_1.c **** *
 294:Generated_Source\PSoC5/UART_1.c **** *******************************************************************************/
 295:Generated_Source\PSoC5/UART_1.c **** uint8 UART_1_ReadControlRegister(void) 
 296:Generated_Source\PSoC5/UART_1.c **** {
 317              		.loc 1 296 0
 318              		.cfi_startproc
 319              		@ args = 0, pretend = 0, frame = 0
 320              		@ frame_needed = 1, uses_anonymous_args = 0
 321              		@ link register save eliminated.
 322 0000 80B4     		push	{r7}
 323              		.cfi_def_cfa_offset 4
 324              		.cfi_offset 7, -4
 325 0002 00AF     		add	r7, sp, #0
 326              		.cfi_def_cfa_register 7
 297:Generated_Source\PSoC5/UART_1.c ****     #if (UART_1_CONTROL_REG_REMOVED)
 298:Generated_Source\PSoC5/UART_1.c ****         return(0u);
 327              		.loc 1 298 0
 328 0004 0023     		movs	r3, #0
 299:Generated_Source\PSoC5/UART_1.c ****     #else
ARM GAS  C:\Users\shevi\AppData\Local\Temp\ccOEVTjV.s 			page 12


 300:Generated_Source\PSoC5/UART_1.c ****         return(UART_1_CONTROL_REG);
 301:Generated_Source\PSoC5/UART_1.c ****     #endif /* (UART_1_CONTROL_REG_REMOVED) */
 302:Generated_Source\PSoC5/UART_1.c **** }
 329              		.loc 1 302 0
 330 0006 1846     		mov	r0, r3
 331 0008 BD46     		mov	sp, r7
 332              		.cfi_def_cfa_register 13
 333              		@ sp needed
 334 000a 5DF8047B 		ldr	r7, [sp], #4
 335              		.cfi_restore 7
 336              		.cfi_def_cfa_offset 0
 337 000e 7047     		bx	lr
 338              		.cfi_endproc
 339              	.LFE4:
 340              		.size	UART_1_ReadControlRegister, .-UART_1_ReadControlRegister
 341              		.section	.text.UART_1_WriteControlRegister,"ax",%progbits
 342              		.align	2
 343              		.global	UART_1_WriteControlRegister
 344              		.thumb
 345              		.thumb_func
 346              		.type	UART_1_WriteControlRegister, %function
 347              	UART_1_WriteControlRegister:
 348              	.LFB5:
 303:Generated_Source\PSoC5/UART_1.c **** 
 304:Generated_Source\PSoC5/UART_1.c **** 
 305:Generated_Source\PSoC5/UART_1.c **** /*******************************************************************************
 306:Generated_Source\PSoC5/UART_1.c **** * Function Name: UART_1_WriteControlRegister
 307:Generated_Source\PSoC5/UART_1.c **** ********************************************************************************
 308:Generated_Source\PSoC5/UART_1.c **** *
 309:Generated_Source\PSoC5/UART_1.c **** * Summary:
 310:Generated_Source\PSoC5/UART_1.c **** *  Writes an 8-bit value into the control register
 311:Generated_Source\PSoC5/UART_1.c **** *
 312:Generated_Source\PSoC5/UART_1.c **** * Parameters:
 313:Generated_Source\PSoC5/UART_1.c **** *  control:  control register value
 314:Generated_Source\PSoC5/UART_1.c **** *
 315:Generated_Source\PSoC5/UART_1.c **** * Return:
 316:Generated_Source\PSoC5/UART_1.c **** *  None.
 317:Generated_Source\PSoC5/UART_1.c **** *
 318:Generated_Source\PSoC5/UART_1.c **** *******************************************************************************/
 319:Generated_Source\PSoC5/UART_1.c **** void  UART_1_WriteControlRegister(uint8 control) 
 320:Generated_Source\PSoC5/UART_1.c **** {
 349              		.loc 1 320 0
 350              		.cfi_startproc
 351              		@ args = 0, pretend = 0, frame = 8
 352              		@ frame_needed = 1, uses_anonymous_args = 0
 353              		@ link register save eliminated.
 354 0000 80B4     		push	{r7}
 355              		.cfi_def_cfa_offset 4
 356              		.cfi_offset 7, -4
 357 0002 83B0     		sub	sp, sp, #12
 358              		.cfi_def_cfa_offset 16
 359 0004 00AF     		add	r7, sp, #0
 360              		.cfi_def_cfa_register 7
 361 0006 0346     		mov	r3, r0
 362 0008 FB71     		strb	r3, [r7, #7]
 321:Generated_Source\PSoC5/UART_1.c ****     #if (UART_1_CONTROL_REG_REMOVED)
 322:Generated_Source\PSoC5/UART_1.c ****         if(0u != control)
ARM GAS  C:\Users\shevi\AppData\Local\Temp\ccOEVTjV.s 			page 13


 323:Generated_Source\PSoC5/UART_1.c ****         {
 324:Generated_Source\PSoC5/UART_1.c ****             /* Suppress compiler warning */
 325:Generated_Source\PSoC5/UART_1.c ****         }
 326:Generated_Source\PSoC5/UART_1.c ****     #else
 327:Generated_Source\PSoC5/UART_1.c ****        UART_1_CONTROL_REG = control;
 328:Generated_Source\PSoC5/UART_1.c ****     #endif /* (UART_1_CONTROL_REG_REMOVED) */
 329:Generated_Source\PSoC5/UART_1.c **** }
 363              		.loc 1 329 0
 364 000a 0C37     		adds	r7, r7, #12
 365              		.cfi_def_cfa_offset 4
 366 000c BD46     		mov	sp, r7
 367              		.cfi_def_cfa_register 13
 368              		@ sp needed
 369 000e 5DF8047B 		ldr	r7, [sp], #4
 370              		.cfi_restore 7
 371              		.cfi_def_cfa_offset 0
 372 0012 7047     		bx	lr
 373              		.cfi_endproc
 374              	.LFE5:
 375              		.size	UART_1_WriteControlRegister, .-UART_1_WriteControlRegister
 376              		.section	.text.UART_1_SetRxInterruptMode,"ax",%progbits
 377              		.align	2
 378              		.global	UART_1_SetRxInterruptMode
 379              		.thumb
 380              		.thumb_func
 381              		.type	UART_1_SetRxInterruptMode, %function
 382              	UART_1_SetRxInterruptMode:
 383              	.LFB6:
 330:Generated_Source\PSoC5/UART_1.c **** 
 331:Generated_Source\PSoC5/UART_1.c **** 
 332:Generated_Source\PSoC5/UART_1.c **** #if(UART_1_RX_ENABLED || UART_1_HD_ENABLED)
 333:Generated_Source\PSoC5/UART_1.c ****     /*******************************************************************************
 334:Generated_Source\PSoC5/UART_1.c ****     * Function Name: UART_1_SetRxInterruptMode
 335:Generated_Source\PSoC5/UART_1.c ****     ********************************************************************************
 336:Generated_Source\PSoC5/UART_1.c ****     *
 337:Generated_Source\PSoC5/UART_1.c ****     * Summary:
 338:Generated_Source\PSoC5/UART_1.c ****     *  Configures the RX interrupt sources enabled.
 339:Generated_Source\PSoC5/UART_1.c ****     *
 340:Generated_Source\PSoC5/UART_1.c ****     * Parameters:
 341:Generated_Source\PSoC5/UART_1.c ****     *  IntSrc:  Bit field containing the RX interrupts to enable. Based on the 
 342:Generated_Source\PSoC5/UART_1.c ****     *  bit-field arrangement of the status register. This value must be a 
 343:Generated_Source\PSoC5/UART_1.c ****     *  combination of status register bit-masks shown below:
 344:Generated_Source\PSoC5/UART_1.c ****     *      UART_1_RX_STS_FIFO_NOTEMPTY    Interrupt on byte received.
 345:Generated_Source\PSoC5/UART_1.c ****     *      UART_1_RX_STS_PAR_ERROR        Interrupt on parity error.
 346:Generated_Source\PSoC5/UART_1.c ****     *      UART_1_RX_STS_STOP_ERROR       Interrupt on stop error.
 347:Generated_Source\PSoC5/UART_1.c ****     *      UART_1_RX_STS_BREAK            Interrupt on break.
 348:Generated_Source\PSoC5/UART_1.c ****     *      UART_1_RX_STS_OVERRUN          Interrupt on overrun error.
 349:Generated_Source\PSoC5/UART_1.c ****     *      UART_1_RX_STS_ADDR_MATCH       Interrupt on address match.
 350:Generated_Source\PSoC5/UART_1.c ****     *      UART_1_RX_STS_MRKSPC           Interrupt on address detect.
 351:Generated_Source\PSoC5/UART_1.c ****     *
 352:Generated_Source\PSoC5/UART_1.c ****     * Return:
 353:Generated_Source\PSoC5/UART_1.c ****     *  None.
 354:Generated_Source\PSoC5/UART_1.c ****     *
 355:Generated_Source\PSoC5/UART_1.c ****     * Theory:
 356:Generated_Source\PSoC5/UART_1.c ****     *  Enables the output of specific status bits to the interrupt controller
 357:Generated_Source\PSoC5/UART_1.c ****     *
 358:Generated_Source\PSoC5/UART_1.c ****     *******************************************************************************/
ARM GAS  C:\Users\shevi\AppData\Local\Temp\ccOEVTjV.s 			page 14


 359:Generated_Source\PSoC5/UART_1.c ****     void UART_1_SetRxInterruptMode(uint8 intSrc) 
 360:Generated_Source\PSoC5/UART_1.c ****     {
 384              		.loc 1 360 0
 385              		.cfi_startproc
 386              		@ args = 0, pretend = 0, frame = 8
 387              		@ frame_needed = 1, uses_anonymous_args = 0
 388              		@ link register save eliminated.
 389 0000 80B4     		push	{r7}
 390              		.cfi_def_cfa_offset 4
 391              		.cfi_offset 7, -4
 392 0002 83B0     		sub	sp, sp, #12
 393              		.cfi_def_cfa_offset 16
 394 0004 00AF     		add	r7, sp, #0
 395              		.cfi_def_cfa_register 7
 396 0006 0346     		mov	r3, r0
 397 0008 FB71     		strb	r3, [r7, #7]
 361:Generated_Source\PSoC5/UART_1.c ****         UART_1_RXSTATUS_MASK_REG  = intSrc;
 398              		.loc 1 361 0
 399 000a 044A     		ldr	r2, .L18
 400 000c FB79     		ldrb	r3, [r7, #7]
 401 000e 1370     		strb	r3, [r2]
 362:Generated_Source\PSoC5/UART_1.c ****     }
 402              		.loc 1 362 0
 403 0010 0C37     		adds	r7, r7, #12
 404              		.cfi_def_cfa_offset 4
 405 0012 BD46     		mov	sp, r7
 406              		.cfi_def_cfa_register 13
 407              		@ sp needed
 408 0014 5DF8047B 		ldr	r7, [sp], #4
 409              		.cfi_restore 7
 410              		.cfi_def_cfa_offset 0
 411 0018 7047     		bx	lr
 412              	.L19:
 413 001a 00BF     		.align	2
 414              	.L18:
 415 001c 8B650040 		.word	1073767819
 416              		.cfi_endproc
 417              	.LFE6:
 418              		.size	UART_1_SetRxInterruptMode, .-UART_1_SetRxInterruptMode
 419              		.section	.text.UART_1_ReadRxData,"ax",%progbits
 420              		.align	2
 421              		.global	UART_1_ReadRxData
 422              		.thumb
 423              		.thumb_func
 424              		.type	UART_1_ReadRxData, %function
 425              	UART_1_ReadRxData:
 426              	.LFB7:
 363:Generated_Source\PSoC5/UART_1.c **** 
 364:Generated_Source\PSoC5/UART_1.c **** 
 365:Generated_Source\PSoC5/UART_1.c ****     /*******************************************************************************
 366:Generated_Source\PSoC5/UART_1.c ****     * Function Name: UART_1_ReadRxData
 367:Generated_Source\PSoC5/UART_1.c ****     ********************************************************************************
 368:Generated_Source\PSoC5/UART_1.c ****     *
 369:Generated_Source\PSoC5/UART_1.c ****     * Summary:
 370:Generated_Source\PSoC5/UART_1.c ****     *  Returns the next byte of received data. This function returns data without
 371:Generated_Source\PSoC5/UART_1.c ****     *  checking the status. You must check the status separately.
 372:Generated_Source\PSoC5/UART_1.c ****     *
ARM GAS  C:\Users\shevi\AppData\Local\Temp\ccOEVTjV.s 			page 15


 373:Generated_Source\PSoC5/UART_1.c ****     * Parameters:
 374:Generated_Source\PSoC5/UART_1.c ****     *  None.
 375:Generated_Source\PSoC5/UART_1.c ****     *
 376:Generated_Source\PSoC5/UART_1.c ****     * Return:
 377:Generated_Source\PSoC5/UART_1.c ****     *  Received data from RX register
 378:Generated_Source\PSoC5/UART_1.c ****     *
 379:Generated_Source\PSoC5/UART_1.c ****     * Global Variables:
 380:Generated_Source\PSoC5/UART_1.c ****     *  UART_1_rxBuffer - RAM buffer pointer for save received data.
 381:Generated_Source\PSoC5/UART_1.c ****     *  UART_1_rxBufferWrite - cyclic index for write to rxBuffer,
 382:Generated_Source\PSoC5/UART_1.c ****     *     checked to identify new data.
 383:Generated_Source\PSoC5/UART_1.c ****     *  UART_1_rxBufferRead - cyclic index for read from rxBuffer,
 384:Generated_Source\PSoC5/UART_1.c ****     *     incremented after each byte has been read from buffer.
 385:Generated_Source\PSoC5/UART_1.c ****     *  UART_1_rxBufferLoopDetect - cleared if loop condition was detected
 386:Generated_Source\PSoC5/UART_1.c ****     *     in RX ISR.
 387:Generated_Source\PSoC5/UART_1.c ****     *
 388:Generated_Source\PSoC5/UART_1.c ****     * Reentrant:
 389:Generated_Source\PSoC5/UART_1.c ****     *  No.
 390:Generated_Source\PSoC5/UART_1.c ****     *
 391:Generated_Source\PSoC5/UART_1.c ****     *******************************************************************************/
 392:Generated_Source\PSoC5/UART_1.c ****     uint8 UART_1_ReadRxData(void) 
 393:Generated_Source\PSoC5/UART_1.c ****     {
 427              		.loc 1 393 0
 428              		.cfi_startproc
 429              		@ args = 0, pretend = 0, frame = 8
 430              		@ frame_needed = 1, uses_anonymous_args = 0
 431              		@ link register save eliminated.
 432 0000 80B4     		push	{r7}
 433              		.cfi_def_cfa_offset 4
 434              		.cfi_offset 7, -4
 435 0002 83B0     		sub	sp, sp, #12
 436              		.cfi_def_cfa_offset 16
 437 0004 00AF     		add	r7, sp, #0
 438              		.cfi_def_cfa_register 7
 394:Generated_Source\PSoC5/UART_1.c ****         uint8 rxData;
 395:Generated_Source\PSoC5/UART_1.c **** 
 396:Generated_Source\PSoC5/UART_1.c ****     #if (UART_1_RX_INTERRUPT_ENABLED)
 397:Generated_Source\PSoC5/UART_1.c **** 
 398:Generated_Source\PSoC5/UART_1.c ****         uint16 locRxBufferRead;
 399:Generated_Source\PSoC5/UART_1.c ****         uint16 locRxBufferWrite;
 400:Generated_Source\PSoC5/UART_1.c **** 
 401:Generated_Source\PSoC5/UART_1.c ****         /* Protect variables that could change on interrupt */
 402:Generated_Source\PSoC5/UART_1.c ****         UART_1_DisableRxInt();
 439              		.loc 1 402 0
 440 0006 1C4B     		ldr	r3, .L27
 441 0008 0422     		movs	r2, #4
 442 000a 1A60     		str	r2, [r3]
 403:Generated_Source\PSoC5/UART_1.c **** 
 404:Generated_Source\PSoC5/UART_1.c ****         locRxBufferRead  = UART_1_rxBufferRead;
 443              		.loc 1 404 0
 444 000c 1B4B     		ldr	r3, .L27+4
 445 000e 1B88     		ldrh	r3, [r3]	@ movhi
 446 0010 BB80     		strh	r3, [r7, #4]	@ movhi
 405:Generated_Source\PSoC5/UART_1.c ****         locRxBufferWrite = UART_1_rxBufferWrite;
 447              		.loc 1 405 0
 448 0012 1B4B     		ldr	r3, .L27+8
 449 0014 1B88     		ldrh	r3, [r3]	@ movhi
 450 0016 7B80     		strh	r3, [r7, #2]	@ movhi
ARM GAS  C:\Users\shevi\AppData\Local\Temp\ccOEVTjV.s 			page 16


 406:Generated_Source\PSoC5/UART_1.c **** 
 407:Generated_Source\PSoC5/UART_1.c ****         if( (UART_1_rxBufferLoopDetect != 0u) || (locRxBufferRead != locRxBufferWrite) )
 451              		.loc 1 407 0
 452 0018 1A4B     		ldr	r3, .L27+12
 453 001a 1B78     		ldrb	r3, [r3]
 454 001c DBB2     		uxtb	r3, r3
 455 001e 002B     		cmp	r3, #0
 456 0020 03D1     		bne	.L21
 457              		.loc 1 407 0 is_stmt 0 discriminator 1
 458 0022 BA88     		ldrh	r2, [r7, #4]
 459 0024 7B88     		ldrh	r3, [r7, #2]
 460 0026 9A42     		cmp	r2, r3
 461 0028 19D0     		beq	.L22
 462              	.L21:
 408:Generated_Source\PSoC5/UART_1.c ****         {
 409:Generated_Source\PSoC5/UART_1.c ****             rxData = UART_1_rxBuffer[locRxBufferRead];
 463              		.loc 1 409 0 is_stmt 1
 464 002a BB88     		ldrh	r3, [r7, #4]
 465 002c 164A     		ldr	r2, .L27+16
 466 002e D35C     		ldrb	r3, [r2, r3]
 467 0030 FB71     		strb	r3, [r7, #7]
 410:Generated_Source\PSoC5/UART_1.c ****             locRxBufferRead++;
 468              		.loc 1 410 0
 469 0032 BB88     		ldrh	r3, [r7, #4]
 470 0034 0133     		adds	r3, r3, #1
 471 0036 BB80     		strh	r3, [r7, #4]	@ movhi
 411:Generated_Source\PSoC5/UART_1.c **** 
 412:Generated_Source\PSoC5/UART_1.c ****             if(locRxBufferRead >= UART_1_RX_BUFFER_SIZE)
 472              		.loc 1 412 0
 473 0038 BB88     		ldrh	r3, [r7, #4]
 474 003a B3F5806F 		cmp	r3, #1024
 475 003e 01D3     		bcc	.L23
 413:Generated_Source\PSoC5/UART_1.c ****             {
 414:Generated_Source\PSoC5/UART_1.c ****                 locRxBufferRead = 0u;
 476              		.loc 1 414 0
 477 0040 0023     		movs	r3, #0
 478 0042 BB80     		strh	r3, [r7, #4]	@ movhi
 479              	.L23:
 415:Generated_Source\PSoC5/UART_1.c ****             }
 416:Generated_Source\PSoC5/UART_1.c ****             /* Update the real pointer */
 417:Generated_Source\PSoC5/UART_1.c ****             UART_1_rxBufferRead = locRxBufferRead;
 480              		.loc 1 417 0
 481 0044 0D4A     		ldr	r2, .L27+4
 482 0046 BB88     		ldrh	r3, [r7, #4]	@ movhi
 483 0048 1380     		strh	r3, [r2]	@ movhi
 418:Generated_Source\PSoC5/UART_1.c **** 
 419:Generated_Source\PSoC5/UART_1.c ****             if(UART_1_rxBufferLoopDetect != 0u)
 484              		.loc 1 419 0
 485 004a 0E4B     		ldr	r3, .L27+12
 486 004c 1B78     		ldrb	r3, [r3]
 487 004e DBB2     		uxtb	r3, r3
 488 0050 002B     		cmp	r3, #0
 489 0052 03D0     		beq	.L24
 420:Generated_Source\PSoC5/UART_1.c ****             {
 421:Generated_Source\PSoC5/UART_1.c ****                 UART_1_rxBufferLoopDetect = 0u;
 490              		.loc 1 421 0
 491 0054 0B4B     		ldr	r3, .L27+12
ARM GAS  C:\Users\shevi\AppData\Local\Temp\ccOEVTjV.s 			page 17


 492 0056 0022     		movs	r2, #0
 493 0058 1A70     		strb	r2, [r3]
 419:Generated_Source\PSoC5/UART_1.c ****             {
 494              		.loc 1 419 0
 495 005a 03E0     		b	.L25
 496              	.L24:
 497 005c 02E0     		b	.L25
 498              	.L22:
 422:Generated_Source\PSoC5/UART_1.c ****                 #if ((UART_1_RX_INTERRUPT_ENABLED) && (UART_1_FLOW_CONTROL != 0u))
 423:Generated_Source\PSoC5/UART_1.c ****                     /* When Hardware Flow Control selected - return RX mask */
 424:Generated_Source\PSoC5/UART_1.c ****                     #if( UART_1_HD_ENABLED )
 425:Generated_Source\PSoC5/UART_1.c ****                         if((UART_1_CONTROL_REG & UART_1_CTRL_HD_SEND) == 0u)
 426:Generated_Source\PSoC5/UART_1.c ****                         {   /* In Half duplex mode return RX mask only in RX
 427:Generated_Source\PSoC5/UART_1.c ****                             *  configuration set, otherwise
 428:Generated_Source\PSoC5/UART_1.c ****                             *  mask will be returned in LoadRxConfig() API.
 429:Generated_Source\PSoC5/UART_1.c ****                             */
 430:Generated_Source\PSoC5/UART_1.c ****                             UART_1_RXSTATUS_MASK_REG  |= UART_1_RX_STS_FIFO_NOTEMPTY;
 431:Generated_Source\PSoC5/UART_1.c ****                         }
 432:Generated_Source\PSoC5/UART_1.c ****                     #else
 433:Generated_Source\PSoC5/UART_1.c ****                         UART_1_RXSTATUS_MASK_REG  |= UART_1_RX_STS_FIFO_NOTEMPTY;
 434:Generated_Source\PSoC5/UART_1.c ****                     #endif /* end UART_1_HD_ENABLED */
 435:Generated_Source\PSoC5/UART_1.c ****                 #endif /* ((UART_1_RX_INTERRUPT_ENABLED) && (UART_1_FLOW_CONTROL != 0u)) */
 436:Generated_Source\PSoC5/UART_1.c ****             }
 437:Generated_Source\PSoC5/UART_1.c ****         }
 438:Generated_Source\PSoC5/UART_1.c ****         else
 439:Generated_Source\PSoC5/UART_1.c ****         {   /* Needs to check status for RX_STS_FIFO_NOTEMPTY bit */
 440:Generated_Source\PSoC5/UART_1.c ****             rxData = UART_1_RXDATA_REG;
 499              		.loc 1 440 0
 500 005e 0B4B     		ldr	r3, .L27+20
 501 0060 1B78     		ldrb	r3, [r3]
 502 0062 FB71     		strb	r3, [r7, #7]
 503              	.L25:
 441:Generated_Source\PSoC5/UART_1.c ****         }
 442:Generated_Source\PSoC5/UART_1.c **** 
 443:Generated_Source\PSoC5/UART_1.c ****         UART_1_EnableRxInt();
 504              		.loc 1 443 0
 505 0064 0A4B     		ldr	r3, .L27+24
 506 0066 0422     		movs	r2, #4
 507 0068 1A60     		str	r2, [r3]
 444:Generated_Source\PSoC5/UART_1.c **** 
 445:Generated_Source\PSoC5/UART_1.c ****     #else
 446:Generated_Source\PSoC5/UART_1.c **** 
 447:Generated_Source\PSoC5/UART_1.c ****         /* Needs to check status for RX_STS_FIFO_NOTEMPTY bit */
 448:Generated_Source\PSoC5/UART_1.c ****         rxData = UART_1_RXDATA_REG;
 449:Generated_Source\PSoC5/UART_1.c **** 
 450:Generated_Source\PSoC5/UART_1.c ****     #endif /* (UART_1_RX_INTERRUPT_ENABLED) */
 451:Generated_Source\PSoC5/UART_1.c **** 
 452:Generated_Source\PSoC5/UART_1.c ****         return(rxData);
 508              		.loc 1 452 0
 509 006a FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 453:Generated_Source\PSoC5/UART_1.c ****     }
 510              		.loc 1 453 0
 511 006c 1846     		mov	r0, r3
 512 006e 0C37     		adds	r7, r7, #12
 513              		.cfi_def_cfa_offset 4
 514 0070 BD46     		mov	sp, r7
 515              		.cfi_def_cfa_register 13
ARM GAS  C:\Users\shevi\AppData\Local\Temp\ccOEVTjV.s 			page 18


 516              		@ sp needed
 517 0072 5DF8047B 		ldr	r7, [sp], #4
 518              		.cfi_restore 7
 519              		.cfi_def_cfa_offset 0
 520 0076 7047     		bx	lr
 521              	.L28:
 522              		.align	2
 523              	.L27:
 524 0078 80E100E0 		.word	-536813184
 525 007c 00000000 		.word	UART_1_rxBufferRead
 526 0080 00000000 		.word	UART_1_rxBufferWrite
 527 0084 00000000 		.word	UART_1_rxBufferLoopDetect
 528 0088 00000000 		.word	UART_1_rxBuffer
 529 008c 4B650040 		.word	1073767755
 530 0090 00E100E0 		.word	-536813312
 531              		.cfi_endproc
 532              	.LFE7:
 533              		.size	UART_1_ReadRxData, .-UART_1_ReadRxData
 534              		.section	.text.UART_1_ReadRxStatus,"ax",%progbits
 535              		.align	2
 536              		.global	UART_1_ReadRxStatus
 537              		.thumb
 538              		.thumb_func
 539              		.type	UART_1_ReadRxStatus, %function
 540              	UART_1_ReadRxStatus:
 541              	.LFB8:
 454:Generated_Source\PSoC5/UART_1.c **** 
 455:Generated_Source\PSoC5/UART_1.c **** 
 456:Generated_Source\PSoC5/UART_1.c ****     /*******************************************************************************
 457:Generated_Source\PSoC5/UART_1.c ****     * Function Name: UART_1_ReadRxStatus
 458:Generated_Source\PSoC5/UART_1.c ****     ********************************************************************************
 459:Generated_Source\PSoC5/UART_1.c ****     *
 460:Generated_Source\PSoC5/UART_1.c ****     * Summary:
 461:Generated_Source\PSoC5/UART_1.c ****     *  Returns the current state of the receiver status register and the software
 462:Generated_Source\PSoC5/UART_1.c ****     *  buffer overflow status.
 463:Generated_Source\PSoC5/UART_1.c ****     *
 464:Generated_Source\PSoC5/UART_1.c ****     * Parameters:
 465:Generated_Source\PSoC5/UART_1.c ****     *  None.
 466:Generated_Source\PSoC5/UART_1.c ****     *
 467:Generated_Source\PSoC5/UART_1.c ****     * Return:
 468:Generated_Source\PSoC5/UART_1.c ****     *  Current state of the status register.
 469:Generated_Source\PSoC5/UART_1.c ****     *
 470:Generated_Source\PSoC5/UART_1.c ****     * Side Effect:
 471:Generated_Source\PSoC5/UART_1.c ****     *  All status register bits are clear-on-read except
 472:Generated_Source\PSoC5/UART_1.c ****     *  UART_1_RX_STS_FIFO_NOTEMPTY.
 473:Generated_Source\PSoC5/UART_1.c ****     *  UART_1_RX_STS_FIFO_NOTEMPTY clears immediately after RX data
 474:Generated_Source\PSoC5/UART_1.c ****     *  register read.
 475:Generated_Source\PSoC5/UART_1.c ****     *
 476:Generated_Source\PSoC5/UART_1.c ****     * Global Variables:
 477:Generated_Source\PSoC5/UART_1.c ****     *  UART_1_rxBufferOverflow - used to indicate overload condition.
 478:Generated_Source\PSoC5/UART_1.c ****     *   It set to one in RX interrupt when there isn't free space in
 479:Generated_Source\PSoC5/UART_1.c ****     *   UART_1_rxBufferRead to write new data. This condition returned
 480:Generated_Source\PSoC5/UART_1.c ****     *   and cleared to zero by this API as an
 481:Generated_Source\PSoC5/UART_1.c ****     *   UART_1_RX_STS_SOFT_BUFF_OVER bit along with RX Status register
 482:Generated_Source\PSoC5/UART_1.c ****     *   bits.
 483:Generated_Source\PSoC5/UART_1.c ****     *
 484:Generated_Source\PSoC5/UART_1.c ****     *******************************************************************************/
ARM GAS  C:\Users\shevi\AppData\Local\Temp\ccOEVTjV.s 			page 19


 485:Generated_Source\PSoC5/UART_1.c ****     uint8 UART_1_ReadRxStatus(void) 
 486:Generated_Source\PSoC5/UART_1.c ****     {
 542              		.loc 1 486 0
 543              		.cfi_startproc
 544              		@ args = 0, pretend = 0, frame = 8
 545              		@ frame_needed = 1, uses_anonymous_args = 0
 546              		@ link register save eliminated.
 547 0000 80B4     		push	{r7}
 548              		.cfi_def_cfa_offset 4
 549              		.cfi_offset 7, -4
 550 0002 83B0     		sub	sp, sp, #12
 551              		.cfi_def_cfa_offset 16
 552 0004 00AF     		add	r7, sp, #0
 553              		.cfi_def_cfa_register 7
 487:Generated_Source\PSoC5/UART_1.c ****         uint8 status;
 488:Generated_Source\PSoC5/UART_1.c **** 
 489:Generated_Source\PSoC5/UART_1.c ****         status = UART_1_RXSTATUS_REG & UART_1_RX_HW_MASK;
 554              		.loc 1 489 0
 555 0006 0C4B     		ldr	r3, .L32
 556 0008 1B78     		ldrb	r3, [r3]
 557 000a DBB2     		uxtb	r3, r3
 558 000c 03F07F03 		and	r3, r3, #127
 559 0010 FB71     		strb	r3, [r7, #7]
 490:Generated_Source\PSoC5/UART_1.c **** 
 491:Generated_Source\PSoC5/UART_1.c ****     #if (UART_1_RX_INTERRUPT_ENABLED)
 492:Generated_Source\PSoC5/UART_1.c ****         if(UART_1_rxBufferOverflow != 0u)
 560              		.loc 1 492 0
 561 0012 0A4B     		ldr	r3, .L32+4
 562 0014 1B78     		ldrb	r3, [r3]
 563 0016 DBB2     		uxtb	r3, r3
 564 0018 002B     		cmp	r3, #0
 565 001a 06D0     		beq	.L30
 493:Generated_Source\PSoC5/UART_1.c ****         {
 494:Generated_Source\PSoC5/UART_1.c ****             status |= UART_1_RX_STS_SOFT_BUFF_OVER;
 566              		.loc 1 494 0
 567 001c FB79     		ldrb	r3, [r7, #7]
 568 001e 63F07F03 		orn	r3, r3, #127
 569 0022 FB71     		strb	r3, [r7, #7]
 495:Generated_Source\PSoC5/UART_1.c ****             UART_1_rxBufferOverflow = 0u;
 570              		.loc 1 495 0
 571 0024 054B     		ldr	r3, .L32+4
 572 0026 0022     		movs	r2, #0
 573 0028 1A70     		strb	r2, [r3]
 574              	.L30:
 496:Generated_Source\PSoC5/UART_1.c ****         }
 497:Generated_Source\PSoC5/UART_1.c ****     #endif /* (UART_1_RX_INTERRUPT_ENABLED) */
 498:Generated_Source\PSoC5/UART_1.c **** 
 499:Generated_Source\PSoC5/UART_1.c ****         return(status);
 575              		.loc 1 499 0
 576 002a FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 500:Generated_Source\PSoC5/UART_1.c ****     }
 577              		.loc 1 500 0
 578 002c 1846     		mov	r0, r3
 579 002e 0C37     		adds	r7, r7, #12
 580              		.cfi_def_cfa_offset 4
 581 0030 BD46     		mov	sp, r7
 582              		.cfi_def_cfa_register 13
ARM GAS  C:\Users\shevi\AppData\Local\Temp\ccOEVTjV.s 			page 20


 583              		@ sp needed
 584 0032 5DF8047B 		ldr	r7, [sp], #4
 585              		.cfi_restore 7
 586              		.cfi_def_cfa_offset 0
 587 0036 7047     		bx	lr
 588              	.L33:
 589              		.align	2
 590              	.L32:
 591 0038 6B650040 		.word	1073767787
 592 003c 00000000 		.word	UART_1_rxBufferOverflow
 593              		.cfi_endproc
 594              	.LFE8:
 595              		.size	UART_1_ReadRxStatus, .-UART_1_ReadRxStatus
 596              		.section	.text.UART_1_GetChar,"ax",%progbits
 597              		.align	2
 598              		.global	UART_1_GetChar
 599              		.thumb
 600              		.thumb_func
 601              		.type	UART_1_GetChar, %function
 602              	UART_1_GetChar:
 603              	.LFB9:
 501:Generated_Source\PSoC5/UART_1.c **** 
 502:Generated_Source\PSoC5/UART_1.c **** 
 503:Generated_Source\PSoC5/UART_1.c ****     /*******************************************************************************
 504:Generated_Source\PSoC5/UART_1.c ****     * Function Name: UART_1_GetChar
 505:Generated_Source\PSoC5/UART_1.c ****     ********************************************************************************
 506:Generated_Source\PSoC5/UART_1.c ****     *
 507:Generated_Source\PSoC5/UART_1.c ****     * Summary:
 508:Generated_Source\PSoC5/UART_1.c ****     *  Returns the last received byte of data. UART_1_GetChar() is
 509:Generated_Source\PSoC5/UART_1.c ****     *  designed for ASCII characters and returns a uint8 where 1 to 255 are values
 510:Generated_Source\PSoC5/UART_1.c ****     *  for valid characters and 0 indicates an error occurred or no data is present.
 511:Generated_Source\PSoC5/UART_1.c ****     *
 512:Generated_Source\PSoC5/UART_1.c ****     * Parameters:
 513:Generated_Source\PSoC5/UART_1.c ****     *  None.
 514:Generated_Source\PSoC5/UART_1.c ****     *
 515:Generated_Source\PSoC5/UART_1.c ****     * Return:
 516:Generated_Source\PSoC5/UART_1.c ****     *  Character read from UART RX buffer. ASCII characters from 1 to 255 are valid.
 517:Generated_Source\PSoC5/UART_1.c ****     *  A returned zero signifies an error condition or no data available.
 518:Generated_Source\PSoC5/UART_1.c ****     *
 519:Generated_Source\PSoC5/UART_1.c ****     * Global Variables:
 520:Generated_Source\PSoC5/UART_1.c ****     *  UART_1_rxBuffer - RAM buffer pointer for save received data.
 521:Generated_Source\PSoC5/UART_1.c ****     *  UART_1_rxBufferWrite - cyclic index for write to rxBuffer,
 522:Generated_Source\PSoC5/UART_1.c ****     *     checked to identify new data.
 523:Generated_Source\PSoC5/UART_1.c ****     *  UART_1_rxBufferRead - cyclic index for read from rxBuffer,
 524:Generated_Source\PSoC5/UART_1.c ****     *     incremented after each byte has been read from buffer.
 525:Generated_Source\PSoC5/UART_1.c ****     *  UART_1_rxBufferLoopDetect - cleared if loop condition was detected
 526:Generated_Source\PSoC5/UART_1.c ****     *     in RX ISR.
 527:Generated_Source\PSoC5/UART_1.c ****     *
 528:Generated_Source\PSoC5/UART_1.c ****     * Reentrant:
 529:Generated_Source\PSoC5/UART_1.c ****     *  No.
 530:Generated_Source\PSoC5/UART_1.c ****     *
 531:Generated_Source\PSoC5/UART_1.c ****     *******************************************************************************/
 532:Generated_Source\PSoC5/UART_1.c ****     uint8 UART_1_GetChar(void) 
 533:Generated_Source\PSoC5/UART_1.c ****     {
 604              		.loc 1 533 0
 605              		.cfi_startproc
 606              		@ args = 0, pretend = 0, frame = 8
ARM GAS  C:\Users\shevi\AppData\Local\Temp\ccOEVTjV.s 			page 21


 607              		@ frame_needed = 1, uses_anonymous_args = 0
 608              		@ link register save eliminated.
 609 0000 80B4     		push	{r7}
 610              		.cfi_def_cfa_offset 4
 611              		.cfi_offset 7, -4
 612 0002 83B0     		sub	sp, sp, #12
 613              		.cfi_def_cfa_offset 16
 614 0004 00AF     		add	r7, sp, #0
 615              		.cfi_def_cfa_register 7
 534:Generated_Source\PSoC5/UART_1.c ****         uint8 rxData = 0u;
 616              		.loc 1 534 0
 617 0006 0023     		movs	r3, #0
 618 0008 FB71     		strb	r3, [r7, #7]
 535:Generated_Source\PSoC5/UART_1.c ****         uint8 rxStatus;
 536:Generated_Source\PSoC5/UART_1.c **** 
 537:Generated_Source\PSoC5/UART_1.c ****     #if (UART_1_RX_INTERRUPT_ENABLED)
 538:Generated_Source\PSoC5/UART_1.c ****         uint16 locRxBufferRead;
 539:Generated_Source\PSoC5/UART_1.c ****         uint16 locRxBufferWrite;
 540:Generated_Source\PSoC5/UART_1.c **** 
 541:Generated_Source\PSoC5/UART_1.c ****         /* Protect variables that could change on interrupt */
 542:Generated_Source\PSoC5/UART_1.c ****         UART_1_DisableRxInt();
 619              		.loc 1 542 0
 620 000a 244B     		ldr	r3, .L41
 621 000c 0422     		movs	r2, #4
 622 000e 1A60     		str	r2, [r3]
 543:Generated_Source\PSoC5/UART_1.c **** 
 544:Generated_Source\PSoC5/UART_1.c ****         locRxBufferRead  = UART_1_rxBufferRead;
 623              		.loc 1 544 0
 624 0010 234B     		ldr	r3, .L41+4
 625 0012 1B88     		ldrh	r3, [r3]	@ movhi
 626 0014 BB80     		strh	r3, [r7, #4]	@ movhi
 545:Generated_Source\PSoC5/UART_1.c ****         locRxBufferWrite = UART_1_rxBufferWrite;
 627              		.loc 1 545 0
 628 0016 234B     		ldr	r3, .L41+8
 629 0018 1B88     		ldrh	r3, [r3]	@ movhi
 630 001a 7B80     		strh	r3, [r7, #2]	@ movhi
 546:Generated_Source\PSoC5/UART_1.c **** 
 547:Generated_Source\PSoC5/UART_1.c ****         if( (UART_1_rxBufferLoopDetect != 0u) || (locRxBufferRead != locRxBufferWrite) )
 631              		.loc 1 547 0
 632 001c 224B     		ldr	r3, .L41+12
 633 001e 1B78     		ldrb	r3, [r3]
 634 0020 DBB2     		uxtb	r3, r3
 635 0022 002B     		cmp	r3, #0
 636 0024 03D1     		bne	.L35
 637              		.loc 1 547 0 is_stmt 0 discriminator 1
 638 0026 BA88     		ldrh	r2, [r7, #4]
 639 0028 7B88     		ldrh	r3, [r7, #2]
 640 002a 9A42     		cmp	r2, r3
 641 002c 19D0     		beq	.L36
 642              	.L35:
 548:Generated_Source\PSoC5/UART_1.c ****         {
 549:Generated_Source\PSoC5/UART_1.c ****             rxData = UART_1_rxBuffer[locRxBufferRead];
 643              		.loc 1 549 0 is_stmt 1
 644 002e BB88     		ldrh	r3, [r7, #4]
 645 0030 1E4A     		ldr	r2, .L41+16
 646 0032 D35C     		ldrb	r3, [r2, r3]
 647 0034 FB71     		strb	r3, [r7, #7]
ARM GAS  C:\Users\shevi\AppData\Local\Temp\ccOEVTjV.s 			page 22


 550:Generated_Source\PSoC5/UART_1.c ****             locRxBufferRead++;
 648              		.loc 1 550 0
 649 0036 BB88     		ldrh	r3, [r7, #4]
 650 0038 0133     		adds	r3, r3, #1
 651 003a BB80     		strh	r3, [r7, #4]	@ movhi
 551:Generated_Source\PSoC5/UART_1.c ****             if(locRxBufferRead >= UART_1_RX_BUFFER_SIZE)
 652              		.loc 1 551 0
 653 003c BB88     		ldrh	r3, [r7, #4]
 654 003e B3F5806F 		cmp	r3, #1024
 655 0042 01D3     		bcc	.L37
 552:Generated_Source\PSoC5/UART_1.c ****             {
 553:Generated_Source\PSoC5/UART_1.c ****                 locRxBufferRead = 0u;
 656              		.loc 1 553 0
 657 0044 0023     		movs	r3, #0
 658 0046 BB80     		strh	r3, [r7, #4]	@ movhi
 659              	.L37:
 554:Generated_Source\PSoC5/UART_1.c ****             }
 555:Generated_Source\PSoC5/UART_1.c ****             /* Update the real pointer */
 556:Generated_Source\PSoC5/UART_1.c ****             UART_1_rxBufferRead = locRxBufferRead;
 660              		.loc 1 556 0
 661 0048 154A     		ldr	r2, .L41+4
 662 004a BB88     		ldrh	r3, [r7, #4]	@ movhi
 663 004c 1380     		strh	r3, [r2]	@ movhi
 557:Generated_Source\PSoC5/UART_1.c **** 
 558:Generated_Source\PSoC5/UART_1.c ****             if(UART_1_rxBufferLoopDetect != 0u)
 664              		.loc 1 558 0
 665 004e 164B     		ldr	r3, .L41+12
 666 0050 1B78     		ldrb	r3, [r3]
 667 0052 DBB2     		uxtb	r3, r3
 668 0054 002B     		cmp	r3, #0
 669 0056 03D0     		beq	.L38
 559:Generated_Source\PSoC5/UART_1.c ****             {
 560:Generated_Source\PSoC5/UART_1.c ****                 UART_1_rxBufferLoopDetect = 0u;
 670              		.loc 1 560 0
 671 0058 134B     		ldr	r3, .L41+12
 672 005a 0022     		movs	r2, #0
 673 005c 1A70     		strb	r2, [r3]
 558:Generated_Source\PSoC5/UART_1.c ****             {
 674              		.loc 1 558 0
 675 005e 12E0     		b	.L39
 676              	.L38:
 677 0060 11E0     		b	.L39
 678              	.L36:
 561:Generated_Source\PSoC5/UART_1.c ****                 #if( (UART_1_RX_INTERRUPT_ENABLED) && (UART_1_FLOW_CONTROL != 0u) )
 562:Generated_Source\PSoC5/UART_1.c ****                     /* When Hardware Flow Control selected - return RX mask */
 563:Generated_Source\PSoC5/UART_1.c ****                     #if( UART_1_HD_ENABLED )
 564:Generated_Source\PSoC5/UART_1.c ****                         if((UART_1_CONTROL_REG & UART_1_CTRL_HD_SEND) == 0u)
 565:Generated_Source\PSoC5/UART_1.c ****                         {   /* In Half duplex mode return RX mask only if
 566:Generated_Source\PSoC5/UART_1.c ****                             *  RX configuration set, otherwise
 567:Generated_Source\PSoC5/UART_1.c ****                             *  mask will be returned in LoadRxConfig() API.
 568:Generated_Source\PSoC5/UART_1.c ****                             */
 569:Generated_Source\PSoC5/UART_1.c ****                             UART_1_RXSTATUS_MASK_REG |= UART_1_RX_STS_FIFO_NOTEMPTY;
 570:Generated_Source\PSoC5/UART_1.c ****                         }
 571:Generated_Source\PSoC5/UART_1.c ****                     #else
 572:Generated_Source\PSoC5/UART_1.c ****                         UART_1_RXSTATUS_MASK_REG |= UART_1_RX_STS_FIFO_NOTEMPTY;
 573:Generated_Source\PSoC5/UART_1.c ****                     #endif /* end UART_1_HD_ENABLED */
 574:Generated_Source\PSoC5/UART_1.c ****                 #endif /* UART_1_RX_INTERRUPT_ENABLED and Hardware flow control*/
ARM GAS  C:\Users\shevi\AppData\Local\Temp\ccOEVTjV.s 			page 23


 575:Generated_Source\PSoC5/UART_1.c ****             }
 576:Generated_Source\PSoC5/UART_1.c **** 
 577:Generated_Source\PSoC5/UART_1.c ****         }
 578:Generated_Source\PSoC5/UART_1.c ****         else
 579:Generated_Source\PSoC5/UART_1.c ****         {   rxStatus = UART_1_RXSTATUS_REG;
 679              		.loc 1 579 0
 680 0062 134B     		ldr	r3, .L41+20
 681 0064 1B78     		ldrb	r3, [r3]
 682 0066 7B70     		strb	r3, [r7, #1]
 580:Generated_Source\PSoC5/UART_1.c ****             if((rxStatus & UART_1_RX_STS_FIFO_NOTEMPTY) != 0u)
 683              		.loc 1 580 0
 684 0068 7B78     		ldrb	r3, [r7, #1]	@ zero_extendqisi2
 685 006a 03F02003 		and	r3, r3, #32
 686 006e 002B     		cmp	r3, #0
 687 0070 09D0     		beq	.L39
 581:Generated_Source\PSoC5/UART_1.c ****             {   /* Read received data from FIFO */
 582:Generated_Source\PSoC5/UART_1.c ****                 rxData = UART_1_RXDATA_REG;
 688              		.loc 1 582 0
 689 0072 104B     		ldr	r3, .L41+24
 690 0074 1B78     		ldrb	r3, [r3]
 691 0076 FB71     		strb	r3, [r7, #7]
 583:Generated_Source\PSoC5/UART_1.c ****                 /*Check status on error*/
 584:Generated_Source\PSoC5/UART_1.c ****                 if((rxStatus & (UART_1_RX_STS_BREAK | UART_1_RX_STS_PAR_ERROR |
 585:Generated_Source\PSoC5/UART_1.c ****                                 UART_1_RX_STS_STOP_ERROR | UART_1_RX_STS_OVERRUN)) != 0u)
 692              		.loc 1 585 0
 693 0078 7B78     		ldrb	r3, [r7, #1]	@ zero_extendqisi2
 694 007a 03F01E03 		and	r3, r3, #30
 584:Generated_Source\PSoC5/UART_1.c ****                                 UART_1_RX_STS_STOP_ERROR | UART_1_RX_STS_OVERRUN)) != 0u)
 695              		.loc 1 584 0
 696 007e 002B     		cmp	r3, #0
 697 0080 01D0     		beq	.L39
 586:Generated_Source\PSoC5/UART_1.c ****                 {
 587:Generated_Source\PSoC5/UART_1.c ****                     rxData = 0u;
 698              		.loc 1 587 0
 699 0082 0023     		movs	r3, #0
 700 0084 FB71     		strb	r3, [r7, #7]
 701              	.L39:
 588:Generated_Source\PSoC5/UART_1.c ****                 }
 589:Generated_Source\PSoC5/UART_1.c ****             }
 590:Generated_Source\PSoC5/UART_1.c ****         }
 591:Generated_Source\PSoC5/UART_1.c **** 
 592:Generated_Source\PSoC5/UART_1.c ****         UART_1_EnableRxInt();
 702              		.loc 1 592 0
 703 0086 0C4B     		ldr	r3, .L41+28
 704 0088 0422     		movs	r2, #4
 705 008a 1A60     		str	r2, [r3]
 593:Generated_Source\PSoC5/UART_1.c **** 
 594:Generated_Source\PSoC5/UART_1.c ****     #else
 595:Generated_Source\PSoC5/UART_1.c **** 
 596:Generated_Source\PSoC5/UART_1.c ****         rxStatus =UART_1_RXSTATUS_REG;
 597:Generated_Source\PSoC5/UART_1.c ****         if((rxStatus & UART_1_RX_STS_FIFO_NOTEMPTY) != 0u)
 598:Generated_Source\PSoC5/UART_1.c ****         {
 599:Generated_Source\PSoC5/UART_1.c ****             /* Read received data from FIFO */
 600:Generated_Source\PSoC5/UART_1.c ****             rxData = UART_1_RXDATA_REG;
 601:Generated_Source\PSoC5/UART_1.c **** 
 602:Generated_Source\PSoC5/UART_1.c ****             /*Check status on error*/
 603:Generated_Source\PSoC5/UART_1.c ****             if((rxStatus & (UART_1_RX_STS_BREAK | UART_1_RX_STS_PAR_ERROR |
ARM GAS  C:\Users\shevi\AppData\Local\Temp\ccOEVTjV.s 			page 24


 604:Generated_Source\PSoC5/UART_1.c ****                             UART_1_RX_STS_STOP_ERROR | UART_1_RX_STS_OVERRUN)) != 0u)
 605:Generated_Source\PSoC5/UART_1.c ****             {
 606:Generated_Source\PSoC5/UART_1.c ****                 rxData = 0u;
 607:Generated_Source\PSoC5/UART_1.c ****             }
 608:Generated_Source\PSoC5/UART_1.c ****         }
 609:Generated_Source\PSoC5/UART_1.c ****     #endif /* (UART_1_RX_INTERRUPT_ENABLED) */
 610:Generated_Source\PSoC5/UART_1.c **** 
 611:Generated_Source\PSoC5/UART_1.c ****         return(rxData);
 706              		.loc 1 611 0
 707 008c FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 612:Generated_Source\PSoC5/UART_1.c ****     }
 708              		.loc 1 612 0
 709 008e 1846     		mov	r0, r3
 710 0090 0C37     		adds	r7, r7, #12
 711              		.cfi_def_cfa_offset 4
 712 0092 BD46     		mov	sp, r7
 713              		.cfi_def_cfa_register 13
 714              		@ sp needed
 715 0094 5DF8047B 		ldr	r7, [sp], #4
 716              		.cfi_restore 7
 717              		.cfi_def_cfa_offset 0
 718 0098 7047     		bx	lr
 719              	.L42:
 720 009a 00BF     		.align	2
 721              	.L41:
 722 009c 80E100E0 		.word	-536813184
 723 00a0 00000000 		.word	UART_1_rxBufferRead
 724 00a4 00000000 		.word	UART_1_rxBufferWrite
 725 00a8 00000000 		.word	UART_1_rxBufferLoopDetect
 726 00ac 00000000 		.word	UART_1_rxBuffer
 727 00b0 6B650040 		.word	1073767787
 728 00b4 4B650040 		.word	1073767755
 729 00b8 00E100E0 		.word	-536813312
 730              		.cfi_endproc
 731              	.LFE9:
 732              		.size	UART_1_GetChar, .-UART_1_GetChar
 733              		.section	.text.UART_1_GetByte,"ax",%progbits
 734              		.align	2
 735              		.global	UART_1_GetByte
 736              		.thumb
 737              		.thumb_func
 738              		.type	UART_1_GetByte, %function
 739              	UART_1_GetByte:
 740              	.LFB10:
 613:Generated_Source\PSoC5/UART_1.c **** 
 614:Generated_Source\PSoC5/UART_1.c **** 
 615:Generated_Source\PSoC5/UART_1.c ****     /*******************************************************************************
 616:Generated_Source\PSoC5/UART_1.c ****     * Function Name: UART_1_GetByte
 617:Generated_Source\PSoC5/UART_1.c ****     ********************************************************************************
 618:Generated_Source\PSoC5/UART_1.c ****     *
 619:Generated_Source\PSoC5/UART_1.c ****     * Summary:
 620:Generated_Source\PSoC5/UART_1.c ****     *  Reads UART RX buffer immediately, returns received character and error
 621:Generated_Source\PSoC5/UART_1.c ****     *  condition.
 622:Generated_Source\PSoC5/UART_1.c ****     *
 623:Generated_Source\PSoC5/UART_1.c ****     * Parameters:
 624:Generated_Source\PSoC5/UART_1.c ****     *  None.
 625:Generated_Source\PSoC5/UART_1.c ****     *
ARM GAS  C:\Users\shevi\AppData\Local\Temp\ccOEVTjV.s 			page 25


 626:Generated_Source\PSoC5/UART_1.c ****     * Return:
 627:Generated_Source\PSoC5/UART_1.c ****     *  MSB contains status and LSB contains UART RX data. If the MSB is nonzero,
 628:Generated_Source\PSoC5/UART_1.c ****     *  an error has occurred.
 629:Generated_Source\PSoC5/UART_1.c ****     *
 630:Generated_Source\PSoC5/UART_1.c ****     * Reentrant:
 631:Generated_Source\PSoC5/UART_1.c ****     *  No.
 632:Generated_Source\PSoC5/UART_1.c ****     *
 633:Generated_Source\PSoC5/UART_1.c ****     *******************************************************************************/
 634:Generated_Source\PSoC5/UART_1.c ****     uint16 UART_1_GetByte(void) 
 635:Generated_Source\PSoC5/UART_1.c ****     {
 741              		.loc 1 635 0
 742              		.cfi_startproc
 743              		@ args = 0, pretend = 0, frame = 8
 744              		@ frame_needed = 1, uses_anonymous_args = 0
 745 0000 90B5     		push	{r4, r7, lr}
 746              		.cfi_def_cfa_offset 12
 747              		.cfi_offset 4, -12
 748              		.cfi_offset 7, -8
 749              		.cfi_offset 14, -4
 750 0002 83B0     		sub	sp, sp, #12
 751              		.cfi_def_cfa_offset 24
 752 0004 00AF     		add	r7, sp, #0
 753              		.cfi_def_cfa_register 7
 636:Generated_Source\PSoC5/UART_1.c ****         
 637:Generated_Source\PSoC5/UART_1.c ****     #if (UART_1_RX_INTERRUPT_ENABLED)
 638:Generated_Source\PSoC5/UART_1.c ****         uint16 locErrorStatus;
 639:Generated_Source\PSoC5/UART_1.c ****         /* Protect variables that could change on interrupt */
 640:Generated_Source\PSoC5/UART_1.c ****         UART_1_DisableRxInt();
 754              		.loc 1 640 0
 755 0006 0C4B     		ldr	r3, .L45
 756 0008 0422     		movs	r2, #4
 757 000a 1A60     		str	r2, [r3]
 641:Generated_Source\PSoC5/UART_1.c ****         locErrorStatus = (uint16)UART_1_errorStatus;
 758              		.loc 1 641 0
 759 000c 0B4B     		ldr	r3, .L45+4
 760 000e 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 761 0010 FB80     		strh	r3, [r7, #6]	@ movhi
 642:Generated_Source\PSoC5/UART_1.c ****         UART_1_errorStatus = 0u;
 762              		.loc 1 642 0
 763 0012 0A4B     		ldr	r3, .L45+4
 764 0014 0022     		movs	r2, #0
 765 0016 1A70     		strb	r2, [r3]
 643:Generated_Source\PSoC5/UART_1.c ****         UART_1_EnableRxInt();
 766              		.loc 1 643 0
 767 0018 094B     		ldr	r3, .L45+8
 768 001a 0422     		movs	r2, #4
 769 001c 1A60     		str	r2, [r3]
 644:Generated_Source\PSoC5/UART_1.c ****         return ( (uint16)(locErrorStatus << 8u) | UART_1_ReadRxData() );
 770              		.loc 1 644 0
 771 001e FB88     		ldrh	r3, [r7, #6]	@ movhi
 772 0020 1B02     		lsls	r3, r3, #8
 773 0022 9CB2     		uxth	r4, r3
 774 0024 FFF7FEFF 		bl	UART_1_ReadRxData
 775 0028 0346     		mov	r3, r0
 776 002a 9BB2     		uxth	r3, r3
 777 002c 2343     		orrs	r3, r3, r4
 778 002e 9BB2     		uxth	r3, r3
ARM GAS  C:\Users\shevi\AppData\Local\Temp\ccOEVTjV.s 			page 26


 645:Generated_Source\PSoC5/UART_1.c ****     #else
 646:Generated_Source\PSoC5/UART_1.c ****         return ( ((uint16)UART_1_ReadRxStatus() << 8u) | UART_1_ReadRxData() );
 647:Generated_Source\PSoC5/UART_1.c ****     #endif /* UART_1_RX_INTERRUPT_ENABLED */
 648:Generated_Source\PSoC5/UART_1.c ****         
 649:Generated_Source\PSoC5/UART_1.c ****     }
 779              		.loc 1 649 0
 780 0030 1846     		mov	r0, r3
 781 0032 0C37     		adds	r7, r7, #12
 782              		.cfi_def_cfa_offset 12
 783 0034 BD46     		mov	sp, r7
 784              		.cfi_def_cfa_register 13
 785              		@ sp needed
 786 0036 90BD     		pop	{r4, r7, pc}
 787              	.L46:
 788              		.align	2
 789              	.L45:
 790 0038 80E100E0 		.word	-536813184
 791 003c 00000000 		.word	UART_1_errorStatus
 792 0040 00E100E0 		.word	-536813312
 793              		.cfi_endproc
 794              	.LFE10:
 795              		.size	UART_1_GetByte, .-UART_1_GetByte
 796              		.section	.text.UART_1_GetRxBufferSize,"ax",%progbits
 797              		.align	2
 798              		.global	UART_1_GetRxBufferSize
 799              		.thumb
 800              		.thumb_func
 801              		.type	UART_1_GetRxBufferSize, %function
 802              	UART_1_GetRxBufferSize:
 803              	.LFB11:
 650:Generated_Source\PSoC5/UART_1.c **** 
 651:Generated_Source\PSoC5/UART_1.c **** 
 652:Generated_Source\PSoC5/UART_1.c ****     /*******************************************************************************
 653:Generated_Source\PSoC5/UART_1.c ****     * Function Name: UART_1_GetRxBufferSize
 654:Generated_Source\PSoC5/UART_1.c ****     ********************************************************************************
 655:Generated_Source\PSoC5/UART_1.c ****     *
 656:Generated_Source\PSoC5/UART_1.c ****     * Summary:
 657:Generated_Source\PSoC5/UART_1.c ****     *  Returns the number of received bytes available in the RX buffer.
 658:Generated_Source\PSoC5/UART_1.c ****     *  * RX software buffer is disabled (RX Buffer Size parameter is equal to 4): 
 659:Generated_Source\PSoC5/UART_1.c ****     *    returns 0 for empty RX FIFO or 1 for not empty RX FIFO.
 660:Generated_Source\PSoC5/UART_1.c ****     *  * RX software buffer is enabled: returns the number of bytes available in 
 661:Generated_Source\PSoC5/UART_1.c ****     *    the RX software buffer. Bytes available in the RX FIFO do not take to 
 662:Generated_Source\PSoC5/UART_1.c ****     *    account.
 663:Generated_Source\PSoC5/UART_1.c ****     *
 664:Generated_Source\PSoC5/UART_1.c ****     * Parameters:
 665:Generated_Source\PSoC5/UART_1.c ****     *  None.
 666:Generated_Source\PSoC5/UART_1.c ****     *
 667:Generated_Source\PSoC5/UART_1.c ****     * Return:
 668:Generated_Source\PSoC5/UART_1.c ****     *  uint16: Number of bytes in the RX buffer. 
 669:Generated_Source\PSoC5/UART_1.c ****     *    Return value type depends on RX Buffer Size parameter.
 670:Generated_Source\PSoC5/UART_1.c ****     *
 671:Generated_Source\PSoC5/UART_1.c ****     * Global Variables:
 672:Generated_Source\PSoC5/UART_1.c ****     *  UART_1_rxBufferWrite - used to calculate left bytes.
 673:Generated_Source\PSoC5/UART_1.c ****     *  UART_1_rxBufferRead - used to calculate left bytes.
 674:Generated_Source\PSoC5/UART_1.c ****     *  UART_1_rxBufferLoopDetect - checked to decide left bytes amount.
 675:Generated_Source\PSoC5/UART_1.c ****     *
 676:Generated_Source\PSoC5/UART_1.c ****     * Reentrant:
ARM GAS  C:\Users\shevi\AppData\Local\Temp\ccOEVTjV.s 			page 27


 677:Generated_Source\PSoC5/UART_1.c ****     *  No.
 678:Generated_Source\PSoC5/UART_1.c ****     *
 679:Generated_Source\PSoC5/UART_1.c ****     * Theory:
 680:Generated_Source\PSoC5/UART_1.c ****     *  Allows the user to find out how full the RX Buffer is.
 681:Generated_Source\PSoC5/UART_1.c ****     *
 682:Generated_Source\PSoC5/UART_1.c ****     *******************************************************************************/
 683:Generated_Source\PSoC5/UART_1.c ****     uint16 UART_1_GetRxBufferSize(void)
 684:Generated_Source\PSoC5/UART_1.c ****                                                             
 685:Generated_Source\PSoC5/UART_1.c ****     {
 804              		.loc 1 685 0
 805              		.cfi_startproc
 806              		@ args = 0, pretend = 0, frame = 8
 807              		@ frame_needed = 1, uses_anonymous_args = 0
 808              		@ link register save eliminated.
 809 0000 80B4     		push	{r7}
 810              		.cfi_def_cfa_offset 4
 811              		.cfi_offset 7, -4
 812 0002 83B0     		sub	sp, sp, #12
 813              		.cfi_def_cfa_offset 16
 814 0004 00AF     		add	r7, sp, #0
 815              		.cfi_def_cfa_register 7
 686:Generated_Source\PSoC5/UART_1.c ****         uint16 size;
 687:Generated_Source\PSoC5/UART_1.c **** 
 688:Generated_Source\PSoC5/UART_1.c ****     #if (UART_1_RX_INTERRUPT_ENABLED)
 689:Generated_Source\PSoC5/UART_1.c **** 
 690:Generated_Source\PSoC5/UART_1.c ****         /* Protect variables that could change on interrupt */
 691:Generated_Source\PSoC5/UART_1.c ****         UART_1_DisableRxInt();
 816              		.loc 1 691 0
 817 0006 1E4B     		ldr	r3, .L54
 818 0008 0422     		movs	r2, #4
 819 000a 1A60     		str	r2, [r3]
 692:Generated_Source\PSoC5/UART_1.c **** 
 693:Generated_Source\PSoC5/UART_1.c ****         if(UART_1_rxBufferRead == UART_1_rxBufferWrite)
 820              		.loc 1 693 0
 821 000c 1D4B     		ldr	r3, .L54+4
 822 000e 1B88     		ldrh	r3, [r3]	@ movhi
 823 0010 9AB2     		uxth	r2, r3
 824 0012 1D4B     		ldr	r3, .L54+8
 825 0014 1B88     		ldrh	r3, [r3]	@ movhi
 826 0016 9BB2     		uxth	r3, r3
 827 0018 9A42     		cmp	r2, r3
 828 001a 0BD1     		bne	.L48
 694:Generated_Source\PSoC5/UART_1.c ****         {
 695:Generated_Source\PSoC5/UART_1.c ****             if(UART_1_rxBufferLoopDetect != 0u)
 829              		.loc 1 695 0
 830 001c 1B4B     		ldr	r3, .L54+12
 831 001e 1B78     		ldrb	r3, [r3]
 832 0020 DBB2     		uxtb	r3, r3
 833 0022 002B     		cmp	r3, #0
 834 0024 03D0     		beq	.L49
 696:Generated_Source\PSoC5/UART_1.c ****             {
 697:Generated_Source\PSoC5/UART_1.c ****                 size = UART_1_RX_BUFFER_SIZE;
 835              		.loc 1 697 0
 836 0026 4FF48063 		mov	r3, #1024
 837 002a FB80     		strh	r3, [r7, #6]	@ movhi
 838 002c 1EE0     		b	.L51
 839              	.L49:
ARM GAS  C:\Users\shevi\AppData\Local\Temp\ccOEVTjV.s 			page 28


 698:Generated_Source\PSoC5/UART_1.c ****             }
 699:Generated_Source\PSoC5/UART_1.c ****             else
 700:Generated_Source\PSoC5/UART_1.c ****             {
 701:Generated_Source\PSoC5/UART_1.c ****                 size = 0u;
 840              		.loc 1 701 0
 841 002e 0023     		movs	r3, #0
 842 0030 FB80     		strh	r3, [r7, #6]	@ movhi
 843 0032 1BE0     		b	.L51
 844              	.L48:
 702:Generated_Source\PSoC5/UART_1.c ****             }
 703:Generated_Source\PSoC5/UART_1.c ****         }
 704:Generated_Source\PSoC5/UART_1.c ****         else if(UART_1_rxBufferRead < UART_1_rxBufferWrite)
 845              		.loc 1 704 0
 846 0034 134B     		ldr	r3, .L54+4
 847 0036 1B88     		ldrh	r3, [r3]	@ movhi
 848 0038 9AB2     		uxth	r2, r3
 849 003a 134B     		ldr	r3, .L54+8
 850 003c 1B88     		ldrh	r3, [r3]	@ movhi
 851 003e 9BB2     		uxth	r3, r3
 852 0040 9A42     		cmp	r2, r3
 853 0042 08D2     		bcs	.L52
 705:Generated_Source\PSoC5/UART_1.c ****         {
 706:Generated_Source\PSoC5/UART_1.c ****             size = (UART_1_rxBufferWrite - UART_1_rxBufferRead);
 854              		.loc 1 706 0
 855 0044 104B     		ldr	r3, .L54+8
 856 0046 1B88     		ldrh	r3, [r3]	@ movhi
 857 0048 9AB2     		uxth	r2, r3
 858 004a 0E4B     		ldr	r3, .L54+4
 859 004c 1B88     		ldrh	r3, [r3]	@ movhi
 860 004e 9BB2     		uxth	r3, r3
 861 0050 D31A     		subs	r3, r2, r3
 862 0052 FB80     		strh	r3, [r7, #6]	@ movhi
 863 0054 0AE0     		b	.L51
 864              	.L52:
 707:Generated_Source\PSoC5/UART_1.c ****         }
 708:Generated_Source\PSoC5/UART_1.c ****         else
 709:Generated_Source\PSoC5/UART_1.c ****         {
 710:Generated_Source\PSoC5/UART_1.c ****             size = (UART_1_RX_BUFFER_SIZE - UART_1_rxBufferRead) + UART_1_rxBufferWrite;
 865              		.loc 1 710 0
 866 0056 0C4B     		ldr	r3, .L54+8
 867 0058 1B88     		ldrh	r3, [r3]	@ movhi
 868 005a 9AB2     		uxth	r2, r3
 869 005c 094B     		ldr	r3, .L54+4
 870 005e 1B88     		ldrh	r3, [r3]	@ movhi
 871 0060 9BB2     		uxth	r3, r3
 872 0062 D31A     		subs	r3, r2, r3
 873 0064 9BB2     		uxth	r3, r3
 874 0066 03F58063 		add	r3, r3, #1024
 875 006a FB80     		strh	r3, [r7, #6]	@ movhi
 876              	.L51:
 711:Generated_Source\PSoC5/UART_1.c ****         }
 712:Generated_Source\PSoC5/UART_1.c **** 
 713:Generated_Source\PSoC5/UART_1.c ****         UART_1_EnableRxInt();
 877              		.loc 1 713 0
 878 006c 084B     		ldr	r3, .L54+16
 879 006e 0422     		movs	r2, #4
 880 0070 1A60     		str	r2, [r3]
ARM GAS  C:\Users\shevi\AppData\Local\Temp\ccOEVTjV.s 			page 29


 714:Generated_Source\PSoC5/UART_1.c **** 
 715:Generated_Source\PSoC5/UART_1.c ****     #else
 716:Generated_Source\PSoC5/UART_1.c **** 
 717:Generated_Source\PSoC5/UART_1.c ****         /* We can only know if there is data in the fifo. */
 718:Generated_Source\PSoC5/UART_1.c ****         size = ((UART_1_RXSTATUS_REG & UART_1_RX_STS_FIFO_NOTEMPTY) != 0u) ? 1u : 0u;
 719:Generated_Source\PSoC5/UART_1.c **** 
 720:Generated_Source\PSoC5/UART_1.c ****     #endif /* (UART_1_RX_INTERRUPT_ENABLED) */
 721:Generated_Source\PSoC5/UART_1.c **** 
 722:Generated_Source\PSoC5/UART_1.c ****         return(size);
 881              		.loc 1 722 0
 882 0072 FB88     		ldrh	r3, [r7, #6]
 723:Generated_Source\PSoC5/UART_1.c ****     }
 883              		.loc 1 723 0
 884 0074 1846     		mov	r0, r3
 885 0076 0C37     		adds	r7, r7, #12
 886              		.cfi_def_cfa_offset 4
 887 0078 BD46     		mov	sp, r7
 888              		.cfi_def_cfa_register 13
 889              		@ sp needed
 890 007a 5DF8047B 		ldr	r7, [sp], #4
 891              		.cfi_restore 7
 892              		.cfi_def_cfa_offset 0
 893 007e 7047     		bx	lr
 894              	.L55:
 895              		.align	2
 896              	.L54:
 897 0080 80E100E0 		.word	-536813184
 898 0084 00000000 		.word	UART_1_rxBufferRead
 899 0088 00000000 		.word	UART_1_rxBufferWrite
 900 008c 00000000 		.word	UART_1_rxBufferLoopDetect
 901 0090 00E100E0 		.word	-536813312
 902              		.cfi_endproc
 903              	.LFE11:
 904              		.size	UART_1_GetRxBufferSize, .-UART_1_GetRxBufferSize
 905              		.section	.text.UART_1_ClearRxBuffer,"ax",%progbits
 906              		.align	2
 907              		.global	UART_1_ClearRxBuffer
 908              		.thumb
 909              		.thumb_func
 910              		.type	UART_1_ClearRxBuffer, %function
 911              	UART_1_ClearRxBuffer:
 912              	.LFB12:
 724:Generated_Source\PSoC5/UART_1.c **** 
 725:Generated_Source\PSoC5/UART_1.c **** 
 726:Generated_Source\PSoC5/UART_1.c ****     /*******************************************************************************
 727:Generated_Source\PSoC5/UART_1.c ****     * Function Name: UART_1_ClearRxBuffer
 728:Generated_Source\PSoC5/UART_1.c ****     ********************************************************************************
 729:Generated_Source\PSoC5/UART_1.c ****     *
 730:Generated_Source\PSoC5/UART_1.c ****     * Summary:
 731:Generated_Source\PSoC5/UART_1.c ****     *  Clears the receiver memory buffer and hardware RX FIFO of all received data.
 732:Generated_Source\PSoC5/UART_1.c ****     *
 733:Generated_Source\PSoC5/UART_1.c ****     * Parameters:
 734:Generated_Source\PSoC5/UART_1.c ****     *  None.
 735:Generated_Source\PSoC5/UART_1.c ****     *
 736:Generated_Source\PSoC5/UART_1.c ****     * Return:
 737:Generated_Source\PSoC5/UART_1.c ****     *  None.
 738:Generated_Source\PSoC5/UART_1.c ****     *
ARM GAS  C:\Users\shevi\AppData\Local\Temp\ccOEVTjV.s 			page 30


 739:Generated_Source\PSoC5/UART_1.c ****     * Global Variables:
 740:Generated_Source\PSoC5/UART_1.c ****     *  UART_1_rxBufferWrite - cleared to zero.
 741:Generated_Source\PSoC5/UART_1.c ****     *  UART_1_rxBufferRead - cleared to zero.
 742:Generated_Source\PSoC5/UART_1.c ****     *  UART_1_rxBufferLoopDetect - cleared to zero.
 743:Generated_Source\PSoC5/UART_1.c ****     *  UART_1_rxBufferOverflow - cleared to zero.
 744:Generated_Source\PSoC5/UART_1.c ****     *
 745:Generated_Source\PSoC5/UART_1.c ****     * Reentrant:
 746:Generated_Source\PSoC5/UART_1.c ****     *  No.
 747:Generated_Source\PSoC5/UART_1.c ****     *
 748:Generated_Source\PSoC5/UART_1.c ****     * Theory:
 749:Generated_Source\PSoC5/UART_1.c ****     *  Setting the pointers to zero makes the system believe there is no data to
 750:Generated_Source\PSoC5/UART_1.c ****     *  read and writing will resume at address 0 overwriting any data that may
 751:Generated_Source\PSoC5/UART_1.c ****     *  have remained in the RAM.
 752:Generated_Source\PSoC5/UART_1.c ****     *
 753:Generated_Source\PSoC5/UART_1.c ****     * Side Effects:
 754:Generated_Source\PSoC5/UART_1.c ****     *  Any received data not read from the RAM or FIFO buffer will be lost.
 755:Generated_Source\PSoC5/UART_1.c ****     *
 756:Generated_Source\PSoC5/UART_1.c ****     *******************************************************************************/
 757:Generated_Source\PSoC5/UART_1.c ****     void UART_1_ClearRxBuffer(void) 
 758:Generated_Source\PSoC5/UART_1.c ****     {
 913              		.loc 1 758 0
 914              		.cfi_startproc
 915              		@ args = 0, pretend = 0, frame = 8
 916              		@ frame_needed = 1, uses_anonymous_args = 0
 917 0000 80B5     		push	{r7, lr}
 918              		.cfi_def_cfa_offset 8
 919              		.cfi_offset 7, -8
 920              		.cfi_offset 14, -4
 921 0002 82B0     		sub	sp, sp, #8
 922              		.cfi_def_cfa_offset 16
 923 0004 00AF     		add	r7, sp, #0
 924              		.cfi_def_cfa_register 7
 759:Generated_Source\PSoC5/UART_1.c ****         uint8 enableInterrupts;
 760:Generated_Source\PSoC5/UART_1.c **** 
 761:Generated_Source\PSoC5/UART_1.c ****         /* Clear the HW FIFO */
 762:Generated_Source\PSoC5/UART_1.c ****         enableInterrupts = CyEnterCriticalSection();
 925              		.loc 1 762 0
 926 0006 FFF7FEFF 		bl	CyEnterCriticalSection
 927 000a 0346     		mov	r3, r0
 928 000c FB71     		strb	r3, [r7, #7]
 763:Generated_Source\PSoC5/UART_1.c ****         UART_1_RXDATA_AUX_CTL_REG |= (uint8)  UART_1_RX_FIFO_CLR;
 929              		.loc 1 763 0
 930 000e 144A     		ldr	r2, .L57
 931 0010 134B     		ldr	r3, .L57
 932 0012 1B78     		ldrb	r3, [r3]
 933 0014 DBB2     		uxtb	r3, r3
 934 0016 43F00103 		orr	r3, r3, #1
 935 001a DBB2     		uxtb	r3, r3
 936 001c 1370     		strb	r3, [r2]
 764:Generated_Source\PSoC5/UART_1.c ****         UART_1_RXDATA_AUX_CTL_REG &= (uint8) ~UART_1_RX_FIFO_CLR;
 937              		.loc 1 764 0
 938 001e 104A     		ldr	r2, .L57
 939 0020 0F4B     		ldr	r3, .L57
 940 0022 1B78     		ldrb	r3, [r3]
 941 0024 DBB2     		uxtb	r3, r3
 942 0026 23F00103 		bic	r3, r3, #1
 943 002a DBB2     		uxtb	r3, r3
ARM GAS  C:\Users\shevi\AppData\Local\Temp\ccOEVTjV.s 			page 31


 944 002c 1370     		strb	r3, [r2]
 765:Generated_Source\PSoC5/UART_1.c ****         CyExitCriticalSection(enableInterrupts);
 945              		.loc 1 765 0
 946 002e FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 947 0030 1846     		mov	r0, r3
 948 0032 FFF7FEFF 		bl	CyExitCriticalSection
 766:Generated_Source\PSoC5/UART_1.c **** 
 767:Generated_Source\PSoC5/UART_1.c ****     #if (UART_1_RX_INTERRUPT_ENABLED)
 768:Generated_Source\PSoC5/UART_1.c **** 
 769:Generated_Source\PSoC5/UART_1.c ****         /* Protect variables that could change on interrupt. */
 770:Generated_Source\PSoC5/UART_1.c ****         UART_1_DisableRxInt();
 949              		.loc 1 770 0
 950 0036 0B4B     		ldr	r3, .L57+4
 951 0038 0422     		movs	r2, #4
 952 003a 1A60     		str	r2, [r3]
 771:Generated_Source\PSoC5/UART_1.c **** 
 772:Generated_Source\PSoC5/UART_1.c ****         UART_1_rxBufferRead = 0u;
 953              		.loc 1 772 0
 954 003c 0A4B     		ldr	r3, .L57+8
 955 003e 0022     		movs	r2, #0
 956 0040 1A80     		strh	r2, [r3]	@ movhi
 773:Generated_Source\PSoC5/UART_1.c ****         UART_1_rxBufferWrite = 0u;
 957              		.loc 1 773 0
 958 0042 0A4B     		ldr	r3, .L57+12
 959 0044 0022     		movs	r2, #0
 960 0046 1A80     		strh	r2, [r3]	@ movhi
 774:Generated_Source\PSoC5/UART_1.c ****         UART_1_rxBufferLoopDetect = 0u;
 961              		.loc 1 774 0
 962 0048 094B     		ldr	r3, .L57+16
 963 004a 0022     		movs	r2, #0
 964 004c 1A70     		strb	r2, [r3]
 775:Generated_Source\PSoC5/UART_1.c ****         UART_1_rxBufferOverflow = 0u;
 965              		.loc 1 775 0
 966 004e 094B     		ldr	r3, .L57+20
 967 0050 0022     		movs	r2, #0
 968 0052 1A70     		strb	r2, [r3]
 776:Generated_Source\PSoC5/UART_1.c **** 
 777:Generated_Source\PSoC5/UART_1.c ****         UART_1_EnableRxInt();
 969              		.loc 1 777 0
 970 0054 084B     		ldr	r3, .L57+24
 971 0056 0422     		movs	r2, #4
 972 0058 1A60     		str	r2, [r3]
 778:Generated_Source\PSoC5/UART_1.c **** 
 779:Generated_Source\PSoC5/UART_1.c ****     #endif /* (UART_1_RX_INTERRUPT_ENABLED) */
 780:Generated_Source\PSoC5/UART_1.c **** 
 781:Generated_Source\PSoC5/UART_1.c ****     }
 973              		.loc 1 781 0
 974 005a 0837     		adds	r7, r7, #8
 975              		.cfi_def_cfa_offset 8
 976 005c BD46     		mov	sp, r7
 977              		.cfi_def_cfa_register 13
 978              		@ sp needed
 979 005e 80BD     		pop	{r7, pc}
 980              	.L58:
 981              		.align	2
 982              	.L57:
 983 0060 9B650040 		.word	1073767835
ARM GAS  C:\Users\shevi\AppData\Local\Temp\ccOEVTjV.s 			page 32


 984 0064 80E100E0 		.word	-536813184
 985 0068 00000000 		.word	UART_1_rxBufferRead
 986 006c 00000000 		.word	UART_1_rxBufferWrite
 987 0070 00000000 		.word	UART_1_rxBufferLoopDetect
 988 0074 00000000 		.word	UART_1_rxBufferOverflow
 989 0078 00E100E0 		.word	-536813312
 990              		.cfi_endproc
 991              	.LFE12:
 992              		.size	UART_1_ClearRxBuffer, .-UART_1_ClearRxBuffer
 993              		.section	.text.UART_1_SetRxAddressMode,"ax",%progbits
 994              		.align	2
 995              		.global	UART_1_SetRxAddressMode
 996              		.thumb
 997              		.thumb_func
 998              		.type	UART_1_SetRxAddressMode, %function
 999              	UART_1_SetRxAddressMode:
 1000              	.LFB13:
 782:Generated_Source\PSoC5/UART_1.c **** 
 783:Generated_Source\PSoC5/UART_1.c **** 
 784:Generated_Source\PSoC5/UART_1.c ****     /*******************************************************************************
 785:Generated_Source\PSoC5/UART_1.c ****     * Function Name: UART_1_SetRxAddressMode
 786:Generated_Source\PSoC5/UART_1.c ****     ********************************************************************************
 787:Generated_Source\PSoC5/UART_1.c ****     *
 788:Generated_Source\PSoC5/UART_1.c ****     * Summary:
 789:Generated_Source\PSoC5/UART_1.c ****     *  Sets the software controlled Addressing mode used by the RX portion of the
 790:Generated_Source\PSoC5/UART_1.c ****     *  UART.
 791:Generated_Source\PSoC5/UART_1.c ****     *
 792:Generated_Source\PSoC5/UART_1.c ****     * Parameters:
 793:Generated_Source\PSoC5/UART_1.c ****     *  addressMode: Enumerated value indicating the mode of RX addressing
 794:Generated_Source\PSoC5/UART_1.c ****     *  UART_1__B_UART__AM_SW_BYTE_BYTE -  Software Byte-by-Byte address
 795:Generated_Source\PSoC5/UART_1.c ****     *                                               detection
 796:Generated_Source\PSoC5/UART_1.c ****     *  UART_1__B_UART__AM_SW_DETECT_TO_BUFFER - Software Detect to Buffer
 797:Generated_Source\PSoC5/UART_1.c ****     *                                               address detection
 798:Generated_Source\PSoC5/UART_1.c ****     *  UART_1__B_UART__AM_HW_BYTE_BY_BYTE - Hardware Byte-by-Byte address
 799:Generated_Source\PSoC5/UART_1.c ****     *                                               detection
 800:Generated_Source\PSoC5/UART_1.c ****     *  UART_1__B_UART__AM_HW_DETECT_TO_BUFFER - Hardware Detect to Buffer
 801:Generated_Source\PSoC5/UART_1.c ****     *                                               address detection
 802:Generated_Source\PSoC5/UART_1.c ****     *  UART_1__B_UART__AM_NONE - No address detection
 803:Generated_Source\PSoC5/UART_1.c ****     *
 804:Generated_Source\PSoC5/UART_1.c ****     * Return:
 805:Generated_Source\PSoC5/UART_1.c ****     *  None.
 806:Generated_Source\PSoC5/UART_1.c ****     *
 807:Generated_Source\PSoC5/UART_1.c ****     * Global Variables:
 808:Generated_Source\PSoC5/UART_1.c ****     *  UART_1_rxAddressMode - the parameter stored in this variable for
 809:Generated_Source\PSoC5/UART_1.c ****     *   the farther usage in RX ISR.
 810:Generated_Source\PSoC5/UART_1.c ****     *  UART_1_rxAddressDetected - set to initial state (0).
 811:Generated_Source\PSoC5/UART_1.c ****     *
 812:Generated_Source\PSoC5/UART_1.c ****     *******************************************************************************/
 813:Generated_Source\PSoC5/UART_1.c ****     void UART_1_SetRxAddressMode(uint8 addressMode)
 814:Generated_Source\PSoC5/UART_1.c ****                                                         
 815:Generated_Source\PSoC5/UART_1.c ****     {
 1001              		.loc 1 815 0
 1002              		.cfi_startproc
 1003              		@ args = 0, pretend = 0, frame = 8
 1004              		@ frame_needed = 1, uses_anonymous_args = 0
 1005              		@ link register save eliminated.
 1006 0000 80B4     		push	{r7}
ARM GAS  C:\Users\shevi\AppData\Local\Temp\ccOEVTjV.s 			page 33


 1007              		.cfi_def_cfa_offset 4
 1008              		.cfi_offset 7, -4
 1009 0002 83B0     		sub	sp, sp, #12
 1010              		.cfi_def_cfa_offset 16
 1011 0004 00AF     		add	r7, sp, #0
 1012              		.cfi_def_cfa_register 7
 1013 0006 0346     		mov	r3, r0
 1014 0008 FB71     		strb	r3, [r7, #7]
 816:Generated_Source\PSoC5/UART_1.c ****         #if(UART_1_RXHW_ADDRESS_ENABLED)
 817:Generated_Source\PSoC5/UART_1.c ****             #if(UART_1_CONTROL_REG_REMOVED)
 818:Generated_Source\PSoC5/UART_1.c ****                 if(0u != addressMode)
 819:Generated_Source\PSoC5/UART_1.c ****                 {
 820:Generated_Source\PSoC5/UART_1.c ****                     /* Suppress compiler warning */
 821:Generated_Source\PSoC5/UART_1.c ****                 }
 822:Generated_Source\PSoC5/UART_1.c ****             #else /* UART_1_CONTROL_REG_REMOVED */
 823:Generated_Source\PSoC5/UART_1.c ****                 uint8 tmpCtrl;
 824:Generated_Source\PSoC5/UART_1.c ****                 tmpCtrl = UART_1_CONTROL_REG & (uint8)~UART_1_CTRL_RXADDR_MODE_MASK;
 825:Generated_Source\PSoC5/UART_1.c ****                 tmpCtrl |= (uint8)(addressMode << UART_1_CTRL_RXADDR_MODE0_SHIFT);
 826:Generated_Source\PSoC5/UART_1.c ****                 UART_1_CONTROL_REG = tmpCtrl;
 827:Generated_Source\PSoC5/UART_1.c **** 
 828:Generated_Source\PSoC5/UART_1.c ****                 #if(UART_1_RX_INTERRUPT_ENABLED && \
 829:Generated_Source\PSoC5/UART_1.c ****                    (UART_1_RXBUFFERSIZE > UART_1_FIFO_LENGTH) )
 830:Generated_Source\PSoC5/UART_1.c ****                     UART_1_rxAddressMode = addressMode;
 831:Generated_Source\PSoC5/UART_1.c ****                     UART_1_rxAddressDetected = 0u;
 832:Generated_Source\PSoC5/UART_1.c ****                 #endif /* End UART_1_RXBUFFERSIZE > UART_1_FIFO_LENGTH*/
 833:Generated_Source\PSoC5/UART_1.c ****             #endif /* End UART_1_CONTROL_REG_REMOVED */
 834:Generated_Source\PSoC5/UART_1.c ****         #else /* UART_1_RXHW_ADDRESS_ENABLED */
 835:Generated_Source\PSoC5/UART_1.c ****             if(0u != addressMode)
 836:Generated_Source\PSoC5/UART_1.c ****             {
 837:Generated_Source\PSoC5/UART_1.c ****                 /* Suppress compiler warning */
 838:Generated_Source\PSoC5/UART_1.c ****             }
 839:Generated_Source\PSoC5/UART_1.c ****         #endif /* End UART_1_RXHW_ADDRESS_ENABLED */
 840:Generated_Source\PSoC5/UART_1.c ****     }
 1015              		.loc 1 840 0
 1016 000a 0C37     		adds	r7, r7, #12
 1017              		.cfi_def_cfa_offset 4
 1018 000c BD46     		mov	sp, r7
 1019              		.cfi_def_cfa_register 13
 1020              		@ sp needed
 1021 000e 5DF8047B 		ldr	r7, [sp], #4
 1022              		.cfi_restore 7
 1023              		.cfi_def_cfa_offset 0
 1024 0012 7047     		bx	lr
 1025              		.cfi_endproc
 1026              	.LFE13:
 1027              		.size	UART_1_SetRxAddressMode, .-UART_1_SetRxAddressMode
 1028              		.section	.text.UART_1_SetRxAddress1,"ax",%progbits
 1029              		.align	2
 1030              		.global	UART_1_SetRxAddress1
 1031              		.thumb
 1032              		.thumb_func
 1033              		.type	UART_1_SetRxAddress1, %function
 1034              	UART_1_SetRxAddress1:
 1035              	.LFB14:
 841:Generated_Source\PSoC5/UART_1.c **** 
 842:Generated_Source\PSoC5/UART_1.c **** 
 843:Generated_Source\PSoC5/UART_1.c ****     /*******************************************************************************
ARM GAS  C:\Users\shevi\AppData\Local\Temp\ccOEVTjV.s 			page 34


 844:Generated_Source\PSoC5/UART_1.c ****     * Function Name: UART_1_SetRxAddress1
 845:Generated_Source\PSoC5/UART_1.c ****     ********************************************************************************
 846:Generated_Source\PSoC5/UART_1.c ****     *
 847:Generated_Source\PSoC5/UART_1.c ****     * Summary:
 848:Generated_Source\PSoC5/UART_1.c ****     *  Sets the first of two hardware-detectable receiver addresses.
 849:Generated_Source\PSoC5/UART_1.c ****     *
 850:Generated_Source\PSoC5/UART_1.c ****     * Parameters:
 851:Generated_Source\PSoC5/UART_1.c ****     *  address: Address #1 for hardware address detection.
 852:Generated_Source\PSoC5/UART_1.c ****     *
 853:Generated_Source\PSoC5/UART_1.c ****     * Return:
 854:Generated_Source\PSoC5/UART_1.c ****     *  None.
 855:Generated_Source\PSoC5/UART_1.c ****     *
 856:Generated_Source\PSoC5/UART_1.c ****     *******************************************************************************/
 857:Generated_Source\PSoC5/UART_1.c ****     void UART_1_SetRxAddress1(uint8 address) 
 858:Generated_Source\PSoC5/UART_1.c ****     {
 1036              		.loc 1 858 0
 1037              		.cfi_startproc
 1038              		@ args = 0, pretend = 0, frame = 8
 1039              		@ frame_needed = 1, uses_anonymous_args = 0
 1040              		@ link register save eliminated.
 1041 0000 80B4     		push	{r7}
 1042              		.cfi_def_cfa_offset 4
 1043              		.cfi_offset 7, -4
 1044 0002 83B0     		sub	sp, sp, #12
 1045              		.cfi_def_cfa_offset 16
 1046 0004 00AF     		add	r7, sp, #0
 1047              		.cfi_def_cfa_register 7
 1048 0006 0346     		mov	r3, r0
 1049 0008 FB71     		strb	r3, [r7, #7]
 859:Generated_Source\PSoC5/UART_1.c ****         UART_1_RXADDRESS1_REG = address;
 1050              		.loc 1 859 0
 1051 000a 044A     		ldr	r2, .L61
 1052 000c FB79     		ldrb	r3, [r7, #7]
 1053 000e 1370     		strb	r3, [r2]
 860:Generated_Source\PSoC5/UART_1.c ****     }
 1054              		.loc 1 860 0
 1055 0010 0C37     		adds	r7, r7, #12
 1056              		.cfi_def_cfa_offset 4
 1057 0012 BD46     		mov	sp, r7
 1058              		.cfi_def_cfa_register 13
 1059              		@ sp needed
 1060 0014 5DF8047B 		ldr	r7, [sp], #4
 1061              		.cfi_restore 7
 1062              		.cfi_def_cfa_offset 0
 1063 0018 7047     		bx	lr
 1064              	.L62:
 1065 001a 00BF     		.align	2
 1066              	.L61:
 1067 001c 2B650040 		.word	1073767723
 1068              		.cfi_endproc
 1069              	.LFE14:
 1070              		.size	UART_1_SetRxAddress1, .-UART_1_SetRxAddress1
 1071              		.section	.text.UART_1_SetRxAddress2,"ax",%progbits
 1072              		.align	2
 1073              		.global	UART_1_SetRxAddress2
 1074              		.thumb
 1075              		.thumb_func
ARM GAS  C:\Users\shevi\AppData\Local\Temp\ccOEVTjV.s 			page 35


 1076              		.type	UART_1_SetRxAddress2, %function
 1077              	UART_1_SetRxAddress2:
 1078              	.LFB15:
 861:Generated_Source\PSoC5/UART_1.c **** 
 862:Generated_Source\PSoC5/UART_1.c **** 
 863:Generated_Source\PSoC5/UART_1.c ****     /*******************************************************************************
 864:Generated_Source\PSoC5/UART_1.c ****     * Function Name: UART_1_SetRxAddress2
 865:Generated_Source\PSoC5/UART_1.c ****     ********************************************************************************
 866:Generated_Source\PSoC5/UART_1.c ****     *
 867:Generated_Source\PSoC5/UART_1.c ****     * Summary:
 868:Generated_Source\PSoC5/UART_1.c ****     *  Sets the second of two hardware-detectable receiver addresses.
 869:Generated_Source\PSoC5/UART_1.c ****     *
 870:Generated_Source\PSoC5/UART_1.c ****     * Parameters:
 871:Generated_Source\PSoC5/UART_1.c ****     *  address: Address #2 for hardware address detection.
 872:Generated_Source\PSoC5/UART_1.c ****     *
 873:Generated_Source\PSoC5/UART_1.c ****     * Return:
 874:Generated_Source\PSoC5/UART_1.c ****     *  None.
 875:Generated_Source\PSoC5/UART_1.c ****     *
 876:Generated_Source\PSoC5/UART_1.c ****     *******************************************************************************/
 877:Generated_Source\PSoC5/UART_1.c ****     void UART_1_SetRxAddress2(uint8 address) 
 878:Generated_Source\PSoC5/UART_1.c ****     {
 1079              		.loc 1 878 0
 1080              		.cfi_startproc
 1081              		@ args = 0, pretend = 0, frame = 8
 1082              		@ frame_needed = 1, uses_anonymous_args = 0
 1083              		@ link register save eliminated.
 1084 0000 80B4     		push	{r7}
 1085              		.cfi_def_cfa_offset 4
 1086              		.cfi_offset 7, -4
 1087 0002 83B0     		sub	sp, sp, #12
 1088              		.cfi_def_cfa_offset 16
 1089 0004 00AF     		add	r7, sp, #0
 1090              		.cfi_def_cfa_register 7
 1091 0006 0346     		mov	r3, r0
 1092 0008 FB71     		strb	r3, [r7, #7]
 879:Generated_Source\PSoC5/UART_1.c ****         UART_1_RXADDRESS2_REG = address;
 1093              		.loc 1 879 0
 1094 000a 044A     		ldr	r2, .L64
 1095 000c FB79     		ldrb	r3, [r7, #7]
 1096 000e 1370     		strb	r3, [r2]
 880:Generated_Source\PSoC5/UART_1.c ****     }
 1097              		.loc 1 880 0
 1098 0010 0C37     		adds	r7, r7, #12
 1099              		.cfi_def_cfa_offset 4
 1100 0012 BD46     		mov	sp, r7
 1101              		.cfi_def_cfa_register 13
 1102              		@ sp needed
 1103 0014 5DF8047B 		ldr	r7, [sp], #4
 1104              		.cfi_restore 7
 1105              		.cfi_def_cfa_offset 0
 1106 0018 7047     		bx	lr
 1107              	.L65:
 1108 001a 00BF     		.align	2
 1109              	.L64:
 1110 001c 3B650040 		.word	1073767739
 1111              		.cfi_endproc
 1112              	.LFE15:
ARM GAS  C:\Users\shevi\AppData\Local\Temp\ccOEVTjV.s 			page 36


 1113              		.size	UART_1_SetRxAddress2, .-UART_1_SetRxAddress2
 1114              		.section	.text.UART_1_SetTxInterruptMode,"ax",%progbits
 1115              		.align	2
 1116              		.global	UART_1_SetTxInterruptMode
 1117              		.thumb
 1118              		.thumb_func
 1119              		.type	UART_1_SetTxInterruptMode, %function
 1120              	UART_1_SetTxInterruptMode:
 1121              	.LFB16:
 881:Generated_Source\PSoC5/UART_1.c **** 
 882:Generated_Source\PSoC5/UART_1.c **** #endif  /* UART_1_RX_ENABLED || UART_1_HD_ENABLED*/
 883:Generated_Source\PSoC5/UART_1.c **** 
 884:Generated_Source\PSoC5/UART_1.c **** 
 885:Generated_Source\PSoC5/UART_1.c **** #if( (UART_1_TX_ENABLED) || (UART_1_HD_ENABLED) )
 886:Generated_Source\PSoC5/UART_1.c ****     /*******************************************************************************
 887:Generated_Source\PSoC5/UART_1.c ****     * Function Name: UART_1_SetTxInterruptMode
 888:Generated_Source\PSoC5/UART_1.c ****     ********************************************************************************
 889:Generated_Source\PSoC5/UART_1.c ****     *
 890:Generated_Source\PSoC5/UART_1.c ****     * Summary:
 891:Generated_Source\PSoC5/UART_1.c ****     *  Configures the TX interrupt sources to be enabled, but does not enable the
 892:Generated_Source\PSoC5/UART_1.c ****     *  interrupt.
 893:Generated_Source\PSoC5/UART_1.c ****     *
 894:Generated_Source\PSoC5/UART_1.c ****     * Parameters:
 895:Generated_Source\PSoC5/UART_1.c ****     *  intSrc: Bit field containing the TX interrupt sources to enable
 896:Generated_Source\PSoC5/UART_1.c ****     *   UART_1_TX_STS_COMPLETE        Interrupt on TX byte complete
 897:Generated_Source\PSoC5/UART_1.c ****     *   UART_1_TX_STS_FIFO_EMPTY      Interrupt when TX FIFO is empty
 898:Generated_Source\PSoC5/UART_1.c ****     *   UART_1_TX_STS_FIFO_FULL       Interrupt when TX FIFO is full
 899:Generated_Source\PSoC5/UART_1.c ****     *   UART_1_TX_STS_FIFO_NOT_FULL   Interrupt when TX FIFO is not full
 900:Generated_Source\PSoC5/UART_1.c ****     *
 901:Generated_Source\PSoC5/UART_1.c ****     * Return:
 902:Generated_Source\PSoC5/UART_1.c ****     *  None.
 903:Generated_Source\PSoC5/UART_1.c ****     *
 904:Generated_Source\PSoC5/UART_1.c ****     * Theory:
 905:Generated_Source\PSoC5/UART_1.c ****     *  Enables the output of specific status bits to the interrupt controller
 906:Generated_Source\PSoC5/UART_1.c ****     *
 907:Generated_Source\PSoC5/UART_1.c ****     *******************************************************************************/
 908:Generated_Source\PSoC5/UART_1.c ****     void UART_1_SetTxInterruptMode(uint8 intSrc) 
 909:Generated_Source\PSoC5/UART_1.c ****     {
 1122              		.loc 1 909 0
 1123              		.cfi_startproc
 1124              		@ args = 0, pretend = 0, frame = 8
 1125              		@ frame_needed = 1, uses_anonymous_args = 0
 1126              		@ link register save eliminated.
 1127 0000 80B4     		push	{r7}
 1128              		.cfi_def_cfa_offset 4
 1129              		.cfi_offset 7, -4
 1130 0002 83B0     		sub	sp, sp, #12
 1131              		.cfi_def_cfa_offset 16
 1132 0004 00AF     		add	r7, sp, #0
 1133              		.cfi_def_cfa_register 7
 1134 0006 0346     		mov	r3, r0
 1135 0008 FB71     		strb	r3, [r7, #7]
 910:Generated_Source\PSoC5/UART_1.c ****         UART_1_TXSTATUS_MASK_REG = intSrc;
 1136              		.loc 1 910 0
 1137 000a 044A     		ldr	r2, .L67
 1138 000c FB79     		ldrb	r3, [r7, #7]
 1139 000e 1370     		strb	r3, [r2]
ARM GAS  C:\Users\shevi\AppData\Local\Temp\ccOEVTjV.s 			page 37


 911:Generated_Source\PSoC5/UART_1.c ****     }
 1140              		.loc 1 911 0
 1141 0010 0C37     		adds	r7, r7, #12
 1142              		.cfi_def_cfa_offset 4
 1143 0012 BD46     		mov	sp, r7
 1144              		.cfi_def_cfa_register 13
 1145              		@ sp needed
 1146 0014 5DF8047B 		ldr	r7, [sp], #4
 1147              		.cfi_restore 7
 1148              		.cfi_def_cfa_offset 0
 1149 0018 7047     		bx	lr
 1150              	.L68:
 1151 001a 00BF     		.align	2
 1152              	.L67:
 1153 001c 84640040 		.word	1073767556
 1154              		.cfi_endproc
 1155              	.LFE16:
 1156              		.size	UART_1_SetTxInterruptMode, .-UART_1_SetTxInterruptMode
 1157              		.section	.text.UART_1_WriteTxData,"ax",%progbits
 1158              		.align	2
 1159              		.global	UART_1_WriteTxData
 1160              		.thumb
 1161              		.thumb_func
 1162              		.type	UART_1_WriteTxData, %function
 1163              	UART_1_WriteTxData:
 1164              	.LFB17:
 912:Generated_Source\PSoC5/UART_1.c **** 
 913:Generated_Source\PSoC5/UART_1.c **** 
 914:Generated_Source\PSoC5/UART_1.c ****     /*******************************************************************************
 915:Generated_Source\PSoC5/UART_1.c ****     * Function Name: UART_1_WriteTxData
 916:Generated_Source\PSoC5/UART_1.c ****     ********************************************************************************
 917:Generated_Source\PSoC5/UART_1.c ****     *
 918:Generated_Source\PSoC5/UART_1.c ****     * Summary:
 919:Generated_Source\PSoC5/UART_1.c ****     *  Places a byte of data into the transmit buffer to be sent when the bus is
 920:Generated_Source\PSoC5/UART_1.c ****     *  available without checking the TX status register. You must check status
 921:Generated_Source\PSoC5/UART_1.c ****     *  separately.
 922:Generated_Source\PSoC5/UART_1.c ****     *
 923:Generated_Source\PSoC5/UART_1.c ****     * Parameters:
 924:Generated_Source\PSoC5/UART_1.c ****     *  txDataByte: data byte
 925:Generated_Source\PSoC5/UART_1.c ****     *
 926:Generated_Source\PSoC5/UART_1.c ****     * Return:
 927:Generated_Source\PSoC5/UART_1.c ****     * None.
 928:Generated_Source\PSoC5/UART_1.c ****     *
 929:Generated_Source\PSoC5/UART_1.c ****     * Global Variables:
 930:Generated_Source\PSoC5/UART_1.c ****     *  UART_1_txBuffer - RAM buffer pointer for save data for transmission
 931:Generated_Source\PSoC5/UART_1.c ****     *  UART_1_txBufferWrite - cyclic index for write to txBuffer,
 932:Generated_Source\PSoC5/UART_1.c ****     *    incremented after each byte saved to buffer.
 933:Generated_Source\PSoC5/UART_1.c ****     *  UART_1_txBufferRead - cyclic index for read from txBuffer,
 934:Generated_Source\PSoC5/UART_1.c ****     *    checked to identify the condition to write to FIFO directly or to TX buffer
 935:Generated_Source\PSoC5/UART_1.c ****     *  UART_1_initVar - checked to identify that the component has been
 936:Generated_Source\PSoC5/UART_1.c ****     *    initialized.
 937:Generated_Source\PSoC5/UART_1.c ****     *
 938:Generated_Source\PSoC5/UART_1.c ****     * Reentrant:
 939:Generated_Source\PSoC5/UART_1.c ****     *  No.
 940:Generated_Source\PSoC5/UART_1.c ****     *
 941:Generated_Source\PSoC5/UART_1.c ****     *******************************************************************************/
 942:Generated_Source\PSoC5/UART_1.c ****     void UART_1_WriteTxData(uint8 txDataByte) 
ARM GAS  C:\Users\shevi\AppData\Local\Temp\ccOEVTjV.s 			page 38


 943:Generated_Source\PSoC5/UART_1.c ****     {
 1165              		.loc 1 943 0
 1166              		.cfi_startproc
 1167              		@ args = 0, pretend = 0, frame = 8
 1168              		@ frame_needed = 1, uses_anonymous_args = 0
 1169              		@ link register save eliminated.
 1170 0000 80B4     		push	{r7}
 1171              		.cfi_def_cfa_offset 4
 1172              		.cfi_offset 7, -4
 1173 0002 83B0     		sub	sp, sp, #12
 1174              		.cfi_def_cfa_offset 16
 1175 0004 00AF     		add	r7, sp, #0
 1176              		.cfi_def_cfa_register 7
 1177 0006 0346     		mov	r3, r0
 1178 0008 FB71     		strb	r3, [r7, #7]
 944:Generated_Source\PSoC5/UART_1.c ****         /* If not Initialized then skip this function*/
 945:Generated_Source\PSoC5/UART_1.c ****         if(UART_1_initVar != 0u)
 1179              		.loc 1 945 0
 1180 000a 064B     		ldr	r3, .L71
 1181 000c 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1182 000e 002B     		cmp	r3, #0
 1183 0010 02D0     		beq	.L69
 946:Generated_Source\PSoC5/UART_1.c ****         {
 947:Generated_Source\PSoC5/UART_1.c ****         #if (UART_1_TX_INTERRUPT_ENABLED)
 948:Generated_Source\PSoC5/UART_1.c **** 
 949:Generated_Source\PSoC5/UART_1.c ****             /* Protect variables that could change on interrupt. */
 950:Generated_Source\PSoC5/UART_1.c ****             UART_1_DisableTxInt();
 951:Generated_Source\PSoC5/UART_1.c **** 
 952:Generated_Source\PSoC5/UART_1.c ****             if( (UART_1_txBufferRead == UART_1_txBufferWrite) &&
 953:Generated_Source\PSoC5/UART_1.c ****                 ((UART_1_TXSTATUS_REG & UART_1_TX_STS_FIFO_FULL) == 0u) )
 954:Generated_Source\PSoC5/UART_1.c ****             {
 955:Generated_Source\PSoC5/UART_1.c ****                 /* Add directly to the FIFO. */
 956:Generated_Source\PSoC5/UART_1.c ****                 UART_1_TXDATA_REG = txDataByte;
 957:Generated_Source\PSoC5/UART_1.c ****             }
 958:Generated_Source\PSoC5/UART_1.c ****             else
 959:Generated_Source\PSoC5/UART_1.c ****             {
 960:Generated_Source\PSoC5/UART_1.c ****                 if(UART_1_txBufferWrite >= UART_1_TX_BUFFER_SIZE)
 961:Generated_Source\PSoC5/UART_1.c ****                 {
 962:Generated_Source\PSoC5/UART_1.c ****                     UART_1_txBufferWrite = 0u;
 963:Generated_Source\PSoC5/UART_1.c ****                 }
 964:Generated_Source\PSoC5/UART_1.c **** 
 965:Generated_Source\PSoC5/UART_1.c ****                 UART_1_txBuffer[UART_1_txBufferWrite] = txDataByte;
 966:Generated_Source\PSoC5/UART_1.c **** 
 967:Generated_Source\PSoC5/UART_1.c ****                 /* Add to the software buffer. */
 968:Generated_Source\PSoC5/UART_1.c ****                 UART_1_txBufferWrite++;
 969:Generated_Source\PSoC5/UART_1.c ****             }
 970:Generated_Source\PSoC5/UART_1.c **** 
 971:Generated_Source\PSoC5/UART_1.c ****             UART_1_EnableTxInt();
 972:Generated_Source\PSoC5/UART_1.c **** 
 973:Generated_Source\PSoC5/UART_1.c ****         #else
 974:Generated_Source\PSoC5/UART_1.c **** 
 975:Generated_Source\PSoC5/UART_1.c ****             /* Add directly to the FIFO. */
 976:Generated_Source\PSoC5/UART_1.c ****             UART_1_TXDATA_REG = txDataByte;
 1184              		.loc 1 976 0
 1185 0012 054A     		ldr	r2, .L71+4
 1186 0014 FB79     		ldrb	r3, [r7, #7]
 1187 0016 1370     		strb	r3, [r2]
ARM GAS  C:\Users\shevi\AppData\Local\Temp\ccOEVTjV.s 			page 39


 1188              	.L69:
 977:Generated_Source\PSoC5/UART_1.c **** 
 978:Generated_Source\PSoC5/UART_1.c ****         #endif /*(UART_1_TX_INTERRUPT_ENABLED) */
 979:Generated_Source\PSoC5/UART_1.c ****         }
 980:Generated_Source\PSoC5/UART_1.c ****     }
 1189              		.loc 1 980 0
 1190 0018 0C37     		adds	r7, r7, #12
 1191              		.cfi_def_cfa_offset 4
 1192 001a BD46     		mov	sp, r7
 1193              		.cfi_def_cfa_register 13
 1194              		@ sp needed
 1195 001c 5DF8047B 		ldr	r7, [sp], #4
 1196              		.cfi_restore 7
 1197              		.cfi_def_cfa_offset 0
 1198 0020 7047     		bx	lr
 1199              	.L72:
 1200 0022 00BF     		.align	2
 1201              	.L71:
 1202 0024 00000000 		.word	UART_1_initVar
 1203 0028 47640040 		.word	1073767495
 1204              		.cfi_endproc
 1205              	.LFE17:
 1206              		.size	UART_1_WriteTxData, .-UART_1_WriteTxData
 1207              		.section	.text.UART_1_ReadTxStatus,"ax",%progbits
 1208              		.align	2
 1209              		.global	UART_1_ReadTxStatus
 1210              		.thumb
 1211              		.thumb_func
 1212              		.type	UART_1_ReadTxStatus, %function
 1213              	UART_1_ReadTxStatus:
 1214              	.LFB18:
 981:Generated_Source\PSoC5/UART_1.c **** 
 982:Generated_Source\PSoC5/UART_1.c **** 
 983:Generated_Source\PSoC5/UART_1.c ****     /*******************************************************************************
 984:Generated_Source\PSoC5/UART_1.c ****     * Function Name: UART_1_ReadTxStatus
 985:Generated_Source\PSoC5/UART_1.c ****     ********************************************************************************
 986:Generated_Source\PSoC5/UART_1.c ****     *
 987:Generated_Source\PSoC5/UART_1.c ****     * Summary:
 988:Generated_Source\PSoC5/UART_1.c ****     *  Reads the status register for the TX portion of the UART.
 989:Generated_Source\PSoC5/UART_1.c ****     *
 990:Generated_Source\PSoC5/UART_1.c ****     * Parameters:
 991:Generated_Source\PSoC5/UART_1.c ****     *  None.
 992:Generated_Source\PSoC5/UART_1.c ****     *
 993:Generated_Source\PSoC5/UART_1.c ****     * Return:
 994:Generated_Source\PSoC5/UART_1.c ****     *  Contents of the status register
 995:Generated_Source\PSoC5/UART_1.c ****     *
 996:Generated_Source\PSoC5/UART_1.c ****     * Theory:
 997:Generated_Source\PSoC5/UART_1.c ****     *  This function reads the TX status register, which is cleared on read.
 998:Generated_Source\PSoC5/UART_1.c ****     *  It is up to the user to handle all bits in this return value accordingly,
 999:Generated_Source\PSoC5/UART_1.c ****     *  even if the bit was not enabled as an interrupt source the event happened
1000:Generated_Source\PSoC5/UART_1.c ****     *  and must be handled accordingly.
1001:Generated_Source\PSoC5/UART_1.c ****     *
1002:Generated_Source\PSoC5/UART_1.c ****     *******************************************************************************/
1003:Generated_Source\PSoC5/UART_1.c ****     uint8 UART_1_ReadTxStatus(void) 
1004:Generated_Source\PSoC5/UART_1.c ****     {
 1215              		.loc 1 1004 0
 1216              		.cfi_startproc
ARM GAS  C:\Users\shevi\AppData\Local\Temp\ccOEVTjV.s 			page 40


 1217              		@ args = 0, pretend = 0, frame = 0
 1218              		@ frame_needed = 1, uses_anonymous_args = 0
 1219              		@ link register save eliminated.
 1220 0000 80B4     		push	{r7}
 1221              		.cfi_def_cfa_offset 4
 1222              		.cfi_offset 7, -4
 1223 0002 00AF     		add	r7, sp, #0
 1224              		.cfi_def_cfa_register 7
1005:Generated_Source\PSoC5/UART_1.c ****         return(UART_1_TXSTATUS_REG);
 1225              		.loc 1 1005 0
 1226 0004 034B     		ldr	r3, .L75
 1227 0006 1B78     		ldrb	r3, [r3]
 1228 0008 DBB2     		uxtb	r3, r3
1006:Generated_Source\PSoC5/UART_1.c ****     }
 1229              		.loc 1 1006 0
 1230 000a 1846     		mov	r0, r3
 1231 000c BD46     		mov	sp, r7
 1232              		.cfi_def_cfa_register 13
 1233              		@ sp needed
 1234 000e 5DF8047B 		ldr	r7, [sp], #4
 1235              		.cfi_restore 7
 1236              		.cfi_def_cfa_offset 0
 1237 0012 7047     		bx	lr
 1238              	.L76:
 1239              		.align	2
 1240              	.L75:
 1241 0014 64640040 		.word	1073767524
 1242              		.cfi_endproc
 1243              	.LFE18:
 1244              		.size	UART_1_ReadTxStatus, .-UART_1_ReadTxStatus
 1245              		.section	.text.UART_1_PutChar,"ax",%progbits
 1246              		.align	2
 1247              		.global	UART_1_PutChar
 1248              		.thumb
 1249              		.thumb_func
 1250              		.type	UART_1_PutChar, %function
 1251              	UART_1_PutChar:
 1252              	.LFB19:
1007:Generated_Source\PSoC5/UART_1.c **** 
1008:Generated_Source\PSoC5/UART_1.c **** 
1009:Generated_Source\PSoC5/UART_1.c ****     /*******************************************************************************
1010:Generated_Source\PSoC5/UART_1.c ****     * Function Name: UART_1_PutChar
1011:Generated_Source\PSoC5/UART_1.c ****     ********************************************************************************
1012:Generated_Source\PSoC5/UART_1.c ****     *
1013:Generated_Source\PSoC5/UART_1.c ****     * Summary:
1014:Generated_Source\PSoC5/UART_1.c ****     *  Puts a byte of data into the transmit buffer to be sent when the bus is
1015:Generated_Source\PSoC5/UART_1.c ****     *  available. This is a blocking API that waits until the TX buffer has room to
1016:Generated_Source\PSoC5/UART_1.c ****     *  hold the data.
1017:Generated_Source\PSoC5/UART_1.c ****     *
1018:Generated_Source\PSoC5/UART_1.c ****     * Parameters:
1019:Generated_Source\PSoC5/UART_1.c ****     *  txDataByte: Byte containing the data to transmit
1020:Generated_Source\PSoC5/UART_1.c ****     *
1021:Generated_Source\PSoC5/UART_1.c ****     * Return:
1022:Generated_Source\PSoC5/UART_1.c ****     *  None.
1023:Generated_Source\PSoC5/UART_1.c ****     *
1024:Generated_Source\PSoC5/UART_1.c ****     * Global Variables:
1025:Generated_Source\PSoC5/UART_1.c ****     *  UART_1_txBuffer - RAM buffer pointer for save data for transmission
ARM GAS  C:\Users\shevi\AppData\Local\Temp\ccOEVTjV.s 			page 41


1026:Generated_Source\PSoC5/UART_1.c ****     *  UART_1_txBufferWrite - cyclic index for write to txBuffer,
1027:Generated_Source\PSoC5/UART_1.c ****     *     checked to identify free space in txBuffer and incremented after each byte
1028:Generated_Source\PSoC5/UART_1.c ****     *     saved to buffer.
1029:Generated_Source\PSoC5/UART_1.c ****     *  UART_1_txBufferRead - cyclic index for read from txBuffer,
1030:Generated_Source\PSoC5/UART_1.c ****     *     checked to identify free space in txBuffer.
1031:Generated_Source\PSoC5/UART_1.c ****     *  UART_1_initVar - checked to identify that the component has been
1032:Generated_Source\PSoC5/UART_1.c ****     *     initialized.
1033:Generated_Source\PSoC5/UART_1.c ****     *
1034:Generated_Source\PSoC5/UART_1.c ****     * Reentrant:
1035:Generated_Source\PSoC5/UART_1.c ****     *  No.
1036:Generated_Source\PSoC5/UART_1.c ****     *
1037:Generated_Source\PSoC5/UART_1.c ****     * Theory:
1038:Generated_Source\PSoC5/UART_1.c ****     *  Allows the user to transmit any byte of data in a single transfer
1039:Generated_Source\PSoC5/UART_1.c ****     *
1040:Generated_Source\PSoC5/UART_1.c ****     *******************************************************************************/
1041:Generated_Source\PSoC5/UART_1.c ****     void UART_1_PutChar(uint8 txDataByte) 
1042:Generated_Source\PSoC5/UART_1.c ****     {
 1253              		.loc 1 1042 0
 1254              		.cfi_startproc
 1255              		@ args = 0, pretend = 0, frame = 8
 1256              		@ frame_needed = 1, uses_anonymous_args = 0
 1257              		@ link register save eliminated.
 1258 0000 80B4     		push	{r7}
 1259              		.cfi_def_cfa_offset 4
 1260              		.cfi_offset 7, -4
 1261 0002 83B0     		sub	sp, sp, #12
 1262              		.cfi_def_cfa_offset 16
 1263 0004 00AF     		add	r7, sp, #0
 1264              		.cfi_def_cfa_register 7
 1265 0006 0346     		mov	r3, r0
 1266 0008 FB71     		strb	r3, [r7, #7]
1043:Generated_Source\PSoC5/UART_1.c ****     #if (UART_1_TX_INTERRUPT_ENABLED)
1044:Generated_Source\PSoC5/UART_1.c ****         /* The temporary output pointer is used since it takes two instructions
1045:Generated_Source\PSoC5/UART_1.c ****         *  to increment with a wrap, and we can't risk doing that with the real
1046:Generated_Source\PSoC5/UART_1.c ****         *  pointer and getting an interrupt in between instructions.
1047:Generated_Source\PSoC5/UART_1.c ****         */
1048:Generated_Source\PSoC5/UART_1.c ****         uint8 locTxBufferWrite;
1049:Generated_Source\PSoC5/UART_1.c ****         uint8 locTxBufferRead;
1050:Generated_Source\PSoC5/UART_1.c **** 
1051:Generated_Source\PSoC5/UART_1.c ****         do
1052:Generated_Source\PSoC5/UART_1.c ****         { /* Block if software buffer is full, so we don't overwrite. */
1053:Generated_Source\PSoC5/UART_1.c **** 
1054:Generated_Source\PSoC5/UART_1.c ****         #if ((UART_1_TX_BUFFER_SIZE > UART_1_MAX_BYTE_VALUE) && (CY_PSOC3))
1055:Generated_Source\PSoC5/UART_1.c ****             /* Disable TX interrupt to protect variables from modification */
1056:Generated_Source\PSoC5/UART_1.c ****             UART_1_DisableTxInt();
1057:Generated_Source\PSoC5/UART_1.c ****         #endif /* (UART_1_TX_BUFFER_SIZE > UART_1_MAX_BYTE_VALUE) && (CY_PSOC3) */
1058:Generated_Source\PSoC5/UART_1.c **** 
1059:Generated_Source\PSoC5/UART_1.c ****             locTxBufferWrite = UART_1_txBufferWrite;
1060:Generated_Source\PSoC5/UART_1.c ****             locTxBufferRead  = UART_1_txBufferRead;
1061:Generated_Source\PSoC5/UART_1.c **** 
1062:Generated_Source\PSoC5/UART_1.c ****         #if ((UART_1_TX_BUFFER_SIZE > UART_1_MAX_BYTE_VALUE) && (CY_PSOC3))
1063:Generated_Source\PSoC5/UART_1.c ****             /* Enable interrupt to continue transmission */
1064:Generated_Source\PSoC5/UART_1.c ****             UART_1_EnableTxInt();
1065:Generated_Source\PSoC5/UART_1.c ****         #endif /* (UART_1_TX_BUFFER_SIZE > UART_1_MAX_BYTE_VALUE) && (CY_PSOC3) */
1066:Generated_Source\PSoC5/UART_1.c ****         }
1067:Generated_Source\PSoC5/UART_1.c ****         while( (locTxBufferWrite < locTxBufferRead) ? (locTxBufferWrite == (locTxBufferRead - 1u)) 
1068:Generated_Source\PSoC5/UART_1.c ****                                 ((locTxBufferWrite - locTxBufferRead) ==
ARM GAS  C:\Users\shevi\AppData\Local\Temp\ccOEVTjV.s 			page 42


1069:Generated_Source\PSoC5/UART_1.c ****                                 (uint8)(UART_1_TX_BUFFER_SIZE - 1u)) );
1070:Generated_Source\PSoC5/UART_1.c **** 
1071:Generated_Source\PSoC5/UART_1.c ****         if( (locTxBufferRead == locTxBufferWrite) &&
1072:Generated_Source\PSoC5/UART_1.c ****             ((UART_1_TXSTATUS_REG & UART_1_TX_STS_FIFO_FULL) == 0u) )
1073:Generated_Source\PSoC5/UART_1.c ****         {
1074:Generated_Source\PSoC5/UART_1.c ****             /* Add directly to the FIFO */
1075:Generated_Source\PSoC5/UART_1.c ****             UART_1_TXDATA_REG = txDataByte;
1076:Generated_Source\PSoC5/UART_1.c ****         }
1077:Generated_Source\PSoC5/UART_1.c ****         else
1078:Generated_Source\PSoC5/UART_1.c ****         {
1079:Generated_Source\PSoC5/UART_1.c ****             if(locTxBufferWrite >= UART_1_TX_BUFFER_SIZE)
1080:Generated_Source\PSoC5/UART_1.c ****             {
1081:Generated_Source\PSoC5/UART_1.c ****                 locTxBufferWrite = 0u;
1082:Generated_Source\PSoC5/UART_1.c ****             }
1083:Generated_Source\PSoC5/UART_1.c ****             /* Add to the software buffer. */
1084:Generated_Source\PSoC5/UART_1.c ****             UART_1_txBuffer[locTxBufferWrite] = txDataByte;
1085:Generated_Source\PSoC5/UART_1.c ****             locTxBufferWrite++;
1086:Generated_Source\PSoC5/UART_1.c **** 
1087:Generated_Source\PSoC5/UART_1.c ****             /* Finally, update the real output pointer */
1088:Generated_Source\PSoC5/UART_1.c ****         #if ((UART_1_TX_BUFFER_SIZE > UART_1_MAX_BYTE_VALUE) && (CY_PSOC3))
1089:Generated_Source\PSoC5/UART_1.c ****             UART_1_DisableTxInt();
1090:Generated_Source\PSoC5/UART_1.c ****         #endif /* (UART_1_TX_BUFFER_SIZE > UART_1_MAX_BYTE_VALUE) && (CY_PSOC3) */
1091:Generated_Source\PSoC5/UART_1.c **** 
1092:Generated_Source\PSoC5/UART_1.c ****             UART_1_txBufferWrite = locTxBufferWrite;
1093:Generated_Source\PSoC5/UART_1.c **** 
1094:Generated_Source\PSoC5/UART_1.c ****         #if ((UART_1_TX_BUFFER_SIZE > UART_1_MAX_BYTE_VALUE) && (CY_PSOC3))
1095:Generated_Source\PSoC5/UART_1.c ****             UART_1_EnableTxInt();
1096:Generated_Source\PSoC5/UART_1.c ****         #endif /* (UART_1_TX_BUFFER_SIZE > UART_1_MAX_BYTE_VALUE) && (CY_PSOC3) */
1097:Generated_Source\PSoC5/UART_1.c **** 
1098:Generated_Source\PSoC5/UART_1.c ****             if(0u != (UART_1_TXSTATUS_REG & UART_1_TX_STS_FIFO_EMPTY))
1099:Generated_Source\PSoC5/UART_1.c ****             {
1100:Generated_Source\PSoC5/UART_1.c ****                 /* Trigger TX interrupt to send software buffer */
1101:Generated_Source\PSoC5/UART_1.c ****                 UART_1_SetPendingTxInt();
1102:Generated_Source\PSoC5/UART_1.c ****             }
1103:Generated_Source\PSoC5/UART_1.c ****         }
1104:Generated_Source\PSoC5/UART_1.c **** 
1105:Generated_Source\PSoC5/UART_1.c ****     #else
1106:Generated_Source\PSoC5/UART_1.c **** 
1107:Generated_Source\PSoC5/UART_1.c ****         while((UART_1_TXSTATUS_REG & UART_1_TX_STS_FIFO_FULL) != 0u)
 1267              		.loc 1 1107 0
 1268 000a 00BF     		nop
 1269              	.L78:
 1270              		.loc 1 1107 0 is_stmt 0 discriminator 1
 1271 000c 074B     		ldr	r3, .L79
 1272 000e 1B78     		ldrb	r3, [r3]
 1273 0010 DBB2     		uxtb	r3, r3
 1274 0012 03F00403 		and	r3, r3, #4
 1275 0016 002B     		cmp	r3, #0
 1276 0018 F8D1     		bne	.L78
1108:Generated_Source\PSoC5/UART_1.c ****         {
1109:Generated_Source\PSoC5/UART_1.c ****             /* Wait for room in the FIFO */
1110:Generated_Source\PSoC5/UART_1.c ****         }
1111:Generated_Source\PSoC5/UART_1.c **** 
1112:Generated_Source\PSoC5/UART_1.c ****         /* Add directly to the FIFO */
1113:Generated_Source\PSoC5/UART_1.c ****         UART_1_TXDATA_REG = txDataByte;
 1277              		.loc 1 1113 0 is_stmt 1
 1278 001a 054A     		ldr	r2, .L79+4
ARM GAS  C:\Users\shevi\AppData\Local\Temp\ccOEVTjV.s 			page 43


 1279 001c FB79     		ldrb	r3, [r7, #7]
 1280 001e 1370     		strb	r3, [r2]
1114:Generated_Source\PSoC5/UART_1.c **** 
1115:Generated_Source\PSoC5/UART_1.c ****     #endif /* UART_1_TX_INTERRUPT_ENABLED */
1116:Generated_Source\PSoC5/UART_1.c ****     }
 1281              		.loc 1 1116 0
 1282 0020 0C37     		adds	r7, r7, #12
 1283              		.cfi_def_cfa_offset 4
 1284 0022 BD46     		mov	sp, r7
 1285              		.cfi_def_cfa_register 13
 1286              		@ sp needed
 1287 0024 5DF8047B 		ldr	r7, [sp], #4
 1288              		.cfi_restore 7
 1289              		.cfi_def_cfa_offset 0
 1290 0028 7047     		bx	lr
 1291              	.L80:
 1292 002a 00BF     		.align	2
 1293              	.L79:
 1294 002c 64640040 		.word	1073767524
 1295 0030 47640040 		.word	1073767495
 1296              		.cfi_endproc
 1297              	.LFE19:
 1298              		.size	UART_1_PutChar, .-UART_1_PutChar
 1299              		.section	.text.UART_1_PutString,"ax",%progbits
 1300              		.align	2
 1301              		.global	UART_1_PutString
 1302              		.thumb
 1303              		.thumb_func
 1304              		.type	UART_1_PutString, %function
 1305              	UART_1_PutString:
 1306              	.LFB20:
1117:Generated_Source\PSoC5/UART_1.c **** 
1118:Generated_Source\PSoC5/UART_1.c **** 
1119:Generated_Source\PSoC5/UART_1.c ****     /*******************************************************************************
1120:Generated_Source\PSoC5/UART_1.c ****     * Function Name: UART_1_PutString
1121:Generated_Source\PSoC5/UART_1.c ****     ********************************************************************************
1122:Generated_Source\PSoC5/UART_1.c ****     *
1123:Generated_Source\PSoC5/UART_1.c ****     * Summary:
1124:Generated_Source\PSoC5/UART_1.c ****     *  Sends a NULL terminated string to the TX buffer for transmission.
1125:Generated_Source\PSoC5/UART_1.c ****     *
1126:Generated_Source\PSoC5/UART_1.c ****     * Parameters:
1127:Generated_Source\PSoC5/UART_1.c ****     *  string[]: Pointer to the null terminated string array residing in RAM or ROM
1128:Generated_Source\PSoC5/UART_1.c ****     *
1129:Generated_Source\PSoC5/UART_1.c ****     * Return:
1130:Generated_Source\PSoC5/UART_1.c ****     *  None.
1131:Generated_Source\PSoC5/UART_1.c ****     *
1132:Generated_Source\PSoC5/UART_1.c ****     * Global Variables:
1133:Generated_Source\PSoC5/UART_1.c ****     *  UART_1_initVar - checked to identify that the component has been
1134:Generated_Source\PSoC5/UART_1.c ****     *     initialized.
1135:Generated_Source\PSoC5/UART_1.c ****     *
1136:Generated_Source\PSoC5/UART_1.c ****     * Reentrant:
1137:Generated_Source\PSoC5/UART_1.c ****     *  No.
1138:Generated_Source\PSoC5/UART_1.c ****     *
1139:Generated_Source\PSoC5/UART_1.c ****     * Theory:
1140:Generated_Source\PSoC5/UART_1.c ****     *  If there is not enough memory in the TX buffer for the entire string, this
1141:Generated_Source\PSoC5/UART_1.c ****     *  function blocks until the last character of the string is loaded into the
1142:Generated_Source\PSoC5/UART_1.c ****     *  TX buffer.
ARM GAS  C:\Users\shevi\AppData\Local\Temp\ccOEVTjV.s 			page 44


1143:Generated_Source\PSoC5/UART_1.c ****     *
1144:Generated_Source\PSoC5/UART_1.c ****     *******************************************************************************/
1145:Generated_Source\PSoC5/UART_1.c ****     void UART_1_PutString(const char8 string[]) 
1146:Generated_Source\PSoC5/UART_1.c ****     {
 1307              		.loc 1 1146 0
 1308              		.cfi_startproc
 1309              		@ args = 0, pretend = 0, frame = 16
 1310              		@ frame_needed = 1, uses_anonymous_args = 0
 1311 0000 80B5     		push	{r7, lr}
 1312              		.cfi_def_cfa_offset 8
 1313              		.cfi_offset 7, -8
 1314              		.cfi_offset 14, -4
 1315 0002 84B0     		sub	sp, sp, #16
 1316              		.cfi_def_cfa_offset 24
 1317 0004 00AF     		add	r7, sp, #0
 1318              		.cfi_def_cfa_register 7
 1319 0006 7860     		str	r0, [r7, #4]
1147:Generated_Source\PSoC5/UART_1.c ****         uint16 bufIndex = 0u;
 1320              		.loc 1 1147 0
 1321 0008 0023     		movs	r3, #0
 1322 000a FB81     		strh	r3, [r7, #14]	@ movhi
1148:Generated_Source\PSoC5/UART_1.c **** 
1149:Generated_Source\PSoC5/UART_1.c ****         /* If not Initialized then skip this function */
1150:Generated_Source\PSoC5/UART_1.c ****         if(UART_1_initVar != 0u)
 1323              		.loc 1 1150 0
 1324 000c 0B4B     		ldr	r3, .L85
 1325 000e 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1326 0010 002B     		cmp	r3, #0
 1327 0012 10D0     		beq	.L81
1151:Generated_Source\PSoC5/UART_1.c ****         {
1152:Generated_Source\PSoC5/UART_1.c ****             /* This is a blocking function, it will not exit until all data is sent */
1153:Generated_Source\PSoC5/UART_1.c ****             while(string[bufIndex] != (char8) 0)
 1328              		.loc 1 1153 0
 1329 0014 09E0     		b	.L83
 1330              	.L84:
1154:Generated_Source\PSoC5/UART_1.c ****             {
1155:Generated_Source\PSoC5/UART_1.c ****                 UART_1_PutChar((uint8)string[bufIndex]);
 1331              		.loc 1 1155 0
 1332 0016 FB89     		ldrh	r3, [r7, #14]
 1333 0018 7A68     		ldr	r2, [r7, #4]
 1334 001a 1344     		add	r3, r3, r2
 1335 001c 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1336 001e 1846     		mov	r0, r3
 1337 0020 FFF7FEFF 		bl	UART_1_PutChar
1156:Generated_Source\PSoC5/UART_1.c ****                 bufIndex++;
 1338              		.loc 1 1156 0
 1339 0024 FB89     		ldrh	r3, [r7, #14]
 1340 0026 0133     		adds	r3, r3, #1
 1341 0028 FB81     		strh	r3, [r7, #14]	@ movhi
 1342              	.L83:
1153:Generated_Source\PSoC5/UART_1.c ****             {
 1343              		.loc 1 1153 0
 1344 002a FB89     		ldrh	r3, [r7, #14]
 1345 002c 7A68     		ldr	r2, [r7, #4]
 1346 002e 1344     		add	r3, r3, r2
 1347 0030 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1348 0032 002B     		cmp	r3, #0
ARM GAS  C:\Users\shevi\AppData\Local\Temp\ccOEVTjV.s 			page 45


 1349 0034 EFD1     		bne	.L84
 1350              	.L81:
1157:Generated_Source\PSoC5/UART_1.c ****             }
1158:Generated_Source\PSoC5/UART_1.c ****         }
1159:Generated_Source\PSoC5/UART_1.c ****     }
 1351              		.loc 1 1159 0
 1352 0036 1037     		adds	r7, r7, #16
 1353              		.cfi_def_cfa_offset 8
 1354 0038 BD46     		mov	sp, r7
 1355              		.cfi_def_cfa_register 13
 1356              		@ sp needed
 1357 003a 80BD     		pop	{r7, pc}
 1358              	.L86:
 1359              		.align	2
 1360              	.L85:
 1361 003c 00000000 		.word	UART_1_initVar
 1362              		.cfi_endproc
 1363              	.LFE20:
 1364              		.size	UART_1_PutString, .-UART_1_PutString
 1365              		.section	.text.UART_1_PutArray,"ax",%progbits
 1366              		.align	2
 1367              		.global	UART_1_PutArray
 1368              		.thumb
 1369              		.thumb_func
 1370              		.type	UART_1_PutArray, %function
 1371              	UART_1_PutArray:
 1372              	.LFB21:
1160:Generated_Source\PSoC5/UART_1.c **** 
1161:Generated_Source\PSoC5/UART_1.c **** 
1162:Generated_Source\PSoC5/UART_1.c ****     /*******************************************************************************
1163:Generated_Source\PSoC5/UART_1.c ****     * Function Name: UART_1_PutArray
1164:Generated_Source\PSoC5/UART_1.c ****     ********************************************************************************
1165:Generated_Source\PSoC5/UART_1.c ****     *
1166:Generated_Source\PSoC5/UART_1.c ****     * Summary:
1167:Generated_Source\PSoC5/UART_1.c ****     *  Places N bytes of data from a memory array into the TX buffer for
1168:Generated_Source\PSoC5/UART_1.c ****     *  transmission.
1169:Generated_Source\PSoC5/UART_1.c ****     *
1170:Generated_Source\PSoC5/UART_1.c ****     * Parameters:
1171:Generated_Source\PSoC5/UART_1.c ****     *  string[]: Address of the memory array residing in RAM or ROM.
1172:Generated_Source\PSoC5/UART_1.c ****     *  byteCount: Number of bytes to be transmitted. The type depends on TX Buffer
1173:Generated_Source\PSoC5/UART_1.c ****     *             Size parameter.
1174:Generated_Source\PSoC5/UART_1.c ****     *
1175:Generated_Source\PSoC5/UART_1.c ****     * Return:
1176:Generated_Source\PSoC5/UART_1.c ****     *  None.
1177:Generated_Source\PSoC5/UART_1.c ****     *
1178:Generated_Source\PSoC5/UART_1.c ****     * Global Variables:
1179:Generated_Source\PSoC5/UART_1.c ****     *  UART_1_initVar - checked to identify that the component has been
1180:Generated_Source\PSoC5/UART_1.c ****     *     initialized.
1181:Generated_Source\PSoC5/UART_1.c ****     *
1182:Generated_Source\PSoC5/UART_1.c ****     * Reentrant:
1183:Generated_Source\PSoC5/UART_1.c ****     *  No.
1184:Generated_Source\PSoC5/UART_1.c ****     *
1185:Generated_Source\PSoC5/UART_1.c ****     * Theory:
1186:Generated_Source\PSoC5/UART_1.c ****     *  If there is not enough memory in the TX buffer for the entire string, this
1187:Generated_Source\PSoC5/UART_1.c ****     *  function blocks until the last character of the string is loaded into the
1188:Generated_Source\PSoC5/UART_1.c ****     *  TX buffer.
1189:Generated_Source\PSoC5/UART_1.c ****     *
ARM GAS  C:\Users\shevi\AppData\Local\Temp\ccOEVTjV.s 			page 46


1190:Generated_Source\PSoC5/UART_1.c ****     *******************************************************************************/
1191:Generated_Source\PSoC5/UART_1.c ****     void UART_1_PutArray(const uint8 string[], uint8 byteCount)
1192:Generated_Source\PSoC5/UART_1.c ****                                                                     
1193:Generated_Source\PSoC5/UART_1.c ****     {
 1373              		.loc 1 1193 0
 1374              		.cfi_startproc
 1375              		@ args = 0, pretend = 0, frame = 16
 1376              		@ frame_needed = 1, uses_anonymous_args = 0
 1377 0000 80B5     		push	{r7, lr}
 1378              		.cfi_def_cfa_offset 8
 1379              		.cfi_offset 7, -8
 1380              		.cfi_offset 14, -4
 1381 0002 84B0     		sub	sp, sp, #16
 1382              		.cfi_def_cfa_offset 24
 1383 0004 00AF     		add	r7, sp, #0
 1384              		.cfi_def_cfa_register 7
 1385 0006 7860     		str	r0, [r7, #4]
 1386 0008 0B46     		mov	r3, r1
 1387 000a FB70     		strb	r3, [r7, #3]
1194:Generated_Source\PSoC5/UART_1.c ****         uint8 bufIndex = 0u;
 1388              		.loc 1 1194 0
 1389 000c 0023     		movs	r3, #0
 1390 000e FB73     		strb	r3, [r7, #15]
1195:Generated_Source\PSoC5/UART_1.c **** 
1196:Generated_Source\PSoC5/UART_1.c ****         /* If not Initialized then skip this function */
1197:Generated_Source\PSoC5/UART_1.c ****         if(UART_1_initVar != 0u)
 1391              		.loc 1 1197 0
 1392 0010 0A4B     		ldr	r3, .L91
 1393 0012 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1394 0014 002B     		cmp	r3, #0
 1395 0016 0ED0     		beq	.L87
1198:Generated_Source\PSoC5/UART_1.c ****         {
1199:Generated_Source\PSoC5/UART_1.c ****             while(bufIndex < byteCount)
 1396              		.loc 1 1199 0
 1397 0018 09E0     		b	.L89
 1398              	.L90:
1200:Generated_Source\PSoC5/UART_1.c ****             {
1201:Generated_Source\PSoC5/UART_1.c ****                 UART_1_PutChar(string[bufIndex]);
 1399              		.loc 1 1201 0
 1400 001a FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 1401 001c 7A68     		ldr	r2, [r7, #4]
 1402 001e 1344     		add	r3, r3, r2
 1403 0020 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1404 0022 1846     		mov	r0, r3
 1405 0024 FFF7FEFF 		bl	UART_1_PutChar
1202:Generated_Source\PSoC5/UART_1.c ****                 bufIndex++;
 1406              		.loc 1 1202 0
 1407 0028 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 1408 002a 0133     		adds	r3, r3, #1
 1409 002c FB73     		strb	r3, [r7, #15]
 1410              	.L89:
1199:Generated_Source\PSoC5/UART_1.c ****             {
 1411              		.loc 1 1199 0
 1412 002e FA7B     		ldrb	r2, [r7, #15]	@ zero_extendqisi2
 1413 0030 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1414 0032 9A42     		cmp	r2, r3
 1415 0034 F1D3     		bcc	.L90
ARM GAS  C:\Users\shevi\AppData\Local\Temp\ccOEVTjV.s 			page 47


 1416              	.L87:
1203:Generated_Source\PSoC5/UART_1.c ****             }
1204:Generated_Source\PSoC5/UART_1.c ****         }
1205:Generated_Source\PSoC5/UART_1.c ****     }
 1417              		.loc 1 1205 0
 1418 0036 1037     		adds	r7, r7, #16
 1419              		.cfi_def_cfa_offset 8
 1420 0038 BD46     		mov	sp, r7
 1421              		.cfi_def_cfa_register 13
 1422              		@ sp needed
 1423 003a 80BD     		pop	{r7, pc}
 1424              	.L92:
 1425              		.align	2
 1426              	.L91:
 1427 003c 00000000 		.word	UART_1_initVar
 1428              		.cfi_endproc
 1429              	.LFE21:
 1430              		.size	UART_1_PutArray, .-UART_1_PutArray
 1431              		.section	.text.UART_1_PutCRLF,"ax",%progbits
 1432              		.align	2
 1433              		.global	UART_1_PutCRLF
 1434              		.thumb
 1435              		.thumb_func
 1436              		.type	UART_1_PutCRLF, %function
 1437              	UART_1_PutCRLF:
 1438              	.LFB22:
1206:Generated_Source\PSoC5/UART_1.c **** 
1207:Generated_Source\PSoC5/UART_1.c **** 
1208:Generated_Source\PSoC5/UART_1.c ****     /*******************************************************************************
1209:Generated_Source\PSoC5/UART_1.c ****     * Function Name: UART_1_PutCRLF
1210:Generated_Source\PSoC5/UART_1.c ****     ********************************************************************************
1211:Generated_Source\PSoC5/UART_1.c ****     *
1212:Generated_Source\PSoC5/UART_1.c ****     * Summary:
1213:Generated_Source\PSoC5/UART_1.c ****     *  Writes a byte of data followed by a carriage return (0x0D) and line feed
1214:Generated_Source\PSoC5/UART_1.c ****     *  (0x0A) to the transmit buffer.
1215:Generated_Source\PSoC5/UART_1.c ****     *
1216:Generated_Source\PSoC5/UART_1.c ****     * Parameters:
1217:Generated_Source\PSoC5/UART_1.c ****     *  txDataByte: Data byte to transmit before the carriage return and line feed.
1218:Generated_Source\PSoC5/UART_1.c ****     *
1219:Generated_Source\PSoC5/UART_1.c ****     * Return:
1220:Generated_Source\PSoC5/UART_1.c ****     *  None.
1221:Generated_Source\PSoC5/UART_1.c ****     *
1222:Generated_Source\PSoC5/UART_1.c ****     * Global Variables:
1223:Generated_Source\PSoC5/UART_1.c ****     *  UART_1_initVar - checked to identify that the component has been
1224:Generated_Source\PSoC5/UART_1.c ****     *     initialized.
1225:Generated_Source\PSoC5/UART_1.c ****     *
1226:Generated_Source\PSoC5/UART_1.c ****     * Reentrant:
1227:Generated_Source\PSoC5/UART_1.c ****     *  No.
1228:Generated_Source\PSoC5/UART_1.c ****     *
1229:Generated_Source\PSoC5/UART_1.c ****     *******************************************************************************/
1230:Generated_Source\PSoC5/UART_1.c ****     void UART_1_PutCRLF(uint8 txDataByte) 
1231:Generated_Source\PSoC5/UART_1.c ****     {
 1439              		.loc 1 1231 0
 1440              		.cfi_startproc
 1441              		@ args = 0, pretend = 0, frame = 8
 1442              		@ frame_needed = 1, uses_anonymous_args = 0
 1443 0000 80B5     		push	{r7, lr}
ARM GAS  C:\Users\shevi\AppData\Local\Temp\ccOEVTjV.s 			page 48


 1444              		.cfi_def_cfa_offset 8
 1445              		.cfi_offset 7, -8
 1446              		.cfi_offset 14, -4
 1447 0002 82B0     		sub	sp, sp, #8
 1448              		.cfi_def_cfa_offset 16
 1449 0004 00AF     		add	r7, sp, #0
 1450              		.cfi_def_cfa_register 7
 1451 0006 0346     		mov	r3, r0
 1452 0008 FB71     		strb	r3, [r7, #7]
1232:Generated_Source\PSoC5/UART_1.c ****         /* If not Initialized then skip this function */
1233:Generated_Source\PSoC5/UART_1.c ****         if(UART_1_initVar != 0u)
 1453              		.loc 1 1233 0
 1454 000a 084B     		ldr	r3, .L95
 1455 000c 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1456 000e 002B     		cmp	r3, #0
 1457 0010 09D0     		beq	.L93
1234:Generated_Source\PSoC5/UART_1.c ****         {
1235:Generated_Source\PSoC5/UART_1.c ****             UART_1_PutChar(txDataByte);
 1458              		.loc 1 1235 0
 1459 0012 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1460 0014 1846     		mov	r0, r3
 1461 0016 FFF7FEFF 		bl	UART_1_PutChar
1236:Generated_Source\PSoC5/UART_1.c ****             UART_1_PutChar(0x0Du);
 1462              		.loc 1 1236 0
 1463 001a 0D20     		movs	r0, #13
 1464 001c FFF7FEFF 		bl	UART_1_PutChar
1237:Generated_Source\PSoC5/UART_1.c ****             UART_1_PutChar(0x0Au);
 1465              		.loc 1 1237 0
 1466 0020 0A20     		movs	r0, #10
 1467 0022 FFF7FEFF 		bl	UART_1_PutChar
 1468              	.L93:
1238:Generated_Source\PSoC5/UART_1.c ****         }
1239:Generated_Source\PSoC5/UART_1.c ****     }
 1469              		.loc 1 1239 0
 1470 0026 0837     		adds	r7, r7, #8
 1471              		.cfi_def_cfa_offset 8
 1472 0028 BD46     		mov	sp, r7
 1473              		.cfi_def_cfa_register 13
 1474              		@ sp needed
 1475 002a 80BD     		pop	{r7, pc}
 1476              	.L96:
 1477              		.align	2
 1478              	.L95:
 1479 002c 00000000 		.word	UART_1_initVar
 1480              		.cfi_endproc
 1481              	.LFE22:
 1482              		.size	UART_1_PutCRLF, .-UART_1_PutCRLF
 1483              		.section	.text.UART_1_GetTxBufferSize,"ax",%progbits
 1484              		.align	2
 1485              		.global	UART_1_GetTxBufferSize
 1486              		.thumb
 1487              		.thumb_func
 1488              		.type	UART_1_GetTxBufferSize, %function
 1489              	UART_1_GetTxBufferSize:
 1490              	.LFB23:
1240:Generated_Source\PSoC5/UART_1.c **** 
1241:Generated_Source\PSoC5/UART_1.c **** 
ARM GAS  C:\Users\shevi\AppData\Local\Temp\ccOEVTjV.s 			page 49


1242:Generated_Source\PSoC5/UART_1.c ****     /*******************************************************************************
1243:Generated_Source\PSoC5/UART_1.c ****     * Function Name: UART_1_GetTxBufferSize
1244:Generated_Source\PSoC5/UART_1.c ****     ********************************************************************************
1245:Generated_Source\PSoC5/UART_1.c ****     *
1246:Generated_Source\PSoC5/UART_1.c ****     * Summary:
1247:Generated_Source\PSoC5/UART_1.c ****     *  Returns the number of bytes in the TX buffer which are waiting to be 
1248:Generated_Source\PSoC5/UART_1.c ****     *  transmitted.
1249:Generated_Source\PSoC5/UART_1.c ****     *  * TX software buffer is disabled (TX Buffer Size parameter is equal to 4): 
1250:Generated_Source\PSoC5/UART_1.c ****     *    returns 0 for empty TX FIFO, 1 for not full TX FIFO or 4 for full TX FIFO.
1251:Generated_Source\PSoC5/UART_1.c ****     *  * TX software buffer is enabled: returns the number of bytes in the TX 
1252:Generated_Source\PSoC5/UART_1.c ****     *    software buffer which are waiting to be transmitted. Bytes available in the
1253:Generated_Source\PSoC5/UART_1.c ****     *    TX FIFO do not count.
1254:Generated_Source\PSoC5/UART_1.c ****     *
1255:Generated_Source\PSoC5/UART_1.c ****     * Parameters:
1256:Generated_Source\PSoC5/UART_1.c ****     *  None.
1257:Generated_Source\PSoC5/UART_1.c ****     *
1258:Generated_Source\PSoC5/UART_1.c ****     * Return:
1259:Generated_Source\PSoC5/UART_1.c ****     *  Number of bytes used in the TX buffer. Return value type depends on the TX 
1260:Generated_Source\PSoC5/UART_1.c ****     *  Buffer Size parameter.
1261:Generated_Source\PSoC5/UART_1.c ****     *
1262:Generated_Source\PSoC5/UART_1.c ****     * Global Variables:
1263:Generated_Source\PSoC5/UART_1.c ****     *  UART_1_txBufferWrite - used to calculate left space.
1264:Generated_Source\PSoC5/UART_1.c ****     *  UART_1_txBufferRead - used to calculate left space.
1265:Generated_Source\PSoC5/UART_1.c ****     *
1266:Generated_Source\PSoC5/UART_1.c ****     * Reentrant:
1267:Generated_Source\PSoC5/UART_1.c ****     *  No.
1268:Generated_Source\PSoC5/UART_1.c ****     *
1269:Generated_Source\PSoC5/UART_1.c ****     * Theory:
1270:Generated_Source\PSoC5/UART_1.c ****     *  Allows the user to find out how full the TX Buffer is.
1271:Generated_Source\PSoC5/UART_1.c ****     *
1272:Generated_Source\PSoC5/UART_1.c ****     *******************************************************************************/
1273:Generated_Source\PSoC5/UART_1.c ****     uint8 UART_1_GetTxBufferSize(void)
1274:Generated_Source\PSoC5/UART_1.c ****                                                             
1275:Generated_Source\PSoC5/UART_1.c ****     {
 1491              		.loc 1 1275 0
 1492              		.cfi_startproc
 1493              		@ args = 0, pretend = 0, frame = 8
 1494              		@ frame_needed = 1, uses_anonymous_args = 0
 1495              		@ link register save eliminated.
 1496 0000 80B4     		push	{r7}
 1497              		.cfi_def_cfa_offset 4
 1498              		.cfi_offset 7, -4
 1499 0002 83B0     		sub	sp, sp, #12
 1500              		.cfi_def_cfa_offset 16
 1501 0004 00AF     		add	r7, sp, #0
 1502              		.cfi_def_cfa_register 7
1276:Generated_Source\PSoC5/UART_1.c ****         uint8 size;
1277:Generated_Source\PSoC5/UART_1.c **** 
1278:Generated_Source\PSoC5/UART_1.c ****     #if (UART_1_TX_INTERRUPT_ENABLED)
1279:Generated_Source\PSoC5/UART_1.c **** 
1280:Generated_Source\PSoC5/UART_1.c ****         /* Protect variables that could change on interrupt. */
1281:Generated_Source\PSoC5/UART_1.c ****         UART_1_DisableTxInt();
1282:Generated_Source\PSoC5/UART_1.c **** 
1283:Generated_Source\PSoC5/UART_1.c ****         if(UART_1_txBufferRead == UART_1_txBufferWrite)
1284:Generated_Source\PSoC5/UART_1.c ****         {
1285:Generated_Source\PSoC5/UART_1.c ****             size = 0u;
1286:Generated_Source\PSoC5/UART_1.c ****         }
ARM GAS  C:\Users\shevi\AppData\Local\Temp\ccOEVTjV.s 			page 50


1287:Generated_Source\PSoC5/UART_1.c ****         else if(UART_1_txBufferRead < UART_1_txBufferWrite)
1288:Generated_Source\PSoC5/UART_1.c ****         {
1289:Generated_Source\PSoC5/UART_1.c ****             size = (UART_1_txBufferWrite - UART_1_txBufferRead);
1290:Generated_Source\PSoC5/UART_1.c ****         }
1291:Generated_Source\PSoC5/UART_1.c ****         else
1292:Generated_Source\PSoC5/UART_1.c ****         {
1293:Generated_Source\PSoC5/UART_1.c ****             size = (UART_1_TX_BUFFER_SIZE - UART_1_txBufferRead) +
1294:Generated_Source\PSoC5/UART_1.c ****                     UART_1_txBufferWrite;
1295:Generated_Source\PSoC5/UART_1.c ****         }
1296:Generated_Source\PSoC5/UART_1.c **** 
1297:Generated_Source\PSoC5/UART_1.c ****         UART_1_EnableTxInt();
1298:Generated_Source\PSoC5/UART_1.c **** 
1299:Generated_Source\PSoC5/UART_1.c ****     #else
1300:Generated_Source\PSoC5/UART_1.c **** 
1301:Generated_Source\PSoC5/UART_1.c ****         size = UART_1_TXSTATUS_REG;
 1503              		.loc 1 1301 0
 1504 0006 0E4B     		ldr	r3, .L102
 1505 0008 1B78     		ldrb	r3, [r3]
 1506 000a FB71     		strb	r3, [r7, #7]
1302:Generated_Source\PSoC5/UART_1.c **** 
1303:Generated_Source\PSoC5/UART_1.c ****         /* Is the fifo is full. */
1304:Generated_Source\PSoC5/UART_1.c ****         if((size & UART_1_TX_STS_FIFO_FULL) != 0u)
 1507              		.loc 1 1304 0
 1508 000c FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1509 000e 03F00403 		and	r3, r3, #4
 1510 0012 002B     		cmp	r3, #0
 1511 0014 02D0     		beq	.L98
1305:Generated_Source\PSoC5/UART_1.c ****         {
1306:Generated_Source\PSoC5/UART_1.c ****             size = UART_1_FIFO_LENGTH;
 1512              		.loc 1 1306 0
 1513 0016 0423     		movs	r3, #4
 1514 0018 FB71     		strb	r3, [r7, #7]
 1515 001a 09E0     		b	.L99
 1516              	.L98:
1307:Generated_Source\PSoC5/UART_1.c ****         }
1308:Generated_Source\PSoC5/UART_1.c ****         else if((size & UART_1_TX_STS_FIFO_EMPTY) != 0u)
 1517              		.loc 1 1308 0
 1518 001c FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1519 001e 03F00203 		and	r3, r3, #2
 1520 0022 002B     		cmp	r3, #0
 1521 0024 02D0     		beq	.L100
1309:Generated_Source\PSoC5/UART_1.c ****         {
1310:Generated_Source\PSoC5/UART_1.c ****             size = 0u;
 1522              		.loc 1 1310 0
 1523 0026 0023     		movs	r3, #0
 1524 0028 FB71     		strb	r3, [r7, #7]
 1525 002a 01E0     		b	.L99
 1526              	.L100:
1311:Generated_Source\PSoC5/UART_1.c ****         }
1312:Generated_Source\PSoC5/UART_1.c ****         else
1313:Generated_Source\PSoC5/UART_1.c ****         {
1314:Generated_Source\PSoC5/UART_1.c ****             /* We only know there is data in the fifo. */
1315:Generated_Source\PSoC5/UART_1.c ****             size = 1u;
 1527              		.loc 1 1315 0
 1528 002c 0123     		movs	r3, #1
 1529 002e FB71     		strb	r3, [r7, #7]
 1530              	.L99:
ARM GAS  C:\Users\shevi\AppData\Local\Temp\ccOEVTjV.s 			page 51


1316:Generated_Source\PSoC5/UART_1.c ****         }
1317:Generated_Source\PSoC5/UART_1.c **** 
1318:Generated_Source\PSoC5/UART_1.c ****     #endif /* (UART_1_TX_INTERRUPT_ENABLED) */
1319:Generated_Source\PSoC5/UART_1.c **** 
1320:Generated_Source\PSoC5/UART_1.c ****     return(size);
 1531              		.loc 1 1320 0
 1532 0030 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
1321:Generated_Source\PSoC5/UART_1.c ****     }
 1533              		.loc 1 1321 0
 1534 0032 1846     		mov	r0, r3
 1535 0034 0C37     		adds	r7, r7, #12
 1536              		.cfi_def_cfa_offset 4
 1537 0036 BD46     		mov	sp, r7
 1538              		.cfi_def_cfa_register 13
 1539              		@ sp needed
 1540 0038 5DF8047B 		ldr	r7, [sp], #4
 1541              		.cfi_restore 7
 1542              		.cfi_def_cfa_offset 0
 1543 003c 7047     		bx	lr
 1544              	.L103:
 1545 003e 00BF     		.align	2
 1546              	.L102:
 1547 0040 64640040 		.word	1073767524
 1548              		.cfi_endproc
 1549              	.LFE23:
 1550              		.size	UART_1_GetTxBufferSize, .-UART_1_GetTxBufferSize
 1551              		.section	.text.UART_1_ClearTxBuffer,"ax",%progbits
 1552              		.align	2
 1553              		.global	UART_1_ClearTxBuffer
 1554              		.thumb
 1555              		.thumb_func
 1556              		.type	UART_1_ClearTxBuffer, %function
 1557              	UART_1_ClearTxBuffer:
 1558              	.LFB24:
1322:Generated_Source\PSoC5/UART_1.c **** 
1323:Generated_Source\PSoC5/UART_1.c **** 
1324:Generated_Source\PSoC5/UART_1.c ****     /*******************************************************************************
1325:Generated_Source\PSoC5/UART_1.c ****     * Function Name: UART_1_ClearTxBuffer
1326:Generated_Source\PSoC5/UART_1.c ****     ********************************************************************************
1327:Generated_Source\PSoC5/UART_1.c ****     *
1328:Generated_Source\PSoC5/UART_1.c ****     * Summary:
1329:Generated_Source\PSoC5/UART_1.c ****     *  Clears all data from the TX buffer and hardware TX FIFO.
1330:Generated_Source\PSoC5/UART_1.c ****     *
1331:Generated_Source\PSoC5/UART_1.c ****     * Parameters:
1332:Generated_Source\PSoC5/UART_1.c ****     *  None.
1333:Generated_Source\PSoC5/UART_1.c ****     *
1334:Generated_Source\PSoC5/UART_1.c ****     * Return:
1335:Generated_Source\PSoC5/UART_1.c ****     *  None.
1336:Generated_Source\PSoC5/UART_1.c ****     *
1337:Generated_Source\PSoC5/UART_1.c ****     * Global Variables:
1338:Generated_Source\PSoC5/UART_1.c ****     *  UART_1_txBufferWrite - cleared to zero.
1339:Generated_Source\PSoC5/UART_1.c ****     *  UART_1_txBufferRead - cleared to zero.
1340:Generated_Source\PSoC5/UART_1.c ****     *
1341:Generated_Source\PSoC5/UART_1.c ****     * Reentrant:
1342:Generated_Source\PSoC5/UART_1.c ****     *  No.
1343:Generated_Source\PSoC5/UART_1.c ****     *
1344:Generated_Source\PSoC5/UART_1.c ****     * Theory:
ARM GAS  C:\Users\shevi\AppData\Local\Temp\ccOEVTjV.s 			page 52


1345:Generated_Source\PSoC5/UART_1.c ****     *  Setting the pointers to zero makes the system believe there is no data to
1346:Generated_Source\PSoC5/UART_1.c ****     *  read and writing will resume at address 0 overwriting any data that may have
1347:Generated_Source\PSoC5/UART_1.c ****     *  remained in the RAM.
1348:Generated_Source\PSoC5/UART_1.c ****     *
1349:Generated_Source\PSoC5/UART_1.c ****     * Side Effects:
1350:Generated_Source\PSoC5/UART_1.c ****     *  Data waiting in the transmit buffer is not sent; a byte that is currently
1351:Generated_Source\PSoC5/UART_1.c ****     *  transmitting finishes transmitting.
1352:Generated_Source\PSoC5/UART_1.c ****     *
1353:Generated_Source\PSoC5/UART_1.c ****     *******************************************************************************/
1354:Generated_Source\PSoC5/UART_1.c ****     void UART_1_ClearTxBuffer(void) 
1355:Generated_Source\PSoC5/UART_1.c ****     {
 1559              		.loc 1 1355 0
 1560              		.cfi_startproc
 1561              		@ args = 0, pretend = 0, frame = 8
 1562              		@ frame_needed = 1, uses_anonymous_args = 0
 1563 0000 80B5     		push	{r7, lr}
 1564              		.cfi_def_cfa_offset 8
 1565              		.cfi_offset 7, -8
 1566              		.cfi_offset 14, -4
 1567 0002 82B0     		sub	sp, sp, #8
 1568              		.cfi_def_cfa_offset 16
 1569 0004 00AF     		add	r7, sp, #0
 1570              		.cfi_def_cfa_register 7
1356:Generated_Source\PSoC5/UART_1.c ****         uint8 enableInterrupts;
1357:Generated_Source\PSoC5/UART_1.c **** 
1358:Generated_Source\PSoC5/UART_1.c ****         enableInterrupts = CyEnterCriticalSection();
 1571              		.loc 1 1358 0
 1572 0006 FFF7FEFF 		bl	CyEnterCriticalSection
 1573 000a 0346     		mov	r3, r0
 1574 000c FB71     		strb	r3, [r7, #7]
1359:Generated_Source\PSoC5/UART_1.c ****         /* Clear the HW FIFO */
1360:Generated_Source\PSoC5/UART_1.c ****         UART_1_TXDATA_AUX_CTL_REG |= (uint8)  UART_1_TX_FIFO_CLR;
 1575              		.loc 1 1360 0
 1576 000e 0B4A     		ldr	r2, .L105
 1577 0010 0A4B     		ldr	r3, .L105
 1578 0012 1B78     		ldrb	r3, [r3]
 1579 0014 DBB2     		uxtb	r3, r3
 1580 0016 43F00103 		orr	r3, r3, #1
 1581 001a DBB2     		uxtb	r3, r3
 1582 001c 1370     		strb	r3, [r2]
1361:Generated_Source\PSoC5/UART_1.c ****         UART_1_TXDATA_AUX_CTL_REG &= (uint8) ~UART_1_TX_FIFO_CLR;
 1583              		.loc 1 1361 0
 1584 001e 074A     		ldr	r2, .L105
 1585 0020 064B     		ldr	r3, .L105
 1586 0022 1B78     		ldrb	r3, [r3]
 1587 0024 DBB2     		uxtb	r3, r3
 1588 0026 23F00103 		bic	r3, r3, #1
 1589 002a DBB2     		uxtb	r3, r3
 1590 002c 1370     		strb	r3, [r2]
1362:Generated_Source\PSoC5/UART_1.c ****         CyExitCriticalSection(enableInterrupts);
 1591              		.loc 1 1362 0
 1592 002e FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1593 0030 1846     		mov	r0, r3
 1594 0032 FFF7FEFF 		bl	CyExitCriticalSection
1363:Generated_Source\PSoC5/UART_1.c **** 
1364:Generated_Source\PSoC5/UART_1.c ****     #if (UART_1_TX_INTERRUPT_ENABLED)
1365:Generated_Source\PSoC5/UART_1.c **** 
ARM GAS  C:\Users\shevi\AppData\Local\Temp\ccOEVTjV.s 			page 53


1366:Generated_Source\PSoC5/UART_1.c ****         /* Protect variables that could change on interrupt. */
1367:Generated_Source\PSoC5/UART_1.c ****         UART_1_DisableTxInt();
1368:Generated_Source\PSoC5/UART_1.c **** 
1369:Generated_Source\PSoC5/UART_1.c ****         UART_1_txBufferRead = 0u;
1370:Generated_Source\PSoC5/UART_1.c ****         UART_1_txBufferWrite = 0u;
1371:Generated_Source\PSoC5/UART_1.c **** 
1372:Generated_Source\PSoC5/UART_1.c ****         /* Enable Tx interrupt. */
1373:Generated_Source\PSoC5/UART_1.c ****         UART_1_EnableTxInt();
1374:Generated_Source\PSoC5/UART_1.c **** 
1375:Generated_Source\PSoC5/UART_1.c ****     #endif /* (UART_1_TX_INTERRUPT_ENABLED) */
1376:Generated_Source\PSoC5/UART_1.c ****     }
 1595              		.loc 1 1376 0
 1596 0036 0837     		adds	r7, r7, #8
 1597              		.cfi_def_cfa_offset 8
 1598 0038 BD46     		mov	sp, r7
 1599              		.cfi_def_cfa_register 13
 1600              		@ sp needed
 1601 003a 80BD     		pop	{r7, pc}
 1602              	.L106:
 1603              		.align	2
 1604              	.L105:
 1605 003c 97640040 		.word	1073767575
 1606              		.cfi_endproc
 1607              	.LFE24:
 1608              		.size	UART_1_ClearTxBuffer, .-UART_1_ClearTxBuffer
 1609              		.section	.text.UART_1_SendBreak,"ax",%progbits
 1610              		.align	2
 1611              		.global	UART_1_SendBreak
 1612              		.thumb
 1613              		.thumb_func
 1614              		.type	UART_1_SendBreak, %function
 1615              	UART_1_SendBreak:
 1616              	.LFB25:
1377:Generated_Source\PSoC5/UART_1.c **** 
1378:Generated_Source\PSoC5/UART_1.c **** 
1379:Generated_Source\PSoC5/UART_1.c ****     /*******************************************************************************
1380:Generated_Source\PSoC5/UART_1.c ****     * Function Name: UART_1_SendBreak
1381:Generated_Source\PSoC5/UART_1.c ****     ********************************************************************************
1382:Generated_Source\PSoC5/UART_1.c ****     *
1383:Generated_Source\PSoC5/UART_1.c ****     * Summary:
1384:Generated_Source\PSoC5/UART_1.c ****     *  Transmits a break signal on the bus.
1385:Generated_Source\PSoC5/UART_1.c ****     *
1386:Generated_Source\PSoC5/UART_1.c ****     * Parameters:
1387:Generated_Source\PSoC5/UART_1.c ****     *  uint8 retMode:  Send Break return mode. See the following table for options.
1388:Generated_Source\PSoC5/UART_1.c ****     *   UART_1_SEND_BREAK - Initialize registers for break, send the Break
1389:Generated_Source\PSoC5/UART_1.c ****     *       signal and return immediately.
1390:Generated_Source\PSoC5/UART_1.c ****     *   UART_1_WAIT_FOR_COMPLETE_REINIT - Wait until break transmission is
1391:Generated_Source\PSoC5/UART_1.c ****     *       complete, reinitialize registers to normal transmission mode then return
1392:Generated_Source\PSoC5/UART_1.c ****     *   UART_1_REINIT - Reinitialize registers to normal transmission mode
1393:Generated_Source\PSoC5/UART_1.c ****     *       then return.
1394:Generated_Source\PSoC5/UART_1.c ****     *   UART_1_SEND_WAIT_REINIT - Performs both options: 
1395:Generated_Source\PSoC5/UART_1.c ****     *      UART_1_SEND_BREAK and UART_1_WAIT_FOR_COMPLETE_REINIT.
1396:Generated_Source\PSoC5/UART_1.c ****     *      This option is recommended for most cases.
1397:Generated_Source\PSoC5/UART_1.c ****     *
1398:Generated_Source\PSoC5/UART_1.c ****     * Return:
1399:Generated_Source\PSoC5/UART_1.c ****     *  None.
1400:Generated_Source\PSoC5/UART_1.c ****     *
ARM GAS  C:\Users\shevi\AppData\Local\Temp\ccOEVTjV.s 			page 54


1401:Generated_Source\PSoC5/UART_1.c ****     * Global Variables:
1402:Generated_Source\PSoC5/UART_1.c ****     *  UART_1_initVar - checked to identify that the component has been
1403:Generated_Source\PSoC5/UART_1.c ****     *     initialized.
1404:Generated_Source\PSoC5/UART_1.c ****     *  txPeriod - static variable, used for keeping TX period configuration.
1405:Generated_Source\PSoC5/UART_1.c ****     *
1406:Generated_Source\PSoC5/UART_1.c ****     * Reentrant:
1407:Generated_Source\PSoC5/UART_1.c ****     *  No.
1408:Generated_Source\PSoC5/UART_1.c ****     *
1409:Generated_Source\PSoC5/UART_1.c ****     * Theory:
1410:Generated_Source\PSoC5/UART_1.c ****     *  SendBreak function initializes registers to send 13-bit break signal. It is
1411:Generated_Source\PSoC5/UART_1.c ****     *  important to return the registers configuration to normal for continue 8-bit
1412:Generated_Source\PSoC5/UART_1.c ****     *  operation.
1413:Generated_Source\PSoC5/UART_1.c ****     *  There are 3 variants for this API usage:
1414:Generated_Source\PSoC5/UART_1.c ****     *  1) SendBreak(3) - function will send the Break signal and take care on the
1415:Generated_Source\PSoC5/UART_1.c ****     *     configuration returning. Function will block CPU until transmission
1416:Generated_Source\PSoC5/UART_1.c ****     *     complete.
1417:Generated_Source\PSoC5/UART_1.c ****     *  2) User may want to use blocking time if UART configured to the low speed
1418:Generated_Source\PSoC5/UART_1.c ****     *     operation
1419:Generated_Source\PSoC5/UART_1.c ****     *     Example for this case:
1420:Generated_Source\PSoC5/UART_1.c ****     *     SendBreak(0);     - initialize Break signal transmission
1421:Generated_Source\PSoC5/UART_1.c ****     *         Add your code here to use CPU time
1422:Generated_Source\PSoC5/UART_1.c ****     *     SendBreak(1);     - complete Break operation
1423:Generated_Source\PSoC5/UART_1.c ****     *  3) Same to 2) but user may want to initialize and use the interrupt to
1424:Generated_Source\PSoC5/UART_1.c ****     *     complete break operation.
1425:Generated_Source\PSoC5/UART_1.c ****     *     Example for this case:
1426:Generated_Source\PSoC5/UART_1.c ****     *     Initialize TX interrupt with "TX - On TX Complete" parameter
1427:Generated_Source\PSoC5/UART_1.c ****     *     SendBreak(0);     - initialize Break signal transmission
1428:Generated_Source\PSoC5/UART_1.c ****     *         Add your code here to use CPU time
1429:Generated_Source\PSoC5/UART_1.c ****     *     When interrupt appear with UART_1_TX_STS_COMPLETE status:
1430:Generated_Source\PSoC5/UART_1.c ****     *     SendBreak(2);     - complete Break operation
1431:Generated_Source\PSoC5/UART_1.c ****     *
1432:Generated_Source\PSoC5/UART_1.c ****     * Side Effects:
1433:Generated_Source\PSoC5/UART_1.c ****     *  The UART_1_SendBreak() function initializes registers to send a
1434:Generated_Source\PSoC5/UART_1.c ****     *  break signal.
1435:Generated_Source\PSoC5/UART_1.c ****     *  Break signal length depends on the break signal bits configuration.
1436:Generated_Source\PSoC5/UART_1.c ****     *  The register configuration should be reinitialized before normal 8-bit
1437:Generated_Source\PSoC5/UART_1.c ****     *  communication can continue.
1438:Generated_Source\PSoC5/UART_1.c ****     *
1439:Generated_Source\PSoC5/UART_1.c ****     *******************************************************************************/
1440:Generated_Source\PSoC5/UART_1.c ****     void UART_1_SendBreak(uint8 retMode) 
1441:Generated_Source\PSoC5/UART_1.c ****     {
 1617              		.loc 1 1441 0
 1618              		.cfi_startproc
 1619              		@ args = 0, pretend = 0, frame = 16
 1620              		@ frame_needed = 1, uses_anonymous_args = 0
 1621              		@ link register save eliminated.
 1622 0000 80B4     		push	{r7}
 1623              		.cfi_def_cfa_offset 4
 1624              		.cfi_offset 7, -4
 1625 0002 85B0     		sub	sp, sp, #20
 1626              		.cfi_def_cfa_offset 24
 1627 0004 00AF     		add	r7, sp, #0
 1628              		.cfi_def_cfa_register 7
 1629 0006 0346     		mov	r3, r0
 1630 0008 FB71     		strb	r3, [r7, #7]
1442:Generated_Source\PSoC5/UART_1.c **** 
1443:Generated_Source\PSoC5/UART_1.c ****         /* If not Initialized then skip this function*/
ARM GAS  C:\Users\shevi\AppData\Local\Temp\ccOEVTjV.s 			page 55


1444:Generated_Source\PSoC5/UART_1.c ****         if(UART_1_initVar != 0u)
 1631              		.loc 1 1444 0
 1632 000a 1F4B     		ldr	r3, .L115
 1633 000c 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1634 000e 002B     		cmp	r3, #0
 1635 0010 35D0     		beq	.L107
 1636              	.LBB2:
1445:Generated_Source\PSoC5/UART_1.c ****         {
1446:Generated_Source\PSoC5/UART_1.c ****             /* Set the Counter to 13-bits and transmit a 00 byte */
1447:Generated_Source\PSoC5/UART_1.c ****             /* When that is done then reset the counter value back */
1448:Generated_Source\PSoC5/UART_1.c ****             uint8 tmpStat;
1449:Generated_Source\PSoC5/UART_1.c **** 
1450:Generated_Source\PSoC5/UART_1.c ****         #if(UART_1_HD_ENABLED) /* Half Duplex mode*/
1451:Generated_Source\PSoC5/UART_1.c **** 
1452:Generated_Source\PSoC5/UART_1.c ****             if( (retMode == UART_1_SEND_BREAK) ||
1453:Generated_Source\PSoC5/UART_1.c ****                 (retMode == UART_1_SEND_WAIT_REINIT ) )
1454:Generated_Source\PSoC5/UART_1.c ****             {
1455:Generated_Source\PSoC5/UART_1.c ****                 /* CTRL_HD_SEND_BREAK - sends break bits in HD mode */
1456:Generated_Source\PSoC5/UART_1.c ****                 UART_1_WriteControlRegister(UART_1_ReadControlRegister() |
1457:Generated_Source\PSoC5/UART_1.c ****                                                       UART_1_CTRL_HD_SEND_BREAK);
1458:Generated_Source\PSoC5/UART_1.c ****                 /* Send zeros */
1459:Generated_Source\PSoC5/UART_1.c ****                 UART_1_TXDATA_REG = 0u;
1460:Generated_Source\PSoC5/UART_1.c **** 
1461:Generated_Source\PSoC5/UART_1.c ****                 do /* Wait until transmit starts */
1462:Generated_Source\PSoC5/UART_1.c ****                 {
1463:Generated_Source\PSoC5/UART_1.c ****                     tmpStat = UART_1_TXSTATUS_REG;
1464:Generated_Source\PSoC5/UART_1.c ****                 }
1465:Generated_Source\PSoC5/UART_1.c ****                 while((tmpStat & UART_1_TX_STS_FIFO_EMPTY) != 0u);
1466:Generated_Source\PSoC5/UART_1.c ****             }
1467:Generated_Source\PSoC5/UART_1.c **** 
1468:Generated_Source\PSoC5/UART_1.c ****             if( (retMode == UART_1_WAIT_FOR_COMPLETE_REINIT) ||
1469:Generated_Source\PSoC5/UART_1.c ****                 (retMode == UART_1_SEND_WAIT_REINIT) )
1470:Generated_Source\PSoC5/UART_1.c ****             {
1471:Generated_Source\PSoC5/UART_1.c ****                 do /* Wait until transmit complete */
1472:Generated_Source\PSoC5/UART_1.c ****                 {
1473:Generated_Source\PSoC5/UART_1.c ****                     tmpStat = UART_1_TXSTATUS_REG;
1474:Generated_Source\PSoC5/UART_1.c ****                 }
1475:Generated_Source\PSoC5/UART_1.c ****                 while(((uint8)~tmpStat & UART_1_TX_STS_COMPLETE) != 0u);
1476:Generated_Source\PSoC5/UART_1.c ****             }
1477:Generated_Source\PSoC5/UART_1.c **** 
1478:Generated_Source\PSoC5/UART_1.c ****             if( (retMode == UART_1_WAIT_FOR_COMPLETE_REINIT) ||
1479:Generated_Source\PSoC5/UART_1.c ****                 (retMode == UART_1_REINIT) ||
1480:Generated_Source\PSoC5/UART_1.c ****                 (retMode == UART_1_SEND_WAIT_REINIT) )
1481:Generated_Source\PSoC5/UART_1.c ****             {
1482:Generated_Source\PSoC5/UART_1.c ****                 UART_1_WriteControlRegister(UART_1_ReadControlRegister() &
1483:Generated_Source\PSoC5/UART_1.c ****                                               (uint8)~UART_1_CTRL_HD_SEND_BREAK);
1484:Generated_Source\PSoC5/UART_1.c ****             }
1485:Generated_Source\PSoC5/UART_1.c **** 
1486:Generated_Source\PSoC5/UART_1.c ****         #else /* UART_1_HD_ENABLED Full Duplex mode */
1487:Generated_Source\PSoC5/UART_1.c **** 
1488:Generated_Source\PSoC5/UART_1.c ****             static uint8 txPeriod;
1489:Generated_Source\PSoC5/UART_1.c **** 
1490:Generated_Source\PSoC5/UART_1.c ****             if( (retMode == UART_1_SEND_BREAK) ||
 1637              		.loc 1 1490 0
 1638 0012 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1639 0014 002B     		cmp	r3, #0
 1640 0016 02D0     		beq	.L109
ARM GAS  C:\Users\shevi\AppData\Local\Temp\ccOEVTjV.s 			page 56


 1641              		.loc 1 1490 0 is_stmt 0 discriminator 1
 1642 0018 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1643 001a 032B     		cmp	r3, #3
 1644 001c 12D1     		bne	.L110
 1645              	.L109:
1491:Generated_Source\PSoC5/UART_1.c ****                 (retMode == UART_1_SEND_WAIT_REINIT) )
1492:Generated_Source\PSoC5/UART_1.c ****             {
1493:Generated_Source\PSoC5/UART_1.c ****                 /* CTRL_HD_SEND_BREAK - skip to send parity bit at Break signal in Full Duplex mode
1494:Generated_Source\PSoC5/UART_1.c ****                 #if( (UART_1_PARITY_TYPE != UART_1__B_UART__NONE_REVB) || \
1495:Generated_Source\PSoC5/UART_1.c ****                                     (UART_1_PARITY_TYPE_SW != 0u) )
1496:Generated_Source\PSoC5/UART_1.c ****                     UART_1_WriteControlRegister(UART_1_ReadControlRegister() |
1497:Generated_Source\PSoC5/UART_1.c ****                                                           UART_1_CTRL_HD_SEND_BREAK);
1498:Generated_Source\PSoC5/UART_1.c ****                 #endif /* End UART_1_PARITY_TYPE != UART_1__B_UART__NONE_REVB  */
1499:Generated_Source\PSoC5/UART_1.c **** 
1500:Generated_Source\PSoC5/UART_1.c ****                 #if(UART_1_TXCLKGEN_DP)
1501:Generated_Source\PSoC5/UART_1.c ****                     txPeriod = UART_1_TXBITCLKTX_COMPLETE_REG;
 1646              		.loc 1 1501 0 is_stmt 1
 1647 001e 1B4B     		ldr	r3, .L115+4
 1648 0020 1B78     		ldrb	r3, [r3]
 1649 0022 DAB2     		uxtb	r2, r3
 1650 0024 1A4B     		ldr	r3, .L115+8
 1651 0026 1A70     		strb	r2, [r3]
1502:Generated_Source\PSoC5/UART_1.c ****                     UART_1_TXBITCLKTX_COMPLETE_REG = UART_1_TXBITCTR_BREAKBITS;
 1652              		.loc 1 1502 0
 1653 0028 184B     		ldr	r3, .L115+4
 1654 002a 6722     		movs	r2, #103
 1655 002c 1A70     		strb	r2, [r3]
1503:Generated_Source\PSoC5/UART_1.c ****                 #else
1504:Generated_Source\PSoC5/UART_1.c ****                     txPeriod = UART_1_TXBITCTR_PERIOD_REG;
1505:Generated_Source\PSoC5/UART_1.c ****                     UART_1_TXBITCTR_PERIOD_REG = UART_1_TXBITCTR_BREAKBITS8X;
1506:Generated_Source\PSoC5/UART_1.c ****                 #endif /* End UART_1_TXCLKGEN_DP */
1507:Generated_Source\PSoC5/UART_1.c **** 
1508:Generated_Source\PSoC5/UART_1.c ****                 /* Send zeros */
1509:Generated_Source\PSoC5/UART_1.c ****                 UART_1_TXDATA_REG = 0u;
 1656              		.loc 1 1509 0
 1657 002e 194B     		ldr	r3, .L115+12
 1658 0030 0022     		movs	r2, #0
 1659 0032 1A70     		strb	r2, [r3]
 1660              	.L111:
1510:Generated_Source\PSoC5/UART_1.c **** 
1511:Generated_Source\PSoC5/UART_1.c ****                 do /* Wait until transmit starts */
1512:Generated_Source\PSoC5/UART_1.c ****                 {
1513:Generated_Source\PSoC5/UART_1.c ****                     tmpStat = UART_1_TXSTATUS_REG;
 1661              		.loc 1 1513 0 discriminator 1
 1662 0034 184B     		ldr	r3, .L115+16
 1663 0036 1B78     		ldrb	r3, [r3]
 1664 0038 FB73     		strb	r3, [r7, #15]
1514:Generated_Source\PSoC5/UART_1.c ****                 }
1515:Generated_Source\PSoC5/UART_1.c ****                 while((tmpStat & UART_1_TX_STS_FIFO_EMPTY) != 0u);
 1665              		.loc 1 1515 0 discriminator 1
 1666 003a FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 1667 003c 03F00203 		and	r3, r3, #2
 1668 0040 002B     		cmp	r3, #0
 1669 0042 F7D1     		bne	.L111
 1670              	.L110:
1516:Generated_Source\PSoC5/UART_1.c ****             }
1517:Generated_Source\PSoC5/UART_1.c **** 
ARM GAS  C:\Users\shevi\AppData\Local\Temp\ccOEVTjV.s 			page 57


1518:Generated_Source\PSoC5/UART_1.c ****             if( (retMode == UART_1_WAIT_FOR_COMPLETE_REINIT) ||
 1671              		.loc 1 1518 0
 1672 0044 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1673 0046 012B     		cmp	r3, #1
 1674 0048 02D0     		beq	.L112
 1675              		.loc 1 1518 0 is_stmt 0 discriminator 1
 1676 004a FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1677 004c 032B     		cmp	r3, #3
 1678 004e 09D1     		bne	.L113
 1679              	.L112:
1519:Generated_Source\PSoC5/UART_1.c ****                 (retMode == UART_1_SEND_WAIT_REINIT) )
1520:Generated_Source\PSoC5/UART_1.c ****             {
1521:Generated_Source\PSoC5/UART_1.c ****                 do /* Wait until transmit complete */
1522:Generated_Source\PSoC5/UART_1.c ****                 {
1523:Generated_Source\PSoC5/UART_1.c ****                     tmpStat = UART_1_TXSTATUS_REG;
 1680              		.loc 1 1523 0 is_stmt 1 discriminator 1
 1681 0050 114B     		ldr	r3, .L115+16
 1682 0052 1B78     		ldrb	r3, [r3]
 1683 0054 FB73     		strb	r3, [r7, #15]
1524:Generated_Source\PSoC5/UART_1.c ****                 }
1525:Generated_Source\PSoC5/UART_1.c ****                 while(((uint8)~tmpStat & UART_1_TX_STS_COMPLETE) != 0u);
 1684              		.loc 1 1525 0 discriminator 1
 1685 0056 FB7B     		ldrb	r3, [r7, #15]
 1686 0058 DB43     		mvns	r3, r3
 1687 005a DBB2     		uxtb	r3, r3
 1688 005c 03F00103 		and	r3, r3, #1
 1689 0060 002B     		cmp	r3, #0
 1690 0062 F5D1     		bne	.L112
 1691              	.L113:
1526:Generated_Source\PSoC5/UART_1.c ****             }
1527:Generated_Source\PSoC5/UART_1.c **** 
1528:Generated_Source\PSoC5/UART_1.c ****             if( (retMode == UART_1_WAIT_FOR_COMPLETE_REINIT) ||
 1692              		.loc 1 1528 0
 1693 0064 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1694 0066 012B     		cmp	r3, #1
 1695 0068 05D0     		beq	.L114
 1696              		.loc 1 1528 0 is_stmt 0 discriminator 1
 1697 006a FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1698 006c 022B     		cmp	r3, #2
 1699 006e 02D0     		beq	.L114
1529:Generated_Source\PSoC5/UART_1.c ****                 (retMode == UART_1_REINIT) ||
 1700              		.loc 1 1529 0 is_stmt 1
 1701 0070 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1702 0072 032B     		cmp	r3, #3
 1703 0074 03D1     		bne	.L107
 1704              	.L114:
1530:Generated_Source\PSoC5/UART_1.c ****                 (retMode == UART_1_SEND_WAIT_REINIT) )
1531:Generated_Source\PSoC5/UART_1.c ****             {
1532:Generated_Source\PSoC5/UART_1.c **** 
1533:Generated_Source\PSoC5/UART_1.c ****             #if(UART_1_TXCLKGEN_DP)
1534:Generated_Source\PSoC5/UART_1.c ****                 UART_1_TXBITCLKTX_COMPLETE_REG = txPeriod;
 1705              		.loc 1 1534 0
 1706 0076 054B     		ldr	r3, .L115+4
 1707 0078 054A     		ldr	r2, .L115+8
 1708 007a 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 1709 007c 1A70     		strb	r2, [r3]
 1710              	.L107:
ARM GAS  C:\Users\shevi\AppData\Local\Temp\ccOEVTjV.s 			page 58


 1711              	.LBE2:
1535:Generated_Source\PSoC5/UART_1.c ****             #else
1536:Generated_Source\PSoC5/UART_1.c ****                 UART_1_TXBITCTR_PERIOD_REG = txPeriod;
1537:Generated_Source\PSoC5/UART_1.c ****             #endif /* End UART_1_TXCLKGEN_DP */
1538:Generated_Source\PSoC5/UART_1.c **** 
1539:Generated_Source\PSoC5/UART_1.c ****             #if( (UART_1_PARITY_TYPE != UART_1__B_UART__NONE_REVB) || \
1540:Generated_Source\PSoC5/UART_1.c ****                  (UART_1_PARITY_TYPE_SW != 0u) )
1541:Generated_Source\PSoC5/UART_1.c ****                 UART_1_WriteControlRegister(UART_1_ReadControlRegister() &
1542:Generated_Source\PSoC5/UART_1.c ****                                                       (uint8) ~UART_1_CTRL_HD_SEND_BREAK);
1543:Generated_Source\PSoC5/UART_1.c ****             #endif /* End UART_1_PARITY_TYPE != NONE */
1544:Generated_Source\PSoC5/UART_1.c ****             }
1545:Generated_Source\PSoC5/UART_1.c ****         #endif    /* End UART_1_HD_ENABLED */
1546:Generated_Source\PSoC5/UART_1.c ****         }
1547:Generated_Source\PSoC5/UART_1.c ****     }
 1712              		.loc 1 1547 0
 1713 007e 1437     		adds	r7, r7, #20
 1714              		.cfi_def_cfa_offset 4
 1715 0080 BD46     		mov	sp, r7
 1716              		.cfi_def_cfa_register 13
 1717              		@ sp needed
 1718 0082 5DF8047B 		ldr	r7, [sp], #4
 1719              		.cfi_restore 7
 1720              		.cfi_def_cfa_offset 0
 1721 0086 7047     		bx	lr
 1722              	.L116:
 1723              		.align	2
 1724              	.L115:
 1725 0088 00000000 		.word	UART_1_initVar
 1726 008c 3B640040 		.word	1073767483
 1727 0090 08000000 		.word	txPeriod.5008
 1728 0094 47640040 		.word	1073767495
 1729 0098 64640040 		.word	1073767524
 1730              		.cfi_endproc
 1731              	.LFE25:
 1732              		.size	UART_1_SendBreak, .-UART_1_SendBreak
 1733              		.section	.text.UART_1_SetTxAddressMode,"ax",%progbits
 1734              		.align	2
 1735              		.global	UART_1_SetTxAddressMode
 1736              		.thumb
 1737              		.thumb_func
 1738              		.type	UART_1_SetTxAddressMode, %function
 1739              	UART_1_SetTxAddressMode:
 1740              	.LFB26:
1548:Generated_Source\PSoC5/UART_1.c **** 
1549:Generated_Source\PSoC5/UART_1.c **** 
1550:Generated_Source\PSoC5/UART_1.c ****     /*******************************************************************************
1551:Generated_Source\PSoC5/UART_1.c ****     * Function Name: UART_1_SetTxAddressMode
1552:Generated_Source\PSoC5/UART_1.c ****     ********************************************************************************
1553:Generated_Source\PSoC5/UART_1.c ****     *
1554:Generated_Source\PSoC5/UART_1.c ****     * Summary:
1555:Generated_Source\PSoC5/UART_1.c ****     *  Configures the transmitter to signal the next bytes is address or data.
1556:Generated_Source\PSoC5/UART_1.c ****     *
1557:Generated_Source\PSoC5/UART_1.c ****     * Parameters:
1558:Generated_Source\PSoC5/UART_1.c ****     *  addressMode: 
1559:Generated_Source\PSoC5/UART_1.c ****     *       UART_1_SET_SPACE - Configure the transmitter to send the next
1560:Generated_Source\PSoC5/UART_1.c ****     *                                    byte as a data.
1561:Generated_Source\PSoC5/UART_1.c ****     *       UART_1_SET_MARK  - Configure the transmitter to send the next
ARM GAS  C:\Users\shevi\AppData\Local\Temp\ccOEVTjV.s 			page 59


1562:Generated_Source\PSoC5/UART_1.c ****     *                                    byte as an address.
1563:Generated_Source\PSoC5/UART_1.c ****     *
1564:Generated_Source\PSoC5/UART_1.c ****     * Return:
1565:Generated_Source\PSoC5/UART_1.c ****     *  None.
1566:Generated_Source\PSoC5/UART_1.c ****     *
1567:Generated_Source\PSoC5/UART_1.c ****     * Side Effects:
1568:Generated_Source\PSoC5/UART_1.c ****     *  This function sets and clears UART_1_CTRL_MARK bit in the Control
1569:Generated_Source\PSoC5/UART_1.c ****     *  register.
1570:Generated_Source\PSoC5/UART_1.c ****     *
1571:Generated_Source\PSoC5/UART_1.c ****     *******************************************************************************/
1572:Generated_Source\PSoC5/UART_1.c ****     void UART_1_SetTxAddressMode(uint8 addressMode) 
1573:Generated_Source\PSoC5/UART_1.c ****     {
 1741              		.loc 1 1573 0
 1742              		.cfi_startproc
 1743              		@ args = 0, pretend = 0, frame = 8
 1744              		@ frame_needed = 1, uses_anonymous_args = 0
 1745              		@ link register save eliminated.
 1746 0000 80B4     		push	{r7}
 1747              		.cfi_def_cfa_offset 4
 1748              		.cfi_offset 7, -4
 1749 0002 83B0     		sub	sp, sp, #12
 1750              		.cfi_def_cfa_offset 16
 1751 0004 00AF     		add	r7, sp, #0
 1752              		.cfi_def_cfa_register 7
 1753 0006 0346     		mov	r3, r0
 1754 0008 FB71     		strb	r3, [r7, #7]
1574:Generated_Source\PSoC5/UART_1.c ****         /* Mark/Space sending enable */
1575:Generated_Source\PSoC5/UART_1.c ****         if(addressMode != 0u)
1576:Generated_Source\PSoC5/UART_1.c ****         {
1577:Generated_Source\PSoC5/UART_1.c ****         #if( UART_1_CONTROL_REG_REMOVED == 0u )
1578:Generated_Source\PSoC5/UART_1.c ****             UART_1_WriteControlRegister(UART_1_ReadControlRegister() |
1579:Generated_Source\PSoC5/UART_1.c ****                                                   UART_1_CTRL_MARK);
1580:Generated_Source\PSoC5/UART_1.c ****         #endif /* End UART_1_CONTROL_REG_REMOVED == 0u */
1581:Generated_Source\PSoC5/UART_1.c ****         }
1582:Generated_Source\PSoC5/UART_1.c ****         else
1583:Generated_Source\PSoC5/UART_1.c ****         {
1584:Generated_Source\PSoC5/UART_1.c ****         #if( UART_1_CONTROL_REG_REMOVED == 0u )
1585:Generated_Source\PSoC5/UART_1.c ****             UART_1_WriteControlRegister(UART_1_ReadControlRegister() &
1586:Generated_Source\PSoC5/UART_1.c ****                                                   (uint8) ~UART_1_CTRL_MARK);
1587:Generated_Source\PSoC5/UART_1.c ****         #endif /* End UART_1_CONTROL_REG_REMOVED == 0u */
1588:Generated_Source\PSoC5/UART_1.c ****         }
1589:Generated_Source\PSoC5/UART_1.c ****     }
 1755              		.loc 1 1589 0
 1756 000a 0C37     		adds	r7, r7, #12
 1757              		.cfi_def_cfa_offset 4
 1758 000c BD46     		mov	sp, r7
 1759              		.cfi_def_cfa_register 13
 1760              		@ sp needed
 1761 000e 5DF8047B 		ldr	r7, [sp], #4
 1762              		.cfi_restore 7
 1763              		.cfi_def_cfa_offset 0
 1764 0012 7047     		bx	lr
 1765              		.cfi_endproc
 1766              	.LFE26:
 1767              		.size	UART_1_SetTxAddressMode, .-UART_1_SetTxAddressMode
 1768              		.bss
 1769              	txPeriod.5008:
ARM GAS  C:\Users\shevi\AppData\Local\Temp\ccOEVTjV.s 			page 60


 1770 0008 00       		.space	1
 1771 0009 00       		.text
 1772              	.Letext0:
 1773              		.file 2 "Generated_Source\\PSoC5\\cytypes.h"
 1774              		.section	.debug_info,"",%progbits
 1775              	.Ldebug_info0:
 1776 0000 ED050000 		.4byte	0x5ed
 1777 0004 0400     		.2byte	0x4
 1778 0006 00000000 		.4byte	.Ldebug_abbrev0
 1779 000a 04       		.byte	0x4
 1780 000b 01       		.uleb128 0x1
 1781 000c 47030000 		.4byte	.LASF72
 1782 0010 01       		.byte	0x1
 1783 0011 00000000 		.4byte	.LASF73
 1784 0015 77020000 		.4byte	.LASF74
 1785 0019 00000000 		.4byte	.Ldebug_ranges0+0
 1786 001d 00000000 		.4byte	0
 1787 0021 00000000 		.4byte	.Ldebug_line0
 1788 0025 02       		.uleb128 0x2
 1789 0026 01       		.byte	0x1
 1790 0027 06       		.byte	0x6
 1791 0028 D4000000 		.4byte	.LASF0
 1792 002c 02       		.uleb128 0x2
 1793 002d 01       		.byte	0x1
 1794 002e 08       		.byte	0x8
 1795 002f 41040000 		.4byte	.LASF1
 1796 0033 02       		.uleb128 0x2
 1797 0034 02       		.byte	0x2
 1798 0035 05       		.byte	0x5
 1799 0036 4F040000 		.4byte	.LASF2
 1800 003a 02       		.uleb128 0x2
 1801 003b 02       		.byte	0x2
 1802 003c 07       		.byte	0x7
 1803 003d B3010000 		.4byte	.LASF3
 1804 0041 02       		.uleb128 0x2
 1805 0042 04       		.byte	0x4
 1806 0043 05       		.byte	0x5
 1807 0044 F8000000 		.4byte	.LASF4
 1808 0048 02       		.uleb128 0x2
 1809 0049 04       		.byte	0x4
 1810 004a 07       		.byte	0x7
 1811 004b 9C010000 		.4byte	.LASF5
 1812 004f 02       		.uleb128 0x2
 1813 0050 08       		.byte	0x8
 1814 0051 05       		.byte	0x5
 1815 0052 C6000000 		.4byte	.LASF6
 1816 0056 02       		.uleb128 0x2
 1817 0057 08       		.byte	0x8
 1818 0058 07       		.byte	0x7
 1819 0059 80000000 		.4byte	.LASF7
 1820 005d 03       		.uleb128 0x3
 1821 005e 04       		.byte	0x4
 1822 005f 05       		.byte	0x5
 1823 0060 696E7400 		.ascii	"int\000"
 1824 0064 02       		.uleb128 0x2
 1825 0065 04       		.byte	0x4
 1826 0066 07       		.byte	0x7
ARM GAS  C:\Users\shevi\AppData\Local\Temp\ccOEVTjV.s 			page 61


 1827 0067 6C010000 		.4byte	.LASF8
 1828 006b 04       		.uleb128 0x4
 1829 006c 0E010000 		.4byte	.LASF9
 1830 0070 02       		.byte	0x2
 1831 0071 9201     		.2byte	0x192
 1832 0073 2C000000 		.4byte	0x2c
 1833 0077 04       		.uleb128 0x4
 1834 0078 20000000 		.4byte	.LASF10
 1835 007c 02       		.byte	0x2
 1836 007d 9301     		.2byte	0x193
 1837 007f 3A000000 		.4byte	0x3a
 1838 0083 04       		.uleb128 0x4
 1839 0084 27010000 		.4byte	.LASF11
 1840 0088 02       		.byte	0x2
 1841 0089 9401     		.2byte	0x194
 1842 008b 48000000 		.4byte	0x48
 1843 008f 02       		.uleb128 0x2
 1844 0090 04       		.byte	0x4
 1845 0091 04       		.byte	0x4
 1846 0092 F8030000 		.4byte	.LASF12
 1847 0096 02       		.uleb128 0x2
 1848 0097 08       		.byte	0x8
 1849 0098 04       		.byte	0x4
 1850 0099 14010000 		.4byte	.LASF13
 1851 009d 04       		.uleb128 0x4
 1852 009e C1040000 		.4byte	.LASF14
 1853 00a2 02       		.byte	0x2
 1854 00a3 A301     		.2byte	0x1a3
 1855 00a5 A9000000 		.4byte	0xa9
 1856 00a9 02       		.uleb128 0x2
 1857 00aa 01       		.byte	0x1
 1858 00ab 08       		.byte	0x8
 1859 00ac BC040000 		.4byte	.LASF15
 1860 00b0 04       		.uleb128 0x4
 1861 00b1 3C040000 		.4byte	.LASF16
 1862 00b5 02       		.byte	0x2
 1863 00b6 3C02     		.2byte	0x23c
 1864 00b8 BC000000 		.4byte	0xbc
 1865 00bc 05       		.uleb128 0x5
 1866 00bd 6B000000 		.4byte	0x6b
 1867 00c1 05       		.uleb128 0x5
 1868 00c2 77000000 		.4byte	0x77
 1869 00c6 04       		.uleb128 0x4
 1870 00c7 56020000 		.4byte	.LASF17
 1871 00cb 02       		.byte	0x2
 1872 00cc 3E02     		.2byte	0x23e
 1873 00ce D2000000 		.4byte	0xd2
 1874 00d2 05       		.uleb128 0x5
 1875 00d3 83000000 		.4byte	0x83
 1876 00d7 02       		.uleb128 0x2
 1877 00d8 04       		.byte	0x4
 1878 00d9 07       		.byte	0x7
 1879 00da F2020000 		.4byte	.LASF18
 1880 00de 06       		.uleb128 0x6
 1881 00df 01010000 		.4byte	.LASF19
 1882 00e3 01       		.byte	0x1
 1883 00e4 4C       		.byte	0x4c
ARM GAS  C:\Users\shevi\AppData\Local\Temp\ccOEVTjV.s 			page 62


 1884 00e5 00000000 		.4byte	.LFB0
 1885 00e9 20000000 		.4byte	.LFE0-.LFB0
 1886 00ed 01       		.uleb128 0x1
 1887 00ee 9C       		.byte	0x9c
 1888 00ef 06       		.uleb128 0x6
 1889 00f0 D7040000 		.4byte	.LASF20
 1890 00f4 01       		.byte	0x1
 1891 00f5 6A       		.byte	0x6a
 1892 00f6 00000000 		.4byte	.LFB1
 1893 00fa 58000000 		.4byte	.LFE1-.LFB1
 1894 00fe 01       		.uleb128 0x1
 1895 00ff 9C       		.byte	0x9c
 1896 0100 07       		.uleb128 0x7
 1897 0101 C6010000 		.4byte	.LASF21
 1898 0105 01       		.byte	0x1
 1899 0106 B7       		.byte	0xb7
 1900 0107 00000000 		.4byte	.LFB2
 1901 010b 68000000 		.4byte	.LFE2-.LFB2
 1902 010f 01       		.uleb128 0x1
 1903 0110 9C       		.byte	0x9c
 1904 0111 24010000 		.4byte	0x124
 1905 0115 08       		.uleb128 0x8
 1906 0116 E3040000 		.4byte	.LASF23
 1907 011a 01       		.byte	0x1
 1908 011b B9       		.byte	0xb9
 1909 011c 6B000000 		.4byte	0x6b
 1910 0120 02       		.uleb128 0x2
 1911 0121 91       		.byte	0x91
 1912 0122 77       		.sleb128 -9
 1913 0123 00       		.byte	0
 1914 0124 07       		.uleb128 0x7
 1915 0125 3B020000 		.4byte	.LASF22
 1916 0129 01       		.byte	0x1
 1917 012a F0       		.byte	0xf0
 1918 012b 00000000 		.4byte	.LFB3
 1919 012f 68000000 		.4byte	.LFE3-.LFB3
 1920 0133 01       		.uleb128 0x1
 1921 0134 9C       		.byte	0x9c
 1922 0135 48010000 		.4byte	0x148
 1923 0139 08       		.uleb128 0x8
 1924 013a E3040000 		.4byte	.LASF23
 1925 013e 01       		.byte	0x1
 1926 013f F2       		.byte	0xf2
 1927 0140 6B000000 		.4byte	0x6b
 1928 0144 02       		.uleb128 0x2
 1929 0145 91       		.byte	0x91
 1930 0146 77       		.sleb128 -9
 1931 0147 00       		.byte	0
 1932 0148 09       		.uleb128 0x9
 1933 0149 0F020000 		.4byte	.LASF49
 1934 014d 01       		.byte	0x1
 1935 014e 2701     		.2byte	0x127
 1936 0150 6B000000 		.4byte	0x6b
 1937 0154 00000000 		.4byte	.LFB4
 1938 0158 10000000 		.4byte	.LFE4-.LFB4
 1939 015c 01       		.uleb128 0x1
 1940 015d 9C       		.byte	0x9c
ARM GAS  C:\Users\shevi\AppData\Local\Temp\ccOEVTjV.s 			page 63


 1941 015e 0A       		.uleb128 0xa
 1942 015f 59040000 		.4byte	.LASF24
 1943 0163 01       		.byte	0x1
 1944 0164 3F01     		.2byte	0x13f
 1945 0166 00000000 		.4byte	.LFB5
 1946 016a 14000000 		.4byte	.LFE5-.LFB5
 1947 016e 01       		.uleb128 0x1
 1948 016f 9C       		.byte	0x9c
 1949 0170 84010000 		.4byte	0x184
 1950 0174 0B       		.uleb128 0xb
 1951 0175 2E010000 		.4byte	.LASF26
 1952 0179 01       		.byte	0x1
 1953 017a 3F01     		.2byte	0x13f
 1954 017c 6B000000 		.4byte	0x6b
 1955 0180 02       		.uleb128 0x2
 1956 0181 91       		.byte	0x91
 1957 0182 77       		.sleb128 -9
 1958 0183 00       		.byte	0
 1959 0184 0A       		.uleb128 0xa
 1960 0185 36010000 		.4byte	.LASF25
 1961 0189 01       		.byte	0x1
 1962 018a 6701     		.2byte	0x167
 1963 018c 00000000 		.4byte	.LFB6
 1964 0190 20000000 		.4byte	.LFE6-.LFB6
 1965 0194 01       		.uleb128 0x1
 1966 0195 9C       		.byte	0x9c
 1967 0196 AA010000 		.4byte	0x1aa
 1968 019a 0B       		.uleb128 0xb
 1969 019b 08020000 		.4byte	.LASF27
 1970 019f 01       		.byte	0x1
 1971 01a0 6701     		.2byte	0x167
 1972 01a2 6B000000 		.4byte	0x6b
 1973 01a6 02       		.uleb128 0x2
 1974 01a7 91       		.byte	0x91
 1975 01a8 77       		.sleb128 -9
 1976 01a9 00       		.byte	0
 1977 01aa 0C       		.uleb128 0xc
 1978 01ab 6E000000 		.4byte	.LASF31
 1979 01af 01       		.byte	0x1
 1980 01b0 8801     		.2byte	0x188
 1981 01b2 6B000000 		.4byte	0x6b
 1982 01b6 00000000 		.4byte	.LFB7
 1983 01ba 94000000 		.4byte	.LFE7-.LFB7
 1984 01be 01       		.uleb128 0x1
 1985 01bf 9C       		.byte	0x9c
 1986 01c0 F2010000 		.4byte	0x1f2
 1987 01c4 0D       		.uleb128 0xd
 1988 01c5 A5040000 		.4byte	.LASF28
 1989 01c9 01       		.byte	0x1
 1990 01ca 8A01     		.2byte	0x18a
 1991 01cc 6B000000 		.4byte	0x6b
 1992 01d0 02       		.uleb128 0x2
 1993 01d1 91       		.byte	0x91
 1994 01d2 77       		.sleb128 -9
 1995 01d3 0D       		.uleb128 0xd
 1996 01d4 C7040000 		.4byte	.LASF29
 1997 01d8 01       		.byte	0x1
ARM GAS  C:\Users\shevi\AppData\Local\Temp\ccOEVTjV.s 			page 64


 1998 01d9 8E01     		.2byte	0x18e
 1999 01db 77000000 		.4byte	0x77
 2000 01df 02       		.uleb128 0x2
 2001 01e0 91       		.byte	0x91
 2002 01e1 74       		.sleb128 -12
 2003 01e2 0D       		.uleb128 0xd
 2004 01e3 2A020000 		.4byte	.LASF30
 2005 01e7 01       		.byte	0x1
 2006 01e8 8F01     		.2byte	0x18f
 2007 01ea 77000000 		.4byte	0x77
 2008 01ee 02       		.uleb128 0x2
 2009 01ef 91       		.byte	0x91
 2010 01f0 72       		.sleb128 -14
 2011 01f1 00       		.byte	0
 2012 01f2 0C       		.uleb128 0xc
 2013 01f3 10050000 		.4byte	.LASF32
 2014 01f7 01       		.byte	0x1
 2015 01f8 E501     		.2byte	0x1e5
 2016 01fa 6B000000 		.4byte	0x6b
 2017 01fe 00000000 		.4byte	.LFB8
 2018 0202 40000000 		.4byte	.LFE8-.LFB8
 2019 0206 01       		.uleb128 0x1
 2020 0207 9C       		.byte	0x9c
 2021 0208 1C020000 		.4byte	0x21c
 2022 020c 0D       		.uleb128 0xd
 2023 020d F4040000 		.4byte	.LASF33
 2024 0211 01       		.byte	0x1
 2025 0212 E701     		.2byte	0x1e7
 2026 0214 6B000000 		.4byte	0x6b
 2027 0218 02       		.uleb128 0x2
 2028 0219 91       		.byte	0x91
 2029 021a 77       		.sleb128 -9
 2030 021b 00       		.byte	0
 2031 021c 0C       		.uleb128 0xc
 2032 021d 24050000 		.4byte	.LASF34
 2033 0221 01       		.byte	0x1
 2034 0222 1402     		.2byte	0x214
 2035 0224 6B000000 		.4byte	0x6b
 2036 0228 00000000 		.4byte	.LFB9
 2037 022c BC000000 		.4byte	.LFE9-.LFB9
 2038 0230 01       		.uleb128 0x1
 2039 0231 9C       		.byte	0x9c
 2040 0232 73020000 		.4byte	0x273
 2041 0236 0D       		.uleb128 0xd
 2042 0237 A5040000 		.4byte	.LASF28
 2043 023b 01       		.byte	0x1
 2044 023c 1602     		.2byte	0x216
 2045 023e 6B000000 		.4byte	0x6b
 2046 0242 02       		.uleb128 0x2
 2047 0243 91       		.byte	0x91
 2048 0244 77       		.sleb128 -9
 2049 0245 0D       		.uleb128 0xd
 2050 0246 D5030000 		.4byte	.LASF35
 2051 024a 01       		.byte	0x1
 2052 024b 1702     		.2byte	0x217
 2053 024d 6B000000 		.4byte	0x6b
 2054 0251 02       		.uleb128 0x2
ARM GAS  C:\Users\shevi\AppData\Local\Temp\ccOEVTjV.s 			page 65


 2055 0252 91       		.byte	0x91
 2056 0253 71       		.sleb128 -15
 2057 0254 0D       		.uleb128 0xd
 2058 0255 C7040000 		.4byte	.LASF29
 2059 0259 01       		.byte	0x1
 2060 025a 1A02     		.2byte	0x21a
 2061 025c 77000000 		.4byte	0x77
 2062 0260 02       		.uleb128 0x2
 2063 0261 91       		.byte	0x91
 2064 0262 74       		.sleb128 -12
 2065 0263 0D       		.uleb128 0xd
 2066 0264 2A020000 		.4byte	.LASF30
 2067 0268 01       		.byte	0x1
 2068 0269 1B02     		.2byte	0x21b
 2069 026b 77000000 		.4byte	0x77
 2070 026f 02       		.uleb128 0x2
 2071 0270 91       		.byte	0x91
 2072 0271 72       		.sleb128 -14
 2073 0272 00       		.byte	0
 2074 0273 0E       		.uleb128 0xe
 2075 0274 47020000 		.4byte	.LASF36
 2076 0278 01       		.byte	0x1
 2077 0279 7A02     		.2byte	0x27a
 2078 027b 77000000 		.4byte	0x77
 2079 027f 00000000 		.4byte	.LFB10
 2080 0283 44000000 		.4byte	.LFE10-.LFB10
 2081 0287 01       		.uleb128 0x1
 2082 0288 9C       		.byte	0x9c
 2083 0289 9D020000 		.4byte	0x29d
 2084 028d 0D       		.uleb128 0xd
 2085 028e 8D010000 		.4byte	.LASF37
 2086 0292 01       		.byte	0x1
 2087 0293 7E02     		.2byte	0x27e
 2088 0295 77000000 		.4byte	0x77
 2089 0299 02       		.uleb128 0x2
 2090 029a 91       		.byte	0x91
 2091 029b 6E       		.sleb128 -18
 2092 029c 00       		.byte	0
 2093 029d 0C       		.uleb128 0xc
 2094 029e 8E040000 		.4byte	.LASF38
 2095 02a2 01       		.byte	0x1
 2096 02a3 AB02     		.2byte	0x2ab
 2097 02a5 77000000 		.4byte	0x77
 2098 02a9 00000000 		.4byte	.LFB11
 2099 02ad 94000000 		.4byte	.LFE11-.LFB11
 2100 02b1 01       		.uleb128 0x1
 2101 02b2 9C       		.byte	0x9c
 2102 02b3 C7020000 		.4byte	0x2c7
 2103 02b7 0D       		.uleb128 0xd
 2104 02b8 AE010000 		.4byte	.LASF39
 2105 02bc 01       		.byte	0x1
 2106 02bd AE02     		.2byte	0x2ae
 2107 02bf 77000000 		.4byte	0x77
 2108 02c3 02       		.uleb128 0x2
 2109 02c4 91       		.byte	0x91
 2110 02c5 76       		.sleb128 -10
 2111 02c6 00       		.byte	0
ARM GAS  C:\Users\shevi\AppData\Local\Temp\ccOEVTjV.s 			page 66


 2112 02c7 0F       		.uleb128 0xf
 2113 02c8 0F040000 		.4byte	.LASF40
 2114 02cc 01       		.byte	0x1
 2115 02cd F502     		.2byte	0x2f5
 2116 02cf 00000000 		.4byte	.LFB12
 2117 02d3 7C000000 		.4byte	.LFE12-.LFB12
 2118 02d7 01       		.uleb128 0x1
 2119 02d8 9C       		.byte	0x9c
 2120 02d9 ED020000 		.4byte	0x2ed
 2121 02dd 0D       		.uleb128 0xd
 2122 02de E3040000 		.4byte	.LASF23
 2123 02e2 01       		.byte	0x1
 2124 02e3 F702     		.2byte	0x2f7
 2125 02e5 6B000000 		.4byte	0x6b
 2126 02e9 02       		.uleb128 0x2
 2127 02ea 91       		.byte	0x91
 2128 02eb 77       		.sleb128 -9
 2129 02ec 00       		.byte	0
 2130 02ed 0A       		.uleb128 0xa
 2131 02ee 24040000 		.4byte	.LASF41
 2132 02f2 01       		.byte	0x1
 2133 02f3 2D03     		.2byte	0x32d
 2134 02f5 00000000 		.4byte	.LFB13
 2135 02f9 14000000 		.4byte	.LFE13-.LFB13
 2136 02fd 01       		.uleb128 0x1
 2137 02fe 9C       		.byte	0x9c
 2138 02ff 13030000 		.4byte	0x313
 2139 0303 0B       		.uleb128 0xb
 2140 0304 1B010000 		.4byte	.LASF42
 2141 0308 01       		.byte	0x1
 2142 0309 2D03     		.2byte	0x32d
 2143 030b 6B000000 		.4byte	0x6b
 2144 030f 02       		.uleb128 0x2
 2145 0310 91       		.byte	0x91
 2146 0311 77       		.sleb128 -9
 2147 0312 00       		.byte	0
 2148 0313 0A       		.uleb128 0xa
 2149 0314 FB020000 		.4byte	.LASF43
 2150 0318 01       		.byte	0x1
 2151 0319 5903     		.2byte	0x359
 2152 031b 00000000 		.4byte	.LFB14
 2153 031f 20000000 		.4byte	.LFE14-.LFB14
 2154 0323 01       		.uleb128 0x1
 2155 0324 9C       		.byte	0x9c
 2156 0325 39030000 		.4byte	0x339
 2157 0329 0B       		.uleb128 0xb
 2158 032a 25030000 		.4byte	.LASF44
 2159 032e 01       		.byte	0x1
 2160 032f 5903     		.2byte	0x359
 2161 0331 6B000000 		.4byte	0x6b
 2162 0335 02       		.uleb128 0x2
 2163 0336 91       		.byte	0x91
 2164 0337 77       		.sleb128 -9
 2165 0338 00       		.byte	0
 2166 0339 0A       		.uleb128 0xa
 2167 033a 10030000 		.4byte	.LASF45
 2168 033e 01       		.byte	0x1
ARM GAS  C:\Users\shevi\AppData\Local\Temp\ccOEVTjV.s 			page 67


 2169 033f 6D03     		.2byte	0x36d
 2170 0341 00000000 		.4byte	.LFB15
 2171 0345 20000000 		.4byte	.LFE15-.LFB15
 2172 0349 01       		.uleb128 0x1
 2173 034a 9C       		.byte	0x9c
 2174 034b 5F030000 		.4byte	0x35f
 2175 034f 0B       		.uleb128 0xb
 2176 0350 25030000 		.4byte	.LASF44
 2177 0354 01       		.byte	0x1
 2178 0355 6D03     		.2byte	0x36d
 2179 0357 6B000000 		.4byte	0x6b
 2180 035b 02       		.uleb128 0x2
 2181 035c 91       		.byte	0x91
 2182 035d 77       		.sleb128 -9
 2183 035e 00       		.byte	0
 2184 035f 0A       		.uleb128 0xa
 2185 0360 DE030000 		.4byte	.LASF46
 2186 0364 01       		.byte	0x1
 2187 0365 8C03     		.2byte	0x38c
 2188 0367 00000000 		.4byte	.LFB16
 2189 036b 20000000 		.4byte	.LFE16-.LFB16
 2190 036f 01       		.uleb128 0x1
 2191 0370 9C       		.byte	0x9c
 2192 0371 85030000 		.4byte	0x385
 2193 0375 0B       		.uleb128 0xb
 2194 0376 08020000 		.4byte	.LASF27
 2195 037a 01       		.byte	0x1
 2196 037b 8C03     		.2byte	0x38c
 2197 037d 6B000000 		.4byte	0x6b
 2198 0381 02       		.uleb128 0x2
 2199 0382 91       		.byte	0x91
 2200 0383 77       		.sleb128 -9
 2201 0384 00       		.byte	0
 2202 0385 0A       		.uleb128 0xa
 2203 0386 5C020000 		.4byte	.LASF47
 2204 038a 01       		.byte	0x1
 2205 038b AE03     		.2byte	0x3ae
 2206 038d 00000000 		.4byte	.LFB17
 2207 0391 2C000000 		.4byte	.LFE17-.LFB17
 2208 0395 01       		.uleb128 0x1
 2209 0396 9C       		.byte	0x9c
 2210 0397 AB030000 		.4byte	0x3ab
 2211 039b 0B       		.uleb128 0xb
 2212 039c 3C000000 		.4byte	.LASF48
 2213 03a0 01       		.byte	0x1
 2214 03a1 AE03     		.2byte	0x3ae
 2215 03a3 6B000000 		.4byte	0x6b
 2216 03a7 02       		.uleb128 0x2
 2217 03a8 91       		.byte	0x91
 2218 03a9 77       		.sleb128 -9
 2219 03aa 00       		.byte	0
 2220 03ab 09       		.uleb128 0x9
 2221 03ac 79010000 		.4byte	.LASF50
 2222 03b0 01       		.byte	0x1
 2223 03b1 EB03     		.2byte	0x3eb
 2224 03b3 6B000000 		.4byte	0x6b
 2225 03b7 00000000 		.4byte	.LFB18
ARM GAS  C:\Users\shevi\AppData\Local\Temp\ccOEVTjV.s 			page 68


 2226 03bb 18000000 		.4byte	.LFE18-.LFB18
 2227 03bf 01       		.uleb128 0x1
 2228 03c0 9C       		.byte	0x9c
 2229 03c1 0A       		.uleb128 0xa
 2230 03c2 47000000 		.4byte	.LASF51
 2231 03c6 01       		.byte	0x1
 2232 03c7 1104     		.2byte	0x411
 2233 03c9 00000000 		.4byte	.LFB19
 2234 03cd 34000000 		.4byte	.LFE19-.LFB19
 2235 03d1 01       		.uleb128 0x1
 2236 03d2 9C       		.byte	0x9c
 2237 03d3 E7030000 		.4byte	0x3e7
 2238 03d7 0B       		.uleb128 0xb
 2239 03d8 3C000000 		.4byte	.LASF48
 2240 03dc 01       		.byte	0x1
 2241 03dd 1104     		.2byte	0x411
 2242 03df 6B000000 		.4byte	0x6b
 2243 03e3 02       		.uleb128 0x2
 2244 03e4 91       		.byte	0x91
 2245 03e5 77       		.sleb128 -9
 2246 03e6 00       		.byte	0
 2247 03e7 0F       		.uleb128 0xf
 2248 03e8 FE030000 		.4byte	.LASF52
 2249 03ec 01       		.byte	0x1
 2250 03ed 7904     		.2byte	0x479
 2251 03ef 00000000 		.4byte	.LFB20
 2252 03f3 40000000 		.4byte	.LFE20-.LFB20
 2253 03f7 01       		.uleb128 0x1
 2254 03f8 9C       		.byte	0x9c
 2255 03f9 1C040000 		.4byte	0x41c
 2256 03fd 0B       		.uleb128 0xb
 2257 03fe 56000000 		.4byte	.LASF53
 2258 0402 01       		.byte	0x1
 2259 0403 7904     		.2byte	0x479
 2260 0405 1C040000 		.4byte	0x41c
 2261 0409 02       		.uleb128 0x2
 2262 040a 91       		.byte	0x91
 2263 040b 6C       		.sleb128 -20
 2264 040c 0D       		.uleb128 0xd
 2265 040d D4010000 		.4byte	.LASF54
 2266 0411 01       		.byte	0x1
 2267 0412 7B04     		.2byte	0x47b
 2268 0414 77000000 		.4byte	0x77
 2269 0418 02       		.uleb128 0x2
 2270 0419 91       		.byte	0x91
 2271 041a 76       		.sleb128 -10
 2272 041b 00       		.byte	0
 2273 041c 10       		.uleb128 0x10
 2274 041d 04       		.byte	0x4
 2275 041e 22040000 		.4byte	0x422
 2276 0422 11       		.uleb128 0x11
 2277 0423 9D000000 		.4byte	0x9d
 2278 0427 0F       		.uleb128 0xf
 2279 0428 33050000 		.4byte	.LASF55
 2280 042c 01       		.byte	0x1
 2281 042d A704     		.2byte	0x4a7
 2282 042f 00000000 		.4byte	.LFB21
ARM GAS  C:\Users\shevi\AppData\Local\Temp\ccOEVTjV.s 			page 69


 2283 0433 40000000 		.4byte	.LFE21-.LFB21
 2284 0437 01       		.uleb128 0x1
 2285 0438 9C       		.byte	0x9c
 2286 0439 6B040000 		.4byte	0x46b
 2287 043d 0B       		.uleb128 0xb
 2288 043e 56000000 		.4byte	.LASF53
 2289 0442 01       		.byte	0x1
 2290 0443 A704     		.2byte	0x4a7
 2291 0445 6B040000 		.4byte	0x46b
 2292 0449 02       		.uleb128 0x2
 2293 044a 91       		.byte	0x91
 2294 044b 6C       		.sleb128 -20
 2295 044c 0B       		.uleb128 0xb
 2296 044d 84040000 		.4byte	.LASF56
 2297 0451 01       		.byte	0x1
 2298 0452 A704     		.2byte	0x4a7
 2299 0454 6B000000 		.4byte	0x6b
 2300 0458 02       		.uleb128 0x2
 2301 0459 91       		.byte	0x91
 2302 045a 6B       		.sleb128 -21
 2303 045b 0D       		.uleb128 0xd
 2304 045c D4010000 		.4byte	.LASF54
 2305 0460 01       		.byte	0x1
 2306 0461 AA04     		.2byte	0x4aa
 2307 0463 6B000000 		.4byte	0x6b
 2308 0467 02       		.uleb128 0x2
 2309 0468 91       		.byte	0x91
 2310 0469 77       		.sleb128 -9
 2311 046a 00       		.byte	0
 2312 046b 10       		.uleb128 0x10
 2313 046c 04       		.byte	0x4
 2314 046d 71040000 		.4byte	0x471
 2315 0471 11       		.uleb128 0x11
 2316 0472 6B000000 		.4byte	0x6b
 2317 0476 0F       		.uleb128 0xf
 2318 0477 E9000000 		.4byte	.LASF57
 2319 047b 01       		.byte	0x1
 2320 047c CE04     		.2byte	0x4ce
 2321 047e 00000000 		.4byte	.LFB22
 2322 0482 30000000 		.4byte	.LFE22-.LFB22
 2323 0486 01       		.uleb128 0x1
 2324 0487 9C       		.byte	0x9c
 2325 0488 9C040000 		.4byte	0x49c
 2326 048c 0B       		.uleb128 0xb
 2327 048d 3C000000 		.4byte	.LASF48
 2328 0491 01       		.byte	0x1
 2329 0492 CE04     		.2byte	0x4ce
 2330 0494 6B000000 		.4byte	0x6b
 2331 0498 02       		.uleb128 0x2
 2332 0499 91       		.byte	0x91
 2333 049a 77       		.sleb128 -9
 2334 049b 00       		.byte	0
 2335 049c 0C       		.uleb128 0xc
 2336 049d AF000000 		.4byte	.LASF58
 2337 04a1 01       		.byte	0x1
 2338 04a2 F904     		.2byte	0x4f9
 2339 04a4 6B000000 		.4byte	0x6b
ARM GAS  C:\Users\shevi\AppData\Local\Temp\ccOEVTjV.s 			page 70


 2340 04a8 00000000 		.4byte	.LFB23
 2341 04ac 44000000 		.4byte	.LFE23-.LFB23
 2342 04b0 01       		.uleb128 0x1
 2343 04b1 9C       		.byte	0x9c
 2344 04b2 C6040000 		.4byte	0x4c6
 2345 04b6 0D       		.uleb128 0xd
 2346 04b7 AE010000 		.4byte	.LASF39
 2347 04bb 01       		.byte	0x1
 2348 04bc FC04     		.2byte	0x4fc
 2349 04be 6B000000 		.4byte	0x6b
 2350 04c2 02       		.uleb128 0x2
 2351 04c3 91       		.byte	0x91
 2352 04c4 77       		.sleb128 -9
 2353 04c5 00       		.byte	0
 2354 04c6 0F       		.uleb128 0xf
 2355 04c7 27000000 		.4byte	.LASF59
 2356 04cb 01       		.byte	0x1
 2357 04cc 4A05     		.2byte	0x54a
 2358 04ce 00000000 		.4byte	.LFB24
 2359 04d2 40000000 		.4byte	.LFE24-.LFB24
 2360 04d6 01       		.uleb128 0x1
 2361 04d7 9C       		.byte	0x9c
 2362 04d8 EC040000 		.4byte	0x4ec
 2363 04dc 0D       		.uleb128 0xd
 2364 04dd E3040000 		.4byte	.LASF23
 2365 04e1 01       		.byte	0x1
 2366 04e2 4C05     		.2byte	0x54c
 2367 04e4 6B000000 		.4byte	0x6b
 2368 04e8 02       		.uleb128 0x2
 2369 04e9 91       		.byte	0x91
 2370 04ea 77       		.sleb128 -9
 2371 04eb 00       		.byte	0
 2372 04ec 0A       		.uleb128 0xa
 2373 04ed 5D000000 		.4byte	.LASF60
 2374 04f1 01       		.byte	0x1
 2375 04f2 A005     		.2byte	0x5a0
 2376 04f4 00000000 		.4byte	.LFB25
 2377 04f8 9C000000 		.4byte	.LFE25-.LFB25
 2378 04fc 01       		.uleb128 0x1
 2379 04fd 9C       		.byte	0x9c
 2380 04fe 3D050000 		.4byte	0x53d
 2381 0502 0B       		.uleb128 0xb
 2382 0503 64010000 		.4byte	.LASF61
 2383 0507 01       		.byte	0x1
 2384 0508 A005     		.2byte	0x5a0
 2385 050a 6B000000 		.4byte	0x6b
 2386 050e 02       		.uleb128 0x2
 2387 050f 91       		.byte	0x91
 2388 0510 6F       		.sleb128 -17
 2389 0511 12       		.uleb128 0x12
 2390 0512 12000000 		.4byte	.LBB2
 2391 0516 6C000000 		.4byte	.LBE2-.LBB2
 2392 051a 0D       		.uleb128 0xd
 2393 051b 6F020000 		.4byte	.LASF62
 2394 051f 01       		.byte	0x1
 2395 0520 A805     		.2byte	0x5a8
 2396 0522 6B000000 		.4byte	0x6b
ARM GAS  C:\Users\shevi\AppData\Local\Temp\ccOEVTjV.s 			page 71


 2397 0526 02       		.uleb128 0x2
 2398 0527 91       		.byte	0x91
 2399 0528 77       		.sleb128 -9
 2400 0529 0D       		.uleb128 0xd
 2401 052a E0000000 		.4byte	.LASF63
 2402 052e 01       		.byte	0x1
 2403 052f D005     		.2byte	0x5d0
 2404 0531 6B000000 		.4byte	0x6b
 2405 0535 05       		.uleb128 0x5
 2406 0536 03       		.byte	0x3
 2407 0537 08000000 		.4byte	txPeriod.5008
 2408 053b 00       		.byte	0
 2409 053c 00       		.byte	0
 2410 053d 0A       		.uleb128 0xa
 2411 053e F0010000 		.4byte	.LASF64
 2412 0542 01       		.byte	0x1
 2413 0543 2406     		.2byte	0x624
 2414 0545 00000000 		.4byte	.LFB26
 2415 0549 14000000 		.4byte	.LFE26-.LFB26
 2416 054d 01       		.uleb128 0x1
 2417 054e 9C       		.byte	0x9c
 2418 054f 63050000 		.4byte	0x563
 2419 0553 0B       		.uleb128 0xb
 2420 0554 1B010000 		.4byte	.LASF42
 2421 0558 01       		.byte	0x1
 2422 0559 2406     		.2byte	0x624
 2423 055b 6B000000 		.4byte	0x6b
 2424 055f 02       		.uleb128 0x2
 2425 0560 91       		.byte	0x91
 2426 0561 77       		.sleb128 -9
 2427 0562 00       		.byte	0
 2428 0563 13       		.uleb128 0x13
 2429 0564 75040000 		.4byte	.LASF65
 2430 0568 01       		.byte	0x1
 2431 0569 1B       		.byte	0x1b
 2432 056a 6B000000 		.4byte	0x6b
 2433 056e 05       		.uleb128 0x5
 2434 056f 03       		.byte	0x3
 2435 0570 00000000 		.4byte	UART_1_initVar
 2436 0574 13       		.uleb128 0x13
 2437 0575 DD010000 		.4byte	.LASF66
 2438 0579 01       		.byte	0x1
 2439 057a 24       		.byte	0x24
 2440 057b 6B000000 		.4byte	0x6b
 2441 057f 05       		.uleb128 0x5
 2442 0580 03       		.byte	0x3
 2443 0581 00000000 		.4byte	UART_1_errorStatus
 2444 0585 14       		.uleb128 0x14
 2445 0586 6B000000 		.4byte	0x6b
 2446 058a 96050000 		.4byte	0x596
 2447 058e 15       		.uleb128 0x15
 2448 058f D7000000 		.4byte	0xd7
 2449 0593 FF03     		.2byte	0x3ff
 2450 0595 00       		.byte	0
 2451 0596 13       		.uleb128 0x13
 2452 0597 AC040000 		.4byte	.LASF67
 2453 059b 01       		.byte	0x1
ARM GAS  C:\Users\shevi\AppData\Local\Temp\ccOEVTjV.s 			page 72


 2454 059c 25       		.byte	0x25
 2455 059d A7050000 		.4byte	0x5a7
 2456 05a1 05       		.uleb128 0x5
 2457 05a2 03       		.byte	0x3
 2458 05a3 00000000 		.4byte	UART_1_rxBuffer
 2459 05a7 05       		.uleb128 0x5
 2460 05a8 85050000 		.4byte	0x585
 2461 05ac 13       		.uleb128 0x13
 2462 05ad 50010000 		.4byte	.LASF68
 2463 05b1 01       		.byte	0x1
 2464 05b2 26       		.byte	0x26
 2465 05b3 C1000000 		.4byte	0xc1
 2466 05b7 05       		.uleb128 0x5
 2467 05b8 03       		.byte	0x3
 2468 05b9 00000000 		.4byte	UART_1_rxBufferRead
 2469 05bd 13       		.uleb128 0x13
 2470 05be FB040000 		.4byte	.LASF69
 2471 05c2 01       		.byte	0x1
 2472 05c3 27       		.byte	0x27
 2473 05c4 C1000000 		.4byte	0xc1
 2474 05c8 05       		.uleb128 0x5
 2475 05c9 03       		.byte	0x3
 2476 05ca 00000000 		.4byte	UART_1_rxBufferWrite
 2477 05ce 13       		.uleb128 0x13
 2478 05cf 2D030000 		.4byte	.LASF70
 2479 05d3 01       		.byte	0x1
 2480 05d4 28       		.byte	0x28
 2481 05d5 BC000000 		.4byte	0xbc
 2482 05d9 05       		.uleb128 0x5
 2483 05da 03       		.byte	0x3
 2484 05db 00000000 		.4byte	UART_1_rxBufferLoopDetect
 2485 05df 13       		.uleb128 0x13
 2486 05e0 97000000 		.4byte	.LASF71
 2487 05e4 01       		.byte	0x1
 2488 05e5 29       		.byte	0x29
 2489 05e6 BC000000 		.4byte	0xbc
 2490 05ea 05       		.uleb128 0x5
 2491 05eb 03       		.byte	0x3
 2492 05ec 00000000 		.4byte	UART_1_rxBufferOverflow
 2493 05f0 00       		.byte	0
 2494              		.section	.debug_abbrev,"",%progbits
 2495              	.Ldebug_abbrev0:
 2496 0000 01       		.uleb128 0x1
 2497 0001 11       		.uleb128 0x11
 2498 0002 01       		.byte	0x1
 2499 0003 25       		.uleb128 0x25
 2500 0004 0E       		.uleb128 0xe
 2501 0005 13       		.uleb128 0x13
 2502 0006 0B       		.uleb128 0xb
 2503 0007 03       		.uleb128 0x3
 2504 0008 0E       		.uleb128 0xe
 2505 0009 1B       		.uleb128 0x1b
 2506 000a 0E       		.uleb128 0xe
 2507 000b 55       		.uleb128 0x55
 2508 000c 17       		.uleb128 0x17
 2509 000d 11       		.uleb128 0x11
 2510 000e 01       		.uleb128 0x1
ARM GAS  C:\Users\shevi\AppData\Local\Temp\ccOEVTjV.s 			page 73


 2511 000f 10       		.uleb128 0x10
 2512 0010 17       		.uleb128 0x17
 2513 0011 00       		.byte	0
 2514 0012 00       		.byte	0
 2515 0013 02       		.uleb128 0x2
 2516 0014 24       		.uleb128 0x24
 2517 0015 00       		.byte	0
 2518 0016 0B       		.uleb128 0xb
 2519 0017 0B       		.uleb128 0xb
 2520 0018 3E       		.uleb128 0x3e
 2521 0019 0B       		.uleb128 0xb
 2522 001a 03       		.uleb128 0x3
 2523 001b 0E       		.uleb128 0xe
 2524 001c 00       		.byte	0
 2525 001d 00       		.byte	0
 2526 001e 03       		.uleb128 0x3
 2527 001f 24       		.uleb128 0x24
 2528 0020 00       		.byte	0
 2529 0021 0B       		.uleb128 0xb
 2530 0022 0B       		.uleb128 0xb
 2531 0023 3E       		.uleb128 0x3e
 2532 0024 0B       		.uleb128 0xb
 2533 0025 03       		.uleb128 0x3
 2534 0026 08       		.uleb128 0x8
 2535 0027 00       		.byte	0
 2536 0028 00       		.byte	0
 2537 0029 04       		.uleb128 0x4
 2538 002a 16       		.uleb128 0x16
 2539 002b 00       		.byte	0
 2540 002c 03       		.uleb128 0x3
 2541 002d 0E       		.uleb128 0xe
 2542 002e 3A       		.uleb128 0x3a
 2543 002f 0B       		.uleb128 0xb
 2544 0030 3B       		.uleb128 0x3b
 2545 0031 05       		.uleb128 0x5
 2546 0032 49       		.uleb128 0x49
 2547 0033 13       		.uleb128 0x13
 2548 0034 00       		.byte	0
 2549 0035 00       		.byte	0
 2550 0036 05       		.uleb128 0x5
 2551 0037 35       		.uleb128 0x35
 2552 0038 00       		.byte	0
 2553 0039 49       		.uleb128 0x49
 2554 003a 13       		.uleb128 0x13
 2555 003b 00       		.byte	0
 2556 003c 00       		.byte	0
 2557 003d 06       		.uleb128 0x6
 2558 003e 2E       		.uleb128 0x2e
 2559 003f 00       		.byte	0
 2560 0040 3F       		.uleb128 0x3f
 2561 0041 19       		.uleb128 0x19
 2562 0042 03       		.uleb128 0x3
 2563 0043 0E       		.uleb128 0xe
 2564 0044 3A       		.uleb128 0x3a
 2565 0045 0B       		.uleb128 0xb
 2566 0046 3B       		.uleb128 0x3b
 2567 0047 0B       		.uleb128 0xb
ARM GAS  C:\Users\shevi\AppData\Local\Temp\ccOEVTjV.s 			page 74


 2568 0048 27       		.uleb128 0x27
 2569 0049 19       		.uleb128 0x19
 2570 004a 11       		.uleb128 0x11
 2571 004b 01       		.uleb128 0x1
 2572 004c 12       		.uleb128 0x12
 2573 004d 06       		.uleb128 0x6
 2574 004e 40       		.uleb128 0x40
 2575 004f 18       		.uleb128 0x18
 2576 0050 9642     		.uleb128 0x2116
 2577 0052 19       		.uleb128 0x19
 2578 0053 00       		.byte	0
 2579 0054 00       		.byte	0
 2580 0055 07       		.uleb128 0x7
 2581 0056 2E       		.uleb128 0x2e
 2582 0057 01       		.byte	0x1
 2583 0058 3F       		.uleb128 0x3f
 2584 0059 19       		.uleb128 0x19
 2585 005a 03       		.uleb128 0x3
 2586 005b 0E       		.uleb128 0xe
 2587 005c 3A       		.uleb128 0x3a
 2588 005d 0B       		.uleb128 0xb
 2589 005e 3B       		.uleb128 0x3b
 2590 005f 0B       		.uleb128 0xb
 2591 0060 27       		.uleb128 0x27
 2592 0061 19       		.uleb128 0x19
 2593 0062 11       		.uleb128 0x11
 2594 0063 01       		.uleb128 0x1
 2595 0064 12       		.uleb128 0x12
 2596 0065 06       		.uleb128 0x6
 2597 0066 40       		.uleb128 0x40
 2598 0067 18       		.uleb128 0x18
 2599 0068 9642     		.uleb128 0x2116
 2600 006a 19       		.uleb128 0x19
 2601 006b 01       		.uleb128 0x1
 2602 006c 13       		.uleb128 0x13
 2603 006d 00       		.byte	0
 2604 006e 00       		.byte	0
 2605 006f 08       		.uleb128 0x8
 2606 0070 34       		.uleb128 0x34
 2607 0071 00       		.byte	0
 2608 0072 03       		.uleb128 0x3
 2609 0073 0E       		.uleb128 0xe
 2610 0074 3A       		.uleb128 0x3a
 2611 0075 0B       		.uleb128 0xb
 2612 0076 3B       		.uleb128 0x3b
 2613 0077 0B       		.uleb128 0xb
 2614 0078 49       		.uleb128 0x49
 2615 0079 13       		.uleb128 0x13
 2616 007a 02       		.uleb128 0x2
 2617 007b 18       		.uleb128 0x18
 2618 007c 00       		.byte	0
 2619 007d 00       		.byte	0
 2620 007e 09       		.uleb128 0x9
 2621 007f 2E       		.uleb128 0x2e
 2622 0080 00       		.byte	0
 2623 0081 3F       		.uleb128 0x3f
 2624 0082 19       		.uleb128 0x19
ARM GAS  C:\Users\shevi\AppData\Local\Temp\ccOEVTjV.s 			page 75


 2625 0083 03       		.uleb128 0x3
 2626 0084 0E       		.uleb128 0xe
 2627 0085 3A       		.uleb128 0x3a
 2628 0086 0B       		.uleb128 0xb
 2629 0087 3B       		.uleb128 0x3b
 2630 0088 05       		.uleb128 0x5
 2631 0089 27       		.uleb128 0x27
 2632 008a 19       		.uleb128 0x19
 2633 008b 49       		.uleb128 0x49
 2634 008c 13       		.uleb128 0x13
 2635 008d 11       		.uleb128 0x11
 2636 008e 01       		.uleb128 0x1
 2637 008f 12       		.uleb128 0x12
 2638 0090 06       		.uleb128 0x6
 2639 0091 40       		.uleb128 0x40
 2640 0092 18       		.uleb128 0x18
 2641 0093 9742     		.uleb128 0x2117
 2642 0095 19       		.uleb128 0x19
 2643 0096 00       		.byte	0
 2644 0097 00       		.byte	0
 2645 0098 0A       		.uleb128 0xa
 2646 0099 2E       		.uleb128 0x2e
 2647 009a 01       		.byte	0x1
 2648 009b 3F       		.uleb128 0x3f
 2649 009c 19       		.uleb128 0x19
 2650 009d 03       		.uleb128 0x3
 2651 009e 0E       		.uleb128 0xe
 2652 009f 3A       		.uleb128 0x3a
 2653 00a0 0B       		.uleb128 0xb
 2654 00a1 3B       		.uleb128 0x3b
 2655 00a2 05       		.uleb128 0x5
 2656 00a3 27       		.uleb128 0x27
 2657 00a4 19       		.uleb128 0x19
 2658 00a5 11       		.uleb128 0x11
 2659 00a6 01       		.uleb128 0x1
 2660 00a7 12       		.uleb128 0x12
 2661 00a8 06       		.uleb128 0x6
 2662 00a9 40       		.uleb128 0x40
 2663 00aa 18       		.uleb128 0x18
 2664 00ab 9742     		.uleb128 0x2117
 2665 00ad 19       		.uleb128 0x19
 2666 00ae 01       		.uleb128 0x1
 2667 00af 13       		.uleb128 0x13
 2668 00b0 00       		.byte	0
 2669 00b1 00       		.byte	0
 2670 00b2 0B       		.uleb128 0xb
 2671 00b3 05       		.uleb128 0x5
 2672 00b4 00       		.byte	0
 2673 00b5 03       		.uleb128 0x3
 2674 00b6 0E       		.uleb128 0xe
 2675 00b7 3A       		.uleb128 0x3a
 2676 00b8 0B       		.uleb128 0xb
 2677 00b9 3B       		.uleb128 0x3b
 2678 00ba 05       		.uleb128 0x5
 2679 00bb 49       		.uleb128 0x49
 2680 00bc 13       		.uleb128 0x13
 2681 00bd 02       		.uleb128 0x2
ARM GAS  C:\Users\shevi\AppData\Local\Temp\ccOEVTjV.s 			page 76


 2682 00be 18       		.uleb128 0x18
 2683 00bf 00       		.byte	0
 2684 00c0 00       		.byte	0
 2685 00c1 0C       		.uleb128 0xc
 2686 00c2 2E       		.uleb128 0x2e
 2687 00c3 01       		.byte	0x1
 2688 00c4 3F       		.uleb128 0x3f
 2689 00c5 19       		.uleb128 0x19
 2690 00c6 03       		.uleb128 0x3
 2691 00c7 0E       		.uleb128 0xe
 2692 00c8 3A       		.uleb128 0x3a
 2693 00c9 0B       		.uleb128 0xb
 2694 00ca 3B       		.uleb128 0x3b
 2695 00cb 05       		.uleb128 0x5
 2696 00cc 27       		.uleb128 0x27
 2697 00cd 19       		.uleb128 0x19
 2698 00ce 49       		.uleb128 0x49
 2699 00cf 13       		.uleb128 0x13
 2700 00d0 11       		.uleb128 0x11
 2701 00d1 01       		.uleb128 0x1
 2702 00d2 12       		.uleb128 0x12
 2703 00d3 06       		.uleb128 0x6
 2704 00d4 40       		.uleb128 0x40
 2705 00d5 18       		.uleb128 0x18
 2706 00d6 9742     		.uleb128 0x2117
 2707 00d8 19       		.uleb128 0x19
 2708 00d9 01       		.uleb128 0x1
 2709 00da 13       		.uleb128 0x13
 2710 00db 00       		.byte	0
 2711 00dc 00       		.byte	0
 2712 00dd 0D       		.uleb128 0xd
 2713 00de 34       		.uleb128 0x34
 2714 00df 00       		.byte	0
 2715 00e0 03       		.uleb128 0x3
 2716 00e1 0E       		.uleb128 0xe
 2717 00e2 3A       		.uleb128 0x3a
 2718 00e3 0B       		.uleb128 0xb
 2719 00e4 3B       		.uleb128 0x3b
 2720 00e5 05       		.uleb128 0x5
 2721 00e6 49       		.uleb128 0x49
 2722 00e7 13       		.uleb128 0x13
 2723 00e8 02       		.uleb128 0x2
 2724 00e9 18       		.uleb128 0x18
 2725 00ea 00       		.byte	0
 2726 00eb 00       		.byte	0
 2727 00ec 0E       		.uleb128 0xe
 2728 00ed 2E       		.uleb128 0x2e
 2729 00ee 01       		.byte	0x1
 2730 00ef 3F       		.uleb128 0x3f
 2731 00f0 19       		.uleb128 0x19
 2732 00f1 03       		.uleb128 0x3
 2733 00f2 0E       		.uleb128 0xe
 2734 00f3 3A       		.uleb128 0x3a
 2735 00f4 0B       		.uleb128 0xb
 2736 00f5 3B       		.uleb128 0x3b
 2737 00f6 05       		.uleb128 0x5
 2738 00f7 27       		.uleb128 0x27
ARM GAS  C:\Users\shevi\AppData\Local\Temp\ccOEVTjV.s 			page 77


 2739 00f8 19       		.uleb128 0x19
 2740 00f9 49       		.uleb128 0x49
 2741 00fa 13       		.uleb128 0x13
 2742 00fb 11       		.uleb128 0x11
 2743 00fc 01       		.uleb128 0x1
 2744 00fd 12       		.uleb128 0x12
 2745 00fe 06       		.uleb128 0x6
 2746 00ff 40       		.uleb128 0x40
 2747 0100 18       		.uleb128 0x18
 2748 0101 9642     		.uleb128 0x2116
 2749 0103 19       		.uleb128 0x19
 2750 0104 01       		.uleb128 0x1
 2751 0105 13       		.uleb128 0x13
 2752 0106 00       		.byte	0
 2753 0107 00       		.byte	0
 2754 0108 0F       		.uleb128 0xf
 2755 0109 2E       		.uleb128 0x2e
 2756 010a 01       		.byte	0x1
 2757 010b 3F       		.uleb128 0x3f
 2758 010c 19       		.uleb128 0x19
 2759 010d 03       		.uleb128 0x3
 2760 010e 0E       		.uleb128 0xe
 2761 010f 3A       		.uleb128 0x3a
 2762 0110 0B       		.uleb128 0xb
 2763 0111 3B       		.uleb128 0x3b
 2764 0112 05       		.uleb128 0x5
 2765 0113 27       		.uleb128 0x27
 2766 0114 19       		.uleb128 0x19
 2767 0115 11       		.uleb128 0x11
 2768 0116 01       		.uleb128 0x1
 2769 0117 12       		.uleb128 0x12
 2770 0118 06       		.uleb128 0x6
 2771 0119 40       		.uleb128 0x40
 2772 011a 18       		.uleb128 0x18
 2773 011b 9642     		.uleb128 0x2116
 2774 011d 19       		.uleb128 0x19
 2775 011e 01       		.uleb128 0x1
 2776 011f 13       		.uleb128 0x13
 2777 0120 00       		.byte	0
 2778 0121 00       		.byte	0
 2779 0122 10       		.uleb128 0x10
 2780 0123 0F       		.uleb128 0xf
 2781 0124 00       		.byte	0
 2782 0125 0B       		.uleb128 0xb
 2783 0126 0B       		.uleb128 0xb
 2784 0127 49       		.uleb128 0x49
 2785 0128 13       		.uleb128 0x13
 2786 0129 00       		.byte	0
 2787 012a 00       		.byte	0
 2788 012b 11       		.uleb128 0x11
 2789 012c 26       		.uleb128 0x26
 2790 012d 00       		.byte	0
 2791 012e 49       		.uleb128 0x49
 2792 012f 13       		.uleb128 0x13
 2793 0130 00       		.byte	0
 2794 0131 00       		.byte	0
 2795 0132 12       		.uleb128 0x12
ARM GAS  C:\Users\shevi\AppData\Local\Temp\ccOEVTjV.s 			page 78


 2796 0133 0B       		.uleb128 0xb
 2797 0134 01       		.byte	0x1
 2798 0135 11       		.uleb128 0x11
 2799 0136 01       		.uleb128 0x1
 2800 0137 12       		.uleb128 0x12
 2801 0138 06       		.uleb128 0x6
 2802 0139 00       		.byte	0
 2803 013a 00       		.byte	0
 2804 013b 13       		.uleb128 0x13
 2805 013c 34       		.uleb128 0x34
 2806 013d 00       		.byte	0
 2807 013e 03       		.uleb128 0x3
 2808 013f 0E       		.uleb128 0xe
 2809 0140 3A       		.uleb128 0x3a
 2810 0141 0B       		.uleb128 0xb
 2811 0142 3B       		.uleb128 0x3b
 2812 0143 0B       		.uleb128 0xb
 2813 0144 49       		.uleb128 0x49
 2814 0145 13       		.uleb128 0x13
 2815 0146 3F       		.uleb128 0x3f
 2816 0147 19       		.uleb128 0x19
 2817 0148 02       		.uleb128 0x2
 2818 0149 18       		.uleb128 0x18
 2819 014a 00       		.byte	0
 2820 014b 00       		.byte	0
 2821 014c 14       		.uleb128 0x14
 2822 014d 01       		.uleb128 0x1
 2823 014e 01       		.byte	0x1
 2824 014f 49       		.uleb128 0x49
 2825 0150 13       		.uleb128 0x13
 2826 0151 01       		.uleb128 0x1
 2827 0152 13       		.uleb128 0x13
 2828 0153 00       		.byte	0
 2829 0154 00       		.byte	0
 2830 0155 15       		.uleb128 0x15
 2831 0156 21       		.uleb128 0x21
 2832 0157 00       		.byte	0
 2833 0158 49       		.uleb128 0x49
 2834 0159 13       		.uleb128 0x13
 2835 015a 2F       		.uleb128 0x2f
 2836 015b 05       		.uleb128 0x5
 2837 015c 00       		.byte	0
 2838 015d 00       		.byte	0
 2839 015e 00       		.byte	0
 2840              		.section	.debug_aranges,"",%progbits
 2841 0000 EC000000 		.4byte	0xec
 2842 0004 0200     		.2byte	0x2
 2843 0006 00000000 		.4byte	.Ldebug_info0
 2844 000a 04       		.byte	0x4
 2845 000b 00       		.byte	0
 2846 000c 0000     		.2byte	0
 2847 000e 0000     		.2byte	0
 2848 0010 00000000 		.4byte	.LFB0
 2849 0014 20000000 		.4byte	.LFE0-.LFB0
 2850 0018 00000000 		.4byte	.LFB1
 2851 001c 58000000 		.4byte	.LFE1-.LFB1
 2852 0020 00000000 		.4byte	.LFB2
ARM GAS  C:\Users\shevi\AppData\Local\Temp\ccOEVTjV.s 			page 79


 2853 0024 68000000 		.4byte	.LFE2-.LFB2
 2854 0028 00000000 		.4byte	.LFB3
 2855 002c 68000000 		.4byte	.LFE3-.LFB3
 2856 0030 00000000 		.4byte	.LFB4
 2857 0034 10000000 		.4byte	.LFE4-.LFB4
 2858 0038 00000000 		.4byte	.LFB5
 2859 003c 14000000 		.4byte	.LFE5-.LFB5
 2860 0040 00000000 		.4byte	.LFB6
 2861 0044 20000000 		.4byte	.LFE6-.LFB6
 2862 0048 00000000 		.4byte	.LFB7
 2863 004c 94000000 		.4byte	.LFE7-.LFB7
 2864 0050 00000000 		.4byte	.LFB8
 2865 0054 40000000 		.4byte	.LFE8-.LFB8
 2866 0058 00000000 		.4byte	.LFB9
 2867 005c BC000000 		.4byte	.LFE9-.LFB9
 2868 0060 00000000 		.4byte	.LFB10
 2869 0064 44000000 		.4byte	.LFE10-.LFB10
 2870 0068 00000000 		.4byte	.LFB11
 2871 006c 94000000 		.4byte	.LFE11-.LFB11
 2872 0070 00000000 		.4byte	.LFB12
 2873 0074 7C000000 		.4byte	.LFE12-.LFB12
 2874 0078 00000000 		.4byte	.LFB13
 2875 007c 14000000 		.4byte	.LFE13-.LFB13
 2876 0080 00000000 		.4byte	.LFB14
 2877 0084 20000000 		.4byte	.LFE14-.LFB14
 2878 0088 00000000 		.4byte	.LFB15
 2879 008c 20000000 		.4byte	.LFE15-.LFB15
 2880 0090 00000000 		.4byte	.LFB16
 2881 0094 20000000 		.4byte	.LFE16-.LFB16
 2882 0098 00000000 		.4byte	.LFB17
 2883 009c 2C000000 		.4byte	.LFE17-.LFB17
 2884 00a0 00000000 		.4byte	.LFB18
 2885 00a4 18000000 		.4byte	.LFE18-.LFB18
 2886 00a8 00000000 		.4byte	.LFB19
 2887 00ac 34000000 		.4byte	.LFE19-.LFB19
 2888 00b0 00000000 		.4byte	.LFB20
 2889 00b4 40000000 		.4byte	.LFE20-.LFB20
 2890 00b8 00000000 		.4byte	.LFB21
 2891 00bc 40000000 		.4byte	.LFE21-.LFB21
 2892 00c0 00000000 		.4byte	.LFB22
 2893 00c4 30000000 		.4byte	.LFE22-.LFB22
 2894 00c8 00000000 		.4byte	.LFB23
 2895 00cc 44000000 		.4byte	.LFE23-.LFB23
 2896 00d0 00000000 		.4byte	.LFB24
 2897 00d4 40000000 		.4byte	.LFE24-.LFB24
 2898 00d8 00000000 		.4byte	.LFB25
 2899 00dc 9C000000 		.4byte	.LFE25-.LFB25
 2900 00e0 00000000 		.4byte	.LFB26
 2901 00e4 14000000 		.4byte	.LFE26-.LFB26
 2902 00e8 00000000 		.4byte	0
 2903 00ec 00000000 		.4byte	0
 2904              		.section	.debug_ranges,"",%progbits
 2905              	.Ldebug_ranges0:
 2906 0000 00000000 		.4byte	.LFB0
 2907 0004 20000000 		.4byte	.LFE0
 2908 0008 00000000 		.4byte	.LFB1
 2909 000c 58000000 		.4byte	.LFE1
ARM GAS  C:\Users\shevi\AppData\Local\Temp\ccOEVTjV.s 			page 80


 2910 0010 00000000 		.4byte	.LFB2
 2911 0014 68000000 		.4byte	.LFE2
 2912 0018 00000000 		.4byte	.LFB3
 2913 001c 68000000 		.4byte	.LFE3
 2914 0020 00000000 		.4byte	.LFB4
 2915 0024 10000000 		.4byte	.LFE4
 2916 0028 00000000 		.4byte	.LFB5
 2917 002c 14000000 		.4byte	.LFE5
 2918 0030 00000000 		.4byte	.LFB6
 2919 0034 20000000 		.4byte	.LFE6
 2920 0038 00000000 		.4byte	.LFB7
 2921 003c 94000000 		.4byte	.LFE7
 2922 0040 00000000 		.4byte	.LFB8
 2923 0044 40000000 		.4byte	.LFE8
 2924 0048 00000000 		.4byte	.LFB9
 2925 004c BC000000 		.4byte	.LFE9
 2926 0050 00000000 		.4byte	.LFB10
 2927 0054 44000000 		.4byte	.LFE10
 2928 0058 00000000 		.4byte	.LFB11
 2929 005c 94000000 		.4byte	.LFE11
 2930 0060 00000000 		.4byte	.LFB12
 2931 0064 7C000000 		.4byte	.LFE12
 2932 0068 00000000 		.4byte	.LFB13
 2933 006c 14000000 		.4byte	.LFE13
 2934 0070 00000000 		.4byte	.LFB14
 2935 0074 20000000 		.4byte	.LFE14
 2936 0078 00000000 		.4byte	.LFB15
 2937 007c 20000000 		.4byte	.LFE15
 2938 0080 00000000 		.4byte	.LFB16
 2939 0084 20000000 		.4byte	.LFE16
 2940 0088 00000000 		.4byte	.LFB17
 2941 008c 2C000000 		.4byte	.LFE17
 2942 0090 00000000 		.4byte	.LFB18
 2943 0094 18000000 		.4byte	.LFE18
 2944 0098 00000000 		.4byte	.LFB19
 2945 009c 34000000 		.4byte	.LFE19
 2946 00a0 00000000 		.4byte	.LFB20
 2947 00a4 40000000 		.4byte	.LFE20
 2948 00a8 00000000 		.4byte	.LFB21
 2949 00ac 40000000 		.4byte	.LFE21
 2950 00b0 00000000 		.4byte	.LFB22
 2951 00b4 30000000 		.4byte	.LFE22
 2952 00b8 00000000 		.4byte	.LFB23
 2953 00bc 44000000 		.4byte	.LFE23
 2954 00c0 00000000 		.4byte	.LFB24
 2955 00c4 40000000 		.4byte	.LFE24
 2956 00c8 00000000 		.4byte	.LFB25
 2957 00cc 9C000000 		.4byte	.LFE25
 2958 00d0 00000000 		.4byte	.LFB26
 2959 00d4 14000000 		.4byte	.LFE26
 2960 00d8 00000000 		.4byte	0
 2961 00dc 00000000 		.4byte	0
 2962              		.section	.debug_line,"",%progbits
 2963              	.Ldebug_line0:
 2964 0000 08030000 		.section	.debug_str,"MS",%progbits,1
 2964      02004300 
 2964      00000201 
ARM GAS  C:\Users\shevi\AppData\Local\Temp\ccOEVTjV.s 			page 81


 2964      FB0E0D00 
 2964      01010101 
 2965              	.LASF73:
 2966 0000 47656E65 		.ascii	"Generated_Source\\PSoC5\\UART_1.c\000"
 2966      72617465 
 2966      645F536F 
 2966      75726365 
 2966      5C50536F 
 2967              	.LASF10:
 2968 0020 75696E74 		.ascii	"uint16\000"
 2968      313600
 2969              	.LASF59:
 2970 0027 55415254 		.ascii	"UART_1_ClearTxBuffer\000"
 2970      5F315F43 
 2970      6C656172 
 2970      54784275 
 2970      66666572 
 2971              	.LASF48:
 2972 003c 74784461 		.ascii	"txDataByte\000"
 2972      74614279 
 2972      746500
 2973              	.LASF51:
 2974 0047 55415254 		.ascii	"UART_1_PutChar\000"
 2974      5F315F50 
 2974      75744368 
 2974      617200
 2975              	.LASF53:
 2976 0056 73747269 		.ascii	"string\000"
 2976      6E6700
 2977              	.LASF60:
 2978 005d 55415254 		.ascii	"UART_1_SendBreak\000"
 2978      5F315F53 
 2978      656E6442 
 2978      7265616B 
 2978      00
 2979              	.LASF31:
 2980 006e 55415254 		.ascii	"UART_1_ReadRxData\000"
 2980      5F315F52 
 2980      65616452 
 2980      78446174 
 2980      6100
 2981              	.LASF7:
 2982 0080 6C6F6E67 		.ascii	"long long unsigned int\000"
 2982      206C6F6E 
 2982      6720756E 
 2982      7369676E 
 2982      65642069 
 2983              	.LASF71:
 2984 0097 55415254 		.ascii	"UART_1_rxBufferOverflow\000"
 2984      5F315F72 
 2984      78427566 
 2984      6665724F 
 2984      76657266 
 2985              	.LASF58:
 2986 00af 55415254 		.ascii	"UART_1_GetTxBufferSize\000"
 2986      5F315F47 
 2986      65745478 
ARM GAS  C:\Users\shevi\AppData\Local\Temp\ccOEVTjV.s 			page 82


 2986      42756666 
 2986      65725369 
 2987              	.LASF6:
 2988 00c6 6C6F6E67 		.ascii	"long long int\000"
 2988      206C6F6E 
 2988      6720696E 
 2988      7400
 2989              	.LASF0:
 2990 00d4 7369676E 		.ascii	"signed char\000"
 2990      65642063 
 2990      68617200 
 2991              	.LASF63:
 2992 00e0 74785065 		.ascii	"txPeriod\000"
 2992      72696F64 
 2992      00
 2993              	.LASF57:
 2994 00e9 55415254 		.ascii	"UART_1_PutCRLF\000"
 2994      5F315F50 
 2994      75744352 
 2994      4C4600
 2995              	.LASF4:
 2996 00f8 6C6F6E67 		.ascii	"long int\000"
 2996      20696E74 
 2996      00
 2997              	.LASF19:
 2998 0101 55415254 		.ascii	"UART_1_Start\000"
 2998      5F315F53 
 2998      74617274 
 2998      00
 2999              	.LASF9:
 3000 010e 75696E74 		.ascii	"uint8\000"
 3000      3800
 3001              	.LASF13:
 3002 0114 646F7562 		.ascii	"double\000"
 3002      6C6500
 3003              	.LASF42:
 3004 011b 61646472 		.ascii	"addressMode\000"
 3004      6573734D 
 3004      6F646500 
 3005              	.LASF11:
 3006 0127 75696E74 		.ascii	"uint32\000"
 3006      333200
 3007              	.LASF26:
 3008 012e 636F6E74 		.ascii	"control\000"
 3008      726F6C00 
 3009              	.LASF25:
 3010 0136 55415254 		.ascii	"UART_1_SetRxInterruptMode\000"
 3010      5F315F53 
 3010      65745278 
 3010      496E7465 
 3010      72727570 
 3011              	.LASF68:
 3012 0150 55415254 		.ascii	"UART_1_rxBufferRead\000"
 3012      5F315F72 
 3012      78427566 
 3012      66657252 
 3012      65616400 
ARM GAS  C:\Users\shevi\AppData\Local\Temp\ccOEVTjV.s 			page 83


 3013              	.LASF61:
 3014 0164 7265744D 		.ascii	"retMode\000"
 3014      6F646500 
 3015              	.LASF8:
 3016 016c 756E7369 		.ascii	"unsigned int\000"
 3016      676E6564 
 3016      20696E74 
 3016      00
 3017              	.LASF50:
 3018 0179 55415254 		.ascii	"UART_1_ReadTxStatus\000"
 3018      5F315F52 
 3018      65616454 
 3018      78537461 
 3018      74757300 
 3019              	.LASF37:
 3020 018d 6C6F6345 		.ascii	"locErrorStatus\000"
 3020      72726F72 
 3020      53746174 
 3020      757300
 3021              	.LASF5:
 3022 019c 6C6F6E67 		.ascii	"long unsigned int\000"
 3022      20756E73 
 3022      69676E65 
 3022      6420696E 
 3022      7400
 3023              	.LASF39:
 3024 01ae 73697A65 		.ascii	"size\000"
 3024      00
 3025              	.LASF3:
 3026 01b3 73686F72 		.ascii	"short unsigned int\000"
 3026      7420756E 
 3026      7369676E 
 3026      65642069 
 3026      6E7400
 3027              	.LASF21:
 3028 01c6 55415254 		.ascii	"UART_1_Enable\000"
 3028      5F315F45 
 3028      6E61626C 
 3028      6500
 3029              	.LASF54:
 3030 01d4 62756649 		.ascii	"bufIndex\000"
 3030      6E646578 
 3030      00
 3031              	.LASF66:
 3032 01dd 55415254 		.ascii	"UART_1_errorStatus\000"
 3032      5F315F65 
 3032      72726F72 
 3032      53746174 
 3032      757300
 3033              	.LASF64:
 3034 01f0 55415254 		.ascii	"UART_1_SetTxAddressMode\000"
 3034      5F315F53 
 3034      65745478 
 3034      41646472 
 3034      6573734D 
 3035              	.LASF27:
 3036 0208 696E7453 		.ascii	"intSrc\000"
ARM GAS  C:\Users\shevi\AppData\Local\Temp\ccOEVTjV.s 			page 84


 3036      726300
 3037              	.LASF49:
 3038 020f 55415254 		.ascii	"UART_1_ReadControlRegister\000"
 3038      5F315F52 
 3038      65616443 
 3038      6F6E7472 
 3038      6F6C5265 
 3039              	.LASF30:
 3040 022a 6C6F6352 		.ascii	"locRxBufferWrite\000"
 3040      78427566 
 3040      66657257 
 3040      72697465 
 3040      00
 3041              	.LASF22:
 3042 023b 55415254 		.ascii	"UART_1_Stop\000"
 3042      5F315F53 
 3042      746F7000 
 3043              	.LASF36:
 3044 0247 55415254 		.ascii	"UART_1_GetByte\000"
 3044      5F315F47 
 3044      65744279 
 3044      746500
 3045              	.LASF17:
 3046 0256 72656733 		.ascii	"reg32\000"
 3046      3200
 3047              	.LASF47:
 3048 025c 55415254 		.ascii	"UART_1_WriteTxData\000"
 3048      5F315F57 
 3048      72697465 
 3048      54784461 
 3048      746100
 3049              	.LASF62:
 3050 026f 746D7053 		.ascii	"tmpStat\000"
 3050      74617400 
 3051              	.LASF74:
 3052 0277 433A5C55 		.ascii	"C:\\Users\\shevi\\Documents\\GitHub\\FYP_PSOCCreato"
 3052      73657273 
 3052      5C736865 
 3052      76695C44 
 3052      6F63756D 
 3053 02a5 725F466F 		.ascii	"r_Follower\\FYP_New_Test\\CORTEX_CY8C5588_PSoC_Crea"
 3053      6C6C6F77 
 3053      65725C46 
 3053      59505F4E 
 3053      65775F54 
 3054 02d6 746F725F 		.ascii	"tor_GCC\\FreeRTOS_Demo.cydsn\000"
 3054      4743435C 
 3054      46726565 
 3054      52544F53 
 3054      5F44656D 
 3055              	.LASF18:
 3056 02f2 73697A65 		.ascii	"sizetype\000"
 3056      74797065 
 3056      00
 3057              	.LASF43:
 3058 02fb 55415254 		.ascii	"UART_1_SetRxAddress1\000"
 3058      5F315F53 
ARM GAS  C:\Users\shevi\AppData\Local\Temp\ccOEVTjV.s 			page 85


 3058      65745278 
 3058      41646472 
 3058      65737331 
 3059              	.LASF45:
 3060 0310 55415254 		.ascii	"UART_1_SetRxAddress2\000"
 3060      5F315F53 
 3060      65745278 
 3060      41646472 
 3060      65737332 
 3061              	.LASF44:
 3062 0325 61646472 		.ascii	"address\000"
 3062      65737300 
 3063              	.LASF70:
 3064 032d 55415254 		.ascii	"UART_1_rxBufferLoopDetect\000"
 3064      5F315F72 
 3064      78427566 
 3064      6665724C 
 3064      6F6F7044 
 3065              	.LASF72:
 3066 0347 474E5520 		.ascii	"GNU C 4.9.3 20150303 (release) [ARM/embedded-4_9-br"
 3066      4320342E 
 3066      392E3320 
 3066      32303135 
 3066      30333033 
 3067 037a 616E6368 		.ascii	"anch revision 221220] -mcpu=cortex-m3 -mthumb -g -O"
 3067      20726576 
 3067      6973696F 
 3067      6E203232 
 3067      31323230 
 3068 03ad 30202D66 		.ascii	"0 -ffunction-sections -ffat-lto-objects\000"
 3068      66756E63 
 3068      74696F6E 
 3068      2D736563 
 3068      74696F6E 
 3069              	.LASF35:
 3070 03d5 72785374 		.ascii	"rxStatus\000"
 3070      61747573 
 3070      00
 3071              	.LASF46:
 3072 03de 55415254 		.ascii	"UART_1_SetTxInterruptMode\000"
 3072      5F315F53 
 3072      65745478 
 3072      496E7465 
 3072      72727570 
 3073              	.LASF12:
 3074 03f8 666C6F61 		.ascii	"float\000"
 3074      7400
 3075              	.LASF52:
 3076 03fe 55415254 		.ascii	"UART_1_PutString\000"
 3076      5F315F50 
 3076      75745374 
 3076      72696E67 
 3076      00
 3077              	.LASF40:
 3078 040f 55415254 		.ascii	"UART_1_ClearRxBuffer\000"
 3078      5F315F43 
 3078      6C656172 
ARM GAS  C:\Users\shevi\AppData\Local\Temp\ccOEVTjV.s 			page 86


 3078      52784275 
 3078      66666572 
 3079              	.LASF41:
 3080 0424 55415254 		.ascii	"UART_1_SetRxAddressMode\000"
 3080      5F315F53 
 3080      65745278 
 3080      41646472 
 3080      6573734D 
 3081              	.LASF16:
 3082 043c 72656738 		.ascii	"reg8\000"
 3082      00
 3083              	.LASF1:
 3084 0441 756E7369 		.ascii	"unsigned char\000"
 3084      676E6564 
 3084      20636861 
 3084      7200
 3085              	.LASF2:
 3086 044f 73686F72 		.ascii	"short int\000"
 3086      7420696E 
 3086      7400
 3087              	.LASF24:
 3088 0459 55415254 		.ascii	"UART_1_WriteControlRegister\000"
 3088      5F315F57 
 3088      72697465 
 3088      436F6E74 
 3088      726F6C52 
 3089              	.LASF65:
 3090 0475 55415254 		.ascii	"UART_1_initVar\000"
 3090      5F315F69 
 3090      6E697456 
 3090      617200
 3091              	.LASF56:
 3092 0484 62797465 		.ascii	"byteCount\000"
 3092      436F756E 
 3092      7400
 3093              	.LASF38:
 3094 048e 55415254 		.ascii	"UART_1_GetRxBufferSize\000"
 3094      5F315F47 
 3094      65745278 
 3094      42756666 
 3094      65725369 
 3095              	.LASF28:
 3096 04a5 72784461 		.ascii	"rxData\000"
 3096      746100
 3097              	.LASF67:
 3098 04ac 55415254 		.ascii	"UART_1_rxBuffer\000"
 3098      5F315F72 
 3098      78427566 
 3098      66657200 
 3099              	.LASF15:
 3100 04bc 63686172 		.ascii	"char\000"
 3100      00
 3101              	.LASF14:
 3102 04c1 63686172 		.ascii	"char8\000"
 3102      3800
 3103              	.LASF29:
 3104 04c7 6C6F6352 		.ascii	"locRxBufferRead\000"
ARM GAS  C:\Users\shevi\AppData\Local\Temp\ccOEVTjV.s 			page 87


 3104      78427566 
 3104      66657252 
 3104      65616400 
 3105              	.LASF20:
 3106 04d7 55415254 		.ascii	"UART_1_Init\000"
 3106      5F315F49 
 3106      6E697400 
 3107              	.LASF23:
 3108 04e3 656E6162 		.ascii	"enableInterrupts\000"
 3108      6C65496E 
 3108      74657272 
 3108      75707473 
 3108      00
 3109              	.LASF33:
 3110 04f4 73746174 		.ascii	"status\000"
 3110      757300
 3111              	.LASF69:
 3112 04fb 55415254 		.ascii	"UART_1_rxBufferWrite\000"
 3112      5F315F72 
 3112      78427566 
 3112      66657257 
 3112      72697465 
 3113              	.LASF32:
 3114 0510 55415254 		.ascii	"UART_1_ReadRxStatus\000"
 3114      5F315F52 
 3114      65616452 
 3114      78537461 
 3114      74757300 
 3115              	.LASF34:
 3116 0524 55415254 		.ascii	"UART_1_GetChar\000"
 3116      5F315F47 
 3116      65744368 
 3116      617200
 3117              	.LASF55:
 3118 0533 55415254 		.ascii	"UART_1_PutArray\000"
 3118      5F315F50 
 3118      75744172 
 3118      72617900 
 3119              		.ident	"GCC: (GNU Tools for ARM Embedded Processors) 4.9.3 20150303 (release) [ARM/embedded-4_9-br
