Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sun Mar  9 21:37:26 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file GPPU_control_sets_placed.rpt
| Design       : GPPU
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    38 |
|    Minimum number of control sets                        |    38 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   119 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    38 |
| >= 0 to < 4        |    11 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |    20 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              17 |            7 |
| No           | No                    | Yes                    |              41 |           17 |
| No           | Yes                   | No                     |              49 |           23 |
| Yes          | No                    | No                     |              12 |            2 |
| Yes          | No                    | Yes                    |             571 |          386 |
| Yes          | Yes                   | No                     |               7 |            2 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------+-----------------------------------+---------------------------+------------------+----------------+--------------+
|        Clock Signal        |           Enable Signal           |      Set/Reset Signal     | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------+-----------------------------------+---------------------------+------------------+----------------+--------------+
|  CLK_IBUF_BUFG             |                                   |                           |                1 |              1 |         1.00 |
|  CLK_IBUF_BUFG             | uart_inst/rx_data[7]_i_1_n_0      | uart_inst/SR[0]           |                1 |              1 |         1.00 |
|  CLK_IBUF_BUFG             | uart_inst/tx_i_1_n_0              | uart_inst/SR[0]           |                1 |              1 |         1.00 |
|  CLK_IBUF_BUFG             | uart_inst/rx_data[3]_i_1_n_0      | uart_inst/SR[0]           |                1 |              1 |         1.00 |
|  CLK_IBUF_BUFG             | uart_inst/rx_data[0]_i_1_n_0      | uart_inst/SR[0]           |                1 |              1 |         1.00 |
|  CLK_IBUF_BUFG             | uart_inst/rx_data[1]_i_1_n_0      | uart_inst/SR[0]           |                1 |              1 |         1.00 |
|  CLK_IBUF_BUFG             | uart_inst/rx_data[2]_i_1_n_0      | uart_inst/SR[0]           |                1 |              1 |         1.00 |
|  CLK_IBUF_BUFG             | uart_inst/rx_data[6]_i_1_n_0      | uart_inst/SR[0]           |                1 |              1 |         1.00 |
|  CLK_IBUF_BUFG             | uart_inst/rx_data[5]_i_1_n_0      | uart_inst/SR[0]           |                1 |              1 |         1.00 |
|  PRECLOCK_BUFG             |                                   |                           |                1 |              1 |         1.00 |
|  CLK_IBUF_BUFG             | uart_inst/rx_data[4]_i_1_n_0      | uart_inst/SR[0]           |                1 |              1 |         1.00 |
|  uart_inst/sending_reg_n_0 | RESET_IBUF                        |                           |                1 |              4 |         4.00 |
|  CLK_IBUF_BUFG             | uart_inst/bit_count[3]_i_1_n_0    | uart_inst/SR[0]           |                2 |              4 |         2.00 |
|  CLK_IBUF_BUFG             | uart_inst/tx_bit_count[3]_i_1_n_0 | uart_inst/SR[0]           |                2 |              4 |         2.00 |
|  uart_inst/sending_reg_n_0 | uart_inst/prog_mode               | uart_inst/SR[0]           |                2 |              7 |         3.50 |
|  CLK_IBUF_BUFG             | uart_inst/data_out[7]_i_1_n_0     |                           |                1 |              8 |         8.00 |
|  CLK_IBUF_BUFG             | uart_inst/baud_counter[8]_i_1_n_0 | uart_inst/SR[0]           |                3 |              9 |         3.00 |
|  clk_div2                  |                                   |                           |                5 |             15 |         3.00 |
|  CLK_IBUF_BUFG             |                                   | p_0_in                    |                5 |             17 |         3.40 |
| ~CLK_IBUF_BUFG             | im_inst/E[0]                      | uart_inst/prog_mode_reg_0 |               20 |             32 |         1.60 |
| ~CLK_IBUF_BUFG             | im_inst/im_reg_1_0_2[0]           | uart_inst/prog_mode_reg_0 |               26 |             32 |         1.23 |
| ~CLK_IBUF_BUFG             | im_inst/im_reg_1_0_5[0]           | uart_inst/prog_mode_reg_0 |               21 |             32 |         1.52 |
| ~CLK_IBUF_BUFG             | im_inst/im_reg_1_0_1[0]           | uart_inst/prog_mode_reg_0 |               23 |             32 |         1.39 |
| ~CLK_IBUF_BUFG             | im_inst/im_reg_1_0_7[0]           | uart_inst/prog_mode_reg_0 |               22 |             32 |         1.45 |
| ~CLK_IBUF_BUFG             | im_inst/im_reg_1_0_3[0]           | uart_inst/prog_mode_reg_0 |               25 |             32 |         1.28 |
| ~CLK_IBUF_BUFG             | im_inst/im_reg_1_0_12[0]          | uart_inst/prog_mode_reg_0 |               27 |             32 |         1.19 |
| ~CLK_IBUF_BUFG             | im_inst/im_reg_1_0_6[0]           | uart_inst/prog_mode_reg_0 |               23 |             32 |         1.39 |
| ~CLK_IBUF_BUFG             | im_inst/im_reg_1_0_8[0]           | uart_inst/prog_mode_reg_0 |               23 |             32 |         1.39 |
| ~CLK_IBUF_BUFG             | im_inst/im_reg_1_0_9[0]           | uart_inst/prog_mode_reg_0 |               23 |             32 |         1.39 |
| ~CLK_IBUF_BUFG             | im_inst/im_reg_1_0_10[0]          | uart_inst/prog_mode_reg_0 |               20 |             32 |         1.60 |
| ~CLK_IBUF_BUFG             | im_inst/im_reg_1_0_11[0]          | uart_inst/prog_mode_reg_0 |               28 |             32 |         1.14 |
| ~CLK_IBUF_BUFG             | im_inst/im_reg_1_0_0[0]           | uart_inst/prog_mode_reg_0 |               24 |             32 |         1.33 |
| ~CLK_IBUF_BUFG             | im_inst/im_reg_1_0_13[0]          | uart_inst/prog_mode_reg_0 |               19 |             32 |         1.68 |
| ~CLK_IBUF_BUFG             | im_inst/im_reg_1_0_4[0]           | uart_inst/prog_mode_reg_0 |               28 |             32 |         1.14 |
|  CLK_IBUF_BUFG             | uart_inst/rx_valid_reg_n_0        | uart_inst/SR[0]           |                6 |             32 |         5.33 |
|  PRECLOCK_BUFG             |                                   | PC/Pc[31]_i_1_n_0         |               18 |             32 |         1.78 |
|  CLK_IBUF_BUFG             | FC/CUENTITAS                      | uart_inst/SR[0]           |               12 |             33 |         2.75 |
|  CLK_IBUF_BUFG             |                                   | uart_inst/SR[0]           |               17 |             41 |         2.41 |
+----------------------------+-----------------------------------+---------------------------+------------------+----------------+--------------+


