Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/Xilinx1/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto eab03f4bd3214f98b629066c4f63548f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 24 for port 'wdata' [F:/Project/FPAG/Project/GPU/MoonCore-GPU/Project/Tang_Primer/src/top.v:51]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
