Release 14.6 - xst P.68d (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Reading design: my_alu.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "my_alu.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "my_alu"
Output Format                      : NGC
Target Device                      : xc3s100e-4-cp132

---- Source Options
Top Module Name                    : my_alu
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/csmajs/rleun005/Desktop/Lab_2/my_BCD_ALU.vhd" in Library work.
Entity <my_alu> compiled.
Entity <my_alu> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <my_alu> in library <work> (architecture <behavioral>) with generics.
	NUMBITS = 32


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing generic Entity <my_alu> in library <work> (Architecture <behavioral>).
	NUMBITS = 32
WARNING:Xst:819 - "/home/csmajs/rleun005/Desktop/Lab_2/my_BCD_ALU.vhd" line 70: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <opcode>
Entity <my_alu> analyzed. Unit <my_alu> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <my_alu>.
    Related source file is "/home/csmajs/rleun005/Desktop/Lab_2/my_BCD_ALU.vhd".
WARNING:Xst:1306 - Output <carry_out> is never assigned.
WARNING:Xst:647 - Input <B<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1306 - Output <overflow> is never assigned.
WARNING:Xst:1306 - Output <zero> is never assigned.
WARNING:Xst:1780 - Signal <temp_intA> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:737 - Found 32-bit latch for signal <temp_A>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <temp_B>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 36-bit latch for signal <result>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 24-bit adder for signal <temp_A$addsub0000> created at line 95.
    Found 24-bit adder for signal <temp_A$addsub0001> created at line 95.
    Found 24-bit adder for signal <temp_A$addsub0002> created at line 95.
    Found 24-bit adder for signal <temp_A$addsub0003> created at line 95.
    Found 24-bit adder for signal <temp_A$addsub0004> created at line 95.
    Found 32-bit adder for signal <temp_A$addsub0005> created at line 104.
    Found 24-bit adder carry out for signal <temp_A$addsub0006> created at line 95.
    Found 4x20-bit multiplier for signal <temp_A$mult0000> created at line 95.
    Found 4x17-bit multiplier for signal <temp_A$mult0001> created at line 95.
    Found 4x14-bit multiplier for signal <temp_A$mult0002> created at line 95.
    Found 4x10-bit multiplier for signal <temp_A$mult0003> created at line 95.
    Found 4x7-bit multiplier for signal <temp_A$mult0004> created at line 95.
    Found 4x4-bit multiplier for signal <temp_A$mult0005> created at line 95.
    Found 24-bit adder for signal <temp_B$addsub0000> created at line 107.
    Found 24-bit adder for signal <temp_B$addsub0001> created at line 107.
    Found 24-bit adder for signal <temp_B$addsub0002> created at line 107.
    Found 24-bit adder for signal <temp_B$addsub0003> created at line 107.
    Found 24-bit adder for signal <temp_B$addsub0004> created at line 107.
    Found 32-bit adder for signal <temp_B$addsub0005> created at line 116.
    Found 24-bit adder carry out for signal <temp_B$addsub0006> created at line 107.
    Found 4x20-bit multiplier for signal <temp_B$mult0000> created at line 107.
    Found 4x17-bit multiplier for signal <temp_B$mult0001> created at line 107.
    Found 4x14-bit multiplier for signal <temp_B$mult0002> created at line 107.
    Found 4x10-bit multiplier for signal <temp_B$mult0003> created at line 107.
    Found 4x7-bit multiplier for signal <temp_B$mult0004> created at line 107.
    Found 4x4-bit multiplier for signal <temp_B$mult0005> created at line 107.
    Summary:
	inferred  14 Adder/Subtractor(s).
	inferred  12 Multiplier(s).
Unit <my_alu> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 12
 4x10-bit multiplier                                   : 2
 4x14-bit multiplier                                   : 2
 4x17-bit multiplier                                   : 2
 4x20-bit multiplier                                   : 2
 4x4-bit multiplier                                    : 2
 4x7-bit multiplier                                    : 2
# Adders/Subtractors                                   : 14
 24-bit adder                                          : 10
 24-bit adder carry out                                : 2
 32-bit adder                                          : 2
# Latches                                              : 3
 32-bit latch                                          : 2
 36-bit latch                                          : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <33>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <34>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <35>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 12
 4x10-bit multiplier                                   : 2
 4x14-bit multiplier                                   : 2
 4x17-bit multiplier                                   : 2
 4x20-bit multiplier                                   : 2
 4x4-bit multiplier                                    : 2
 4x7-bit multiplier                                    : 2
# Adders/Subtractors                                   : 14
 24-bit adder                                          : 10
 24-bit adder carry out                                : 2
 32-bit adder                                          : 2
# Latches                                              : 3
 32-bit latch                                          : 2
 36-bit latch                                          : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <35> in Unit <LPM_LATCH_3> is equivalent to the following 3 FFs/Latches, which will be removed : <34> <33> <32> 
WARNING:Xst:1710 - FF/Latch <35> (without init value) has a constant value of 0 in block <LPM_LATCH_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <Mmult_temp_B_mult0000_submult_0> of sequential type is unconnected in block <my_alu>.
WARNING:Xst:2677 - Node <temp_B_0> of sequential type is unconnected in block <my_alu>.
WARNING:Xst:2677 - Node <temp_B_1> of sequential type is unconnected in block <my_alu>.
WARNING:Xst:2677 - Node <temp_B_2> of sequential type is unconnected in block <my_alu>.
WARNING:Xst:2677 - Node <temp_B_3> of sequential type is unconnected in block <my_alu>.
WARNING:Xst:2677 - Node <temp_B_4> of sequential type is unconnected in block <my_alu>.
WARNING:Xst:2677 - Node <temp_B_5> of sequential type is unconnected in block <my_alu>.
WARNING:Xst:2677 - Node <temp_B_6> of sequential type is unconnected in block <my_alu>.
WARNING:Xst:2677 - Node <temp_B_7> of sequential type is unconnected in block <my_alu>.
WARNING:Xst:2677 - Node <temp_B_8> of sequential type is unconnected in block <my_alu>.
WARNING:Xst:2677 - Node <temp_B_9> of sequential type is unconnected in block <my_alu>.
WARNING:Xst:2677 - Node <temp_B_10> of sequential type is unconnected in block <my_alu>.
WARNING:Xst:2677 - Node <temp_B_11> of sequential type is unconnected in block <my_alu>.
WARNING:Xst:2677 - Node <temp_B_12> of sequential type is unconnected in block <my_alu>.
WARNING:Xst:2677 - Node <temp_B_13> of sequential type is unconnected in block <my_alu>.
WARNING:Xst:2677 - Node <temp_B_14> of sequential type is unconnected in block <my_alu>.
WARNING:Xst:2677 - Node <temp_B_15> of sequential type is unconnected in block <my_alu>.
WARNING:Xst:2677 - Node <temp_B_16> of sequential type is unconnected in block <my_alu>.
WARNING:Xst:2677 - Node <temp_B_17> of sequential type is unconnected in block <my_alu>.
WARNING:Xst:2677 - Node <temp_B_18> of sequential type is unconnected in block <my_alu>.
WARNING:Xst:2677 - Node <temp_B_19> of sequential type is unconnected in block <my_alu>.
WARNING:Xst:2677 - Node <temp_B_20> of sequential type is unconnected in block <my_alu>.
WARNING:Xst:2677 - Node <temp_B_21> of sequential type is unconnected in block <my_alu>.
WARNING:Xst:2677 - Node <temp_B_22> of sequential type is unconnected in block <my_alu>.
WARNING:Xst:2677 - Node <temp_B_23> of sequential type is unconnected in block <my_alu>.
WARNING:Xst:2677 - Node <temp_B_24> of sequential type is unconnected in block <my_alu>.
WARNING:Xst:2677 - Node <temp_B_25> of sequential type is unconnected in block <my_alu>.
WARNING:Xst:2677 - Node <temp_B_26> of sequential type is unconnected in block <my_alu>.
WARNING:Xst:2677 - Node <temp_B_27> of sequential type is unconnected in block <my_alu>.
WARNING:Xst:2677 - Node <temp_B_28> of sequential type is unconnected in block <my_alu>.
WARNING:Xst:2677 - Node <temp_B_29> of sequential type is unconnected in block <my_alu>.
WARNING:Xst:2677 - Node <temp_B_30> of sequential type is unconnected in block <my_alu>.
WARNING:Xst:2677 - Node <temp_B_31> of sequential type is unconnected in block <my_alu>.

Optimizing unit <my_alu> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block my_alu, actual ratio is 16.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : my_alu.ngr
Top Level Output File Name         : my_alu
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 107

Cell Usage :
# BELS                             : 520
#      GND                         : 1
#      INV                         : 31
#      LUT1                        : 47
#      LUT2                        : 27
#      LUT3                        : 60
#      LUT4                        : 64
#      MULT_AND                    : 5
#      MUXCY                       : 137
#      VCC                         : 1
#      XORCY                       : 147
# FlipFlops/Latches                : 64
#      LD                          : 64
# Clock Buffers                    : 1
#      BUFG                        : 1
# IO Buffers                       : 71
#      IBUF                        : 35
#      OBUF                        : 36
# MULTs                            : 1
#      MULT18X18SIO                : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-4 

 Number of Slices:                      125  out of    960    13%  
 Number of Slice Flip Flops:             64  out of   1920     3%  
 Number of 4 input LUTs:                229  out of   1920    11%  
 Number of IOs:                         107
 Number of bonded IOBs:                  71  out of     83    85%  
 Number of MULT18X18SIOs:                 1  out of      4    25%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
temp_A_or00001(temp_A_or00001:O)   | BUFG(*)(result_0)      | 64    |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 6.551ns (Maximum Frequency: 152.648MHz)
   Minimum input arrival time before clock: 21.789ns
   Maximum output required time after clock: 4.368ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'temp_A_or00001'
  Clock period: 6.551ns (frequency: 152.648MHz)
  Total number of paths / destination ports: 560 / 64
-------------------------------------------------------------------------
Delay:               6.551ns (Levels of Logic = 34)
  Source:            temp_A_0 (LATCH)
  Destination:       temp_A_31 (LATCH)
  Source Clock:      temp_A_or00001 falling
  Destination Clock: temp_A_or00001 falling

  Data Path: temp_A_0 to temp_A_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               2   0.676   0.622  temp_A_0 (temp_A_0)
     LUT1:I0->O            1   0.704   0.000  Madd_temp_A_addsub0005_cy<0>_rt (Madd_temp_A_addsub0005_cy<0>_rt)
     MUXCY:S->O            1   0.464   0.000  Madd_temp_A_addsub0005_cy<0> (Madd_temp_A_addsub0005_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Madd_temp_A_addsub0005_cy<1> (Madd_temp_A_addsub0005_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Madd_temp_A_addsub0005_cy<2> (Madd_temp_A_addsub0005_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Madd_temp_A_addsub0005_cy<3> (Madd_temp_A_addsub0005_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Madd_temp_A_addsub0005_cy<4> (Madd_temp_A_addsub0005_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Madd_temp_A_addsub0005_cy<5> (Madd_temp_A_addsub0005_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Madd_temp_A_addsub0005_cy<6> (Madd_temp_A_addsub0005_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Madd_temp_A_addsub0005_cy<7> (Madd_temp_A_addsub0005_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Madd_temp_A_addsub0005_cy<8> (Madd_temp_A_addsub0005_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Madd_temp_A_addsub0005_cy<9> (Madd_temp_A_addsub0005_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Madd_temp_A_addsub0005_cy<10> (Madd_temp_A_addsub0005_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Madd_temp_A_addsub0005_cy<11> (Madd_temp_A_addsub0005_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Madd_temp_A_addsub0005_cy<12> (Madd_temp_A_addsub0005_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Madd_temp_A_addsub0005_cy<13> (Madd_temp_A_addsub0005_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Madd_temp_A_addsub0005_cy<14> (Madd_temp_A_addsub0005_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Madd_temp_A_addsub0005_cy<15> (Madd_temp_A_addsub0005_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Madd_temp_A_addsub0005_cy<16> (Madd_temp_A_addsub0005_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Madd_temp_A_addsub0005_cy<17> (Madd_temp_A_addsub0005_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Madd_temp_A_addsub0005_cy<18> (Madd_temp_A_addsub0005_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Madd_temp_A_addsub0005_cy<19> (Madd_temp_A_addsub0005_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Madd_temp_A_addsub0005_cy<20> (Madd_temp_A_addsub0005_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Madd_temp_A_addsub0005_cy<21> (Madd_temp_A_addsub0005_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Madd_temp_A_addsub0005_cy<22> (Madd_temp_A_addsub0005_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Madd_temp_A_addsub0005_cy<23> (Madd_temp_A_addsub0005_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Madd_temp_A_addsub0005_cy<24> (Madd_temp_A_addsub0005_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Madd_temp_A_addsub0005_cy<25> (Madd_temp_A_addsub0005_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Madd_temp_A_addsub0005_cy<26> (Madd_temp_A_addsub0005_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Madd_temp_A_addsub0005_cy<27> (Madd_temp_A_addsub0005_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Madd_temp_A_addsub0005_cy<28> (Madd_temp_A_addsub0005_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Madd_temp_A_addsub0005_cy<29> (Madd_temp_A_addsub0005_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  Madd_temp_A_addsub0005_cy<30> (Madd_temp_A_addsub0005_cy<30>)
     XORCY:CI->O           1   0.804   0.499  Madd_temp_A_addsub0005_xor<31> (temp_A_addsub0005<31>)
     LUT2:I1->O            1   0.704   0.000  temp_A_mux0001<31>1 (temp_A_mux0001<31>)
     LD:D                      0.308          temp_A_31
    ----------------------------------------
    Total                      6.551ns (5.430ns logic, 1.121ns route)
                                       (82.9% logic, 17.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'temp_A_or00001'
  Total number of paths / destination ports: 2628327 / 32
-------------------------------------------------------------------------
Offset:              21.789ns (Levels of Logic = 19)
  Source:            A<24> (PAD)
  Destination:       temp_A_23 (LATCH)
  Destination Clock: temp_A_or00001 falling

  Data Path: A<24> to temp_A_23
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             7   1.218   0.708  A_24_IBUF (A_24_IBUF)
     MULT18X18SIO:A0->P17    1   4.873   0.595  Mmult_temp_A_mult0000_submult_0 (Mmult_temp_A_mult0000_submult_0_17)
     LUT2:I0->O            1   0.704   0.000  Mmult_temp_A_mult0000_Madd_lut<17> (Mmult_temp_A_mult0000_Madd_lut<17>)
     XORCY:LI->O           2   0.527   0.622  Mmult_temp_A_mult0000_Madd_xor<17> (temp_A_mult0000<17>)
     LUT3:I0->O            1   0.704   0.595  Madd_temp_A_addsub0001C161 (Madd_temp_A_addsub0001C16)
     LUT3:I0->O            1   0.704   0.000  Madd_temp_A_addsub0001_Madd_lut<18> (Madd_temp_A_addsub0001_Madd_lut<18>)
     MUXCY:S->O            1   0.464   0.000  Madd_temp_A_addsub0001_Madd_cy<18> (Madd_temp_A_addsub0001_Madd_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Madd_temp_A_addsub0001_Madd_cy<19> (Madd_temp_A_addsub0001_Madd_cy<19>)
     XORCY:CI->O           1   0.804   0.595  Madd_temp_A_addsub0001_Madd_xor<20> (temp_A_addsub0001<20>)
     LUT1:I0->O            1   0.704   0.000  Madd_temp_A_addsub0003_Madd_cy<20>_rt (Madd_temp_A_addsub0003_Madd_cy<20>_rt)
     MUXCY:S->O            1   0.464   0.000  Madd_temp_A_addsub0003_Madd_cy<20> (Madd_temp_A_addsub0003_Madd_cy<20>)
     XORCY:CI->O           1   0.804   0.595  Madd_temp_A_addsub0003_Madd_xor<21> (temp_A_addsub0003<21>)
     LUT1:I0->O            1   0.704   0.000  Madd_temp_A_addsub0004_cy<21>_rt (Madd_temp_A_addsub0004_cy<21>_rt)
     MUXCY:S->O            1   0.464   0.000  Madd_temp_A_addsub0004_cy<21> (Madd_temp_A_addsub0004_cy<21>)
     XORCY:CI->O           1   0.804   0.595  Madd_temp_A_addsub0004_xor<22> (temp_A_addsub0004<22>)
     LUT1:I0->O            1   0.704   0.000  Madd_temp_A_addsub0006_cy<22>_rt (Madd_temp_A_addsub0006_cy<22>_rt)
     MUXCY:S->O            1   0.464   0.000  Madd_temp_A_addsub0006_cy<22> (Madd_temp_A_addsub0006_cy<22>)
     XORCY:CI->O           1   0.804   0.499  Madd_temp_A_addsub0006_xor<23> (temp_A_addsub0006<23>)
     LUT3:I1->O            1   0.704   0.000  temp_A_mux0001<23>1 (temp_A_mux0001<23>)
     LD:D                      0.308          temp_A_23
    ----------------------------------------
    Total                     21.789ns (16.985ns logic, 4.804ns route)
                                       (78.0% logic, 22.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'temp_A_or00001'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              4.368ns (Levels of Logic = 1)
  Source:            result_31 (LATCH)
  Destination:       result<31> (PAD)
  Source Clock:      temp_A_or00001 falling

  Data Path: result_31 to result<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.676   0.420  result_31 (result_31)
     OBUF:I->O                 3.272          result_31_OBUF (result<31>)
    ----------------------------------------
    Total                      4.368ns (3.948ns logic, 0.420ns route)
                                       (90.4% logic, 9.6% route)

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 5.43 secs
 
--> 


Total memory usage is 619728 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   47 (   0 filtered)
Number of infos    :    1 (   0 filtered)

