

        *** GPGPU-Sim Simulator Version 3.2.2  [build 17315] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    1 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              3072:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                      16 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_n_clusters                      14 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_reg_sharing_approach                    4 # Approach used register sharing (default=3)
-gpgpu_reg_share_thersh_hold                  0.1 # Thresh hold factor used for sharing (default=0.5)
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                    0 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  114 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat             5000000:0 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 575.0:575.0:575.0:750.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    0 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    1 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 575000000.000000:575000000.000000:575000000.000000:750000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000173913043478:0.00000000173913043478:0.00000000173913043478:0.00000000133333333333
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 14
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 14
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25
442c9f2c3b9cccada29ef6144321737b  /home/vishwesh/Desktop/Register_Sharing_Pbm/ispass2009-benchmarks/CP/benchmarks/cp/build/cuda_short/cp
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=src/cuda_short/main.cu
self exe links to: /home/vishwesh/Desktop/Register_Sharing_Pbm/ispass2009-benchmarks/CP/benchmarks/cp/build/cuda_short/cp
Running md5sum using "md5sum /home/vishwesh/Desktop/Register_Sharing_Pbm/ispass2009-benchmarks/CP/benchmarks/cp/build/cuda_short/cp "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /home/vishwesh/Desktop/Register_Sharing_Pbm/ispass2009-benchmarks/CP/benchmarks/cp/build/cuda_short/cp > _cuobjdump_complete_output_kEOkDW"
Parsing file _cuobjdump_complete_output_kEOkDW
######### cuobjdump parser ########
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_10
Adding identifier: src/cuda_short/main.cu
## Adding new section ELF
Adding arch: sm_10
Adding identifier: src/cuda_short/main.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_2.ptx
Adding arch: sm_10
Adding identifier: src/cuda_short/cuenergy_pre8_coalesce.cu
## Adding new section ELF
Adding arch: sm_10
Adding identifier: src/cuda_short/cuenergy_pre8_coalesce.cu
Done parsing!!!
GPGPU-Sim: WARNING: Capability >= 20 are not supported in PTXPlus
	Setting forced_max_capability to 19
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=src/cuda_short/cuenergy_pre8_coalesce.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z7cenergyifPf : hostFun 0x0x401da8, fat_cubin_handle = 2
GPGPU-Sim PTX: converting EMBEDDED .ptx file to ptxplus 
GPGPU-Sim PTX: DONE converting EMBEDDED .ptx file to ptxplus 
GPGPU-Sim PTX: allocating constant region for "constant0" from 0x100 to 0xfb00 (global memory space) 1
GPGPU-Sim PTX: allocating constant region for "constant1_Z7cenergyifPf" from 0xfb00 to 0xfb04 (global memory space) 2
GPGPU-Sim PTX: allocating constant region for "atominfo" from 0xfb80 to 0x1f580 (global memory space) 3
GPGPU-Sim PTX: moving "atominfo" from 0xfb80 to 0x100 (constant0+0)
GPGPU-Sim PTX: PTX uses two scalar type intruction with literal operand.
GPGPU-Sim PTX: instruction assembly for function '_Z7cenergyifPf'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7cenergyifPf'...
GPGPU-Sim PTX: Finding dominators for '_Z7cenergyifPf'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7cenergyifPf'...
GPGPU-Sim PTX: Finding postdominators for '_Z7cenergyifPf'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7cenergyifPf'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7cenergyifPf'...
GPGPU-Sim PTX: reconvergence points for _Z7cenergyifPf...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x040 (_2.ptx:4057) @$p0.ne bra l0x00000118;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x148 (_2.ptx:4092) l0x00000148: cvt.u32.u16 $r2, %nctaid.x;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x108 (_2.ptx:4084) @$p0.ne bra l0x000000a8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x110 (_2.ptx:4085) bra l0x00000148;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x110 (_2.ptx:4085) bra l0x00000148;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x148 (_2.ptx:4092) l0x00000148: cvt.u32.u16 $r2, %nctaid.x;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7cenergyifPf
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7cenergyifPf'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _2.ptx
Adding _cuobjdump_2.ptx with cubin handle 2
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_0QbFet"
Running: cat _ptx_0QbFet | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_QpG1PZ
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_QpG1PZ --output-file  /dev/null 2> _ptx_0QbFetinfo"
GPGPU-Sim PTX: Kernel '_Z7cenergyifPf' : regs=15, lmem=0, smem=0, cmem=64048
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_0QbFet _ptx2_QpG1PZ _ptx_0QbFetinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x6161a0; deviceAddress = atominfo; deviceName = atominfo
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64000 bytes
GPGPU-Sim PTX registering constant atominfo (64000 bytes) to name mapping
CUDA accelerated coulombic potential microbenchmark
Original version by John E. Stone <johns@ks.uiuc.edu>
This version maintained by Chris Rodrigues
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x6161a0
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x6161a0
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x6161a0
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying const memory 3200 bytes  to  symbol atominfo+0 @0x100 ...

GPGPU-Sim PTX: cudaLaunch for 0x0x401da8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7cenergyifPf' to stream 0, gridDim= (8,48,1) blockDim = (24,8,1) 
kernel '_Z7cenergyifPf' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7cenergyifPf'
GPGPU-Sim uArch: CTA/core = 16, limited by: threads regs cta_limit
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7cenergyifPf'
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7cenergyifPf'
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7cenergyifPf'
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7cenergyifPf'
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7cenergyifPf'
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7cenergyifPf'
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7cenergyifPf'
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7cenergyifPf'
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7cenergyifPf'
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7cenergyifPf'
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7cenergyifPf'
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7cenergyifPf'
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7cenergyifPf'
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta:10 initialized @(11,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta:10 initialized @(11,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta:10 initialized @(11,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta:10 initialized @(11,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta:10 initialized @(11,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta:10 initialized @(11,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta:10 initialized @(11,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta:10 initialized @(11,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta:10 initialized @(11,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta:10 initialized @(11,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta:10 initialized @(11,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta:10 initialized @(11,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta:10 initialized @(11,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta:10 initialized @(11,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta:11 initialized @(12,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta:11 initialized @(12,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta:11 initialized @(12,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta:11 initialized @(12,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta:11 initialized @(12,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta:11 initialized @(12,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta:11 initialized @(12,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta:11 initialized @(12,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta:11 initialized @(12,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta:11 initialized @(12,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta:11 initialized @(12,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta:11 initialized @(12,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta:11 initialized @(12,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta:11 initialized @(12,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta:12 initialized @(13,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta:12 initialized @(13,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta:12 initialized @(13,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta:12 initialized @(13,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta:12 initialized @(13,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta:12 initialized @(13,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta:12 initialized @(13,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta:12 initialized @(13,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta:12 initialized @(13,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta:12 initialized @(13,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta:12 initialized @(13,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta:12 initialized @(13,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta:12 initialized @(13,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta:12 initialized @(13,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta:13 initialized @(14,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta:13 initialized @(14,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta:13 initialized @(14,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta:13 initialized @(14,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta:13 initialized @(14,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta:13 initialized @(14,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta:13 initialized @(14,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta:13 initialized @(14,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta:13 initialized @(14,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta:13 initialized @(14,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta:13 initialized @(14,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta:13 initialized @(14,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta:13 initialized @(14,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta:13 initialized @(14,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta:14 initialized @(15,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta:14 initialized @(15,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta:14 initialized @(15,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta:14 initialized @(15,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta:14 initialized @(15,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta:14 initialized @(15,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta:14 initialized @(15,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta:14 initialized @(15,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta:14 initialized @(15,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta:14 initialized @(15,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta:14 initialized @(15,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta:14 initialized @(15,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta:14 initialized @(15,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta:14 initialized @(15,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta:15 initialized @(16,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta:15 initialized @(16,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta:15 initialized @(16,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta:15 initialized @(16,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta:15 initialized @(16,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta:15 initialized @(16,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta:15 initialized @(16,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta:15 initialized @(16,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta:15 initialized @(16,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta:15 initialized @(16,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta:15 initialized @(16,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta:15 initialized @(16,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta:15 initialized @(16,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta:15 initialized @(16,0)
GPGPU-Sim PTX: WARNING (_2.ptx:4049) ** reading undefined register '$r124' (cuid:0). Setting to 0X00000000. This is okay if you are simulating the native ISA
GPGPU-Sim uArch: Shader 4 finished CTA #0 (253216,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(253217,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (253224,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(253225,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (253312,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(253313,0)
GPGPU-Sim uArch: Shader 2 finished CTA #15 (253360,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta:15 initialized @(253361,0)
GPGPU-Sim uArch: Shader 4 finished CTA #12 (253382,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta:12 initialized @(253383,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (253414,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(253415,0)
GPGPU-Sim uArch: Shader 6 finished CTA #9 (253428,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 9 initialized @(253429,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (253469,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(253470,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (253503,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(253504,0)
GPGPU-Sim uArch: Shader 1 finished CTA #14 (253529,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta:14 initialized @(253530,0)
GPGPU-Sim uArch: Shader 9 finished CTA #14 (253552,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta:14 initialized @(253553,0)
GPGPU-Sim uArch: Shader 4 finished CTA #14 (253558,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta:14 initialized @(253559,0)
GPGPU-Sim uArch: Shader 5 finished CTA #7 (253592,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 7 initialized @(253593,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (253596,0), 15 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #11 (253596,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta:11 initialized @(253597,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(253597,0)
GPGPU-Sim uArch: Shader 4 finished CTA #13 (253626,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta:13 initialized @(253627,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (253634,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(253635,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (253646,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(253647,0)
GPGPU-Sim uArch: Shader 6 finished CTA #8 (253647,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 8 initialized @(253648,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (253648,0), 15 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #10 (253648,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta:10 initialized @(253649,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(253649,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (253649,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(253650,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (253653,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(253654,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (253664,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(253665,0)
GPGPU-Sim uArch: Shader 13 finished CTA #15 (253666,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta:15 initialized @(253667,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (253682,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(253683,0)
GPGPU-Sim uArch: Shader 10 finished CTA #11 (253683,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta:11 initialized @(253684,0)
GPGPU-Sim uArch: Shader 4 finished CTA #15 (253688,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta:15 initialized @(253689,0)
GPGPU-Sim uArch: Shader 11 finished CTA #14 (253713,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta:14 initialized @(253714,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (253724,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(253725,0)
GPGPU-Sim uArch: Shader 9 finished CTA #12 (253745,0), 15 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #13 (253745,0), 14 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta:12 initialized @(253746,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta:13 initialized @(253747,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (253748,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(253749,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (253758,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(253759,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (253771,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(253772,0)
GPGPU-Sim uArch: Shader 1 finished CTA #15 (253779,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta:15 initialized @(253780,0)
GPGPU-Sim uArch: Shader 7 finished CTA #8 (253782,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 8 initialized @(253783,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (253784,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(253785,0)
GPGPU-Sim uArch: Shader 9 finished CTA #11 (253786,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta:11 initialized @(253787,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (253796,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(253797,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (253802,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(253803,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (253804,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(253805,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (253806,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(253807,0)
GPGPU-Sim uArch: Shader 5 finished CTA #6 (253808,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(253809,0)
GPGPU-Sim uArch: Shader 7 finished CTA #9 (253818,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 9 initialized @(253819,0)
GPGPU-Sim uArch: Shader 5 finished CTA #8 (253825,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 8 initialized @(253826,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (253835,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(253836,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (253846,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(253847,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (253849,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(253850,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (253854,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(253855,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (253858,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(253859,0)
GPGPU-Sim uArch: Shader 9 finished CTA #15 (253888,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta:15 initialized @(253889,0)
GPGPU-Sim uArch: Shader 7 finished CTA #10 (253891,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta:10 initialized @(253892,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (253894,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(253895,0)
GPGPU-Sim uArch: Shader 5 finished CTA #9 (253900,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 9 initialized @(253901,0)
GPGPU-Sim uArch: Shader 12 finished CTA #13 (253906,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta:13 initialized @(253907,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (253916,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(253917,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (253922,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(253923,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (253924,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(253925,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (253925,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(253926,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (253928,0), 15 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #9 (253928,0), 14 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #10 (253928,0), 13 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(253929,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 9 initialized @(253930,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta:10 initialized @(253931,0)
GPGPU-Sim uArch: Shader 7 finished CTA #11 (253932,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta:11 initialized @(253933,0)
GPGPU-Sim uArch: Shader 12 finished CTA #15 (253935,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta:15 initialized @(253936,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (253936,0), 15 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (253936,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(253937,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(253937,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (253938,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(253939,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (253945,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(253946,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (253950,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(253951,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (253952,0), 15 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #14 (253952,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta:14 initialized @(253953,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(253953,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (253959,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(253960,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (253960,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(253961,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (253965,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(253966,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (253973,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(253974,0)
GPGPU-Sim uArch: Shader 8 finished CTA #12 (253975,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta:12 initialized @(253976,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (253979,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(253980,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (253980,0), 15 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (253980,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(253981,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(253981,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (253984,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(253985,0)
GPGPU-Sim uArch: Shader 3 finished CTA #6 (253992,0), 15 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #13 (253992,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 6 initialized @(253993,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta:13 initialized @(253993,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (253998,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(253999,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (254010,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(254011,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (254025,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(254026,0)
GPGPU-Sim uArch: Shader 10 finished CTA #12 (254034,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta:12 initialized @(254035,0)
GPGPU-Sim uArch: Shader 0 finished CTA #13 (254038,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta:13 initialized @(254039,0)
GPGPU-Sim uArch: Shader 5 finished CTA #10 (254066,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta:10 initialized @(254067,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (254071,0), 15 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #6 (254071,0), 14 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(254072,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 6 initialized @(254073,0)
GPGPU-Sim uArch: Shader 10 finished CTA #14 (254078,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta:14 initialized @(254079,0)
GPGPU-Sim uArch: Shader 8 finished CTA #14 (254079,0), 15 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (254079,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta:14 initialized @(254080,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(254080,0)
GPGPU-Sim uArch: Shader 6 finished CTA #7 (254082,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 7 initialized @(254083,0)
GPGPU-Sim uArch: Shader 8 finished CTA #13 (254088,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta:13 initialized @(254089,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (254089,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(254090,0)
GPGPU-Sim uArch: Shader 10 finished CTA #15 (254090,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta:15 initialized @(254091,0)
GPGPU-Sim uArch: Shader 7 finished CTA #12 (254096,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta:12 initialized @(254097,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (254102,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(254103,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (254114,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(254115,0)
GPGPU-Sim uArch: Shader 13 finished CTA #14 (254124,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta:14 initialized @(254125,0)
GPGPU-Sim uArch: Shader 11 finished CTA #15 (254125,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta:15 initialized @(254126,0)
GPGPU-Sim uArch: Shader 6 finished CTA #10 (254130,0), 15 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #11 (254130,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta:10 initialized @(254131,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta:11 initialized @(254131,0)
GPGPU-Sim uArch: Shader 2 finished CTA #6 (254144,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(254145,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (254167,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(254168,0)
GPGPU-Sim uArch: Shader 7 finished CTA #13 (254170,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta:13 initialized @(254171,0)
GPGPU-Sim uArch: Shader 0 finished CTA #15 (254172,0), 15 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #12 (254172,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta:15 initialized @(254173,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta:12 initialized @(254173,0)
GPGPU-Sim uArch: Shader 11 finished CTA #12 (254173,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta:12 initialized @(254174,0)
GPGPU-Sim uArch: Shader 2 finished CTA #7 (254191,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 7 initialized @(254192,0)
GPGPU-Sim uArch: Shader 11 finished CTA #13 (254197,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta:13 initialized @(254198,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (254219,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(254220,0)
GPGPU-Sim uArch: Shader 0 finished CTA #14 (254225,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta:14 initialized @(254226,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (254264,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(254265,0)
GPGPU-Sim uArch: Shader 3 finished CTA #7 (254266,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 7 initialized @(254267,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (254275,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(254276,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (254295,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(254296,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (254367,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(254368,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (254409,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(254410,0)
GPGPU-Sim uArch: Shader 1 finished CTA #7 (254412,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 7 initialized @(254413,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (254418,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(254419,0)
GPGPU-Sim uArch: Shader 2 finished CTA #8 (254425,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 8 initialized @(254426,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (254445,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(254446,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (254469,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(254470,0)
GPGPU-Sim uArch: Shader 5 finished CTA #11 (254487,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta:11 initialized @(254488,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (254500,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(254501,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (254582,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(254583,0)
GPGPU-Sim uArch: Shader 0 finished CTA #6 (254590,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(254591,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (254604,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(254605,0)
GPGPU-Sim uArch: Shader 13 finished CTA #7 (254760,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 7 initialized @(254761,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (254765,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(254766,0)
GPGPU-Sim uArch: Shader 3 finished CTA #8 (254772,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 8 initialized @(254773,0)
GPGPU-Sim uArch: Shader 3 finished CTA #9 (254781,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 9 initialized @(254782,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (254808,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(254809,0)
GPGPU-Sim uArch: Shader 13 finished CTA #6 (254847,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(254848,0)
GPGPU-Sim uArch: Shader 3 finished CTA #10 (254855,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta:10 initialized @(254856,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (255021,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(255022,0)
GPGPU-Sim uArch: Shader 12 finished CTA #6 (255073,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(255074,0)
GPGPU-Sim uArch: Shader 2 finished CTA #9 (442847,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 9 initialized @(442848,0)
GPGPU-Sim uArch: Shader 13 finished CTA #9 (443626,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 9 initialized @(443627,0)
GPGPU-Sim uArch: Shader 1 finished CTA #8 (444516,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 8 initialized @(444517,0)
GPGPU-Sim uArch: Shader 5 finished CTA #13 (444709,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta:13 initialized @(444710,0)
GPGPU-Sim uArch: Shader 1 finished CTA #10 (445047,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta:10 initialized @(445048,0)
GPGPU-Sim uArch: Shader 4 finished CTA #6 (445261,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 6 initialized @(445262,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (445301,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(445302,0)
GPGPU-Sim uArch: Shader 1 finished CTA #9 (445546,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 9 initialized @(445547,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (445569,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(445570,0)
GPGPU-Sim uArch: Shader 6 finished CTA #14 (445713,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta:14 initialized @(445714,0)
GPGPU-Sim uArch: Shader 7 finished CTA #14 (445778,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta:14 initialized @(445779,0)
GPGPU-Sim uArch: Shader 7 finished CTA #15 (445977,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta:15 initialized @(445978,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (446012,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(446013,0)
GPGPU-Sim uArch: Shader 4 finished CTA #7 (446106,0), 15 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #15 (446106,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 7 initialized @(446107,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta:15 initialized @(446107,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (446146,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(446147,0)
GPGPU-Sim uArch: Shader 12 finished CTA #7 (446234,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 7 initialized @(446235,0)
GPGPU-Sim uArch: Shader 5 finished CTA #14 (446304,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta:14 initialized @(446305,0)
GPGPU-Sim uArch: Shader 12 finished CTA #8 (446316,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 8 initialized @(446317,0)
GPGPU-Sim uArch: Shader 8 finished CTA #15 (446318,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta:15 initialized @(446319,0)
GPGPU-Sim uArch: Shader 11 finished CTA #8 (446320,0), 15 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #8 (446350,0), 15 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #7 (446394,0), 15 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (446490,0), 14 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #9 (446516,0), 13 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #12 (446520,0), 15 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #15 (446560,0), 14 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #11 (446687,0), 12 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #6 (446708,0), 14 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (446773,0), 15 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #11 (446821,0), 15 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #13 (446824,0), 15 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #11 (446951,0), 15 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (447039,0), 14 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (447097,0), 15 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #10 (447166,0), 15 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (447177,0), 11 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #12 (447186,0), 14 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #10 (447215,0), 10 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #7 (447232,0), 14 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #8 (447281,0), 15 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (447287,0), 14 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (447308,0), 13 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #10 (447318,0), 14 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (447324,0), 13 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (447365,0), 12 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (447379,0), 13 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (447398,0), 11 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (447425,0), 13 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #12 (447455,0), 14 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #6 (447459,0), 10 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (447464,0), 12 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #6 (447468,0), 12 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (447470,0), 9 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #13 (447488,0), 13 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (447491,0), 11 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (447508,0), 10 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #6 (447512,0), 15 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (447571,0), 9 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #9 (447596,0), 13 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (447618,0), 12 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #7 (447638,0), 11 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (447662,0), 14 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (447664,0), 10 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (447671,0), 11 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (447676,0), 9 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (447698,0), 13 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (447729,0), 8 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (447737,0), 13 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (447752,0), 15 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #13 (447754,0), 13 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (447764,0), 12 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #12 (447766,0), 10 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (447772,0), 9 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #14 (447778,0), 12 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #11 (447782,0), 9 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (447794,0), 11 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (447810,0), 14 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #9 (447812,0), 14 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #9 (447816,0), 12 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (447824,0), 13 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #6 (447826,0), 11 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (447829,0), 13 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (447851,0), 11 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (447861,0), 7 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #8 (447861,0), 14 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #11 (447880,0), 13 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (447881,0), 12 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #6 (447926,0), 8 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #15 (447933,0), 10 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #9 (447934,0), 6 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #7 (447945,0), 10 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #7 (447950,0), 11 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #9 (447982,0), 10 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #8 (448033,0), 9 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #8 (448091,0), 10 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (448124,0), 9 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (448155,0), 12 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #10 (448187,0), 9 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (448195,0), 8 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (448273,0), 8 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (448276,0), 11 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (448298,0), 12 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #11 (448329,0), 7 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #11 (448334,0), 15 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (448384,0), 8 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (448393,0), 9 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (448432,0), 8 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (448444,0), 11 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (448455,0), 14 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (448461,0), 8 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #13 (448538,0), 13 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (448573,0), 10 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #10 (448604,0), 7 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (448622,0), 12 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #10 (448630,0), 12 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (448665,0), 10 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #7 (448736,0), 9 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #12 (448770,0), 11 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (448809,0), 9 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (448810,0), 7 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (448812,0), 10 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (448824,0), 6 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (448838,0), 12 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #12 (448846,0), 11 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #13 (448909,0), 10 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #10 (448919,0), 7 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #8 (448933,0), 8 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #14 (448934,0), 9 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (448973,0), 8 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #12 (449001,0), 6 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (449015,0), 8 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (449048,0), 9 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (449061,0), 8 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #11 (449122,0), 6 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (449250,0), 7 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (449344,0), 7 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (449489,0), 11 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (450412,0), 10 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (453374,0), 9 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #14 (502664,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (503713,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #13 (503828,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #6 (503833,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #12 (503886,0), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #14 (503891,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #7 (503996,0), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #8 (504066,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #15 (504070,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #11 (504099,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #9 (504187,0), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #12 (504207,0), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #10 (504315,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #13 (504349,0), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #15 (504367,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z7cenergyifPf').
GPGPU-Sim uArch: Shader 11 finished CTA #4 (504395,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #10 (504501,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z7cenergyifPf').
GPGPU-Sim uArch: Shader 11 finished CTA #5 (504570,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z7cenergyifPf').
GPGPU-Sim uArch: Shader 0 finished CTA #15 (504692,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #13 (504752,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #14 (504809,0), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (504878,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (504908,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #6 (505068,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z7cenergyifPf').
GPGPU-Sim uArch: Shader 2 finished CTA #15 (510846,0), 6 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #15 (511997,0), 6 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #11 (512274,0), 6 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (513014,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #12 (513035,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #13 (513170,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #14 (513474,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (513867,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (513930,0), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #7 (513943,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (513977,0), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #6 (514020,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #8 (514062,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #6 (514150,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #14 (514193,0), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #7 (514222,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #15 (514309,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (514345,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #9 (521692,0), 7 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #10 (522073,0), 6 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #7 (522475,0), 7 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #8 (522487,0), 7 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #9 (522735,0), 6 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #6 (522872,0), 6 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #13 (522940,0), 7 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #14 (523151,0), 6 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #8 (523229,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #9 (523338,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (523526,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #11 (523662,0), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #15 (523712,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #10 (523734,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (523763,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #7 (523872,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #6 (523875,0), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #10 (524100,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #11 (524178,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #12 (524215,0), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #12 (524347,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #11 (524837,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #13 (524907,0), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #14 (524939,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #9 (528069,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z7cenergyifPf').
GPGPU-Sim uArch: Shader 13 finished CTA #9 (528389,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z7cenergyifPf').
GPGPU-Sim uArch: Shader 10 finished CTA #5 (528570,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z7cenergyifPf').
GPGPU-Sim uArch: Shader 1 finished CTA #4 (532091,0), 8 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #14 (532144,0), 7 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (532877,0), 6 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #15 (532923,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #6 (533026,0), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #7 (533211,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #12 (541463,0), 8 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #13 (542352,0), 7 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #8 (542379,0), 8 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #14 (542449,0), 6 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (542453,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #15 (542467,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (542484,0), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (542510,0), 7 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #13 (542538,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (542542,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #9 (542742,0), 6 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #14 (542753,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #7 (542767,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #10 (542811,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #11 (542825,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #13 (542873,0), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #12 (542919,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #8 (542928,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z7cenergyifPf').
GPGPU-Sim uArch: Shader 5 finished CTA #14 (542945,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z7cenergyifPf').
GPGPU-Sim uArch: Shader 6 finished CTA #15 (542958,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z7cenergyifPf').
GPGPU-Sim uArch: Shader 8 finished CTA #15 (542984,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (543120,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z7cenergyifPf').
GPGPU-Sim uArch: Shader 1 finished CTA #10 (561338,0), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #6 (561352,0), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #8 (561358,0), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #9 (561722,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z7cenergyifPf').
GPGPU-Sim uArch: Shader 4 finished CTA #7 (561995,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z7cenergyifPf').
GPGPU-Sim uArch: Shader 7 finished CTA #14 (562015,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #15 (562191,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z7cenergyifPf').
GPGPU-Sim uArch: GPU detected kernel '_Z7cenergyifPf' finished on shader 7.
kernel_name = _Z7cenergyifPf 
kernel_launch_uid = 1 
gpu_sim_cycle = 562192
gpu_sim_insn = 209313792
gpu_ipc =     372.3173
gpu_tot_sim_cycle = 562192
gpu_tot_sim_insn = 209313792
gpu_tot_ipc =     372.3173
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 17749
gpu_stall_icnt2sh    = 62929
gpu_total_sim_rate=196908

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3734015
	L1I_total_cache_misses = 1535
	L1I_total_cache_miss_rate = 0.0004
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6818
L1D_cache:
	L1D_cache_core[0]: Access = 1560, Miss = 814, Miss_rate = 0.522, Pending_hits = 0, Reservation_fails = 5359
	L1D_cache_core[1]: Access = 1740, Miss = 879, Miss_rate = 0.505, Pending_hits = 0, Reservation_fails = 4498
	L1D_cache_core[2]: Access = 1620, Miss = 836, Miss_rate = 0.516, Pending_hits = 0, Reservation_fails = 5841
	L1D_cache_core[3]: Access = 1560, Miss = 803, Miss_rate = 0.515, Pending_hits = 0, Reservation_fails = 5995
	L1D_cache_core[4]: Access = 1740, Miss = 890, Miss_rate = 0.511, Pending_hits = 1, Reservation_fails = 4699
	L1D_cache_core[5]: Access = 1680, Miss = 846, Miss_rate = 0.504, Pending_hits = 0, Reservation_fails = 5198
	L1D_cache_core[6]: Access = 1680, Miss = 867, Miss_rate = 0.516, Pending_hits = 0, Reservation_fails = 5985
	L1D_cache_core[7]: Access = 1740, Miss = 880, Miss_rate = 0.506, Pending_hits = 6, Reservation_fails = 5863
	L1D_cache_core[8]: Access = 1680, Miss = 867, Miss_rate = 0.516, Pending_hits = 0, Reservation_fails = 6224
	L1D_cache_core[9]: Access = 1560, Miss = 792, Miss_rate = 0.508, Pending_hits = 2, Reservation_fails = 5421
	L1D_cache_core[10]: Access = 1620, Miss = 828, Miss_rate = 0.511, Pending_hits = 0, Reservation_fails = 5840
	L1D_cache_core[11]: Access = 1560, Miss = 796, Miss_rate = 0.510, Pending_hits = 0, Reservation_fails = 6855
	L1D_cache_core[12]: Access = 1680, Miss = 855, Miss_rate = 0.509, Pending_hits = 0, Reservation_fails = 5083
	L1D_cache_core[13]: Access = 1620, Miss = 822, Miss_rate = 0.507, Pending_hits = 0, Reservation_fails = 6002
	L1D_total_cache_accesses = 23040
	L1D_total_cache_misses = 11775
	L1D_total_cache_miss_rate = 0.5111
	L1D_total_cache_pending_hits = 9
	L1D_total_cache_reservation_fails = 78863
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.002
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 11508
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 53586
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 11253
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 267
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 25277
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3732480
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1535
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6818
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 
distro:
5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 2841, 2841, 2841, 2841, 2841, 2841, 2841, 2841, 2841, 2841, 2841, 2841, 2841, 2841, 2841, 2841, 2841, 2841, 2841, 2841, 2841, 2841, 2841, 2841, 2841, 2841, 2841, 2841, 2841, 2841, 2841, 2841, 2841, 2841, 2841, 2841, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 
gpgpu_n_tot_thrd_icount = 209461248
gpgpu_n_tot_w_icount = 6545664
gpgpu_n_stall_shd_mem = 92687
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 11508
gpgpu_n_mem_write_global = 11520
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 147456
gpgpu_n_store_insn = 147456
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 92687
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5312359	W0_Idle:490550	W0_Scoreboard:2574241	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:6545664
Stall[0]:  359485 Stall[1]:  397574 Stall[2]:  374908 Stall[3]:  362083 Stall[4]:  399717 Stall[5]:  385868 Stall[6]:  386784 Stall[7]:  397766 Stall[8]:  385923 Stall[9]:  360874 Stall[10]:  375041 Stall[11]:  362448 Stall[12]:  388689 Stall[13]:  375199 
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 92064 {8:11508,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 780288 {40:6144,72:3072,136:2304,}
traffic_breakdown_coretomem[INST_ACC_R] = 448 {8:56,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1565088 {136:11508,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 92160 {8:11520,}
traffic_breakdown_memtocore[INST_ACC_R] = 7616 {136:56,}
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=733293 n_nop=731699 n_act=35 n_pre=19 n_req=770 n_rd=1540 n_write=0 bw_util=0.0042
n_activity=7993 dram_eff=0.3853
bk0: 68a 733078i bk1: 64a 733034i bk2: 64a 733086i bk3: 64a 733098i bk4: 84a 733043i bk5: 84a 733017i bk6: 128a 732893i bk7: 128a 732800i bk8: 128a 732850i bk9: 128a 732749i bk10: 128a 732794i bk11: 128a 732637i bk12: 108a 732814i bk13: 108a 732719i bk14: 64a 733016i bk15: 64a 732966i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00263333
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=733293 n_nop=731699 n_act=35 n_pre=19 n_req=770 n_rd=1540 n_write=0 bw_util=0.0042
n_activity=7540 dram_eff=0.4085
bk0: 68a 733052i bk1: 64a 732994i bk2: 64a 733092i bk3: 64a 733014i bk4: 84a 733021i bk5: 84a 732987i bk6: 128a 732914i bk7: 128a 732803i bk8: 128a 732860i bk9: 128a 732811i bk10: 128a 732843i bk11: 128a 732729i bk12: 108a 732936i bk13: 108a 732888i bk14: 64a 733073i bk15: 64a 733001i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.003382
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=733293 n_nop=731713 n_act=30 n_pre=14 n_req=768 n_rd=1536 n_write=0 bw_util=0.004189
n_activity=7316 dram_eff=0.4199
bk0: 64a 733073i bk1: 64a 733045i bk2: 64a 733092i bk3: 64a 732999i bk4: 84a 732994i bk5: 88a 732936i bk6: 128a 732768i bk7: 128a 732651i bk8: 128a 732861i bk9: 128a 732731i bk10: 128a 732809i bk11: 128a 732771i bk12: 108a 732973i bk13: 104a 732855i bk14: 64a 733088i bk15: 64a 732909i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00247514
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=733293 n_nop=731693 n_act=40 n_pre=24 n_req=768 n_rd=1536 n_write=0 bw_util=0.004189
n_activity=7699 dram_eff=0.399
bk0: 64a 733084i bk1: 64a 733045i bk2: 64a 733107i bk3: 64a 733058i bk4: 84a 733006i bk5: 88a 732958i bk6: 128a 732825i bk7: 128a 732724i bk8: 128a 732832i bk9: 128a 732760i bk10: 128a 732610i bk11: 128a 732548i bk12: 108a 732866i bk13: 104a 732828i bk14: 64a 732996i bk15: 64a 732928i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0029838
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=733293 n_nop=731713 n_act=30 n_pre=14 n_req=768 n_rd=1536 n_write=0 bw_util=0.004189
n_activity=7493 dram_eff=0.41
bk0: 64a 733083i bk1: 64a 733068i bk2: 64a 733115i bk3: 64a 733076i bk4: 84a 733015i bk5: 88a 732939i bk6: 128a 732925i bk7: 128a 732796i bk8: 128a 732888i bk9: 128a 732769i bk10: 128a 732817i bk11: 128a 732765i bk12: 108a 732859i bk13: 104a 732787i bk14: 64a 732929i bk15: 64a 732937i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00311744
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=733293 n_nop=731693 n_act=40 n_pre=24 n_req=768 n_rd=1536 n_write=0 bw_util=0.004189
n_activity=7764 dram_eff=0.3957
bk0: 64a 733105i bk1: 64a 733066i bk2: 64a 733081i bk3: 64a 732990i bk4: 84a 733043i bk5: 88a 732946i bk6: 128a 732774i bk7: 128a 732766i bk8: 128a 732805i bk9: 128a 732735i bk10: 128a 732773i bk11: 128a 732779i bk12: 108a 732919i bk13: 104a 732795i bk14: 64a 733035i bk15: 64a 732987i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0021383

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1948, Miss = 386, Miss_rate = 0.198, Pending_hits = 6, Reservation_fails = 212
L2_cache_bank[1]: Access = 2112, Miss = 384, Miss_rate = 0.182, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 1751, Miss = 386, Miss_rate = 0.220, Pending_hits = 4, Reservation_fails = 78
L2_cache_bank[3]: Access = 1913, Miss = 384, Miss_rate = 0.201, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[4]: Access = 2112, Miss = 384, Miss_rate = 0.182, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[5]: Access = 1728, Miss = 384, Miss_rate = 0.222, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[6]: Access = 2112, Miss = 384, Miss_rate = 0.182, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 1920, Miss = 384, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 1920, Miss = 384, Miss_rate = 0.200, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[9]: Access = 1728, Miss = 384, Miss_rate = 0.222, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[10]: Access = 2112, Miss = 384, Miss_rate = 0.182, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[11]: Access = 1728, Miss = 384, Miss_rate = 0.222, Pending_hits = 10, Reservation_fails = 0
L2_total_cache_accesses = 23084
L2_total_cache_misses = 4612
L2_total_cache_miss_rate = 0.1998
L2_total_cache_pending_hits = 51
L2_total_cache_reservation_fails = 290
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6858
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 42
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4608
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 11520
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 43
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 290
L2_cache_data_port_util = 0.007
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=69340
icnt_total_pkts_simt_to_mem=44588
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 31.1846
	minimum = 6
	maximum = 402
Network latency average = 21.3369
	minimum = 6
	maximum = 378
Slowest packet = 3388
Flit latency average = 18.0776
	minimum = 6
	maximum = 359
Slowest flit = 75594
Fragmentation average = 0.0936363
	minimum = 0
	maximum = 228
Injected packet rate average = 0.00315852
	minimum = 0.00277307 (at node 9)
	maximum = 0.00375672 (at node 15)
Accepted packet rate average = 0.00315852
	minimum = 0.00277307 (at node 9)
	maximum = 0.00375672 (at node 15)
Injected flit rate average = 0.00779422
	minimum = 0.00536294 (at node 9)
	maximum = 0.0112702 (at node 15)
Accepted flit rate average= 0.00779422
	minimum = 0.00563509 (at node 23)
	maximum = 0.00932066 (at node 1)
Injected packet length average = 2.46768
Accepted packet length average = 2.46768
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 31.1846 (1 samples)
	minimum = 6 (1 samples)
	maximum = 402 (1 samples)
Network latency average = 21.3369 (1 samples)
	minimum = 6 (1 samples)
	maximum = 378 (1 samples)
Flit latency average = 18.0776 (1 samples)
	minimum = 6 (1 samples)
	maximum = 359 (1 samples)
Fragmentation average = 0.0936363 (1 samples)
	minimum = 0 (1 samples)
	maximum = 228 (1 samples)
Injected packet rate average = 0.00315852 (1 samples)
	minimum = 0.00277307 (1 samples)
	maximum = 0.00375672 (1 samples)
Accepted packet rate average = 0.00315852 (1 samples)
	minimum = 0.00277307 (1 samples)
	maximum = 0.00375672 (1 samples)
Injected flit rate average = 0.00779422 (1 samples)
	minimum = 0.00536294 (1 samples)
	maximum = 0.0112702 (1 samples)
Accepted flit rate average = 0.00779422 (1 samples)
	minimum = 0.00563509 (1 samples)
	maximum = 0.00932066 (1 samples)
Injected packet size average = 2.46768 (1 samples)
Accepted packet size average = 2.46768 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 17 min, 43 sec (1063 sec)
gpgpu_simulation_rate = 196908 (inst/sec)
gpgpu_simulation_rate = 528 (cycle/sec)
IO:      0.000000
GPU:     1063.411812
Copy:    0.037722
Compute: 0.000285
