[
    {
        "instruction": "c.jal",
        "bit_range": "1..0",
        "opcode": "1",
        "extension": "32_c"
    },
    {
        "instruction": "c.flw",
        "bit_range": "1..0",
        "opcode": "0",
        "extension": "32_c_f"
    },
    {
        "instruction": "c.fsw",
        "bit_range": "1..0",
        "opcode": "0",
        "extension": "32_c_f"
    },
    {
        "instruction": "c.flwsp",
        "bit_range": "1..0",
        "opcode": "2",
        "extension": "32_c_f"
    },
    {
        "instruction": "c.fswsp",
        "bit_range": "1..0",
        "opcode": "2",
        "extension": "32_c_f"
    },
    {
        "instruction": "fmvh.x.d",
        "bit_range": "24..20",
        "opcode": "1",
        "extension": "32_d_zfa"
    },
    {
        "instruction": "fmvh.x.d",
        "bit_range": "14..12",
        "opcode": "0",
        "extension": "32_d_zfa"
    },
    {
        "instruction": "fmvh.x.d",
        "bit_range": "6..2",
        "opcode": "0x14",
        "extension": "32_d_zfa"
    },
    {
        "instruction": "fmvp.d.x",
        "bit_range": "31..27",
        "opcode": "0x16",
        "extension": "32_d_zfa"
    },
    {
        "instruction": "fmvp.d.x",
        "bit_range": "26..25",
        "opcode": "1",
        "extension": "32_d_zfa"
    },
    {
        "instruction": "fmvp.d.x",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "32_d_zfa"
    },
    {
        "instruction": "slli",
        "bit_range": "pseudo-op",
        "opcode": "N/A",
        "extension": "32_i"
    },
    {
        "instruction": "srli",
        "bit_range": "pseudo-op",
        "opcode": "N/A",
        "extension": "32_i"
    },
    {
        "instruction": "srai",
        "bit_range": "pseudo-op",
        "opcode": "N/A",
        "extension": "32_i"
    },
    {
        "instruction": "slli_rv32",
        "bit_range": "pseudo-op",
        "opcode": "N/A",
        "extension": "32_i"
    },
    {
        "instruction": "srli_rv32",
        "bit_range": "pseudo-op",
        "opcode": "N/A",
        "extension": "32_i"
    },
    {
        "instruction": "srai_rv32",
        "bit_range": "pseudo-op",
        "opcode": "N/A",
        "extension": "32_i"
    },
    {
        "instruction": "zip",
        "bit_range": "pseudo-op",
        "opcode": "N/A",
        "extension": "32_zbkb"
    },
    {
        "instruction": "unzip",
        "bit_range": "pseudo-op",
        "opcode": "N/A",
        "extension": "32_zbkb"
    },
    {
        "instruction": "rdcycleh",
        "bit_range": "pseudo-op",
        "opcode": "N/A",
        "extension": "32_zicntr"
    },
    {
        "instruction": "rdtimeh",
        "bit_range": "pseudo-op",
        "opcode": "N/A",
        "extension": "32_zicntr"
    },
    {
        "instruction": "rdinstreth",
        "bit_range": "pseudo-op",
        "opcode": "N/A",
        "extension": "32_zicntr"
    },
    {
        "instruction": "zip",
        "bit_range": "pseudo-op",
        "opcode": "N/A",
        "extension": "32_zk"
    },
    {
        "instruction": "unzip",
        "bit_range": "pseudo-op",
        "opcode": "N/A",
        "extension": "32_zk"
    },
    {
        "instruction": "zip",
        "bit_range": "pseudo-op",
        "opcode": "N/A",
        "extension": "32_zkn"
    },
    {
        "instruction": "unzip",
        "bit_range": "pseudo-op",
        "opcode": "N/A",
        "extension": "32_zkn"
    },
    {
        "instruction": "aes32dsmi",
        "bit_range": "29..25",
        "opcode": "0",
        "extension": "32_zknd"
    },
    {
        "instruction": "aes32dsmi",
        "bit_range": "14..12",
        "opcode": "0",
        "extension": "32_zknd"
    },
    {
        "instruction": "aes32dsi",
        "bit_range": "29..25",
        "opcode": "0",
        "extension": "32_zknd"
    },
    {
        "instruction": "aes32dsi",
        "bit_range": "14..12",
        "opcode": "0",
        "extension": "32_zknd"
    },
    {
        "instruction": "aes32esmi",
        "bit_range": "29..25",
        "opcode": "0",
        "extension": "32_zkne"
    },
    {
        "instruction": "aes32esmi",
        "bit_range": "14..12",
        "opcode": "0",
        "extension": "32_zkne"
    },
    {
        "instruction": "aes32esi",
        "bit_range": "29..25",
        "opcode": "0",
        "extension": "32_zkne"
    },
    {
        "instruction": "aes32esi",
        "bit_range": "14..12",
        "opcode": "0",
        "extension": "32_zkne"
    },
    {
        "instruction": "sha512sum0r",
        "bit_range": "31..30",
        "opcode": "1",
        "extension": "32_zknh"
    },
    {
        "instruction": "sha512sum0r",
        "bit_range": "14..12",
        "opcode": "0",
        "extension": "32_zknh"
    },
    {
        "instruction": "sha512sum1r",
        "bit_range": "31..30",
        "opcode": "1",
        "extension": "32_zknh"
    },
    {
        "instruction": "sha512sum1r",
        "bit_range": "14..12",
        "opcode": "0",
        "extension": "32_zknh"
    },
    {
        "instruction": "sha512sig0l",
        "bit_range": "31..30",
        "opcode": "1",
        "extension": "32_zknh"
    },
    {
        "instruction": "sha512sig0l",
        "bit_range": "14..12",
        "opcode": "0",
        "extension": "32_zknh"
    },
    {
        "instruction": "sha512sig0h",
        "bit_range": "31..30",
        "opcode": "1",
        "extension": "32_zknh"
    },
    {
        "instruction": "sha512sig0h",
        "bit_range": "14..12",
        "opcode": "0",
        "extension": "32_zknh"
    },
    {
        "instruction": "sha512sig1l",
        "bit_range": "31..30",
        "opcode": "1",
        "extension": "32_zknh"
    },
    {
        "instruction": "sha512sig1l",
        "bit_range": "14..12",
        "opcode": "0",
        "extension": "32_zknh"
    },
    {
        "instruction": "sha512sig1h",
        "bit_range": "31..30",
        "opcode": "1",
        "extension": "32_zknh"
    },
    {
        "instruction": "sha512sig1h",
        "bit_range": "14..12",
        "opcode": "0",
        "extension": "32_zknh"
    },
    {
        "instruction": "zip",
        "bit_range": "pseudo-op",
        "opcode": "N/A",
        "extension": "32_zks"
    },
    {
        "instruction": "unzip",
        "bit_range": "pseudo-op",
        "opcode": "N/A",
        "extension": "32_zks"
    },
    {
        "instruction": "lr.d",
        "bit_range": "24..20",
        "opcode": "0",
        "extension": "64_a"
    },
    {
        "instruction": "lr.d",
        "bit_range": "31..29",
        "opcode": "0",
        "extension": "64_a"
    },
    {
        "instruction": "lr.d",
        "bit_range": "14..12",
        "opcode": "3",
        "extension": "64_a"
    },
    {
        "instruction": "lr.d",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "64_a"
    },
    {
        "instruction": "sc.d",
        "bit_range": "31..29",
        "opcode": "0",
        "extension": "64_a"
    },
    {
        "instruction": "sc.d",
        "bit_range": "14..12",
        "opcode": "3",
        "extension": "64_a"
    },
    {
        "instruction": "sc.d",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "64_a"
    },
    {
        "instruction": "amoswap.d",
        "bit_range": "31..29",
        "opcode": "0",
        "extension": "64_a"
    },
    {
        "instruction": "amoswap.d",
        "bit_range": "14..12",
        "opcode": "3",
        "extension": "64_a"
    },
    {
        "instruction": "amoswap.d",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "64_a"
    },
    {
        "instruction": "amoadd.d",
        "bit_range": "31..29",
        "opcode": "0",
        "extension": "64_a"
    },
    {
        "instruction": "amoadd.d",
        "bit_range": "14..12",
        "opcode": "3",
        "extension": "64_a"
    },
    {
        "instruction": "amoadd.d",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "64_a"
    },
    {
        "instruction": "amoxor.d",
        "bit_range": "31..29",
        "opcode": "1",
        "extension": "64_a"
    },
    {
        "instruction": "amoxor.d",
        "bit_range": "14..12",
        "opcode": "3",
        "extension": "64_a"
    },
    {
        "instruction": "amoxor.d",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "64_a"
    },
    {
        "instruction": "amoand.d",
        "bit_range": "31..29",
        "opcode": "3",
        "extension": "64_a"
    },
    {
        "instruction": "amoand.d",
        "bit_range": "14..12",
        "opcode": "3",
        "extension": "64_a"
    },
    {
        "instruction": "amoand.d",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "64_a"
    },
    {
        "instruction": "amoor.d",
        "bit_range": "31..29",
        "opcode": "2",
        "extension": "64_a"
    },
    {
        "instruction": "amoor.d",
        "bit_range": "14..12",
        "opcode": "3",
        "extension": "64_a"
    },
    {
        "instruction": "amoor.d",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "64_a"
    },
    {
        "instruction": "amomin.d",
        "bit_range": "31..29",
        "opcode": "4",
        "extension": "64_a"
    },
    {
        "instruction": "amomin.d",
        "bit_range": "14..12",
        "opcode": "3",
        "extension": "64_a"
    },
    {
        "instruction": "amomin.d",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "64_a"
    },
    {
        "instruction": "amomax.d",
        "bit_range": "31..29",
        "opcode": "5",
        "extension": "64_a"
    },
    {
        "instruction": "amomax.d",
        "bit_range": "14..12",
        "opcode": "3",
        "extension": "64_a"
    },
    {
        "instruction": "amomax.d",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "64_a"
    },
    {
        "instruction": "amominu.d",
        "bit_range": "31..29",
        "opcode": "6",
        "extension": "64_a"
    },
    {
        "instruction": "amominu.d",
        "bit_range": "14..12",
        "opcode": "3",
        "extension": "64_a"
    },
    {
        "instruction": "amominu.d",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "64_a"
    },
    {
        "instruction": "amomaxu.d",
        "bit_range": "31..29",
        "opcode": "7",
        "extension": "64_a"
    },
    {
        "instruction": "amomaxu.d",
        "bit_range": "14..12",
        "opcode": "3",
        "extension": "64_a"
    },
    {
        "instruction": "amomaxu.d",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "64_a"
    },
    {
        "instruction": "c.ld",
        "bit_range": "1..0",
        "opcode": "0",
        "extension": "64_c"
    },
    {
        "instruction": "c.sd",
        "bit_range": "1..0",
        "opcode": "0",
        "extension": "64_c"
    },
    {
        "instruction": "c.addiw",
        "bit_range": "1..0",
        "opcode": "1",
        "extension": "64_c"
    },
    {
        "instruction": "c.srli",
        "bit_range": "1..0",
        "opcode": "1",
        "extension": "64_c"
    },
    {
        "instruction": "c.srli",
        "bit_range": "11..10",
        "opcode": "0",
        "extension": "64_c"
    },
    {
        "instruction": "c.srai",
        "bit_range": "1..0",
        "opcode": "1",
        "extension": "64_c"
    },
    {
        "instruction": "c.srai",
        "bit_range": "11..10",
        "opcode": "1",
        "extension": "64_c"
    },
    {
        "instruction": "c.subw",
        "bit_range": "1..0",
        "opcode": "1",
        "extension": "64_c"
    },
    {
        "instruction": "c.subw",
        "bit_range": "12..10",
        "opcode": "0",
        "extension": "64_c"
    },
    {
        "instruction": "c.subw",
        "bit_range": "6..5",
        "opcode": "0",
        "extension": "64_c"
    },
    {
        "instruction": "c.addw",
        "bit_range": "1..0",
        "opcode": "1",
        "extension": "64_c"
    },
    {
        "instruction": "c.addw",
        "bit_range": "12..10",
        "opcode": "0",
        "extension": "64_c"
    },
    {
        "instruction": "c.addw",
        "bit_range": "6..5",
        "opcode": "1",
        "extension": "64_c"
    },
    {
        "instruction": "c.slli",
        "bit_range": "1..0",
        "opcode": "2",
        "extension": "64_c"
    },
    {
        "instruction": "c.ldsp",
        "bit_range": "1..0",
        "opcode": "2",
        "extension": "64_c"
    },
    {
        "instruction": "c.sdsp",
        "bit_range": "1..0",
        "opcode": "2",
        "extension": "64_c"
    },
    {
        "instruction": "fcvt.l.d",
        "bit_range": "24..20",
        "opcode": "2",
        "extension": "64_d"
    },
    {
        "instruction": "fcvt.l.d",
        "bit_range": "26..25",
        "opcode": "1",
        "extension": "64_d"
    },
    {
        "instruction": "fcvt.l.d",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "64_d"
    },
    {
        "instruction": "fcvt.lu.d",
        "bit_range": "24..20",
        "opcode": "3",
        "extension": "64_d"
    },
    {
        "instruction": "fcvt.lu.d",
        "bit_range": "26..25",
        "opcode": "1",
        "extension": "64_d"
    },
    {
        "instruction": "fcvt.lu.d",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "64_d"
    },
    {
        "instruction": "fmv.x.d",
        "bit_range": "24..20",
        "opcode": "0",
        "extension": "64_d"
    },
    {
        "instruction": "fmv.x.d",
        "bit_range": "14..12",
        "opcode": "0",
        "extension": "64_d"
    },
    {
        "instruction": "fmv.x.d",
        "bit_range": "6..2",
        "opcode": "0x14",
        "extension": "64_d"
    },
    {
        "instruction": "fcvt.d.l",
        "bit_range": "24..20",
        "opcode": "2",
        "extension": "64_d"
    },
    {
        "instruction": "fcvt.d.l",
        "bit_range": "26..25",
        "opcode": "1",
        "extension": "64_d"
    },
    {
        "instruction": "fcvt.d.l",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "64_d"
    },
    {
        "instruction": "fcvt.d.lu",
        "bit_range": "24..20",
        "opcode": "3",
        "extension": "64_d"
    },
    {
        "instruction": "fcvt.d.lu",
        "bit_range": "26..25",
        "opcode": "1",
        "extension": "64_d"
    },
    {
        "instruction": "fcvt.d.lu",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "64_d"
    },
    {
        "instruction": "fmv.d.x",
        "bit_range": "24..20",
        "opcode": "0",
        "extension": "64_d"
    },
    {
        "instruction": "fmv.d.x",
        "bit_range": "14..12",
        "opcode": "0",
        "extension": "64_d"
    },
    {
        "instruction": "fmv.d.x",
        "bit_range": "6..2",
        "opcode": "0x14",
        "extension": "64_d"
    },
    {
        "instruction": "fcvt.l.s",
        "bit_range": "24..20",
        "opcode": "2",
        "extension": "64_f"
    },
    {
        "instruction": "fcvt.l.s",
        "bit_range": "26..25",
        "opcode": "0",
        "extension": "64_f"
    },
    {
        "instruction": "fcvt.l.s",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "64_f"
    },
    {
        "instruction": "fcvt.lu.s",
        "bit_range": "24..20",
        "opcode": "3",
        "extension": "64_f"
    },
    {
        "instruction": "fcvt.lu.s",
        "bit_range": "26..25",
        "opcode": "0",
        "extension": "64_f"
    },
    {
        "instruction": "fcvt.lu.s",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "64_f"
    },
    {
        "instruction": "fcvt.s.l",
        "bit_range": "24..20",
        "opcode": "2",
        "extension": "64_f"
    },
    {
        "instruction": "fcvt.s.l",
        "bit_range": "26..25",
        "opcode": "0",
        "extension": "64_f"
    },
    {
        "instruction": "fcvt.s.l",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "64_f"
    },
    {
        "instruction": "fcvt.s.lu",
        "bit_range": "24..20",
        "opcode": "3",
        "extension": "64_f"
    },
    {
        "instruction": "fcvt.s.lu",
        "bit_range": "26..25",
        "opcode": "0",
        "extension": "64_f"
    },
    {
        "instruction": "fcvt.s.lu",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "64_f"
    },
    {
        "instruction": "hlv.wu",
        "bit_range": "24..20",
        "opcode": "0x1",
        "extension": "64_h"
    },
    {
        "instruction": "hlv.wu",
        "bit_range": "14..12",
        "opcode": "4",
        "extension": "64_h"
    },
    {
        "instruction": "hlv.wu",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "64_h"
    },
    {
        "instruction": "hlv.d",
        "bit_range": "24..20",
        "opcode": "0x0",
        "extension": "64_h"
    },
    {
        "instruction": "hlv.d",
        "bit_range": "14..12",
        "opcode": "4",
        "extension": "64_h"
    },
    {
        "instruction": "hlv.d",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "64_h"
    },
    {
        "instruction": "hsv.d",
        "bit_range": "11..7",
        "opcode": "0",
        "extension": "64_h"
    },
    {
        "instruction": "hsv.d",
        "bit_range": "31..25",
        "opcode": "0x37",
        "extension": "64_h"
    },
    {
        "instruction": "hsv.d",
        "bit_range": "6..2",
        "opcode": "0x1C",
        "extension": "64_h"
    },
    {
        "instruction": "lwu",
        "bit_range": "14..12",
        "opcode": "6",
        "extension": "64_i"
    },
    {
        "instruction": "lwu",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "64_i"
    },
    {
        "instruction": "ld",
        "bit_range": "14..12",
        "opcode": "3",
        "extension": "64_i"
    },
    {
        "instruction": "ld",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "64_i"
    },
    {
        "instruction": "sd",
        "bit_range": "14..12",
        "opcode": "3",
        "extension": "64_i"
    },
    {
        "instruction": "sd",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "64_i"
    },
    {
        "instruction": "slli",
        "bit_range": "31..26",
        "opcode": "0",
        "extension": "64_i"
    },
    {
        "instruction": "slli",
        "bit_range": "14..12",
        "opcode": "1",
        "extension": "64_i"
    },
    {
        "instruction": "slli",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "64_i"
    },
    {
        "instruction": "srli",
        "bit_range": "31..26",
        "opcode": "0",
        "extension": "64_i"
    },
    {
        "instruction": "srli",
        "bit_range": "14..12",
        "opcode": "5",
        "extension": "64_i"
    },
    {
        "instruction": "srli",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "64_i"
    },
    {
        "instruction": "srai",
        "bit_range": "31..26",
        "opcode": "16",
        "extension": "64_i"
    },
    {
        "instruction": "srai",
        "bit_range": "14..12",
        "opcode": "5",
        "extension": "64_i"
    },
    {
        "instruction": "srai",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "64_i"
    },
    {
        "instruction": "addiw",
        "bit_range": "14..12",
        "opcode": "0",
        "extension": "64_i"
    },
    {
        "instruction": "addiw",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "64_i"
    },
    {
        "instruction": "slliw",
        "bit_range": "31..25",
        "opcode": "0",
        "extension": "64_i"
    },
    {
        "instruction": "slliw",
        "bit_range": "14..12",
        "opcode": "1",
        "extension": "64_i"
    },
    {
        "instruction": "slliw",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "64_i"
    },
    {
        "instruction": "srliw",
        "bit_range": "31..25",
        "opcode": "0",
        "extension": "64_i"
    },
    {
        "instruction": "srliw",
        "bit_range": "14..12",
        "opcode": "5",
        "extension": "64_i"
    },
    {
        "instruction": "srliw",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "64_i"
    },
    {
        "instruction": "sraiw",
        "bit_range": "31..25",
        "opcode": "32",
        "extension": "64_i"
    },
    {
        "instruction": "sraiw",
        "bit_range": "14..12",
        "opcode": "5",
        "extension": "64_i"
    },
    {
        "instruction": "sraiw",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "64_i"
    },
    {
        "instruction": "addw",
        "bit_range": "31..25",
        "opcode": "0",
        "extension": "64_i"
    },
    {
        "instruction": "addw",
        "bit_range": "6..2",
        "opcode": "0x0E",
        "extension": "64_i"
    },
    {
        "instruction": "subw",
        "bit_range": "31..25",
        "opcode": "32",
        "extension": "64_i"
    },
    {
        "instruction": "subw",
        "bit_range": "6..2",
        "opcode": "0x0E",
        "extension": "64_i"
    },
    {
        "instruction": "sllw",
        "bit_range": "31..25",
        "opcode": "0",
        "extension": "64_i"
    },
    {
        "instruction": "sllw",
        "bit_range": "6..2",
        "opcode": "0x0E",
        "extension": "64_i"
    },
    {
        "instruction": "srlw",
        "bit_range": "31..25",
        "opcode": "0",
        "extension": "64_i"
    },
    {
        "instruction": "srlw",
        "bit_range": "6..2",
        "opcode": "0x0E",
        "extension": "64_i"
    },
    {
        "instruction": "sraw",
        "bit_range": "31..25",
        "opcode": "32",
        "extension": "64_i"
    },
    {
        "instruction": "sraw",
        "bit_range": "6..2",
        "opcode": "0x0E",
        "extension": "64_i"
    },
    {
        "instruction": "mulw",
        "bit_range": "31..25",
        "opcode": "1",
        "extension": "64_m"
    },
    {
        "instruction": "mulw",
        "bit_range": "6..2",
        "opcode": "0x0E",
        "extension": "64_m"
    },
    {
        "instruction": "divw",
        "bit_range": "31..25",
        "opcode": "1",
        "extension": "64_m"
    },
    {
        "instruction": "divw",
        "bit_range": "6..2",
        "opcode": "0x0E",
        "extension": "64_m"
    },
    {
        "instruction": "divuw",
        "bit_range": "31..25",
        "opcode": "1",
        "extension": "64_m"
    },
    {
        "instruction": "divuw",
        "bit_range": "6..2",
        "opcode": "0x0E",
        "extension": "64_m"
    },
    {
        "instruction": "remw",
        "bit_range": "31..25",
        "opcode": "1",
        "extension": "64_m"
    },
    {
        "instruction": "remw",
        "bit_range": "6..2",
        "opcode": "0x0E",
        "extension": "64_m"
    },
    {
        "instruction": "remuw",
        "bit_range": "31..25",
        "opcode": "1",
        "extension": "64_m"
    },
    {
        "instruction": "remuw",
        "bit_range": "6..2",
        "opcode": "0x0E",
        "extension": "64_m"
    },
    {
        "instruction": "fcvt.l.q",
        "bit_range": "24..20",
        "opcode": "2",
        "extension": "64_q"
    },
    {
        "instruction": "fcvt.l.q",
        "bit_range": "26..25",
        "opcode": "3",
        "extension": "64_q"
    },
    {
        "instruction": "fcvt.l.q",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "64_q"
    },
    {
        "instruction": "fcvt.lu.q",
        "bit_range": "24..20",
        "opcode": "3",
        "extension": "64_q"
    },
    {
        "instruction": "fcvt.lu.q",
        "bit_range": "26..25",
        "opcode": "3",
        "extension": "64_q"
    },
    {
        "instruction": "fcvt.lu.q",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "64_q"
    },
    {
        "instruction": "fcvt.q.l",
        "bit_range": "24..20",
        "opcode": "2",
        "extension": "64_q"
    },
    {
        "instruction": "fcvt.q.l",
        "bit_range": "26..25",
        "opcode": "3",
        "extension": "64_q"
    },
    {
        "instruction": "fcvt.q.l",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "64_q"
    },
    {
        "instruction": "fcvt.q.lu",
        "bit_range": "24..20",
        "opcode": "3",
        "extension": "64_q"
    },
    {
        "instruction": "fcvt.q.lu",
        "bit_range": "26..25",
        "opcode": "3",
        "extension": "64_q"
    },
    {
        "instruction": "fcvt.q.lu",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "64_q"
    },
    {
        "instruction": "fmvh.x.q",
        "bit_range": "24..20",
        "opcode": "1",
        "extension": "64_q_zfa"
    },
    {
        "instruction": "fmvh.x.q",
        "bit_range": "14..12",
        "opcode": "0",
        "extension": "64_q_zfa"
    },
    {
        "instruction": "fmvh.x.q",
        "bit_range": "6..2",
        "opcode": "0x14",
        "extension": "64_q_zfa"
    },
    {
        "instruction": "fmvp.q.x",
        "bit_range": "31..27",
        "opcode": "0x16",
        "extension": "64_q_zfa"
    },
    {
        "instruction": "fmvp.q.x",
        "bit_range": "26..25",
        "opcode": "3",
        "extension": "64_q_zfa"
    },
    {
        "instruction": "fmvp.q.x",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "64_q_zfa"
    },
    {
        "instruction": "amocas.q",
        "bit_range": "31..29",
        "opcode": "1",
        "extension": "64_zacas"
    },
    {
        "instruction": "amocas.q",
        "bit_range": "14..12",
        "opcode": "4",
        "extension": "64_zacas"
    },
    {
        "instruction": "amocas.q",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "64_zacas"
    },
    {
        "instruction": "add.uw",
        "bit_range": "31..25",
        "opcode": "4",
        "extension": "64_zba"
    },
    {
        "instruction": "add.uw",
        "bit_range": "6..2",
        "opcode": "0x0E",
        "extension": "64_zba"
    },
    {
        "instruction": "sh1add.uw",
        "bit_range": "31..25",
        "opcode": "16",
        "extension": "64_zba"
    },
    {
        "instruction": "sh1add.uw",
        "bit_range": "6..2",
        "opcode": "0x0E",
        "extension": "64_zba"
    },
    {
        "instruction": "sh2add.uw",
        "bit_range": "31..25",
        "opcode": "16",
        "extension": "64_zba"
    },
    {
        "instruction": "sh2add.uw",
        "bit_range": "6..2",
        "opcode": "0x0E",
        "extension": "64_zba"
    },
    {
        "instruction": "sh3add.uw",
        "bit_range": "31..25",
        "opcode": "16",
        "extension": "64_zba"
    },
    {
        "instruction": "sh3add.uw",
        "bit_range": "6..2",
        "opcode": "0x0E",
        "extension": "64_zba"
    },
    {
        "instruction": "slli.uw",
        "bit_range": "31..26",
        "opcode": "2",
        "extension": "64_zba"
    },
    {
        "instruction": "slli.uw",
        "bit_range": "14..12",
        "opcode": "1",
        "extension": "64_zba"
    },
    {
        "instruction": "slli.uw",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "64_zba"
    },
    {
        "instruction": "clzw",
        "bit_range": "31..20",
        "opcode": "0x600",
        "extension": "64_zbb"
    },
    {
        "instruction": "clzw",
        "bit_range": "6..2",
        "opcode": "0x06",
        "extension": "64_zbb"
    },
    {
        "instruction": "ctzw",
        "bit_range": "31..20",
        "opcode": "0x601",
        "extension": "64_zbb"
    },
    {
        "instruction": "ctzw",
        "bit_range": "6..2",
        "opcode": "0x06",
        "extension": "64_zbb"
    },
    {
        "instruction": "cpopw",
        "bit_range": "31..20",
        "opcode": "0x602",
        "extension": "64_zbb"
    },
    {
        "instruction": "cpopw",
        "bit_range": "6..2",
        "opcode": "0x06",
        "extension": "64_zbb"
    },
    {
        "instruction": "rolw",
        "bit_range": "31..25",
        "opcode": "0x30",
        "extension": "64_zbb"
    },
    {
        "instruction": "rolw",
        "bit_range": "6..2",
        "opcode": "0x0E",
        "extension": "64_zbb"
    },
    {
        "instruction": "rorw",
        "bit_range": "31..25",
        "opcode": "0x30",
        "extension": "64_zbb"
    },
    {
        "instruction": "rorw",
        "bit_range": "6..2",
        "opcode": "0x0E",
        "extension": "64_zbb"
    },
    {
        "instruction": "roriw",
        "bit_range": "31..25",
        "opcode": "0x30",
        "extension": "64_zbb"
    },
    {
        "instruction": "roriw",
        "bit_range": "14..12",
        "opcode": "5",
        "extension": "64_zbb"
    },
    {
        "instruction": "roriw",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "64_zbb"
    },
    {
        "instruction": "rori",
        "bit_range": "31..26",
        "opcode": "0x18",
        "extension": "64_zbb"
    },
    {
        "instruction": "rori",
        "bit_range": "14..12",
        "opcode": "5",
        "extension": "64_zbb"
    },
    {
        "instruction": "rori",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "64_zbb"
    },
    {
        "instruction": "rev8",
        "bit_range": "pseudo-op",
        "opcode": "N/A",
        "extension": "64_zbb"
    },
    {
        "instruction": "rev8",
        "bit_range": "pseudo-op",
        "opcode": "N/A",
        "extension": "64_zbkb"
    },
    {
        "instruction": "packw",
        "bit_range": "31..25",
        "opcode": "4",
        "extension": "64_zbkb"
    },
    {
        "instruction": "packw",
        "bit_range": "6..2",
        "opcode": "0x0E",
        "extension": "64_zbkb"
    },
    {
        "instruction": "bclri",
        "bit_range": "31..26",
        "opcode": "0x12",
        "extension": "64_zbs"
    },
    {
        "instruction": "bclri",
        "bit_range": "14..12",
        "opcode": "1",
        "extension": "64_zbs"
    },
    {
        "instruction": "bclri",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "64_zbs"
    },
    {
        "instruction": "bexti",
        "bit_range": "31..26",
        "opcode": "0x12",
        "extension": "64_zbs"
    },
    {
        "instruction": "bexti",
        "bit_range": "14..12",
        "opcode": "5",
        "extension": "64_zbs"
    },
    {
        "instruction": "bexti",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "64_zbs"
    },
    {
        "instruction": "binvi",
        "bit_range": "31..26",
        "opcode": "0x1a",
        "extension": "64_zbs"
    },
    {
        "instruction": "binvi",
        "bit_range": "14..12",
        "opcode": "1",
        "extension": "64_zbs"
    },
    {
        "instruction": "binvi",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "64_zbs"
    },
    {
        "instruction": "bseti",
        "bit_range": "31..26",
        "opcode": "0x0a",
        "extension": "64_zbs"
    },
    {
        "instruction": "bseti",
        "bit_range": "14..12",
        "opcode": "1",
        "extension": "64_zbs"
    },
    {
        "instruction": "bseti",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "64_zbs"
    },
    {
        "instruction": "c.zext.w",
        "bit_range": "1..0",
        "opcode": "1",
        "extension": "64_zcb"
    },
    {
        "instruction": "c.zext.w",
        "bit_range": "12..10",
        "opcode": "7",
        "extension": "64_zcb"
    },
    {
        "instruction": "c.zext.w",
        "bit_range": "4..2",
        "opcode": "4",
        "extension": "64_zcb"
    },
    {
        "instruction": "fcvt.l.h",
        "bit_range": "24..20",
        "opcode": "2",
        "extension": "64_zfh"
    },
    {
        "instruction": "fcvt.l.h",
        "bit_range": "26..25",
        "opcode": "2",
        "extension": "64_zfh"
    },
    {
        "instruction": "fcvt.l.h",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "64_zfh"
    },
    {
        "instruction": "fcvt.lu.h",
        "bit_range": "24..20",
        "opcode": "3",
        "extension": "64_zfh"
    },
    {
        "instruction": "fcvt.lu.h",
        "bit_range": "26..25",
        "opcode": "2",
        "extension": "64_zfh"
    },
    {
        "instruction": "fcvt.lu.h",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "64_zfh"
    },
    {
        "instruction": "fcvt.h.l",
        "bit_range": "24..20",
        "opcode": "2",
        "extension": "64_zfh"
    },
    {
        "instruction": "fcvt.h.l",
        "bit_range": "26..25",
        "opcode": "2",
        "extension": "64_zfh"
    },
    {
        "instruction": "fcvt.h.l",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "64_zfh"
    },
    {
        "instruction": "fcvt.h.lu",
        "bit_range": "24..20",
        "opcode": "3",
        "extension": "64_zfh"
    },
    {
        "instruction": "fcvt.h.lu",
        "bit_range": "26..25",
        "opcode": "2",
        "extension": "64_zfh"
    },
    {
        "instruction": "fcvt.h.lu",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "64_zfh"
    },
    {
        "instruction": "rev8",
        "bit_range": "pseudo-op",
        "opcode": "N/A",
        "extension": "64_zk"
    },
    {
        "instruction": "rev8",
        "bit_range": "pseudo-op",
        "opcode": "N/A",
        "extension": "64_zkn"
    },
    {
        "instruction": "aes64dsm",
        "bit_range": "31..30",
        "opcode": "0",
        "extension": "64_zknd"
    },
    {
        "instruction": "aes64dsm",
        "bit_range": "14..12",
        "opcode": "0",
        "extension": "64_zknd"
    },
    {
        "instruction": "aes64dsm",
        "bit_range": "6..0",
        "opcode": "0x33",
        "extension": "64_zknd"
    },
    {
        "instruction": "aes64ds",
        "bit_range": "31..30",
        "opcode": "0",
        "extension": "64_zknd"
    },
    {
        "instruction": "aes64ds",
        "bit_range": "14..12",
        "opcode": "0",
        "extension": "64_zknd"
    },
    {
        "instruction": "aes64ds",
        "bit_range": "6..0",
        "opcode": "0x33",
        "extension": "64_zknd"
    },
    {
        "instruction": "aes64ks1i",
        "bit_range": "31..30",
        "opcode": "0",
        "extension": "64_zknd"
    },
    {
        "instruction": "aes64ks1i",
        "bit_range": "14..12",
        "opcode": "0",
        "extension": "64_zknd"
    },
    {
        "instruction": "aes64ks1i",
        "bit_range": "6..0",
        "opcode": "0x13",
        "extension": "64_zknd"
    },
    {
        "instruction": "aes64im",
        "bit_range": "31..30",
        "opcode": "0",
        "extension": "64_zknd"
    },
    {
        "instruction": "aes64im",
        "bit_range": "24..20",
        "opcode": "0",
        "extension": "64_zknd"
    },
    {
        "instruction": "aes64im",
        "bit_range": "14..12",
        "opcode": "0",
        "extension": "64_zknd"
    },
    {
        "instruction": "aes64im",
        "bit_range": "6..0",
        "opcode": "0x13",
        "extension": "64_zknd"
    },
    {
        "instruction": "aes64ks2",
        "bit_range": "31..30",
        "opcode": "1",
        "extension": "64_zknd"
    },
    {
        "instruction": "aes64ks2",
        "bit_range": "14..12",
        "opcode": "0",
        "extension": "64_zknd"
    },
    {
        "instruction": "aes64ks2",
        "bit_range": "6..0",
        "opcode": "0x33",
        "extension": "64_zknd"
    },
    {
        "instruction": "aes64esm",
        "bit_range": "31..30",
        "opcode": "0",
        "extension": "64_zkne"
    },
    {
        "instruction": "aes64esm",
        "bit_range": "14..12",
        "opcode": "0",
        "extension": "64_zkne"
    },
    {
        "instruction": "aes64esm",
        "bit_range": "6..0",
        "opcode": "0x33",
        "extension": "64_zkne"
    },
    {
        "instruction": "aes64es",
        "bit_range": "31..30",
        "opcode": "0",
        "extension": "64_zkne"
    },
    {
        "instruction": "aes64es",
        "bit_range": "14..12",
        "opcode": "0",
        "extension": "64_zkne"
    },
    {
        "instruction": "aes64es",
        "bit_range": "6..0",
        "opcode": "0x33",
        "extension": "64_zkne"
    },
    {
        "instruction": "sha512sum0",
        "bit_range": "31..30",
        "opcode": "0",
        "extension": "64_zknh"
    },
    {
        "instruction": "sha512sum0",
        "bit_range": "24..20",
        "opcode": "0",
        "extension": "64_zknh"
    },
    {
        "instruction": "sha512sum0",
        "bit_range": "14..12",
        "opcode": "1",
        "extension": "64_zknh"
    },
    {
        "instruction": "sha512sum1",
        "bit_range": "31..30",
        "opcode": "0",
        "extension": "64_zknh"
    },
    {
        "instruction": "sha512sum1",
        "bit_range": "24..20",
        "opcode": "0",
        "extension": "64_zknh"
    },
    {
        "instruction": "sha512sum1",
        "bit_range": "14..12",
        "opcode": "1",
        "extension": "64_zknh"
    },
    {
        "instruction": "sha512sig0",
        "bit_range": "31..30",
        "opcode": "0",
        "extension": "64_zknh"
    },
    {
        "instruction": "sha512sig0",
        "bit_range": "24..20",
        "opcode": "0",
        "extension": "64_zknh"
    },
    {
        "instruction": "sha512sig0",
        "bit_range": "14..12",
        "opcode": "1",
        "extension": "64_zknh"
    },
    {
        "instruction": "sha512sig1",
        "bit_range": "31..30",
        "opcode": "0",
        "extension": "64_zknh"
    },
    {
        "instruction": "sha512sig1",
        "bit_range": "24..20",
        "opcode": "0",
        "extension": "64_zknh"
    },
    {
        "instruction": "sha512sig1",
        "bit_range": "14..12",
        "opcode": "1",
        "extension": "64_zknh"
    },
    {
        "instruction": "rev8",
        "bit_range": "pseudo-op",
        "opcode": "N/A",
        "extension": "64_zks"
    },
    {
        "instruction": "lr.w",
        "bit_range": "24..20",
        "opcode": "0",
        "extension": "_a"
    },
    {
        "instruction": "lr.w",
        "bit_range": "31..29",
        "opcode": "0",
        "extension": "_a"
    },
    {
        "instruction": "lr.w",
        "bit_range": "14..12",
        "opcode": "2",
        "extension": "_a"
    },
    {
        "instruction": "lr.w",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_a"
    },
    {
        "instruction": "sc.w",
        "bit_range": "31..29",
        "opcode": "0",
        "extension": "_a"
    },
    {
        "instruction": "sc.w",
        "bit_range": "14..12",
        "opcode": "2",
        "extension": "_a"
    },
    {
        "instruction": "sc.w",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_a"
    },
    {
        "instruction": "amoswap.w",
        "bit_range": "31..29",
        "opcode": "0",
        "extension": "_a"
    },
    {
        "instruction": "amoswap.w",
        "bit_range": "14..12",
        "opcode": "2",
        "extension": "_a"
    },
    {
        "instruction": "amoswap.w",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_a"
    },
    {
        "instruction": "amoadd.w",
        "bit_range": "31..29",
        "opcode": "0",
        "extension": "_a"
    },
    {
        "instruction": "amoadd.w",
        "bit_range": "14..12",
        "opcode": "2",
        "extension": "_a"
    },
    {
        "instruction": "amoadd.w",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_a"
    },
    {
        "instruction": "amoxor.w",
        "bit_range": "31..29",
        "opcode": "1",
        "extension": "_a"
    },
    {
        "instruction": "amoxor.w",
        "bit_range": "14..12",
        "opcode": "2",
        "extension": "_a"
    },
    {
        "instruction": "amoxor.w",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_a"
    },
    {
        "instruction": "amoand.w",
        "bit_range": "31..29",
        "opcode": "3",
        "extension": "_a"
    },
    {
        "instruction": "amoand.w",
        "bit_range": "14..12",
        "opcode": "2",
        "extension": "_a"
    },
    {
        "instruction": "amoand.w",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_a"
    },
    {
        "instruction": "amoor.w",
        "bit_range": "31..29",
        "opcode": "2",
        "extension": "_a"
    },
    {
        "instruction": "amoor.w",
        "bit_range": "14..12",
        "opcode": "2",
        "extension": "_a"
    },
    {
        "instruction": "amoor.w",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_a"
    },
    {
        "instruction": "amomin.w",
        "bit_range": "31..29",
        "opcode": "4",
        "extension": "_a"
    },
    {
        "instruction": "amomin.w",
        "bit_range": "14..12",
        "opcode": "2",
        "extension": "_a"
    },
    {
        "instruction": "amomin.w",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_a"
    },
    {
        "instruction": "amomax.w",
        "bit_range": "31..29",
        "opcode": "5",
        "extension": "_a"
    },
    {
        "instruction": "amomax.w",
        "bit_range": "14..12",
        "opcode": "2",
        "extension": "_a"
    },
    {
        "instruction": "amomax.w",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_a"
    },
    {
        "instruction": "amominu.w",
        "bit_range": "31..29",
        "opcode": "6",
        "extension": "_a"
    },
    {
        "instruction": "amominu.w",
        "bit_range": "14..12",
        "opcode": "2",
        "extension": "_a"
    },
    {
        "instruction": "amominu.w",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_a"
    },
    {
        "instruction": "amomaxu.w",
        "bit_range": "31..29",
        "opcode": "7",
        "extension": "_a"
    },
    {
        "instruction": "amomaxu.w",
        "bit_range": "14..12",
        "opcode": "2",
        "extension": "_a"
    },
    {
        "instruction": "amomaxu.w",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_a"
    },
    {
        "instruction": "c.addi4spn",
        "bit_range": "1..0",
        "opcode": "0",
        "extension": "_c"
    },
    {
        "instruction": "c.lw",
        "bit_range": "1..0",
        "opcode": "0",
        "extension": "_c"
    },
    {
        "instruction": "c.sw",
        "bit_range": "1..0",
        "opcode": "0",
        "extension": "_c"
    },
    {
        "instruction": "c.nop",
        "bit_range": "1..0",
        "opcode": "1",
        "extension": "_c"
    },
    {
        "instruction": "c.nop",
        "bit_range": "11..7",
        "opcode": "0",
        "extension": "_c"
    },
    {
        "instruction": "c.addi",
        "bit_range": "1..0",
        "opcode": "1",
        "extension": "_c"
    },
    {
        "instruction": "c.li",
        "bit_range": "1..0",
        "opcode": "1",
        "extension": "_c"
    },
    {
        "instruction": "c.addi16sp",
        "bit_range": "1..0",
        "opcode": "1",
        "extension": "_c"
    },
    {
        "instruction": "c.addi16sp",
        "bit_range": "11..7",
        "opcode": "2",
        "extension": "_c"
    },
    {
        "instruction": "c.lui",
        "bit_range": "1..0",
        "opcode": "1",
        "extension": "_c"
    },
    {
        "instruction": "c.andi",
        "bit_range": "1..0",
        "opcode": "1",
        "extension": "_c"
    },
    {
        "instruction": "c.andi",
        "bit_range": "11..10",
        "opcode": "2",
        "extension": "_c"
    },
    {
        "instruction": "c.sub",
        "bit_range": "1..0",
        "opcode": "1",
        "extension": "_c"
    },
    {
        "instruction": "c.sub",
        "bit_range": "12..10",
        "opcode": "0",
        "extension": "_c"
    },
    {
        "instruction": "c.sub",
        "bit_range": "6..5",
        "opcode": "0",
        "extension": "_c"
    },
    {
        "instruction": "c.xor",
        "bit_range": "1..0",
        "opcode": "1",
        "extension": "_c"
    },
    {
        "instruction": "c.xor",
        "bit_range": "12..10",
        "opcode": "0",
        "extension": "_c"
    },
    {
        "instruction": "c.xor",
        "bit_range": "6..5",
        "opcode": "1",
        "extension": "_c"
    },
    {
        "instruction": "c.or",
        "bit_range": "1..0",
        "opcode": "1",
        "extension": "_c"
    },
    {
        "instruction": "c.or",
        "bit_range": "12..10",
        "opcode": "0",
        "extension": "_c"
    },
    {
        "instruction": "c.or",
        "bit_range": "6..5",
        "opcode": "2",
        "extension": "_c"
    },
    {
        "instruction": "c.and",
        "bit_range": "1..0",
        "opcode": "1",
        "extension": "_c"
    },
    {
        "instruction": "c.and",
        "bit_range": "12..10",
        "opcode": "0",
        "extension": "_c"
    },
    {
        "instruction": "c.and",
        "bit_range": "6..5",
        "opcode": "3",
        "extension": "_c"
    },
    {
        "instruction": "c.j",
        "bit_range": "1..0",
        "opcode": "1",
        "extension": "_c"
    },
    {
        "instruction": "c.beqz",
        "bit_range": "1..0",
        "opcode": "1",
        "extension": "_c"
    },
    {
        "instruction": "c.bnez",
        "bit_range": "1..0",
        "opcode": "1",
        "extension": "_c"
    },
    {
        "instruction": "c.lwsp",
        "bit_range": "1..0",
        "opcode": "2",
        "extension": "_c"
    },
    {
        "instruction": "c.jr",
        "bit_range": "1..0",
        "opcode": "2",
        "extension": "_c"
    },
    {
        "instruction": "c.jr",
        "bit_range": "6..2",
        "opcode": "0",
        "extension": "_c"
    },
    {
        "instruction": "c.mv",
        "bit_range": "1..0",
        "opcode": "2",
        "extension": "_c"
    },
    {
        "instruction": "c.ebreak",
        "bit_range": "1..0",
        "opcode": "2",
        "extension": "_c"
    },
    {
        "instruction": "c.ebreak",
        "bit_range": "11..2",
        "opcode": "0",
        "extension": "_c"
    },
    {
        "instruction": "c.jalr",
        "bit_range": "1..0",
        "opcode": "2",
        "extension": "_c"
    },
    {
        "instruction": "c.jalr",
        "bit_range": "6..2",
        "opcode": "0",
        "extension": "_c"
    },
    {
        "instruction": "c.add",
        "bit_range": "1..0",
        "opcode": "2",
        "extension": "_c"
    },
    {
        "instruction": "c.swsp",
        "bit_range": "1..0",
        "opcode": "2",
        "extension": "_c"
    },
    {
        "instruction": "c.fld",
        "bit_range": "1..0",
        "opcode": "0",
        "extension": "_c_d"
    },
    {
        "instruction": "c.fsd",
        "bit_range": "1..0",
        "opcode": "0",
        "extension": "_c_d"
    },
    {
        "instruction": "c.fldsp",
        "bit_range": "1..0",
        "opcode": "2",
        "extension": "_c_d"
    },
    {
        "instruction": "c.fsdsp",
        "bit_range": "1..0",
        "opcode": "2",
        "extension": "_c_d"
    },
    {
        "instruction": "fld",
        "bit_range": "14..12",
        "opcode": "3",
        "extension": "_d"
    },
    {
        "instruction": "fld",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_d"
    },
    {
        "instruction": "fsd",
        "bit_range": "14..12",
        "opcode": "3",
        "extension": "_d"
    },
    {
        "instruction": "fsd",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_d"
    },
    {
        "instruction": "fmadd.d",
        "bit_range": "26..25",
        "opcode": "1",
        "extension": "_d"
    },
    {
        "instruction": "fmadd.d",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_d"
    },
    {
        "instruction": "fmsub.d",
        "bit_range": "26..25",
        "opcode": "1",
        "extension": "_d"
    },
    {
        "instruction": "fmsub.d",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_d"
    },
    {
        "instruction": "fnmsub.d",
        "bit_range": "26..25",
        "opcode": "1",
        "extension": "_d"
    },
    {
        "instruction": "fnmsub.d",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_d"
    },
    {
        "instruction": "fnmadd.d",
        "bit_range": "26..25",
        "opcode": "1",
        "extension": "_d"
    },
    {
        "instruction": "fnmadd.d",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_d"
    },
    {
        "instruction": "fadd.d",
        "bit_range": "31..27",
        "opcode": "0x00",
        "extension": "_d"
    },
    {
        "instruction": "fadd.d",
        "bit_range": "26..25",
        "opcode": "1",
        "extension": "_d"
    },
    {
        "instruction": "fadd.d",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_d"
    },
    {
        "instruction": "fsub.d",
        "bit_range": "31..27",
        "opcode": "0x01",
        "extension": "_d"
    },
    {
        "instruction": "fsub.d",
        "bit_range": "26..25",
        "opcode": "1",
        "extension": "_d"
    },
    {
        "instruction": "fsub.d",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_d"
    },
    {
        "instruction": "fmul.d",
        "bit_range": "31..27",
        "opcode": "0x02",
        "extension": "_d"
    },
    {
        "instruction": "fmul.d",
        "bit_range": "26..25",
        "opcode": "1",
        "extension": "_d"
    },
    {
        "instruction": "fmul.d",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_d"
    },
    {
        "instruction": "fdiv.d",
        "bit_range": "31..27",
        "opcode": "0x03",
        "extension": "_d"
    },
    {
        "instruction": "fdiv.d",
        "bit_range": "26..25",
        "opcode": "1",
        "extension": "_d"
    },
    {
        "instruction": "fdiv.d",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_d"
    },
    {
        "instruction": "fsqrt.d",
        "bit_range": "24..20",
        "opcode": "0",
        "extension": "_d"
    },
    {
        "instruction": "fsqrt.d",
        "bit_range": "26..25",
        "opcode": "1",
        "extension": "_d"
    },
    {
        "instruction": "fsqrt.d",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_d"
    },
    {
        "instruction": "fsgnj.d",
        "bit_range": "31..27",
        "opcode": "0x04",
        "extension": "_d"
    },
    {
        "instruction": "fsgnj.d",
        "bit_range": "26..25",
        "opcode": "1",
        "extension": "_d"
    },
    {
        "instruction": "fsgnj.d",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_d"
    },
    {
        "instruction": "fsgnjn.d",
        "bit_range": "31..27",
        "opcode": "0x04",
        "extension": "_d"
    },
    {
        "instruction": "fsgnjn.d",
        "bit_range": "26..25",
        "opcode": "1",
        "extension": "_d"
    },
    {
        "instruction": "fsgnjn.d",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_d"
    },
    {
        "instruction": "fsgnjx.d",
        "bit_range": "31..27",
        "opcode": "0x04",
        "extension": "_d"
    },
    {
        "instruction": "fsgnjx.d",
        "bit_range": "26..25",
        "opcode": "1",
        "extension": "_d"
    },
    {
        "instruction": "fsgnjx.d",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_d"
    },
    {
        "instruction": "fmin.d",
        "bit_range": "31..27",
        "opcode": "0x05",
        "extension": "_d"
    },
    {
        "instruction": "fmin.d",
        "bit_range": "26..25",
        "opcode": "1",
        "extension": "_d"
    },
    {
        "instruction": "fmin.d",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_d"
    },
    {
        "instruction": "fmax.d",
        "bit_range": "31..27",
        "opcode": "0x05",
        "extension": "_d"
    },
    {
        "instruction": "fmax.d",
        "bit_range": "26..25",
        "opcode": "1",
        "extension": "_d"
    },
    {
        "instruction": "fmax.d",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_d"
    },
    {
        "instruction": "fcvt.s.d",
        "bit_range": "24..20",
        "opcode": "1",
        "extension": "_d"
    },
    {
        "instruction": "fcvt.s.d",
        "bit_range": "26..25",
        "opcode": "0",
        "extension": "_d"
    },
    {
        "instruction": "fcvt.s.d",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_d"
    },
    {
        "instruction": "fcvt.d.s",
        "bit_range": "24..20",
        "opcode": "0",
        "extension": "_d"
    },
    {
        "instruction": "fcvt.d.s",
        "bit_range": "26..25",
        "opcode": "1",
        "extension": "_d"
    },
    {
        "instruction": "fcvt.d.s",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_d"
    },
    {
        "instruction": "feq.d",
        "bit_range": "31..27",
        "opcode": "0x14",
        "extension": "_d"
    },
    {
        "instruction": "feq.d",
        "bit_range": "26..25",
        "opcode": "1",
        "extension": "_d"
    },
    {
        "instruction": "feq.d",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_d"
    },
    {
        "instruction": "flt.d",
        "bit_range": "31..27",
        "opcode": "0x14",
        "extension": "_d"
    },
    {
        "instruction": "flt.d",
        "bit_range": "26..25",
        "opcode": "1",
        "extension": "_d"
    },
    {
        "instruction": "flt.d",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_d"
    },
    {
        "instruction": "fle.d",
        "bit_range": "31..27",
        "opcode": "0x14",
        "extension": "_d"
    },
    {
        "instruction": "fle.d",
        "bit_range": "26..25",
        "opcode": "1",
        "extension": "_d"
    },
    {
        "instruction": "fle.d",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_d"
    },
    {
        "instruction": "fclass.d",
        "bit_range": "24..20",
        "opcode": "0",
        "extension": "_d"
    },
    {
        "instruction": "fclass.d",
        "bit_range": "14..12",
        "opcode": "1",
        "extension": "_d"
    },
    {
        "instruction": "fclass.d",
        "bit_range": "6..2",
        "opcode": "0x14",
        "extension": "_d"
    },
    {
        "instruction": "fcvt.w.d",
        "bit_range": "24..20",
        "opcode": "0",
        "extension": "_d"
    },
    {
        "instruction": "fcvt.w.d",
        "bit_range": "26..25",
        "opcode": "1",
        "extension": "_d"
    },
    {
        "instruction": "fcvt.w.d",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_d"
    },
    {
        "instruction": "fcvt.wu.d",
        "bit_range": "24..20",
        "opcode": "1",
        "extension": "_d"
    },
    {
        "instruction": "fcvt.wu.d",
        "bit_range": "26..25",
        "opcode": "1",
        "extension": "_d"
    },
    {
        "instruction": "fcvt.wu.d",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_d"
    },
    {
        "instruction": "fcvt.d.w",
        "bit_range": "24..20",
        "opcode": "0",
        "extension": "_d"
    },
    {
        "instruction": "fcvt.d.w",
        "bit_range": "26..25",
        "opcode": "1",
        "extension": "_d"
    },
    {
        "instruction": "fcvt.d.w",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_d"
    },
    {
        "instruction": "fcvt.d.wu",
        "bit_range": "24..20",
        "opcode": "1",
        "extension": "_d"
    },
    {
        "instruction": "fcvt.d.wu",
        "bit_range": "26..25",
        "opcode": "1",
        "extension": "_d"
    },
    {
        "instruction": "fcvt.d.wu",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_d"
    },
    {
        "instruction": "fli.d",
        "bit_range": "24..20",
        "opcode": "1",
        "extension": "_d_zfa"
    },
    {
        "instruction": "fli.d",
        "bit_range": "14..12",
        "opcode": "0",
        "extension": "_d_zfa"
    },
    {
        "instruction": "fli.d",
        "bit_range": "6..2",
        "opcode": "0x14",
        "extension": "_d_zfa"
    },
    {
        "instruction": "fminm.d",
        "bit_range": "31..27",
        "opcode": "0x05",
        "extension": "_d_zfa"
    },
    {
        "instruction": "fminm.d",
        "bit_range": "26..25",
        "opcode": "1",
        "extension": "_d_zfa"
    },
    {
        "instruction": "fminm.d",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_d_zfa"
    },
    {
        "instruction": "fmaxm.d",
        "bit_range": "31..27",
        "opcode": "0x05",
        "extension": "_d_zfa"
    },
    {
        "instruction": "fmaxm.d",
        "bit_range": "26..25",
        "opcode": "1",
        "extension": "_d_zfa"
    },
    {
        "instruction": "fmaxm.d",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_d_zfa"
    },
    {
        "instruction": "fround.d",
        "bit_range": "24..20",
        "opcode": "4",
        "extension": "_d_zfa"
    },
    {
        "instruction": "fround.d",
        "bit_range": "26..25",
        "opcode": "1",
        "extension": "_d_zfa"
    },
    {
        "instruction": "fround.d",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_d_zfa"
    },
    {
        "instruction": "froundnx.d",
        "bit_range": "24..20",
        "opcode": "5",
        "extension": "_d_zfa"
    },
    {
        "instruction": "froundnx.d",
        "bit_range": "26..25",
        "opcode": "1",
        "extension": "_d_zfa"
    },
    {
        "instruction": "froundnx.d",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_d_zfa"
    },
    {
        "instruction": "fcvtmod.w.d",
        "bit_range": "24..20",
        "opcode": "8",
        "extension": "_d_zfa"
    },
    {
        "instruction": "fcvtmod.w.d",
        "bit_range": "14..12",
        "opcode": "1",
        "extension": "_d_zfa"
    },
    {
        "instruction": "fcvtmod.w.d",
        "bit_range": "6..2",
        "opcode": "0x14",
        "extension": "_d_zfa"
    },
    {
        "instruction": "fleq.d",
        "bit_range": "31..27",
        "opcode": "0x14",
        "extension": "_d_zfa"
    },
    {
        "instruction": "fleq.d",
        "bit_range": "26..25",
        "opcode": "1",
        "extension": "_d_zfa"
    },
    {
        "instruction": "fleq.d",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_d_zfa"
    },
    {
        "instruction": "fltq.d",
        "bit_range": "31..27",
        "opcode": "0x14",
        "extension": "_d_zfa"
    },
    {
        "instruction": "fltq.d",
        "bit_range": "26..25",
        "opcode": "1",
        "extension": "_d_zfa"
    },
    {
        "instruction": "fltq.d",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_d_zfa"
    },
    {
        "instruction": "fcvt.d.h",
        "bit_range": "24..20",
        "opcode": "2",
        "extension": "_d_zfh"
    },
    {
        "instruction": "fcvt.d.h",
        "bit_range": "26..25",
        "opcode": "1",
        "extension": "_d_zfh"
    },
    {
        "instruction": "fcvt.d.h",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_d_zfh"
    },
    {
        "instruction": "fcvt.h.d",
        "bit_range": "24..20",
        "opcode": "1",
        "extension": "_d_zfh"
    },
    {
        "instruction": "fcvt.h.d",
        "bit_range": "26..25",
        "opcode": "2",
        "extension": "_d_zfh"
    },
    {
        "instruction": "fcvt.h.d",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_d_zfh"
    },
    {
        "instruction": "flw",
        "bit_range": "14..12",
        "opcode": "2",
        "extension": "_f"
    },
    {
        "instruction": "flw",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_f"
    },
    {
        "instruction": "fsw",
        "bit_range": "14..12",
        "opcode": "2",
        "extension": "_f"
    },
    {
        "instruction": "fsw",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_f"
    },
    {
        "instruction": "fmadd.s",
        "bit_range": "26..25",
        "opcode": "0",
        "extension": "_f"
    },
    {
        "instruction": "fmadd.s",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_f"
    },
    {
        "instruction": "fmsub.s",
        "bit_range": "26..25",
        "opcode": "0",
        "extension": "_f"
    },
    {
        "instruction": "fmsub.s",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_f"
    },
    {
        "instruction": "fnmsub.s",
        "bit_range": "26..25",
        "opcode": "0",
        "extension": "_f"
    },
    {
        "instruction": "fnmsub.s",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_f"
    },
    {
        "instruction": "fnmadd.s",
        "bit_range": "26..25",
        "opcode": "0",
        "extension": "_f"
    },
    {
        "instruction": "fnmadd.s",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_f"
    },
    {
        "instruction": "fadd.s",
        "bit_range": "31..27",
        "opcode": "0x00",
        "extension": "_f"
    },
    {
        "instruction": "fadd.s",
        "bit_range": "26..25",
        "opcode": "0",
        "extension": "_f"
    },
    {
        "instruction": "fadd.s",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_f"
    },
    {
        "instruction": "fsub.s",
        "bit_range": "31..27",
        "opcode": "0x01",
        "extension": "_f"
    },
    {
        "instruction": "fsub.s",
        "bit_range": "26..25",
        "opcode": "0",
        "extension": "_f"
    },
    {
        "instruction": "fsub.s",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_f"
    },
    {
        "instruction": "fmul.s",
        "bit_range": "31..27",
        "opcode": "0x02",
        "extension": "_f"
    },
    {
        "instruction": "fmul.s",
        "bit_range": "26..25",
        "opcode": "0",
        "extension": "_f"
    },
    {
        "instruction": "fmul.s",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_f"
    },
    {
        "instruction": "fdiv.s",
        "bit_range": "31..27",
        "opcode": "0x03",
        "extension": "_f"
    },
    {
        "instruction": "fdiv.s",
        "bit_range": "26..25",
        "opcode": "0",
        "extension": "_f"
    },
    {
        "instruction": "fdiv.s",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_f"
    },
    {
        "instruction": "fsqrt.s",
        "bit_range": "24..20",
        "opcode": "0",
        "extension": "_f"
    },
    {
        "instruction": "fsqrt.s",
        "bit_range": "26..25",
        "opcode": "0",
        "extension": "_f"
    },
    {
        "instruction": "fsqrt.s",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_f"
    },
    {
        "instruction": "fsgnj.s",
        "bit_range": "31..27",
        "opcode": "0x04",
        "extension": "_f"
    },
    {
        "instruction": "fsgnj.s",
        "bit_range": "26..25",
        "opcode": "0",
        "extension": "_f"
    },
    {
        "instruction": "fsgnj.s",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_f"
    },
    {
        "instruction": "fsgnjn.s",
        "bit_range": "31..27",
        "opcode": "0x04",
        "extension": "_f"
    },
    {
        "instruction": "fsgnjn.s",
        "bit_range": "26..25",
        "opcode": "0",
        "extension": "_f"
    },
    {
        "instruction": "fsgnjn.s",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_f"
    },
    {
        "instruction": "fsgnjx.s",
        "bit_range": "31..27",
        "opcode": "0x04",
        "extension": "_f"
    },
    {
        "instruction": "fsgnjx.s",
        "bit_range": "26..25",
        "opcode": "0",
        "extension": "_f"
    },
    {
        "instruction": "fsgnjx.s",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_f"
    },
    {
        "instruction": "fmin.s",
        "bit_range": "31..27",
        "opcode": "0x05",
        "extension": "_f"
    },
    {
        "instruction": "fmin.s",
        "bit_range": "26..25",
        "opcode": "0",
        "extension": "_f"
    },
    {
        "instruction": "fmin.s",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_f"
    },
    {
        "instruction": "fmax.s",
        "bit_range": "31..27",
        "opcode": "0x05",
        "extension": "_f"
    },
    {
        "instruction": "fmax.s",
        "bit_range": "26..25",
        "opcode": "0",
        "extension": "_f"
    },
    {
        "instruction": "fmax.s",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_f"
    },
    {
        "instruction": "fcvt.w.s",
        "bit_range": "24..20",
        "opcode": "0",
        "extension": "_f"
    },
    {
        "instruction": "fcvt.w.s",
        "bit_range": "26..25",
        "opcode": "0",
        "extension": "_f"
    },
    {
        "instruction": "fcvt.w.s",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_f"
    },
    {
        "instruction": "fcvt.wu.s",
        "bit_range": "24..20",
        "opcode": "1",
        "extension": "_f"
    },
    {
        "instruction": "fcvt.wu.s",
        "bit_range": "26..25",
        "opcode": "0",
        "extension": "_f"
    },
    {
        "instruction": "fcvt.wu.s",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_f"
    },
    {
        "instruction": "fmv.x.w",
        "bit_range": "24..20",
        "opcode": "0",
        "extension": "_f"
    },
    {
        "instruction": "fmv.x.w",
        "bit_range": "14..12",
        "opcode": "0",
        "extension": "_f"
    },
    {
        "instruction": "fmv.x.w",
        "bit_range": "6..2",
        "opcode": "0x14",
        "extension": "_f"
    },
    {
        "instruction": "feq.s",
        "bit_range": "31..27",
        "opcode": "0x14",
        "extension": "_f"
    },
    {
        "instruction": "feq.s",
        "bit_range": "26..25",
        "opcode": "0",
        "extension": "_f"
    },
    {
        "instruction": "feq.s",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_f"
    },
    {
        "instruction": "flt.s",
        "bit_range": "31..27",
        "opcode": "0x14",
        "extension": "_f"
    },
    {
        "instruction": "flt.s",
        "bit_range": "26..25",
        "opcode": "0",
        "extension": "_f"
    },
    {
        "instruction": "flt.s",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_f"
    },
    {
        "instruction": "fle.s",
        "bit_range": "31..27",
        "opcode": "0x14",
        "extension": "_f"
    },
    {
        "instruction": "fle.s",
        "bit_range": "26..25",
        "opcode": "0",
        "extension": "_f"
    },
    {
        "instruction": "fle.s",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_f"
    },
    {
        "instruction": "fclass.s",
        "bit_range": "24..20",
        "opcode": "0",
        "extension": "_f"
    },
    {
        "instruction": "fclass.s",
        "bit_range": "14..12",
        "opcode": "1",
        "extension": "_f"
    },
    {
        "instruction": "fclass.s",
        "bit_range": "6..2",
        "opcode": "0x14",
        "extension": "_f"
    },
    {
        "instruction": "fcvt.s.w",
        "bit_range": "24..20",
        "opcode": "0",
        "extension": "_f"
    },
    {
        "instruction": "fcvt.s.w",
        "bit_range": "26..25",
        "opcode": "0",
        "extension": "_f"
    },
    {
        "instruction": "fcvt.s.w",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_f"
    },
    {
        "instruction": "fcvt.s.wu",
        "bit_range": "24..20",
        "opcode": "1",
        "extension": "_f"
    },
    {
        "instruction": "fcvt.s.wu",
        "bit_range": "26..25",
        "opcode": "0",
        "extension": "_f"
    },
    {
        "instruction": "fcvt.s.wu",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_f"
    },
    {
        "instruction": "fmv.w.x",
        "bit_range": "24..20",
        "opcode": "0",
        "extension": "_f"
    },
    {
        "instruction": "fmv.w.x",
        "bit_range": "14..12",
        "opcode": "0",
        "extension": "_f"
    },
    {
        "instruction": "fmv.w.x",
        "bit_range": "6..2",
        "opcode": "0x14",
        "extension": "_f"
    },
    {
        "instruction": "frflags",
        "bit_range": "pseudo-op",
        "opcode": "N/A",
        "extension": "_f"
    },
    {
        "instruction": "fsflags",
        "bit_range": "pseudo-op",
        "opcode": "N/A",
        "extension": "_f"
    },
    {
        "instruction": "fsflagsi",
        "bit_range": "pseudo-op",
        "opcode": "N/A",
        "extension": "_f"
    },
    {
        "instruction": "frrm",
        "bit_range": "pseudo-op",
        "opcode": "N/A",
        "extension": "_f"
    },
    {
        "instruction": "fsrm",
        "bit_range": "pseudo-op",
        "opcode": "N/A",
        "extension": "_f"
    },
    {
        "instruction": "fsrmi",
        "bit_range": "pseudo-op",
        "opcode": "N/A",
        "extension": "_f"
    },
    {
        "instruction": "fscsr",
        "bit_range": "pseudo-op",
        "opcode": "N/A",
        "extension": "_f"
    },
    {
        "instruction": "frcsr",
        "bit_range": "pseudo-op",
        "opcode": "N/A",
        "extension": "_f"
    },
    {
        "instruction": "fli.s",
        "bit_range": "24..20",
        "opcode": "1",
        "extension": "_f_zfa"
    },
    {
        "instruction": "fli.s",
        "bit_range": "14..12",
        "opcode": "0",
        "extension": "_f_zfa"
    },
    {
        "instruction": "fli.s",
        "bit_range": "6..2",
        "opcode": "0x14",
        "extension": "_f_zfa"
    },
    {
        "instruction": "fminm.s",
        "bit_range": "31..27",
        "opcode": "0x05",
        "extension": "_f_zfa"
    },
    {
        "instruction": "fminm.s",
        "bit_range": "26..25",
        "opcode": "0",
        "extension": "_f_zfa"
    },
    {
        "instruction": "fminm.s",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_f_zfa"
    },
    {
        "instruction": "fmaxm.s",
        "bit_range": "31..27",
        "opcode": "0x05",
        "extension": "_f_zfa"
    },
    {
        "instruction": "fmaxm.s",
        "bit_range": "26..25",
        "opcode": "0",
        "extension": "_f_zfa"
    },
    {
        "instruction": "fmaxm.s",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_f_zfa"
    },
    {
        "instruction": "fround.s",
        "bit_range": "24..20",
        "opcode": "4",
        "extension": "_f_zfa"
    },
    {
        "instruction": "fround.s",
        "bit_range": "26..25",
        "opcode": "0",
        "extension": "_f_zfa"
    },
    {
        "instruction": "fround.s",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_f_zfa"
    },
    {
        "instruction": "froundnx.s",
        "bit_range": "24..20",
        "opcode": "5",
        "extension": "_f_zfa"
    },
    {
        "instruction": "froundnx.s",
        "bit_range": "26..25",
        "opcode": "0",
        "extension": "_f_zfa"
    },
    {
        "instruction": "froundnx.s",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_f_zfa"
    },
    {
        "instruction": "fleq.s",
        "bit_range": "31..27",
        "opcode": "0x14",
        "extension": "_f_zfa"
    },
    {
        "instruction": "fleq.s",
        "bit_range": "26..25",
        "opcode": "0",
        "extension": "_f_zfa"
    },
    {
        "instruction": "fleq.s",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_f_zfa"
    },
    {
        "instruction": "fltq.s",
        "bit_range": "31..27",
        "opcode": "0x14",
        "extension": "_f_zfa"
    },
    {
        "instruction": "fltq.s",
        "bit_range": "26..25",
        "opcode": "0",
        "extension": "_f_zfa"
    },
    {
        "instruction": "fltq.s",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_f_zfa"
    },
    {
        "instruction": "hfence.vvma",
        "bit_range": "11..7",
        "opcode": "0",
        "extension": "_h"
    },
    {
        "instruction": "hfence.vvma",
        "bit_range": "31..25",
        "opcode": "0x11",
        "extension": "_h"
    },
    {
        "instruction": "hfence.vvma",
        "bit_range": "6..2",
        "opcode": "0x1C",
        "extension": "_h"
    },
    {
        "instruction": "hfence.gvma",
        "bit_range": "11..7",
        "opcode": "0",
        "extension": "_h"
    },
    {
        "instruction": "hfence.gvma",
        "bit_range": "31..25",
        "opcode": "0x31",
        "extension": "_h"
    },
    {
        "instruction": "hfence.gvma",
        "bit_range": "6..2",
        "opcode": "0x1C",
        "extension": "_h"
    },
    {
        "instruction": "hlv.b",
        "bit_range": "24..20",
        "opcode": "0x0",
        "extension": "_h"
    },
    {
        "instruction": "hlv.b",
        "bit_range": "14..12",
        "opcode": "4",
        "extension": "_h"
    },
    {
        "instruction": "hlv.b",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_h"
    },
    {
        "instruction": "hlv.bu",
        "bit_range": "24..20",
        "opcode": "0x1",
        "extension": "_h"
    },
    {
        "instruction": "hlv.bu",
        "bit_range": "14..12",
        "opcode": "4",
        "extension": "_h"
    },
    {
        "instruction": "hlv.bu",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_h"
    },
    {
        "instruction": "hlv.h",
        "bit_range": "24..20",
        "opcode": "0x0",
        "extension": "_h"
    },
    {
        "instruction": "hlv.h",
        "bit_range": "14..12",
        "opcode": "4",
        "extension": "_h"
    },
    {
        "instruction": "hlv.h",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_h"
    },
    {
        "instruction": "hlv.hu",
        "bit_range": "24..20",
        "opcode": "0x1",
        "extension": "_h"
    },
    {
        "instruction": "hlv.hu",
        "bit_range": "14..12",
        "opcode": "4",
        "extension": "_h"
    },
    {
        "instruction": "hlv.hu",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_h"
    },
    {
        "instruction": "hlvx.hu",
        "bit_range": "24..20",
        "opcode": "0x3",
        "extension": "_h"
    },
    {
        "instruction": "hlvx.hu",
        "bit_range": "14..12",
        "opcode": "4",
        "extension": "_h"
    },
    {
        "instruction": "hlvx.hu",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_h"
    },
    {
        "instruction": "hlv.w",
        "bit_range": "24..20",
        "opcode": "0x0",
        "extension": "_h"
    },
    {
        "instruction": "hlv.w",
        "bit_range": "14..12",
        "opcode": "4",
        "extension": "_h"
    },
    {
        "instruction": "hlv.w",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_h"
    },
    {
        "instruction": "hlvx.wu",
        "bit_range": "24..20",
        "opcode": "0x3",
        "extension": "_h"
    },
    {
        "instruction": "hlvx.wu",
        "bit_range": "14..12",
        "opcode": "4",
        "extension": "_h"
    },
    {
        "instruction": "hlvx.wu",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_h"
    },
    {
        "instruction": "hsv.b",
        "bit_range": "11..7",
        "opcode": "0",
        "extension": "_h"
    },
    {
        "instruction": "hsv.b",
        "bit_range": "31..25",
        "opcode": "0x31",
        "extension": "_h"
    },
    {
        "instruction": "hsv.b",
        "bit_range": "6..2",
        "opcode": "0x1C",
        "extension": "_h"
    },
    {
        "instruction": "hsv.h",
        "bit_range": "11..7",
        "opcode": "0",
        "extension": "_h"
    },
    {
        "instruction": "hsv.h",
        "bit_range": "31..25",
        "opcode": "0x33",
        "extension": "_h"
    },
    {
        "instruction": "hsv.h",
        "bit_range": "6..2",
        "opcode": "0x1C",
        "extension": "_h"
    },
    {
        "instruction": "hsv.w",
        "bit_range": "11..7",
        "opcode": "0",
        "extension": "_h"
    },
    {
        "instruction": "hsv.w",
        "bit_range": "31..25",
        "opcode": "0x35",
        "extension": "_h"
    },
    {
        "instruction": "hsv.w",
        "bit_range": "6..2",
        "opcode": "0x1C",
        "extension": "_h"
    },
    {
        "instruction": "lui",
        "bit_range": "6..2",
        "opcode": "0x0D",
        "extension": "_i"
    },
    {
        "instruction": "auipc",
        "bit_range": "6..2",
        "opcode": "0x05",
        "extension": "_i"
    },
    {
        "instruction": "jal",
        "bit_range": "6..2",
        "opcode": "0x1b",
        "extension": "_i"
    },
    {
        "instruction": "jalr",
        "bit_range": "14..12",
        "opcode": "0",
        "extension": "_i"
    },
    {
        "instruction": "jalr",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_i"
    },
    {
        "instruction": "beq",
        "bit_range": "14..12",
        "opcode": "0",
        "extension": "_i"
    },
    {
        "instruction": "beq",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_i"
    },
    {
        "instruction": "bne",
        "bit_range": "14..12",
        "opcode": "1",
        "extension": "_i"
    },
    {
        "instruction": "bne",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_i"
    },
    {
        "instruction": "blt",
        "bit_range": "14..12",
        "opcode": "4",
        "extension": "_i"
    },
    {
        "instruction": "blt",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_i"
    },
    {
        "instruction": "bge",
        "bit_range": "14..12",
        "opcode": "5",
        "extension": "_i"
    },
    {
        "instruction": "bge",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_i"
    },
    {
        "instruction": "bltu",
        "bit_range": "14..12",
        "opcode": "6",
        "extension": "_i"
    },
    {
        "instruction": "bltu",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_i"
    },
    {
        "instruction": "bgeu",
        "bit_range": "14..12",
        "opcode": "7",
        "extension": "_i"
    },
    {
        "instruction": "bgeu",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_i"
    },
    {
        "instruction": "lb",
        "bit_range": "14..12",
        "opcode": "0",
        "extension": "_i"
    },
    {
        "instruction": "lb",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_i"
    },
    {
        "instruction": "lh",
        "bit_range": "14..12",
        "opcode": "1",
        "extension": "_i"
    },
    {
        "instruction": "lh",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_i"
    },
    {
        "instruction": "lw",
        "bit_range": "14..12",
        "opcode": "2",
        "extension": "_i"
    },
    {
        "instruction": "lw",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_i"
    },
    {
        "instruction": "lbu",
        "bit_range": "14..12",
        "opcode": "4",
        "extension": "_i"
    },
    {
        "instruction": "lbu",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_i"
    },
    {
        "instruction": "lhu",
        "bit_range": "14..12",
        "opcode": "5",
        "extension": "_i"
    },
    {
        "instruction": "lhu",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_i"
    },
    {
        "instruction": "sb",
        "bit_range": "14..12",
        "opcode": "0",
        "extension": "_i"
    },
    {
        "instruction": "sb",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_i"
    },
    {
        "instruction": "sh",
        "bit_range": "14..12",
        "opcode": "1",
        "extension": "_i"
    },
    {
        "instruction": "sh",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_i"
    },
    {
        "instruction": "sw",
        "bit_range": "14..12",
        "opcode": "2",
        "extension": "_i"
    },
    {
        "instruction": "sw",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_i"
    },
    {
        "instruction": "addi",
        "bit_range": "14..12",
        "opcode": "0",
        "extension": "_i"
    },
    {
        "instruction": "addi",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_i"
    },
    {
        "instruction": "slti",
        "bit_range": "14..12",
        "opcode": "2",
        "extension": "_i"
    },
    {
        "instruction": "slti",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_i"
    },
    {
        "instruction": "sltiu",
        "bit_range": "14..12",
        "opcode": "3",
        "extension": "_i"
    },
    {
        "instruction": "sltiu",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_i"
    },
    {
        "instruction": "xori",
        "bit_range": "14..12",
        "opcode": "4",
        "extension": "_i"
    },
    {
        "instruction": "xori",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_i"
    },
    {
        "instruction": "ori",
        "bit_range": "14..12",
        "opcode": "6",
        "extension": "_i"
    },
    {
        "instruction": "ori",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_i"
    },
    {
        "instruction": "andi",
        "bit_range": "14..12",
        "opcode": "7",
        "extension": "_i"
    },
    {
        "instruction": "andi",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_i"
    },
    {
        "instruction": "add",
        "bit_range": "31..25",
        "opcode": "0",
        "extension": "_i"
    },
    {
        "instruction": "add",
        "bit_range": "6..2",
        "opcode": "0x0C",
        "extension": "_i"
    },
    {
        "instruction": "sub",
        "bit_range": "31..25",
        "opcode": "32",
        "extension": "_i"
    },
    {
        "instruction": "sub",
        "bit_range": "6..2",
        "opcode": "0x0C",
        "extension": "_i"
    },
    {
        "instruction": "sll",
        "bit_range": "31..25",
        "opcode": "0",
        "extension": "_i"
    },
    {
        "instruction": "sll",
        "bit_range": "6..2",
        "opcode": "0x0C",
        "extension": "_i"
    },
    {
        "instruction": "slt",
        "bit_range": "31..25",
        "opcode": "0",
        "extension": "_i"
    },
    {
        "instruction": "slt",
        "bit_range": "6..2",
        "opcode": "0x0C",
        "extension": "_i"
    },
    {
        "instruction": "sltu",
        "bit_range": "31..25",
        "opcode": "0",
        "extension": "_i"
    },
    {
        "instruction": "sltu",
        "bit_range": "6..2",
        "opcode": "0x0C",
        "extension": "_i"
    },
    {
        "instruction": "xor",
        "bit_range": "31..25",
        "opcode": "0",
        "extension": "_i"
    },
    {
        "instruction": "xor",
        "bit_range": "6..2",
        "opcode": "0x0C",
        "extension": "_i"
    },
    {
        "instruction": "srl",
        "bit_range": "31..25",
        "opcode": "0",
        "extension": "_i"
    },
    {
        "instruction": "srl",
        "bit_range": "6..2",
        "opcode": "0x0C",
        "extension": "_i"
    },
    {
        "instruction": "sra",
        "bit_range": "31..25",
        "opcode": "32",
        "extension": "_i"
    },
    {
        "instruction": "sra",
        "bit_range": "6..2",
        "opcode": "0x0C",
        "extension": "_i"
    },
    {
        "instruction": "or",
        "bit_range": "31..25",
        "opcode": "0",
        "extension": "_i"
    },
    {
        "instruction": "or",
        "bit_range": "6..2",
        "opcode": "0x0C",
        "extension": "_i"
    },
    {
        "instruction": "and",
        "bit_range": "31..25",
        "opcode": "0",
        "extension": "_i"
    },
    {
        "instruction": "and",
        "bit_range": "6..2",
        "opcode": "0x0C",
        "extension": "_i"
    },
    {
        "instruction": "fence",
        "bit_range": "14..12",
        "opcode": "0",
        "extension": "_i"
    },
    {
        "instruction": "fence",
        "bit_range": "6..2",
        "opcode": "0x03",
        "extension": "_i"
    },
    {
        "instruction": "pause",
        "bit_range": "pseudo-op",
        "opcode": "N/A",
        "extension": "_i"
    },
    {
        "instruction": "ecall",
        "bit_range": "31..20",
        "opcode": "0x000",
        "extension": "_i"
    },
    {
        "instruction": "ecall",
        "bit_range": "6..2",
        "opcode": "0x1C",
        "extension": "_i"
    },
    {
        "instruction": "ebreak",
        "bit_range": "31..20",
        "opcode": "0x001",
        "extension": "_i"
    },
    {
        "instruction": "ebreak",
        "bit_range": "6..2",
        "opcode": "0x1C",
        "extension": "_i"
    },
    {
        "instruction": "scall",
        "bit_range": "pseudo-op",
        "opcode": "N/A",
        "extension": "_i"
    },
    {
        "instruction": "sbreak",
        "bit_range": "pseudo-op",
        "opcode": "N/A",
        "extension": "_i"
    },
    {
        "instruction": "mv",
        "bit_range": "pseudo-op",
        "opcode": "N/A",
        "extension": "_i"
    },
    {
        "instruction": "neg",
        "bit_range": "pseudo-op",
        "opcode": "N/A",
        "extension": "_i"
    },
    {
        "instruction": "nop",
        "bit_range": "pseudo-op",
        "opcode": "N/A",
        "extension": "_i"
    },
    {
        "instruction": "ret",
        "bit_range": "pseudo-op",
        "opcode": "N/A",
        "extension": "_i"
    },
    {
        "instruction": "bleu",
        "bit_range": "pseudo-op",
        "opcode": "N/A",
        "extension": "_i"
    },
    {
        "instruction": "bgtu",
        "bit_range": "pseudo-op",
        "opcode": "N/A",
        "extension": "_i"
    },
    {
        "instruction": "ble",
        "bit_range": "pseudo-op",
        "opcode": "N/A",
        "extension": "_i"
    },
    {
        "instruction": "bgez",
        "bit_range": "pseudo-op",
        "opcode": "N/A",
        "extension": "_i"
    },
    {
        "instruction": "blez",
        "bit_range": "pseudo-op",
        "opcode": "N/A",
        "extension": "_i"
    },
    {
        "instruction": "bgt",
        "bit_range": "pseudo-op",
        "opcode": "N/A",
        "extension": "_i"
    },
    {
        "instruction": "bgtz",
        "bit_range": "pseudo-op",
        "opcode": "N/A",
        "extension": "_i"
    },
    {
        "instruction": "bltz",
        "bit_range": "pseudo-op",
        "opcode": "N/A",
        "extension": "_i"
    },
    {
        "instruction": "bnez",
        "bit_range": "pseudo-op",
        "opcode": "N/A",
        "extension": "_i"
    },
    {
        "instruction": "beqz",
        "bit_range": "pseudo-op",
        "opcode": "N/A",
        "extension": "_i"
    },
    {
        "instruction": "seqz",
        "bit_range": "pseudo-op",
        "opcode": "N/A",
        "extension": "_i"
    },
    {
        "instruction": "snez",
        "bit_range": "pseudo-op",
        "opcode": "N/A",
        "extension": "_i"
    },
    {
        "instruction": "sltz",
        "bit_range": "pseudo-op",
        "opcode": "N/A",
        "extension": "_i"
    },
    {
        "instruction": "sgtz",
        "bit_range": "pseudo-op",
        "opcode": "N/A",
        "extension": "_i"
    },
    {
        "instruction": "jalr",
        "bit_range": "pseudo-op",
        "opcode": "N/A",
        "extension": "_i"
    },
    {
        "instruction": "jr",
        "bit_range": "pseudo-op",
        "opcode": "N/A",
        "extension": "_i"
    },
    {
        "instruction": "jal",
        "bit_range": "pseudo-op",
        "opcode": "N/A",
        "extension": "_i"
    },
    {
        "instruction": "j",
        "bit_range": "pseudo-op",
        "opcode": "N/A",
        "extension": "_i"
    },
    {
        "instruction": "mul",
        "bit_range": "31..25",
        "opcode": "1",
        "extension": "_m"
    },
    {
        "instruction": "mul",
        "bit_range": "6..2",
        "opcode": "0x0C",
        "extension": "_m"
    },
    {
        "instruction": "mulh",
        "bit_range": "31..25",
        "opcode": "1",
        "extension": "_m"
    },
    {
        "instruction": "mulh",
        "bit_range": "6..2",
        "opcode": "0x0C",
        "extension": "_m"
    },
    {
        "instruction": "mulhsu",
        "bit_range": "31..25",
        "opcode": "1",
        "extension": "_m"
    },
    {
        "instruction": "mulhsu",
        "bit_range": "6..2",
        "opcode": "0x0C",
        "extension": "_m"
    },
    {
        "instruction": "mulhu",
        "bit_range": "31..25",
        "opcode": "1",
        "extension": "_m"
    },
    {
        "instruction": "mulhu",
        "bit_range": "6..2",
        "opcode": "0x0C",
        "extension": "_m"
    },
    {
        "instruction": "div",
        "bit_range": "31..25",
        "opcode": "1",
        "extension": "_m"
    },
    {
        "instruction": "div",
        "bit_range": "6..2",
        "opcode": "0x0C",
        "extension": "_m"
    },
    {
        "instruction": "divu",
        "bit_range": "31..25",
        "opcode": "1",
        "extension": "_m"
    },
    {
        "instruction": "divu",
        "bit_range": "6..2",
        "opcode": "0x0C",
        "extension": "_m"
    },
    {
        "instruction": "rem",
        "bit_range": "31..25",
        "opcode": "1",
        "extension": "_m"
    },
    {
        "instruction": "rem",
        "bit_range": "6..2",
        "opcode": "0x0C",
        "extension": "_m"
    },
    {
        "instruction": "remu",
        "bit_range": "31..25",
        "opcode": "1",
        "extension": "_m"
    },
    {
        "instruction": "remu",
        "bit_range": "6..2",
        "opcode": "0x0C",
        "extension": "_m"
    },
    {
        "instruction": "flq",
        "bit_range": "14..12",
        "opcode": "4",
        "extension": "_q"
    },
    {
        "instruction": "flq",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_q"
    },
    {
        "instruction": "fsq",
        "bit_range": "14..12",
        "opcode": "4",
        "extension": "_q"
    },
    {
        "instruction": "fsq",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_q"
    },
    {
        "instruction": "fmadd.q",
        "bit_range": "26..25",
        "opcode": "3",
        "extension": "_q"
    },
    {
        "instruction": "fmadd.q",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_q"
    },
    {
        "instruction": "fmsub.q",
        "bit_range": "26..25",
        "opcode": "3",
        "extension": "_q"
    },
    {
        "instruction": "fmsub.q",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_q"
    },
    {
        "instruction": "fnmsub.q",
        "bit_range": "26..25",
        "opcode": "3",
        "extension": "_q"
    },
    {
        "instruction": "fnmsub.q",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_q"
    },
    {
        "instruction": "fnmadd.q",
        "bit_range": "26..25",
        "opcode": "3",
        "extension": "_q"
    },
    {
        "instruction": "fnmadd.q",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_q"
    },
    {
        "instruction": "fadd.q",
        "bit_range": "31..27",
        "opcode": "0x00",
        "extension": "_q"
    },
    {
        "instruction": "fadd.q",
        "bit_range": "26..25",
        "opcode": "3",
        "extension": "_q"
    },
    {
        "instruction": "fadd.q",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_q"
    },
    {
        "instruction": "fsub.q",
        "bit_range": "31..27",
        "opcode": "0x01",
        "extension": "_q"
    },
    {
        "instruction": "fsub.q",
        "bit_range": "26..25",
        "opcode": "3",
        "extension": "_q"
    },
    {
        "instruction": "fsub.q",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_q"
    },
    {
        "instruction": "fmul.q",
        "bit_range": "31..27",
        "opcode": "0x02",
        "extension": "_q"
    },
    {
        "instruction": "fmul.q",
        "bit_range": "26..25",
        "opcode": "3",
        "extension": "_q"
    },
    {
        "instruction": "fmul.q",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_q"
    },
    {
        "instruction": "fdiv.q",
        "bit_range": "31..27",
        "opcode": "0x03",
        "extension": "_q"
    },
    {
        "instruction": "fdiv.q",
        "bit_range": "26..25",
        "opcode": "3",
        "extension": "_q"
    },
    {
        "instruction": "fdiv.q",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_q"
    },
    {
        "instruction": "fsqrt.q",
        "bit_range": "24..20",
        "opcode": "0",
        "extension": "_q"
    },
    {
        "instruction": "fsqrt.q",
        "bit_range": "26..25",
        "opcode": "3",
        "extension": "_q"
    },
    {
        "instruction": "fsqrt.q",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_q"
    },
    {
        "instruction": "fsgnj.q",
        "bit_range": "31..27",
        "opcode": "0x04",
        "extension": "_q"
    },
    {
        "instruction": "fsgnj.q",
        "bit_range": "26..25",
        "opcode": "3",
        "extension": "_q"
    },
    {
        "instruction": "fsgnj.q",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_q"
    },
    {
        "instruction": "fsgnjn.q",
        "bit_range": "31..27",
        "opcode": "0x04",
        "extension": "_q"
    },
    {
        "instruction": "fsgnjn.q",
        "bit_range": "26..25",
        "opcode": "3",
        "extension": "_q"
    },
    {
        "instruction": "fsgnjn.q",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_q"
    },
    {
        "instruction": "fsgnjx.q",
        "bit_range": "31..27",
        "opcode": "0x04",
        "extension": "_q"
    },
    {
        "instruction": "fsgnjx.q",
        "bit_range": "26..25",
        "opcode": "3",
        "extension": "_q"
    },
    {
        "instruction": "fsgnjx.q",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_q"
    },
    {
        "instruction": "fmin.q",
        "bit_range": "31..27",
        "opcode": "0x05",
        "extension": "_q"
    },
    {
        "instruction": "fmin.q",
        "bit_range": "26..25",
        "opcode": "3",
        "extension": "_q"
    },
    {
        "instruction": "fmin.q",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_q"
    },
    {
        "instruction": "fmax.q",
        "bit_range": "31..27",
        "opcode": "0x05",
        "extension": "_q"
    },
    {
        "instruction": "fmax.q",
        "bit_range": "26..25",
        "opcode": "3",
        "extension": "_q"
    },
    {
        "instruction": "fmax.q",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_q"
    },
    {
        "instruction": "fcvt.s.q",
        "bit_range": "24..20",
        "opcode": "3",
        "extension": "_q"
    },
    {
        "instruction": "fcvt.s.q",
        "bit_range": "26..25",
        "opcode": "0",
        "extension": "_q"
    },
    {
        "instruction": "fcvt.s.q",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_q"
    },
    {
        "instruction": "fcvt.q.s",
        "bit_range": "24..20",
        "opcode": "0",
        "extension": "_q"
    },
    {
        "instruction": "fcvt.q.s",
        "bit_range": "26..25",
        "opcode": "3",
        "extension": "_q"
    },
    {
        "instruction": "fcvt.q.s",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_q"
    },
    {
        "instruction": "fcvt.d.q",
        "bit_range": "24..20",
        "opcode": "3",
        "extension": "_q"
    },
    {
        "instruction": "fcvt.d.q",
        "bit_range": "26..25",
        "opcode": "1",
        "extension": "_q"
    },
    {
        "instruction": "fcvt.d.q",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_q"
    },
    {
        "instruction": "fcvt.q.d",
        "bit_range": "24..20",
        "opcode": "1",
        "extension": "_q"
    },
    {
        "instruction": "fcvt.q.d",
        "bit_range": "26..25",
        "opcode": "3",
        "extension": "_q"
    },
    {
        "instruction": "fcvt.q.d",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_q"
    },
    {
        "instruction": "feq.q",
        "bit_range": "31..27",
        "opcode": "0x14",
        "extension": "_q"
    },
    {
        "instruction": "feq.q",
        "bit_range": "26..25",
        "opcode": "3",
        "extension": "_q"
    },
    {
        "instruction": "feq.q",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_q"
    },
    {
        "instruction": "flt.q",
        "bit_range": "31..27",
        "opcode": "0x14",
        "extension": "_q"
    },
    {
        "instruction": "flt.q",
        "bit_range": "26..25",
        "opcode": "3",
        "extension": "_q"
    },
    {
        "instruction": "flt.q",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_q"
    },
    {
        "instruction": "fle.q",
        "bit_range": "31..27",
        "opcode": "0x14",
        "extension": "_q"
    },
    {
        "instruction": "fle.q",
        "bit_range": "26..25",
        "opcode": "3",
        "extension": "_q"
    },
    {
        "instruction": "fle.q",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_q"
    },
    {
        "instruction": "fclass.q",
        "bit_range": "24..20",
        "opcode": "0",
        "extension": "_q"
    },
    {
        "instruction": "fclass.q",
        "bit_range": "14..12",
        "opcode": "1",
        "extension": "_q"
    },
    {
        "instruction": "fclass.q",
        "bit_range": "6..2",
        "opcode": "0x14",
        "extension": "_q"
    },
    {
        "instruction": "fcvt.w.q",
        "bit_range": "24..20",
        "opcode": "0",
        "extension": "_q"
    },
    {
        "instruction": "fcvt.w.q",
        "bit_range": "26..25",
        "opcode": "3",
        "extension": "_q"
    },
    {
        "instruction": "fcvt.w.q",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_q"
    },
    {
        "instruction": "fcvt.wu.q",
        "bit_range": "24..20",
        "opcode": "1",
        "extension": "_q"
    },
    {
        "instruction": "fcvt.wu.q",
        "bit_range": "26..25",
        "opcode": "3",
        "extension": "_q"
    },
    {
        "instruction": "fcvt.wu.q",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_q"
    },
    {
        "instruction": "fcvt.q.w",
        "bit_range": "24..20",
        "opcode": "0",
        "extension": "_q"
    },
    {
        "instruction": "fcvt.q.w",
        "bit_range": "26..25",
        "opcode": "3",
        "extension": "_q"
    },
    {
        "instruction": "fcvt.q.w",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_q"
    },
    {
        "instruction": "fcvt.q.wu",
        "bit_range": "24..20",
        "opcode": "1",
        "extension": "_q"
    },
    {
        "instruction": "fcvt.q.wu",
        "bit_range": "26..25",
        "opcode": "3",
        "extension": "_q"
    },
    {
        "instruction": "fcvt.q.wu",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_q"
    },
    {
        "instruction": "fli.q",
        "bit_range": "24..20",
        "opcode": "1",
        "extension": "_q_zfa"
    },
    {
        "instruction": "fli.q",
        "bit_range": "14..12",
        "opcode": "0",
        "extension": "_q_zfa"
    },
    {
        "instruction": "fli.q",
        "bit_range": "6..2",
        "opcode": "0x14",
        "extension": "_q_zfa"
    },
    {
        "instruction": "fminm.q",
        "bit_range": "31..27",
        "opcode": "0x05",
        "extension": "_q_zfa"
    },
    {
        "instruction": "fminm.q",
        "bit_range": "26..25",
        "opcode": "3",
        "extension": "_q_zfa"
    },
    {
        "instruction": "fminm.q",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_q_zfa"
    },
    {
        "instruction": "fmaxm.q",
        "bit_range": "31..27",
        "opcode": "0x05",
        "extension": "_q_zfa"
    },
    {
        "instruction": "fmaxm.q",
        "bit_range": "26..25",
        "opcode": "3",
        "extension": "_q_zfa"
    },
    {
        "instruction": "fmaxm.q",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_q_zfa"
    },
    {
        "instruction": "fround.q",
        "bit_range": "24..20",
        "opcode": "4",
        "extension": "_q_zfa"
    },
    {
        "instruction": "fround.q",
        "bit_range": "26..25",
        "opcode": "3",
        "extension": "_q_zfa"
    },
    {
        "instruction": "fround.q",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_q_zfa"
    },
    {
        "instruction": "froundnx.q",
        "bit_range": "24..20",
        "opcode": "5",
        "extension": "_q_zfa"
    },
    {
        "instruction": "froundnx.q",
        "bit_range": "26..25",
        "opcode": "3",
        "extension": "_q_zfa"
    },
    {
        "instruction": "froundnx.q",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_q_zfa"
    },
    {
        "instruction": "fleq.q",
        "bit_range": "31..27",
        "opcode": "0x14",
        "extension": "_q_zfa"
    },
    {
        "instruction": "fleq.q",
        "bit_range": "26..25",
        "opcode": "3",
        "extension": "_q_zfa"
    },
    {
        "instruction": "fleq.q",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_q_zfa"
    },
    {
        "instruction": "fltq.q",
        "bit_range": "31..27",
        "opcode": "0x14",
        "extension": "_q_zfa"
    },
    {
        "instruction": "fltq.q",
        "bit_range": "26..25",
        "opcode": "3",
        "extension": "_q_zfa"
    },
    {
        "instruction": "fltq.q",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_q_zfa"
    },
    {
        "instruction": "fcvt.q.h",
        "bit_range": "24..20",
        "opcode": "2",
        "extension": "_q_zfh"
    },
    {
        "instruction": "fcvt.q.h",
        "bit_range": "26..25",
        "opcode": "3",
        "extension": "_q_zfh"
    },
    {
        "instruction": "fcvt.q.h",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_q_zfh"
    },
    {
        "instruction": "fcvt.h.q",
        "bit_range": "24..20",
        "opcode": "3",
        "extension": "_q_zfh"
    },
    {
        "instruction": "fcvt.h.q",
        "bit_range": "26..25",
        "opcode": "2",
        "extension": "_q_zfh"
    },
    {
        "instruction": "fcvt.h.q",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_q_zfh"
    },
    {
        "instruction": "sfence.vma",
        "bit_range": "11..7",
        "opcode": "0",
        "extension": "_s"
    },
    {
        "instruction": "sfence.vma",
        "bit_range": "31..25",
        "opcode": "0x09",
        "extension": "_s"
    },
    {
        "instruction": "sfence.vma",
        "bit_range": "6..2",
        "opcode": "0x1C",
        "extension": "_s"
    },
    {
        "instruction": "sret",
        "bit_range": "11..7",
        "opcode": "0",
        "extension": "_s"
    },
    {
        "instruction": "sret",
        "bit_range": "31..20",
        "opcode": "0x102",
        "extension": "_s"
    },
    {
        "instruction": "sret",
        "bit_range": "6..2",
        "opcode": "0x1C",
        "extension": "_s"
    },
    {
        "instruction": "dret",
        "bit_range": "11..7",
        "opcode": "0",
        "extension": "_sdext"
    },
    {
        "instruction": "dret",
        "bit_range": "31..20",
        "opcode": "0x7b2",
        "extension": "_sdext"
    },
    {
        "instruction": "dret",
        "bit_range": "6..2",
        "opcode": "0x1C",
        "extension": "_sdext"
    },
    {
        "instruction": "sinval.vma",
        "bit_range": "11..7",
        "opcode": "0",
        "extension": "_svinval"
    },
    {
        "instruction": "sinval.vma",
        "bit_range": "31..25",
        "opcode": "0x0b",
        "extension": "_svinval"
    },
    {
        "instruction": "sinval.vma",
        "bit_range": "6..2",
        "opcode": "0x1C",
        "extension": "_svinval"
    },
    {
        "instruction": "sfence.w.inval",
        "bit_range": "11..7",
        "opcode": "0",
        "extension": "_svinval"
    },
    {
        "instruction": "sfence.w.inval",
        "bit_range": "24..20",
        "opcode": "0x0",
        "extension": "_svinval"
    },
    {
        "instruction": "sfence.w.inval",
        "bit_range": "14..12",
        "opcode": "0",
        "extension": "_svinval"
    },
    {
        "instruction": "sfence.w.inval",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_svinval"
    },
    {
        "instruction": "sfence.inval.ir",
        "bit_range": "11..7",
        "opcode": "0",
        "extension": "_svinval"
    },
    {
        "instruction": "sfence.inval.ir",
        "bit_range": "24..20",
        "opcode": "0x1",
        "extension": "_svinval"
    },
    {
        "instruction": "sfence.inval.ir",
        "bit_range": "14..12",
        "opcode": "0",
        "extension": "_svinval"
    },
    {
        "instruction": "sfence.inval.ir",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_svinval"
    },
    {
        "instruction": "hinval.vvma",
        "bit_range": "11..7",
        "opcode": "0",
        "extension": "_svinval"
    },
    {
        "instruction": "hinval.vvma",
        "bit_range": "31..25",
        "opcode": "0x13",
        "extension": "_svinval"
    },
    {
        "instruction": "hinval.vvma",
        "bit_range": "6..2",
        "opcode": "0x1C",
        "extension": "_svinval"
    },
    {
        "instruction": "hinval.gvma",
        "bit_range": "11..7",
        "opcode": "0",
        "extension": "_svinval"
    },
    {
        "instruction": "hinval.gvma",
        "bit_range": "31..25",
        "opcode": "0x33",
        "extension": "_svinval"
    },
    {
        "instruction": "hinval.gvma",
        "bit_range": "6..2",
        "opcode": "0x1C",
        "extension": "_svinval"
    },
    {
        "instruction": "mret",
        "bit_range": "11..7",
        "opcode": "0",
        "extension": "_system"
    },
    {
        "instruction": "mret",
        "bit_range": "31..20",
        "opcode": "0x302",
        "extension": "_system"
    },
    {
        "instruction": "mret",
        "bit_range": "6..2",
        "opcode": "0x1C",
        "extension": "_system"
    },
    {
        "instruction": "wfi",
        "bit_range": "11..7",
        "opcode": "0",
        "extension": "_system"
    },
    {
        "instruction": "wfi",
        "bit_range": "31..20",
        "opcode": "0x105",
        "extension": "_system"
    },
    {
        "instruction": "wfi",
        "bit_range": "6..2",
        "opcode": "0x1C",
        "extension": "_system"
    },
    {
        "instruction": "#",
        "bit_range": "6..2",
        "opcode": "0x45",
        "extension": "_v"
    },
    {
        "instruction": "vsetivli",
        "bit_range": "14..12",
        "opcode": "0x7",
        "extension": "_v"
    },
    {
        "instruction": "vsetivli",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vsetvli",
        "bit_range": "14..12",
        "opcode": "0x7",
        "extension": "_v"
    },
    {
        "instruction": "vsetvli",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vsetvl",
        "bit_range": "30..25",
        "opcode": "0x0",
        "extension": "_v"
    },
    {
        "instruction": "vsetvl",
        "bit_range": "14..12",
        "opcode": "0x7",
        "extension": "_v"
    },
    {
        "instruction": "vsetvl",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vlm.v",
        "bit_range": "31..28",
        "opcode": "0",
        "extension": "_v"
    },
    {
        "instruction": "vlm.v",
        "bit_range": "24..20",
        "opcode": "0xb",
        "extension": "_v"
    },
    {
        "instruction": "vlm.v",
        "bit_range": "14..12",
        "opcode": "0x0",
        "extension": "_v"
    },
    {
        "instruction": "vlm.v",
        "bit_range": "6..0",
        "opcode": "0x07",
        "extension": "_v"
    },
    {
        "instruction": "vsm.v",
        "bit_range": "31..28",
        "opcode": "0",
        "extension": "_v"
    },
    {
        "instruction": "vsm.v",
        "bit_range": "24..20",
        "opcode": "0xb",
        "extension": "_v"
    },
    {
        "instruction": "vsm.v",
        "bit_range": "14..12",
        "opcode": "0x0",
        "extension": "_v"
    },
    {
        "instruction": "vsm.v",
        "bit_range": "6..0",
        "opcode": "0x27",
        "extension": "_v"
    },
    {
        "instruction": "vle8.v",
        "bit_range": "27..26",
        "opcode": "0",
        "extension": "_v"
    },
    {
        "instruction": "vle8.v",
        "bit_range": "24..20",
        "opcode": "0",
        "extension": "_v"
    },
    {
        "instruction": "vle8.v",
        "bit_range": "14..12",
        "opcode": "0x0",
        "extension": "_v"
    },
    {
        "instruction": "vle8.v",
        "bit_range": "6..0",
        "opcode": "0x07",
        "extension": "_v"
    },
    {
        "instruction": "vle16.v",
        "bit_range": "27..26",
        "opcode": "0",
        "extension": "_v"
    },
    {
        "instruction": "vle16.v",
        "bit_range": "24..20",
        "opcode": "0",
        "extension": "_v"
    },
    {
        "instruction": "vle16.v",
        "bit_range": "14..12",
        "opcode": "0x5",
        "extension": "_v"
    },
    {
        "instruction": "vle16.v",
        "bit_range": "6..0",
        "opcode": "0x07",
        "extension": "_v"
    },
    {
        "instruction": "vle32.v",
        "bit_range": "27..26",
        "opcode": "0",
        "extension": "_v"
    },
    {
        "instruction": "vle32.v",
        "bit_range": "24..20",
        "opcode": "0",
        "extension": "_v"
    },
    {
        "instruction": "vle32.v",
        "bit_range": "14..12",
        "opcode": "0x6",
        "extension": "_v"
    },
    {
        "instruction": "vle32.v",
        "bit_range": "6..0",
        "opcode": "0x07",
        "extension": "_v"
    },
    {
        "instruction": "vle64.v",
        "bit_range": "27..26",
        "opcode": "0",
        "extension": "_v"
    },
    {
        "instruction": "vle64.v",
        "bit_range": "24..20",
        "opcode": "0",
        "extension": "_v"
    },
    {
        "instruction": "vle64.v",
        "bit_range": "14..12",
        "opcode": "0x7",
        "extension": "_v"
    },
    {
        "instruction": "vle64.v",
        "bit_range": "6..0",
        "opcode": "0x07",
        "extension": "_v"
    },
    {
        "instruction": "vse8.v",
        "bit_range": "27..26",
        "opcode": "0",
        "extension": "_v"
    },
    {
        "instruction": "vse8.v",
        "bit_range": "24..20",
        "opcode": "0",
        "extension": "_v"
    },
    {
        "instruction": "vse8.v",
        "bit_range": "14..12",
        "opcode": "0x0",
        "extension": "_v"
    },
    {
        "instruction": "vse8.v",
        "bit_range": "6..0",
        "opcode": "0x27",
        "extension": "_v"
    },
    {
        "instruction": "vse16.v",
        "bit_range": "27..26",
        "opcode": "0",
        "extension": "_v"
    },
    {
        "instruction": "vse16.v",
        "bit_range": "24..20",
        "opcode": "0",
        "extension": "_v"
    },
    {
        "instruction": "vse16.v",
        "bit_range": "14..12",
        "opcode": "0x5",
        "extension": "_v"
    },
    {
        "instruction": "vse16.v",
        "bit_range": "6..0",
        "opcode": "0x27",
        "extension": "_v"
    },
    {
        "instruction": "vse32.v",
        "bit_range": "27..26",
        "opcode": "0",
        "extension": "_v"
    },
    {
        "instruction": "vse32.v",
        "bit_range": "24..20",
        "opcode": "0",
        "extension": "_v"
    },
    {
        "instruction": "vse32.v",
        "bit_range": "14..12",
        "opcode": "0x6",
        "extension": "_v"
    },
    {
        "instruction": "vse32.v",
        "bit_range": "6..0",
        "opcode": "0x27",
        "extension": "_v"
    },
    {
        "instruction": "vse64.v",
        "bit_range": "27..26",
        "opcode": "0",
        "extension": "_v"
    },
    {
        "instruction": "vse64.v",
        "bit_range": "24..20",
        "opcode": "0",
        "extension": "_v"
    },
    {
        "instruction": "vse64.v",
        "bit_range": "14..12",
        "opcode": "0x7",
        "extension": "_v"
    },
    {
        "instruction": "vse64.v",
        "bit_range": "6..0",
        "opcode": "0x27",
        "extension": "_v"
    },
    {
        "instruction": "vluxei8.v",
        "bit_range": "27..26",
        "opcode": "1",
        "extension": "_v"
    },
    {
        "instruction": "vluxei8.v",
        "bit_range": "14..12",
        "opcode": "0x0",
        "extension": "_v"
    },
    {
        "instruction": "vluxei8.v",
        "bit_range": "6..0",
        "opcode": "0x07",
        "extension": "_v"
    },
    {
        "instruction": "vluxei16.v",
        "bit_range": "27..26",
        "opcode": "1",
        "extension": "_v"
    },
    {
        "instruction": "vluxei16.v",
        "bit_range": "14..12",
        "opcode": "0x5",
        "extension": "_v"
    },
    {
        "instruction": "vluxei16.v",
        "bit_range": "6..0",
        "opcode": "0x07",
        "extension": "_v"
    },
    {
        "instruction": "vluxei32.v",
        "bit_range": "27..26",
        "opcode": "1",
        "extension": "_v"
    },
    {
        "instruction": "vluxei32.v",
        "bit_range": "14..12",
        "opcode": "0x6",
        "extension": "_v"
    },
    {
        "instruction": "vluxei32.v",
        "bit_range": "6..0",
        "opcode": "0x07",
        "extension": "_v"
    },
    {
        "instruction": "vluxei64.v",
        "bit_range": "27..26",
        "opcode": "1",
        "extension": "_v"
    },
    {
        "instruction": "vluxei64.v",
        "bit_range": "14..12",
        "opcode": "0x7",
        "extension": "_v"
    },
    {
        "instruction": "vluxei64.v",
        "bit_range": "6..0",
        "opcode": "0x07",
        "extension": "_v"
    },
    {
        "instruction": "vsuxei8.v",
        "bit_range": "27..26",
        "opcode": "1",
        "extension": "_v"
    },
    {
        "instruction": "vsuxei8.v",
        "bit_range": "14..12",
        "opcode": "0x0",
        "extension": "_v"
    },
    {
        "instruction": "vsuxei8.v",
        "bit_range": "6..0",
        "opcode": "0x27",
        "extension": "_v"
    },
    {
        "instruction": "vsuxei16.v",
        "bit_range": "27..26",
        "opcode": "1",
        "extension": "_v"
    },
    {
        "instruction": "vsuxei16.v",
        "bit_range": "14..12",
        "opcode": "0x5",
        "extension": "_v"
    },
    {
        "instruction": "vsuxei16.v",
        "bit_range": "6..0",
        "opcode": "0x27",
        "extension": "_v"
    },
    {
        "instruction": "vsuxei32.v",
        "bit_range": "27..26",
        "opcode": "1",
        "extension": "_v"
    },
    {
        "instruction": "vsuxei32.v",
        "bit_range": "14..12",
        "opcode": "0x6",
        "extension": "_v"
    },
    {
        "instruction": "vsuxei32.v",
        "bit_range": "6..0",
        "opcode": "0x27",
        "extension": "_v"
    },
    {
        "instruction": "vsuxei64.v",
        "bit_range": "27..26",
        "opcode": "1",
        "extension": "_v"
    },
    {
        "instruction": "vsuxei64.v",
        "bit_range": "14..12",
        "opcode": "0x7",
        "extension": "_v"
    },
    {
        "instruction": "vsuxei64.v",
        "bit_range": "6..0",
        "opcode": "0x27",
        "extension": "_v"
    },
    {
        "instruction": "vlse8.v",
        "bit_range": "27..26",
        "opcode": "2",
        "extension": "_v"
    },
    {
        "instruction": "vlse8.v",
        "bit_range": "14..12",
        "opcode": "0x0",
        "extension": "_v"
    },
    {
        "instruction": "vlse8.v",
        "bit_range": "6..0",
        "opcode": "0x07",
        "extension": "_v"
    },
    {
        "instruction": "vlse16.v",
        "bit_range": "27..26",
        "opcode": "2",
        "extension": "_v"
    },
    {
        "instruction": "vlse16.v",
        "bit_range": "14..12",
        "opcode": "0x5",
        "extension": "_v"
    },
    {
        "instruction": "vlse16.v",
        "bit_range": "6..0",
        "opcode": "0x07",
        "extension": "_v"
    },
    {
        "instruction": "vlse32.v",
        "bit_range": "27..26",
        "opcode": "2",
        "extension": "_v"
    },
    {
        "instruction": "vlse32.v",
        "bit_range": "14..12",
        "opcode": "0x6",
        "extension": "_v"
    },
    {
        "instruction": "vlse32.v",
        "bit_range": "6..0",
        "opcode": "0x07",
        "extension": "_v"
    },
    {
        "instruction": "vlse64.v",
        "bit_range": "27..26",
        "opcode": "2",
        "extension": "_v"
    },
    {
        "instruction": "vlse64.v",
        "bit_range": "14..12",
        "opcode": "0x7",
        "extension": "_v"
    },
    {
        "instruction": "vlse64.v",
        "bit_range": "6..0",
        "opcode": "0x07",
        "extension": "_v"
    },
    {
        "instruction": "vsse8.v",
        "bit_range": "27..26",
        "opcode": "2",
        "extension": "_v"
    },
    {
        "instruction": "vsse8.v",
        "bit_range": "14..12",
        "opcode": "0x0",
        "extension": "_v"
    },
    {
        "instruction": "vsse8.v",
        "bit_range": "6..0",
        "opcode": "0x27",
        "extension": "_v"
    },
    {
        "instruction": "vsse16.v",
        "bit_range": "27..26",
        "opcode": "2",
        "extension": "_v"
    },
    {
        "instruction": "vsse16.v",
        "bit_range": "14..12",
        "opcode": "0x5",
        "extension": "_v"
    },
    {
        "instruction": "vsse16.v",
        "bit_range": "6..0",
        "opcode": "0x27",
        "extension": "_v"
    },
    {
        "instruction": "vsse32.v",
        "bit_range": "27..26",
        "opcode": "2",
        "extension": "_v"
    },
    {
        "instruction": "vsse32.v",
        "bit_range": "14..12",
        "opcode": "0x6",
        "extension": "_v"
    },
    {
        "instruction": "vsse32.v",
        "bit_range": "6..0",
        "opcode": "0x27",
        "extension": "_v"
    },
    {
        "instruction": "vsse64.v",
        "bit_range": "27..26",
        "opcode": "2",
        "extension": "_v"
    },
    {
        "instruction": "vsse64.v",
        "bit_range": "14..12",
        "opcode": "0x7",
        "extension": "_v"
    },
    {
        "instruction": "vsse64.v",
        "bit_range": "6..0",
        "opcode": "0x27",
        "extension": "_v"
    },
    {
        "instruction": "vloxei8.v",
        "bit_range": "27..26",
        "opcode": "3",
        "extension": "_v"
    },
    {
        "instruction": "vloxei8.v",
        "bit_range": "14..12",
        "opcode": "0x0",
        "extension": "_v"
    },
    {
        "instruction": "vloxei8.v",
        "bit_range": "6..0",
        "opcode": "0x07",
        "extension": "_v"
    },
    {
        "instruction": "vloxei16.v",
        "bit_range": "27..26",
        "opcode": "3",
        "extension": "_v"
    },
    {
        "instruction": "vloxei16.v",
        "bit_range": "14..12",
        "opcode": "0x5",
        "extension": "_v"
    },
    {
        "instruction": "vloxei16.v",
        "bit_range": "6..0",
        "opcode": "0x07",
        "extension": "_v"
    },
    {
        "instruction": "vloxei32.v",
        "bit_range": "27..26",
        "opcode": "3",
        "extension": "_v"
    },
    {
        "instruction": "vloxei32.v",
        "bit_range": "14..12",
        "opcode": "0x6",
        "extension": "_v"
    },
    {
        "instruction": "vloxei32.v",
        "bit_range": "6..0",
        "opcode": "0x07",
        "extension": "_v"
    },
    {
        "instruction": "vloxei64.v",
        "bit_range": "27..26",
        "opcode": "3",
        "extension": "_v"
    },
    {
        "instruction": "vloxei64.v",
        "bit_range": "14..12",
        "opcode": "0x7",
        "extension": "_v"
    },
    {
        "instruction": "vloxei64.v",
        "bit_range": "6..0",
        "opcode": "0x07",
        "extension": "_v"
    },
    {
        "instruction": "vsoxei8.v",
        "bit_range": "27..26",
        "opcode": "3",
        "extension": "_v"
    },
    {
        "instruction": "vsoxei8.v",
        "bit_range": "14..12",
        "opcode": "0x0",
        "extension": "_v"
    },
    {
        "instruction": "vsoxei8.v",
        "bit_range": "6..0",
        "opcode": "0x27",
        "extension": "_v"
    },
    {
        "instruction": "vsoxei16.v",
        "bit_range": "27..26",
        "opcode": "3",
        "extension": "_v"
    },
    {
        "instruction": "vsoxei16.v",
        "bit_range": "14..12",
        "opcode": "0x5",
        "extension": "_v"
    },
    {
        "instruction": "vsoxei16.v",
        "bit_range": "6..0",
        "opcode": "0x27",
        "extension": "_v"
    },
    {
        "instruction": "vsoxei32.v",
        "bit_range": "27..26",
        "opcode": "3",
        "extension": "_v"
    },
    {
        "instruction": "vsoxei32.v",
        "bit_range": "14..12",
        "opcode": "0x6",
        "extension": "_v"
    },
    {
        "instruction": "vsoxei32.v",
        "bit_range": "6..0",
        "opcode": "0x27",
        "extension": "_v"
    },
    {
        "instruction": "vsoxei64.v",
        "bit_range": "27..26",
        "opcode": "3",
        "extension": "_v"
    },
    {
        "instruction": "vsoxei64.v",
        "bit_range": "14..12",
        "opcode": "0x7",
        "extension": "_v"
    },
    {
        "instruction": "vsoxei64.v",
        "bit_range": "6..0",
        "opcode": "0x27",
        "extension": "_v"
    },
    {
        "instruction": "vle8ff.v",
        "bit_range": "27..26",
        "opcode": "0",
        "extension": "_v"
    },
    {
        "instruction": "vle8ff.v",
        "bit_range": "24..20",
        "opcode": "0x10",
        "extension": "_v"
    },
    {
        "instruction": "vle8ff.v",
        "bit_range": "14..12",
        "opcode": "0x0",
        "extension": "_v"
    },
    {
        "instruction": "vle8ff.v",
        "bit_range": "6..0",
        "opcode": "0x07",
        "extension": "_v"
    },
    {
        "instruction": "vle16ff.v",
        "bit_range": "27..26",
        "opcode": "0",
        "extension": "_v"
    },
    {
        "instruction": "vle16ff.v",
        "bit_range": "24..20",
        "opcode": "0x10",
        "extension": "_v"
    },
    {
        "instruction": "vle16ff.v",
        "bit_range": "14..12",
        "opcode": "0x5",
        "extension": "_v"
    },
    {
        "instruction": "vle16ff.v",
        "bit_range": "6..0",
        "opcode": "0x07",
        "extension": "_v"
    },
    {
        "instruction": "vle32ff.v",
        "bit_range": "27..26",
        "opcode": "0",
        "extension": "_v"
    },
    {
        "instruction": "vle32ff.v",
        "bit_range": "24..20",
        "opcode": "0x10",
        "extension": "_v"
    },
    {
        "instruction": "vle32ff.v",
        "bit_range": "14..12",
        "opcode": "0x6",
        "extension": "_v"
    },
    {
        "instruction": "vle32ff.v",
        "bit_range": "6..0",
        "opcode": "0x07",
        "extension": "_v"
    },
    {
        "instruction": "vle64ff.v",
        "bit_range": "27..26",
        "opcode": "0",
        "extension": "_v"
    },
    {
        "instruction": "vle64ff.v",
        "bit_range": "24..20",
        "opcode": "0x10",
        "extension": "_v"
    },
    {
        "instruction": "vle64ff.v",
        "bit_range": "14..12",
        "opcode": "0x7",
        "extension": "_v"
    },
    {
        "instruction": "vle64ff.v",
        "bit_range": "6..0",
        "opcode": "0x07",
        "extension": "_v"
    },
    {
        "instruction": "vl1re8.v",
        "bit_range": "31..29",
        "opcode": "0",
        "extension": "_v"
    },
    {
        "instruction": "vl1re8.v",
        "bit_range": "27..26",
        "opcode": "0",
        "extension": "_v"
    },
    {
        "instruction": "vl1re8.v",
        "bit_range": "24..20",
        "opcode": "0x08",
        "extension": "_v"
    },
    {
        "instruction": "vl1re8.v",
        "bit_range": "14..12",
        "opcode": "0x0",
        "extension": "_v"
    },
    {
        "instruction": "vl1re8.v",
        "bit_range": "6..0",
        "opcode": "0x07",
        "extension": "_v"
    },
    {
        "instruction": "vl1re16.v",
        "bit_range": "31..29",
        "opcode": "0",
        "extension": "_v"
    },
    {
        "instruction": "vl1re16.v",
        "bit_range": "27..26",
        "opcode": "0",
        "extension": "_v"
    },
    {
        "instruction": "vl1re16.v",
        "bit_range": "24..20",
        "opcode": "0x08",
        "extension": "_v"
    },
    {
        "instruction": "vl1re16.v",
        "bit_range": "14..12",
        "opcode": "0x5",
        "extension": "_v"
    },
    {
        "instruction": "vl1re16.v",
        "bit_range": "6..0",
        "opcode": "0x07",
        "extension": "_v"
    },
    {
        "instruction": "vl1re32.v",
        "bit_range": "31..29",
        "opcode": "0",
        "extension": "_v"
    },
    {
        "instruction": "vl1re32.v",
        "bit_range": "27..26",
        "opcode": "0",
        "extension": "_v"
    },
    {
        "instruction": "vl1re32.v",
        "bit_range": "24..20",
        "opcode": "0x08",
        "extension": "_v"
    },
    {
        "instruction": "vl1re32.v",
        "bit_range": "14..12",
        "opcode": "0x6",
        "extension": "_v"
    },
    {
        "instruction": "vl1re32.v",
        "bit_range": "6..0",
        "opcode": "0x07",
        "extension": "_v"
    },
    {
        "instruction": "vl1re64.v",
        "bit_range": "31..29",
        "opcode": "0",
        "extension": "_v"
    },
    {
        "instruction": "vl1re64.v",
        "bit_range": "27..26",
        "opcode": "0",
        "extension": "_v"
    },
    {
        "instruction": "vl1re64.v",
        "bit_range": "24..20",
        "opcode": "0x08",
        "extension": "_v"
    },
    {
        "instruction": "vl1re64.v",
        "bit_range": "14..12",
        "opcode": "0x7",
        "extension": "_v"
    },
    {
        "instruction": "vl1re64.v",
        "bit_range": "6..0",
        "opcode": "0x07",
        "extension": "_v"
    },
    {
        "instruction": "vl2re8.v",
        "bit_range": "31..29",
        "opcode": "1",
        "extension": "_v"
    },
    {
        "instruction": "vl2re8.v",
        "bit_range": "27..26",
        "opcode": "0",
        "extension": "_v"
    },
    {
        "instruction": "vl2re8.v",
        "bit_range": "24..20",
        "opcode": "0x08",
        "extension": "_v"
    },
    {
        "instruction": "vl2re8.v",
        "bit_range": "14..12",
        "opcode": "0x0",
        "extension": "_v"
    },
    {
        "instruction": "vl2re8.v",
        "bit_range": "6..0",
        "opcode": "0x07",
        "extension": "_v"
    },
    {
        "instruction": "vl2re16.v",
        "bit_range": "31..29",
        "opcode": "1",
        "extension": "_v"
    },
    {
        "instruction": "vl2re16.v",
        "bit_range": "27..26",
        "opcode": "0",
        "extension": "_v"
    },
    {
        "instruction": "vl2re16.v",
        "bit_range": "24..20",
        "opcode": "0x08",
        "extension": "_v"
    },
    {
        "instruction": "vl2re16.v",
        "bit_range": "14..12",
        "opcode": "0x5",
        "extension": "_v"
    },
    {
        "instruction": "vl2re16.v",
        "bit_range": "6..0",
        "opcode": "0x07",
        "extension": "_v"
    },
    {
        "instruction": "vl2re32.v",
        "bit_range": "31..29",
        "opcode": "1",
        "extension": "_v"
    },
    {
        "instruction": "vl2re32.v",
        "bit_range": "27..26",
        "opcode": "0",
        "extension": "_v"
    },
    {
        "instruction": "vl2re32.v",
        "bit_range": "24..20",
        "opcode": "0x08",
        "extension": "_v"
    },
    {
        "instruction": "vl2re32.v",
        "bit_range": "14..12",
        "opcode": "0x6",
        "extension": "_v"
    },
    {
        "instruction": "vl2re32.v",
        "bit_range": "6..0",
        "opcode": "0x07",
        "extension": "_v"
    },
    {
        "instruction": "vl2re64.v",
        "bit_range": "31..29",
        "opcode": "1",
        "extension": "_v"
    },
    {
        "instruction": "vl2re64.v",
        "bit_range": "27..26",
        "opcode": "0",
        "extension": "_v"
    },
    {
        "instruction": "vl2re64.v",
        "bit_range": "24..20",
        "opcode": "0x08",
        "extension": "_v"
    },
    {
        "instruction": "vl2re64.v",
        "bit_range": "14..12",
        "opcode": "0x7",
        "extension": "_v"
    },
    {
        "instruction": "vl2re64.v",
        "bit_range": "6..0",
        "opcode": "0x07",
        "extension": "_v"
    },
    {
        "instruction": "vl4re8.v",
        "bit_range": "31..29",
        "opcode": "3",
        "extension": "_v"
    },
    {
        "instruction": "vl4re8.v",
        "bit_range": "27..26",
        "opcode": "0",
        "extension": "_v"
    },
    {
        "instruction": "vl4re8.v",
        "bit_range": "24..20",
        "opcode": "0x08",
        "extension": "_v"
    },
    {
        "instruction": "vl4re8.v",
        "bit_range": "14..12",
        "opcode": "0x0",
        "extension": "_v"
    },
    {
        "instruction": "vl4re8.v",
        "bit_range": "6..0",
        "opcode": "0x07",
        "extension": "_v"
    },
    {
        "instruction": "vl4re16.v",
        "bit_range": "31..29",
        "opcode": "3",
        "extension": "_v"
    },
    {
        "instruction": "vl4re16.v",
        "bit_range": "27..26",
        "opcode": "0",
        "extension": "_v"
    },
    {
        "instruction": "vl4re16.v",
        "bit_range": "24..20",
        "opcode": "0x08",
        "extension": "_v"
    },
    {
        "instruction": "vl4re16.v",
        "bit_range": "14..12",
        "opcode": "0x5",
        "extension": "_v"
    },
    {
        "instruction": "vl4re16.v",
        "bit_range": "6..0",
        "opcode": "0x07",
        "extension": "_v"
    },
    {
        "instruction": "vl4re32.v",
        "bit_range": "31..29",
        "opcode": "3",
        "extension": "_v"
    },
    {
        "instruction": "vl4re32.v",
        "bit_range": "27..26",
        "opcode": "0",
        "extension": "_v"
    },
    {
        "instruction": "vl4re32.v",
        "bit_range": "24..20",
        "opcode": "0x08",
        "extension": "_v"
    },
    {
        "instruction": "vl4re32.v",
        "bit_range": "14..12",
        "opcode": "0x6",
        "extension": "_v"
    },
    {
        "instruction": "vl4re32.v",
        "bit_range": "6..0",
        "opcode": "0x07",
        "extension": "_v"
    },
    {
        "instruction": "vl4re64.v",
        "bit_range": "31..29",
        "opcode": "3",
        "extension": "_v"
    },
    {
        "instruction": "vl4re64.v",
        "bit_range": "27..26",
        "opcode": "0",
        "extension": "_v"
    },
    {
        "instruction": "vl4re64.v",
        "bit_range": "24..20",
        "opcode": "0x08",
        "extension": "_v"
    },
    {
        "instruction": "vl4re64.v",
        "bit_range": "14..12",
        "opcode": "0x7",
        "extension": "_v"
    },
    {
        "instruction": "vl4re64.v",
        "bit_range": "6..0",
        "opcode": "0x07",
        "extension": "_v"
    },
    {
        "instruction": "vl8re8.v",
        "bit_range": "31..29",
        "opcode": "7",
        "extension": "_v"
    },
    {
        "instruction": "vl8re8.v",
        "bit_range": "27..26",
        "opcode": "0",
        "extension": "_v"
    },
    {
        "instruction": "vl8re8.v",
        "bit_range": "24..20",
        "opcode": "0x08",
        "extension": "_v"
    },
    {
        "instruction": "vl8re8.v",
        "bit_range": "14..12",
        "opcode": "0x0",
        "extension": "_v"
    },
    {
        "instruction": "vl8re8.v",
        "bit_range": "6..0",
        "opcode": "0x07",
        "extension": "_v"
    },
    {
        "instruction": "vl8re16.v",
        "bit_range": "31..29",
        "opcode": "7",
        "extension": "_v"
    },
    {
        "instruction": "vl8re16.v",
        "bit_range": "27..26",
        "opcode": "0",
        "extension": "_v"
    },
    {
        "instruction": "vl8re16.v",
        "bit_range": "24..20",
        "opcode": "0x08",
        "extension": "_v"
    },
    {
        "instruction": "vl8re16.v",
        "bit_range": "14..12",
        "opcode": "0x5",
        "extension": "_v"
    },
    {
        "instruction": "vl8re16.v",
        "bit_range": "6..0",
        "opcode": "0x07",
        "extension": "_v"
    },
    {
        "instruction": "vl8re32.v",
        "bit_range": "31..29",
        "opcode": "7",
        "extension": "_v"
    },
    {
        "instruction": "vl8re32.v",
        "bit_range": "27..26",
        "opcode": "0",
        "extension": "_v"
    },
    {
        "instruction": "vl8re32.v",
        "bit_range": "24..20",
        "opcode": "0x08",
        "extension": "_v"
    },
    {
        "instruction": "vl8re32.v",
        "bit_range": "14..12",
        "opcode": "0x6",
        "extension": "_v"
    },
    {
        "instruction": "vl8re32.v",
        "bit_range": "6..0",
        "opcode": "0x07",
        "extension": "_v"
    },
    {
        "instruction": "vl8re64.v",
        "bit_range": "31..29",
        "opcode": "7",
        "extension": "_v"
    },
    {
        "instruction": "vl8re64.v",
        "bit_range": "27..26",
        "opcode": "0",
        "extension": "_v"
    },
    {
        "instruction": "vl8re64.v",
        "bit_range": "24..20",
        "opcode": "0x08",
        "extension": "_v"
    },
    {
        "instruction": "vl8re64.v",
        "bit_range": "14..12",
        "opcode": "0x7",
        "extension": "_v"
    },
    {
        "instruction": "vl8re64.v",
        "bit_range": "6..0",
        "opcode": "0x07",
        "extension": "_v"
    },
    {
        "instruction": "vs1r.v",
        "bit_range": "31..29",
        "opcode": "0",
        "extension": "_v"
    },
    {
        "instruction": "vs1r.v",
        "bit_range": "27..26",
        "opcode": "0",
        "extension": "_v"
    },
    {
        "instruction": "vs1r.v",
        "bit_range": "24..20",
        "opcode": "0x08",
        "extension": "_v"
    },
    {
        "instruction": "vs1r.v",
        "bit_range": "14..12",
        "opcode": "0x0",
        "extension": "_v"
    },
    {
        "instruction": "vs1r.v",
        "bit_range": "6..0",
        "opcode": "0x27",
        "extension": "_v"
    },
    {
        "instruction": "vs2r.v",
        "bit_range": "31..29",
        "opcode": "1",
        "extension": "_v"
    },
    {
        "instruction": "vs2r.v",
        "bit_range": "27..26",
        "opcode": "0",
        "extension": "_v"
    },
    {
        "instruction": "vs2r.v",
        "bit_range": "24..20",
        "opcode": "0x08",
        "extension": "_v"
    },
    {
        "instruction": "vs2r.v",
        "bit_range": "14..12",
        "opcode": "0x0",
        "extension": "_v"
    },
    {
        "instruction": "vs2r.v",
        "bit_range": "6..0",
        "opcode": "0x27",
        "extension": "_v"
    },
    {
        "instruction": "vs4r.v",
        "bit_range": "31..29",
        "opcode": "3",
        "extension": "_v"
    },
    {
        "instruction": "vs4r.v",
        "bit_range": "27..26",
        "opcode": "0",
        "extension": "_v"
    },
    {
        "instruction": "vs4r.v",
        "bit_range": "24..20",
        "opcode": "0x08",
        "extension": "_v"
    },
    {
        "instruction": "vs4r.v",
        "bit_range": "14..12",
        "opcode": "0x0",
        "extension": "_v"
    },
    {
        "instruction": "vs4r.v",
        "bit_range": "6..0",
        "opcode": "0x27",
        "extension": "_v"
    },
    {
        "instruction": "vs8r.v",
        "bit_range": "31..29",
        "opcode": "7",
        "extension": "_v"
    },
    {
        "instruction": "vs8r.v",
        "bit_range": "27..26",
        "opcode": "0",
        "extension": "_v"
    },
    {
        "instruction": "vs8r.v",
        "bit_range": "24..20",
        "opcode": "0x08",
        "extension": "_v"
    },
    {
        "instruction": "vs8r.v",
        "bit_range": "14..12",
        "opcode": "0x0",
        "extension": "_v"
    },
    {
        "instruction": "vs8r.v",
        "bit_range": "6..0",
        "opcode": "0x27",
        "extension": "_v"
    },
    {
        "instruction": "vfadd.vf",
        "bit_range": "31..26",
        "opcode": "0x00",
        "extension": "_v"
    },
    {
        "instruction": "vfadd.vf",
        "bit_range": "14..12",
        "opcode": "0x5",
        "extension": "_v"
    },
    {
        "instruction": "vfadd.vf",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vfsub.vf",
        "bit_range": "31..26",
        "opcode": "0x02",
        "extension": "_v"
    },
    {
        "instruction": "vfsub.vf",
        "bit_range": "14..12",
        "opcode": "0x5",
        "extension": "_v"
    },
    {
        "instruction": "vfsub.vf",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vfmin.vf",
        "bit_range": "31..26",
        "opcode": "0x04",
        "extension": "_v"
    },
    {
        "instruction": "vfmin.vf",
        "bit_range": "14..12",
        "opcode": "0x5",
        "extension": "_v"
    },
    {
        "instruction": "vfmin.vf",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vfmax.vf",
        "bit_range": "31..26",
        "opcode": "0x06",
        "extension": "_v"
    },
    {
        "instruction": "vfmax.vf",
        "bit_range": "14..12",
        "opcode": "0x5",
        "extension": "_v"
    },
    {
        "instruction": "vfmax.vf",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vfsgnj.vf",
        "bit_range": "31..26",
        "opcode": "0x08",
        "extension": "_v"
    },
    {
        "instruction": "vfsgnj.vf",
        "bit_range": "14..12",
        "opcode": "0x5",
        "extension": "_v"
    },
    {
        "instruction": "vfsgnj.vf",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vfsgnjn.vf",
        "bit_range": "31..26",
        "opcode": "0x09",
        "extension": "_v"
    },
    {
        "instruction": "vfsgnjn.vf",
        "bit_range": "14..12",
        "opcode": "0x5",
        "extension": "_v"
    },
    {
        "instruction": "vfsgnjn.vf",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vfsgnjx.vf",
        "bit_range": "31..26",
        "opcode": "0x0a",
        "extension": "_v"
    },
    {
        "instruction": "vfsgnjx.vf",
        "bit_range": "14..12",
        "opcode": "0x5",
        "extension": "_v"
    },
    {
        "instruction": "vfsgnjx.vf",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vfslide1up.vf",
        "bit_range": "31..26",
        "opcode": "0x0e",
        "extension": "_v"
    },
    {
        "instruction": "vfslide1up.vf",
        "bit_range": "14..12",
        "opcode": "0x5",
        "extension": "_v"
    },
    {
        "instruction": "vfslide1up.vf",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vfslide1down.vf",
        "bit_range": "31..26",
        "opcode": "0x0f",
        "extension": "_v"
    },
    {
        "instruction": "vfslide1down.vf",
        "bit_range": "14..12",
        "opcode": "0x5",
        "extension": "_v"
    },
    {
        "instruction": "vfslide1down.vf",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vfmv.s.f",
        "bit_range": "31..26",
        "opcode": "0x10",
        "extension": "_v"
    },
    {
        "instruction": "vfmv.s.f",
        "bit_range": "24..20",
        "opcode": "0",
        "extension": "_v"
    },
    {
        "instruction": "vfmv.s.f",
        "bit_range": "14..12",
        "opcode": "0x5",
        "extension": "_v"
    },
    {
        "instruction": "vfmv.s.f",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vfmerge.vfm",
        "bit_range": "31..26",
        "opcode": "0x17",
        "extension": "_v"
    },
    {
        "instruction": "vfmerge.vfm",
        "bit_range": "14..12",
        "opcode": "0x5",
        "extension": "_v"
    },
    {
        "instruction": "vfmerge.vfm",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vfmv.v.f",
        "bit_range": "31..26",
        "opcode": "0x17",
        "extension": "_v"
    },
    {
        "instruction": "vfmv.v.f",
        "bit_range": "24..20",
        "opcode": "0",
        "extension": "_v"
    },
    {
        "instruction": "vfmv.v.f",
        "bit_range": "14..12",
        "opcode": "0x5",
        "extension": "_v"
    },
    {
        "instruction": "vfmv.v.f",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vmfeq.vf",
        "bit_range": "31..26",
        "opcode": "0x18",
        "extension": "_v"
    },
    {
        "instruction": "vmfeq.vf",
        "bit_range": "14..12",
        "opcode": "0x5",
        "extension": "_v"
    },
    {
        "instruction": "vmfeq.vf",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vmfle.vf",
        "bit_range": "31..26",
        "opcode": "0x19",
        "extension": "_v"
    },
    {
        "instruction": "vmfle.vf",
        "bit_range": "14..12",
        "opcode": "0x5",
        "extension": "_v"
    },
    {
        "instruction": "vmfle.vf",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vmflt.vf",
        "bit_range": "31..26",
        "opcode": "0x1b",
        "extension": "_v"
    },
    {
        "instruction": "vmflt.vf",
        "bit_range": "14..12",
        "opcode": "0x5",
        "extension": "_v"
    },
    {
        "instruction": "vmflt.vf",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vmfne.vf",
        "bit_range": "31..26",
        "opcode": "0x1c",
        "extension": "_v"
    },
    {
        "instruction": "vmfne.vf",
        "bit_range": "14..12",
        "opcode": "0x5",
        "extension": "_v"
    },
    {
        "instruction": "vmfne.vf",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vmfgt.vf",
        "bit_range": "31..26",
        "opcode": "0x1d",
        "extension": "_v"
    },
    {
        "instruction": "vmfgt.vf",
        "bit_range": "14..12",
        "opcode": "0x5",
        "extension": "_v"
    },
    {
        "instruction": "vmfgt.vf",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vmfge.vf",
        "bit_range": "31..26",
        "opcode": "0x1f",
        "extension": "_v"
    },
    {
        "instruction": "vmfge.vf",
        "bit_range": "14..12",
        "opcode": "0x5",
        "extension": "_v"
    },
    {
        "instruction": "vmfge.vf",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vfdiv.vf",
        "bit_range": "31..26",
        "opcode": "0x20",
        "extension": "_v"
    },
    {
        "instruction": "vfdiv.vf",
        "bit_range": "14..12",
        "opcode": "0x5",
        "extension": "_v"
    },
    {
        "instruction": "vfdiv.vf",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vfrdiv.vf",
        "bit_range": "31..26",
        "opcode": "0x21",
        "extension": "_v"
    },
    {
        "instruction": "vfrdiv.vf",
        "bit_range": "14..12",
        "opcode": "0x5",
        "extension": "_v"
    },
    {
        "instruction": "vfrdiv.vf",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vfmul.vf",
        "bit_range": "31..26",
        "opcode": "0x24",
        "extension": "_v"
    },
    {
        "instruction": "vfmul.vf",
        "bit_range": "14..12",
        "opcode": "0x5",
        "extension": "_v"
    },
    {
        "instruction": "vfmul.vf",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vfrsub.vf",
        "bit_range": "31..26",
        "opcode": "0x27",
        "extension": "_v"
    },
    {
        "instruction": "vfrsub.vf",
        "bit_range": "14..12",
        "opcode": "0x5",
        "extension": "_v"
    },
    {
        "instruction": "vfrsub.vf",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vfmadd.vf",
        "bit_range": "31..26",
        "opcode": "0x28",
        "extension": "_v"
    },
    {
        "instruction": "vfmadd.vf",
        "bit_range": "14..12",
        "opcode": "0x5",
        "extension": "_v"
    },
    {
        "instruction": "vfmadd.vf",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vfnmadd.vf",
        "bit_range": "31..26",
        "opcode": "0x29",
        "extension": "_v"
    },
    {
        "instruction": "vfnmadd.vf",
        "bit_range": "14..12",
        "opcode": "0x5",
        "extension": "_v"
    },
    {
        "instruction": "vfnmadd.vf",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vfmsub.vf",
        "bit_range": "31..26",
        "opcode": "0x2a",
        "extension": "_v"
    },
    {
        "instruction": "vfmsub.vf",
        "bit_range": "14..12",
        "opcode": "0x5",
        "extension": "_v"
    },
    {
        "instruction": "vfmsub.vf",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vfnmsub.vf",
        "bit_range": "31..26",
        "opcode": "0x2b",
        "extension": "_v"
    },
    {
        "instruction": "vfnmsub.vf",
        "bit_range": "14..12",
        "opcode": "0x5",
        "extension": "_v"
    },
    {
        "instruction": "vfnmsub.vf",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vfmacc.vf",
        "bit_range": "31..26",
        "opcode": "0x2c",
        "extension": "_v"
    },
    {
        "instruction": "vfmacc.vf",
        "bit_range": "14..12",
        "opcode": "0x5",
        "extension": "_v"
    },
    {
        "instruction": "vfmacc.vf",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vfnmacc.vf",
        "bit_range": "31..26",
        "opcode": "0x2d",
        "extension": "_v"
    },
    {
        "instruction": "vfnmacc.vf",
        "bit_range": "14..12",
        "opcode": "0x5",
        "extension": "_v"
    },
    {
        "instruction": "vfnmacc.vf",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vfmsac.vf",
        "bit_range": "31..26",
        "opcode": "0x2e",
        "extension": "_v"
    },
    {
        "instruction": "vfmsac.vf",
        "bit_range": "14..12",
        "opcode": "0x5",
        "extension": "_v"
    },
    {
        "instruction": "vfmsac.vf",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vfnmsac.vf",
        "bit_range": "31..26",
        "opcode": "0x2f",
        "extension": "_v"
    },
    {
        "instruction": "vfnmsac.vf",
        "bit_range": "14..12",
        "opcode": "0x5",
        "extension": "_v"
    },
    {
        "instruction": "vfnmsac.vf",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vfwadd.vf",
        "bit_range": "31..26",
        "opcode": "0x30",
        "extension": "_v"
    },
    {
        "instruction": "vfwadd.vf",
        "bit_range": "14..12",
        "opcode": "0x5",
        "extension": "_v"
    },
    {
        "instruction": "vfwadd.vf",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vfwsub.vf",
        "bit_range": "31..26",
        "opcode": "0x32",
        "extension": "_v"
    },
    {
        "instruction": "vfwsub.vf",
        "bit_range": "14..12",
        "opcode": "0x5",
        "extension": "_v"
    },
    {
        "instruction": "vfwsub.vf",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vfwadd.wf",
        "bit_range": "31..26",
        "opcode": "0x34",
        "extension": "_v"
    },
    {
        "instruction": "vfwadd.wf",
        "bit_range": "14..12",
        "opcode": "0x5",
        "extension": "_v"
    },
    {
        "instruction": "vfwadd.wf",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vfwsub.wf",
        "bit_range": "31..26",
        "opcode": "0x36",
        "extension": "_v"
    },
    {
        "instruction": "vfwsub.wf",
        "bit_range": "14..12",
        "opcode": "0x5",
        "extension": "_v"
    },
    {
        "instruction": "vfwsub.wf",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vfwmul.vf",
        "bit_range": "31..26",
        "opcode": "0x38",
        "extension": "_v"
    },
    {
        "instruction": "vfwmul.vf",
        "bit_range": "14..12",
        "opcode": "0x5",
        "extension": "_v"
    },
    {
        "instruction": "vfwmul.vf",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vfwmacc.vf",
        "bit_range": "31..26",
        "opcode": "0x3c",
        "extension": "_v"
    },
    {
        "instruction": "vfwmacc.vf",
        "bit_range": "14..12",
        "opcode": "0x5",
        "extension": "_v"
    },
    {
        "instruction": "vfwmacc.vf",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vfwnmacc.vf",
        "bit_range": "31..26",
        "opcode": "0x3d",
        "extension": "_v"
    },
    {
        "instruction": "vfwnmacc.vf",
        "bit_range": "14..12",
        "opcode": "0x5",
        "extension": "_v"
    },
    {
        "instruction": "vfwnmacc.vf",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vfwmsac.vf",
        "bit_range": "31..26",
        "opcode": "0x3e",
        "extension": "_v"
    },
    {
        "instruction": "vfwmsac.vf",
        "bit_range": "14..12",
        "opcode": "0x5",
        "extension": "_v"
    },
    {
        "instruction": "vfwmsac.vf",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vfwnmsac.vf",
        "bit_range": "31..26",
        "opcode": "0x3f",
        "extension": "_v"
    },
    {
        "instruction": "vfwnmsac.vf",
        "bit_range": "14..12",
        "opcode": "0x5",
        "extension": "_v"
    },
    {
        "instruction": "vfwnmsac.vf",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vfadd.vv",
        "bit_range": "31..26",
        "opcode": "0x00",
        "extension": "_v"
    },
    {
        "instruction": "vfadd.vv",
        "bit_range": "14..12",
        "opcode": "0x1",
        "extension": "_v"
    },
    {
        "instruction": "vfadd.vv",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vfredusum.vs",
        "bit_range": "31..26",
        "opcode": "0x01",
        "extension": "_v"
    },
    {
        "instruction": "vfredusum.vs",
        "bit_range": "14..12",
        "opcode": "0x1",
        "extension": "_v"
    },
    {
        "instruction": "vfredusum.vs",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vfsub.vv",
        "bit_range": "31..26",
        "opcode": "0x02",
        "extension": "_v"
    },
    {
        "instruction": "vfsub.vv",
        "bit_range": "14..12",
        "opcode": "0x1",
        "extension": "_v"
    },
    {
        "instruction": "vfsub.vv",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vfredosum.vs",
        "bit_range": "31..26",
        "opcode": "0x03",
        "extension": "_v"
    },
    {
        "instruction": "vfredosum.vs",
        "bit_range": "14..12",
        "opcode": "0x1",
        "extension": "_v"
    },
    {
        "instruction": "vfredosum.vs",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vfmin.vv",
        "bit_range": "31..26",
        "opcode": "0x04",
        "extension": "_v"
    },
    {
        "instruction": "vfmin.vv",
        "bit_range": "14..12",
        "opcode": "0x1",
        "extension": "_v"
    },
    {
        "instruction": "vfmin.vv",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vfredmin.vs",
        "bit_range": "31..26",
        "opcode": "0x05",
        "extension": "_v"
    },
    {
        "instruction": "vfredmin.vs",
        "bit_range": "14..12",
        "opcode": "0x1",
        "extension": "_v"
    },
    {
        "instruction": "vfredmin.vs",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vfmax.vv",
        "bit_range": "31..26",
        "opcode": "0x06",
        "extension": "_v"
    },
    {
        "instruction": "vfmax.vv",
        "bit_range": "14..12",
        "opcode": "0x1",
        "extension": "_v"
    },
    {
        "instruction": "vfmax.vv",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vfredmax.vs",
        "bit_range": "31..26",
        "opcode": "0x07",
        "extension": "_v"
    },
    {
        "instruction": "vfredmax.vs",
        "bit_range": "14..12",
        "opcode": "0x1",
        "extension": "_v"
    },
    {
        "instruction": "vfredmax.vs",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vfsgnj.vv",
        "bit_range": "31..26",
        "opcode": "0x08",
        "extension": "_v"
    },
    {
        "instruction": "vfsgnj.vv",
        "bit_range": "14..12",
        "opcode": "0x1",
        "extension": "_v"
    },
    {
        "instruction": "vfsgnj.vv",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vfsgnjn.vv",
        "bit_range": "31..26",
        "opcode": "0x09",
        "extension": "_v"
    },
    {
        "instruction": "vfsgnjn.vv",
        "bit_range": "14..12",
        "opcode": "0x1",
        "extension": "_v"
    },
    {
        "instruction": "vfsgnjn.vv",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vfsgnjx.vv",
        "bit_range": "31..26",
        "opcode": "0x0a",
        "extension": "_v"
    },
    {
        "instruction": "vfsgnjx.vv",
        "bit_range": "14..12",
        "opcode": "0x1",
        "extension": "_v"
    },
    {
        "instruction": "vfsgnjx.vv",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vfmv.f.s",
        "bit_range": "31..26",
        "opcode": "0x10",
        "extension": "_v"
    },
    {
        "instruction": "vfmv.f.s",
        "bit_range": "19..15",
        "opcode": "0",
        "extension": "_v"
    },
    {
        "instruction": "vfmv.f.s",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vmfeq.vv",
        "bit_range": "31..26",
        "opcode": "0x18",
        "extension": "_v"
    },
    {
        "instruction": "vmfeq.vv",
        "bit_range": "14..12",
        "opcode": "0x1",
        "extension": "_v"
    },
    {
        "instruction": "vmfeq.vv",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vmfle.vv",
        "bit_range": "31..26",
        "opcode": "0x19",
        "extension": "_v"
    },
    {
        "instruction": "vmfle.vv",
        "bit_range": "14..12",
        "opcode": "0x1",
        "extension": "_v"
    },
    {
        "instruction": "vmfle.vv",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vmflt.vv",
        "bit_range": "31..26",
        "opcode": "0x1b",
        "extension": "_v"
    },
    {
        "instruction": "vmflt.vv",
        "bit_range": "14..12",
        "opcode": "0x1",
        "extension": "_v"
    },
    {
        "instruction": "vmflt.vv",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vmfne.vv",
        "bit_range": "31..26",
        "opcode": "0x1c",
        "extension": "_v"
    },
    {
        "instruction": "vmfne.vv",
        "bit_range": "14..12",
        "opcode": "0x1",
        "extension": "_v"
    },
    {
        "instruction": "vmfne.vv",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vfdiv.vv",
        "bit_range": "31..26",
        "opcode": "0x20",
        "extension": "_v"
    },
    {
        "instruction": "vfdiv.vv",
        "bit_range": "14..12",
        "opcode": "0x1",
        "extension": "_v"
    },
    {
        "instruction": "vfdiv.vv",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vfmul.vv",
        "bit_range": "31..26",
        "opcode": "0x24",
        "extension": "_v"
    },
    {
        "instruction": "vfmul.vv",
        "bit_range": "14..12",
        "opcode": "0x1",
        "extension": "_v"
    },
    {
        "instruction": "vfmul.vv",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vfmadd.vv",
        "bit_range": "31..26",
        "opcode": "0x28",
        "extension": "_v"
    },
    {
        "instruction": "vfmadd.vv",
        "bit_range": "14..12",
        "opcode": "0x1",
        "extension": "_v"
    },
    {
        "instruction": "vfmadd.vv",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vfnmadd.vv",
        "bit_range": "31..26",
        "opcode": "0x29",
        "extension": "_v"
    },
    {
        "instruction": "vfnmadd.vv",
        "bit_range": "14..12",
        "opcode": "0x1",
        "extension": "_v"
    },
    {
        "instruction": "vfnmadd.vv",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vfmsub.vv",
        "bit_range": "31..26",
        "opcode": "0x2a",
        "extension": "_v"
    },
    {
        "instruction": "vfmsub.vv",
        "bit_range": "14..12",
        "opcode": "0x1",
        "extension": "_v"
    },
    {
        "instruction": "vfmsub.vv",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vfnmsub.vv",
        "bit_range": "31..26",
        "opcode": "0x2b",
        "extension": "_v"
    },
    {
        "instruction": "vfnmsub.vv",
        "bit_range": "14..12",
        "opcode": "0x1",
        "extension": "_v"
    },
    {
        "instruction": "vfnmsub.vv",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vfmacc.vv",
        "bit_range": "31..26",
        "opcode": "0x2c",
        "extension": "_v"
    },
    {
        "instruction": "vfmacc.vv",
        "bit_range": "14..12",
        "opcode": "0x1",
        "extension": "_v"
    },
    {
        "instruction": "vfmacc.vv",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vfnmacc.vv",
        "bit_range": "31..26",
        "opcode": "0x2d",
        "extension": "_v"
    },
    {
        "instruction": "vfnmacc.vv",
        "bit_range": "14..12",
        "opcode": "0x1",
        "extension": "_v"
    },
    {
        "instruction": "vfnmacc.vv",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vfmsac.vv",
        "bit_range": "31..26",
        "opcode": "0x2e",
        "extension": "_v"
    },
    {
        "instruction": "vfmsac.vv",
        "bit_range": "14..12",
        "opcode": "0x1",
        "extension": "_v"
    },
    {
        "instruction": "vfmsac.vv",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vfnmsac.vv",
        "bit_range": "31..26",
        "opcode": "0x2f",
        "extension": "_v"
    },
    {
        "instruction": "vfnmsac.vv",
        "bit_range": "14..12",
        "opcode": "0x1",
        "extension": "_v"
    },
    {
        "instruction": "vfnmsac.vv",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vfcvt.xu.f.v",
        "bit_range": "31..26",
        "opcode": "0x12",
        "extension": "_v"
    },
    {
        "instruction": "vfcvt.xu.f.v",
        "bit_range": "19..15",
        "opcode": "0x00",
        "extension": "_v"
    },
    {
        "instruction": "vfcvt.xu.f.v",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vfcvt.x.f.v",
        "bit_range": "31..26",
        "opcode": "0x12",
        "extension": "_v"
    },
    {
        "instruction": "vfcvt.x.f.v",
        "bit_range": "19..15",
        "opcode": "0x01",
        "extension": "_v"
    },
    {
        "instruction": "vfcvt.x.f.v",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vfcvt.f.xu.v",
        "bit_range": "31..26",
        "opcode": "0x12",
        "extension": "_v"
    },
    {
        "instruction": "vfcvt.f.xu.v",
        "bit_range": "19..15",
        "opcode": "0x02",
        "extension": "_v"
    },
    {
        "instruction": "vfcvt.f.xu.v",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vfcvt.f.x.v",
        "bit_range": "31..26",
        "opcode": "0x12",
        "extension": "_v"
    },
    {
        "instruction": "vfcvt.f.x.v",
        "bit_range": "19..15",
        "opcode": "0x03",
        "extension": "_v"
    },
    {
        "instruction": "vfcvt.f.x.v",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vfcvt.rtz.xu.f.v",
        "bit_range": "31..26",
        "opcode": "0x12",
        "extension": "_v"
    },
    {
        "instruction": "vfcvt.rtz.xu.f.v",
        "bit_range": "19..15",
        "opcode": "0x06",
        "extension": "_v"
    },
    {
        "instruction": "vfcvt.rtz.xu.f.v",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vfcvt.rtz.x.f.v",
        "bit_range": "31..26",
        "opcode": "0x12",
        "extension": "_v"
    },
    {
        "instruction": "vfcvt.rtz.x.f.v",
        "bit_range": "19..15",
        "opcode": "0x07",
        "extension": "_v"
    },
    {
        "instruction": "vfcvt.rtz.x.f.v",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vfwcvt.xu.f.v",
        "bit_range": "31..26",
        "opcode": "0x12",
        "extension": "_v"
    },
    {
        "instruction": "vfwcvt.xu.f.v",
        "bit_range": "19..15",
        "opcode": "0x08",
        "extension": "_v"
    },
    {
        "instruction": "vfwcvt.xu.f.v",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vfwcvt.x.f.v",
        "bit_range": "31..26",
        "opcode": "0x12",
        "extension": "_v"
    },
    {
        "instruction": "vfwcvt.x.f.v",
        "bit_range": "19..15",
        "opcode": "0x09",
        "extension": "_v"
    },
    {
        "instruction": "vfwcvt.x.f.v",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vfwcvt.f.xu.v",
        "bit_range": "31..26",
        "opcode": "0x12",
        "extension": "_v"
    },
    {
        "instruction": "vfwcvt.f.xu.v",
        "bit_range": "19..15",
        "opcode": "0x0A",
        "extension": "_v"
    },
    {
        "instruction": "vfwcvt.f.xu.v",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vfwcvt.f.x.v",
        "bit_range": "31..26",
        "opcode": "0x12",
        "extension": "_v"
    },
    {
        "instruction": "vfwcvt.f.x.v",
        "bit_range": "19..15",
        "opcode": "0x0B",
        "extension": "_v"
    },
    {
        "instruction": "vfwcvt.f.x.v",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vfwcvt.f.f.v",
        "bit_range": "31..26",
        "opcode": "0x12",
        "extension": "_v"
    },
    {
        "instruction": "vfwcvt.f.f.v",
        "bit_range": "19..15",
        "opcode": "0x0C",
        "extension": "_v"
    },
    {
        "instruction": "vfwcvt.f.f.v",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vfwcvt.rtz.xu.f.v",
        "bit_range": "31..26",
        "opcode": "0x12",
        "extension": "_v"
    },
    {
        "instruction": "vfwcvt.rtz.xu.f.v",
        "bit_range": "19..15",
        "opcode": "0x0E",
        "extension": "_v"
    },
    {
        "instruction": "vfwcvt.rtz.xu.f.v",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vfwcvt.rtz.x.f.v",
        "bit_range": "31..26",
        "opcode": "0x12",
        "extension": "_v"
    },
    {
        "instruction": "vfwcvt.rtz.x.f.v",
        "bit_range": "19..15",
        "opcode": "0x0F",
        "extension": "_v"
    },
    {
        "instruction": "vfwcvt.rtz.x.f.v",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vfncvt.xu.f.w",
        "bit_range": "31..26",
        "opcode": "0x12",
        "extension": "_v"
    },
    {
        "instruction": "vfncvt.xu.f.w",
        "bit_range": "19..15",
        "opcode": "0x10",
        "extension": "_v"
    },
    {
        "instruction": "vfncvt.xu.f.w",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vfncvt.x.f.w",
        "bit_range": "31..26",
        "opcode": "0x12",
        "extension": "_v"
    },
    {
        "instruction": "vfncvt.x.f.w",
        "bit_range": "19..15",
        "opcode": "0x11",
        "extension": "_v"
    },
    {
        "instruction": "vfncvt.x.f.w",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vfncvt.f.xu.w",
        "bit_range": "31..26",
        "opcode": "0x12",
        "extension": "_v"
    },
    {
        "instruction": "vfncvt.f.xu.w",
        "bit_range": "19..15",
        "opcode": "0x12",
        "extension": "_v"
    },
    {
        "instruction": "vfncvt.f.xu.w",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vfncvt.f.x.w",
        "bit_range": "31..26",
        "opcode": "0x12",
        "extension": "_v"
    },
    {
        "instruction": "vfncvt.f.x.w",
        "bit_range": "19..15",
        "opcode": "0x13",
        "extension": "_v"
    },
    {
        "instruction": "vfncvt.f.x.w",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vfncvt.f.f.w",
        "bit_range": "31..26",
        "opcode": "0x12",
        "extension": "_v"
    },
    {
        "instruction": "vfncvt.f.f.w",
        "bit_range": "19..15",
        "opcode": "0x14",
        "extension": "_v"
    },
    {
        "instruction": "vfncvt.f.f.w",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vfncvt.rod.f.f.w",
        "bit_range": "31..26",
        "opcode": "0x12",
        "extension": "_v"
    },
    {
        "instruction": "vfncvt.rod.f.f.w",
        "bit_range": "19..15",
        "opcode": "0x15",
        "extension": "_v"
    },
    {
        "instruction": "vfncvt.rod.f.f.w",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vfncvt.rtz.xu.f.w",
        "bit_range": "31..26",
        "opcode": "0x12",
        "extension": "_v"
    },
    {
        "instruction": "vfncvt.rtz.xu.f.w",
        "bit_range": "19..15",
        "opcode": "0x16",
        "extension": "_v"
    },
    {
        "instruction": "vfncvt.rtz.xu.f.w",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vfncvt.rtz.x.f.w",
        "bit_range": "31..26",
        "opcode": "0x12",
        "extension": "_v"
    },
    {
        "instruction": "vfncvt.rtz.x.f.w",
        "bit_range": "19..15",
        "opcode": "0x17",
        "extension": "_v"
    },
    {
        "instruction": "vfncvt.rtz.x.f.w",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vfsqrt.v",
        "bit_range": "31..26",
        "opcode": "0x13",
        "extension": "_v"
    },
    {
        "instruction": "vfsqrt.v",
        "bit_range": "19..15",
        "opcode": "0x00",
        "extension": "_v"
    },
    {
        "instruction": "vfsqrt.v",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vfrsqrt7.v",
        "bit_range": "31..26",
        "opcode": "0x13",
        "extension": "_v"
    },
    {
        "instruction": "vfrsqrt7.v",
        "bit_range": "19..15",
        "opcode": "0x04",
        "extension": "_v"
    },
    {
        "instruction": "vfrsqrt7.v",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vfrec7.v",
        "bit_range": "31..26",
        "opcode": "0x13",
        "extension": "_v"
    },
    {
        "instruction": "vfrec7.v",
        "bit_range": "19..15",
        "opcode": "0x05",
        "extension": "_v"
    },
    {
        "instruction": "vfrec7.v",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vfclass.v",
        "bit_range": "31..26",
        "opcode": "0x13",
        "extension": "_v"
    },
    {
        "instruction": "vfclass.v",
        "bit_range": "19..15",
        "opcode": "0x10",
        "extension": "_v"
    },
    {
        "instruction": "vfclass.v",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vfwadd.vv",
        "bit_range": "31..26",
        "opcode": "0x30",
        "extension": "_v"
    },
    {
        "instruction": "vfwadd.vv",
        "bit_range": "14..12",
        "opcode": "0x1",
        "extension": "_v"
    },
    {
        "instruction": "vfwadd.vv",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vfwredusum.vs",
        "bit_range": "31..26",
        "opcode": "0x31",
        "extension": "_v"
    },
    {
        "instruction": "vfwredusum.vs",
        "bit_range": "14..12",
        "opcode": "0x1",
        "extension": "_v"
    },
    {
        "instruction": "vfwredusum.vs",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vfwsub.vv",
        "bit_range": "31..26",
        "opcode": "0x32",
        "extension": "_v"
    },
    {
        "instruction": "vfwsub.vv",
        "bit_range": "14..12",
        "opcode": "0x1",
        "extension": "_v"
    },
    {
        "instruction": "vfwsub.vv",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vfwredosum.vs",
        "bit_range": "31..26",
        "opcode": "0x33",
        "extension": "_v"
    },
    {
        "instruction": "vfwredosum.vs",
        "bit_range": "14..12",
        "opcode": "0x1",
        "extension": "_v"
    },
    {
        "instruction": "vfwredosum.vs",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vfwadd.wv",
        "bit_range": "31..26",
        "opcode": "0x34",
        "extension": "_v"
    },
    {
        "instruction": "vfwadd.wv",
        "bit_range": "14..12",
        "opcode": "0x1",
        "extension": "_v"
    },
    {
        "instruction": "vfwadd.wv",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vfwsub.wv",
        "bit_range": "31..26",
        "opcode": "0x36",
        "extension": "_v"
    },
    {
        "instruction": "vfwsub.wv",
        "bit_range": "14..12",
        "opcode": "0x1",
        "extension": "_v"
    },
    {
        "instruction": "vfwsub.wv",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vfwmul.vv",
        "bit_range": "31..26",
        "opcode": "0x38",
        "extension": "_v"
    },
    {
        "instruction": "vfwmul.vv",
        "bit_range": "14..12",
        "opcode": "0x1",
        "extension": "_v"
    },
    {
        "instruction": "vfwmul.vv",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vfwmacc.vv",
        "bit_range": "31..26",
        "opcode": "0x3c",
        "extension": "_v"
    },
    {
        "instruction": "vfwmacc.vv",
        "bit_range": "14..12",
        "opcode": "0x1",
        "extension": "_v"
    },
    {
        "instruction": "vfwmacc.vv",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vfwnmacc.vv",
        "bit_range": "31..26",
        "opcode": "0x3d",
        "extension": "_v"
    },
    {
        "instruction": "vfwnmacc.vv",
        "bit_range": "14..12",
        "opcode": "0x1",
        "extension": "_v"
    },
    {
        "instruction": "vfwnmacc.vv",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vfwmsac.vv",
        "bit_range": "31..26",
        "opcode": "0x3e",
        "extension": "_v"
    },
    {
        "instruction": "vfwmsac.vv",
        "bit_range": "14..12",
        "opcode": "0x1",
        "extension": "_v"
    },
    {
        "instruction": "vfwmsac.vv",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vfwnmsac.vv",
        "bit_range": "31..26",
        "opcode": "0x3f",
        "extension": "_v"
    },
    {
        "instruction": "vfwnmsac.vv",
        "bit_range": "14..12",
        "opcode": "0x1",
        "extension": "_v"
    },
    {
        "instruction": "vfwnmsac.vv",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vadd.vx",
        "bit_range": "31..26",
        "opcode": "0x00",
        "extension": "_v"
    },
    {
        "instruction": "vadd.vx",
        "bit_range": "14..12",
        "opcode": "0x4",
        "extension": "_v"
    },
    {
        "instruction": "vadd.vx",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vsub.vx",
        "bit_range": "31..26",
        "opcode": "0x02",
        "extension": "_v"
    },
    {
        "instruction": "vsub.vx",
        "bit_range": "14..12",
        "opcode": "0x4",
        "extension": "_v"
    },
    {
        "instruction": "vsub.vx",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vrsub.vx",
        "bit_range": "31..26",
        "opcode": "0x03",
        "extension": "_v"
    },
    {
        "instruction": "vrsub.vx",
        "bit_range": "14..12",
        "opcode": "0x4",
        "extension": "_v"
    },
    {
        "instruction": "vrsub.vx",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vminu.vx",
        "bit_range": "31..26",
        "opcode": "0x04",
        "extension": "_v"
    },
    {
        "instruction": "vminu.vx",
        "bit_range": "14..12",
        "opcode": "0x4",
        "extension": "_v"
    },
    {
        "instruction": "vminu.vx",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vmin.vx",
        "bit_range": "31..26",
        "opcode": "0x05",
        "extension": "_v"
    },
    {
        "instruction": "vmin.vx",
        "bit_range": "14..12",
        "opcode": "0x4",
        "extension": "_v"
    },
    {
        "instruction": "vmin.vx",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vmaxu.vx",
        "bit_range": "31..26",
        "opcode": "0x06",
        "extension": "_v"
    },
    {
        "instruction": "vmaxu.vx",
        "bit_range": "14..12",
        "opcode": "0x4",
        "extension": "_v"
    },
    {
        "instruction": "vmaxu.vx",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vmax.vx",
        "bit_range": "31..26",
        "opcode": "0x07",
        "extension": "_v"
    },
    {
        "instruction": "vmax.vx",
        "bit_range": "14..12",
        "opcode": "0x4",
        "extension": "_v"
    },
    {
        "instruction": "vmax.vx",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vand.vx",
        "bit_range": "31..26",
        "opcode": "0x09",
        "extension": "_v"
    },
    {
        "instruction": "vand.vx",
        "bit_range": "14..12",
        "opcode": "0x4",
        "extension": "_v"
    },
    {
        "instruction": "vand.vx",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vor.vx",
        "bit_range": "31..26",
        "opcode": "0x0a",
        "extension": "_v"
    },
    {
        "instruction": "vor.vx",
        "bit_range": "14..12",
        "opcode": "0x4",
        "extension": "_v"
    },
    {
        "instruction": "vor.vx",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vxor.vx",
        "bit_range": "31..26",
        "opcode": "0x0b",
        "extension": "_v"
    },
    {
        "instruction": "vxor.vx",
        "bit_range": "14..12",
        "opcode": "0x4",
        "extension": "_v"
    },
    {
        "instruction": "vxor.vx",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vrgather.vx",
        "bit_range": "31..26",
        "opcode": "0x0c",
        "extension": "_v"
    },
    {
        "instruction": "vrgather.vx",
        "bit_range": "14..12",
        "opcode": "0x4",
        "extension": "_v"
    },
    {
        "instruction": "vrgather.vx",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vslideup.vx",
        "bit_range": "31..26",
        "opcode": "0x0e",
        "extension": "_v"
    },
    {
        "instruction": "vslideup.vx",
        "bit_range": "14..12",
        "opcode": "0x4",
        "extension": "_v"
    },
    {
        "instruction": "vslideup.vx",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vslidedown.vx",
        "bit_range": "31..26",
        "opcode": "0x0f",
        "extension": "_v"
    },
    {
        "instruction": "vslidedown.vx",
        "bit_range": "14..12",
        "opcode": "0x4",
        "extension": "_v"
    },
    {
        "instruction": "vslidedown.vx",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vadc.vxm",
        "bit_range": "31..26",
        "opcode": "0x10",
        "extension": "_v"
    },
    {
        "instruction": "vadc.vxm",
        "bit_range": "14..12",
        "opcode": "0x4",
        "extension": "_v"
    },
    {
        "instruction": "vadc.vxm",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vmadc.vxm",
        "bit_range": "31..26",
        "opcode": "0x11",
        "extension": "_v"
    },
    {
        "instruction": "vmadc.vxm",
        "bit_range": "14..12",
        "opcode": "0x4",
        "extension": "_v"
    },
    {
        "instruction": "vmadc.vxm",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vmadc.vx",
        "bit_range": "31..26",
        "opcode": "0x11",
        "extension": "_v"
    },
    {
        "instruction": "vmadc.vx",
        "bit_range": "14..12",
        "opcode": "0x4",
        "extension": "_v"
    },
    {
        "instruction": "vmadc.vx",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vsbc.vxm",
        "bit_range": "31..26",
        "opcode": "0x12",
        "extension": "_v"
    },
    {
        "instruction": "vsbc.vxm",
        "bit_range": "14..12",
        "opcode": "0x4",
        "extension": "_v"
    },
    {
        "instruction": "vsbc.vxm",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vmsbc.vxm",
        "bit_range": "31..26",
        "opcode": "0x13",
        "extension": "_v"
    },
    {
        "instruction": "vmsbc.vxm",
        "bit_range": "14..12",
        "opcode": "0x4",
        "extension": "_v"
    },
    {
        "instruction": "vmsbc.vxm",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vmsbc.vx",
        "bit_range": "31..26",
        "opcode": "0x13",
        "extension": "_v"
    },
    {
        "instruction": "vmsbc.vx",
        "bit_range": "14..12",
        "opcode": "0x4",
        "extension": "_v"
    },
    {
        "instruction": "vmsbc.vx",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vmerge.vxm",
        "bit_range": "31..26",
        "opcode": "0x17",
        "extension": "_v"
    },
    {
        "instruction": "vmerge.vxm",
        "bit_range": "14..12",
        "opcode": "0x4",
        "extension": "_v"
    },
    {
        "instruction": "vmerge.vxm",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vmv.v.x",
        "bit_range": "31..26",
        "opcode": "0x17",
        "extension": "_v"
    },
    {
        "instruction": "vmv.v.x",
        "bit_range": "24..20",
        "opcode": "0",
        "extension": "_v"
    },
    {
        "instruction": "vmv.v.x",
        "bit_range": "14..12",
        "opcode": "0x4",
        "extension": "_v"
    },
    {
        "instruction": "vmv.v.x",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vmseq.vx",
        "bit_range": "31..26",
        "opcode": "0x18",
        "extension": "_v"
    },
    {
        "instruction": "vmseq.vx",
        "bit_range": "14..12",
        "opcode": "0x4",
        "extension": "_v"
    },
    {
        "instruction": "vmseq.vx",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vmsne.vx",
        "bit_range": "31..26",
        "opcode": "0x19",
        "extension": "_v"
    },
    {
        "instruction": "vmsne.vx",
        "bit_range": "14..12",
        "opcode": "0x4",
        "extension": "_v"
    },
    {
        "instruction": "vmsne.vx",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vmsltu.vx",
        "bit_range": "31..26",
        "opcode": "0x1a",
        "extension": "_v"
    },
    {
        "instruction": "vmsltu.vx",
        "bit_range": "14..12",
        "opcode": "0x4",
        "extension": "_v"
    },
    {
        "instruction": "vmsltu.vx",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vmslt.vx",
        "bit_range": "31..26",
        "opcode": "0x1b",
        "extension": "_v"
    },
    {
        "instruction": "vmslt.vx",
        "bit_range": "14..12",
        "opcode": "0x4",
        "extension": "_v"
    },
    {
        "instruction": "vmslt.vx",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vmsleu.vx",
        "bit_range": "31..26",
        "opcode": "0x1c",
        "extension": "_v"
    },
    {
        "instruction": "vmsleu.vx",
        "bit_range": "14..12",
        "opcode": "0x4",
        "extension": "_v"
    },
    {
        "instruction": "vmsleu.vx",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vmsle.vx",
        "bit_range": "31..26",
        "opcode": "0x1d",
        "extension": "_v"
    },
    {
        "instruction": "vmsle.vx",
        "bit_range": "14..12",
        "opcode": "0x4",
        "extension": "_v"
    },
    {
        "instruction": "vmsle.vx",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vmsgtu.vx",
        "bit_range": "31..26",
        "opcode": "0x1e",
        "extension": "_v"
    },
    {
        "instruction": "vmsgtu.vx",
        "bit_range": "14..12",
        "opcode": "0x4",
        "extension": "_v"
    },
    {
        "instruction": "vmsgtu.vx",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vmsgt.vx",
        "bit_range": "31..26",
        "opcode": "0x1f",
        "extension": "_v"
    },
    {
        "instruction": "vmsgt.vx",
        "bit_range": "14..12",
        "opcode": "0x4",
        "extension": "_v"
    },
    {
        "instruction": "vmsgt.vx",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vsaddu.vx",
        "bit_range": "31..26",
        "opcode": "0x20",
        "extension": "_v"
    },
    {
        "instruction": "vsaddu.vx",
        "bit_range": "14..12",
        "opcode": "0x4",
        "extension": "_v"
    },
    {
        "instruction": "vsaddu.vx",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vsadd.vx",
        "bit_range": "31..26",
        "opcode": "0x21",
        "extension": "_v"
    },
    {
        "instruction": "vsadd.vx",
        "bit_range": "14..12",
        "opcode": "0x4",
        "extension": "_v"
    },
    {
        "instruction": "vsadd.vx",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vssubu.vx",
        "bit_range": "31..26",
        "opcode": "0x22",
        "extension": "_v"
    },
    {
        "instruction": "vssubu.vx",
        "bit_range": "14..12",
        "opcode": "0x4",
        "extension": "_v"
    },
    {
        "instruction": "vssubu.vx",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vssub.vx",
        "bit_range": "31..26",
        "opcode": "0x23",
        "extension": "_v"
    },
    {
        "instruction": "vssub.vx",
        "bit_range": "14..12",
        "opcode": "0x4",
        "extension": "_v"
    },
    {
        "instruction": "vssub.vx",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vsll.vx",
        "bit_range": "31..26",
        "opcode": "0x25",
        "extension": "_v"
    },
    {
        "instruction": "vsll.vx",
        "bit_range": "14..12",
        "opcode": "0x4",
        "extension": "_v"
    },
    {
        "instruction": "vsll.vx",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vsmul.vx",
        "bit_range": "31..26",
        "opcode": "0x27",
        "extension": "_v"
    },
    {
        "instruction": "vsmul.vx",
        "bit_range": "14..12",
        "opcode": "0x4",
        "extension": "_v"
    },
    {
        "instruction": "vsmul.vx",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vsrl.vx",
        "bit_range": "31..26",
        "opcode": "0x28",
        "extension": "_v"
    },
    {
        "instruction": "vsrl.vx",
        "bit_range": "14..12",
        "opcode": "0x4",
        "extension": "_v"
    },
    {
        "instruction": "vsrl.vx",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vsra.vx",
        "bit_range": "31..26",
        "opcode": "0x29",
        "extension": "_v"
    },
    {
        "instruction": "vsra.vx",
        "bit_range": "14..12",
        "opcode": "0x4",
        "extension": "_v"
    },
    {
        "instruction": "vsra.vx",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vssrl.vx",
        "bit_range": "31..26",
        "opcode": "0x2a",
        "extension": "_v"
    },
    {
        "instruction": "vssrl.vx",
        "bit_range": "14..12",
        "opcode": "0x4",
        "extension": "_v"
    },
    {
        "instruction": "vssrl.vx",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vssra.vx",
        "bit_range": "31..26",
        "opcode": "0x2b",
        "extension": "_v"
    },
    {
        "instruction": "vssra.vx",
        "bit_range": "14..12",
        "opcode": "0x4",
        "extension": "_v"
    },
    {
        "instruction": "vssra.vx",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vnsrl.wx",
        "bit_range": "31..26",
        "opcode": "0x2c",
        "extension": "_v"
    },
    {
        "instruction": "vnsrl.wx",
        "bit_range": "14..12",
        "opcode": "0x4",
        "extension": "_v"
    },
    {
        "instruction": "vnsrl.wx",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vnsra.wx",
        "bit_range": "31..26",
        "opcode": "0x2d",
        "extension": "_v"
    },
    {
        "instruction": "vnsra.wx",
        "bit_range": "14..12",
        "opcode": "0x4",
        "extension": "_v"
    },
    {
        "instruction": "vnsra.wx",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vnclipu.wx",
        "bit_range": "31..26",
        "opcode": "0x2e",
        "extension": "_v"
    },
    {
        "instruction": "vnclipu.wx",
        "bit_range": "14..12",
        "opcode": "0x4",
        "extension": "_v"
    },
    {
        "instruction": "vnclipu.wx",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vnclip.wx",
        "bit_range": "31..26",
        "opcode": "0x2f",
        "extension": "_v"
    },
    {
        "instruction": "vnclip.wx",
        "bit_range": "14..12",
        "opcode": "0x4",
        "extension": "_v"
    },
    {
        "instruction": "vnclip.wx",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vadd.vv",
        "bit_range": "31..26",
        "opcode": "0x00",
        "extension": "_v"
    },
    {
        "instruction": "vadd.vv",
        "bit_range": "14..12",
        "opcode": "0x0",
        "extension": "_v"
    },
    {
        "instruction": "vadd.vv",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vsub.vv",
        "bit_range": "31..26",
        "opcode": "0x02",
        "extension": "_v"
    },
    {
        "instruction": "vsub.vv",
        "bit_range": "14..12",
        "opcode": "0x0",
        "extension": "_v"
    },
    {
        "instruction": "vsub.vv",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vminu.vv",
        "bit_range": "31..26",
        "opcode": "0x04",
        "extension": "_v"
    },
    {
        "instruction": "vminu.vv",
        "bit_range": "14..12",
        "opcode": "0x0",
        "extension": "_v"
    },
    {
        "instruction": "vminu.vv",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vmin.vv",
        "bit_range": "31..26",
        "opcode": "0x05",
        "extension": "_v"
    },
    {
        "instruction": "vmin.vv",
        "bit_range": "14..12",
        "opcode": "0x0",
        "extension": "_v"
    },
    {
        "instruction": "vmin.vv",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vmaxu.vv",
        "bit_range": "31..26",
        "opcode": "0x06",
        "extension": "_v"
    },
    {
        "instruction": "vmaxu.vv",
        "bit_range": "14..12",
        "opcode": "0x0",
        "extension": "_v"
    },
    {
        "instruction": "vmaxu.vv",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vmax.vv",
        "bit_range": "31..26",
        "opcode": "0x07",
        "extension": "_v"
    },
    {
        "instruction": "vmax.vv",
        "bit_range": "14..12",
        "opcode": "0x0",
        "extension": "_v"
    },
    {
        "instruction": "vmax.vv",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vand.vv",
        "bit_range": "31..26",
        "opcode": "0x09",
        "extension": "_v"
    },
    {
        "instruction": "vand.vv",
        "bit_range": "14..12",
        "opcode": "0x0",
        "extension": "_v"
    },
    {
        "instruction": "vand.vv",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vor.vv",
        "bit_range": "31..26",
        "opcode": "0x0a",
        "extension": "_v"
    },
    {
        "instruction": "vor.vv",
        "bit_range": "14..12",
        "opcode": "0x0",
        "extension": "_v"
    },
    {
        "instruction": "vor.vv",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vxor.vv",
        "bit_range": "31..26",
        "opcode": "0x0b",
        "extension": "_v"
    },
    {
        "instruction": "vxor.vv",
        "bit_range": "14..12",
        "opcode": "0x0",
        "extension": "_v"
    },
    {
        "instruction": "vxor.vv",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vrgather.vv",
        "bit_range": "31..26",
        "opcode": "0x0c",
        "extension": "_v"
    },
    {
        "instruction": "vrgather.vv",
        "bit_range": "14..12",
        "opcode": "0x0",
        "extension": "_v"
    },
    {
        "instruction": "vrgather.vv",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vrgatherei16.vv",
        "bit_range": "31..26",
        "opcode": "0x0e",
        "extension": "_v"
    },
    {
        "instruction": "vrgatherei16.vv",
        "bit_range": "14..12",
        "opcode": "0x0",
        "extension": "_v"
    },
    {
        "instruction": "vrgatherei16.vv",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vadc.vvm",
        "bit_range": "31..26",
        "opcode": "0x10",
        "extension": "_v"
    },
    {
        "instruction": "vadc.vvm",
        "bit_range": "14..12",
        "opcode": "0x0",
        "extension": "_v"
    },
    {
        "instruction": "vadc.vvm",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vmadc.vvm",
        "bit_range": "31..26",
        "opcode": "0x11",
        "extension": "_v"
    },
    {
        "instruction": "vmadc.vvm",
        "bit_range": "14..12",
        "opcode": "0x0",
        "extension": "_v"
    },
    {
        "instruction": "vmadc.vvm",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vmadc.vv",
        "bit_range": "31..26",
        "opcode": "0x11",
        "extension": "_v"
    },
    {
        "instruction": "vmadc.vv",
        "bit_range": "14..12",
        "opcode": "0x0",
        "extension": "_v"
    },
    {
        "instruction": "vmadc.vv",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vsbc.vvm",
        "bit_range": "31..26",
        "opcode": "0x12",
        "extension": "_v"
    },
    {
        "instruction": "vsbc.vvm",
        "bit_range": "14..12",
        "opcode": "0x0",
        "extension": "_v"
    },
    {
        "instruction": "vsbc.vvm",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vmsbc.vvm",
        "bit_range": "31..26",
        "opcode": "0x13",
        "extension": "_v"
    },
    {
        "instruction": "vmsbc.vvm",
        "bit_range": "14..12",
        "opcode": "0x0",
        "extension": "_v"
    },
    {
        "instruction": "vmsbc.vvm",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vmsbc.vv",
        "bit_range": "31..26",
        "opcode": "0x13",
        "extension": "_v"
    },
    {
        "instruction": "vmsbc.vv",
        "bit_range": "14..12",
        "opcode": "0x0",
        "extension": "_v"
    },
    {
        "instruction": "vmsbc.vv",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vmerge.vvm",
        "bit_range": "31..26",
        "opcode": "0x17",
        "extension": "_v"
    },
    {
        "instruction": "vmerge.vvm",
        "bit_range": "14..12",
        "opcode": "0x0",
        "extension": "_v"
    },
    {
        "instruction": "vmerge.vvm",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vmv.v.v",
        "bit_range": "31..26",
        "opcode": "0x17",
        "extension": "_v"
    },
    {
        "instruction": "vmv.v.v",
        "bit_range": "24..20",
        "opcode": "0",
        "extension": "_v"
    },
    {
        "instruction": "vmv.v.v",
        "bit_range": "14..12",
        "opcode": "0x0",
        "extension": "_v"
    },
    {
        "instruction": "vmv.v.v",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vmseq.vv",
        "bit_range": "31..26",
        "opcode": "0x18",
        "extension": "_v"
    },
    {
        "instruction": "vmseq.vv",
        "bit_range": "14..12",
        "opcode": "0x0",
        "extension": "_v"
    },
    {
        "instruction": "vmseq.vv",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vmsne.vv",
        "bit_range": "31..26",
        "opcode": "0x19",
        "extension": "_v"
    },
    {
        "instruction": "vmsne.vv",
        "bit_range": "14..12",
        "opcode": "0x0",
        "extension": "_v"
    },
    {
        "instruction": "vmsne.vv",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vmsltu.vv",
        "bit_range": "31..26",
        "opcode": "0x1a",
        "extension": "_v"
    },
    {
        "instruction": "vmsltu.vv",
        "bit_range": "14..12",
        "opcode": "0x0",
        "extension": "_v"
    },
    {
        "instruction": "vmsltu.vv",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vmslt.vv",
        "bit_range": "31..26",
        "opcode": "0x1b",
        "extension": "_v"
    },
    {
        "instruction": "vmslt.vv",
        "bit_range": "14..12",
        "opcode": "0x0",
        "extension": "_v"
    },
    {
        "instruction": "vmslt.vv",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vmsleu.vv",
        "bit_range": "31..26",
        "opcode": "0x1c",
        "extension": "_v"
    },
    {
        "instruction": "vmsleu.vv",
        "bit_range": "14..12",
        "opcode": "0x0",
        "extension": "_v"
    },
    {
        "instruction": "vmsleu.vv",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vmsle.vv",
        "bit_range": "31..26",
        "opcode": "0x1d",
        "extension": "_v"
    },
    {
        "instruction": "vmsle.vv",
        "bit_range": "14..12",
        "opcode": "0x0",
        "extension": "_v"
    },
    {
        "instruction": "vmsle.vv",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vsaddu.vv",
        "bit_range": "31..26",
        "opcode": "0x20",
        "extension": "_v"
    },
    {
        "instruction": "vsaddu.vv",
        "bit_range": "14..12",
        "opcode": "0x0",
        "extension": "_v"
    },
    {
        "instruction": "vsaddu.vv",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vsadd.vv",
        "bit_range": "31..26",
        "opcode": "0x21",
        "extension": "_v"
    },
    {
        "instruction": "vsadd.vv",
        "bit_range": "14..12",
        "opcode": "0x0",
        "extension": "_v"
    },
    {
        "instruction": "vsadd.vv",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vssubu.vv",
        "bit_range": "31..26",
        "opcode": "0x22",
        "extension": "_v"
    },
    {
        "instruction": "vssubu.vv",
        "bit_range": "14..12",
        "opcode": "0x0",
        "extension": "_v"
    },
    {
        "instruction": "vssubu.vv",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vssub.vv",
        "bit_range": "31..26",
        "opcode": "0x23",
        "extension": "_v"
    },
    {
        "instruction": "vssub.vv",
        "bit_range": "14..12",
        "opcode": "0x0",
        "extension": "_v"
    },
    {
        "instruction": "vssub.vv",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vsll.vv",
        "bit_range": "31..26",
        "opcode": "0x25",
        "extension": "_v"
    },
    {
        "instruction": "vsll.vv",
        "bit_range": "14..12",
        "opcode": "0x0",
        "extension": "_v"
    },
    {
        "instruction": "vsll.vv",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vsmul.vv",
        "bit_range": "31..26",
        "opcode": "0x27",
        "extension": "_v"
    },
    {
        "instruction": "vsmul.vv",
        "bit_range": "14..12",
        "opcode": "0x0",
        "extension": "_v"
    },
    {
        "instruction": "vsmul.vv",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vsrl.vv",
        "bit_range": "31..26",
        "opcode": "0x28",
        "extension": "_v"
    },
    {
        "instruction": "vsrl.vv",
        "bit_range": "14..12",
        "opcode": "0x0",
        "extension": "_v"
    },
    {
        "instruction": "vsrl.vv",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vsra.vv",
        "bit_range": "31..26",
        "opcode": "0x29",
        "extension": "_v"
    },
    {
        "instruction": "vsra.vv",
        "bit_range": "14..12",
        "opcode": "0x0",
        "extension": "_v"
    },
    {
        "instruction": "vsra.vv",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vssrl.vv",
        "bit_range": "31..26",
        "opcode": "0x2a",
        "extension": "_v"
    },
    {
        "instruction": "vssrl.vv",
        "bit_range": "14..12",
        "opcode": "0x0",
        "extension": "_v"
    },
    {
        "instruction": "vssrl.vv",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vssra.vv",
        "bit_range": "31..26",
        "opcode": "0x2b",
        "extension": "_v"
    },
    {
        "instruction": "vssra.vv",
        "bit_range": "14..12",
        "opcode": "0x0",
        "extension": "_v"
    },
    {
        "instruction": "vssra.vv",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vnsrl.wv",
        "bit_range": "31..26",
        "opcode": "0x2c",
        "extension": "_v"
    },
    {
        "instruction": "vnsrl.wv",
        "bit_range": "14..12",
        "opcode": "0x0",
        "extension": "_v"
    },
    {
        "instruction": "vnsrl.wv",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vnsra.wv",
        "bit_range": "31..26",
        "opcode": "0x2d",
        "extension": "_v"
    },
    {
        "instruction": "vnsra.wv",
        "bit_range": "14..12",
        "opcode": "0x0",
        "extension": "_v"
    },
    {
        "instruction": "vnsra.wv",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vnclipu.wv",
        "bit_range": "31..26",
        "opcode": "0x2e",
        "extension": "_v"
    },
    {
        "instruction": "vnclipu.wv",
        "bit_range": "14..12",
        "opcode": "0x0",
        "extension": "_v"
    },
    {
        "instruction": "vnclipu.wv",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vnclip.wv",
        "bit_range": "31..26",
        "opcode": "0x2f",
        "extension": "_v"
    },
    {
        "instruction": "vnclip.wv",
        "bit_range": "14..12",
        "opcode": "0x0",
        "extension": "_v"
    },
    {
        "instruction": "vnclip.wv",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vwredsumu.vs",
        "bit_range": "31..26",
        "opcode": "0x30",
        "extension": "_v"
    },
    {
        "instruction": "vwredsumu.vs",
        "bit_range": "14..12",
        "opcode": "0x0",
        "extension": "_v"
    },
    {
        "instruction": "vwredsumu.vs",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vwredsum.vs",
        "bit_range": "31..26",
        "opcode": "0x31",
        "extension": "_v"
    },
    {
        "instruction": "vwredsum.vs",
        "bit_range": "14..12",
        "opcode": "0x0",
        "extension": "_v"
    },
    {
        "instruction": "vwredsum.vs",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vadd.vi",
        "bit_range": "31..26",
        "opcode": "0x00",
        "extension": "_v"
    },
    {
        "instruction": "vadd.vi",
        "bit_range": "14..12",
        "opcode": "0x3",
        "extension": "_v"
    },
    {
        "instruction": "vadd.vi",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vrsub.vi",
        "bit_range": "31..26",
        "opcode": "0x03",
        "extension": "_v"
    },
    {
        "instruction": "vrsub.vi",
        "bit_range": "14..12",
        "opcode": "0x3",
        "extension": "_v"
    },
    {
        "instruction": "vrsub.vi",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vand.vi",
        "bit_range": "31..26",
        "opcode": "0x09",
        "extension": "_v"
    },
    {
        "instruction": "vand.vi",
        "bit_range": "14..12",
        "opcode": "0x3",
        "extension": "_v"
    },
    {
        "instruction": "vand.vi",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vor.vi",
        "bit_range": "31..26",
        "opcode": "0x0a",
        "extension": "_v"
    },
    {
        "instruction": "vor.vi",
        "bit_range": "14..12",
        "opcode": "0x3",
        "extension": "_v"
    },
    {
        "instruction": "vor.vi",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vxor.vi",
        "bit_range": "31..26",
        "opcode": "0x0b",
        "extension": "_v"
    },
    {
        "instruction": "vxor.vi",
        "bit_range": "14..12",
        "opcode": "0x3",
        "extension": "_v"
    },
    {
        "instruction": "vxor.vi",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vrgather.vi",
        "bit_range": "31..26",
        "opcode": "0x0c",
        "extension": "_v"
    },
    {
        "instruction": "vrgather.vi",
        "bit_range": "14..12",
        "opcode": "0x3",
        "extension": "_v"
    },
    {
        "instruction": "vrgather.vi",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vslideup.vi",
        "bit_range": "31..26",
        "opcode": "0x0e",
        "extension": "_v"
    },
    {
        "instruction": "vslideup.vi",
        "bit_range": "14..12",
        "opcode": "0x3",
        "extension": "_v"
    },
    {
        "instruction": "vslideup.vi",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vslidedown.vi",
        "bit_range": "31..26",
        "opcode": "0x0f",
        "extension": "_v"
    },
    {
        "instruction": "vslidedown.vi",
        "bit_range": "14..12",
        "opcode": "0x3",
        "extension": "_v"
    },
    {
        "instruction": "vslidedown.vi",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vadc.vim",
        "bit_range": "31..26",
        "opcode": "0x10",
        "extension": "_v"
    },
    {
        "instruction": "vadc.vim",
        "bit_range": "14..12",
        "opcode": "0x3",
        "extension": "_v"
    },
    {
        "instruction": "vadc.vim",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vmadc.vim",
        "bit_range": "31..26",
        "opcode": "0x11",
        "extension": "_v"
    },
    {
        "instruction": "vmadc.vim",
        "bit_range": "14..12",
        "opcode": "0x3",
        "extension": "_v"
    },
    {
        "instruction": "vmadc.vim",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vmadc.vi",
        "bit_range": "31..26",
        "opcode": "0x11",
        "extension": "_v"
    },
    {
        "instruction": "vmadc.vi",
        "bit_range": "14..12",
        "opcode": "0x3",
        "extension": "_v"
    },
    {
        "instruction": "vmadc.vi",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vmerge.vim",
        "bit_range": "31..26",
        "opcode": "0x17",
        "extension": "_v"
    },
    {
        "instruction": "vmerge.vim",
        "bit_range": "14..12",
        "opcode": "0x3",
        "extension": "_v"
    },
    {
        "instruction": "vmerge.vim",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vmv.v.i",
        "bit_range": "31..26",
        "opcode": "0x17",
        "extension": "_v"
    },
    {
        "instruction": "vmv.v.i",
        "bit_range": "24..20",
        "opcode": "0",
        "extension": "_v"
    },
    {
        "instruction": "vmv.v.i",
        "bit_range": "14..12",
        "opcode": "0x3",
        "extension": "_v"
    },
    {
        "instruction": "vmv.v.i",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vmseq.vi",
        "bit_range": "31..26",
        "opcode": "0x18",
        "extension": "_v"
    },
    {
        "instruction": "vmseq.vi",
        "bit_range": "14..12",
        "opcode": "0x3",
        "extension": "_v"
    },
    {
        "instruction": "vmseq.vi",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vmsne.vi",
        "bit_range": "31..26",
        "opcode": "0x19",
        "extension": "_v"
    },
    {
        "instruction": "vmsne.vi",
        "bit_range": "14..12",
        "opcode": "0x3",
        "extension": "_v"
    },
    {
        "instruction": "vmsne.vi",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vmsleu.vi",
        "bit_range": "31..26",
        "opcode": "0x1c",
        "extension": "_v"
    },
    {
        "instruction": "vmsleu.vi",
        "bit_range": "14..12",
        "opcode": "0x3",
        "extension": "_v"
    },
    {
        "instruction": "vmsleu.vi",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vmsle.vi",
        "bit_range": "31..26",
        "opcode": "0x1d",
        "extension": "_v"
    },
    {
        "instruction": "vmsle.vi",
        "bit_range": "14..12",
        "opcode": "0x3",
        "extension": "_v"
    },
    {
        "instruction": "vmsle.vi",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vmsgtu.vi",
        "bit_range": "31..26",
        "opcode": "0x1e",
        "extension": "_v"
    },
    {
        "instruction": "vmsgtu.vi",
        "bit_range": "14..12",
        "opcode": "0x3",
        "extension": "_v"
    },
    {
        "instruction": "vmsgtu.vi",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vmsgt.vi",
        "bit_range": "31..26",
        "opcode": "0x1f",
        "extension": "_v"
    },
    {
        "instruction": "vmsgt.vi",
        "bit_range": "14..12",
        "opcode": "0x3",
        "extension": "_v"
    },
    {
        "instruction": "vmsgt.vi",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vsaddu.vi",
        "bit_range": "31..26",
        "opcode": "0x20",
        "extension": "_v"
    },
    {
        "instruction": "vsaddu.vi",
        "bit_range": "14..12",
        "opcode": "0x3",
        "extension": "_v"
    },
    {
        "instruction": "vsaddu.vi",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vsadd.vi",
        "bit_range": "31..26",
        "opcode": "0x21",
        "extension": "_v"
    },
    {
        "instruction": "vsadd.vi",
        "bit_range": "14..12",
        "opcode": "0x3",
        "extension": "_v"
    },
    {
        "instruction": "vsadd.vi",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vsll.vi",
        "bit_range": "31..26",
        "opcode": "0x25",
        "extension": "_v"
    },
    {
        "instruction": "vsll.vi",
        "bit_range": "14..12",
        "opcode": "0x3",
        "extension": "_v"
    },
    {
        "instruction": "vsll.vi",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vmv1r.v",
        "bit_range": "31..26",
        "opcode": "0x27",
        "extension": "_v"
    },
    {
        "instruction": "vmv1r.v",
        "bit_range": "19..15",
        "opcode": "0",
        "extension": "_v"
    },
    {
        "instruction": "vmv1r.v",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vmv2r.v",
        "bit_range": "31..26",
        "opcode": "0x27",
        "extension": "_v"
    },
    {
        "instruction": "vmv2r.v",
        "bit_range": "19..15",
        "opcode": "1",
        "extension": "_v"
    },
    {
        "instruction": "vmv2r.v",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vmv4r.v",
        "bit_range": "31..26",
        "opcode": "0x27",
        "extension": "_v"
    },
    {
        "instruction": "vmv4r.v",
        "bit_range": "19..15",
        "opcode": "3",
        "extension": "_v"
    },
    {
        "instruction": "vmv4r.v",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vmv8r.v",
        "bit_range": "31..26",
        "opcode": "0x27",
        "extension": "_v"
    },
    {
        "instruction": "vmv8r.v",
        "bit_range": "19..15",
        "opcode": "7",
        "extension": "_v"
    },
    {
        "instruction": "vmv8r.v",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vsrl.vi",
        "bit_range": "31..26",
        "opcode": "0x28",
        "extension": "_v"
    },
    {
        "instruction": "vsrl.vi",
        "bit_range": "14..12",
        "opcode": "0x3",
        "extension": "_v"
    },
    {
        "instruction": "vsrl.vi",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vsra.vi",
        "bit_range": "31..26",
        "opcode": "0x29",
        "extension": "_v"
    },
    {
        "instruction": "vsra.vi",
        "bit_range": "14..12",
        "opcode": "0x3",
        "extension": "_v"
    },
    {
        "instruction": "vsra.vi",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vssrl.vi",
        "bit_range": "31..26",
        "opcode": "0x2a",
        "extension": "_v"
    },
    {
        "instruction": "vssrl.vi",
        "bit_range": "14..12",
        "opcode": "0x3",
        "extension": "_v"
    },
    {
        "instruction": "vssrl.vi",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vssra.vi",
        "bit_range": "31..26",
        "opcode": "0x2b",
        "extension": "_v"
    },
    {
        "instruction": "vssra.vi",
        "bit_range": "14..12",
        "opcode": "0x3",
        "extension": "_v"
    },
    {
        "instruction": "vssra.vi",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vnsrl.wi",
        "bit_range": "31..26",
        "opcode": "0x2c",
        "extension": "_v"
    },
    {
        "instruction": "vnsrl.wi",
        "bit_range": "14..12",
        "opcode": "0x3",
        "extension": "_v"
    },
    {
        "instruction": "vnsrl.wi",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vnsra.wi",
        "bit_range": "31..26",
        "opcode": "0x2d",
        "extension": "_v"
    },
    {
        "instruction": "vnsra.wi",
        "bit_range": "14..12",
        "opcode": "0x3",
        "extension": "_v"
    },
    {
        "instruction": "vnsra.wi",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vnclipu.wi",
        "bit_range": "31..26",
        "opcode": "0x2e",
        "extension": "_v"
    },
    {
        "instruction": "vnclipu.wi",
        "bit_range": "14..12",
        "opcode": "0x3",
        "extension": "_v"
    },
    {
        "instruction": "vnclipu.wi",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vnclip.wi",
        "bit_range": "31..26",
        "opcode": "0x2f",
        "extension": "_v"
    },
    {
        "instruction": "vnclip.wi",
        "bit_range": "14..12",
        "opcode": "0x3",
        "extension": "_v"
    },
    {
        "instruction": "vnclip.wi",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vredsum.vs",
        "bit_range": "31..26",
        "opcode": "0x00",
        "extension": "_v"
    },
    {
        "instruction": "vredsum.vs",
        "bit_range": "14..12",
        "opcode": "0x2",
        "extension": "_v"
    },
    {
        "instruction": "vredsum.vs",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vredand.vs",
        "bit_range": "31..26",
        "opcode": "0x01",
        "extension": "_v"
    },
    {
        "instruction": "vredand.vs",
        "bit_range": "14..12",
        "opcode": "0x2",
        "extension": "_v"
    },
    {
        "instruction": "vredand.vs",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vredor.vs",
        "bit_range": "31..26",
        "opcode": "0x02",
        "extension": "_v"
    },
    {
        "instruction": "vredor.vs",
        "bit_range": "14..12",
        "opcode": "0x2",
        "extension": "_v"
    },
    {
        "instruction": "vredor.vs",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vredxor.vs",
        "bit_range": "31..26",
        "opcode": "0x03",
        "extension": "_v"
    },
    {
        "instruction": "vredxor.vs",
        "bit_range": "14..12",
        "opcode": "0x2",
        "extension": "_v"
    },
    {
        "instruction": "vredxor.vs",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vredminu.vs",
        "bit_range": "31..26",
        "opcode": "0x04",
        "extension": "_v"
    },
    {
        "instruction": "vredminu.vs",
        "bit_range": "14..12",
        "opcode": "0x2",
        "extension": "_v"
    },
    {
        "instruction": "vredminu.vs",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vredmin.vs",
        "bit_range": "31..26",
        "opcode": "0x05",
        "extension": "_v"
    },
    {
        "instruction": "vredmin.vs",
        "bit_range": "14..12",
        "opcode": "0x2",
        "extension": "_v"
    },
    {
        "instruction": "vredmin.vs",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vredmaxu.vs",
        "bit_range": "31..26",
        "opcode": "0x06",
        "extension": "_v"
    },
    {
        "instruction": "vredmaxu.vs",
        "bit_range": "14..12",
        "opcode": "0x2",
        "extension": "_v"
    },
    {
        "instruction": "vredmaxu.vs",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vredmax.vs",
        "bit_range": "31..26",
        "opcode": "0x07",
        "extension": "_v"
    },
    {
        "instruction": "vredmax.vs",
        "bit_range": "14..12",
        "opcode": "0x2",
        "extension": "_v"
    },
    {
        "instruction": "vredmax.vs",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vaaddu.vv",
        "bit_range": "31..26",
        "opcode": "0x08",
        "extension": "_v"
    },
    {
        "instruction": "vaaddu.vv",
        "bit_range": "14..12",
        "opcode": "0x2",
        "extension": "_v"
    },
    {
        "instruction": "vaaddu.vv",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vaadd.vv",
        "bit_range": "31..26",
        "opcode": "0x09",
        "extension": "_v"
    },
    {
        "instruction": "vaadd.vv",
        "bit_range": "14..12",
        "opcode": "0x2",
        "extension": "_v"
    },
    {
        "instruction": "vaadd.vv",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vasubu.vv",
        "bit_range": "31..26",
        "opcode": "0x0a",
        "extension": "_v"
    },
    {
        "instruction": "vasubu.vv",
        "bit_range": "14..12",
        "opcode": "0x2",
        "extension": "_v"
    },
    {
        "instruction": "vasubu.vv",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vasub.vv",
        "bit_range": "31..26",
        "opcode": "0x0b",
        "extension": "_v"
    },
    {
        "instruction": "vasub.vv",
        "bit_range": "14..12",
        "opcode": "0x2",
        "extension": "_v"
    },
    {
        "instruction": "vasub.vv",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vmv.x.s",
        "bit_range": "31..26",
        "opcode": "0x10",
        "extension": "_v"
    },
    {
        "instruction": "vmv.x.s",
        "bit_range": "19..15",
        "opcode": "0",
        "extension": "_v"
    },
    {
        "instruction": "vmv.x.s",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vzext.vf8",
        "bit_range": "31..26",
        "opcode": "0x12",
        "extension": "_v"
    },
    {
        "instruction": "vzext.vf8",
        "bit_range": "19..15",
        "opcode": "2",
        "extension": "_v"
    },
    {
        "instruction": "vzext.vf8",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vsext.vf8",
        "bit_range": "31..26",
        "opcode": "0x12",
        "extension": "_v"
    },
    {
        "instruction": "vsext.vf8",
        "bit_range": "19..15",
        "opcode": "3",
        "extension": "_v"
    },
    {
        "instruction": "vsext.vf8",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vzext.vf4",
        "bit_range": "31..26",
        "opcode": "0x12",
        "extension": "_v"
    },
    {
        "instruction": "vzext.vf4",
        "bit_range": "19..15",
        "opcode": "4",
        "extension": "_v"
    },
    {
        "instruction": "vzext.vf4",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vsext.vf4",
        "bit_range": "31..26",
        "opcode": "0x12",
        "extension": "_v"
    },
    {
        "instruction": "vsext.vf4",
        "bit_range": "19..15",
        "opcode": "5",
        "extension": "_v"
    },
    {
        "instruction": "vsext.vf4",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vzext.vf2",
        "bit_range": "31..26",
        "opcode": "0x12",
        "extension": "_v"
    },
    {
        "instruction": "vzext.vf2",
        "bit_range": "19..15",
        "opcode": "6",
        "extension": "_v"
    },
    {
        "instruction": "vzext.vf2",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vsext.vf2",
        "bit_range": "31..26",
        "opcode": "0x12",
        "extension": "_v"
    },
    {
        "instruction": "vsext.vf2",
        "bit_range": "19..15",
        "opcode": "7",
        "extension": "_v"
    },
    {
        "instruction": "vsext.vf2",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vcompress.vm",
        "bit_range": "31..26",
        "opcode": "0x17",
        "extension": "_v"
    },
    {
        "instruction": "vcompress.vm",
        "bit_range": "14..12",
        "opcode": "0x2",
        "extension": "_v"
    },
    {
        "instruction": "vcompress.vm",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vmandn.mm",
        "bit_range": "31..26",
        "opcode": "0x18",
        "extension": "_v"
    },
    {
        "instruction": "vmandn.mm",
        "bit_range": "14..12",
        "opcode": "0x2",
        "extension": "_v"
    },
    {
        "instruction": "vmandn.mm",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vmand.mm",
        "bit_range": "31..26",
        "opcode": "0x19",
        "extension": "_v"
    },
    {
        "instruction": "vmand.mm",
        "bit_range": "14..12",
        "opcode": "0x2",
        "extension": "_v"
    },
    {
        "instruction": "vmand.mm",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vmor.mm",
        "bit_range": "31..26",
        "opcode": "0x1a",
        "extension": "_v"
    },
    {
        "instruction": "vmor.mm",
        "bit_range": "14..12",
        "opcode": "0x2",
        "extension": "_v"
    },
    {
        "instruction": "vmor.mm",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vmxor.mm",
        "bit_range": "31..26",
        "opcode": "0x1b",
        "extension": "_v"
    },
    {
        "instruction": "vmxor.mm",
        "bit_range": "14..12",
        "opcode": "0x2",
        "extension": "_v"
    },
    {
        "instruction": "vmxor.mm",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vmorn.mm",
        "bit_range": "31..26",
        "opcode": "0x1c",
        "extension": "_v"
    },
    {
        "instruction": "vmorn.mm",
        "bit_range": "14..12",
        "opcode": "0x2",
        "extension": "_v"
    },
    {
        "instruction": "vmorn.mm",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vmnand.mm",
        "bit_range": "31..26",
        "opcode": "0x1d",
        "extension": "_v"
    },
    {
        "instruction": "vmnand.mm",
        "bit_range": "14..12",
        "opcode": "0x2",
        "extension": "_v"
    },
    {
        "instruction": "vmnand.mm",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vmnor.mm",
        "bit_range": "31..26",
        "opcode": "0x1e",
        "extension": "_v"
    },
    {
        "instruction": "vmnor.mm",
        "bit_range": "14..12",
        "opcode": "0x2",
        "extension": "_v"
    },
    {
        "instruction": "vmnor.mm",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vmxnor.mm",
        "bit_range": "31..26",
        "opcode": "0x1f",
        "extension": "_v"
    },
    {
        "instruction": "vmxnor.mm",
        "bit_range": "14..12",
        "opcode": "0x2",
        "extension": "_v"
    },
    {
        "instruction": "vmxnor.mm",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vmsbf.m",
        "bit_range": "31..26",
        "opcode": "0x14",
        "extension": "_v"
    },
    {
        "instruction": "vmsbf.m",
        "bit_range": "19..15",
        "opcode": "0x01",
        "extension": "_v"
    },
    {
        "instruction": "vmsbf.m",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vmsof.m",
        "bit_range": "31..26",
        "opcode": "0x14",
        "extension": "_v"
    },
    {
        "instruction": "vmsof.m",
        "bit_range": "19..15",
        "opcode": "0x02",
        "extension": "_v"
    },
    {
        "instruction": "vmsof.m",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vmsif.m",
        "bit_range": "31..26",
        "opcode": "0x14",
        "extension": "_v"
    },
    {
        "instruction": "vmsif.m",
        "bit_range": "19..15",
        "opcode": "0x03",
        "extension": "_v"
    },
    {
        "instruction": "vmsif.m",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "viota.m",
        "bit_range": "31..26",
        "opcode": "0x14",
        "extension": "_v"
    },
    {
        "instruction": "viota.m",
        "bit_range": "19..15",
        "opcode": "0x10",
        "extension": "_v"
    },
    {
        "instruction": "viota.m",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vid.v",
        "bit_range": "31..26",
        "opcode": "0x14",
        "extension": "_v"
    },
    {
        "instruction": "vid.v",
        "bit_range": "24..20",
        "opcode": "0",
        "extension": "_v"
    },
    {
        "instruction": "vid.v",
        "bit_range": "14..12",
        "opcode": "0x2",
        "extension": "_v"
    },
    {
        "instruction": "vid.v",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vcpop.m",
        "bit_range": "31..26",
        "opcode": "0x10",
        "extension": "_v"
    },
    {
        "instruction": "vcpop.m",
        "bit_range": "19..15",
        "opcode": "0x10",
        "extension": "_v"
    },
    {
        "instruction": "vcpop.m",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vfirst.m",
        "bit_range": "31..26",
        "opcode": "0x10",
        "extension": "_v"
    },
    {
        "instruction": "vfirst.m",
        "bit_range": "19..15",
        "opcode": "0x11",
        "extension": "_v"
    },
    {
        "instruction": "vfirst.m",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vdivu.vv",
        "bit_range": "31..26",
        "opcode": "0x20",
        "extension": "_v"
    },
    {
        "instruction": "vdivu.vv",
        "bit_range": "14..12",
        "opcode": "0x2",
        "extension": "_v"
    },
    {
        "instruction": "vdivu.vv",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vdiv.vv",
        "bit_range": "31..26",
        "opcode": "0x21",
        "extension": "_v"
    },
    {
        "instruction": "vdiv.vv",
        "bit_range": "14..12",
        "opcode": "0x2",
        "extension": "_v"
    },
    {
        "instruction": "vdiv.vv",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vremu.vv",
        "bit_range": "31..26",
        "opcode": "0x22",
        "extension": "_v"
    },
    {
        "instruction": "vremu.vv",
        "bit_range": "14..12",
        "opcode": "0x2",
        "extension": "_v"
    },
    {
        "instruction": "vremu.vv",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vrem.vv",
        "bit_range": "31..26",
        "opcode": "0x23",
        "extension": "_v"
    },
    {
        "instruction": "vrem.vv",
        "bit_range": "14..12",
        "opcode": "0x2",
        "extension": "_v"
    },
    {
        "instruction": "vrem.vv",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vmulhu.vv",
        "bit_range": "31..26",
        "opcode": "0x24",
        "extension": "_v"
    },
    {
        "instruction": "vmulhu.vv",
        "bit_range": "14..12",
        "opcode": "0x2",
        "extension": "_v"
    },
    {
        "instruction": "vmulhu.vv",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vmul.vv",
        "bit_range": "31..26",
        "opcode": "0x25",
        "extension": "_v"
    },
    {
        "instruction": "vmul.vv",
        "bit_range": "14..12",
        "opcode": "0x2",
        "extension": "_v"
    },
    {
        "instruction": "vmul.vv",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vmulhsu.vv",
        "bit_range": "31..26",
        "opcode": "0x26",
        "extension": "_v"
    },
    {
        "instruction": "vmulhsu.vv",
        "bit_range": "14..12",
        "opcode": "0x2",
        "extension": "_v"
    },
    {
        "instruction": "vmulhsu.vv",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vmulh.vv",
        "bit_range": "31..26",
        "opcode": "0x27",
        "extension": "_v"
    },
    {
        "instruction": "vmulh.vv",
        "bit_range": "14..12",
        "opcode": "0x2",
        "extension": "_v"
    },
    {
        "instruction": "vmulh.vv",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vmadd.vv",
        "bit_range": "31..26",
        "opcode": "0x29",
        "extension": "_v"
    },
    {
        "instruction": "vmadd.vv",
        "bit_range": "14..12",
        "opcode": "0x2",
        "extension": "_v"
    },
    {
        "instruction": "vmadd.vv",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vnmsub.vv",
        "bit_range": "31..26",
        "opcode": "0x2b",
        "extension": "_v"
    },
    {
        "instruction": "vnmsub.vv",
        "bit_range": "14..12",
        "opcode": "0x2",
        "extension": "_v"
    },
    {
        "instruction": "vnmsub.vv",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vmacc.vv",
        "bit_range": "31..26",
        "opcode": "0x2d",
        "extension": "_v"
    },
    {
        "instruction": "vmacc.vv",
        "bit_range": "14..12",
        "opcode": "0x2",
        "extension": "_v"
    },
    {
        "instruction": "vmacc.vv",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vnmsac.vv",
        "bit_range": "31..26",
        "opcode": "0x2f",
        "extension": "_v"
    },
    {
        "instruction": "vnmsac.vv",
        "bit_range": "14..12",
        "opcode": "0x2",
        "extension": "_v"
    },
    {
        "instruction": "vnmsac.vv",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vwaddu.vv",
        "bit_range": "31..26",
        "opcode": "0x30",
        "extension": "_v"
    },
    {
        "instruction": "vwaddu.vv",
        "bit_range": "14..12",
        "opcode": "0x2",
        "extension": "_v"
    },
    {
        "instruction": "vwaddu.vv",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vwadd.vv",
        "bit_range": "31..26",
        "opcode": "0x31",
        "extension": "_v"
    },
    {
        "instruction": "vwadd.vv",
        "bit_range": "14..12",
        "opcode": "0x2",
        "extension": "_v"
    },
    {
        "instruction": "vwadd.vv",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vwsubu.vv",
        "bit_range": "31..26",
        "opcode": "0x32",
        "extension": "_v"
    },
    {
        "instruction": "vwsubu.vv",
        "bit_range": "14..12",
        "opcode": "0x2",
        "extension": "_v"
    },
    {
        "instruction": "vwsubu.vv",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vwsub.vv",
        "bit_range": "31..26",
        "opcode": "0x33",
        "extension": "_v"
    },
    {
        "instruction": "vwsub.vv",
        "bit_range": "14..12",
        "opcode": "0x2",
        "extension": "_v"
    },
    {
        "instruction": "vwsub.vv",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vwaddu.wv",
        "bit_range": "31..26",
        "opcode": "0x34",
        "extension": "_v"
    },
    {
        "instruction": "vwaddu.wv",
        "bit_range": "14..12",
        "opcode": "0x2",
        "extension": "_v"
    },
    {
        "instruction": "vwaddu.wv",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vwadd.wv",
        "bit_range": "31..26",
        "opcode": "0x35",
        "extension": "_v"
    },
    {
        "instruction": "vwadd.wv",
        "bit_range": "14..12",
        "opcode": "0x2",
        "extension": "_v"
    },
    {
        "instruction": "vwadd.wv",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vwsubu.wv",
        "bit_range": "31..26",
        "opcode": "0x36",
        "extension": "_v"
    },
    {
        "instruction": "vwsubu.wv",
        "bit_range": "14..12",
        "opcode": "0x2",
        "extension": "_v"
    },
    {
        "instruction": "vwsubu.wv",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vwsub.wv",
        "bit_range": "31..26",
        "opcode": "0x37",
        "extension": "_v"
    },
    {
        "instruction": "vwsub.wv",
        "bit_range": "14..12",
        "opcode": "0x2",
        "extension": "_v"
    },
    {
        "instruction": "vwsub.wv",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vwmulu.vv",
        "bit_range": "31..26",
        "opcode": "0x38",
        "extension": "_v"
    },
    {
        "instruction": "vwmulu.vv",
        "bit_range": "14..12",
        "opcode": "0x2",
        "extension": "_v"
    },
    {
        "instruction": "vwmulu.vv",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vwmulsu.vv",
        "bit_range": "31..26",
        "opcode": "0x3a",
        "extension": "_v"
    },
    {
        "instruction": "vwmulsu.vv",
        "bit_range": "14..12",
        "opcode": "0x2",
        "extension": "_v"
    },
    {
        "instruction": "vwmulsu.vv",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vwmul.vv",
        "bit_range": "31..26",
        "opcode": "0x3b",
        "extension": "_v"
    },
    {
        "instruction": "vwmul.vv",
        "bit_range": "14..12",
        "opcode": "0x2",
        "extension": "_v"
    },
    {
        "instruction": "vwmul.vv",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vwmaccu.vv",
        "bit_range": "31..26",
        "opcode": "0x3c",
        "extension": "_v"
    },
    {
        "instruction": "vwmaccu.vv",
        "bit_range": "14..12",
        "opcode": "0x2",
        "extension": "_v"
    },
    {
        "instruction": "vwmaccu.vv",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vwmacc.vv",
        "bit_range": "31..26",
        "opcode": "0x3d",
        "extension": "_v"
    },
    {
        "instruction": "vwmacc.vv",
        "bit_range": "14..12",
        "opcode": "0x2",
        "extension": "_v"
    },
    {
        "instruction": "vwmacc.vv",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vwmaccsu.vv",
        "bit_range": "31..26",
        "opcode": "0x3f",
        "extension": "_v"
    },
    {
        "instruction": "vwmaccsu.vv",
        "bit_range": "14..12",
        "opcode": "0x2",
        "extension": "_v"
    },
    {
        "instruction": "vwmaccsu.vv",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vaaddu.vx",
        "bit_range": "31..26",
        "opcode": "0x08",
        "extension": "_v"
    },
    {
        "instruction": "vaaddu.vx",
        "bit_range": "14..12",
        "opcode": "0x6",
        "extension": "_v"
    },
    {
        "instruction": "vaaddu.vx",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vaadd.vx",
        "bit_range": "31..26",
        "opcode": "0x09",
        "extension": "_v"
    },
    {
        "instruction": "vaadd.vx",
        "bit_range": "14..12",
        "opcode": "0x6",
        "extension": "_v"
    },
    {
        "instruction": "vaadd.vx",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vasubu.vx",
        "bit_range": "31..26",
        "opcode": "0x0a",
        "extension": "_v"
    },
    {
        "instruction": "vasubu.vx",
        "bit_range": "14..12",
        "opcode": "0x6",
        "extension": "_v"
    },
    {
        "instruction": "vasubu.vx",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vasub.vx",
        "bit_range": "31..26",
        "opcode": "0x0b",
        "extension": "_v"
    },
    {
        "instruction": "vasub.vx",
        "bit_range": "14..12",
        "opcode": "0x6",
        "extension": "_v"
    },
    {
        "instruction": "vasub.vx",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vmv.s.x",
        "bit_range": "31..26",
        "opcode": "0x10",
        "extension": "_v"
    },
    {
        "instruction": "vmv.s.x",
        "bit_range": "24..20",
        "opcode": "0",
        "extension": "_v"
    },
    {
        "instruction": "vmv.s.x",
        "bit_range": "14..12",
        "opcode": "0x6",
        "extension": "_v"
    },
    {
        "instruction": "vmv.s.x",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vslide1up.vx",
        "bit_range": "31..26",
        "opcode": "0x0e",
        "extension": "_v"
    },
    {
        "instruction": "vslide1up.vx",
        "bit_range": "14..12",
        "opcode": "0x6",
        "extension": "_v"
    },
    {
        "instruction": "vslide1up.vx",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vslide1down.vx",
        "bit_range": "31..26",
        "opcode": "0x0f",
        "extension": "_v"
    },
    {
        "instruction": "vslide1down.vx",
        "bit_range": "14..12",
        "opcode": "0x6",
        "extension": "_v"
    },
    {
        "instruction": "vslide1down.vx",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vdivu.vx",
        "bit_range": "31..26",
        "opcode": "0x20",
        "extension": "_v"
    },
    {
        "instruction": "vdivu.vx",
        "bit_range": "14..12",
        "opcode": "0x6",
        "extension": "_v"
    },
    {
        "instruction": "vdivu.vx",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vdiv.vx",
        "bit_range": "31..26",
        "opcode": "0x21",
        "extension": "_v"
    },
    {
        "instruction": "vdiv.vx",
        "bit_range": "14..12",
        "opcode": "0x6",
        "extension": "_v"
    },
    {
        "instruction": "vdiv.vx",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vremu.vx",
        "bit_range": "31..26",
        "opcode": "0x22",
        "extension": "_v"
    },
    {
        "instruction": "vremu.vx",
        "bit_range": "14..12",
        "opcode": "0x6",
        "extension": "_v"
    },
    {
        "instruction": "vremu.vx",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vrem.vx",
        "bit_range": "31..26",
        "opcode": "0x23",
        "extension": "_v"
    },
    {
        "instruction": "vrem.vx",
        "bit_range": "14..12",
        "opcode": "0x6",
        "extension": "_v"
    },
    {
        "instruction": "vrem.vx",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vmulhu.vx",
        "bit_range": "31..26",
        "opcode": "0x24",
        "extension": "_v"
    },
    {
        "instruction": "vmulhu.vx",
        "bit_range": "14..12",
        "opcode": "0x6",
        "extension": "_v"
    },
    {
        "instruction": "vmulhu.vx",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vmul.vx",
        "bit_range": "31..26",
        "opcode": "0x25",
        "extension": "_v"
    },
    {
        "instruction": "vmul.vx",
        "bit_range": "14..12",
        "opcode": "0x6",
        "extension": "_v"
    },
    {
        "instruction": "vmul.vx",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vmulhsu.vx",
        "bit_range": "31..26",
        "opcode": "0x26",
        "extension": "_v"
    },
    {
        "instruction": "vmulhsu.vx",
        "bit_range": "14..12",
        "opcode": "0x6",
        "extension": "_v"
    },
    {
        "instruction": "vmulhsu.vx",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vmulh.vx",
        "bit_range": "31..26",
        "opcode": "0x27",
        "extension": "_v"
    },
    {
        "instruction": "vmulh.vx",
        "bit_range": "14..12",
        "opcode": "0x6",
        "extension": "_v"
    },
    {
        "instruction": "vmulh.vx",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vmadd.vx",
        "bit_range": "31..26",
        "opcode": "0x29",
        "extension": "_v"
    },
    {
        "instruction": "vmadd.vx",
        "bit_range": "14..12",
        "opcode": "0x6",
        "extension": "_v"
    },
    {
        "instruction": "vmadd.vx",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vnmsub.vx",
        "bit_range": "31..26",
        "opcode": "0x2b",
        "extension": "_v"
    },
    {
        "instruction": "vnmsub.vx",
        "bit_range": "14..12",
        "opcode": "0x6",
        "extension": "_v"
    },
    {
        "instruction": "vnmsub.vx",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vmacc.vx",
        "bit_range": "31..26",
        "opcode": "0x2d",
        "extension": "_v"
    },
    {
        "instruction": "vmacc.vx",
        "bit_range": "14..12",
        "opcode": "0x6",
        "extension": "_v"
    },
    {
        "instruction": "vmacc.vx",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vnmsac.vx",
        "bit_range": "31..26",
        "opcode": "0x2f",
        "extension": "_v"
    },
    {
        "instruction": "vnmsac.vx",
        "bit_range": "14..12",
        "opcode": "0x6",
        "extension": "_v"
    },
    {
        "instruction": "vnmsac.vx",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vwaddu.vx",
        "bit_range": "31..26",
        "opcode": "0x30",
        "extension": "_v"
    },
    {
        "instruction": "vwaddu.vx",
        "bit_range": "14..12",
        "opcode": "0x6",
        "extension": "_v"
    },
    {
        "instruction": "vwaddu.vx",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vwadd.vx",
        "bit_range": "31..26",
        "opcode": "0x31",
        "extension": "_v"
    },
    {
        "instruction": "vwadd.vx",
        "bit_range": "14..12",
        "opcode": "0x6",
        "extension": "_v"
    },
    {
        "instruction": "vwadd.vx",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vwsubu.vx",
        "bit_range": "31..26",
        "opcode": "0x32",
        "extension": "_v"
    },
    {
        "instruction": "vwsubu.vx",
        "bit_range": "14..12",
        "opcode": "0x6",
        "extension": "_v"
    },
    {
        "instruction": "vwsubu.vx",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vwsub.vx",
        "bit_range": "31..26",
        "opcode": "0x33",
        "extension": "_v"
    },
    {
        "instruction": "vwsub.vx",
        "bit_range": "14..12",
        "opcode": "0x6",
        "extension": "_v"
    },
    {
        "instruction": "vwsub.vx",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vwaddu.wx",
        "bit_range": "31..26",
        "opcode": "0x34",
        "extension": "_v"
    },
    {
        "instruction": "vwaddu.wx",
        "bit_range": "14..12",
        "opcode": "0x6",
        "extension": "_v"
    },
    {
        "instruction": "vwaddu.wx",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vwadd.wx",
        "bit_range": "31..26",
        "opcode": "0x35",
        "extension": "_v"
    },
    {
        "instruction": "vwadd.wx",
        "bit_range": "14..12",
        "opcode": "0x6",
        "extension": "_v"
    },
    {
        "instruction": "vwadd.wx",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vwsubu.wx",
        "bit_range": "31..26",
        "opcode": "0x36",
        "extension": "_v"
    },
    {
        "instruction": "vwsubu.wx",
        "bit_range": "14..12",
        "opcode": "0x6",
        "extension": "_v"
    },
    {
        "instruction": "vwsubu.wx",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vwsub.wx",
        "bit_range": "31..26",
        "opcode": "0x37",
        "extension": "_v"
    },
    {
        "instruction": "vwsub.wx",
        "bit_range": "14..12",
        "opcode": "0x6",
        "extension": "_v"
    },
    {
        "instruction": "vwsub.wx",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vwmulu.vx",
        "bit_range": "31..26",
        "opcode": "0x38",
        "extension": "_v"
    },
    {
        "instruction": "vwmulu.vx",
        "bit_range": "14..12",
        "opcode": "0x6",
        "extension": "_v"
    },
    {
        "instruction": "vwmulu.vx",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vwmulsu.vx",
        "bit_range": "31..26",
        "opcode": "0x3a",
        "extension": "_v"
    },
    {
        "instruction": "vwmulsu.vx",
        "bit_range": "14..12",
        "opcode": "0x6",
        "extension": "_v"
    },
    {
        "instruction": "vwmulsu.vx",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vwmul.vx",
        "bit_range": "31..26",
        "opcode": "0x3b",
        "extension": "_v"
    },
    {
        "instruction": "vwmul.vx",
        "bit_range": "14..12",
        "opcode": "0x6",
        "extension": "_v"
    },
    {
        "instruction": "vwmul.vx",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vwmaccu.vx",
        "bit_range": "31..26",
        "opcode": "0x3c",
        "extension": "_v"
    },
    {
        "instruction": "vwmaccu.vx",
        "bit_range": "14..12",
        "opcode": "0x6",
        "extension": "_v"
    },
    {
        "instruction": "vwmaccu.vx",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vwmacc.vx",
        "bit_range": "31..26",
        "opcode": "0x3d",
        "extension": "_v"
    },
    {
        "instruction": "vwmacc.vx",
        "bit_range": "14..12",
        "opcode": "0x6",
        "extension": "_v"
    },
    {
        "instruction": "vwmacc.vx",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vwmaccus.vx",
        "bit_range": "31..26",
        "opcode": "0x3e",
        "extension": "_v"
    },
    {
        "instruction": "vwmaccus.vx",
        "bit_range": "14..12",
        "opcode": "0x6",
        "extension": "_v"
    },
    {
        "instruction": "vwmaccus.vx",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "vwmaccsu.vx",
        "bit_range": "31..26",
        "opcode": "0x3f",
        "extension": "_v"
    },
    {
        "instruction": "vwmaccsu.vx",
        "bit_range": "14..12",
        "opcode": "0x6",
        "extension": "_v"
    },
    {
        "instruction": "vwmaccsu.vx",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v"
    },
    {
        "instruction": "#@vmvnfr.v",
        "bit_range": "31..26",
        "opcode": "0x27",
        "extension": "_v_aliases"
    },
    {
        "instruction": "#@vmvnfr.v",
        "bit_range": "14..12",
        "opcode": "0x3",
        "extension": "_v_aliases"
    },
    {
        "instruction": "#@vmvnfr.v",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_v_aliases"
    },
    {
        "instruction": "amoswap.b",
        "bit_range": "31..29",
        "opcode": "0",
        "extension": "_zabha"
    },
    {
        "instruction": "amoswap.b",
        "bit_range": "14..12",
        "opcode": "0",
        "extension": "_zabha"
    },
    {
        "instruction": "amoswap.b",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_zabha"
    },
    {
        "instruction": "amoadd.b",
        "bit_range": "31..29",
        "opcode": "0",
        "extension": "_zabha"
    },
    {
        "instruction": "amoadd.b",
        "bit_range": "14..12",
        "opcode": "0",
        "extension": "_zabha"
    },
    {
        "instruction": "amoadd.b",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_zabha"
    },
    {
        "instruction": "amoxor.b",
        "bit_range": "31..29",
        "opcode": "1",
        "extension": "_zabha"
    },
    {
        "instruction": "amoxor.b",
        "bit_range": "14..12",
        "opcode": "0",
        "extension": "_zabha"
    },
    {
        "instruction": "amoxor.b",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_zabha"
    },
    {
        "instruction": "amoand.b",
        "bit_range": "31..29",
        "opcode": "3",
        "extension": "_zabha"
    },
    {
        "instruction": "amoand.b",
        "bit_range": "14..12",
        "opcode": "0",
        "extension": "_zabha"
    },
    {
        "instruction": "amoand.b",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_zabha"
    },
    {
        "instruction": "amoor.b",
        "bit_range": "31..29",
        "opcode": "2",
        "extension": "_zabha"
    },
    {
        "instruction": "amoor.b",
        "bit_range": "14..12",
        "opcode": "0",
        "extension": "_zabha"
    },
    {
        "instruction": "amoor.b",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_zabha"
    },
    {
        "instruction": "amomin.b",
        "bit_range": "31..29",
        "opcode": "4",
        "extension": "_zabha"
    },
    {
        "instruction": "amomin.b",
        "bit_range": "14..12",
        "opcode": "0",
        "extension": "_zabha"
    },
    {
        "instruction": "amomin.b",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_zabha"
    },
    {
        "instruction": "amomax.b",
        "bit_range": "31..29",
        "opcode": "5",
        "extension": "_zabha"
    },
    {
        "instruction": "amomax.b",
        "bit_range": "14..12",
        "opcode": "0",
        "extension": "_zabha"
    },
    {
        "instruction": "amomax.b",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_zabha"
    },
    {
        "instruction": "amominu.b",
        "bit_range": "31..29",
        "opcode": "6",
        "extension": "_zabha"
    },
    {
        "instruction": "amominu.b",
        "bit_range": "14..12",
        "opcode": "0",
        "extension": "_zabha"
    },
    {
        "instruction": "amominu.b",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_zabha"
    },
    {
        "instruction": "amomaxu.b",
        "bit_range": "31..29",
        "opcode": "7",
        "extension": "_zabha"
    },
    {
        "instruction": "amomaxu.b",
        "bit_range": "14..12",
        "opcode": "0",
        "extension": "_zabha"
    },
    {
        "instruction": "amomaxu.b",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_zabha"
    },
    {
        "instruction": "amocas.b",
        "bit_range": "31..29",
        "opcode": "1",
        "extension": "_zabha"
    },
    {
        "instruction": "amocas.b",
        "bit_range": "14..12",
        "opcode": "0",
        "extension": "_zabha"
    },
    {
        "instruction": "amocas.b",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_zabha"
    },
    {
        "instruction": "amoswap.h",
        "bit_range": "31..29",
        "opcode": "0",
        "extension": "_zabha"
    },
    {
        "instruction": "amoswap.h",
        "bit_range": "14..12",
        "opcode": "1",
        "extension": "_zabha"
    },
    {
        "instruction": "amoswap.h",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_zabha"
    },
    {
        "instruction": "amoadd.h",
        "bit_range": "31..29",
        "opcode": "0",
        "extension": "_zabha"
    },
    {
        "instruction": "amoadd.h",
        "bit_range": "14..12",
        "opcode": "1",
        "extension": "_zabha"
    },
    {
        "instruction": "amoadd.h",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_zabha"
    },
    {
        "instruction": "amoxor.h",
        "bit_range": "31..29",
        "opcode": "1",
        "extension": "_zabha"
    },
    {
        "instruction": "amoxor.h",
        "bit_range": "14..12",
        "opcode": "1",
        "extension": "_zabha"
    },
    {
        "instruction": "amoxor.h",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_zabha"
    },
    {
        "instruction": "amoand.h",
        "bit_range": "31..29",
        "opcode": "3",
        "extension": "_zabha"
    },
    {
        "instruction": "amoand.h",
        "bit_range": "14..12",
        "opcode": "1",
        "extension": "_zabha"
    },
    {
        "instruction": "amoand.h",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_zabha"
    },
    {
        "instruction": "amoor.h",
        "bit_range": "31..29",
        "opcode": "2",
        "extension": "_zabha"
    },
    {
        "instruction": "amoor.h",
        "bit_range": "14..12",
        "opcode": "1",
        "extension": "_zabha"
    },
    {
        "instruction": "amoor.h",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_zabha"
    },
    {
        "instruction": "amomin.h",
        "bit_range": "31..29",
        "opcode": "4",
        "extension": "_zabha"
    },
    {
        "instruction": "amomin.h",
        "bit_range": "14..12",
        "opcode": "1",
        "extension": "_zabha"
    },
    {
        "instruction": "amomin.h",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_zabha"
    },
    {
        "instruction": "amomax.h",
        "bit_range": "31..29",
        "opcode": "5",
        "extension": "_zabha"
    },
    {
        "instruction": "amomax.h",
        "bit_range": "14..12",
        "opcode": "1",
        "extension": "_zabha"
    },
    {
        "instruction": "amomax.h",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_zabha"
    },
    {
        "instruction": "amominu.h",
        "bit_range": "31..29",
        "opcode": "6",
        "extension": "_zabha"
    },
    {
        "instruction": "amominu.h",
        "bit_range": "14..12",
        "opcode": "1",
        "extension": "_zabha"
    },
    {
        "instruction": "amominu.h",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_zabha"
    },
    {
        "instruction": "amomaxu.h",
        "bit_range": "31..29",
        "opcode": "7",
        "extension": "_zabha"
    },
    {
        "instruction": "amomaxu.h",
        "bit_range": "14..12",
        "opcode": "1",
        "extension": "_zabha"
    },
    {
        "instruction": "amomaxu.h",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_zabha"
    },
    {
        "instruction": "amocas.h",
        "bit_range": "31..29",
        "opcode": "1",
        "extension": "_zabha"
    },
    {
        "instruction": "amocas.h",
        "bit_range": "14..12",
        "opcode": "1",
        "extension": "_zabha"
    },
    {
        "instruction": "amocas.h",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_zabha"
    },
    {
        "instruction": "amocas.w",
        "bit_range": "31..29",
        "opcode": "1",
        "extension": "_zacas"
    },
    {
        "instruction": "amocas.w",
        "bit_range": "14..12",
        "opcode": "2",
        "extension": "_zacas"
    },
    {
        "instruction": "amocas.w",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_zacas"
    },
    {
        "instruction": "amocas.d",
        "bit_range": "31..29",
        "opcode": "1",
        "extension": "_zacas"
    },
    {
        "instruction": "amocas.d",
        "bit_range": "14..12",
        "opcode": "3",
        "extension": "_zacas"
    },
    {
        "instruction": "amocas.d",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_zacas"
    },
    {
        "instruction": "wrs.nto",
        "bit_range": "31..20",
        "opcode": "0x00D",
        "extension": "_zawrs"
    },
    {
        "instruction": "wrs.nto",
        "bit_range": "6..2",
        "opcode": "0x1C",
        "extension": "_zawrs"
    },
    {
        "instruction": "wrs.sto",
        "bit_range": "31..20",
        "opcode": "0x01D",
        "extension": "_zawrs"
    },
    {
        "instruction": "wrs.sto",
        "bit_range": "6..2",
        "opcode": "0x1C",
        "extension": "_zawrs"
    },
    {
        "instruction": "sh1add",
        "bit_range": "31..25",
        "opcode": "16",
        "extension": "_zba"
    },
    {
        "instruction": "sh1add",
        "bit_range": "6..2",
        "opcode": "0x0C",
        "extension": "_zba"
    },
    {
        "instruction": "sh2add",
        "bit_range": "31..25",
        "opcode": "16",
        "extension": "_zba"
    },
    {
        "instruction": "sh2add",
        "bit_range": "6..2",
        "opcode": "0x0C",
        "extension": "_zba"
    },
    {
        "instruction": "sh3add",
        "bit_range": "31..25",
        "opcode": "16",
        "extension": "_zba"
    },
    {
        "instruction": "sh3add",
        "bit_range": "6..2",
        "opcode": "0x0C",
        "extension": "_zba"
    },
    {
        "instruction": "andn",
        "bit_range": "31..25",
        "opcode": "32",
        "extension": "_zbb"
    },
    {
        "instruction": "andn",
        "bit_range": "6..2",
        "opcode": "0x0C",
        "extension": "_zbb"
    },
    {
        "instruction": "orn",
        "bit_range": "31..25",
        "opcode": "32",
        "extension": "_zbb"
    },
    {
        "instruction": "orn",
        "bit_range": "6..2",
        "opcode": "0x0C",
        "extension": "_zbb"
    },
    {
        "instruction": "xnor",
        "bit_range": "31..25",
        "opcode": "32",
        "extension": "_zbb"
    },
    {
        "instruction": "xnor",
        "bit_range": "6..2",
        "opcode": "0x0C",
        "extension": "_zbb"
    },
    {
        "instruction": "clz",
        "bit_range": "31..20",
        "opcode": "0x600",
        "extension": "_zbb"
    },
    {
        "instruction": "clz",
        "bit_range": "6..2",
        "opcode": "0x04",
        "extension": "_zbb"
    },
    {
        "instruction": "ctz",
        "bit_range": "31..20",
        "opcode": "0x601",
        "extension": "_zbb"
    },
    {
        "instruction": "ctz",
        "bit_range": "6..2",
        "opcode": "0x04",
        "extension": "_zbb"
    },
    {
        "instruction": "cpop",
        "bit_range": "31..20",
        "opcode": "0x602",
        "extension": "_zbb"
    },
    {
        "instruction": "cpop",
        "bit_range": "6..2",
        "opcode": "0x04",
        "extension": "_zbb"
    },
    {
        "instruction": "max",
        "bit_range": "31..25",
        "opcode": "5",
        "extension": "_zbb"
    },
    {
        "instruction": "max",
        "bit_range": "6..2",
        "opcode": "0x0C",
        "extension": "_zbb"
    },
    {
        "instruction": "maxu",
        "bit_range": "31..25",
        "opcode": "5",
        "extension": "_zbb"
    },
    {
        "instruction": "maxu",
        "bit_range": "6..2",
        "opcode": "0x0C",
        "extension": "_zbb"
    },
    {
        "instruction": "min",
        "bit_range": "31..25",
        "opcode": "5",
        "extension": "_zbb"
    },
    {
        "instruction": "min",
        "bit_range": "6..2",
        "opcode": "0x0C",
        "extension": "_zbb"
    },
    {
        "instruction": "minu",
        "bit_range": "31..25",
        "opcode": "5",
        "extension": "_zbb"
    },
    {
        "instruction": "minu",
        "bit_range": "6..2",
        "opcode": "0x0C",
        "extension": "_zbb"
    },
    {
        "instruction": "sext.b",
        "bit_range": "31..20",
        "opcode": "0x604",
        "extension": "_zbb"
    },
    {
        "instruction": "sext.b",
        "bit_range": "6..2",
        "opcode": "0x04",
        "extension": "_zbb"
    },
    {
        "instruction": "sext.h",
        "bit_range": "31..20",
        "opcode": "0x605",
        "extension": "_zbb"
    },
    {
        "instruction": "sext.h",
        "bit_range": "6..2",
        "opcode": "0x04",
        "extension": "_zbb"
    },
    {
        "instruction": "rol",
        "bit_range": "31..25",
        "opcode": "0x30",
        "extension": "_zbb"
    },
    {
        "instruction": "rol",
        "bit_range": "6..2",
        "opcode": "0x0C",
        "extension": "_zbb"
    },
    {
        "instruction": "ror",
        "bit_range": "31..25",
        "opcode": "0x30",
        "extension": "_zbb"
    },
    {
        "instruction": "ror",
        "bit_range": "6..2",
        "opcode": "0x0C",
        "extension": "_zbb"
    },
    {
        "instruction": "clmul",
        "bit_range": "31..25",
        "opcode": "5",
        "extension": "_zbc"
    },
    {
        "instruction": "clmul",
        "bit_range": "6..2",
        "opcode": "0x0C",
        "extension": "_zbc"
    },
    {
        "instruction": "clmulr",
        "bit_range": "31..25",
        "opcode": "5",
        "extension": "_zbc"
    },
    {
        "instruction": "clmulr",
        "bit_range": "6..2",
        "opcode": "0x0C",
        "extension": "_zbc"
    },
    {
        "instruction": "clmulh",
        "bit_range": "31..25",
        "opcode": "5",
        "extension": "_zbc"
    },
    {
        "instruction": "clmulh",
        "bit_range": "6..2",
        "opcode": "0x0C",
        "extension": "_zbc"
    },
    {
        "instruction": "pack",
        "bit_range": "31..25",
        "opcode": "4",
        "extension": "_zbkb"
    },
    {
        "instruction": "pack",
        "bit_range": "6..2",
        "opcode": "0x0C",
        "extension": "_zbkb"
    },
    {
        "instruction": "packh",
        "bit_range": "31..25",
        "opcode": "4",
        "extension": "_zbkb"
    },
    {
        "instruction": "packh",
        "bit_range": "6..2",
        "opcode": "0x0C",
        "extension": "_zbkb"
    },
    {
        "instruction": "brev8",
        "bit_range": "pseudo-op",
        "opcode": "N/A",
        "extension": "_zbkb"
    },
    {
        "instruction": "xperm4",
        "bit_range": "31..25",
        "opcode": "20",
        "extension": "_zbkx"
    },
    {
        "instruction": "xperm4",
        "bit_range": "6..2",
        "opcode": "0x0C",
        "extension": "_zbkx"
    },
    {
        "instruction": "xperm8",
        "bit_range": "31..25",
        "opcode": "20",
        "extension": "_zbkx"
    },
    {
        "instruction": "xperm8",
        "bit_range": "6..2",
        "opcode": "0x0C",
        "extension": "_zbkx"
    },
    {
        "instruction": "bclr",
        "bit_range": "31..25",
        "opcode": "0x24",
        "extension": "_zbs"
    },
    {
        "instruction": "bclr",
        "bit_range": "6..2",
        "opcode": "0x0C",
        "extension": "_zbs"
    },
    {
        "instruction": "bext",
        "bit_range": "31..25",
        "opcode": "36",
        "extension": "_zbs"
    },
    {
        "instruction": "bext",
        "bit_range": "6..2",
        "opcode": "0x0C",
        "extension": "_zbs"
    },
    {
        "instruction": "binv",
        "bit_range": "31..25",
        "opcode": "52",
        "extension": "_zbs"
    },
    {
        "instruction": "binv",
        "bit_range": "6..2",
        "opcode": "0x0C",
        "extension": "_zbs"
    },
    {
        "instruction": "bset",
        "bit_range": "31..25",
        "opcode": "20",
        "extension": "_zbs"
    },
    {
        "instruction": "bset",
        "bit_range": "6..2",
        "opcode": "0x0C",
        "extension": "_zbs"
    },
    {
        "instruction": "c.lbu",
        "bit_range": "1..0",
        "opcode": "0",
        "extension": "_zcb"
    },
    {
        "instruction": "c.lbu",
        "bit_range": "12..10",
        "opcode": "0",
        "extension": "_zcb"
    },
    {
        "instruction": "c.lhu",
        "bit_range": "1..0",
        "opcode": "0",
        "extension": "_zcb"
    },
    {
        "instruction": "c.lhu",
        "bit_range": "12..10",
        "opcode": "1",
        "extension": "_zcb"
    },
    {
        "instruction": "c.lh",
        "bit_range": "1..0",
        "opcode": "0",
        "extension": "_zcb"
    },
    {
        "instruction": "c.lh",
        "bit_range": "12..10",
        "opcode": "1",
        "extension": "_zcb"
    },
    {
        "instruction": "c.sb",
        "bit_range": "1..0",
        "opcode": "0",
        "extension": "_zcb"
    },
    {
        "instruction": "c.sb",
        "bit_range": "12..10",
        "opcode": "2",
        "extension": "_zcb"
    },
    {
        "instruction": "c.sh",
        "bit_range": "1..0",
        "opcode": "0",
        "extension": "_zcb"
    },
    {
        "instruction": "c.sh",
        "bit_range": "12..10",
        "opcode": "3",
        "extension": "_zcb"
    },
    {
        "instruction": "c.zext.b",
        "bit_range": "1..0",
        "opcode": "1",
        "extension": "_zcb"
    },
    {
        "instruction": "c.zext.b",
        "bit_range": "12..10",
        "opcode": "7",
        "extension": "_zcb"
    },
    {
        "instruction": "c.zext.b",
        "bit_range": "4..2",
        "opcode": "0",
        "extension": "_zcb"
    },
    {
        "instruction": "c.sext.b",
        "bit_range": "1..0",
        "opcode": "1",
        "extension": "_zcb"
    },
    {
        "instruction": "c.sext.b",
        "bit_range": "12..10",
        "opcode": "7",
        "extension": "_zcb"
    },
    {
        "instruction": "c.sext.b",
        "bit_range": "4..2",
        "opcode": "1",
        "extension": "_zcb"
    },
    {
        "instruction": "c.zext.h",
        "bit_range": "1..0",
        "opcode": "1",
        "extension": "_zcb"
    },
    {
        "instruction": "c.zext.h",
        "bit_range": "12..10",
        "opcode": "7",
        "extension": "_zcb"
    },
    {
        "instruction": "c.zext.h",
        "bit_range": "4..2",
        "opcode": "2",
        "extension": "_zcb"
    },
    {
        "instruction": "c.sext.h",
        "bit_range": "1..0",
        "opcode": "1",
        "extension": "_zcb"
    },
    {
        "instruction": "c.sext.h",
        "bit_range": "12..10",
        "opcode": "7",
        "extension": "_zcb"
    },
    {
        "instruction": "c.sext.h",
        "bit_range": "4..2",
        "opcode": "3",
        "extension": "_zcb"
    },
    {
        "instruction": "c.not",
        "bit_range": "1..0",
        "opcode": "1",
        "extension": "_zcb"
    },
    {
        "instruction": "c.not",
        "bit_range": "12..10",
        "opcode": "7",
        "extension": "_zcb"
    },
    {
        "instruction": "c.not",
        "bit_range": "4..2",
        "opcode": "5",
        "extension": "_zcb"
    },
    {
        "instruction": "c.mul",
        "bit_range": "1..0",
        "opcode": "1",
        "extension": "_zcb"
    },
    {
        "instruction": "c.mul",
        "bit_range": "12..10",
        "opcode": "7",
        "extension": "_zcb"
    },
    {
        "instruction": "c.mop.N",
        "bit_range": "1..0",
        "opcode": "1",
        "extension": "_zcmop"
    },
    {
        "instruction": "c.mop.N",
        "bit_range": "15..13",
        "opcode": "3",
        "extension": "_zcmop"
    },
    {
        "instruction": "cm.push",
        "bit_range": "1..0",
        "opcode": "2",
        "extension": "_zcmp"
    },
    {
        "instruction": "cm.push",
        "bit_range": "12..8",
        "opcode": "0x18",
        "extension": "_zcmp"
    },
    {
        "instruction": "cm.pop",
        "bit_range": "1..0",
        "opcode": "2",
        "extension": "_zcmp"
    },
    {
        "instruction": "cm.pop",
        "bit_range": "12..8",
        "opcode": "0x1A",
        "extension": "_zcmp"
    },
    {
        "instruction": "cm.popretz",
        "bit_range": "1..0",
        "opcode": "2",
        "extension": "_zcmp"
    },
    {
        "instruction": "cm.popretz",
        "bit_range": "12..8",
        "opcode": "0x1C",
        "extension": "_zcmp"
    },
    {
        "instruction": "cm.popret",
        "bit_range": "1..0",
        "opcode": "2",
        "extension": "_zcmp"
    },
    {
        "instruction": "cm.popret",
        "bit_range": "12..8",
        "opcode": "0x1E",
        "extension": "_zcmp"
    },
    {
        "instruction": "cm.mvsa01",
        "bit_range": "1..0",
        "opcode": "2",
        "extension": "_zcmp"
    },
    {
        "instruction": "cm.mvsa01",
        "bit_range": "12..10",
        "opcode": "3",
        "extension": "_zcmp"
    },
    {
        "instruction": "cm.mva01s",
        "bit_range": "1..0",
        "opcode": "2",
        "extension": "_zcmp"
    },
    {
        "instruction": "cm.mva01s",
        "bit_range": "12..10",
        "opcode": "3",
        "extension": "_zcmp"
    },
    {
        "instruction": "cm.jalt",
        "bit_range": "1..0",
        "opcode": "2",
        "extension": "_zcmt"
    },
    {
        "instruction": "cm.jalt",
        "bit_range": "12..10",
        "opcode": "0",
        "extension": "_zcmt"
    },
    {
        "instruction": "flh",
        "bit_range": "14..12",
        "opcode": "1",
        "extension": "_zfh"
    },
    {
        "instruction": "flh",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_zfh"
    },
    {
        "instruction": "fsh",
        "bit_range": "14..12",
        "opcode": "1",
        "extension": "_zfh"
    },
    {
        "instruction": "fsh",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_zfh"
    },
    {
        "instruction": "fmadd.h",
        "bit_range": "26..25",
        "opcode": "2",
        "extension": "_zfh"
    },
    {
        "instruction": "fmadd.h",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_zfh"
    },
    {
        "instruction": "fmsub.h",
        "bit_range": "26..25",
        "opcode": "2",
        "extension": "_zfh"
    },
    {
        "instruction": "fmsub.h",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_zfh"
    },
    {
        "instruction": "fnmsub.h",
        "bit_range": "26..25",
        "opcode": "2",
        "extension": "_zfh"
    },
    {
        "instruction": "fnmsub.h",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_zfh"
    },
    {
        "instruction": "fnmadd.h",
        "bit_range": "26..25",
        "opcode": "2",
        "extension": "_zfh"
    },
    {
        "instruction": "fnmadd.h",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_zfh"
    },
    {
        "instruction": "fadd.h",
        "bit_range": "31..27",
        "opcode": "0x00",
        "extension": "_zfh"
    },
    {
        "instruction": "fadd.h",
        "bit_range": "26..25",
        "opcode": "2",
        "extension": "_zfh"
    },
    {
        "instruction": "fadd.h",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_zfh"
    },
    {
        "instruction": "fsub.h",
        "bit_range": "31..27",
        "opcode": "0x01",
        "extension": "_zfh"
    },
    {
        "instruction": "fsub.h",
        "bit_range": "26..25",
        "opcode": "2",
        "extension": "_zfh"
    },
    {
        "instruction": "fsub.h",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_zfh"
    },
    {
        "instruction": "fmul.h",
        "bit_range": "31..27",
        "opcode": "0x02",
        "extension": "_zfh"
    },
    {
        "instruction": "fmul.h",
        "bit_range": "26..25",
        "opcode": "2",
        "extension": "_zfh"
    },
    {
        "instruction": "fmul.h",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_zfh"
    },
    {
        "instruction": "fdiv.h",
        "bit_range": "31..27",
        "opcode": "0x03",
        "extension": "_zfh"
    },
    {
        "instruction": "fdiv.h",
        "bit_range": "26..25",
        "opcode": "2",
        "extension": "_zfh"
    },
    {
        "instruction": "fdiv.h",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_zfh"
    },
    {
        "instruction": "fsqrt.h",
        "bit_range": "24..20",
        "opcode": "0",
        "extension": "_zfh"
    },
    {
        "instruction": "fsqrt.h",
        "bit_range": "26..25",
        "opcode": "2",
        "extension": "_zfh"
    },
    {
        "instruction": "fsqrt.h",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_zfh"
    },
    {
        "instruction": "fsgnj.h",
        "bit_range": "31..27",
        "opcode": "0x04",
        "extension": "_zfh"
    },
    {
        "instruction": "fsgnj.h",
        "bit_range": "26..25",
        "opcode": "2",
        "extension": "_zfh"
    },
    {
        "instruction": "fsgnj.h",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_zfh"
    },
    {
        "instruction": "fsgnjn.h",
        "bit_range": "31..27",
        "opcode": "0x04",
        "extension": "_zfh"
    },
    {
        "instruction": "fsgnjn.h",
        "bit_range": "26..25",
        "opcode": "2",
        "extension": "_zfh"
    },
    {
        "instruction": "fsgnjn.h",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_zfh"
    },
    {
        "instruction": "fsgnjx.h",
        "bit_range": "31..27",
        "opcode": "0x04",
        "extension": "_zfh"
    },
    {
        "instruction": "fsgnjx.h",
        "bit_range": "26..25",
        "opcode": "2",
        "extension": "_zfh"
    },
    {
        "instruction": "fsgnjx.h",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_zfh"
    },
    {
        "instruction": "fmin.h",
        "bit_range": "31..27",
        "opcode": "0x05",
        "extension": "_zfh"
    },
    {
        "instruction": "fmin.h",
        "bit_range": "26..25",
        "opcode": "2",
        "extension": "_zfh"
    },
    {
        "instruction": "fmin.h",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_zfh"
    },
    {
        "instruction": "fmax.h",
        "bit_range": "31..27",
        "opcode": "0x05",
        "extension": "_zfh"
    },
    {
        "instruction": "fmax.h",
        "bit_range": "26..25",
        "opcode": "2",
        "extension": "_zfh"
    },
    {
        "instruction": "fmax.h",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_zfh"
    },
    {
        "instruction": "fcvt.s.h",
        "bit_range": "24..20",
        "opcode": "2",
        "extension": "_zfh"
    },
    {
        "instruction": "fcvt.s.h",
        "bit_range": "26..25",
        "opcode": "0",
        "extension": "_zfh"
    },
    {
        "instruction": "fcvt.s.h",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_zfh"
    },
    {
        "instruction": "fcvt.h.s",
        "bit_range": "24..20",
        "opcode": "0",
        "extension": "_zfh"
    },
    {
        "instruction": "fcvt.h.s",
        "bit_range": "26..25",
        "opcode": "2",
        "extension": "_zfh"
    },
    {
        "instruction": "fcvt.h.s",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_zfh"
    },
    {
        "instruction": "feq.h",
        "bit_range": "31..27",
        "opcode": "0x14",
        "extension": "_zfh"
    },
    {
        "instruction": "feq.h",
        "bit_range": "26..25",
        "opcode": "2",
        "extension": "_zfh"
    },
    {
        "instruction": "feq.h",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_zfh"
    },
    {
        "instruction": "flt.h",
        "bit_range": "31..27",
        "opcode": "0x14",
        "extension": "_zfh"
    },
    {
        "instruction": "flt.h",
        "bit_range": "26..25",
        "opcode": "2",
        "extension": "_zfh"
    },
    {
        "instruction": "flt.h",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_zfh"
    },
    {
        "instruction": "fle.h",
        "bit_range": "31..27",
        "opcode": "0x14",
        "extension": "_zfh"
    },
    {
        "instruction": "fle.h",
        "bit_range": "26..25",
        "opcode": "2",
        "extension": "_zfh"
    },
    {
        "instruction": "fle.h",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_zfh"
    },
    {
        "instruction": "fclass.h",
        "bit_range": "24..20",
        "opcode": "0",
        "extension": "_zfh"
    },
    {
        "instruction": "fclass.h",
        "bit_range": "14..12",
        "opcode": "1",
        "extension": "_zfh"
    },
    {
        "instruction": "fclass.h",
        "bit_range": "6..2",
        "opcode": "0x14",
        "extension": "_zfh"
    },
    {
        "instruction": "fcvt.w.h",
        "bit_range": "24..20",
        "opcode": "0",
        "extension": "_zfh"
    },
    {
        "instruction": "fcvt.w.h",
        "bit_range": "26..25",
        "opcode": "2",
        "extension": "_zfh"
    },
    {
        "instruction": "fcvt.w.h",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_zfh"
    },
    {
        "instruction": "fcvt.wu.h",
        "bit_range": "24..20",
        "opcode": "1",
        "extension": "_zfh"
    },
    {
        "instruction": "fcvt.wu.h",
        "bit_range": "26..25",
        "opcode": "2",
        "extension": "_zfh"
    },
    {
        "instruction": "fcvt.wu.h",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_zfh"
    },
    {
        "instruction": "fmv.x.h",
        "bit_range": "24..20",
        "opcode": "0",
        "extension": "_zfh"
    },
    {
        "instruction": "fmv.x.h",
        "bit_range": "14..12",
        "opcode": "0",
        "extension": "_zfh"
    },
    {
        "instruction": "fmv.x.h",
        "bit_range": "6..2",
        "opcode": "0x14",
        "extension": "_zfh"
    },
    {
        "instruction": "fcvt.h.w",
        "bit_range": "24..20",
        "opcode": "0",
        "extension": "_zfh"
    },
    {
        "instruction": "fcvt.h.w",
        "bit_range": "26..25",
        "opcode": "2",
        "extension": "_zfh"
    },
    {
        "instruction": "fcvt.h.w",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_zfh"
    },
    {
        "instruction": "fcvt.h.wu",
        "bit_range": "24..20",
        "opcode": "1",
        "extension": "_zfh"
    },
    {
        "instruction": "fcvt.h.wu",
        "bit_range": "26..25",
        "opcode": "2",
        "extension": "_zfh"
    },
    {
        "instruction": "fcvt.h.wu",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_zfh"
    },
    {
        "instruction": "fmv.h.x",
        "bit_range": "24..20",
        "opcode": "0",
        "extension": "_zfh"
    },
    {
        "instruction": "fmv.h.x",
        "bit_range": "14..12",
        "opcode": "0",
        "extension": "_zfh"
    },
    {
        "instruction": "fmv.h.x",
        "bit_range": "6..2",
        "opcode": "0x14",
        "extension": "_zfh"
    },
    {
        "instruction": "fli.h",
        "bit_range": "24..20",
        "opcode": "1",
        "extension": "_zfh_zfa"
    },
    {
        "instruction": "fli.h",
        "bit_range": "14..12",
        "opcode": "0",
        "extension": "_zfh_zfa"
    },
    {
        "instruction": "fli.h",
        "bit_range": "6..2",
        "opcode": "0x14",
        "extension": "_zfh_zfa"
    },
    {
        "instruction": "fminm.h",
        "bit_range": "31..27",
        "opcode": "0x05",
        "extension": "_zfh_zfa"
    },
    {
        "instruction": "fminm.h",
        "bit_range": "26..25",
        "opcode": "2",
        "extension": "_zfh_zfa"
    },
    {
        "instruction": "fminm.h",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_zfh_zfa"
    },
    {
        "instruction": "fmaxm.h",
        "bit_range": "31..27",
        "opcode": "0x05",
        "extension": "_zfh_zfa"
    },
    {
        "instruction": "fmaxm.h",
        "bit_range": "26..25",
        "opcode": "2",
        "extension": "_zfh_zfa"
    },
    {
        "instruction": "fmaxm.h",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_zfh_zfa"
    },
    {
        "instruction": "fround.h",
        "bit_range": "24..20",
        "opcode": "4",
        "extension": "_zfh_zfa"
    },
    {
        "instruction": "fround.h",
        "bit_range": "26..25",
        "opcode": "2",
        "extension": "_zfh_zfa"
    },
    {
        "instruction": "fround.h",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_zfh_zfa"
    },
    {
        "instruction": "froundnx.h",
        "bit_range": "24..20",
        "opcode": "5",
        "extension": "_zfh_zfa"
    },
    {
        "instruction": "froundnx.h",
        "bit_range": "26..25",
        "opcode": "2",
        "extension": "_zfh_zfa"
    },
    {
        "instruction": "froundnx.h",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_zfh_zfa"
    },
    {
        "instruction": "fleq.h",
        "bit_range": "31..27",
        "opcode": "0x14",
        "extension": "_zfh_zfa"
    },
    {
        "instruction": "fleq.h",
        "bit_range": "26..25",
        "opcode": "2",
        "extension": "_zfh_zfa"
    },
    {
        "instruction": "fleq.h",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_zfh_zfa"
    },
    {
        "instruction": "fltq.h",
        "bit_range": "31..27",
        "opcode": "0x14",
        "extension": "_zfh_zfa"
    },
    {
        "instruction": "fltq.h",
        "bit_range": "26..25",
        "opcode": "2",
        "extension": "_zfh_zfa"
    },
    {
        "instruction": "fltq.h",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_zfh_zfa"
    },
    {
        "instruction": "cbo.clean",
        "bit_range": "31..20",
        "opcode": "1",
        "extension": "_zicbo"
    },
    {
        "instruction": "cbo.clean",
        "bit_range": "11..7",
        "opcode": "0",
        "extension": "_zicbo"
    },
    {
        "instruction": "cbo.clean",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_zicbo"
    },
    {
        "instruction": "cbo.flush",
        "bit_range": "31..20",
        "opcode": "2",
        "extension": "_zicbo"
    },
    {
        "instruction": "cbo.flush",
        "bit_range": "11..7",
        "opcode": "0",
        "extension": "_zicbo"
    },
    {
        "instruction": "cbo.flush",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_zicbo"
    },
    {
        "instruction": "cbo.inval",
        "bit_range": "31..20",
        "opcode": "0",
        "extension": "_zicbo"
    },
    {
        "instruction": "cbo.inval",
        "bit_range": "11..7",
        "opcode": "0",
        "extension": "_zicbo"
    },
    {
        "instruction": "cbo.inval",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_zicbo"
    },
    {
        "instruction": "cbo.zero",
        "bit_range": "31..20",
        "opcode": "4",
        "extension": "_zicbo"
    },
    {
        "instruction": "cbo.zero",
        "bit_range": "11..7",
        "opcode": "0",
        "extension": "_zicbo"
    },
    {
        "instruction": "cbo.zero",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_zicbo"
    },
    {
        "instruction": "rdcycle",
        "bit_range": "pseudo-op",
        "opcode": "N/A",
        "extension": "_zicntr"
    },
    {
        "instruction": "rdtime",
        "bit_range": "pseudo-op",
        "opcode": "N/A",
        "extension": "_zicntr"
    },
    {
        "instruction": "rdinstret",
        "bit_range": "pseudo-op",
        "opcode": "N/A",
        "extension": "_zicntr"
    },
    {
        "instruction": "czero.eqz",
        "bit_range": "31..25",
        "opcode": "7",
        "extension": "_zicond"
    },
    {
        "instruction": "czero.eqz",
        "bit_range": "6..2",
        "opcode": "0x0C",
        "extension": "_zicond"
    },
    {
        "instruction": "czero.nez",
        "bit_range": "31..25",
        "opcode": "7",
        "extension": "_zicond"
    },
    {
        "instruction": "czero.nez",
        "bit_range": "6..2",
        "opcode": "0x0C",
        "extension": "_zicond"
    },
    {
        "instruction": "csrrw",
        "bit_range": "14..12",
        "opcode": "1",
        "extension": "_zicsr"
    },
    {
        "instruction": "csrrw",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_zicsr"
    },
    {
        "instruction": "csrrs",
        "bit_range": "14..12",
        "opcode": "2",
        "extension": "_zicsr"
    },
    {
        "instruction": "csrrs",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_zicsr"
    },
    {
        "instruction": "csrrc",
        "bit_range": "14..12",
        "opcode": "3",
        "extension": "_zicsr"
    },
    {
        "instruction": "csrrc",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_zicsr"
    },
    {
        "instruction": "csrrwi",
        "bit_range": "14..12",
        "opcode": "5",
        "extension": "_zicsr"
    },
    {
        "instruction": "csrrwi",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_zicsr"
    },
    {
        "instruction": "csrrsi",
        "bit_range": "14..12",
        "opcode": "6",
        "extension": "_zicsr"
    },
    {
        "instruction": "csrrsi",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_zicsr"
    },
    {
        "instruction": "csrrci",
        "bit_range": "14..12",
        "opcode": "7",
        "extension": "_zicsr"
    },
    {
        "instruction": "csrrci",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_zicsr"
    },
    {
        "instruction": "csrr",
        "bit_range": "pseudo-op",
        "opcode": "N/A",
        "extension": "_zicsr"
    },
    {
        "instruction": "csrw",
        "bit_range": "pseudo-op",
        "opcode": "N/A",
        "extension": "_zicsr"
    },
    {
        "instruction": "csrs",
        "bit_range": "pseudo-op",
        "opcode": "N/A",
        "extension": "_zicsr"
    },
    {
        "instruction": "csrc",
        "bit_range": "pseudo-op",
        "opcode": "N/A",
        "extension": "_zicsr"
    },
    {
        "instruction": "csrwi",
        "bit_range": "pseudo-op",
        "opcode": "N/A",
        "extension": "_zicsr"
    },
    {
        "instruction": "csrsi",
        "bit_range": "pseudo-op",
        "opcode": "N/A",
        "extension": "_zicsr"
    },
    {
        "instruction": "csrci",
        "bit_range": "pseudo-op",
        "opcode": "N/A",
        "extension": "_zicsr"
    },
    {
        "instruction": "fence.i",
        "bit_range": "14..12",
        "opcode": "1",
        "extension": "_zifencei"
    },
    {
        "instruction": "fence.i",
        "bit_range": "6..2",
        "opcode": "0x03",
        "extension": "_zifencei"
    },
    {
        "instruction": "mop.r.N",
        "bit_range": "29..28",
        "opcode": "0",
        "extension": "_zimop"
    },
    {
        "instruction": "mop.r.N",
        "bit_range": "14..12",
        "opcode": "4",
        "extension": "_zimop"
    },
    {
        "instruction": "mop.r.N",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_zimop"
    },
    {
        "instruction": "mop.rr.N",
        "bit_range": "29..28",
        "opcode": "0",
        "extension": "_zimop"
    },
    {
        "instruction": "mop.rr.N",
        "bit_range": "14..12",
        "opcode": "4",
        "extension": "_zimop"
    },
    {
        "instruction": "mop.rr.N",
        "bit_range": "1..0",
        "opcode": "3",
        "extension": "_zimop"
    },
    {
        "instruction": "brev8",
        "bit_range": "pseudo-op",
        "opcode": "N/A",
        "extension": "_zk"
    },
    {
        "instruction": "brev8",
        "bit_range": "pseudo-op",
        "opcode": "N/A",
        "extension": "_zkn"
    },
    {
        "instruction": "sha256sum0",
        "bit_range": "31..30",
        "opcode": "0",
        "extension": "_zknh"
    },
    {
        "instruction": "sha256sum0",
        "bit_range": "24..20",
        "opcode": "0",
        "extension": "_zknh"
    },
    {
        "instruction": "sha256sum0",
        "bit_range": "14..12",
        "opcode": "1",
        "extension": "_zknh"
    },
    {
        "instruction": "sha256sum1",
        "bit_range": "31..30",
        "opcode": "0",
        "extension": "_zknh"
    },
    {
        "instruction": "sha256sum1",
        "bit_range": "24..20",
        "opcode": "0",
        "extension": "_zknh"
    },
    {
        "instruction": "sha256sum1",
        "bit_range": "14..12",
        "opcode": "1",
        "extension": "_zknh"
    },
    {
        "instruction": "sha256sig0",
        "bit_range": "31..30",
        "opcode": "0",
        "extension": "_zknh"
    },
    {
        "instruction": "sha256sig0",
        "bit_range": "24..20",
        "opcode": "0",
        "extension": "_zknh"
    },
    {
        "instruction": "sha256sig0",
        "bit_range": "14..12",
        "opcode": "1",
        "extension": "_zknh"
    },
    {
        "instruction": "sha256sig1",
        "bit_range": "31..30",
        "opcode": "0",
        "extension": "_zknh"
    },
    {
        "instruction": "sha256sig1",
        "bit_range": "24..20",
        "opcode": "0",
        "extension": "_zknh"
    },
    {
        "instruction": "sha256sig1",
        "bit_range": "14..12",
        "opcode": "1",
        "extension": "_zknh"
    },
    {
        "instruction": "brev8",
        "bit_range": "pseudo-op",
        "opcode": "N/A",
        "extension": "_zks"
    },
    {
        "instruction": "sm4ed",
        "bit_range": "29..25",
        "opcode": "0",
        "extension": "_zksed"
    },
    {
        "instruction": "sm4ed",
        "bit_range": "14..12",
        "opcode": "0",
        "extension": "_zksed"
    },
    {
        "instruction": "sm4ks",
        "bit_range": "29..25",
        "opcode": "0",
        "extension": "_zksed"
    },
    {
        "instruction": "sm4ks",
        "bit_range": "14..12",
        "opcode": "0",
        "extension": "_zksed"
    },
    {
        "instruction": "sm3p0",
        "bit_range": "31..30",
        "opcode": "0",
        "extension": "_zksh"
    },
    {
        "instruction": "sm3p0",
        "bit_range": "24..20",
        "opcode": "0",
        "extension": "_zksh"
    },
    {
        "instruction": "sm3p0",
        "bit_range": "14..12",
        "opcode": "1",
        "extension": "_zksh"
    },
    {
        "instruction": "sm3p1",
        "bit_range": "31..30",
        "opcode": "0",
        "extension": "_zksh"
    },
    {
        "instruction": "sm3p1",
        "bit_range": "24..20",
        "opcode": "0",
        "extension": "_zksh"
    },
    {
        "instruction": "sm3p1",
        "bit_range": "14..12",
        "opcode": "1",
        "extension": "_zksh"
    },
    {
        "instruction": "vandn.vv",
        "bit_range": "31..26",
        "opcode": "0x01",
        "extension": "_zvbb"
    },
    {
        "instruction": "vandn.vv",
        "bit_range": "14..12",
        "opcode": "0x0",
        "extension": "_zvbb"
    },
    {
        "instruction": "vandn.vv",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_zvbb"
    },
    {
        "instruction": "vandn.vx",
        "bit_range": "31..26",
        "opcode": "0x01",
        "extension": "_zvbb"
    },
    {
        "instruction": "vandn.vx",
        "bit_range": "14..12",
        "opcode": "0x4",
        "extension": "_zvbb"
    },
    {
        "instruction": "vandn.vx",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_zvbb"
    },
    {
        "instruction": "vbrev.v",
        "bit_range": "31..26",
        "opcode": "0x12",
        "extension": "_zvbb"
    },
    {
        "instruction": "vbrev.v",
        "bit_range": "19..15",
        "opcode": "0xA",
        "extension": "_zvbb"
    },
    {
        "instruction": "vbrev.v",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_zvbb"
    },
    {
        "instruction": "vbrev8.v",
        "bit_range": "31..26",
        "opcode": "0x12",
        "extension": "_zvbb"
    },
    {
        "instruction": "vbrev8.v",
        "bit_range": "19..15",
        "opcode": "0x8",
        "extension": "_zvbb"
    },
    {
        "instruction": "vbrev8.v",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_zvbb"
    },
    {
        "instruction": "vrev8.v",
        "bit_range": "31..26",
        "opcode": "0x12",
        "extension": "_zvbb"
    },
    {
        "instruction": "vrev8.v",
        "bit_range": "19..15",
        "opcode": "0x9",
        "extension": "_zvbb"
    },
    {
        "instruction": "vrev8.v",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_zvbb"
    },
    {
        "instruction": "vclz.v",
        "bit_range": "31..26",
        "opcode": "0x12",
        "extension": "_zvbb"
    },
    {
        "instruction": "vclz.v",
        "bit_range": "19..15",
        "opcode": "0xC",
        "extension": "_zvbb"
    },
    {
        "instruction": "vclz.v",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_zvbb"
    },
    {
        "instruction": "vctz.v",
        "bit_range": "31..26",
        "opcode": "0x12",
        "extension": "_zvbb"
    },
    {
        "instruction": "vctz.v",
        "bit_range": "19..15",
        "opcode": "0xD",
        "extension": "_zvbb"
    },
    {
        "instruction": "vctz.v",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_zvbb"
    },
    {
        "instruction": "vcpop.v",
        "bit_range": "31..26",
        "opcode": "0x12",
        "extension": "_zvbb"
    },
    {
        "instruction": "vcpop.v",
        "bit_range": "19..15",
        "opcode": "0xE",
        "extension": "_zvbb"
    },
    {
        "instruction": "vcpop.v",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_zvbb"
    },
    {
        "instruction": "vrol.vv",
        "bit_range": "31..26",
        "opcode": "0x15",
        "extension": "_zvbb"
    },
    {
        "instruction": "vrol.vv",
        "bit_range": "14..12",
        "opcode": "0x0",
        "extension": "_zvbb"
    },
    {
        "instruction": "vrol.vv",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_zvbb"
    },
    {
        "instruction": "vrol.vx",
        "bit_range": "31..26",
        "opcode": "0x15",
        "extension": "_zvbb"
    },
    {
        "instruction": "vrol.vx",
        "bit_range": "14..12",
        "opcode": "0x4",
        "extension": "_zvbb"
    },
    {
        "instruction": "vrol.vx",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_zvbb"
    },
    {
        "instruction": "vror.vv",
        "bit_range": "31..26",
        "opcode": "0x14",
        "extension": "_zvbb"
    },
    {
        "instruction": "vror.vv",
        "bit_range": "14..12",
        "opcode": "0x0",
        "extension": "_zvbb"
    },
    {
        "instruction": "vror.vv",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_zvbb"
    },
    {
        "instruction": "vror.vx",
        "bit_range": "31..26",
        "opcode": "0x14",
        "extension": "_zvbb"
    },
    {
        "instruction": "vror.vx",
        "bit_range": "14..12",
        "opcode": "0x4",
        "extension": "_zvbb"
    },
    {
        "instruction": "vror.vx",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_zvbb"
    },
    {
        "instruction": "vror.vi",
        "bit_range": "31..27",
        "opcode": "0xa",
        "extension": "_zvbb"
    },
    {
        "instruction": "vror.vi",
        "bit_range": "14..12",
        "opcode": "0x3",
        "extension": "_zvbb"
    },
    {
        "instruction": "vror.vi",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_zvbb"
    },
    {
        "instruction": "vwsll.vv",
        "bit_range": "31..26",
        "opcode": "0x35",
        "extension": "_zvbb"
    },
    {
        "instruction": "vwsll.vv",
        "bit_range": "14..12",
        "opcode": "0x0",
        "extension": "_zvbb"
    },
    {
        "instruction": "vwsll.vv",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_zvbb"
    },
    {
        "instruction": "vwsll.vx",
        "bit_range": "31..26",
        "opcode": "0x35",
        "extension": "_zvbb"
    },
    {
        "instruction": "vwsll.vx",
        "bit_range": "14..12",
        "opcode": "0x4",
        "extension": "_zvbb"
    },
    {
        "instruction": "vwsll.vx",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_zvbb"
    },
    {
        "instruction": "vwsll.vi",
        "bit_range": "31..26",
        "opcode": "0x35",
        "extension": "_zvbb"
    },
    {
        "instruction": "vwsll.vi",
        "bit_range": "14..12",
        "opcode": "0x3",
        "extension": "_zvbb"
    },
    {
        "instruction": "vwsll.vi",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_zvbb"
    },
    {
        "instruction": "vclmul.vv",
        "bit_range": "31..26",
        "opcode": "0x0C",
        "extension": "_zvbc"
    },
    {
        "instruction": "vclmul.vv",
        "bit_range": "14..12",
        "opcode": "0x2",
        "extension": "_zvbc"
    },
    {
        "instruction": "vclmul.vv",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_zvbc"
    },
    {
        "instruction": "vclmul.vx",
        "bit_range": "31..26",
        "opcode": "0x0C",
        "extension": "_zvbc"
    },
    {
        "instruction": "vclmul.vx",
        "bit_range": "14..12",
        "opcode": "0x6",
        "extension": "_zvbc"
    },
    {
        "instruction": "vclmul.vx",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_zvbc"
    },
    {
        "instruction": "vclmulh.vv",
        "bit_range": "31..26",
        "opcode": "0x0D",
        "extension": "_zvbc"
    },
    {
        "instruction": "vclmulh.vv",
        "bit_range": "14..12",
        "opcode": "0x2",
        "extension": "_zvbc"
    },
    {
        "instruction": "vclmulh.vv",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_zvbc"
    },
    {
        "instruction": "vclmulh.vx",
        "bit_range": "31..26",
        "opcode": "0x0D",
        "extension": "_zvbc"
    },
    {
        "instruction": "vclmulh.vx",
        "bit_range": "14..12",
        "opcode": "0x6",
        "extension": "_zvbc"
    },
    {
        "instruction": "vclmulh.vx",
        "bit_range": "6..0",
        "opcode": "0x57",
        "extension": "_zvbc"
    },
    {
        "instruction": "vgmul.vv",
        "bit_range": "31..26",
        "opcode": "0x28",
        "extension": "_zvkg"
    },
    {
        "instruction": "vgmul.vv",
        "bit_range": "19..15",
        "opcode": "0x11",
        "extension": "_zvkg"
    },
    {
        "instruction": "vgmul.vv",
        "bit_range": "6..0",
        "opcode": "0x77",
        "extension": "_zvkg"
    },
    {
        "instruction": "vghsh.vv",
        "bit_range": "31..26",
        "opcode": "0x2C",
        "extension": "_zvkg"
    },
    {
        "instruction": "vghsh.vv",
        "bit_range": "14..12",
        "opcode": "0x2",
        "extension": "_zvkg"
    },
    {
        "instruction": "vghsh.vv",
        "bit_range": "6..0",
        "opcode": "0x77",
        "extension": "_zvkg"
    },
    {
        "instruction": "vaesdf.vv",
        "bit_range": "31..26",
        "opcode": "0x28",
        "extension": "_zvkned"
    },
    {
        "instruction": "vaesdf.vv",
        "bit_range": "19..15",
        "opcode": "0x1",
        "extension": "_zvkned"
    },
    {
        "instruction": "vaesdf.vv",
        "bit_range": "6..0",
        "opcode": "0x77",
        "extension": "_zvkned"
    },
    {
        "instruction": "vaesdf.vs",
        "bit_range": "31..26",
        "opcode": "0x29",
        "extension": "_zvkned"
    },
    {
        "instruction": "vaesdf.vs",
        "bit_range": "19..15",
        "opcode": "0x1",
        "extension": "_zvkned"
    },
    {
        "instruction": "vaesdf.vs",
        "bit_range": "6..0",
        "opcode": "0x77",
        "extension": "_zvkned"
    },
    {
        "instruction": "vaesdm.vv",
        "bit_range": "31..26",
        "opcode": "0x28",
        "extension": "_zvkned"
    },
    {
        "instruction": "vaesdm.vv",
        "bit_range": "19..15",
        "opcode": "0x0",
        "extension": "_zvkned"
    },
    {
        "instruction": "vaesdm.vv",
        "bit_range": "6..0",
        "opcode": "0x77",
        "extension": "_zvkned"
    },
    {
        "instruction": "vaesdm.vs",
        "bit_range": "31..26",
        "opcode": "0x29",
        "extension": "_zvkned"
    },
    {
        "instruction": "vaesdm.vs",
        "bit_range": "19..15",
        "opcode": "0x0",
        "extension": "_zvkned"
    },
    {
        "instruction": "vaesdm.vs",
        "bit_range": "6..0",
        "opcode": "0x77",
        "extension": "_zvkned"
    },
    {
        "instruction": "vaesef.vv",
        "bit_range": "31..26",
        "opcode": "0x28",
        "extension": "_zvkned"
    },
    {
        "instruction": "vaesef.vv",
        "bit_range": "19..15",
        "opcode": "0x3",
        "extension": "_zvkned"
    },
    {
        "instruction": "vaesef.vv",
        "bit_range": "6..0",
        "opcode": "0x77",
        "extension": "_zvkned"
    },
    {
        "instruction": "vaesef.vs",
        "bit_range": "31..26",
        "opcode": "0x29",
        "extension": "_zvkned"
    },
    {
        "instruction": "vaesef.vs",
        "bit_range": "19..15",
        "opcode": "0x3",
        "extension": "_zvkned"
    },
    {
        "instruction": "vaesef.vs",
        "bit_range": "6..0",
        "opcode": "0x77",
        "extension": "_zvkned"
    },
    {
        "instruction": "vaesem.vv",
        "bit_range": "31..26",
        "opcode": "0x28",
        "extension": "_zvkned"
    },
    {
        "instruction": "vaesem.vv",
        "bit_range": "19..15",
        "opcode": "0x2",
        "extension": "_zvkned"
    },
    {
        "instruction": "vaesem.vv",
        "bit_range": "6..0",
        "opcode": "0x77",
        "extension": "_zvkned"
    },
    {
        "instruction": "vaesem.vs",
        "bit_range": "31..26",
        "opcode": "0x29",
        "extension": "_zvkned"
    },
    {
        "instruction": "vaesem.vs",
        "bit_range": "19..15",
        "opcode": "0x2",
        "extension": "_zvkned"
    },
    {
        "instruction": "vaesem.vs",
        "bit_range": "6..0",
        "opcode": "0x77",
        "extension": "_zvkned"
    },
    {
        "instruction": "vaesz.vs",
        "bit_range": "31..26",
        "opcode": "0x29",
        "extension": "_zvkned"
    },
    {
        "instruction": "vaesz.vs",
        "bit_range": "19..15",
        "opcode": "0x7",
        "extension": "_zvkned"
    },
    {
        "instruction": "vaesz.vs",
        "bit_range": "6..0",
        "opcode": "0x77",
        "extension": "_zvkned"
    },
    {
        "instruction": "vaeskf1.vi",
        "bit_range": "31..26",
        "opcode": "0x22",
        "extension": "_zvkned"
    },
    {
        "instruction": "vaeskf1.vi",
        "bit_range": "14..12",
        "opcode": "0x2",
        "extension": "_zvkned"
    },
    {
        "instruction": "vaeskf1.vi",
        "bit_range": "6..0",
        "opcode": "0x77",
        "extension": "_zvkned"
    },
    {
        "instruction": "vaeskf2.vi",
        "bit_range": "31..26",
        "opcode": "0x2A",
        "extension": "_zvkned"
    },
    {
        "instruction": "vaeskf2.vi",
        "bit_range": "14..12",
        "opcode": "0x2",
        "extension": "_zvkned"
    },
    {
        "instruction": "vaeskf2.vi",
        "bit_range": "6..0",
        "opcode": "0x77",
        "extension": "_zvkned"
    },
    {
        "instruction": "vsha2ms.vv",
        "bit_range": "31..26",
        "opcode": "0x2D",
        "extension": "_zvknha"
    },
    {
        "instruction": "vsha2ms.vv",
        "bit_range": "14..12",
        "opcode": "0x2",
        "extension": "_zvknha"
    },
    {
        "instruction": "vsha2ms.vv",
        "bit_range": "6..0",
        "opcode": "0x77",
        "extension": "_zvknha"
    },
    {
        "instruction": "vsha2ch.vv",
        "bit_range": "31..26",
        "opcode": "0x2E",
        "extension": "_zvknha"
    },
    {
        "instruction": "vsha2ch.vv",
        "bit_range": "14..12",
        "opcode": "0x2",
        "extension": "_zvknha"
    },
    {
        "instruction": "vsha2ch.vv",
        "bit_range": "6..0",
        "opcode": "0x77",
        "extension": "_zvknha"
    },
    {
        "instruction": "vsha2cl.vv",
        "bit_range": "31..26",
        "opcode": "0x2F",
        "extension": "_zvknha"
    },
    {
        "instruction": "vsha2cl.vv",
        "bit_range": "14..12",
        "opcode": "0x2",
        "extension": "_zvknha"
    },
    {
        "instruction": "vsha2cl.vv",
        "bit_range": "6..0",
        "opcode": "0x77",
        "extension": "_zvknha"
    },
    {
        "instruction": "vsm4k.vi",
        "bit_range": "31..26",
        "opcode": "0x21",
        "extension": "_zvksed"
    },
    {
        "instruction": "vsm4k.vi",
        "bit_range": "14..12",
        "opcode": "0x2",
        "extension": "_zvksed"
    },
    {
        "instruction": "vsm4k.vi",
        "bit_range": "6..0",
        "opcode": "0x77",
        "extension": "_zvksed"
    },
    {
        "instruction": "vsm4r.vv",
        "bit_range": "31..26",
        "opcode": "0x28",
        "extension": "_zvksed"
    },
    {
        "instruction": "vsm4r.vv",
        "bit_range": "19..15",
        "opcode": "0x10",
        "extension": "_zvksed"
    },
    {
        "instruction": "vsm4r.vv",
        "bit_range": "6..0",
        "opcode": "0x77",
        "extension": "_zvksed"
    },
    {
        "instruction": "vsm4r.vs",
        "bit_range": "31..26",
        "opcode": "0x29",
        "extension": "_zvksed"
    },
    {
        "instruction": "vsm4r.vs",
        "bit_range": "19..15",
        "opcode": "0x10",
        "extension": "_zvksed"
    },
    {
        "instruction": "vsm4r.vs",
        "bit_range": "6..0",
        "opcode": "0x77",
        "extension": "_zvksed"
    },
    {
        "instruction": "vsm3c.vi",
        "bit_range": "31..26",
        "opcode": "0x2B",
        "extension": "_zvksh"
    },
    {
        "instruction": "vsm3c.vi",
        "bit_range": "14..12",
        "opcode": "0x2",
        "extension": "_zvksh"
    },
    {
        "instruction": "vsm3c.vi",
        "bit_range": "6..0",
        "opcode": "0x77",
        "extension": "_zvksh"
    },
    {
        "instruction": "vsm3me.vv",
        "bit_range": "31..26",
        "opcode": "0x20",
        "extension": "_zvksh"
    },
    {
        "instruction": "vsm3me.vv",
        "bit_range": "14..12",
        "opcode": "0x2",
        "extension": "_zvksh"
    },
    {
        "instruction": "vsm3me.vv",
        "bit_range": "6..0",
        "opcode": "0x77",
        "extension": "_zvksh"
    }
]