#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fffd70ae6d0 .scope module, "cpu_tb" "cpu_tb" 2 3;
 .timescale -9 -11;
v0x7fffd70ef7b0_0 .var "clk", 0 0;
v0x7fffd70ef850_0 .var "reset", 0 0;
S_0x7fffd70b9d70 .scope module, "micpu" "cpu" 2 19, 3 1 0, S_0x7fffd70ae6d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
v0x7fffd70eeef0_0 .net "clk", 0 0, v0x7fffd70ef7b0_0;  1 drivers
v0x7fffd70eefb0_0 .net "op_alu", 2 0, v0x7fffd70ee480_0;  1 drivers
v0x7fffd70ef070_0 .net "opcode", 5 0, L_0x7fffd70ffe20;  1 drivers
v0x7fffd70ef160_0 .net "pop", 0 0, v0x7fffd70ee670_0;  1 drivers
v0x7fffd70ef200_0 .net "push", 0 0, v0x7fffd70ee760_0;  1 drivers
v0x7fffd70ef2f0_0 .net "reset", 0 0, v0x7fffd70ef850_0;  1 drivers
v0x7fffd70ef390_0 .net "s_inc", 0 0, v0x7fffd70ee850_0;  1 drivers
v0x7fffd70ef430_0 .net "s_inm", 0 0, v0x7fffd70ee990_0;  1 drivers
v0x7fffd70ef4d0_0 .net "s_stack", 0 0, v0x7fffd70eea80_0;  1 drivers
v0x7fffd70ef570_0 .net "we3", 0 0, v0x7fffd70eeb70_0;  1 drivers
v0x7fffd70ef610_0 .net "wez", 0 0, v0x7fffd70eec60_0;  1 drivers
v0x7fffd70ef6b0_0 .net "z", 0 0, v0x7fffd70e95e0_0;  1 drivers
S_0x7fffd70c1d20 .scope module, "camino_datos" "cd" 3 11, 4 1 0, S_0x7fffd70b9d70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "s_inc"
    .port_info 3 /INPUT 1 "s_inm"
    .port_info 4 /INPUT 1 "we3"
    .port_info 5 /INPUT 1 "wez"
    .port_info 6 /INPUT 1 "popsignal"
    .port_info 7 /INPUT 1 "pushsignal"
    .port_info 8 /INPUT 1 "s_stack"
    .port_info 9 /INPUT 3 "op_alu"
    .port_info 10 /OUTPUT 1 "z"
    .port_info 11 /OUTPUT 6 "opcode"
v0x7fffd70ecda0_0 .net "clk", 0 0, v0x7fffd70ef7b0_0;  alias, 1 drivers
v0x7fffd70ece60_0 .net "entrada_ffz", 0 0, L_0x7fffd7100f90;  1 drivers
v0x7fffd70ecf70_0 .net "op_alu", 2 0, v0x7fffd70ee480_0;  alias, 1 drivers
v0x7fffd70ed010_0 .net "opcode", 5 0, L_0x7fffd70ffe20;  alias, 1 drivers
v0x7fffd70ed0b0_0 .net "popsignal", 0 0, v0x7fffd70ee670_0;  alias, 1 drivers
v0x7fffd70ed1a0_0 .net "pushsignal", 0 0, v0x7fffd70ee760_0;  alias, 1 drivers
v0x7fffd70ed270_0 .net "rd1", 7 0, L_0x7fffd71003b0;  1 drivers
v0x7fffd70ed360_0 .net "rd2", 7 0, L_0x7fffd7100ac0;  1 drivers
v0x7fffd70ed450_0 .net "reset", 0 0, v0x7fffd70ef850_0;  alias, 1 drivers
v0x7fffd70ed4f0_0 .net "s_inc", 0 0, v0x7fffd70ee850_0;  alias, 1 drivers
v0x7fffd70ed590_0 .net "s_inm", 0 0, v0x7fffd70ee990_0;  alias, 1 drivers
v0x7fffd70ed630_0 .net "s_stack", 0 0, v0x7fffd70eea80_0;  alias, 1 drivers
v0x7fffd70ed700_0 .net "salida_alu", 7 0, v0x7fffd70eca50_0;  1 drivers
v0x7fffd70ed7a0_0 .net "salida_contador_programa", 9 0, v0x7fffd70e8ef0_0;  1 drivers
v0x7fffd70ed840_0 .net "salida_memoria_programa", 15 0, L_0x7fffd70933c0;  1 drivers
v0x7fffd70ed8e0_0 .net "salida_mux_inc", 9 0, L_0x7fffd70ef910;  1 drivers
v0x7fffd70ed980_0 .net "salida_mux_inm", 7 0, L_0x7fffd7101000;  1 drivers
v0x7fffd70eda90_0 .net "salida_mux_stack", 9 0, L_0x7fffd7101320;  1 drivers
v0x7fffd70edba0_0 .net "salida_pila", 9 0, v0x7fffd70eb9f0_0;  1 drivers
v0x7fffd70edcb0_0 .net "salida_sumador", 9 0, L_0x7fffd70efb00;  1 drivers
v0x7fffd70eddc0_0 .net "we3", 0 0, v0x7fffd70eeb70_0;  alias, 1 drivers
v0x7fffd70ede60_0 .net "wez", 0 0, v0x7fffd70eec60_0;  alias, 1 drivers
v0x7fffd70edf00_0 .net "z", 0 0, v0x7fffd70e95e0_0;  alias, 1 drivers
L_0x7fffd70efa60 .part L_0x7fffd70933c0, 0, 10;
L_0x7fffd70ffe20 .part L_0x7fffd70933c0, 10, 6;
L_0x7fffd7100c10 .part L_0x7fffd70933c0, 8, 4;
L_0x7fffd7100cb0 .part L_0x7fffd70933c0, 4, 4;
L_0x7fffd7100d50 .part L_0x7fffd70933c0, 0, 4;
L_0x7fffd7101130 .part L_0x7fffd70933c0, 4, 8;
S_0x7fffd70c1000 .scope module, "banco_registros" "regfile" 4 51, 5 4 0, S_0x7fffd70c1d20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "we3"
    .port_info 2 /INPUT 4 "ra1"
    .port_info 3 /INPUT 4 "ra2"
    .port_info 4 /INPUT 4 "wa3"
    .port_info 5 /INPUT 8 "wd3"
    .port_info 6 /OUTPUT 8 "rd1"
    .port_info 7 /OUTPUT 8 "rd2"
v0x7fffd70c3a60_0 .net *"_s0", 31 0, L_0x7fffd70fff50;  1 drivers
v0x7fffd70c3b00_0 .net *"_s10", 5 0, L_0x7fffd71001d0;  1 drivers
L_0x7f13191e0138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffd70e7660_0 .net *"_s13", 1 0, L_0x7f13191e0138;  1 drivers
L_0x7f13191e0180 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7fffd70e7720_0 .net/2u *"_s14", 7 0, L_0x7f13191e0180;  1 drivers
v0x7fffd70e7800_0 .net *"_s18", 31 0, L_0x7fffd7100540;  1 drivers
L_0x7f13191e01c8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffd70e7930_0 .net *"_s21", 27 0, L_0x7f13191e01c8;  1 drivers
L_0x7f13191e0210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffd70e7a10_0 .net/2u *"_s22", 31 0, L_0x7f13191e0210;  1 drivers
v0x7fffd70e7af0_0 .net *"_s24", 0 0, L_0x7fffd7100670;  1 drivers
v0x7fffd70e7bb0_0 .net *"_s26", 7 0, L_0x7fffd71007b0;  1 drivers
v0x7fffd70e7c90_0 .net *"_s28", 5 0, L_0x7fffd71008a0;  1 drivers
L_0x7f13191e00a8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffd70e7d70_0 .net *"_s3", 27 0, L_0x7f13191e00a8;  1 drivers
L_0x7f13191e0258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffd70e7e50_0 .net *"_s31", 1 0, L_0x7f13191e0258;  1 drivers
L_0x7f13191e02a0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7fffd70e7f30_0 .net/2u *"_s32", 7 0, L_0x7f13191e02a0;  1 drivers
L_0x7f13191e00f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffd70e8010_0 .net/2u *"_s4", 31 0, L_0x7f13191e00f0;  1 drivers
v0x7fffd70e80f0_0 .net *"_s6", 0 0, L_0x7fffd70ffff0;  1 drivers
v0x7fffd70e81b0_0 .net *"_s8", 7 0, L_0x7fffd7100130;  1 drivers
v0x7fffd70e8290_0 .net "clk", 0 0, v0x7fffd70ef7b0_0;  alias, 1 drivers
v0x7fffd70e8350_0 .net "ra1", 3 0, L_0x7fffd7100c10;  1 drivers
v0x7fffd70e8430_0 .net "ra2", 3 0, L_0x7fffd7100cb0;  1 drivers
v0x7fffd70e8510_0 .net "rd1", 7 0, L_0x7fffd71003b0;  alias, 1 drivers
v0x7fffd70e85f0_0 .net "rd2", 7 0, L_0x7fffd7100ac0;  alias, 1 drivers
v0x7fffd70e86d0 .array "regb", 15 0, 7 0;
v0x7fffd70e8790_0 .net "wa3", 3 0, L_0x7fffd7100d50;  1 drivers
v0x7fffd70e8870_0 .net "wd3", 7 0, L_0x7fffd7101000;  alias, 1 drivers
v0x7fffd70e8950_0 .net "we3", 0 0, v0x7fffd70eeb70_0;  alias, 1 drivers
E_0x7fffd70851e0 .event posedge, v0x7fffd70e8290_0;
L_0x7fffd70fff50 .concat [ 4 28 0 0], L_0x7fffd7100c10, L_0x7f13191e00a8;
L_0x7fffd70ffff0 .cmp/ne 32, L_0x7fffd70fff50, L_0x7f13191e00f0;
L_0x7fffd7100130 .array/port v0x7fffd70e86d0, L_0x7fffd71001d0;
L_0x7fffd71001d0 .concat [ 4 2 0 0], L_0x7fffd7100c10, L_0x7f13191e0138;
L_0x7fffd71003b0 .functor MUXZ 8, L_0x7f13191e0180, L_0x7fffd7100130, L_0x7fffd70ffff0, C4<>;
L_0x7fffd7100540 .concat [ 4 28 0 0], L_0x7fffd7100cb0, L_0x7f13191e01c8;
L_0x7fffd7100670 .cmp/ne 32, L_0x7fffd7100540, L_0x7f13191e0210;
L_0x7fffd71007b0 .array/port v0x7fffd70e86d0, L_0x7fffd71008a0;
L_0x7fffd71008a0 .concat [ 4 2 0 0], L_0x7fffd7100cb0, L_0x7f13191e0258;
L_0x7fffd7100ac0 .functor MUXZ 8, L_0x7f13191e02a0, L_0x7fffd71007b0, L_0x7fffd7100670, C4<>;
S_0x7fffd70e8b10 .scope module, "contador_programa" "registro" 4 33, 5 38 0, S_0x7fffd70c1d20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 10 "d"
    .port_info 3 /OUTPUT 10 "q"
P_0x7fffd70e8cb0 .param/l "WIDTH" 0 5 38, +C4<00000000000000000000000000001010>;
v0x7fffd70e8d70_0 .net "clk", 0 0, v0x7fffd70ef7b0_0;  alias, 1 drivers
v0x7fffd70e8e30_0 .net "d", 9 0, L_0x7fffd7101320;  alias, 1 drivers
v0x7fffd70e8ef0_0 .var "q", 9 0;
v0x7fffd70e8fb0_0 .net "reset", 0 0, v0x7fffd70ef850_0;  alias, 1 drivers
E_0x7fffd70ca790 .event posedge, v0x7fffd70e8fb0_0, v0x7fffd70e8290_0;
S_0x7fffd70e90f0 .scope module, "ffz" "ffd" 4 66, 5 61 0, S_0x7fffd70c1d20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "carga"
    .port_info 4 /OUTPUT 1 "q"
v0x7fffd70e9370_0 .net "carga", 0 0, v0x7fffd70eec60_0;  alias, 1 drivers
v0x7fffd70e9430_0 .net "clk", 0 0, v0x7fffd70ef7b0_0;  alias, 1 drivers
v0x7fffd70e9540_0 .net "d", 0 0, L_0x7fffd7100f90;  alias, 1 drivers
v0x7fffd70e95e0_0 .var "q", 0 0;
v0x7fffd70e9680_0 .net "reset", 0 0, v0x7fffd70ef850_0;  alias, 1 drivers
S_0x7fffd70e9820 .scope module, "inc" "mux2" 4 19, 5 50 0, S_0x7fffd70c1d20;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "d0"
    .port_info 1 /INPUT 10 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 10 "y"
P_0x7fffd70e99f0 .param/l "WIDTH" 0 5 50, +C4<00000000000000000000000000001010>;
v0x7fffd70e9ac0_0 .net "d0", 9 0, L_0x7fffd70efa60;  1 drivers
v0x7fffd70e9bc0_0 .net "d1", 9 0, L_0x7fffd70efb00;  alias, 1 drivers
v0x7fffd70e9ca0_0 .net "s", 0 0, v0x7fffd70ee850_0;  alias, 1 drivers
v0x7fffd70e9d70_0 .net "y", 9 0, L_0x7fffd70ef910;  alias, 1 drivers
L_0x7fffd70ef910 .functor MUXZ 10, L_0x7fffd70efa60, L_0x7fffd70efb00, v0x7fffd70ee850_0, C4<>;
S_0x7fffd70e9f00 .scope module, "inm" "mux2" 4 72, 5 50 0, S_0x7fffd70c1d20;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "d0"
    .port_info 1 /INPUT 8 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 8 "y"
P_0x7fffd70ea120 .param/l "WIDTH" 0 5 50, +C4<00000000000000000000000000001000>;
v0x7fffd70ea1c0_0 .net "d0", 7 0, v0x7fffd70eca50_0;  alias, 1 drivers
v0x7fffd70ea2c0_0 .net "d1", 7 0, L_0x7fffd7101130;  1 drivers
v0x7fffd70ea3a0_0 .net "s", 0 0, v0x7fffd70ee990_0;  alias, 1 drivers
v0x7fffd70ea470_0 .net "y", 7 0, L_0x7fffd7101000;  alias, 1 drivers
L_0x7fffd7101000 .functor MUXZ 8, v0x7fffd70eca50_0, L_0x7fffd7101130, v0x7fffd70ee990_0, C4<>;
S_0x7fffd70ea5f0 .scope module, "memoria_programa" "memprog" 4 40, 6 3 0, S_0x7fffd70c1d20;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 10 "a"
    .port_info 2 /OUTPUT 16 "rd"
L_0x7fffd70933c0 .functor BUFZ 16, L_0x7fffd70ffc40, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x7fffd70ea830_0 .net *"_s0", 15 0, L_0x7fffd70ffc40;  1 drivers
v0x7fffd70ea930_0 .net *"_s2", 11 0, L_0x7fffd70ffce0;  1 drivers
L_0x7f13191e0060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffd70eaa10_0 .net *"_s5", 1 0, L_0x7f13191e0060;  1 drivers
v0x7fffd70eaad0_0 .net "a", 9 0, v0x7fffd70e8ef0_0;  alias, 1 drivers
v0x7fffd70eabc0_0 .net "clk", 0 0, v0x7fffd70ef7b0_0;  alias, 1 drivers
v0x7fffd70eacb0 .array "mem", 1023 0, 15 0;
v0x7fffd70ead50_0 .net "rd", 15 0, L_0x7fffd70933c0;  alias, 1 drivers
L_0x7fffd70ffc40 .array/port v0x7fffd70eacb0, L_0x7fffd70ffce0;
L_0x7fffd70ffce0 .concat [ 10 2 0 0], v0x7fffd70e8ef0_0, L_0x7f13191e0060;
S_0x7fffd70eaeb0 .scope module, "mux_stack" "mux2" 4 81, 5 50 0, S_0x7fffd70c1d20;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "d0"
    .port_info 1 /INPUT 10 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 10 "y"
P_0x7fffd70eb080 .param/l "WIDTH" 0 5 50, +C4<00000000000000000000000000001010>;
v0x7fffd70eb1c0_0 .net "d0", 9 0, L_0x7fffd70ef910;  alias, 1 drivers
v0x7fffd70eb2b0_0 .net "d1", 9 0, v0x7fffd70eb9f0_0;  alias, 1 drivers
v0x7fffd70eb370_0 .net "s", 0 0, v0x7fffd70eea80_0;  alias, 1 drivers
v0x7fffd70eb440_0 .net "y", 9 0, L_0x7fffd7101320;  alias, 1 drivers
L_0x7fffd7101320 .functor MUXZ 10, L_0x7fffd70ef910, v0x7fffd70eb9f0_0, v0x7fffd70eea80_0, C4<>;
S_0x7fffd70eb5c0 .scope module, "pila" "stack" 4 88, 5 71 0, S_0x7fffd70c1d20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "popsignal"
    .port_info 3 /INPUT 1 "pushsignal"
    .port_info 4 /OUTPUT 10 "pop"
    .port_info 5 /INPUT 10 "push"
v0x7fffd70eb870_0 .net "clk", 0 0, v0x7fffd70ef7b0_0;  alias, 1 drivers
v0x7fffd70eb930 .array "memoria_pila", 7 0, 9 0;
v0x7fffd70eb9f0_0 .var "pop", 9 0;
v0x7fffd70ebac0_0 .net "popsignal", 0 0, v0x7fffd70ee670_0;  alias, 1 drivers
v0x7fffd70ebb60_0 .net "push", 9 0, v0x7fffd70e8ef0_0;  alias, 1 drivers
v0x7fffd70ebc70_0 .net "pushsignal", 0 0, v0x7fffd70ee760_0;  alias, 1 drivers
v0x7fffd70ebd30_0 .net "reset", 0 0, v0x7fffd70ef850_0;  alias, 1 drivers
v0x7fffd70ebe20_0 .var "stack_pointer", 2 0;
E_0x7fffd70ca310/0 .event edge, v0x7fffd70ebac0_0, v0x7fffd70ebc70_0;
E_0x7fffd70ca310/1 .event posedge, v0x7fffd70e8fb0_0;
E_0x7fffd70ca310 .event/or E_0x7fffd70ca310/0, E_0x7fffd70ca310/1;
S_0x7fffd70ebfc0 .scope module, "sumador" "sum" 4 25, 5 30 0, S_0x7fffd70c1d20;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "a"
    .port_info 1 /INPUT 10 "b"
    .port_info 2 /OUTPUT 10 "y"
L_0x7f13191e0018 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x7fffd70ec1b0_0 .net "a", 9 0, L_0x7f13191e0018;  1 drivers
v0x7fffd70ec2b0_0 .net "b", 9 0, v0x7fffd70e8ef0_0;  alias, 1 drivers
v0x7fffd70ec370_0 .net "y", 9 0, L_0x7fffd70efb00;  alias, 1 drivers
L_0x7fffd70efb00 .arith/sum 10, L_0x7f13191e0018, v0x7fffd70e8ef0_0;
S_0x7fffd70ec470 .scope module, "unidad_alu" "alu" 4 60, 7 1 0, S_0x7fffd70c1d20;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 3 "op_alu"
    .port_info 3 /OUTPUT 8 "y"
    .port_info 4 /OUTPUT 1 "zero"
L_0x7fffd7100f90 .functor NOT 1, L_0x7fffd7100e60, C4<0>, C4<0>, C4<0>;
v0x7fffd70ec6e0_0 .net *"_s3", 0 0, L_0x7fffd7100e60;  1 drivers
v0x7fffd70ec7c0_0 .net "a", 7 0, L_0x7fffd71003b0;  alias, 1 drivers
v0x7fffd70ec8b0_0 .net "b", 7 0, L_0x7fffd7100ac0;  alias, 1 drivers
v0x7fffd70ec9b0_0 .net "op_alu", 2 0, v0x7fffd70ee480_0;  alias, 1 drivers
v0x7fffd70eca50_0 .var "s", 7 0;
v0x7fffd70ecb80_0 .net "y", 7 0, v0x7fffd70eca50_0;  alias, 1 drivers
v0x7fffd70ecc40_0 .net "zero", 0 0, L_0x7fffd7100f90;  alias, 1 drivers
E_0x7fffd70ca5a0 .event edge, v0x7fffd70ec9b0_0, v0x7fffd70e85f0_0, v0x7fffd70e8510_0;
L_0x7fffd7100e60 .reduce/or v0x7fffd70eca50_0;
S_0x7fffd70ee130 .scope module, "unidad_control" "uc" 3 19, 8 1 0, S_0x7fffd70b9d70;
 .timescale -9 -11;
    .port_info 0 /INPUT 6 "opcode"
    .port_info 1 /INPUT 1 "z"
    .port_info 2 /OUTPUT 1 "s_inc"
    .port_info 3 /OUTPUT 1 "s_inm"
    .port_info 4 /OUTPUT 1 "we3"
    .port_info 5 /OUTPUT 1 "wez"
    .port_info 6 /OUTPUT 1 "pop"
    .port_info 7 /OUTPUT 1 "push"
    .port_info 8 /OUTPUT 1 "s_stack"
    .port_info 9 /OUTPUT 3 "op_alu"
v0x7fffd70ee480_0 .var "op_alu", 2 0;
v0x7fffd70ee5b0_0 .net "opcode", 5 0, L_0x7fffd70ffe20;  alias, 1 drivers
v0x7fffd70ee670_0 .var "pop", 0 0;
v0x7fffd70ee760_0 .var "push", 0 0;
v0x7fffd70ee850_0 .var "s_inc", 0 0;
v0x7fffd70ee990_0 .var "s_inm", 0 0;
v0x7fffd70eea80_0 .var "s_stack", 0 0;
v0x7fffd70eeb70_0 .var "we3", 0 0;
v0x7fffd70eec60_0 .var "wez", 0 0;
v0x7fffd70eed00_0 .net "z", 0 0, v0x7fffd70e95e0_0;  alias, 1 drivers
E_0x7fffd70ee420 .event edge, v0x7fffd70ed010_0;
    .scope S_0x7fffd70e8b10;
T_0 ;
    %wait E_0x7fffd70ca790;
    %load/vec4 v0x7fffd70e8fb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x7fffd70e8ef0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fffd70e8e30_0;
    %assign/vec4 v0x7fffd70e8ef0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fffd70ea5f0;
T_1 ;
    %vpi_call 6 11 "$readmemb", "progfile.dat", v0x7fffd70eacb0 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x7fffd70c1000;
T_2 ;
    %vpi_call 5 14 "$readmemb", "regfile.dat", v0x7fffd70e86d0 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x7fffd70c1000;
T_3 ;
    %wait E_0x7fffd70851e0;
    %load/vec4 v0x7fffd70e8950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x7fffd70e8870_0;
    %load/vec4 v0x7fffd70e8790_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd70e86d0, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fffd70ec470;
T_4 ;
    %wait E_0x7fffd70ca5a0;
    %load/vec4 v0x7fffd70ec9b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v0x7fffd70eca50_0, 0, 8;
    %jmp T_4.9;
T_4.0 ;
    %load/vec4 v0x7fffd70ec7c0_0;
    %store/vec4 v0x7fffd70eca50_0, 0, 8;
    %jmp T_4.9;
T_4.1 ;
    %load/vec4 v0x7fffd70ec7c0_0;
    %inv;
    %store/vec4 v0x7fffd70eca50_0, 0, 8;
    %jmp T_4.9;
T_4.2 ;
    %load/vec4 v0x7fffd70ec7c0_0;
    %load/vec4 v0x7fffd70ec8b0_0;
    %add;
    %store/vec4 v0x7fffd70eca50_0, 0, 8;
    %jmp T_4.9;
T_4.3 ;
    %load/vec4 v0x7fffd70ec7c0_0;
    %load/vec4 v0x7fffd70ec8b0_0;
    %sub;
    %store/vec4 v0x7fffd70eca50_0, 0, 8;
    %jmp T_4.9;
T_4.4 ;
    %load/vec4 v0x7fffd70ec7c0_0;
    %load/vec4 v0x7fffd70ec8b0_0;
    %and;
    %store/vec4 v0x7fffd70eca50_0, 0, 8;
    %jmp T_4.9;
T_4.5 ;
    %load/vec4 v0x7fffd70ec7c0_0;
    %load/vec4 v0x7fffd70ec8b0_0;
    %or;
    %store/vec4 v0x7fffd70eca50_0, 0, 8;
    %jmp T_4.9;
T_4.6 ;
    %load/vec4 v0x7fffd70ec7c0_0;
    %inv;
    %pushi/vec4 1, 0, 8;
    %add;
    %store/vec4 v0x7fffd70eca50_0, 0, 8;
    %jmp T_4.9;
T_4.7 ;
    %load/vec4 v0x7fffd70ec8b0_0;
    %inv;
    %pushi/vec4 1, 0, 8;
    %add;
    %store/vec4 v0x7fffd70eca50_0, 0, 8;
    %jmp T_4.9;
T_4.9 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7fffd70e90f0;
T_5 ;
    %wait E_0x7fffd70ca790;
    %load/vec4 v0x7fffd70e9680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffd70e95e0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x7fffd70e9370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x7fffd70e9540_0;
    %assign/vec4 v0x7fffd70e95e0_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7fffd70eb5c0;
T_6 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fffd70ebe20_0, 0, 3;
    %end;
    .thread T_6;
    .scope S_0x7fffd70eb5c0;
T_7 ;
    %wait E_0x7fffd70ca310;
    %load/vec4 v0x7fffd70ebd30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fffd70ebe20_0, 0, 3;
T_7.0 ;
    %load/vec4 v0x7fffd70ebc70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x7fffd70ebb60_0;
    %load/vec4 v0x7fffd70ebe20_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0x7fffd70eb930, 4, 0;
    %load/vec4 v0x7fffd70ebe20_0;
    %addi 1, 0, 3;
    %store/vec4 v0x7fffd70ebe20_0, 0, 3;
T_7.2 ;
    %load/vec4 v0x7fffd70ebac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0x7fffd70ebe20_0;
    %subi 1, 0, 3;
    %store/vec4 v0x7fffd70ebe20_0, 0, 3;
    %load/vec4 v0x7fffd70ebe20_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x7fffd70eb930, 4;
    %store/vec4 v0x7fffd70eb9f0_0, 0, 10;
T_7.4 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7fffd70ee130;
T_8 ;
    %wait E_0x7fffd70ee420;
    %load/vec4 v0x7fffd70ee5b0_0;
    %dup/vec4;
    %pushi/vec4 0, 31, 6;
    %cmp/z;
    %jmp/1 T_8.0, 4;
    %dup/vec4;
    %pushi/vec4 32, 15, 6;
    %cmp/z;
    %jmp/1 T_8.1, 4;
    %dup/vec4;
    %pushi/vec4 48, 0, 6;
    %cmp/z;
    %jmp/1 T_8.2, 4;
    %dup/vec4;
    %pushi/vec4 49, 0, 6;
    %cmp/z;
    %jmp/1 T_8.3, 4;
    %dup/vec4;
    %pushi/vec4 50, 0, 6;
    %cmp/z;
    %jmp/1 T_8.4, 4;
    %dup/vec4;
    %pushi/vec4 60, 3, 6;
    %cmp/z;
    %jmp/1 T_8.5, 4;
    %dup/vec4;
    %pushi/vec4 56, 3, 6;
    %cmp/z;
    %jmp/1 T_8.6, 4;
    %jmp T_8.8;
T_8.0 ;
    %load/vec4 v0x7fffd70ee5b0_0;
    %parti/s 3, 2, 3;
    %store/vec4 v0x7fffd70ee480_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd70eec60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd70ee850_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd70ee990_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd70eeb70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd70eea80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd70ee760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd70ee670_0, 0, 1;
    %jmp T_8.8;
T_8.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd70ee990_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd70ee850_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd70eeb70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd70eea80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd70ee760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd70ee670_0, 0, 1;
    %jmp T_8.8;
T_8.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd70ee850_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd70eea80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd70ee760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd70ee670_0, 0, 1;
    %jmp T_8.8;
T_8.3 ;
    %load/vec4 v0x7fffd70eed00_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_8.9, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd70ee850_0, 0, 1;
    %jmp T_8.10;
T_8.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd70ee850_0, 0, 1;
T_8.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd70eea80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd70ee760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd70ee670_0, 0, 1;
    %jmp T_8.8;
T_8.4 ;
    %load/vec4 v0x7fffd70eed00_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.11, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd70ee850_0, 0, 1;
    %jmp T_8.12;
T_8.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd70ee850_0, 0, 1;
T_8.12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd70ee760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd70ee670_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd70eea80_0, 0, 1;
    %jmp T_8.8;
T_8.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd70ee850_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd70eea80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd70ee670_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd70ee760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd70eeb70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd70eec60_0, 0, 1;
    %jmp T_8.8;
T_8.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd70ee850_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd70eea80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd70ee760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd70ee670_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd70eeb70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd70eec60_0, 0, 1;
    %jmp T_8.8;
T_8.8 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x7fffd70ae6d0;
T_9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd70ef7b0_0, 0, 1;
    %delay 3000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd70ef7b0_0, 0, 1;
    %delay 3000, 0;
    %jmp T_9;
    .thread T_9;
    .scope S_0x7fffd70ae6d0;
T_10 ;
    %vpi_call 2 23 "$dumpfile", "cpu_tb.vcd" {0 0 0};
    %vpi_call 2 24 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd70ef850_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd70ef850_0, 0, 1;
    %end;
    .thread T_10;
    .scope S_0x7fffd70ae6d0;
T_11 ;
    %delay 54000, 0;
    %vpi_call 2 36 "$finish" {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "cpu_tb.v";
    "cpu.v";
    "cd.v";
    "componentes.v";
    "memprog.v";
    "alu.v";
    "uc.v";
