<p><a href="https://www.google.ro/url?q=https://sites.psu.edu/farshidfarhat/2015/07/01/optimal-placement-of-cores-caches-and-memory-controllers-in-network-on-chip/&sa=U&ved=2ahUKEwivgf7l55j9AhV4IkQIHU5gApEQFnoECAIQAg&usg=AOvVaw1aHaIQ9DmbWbqDSbc6EVPt">Optimal placement of Cores, Caches and Memory controllers </a></p>
<p><a href="https://www.google.ro/url?q=https://sites.psu.edu/farshidfarhat/2015/07/01/optimal-placement-of-cores-caches-and-memory-controllers-in-network-on-chip/&sa=U&ved=2ahUKEwivgf7l55j9AhV4IkQIHU5gApEQFnoECAIQAg&usg=AOvVaw1aHaIQ9DmbWbqDSbc6EVPt">Optimal placement of Cores, Caches and Memory controllers </a></p>
<p><a href="https://www.google.ro/url?q=https://sites.psu.edu/farshidfarhat/2015/07/01/optimal-placement-of-cores-caches-and-memory-controllers-in-network-on-chip/&sa=U&ved=2ahUKEwivgf7l55j9AhV4IkQIHU5gApEQFnoECAIQAg&usg=AOvVaw1aHaIQ9DmbWbqDSbc6EVPt">Optimal placement of Cores, Caches and Memory controllers </a></p>
<p><a href="https://www.google.ad/url?q=https://sites.psu.edu/farshidfarhat/2015/07/01/optimal-placement-of-cores-caches-and-memory-controllers-in-network-on-chip/&sa=U&ved=2ahUKEwjMksyEx5r9AhWiOkQIHa9EAzgQFnoECAIQAg&usg=AOvVaw07J_amrEZ55Lf-ML1eSktm">Optimal Placement of Cores, Caches and Memory Controllers </a></p>
<p><a href="https://www.google.ad/url?q=https://sites.psu.edu/farshidfarhat/2015/07/01/optimal-placement-of-cores-caches-and-memory-controllers-in-network-on-chip/&sa=U&ved=2ahUKEwjMksyEx5r9AhWiOkQIHa9EAzgQFnoECAIQAg&usg=AOvVaw07J_amrEZ55Lf-ML1eSktm">Optimal Placement of Cores, Caches and Memory Controllers </a></p>
<p><a href="https://www.google.ad/url?q=https://sites.psu.edu/farshidfarhat/2015/07/01/optimal-placement-of-cores-caches-and-memory-controllers-in-network-on-chip/&sa=U&ved=2ahUKEwjMksyEx5r9AhWiOkQIHa9EAzgQFnoECAIQAg&usg=AOvVaw07J_amrEZ55Lf-ML1eSktm">Optimal Placement of Cores, Caches and Memory Controllers </a></p>
<p><a href="https://www.google.ad/url?q=https://sites.psu.edu/farshidfarhat/2015/07/01/optimal-placement-of-cores-caches-and-memory-controllers-in-network-on-chip/&sa=U&ved=2ahUKEwjMksyEx5r9AhWiOkQIHa9EAzgQFnoECAIQAg&usg=AOvVaw07J_amrEZ55Lf-ML1eSktm">Optimal Placement of Cores, Caches and Memory Controllers </a></p>
<p><a href="https://www.google.ad/url?q=https://sites.psu.edu/farshidfarhat/2015/07/01/optimal-placement-of-cores-caches-and-memory-controllers-in-network-on-chip/&sa=U&ved=2ahUKEwjMksyEx5r9AhWiOkQIHa9EAzgQFnoECAIQAg&usg=AOvVaw07J_amrEZ55Lf-ML1eSktm">Optimal Placement of Cores, Caches and Memory Controllers </a></p>
