{:input (genetic.crossover/dumb-crossover 437935345 (genetic.mutation/change-constant-value 73873442 (genetic.mutation/change-constant-value 716607339 (genetic.mutation/change-names-remove-clause 1028059545 (genetic.mutation/change-names-remove-clause 282781745 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif")))))))) (genetic.mutation/change-constant-value 73873442 (genetic.mutation/change-constant-value 716607339 (genetic.mutation/change-names-remove-clause 1028059545 (genetic.mutation/change-names-remove-clause 282781745 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif"))))))))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(wire0_15, wire1_20, wire2_19, \\wire24_:missing_32 , \\wire25_:missing_32_34 , \\wire26_:missing_34 , wire27_22);\n  wire \\:missing_edge ;\n  input wire0_15;\n  wire wire0_15;\n  wire wire10_22;\n  wire wire11_22_23;\n  wire \\wire11_:missing ;\n  wire wire12_14;\n  wire wire17;\n  wire wire19;\n  wire \\wire19_12_13_:missing ;\n  wire wire19_33;\n  wire wire19_35;\n  wire \\wire19_:missing_13 ;\n  wire \\wire19_:missing_40 ;\n  output wire1_20;\n  wire wire1_20;\n  wire wire20_23;\n  input \\wire24_:missing_32 ;\n  wire \\wire24_:missing_32 ;\n  input \\wire25_:missing_32_34 ;\n  wire \\wire25_:missing_32_34 ;\n  input \\wire26_:missing_34 ;\n  wire \\wire26_:missing_34 ;\n  output wire27_22;\n  wire wire27_22;\n  wire wire28_37_38_39;\n  wire wire29_22;\n  output wire2_19;\n  wire wire2_19;\n  wire wire30_22;\n  wire \\wire31_22_:missing ;\n  wire \\wire31_:missing ;\n  wire \\wire33_:missing ;\n  wire wire39;\n  wire \\wire4_17_:missing_22 ;\n  wire wire5;\n  wire wire6_22;\n  wire \\wire7_:missing ;\n  wire \\wire8_:missing ;\n  wire \\wire9_22_:missing ;\n  wire \\wire9_:missing ;\n  wire \\wire:missing_14 ;\n  wire \\wire:missing_15 ;\n  wire \\wire:missing_18 ;\n  wire \\wire:missing_32 ;\n  wire \\wire:missing_34 ;\n  wire \\wire:missing_35 ;\n  wire \\wire:missing_38 ;\n  wire \\wire:missing_edge ;\n  assign \\wire:missing_edge  = 2'h1 >> wire6_22;\n  assign wire6_22 = 2'hx >> \\wire4_17_:missing_22 ;\n  assign \\wire:missing_edge  = 2'h1 >> wire29_22;\n  assign \\wire7_:missing  = 2'h1 >> \\wire:missing_edge ;\n  assign \\wire:missing_edge  = 2'h1 >> wire30_22;\n  assign \\wire31_:missing  = 2'h1 >> \\wire31_22_:missing ;\n  assign \\wire:missing_32  = 4'h8 >> { \\wire25_:missing_32_34 , \\wire24_:missing_32  };\n  assign \\wire33_:missing  = 4'h8 >> { \\wire:missing_edge , wire19_33 };\n  assign \\wire:missing_34  = 4'h8 >> { \\wire26_:missing_34 , \\wire25_:missing_32_34  };\n  assign \\wire8_:missing  = 2'h1 >> \\wire:missing_edge ;\n  assign \\wire:missing_edge  = 2'hx >> \\wire19_:missing_40 ;\n  assign \\wire9_:missing  = 2'h1 >> \\wire9_22_:missing ;\n  assign \\wire:missing_edge  = 2'h1 >> wire10_22;\n  assign \\wire11_:missing  = 2'h1 >> wire11_22_23;\n  assign wire12_14 = 4'h6 >> { \\wire19_12_13_:missing , \\wire:missing_edge  };\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire19_12_13_:missing , \\wire19_:missing_13  };\n  assign \\wire:missing_edge  = 1'h0;\n  assign \\wire4_17_:missing_22  = 1'h1;\n  assign wire5 = 1'h0;\n  assign wire28_37_38_39 = 1'h0;\n  assign \\:missing_edge  = 1'h0;\n  assign wire39 = wire28_37_38_39;\n  assign \\wire:missing_38  = wire28_37_38_39;\n  assign \\wire:missing_edge  = wire28_37_38_39;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign \\wire:missing_35  = wire19_35;\n  assign wire20_23 = wire11_22_23;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign wire1_20 = wire20_23;\n  assign \\wire19_12_13_:missing  = wire19;\n  assign \\wire:missing_18  = \\wire:missing_edge ;\n  assign wire17 = \\wire4_17_:missing_22 ;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign \\wire:missing_15  = wire0_15;\n  assign \\wire:missing_14  = wire12_14;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount2DDF5D8C/4B398DFD.v:3.1-88.10\" *)\nmodule postsynth(wire0_15, wire1_20, wire2_19, \\wire24_:missing_32 , \\wire25_:missing_32_34 , \\wire26_:missing_34 , wire27_22);\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4B398DFD.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4B398DFD.v:5.9-5.17\" *)\n  input wire0_15;\n  wire wire0_15;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4B398DFD.v:8.8-8.20\" *)\n  wire wire11_22_23;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4B398DFD.v:11.8-11.14\" *)\n  wire wire17;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4B398DFD.v:18.10-18.18\" *)\n  output wire1_20;\n  wire wire1_20;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4B398DFD.v:20.8-20.17\" *)\n  wire wire20_23;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4B398DFD.v:21.9-21.28\" *)\n  input \\wire24_:missing_32 ;\n  wire \\wire24_:missing_32 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4B398DFD.v:23.9-23.31\" *)\n  input \\wire25_:missing_32_34 ;\n  wire \\wire25_:missing_32_34 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4B398DFD.v:25.9-25.28\" *)\n  input \\wire26_:missing_34 ;\n  wire \\wire26_:missing_34 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4B398DFD.v:27.10-27.19\" *)\n  output wire27_22;\n  wire wire27_22;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4B398DFD.v:29.8-29.23\" *)\n  wire wire28_37_38_39;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4B398DFD.v:31.10-31.18\" *)\n  output wire2_19;\n  wire wire2_19;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4B398DFD.v:37.8-37.14\" *)\n  wire wire39;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4B398DFD.v:38.8-38.29\" *)\n  wire \\wire4_17_:missing_22 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4B398DFD.v:39.8-39.13\" *)\n  wire wire5;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4B398DFD.v:40.8-40.16\" *)\n  wire wire6_22;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4B398DFD.v:41.8-41.23\" *)\n  wire \\wire7_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4B398DFD.v:42.8-42.23\" *)\n  wire \\wire8_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4B398DFD.v:46.8-46.24\" *)\n  (* unused_bits = \"0\" *)\n  wire \\wire:missing_15 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4B398DFD.v:47.8-47.24\" *)\n  wire \\wire:missing_18 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4B398DFD.v:51.8-51.24\" *)\n  wire \\wire:missing_38 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4B398DFD.v:52.8-52.26\" *)\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign wire11_22_23 = 1'hx;\n  assign wire17 = 1'h1;\n  assign wire1_20 = 1'hx;\n  assign wire20_23 = 1'hx;\n  assign wire27_22 = 1'hx;\n  assign wire28_37_38_39 = 1'h0;\n  assign wire2_19 = 1'hx;\n  assign wire39 = 1'h0;\n  assign \\wire4_17_:missing_22  = 1'h1;\n  assign wire5 = 1'h0;\n  assign wire6_22 = 1'hx;\n  assign \\wire7_:missing  = 1'h1;\n  assign \\wire8_:missing  = 1'h1;\n  assign \\wire:missing_15  = wire0_15;\n  assign \\wire:missing_18  = 1'h0;\n  assign \\wire:missing_38  = 1'h0;\n  assign \\wire:missing_edge  = 1'h0;\nendmodule\n", :proof {:exit 2, :out "SBY  2:47:44 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpk0ahhb2g] Copy '/tmp/fuzzmount2DDF5D8C/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpk0ahhb2g/src/top.v'.\nSBY  2:47:44 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpk0ahhb2g] Copy '/tmp/fuzzmount2DDF5D8C/4B398DFD.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpk0ahhb2g/src/4B398DFD.v'.\nSBY  2:47:44 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpk0ahhb2g] Copy '/tmp/fuzzmount2DDF5D8C/4B398DFD.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpk0ahhb2g/src/4B398DFD.post.v'.\nSBY  2:47:44 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpk0ahhb2g] engine_0: abc pdr\nSBY  2:47:44 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpk0ahhb2g] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpk0ahhb2g/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY  2:47:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpk0ahhb2g] base: Warning: Wire presynth.\\wire2_19 is used but has no driver.\nSBY  2:47:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpk0ahhb2g] base: Warning: Wire presynth.\\wire27_22 is used but has no driver.\nSBY  2:47:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpk0ahhb2g] base: Warning: Wire presynth.\\wire1_20 is used but has no driver.\nSBY  2:47:47 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpk0ahhb2g] base: finished (returncode=0)\nSBY  2:47:47 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpk0ahhb2g] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpk0ahhb2g/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY  2:47:48 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpk0ahhb2g] aig: Warning: Wire presynth.\\wire2_19 is used but has no driver.\nSBY  2:47:48 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpk0ahhb2g] aig: Warning: Wire presynth.\\wire27_22 is used but has no driver.\nSBY  2:47:48 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpk0ahhb2g] aig: Warning: Wire presynth.\\wire1_20 is used but has no driver.\nSBY  2:47:49 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpk0ahhb2g] aig: finished (returncode=0)\nSBY  2:47:49 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpk0ahhb2g] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpk0ahhb2g; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY  2:47:50 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpk0ahhb2g] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY  2:47:50 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpk0ahhb2g] engine_0: Warning: The network has no constraints.\nSBY  2:47:50 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpk0ahhb2g] engine_0: Output 0 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY  2:47:50 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpk0ahhb2g] engine_0: finished (returncode=0)\nSBY  2:47:50 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpk0ahhb2g] engine_0: Status returned by engine: FAIL\nSBY  2:47:50 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpk0ahhb2g] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:05 (5)\nSBY  2:47:50 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpk0ahhb2g] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:02 (2)\nSBY  2:47:50 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpk0ahhb2g] summary: engine_0 (abc pdr) returned FAIL\nSBY  2:47:50 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpk0ahhb2g] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpk0ahhb2g'.\nSBY  2:47:50 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpk0ahhb2g] DONE (FAIL, rc=2)\n", :err ""}}}