# Change Log

All notable changes to the "Better SystemVerilog Syntax" extension will be documented in this file.

Check [Keep a Changelog](http://keepachangelog.com/) for recommendations on how to structure this file.

## [Unreleased]

## [0.0.5] - 2024-02-07

### Added

- Support for SystemVerilog LRM chapter 16 syntax.

## [0.0.4] - 2024-02-06

### Added

- Support for SystemVerilog LRM chapter 14, 15, 23, 24, 25, 26 syntaxes.

## [0.0.3] - 2024-02-05

### Added

- Support for SystemVerilog LRM chapter 7, 8, 9 syntaxes.

## [0.0.2] - 2024-02-03

### Added

- Support for SystemVerilog LRM chapter 10, 11, 12, 13 syntaxes.

## [0.0.1] - 2024-01-07

### Added

- Initial release of "Better SystemVerilog Syntax" extension with basic syntax highlighting for SystemVerilog.
- Support for SystemVerilog LRM chapter 5, 6 syntaxes.
