--------------------------------------------------------------------------------
-- Company: 
-- Engineer:
--
-- Create Date:   11:56:15 09/19/2014
-- Design Name:   
-- Module Name:   E:/adder4/adder4bit_test.vhd
-- Project Name:  adder4
-- Target Device:  
-- Tool versions:  
-- Description:   
-- 
-- VHDL Test Bench Created by ISE for module: adder4
-- 
-- Dependencies:
-- 
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
--
-- Notes: 
-- This testbench has been automatically generated using types std_logic and
-- std_logic_vector for the ports of the unit under test.  Xilinx recommends
-- that these types always be used for the top-level I/O of a design in order
-- to guarantee that the testbench will bind correctly to the post-implementation 
-- simulation model.
--------------------------------------------------------------------------------
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
 
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--USE ieee.numeric_std.ALL;
 
ENTITY adder4bit_test IS
END adder4bit_test;
 
ARCHITECTURE behavior OF adder4bit_test IS 
 
    -- Component Declaration for the Unit Under Test (UUT)
 
    COMPONENT adder4
    PORT(
         Cin : IN  std_logic;
         x3 : IN  std_logic;
         x2 : IN  std_logic;
         x1 : IN  std_logic;
         x0 : IN  std_logic;
         y3 : IN  std_logic;
         y2 : IN  std_logic;
         y1 : IN  std_logic;
         y0 : IN  std_logic;
         s3 : OUT  std_logic;
         s2 : OUT  std_logic;
         s1 : OUT  std_logic;
         s0 : OUT  std_logic;
         Cout : OUT  std_logic
        );
    END COMPONENT;
    

   --Inputs
   signal Cin : std_logic := '0';
   signal x3 : std_logic := '0';
   signal x2 : std_logic := '0';
   signal x1 : std_logic := '0';
   signal x0 : std_logic := '0';
   signal y3 : std_logic := '0';
   signal y2 : std_logic := '0';
   signal y1 : std_logic := '0';
   signal y0 : std_logic := '0';

 	--Outputs
   signal s3 : std_logic;
   signal s2 : std_logic;
   signal s1 : std_logic;
   signal s0 : std_logic;
   signal Cout : std_logic;
   -- No clocks detected in port list. Replace <clock> below with 
   -- appropriate port name 
 
  -- constant <clock>_period : time := 10 ns;
 
BEGIN
 
	-- Instantiate the Unit Under Test (UUT)
   uut: adder4 PORT MAP (
          Cin => Cin,
          x3 => x3,
          x2 => x2,
          x1 => x1,
          x0 => x0,
          y3 => y3,
          y2 => y2,
          y1 => y1,
          y0 => y0,
          s3 => s3,
          s2 => s2,
          s1 => s1,
          s0 => s0,
          Cout => Cout
        );

   -- Clock process definitions
  -- <clock>_process :process
   --begin
	--	<clock> <= '0';
	--	wait for <clock>_period/2;
	--	<clock> <= '1';
	--	wait for <clock>_period/2;
 --  end process;
 

   -- Stimulus process
  -- stim_proc: process
  -- begin		
      -- hold reset state for 100 ns.
    --  wait for 100 ns;	
--
     -- wait for <clock>_period*10;

      -- insert stimulus here 

     -- wait;
	  process_name: process
	  begin
			Cin <= '0';
         x3 <=  '1';
         x2 <= '0';
         x1 <= '1';
         x0 <=  '1';
         y3 <= '0';
         y2 <=  '1' ;
         y1 <=  '0' ;
         y0 <=  '1' ;
			wait for 10 ns;
	
			
	  
   end process;

END;
