|test
key[0] => reset_module:U6.button_a
key[0] => configuration_fsm:U7.up_next_button
key[1] => reset_module:U6.button_b
key[1] => configuration_fsm:U7.down_mode_button
key[2] => reset_module:U6.button_c
key[2] => configuration_fsm:U7.set_button
key[3] => reset_module:U6.button_d
key[3] => on_off_ds18xx:U8.measure
CLOCK_50 => reset_module:U6.clk
CLOCK_50 => on_off_ds18xx:U8.clock_50
CLOCK_50 => configuration_fsm:U7.clk
CLOCK_50 => WIRE_1_MASTER:U5.CLOCK_50
GPIO_0[0] <> WIRE_1_MASTER:U5.IN_OUT_PIN
GPIO_1[0] <= on_off_ds18xx:U8.POWER_PIN
HEX0[0] <= mux:U9.X0[0]
HEX0[1] <= mux:U9.X0[1]
HEX0[2] <= mux:U9.X0[2]
HEX0[3] <= mux:U9.X0[3]
HEX0[4] <= mux:U9.X0[4]
HEX0[5] <= mux:U9.X0[5]
HEX0[6] <= mux:U9.X0[6]
HEX1[0] <= mux:U9.X1[0]
HEX1[1] <= mux:U9.X1[1]
HEX1[2] <= mux:U9.X1[2]
HEX1[3] <= mux:U9.X1[3]
HEX1[4] <= mux:U9.X1[4]
HEX1[5] <= mux:U9.X1[5]
HEX1[6] <= mux:U9.X1[6]
HEX2[0] <= mux:U9.X2[0]
HEX2[1] <= mux:U9.X2[1]
HEX2[2] <= mux:U9.X2[2]
HEX2[3] <= mux:U9.X2[3]
HEX2[4] <= mux:U9.X2[4]
HEX2[5] <= mux:U9.X2[5]
HEX2[6] <= mux:U9.X2[6]
HEX3[0] <= mux:U9.X3[0]
HEX3[1] <= mux:U9.X3[1]
HEX3[2] <= mux:U9.X3[2]
HEX3[3] <= mux:U9.X3[3]
HEX3[4] <= mux:U9.X3[4]
HEX3[5] <= mux:U9.X3[5]
HEX3[6] <= mux:U9.X3[6]
HEX4[0] <= mux:U9.X4[0]
HEX4[1] <= mux:U9.X4[1]
HEX4[2] <= mux:U9.X4[2]
HEX4[3] <= mux:U9.X4[3]
HEX4[4] <= mux:U9.X4[4]
HEX4[5] <= mux:U9.X4[5]
HEX4[6] <= mux:U9.X4[6]
HEX5[0] <= mux:U9.X5[0]
HEX5[1] <= mux:U9.X5[1]
HEX5[2] <= mux:U9.X5[2]
HEX5[3] <= mux:U9.X5[3]
HEX5[4] <= mux:U9.X5[4]
HEX5[5] <= mux:U9.X5[5]
HEX5[6] <= mux:U9.X5[6]
LEDR[7] <= mux:U9.point
LEDR[8] <= <GND>
LEDR[9] <= mux:U9.minus_output


|test|reset_module:U6
config_mode => counter.OUTPUTSELECT
config_mode => counter.OUTPUTSELECT
config_mode => counter.OUTPUTSELECT
config_mode => counter.OUTPUTSELECT
config_mode => counter.OUTPUTSELECT
config_mode => counter.OUTPUTSELECT
config_mode => counter.OUTPUTSELECT
config_mode => counter.OUTPUTSELECT
config_mode => counter.OUTPUTSELECT
config_mode => counter.OUTPUTSELECT
config_mode => counter.OUTPUTSELECT
config_mode => counter.OUTPUTSELECT
config_mode => counter.OUTPUTSELECT
config_mode => counter.OUTPUTSELECT
config_mode => counter.OUTPUTSELECT
config_mode => counter.OUTPUTSELECT
config_mode => counter.OUTPUTSELECT
config_mode => counter.OUTPUTSELECT
config_mode => counter.OUTPUTSELECT
config_mode => counter.OUTPUTSELECT
config_mode => counter.OUTPUTSELECT
config_mode => counter.OUTPUTSELECT
config_mode => counter.OUTPUTSELECT
config_mode => counter.OUTPUTSELECT
config_mode => counter.OUTPUTSELECT
config_mode => counter.OUTPUTSELECT
config_mode => tik.OUTPUTSELECT
config_mode => tik.OUTPUTSELECT
config_mode => tik.OUTPUTSELECT
config_mode => tik.OUTPUTSELECT
config_mode => dioda~reg0.ENA
clk => reset~reg0.CLK
clk => dioda~reg0.CLK
clk => tik[0].CLK
clk => tik[1].CLK
clk => tik[2].CLK
clk => tik[3].CLK
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => counter[4].CLK
clk => counter[5].CLK
clk => counter[6].CLK
clk => counter[7].CLK
clk => counter[8].CLK
clk => counter[9].CLK
clk => counter[10].CLK
clk => counter[11].CLK
clk => counter[12].CLK
clk => counter[13].CLK
clk => counter[14].CLK
clk => counter[15].CLK
clk => counter[16].CLK
clk => counter[17].CLK
clk => counter[18].CLK
clk => counter[19].CLK
clk => counter[20].CLK
clk => counter[21].CLK
clk => counter[22].CLK
clk => counter[23].CLK
clk => counter[24].CLK
clk => counter[25].CLK
clk => ed_button_d[0].CLK
clk => ed_button_d[1].CLK
clk => ed_button_c[0].CLK
clk => ed_button_c[1].CLK
clk => ed_button_b[0].CLK
clk => ed_button_b[1].CLK
clk => ed_button_a[0].CLK
clk => ed_button_a[1].CLK
button_a => ed_button_a[0].DATAIN
button_b => ed_button_b[0].DATAIN
button_c => ed_button_c[0].DATAIN
button_d => ed_button_d[0].DATAIN
dioda <= dioda~reg0.DB_MAX_OUTPUT_PORT_TYPE
reset <= reset~reg0.DB_MAX_OUTPUT_PORT_TYPE


|test|on_off_ds18xx:U8
clock_50 => divider1Hz:U2.clk_in
clock_50 => i[0].CLK
clock_50 => i[1].CLK
clock_50 => i[2].CLK
clock_50 => i[3].CLK
clock_50 => i[4].CLK
clock_50 => i[5].CLK
clock_50 => i[6].CLK
clock_50 => s[0].CLK
clock_50 => s[1].CLK
clock_50 => s[2].CLK
clock_50 => taster[0].CLK
clock_50 => taster[1].CLK
clock_50 => taster[2].CLK
clock_50 => reset_timer.CLK
clock_50 => power~reg0.CLK
clock_50 => POWER_PIN~reg0.CLK
clock_50 => measure_period_int[0].CLK
clock_50 => measure_period_int[1].CLK
clock_50 => measure_period_int[2].CLK
clock_50 => measure_period_int[3].CLK
clock_50 => measure_period_int[4].CLK
clock_50 => measure_period_int[5].CLK
clock_50 => measure_period_int[6].CLK
clock_50 => measure_period_int[7].CLK
clock_50 => measure_period_int[8].CLK
clock_50 => measure_period_int[9].CLK
clock_50 => measure_period_int[10].CLK
clock_50 => measure_period_int[11].CLK
clock_50 => measure_period_int[12].CLK
clock_50 => measure_period_int[13].CLK
clock_50 => measure_period_int[14].CLK
clock_50 => measure_period_int[15].CLK
clock_50 => measure_period_int[16].CLK
clock_50 => measure_period_int[17].CLK
clock_50 => measure_period_int[18].CLK
clock_50 => measure_period_int[19].CLK
clock_50 => measure_period_int[20].CLK
clock_50 => measure_period_int[21].CLK
clock_50 => measure_period_int[22].CLK
clock_50 => measure_period_int[23].CLK
clock_50 => measure_period_int[24].CLK
clock_50 => measure_period_int[25].CLK
clock_50 => measure_period_int[26].CLK
clock_50 => measure_period_int[27].CLK
clock_50 => measure_period_int[28].CLK
clock_50 => measure_period_int[29].CLK
clock_50 => measure_period_int[30].CLK
clock_50 => measure_period_int[31].CLK
enable => POWER_PIN.OUTPUTSELECT
enable => power.OUTPUTSELECT
enable => reset_timer.OUTPUTSELECT
enable => taster[0].ENA
enable => taster[1].ENA
enable => taster[2].ENA
enable => measure_period_int[0].ENA
enable => measure_period_int[1].ENA
enable => measure_period_int[2].ENA
enable => measure_period_int[3].ENA
enable => measure_period_int[4].ENA
enable => measure_period_int[5].ENA
enable => measure_period_int[6].ENA
enable => measure_period_int[7].ENA
enable => measure_period_int[8].ENA
enable => measure_period_int[9].ENA
enable => measure_period_int[10].ENA
enable => measure_period_int[11].ENA
enable => measure_period_int[12].ENA
enable => measure_period_int[13].ENA
enable => measure_period_int[14].ENA
enable => measure_period_int[15].ENA
enable => measure_period_int[16].ENA
enable => measure_period_int[17].ENA
enable => measure_period_int[18].ENA
enable => measure_period_int[19].ENA
enable => measure_period_int[20].ENA
enable => measure_period_int[21].ENA
enable => measure_period_int[22].ENA
enable => measure_period_int[23].ENA
enable => measure_period_int[24].ENA
enable => measure_period_int[25].ENA
enable => measure_period_int[26].ENA
enable => measure_period_int[27].ENA
enable => measure_period_int[28].ENA
enable => measure_period_int[29].ENA
enable => measure_period_int[30].ENA
enable => measure_period_int[31].ENA
measure_period[0] => measure_period_int[0].DATAIN
measure_period[1] => measure_period_int[1].DATAIN
measure_period[2] => measure_period_int[2].DATAIN
measure_period[3] => measure_period_int[3].DATAIN
measure_period[4] => measure_period_int[4].DATAIN
measure_period[5] => measure_period_int[5].DATAIN
measure_period[6] => measure_period_int[6].DATAIN
measure => taster.DATAA
power <= power~reg0.DB_MAX_OUTPUT_PORT_TYPE
POWER_PIN <= POWER_PIN~reg0.DB_MAX_OUTPUT_PORT_TYPE


|test|on_off_ds18xx:U8|divider1Hz:U2
clk_in => clk_out~reg0.CLK
clk_in => count[0].CLK
clk_in => count[1].CLK
clk_in => count[2].CLK
clk_in => count[3].CLK
clk_in => count[4].CLK
clk_in => count[5].CLK
clk_in => count[6].CLK
clk_in => count[7].CLK
clk_in => count[8].CLK
clk_in => count[9].CLK
clk_in => count[10].CLK
clk_in => count[11].CLK
clk_in => count[12].CLK
clk_in => count[13].CLK
clk_in => count[14].CLK
clk_in => count[15].CLK
clk_in => count[16].CLK
clk_in => count[17].CLK
clk_in => count[18].CLK
clk_in => count[19].CLK
clk_in => count[20].CLK
clk_in => count[21].CLK
clk_in => count[22].CLK
clk_in => count[23].CLK
clk_in => count[24].CLK
clk_in => count[25].CLK
clk_out <= clk_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|test|configuration_fsm:U7
clk => enable.CLK
clk => output_pom[0].CLK
clk => output_pom[1].CLK
clk => output_pom[2].CLK
clk => output_pom[3].CLK
clk => output_pom[4].CLK
clk => output_pom[5].CLK
clk => output_pom[6].CLK
clk => output_pom[7].CLK
clk => output_pom[8].CLK
clk => output_pom[9].CLK
clk => preciznost[0].CLK
clk => preciznost[1].CLK
clk => preciznost[2].CLK
clk => preciznost[3].CLK
clk => preciznost[4].CLK
clk => preciznost[5].CLK
clk => preciznost[6].CLK
clk => preciznost[7].CLK
clk => preciznost[8].CLK
clk => preciznost[9].CLK
clk => preciznost[10].CLK
clk => preciznost[11].CLK
clk => preciznost[12].CLK
clk => preciznost[13].CLK
clk => preciznost[14].CLK
clk => preciznost[15].CLK
clk => preciznost[16].CLK
clk => preciznost[17].CLK
clk => preciznost[18].CLK
clk => preciznost[19].CLK
clk => preciznost[20].CLK
clk => preciznost[21].CLK
clk => preciznost[22].CLK
clk => preciznost[23].CLK
clk => preciznost[24].CLK
clk => preciznost[25].CLK
clk => preciznost[26].CLK
clk => preciznost[27].CLK
clk => preciznost[28].CLK
clk => preciznost[29].CLK
clk => preciznost[30].CLK
clk => preciznost[31].CLK
clk => param.CLK
clk => int[0].CLK
clk => int[1].CLK
clk => int[2].CLK
clk => int[3].CLK
clk => int[4].CLK
clk => int[5].CLK
clk => int[6].CLK
clk => int[7].CLK
clk => int[8].CLK
clk => int[9].CLK
clk => int[10].CLK
clk => int[11].CLK
clk => int[12].CLK
clk => int[13].CLK
clk => int[14].CLK
clk => int[15].CLK
clk => int[16].CLK
clk => int[17].CLK
clk => int[18].CLK
clk => int[19].CLK
clk => int[20].CLK
clk => int[21].CLK
clk => int[22].CLK
clk => int[23].CLK
clk => int[24].CLK
clk => int[25].CLK
clk => int[26].CLK
clk => int[27].CLK
clk => int[28].CLK
clk => int[29].CLK
clk => int[30].CLK
clk => int[31].CLK
clk => ed_set[0].CLK
clk => ed_set[1].CLK
clk => ed_down_mode[0].CLK
clk => ed_down_mode[1].CLK
clk => ed_up_next[0].CLK
clk => ed_up_next[1].CLK
clk => state_out~1.DATAIN
up_next_button => ed_up_next[0].DATAIN
down_mode_button => ed_down_mode[0].DATAIN
set_button => ed_set[0].DATAIN
reset => enable.PRESET
reset => state_out~3.DATAIN
output[0] <= output_pom[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output_pom[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output_pom[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output_pom[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output_pom[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output_pom[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output_pom[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output_pom[7].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output_pom[8].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output_pom[9].DB_MAX_OUTPUT_PORT_TYPE
power <= power.DB_MAX_OUTPUT_PORT_TYPE
interval_out[0] <= int[0].DB_MAX_OUTPUT_PORT_TYPE
interval_out[1] <= int[1].DB_MAX_OUTPUT_PORT_TYPE
interval_out[2] <= int[2].DB_MAX_OUTPUT_PORT_TYPE
interval_out[3] <= int[3].DB_MAX_OUTPUT_PORT_TYPE
interval_out[4] <= int[4].DB_MAX_OUTPUT_PORT_TYPE
interval_out[5] <= int[5].DB_MAX_OUTPUT_PORT_TYPE
interval_out[6] <= int[6].DB_MAX_OUTPUT_PORT_TYPE
preciznost_out[0] <= preciznost[0].DB_MAX_OUTPUT_PORT_TYPE
preciznost_out[1] <= preciznost[1].DB_MAX_OUTPUT_PORT_TYPE
enable_out <= enable.DB_MAX_OUTPUT_PORT_TYPE


|test|WIRE_1_MASTER:U5
CLOCK_50 => DS18xx:U1.clk
CLOCK_50 => divider1MHz:U2.clk_in
CLOCK_50 => CRC:U3.clk
DATA_OUT[0] <= CRC:U3.dataOut[0]
DATA_OUT[1] <= CRC:U3.dataOut[1]
DATA_OUT[2] <= CRC:U3.dataOut[2]
DATA_OUT[3] <= CRC:U3.dataOut[3]
DATA_OUT[4] <= CRC:U3.dataOut[4]
DATA_OUT[5] <= CRC:U3.dataOut[5]
DATA_OUT[6] <= CRC:U3.dataOut[6]
DATA_OUT[7] <= CRC:U3.dataOut[7]
DATA_OUT[8] <= CRC:U3.dataOut[8]
DATA_OUT[9] <= CRC:U3.dataOut[9]
DATA_OUT[10] <= CRC:U3.dataOut[10]
DATA_OUT[11] <= CRC:U3.dataOut[11]
DATA_OUT[12] <= CRC:U3.dataOut[12]
DATA_OUT[13] <= CRC:U3.dataOut[13]
DATA_OUT[14] <= CRC:U3.dataOut[14]
DATA_OUT[15] <= CRC:U3.dataOut[15]
IN_OUT_PIN <> DS18xx:U1.ds_data_bus
power => DS18xx:U1.power
power => CRC:U3.power
precision[0] => DS18xx:U1.precision_input[0]
precision[1] => DS18xx:U1.precision_input[1]


|test|WIRE_1_MASTER:U5|DS18xx:U1
clk => i[0].CLK
clk => i[1].CLK
clk => i[2].CLK
clk => i[3].CLK
clk => i[4].CLK
clk => i[5].CLK
clk => i[6].CLK
clk => i[7].CLK
clk => i[8].CLK
clk => i[9].CLK
clk => i[10].CLK
clk => i[11].CLK
clk => i[12].CLK
clk => i[13].CLK
clk => i[14].CLK
clk => i[15].CLK
clk => i[16].CLK
clk => i[17].CLK
clk => i[18].CLK
clk => i[19].CLK
clk => write_high_flag[0].CLK
clk => write_high_flag[1].CLK
clk => write_low_flag[0].CLK
clk => write_low_flag[1].CLK
clk => WRITE_TH_TL_CONFIG_CNT[0].CLK
clk => WRITE_TH_TL_CONFIG_CNT[1].CLK
clk => WRITE_TH_TL_CONFIG_CNT[2].CLK
clk => WRITE_TH_TL_CONFIG_CNT[3].CLK
clk => WRITE_TH_TL_CONFIG_CNT[4].CLK
clk => insert_in_sensor[0].CLK
clk => insert_in_sensor[1].CLK
clk => insert_in_sensor[2].CLK
clk => insert_in_sensor[3].CLK
clk => insert_in_sensor[4].CLK
clk => insert_in_sensor[5].CLK
clk => insert_in_sensor[6].CLK
clk => insert_in_sensor[7].CLK
clk => insert_in_sensor[8].CLK
clk => insert_in_sensor[9].CLK
clk => insert_in_sensor[10].CLK
clk => insert_in_sensor[11].CLK
clk => insert_in_sensor[12].CLK
clk => insert_in_sensor[13].CLK
clk => insert_in_sensor[14].CLK
clk => insert_in_sensor[15].CLK
clk => insert_in_sensor[16].CLK
clk => insert_in_sensor[17].CLK
clk => insert_in_sensor[18].CLK
clk => insert_in_sensor[19].CLK
clk => insert_in_sensor[20].CLK
clk => insert_in_sensor[21].CLK
clk => insert_in_sensor[22].CLK
clk => insert_in_sensor[23].CLK
clk => WRITE_BYTE_CNT[0].CLK
clk => WRITE_BYTE_CNT[1].CLK
clk => WRITE_BYTE_CNT[2].CLK
clk => WRITE_BYTE_CNT[3].CLK
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => data[10].CLK
clk => data[11].CLK
clk => data[12].CLK
clk => data[13].CLK
clk => data[14].CLK
clk => data[15].CLK
clk => data[16].CLK
clk => data[17].CLK
clk => data[18].CLK
clk => data[19].CLK
clk => data[20].CLK
clk => data[21].CLK
clk => data[22].CLK
clk => data[23].CLK
clk => data[24].CLK
clk => data[25].CLK
clk => data[26].CLK
clk => data[27].CLK
clk => data[28].CLK
clk => data[29].CLK
clk => data[30].CLK
clk => data[31].CLK
clk => data[32].CLK
clk => data[33].CLK
clk => data[34].CLK
clk => data[35].CLK
clk => data[36].CLK
clk => data[37].CLK
clk => data[38].CLK
clk => data[39].CLK
clk => data[40].CLK
clk => data[41].CLK
clk => data[42].CLK
clk => data[43].CLK
clk => data[44].CLK
clk => data[45].CLK
clk => data[46].CLK
clk => data[47].CLK
clk => data[48].CLK
clk => data[49].CLK
clk => data[50].CLK
clk => data[51].CLK
clk => data[52].CLK
clk => data[53].CLK
clk => data[54].CLK
clk => data[55].CLK
clk => data[56].CLK
clk => data[57].CLK
clk => data[58].CLK
clk => data[59].CLK
clk => data[60].CLK
clk => data[61].CLK
clk => data[62].CLK
clk => data[63].CLK
clk => data[64].CLK
clk => data[65].CLK
clk => data[66].CLK
clk => data[67].CLK
clk => data[68].CLK
clk => data[69].CLK
clk => data[70].CLK
clk => data[71].CLK
clk => read_bit_flag[0].CLK
clk => read_bit_flag[1].CLK
clk => GET_DATA_CNT[0].CLK
clk => GET_DATA_CNT[1].CLK
clk => GET_DATA_CNT[2].CLK
clk => GET_DATA_CNT[3].CLK
clk => GET_DATA_CNT[4].CLK
clk => GET_DATA_CNT[5].CLK
clk => GET_DATA_CNT[6].CLK
clk => old_precision[0].CLK
clk => old_precision[1].CLK
clk => write_command[0].CLK
clk => write_command[1].CLK
clk => write_command[2].CLK
clk => write_command[3].CLK
clk => write_command[4].CLK
clk => write_command[5].CLK
clk => write_command[6].CLK
clk => write_command[7].CLK
clk => crc_en~reg0.CLK
clk => dataOut[0]~reg0.CLK
clk => dataOut[1]~reg0.CLK
clk => dataOut[2]~reg0.CLK
clk => dataOut[3]~reg0.CLK
clk => dataOut[4]~reg0.CLK
clk => dataOut[5]~reg0.CLK
clk => dataOut[6]~reg0.CLK
clk => dataOut[7]~reg0.CLK
clk => dataOut[8]~reg0.CLK
clk => dataOut[9]~reg0.CLK
clk => dataOut[10]~reg0.CLK
clk => dataOut[11]~reg0.CLK
clk => dataOut[12]~reg0.CLK
clk => dataOut[13]~reg0.CLK
clk => dataOut[14]~reg0.CLK
clk => dataOut[15]~reg0.CLK
clk => dataOut[16]~reg0.CLK
clk => dataOut[17]~reg0.CLK
clk => dataOut[18]~reg0.CLK
clk => dataOut[19]~reg0.CLK
clk => dataOut[20]~reg0.CLK
clk => dataOut[21]~reg0.CLK
clk => dataOut[22]~reg0.CLK
clk => dataOut[23]~reg0.CLK
clk => dataOut[24]~reg0.CLK
clk => dataOut[25]~reg0.CLK
clk => dataOut[26]~reg0.CLK
clk => dataOut[27]~reg0.CLK
clk => dataOut[28]~reg0.CLK
clk => dataOut[29]~reg0.CLK
clk => dataOut[30]~reg0.CLK
clk => dataOut[31]~reg0.CLK
clk => dataOut[32]~reg0.CLK
clk => dataOut[33]~reg0.CLK
clk => dataOut[34]~reg0.CLK
clk => dataOut[35]~reg0.CLK
clk => dataOut[36]~reg0.CLK
clk => dataOut[37]~reg0.CLK
clk => dataOut[38]~reg0.CLK
clk => dataOut[39]~reg0.CLK
clk => dataOut[40]~reg0.CLK
clk => dataOut[41]~reg0.CLK
clk => dataOut[42]~reg0.CLK
clk => dataOut[43]~reg0.CLK
clk => dataOut[44]~reg0.CLK
clk => dataOut[45]~reg0.CLK
clk => dataOut[46]~reg0.CLK
clk => dataOut[47]~reg0.CLK
clk => dataOut[48]~reg0.CLK
clk => dataOut[49]~reg0.CLK
clk => dataOut[50]~reg0.CLK
clk => dataOut[51]~reg0.CLK
clk => dataOut[52]~reg0.CLK
clk => dataOut[53]~reg0.CLK
clk => dataOut[54]~reg0.CLK
clk => dataOut[55]~reg0.CLK
clk => dataOut[56]~reg0.CLK
clk => dataOut[57]~reg0.CLK
clk => dataOut[58]~reg0.CLK
clk => dataOut[59]~reg0.CLK
clk => dataOut[60]~reg0.CLK
clk => dataOut[61]~reg0.CLK
clk => dataOut[62]~reg0.CLK
clk => dataOut[63]~reg0.CLK
clk => dataOut[64]~reg0.CLK
clk => dataOut[65]~reg0.CLK
clk => dataOut[66]~reg0.CLK
clk => dataOut[67]~reg0.CLK
clk => dataOut[68]~reg0.CLK
clk => dataOut[69]~reg0.CLK
clk => dataOut[70]~reg0.CLK
clk => dataOut[71]~reg0.CLK
clk => presence_signal.CLK
clk => ds_data_bus~reg0.CLK
clk => ds_data_bus~en.CLK
clk => reset_timer.CLK
clk => clock_1mhz[0].CLK
clk => clock_1mhz[1].CLK
clk => clock_1mhz[2].CLK
clk => bit_cnt[0].CLK
clk => bit_cnt[1].CLK
clk => bit_cnt[2].CLK
clk => bit_cnt[3].CLK
clk => bit_cnt[4].CLK
clk => bit_cnt[5].CLK
clk => bit_cnt[6].CLK
clk => flag[0].CLK
clk => flag[1].CLK
clk => flag[2].CLK
clk => flag[3].CLK
clk => is_copy_to_EPROM[0].CLK
clk => is_copy_to_EPROM[1].CLK
clk => is_copy_to_EPROM[2].CLK
clk => is_copy_to_EPROM[3].CLK
clk => is_copy_to_EPROM[4].CLK
clk => is_copy_to_EPROM[5].CLK
clk => is_copy_to_EPROM[6].CLK
clk => is_copy_to_EPROM[7].CLK
clk => is_copy_to_EPROM[8].CLK
clk => is_copy_to_EPROM[9].CLK
clk => is_copy_to_EPROM[10].CLK
clk => is_copy_to_EPROM[11].CLK
clk => is_copy_to_EPROM[12].CLK
clk => is_copy_to_EPROM[13].CLK
clk => is_copy_to_EPROM[14].CLK
clk => is_copy_to_EPROM[15].CLK
clk => is_copy_to_EPROM[16].CLK
clk => is_copy_to_EPROM[17].CLK
clk => is_copy_to_EPROM[18].CLK
clk => is_copy_to_EPROM[19].CLK
clk => is_copy_to_EPROM[20].CLK
clk => is_copy_to_EPROM[21].CLK
clk => is_copy_to_EPROM[22].CLK
clk => is_copy_to_EPROM[23].CLK
clk => is_copy_to_EPROM[24].CLK
clk => is_copy_to_EPROM[25].CLK
clk => is_copy_to_EPROM[26].CLK
clk => is_copy_to_EPROM[27].CLK
clk => is_copy_to_EPROM[28].CLK
clk => is_copy_to_EPROM[29].CLK
clk => is_copy_to_EPROM[30].CLK
clk => is_copy_to_EPROM[31].CLK
clk => is_th_tl_config[0].CLK
clk => is_th_tl_config[1].CLK
clk => is_th_tl_config[2].CLK
clk => is_th_tl_config[3].CLK
clk => is_th_tl_config[4].CLK
clk => is_th_tl_config[5].CLK
clk => is_th_tl_config[6].CLK
clk => is_th_tl_config[7].CLK
clk => is_th_tl_config[8].CLK
clk => is_th_tl_config[9].CLK
clk => is_th_tl_config[10].CLK
clk => is_th_tl_config[11].CLK
clk => is_th_tl_config[12].CLK
clk => is_th_tl_config[13].CLK
clk => is_th_tl_config[14].CLK
clk => is_th_tl_config[15].CLK
clk => is_th_tl_config[16].CLK
clk => is_th_tl_config[17].CLK
clk => is_th_tl_config[18].CLK
clk => is_th_tl_config[19].CLK
clk => is_th_tl_config[20].CLK
clk => is_th_tl_config[21].CLK
clk => is_th_tl_config[22].CLK
clk => is_th_tl_config[23].CLK
clk => is_th_tl_config[24].CLK
clk => is_th_tl_config[25].CLK
clk => is_th_tl_config[26].CLK
clk => is_th_tl_config[27].CLK
clk => is_th_tl_config[28].CLK
clk => is_th_tl_config[29].CLK
clk => is_th_tl_config[30].CLK
clk => is_th_tl_config[31].CLK
clk => state~13.DATAIN
enable => clock_1mhz[0].DATAIN
crc_en <= crc_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[0] <= dataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= dataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= dataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= dataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= dataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= dataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= dataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= dataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[8] <= dataOut[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[9] <= dataOut[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[10] <= dataOut[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[11] <= dataOut[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[12] <= dataOut[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[13] <= dataOut[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[14] <= dataOut[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[15] <= dataOut[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[16] <= dataOut[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[17] <= dataOut[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[18] <= dataOut[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[19] <= dataOut[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[20] <= dataOut[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[21] <= dataOut[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[22] <= dataOut[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[23] <= dataOut[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[24] <= dataOut[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[25] <= dataOut[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[26] <= dataOut[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[27] <= dataOut[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[28] <= dataOut[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[29] <= dataOut[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[30] <= dataOut[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[31] <= dataOut[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[32] <= dataOut[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[33] <= dataOut[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[34] <= dataOut[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[35] <= dataOut[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[36] <= dataOut[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[37] <= dataOut[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[38] <= dataOut[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[39] <= dataOut[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[40] <= dataOut[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[41] <= dataOut[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[42] <= dataOut[42]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[43] <= dataOut[43]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[44] <= dataOut[44]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[45] <= dataOut[45]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[46] <= dataOut[46]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[47] <= dataOut[47]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[48] <= dataOut[48]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[49] <= dataOut[49]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[50] <= dataOut[50]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[51] <= dataOut[51]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[52] <= dataOut[52]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[53] <= dataOut[53]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[54] <= dataOut[54]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[55] <= dataOut[55]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[56] <= dataOut[56]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[57] <= dataOut[57]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[58] <= dataOut[58]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[59] <= dataOut[59]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[60] <= dataOut[60]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[61] <= dataOut[61]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[62] <= dataOut[62]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[63] <= dataOut[63]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[64] <= dataOut[64]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[65] <= dataOut[65]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[66] <= dataOut[66]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[67] <= dataOut[67]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[68] <= dataOut[68]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[69] <= dataOut[69]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[70] <= dataOut[70]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[71] <= dataOut[71]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ds_data_bus <> ds_data_bus
config_data[0] <= <GND>
config_data[1] <= <GND>
config_data[2] <= <GND>
config_data[3] <= <GND>
config_data[4] <= <GND>
config_data[5] <= <GND>
config_data[6] <= <GND>
config_data[7] <= <GND>
precision_input[0] => Equal1.IN1
precision_input[0] => old_precision.DATAB
precision_input[0] => insert_in_sensor.DATAB
precision_input[0] => Equal21.IN1
precision_input[0] => Equal23.IN1
precision_input[0] => Equal25.IN0
precision_input[1] => Equal1.IN0
precision_input[1] => old_precision.DATAB
precision_input[1] => insert_in_sensor.DATAB
precision_input[1] => Equal21.IN0
precision_input[1] => Equal23.IN0
precision_input[1] => Equal25.IN1
power => state.OUTPUTSELECT
power => state.OUTPUTSELECT
power => state.OUTPUTSELECT
power => state.OUTPUTSELECT
power => state.OUTPUTSELECT
power => state.OUTPUTSELECT
power => state.OUTPUTSELECT
power => state.OUTPUTSELECT
power => state.OUTPUTSELECT
power => state.OUTPUTSELECT
power => state.OUTPUTSELECT
power => state.OUTPUTSELECT
power => flag.OUTPUTSELECT
power => flag.OUTPUTSELECT
power => flag.OUTPUTSELECT
power => flag.OUTPUTSELECT
power => ds_data_bus.IN1
power => insert_in_sensor[15].ENA
power => insert_in_sensor[14].ENA
power => insert_in_sensor[13].ENA
power => insert_in_sensor[12].ENA
power => insert_in_sensor[11].ENA
power => insert_in_sensor[10].ENA
power => insert_in_sensor[9].ENA
power => insert_in_sensor[8].ENA
power => insert_in_sensor[7].ENA
power => insert_in_sensor[6].ENA
power => reset_timer.ENA
power => insert_in_sensor[5].ENA
power => insert_in_sensor[4].ENA
power => insert_in_sensor[3].ENA
power => insert_in_sensor[2].ENA
power => insert_in_sensor[1].ENA
power => insert_in_sensor[0].ENA
power => WRITE_TH_TL_CONFIG_CNT[4].ENA
power => WRITE_TH_TL_CONFIG_CNT[3].ENA
power => WRITE_TH_TL_CONFIG_CNT[2].ENA
power => WRITE_TH_TL_CONFIG_CNT[1].ENA
power => WRITE_TH_TL_CONFIG_CNT[0].ENA
power => write_low_flag[1].ENA
power => write_low_flag[0].ENA
power => write_high_flag[1].ENA
power => write_high_flag[0].ENA
power => insert_in_sensor[16].ENA
power => insert_in_sensor[17].ENA
power => insert_in_sensor[18].ENA
power => insert_in_sensor[19].ENA
power => insert_in_sensor[20].ENA
power => insert_in_sensor[21].ENA
power => insert_in_sensor[22].ENA
power => insert_in_sensor[23].ENA
power => WRITE_BYTE_CNT[0].ENA
power => WRITE_BYTE_CNT[1].ENA
power => WRITE_BYTE_CNT[2].ENA
power => WRITE_BYTE_CNT[3].ENA
power => data[0].ENA
power => data[1].ENA
power => data[2].ENA
power => data[3].ENA
power => data[4].ENA
power => data[5].ENA
power => data[6].ENA
power => data[7].ENA
power => data[8].ENA
power => data[9].ENA
power => data[10].ENA
power => data[11].ENA
power => data[12].ENA
power => data[13].ENA
power => data[14].ENA
power => data[15].ENA
power => data[16].ENA
power => data[17].ENA
power => data[18].ENA
power => data[19].ENA
power => data[20].ENA
power => data[21].ENA
power => data[22].ENA
power => data[23].ENA
power => data[24].ENA
power => data[25].ENA
power => data[26].ENA
power => data[27].ENA
power => data[28].ENA
power => data[29].ENA
power => data[30].ENA
power => data[31].ENA
power => data[32].ENA
power => data[33].ENA
power => data[34].ENA
power => data[35].ENA
power => data[36].ENA
power => data[37].ENA
power => data[38].ENA
power => data[39].ENA
power => data[40].ENA
power => data[41].ENA
power => data[42].ENA
power => data[43].ENA
power => data[44].ENA
power => data[45].ENA
power => data[46].ENA
power => data[47].ENA
power => data[48].ENA
power => data[49].ENA
power => data[50].ENA
power => data[51].ENA
power => data[52].ENA
power => data[53].ENA
power => data[54].ENA
power => data[55].ENA
power => data[56].ENA
power => data[57].ENA
power => data[58].ENA
power => data[59].ENA
power => data[60].ENA
power => data[61].ENA
power => data[62].ENA
power => data[63].ENA
power => data[64].ENA
power => data[65].ENA
power => data[66].ENA
power => data[67].ENA
power => data[68].ENA
power => data[69].ENA
power => data[70].ENA
power => data[71].ENA
power => read_bit_flag[0].ENA
power => read_bit_flag[1].ENA
power => GET_DATA_CNT[0].ENA
power => GET_DATA_CNT[1].ENA
power => GET_DATA_CNT[2].ENA
power => GET_DATA_CNT[3].ENA
power => GET_DATA_CNT[4].ENA
power => GET_DATA_CNT[5].ENA
power => GET_DATA_CNT[6].ENA
power => old_precision[0].ENA
power => old_precision[1].ENA
power => write_command[0].ENA
power => write_command[1].ENA
power => write_command[2].ENA
power => write_command[3].ENA
power => write_command[4].ENA
power => write_command[5].ENA
power => write_command[6].ENA
power => write_command[7].ENA
power => crc_en~reg0.ENA
power => dataOut[0]~reg0.ENA
power => dataOut[1]~reg0.ENA
power => dataOut[2]~reg0.ENA
power => dataOut[3]~reg0.ENA
power => dataOut[4]~reg0.ENA
power => dataOut[5]~reg0.ENA
power => dataOut[6]~reg0.ENA
power => dataOut[7]~reg0.ENA
power => dataOut[8]~reg0.ENA
power => dataOut[9]~reg0.ENA
power => dataOut[10]~reg0.ENA
power => dataOut[11]~reg0.ENA
power => dataOut[12]~reg0.ENA
power => dataOut[13]~reg0.ENA
power => dataOut[14]~reg0.ENA
power => dataOut[15]~reg0.ENA
power => dataOut[16]~reg0.ENA
power => dataOut[17]~reg0.ENA
power => dataOut[18]~reg0.ENA
power => dataOut[19]~reg0.ENA
power => dataOut[20]~reg0.ENA
power => dataOut[21]~reg0.ENA
power => dataOut[22]~reg0.ENA
power => dataOut[23]~reg0.ENA
power => dataOut[24]~reg0.ENA
power => dataOut[25]~reg0.ENA
power => dataOut[26]~reg0.ENA
power => dataOut[27]~reg0.ENA
power => dataOut[28]~reg0.ENA
power => dataOut[29]~reg0.ENA
power => dataOut[30]~reg0.ENA
power => dataOut[31]~reg0.ENA
power => dataOut[32]~reg0.ENA
power => dataOut[33]~reg0.ENA
power => dataOut[34]~reg0.ENA
power => dataOut[35]~reg0.ENA
power => dataOut[36]~reg0.ENA
power => dataOut[37]~reg0.ENA
power => dataOut[38]~reg0.ENA
power => dataOut[39]~reg0.ENA
power => dataOut[40]~reg0.ENA
power => dataOut[41]~reg0.ENA
power => dataOut[42]~reg0.ENA
power => dataOut[43]~reg0.ENA
power => dataOut[44]~reg0.ENA
power => dataOut[45]~reg0.ENA
power => dataOut[46]~reg0.ENA
power => dataOut[47]~reg0.ENA
power => dataOut[48]~reg0.ENA
power => dataOut[49]~reg0.ENA
power => dataOut[50]~reg0.ENA
power => dataOut[51]~reg0.ENA
power => dataOut[52]~reg0.ENA
power => dataOut[53]~reg0.ENA
power => dataOut[54]~reg0.ENA
power => dataOut[55]~reg0.ENA
power => dataOut[56]~reg0.ENA
power => dataOut[57]~reg0.ENA
power => dataOut[58]~reg0.ENA
power => dataOut[59]~reg0.ENA
power => dataOut[60]~reg0.ENA
power => dataOut[61]~reg0.ENA
power => dataOut[62]~reg0.ENA
power => dataOut[63]~reg0.ENA
power => dataOut[64]~reg0.ENA
power => dataOut[65]~reg0.ENA
power => dataOut[66]~reg0.ENA
power => dataOut[67]~reg0.ENA
power => dataOut[68]~reg0.ENA
power => dataOut[69]~reg0.ENA
power => dataOut[70]~reg0.ENA
power => dataOut[71]~reg0.ENA
power => presence_signal.ENA
power => clock_1mhz[0].ENA
power => clock_1mhz[1].ENA
power => clock_1mhz[2].ENA
power => bit_cnt[0].ENA
power => bit_cnt[1].ENA
power => bit_cnt[2].ENA
power => bit_cnt[3].ENA
power => bit_cnt[4].ENA
power => bit_cnt[5].ENA
power => bit_cnt[6].ENA
power => is_copy_to_EPROM[0].ENA
power => is_copy_to_EPROM[1].ENA
power => is_copy_to_EPROM[2].ENA
power => is_copy_to_EPROM[3].ENA
power => is_copy_to_EPROM[4].ENA
power => is_copy_to_EPROM[5].ENA
power => is_copy_to_EPROM[6].ENA
power => is_copy_to_EPROM[7].ENA
power => is_copy_to_EPROM[8].ENA
power => is_copy_to_EPROM[9].ENA
power => is_copy_to_EPROM[10].ENA
power => is_copy_to_EPROM[11].ENA
power => is_copy_to_EPROM[12].ENA
power => is_copy_to_EPROM[13].ENA
power => is_copy_to_EPROM[14].ENA
power => is_copy_to_EPROM[15].ENA
power => is_copy_to_EPROM[16].ENA
power => is_copy_to_EPROM[17].ENA
power => is_copy_to_EPROM[18].ENA
power => is_copy_to_EPROM[19].ENA
power => is_copy_to_EPROM[20].ENA
power => is_copy_to_EPROM[21].ENA
power => is_copy_to_EPROM[22].ENA
power => is_copy_to_EPROM[23].ENA
power => is_copy_to_EPROM[24].ENA
power => is_copy_to_EPROM[25].ENA
power => is_copy_to_EPROM[26].ENA
power => is_copy_to_EPROM[27].ENA
power => is_copy_to_EPROM[28].ENA
power => is_copy_to_EPROM[29].ENA
power => is_copy_to_EPROM[30].ENA
power => is_copy_to_EPROM[31].ENA
power => is_th_tl_config[0].ENA
power => is_th_tl_config[1].ENA
power => is_th_tl_config[2].ENA
power => is_th_tl_config[3].ENA
power => is_th_tl_config[4].ENA
power => is_th_tl_config[5].ENA
power => is_th_tl_config[6].ENA
power => is_th_tl_config[7].ENA
power => is_th_tl_config[8].ENA
power => is_th_tl_config[9].ENA
power => is_th_tl_config[10].ENA
power => is_th_tl_config[11].ENA
power => is_th_tl_config[12].ENA
power => is_th_tl_config[13].ENA
power => is_th_tl_config[14].ENA
power => is_th_tl_config[15].ENA
power => is_th_tl_config[16].ENA
power => is_th_tl_config[17].ENA
power => is_th_tl_config[18].ENA
power => is_th_tl_config[19].ENA
power => is_th_tl_config[20].ENA
power => is_th_tl_config[21].ENA
power => is_th_tl_config[22].ENA
power => is_th_tl_config[23].ENA
power => is_th_tl_config[24].ENA
power => is_th_tl_config[25].ENA
power => is_th_tl_config[26].ENA
power => is_th_tl_config[27].ENA
power => is_th_tl_config[28].ENA
power => is_th_tl_config[29].ENA
power => is_th_tl_config[30].ENA
power => is_th_tl_config[31].ENA


|test|WIRE_1_MASTER:U5|divider1MHz:U2
clk_in => clk_out~reg0.CLK
clk_in => count[0].CLK
clk_in => count[1].CLK
clk_in => count[2].CLK
clk_in => count[3].CLK
clk_in => count[4].CLK
clk_in => count[5].CLK
clk_out <= clk_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|test|WIRE_1_MASTER:U5|CRC:U3
clk => dataOut[0]~reg0.CLK
clk => dataOut[1]~reg0.CLK
clk => dataOut[2]~reg0.CLK
clk => dataOut[3]~reg0.CLK
clk => dataOut[4]~reg0.CLK
clk => dataOut[5]~reg0.CLK
clk => dataOut[6]~reg0.CLK
clk => dataOut[7]~reg0.CLK
clk => dataOut[8]~reg0.CLK
clk => dataOut[9]~reg0.CLK
clk => dataOut[10]~reg0.CLK
clk => dataOut[11]~reg0.CLK
clk => dataOut[12]~reg0.CLK
clk => dataOut[13]~reg0.CLK
clk => dataOut[14]~reg0.CLK
clk => dataOut[15]~reg0.CLK
clk => dataValid~reg0.CLK
clk => clock_1mhz[0].CLK
clk => clock_1mhz[1].CLK
clk => clock_1mhz[2].CLK
clk => i[0].CLK
clk => i[1].CLK
clk => i[2].CLK
clk => i[3].CLK
clk => i[4].CLK
clk => i[5].CLK
clk => i[6].CLK
clk => CRC_val[0].CLK
clk => CRC_val[1].CLK
clk => CRC_val[2].CLK
clk => CRC_val[3].CLK
clk => CRC_val[4].CLK
clk => CRC_val[5].CLK
clk => CRC_val[6].CLK
clk => CRC_val[7].CLK
clk => crc_state~4.DATAIN
enable => clock_1mhz[0].DATAIN
data_en => crc_state.OUTPUTSELECT
data_en => crc_state.OUTPUTSELECT
data_en => crc_state.OUTPUTSELECT
dataIn[0] => Mux0.IN127
dataIn[0] => Equal2.IN143
dataIn[0] => dataOut.DATAA
dataIn[0] => dataOut.DATAB
dataIn[1] => Mux0.IN126
dataIn[1] => Equal2.IN142
dataIn[1] => dataOut.DATAA
dataIn[1] => dataOut.DATAB
dataIn[2] => Mux0.IN125
dataIn[2] => Equal2.IN141
dataIn[2] => dataOut.DATAA
dataIn[2] => dataOut.DATAB
dataIn[3] => Mux0.IN124
dataIn[3] => Equal2.IN140
dataIn[3] => dataOut.DATAA
dataIn[3] => dataOut.DATAB
dataIn[4] => Mux0.IN123
dataIn[4] => Equal2.IN139
dataIn[4] => dataOut.DATAA
dataIn[4] => dataOut.DATAB
dataIn[5] => Mux0.IN122
dataIn[5] => Equal2.IN138
dataIn[5] => dataOut.DATAA
dataIn[5] => dataOut.DATAB
dataIn[6] => Mux0.IN121
dataIn[6] => Equal2.IN137
dataIn[6] => dataOut.DATAA
dataIn[6] => dataOut.DATAB
dataIn[7] => Mux0.IN120
dataIn[7] => Equal2.IN136
dataIn[7] => dataOut.DATAA
dataIn[7] => dataOut.DATAB
dataIn[8] => Mux0.IN119
dataIn[8] => Equal2.IN135
dataIn[8] => dataOut.DATAA
dataIn[8] => dataOut.DATAB
dataIn[9] => Mux0.IN118
dataIn[9] => Equal2.IN134
dataIn[9] => dataOut.DATAA
dataIn[9] => dataOut.DATAB
dataIn[10] => Mux0.IN117
dataIn[10] => Equal2.IN133
dataIn[10] => dataOut.DATAA
dataIn[10] => dataOut.DATAB
dataIn[11] => Mux0.IN116
dataIn[11] => Equal2.IN132
dataIn[11] => dataOut.DATAA
dataIn[11] => dataOut.DATAB
dataIn[12] => Mux0.IN115
dataIn[12] => Equal2.IN131
dataIn[12] => dataOut.DATAA
dataIn[12] => dataOut.DATAB
dataIn[13] => Mux0.IN114
dataIn[13] => Equal2.IN130
dataIn[13] => dataOut.DATAA
dataIn[13] => dataOut.DATAB
dataIn[14] => Mux0.IN113
dataIn[14] => Equal2.IN129
dataIn[14] => dataOut.DATAA
dataIn[14] => dataOut.DATAB
dataIn[15] => Mux0.IN112
dataIn[15] => Equal2.IN128
dataIn[15] => dataOut.DATAA
dataIn[15] => dataOut.DATAB
dataIn[16] => Mux0.IN111
dataIn[16] => Equal2.IN127
dataIn[17] => Mux0.IN110
dataIn[17] => Equal2.IN126
dataIn[18] => Mux0.IN109
dataIn[18] => Equal2.IN125
dataIn[19] => Mux0.IN108
dataIn[19] => Equal2.IN124
dataIn[20] => Mux0.IN107
dataIn[20] => Equal2.IN123
dataIn[21] => Mux0.IN106
dataIn[21] => Equal2.IN122
dataIn[22] => Mux0.IN105
dataIn[22] => Equal2.IN121
dataIn[23] => Mux0.IN104
dataIn[23] => Equal2.IN120
dataIn[24] => Mux0.IN103
dataIn[24] => Equal2.IN119
dataIn[25] => Mux0.IN102
dataIn[25] => Equal2.IN118
dataIn[26] => Mux0.IN101
dataIn[26] => Equal2.IN117
dataIn[27] => Mux0.IN100
dataIn[27] => Equal2.IN116
dataIn[28] => Mux0.IN99
dataIn[28] => Equal2.IN115
dataIn[29] => Mux0.IN98
dataIn[29] => Equal2.IN114
dataIn[30] => Mux0.IN97
dataIn[30] => Equal2.IN113
dataIn[31] => Mux0.IN96
dataIn[31] => Equal2.IN112
dataIn[32] => Mux0.IN95
dataIn[32] => Equal2.IN111
dataIn[33] => Mux0.IN94
dataIn[33] => Equal2.IN110
dataIn[34] => Mux0.IN93
dataIn[34] => Equal2.IN109
dataIn[35] => Mux0.IN92
dataIn[35] => Equal2.IN108
dataIn[36] => Mux0.IN91
dataIn[36] => Equal2.IN107
dataIn[37] => Mux0.IN90
dataIn[37] => Equal2.IN106
dataIn[38] => Mux0.IN89
dataIn[38] => Equal2.IN105
dataIn[39] => Mux0.IN88
dataIn[39] => Equal2.IN104
dataIn[40] => Mux0.IN87
dataIn[40] => Equal2.IN103
dataIn[41] => Mux0.IN86
dataIn[41] => Equal2.IN102
dataIn[42] => Mux0.IN85
dataIn[42] => Equal2.IN101
dataIn[43] => Mux0.IN84
dataIn[43] => Equal2.IN100
dataIn[44] => Mux0.IN83
dataIn[44] => Equal2.IN99
dataIn[45] => Mux0.IN82
dataIn[45] => Equal2.IN98
dataIn[46] => Mux0.IN81
dataIn[46] => Equal2.IN97
dataIn[47] => Mux0.IN80
dataIn[47] => Equal2.IN96
dataIn[48] => Mux0.IN79
dataIn[48] => Equal2.IN95
dataIn[49] => Mux0.IN78
dataIn[49] => Equal2.IN94
dataIn[50] => Mux0.IN77
dataIn[50] => Equal2.IN93
dataIn[51] => Mux0.IN76
dataIn[51] => Equal2.IN92
dataIn[52] => Mux0.IN75
dataIn[52] => Equal2.IN91
dataIn[53] => Mux0.IN74
dataIn[53] => Equal2.IN90
dataIn[54] => Mux0.IN73
dataIn[54] => Equal2.IN89
dataIn[55] => Mux0.IN72
dataIn[55] => Equal2.IN88
dataIn[56] => Mux0.IN71
dataIn[56] => Equal2.IN87
dataIn[57] => Mux0.IN70
dataIn[57] => Equal2.IN86
dataIn[58] => Mux0.IN69
dataIn[58] => Equal2.IN85
dataIn[59] => Mux0.IN68
dataIn[59] => Equal2.IN84
dataIn[60] => Mux0.IN67
dataIn[60] => Equal2.IN83
dataIn[61] => Mux0.IN66
dataIn[61] => Equal2.IN82
dataIn[62] => Mux0.IN65
dataIn[62] => Equal2.IN81
dataIn[63] => Mux0.IN64
dataIn[63] => Equal2.IN80
dataIn[64] => Mux0.IN63
dataIn[64] => Equal2.IN79
dataIn[65] => Mux0.IN62
dataIn[65] => Equal2.IN78
dataIn[66] => Mux0.IN61
dataIn[66] => Equal2.IN77
dataIn[67] => Mux0.IN60
dataIn[67] => Equal2.IN76
dataIn[68] => Mux0.IN59
dataIn[68] => Equal2.IN75
dataIn[69] => Mux0.IN58
dataIn[69] => Equal2.IN74
dataIn[70] => Mux0.IN57
dataIn[70] => Equal2.IN73
dataIn[71] => Mux0.IN56
dataIn[71] => Equal2.IN72
dataOut[0] <= dataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= dataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= dataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= dataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= dataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= dataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= dataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= dataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[8] <= dataOut[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[9] <= dataOut[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[10] <= dataOut[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[11] <= dataOut[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[12] <= dataOut[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[13] <= dataOut[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[14] <= dataOut[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[15] <= dataOut[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataValid <= dataValid~reg0.DB_MAX_OUTPUT_PORT_TYPE
power => ~NO_FANOUT~


|test|data_conv:U4
input[0] => s[0].DATAA
input[0] => Add0.IN32
input[1] => s[1].DATAA
input[1] => Add0.IN31
input[2] => s[2].DATAA
input[2] => Add0.IN30
input[3] => s[3].DATAA
input[3] => Add0.IN29
input[4] => temp_in[4].DATAA
input[4] => Add0.IN28
input[5] => temp_in[5].DATAA
input[5] => Add0.IN27
input[6] => temp_in[6].DATAA
input[6] => Add0.IN26
input[7] => temp_in[7].DATAA
input[7] => Add0.IN25
input[8] => temp_in[8].DATAA
input[8] => Add0.IN24
input[9] => temp_in[9].DATAA
input[9] => Add0.IN23
input[10] => temp_in[10].DATAA
input[10] => Add0.IN22
input[11] => Add0.IN21
input[12] => Add0.IN20
input[13] => Add0.IN19
input[14] => Add0.IN18
input[15] => temp_in[10].OUTPUTSELECT
input[15] => temp_in[9].OUTPUTSELECT
input[15] => temp_in[8].OUTPUTSELECT
input[15] => temp_in[7].OUTPUTSELECT
input[15] => temp_in[6].OUTPUTSELECT
input[15] => temp_in[5].OUTPUTSELECT
input[15] => temp_in[4].OUTPUTSELECT
input[15] => s[3].OUTPUTSELECT
input[15] => s[2].OUTPUTSELECT
input[15] => s[1].OUTPUTSELECT
input[15] => s[0].OUTPUTSELECT
input[15] => sign.DATAIN
input[15] => Add0.IN17
output0[0] <= bcd_decoder:u6.output[0]
output0[1] <= bcd_decoder:u6.output[1]
output0[2] <= bcd_decoder:u6.output[2]
output0[3] <= bcd_decoder:u6.output[3]
output0[4] <= bcd_decoder:u6.output[4]
output0[5] <= bcd_decoder:u6.output[5]
output0[6] <= bcd_decoder:u6.output[6]
output1[0] <= bcd_decoder:u5.output[0]
output1[1] <= bcd_decoder:u5.output[1]
output1[2] <= bcd_decoder:u5.output[2]
output1[3] <= bcd_decoder:u5.output[3]
output1[4] <= bcd_decoder:u5.output[4]
output1[5] <= bcd_decoder:u5.output[5]
output1[6] <= bcd_decoder:u5.output[6]
output2[0] <= bcd_decoder:u4.output[0]
output2[1] <= bcd_decoder:u4.output[1]
output2[2] <= bcd_decoder:u4.output[2]
output2[3] <= bcd_decoder:u4.output[3]
output2[4] <= bcd_decoder:u4.output[4]
output2[5] <= bcd_decoder:u4.output[5]
output2[6] <= bcd_decoder:u4.output[6]
output3[0] <= bcd_decoder:u3.output[0]
output3[1] <= bcd_decoder:u3.output[1]
output3[2] <= bcd_decoder:u3.output[2]
output3[3] <= bcd_decoder:u3.output[3]
output3[4] <= bcd_decoder:u3.output[4]
output3[5] <= bcd_decoder:u3.output[5]
output3[6] <= bcd_decoder:u3.output[6]
output4[0] <= bcd_decoder:u1.output[0]
output4[1] <= bcd_decoder:u1.output[1]
output4[2] <= bcd_decoder:u1.output[2]
output4[3] <= bcd_decoder:u1.output[3]
output4[4] <= bcd_decoder:u1.output[4]
output4[5] <= bcd_decoder:u1.output[5]
output4[6] <= bcd_decoder:u1.output[6]
output5[0] <= bcd_decoder:u2.output[0]
output5[1] <= bcd_decoder:u2.output[1]
output5[2] <= bcd_decoder:u2.output[2]
output5[3] <= bcd_decoder:u2.output[3]
output5[4] <= bcd_decoder:u2.output[4]
output5[5] <= bcd_decoder:u2.output[5]
output5[6] <= bcd_decoder:u2.output[6]
prec[0] => Mux0.IN2
prec[0] => Mux1.IN4
prec[1] => Mux0.IN1
prec[1] => temp[4].OUTPUTSELECT
prec[1] => Mux1.IN3
sign <= input[15].DB_MAX_OUTPUT_PORT_TYPE


|test|data_conv:U4|double_dabble:d3
input[0] => ones[0].DATAIN
input[1] => LessThan3.IN8
input[1] => Add3.IN8
input[1] => bcd.DATAA
input[2] => LessThan2.IN8
input[2] => Add2.IN8
input[2] => bcd.DATAA
input[3] => LessThan1.IN8
input[3] => Add1.IN8
input[3] => bcd.DATAA
input[4] => LessThan0.IN6
input[4] => Add0.IN6
input[4] => bcd.DATAA
input[5] => LessThan0.IN5
input[5] => Add0.IN5
input[5] => bcd.DATAA
input[6] => LessThan0.IN4
input[6] => Add0.IN4
input[6] => bcd.DATAA
ones[0] <= input[0].DB_MAX_OUTPUT_PORT_TYPE
ones[1] <= bcd.DB_MAX_OUTPUT_PORT_TYPE
ones[2] <= bcd.DB_MAX_OUTPUT_PORT_TYPE
ones[3] <= bcd.DB_MAX_OUTPUT_PORT_TYPE
tens[0] <= bcd.DB_MAX_OUTPUT_PORT_TYPE
tens[1] <= bcd.DB_MAX_OUTPUT_PORT_TYPE
tens[2] <= bcd.DB_MAX_OUTPUT_PORT_TYPE
tens[3] <= bcd.DB_MAX_OUTPUT_PORT_TYPE


|test|data_conv:U4|bcd_decoder:u1
input[0] => Mux0.IN19
input[0] => Mux1.IN19
input[0] => Mux2.IN19
input[0] => Mux3.IN19
input[0] => Mux4.IN19
input[0] => Mux5.IN19
input[0] => Mux6.IN19
input[1] => Mux0.IN18
input[1] => Mux1.IN18
input[1] => Mux2.IN18
input[1] => Mux3.IN18
input[1] => Mux4.IN18
input[1] => Mux5.IN18
input[1] => Mux6.IN18
input[2] => Mux0.IN17
input[2] => Mux1.IN17
input[2] => Mux2.IN17
input[2] => Mux3.IN17
input[2] => Mux4.IN17
input[2] => Mux5.IN17
input[2] => Mux6.IN17
input[3] => Mux0.IN16
input[3] => Mux1.IN16
input[3] => Mux2.IN16
input[3] => Mux3.IN16
input[3] => Mux4.IN16
input[3] => Mux5.IN16
input[3] => Mux6.IN16
output[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|test|data_conv:U4|bcd_decoder:u2
input[0] => Mux0.IN19
input[0] => Mux1.IN19
input[0] => Mux2.IN19
input[0] => Mux3.IN19
input[0] => Mux4.IN19
input[0] => Mux5.IN19
input[0] => Mux6.IN19
input[1] => Mux0.IN18
input[1] => Mux1.IN18
input[1] => Mux2.IN18
input[1] => Mux3.IN18
input[1] => Mux4.IN18
input[1] => Mux5.IN18
input[1] => Mux6.IN18
input[2] => Mux0.IN17
input[2] => Mux1.IN17
input[2] => Mux2.IN17
input[2] => Mux3.IN17
input[2] => Mux4.IN17
input[2] => Mux5.IN17
input[2] => Mux6.IN17
input[3] => Mux0.IN16
input[3] => Mux1.IN16
input[3] => Mux2.IN16
input[3] => Mux3.IN16
input[3] => Mux4.IN16
input[3] => Mux5.IN16
input[3] => Mux6.IN16
output[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|test|data_conv:U4|bcd_decoder:u3
input[0] => Mux0.IN19
input[0] => Mux1.IN19
input[0] => Mux2.IN19
input[0] => Mux3.IN19
input[0] => Mux4.IN19
input[0] => Mux5.IN19
input[0] => Mux6.IN19
input[1] => Mux0.IN18
input[1] => Mux1.IN18
input[1] => Mux2.IN18
input[1] => Mux3.IN18
input[1] => Mux4.IN18
input[1] => Mux5.IN18
input[1] => Mux6.IN18
input[2] => Mux0.IN17
input[2] => Mux1.IN17
input[2] => Mux2.IN17
input[2] => Mux3.IN17
input[2] => Mux4.IN17
input[2] => Mux5.IN17
input[2] => Mux6.IN17
input[3] => Mux0.IN16
input[3] => Mux1.IN16
input[3] => Mux2.IN16
input[3] => Mux3.IN16
input[3] => Mux4.IN16
input[3] => Mux5.IN16
input[3] => Mux6.IN16
output[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|test|data_conv:U4|bcd_decoder:u4
input[0] => Mux0.IN19
input[0] => Mux1.IN19
input[0] => Mux2.IN19
input[0] => Mux3.IN19
input[0] => Mux4.IN19
input[0] => Mux5.IN19
input[0] => Mux6.IN19
input[1] => Mux0.IN18
input[1] => Mux1.IN18
input[1] => Mux2.IN18
input[1] => Mux3.IN18
input[1] => Mux4.IN18
input[1] => Mux5.IN18
input[1] => Mux6.IN18
input[2] => Mux0.IN17
input[2] => Mux1.IN17
input[2] => Mux2.IN17
input[2] => Mux3.IN17
input[2] => Mux4.IN17
input[2] => Mux5.IN17
input[2] => Mux6.IN17
input[3] => Mux0.IN16
input[3] => Mux1.IN16
input[3] => Mux2.IN16
input[3] => Mux3.IN16
input[3] => Mux4.IN16
input[3] => Mux5.IN16
input[3] => Mux6.IN16
output[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|test|data_conv:U4|bcd_decoder:u5
input[0] => Mux0.IN19
input[0] => Mux1.IN19
input[0] => Mux2.IN19
input[0] => Mux3.IN19
input[0] => Mux4.IN19
input[0] => Mux5.IN19
input[0] => Mux6.IN19
input[1] => Mux0.IN18
input[1] => Mux1.IN18
input[1] => Mux2.IN18
input[1] => Mux3.IN18
input[1] => Mux4.IN18
input[1] => Mux5.IN18
input[1] => Mux6.IN18
input[2] => Mux0.IN17
input[2] => Mux1.IN17
input[2] => Mux2.IN17
input[2] => Mux3.IN17
input[2] => Mux4.IN17
input[2] => Mux5.IN17
input[2] => Mux6.IN17
input[3] => Mux0.IN16
input[3] => Mux1.IN16
input[3] => Mux2.IN16
input[3] => Mux3.IN16
input[3] => Mux4.IN16
input[3] => Mux5.IN16
input[3] => Mux6.IN16
output[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|test|data_conv:U4|bcd_decoder:u6
input[0] => Mux0.IN19
input[0] => Mux1.IN19
input[0] => Mux2.IN19
input[0] => Mux3.IN19
input[0] => Mux4.IN19
input[0] => Mux5.IN19
input[0] => Mux6.IN19
input[1] => Mux0.IN18
input[1] => Mux1.IN18
input[1] => Mux2.IN18
input[1] => Mux3.IN18
input[1] => Mux4.IN18
input[1] => Mux5.IN18
input[1] => Mux6.IN18
input[2] => Mux0.IN17
input[2] => Mux1.IN17
input[2] => Mux2.IN17
input[2] => Mux3.IN17
input[2] => Mux4.IN17
input[2] => Mux5.IN17
input[2] => Mux6.IN17
input[3] => Mux0.IN16
input[3] => Mux1.IN16
input[3] => Mux2.IN16
input[3] => Mux3.IN16
input[3] => Mux4.IN16
input[3] => Mux5.IN16
input[3] => Mux6.IN16
output[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|test|config_7s:U10
input7[0] => Mux4.IN8
input7[0] => Mux5.IN8
input7[0] => Mux6.IN8
input7[0] => doublee_dabble:d3.input[0]
input7[1] => Mux3.IN6
input7[1] => Mux4.IN7
input7[1] => Mux5.IN7
input7[1] => Mux6.IN7
input7[1] => doublee_dabble:d3.input[1]
input7[2] => Mux3.IN5
input7[2] => Mux4.IN6
input7[2] => Mux5.IN6
input7[2] => Mux6.IN6
input7[2] => doublee_dabble:d3.input[2]
input7[3] => Mux3.IN4
input7[3] => Mux4.IN5
input7[3] => Mux5.IN5
input7[3] => Mux6.IN5
input7[3] => doublee_dabble:d3.input[3]
input7[4] => Mux3.IN3
input7[4] => Mux4.IN4
input7[4] => Mux5.IN4
input7[4] => Mux6.IN4
input7[4] => doublee_dabble:d3.input[4]
input7[5] => Mux3.IN2
input7[5] => Mux4.IN3
input7[5] => Mux5.IN3
input7[5] => Mux6.IN3
input7[5] => doublee_dabble:d3.input[5]
input7[6] => Mux3.IN1
input7[6] => Mux4.IN2
input7[6] => Mux5.IN2
input7[6] => Mux6.IN2
input7[6] => doublee_dabble:d3.input[6]
input7[7] => Mux0.IN10
input7[7] => Mux2.IN10
input7[8] => Mux0.IN9
input7[8] => Mux1.IN5
input7[8] => Mux2.IN9
input7[9] => Mux0.IN8
input7[9] => Mux1.IN4
input7[9] => Mux2.IN8
output70[0] <= bcd7_decoder:u1.output[0]
output70[1] <= bcd7_decoder:u1.output[1]
output70[2] <= bcd7_decoder:u1.output[2]
output70[3] <= bcd7_decoder:u1.output[3]
output70[4] <= bcd7_decoder:u1.output[4]
output70[5] <= bcd7_decoder:u1.output[5]
output70[6] <= bcd7_decoder:u1.output[6]
output71[0] <= bcd7_decoder:u2.output[0]
output71[1] <= bcd7_decoder:u2.output[1]
output71[2] <= bcd7_decoder:u2.output[2]
output71[3] <= bcd7_decoder:u2.output[3]
output71[4] <= bcd7_decoder:u2.output[4]
output71[5] <= bcd7_decoder:u2.output[5]
output71[6] <= bcd7_decoder:u2.output[6]
output72[0] <= bcd7_decoder:u3.output[0]
output72[1] <= bcd7_decoder:u3.output[1]
output72[2] <= bcd7_decoder:u3.output[2]
output72[3] <= bcd7_decoder:u3.output[3]
output72[4] <= bcd7_decoder:u3.output[4]
output72[5] <= bcd7_decoder:u3.output[5]
output72[6] <= bcd7_decoder:u3.output[6]
output73[0] <= bcd7_decoder:u4.output[0]
output73[1] <= bcd7_decoder:u4.output[1]
output73[2] <= bcd7_decoder:u4.output[2]
output73[3] <= bcd7_decoder:u4.output[3]
output73[4] <= bcd7_decoder:u4.output[4]
output73[5] <= bcd7_decoder:u4.output[5]
output73[6] <= bcd7_decoder:u4.output[6]
output74[0] <= bcd7_decoder:u5.output[0]
output74[1] <= bcd7_decoder:u5.output[1]
output74[2] <= bcd7_decoder:u5.output[2]
output74[3] <= bcd7_decoder:u5.output[3]
output74[4] <= bcd7_decoder:u5.output[4]
output74[5] <= bcd7_decoder:u5.output[5]
output74[6] <= bcd7_decoder:u5.output[6]
output75[0] <= bcd7_decoder:u6.output[0]
output75[1] <= bcd7_decoder:u6.output[1]
output75[2] <= bcd7_decoder:u6.output[2]
output75[3] <= bcd7_decoder:u6.output[3]
output75[4] <= bcd7_decoder:u6.output[4]
output75[5] <= bcd7_decoder:u6.output[5]
output75[6] <= bcd7_decoder:u6.output[6]


|test|config_7s:U10|doublee_dabble:d3
input[0] => ones[0].DATAIN
input[1] => LessThan3.IN8
input[1] => Add3.IN8
input[1] => bcd.DATAA
input[2] => LessThan2.IN8
input[2] => Add2.IN8
input[2] => bcd.DATAA
input[3] => LessThan1.IN8
input[3] => Add1.IN8
input[3] => bcd.DATAA
input[4] => LessThan0.IN6
input[4] => Add0.IN6
input[4] => bcd.DATAA
input[5] => LessThan0.IN5
input[5] => Add0.IN5
input[5] => bcd.DATAA
input[6] => LessThan0.IN4
input[6] => Add0.IN4
input[6] => bcd.DATAA
ones[0] <= input[0].DB_MAX_OUTPUT_PORT_TYPE
ones[1] <= bcd.DB_MAX_OUTPUT_PORT_TYPE
ones[2] <= bcd.DB_MAX_OUTPUT_PORT_TYPE
ones[3] <= bcd.DB_MAX_OUTPUT_PORT_TYPE
tens[0] <= bcd.DB_MAX_OUTPUT_PORT_TYPE
tens[1] <= bcd.DB_MAX_OUTPUT_PORT_TYPE
tens[2] <= bcd.DB_MAX_OUTPUT_PORT_TYPE
tens[3] <= bcd.DB_MAX_OUTPUT_PORT_TYPE


|test|config_7s:U10|bcd7_decoder:u1
input[0] => Mux0.IN19
input[0] => Mux1.IN19
input[0] => Mux2.IN19
input[0] => Mux3.IN19
input[0] => Mux4.IN19
input[0] => Mux5.IN19
input[0] => Mux6.IN19
input[1] => Mux0.IN18
input[1] => Mux1.IN18
input[1] => Mux2.IN18
input[1] => Mux3.IN18
input[1] => Mux4.IN18
input[1] => Mux5.IN18
input[1] => Mux6.IN18
input[2] => Mux0.IN17
input[2] => Mux1.IN17
input[2] => Mux2.IN17
input[2] => Mux3.IN17
input[2] => Mux4.IN17
input[2] => Mux5.IN17
input[2] => Mux6.IN17
input[3] => Mux0.IN16
input[3] => Mux1.IN16
input[3] => Mux2.IN16
input[3] => Mux3.IN16
input[3] => Mux4.IN16
input[3] => Mux5.IN16
input[3] => Mux6.IN16
output[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|test|config_7s:U10|bcd7_decoder:u2
input[0] => Mux0.IN19
input[0] => Mux1.IN19
input[0] => Mux2.IN19
input[0] => Mux3.IN19
input[0] => Mux4.IN19
input[0] => Mux5.IN19
input[0] => Mux6.IN19
input[1] => Mux0.IN18
input[1] => Mux1.IN18
input[1] => Mux2.IN18
input[1] => Mux3.IN18
input[1] => Mux4.IN18
input[1] => Mux5.IN18
input[1] => Mux6.IN18
input[2] => Mux0.IN17
input[2] => Mux1.IN17
input[2] => Mux2.IN17
input[2] => Mux3.IN17
input[2] => Mux4.IN17
input[2] => Mux5.IN17
input[2] => Mux6.IN17
input[3] => Mux0.IN16
input[3] => Mux1.IN16
input[3] => Mux2.IN16
input[3] => Mux3.IN16
input[3] => Mux4.IN16
input[3] => Mux5.IN16
input[3] => Mux6.IN16
output[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|test|config_7s:U10|bcd7_decoder:u3
input[0] => Mux0.IN19
input[0] => Mux1.IN19
input[0] => Mux2.IN19
input[0] => Mux3.IN19
input[0] => Mux4.IN19
input[0] => Mux5.IN19
input[0] => Mux6.IN19
input[1] => Mux0.IN18
input[1] => Mux1.IN18
input[1] => Mux2.IN18
input[1] => Mux3.IN18
input[1] => Mux4.IN18
input[1] => Mux5.IN18
input[1] => Mux6.IN18
input[2] => Mux0.IN17
input[2] => Mux1.IN17
input[2] => Mux2.IN17
input[2] => Mux3.IN17
input[2] => Mux4.IN17
input[2] => Mux5.IN17
input[2] => Mux6.IN17
input[3] => Mux0.IN16
input[3] => Mux1.IN16
input[3] => Mux2.IN16
input[3] => Mux3.IN16
input[3] => Mux4.IN16
input[3] => Mux5.IN16
input[3] => Mux6.IN16
output[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|test|config_7s:U10|bcd7_decoder:u4
input[0] => Mux0.IN19
input[0] => Mux1.IN19
input[0] => Mux2.IN19
input[0] => Mux3.IN19
input[0] => Mux4.IN19
input[0] => Mux5.IN19
input[0] => Mux6.IN19
input[1] => Mux0.IN18
input[1] => Mux1.IN18
input[1] => Mux2.IN18
input[1] => Mux3.IN18
input[1] => Mux4.IN18
input[1] => Mux5.IN18
input[1] => Mux6.IN18
input[2] => Mux0.IN17
input[2] => Mux1.IN17
input[2] => Mux2.IN17
input[2] => Mux3.IN17
input[2] => Mux4.IN17
input[2] => Mux5.IN17
input[2] => Mux6.IN17
input[3] => Mux0.IN16
input[3] => Mux1.IN16
input[3] => Mux2.IN16
input[3] => Mux3.IN16
input[3] => Mux4.IN16
input[3] => Mux5.IN16
input[3] => Mux6.IN16
output[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|test|config_7s:U10|bcd7_decoder:u5
input[0] => Mux0.IN19
input[0] => Mux1.IN19
input[0] => Mux2.IN19
input[0] => Mux3.IN19
input[0] => Mux4.IN19
input[0] => Mux5.IN19
input[0] => Mux6.IN19
input[1] => Mux0.IN18
input[1] => Mux1.IN18
input[1] => Mux2.IN18
input[1] => Mux3.IN18
input[1] => Mux4.IN18
input[1] => Mux5.IN18
input[1] => Mux6.IN18
input[2] => Mux0.IN17
input[2] => Mux1.IN17
input[2] => Mux2.IN17
input[2] => Mux3.IN17
input[2] => Mux4.IN17
input[2] => Mux5.IN17
input[2] => Mux6.IN17
input[3] => Mux0.IN16
input[3] => Mux1.IN16
input[3] => Mux2.IN16
input[3] => Mux3.IN16
input[3] => Mux4.IN16
input[3] => Mux5.IN16
input[3] => Mux6.IN16
output[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|test|config_7s:U10|bcd7_decoder:u6
input[0] => Mux0.IN19
input[0] => Mux1.IN19
input[0] => Mux2.IN19
input[0] => Mux3.IN19
input[0] => Mux4.IN19
input[0] => Mux5.IN19
input[0] => Mux6.IN19
input[1] => Mux0.IN18
input[1] => Mux1.IN18
input[1] => Mux2.IN18
input[1] => Mux3.IN18
input[1] => Mux4.IN18
input[1] => Mux5.IN18
input[1] => Mux6.IN18
input[2] => Mux0.IN17
input[2] => Mux1.IN17
input[2] => Mux2.IN17
input[2] => Mux3.IN17
input[2] => Mux4.IN17
input[2] => Mux5.IN17
input[2] => Mux6.IN17
input[3] => Mux0.IN16
input[3] => Mux1.IN16
input[3] => Mux2.IN16
input[3] => Mux3.IN16
input[3] => Mux4.IN16
input[3] => Mux5.IN16
input[3] => Mux6.IN16
output[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|test|mux:U9
SEL => X0.OUTPUTSELECT
SEL => X0.OUTPUTSELECT
SEL => X0.OUTPUTSELECT
SEL => X0.OUTPUTSELECT
SEL => X0.OUTPUTSELECT
SEL => X0.OUTPUTSELECT
SEL => X0.OUTPUTSELECT
SEL => X1.OUTPUTSELECT
SEL => X1.OUTPUTSELECT
SEL => X1.OUTPUTSELECT
SEL => X1.OUTPUTSELECT
SEL => X1.OUTPUTSELECT
SEL => X1.OUTPUTSELECT
SEL => X1.OUTPUTSELECT
SEL => X2.OUTPUTSELECT
SEL => X2.OUTPUTSELECT
SEL => X2.OUTPUTSELECT
SEL => X2.OUTPUTSELECT
SEL => X2.OUTPUTSELECT
SEL => X2.OUTPUTSELECT
SEL => X2.OUTPUTSELECT
SEL => X3.OUTPUTSELECT
SEL => X3.OUTPUTSELECT
SEL => X3.OUTPUTSELECT
SEL => X3.OUTPUTSELECT
SEL => X3.OUTPUTSELECT
SEL => X3.OUTPUTSELECT
SEL => X3.OUTPUTSELECT
SEL => X4.OUTPUTSELECT
SEL => X4.OUTPUTSELECT
SEL => X4.OUTPUTSELECT
SEL => X4.OUTPUTSELECT
SEL => X4.OUTPUTSELECT
SEL => X4.OUTPUTSELECT
SEL => X4.OUTPUTSELECT
SEL => X5.OUTPUTSELECT
SEL => X5.OUTPUTSELECT
SEL => X5.OUTPUTSELECT
SEL => X5.OUTPUTSELECT
SEL => X5.OUTPUTSELECT
SEL => X5.OUTPUTSELECT
SEL => X5.OUTPUTSELECT
SEL => point.DATAIN
A0[0] => X0.DATAB
A0[1] => X0.DATAB
A0[2] => X0.DATAB
A0[3] => X0.DATAB
A0[4] => X0.DATAB
A0[5] => X0.DATAB
A0[6] => X0.DATAB
A1[0] => X1.DATAB
A1[1] => X1.DATAB
A1[2] => X1.DATAB
A1[3] => X1.DATAB
A1[4] => X1.DATAB
A1[5] => X1.DATAB
A1[6] => X1.DATAB
A2[0] => X2.DATAB
A2[1] => X2.DATAB
A2[2] => X2.DATAB
A2[3] => X2.DATAB
A2[4] => X2.DATAB
A2[5] => X2.DATAB
A2[6] => X2.DATAB
A3[0] => X3.DATAB
A3[1] => X3.DATAB
A3[2] => X3.DATAB
A3[3] => X3.DATAB
A3[4] => X3.DATAB
A3[5] => X3.DATAB
A3[6] => X3.DATAB
A4[0] => X4.DATAB
A4[1] => X4.DATAB
A4[2] => X4.DATAB
A4[3] => X4.DATAB
A4[4] => X4.DATAB
A4[5] => X4.DATAB
A4[6] => X4.DATAB
A5[0] => X5.DATAB
A5[1] => X5.DATAB
A5[2] => X5.DATAB
A5[3] => X5.DATAB
A5[4] => X5.DATAB
A5[5] => X5.DATAB
A5[6] => X5.DATAB
B0[0] => X0.DATAA
B0[1] => X0.DATAA
B0[2] => X0.DATAA
B0[3] => X0.DATAA
B0[4] => X0.DATAA
B0[5] => X0.DATAA
B0[6] => X0.DATAA
B1[0] => X1.DATAA
B1[1] => X1.DATAA
B1[2] => X1.DATAA
B1[3] => X1.DATAA
B1[4] => X1.DATAA
B1[5] => X1.DATAA
B1[6] => X1.DATAA
B2[0] => X2.DATAA
B2[1] => X2.DATAA
B2[2] => X2.DATAA
B2[3] => X2.DATAA
B2[4] => X2.DATAA
B2[5] => X2.DATAA
B2[6] => X2.DATAA
B3[0] => X3.DATAA
B3[1] => X3.DATAA
B3[2] => X3.DATAA
B3[3] => X3.DATAA
B3[4] => X3.DATAA
B3[5] => X3.DATAA
B3[6] => X3.DATAA
B4[0] => X4.DATAA
B4[1] => X4.DATAA
B4[2] => X4.DATAA
B4[3] => X4.DATAA
B4[4] => X4.DATAA
B4[5] => X4.DATAA
B4[6] => X4.DATAA
B5[0] => X5.DATAA
B5[1] => X5.DATAA
B5[2] => X5.DATAA
B5[3] => X5.DATAA
B5[4] => X5.DATAA
B5[5] => X5.DATAA
B5[6] => X5.DATAA
X0[0] <= X0.DB_MAX_OUTPUT_PORT_TYPE
X0[1] <= X0.DB_MAX_OUTPUT_PORT_TYPE
X0[2] <= X0.DB_MAX_OUTPUT_PORT_TYPE
X0[3] <= X0.DB_MAX_OUTPUT_PORT_TYPE
X0[4] <= X0.DB_MAX_OUTPUT_PORT_TYPE
X0[5] <= X0.DB_MAX_OUTPUT_PORT_TYPE
X0[6] <= X0.DB_MAX_OUTPUT_PORT_TYPE
X1[0] <= X1.DB_MAX_OUTPUT_PORT_TYPE
X1[1] <= X1.DB_MAX_OUTPUT_PORT_TYPE
X1[2] <= X1.DB_MAX_OUTPUT_PORT_TYPE
X1[3] <= X1.DB_MAX_OUTPUT_PORT_TYPE
X1[4] <= X1.DB_MAX_OUTPUT_PORT_TYPE
X1[5] <= X1.DB_MAX_OUTPUT_PORT_TYPE
X1[6] <= X1.DB_MAX_OUTPUT_PORT_TYPE
X2[0] <= X2.DB_MAX_OUTPUT_PORT_TYPE
X2[1] <= X2.DB_MAX_OUTPUT_PORT_TYPE
X2[2] <= X2.DB_MAX_OUTPUT_PORT_TYPE
X2[3] <= X2.DB_MAX_OUTPUT_PORT_TYPE
X2[4] <= X2.DB_MAX_OUTPUT_PORT_TYPE
X2[5] <= X2.DB_MAX_OUTPUT_PORT_TYPE
X2[6] <= X2.DB_MAX_OUTPUT_PORT_TYPE
X3[0] <= X3.DB_MAX_OUTPUT_PORT_TYPE
X3[1] <= X3.DB_MAX_OUTPUT_PORT_TYPE
X3[2] <= X3.DB_MAX_OUTPUT_PORT_TYPE
X3[3] <= X3.DB_MAX_OUTPUT_PORT_TYPE
X3[4] <= X3.DB_MAX_OUTPUT_PORT_TYPE
X3[5] <= X3.DB_MAX_OUTPUT_PORT_TYPE
X3[6] <= X3.DB_MAX_OUTPUT_PORT_TYPE
X4[0] <= X4.DB_MAX_OUTPUT_PORT_TYPE
X4[1] <= X4.DB_MAX_OUTPUT_PORT_TYPE
X4[2] <= X4.DB_MAX_OUTPUT_PORT_TYPE
X4[3] <= X4.DB_MAX_OUTPUT_PORT_TYPE
X4[4] <= X4.DB_MAX_OUTPUT_PORT_TYPE
X4[5] <= X4.DB_MAX_OUTPUT_PORT_TYPE
X4[6] <= X4.DB_MAX_OUTPUT_PORT_TYPE
X5[0] <= X5.DB_MAX_OUTPUT_PORT_TYPE
X5[1] <= X5.DB_MAX_OUTPUT_PORT_TYPE
X5[2] <= X5.DB_MAX_OUTPUT_PORT_TYPE
X5[3] <= X5.DB_MAX_OUTPUT_PORT_TYPE
X5[4] <= X5.DB_MAX_OUTPUT_PORT_TYPE
X5[5] <= X5.DB_MAX_OUTPUT_PORT_TYPE
X5[6] <= X5.DB_MAX_OUTPUT_PORT_TYPE
point <= SEL.DB_MAX_OUTPUT_PORT_TYPE
minus_input => minus_output.DATAIN
minus_output <= minus_input.DB_MAX_OUTPUT_PORT_TYPE


