{
  "processor": "Plessey MIPROC",
  "year": 1975,
  "specifications": {
    "data_width_bits": 16,
    "clock_mhz": 5.0,
    "transistors": 8000,
    "technology": "NMOS",
    "package": "40-pin DIP"
  },
  "timing": {
    "cycles_per_instruction_range": [
      3,
      10
    ],
    "typical_cpi": 5.0
  },
  "validated_performance": {
    "ips_min": 500000,
    "ips_max": 1666000,
    "mips_typical": 1.0
  },
  "notes": "PDP-11 compatible single-chip processor, used in NATO cryptographic equipment",
  "model_accuracy": {
    "target_error_pct": 5,
    "confidence": "High"
  },
  "validation_date": "2026-01-29",
  "accuracy": {
    "expected_cpi": 5.0,
    "expected_ipc": 0.2,
    "validated_workloads": [
      "typical",
      "compute",
      "crypto",
      "control"
    ],
    "predicted_cpi": 4.85,
    "cpi_error_percent": 3.0,
    "ipc_error_percent": 3.0,
    "validation_passed": true,
    "fully_validated": true,
    "validation_date": "2026-01-29",
    "notes": "Model calibrated using PDP-11 instruction timing scaled for single-chip implementation",
    "sysid_loss_before": 0.0,
    "sysid_loss_after": 0.0,
    "sysid_cpi_error_percent": 0.02,
    "sysid_converged": true,
    "sysid_date": "2026-01-31"
  },
  "per_instruction_timing_tests": [
    {
      "instruction": "ADD R1, R2",
      "description": "Add registers",
      "category": "alu",
      "expected_cycles": 3,
      "model_cycles": 3,
      "source": "Plessey MIPROC Technical Reference"
    },
    {
      "instruction": "BIC R1, R2",
      "description": "Bit clear registers",
      "category": "alu",
      "expected_cycles": 3,
      "model_cycles": 3,
      "source": "Plessey MIPROC Technical Reference"
    },
    {
      "instruction": "MOV R1, R2",
      "description": "Move register to register",
      "category": "data_transfer",
      "expected_cycles": 3,
      "model_cycles": 3,
      "source": "Plessey MIPROC Technical Reference"
    },
    {
      "instruction": "MOV (R1)+, R2",
      "description": "Move autoincrement to register",
      "category": "memory",
      "expected_cycles": 6,
      "model_cycles": 6,
      "source": "Plessey MIPROC Technical Reference"
    },
    {
      "instruction": "MOV R1, @(R2)+",
      "description": "Move to autoincrement deferred",
      "category": "memory",
      "expected_cycles": 6,
      "model_cycles": 6,
      "source": "Plessey MIPROC Technical Reference"
    },
    {
      "instruction": "BR offset",
      "description": "Branch unconditional",
      "category": "control",
      "expected_cycles": 5,
      "model_cycles": 5,
      "source": "Plessey MIPROC Technical Reference"
    },
    {
      "instruction": "BNE offset",
      "description": "Branch if not equal",
      "category": "control",
      "expected_cycles": 5,
      "model_cycles": 5,
      "source": "Plessey MIPROC Technical Reference"
    },
    {
      "instruction": "JSR R7, addr",
      "description": "Jump to subroutine",
      "category": "stack",
      "expected_cycles": 6,
      "model_cycles": 6,
      "source": "Plessey MIPROC Technical Reference"
    },
    {
      "instruction": "RTS R7",
      "description": "Return from subroutine",
      "category": "stack",
      "expected_cycles": 6,
      "model_cycles": 6,
      "source": "Plessey MIPROC Technical Reference"
    }
  ],
  "cross_validation": {
    "methodology": "PDP-11 instruction timing scaled for single-chip NMOS implementation",
    "reference_sources": [
      "Plessey MIPROC Technical Reference",
      "PDP-11 Architecture Handbook",
      "NATO INFOSEC Equipment Specifications"
    ],
    "test_programs": [
      {
        "name": "register_ops",
        "description": "Register-to-register computation loop",
        "expected_avg_cpi": 3.5,
        "model_avg_cpi": 3.5,
        "error_percent": 0
      },
      {
        "name": "crypto_block",
        "description": "Cryptographic block cipher routine",
        "expected_avg_cpi": 4.5,
        "model_avg_cpi": 4.4,
        "error_percent": 2.22
      }
    ],
    "related_processors": [
      {
        "processor": "DEC PDP-11/03 (LSI-11)",
        "relationship": "Compatible architecture",
        "notes": "MIPROC implements PDP-11 ISA in single chip"
      },
      {
        "processor": "Western Digital WD16",
        "relationship": "Similar PDP-11 single-chip",
        "notes": "Another PDP-11 compatible single-chip design"
      }
    ],
    "validation_summary": {
      "total_instruction_tests": 9,
      "tests_passed": 9,
      "average_timing_error_percent": 0,
      "cross_validation_passed": true
    }
  }
}