// Seed: 2424832621
macromodule module_0;
  wire id_1;
  assign id_1 = id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  tri1 id_9 = id_8;
  supply0 id_10, id_11;
  assign id_4 = 1 ? id_11 : id_8;
  module_0();
  assign id_11 = 1 - 1'd0;
  assign id_1[1].id_3 = id_2;
endmodule
