// Seed: 1891194898
module module_0 (
    input tri1 id_0,
    input tri0 id_1
);
  assign id_3 = 1;
  reg id_5;
  assign module_1.type_8 = 0;
  assign id_3 = 1;
  always_latch id_5 <= 1'b0;
  assign id_5 = 1'd0;
  supply0 id_6 = 1;
  wire id_7;
  wire id_8;
  assign id_4 = id_6;
  wire id_9;
  assign id_4 = $display;
  wire id_10;
  wire id_11;
  wire id_12;
endmodule
module module_1 (
    input supply0 id_0,
    output wor id_1
    , id_20,
    input supply1 id_2,
    input wor id_3,
    input tri1 id_4,
    input uwire id_5,
    input wor id_6,
    output tri id_7,
    output tri0 id_8,
    output tri0 id_9,
    input tri0 id_10,
    input wire id_11,
    input supply1 id_12,
    output supply1 id_13,
    input supply0 id_14,
    input supply0 id_15
    , id_21,
    input wor id_16,
    input tri1 id_17,
    output tri1 id_18
);
  supply1 id_22 = id_4;
  wire id_23;
  always @((1));
  wire id_24;
  assign id_13 = id_17 - id_24;
  module_0 modCall_1 (
      id_14,
      id_4
  );
  wire id_25;
endmodule
