// Seed: 1109384199
module module_0 #(
    parameter id_6 = 32'd46
) (
    input tri1 id_0,
    output supply0 id_1
);
  logic [7:0][-1 : -1] id_3, id_4, id_5, _id_6, id_7, id_8, id_9, id_10, id_11;
  assign id_6 = id_7;
  assign module_1.id_1 = 0;
  assign id_4 = id_5[id_6];
  module_2 modCall_1 (
      id_6,
      id_6
  );
  assign modCall_1.id_0 = 0;
endmodule
module module_1 (
    output tri id_0,
    input supply1 id_1,
    input supply0 id_2,
    output wor id_3,
    output tri1 id_4,
    input tri id_5
);
  or primCall (id_0, id_5, id_2, id_1);
  module_0 modCall_1 (
      id_2,
      id_0
  );
endmodule
module module_2 #(
    parameter id_0 = 32'd96,
    parameter id_1 = 32'd67
) (
    output wor _id_0,
    input supply1 _id_1
);
  assign id_0 = id_1;
  logic [-1  ==  -1  ?  1 : id_0 : id_1] id_3;
endmodule
