# RISC-V-rv32i
This project is a pipeline implementation of RV32I using verilog. it works fine for all instrcutions except lbu , lhu , ecall,ebreak 
