/*
 * Copyright (c) 2020 EKA2L1 Team.
 * 
 * This file is part of EKA2L1 project.
 * 
 * This program is free software: you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation, either version 3 of the License, or
 * (at your option) any later version.
 * 
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 * 
 * You should have received a copy of the GNU General Public License
 * along with this program. If not, see <http://www.gnu.org/licenses/>.
 */

#include <cpu/12l1r/arm_visitor.h>
#include <cpu/12l1r/block_cache.h>
#include <cpu/12l1r/block_gen.h>
#include <cpu/12l1r/thumb_visitor.h>
#include <cpu/12l1r/visit_session.h>

#include <common/algorithm.h>

namespace eka2l1::arm::r12l1 {
    inline bool should_do_writeback(bool P, bool W) {
        return !P || W;
    }

    bool arm_translate_visitor::arm_LDR_lit(common::cc_flags cond, bool U, reg_index t, std::uint16_t imm12) {
        if (!condition_passed(cond)) {
            return false;
        }

        common::armgen::arm_reg dest_real = reg_index_to_gpr(t);
        common::armgen::operand2 adv(imm12);

        return emit_memory_access(dest_real, common::armgen::R15, adv, 32, false, U, true, false, true);
    }

    bool arm_translate_visitor::arm_LDR_imm(common::cc_flags cond, bool P, bool U, bool W, reg_index n, reg_index d, std::uint16_t imm12) {
        if (!condition_passed(cond)) {
            return false;
        }

        common::armgen::arm_reg dest_real = reg_index_to_gpr(d);
        common::armgen::arm_reg base_real = reg_index_to_gpr(n);
        common::armgen::operand2 adv(imm12);

        return emit_memory_access(dest_real, base_real, adv, 32, false, U, P, W, true);
    }

    bool arm_translate_visitor::arm_LDR_reg(common::cc_flags cond, bool P, bool U, bool W, reg_index n, reg_index d, std::uint8_t imm5, common::armgen::shift_type shift, reg_index m) {
        if (!condition_passed(cond)) {
            return false;
        }

        common::armgen::arm_reg dest_real = reg_index_to_gpr(d);
        common::armgen::arm_reg base_real = reg_index_to_gpr(n);
        common::armgen::arm_reg offset_base_real = reg_index_to_gpr(m);

        common::armgen::arm_reg offset_base_mapped = reg_supplier_.map(offset_base_real, 0);
        common::armgen::operand2 adv(offset_base_mapped, shift, imm5);

        reg_supplier_.spill_lock(offset_base_real);

        const bool res = emit_memory_access(dest_real, base_real, adv, 32, false, U, P, W, true);
        reg_supplier_.release_spill_lock(offset_base_real);

        return res;
    }

    bool arm_translate_visitor::arm_LDRD_imm(common::cc_flags cond, bool P, bool U, bool W, reg_index n, reg_index t, std::uint8_t imm8a, std::uint8_t imm8b) {
        if (!condition_passed(cond)) {
            return false;
        }

        common::armgen::arm_reg dest_real = reg_index_to_gpr(t);
        common::armgen::arm_reg dest_real_2 = reg_index_to_gpr(t + 1);
        common::armgen::arm_reg base_real = reg_index_to_gpr(n);

        common::armgen::operand2 adv(((imm8a & 0b1111) << 4) | (imm8b & 0b1111));

        return emit_memory_access(dest_real, base_real, adv, 64, false, U, P, W, true, dest_real_2);
    }

    bool arm_translate_visitor::arm_LDRB_lit(common::cc_flags cond, bool U, reg_index t, std::uint16_t imm12) {
        if (!condition_passed(cond)) {
            return false;
        }

        common::armgen::arm_reg dest_real = reg_index_to_gpr(t);
        common::armgen::operand2 adv(imm12);

        return emit_memory_access(dest_real, common::armgen::R15, adv, 8, false, U, true, false, true);
    }

    bool arm_translate_visitor::arm_LDRB_imm(common::cc_flags cond, bool P, bool U, bool W, reg_index n, reg_index t, std::uint16_t imm12) {
        if (!condition_passed(cond)) {
            return false;
        }

        common::armgen::arm_reg dest_real = reg_index_to_gpr(t);
        common::armgen::arm_reg base_real = reg_index_to_gpr(n);
        common::armgen::operand2 adv(imm12);

        return emit_memory_access(dest_real, base_real, adv, 8, false, U, P, W, true);
    }

    bool arm_translate_visitor::arm_LDRB_reg(common::cc_flags cond, bool P, bool U, bool W, reg_index n, reg_index t,
        std::uint8_t imm5, common::armgen::shift_type shift, reg_index m) {
        if (!condition_passed(cond)) {
            return false;
        }

        common::armgen::arm_reg dest_real = reg_index_to_gpr(t);
        common::armgen::arm_reg base_real = reg_index_to_gpr(n);
        common::armgen::arm_reg offset_base_real = reg_index_to_gpr(m);

        common::armgen::arm_reg offset_base_mapped = reg_supplier_.map(offset_base_real, 0);
        common::armgen::operand2 adv(offset_base_mapped, shift, imm5);

        reg_supplier_.spill_lock(offset_base_real);

        const bool res = emit_memory_access(dest_real, base_real, adv, 8, false, U, P, W, true);
        reg_supplier_.release_spill_lock(offset_base_real);

        return res;
    }

    bool arm_translate_visitor::arm_LDRH_imm(common::cc_flags cond, bool P, bool U, bool W, reg_index n, reg_index t,
        std::uint8_t imm8a, std::uint8_t imm8b) {
        // Can't write to PC
        if (!condition_passed(cond)) {
            return false;
        }

        common::armgen::arm_reg dest_real = reg_index_to_gpr(t);
        common::armgen::arm_reg base_real = reg_index_to_gpr(n);
        common::armgen::operand2 adv((imm8b & 0b1111) | ((imm8a & 0b1111) << 4));

        return emit_memory_access(dest_real, base_real, adv, 16, false, U, P, W, true);
    }

    bool arm_translate_visitor::arm_LDRH_reg(common::cc_flags cond, bool P, bool U, bool W, reg_index n, reg_index d, reg_index m) {
        if (!condition_passed(cond)) {
            return false;
        }

        common::armgen::arm_reg dest_real = reg_index_to_gpr(d);
        common::armgen::arm_reg base_real = reg_index_to_gpr(n);
        common::armgen::arm_reg offset_real = reg_index_to_gpr(m);

        common::armgen::arm_reg offset_mapped = reg_supplier_.map(offset_real, 0);
        common::armgen::operand2 adv(offset_mapped);

        reg_supplier_.spill_lock(offset_real);

        const bool res = emit_memory_access(dest_real, base_real, adv, 16, false, U, P, W, true);
        reg_supplier_.release_spill_lock(offset_real);

        return res;
    }

    bool arm_translate_visitor::arm_LDRSB_imm(common::cc_flags cond, bool P, bool U, bool W, reg_index n, reg_index t,
        std::uint8_t imm8a, std::uint8_t imm8b) {
        // Can't write to PC
        if (!condition_passed(cond)) {
            return false;
        }

        common::armgen::arm_reg dest_real = reg_index_to_gpr(t);
        common::armgen::arm_reg base_real = reg_index_to_gpr(n);
        common::armgen::operand2 adv((imm8b & 0b1111) | ((imm8a & 0b1111) << 4));

        return emit_memory_access(dest_real, base_real, adv, 8, true, U, P, W, true);
    }

    bool arm_translate_visitor::arm_LDRSB_reg(common::cc_flags cond, bool P, bool U, bool W, reg_index n, reg_index d, reg_index m) {
        if (!condition_passed(cond)) {
            return false;
        }

        common::armgen::arm_reg dest_real = reg_index_to_gpr(d);
        common::armgen::arm_reg base_real = reg_index_to_gpr(n);
        common::armgen::arm_reg offset_real = reg_index_to_gpr(m);

        common::armgen::arm_reg offset_mapped = reg_supplier_.map(offset_real, 0);
        common::armgen::operand2 adv(offset_mapped);

        reg_supplier_.spill_lock(offset_real);

        const bool res = emit_memory_access(dest_real, base_real, adv, 8, true, U, P, W, true);
        reg_supplier_.release_spill_lock(offset_real);

        return res;
    }

    bool arm_translate_visitor::arm_LDRSH_imm(common::cc_flags cond, bool P, bool U, bool W, reg_index n,
        reg_index t, std::uint8_t imm8a, std::uint8_t imm8b) {
        // Can't write to PC
        if (!condition_passed(cond)) {
            return false;
        }

        common::armgen::arm_reg dest_real = reg_index_to_gpr(t);
        common::armgen::arm_reg base_real = reg_index_to_gpr(n);
        common::armgen::operand2 adv((imm8b & 0b1111) | ((imm8a & 0b1111) << 4));

        return emit_memory_access(dest_real, base_real, adv, 16, true, U, P, W, true);
    }

    bool arm_translate_visitor::arm_LDRSH_reg(common::cc_flags cond, bool P, bool U, bool W, reg_index n, reg_index d, reg_index m) {
        if (!condition_passed(cond)) {
            return false;
        }

        common::armgen::arm_reg dest_real = reg_index_to_gpr(d);
        common::armgen::arm_reg base_real = reg_index_to_gpr(n);
        common::armgen::arm_reg offset_real = reg_index_to_gpr(m);

        common::armgen::arm_reg offset_mapped = reg_supplier_.map(offset_real, 0);
        common::armgen::operand2 adv(offset_mapped);

        reg_supplier_.spill_lock(offset_real);

        const bool res = emit_memory_access(dest_real, base_real, adv, 16, true, U, P, W, true);
        reg_supplier_.release_spill_lock(offset_real);

        return res;
    }

    bool arm_translate_visitor::arm_STR_imm(common::cc_flags cond, bool P, bool U, bool W, reg_index n, reg_index t, std::uint16_t imm12) {
        if (!condition_passed(cond)) {
            return false;
        }

        common::armgen::arm_reg source_real = reg_index_to_gpr(t);
        common::armgen::arm_reg base_real = reg_index_to_gpr(n);
        common::armgen::operand2 adv(imm12);

        return emit_memory_access(source_real, base_real, adv, 32, false, U, P, W, false);
    }

    bool arm_translate_visitor::arm_STR_reg(common::cc_flags cond, bool P, bool U, bool W, reg_index n, reg_index t, std::uint8_t imm5, common::armgen::shift_type shift, reg_index m) {
        if (!condition_passed(cond)) {
            return false;
        }

        common::armgen::arm_reg source_real = reg_index_to_gpr(t);
        common::armgen::arm_reg base_real = reg_index_to_gpr(n);
        common::armgen::arm_reg offset_base_real = reg_index_to_gpr(m);

        common::armgen::arm_reg offset_base_mapped = reg_supplier_.map(offset_base_real, 0);
        common::armgen::operand2 adv(offset_base_mapped, shift, imm5);

        reg_supplier_.spill_lock(offset_base_real);

        const bool res = emit_memory_access(source_real, base_real, adv, 32, false, U, P, W, false);
        reg_supplier_.release_spill_lock(offset_base_real);

        return res;
    }

    bool arm_translate_visitor::arm_STRD_imm(common::cc_flags cond, bool P, bool U, bool W, reg_index n, reg_index t, std::uint8_t imm8a, std::uint8_t imm8b) {
        if (!condition_passed(cond)) {
            return false;
        }

        common::armgen::arm_reg source_real = reg_index_to_gpr(t);
        common::armgen::arm_reg source_real_2 = reg_index_to_gpr(t + 1);
        common::armgen::arm_reg base_real = reg_index_to_gpr(n);

        common::armgen::operand2 adv(((imm8a & 0b1111) << 4) | (imm8b & 0b1111));

        return emit_memory_access(source_real, base_real, adv, 64, false, U, P, W, false, source_real_2);
    }

    bool arm_translate_visitor::arm_STRB_imm(common::cc_flags cond, bool P, bool U, bool W, reg_index n, reg_index t, std::uint16_t imm12) {
        if (!condition_passed(cond)) {
            return false;
        }

        common::armgen::arm_reg source_real = reg_index_to_gpr(t);
        common::armgen::arm_reg base_real = reg_index_to_gpr(n);
        common::armgen::operand2 adv(imm12);

        return emit_memory_access(source_real, base_real, adv, 8, false, U, P, W, false);
    }

    bool arm_translate_visitor::arm_STRB_reg(common::cc_flags cond, bool P, bool U, bool W, reg_index n, reg_index t, std::uint8_t imm5, common::armgen::shift_type shift, reg_index m) {
        if (!condition_passed(cond)) {
            return false;
        }

        common::armgen::arm_reg source_real = reg_index_to_gpr(t);
        common::armgen::arm_reg base_real = reg_index_to_gpr(n);
        common::armgen::arm_reg offset_base_real = reg_index_to_gpr(m);

        common::armgen::arm_reg offset_base_mapped = reg_supplier_.map(offset_base_real, 0);
        common::armgen::operand2 adv(offset_base_mapped, shift, imm5);

        reg_supplier_.spill_lock(offset_base_real);

        const bool res = emit_memory_access(source_real, base_real, adv, 8, false, U, P, W, false);
        reg_supplier_.release_spill_lock(offset_base_real);

        return res;
    }

    bool arm_translate_visitor::arm_STRH_imm(common::cc_flags cond, bool P, bool U, bool W, reg_index n, reg_index t, std::uint8_t imm8a, std::uint8_t imm8b) {
        // Can't write to PC
        if (!condition_passed(cond)) {
            return false;
        }

        common::armgen::arm_reg source_real = reg_index_to_gpr(t);
        common::armgen::arm_reg base_real = reg_index_to_gpr(n);
        common::armgen::operand2 adv((imm8b & 0b1111) | ((imm8a & 0b1111) << 4));

        return emit_memory_access(source_real, base_real, adv, 16, false, U, P, W, false);
    }

    bool arm_translate_visitor::arm_STRH_reg(common::cc_flags cond, bool P, bool U, bool W, reg_index n, reg_index t, reg_index m) {
        if (!condition_passed(cond)) {
            return false;
        }

        common::armgen::arm_reg source_real = reg_index_to_gpr(t);
        common::armgen::arm_reg base_real = reg_index_to_gpr(n);
        common::armgen::arm_reg offset_base_real = reg_index_to_gpr(m);

        common::armgen::arm_reg offset_base_mapped = reg_supplier_.map(offset_base_real, 0);
        reg_supplier_.spill_lock(offset_base_real);

        const bool res = emit_memory_access(source_real, base_real, common::armgen::operand2(offset_base_mapped),
            16, false, U, P, W, false);
        reg_supplier_.release_spill_lock(offset_base_real);

        return res;
    }

    bool arm_translate_visitor::arm_LDM(common::cc_flags cond, bool W, reg_index n, reg_list list) {
        if (!condition_passed(cond)) {
            return false;
        }

        return emit_memory_access_chain(static_cast<common::armgen::arm_reg>(common::armgen::R0 + n), list, true, false, W, true);
    }

    bool arm_translate_visitor::arm_LDMDA(common::cc_flags cond, bool W, reg_index n, reg_list list) {
        if (!condition_passed(cond)) {
            return false;
        }

        return emit_memory_access_chain(static_cast<common::armgen::arm_reg>(common::armgen::R0 + n), list, false, false, W, true);
    }

    bool arm_translate_visitor::arm_LDMDB(common::cc_flags cond, bool W, reg_index n, reg_list list) {
        if (!condition_passed(cond)) {
            return false;
        }

        return emit_memory_access_chain(static_cast<common::armgen::arm_reg>(common::armgen::R0 + n), list, false, true, W, true);
    }

    bool arm_translate_visitor::arm_LDMIB(common::cc_flags cond, bool W, reg_index n, reg_list list) {
        if (!condition_passed(cond)) {
            return false;
        }

        return emit_memory_access_chain(static_cast<common::armgen::arm_reg>(common::armgen::R0 + n), list, true, true, W, true);
    }

    bool arm_translate_visitor::arm_STM(common::cc_flags cond, bool W, reg_index n, reg_list list) {
        if (!condition_passed(cond)) {
            return false;
        }

        return emit_memory_access_chain(static_cast<common::armgen::arm_reg>(common::armgen::R0 + n), list, true, false, W, false);
    }

    bool arm_translate_visitor::arm_STMDA(common::cc_flags cond, bool W, reg_index n, reg_list list) {
        if (!condition_passed(cond)) {
            return false;
        }

        return emit_memory_access_chain(static_cast<common::armgen::arm_reg>(common::armgen::R0 + n), list, false, false, W, false);
    }

    bool arm_translate_visitor::arm_STMDB(common::cc_flags cond, bool W, reg_index n, reg_list list) {
        if (!condition_passed(cond)) {
            return false;
        }

        return emit_memory_access_chain(static_cast<common::armgen::arm_reg>(common::armgen::R0 + n), list, false, true, W, false);
    }

    bool arm_translate_visitor::arm_STMIB(common::cc_flags cond, bool W, reg_index n, reg_list list) {
        if (!condition_passed(cond)) {
            return false;
        }

        return emit_memory_access_chain(static_cast<common::armgen::arm_reg>(common::armgen::R0 + n), list, true, true, W, false);
    }

    bool thumb_translate_visitor::thumb16_PUSH(bool m, reg_list list) {
        if (m) {
            list |= 1 << 14;
        }

        return emit_memory_access_chain(common::armgen::R13, list, false, true, true, false);
    }

    bool thumb_translate_visitor::thumb16_POP(bool p, reg_list list) {
        if (p) {
            list |= 1 << 15;
        }

        // Who that does not do writeback in here may be committing war crimes
        const bool permit_writeback = ((list & (1 << 13)) == 0);
        return emit_memory_access_chain(common::armgen::R13, list, true, false, permit_writeback, true);
    }

    bool thumb_translate_visitor::thumb16_LDMIA(reg_index n, reg_list list) {
        const int reg_index = static_cast<int>(n) - static_cast<int>(common::armgen::R0);
        const bool permit_writeback = ((list & (1 << reg_index)) == 0);

        return emit_memory_access_chain(reg_index_to_gpr(n), list, true, false, permit_writeback, true);
    }

    bool thumb_translate_visitor::thumb16_STMIA(reg_index n, reg_list list) {
        return emit_memory_access_chain(reg_index_to_gpr(n), list, true, false, true, false);
    }

    bool thumb_translate_visitor::thumb16_LDR_reg(reg_index m, reg_index n, reg_index t) {
        // All of these can't encode nor write R15. So we are ok!
        common::armgen::arm_reg dest_real = reg_index_to_gpr(t);
        common::armgen::arm_reg base_real = reg_index_to_gpr(n);
        common::armgen::arm_reg offset_real = reg_index_to_gpr(m);

        common::armgen::arm_reg offset_mapped = reg_supplier_.map(offset_real, 0);
        reg_supplier_.spill_lock(offset_real);

        const bool res = emit_memory_access(dest_real, base_real, common::armgen::operand2(offset_mapped),
            32, false, true, true, false, true);

        reg_supplier_.release_spill_lock(offset_real);
        return res;
    }

    bool thumb_translate_visitor::thumb16_LDR_literal(reg_index t, std::uint8_t imm8) {
        common::armgen::arm_reg dest_real = reg_index_to_gpr(t);
        common::armgen::operand2 adv(imm8 << 2);

        return emit_memory_access(dest_real, common::armgen::R15, adv, 32, false, true, true, false, true);
    }

    bool thumb_translate_visitor::thumb16_LDR_imm_t1(std::uint8_t imm5, reg_index n, reg_index t) {
        // Can't write to PC, no need precaution! :D
        common::armgen::arm_reg dest_real = reg_index_to_gpr(t);
        common::armgen::arm_reg base_real = reg_index_to_gpr(n);

        // This imm5 when shifted becomes 7bit, which still fits well in 8-bit region so no worries.
        common::armgen::operand2 adv(imm5 << 2);

        return emit_memory_access(dest_real, base_real, adv, 32, false, true, true, false, true);
    }

    bool thumb_translate_visitor::thumb16_LDR_imm_t2(reg_index t, std::uint8_t imm8) {
        // Can't write to PC, no need precaution! :D
        common::armgen::arm_reg dest_real = reg_index_to_gpr(t);
        common::armgen::operand2 adv(imm8 << 2);

        return emit_memory_access(dest_real, common::armgen::R13, adv, 32, false, true, true, false, true);
    }

    bool thumb_translate_visitor::thumb16_LDRB_reg(reg_index m, reg_index n, reg_index t) {
        // All of these can't encode nor write R15. So we are ok!
        common::armgen::arm_reg dest_real = reg_index_to_gpr(t);
        common::armgen::arm_reg base_real = reg_index_to_gpr(n);
        common::armgen::arm_reg offset_real = reg_index_to_gpr(m);

        common::armgen::arm_reg offset_mapped = reg_supplier_.map(offset_real, 0);
        reg_supplier_.spill_lock(offset_real);

        const bool res = emit_memory_access(dest_real, base_real, common::armgen::operand2(offset_mapped),
            8, false, true, true, false, true);

        reg_supplier_.release_spill_lock(offset_real);

        return res;
    }

    bool thumb_translate_visitor::thumb16_LDRB_imm(std::uint8_t imm5, reg_index n, reg_index t) {
        // Can't write to PC, no need precaution! :D
        common::armgen::arm_reg dest_real = reg_index_to_gpr(t);
        common::armgen::arm_reg base_real = reg_index_to_gpr(n);

        // This imm5 when shifted becomes 7bit, which still fits well in 8-bit region so no worries.
        common::armgen::operand2 adv(imm5);

        return emit_memory_access(dest_real, base_real, adv, 8, false, true, true, false, true);
    }

    bool thumb_translate_visitor::thumb16_LDRH_reg(reg_index m, reg_index n, reg_index t) {
        // All of these can't encode nor write R15. So we are ok!
        common::armgen::arm_reg dest_real = reg_index_to_gpr(t);
        common::armgen::arm_reg base_real = reg_index_to_gpr(n);
        common::armgen::arm_reg offset_real = reg_index_to_gpr(m);

        common::armgen::arm_reg offset_mapped = reg_supplier_.map(offset_real, 0);
        reg_supplier_.spill_lock(offset_real);

        const bool res = emit_memory_access(dest_real, base_real, common::armgen::operand2(offset_mapped),
            16, false, true, true, false, true);

        reg_supplier_.release_spill_lock(offset_real);
        return res;
    }

    bool thumb_translate_visitor::thumb16_LDRH_imm(std::uint8_t imm5, reg_index n, reg_index t) {
        // Can't write to PC, no need precaution! :D
        common::armgen::arm_reg dest_real = reg_index_to_gpr(t);
        common::armgen::arm_reg base_real = reg_index_to_gpr(n);

        // This imm5 when shifted becomes 7bit, which still fits well in 8-bit region so no worries.
        common::armgen::operand2 adv(imm5 << 1);

        return emit_memory_access(dest_real, base_real, adv, 16, false, true, true, false, true);
    }

    bool thumb_translate_visitor::thumb16_LDRSH_reg(reg_index m, reg_index n, reg_index t) {
        // All of these can't encode nor write R15. So we are ok!
        common::armgen::arm_reg dest_real = reg_index_to_gpr(t);
        common::armgen::arm_reg base_real = reg_index_to_gpr(n);
        common::armgen::arm_reg offset_real = reg_index_to_gpr(m);

        common::armgen::arm_reg offset_mapped = reg_supplier_.map(offset_real, 0);
        reg_supplier_.spill_lock(offset_real);

        const bool res = emit_memory_access(dest_real, base_real, common::armgen::operand2(offset_mapped),
            16, true, true, true, false, true);

        reg_supplier_.release_spill_lock(offset_real);
        return res;
    }

    bool thumb_translate_visitor::thumb16_LDRSB_reg(reg_index m, reg_index n, reg_index t) {
        // All of these can't encode nor write R15. So we are ok!
        common::armgen::arm_reg dest_real = reg_index_to_gpr(t);
        common::armgen::arm_reg base_real = reg_index_to_gpr(n);
        common::armgen::arm_reg offset_real = reg_index_to_gpr(m);

        common::armgen::arm_reg offset_mapped = reg_supplier_.map(offset_real, 0);
        reg_supplier_.spill_lock(offset_real);

        const bool res = emit_memory_access(dest_real, base_real, common::armgen::operand2(offset_mapped),
            8, true, true, true, false, true);

        reg_supplier_.release_spill_lock(offset_real);

        return res;
    }

    bool thumb_translate_visitor::thumb16_STR_imm_t1(std::uint8_t imm5, reg_index n, reg_index t) {
        common::armgen::arm_reg source_real = reg_index_to_gpr(t);
        common::armgen::arm_reg base_real = reg_index_to_gpr(n);

        // This imm5 when shifted becomes 7bit, which still fits well in 8-bit region so no worries.
        common::armgen::operand2 adv(imm5 << 2);

        return emit_memory_access(source_real, base_real, adv, 32, false, true, true, false, false);
    }

    bool thumb_translate_visitor::thumb16_STR_imm_t2(reg_index t, std::uint8_t imm8) {
        common::armgen::arm_reg source_real = reg_index_to_gpr(t);
        common::armgen::operand2 adv(imm8 << 2);

        return emit_memory_access(source_real, common::armgen::R13, adv, 32, false, true, true, false, false);
    }

    bool thumb_translate_visitor::thumb16_STRB_reg(reg_index m, reg_index n, reg_index t) {
        common::armgen::arm_reg source_real = reg_index_to_gpr(t);
        common::armgen::arm_reg base_real = reg_index_to_gpr(n);
        common::armgen::arm_reg offset_real = reg_index_to_gpr(m);

        common::armgen::arm_reg offset_mapped = reg_supplier_.map(offset_real, 0);
        reg_supplier_.spill_lock(offset_real);

        const bool res = emit_memory_access(source_real, base_real, common::armgen::operand2(offset_mapped),
            8, false, true, true, false, false);

        reg_supplier_.release_spill_lock(offset_real);
        return res;
    }

    bool thumb_translate_visitor::thumb16_STRB_imm(std::uint8_t imm5, reg_index n, reg_index t) {
        common::armgen::arm_reg source_real = reg_index_to_gpr(t);
        common::armgen::arm_reg base_real = reg_index_to_gpr(n);
        common::armgen::operand2 adv(imm5);

        return emit_memory_access(source_real, base_real, adv, 8, false, true, true, false, false);
    }

    bool thumb_translate_visitor::thumb16_STR_reg(reg_index m, reg_index n, reg_index t) {
        common::armgen::arm_reg source_real = reg_index_to_gpr(t);
        common::armgen::arm_reg base_real = reg_index_to_gpr(n);
        common::armgen::arm_reg offset_real = reg_index_to_gpr(m);

        common::armgen::arm_reg offset_mapped = reg_supplier_.map(offset_real, 0);
        reg_supplier_.spill_lock(offset_real);

        const bool res = emit_memory_access(source_real, base_real, common::armgen::operand2(offset_mapped),
            32, false, true, true, false, false);

        reg_supplier_.release_spill_lock(offset_real);
        return res;
    }

    bool thumb_translate_visitor::thumb16_STRH_reg(reg_index m, reg_index n, reg_index t) {
        common::armgen::arm_reg source_real = reg_index_to_gpr(t);
        common::armgen::arm_reg base_real = reg_index_to_gpr(n);
        common::armgen::arm_reg offset_real = reg_index_to_gpr(m);

        common::armgen::arm_reg offset_mapped = reg_supplier_.map(offset_real, 0);
        reg_supplier_.spill_lock(offset_real);

        const bool res = emit_memory_access(source_real, base_real, common::armgen::operand2(offset_mapped),
            16, false, true, true, false, false);

        reg_supplier_.release_spill_lock(offset_real);
        return res;
    }

    bool thumb_translate_visitor::thumb16_STRH_imm(std::uint8_t imm5, reg_index n, reg_index t) {
        common::armgen::arm_reg source_real = reg_index_to_gpr(t);
        common::armgen::arm_reg base_real = reg_index_to_gpr(n);

        common::armgen::operand2 adv(imm5 << 1);

        return emit_memory_access(source_real, base_real, adv, 16, false, true, true, false, false);
    }
}