Vivado Simulator 2018.2
Time resolution is 1 ps
Starting Decode Test
--------------------------------------------------------------------------------
addi zero, zero, 0
Time:         10
instruction:  00000000000000000000000000010011
PC:           0000
JALR_target:  0000
branch        0
next_PC_sel   0
target_PC     0004
read_sel1:     0
read_sel2:     0
write_sel:     0
wEn:          1
branch_op:    0
imm32:        00000000000000000000000000000000
op_A_sel:     10
op_B_sel:     1
ALU_Control:  000000
mem_wEn:      0
wb_sel:       0
--------------------------------------------------------------------------------



addi a1, zero, -1
Time:         20
instruction:  11111111111100000000010110010011
PC:           0000
JALR_target:  0000
branch        0
next_PC_sel   0
target_PC     0003
read_sel1:     0
read_sel2:    31
write_sel:    11
wEn:          1
branch_op:    0
imm32:        11111111111111111111111111111111
op_A_sel:     10
op_B_sel:     1
ALU_Control:  000000
mem_wEn:      0
wb_sel:       0
--------------------------------------------------------------------------------



add a6, a1, a2
Time:         30
instruction:  00000000110001011000100000110011
PC:           0000
JALR_target:  0000
branch        0
next_PC_sel   0
target_PC     0004
read_sel1:    11
read_sel2:    12
write_sel:    16
wEn:          1
branch_op:    0
imm32:        00000000000000000000000000000000
op_A_sel:     10
op_B_sel:     0
ALU_Control:  000000
mem_wEn:      0
wb_sel:       0
--------------------------------------------------------------------------------



sub a7, a2, a4
Time:         40
instruction:  01000000111001100000100010110011
PC:           0000
JALR_target:  0000
branch        0
next_PC_sel   0
target_PC     0004
read_sel1:    12
read_sel2:    14
write_sel:    17
wEn:          1
branch_op:    0
imm32:        00000000000000000000000000000000
op_A_sel:     10
op_B_sel:     0
ALU_Control:  001000
mem_wEn:      0
wb_sel:       0
--------------------------------------------------------------------------------



slt a0, a1, a5
Time:         50
instruction:  00000000111101011010010100110011
PC:           0000
JALR_target:  0000
branch        0
next_PC_sel   0
target_PC     0004
read_sel1:    11
read_sel2:    15
write_sel:    10
wEn:          1
branch_op:    0
imm32:        00000000000000000000000000000000
op_A_sel:     10
op_B_sel:     0
ALU_Control:  000010
mem_wEn:      0
wb_sel:       0
--------------------------------------------------------------------------------



xor a4, a1, a5
Time:         60
instruction:  00000000111101011100011100110011
PC:           0000
JALR_target:  0000
branch        0
next_PC_sel   0
target_PC     0004
read_sel1:    11
read_sel2:    15
write_sel:    14
wEn:          1
branch_op:    0
imm32:        00000000000000000000000000000000
op_A_sel:     10
op_B_sel:     0
ALU_Control:  000100
mem_wEn:      0
wb_sel:       0
--------------------------------------------------------------------------------



and a3, a3, a1
Time:         70
instruction:  00000000101101101111011010110011
PC:           0000
JALR_target:  0000
branch        0
next_PC_sel   0
target_PC     0004
read_sel1:    13
read_sel2:    11
write_sel:    13
wEn:          1
branch_op:    0
imm32:        00000000000000000000000000000000
op_A_sel:     10
op_B_sel:     0
ALU_Control:  000111
mem_wEn:      0
wb_sel:       0
--------------------------------------------------------------------------------



addi a1, zero, 1536
Time:         80
instruction:  01100000000000000000010110010011
PC:           0000
JALR_target:  0000
branch        0
next_PC_sel   0
target_PC     0604
read_sel1:     0
read_sel2:     0
write_sel:    11
wEn:          1
branch_op:    0
imm32:        00000000000000000000011000000000
op_A_sel:     10
op_B_sel:     1
ALU_Control:  000000
mem_wEn:      0
wb_sel:       0
--------------------------------------------------------------------------------



sw a2, 0(a1)
Time:         90
instruction:  00000000110001011010000000100011
PC:           0000
JALR_target:  0000
branch        0
next_PC_sel   0
target_PC     0004
read_sel1:    11
read_sel2:    12
write_sel:     0
wEn:          0
branch_op:    0
imm32:        00000000000000000000000000000000
op_A_sel:     10
op_B_sel:     1
ALU_Control:  000000
mem_wEn:      1
wb_sel:       0
--------------------------------------------------------------------------------



lw s2, 0(a1)
Time:         100
instruction:  00000000000001011010100100000011
PC:           0000
JALR_target:  0000
branch        0
next_PC_sel   0
target_PC     0004
read_sel1:    11
read_sel2:     0
write_sel:    18
wEn:          1
branch_op:    0
imm32:        00000000000000000000000000000000
op_A_sel:     10
op_B_sel:     1
ALU_Control:  000000
mem_wEn:      0
wb_sel:       1
--------------------------------------------------------------------------------



jal	zero,128
Time:         110
instruction:  00000001010000000000000001101111
PC:           0114
JALR_target:  0000
branch        0
next_PC_sel   1
target_PC     012c
read_sel1:     0
read_sel2:    20
write_sel:     0
wEn:          1
branch_op:    0
imm32:        00000000000000000000000000010100
op_A_sel:     10
op_B_sel:     1
ALU_Control:  011111
mem_wEn:      0
wb_sel:       0
--------------------------------------------------------------------------------



jalr ra,196(ra)
Time:         120
instruction:  00001100010000001000000011100111
PC:           0094
JALR_target:  0154
branch        0
next_PC_sel   1
target_PC     0154
read_sel1:     1
read_sel2:     4
write_sel:     1
wEn:          1
branch_op:    0
imm32:        00000000000000000000000011000100
op_A_sel:     10
op_B_sel:     1
ALU_Control:  111111
mem_wEn:      0
wb_sel:       0
--------------------------------------------------------------------------------



auipc rd, ABBBB
Time:         130
instruction:  10101011101110111011000110010111
PC:           0004
JALR_target:  0154
branch        0
next_PC_sel   0
target_PC     bbc3
read_sel1:    23
read_sel2:    27
write_sel:     3
wEn:          1
branch_op:    0
imm32:        11111111111110101011101110111011
op_A_sel:     00
op_B_sel:     1
ALU_Control:  000000
mem_wEn:      0
wb_sel:       0
--------------------------------------------------------------------------------



lui rd, ABBBB
Time:         150
instruction:  10101011101110111011000110110111
PC:           0000
JALR_target:  0154
branch        0
next_PC_sel   0
target_PC     bbbf
read_sel1:    23
read_sel2:    27
write_sel:     3
wEn:          1
branch_op:    0
imm32:        11111111111110101011101110111011
op_A_sel:     10
op_B_sel:     1
ALU_Control:  000000
mem_wEn:      0
wb_sel:       0
--------------------------------------------------------------------------------



beq x1, x2
Time:         160
instruction:  00000000001000001000100001100011
PC:           0004
JALR_target:  0154
branch        1
next_PC_sel   1
target_PC     0014
read_sel1:     1
read_sel2:     2
write_sel:    16
wEn:          0
branch_op:    1
imm32:        00000000000000000000000000010000
op_A_sel:     10
op_B_sel:     1
ALU_Control:  010000
mem_wEn:      0
wb_sel:       0
--------------------------------------------------------------------------------



lw x2, 4(x8)
Time:         170
instruction:  00000000000000010010011000100011
PC:           0000
JALR_target:  0154
branch        0
next_PC_sel   0
target_PC     0010
read_sel1:     2
read_sel2:     0
write_sel:    12
wEn:          0
branch_op:    0
imm32:        00000000000000000000000000001100
op_A_sel:     10
op_B_sel:     1
ALU_Control:  000000
mem_wEn:      1
wb_sel:       0
--------------------------------------------------------------------------------



