{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1676314358679 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1676314358679 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 13 13:52:38 2023 " "Processing started: Mon Feb 13 13:52:38 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1676314358679 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1676314358679 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Labs -c Labs " "Command: quartus_map --read_settings_files=on --write_settings_files=off Labs -c Labs" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1676314358679 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1676314359056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "labs.bdf 1 1 " "Found 1 design units, including 1 entities, in source file labs.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Labs " "Found entity 1: Labs" {  } { { "Labs.bdf" "" { Schematic "C:/Users/simon/Documents/Github/ELEC_374_Labs/Labs.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676314359107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676314359107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.v" "" { Text "C:/Users/simon/Documents/Github/ELEC_374_Labs/PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676314359111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676314359111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx.v 1 1 " "Found 1 design units, including 1 entities, in source file rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 RX " "Found entity 1: RX" {  } { { "RX.v" "" { Text "C:/Users/simon/Documents/Github/ELEC_374_Labs/RX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676314359113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676314359113 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "BusMux.v(64) " "Verilog HDL warning at BusMux.v(64): extended using \"x\" or \"z\"" {  } { { "BusMux.v" "" { Text "C:/Users/simon/Documents/Github/ELEC_374_Labs/BusMux.v" 64 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1676314359116 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "BusMux BusMux.v " "Entity \"BusMux\" obtained from \"BusMux.v\" instead of from Quartus II megafunction library" {  } { { "BusMux.v" "" { Text "C:/Users/simon/Documents/Github/ELEC_374_Labs/BusMux.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1676314359118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "busmux.v 1 1 " "Found 1 design units, including 1 entities, in source file busmux.v" { { "Info" "ISGN_ENTITY_NAME" "1 BusMux " "Found entity 1: BusMux" {  } { { "BusMux.v" "" { Text "C:/Users/simon/Documents/Github/ELEC_374_Labs/BusMux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676314359118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676314359118 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "MDR.v(7) " "Verilog HDL information at MDR.v(7): always construct contains both blocking and non-blocking assignments" {  } { { "MDR.v" "" { Text "C:/Users/simon/Documents/Github/ELEC_374_Labs/MDR.v" 7 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1676314359121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mdr.v 1 1 " "Found 1 design units, including 1 entities, in source file mdr.v" { { "Info" "ISGN_ENTITY_NAME" "1 MDR " "Found entity 1: MDR" {  } { { "MDR.v" "" { Text "C:/Users/simon/Documents/Github/ELEC_374_Labs/MDR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676314359122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676314359122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/Users/simon/Documents/Github/ELEC_374_Labs/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676314359127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676314359127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file bus_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus_tb " "Found entity 1: bus_tb" {  } { { "bus_tb.v" "" { Text "C:/Users/simon/Documents/Github/ELEC_374_Labs/bus_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676314359131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676314359131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_tb " "Found entity 1: ALU_tb" {  } { { "ALU_tb.v" "" { Text "C:/Users/simon/Documents/Github/ELEC_374_Labs/ALU_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676314359134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676314359134 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU " "Elaborating entity \"ALU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1676314359168 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "i ALU.v(2) " "Verilog HDL or VHDL warning at ALU.v(2): object \"i\" assigned a value but never read" {  } { { "ALU.v" "" { Text "C:/Users/simon/Documents/Github/ELEC_374_Labs/ALU.v" 2 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1676314359171 "|ALU"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "prev ALU.v(3) " "Verilog HDL or VHDL warning at ALU.v(3): object \"prev\" assigned a value but never read" {  } { { "ALU.v" "" { Text "C:/Users/simon/Documents/Github/ELEC_374_Labs/ALU.v" 3 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1676314359171 "|ALU"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp ALU.v(4) " "Verilog HDL or VHDL warning at ALU.v(4): object \"temp\" assigned a value but never read" {  } { { "ALU.v" "" { Text "C:/Users/simon/Documents/Github/ELEC_374_Labs/ALU.v" 4 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1676314359171 "|ALU"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c ALU.v(5) " "Verilog HDL or VHDL warning at ALU.v(5): object \"c\" assigned a value but never read" {  } { { "ALU.v" "" { Text "C:/Users/simon/Documents/Github/ELEC_374_Labs/ALU.v" 5 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1676314359171 "|ALU"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r ALU.v(6) " "Verilog HDL or VHDL warning at ALU.v(6): object \"r\" assigned a value but never read" {  } { { "ALU.v" "" { Text "C:/Users/simon/Documents/Github/ELEC_374_Labs/ALU.v" 6 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1676314359171 "|ALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ALU.v(15) " "Verilog HDL assignment warning at ALU.v(15): truncated value with size 32 to match size of target (1)" {  } { { "ALU.v" "" { Text "C:/Users/simon/Documents/Github/ELEC_374_Labs/ALU.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1676314359172 "|ALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 ALU.v(25) " "Verilog HDL assignment warning at ALU.v(25): truncated value with size 64 to match size of target (32)" {  } { { "ALU.v" "" { Text "C:/Users/simon/Documents/Github/ELEC_374_Labs/ALU.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1676314359175 "|ALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 ALU.v(55) " "Verilog HDL assignment warning at ALU.v(55): truncated value with size 64 to match size of target (32)" {  } { { "ALU.v" "" { Text "C:/Users/simon/Documents/Github/ELEC_374_Labs/ALU.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1676314359179 "|ALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 ALU.v(56) " "Verilog HDL assignment warning at ALU.v(56): truncated value with size 64 to match size of target (32)" {  } { { "ALU.v" "" { Text "C:/Users/simon/Documents/Github/ELEC_374_Labs/ALU.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1676314359179 "|ALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 ALU.v(59) " "Verilog HDL assignment warning at ALU.v(59): truncated value with size 64 to match size of target (32)" {  } { { "ALU.v" "" { Text "C:/Users/simon/Documents/Github/ELEC_374_Labs/ALU.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1676314359180 "|ALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 ALU.v(63) " "Verilog HDL assignment warning at ALU.v(63): truncated value with size 64 to match size of target (32)" {  } { { "ALU.v" "" { Text "C:/Users/simon/Documents/Github/ELEC_374_Labs/ALU.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1676314359180 "|ALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ALU.v(169) " "Verilog HDL assignment warning at ALU.v(169): truncated value with size 32 to match size of target (1)" {  } { { "ALU.v" "" { Text "C:/Users/simon/Documents/Github/ELEC_374_Labs/ALU.v" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1676314359295 "|ALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ALU.v(184) " "Verilog HDL assignment warning at ALU.v(184): truncated value with size 32 to match size of target (1)" {  } { { "ALU.v" "" { Text "C:/Users/simon/Documents/Github/ELEC_374_Labs/ALU.v" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1676314359295 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[0\] ALU.v(190) " "Inferred latch for \"i\[0\]\" at ALU.v(190)" {  } { { "ALU.v" "" { Text "C:/Users/simon/Documents/Github/ELEC_374_Labs/ALU.v" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676314359344 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[31\] ALU.v(190) " "Inferred latch for \"i\[31\]\" at ALU.v(190)" {  } { { "ALU.v" "" { Text "C:/Users/simon/Documents/Github/ELEC_374_Labs/ALU.v" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676314359344 "|ALU"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1676314366676 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/simon/Documents/Github/ELEC_374_Labs/output_files/Labs.map.smsg " "Generated suppressed messages file C:/Users/simon/Documents/Github/ELEC_374_Labs/output_files/Labs.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1676314369424 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1676314369934 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676314369934 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7782 " "Implemented 7782 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "68 " "Implemented 68 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1676314370183 ""} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Implemented 64 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1676314370183 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7650 " "Implemented 7650 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1676314370183 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1676314370183 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4619 " "Peak virtual memory: 4619 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1676314370205 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 13 13:52:50 2023 " "Processing ended: Mon Feb 13 13:52:50 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1676314370205 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1676314370205 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1676314370205 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1676314370205 ""}
