"""Priv coverpoint handler for cp_exceptionsv_address_fault.

Generates tests that execute vector LS instructions with a valid vtype
but a bad address (0) in rs1, triggering an address fault while vill=0.
This crosses vtype_valid × trap_occurred.
"""

from __future__ import annotations

from random import seed as set_seed

import vector_testgen_common as common
from priv_coverpoint_registry import register

CP = "cp_exceptionsv_address_fault"


@register(CP)
def make_exceptionsv_address_fault(instruction: str) -> None:
    """Execute LS instruction with valid vtype + bad address → address fault."""
    set_seed(common.myhash(instruction + CP))

    # Use SEW=EEW so EMUL=LMUL=1, avoiding register overlap issues
    eew = common.getInstructionEEW(instruction) or common.minSEW_MIN
    sew = eew

    instruction_data = common.randomizeVectorInstructionData(
        instruction, sew, common.getBaseSuiteTestCount(),
        vd_val_pointer="vector_random",
        vs2_val_pointer="vector_random",
        vs1_val_pointer="vector_random",
    )
    common.remapPrivScalarRegs(instruction_data, instruction)

    args = common.getInstructionArguments(instruction)

    # Setup: valid vtype (vill=0), vstart=0, vl=1
    common.writeLine(f"\n# Testcase {CP}")
    from .cp_exceptionsv_LS import _emit_setup
    _emit_setup(instruction, instruction_data, sew)

    # rs1 = RVMODEL_ACCESS_FAULT_ADDRESS → triggers address fault. Use the
    # randomly chosen rs1 register, not a hardcoded one.
    rs1_reg = instruction_data[1]["rs1"]["reg"]
    common.writeLine(f"li x{rs1_reg}, RVMODEL_ACCESS_FAULT_ADDRESS", f"# rs1 (x{rs1_reg}) = RVMODEL_ACCESS_FAULT_ADDRESS → address fault trigger")

    # Build testline: unmasked to ensure memory access actually occurs
    vec_data, scalar_data, fp_data, imm_val = instruction_data
    testline = instruction + " "
    for arg in args:
        if arg == "vm":
            # Unmasked: drop vm to guarantee the access happens
            testline = testline[:-2]
        elif arg == "v0":
            testline += "v0"
        elif arg == "imm":
            testline += f"{imm_val}"
        elif arg[0] == "v":
            testline += f"v{vec_data[arg]['reg']}"
        elif arg[0] == "r":
            if arg == "rs1":
                # rs1 = 0 → address fault
                scalar_data[arg]["val"] = 0
                testline += f"(x{scalar_data[arg]['reg']})"
            else:
                common.loadScalarReg(arg, scalar_data)
                testline += f"x{scalar_data[arg]['reg']}"
        elif arg[0] == "f":
            testline += f"f{fp_data[arg]['reg']}"
        else:
            raise TypeError(f"Unsupported argument type: '{arg}'")
        testline += ", "
    testline = testline[:-2]

    # clang's RV32 frontend rejects indexed-segment ei{32,64} mnemonics
    # ("requires RV64I"); emit raw `.insn` encoding to force assembly.
    if instruction in common.indexed_ls_ins:
        testline = common.encodeIndexedLSAsInsn(instruction, instruction_data, masked=False)

    vd = vec_data["vd"]["reg"]
    rd = scalar_data["rd"]["reg"]

    if vec_data["vd"]["reg_type"] in ("mask", "scalar"):
        sig_lmul, sig_wr = 1, True
    elif instruction in common.whole_register_move:
        sig_lmul, sig_wr = common.getLengthLmul(instruction), True
    else:
        sig_lmul, sig_wr = 1, False

    skip = instruction in common.vector_stores
    common.add_testcase_string(CP, instruction)
    common.writeVecTest(
        instruction, CP, vd, sew, testline,
        test=instruction, rd=rd, vl=1, sig_lmul=sig_lmul,
        sig_whole_register_store=sig_wr, priv=True, skip_sigupd=skip,
    )
