
         Lattice Mapping Report File for Design Module 'topshiftRL00'


Design Information
------------------

Command line:   map -a MachXO2 -p LCMXO2-7000HE -t TQFP144 -s 4 -oc Commercial
     shiftRL00_shiftRL0.ngd -o shiftRL00_shiftRL0_map.ncd -pr
     shiftRL00_shiftRL0.prf -mp shiftRL00_shiftRL0.mrp -lpf
     C:/Users/Mario/Desktop/Semestre 10/Arquitectura de Computadoras/Practicas/P
     rimerParcial/Practica14/shiftRL00/shiftRL0/shiftRL00_shiftRL0_synplify.lpf
     -lpf C:/Users/Mario/Desktop/Semestre 10/Arquitectura de
     Computadoras/Practicas/PrimerParcial/Practica14/shiftRL00/shiftRL00.lpf -c
     0 -gui 
Target Vendor:  LATTICE
Target Device:  LCMXO2-7000HETQFP144
Target Performance:   4
Mapper:  xo2c00,  version:  Diamond (64-bit) 3.10.3.144
Mapped on:  09/05/19  10:57:47

Design Summary
--------------

   Number of registers:     39 out of  7209 (1%)
      PFU registers:           31 out of  6864 (0%)
      PIO registers:            8 out of   345 (2%)
   Number of SLICEs:        38 out of  3432 (1%)
      SLICEs as Logic/ROM:     38 out of  3432 (1%)
      SLICEs as RAM:            0 out of  2574 (0%)
      SLICEs as Carry:         12 out of  3432 (0%)
   Number of LUT4s:         75 out of  6864 (1%)
      Number used as logic LUTs:         51
      Number used as distributed RAM:     0
      Number used as ripple logic:       24
      Number used as shift registers:     0
   Number of PIO sites used: 23 + 4(JTAG) out of 115 (23%)
   Number of block RAMs:  0 out of 26 (0%)
   Number of GSRs:  0 out of 1 (0%)
   EFB used :       No
   JTAG used :      No
   Readback used :  No
   Oscillator used :  Yes
   Startup used :   No
   POR :            On
   Bandgap :        On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.
   Number of clocks:  1

                                    Page 1




Design:  topshiftRL00                                  Date:  09/05/19  10:57:47

Design Summary (cont)
---------------------
     Net SR00.sclk_0: 25 loads, 25 rising, 0 falling (Driver: SR00/D00/OSCInst0
     )
   Number of Clock Enables:  1
     Net un1_oscout_0_sqmuxa_1_i_0_RNIN7EM: 12 loads, 4 LSLICEs
   Number of LSRs:  2
     Net un1_oscout_0_sqmuxa_1_i_0_RNIUL2S: 8 loads, 0 LSLICEs
     Net SR00/D01/oscout_0_sqmuxa_i_RNIAFDS: 12 loads, 12 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net un1_oscout_0_sqmuxa_1_i_0_RNIN7EM: 13 loads
     Net SR00/D01/oscout_0_sqmuxa_i_RNIAFDS: 12 loads
     Net reset0_c: 9 loads
     Net cdiv00_c[0]: 8 loads
     Net cdiv00_c[2]: 8 loads
     Net SR00/D01/sdiv[21]: 8 loads
     Net un1_oscout_0_sqmuxa_1_i_0_RNIUL2S: 8 loads
     Net cdiv00_c[1]: 7 loads
     Net SR00/D01/sdiv[14]: 7 loads
     Net cdiv00_c[4]: 6 loads




   Number of warnings:  0
   Number of errors:    0
     

Design Errors/Warnings
----------------------

   No errors or warnings present.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+
| clk0                | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| cdiv00[0]           | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outs0[7]            | OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| outs0[6]            | OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| outs0[5]            | OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| outs0[4]            | OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| outs0[3]            | OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| outs0[2]            | OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| outs0[1]            | OUTPUT    | LVCMOS25  | OUT        |

                                    Page 2




Design:  topshiftRL00                                  Date:  09/05/19  10:57:47

IO (PIO) Attributes (cont)
--------------------------
+---------------------+-----------+-----------+------------+
| outs0[0]            | OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| ins0[7]             | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ins0[6]             | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ins0[5]             | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ins0[4]             | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ins0[3]             | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ins0[2]             | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ins0[1]             | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ins0[0]             | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| reset0              | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| cdiv00[4]           | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| cdiv00[3]           | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| cdiv00[2]           | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| cdiv00[1]           | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+

Removed logic
-------------

Block VCC undriven or does not drive anything - clipped.
Block GSR_INST undriven or does not drive anything - clipped.
Block GND undriven or does not drive anything - clipped.
Block SR00/GND undriven or does not drive anything - clipped.
Block SR00/VCC undriven or does not drive anything - clipped.
Block SR00/D00/VCC undriven or does not drive anything - clipped.
Block SR00/D01/VCC undriven or does not drive anything - clipped.
Block SR01/GND undriven or does not drive anything - clipped.
Block SR01/VCC undriven or does not drive anything - clipped.
Signal SR00/D00/GND undriven or does not drive anything - clipped.
Signal SR00/D01/GND undriven or does not drive anything - clipped.
Signal VCC undriven or does not drive anything - clipped.
Signal SR00/D00/OSCInst0_SEDSTDBY undriven or does not drive anything - clipped.
     
Signal SR00/D01/un1_sdiv_s_21_0_S1 undriven or does not drive anything -
     clipped.
Signal SR00/D01/un1_sdiv_s_21_0_COUT undriven or does not drive anything -
     clipped.
Signal SR00/D01/un1_sdiv_cry_0_0_S0 undriven or does not drive anything -
     clipped.
Signal SR00/D01/N_1 undriven or does not drive anything - clipped.
Block SR00/D00/GND was optimized away.
Block SR00/D01/GND was optimized away.

                                    Page 3




Design:  topshiftRL00                                  Date:  09/05/19  10:57:47


Memory Usage
------------


     

OSC Summary
-----------

OSC 1:                                     Pin/Node Value
  OSC Instance Name:                                SR00/D00/OSCInst0
  OSC Type:                                         OSCH
  STDBY Input:                                      NONE
  OSC Output:                              NODE     SR00.sclk_0
  OSC Nominal Frequency (MHz):                      2.08

ASIC Components
---------------

Instance Name: SR00/D00/OSCInst0
         Type: OSCH

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs  
   Total REAL Time: 2 secs  
   Peak Memory Usage: 35 MB
        





























                                    Page 4


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights
     reserved.
