\documentclass[11pt,a4paper,english]{article}
\input{preamble.tex}

\author{Deyvi Andrade- Aviles}
\date{\today}

\begin{document}
%--------------------------------------------------------------------------
%  fill in the paper's title, author(s), and corresponding institutions
%--------------------------------------------------------------------------
\providecommand{\ShortAuthorList}[0]{A.~M.~Surname, B.~D.~Suffix Jr., C.~G. Suffix III} % use "A.~M.~Surname \textit{et al}." for more than three authors.
\title{Serial Artihmetic Processor}
% \author[1]{\thanks{}}
% \author[2]{}
% \author[2]{}
\affil[]{Department of Electrical and Computer Engineering, University of Massachusetts Lowell}

\date{\dateline{22 December 2023}}
\begin{abstract}
\noindent
%---------------------------------------------------------------------------
%               Include abstract and keywords here
%---------------------------------------------------------------------------
Serial arithmetic processors are a type of processor that performs operations on data one bit at a time, rather than processing multiple bits simultaneously like parallel processors. In this particular project, the design that is being constructed has specifications that would allow the user to perform a set of operations on a 4-bit operation code --- OpCode. The design consits of three main modules; a data path, state generator, and a control circuit. These three modules will work in conjunction to output a 4-bit result.


\DOI{} % do not delete this line
\end{abstract}

\maketitle
\thispagestyle{titlestyle}

\pagebreak

%---------------------------------------------------------------------------
%               the main text of your paper begins here
%---------------------------------------------------------------------------
\section{Design}
\vspace*{10pt}
 \subsection*{DATAPATH Module}
 \paragraph*{ALU Function Set}This particular module specifications include two registers that corresponds to one 4-digit bit. These registers have control inputs \textbf{s1rA} and \textbf{s0rA} for register A, and \textbf{s1rB} \textbf{s0rB} for register B. These registers sport a 74194 chip that are used as shift/parallel load registers. Towards the center of the diagram is where the single 2:1 input processor multiplexer is located. The bottom right portion of the diagram features the carry portion of the full adder (which is located towards the left of item labeled \textbf{CARRY MUX}).
 \paragraph*{}In addition to the hardware, the module also includes inputs which are employed in hopes of inputting the proper configuration for the machine once it is ``powered on''. Note that the machine is also configured with asynchronous active-low reset (\textbf{rst} as seen in the diagram) CLK is simply the clock input meant to keep track of the different stages the machine may be in during its operation. \textbf{CS} and \textbf{CSEL} represent the carry MUX selector bits and the carry enable respectively. 
\begin{figure}[!h]
  \centering
  \includegraphics[height=70mm]{./ss/DATAPATH.png}
  \caption{
    Block diagram schematic of the DATAPATH module in Quartus Prime. The design includes inputs that are fed into registers, muxes, input processesors, etc.
  }
  \label{figure}
\end{figure}
 \paragraph*{DATAPATH Table}
 The following table was derived from the DATAPATH module.
  \begin{table}[h!]
      \centering
      \caption{
          Truth table that was derived from the DATAPATH module. The inputs are the 4-bit OpCodes that each represent a unique operation. This oepraiton corresponds to a certain instruction which is lsited on the far right column of the table. Note that the outputs for $x_i$ and $y_i$ each represent the 4-bit value for A and B; which make up the two integers whom of which are being operated on.
      }
      
      \begin{tabular}{c|c|c|c|c|c}%
          \toprule%%_________________________________________________________________________________________________________________________________________________________
          $ OpCode[3:0] $    &        $MUX_{OUT}$       &           $x_i$               &           $y_i$             &           $c_0$           &           $Instruction$                   \\
          \midrule%%_________________________________________________________________________________________________________________________________________________________                                   \\ \hdashline%%
              0 0 0 0        &            $c_0$          &           $A_i$               &           $0$              &           $1$             &    dec: $A - 1 \rightarrow A $            \\ \hdashline%%
              0 0 0 1        &            $c_0$          &           $A_i$               &           $1$              &           $0$             &    inc: $A + 1 \rightarrow A $            \\ \hdashline%%
              0 0 1 0        &            $c_0$          &           $A_i$               &           $B_i$            &           $0$             &    add: $A + B \rightarrow A $            \\ \hdashline%%
              0 0 1 1        &            $c_0$          &           $A_i$               &      $\overline{B_i}$      &           $1$             &    sub: $A - B \rightarrow A $            \\ \hdashline%%
              0 1 0 1        &            $c_1$          &           $A_i$               &           $1$              &           $0$             &    and: $A$ \& $B\rightarrow A $          \\ \hdashline%%
              1 0 1 0        &            $c_2$          &           $A_i$               &           $B_i$            &           $0$             &    comp: $\overline{A} \rightarrow A$     \\ \hdashline%%
              1 1 1 1        &            $c_3$          &           $A_i$               &      $\overline{B_i}$      &           $1$             &    or: A | B $\rightarrow$ A              \\ \hdashline%&
      \end{tabular}
      \label{table:1}
  \end{table}
%
\pagebreak
 \subsection*{Stage Generator}
    \begin{table}[h!]
      \centering
      \caption{
          filler
          }
      
        \begin{tabular}{c|c|c|c|c|c}%
          \toprule%%_________________________________________________________________________________________________________________________________________________________
          $ PS $             &        $START$            &        s1rA    s0rA           &        s1rB    s0rB      &          $CSEL$           &           $CE$                   \\
          \midrule%%_________________________________________________________________________________________________________________________________________________________                                   \\ \hdashline%%
              $T_0$            &          $0$              &          $0$       $0$        &        $0$      $0$      &          $d$            &           $0$                    \\ \hdashline%%
              $T_0$            &          $1$              &          $1$       $1$        &        $d$      $d$      &          $d$            &           $d$                    \\ \hdashline%%
              $T_1$            &          $d$              &          $0$       $0$        &        $1$      $1$      &          $1$            &           $1$                    \\ \hdashline%%
              $T_2$            &          $d$              &          $0$       $1$        &        $0$      $1$      &          $0$            &           $1$                    \\ \hdashline%%
              $T_3$            &          $d$              &          $0$       $1$        &        $0$      $1$      &          $0$            &           $1$                    \\ \hdashline%%
              $T_4$            &          $d$              &          $0$       $1$        &        $0$      $1$      &          $0$            &           $1$                    \\ \hdashline%%
              $T_5$            &          $1$              &          $0$       $0$        &        $0$      $0$      &          $d$            &           $0$                    \\ \hdashline%&
              $T_5$            &          $0$              &          $0$       $1$        &        $0$      $1$      &          $0$            &           $1$                    \\ \hdashline%&
        \end{tabular}
      \label{table:1}
    \end{table}
          
      
  \pagebreak

  \pagebreak

\end{document}