#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Jul 28 21:30:57 2022
# Process ID: 20288
# Current directory: H:/Xilinx2019.1/lly/LCD_STUDY
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent148 H:\Xilinx2019.1\lly\LCD_STUDY\LCD_STUDY.xpr
# Log file: H:/Xilinx2019.1/lly/LCD_STUDY/vivado.log
# Journal file: H:/Xilinx2019.1/lly/LCD_STUDY\vivado.jou
#-----------------------------------------------------------
start_gui
open_project H:/Xilinx2019.1/lly/LCD_STUDY/LCD_STUDY.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'H:/Xilinx2019.1/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 857.656 ; gain = 170.594
update_compile_order -fileset sources_1
create_ip_run [get_files -of_objects [get_fileset sources_1] H:/Xilinx2019.1/lly/LCD_STUDY/LCD_STUDY.srcs/sources_1/bd/ZYNQ/ZYNQ.bd]
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
Top: ZYNQ_wrapper
INFO: [Device 21-403] Loading part xc7z010clg400-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1226.176 ; gain = 175.691
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ZYNQ_wrapper' [H:/Xilinx2019.1/lly/LCD_STUDY/LCD_STUDY.srcs/sources_1/bd/ZYNQ/hdl/ZYNQ_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [H:/Xilinx2019.1/Vivado/2019.1/scripts/rt/data/unisim_comp.v:36115]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (1#1) [H:/Xilinx2019.1/Vivado/2019.1/scripts/rt/data/unisim_comp.v:36115]
INFO: [Synth 8-6157] synthesizing module 'ZYNQ' [H:/Xilinx2019.1/lly/LCD_STUDY/LCD_STUDY.srcs/sources_1/bd/ZYNQ/synth/ZYNQ.v:13]
INFO: [Synth 8-6157] synthesizing module 'ZYNQ_processing_system7_0_0' [H:/Xilinx2019.1/lly/LCD_STUDY/.Xil/Vivado-20288-LAPTOP-FQ40HM1E/realtime/ZYNQ_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ZYNQ_processing_system7_0_0' (2#1) [H:/Xilinx2019.1/lly/LCD_STUDY/.Xil/Vivado-20288-LAPTOP-FQ40HM1E/realtime/ZYNQ_processing_system7_0_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'processing_system7_0' of module 'ZYNQ_processing_system7_0_0' has 79 connections declared, but only 51 given [H:/Xilinx2019.1/lly/LCD_STUDY/LCD_STUDY.srcs/sources_1/bd/ZYNQ/synth/ZYNQ.v:148]
INFO: [Synth 8-6155] done synthesizing module 'ZYNQ' (3#1) [H:/Xilinx2019.1/lly/LCD_STUDY/LCD_STUDY.srcs/sources_1/bd/ZYNQ/synth/ZYNQ.v:13]
INFO: [Synth 8-6155] done synthesizing module 'ZYNQ_wrapper' (4#1) [H:/Xilinx2019.1/lly/LCD_STUDY/LCD_STUDY.srcs/sources_1/bd/ZYNQ/hdl/ZYNQ_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1266.117 ; gain = 215.633
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1266.117 ; gain = 215.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1266.117 ; gain = 215.633
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'h:/Xilinx2019.1/lly/LCD_STUDY/LCD_STUDY.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_processing_system7_0_0/ZYNQ_processing_system7_0_0.dcp' for cell 'ZYNQ_i/processing_system7_0'
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 2 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [h:/Xilinx2019.1/lly/LCD_STUDY/LCD_STUDY.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_processing_system7_0_0/ZYNQ_processing_system7_0_0.xdc] for cell 'ZYNQ_i/processing_system7_0/inst'
Finished Parsing XDC File [h:/Xilinx2019.1/lly/LCD_STUDY/LCD_STUDY.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_processing_system7_0_0/ZYNQ_processing_system7_0_0.xdc] for cell 'ZYNQ_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [h:/Xilinx2019.1/lly/LCD_STUDY/LCD_STUDY.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_processing_system7_0_0/ZYNQ_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ZYNQ_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ZYNQ_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1332.410 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 7 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 7 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 1454.766 ; gain = 404.281
18 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 1454.766 ; gain = 584.805
place_ports SPI_0_0_sck_io R19
set_property IOSTANDARD LVCMOS33 [get_ports [list SPI_0_0_sck_io]]
place_ports SPI_0_0_io0_io P20
set_property IOSTANDARD LVCMOS33 [get_ports [list SPI_0_0_io0_io]]
place_ports {GPIO_0_0_tri_io[2]} N17
place_ports {GPIO_0_0_tri_io[1]} R18
place_ports {GPIO_0_0_tri_io[0]} T20
set_property IOSTANDARD LVCMOS33 [get_ports [list {GPIO_0_0_tri_io[2]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {GPIO_0_0_tri_io[1]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {GPIO_0_0_tri_io[0]}]]
create_ip_run [get_files -of_objects [get_fileset sources_1] H:/Xilinx2019.1/lly/LCD_STUDY/LCD_STUDY.srcs/sources_1/bd/ZYNQ/ZYNQ.bd]
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1472.543 ; gain = 17.777
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ZYNQ_wrapper' [H:/Xilinx2019.1/lly/LCD_STUDY/LCD_STUDY.srcs/sources_1/bd/ZYNQ/hdl/ZYNQ_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [H:/Xilinx2019.1/Vivado/2019.1/scripts/rt/data/unisim_comp.v:36115]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (1#1) [H:/Xilinx2019.1/Vivado/2019.1/scripts/rt/data/unisim_comp.v:36115]
INFO: [Synth 8-6157] synthesizing module 'ZYNQ' [H:/Xilinx2019.1/lly/LCD_STUDY/LCD_STUDY.srcs/sources_1/bd/ZYNQ/synth/ZYNQ.v:13]
INFO: [Synth 8-6157] synthesizing module 'ZYNQ_processing_system7_0_0' [H:/Xilinx2019.1/lly/LCD_STUDY/.Xil/Vivado-20288-LAPTOP-FQ40HM1E/realtime/ZYNQ_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ZYNQ_processing_system7_0_0' (2#1) [H:/Xilinx2019.1/lly/LCD_STUDY/.Xil/Vivado-20288-LAPTOP-FQ40HM1E/realtime/ZYNQ_processing_system7_0_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'processing_system7_0' of module 'ZYNQ_processing_system7_0_0' has 79 connections declared, but only 51 given [H:/Xilinx2019.1/lly/LCD_STUDY/LCD_STUDY.srcs/sources_1/bd/ZYNQ/synth/ZYNQ.v:148]
INFO: [Synth 8-6155] done synthesizing module 'ZYNQ' (3#1) [H:/Xilinx2019.1/lly/LCD_STUDY/LCD_STUDY.srcs/sources_1/bd/ZYNQ/synth/ZYNQ.v:13]
WARNING: [Synth 8-3848] Net SPI_0_0_io1_i in module/entity ZYNQ_wrapper does not have driver. [H:/Xilinx2019.1/lly/LCD_STUDY/LCD_STUDY.srcs/sources_1/bd/ZYNQ/hdl/ZYNQ_wrapper.v:100]
WARNING: [Synth 8-3848] Net SPI_0_0_ss_i in module/entity ZYNQ_wrapper does not have driver. [H:/Xilinx2019.1/lly/LCD_STUDY/LCD_STUDY.srcs/sources_1/bd/ZYNQ/hdl/ZYNQ_wrapper.v:110]
INFO: [Synth 8-6155] done synthesizing module 'ZYNQ_wrapper' (4#1) [H:/Xilinx2019.1/lly/LCD_STUDY/LCD_STUDY.srcs/sources_1/bd/ZYNQ/hdl/ZYNQ_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1503.469 ; gain = 48.703
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1526.363 ; gain = 71.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1526.363 ; gain = 71.598
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'h:/Xilinx2019.1/lly/LCD_STUDY/LCD_STUDY.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_processing_system7_0_0/ZYNQ_processing_system7_0_0.dcp' for cell 'ZYNQ_i/processing_system7_0'
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [h:/Xilinx2019.1/lly/LCD_STUDY/LCD_STUDY.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_processing_system7_0_0/ZYNQ_processing_system7_0_0.xdc] for cell 'ZYNQ_i/processing_system7_0/inst'
Finished Parsing XDC File [h:/Xilinx2019.1/lly/LCD_STUDY/LCD_STUDY.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_processing_system7_0_0/ZYNQ_processing_system7_0_0.xdc] for cell 'ZYNQ_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [h:/Xilinx2019.1/lly/LCD_STUDY/LCD_STUDY.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_processing_system7_0_0/ZYNQ_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ZYNQ_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ZYNQ_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1526.363 ; gain = 71.598
place_ports {GPIO_0_0_tri_io[0]} T20
place_ports {GPIO_0_0_tri_io[1]} R18
place_ports {GPIO_0_0_tri_io[2]} N17
place_ports SPI_0_0_io0_io P20
place_ports SPI_0_0_sck_io R19
set_property IOSTANDARD LVCMOS33 [get_ports [list {GPIO_0_0_tri_io[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {GPIO_0_0_tri_io[1]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {GPIO_0_0_tri_io[2]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list SPI_0_0_io0_io]]
set_property IOSTANDARD LVCMOS33 [get_ports [list SPI_0_0_sck_io]]
file mkdir H:/Xilinx2019.1/lly/LCD_STUDY/LCD_STUDY.srcs/constrs_1/new
close [ open H:/Xilinx2019.1/lly/LCD_STUDY/LCD_STUDY.srcs/constrs_1/new/LCD_CO1.xdc w ]
add_files -fileset constrs_1 H:/Xilinx2019.1/lly/LCD_STUDY/LCD_STUDY.srcs/constrs_1/new/LCD_CO1.xdc
set_property target_constrs_file H:/Xilinx2019.1/lly/LCD_STUDY/LCD_STUDY.srcs/constrs_1/new/LCD_CO1.xdc [current_fileset -constrset]
save_constraints -force
reset_run synth_1
launch_runs synth_1 -jobs 4
[Thu Jul 28 21:41:51 2022] Launched synth_1...
Run output will be captured here: H:/Xilinx2019.1/lly/LCD_STUDY/LCD_STUDY.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Thu Jul 28 21:43:05 2022] Launched impl_1...
Run output will be captured here: H:/Xilinx2019.1/lly/LCD_STUDY/LCD_STUDY.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Jul 28 21:44:35 2022] Launched impl_1...
Run output will be captured here: H:/Xilinx2019.1/lly/LCD_STUDY/LCD_STUDY.runs/impl_1/runme.log
file mkdir H:/Xilinx2019.1/lly/LCD_STUDY/LCD_STUDY.sdk
file copy -force H:/Xilinx2019.1/lly/LCD_STUDY/LCD_STUDY.runs/impl_1/ZYNQ_wrapper.sysdef H:/Xilinx2019.1/lly/LCD_STUDY/LCD_STUDY.sdk/ZYNQ_wrapper.hdf

launch_sdk -workspace H:/Xilinx2019.1/lly/LCD_STUDY/LCD_STUDY.sdk -hwspec H:/Xilinx2019.1/lly/LCD_STUDY/LCD_STUDY.sdk/ZYNQ_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace H:/Xilinx2019.1/lly/LCD_STUDY/LCD_STUDY.sdk -hwspec H:/Xilinx2019.1/lly/LCD_STUDY/LCD_STUDY.sdk/ZYNQ_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
reset_run synth_1
launch_runs synth_1 -jobs 4
[Thu Jul 28 22:03:15 2022] Launched synth_1...
Run output will be captured here: H:/Xilinx2019.1/lly/LCD_STUDY/LCD_STUDY.runs/synth_1/runme.log
create_ip_run [get_files -of_objects [get_fileset sources_1] H:/Xilinx2019.1/lly/LCD_STUDY/LCD_STUDY.srcs/sources_1/bd/ZYNQ/ZYNQ.bd]
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1641.414 ; gain = 5.184
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ZYNQ_wrapper' [H:/Xilinx2019.1/lly/LCD_STUDY/LCD_STUDY.srcs/sources_1/bd/ZYNQ/hdl/ZYNQ_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [H:/Xilinx2019.1/Vivado/2019.1/scripts/rt/data/unisim_comp.v:36115]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (1#1) [H:/Xilinx2019.1/Vivado/2019.1/scripts/rt/data/unisim_comp.v:36115]
INFO: [Synth 8-6157] synthesizing module 'ZYNQ' [H:/Xilinx2019.1/lly/LCD_STUDY/LCD_STUDY.srcs/sources_1/bd/ZYNQ/synth/ZYNQ.v:13]
INFO: [Synth 8-6157] synthesizing module 'ZYNQ_processing_system7_0_0' [H:/Xilinx2019.1/lly/LCD_STUDY/.Xil/Vivado-20288-LAPTOP-FQ40HM1E/realtime/ZYNQ_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ZYNQ_processing_system7_0_0' (2#1) [H:/Xilinx2019.1/lly/LCD_STUDY/.Xil/Vivado-20288-LAPTOP-FQ40HM1E/realtime/ZYNQ_processing_system7_0_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'processing_system7_0' of module 'ZYNQ_processing_system7_0_0' has 79 connections declared, but only 51 given [H:/Xilinx2019.1/lly/LCD_STUDY/LCD_STUDY.srcs/sources_1/bd/ZYNQ/synth/ZYNQ.v:148]
INFO: [Synth 8-6155] done synthesizing module 'ZYNQ' (3#1) [H:/Xilinx2019.1/lly/LCD_STUDY/LCD_STUDY.srcs/sources_1/bd/ZYNQ/synth/ZYNQ.v:13]
WARNING: [Synth 8-3848] Net SPI_0_0_io1_i in module/entity ZYNQ_wrapper does not have driver. [H:/Xilinx2019.1/lly/LCD_STUDY/LCD_STUDY.srcs/sources_1/bd/ZYNQ/hdl/ZYNQ_wrapper.v:101]
INFO: [Synth 8-6155] done synthesizing module 'ZYNQ_wrapper' (4#1) [H:/Xilinx2019.1/lly/LCD_STUDY/LCD_STUDY.srcs/sources_1/bd/ZYNQ/hdl/ZYNQ_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1656.148 ; gain = 19.918
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1680.012 ; gain = 43.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1680.012 ; gain = 43.781
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'h:/Xilinx2019.1/lly/LCD_STUDY/LCD_STUDY.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_processing_system7_0_0/ZYNQ_processing_system7_0_0.dcp' for cell 'ZYNQ_i/processing_system7_0'
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [h:/Xilinx2019.1/lly/LCD_STUDY/LCD_STUDY.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_processing_system7_0_0/ZYNQ_processing_system7_0_0.xdc] for cell 'ZYNQ_i/processing_system7_0/inst'
Finished Parsing XDC File [h:/Xilinx2019.1/lly/LCD_STUDY/LCD_STUDY.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_processing_system7_0_0/ZYNQ_processing_system7_0_0.xdc] for cell 'ZYNQ_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [h:/Xilinx2019.1/lly/LCD_STUDY/LCD_STUDY.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_processing_system7_0_0/ZYNQ_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ZYNQ_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ZYNQ_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [H:/Xilinx2019.1/lly/LCD_STUDY/LCD_STUDY.srcs/constrs_1/new/LCD_CO1.xdc]
Finished Parsing XDC File [H:/Xilinx2019.1/lly/LCD_STUDY/LCD_STUDY.srcs/constrs_1/new/LCD_CO1.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1680.012 ; gain = 43.781
create_ip_run [get_files -of_objects [get_fileset sources_1] H:/Xilinx2019.1/lly/LCD_STUDY/LCD_STUDY.srcs/sources_1/bd/ZYNQ/ZYNQ.bd]
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1680.012 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ZYNQ_wrapper' [H:/Xilinx2019.1/lly/LCD_STUDY/LCD_STUDY.srcs/sources_1/bd/ZYNQ/hdl/ZYNQ_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [H:/Xilinx2019.1/Vivado/2019.1/scripts/rt/data/unisim_comp.v:36115]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (1#1) [H:/Xilinx2019.1/Vivado/2019.1/scripts/rt/data/unisim_comp.v:36115]
WARNING: [Synth 8-324] index 2 out of range [H:/Xilinx2019.1/lly/LCD_STUDY/LCD_STUDY.srcs/sources_1/bd/ZYNQ/hdl/ZYNQ_wrapper.v:128]
INFO: [Synth 8-6157] synthesizing module 'ZYNQ' [H:/Xilinx2019.1/lly/LCD_STUDY/LCD_STUDY.srcs/sources_1/bd/ZYNQ/synth/ZYNQ.v:13]
INFO: [Synth 8-6157] synthesizing module 'ZYNQ_processing_system7_0_0' [H:/Xilinx2019.1/lly/LCD_STUDY/.Xil/Vivado-20288-LAPTOP-FQ40HM1E/realtime/ZYNQ_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ZYNQ_processing_system7_0_0' (2#1) [H:/Xilinx2019.1/lly/LCD_STUDY/.Xil/Vivado-20288-LAPTOP-FQ40HM1E/realtime/ZYNQ_processing_system7_0_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'processing_system7_0' of module 'ZYNQ_processing_system7_0_0' has 79 connections declared, but only 51 given [H:/Xilinx2019.1/lly/LCD_STUDY/LCD_STUDY.srcs/sources_1/bd/ZYNQ/synth/ZYNQ.v:148]
INFO: [Synth 8-6155] done synthesizing module 'ZYNQ' (3#1) [H:/Xilinx2019.1/lly/LCD_STUDY/LCD_STUDY.srcs/sources_1/bd/ZYNQ/synth/ZYNQ.v:13]
WARNING: [Synth 8-3848] Net SPI_0_0_io1_i in module/entity ZYNQ_wrapper does not have driver. [H:/Xilinx2019.1/lly/LCD_STUDY/LCD_STUDY.srcs/sources_1/bd/ZYNQ/hdl/ZYNQ_wrapper.v:101]
INFO: [Synth 8-6155] done synthesizing module 'ZYNQ_wrapper' (4#1) [H:/Xilinx2019.1/lly/LCD_STUDY/LCD_STUDY.srcs/sources_1/bd/ZYNQ/hdl/ZYNQ_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1680.012 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1680.012 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1680.012 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'h:/Xilinx2019.1/lly/LCD_STUDY/LCD_STUDY.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_processing_system7_0_0/ZYNQ_processing_system7_0_0.dcp' for cell 'ZYNQ_i/processing_system7_0'
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-549] Could not create 'DRIVE' constraint because cell 'GPIO_0_0_tri_iobuf_2' is not directly connected to top level port. 'DRIVE' is ignored by Vivado but preserved inside the database. [H:/Xilinx2019.1/lly/LCD_STUDY/LCD_STUDY.srcs/sources_1/bd/ZYNQ/hdl/ZYNQ_wrapper.v:126]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'IBUF_LOW_PWR' constraint because cell 'GPIO_0_0_tri_iobuf_2' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved inside the database. [H:/Xilinx2019.1/lly/LCD_STUDY/LCD_STUDY.srcs/sources_1/bd/ZYNQ/hdl/ZYNQ_wrapper.v:126]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'SLEW' constraint because cell 'GPIO_0_0_tri_iobuf_2' is not directly connected to top level port. 'SLEW' is ignored by Vivado but preserved inside the database. [H:/Xilinx2019.1/lly/LCD_STUDY/LCD_STUDY.srcs/sources_1/bd/ZYNQ/hdl/ZYNQ_wrapper.v:126]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [h:/Xilinx2019.1/lly/LCD_STUDY/LCD_STUDY.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_processing_system7_0_0/ZYNQ_processing_system7_0_0.xdc] for cell 'ZYNQ_i/processing_system7_0/inst'
Finished Parsing XDC File [h:/Xilinx2019.1/lly/LCD_STUDY/LCD_STUDY.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_processing_system7_0_0/ZYNQ_processing_system7_0_0.xdc] for cell 'ZYNQ_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [h:/Xilinx2019.1/lly/LCD_STUDY/LCD_STUDY.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_processing_system7_0_0/ZYNQ_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ZYNQ_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ZYNQ_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [H:/Xilinx2019.1/lly/LCD_STUDY/LCD_STUDY.srcs/constrs_1/new/LCD_CO1.xdc]
WARNING: [Vivado 12-584] No ports matched 'GPIO_0_0_tri_io[2]'. [H:/Xilinx2019.1/lly/LCD_STUDY/LCD_STUDY.srcs/constrs_1/new/LCD_CO1.xdc:3]
WARNING: [Vivado 12-584] No ports matched 'GPIO_0_0_tri_io[2]'. [H:/Xilinx2019.1/lly/LCD_STUDY/LCD_STUDY.srcs/constrs_1/new/LCD_CO1.xdc:8]
Finished Parsing XDC File [H:/Xilinx2019.1/lly/LCD_STUDY/LCD_STUDY.srcs/constrs_1/new/LCD_CO1.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [H:/Xilinx2019.1/lly/LCD_STUDY/LCD_STUDY.srcs/constrs_1/new/LCD_CO1.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/ZYNQ_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1680.012 ; gain = 0.000
reset_run synth_1
launch_runs synth_1 -jobs 4
[Thu Jul 28 22:09:47 2022] Launched synth_1...
Run output will be captured here: H:/Xilinx2019.1/lly/LCD_STUDY/LCD_STUDY.runs/synth_1/runme.log
startgroup
set_property package_pin "" [get_ports [list  {GPIO_0_0_tri_io[1]}]]
place_ports {GPIO_0_0_tri_io[0]} R18
endgroup
place_ports {GPIO_0_0_tri_io[1]} N17
place_ports SPI_0_0_ss_io T20
set_property IOSTANDARD LVCMOS33 [get_ports [list SPI_0_0_ss_io]]
save_constraints
launch_runs impl_1 -jobs 4
[Thu Jul 28 22:11:36 2022] Launched impl_1...
Run output will be captured here: H:/Xilinx2019.1/lly/LCD_STUDY/LCD_STUDY.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Thu Jul 28 22:12:12 2022] Launched synth_1...
Run output will be captured here: H:/Xilinx2019.1/lly/LCD_STUDY/LCD_STUDY.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Thu Jul 28 22:12:54 2022] Launched impl_1...
Run output will be captured here: H:/Xilinx2019.1/lly/LCD_STUDY/LCD_STUDY.runs/impl_1/runme.log
create_ip_run [get_files -of_objects [get_fileset sources_1] H:/Xilinx2019.1/lly/LCD_STUDY/LCD_STUDY.srcs/sources_1/bd/ZYNQ/ZYNQ.bd]
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1777.172 ; gain = 19.711
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ZYNQ_wrapper' [H:/Xilinx2019.1/lly/LCD_STUDY/LCD_STUDY.srcs/sources_1/bd/ZYNQ/hdl/ZYNQ_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [H:/Xilinx2019.1/Vivado/2019.1/scripts/rt/data/unisim_comp.v:36115]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (1#1) [H:/Xilinx2019.1/Vivado/2019.1/scripts/rt/data/unisim_comp.v:36115]
INFO: [Synth 8-6157] synthesizing module 'ZYNQ' [H:/Xilinx2019.1/lly/LCD_STUDY/LCD_STUDY.srcs/sources_1/bd/ZYNQ/synth/ZYNQ.v:13]
INFO: [Synth 8-6157] synthesizing module 'ZYNQ_processing_system7_0_0' [H:/Xilinx2019.1/lly/LCD_STUDY/.Xil/Vivado-20288-LAPTOP-FQ40HM1E/realtime/ZYNQ_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ZYNQ_processing_system7_0_0' (2#1) [H:/Xilinx2019.1/lly/LCD_STUDY/.Xil/Vivado-20288-LAPTOP-FQ40HM1E/realtime/ZYNQ_processing_system7_0_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'processing_system7_0' of module 'ZYNQ_processing_system7_0_0' has 79 connections declared, but only 51 given [H:/Xilinx2019.1/lly/LCD_STUDY/LCD_STUDY.srcs/sources_1/bd/ZYNQ/synth/ZYNQ.v:148]
INFO: [Synth 8-6155] done synthesizing module 'ZYNQ' (3#1) [H:/Xilinx2019.1/lly/LCD_STUDY/LCD_STUDY.srcs/sources_1/bd/ZYNQ/synth/ZYNQ.v:13]
WARNING: [Synth 8-3848] Net GPIO_0_0_tri_i_2 in module/entity ZYNQ_wrapper does not have driver. [H:/Xilinx2019.1/lly/LCD_STUDY/LCD_STUDY.srcs/sources_1/bd/ZYNQ/hdl/ZYNQ_wrapper.v:87]
WARNING: [Synth 8-3848] Net SPI_0_0_io1_i in module/entity ZYNQ_wrapper does not have driver. [H:/Xilinx2019.1/lly/LCD_STUDY/LCD_STUDY.srcs/sources_1/bd/ZYNQ/hdl/ZYNQ_wrapper.v:101]
INFO: [Synth 8-6155] done synthesizing module 'ZYNQ_wrapper' (4#1) [H:/Xilinx2019.1/lly/LCD_STUDY/LCD_STUDY.srcs/sources_1/bd/ZYNQ/hdl/ZYNQ_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1777.172 ; gain = 19.711
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1791.398 ; gain = 33.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1791.398 ; gain = 33.938
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'h:/Xilinx2019.1/lly/LCD_STUDY/LCD_STUDY.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_processing_system7_0_0/ZYNQ_processing_system7_0_0.dcp' for cell 'ZYNQ_i/processing_system7_0'
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [h:/Xilinx2019.1/lly/LCD_STUDY/LCD_STUDY.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_processing_system7_0_0/ZYNQ_processing_system7_0_0.xdc] for cell 'ZYNQ_i/processing_system7_0/inst'
Finished Parsing XDC File [h:/Xilinx2019.1/lly/LCD_STUDY/LCD_STUDY.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_processing_system7_0_0/ZYNQ_processing_system7_0_0.xdc] for cell 'ZYNQ_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [h:/Xilinx2019.1/lly/LCD_STUDY/LCD_STUDY.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_processing_system7_0_0/ZYNQ_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ZYNQ_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ZYNQ_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [H:/Xilinx2019.1/lly/LCD_STUDY/LCD_STUDY.srcs/constrs_1/new/LCD_CO1.xdc]
WARNING: [Vivado 12-584] No ports matched 'GPIO_0_0_tri_io[2]'. [H:/Xilinx2019.1/lly/LCD_STUDY/LCD_STUDY.srcs/constrs_1/new/LCD_CO1.xdc:2]
WARNING: [Vivado 12-584] No ports matched 'GPIO_0_0_tri_io[2]'. [H:/Xilinx2019.1/lly/LCD_STUDY/LCD_STUDY.srcs/constrs_1/new/LCD_CO1.xdc:7]
Finished Parsing XDC File [H:/Xilinx2019.1/lly/LCD_STUDY/LCD_STUDY.srcs/constrs_1/new/LCD_CO1.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [H:/Xilinx2019.1/lly/LCD_STUDY/LCD_STUDY.srcs/constrs_1/new/LCD_CO1.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/ZYNQ_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1791.398 ; gain = 35.078
reset_run synth_1
launch_runs synth_1 -jobs 4
[Thu Jul 28 22:14:23 2022] Launched synth_1...
Run output will be captured here: H:/Xilinx2019.1/lly/LCD_STUDY/LCD_STUDY.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Thu Jul 28 22:15:03 2022] Launched impl_1...
Run output will be captured here: H:/Xilinx2019.1/lly/LCD_STUDY/LCD_STUDY.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Jul 28 22:16:12 2022] Launched impl_1...
Run output will be captured here: H:/Xilinx2019.1/lly/LCD_STUDY/LCD_STUDY.runs/impl_1/runme.log
file copy -force H:/Xilinx2019.1/lly/LCD_STUDY/LCD_STUDY.runs/impl_1/ZYNQ_wrapper.sysdef H:/Xilinx2019.1/lly/LCD_STUDY/LCD_STUDY.sdk/ZYNQ_wrapper.hdf

launch_sdk -workspace H:/Xilinx2019.1/lly/LCD_STUDY/LCD_STUDY.sdk -hwspec H:/Xilinx2019.1/lly/LCD_STUDY/LCD_STUDY.sdk/ZYNQ_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace H:/Xilinx2019.1/lly/LCD_STUDY/LCD_STUDY.sdk -hwspec H:/Xilinx2019.1/lly/LCD_STUDY/LCD_STUDY.sdk/ZYNQ_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jul 28 22:27:25 2022...
