if { [catch {vsimulink d_tanh_mem_9k -t 1ns -voptargs=+acc  } errmsg] } {
    echo "Loading simulation and HDL Verifier library failed."; 
    echo $errmsg; 
    quit -f; 
}
# vsim d_tanh_mem_9k -t 1ns -voptargs="+acc" -foreign "simlinkserver {C:/Program Files/MATLAB/R2022a/toolbox/edalink/extensions/modelsim/windows64/liblfmhdls_gcc450vc12.dll}  ; -batch  ; -socket 51222 " 
# Start time: 18:21:07 on Apr 26,2022
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: (vopt-13130) Failed to find design unit d_tanh_mem_9k.
#         Searched libraries:
#             work
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=0.
# Error loading design
# Error: Error loading design
#        Executing onElabError command(s): echo "Loading simulation and HDL Verifier library failed."; quit -f
# Loading simulation and HDL Verifier library failed.
# End time: 18:21:08 on Apr 26,2022, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
