`include "cache_control_if.vh"
`include "datapath_cache_if.vh"
`include "cpu_ram_if.vh"
`include "cache_types_pkg.vh"


`timescale 1 ns / 1 ns

module dcache_tb;
   cache_control_if ccif();
   datapath_cache_if dcif();
   cpu_ram_if ramif();
   
   logic CLK = 0;
   logic nRST;
   parameter PERIOD = 10;

   
   test PROG(CLK, nRST, dcif, ccif);
   dcache DUT(CLK, nRST, dcif, ccif);
   memory_control MC(CLK, nRST, ccif);
   ram RAM(CLK, nRST, ramif);

   always #(PERIOD/2) CLK++;
   
   assign ccif.ramstate = ramif.ramstate;
   assign ccif.ramload = ramif.ramload;
   assign ramif.ramWEN = ccif.ramWEN;
   assign ramif.ramstore = ccif.ramstore;
   assign ramif.ramREN = ccif.ramREN;
   assign ramif.ramaddr = ccif.ramaddr;

endmodule // icache_tb

program test (
	      input logic CLK,
	      output logic nRST,
	      datapath_cache_if.dp dcif,
	      cache_control_if.cc ccif
	      );

   import cpu_types_pkg::*,
   cache_types_pkg::*;
   parameter PERIOD = 10;
   
   // test cases
   initial
     begin
	// Reset everything!
	nRST = 0;
	#(PERIOD*2);
	// Stop resetting!
	nRST = 1;
	#(PERIOD*2); // Currently in IDLE state.

	// ====================== TEST 1: UPDATE 1 State ====================== 
	#(PERIOD*2);
        ccif.daddr=32'd46664;
	
	dcif.dmemaddr = 32'd46664; // Power of Kim!
	dcif.dstore =32'd666;	
	dcif.dmemREN = 1; // Read Enabled!
	
	#(PERIOD*2);
	
	if (ccif.daddr == ) begin
          $display("TEST1: Passed");
        end
	else begin 
	  $display("TEST1: Failllll");
        end
	
	// TEST 2: same address, cache hit

	#(PERIOD*2);
	if (dcif.imemload == 32'hDEADDEAF) begin
	  $display("TEST 2 passed");
	  $display("%h at addr %d was Read. GOLDEN: %h", dcif.imemload, dcif.imemaddr, 32'hDEADDEAF);
        end
	else begin
	  $display("TEST2: Faillllll: read %h at addr %d GOLDEN: %h", dcif.imemload, dcif.imemaddr, 32'hDEADDEAF);
        end

	
	$display("\nGood Job....Farewell.....");
	$finish;
     end

endprogram
