// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version"

// DATE "11/15/2019 14:23:17"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module MAC_Image_Decompressor (
	CLOCK_50_I,
	PUSH_BUTTON_I,
	SWITCH_I,
	SEVEN_SEGMENT_N_O_0_0,
	SEVEN_SEGMENT_N_O_0_1,
	SEVEN_SEGMENT_N_O_0_2,
	SEVEN_SEGMENT_N_O_0_3,
	SEVEN_SEGMENT_N_O_0_4,
	SEVEN_SEGMENT_N_O_0_5,
	SEVEN_SEGMENT_N_O_0_6,
	SEVEN_SEGMENT_N_O_1_0,
	SEVEN_SEGMENT_N_O_1_1,
	SEVEN_SEGMENT_N_O_1_2,
	SEVEN_SEGMENT_N_O_1_3,
	SEVEN_SEGMENT_N_O_1_4,
	SEVEN_SEGMENT_N_O_1_5,
	SEVEN_SEGMENT_N_O_1_6,
	SEVEN_SEGMENT_N_O_2_0,
	SEVEN_SEGMENT_N_O_2_1,
	SEVEN_SEGMENT_N_O_2_2,
	SEVEN_SEGMENT_N_O_2_3,
	SEVEN_SEGMENT_N_O_2_4,
	SEVEN_SEGMENT_N_O_2_5,
	SEVEN_SEGMENT_N_O_2_6,
	SEVEN_SEGMENT_N_O_3_0,
	SEVEN_SEGMENT_N_O_3_1,
	SEVEN_SEGMENT_N_O_3_2,
	SEVEN_SEGMENT_N_O_3_3,
	SEVEN_SEGMENT_N_O_3_4,
	SEVEN_SEGMENT_N_O_3_5,
	SEVEN_SEGMENT_N_O_3_6,
	SEVEN_SEGMENT_N_O_4_0,
	SEVEN_SEGMENT_N_O_4_1,
	SEVEN_SEGMENT_N_O_4_2,
	SEVEN_SEGMENT_N_O_4_3,
	SEVEN_SEGMENT_N_O_4_4,
	SEVEN_SEGMENT_N_O_4_5,
	SEVEN_SEGMENT_N_O_4_6,
	SEVEN_SEGMENT_N_O_5_0,
	SEVEN_SEGMENT_N_O_5_1,
	SEVEN_SEGMENT_N_O_5_2,
	SEVEN_SEGMENT_N_O_5_3,
	SEVEN_SEGMENT_N_O_5_4,
	SEVEN_SEGMENT_N_O_5_5,
	SEVEN_SEGMENT_N_O_5_6,
	SEVEN_SEGMENT_N_O_6_0,
	SEVEN_SEGMENT_N_O_6_1,
	SEVEN_SEGMENT_N_O_6_2,
	SEVEN_SEGMENT_N_O_6_3,
	SEVEN_SEGMENT_N_O_6_4,
	SEVEN_SEGMENT_N_O_6_5,
	SEVEN_SEGMENT_N_O_6_6,
	SEVEN_SEGMENT_N_O_7_0,
	SEVEN_SEGMENT_N_O_7_1,
	SEVEN_SEGMENT_N_O_7_2,
	SEVEN_SEGMENT_N_O_7_3,
	SEVEN_SEGMENT_N_O_7_4,
	SEVEN_SEGMENT_N_O_7_5,
	SEVEN_SEGMENT_N_O_7_6,
	LED_GREEN_O,
	VGA_CLOCK_O,
	VGA_HSYNC_O,
	VGA_VSYNC_O,
	VGA_BLANK_O,
	VGA_SYNC_O,
	VGA_RED_O,
	VGA_GREEN_O,
	VGA_BLUE_O,
	SRAM_DATA_IO,
	SRAM_ADDRESS_O,
	SRAM_UB_N_O,
	SRAM_LB_N_O,
	SRAM_WE_N_O,
	SRAM_CE_N_O,
	SRAM_OE_N_O,
	UART_RX_I,
	UART_TX_O);
input 	CLOCK_50_I;
input 	[3:0] PUSH_BUTTON_I;
input 	[17:0] SWITCH_I;
output 	SEVEN_SEGMENT_N_O_0_0;
output 	SEVEN_SEGMENT_N_O_0_1;
output 	SEVEN_SEGMENT_N_O_0_2;
output 	SEVEN_SEGMENT_N_O_0_3;
output 	SEVEN_SEGMENT_N_O_0_4;
output 	SEVEN_SEGMENT_N_O_0_5;
output 	SEVEN_SEGMENT_N_O_0_6;
output 	SEVEN_SEGMENT_N_O_1_0;
output 	SEVEN_SEGMENT_N_O_1_1;
output 	SEVEN_SEGMENT_N_O_1_2;
output 	SEVEN_SEGMENT_N_O_1_3;
output 	SEVEN_SEGMENT_N_O_1_4;
output 	SEVEN_SEGMENT_N_O_1_5;
output 	SEVEN_SEGMENT_N_O_1_6;
output 	SEVEN_SEGMENT_N_O_2_0;
output 	SEVEN_SEGMENT_N_O_2_1;
output 	SEVEN_SEGMENT_N_O_2_2;
output 	SEVEN_SEGMENT_N_O_2_3;
output 	SEVEN_SEGMENT_N_O_2_4;
output 	SEVEN_SEGMENT_N_O_2_5;
output 	SEVEN_SEGMENT_N_O_2_6;
output 	SEVEN_SEGMENT_N_O_3_0;
output 	SEVEN_SEGMENT_N_O_3_1;
output 	SEVEN_SEGMENT_N_O_3_2;
output 	SEVEN_SEGMENT_N_O_3_3;
output 	SEVEN_SEGMENT_N_O_3_4;
output 	SEVEN_SEGMENT_N_O_3_5;
output 	SEVEN_SEGMENT_N_O_3_6;
output 	SEVEN_SEGMENT_N_O_4_0;
output 	SEVEN_SEGMENT_N_O_4_1;
output 	SEVEN_SEGMENT_N_O_4_2;
output 	SEVEN_SEGMENT_N_O_4_3;
output 	SEVEN_SEGMENT_N_O_4_4;
output 	SEVEN_SEGMENT_N_O_4_5;
output 	SEVEN_SEGMENT_N_O_4_6;
output 	SEVEN_SEGMENT_N_O_5_0;
output 	SEVEN_SEGMENT_N_O_5_1;
output 	SEVEN_SEGMENT_N_O_5_2;
output 	SEVEN_SEGMENT_N_O_5_3;
output 	SEVEN_SEGMENT_N_O_5_4;
output 	SEVEN_SEGMENT_N_O_5_5;
output 	SEVEN_SEGMENT_N_O_5_6;
output 	SEVEN_SEGMENT_N_O_6_0;
output 	SEVEN_SEGMENT_N_O_6_1;
output 	SEVEN_SEGMENT_N_O_6_2;
output 	SEVEN_SEGMENT_N_O_6_3;
output 	SEVEN_SEGMENT_N_O_6_4;
output 	SEVEN_SEGMENT_N_O_6_5;
output 	SEVEN_SEGMENT_N_O_6_6;
output 	SEVEN_SEGMENT_N_O_7_0;
output 	SEVEN_SEGMENT_N_O_7_1;
output 	SEVEN_SEGMENT_N_O_7_2;
output 	SEVEN_SEGMENT_N_O_7_3;
output 	SEVEN_SEGMENT_N_O_7_4;
output 	SEVEN_SEGMENT_N_O_7_5;
output 	SEVEN_SEGMENT_N_O_7_6;
output 	[8:0] LED_GREEN_O;
output 	VGA_CLOCK_O;
output 	VGA_HSYNC_O;
output 	VGA_VSYNC_O;
output 	VGA_BLANK_O;
output 	VGA_SYNC_O;
output 	[7:0] VGA_RED_O;
output 	[7:0] VGA_GREEN_O;
output 	[7:0] VGA_BLUE_O;
inout 	[15:0] SRAM_DATA_IO;
output 	[19:0] SRAM_ADDRESS_O;
output 	SRAM_UB_N_O;
output 	SRAM_LB_N_O;
output 	SRAM_WE_N_O;
output 	SRAM_CE_N_O;
output 	SRAM_OE_N_O;
input 	UART_RX_I;
output 	UART_TX_O;

// Design Ports Information
// PUSH_BUTTON_I[1]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PUSH_BUTTON_I[2]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PUSH_BUTTON_I[3]	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SWITCH_I[0]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SWITCH_I[1]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SWITCH_I[2]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SWITCH_I[3]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SWITCH_I[4]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SWITCH_I[5]	=>  Location: PIN_AC26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SWITCH_I[6]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SWITCH_I[7]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SWITCH_I[8]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SWITCH_I[9]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SWITCH_I[10]	=>  Location: PIN_AC24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SWITCH_I[11]	=>  Location: PIN_AB24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SWITCH_I[12]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SWITCH_I[13]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SWITCH_I[14]	=>  Location: PIN_AA23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SWITCH_I[15]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SWITCH_I[16]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SEVEN_SEGMENT_N_O[0][0]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SEVEN_SEGMENT_N_O[0][1]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SEVEN_SEGMENT_N_O[0][2]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SEVEN_SEGMENT_N_O[0][3]	=>  Location: PIN_L26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SEVEN_SEGMENT_N_O[0][4]	=>  Location: PIN_L25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SEVEN_SEGMENT_N_O[0][5]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SEVEN_SEGMENT_N_O[0][6]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SEVEN_SEGMENT_N_O[1][0]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SEVEN_SEGMENT_N_O[1][1]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SEVEN_SEGMENT_N_O[1][2]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SEVEN_SEGMENT_N_O[1][3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SEVEN_SEGMENT_N_O[1][4]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SEVEN_SEGMENT_N_O[1][5]	=>  Location: PIN_U23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SEVEN_SEGMENT_N_O[1][6]	=>  Location: PIN_U24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SEVEN_SEGMENT_N_O[2][0]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SEVEN_SEGMENT_N_O[2][1]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SEVEN_SEGMENT_N_O[2][2]	=>  Location: PIN_Y25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SEVEN_SEGMENT_N_O[2][3]	=>  Location: PIN_W26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SEVEN_SEGMENT_N_O[2][4]	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SEVEN_SEGMENT_N_O[2][5]	=>  Location: PIN_W27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SEVEN_SEGMENT_N_O[2][6]	=>  Location: PIN_W28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SEVEN_SEGMENT_N_O[3][0]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SEVEN_SEGMENT_N_O[3][1]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SEVEN_SEGMENT_N_O[3][2]	=>  Location: PIN_AB20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SEVEN_SEGMENT_N_O[3][3]	=>  Location: PIN_AA21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SEVEN_SEGMENT_N_O[3][4]	=>  Location: PIN_AD24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SEVEN_SEGMENT_N_O[3][5]	=>  Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SEVEN_SEGMENT_N_O[3][6]	=>  Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SEVEN_SEGMENT_N_O[4][0]	=>  Location: PIN_AB19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SEVEN_SEGMENT_N_O[4][1]	=>  Location: PIN_AA19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SEVEN_SEGMENT_N_O[4][2]	=>  Location: PIN_AG21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SEVEN_SEGMENT_N_O[4][3]	=>  Location: PIN_AH21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SEVEN_SEGMENT_N_O[4][4]	=>  Location: PIN_AE19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SEVEN_SEGMENT_N_O[4][5]	=>  Location: PIN_AF19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SEVEN_SEGMENT_N_O[4][6]	=>  Location: PIN_AE18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SEVEN_SEGMENT_N_O[5][0]	=>  Location: PIN_AD18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SEVEN_SEGMENT_N_O[5][1]	=>  Location: PIN_AC18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SEVEN_SEGMENT_N_O[5][2]	=>  Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SEVEN_SEGMENT_N_O[5][3]	=>  Location: PIN_AH19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SEVEN_SEGMENT_N_O[5][4]	=>  Location: PIN_AG19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SEVEN_SEGMENT_N_O[5][5]	=>  Location: PIN_AF18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SEVEN_SEGMENT_N_O[5][6]	=>  Location: PIN_AH18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SEVEN_SEGMENT_N_O[6][0]	=>  Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SEVEN_SEGMENT_N_O[6][1]	=>  Location: PIN_AB16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SEVEN_SEGMENT_N_O[6][2]	=>  Location: PIN_AA16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SEVEN_SEGMENT_N_O[6][3]	=>  Location: PIN_AB17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SEVEN_SEGMENT_N_O[6][4]	=>  Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SEVEN_SEGMENT_N_O[6][5]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SEVEN_SEGMENT_N_O[6][6]	=>  Location: PIN_AC17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SEVEN_SEGMENT_N_O[7][0]	=>  Location: PIN_AD17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SEVEN_SEGMENT_N_O[7][1]	=>  Location: PIN_AE17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SEVEN_SEGMENT_N_O[7][2]	=>  Location: PIN_AG17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SEVEN_SEGMENT_N_O[7][3]	=>  Location: PIN_AH17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SEVEN_SEGMENT_N_O[7][4]	=>  Location: PIN_AF17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SEVEN_SEGMENT_N_O[7][5]	=>  Location: PIN_AG18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SEVEN_SEGMENT_N_O[7][6]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LED_GREEN_O[0]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED_GREEN_O[1]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED_GREEN_O[2]	=>  Location: PIN_E25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED_GREEN_O[3]	=>  Location: PIN_E24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED_GREEN_O[4]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED_GREEN_O[5]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED_GREEN_O[6]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED_GREEN_O[7]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED_GREEN_O[8]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_CLOCK_O	=>  Location: PIN_A12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_HSYNC_O	=>  Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_VSYNC_O	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_BLANK_O	=>  Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_SYNC_O	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_RED_O[0]	=>  Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_RED_O[1]	=>  Location: PIN_E11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_RED_O[2]	=>  Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_RED_O[3]	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_RED_O[4]	=>  Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_RED_O[5]	=>  Location: PIN_J12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_RED_O[6]	=>  Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_RED_O[7]	=>  Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_GREEN_O[0]	=>  Location: PIN_G8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_GREEN_O[1]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_GREEN_O[2]	=>  Location: PIN_F8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_GREEN_O[3]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_GREEN_O[4]	=>  Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_GREEN_O[5]	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_GREEN_O[6]	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_GREEN_O[7]	=>  Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_BLUE_O[0]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_BLUE_O[1]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_BLUE_O[2]	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_BLUE_O[3]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_BLUE_O[4]	=>  Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_BLUE_O[5]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_BLUE_O[6]	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_BLUE_O[7]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_ADDRESS_O[0]	=>  Location: PIN_AB7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_ADDRESS_O[1]	=>  Location: PIN_AD7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_ADDRESS_O[2]	=>  Location: PIN_AE7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_ADDRESS_O[3]	=>  Location: PIN_AC7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_ADDRESS_O[4]	=>  Location: PIN_AB6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_ADDRESS_O[5]	=>  Location: PIN_AE6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_ADDRESS_O[6]	=>  Location: PIN_AB5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_ADDRESS_O[7]	=>  Location: PIN_AC5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_ADDRESS_O[8]	=>  Location: PIN_AF5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_ADDRESS_O[9]	=>  Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_ADDRESS_O[10]	=>  Location: PIN_AF2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_ADDRESS_O[11]	=>  Location: PIN_AD3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_ADDRESS_O[12]	=>  Location: PIN_AB4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_ADDRESS_O[13]	=>  Location: PIN_AC3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_ADDRESS_O[14]	=>  Location: PIN_AA4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_ADDRESS_O[15]	=>  Location: PIN_AB11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_ADDRESS_O[16]	=>  Location: PIN_AC11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_ADDRESS_O[17]	=>  Location: PIN_AB9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_ADDRESS_O[18]	=>  Location: PIN_AB8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_ADDRESS_O[19]	=>  Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_UB_N_O	=>  Location: PIN_AC4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_LB_N_O	=>  Location: PIN_AD4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_WE_N_O	=>  Location: PIN_AE8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_CE_N_O	=>  Location: PIN_AF8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_OE_N_O	=>  Location: PIN_AD5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// UART_TX_O	=>  Location: PIN_G9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_DATA_IO[0]	=>  Location: PIN_AH3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_DATA_IO[1]	=>  Location: PIN_AF4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_DATA_IO[2]	=>  Location: PIN_AG4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_DATA_IO[3]	=>  Location: PIN_AH4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_DATA_IO[4]	=>  Location: PIN_AF6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_DATA_IO[5]	=>  Location: PIN_AG6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_DATA_IO[6]	=>  Location: PIN_AH6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_DATA_IO[7]	=>  Location: PIN_AF7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_DATA_IO[8]	=>  Location: PIN_AD1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_DATA_IO[9]	=>  Location: PIN_AD2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_DATA_IO[10]	=>  Location: PIN_AE2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_DATA_IO[11]	=>  Location: PIN_AE1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_DATA_IO[12]	=>  Location: PIN_AE3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_DATA_IO[13]	=>  Location: PIN_AE4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_DATA_IO[14]	=>  Location: PIN_AF3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_DATA_IO[15]	=>  Location: PIN_AG3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// CLOCK_50_I	=>  Location: PIN_Y2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SWITCH_I[17]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// UART_RX_I	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PUSH_BUTTON_I[0]	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("MAC_Image_Decompressor_7_1200mv_85c_v_slow.sdo");
// synopsys translate_on

wire \UART_unit|Add1~0_combout ;
wire \UART_unit|Add1~4_combout ;
wire \UART_unit|Add1~6_combout ;
wire \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll~CLK1 ;
wire \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll~CLK2 ;
wire \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll~CLK3 ;
wire \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll~CLK4 ;
wire \VGA_unit|VGA_unit|Add1~0_combout ;
wire \VGA_unit|VGA_unit|Add1~6_combout ;
wire \VGA_unit|Add0~2_combout ;
wire \UART_unit|Add1~14_combout ;
wire \VGA_unit|Add0~10_combout ;
wire \UART_unit|Add1~26_combout ;
wire \UART_unit|Add1~29_combout ;
wire \VGA_unit|Add0~18_combout ;
wire \UART_unit|Add1~32_combout ;
wire \VGA_unit|Add1~24_combout ;
wire \VGA_unit|Add0~22_combout ;
wire \VGA_unit|Add0~28_combout ;
wire \VGA_unit|Add1~33 ;
wire \VGA_unit|Add1~34_combout ;
wire \VGA_unit|VGA_unit|H_Cont[0]~10_combout ;
wire \UART_timer[0]~26_combout ;
wire \UART_timer[2]~30_combout ;
wire \UART_timer[3]~32_combout ;
wire \UART_timer[8]~42_combout ;
wire \UART_timer[10]~46_combout ;
wire \UART_timer[12]~50_combout ;
wire \UART_timer[16]~58_combout ;
wire \UART_timer[18]~62_combout ;
wire \UART_timer[19]~64_combout ;
wire \UART_unit|UART_RX|clock_count[0]~10_combout ;
wire \UART_unit|UART_RX|clock_count[2]~17_combout ;
wire \PB_unit|clock_1kHz_div_count[11]~38_combout ;
wire \PB_unit|clock_1kHz_div_count[13]~42_combout ;
wire \UART_unit|LessThan1~3_combout ;
wire \VGA_unit|always0~0_combout ;
wire \VGA_unit|Equal0~0_combout ;
wire \always0~0_combout ;
wire \always0~1_combout ;
wire \always0~2_combout ;
wire \always0~3_combout ;
wire \always0~4_combout ;
wire \always0~5_combout ;
wire \Equal1~4_combout ;
wire \top_state[1]~0_combout ;
wire \Equal2~0_combout ;
wire \Equal2~2_combout ;
wire \UART_unit|UART_RX|Equal2~1_combout ;
wire \VGA_unit|VGA_unit|oVGA_V_SYNC~1_combout ;
wire \VGA_unit|VGA_unit|LessThan6~0_combout ;
wire \VGA_unit|VGA_unit|LessThan6~2_combout ;
wire \UART_unit|Add1~51_combout ;
wire \UART_unit|UART_SRAM_state~17_combout ;
wire \VGA_unit|VGA_unit|LessThan2~1_combout ;
wire \VGA_unit|VGA_SRAM_state~20_combout ;
wire \VGA_unit|VGA_SRAM_state~25_combout ;
wire \VGA_unit|LessThan2~0_combout ;
wire \VGA_unit|LessThan2~1_combout ;
wire \VGA_unit|VGA_SRAM_state~27_combout ;
wire \VGA_unit|VGA_SRAM_state~29_combout ;
wire \VGA_unit|VGA_unit|LessThan0~0_combout ;
wire \UART_unit|UART_RX|always0~0_combout ;
wire \VGA_unit|Equal2~3_combout ;
wire \VGA_unit|Equal2~4_combout ;
wire \VGA_unit|Equal3~0_combout ;
wire \VGA_unit|Equal3~1_combout ;
wire \VGA_unit|Equal0~4_combout ;
wire \VGA_unit|VGA_sram_data[1][4]~q ;
wire \VGA_unit|VGA_sram_data[1][6]~q ;
wire \VGA_unit|VGA_sram_data[2][15]~q ;
wire \VGA_unit|VGA_sram_data[1][7]~q ;
wire \VGA_unit|VGA_red~17_combout ;
wire \VGA_unit|VGA_red~18_combout ;
wire \VGA_unit|VGA_sram_data[0][13]~q ;
wire \VGA_unit|VGA_sram_data[0][14]~q ;
wire \VGA_unit|VGA_sram_data[0][15]~q ;
wire \VGA_unit|VGA_sram_data[1][8]~q ;
wire \VGA_unit|VGA_sram_data[0][0]~q ;
wire \VGA_unit|VGA_blue~0_combout ;
wire \VGA_unit|VGA_blue~1_combout ;
wire \VGA_unit|VGA_sram_data[0][1]~q ;
wire \VGA_unit|VGA_sram_data[0][2]~q ;
wire \VGA_unit|VGA_sram_data[1][11]~q ;
wire \VGA_unit|VGA_sram_data[0][3]~q ;
wire \VGA_unit|VGA_blue~6_combout ;
wire \VGA_unit|VGA_blue~7_combout ;
wire \VGA_unit|VGA_sram_data[1][12]~q ;
wire \VGA_unit|VGA_sram_data[0][4]~q ;
wire \VGA_unit|VGA_blue~8_combout ;
wire \VGA_unit|VGA_blue~9_combout ;
wire \VGA_unit|VGA_sram_data[0][5]~q ;
wire \VGA_unit|VGA_sram_data[0][6]~q ;
wire \VGA_unit|VGA_sram_data[1][15]~q ;
wire \VGA_unit|VGA_sram_data[0][7]~q ;
wire \VGA_unit|VGA_blue~14_combout ;
wire \VGA_unit|VGA_blue~15_combout ;
wire \UART_unit|new_line_count[1]~2_combout ;
wire \UART_unit|UART_RX|data_count[2]~2_combout ;
wire \UART_unit|UART_RX|data_count[2]~3_combout ;
wire \UART_unit|UART_RX|data_count[2]~4_combout ;
wire \PB_unit|Equal0~0_combout ;
wire \PB_unit|Equal0~3_combout ;
wire \PB_unit|LessThan0~0_combout ;
wire \PUSH_BUTTON_I[1]~input_o ;
wire \PUSH_BUTTON_I[2]~input_o ;
wire \PUSH_BUTTON_I[3]~input_o ;
wire \SWITCH_I[0]~input_o ;
wire \SWITCH_I[1]~input_o ;
wire \SWITCH_I[2]~input_o ;
wire \SWITCH_I[3]~input_o ;
wire \SWITCH_I[4]~input_o ;
wire \SWITCH_I[5]~input_o ;
wire \SWITCH_I[6]~input_o ;
wire \SWITCH_I[7]~input_o ;
wire \SWITCH_I[8]~input_o ;
wire \SWITCH_I[9]~input_o ;
wire \SWITCH_I[10]~input_o ;
wire \SWITCH_I[11]~input_o ;
wire \SWITCH_I[12]~input_o ;
wire \SWITCH_I[13]~input_o ;
wire \SWITCH_I[14]~input_o ;
wire \SWITCH_I[15]~input_o ;
wire \SWITCH_I[16]~input_o ;
wire \VGA_unit|VGA_sram_data[0][0]~feeder_combout ;
wire \VGA_unit|VGA_sram_data[0][2]~feeder_combout ;
wire \VGA_unit|VGA_sram_data[0][13]~feeder_combout ;
wire \CLOCK_50_I~input_o ;
wire \CLOCK_50_I~inputclkctrl_outclk ;
wire \SWITCH_I[17]~input_o ;
wire \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll~FBOUT ;
wire \SRAM_unit|Clock_100_PLL_inst|altpll_component|_locked ;
wire \resetn~combout ;
wire \resetn~clkctrl_outclk ;
wire \SRAM_we_n~0_combout ;
wire \Equal3~1_combout ;
wire \UART_rx_enable~q ;
wire \UART_unit|SRAM_address[13]~1_combout ;
wire \UART_unit|UART_RX|clock_count[0]~11 ;
wire \UART_unit|UART_RX|clock_count[1]~15_combout ;
wire \UART_unit|UART_RX|clock_count[7]~28 ;
wire \UART_unit|UART_RX|clock_count[8]~29_combout ;
wire \UART_unit|UART_RX|Selector2~0_combout ;
wire \UART_unit|UART_RX|RXC_state~13_combout ;
wire \UART_unit|UART_RX|RXC_state~14_combout ;
wire \UART_unit|UART_RX|RXC_state~9_q ;
wire \UART_RX_I~input_o ;
wire \UART_unit|UART_RX|RX_data_in~q ;
wire \UART_unit|Selector7~2_combout ;
wire \UART_unit|Selector7~3_combout ;
wire \UART_unit|UART_rx_enable~q ;
wire \UART_unit|UART_RX|clock_count[3]~13_combout ;
wire \UART_unit|UART_RX|clock_count[3]~14_combout ;
wire \UART_unit|UART_RX|clock_count[8]~30 ;
wire \UART_unit|UART_RX|clock_count[9]~31_combout ;
wire \UART_unit|UART_RX|Equal2~2_combout ;
wire \UART_unit|UART_RX|clock_count[3]~12_combout ;
wire \UART_unit|UART_RX|clock_count[1]~16 ;
wire \UART_unit|UART_RX|clock_count[2]~18 ;
wire \UART_unit|UART_RX|clock_count[3]~20 ;
wire \UART_unit|UART_RX|clock_count[4]~21_combout ;
wire \UART_unit|UART_RX|clock_count[4]~22 ;
wire \UART_unit|UART_RX|clock_count[5]~23_combout ;
wire \UART_unit|UART_RX|clock_count[5]~24 ;
wire \UART_unit|UART_RX|clock_count[6]~25_combout ;
wire \UART_unit|UART_RX|clock_count[6]~26 ;
wire \UART_unit|UART_RX|clock_count[7]~27_combout ;
wire \UART_unit|UART_RX|clock_count[3]~19_combout ;
wire \UART_unit|UART_RX|Equal2~0_combout ;
wire \UART_unit|UART_RX|always0~1_combout ;
wire \UART_unit|UART_RX|always0~2_combout ;
wire \UART_unit|UART_RX|Selector3~1_combout ;
wire \UART_unit|UART_RX|RXC_state.S_RXC_ASSEMBLE_DATA~0_combout ;
wire \UART_unit|UART_RX|data_count[0]~6_combout ;
wire \UART_unit|UART_RX|data_count[1]~5_combout ;
wire \UART_unit|UART_RX|Add1~0_combout ;
wire \UART_unit|UART_RX|Selector3~0_combout ;
wire \UART_unit|UART_RX|RXC_state~12_combout ;
wire \UART_unit|UART_RX|RXC_state~15_combout ;
wire \UART_unit|UART_RX|RXC_state~8_q ;
wire \UART_unit|UART_RX|Frame_error[1]~14_combout ;
wire \UART_unit|Selector26~0_combout ;
wire \UART_unit|Selector26~1_combout ;
wire \UART_unit|UART_rx_unload_data~q ;
wire \UART_unit|UART_RX|Empty~0_combout ;
wire \UART_unit|UART_RX|Empty~q ;
wire \UART_unit|UART_RX|Selector22~0_combout ;
wire \UART_unit|UART_RX|data_buffer[5]~0_combout ;
wire \UART_unit|UART_RX|Selector23~0_combout ;
wire \UART_unit|UART_RX|RX_data[7]~0_combout ;
wire \UART_unit|Add0~0_combout ;
wire \UART_unit|new_line_count[1]~1_combout ;
wire \UART_unit|UART_SRAM_state~14_combout ;
wire \UART_unit|UART_SRAM_state~15_combout ;
wire \UART_unit|UART_SRAM_state~12_q ;
wire \UART_unit|new_line_count[1]~0_combout ;
wire \UART_unit|UART_RX|Selector29~0_combout ;
wire \UART_unit|new_line_count[1]~3_combout ;
wire \UART_unit|new_line_count[1]~4_combout ;
wire \UART_unit|new_line_count[0]~5_combout ;
wire \UART_unit|Equal1~0_combout ;
wire \UART_unit|Selector3~0_combout ;
wire \UART_unit|Add1~34_combout ;
wire \UART_unit|SRAM_address[13]~0_combout ;
wire \UART_unit|SRAM_address[13]~2_combout ;
wire \UART_unit|Add1~31_combout ;
wire \UART_unit|Add1~16_combout ;
wire \UART_unit|Add1~50_combout ;
wire \UART_unit|Add1~1 ;
wire \UART_unit|Add1~3 ;
wire \UART_unit|Add1~5 ;
wire \UART_unit|Add1~7 ;
wire \UART_unit|Add1~8_combout ;
wire \UART_unit|Add1~10_combout ;
wire \UART_unit|Add1~9 ;
wire \UART_unit|Add1~11_combout ;
wire \UART_unit|Add1~13_combout ;
wire \UART_unit|Add1~12 ;
wire \UART_unit|Add1~15 ;
wire \UART_unit|Add1~18 ;
wire \UART_unit|Add1~21 ;
wire \UART_unit|Add1~24 ;
wire \UART_unit|Add1~27 ;
wire \UART_unit|Add1~30 ;
wire \UART_unit|Add1~33 ;
wire \UART_unit|Add1~36 ;
wire \UART_unit|Add1~38_combout ;
wire \UART_unit|Add1~40_combout ;
wire \UART_unit|Add1~39 ;
wire \UART_unit|Add1~41_combout ;
wire \UART_unit|Add1~43_combout ;
wire \UART_unit|Add1~42 ;
wire \UART_unit|Add1~45 ;
wire \UART_unit|Add1~47_combout ;
wire \UART_unit|Add1~49_combout ;
wire \UART_unit|LessThan1~0_combout ;
wire \UART_unit|Add1~17_combout ;
wire \UART_unit|Add1~19_combout ;
wire \UART_unit|LessThan1~2_combout ;
wire \UART_unit|Add1~28_combout ;
wire \UART_unit|LessThan1~1_combout ;
wire \UART_unit|LessThan1~4_combout ;
wire \UART_unit|Add1~53_combout ;
wire \UART_unit|Add1~2_combout ;
wire \UART_unit|Add1~52_combout ;
wire \UART_unit|LessThan1~5_combout ;
wire \UART_unit|Selector3~1_combout ;
wire \UART_unit|UART_SRAM_state~18_combout ;
wire \UART_unit|UART_SRAM_state~11_q ;
wire \UART_unit|UART_SRAM_state~16_combout ;
wire \UART_unit|UART_SRAM_state~13_q ;
wire \UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout ;
wire \UART_unit|Add1~20_combout ;
wire \UART_unit|Add1~22_combout ;
wire \Equal1~3_combout ;
wire \Equal1~2_combout ;
wire \Equal1~1_combout ;
wire \Equal1~5_combout ;
wire \UART_timer[0]~27 ;
wire \UART_timer[1]~28_combout ;
wire \UART_unit|SRAM_we_n~0_combout ;
wire \UART_unit|SRAM_we_n~1_combout ;
wire \UART_unit|SRAM_we_n~q ;
wire \always0~10_combout ;
wire \UART_timer[1]~29 ;
wire \UART_timer[2]~31 ;
wire \UART_timer[3]~33 ;
wire \UART_timer[4]~34_combout ;
wire \UART_timer[4]~35 ;
wire \UART_timer[5]~36_combout ;
wire \UART_timer[5]~37 ;
wire \UART_timer[6]~38_combout ;
wire \UART_timer[6]~39 ;
wire \UART_timer[7]~40_combout ;
wire \UART_timer[7]~41 ;
wire \UART_timer[8]~43 ;
wire \UART_timer[9]~44_combout ;
wire \UART_timer[9]~45 ;
wire \UART_timer[10]~47 ;
wire \UART_timer[11]~48_combout ;
wire \UART_timer[11]~49 ;
wire \UART_timer[12]~51 ;
wire \UART_timer[13]~52_combout ;
wire \UART_timer[13]~53 ;
wire \UART_timer[14]~54_combout ;
wire \UART_timer[14]~55 ;
wire \UART_timer[15]~56_combout ;
wire \UART_timer[15]~57 ;
wire \UART_timer[16]~59 ;
wire \UART_timer[17]~60_combout ;
wire \UART_timer[17]~61 ;
wire \UART_timer[18]~63 ;
wire \UART_timer[19]~65 ;
wire \UART_timer[20]~66_combout ;
wire \UART_timer[20]~67 ;
wire \UART_timer[21]~68_combout ;
wire \UART_timer[21]~69 ;
wire \UART_timer[22]~70_combout ;
wire \always0~6_combout ;
wire \UART_timer[22]~71 ;
wire \UART_timer[23]~72_combout ;
wire \UART_timer[23]~73 ;
wire \UART_timer[24]~74_combout ;
wire \UART_timer[24]~75 ;
wire \UART_timer[25]~76_combout ;
wire \always0~7_combout ;
wire \Equal1~0_combout ;
wire \always0~8_combout ;
wire \PUSH_BUTTON_I[0]~input_o ;
wire \PB_unit|debounce_shift_reg[0][0]~0_combout ;
wire \PB_unit|clock_1kHz_div_count[0]~16_combout ;
wire \PB_unit|clock_1kHz_div_count[6]~28_combout ;
wire \PB_unit|clock_1kHz_div_count[5]~26_combout ;
wire \PB_unit|clock_1kHz_div_count[3]~22_combout ;
wire \PB_unit|Equal0~1_combout ;
wire \PB_unit|LessThan0~1_combout ;
wire \PB_unit|LessThan0~2_combout ;
wire \PB_unit|clock_1kHz_div_count[14]~45 ;
wire \PB_unit|clock_1kHz_div_count[15]~46_combout ;
wire \PB_unit|LessThan0~3_combout ;
wire \PB_unit|clock_1kHz_div_count[0]~17 ;
wire \PB_unit|clock_1kHz_div_count[1]~18_combout ;
wire \PB_unit|clock_1kHz_div_count[1]~19 ;
wire \PB_unit|clock_1kHz_div_count[2]~20_combout ;
wire \PB_unit|clock_1kHz_div_count[2]~21 ;
wire \PB_unit|clock_1kHz_div_count[3]~23 ;
wire \PB_unit|clock_1kHz_div_count[4]~24_combout ;
wire \PB_unit|clock_1kHz_div_count[4]~25 ;
wire \PB_unit|clock_1kHz_div_count[5]~27 ;
wire \PB_unit|clock_1kHz_div_count[6]~29 ;
wire \PB_unit|clock_1kHz_div_count[7]~30_combout ;
wire \PB_unit|clock_1kHz_div_count[7]~31 ;
wire \PB_unit|clock_1kHz_div_count[8]~32_combout ;
wire \PB_unit|clock_1kHz_div_count[8]~33 ;
wire \PB_unit|clock_1kHz_div_count[9]~34_combout ;
wire \PB_unit|clock_1kHz_div_count[9]~35 ;
wire \PB_unit|clock_1kHz_div_count[10]~36_combout ;
wire \PB_unit|clock_1kHz_div_count[10]~37 ;
wire \PB_unit|clock_1kHz_div_count[11]~39 ;
wire \PB_unit|clock_1kHz_div_count[12]~40_combout ;
wire \PB_unit|clock_1kHz_div_count[12]~41 ;
wire \PB_unit|clock_1kHz_div_count[13]~43 ;
wire \PB_unit|clock_1kHz_div_count[14]~44_combout ;
wire \PB_unit|Equal0~4_combout ;
wire \PB_unit|Equal0~2_combout ;
wire \PB_unit|clock_1kHz~0_combout ;
wire \PB_unit|clock_1kHz~q ;
wire \PB_unit|clock_1kHz_buf~q ;
wire \PB_unit|always3~0_combout ;
wire \PB_unit|debounce_shift_reg[0][0]~q ;
wire \PB_unit|debounce_shift_reg[0][1]~feeder_combout ;
wire \PB_unit|debounce_shift_reg[0][1]~q ;
wire \PB_unit|debounce_shift_reg[0][2]~q ;
wire \PB_unit|debounce_shift_reg[0][3]~feeder_combout ;
wire \PB_unit|debounce_shift_reg[0][3]~q ;
wire \PB_unit|debounce_shift_reg[0][4]~q ;
wire \PB_unit|debounce_shift_reg[0][5]~feeder_combout ;
wire \PB_unit|debounce_shift_reg[0][5]~q ;
wire \PB_unit|WideOr0~1_combout ;
wire \PB_unit|debounce_shift_reg[0][6]~feeder_combout ;
wire \PB_unit|debounce_shift_reg[0][6]~q ;
wire \PB_unit|debounce_shift_reg[0][7]~feeder_combout ;
wire \PB_unit|debounce_shift_reg[0][7]~q ;
wire \PB_unit|debounce_shift_reg[0][8]~feeder_combout ;
wire \PB_unit|debounce_shift_reg[0][8]~q ;
wire \PB_unit|debounce_shift_reg[0][9]~q ;
wire \PB_unit|WideOr0~0_combout ;
wire \PB_unit|WideOr0~2_combout ;
wire \always0~9_combout ;
wire \Selector0~0_combout ;
wire \Selector0~1_combout ;
wire \VGA_enable~q ;
wire \VGA_unit|VGA_unit|V_Cont[0]~10_combout ;
wire \VGA_unit|VGA_unit|V_Cont[8]~26_combout ;
wire \VGA_unit|VGA_unit|H_Cont[0]~11 ;
wire \VGA_unit|VGA_unit|H_Cont[1]~12_combout ;
wire \VGA_unit|VGA_unit|H_Cont[7]~24_combout ;
wire \VGA_unit|VGA_unit|counter_enable~0_combout ;
wire \VGA_unit|VGA_unit|counter_enable~q ;
wire \VGA_unit|VGA_unit|LessThan0~1_combout ;
wire \VGA_unit|VGA_unit|H_Cont[5]~20_combout ;
wire \VGA_unit|VGA_unit|LessThan0~2_combout ;
wire \VGA_unit|VGA_unit|H_Cont[1]~13 ;
wire \VGA_unit|VGA_unit|H_Cont[2]~14_combout ;
wire \VGA_unit|VGA_unit|H_Cont[2]~15 ;
wire \VGA_unit|VGA_unit|H_Cont[3]~16_combout ;
wire \VGA_unit|VGA_unit|H_Cont[3]~17 ;
wire \VGA_unit|VGA_unit|H_Cont[4]~18_combout ;
wire \VGA_unit|VGA_unit|H_Cont[4]~19 ;
wire \VGA_unit|VGA_unit|H_Cont[5]~21 ;
wire \VGA_unit|VGA_unit|H_Cont[6]~22_combout ;
wire \VGA_unit|VGA_unit|H_Cont[6]~23 ;
wire \VGA_unit|VGA_unit|H_Cont[7]~25 ;
wire \VGA_unit|VGA_unit|H_Cont[8]~26_combout ;
wire \VGA_unit|VGA_unit|H_Cont[8]~27 ;
wire \VGA_unit|VGA_unit|H_Cont[9]~28_combout ;
wire \VGA_unit|VGA_unit|oVGA_V_SYNC~0_combout ;
wire \VGA_unit|VGA_unit|oVGA_V_SYNC~2_combout ;
wire \VGA_unit|VGA_unit|oVGA_V_SYNC~3_combout ;
wire \VGA_unit|VGA_unit|V_Cont[7]~24_combout ;
wire \VGA_unit|VGA_unit|LessThan2~0_combout ;
wire \VGA_unit|VGA_unit|LessThan2~2_combout ;
wire \VGA_unit|VGA_unit|V_Cont[0]~11 ;
wire \VGA_unit|VGA_unit|V_Cont[1]~13 ;
wire \VGA_unit|VGA_unit|V_Cont[2]~15 ;
wire \VGA_unit|VGA_unit|V_Cont[3]~16_combout ;
wire \VGA_unit|VGA_unit|V_Cont[3]~17 ;
wire \VGA_unit|VGA_unit|V_Cont[4]~19 ;
wire \VGA_unit|VGA_unit|V_Cont[5]~20_combout ;
wire \VGA_unit|VGA_unit|V_Cont[5]~21 ;
wire \VGA_unit|VGA_unit|V_Cont[6]~22_combout ;
wire \VGA_unit|VGA_unit|V_Cont[6]~23 ;
wire \VGA_unit|VGA_unit|V_Cont[7]~25 ;
wire \VGA_unit|VGA_unit|V_Cont[8]~27 ;
wire \VGA_unit|VGA_unit|V_Cont[9]~28_combout ;
wire \VGA_unit|VGA_unit|V_Cont[4]~18_combout ;
wire \VGA_unit|VGA_unit|V_Cont[2]~14_combout ;
wire \VGA_unit|VGA_unit|V_Cont[1]~12_combout ;
wire \VGA_unit|VGA_unit|Add1~1 ;
wire \VGA_unit|VGA_unit|Add1~3 ;
wire \VGA_unit|VGA_unit|Add1~5 ;
wire \VGA_unit|VGA_unit|Add1~7 ;
wire \VGA_unit|VGA_unit|Add1~9 ;
wire \VGA_unit|VGA_unit|Add1~11 ;
wire \VGA_unit|VGA_unit|Add1~13 ;
wire \VGA_unit|VGA_unit|Add1~15 ;
wire \VGA_unit|VGA_unit|Add1~17 ;
wire \VGA_unit|VGA_unit|Add1~18_combout ;
wire \VGA_unit|VGA_unit|Add1~14_combout ;
wire \VGA_unit|VGA_unit|Add1~16_combout ;
wire \VGA_unit|always0~2_combout ;
wire \VGA_unit|VGA_SRAM_state~21_combout ;
wire \VGA_unit|VGA_SRAM_state~22_combout ;
wire \VGA_unit|VGA_SRAM_state~14_q ;
wire \VGA_unit|VGA_SRAM_state~26_combout ;
wire \VGA_unit|VGA_SRAM_state~32_combout ;
wire \VGA_unit|VGA_unit|Add0~0_combout ;
wire \VGA_unit|VGA_SRAM_state~28_combout ;
wire \VGA_unit|VGA_SRAM_state~34_combout ;
wire \VGA_unit|VGA_SRAM_state~16_q ;
wire \VGA_unit|VGA_SRAM_state~23_combout ;
wire \VGA_unit|VGA_SRAM_state~24_combout ;
wire \VGA_unit|VGA_SRAM_state~17_q ;
wire \VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout ;
wire \VGA_unit|VGA_unit|Add1~2_combout ;
wire \VGA_unit|VGA_unit|Add1~4_combout ;
wire \VGA_unit|Equal2~0_combout ;
wire \VGA_unit|Equal2~1_combout ;
wire \VGA_unit|VGA_unit|Add1~12_combout ;
wire \VGA_unit|VGA_unit|Add1~8_combout ;
wire \VGA_unit|VGA_unit|Add1~10_combout ;
wire \VGA_unit|Equal1~0_combout ;
wire \VGA_unit|SRAM_address[12]~0_combout ;
wire \VGA_unit|Add0~0_combout ;
wire \VGA_unit|Add1~1 ;
wire \VGA_unit|Add1~3 ;
wire \VGA_unit|Add1~4_combout ;
wire \VGA_unit|Selector15~0_combout ;
wire \VGA_unit|always0~1_combout ;
wire \VGA_unit|SRAM_address[4]~1_combout ;
wire \VGA_unit|VGA_unit|Add0~1_combout ;
wire \VGA_unit|Equal0~1_combout ;
wire \VGA_unit|Equal0~2_combout ;
wire \VGA_unit|Equal0~3_combout ;
wire \VGA_unit|SRAM_address[4]~2_combout ;
wire \VGA_unit|SRAM_address[4]~3_combout ;
wire \VGA_unit|SRAM_address[4]~4_combout ;
wire \VGA_unit|Add1~5 ;
wire \VGA_unit|Add1~6_combout ;
wire \VGA_unit|Selector14~0_combout ;
wire \VGA_unit|Add0~1 ;
wire \VGA_unit|Add0~3 ;
wire \VGA_unit|Add0~4_combout ;
wire \VGA_unit|Add1~7 ;
wire \VGA_unit|Add1~8_combout ;
wire \VGA_unit|Selector13~0_combout ;
wire \VGA_unit|Add0~5 ;
wire \VGA_unit|Add0~6_combout ;
wire \VGA_unit|Add1~9 ;
wire \VGA_unit|Add1~10_combout ;
wire \VGA_unit|Selector12~0_combout ;
wire \SRAM_address[5]~1_combout ;
wire \VGA_unit|Add1~11 ;
wire \VGA_unit|Add1~13 ;
wire \VGA_unit|Add1~15 ;
wire \VGA_unit|Add1~16_combout ;
wire \VGA_unit|Add1~12_combout ;
wire \VGA_unit|Add0~7 ;
wire \VGA_unit|Add0~8_combout ;
wire \VGA_unit|Selector11~0_combout ;
wire \VGA_unit|Add0~9 ;
wire \VGA_unit|Add0~11 ;
wire \VGA_unit|Add0~12_combout ;
wire \VGA_unit|Selector9~0_combout ;
wire \VGA_unit|Add0~13 ;
wire \VGA_unit|Add0~14_combout ;
wire \VGA_unit|Add1~17 ;
wire \VGA_unit|Add1~18_combout ;
wire \VGA_unit|Selector8~0_combout ;
wire \VGA_unit|Add0~15 ;
wire \VGA_unit|Add0~16_combout ;
wire \VGA_unit|Add1~19 ;
wire \VGA_unit|Add1~20_combout ;
wire \VGA_unit|Selector7~0_combout ;
wire \VGA_unit|Add0~17 ;
wire \VGA_unit|Add0~19 ;
wire \VGA_unit|Add0~21 ;
wire \VGA_unit|Add0~23 ;
wire \VGA_unit|Add0~25 ;
wire \VGA_unit|Add0~26_combout ;
wire \VGA_unit|Add0~24_combout ;
wire \VGA_unit|Add1~21 ;
wire \VGA_unit|Add1~23 ;
wire \VGA_unit|Add1~25 ;
wire \VGA_unit|Add1~26_combout ;
wire \VGA_unit|Selector4~0_combout ;
wire \VGA_unit|Add1~27 ;
wire \VGA_unit|Add1~28_combout ;
wire \VGA_unit|Selector3~0_combout ;
wire \VGA_unit|Add1~29 ;
wire \VGA_unit|Add1~30_combout ;
wire \VGA_unit|Selector2~0_combout ;
wire \VGA_unit|Add0~27 ;
wire \VGA_unit|Add0~29 ;
wire \VGA_unit|Add0~30_combout ;
wire \VGA_unit|Selector0~0_combout ;
wire \VGA_unit|Add1~31 ;
wire \VGA_unit|Add1~32_combout ;
wire \VGA_unit|Selector1~0_combout ;
wire \UART_unit|Add1~44_combout ;
wire \UART_unit|Add1~46_combout ;
wire \SRAM_address[16]~12_combout ;
wire \unit3|Decoder0~8_combout ;
wire \SRAM_address[4]~0_combout ;
wire \Equal2~1_combout ;
wire \top_state[1]~1_combout ;
wire \VGA_unit|Add1~0_combout ;
wire \VGA_unit|Add1~37_combout ;
wire \VGA_unit|SRAM_address[1]~5_combout ;
wire \VGA_unit|Equal2~2_combout ;
wire \VGA_unit|SRAM_address[1]~6_combout ;
wire \SRAM_address[0]~16_combout ;
wire \SRAM_address[2]~17_combout ;
wire \VGA_unit|Add1~2_combout ;
wire \VGA_unit|Add1~36_combout ;
wire \SRAM_address[1]~14_combout ;
wire \SRAM_address[3]~15_combout ;
wire \SRAM_address[15]~11_combout ;
wire \Equal2~3_combout ;
wire \Equal2~4_combout ;
wire \top_state[1]~2_combout ;
wire \top_state[1]~3_combout ;
wire \top_state[2]~4_combout ;
wire \Equal3~0_combout ;
wire \Selector4~0_combout ;
wire \UART_rx_initialize~q ;
wire \UART_unit|SRAM_write_data~0_combout ;
wire \UART_unit|SRAM_write_data[0]~feeder_combout ;
wire \UART_unit|SRAM_write_data[0]~1_combout ;
wire \SRAM_unit|SRAM_write_data_buf[0]~feeder_combout ;
wire \SRAM_we_n~1_combout ;
wire \SRAM_unit|SRAM_WE_N_O~0_combout ;
wire \SRAM_unit|SRAM_WE_N_O~q ;
wire \UART_unit|UART_RX|Selector24~0_combout ;
wire \UART_unit|UART_RX|Selector25~0_combout ;
wire \UART_unit|UART_RX|Selector26~0_combout ;
wire \UART_unit|UART_RX|Selector27~0_combout ;
wire \UART_unit|UART_RX|Selector28~0_combout ;
wire \UART_unit|SRAM_write_data~2_combout ;
wire \UART_unit|SRAM_write_data[1]~feeder_combout ;
wire \SRAM_unit|SRAM_write_data_buf[1]~feeder_combout ;
wire \UART_unit|UART_RX|RX_data[2]~feeder_combout ;
wire \UART_unit|SRAM_write_data~3_combout ;
wire \UART_unit|SRAM_write_data[2]~feeder_combout ;
wire \SRAM_unit|SRAM_write_data_buf[2]~feeder_combout ;
wire \UART_unit|UART_RX|RX_data[3]~feeder_combout ;
wire \UART_unit|SRAM_write_data~4_combout ;
wire \UART_unit|SRAM_write_data[3]~feeder_combout ;
wire \UART_unit|UART_RX|RX_data[4]~feeder_combout ;
wire \UART_unit|SRAM_write_data~5_combout ;
wire \UART_unit|UART_RX|RX_data[5]~feeder_combout ;
wire \UART_unit|SRAM_write_data~6_combout ;
wire \SRAM_unit|SRAM_write_data_buf[5]~feeder_combout ;
wire \UART_unit|SRAM_write_data~7_combout ;
wire \SRAM_unit|SRAM_write_data_buf[6]~feeder_combout ;
wire \UART_unit|SRAM_write_data~8_combout ;
wire \UART_unit|SRAM_write_data[10]~9_combout ;
wire \SRAM_unit|SRAM_write_data_buf[8]~feeder_combout ;
wire \SRAM_unit|SRAM_write_data_buf[9]~feeder_combout ;
wire \SRAM_unit|SRAM_write_data_buf[11]~feeder_combout ;
wire \UART_unit|SRAM_write_data[12]~feeder_combout ;
wire \UART_unit|SRAM_write_data[13]~feeder_combout ;
wire \SRAM_unit|SRAM_write_data_buf[13]~feeder_combout ;
wire \UART_unit|SRAM_write_data[14]~feeder_combout ;
wire \SRAM_unit|SRAM_write_data_buf[14]~feeder_combout ;
wire \UART_unit|SRAM_write_data[15]~feeder_combout ;
wire \VGA_unit|Add1~14_combout ;
wire \VGA_unit|Selector10~0_combout ;
wire \SRAM_address[7]~3_combout ;
wire \SRAM_address[6]~2_combout ;
wire \unit0|WideOr6~0_combout ;
wire \unit0|WideOr5~0_combout ;
wire \unit0|WideOr4~0_combout ;
wire \unit0|WideOr3~0_combout ;
wire \unit0|WideOr2~0_combout ;
wire \unit0|WideOr1~0_combout ;
wire \unit0|WideOr0~0_combout ;
wire \UART_unit|Add1~23_combout ;
wire \UART_unit|Add1~25_combout ;
wire \SRAM_address[9]~5_combout ;
wire \SRAM_address[10]~6_combout ;
wire \VGA_unit|Add1~22_combout ;
wire \VGA_unit|Selector6~0_combout ;
wire \SRAM_address[11]~7_combout ;
wire \SRAM_address[8]~4_combout ;
wire \unit1|WideOr6~0_combout ;
wire \unit1|WideOr5~0_combout ;
wire \unit1|WideOr4~0_combout ;
wire \unit1|WideOr3~0_combout ;
wire \unit1|WideOr2~0_combout ;
wire \unit1|WideOr1~0_combout ;
wire \unit1|WideOr0~0_combout ;
wire \VGA_unit|Add0~20_combout ;
wire \VGA_unit|Selector5~0_combout ;
wire \SRAM_address[12]~8_combout ;
wire \SRAM_address[14]~10_combout ;
wire \UART_unit|Add1~35_combout ;
wire \UART_unit|Add1~37_combout ;
wire \SRAM_address[13]~9_combout ;
wire \unit2|WideOr6~0_combout ;
wire \unit2|WideOr5~0_combout ;
wire \unit2|WideOr4~0_combout ;
wire \unit2|WideOr3~0_combout ;
wire \unit2|WideOr2~0_combout ;
wire \unit2|WideOr1~0_combout ;
wire \unit2|WideOr0~0_combout ;
wire \unit3|Decoder0~9_combout ;
wire \SRAM_address[17]~13_combout ;
wire \unit3|Decoder0~10_combout ;
wire \SRAM_DATA_IO[1]~input_o ;
wire \SRAM_DATA_IO[2]~input_o ;
wire \SRAM_DATA_IO[3]~input_o ;
wire \SRAM_DATA_IO[0]~input_o ;
wire \unit4|WideOr6~0_combout ;
wire \unit4|WideOr5~0_combout ;
wire \unit4|WideOr4~0_combout ;
wire \unit4|WideOr3~0_combout ;
wire \unit4|WideOr2~0_combout ;
wire \unit4|WideOr1~0_combout ;
wire \unit4|WideOr0~0_combout ;
wire \SRAM_DATA_IO[6]~input_o ;
wire \SRAM_DATA_IO[5]~input_o ;
wire \SRAM_DATA_IO[7]~input_o ;
wire \SRAM_DATA_IO[4]~input_o ;
wire \unit5|WideOr6~0_combout ;
wire \unit5|WideOr5~0_combout ;
wire \unit5|WideOr4~0_combout ;
wire \unit5|WideOr3~0_combout ;
wire \unit5|WideOr2~0_combout ;
wire \unit5|WideOr1~0_combout ;
wire \unit5|WideOr0~0_combout ;
wire \SRAM_DATA_IO[9]~input_o ;
wire \SRAM_DATA_IO[11]~input_o ;
wire \SRAM_DATA_IO[10]~input_o ;
wire \SRAM_DATA_IO[8]~input_o ;
wire \unit6|WideOr6~0_combout ;
wire \unit6|WideOr5~0_combout ;
wire \unit6|WideOr4~0_combout ;
wire \unit6|WideOr3~0_combout ;
wire \unit6|WideOr2~0_combout ;
wire \unit6|WideOr1~0_combout ;
wire \unit6|WideOr0~0_combout ;
wire \SRAM_DATA_IO[13]~input_o ;
wire \SRAM_DATA_IO[12]~input_o ;
wire \SRAM_DATA_IO[14]~input_o ;
wire \SRAM_DATA_IO[15]~input_o ;
wire \unit7|WideOr6~0_combout ;
wire \unit7|WideOr5~0_combout ;
wire \unit7|WideOr4~0_combout ;
wire \unit7|WideOr3~0_combout ;
wire \unit7|WideOr2~0_combout ;
wire \unit7|WideOr1~0_combout ;
wire \unit7|WideOr0~0_combout ;
wire \UART_unit|UART_RX|Frame_error[0]~4_combout ;
wire \UART_unit|UART_RX|RXC_state.S_RXC_STOP_BIT~0_combout ;
wire \UART_unit|UART_RX|Frame_error[1]~6_combout ;
wire \UART_unit|UART_RX|Frame_error[1]~7_combout ;
wire \UART_unit|UART_RX|Frame_error[0]~5 ;
wire \UART_unit|UART_RX|Frame_error[1]~8_combout ;
wire \UART_unit|UART_RX|Frame_error[1]~9 ;
wire \UART_unit|UART_RX|Frame_error[2]~10_combout ;
wire \UART_unit|UART_RX|Frame_error[2]~11 ;
wire \UART_unit|UART_RX|Frame_error[3]~12_combout ;
wire \VGA_unit|VGA_unit|LessThan1~0_combout ;
wire \VGA_unit|VGA_unit|oVGA_H_SYNC~q ;
wire \VGA_unit|VGA_unit|LessThan6~1_combout ;
wire \VGA_unit|VGA_unit|oVGA_V_SYNC~4_combout ;
wire \VGA_unit|VGA_unit|oVGA_V_SYNC~q ;
wire \VGA_unit|VGA_unit|oVGA_BLANK~combout ;
wire \VGA_unit|VGA_unit|LessThan6~3_combout ;
wire \VGA_unit|VGA_unit|LessThan4~0_combout ;
wire \VGA_unit|VGA_unit|oVGA_R~0_combout ;
wire \VGA_unit|VGA_unit|LessThan7~0_combout ;
wire \VGA_unit|VGA_unit|oVGA_R~1_combout ;
wire \VGA_unit|always0~7_combout ;
wire \VGA_unit|Equal3~2_combout ;
wire \VGA_unit|always0~4_combout ;
wire \VGA_unit|always0~5_combout ;
wire \VGA_unit|always0~3_combout ;
wire \VGA_unit|always0~6_combout ;
wire \VGA_unit|always0~8_combout ;
wire \VGA_unit|VGA_SRAM_state~30_combout ;
wire \VGA_unit|VGA_SRAM_state~31_combout ;
wire \VGA_unit|VGA_SRAM_state~15_q ;
wire \VGA_unit|VGA_sram_data[2][8]~0_combout ;
wire \VGA_unit|VGA_sram_data[2][8]~q ;
wire \VGA_unit|VGA_sram_data[1][0]~feeder_combout ;
wire \VGA_unit|VGA_SRAM_state~33_combout ;
wire \VGA_unit|VGA_sram_data[1][0]~1_combout ;
wire \VGA_unit|VGA_sram_data[1][0]~q ;
wire \VGA_unit|VGA_red~0_combout ;
wire \VGA_unit|VGA_red~2_combout ;
wire \VGA_unit|VGA_red[8]~3_combout ;
wire \VGA_unit|Equal2~5_combout ;
wire \VGA_unit|VGA_red[8]~4_combout ;
wire \VGA_unit|VGA_unit|oVGA_R~2_combout ;
wire \VGA_unit|VGA_sram_data[2][9]~q ;
wire \VGA_unit|VGA_sram_data[1][1]~feeder_combout ;
wire \VGA_unit|VGA_sram_data[1][1]~q ;
wire \VGA_unit|VGA_red~5_combout ;
wire \VGA_unit|VGA_red~6_combout ;
wire \VGA_unit|VGA_unit|oVGA_R~3_combout ;
wire \VGA_unit|VGA_sram_data[2][10]~q ;
wire \VGA_unit|VGA_sram_data[1][2]~feeder_combout ;
wire \VGA_unit|VGA_sram_data[1][2]~q ;
wire \VGA_unit|VGA_red~7_combout ;
wire \VGA_unit|VGA_red~8_combout ;
wire \VGA_unit|VGA_unit|oVGA_R~4_combout ;
wire \VGA_unit|VGA_sram_data[2][11]~q ;
wire \VGA_unit|VGA_sram_data[1][3]~feeder_combout ;
wire \VGA_unit|VGA_sram_data[1][3]~q ;
wire \VGA_unit|VGA_red~9_combout ;
wire \VGA_unit|VGA_red~10_combout ;
wire \VGA_unit|VGA_unit|oVGA_R~5_combout ;
wire \VGA_unit|VGA_sram_data[2][12]~q ;
wire \VGA_unit|VGA_red~11_combout ;
wire \VGA_unit|VGA_red~12_combout ;
wire \VGA_unit|VGA_unit|oVGA_R~6_combout ;
wire \VGA_unit|VGA_sram_data[2][13]~q ;
wire \VGA_unit|VGA_sram_data[1][5]~q ;
wire \VGA_unit|VGA_red~13_combout ;
wire \VGA_unit|VGA_red~14_combout ;
wire \VGA_unit|VGA_unit|oVGA_R~7_combout ;
wire \VGA_unit|VGA_sram_data[2][14]~q ;
wire \VGA_unit|VGA_red~15_combout ;
wire \VGA_unit|VGA_red~16_combout ;
wire \VGA_unit|VGA_unit|oVGA_R~8_combout ;
wire \VGA_unit|VGA_unit|oVGA_R~9_combout ;
wire \VGA_unit|VGA_sram_data[2][0]~q ;
wire \VGA_unit|VGA_sram_data[0][8]~2_combout ;
wire \VGA_unit|VGA_sram_data[0][8]~q ;
wire \VGA_unit|VGA_green~0_combout ;
wire \VGA_unit|VGA_green~1_combout ;
wire \VGA_unit|VGA_unit|oVGA_G~0_combout ;
wire \VGA_unit|VGA_sram_data[2][1]~q ;
wire \VGA_unit|VGA_sram_data[0][9]~q ;
wire \VGA_unit|VGA_green~2_combout ;
wire \VGA_unit|VGA_green~3_combout ;
wire \VGA_unit|VGA_unit|oVGA_G~1_combout ;
wire \VGA_unit|VGA_sram_data[2][2]~q ;
wire \VGA_unit|VGA_sram_data[0][10]~q ;
wire \VGA_unit|VGA_green~4_combout ;
wire \VGA_unit|VGA_red[8]~1_combout ;
wire \VGA_unit|VGA_green~5_combout ;
wire \VGA_unit|VGA_unit|oVGA_G~2_combout ;
wire \VGA_unit|VGA_sram_data[2][3]~q ;
wire \VGA_unit|VGA_sram_data[0][11]~feeder_combout ;
wire \VGA_unit|VGA_sram_data[0][11]~q ;
wire \VGA_unit|VGA_green~6_combout ;
wire \VGA_unit|VGA_green~7_combout ;
wire \VGA_unit|VGA_unit|oVGA_G~3_combout ;
wire \VGA_unit|VGA_sram_data[2][4]~q ;
wire \VGA_unit|VGA_sram_data[0][12]~q ;
wire \VGA_unit|VGA_green~8_combout ;
wire \VGA_unit|VGA_green~9_combout ;
wire \VGA_unit|VGA_unit|oVGA_G~4_combout ;
wire \VGA_unit|VGA_sram_data[2][5]~q ;
wire \VGA_unit|VGA_green~10_combout ;
wire \VGA_unit|VGA_green~11_combout ;
wire \VGA_unit|VGA_unit|oVGA_G~5_combout ;
wire \VGA_unit|VGA_sram_data[2][6]~q ;
wire \VGA_unit|VGA_green~12_combout ;
wire \VGA_unit|VGA_green~13_combout ;
wire \VGA_unit|VGA_unit|oVGA_G~6_combout ;
wire \VGA_unit|VGA_sram_data[2][7]~q ;
wire \VGA_unit|VGA_green~14_combout ;
wire \VGA_unit|VGA_green~15_combout ;
wire \VGA_unit|VGA_unit|oVGA_G~7_combout ;
wire \VGA_unit|VGA_unit|oVGA_B~0_combout ;
wire \VGA_unit|VGA_sram_data[1][9]~q ;
wire \VGA_unit|VGA_blue~2_combout ;
wire \VGA_unit|VGA_blue~3_combout ;
wire \VGA_unit|VGA_unit|oVGA_B~1_combout ;
wire \VGA_unit|VGA_sram_data[1][10]~q ;
wire \VGA_unit|VGA_blue~4_combout ;
wire \VGA_unit|VGA_blue~5_combout ;
wire \VGA_unit|VGA_unit|oVGA_B~2_combout ;
wire \VGA_unit|VGA_unit|oVGA_B~3_combout ;
wire \VGA_unit|VGA_unit|oVGA_B~4_combout ;
wire \VGA_unit|VGA_sram_data[1][13]~q ;
wire \VGA_unit|VGA_blue~10_combout ;
wire \VGA_unit|VGA_blue~11_combout ;
wire \VGA_unit|VGA_unit|oVGA_B~5_combout ;
wire \VGA_unit|VGA_sram_data[1][14]~q ;
wire \VGA_unit|VGA_blue~12_combout ;
wire \VGA_unit|VGA_blue~13_combout ;
wire \VGA_unit|VGA_unit|oVGA_B~6_combout ;
wire \VGA_unit|VGA_unit|oVGA_B~7_combout ;
wire \SRAM_unit|Clock_100_PLL_inst|altpll_component|_clk0 ;
wire \SRAM_unit|Clock_100_PLL_inst|altpll_component|_clk0~clkctrl_outclk ;
wire \SRAM_unit|SRAM_LB_N_O~0_combout ;
wire \SRAM_unit|SRAM_LB_N_O~q ;
wire \SRAM_unit|SRAM_CE_N_O~feeder_combout ;
wire \SRAM_unit|SRAM_CE_N_O~q ;
wire [2:0] top_state;
wire [25:0] UART_timer;
wire [3:0] \PB_unit|push_button_status_buf ;
wire [3:0] \PB_unit|push_button_status ;
wire [15:0] \PB_unit|clock_1kHz_div_count ;
wire [7:0] \UART_unit|UART_RX|data_buffer ;
wire [9:0] \VGA_unit|VGA_blue ;
wire [15:0] \SRAM_unit|SRAM_read_data ;
wire [9:0] \VGA_unit|VGA_unit|oVGA_B ;
wire [9:0] \VGA_unit|VGA_green ;
wire [3:0] \UART_unit|UART_RX|Frame_error ;
wire [2:0] \UART_unit|UART_RX|data_count ;
wire [9:0] \VGA_unit|VGA_unit|oVGA_R ;
wire [15:0] \UART_unit|SRAM_write_data ;
wire [1:0] \UART_unit|new_line_count ;
wire [9:0] \VGA_unit|VGA_unit|oVGA_G ;
wire [9:0] \VGA_unit|VGA_unit|H_Cont ;
wire [9:0] \VGA_unit|VGA_unit|V_Cont ;
wire [9:0] \VGA_unit|VGA_red ;
wire [17:0] \SRAM_unit|SRAM_ADDRESS_O ;
wire [17:0] \UART_unit|SRAM_address ;
wire [9:0] \UART_unit|UART_RX|clock_count ;
wire [7:0] \UART_unit|UART_RX|RX_data ;
wire [15:0] \SRAM_unit|SRAM_write_data_buf ;
wire [17:0] \VGA_unit|SRAM_address ;

wire [4:0] \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll_CLK_bus ;

assign \SRAM_unit|Clock_100_PLL_inst|altpll_component|_clk0  = \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll_CLK_bus [0];
assign \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll~CLK1  = \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll_CLK_bus [1];
assign \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll~CLK2  = \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll_CLK_bus [2];
assign \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll~CLK3  = \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll_CLK_bus [3];
assign \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll~CLK4  = \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll_CLK_bus [4];

// Location: LCCOMB_X39_Y20_N14
cycloneive_lcell_comb \UART_unit|Add1~0 (
// Equation(s):
// \UART_unit|Add1~0_combout  = \UART_unit|SRAM_address [0] $ (VCC)
// \UART_unit|Add1~1  = CARRY(\UART_unit|SRAM_address [0])

	.dataa(\UART_unit|SRAM_address [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\UART_unit|Add1~0_combout ),
	.cout(\UART_unit|Add1~1 ));
// synopsys translate_off
defparam \UART_unit|Add1~0 .lut_mask = 16'h55AA;
defparam \UART_unit|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N18
cycloneive_lcell_comb \UART_unit|Add1~4 (
// Equation(s):
// \UART_unit|Add1~4_combout  = (\UART_unit|SRAM_address [2] & (\UART_unit|Add1~3  $ (GND))) # (!\UART_unit|SRAM_address [2] & (!\UART_unit|Add1~3  & VCC))
// \UART_unit|Add1~5  = CARRY((\UART_unit|SRAM_address [2] & !\UART_unit|Add1~3 ))

	.dataa(\UART_unit|SRAM_address [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_unit|Add1~3 ),
	.combout(\UART_unit|Add1~4_combout ),
	.cout(\UART_unit|Add1~5 ));
// synopsys translate_off
defparam \UART_unit|Add1~4 .lut_mask = 16'hA50A;
defparam \UART_unit|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N20
cycloneive_lcell_comb \UART_unit|Add1~6 (
// Equation(s):
// \UART_unit|Add1~6_combout  = (\UART_unit|SRAM_address [3] & (!\UART_unit|Add1~5 )) # (!\UART_unit|SRAM_address [3] & ((\UART_unit|Add1~5 ) # (GND)))
// \UART_unit|Add1~7  = CARRY((!\UART_unit|Add1~5 ) # (!\UART_unit|SRAM_address [3]))

	.dataa(gnd),
	.datab(\UART_unit|SRAM_address [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_unit|Add1~5 ),
	.combout(\UART_unit|Add1~6_combout ),
	.cout(\UART_unit|Add1~7 ));
// synopsys translate_off
defparam \UART_unit|Add1~6 .lut_mask = 16'h3C3F;
defparam \UART_unit|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N6
cycloneive_lcell_comb \VGA_unit|VGA_unit|Add1~0 (
// Equation(s):
// \VGA_unit|VGA_unit|Add1~0_combout  = \VGA_unit|VGA_unit|V_Cont [0] $ (VCC)
// \VGA_unit|VGA_unit|Add1~1  = CARRY(\VGA_unit|VGA_unit|V_Cont [0])

	.dataa(gnd),
	.datab(\VGA_unit|VGA_unit|V_Cont [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|Add1~0_combout ),
	.cout(\VGA_unit|VGA_unit|Add1~1 ));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|Add1~0 .lut_mask = 16'h33CC;
defparam \VGA_unit|VGA_unit|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N12
cycloneive_lcell_comb \VGA_unit|VGA_unit|Add1~6 (
// Equation(s):
// \VGA_unit|VGA_unit|Add1~6_combout  = (\VGA_unit|VGA_unit|V_Cont [3] & (\VGA_unit|VGA_unit|Add1~5  & VCC)) # (!\VGA_unit|VGA_unit|V_Cont [3] & (!\VGA_unit|VGA_unit|Add1~5 ))
// \VGA_unit|VGA_unit|Add1~7  = CARRY((!\VGA_unit|VGA_unit|V_Cont [3] & !\VGA_unit|VGA_unit|Add1~5 ))

	.dataa(gnd),
	.datab(\VGA_unit|VGA_unit|V_Cont [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_unit|VGA_unit|Add1~5 ),
	.combout(\VGA_unit|VGA_unit|Add1~6_combout ),
	.cout(\VGA_unit|VGA_unit|Add1~7 ));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|Add1~6 .lut_mask = 16'hC303;
defparam \VGA_unit|VGA_unit|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N2
cycloneive_lcell_comb \VGA_unit|Add0~2 (
// Equation(s):
// \VGA_unit|Add0~2_combout  = (\VGA_unit|SRAM_address [3] & (\VGA_unit|Add0~1  & VCC)) # (!\VGA_unit|SRAM_address [3] & (!\VGA_unit|Add0~1 ))
// \VGA_unit|Add0~3  = CARRY((!\VGA_unit|SRAM_address [3] & !\VGA_unit|Add0~1 ))

	.dataa(gnd),
	.datab(\VGA_unit|SRAM_address [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_unit|Add0~1 ),
	.combout(\VGA_unit|Add0~2_combout ),
	.cout(\VGA_unit|Add0~3 ));
// synopsys translate_off
defparam \VGA_unit|Add0~2 .lut_mask = 16'hC303;
defparam \VGA_unit|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y21_N13
dffeas \VGA_unit|VGA_unit|H_Cont[0] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|VGA_unit|H_Cont[0]~10_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\VGA_unit|VGA_unit|LessThan0~2_combout ),
	.sload(gnd),
	.ena(\VGA_unit|VGA_unit|counter_enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_unit|H_Cont [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|H_Cont[0] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_unit|H_Cont[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y18_N7
dffeas \UART_timer[0] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\UART_timer[0]~26_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\always0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(UART_timer[0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_timer[0] .is_wysiwyg = "true";
defparam \UART_timer[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y18_N11
dffeas \UART_timer[2] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\UART_timer[2]~30_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\always0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(UART_timer[2]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_timer[2] .is_wysiwyg = "true";
defparam \UART_timer[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y18_N13
dffeas \UART_timer[3] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\UART_timer[3]~32_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\always0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(UART_timer[3]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_timer[3] .is_wysiwyg = "true";
defparam \UART_timer[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y18_N23
dffeas \UART_timer[8] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\UART_timer[8]~42_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\always0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(UART_timer[8]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_timer[8] .is_wysiwyg = "true";
defparam \UART_timer[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y18_N27
dffeas \UART_timer[10] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\UART_timer[10]~46_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\always0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(UART_timer[10]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_timer[10] .is_wysiwyg = "true";
defparam \UART_timer[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y18_N31
dffeas \UART_timer[12] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\UART_timer[12]~50_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\always0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(UART_timer[12]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_timer[12] .is_wysiwyg = "true";
defparam \UART_timer[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y17_N7
dffeas \UART_timer[16] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\UART_timer[16]~58_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\always0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(UART_timer[16]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_timer[16] .is_wysiwyg = "true";
defparam \UART_timer[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y17_N11
dffeas \UART_timer[18] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\UART_timer[18]~62_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\always0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(UART_timer[18]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_timer[18] .is_wysiwyg = "true";
defparam \UART_timer[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y17_N13
dffeas \UART_timer[19] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\UART_timer[19]~64_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\always0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(UART_timer[19]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_timer[19] .is_wysiwyg = "true";
defparam \UART_timer[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N26
cycloneive_lcell_comb \UART_unit|Add1~14 (
// Equation(s):
// \UART_unit|Add1~14_combout  = (\UART_unit|SRAM_address [6] & (\UART_unit|Add1~12  $ (GND))) # (!\UART_unit|SRAM_address [6] & (!\UART_unit|Add1~12  & VCC))
// \UART_unit|Add1~15  = CARRY((\UART_unit|SRAM_address [6] & !\UART_unit|Add1~12 ))

	.dataa(gnd),
	.datab(\UART_unit|SRAM_address [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_unit|Add1~12 ),
	.combout(\UART_unit|Add1~14_combout ),
	.cout(\UART_unit|Add1~15 ));
// synopsys translate_off
defparam \UART_unit|Add1~14 .lut_mask = 16'hC30C;
defparam \UART_unit|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N10
cycloneive_lcell_comb \VGA_unit|Add0~10 (
// Equation(s):
// \VGA_unit|Add0~10_combout  = (\VGA_unit|SRAM_address [7] & (\VGA_unit|Add0~9  & VCC)) # (!\VGA_unit|SRAM_address [7] & (!\VGA_unit|Add0~9 ))
// \VGA_unit|Add0~11  = CARRY((!\VGA_unit|SRAM_address [7] & !\VGA_unit|Add0~9 ))

	.dataa(\VGA_unit|SRAM_address [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_unit|Add0~9 ),
	.combout(\VGA_unit|Add0~10_combout ),
	.cout(\VGA_unit|Add0~11 ));
// synopsys translate_off
defparam \VGA_unit|Add0~10 .lut_mask = 16'hA505;
defparam \VGA_unit|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N2
cycloneive_lcell_comb \UART_unit|Add1~26 (
// Equation(s):
// \UART_unit|Add1~26_combout  = (\UART_unit|SRAM_address [10] & (\UART_unit|Add1~24  $ (GND))) # (!\UART_unit|SRAM_address [10] & (!\UART_unit|Add1~24  & VCC))
// \UART_unit|Add1~27  = CARRY((\UART_unit|SRAM_address [10] & !\UART_unit|Add1~24 ))

	.dataa(\UART_unit|SRAM_address [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_unit|Add1~24 ),
	.combout(\UART_unit|Add1~26_combout ),
	.cout(\UART_unit|Add1~27 ));
// synopsys translate_off
defparam \UART_unit|Add1~26 .lut_mask = 16'hA50A;
defparam \UART_unit|Add1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N4
cycloneive_lcell_comb \UART_unit|Add1~29 (
// Equation(s):
// \UART_unit|Add1~29_combout  = (\UART_unit|SRAM_address [11] & (!\UART_unit|Add1~27 )) # (!\UART_unit|SRAM_address [11] & ((\UART_unit|Add1~27 ) # (GND)))
// \UART_unit|Add1~30  = CARRY((!\UART_unit|Add1~27 ) # (!\UART_unit|SRAM_address [11]))

	.dataa(gnd),
	.datab(\UART_unit|SRAM_address [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_unit|Add1~27 ),
	.combout(\UART_unit|Add1~29_combout ),
	.cout(\UART_unit|Add1~30 ));
// synopsys translate_off
defparam \UART_unit|Add1~29 .lut_mask = 16'h3C3F;
defparam \UART_unit|Add1~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N18
cycloneive_lcell_comb \VGA_unit|Add0~18 (
// Equation(s):
// \VGA_unit|Add0~18_combout  = (\VGA_unit|SRAM_address [11] & (\VGA_unit|Add0~17  & VCC)) # (!\VGA_unit|SRAM_address [11] & (!\VGA_unit|Add0~17 ))
// \VGA_unit|Add0~19  = CARRY((!\VGA_unit|SRAM_address [11] & !\VGA_unit|Add0~17 ))

	.dataa(\VGA_unit|SRAM_address [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_unit|Add0~17 ),
	.combout(\VGA_unit|Add0~18_combout ),
	.cout(\VGA_unit|Add0~19 ));
// synopsys translate_off
defparam \VGA_unit|Add0~18 .lut_mask = 16'hA505;
defparam \VGA_unit|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N6
cycloneive_lcell_comb \UART_unit|Add1~32 (
// Equation(s):
// \UART_unit|Add1~32_combout  = (\UART_unit|SRAM_address [12] & (\UART_unit|Add1~30  $ (GND))) # (!\UART_unit|SRAM_address [12] & (!\UART_unit|Add1~30  & VCC))
// \UART_unit|Add1~33  = CARRY((\UART_unit|SRAM_address [12] & !\UART_unit|Add1~30 ))

	.dataa(gnd),
	.datab(\UART_unit|SRAM_address [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_unit|Add1~30 ),
	.combout(\UART_unit|Add1~32_combout ),
	.cout(\UART_unit|Add1~33 ));
// synopsys translate_off
defparam \UART_unit|Add1~32 .lut_mask = 16'hC30C;
defparam \UART_unit|Add1~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N6
cycloneive_lcell_comb \VGA_unit|Add1~24 (
// Equation(s):
// \VGA_unit|Add1~24_combout  = (\VGA_unit|SRAM_address [12] & (\VGA_unit|Add1~23  $ (GND))) # (!\VGA_unit|SRAM_address [12] & (!\VGA_unit|Add1~23  & VCC))
// \VGA_unit|Add1~25  = CARRY((\VGA_unit|SRAM_address [12] & !\VGA_unit|Add1~23 ))

	.dataa(\VGA_unit|SRAM_address [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_unit|Add1~23 ),
	.combout(\VGA_unit|Add1~24_combout ),
	.cout(\VGA_unit|Add1~25 ));
// synopsys translate_off
defparam \VGA_unit|Add1~24 .lut_mask = 16'hA50A;
defparam \VGA_unit|Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N22
cycloneive_lcell_comb \VGA_unit|Add0~22 (
// Equation(s):
// \VGA_unit|Add0~22_combout  = (\VGA_unit|SRAM_address [13] & (\VGA_unit|Add0~21  & VCC)) # (!\VGA_unit|SRAM_address [13] & (!\VGA_unit|Add0~21 ))
// \VGA_unit|Add0~23  = CARRY((!\VGA_unit|SRAM_address [13] & !\VGA_unit|Add0~21 ))

	.dataa(\VGA_unit|SRAM_address [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_unit|Add0~21 ),
	.combout(\VGA_unit|Add0~22_combout ),
	.cout(\VGA_unit|Add0~23 ));
// synopsys translate_off
defparam \VGA_unit|Add0~22 .lut_mask = 16'hA505;
defparam \VGA_unit|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N28
cycloneive_lcell_comb \VGA_unit|Add0~28 (
// Equation(s):
// \VGA_unit|Add0~28_combout  = (\VGA_unit|SRAM_address [16] & ((GND) # (!\VGA_unit|Add0~27 ))) # (!\VGA_unit|SRAM_address [16] & (\VGA_unit|Add0~27  $ (GND)))
// \VGA_unit|Add0~29  = CARRY((\VGA_unit|SRAM_address [16]) # (!\VGA_unit|Add0~27 ))

	.dataa(\VGA_unit|SRAM_address [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_unit|Add0~27 ),
	.combout(\VGA_unit|Add0~28_combout ),
	.cout(\VGA_unit|Add0~29 ));
// synopsys translate_off
defparam \VGA_unit|Add0~28 .lut_mask = 16'h5AAF;
defparam \VGA_unit|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N14
cycloneive_lcell_comb \VGA_unit|Add1~32 (
// Equation(s):
// \VGA_unit|Add1~32_combout  = (\VGA_unit|SRAM_address [16] & (\VGA_unit|Add1~31  $ (GND))) # (!\VGA_unit|SRAM_address [16] & (!\VGA_unit|Add1~31  & VCC))
// \VGA_unit|Add1~33  = CARRY((\VGA_unit|SRAM_address [16] & !\VGA_unit|Add1~31 ))

	.dataa(\VGA_unit|SRAM_address [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_unit|Add1~31 ),
	.combout(\VGA_unit|Add1~32_combout ),
	.cout(\VGA_unit|Add1~33 ));
// synopsys translate_off
defparam \VGA_unit|Add1~32 .lut_mask = 16'hA50A;
defparam \VGA_unit|Add1~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N16
cycloneive_lcell_comb \VGA_unit|Add1~34 (
// Equation(s):
// \VGA_unit|Add1~34_combout  = \VGA_unit|SRAM_address [17] $ (\VGA_unit|Add1~33 )

	.dataa(gnd),
	.datab(\VGA_unit|SRAM_address [17]),
	.datac(gnd),
	.datad(gnd),
	.cin(\VGA_unit|Add1~33 ),
	.combout(\VGA_unit|Add1~34_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|Add1~34 .lut_mask = 16'h3C3C;
defparam \VGA_unit|Add1~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y20_N7
dffeas \UART_unit|UART_RX|clock_count[0] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\UART_unit|UART_RX|clock_count[0]~10_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\UART_unit|UART_RX|clock_count[3]~12_combout ),
	.sload(gnd),
	.ena(\UART_unit|UART_RX|clock_count[3]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_unit|UART_RX|clock_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_unit|UART_RX|clock_count[0] .is_wysiwyg = "true";
defparam \UART_unit|UART_RX|clock_count[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y20_N11
dffeas \UART_unit|UART_RX|clock_count[2] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\UART_unit|UART_RX|clock_count[2]~17_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\UART_unit|UART_RX|clock_count[3]~12_combout ),
	.sload(gnd),
	.ena(\UART_unit|UART_RX|clock_count[3]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_unit|UART_RX|clock_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_unit|UART_RX|clock_count[2] .is_wysiwyg = "true";
defparam \UART_unit|UART_RX|clock_count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N12
cycloneive_lcell_comb \VGA_unit|VGA_unit|H_Cont[0]~10 (
// Equation(s):
// \VGA_unit|VGA_unit|H_Cont[0]~10_combout  = \VGA_unit|VGA_unit|H_Cont [0] $ (VCC)
// \VGA_unit|VGA_unit|H_Cont[0]~11  = CARRY(\VGA_unit|VGA_unit|H_Cont [0])

	.dataa(\VGA_unit|VGA_unit|H_Cont [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|H_Cont[0]~10_combout ),
	.cout(\VGA_unit|VGA_unit|H_Cont[0]~11 ));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|H_Cont[0]~10 .lut_mask = 16'h55AA;
defparam \VGA_unit|VGA_unit|H_Cont[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N6
cycloneive_lcell_comb \UART_timer[0]~26 (
// Equation(s):
// \UART_timer[0]~26_combout  = UART_timer[0] $ (VCC)
// \UART_timer[0]~27  = CARRY(UART_timer[0])

	.dataa(UART_timer[0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\UART_timer[0]~26_combout ),
	.cout(\UART_timer[0]~27 ));
// synopsys translate_off
defparam \UART_timer[0]~26 .lut_mask = 16'h55AA;
defparam \UART_timer[0]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N10
cycloneive_lcell_comb \UART_timer[2]~30 (
// Equation(s):
// \UART_timer[2]~30_combout  = (UART_timer[2] & (\UART_timer[1]~29  $ (GND))) # (!UART_timer[2] & (!\UART_timer[1]~29  & VCC))
// \UART_timer[2]~31  = CARRY((UART_timer[2] & !\UART_timer[1]~29 ))

	.dataa(UART_timer[2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_timer[1]~29 ),
	.combout(\UART_timer[2]~30_combout ),
	.cout(\UART_timer[2]~31 ));
// synopsys translate_off
defparam \UART_timer[2]~30 .lut_mask = 16'hA50A;
defparam \UART_timer[2]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N12
cycloneive_lcell_comb \UART_timer[3]~32 (
// Equation(s):
// \UART_timer[3]~32_combout  = (UART_timer[3] & (!\UART_timer[2]~31 )) # (!UART_timer[3] & ((\UART_timer[2]~31 ) # (GND)))
// \UART_timer[3]~33  = CARRY((!\UART_timer[2]~31 ) # (!UART_timer[3]))

	.dataa(UART_timer[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_timer[2]~31 ),
	.combout(\UART_timer[3]~32_combout ),
	.cout(\UART_timer[3]~33 ));
// synopsys translate_off
defparam \UART_timer[3]~32 .lut_mask = 16'h5A5F;
defparam \UART_timer[3]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N22
cycloneive_lcell_comb \UART_timer[8]~42 (
// Equation(s):
// \UART_timer[8]~42_combout  = (UART_timer[8] & (\UART_timer[7]~41  $ (GND))) # (!UART_timer[8] & (!\UART_timer[7]~41  & VCC))
// \UART_timer[8]~43  = CARRY((UART_timer[8] & !\UART_timer[7]~41 ))

	.dataa(UART_timer[8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_timer[7]~41 ),
	.combout(\UART_timer[8]~42_combout ),
	.cout(\UART_timer[8]~43 ));
// synopsys translate_off
defparam \UART_timer[8]~42 .lut_mask = 16'hA50A;
defparam \UART_timer[8]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N26
cycloneive_lcell_comb \UART_timer[10]~46 (
// Equation(s):
// \UART_timer[10]~46_combout  = (UART_timer[10] & (\UART_timer[9]~45  $ (GND))) # (!UART_timer[10] & (!\UART_timer[9]~45  & VCC))
// \UART_timer[10]~47  = CARRY((UART_timer[10] & !\UART_timer[9]~45 ))

	.dataa(UART_timer[10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_timer[9]~45 ),
	.combout(\UART_timer[10]~46_combout ),
	.cout(\UART_timer[10]~47 ));
// synopsys translate_off
defparam \UART_timer[10]~46 .lut_mask = 16'hA50A;
defparam \UART_timer[10]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N30
cycloneive_lcell_comb \UART_timer[12]~50 (
// Equation(s):
// \UART_timer[12]~50_combout  = (UART_timer[12] & (\UART_timer[11]~49  $ (GND))) # (!UART_timer[12] & (!\UART_timer[11]~49  & VCC))
// \UART_timer[12]~51  = CARRY((UART_timer[12] & !\UART_timer[11]~49 ))

	.dataa(UART_timer[12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_timer[11]~49 ),
	.combout(\UART_timer[12]~50_combout ),
	.cout(\UART_timer[12]~51 ));
// synopsys translate_off
defparam \UART_timer[12]~50 .lut_mask = 16'hA50A;
defparam \UART_timer[12]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N6
cycloneive_lcell_comb \UART_timer[16]~58 (
// Equation(s):
// \UART_timer[16]~58_combout  = (UART_timer[16] & (\UART_timer[15]~57  $ (GND))) # (!UART_timer[16] & (!\UART_timer[15]~57  & VCC))
// \UART_timer[16]~59  = CARRY((UART_timer[16] & !\UART_timer[15]~57 ))

	.dataa(UART_timer[16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_timer[15]~57 ),
	.combout(\UART_timer[16]~58_combout ),
	.cout(\UART_timer[16]~59 ));
// synopsys translate_off
defparam \UART_timer[16]~58 .lut_mask = 16'hA50A;
defparam \UART_timer[16]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N10
cycloneive_lcell_comb \UART_timer[18]~62 (
// Equation(s):
// \UART_timer[18]~62_combout  = (UART_timer[18] & (\UART_timer[17]~61  $ (GND))) # (!UART_timer[18] & (!\UART_timer[17]~61  & VCC))
// \UART_timer[18]~63  = CARRY((UART_timer[18] & !\UART_timer[17]~61 ))

	.dataa(UART_timer[18]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_timer[17]~61 ),
	.combout(\UART_timer[18]~62_combout ),
	.cout(\UART_timer[18]~63 ));
// synopsys translate_off
defparam \UART_timer[18]~62 .lut_mask = 16'hA50A;
defparam \UART_timer[18]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N12
cycloneive_lcell_comb \UART_timer[19]~64 (
// Equation(s):
// \UART_timer[19]~64_combout  = (UART_timer[19] & (!\UART_timer[18]~63 )) # (!UART_timer[19] & ((\UART_timer[18]~63 ) # (GND)))
// \UART_timer[19]~65  = CARRY((!\UART_timer[18]~63 ) # (!UART_timer[19]))

	.dataa(UART_timer[19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_timer[18]~63 ),
	.combout(\UART_timer[19]~64_combout ),
	.cout(\UART_timer[19]~65 ));
// synopsys translate_off
defparam \UART_timer[19]~64 .lut_mask = 16'h5A5F;
defparam \UART_timer[19]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N6
cycloneive_lcell_comb \UART_unit|UART_RX|clock_count[0]~10 (
// Equation(s):
// \UART_unit|UART_RX|clock_count[0]~10_combout  = \UART_unit|UART_RX|clock_count [0] $ (VCC)
// \UART_unit|UART_RX|clock_count[0]~11  = CARRY(\UART_unit|UART_RX|clock_count [0])

	.dataa(\UART_unit|UART_RX|clock_count [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\UART_unit|UART_RX|clock_count[0]~10_combout ),
	.cout(\UART_unit|UART_RX|clock_count[0]~11 ));
// synopsys translate_off
defparam \UART_unit|UART_RX|clock_count[0]~10 .lut_mask = 16'h55AA;
defparam \UART_unit|UART_RX|clock_count[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N10
cycloneive_lcell_comb \UART_unit|UART_RX|clock_count[2]~17 (
// Equation(s):
// \UART_unit|UART_RX|clock_count[2]~17_combout  = (\UART_unit|UART_RX|clock_count [2] & (\UART_unit|UART_RX|clock_count[1]~16  $ (GND))) # (!\UART_unit|UART_RX|clock_count [2] & (!\UART_unit|UART_RX|clock_count[1]~16  & VCC))
// \UART_unit|UART_RX|clock_count[2]~18  = CARRY((\UART_unit|UART_RX|clock_count [2] & !\UART_unit|UART_RX|clock_count[1]~16 ))

	.dataa(\UART_unit|UART_RX|clock_count [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_unit|UART_RX|clock_count[1]~16 ),
	.combout(\UART_unit|UART_RX|clock_count[2]~17_combout ),
	.cout(\UART_unit|UART_RX|clock_count[2]~18 ));
// synopsys translate_off
defparam \UART_unit|UART_RX|clock_count[2]~17 .lut_mask = 16'hA50A;
defparam \UART_unit|UART_RX|clock_count[2]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X95_Y31_N23
dffeas \PB_unit|clock_1kHz_div_count[11] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\PB_unit|clock_1kHz_div_count[11]~38_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\PB_unit|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PB_unit|clock_1kHz_div_count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \PB_unit|clock_1kHz_div_count[11] .is_wysiwyg = "true";
defparam \PB_unit|clock_1kHz_div_count[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X95_Y31_N27
dffeas \PB_unit|clock_1kHz_div_count[13] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\PB_unit|clock_1kHz_div_count[13]~42_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\PB_unit|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PB_unit|clock_1kHz_div_count [13]),
	.prn(vcc));
// synopsys translate_off
defparam \PB_unit|clock_1kHz_div_count[13] .is_wysiwyg = "true";
defparam \PB_unit|clock_1kHz_div_count[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y31_N22
cycloneive_lcell_comb \PB_unit|clock_1kHz_div_count[11]~38 (
// Equation(s):
// \PB_unit|clock_1kHz_div_count[11]~38_combout  = (\PB_unit|clock_1kHz_div_count [11] & (!\PB_unit|clock_1kHz_div_count[10]~37 )) # (!\PB_unit|clock_1kHz_div_count [11] & ((\PB_unit|clock_1kHz_div_count[10]~37 ) # (GND)))
// \PB_unit|clock_1kHz_div_count[11]~39  = CARRY((!\PB_unit|clock_1kHz_div_count[10]~37 ) # (!\PB_unit|clock_1kHz_div_count [11]))

	.dataa(\PB_unit|clock_1kHz_div_count [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\PB_unit|clock_1kHz_div_count[10]~37 ),
	.combout(\PB_unit|clock_1kHz_div_count[11]~38_combout ),
	.cout(\PB_unit|clock_1kHz_div_count[11]~39 ));
// synopsys translate_off
defparam \PB_unit|clock_1kHz_div_count[11]~38 .lut_mask = 16'h5A5F;
defparam \PB_unit|clock_1kHz_div_count[11]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X95_Y31_N26
cycloneive_lcell_comb \PB_unit|clock_1kHz_div_count[13]~42 (
// Equation(s):
// \PB_unit|clock_1kHz_div_count[13]~42_combout  = (\PB_unit|clock_1kHz_div_count [13] & (!\PB_unit|clock_1kHz_div_count[12]~41 )) # (!\PB_unit|clock_1kHz_div_count [13] & ((\PB_unit|clock_1kHz_div_count[12]~41 ) # (GND)))
// \PB_unit|clock_1kHz_div_count[13]~43  = CARRY((!\PB_unit|clock_1kHz_div_count[12]~41 ) # (!\PB_unit|clock_1kHz_div_count [13]))

	.dataa(\PB_unit|clock_1kHz_div_count [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\PB_unit|clock_1kHz_div_count[12]~41 ),
	.combout(\PB_unit|clock_1kHz_div_count[13]~42_combout ),
	.cout(\PB_unit|clock_1kHz_div_count[13]~43 ));
// synopsys translate_off
defparam \PB_unit|clock_1kHz_div_count[13]~42 .lut_mask = 16'h5A5F;
defparam \PB_unit|clock_1kHz_div_count[13]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y19_N21
dffeas \UART_unit|SRAM_address[2] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\UART_unit|Add1~51_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_unit|SRAM_address[13]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_unit|SRAM_address [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_unit|SRAM_address[2] .is_wysiwyg = "true";
defparam \UART_unit|SRAM_address[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N10
cycloneive_lcell_comb \UART_unit|LessThan1~3 (
// Equation(s):
// \UART_unit|LessThan1~3_combout  = (((!\UART_unit|SRAM_address [4]) # (!\UART_unit|SRAM_address [5])) # (!\UART_unit|SRAM_address [3])) # (!\UART_unit|SRAM_address [2])

	.dataa(\UART_unit|SRAM_address [2]),
	.datab(\UART_unit|SRAM_address [3]),
	.datac(\UART_unit|SRAM_address [5]),
	.datad(\UART_unit|SRAM_address [4]),
	.cin(gnd),
	.combout(\UART_unit|LessThan1~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|LessThan1~3 .lut_mask = 16'h7FFF;
defparam \UART_unit|LessThan1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N6
cycloneive_lcell_comb \VGA_unit|always0~0 (
// Equation(s):
// \VGA_unit|always0~0_combout  = (\VGA_unit|VGA_unit|Add1~12_combout  & (\VGA_unit|VGA_unit|Add1~10_combout  & ((\VGA_unit|VGA_unit|Add1~6_combout ) # (\VGA_unit|VGA_unit|Add1~8_combout ))))

	.dataa(\VGA_unit|VGA_unit|Add1~6_combout ),
	.datab(\VGA_unit|VGA_unit|Add1~12_combout ),
	.datac(\VGA_unit|VGA_unit|Add1~8_combout ),
	.datad(\VGA_unit|VGA_unit|Add1~10_combout ),
	.cin(gnd),
	.combout(\VGA_unit|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|always0~0 .lut_mask = 16'hC800;
defparam \VGA_unit|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N10
cycloneive_lcell_comb \VGA_unit|Equal0~0 (
// Equation(s):
// \VGA_unit|Equal0~0_combout  = (!\VGA_unit|VGA_unit|H_Cont [6] & (!\VGA_unit|VGA_unit|H_Cont [1] & (\VGA_unit|VGA_unit|H_Cont [4] $ (\VGA_unit|VGA_unit|H_Cont [5]))))

	.dataa(\VGA_unit|VGA_unit|H_Cont [6]),
	.datab(\VGA_unit|VGA_unit|H_Cont [1]),
	.datac(\VGA_unit|VGA_unit|H_Cont [4]),
	.datad(\VGA_unit|VGA_unit|H_Cont [5]),
	.cin(gnd),
	.combout(\VGA_unit|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|Equal0~0 .lut_mask = 16'h0110;
defparam \VGA_unit|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N0
cycloneive_lcell_comb \always0~0 (
// Equation(s):
// \always0~0_combout  = (((!UART_timer[0]) # (!UART_timer[1])) # (!UART_timer[3])) # (!UART_timer[2])

	.dataa(UART_timer[2]),
	.datab(UART_timer[3]),
	.datac(UART_timer[1]),
	.datad(UART_timer[0]),
	.cin(gnd),
	.combout(\always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \always0~0 .lut_mask = 16'h7FFF;
defparam \always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N2
cycloneive_lcell_comb \always0~1 (
// Equation(s):
// \always0~1_combout  = (((UART_timer[7]) # (!UART_timer[4])) # (!UART_timer[5])) # (!UART_timer[6])

	.dataa(UART_timer[6]),
	.datab(UART_timer[5]),
	.datac(UART_timer[4]),
	.datad(UART_timer[7]),
	.cin(gnd),
	.combout(\always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \always0~1 .lut_mask = 16'hFF7F;
defparam \always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N4
cycloneive_lcell_comb \always0~2 (
// Equation(s):
// \always0~2_combout  = (UART_timer[10]) # ((UART_timer[11]) # ((UART_timer[8]) # (UART_timer[9])))

	.dataa(UART_timer[10]),
	.datab(UART_timer[11]),
	.datac(UART_timer[8]),
	.datad(UART_timer[9]),
	.cin(gnd),
	.combout(\always0~2_combout ),
	.cout());
// synopsys translate_off
defparam \always0~2 .lut_mask = 16'hFFFE;
defparam \always0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y17_N0
cycloneive_lcell_comb \always0~3 (
// Equation(s):
// \always0~3_combout  = (((!UART_timer[14]) # (!UART_timer[12])) # (!UART_timer[15])) # (!UART_timer[13])

	.dataa(UART_timer[13]),
	.datab(UART_timer[15]),
	.datac(UART_timer[12]),
	.datad(UART_timer[14]),
	.cin(gnd),
	.combout(\always0~3_combout ),
	.cout());
// synopsys translate_off
defparam \always0~3 .lut_mask = 16'h7FFF;
defparam \always0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y17_N2
cycloneive_lcell_comb \always0~4 (
// Equation(s):
// \always0~4_combout  = (\always0~2_combout ) # ((\always0~1_combout ) # ((\always0~0_combout ) # (\always0~3_combout )))

	.dataa(\always0~2_combout ),
	.datab(\always0~1_combout ),
	.datac(\always0~0_combout ),
	.datad(\always0~3_combout ),
	.cin(gnd),
	.combout(\always0~4_combout ),
	.cout());
// synopsys translate_off
defparam \always0~4 .lut_mask = 16'hFFFE;
defparam \always0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N26
cycloneive_lcell_comb \always0~5 (
// Equation(s):
// \always0~5_combout  = (UART_timer[18]) # (((UART_timer[16]) # (!UART_timer[17])) # (!UART_timer[19]))

	.dataa(UART_timer[18]),
	.datab(UART_timer[19]),
	.datac(UART_timer[17]),
	.datad(UART_timer[16]),
	.cin(gnd),
	.combout(\always0~5_combout ),
	.cout());
// synopsys translate_off
defparam \always0~5 .lut_mask = 16'hFFBF;
defparam \always0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N12
cycloneive_lcell_comb \Equal1~4 (
// Equation(s):
// \Equal1~4_combout  = (!\UART_unit|SRAM_address [2] & (!\UART_unit|SRAM_address [3] & (!\UART_unit|SRAM_address [5] & !\UART_unit|SRAM_address [4])))

	.dataa(\UART_unit|SRAM_address [2]),
	.datab(\UART_unit|SRAM_address [3]),
	.datac(\UART_unit|SRAM_address [5]),
	.datad(\UART_unit|SRAM_address [4]),
	.cin(gnd),
	.combout(\Equal1~4_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~4 .lut_mask = 16'h0001;
defparam \Equal1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N30
cycloneive_lcell_comb \top_state[1]~0 (
// Equation(s):
// \top_state[1]~0_combout  = (\Equal3~0_combout  & ((top_state[1] & ((\always0~8_combout ))) # (!top_state[1] & (\always0~9_combout ))))

	.dataa(\always0~9_combout ),
	.datab(\Equal3~0_combout ),
	.datac(\always0~8_combout ),
	.datad(top_state[1]),
	.cin(gnd),
	.combout(\top_state[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \top_state[1]~0 .lut_mask = 16'hC088;
defparam \top_state[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N26
cycloneive_lcell_comb \Equal2~0 (
// Equation(s):
// \Equal2~0_combout  = (((!\SRAM_address[9]~5_combout ) # (!\SRAM_address[8]~4_combout )) # (!\SRAM_address[6]~2_combout )) # (!\SRAM_address[7]~3_combout )

	.dataa(\SRAM_address[7]~3_combout ),
	.datab(\SRAM_address[6]~2_combout ),
	.datac(\SRAM_address[8]~4_combout ),
	.datad(\SRAM_address[9]~5_combout ),
	.cin(gnd),
	.combout(\Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal2~0 .lut_mask = 16'h7FFF;
defparam \Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N10
cycloneive_lcell_comb \Equal2~2 (
// Equation(s):
// \Equal2~2_combout  = (((!\SRAM_address[13]~9_combout ) # (!\SRAM_address[12]~8_combout )) # (!\SRAM_address[11]~7_combout )) # (!\SRAM_address[10]~6_combout )

	.dataa(\SRAM_address[10]~6_combout ),
	.datab(\SRAM_address[11]~7_combout ),
	.datac(\SRAM_address[12]~8_combout ),
	.datad(\SRAM_address[13]~9_combout ),
	.cin(gnd),
	.combout(\Equal2~2_combout ),
	.cout());
// synopsys translate_off
defparam \Equal2~2 .lut_mask = 16'h7FFF;
defparam \Equal2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N0
cycloneive_lcell_comb \UART_unit|UART_RX|Equal2~1 (
// Equation(s):
// \UART_unit|UART_RX|Equal2~1_combout  = (!\UART_unit|UART_RX|clock_count [1] & (!\UART_unit|UART_RX|clock_count [6] & (!\UART_unit|UART_RX|clock_count [2] & \UART_unit|UART_RX|clock_count [5])))

	.dataa(\UART_unit|UART_RX|clock_count [1]),
	.datab(\UART_unit|UART_RX|clock_count [6]),
	.datac(\UART_unit|UART_RX|clock_count [2]),
	.datad(\UART_unit|UART_RX|clock_count [5]),
	.cin(gnd),
	.combout(\UART_unit|UART_RX|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_RX|Equal2~1 .lut_mask = 16'h0100;
defparam \UART_unit|UART_RX|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N12
cycloneive_lcell_comb \VGA_unit|VGA_unit|oVGA_V_SYNC~1 (
// Equation(s):
// \VGA_unit|VGA_unit|oVGA_V_SYNC~1_combout  = (!\VGA_unit|VGA_unit|H_Cont [6] & (!\VGA_unit|VGA_unit|H_Cont [7] & (!\VGA_unit|VGA_unit|H_Cont [4] & !\VGA_unit|VGA_unit|H_Cont [5])))

	.dataa(\VGA_unit|VGA_unit|H_Cont [6]),
	.datab(\VGA_unit|VGA_unit|H_Cont [7]),
	.datac(\VGA_unit|VGA_unit|H_Cont [4]),
	.datad(\VGA_unit|VGA_unit|H_Cont [5]),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|oVGA_V_SYNC~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|oVGA_V_SYNC~1 .lut_mask = 16'h0001;
defparam \VGA_unit|VGA_unit|oVGA_V_SYNC~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N2
cycloneive_lcell_comb \VGA_unit|VGA_unit|LessThan6~0 (
// Equation(s):
// \VGA_unit|VGA_unit|LessThan6~0_combout  = (!\VGA_unit|VGA_unit|V_Cont [2] & (!\VGA_unit|VGA_unit|V_Cont [3] & !\VGA_unit|VGA_unit|V_Cont [1]))

	.dataa(\VGA_unit|VGA_unit|V_Cont [2]),
	.datab(gnd),
	.datac(\VGA_unit|VGA_unit|V_Cont [3]),
	.datad(\VGA_unit|VGA_unit|V_Cont [1]),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|LessThan6~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|LessThan6~0 .lut_mask = 16'h0005;
defparam \VGA_unit|VGA_unit|LessThan6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N26
cycloneive_lcell_comb \VGA_unit|VGA_unit|LessThan6~2 (
// Equation(s):
// \VGA_unit|VGA_unit|LessThan6~2_combout  = ((\VGA_unit|VGA_unit|LessThan6~0_combout  & (!\VGA_unit|VGA_unit|V_Cont [4] & !\VGA_unit|VGA_unit|V_Cont [0]))) # (!\VGA_unit|VGA_unit|V_Cont [5])

	.dataa(\VGA_unit|VGA_unit|LessThan6~0_combout ),
	.datab(\VGA_unit|VGA_unit|V_Cont [5]),
	.datac(\VGA_unit|VGA_unit|V_Cont [4]),
	.datad(\VGA_unit|VGA_unit|V_Cont [0]),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|LessThan6~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|LessThan6~2 .lut_mask = 16'h333B;
defparam \VGA_unit|VGA_unit|LessThan6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y22_N31
dffeas \VGA_unit|VGA_red[9] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|VGA_red~18_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_red[8]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_red [9]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_red[9] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_red[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y19_N25
dffeas \VGA_unit|VGA_blue[2] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|VGA_blue~1_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_red[8]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_blue [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_blue[2] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_blue[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y19_N23
dffeas \VGA_unit|VGA_blue[5] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|VGA_blue~7_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_red[8]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_blue [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_blue[5] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_blue[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y19_N17
dffeas \VGA_unit|VGA_blue[6] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|VGA_blue~9_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_red[8]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_blue [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_blue[6] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_blue[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y19_N15
dffeas \VGA_unit|VGA_blue[9] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|VGA_blue~15_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_red[8]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_blue [9]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_blue[9] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_blue[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N20
cycloneive_lcell_comb \UART_unit|Add1~51 (
// Equation(s):
// \UART_unit|Add1~51_combout  = (\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout  & (!\UART_rx_initialize~q  & ((\UART_unit|Add1~4_combout ) # (!\UART_unit|LessThan1~5_combout ))))

	.dataa(\UART_unit|Add1~4_combout ),
	.datab(\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout ),
	.datac(\UART_unit|LessThan1~5_combout ),
	.datad(\UART_rx_initialize~q ),
	.cin(gnd),
	.combout(\UART_unit|Add1~51_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|Add1~51 .lut_mask = 16'h008C;
defparam \UART_unit|Add1~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N6
cycloneive_lcell_comb \UART_unit|UART_SRAM_state~17 (
// Equation(s):
// \UART_unit|UART_SRAM_state~17_combout  = (\UART_unit|UART_SRAM_state~12_q  & ((\UART_unit|UART_SRAM_state~11_q  & ((\UART_unit|UART_SRAM_state~13_q ))) # (!\UART_unit|UART_SRAM_state~11_q  & (!\UART_unit|Equal1~0_combout  & 
// !\UART_unit|UART_SRAM_state~13_q )))) # (!\UART_unit|UART_SRAM_state~12_q  & ((\UART_unit|UART_SRAM_state~11_q ) # ((\UART_unit|UART_SRAM_state~13_q ))))

	.dataa(\UART_unit|UART_SRAM_state~12_q ),
	.datab(\UART_unit|UART_SRAM_state~11_q ),
	.datac(\UART_unit|Equal1~0_combout ),
	.datad(\UART_unit|UART_SRAM_state~13_q ),
	.cin(gnd),
	.combout(\UART_unit|UART_SRAM_state~17_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_SRAM_state~17 .lut_mask = 16'hDD46;
defparam \UART_unit|UART_SRAM_state~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N6
cycloneive_lcell_comb \VGA_unit|VGA_unit|LessThan2~1 (
// Equation(s):
// \VGA_unit|VGA_unit|LessThan2~1_combout  = ((!\VGA_unit|VGA_unit|V_Cont [2] & ((!\VGA_unit|VGA_unit|V_Cont [1]) # (!\VGA_unit|VGA_unit|V_Cont [0])))) # (!\VGA_unit|VGA_unit|V_Cont [3])

	.dataa(\VGA_unit|VGA_unit|V_Cont [2]),
	.datab(\VGA_unit|VGA_unit|V_Cont [3]),
	.datac(\VGA_unit|VGA_unit|V_Cont [0]),
	.datad(\VGA_unit|VGA_unit|V_Cont [1]),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|LessThan2~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|LessThan2~1 .lut_mask = 16'h3777;
defparam \VGA_unit|VGA_unit|LessThan2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N30
cycloneive_lcell_comb \VGA_unit|VGA_SRAM_state~20 (
// Equation(s):
// \VGA_unit|VGA_SRAM_state~20_combout  = (\VGA_unit|VGA_SRAM_state~15_q ) # ((\VGA_unit|VGA_SRAM_state~16_q ) # (\VGA_unit|VGA_SRAM_state~17_q ))

	.dataa(\VGA_unit|VGA_SRAM_state~15_q ),
	.datab(\VGA_unit|VGA_SRAM_state~16_q ),
	.datac(gnd),
	.datad(\VGA_unit|VGA_SRAM_state~17_q ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_SRAM_state~20_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_SRAM_state~20 .lut_mask = 16'hFFEE;
defparam \VGA_unit|VGA_SRAM_state~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N2
cycloneive_lcell_comb \VGA_unit|VGA_SRAM_state~25 (
// Equation(s):
// \VGA_unit|VGA_SRAM_state~25_combout  = (\VGA_unit|VGA_SRAM_state~14_q  & (!\VGA_enable~q  & \VGA_unit|VGA_SRAM_state~17_q ))

	.dataa(\VGA_unit|VGA_SRAM_state~14_q ),
	.datab(gnd),
	.datac(\VGA_enable~q ),
	.datad(\VGA_unit|VGA_SRAM_state~17_q ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_SRAM_state~25_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_SRAM_state~25 .lut_mask = 16'h0A00;
defparam \VGA_unit|VGA_SRAM_state~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N4
cycloneive_lcell_comb \VGA_unit|LessThan2~0 (
// Equation(s):
// \VGA_unit|LessThan2~0_combout  = (((\VGA_unit|VGA_unit|H_Cont [4]) # (!\VGA_unit|VGA_unit|H_Cont [1])) # (!\VGA_unit|VGA_unit|H_Cont [2])) # (!\VGA_unit|VGA_unit|H_Cont [3])

	.dataa(\VGA_unit|VGA_unit|H_Cont [3]),
	.datab(\VGA_unit|VGA_unit|H_Cont [2]),
	.datac(\VGA_unit|VGA_unit|H_Cont [1]),
	.datad(\VGA_unit|VGA_unit|H_Cont [4]),
	.cin(gnd),
	.combout(\VGA_unit|LessThan2~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|LessThan2~0 .lut_mask = 16'hFF7F;
defparam \VGA_unit|LessThan2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N28
cycloneive_lcell_comb \VGA_unit|LessThan2~1 (
// Equation(s):
// \VGA_unit|LessThan2~1_combout  = (\VGA_unit|VGA_unit|H_Cont [6] & ((\VGA_unit|VGA_unit|H_Cont [7]) # ((!\VGA_unit|VGA_unit|H_Cont [4] & !\VGA_unit|VGA_unit|H_Cont [5])))) # (!\VGA_unit|VGA_unit|H_Cont [6] & (((\VGA_unit|VGA_unit|H_Cont [4]) # 
// (\VGA_unit|VGA_unit|H_Cont [5])) # (!\VGA_unit|VGA_unit|H_Cont [7])))

	.dataa(\VGA_unit|VGA_unit|H_Cont [6]),
	.datab(\VGA_unit|VGA_unit|H_Cont [7]),
	.datac(\VGA_unit|VGA_unit|H_Cont [4]),
	.datad(\VGA_unit|VGA_unit|H_Cont [5]),
	.cin(gnd),
	.combout(\VGA_unit|LessThan2~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|LessThan2~1 .lut_mask = 16'hDDDB;
defparam \VGA_unit|LessThan2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N14
cycloneive_lcell_comb \VGA_unit|VGA_SRAM_state~27 (
// Equation(s):
// \VGA_unit|VGA_SRAM_state~27_combout  = (\VGA_unit|LessThan2~1_combout ) # ((\VGA_unit|LessThan2~0_combout  & (\VGA_unit|VGA_unit|H_Cont [4] $ (\VGA_unit|VGA_unit|H_Cont [5]))))

	.dataa(\VGA_unit|LessThan2~0_combout ),
	.datab(\VGA_unit|LessThan2~1_combout ),
	.datac(\VGA_unit|VGA_unit|H_Cont [4]),
	.datad(\VGA_unit|VGA_unit|H_Cont [5]),
	.cin(gnd),
	.combout(\VGA_unit|VGA_SRAM_state~27_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_SRAM_state~27 .lut_mask = 16'hCEEC;
defparam \VGA_unit|VGA_SRAM_state~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N22
cycloneive_lcell_comb \VGA_unit|VGA_SRAM_state~29 (
// Equation(s):
// \VGA_unit|VGA_SRAM_state~29_combout  = (\VGA_unit|VGA_SRAM_state~26_combout ) # ((\VGA_unit|VGA_SRAM_state~25_combout  & \VGA_unit|VGA_SRAM_state~28_combout ))

	.dataa(\VGA_unit|VGA_SRAM_state~25_combout ),
	.datab(\VGA_unit|VGA_SRAM_state~26_combout ),
	.datac(gnd),
	.datad(\VGA_unit|VGA_SRAM_state~28_combout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_SRAM_state~29_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_SRAM_state~29 .lut_mask = 16'hEECC;
defparam \VGA_unit|VGA_SRAM_state~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N6
cycloneive_lcell_comb \VGA_unit|VGA_unit|LessThan0~0 (
// Equation(s):
// \VGA_unit|VGA_unit|LessThan0~0_combout  = (((!\VGA_unit|VGA_unit|H_Cont [4]) # (!\VGA_unit|VGA_unit|H_Cont [3])) # (!\VGA_unit|VGA_unit|H_Cont [2])) # (!\VGA_unit|VGA_unit|H_Cont [0])

	.dataa(\VGA_unit|VGA_unit|H_Cont [0]),
	.datab(\VGA_unit|VGA_unit|H_Cont [2]),
	.datac(\VGA_unit|VGA_unit|H_Cont [3]),
	.datad(\VGA_unit|VGA_unit|H_Cont [4]),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|LessThan0~0 .lut_mask = 16'h7FFF;
defparam \VGA_unit|VGA_unit|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y19_N7
dffeas \UART_unit|UART_RX|data_count[2] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\UART_unit|UART_RX|data_count[2]~4_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_unit|UART_RX|data_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_unit|UART_RX|data_count[2] .is_wysiwyg = "true";
defparam \UART_unit|UART_RX|data_count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N10
cycloneive_lcell_comb \UART_unit|UART_RX|always0~0 (
// Equation(s):
// \UART_unit|UART_RX|always0~0_combout  = (\UART_unit|UART_RX|clock_count [1] & (\UART_unit|UART_RX|clock_count [2] & (!\UART_unit|UART_RX|RX_data_in~q  & !\UART_unit|UART_RX|clock_count [5])))

	.dataa(\UART_unit|UART_RX|clock_count [1]),
	.datab(\UART_unit|UART_RX|clock_count [2]),
	.datac(\UART_unit|UART_RX|RX_data_in~q ),
	.datad(\UART_unit|UART_RX|clock_count [5]),
	.cin(gnd),
	.combout(\UART_unit|UART_RX|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_RX|always0~0 .lut_mask = 16'h0008;
defparam \UART_unit|UART_RX|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N4
cycloneive_lcell_comb \VGA_unit|Equal2~3 (
// Equation(s):
// \VGA_unit|Equal2~3_combout  = (!\VGA_unit|VGA_unit|Add1~6_combout  & (!\VGA_unit|VGA_unit|Add1~0_combout  & (!\VGA_unit|VGA_unit|Add1~2_combout  & !\VGA_unit|VGA_unit|Add1~4_combout )))

	.dataa(\VGA_unit|VGA_unit|Add1~6_combout ),
	.datab(\VGA_unit|VGA_unit|Add1~0_combout ),
	.datac(\VGA_unit|VGA_unit|Add1~2_combout ),
	.datad(\VGA_unit|VGA_unit|Add1~4_combout ),
	.cin(gnd),
	.combout(\VGA_unit|Equal2~3_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|Equal2~3 .lut_mask = 16'h0001;
defparam \VGA_unit|Equal2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N26
cycloneive_lcell_comb \VGA_unit|Equal2~4 (
// Equation(s):
// \VGA_unit|Equal2~4_combout  = (!\VGA_unit|VGA_unit|Add1~10_combout  & (\VGA_unit|Equal2~3_combout  & (!\VGA_unit|VGA_unit|Add1~8_combout  & !\VGA_unit|VGA_unit|Add1~12_combout )))

	.dataa(\VGA_unit|VGA_unit|Add1~10_combout ),
	.datab(\VGA_unit|Equal2~3_combout ),
	.datac(\VGA_unit|VGA_unit|Add1~8_combout ),
	.datad(\VGA_unit|VGA_unit|Add1~12_combout ),
	.cin(gnd),
	.combout(\VGA_unit|Equal2~4_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|Equal2~4 .lut_mask = 16'h0004;
defparam \VGA_unit|Equal2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N28
cycloneive_lcell_comb \VGA_unit|Equal3~0 (
// Equation(s):
// \VGA_unit|Equal3~0_combout  = (\VGA_unit|VGA_unit|Add1~6_combout  & (\VGA_unit|VGA_unit|Add1~0_combout  & (\VGA_unit|VGA_unit|Add1~2_combout  & \VGA_unit|VGA_unit|Add1~4_combout )))

	.dataa(\VGA_unit|VGA_unit|Add1~6_combout ),
	.datab(\VGA_unit|VGA_unit|Add1~0_combout ),
	.datac(\VGA_unit|VGA_unit|Add1~2_combout ),
	.datad(\VGA_unit|VGA_unit|Add1~4_combout ),
	.cin(gnd),
	.combout(\VGA_unit|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|Equal3~0 .lut_mask = 16'h8000;
defparam \VGA_unit|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N30
cycloneive_lcell_comb \VGA_unit|Equal3~1 (
// Equation(s):
// \VGA_unit|Equal3~1_combout  = (!\VGA_unit|VGA_unit|Add1~10_combout  & (\VGA_unit|Equal3~0_combout  & (\VGA_unit|VGA_unit|Add1~8_combout  & \VGA_unit|VGA_unit|Add1~12_combout )))

	.dataa(\VGA_unit|VGA_unit|Add1~10_combout ),
	.datab(\VGA_unit|Equal3~0_combout ),
	.datac(\VGA_unit|VGA_unit|Add1~8_combout ),
	.datad(\VGA_unit|VGA_unit|Add1~12_combout ),
	.cin(gnd),
	.combout(\VGA_unit|Equal3~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|Equal3~1 .lut_mask = 16'h4000;
defparam \VGA_unit|Equal3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N4
cycloneive_lcell_comb \VGA_unit|Equal0~4 (
// Equation(s):
// \VGA_unit|Equal0~4_combout  = (\VGA_unit|Equal0~0_combout  & (\VGA_unit|VGA_unit|H_Cont [9] $ (((\VGA_unit|VGA_unit|Add0~0_combout ) # (\VGA_unit|VGA_unit|H_Cont [8])))))

	.dataa(\VGA_unit|Equal0~0_combout ),
	.datab(\VGA_unit|VGA_unit|Add0~0_combout ),
	.datac(\VGA_unit|VGA_unit|H_Cont [9]),
	.datad(\VGA_unit|VGA_unit|H_Cont [8]),
	.cin(gnd),
	.combout(\VGA_unit|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|Equal0~4 .lut_mask = 16'h0A28;
defparam \VGA_unit|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y20_N21
dffeas \VGA_unit|VGA_sram_data[1][4] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM_unit|SRAM_read_data [4]),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VGA_unit|VGA_sram_data[1][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_sram_data[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_sram_data[1][4] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_sram_data[1][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y20_N1
dffeas \VGA_unit|VGA_sram_data[1][6] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM_unit|SRAM_read_data [6]),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VGA_unit|VGA_sram_data[1][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_sram_data[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_sram_data[1][6] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_sram_data[1][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y19_N15
dffeas \VGA_unit|VGA_sram_data[2][15] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM_unit|SRAM_read_data [15]),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VGA_unit|VGA_sram_data[2][8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_sram_data[2][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_sram_data[2][15] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_sram_data[2][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y20_N27
dffeas \VGA_unit|VGA_sram_data[1][7] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM_unit|SRAM_read_data [7]),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VGA_unit|VGA_sram_data[1][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_sram_data[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_sram_data[1][7] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_sram_data[1][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N14
cycloneive_lcell_comb \VGA_unit|VGA_red~17 (
// Equation(s):
// \VGA_unit|VGA_red~17_combout  = (\VGA_unit|VGA_SRAM_state~14_q  & (((\VGA_unit|VGA_sram_data[2][15]~q )))) # (!\VGA_unit|VGA_SRAM_state~14_q  & ((\VGA_unit|VGA_SRAM_state~17_q  & ((\VGA_unit|VGA_sram_data[1][7]~q ))) # (!\VGA_unit|VGA_SRAM_state~17_q  & 
// (\VGA_unit|VGA_sram_data[2][15]~q ))))

	.dataa(\VGA_unit|VGA_SRAM_state~14_q ),
	.datab(\VGA_unit|VGA_SRAM_state~17_q ),
	.datac(\VGA_unit|VGA_sram_data[2][15]~q ),
	.datad(\VGA_unit|VGA_sram_data[1][7]~q ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_red~17_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_red~17 .lut_mask = 16'hF4B0;
defparam \VGA_unit|VGA_red~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N30
cycloneive_lcell_comb \VGA_unit|VGA_red~18 (
// Equation(s):
// \VGA_unit|VGA_red~18_combout  = (\VGA_unit|always0~8_combout ) # ((!\VGA_enable~q  & (\VGA_unit|VGA_red~17_combout  & !\VGA_unit|VGA_red[8]~1_combout )))

	.dataa(\VGA_enable~q ),
	.datab(\VGA_unit|always0~8_combout ),
	.datac(\VGA_unit|VGA_red~17_combout ),
	.datad(\VGA_unit|VGA_red[8]~1_combout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_red~18_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_red~18 .lut_mask = 16'hCCDC;
defparam \VGA_unit|VGA_red~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y19_N23
dffeas \VGA_unit|VGA_sram_data[0][13] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|VGA_sram_data[0][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_sram_data[0][8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_sram_data[0][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_sram_data[0][13] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_sram_data[0][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y19_N11
dffeas \VGA_unit|VGA_sram_data[0][14] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM_unit|SRAM_read_data [14]),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VGA_unit|VGA_sram_data[0][8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_sram_data[0][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_sram_data[0][14] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_sram_data[0][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y19_N31
dffeas \VGA_unit|VGA_sram_data[0][15] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM_unit|SRAM_read_data [15]),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VGA_unit|VGA_sram_data[0][8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_sram_data[0][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_sram_data[0][15] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_sram_data[0][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y19_N9
dffeas \VGA_unit|VGA_sram_data[1][8] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM_unit|SRAM_read_data [8]),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VGA_unit|VGA_sram_data[1][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_sram_data[1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_sram_data[1][8] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_sram_data[1][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y16_N31
dffeas \VGA_unit|VGA_sram_data[0][0] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|VGA_sram_data[0][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_sram_data[0][8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_sram_data[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_sram_data[0][0] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_sram_data[0][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N8
cycloneive_lcell_comb \VGA_unit|VGA_blue~0 (
// Equation(s):
// \VGA_unit|VGA_blue~0_combout  = (\VGA_unit|VGA_SRAM_state~17_q  & ((\VGA_unit|VGA_SRAM_state~14_q  & ((\VGA_unit|VGA_sram_data[1][8]~q ))) # (!\VGA_unit|VGA_SRAM_state~14_q  & (\VGA_unit|VGA_sram_data[0][0]~q )))) # (!\VGA_unit|VGA_SRAM_state~17_q  & 
// (((\VGA_unit|VGA_sram_data[1][8]~q ))))

	.dataa(\VGA_unit|VGA_sram_data[0][0]~q ),
	.datab(\VGA_unit|VGA_SRAM_state~17_q ),
	.datac(\VGA_unit|VGA_sram_data[1][8]~q ),
	.datad(\VGA_unit|VGA_SRAM_state~14_q ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_blue~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_blue~0 .lut_mask = 16'hF0B8;
defparam \VGA_unit|VGA_blue~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N24
cycloneive_lcell_comb \VGA_unit|VGA_blue~1 (
// Equation(s):
// \VGA_unit|VGA_blue~1_combout  = (\VGA_unit|always0~8_combout ) # ((!\VGA_unit|VGA_red[8]~1_combout  & (!\VGA_enable~q  & \VGA_unit|VGA_blue~0_combout )))

	.dataa(\VGA_unit|VGA_red[8]~1_combout ),
	.datab(\VGA_enable~q ),
	.datac(\VGA_unit|always0~8_combout ),
	.datad(\VGA_unit|VGA_blue~0_combout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_blue~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_blue~1 .lut_mask = 16'hF1F0;
defparam \VGA_unit|VGA_blue~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y16_N9
dffeas \VGA_unit|VGA_sram_data[0][1] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM_unit|SRAM_read_data [1]),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VGA_unit|VGA_sram_data[0][8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_sram_data[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_sram_data[0][1] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_sram_data[0][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y16_N27
dffeas \VGA_unit|VGA_sram_data[0][2] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|VGA_sram_data[0][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_sram_data[0][8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_sram_data[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_sram_data[0][2] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_sram_data[0][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y19_N7
dffeas \VGA_unit|VGA_sram_data[1][11] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM_unit|SRAM_read_data [11]),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VGA_unit|VGA_sram_data[1][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_sram_data[1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_sram_data[1][11] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_sram_data[1][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y16_N29
dffeas \VGA_unit|VGA_sram_data[0][3] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM_unit|SRAM_read_data [3]),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VGA_unit|VGA_sram_data[0][8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_sram_data[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_sram_data[0][3] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_sram_data[0][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N6
cycloneive_lcell_comb \VGA_unit|VGA_blue~6 (
// Equation(s):
// \VGA_unit|VGA_blue~6_combout  = (\VGA_unit|VGA_SRAM_state~17_q  & ((\VGA_unit|VGA_SRAM_state~14_q  & ((\VGA_unit|VGA_sram_data[1][11]~q ))) # (!\VGA_unit|VGA_SRAM_state~14_q  & (\VGA_unit|VGA_sram_data[0][3]~q )))) # (!\VGA_unit|VGA_SRAM_state~17_q  & 
// (((\VGA_unit|VGA_sram_data[1][11]~q ))))

	.dataa(\VGA_unit|VGA_sram_data[0][3]~q ),
	.datab(\VGA_unit|VGA_SRAM_state~17_q ),
	.datac(\VGA_unit|VGA_sram_data[1][11]~q ),
	.datad(\VGA_unit|VGA_SRAM_state~14_q ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_blue~6_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_blue~6 .lut_mask = 16'hF0B8;
defparam \VGA_unit|VGA_blue~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N22
cycloneive_lcell_comb \VGA_unit|VGA_blue~7 (
// Equation(s):
// \VGA_unit|VGA_blue~7_combout  = (\VGA_unit|always0~8_combout ) # ((!\VGA_unit|VGA_red[8]~1_combout  & (!\VGA_enable~q  & \VGA_unit|VGA_blue~6_combout )))

	.dataa(\VGA_unit|VGA_red[8]~1_combout ),
	.datab(\VGA_enable~q ),
	.datac(\VGA_unit|always0~8_combout ),
	.datad(\VGA_unit|VGA_blue~6_combout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_blue~7_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_blue~7 .lut_mask = 16'hF1F0;
defparam \VGA_unit|VGA_blue~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y19_N1
dffeas \VGA_unit|VGA_sram_data[1][12] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM_unit|SRAM_read_data [12]),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VGA_unit|VGA_sram_data[1][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_sram_data[1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_sram_data[1][12] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_sram_data[1][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y19_N25
dffeas \VGA_unit|VGA_sram_data[0][4] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM_unit|SRAM_read_data [4]),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VGA_unit|VGA_sram_data[0][8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_sram_data[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_sram_data[0][4] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_sram_data[0][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N0
cycloneive_lcell_comb \VGA_unit|VGA_blue~8 (
// Equation(s):
// \VGA_unit|VGA_blue~8_combout  = (\VGA_unit|VGA_SRAM_state~14_q  & (((\VGA_unit|VGA_sram_data[1][12]~q )))) # (!\VGA_unit|VGA_SRAM_state~14_q  & ((\VGA_unit|VGA_SRAM_state~17_q  & ((\VGA_unit|VGA_sram_data[0][4]~q ))) # (!\VGA_unit|VGA_SRAM_state~17_q  & 
// (\VGA_unit|VGA_sram_data[1][12]~q ))))

	.dataa(\VGA_unit|VGA_SRAM_state~14_q ),
	.datab(\VGA_unit|VGA_SRAM_state~17_q ),
	.datac(\VGA_unit|VGA_sram_data[1][12]~q ),
	.datad(\VGA_unit|VGA_sram_data[0][4]~q ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_blue~8_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_blue~8 .lut_mask = 16'hF4B0;
defparam \VGA_unit|VGA_blue~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N16
cycloneive_lcell_comb \VGA_unit|VGA_blue~9 (
// Equation(s):
// \VGA_unit|VGA_blue~9_combout  = (\VGA_unit|always0~8_combout ) # ((!\VGA_unit|VGA_red[8]~1_combout  & (!\VGA_enable~q  & \VGA_unit|VGA_blue~8_combout )))

	.dataa(\VGA_unit|VGA_red[8]~1_combout ),
	.datab(\VGA_enable~q ),
	.datac(\VGA_unit|always0~8_combout ),
	.datad(\VGA_unit|VGA_blue~8_combout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_blue~9_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_blue~9 .lut_mask = 16'hF1F0;
defparam \VGA_unit|VGA_blue~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y19_N3
dffeas \VGA_unit|VGA_sram_data[0][5] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM_unit|SRAM_read_data [5]),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VGA_unit|VGA_sram_data[0][8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_sram_data[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_sram_data[0][5] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_sram_data[0][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y19_N5
dffeas \VGA_unit|VGA_sram_data[0][6] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM_unit|SRAM_read_data [6]),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VGA_unit|VGA_sram_data[0][8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_sram_data[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_sram_data[0][6] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_sram_data[0][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y19_N31
dffeas \VGA_unit|VGA_sram_data[1][15] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM_unit|SRAM_read_data [15]),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VGA_unit|VGA_sram_data[1][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_sram_data[1][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_sram_data[1][15] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_sram_data[1][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y19_N7
dffeas \VGA_unit|VGA_sram_data[0][7] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM_unit|SRAM_read_data [7]),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VGA_unit|VGA_sram_data[0][8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_sram_data[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_sram_data[0][7] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_sram_data[0][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N30
cycloneive_lcell_comb \VGA_unit|VGA_blue~14 (
// Equation(s):
// \VGA_unit|VGA_blue~14_combout  = (\VGA_unit|VGA_SRAM_state~17_q  & ((\VGA_unit|VGA_SRAM_state~14_q  & ((\VGA_unit|VGA_sram_data[1][15]~q ))) # (!\VGA_unit|VGA_SRAM_state~14_q  & (\VGA_unit|VGA_sram_data[0][7]~q )))) # (!\VGA_unit|VGA_SRAM_state~17_q  & 
// (((\VGA_unit|VGA_sram_data[1][15]~q ))))

	.dataa(\VGA_unit|VGA_sram_data[0][7]~q ),
	.datab(\VGA_unit|VGA_SRAM_state~17_q ),
	.datac(\VGA_unit|VGA_sram_data[1][15]~q ),
	.datad(\VGA_unit|VGA_SRAM_state~14_q ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_blue~14_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_blue~14 .lut_mask = 16'hF0B8;
defparam \VGA_unit|VGA_blue~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N14
cycloneive_lcell_comb \VGA_unit|VGA_blue~15 (
// Equation(s):
// \VGA_unit|VGA_blue~15_combout  = (\VGA_unit|always0~8_combout ) # ((!\VGA_unit|VGA_red[8]~1_combout  & (!\VGA_enable~q  & \VGA_unit|VGA_blue~14_combout )))

	.dataa(\VGA_unit|VGA_red[8]~1_combout ),
	.datab(\VGA_enable~q ),
	.datac(\VGA_unit|always0~8_combout ),
	.datad(\VGA_unit|VGA_blue~14_combout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_blue~15_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_blue~15 .lut_mask = 16'hF1F0;
defparam \VGA_unit|VGA_blue~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N30
cycloneive_lcell_comb \UART_unit|new_line_count[1]~2 (
// Equation(s):
// \UART_unit|new_line_count[1]~2_combout  = (\UART_unit|UART_RX|RX_data [2]) # ((\UART_unit|UART_RX|RX_data [4]) # ((!\UART_unit|UART_RX|RX_data [3]) # (!\UART_unit|UART_RX|RX_data [1])))

	.dataa(\UART_unit|UART_RX|RX_data [2]),
	.datab(\UART_unit|UART_RX|RX_data [4]),
	.datac(\UART_unit|UART_RX|RX_data [1]),
	.datad(\UART_unit|UART_RX|RX_data [3]),
	.cin(gnd),
	.combout(\UART_unit|new_line_count[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|new_line_count[1]~2 .lut_mask = 16'hEFFF;
defparam \UART_unit|new_line_count[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N20
cycloneive_lcell_comb \UART_unit|UART_RX|data_count[2]~2 (
// Equation(s):
// \UART_unit|UART_RX|data_count[2]~2_combout  = (((\UART_unit|UART_RX|data_count [2] & \UART_unit|UART_RX|Add1~0_combout )) # (!\UART_unit|UART_RX|RXC_state.S_RXC_ASSEMBLE_DATA~0_combout )) # (!\UART_unit|UART_RX|Equal2~2_combout )

	.dataa(\UART_unit|UART_RX|data_count [2]),
	.datab(\UART_unit|UART_RX|Equal2~2_combout ),
	.datac(\UART_unit|UART_RX|RXC_state.S_RXC_ASSEMBLE_DATA~0_combout ),
	.datad(\UART_unit|UART_RX|Add1~0_combout ),
	.cin(gnd),
	.combout(\UART_unit|UART_RX|data_count[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_RX|data_count[2]~2 .lut_mask = 16'hBF3F;
defparam \UART_unit|UART_RX|data_count[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N22
cycloneive_lcell_comb \UART_unit|UART_RX|data_count[2]~3 (
// Equation(s):
// \UART_unit|UART_RX|data_count[2]~3_combout  = (\UART_unit|UART_RX|Frame_error[1]~6_combout  & (!\UART_unit|UART_RX|Selector2~0_combout  & \UART_unit|UART_RX|data_count[2]~2_combout ))

	.dataa(\UART_unit|UART_RX|Frame_error[1]~6_combout ),
	.datab(gnd),
	.datac(\UART_unit|UART_RX|Selector2~0_combout ),
	.datad(\UART_unit|UART_RX|data_count[2]~2_combout ),
	.cin(gnd),
	.combout(\UART_unit|UART_RX|data_count[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_RX|data_count[2]~3 .lut_mask = 16'h0A00;
defparam \UART_unit|UART_RX|data_count[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N6
cycloneive_lcell_comb \UART_unit|UART_RX|data_count[2]~4 (
// Equation(s):
// \UART_unit|UART_RX|data_count[2]~4_combout  = (\UART_unit|UART_RX|data_count[2]~3_combout  & (((\UART_unit|UART_RX|data_count [2])))) # (!\UART_unit|UART_RX|data_count[2]~3_combout  & (\UART_unit|UART_RX|RXC_state.S_RXC_ASSEMBLE_DATA~0_combout  & 
// (\UART_unit|UART_RX|data_count [2] $ (\UART_unit|UART_RX|Add1~0_combout ))))

	.dataa(\UART_unit|UART_RX|data_count[2]~3_combout ),
	.datab(\UART_unit|UART_RX|RXC_state.S_RXC_ASSEMBLE_DATA~0_combout ),
	.datac(\UART_unit|UART_RX|data_count [2]),
	.datad(\UART_unit|UART_RX|Add1~0_combout ),
	.cin(gnd),
	.combout(\UART_unit|UART_RX|data_count[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_RX|data_count[2]~4 .lut_mask = 16'hA4E0;
defparam \UART_unit|UART_RX|data_count[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y31_N12
cycloneive_lcell_comb \PB_unit|Equal0~0 (
// Equation(s):
// \PB_unit|Equal0~0_combout  = (!\PB_unit|clock_1kHz_div_count [12] & (!\PB_unit|clock_1kHz_div_count [11] & (!\PB_unit|clock_1kHz_div_count [10] & !\PB_unit|clock_1kHz_div_count [9])))

	.dataa(\PB_unit|clock_1kHz_div_count [12]),
	.datab(\PB_unit|clock_1kHz_div_count [11]),
	.datac(\PB_unit|clock_1kHz_div_count [10]),
	.datad(\PB_unit|clock_1kHz_div_count [9]),
	.cin(gnd),
	.combout(\PB_unit|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \PB_unit|Equal0~0 .lut_mask = 16'h0001;
defparam \PB_unit|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y31_N10
cycloneive_lcell_comb \PB_unit|Equal0~3 (
// Equation(s):
// \PB_unit|Equal0~3_combout  = (!\PB_unit|clock_1kHz_div_count [6] & (!\PB_unit|clock_1kHz_div_count [7] & (!\PB_unit|clock_1kHz_div_count [5] & !\PB_unit|clock_1kHz_div_count [2])))

	.dataa(\PB_unit|clock_1kHz_div_count [6]),
	.datab(\PB_unit|clock_1kHz_div_count [7]),
	.datac(\PB_unit|clock_1kHz_div_count [5]),
	.datad(\PB_unit|clock_1kHz_div_count [2]),
	.cin(gnd),
	.combout(\PB_unit|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \PB_unit|Equal0~3 .lut_mask = 16'h0001;
defparam \PB_unit|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y31_N22
cycloneive_lcell_comb \PB_unit|LessThan0~0 (
// Equation(s):
// \PB_unit|LessThan0~0_combout  = ((!\PB_unit|clock_1kHz_div_count [2]) # (!\PB_unit|clock_1kHz_div_count [0])) # (!\PB_unit|clock_1kHz_div_count [1])

	.dataa(\PB_unit|clock_1kHz_div_count [1]),
	.datab(gnd),
	.datac(\PB_unit|clock_1kHz_div_count [0]),
	.datad(\PB_unit|clock_1kHz_div_count [2]),
	.cin(gnd),
	.combout(\PB_unit|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \PB_unit|LessThan0~0 .lut_mask = 16'h5FFF;
defparam \PB_unit|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y16_N30
cycloneive_lcell_comb \VGA_unit|VGA_sram_data[0][0]~feeder (
// Equation(s):
// \VGA_unit|VGA_sram_data[0][0]~feeder_combout  = \SRAM_unit|SRAM_read_data [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM_unit|SRAM_read_data [0]),
	.cin(gnd),
	.combout(\VGA_unit|VGA_sram_data[0][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_sram_data[0][0]~feeder .lut_mask = 16'hFF00;
defparam \VGA_unit|VGA_sram_data[0][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y16_N26
cycloneive_lcell_comb \VGA_unit|VGA_sram_data[0][2]~feeder (
// Equation(s):
// \VGA_unit|VGA_sram_data[0][2]~feeder_combout  = \SRAM_unit|SRAM_read_data [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM_unit|SRAM_read_data [2]),
	.cin(gnd),
	.combout(\VGA_unit|VGA_sram_data[0][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_sram_data[0][2]~feeder .lut_mask = 16'hFF00;
defparam \VGA_unit|VGA_sram_data[0][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N22
cycloneive_lcell_comb \VGA_unit|VGA_sram_data[0][13]~feeder (
// Equation(s):
// \VGA_unit|VGA_sram_data[0][13]~feeder_combout  = \SRAM_unit|SRAM_read_data [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM_unit|SRAM_read_data [13]),
	.cin(gnd),
	.combout(\VGA_unit|VGA_sram_data[0][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_sram_data[0][13]~feeder .lut_mask = 16'hFF00;
defparam \VGA_unit|VGA_sram_data[0][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N23
cycloneive_io_obuf \SEVEN_SEGMENT_N_O[0][0]~output (
	.i(\unit0|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SEVEN_SEGMENT_N_O_0_0),
	.obar());
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[0][0]~output .bus_hold = "false";
defparam \SEVEN_SEGMENT_N_O[0][0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N23
cycloneive_io_obuf \SEVEN_SEGMENT_N_O[0][1]~output (
	.i(\unit0|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SEVEN_SEGMENT_N_O_0_1),
	.obar());
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[0][1]~output .bus_hold = "false";
defparam \SEVEN_SEGMENT_N_O[0][1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N23
cycloneive_io_obuf \SEVEN_SEGMENT_N_O[0][2]~output (
	.i(\unit0|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SEVEN_SEGMENT_N_O_0_2),
	.obar());
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[0][2]~output .bus_hold = "false";
defparam \SEVEN_SEGMENT_N_O[0][2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y50_N2
cycloneive_io_obuf \SEVEN_SEGMENT_N_O[0][3]~output (
	.i(\unit0|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SEVEN_SEGMENT_N_O_0_3),
	.obar());
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[0][3]~output .bus_hold = "false";
defparam \SEVEN_SEGMENT_N_O[0][3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y54_N16
cycloneive_io_obuf \SEVEN_SEGMENT_N_O[0][4]~output (
	.i(\unit0|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SEVEN_SEGMENT_N_O_0_4),
	.obar());
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[0][4]~output .bus_hold = "false";
defparam \SEVEN_SEGMENT_N_O[0][4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y67_N16
cycloneive_io_obuf \SEVEN_SEGMENT_N_O[0][5]~output (
	.i(\unit0|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SEVEN_SEGMENT_N_O_0_5),
	.obar());
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[0][5]~output .bus_hold = "false";
defparam \SEVEN_SEGMENT_N_O[0][5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y69_N2
cycloneive_io_obuf \SEVEN_SEGMENT_N_O[0][6]~output (
	.i(!\unit0|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SEVEN_SEGMENT_N_O_0_6),
	.obar());
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[0][6]~output .bus_hold = "false";
defparam \SEVEN_SEGMENT_N_O[0][6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y41_N2
cycloneive_io_obuf \SEVEN_SEGMENT_N_O[1][0]~output (
	.i(\unit1|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SEVEN_SEGMENT_N_O_1_0),
	.obar());
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[1][0]~output .bus_hold = "false";
defparam \SEVEN_SEGMENT_N_O[1][0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N9
cycloneive_io_obuf \SEVEN_SEGMENT_N_O[1][1]~output (
	.i(\unit1|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SEVEN_SEGMENT_N_O_1_1),
	.obar());
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[1][1]~output .bus_hold = "false";
defparam \SEVEN_SEGMENT_N_O[1][1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N23
cycloneive_io_obuf \SEVEN_SEGMENT_N_O[1][2]~output (
	.i(\unit1|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SEVEN_SEGMENT_N_O_1_2),
	.obar());
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[1][2]~output .bus_hold = "false";
defparam \SEVEN_SEGMENT_N_O[1][2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N2
cycloneive_io_obuf \SEVEN_SEGMENT_N_O[1][3]~output (
	.i(\unit1|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SEVEN_SEGMENT_N_O_1_3),
	.obar());
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[1][3]~output .bus_hold = "false";
defparam \SEVEN_SEGMENT_N_O[1][3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N9
cycloneive_io_obuf \SEVEN_SEGMENT_N_O[1][4]~output (
	.i(\unit1|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SEVEN_SEGMENT_N_O_1_4),
	.obar());
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[1][4]~output .bus_hold = "false";
defparam \SEVEN_SEGMENT_N_O[1][4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y22_N2
cycloneive_io_obuf \SEVEN_SEGMENT_N_O[1][5]~output (
	.i(\unit1|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SEVEN_SEGMENT_N_O_1_5),
	.obar());
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[1][5]~output .bus_hold = "false";
defparam \SEVEN_SEGMENT_N_O[1][5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y28_N9
cycloneive_io_obuf \SEVEN_SEGMENT_N_O[1][6]~output (
	.i(!\unit1|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SEVEN_SEGMENT_N_O_1_6),
	.obar());
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[1][6]~output .bus_hold = "false";
defparam \SEVEN_SEGMENT_N_O[1][6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y17_N9
cycloneive_io_obuf \SEVEN_SEGMENT_N_O[2][0]~output (
	.i(\unit2|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SEVEN_SEGMENT_N_O_2_0),
	.obar());
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[2][0]~output .bus_hold = "false";
defparam \SEVEN_SEGMENT_N_O[2][0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y16_N2
cycloneive_io_obuf \SEVEN_SEGMENT_N_O[2][1]~output (
	.i(\unit2|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SEVEN_SEGMENT_N_O_2_1),
	.obar());
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[2][1]~output .bus_hold = "false";
defparam \SEVEN_SEGMENT_N_O[2][1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N9
cycloneive_io_obuf \SEVEN_SEGMENT_N_O[2][2]~output (
	.i(\unit2|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SEVEN_SEGMENT_N_O_2_2),
	.obar());
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[2][2]~output .bus_hold = "false";
defparam \SEVEN_SEGMENT_N_O[2][2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N2
cycloneive_io_obuf \SEVEN_SEGMENT_N_O[2][3]~output (
	.i(\unit2|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SEVEN_SEGMENT_N_O_2_3),
	.obar());
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[2][3]~output .bus_hold = "false";
defparam \SEVEN_SEGMENT_N_O[2][3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y18_N2
cycloneive_io_obuf \SEVEN_SEGMENT_N_O[2][4]~output (
	.i(\unit2|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SEVEN_SEGMENT_N_O_2_4),
	.obar());
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[2][4]~output .bus_hold = "false";
defparam \SEVEN_SEGMENT_N_O[2][4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N2
cycloneive_io_obuf \SEVEN_SEGMENT_N_O[2][5]~output (
	.i(\unit2|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SEVEN_SEGMENT_N_O_2_5),
	.obar());
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[2][5]~output .bus_hold = "false";
defparam \SEVEN_SEGMENT_N_O[2][5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y21_N16
cycloneive_io_obuf \SEVEN_SEGMENT_N_O[2][6]~output (
	.i(!\unit2|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SEVEN_SEGMENT_N_O_2_6),
	.obar());
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[2][6]~output .bus_hold = "false";
defparam \SEVEN_SEGMENT_N_O[2][6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N16
cycloneive_io_obuf \SEVEN_SEGMENT_N_O[3][0]~output (
	.i(\unit3|Decoder0~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SEVEN_SEGMENT_N_O_3_0),
	.obar());
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[3][0]~output .bus_hold = "false";
defparam \SEVEN_SEGMENT_N_O[3][0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y29_N2
cycloneive_io_obuf \SEVEN_SEGMENT_N_O[3][1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SEVEN_SEGMENT_N_O_3_1),
	.obar());
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[3][1]~output .bus_hold = "false";
defparam \SEVEN_SEGMENT_N_O[3][1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N2
cycloneive_io_obuf \SEVEN_SEGMENT_N_O[3][2]~output (
	.i(\unit3|Decoder0~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SEVEN_SEGMENT_N_O_3_2),
	.obar());
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[3][2]~output .bus_hold = "false";
defparam \SEVEN_SEGMENT_N_O[3][2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y0_N2
cycloneive_io_obuf \SEVEN_SEGMENT_N_O[3][3]~output (
	.i(\unit3|Decoder0~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SEVEN_SEGMENT_N_O_3_3),
	.obar());
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[3][3]~output .bus_hold = "false";
defparam \SEVEN_SEGMENT_N_O[3][3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N23
cycloneive_io_obuf \SEVEN_SEGMENT_N_O[3][4]~output (
	.i(\SRAM_address[16]~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SEVEN_SEGMENT_N_O_3_4),
	.obar());
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[3][4]~output .bus_hold = "false";
defparam \SEVEN_SEGMENT_N_O[3][4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N9
cycloneive_io_obuf \SEVEN_SEGMENT_N_O[3][5]~output (
	.i(\unit3|Decoder0~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SEVEN_SEGMENT_N_O_3_5),
	.obar());
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[3][5]~output .bus_hold = "false";
defparam \SEVEN_SEGMENT_N_O[3][5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N2
cycloneive_io_obuf \SEVEN_SEGMENT_N_O[3][6]~output (
	.i(!\SRAM_address[17]~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SEVEN_SEGMENT_N_O_3_6),
	.obar());
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[3][6]~output .bus_hold = "false";
defparam \SEVEN_SEGMENT_N_O[3][6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N23
cycloneive_io_obuf \SEVEN_SEGMENT_N_O[4][0]~output (
	.i(\unit4|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SEVEN_SEGMENT_N_O_4_0),
	.obar());
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[4][0]~output .bus_hold = "false";
defparam \SEVEN_SEGMENT_N_O[4][0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y0_N9
cycloneive_io_obuf \SEVEN_SEGMENT_N_O[4][1]~output (
	.i(\unit4|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SEVEN_SEGMENT_N_O_4_1),
	.obar());
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[4][1]~output .bus_hold = "false";
defparam \SEVEN_SEGMENT_N_O[4][1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N9
cycloneive_io_obuf \SEVEN_SEGMENT_N_O[4][2]~output (
	.i(\unit4|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SEVEN_SEGMENT_N_O_4_2),
	.obar());
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[4][2]~output .bus_hold = "false";
defparam \SEVEN_SEGMENT_N_O[4][2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N2
cycloneive_io_obuf \SEVEN_SEGMENT_N_O[4][3]~output (
	.i(\unit4|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SEVEN_SEGMENT_N_O_4_3),
	.obar());
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[4][3]~output .bus_hold = "false";
defparam \SEVEN_SEGMENT_N_O[4][3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N23
cycloneive_io_obuf \SEVEN_SEGMENT_N_O[4][4]~output (
	.i(\unit4|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SEVEN_SEGMENT_N_O_4_4),
	.obar());
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[4][4]~output .bus_hold = "false";
defparam \SEVEN_SEGMENT_N_O[4][4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N16
cycloneive_io_obuf \SEVEN_SEGMENT_N_O[4][5]~output (
	.i(\unit4|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SEVEN_SEGMENT_N_O_4_5),
	.obar());
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[4][5]~output .bus_hold = "false";
defparam \SEVEN_SEGMENT_N_O[4][5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N23
cycloneive_io_obuf \SEVEN_SEGMENT_N_O[4][6]~output (
	.i(!\unit4|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SEVEN_SEGMENT_N_O_4_6),
	.obar());
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[4][6]~output .bus_hold = "false";
defparam \SEVEN_SEGMENT_N_O[4][6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N9
cycloneive_io_obuf \SEVEN_SEGMENT_N_O[5][0]~output (
	.i(\unit5|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SEVEN_SEGMENT_N_O_5_0),
	.obar());
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[5][0]~output .bus_hold = "false";
defparam \SEVEN_SEGMENT_N_O[5][0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y0_N16
cycloneive_io_obuf \SEVEN_SEGMENT_N_O[5][1]~output (
	.i(\unit5|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SEVEN_SEGMENT_N_O_5_1),
	.obar());
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[5][1]~output .bus_hold = "false";
defparam \SEVEN_SEGMENT_N_O[5][1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N16
cycloneive_io_obuf \SEVEN_SEGMENT_N_O[5][2]~output (
	.i(\unit5|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SEVEN_SEGMENT_N_O_5_2),
	.obar());
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[5][2]~output .bus_hold = "false";
defparam \SEVEN_SEGMENT_N_O[5][2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cycloneive_io_obuf \SEVEN_SEGMENT_N_O[5][3]~output (
	.i(\unit5|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SEVEN_SEGMENT_N_O_5_3),
	.obar());
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[5][3]~output .bus_hold = "false";
defparam \SEVEN_SEGMENT_N_O[5][3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N9
cycloneive_io_obuf \SEVEN_SEGMENT_N_O[5][4]~output (
	.i(\unit5|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SEVEN_SEGMENT_N_O_5_4),
	.obar());
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[5][4]~output .bus_hold = "false";
defparam \SEVEN_SEGMENT_N_O[5][4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N16
cycloneive_io_obuf \SEVEN_SEGMENT_N_O[5][5]~output (
	.i(\unit5|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SEVEN_SEGMENT_N_O_5_5),
	.obar());
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[5][5]~output .bus_hold = "false";
defparam \SEVEN_SEGMENT_N_O[5][5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N2
cycloneive_io_obuf \SEVEN_SEGMENT_N_O[5][6]~output (
	.i(!\unit5|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SEVEN_SEGMENT_N_O_5_6),
	.obar());
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[5][6]~output .bus_hold = "false";
defparam \SEVEN_SEGMENT_N_O[5][6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N23
cycloneive_io_obuf \SEVEN_SEGMENT_N_O[6][0]~output (
	.i(\unit6|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SEVEN_SEGMENT_N_O_6_0),
	.obar());
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[6][0]~output .bus_hold = "false";
defparam \SEVEN_SEGMENT_N_O[6][0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N2
cycloneive_io_obuf \SEVEN_SEGMENT_N_O[6][1]~output (
	.i(\unit6|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SEVEN_SEGMENT_N_O_6_1),
	.obar());
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[6][1]~output .bus_hold = "false";
defparam \SEVEN_SEGMENT_N_O[6][1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N9
cycloneive_io_obuf \SEVEN_SEGMENT_N_O[6][2]~output (
	.i(\unit6|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SEVEN_SEGMENT_N_O_6_2),
	.obar());
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[6][2]~output .bus_hold = "false";
defparam \SEVEN_SEGMENT_N_O[6][2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N16
cycloneive_io_obuf \SEVEN_SEGMENT_N_O[6][3]~output (
	.i(\unit6|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SEVEN_SEGMENT_N_O_6_3),
	.obar());
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[6][3]~output .bus_hold = "false";
defparam \SEVEN_SEGMENT_N_O[6][3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N16
cycloneive_io_obuf \SEVEN_SEGMENT_N_O[6][4]~output (
	.i(\unit6|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SEVEN_SEGMENT_N_O_6_4),
	.obar());
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[6][4]~output .bus_hold = "false";
defparam \SEVEN_SEGMENT_N_O[6][4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N23
cycloneive_io_obuf \SEVEN_SEGMENT_N_O[6][5]~output (
	.i(\unit6|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SEVEN_SEGMENT_N_O_6_5),
	.obar());
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[6][5]~output .bus_hold = "false";
defparam \SEVEN_SEGMENT_N_O[6][5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N23
cycloneive_io_obuf \SEVEN_SEGMENT_N_O[6][6]~output (
	.i(!\unit6|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SEVEN_SEGMENT_N_O_6_6),
	.obar());
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[6][6]~output .bus_hold = "false";
defparam \SEVEN_SEGMENT_N_O[6][6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N16
cycloneive_io_obuf \SEVEN_SEGMENT_N_O[7][0]~output (
	.i(\unit7|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SEVEN_SEGMENT_N_O_7_0),
	.obar());
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[7][0]~output .bus_hold = "false";
defparam \SEVEN_SEGMENT_N_O[7][0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N9
cycloneive_io_obuf \SEVEN_SEGMENT_N_O[7][1]~output (
	.i(\unit7|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SEVEN_SEGMENT_N_O_7_1),
	.obar());
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[7][1]~output .bus_hold = "false";
defparam \SEVEN_SEGMENT_N_O[7][1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N23
cycloneive_io_obuf \SEVEN_SEGMENT_N_O[7][2]~output (
	.i(\unit7|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SEVEN_SEGMENT_N_O_7_2),
	.obar());
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[7][2]~output .bus_hold = "false";
defparam \SEVEN_SEGMENT_N_O[7][2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N16
cycloneive_io_obuf \SEVEN_SEGMENT_N_O[7][3]~output (
	.i(\unit7|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SEVEN_SEGMENT_N_O_7_3),
	.obar());
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[7][3]~output .bus_hold = "false";
defparam \SEVEN_SEGMENT_N_O[7][3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N2
cycloneive_io_obuf \SEVEN_SEGMENT_N_O[7][4]~output (
	.i(\unit7|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SEVEN_SEGMENT_N_O_7_4),
	.obar());
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[7][4]~output .bus_hold = "false";
defparam \SEVEN_SEGMENT_N_O[7][4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N9
cycloneive_io_obuf \SEVEN_SEGMENT_N_O[7][5]~output (
	.i(\unit7|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SEVEN_SEGMENT_N_O_7_5),
	.obar());
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[7][5]~output .bus_hold = "false";
defparam \SEVEN_SEGMENT_N_O[7][5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N23
cycloneive_io_obuf \SEVEN_SEGMENT_N_O[7][6]~output (
	.i(!\unit7|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SEVEN_SEGMENT_N_O_7_6),
	.obar());
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[7][6]~output .bus_hold = "false";
defparam \SEVEN_SEGMENT_N_O[7][6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N9
cycloneive_io_obuf \LED_GREEN_O[0]~output (
	.i(top_state[0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED_GREEN_O[0]),
	.obar());
// synopsys translate_off
defparam \LED_GREEN_O[0]~output .bus_hold = "false";
defparam \LED_GREEN_O[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y73_N9
cycloneive_io_obuf \LED_GREEN_O[1]~output (
	.i(top_state[1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED_GREEN_O[1]),
	.obar());
// synopsys translate_off
defparam \LED_GREEN_O[1]~output .bus_hold = "false";
defparam \LED_GREEN_O[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N2
cycloneive_io_obuf \LED_GREEN_O[2]~output (
	.i(top_state[2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED_GREEN_O[2]),
	.obar());
// synopsys translate_off
defparam \LED_GREEN_O[2]~output .bus_hold = "false";
defparam \LED_GREEN_O[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N23
cycloneive_io_obuf \LED_GREEN_O[3]~output (
	.i(\UART_unit|UART_RX|Frame_error [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED_GREEN_O[3]),
	.obar());
// synopsys translate_off
defparam \LED_GREEN_O[3]~output .bus_hold = "false";
defparam \LED_GREEN_O[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N16
cycloneive_io_obuf \LED_GREEN_O[4]~output (
	.i(\UART_unit|UART_RX|Frame_error [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED_GREEN_O[4]),
	.obar());
// synopsys translate_off
defparam \LED_GREEN_O[4]~output .bus_hold = "false";
defparam \LED_GREEN_O[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N16
cycloneive_io_obuf \LED_GREEN_O[5]~output (
	.i(\UART_unit|UART_RX|Frame_error [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED_GREEN_O[5]),
	.obar());
// synopsys translate_off
defparam \LED_GREEN_O[5]~output .bus_hold = "false";
defparam \LED_GREEN_O[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N23
cycloneive_io_obuf \LED_GREEN_O[6]~output (
	.i(\UART_unit|UART_RX|Frame_error [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED_GREEN_O[6]),
	.obar());
// synopsys translate_off
defparam \LED_GREEN_O[6]~output .bus_hold = "false";
defparam \LED_GREEN_O[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N23
cycloneive_io_obuf \LED_GREEN_O[7]~output (
	.i(!\SRAM_we_n~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED_GREEN_O[7]),
	.obar());
// synopsys translate_off
defparam \LED_GREEN_O[7]~output .bus_hold = "false";
defparam \LED_GREEN_O[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N16
cycloneive_io_obuf \LED_GREEN_O[8]~output (
	.i(!\VGA_enable~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED_GREEN_O[8]),
	.obar());
// synopsys translate_off
defparam \LED_GREEN_O[8]~output .bus_hold = "false";
defparam \LED_GREEN_O[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y73_N2
cycloneive_io_obuf \VGA_CLOCK_O~output (
	.i(\CLOCK_50_I~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_CLOCK_O),
	.obar());
// synopsys translate_off
defparam \VGA_CLOCK_O~output .bus_hold = "false";
defparam \VGA_CLOCK_O~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N16
cycloneive_io_obuf \VGA_HSYNC_O~output (
	.i(\VGA_unit|VGA_unit|oVGA_H_SYNC~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_HSYNC_O),
	.obar());
// synopsys translate_off
defparam \VGA_HSYNC_O~output .bus_hold = "false";
defparam \VGA_HSYNC_O~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N2
cycloneive_io_obuf \VGA_VSYNC_O~output (
	.i(\VGA_unit|VGA_unit|oVGA_V_SYNC~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_VSYNC_O),
	.obar());
// synopsys translate_off
defparam \VGA_VSYNC_O~output .bus_hold = "false";
defparam \VGA_VSYNC_O~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N9
cycloneive_io_obuf \VGA_BLANK_O~output (
	.i(\VGA_unit|VGA_unit|oVGA_BLANK~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_BLANK_O),
	.obar());
// synopsys translate_off
defparam \VGA_BLANK_O~output .bus_hold = "false";
defparam \VGA_BLANK_O~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N16
cycloneive_io_obuf \VGA_SYNC_O~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_SYNC_O),
	.obar());
// synopsys translate_off
defparam \VGA_SYNC_O~output .bus_hold = "false";
defparam \VGA_SYNC_O~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N2
cycloneive_io_obuf \VGA_RED_O[0]~output (
	.i(\VGA_unit|VGA_unit|oVGA_R [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_RED_O[0]),
	.obar());
// synopsys translate_off
defparam \VGA_RED_O[0]~output .bus_hold = "false";
defparam \VGA_RED_O[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N2
cycloneive_io_obuf \VGA_RED_O[1]~output (
	.i(\VGA_unit|VGA_unit|oVGA_R [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_RED_O[1]),
	.obar());
// synopsys translate_off
defparam \VGA_RED_O[1]~output .bus_hold = "false";
defparam \VGA_RED_O[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N23
cycloneive_io_obuf \VGA_RED_O[2]~output (
	.i(\VGA_unit|VGA_unit|oVGA_R [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_RED_O[2]),
	.obar());
// synopsys translate_off
defparam \VGA_RED_O[2]~output .bus_hold = "false";
defparam \VGA_RED_O[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N9
cycloneive_io_obuf \VGA_RED_O[3]~output (
	.i(\VGA_unit|VGA_unit|oVGA_R [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_RED_O[3]),
	.obar());
// synopsys translate_off
defparam \VGA_RED_O[3]~output .bus_hold = "false";
defparam \VGA_RED_O[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N9
cycloneive_io_obuf \VGA_RED_O[4]~output (
	.i(\VGA_unit|VGA_unit|oVGA_R [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_RED_O[4]),
	.obar());
// synopsys translate_off
defparam \VGA_RED_O[4]~output .bus_hold = "false";
defparam \VGA_RED_O[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y73_N9
cycloneive_io_obuf \VGA_RED_O[5]~output (
	.i(\VGA_unit|VGA_unit|oVGA_R [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_RED_O[5]),
	.obar());
// synopsys translate_off
defparam \VGA_RED_O[5]~output .bus_hold = "false";
defparam \VGA_RED_O[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N23
cycloneive_io_obuf \VGA_RED_O[6]~output (
	.i(\VGA_unit|VGA_unit|oVGA_R [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_RED_O[6]),
	.obar());
// synopsys translate_off
defparam \VGA_RED_O[6]~output .bus_hold = "false";
defparam \VGA_RED_O[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N16
cycloneive_io_obuf \VGA_RED_O[7]~output (
	.i(\VGA_unit|VGA_unit|oVGA_R [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_RED_O[7]),
	.obar());
// synopsys translate_off
defparam \VGA_RED_O[7]~output .bus_hold = "false";
defparam \VGA_RED_O[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N16
cycloneive_io_obuf \VGA_GREEN_O[0]~output (
	.i(\VGA_unit|VGA_unit|oVGA_G [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_GREEN_O[0]),
	.obar());
// synopsys translate_off
defparam \VGA_GREEN_O[0]~output .bus_hold = "false";
defparam \VGA_GREEN_O[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N16
cycloneive_io_obuf \VGA_GREEN_O[1]~output (
	.i(\VGA_unit|VGA_unit|oVGA_G [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_GREEN_O[1]),
	.obar());
// synopsys translate_off
defparam \VGA_GREEN_O[1]~output .bus_hold = "false";
defparam \VGA_GREEN_O[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N9
cycloneive_io_obuf \VGA_GREEN_O[2]~output (
	.i(\VGA_unit|VGA_unit|oVGA_G [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_GREEN_O[2]),
	.obar());
// synopsys translate_off
defparam \VGA_GREEN_O[2]~output .bus_hold = "false";
defparam \VGA_GREEN_O[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N23
cycloneive_io_obuf \VGA_GREEN_O[3]~output (
	.i(\VGA_unit|VGA_unit|oVGA_G [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_GREEN_O[3]),
	.obar());
// synopsys translate_off
defparam \VGA_GREEN_O[3]~output .bus_hold = "false";
defparam \VGA_GREEN_O[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N9
cycloneive_io_obuf \VGA_GREEN_O[4]~output (
	.i(\VGA_unit|VGA_unit|oVGA_G [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_GREEN_O[4]),
	.obar());
// synopsys translate_off
defparam \VGA_GREEN_O[4]~output .bus_hold = "false";
defparam \VGA_GREEN_O[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N2
cycloneive_io_obuf \VGA_GREEN_O[5]~output (
	.i(\VGA_unit|VGA_unit|oVGA_G [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_GREEN_O[5]),
	.obar());
// synopsys translate_off
defparam \VGA_GREEN_O[5]~output .bus_hold = "false";
defparam \VGA_GREEN_O[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N2
cycloneive_io_obuf \VGA_GREEN_O[6]~output (
	.i(\VGA_unit|VGA_unit|oVGA_G [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_GREEN_O[6]),
	.obar());
// synopsys translate_off
defparam \VGA_GREEN_O[6]~output .bus_hold = "false";
defparam \VGA_GREEN_O[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N16
cycloneive_io_obuf \VGA_GREEN_O[7]~output (
	.i(\VGA_unit|VGA_unit|oVGA_G [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_GREEN_O[7]),
	.obar());
// synopsys translate_off
defparam \VGA_GREEN_O[7]~output .bus_hold = "false";
defparam \VGA_GREEN_O[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N9
cycloneive_io_obuf \VGA_BLUE_O[0]~output (
	.i(\VGA_unit|VGA_unit|oVGA_B [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_BLUE_O[0]),
	.obar());
// synopsys translate_off
defparam \VGA_BLUE_O[0]~output .bus_hold = "false";
defparam \VGA_BLUE_O[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N2
cycloneive_io_obuf \VGA_BLUE_O[1]~output (
	.i(\VGA_unit|VGA_unit|oVGA_B [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_BLUE_O[1]),
	.obar());
// synopsys translate_off
defparam \VGA_BLUE_O[1]~output .bus_hold = "false";
defparam \VGA_BLUE_O[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N2
cycloneive_io_obuf \VGA_BLUE_O[2]~output (
	.i(\VGA_unit|VGA_unit|oVGA_B [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_BLUE_O[2]),
	.obar());
// synopsys translate_off
defparam \VGA_BLUE_O[2]~output .bus_hold = "false";
defparam \VGA_BLUE_O[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N9
cycloneive_io_obuf \VGA_BLUE_O[3]~output (
	.i(\VGA_unit|VGA_unit|oVGA_B [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_BLUE_O[3]),
	.obar());
// synopsys translate_off
defparam \VGA_BLUE_O[3]~output .bus_hold = "false";
defparam \VGA_BLUE_O[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N2
cycloneive_io_obuf \VGA_BLUE_O[4]~output (
	.i(\VGA_unit|VGA_unit|oVGA_B [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_BLUE_O[4]),
	.obar());
// synopsys translate_off
defparam \VGA_BLUE_O[4]~output .bus_hold = "false";
defparam \VGA_BLUE_O[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N16
cycloneive_io_obuf \VGA_BLUE_O[5]~output (
	.i(\VGA_unit|VGA_unit|oVGA_B [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_BLUE_O[5]),
	.obar());
// synopsys translate_off
defparam \VGA_BLUE_O[5]~output .bus_hold = "false";
defparam \VGA_BLUE_O[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N9
cycloneive_io_obuf \VGA_BLUE_O[6]~output (
	.i(\VGA_unit|VGA_unit|oVGA_B [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_BLUE_O[6]),
	.obar());
// synopsys translate_off
defparam \VGA_BLUE_O[6]~output .bus_hold = "false";
defparam \VGA_BLUE_O[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N23
cycloneive_io_obuf \VGA_BLUE_O[7]~output (
	.i(\VGA_unit|VGA_unit|oVGA_B [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_BLUE_O[7]),
	.obar());
// synopsys translate_off
defparam \VGA_BLUE_O[7]~output .bus_hold = "false";
defparam \VGA_BLUE_O[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N2
cycloneive_io_obuf \SRAM_ADDRESS_O[0]~output (
	.i(\SRAM_unit|SRAM_ADDRESS_O [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDRESS_O[0]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDRESS_O[0]~output .bus_hold = "false";
defparam \SRAM_ADDRESS_O[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N2
cycloneive_io_obuf \SRAM_ADDRESS_O[1]~output (
	.i(\SRAM_unit|SRAM_ADDRESS_O [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDRESS_O[1]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDRESS_O[1]~output .bus_hold = "false";
defparam \SRAM_ADDRESS_O[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N16
cycloneive_io_obuf \SRAM_ADDRESS_O[2]~output (
	.i(\SRAM_unit|SRAM_ADDRESS_O [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDRESS_O[2]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDRESS_O[2]~output .bus_hold = "false";
defparam \SRAM_ADDRESS_O[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N2
cycloneive_io_obuf \SRAM_ADDRESS_O[3]~output (
	.i(\SRAM_unit|SRAM_ADDRESS_O [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDRESS_O[3]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDRESS_O[3]~output .bus_hold = "false";
defparam \SRAM_ADDRESS_O[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N9
cycloneive_io_obuf \SRAM_ADDRESS_O[4]~output (
	.i(\SRAM_unit|SRAM_ADDRESS_O [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDRESS_O[4]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDRESS_O[4]~output .bus_hold = "false";
defparam \SRAM_ADDRESS_O[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N16
cycloneive_io_obuf \SRAM_ADDRESS_O[5]~output (
	.i(\SRAM_unit|SRAM_ADDRESS_O [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDRESS_O[5]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDRESS_O[5]~output .bus_hold = "false";
defparam \SRAM_ADDRESS_O[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N23
cycloneive_io_obuf \SRAM_ADDRESS_O[6]~output (
	.i(\SRAM_unit|SRAM_ADDRESS_O [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDRESS_O[6]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDRESS_O[6]~output .bus_hold = "false";
defparam \SRAM_ADDRESS_O[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y5_N16
cycloneive_io_obuf \SRAM_ADDRESS_O[7]~output (
	.i(\SRAM_unit|SRAM_ADDRESS_O [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDRESS_O[7]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDRESS_O[7]~output .bus_hold = "false";
defparam \SRAM_ADDRESS_O[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N16
cycloneive_io_obuf \SRAM_ADDRESS_O[8]~output (
	.i(\SRAM_unit|SRAM_ADDRESS_O [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDRESS_O[8]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDRESS_O[8]~output .bus_hold = "false";
defparam \SRAM_ADDRESS_O[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y31_N16
cycloneive_io_obuf \SRAM_ADDRESS_O[9]~output (
	.i(\SRAM_unit|SRAM_ADDRESS_O [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDRESS_O[9]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDRESS_O[9]~output .bus_hold = "false";
defparam \SRAM_ADDRESS_O[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y6_N2
cycloneive_io_obuf \SRAM_ADDRESS_O[10]~output (
	.i(\SRAM_unit|SRAM_ADDRESS_O [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDRESS_O[10]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDRESS_O[10]~output .bus_hold = "false";
defparam \SRAM_ADDRESS_O[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N16
cycloneive_io_obuf \SRAM_ADDRESS_O[11]~output (
	.i(\SRAM_unit|SRAM_ADDRESS_O [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDRESS_O[11]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDRESS_O[11]~output .bus_hold = "false";
defparam \SRAM_ADDRESS_O[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N23
cycloneive_io_obuf \SRAM_ADDRESS_O[12]~output (
	.i(\SRAM_unit|SRAM_ADDRESS_O [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDRESS_O[12]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDRESS_O[12]~output .bus_hold = "false";
defparam \SRAM_ADDRESS_O[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N23
cycloneive_io_obuf \SRAM_ADDRESS_O[13]~output (
	.i(\SRAM_unit|SRAM_ADDRESS_O [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDRESS_O[13]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDRESS_O[13]~output .bus_hold = "false";
defparam \SRAM_ADDRESS_O[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N2
cycloneive_io_obuf \SRAM_ADDRESS_O[14]~output (
	.i(\SRAM_unit|SRAM_ADDRESS_O [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDRESS_O[14]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDRESS_O[14]~output .bus_hold = "false";
defparam \SRAM_ADDRESS_O[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y0_N9
cycloneive_io_obuf \SRAM_ADDRESS_O[15]~output (
	.i(\SRAM_unit|SRAM_ADDRESS_O [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDRESS_O[15]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDRESS_O[15]~output .bus_hold = "false";
defparam \SRAM_ADDRESS_O[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N9
cycloneive_io_obuf \SRAM_ADDRESS_O[16]~output (
	.i(\SRAM_unit|SRAM_ADDRESS_O [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDRESS_O[16]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDRESS_O[16]~output .bus_hold = "false";
defparam \SRAM_ADDRESS_O[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N9
cycloneive_io_obuf \SRAM_ADDRESS_O[17]~output (
	.i(\SRAM_unit|SRAM_ADDRESS_O [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDRESS_O[17]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDRESS_O[17]~output .bus_hold = "false";
defparam \SRAM_ADDRESS_O[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N2
cycloneive_io_obuf \SRAM_ADDRESS_O[18]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDRESS_O[18]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDRESS_O[18]~output .bus_hold = "false";
defparam \SRAM_ADDRESS_O[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N16
cycloneive_io_obuf \SRAM_ADDRESS_O[19]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDRESS_O[19]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDRESS_O[19]~output .bus_hold = "false";
defparam \SRAM_ADDRESS_O[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N2
cycloneive_io_obuf \SRAM_UB_N_O~output (
	.i(\SRAM_unit|SRAM_LB_N_O~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_UB_N_O),
	.obar());
// synopsys translate_off
defparam \SRAM_UB_N_O~output .bus_hold = "false";
defparam \SRAM_UB_N_O~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N9
cycloneive_io_obuf \SRAM_LB_N_O~output (
	.i(\SRAM_unit|SRAM_LB_N_O~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_LB_N_O),
	.obar());
// synopsys translate_off
defparam \SRAM_LB_N_O~output .bus_hold = "false";
defparam \SRAM_LB_N_O~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N23
cycloneive_io_obuf \SRAM_WE_N_O~output (
	.i(!\SRAM_unit|SRAM_WE_N_O~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_WE_N_O),
	.obar());
// synopsys translate_off
defparam \SRAM_WE_N_O~output .bus_hold = "false";
defparam \SRAM_WE_N_O~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N16
cycloneive_io_obuf \SRAM_CE_N_O~output (
	.i(!\SRAM_unit|SRAM_CE_N_O~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_CE_N_O),
	.obar());
// synopsys translate_off
defparam \SRAM_CE_N_O~output .bus_hold = "false";
defparam \SRAM_CE_N_O~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N23
cycloneive_io_obuf \SRAM_OE_N_O~output (
	.i(!\SRAM_unit|SRAM_CE_N_O~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_OE_N_O),
	.obar());
// synopsys translate_off
defparam \SRAM_OE_N_O~output .bus_hold = "false";
defparam \SRAM_OE_N_O~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y73_N23
cycloneive_io_obuf \UART_TX_O~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(UART_TX_O),
	.obar());
// synopsys translate_off
defparam \UART_TX_O~output .bus_hold = "false";
defparam \UART_TX_O~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N9
cycloneive_io_obuf \SRAM_DATA_IO[0]~output (
	.i(\SRAM_unit|SRAM_write_data_buf [0]),
	.oe(\SRAM_unit|SRAM_WE_N_O~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_DATA_IO[0]),
	.obar());
// synopsys translate_off
defparam \SRAM_DATA_IO[0]~output .bus_hold = "false";
defparam \SRAM_DATA_IO[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N2
cycloneive_io_obuf \SRAM_DATA_IO[1]~output (
	.i(\SRAM_unit|SRAM_write_data_buf [1]),
	.oe(\SRAM_unit|SRAM_WE_N_O~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_DATA_IO[1]),
	.obar());
// synopsys translate_off
defparam \SRAM_DATA_IO[1]~output .bus_hold = "false";
defparam \SRAM_DATA_IO[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N23
cycloneive_io_obuf \SRAM_DATA_IO[2]~output (
	.i(\SRAM_unit|SRAM_write_data_buf [2]),
	.oe(\SRAM_unit|SRAM_WE_N_O~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_DATA_IO[2]),
	.obar());
// synopsys translate_off
defparam \SRAM_DATA_IO[2]~output .bus_hold = "false";
defparam \SRAM_DATA_IO[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N16
cycloneive_io_obuf \SRAM_DATA_IO[3]~output (
	.i(\SRAM_unit|SRAM_write_data_buf [3]),
	.oe(\SRAM_unit|SRAM_WE_N_O~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_DATA_IO[3]),
	.obar());
// synopsys translate_off
defparam \SRAM_DATA_IO[3]~output .bus_hold = "false";
defparam \SRAM_DATA_IO[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N16
cycloneive_io_obuf \SRAM_DATA_IO[4]~output (
	.i(\SRAM_unit|SRAM_write_data_buf [4]),
	.oe(\SRAM_unit|SRAM_WE_N_O~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_DATA_IO[4]),
	.obar());
// synopsys translate_off
defparam \SRAM_DATA_IO[4]~output .bus_hold = "false";
defparam \SRAM_DATA_IO[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N23
cycloneive_io_obuf \SRAM_DATA_IO[5]~output (
	.i(\SRAM_unit|SRAM_write_data_buf [5]),
	.oe(\SRAM_unit|SRAM_WE_N_O~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_DATA_IO[5]),
	.obar());
// synopsys translate_off
defparam \SRAM_DATA_IO[5]~output .bus_hold = "false";
defparam \SRAM_DATA_IO[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N16
cycloneive_io_obuf \SRAM_DATA_IO[6]~output (
	.i(\SRAM_unit|SRAM_write_data_buf [6]),
	.oe(\SRAM_unit|SRAM_WE_N_O~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_DATA_IO[6]),
	.obar());
// synopsys translate_off
defparam \SRAM_DATA_IO[6]~output .bus_hold = "false";
defparam \SRAM_DATA_IO[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N9
cycloneive_io_obuf \SRAM_DATA_IO[7]~output (
	.i(\SRAM_unit|SRAM_write_data_buf [7]),
	.oe(\SRAM_unit|SRAM_WE_N_O~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_DATA_IO[7]),
	.obar());
// synopsys translate_off
defparam \SRAM_DATA_IO[7]~output .bus_hold = "false";
defparam \SRAM_DATA_IO[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N16
cycloneive_io_obuf \SRAM_DATA_IO[8]~output (
	.i(\SRAM_unit|SRAM_write_data_buf [8]),
	.oe(\SRAM_unit|SRAM_WE_N_O~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_DATA_IO[8]),
	.obar());
// synopsys translate_off
defparam \SRAM_DATA_IO[8]~output .bus_hold = "false";
defparam \SRAM_DATA_IO[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N23
cycloneive_io_obuf \SRAM_DATA_IO[9]~output (
	.i(\SRAM_unit|SRAM_write_data_buf [9]),
	.oe(\SRAM_unit|SRAM_WE_N_O~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_DATA_IO[9]),
	.obar());
// synopsys translate_off
defparam \SRAM_DATA_IO[9]~output .bus_hold = "false";
defparam \SRAM_DATA_IO[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y17_N16
cycloneive_io_obuf \SRAM_DATA_IO[10]~output (
	.i(\SRAM_unit|SRAM_write_data_buf [10]),
	.oe(\SRAM_unit|SRAM_WE_N_O~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_DATA_IO[10]),
	.obar());
// synopsys translate_off
defparam \SRAM_DATA_IO[10]~output .bus_hold = "false";
defparam \SRAM_DATA_IO[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y16_N16
cycloneive_io_obuf \SRAM_DATA_IO[11]~output (
	.i(\SRAM_unit|SRAM_write_data_buf [11]),
	.oe(\SRAM_unit|SRAM_WE_N_O~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_DATA_IO[11]),
	.obar());
// synopsys translate_off
defparam \SRAM_DATA_IO[11]~output .bus_hold = "false";
defparam \SRAM_DATA_IO[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N9
cycloneive_io_obuf \SRAM_DATA_IO[12]~output (
	.i(\SRAM_unit|SRAM_write_data_buf [12]),
	.oe(\SRAM_unit|SRAM_WE_N_O~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_DATA_IO[12]),
	.obar());
// synopsys translate_off
defparam \SRAM_DATA_IO[12]~output .bus_hold = "false";
defparam \SRAM_DATA_IO[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N23
cycloneive_io_obuf \SRAM_DATA_IO[13]~output (
	.i(\SRAM_unit|SRAM_write_data_buf [13]),
	.oe(\SRAM_unit|SRAM_WE_N_O~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_DATA_IO[13]),
	.obar());
// synopsys translate_off
defparam \SRAM_DATA_IO[13]~output .bus_hold = "false";
defparam \SRAM_DATA_IO[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N23
cycloneive_io_obuf \SRAM_DATA_IO[14]~output (
	.i(\SRAM_unit|SRAM_write_data_buf [14]),
	.oe(\SRAM_unit|SRAM_WE_N_O~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_DATA_IO[14]),
	.obar());
// synopsys translate_off
defparam \SRAM_DATA_IO[14]~output .bus_hold = "false";
defparam \SRAM_DATA_IO[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N16
cycloneive_io_obuf \SRAM_DATA_IO[15]~output (
	.i(\SRAM_unit|SRAM_write_data_buf [15]),
	.oe(\SRAM_unit|SRAM_WE_N_O~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_DATA_IO[15]),
	.obar());
// synopsys translate_off
defparam \SRAM_DATA_IO[15]~output .bus_hold = "false";
defparam \SRAM_DATA_IO[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \CLOCK_50_I~input (
	.i(CLOCK_50_I),
	.ibar(gnd),
	.o(\CLOCK_50_I~input_o ));
// synopsys translate_off
defparam \CLOCK_50_I~input .bus_hold = "false";
defparam \CLOCK_50_I~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \CLOCK_50_I~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\CLOCK_50_I~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLOCK_50_I~inputclkctrl_outclk ));
// synopsys translate_off
defparam \CLOCK_50_I~inputclkctrl .clock_type = "global clock";
defparam \CLOCK_50_I~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X115_Y14_N8
cycloneive_io_ibuf \SWITCH_I[17]~input (
	.i(SWITCH_I[17]),
	.ibar(gnd),
	.o(\SWITCH_I[17]~input_o ));
// synopsys translate_off
defparam \SWITCH_I[17]~input .bus_hold = "false";
defparam \SWITCH_I[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLL_1
cycloneive_pll \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll (
	.areset(\SWITCH_I[17]~input_o ),
	.pfdena(vcc),
	.fbin(\SRAM_unit|Clock_100_PLL_inst|altpll_component|pll~FBOUT ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\CLOCK_50_I~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(\SRAM_unit|Clock_100_PLL_inst|altpll_component|_locked ),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\SRAM_unit|Clock_100_PLL_inst|altpll_component|pll~FBOUT ),
	.clk(\SRAM_unit|Clock_100_PLL_inst|altpll_component|pll_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .auto_settings = "false";
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .bandwidth_type = "medium";
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .c0_high = 3;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .c0_initial = 1;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .c0_low = 3;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .c0_mode = "even";
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .c0_ph = 0;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .c1_high = 0;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .c1_initial = 0;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .c1_low = 0;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .c1_mode = "bypass";
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .c1_ph = 0;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .c1_use_casc_in = "off";
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .c2_high = 0;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .c2_initial = 0;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .c2_low = 0;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .c2_mode = "bypass";
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .c2_ph = 0;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .c2_use_casc_in = "off";
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .c3_high = 0;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .c3_initial = 0;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .c3_low = 0;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .c3_mode = "bypass";
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .c3_ph = 0;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .c3_use_casc_in = "off";
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .c4_high = 0;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .c4_initial = 0;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .c4_low = 0;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .c4_mode = "bypass";
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .c4_ph = 0;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .c4_use_casc_in = "off";
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .charge_pump_current_bits = 1;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .clk0_counter = "c0";
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .clk0_divide_by = 1;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .clk0_duty_cycle = 50;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .clk0_multiply_by = 2;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .clk0_phase_shift = "0";
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .clk1_counter = "unused";
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .clk1_divide_by = 0;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .clk1_duty_cycle = 50;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .clk1_multiply_by = 0;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .clk1_phase_shift = "0";
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .clk2_counter = "unused";
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .clk2_divide_by = 0;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .clk2_duty_cycle = 50;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .clk2_multiply_by = 0;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .clk2_phase_shift = "0";
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .clk3_counter = "unused";
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .clk3_divide_by = 0;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .clk3_duty_cycle = 50;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .clk3_multiply_by = 0;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .clk3_phase_shift = "0";
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .clk4_counter = "unused";
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .clk4_divide_by = 0;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .clk4_duty_cycle = 50;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .clk4_multiply_by = 0;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .clk4_phase_shift = "0";
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .compensate_clock = "clock0";
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .inclk0_input_frequency = 20000;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .inclk1_input_frequency = 0;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .loop_filter_c_bits = 0;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .loop_filter_r_bits = 27;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .m = 12;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .m_initial = 1;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .m_ph = 0;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .n = 1;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .operation_mode = "normal";
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .pfd_max = 200000;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .pfd_min = 3076;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .pll_compensation_delay = 7173;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .self_reset_on_loss_lock = "off";
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .simulation_type = "timing";
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .switch_over_type = "manual";
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .vco_center = 1538;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .vco_divide_by = 0;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .vco_frequency_control = "auto";
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .vco_max = 3333;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .vco_min = 1538;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .vco_multiply_by = 0;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .vco_phase_shift_step = 208;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .vco_post_scale = 2;
// synopsys translate_on

// Location: LCCOMB_X41_Y1_N14
cycloneive_lcell_comb resetn(
// Equation(s):
// \resetn~combout  = (\SWITCH_I[17]~input_o ) # (!\SRAM_unit|Clock_100_PLL_inst|altpll_component|_locked )

	.dataa(gnd),
	.datab(\SWITCH_I[17]~input_o ),
	.datac(\SRAM_unit|Clock_100_PLL_inst|altpll_component|_locked ),
	.datad(gnd),
	.cin(gnd),
	.combout(\resetn~combout ),
	.cout());
// synopsys translate_off
defparam resetn.lut_mask = 16'hCFCF;
defparam resetn.sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G19
cycloneive_clkctrl \resetn~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\resetn~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\resetn~clkctrl_outclk ));
// synopsys translate_off
defparam \resetn~clkctrl .clock_type = "global clock";
defparam \resetn~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X39_Y21_N19
dffeas \top_state[0] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector4~0_combout ),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(top_state[0]),
	.prn(vcc));
// synopsys translate_off
defparam \top_state[0] .is_wysiwyg = "true";
defparam \top_state[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N18
cycloneive_lcell_comb \SRAM_we_n~0 (
// Equation(s):
// \SRAM_we_n~0_combout  = (!top_state[2] & (top_state[1] $ (top_state[0])))

	.dataa(gnd),
	.datab(top_state[1]),
	.datac(top_state[0]),
	.datad(top_state[2]),
	.cin(gnd),
	.combout(\SRAM_we_n~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_we_n~0 .lut_mask = 16'h003C;
defparam \SRAM_we_n~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N22
cycloneive_lcell_comb \Equal3~1 (
// Equation(s):
// \Equal3~1_combout  = (!top_state[2] & (!top_state[1] & top_state[0]))

	.dataa(top_state[2]),
	.datab(top_state[1]),
	.datac(gnd),
	.datad(top_state[0]),
	.cin(gnd),
	.combout(\Equal3~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal3~1 .lut_mask = 16'h1100;
defparam \Equal3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y21_N23
dffeas UART_rx_enable(
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\Equal3~1_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_rx_enable~q ),
	.prn(vcc));
// synopsys translate_off
defparam UART_rx_enable.is_wysiwyg = "true";
defparam UART_rx_enable.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N28
cycloneive_lcell_comb \UART_unit|SRAM_address[13]~1 (
// Equation(s):
// \UART_unit|SRAM_address[13]~1_combout  = (\UART_unit|UART_SRAM_state~12_q ) # ((\UART_unit|UART_SRAM_state~11_q ) # ((\UART_unit|UART_SRAM_state~13_q ) # (!\UART_rx_enable~q )))

	.dataa(\UART_unit|UART_SRAM_state~12_q ),
	.datab(\UART_unit|UART_SRAM_state~11_q ),
	.datac(\UART_rx_enable~q ),
	.datad(\UART_unit|UART_SRAM_state~13_q ),
	.cin(gnd),
	.combout(\UART_unit|SRAM_address[13]~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|SRAM_address[13]~1 .lut_mask = 16'hFFEF;
defparam \UART_unit|SRAM_address[13]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N8
cycloneive_lcell_comb \UART_unit|UART_RX|clock_count[1]~15 (
// Equation(s):
// \UART_unit|UART_RX|clock_count[1]~15_combout  = (\UART_unit|UART_RX|clock_count [1] & (!\UART_unit|UART_RX|clock_count[0]~11 )) # (!\UART_unit|UART_RX|clock_count [1] & ((\UART_unit|UART_RX|clock_count[0]~11 ) # (GND)))
// \UART_unit|UART_RX|clock_count[1]~16  = CARRY((!\UART_unit|UART_RX|clock_count[0]~11 ) # (!\UART_unit|UART_RX|clock_count [1]))

	.dataa(gnd),
	.datab(\UART_unit|UART_RX|clock_count [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_unit|UART_RX|clock_count[0]~11 ),
	.combout(\UART_unit|UART_RX|clock_count[1]~15_combout ),
	.cout(\UART_unit|UART_RX|clock_count[1]~16 ));
// synopsys translate_off
defparam \UART_unit|UART_RX|clock_count[1]~15 .lut_mask = 16'h3C3F;
defparam \UART_unit|UART_RX|clock_count[1]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N20
cycloneive_lcell_comb \UART_unit|UART_RX|clock_count[7]~27 (
// Equation(s):
// \UART_unit|UART_RX|clock_count[7]~27_combout  = (\UART_unit|UART_RX|clock_count [7] & (!\UART_unit|UART_RX|clock_count[6]~26 )) # (!\UART_unit|UART_RX|clock_count [7] & ((\UART_unit|UART_RX|clock_count[6]~26 ) # (GND)))
// \UART_unit|UART_RX|clock_count[7]~28  = CARRY((!\UART_unit|UART_RX|clock_count[6]~26 ) # (!\UART_unit|UART_RX|clock_count [7]))

	.dataa(gnd),
	.datab(\UART_unit|UART_RX|clock_count [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_unit|UART_RX|clock_count[6]~26 ),
	.combout(\UART_unit|UART_RX|clock_count[7]~27_combout ),
	.cout(\UART_unit|UART_RX|clock_count[7]~28 ));
// synopsys translate_off
defparam \UART_unit|UART_RX|clock_count[7]~27 .lut_mask = 16'h3C3F;
defparam \UART_unit|UART_RX|clock_count[7]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N22
cycloneive_lcell_comb \UART_unit|UART_RX|clock_count[8]~29 (
// Equation(s):
// \UART_unit|UART_RX|clock_count[8]~29_combout  = (\UART_unit|UART_RX|clock_count [8] & (\UART_unit|UART_RX|clock_count[7]~28  $ (GND))) # (!\UART_unit|UART_RX|clock_count [8] & (!\UART_unit|UART_RX|clock_count[7]~28  & VCC))
// \UART_unit|UART_RX|clock_count[8]~30  = CARRY((\UART_unit|UART_RX|clock_count [8] & !\UART_unit|UART_RX|clock_count[7]~28 ))

	.dataa(\UART_unit|UART_RX|clock_count [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_unit|UART_RX|clock_count[7]~28 ),
	.combout(\UART_unit|UART_RX|clock_count[8]~29_combout ),
	.cout(\UART_unit|UART_RX|clock_count[8]~30 ));
// synopsys translate_off
defparam \UART_unit|UART_RX|clock_count[8]~29 .lut_mask = 16'hA50A;
defparam \UART_unit|UART_RX|clock_count[8]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N30
cycloneive_lcell_comb \UART_unit|UART_RX|Selector2~0 (
// Equation(s):
// \UART_unit|UART_RX|Selector2~0_combout  = (!\UART_unit|UART_RX|RXC_state~9_q  & (\UART_unit|UART_RX|always0~2_combout  & \UART_unit|UART_RX|RXC_state~8_q ))

	.dataa(\UART_unit|UART_RX|RXC_state~9_q ),
	.datab(\UART_unit|UART_RX|always0~2_combout ),
	.datac(gnd),
	.datad(\UART_unit|UART_RX|RXC_state~8_q ),
	.cin(gnd),
	.combout(\UART_unit|UART_RX|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_RX|Selector2~0 .lut_mask = 16'h4400;
defparam \UART_unit|UART_RX|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N8
cycloneive_lcell_comb \UART_unit|UART_RX|RXC_state~13 (
// Equation(s):
// \UART_unit|UART_RX|RXC_state~13_combout  = (\UART_unit|UART_RX|Frame_error[1]~6_combout  & ((\UART_unit|UART_RX|Selector3~1_combout  & (\UART_unit|UART_RX|Selector2~0_combout )) # (!\UART_unit|UART_RX|Selector3~1_combout  & 
// ((\UART_unit|UART_RX|RXC_state~9_q ))))) # (!\UART_unit|UART_RX|Frame_error[1]~6_combout  & (((\UART_unit|UART_RX|Selector2~0_combout ))))

	.dataa(\UART_unit|UART_RX|Frame_error[1]~6_combout ),
	.datab(\UART_unit|UART_RX|Selector3~1_combout ),
	.datac(\UART_unit|UART_RX|Selector2~0_combout ),
	.datad(\UART_unit|UART_RX|RXC_state~9_q ),
	.cin(gnd),
	.combout(\UART_unit|UART_RX|RXC_state~13_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_RX|RXC_state~13 .lut_mask = 16'hF2D0;
defparam \UART_unit|UART_RX|RXC_state~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N6
cycloneive_lcell_comb \UART_unit|UART_RX|RXC_state~14 (
// Equation(s):
// \UART_unit|UART_RX|RXC_state~14_combout  = (\UART_unit|UART_RX|Frame_error[1]~14_combout  & ((\UART_unit|UART_RX|Selector3~0_combout ) # (\UART_unit|UART_RX|RXC_state~13_combout )))

	.dataa(\UART_unit|UART_RX|Selector3~0_combout ),
	.datab(\UART_unit|UART_RX|Frame_error[1]~14_combout ),
	.datac(\UART_unit|UART_RX|RXC_state~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART_unit|UART_RX|RXC_state~14_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_RX|RXC_state~14 .lut_mask = 16'hC8C8;
defparam \UART_unit|UART_RX|RXC_state~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y20_N7
dffeas \UART_unit|UART_RX|RXC_state~9 (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\UART_unit|UART_RX|RXC_state~14_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_unit|UART_RX|RXC_state~9_q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_unit|UART_RX|RXC_state~9 .is_wysiwyg = "true";
defparam \UART_unit|UART_RX|RXC_state~9 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X27_Y73_N8
cycloneive_io_ibuf \UART_RX_I~input (
	.i(UART_RX_I),
	.ibar(gnd),
	.o(\UART_RX_I~input_o ));
// synopsys translate_off
defparam \UART_RX_I~input .bus_hold = "false";
defparam \UART_RX_I~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X29_Y20_N11
dffeas \UART_unit|UART_RX|RX_data_in (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_RX_I~input_o ),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_unit|UART_RX|RX_data_in~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_unit|UART_RX|RX_data_in .is_wysiwyg = "true";
defparam \UART_unit|UART_RX|RX_data_in .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N16
cycloneive_lcell_comb \UART_unit|Selector7~2 (
// Equation(s):
// \UART_unit|Selector7~2_combout  = (\UART_unit|UART_rx_enable~q  & ((\UART_unit|LessThan1~5_combout ) # ((\UART_unit|UART_RX|Empty~q ) # (!\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout ))))

	.dataa(\UART_unit|LessThan1~5_combout ),
	.datab(\UART_unit|UART_rx_enable~q ),
	.datac(\UART_unit|UART_RX|Empty~q ),
	.datad(\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout ),
	.cin(gnd),
	.combout(\UART_unit|Selector7~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|Selector7~2 .lut_mask = 16'hC8CC;
defparam \UART_unit|Selector7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N20
cycloneive_lcell_comb \UART_unit|Selector7~3 (
// Equation(s):
// \UART_unit|Selector7~3_combout  = (\UART_unit|Selector7~2_combout ) # ((!\UART_unit|SRAM_address[13]~1_combout  & ((!\UART_unit|UART_SRAM_state~13_q ) # (!\UART_unit|UART_SRAM_state~12_q ))))

	.dataa(\UART_unit|UART_SRAM_state~12_q ),
	.datab(\UART_unit|SRAM_address[13]~1_combout ),
	.datac(\UART_unit|Selector7~2_combout ),
	.datad(\UART_unit|UART_SRAM_state~13_q ),
	.cin(gnd),
	.combout(\UART_unit|Selector7~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|Selector7~3 .lut_mask = 16'hF1F3;
defparam \UART_unit|Selector7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y17_N21
dffeas \UART_unit|UART_rx_enable (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\UART_unit|Selector7~3_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\UART_rx_initialize~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_unit|UART_rx_enable~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_unit|UART_rx_enable .is_wysiwyg = "true";
defparam \UART_unit|UART_rx_enable .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N8
cycloneive_lcell_comb \UART_unit|UART_RX|clock_count[3]~13 (
// Equation(s):
// \UART_unit|UART_RX|clock_count[3]~13_combout  = (!\UART_unit|UART_RX|RXC_state~9_q  & ((\UART_unit|UART_RX|RX_data_in~q ) # ((!\UART_unit|UART_RX|RXC_state~8_q  & !\UART_unit|UART_rx_enable~q ))))

	.dataa(\UART_unit|UART_RX|RXC_state~8_q ),
	.datab(\UART_unit|UART_RX|RXC_state~9_q ),
	.datac(\UART_unit|UART_RX|RX_data_in~q ),
	.datad(\UART_unit|UART_rx_enable~q ),
	.cin(gnd),
	.combout(\UART_unit|UART_RX|clock_count[3]~13_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_RX|clock_count[3]~13 .lut_mask = 16'h3031;
defparam \UART_unit|UART_RX|clock_count[3]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N26
cycloneive_lcell_comb \UART_unit|UART_RX|clock_count[3]~14 (
// Equation(s):
// \UART_unit|UART_RX|clock_count[3]~14_combout  = (!\UART_unit|UART_RX|clock_count[3]~13_combout  & (((!\UART_unit|UART_RX|Equal2~2_combout ) # (!\UART_unit|UART_RX|RXC_state~9_q )) # (!\UART_unit|UART_RX|RXC_state~8_q )))

	.dataa(\UART_unit|UART_RX|RXC_state~8_q ),
	.datab(\UART_unit|UART_RX|RXC_state~9_q ),
	.datac(\UART_unit|UART_RX|clock_count[3]~13_combout ),
	.datad(\UART_unit|UART_RX|Equal2~2_combout ),
	.cin(gnd),
	.combout(\UART_unit|UART_RX|clock_count[3]~14_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_RX|clock_count[3]~14 .lut_mask = 16'h070F;
defparam \UART_unit|UART_RX|clock_count[3]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y20_N23
dffeas \UART_unit|UART_RX|clock_count[8] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\UART_unit|UART_RX|clock_count[8]~29_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\UART_unit|UART_RX|clock_count[3]~12_combout ),
	.sload(gnd),
	.ena(\UART_unit|UART_RX|clock_count[3]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_unit|UART_RX|clock_count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_unit|UART_RX|clock_count[8] .is_wysiwyg = "true";
defparam \UART_unit|UART_RX|clock_count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N24
cycloneive_lcell_comb \UART_unit|UART_RX|clock_count[9]~31 (
// Equation(s):
// \UART_unit|UART_RX|clock_count[9]~31_combout  = \UART_unit|UART_RX|clock_count[8]~30  $ (\UART_unit|UART_RX|clock_count [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_unit|UART_RX|clock_count [9]),
	.cin(\UART_unit|UART_RX|clock_count[8]~30 ),
	.combout(\UART_unit|UART_RX|clock_count[9]~31_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_RX|clock_count[9]~31 .lut_mask = 16'h0FF0;
defparam \UART_unit|UART_RX|clock_count[9]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y20_N25
dffeas \UART_unit|UART_RX|clock_count[9] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\UART_unit|UART_RX|clock_count[9]~31_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\UART_unit|UART_RX|clock_count[3]~12_combout ),
	.sload(gnd),
	.ena(\UART_unit|UART_RX|clock_count[3]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_unit|UART_RX|clock_count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_unit|UART_RX|clock_count[9] .is_wysiwyg = "true";
defparam \UART_unit|UART_RX|clock_count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N26
cycloneive_lcell_comb \UART_unit|UART_RX|Equal2~2 (
// Equation(s):
// \UART_unit|UART_RX|Equal2~2_combout  = (\UART_unit|UART_RX|Equal2~1_combout  & (\UART_unit|UART_RX|clock_count [8] & (\UART_unit|UART_RX|Equal2~0_combout  & !\UART_unit|UART_RX|clock_count [9])))

	.dataa(\UART_unit|UART_RX|Equal2~1_combout ),
	.datab(\UART_unit|UART_RX|clock_count [8]),
	.datac(\UART_unit|UART_RX|Equal2~0_combout ),
	.datad(\UART_unit|UART_RX|clock_count [9]),
	.cin(gnd),
	.combout(\UART_unit|UART_RX|Equal2~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_RX|Equal2~2 .lut_mask = 16'h0080;
defparam \UART_unit|UART_RX|Equal2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N2
cycloneive_lcell_comb \UART_unit|UART_RX|clock_count[3]~12 (
// Equation(s):
// \UART_unit|UART_RX|clock_count[3]~12_combout  = (\UART_unit|UART_RX|RXC_state~9_q  & (!\UART_unit|UART_RX|RXC_state~8_q  & (\UART_unit|UART_RX|Equal2~2_combout ))) # (!\UART_unit|UART_RX|RXC_state~9_q  & (((\UART_unit|UART_RX|always0~2_combout )) # 
// (!\UART_unit|UART_RX|RXC_state~8_q )))

	.dataa(\UART_unit|UART_RX|RXC_state~9_q ),
	.datab(\UART_unit|UART_RX|RXC_state~8_q ),
	.datac(\UART_unit|UART_RX|Equal2~2_combout ),
	.datad(\UART_unit|UART_RX|always0~2_combout ),
	.cin(gnd),
	.combout(\UART_unit|UART_RX|clock_count[3]~12_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_RX|clock_count[3]~12 .lut_mask = 16'h7531;
defparam \UART_unit|UART_RX|clock_count[3]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y20_N9
dffeas \UART_unit|UART_RX|clock_count[1] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\UART_unit|UART_RX|clock_count[1]~15_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\UART_unit|UART_RX|clock_count[3]~12_combout ),
	.sload(gnd),
	.ena(\UART_unit|UART_RX|clock_count[3]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_unit|UART_RX|clock_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_unit|UART_RX|clock_count[1] .is_wysiwyg = "true";
defparam \UART_unit|UART_RX|clock_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N12
cycloneive_lcell_comb \UART_unit|UART_RX|clock_count[3]~19 (
// Equation(s):
// \UART_unit|UART_RX|clock_count[3]~19_combout  = (\UART_unit|UART_RX|clock_count [3] & (!\UART_unit|UART_RX|clock_count[2]~18 )) # (!\UART_unit|UART_RX|clock_count [3] & ((\UART_unit|UART_RX|clock_count[2]~18 ) # (GND)))
// \UART_unit|UART_RX|clock_count[3]~20  = CARRY((!\UART_unit|UART_RX|clock_count[2]~18 ) # (!\UART_unit|UART_RX|clock_count [3]))

	.dataa(\UART_unit|UART_RX|clock_count [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_unit|UART_RX|clock_count[2]~18 ),
	.combout(\UART_unit|UART_RX|clock_count[3]~19_combout ),
	.cout(\UART_unit|UART_RX|clock_count[3]~20 ));
// synopsys translate_off
defparam \UART_unit|UART_RX|clock_count[3]~19 .lut_mask = 16'h5A5F;
defparam \UART_unit|UART_RX|clock_count[3]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N14
cycloneive_lcell_comb \UART_unit|UART_RX|clock_count[4]~21 (
// Equation(s):
// \UART_unit|UART_RX|clock_count[4]~21_combout  = (\UART_unit|UART_RX|clock_count [4] & (\UART_unit|UART_RX|clock_count[3]~20  $ (GND))) # (!\UART_unit|UART_RX|clock_count [4] & (!\UART_unit|UART_RX|clock_count[3]~20  & VCC))
// \UART_unit|UART_RX|clock_count[4]~22  = CARRY((\UART_unit|UART_RX|clock_count [4] & !\UART_unit|UART_RX|clock_count[3]~20 ))

	.dataa(gnd),
	.datab(\UART_unit|UART_RX|clock_count [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_unit|UART_RX|clock_count[3]~20 ),
	.combout(\UART_unit|UART_RX|clock_count[4]~21_combout ),
	.cout(\UART_unit|UART_RX|clock_count[4]~22 ));
// synopsys translate_off
defparam \UART_unit|UART_RX|clock_count[4]~21 .lut_mask = 16'hC30C;
defparam \UART_unit|UART_RX|clock_count[4]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y20_N15
dffeas \UART_unit|UART_RX|clock_count[4] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\UART_unit|UART_RX|clock_count[4]~21_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\UART_unit|UART_RX|clock_count[3]~12_combout ),
	.sload(gnd),
	.ena(\UART_unit|UART_RX|clock_count[3]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_unit|UART_RX|clock_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_unit|UART_RX|clock_count[4] .is_wysiwyg = "true";
defparam \UART_unit|UART_RX|clock_count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N16
cycloneive_lcell_comb \UART_unit|UART_RX|clock_count[5]~23 (
// Equation(s):
// \UART_unit|UART_RX|clock_count[5]~23_combout  = (\UART_unit|UART_RX|clock_count [5] & (!\UART_unit|UART_RX|clock_count[4]~22 )) # (!\UART_unit|UART_RX|clock_count [5] & ((\UART_unit|UART_RX|clock_count[4]~22 ) # (GND)))
// \UART_unit|UART_RX|clock_count[5]~24  = CARRY((!\UART_unit|UART_RX|clock_count[4]~22 ) # (!\UART_unit|UART_RX|clock_count [5]))

	.dataa(gnd),
	.datab(\UART_unit|UART_RX|clock_count [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_unit|UART_RX|clock_count[4]~22 ),
	.combout(\UART_unit|UART_RX|clock_count[5]~23_combout ),
	.cout(\UART_unit|UART_RX|clock_count[5]~24 ));
// synopsys translate_off
defparam \UART_unit|UART_RX|clock_count[5]~23 .lut_mask = 16'h3C3F;
defparam \UART_unit|UART_RX|clock_count[5]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y20_N17
dffeas \UART_unit|UART_RX|clock_count[5] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\UART_unit|UART_RX|clock_count[5]~23_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\UART_unit|UART_RX|clock_count[3]~12_combout ),
	.sload(gnd),
	.ena(\UART_unit|UART_RX|clock_count[3]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_unit|UART_RX|clock_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_unit|UART_RX|clock_count[5] .is_wysiwyg = "true";
defparam \UART_unit|UART_RX|clock_count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N18
cycloneive_lcell_comb \UART_unit|UART_RX|clock_count[6]~25 (
// Equation(s):
// \UART_unit|UART_RX|clock_count[6]~25_combout  = (\UART_unit|UART_RX|clock_count [6] & (\UART_unit|UART_RX|clock_count[5]~24  $ (GND))) # (!\UART_unit|UART_RX|clock_count [6] & (!\UART_unit|UART_RX|clock_count[5]~24  & VCC))
// \UART_unit|UART_RX|clock_count[6]~26  = CARRY((\UART_unit|UART_RX|clock_count [6] & !\UART_unit|UART_RX|clock_count[5]~24 ))

	.dataa(gnd),
	.datab(\UART_unit|UART_RX|clock_count [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_unit|UART_RX|clock_count[5]~24 ),
	.combout(\UART_unit|UART_RX|clock_count[6]~25_combout ),
	.cout(\UART_unit|UART_RX|clock_count[6]~26 ));
// synopsys translate_off
defparam \UART_unit|UART_RX|clock_count[6]~25 .lut_mask = 16'hC30C;
defparam \UART_unit|UART_RX|clock_count[6]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y20_N19
dffeas \UART_unit|UART_RX|clock_count[6] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\UART_unit|UART_RX|clock_count[6]~25_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\UART_unit|UART_RX|clock_count[3]~12_combout ),
	.sload(gnd),
	.ena(\UART_unit|UART_RX|clock_count[3]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_unit|UART_RX|clock_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_unit|UART_RX|clock_count[6] .is_wysiwyg = "true";
defparam \UART_unit|UART_RX|clock_count[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y20_N21
dffeas \UART_unit|UART_RX|clock_count[7] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\UART_unit|UART_RX|clock_count[7]~27_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\UART_unit|UART_RX|clock_count[3]~12_combout ),
	.sload(gnd),
	.ena(\UART_unit|UART_RX|clock_count[3]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_unit|UART_RX|clock_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_unit|UART_RX|clock_count[7] .is_wysiwyg = "true";
defparam \UART_unit|UART_RX|clock_count[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y20_N13
dffeas \UART_unit|UART_RX|clock_count[3] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\UART_unit|UART_RX|clock_count[3]~19_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\UART_unit|UART_RX|clock_count[3]~12_combout ),
	.sload(gnd),
	.ena(\UART_unit|UART_RX|clock_count[3]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_unit|UART_RX|clock_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_unit|UART_RX|clock_count[3] .is_wysiwyg = "true";
defparam \UART_unit|UART_RX|clock_count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N0
cycloneive_lcell_comb \UART_unit|UART_RX|Equal2~0 (
// Equation(s):
// \UART_unit|UART_RX|Equal2~0_combout  = (\UART_unit|UART_RX|clock_count [0] & (\UART_unit|UART_RX|clock_count [7] & (\UART_unit|UART_RX|clock_count [4] & !\UART_unit|UART_RX|clock_count [3])))

	.dataa(\UART_unit|UART_RX|clock_count [0]),
	.datab(\UART_unit|UART_RX|clock_count [7]),
	.datac(\UART_unit|UART_RX|clock_count [4]),
	.datad(\UART_unit|UART_RX|clock_count [3]),
	.cin(gnd),
	.combout(\UART_unit|UART_RX|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_RX|Equal2~0 .lut_mask = 16'h0080;
defparam \UART_unit|UART_RX|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N22
cycloneive_lcell_comb \UART_unit|UART_RX|always0~1 (
// Equation(s):
// \UART_unit|UART_RX|always0~1_combout  = (!\UART_unit|UART_RX|clock_count [8] & \UART_unit|UART_RX|clock_count [6])

	.dataa(gnd),
	.datab(\UART_unit|UART_RX|clock_count [8]),
	.datac(gnd),
	.datad(\UART_unit|UART_RX|clock_count [6]),
	.cin(gnd),
	.combout(\UART_unit|UART_RX|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_RX|always0~1 .lut_mask = 16'h3300;
defparam \UART_unit|UART_RX|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N24
cycloneive_lcell_comb \UART_unit|UART_RX|always0~2 (
// Equation(s):
// \UART_unit|UART_RX|always0~2_combout  = (\UART_unit|UART_RX|always0~0_combout  & (\UART_unit|UART_RX|Equal2~0_combout  & (\UART_unit|UART_RX|always0~1_combout  & !\UART_unit|UART_RX|clock_count [9])))

	.dataa(\UART_unit|UART_RX|always0~0_combout ),
	.datab(\UART_unit|UART_RX|Equal2~0_combout ),
	.datac(\UART_unit|UART_RX|always0~1_combout ),
	.datad(\UART_unit|UART_RX|clock_count [9]),
	.cin(gnd),
	.combout(\UART_unit|UART_RX|always0~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_RX|always0~2 .lut_mask = 16'h0080;
defparam \UART_unit|UART_RX|always0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N18
cycloneive_lcell_comb \UART_unit|UART_RX|Selector3~1 (
// Equation(s):
// \UART_unit|UART_RX|Selector3~1_combout  = (!\UART_unit|UART_RX|RXC_state~9_q  & (\UART_unit|UART_RX|RXC_state~8_q  & ((\UART_unit|UART_RX|always0~2_combout ) # (\UART_unit|UART_RX|RX_data_in~q ))))

	.dataa(\UART_unit|UART_RX|RXC_state~9_q ),
	.datab(\UART_unit|UART_RX|RXC_state~8_q ),
	.datac(\UART_unit|UART_RX|always0~2_combout ),
	.datad(\UART_unit|UART_RX|RX_data_in~q ),
	.cin(gnd),
	.combout(\UART_unit|UART_RX|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_RX|Selector3~1 .lut_mask = 16'h4440;
defparam \UART_unit|UART_RX|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N0
cycloneive_lcell_comb \UART_unit|UART_RX|RXC_state.S_RXC_ASSEMBLE_DATA~0 (
// Equation(s):
// \UART_unit|UART_RX|RXC_state.S_RXC_ASSEMBLE_DATA~0_combout  = (!\UART_unit|UART_RX|RXC_state~8_q  & \UART_unit|UART_RX|RXC_state~9_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART_unit|UART_RX|RXC_state~8_q ),
	.datad(\UART_unit|UART_RX|RXC_state~9_q ),
	.cin(gnd),
	.combout(\UART_unit|UART_RX|RXC_state.S_RXC_ASSEMBLE_DATA~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_RX|RXC_state.S_RXC_ASSEMBLE_DATA~0 .lut_mask = 16'h0F00;
defparam \UART_unit|UART_RX|RXC_state.S_RXC_ASSEMBLE_DATA~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N2
cycloneive_lcell_comb \UART_unit|UART_RX|data_count[0]~6 (
// Equation(s):
// \UART_unit|UART_RX|data_count[0]~6_combout  = (\UART_unit|UART_RX|data_count[2]~3_combout  & (((\UART_unit|UART_RX|data_count [0])))) # (!\UART_unit|UART_RX|data_count[2]~3_combout  & (\UART_unit|UART_RX|RXC_state~9_q  & (!\UART_unit|UART_RX|data_count 
// [0] & !\UART_unit|UART_RX|RXC_state~8_q )))

	.dataa(\UART_unit|UART_RX|data_count[2]~3_combout ),
	.datab(\UART_unit|UART_RX|RXC_state~9_q ),
	.datac(\UART_unit|UART_RX|data_count [0]),
	.datad(\UART_unit|UART_RX|RXC_state~8_q ),
	.cin(gnd),
	.combout(\UART_unit|UART_RX|data_count[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_RX|data_count[0]~6 .lut_mask = 16'hA0A4;
defparam \UART_unit|UART_RX|data_count[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y19_N3
dffeas \UART_unit|UART_RX|data_count[0] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\UART_unit|UART_RX|data_count[0]~6_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_unit|UART_RX|data_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_unit|UART_RX|data_count[0] .is_wysiwyg = "true";
defparam \UART_unit|UART_RX|data_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N24
cycloneive_lcell_comb \UART_unit|UART_RX|data_count[1]~5 (
// Equation(s):
// \UART_unit|UART_RX|data_count[1]~5_combout  = (\UART_unit|UART_RX|data_count[2]~3_combout  & (((\UART_unit|UART_RX|data_count [1])))) # (!\UART_unit|UART_RX|data_count[2]~3_combout  & (\UART_unit|UART_RX|RXC_state.S_RXC_ASSEMBLE_DATA~0_combout  & 
// (\UART_unit|UART_RX|data_count [1] $ (\UART_unit|UART_RX|data_count [0]))))

	.dataa(\UART_unit|UART_RX|data_count[2]~3_combout ),
	.datab(\UART_unit|UART_RX|RXC_state.S_RXC_ASSEMBLE_DATA~0_combout ),
	.datac(\UART_unit|UART_RX|data_count [1]),
	.datad(\UART_unit|UART_RX|data_count [0]),
	.cin(gnd),
	.combout(\UART_unit|UART_RX|data_count[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_RX|data_count[1]~5 .lut_mask = 16'hA4E0;
defparam \UART_unit|UART_RX|data_count[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y19_N25
dffeas \UART_unit|UART_RX|data_count[1] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\UART_unit|UART_RX|data_count[1]~5_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_unit|UART_RX|data_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_unit|UART_RX|data_count[1] .is_wysiwyg = "true";
defparam \UART_unit|UART_RX|data_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N28
cycloneive_lcell_comb \UART_unit|UART_RX|Add1~0 (
// Equation(s):
// \UART_unit|UART_RX|Add1~0_combout  = (\UART_unit|UART_RX|data_count [0] & \UART_unit|UART_RX|data_count [1])

	.dataa(gnd),
	.datab(\UART_unit|UART_RX|data_count [0]),
	.datac(gnd),
	.datad(\UART_unit|UART_RX|data_count [1]),
	.cin(gnd),
	.combout(\UART_unit|UART_RX|Add1~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_RX|Add1~0 .lut_mask = 16'hCC00;
defparam \UART_unit|UART_RX|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N30
cycloneive_lcell_comb \UART_unit|UART_RX|Selector3~0 (
// Equation(s):
// \UART_unit|UART_RX|Selector3~0_combout  = (\UART_unit|UART_RX|data_count [2] & (\UART_unit|UART_RX|Equal2~2_combout  & (\UART_unit|UART_RX|RXC_state.S_RXC_ASSEMBLE_DATA~0_combout  & \UART_unit|UART_RX|Add1~0_combout )))

	.dataa(\UART_unit|UART_RX|data_count [2]),
	.datab(\UART_unit|UART_RX|Equal2~2_combout ),
	.datac(\UART_unit|UART_RX|RXC_state.S_RXC_ASSEMBLE_DATA~0_combout ),
	.datad(\UART_unit|UART_RX|Add1~0_combout ),
	.cin(gnd),
	.combout(\UART_unit|UART_RX|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_RX|Selector3~0 .lut_mask = 16'h8000;
defparam \UART_unit|UART_RX|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N4
cycloneive_lcell_comb \UART_unit|UART_RX|RXC_state~12 (
// Equation(s):
// \UART_unit|UART_RX|RXC_state~12_combout  = (\UART_unit|UART_RX|Selector3~0_combout ) # ((!\UART_unit|UART_RX|Selector3~1_combout  & ((\UART_unit|UART_RX|RXC_state~8_q ) # (!\UART_unit|UART_RX|Frame_error[1]~6_combout ))))

	.dataa(\UART_unit|UART_RX|Frame_error[1]~6_combout ),
	.datab(\UART_unit|UART_RX|Selector3~1_combout ),
	.datac(\UART_unit|UART_RX|Selector3~0_combout ),
	.datad(\UART_unit|UART_RX|RXC_state~8_q ),
	.cin(gnd),
	.combout(\UART_unit|UART_RX|RXC_state~12_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_RX|RXC_state~12 .lut_mask = 16'hF3F1;
defparam \UART_unit|UART_RX|RXC_state~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N28
cycloneive_lcell_comb \UART_unit|UART_RX|RXC_state~15 (
// Equation(s):
// \UART_unit|UART_RX|RXC_state~15_combout  = (\UART_unit|UART_RX|RXC_state~12_combout  & (((!\UART_unit|UART_RX|RXC_state~9_q ) # (!\UART_unit|UART_RX|RXC_state~8_q )) # (!\UART_unit|UART_RX|Equal2~2_combout )))

	.dataa(\UART_unit|UART_RX|Equal2~2_combout ),
	.datab(\UART_unit|UART_RX|RXC_state~12_combout ),
	.datac(\UART_unit|UART_RX|RXC_state~8_q ),
	.datad(\UART_unit|UART_RX|RXC_state~9_q ),
	.cin(gnd),
	.combout(\UART_unit|UART_RX|RXC_state~15_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_RX|RXC_state~15 .lut_mask = 16'h4CCC;
defparam \UART_unit|UART_RX|RXC_state~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y20_N29
dffeas \UART_unit|UART_RX|RXC_state~8 (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\UART_unit|UART_RX|RXC_state~15_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_unit|UART_RX|RXC_state~8_q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_unit|UART_RX|RXC_state~8 .is_wysiwyg = "true";
defparam \UART_unit|UART_RX|RXC_state~8 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N20
cycloneive_lcell_comb \UART_unit|UART_RX|Frame_error[1]~14 (
// Equation(s):
// \UART_unit|UART_RX|Frame_error[1]~14_combout  = ((!\UART_unit|UART_RX|Equal2~2_combout ) # (!\UART_unit|UART_RX|RXC_state~8_q )) # (!\UART_unit|UART_RX|RXC_state~9_q )

	.dataa(\UART_unit|UART_RX|RXC_state~9_q ),
	.datab(\UART_unit|UART_RX|RXC_state~8_q ),
	.datac(\UART_unit|UART_RX|Equal2~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART_unit|UART_RX|Frame_error[1]~14_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_RX|Frame_error[1]~14 .lut_mask = 16'h7F7F;
defparam \UART_unit|UART_RX|Frame_error[1]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N2
cycloneive_lcell_comb \UART_unit|Selector26~0 (
// Equation(s):
// \UART_unit|Selector26~0_combout  = (\UART_unit|UART_SRAM_state~11_q ) # ((\UART_unit|UART_RX|Empty~q ) # ((!\UART_unit|UART_SRAM_state~12_q  & !\UART_unit|UART_SRAM_state~13_q )))

	.dataa(\UART_unit|UART_SRAM_state~12_q ),
	.datab(\UART_unit|UART_SRAM_state~11_q ),
	.datac(\UART_unit|UART_RX|Empty~q ),
	.datad(\UART_unit|UART_SRAM_state~13_q ),
	.cin(gnd),
	.combout(\UART_unit|Selector26~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|Selector26~0 .lut_mask = 16'hFCFD;
defparam \UART_unit|Selector26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N30
cycloneive_lcell_comb \UART_unit|Selector26~1 (
// Equation(s):
// \UART_unit|Selector26~1_combout  = (\UART_unit|UART_RX|Empty~q  & ((\UART_unit|UART_SRAM_state~11_q ) # ((\UART_unit|Selector26~0_combout  & \UART_unit|UART_rx_unload_data~q )))) # (!\UART_unit|UART_RX|Empty~q  & (\UART_unit|Selector26~0_combout  & 
// (\UART_unit|UART_rx_unload_data~q )))

	.dataa(\UART_unit|UART_RX|Empty~q ),
	.datab(\UART_unit|Selector26~0_combout ),
	.datac(\UART_unit|UART_rx_unload_data~q ),
	.datad(\UART_unit|UART_SRAM_state~11_q ),
	.cin(gnd),
	.combout(\UART_unit|Selector26~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|Selector26~1 .lut_mask = 16'hEAC0;
defparam \UART_unit|Selector26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y17_N31
dffeas \UART_unit|UART_rx_unload_data (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\UART_unit|Selector26~1_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\UART_rx_initialize~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_unit|UART_rx_unload_data~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_unit|UART_rx_unload_data .is_wysiwyg = "true";
defparam \UART_unit|UART_rx_unload_data .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N16
cycloneive_lcell_comb \UART_unit|UART_RX|Empty~0 (
// Equation(s):
// \UART_unit|UART_RX|Empty~0_combout  = (\UART_unit|UART_RX|RX_data_in~q  & (((\UART_unit|UART_RX|Empty~q  & !\UART_unit|UART_rx_unload_data~q )) # (!\UART_unit|UART_RX|Frame_error[1]~14_combout ))) # (!\UART_unit|UART_RX|RX_data_in~q  & 
// (((\UART_unit|UART_RX|Empty~q  & !\UART_unit|UART_rx_unload_data~q ))))

	.dataa(\UART_unit|UART_RX|RX_data_in~q ),
	.datab(\UART_unit|UART_RX|Frame_error[1]~14_combout ),
	.datac(\UART_unit|UART_RX|Empty~q ),
	.datad(\UART_unit|UART_rx_unload_data~q ),
	.cin(gnd),
	.combout(\UART_unit|UART_RX|Empty~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_RX|Empty~0 .lut_mask = 16'h22F2;
defparam \UART_unit|UART_RX|Empty~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y20_N17
dffeas \UART_unit|UART_RX|Empty (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\UART_unit|UART_RX|Empty~0_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_unit|UART_RX|Empty~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_unit|UART_RX|Empty .is_wysiwyg = "true";
defparam \UART_unit|UART_RX|Empty .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N14
cycloneive_lcell_comb \UART_unit|UART_RX|Selector22~0 (
// Equation(s):
// \UART_unit|UART_RX|Selector22~0_combout  = (\UART_unit|UART_RX|RXC_state~9_q  & (\UART_unit|UART_RX|RX_data_in~q  & !\UART_unit|UART_RX|RXC_state~8_q ))

	.dataa(\UART_unit|UART_RX|RXC_state~9_q ),
	.datab(\UART_unit|UART_RX|RX_data_in~q ),
	.datac(\UART_unit|UART_RX|RXC_state~8_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART_unit|UART_RX|Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_RX|Selector22~0 .lut_mask = 16'h0808;
defparam \UART_unit|UART_RX|Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N14
cycloneive_lcell_comb \UART_unit|UART_RX|data_buffer[5]~0 (
// Equation(s):
// \UART_unit|UART_RX|data_buffer[5]~0_combout  = (\UART_unit|UART_RX|RXC_state~9_q  & (!\UART_unit|UART_RX|RXC_state~8_q  & (\UART_unit|UART_RX|Equal2~2_combout ))) # (!\UART_unit|UART_RX|RXC_state~9_q  & (\UART_unit|UART_RX|RXC_state~8_q  & 
// ((\UART_unit|UART_RX|always0~2_combout ))))

	.dataa(\UART_unit|UART_RX|RXC_state~9_q ),
	.datab(\UART_unit|UART_RX|RXC_state~8_q ),
	.datac(\UART_unit|UART_RX|Equal2~2_combout ),
	.datad(\UART_unit|UART_RX|always0~2_combout ),
	.cin(gnd),
	.combout(\UART_unit|UART_RX|data_buffer[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_RX|data_buffer[5]~0 .lut_mask = 16'h6420;
defparam \UART_unit|UART_RX|data_buffer[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y17_N15
dffeas \UART_unit|UART_RX|data_buffer[7] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\UART_unit|UART_RX|Selector22~0_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_unit|UART_RX|data_buffer[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_unit|UART_RX|data_buffer [7]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_unit|UART_RX|data_buffer[7] .is_wysiwyg = "true";
defparam \UART_unit|UART_RX|data_buffer[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N20
cycloneive_lcell_comb \UART_unit|UART_RX|Selector23~0 (
// Equation(s):
// \UART_unit|UART_RX|Selector23~0_combout  = (\UART_unit|UART_RX|data_buffer [7] & (!\UART_unit|UART_RX|RXC_state~8_q  & \UART_unit|UART_RX|RXC_state~9_q ))

	.dataa(gnd),
	.datab(\UART_unit|UART_RX|data_buffer [7]),
	.datac(\UART_unit|UART_RX|RXC_state~8_q ),
	.datad(\UART_unit|UART_RX|RXC_state~9_q ),
	.cin(gnd),
	.combout(\UART_unit|UART_RX|Selector23~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_RX|Selector23~0 .lut_mask = 16'h0C00;
defparam \UART_unit|UART_RX|Selector23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y17_N21
dffeas \UART_unit|UART_RX|data_buffer[6] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\UART_unit|UART_RX|Selector23~0_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_unit|UART_RX|data_buffer[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_unit|UART_RX|data_buffer [6]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_unit|UART_RX|data_buffer[6] .is_wysiwyg = "true";
defparam \UART_unit|UART_RX|data_buffer[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N12
cycloneive_lcell_comb \UART_unit|UART_RX|RX_data[7]~0 (
// Equation(s):
// \UART_unit|UART_RX|RX_data[7]~0_combout  = (\UART_unit|UART_RX|RXC_state~9_q  & (\UART_unit|UART_RX|RXC_state~8_q  & (\UART_unit|UART_RX|Equal2~2_combout  & \UART_unit|UART_RX|RX_data_in~q )))

	.dataa(\UART_unit|UART_RX|RXC_state~9_q ),
	.datab(\UART_unit|UART_RX|RXC_state~8_q ),
	.datac(\UART_unit|UART_RX|Equal2~2_combout ),
	.datad(\UART_unit|UART_RX|RX_data_in~q ),
	.cin(gnd),
	.combout(\UART_unit|UART_RX|RX_data[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_RX|RX_data[7]~0 .lut_mask = 16'h8000;
defparam \UART_unit|UART_RX|RX_data[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y17_N19
dffeas \UART_unit|UART_RX|RX_data[6] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_unit|UART_RX|data_buffer [6]),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_unit|UART_RX|RX_data[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_unit|UART_RX|RX_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_unit|UART_RX|RX_data[6] .is_wysiwyg = "true";
defparam \UART_unit|UART_RX|RX_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N26
cycloneive_lcell_comb \UART_unit|Add0~0 (
// Equation(s):
// \UART_unit|Add0~0_combout  = \UART_unit|new_line_count [1] $ (\UART_unit|new_line_count [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART_unit|new_line_count [1]),
	.datad(\UART_unit|new_line_count [0]),
	.cin(gnd),
	.combout(\UART_unit|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|Add0~0 .lut_mask = 16'h0FF0;
defparam \UART_unit|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y17_N27
dffeas \UART_unit|new_line_count[1] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\UART_unit|Add0~0_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\UART_rx_initialize~q ),
	.sload(gnd),
	.ena(\UART_unit|new_line_count[1]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_unit|new_line_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_unit|new_line_count[1] .is_wysiwyg = "true";
defparam \UART_unit|new_line_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N18
cycloneive_lcell_comb \UART_unit|new_line_count[1]~1 (
// Equation(s):
// \UART_unit|new_line_count[1]~1_combout  = (\UART_unit|UART_RX|RX_data [5]) # ((\UART_unit|UART_RX|RX_data [6]) # ((\UART_unit|new_line_count [0] & \UART_unit|new_line_count [1])))

	.dataa(\UART_unit|UART_RX|RX_data [5]),
	.datab(\UART_unit|new_line_count [0]),
	.datac(\UART_unit|UART_RX|RX_data [6]),
	.datad(\UART_unit|new_line_count [1]),
	.cin(gnd),
	.combout(\UART_unit|new_line_count[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|new_line_count[1]~1 .lut_mask = 16'hFEFA;
defparam \UART_unit|new_line_count[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y17_N17
dffeas \UART_unit|UART_RX|RX_data[7] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_unit|UART_RX|data_buffer [7]),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_unit|UART_RX|RX_data[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_unit|UART_RX|RX_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_unit|UART_RX|RX_data[7] .is_wysiwyg = "true";
defparam \UART_unit|UART_RX|RX_data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N4
cycloneive_lcell_comb \UART_unit|UART_SRAM_state~14 (
// Equation(s):
// \UART_unit|UART_SRAM_state~14_combout  = (\UART_unit|UART_RX|Empty~q  & ((\UART_unit|UART_SRAM_state~12_q  & ((\UART_unit|UART_SRAM_state~13_q ) # (!\UART_unit|UART_SRAM_state~11_q ))) # (!\UART_unit|UART_SRAM_state~12_q  & 
// (\UART_unit|UART_SRAM_state~11_q ))))

	.dataa(\UART_unit|UART_SRAM_state~12_q ),
	.datab(\UART_unit|UART_SRAM_state~11_q ),
	.datac(\UART_unit|UART_RX|Empty~q ),
	.datad(\UART_unit|UART_SRAM_state~13_q ),
	.cin(gnd),
	.combout(\UART_unit|UART_SRAM_state~14_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_SRAM_state~14 .lut_mask = 16'hE060;
defparam \UART_unit|UART_SRAM_state~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N8
cycloneive_lcell_comb \UART_unit|UART_SRAM_state~15 (
// Equation(s):
// \UART_unit|UART_SRAM_state~15_combout  = (\UART_unit|Selector3~1_combout ) # (\UART_unit|UART_SRAM_state~14_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART_unit|Selector3~1_combout ),
	.datad(\UART_unit|UART_SRAM_state~14_combout ),
	.cin(gnd),
	.combout(\UART_unit|UART_SRAM_state~15_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_SRAM_state~15 .lut_mask = 16'hFFF0;
defparam \UART_unit|UART_SRAM_state~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y17_N9
dffeas \UART_unit|UART_SRAM_state~12 (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\UART_unit|UART_SRAM_state~15_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\UART_rx_initialize~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_unit|UART_SRAM_state~12_q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_unit|UART_SRAM_state~12 .is_wysiwyg = "true";
defparam \UART_unit|UART_SRAM_state~12 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N16
cycloneive_lcell_comb \UART_unit|new_line_count[1]~0 (
// Equation(s):
// \UART_unit|new_line_count[1]~0_combout  = ((\UART_unit|UART_SRAM_state~13_q ) # ((\UART_unit|UART_RX|RX_data [7]) # (\UART_unit|UART_SRAM_state~12_q ))) # (!\UART_unit|UART_SRAM_state~11_q )

	.dataa(\UART_unit|UART_SRAM_state~11_q ),
	.datab(\UART_unit|UART_SRAM_state~13_q ),
	.datac(\UART_unit|UART_RX|RX_data [7]),
	.datad(\UART_unit|UART_SRAM_state~12_q ),
	.cin(gnd),
	.combout(\UART_unit|new_line_count[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|new_line_count[1]~0 .lut_mask = 16'hFFFD;
defparam \UART_unit|new_line_count[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N8
cycloneive_lcell_comb \UART_unit|UART_RX|Selector29~0 (
// Equation(s):
// \UART_unit|UART_RX|Selector29~0_combout  = (\UART_unit|UART_RX|data_buffer [1] & (!\UART_unit|UART_RX|RXC_state~8_q  & \UART_unit|UART_RX|RXC_state~9_q ))

	.dataa(\UART_unit|UART_RX|data_buffer [1]),
	.datab(gnd),
	.datac(\UART_unit|UART_RX|RXC_state~8_q ),
	.datad(\UART_unit|UART_RX|RXC_state~9_q ),
	.cin(gnd),
	.combout(\UART_unit|UART_RX|Selector29~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_RX|Selector29~0 .lut_mask = 16'h0A00;
defparam \UART_unit|UART_RX|Selector29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y17_N9
dffeas \UART_unit|UART_RX|data_buffer[0] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\UART_unit|UART_RX|Selector29~0_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_unit|UART_RX|data_buffer[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_unit|UART_RX|data_buffer [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_unit|UART_RX|data_buffer[0] .is_wysiwyg = "true";
defparam \UART_unit|UART_RX|data_buffer[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y17_N3
dffeas \UART_unit|UART_RX|RX_data[0] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_unit|UART_RX|data_buffer [0]),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_unit|UART_RX|RX_data[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_unit|UART_RX|RX_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_unit|UART_RX|RX_data[0] .is_wysiwyg = "true";
defparam \UART_unit|UART_RX|RX_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N2
cycloneive_lcell_comb \UART_unit|new_line_count[1]~3 (
// Equation(s):
// \UART_unit|new_line_count[1]~3_combout  = (\UART_unit|new_line_count[1]~2_combout ) # ((\UART_unit|UART_RX|RX_data [0]) # (!\UART_unit|UART_RX|Empty~q ))

	.dataa(\UART_unit|new_line_count[1]~2_combout ),
	.datab(\UART_unit|UART_RX|Empty~q ),
	.datac(\UART_unit|UART_RX|RX_data [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART_unit|new_line_count[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|new_line_count[1]~3 .lut_mask = 16'hFBFB;
defparam \UART_unit|new_line_count[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N24
cycloneive_lcell_comb \UART_unit|new_line_count[1]~4 (
// Equation(s):
// \UART_unit|new_line_count[1]~4_combout  = (\UART_rx_initialize~q ) # ((!\UART_unit|new_line_count[1]~1_combout  & (!\UART_unit|new_line_count[1]~0_combout  & !\UART_unit|new_line_count[1]~3_combout )))

	.dataa(\UART_rx_initialize~q ),
	.datab(\UART_unit|new_line_count[1]~1_combout ),
	.datac(\UART_unit|new_line_count[1]~0_combout ),
	.datad(\UART_unit|new_line_count[1]~3_combout ),
	.cin(gnd),
	.combout(\UART_unit|new_line_count[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|new_line_count[1]~4 .lut_mask = 16'hAAAB;
defparam \UART_unit|new_line_count[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N28
cycloneive_lcell_comb \UART_unit|new_line_count[0]~5 (
// Equation(s):
// \UART_unit|new_line_count[0]~5_combout  = (\UART_unit|new_line_count [0] & ((!\UART_unit|new_line_count[1]~4_combout ))) # (!\UART_unit|new_line_count [0] & (!\UART_rx_initialize~q  & \UART_unit|new_line_count[1]~4_combout ))

	.dataa(\UART_rx_initialize~q ),
	.datab(gnd),
	.datac(\UART_unit|new_line_count [0]),
	.datad(\UART_unit|new_line_count[1]~4_combout ),
	.cin(gnd),
	.combout(\UART_unit|new_line_count[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|new_line_count[0]~5 .lut_mask = 16'h05F0;
defparam \UART_unit|new_line_count[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y17_N29
dffeas \UART_unit|new_line_count[0] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\UART_unit|new_line_count[0]~5_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_unit|new_line_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_unit|new_line_count[0] .is_wysiwyg = "true";
defparam \UART_unit|new_line_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N14
cycloneive_lcell_comb \UART_unit|Equal1~0 (
// Equation(s):
// \UART_unit|Equal1~0_combout  = (\UART_unit|new_line_count [0] & \UART_unit|new_line_count [1])

	.dataa(gnd),
	.datab(\UART_unit|new_line_count [0]),
	.datac(\UART_unit|new_line_count [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART_unit|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|Equal1~0 .lut_mask = 16'hC0C0;
defparam \UART_unit|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N8
cycloneive_lcell_comb \UART_unit|Selector3~0 (
// Equation(s):
// \UART_unit|Selector3~0_combout  = (\UART_unit|UART_SRAM_state~12_q  & ((\UART_unit|UART_SRAM_state~11_q ) # ((\UART_unit|Equal1~0_combout  & !\UART_unit|UART_SRAM_state~13_q ))))

	.dataa(\UART_unit|UART_SRAM_state~12_q ),
	.datab(\UART_unit|UART_SRAM_state~11_q ),
	.datac(\UART_unit|Equal1~0_combout ),
	.datad(\UART_unit|UART_SRAM_state~13_q ),
	.cin(gnd),
	.combout(\UART_unit|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|Selector3~0 .lut_mask = 16'h88A8;
defparam \UART_unit|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N24
cycloneive_lcell_comb \UART_unit|Add1~34 (
// Equation(s):
// \UART_unit|Add1~34_combout  = (\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout  & (!\UART_rx_initialize~q  & ((\UART_unit|Add1~32_combout ) # (!\UART_unit|LessThan1~5_combout ))))

	.dataa(\UART_unit|Add1~32_combout ),
	.datab(\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout ),
	.datac(\UART_unit|LessThan1~5_combout ),
	.datad(\UART_rx_initialize~q ),
	.cin(gnd),
	.combout(\UART_unit|Add1~34_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|Add1~34 .lut_mask = 16'h008C;
defparam \UART_unit|Add1~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N26
cycloneive_lcell_comb \UART_unit|SRAM_address[13]~0 (
// Equation(s):
// \UART_unit|SRAM_address[13]~0_combout  = (!\UART_rx_initialize~q  & (((\UART_unit|UART_RX|Empty~q ) # (!\UART_unit|UART_SRAM_state~13_q )) # (!\UART_unit|UART_SRAM_state~12_q )))

	.dataa(\UART_unit|UART_SRAM_state~12_q ),
	.datab(\UART_rx_initialize~q ),
	.datac(\UART_unit|UART_RX|Empty~q ),
	.datad(\UART_unit|UART_SRAM_state~13_q ),
	.cin(gnd),
	.combout(\UART_unit|SRAM_address[13]~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|SRAM_address[13]~0 .lut_mask = 16'h3133;
defparam \UART_unit|SRAM_address[13]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N22
cycloneive_lcell_comb \UART_unit|SRAM_address[13]~2 (
// Equation(s):
// \UART_unit|SRAM_address[13]~2_combout  = (!\UART_unit|SRAM_address[13]~1_combout ) # (!\UART_unit|SRAM_address[13]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART_unit|SRAM_address[13]~0_combout ),
	.datad(\UART_unit|SRAM_address[13]~1_combout ),
	.cin(gnd),
	.combout(\UART_unit|SRAM_address[13]~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|SRAM_address[13]~2 .lut_mask = 16'h0FFF;
defparam \UART_unit|SRAM_address[13]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y19_N25
dffeas \UART_unit|SRAM_address[12] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\UART_unit|Add1~34_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_unit|SRAM_address[13]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_unit|SRAM_address [12]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_unit|SRAM_address[12] .is_wysiwyg = "true";
defparam \UART_unit|SRAM_address[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N30
cycloneive_lcell_comb \UART_unit|Add1~31 (
// Equation(s):
// \UART_unit|Add1~31_combout  = (\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout  & (!\UART_rx_initialize~q  & ((\UART_unit|Add1~29_combout ) # (!\UART_unit|LessThan1~5_combout ))))

	.dataa(\UART_unit|Add1~29_combout ),
	.datab(\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout ),
	.datac(\UART_unit|LessThan1~5_combout ),
	.datad(\UART_rx_initialize~q ),
	.cin(gnd),
	.combout(\UART_unit|Add1~31_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|Add1~31 .lut_mask = 16'h008C;
defparam \UART_unit|Add1~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y19_N31
dffeas \UART_unit|SRAM_address[11] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\UART_unit|Add1~31_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_unit|SRAM_address[13]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_unit|SRAM_address [11]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_unit|SRAM_address[11] .is_wysiwyg = "true";
defparam \UART_unit|SRAM_address[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N28
cycloneive_lcell_comb \UART_unit|Add1~16 (
// Equation(s):
// \UART_unit|Add1~16_combout  = (\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout  & (!\UART_rx_initialize~q  & ((\UART_unit|Add1~14_combout ) # (!\UART_unit|LessThan1~5_combout ))))

	.dataa(\UART_unit|Add1~14_combout ),
	.datab(\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout ),
	.datac(\UART_unit|LessThan1~5_combout ),
	.datad(\UART_rx_initialize~q ),
	.cin(gnd),
	.combout(\UART_unit|Add1~16_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|Add1~16 .lut_mask = 16'h008C;
defparam \UART_unit|Add1~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y19_N29
dffeas \UART_unit|SRAM_address[6] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\UART_unit|Add1~16_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_unit|SRAM_address[13]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_unit|SRAM_address [6]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_unit|SRAM_address[6] .is_wysiwyg = "true";
defparam \UART_unit|SRAM_address[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N26
cycloneive_lcell_comb \UART_unit|Add1~50 (
// Equation(s):
// \UART_unit|Add1~50_combout  = (\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout  & (!\UART_rx_initialize~q  & ((\UART_unit|Add1~6_combout ) # (!\UART_unit|LessThan1~5_combout ))))

	.dataa(\UART_unit|Add1~6_combout ),
	.datab(\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout ),
	.datac(\UART_unit|LessThan1~5_combout ),
	.datad(\UART_rx_initialize~q ),
	.cin(gnd),
	.combout(\UART_unit|Add1~50_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|Add1~50 .lut_mask = 16'h008C;
defparam \UART_unit|Add1~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y19_N27
dffeas \UART_unit|SRAM_address[3] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\UART_unit|Add1~50_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_unit|SRAM_address[13]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_unit|SRAM_address [3]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_unit|SRAM_address[3] .is_wysiwyg = "true";
defparam \UART_unit|SRAM_address[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N16
cycloneive_lcell_comb \UART_unit|Add1~2 (
// Equation(s):
// \UART_unit|Add1~2_combout  = (\UART_unit|SRAM_address [1] & (!\UART_unit|Add1~1 )) # (!\UART_unit|SRAM_address [1] & ((\UART_unit|Add1~1 ) # (GND)))
// \UART_unit|Add1~3  = CARRY((!\UART_unit|Add1~1 ) # (!\UART_unit|SRAM_address [1]))

	.dataa(\UART_unit|SRAM_address [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_unit|Add1~1 ),
	.combout(\UART_unit|Add1~2_combout ),
	.cout(\UART_unit|Add1~3 ));
// synopsys translate_off
defparam \UART_unit|Add1~2 .lut_mask = 16'h5A5F;
defparam \UART_unit|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N22
cycloneive_lcell_comb \UART_unit|Add1~8 (
// Equation(s):
// \UART_unit|Add1~8_combout  = (\UART_unit|SRAM_address [4] & (\UART_unit|Add1~7  $ (GND))) # (!\UART_unit|SRAM_address [4] & (!\UART_unit|Add1~7  & VCC))
// \UART_unit|Add1~9  = CARRY((\UART_unit|SRAM_address [4] & !\UART_unit|Add1~7 ))

	.dataa(gnd),
	.datab(\UART_unit|SRAM_address [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_unit|Add1~7 ),
	.combout(\UART_unit|Add1~8_combout ),
	.cout(\UART_unit|Add1~9 ));
// synopsys translate_off
defparam \UART_unit|Add1~8 .lut_mask = 16'hC30C;
defparam \UART_unit|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N16
cycloneive_lcell_comb \UART_unit|Add1~10 (
// Equation(s):
// \UART_unit|Add1~10_combout  = (\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout  & (!\UART_rx_initialize~q  & ((\UART_unit|Add1~8_combout ) # (!\UART_unit|LessThan1~5_combout ))))

	.dataa(\UART_unit|LessThan1~5_combout ),
	.datab(\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout ),
	.datac(\UART_unit|Add1~8_combout ),
	.datad(\UART_rx_initialize~q ),
	.cin(gnd),
	.combout(\UART_unit|Add1~10_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|Add1~10 .lut_mask = 16'h00C4;
defparam \UART_unit|Add1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y19_N17
dffeas \UART_unit|SRAM_address[4] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\UART_unit|Add1~10_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_unit|SRAM_address[13]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_unit|SRAM_address [4]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_unit|SRAM_address[4] .is_wysiwyg = "true";
defparam \UART_unit|SRAM_address[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N24
cycloneive_lcell_comb \UART_unit|Add1~11 (
// Equation(s):
// \UART_unit|Add1~11_combout  = (\UART_unit|SRAM_address [5] & (!\UART_unit|Add1~9 )) # (!\UART_unit|SRAM_address [5] & ((\UART_unit|Add1~9 ) # (GND)))
// \UART_unit|Add1~12  = CARRY((!\UART_unit|Add1~9 ) # (!\UART_unit|SRAM_address [5]))

	.dataa(gnd),
	.datab(\UART_unit|SRAM_address [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_unit|Add1~9 ),
	.combout(\UART_unit|Add1~11_combout ),
	.cout(\UART_unit|Add1~12 ));
// synopsys translate_off
defparam \UART_unit|Add1~11 .lut_mask = 16'h3C3F;
defparam \UART_unit|Add1~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N18
cycloneive_lcell_comb \UART_unit|Add1~13 (
// Equation(s):
// \UART_unit|Add1~13_combout  = (\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout  & (!\UART_rx_initialize~q  & ((\UART_unit|Add1~11_combout ) # (!\UART_unit|LessThan1~5_combout ))))

	.dataa(\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout ),
	.datab(\UART_unit|Add1~11_combout ),
	.datac(\UART_unit|LessThan1~5_combout ),
	.datad(\UART_rx_initialize~q ),
	.cin(gnd),
	.combout(\UART_unit|Add1~13_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|Add1~13 .lut_mask = 16'h008A;
defparam \UART_unit|Add1~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y19_N19
dffeas \UART_unit|SRAM_address[5] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\UART_unit|Add1~13_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_unit|SRAM_address[13]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_unit|SRAM_address [5]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_unit|SRAM_address[5] .is_wysiwyg = "true";
defparam \UART_unit|SRAM_address[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N28
cycloneive_lcell_comb \UART_unit|Add1~17 (
// Equation(s):
// \UART_unit|Add1~17_combout  = (\UART_unit|SRAM_address [7] & (!\UART_unit|Add1~15 )) # (!\UART_unit|SRAM_address [7] & ((\UART_unit|Add1~15 ) # (GND)))
// \UART_unit|Add1~18  = CARRY((!\UART_unit|Add1~15 ) # (!\UART_unit|SRAM_address [7]))

	.dataa(\UART_unit|SRAM_address [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_unit|Add1~15 ),
	.combout(\UART_unit|Add1~17_combout ),
	.cout(\UART_unit|Add1~18 ));
// synopsys translate_off
defparam \UART_unit|Add1~17 .lut_mask = 16'h5A5F;
defparam \UART_unit|Add1~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N30
cycloneive_lcell_comb \UART_unit|Add1~20 (
// Equation(s):
// \UART_unit|Add1~20_combout  = (\UART_unit|SRAM_address [8] & (\UART_unit|Add1~18  $ (GND))) # (!\UART_unit|SRAM_address [8] & (!\UART_unit|Add1~18  & VCC))
// \UART_unit|Add1~21  = CARRY((\UART_unit|SRAM_address [8] & !\UART_unit|Add1~18 ))

	.dataa(gnd),
	.datab(\UART_unit|SRAM_address [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_unit|Add1~18 ),
	.combout(\UART_unit|Add1~20_combout ),
	.cout(\UART_unit|Add1~21 ));
// synopsys translate_off
defparam \UART_unit|Add1~20 .lut_mask = 16'hC30C;
defparam \UART_unit|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N0
cycloneive_lcell_comb \UART_unit|Add1~23 (
// Equation(s):
// \UART_unit|Add1~23_combout  = (\UART_unit|SRAM_address [9] & (!\UART_unit|Add1~21 )) # (!\UART_unit|SRAM_address [9] & ((\UART_unit|Add1~21 ) # (GND)))
// \UART_unit|Add1~24  = CARRY((!\UART_unit|Add1~21 ) # (!\UART_unit|SRAM_address [9]))

	.dataa(\UART_unit|SRAM_address [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_unit|Add1~21 ),
	.combout(\UART_unit|Add1~23_combout ),
	.cout(\UART_unit|Add1~24 ));
// synopsys translate_off
defparam \UART_unit|Add1~23 .lut_mask = 16'h5A5F;
defparam \UART_unit|Add1~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N8
cycloneive_lcell_comb \UART_unit|Add1~35 (
// Equation(s):
// \UART_unit|Add1~35_combout  = (\UART_unit|SRAM_address [13] & (!\UART_unit|Add1~33 )) # (!\UART_unit|SRAM_address [13] & ((\UART_unit|Add1~33 ) # (GND)))
// \UART_unit|Add1~36  = CARRY((!\UART_unit|Add1~33 ) # (!\UART_unit|SRAM_address [13]))

	.dataa(\UART_unit|SRAM_address [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_unit|Add1~33 ),
	.combout(\UART_unit|Add1~35_combout ),
	.cout(\UART_unit|Add1~36 ));
// synopsys translate_off
defparam \UART_unit|Add1~35 .lut_mask = 16'h5A5F;
defparam \UART_unit|Add1~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N10
cycloneive_lcell_comb \UART_unit|Add1~38 (
// Equation(s):
// \UART_unit|Add1~38_combout  = (\UART_unit|SRAM_address [14] & (\UART_unit|Add1~36  $ (GND))) # (!\UART_unit|SRAM_address [14] & (!\UART_unit|Add1~36  & VCC))
// \UART_unit|Add1~39  = CARRY((\UART_unit|SRAM_address [14] & !\UART_unit|Add1~36 ))

	.dataa(gnd),
	.datab(\UART_unit|SRAM_address [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_unit|Add1~36 ),
	.combout(\UART_unit|Add1~38_combout ),
	.cout(\UART_unit|Add1~39 ));
// synopsys translate_off
defparam \UART_unit|Add1~38 .lut_mask = 16'hC30C;
defparam \UART_unit|Add1~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N4
cycloneive_lcell_comb \UART_unit|Add1~40 (
// Equation(s):
// \UART_unit|Add1~40_combout  = (\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout  & (!\UART_rx_initialize~q  & ((\UART_unit|Add1~38_combout ) # (!\UART_unit|LessThan1~5_combout ))))

	.dataa(\UART_unit|LessThan1~5_combout ),
	.datab(\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout ),
	.datac(\UART_unit|Add1~38_combout ),
	.datad(\UART_rx_initialize~q ),
	.cin(gnd),
	.combout(\UART_unit|Add1~40_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|Add1~40 .lut_mask = 16'h00C4;
defparam \UART_unit|Add1~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y19_N5
dffeas \UART_unit|SRAM_address[14] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\UART_unit|Add1~40_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_unit|SRAM_address[13]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_unit|SRAM_address [14]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_unit|SRAM_address[14] .is_wysiwyg = "true";
defparam \UART_unit|SRAM_address[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N12
cycloneive_lcell_comb \UART_unit|Add1~41 (
// Equation(s):
// \UART_unit|Add1~41_combout  = (\UART_unit|SRAM_address [15] & (!\UART_unit|Add1~39 )) # (!\UART_unit|SRAM_address [15] & ((\UART_unit|Add1~39 ) # (GND)))
// \UART_unit|Add1~42  = CARRY((!\UART_unit|Add1~39 ) # (!\UART_unit|SRAM_address [15]))

	.dataa(gnd),
	.datab(\UART_unit|SRAM_address [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_unit|Add1~39 ),
	.combout(\UART_unit|Add1~41_combout ),
	.cout(\UART_unit|Add1~42 ));
// synopsys translate_off
defparam \UART_unit|Add1~41 .lut_mask = 16'h3C3F;
defparam \UART_unit|Add1~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N6
cycloneive_lcell_comb \UART_unit|Add1~43 (
// Equation(s):
// \UART_unit|Add1~43_combout  = (\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout  & (!\UART_rx_initialize~q  & ((\UART_unit|Add1~41_combout ) # (!\UART_unit|LessThan1~5_combout ))))

	.dataa(\UART_unit|LessThan1~5_combout ),
	.datab(\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout ),
	.datac(\UART_unit|Add1~41_combout ),
	.datad(\UART_rx_initialize~q ),
	.cin(gnd),
	.combout(\UART_unit|Add1~43_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|Add1~43 .lut_mask = 16'h00C4;
defparam \UART_unit|Add1~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y19_N7
dffeas \UART_unit|SRAM_address[15] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\UART_unit|Add1~43_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_unit|SRAM_address[13]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_unit|SRAM_address [15]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_unit|SRAM_address[15] .is_wysiwyg = "true";
defparam \UART_unit|SRAM_address[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N14
cycloneive_lcell_comb \UART_unit|Add1~44 (
// Equation(s):
// \UART_unit|Add1~44_combout  = (\UART_unit|SRAM_address [16] & (\UART_unit|Add1~42  $ (GND))) # (!\UART_unit|SRAM_address [16] & (!\UART_unit|Add1~42  & VCC))
// \UART_unit|Add1~45  = CARRY((\UART_unit|SRAM_address [16] & !\UART_unit|Add1~42 ))

	.dataa(\UART_unit|SRAM_address [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_unit|Add1~42 ),
	.combout(\UART_unit|Add1~44_combout ),
	.cout(\UART_unit|Add1~45 ));
// synopsys translate_off
defparam \UART_unit|Add1~44 .lut_mask = 16'hA50A;
defparam \UART_unit|Add1~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N16
cycloneive_lcell_comb \UART_unit|Add1~47 (
// Equation(s):
// \UART_unit|Add1~47_combout  = \UART_unit|SRAM_address [17] $ (\UART_unit|Add1~45 )

	.dataa(\UART_unit|SRAM_address [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\UART_unit|Add1~45 ),
	.combout(\UART_unit|Add1~47_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|Add1~47 .lut_mask = 16'h5A5A;
defparam \UART_unit|Add1~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N16
cycloneive_lcell_comb \UART_unit|Add1~49 (
// Equation(s):
// \UART_unit|Add1~49_combout  = (!\UART_rx_initialize~q  & (\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout  & ((\UART_unit|Add1~47_combout ) # (!\UART_unit|LessThan1~5_combout ))))

	.dataa(\UART_rx_initialize~q ),
	.datab(\UART_unit|LessThan1~5_combout ),
	.datac(\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout ),
	.datad(\UART_unit|Add1~47_combout ),
	.cin(gnd),
	.combout(\UART_unit|Add1~49_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|Add1~49 .lut_mask = 16'h5010;
defparam \UART_unit|Add1~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y18_N17
dffeas \UART_unit|SRAM_address[17] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\UART_unit|Add1~49_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_unit|SRAM_address[13]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_unit|SRAM_address [17]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_unit|SRAM_address[17] .is_wysiwyg = "true";
defparam \UART_unit|SRAM_address[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N20
cycloneive_lcell_comb \UART_unit|LessThan1~0 (
// Equation(s):
// \UART_unit|LessThan1~0_combout  = (((!\UART_unit|SRAM_address [17]) # (!\UART_unit|SRAM_address [14])) # (!\UART_unit|SRAM_address [15])) # (!\UART_unit|SRAM_address [16])

	.dataa(\UART_unit|SRAM_address [16]),
	.datab(\UART_unit|SRAM_address [15]),
	.datac(\UART_unit|SRAM_address [14]),
	.datad(\UART_unit|SRAM_address [17]),
	.cin(gnd),
	.combout(\UART_unit|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|LessThan1~0 .lut_mask = 16'h7FFF;
defparam \UART_unit|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N14
cycloneive_lcell_comb \UART_unit|Add1~19 (
// Equation(s):
// \UART_unit|Add1~19_combout  = (\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout  & (!\UART_rx_initialize~q  & ((\UART_unit|Add1~17_combout ) # (!\UART_unit|LessThan1~5_combout ))))

	.dataa(\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout ),
	.datab(\UART_unit|Add1~17_combout ),
	.datac(\UART_unit|LessThan1~5_combout ),
	.datad(\UART_rx_initialize~q ),
	.cin(gnd),
	.combout(\UART_unit|Add1~19_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|Add1~19 .lut_mask = 16'h008A;
defparam \UART_unit|Add1~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y19_N15
dffeas \UART_unit|SRAM_address[7] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\UART_unit|Add1~19_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_unit|SRAM_address[13]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_unit|SRAM_address [7]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_unit|SRAM_address[7] .is_wysiwyg = "true";
defparam \UART_unit|SRAM_address[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N8
cycloneive_lcell_comb \UART_unit|LessThan1~2 (
// Equation(s):
// \UART_unit|LessThan1~2_combout  = (((!\UART_unit|SRAM_address [7]) # (!\UART_unit|SRAM_address [6])) # (!\UART_unit|SRAM_address [8])) # (!\UART_unit|SRAM_address [9])

	.dataa(\UART_unit|SRAM_address [9]),
	.datab(\UART_unit|SRAM_address [8]),
	.datac(\UART_unit|SRAM_address [6]),
	.datad(\UART_unit|SRAM_address [7]),
	.cin(gnd),
	.combout(\UART_unit|LessThan1~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|LessThan1~2 .lut_mask = 16'h7FFF;
defparam \UART_unit|LessThan1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N12
cycloneive_lcell_comb \UART_unit|Add1~28 (
// Equation(s):
// \UART_unit|Add1~28_combout  = (\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout  & (!\UART_rx_initialize~q  & ((\UART_unit|Add1~26_combout ) # (!\UART_unit|LessThan1~5_combout ))))

	.dataa(\UART_unit|Add1~26_combout ),
	.datab(\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout ),
	.datac(\UART_unit|LessThan1~5_combout ),
	.datad(\UART_rx_initialize~q ),
	.cin(gnd),
	.combout(\UART_unit|Add1~28_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|Add1~28 .lut_mask = 16'h008C;
defparam \UART_unit|Add1~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y19_N13
dffeas \UART_unit|SRAM_address[10] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\UART_unit|Add1~28_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_unit|SRAM_address[13]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_unit|SRAM_address [10]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_unit|SRAM_address[10] .is_wysiwyg = "true";
defparam \UART_unit|SRAM_address[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N22
cycloneive_lcell_comb \UART_unit|LessThan1~1 (
// Equation(s):
// \UART_unit|LessThan1~1_combout  = (((!\UART_unit|SRAM_address [12]) # (!\UART_unit|SRAM_address [10])) # (!\UART_unit|SRAM_address [11])) # (!\UART_unit|SRAM_address [13])

	.dataa(\UART_unit|SRAM_address [13]),
	.datab(\UART_unit|SRAM_address [11]),
	.datac(\UART_unit|SRAM_address [10]),
	.datad(\UART_unit|SRAM_address [12]),
	.cin(gnd),
	.combout(\UART_unit|LessThan1~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|LessThan1~1 .lut_mask = 16'h7FFF;
defparam \UART_unit|LessThan1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N4
cycloneive_lcell_comb \UART_unit|LessThan1~4 (
// Equation(s):
// \UART_unit|LessThan1~4_combout  = (\UART_unit|LessThan1~3_combout ) # ((\UART_unit|LessThan1~0_combout ) # ((\UART_unit|LessThan1~2_combout ) # (\UART_unit|LessThan1~1_combout )))

	.dataa(\UART_unit|LessThan1~3_combout ),
	.datab(\UART_unit|LessThan1~0_combout ),
	.datac(\UART_unit|LessThan1~2_combout ),
	.datad(\UART_unit|LessThan1~1_combout ),
	.cin(gnd),
	.combout(\UART_unit|LessThan1~4_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|LessThan1~4 .lut_mask = 16'hFFFE;
defparam \UART_unit|LessThan1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N22
cycloneive_lcell_comb \UART_unit|Add1~53 (
// Equation(s):
// \UART_unit|Add1~53_combout  = (\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout  & (!\UART_rx_initialize~q  & ((\UART_unit|Add1~0_combout ) # (!\UART_unit|LessThan1~5_combout ))))

	.dataa(\UART_unit|Add1~0_combout ),
	.datab(\UART_unit|LessThan1~5_combout ),
	.datac(\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout ),
	.datad(\UART_rx_initialize~q ),
	.cin(gnd),
	.combout(\UART_unit|Add1~53_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|Add1~53 .lut_mask = 16'h00B0;
defparam \UART_unit|Add1~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y18_N23
dffeas \UART_unit|SRAM_address[0] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\UART_unit|Add1~53_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_unit|SRAM_address[13]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_unit|SRAM_address [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_unit|SRAM_address[0] .is_wysiwyg = "true";
defparam \UART_unit|SRAM_address[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N12
cycloneive_lcell_comb \UART_unit|Add1~52 (
// Equation(s):
// \UART_unit|Add1~52_combout  = (\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout  & (!\UART_rx_initialize~q  & ((\UART_unit|Add1~2_combout ) # (!\UART_unit|LessThan1~5_combout ))))

	.dataa(\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout ),
	.datab(\UART_unit|LessThan1~5_combout ),
	.datac(\UART_unit|Add1~2_combout ),
	.datad(\UART_rx_initialize~q ),
	.cin(gnd),
	.combout(\UART_unit|Add1~52_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|Add1~52 .lut_mask = 16'h00A2;
defparam \UART_unit|Add1~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y18_N13
dffeas \UART_unit|SRAM_address[1] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\UART_unit|Add1~52_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_unit|SRAM_address[13]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_unit|SRAM_address [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_unit|SRAM_address[1] .is_wysiwyg = "true";
defparam \UART_unit|SRAM_address[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N6
cycloneive_lcell_comb \UART_unit|LessThan1~5 (
// Equation(s):
// \UART_unit|LessThan1~5_combout  = (\UART_unit|LessThan1~4_combout ) # ((!\UART_unit|SRAM_address [1]) # (!\UART_unit|SRAM_address [0]))

	.dataa(gnd),
	.datab(\UART_unit|LessThan1~4_combout ),
	.datac(\UART_unit|SRAM_address [0]),
	.datad(\UART_unit|SRAM_address [1]),
	.cin(gnd),
	.combout(\UART_unit|LessThan1~5_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|LessThan1~5 .lut_mask = 16'hCFFF;
defparam \UART_unit|LessThan1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N10
cycloneive_lcell_comb \UART_unit|Selector3~1 (
// Equation(s):
// \UART_unit|Selector3~1_combout  = (!\UART_unit|UART_RX|Empty~q  & ((\UART_unit|Selector3~0_combout ) # ((\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout  & \UART_unit|LessThan1~5_combout ))))

	.dataa(\UART_unit|UART_RX|Empty~q ),
	.datab(\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout ),
	.datac(\UART_unit|Selector3~0_combout ),
	.datad(\UART_unit|LessThan1~5_combout ),
	.cin(gnd),
	.combout(\UART_unit|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|Selector3~1 .lut_mask = 16'h5450;
defparam \UART_unit|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N18
cycloneive_lcell_comb \UART_unit|UART_SRAM_state~18 (
// Equation(s):
// \UART_unit|UART_SRAM_state~18_combout  = ((\UART_unit|Selector3~1_combout ) # ((\UART_unit|UART_SRAM_state~17_combout  & !\UART_unit|UART_RX|Empty~q ))) # (!\UART_unit|SRAM_address[13]~1_combout )

	.dataa(\UART_unit|UART_SRAM_state~17_combout ),
	.datab(\UART_unit|SRAM_address[13]~1_combout ),
	.datac(\UART_unit|UART_RX|Empty~q ),
	.datad(\UART_unit|Selector3~1_combout ),
	.cin(gnd),
	.combout(\UART_unit|UART_SRAM_state~18_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_SRAM_state~18 .lut_mask = 16'hFF3B;
defparam \UART_unit|UART_SRAM_state~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y17_N19
dffeas \UART_unit|UART_SRAM_state~11 (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\UART_unit|UART_SRAM_state~18_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\UART_rx_initialize~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_unit|UART_SRAM_state~11_q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_unit|UART_SRAM_state~11 .is_wysiwyg = "true";
defparam \UART_unit|UART_SRAM_state~11 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N0
cycloneive_lcell_comb \UART_unit|UART_SRAM_state~16 (
// Equation(s):
// \UART_unit|UART_SRAM_state~16_combout  = (\UART_unit|UART_RX|Empty~q  & ((\UART_unit|UART_SRAM_state~13_q ) # ((\UART_unit|UART_SRAM_state~11_q  & \UART_unit|UART_SRAM_state~12_q )))) # (!\UART_unit|UART_RX|Empty~q  & (\UART_unit|UART_SRAM_state~13_q  & 
// ((\UART_unit|UART_SRAM_state~11_q ) # (!\UART_unit|UART_SRAM_state~12_q ))))

	.dataa(\UART_unit|UART_RX|Empty~q ),
	.datab(\UART_unit|UART_SRAM_state~11_q ),
	.datac(\UART_unit|UART_SRAM_state~13_q ),
	.datad(\UART_unit|UART_SRAM_state~12_q ),
	.cin(gnd),
	.combout(\UART_unit|UART_SRAM_state~16_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_SRAM_state~16 .lut_mask = 16'hE8F0;
defparam \UART_unit|UART_SRAM_state~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y17_N1
dffeas \UART_unit|UART_SRAM_state~13 (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\UART_unit|UART_SRAM_state~16_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\UART_rx_initialize~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_unit|UART_SRAM_state~13_q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_unit|UART_SRAM_state~13 .is_wysiwyg = "true";
defparam \UART_unit|UART_SRAM_state~13 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N24
cycloneive_lcell_comb \UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0 (
// Equation(s):
// \UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout  = (\UART_unit|UART_SRAM_state~12_q  & \UART_unit|UART_SRAM_state~13_q )

	.dataa(\UART_unit|UART_SRAM_state~12_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_unit|UART_SRAM_state~13_q ),
	.cin(gnd),
	.combout(\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0 .lut_mask = 16'hAA00;
defparam \UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N0
cycloneive_lcell_comb \UART_unit|Add1~22 (
// Equation(s):
// \UART_unit|Add1~22_combout  = (\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout  & (!\UART_rx_initialize~q  & ((\UART_unit|Add1~20_combout ) # (!\UART_unit|LessThan1~5_combout ))))

	.dataa(\UART_unit|LessThan1~5_combout ),
	.datab(\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout ),
	.datac(\UART_unit|Add1~20_combout ),
	.datad(\UART_rx_initialize~q ),
	.cin(gnd),
	.combout(\UART_unit|Add1~22_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|Add1~22 .lut_mask = 16'h00C4;
defparam \UART_unit|Add1~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y19_N1
dffeas \UART_unit|SRAM_address[8] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\UART_unit|Add1~22_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_unit|SRAM_address[13]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_unit|SRAM_address [8]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_unit|SRAM_address[8] .is_wysiwyg = "true";
defparam \UART_unit|SRAM_address[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N2
cycloneive_lcell_comb \Equal1~3 (
// Equation(s):
// \Equal1~3_combout  = (!\UART_unit|SRAM_address [9] & (!\UART_unit|SRAM_address [8] & (!\UART_unit|SRAM_address [6] & !\UART_unit|SRAM_address [7])))

	.dataa(\UART_unit|SRAM_address [9]),
	.datab(\UART_unit|SRAM_address [8]),
	.datac(\UART_unit|SRAM_address [6]),
	.datad(\UART_unit|SRAM_address [7]),
	.cin(gnd),
	.combout(\Equal1~3_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~3 .lut_mask = 16'h0001;
defparam \Equal1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N18
cycloneive_lcell_comb \Equal1~2 (
// Equation(s):
// \Equal1~2_combout  = (!\UART_unit|SRAM_address [13] & (!\UART_unit|SRAM_address [11] & (!\UART_unit|SRAM_address [10] & !\UART_unit|SRAM_address [12])))

	.dataa(\UART_unit|SRAM_address [13]),
	.datab(\UART_unit|SRAM_address [11]),
	.datac(\UART_unit|SRAM_address [10]),
	.datad(\UART_unit|SRAM_address [12]),
	.cin(gnd),
	.combout(\Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~2 .lut_mask = 16'h0001;
defparam \Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N24
cycloneive_lcell_comb \Equal1~1 (
// Equation(s):
// \Equal1~1_combout  = (!\UART_unit|SRAM_address [16] & (!\UART_unit|SRAM_address [15] & (!\UART_unit|SRAM_address [14] & !\UART_unit|SRAM_address [17])))

	.dataa(\UART_unit|SRAM_address [16]),
	.datab(\UART_unit|SRAM_address [15]),
	.datac(\UART_unit|SRAM_address [14]),
	.datad(\UART_unit|SRAM_address [17]),
	.cin(gnd),
	.combout(\Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~1 .lut_mask = 16'h0001;
defparam \Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N28
cycloneive_lcell_comb \Equal1~5 (
// Equation(s):
// \Equal1~5_combout  = (\Equal1~4_combout  & (\Equal1~3_combout  & (\Equal1~2_combout  & \Equal1~1_combout )))

	.dataa(\Equal1~4_combout ),
	.datab(\Equal1~3_combout ),
	.datac(\Equal1~2_combout ),
	.datad(\Equal1~1_combout ),
	.cin(gnd),
	.combout(\Equal1~5_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~5 .lut_mask = 16'h8000;
defparam \Equal1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N8
cycloneive_lcell_comb \UART_timer[1]~28 (
// Equation(s):
// \UART_timer[1]~28_combout  = (UART_timer[1] & (!\UART_timer[0]~27 )) # (!UART_timer[1] & ((\UART_timer[0]~27 ) # (GND)))
// \UART_timer[1]~29  = CARRY((!\UART_timer[0]~27 ) # (!UART_timer[1]))

	.dataa(gnd),
	.datab(UART_timer[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_timer[0]~27 ),
	.combout(\UART_timer[1]~28_combout ),
	.cout(\UART_timer[1]~29 ));
// synopsys translate_off
defparam \UART_timer[1]~28 .lut_mask = 16'h3C3F;
defparam \UART_timer[1]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N22
cycloneive_lcell_comb \UART_unit|SRAM_we_n~0 (
// Equation(s):
// \UART_unit|SRAM_we_n~0_combout  = (\UART_unit|UART_SRAM_state~12_q ) # (((!\UART_unit|UART_SRAM_state~13_q ) # (!\UART_unit|UART_RX|Empty~q )) # (!\UART_unit|UART_SRAM_state~11_q ))

	.dataa(\UART_unit|UART_SRAM_state~12_q ),
	.datab(\UART_unit|UART_SRAM_state~11_q ),
	.datac(\UART_unit|UART_RX|Empty~q ),
	.datad(\UART_unit|UART_SRAM_state~13_q ),
	.cin(gnd),
	.combout(\UART_unit|SRAM_we_n~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|SRAM_we_n~0 .lut_mask = 16'hBFFF;
defparam \UART_unit|SRAM_we_n~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N6
cycloneive_lcell_comb \UART_unit|SRAM_we_n~1 (
// Equation(s):
// \UART_unit|SRAM_we_n~1_combout  = (\UART_unit|SRAM_address[13]~0_combout  & ((\UART_unit|SRAM_we_n~q ) # (!\UART_unit|SRAM_we_n~0_combout )))

	.dataa(gnd),
	.datab(\UART_unit|SRAM_we_n~0_combout ),
	.datac(\UART_unit|SRAM_we_n~q ),
	.datad(\UART_unit|SRAM_address[13]~0_combout ),
	.cin(gnd),
	.combout(\UART_unit|SRAM_we_n~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|SRAM_we_n~1 .lut_mask = 16'hF300;
defparam \UART_unit|SRAM_we_n~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y21_N7
dffeas \UART_unit|SRAM_we_n (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\UART_unit|SRAM_we_n~1_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_unit|SRAM_we_n~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_unit|SRAM_we_n .is_wysiwyg = "true";
defparam \UART_unit|SRAM_we_n .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N14
cycloneive_lcell_comb \always0~10 (
// Equation(s):
// \always0~10_combout  = (\UART_rx_initialize~q ) # (\UART_unit|SRAM_we_n~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART_rx_initialize~q ),
	.datad(\UART_unit|SRAM_we_n~q ),
	.cin(gnd),
	.combout(\always0~10_combout ),
	.cout());
// synopsys translate_off
defparam \always0~10 .lut_mask = 16'hFFF0;
defparam \always0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y18_N9
dffeas \UART_timer[1] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\UART_timer[1]~28_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\always0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(UART_timer[1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_timer[1] .is_wysiwyg = "true";
defparam \UART_timer[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N14
cycloneive_lcell_comb \UART_timer[4]~34 (
// Equation(s):
// \UART_timer[4]~34_combout  = (UART_timer[4] & (\UART_timer[3]~33  $ (GND))) # (!UART_timer[4] & (!\UART_timer[3]~33  & VCC))
// \UART_timer[4]~35  = CARRY((UART_timer[4] & !\UART_timer[3]~33 ))

	.dataa(gnd),
	.datab(UART_timer[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_timer[3]~33 ),
	.combout(\UART_timer[4]~34_combout ),
	.cout(\UART_timer[4]~35 ));
// synopsys translate_off
defparam \UART_timer[4]~34 .lut_mask = 16'hC30C;
defparam \UART_timer[4]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y18_N15
dffeas \UART_timer[4] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\UART_timer[4]~34_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\always0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(UART_timer[4]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_timer[4] .is_wysiwyg = "true";
defparam \UART_timer[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N16
cycloneive_lcell_comb \UART_timer[5]~36 (
// Equation(s):
// \UART_timer[5]~36_combout  = (UART_timer[5] & (!\UART_timer[4]~35 )) # (!UART_timer[5] & ((\UART_timer[4]~35 ) # (GND)))
// \UART_timer[5]~37  = CARRY((!\UART_timer[4]~35 ) # (!UART_timer[5]))

	.dataa(gnd),
	.datab(UART_timer[5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_timer[4]~35 ),
	.combout(\UART_timer[5]~36_combout ),
	.cout(\UART_timer[5]~37 ));
// synopsys translate_off
defparam \UART_timer[5]~36 .lut_mask = 16'h3C3F;
defparam \UART_timer[5]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y18_N17
dffeas \UART_timer[5] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\UART_timer[5]~36_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\always0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(UART_timer[5]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_timer[5] .is_wysiwyg = "true";
defparam \UART_timer[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N18
cycloneive_lcell_comb \UART_timer[6]~38 (
// Equation(s):
// \UART_timer[6]~38_combout  = (UART_timer[6] & (\UART_timer[5]~37  $ (GND))) # (!UART_timer[6] & (!\UART_timer[5]~37  & VCC))
// \UART_timer[6]~39  = CARRY((UART_timer[6] & !\UART_timer[5]~37 ))

	.dataa(gnd),
	.datab(UART_timer[6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_timer[5]~37 ),
	.combout(\UART_timer[6]~38_combout ),
	.cout(\UART_timer[6]~39 ));
// synopsys translate_off
defparam \UART_timer[6]~38 .lut_mask = 16'hC30C;
defparam \UART_timer[6]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y18_N19
dffeas \UART_timer[6] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\UART_timer[6]~38_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\always0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(UART_timer[6]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_timer[6] .is_wysiwyg = "true";
defparam \UART_timer[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N20
cycloneive_lcell_comb \UART_timer[7]~40 (
// Equation(s):
// \UART_timer[7]~40_combout  = (UART_timer[7] & (!\UART_timer[6]~39 )) # (!UART_timer[7] & ((\UART_timer[6]~39 ) # (GND)))
// \UART_timer[7]~41  = CARRY((!\UART_timer[6]~39 ) # (!UART_timer[7]))

	.dataa(gnd),
	.datab(UART_timer[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_timer[6]~39 ),
	.combout(\UART_timer[7]~40_combout ),
	.cout(\UART_timer[7]~41 ));
// synopsys translate_off
defparam \UART_timer[7]~40 .lut_mask = 16'h3C3F;
defparam \UART_timer[7]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y18_N21
dffeas \UART_timer[7] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\UART_timer[7]~40_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\always0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(UART_timer[7]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_timer[7] .is_wysiwyg = "true";
defparam \UART_timer[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N24
cycloneive_lcell_comb \UART_timer[9]~44 (
// Equation(s):
// \UART_timer[9]~44_combout  = (UART_timer[9] & (!\UART_timer[8]~43 )) # (!UART_timer[9] & ((\UART_timer[8]~43 ) # (GND)))
// \UART_timer[9]~45  = CARRY((!\UART_timer[8]~43 ) # (!UART_timer[9]))

	.dataa(gnd),
	.datab(UART_timer[9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_timer[8]~43 ),
	.combout(\UART_timer[9]~44_combout ),
	.cout(\UART_timer[9]~45 ));
// synopsys translate_off
defparam \UART_timer[9]~44 .lut_mask = 16'h3C3F;
defparam \UART_timer[9]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y18_N25
dffeas \UART_timer[9] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\UART_timer[9]~44_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\always0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(UART_timer[9]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_timer[9] .is_wysiwyg = "true";
defparam \UART_timer[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N28
cycloneive_lcell_comb \UART_timer[11]~48 (
// Equation(s):
// \UART_timer[11]~48_combout  = (UART_timer[11] & (!\UART_timer[10]~47 )) # (!UART_timer[11] & ((\UART_timer[10]~47 ) # (GND)))
// \UART_timer[11]~49  = CARRY((!\UART_timer[10]~47 ) # (!UART_timer[11]))

	.dataa(gnd),
	.datab(UART_timer[11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_timer[10]~47 ),
	.combout(\UART_timer[11]~48_combout ),
	.cout(\UART_timer[11]~49 ));
// synopsys translate_off
defparam \UART_timer[11]~48 .lut_mask = 16'h3C3F;
defparam \UART_timer[11]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y18_N29
dffeas \UART_timer[11] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\UART_timer[11]~48_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\always0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(UART_timer[11]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_timer[11] .is_wysiwyg = "true";
defparam \UART_timer[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N0
cycloneive_lcell_comb \UART_timer[13]~52 (
// Equation(s):
// \UART_timer[13]~52_combout  = (UART_timer[13] & (!\UART_timer[12]~51 )) # (!UART_timer[13] & ((\UART_timer[12]~51 ) # (GND)))
// \UART_timer[13]~53  = CARRY((!\UART_timer[12]~51 ) # (!UART_timer[13]))

	.dataa(gnd),
	.datab(UART_timer[13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_timer[12]~51 ),
	.combout(\UART_timer[13]~52_combout ),
	.cout(\UART_timer[13]~53 ));
// synopsys translate_off
defparam \UART_timer[13]~52 .lut_mask = 16'h3C3F;
defparam \UART_timer[13]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y17_N1
dffeas \UART_timer[13] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\UART_timer[13]~52_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\always0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(UART_timer[13]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_timer[13] .is_wysiwyg = "true";
defparam \UART_timer[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N2
cycloneive_lcell_comb \UART_timer[14]~54 (
// Equation(s):
// \UART_timer[14]~54_combout  = (UART_timer[14] & (\UART_timer[13]~53  $ (GND))) # (!UART_timer[14] & (!\UART_timer[13]~53  & VCC))
// \UART_timer[14]~55  = CARRY((UART_timer[14] & !\UART_timer[13]~53 ))

	.dataa(gnd),
	.datab(UART_timer[14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_timer[13]~53 ),
	.combout(\UART_timer[14]~54_combout ),
	.cout(\UART_timer[14]~55 ));
// synopsys translate_off
defparam \UART_timer[14]~54 .lut_mask = 16'hC30C;
defparam \UART_timer[14]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y17_N3
dffeas \UART_timer[14] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\UART_timer[14]~54_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\always0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(UART_timer[14]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_timer[14] .is_wysiwyg = "true";
defparam \UART_timer[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N4
cycloneive_lcell_comb \UART_timer[15]~56 (
// Equation(s):
// \UART_timer[15]~56_combout  = (UART_timer[15] & (!\UART_timer[14]~55 )) # (!UART_timer[15] & ((\UART_timer[14]~55 ) # (GND)))
// \UART_timer[15]~57  = CARRY((!\UART_timer[14]~55 ) # (!UART_timer[15]))

	.dataa(gnd),
	.datab(UART_timer[15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_timer[14]~55 ),
	.combout(\UART_timer[15]~56_combout ),
	.cout(\UART_timer[15]~57 ));
// synopsys translate_off
defparam \UART_timer[15]~56 .lut_mask = 16'h3C3F;
defparam \UART_timer[15]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y17_N5
dffeas \UART_timer[15] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\UART_timer[15]~56_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\always0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(UART_timer[15]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_timer[15] .is_wysiwyg = "true";
defparam \UART_timer[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N8
cycloneive_lcell_comb \UART_timer[17]~60 (
// Equation(s):
// \UART_timer[17]~60_combout  = (UART_timer[17] & (!\UART_timer[16]~59 )) # (!UART_timer[17] & ((\UART_timer[16]~59 ) # (GND)))
// \UART_timer[17]~61  = CARRY((!\UART_timer[16]~59 ) # (!UART_timer[17]))

	.dataa(gnd),
	.datab(UART_timer[17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_timer[16]~59 ),
	.combout(\UART_timer[17]~60_combout ),
	.cout(\UART_timer[17]~61 ));
// synopsys translate_off
defparam \UART_timer[17]~60 .lut_mask = 16'h3C3F;
defparam \UART_timer[17]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y17_N9
dffeas \UART_timer[17] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\UART_timer[17]~60_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\always0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(UART_timer[17]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_timer[17] .is_wysiwyg = "true";
defparam \UART_timer[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N14
cycloneive_lcell_comb \UART_timer[20]~66 (
// Equation(s):
// \UART_timer[20]~66_combout  = (UART_timer[20] & (\UART_timer[19]~65  $ (GND))) # (!UART_timer[20] & (!\UART_timer[19]~65  & VCC))
// \UART_timer[20]~67  = CARRY((UART_timer[20] & !\UART_timer[19]~65 ))

	.dataa(gnd),
	.datab(UART_timer[20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_timer[19]~65 ),
	.combout(\UART_timer[20]~66_combout ),
	.cout(\UART_timer[20]~67 ));
// synopsys translate_off
defparam \UART_timer[20]~66 .lut_mask = 16'hC30C;
defparam \UART_timer[20]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y17_N15
dffeas \UART_timer[20] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\UART_timer[20]~66_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\always0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(UART_timer[20]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_timer[20] .is_wysiwyg = "true";
defparam \UART_timer[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N16
cycloneive_lcell_comb \UART_timer[21]~68 (
// Equation(s):
// \UART_timer[21]~68_combout  = (UART_timer[21] & (!\UART_timer[20]~67 )) # (!UART_timer[21] & ((\UART_timer[20]~67 ) # (GND)))
// \UART_timer[21]~69  = CARRY((!\UART_timer[20]~67 ) # (!UART_timer[21]))

	.dataa(gnd),
	.datab(UART_timer[21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_timer[20]~67 ),
	.combout(\UART_timer[21]~68_combout ),
	.cout(\UART_timer[21]~69 ));
// synopsys translate_off
defparam \UART_timer[21]~68 .lut_mask = 16'h3C3F;
defparam \UART_timer[21]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y17_N17
dffeas \UART_timer[21] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\UART_timer[21]~68_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\always0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(UART_timer[21]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_timer[21] .is_wysiwyg = "true";
defparam \UART_timer[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N18
cycloneive_lcell_comb \UART_timer[22]~70 (
// Equation(s):
// \UART_timer[22]~70_combout  = (UART_timer[22] & (\UART_timer[21]~69  $ (GND))) # (!UART_timer[22] & (!\UART_timer[21]~69  & VCC))
// \UART_timer[22]~71  = CARRY((UART_timer[22] & !\UART_timer[21]~69 ))

	.dataa(gnd),
	.datab(UART_timer[22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_timer[21]~69 ),
	.combout(\UART_timer[22]~70_combout ),
	.cout(\UART_timer[22]~71 ));
// synopsys translate_off
defparam \UART_timer[22]~70 .lut_mask = 16'hC30C;
defparam \UART_timer[22]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y17_N19
dffeas \UART_timer[22] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\UART_timer[22]~70_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\always0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(UART_timer[22]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_timer[22] .is_wysiwyg = "true";
defparam \UART_timer[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N28
cycloneive_lcell_comb \always0~6 (
// Equation(s):
// \always0~6_combout  = (((!UART_timer[21]) # (!UART_timer[20])) # (!UART_timer[22])) # (!UART_timer[23])

	.dataa(UART_timer[23]),
	.datab(UART_timer[22]),
	.datac(UART_timer[20]),
	.datad(UART_timer[21]),
	.cin(gnd),
	.combout(\always0~6_combout ),
	.cout());
// synopsys translate_off
defparam \always0~6 .lut_mask = 16'h7FFF;
defparam \always0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N20
cycloneive_lcell_comb \UART_timer[23]~72 (
// Equation(s):
// \UART_timer[23]~72_combout  = (UART_timer[23] & (!\UART_timer[22]~71 )) # (!UART_timer[23] & ((\UART_timer[22]~71 ) # (GND)))
// \UART_timer[23]~73  = CARRY((!\UART_timer[22]~71 ) # (!UART_timer[23]))

	.dataa(gnd),
	.datab(UART_timer[23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_timer[22]~71 ),
	.combout(\UART_timer[23]~72_combout ),
	.cout(\UART_timer[23]~73 ));
// synopsys translate_off
defparam \UART_timer[23]~72 .lut_mask = 16'h3C3F;
defparam \UART_timer[23]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y17_N21
dffeas \UART_timer[23] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\UART_timer[23]~72_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\always0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(UART_timer[23]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_timer[23] .is_wysiwyg = "true";
defparam \UART_timer[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N22
cycloneive_lcell_comb \UART_timer[24]~74 (
// Equation(s):
// \UART_timer[24]~74_combout  = (UART_timer[24] & (\UART_timer[23]~73  $ (GND))) # (!UART_timer[24] & (!\UART_timer[23]~73  & VCC))
// \UART_timer[24]~75  = CARRY((UART_timer[24] & !\UART_timer[23]~73 ))

	.dataa(UART_timer[24]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_timer[23]~73 ),
	.combout(\UART_timer[24]~74_combout ),
	.cout(\UART_timer[24]~75 ));
// synopsys translate_off
defparam \UART_timer[24]~74 .lut_mask = 16'hA50A;
defparam \UART_timer[24]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y17_N23
dffeas \UART_timer[24] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\UART_timer[24]~74_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\always0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(UART_timer[24]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_timer[24] .is_wysiwyg = "true";
defparam \UART_timer[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N24
cycloneive_lcell_comb \UART_timer[25]~76 (
// Equation(s):
// \UART_timer[25]~76_combout  = \UART_timer[24]~75  $ (UART_timer[25])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(UART_timer[25]),
	.cin(\UART_timer[24]~75 ),
	.combout(\UART_timer[25]~76_combout ),
	.cout());
// synopsys translate_off
defparam \UART_timer[25]~76 .lut_mask = 16'h0FF0;
defparam \UART_timer[25]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y17_N25
dffeas \UART_timer[25] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\UART_timer[25]~76_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\always0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(UART_timer[25]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_timer[25] .is_wysiwyg = "true";
defparam \UART_timer[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N30
cycloneive_lcell_comb \always0~7 (
// Equation(s):
// \always0~7_combout  = (\always0~5_combout ) # ((\always0~6_combout ) # ((UART_timer[24]) # (!UART_timer[25])))

	.dataa(\always0~5_combout ),
	.datab(\always0~6_combout ),
	.datac(UART_timer[24]),
	.datad(UART_timer[25]),
	.cin(gnd),
	.combout(\always0~7_combout ),
	.cout());
// synopsys translate_off
defparam \always0~7 .lut_mask = 16'hFEFF;
defparam \always0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N0
cycloneive_lcell_comb \Equal1~0 (
// Equation(s):
// \Equal1~0_combout  = (!\UART_unit|SRAM_address [0] & !\UART_unit|SRAM_address [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART_unit|SRAM_address [0]),
	.datad(\UART_unit|SRAM_address [1]),
	.cin(gnd),
	.combout(\Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~0 .lut_mask = 16'h000F;
defparam \Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N26
cycloneive_lcell_comb \always0~8 (
// Equation(s):
// \always0~8_combout  = (\always0~4_combout ) # ((\always0~7_combout ) # ((\Equal1~5_combout  & \Equal1~0_combout )))

	.dataa(\always0~4_combout ),
	.datab(\Equal1~5_combout ),
	.datac(\always0~7_combout ),
	.datad(\Equal1~0_combout ),
	.cin(gnd),
	.combout(\always0~8_combout ),
	.cout());
// synopsys translate_off
defparam \always0~8 .lut_mask = 16'hFEFA;
defparam \always0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y40_N8
cycloneive_io_ibuf \PUSH_BUTTON_I[0]~input (
	.i(PUSH_BUTTON_I[0]),
	.ibar(gnd),
	.o(\PUSH_BUTTON_I[0]~input_o ));
// synopsys translate_off
defparam \PUSH_BUTTON_I[0]~input .bus_hold = "false";
defparam \PUSH_BUTTON_I[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X92_Y31_N28
cycloneive_lcell_comb \PB_unit|debounce_shift_reg[0][0]~0 (
// Equation(s):
// \PB_unit|debounce_shift_reg[0][0]~0_combout  = !\PUSH_BUTTON_I[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PUSH_BUTTON_I[0]~input_o ),
	.cin(gnd),
	.combout(\PB_unit|debounce_shift_reg[0][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \PB_unit|debounce_shift_reg[0][0]~0 .lut_mask = 16'h00FF;
defparam \PB_unit|debounce_shift_reg[0][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y31_N0
cycloneive_lcell_comb \PB_unit|clock_1kHz_div_count[0]~16 (
// Equation(s):
// \PB_unit|clock_1kHz_div_count[0]~16_combout  = \PB_unit|clock_1kHz_div_count [0] $ (VCC)
// \PB_unit|clock_1kHz_div_count[0]~17  = CARRY(\PB_unit|clock_1kHz_div_count [0])

	.dataa(gnd),
	.datab(\PB_unit|clock_1kHz_div_count [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\PB_unit|clock_1kHz_div_count[0]~16_combout ),
	.cout(\PB_unit|clock_1kHz_div_count[0]~17 ));
// synopsys translate_off
defparam \PB_unit|clock_1kHz_div_count[0]~16 .lut_mask = 16'h33CC;
defparam \PB_unit|clock_1kHz_div_count[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y31_N12
cycloneive_lcell_comb \PB_unit|clock_1kHz_div_count[6]~28 (
// Equation(s):
// \PB_unit|clock_1kHz_div_count[6]~28_combout  = (\PB_unit|clock_1kHz_div_count [6] & (\PB_unit|clock_1kHz_div_count[5]~27  $ (GND))) # (!\PB_unit|clock_1kHz_div_count [6] & (!\PB_unit|clock_1kHz_div_count[5]~27  & VCC))
// \PB_unit|clock_1kHz_div_count[6]~29  = CARRY((\PB_unit|clock_1kHz_div_count [6] & !\PB_unit|clock_1kHz_div_count[5]~27 ))

	.dataa(\PB_unit|clock_1kHz_div_count [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\PB_unit|clock_1kHz_div_count[5]~27 ),
	.combout(\PB_unit|clock_1kHz_div_count[6]~28_combout ),
	.cout(\PB_unit|clock_1kHz_div_count[6]~29 ));
// synopsys translate_off
defparam \PB_unit|clock_1kHz_div_count[6]~28 .lut_mask = 16'hA50A;
defparam \PB_unit|clock_1kHz_div_count[6]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X95_Y31_N13
dffeas \PB_unit|clock_1kHz_div_count[6] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\PB_unit|clock_1kHz_div_count[6]~28_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\PB_unit|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PB_unit|clock_1kHz_div_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \PB_unit|clock_1kHz_div_count[6] .is_wysiwyg = "true";
defparam \PB_unit|clock_1kHz_div_count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y31_N10
cycloneive_lcell_comb \PB_unit|clock_1kHz_div_count[5]~26 (
// Equation(s):
// \PB_unit|clock_1kHz_div_count[5]~26_combout  = (\PB_unit|clock_1kHz_div_count [5] & (!\PB_unit|clock_1kHz_div_count[4]~25 )) # (!\PB_unit|clock_1kHz_div_count [5] & ((\PB_unit|clock_1kHz_div_count[4]~25 ) # (GND)))
// \PB_unit|clock_1kHz_div_count[5]~27  = CARRY((!\PB_unit|clock_1kHz_div_count[4]~25 ) # (!\PB_unit|clock_1kHz_div_count [5]))

	.dataa(\PB_unit|clock_1kHz_div_count [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\PB_unit|clock_1kHz_div_count[4]~25 ),
	.combout(\PB_unit|clock_1kHz_div_count[5]~26_combout ),
	.cout(\PB_unit|clock_1kHz_div_count[5]~27 ));
// synopsys translate_off
defparam \PB_unit|clock_1kHz_div_count[5]~26 .lut_mask = 16'h5A5F;
defparam \PB_unit|clock_1kHz_div_count[5]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X95_Y31_N11
dffeas \PB_unit|clock_1kHz_div_count[5] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\PB_unit|clock_1kHz_div_count[5]~26_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\PB_unit|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PB_unit|clock_1kHz_div_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \PB_unit|clock_1kHz_div_count[5] .is_wysiwyg = "true";
defparam \PB_unit|clock_1kHz_div_count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y31_N6
cycloneive_lcell_comb \PB_unit|clock_1kHz_div_count[3]~22 (
// Equation(s):
// \PB_unit|clock_1kHz_div_count[3]~22_combout  = (\PB_unit|clock_1kHz_div_count [3] & (!\PB_unit|clock_1kHz_div_count[2]~21 )) # (!\PB_unit|clock_1kHz_div_count [3] & ((\PB_unit|clock_1kHz_div_count[2]~21 ) # (GND)))
// \PB_unit|clock_1kHz_div_count[3]~23  = CARRY((!\PB_unit|clock_1kHz_div_count[2]~21 ) # (!\PB_unit|clock_1kHz_div_count [3]))

	.dataa(\PB_unit|clock_1kHz_div_count [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\PB_unit|clock_1kHz_div_count[2]~21 ),
	.combout(\PB_unit|clock_1kHz_div_count[3]~22_combout ),
	.cout(\PB_unit|clock_1kHz_div_count[3]~23 ));
// synopsys translate_off
defparam \PB_unit|clock_1kHz_div_count[3]~22 .lut_mask = 16'h5A5F;
defparam \PB_unit|clock_1kHz_div_count[3]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X95_Y31_N7
dffeas \PB_unit|clock_1kHz_div_count[3] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\PB_unit|clock_1kHz_div_count[3]~22_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\PB_unit|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PB_unit|clock_1kHz_div_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \PB_unit|clock_1kHz_div_count[3] .is_wysiwyg = "true";
defparam \PB_unit|clock_1kHz_div_count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y31_N6
cycloneive_lcell_comb \PB_unit|Equal0~1 (
// Equation(s):
// \PB_unit|Equal0~1_combout  = (!\PB_unit|clock_1kHz_div_count [4] & !\PB_unit|clock_1kHz_div_count [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\PB_unit|clock_1kHz_div_count [4]),
	.datad(\PB_unit|clock_1kHz_div_count [3]),
	.cin(gnd),
	.combout(\PB_unit|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \PB_unit|Equal0~1 .lut_mask = 16'h000F;
defparam \PB_unit|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y31_N24
cycloneive_lcell_comb \PB_unit|LessThan0~1 (
// Equation(s):
// \PB_unit|LessThan0~1_combout  = (!\PB_unit|clock_1kHz_div_count [6] & (((\PB_unit|LessThan0~0_combout  & \PB_unit|Equal0~1_combout )) # (!\PB_unit|clock_1kHz_div_count [5])))

	.dataa(\PB_unit|LessThan0~0_combout ),
	.datab(\PB_unit|clock_1kHz_div_count [6]),
	.datac(\PB_unit|clock_1kHz_div_count [5]),
	.datad(\PB_unit|Equal0~1_combout ),
	.cin(gnd),
	.combout(\PB_unit|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \PB_unit|LessThan0~1 .lut_mask = 16'h2303;
defparam \PB_unit|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y31_N2
cycloneive_lcell_comb \PB_unit|LessThan0~2 (
// Equation(s):
// \PB_unit|LessThan0~2_combout  = (\PB_unit|Equal0~0_combout  & ((\PB_unit|LessThan0~1_combout ) # ((!\PB_unit|clock_1kHz_div_count [8]) # (!\PB_unit|clock_1kHz_div_count [7]))))

	.dataa(\PB_unit|Equal0~0_combout ),
	.datab(\PB_unit|LessThan0~1_combout ),
	.datac(\PB_unit|clock_1kHz_div_count [7]),
	.datad(\PB_unit|clock_1kHz_div_count [8]),
	.cin(gnd),
	.combout(\PB_unit|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \PB_unit|LessThan0~2 .lut_mask = 16'h8AAA;
defparam \PB_unit|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y31_N28
cycloneive_lcell_comb \PB_unit|clock_1kHz_div_count[14]~44 (
// Equation(s):
// \PB_unit|clock_1kHz_div_count[14]~44_combout  = (\PB_unit|clock_1kHz_div_count [14] & (\PB_unit|clock_1kHz_div_count[13]~43  $ (GND))) # (!\PB_unit|clock_1kHz_div_count [14] & (!\PB_unit|clock_1kHz_div_count[13]~43  & VCC))
// \PB_unit|clock_1kHz_div_count[14]~45  = CARRY((\PB_unit|clock_1kHz_div_count [14] & !\PB_unit|clock_1kHz_div_count[13]~43 ))

	.dataa(gnd),
	.datab(\PB_unit|clock_1kHz_div_count [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PB_unit|clock_1kHz_div_count[13]~43 ),
	.combout(\PB_unit|clock_1kHz_div_count[14]~44_combout ),
	.cout(\PB_unit|clock_1kHz_div_count[14]~45 ));
// synopsys translate_off
defparam \PB_unit|clock_1kHz_div_count[14]~44 .lut_mask = 16'hC30C;
defparam \PB_unit|clock_1kHz_div_count[14]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X95_Y31_N30
cycloneive_lcell_comb \PB_unit|clock_1kHz_div_count[15]~46 (
// Equation(s):
// \PB_unit|clock_1kHz_div_count[15]~46_combout  = \PB_unit|clock_1kHz_div_count [15] $ (\PB_unit|clock_1kHz_div_count[14]~45 )

	.dataa(\PB_unit|clock_1kHz_div_count [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\PB_unit|clock_1kHz_div_count[14]~45 ),
	.combout(\PB_unit|clock_1kHz_div_count[15]~46_combout ),
	.cout());
// synopsys translate_off
defparam \PB_unit|clock_1kHz_div_count[15]~46 .lut_mask = 16'h5A5A;
defparam \PB_unit|clock_1kHz_div_count[15]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X95_Y31_N31
dffeas \PB_unit|clock_1kHz_div_count[15] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\PB_unit|clock_1kHz_div_count[15]~46_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\PB_unit|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PB_unit|clock_1kHz_div_count [15]),
	.prn(vcc));
// synopsys translate_off
defparam \PB_unit|clock_1kHz_div_count[15] .is_wysiwyg = "true";
defparam \PB_unit|clock_1kHz_div_count[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y31_N4
cycloneive_lcell_comb \PB_unit|LessThan0~3 (
// Equation(s):
// \PB_unit|LessThan0~3_combout  = (\PB_unit|clock_1kHz_div_count [15]) # ((\PB_unit|clock_1kHz_div_count [13] & (!\PB_unit|LessThan0~2_combout  & \PB_unit|clock_1kHz_div_count [14])))

	.dataa(\PB_unit|clock_1kHz_div_count [13]),
	.datab(\PB_unit|LessThan0~2_combout ),
	.datac(\PB_unit|clock_1kHz_div_count [15]),
	.datad(\PB_unit|clock_1kHz_div_count [14]),
	.cin(gnd),
	.combout(\PB_unit|LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \PB_unit|LessThan0~3 .lut_mask = 16'hF2F0;
defparam \PB_unit|LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y31_N1
dffeas \PB_unit|clock_1kHz_div_count[0] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\PB_unit|clock_1kHz_div_count[0]~16_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\PB_unit|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PB_unit|clock_1kHz_div_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \PB_unit|clock_1kHz_div_count[0] .is_wysiwyg = "true";
defparam \PB_unit|clock_1kHz_div_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y31_N2
cycloneive_lcell_comb \PB_unit|clock_1kHz_div_count[1]~18 (
// Equation(s):
// \PB_unit|clock_1kHz_div_count[1]~18_combout  = (\PB_unit|clock_1kHz_div_count [1] & (!\PB_unit|clock_1kHz_div_count[0]~17 )) # (!\PB_unit|clock_1kHz_div_count [1] & ((\PB_unit|clock_1kHz_div_count[0]~17 ) # (GND)))
// \PB_unit|clock_1kHz_div_count[1]~19  = CARRY((!\PB_unit|clock_1kHz_div_count[0]~17 ) # (!\PB_unit|clock_1kHz_div_count [1]))

	.dataa(gnd),
	.datab(\PB_unit|clock_1kHz_div_count [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PB_unit|clock_1kHz_div_count[0]~17 ),
	.combout(\PB_unit|clock_1kHz_div_count[1]~18_combout ),
	.cout(\PB_unit|clock_1kHz_div_count[1]~19 ));
// synopsys translate_off
defparam \PB_unit|clock_1kHz_div_count[1]~18 .lut_mask = 16'h3C3F;
defparam \PB_unit|clock_1kHz_div_count[1]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X95_Y31_N3
dffeas \PB_unit|clock_1kHz_div_count[1] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\PB_unit|clock_1kHz_div_count[1]~18_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\PB_unit|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PB_unit|clock_1kHz_div_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \PB_unit|clock_1kHz_div_count[1] .is_wysiwyg = "true";
defparam \PB_unit|clock_1kHz_div_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y31_N4
cycloneive_lcell_comb \PB_unit|clock_1kHz_div_count[2]~20 (
// Equation(s):
// \PB_unit|clock_1kHz_div_count[2]~20_combout  = (\PB_unit|clock_1kHz_div_count [2] & (\PB_unit|clock_1kHz_div_count[1]~19  $ (GND))) # (!\PB_unit|clock_1kHz_div_count [2] & (!\PB_unit|clock_1kHz_div_count[1]~19  & VCC))
// \PB_unit|clock_1kHz_div_count[2]~21  = CARRY((\PB_unit|clock_1kHz_div_count [2] & !\PB_unit|clock_1kHz_div_count[1]~19 ))

	.dataa(gnd),
	.datab(\PB_unit|clock_1kHz_div_count [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PB_unit|clock_1kHz_div_count[1]~19 ),
	.combout(\PB_unit|clock_1kHz_div_count[2]~20_combout ),
	.cout(\PB_unit|clock_1kHz_div_count[2]~21 ));
// synopsys translate_off
defparam \PB_unit|clock_1kHz_div_count[2]~20 .lut_mask = 16'hC30C;
defparam \PB_unit|clock_1kHz_div_count[2]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X95_Y31_N5
dffeas \PB_unit|clock_1kHz_div_count[2] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\PB_unit|clock_1kHz_div_count[2]~20_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\PB_unit|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PB_unit|clock_1kHz_div_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \PB_unit|clock_1kHz_div_count[2] .is_wysiwyg = "true";
defparam \PB_unit|clock_1kHz_div_count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y31_N8
cycloneive_lcell_comb \PB_unit|clock_1kHz_div_count[4]~24 (
// Equation(s):
// \PB_unit|clock_1kHz_div_count[4]~24_combout  = (\PB_unit|clock_1kHz_div_count [4] & (\PB_unit|clock_1kHz_div_count[3]~23  $ (GND))) # (!\PB_unit|clock_1kHz_div_count [4] & (!\PB_unit|clock_1kHz_div_count[3]~23  & VCC))
// \PB_unit|clock_1kHz_div_count[4]~25  = CARRY((\PB_unit|clock_1kHz_div_count [4] & !\PB_unit|clock_1kHz_div_count[3]~23 ))

	.dataa(gnd),
	.datab(\PB_unit|clock_1kHz_div_count [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PB_unit|clock_1kHz_div_count[3]~23 ),
	.combout(\PB_unit|clock_1kHz_div_count[4]~24_combout ),
	.cout(\PB_unit|clock_1kHz_div_count[4]~25 ));
// synopsys translate_off
defparam \PB_unit|clock_1kHz_div_count[4]~24 .lut_mask = 16'hC30C;
defparam \PB_unit|clock_1kHz_div_count[4]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X95_Y31_N9
dffeas \PB_unit|clock_1kHz_div_count[4] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\PB_unit|clock_1kHz_div_count[4]~24_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\PB_unit|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PB_unit|clock_1kHz_div_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \PB_unit|clock_1kHz_div_count[4] .is_wysiwyg = "true";
defparam \PB_unit|clock_1kHz_div_count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y31_N14
cycloneive_lcell_comb \PB_unit|clock_1kHz_div_count[7]~30 (
// Equation(s):
// \PB_unit|clock_1kHz_div_count[7]~30_combout  = (\PB_unit|clock_1kHz_div_count [7] & (!\PB_unit|clock_1kHz_div_count[6]~29 )) # (!\PB_unit|clock_1kHz_div_count [7] & ((\PB_unit|clock_1kHz_div_count[6]~29 ) # (GND)))
// \PB_unit|clock_1kHz_div_count[7]~31  = CARRY((!\PB_unit|clock_1kHz_div_count[6]~29 ) # (!\PB_unit|clock_1kHz_div_count [7]))

	.dataa(gnd),
	.datab(\PB_unit|clock_1kHz_div_count [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PB_unit|clock_1kHz_div_count[6]~29 ),
	.combout(\PB_unit|clock_1kHz_div_count[7]~30_combout ),
	.cout(\PB_unit|clock_1kHz_div_count[7]~31 ));
// synopsys translate_off
defparam \PB_unit|clock_1kHz_div_count[7]~30 .lut_mask = 16'h3C3F;
defparam \PB_unit|clock_1kHz_div_count[7]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X95_Y31_N15
dffeas \PB_unit|clock_1kHz_div_count[7] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\PB_unit|clock_1kHz_div_count[7]~30_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\PB_unit|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PB_unit|clock_1kHz_div_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \PB_unit|clock_1kHz_div_count[7] .is_wysiwyg = "true";
defparam \PB_unit|clock_1kHz_div_count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y31_N16
cycloneive_lcell_comb \PB_unit|clock_1kHz_div_count[8]~32 (
// Equation(s):
// \PB_unit|clock_1kHz_div_count[8]~32_combout  = (\PB_unit|clock_1kHz_div_count [8] & (\PB_unit|clock_1kHz_div_count[7]~31  $ (GND))) # (!\PB_unit|clock_1kHz_div_count [8] & (!\PB_unit|clock_1kHz_div_count[7]~31  & VCC))
// \PB_unit|clock_1kHz_div_count[8]~33  = CARRY((\PB_unit|clock_1kHz_div_count [8] & !\PB_unit|clock_1kHz_div_count[7]~31 ))

	.dataa(gnd),
	.datab(\PB_unit|clock_1kHz_div_count [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PB_unit|clock_1kHz_div_count[7]~31 ),
	.combout(\PB_unit|clock_1kHz_div_count[8]~32_combout ),
	.cout(\PB_unit|clock_1kHz_div_count[8]~33 ));
// synopsys translate_off
defparam \PB_unit|clock_1kHz_div_count[8]~32 .lut_mask = 16'hC30C;
defparam \PB_unit|clock_1kHz_div_count[8]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X95_Y31_N17
dffeas \PB_unit|clock_1kHz_div_count[8] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\PB_unit|clock_1kHz_div_count[8]~32_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\PB_unit|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PB_unit|clock_1kHz_div_count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \PB_unit|clock_1kHz_div_count[8] .is_wysiwyg = "true";
defparam \PB_unit|clock_1kHz_div_count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y31_N18
cycloneive_lcell_comb \PB_unit|clock_1kHz_div_count[9]~34 (
// Equation(s):
// \PB_unit|clock_1kHz_div_count[9]~34_combout  = (\PB_unit|clock_1kHz_div_count [9] & (!\PB_unit|clock_1kHz_div_count[8]~33 )) # (!\PB_unit|clock_1kHz_div_count [9] & ((\PB_unit|clock_1kHz_div_count[8]~33 ) # (GND)))
// \PB_unit|clock_1kHz_div_count[9]~35  = CARRY((!\PB_unit|clock_1kHz_div_count[8]~33 ) # (!\PB_unit|clock_1kHz_div_count [9]))

	.dataa(gnd),
	.datab(\PB_unit|clock_1kHz_div_count [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PB_unit|clock_1kHz_div_count[8]~33 ),
	.combout(\PB_unit|clock_1kHz_div_count[9]~34_combout ),
	.cout(\PB_unit|clock_1kHz_div_count[9]~35 ));
// synopsys translate_off
defparam \PB_unit|clock_1kHz_div_count[9]~34 .lut_mask = 16'h3C3F;
defparam \PB_unit|clock_1kHz_div_count[9]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X95_Y31_N19
dffeas \PB_unit|clock_1kHz_div_count[9] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\PB_unit|clock_1kHz_div_count[9]~34_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\PB_unit|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PB_unit|clock_1kHz_div_count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \PB_unit|clock_1kHz_div_count[9] .is_wysiwyg = "true";
defparam \PB_unit|clock_1kHz_div_count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y31_N20
cycloneive_lcell_comb \PB_unit|clock_1kHz_div_count[10]~36 (
// Equation(s):
// \PB_unit|clock_1kHz_div_count[10]~36_combout  = (\PB_unit|clock_1kHz_div_count [10] & (\PB_unit|clock_1kHz_div_count[9]~35  $ (GND))) # (!\PB_unit|clock_1kHz_div_count [10] & (!\PB_unit|clock_1kHz_div_count[9]~35  & VCC))
// \PB_unit|clock_1kHz_div_count[10]~37  = CARRY((\PB_unit|clock_1kHz_div_count [10] & !\PB_unit|clock_1kHz_div_count[9]~35 ))

	.dataa(gnd),
	.datab(\PB_unit|clock_1kHz_div_count [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PB_unit|clock_1kHz_div_count[9]~35 ),
	.combout(\PB_unit|clock_1kHz_div_count[10]~36_combout ),
	.cout(\PB_unit|clock_1kHz_div_count[10]~37 ));
// synopsys translate_off
defparam \PB_unit|clock_1kHz_div_count[10]~36 .lut_mask = 16'hC30C;
defparam \PB_unit|clock_1kHz_div_count[10]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X95_Y31_N21
dffeas \PB_unit|clock_1kHz_div_count[10] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\PB_unit|clock_1kHz_div_count[10]~36_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\PB_unit|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PB_unit|clock_1kHz_div_count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \PB_unit|clock_1kHz_div_count[10] .is_wysiwyg = "true";
defparam \PB_unit|clock_1kHz_div_count[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y31_N24
cycloneive_lcell_comb \PB_unit|clock_1kHz_div_count[12]~40 (
// Equation(s):
// \PB_unit|clock_1kHz_div_count[12]~40_combout  = (\PB_unit|clock_1kHz_div_count [12] & (\PB_unit|clock_1kHz_div_count[11]~39  $ (GND))) # (!\PB_unit|clock_1kHz_div_count [12] & (!\PB_unit|clock_1kHz_div_count[11]~39  & VCC))
// \PB_unit|clock_1kHz_div_count[12]~41  = CARRY((\PB_unit|clock_1kHz_div_count [12] & !\PB_unit|clock_1kHz_div_count[11]~39 ))

	.dataa(gnd),
	.datab(\PB_unit|clock_1kHz_div_count [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PB_unit|clock_1kHz_div_count[11]~39 ),
	.combout(\PB_unit|clock_1kHz_div_count[12]~40_combout ),
	.cout(\PB_unit|clock_1kHz_div_count[12]~41 ));
// synopsys translate_off
defparam \PB_unit|clock_1kHz_div_count[12]~40 .lut_mask = 16'hC30C;
defparam \PB_unit|clock_1kHz_div_count[12]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X95_Y31_N25
dffeas \PB_unit|clock_1kHz_div_count[12] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\PB_unit|clock_1kHz_div_count[12]~40_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\PB_unit|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PB_unit|clock_1kHz_div_count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \PB_unit|clock_1kHz_div_count[12] .is_wysiwyg = "true";
defparam \PB_unit|clock_1kHz_div_count[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X95_Y31_N29
dffeas \PB_unit|clock_1kHz_div_count[14] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\PB_unit|clock_1kHz_div_count[14]~44_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\PB_unit|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PB_unit|clock_1kHz_div_count [14]),
	.prn(vcc));
// synopsys translate_off
defparam \PB_unit|clock_1kHz_div_count[14] .is_wysiwyg = "true";
defparam \PB_unit|clock_1kHz_div_count[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y31_N20
cycloneive_lcell_comb \PB_unit|Equal0~4 (
// Equation(s):
// \PB_unit|Equal0~4_combout  = (!\PB_unit|clock_1kHz_div_count [13] & (!\PB_unit|clock_1kHz_div_count [14] & (!\PB_unit|clock_1kHz_div_count [15] & !\PB_unit|clock_1kHz_div_count [8])))

	.dataa(\PB_unit|clock_1kHz_div_count [13]),
	.datab(\PB_unit|clock_1kHz_div_count [14]),
	.datac(\PB_unit|clock_1kHz_div_count [15]),
	.datad(\PB_unit|clock_1kHz_div_count [8]),
	.cin(gnd),
	.combout(\PB_unit|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \PB_unit|Equal0~4 .lut_mask = 16'h0001;
defparam \PB_unit|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y31_N16
cycloneive_lcell_comb \PB_unit|Equal0~2 (
// Equation(s):
// \PB_unit|Equal0~2_combout  = (\PB_unit|Equal0~0_combout  & (\PB_unit|Equal0~1_combout  & (!\PB_unit|clock_1kHz_div_count [0] & !\PB_unit|clock_1kHz_div_count [1])))

	.dataa(\PB_unit|Equal0~0_combout ),
	.datab(\PB_unit|Equal0~1_combout ),
	.datac(\PB_unit|clock_1kHz_div_count [0]),
	.datad(\PB_unit|clock_1kHz_div_count [1]),
	.cin(gnd),
	.combout(\PB_unit|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \PB_unit|Equal0~2 .lut_mask = 16'h0008;
defparam \PB_unit|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y31_N26
cycloneive_lcell_comb \PB_unit|clock_1kHz~0 (
// Equation(s):
// \PB_unit|clock_1kHz~0_combout  = \PB_unit|clock_1kHz~q  $ (((\PB_unit|Equal0~3_combout  & (\PB_unit|Equal0~4_combout  & \PB_unit|Equal0~2_combout ))))

	.dataa(\PB_unit|Equal0~3_combout ),
	.datab(\PB_unit|Equal0~4_combout ),
	.datac(\PB_unit|clock_1kHz~q ),
	.datad(\PB_unit|Equal0~2_combout ),
	.cin(gnd),
	.combout(\PB_unit|clock_1kHz~0_combout ),
	.cout());
// synopsys translate_off
defparam \PB_unit|clock_1kHz~0 .lut_mask = 16'h78F0;
defparam \PB_unit|clock_1kHz~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X94_Y31_N27
dffeas \PB_unit|clock_1kHz (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\PB_unit|clock_1kHz~0_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PB_unit|clock_1kHz~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PB_unit|clock_1kHz .is_wysiwyg = "true";
defparam \PB_unit|clock_1kHz .power_up = "low";
// synopsys translate_on

// Location: FF_X94_Y31_N1
dffeas \PB_unit|clock_1kHz_buf (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\PB_unit|clock_1kHz~q ),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PB_unit|clock_1kHz_buf~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PB_unit|clock_1kHz_buf .is_wysiwyg = "true";
defparam \PB_unit|clock_1kHz_buf .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y31_N0
cycloneive_lcell_comb \PB_unit|always3~0 (
// Equation(s):
// \PB_unit|always3~0_combout  = (!\PB_unit|clock_1kHz~q  & \PB_unit|clock_1kHz_buf~q )

	.dataa(\PB_unit|clock_1kHz~q ),
	.datab(gnd),
	.datac(\PB_unit|clock_1kHz_buf~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\PB_unit|always3~0_combout ),
	.cout());
// synopsys translate_off
defparam \PB_unit|always3~0 .lut_mask = 16'h5050;
defparam \PB_unit|always3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y31_N29
dffeas \PB_unit|debounce_shift_reg[0][0] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\PB_unit|debounce_shift_reg[0][0]~0_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PB_unit|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PB_unit|debounce_shift_reg[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PB_unit|debounce_shift_reg[0][0] .is_wysiwyg = "true";
defparam \PB_unit|debounce_shift_reg[0][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y31_N26
cycloneive_lcell_comb \PB_unit|debounce_shift_reg[0][1]~feeder (
// Equation(s):
// \PB_unit|debounce_shift_reg[0][1]~feeder_combout  = \PB_unit|debounce_shift_reg[0][0]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PB_unit|debounce_shift_reg[0][0]~q ),
	.cin(gnd),
	.combout(\PB_unit|debounce_shift_reg[0][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PB_unit|debounce_shift_reg[0][1]~feeder .lut_mask = 16'hFF00;
defparam \PB_unit|debounce_shift_reg[0][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y31_N27
dffeas \PB_unit|debounce_shift_reg[0][1] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\PB_unit|debounce_shift_reg[0][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PB_unit|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PB_unit|debounce_shift_reg[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PB_unit|debounce_shift_reg[0][1] .is_wysiwyg = "true";
defparam \PB_unit|debounce_shift_reg[0][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X92_Y31_N9
dffeas \PB_unit|debounce_shift_reg[0][2] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\PB_unit|debounce_shift_reg[0][1]~q ),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PB_unit|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PB_unit|debounce_shift_reg[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PB_unit|debounce_shift_reg[0][2] .is_wysiwyg = "true";
defparam \PB_unit|debounce_shift_reg[0][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y31_N22
cycloneive_lcell_comb \PB_unit|debounce_shift_reg[0][3]~feeder (
// Equation(s):
// \PB_unit|debounce_shift_reg[0][3]~feeder_combout  = \PB_unit|debounce_shift_reg[0][2]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PB_unit|debounce_shift_reg[0][2]~q ),
	.cin(gnd),
	.combout(\PB_unit|debounce_shift_reg[0][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PB_unit|debounce_shift_reg[0][3]~feeder .lut_mask = 16'hFF00;
defparam \PB_unit|debounce_shift_reg[0][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y31_N23
dffeas \PB_unit|debounce_shift_reg[0][3] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\PB_unit|debounce_shift_reg[0][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PB_unit|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PB_unit|debounce_shift_reg[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PB_unit|debounce_shift_reg[0][3] .is_wysiwyg = "true";
defparam \PB_unit|debounce_shift_reg[0][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X92_Y31_N21
dffeas \PB_unit|debounce_shift_reg[0][4] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\PB_unit|debounce_shift_reg[0][3]~q ),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PB_unit|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PB_unit|debounce_shift_reg[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PB_unit|debounce_shift_reg[0][4] .is_wysiwyg = "true";
defparam \PB_unit|debounce_shift_reg[0][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y31_N10
cycloneive_lcell_comb \PB_unit|debounce_shift_reg[0][5]~feeder (
// Equation(s):
// \PB_unit|debounce_shift_reg[0][5]~feeder_combout  = \PB_unit|debounce_shift_reg[0][4]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PB_unit|debounce_shift_reg[0][4]~q ),
	.cin(gnd),
	.combout(\PB_unit|debounce_shift_reg[0][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PB_unit|debounce_shift_reg[0][5]~feeder .lut_mask = 16'hFF00;
defparam \PB_unit|debounce_shift_reg[0][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y31_N11
dffeas \PB_unit|debounce_shift_reg[0][5] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\PB_unit|debounce_shift_reg[0][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PB_unit|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PB_unit|debounce_shift_reg[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PB_unit|debounce_shift_reg[0][5] .is_wysiwyg = "true";
defparam \PB_unit|debounce_shift_reg[0][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y31_N8
cycloneive_lcell_comb \PB_unit|WideOr0~1 (
// Equation(s):
// \PB_unit|WideOr0~1_combout  = (\PB_unit|debounce_shift_reg[0][3]~q ) # ((\PB_unit|debounce_shift_reg[0][4]~q ) # ((\PB_unit|debounce_shift_reg[0][2]~q ) # (\PB_unit|debounce_shift_reg[0][5]~q )))

	.dataa(\PB_unit|debounce_shift_reg[0][3]~q ),
	.datab(\PB_unit|debounce_shift_reg[0][4]~q ),
	.datac(\PB_unit|debounce_shift_reg[0][2]~q ),
	.datad(\PB_unit|debounce_shift_reg[0][5]~q ),
	.cin(gnd),
	.combout(\PB_unit|WideOr0~1_combout ),
	.cout());
// synopsys translate_off
defparam \PB_unit|WideOr0~1 .lut_mask = 16'hFFFE;
defparam \PB_unit|WideOr0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y31_N16
cycloneive_lcell_comb \PB_unit|debounce_shift_reg[0][6]~feeder (
// Equation(s):
// \PB_unit|debounce_shift_reg[0][6]~feeder_combout  = \PB_unit|debounce_shift_reg[0][5]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PB_unit|debounce_shift_reg[0][5]~q ),
	.cin(gnd),
	.combout(\PB_unit|debounce_shift_reg[0][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PB_unit|debounce_shift_reg[0][6]~feeder .lut_mask = 16'hFF00;
defparam \PB_unit|debounce_shift_reg[0][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y31_N17
dffeas \PB_unit|debounce_shift_reg[0][6] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\PB_unit|debounce_shift_reg[0][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PB_unit|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PB_unit|debounce_shift_reg[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PB_unit|debounce_shift_reg[0][6] .is_wysiwyg = "true";
defparam \PB_unit|debounce_shift_reg[0][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y31_N6
cycloneive_lcell_comb \PB_unit|debounce_shift_reg[0][7]~feeder (
// Equation(s):
// \PB_unit|debounce_shift_reg[0][7]~feeder_combout  = \PB_unit|debounce_shift_reg[0][6]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PB_unit|debounce_shift_reg[0][6]~q ),
	.cin(gnd),
	.combout(\PB_unit|debounce_shift_reg[0][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PB_unit|debounce_shift_reg[0][7]~feeder .lut_mask = 16'hFF00;
defparam \PB_unit|debounce_shift_reg[0][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y31_N7
dffeas \PB_unit|debounce_shift_reg[0][7] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\PB_unit|debounce_shift_reg[0][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PB_unit|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PB_unit|debounce_shift_reg[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PB_unit|debounce_shift_reg[0][7] .is_wysiwyg = "true";
defparam \PB_unit|debounce_shift_reg[0][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y31_N4
cycloneive_lcell_comb \PB_unit|debounce_shift_reg[0][8]~feeder (
// Equation(s):
// \PB_unit|debounce_shift_reg[0][8]~feeder_combout  = \PB_unit|debounce_shift_reg[0][7]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PB_unit|debounce_shift_reg[0][7]~q ),
	.cin(gnd),
	.combout(\PB_unit|debounce_shift_reg[0][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PB_unit|debounce_shift_reg[0][8]~feeder .lut_mask = 16'hFF00;
defparam \PB_unit|debounce_shift_reg[0][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y31_N5
dffeas \PB_unit|debounce_shift_reg[0][8] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\PB_unit|debounce_shift_reg[0][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PB_unit|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PB_unit|debounce_shift_reg[0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PB_unit|debounce_shift_reg[0][8] .is_wysiwyg = "true";
defparam \PB_unit|debounce_shift_reg[0][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X92_Y31_N3
dffeas \PB_unit|debounce_shift_reg[0][9] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\PB_unit|debounce_shift_reg[0][8]~q ),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PB_unit|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PB_unit|debounce_shift_reg[0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PB_unit|debounce_shift_reg[0][9] .is_wysiwyg = "true";
defparam \PB_unit|debounce_shift_reg[0][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y31_N2
cycloneive_lcell_comb \PB_unit|WideOr0~0 (
// Equation(s):
// \PB_unit|WideOr0~0_combout  = (\PB_unit|debounce_shift_reg[0][7]~q ) # ((\PB_unit|debounce_shift_reg[0][8]~q ) # ((\PB_unit|debounce_shift_reg[0][9]~q ) # (\PB_unit|debounce_shift_reg[0][6]~q )))

	.dataa(\PB_unit|debounce_shift_reg[0][7]~q ),
	.datab(\PB_unit|debounce_shift_reg[0][8]~q ),
	.datac(\PB_unit|debounce_shift_reg[0][9]~q ),
	.datad(\PB_unit|debounce_shift_reg[0][6]~q ),
	.cin(gnd),
	.combout(\PB_unit|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \PB_unit|WideOr0~0 .lut_mask = 16'hFFFE;
defparam \PB_unit|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y31_N24
cycloneive_lcell_comb \PB_unit|WideOr0~2 (
// Equation(s):
// \PB_unit|WideOr0~2_combout  = (\PB_unit|debounce_shift_reg[0][0]~q ) # ((\PB_unit|WideOr0~1_combout ) # ((\PB_unit|debounce_shift_reg[0][1]~q ) # (\PB_unit|WideOr0~0_combout )))

	.dataa(\PB_unit|debounce_shift_reg[0][0]~q ),
	.datab(\PB_unit|WideOr0~1_combout ),
	.datac(\PB_unit|debounce_shift_reg[0][1]~q ),
	.datad(\PB_unit|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\PB_unit|WideOr0~2_combout ),
	.cout());
// synopsys translate_off
defparam \PB_unit|WideOr0~2 .lut_mask = 16'hFFFE;
defparam \PB_unit|WideOr0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y31_N25
dffeas \PB_unit|push_button_status[0] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\PB_unit|WideOr0~2_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PB_unit|push_button_status [0]),
	.prn(vcc));
// synopsys translate_off
defparam \PB_unit|push_button_status[0] .is_wysiwyg = "true";
defparam \PB_unit|push_button_status[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y21_N29
dffeas \PB_unit|push_button_status_buf[0] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\PB_unit|push_button_status [0]),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PB_unit|push_button_status_buf [0]),
	.prn(vcc));
// synopsys translate_off
defparam \PB_unit|push_button_status_buf[0] .is_wysiwyg = "true";
defparam \PB_unit|push_button_status_buf[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N28
cycloneive_lcell_comb \always0~9 (
// Equation(s):
// \always0~9_combout  = (\UART_RX_I~input_o  & ((\PB_unit|push_button_status_buf [0]) # (!\PB_unit|push_button_status [0])))

	.dataa(\PB_unit|push_button_status [0]),
	.datab(gnd),
	.datac(\PB_unit|push_button_status_buf [0]),
	.datad(\UART_RX_I~input_o ),
	.cin(gnd),
	.combout(\always0~9_combout ),
	.cout());
// synopsys translate_off
defparam \always0~9 .lut_mask = 16'hF500;
defparam \always0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N20
cycloneive_lcell_comb \Selector0~0 (
// Equation(s):
// \Selector0~0_combout  = (\Equal3~0_combout  & ((top_state[1] & (!\VGA_enable~q )) # (!top_state[1] & ((\always0~9_combout ))))) # (!\Equal3~0_combout  & (!\VGA_enable~q ))

	.dataa(\VGA_enable~q ),
	.datab(\Equal3~0_combout ),
	.datac(\always0~9_combout ),
	.datad(top_state[1]),
	.cin(gnd),
	.combout(\Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector0~0 .lut_mask = 16'h55D1;
defparam \Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N10
cycloneive_lcell_comb \Selector0~1 (
// Equation(s):
// \Selector0~1_combout  = (!\Selector0~0_combout  & (((\always0~8_combout ) # (!\Equal3~0_combout )) # (!top_state[1])))

	.dataa(top_state[1]),
	.datab(\Equal3~0_combout ),
	.datac(\always0~8_combout ),
	.datad(\Selector0~0_combout ),
	.cin(gnd),
	.combout(\Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector0~1 .lut_mask = 16'h00F7;
defparam \Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y21_N11
dffeas VGA_enable(
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\Selector0~1_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_enable~q ),
	.prn(vcc));
// synopsys translate_off
defparam VGA_enable.is_wysiwyg = "true";
defparam VGA_enable.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N8
cycloneive_lcell_comb \VGA_unit|VGA_unit|V_Cont[0]~10 (
// Equation(s):
// \VGA_unit|VGA_unit|V_Cont[0]~10_combout  = \VGA_unit|VGA_unit|V_Cont [0] $ (VCC)
// \VGA_unit|VGA_unit|V_Cont[0]~11  = CARRY(\VGA_unit|VGA_unit|V_Cont [0])

	.dataa(gnd),
	.datab(\VGA_unit|VGA_unit|V_Cont [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|V_Cont[0]~10_combout ),
	.cout(\VGA_unit|VGA_unit|V_Cont[0]~11 ));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|V_Cont[0]~10 .lut_mask = 16'h33CC;
defparam \VGA_unit|VGA_unit|V_Cont[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N24
cycloneive_lcell_comb \VGA_unit|VGA_unit|V_Cont[8]~26 (
// Equation(s):
// \VGA_unit|VGA_unit|V_Cont[8]~26_combout  = (\VGA_unit|VGA_unit|V_Cont [8] & (\VGA_unit|VGA_unit|V_Cont[7]~25  $ (GND))) # (!\VGA_unit|VGA_unit|V_Cont [8] & (!\VGA_unit|VGA_unit|V_Cont[7]~25  & VCC))
// \VGA_unit|VGA_unit|V_Cont[8]~27  = CARRY((\VGA_unit|VGA_unit|V_Cont [8] & !\VGA_unit|VGA_unit|V_Cont[7]~25 ))

	.dataa(\VGA_unit|VGA_unit|V_Cont [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_unit|VGA_unit|V_Cont[7]~25 ),
	.combout(\VGA_unit|VGA_unit|V_Cont[8]~26_combout ),
	.cout(\VGA_unit|VGA_unit|V_Cont[8]~27 ));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|V_Cont[8]~26 .lut_mask = 16'hA50A;
defparam \VGA_unit|VGA_unit|V_Cont[8]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N14
cycloneive_lcell_comb \VGA_unit|VGA_unit|H_Cont[1]~12 (
// Equation(s):
// \VGA_unit|VGA_unit|H_Cont[1]~12_combout  = (\VGA_unit|VGA_unit|H_Cont [1] & (!\VGA_unit|VGA_unit|H_Cont[0]~11 )) # (!\VGA_unit|VGA_unit|H_Cont [1] & ((\VGA_unit|VGA_unit|H_Cont[0]~11 ) # (GND)))
// \VGA_unit|VGA_unit|H_Cont[1]~13  = CARRY((!\VGA_unit|VGA_unit|H_Cont[0]~11 ) # (!\VGA_unit|VGA_unit|H_Cont [1]))

	.dataa(gnd),
	.datab(\VGA_unit|VGA_unit|H_Cont [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_unit|VGA_unit|H_Cont[0]~11 ),
	.combout(\VGA_unit|VGA_unit|H_Cont[1]~12_combout ),
	.cout(\VGA_unit|VGA_unit|H_Cont[1]~13 ));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|H_Cont[1]~12 .lut_mask = 16'h3C3F;
defparam \VGA_unit|VGA_unit|H_Cont[1]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N26
cycloneive_lcell_comb \VGA_unit|VGA_unit|H_Cont[7]~24 (
// Equation(s):
// \VGA_unit|VGA_unit|H_Cont[7]~24_combout  = (\VGA_unit|VGA_unit|H_Cont [7] & (!\VGA_unit|VGA_unit|H_Cont[6]~23 )) # (!\VGA_unit|VGA_unit|H_Cont [7] & ((\VGA_unit|VGA_unit|H_Cont[6]~23 ) # (GND)))
// \VGA_unit|VGA_unit|H_Cont[7]~25  = CARRY((!\VGA_unit|VGA_unit|H_Cont[6]~23 ) # (!\VGA_unit|VGA_unit|H_Cont [7]))

	.dataa(\VGA_unit|VGA_unit|H_Cont [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_unit|VGA_unit|H_Cont[6]~23 ),
	.combout(\VGA_unit|VGA_unit|H_Cont[7]~24_combout ),
	.cout(\VGA_unit|VGA_unit|H_Cont[7]~25 ));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|H_Cont[7]~24 .lut_mask = 16'h5A5F;
defparam \VGA_unit|VGA_unit|H_Cont[7]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N20
cycloneive_lcell_comb \VGA_unit|VGA_unit|counter_enable~0 (
// Equation(s):
// \VGA_unit|VGA_unit|counter_enable~0_combout  = !\VGA_unit|VGA_unit|counter_enable~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\VGA_unit|VGA_unit|counter_enable~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|counter_enable~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|counter_enable~0 .lut_mask = 16'h0F0F;
defparam \VGA_unit|VGA_unit|counter_enable~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y23_N21
dffeas \VGA_unit|VGA_unit|counter_enable (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|VGA_unit|counter_enable~0_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_unit|counter_enable~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|counter_enable .is_wysiwyg = "true";
defparam \VGA_unit|VGA_unit|counter_enable .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y21_N27
dffeas \VGA_unit|VGA_unit|H_Cont[7] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|VGA_unit|H_Cont[7]~24_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\VGA_unit|VGA_unit|LessThan0~2_combout ),
	.sload(gnd),
	.ena(\VGA_unit|VGA_unit|counter_enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_unit|H_Cont [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|H_Cont[7] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_unit|H_Cont[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N0
cycloneive_lcell_comb \VGA_unit|VGA_unit|LessThan0~1 (
// Equation(s):
// \VGA_unit|VGA_unit|LessThan0~1_combout  = (\VGA_unit|VGA_unit|H_Cont [7]) # ((\VGA_unit|VGA_unit|H_Cont [6]) # ((!\VGA_unit|VGA_unit|LessThan0~0_combout  & \VGA_unit|VGA_unit|H_Cont [1])))

	.dataa(\VGA_unit|VGA_unit|LessThan0~0_combout ),
	.datab(\VGA_unit|VGA_unit|H_Cont [1]),
	.datac(\VGA_unit|VGA_unit|H_Cont [7]),
	.datad(\VGA_unit|VGA_unit|H_Cont [6]),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|LessThan0~1 .lut_mask = 16'hFFF4;
defparam \VGA_unit|VGA_unit|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N22
cycloneive_lcell_comb \VGA_unit|VGA_unit|H_Cont[5]~20 (
// Equation(s):
// \VGA_unit|VGA_unit|H_Cont[5]~20_combout  = (\VGA_unit|VGA_unit|H_Cont [5] & (!\VGA_unit|VGA_unit|H_Cont[4]~19 )) # (!\VGA_unit|VGA_unit|H_Cont [5] & ((\VGA_unit|VGA_unit|H_Cont[4]~19 ) # (GND)))
// \VGA_unit|VGA_unit|H_Cont[5]~21  = CARRY((!\VGA_unit|VGA_unit|H_Cont[4]~19 ) # (!\VGA_unit|VGA_unit|H_Cont [5]))

	.dataa(\VGA_unit|VGA_unit|H_Cont [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_unit|VGA_unit|H_Cont[4]~19 ),
	.combout(\VGA_unit|VGA_unit|H_Cont[5]~20_combout ),
	.cout(\VGA_unit|VGA_unit|H_Cont[5]~21 ));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|H_Cont[5]~20 .lut_mask = 16'h5A5F;
defparam \VGA_unit|VGA_unit|H_Cont[5]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y21_N23
dffeas \VGA_unit|VGA_unit|H_Cont[5] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|VGA_unit|H_Cont[5]~20_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\VGA_unit|VGA_unit|LessThan0~2_combout ),
	.sload(gnd),
	.ena(\VGA_unit|VGA_unit|counter_enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_unit|H_Cont [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|H_Cont[5] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_unit|H_Cont[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N2
cycloneive_lcell_comb \VGA_unit|VGA_unit|LessThan0~2 (
// Equation(s):
// \VGA_unit|VGA_unit|LessThan0~2_combout  = (\VGA_unit|VGA_unit|H_Cont [9] & (\VGA_unit|VGA_unit|H_Cont [8] & ((\VGA_unit|VGA_unit|LessThan0~1_combout ) # (\VGA_unit|VGA_unit|H_Cont [5]))))

	.dataa(\VGA_unit|VGA_unit|H_Cont [9]),
	.datab(\VGA_unit|VGA_unit|H_Cont [8]),
	.datac(\VGA_unit|VGA_unit|LessThan0~1_combout ),
	.datad(\VGA_unit|VGA_unit|H_Cont [5]),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|LessThan0~2 .lut_mask = 16'h8880;
defparam \VGA_unit|VGA_unit|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y21_N15
dffeas \VGA_unit|VGA_unit|H_Cont[1] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|VGA_unit|H_Cont[1]~12_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\VGA_unit|VGA_unit|LessThan0~2_combout ),
	.sload(gnd),
	.ena(\VGA_unit|VGA_unit|counter_enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_unit|H_Cont [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|H_Cont[1] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_unit|H_Cont[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N16
cycloneive_lcell_comb \VGA_unit|VGA_unit|H_Cont[2]~14 (
// Equation(s):
// \VGA_unit|VGA_unit|H_Cont[2]~14_combout  = (\VGA_unit|VGA_unit|H_Cont [2] & (\VGA_unit|VGA_unit|H_Cont[1]~13  $ (GND))) # (!\VGA_unit|VGA_unit|H_Cont [2] & (!\VGA_unit|VGA_unit|H_Cont[1]~13  & VCC))
// \VGA_unit|VGA_unit|H_Cont[2]~15  = CARRY((\VGA_unit|VGA_unit|H_Cont [2] & !\VGA_unit|VGA_unit|H_Cont[1]~13 ))

	.dataa(gnd),
	.datab(\VGA_unit|VGA_unit|H_Cont [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_unit|VGA_unit|H_Cont[1]~13 ),
	.combout(\VGA_unit|VGA_unit|H_Cont[2]~14_combout ),
	.cout(\VGA_unit|VGA_unit|H_Cont[2]~15 ));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|H_Cont[2]~14 .lut_mask = 16'hC30C;
defparam \VGA_unit|VGA_unit|H_Cont[2]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y21_N17
dffeas \VGA_unit|VGA_unit|H_Cont[2] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|VGA_unit|H_Cont[2]~14_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\VGA_unit|VGA_unit|LessThan0~2_combout ),
	.sload(gnd),
	.ena(\VGA_unit|VGA_unit|counter_enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_unit|H_Cont [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|H_Cont[2] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_unit|H_Cont[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N18
cycloneive_lcell_comb \VGA_unit|VGA_unit|H_Cont[3]~16 (
// Equation(s):
// \VGA_unit|VGA_unit|H_Cont[3]~16_combout  = (\VGA_unit|VGA_unit|H_Cont [3] & (!\VGA_unit|VGA_unit|H_Cont[2]~15 )) # (!\VGA_unit|VGA_unit|H_Cont [3] & ((\VGA_unit|VGA_unit|H_Cont[2]~15 ) # (GND)))
// \VGA_unit|VGA_unit|H_Cont[3]~17  = CARRY((!\VGA_unit|VGA_unit|H_Cont[2]~15 ) # (!\VGA_unit|VGA_unit|H_Cont [3]))

	.dataa(gnd),
	.datab(\VGA_unit|VGA_unit|H_Cont [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_unit|VGA_unit|H_Cont[2]~15 ),
	.combout(\VGA_unit|VGA_unit|H_Cont[3]~16_combout ),
	.cout(\VGA_unit|VGA_unit|H_Cont[3]~17 ));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|H_Cont[3]~16 .lut_mask = 16'h3C3F;
defparam \VGA_unit|VGA_unit|H_Cont[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y21_N19
dffeas \VGA_unit|VGA_unit|H_Cont[3] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|VGA_unit|H_Cont[3]~16_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\VGA_unit|VGA_unit|LessThan0~2_combout ),
	.sload(gnd),
	.ena(\VGA_unit|VGA_unit|counter_enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_unit|H_Cont [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|H_Cont[3] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_unit|H_Cont[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N20
cycloneive_lcell_comb \VGA_unit|VGA_unit|H_Cont[4]~18 (
// Equation(s):
// \VGA_unit|VGA_unit|H_Cont[4]~18_combout  = (\VGA_unit|VGA_unit|H_Cont [4] & (\VGA_unit|VGA_unit|H_Cont[3]~17  $ (GND))) # (!\VGA_unit|VGA_unit|H_Cont [4] & (!\VGA_unit|VGA_unit|H_Cont[3]~17  & VCC))
// \VGA_unit|VGA_unit|H_Cont[4]~19  = CARRY((\VGA_unit|VGA_unit|H_Cont [4] & !\VGA_unit|VGA_unit|H_Cont[3]~17 ))

	.dataa(gnd),
	.datab(\VGA_unit|VGA_unit|H_Cont [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_unit|VGA_unit|H_Cont[3]~17 ),
	.combout(\VGA_unit|VGA_unit|H_Cont[4]~18_combout ),
	.cout(\VGA_unit|VGA_unit|H_Cont[4]~19 ));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|H_Cont[4]~18 .lut_mask = 16'hC30C;
defparam \VGA_unit|VGA_unit|H_Cont[4]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y21_N21
dffeas \VGA_unit|VGA_unit|H_Cont[4] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|VGA_unit|H_Cont[4]~18_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\VGA_unit|VGA_unit|LessThan0~2_combout ),
	.sload(gnd),
	.ena(\VGA_unit|VGA_unit|counter_enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_unit|H_Cont [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|H_Cont[4] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_unit|H_Cont[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N24
cycloneive_lcell_comb \VGA_unit|VGA_unit|H_Cont[6]~22 (
// Equation(s):
// \VGA_unit|VGA_unit|H_Cont[6]~22_combout  = (\VGA_unit|VGA_unit|H_Cont [6] & (\VGA_unit|VGA_unit|H_Cont[5]~21  $ (GND))) # (!\VGA_unit|VGA_unit|H_Cont [6] & (!\VGA_unit|VGA_unit|H_Cont[5]~21  & VCC))
// \VGA_unit|VGA_unit|H_Cont[6]~23  = CARRY((\VGA_unit|VGA_unit|H_Cont [6] & !\VGA_unit|VGA_unit|H_Cont[5]~21 ))

	.dataa(gnd),
	.datab(\VGA_unit|VGA_unit|H_Cont [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_unit|VGA_unit|H_Cont[5]~21 ),
	.combout(\VGA_unit|VGA_unit|H_Cont[6]~22_combout ),
	.cout(\VGA_unit|VGA_unit|H_Cont[6]~23 ));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|H_Cont[6]~22 .lut_mask = 16'hC30C;
defparam \VGA_unit|VGA_unit|H_Cont[6]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y21_N25
dffeas \VGA_unit|VGA_unit|H_Cont[6] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|VGA_unit|H_Cont[6]~22_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\VGA_unit|VGA_unit|LessThan0~2_combout ),
	.sload(gnd),
	.ena(\VGA_unit|VGA_unit|counter_enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_unit|H_Cont [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|H_Cont[6] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_unit|H_Cont[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N28
cycloneive_lcell_comb \VGA_unit|VGA_unit|H_Cont[8]~26 (
// Equation(s):
// \VGA_unit|VGA_unit|H_Cont[8]~26_combout  = (\VGA_unit|VGA_unit|H_Cont [8] & (\VGA_unit|VGA_unit|H_Cont[7]~25  $ (GND))) # (!\VGA_unit|VGA_unit|H_Cont [8] & (!\VGA_unit|VGA_unit|H_Cont[7]~25  & VCC))
// \VGA_unit|VGA_unit|H_Cont[8]~27  = CARRY((\VGA_unit|VGA_unit|H_Cont [8] & !\VGA_unit|VGA_unit|H_Cont[7]~25 ))

	.dataa(gnd),
	.datab(\VGA_unit|VGA_unit|H_Cont [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_unit|VGA_unit|H_Cont[7]~25 ),
	.combout(\VGA_unit|VGA_unit|H_Cont[8]~26_combout ),
	.cout(\VGA_unit|VGA_unit|H_Cont[8]~27 ));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|H_Cont[8]~26 .lut_mask = 16'hC30C;
defparam \VGA_unit|VGA_unit|H_Cont[8]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y21_N29
dffeas \VGA_unit|VGA_unit|H_Cont[8] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|VGA_unit|H_Cont[8]~26_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\VGA_unit|VGA_unit|LessThan0~2_combout ),
	.sload(gnd),
	.ena(\VGA_unit|VGA_unit|counter_enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_unit|H_Cont [8]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|H_Cont[8] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_unit|H_Cont[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N30
cycloneive_lcell_comb \VGA_unit|VGA_unit|H_Cont[9]~28 (
// Equation(s):
// \VGA_unit|VGA_unit|H_Cont[9]~28_combout  = \VGA_unit|VGA_unit|H_Cont [9] $ (\VGA_unit|VGA_unit|H_Cont[8]~27 )

	.dataa(\VGA_unit|VGA_unit|H_Cont [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\VGA_unit|VGA_unit|H_Cont[8]~27 ),
	.combout(\VGA_unit|VGA_unit|H_Cont[9]~28_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|H_Cont[9]~28 .lut_mask = 16'h5A5A;
defparam \VGA_unit|VGA_unit|H_Cont[9]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y21_N31
dffeas \VGA_unit|VGA_unit|H_Cont[9] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|VGA_unit|H_Cont[9]~28_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\VGA_unit|VGA_unit|LessThan0~2_combout ),
	.sload(gnd),
	.ena(\VGA_unit|VGA_unit|counter_enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_unit|H_Cont [9]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|H_Cont[9] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_unit|H_Cont[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N18
cycloneive_lcell_comb \VGA_unit|VGA_unit|oVGA_V_SYNC~0 (
// Equation(s):
// \VGA_unit|VGA_unit|oVGA_V_SYNC~0_combout  = (!\VGA_unit|VGA_unit|H_Cont [9] & !\VGA_unit|VGA_unit|H_Cont [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(\VGA_unit|VGA_unit|H_Cont [9]),
	.datad(\VGA_unit|VGA_unit|H_Cont [8]),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|oVGA_V_SYNC~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|oVGA_V_SYNC~0 .lut_mask = 16'h000F;
defparam \VGA_unit|VGA_unit|oVGA_V_SYNC~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N2
cycloneive_lcell_comb \VGA_unit|VGA_unit|oVGA_V_SYNC~2 (
// Equation(s):
// \VGA_unit|VGA_unit|oVGA_V_SYNC~2_combout  = (!\VGA_unit|VGA_unit|H_Cont [0] & (!\VGA_unit|VGA_unit|H_Cont [3] & (\VGA_unit|VGA_unit|counter_enable~q  & !\VGA_unit|VGA_unit|H_Cont [2])))

	.dataa(\VGA_unit|VGA_unit|H_Cont [0]),
	.datab(\VGA_unit|VGA_unit|H_Cont [3]),
	.datac(\VGA_unit|VGA_unit|counter_enable~q ),
	.datad(\VGA_unit|VGA_unit|H_Cont [2]),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|oVGA_V_SYNC~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|oVGA_V_SYNC~2 .lut_mask = 16'h0010;
defparam \VGA_unit|VGA_unit|oVGA_V_SYNC~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N22
cycloneive_lcell_comb \VGA_unit|VGA_unit|oVGA_V_SYNC~3 (
// Equation(s):
// \VGA_unit|VGA_unit|oVGA_V_SYNC~3_combout  = (\VGA_unit|VGA_unit|oVGA_V_SYNC~1_combout  & (\VGA_unit|VGA_unit|oVGA_V_SYNC~0_combout  & (!\VGA_unit|VGA_unit|H_Cont [1] & \VGA_unit|VGA_unit|oVGA_V_SYNC~2_combout )))

	.dataa(\VGA_unit|VGA_unit|oVGA_V_SYNC~1_combout ),
	.datab(\VGA_unit|VGA_unit|oVGA_V_SYNC~0_combout ),
	.datac(\VGA_unit|VGA_unit|H_Cont [1]),
	.datad(\VGA_unit|VGA_unit|oVGA_V_SYNC~2_combout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|oVGA_V_SYNC~3_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|oVGA_V_SYNC~3 .lut_mask = 16'h0800;
defparam \VGA_unit|VGA_unit|oVGA_V_SYNC~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y23_N25
dffeas \VGA_unit|VGA_unit|V_Cont[8] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|VGA_unit|V_Cont[8]~26_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\VGA_unit|VGA_unit|LessThan2~2_combout ),
	.sload(gnd),
	.ena(\VGA_unit|VGA_unit|oVGA_V_SYNC~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_unit|V_Cont [8]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|V_Cont[8] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_unit|V_Cont[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N22
cycloneive_lcell_comb \VGA_unit|VGA_unit|V_Cont[7]~24 (
// Equation(s):
// \VGA_unit|VGA_unit|V_Cont[7]~24_combout  = (\VGA_unit|VGA_unit|V_Cont [7] & (!\VGA_unit|VGA_unit|V_Cont[6]~23 )) # (!\VGA_unit|VGA_unit|V_Cont [7] & ((\VGA_unit|VGA_unit|V_Cont[6]~23 ) # (GND)))
// \VGA_unit|VGA_unit|V_Cont[7]~25  = CARRY((!\VGA_unit|VGA_unit|V_Cont[6]~23 ) # (!\VGA_unit|VGA_unit|V_Cont [7]))

	.dataa(\VGA_unit|VGA_unit|V_Cont [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_unit|VGA_unit|V_Cont[6]~23 ),
	.combout(\VGA_unit|VGA_unit|V_Cont[7]~24_combout ),
	.cout(\VGA_unit|VGA_unit|V_Cont[7]~25 ));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|V_Cont[7]~24 .lut_mask = 16'h5A5F;
defparam \VGA_unit|VGA_unit|V_Cont[7]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y23_N23
dffeas \VGA_unit|VGA_unit|V_Cont[7] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|VGA_unit|V_Cont[7]~24_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\VGA_unit|VGA_unit|LessThan2~2_combout ),
	.sload(gnd),
	.ena(\VGA_unit|VGA_unit|oVGA_V_SYNC~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_unit|V_Cont [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|V_Cont[7] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_unit|V_Cont[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N0
cycloneive_lcell_comb \VGA_unit|VGA_unit|LessThan2~0 (
// Equation(s):
// \VGA_unit|VGA_unit|LessThan2~0_combout  = (!\VGA_unit|VGA_unit|V_Cont [4] & (!\VGA_unit|VGA_unit|V_Cont [8] & (!\VGA_unit|VGA_unit|V_Cont [7] & !\VGA_unit|VGA_unit|V_Cont [6])))

	.dataa(\VGA_unit|VGA_unit|V_Cont [4]),
	.datab(\VGA_unit|VGA_unit|V_Cont [8]),
	.datac(\VGA_unit|VGA_unit|V_Cont [7]),
	.datad(\VGA_unit|VGA_unit|V_Cont [6]),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|LessThan2~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|LessThan2~0 .lut_mask = 16'h0001;
defparam \VGA_unit|VGA_unit|LessThan2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N28
cycloneive_lcell_comb \VGA_unit|VGA_unit|LessThan2~2 (
// Equation(s):
// \VGA_unit|VGA_unit|LessThan2~2_combout  = (\VGA_unit|VGA_unit|V_Cont [9] & (((\VGA_unit|VGA_unit|V_Cont [5]) # (!\VGA_unit|VGA_unit|LessThan2~0_combout )) # (!\VGA_unit|VGA_unit|LessThan2~1_combout )))

	.dataa(\VGA_unit|VGA_unit|LessThan2~1_combout ),
	.datab(\VGA_unit|VGA_unit|LessThan2~0_combout ),
	.datac(\VGA_unit|VGA_unit|V_Cont [9]),
	.datad(\VGA_unit|VGA_unit|V_Cont [5]),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|LessThan2~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|LessThan2~2 .lut_mask = 16'hF070;
defparam \VGA_unit|VGA_unit|LessThan2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y23_N9
dffeas \VGA_unit|VGA_unit|V_Cont[0] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|VGA_unit|V_Cont[0]~10_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\VGA_unit|VGA_unit|LessThan2~2_combout ),
	.sload(gnd),
	.ena(\VGA_unit|VGA_unit|oVGA_V_SYNC~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_unit|V_Cont [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|V_Cont[0] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_unit|V_Cont[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N10
cycloneive_lcell_comb \VGA_unit|VGA_unit|V_Cont[1]~12 (
// Equation(s):
// \VGA_unit|VGA_unit|V_Cont[1]~12_combout  = (\VGA_unit|VGA_unit|V_Cont [1] & (!\VGA_unit|VGA_unit|V_Cont[0]~11 )) # (!\VGA_unit|VGA_unit|V_Cont [1] & ((\VGA_unit|VGA_unit|V_Cont[0]~11 ) # (GND)))
// \VGA_unit|VGA_unit|V_Cont[1]~13  = CARRY((!\VGA_unit|VGA_unit|V_Cont[0]~11 ) # (!\VGA_unit|VGA_unit|V_Cont [1]))

	.dataa(\VGA_unit|VGA_unit|V_Cont [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_unit|VGA_unit|V_Cont[0]~11 ),
	.combout(\VGA_unit|VGA_unit|V_Cont[1]~12_combout ),
	.cout(\VGA_unit|VGA_unit|V_Cont[1]~13 ));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|V_Cont[1]~12 .lut_mask = 16'h5A5F;
defparam \VGA_unit|VGA_unit|V_Cont[1]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N12
cycloneive_lcell_comb \VGA_unit|VGA_unit|V_Cont[2]~14 (
// Equation(s):
// \VGA_unit|VGA_unit|V_Cont[2]~14_combout  = (\VGA_unit|VGA_unit|V_Cont [2] & (\VGA_unit|VGA_unit|V_Cont[1]~13  $ (GND))) # (!\VGA_unit|VGA_unit|V_Cont [2] & (!\VGA_unit|VGA_unit|V_Cont[1]~13  & VCC))
// \VGA_unit|VGA_unit|V_Cont[2]~15  = CARRY((\VGA_unit|VGA_unit|V_Cont [2] & !\VGA_unit|VGA_unit|V_Cont[1]~13 ))

	.dataa(\VGA_unit|VGA_unit|V_Cont [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_unit|VGA_unit|V_Cont[1]~13 ),
	.combout(\VGA_unit|VGA_unit|V_Cont[2]~14_combout ),
	.cout(\VGA_unit|VGA_unit|V_Cont[2]~15 ));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|V_Cont[2]~14 .lut_mask = 16'hA50A;
defparam \VGA_unit|VGA_unit|V_Cont[2]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N14
cycloneive_lcell_comb \VGA_unit|VGA_unit|V_Cont[3]~16 (
// Equation(s):
// \VGA_unit|VGA_unit|V_Cont[3]~16_combout  = (\VGA_unit|VGA_unit|V_Cont [3] & (!\VGA_unit|VGA_unit|V_Cont[2]~15 )) # (!\VGA_unit|VGA_unit|V_Cont [3] & ((\VGA_unit|VGA_unit|V_Cont[2]~15 ) # (GND)))
// \VGA_unit|VGA_unit|V_Cont[3]~17  = CARRY((!\VGA_unit|VGA_unit|V_Cont[2]~15 ) # (!\VGA_unit|VGA_unit|V_Cont [3]))

	.dataa(gnd),
	.datab(\VGA_unit|VGA_unit|V_Cont [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_unit|VGA_unit|V_Cont[2]~15 ),
	.combout(\VGA_unit|VGA_unit|V_Cont[3]~16_combout ),
	.cout(\VGA_unit|VGA_unit|V_Cont[3]~17 ));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|V_Cont[3]~16 .lut_mask = 16'h3C3F;
defparam \VGA_unit|VGA_unit|V_Cont[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y23_N15
dffeas \VGA_unit|VGA_unit|V_Cont[3] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|VGA_unit|V_Cont[3]~16_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\VGA_unit|VGA_unit|LessThan2~2_combout ),
	.sload(gnd),
	.ena(\VGA_unit|VGA_unit|oVGA_V_SYNC~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_unit|V_Cont [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|V_Cont[3] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_unit|V_Cont[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N16
cycloneive_lcell_comb \VGA_unit|VGA_unit|V_Cont[4]~18 (
// Equation(s):
// \VGA_unit|VGA_unit|V_Cont[4]~18_combout  = (\VGA_unit|VGA_unit|V_Cont [4] & (\VGA_unit|VGA_unit|V_Cont[3]~17  $ (GND))) # (!\VGA_unit|VGA_unit|V_Cont [4] & (!\VGA_unit|VGA_unit|V_Cont[3]~17  & VCC))
// \VGA_unit|VGA_unit|V_Cont[4]~19  = CARRY((\VGA_unit|VGA_unit|V_Cont [4] & !\VGA_unit|VGA_unit|V_Cont[3]~17 ))

	.dataa(\VGA_unit|VGA_unit|V_Cont [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_unit|VGA_unit|V_Cont[3]~17 ),
	.combout(\VGA_unit|VGA_unit|V_Cont[4]~18_combout ),
	.cout(\VGA_unit|VGA_unit|V_Cont[4]~19 ));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|V_Cont[4]~18 .lut_mask = 16'hA50A;
defparam \VGA_unit|VGA_unit|V_Cont[4]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N18
cycloneive_lcell_comb \VGA_unit|VGA_unit|V_Cont[5]~20 (
// Equation(s):
// \VGA_unit|VGA_unit|V_Cont[5]~20_combout  = (\VGA_unit|VGA_unit|V_Cont [5] & (!\VGA_unit|VGA_unit|V_Cont[4]~19 )) # (!\VGA_unit|VGA_unit|V_Cont [5] & ((\VGA_unit|VGA_unit|V_Cont[4]~19 ) # (GND)))
// \VGA_unit|VGA_unit|V_Cont[5]~21  = CARRY((!\VGA_unit|VGA_unit|V_Cont[4]~19 ) # (!\VGA_unit|VGA_unit|V_Cont [5]))

	.dataa(gnd),
	.datab(\VGA_unit|VGA_unit|V_Cont [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_unit|VGA_unit|V_Cont[4]~19 ),
	.combout(\VGA_unit|VGA_unit|V_Cont[5]~20_combout ),
	.cout(\VGA_unit|VGA_unit|V_Cont[5]~21 ));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|V_Cont[5]~20 .lut_mask = 16'h3C3F;
defparam \VGA_unit|VGA_unit|V_Cont[5]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y23_N19
dffeas \VGA_unit|VGA_unit|V_Cont[5] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|VGA_unit|V_Cont[5]~20_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\VGA_unit|VGA_unit|LessThan2~2_combout ),
	.sload(gnd),
	.ena(\VGA_unit|VGA_unit|oVGA_V_SYNC~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_unit|V_Cont [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|V_Cont[5] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_unit|V_Cont[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N20
cycloneive_lcell_comb \VGA_unit|VGA_unit|V_Cont[6]~22 (
// Equation(s):
// \VGA_unit|VGA_unit|V_Cont[6]~22_combout  = (\VGA_unit|VGA_unit|V_Cont [6] & (\VGA_unit|VGA_unit|V_Cont[5]~21  $ (GND))) # (!\VGA_unit|VGA_unit|V_Cont [6] & (!\VGA_unit|VGA_unit|V_Cont[5]~21  & VCC))
// \VGA_unit|VGA_unit|V_Cont[6]~23  = CARRY((\VGA_unit|VGA_unit|V_Cont [6] & !\VGA_unit|VGA_unit|V_Cont[5]~21 ))

	.dataa(gnd),
	.datab(\VGA_unit|VGA_unit|V_Cont [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_unit|VGA_unit|V_Cont[5]~21 ),
	.combout(\VGA_unit|VGA_unit|V_Cont[6]~22_combout ),
	.cout(\VGA_unit|VGA_unit|V_Cont[6]~23 ));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|V_Cont[6]~22 .lut_mask = 16'hC30C;
defparam \VGA_unit|VGA_unit|V_Cont[6]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y23_N21
dffeas \VGA_unit|VGA_unit|V_Cont[6] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|VGA_unit|V_Cont[6]~22_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\VGA_unit|VGA_unit|LessThan2~2_combout ),
	.sload(gnd),
	.ena(\VGA_unit|VGA_unit|oVGA_V_SYNC~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_unit|V_Cont [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|V_Cont[6] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_unit|V_Cont[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N26
cycloneive_lcell_comb \VGA_unit|VGA_unit|V_Cont[9]~28 (
// Equation(s):
// \VGA_unit|VGA_unit|V_Cont[9]~28_combout  = \VGA_unit|VGA_unit|V_Cont [9] $ (\VGA_unit|VGA_unit|V_Cont[8]~27 )

	.dataa(\VGA_unit|VGA_unit|V_Cont [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\VGA_unit|VGA_unit|V_Cont[8]~27 ),
	.combout(\VGA_unit|VGA_unit|V_Cont[9]~28_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|V_Cont[9]~28 .lut_mask = 16'h5A5A;
defparam \VGA_unit|VGA_unit|V_Cont[9]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y23_N27
dffeas \VGA_unit|VGA_unit|V_Cont[9] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|VGA_unit|V_Cont[9]~28_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\VGA_unit|VGA_unit|LessThan2~2_combout ),
	.sload(gnd),
	.ena(\VGA_unit|VGA_unit|oVGA_V_SYNC~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_unit|V_Cont [9]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|V_Cont[9] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_unit|V_Cont[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y23_N17
dffeas \VGA_unit|VGA_unit|V_Cont[4] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|VGA_unit|V_Cont[4]~18_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\VGA_unit|VGA_unit|LessThan2~2_combout ),
	.sload(gnd),
	.ena(\VGA_unit|VGA_unit|oVGA_V_SYNC~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_unit|V_Cont [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|V_Cont[4] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_unit|V_Cont[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y23_N13
dffeas \VGA_unit|VGA_unit|V_Cont[2] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|VGA_unit|V_Cont[2]~14_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\VGA_unit|VGA_unit|LessThan2~2_combout ),
	.sload(gnd),
	.ena(\VGA_unit|VGA_unit|oVGA_V_SYNC~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_unit|V_Cont [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|V_Cont[2] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_unit|V_Cont[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y23_N11
dffeas \VGA_unit|VGA_unit|V_Cont[1] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|VGA_unit|V_Cont[1]~12_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\VGA_unit|VGA_unit|LessThan2~2_combout ),
	.sload(gnd),
	.ena(\VGA_unit|VGA_unit|oVGA_V_SYNC~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_unit|V_Cont [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|V_Cont[1] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_unit|V_Cont[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N8
cycloneive_lcell_comb \VGA_unit|VGA_unit|Add1~2 (
// Equation(s):
// \VGA_unit|VGA_unit|Add1~2_combout  = (\VGA_unit|VGA_unit|V_Cont [1] & (\VGA_unit|VGA_unit|Add1~1  & VCC)) # (!\VGA_unit|VGA_unit|V_Cont [1] & (!\VGA_unit|VGA_unit|Add1~1 ))
// \VGA_unit|VGA_unit|Add1~3  = CARRY((!\VGA_unit|VGA_unit|V_Cont [1] & !\VGA_unit|VGA_unit|Add1~1 ))

	.dataa(gnd),
	.datab(\VGA_unit|VGA_unit|V_Cont [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_unit|VGA_unit|Add1~1 ),
	.combout(\VGA_unit|VGA_unit|Add1~2_combout ),
	.cout(\VGA_unit|VGA_unit|Add1~3 ));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|Add1~2 .lut_mask = 16'hC303;
defparam \VGA_unit|VGA_unit|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N10
cycloneive_lcell_comb \VGA_unit|VGA_unit|Add1~4 (
// Equation(s):
// \VGA_unit|VGA_unit|Add1~4_combout  = (\VGA_unit|VGA_unit|V_Cont [2] & ((GND) # (!\VGA_unit|VGA_unit|Add1~3 ))) # (!\VGA_unit|VGA_unit|V_Cont [2] & (\VGA_unit|VGA_unit|Add1~3  $ (GND)))
// \VGA_unit|VGA_unit|Add1~5  = CARRY((\VGA_unit|VGA_unit|V_Cont [2]) # (!\VGA_unit|VGA_unit|Add1~3 ))

	.dataa(gnd),
	.datab(\VGA_unit|VGA_unit|V_Cont [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_unit|VGA_unit|Add1~3 ),
	.combout(\VGA_unit|VGA_unit|Add1~4_combout ),
	.cout(\VGA_unit|VGA_unit|Add1~5 ));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|Add1~4 .lut_mask = 16'h3CCF;
defparam \VGA_unit|VGA_unit|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N14
cycloneive_lcell_comb \VGA_unit|VGA_unit|Add1~8 (
// Equation(s):
// \VGA_unit|VGA_unit|Add1~8_combout  = (\VGA_unit|VGA_unit|V_Cont [4] & ((GND) # (!\VGA_unit|VGA_unit|Add1~7 ))) # (!\VGA_unit|VGA_unit|V_Cont [4] & (\VGA_unit|VGA_unit|Add1~7  $ (GND)))
// \VGA_unit|VGA_unit|Add1~9  = CARRY((\VGA_unit|VGA_unit|V_Cont [4]) # (!\VGA_unit|VGA_unit|Add1~7 ))

	.dataa(gnd),
	.datab(\VGA_unit|VGA_unit|V_Cont [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_unit|VGA_unit|Add1~7 ),
	.combout(\VGA_unit|VGA_unit|Add1~8_combout ),
	.cout(\VGA_unit|VGA_unit|Add1~9 ));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|Add1~8 .lut_mask = 16'h3CCF;
defparam \VGA_unit|VGA_unit|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N16
cycloneive_lcell_comb \VGA_unit|VGA_unit|Add1~10 (
// Equation(s):
// \VGA_unit|VGA_unit|Add1~10_combout  = (\VGA_unit|VGA_unit|V_Cont [5] & (!\VGA_unit|VGA_unit|Add1~9 )) # (!\VGA_unit|VGA_unit|V_Cont [5] & ((\VGA_unit|VGA_unit|Add1~9 ) # (GND)))
// \VGA_unit|VGA_unit|Add1~11  = CARRY((!\VGA_unit|VGA_unit|Add1~9 ) # (!\VGA_unit|VGA_unit|V_Cont [5]))

	.dataa(gnd),
	.datab(\VGA_unit|VGA_unit|V_Cont [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_unit|VGA_unit|Add1~9 ),
	.combout(\VGA_unit|VGA_unit|Add1~10_combout ),
	.cout(\VGA_unit|VGA_unit|Add1~11 ));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|Add1~10 .lut_mask = 16'h3C3F;
defparam \VGA_unit|VGA_unit|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N18
cycloneive_lcell_comb \VGA_unit|VGA_unit|Add1~12 (
// Equation(s):
// \VGA_unit|VGA_unit|Add1~12_combout  = (\VGA_unit|VGA_unit|V_Cont [6] & ((GND) # (!\VGA_unit|VGA_unit|Add1~11 ))) # (!\VGA_unit|VGA_unit|V_Cont [6] & (\VGA_unit|VGA_unit|Add1~11  $ (GND)))
// \VGA_unit|VGA_unit|Add1~13  = CARRY((\VGA_unit|VGA_unit|V_Cont [6]) # (!\VGA_unit|VGA_unit|Add1~11 ))

	.dataa(\VGA_unit|VGA_unit|V_Cont [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_unit|VGA_unit|Add1~11 ),
	.combout(\VGA_unit|VGA_unit|Add1~12_combout ),
	.cout(\VGA_unit|VGA_unit|Add1~13 ));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|Add1~12 .lut_mask = 16'h5AAF;
defparam \VGA_unit|VGA_unit|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N20
cycloneive_lcell_comb \VGA_unit|VGA_unit|Add1~14 (
// Equation(s):
// \VGA_unit|VGA_unit|Add1~14_combout  = (\VGA_unit|VGA_unit|V_Cont [7] & (\VGA_unit|VGA_unit|Add1~13  & VCC)) # (!\VGA_unit|VGA_unit|V_Cont [7] & (!\VGA_unit|VGA_unit|Add1~13 ))
// \VGA_unit|VGA_unit|Add1~15  = CARRY((!\VGA_unit|VGA_unit|V_Cont [7] & !\VGA_unit|VGA_unit|Add1~13 ))

	.dataa(gnd),
	.datab(\VGA_unit|VGA_unit|V_Cont [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_unit|VGA_unit|Add1~13 ),
	.combout(\VGA_unit|VGA_unit|Add1~14_combout ),
	.cout(\VGA_unit|VGA_unit|Add1~15 ));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|Add1~14 .lut_mask = 16'hC303;
defparam \VGA_unit|VGA_unit|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N22
cycloneive_lcell_comb \VGA_unit|VGA_unit|Add1~16 (
// Equation(s):
// \VGA_unit|VGA_unit|Add1~16_combout  = (\VGA_unit|VGA_unit|V_Cont [8] & ((GND) # (!\VGA_unit|VGA_unit|Add1~15 ))) # (!\VGA_unit|VGA_unit|V_Cont [8] & (\VGA_unit|VGA_unit|Add1~15  $ (GND)))
// \VGA_unit|VGA_unit|Add1~17  = CARRY((\VGA_unit|VGA_unit|V_Cont [8]) # (!\VGA_unit|VGA_unit|Add1~15 ))

	.dataa(\VGA_unit|VGA_unit|V_Cont [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_unit|VGA_unit|Add1~15 ),
	.combout(\VGA_unit|VGA_unit|Add1~16_combout ),
	.cout(\VGA_unit|VGA_unit|Add1~17 ));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|Add1~16 .lut_mask = 16'h5AAF;
defparam \VGA_unit|VGA_unit|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N24
cycloneive_lcell_comb \VGA_unit|VGA_unit|Add1~18 (
// Equation(s):
// \VGA_unit|VGA_unit|Add1~18_combout  = \VGA_unit|VGA_unit|Add1~17  $ (!\VGA_unit|VGA_unit|V_Cont [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\VGA_unit|VGA_unit|V_Cont [9]),
	.cin(\VGA_unit|VGA_unit|Add1~17 ),
	.combout(\VGA_unit|VGA_unit|Add1~18_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|Add1~18 .lut_mask = 16'hF00F;
defparam \VGA_unit|VGA_unit|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N14
cycloneive_lcell_comb \VGA_unit|always0~2 (
// Equation(s):
// \VGA_unit|always0~2_combout  = (\VGA_unit|always0~1_combout ) # ((\VGA_unit|VGA_unit|Add1~18_combout ) # ((\VGA_unit|VGA_unit|Add1~14_combout  & \VGA_unit|VGA_unit|Add1~16_combout )))

	.dataa(\VGA_unit|always0~1_combout ),
	.datab(\VGA_unit|VGA_unit|Add1~18_combout ),
	.datac(\VGA_unit|VGA_unit|Add1~14_combout ),
	.datad(\VGA_unit|VGA_unit|Add1~16_combout ),
	.cin(gnd),
	.combout(\VGA_unit|always0~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|always0~2 .lut_mask = 16'hFEEE;
defparam \VGA_unit|always0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N16
cycloneive_lcell_comb \VGA_unit|VGA_SRAM_state~21 (
// Equation(s):
// \VGA_unit|VGA_SRAM_state~21_combout  = (\VGA_unit|Equal0~3_combout  & (!\VGA_unit|always0~2_combout  & \VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout ))

	.dataa(\VGA_unit|Equal0~3_combout ),
	.datab(gnd),
	.datac(\VGA_unit|always0~2_combout ),
	.datad(\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_SRAM_state~21_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_SRAM_state~21 .lut_mask = 16'h0A00;
defparam \VGA_unit|VGA_SRAM_state~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N0
cycloneive_lcell_comb \VGA_unit|VGA_SRAM_state~22 (
// Equation(s):
// \VGA_unit|VGA_SRAM_state~22_combout  = (\VGA_enable~q  & (((\VGA_unit|VGA_SRAM_state~14_q )))) # (!\VGA_enable~q  & ((\VGA_unit|VGA_SRAM_state~21_combout ) # ((\VGA_unit|VGA_SRAM_state~20_combout  & !\VGA_unit|VGA_SRAM_state~14_q ))))

	.dataa(\VGA_unit|VGA_SRAM_state~20_combout ),
	.datab(\VGA_enable~q ),
	.datac(\VGA_unit|VGA_SRAM_state~14_q ),
	.datad(\VGA_unit|VGA_SRAM_state~21_combout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_SRAM_state~22_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_SRAM_state~22 .lut_mask = 16'hF3C2;
defparam \VGA_unit|VGA_SRAM_state~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y20_N1
dffeas \VGA_unit|VGA_SRAM_state~14 (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|VGA_SRAM_state~22_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_SRAM_state~14_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_SRAM_state~14 .is_wysiwyg = "true";
defparam \VGA_unit|VGA_SRAM_state~14 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N28
cycloneive_lcell_comb \VGA_unit|VGA_SRAM_state~26 (
// Equation(s):
// \VGA_unit|VGA_SRAM_state~26_combout  = (\VGA_unit|VGA_SRAM_state~16_q  & ((\VGA_unit|VGA_SRAM_state~15_q  & (\VGA_enable~q  & !\VGA_unit|VGA_SRAM_state~14_q )) # (!\VGA_unit|VGA_SRAM_state~15_q  & (!\VGA_enable~q  & \VGA_unit|VGA_SRAM_state~14_q ))))

	.dataa(\VGA_unit|VGA_SRAM_state~15_q ),
	.datab(\VGA_unit|VGA_SRAM_state~16_q ),
	.datac(\VGA_enable~q ),
	.datad(\VGA_unit|VGA_SRAM_state~14_q ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_SRAM_state~26_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_SRAM_state~26 .lut_mask = 16'h0480;
defparam \VGA_unit|VGA_SRAM_state~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N18
cycloneive_lcell_comb \VGA_unit|VGA_SRAM_state~32 (
// Equation(s):
// \VGA_unit|VGA_SRAM_state~32_combout  = (\VGA_unit|VGA_SRAM_state~16_q  & ((\VGA_enable~q  & ((\VGA_unit|VGA_SRAM_state~14_q ) # (!\VGA_unit|VGA_SRAM_state~15_q ))) # (!\VGA_enable~q  & ((!\VGA_unit|VGA_SRAM_state~14_q ))))) # 
// (!\VGA_unit|VGA_SRAM_state~16_q  & (\VGA_unit|VGA_SRAM_state~15_q  & (!\VGA_enable~q  & \VGA_unit|VGA_SRAM_state~14_q )))

	.dataa(\VGA_unit|VGA_SRAM_state~15_q ),
	.datab(\VGA_unit|VGA_SRAM_state~16_q ),
	.datac(\VGA_enable~q ),
	.datad(\VGA_unit|VGA_SRAM_state~14_q ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_SRAM_state~32_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_SRAM_state~32 .lut_mask = 16'hC24C;
defparam \VGA_unit|VGA_SRAM_state~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N20
cycloneive_lcell_comb \VGA_unit|VGA_unit|Add0~0 (
// Equation(s):
// \VGA_unit|VGA_unit|Add0~0_combout  = (\VGA_unit|VGA_unit|H_Cont [7] & ((\VGA_unit|VGA_unit|H_Cont [6]) # ((\VGA_unit|VGA_unit|H_Cont [4]) # (\VGA_unit|VGA_unit|H_Cont [5]))))

	.dataa(\VGA_unit|VGA_unit|H_Cont [6]),
	.datab(\VGA_unit|VGA_unit|H_Cont [7]),
	.datac(\VGA_unit|VGA_unit|H_Cont [4]),
	.datad(\VGA_unit|VGA_unit|H_Cont [5]),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|Add0~0 .lut_mask = 16'hCCC8;
defparam \VGA_unit|VGA_unit|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N16
cycloneive_lcell_comb \VGA_unit|VGA_SRAM_state~28 (
// Equation(s):
// \VGA_unit|VGA_SRAM_state~28_combout  = (\VGA_unit|VGA_SRAM_state~27_combout  & (\VGA_unit|VGA_unit|H_Cont [9] $ (((\VGA_unit|VGA_unit|Add0~0_combout ) # (\VGA_unit|VGA_unit|H_Cont [8]))))) # (!\VGA_unit|VGA_SRAM_state~27_combout  & 
// (!\VGA_unit|VGA_unit|H_Cont [9] & (\VGA_unit|VGA_unit|Add0~0_combout  $ (\VGA_unit|VGA_unit|H_Cont [8]))))

	.dataa(\VGA_unit|VGA_SRAM_state~27_combout ),
	.datab(\VGA_unit|VGA_unit|Add0~0_combout ),
	.datac(\VGA_unit|VGA_unit|H_Cont [9]),
	.datad(\VGA_unit|VGA_unit|H_Cont [8]),
	.cin(gnd),
	.combout(\VGA_unit|VGA_SRAM_state~28_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_SRAM_state~28 .lut_mask = 16'h0B2C;
defparam \VGA_unit|VGA_SRAM_state~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N20
cycloneive_lcell_comb \VGA_unit|VGA_SRAM_state~34 (
// Equation(s):
// \VGA_unit|VGA_SRAM_state~34_combout  = (\VGA_unit|VGA_SRAM_state~26_combout ) # ((\VGA_unit|VGA_SRAM_state~32_combout ) # ((\VGA_unit|VGA_SRAM_state~25_combout  & \VGA_unit|VGA_SRAM_state~28_combout )))

	.dataa(\VGA_unit|VGA_SRAM_state~25_combout ),
	.datab(\VGA_unit|VGA_SRAM_state~26_combout ),
	.datac(\VGA_unit|VGA_SRAM_state~32_combout ),
	.datad(\VGA_unit|VGA_SRAM_state~28_combout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_SRAM_state~34_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_SRAM_state~34 .lut_mask = 16'hFEFC;
defparam \VGA_unit|VGA_SRAM_state~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y20_N21
dffeas \VGA_unit|VGA_SRAM_state~16 (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|VGA_SRAM_state~34_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_SRAM_state~16_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_SRAM_state~16 .is_wysiwyg = "true";
defparam \VGA_unit|VGA_SRAM_state~16 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N2
cycloneive_lcell_comb \VGA_unit|VGA_SRAM_state~23 (
// Equation(s):
// \VGA_unit|VGA_SRAM_state~23_combout  = (\VGA_unit|VGA_SRAM_state~15_q  & (\VGA_unit|VGA_SRAM_state~16_q  & (!\VGA_enable~q  & \VGA_unit|VGA_SRAM_state~14_q )))

	.dataa(\VGA_unit|VGA_SRAM_state~15_q ),
	.datab(\VGA_unit|VGA_SRAM_state~16_q ),
	.datac(\VGA_enable~q ),
	.datad(\VGA_unit|VGA_SRAM_state~14_q ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_SRAM_state~23_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_SRAM_state~23 .lut_mask = 16'h0800;
defparam \VGA_unit|VGA_SRAM_state~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N16
cycloneive_lcell_comb \VGA_unit|VGA_SRAM_state~24 (
// Equation(s):
// \VGA_unit|VGA_SRAM_state~24_combout  = (\VGA_unit|VGA_SRAM_state~23_combout ) # ((\VGA_unit|VGA_SRAM_state~17_q  & ((\VGA_enable~q ) # (!\VGA_unit|VGA_SRAM_state~14_q ))))

	.dataa(\VGA_unit|VGA_SRAM_state~14_q ),
	.datab(\VGA_enable~q ),
	.datac(\VGA_unit|VGA_SRAM_state~17_q ),
	.datad(\VGA_unit|VGA_SRAM_state~23_combout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_SRAM_state~24_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_SRAM_state~24 .lut_mask = 16'hFFD0;
defparam \VGA_unit|VGA_SRAM_state~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y20_N17
dffeas \VGA_unit|VGA_SRAM_state~17 (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|VGA_SRAM_state~24_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_SRAM_state~17_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_SRAM_state~17 .is_wysiwyg = "true";
defparam \VGA_unit|VGA_SRAM_state~17 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N6
cycloneive_lcell_comb \VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0 (
// Equation(s):
// \VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout  = (!\VGA_unit|VGA_SRAM_state~15_q  & (!\VGA_unit|VGA_SRAM_state~14_q  & (!\VGA_unit|VGA_SRAM_state~16_q  & !\VGA_unit|VGA_SRAM_state~17_q )))

	.dataa(\VGA_unit|VGA_SRAM_state~15_q ),
	.datab(\VGA_unit|VGA_SRAM_state~14_q ),
	.datac(\VGA_unit|VGA_SRAM_state~16_q ),
	.datad(\VGA_unit|VGA_SRAM_state~17_q ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0 .lut_mask = 16'h0001;
defparam \VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N0
cycloneive_lcell_comb \VGA_unit|Equal2~0 (
// Equation(s):
// \VGA_unit|Equal2~0_combout  = (!\VGA_unit|VGA_unit|Add1~0_combout  & (!\VGA_unit|VGA_unit|Add1~2_combout  & !\VGA_unit|VGA_unit|Add1~4_combout ))

	.dataa(\VGA_unit|VGA_unit|Add1~0_combout ),
	.datab(gnd),
	.datac(\VGA_unit|VGA_unit|Add1~2_combout ),
	.datad(\VGA_unit|VGA_unit|Add1~4_combout ),
	.cin(gnd),
	.combout(\VGA_unit|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|Equal2~0 .lut_mask = 16'h0005;
defparam \VGA_unit|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N18
cycloneive_lcell_comb \VGA_unit|Equal2~1 (
// Equation(s):
// \VGA_unit|Equal2~1_combout  = (!\VGA_unit|VGA_unit|Add1~14_combout  & (!\VGA_unit|VGA_unit|Add1~18_combout  & (\VGA_unit|Equal2~0_combout  & !\VGA_unit|VGA_unit|Add1~16_combout )))

	.dataa(\VGA_unit|VGA_unit|Add1~14_combout ),
	.datab(\VGA_unit|VGA_unit|Add1~18_combout ),
	.datac(\VGA_unit|Equal2~0_combout ),
	.datad(\VGA_unit|VGA_unit|Add1~16_combout ),
	.cin(gnd),
	.combout(\VGA_unit|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|Equal2~1 .lut_mask = 16'h0010;
defparam \VGA_unit|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N0
cycloneive_lcell_comb \VGA_unit|Equal1~0 (
// Equation(s):
// \VGA_unit|Equal1~0_combout  = (\VGA_unit|VGA_unit|Add1~6_combout  & (\VGA_unit|VGA_unit|Add1~12_combout  & (\VGA_unit|VGA_unit|Add1~8_combout  & \VGA_unit|VGA_unit|Add1~10_combout )))

	.dataa(\VGA_unit|VGA_unit|Add1~6_combout ),
	.datab(\VGA_unit|VGA_unit|Add1~12_combout ),
	.datac(\VGA_unit|VGA_unit|Add1~8_combout ),
	.datad(\VGA_unit|VGA_unit|Add1~10_combout ),
	.cin(gnd),
	.combout(\VGA_unit|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|Equal1~0 .lut_mask = 16'h8000;
defparam \VGA_unit|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N20
cycloneive_lcell_comb \VGA_unit|SRAM_address[12]~0 (
// Equation(s):
// \VGA_unit|SRAM_address[12]~0_combout  = ((!\VGA_unit|Equal1~0_combout ) # (!\VGA_unit|Equal2~1_combout )) # (!\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout )

	.dataa(\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout ),
	.datab(\VGA_unit|Equal2~1_combout ),
	.datac(gnd),
	.datad(\VGA_unit|Equal1~0_combout ),
	.cin(gnd),
	.combout(\VGA_unit|SRAM_address[12]~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|SRAM_address[12]~0 .lut_mask = 16'h77FF;
defparam \VGA_unit|SRAM_address[12]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N0
cycloneive_lcell_comb \VGA_unit|Add0~0 (
// Equation(s):
// \VGA_unit|Add0~0_combout  = \VGA_unit|SRAM_address [2] $ (VCC)
// \VGA_unit|Add0~1  = CARRY(\VGA_unit|SRAM_address [2])

	.dataa(\VGA_unit|SRAM_address [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA_unit|Add0~0_combout ),
	.cout(\VGA_unit|Add0~1 ));
// synopsys translate_off
defparam \VGA_unit|Add0~0 .lut_mask = 16'h55AA;
defparam \VGA_unit|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N14
cycloneive_lcell_comb \VGA_unit|Add1~0 (
// Equation(s):
// \VGA_unit|Add1~0_combout  = \VGA_unit|SRAM_address [0] $ (VCC)
// \VGA_unit|Add1~1  = CARRY(\VGA_unit|SRAM_address [0])

	.dataa(\VGA_unit|SRAM_address [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA_unit|Add1~0_combout ),
	.cout(\VGA_unit|Add1~1 ));
// synopsys translate_off
defparam \VGA_unit|Add1~0 .lut_mask = 16'h55AA;
defparam \VGA_unit|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N16
cycloneive_lcell_comb \VGA_unit|Add1~2 (
// Equation(s):
// \VGA_unit|Add1~2_combout  = (\VGA_unit|SRAM_address [1] & (!\VGA_unit|Add1~1 )) # (!\VGA_unit|SRAM_address [1] & ((\VGA_unit|Add1~1 ) # (GND)))
// \VGA_unit|Add1~3  = CARRY((!\VGA_unit|Add1~1 ) # (!\VGA_unit|SRAM_address [1]))

	.dataa(\VGA_unit|SRAM_address [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_unit|Add1~1 ),
	.combout(\VGA_unit|Add1~2_combout ),
	.cout(\VGA_unit|Add1~3 ));
// synopsys translate_off
defparam \VGA_unit|Add1~2 .lut_mask = 16'h5A5F;
defparam \VGA_unit|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N18
cycloneive_lcell_comb \VGA_unit|Add1~4 (
// Equation(s):
// \VGA_unit|Add1~4_combout  = (\VGA_unit|SRAM_address [2] & (\VGA_unit|Add1~3  $ (GND))) # (!\VGA_unit|SRAM_address [2] & (!\VGA_unit|Add1~3  & VCC))
// \VGA_unit|Add1~5  = CARRY((\VGA_unit|SRAM_address [2] & !\VGA_unit|Add1~3 ))

	.dataa(gnd),
	.datab(\VGA_unit|SRAM_address [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_unit|Add1~3 ),
	.combout(\VGA_unit|Add1~4_combout ),
	.cout(\VGA_unit|Add1~5 ));
// synopsys translate_off
defparam \VGA_unit|Add1~4 .lut_mask = 16'hC30C;
defparam \VGA_unit|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N4
cycloneive_lcell_comb \VGA_unit|Selector15~0 (
// Equation(s):
// \VGA_unit|Selector15~0_combout  = (\VGA_unit|SRAM_address[12]~0_combout  & ((\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout  & (\VGA_unit|Add0~0_combout )) # (!\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout  & 
// ((\VGA_unit|Add1~4_combout )))))

	.dataa(\VGA_unit|SRAM_address[12]~0_combout ),
	.datab(\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout ),
	.datac(\VGA_unit|Add0~0_combout ),
	.datad(\VGA_unit|Add1~4_combout ),
	.cin(gnd),
	.combout(\VGA_unit|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|Selector15~0 .lut_mask = 16'hA280;
defparam \VGA_unit|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N16
cycloneive_lcell_comb \VGA_unit|always0~1 (
// Equation(s):
// \VGA_unit|always0~1_combout  = (\VGA_unit|VGA_unit|Add1~16_combout  & (\VGA_unit|always0~0_combout )) # (!\VGA_unit|VGA_unit|Add1~16_combout  & (((!\VGA_unit|Equal1~0_combout  & !\VGA_unit|VGA_unit|Add1~14_combout ))))

	.dataa(\VGA_unit|always0~0_combout ),
	.datab(\VGA_unit|Equal1~0_combout ),
	.datac(\VGA_unit|VGA_unit|Add1~14_combout ),
	.datad(\VGA_unit|VGA_unit|Add1~16_combout ),
	.cin(gnd),
	.combout(\VGA_unit|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|always0~1 .lut_mask = 16'hAA03;
defparam \VGA_unit|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N8
cycloneive_lcell_comb \VGA_unit|SRAM_address[4]~1 (
// Equation(s):
// \VGA_unit|SRAM_address[4]~1_combout  = (!\VGA_enable~q  & ((!\VGA_unit|VGA_SRAM_state~14_q ) # (!\VGA_unit|VGA_SRAM_state~15_q )))

	.dataa(\VGA_unit|VGA_SRAM_state~15_q ),
	.datab(\VGA_enable~q ),
	.datac(gnd),
	.datad(\VGA_unit|VGA_SRAM_state~14_q ),
	.cin(gnd),
	.combout(\VGA_unit|SRAM_address[4]~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|SRAM_address[4]~1 .lut_mask = 16'h1133;
defparam \VGA_unit|SRAM_address[4]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N8
cycloneive_lcell_comb \VGA_unit|VGA_unit|Add0~1 (
// Equation(s):
// \VGA_unit|VGA_unit|Add0~1_combout  = \VGA_unit|VGA_unit|H_Cont [7] $ (((\VGA_unit|VGA_unit|H_Cont [6]) # ((\VGA_unit|VGA_unit|H_Cont [4]) # (\VGA_unit|VGA_unit|H_Cont [5]))))

	.dataa(\VGA_unit|VGA_unit|H_Cont [6]),
	.datab(\VGA_unit|VGA_unit|H_Cont [7]),
	.datac(\VGA_unit|VGA_unit|H_Cont [4]),
	.datad(\VGA_unit|VGA_unit|H_Cont [5]),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|Add0~1 .lut_mask = 16'h3336;
defparam \VGA_unit|VGA_unit|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N30
cycloneive_lcell_comb \VGA_unit|Equal0~1 (
// Equation(s):
// \VGA_unit|Equal0~1_combout  = (\VGA_unit|Equal0~0_combout  & (!\VGA_unit|VGA_unit|H_Cont [9] & (\VGA_unit|VGA_unit|Add0~0_combout  $ (\VGA_unit|VGA_unit|H_Cont [8]))))

	.dataa(\VGA_unit|Equal0~0_combout ),
	.datab(\VGA_unit|VGA_unit|Add0~0_combout ),
	.datac(\VGA_unit|VGA_unit|H_Cont [9]),
	.datad(\VGA_unit|VGA_unit|H_Cont [8]),
	.cin(gnd),
	.combout(\VGA_unit|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|Equal0~1 .lut_mask = 16'h0208;
defparam \VGA_unit|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N8
cycloneive_lcell_comb \VGA_unit|Equal0~2 (
// Equation(s):
// \VGA_unit|Equal0~2_combout  = (\VGA_unit|VGA_unit|H_Cont [0] & (\VGA_unit|VGA_unit|H_Cont [2] & (\VGA_unit|VGA_unit|H_Cont [3] & !\VGA_unit|VGA_unit|H_Cont [4])))

	.dataa(\VGA_unit|VGA_unit|H_Cont [0]),
	.datab(\VGA_unit|VGA_unit|H_Cont [2]),
	.datac(\VGA_unit|VGA_unit|H_Cont [3]),
	.datad(\VGA_unit|VGA_unit|H_Cont [4]),
	.cin(gnd),
	.combout(\VGA_unit|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|Equal0~2 .lut_mask = 16'h0080;
defparam \VGA_unit|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N26
cycloneive_lcell_comb \VGA_unit|Equal0~3 (
// Equation(s):
// \VGA_unit|Equal0~3_combout  = (\VGA_unit|VGA_unit|Add0~1_combout  & (\VGA_unit|Equal0~1_combout  & \VGA_unit|Equal0~2_combout ))

	.dataa(gnd),
	.datab(\VGA_unit|VGA_unit|Add0~1_combout ),
	.datac(\VGA_unit|Equal0~1_combout ),
	.datad(\VGA_unit|Equal0~2_combout ),
	.cin(gnd),
	.combout(\VGA_unit|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|Equal0~3 .lut_mask = 16'hC000;
defparam \VGA_unit|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N12
cycloneive_lcell_comb \VGA_unit|SRAM_address[4]~2 (
// Equation(s):
// \VGA_unit|SRAM_address[4]~2_combout  = (\VGA_unit|SRAM_address[4]~1_combout  & ((\VGA_unit|Equal0~3_combout ) # (!\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout )))

	.dataa(gnd),
	.datab(\VGA_unit|SRAM_address[4]~1_combout ),
	.datac(\VGA_unit|Equal0~3_combout ),
	.datad(\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout ),
	.cin(gnd),
	.combout(\VGA_unit|SRAM_address[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|SRAM_address[4]~2 .lut_mask = 16'hC0CC;
defparam \VGA_unit|SRAM_address[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N2
cycloneive_lcell_comb \VGA_unit|SRAM_address[4]~3 (
// Equation(s):
// \VGA_unit|SRAM_address[4]~3_combout  = (\VGA_unit|SRAM_address[4]~2_combout  & (((!\VGA_unit|VGA_unit|Add1~16_combout ) # (!\VGA_unit|VGA_unit|Add1~14_combout )) # (!\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout )))

	.dataa(\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout ),
	.datab(\VGA_unit|SRAM_address[4]~2_combout ),
	.datac(\VGA_unit|VGA_unit|Add1~14_combout ),
	.datad(\VGA_unit|VGA_unit|Add1~16_combout ),
	.cin(gnd),
	.combout(\VGA_unit|SRAM_address[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|SRAM_address[4]~3 .lut_mask = 16'h4CCC;
defparam \VGA_unit|SRAM_address[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N28
cycloneive_lcell_comb \VGA_unit|SRAM_address[4]~4 (
// Equation(s):
// \VGA_unit|SRAM_address[4]~4_combout  = (\VGA_unit|SRAM_address[4]~3_combout  & (((!\VGA_unit|always0~1_combout  & !\VGA_unit|VGA_unit|Add1~18_combout )) # (!\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout )))

	.dataa(\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout ),
	.datab(\VGA_unit|always0~1_combout ),
	.datac(\VGA_unit|SRAM_address[4]~3_combout ),
	.datad(\VGA_unit|VGA_unit|Add1~18_combout ),
	.cin(gnd),
	.combout(\VGA_unit|SRAM_address[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|SRAM_address[4]~4 .lut_mask = 16'h5070;
defparam \VGA_unit|SRAM_address[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y22_N5
dffeas \VGA_unit|SRAM_address[2] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|Selector15~0_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|SRAM_address[4]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|SRAM_address [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|SRAM_address[2] .is_wysiwyg = "true";
defparam \VGA_unit|SRAM_address[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N20
cycloneive_lcell_comb \VGA_unit|Add1~6 (
// Equation(s):
// \VGA_unit|Add1~6_combout  = (\VGA_unit|SRAM_address [3] & (!\VGA_unit|Add1~5 )) # (!\VGA_unit|SRAM_address [3] & ((\VGA_unit|Add1~5 ) # (GND)))
// \VGA_unit|Add1~7  = CARRY((!\VGA_unit|Add1~5 ) # (!\VGA_unit|SRAM_address [3]))

	.dataa(\VGA_unit|SRAM_address [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_unit|Add1~5 ),
	.combout(\VGA_unit|Add1~6_combout ),
	.cout(\VGA_unit|Add1~7 ));
// synopsys translate_off
defparam \VGA_unit|Add1~6 .lut_mask = 16'h5A5F;
defparam \VGA_unit|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N10
cycloneive_lcell_comb \VGA_unit|Selector14~0 (
// Equation(s):
// \VGA_unit|Selector14~0_combout  = (\VGA_unit|SRAM_address[12]~0_combout  & ((\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout  & (\VGA_unit|Add0~2_combout )) # (!\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout  & 
// ((\VGA_unit|Add1~6_combout )))))

	.dataa(\VGA_unit|Add0~2_combout ),
	.datab(\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout ),
	.datac(\VGA_unit|SRAM_address[12]~0_combout ),
	.datad(\VGA_unit|Add1~6_combout ),
	.cin(gnd),
	.combout(\VGA_unit|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|Selector14~0 .lut_mask = 16'hB080;
defparam \VGA_unit|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y22_N11
dffeas \VGA_unit|SRAM_address[3] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|Selector14~0_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|SRAM_address[4]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|SRAM_address [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|SRAM_address[3] .is_wysiwyg = "true";
defparam \VGA_unit|SRAM_address[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N4
cycloneive_lcell_comb \VGA_unit|Add0~4 (
// Equation(s):
// \VGA_unit|Add0~4_combout  = (\VGA_unit|SRAM_address [4] & ((GND) # (!\VGA_unit|Add0~3 ))) # (!\VGA_unit|SRAM_address [4] & (\VGA_unit|Add0~3  $ (GND)))
// \VGA_unit|Add0~5  = CARRY((\VGA_unit|SRAM_address [4]) # (!\VGA_unit|Add0~3 ))

	.dataa(gnd),
	.datab(\VGA_unit|SRAM_address [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_unit|Add0~3 ),
	.combout(\VGA_unit|Add0~4_combout ),
	.cout(\VGA_unit|Add0~5 ));
// synopsys translate_off
defparam \VGA_unit|Add0~4 .lut_mask = 16'h3CCF;
defparam \VGA_unit|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N22
cycloneive_lcell_comb \VGA_unit|Add1~8 (
// Equation(s):
// \VGA_unit|Add1~8_combout  = (\VGA_unit|SRAM_address [4] & (\VGA_unit|Add1~7  $ (GND))) # (!\VGA_unit|SRAM_address [4] & (!\VGA_unit|Add1~7  & VCC))
// \VGA_unit|Add1~9  = CARRY((\VGA_unit|SRAM_address [4] & !\VGA_unit|Add1~7 ))

	.dataa(gnd),
	.datab(\VGA_unit|SRAM_address [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_unit|Add1~7 ),
	.combout(\VGA_unit|Add1~8_combout ),
	.cout(\VGA_unit|Add1~9 ));
// synopsys translate_off
defparam \VGA_unit|Add1~8 .lut_mask = 16'hC30C;
defparam \VGA_unit|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N8
cycloneive_lcell_comb \VGA_unit|Selector13~0 (
// Equation(s):
// \VGA_unit|Selector13~0_combout  = (\VGA_unit|SRAM_address[12]~0_combout  & ((\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout  & (\VGA_unit|Add0~4_combout )) # (!\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout  & 
// ((\VGA_unit|Add1~8_combout )))))

	.dataa(\VGA_unit|SRAM_address[12]~0_combout ),
	.datab(\VGA_unit|Add0~4_combout ),
	.datac(\VGA_unit|Add1~8_combout ),
	.datad(\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout ),
	.cin(gnd),
	.combout(\VGA_unit|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|Selector13~0 .lut_mask = 16'h88A0;
defparam \VGA_unit|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y22_N9
dffeas \VGA_unit|SRAM_address[4] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|Selector13~0_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|SRAM_address[4]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|SRAM_address [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|SRAM_address[4] .is_wysiwyg = "true";
defparam \VGA_unit|SRAM_address[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N6
cycloneive_lcell_comb \VGA_unit|Add0~6 (
// Equation(s):
// \VGA_unit|Add0~6_combout  = (\VGA_unit|SRAM_address [5] & (\VGA_unit|Add0~5  & VCC)) # (!\VGA_unit|SRAM_address [5] & (!\VGA_unit|Add0~5 ))
// \VGA_unit|Add0~7  = CARRY((!\VGA_unit|SRAM_address [5] & !\VGA_unit|Add0~5 ))

	.dataa(\VGA_unit|SRAM_address [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_unit|Add0~5 ),
	.combout(\VGA_unit|Add0~6_combout ),
	.cout(\VGA_unit|Add0~7 ));
// synopsys translate_off
defparam \VGA_unit|Add0~6 .lut_mask = 16'hA505;
defparam \VGA_unit|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N24
cycloneive_lcell_comb \VGA_unit|Add1~10 (
// Equation(s):
// \VGA_unit|Add1~10_combout  = (\VGA_unit|SRAM_address [5] & (!\VGA_unit|Add1~9 )) # (!\VGA_unit|SRAM_address [5] & ((\VGA_unit|Add1~9 ) # (GND)))
// \VGA_unit|Add1~11  = CARRY((!\VGA_unit|Add1~9 ) # (!\VGA_unit|SRAM_address [5]))

	.dataa(gnd),
	.datab(\VGA_unit|SRAM_address [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_unit|Add1~9 ),
	.combout(\VGA_unit|Add1~10_combout ),
	.cout(\VGA_unit|Add1~11 ));
// synopsys translate_off
defparam \VGA_unit|Add1~10 .lut_mask = 16'h3C3F;
defparam \VGA_unit|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N2
cycloneive_lcell_comb \VGA_unit|Selector12~0 (
// Equation(s):
// \VGA_unit|Selector12~0_combout  = (\VGA_unit|SRAM_address[12]~0_combout  & ((\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout  & (\VGA_unit|Add0~6_combout )) # (!\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout  & 
// ((\VGA_unit|Add1~10_combout )))))

	.dataa(\VGA_unit|SRAM_address[12]~0_combout ),
	.datab(\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout ),
	.datac(\VGA_unit|Add0~6_combout ),
	.datad(\VGA_unit|Add1~10_combout ),
	.cin(gnd),
	.combout(\VGA_unit|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|Selector12~0 .lut_mask = 16'hA280;
defparam \VGA_unit|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y22_N3
dffeas \VGA_unit|SRAM_address[5] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|Selector12~0_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|SRAM_address[4]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|SRAM_address [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|SRAM_address[5] .is_wysiwyg = "true";
defparam \VGA_unit|SRAM_address[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N18
cycloneive_lcell_comb \SRAM_address[5]~1 (
// Equation(s):
// \SRAM_address[5]~1_combout  = (\SRAM_we_n~0_combout  & (\UART_unit|SRAM_address [5])) # (!\SRAM_we_n~0_combout  & ((\VGA_unit|SRAM_address [5])))

	.dataa(\UART_unit|SRAM_address [5]),
	.datab(\SRAM_we_n~0_combout ),
	.datac(gnd),
	.datad(\VGA_unit|SRAM_address [5]),
	.cin(gnd),
	.combout(\SRAM_address[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_address[5]~1 .lut_mask = 16'hBB88;
defparam \SRAM_address[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N26
cycloneive_lcell_comb \VGA_unit|Add1~12 (
// Equation(s):
// \VGA_unit|Add1~12_combout  = (\VGA_unit|SRAM_address [6] & (\VGA_unit|Add1~11  $ (GND))) # (!\VGA_unit|SRAM_address [6] & (!\VGA_unit|Add1~11  & VCC))
// \VGA_unit|Add1~13  = CARRY((\VGA_unit|SRAM_address [6] & !\VGA_unit|Add1~11 ))

	.dataa(\VGA_unit|SRAM_address [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_unit|Add1~11 ),
	.combout(\VGA_unit|Add1~12_combout ),
	.cout(\VGA_unit|Add1~13 ));
// synopsys translate_off
defparam \VGA_unit|Add1~12 .lut_mask = 16'hA50A;
defparam \VGA_unit|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N28
cycloneive_lcell_comb \VGA_unit|Add1~14 (
// Equation(s):
// \VGA_unit|Add1~14_combout  = (\VGA_unit|SRAM_address [7] & (!\VGA_unit|Add1~13 )) # (!\VGA_unit|SRAM_address [7] & ((\VGA_unit|Add1~13 ) # (GND)))
// \VGA_unit|Add1~15  = CARRY((!\VGA_unit|Add1~13 ) # (!\VGA_unit|SRAM_address [7]))

	.dataa(\VGA_unit|SRAM_address [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_unit|Add1~13 ),
	.combout(\VGA_unit|Add1~14_combout ),
	.cout(\VGA_unit|Add1~15 ));
// synopsys translate_off
defparam \VGA_unit|Add1~14 .lut_mask = 16'h5A5F;
defparam \VGA_unit|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N30
cycloneive_lcell_comb \VGA_unit|Add1~16 (
// Equation(s):
// \VGA_unit|Add1~16_combout  = (\VGA_unit|SRAM_address [8] & (\VGA_unit|Add1~15  $ (GND))) # (!\VGA_unit|SRAM_address [8] & (!\VGA_unit|Add1~15  & VCC))
// \VGA_unit|Add1~17  = CARRY((\VGA_unit|SRAM_address [8] & !\VGA_unit|Add1~15 ))

	.dataa(gnd),
	.datab(\VGA_unit|SRAM_address [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_unit|Add1~15 ),
	.combout(\VGA_unit|Add1~16_combout ),
	.cout(\VGA_unit|Add1~17 ));
// synopsys translate_off
defparam \VGA_unit|Add1~16 .lut_mask = 16'hC30C;
defparam \VGA_unit|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N8
cycloneive_lcell_comb \VGA_unit|Add0~8 (
// Equation(s):
// \VGA_unit|Add0~8_combout  = (\VGA_unit|SRAM_address [6] & ((GND) # (!\VGA_unit|Add0~7 ))) # (!\VGA_unit|SRAM_address [6] & (\VGA_unit|Add0~7  $ (GND)))
// \VGA_unit|Add0~9  = CARRY((\VGA_unit|SRAM_address [6]) # (!\VGA_unit|Add0~7 ))

	.dataa(gnd),
	.datab(\VGA_unit|SRAM_address [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_unit|Add0~7 ),
	.combout(\VGA_unit|Add0~8_combout ),
	.cout(\VGA_unit|Add0~9 ));
// synopsys translate_off
defparam \VGA_unit|Add0~8 .lut_mask = 16'h3CCF;
defparam \VGA_unit|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N12
cycloneive_lcell_comb \VGA_unit|Selector11~0 (
// Equation(s):
// \VGA_unit|Selector11~0_combout  = (\VGA_unit|SRAM_address[12]~0_combout  & ((\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout  & ((\VGA_unit|Add0~8_combout ))) # (!\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout  & 
// (\VGA_unit|Add1~12_combout ))))

	.dataa(\VGA_unit|SRAM_address[12]~0_combout ),
	.datab(\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout ),
	.datac(\VGA_unit|Add1~12_combout ),
	.datad(\VGA_unit|Add0~8_combout ),
	.cin(gnd),
	.combout(\VGA_unit|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|Selector11~0 .lut_mask = 16'hA820;
defparam \VGA_unit|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y22_N13
dffeas \VGA_unit|SRAM_address[6] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|Selector11~0_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|SRAM_address[4]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|SRAM_address [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|SRAM_address[6] .is_wysiwyg = "true";
defparam \VGA_unit|SRAM_address[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N12
cycloneive_lcell_comb \VGA_unit|Add0~12 (
// Equation(s):
// \VGA_unit|Add0~12_combout  = (\VGA_unit|SRAM_address [8] & ((GND) # (!\VGA_unit|Add0~11 ))) # (!\VGA_unit|SRAM_address [8] & (\VGA_unit|Add0~11  $ (GND)))
// \VGA_unit|Add0~13  = CARRY((\VGA_unit|SRAM_address [8]) # (!\VGA_unit|Add0~11 ))

	.dataa(gnd),
	.datab(\VGA_unit|SRAM_address [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_unit|Add0~11 ),
	.combout(\VGA_unit|Add0~12_combout ),
	.cout(\VGA_unit|Add0~13 ));
// synopsys translate_off
defparam \VGA_unit|Add0~12 .lut_mask = 16'h3CCF;
defparam \VGA_unit|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N0
cycloneive_lcell_comb \VGA_unit|Selector9~0 (
// Equation(s):
// \VGA_unit|Selector9~0_combout  = (\VGA_unit|SRAM_address[12]~0_combout  & ((\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout  & ((\VGA_unit|Add0~12_combout ))) # (!\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout  & 
// (\VGA_unit|Add1~16_combout ))))

	.dataa(\VGA_unit|SRAM_address[12]~0_combout ),
	.datab(\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout ),
	.datac(\VGA_unit|Add1~16_combout ),
	.datad(\VGA_unit|Add0~12_combout ),
	.cin(gnd),
	.combout(\VGA_unit|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|Selector9~0 .lut_mask = 16'hA820;
defparam \VGA_unit|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y22_N1
dffeas \VGA_unit|SRAM_address[8] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|Selector9~0_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|SRAM_address[4]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|SRAM_address [8]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|SRAM_address[8] .is_wysiwyg = "true";
defparam \VGA_unit|SRAM_address[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N14
cycloneive_lcell_comb \VGA_unit|Add0~14 (
// Equation(s):
// \VGA_unit|Add0~14_combout  = (\VGA_unit|SRAM_address [9] & (\VGA_unit|Add0~13  & VCC)) # (!\VGA_unit|SRAM_address [9] & (!\VGA_unit|Add0~13 ))
// \VGA_unit|Add0~15  = CARRY((!\VGA_unit|SRAM_address [9] & !\VGA_unit|Add0~13 ))

	.dataa(gnd),
	.datab(\VGA_unit|SRAM_address [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_unit|Add0~13 ),
	.combout(\VGA_unit|Add0~14_combout ),
	.cout(\VGA_unit|Add0~15 ));
// synopsys translate_off
defparam \VGA_unit|Add0~14 .lut_mask = 16'hC303;
defparam \VGA_unit|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N0
cycloneive_lcell_comb \VGA_unit|Add1~18 (
// Equation(s):
// \VGA_unit|Add1~18_combout  = (\VGA_unit|SRAM_address [9] & (!\VGA_unit|Add1~17 )) # (!\VGA_unit|SRAM_address [9] & ((\VGA_unit|Add1~17 ) # (GND)))
// \VGA_unit|Add1~19  = CARRY((!\VGA_unit|Add1~17 ) # (!\VGA_unit|SRAM_address [9]))

	.dataa(\VGA_unit|SRAM_address [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_unit|Add1~17 ),
	.combout(\VGA_unit|Add1~18_combout ),
	.cout(\VGA_unit|Add1~19 ));
// synopsys translate_off
defparam \VGA_unit|Add1~18 .lut_mask = 16'h5A5F;
defparam \VGA_unit|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N26
cycloneive_lcell_comb \VGA_unit|Selector8~0 (
// Equation(s):
// \VGA_unit|Selector8~0_combout  = (\VGA_unit|SRAM_address[12]~0_combout  & ((\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout  & (\VGA_unit|Add0~14_combout )) # (!\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout  & 
// ((\VGA_unit|Add1~18_combout )))))

	.dataa(\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout ),
	.datab(\VGA_unit|SRAM_address[12]~0_combout ),
	.datac(\VGA_unit|Add0~14_combout ),
	.datad(\VGA_unit|Add1~18_combout ),
	.cin(gnd),
	.combout(\VGA_unit|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|Selector8~0 .lut_mask = 16'hC480;
defparam \VGA_unit|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y21_N27
dffeas \VGA_unit|SRAM_address[9] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|Selector8~0_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|SRAM_address[4]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|SRAM_address [9]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|SRAM_address[9] .is_wysiwyg = "true";
defparam \VGA_unit|SRAM_address[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N16
cycloneive_lcell_comb \VGA_unit|Add0~16 (
// Equation(s):
// \VGA_unit|Add0~16_combout  = (\VGA_unit|SRAM_address [10] & ((GND) # (!\VGA_unit|Add0~15 ))) # (!\VGA_unit|SRAM_address [10] & (\VGA_unit|Add0~15  $ (GND)))
// \VGA_unit|Add0~17  = CARRY((\VGA_unit|SRAM_address [10]) # (!\VGA_unit|Add0~15 ))

	.dataa(gnd),
	.datab(\VGA_unit|SRAM_address [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_unit|Add0~15 ),
	.combout(\VGA_unit|Add0~16_combout ),
	.cout(\VGA_unit|Add0~17 ));
// synopsys translate_off
defparam \VGA_unit|Add0~16 .lut_mask = 16'h3CCF;
defparam \VGA_unit|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N2
cycloneive_lcell_comb \VGA_unit|Add1~20 (
// Equation(s):
// \VGA_unit|Add1~20_combout  = (\VGA_unit|SRAM_address [10] & (\VGA_unit|Add1~19  $ (GND))) # (!\VGA_unit|SRAM_address [10] & (!\VGA_unit|Add1~19  & VCC))
// \VGA_unit|Add1~21  = CARRY((\VGA_unit|SRAM_address [10] & !\VGA_unit|Add1~19 ))

	.dataa(gnd),
	.datab(\VGA_unit|SRAM_address [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_unit|Add1~19 ),
	.combout(\VGA_unit|Add1~20_combout ),
	.cout(\VGA_unit|Add1~21 ));
// synopsys translate_off
defparam \VGA_unit|Add1~20 .lut_mask = 16'hC30C;
defparam \VGA_unit|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N20
cycloneive_lcell_comb \VGA_unit|Selector7~0 (
// Equation(s):
// \VGA_unit|Selector7~0_combout  = (\VGA_unit|SRAM_address[12]~0_combout  & ((\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout  & (\VGA_unit|Add0~16_combout )) # (!\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout  & 
// ((\VGA_unit|Add1~20_combout )))))

	.dataa(\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout ),
	.datab(\VGA_unit|SRAM_address[12]~0_combout ),
	.datac(\VGA_unit|Add0~16_combout ),
	.datad(\VGA_unit|Add1~20_combout ),
	.cin(gnd),
	.combout(\VGA_unit|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|Selector7~0 .lut_mask = 16'hC480;
defparam \VGA_unit|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y21_N21
dffeas \VGA_unit|SRAM_address[10] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|Selector7~0_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|SRAM_address[4]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|SRAM_address [10]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|SRAM_address[10] .is_wysiwyg = "true";
defparam \VGA_unit|SRAM_address[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N20
cycloneive_lcell_comb \VGA_unit|Add0~20 (
// Equation(s):
// \VGA_unit|Add0~20_combout  = (\VGA_unit|SRAM_address [12] & ((GND) # (!\VGA_unit|Add0~19 ))) # (!\VGA_unit|SRAM_address [12] & (\VGA_unit|Add0~19  $ (GND)))
// \VGA_unit|Add0~21  = CARRY((\VGA_unit|SRAM_address [12]) # (!\VGA_unit|Add0~19 ))

	.dataa(\VGA_unit|SRAM_address [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_unit|Add0~19 ),
	.combout(\VGA_unit|Add0~20_combout ),
	.cout(\VGA_unit|Add0~21 ));
// synopsys translate_off
defparam \VGA_unit|Add0~20 .lut_mask = 16'h5AAF;
defparam \VGA_unit|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N24
cycloneive_lcell_comb \VGA_unit|Add0~24 (
// Equation(s):
// \VGA_unit|Add0~24_combout  = (\VGA_unit|SRAM_address [14] & ((GND) # (!\VGA_unit|Add0~23 ))) # (!\VGA_unit|SRAM_address [14] & (\VGA_unit|Add0~23  $ (GND)))
// \VGA_unit|Add0~25  = CARRY((\VGA_unit|SRAM_address [14]) # (!\VGA_unit|Add0~23 ))

	.dataa(\VGA_unit|SRAM_address [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_unit|Add0~23 ),
	.combout(\VGA_unit|Add0~24_combout ),
	.cout(\VGA_unit|Add0~25 ));
// synopsys translate_off
defparam \VGA_unit|Add0~24 .lut_mask = 16'h5AAF;
defparam \VGA_unit|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N26
cycloneive_lcell_comb \VGA_unit|Add0~26 (
// Equation(s):
// \VGA_unit|Add0~26_combout  = (\VGA_unit|SRAM_address [15] & (\VGA_unit|Add0~25  & VCC)) # (!\VGA_unit|SRAM_address [15] & (!\VGA_unit|Add0~25 ))
// \VGA_unit|Add0~27  = CARRY((!\VGA_unit|SRAM_address [15] & !\VGA_unit|Add0~25 ))

	.dataa(gnd),
	.datab(\VGA_unit|SRAM_address [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_unit|Add0~25 ),
	.combout(\VGA_unit|Add0~26_combout ),
	.cout(\VGA_unit|Add0~27 ));
// synopsys translate_off
defparam \VGA_unit|Add0~26 .lut_mask = 16'hC303;
defparam \VGA_unit|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N4
cycloneive_lcell_comb \VGA_unit|Add1~22 (
// Equation(s):
// \VGA_unit|Add1~22_combout  = (\VGA_unit|SRAM_address [11] & (!\VGA_unit|Add1~21 )) # (!\VGA_unit|SRAM_address [11] & ((\VGA_unit|Add1~21 ) # (GND)))
// \VGA_unit|Add1~23  = CARRY((!\VGA_unit|Add1~21 ) # (!\VGA_unit|SRAM_address [11]))

	.dataa(\VGA_unit|SRAM_address [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_unit|Add1~21 ),
	.combout(\VGA_unit|Add1~22_combout ),
	.cout(\VGA_unit|Add1~23 ));
// synopsys translate_off
defparam \VGA_unit|Add1~22 .lut_mask = 16'h5A5F;
defparam \VGA_unit|Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N8
cycloneive_lcell_comb \VGA_unit|Add1~26 (
// Equation(s):
// \VGA_unit|Add1~26_combout  = (\VGA_unit|SRAM_address [13] & (!\VGA_unit|Add1~25 )) # (!\VGA_unit|SRAM_address [13] & ((\VGA_unit|Add1~25 ) # (GND)))
// \VGA_unit|Add1~27  = CARRY((!\VGA_unit|Add1~25 ) # (!\VGA_unit|SRAM_address [13]))

	.dataa(gnd),
	.datab(\VGA_unit|SRAM_address [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_unit|Add1~25 ),
	.combout(\VGA_unit|Add1~26_combout ),
	.cout(\VGA_unit|Add1~27 ));
// synopsys translate_off
defparam \VGA_unit|Add1~26 .lut_mask = 16'h3C3F;
defparam \VGA_unit|Add1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N24
cycloneive_lcell_comb \VGA_unit|Selector4~0 (
// Equation(s):
// \VGA_unit|Selector4~0_combout  = (\VGA_unit|SRAM_address[12]~0_combout  & ((\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout  & (\VGA_unit|Add0~22_combout )) # (!\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout  & 
// ((\VGA_unit|Add1~26_combout )))))

	.dataa(\VGA_unit|Add0~22_combout ),
	.datab(\VGA_unit|Add1~26_combout ),
	.datac(\VGA_unit|SRAM_address[12]~0_combout ),
	.datad(\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout ),
	.cin(gnd),
	.combout(\VGA_unit|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|Selector4~0 .lut_mask = 16'hA0C0;
defparam \VGA_unit|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y21_N25
dffeas \VGA_unit|SRAM_address[13] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|SRAM_address[4]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|SRAM_address [13]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|SRAM_address[13] .is_wysiwyg = "true";
defparam \VGA_unit|SRAM_address[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N10
cycloneive_lcell_comb \VGA_unit|Add1~28 (
// Equation(s):
// \VGA_unit|Add1~28_combout  = (\VGA_unit|SRAM_address [14] & (\VGA_unit|Add1~27  $ (GND))) # (!\VGA_unit|SRAM_address [14] & (!\VGA_unit|Add1~27  & VCC))
// \VGA_unit|Add1~29  = CARRY((\VGA_unit|SRAM_address [14] & !\VGA_unit|Add1~27 ))

	.dataa(gnd),
	.datab(\VGA_unit|SRAM_address [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_unit|Add1~27 ),
	.combout(\VGA_unit|Add1~28_combout ),
	.cout(\VGA_unit|Add1~29 ));
// synopsys translate_off
defparam \VGA_unit|Add1~28 .lut_mask = 16'hC30C;
defparam \VGA_unit|Add1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N18
cycloneive_lcell_comb \VGA_unit|Selector3~0 (
// Equation(s):
// \VGA_unit|Selector3~0_combout  = (\VGA_unit|SRAM_address[12]~0_combout  & ((\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout  & (\VGA_unit|Add0~24_combout )) # (!\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout  & 
// ((\VGA_unit|Add1~28_combout )))))

	.dataa(\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout ),
	.datab(\VGA_unit|SRAM_address[12]~0_combout ),
	.datac(\VGA_unit|Add0~24_combout ),
	.datad(\VGA_unit|Add1~28_combout ),
	.cin(gnd),
	.combout(\VGA_unit|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|Selector3~0 .lut_mask = 16'hC480;
defparam \VGA_unit|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y21_N19
dffeas \VGA_unit|SRAM_address[14] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|SRAM_address[4]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|SRAM_address [14]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|SRAM_address[14] .is_wysiwyg = "true";
defparam \VGA_unit|SRAM_address[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N12
cycloneive_lcell_comb \VGA_unit|Add1~30 (
// Equation(s):
// \VGA_unit|Add1~30_combout  = (\VGA_unit|SRAM_address [15] & (!\VGA_unit|Add1~29 )) # (!\VGA_unit|SRAM_address [15] & ((\VGA_unit|Add1~29 ) # (GND)))
// \VGA_unit|Add1~31  = CARRY((!\VGA_unit|Add1~29 ) # (!\VGA_unit|SRAM_address [15]))

	.dataa(gnd),
	.datab(\VGA_unit|SRAM_address [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_unit|Add1~29 ),
	.combout(\VGA_unit|Add1~30_combout ),
	.cout(\VGA_unit|Add1~31 ));
// synopsys translate_off
defparam \VGA_unit|Add1~30 .lut_mask = 16'h3C3F;
defparam \VGA_unit|Add1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N28
cycloneive_lcell_comb \VGA_unit|Selector2~0 (
// Equation(s):
// \VGA_unit|Selector2~0_combout  = (\VGA_unit|SRAM_address[12]~0_combout  & ((\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout  & (\VGA_unit|Add0~26_combout )) # (!\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout  & 
// ((\VGA_unit|Add1~30_combout )))))

	.dataa(\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout ),
	.datab(\VGA_unit|SRAM_address[12]~0_combout ),
	.datac(\VGA_unit|Add0~26_combout ),
	.datad(\VGA_unit|Add1~30_combout ),
	.cin(gnd),
	.combout(\VGA_unit|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|Selector2~0 .lut_mask = 16'hC480;
defparam \VGA_unit|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y21_N29
dffeas \VGA_unit|SRAM_address[15] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|SRAM_address[4]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|SRAM_address [15]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|SRAM_address[15] .is_wysiwyg = "true";
defparam \VGA_unit|SRAM_address[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N30
cycloneive_lcell_comb \VGA_unit|Add0~30 (
// Equation(s):
// \VGA_unit|Add0~30_combout  = \VGA_unit|Add0~29  $ (!\VGA_unit|SRAM_address [17])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\VGA_unit|SRAM_address [17]),
	.cin(\VGA_unit|Add0~29 ),
	.combout(\VGA_unit|Add0~30_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|Add0~30 .lut_mask = 16'hF00F;
defparam \VGA_unit|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N16
cycloneive_lcell_comb \VGA_unit|Selector0~0 (
// Equation(s):
// \VGA_unit|Selector0~0_combout  = (\VGA_unit|SRAM_address[12]~0_combout  & ((\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout  & ((\VGA_unit|Add0~30_combout ))) # (!\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout  & 
// (\VGA_unit|Add1~34_combout ))))

	.dataa(\VGA_unit|Add1~34_combout ),
	.datab(\VGA_unit|SRAM_address[12]~0_combout ),
	.datac(\VGA_unit|Add0~30_combout ),
	.datad(\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout ),
	.cin(gnd),
	.combout(\VGA_unit|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|Selector0~0 .lut_mask = 16'hC088;
defparam \VGA_unit|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y19_N17
dffeas \VGA_unit|SRAM_address[17] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|SRAM_address[4]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|SRAM_address [17]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|SRAM_address[17] .is_wysiwyg = "true";
defparam \VGA_unit|SRAM_address[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N30
cycloneive_lcell_comb \VGA_unit|Selector1~0 (
// Equation(s):
// \VGA_unit|Selector1~0_combout  = (\VGA_unit|SRAM_address[12]~0_combout  & ((\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout  & (\VGA_unit|Add0~28_combout )) # (!\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout  & 
// ((\VGA_unit|Add1~32_combout )))))

	.dataa(\VGA_unit|Add0~28_combout ),
	.datab(\VGA_unit|SRAM_address[12]~0_combout ),
	.datac(\VGA_unit|Add1~32_combout ),
	.datad(\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout ),
	.cin(gnd),
	.combout(\VGA_unit|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|Selector1~0 .lut_mask = 16'h88C0;
defparam \VGA_unit|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y21_N31
dffeas \VGA_unit|SRAM_address[16] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|SRAM_address[4]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|SRAM_address [16]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|SRAM_address[16] .is_wysiwyg = "true";
defparam \VGA_unit|SRAM_address[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N8
cycloneive_lcell_comb \UART_unit|Add1~46 (
// Equation(s):
// \UART_unit|Add1~46_combout  = (\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout  & (!\UART_rx_initialize~q  & ((\UART_unit|Add1~44_combout ) # (!\UART_unit|LessThan1~5_combout ))))

	.dataa(\UART_unit|LessThan1~5_combout ),
	.datab(\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout ),
	.datac(\UART_unit|Add1~44_combout ),
	.datad(\UART_rx_initialize~q ),
	.cin(gnd),
	.combout(\UART_unit|Add1~46_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|Add1~46 .lut_mask = 16'h00C4;
defparam \UART_unit|Add1~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y19_N9
dffeas \UART_unit|SRAM_address[16] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\UART_unit|Add1~46_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_unit|SRAM_address[13]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_unit|SRAM_address [16]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_unit|SRAM_address[16] .is_wysiwyg = "true";
defparam \UART_unit|SRAM_address[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N26
cycloneive_lcell_comb \SRAM_address[16]~12 (
// Equation(s):
// \SRAM_address[16]~12_combout  = (\SRAM_we_n~0_combout  & ((\UART_unit|SRAM_address [16]))) # (!\SRAM_we_n~0_combout  & (\VGA_unit|SRAM_address [16]))

	.dataa(gnd),
	.datab(\SRAM_we_n~0_combout ),
	.datac(\VGA_unit|SRAM_address [16]),
	.datad(\UART_unit|SRAM_address [16]),
	.cin(gnd),
	.combout(\SRAM_address[16]~12_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_address[16]~12 .lut_mask = 16'hFC30;
defparam \SRAM_address[16]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N30
cycloneive_lcell_comb \unit3|Decoder0~8 (
// Equation(s):
// \unit3|Decoder0~8_combout  = (\SRAM_address[16]~12_combout  & ((\SRAM_we_n~0_combout  & (!\UART_unit|SRAM_address [17])) # (!\SRAM_we_n~0_combout  & ((!\VGA_unit|SRAM_address [17])))))

	.dataa(\UART_unit|SRAM_address [17]),
	.datab(\VGA_unit|SRAM_address [17]),
	.datac(\SRAM_address[16]~12_combout ),
	.datad(\SRAM_we_n~0_combout ),
	.cin(gnd),
	.combout(\unit3|Decoder0~8_combout ),
	.cout());
// synopsys translate_off
defparam \unit3|Decoder0~8 .lut_mask = 16'h5030;
defparam \unit3|Decoder0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N16
cycloneive_lcell_comb \SRAM_address[4]~0 (
// Equation(s):
// \SRAM_address[4]~0_combout  = (\SRAM_we_n~0_combout  & (\UART_unit|SRAM_address [4])) # (!\SRAM_we_n~0_combout  & ((\VGA_unit|SRAM_address [4])))

	.dataa(\UART_unit|SRAM_address [4]),
	.datab(\VGA_unit|SRAM_address [4]),
	.datac(gnd),
	.datad(\SRAM_we_n~0_combout ),
	.cin(gnd),
	.combout(\SRAM_address[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_address[4]~0 .lut_mask = 16'hAACC;
defparam \SRAM_address[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N4
cycloneive_lcell_comb \Equal2~1 (
// Equation(s):
// \Equal2~1_combout  = (\Equal2~0_combout ) # (((!\SRAM_address[4]~0_combout ) # (!\unit3|Decoder0~8_combout )) # (!\SRAM_address[5]~1_combout ))

	.dataa(\Equal2~0_combout ),
	.datab(\SRAM_address[5]~1_combout ),
	.datac(\unit3|Decoder0~8_combout ),
	.datad(\SRAM_address[4]~0_combout ),
	.cin(gnd),
	.combout(\Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal2~1 .lut_mask = 16'hBFFF;
defparam \Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N8
cycloneive_lcell_comb \top_state[1]~1 (
// Equation(s):
// \top_state[1]~1_combout  = (top_state[2] & (!top_state[1] & !top_state[0]))

	.dataa(top_state[2]),
	.datab(top_state[1]),
	.datac(gnd),
	.datad(top_state[0]),
	.cin(gnd),
	.combout(\top_state[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \top_state[1]~1 .lut_mask = 16'h0022;
defparam \top_state[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N6
cycloneive_lcell_comb \VGA_unit|Add1~37 (
// Equation(s):
// \VGA_unit|Add1~37_combout  = (!\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout  & \VGA_unit|Add1~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout ),
	.datad(\VGA_unit|Add1~0_combout ),
	.cin(gnd),
	.combout(\VGA_unit|Add1~37_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|Add1~37 .lut_mask = 16'h0F00;
defparam \VGA_unit|Add1~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N8
cycloneive_lcell_comb \VGA_unit|SRAM_address[1]~5 (
// Equation(s):
// \VGA_unit|SRAM_address[1]~5_combout  = (\VGA_unit|SRAM_address[4]~2_combout  & (((!\VGA_unit|VGA_unit|Add1~4_combout  & \VGA_unit|Equal1~0_combout )) # (!\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout )))

	.dataa(\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout ),
	.datab(\VGA_unit|SRAM_address[4]~2_combout ),
	.datac(\VGA_unit|VGA_unit|Add1~4_combout ),
	.datad(\VGA_unit|Equal1~0_combout ),
	.cin(gnd),
	.combout(\VGA_unit|SRAM_address[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|SRAM_address[1]~5 .lut_mask = 16'h4C44;
defparam \VGA_unit|SRAM_address[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N2
cycloneive_lcell_comb \VGA_unit|Equal2~2 (
// Equation(s):
// \VGA_unit|Equal2~2_combout  = (!\VGA_unit|VGA_unit|Add1~0_combout  & (!\VGA_unit|VGA_unit|Add1~2_combout  & (!\VGA_unit|VGA_unit|Add1~16_combout  & !\VGA_unit|VGA_unit|Add1~14_combout )))

	.dataa(\VGA_unit|VGA_unit|Add1~0_combout ),
	.datab(\VGA_unit|VGA_unit|Add1~2_combout ),
	.datac(\VGA_unit|VGA_unit|Add1~16_combout ),
	.datad(\VGA_unit|VGA_unit|Add1~14_combout ),
	.cin(gnd),
	.combout(\VGA_unit|Equal2~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|Equal2~2 .lut_mask = 16'h0001;
defparam \VGA_unit|Equal2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N26
cycloneive_lcell_comb \VGA_unit|SRAM_address[1]~6 (
// Equation(s):
// \VGA_unit|SRAM_address[1]~6_combout  = (\VGA_unit|SRAM_address[1]~5_combout  & (((!\VGA_unit|VGA_unit|Add1~18_combout  & \VGA_unit|Equal2~2_combout )) # (!\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout )))

	.dataa(\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout ),
	.datab(\VGA_unit|VGA_unit|Add1~18_combout ),
	.datac(\VGA_unit|SRAM_address[1]~5_combout ),
	.datad(\VGA_unit|Equal2~2_combout ),
	.cin(gnd),
	.combout(\VGA_unit|SRAM_address[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|SRAM_address[1]~6 .lut_mask = 16'h7050;
defparam \VGA_unit|SRAM_address[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y22_N7
dffeas \VGA_unit|SRAM_address[0] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|Add1~37_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|SRAM_address[1]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|SRAM_address [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|SRAM_address[0] .is_wysiwyg = "true";
defparam \VGA_unit|SRAM_address[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N22
cycloneive_lcell_comb \SRAM_address[0]~16 (
// Equation(s):
// \SRAM_address[0]~16_combout  = (\SRAM_we_n~0_combout  & (\UART_unit|SRAM_address [0])) # (!\SRAM_we_n~0_combout  & ((\VGA_unit|SRAM_address [0])))

	.dataa(gnd),
	.datab(\SRAM_we_n~0_combout ),
	.datac(\UART_unit|SRAM_address [0]),
	.datad(\VGA_unit|SRAM_address [0]),
	.cin(gnd),
	.combout(\SRAM_address[0]~16_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_address[0]~16 .lut_mask = 16'hF3C0;
defparam \SRAM_address[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N18
cycloneive_lcell_comb \SRAM_address[2]~17 (
// Equation(s):
// \SRAM_address[2]~17_combout  = (\SRAM_we_n~0_combout  & (\UART_unit|SRAM_address [2])) # (!\SRAM_we_n~0_combout  & ((\VGA_unit|SRAM_address [2])))

	.dataa(\UART_unit|SRAM_address [2]),
	.datab(\VGA_unit|SRAM_address [2]),
	.datac(gnd),
	.datad(\SRAM_we_n~0_combout ),
	.cin(gnd),
	.combout(\SRAM_address[2]~17_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_address[2]~17 .lut_mask = 16'hAACC;
defparam \SRAM_address[2]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N12
cycloneive_lcell_comb \VGA_unit|Add1~36 (
// Equation(s):
// \VGA_unit|Add1~36_combout  = (!\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout  & \VGA_unit|Add1~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout ),
	.datad(\VGA_unit|Add1~2_combout ),
	.cin(gnd),
	.combout(\VGA_unit|Add1~36_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|Add1~36 .lut_mask = 16'h0F00;
defparam \VGA_unit|Add1~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y22_N13
dffeas \VGA_unit|SRAM_address[1] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|Add1~36_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|SRAM_address[1]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|SRAM_address [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|SRAM_address[1] .is_wysiwyg = "true";
defparam \VGA_unit|SRAM_address[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N24
cycloneive_lcell_comb \SRAM_address[1]~14 (
// Equation(s):
// \SRAM_address[1]~14_combout  = (\SRAM_we_n~0_combout  & (\UART_unit|SRAM_address [1])) # (!\SRAM_we_n~0_combout  & ((\VGA_unit|SRAM_address [1])))

	.dataa(gnd),
	.datab(\SRAM_we_n~0_combout ),
	.datac(\UART_unit|SRAM_address [1]),
	.datad(\VGA_unit|SRAM_address [1]),
	.cin(gnd),
	.combout(\SRAM_address[1]~14_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_address[1]~14 .lut_mask = 16'hF3C0;
defparam \SRAM_address[1]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N18
cycloneive_lcell_comb \SRAM_address[3]~15 (
// Equation(s):
// \SRAM_address[3]~15_combout  = (\SRAM_we_n~0_combout  & (\UART_unit|SRAM_address [3])) # (!\SRAM_we_n~0_combout  & ((\VGA_unit|SRAM_address [3])))

	.dataa(gnd),
	.datab(\UART_unit|SRAM_address [3]),
	.datac(\VGA_unit|SRAM_address [3]),
	.datad(\SRAM_we_n~0_combout ),
	.cin(gnd),
	.combout(\SRAM_address[3]~15_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_address[3]~15 .lut_mask = 16'hCCF0;
defparam \SRAM_address[3]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N0
cycloneive_lcell_comb \SRAM_address[15]~11 (
// Equation(s):
// \SRAM_address[15]~11_combout  = (\SRAM_we_n~0_combout  & ((\UART_unit|SRAM_address [15]))) # (!\SRAM_we_n~0_combout  & (\VGA_unit|SRAM_address [15]))

	.dataa(\VGA_unit|SRAM_address [15]),
	.datab(gnd),
	.datac(\UART_unit|SRAM_address [15]),
	.datad(\SRAM_we_n~0_combout ),
	.cin(gnd),
	.combout(\SRAM_address[15]~11_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_address[15]~11 .lut_mask = 16'hF0AA;
defparam \SRAM_address[15]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N12
cycloneive_lcell_comb \Equal2~3 (
// Equation(s):
// \Equal2~3_combout  = (((!\SRAM_address[15]~11_combout ) # (!\SRAM_address[3]~15_combout )) # (!\SRAM_address[1]~14_combout )) # (!\SRAM_address[14]~10_combout )

	.dataa(\SRAM_address[14]~10_combout ),
	.datab(\SRAM_address[1]~14_combout ),
	.datac(\SRAM_address[3]~15_combout ),
	.datad(\SRAM_address[15]~11_combout ),
	.cin(gnd),
	.combout(\Equal2~3_combout ),
	.cout());
// synopsys translate_off
defparam \Equal2~3 .lut_mask = 16'h7FFF;
defparam \Equal2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N6
cycloneive_lcell_comb \Equal2~4 (
// Equation(s):
// \Equal2~4_combout  = (\Equal2~2_combout ) # (((\Equal2~3_combout ) # (!\SRAM_address[2]~17_combout )) # (!\SRAM_address[0]~16_combout ))

	.dataa(\Equal2~2_combout ),
	.datab(\SRAM_address[0]~16_combout ),
	.datac(\SRAM_address[2]~17_combout ),
	.datad(\Equal2~3_combout ),
	.cin(gnd),
	.combout(\Equal2~4_combout ),
	.cout());
// synopsys translate_off
defparam \Equal2~4 .lut_mask = 16'hFFBF;
defparam \Equal2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N2
cycloneive_lcell_comb \top_state[1]~2 (
// Equation(s):
// \top_state[1]~2_combout  = (\top_state[1]~0_combout ) # ((\top_state[1]~1_combout  & ((\Equal2~1_combout ) # (\Equal2~4_combout ))))

	.dataa(\top_state[1]~0_combout ),
	.datab(\Equal2~1_combout ),
	.datac(\top_state[1]~1_combout ),
	.datad(\Equal2~4_combout ),
	.cin(gnd),
	.combout(\top_state[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \top_state[1]~2 .lut_mask = 16'hFAEA;
defparam \top_state[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N16
cycloneive_lcell_comb \top_state[1]~3 (
// Equation(s):
// \top_state[1]~3_combout  = (\top_state[1]~2_combout  & (((top_state[1])))) # (!\top_state[1]~2_combout  & ((top_state[2] & (!top_state[1] & !top_state[0])) # (!top_state[2] & (top_state[1] $ (top_state[0])))))

	.dataa(top_state[2]),
	.datab(\top_state[1]~2_combout ),
	.datac(top_state[1]),
	.datad(top_state[0]),
	.cin(gnd),
	.combout(\top_state[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \top_state[1]~3 .lut_mask = 16'hC1D2;
defparam \top_state[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y21_N17
dffeas \top_state[1] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\top_state[1]~3_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(top_state[1]),
	.prn(vcc));
// synopsys translate_off
defparam \top_state[1] .is_wysiwyg = "true";
defparam \top_state[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N12
cycloneive_lcell_comb \top_state[2]~4 (
// Equation(s):
// \top_state[2]~4_combout  = (top_state[2] & ((\top_state[1]~2_combout ) # ((!top_state[0] & !top_state[1])))) # (!top_state[2] & (top_state[0] & (top_state[1] & !\top_state[1]~2_combout )))

	.dataa(top_state[0]),
	.datab(top_state[1]),
	.datac(top_state[2]),
	.datad(\top_state[1]~2_combout ),
	.cin(gnd),
	.combout(\top_state[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \top_state[2]~4 .lut_mask = 16'hF018;
defparam \top_state[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y21_N13
dffeas \top_state[2] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\top_state[2]~4_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(top_state[2]),
	.prn(vcc));
// synopsys translate_off
defparam \top_state[2] .is_wysiwyg = "true";
defparam \top_state[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N0
cycloneive_lcell_comb \Equal3~0 (
// Equation(s):
// \Equal3~0_combout  = (!top_state[0] & !top_state[2])

	.dataa(gnd),
	.datab(top_state[0]),
	.datac(gnd),
	.datad(top_state[2]),
	.cin(gnd),
	.combout(\Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal3~0 .lut_mask = 16'h0033;
defparam \Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N4
cycloneive_lcell_comb \Selector4~0 (
// Equation(s):
// \Selector4~0_combout  = (\Equal3~0_combout  & ((top_state[1] & ((!\always0~8_combout ))) # (!top_state[1] & (!\always0~9_combout ))))

	.dataa(\always0~9_combout ),
	.datab(\Equal3~0_combout ),
	.datac(\always0~8_combout ),
	.datad(top_state[1]),
	.cin(gnd),
	.combout(\Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector4~0 .lut_mask = 16'h0C44;
defparam \Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y21_N5
dffeas UART_rx_initialize(
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\Selector4~0_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_rx_initialize~q ),
	.prn(vcc));
// synopsys translate_off
defparam UART_rx_initialize.is_wysiwyg = "true";
defparam UART_rx_initialize.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N24
cycloneive_lcell_comb \UART_unit|SRAM_write_data~0 (
// Equation(s):
// \UART_unit|SRAM_write_data~0_combout  = (!\UART_rx_initialize~q  & \UART_unit|UART_RX|RX_data [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART_rx_initialize~q ),
	.datad(\UART_unit|UART_RX|RX_data [0]),
	.cin(gnd),
	.combout(\UART_unit|SRAM_write_data~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|SRAM_write_data~0 .lut_mask = 16'h0F00;
defparam \UART_unit|SRAM_write_data~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N0
cycloneive_lcell_comb \UART_unit|SRAM_write_data[0]~feeder (
// Equation(s):
// \UART_unit|SRAM_write_data[0]~feeder_combout  = \UART_unit|SRAM_write_data~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_unit|SRAM_write_data~0_combout ),
	.cin(gnd),
	.combout(\UART_unit|SRAM_write_data[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|SRAM_write_data[0]~feeder .lut_mask = 16'hFF00;
defparam \UART_unit|SRAM_write_data[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N12
cycloneive_lcell_comb \UART_unit|SRAM_write_data[0]~1 (
// Equation(s):
// \UART_unit|SRAM_write_data[0]~1_combout  = (\UART_rx_initialize~q ) # ((\UART_unit|UART_RX|Empty~q  & (\UART_unit|UART_SRAM_state~11_q  & \UART_unit|UART_SRAM_state~13_q )))

	.dataa(\UART_unit|UART_RX|Empty~q ),
	.datab(\UART_unit|UART_SRAM_state~11_q ),
	.datac(\UART_rx_initialize~q ),
	.datad(\UART_unit|UART_SRAM_state~13_q ),
	.cin(gnd),
	.combout(\UART_unit|SRAM_write_data[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|SRAM_write_data[0]~1 .lut_mask = 16'hF8F0;
defparam \UART_unit|SRAM_write_data[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N1
dffeas \UART_unit|SRAM_write_data[0] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\UART_unit|SRAM_write_data[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_unit|SRAM_write_data[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_unit|SRAM_write_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_unit|SRAM_write_data[0] .is_wysiwyg = "true";
defparam \UART_unit|SRAM_write_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N24
cycloneive_lcell_comb \SRAM_unit|SRAM_write_data_buf[0]~feeder (
// Equation(s):
// \SRAM_unit|SRAM_write_data_buf[0]~feeder_combout  = \UART_unit|SRAM_write_data [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_unit|SRAM_write_data [0]),
	.cin(gnd),
	.combout(\SRAM_unit|SRAM_write_data_buf[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_unit|SRAM_write_data_buf[0]~feeder .lut_mask = 16'hFF00;
defparam \SRAM_unit|SRAM_write_data_buf[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N25
dffeas \SRAM_unit|SRAM_write_data_buf[0] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\SRAM_unit|SRAM_write_data_buf[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_unit|SRAM_write_data_buf [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_unit|SRAM_write_data_buf[0] .is_wysiwyg = "true";
defparam \SRAM_unit|SRAM_write_data_buf[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N24
cycloneive_lcell_comb \SRAM_we_n~1 (
// Equation(s):
// \SRAM_we_n~1_combout  = ((top_state[2]) # (top_state[1] $ (!top_state[0]))) # (!\UART_unit|SRAM_we_n~q )

	.dataa(\UART_unit|SRAM_we_n~q ),
	.datab(top_state[1]),
	.datac(top_state[0]),
	.datad(top_state[2]),
	.cin(gnd),
	.combout(\SRAM_we_n~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_we_n~1 .lut_mask = 16'hFFD7;
defparam \SRAM_we_n~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y16_N16
cycloneive_lcell_comb \SRAM_unit|SRAM_WE_N_O~0 (
// Equation(s):
// \SRAM_unit|SRAM_WE_N_O~0_combout  = !\SRAM_we_n~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM_we_n~1_combout ),
	.cin(gnd),
	.combout(\SRAM_unit|SRAM_WE_N_O~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_unit|SRAM_WE_N_O~0 .lut_mask = 16'h00FF;
defparam \SRAM_unit|SRAM_WE_N_O~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y16_N17
dffeas \SRAM_unit|SRAM_WE_N_O (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\SRAM_unit|SRAM_WE_N_O~0_combout ),
	.asdata(vcc),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_unit|SRAM_WE_N_O~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_unit|SRAM_WE_N_O .is_wysiwyg = "true";
defparam \SRAM_unit|SRAM_WE_N_O .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N6
cycloneive_lcell_comb \UART_unit|UART_RX|Selector24~0 (
// Equation(s):
// \UART_unit|UART_RX|Selector24~0_combout  = (\UART_unit|UART_RX|RXC_state~9_q  & (!\UART_unit|UART_RX|RXC_state~8_q  & \UART_unit|UART_RX|data_buffer [6]))

	.dataa(\UART_unit|UART_RX|RXC_state~9_q ),
	.datab(gnd),
	.datac(\UART_unit|UART_RX|RXC_state~8_q ),
	.datad(\UART_unit|UART_RX|data_buffer [6]),
	.cin(gnd),
	.combout(\UART_unit|UART_RX|Selector24~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_RX|Selector24~0 .lut_mask = 16'h0A00;
defparam \UART_unit|UART_RX|Selector24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y17_N7
dffeas \UART_unit|UART_RX|data_buffer[5] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\UART_unit|UART_RX|Selector24~0_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_unit|UART_RX|data_buffer[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_unit|UART_RX|data_buffer [5]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_unit|UART_RX|data_buffer[5] .is_wysiwyg = "true";
defparam \UART_unit|UART_RX|data_buffer[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N22
cycloneive_lcell_comb \UART_unit|UART_RX|Selector25~0 (
// Equation(s):
// \UART_unit|UART_RX|Selector25~0_combout  = (\UART_unit|UART_RX|RXC_state~9_q  & (!\UART_unit|UART_RX|RXC_state~8_q  & \UART_unit|UART_RX|data_buffer [5]))

	.dataa(\UART_unit|UART_RX|RXC_state~9_q ),
	.datab(gnd),
	.datac(\UART_unit|UART_RX|RXC_state~8_q ),
	.datad(\UART_unit|UART_RX|data_buffer [5]),
	.cin(gnd),
	.combout(\UART_unit|UART_RX|Selector25~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_RX|Selector25~0 .lut_mask = 16'h0A00;
defparam \UART_unit|UART_RX|Selector25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y17_N23
dffeas \UART_unit|UART_RX|data_buffer[4] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\UART_unit|UART_RX|Selector25~0_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_unit|UART_RX|data_buffer[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_unit|UART_RX|data_buffer [4]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_unit|UART_RX|data_buffer[4] .is_wysiwyg = "true";
defparam \UART_unit|UART_RX|data_buffer[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N24
cycloneive_lcell_comb \UART_unit|UART_RX|Selector26~0 (
// Equation(s):
// \UART_unit|UART_RX|Selector26~0_combout  = (\UART_unit|UART_RX|RXC_state~9_q  & (!\UART_unit|UART_RX|RXC_state~8_q  & \UART_unit|UART_RX|data_buffer [4]))

	.dataa(\UART_unit|UART_RX|RXC_state~9_q ),
	.datab(gnd),
	.datac(\UART_unit|UART_RX|RXC_state~8_q ),
	.datad(\UART_unit|UART_RX|data_buffer [4]),
	.cin(gnd),
	.combout(\UART_unit|UART_RX|Selector26~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_RX|Selector26~0 .lut_mask = 16'h0A00;
defparam \UART_unit|UART_RX|Selector26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y17_N25
dffeas \UART_unit|UART_RX|data_buffer[3] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\UART_unit|UART_RX|Selector26~0_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_unit|UART_RX|data_buffer[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_unit|UART_RX|data_buffer [3]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_unit|UART_RX|data_buffer[3] .is_wysiwyg = "true";
defparam \UART_unit|UART_RX|data_buffer[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N10
cycloneive_lcell_comb \UART_unit|UART_RX|Selector27~0 (
// Equation(s):
// \UART_unit|UART_RX|Selector27~0_combout  = (\UART_unit|UART_RX|RXC_state~9_q  & (!\UART_unit|UART_RX|RXC_state~8_q  & \UART_unit|UART_RX|data_buffer [3]))

	.dataa(\UART_unit|UART_RX|RXC_state~9_q ),
	.datab(gnd),
	.datac(\UART_unit|UART_RX|RXC_state~8_q ),
	.datad(\UART_unit|UART_RX|data_buffer [3]),
	.cin(gnd),
	.combout(\UART_unit|UART_RX|Selector27~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_RX|Selector27~0 .lut_mask = 16'h0A00;
defparam \UART_unit|UART_RX|Selector27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y17_N11
dffeas \UART_unit|UART_RX|data_buffer[2] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\UART_unit|UART_RX|Selector27~0_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_unit|UART_RX|data_buffer[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_unit|UART_RX|data_buffer [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_unit|UART_RX|data_buffer[2] .is_wysiwyg = "true";
defparam \UART_unit|UART_RX|data_buffer[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N26
cycloneive_lcell_comb \UART_unit|UART_RX|Selector28~0 (
// Equation(s):
// \UART_unit|UART_RX|Selector28~0_combout  = (\UART_unit|UART_RX|RXC_state~9_q  & (!\UART_unit|UART_RX|RXC_state~8_q  & \UART_unit|UART_RX|data_buffer [2]))

	.dataa(\UART_unit|UART_RX|RXC_state~9_q ),
	.datab(gnd),
	.datac(\UART_unit|UART_RX|RXC_state~8_q ),
	.datad(\UART_unit|UART_RX|data_buffer [2]),
	.cin(gnd),
	.combout(\UART_unit|UART_RX|Selector28~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_RX|Selector28~0 .lut_mask = 16'h0A00;
defparam \UART_unit|UART_RX|Selector28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y17_N27
dffeas \UART_unit|UART_RX|data_buffer[1] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\UART_unit|UART_RX|Selector28~0_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_unit|UART_RX|data_buffer[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_unit|UART_RX|data_buffer [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_unit|UART_RX|data_buffer[1] .is_wysiwyg = "true";
defparam \UART_unit|UART_RX|data_buffer[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y17_N31
dffeas \UART_unit|UART_RX|RX_data[1] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_unit|UART_RX|data_buffer [1]),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_unit|UART_RX|RX_data[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_unit|UART_RX|RX_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_unit|UART_RX|RX_data[1] .is_wysiwyg = "true";
defparam \UART_unit|UART_RX|RX_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N18
cycloneive_lcell_comb \UART_unit|SRAM_write_data~2 (
// Equation(s):
// \UART_unit|SRAM_write_data~2_combout  = (!\UART_rx_initialize~q  & \UART_unit|UART_RX|RX_data [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART_rx_initialize~q ),
	.datad(\UART_unit|UART_RX|RX_data [1]),
	.cin(gnd),
	.combout(\UART_unit|SRAM_write_data~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|SRAM_write_data~2 .lut_mask = 16'h0F00;
defparam \UART_unit|SRAM_write_data~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N18
cycloneive_lcell_comb \UART_unit|SRAM_write_data[1]~feeder (
// Equation(s):
// \UART_unit|SRAM_write_data[1]~feeder_combout  = \UART_unit|SRAM_write_data~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_unit|SRAM_write_data~2_combout ),
	.cin(gnd),
	.combout(\UART_unit|SRAM_write_data[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|SRAM_write_data[1]~feeder .lut_mask = 16'hFF00;
defparam \UART_unit|SRAM_write_data[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N19
dffeas \UART_unit|SRAM_write_data[1] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\UART_unit|SRAM_write_data[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_unit|SRAM_write_data[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_unit|SRAM_write_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_unit|SRAM_write_data[1] .is_wysiwyg = "true";
defparam \UART_unit|SRAM_write_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N26
cycloneive_lcell_comb \SRAM_unit|SRAM_write_data_buf[1]~feeder (
// Equation(s):
// \SRAM_unit|SRAM_write_data_buf[1]~feeder_combout  = \UART_unit|SRAM_write_data [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_unit|SRAM_write_data [1]),
	.cin(gnd),
	.combout(\SRAM_unit|SRAM_write_data_buf[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_unit|SRAM_write_data_buf[1]~feeder .lut_mask = 16'hFF00;
defparam \SRAM_unit|SRAM_write_data_buf[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N27
dffeas \SRAM_unit|SRAM_write_data_buf[1] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\SRAM_unit|SRAM_write_data_buf[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_unit|SRAM_write_data_buf [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_unit|SRAM_write_data_buf[1] .is_wysiwyg = "true";
defparam \SRAM_unit|SRAM_write_data_buf[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N28
cycloneive_lcell_comb \UART_unit|UART_RX|RX_data[2]~feeder (
// Equation(s):
// \UART_unit|UART_RX|RX_data[2]~feeder_combout  = \UART_unit|UART_RX|data_buffer [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_unit|UART_RX|data_buffer [2]),
	.cin(gnd),
	.combout(\UART_unit|UART_RX|RX_data[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_RX|RX_data[2]~feeder .lut_mask = 16'hFF00;
defparam \UART_unit|UART_RX|RX_data[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y17_N29
dffeas \UART_unit|UART_RX|RX_data[2] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\UART_unit|UART_RX|RX_data[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_unit|UART_RX|RX_data[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_unit|UART_RX|RX_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_unit|UART_RX|RX_data[2] .is_wysiwyg = "true";
defparam \UART_unit|UART_RX|RX_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N4
cycloneive_lcell_comb \UART_unit|SRAM_write_data~3 (
// Equation(s):
// \UART_unit|SRAM_write_data~3_combout  = (!\UART_rx_initialize~q  & \UART_unit|UART_RX|RX_data [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART_rx_initialize~q ),
	.datad(\UART_unit|UART_RX|RX_data [2]),
	.cin(gnd),
	.combout(\UART_unit|SRAM_write_data~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|SRAM_write_data~3 .lut_mask = 16'h0F00;
defparam \UART_unit|SRAM_write_data~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N28
cycloneive_lcell_comb \UART_unit|SRAM_write_data[2]~feeder (
// Equation(s):
// \UART_unit|SRAM_write_data[2]~feeder_combout  = \UART_unit|SRAM_write_data~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_unit|SRAM_write_data~3_combout ),
	.cin(gnd),
	.combout(\UART_unit|SRAM_write_data[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|SRAM_write_data[2]~feeder .lut_mask = 16'hFF00;
defparam \UART_unit|SRAM_write_data[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N29
dffeas \UART_unit|SRAM_write_data[2] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\UART_unit|SRAM_write_data[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_unit|SRAM_write_data[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_unit|SRAM_write_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_unit|SRAM_write_data[2] .is_wysiwyg = "true";
defparam \UART_unit|SRAM_write_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N20
cycloneive_lcell_comb \SRAM_unit|SRAM_write_data_buf[2]~feeder (
// Equation(s):
// \SRAM_unit|SRAM_write_data_buf[2]~feeder_combout  = \UART_unit|SRAM_write_data [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_unit|SRAM_write_data [2]),
	.cin(gnd),
	.combout(\SRAM_unit|SRAM_write_data_buf[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_unit|SRAM_write_data_buf[2]~feeder .lut_mask = 16'hFF00;
defparam \SRAM_unit|SRAM_write_data_buf[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N21
dffeas \SRAM_unit|SRAM_write_data_buf[2] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\SRAM_unit|SRAM_write_data_buf[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_unit|SRAM_write_data_buf [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_unit|SRAM_write_data_buf[2] .is_wysiwyg = "true";
defparam \SRAM_unit|SRAM_write_data_buf[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N0
cycloneive_lcell_comb \UART_unit|UART_RX|RX_data[3]~feeder (
// Equation(s):
// \UART_unit|UART_RX|RX_data[3]~feeder_combout  = \UART_unit|UART_RX|data_buffer [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_unit|UART_RX|data_buffer [3]),
	.cin(gnd),
	.combout(\UART_unit|UART_RX|RX_data[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_RX|RX_data[3]~feeder .lut_mask = 16'hFF00;
defparam \UART_unit|UART_RX|RX_data[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y17_N1
dffeas \UART_unit|UART_RX|RX_data[3] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\UART_unit|UART_RX|RX_data[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_unit|UART_RX|RX_data[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_unit|UART_RX|RX_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_unit|UART_RX|RX_data[3] .is_wysiwyg = "true";
defparam \UART_unit|UART_RX|RX_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N6
cycloneive_lcell_comb \UART_unit|SRAM_write_data~4 (
// Equation(s):
// \UART_unit|SRAM_write_data~4_combout  = (\UART_unit|UART_RX|RX_data [3] & !\UART_rx_initialize~q )

	.dataa(gnd),
	.datab(\UART_unit|UART_RX|RX_data [3]),
	.datac(\UART_rx_initialize~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART_unit|SRAM_write_data~4_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|SRAM_write_data~4 .lut_mask = 16'h0C0C;
defparam \UART_unit|SRAM_write_data~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N22
cycloneive_lcell_comb \UART_unit|SRAM_write_data[3]~feeder (
// Equation(s):
// \UART_unit|SRAM_write_data[3]~feeder_combout  = \UART_unit|SRAM_write_data~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_unit|SRAM_write_data~4_combout ),
	.cin(gnd),
	.combout(\UART_unit|SRAM_write_data[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|SRAM_write_data[3]~feeder .lut_mask = 16'hFF00;
defparam \UART_unit|SRAM_write_data[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N23
dffeas \UART_unit|SRAM_write_data[3] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\UART_unit|SRAM_write_data[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_unit|SRAM_write_data[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_unit|SRAM_write_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_unit|SRAM_write_data[3] .is_wysiwyg = "true";
defparam \UART_unit|SRAM_write_data[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y17_N7
dffeas \SRAM_unit|SRAM_write_data_buf[3] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_unit|SRAM_write_data [3]),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_unit|SRAM_write_data_buf [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_unit|SRAM_write_data_buf[3] .is_wysiwyg = "true";
defparam \SRAM_unit|SRAM_write_data_buf[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N4
cycloneive_lcell_comb \UART_unit|UART_RX|RX_data[4]~feeder (
// Equation(s):
// \UART_unit|UART_RX|RX_data[4]~feeder_combout  = \UART_unit|UART_RX|data_buffer [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_unit|UART_RX|data_buffer [4]),
	.cin(gnd),
	.combout(\UART_unit|UART_RX|RX_data[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_RX|RX_data[4]~feeder .lut_mask = 16'hFF00;
defparam \UART_unit|UART_RX|RX_data[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y17_N5
dffeas \UART_unit|UART_RX|RX_data[4] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\UART_unit|UART_RX|RX_data[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_unit|UART_RX|RX_data[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_unit|UART_RX|RX_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_unit|UART_RX|RX_data[4] .is_wysiwyg = "true";
defparam \UART_unit|UART_RX|RX_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N8
cycloneive_lcell_comb \UART_unit|SRAM_write_data~5 (
// Equation(s):
// \UART_unit|SRAM_write_data~5_combout  = (!\UART_rx_initialize~q  & \UART_unit|UART_RX|RX_data [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART_rx_initialize~q ),
	.datad(\UART_unit|UART_RX|RX_data [4]),
	.cin(gnd),
	.combout(\UART_unit|SRAM_write_data~5_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|SRAM_write_data~5 .lut_mask = 16'h0F00;
defparam \UART_unit|SRAM_write_data~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N9
dffeas \UART_unit|SRAM_write_data[4] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\UART_unit|SRAM_write_data~5_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_unit|SRAM_write_data[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_unit|SRAM_write_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_unit|SRAM_write_data[4] .is_wysiwyg = "true";
defparam \UART_unit|SRAM_write_data[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y17_N17
dffeas \SRAM_unit|SRAM_write_data_buf[4] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_unit|SRAM_write_data [4]),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_unit|SRAM_write_data_buf [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_unit|SRAM_write_data_buf[4] .is_wysiwyg = "true";
defparam \SRAM_unit|SRAM_write_data_buf[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N12
cycloneive_lcell_comb \UART_unit|UART_RX|RX_data[5]~feeder (
// Equation(s):
// \UART_unit|UART_RX|RX_data[5]~feeder_combout  = \UART_unit|UART_RX|data_buffer [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_unit|UART_RX|data_buffer [5]),
	.cin(gnd),
	.combout(\UART_unit|UART_RX|RX_data[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_RX|RX_data[5]~feeder .lut_mask = 16'hFF00;
defparam \UART_unit|UART_RX|RX_data[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y17_N13
dffeas \UART_unit|UART_RX|RX_data[5] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\UART_unit|UART_RX|RX_data[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_unit|UART_RX|RX_data[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_unit|UART_RX|RX_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_unit|UART_RX|RX_data[5] .is_wysiwyg = "true";
defparam \UART_unit|UART_RX|RX_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N10
cycloneive_lcell_comb \UART_unit|SRAM_write_data~6 (
// Equation(s):
// \UART_unit|SRAM_write_data~6_combout  = (\UART_unit|UART_RX|RX_data [5] & !\UART_rx_initialize~q )

	.dataa(gnd),
	.datab(\UART_unit|UART_RX|RX_data [5]),
	.datac(\UART_rx_initialize~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART_unit|SRAM_write_data~6_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|SRAM_write_data~6 .lut_mask = 16'h0C0C;
defparam \UART_unit|SRAM_write_data~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N11
dffeas \UART_unit|SRAM_write_data[5] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\UART_unit|SRAM_write_data~6_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_unit|SRAM_write_data[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_unit|SRAM_write_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_unit|SRAM_write_data[5] .is_wysiwyg = "true";
defparam \UART_unit|SRAM_write_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N2
cycloneive_lcell_comb \SRAM_unit|SRAM_write_data_buf[5]~feeder (
// Equation(s):
// \SRAM_unit|SRAM_write_data_buf[5]~feeder_combout  = \UART_unit|SRAM_write_data [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_unit|SRAM_write_data [5]),
	.cin(gnd),
	.combout(\SRAM_unit|SRAM_write_data_buf[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_unit|SRAM_write_data_buf[5]~feeder .lut_mask = 16'hFF00;
defparam \SRAM_unit|SRAM_write_data_buf[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N3
dffeas \SRAM_unit|SRAM_write_data_buf[5] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\SRAM_unit|SRAM_write_data_buf[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_unit|SRAM_write_data_buf [5]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_unit|SRAM_write_data_buf[5] .is_wysiwyg = "true";
defparam \SRAM_unit|SRAM_write_data_buf[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N12
cycloneive_lcell_comb \UART_unit|SRAM_write_data~7 (
// Equation(s):
// \UART_unit|SRAM_write_data~7_combout  = (!\UART_rx_initialize~q  & \UART_unit|UART_RX|RX_data [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART_rx_initialize~q ),
	.datad(\UART_unit|UART_RX|RX_data [6]),
	.cin(gnd),
	.combout(\UART_unit|SRAM_write_data~7_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|SRAM_write_data~7 .lut_mask = 16'h0F00;
defparam \UART_unit|SRAM_write_data~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N13
dffeas \UART_unit|SRAM_write_data[6] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\UART_unit|SRAM_write_data~7_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_unit|SRAM_write_data[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_unit|SRAM_write_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_unit|SRAM_write_data[6] .is_wysiwyg = "true";
defparam \UART_unit|SRAM_write_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N4
cycloneive_lcell_comb \SRAM_unit|SRAM_write_data_buf[6]~feeder (
// Equation(s):
// \SRAM_unit|SRAM_write_data_buf[6]~feeder_combout  = \UART_unit|SRAM_write_data [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_unit|SRAM_write_data [6]),
	.cin(gnd),
	.combout(\SRAM_unit|SRAM_write_data_buf[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_unit|SRAM_write_data_buf[6]~feeder .lut_mask = 16'hFF00;
defparam \SRAM_unit|SRAM_write_data_buf[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N5
dffeas \SRAM_unit|SRAM_write_data_buf[6] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\SRAM_unit|SRAM_write_data_buf[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_unit|SRAM_write_data_buf [6]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_unit|SRAM_write_data_buf[6] .is_wysiwyg = "true";
defparam \SRAM_unit|SRAM_write_data_buf[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N14
cycloneive_lcell_comb \UART_unit|SRAM_write_data~8 (
// Equation(s):
// \UART_unit|SRAM_write_data~8_combout  = (!\UART_rx_initialize~q  & \UART_unit|UART_RX|RX_data [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART_rx_initialize~q ),
	.datad(\UART_unit|UART_RX|RX_data [7]),
	.cin(gnd),
	.combout(\UART_unit|SRAM_write_data~8_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|SRAM_write_data~8 .lut_mask = 16'h0F00;
defparam \UART_unit|SRAM_write_data~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N15
dffeas \UART_unit|SRAM_write_data[7] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\UART_unit|SRAM_write_data~8_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_unit|SRAM_write_data[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_unit|SRAM_write_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_unit|SRAM_write_data[7] .is_wysiwyg = "true";
defparam \UART_unit|SRAM_write_data[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y17_N31
dffeas \SRAM_unit|SRAM_write_data_buf[7] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_unit|SRAM_write_data [7]),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_unit|SRAM_write_data_buf [7]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_unit|SRAM_write_data_buf[7] .is_wysiwyg = "true";
defparam \SRAM_unit|SRAM_write_data_buf[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N14
cycloneive_lcell_comb \UART_unit|SRAM_write_data[10]~9 (
// Equation(s):
// \UART_unit|SRAM_write_data[10]~9_combout  = (\UART_rx_initialize~q ) # ((\UART_unit|UART_SRAM_state~12_q  & (\UART_unit|UART_RX|Empty~q  & \UART_unit|UART_SRAM_state~11_q )))

	.dataa(\UART_unit|UART_SRAM_state~12_q ),
	.datab(\UART_rx_initialize~q ),
	.datac(\UART_unit|UART_RX|Empty~q ),
	.datad(\UART_unit|UART_SRAM_state~11_q ),
	.cin(gnd),
	.combout(\UART_unit|SRAM_write_data[10]~9_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|SRAM_write_data[10]~9 .lut_mask = 16'hECCC;
defparam \UART_unit|SRAM_write_data[10]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y17_N25
dffeas \UART_unit|SRAM_write_data[8] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\UART_unit|SRAM_write_data~0_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_unit|SRAM_write_data[10]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_unit|SRAM_write_data [8]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_unit|SRAM_write_data[8] .is_wysiwyg = "true";
defparam \UART_unit|SRAM_write_data[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N16
cycloneive_lcell_comb \SRAM_unit|SRAM_write_data_buf[8]~feeder (
// Equation(s):
// \SRAM_unit|SRAM_write_data_buf[8]~feeder_combout  = \UART_unit|SRAM_write_data [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_unit|SRAM_write_data [8]),
	.cin(gnd),
	.combout(\SRAM_unit|SRAM_write_data_buf[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_unit|SRAM_write_data_buf[8]~feeder .lut_mask = 16'hFF00;
defparam \SRAM_unit|SRAM_write_data_buf[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y17_N17
dffeas \SRAM_unit|SRAM_write_data_buf[8] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\SRAM_unit|SRAM_write_data_buf[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_unit|SRAM_write_data_buf [8]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_unit|SRAM_write_data_buf[8] .is_wysiwyg = "true";
defparam \SRAM_unit|SRAM_write_data_buf[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y17_N19
dffeas \UART_unit|SRAM_write_data[9] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\UART_unit|SRAM_write_data~2_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_unit|SRAM_write_data[10]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_unit|SRAM_write_data [9]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_unit|SRAM_write_data[9] .is_wysiwyg = "true";
defparam \UART_unit|SRAM_write_data[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N10
cycloneive_lcell_comb \SRAM_unit|SRAM_write_data_buf[9]~feeder (
// Equation(s):
// \SRAM_unit|SRAM_write_data_buf[9]~feeder_combout  = \UART_unit|SRAM_write_data [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_unit|SRAM_write_data [9]),
	.cin(gnd),
	.combout(\SRAM_unit|SRAM_write_data_buf[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_unit|SRAM_write_data_buf[9]~feeder .lut_mask = 16'hFF00;
defparam \SRAM_unit|SRAM_write_data_buf[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y17_N11
dffeas \SRAM_unit|SRAM_write_data_buf[9] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\SRAM_unit|SRAM_write_data_buf[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_unit|SRAM_write_data_buf [9]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_unit|SRAM_write_data_buf[9] .is_wysiwyg = "true";
defparam \SRAM_unit|SRAM_write_data_buf[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y17_N5
dffeas \UART_unit|SRAM_write_data[10] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\UART_unit|SRAM_write_data~3_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_unit|SRAM_write_data[10]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_unit|SRAM_write_data [10]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_unit|SRAM_write_data[10] .is_wysiwyg = "true";
defparam \UART_unit|SRAM_write_data[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y17_N21
dffeas \SRAM_unit|SRAM_write_data_buf[10] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_unit|SRAM_write_data [10]),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_unit|SRAM_write_data_buf [10]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_unit|SRAM_write_data_buf[10] .is_wysiwyg = "true";
defparam \SRAM_unit|SRAM_write_data_buf[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y17_N7
dffeas \UART_unit|SRAM_write_data[11] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\UART_unit|SRAM_write_data~4_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_unit|SRAM_write_data[10]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_unit|SRAM_write_data [11]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_unit|SRAM_write_data[11] .is_wysiwyg = "true";
defparam \UART_unit|SRAM_write_data[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N14
cycloneive_lcell_comb \SRAM_unit|SRAM_write_data_buf[11]~feeder (
// Equation(s):
// \SRAM_unit|SRAM_write_data_buf[11]~feeder_combout  = \UART_unit|SRAM_write_data [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_unit|SRAM_write_data [11]),
	.cin(gnd),
	.combout(\SRAM_unit|SRAM_write_data_buf[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_unit|SRAM_write_data_buf[11]~feeder .lut_mask = 16'hFF00;
defparam \SRAM_unit|SRAM_write_data_buf[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y17_N15
dffeas \SRAM_unit|SRAM_write_data_buf[11] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\SRAM_unit|SRAM_write_data_buf[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_unit|SRAM_write_data_buf [11]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_unit|SRAM_write_data_buf[11] .is_wysiwyg = "true";
defparam \SRAM_unit|SRAM_write_data_buf[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N8
cycloneive_lcell_comb \UART_unit|SRAM_write_data[12]~feeder (
// Equation(s):
// \UART_unit|SRAM_write_data[12]~feeder_combout  = \UART_unit|SRAM_write_data~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_unit|SRAM_write_data~5_combout ),
	.cin(gnd),
	.combout(\UART_unit|SRAM_write_data[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|SRAM_write_data[12]~feeder .lut_mask = 16'hFF00;
defparam \UART_unit|SRAM_write_data[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y17_N9
dffeas \UART_unit|SRAM_write_data[12] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\UART_unit|SRAM_write_data[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_unit|SRAM_write_data[10]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_unit|SRAM_write_data [12]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_unit|SRAM_write_data[12] .is_wysiwyg = "true";
defparam \UART_unit|SRAM_write_data[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y17_N1
dffeas \SRAM_unit|SRAM_write_data_buf[12] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_unit|SRAM_write_data [12]),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_unit|SRAM_write_data_buf [12]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_unit|SRAM_write_data_buf[12] .is_wysiwyg = "true";
defparam \SRAM_unit|SRAM_write_data_buf[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N2
cycloneive_lcell_comb \UART_unit|SRAM_write_data[13]~feeder (
// Equation(s):
// \UART_unit|SRAM_write_data[13]~feeder_combout  = \UART_unit|SRAM_write_data~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_unit|SRAM_write_data~6_combout ),
	.cin(gnd),
	.combout(\UART_unit|SRAM_write_data[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|SRAM_write_data[13]~feeder .lut_mask = 16'hFF00;
defparam \UART_unit|SRAM_write_data[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y17_N3
dffeas \UART_unit|SRAM_write_data[13] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\UART_unit|SRAM_write_data[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_unit|SRAM_write_data[10]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_unit|SRAM_write_data [13]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_unit|SRAM_write_data[13] .is_wysiwyg = "true";
defparam \UART_unit|SRAM_write_data[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N26
cycloneive_lcell_comb \SRAM_unit|SRAM_write_data_buf[13]~feeder (
// Equation(s):
// \SRAM_unit|SRAM_write_data_buf[13]~feeder_combout  = \UART_unit|SRAM_write_data [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_unit|SRAM_write_data [13]),
	.cin(gnd),
	.combout(\SRAM_unit|SRAM_write_data_buf[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_unit|SRAM_write_data_buf[13]~feeder .lut_mask = 16'hFF00;
defparam \SRAM_unit|SRAM_write_data_buf[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y17_N27
dffeas \SRAM_unit|SRAM_write_data_buf[13] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\SRAM_unit|SRAM_write_data_buf[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_unit|SRAM_write_data_buf [13]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_unit|SRAM_write_data_buf[13] .is_wysiwyg = "true";
defparam \SRAM_unit|SRAM_write_data_buf[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N12
cycloneive_lcell_comb \UART_unit|SRAM_write_data[14]~feeder (
// Equation(s):
// \UART_unit|SRAM_write_data[14]~feeder_combout  = \UART_unit|SRAM_write_data~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_unit|SRAM_write_data~7_combout ),
	.cin(gnd),
	.combout(\UART_unit|SRAM_write_data[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|SRAM_write_data[14]~feeder .lut_mask = 16'hFF00;
defparam \UART_unit|SRAM_write_data[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y17_N13
dffeas \UART_unit|SRAM_write_data[14] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\UART_unit|SRAM_write_data[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_unit|SRAM_write_data[10]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_unit|SRAM_write_data [14]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_unit|SRAM_write_data[14] .is_wysiwyg = "true";
defparam \UART_unit|SRAM_write_data[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N28
cycloneive_lcell_comb \SRAM_unit|SRAM_write_data_buf[14]~feeder (
// Equation(s):
// \SRAM_unit|SRAM_write_data_buf[14]~feeder_combout  = \UART_unit|SRAM_write_data [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_unit|SRAM_write_data [14]),
	.cin(gnd),
	.combout(\SRAM_unit|SRAM_write_data_buf[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_unit|SRAM_write_data_buf[14]~feeder .lut_mask = 16'hFF00;
defparam \SRAM_unit|SRAM_write_data_buf[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y17_N29
dffeas \SRAM_unit|SRAM_write_data_buf[14] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\SRAM_unit|SRAM_write_data_buf[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_unit|SRAM_write_data_buf [14]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_unit|SRAM_write_data_buf[14] .is_wysiwyg = "true";
defparam \SRAM_unit|SRAM_write_data_buf[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N22
cycloneive_lcell_comb \UART_unit|SRAM_write_data[15]~feeder (
// Equation(s):
// \UART_unit|SRAM_write_data[15]~feeder_combout  = \UART_unit|SRAM_write_data~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_unit|SRAM_write_data~8_combout ),
	.cin(gnd),
	.combout(\UART_unit|SRAM_write_data[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|SRAM_write_data[15]~feeder .lut_mask = 16'hFF00;
defparam \UART_unit|SRAM_write_data[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y17_N23
dffeas \UART_unit|SRAM_write_data[15] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\UART_unit|SRAM_write_data[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_unit|SRAM_write_data[10]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_unit|SRAM_write_data [15]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_unit|SRAM_write_data[15] .is_wysiwyg = "true";
defparam \UART_unit|SRAM_write_data[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y17_N31
dffeas \SRAM_unit|SRAM_write_data_buf[15] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_unit|SRAM_write_data [15]),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_unit|SRAM_write_data_buf [15]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_unit|SRAM_write_data_buf[15] .is_wysiwyg = "true";
defparam \SRAM_unit|SRAM_write_data_buf[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N6
cycloneive_lcell_comb \VGA_unit|Selector10~0 (
// Equation(s):
// \VGA_unit|Selector10~0_combout  = (\VGA_unit|SRAM_address[12]~0_combout  & ((\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout  & (\VGA_unit|Add0~10_combout )) # (!\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout  & 
// ((\VGA_unit|Add1~14_combout )))))

	.dataa(\VGA_unit|Add0~10_combout ),
	.datab(\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout ),
	.datac(\VGA_unit|SRAM_address[12]~0_combout ),
	.datad(\VGA_unit|Add1~14_combout ),
	.cin(gnd),
	.combout(\VGA_unit|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|Selector10~0 .lut_mask = 16'hB080;
defparam \VGA_unit|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y22_N7
dffeas \VGA_unit|SRAM_address[7] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|Selector10~0_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|SRAM_address[4]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|SRAM_address [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|SRAM_address[7] .is_wysiwyg = "true";
defparam \VGA_unit|SRAM_address[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N6
cycloneive_lcell_comb \SRAM_address[7]~3 (
// Equation(s):
// \SRAM_address[7]~3_combout  = (\SRAM_we_n~0_combout  & (\UART_unit|SRAM_address [7])) # (!\SRAM_we_n~0_combout  & ((\VGA_unit|SRAM_address [7])))

	.dataa(gnd),
	.datab(\SRAM_we_n~0_combout ),
	.datac(\UART_unit|SRAM_address [7]),
	.datad(\VGA_unit|SRAM_address [7]),
	.cin(gnd),
	.combout(\SRAM_address[7]~3_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_address[7]~3 .lut_mask = 16'hF3C0;
defparam \SRAM_address[7]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N28
cycloneive_lcell_comb \SRAM_address[6]~2 (
// Equation(s):
// \SRAM_address[6]~2_combout  = (\SRAM_we_n~0_combout  & (\UART_unit|SRAM_address [6])) # (!\SRAM_we_n~0_combout  & ((\VGA_unit|SRAM_address [6])))

	.dataa(gnd),
	.datab(\UART_unit|SRAM_address [6]),
	.datac(\VGA_unit|SRAM_address [6]),
	.datad(\SRAM_we_n~0_combout ),
	.cin(gnd),
	.combout(\SRAM_address[6]~2_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_address[6]~2 .lut_mask = 16'hCCF0;
defparam \SRAM_address[6]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N24
cycloneive_lcell_comb \unit0|WideOr6~0 (
// Equation(s):
// \unit0|WideOr6~0_combout  = (\SRAM_address[7]~3_combout  & (\SRAM_address[4]~0_combout  & (\SRAM_address[6]~2_combout  $ (\SRAM_address[5]~1_combout )))) # (!\SRAM_address[7]~3_combout  & (!\SRAM_address[5]~1_combout  & (\SRAM_address[6]~2_combout  $ 
// (\SRAM_address[4]~0_combout ))))

	.dataa(\SRAM_address[7]~3_combout ),
	.datab(\SRAM_address[6]~2_combout ),
	.datac(\SRAM_address[5]~1_combout ),
	.datad(\SRAM_address[4]~0_combout ),
	.cin(gnd),
	.combout(\unit0|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit0|WideOr6~0 .lut_mask = 16'h2904;
defparam \unit0|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N10
cycloneive_lcell_comb \unit0|WideOr5~0 (
// Equation(s):
// \unit0|WideOr5~0_combout  = (\SRAM_address[7]~3_combout  & ((\SRAM_address[4]~0_combout  & ((\SRAM_address[5]~1_combout ))) # (!\SRAM_address[4]~0_combout  & (\SRAM_address[6]~2_combout )))) # (!\SRAM_address[7]~3_combout  & (\SRAM_address[6]~2_combout  & 
// (\SRAM_address[5]~1_combout  $ (\SRAM_address[4]~0_combout ))))

	.dataa(\SRAM_address[7]~3_combout ),
	.datab(\SRAM_address[6]~2_combout ),
	.datac(\SRAM_address[5]~1_combout ),
	.datad(\SRAM_address[4]~0_combout ),
	.cin(gnd),
	.combout(\unit0|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit0|WideOr5~0 .lut_mask = 16'hA4C8;
defparam \unit0|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N12
cycloneive_lcell_comb \unit0|WideOr4~0 (
// Equation(s):
// \unit0|WideOr4~0_combout  = (\SRAM_address[7]~3_combout  & (\SRAM_address[6]~2_combout  & ((\SRAM_address[5]~1_combout ) # (!\SRAM_address[4]~0_combout )))) # (!\SRAM_address[7]~3_combout  & (!\SRAM_address[6]~2_combout  & (\SRAM_address[5]~1_combout  & 
// !\SRAM_address[4]~0_combout )))

	.dataa(\SRAM_address[7]~3_combout ),
	.datab(\SRAM_address[6]~2_combout ),
	.datac(\SRAM_address[5]~1_combout ),
	.datad(\SRAM_address[4]~0_combout ),
	.cin(gnd),
	.combout(\unit0|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit0|WideOr4~0 .lut_mask = 16'h8098;
defparam \unit0|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N14
cycloneive_lcell_comb \unit0|WideOr3~0 (
// Equation(s):
// \unit0|WideOr3~0_combout  = (\SRAM_address[4]~0_combout  & ((\SRAM_address[6]~2_combout  $ (!\SRAM_address[5]~1_combout )))) # (!\SRAM_address[4]~0_combout  & ((\SRAM_address[7]~3_combout  & (!\SRAM_address[6]~2_combout  & \SRAM_address[5]~1_combout )) # 
// (!\SRAM_address[7]~3_combout  & (\SRAM_address[6]~2_combout  & !\SRAM_address[5]~1_combout ))))

	.dataa(\SRAM_address[7]~3_combout ),
	.datab(\SRAM_address[6]~2_combout ),
	.datac(\SRAM_address[5]~1_combout ),
	.datad(\SRAM_address[4]~0_combout ),
	.cin(gnd),
	.combout(\unit0|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit0|WideOr3~0 .lut_mask = 16'hC324;
defparam \unit0|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N0
cycloneive_lcell_comb \unit0|WideOr2~0 (
// Equation(s):
// \unit0|WideOr2~0_combout  = (\SRAM_address[5]~1_combout  & (!\SRAM_address[7]~3_combout  & ((\SRAM_address[4]~0_combout )))) # (!\SRAM_address[5]~1_combout  & ((\SRAM_address[6]~2_combout  & (!\SRAM_address[7]~3_combout )) # (!\SRAM_address[6]~2_combout  
// & ((\SRAM_address[4]~0_combout )))))

	.dataa(\SRAM_address[7]~3_combout ),
	.datab(\SRAM_address[6]~2_combout ),
	.datac(\SRAM_address[5]~1_combout ),
	.datad(\SRAM_address[4]~0_combout ),
	.cin(gnd),
	.combout(\unit0|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit0|WideOr2~0 .lut_mask = 16'h5704;
defparam \unit0|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N2
cycloneive_lcell_comb \unit0|WideOr1~0 (
// Equation(s):
// \unit0|WideOr1~0_combout  = (\SRAM_address[6]~2_combout  & (\SRAM_address[4]~0_combout  & (\SRAM_address[7]~3_combout  $ (\SRAM_address[5]~1_combout )))) # (!\SRAM_address[6]~2_combout  & (!\SRAM_address[7]~3_combout  & ((\SRAM_address[5]~1_combout ) # 
// (\SRAM_address[4]~0_combout ))))

	.dataa(\SRAM_address[7]~3_combout ),
	.datab(\SRAM_address[6]~2_combout ),
	.datac(\SRAM_address[5]~1_combout ),
	.datad(\SRAM_address[4]~0_combout ),
	.cin(gnd),
	.combout(\unit0|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit0|WideOr1~0 .lut_mask = 16'h5910;
defparam \unit0|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N20
cycloneive_lcell_comb \unit0|WideOr0~0 (
// Equation(s):
// \unit0|WideOr0~0_combout  = (\SRAM_address[4]~0_combout  & ((\SRAM_address[7]~3_combout ) # (\SRAM_address[6]~2_combout  $ (\SRAM_address[5]~1_combout )))) # (!\SRAM_address[4]~0_combout  & ((\SRAM_address[5]~1_combout ) # (\SRAM_address[7]~3_combout  $ 
// (\SRAM_address[6]~2_combout ))))

	.dataa(\SRAM_address[7]~3_combout ),
	.datab(\SRAM_address[6]~2_combout ),
	.datac(\SRAM_address[5]~1_combout ),
	.datad(\SRAM_address[4]~0_combout ),
	.cin(gnd),
	.combout(\unit0|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit0|WideOr0~0 .lut_mask = 16'hBEF6;
defparam \unit0|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N10
cycloneive_lcell_comb \UART_unit|Add1~25 (
// Equation(s):
// \UART_unit|Add1~25_combout  = (\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout  & (!\UART_rx_initialize~q  & ((\UART_unit|Add1~23_combout ) # (!\UART_unit|LessThan1~5_combout ))))

	.dataa(\UART_unit|LessThan1~5_combout ),
	.datab(\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout ),
	.datac(\UART_unit|Add1~23_combout ),
	.datad(\UART_rx_initialize~q ),
	.cin(gnd),
	.combout(\UART_unit|Add1~25_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|Add1~25 .lut_mask = 16'h00C4;
defparam \UART_unit|Add1~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y19_N11
dffeas \UART_unit|SRAM_address[9] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\UART_unit|Add1~25_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_unit|SRAM_address[13]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_unit|SRAM_address [9]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_unit|SRAM_address[9] .is_wysiwyg = "true";
defparam \UART_unit|SRAM_address[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N10
cycloneive_lcell_comb \SRAM_address[9]~5 (
// Equation(s):
// \SRAM_address[9]~5_combout  = (\SRAM_we_n~0_combout  & (\UART_unit|SRAM_address [9])) # (!\SRAM_we_n~0_combout  & ((\VGA_unit|SRAM_address [9])))

	.dataa(gnd),
	.datab(\SRAM_we_n~0_combout ),
	.datac(\UART_unit|SRAM_address [9]),
	.datad(\VGA_unit|SRAM_address [9]),
	.cin(gnd),
	.combout(\SRAM_address[9]~5_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_address[9]~5 .lut_mask = 16'hF3C0;
defparam \SRAM_address[9]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N28
cycloneive_lcell_comb \SRAM_address[10]~6 (
// Equation(s):
// \SRAM_address[10]~6_combout  = (\SRAM_we_n~0_combout  & (\UART_unit|SRAM_address [10])) # (!\SRAM_we_n~0_combout  & ((\VGA_unit|SRAM_address [10])))

	.dataa(\UART_unit|SRAM_address [10]),
	.datab(\SRAM_we_n~0_combout ),
	.datac(gnd),
	.datad(\VGA_unit|SRAM_address [10]),
	.cin(gnd),
	.combout(\SRAM_address[10]~6_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_address[10]~6 .lut_mask = 16'hBB88;
defparam \SRAM_address[10]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N22
cycloneive_lcell_comb \VGA_unit|Selector6~0 (
// Equation(s):
// \VGA_unit|Selector6~0_combout  = (\VGA_unit|SRAM_address[12]~0_combout  & ((\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout  & (\VGA_unit|Add0~18_combout )) # (!\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout  & 
// ((\VGA_unit|Add1~22_combout )))))

	.dataa(\VGA_unit|Add0~18_combout ),
	.datab(\VGA_unit|Add1~22_combout ),
	.datac(\VGA_unit|SRAM_address[12]~0_combout ),
	.datad(\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout ),
	.cin(gnd),
	.combout(\VGA_unit|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|Selector6~0 .lut_mask = 16'hA0C0;
defparam \VGA_unit|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y21_N23
dffeas \VGA_unit|SRAM_address[11] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|Selector6~0_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|SRAM_address[4]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|SRAM_address [11]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|SRAM_address[11] .is_wysiwyg = "true";
defparam \VGA_unit|SRAM_address[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N30
cycloneive_lcell_comb \SRAM_address[11]~7 (
// Equation(s):
// \SRAM_address[11]~7_combout  = (\SRAM_we_n~0_combout  & (\UART_unit|SRAM_address [11])) # (!\SRAM_we_n~0_combout  & ((\VGA_unit|SRAM_address [11])))

	.dataa(gnd),
	.datab(\SRAM_we_n~0_combout ),
	.datac(\UART_unit|SRAM_address [11]),
	.datad(\VGA_unit|SRAM_address [11]),
	.cin(gnd),
	.combout(\SRAM_address[11]~7_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_address[11]~7 .lut_mask = 16'hF3C0;
defparam \SRAM_address[11]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N16
cycloneive_lcell_comb \SRAM_address[8]~4 (
// Equation(s):
// \SRAM_address[8]~4_combout  = (\SRAM_we_n~0_combout  & (\UART_unit|SRAM_address [8])) # (!\SRAM_we_n~0_combout  & ((\VGA_unit|SRAM_address [8])))

	.dataa(gnd),
	.datab(\SRAM_we_n~0_combout ),
	.datac(\UART_unit|SRAM_address [8]),
	.datad(\VGA_unit|SRAM_address [8]),
	.cin(gnd),
	.combout(\SRAM_address[8]~4_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_address[8]~4 .lut_mask = 16'hF3C0;
defparam \SRAM_address[8]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N0
cycloneive_lcell_comb \unit1|WideOr6~0 (
// Equation(s):
// \unit1|WideOr6~0_combout  = (\SRAM_address[10]~6_combout  & (!\SRAM_address[9]~5_combout  & (\SRAM_address[11]~7_combout  $ (!\SRAM_address[8]~4_combout )))) # (!\SRAM_address[10]~6_combout  & (\SRAM_address[8]~4_combout  & (\SRAM_address[9]~5_combout  $ 
// (!\SRAM_address[11]~7_combout ))))

	.dataa(\SRAM_address[9]~5_combout ),
	.datab(\SRAM_address[10]~6_combout ),
	.datac(\SRAM_address[11]~7_combout ),
	.datad(\SRAM_address[8]~4_combout ),
	.cin(gnd),
	.combout(\unit1|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit1|WideOr6~0 .lut_mask = 16'h6104;
defparam \unit1|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N26
cycloneive_lcell_comb \unit1|WideOr5~0 (
// Equation(s):
// \unit1|WideOr5~0_combout  = (\SRAM_address[9]~5_combout  & ((\SRAM_address[8]~4_combout  & ((\SRAM_address[11]~7_combout ))) # (!\SRAM_address[8]~4_combout  & (\SRAM_address[10]~6_combout )))) # (!\SRAM_address[9]~5_combout  & (\SRAM_address[10]~6_combout 
//  & (\SRAM_address[11]~7_combout  $ (\SRAM_address[8]~4_combout ))))

	.dataa(\SRAM_address[9]~5_combout ),
	.datab(\SRAM_address[10]~6_combout ),
	.datac(\SRAM_address[11]~7_combout ),
	.datad(\SRAM_address[8]~4_combout ),
	.cin(gnd),
	.combout(\unit1|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit1|WideOr5~0 .lut_mask = 16'hA4C8;
defparam \unit1|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N4
cycloneive_lcell_comb \unit1|WideOr4~0 (
// Equation(s):
// \unit1|WideOr4~0_combout  = (\SRAM_address[10]~6_combout  & (\SRAM_address[11]~7_combout  & ((\SRAM_address[9]~5_combout ) # (!\SRAM_address[8]~4_combout )))) # (!\SRAM_address[10]~6_combout  & (\SRAM_address[9]~5_combout  & (!\SRAM_address[11]~7_combout  
// & !\SRAM_address[8]~4_combout )))

	.dataa(\SRAM_address[9]~5_combout ),
	.datab(\SRAM_address[10]~6_combout ),
	.datac(\SRAM_address[11]~7_combout ),
	.datad(\SRAM_address[8]~4_combout ),
	.cin(gnd),
	.combout(\unit1|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit1|WideOr4~0 .lut_mask = 16'h80C2;
defparam \unit1|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N14
cycloneive_lcell_comb \unit1|WideOr3~0 (
// Equation(s):
// \unit1|WideOr3~0_combout  = (\SRAM_address[8]~4_combout  & (\SRAM_address[9]~5_combout  $ ((!\SRAM_address[10]~6_combout )))) # (!\SRAM_address[8]~4_combout  & ((\SRAM_address[9]~5_combout  & (!\SRAM_address[10]~6_combout  & \SRAM_address[11]~7_combout )) 
// # (!\SRAM_address[9]~5_combout  & (\SRAM_address[10]~6_combout  & !\SRAM_address[11]~7_combout ))))

	.dataa(\SRAM_address[9]~5_combout ),
	.datab(\SRAM_address[10]~6_combout ),
	.datac(\SRAM_address[11]~7_combout ),
	.datad(\SRAM_address[8]~4_combout ),
	.cin(gnd),
	.combout(\unit1|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit1|WideOr3~0 .lut_mask = 16'h9924;
defparam \unit1|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N8
cycloneive_lcell_comb \unit1|WideOr2~0 (
// Equation(s):
// \unit1|WideOr2~0_combout  = (\SRAM_address[9]~5_combout  & (((!\SRAM_address[11]~7_combout  & \SRAM_address[8]~4_combout )))) # (!\SRAM_address[9]~5_combout  & ((\SRAM_address[10]~6_combout  & (!\SRAM_address[11]~7_combout )) # 
// (!\SRAM_address[10]~6_combout  & ((\SRAM_address[8]~4_combout )))))

	.dataa(\SRAM_address[9]~5_combout ),
	.datab(\SRAM_address[10]~6_combout ),
	.datac(\SRAM_address[11]~7_combout ),
	.datad(\SRAM_address[8]~4_combout ),
	.cin(gnd),
	.combout(\unit1|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit1|WideOr2~0 .lut_mask = 16'h1F04;
defparam \unit1|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N2
cycloneive_lcell_comb \unit1|WideOr1~0 (
// Equation(s):
// \unit1|WideOr1~0_combout  = (\SRAM_address[9]~5_combout  & (!\SRAM_address[11]~7_combout  & ((\SRAM_address[8]~4_combout ) # (!\SRAM_address[10]~6_combout )))) # (!\SRAM_address[9]~5_combout  & (\SRAM_address[8]~4_combout  & (\SRAM_address[10]~6_combout  
// $ (!\SRAM_address[11]~7_combout ))))

	.dataa(\SRAM_address[9]~5_combout ),
	.datab(\SRAM_address[10]~6_combout ),
	.datac(\SRAM_address[11]~7_combout ),
	.datad(\SRAM_address[8]~4_combout ),
	.cin(gnd),
	.combout(\unit1|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit1|WideOr1~0 .lut_mask = 16'h4B02;
defparam \unit1|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N20
cycloneive_lcell_comb \unit1|WideOr0~0 (
// Equation(s):
// \unit1|WideOr0~0_combout  = (\SRAM_address[8]~4_combout  & ((\SRAM_address[11]~7_combout ) # (\SRAM_address[9]~5_combout  $ (\SRAM_address[10]~6_combout )))) # (!\SRAM_address[8]~4_combout  & ((\SRAM_address[9]~5_combout ) # (\SRAM_address[10]~6_combout  
// $ (\SRAM_address[11]~7_combout ))))

	.dataa(\SRAM_address[9]~5_combout ),
	.datab(\SRAM_address[10]~6_combout ),
	.datac(\SRAM_address[11]~7_combout ),
	.datad(\SRAM_address[8]~4_combout ),
	.cin(gnd),
	.combout(\unit1|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit1|WideOr0~0 .lut_mask = 16'hF6BE;
defparam \unit1|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N24
cycloneive_lcell_comb \VGA_unit|Selector5~0 (
// Equation(s):
// \VGA_unit|Selector5~0_combout  = (\VGA_unit|SRAM_address[12]~0_combout  & ((\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout  & ((\VGA_unit|Add0~20_combout ))) # (!\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout  & 
// (\VGA_unit|Add1~24_combout ))))

	.dataa(\VGA_unit|Add1~24_combout ),
	.datab(\VGA_unit|SRAM_address[12]~0_combout ),
	.datac(\VGA_unit|Add0~20_combout ),
	.datad(\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout ),
	.cin(gnd),
	.combout(\VGA_unit|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|Selector5~0 .lut_mask = 16'hC088;
defparam \VGA_unit|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y19_N25
dffeas \VGA_unit|SRAM_address[12] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|Selector5~0_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|SRAM_address[4]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|SRAM_address [12]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|SRAM_address[12] .is_wysiwyg = "true";
defparam \VGA_unit|SRAM_address[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N26
cycloneive_lcell_comb \SRAM_address[12]~8 (
// Equation(s):
// \SRAM_address[12]~8_combout  = (\SRAM_we_n~0_combout  & (\UART_unit|SRAM_address [12])) # (!\SRAM_we_n~0_combout  & ((\VGA_unit|SRAM_address [12])))

	.dataa(\SRAM_we_n~0_combout ),
	.datab(\UART_unit|SRAM_address [12]),
	.datac(gnd),
	.datad(\VGA_unit|SRAM_address [12]),
	.cin(gnd),
	.combout(\SRAM_address[12]~8_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_address[12]~8 .lut_mask = 16'hDD88;
defparam \SRAM_address[12]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N22
cycloneive_lcell_comb \SRAM_address[14]~10 (
// Equation(s):
// \SRAM_address[14]~10_combout  = (\SRAM_we_n~0_combout  & ((\UART_unit|SRAM_address [14]))) # (!\SRAM_we_n~0_combout  & (\VGA_unit|SRAM_address [14]))

	.dataa(gnd),
	.datab(\SRAM_we_n~0_combout ),
	.datac(\VGA_unit|SRAM_address [14]),
	.datad(\UART_unit|SRAM_address [14]),
	.cin(gnd),
	.combout(\SRAM_address[14]~10_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_address[14]~10 .lut_mask = 16'hFC30;
defparam \SRAM_address[14]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N2
cycloneive_lcell_comb \UART_unit|Add1~37 (
// Equation(s):
// \UART_unit|Add1~37_combout  = (\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout  & (!\UART_rx_initialize~q  & ((\UART_unit|Add1~35_combout ) # (!\UART_unit|LessThan1~5_combout ))))

	.dataa(\UART_unit|LessThan1~5_combout ),
	.datab(\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout ),
	.datac(\UART_unit|Add1~35_combout ),
	.datad(\UART_rx_initialize~q ),
	.cin(gnd),
	.combout(\UART_unit|Add1~37_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|Add1~37 .lut_mask = 16'h00C4;
defparam \UART_unit|Add1~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y19_N3
dffeas \UART_unit|SRAM_address[13] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\UART_unit|Add1~37_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_unit|SRAM_address[13]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_unit|SRAM_address [13]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_unit|SRAM_address[13] .is_wysiwyg = "true";
defparam \UART_unit|SRAM_address[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N28
cycloneive_lcell_comb \SRAM_address[13]~9 (
// Equation(s):
// \SRAM_address[13]~9_combout  = (\SRAM_we_n~0_combout  & ((\UART_unit|SRAM_address [13]))) # (!\SRAM_we_n~0_combout  & (\VGA_unit|SRAM_address [13]))

	.dataa(gnd),
	.datab(\SRAM_we_n~0_combout ),
	.datac(\VGA_unit|SRAM_address [13]),
	.datad(\UART_unit|SRAM_address [13]),
	.cin(gnd),
	.combout(\SRAM_address[13]~9_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_address[13]~9 .lut_mask = 16'hFC30;
defparam \SRAM_address[13]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N2
cycloneive_lcell_comb \unit2|WideOr6~0 (
// Equation(s):
// \unit2|WideOr6~0_combout  = (\SRAM_address[15]~11_combout  & (\SRAM_address[12]~8_combout  & (\SRAM_address[14]~10_combout  $ (\SRAM_address[13]~9_combout )))) # (!\SRAM_address[15]~11_combout  & (!\SRAM_address[13]~9_combout  & 
// (\SRAM_address[12]~8_combout  $ (\SRAM_address[14]~10_combout ))))

	.dataa(\SRAM_address[12]~8_combout ),
	.datab(\SRAM_address[15]~11_combout ),
	.datac(\SRAM_address[14]~10_combout ),
	.datad(\SRAM_address[13]~9_combout ),
	.cin(gnd),
	.combout(\unit2|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit2|WideOr6~0 .lut_mask = 16'h0892;
defparam \unit2|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N4
cycloneive_lcell_comb \unit2|WideOr5~0 (
// Equation(s):
// \unit2|WideOr5~0_combout  = (\SRAM_address[15]~11_combout  & ((\SRAM_address[12]~8_combout  & ((\SRAM_address[13]~9_combout ))) # (!\SRAM_address[12]~8_combout  & (\SRAM_address[14]~10_combout )))) # (!\SRAM_address[15]~11_combout  & 
// (\SRAM_address[14]~10_combout  & (\SRAM_address[12]~8_combout  $ (\SRAM_address[13]~9_combout ))))

	.dataa(\SRAM_address[12]~8_combout ),
	.datab(\SRAM_address[15]~11_combout ),
	.datac(\SRAM_address[14]~10_combout ),
	.datad(\SRAM_address[13]~9_combout ),
	.cin(gnd),
	.combout(\unit2|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit2|WideOr5~0 .lut_mask = 16'hD860;
defparam \unit2|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N30
cycloneive_lcell_comb \unit2|WideOr4~0 (
// Equation(s):
// \unit2|WideOr4~0_combout  = (\SRAM_address[15]~11_combout  & (\SRAM_address[14]~10_combout  & ((\SRAM_address[13]~9_combout ) # (!\SRAM_address[12]~8_combout )))) # (!\SRAM_address[15]~11_combout  & (!\SRAM_address[12]~8_combout  & 
// (!\SRAM_address[14]~10_combout  & \SRAM_address[13]~9_combout )))

	.dataa(\SRAM_address[12]~8_combout ),
	.datab(\SRAM_address[15]~11_combout ),
	.datac(\SRAM_address[14]~10_combout ),
	.datad(\SRAM_address[13]~9_combout ),
	.cin(gnd),
	.combout(\unit2|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit2|WideOr4~0 .lut_mask = 16'hC140;
defparam \unit2|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N8
cycloneive_lcell_comb \unit2|WideOr3~0 (
// Equation(s):
// \unit2|WideOr3~0_combout  = (\SRAM_address[12]~8_combout  & ((\SRAM_address[14]~10_combout  $ (!\SRAM_address[13]~9_combout )))) # (!\SRAM_address[12]~8_combout  & ((\SRAM_address[15]~11_combout  & (!\SRAM_address[14]~10_combout  & 
// \SRAM_address[13]~9_combout )) # (!\SRAM_address[15]~11_combout  & (\SRAM_address[14]~10_combout  & !\SRAM_address[13]~9_combout ))))

	.dataa(\SRAM_address[12]~8_combout ),
	.datab(\SRAM_address[15]~11_combout ),
	.datac(\SRAM_address[14]~10_combout ),
	.datad(\SRAM_address[13]~9_combout ),
	.cin(gnd),
	.combout(\unit2|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit2|WideOr3~0 .lut_mask = 16'hA41A;
defparam \unit2|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N18
cycloneive_lcell_comb \unit2|WideOr2~0 (
// Equation(s):
// \unit2|WideOr2~0_combout  = (\SRAM_address[13]~9_combout  & (\SRAM_address[12]~8_combout  & (!\SRAM_address[15]~11_combout ))) # (!\SRAM_address[13]~9_combout  & ((\SRAM_address[14]~10_combout  & ((!\SRAM_address[15]~11_combout ))) # 
// (!\SRAM_address[14]~10_combout  & (\SRAM_address[12]~8_combout ))))

	.dataa(\SRAM_address[12]~8_combout ),
	.datab(\SRAM_address[15]~11_combout ),
	.datac(\SRAM_address[14]~10_combout ),
	.datad(\SRAM_address[13]~9_combout ),
	.cin(gnd),
	.combout(\unit2|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit2|WideOr2~0 .lut_mask = 16'h223A;
defparam \unit2|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N20
cycloneive_lcell_comb \unit2|WideOr1~0 (
// Equation(s):
// \unit2|WideOr1~0_combout  = (\SRAM_address[12]~8_combout  & (\SRAM_address[15]~11_combout  $ (((\SRAM_address[13]~9_combout ) # (!\SRAM_address[14]~10_combout ))))) # (!\SRAM_address[12]~8_combout  & (!\SRAM_address[15]~11_combout  & 
// (!\SRAM_address[14]~10_combout  & \SRAM_address[13]~9_combout )))

	.dataa(\SRAM_address[12]~8_combout ),
	.datab(\SRAM_address[15]~11_combout ),
	.datac(\SRAM_address[14]~10_combout ),
	.datad(\SRAM_address[13]~9_combout ),
	.cin(gnd),
	.combout(\unit2|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit2|WideOr1~0 .lut_mask = 16'h2382;
defparam \unit2|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N14
cycloneive_lcell_comb \unit2|WideOr0~0 (
// Equation(s):
// \unit2|WideOr0~0_combout  = (\SRAM_address[12]~8_combout  & ((\SRAM_address[15]~11_combout ) # (\SRAM_address[14]~10_combout  $ (\SRAM_address[13]~9_combout )))) # (!\SRAM_address[12]~8_combout  & ((\SRAM_address[13]~9_combout ) # 
// (\SRAM_address[15]~11_combout  $ (\SRAM_address[14]~10_combout ))))

	.dataa(\SRAM_address[12]~8_combout ),
	.datab(\SRAM_address[15]~11_combout ),
	.datac(\SRAM_address[14]~10_combout ),
	.datad(\SRAM_address[13]~9_combout ),
	.cin(gnd),
	.combout(\unit2|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit2|WideOr0~0 .lut_mask = 16'hDFBC;
defparam \unit2|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N22
cycloneive_lcell_comb \unit3|Decoder0~9 (
// Equation(s):
// \unit3|Decoder0~9_combout  = (!\SRAM_address[16]~12_combout  & ((\SRAM_we_n~0_combout  & (\UART_unit|SRAM_address [17])) # (!\SRAM_we_n~0_combout  & ((\VGA_unit|SRAM_address [17])))))

	.dataa(\UART_unit|SRAM_address [17]),
	.datab(\VGA_unit|SRAM_address [17]),
	.datac(\SRAM_address[16]~12_combout ),
	.datad(\SRAM_we_n~0_combout ),
	.cin(gnd),
	.combout(\unit3|Decoder0~9_combout ),
	.cout());
// synopsys translate_off
defparam \unit3|Decoder0~9 .lut_mask = 16'h0A0C;
defparam \unit3|Decoder0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N8
cycloneive_lcell_comb \SRAM_address[17]~13 (
// Equation(s):
// \SRAM_address[17]~13_combout  = (\SRAM_we_n~0_combout  & ((\UART_unit|SRAM_address [17]))) # (!\SRAM_we_n~0_combout  & (\VGA_unit|SRAM_address [17]))

	.dataa(\VGA_unit|SRAM_address [17]),
	.datab(gnd),
	.datac(\UART_unit|SRAM_address [17]),
	.datad(\SRAM_we_n~0_combout ),
	.cin(gnd),
	.combout(\SRAM_address[17]~13_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_address[17]~13 .lut_mask = 16'hF0AA;
defparam \SRAM_address[17]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N30
cycloneive_lcell_comb \unit3|Decoder0~10 (
// Equation(s):
// \unit3|Decoder0~10_combout  = (\SRAM_address[17]~13_combout ) # ((\SRAM_we_n~0_combout  & (\UART_unit|SRAM_address [16])) # (!\SRAM_we_n~0_combout  & ((\VGA_unit|SRAM_address [16]))))

	.dataa(\UART_unit|SRAM_address [16]),
	.datab(\SRAM_we_n~0_combout ),
	.datac(\VGA_unit|SRAM_address [16]),
	.datad(\SRAM_address[17]~13_combout ),
	.cin(gnd),
	.combout(\unit3|Decoder0~10_combout ),
	.cout());
// synopsys translate_off
defparam \unit3|Decoder0~10 .lut_mask = 16'hFFB8;
defparam \unit3|Decoder0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X1_Y0_N1
cycloneive_io_ibuf \SRAM_DATA_IO[1]~input (
	.i(SRAM_DATA_IO[1]),
	.ibar(gnd),
	.o(\SRAM_DATA_IO[1]~input_o ));
// synopsys translate_off
defparam \SRAM_DATA_IO[1]~input .bus_hold = "false";
defparam \SRAM_DATA_IO[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X40_Y16_N19
dffeas \SRAM_unit|SRAM_read_data[1] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM_DATA_IO[1]~input_o ),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_unit|SRAM_read_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_unit|SRAM_read_data[1] .is_wysiwyg = "true";
defparam \SRAM_unit|SRAM_read_data[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X9_Y0_N22
cycloneive_io_ibuf \SRAM_DATA_IO[2]~input (
	.i(SRAM_DATA_IO[2]),
	.ibar(gnd),
	.o(\SRAM_DATA_IO[2]~input_o ));
// synopsys translate_off
defparam \SRAM_DATA_IO[2]~input .bus_hold = "false";
defparam \SRAM_DATA_IO[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X40_Y16_N21
dffeas \SRAM_unit|SRAM_read_data[2] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM_DATA_IO[2]~input_o ),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_unit|SRAM_read_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_unit|SRAM_read_data[2] .is_wysiwyg = "true";
defparam \SRAM_unit|SRAM_read_data[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X9_Y0_N15
cycloneive_io_ibuf \SRAM_DATA_IO[3]~input (
	.i(SRAM_DATA_IO[3]),
	.ibar(gnd),
	.o(\SRAM_DATA_IO[3]~input_o ));
// synopsys translate_off
defparam \SRAM_DATA_IO[3]~input .bus_hold = "false";
defparam \SRAM_DATA_IO[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X40_Y16_N23
dffeas \SRAM_unit|SRAM_read_data[3] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM_DATA_IO[3]~input_o ),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_unit|SRAM_read_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_unit|SRAM_read_data[3] .is_wysiwyg = "true";
defparam \SRAM_unit|SRAM_read_data[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X5_Y0_N8
cycloneive_io_ibuf \SRAM_DATA_IO[0]~input (
	.i(SRAM_DATA_IO[0]),
	.ibar(gnd),
	.o(\SRAM_DATA_IO[0]~input_o ));
// synopsys translate_off
defparam \SRAM_DATA_IO[0]~input .bus_hold = "false";
defparam \SRAM_DATA_IO[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X40_Y16_N25
dffeas \SRAM_unit|SRAM_read_data[0] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM_DATA_IO[0]~input_o ),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_unit|SRAM_read_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_unit|SRAM_read_data[0] .is_wysiwyg = "true";
defparam \SRAM_unit|SRAM_read_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y16_N16
cycloneive_lcell_comb \unit4|WideOr6~0 (
// Equation(s):
// \unit4|WideOr6~0_combout  = (\SRAM_unit|SRAM_read_data [2] & (!\SRAM_unit|SRAM_read_data [1] & (\SRAM_unit|SRAM_read_data [3] $ (!\SRAM_unit|SRAM_read_data [0])))) # (!\SRAM_unit|SRAM_read_data [2] & (\SRAM_unit|SRAM_read_data [0] & 
// (\SRAM_unit|SRAM_read_data [1] $ (!\SRAM_unit|SRAM_read_data [3]))))

	.dataa(\SRAM_unit|SRAM_read_data [1]),
	.datab(\SRAM_unit|SRAM_read_data [2]),
	.datac(\SRAM_unit|SRAM_read_data [3]),
	.datad(\SRAM_unit|SRAM_read_data [0]),
	.cin(gnd),
	.combout(\unit4|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit4|WideOr6~0 .lut_mask = 16'h6104;
defparam \unit4|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y16_N10
cycloneive_lcell_comb \unit4|WideOr5~0 (
// Equation(s):
// \unit4|WideOr5~0_combout  = (\SRAM_unit|SRAM_read_data [1] & ((\SRAM_unit|SRAM_read_data [0] & ((\SRAM_unit|SRAM_read_data [3]))) # (!\SRAM_unit|SRAM_read_data [0] & (\SRAM_unit|SRAM_read_data [2])))) # (!\SRAM_unit|SRAM_read_data [1] & 
// (\SRAM_unit|SRAM_read_data [2] & (\SRAM_unit|SRAM_read_data [3] $ (\SRAM_unit|SRAM_read_data [0]))))

	.dataa(\SRAM_unit|SRAM_read_data [1]),
	.datab(\SRAM_unit|SRAM_read_data [2]),
	.datac(\SRAM_unit|SRAM_read_data [3]),
	.datad(\SRAM_unit|SRAM_read_data [0]),
	.cin(gnd),
	.combout(\unit4|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit4|WideOr5~0 .lut_mask = 16'hA4C8;
defparam \unit4|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y16_N12
cycloneive_lcell_comb \unit4|WideOr4~0 (
// Equation(s):
// \unit4|WideOr4~0_combout  = (\SRAM_unit|SRAM_read_data [2] & (\SRAM_unit|SRAM_read_data [3] & ((\SRAM_unit|SRAM_read_data [1]) # (!\SRAM_unit|SRAM_read_data [0])))) # (!\SRAM_unit|SRAM_read_data [2] & (\SRAM_unit|SRAM_read_data [1] & 
// (!\SRAM_unit|SRAM_read_data [3] & !\SRAM_unit|SRAM_read_data [0])))

	.dataa(\SRAM_unit|SRAM_read_data [1]),
	.datab(\SRAM_unit|SRAM_read_data [2]),
	.datac(\SRAM_unit|SRAM_read_data [3]),
	.datad(\SRAM_unit|SRAM_read_data [0]),
	.cin(gnd),
	.combout(\unit4|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit4|WideOr4~0 .lut_mask = 16'h80C2;
defparam \unit4|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y16_N18
cycloneive_lcell_comb \unit4|WideOr3~0 (
// Equation(s):
// \unit4|WideOr3~0_combout  = (\SRAM_unit|SRAM_read_data [0] & ((\SRAM_unit|SRAM_read_data [2] $ (!\SRAM_unit|SRAM_read_data [1])))) # (!\SRAM_unit|SRAM_read_data [0] & ((\SRAM_unit|SRAM_read_data [3] & (!\SRAM_unit|SRAM_read_data [2] & 
// \SRAM_unit|SRAM_read_data [1])) # (!\SRAM_unit|SRAM_read_data [3] & (\SRAM_unit|SRAM_read_data [2] & !\SRAM_unit|SRAM_read_data [1]))))

	.dataa(\SRAM_unit|SRAM_read_data [3]),
	.datab(\SRAM_unit|SRAM_read_data [2]),
	.datac(\SRAM_unit|SRAM_read_data [1]),
	.datad(\SRAM_unit|SRAM_read_data [0]),
	.cin(gnd),
	.combout(\unit4|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit4|WideOr3~0 .lut_mask = 16'hC324;
defparam \unit4|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y16_N22
cycloneive_lcell_comb \unit4|WideOr2~0 (
// Equation(s):
// \unit4|WideOr2~0_combout  = (\SRAM_unit|SRAM_read_data [1] & (((!\SRAM_unit|SRAM_read_data [3] & \SRAM_unit|SRAM_read_data [0])))) # (!\SRAM_unit|SRAM_read_data [1] & ((\SRAM_unit|SRAM_read_data [2] & (!\SRAM_unit|SRAM_read_data [3])) # 
// (!\SRAM_unit|SRAM_read_data [2] & ((\SRAM_unit|SRAM_read_data [0])))))

	.dataa(\SRAM_unit|SRAM_read_data [1]),
	.datab(\SRAM_unit|SRAM_read_data [2]),
	.datac(\SRAM_unit|SRAM_read_data [3]),
	.datad(\SRAM_unit|SRAM_read_data [0]),
	.cin(gnd),
	.combout(\unit4|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit4|WideOr2~0 .lut_mask = 16'h1F04;
defparam \unit4|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y16_N20
cycloneive_lcell_comb \unit4|WideOr1~0 (
// Equation(s):
// \unit4|WideOr1~0_combout  = (\SRAM_unit|SRAM_read_data [1] & (!\SRAM_unit|SRAM_read_data [3] & ((\SRAM_unit|SRAM_read_data [0]) # (!\SRAM_unit|SRAM_read_data [2])))) # (!\SRAM_unit|SRAM_read_data [1] & (\SRAM_unit|SRAM_read_data [0] & 
// (\SRAM_unit|SRAM_read_data [3] $ (!\SRAM_unit|SRAM_read_data [2]))))

	.dataa(\SRAM_unit|SRAM_read_data [3]),
	.datab(\SRAM_unit|SRAM_read_data [1]),
	.datac(\SRAM_unit|SRAM_read_data [2]),
	.datad(\SRAM_unit|SRAM_read_data [0]),
	.cin(gnd),
	.combout(\unit4|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit4|WideOr1~0 .lut_mask = 16'h6504;
defparam \unit4|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y16_N24
cycloneive_lcell_comb \unit4|WideOr0~0 (
// Equation(s):
// \unit4|WideOr0~0_combout  = (\SRAM_unit|SRAM_read_data [0] & ((\SRAM_unit|SRAM_read_data [3]) # (\SRAM_unit|SRAM_read_data [1] $ (\SRAM_unit|SRAM_read_data [2])))) # (!\SRAM_unit|SRAM_read_data [0] & ((\SRAM_unit|SRAM_read_data [1]) # 
// (\SRAM_unit|SRAM_read_data [3] $ (\SRAM_unit|SRAM_read_data [2]))))

	.dataa(\SRAM_unit|SRAM_read_data [3]),
	.datab(\SRAM_unit|SRAM_read_data [1]),
	.datac(\SRAM_unit|SRAM_read_data [0]),
	.datad(\SRAM_unit|SRAM_read_data [2]),
	.cin(gnd),
	.combout(\unit4|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit4|WideOr0~0 .lut_mask = 16'hBDEE;
defparam \unit4|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N15
cycloneive_io_ibuf \SRAM_DATA_IO[6]~input (
	.i(SRAM_DATA_IO[6]),
	.ibar(gnd),
	.o(\SRAM_DATA_IO[6]~input_o ));
// synopsys translate_off
defparam \SRAM_DATA_IO[6]~input .bus_hold = "false";
defparam \SRAM_DATA_IO[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X42_Y16_N13
dffeas \SRAM_unit|SRAM_read_data[6] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM_DATA_IO[6]~input_o ),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_unit|SRAM_read_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_unit|SRAM_read_data[6] .is_wysiwyg = "true";
defparam \SRAM_unit|SRAM_read_data[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N22
cycloneive_io_ibuf \SRAM_DATA_IO[5]~input (
	.i(SRAM_DATA_IO[5]),
	.ibar(gnd),
	.o(\SRAM_DATA_IO[5]~input_o ));
// synopsys translate_off
defparam \SRAM_DATA_IO[5]~input .bus_hold = "false";
defparam \SRAM_DATA_IO[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X42_Y16_N3
dffeas \SRAM_unit|SRAM_read_data[5] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM_DATA_IO[5]~input_o ),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_unit|SRAM_read_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_unit|SRAM_read_data[5] .is_wysiwyg = "true";
defparam \SRAM_unit|SRAM_read_data[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N8
cycloneive_io_ibuf \SRAM_DATA_IO[7]~input (
	.i(SRAM_DATA_IO[7]),
	.ibar(gnd),
	.o(\SRAM_DATA_IO[7]~input_o ));
// synopsys translate_off
defparam \SRAM_DATA_IO[7]~input .bus_hold = "false";
defparam \SRAM_DATA_IO[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X42_Y16_N31
dffeas \SRAM_unit|SRAM_read_data[7] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM_DATA_IO[7]~input_o ),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_unit|SRAM_read_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_unit|SRAM_read_data[7] .is_wysiwyg = "true";
defparam \SRAM_unit|SRAM_read_data[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X7_Y0_N15
cycloneive_io_ibuf \SRAM_DATA_IO[4]~input (
	.i(SRAM_DATA_IO[4]),
	.ibar(gnd),
	.o(\SRAM_DATA_IO[4]~input_o ));
// synopsys translate_off
defparam \SRAM_DATA_IO[4]~input .bus_hold = "false";
defparam \SRAM_DATA_IO[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X42_Y16_N1
dffeas \SRAM_unit|SRAM_read_data[4] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM_DATA_IO[4]~input_o ),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_unit|SRAM_read_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_unit|SRAM_read_data[4] .is_wysiwyg = "true";
defparam \SRAM_unit|SRAM_read_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y16_N8
cycloneive_lcell_comb \unit5|WideOr6~0 (
// Equation(s):
// \unit5|WideOr6~0_combout  = (\SRAM_unit|SRAM_read_data [6] & (!\SRAM_unit|SRAM_read_data [5] & (\SRAM_unit|SRAM_read_data [7] $ (!\SRAM_unit|SRAM_read_data [4])))) # (!\SRAM_unit|SRAM_read_data [6] & (\SRAM_unit|SRAM_read_data [4] & 
// (\SRAM_unit|SRAM_read_data [5] $ (!\SRAM_unit|SRAM_read_data [7]))))

	.dataa(\SRAM_unit|SRAM_read_data [6]),
	.datab(\SRAM_unit|SRAM_read_data [5]),
	.datac(\SRAM_unit|SRAM_read_data [7]),
	.datad(\SRAM_unit|SRAM_read_data [4]),
	.cin(gnd),
	.combout(\unit5|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit5|WideOr6~0 .lut_mask = 16'h6102;
defparam \unit5|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y16_N26
cycloneive_lcell_comb \unit5|WideOr5~0 (
// Equation(s):
// \unit5|WideOr5~0_combout  = (\SRAM_unit|SRAM_read_data [5] & ((\SRAM_unit|SRAM_read_data [4] & ((\SRAM_unit|SRAM_read_data [7]))) # (!\SRAM_unit|SRAM_read_data [4] & (\SRAM_unit|SRAM_read_data [6])))) # (!\SRAM_unit|SRAM_read_data [5] & 
// (\SRAM_unit|SRAM_read_data [6] & (\SRAM_unit|SRAM_read_data [7] $ (\SRAM_unit|SRAM_read_data [4]))))

	.dataa(\SRAM_unit|SRAM_read_data [6]),
	.datab(\SRAM_unit|SRAM_read_data [5]),
	.datac(\SRAM_unit|SRAM_read_data [7]),
	.datad(\SRAM_unit|SRAM_read_data [4]),
	.cin(gnd),
	.combout(\unit5|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit5|WideOr5~0 .lut_mask = 16'hC2A8;
defparam \unit5|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y16_N28
cycloneive_lcell_comb \unit5|WideOr4~0 (
// Equation(s):
// \unit5|WideOr4~0_combout  = (\SRAM_unit|SRAM_read_data [6] & (\SRAM_unit|SRAM_read_data [7] & ((\SRAM_unit|SRAM_read_data [5]) # (!\SRAM_unit|SRAM_read_data [4])))) # (!\SRAM_unit|SRAM_read_data [6] & (\SRAM_unit|SRAM_read_data [5] & 
// (!\SRAM_unit|SRAM_read_data [7] & !\SRAM_unit|SRAM_read_data [4])))

	.dataa(\SRAM_unit|SRAM_read_data [6]),
	.datab(\SRAM_unit|SRAM_read_data [5]),
	.datac(\SRAM_unit|SRAM_read_data [7]),
	.datad(\SRAM_unit|SRAM_read_data [4]),
	.cin(gnd),
	.combout(\unit5|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit5|WideOr4~0 .lut_mask = 16'h80A4;
defparam \unit5|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y16_N0
cycloneive_lcell_comb \unit5|WideOr3~0 (
// Equation(s):
// \unit5|WideOr3~0_combout  = (\SRAM_unit|SRAM_read_data [4] & ((\SRAM_unit|SRAM_read_data [5] $ (!\SRAM_unit|SRAM_read_data [6])))) # (!\SRAM_unit|SRAM_read_data [4] & ((\SRAM_unit|SRAM_read_data [7] & (\SRAM_unit|SRAM_read_data [5] & 
// !\SRAM_unit|SRAM_read_data [6])) # (!\SRAM_unit|SRAM_read_data [7] & (!\SRAM_unit|SRAM_read_data [5] & \SRAM_unit|SRAM_read_data [6]))))

	.dataa(\SRAM_unit|SRAM_read_data [7]),
	.datab(\SRAM_unit|SRAM_read_data [5]),
	.datac(\SRAM_unit|SRAM_read_data [4]),
	.datad(\SRAM_unit|SRAM_read_data [6]),
	.cin(gnd),
	.combout(\unit5|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit5|WideOr3~0 .lut_mask = 16'hC138;
defparam \unit5|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y16_N2
cycloneive_lcell_comb \unit5|WideOr2~0 (
// Equation(s):
// \unit5|WideOr2~0_combout  = (\SRAM_unit|SRAM_read_data [5] & (!\SRAM_unit|SRAM_read_data [7] & (\SRAM_unit|SRAM_read_data [4]))) # (!\SRAM_unit|SRAM_read_data [5] & ((\SRAM_unit|SRAM_read_data [6] & (!\SRAM_unit|SRAM_read_data [7])) # 
// (!\SRAM_unit|SRAM_read_data [6] & ((\SRAM_unit|SRAM_read_data [4])))))

	.dataa(\SRAM_unit|SRAM_read_data [7]),
	.datab(\SRAM_unit|SRAM_read_data [4]),
	.datac(\SRAM_unit|SRAM_read_data [5]),
	.datad(\SRAM_unit|SRAM_read_data [6]),
	.cin(gnd),
	.combout(\unit5|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit5|WideOr2~0 .lut_mask = 16'h454C;
defparam \unit5|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y16_N12
cycloneive_lcell_comb \unit5|WideOr1~0 (
// Equation(s):
// \unit5|WideOr1~0_combout  = (\SRAM_unit|SRAM_read_data [5] & (!\SRAM_unit|SRAM_read_data [7] & ((\SRAM_unit|SRAM_read_data [4]) # (!\SRAM_unit|SRAM_read_data [6])))) # (!\SRAM_unit|SRAM_read_data [5] & (\SRAM_unit|SRAM_read_data [4] & 
// (\SRAM_unit|SRAM_read_data [7] $ (!\SRAM_unit|SRAM_read_data [6]))))

	.dataa(\SRAM_unit|SRAM_read_data [7]),
	.datab(\SRAM_unit|SRAM_read_data [5]),
	.datac(\SRAM_unit|SRAM_read_data [6]),
	.datad(\SRAM_unit|SRAM_read_data [4]),
	.cin(gnd),
	.combout(\unit5|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit5|WideOr1~0 .lut_mask = 16'h6504;
defparam \unit5|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y16_N30
cycloneive_lcell_comb \unit5|WideOr0~0 (
// Equation(s):
// \unit5|WideOr0~0_combout  = (\SRAM_unit|SRAM_read_data [4] & ((\SRAM_unit|SRAM_read_data [7]) # (\SRAM_unit|SRAM_read_data [6] $ (\SRAM_unit|SRAM_read_data [5])))) # (!\SRAM_unit|SRAM_read_data [4] & ((\SRAM_unit|SRAM_read_data [5]) # 
// (\SRAM_unit|SRAM_read_data [6] $ (\SRAM_unit|SRAM_read_data [7]))))

	.dataa(\SRAM_unit|SRAM_read_data [6]),
	.datab(\SRAM_unit|SRAM_read_data [5]),
	.datac(\SRAM_unit|SRAM_read_data [7]),
	.datad(\SRAM_unit|SRAM_read_data [4]),
	.cin(gnd),
	.combout(\unit5|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit5|WideOr0~0 .lut_mask = 16'hF6DE;
defparam \unit5|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y22_N22
cycloneive_io_ibuf \SRAM_DATA_IO[9]~input (
	.i(SRAM_DATA_IO[9]),
	.ibar(gnd),
	.o(\SRAM_DATA_IO[9]~input_o ));
// synopsys translate_off
defparam \SRAM_DATA_IO[9]~input .bus_hold = "false";
defparam \SRAM_DATA_IO[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X42_Y16_N25
dffeas \SRAM_unit|SRAM_read_data[9] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM_DATA_IO[9]~input_o ),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_unit|SRAM_read_data [9]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_unit|SRAM_read_data[9] .is_wysiwyg = "true";
defparam \SRAM_unit|SRAM_read_data[9] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y16_N15
cycloneive_io_ibuf \SRAM_DATA_IO[11]~input (
	.i(SRAM_DATA_IO[11]),
	.ibar(gnd),
	.o(\SRAM_DATA_IO[11]~input_o ));
// synopsys translate_off
defparam \SRAM_DATA_IO[11]~input .bus_hold = "false";
defparam \SRAM_DATA_IO[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X42_Y16_N21
dffeas \SRAM_unit|SRAM_read_data[11] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM_DATA_IO[11]~input_o ),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_unit|SRAM_read_data [11]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_unit|SRAM_read_data[11] .is_wysiwyg = "true";
defparam \SRAM_unit|SRAM_read_data[11] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y17_N15
cycloneive_io_ibuf \SRAM_DATA_IO[10]~input (
	.i(SRAM_DATA_IO[10]),
	.ibar(gnd),
	.o(\SRAM_DATA_IO[10]~input_o ));
// synopsys translate_off
defparam \SRAM_DATA_IO[10]~input .bus_hold = "false";
defparam \SRAM_DATA_IO[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X42_Y16_N11
dffeas \SRAM_unit|SRAM_read_data[10] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM_DATA_IO[10]~input_o ),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_unit|SRAM_read_data [10]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_unit|SRAM_read_data[10] .is_wysiwyg = "true";
defparam \SRAM_unit|SRAM_read_data[10] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y21_N15
cycloneive_io_ibuf \SRAM_DATA_IO[8]~input (
	.i(SRAM_DATA_IO[8]),
	.ibar(gnd),
	.o(\SRAM_DATA_IO[8]~input_o ));
// synopsys translate_off
defparam \SRAM_DATA_IO[8]~input .bus_hold = "false";
defparam \SRAM_DATA_IO[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X42_Y16_N7
dffeas \SRAM_unit|SRAM_read_data[8] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM_DATA_IO[8]~input_o ),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_unit|SRAM_read_data [8]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_unit|SRAM_read_data[8] .is_wysiwyg = "true";
defparam \SRAM_unit|SRAM_read_data[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N24
cycloneive_lcell_comb \unit6|WideOr6~0 (
// Equation(s):
// \unit6|WideOr6~0_combout  = (\SRAM_unit|SRAM_read_data [11] & (\SRAM_unit|SRAM_read_data [8] & (\SRAM_unit|SRAM_read_data [9] $ (\SRAM_unit|SRAM_read_data [10])))) # (!\SRAM_unit|SRAM_read_data [11] & (!\SRAM_unit|SRAM_read_data [9] & 
// (\SRAM_unit|SRAM_read_data [10] $ (\SRAM_unit|SRAM_read_data [8]))))

	.dataa(\SRAM_unit|SRAM_read_data [9]),
	.datab(\SRAM_unit|SRAM_read_data [11]),
	.datac(\SRAM_unit|SRAM_read_data [10]),
	.datad(\SRAM_unit|SRAM_read_data [8]),
	.cin(gnd),
	.combout(\unit6|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit6|WideOr6~0 .lut_mask = 16'h4910;
defparam \unit6|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N26
cycloneive_lcell_comb \unit6|WideOr5~0 (
// Equation(s):
// \unit6|WideOr5~0_combout  = (\SRAM_unit|SRAM_read_data [9] & ((\SRAM_unit|SRAM_read_data [8] & (\SRAM_unit|SRAM_read_data [11])) # (!\SRAM_unit|SRAM_read_data [8] & ((\SRAM_unit|SRAM_read_data [10]))))) # (!\SRAM_unit|SRAM_read_data [9] & 
// (\SRAM_unit|SRAM_read_data [10] & (\SRAM_unit|SRAM_read_data [11] $ (\SRAM_unit|SRAM_read_data [8]))))

	.dataa(\SRAM_unit|SRAM_read_data [9]),
	.datab(\SRAM_unit|SRAM_read_data [11]),
	.datac(\SRAM_unit|SRAM_read_data [10]),
	.datad(\SRAM_unit|SRAM_read_data [8]),
	.cin(gnd),
	.combout(\unit6|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit6|WideOr5~0 .lut_mask = 16'h98E0;
defparam \unit6|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N12
cycloneive_lcell_comb \unit6|WideOr4~0 (
// Equation(s):
// \unit6|WideOr4~0_combout  = (\SRAM_unit|SRAM_read_data [11] & (\SRAM_unit|SRAM_read_data [10] & ((\SRAM_unit|SRAM_read_data [9]) # (!\SRAM_unit|SRAM_read_data [8])))) # (!\SRAM_unit|SRAM_read_data [11] & (\SRAM_unit|SRAM_read_data [9] & 
// (!\SRAM_unit|SRAM_read_data [10] & !\SRAM_unit|SRAM_read_data [8])))

	.dataa(\SRAM_unit|SRAM_read_data [9]),
	.datab(\SRAM_unit|SRAM_read_data [11]),
	.datac(\SRAM_unit|SRAM_read_data [10]),
	.datad(\SRAM_unit|SRAM_read_data [8]),
	.cin(gnd),
	.combout(\unit6|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit6|WideOr4~0 .lut_mask = 16'h80C2;
defparam \unit6|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y16_N6
cycloneive_lcell_comb \unit6|WideOr3~0 (
// Equation(s):
// \unit6|WideOr3~0_combout  = (\SRAM_unit|SRAM_read_data [8] & (\SRAM_unit|SRAM_read_data [10] $ (((!\SRAM_unit|SRAM_read_data [9]))))) # (!\SRAM_unit|SRAM_read_data [8] & ((\SRAM_unit|SRAM_read_data [10] & (!\SRAM_unit|SRAM_read_data [11] & 
// !\SRAM_unit|SRAM_read_data [9])) # (!\SRAM_unit|SRAM_read_data [10] & (\SRAM_unit|SRAM_read_data [11] & \SRAM_unit|SRAM_read_data [9]))))

	.dataa(\SRAM_unit|SRAM_read_data [10]),
	.datab(\SRAM_unit|SRAM_read_data [11]),
	.datac(\SRAM_unit|SRAM_read_data [8]),
	.datad(\SRAM_unit|SRAM_read_data [9]),
	.cin(gnd),
	.combout(\unit6|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit6|WideOr3~0 .lut_mask = 16'hA452;
defparam \unit6|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y16_N24
cycloneive_lcell_comb \unit6|WideOr2~0 (
// Equation(s):
// \unit6|WideOr2~0_combout  = (\SRAM_unit|SRAM_read_data [9] & (((!\SRAM_unit|SRAM_read_data [11] & \SRAM_unit|SRAM_read_data [8])))) # (!\SRAM_unit|SRAM_read_data [9] & ((\SRAM_unit|SRAM_read_data [10] & (!\SRAM_unit|SRAM_read_data [11])) # 
// (!\SRAM_unit|SRAM_read_data [10] & ((\SRAM_unit|SRAM_read_data [8])))))

	.dataa(\SRAM_unit|SRAM_read_data [10]),
	.datab(\SRAM_unit|SRAM_read_data [11]),
	.datac(\SRAM_unit|SRAM_read_data [9]),
	.datad(\SRAM_unit|SRAM_read_data [8]),
	.cin(gnd),
	.combout(\unit6|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit6|WideOr2~0 .lut_mask = 16'h3702;
defparam \unit6|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y16_N10
cycloneive_lcell_comb \unit6|WideOr1~0 (
// Equation(s):
// \unit6|WideOr1~0_combout  = (\SRAM_unit|SRAM_read_data [8] & (\SRAM_unit|SRAM_read_data [11] $ (((\SRAM_unit|SRAM_read_data [9]) # (!\SRAM_unit|SRAM_read_data [10]))))) # (!\SRAM_unit|SRAM_read_data [8] & (!\SRAM_unit|SRAM_read_data [11] & 
// (!\SRAM_unit|SRAM_read_data [10] & \SRAM_unit|SRAM_read_data [9])))

	.dataa(\SRAM_unit|SRAM_read_data [8]),
	.datab(\SRAM_unit|SRAM_read_data [11]),
	.datac(\SRAM_unit|SRAM_read_data [10]),
	.datad(\SRAM_unit|SRAM_read_data [9]),
	.cin(gnd),
	.combout(\unit6|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit6|WideOr1~0 .lut_mask = 16'h2382;
defparam \unit6|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y16_N20
cycloneive_lcell_comb \unit6|WideOr0~0 (
// Equation(s):
// \unit6|WideOr0~0_combout  = (\SRAM_unit|SRAM_read_data [8] & ((\SRAM_unit|SRAM_read_data [11]) # (\SRAM_unit|SRAM_read_data [10] $ (\SRAM_unit|SRAM_read_data [9])))) # (!\SRAM_unit|SRAM_read_data [8] & ((\SRAM_unit|SRAM_read_data [9]) # 
// (\SRAM_unit|SRAM_read_data [10] $ (\SRAM_unit|SRAM_read_data [11]))))

	.dataa(\SRAM_unit|SRAM_read_data [10]),
	.datab(\SRAM_unit|SRAM_read_data [9]),
	.datac(\SRAM_unit|SRAM_read_data [11]),
	.datad(\SRAM_unit|SRAM_read_data [8]),
	.cin(gnd),
	.combout(\unit6|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit6|WideOr0~0 .lut_mask = 16'hF6DE;
defparam \unit6|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X3_Y0_N22
cycloneive_io_ibuf \SRAM_DATA_IO[13]~input (
	.i(SRAM_DATA_IO[13]),
	.ibar(gnd),
	.o(\SRAM_DATA_IO[13]~input_o ));
// synopsys translate_off
defparam \SRAM_DATA_IO[13]~input .bus_hold = "false";
defparam \SRAM_DATA_IO[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X41_Y1_N27
dffeas \SRAM_unit|SRAM_read_data[13] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM_DATA_IO[13]~input_o ),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_unit|SRAM_read_data [13]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_unit|SRAM_read_data[13] .is_wysiwyg = "true";
defparam \SRAM_unit|SRAM_read_data[13] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y7_N8
cycloneive_io_ibuf \SRAM_DATA_IO[12]~input (
	.i(SRAM_DATA_IO[12]),
	.ibar(gnd),
	.o(\SRAM_DATA_IO[12]~input_o ));
// synopsys translate_off
defparam \SRAM_DATA_IO[12]~input .bus_hold = "false";
defparam \SRAM_DATA_IO[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X41_Y1_N17
dffeas \SRAM_unit|SRAM_read_data[12] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM_DATA_IO[12]~input_o ),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_unit|SRAM_read_data [12]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_unit|SRAM_read_data[12] .is_wysiwyg = "true";
defparam \SRAM_unit|SRAM_read_data[12] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X7_Y0_N22
cycloneive_io_ibuf \SRAM_DATA_IO[14]~input (
	.i(SRAM_DATA_IO[14]),
	.ibar(gnd),
	.o(\SRAM_DATA_IO[14]~input_o ));
// synopsys translate_off
defparam \SRAM_DATA_IO[14]~input .bus_hold = "false";
defparam \SRAM_DATA_IO[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X41_Y1_N13
dffeas \SRAM_unit|SRAM_read_data[14] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM_DATA_IO[14]~input_o ),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_unit|SRAM_read_data [14]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_unit|SRAM_read_data[14] .is_wysiwyg = "true";
defparam \SRAM_unit|SRAM_read_data[14] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X3_Y0_N15
cycloneive_io_ibuf \SRAM_DATA_IO[15]~input (
	.i(SRAM_DATA_IO[15]),
	.ibar(gnd),
	.o(\SRAM_DATA_IO[15]~input_o ));
// synopsys translate_off
defparam \SRAM_DATA_IO[15]~input .bus_hold = "false";
defparam \SRAM_DATA_IO[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X41_Y1_N23
dffeas \SRAM_unit|SRAM_read_data[15] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM_DATA_IO[15]~input_o ),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_unit|SRAM_read_data [15]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_unit|SRAM_read_data[15] .is_wysiwyg = "true";
defparam \SRAM_unit|SRAM_read_data[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y1_N12
cycloneive_lcell_comb \unit7|WideOr6~0 (
// Equation(s):
// \unit7|WideOr6~0_combout  = (\SRAM_unit|SRAM_read_data [14] & (!\SRAM_unit|SRAM_read_data [13] & (\SRAM_unit|SRAM_read_data [12] $ (!\SRAM_unit|SRAM_read_data [15])))) # (!\SRAM_unit|SRAM_read_data [14] & (\SRAM_unit|SRAM_read_data [12] & 
// (\SRAM_unit|SRAM_read_data [13] $ (!\SRAM_unit|SRAM_read_data [15]))))

	.dataa(\SRAM_unit|SRAM_read_data [13]),
	.datab(\SRAM_unit|SRAM_read_data [12]),
	.datac(\SRAM_unit|SRAM_read_data [14]),
	.datad(\SRAM_unit|SRAM_read_data [15]),
	.cin(gnd),
	.combout(\unit7|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit7|WideOr6~0 .lut_mask = 16'h4814;
defparam \unit7|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y1_N22
cycloneive_lcell_comb \unit7|WideOr5~0 (
// Equation(s):
// \unit7|WideOr5~0_combout  = (\SRAM_unit|SRAM_read_data [13] & ((\SRAM_unit|SRAM_read_data [12] & (\SRAM_unit|SRAM_read_data [15])) # (!\SRAM_unit|SRAM_read_data [12] & ((\SRAM_unit|SRAM_read_data [14]))))) # (!\SRAM_unit|SRAM_read_data [13] & 
// (\SRAM_unit|SRAM_read_data [14] & (\SRAM_unit|SRAM_read_data [12] $ (\SRAM_unit|SRAM_read_data [15]))))

	.dataa(\SRAM_unit|SRAM_read_data [13]),
	.datab(\SRAM_unit|SRAM_read_data [12]),
	.datac(\SRAM_unit|SRAM_read_data [15]),
	.datad(\SRAM_unit|SRAM_read_data [14]),
	.cin(gnd),
	.combout(\unit7|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit7|WideOr5~0 .lut_mask = 16'hB680;
defparam \unit7|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y1_N24
cycloneive_lcell_comb \unit7|WideOr4~0 (
// Equation(s):
// \unit7|WideOr4~0_combout  = (\SRAM_unit|SRAM_read_data [14] & (\SRAM_unit|SRAM_read_data [15] & ((\SRAM_unit|SRAM_read_data [13]) # (!\SRAM_unit|SRAM_read_data [12])))) # (!\SRAM_unit|SRAM_read_data [14] & (!\SRAM_unit|SRAM_read_data [12] & 
// (\SRAM_unit|SRAM_read_data [13] & !\SRAM_unit|SRAM_read_data [15])))

	.dataa(\SRAM_unit|SRAM_read_data [14]),
	.datab(\SRAM_unit|SRAM_read_data [12]),
	.datac(\SRAM_unit|SRAM_read_data [13]),
	.datad(\SRAM_unit|SRAM_read_data [15]),
	.cin(gnd),
	.combout(\unit7|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit7|WideOr4~0 .lut_mask = 16'hA210;
defparam \unit7|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y1_N18
cycloneive_lcell_comb \unit7|WideOr3~0 (
// Equation(s):
// \unit7|WideOr3~0_combout  = (\SRAM_unit|SRAM_read_data [12] & (\SRAM_unit|SRAM_read_data [14] $ ((!\SRAM_unit|SRAM_read_data [13])))) # (!\SRAM_unit|SRAM_read_data [12] & ((\SRAM_unit|SRAM_read_data [14] & (!\SRAM_unit|SRAM_read_data [13] & 
// !\SRAM_unit|SRAM_read_data [15])) # (!\SRAM_unit|SRAM_read_data [14] & (\SRAM_unit|SRAM_read_data [13] & \SRAM_unit|SRAM_read_data [15]))))

	.dataa(\SRAM_unit|SRAM_read_data [14]),
	.datab(\SRAM_unit|SRAM_read_data [12]),
	.datac(\SRAM_unit|SRAM_read_data [13]),
	.datad(\SRAM_unit|SRAM_read_data [15]),
	.cin(gnd),
	.combout(\unit7|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit7|WideOr3~0 .lut_mask = 16'h9486;
defparam \unit7|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y1_N28
cycloneive_lcell_comb \unit7|WideOr2~0 (
// Equation(s):
// \unit7|WideOr2~0_combout  = (\SRAM_unit|SRAM_read_data [13] & (((\SRAM_unit|SRAM_read_data [12] & !\SRAM_unit|SRAM_read_data [15])))) # (!\SRAM_unit|SRAM_read_data [13] & ((\SRAM_unit|SRAM_read_data [14] & ((!\SRAM_unit|SRAM_read_data [15]))) # 
// (!\SRAM_unit|SRAM_read_data [14] & (\SRAM_unit|SRAM_read_data [12]))))

	.dataa(\SRAM_unit|SRAM_read_data [14]),
	.datab(\SRAM_unit|SRAM_read_data [12]),
	.datac(\SRAM_unit|SRAM_read_data [13]),
	.datad(\SRAM_unit|SRAM_read_data [15]),
	.cin(gnd),
	.combout(\unit7|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit7|WideOr2~0 .lut_mask = 16'h04CE;
defparam \unit7|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y1_N16
cycloneive_lcell_comb \unit7|WideOr1~0 (
// Equation(s):
// \unit7|WideOr1~0_combout  = (\SRAM_unit|SRAM_read_data [13] & (!\SRAM_unit|SRAM_read_data [15] & ((\SRAM_unit|SRAM_read_data [12]) # (!\SRAM_unit|SRAM_read_data [14])))) # (!\SRAM_unit|SRAM_read_data [13] & (\SRAM_unit|SRAM_read_data [12] & 
// (\SRAM_unit|SRAM_read_data [15] $ (!\SRAM_unit|SRAM_read_data [14]))))

	.dataa(\SRAM_unit|SRAM_read_data [13]),
	.datab(\SRAM_unit|SRAM_read_data [15]),
	.datac(\SRAM_unit|SRAM_read_data [12]),
	.datad(\SRAM_unit|SRAM_read_data [14]),
	.cin(gnd),
	.combout(\unit7|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit7|WideOr1~0 .lut_mask = 16'h6032;
defparam \unit7|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y1_N26
cycloneive_lcell_comb \unit7|WideOr0~0 (
// Equation(s):
// \unit7|WideOr0~0_combout  = (\SRAM_unit|SRAM_read_data [12] & ((\SRAM_unit|SRAM_read_data [15]) # (\SRAM_unit|SRAM_read_data [13] $ (\SRAM_unit|SRAM_read_data [14])))) # (!\SRAM_unit|SRAM_read_data [12] & ((\SRAM_unit|SRAM_read_data [13]) # 
// (\SRAM_unit|SRAM_read_data [15] $ (\SRAM_unit|SRAM_read_data [14]))))

	.dataa(\SRAM_unit|SRAM_read_data [15]),
	.datab(\SRAM_unit|SRAM_read_data [12]),
	.datac(\SRAM_unit|SRAM_read_data [13]),
	.datad(\SRAM_unit|SRAM_read_data [14]),
	.cin(gnd),
	.combout(\unit7|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit7|WideOr0~0 .lut_mask = 16'hBDFA;
defparam \unit7|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N12
cycloneive_lcell_comb \UART_unit|UART_RX|Frame_error[0]~4 (
// Equation(s):
// \UART_unit|UART_RX|Frame_error[0]~4_combout  = (\UART_unit|UART_RX|Frame_error [0] & (\UART_unit|UART_RX|RX_data_in~q  $ (GND))) # (!\UART_unit|UART_RX|Frame_error [0] & (!\UART_unit|UART_RX|RX_data_in~q  & VCC))
// \UART_unit|UART_RX|Frame_error[0]~5  = CARRY((\UART_unit|UART_RX|Frame_error [0] & !\UART_unit|UART_RX|RX_data_in~q ))

	.dataa(\UART_unit|UART_RX|Frame_error [0]),
	.datab(\UART_unit|UART_RX|RX_data_in~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\UART_unit|UART_RX|Frame_error[0]~4_combout ),
	.cout(\UART_unit|UART_RX|Frame_error[0]~5 ));
// synopsys translate_off
defparam \UART_unit|UART_RX|Frame_error[0]~4 .lut_mask = 16'h9922;
defparam \UART_unit|UART_RX|Frame_error[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N0
cycloneive_lcell_comb \UART_unit|UART_RX|RXC_state.S_RXC_STOP_BIT~0 (
// Equation(s):
// \UART_unit|UART_RX|RXC_state.S_RXC_STOP_BIT~0_combout  = (!\UART_unit|UART_RX|RXC_state~8_q ) # (!\UART_unit|UART_RX|RXC_state~9_q )

	.dataa(gnd),
	.datab(\UART_unit|UART_RX|RXC_state~9_q ),
	.datac(gnd),
	.datad(\UART_unit|UART_RX|RXC_state~8_q ),
	.cin(gnd),
	.combout(\UART_unit|UART_RX|RXC_state.S_RXC_STOP_BIT~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_RX|RXC_state.S_RXC_STOP_BIT~0 .lut_mask = 16'h33FF;
defparam \UART_unit|UART_RX|RXC_state.S_RXC_STOP_BIT~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N10
cycloneive_lcell_comb \UART_unit|UART_RX|Frame_error[1]~6 (
// Equation(s):
// \UART_unit|UART_RX|Frame_error[1]~6_combout  = (\UART_unit|UART_RX|RXC_state~8_q ) # ((\UART_unit|UART_RX|RXC_state~9_q ) # ((\UART_unit|UART_RX|RX_data_in~q ) # (!\UART_unit|UART_rx_enable~q )))

	.dataa(\UART_unit|UART_RX|RXC_state~8_q ),
	.datab(\UART_unit|UART_RX|RXC_state~9_q ),
	.datac(\UART_unit|UART_RX|RX_data_in~q ),
	.datad(\UART_unit|UART_rx_enable~q ),
	.cin(gnd),
	.combout(\UART_unit|UART_RX|Frame_error[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_RX|Frame_error[1]~6 .lut_mask = 16'hFEFF;
defparam \UART_unit|UART_RX|Frame_error[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N4
cycloneive_lcell_comb \UART_unit|UART_RX|Frame_error[1]~7 (
// Equation(s):
// \UART_unit|UART_RX|Frame_error[1]~7_combout  = ((\UART_unit|UART_RX|RXC_state~8_q  & (\UART_unit|UART_RX|RXC_state~9_q  & \UART_unit|UART_RX|Equal2~2_combout ))) # (!\UART_unit|UART_RX|Frame_error[1]~6_combout )

	.dataa(\UART_unit|UART_RX|RXC_state~8_q ),
	.datab(\UART_unit|UART_RX|RXC_state~9_q ),
	.datac(\UART_unit|UART_RX|Frame_error[1]~6_combout ),
	.datad(\UART_unit|UART_RX|Equal2~2_combout ),
	.cin(gnd),
	.combout(\UART_unit|UART_RX|Frame_error[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_RX|Frame_error[1]~7 .lut_mask = 16'h8F0F;
defparam \UART_unit|UART_RX|Frame_error[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y19_N13
dffeas \UART_unit|UART_RX|Frame_error[0] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\UART_unit|UART_RX|Frame_error[0]~4_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\UART_unit|UART_RX|RXC_state.S_RXC_STOP_BIT~0_combout ),
	.sload(gnd),
	.ena(\UART_unit|UART_RX|Frame_error[1]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_unit|UART_RX|Frame_error [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_unit|UART_RX|Frame_error[0] .is_wysiwyg = "true";
defparam \UART_unit|UART_RX|Frame_error[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N14
cycloneive_lcell_comb \UART_unit|UART_RX|Frame_error[1]~8 (
// Equation(s):
// \UART_unit|UART_RX|Frame_error[1]~8_combout  = (\UART_unit|UART_RX|Frame_error [1] & (!\UART_unit|UART_RX|Frame_error[0]~5 )) # (!\UART_unit|UART_RX|Frame_error [1] & ((\UART_unit|UART_RX|Frame_error[0]~5 ) # (GND)))
// \UART_unit|UART_RX|Frame_error[1]~9  = CARRY((!\UART_unit|UART_RX|Frame_error[0]~5 ) # (!\UART_unit|UART_RX|Frame_error [1]))

	.dataa(gnd),
	.datab(\UART_unit|UART_RX|Frame_error [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_unit|UART_RX|Frame_error[0]~5 ),
	.combout(\UART_unit|UART_RX|Frame_error[1]~8_combout ),
	.cout(\UART_unit|UART_RX|Frame_error[1]~9 ));
// synopsys translate_off
defparam \UART_unit|UART_RX|Frame_error[1]~8 .lut_mask = 16'h3C3F;
defparam \UART_unit|UART_RX|Frame_error[1]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y19_N15
dffeas \UART_unit|UART_RX|Frame_error[1] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\UART_unit|UART_RX|Frame_error[1]~8_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\UART_unit|UART_RX|RXC_state.S_RXC_STOP_BIT~0_combout ),
	.sload(gnd),
	.ena(\UART_unit|UART_RX|Frame_error[1]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_unit|UART_RX|Frame_error [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_unit|UART_RX|Frame_error[1] .is_wysiwyg = "true";
defparam \UART_unit|UART_RX|Frame_error[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N16
cycloneive_lcell_comb \UART_unit|UART_RX|Frame_error[2]~10 (
// Equation(s):
// \UART_unit|UART_RX|Frame_error[2]~10_combout  = (\UART_unit|UART_RX|Frame_error [2] & (\UART_unit|UART_RX|Frame_error[1]~9  $ (GND))) # (!\UART_unit|UART_RX|Frame_error [2] & (!\UART_unit|UART_RX|Frame_error[1]~9  & VCC))
// \UART_unit|UART_RX|Frame_error[2]~11  = CARRY((\UART_unit|UART_RX|Frame_error [2] & !\UART_unit|UART_RX|Frame_error[1]~9 ))

	.dataa(gnd),
	.datab(\UART_unit|UART_RX|Frame_error [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_unit|UART_RX|Frame_error[1]~9 ),
	.combout(\UART_unit|UART_RX|Frame_error[2]~10_combout ),
	.cout(\UART_unit|UART_RX|Frame_error[2]~11 ));
// synopsys translate_off
defparam \UART_unit|UART_RX|Frame_error[2]~10 .lut_mask = 16'hC30C;
defparam \UART_unit|UART_RX|Frame_error[2]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y19_N17
dffeas \UART_unit|UART_RX|Frame_error[2] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\UART_unit|UART_RX|Frame_error[2]~10_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\UART_unit|UART_RX|RXC_state.S_RXC_STOP_BIT~0_combout ),
	.sload(gnd),
	.ena(\UART_unit|UART_RX|Frame_error[1]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_unit|UART_RX|Frame_error [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_unit|UART_RX|Frame_error[2] .is_wysiwyg = "true";
defparam \UART_unit|UART_RX|Frame_error[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N18
cycloneive_lcell_comb \UART_unit|UART_RX|Frame_error[3]~12 (
// Equation(s):
// \UART_unit|UART_RX|Frame_error[3]~12_combout  = \UART_unit|UART_RX|Frame_error[2]~11  $ (\UART_unit|UART_RX|Frame_error [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_unit|UART_RX|Frame_error [3]),
	.cin(\UART_unit|UART_RX|Frame_error[2]~11 ),
	.combout(\UART_unit|UART_RX|Frame_error[3]~12_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_RX|Frame_error[3]~12 .lut_mask = 16'h0FF0;
defparam \UART_unit|UART_RX|Frame_error[3]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y19_N19
dffeas \UART_unit|UART_RX|Frame_error[3] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\UART_unit|UART_RX|Frame_error[3]~12_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\UART_unit|UART_RX|RXC_state.S_RXC_STOP_BIT~0_combout ),
	.sload(gnd),
	.ena(\UART_unit|UART_RX|Frame_error[1]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_unit|UART_RX|Frame_error [3]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_unit|UART_RX|Frame_error[3] .is_wysiwyg = "true";
defparam \UART_unit|UART_RX|Frame_error[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N24
cycloneive_lcell_comb \VGA_unit|VGA_unit|LessThan1~0 (
// Equation(s):
// \VGA_unit|VGA_unit|LessThan1~0_combout  = (\VGA_unit|VGA_unit|H_Cont [7]) # (((\VGA_unit|VGA_unit|H_Cont [5] & \VGA_unit|VGA_unit|H_Cont [6])) # (!\VGA_unit|VGA_unit|oVGA_V_SYNC~0_combout ))

	.dataa(\VGA_unit|VGA_unit|H_Cont [5]),
	.datab(\VGA_unit|VGA_unit|H_Cont [7]),
	.datac(\VGA_unit|VGA_unit|H_Cont [6]),
	.datad(\VGA_unit|VGA_unit|oVGA_V_SYNC~0_combout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|LessThan1~0 .lut_mask = 16'hECFF;
defparam \VGA_unit|VGA_unit|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y21_N25
dffeas \VGA_unit|VGA_unit|oVGA_H_SYNC (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|VGA_unit|LessThan1~0_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_unit|counter_enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_unit|oVGA_H_SYNC~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|oVGA_H_SYNC .is_wysiwyg = "true";
defparam \VGA_unit|VGA_unit|oVGA_H_SYNC .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N6
cycloneive_lcell_comb \VGA_unit|VGA_unit|LessThan6~1 (
// Equation(s):
// \VGA_unit|VGA_unit|LessThan6~1_combout  = (\VGA_unit|VGA_unit|LessThan6~0_combout  & (\VGA_unit|VGA_unit|LessThan2~0_combout  & !\VGA_unit|VGA_unit|V_Cont [5]))

	.dataa(\VGA_unit|VGA_unit|LessThan6~0_combout ),
	.datab(gnd),
	.datac(\VGA_unit|VGA_unit|LessThan2~0_combout ),
	.datad(\VGA_unit|VGA_unit|V_Cont [5]),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|LessThan6~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|LessThan6~1 .lut_mask = 16'h00A0;
defparam \VGA_unit|VGA_unit|LessThan6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N8
cycloneive_lcell_comb \VGA_unit|VGA_unit|oVGA_V_SYNC~4 (
// Equation(s):
// \VGA_unit|VGA_unit|oVGA_V_SYNC~4_combout  = (\VGA_unit|VGA_unit|oVGA_V_SYNC~3_combout  & ((\VGA_unit|VGA_unit|V_Cont [9]) # ((!\VGA_unit|VGA_unit|LessThan6~1_combout )))) # (!\VGA_unit|VGA_unit|oVGA_V_SYNC~3_combout  & (((\VGA_unit|VGA_unit|oVGA_V_SYNC~q 
// ))))

	.dataa(\VGA_unit|VGA_unit|V_Cont [9]),
	.datab(\VGA_unit|VGA_unit|oVGA_V_SYNC~3_combout ),
	.datac(\VGA_unit|VGA_unit|oVGA_V_SYNC~q ),
	.datad(\VGA_unit|VGA_unit|LessThan6~1_combout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|oVGA_V_SYNC~4_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|oVGA_V_SYNC~4 .lut_mask = 16'hB8FC;
defparam \VGA_unit|VGA_unit|oVGA_V_SYNC~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y23_N9
dffeas \VGA_unit|VGA_unit|oVGA_V_SYNC (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|VGA_unit|oVGA_V_SYNC~4_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_unit|oVGA_V_SYNC~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|oVGA_V_SYNC .is_wysiwyg = "true";
defparam \VGA_unit|VGA_unit|oVGA_V_SYNC .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N10
cycloneive_lcell_comb \VGA_unit|VGA_unit|oVGA_BLANK (
// Equation(s):
// \VGA_unit|VGA_unit|oVGA_BLANK~combout  = (\VGA_unit|VGA_unit|oVGA_H_SYNC~q  & \VGA_unit|VGA_unit|oVGA_V_SYNC~q )

	.dataa(gnd),
	.datab(\VGA_unit|VGA_unit|oVGA_H_SYNC~q ),
	.datac(\VGA_unit|VGA_unit|oVGA_V_SYNC~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|oVGA_BLANK~combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|oVGA_BLANK .lut_mask = 16'hC0C0;
defparam \VGA_unit|VGA_unit|oVGA_BLANK .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N4
cycloneive_lcell_comb \VGA_unit|VGA_unit|LessThan6~3 (
// Equation(s):
// \VGA_unit|VGA_unit|LessThan6~3_combout  = (!\VGA_unit|VGA_unit|V_Cont [9] & (!\VGA_unit|VGA_unit|V_Cont [8] & (!\VGA_unit|VGA_unit|V_Cont [7] & !\VGA_unit|VGA_unit|V_Cont [6])))

	.dataa(\VGA_unit|VGA_unit|V_Cont [9]),
	.datab(\VGA_unit|VGA_unit|V_Cont [8]),
	.datac(\VGA_unit|VGA_unit|V_Cont [7]),
	.datad(\VGA_unit|VGA_unit|V_Cont [6]),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|LessThan6~3_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|LessThan6~3 .lut_mask = 16'h0001;
defparam \VGA_unit|VGA_unit|LessThan6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N0
cycloneive_lcell_comb \VGA_unit|VGA_unit|LessThan4~0 (
// Equation(s):
// \VGA_unit|VGA_unit|LessThan4~0_combout  = ((!\VGA_unit|VGA_unit|H_Cont [6] & (!\VGA_unit|VGA_unit|H_Cont [4] & !\VGA_unit|VGA_unit|H_Cont [5]))) # (!\VGA_unit|VGA_unit|H_Cont [7])

	.dataa(\VGA_unit|VGA_unit|H_Cont [6]),
	.datab(\VGA_unit|VGA_unit|H_Cont [7]),
	.datac(\VGA_unit|VGA_unit|H_Cont [4]),
	.datad(\VGA_unit|VGA_unit|H_Cont [5]),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|LessThan4~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|LessThan4~0 .lut_mask = 16'h3337;
defparam \VGA_unit|VGA_unit|LessThan4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N26
cycloneive_lcell_comb \VGA_unit|VGA_unit|oVGA_R~0 (
// Equation(s):
// \VGA_unit|VGA_unit|oVGA_R~0_combout  = (\VGA_unit|VGA_unit|H_Cont [9] & ((\VGA_unit|VGA_unit|oVGA_V_SYNC~1_combout ) # ((!\VGA_unit|VGA_unit|H_Cont [8])))) # (!\VGA_unit|VGA_unit|H_Cont [9] & (((\VGA_unit|VGA_unit|H_Cont [8]) # 
// (!\VGA_unit|VGA_unit|LessThan4~0_combout ))))

	.dataa(\VGA_unit|VGA_unit|oVGA_V_SYNC~1_combout ),
	.datab(\VGA_unit|VGA_unit|LessThan4~0_combout ),
	.datac(\VGA_unit|VGA_unit|H_Cont [9]),
	.datad(\VGA_unit|VGA_unit|H_Cont [8]),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|oVGA_R~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|oVGA_R~0 .lut_mask = 16'hAFF3;
defparam \VGA_unit|VGA_unit|oVGA_R~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N24
cycloneive_lcell_comb \VGA_unit|VGA_unit|LessThan7~0 (
// Equation(s):
// \VGA_unit|VGA_unit|LessThan7~0_combout  = ((!\VGA_unit|VGA_unit|V_Cont [0] & \VGA_unit|VGA_unit|LessThan6~1_combout )) # (!\VGA_unit|VGA_unit|V_Cont [9])

	.dataa(\VGA_unit|VGA_unit|V_Cont [0]),
	.datab(gnd),
	.datac(\VGA_unit|VGA_unit|V_Cont [9]),
	.datad(\VGA_unit|VGA_unit|LessThan6~1_combout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|LessThan7~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|LessThan7~0 .lut_mask = 16'h5F0F;
defparam \VGA_unit|VGA_unit|LessThan7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N28
cycloneive_lcell_comb \VGA_unit|VGA_unit|oVGA_R~1 (
// Equation(s):
// \VGA_unit|VGA_unit|oVGA_R~1_combout  = (\VGA_unit|VGA_unit|oVGA_R~0_combout  & (\VGA_unit|VGA_unit|LessThan7~0_combout  & ((!\VGA_unit|VGA_unit|LessThan6~3_combout ) # (!\VGA_unit|VGA_unit|LessThan6~2_combout ))))

	.dataa(\VGA_unit|VGA_unit|LessThan6~2_combout ),
	.datab(\VGA_unit|VGA_unit|LessThan6~3_combout ),
	.datac(\VGA_unit|VGA_unit|oVGA_R~0_combout ),
	.datad(\VGA_unit|VGA_unit|LessThan7~0_combout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|oVGA_R~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|oVGA_R~1 .lut_mask = 16'h7000;
defparam \VGA_unit|VGA_unit|oVGA_R~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y21_N12
cycloneive_lcell_comb \VGA_unit|always0~7 (
// Equation(s):
// \VGA_unit|always0~7_combout  = (!\VGA_unit|VGA_unit|Add0~1_combout  & (\VGA_unit|VGA_unit|Add0~0_combout  $ (\VGA_unit|VGA_unit|H_Cont [8])))

	.dataa(\VGA_unit|VGA_unit|Add0~0_combout ),
	.datab(\VGA_unit|VGA_unit|Add0~1_combout ),
	.datac(\VGA_unit|VGA_unit|H_Cont [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\VGA_unit|always0~7_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|always0~7 .lut_mask = 16'h1212;
defparam \VGA_unit|always0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N22
cycloneive_lcell_comb \VGA_unit|Equal3~2 (
// Equation(s):
// \VGA_unit|Equal3~2_combout  = (\VGA_unit|Equal3~1_combout  & (!\VGA_unit|VGA_unit|Add1~18_combout  & (\VGA_unit|VGA_unit|Add1~14_combout  & \VGA_unit|VGA_unit|Add1~16_combout )))

	.dataa(\VGA_unit|Equal3~1_combout ),
	.datab(\VGA_unit|VGA_unit|Add1~18_combout ),
	.datac(\VGA_unit|VGA_unit|Add1~14_combout ),
	.datad(\VGA_unit|VGA_unit|Add1~16_combout ),
	.cin(gnd),
	.combout(\VGA_unit|Equal3~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|Equal3~2 .lut_mask = 16'h2000;
defparam \VGA_unit|Equal3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y21_N0
cycloneive_lcell_comb \VGA_unit|always0~4 (
// Equation(s):
// \VGA_unit|always0~4_combout  = (\VGA_unit|Equal0~2_combout  & (\VGA_unit|VGA_unit|H_Cont [9] $ (((!\VGA_unit|VGA_unit|Add0~0_combout  & !\VGA_unit|VGA_unit|H_Cont [8])))))

	.dataa(\VGA_unit|VGA_unit|Add0~0_combout ),
	.datab(\VGA_unit|VGA_unit|H_Cont [9]),
	.datac(\VGA_unit|VGA_unit|H_Cont [8]),
	.datad(\VGA_unit|Equal0~2_combout ),
	.cin(gnd),
	.combout(\VGA_unit|always0~4_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|always0~4 .lut_mask = 16'hC900;
defparam \VGA_unit|always0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N10
cycloneive_lcell_comb \VGA_unit|always0~5 (
// Equation(s):
// \VGA_unit|always0~5_combout  = (!\VGA_unit|VGA_unit|H_Cont [0] & (!\VGA_unit|VGA_unit|H_Cont [2] & (!\VGA_unit|VGA_unit|H_Cont [3] & \VGA_unit|VGA_unit|H_Cont [4])))

	.dataa(\VGA_unit|VGA_unit|H_Cont [0]),
	.datab(\VGA_unit|VGA_unit|H_Cont [2]),
	.datac(\VGA_unit|VGA_unit|H_Cont [3]),
	.datad(\VGA_unit|VGA_unit|H_Cont [4]),
	.cin(gnd),
	.combout(\VGA_unit|always0~5_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|always0~5 .lut_mask = 16'h0100;
defparam \VGA_unit|always0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N6
cycloneive_lcell_comb \VGA_unit|always0~3 (
// Equation(s):
// \VGA_unit|always0~3_combout  = (\VGA_unit|VGA_unit|H_Cont [1] & ((\VGA_unit|VGA_unit|H_Cont [6] & (\VGA_unit|VGA_unit|H_Cont [4] & \VGA_unit|VGA_unit|H_Cont [5])) # (!\VGA_unit|VGA_unit|H_Cont [6] & (!\VGA_unit|VGA_unit|H_Cont [4] & 
// !\VGA_unit|VGA_unit|H_Cont [5]))))

	.dataa(\VGA_unit|VGA_unit|H_Cont [6]),
	.datab(\VGA_unit|VGA_unit|H_Cont [1]),
	.datac(\VGA_unit|VGA_unit|H_Cont [4]),
	.datad(\VGA_unit|VGA_unit|H_Cont [5]),
	.cin(gnd),
	.combout(\VGA_unit|always0~3_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|always0~3 .lut_mask = 16'h8004;
defparam \VGA_unit|always0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y21_N10
cycloneive_lcell_comb \VGA_unit|always0~6 (
// Equation(s):
// \VGA_unit|always0~6_combout  = (\VGA_unit|Equal0~4_combout  & ((\VGA_unit|always0~5_combout ) # ((\VGA_unit|always0~4_combout  & \VGA_unit|always0~3_combout )))) # (!\VGA_unit|Equal0~4_combout  & (\VGA_unit|always0~4_combout  & 
// ((\VGA_unit|always0~3_combout ))))

	.dataa(\VGA_unit|Equal0~4_combout ),
	.datab(\VGA_unit|always0~4_combout ),
	.datac(\VGA_unit|always0~5_combout ),
	.datad(\VGA_unit|always0~3_combout ),
	.cin(gnd),
	.combout(\VGA_unit|always0~6_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|always0~6 .lut_mask = 16'hECA0;
defparam \VGA_unit|always0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N24
cycloneive_lcell_comb \VGA_unit|always0~8 (
// Equation(s):
// \VGA_unit|always0~8_combout  = (\VGA_unit|Equal2~5_combout ) # ((\VGA_unit|Equal3~2_combout ) # ((\VGA_unit|always0~7_combout  & \VGA_unit|always0~6_combout )))

	.dataa(\VGA_unit|Equal2~5_combout ),
	.datab(\VGA_unit|always0~7_combout ),
	.datac(\VGA_unit|Equal3~2_combout ),
	.datad(\VGA_unit|always0~6_combout ),
	.cin(gnd),
	.combout(\VGA_unit|always0~8_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|always0~8 .lut_mask = 16'hFEFA;
defparam \VGA_unit|always0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N24
cycloneive_lcell_comb \VGA_unit|VGA_SRAM_state~30 (
// Equation(s):
// \VGA_unit|VGA_SRAM_state~30_combout  = (\VGA_unit|VGA_SRAM_state~16_q  & (\VGA_unit|VGA_SRAM_state~15_q  & (\VGA_enable~q  $ (\VGA_unit|VGA_SRAM_state~14_q )))) # (!\VGA_unit|VGA_SRAM_state~16_q  & (((!\VGA_enable~q  & \VGA_unit|VGA_SRAM_state~14_q ))))

	.dataa(\VGA_unit|VGA_SRAM_state~15_q ),
	.datab(\VGA_unit|VGA_SRAM_state~16_q ),
	.datac(\VGA_enable~q ),
	.datad(\VGA_unit|VGA_SRAM_state~14_q ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_SRAM_state~30_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_SRAM_state~30 .lut_mask = 16'h0B80;
defparam \VGA_unit|VGA_SRAM_state~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N10
cycloneive_lcell_comb \VGA_unit|VGA_SRAM_state~31 (
// Equation(s):
// \VGA_unit|VGA_SRAM_state~31_combout  = (\VGA_unit|VGA_SRAM_state~29_combout ) # ((\VGA_unit|VGA_SRAM_state~15_q  & ((!\VGA_unit|VGA_SRAM_state~30_combout ))) # (!\VGA_unit|VGA_SRAM_state~15_q  & (!\VGA_unit|VGA_SRAM_state~17_q  & 
// \VGA_unit|VGA_SRAM_state~30_combout )))

	.dataa(\VGA_unit|VGA_SRAM_state~29_combout ),
	.datab(\VGA_unit|VGA_SRAM_state~17_q ),
	.datac(\VGA_unit|VGA_SRAM_state~15_q ),
	.datad(\VGA_unit|VGA_SRAM_state~30_combout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_SRAM_state~31_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_SRAM_state~31 .lut_mask = 16'hABFA;
defparam \VGA_unit|VGA_SRAM_state~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y20_N11
dffeas \VGA_unit|VGA_SRAM_state~15 (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|VGA_SRAM_state~31_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_SRAM_state~15_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_SRAM_state~15 .is_wysiwyg = "true";
defparam \VGA_unit|VGA_SRAM_state~15 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N28
cycloneive_lcell_comb \VGA_unit|VGA_sram_data[2][8]~0 (
// Equation(s):
// \VGA_unit|VGA_sram_data[2][8]~0_combout  = (\VGA_unit|VGA_SRAM_state~14_q  & (!\VGA_enable~q  & \VGA_unit|VGA_SRAM_state~15_q ))

	.dataa(\VGA_unit|VGA_SRAM_state~14_q ),
	.datab(gnd),
	.datac(\VGA_enable~q ),
	.datad(\VGA_unit|VGA_SRAM_state~15_q ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_sram_data[2][8]~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_sram_data[2][8]~0 .lut_mask = 16'h0A00;
defparam \VGA_unit|VGA_sram_data[2][8]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y20_N15
dffeas \VGA_unit|VGA_sram_data[2][8] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM_unit|SRAM_read_data [8]),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VGA_unit|VGA_sram_data[2][8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_sram_data[2][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_sram_data[2][8] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_sram_data[2][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N12
cycloneive_lcell_comb \VGA_unit|VGA_sram_data[1][0]~feeder (
// Equation(s):
// \VGA_unit|VGA_sram_data[1][0]~feeder_combout  = \SRAM_unit|SRAM_read_data [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM_unit|SRAM_read_data [0]),
	.cin(gnd),
	.combout(\VGA_unit|VGA_sram_data[1][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_sram_data[1][0]~feeder .lut_mask = 16'hFF00;
defparam \VGA_unit|VGA_sram_data[1][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N14
cycloneive_lcell_comb \VGA_unit|VGA_SRAM_state~33 (
// Equation(s):
// \VGA_unit|VGA_SRAM_state~33_combout  = (\VGA_unit|VGA_SRAM_state~16_q  & !\VGA_unit|VGA_SRAM_state~15_q )

	.dataa(gnd),
	.datab(\VGA_unit|VGA_SRAM_state~16_q ),
	.datac(gnd),
	.datad(\VGA_unit|VGA_SRAM_state~15_q ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_SRAM_state~33_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_SRAM_state~33 .lut_mask = 16'h00CC;
defparam \VGA_unit|VGA_SRAM_state~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N30
cycloneive_lcell_comb \VGA_unit|VGA_sram_data[1][0]~1 (
// Equation(s):
// \VGA_unit|VGA_sram_data[1][0]~1_combout  = (!\VGA_unit|VGA_SRAM_state~14_q  & (!\VGA_enable~q  & ((\VGA_unit|VGA_SRAM_state~17_q ) # (\VGA_unit|VGA_SRAM_state~33_combout ))))

	.dataa(\VGA_unit|VGA_SRAM_state~14_q ),
	.datab(\VGA_unit|VGA_SRAM_state~17_q ),
	.datac(\VGA_enable~q ),
	.datad(\VGA_unit|VGA_SRAM_state~33_combout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_sram_data[1][0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_sram_data[1][0]~1 .lut_mask = 16'h0504;
defparam \VGA_unit|VGA_sram_data[1][0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y20_N13
dffeas \VGA_unit|VGA_sram_data[1][0] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|VGA_sram_data[1][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_sram_data[1][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_sram_data[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_sram_data[1][0] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_sram_data[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N14
cycloneive_lcell_comb \VGA_unit|VGA_red~0 (
// Equation(s):
// \VGA_unit|VGA_red~0_combout  = (\VGA_unit|VGA_SRAM_state~17_q  & ((\VGA_unit|VGA_SRAM_state~14_q  & (\VGA_unit|VGA_sram_data[2][8]~q )) # (!\VGA_unit|VGA_SRAM_state~14_q  & ((\VGA_unit|VGA_sram_data[1][0]~q ))))) # (!\VGA_unit|VGA_SRAM_state~17_q  & 
// (((\VGA_unit|VGA_sram_data[2][8]~q ))))

	.dataa(\VGA_unit|VGA_SRAM_state~17_q ),
	.datab(\VGA_unit|VGA_SRAM_state~14_q ),
	.datac(\VGA_unit|VGA_sram_data[2][8]~q ),
	.datad(\VGA_unit|VGA_sram_data[1][0]~q ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_red~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_red~0 .lut_mask = 16'hF2D0;
defparam \VGA_unit|VGA_red~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N24
cycloneive_lcell_comb \VGA_unit|VGA_red~2 (
// Equation(s):
// \VGA_unit|VGA_red~2_combout  = (\VGA_unit|always0~8_combout ) # ((!\VGA_unit|VGA_red[8]~1_combout  & (!\VGA_enable~q  & \VGA_unit|VGA_red~0_combout )))

	.dataa(\VGA_unit|VGA_red[8]~1_combout ),
	.datab(\VGA_unit|always0~8_combout ),
	.datac(\VGA_enable~q ),
	.datad(\VGA_unit|VGA_red~0_combout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_red~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_red~2 .lut_mask = 16'hCDCC;
defparam \VGA_unit|VGA_red~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N10
cycloneive_lcell_comb \VGA_unit|VGA_red[8]~3 (
// Equation(s):
// \VGA_unit|VGA_red[8]~3_combout  = (!\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout  & (!\VGA_enable~q  & ((!\VGA_unit|always0~6_combout ) # (!\VGA_unit|always0~7_combout ))))

	.dataa(\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout ),
	.datab(\VGA_unit|always0~7_combout ),
	.datac(\VGA_enable~q ),
	.datad(\VGA_unit|always0~6_combout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_red[8]~3_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_red[8]~3 .lut_mask = 16'h0105;
defparam \VGA_unit|VGA_red[8]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N12
cycloneive_lcell_comb \VGA_unit|Equal2~5 (
// Equation(s):
// \VGA_unit|Equal2~5_combout  = (\VGA_unit|Equal2~4_combout  & (!\VGA_unit|VGA_unit|Add1~18_combout  & (!\VGA_unit|VGA_unit|Add1~14_combout  & !\VGA_unit|VGA_unit|Add1~16_combout )))

	.dataa(\VGA_unit|Equal2~4_combout ),
	.datab(\VGA_unit|VGA_unit|Add1~18_combout ),
	.datac(\VGA_unit|VGA_unit|Add1~14_combout ),
	.datad(\VGA_unit|VGA_unit|Add1~16_combout ),
	.cin(gnd),
	.combout(\VGA_unit|Equal2~5_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|Equal2~5 .lut_mask = 16'h0002;
defparam \VGA_unit|Equal2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N4
cycloneive_lcell_comb \VGA_unit|VGA_red[8]~4 (
// Equation(s):
// \VGA_unit|VGA_red[8]~4_combout  = (((\VGA_unit|Equal3~2_combout ) # (\VGA_unit|Equal2~5_combout )) # (!\VGA_unit|VGA_red[8]~3_combout )) # (!\VGA_unit|VGA_red[8]~1_combout )

	.dataa(\VGA_unit|VGA_red[8]~1_combout ),
	.datab(\VGA_unit|VGA_red[8]~3_combout ),
	.datac(\VGA_unit|Equal3~2_combout ),
	.datad(\VGA_unit|Equal2~5_combout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_red[8]~4_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_red[8]~4 .lut_mask = 16'hFFF7;
defparam \VGA_unit|VGA_red[8]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y22_N25
dffeas \VGA_unit|VGA_red[2] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|VGA_red~2_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_red[8]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_red [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_red[2] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_red[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N16
cycloneive_lcell_comb \VGA_unit|VGA_unit|oVGA_R~2 (
// Equation(s):
// \VGA_unit|VGA_unit|oVGA_R~2_combout  = (\VGA_unit|VGA_unit|oVGA_R~1_combout  & \VGA_unit|VGA_red [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\VGA_unit|VGA_unit|oVGA_R~1_combout ),
	.datad(\VGA_unit|VGA_red [2]),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|oVGA_R~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|oVGA_R~2 .lut_mask = 16'hF000;
defparam \VGA_unit|VGA_unit|oVGA_R~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y22_N17
dffeas \VGA_unit|VGA_unit|oVGA_R[2] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|VGA_unit|oVGA_R~2_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_unit|counter_enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_unit|oVGA_R [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|oVGA_R[2] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_unit|oVGA_R[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y20_N9
dffeas \VGA_unit|VGA_sram_data[2][9] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM_unit|SRAM_read_data [9]),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VGA_unit|VGA_sram_data[2][8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_sram_data[2][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_sram_data[2][9] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_sram_data[2][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N22
cycloneive_lcell_comb \VGA_unit|VGA_sram_data[1][1]~feeder (
// Equation(s):
// \VGA_unit|VGA_sram_data[1][1]~feeder_combout  = \SRAM_unit|SRAM_read_data [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM_unit|SRAM_read_data [1]),
	.cin(gnd),
	.combout(\VGA_unit|VGA_sram_data[1][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_sram_data[1][1]~feeder .lut_mask = 16'hFF00;
defparam \VGA_unit|VGA_sram_data[1][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y20_N23
dffeas \VGA_unit|VGA_sram_data[1][1] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|VGA_sram_data[1][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_sram_data[1][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_sram_data[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_sram_data[1][1] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_sram_data[1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N8
cycloneive_lcell_comb \VGA_unit|VGA_red~5 (
// Equation(s):
// \VGA_unit|VGA_red~5_combout  = (\VGA_unit|VGA_SRAM_state~17_q  & ((\VGA_unit|VGA_SRAM_state~14_q  & (\VGA_unit|VGA_sram_data[2][9]~q )) # (!\VGA_unit|VGA_SRAM_state~14_q  & ((\VGA_unit|VGA_sram_data[1][1]~q ))))) # (!\VGA_unit|VGA_SRAM_state~17_q  & 
// (((\VGA_unit|VGA_sram_data[2][9]~q ))))

	.dataa(\VGA_unit|VGA_SRAM_state~17_q ),
	.datab(\VGA_unit|VGA_SRAM_state~14_q ),
	.datac(\VGA_unit|VGA_sram_data[2][9]~q ),
	.datad(\VGA_unit|VGA_sram_data[1][1]~q ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_red~5_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_red~5 .lut_mask = 16'hF2D0;
defparam \VGA_unit|VGA_red~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N10
cycloneive_lcell_comb \VGA_unit|VGA_red~6 (
// Equation(s):
// \VGA_unit|VGA_red~6_combout  = (\VGA_unit|always0~8_combout ) # ((!\VGA_unit|VGA_red[8]~1_combout  & (!\VGA_enable~q  & \VGA_unit|VGA_red~5_combout )))

	.dataa(\VGA_unit|VGA_red[8]~1_combout ),
	.datab(\VGA_unit|always0~8_combout ),
	.datac(\VGA_enable~q ),
	.datad(\VGA_unit|VGA_red~5_combout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_red~6_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_red~6 .lut_mask = 16'hCDCC;
defparam \VGA_unit|VGA_red~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y22_N11
dffeas \VGA_unit|VGA_red[3] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|VGA_red~6_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_red[8]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_red [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_red[3] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_red[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N12
cycloneive_lcell_comb \VGA_unit|VGA_unit|oVGA_R~3 (
// Equation(s):
// \VGA_unit|VGA_unit|oVGA_R~3_combout  = (\VGA_unit|VGA_unit|oVGA_R~1_combout  & \VGA_unit|VGA_red [3])

	.dataa(gnd),
	.datab(\VGA_unit|VGA_unit|oVGA_R~1_combout ),
	.datac(gnd),
	.datad(\VGA_unit|VGA_red [3]),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|oVGA_R~3_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|oVGA_R~3 .lut_mask = 16'hCC00;
defparam \VGA_unit|VGA_unit|oVGA_R~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y23_N13
dffeas \VGA_unit|VGA_unit|oVGA_R[3] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|VGA_unit|oVGA_R~3_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_unit|counter_enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_unit|oVGA_R [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|oVGA_R[3] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_unit|oVGA_R[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y20_N11
dffeas \VGA_unit|VGA_sram_data[2][10] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM_unit|SRAM_read_data [10]),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VGA_unit|VGA_sram_data[2][8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_sram_data[2][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_sram_data[2][10] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_sram_data[2][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N8
cycloneive_lcell_comb \VGA_unit|VGA_sram_data[1][2]~feeder (
// Equation(s):
// \VGA_unit|VGA_sram_data[1][2]~feeder_combout  = \SRAM_unit|SRAM_read_data [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM_unit|SRAM_read_data [2]),
	.cin(gnd),
	.combout(\VGA_unit|VGA_sram_data[1][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_sram_data[1][2]~feeder .lut_mask = 16'hFF00;
defparam \VGA_unit|VGA_sram_data[1][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y20_N9
dffeas \VGA_unit|VGA_sram_data[1][2] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|VGA_sram_data[1][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_sram_data[1][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_sram_data[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_sram_data[1][2] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_sram_data[1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N10
cycloneive_lcell_comb \VGA_unit|VGA_red~7 (
// Equation(s):
// \VGA_unit|VGA_red~7_combout  = (\VGA_unit|VGA_SRAM_state~17_q  & ((\VGA_unit|VGA_SRAM_state~14_q  & (\VGA_unit|VGA_sram_data[2][10]~q )) # (!\VGA_unit|VGA_SRAM_state~14_q  & ((\VGA_unit|VGA_sram_data[1][2]~q ))))) # (!\VGA_unit|VGA_SRAM_state~17_q  & 
// (((\VGA_unit|VGA_sram_data[2][10]~q ))))

	.dataa(\VGA_unit|VGA_SRAM_state~17_q ),
	.datab(\VGA_unit|VGA_SRAM_state~14_q ),
	.datac(\VGA_unit|VGA_sram_data[2][10]~q ),
	.datad(\VGA_unit|VGA_sram_data[1][2]~q ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_red~7_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_red~7 .lut_mask = 16'hF2D0;
defparam \VGA_unit|VGA_red~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N28
cycloneive_lcell_comb \VGA_unit|VGA_red~8 (
// Equation(s):
// \VGA_unit|VGA_red~8_combout  = (\VGA_unit|always0~8_combout ) # ((!\VGA_unit|VGA_red[8]~1_combout  & (!\VGA_enable~q  & \VGA_unit|VGA_red~7_combout )))

	.dataa(\VGA_unit|VGA_red[8]~1_combout ),
	.datab(\VGA_unit|always0~8_combout ),
	.datac(\VGA_enable~q ),
	.datad(\VGA_unit|VGA_red~7_combout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_red~8_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_red~8 .lut_mask = 16'hCDCC;
defparam \VGA_unit|VGA_red~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y22_N29
dffeas \VGA_unit|VGA_red[4] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|VGA_red~8_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_red[8]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_red [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_red[4] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_red[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N10
cycloneive_lcell_comb \VGA_unit|VGA_unit|oVGA_R~4 (
// Equation(s):
// \VGA_unit|VGA_unit|oVGA_R~4_combout  = (\VGA_unit|VGA_unit|oVGA_R~1_combout  & \VGA_unit|VGA_red [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\VGA_unit|VGA_unit|oVGA_R~1_combout ),
	.datad(\VGA_unit|VGA_red [4]),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|oVGA_R~4_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|oVGA_R~4 .lut_mask = 16'hF000;
defparam \VGA_unit|VGA_unit|oVGA_R~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y22_N11
dffeas \VGA_unit|VGA_unit|oVGA_R[4] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|VGA_unit|oVGA_R~4_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_unit|counter_enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_unit|oVGA_R [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|oVGA_R[4] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_unit|oVGA_R[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y20_N5
dffeas \VGA_unit|VGA_sram_data[2][11] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM_unit|SRAM_read_data [11]),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VGA_unit|VGA_sram_data[2][8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_sram_data[2][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_sram_data[2][11] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_sram_data[2][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N10
cycloneive_lcell_comb \VGA_unit|VGA_sram_data[1][3]~feeder (
// Equation(s):
// \VGA_unit|VGA_sram_data[1][3]~feeder_combout  = \SRAM_unit|SRAM_read_data [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM_unit|SRAM_read_data [3]),
	.cin(gnd),
	.combout(\VGA_unit|VGA_sram_data[1][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_sram_data[1][3]~feeder .lut_mask = 16'hFF00;
defparam \VGA_unit|VGA_sram_data[1][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y20_N11
dffeas \VGA_unit|VGA_sram_data[1][3] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|VGA_sram_data[1][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_sram_data[1][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_sram_data[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_sram_data[1][3] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_sram_data[1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N4
cycloneive_lcell_comb \VGA_unit|VGA_red~9 (
// Equation(s):
// \VGA_unit|VGA_red~9_combout  = (\VGA_unit|VGA_SRAM_state~17_q  & ((\VGA_unit|VGA_SRAM_state~14_q  & (\VGA_unit|VGA_sram_data[2][11]~q )) # (!\VGA_unit|VGA_SRAM_state~14_q  & ((\VGA_unit|VGA_sram_data[1][3]~q ))))) # (!\VGA_unit|VGA_SRAM_state~17_q  & 
// (((\VGA_unit|VGA_sram_data[2][11]~q ))))

	.dataa(\VGA_unit|VGA_SRAM_state~17_q ),
	.datab(\VGA_unit|VGA_SRAM_state~14_q ),
	.datac(\VGA_unit|VGA_sram_data[2][11]~q ),
	.datad(\VGA_unit|VGA_sram_data[1][3]~q ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_red~9_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_red~9 .lut_mask = 16'hF2D0;
defparam \VGA_unit|VGA_red~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N6
cycloneive_lcell_comb \VGA_unit|VGA_red~10 (
// Equation(s):
// \VGA_unit|VGA_red~10_combout  = (\VGA_unit|always0~8_combout ) # ((!\VGA_unit|VGA_red[8]~1_combout  & (!\VGA_enable~q  & \VGA_unit|VGA_red~9_combout )))

	.dataa(\VGA_unit|VGA_red[8]~1_combout ),
	.datab(\VGA_unit|always0~8_combout ),
	.datac(\VGA_enable~q ),
	.datad(\VGA_unit|VGA_red~9_combout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_red~10_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_red~10 .lut_mask = 16'hCDCC;
defparam \VGA_unit|VGA_red~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y22_N7
dffeas \VGA_unit|VGA_red[5] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|VGA_red~10_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_red[8]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_red [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_red[5] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_red[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N4
cycloneive_lcell_comb \VGA_unit|VGA_unit|oVGA_R~5 (
// Equation(s):
// \VGA_unit|VGA_unit|oVGA_R~5_combout  = (\VGA_unit|VGA_unit|oVGA_R~1_combout  & \VGA_unit|VGA_red [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\VGA_unit|VGA_unit|oVGA_R~1_combout ),
	.datad(\VGA_unit|VGA_red [5]),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|oVGA_R~5_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|oVGA_R~5 .lut_mask = 16'hF000;
defparam \VGA_unit|VGA_unit|oVGA_R~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y22_N5
dffeas \VGA_unit|VGA_unit|oVGA_R[5] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|VGA_unit|oVGA_R~5_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_unit|counter_enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_unit|oVGA_R [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|oVGA_R[5] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_unit|oVGA_R[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y19_N17
dffeas \VGA_unit|VGA_sram_data[2][12] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM_unit|SRAM_read_data [12]),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VGA_unit|VGA_sram_data[2][8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_sram_data[2][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_sram_data[2][12] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_sram_data[2][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N16
cycloneive_lcell_comb \VGA_unit|VGA_red~11 (
// Equation(s):
// \VGA_unit|VGA_red~11_combout  = (\VGA_unit|VGA_SRAM_state~17_q  & ((\VGA_unit|VGA_SRAM_state~14_q  & ((\VGA_unit|VGA_sram_data[2][12]~q ))) # (!\VGA_unit|VGA_SRAM_state~14_q  & (\VGA_unit|VGA_sram_data[1][4]~q )))) # (!\VGA_unit|VGA_SRAM_state~17_q  & 
// (((\VGA_unit|VGA_sram_data[2][12]~q ))))

	.dataa(\VGA_unit|VGA_sram_data[1][4]~q ),
	.datab(\VGA_unit|VGA_SRAM_state~17_q ),
	.datac(\VGA_unit|VGA_sram_data[2][12]~q ),
	.datad(\VGA_unit|VGA_SRAM_state~14_q ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_red~11_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_red~11 .lut_mask = 16'hF0B8;
defparam \VGA_unit|VGA_red~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N8
cycloneive_lcell_comb \VGA_unit|VGA_red~12 (
// Equation(s):
// \VGA_unit|VGA_red~12_combout  = (\VGA_unit|always0~8_combout ) # ((!\VGA_unit|VGA_red[8]~1_combout  & (!\VGA_enable~q  & \VGA_unit|VGA_red~11_combout )))

	.dataa(\VGA_unit|VGA_red[8]~1_combout ),
	.datab(\VGA_unit|always0~8_combout ),
	.datac(\VGA_enable~q ),
	.datad(\VGA_unit|VGA_red~11_combout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_red~12_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_red~12 .lut_mask = 16'hCDCC;
defparam \VGA_unit|VGA_red~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y22_N9
dffeas \VGA_unit|VGA_red[6] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|VGA_red~12_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_red[8]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_red [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_red[6] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_red[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N6
cycloneive_lcell_comb \VGA_unit|VGA_unit|oVGA_R~6 (
// Equation(s):
// \VGA_unit|VGA_unit|oVGA_R~6_combout  = (\VGA_unit|VGA_red [6] & \VGA_unit|VGA_unit|oVGA_R~1_combout )

	.dataa(gnd),
	.datab(\VGA_unit|VGA_red [6]),
	.datac(\VGA_unit|VGA_unit|oVGA_R~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|oVGA_R~6_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|oVGA_R~6 .lut_mask = 16'hC0C0;
defparam \VGA_unit|VGA_unit|oVGA_R~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y22_N7
dffeas \VGA_unit|VGA_unit|oVGA_R[6] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|VGA_unit|oVGA_R~6_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_unit|counter_enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_unit|oVGA_R [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|oVGA_R[6] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_unit|oVGA_R[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y19_N27
dffeas \VGA_unit|VGA_sram_data[2][13] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM_unit|SRAM_read_data [13]),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VGA_unit|VGA_sram_data[2][8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_sram_data[2][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_sram_data[2][13] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_sram_data[2][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y20_N15
dffeas \VGA_unit|VGA_sram_data[1][5] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM_unit|SRAM_read_data [5]),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VGA_unit|VGA_sram_data[1][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_sram_data[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_sram_data[1][5] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_sram_data[1][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N26
cycloneive_lcell_comb \VGA_unit|VGA_red~13 (
// Equation(s):
// \VGA_unit|VGA_red~13_combout  = (\VGA_unit|VGA_SRAM_state~14_q  & (((\VGA_unit|VGA_sram_data[2][13]~q )))) # (!\VGA_unit|VGA_SRAM_state~14_q  & ((\VGA_unit|VGA_SRAM_state~17_q  & ((\VGA_unit|VGA_sram_data[1][5]~q ))) # (!\VGA_unit|VGA_SRAM_state~17_q  & 
// (\VGA_unit|VGA_sram_data[2][13]~q ))))

	.dataa(\VGA_unit|VGA_SRAM_state~14_q ),
	.datab(\VGA_unit|VGA_SRAM_state~17_q ),
	.datac(\VGA_unit|VGA_sram_data[2][13]~q ),
	.datad(\VGA_unit|VGA_sram_data[1][5]~q ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_red~13_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_red~13 .lut_mask = 16'hF4B0;
defparam \VGA_unit|VGA_red~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N2
cycloneive_lcell_comb \VGA_unit|VGA_red~14 (
// Equation(s):
// \VGA_unit|VGA_red~14_combout  = (\VGA_unit|always0~8_combout ) # ((!\VGA_unit|VGA_red[8]~1_combout  & (!\VGA_enable~q  & \VGA_unit|VGA_red~13_combout )))

	.dataa(\VGA_unit|VGA_red[8]~1_combout ),
	.datab(\VGA_unit|always0~8_combout ),
	.datac(\VGA_enable~q ),
	.datad(\VGA_unit|VGA_red~13_combout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_red~14_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_red~14 .lut_mask = 16'hCDCC;
defparam \VGA_unit|VGA_red~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y22_N3
dffeas \VGA_unit|VGA_red[7] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|VGA_red~14_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_red[8]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_red [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_red[7] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_red[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N0
cycloneive_lcell_comb \VGA_unit|VGA_unit|oVGA_R~7 (
// Equation(s):
// \VGA_unit|VGA_unit|oVGA_R~7_combout  = (\VGA_unit|VGA_unit|oVGA_R~1_combout  & \VGA_unit|VGA_red [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(\VGA_unit|VGA_unit|oVGA_R~1_combout ),
	.datad(\VGA_unit|VGA_red [7]),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|oVGA_R~7_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|oVGA_R~7 .lut_mask = 16'hF000;
defparam \VGA_unit|VGA_unit|oVGA_R~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y22_N1
dffeas \VGA_unit|VGA_unit|oVGA_R[7] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|VGA_unit|oVGA_R~7_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_unit|counter_enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_unit|oVGA_R [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|oVGA_R[7] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_unit|oVGA_R[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y19_N21
dffeas \VGA_unit|VGA_sram_data[2][14] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM_unit|SRAM_read_data [14]),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VGA_unit|VGA_sram_data[2][8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_sram_data[2][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_sram_data[2][14] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_sram_data[2][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N20
cycloneive_lcell_comb \VGA_unit|VGA_red~15 (
// Equation(s):
// \VGA_unit|VGA_red~15_combout  = (\VGA_unit|VGA_SRAM_state~17_q  & ((\VGA_unit|VGA_SRAM_state~14_q  & ((\VGA_unit|VGA_sram_data[2][14]~q ))) # (!\VGA_unit|VGA_SRAM_state~14_q  & (\VGA_unit|VGA_sram_data[1][6]~q )))) # (!\VGA_unit|VGA_SRAM_state~17_q  & 
// (((\VGA_unit|VGA_sram_data[2][14]~q ))))

	.dataa(\VGA_unit|VGA_sram_data[1][6]~q ),
	.datab(\VGA_unit|VGA_SRAM_state~17_q ),
	.datac(\VGA_unit|VGA_sram_data[2][14]~q ),
	.datad(\VGA_unit|VGA_SRAM_state~14_q ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_red~15_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_red~15 .lut_mask = 16'hF0B8;
defparam \VGA_unit|VGA_red~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N12
cycloneive_lcell_comb \VGA_unit|VGA_red~16 (
// Equation(s):
// \VGA_unit|VGA_red~16_combout  = (\VGA_unit|always0~8_combout ) # ((!\VGA_unit|VGA_red[8]~1_combout  & (!\VGA_enable~q  & \VGA_unit|VGA_red~15_combout )))

	.dataa(\VGA_unit|VGA_red[8]~1_combout ),
	.datab(\VGA_unit|always0~8_combout ),
	.datac(\VGA_enable~q ),
	.datad(\VGA_unit|VGA_red~15_combout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_red~16_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_red~16 .lut_mask = 16'hCDCC;
defparam \VGA_unit|VGA_red~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y22_N13
dffeas \VGA_unit|VGA_red[8] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|VGA_red~16_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_red[8]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_red [8]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_red[8] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_red[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N22
cycloneive_lcell_comb \VGA_unit|VGA_unit|oVGA_R~8 (
// Equation(s):
// \VGA_unit|VGA_unit|oVGA_R~8_combout  = (\VGA_unit|VGA_unit|oVGA_R~1_combout  & \VGA_unit|VGA_red [8])

	.dataa(gnd),
	.datab(\VGA_unit|VGA_unit|oVGA_R~1_combout ),
	.datac(\VGA_unit|VGA_red [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|oVGA_R~8_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|oVGA_R~8 .lut_mask = 16'hC0C0;
defparam \VGA_unit|VGA_unit|oVGA_R~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y23_N23
dffeas \VGA_unit|VGA_unit|oVGA_R[8] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|VGA_unit|oVGA_R~8_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_unit|counter_enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_unit|oVGA_R [8]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|oVGA_R[8] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_unit|oVGA_R[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N26
cycloneive_lcell_comb \VGA_unit|VGA_unit|oVGA_R~9 (
// Equation(s):
// \VGA_unit|VGA_unit|oVGA_R~9_combout  = (\VGA_unit|VGA_red [9] & \VGA_unit|VGA_unit|oVGA_R~1_combout )

	.dataa(\VGA_unit|VGA_red [9]),
	.datab(gnd),
	.datac(\VGA_unit|VGA_unit|oVGA_R~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|oVGA_R~9_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|oVGA_R~9 .lut_mask = 16'hA0A0;
defparam \VGA_unit|VGA_unit|oVGA_R~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y22_N27
dffeas \VGA_unit|VGA_unit|oVGA_R[9] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|VGA_unit|oVGA_R~9_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_unit|counter_enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_unit|oVGA_R [9]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|oVGA_R[9] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_unit|oVGA_R[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y20_N31
dffeas \VGA_unit|VGA_sram_data[2][0] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM_unit|SRAM_read_data [0]),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VGA_unit|VGA_sram_data[2][8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_sram_data[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_sram_data[2][0] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_sram_data[2][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N24
cycloneive_lcell_comb \VGA_unit|VGA_sram_data[0][8]~2 (
// Equation(s):
// \VGA_unit|VGA_sram_data[0][8]~2_combout  = (\VGA_unit|VGA_SRAM_state~14_q  & (!\VGA_enable~q  & ((\VGA_unit|VGA_SRAM_state~17_q ) # (\VGA_unit|VGA_SRAM_state~33_combout ))))

	.dataa(\VGA_unit|VGA_SRAM_state~14_q ),
	.datab(\VGA_unit|VGA_SRAM_state~17_q ),
	.datac(\VGA_enable~q ),
	.datad(\VGA_unit|VGA_SRAM_state~33_combout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_sram_data[0][8]~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_sram_data[0][8]~2 .lut_mask = 16'h0A08;
defparam \VGA_unit|VGA_sram_data[0][8]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y20_N17
dffeas \VGA_unit|VGA_sram_data[0][8] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM_unit|SRAM_read_data [8]),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VGA_unit|VGA_sram_data[0][8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_sram_data[0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_sram_data[0][8] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_sram_data[0][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N30
cycloneive_lcell_comb \VGA_unit|VGA_green~0 (
// Equation(s):
// \VGA_unit|VGA_green~0_combout  = (\VGA_unit|VGA_SRAM_state~17_q  & ((\VGA_unit|VGA_SRAM_state~14_q  & (\VGA_unit|VGA_sram_data[2][0]~q )) # (!\VGA_unit|VGA_SRAM_state~14_q  & ((\VGA_unit|VGA_sram_data[0][8]~q ))))) # (!\VGA_unit|VGA_SRAM_state~17_q  & 
// (((\VGA_unit|VGA_sram_data[2][0]~q ))))

	.dataa(\VGA_unit|VGA_SRAM_state~17_q ),
	.datab(\VGA_unit|VGA_SRAM_state~14_q ),
	.datac(\VGA_unit|VGA_sram_data[2][0]~q ),
	.datad(\VGA_unit|VGA_sram_data[0][8]~q ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_green~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_green~0 .lut_mask = 16'hF2D0;
defparam \VGA_unit|VGA_green~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N0
cycloneive_lcell_comb \VGA_unit|VGA_green~1 (
// Equation(s):
// \VGA_unit|VGA_green~1_combout  = (\VGA_unit|always0~8_combout ) # ((!\VGA_unit|VGA_red[8]~1_combout  & (!\VGA_enable~q  & \VGA_unit|VGA_green~0_combout )))

	.dataa(\VGA_unit|VGA_red[8]~1_combout ),
	.datab(\VGA_unit|always0~8_combout ),
	.datac(\VGA_enable~q ),
	.datad(\VGA_unit|VGA_green~0_combout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_green~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_green~1 .lut_mask = 16'hCDCC;
defparam \VGA_unit|VGA_green~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y22_N1
dffeas \VGA_unit|VGA_green[2] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|VGA_green~1_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_red[8]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_green [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_green[2] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_green[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N0
cycloneive_lcell_comb \VGA_unit|VGA_unit|oVGA_G~0 (
// Equation(s):
// \VGA_unit|VGA_unit|oVGA_G~0_combout  = (\VGA_unit|VGA_unit|oVGA_R~1_combout  & \VGA_unit|VGA_green [2])

	.dataa(gnd),
	.datab(\VGA_unit|VGA_unit|oVGA_R~1_combout ),
	.datac(gnd),
	.datad(\VGA_unit|VGA_green [2]),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|oVGA_G~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|oVGA_G~0 .lut_mask = 16'hCC00;
defparam \VGA_unit|VGA_unit|oVGA_G~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y23_N1
dffeas \VGA_unit|VGA_unit|oVGA_G[2] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|VGA_unit|oVGA_G~0_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_unit|counter_enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_unit|oVGA_G [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|oVGA_G[2] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_unit|oVGA_G[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y20_N3
dffeas \VGA_unit|VGA_sram_data[2][1] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM_unit|SRAM_read_data [1]),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VGA_unit|VGA_sram_data[2][8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_sram_data[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_sram_data[2][1] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_sram_data[2][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y20_N29
dffeas \VGA_unit|VGA_sram_data[0][9] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM_unit|SRAM_read_data [9]),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VGA_unit|VGA_sram_data[0][8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_sram_data[0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_sram_data[0][9] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_sram_data[0][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N2
cycloneive_lcell_comb \VGA_unit|VGA_green~2 (
// Equation(s):
// \VGA_unit|VGA_green~2_combout  = (\VGA_unit|VGA_SRAM_state~17_q  & ((\VGA_unit|VGA_SRAM_state~14_q  & (\VGA_unit|VGA_sram_data[2][1]~q )) # (!\VGA_unit|VGA_SRAM_state~14_q  & ((\VGA_unit|VGA_sram_data[0][9]~q ))))) # (!\VGA_unit|VGA_SRAM_state~17_q  & 
// (((\VGA_unit|VGA_sram_data[2][1]~q ))))

	.dataa(\VGA_unit|VGA_SRAM_state~17_q ),
	.datab(\VGA_unit|VGA_SRAM_state~14_q ),
	.datac(\VGA_unit|VGA_sram_data[2][1]~q ),
	.datad(\VGA_unit|VGA_sram_data[0][9]~q ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_green~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_green~2 .lut_mask = 16'hF2D0;
defparam \VGA_unit|VGA_green~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N26
cycloneive_lcell_comb \VGA_unit|VGA_green~3 (
// Equation(s):
// \VGA_unit|VGA_green~3_combout  = (\VGA_unit|always0~8_combout ) # ((!\VGA_unit|VGA_red[8]~1_combout  & (!\VGA_enable~q  & \VGA_unit|VGA_green~2_combout )))

	.dataa(\VGA_unit|VGA_red[8]~1_combout ),
	.datab(\VGA_unit|always0~8_combout ),
	.datac(\VGA_enable~q ),
	.datad(\VGA_unit|VGA_green~2_combout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_green~3_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_green~3 .lut_mask = 16'hCDCC;
defparam \VGA_unit|VGA_green~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y22_N27
dffeas \VGA_unit|VGA_green[3] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|VGA_green~3_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_red[8]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_green [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_green[3] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_green[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N20
cycloneive_lcell_comb \VGA_unit|VGA_unit|oVGA_G~1 (
// Equation(s):
// \VGA_unit|VGA_unit|oVGA_G~1_combout  = (\VGA_unit|VGA_unit|oVGA_R~1_combout  & \VGA_unit|VGA_green [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\VGA_unit|VGA_unit|oVGA_R~1_combout ),
	.datad(\VGA_unit|VGA_green [3]),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|oVGA_G~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|oVGA_G~1 .lut_mask = 16'hF000;
defparam \VGA_unit|VGA_unit|oVGA_G~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y22_N21
dffeas \VGA_unit|VGA_unit|oVGA_G[3] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|VGA_unit|oVGA_G~1_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_unit|counter_enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_unit|oVGA_G [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|oVGA_G[3] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_unit|oVGA_G[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y20_N23
dffeas \VGA_unit|VGA_sram_data[2][2] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM_unit|SRAM_read_data [2]),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VGA_unit|VGA_sram_data[2][8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_sram_data[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_sram_data[2][2] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_sram_data[2][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y20_N1
dffeas \VGA_unit|VGA_sram_data[0][10] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM_unit|SRAM_read_data [10]),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VGA_unit|VGA_sram_data[0][8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_sram_data[0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_sram_data[0][10] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_sram_data[0][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N22
cycloneive_lcell_comb \VGA_unit|VGA_green~4 (
// Equation(s):
// \VGA_unit|VGA_green~4_combout  = (\VGA_unit|VGA_SRAM_state~17_q  & ((\VGA_unit|VGA_SRAM_state~14_q  & (\VGA_unit|VGA_sram_data[2][2]~q )) # (!\VGA_unit|VGA_SRAM_state~14_q  & ((\VGA_unit|VGA_sram_data[0][10]~q ))))) # (!\VGA_unit|VGA_SRAM_state~17_q  & 
// (((\VGA_unit|VGA_sram_data[2][2]~q ))))

	.dataa(\VGA_unit|VGA_SRAM_state~17_q ),
	.datab(\VGA_unit|VGA_SRAM_state~14_q ),
	.datac(\VGA_unit|VGA_sram_data[2][2]~q ),
	.datad(\VGA_unit|VGA_sram_data[0][10]~q ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_green~4_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_green~4 .lut_mask = 16'hF2D0;
defparam \VGA_unit|VGA_green~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N4
cycloneive_lcell_comb \VGA_unit|VGA_red[8]~1 (
// Equation(s):
// \VGA_unit|VGA_red[8]~1_combout  = (\VGA_unit|VGA_SRAM_state~14_q ) # ((!\VGA_unit|VGA_SRAM_state~17_q  & ((!\VGA_unit|VGA_SRAM_state~16_q ) # (!\VGA_unit|VGA_SRAM_state~15_q ))))

	.dataa(\VGA_unit|VGA_SRAM_state~15_q ),
	.datab(\VGA_unit|VGA_SRAM_state~14_q ),
	.datac(\VGA_unit|VGA_SRAM_state~16_q ),
	.datad(\VGA_unit|VGA_SRAM_state~17_q ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_red[8]~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_red[8]~1 .lut_mask = 16'hCCDF;
defparam \VGA_unit|VGA_red[8]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N4
cycloneive_lcell_comb \VGA_unit|VGA_green~5 (
// Equation(s):
// \VGA_unit|VGA_green~5_combout  = (\VGA_unit|always0~8_combout ) # ((!\VGA_enable~q  & (\VGA_unit|VGA_green~4_combout  & !\VGA_unit|VGA_red[8]~1_combout )))

	.dataa(\VGA_enable~q ),
	.datab(\VGA_unit|always0~8_combout ),
	.datac(\VGA_unit|VGA_green~4_combout ),
	.datad(\VGA_unit|VGA_red[8]~1_combout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_green~5_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_green~5 .lut_mask = 16'hCCDC;
defparam \VGA_unit|VGA_green~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y22_N5
dffeas \VGA_unit|VGA_green[4] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|VGA_green~5_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_red[8]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_green [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_green[4] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_green[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N22
cycloneive_lcell_comb \VGA_unit|VGA_unit|oVGA_G~2 (
// Equation(s):
// \VGA_unit|VGA_unit|oVGA_G~2_combout  = (\VGA_unit|VGA_unit|oVGA_R~1_combout  & \VGA_unit|VGA_green [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\VGA_unit|VGA_unit|oVGA_R~1_combout ),
	.datad(\VGA_unit|VGA_green [4]),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|oVGA_G~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|oVGA_G~2 .lut_mask = 16'hF000;
defparam \VGA_unit|VGA_unit|oVGA_G~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y22_N23
dffeas \VGA_unit|VGA_unit|oVGA_G[4] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|VGA_unit|oVGA_G~2_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_unit|counter_enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_unit|oVGA_G [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|oVGA_G[4] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_unit|oVGA_G[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y20_N19
dffeas \VGA_unit|VGA_sram_data[2][3] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM_unit|SRAM_read_data [3]),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VGA_unit|VGA_sram_data[2][8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_sram_data[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_sram_data[2][3] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_sram_data[2][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N20
cycloneive_lcell_comb \VGA_unit|VGA_sram_data[0][11]~feeder (
// Equation(s):
// \VGA_unit|VGA_sram_data[0][11]~feeder_combout  = \SRAM_unit|SRAM_read_data [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM_unit|SRAM_read_data [11]),
	.cin(gnd),
	.combout(\VGA_unit|VGA_sram_data[0][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_sram_data[0][11]~feeder .lut_mask = 16'hFF00;
defparam \VGA_unit|VGA_sram_data[0][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y20_N21
dffeas \VGA_unit|VGA_sram_data[0][11] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|VGA_sram_data[0][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_sram_data[0][8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_sram_data[0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_sram_data[0][11] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_sram_data[0][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N18
cycloneive_lcell_comb \VGA_unit|VGA_green~6 (
// Equation(s):
// \VGA_unit|VGA_green~6_combout  = (\VGA_unit|VGA_SRAM_state~17_q  & ((\VGA_unit|VGA_SRAM_state~14_q  & (\VGA_unit|VGA_sram_data[2][3]~q )) # (!\VGA_unit|VGA_SRAM_state~14_q  & ((\VGA_unit|VGA_sram_data[0][11]~q ))))) # (!\VGA_unit|VGA_SRAM_state~17_q  & 
// (((\VGA_unit|VGA_sram_data[2][3]~q ))))

	.dataa(\VGA_unit|VGA_SRAM_state~17_q ),
	.datab(\VGA_unit|VGA_SRAM_state~14_q ),
	.datac(\VGA_unit|VGA_sram_data[2][3]~q ),
	.datad(\VGA_unit|VGA_sram_data[0][11]~q ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_green~6_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_green~6 .lut_mask = 16'hF2D0;
defparam \VGA_unit|VGA_green~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N22
cycloneive_lcell_comb \VGA_unit|VGA_green~7 (
// Equation(s):
// \VGA_unit|VGA_green~7_combout  = (\VGA_unit|always0~8_combout ) # ((!\VGA_enable~q  & (\VGA_unit|VGA_green~6_combout  & !\VGA_unit|VGA_red[8]~1_combout )))

	.dataa(\VGA_enable~q ),
	.datab(\VGA_unit|always0~8_combout ),
	.datac(\VGA_unit|VGA_green~6_combout ),
	.datad(\VGA_unit|VGA_red[8]~1_combout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_green~7_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_green~7 .lut_mask = 16'hCCDC;
defparam \VGA_unit|VGA_green~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y22_N23
dffeas \VGA_unit|VGA_green[5] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|VGA_green~7_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_red[8]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_green [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_green[5] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_green[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N24
cycloneive_lcell_comb \VGA_unit|VGA_unit|oVGA_G~3 (
// Equation(s):
// \VGA_unit|VGA_unit|oVGA_G~3_combout  = (\VGA_unit|VGA_unit|oVGA_R~1_combout  & \VGA_unit|VGA_green [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\VGA_unit|VGA_unit|oVGA_R~1_combout ),
	.datad(\VGA_unit|VGA_green [5]),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|oVGA_G~3_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|oVGA_G~3 .lut_mask = 16'hF000;
defparam \VGA_unit|VGA_unit|oVGA_G~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y22_N25
dffeas \VGA_unit|VGA_unit|oVGA_G[5] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|VGA_unit|oVGA_G~3_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_unit|counter_enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_unit|oVGA_G [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|oVGA_G[5] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_unit|oVGA_G[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y19_N9
dffeas \VGA_unit|VGA_sram_data[2][4] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM_unit|SRAM_read_data [4]),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VGA_unit|VGA_sram_data[2][8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_sram_data[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_sram_data[2][4] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_sram_data[2][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y19_N19
dffeas \VGA_unit|VGA_sram_data[0][12] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM_unit|SRAM_read_data [12]),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VGA_unit|VGA_sram_data[0][8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_sram_data[0][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_sram_data[0][12] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_sram_data[0][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N8
cycloneive_lcell_comb \VGA_unit|VGA_green~8 (
// Equation(s):
// \VGA_unit|VGA_green~8_combout  = (\VGA_unit|VGA_SRAM_state~14_q  & (((\VGA_unit|VGA_sram_data[2][4]~q )))) # (!\VGA_unit|VGA_SRAM_state~14_q  & ((\VGA_unit|VGA_SRAM_state~17_q  & ((\VGA_unit|VGA_sram_data[0][12]~q ))) # (!\VGA_unit|VGA_SRAM_state~17_q  & 
// (\VGA_unit|VGA_sram_data[2][4]~q ))))

	.dataa(\VGA_unit|VGA_SRAM_state~14_q ),
	.datab(\VGA_unit|VGA_SRAM_state~17_q ),
	.datac(\VGA_unit|VGA_sram_data[2][4]~q ),
	.datad(\VGA_unit|VGA_sram_data[0][12]~q ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_green~8_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_green~8 .lut_mask = 16'hF4B0;
defparam \VGA_unit|VGA_green~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N16
cycloneive_lcell_comb \VGA_unit|VGA_green~9 (
// Equation(s):
// \VGA_unit|VGA_green~9_combout  = (\VGA_unit|always0~8_combout ) # ((!\VGA_unit|VGA_red[8]~1_combout  & (!\VGA_enable~q  & \VGA_unit|VGA_green~8_combout )))

	.dataa(\VGA_unit|VGA_red[8]~1_combout ),
	.datab(\VGA_unit|always0~8_combout ),
	.datac(\VGA_enable~q ),
	.datad(\VGA_unit|VGA_green~8_combout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_green~9_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_green~9 .lut_mask = 16'hCDCC;
defparam \VGA_unit|VGA_green~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y22_N17
dffeas \VGA_unit|VGA_green[6] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|VGA_green~9_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_red[8]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_green [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_green[6] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_green[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N18
cycloneive_lcell_comb \VGA_unit|VGA_unit|oVGA_G~4 (
// Equation(s):
// \VGA_unit|VGA_unit|oVGA_G~4_combout  = (\VGA_unit|VGA_unit|oVGA_R~1_combout  & \VGA_unit|VGA_green [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(\VGA_unit|VGA_unit|oVGA_R~1_combout ),
	.datad(\VGA_unit|VGA_green [6]),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|oVGA_G~4_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|oVGA_G~4 .lut_mask = 16'hF000;
defparam \VGA_unit|VGA_unit|oVGA_G~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y22_N19
dffeas \VGA_unit|VGA_unit|oVGA_G[6] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|VGA_unit|oVGA_G~4_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_unit|counter_enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_unit|oVGA_G [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|oVGA_G[6] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_unit|oVGA_G[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y19_N13
dffeas \VGA_unit|VGA_sram_data[2][5] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM_unit|SRAM_read_data [5]),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VGA_unit|VGA_sram_data[2][8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_sram_data[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_sram_data[2][5] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_sram_data[2][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N12
cycloneive_lcell_comb \VGA_unit|VGA_green~10 (
// Equation(s):
// \VGA_unit|VGA_green~10_combout  = (\VGA_unit|VGA_SRAM_state~17_q  & ((\VGA_unit|VGA_SRAM_state~14_q  & ((\VGA_unit|VGA_sram_data[2][5]~q ))) # (!\VGA_unit|VGA_SRAM_state~14_q  & (\VGA_unit|VGA_sram_data[0][13]~q )))) # (!\VGA_unit|VGA_SRAM_state~17_q  & 
// (((\VGA_unit|VGA_sram_data[2][5]~q ))))

	.dataa(\VGA_unit|VGA_sram_data[0][13]~q ),
	.datab(\VGA_unit|VGA_SRAM_state~17_q ),
	.datac(\VGA_unit|VGA_sram_data[2][5]~q ),
	.datad(\VGA_unit|VGA_SRAM_state~14_q ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_green~10_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_green~10 .lut_mask = 16'hF0B8;
defparam \VGA_unit|VGA_green~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N18
cycloneive_lcell_comb \VGA_unit|VGA_green~11 (
// Equation(s):
// \VGA_unit|VGA_green~11_combout  = (\VGA_unit|always0~8_combout ) # ((!\VGA_enable~q  & (\VGA_unit|VGA_green~10_combout  & !\VGA_unit|VGA_red[8]~1_combout )))

	.dataa(\VGA_enable~q ),
	.datab(\VGA_unit|always0~8_combout ),
	.datac(\VGA_unit|VGA_green~10_combout ),
	.datad(\VGA_unit|VGA_red[8]~1_combout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_green~11_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_green~11 .lut_mask = 16'hCCDC;
defparam \VGA_unit|VGA_green~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y22_N19
dffeas \VGA_unit|VGA_green[7] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|VGA_green~11_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_red[8]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_green [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_green[7] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_green[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N28
cycloneive_lcell_comb \VGA_unit|VGA_unit|oVGA_G~5 (
// Equation(s):
// \VGA_unit|VGA_unit|oVGA_G~5_combout  = (\VGA_unit|VGA_unit|oVGA_R~1_combout  & \VGA_unit|VGA_green [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(\VGA_unit|VGA_unit|oVGA_R~1_combout ),
	.datad(\VGA_unit|VGA_green [7]),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|oVGA_G~5_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|oVGA_G~5 .lut_mask = 16'hF000;
defparam \VGA_unit|VGA_unit|oVGA_G~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y22_N29
dffeas \VGA_unit|VGA_unit|oVGA_G[7] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|VGA_unit|oVGA_G~5_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_unit|counter_enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_unit|oVGA_G [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|oVGA_G[7] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_unit|oVGA_G[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y19_N1
dffeas \VGA_unit|VGA_sram_data[2][6] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM_unit|SRAM_read_data [6]),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VGA_unit|VGA_sram_data[2][8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_sram_data[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_sram_data[2][6] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_sram_data[2][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N0
cycloneive_lcell_comb \VGA_unit|VGA_green~12 (
// Equation(s):
// \VGA_unit|VGA_green~12_combout  = (\VGA_unit|VGA_SRAM_state~17_q  & ((\VGA_unit|VGA_SRAM_state~14_q  & ((\VGA_unit|VGA_sram_data[2][6]~q ))) # (!\VGA_unit|VGA_SRAM_state~14_q  & (\VGA_unit|VGA_sram_data[0][14]~q )))) # (!\VGA_unit|VGA_SRAM_state~17_q  & 
// (((\VGA_unit|VGA_sram_data[2][6]~q ))))

	.dataa(\VGA_unit|VGA_sram_data[0][14]~q ),
	.datab(\VGA_unit|VGA_SRAM_state~17_q ),
	.datac(\VGA_unit|VGA_sram_data[2][6]~q ),
	.datad(\VGA_unit|VGA_SRAM_state~14_q ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_green~12_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_green~12 .lut_mask = 16'hF0B8;
defparam \VGA_unit|VGA_green~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N20
cycloneive_lcell_comb \VGA_unit|VGA_green~13 (
// Equation(s):
// \VGA_unit|VGA_green~13_combout  = (\VGA_unit|always0~8_combout ) # ((!\VGA_unit|VGA_red[8]~1_combout  & (!\VGA_enable~q  & \VGA_unit|VGA_green~12_combout )))

	.dataa(\VGA_unit|VGA_red[8]~1_combout ),
	.datab(\VGA_unit|always0~8_combout ),
	.datac(\VGA_enable~q ),
	.datad(\VGA_unit|VGA_green~12_combout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_green~13_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_green~13 .lut_mask = 16'hCDCC;
defparam \VGA_unit|VGA_green~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y22_N21
dffeas \VGA_unit|VGA_green[8] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|VGA_green~13_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_red[8]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_green [8]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_green[8] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_green[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N18
cycloneive_lcell_comb \VGA_unit|VGA_unit|oVGA_G~6 (
// Equation(s):
// \VGA_unit|VGA_unit|oVGA_G~6_combout  = (\VGA_unit|VGA_unit|oVGA_R~1_combout  & \VGA_unit|VGA_green [8])

	.dataa(gnd),
	.datab(\VGA_unit|VGA_unit|oVGA_R~1_combout ),
	.datac(\VGA_unit|VGA_green [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|oVGA_G~6_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|oVGA_G~6 .lut_mask = 16'hC0C0;
defparam \VGA_unit|VGA_unit|oVGA_G~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y23_N19
dffeas \VGA_unit|VGA_unit|oVGA_G[8] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|VGA_unit|oVGA_G~6_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_unit|counter_enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_unit|oVGA_G [8]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|oVGA_G[8] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_unit|oVGA_G[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y19_N29
dffeas \VGA_unit|VGA_sram_data[2][7] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM_unit|SRAM_read_data [7]),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VGA_unit|VGA_sram_data[2][8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_sram_data[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_sram_data[2][7] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_sram_data[2][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N28
cycloneive_lcell_comb \VGA_unit|VGA_green~14 (
// Equation(s):
// \VGA_unit|VGA_green~14_combout  = (\VGA_unit|VGA_SRAM_state~17_q  & ((\VGA_unit|VGA_SRAM_state~14_q  & ((\VGA_unit|VGA_sram_data[2][7]~q ))) # (!\VGA_unit|VGA_SRAM_state~14_q  & (\VGA_unit|VGA_sram_data[0][15]~q )))) # (!\VGA_unit|VGA_SRAM_state~17_q  & 
// (((\VGA_unit|VGA_sram_data[2][7]~q ))))

	.dataa(\VGA_unit|VGA_sram_data[0][15]~q ),
	.datab(\VGA_unit|VGA_SRAM_state~17_q ),
	.datac(\VGA_unit|VGA_sram_data[2][7]~q ),
	.datad(\VGA_unit|VGA_SRAM_state~14_q ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_green~14_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_green~14 .lut_mask = 16'hF0B8;
defparam \VGA_unit|VGA_green~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N14
cycloneive_lcell_comb \VGA_unit|VGA_green~15 (
// Equation(s):
// \VGA_unit|VGA_green~15_combout  = (\VGA_unit|always0~8_combout ) # ((!\VGA_enable~q  & (\VGA_unit|VGA_green~14_combout  & !\VGA_unit|VGA_red[8]~1_combout )))

	.dataa(\VGA_enable~q ),
	.datab(\VGA_unit|always0~8_combout ),
	.datac(\VGA_unit|VGA_green~14_combout ),
	.datad(\VGA_unit|VGA_red[8]~1_combout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_green~15_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_green~15 .lut_mask = 16'hCCDC;
defparam \VGA_unit|VGA_green~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y22_N15
dffeas \VGA_unit|VGA_green[9] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|VGA_green~15_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_red[8]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_green [9]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_green[9] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_green[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N4
cycloneive_lcell_comb \VGA_unit|VGA_unit|oVGA_G~7 (
// Equation(s):
// \VGA_unit|VGA_unit|oVGA_G~7_combout  = (\VGA_unit|VGA_unit|oVGA_R~1_combout  & \VGA_unit|VGA_green [9])

	.dataa(gnd),
	.datab(\VGA_unit|VGA_unit|oVGA_R~1_combout ),
	.datac(gnd),
	.datad(\VGA_unit|VGA_green [9]),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|oVGA_G~7_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|oVGA_G~7 .lut_mask = 16'hCC00;
defparam \VGA_unit|VGA_unit|oVGA_G~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y23_N5
dffeas \VGA_unit|VGA_unit|oVGA_G[9] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|VGA_unit|oVGA_G~7_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_unit|counter_enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_unit|oVGA_G [9]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|oVGA_G[9] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_unit|oVGA_G[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N14
cycloneive_lcell_comb \VGA_unit|VGA_unit|oVGA_B~0 (
// Equation(s):
// \VGA_unit|VGA_unit|oVGA_B~0_combout  = (\VGA_unit|VGA_blue [2] & \VGA_unit|VGA_unit|oVGA_R~1_combout )

	.dataa(\VGA_unit|VGA_blue [2]),
	.datab(gnd),
	.datac(\VGA_unit|VGA_unit|oVGA_R~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|oVGA_B~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|oVGA_B~0 .lut_mask = 16'hA0A0;
defparam \VGA_unit|VGA_unit|oVGA_B~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y22_N15
dffeas \VGA_unit|VGA_unit|oVGA_B[2] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|VGA_unit|oVGA_B~0_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_unit|counter_enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_unit|oVGA_B [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|oVGA_B[2] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_unit|oVGA_B[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y19_N3
dffeas \VGA_unit|VGA_sram_data[1][9] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM_unit|SRAM_read_data [9]),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VGA_unit|VGA_sram_data[1][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_sram_data[1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_sram_data[1][9] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_sram_data[1][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N2
cycloneive_lcell_comb \VGA_unit|VGA_blue~2 (
// Equation(s):
// \VGA_unit|VGA_blue~2_combout  = (\VGA_unit|VGA_SRAM_state~17_q  & ((\VGA_unit|VGA_SRAM_state~14_q  & ((\VGA_unit|VGA_sram_data[1][9]~q ))) # (!\VGA_unit|VGA_SRAM_state~14_q  & (\VGA_unit|VGA_sram_data[0][1]~q )))) # (!\VGA_unit|VGA_SRAM_state~17_q  & 
// (((\VGA_unit|VGA_sram_data[1][9]~q ))))

	.dataa(\VGA_unit|VGA_sram_data[0][1]~q ),
	.datab(\VGA_unit|VGA_SRAM_state~17_q ),
	.datac(\VGA_unit|VGA_sram_data[1][9]~q ),
	.datad(\VGA_unit|VGA_SRAM_state~14_q ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_blue~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_blue~2 .lut_mask = 16'hF0B8;
defparam \VGA_unit|VGA_blue~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N10
cycloneive_lcell_comb \VGA_unit|VGA_blue~3 (
// Equation(s):
// \VGA_unit|VGA_blue~3_combout  = (\VGA_unit|always0~8_combout ) # ((!\VGA_unit|VGA_red[8]~1_combout  & (!\VGA_enable~q  & \VGA_unit|VGA_blue~2_combout )))

	.dataa(\VGA_unit|VGA_red[8]~1_combout ),
	.datab(\VGA_enable~q ),
	.datac(\VGA_unit|always0~8_combout ),
	.datad(\VGA_unit|VGA_blue~2_combout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_blue~3_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_blue~3 .lut_mask = 16'hF1F0;
defparam \VGA_unit|VGA_blue~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y19_N11
dffeas \VGA_unit|VGA_blue[3] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|VGA_blue~3_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_red[8]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_blue [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_blue[3] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_blue[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N8
cycloneive_lcell_comb \VGA_unit|VGA_unit|oVGA_B~1 (
// Equation(s):
// \VGA_unit|VGA_unit|oVGA_B~1_combout  = (\VGA_unit|VGA_blue [3] & \VGA_unit|VGA_unit|oVGA_R~1_combout )

	.dataa(gnd),
	.datab(\VGA_unit|VGA_blue [3]),
	.datac(\VGA_unit|VGA_unit|oVGA_R~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|oVGA_B~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|oVGA_B~1 .lut_mask = 16'hC0C0;
defparam \VGA_unit|VGA_unit|oVGA_B~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y22_N9
dffeas \VGA_unit|VGA_unit|oVGA_B[3] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|VGA_unit|oVGA_B~1_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_unit|counter_enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_unit|oVGA_B [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|oVGA_B[3] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_unit|oVGA_B[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y19_N13
dffeas \VGA_unit|VGA_sram_data[1][10] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM_unit|SRAM_read_data [10]),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VGA_unit|VGA_sram_data[1][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_sram_data[1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_sram_data[1][10] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_sram_data[1][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N12
cycloneive_lcell_comb \VGA_unit|VGA_blue~4 (
// Equation(s):
// \VGA_unit|VGA_blue~4_combout  = (\VGA_unit|VGA_SRAM_state~17_q  & ((\VGA_unit|VGA_SRAM_state~14_q  & ((\VGA_unit|VGA_sram_data[1][10]~q ))) # (!\VGA_unit|VGA_SRAM_state~14_q  & (\VGA_unit|VGA_sram_data[0][2]~q )))) # (!\VGA_unit|VGA_SRAM_state~17_q  & 
// (((\VGA_unit|VGA_sram_data[1][10]~q ))))

	.dataa(\VGA_unit|VGA_sram_data[0][2]~q ),
	.datab(\VGA_unit|VGA_SRAM_state~17_q ),
	.datac(\VGA_unit|VGA_sram_data[1][10]~q ),
	.datad(\VGA_unit|VGA_SRAM_state~14_q ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_blue~4_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_blue~4 .lut_mask = 16'hF0B8;
defparam \VGA_unit|VGA_blue~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N28
cycloneive_lcell_comb \VGA_unit|VGA_blue~5 (
// Equation(s):
// \VGA_unit|VGA_blue~5_combout  = (\VGA_unit|always0~8_combout ) # ((!\VGA_unit|VGA_red[8]~1_combout  & (!\VGA_enable~q  & \VGA_unit|VGA_blue~4_combout )))

	.dataa(\VGA_unit|VGA_red[8]~1_combout ),
	.datab(\VGA_enable~q ),
	.datac(\VGA_unit|always0~8_combout ),
	.datad(\VGA_unit|VGA_blue~4_combout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_blue~5_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_blue~5 .lut_mask = 16'hF1F0;
defparam \VGA_unit|VGA_blue~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y19_N29
dffeas \VGA_unit|VGA_blue[4] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|VGA_blue~5_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_red[8]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_blue [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_blue[4] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_blue[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N2
cycloneive_lcell_comb \VGA_unit|VGA_unit|oVGA_B~2 (
// Equation(s):
// \VGA_unit|VGA_unit|oVGA_B~2_combout  = (\VGA_unit|VGA_blue [4] & \VGA_unit|VGA_unit|oVGA_R~1_combout )

	.dataa(gnd),
	.datab(\VGA_unit|VGA_blue [4]),
	.datac(\VGA_unit|VGA_unit|oVGA_R~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|oVGA_B~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|oVGA_B~2 .lut_mask = 16'hC0C0;
defparam \VGA_unit|VGA_unit|oVGA_B~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y22_N3
dffeas \VGA_unit|VGA_unit|oVGA_B[4] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|VGA_unit|oVGA_B~2_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_unit|counter_enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_unit|oVGA_B [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|oVGA_B[4] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_unit|oVGA_B[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N12
cycloneive_lcell_comb \VGA_unit|VGA_unit|oVGA_B~3 (
// Equation(s):
// \VGA_unit|VGA_unit|oVGA_B~3_combout  = (\VGA_unit|VGA_blue [5] & \VGA_unit|VGA_unit|oVGA_R~1_combout )

	.dataa(\VGA_unit|VGA_blue [5]),
	.datab(gnd),
	.datac(\VGA_unit|VGA_unit|oVGA_R~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|oVGA_B~3_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|oVGA_B~3 .lut_mask = 16'hA0A0;
defparam \VGA_unit|VGA_unit|oVGA_B~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y22_N13
dffeas \VGA_unit|VGA_unit|oVGA_B[5] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|VGA_unit|oVGA_B~3_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_unit|counter_enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_unit|oVGA_B [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|oVGA_B[5] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_unit|oVGA_B[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N30
cycloneive_lcell_comb \VGA_unit|VGA_unit|oVGA_B~4 (
// Equation(s):
// \VGA_unit|VGA_unit|oVGA_B~4_combout  = (\VGA_unit|VGA_blue [6] & \VGA_unit|VGA_unit|oVGA_R~1_combout )

	.dataa(\VGA_unit|VGA_blue [6]),
	.datab(gnd),
	.datac(\VGA_unit|VGA_unit|oVGA_R~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|oVGA_B~4_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|oVGA_B~4 .lut_mask = 16'hA0A0;
defparam \VGA_unit|VGA_unit|oVGA_B~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y22_N31
dffeas \VGA_unit|VGA_unit|oVGA_B[6] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|VGA_unit|oVGA_B~4_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_unit|counter_enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_unit|oVGA_B [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|oVGA_B[6] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_unit|oVGA_B[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y19_N19
dffeas \VGA_unit|VGA_sram_data[1][13] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM_unit|SRAM_read_data [13]),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VGA_unit|VGA_sram_data[1][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_sram_data[1][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_sram_data[1][13] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_sram_data[1][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N18
cycloneive_lcell_comb \VGA_unit|VGA_blue~10 (
// Equation(s):
// \VGA_unit|VGA_blue~10_combout  = (\VGA_unit|VGA_SRAM_state~17_q  & ((\VGA_unit|VGA_SRAM_state~14_q  & ((\VGA_unit|VGA_sram_data[1][13]~q ))) # (!\VGA_unit|VGA_SRAM_state~14_q  & (\VGA_unit|VGA_sram_data[0][5]~q )))) # (!\VGA_unit|VGA_SRAM_state~17_q  & 
// (((\VGA_unit|VGA_sram_data[1][13]~q ))))

	.dataa(\VGA_unit|VGA_sram_data[0][5]~q ),
	.datab(\VGA_unit|VGA_SRAM_state~17_q ),
	.datac(\VGA_unit|VGA_sram_data[1][13]~q ),
	.datad(\VGA_unit|VGA_SRAM_state~14_q ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_blue~10_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_blue~10 .lut_mask = 16'hF0B8;
defparam \VGA_unit|VGA_blue~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N26
cycloneive_lcell_comb \VGA_unit|VGA_blue~11 (
// Equation(s):
// \VGA_unit|VGA_blue~11_combout  = (\VGA_unit|always0~8_combout ) # ((!\VGA_unit|VGA_red[8]~1_combout  & (!\VGA_enable~q  & \VGA_unit|VGA_blue~10_combout )))

	.dataa(\VGA_unit|VGA_red[8]~1_combout ),
	.datab(\VGA_enable~q ),
	.datac(\VGA_unit|always0~8_combout ),
	.datad(\VGA_unit|VGA_blue~10_combout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_blue~11_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_blue~11 .lut_mask = 16'hF1F0;
defparam \VGA_unit|VGA_blue~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y19_N27
dffeas \VGA_unit|VGA_blue[7] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|VGA_blue~11_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_red[8]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_blue [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_blue[7] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_blue[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N14
cycloneive_lcell_comb \VGA_unit|VGA_unit|oVGA_B~5 (
// Equation(s):
// \VGA_unit|VGA_unit|oVGA_B~5_combout  = (\VGA_unit|VGA_blue [7] & \VGA_unit|VGA_unit|oVGA_R~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\VGA_unit|VGA_blue [7]),
	.datad(\VGA_unit|VGA_unit|oVGA_R~1_combout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|oVGA_B~5_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|oVGA_B~5 .lut_mask = 16'hF000;
defparam \VGA_unit|VGA_unit|oVGA_B~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y23_N15
dffeas \VGA_unit|VGA_unit|oVGA_B[7] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|VGA_unit|oVGA_B~5_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_unit|counter_enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_unit|oVGA_B [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|oVGA_B[7] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_unit|oVGA_B[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y19_N21
dffeas \VGA_unit|VGA_sram_data[1][14] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM_unit|SRAM_read_data [14]),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VGA_unit|VGA_sram_data[1][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_sram_data[1][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_sram_data[1][14] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_sram_data[1][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N20
cycloneive_lcell_comb \VGA_unit|VGA_blue~12 (
// Equation(s):
// \VGA_unit|VGA_blue~12_combout  = (\VGA_unit|VGA_SRAM_state~17_q  & ((\VGA_unit|VGA_SRAM_state~14_q  & ((\VGA_unit|VGA_sram_data[1][14]~q ))) # (!\VGA_unit|VGA_SRAM_state~14_q  & (\VGA_unit|VGA_sram_data[0][6]~q )))) # (!\VGA_unit|VGA_SRAM_state~17_q  & 
// (((\VGA_unit|VGA_sram_data[1][14]~q ))))

	.dataa(\VGA_unit|VGA_sram_data[0][6]~q ),
	.datab(\VGA_unit|VGA_SRAM_state~17_q ),
	.datac(\VGA_unit|VGA_sram_data[1][14]~q ),
	.datad(\VGA_unit|VGA_SRAM_state~14_q ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_blue~12_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_blue~12 .lut_mask = 16'hF0B8;
defparam \VGA_unit|VGA_blue~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N4
cycloneive_lcell_comb \VGA_unit|VGA_blue~13 (
// Equation(s):
// \VGA_unit|VGA_blue~13_combout  = (\VGA_unit|always0~8_combout ) # ((!\VGA_unit|VGA_red[8]~1_combout  & (!\VGA_enable~q  & \VGA_unit|VGA_blue~12_combout )))

	.dataa(\VGA_unit|VGA_red[8]~1_combout ),
	.datab(\VGA_enable~q ),
	.datac(\VGA_unit|always0~8_combout ),
	.datad(\VGA_unit|VGA_blue~12_combout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_blue~13_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_blue~13 .lut_mask = 16'hF1F0;
defparam \VGA_unit|VGA_blue~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y19_N5
dffeas \VGA_unit|VGA_blue[8] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|VGA_blue~13_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_red[8]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_blue [8]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_blue[8] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_blue[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N16
cycloneive_lcell_comb \VGA_unit|VGA_unit|oVGA_B~6 (
// Equation(s):
// \VGA_unit|VGA_unit|oVGA_B~6_combout  = (\VGA_unit|VGA_blue [8] & \VGA_unit|VGA_unit|oVGA_R~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\VGA_unit|VGA_blue [8]),
	.datad(\VGA_unit|VGA_unit|oVGA_R~1_combout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|oVGA_B~6_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|oVGA_B~6 .lut_mask = 16'hF000;
defparam \VGA_unit|VGA_unit|oVGA_B~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y23_N17
dffeas \VGA_unit|VGA_unit|oVGA_B[8] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|VGA_unit|oVGA_B~6_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_unit|counter_enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_unit|oVGA_B [8]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|oVGA_B[8] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_unit|oVGA_B[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N2
cycloneive_lcell_comb \VGA_unit|VGA_unit|oVGA_B~7 (
// Equation(s):
// \VGA_unit|VGA_unit|oVGA_B~7_combout  = (\VGA_unit|VGA_blue [9] & \VGA_unit|VGA_unit|oVGA_R~1_combout )

	.dataa(\VGA_unit|VGA_blue [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(\VGA_unit|VGA_unit|oVGA_R~1_combout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|oVGA_B~7_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|oVGA_B~7 .lut_mask = 16'hAA00;
defparam \VGA_unit|VGA_unit|oVGA_B~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y23_N3
dffeas \VGA_unit|VGA_unit|oVGA_B[9] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|VGA_unit|oVGA_B~7_combout ),
	.asdata(vcc),
	.clrn(!\resetn~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_unit|counter_enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_unit|oVGA_B [9]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|oVGA_B[9] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_unit|oVGA_B[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y22_N23
dffeas \SRAM_unit|SRAM_ADDRESS_O[0] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\SRAM_address[0]~16_combout ),
	.asdata(vcc),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_unit|SRAM_ADDRESS_O [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_unit|SRAM_ADDRESS_O[0] .is_wysiwyg = "true";
defparam \SRAM_unit|SRAM_ADDRESS_O[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y22_N25
dffeas \SRAM_unit|SRAM_ADDRESS_O[1] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\SRAM_address[1]~14_combout ),
	.asdata(vcc),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_unit|SRAM_ADDRESS_O [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_unit|SRAM_ADDRESS_O[1] .is_wysiwyg = "true";
defparam \SRAM_unit|SRAM_ADDRESS_O[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y22_N19
dffeas \SRAM_unit|SRAM_ADDRESS_O[2] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\SRAM_address[2]~17_combout ),
	.asdata(vcc),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_unit|SRAM_ADDRESS_O [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_unit|SRAM_ADDRESS_O[2] .is_wysiwyg = "true";
defparam \SRAM_unit|SRAM_ADDRESS_O[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y18_N19
dffeas \SRAM_unit|SRAM_ADDRESS_O[3] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\SRAM_address[3]~15_combout ),
	.asdata(vcc),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_unit|SRAM_ADDRESS_O [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_unit|SRAM_ADDRESS_O[3] .is_wysiwyg = "true";
defparam \SRAM_unit|SRAM_ADDRESS_O[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y22_N17
dffeas \SRAM_unit|SRAM_ADDRESS_O[4] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\SRAM_address[4]~0_combout ),
	.asdata(vcc),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_unit|SRAM_ADDRESS_O [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_unit|SRAM_ADDRESS_O[4] .is_wysiwyg = "true";
defparam \SRAM_unit|SRAM_ADDRESS_O[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y22_N19
dffeas \SRAM_unit|SRAM_ADDRESS_O[5] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\SRAM_address[5]~1_combout ),
	.asdata(vcc),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_unit|SRAM_ADDRESS_O [5]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_unit|SRAM_ADDRESS_O[5] .is_wysiwyg = "true";
defparam \SRAM_unit|SRAM_ADDRESS_O[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y22_N29
dffeas \SRAM_unit|SRAM_ADDRESS_O[6] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\SRAM_address[6]~2_combout ),
	.asdata(vcc),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_unit|SRAM_ADDRESS_O [6]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_unit|SRAM_ADDRESS_O[6] .is_wysiwyg = "true";
defparam \SRAM_unit|SRAM_ADDRESS_O[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y22_N7
dffeas \SRAM_unit|SRAM_ADDRESS_O[7] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\SRAM_address[7]~3_combout ),
	.asdata(vcc),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_unit|SRAM_ADDRESS_O [7]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_unit|SRAM_ADDRESS_O[7] .is_wysiwyg = "true";
defparam \SRAM_unit|SRAM_ADDRESS_O[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y22_N17
dffeas \SRAM_unit|SRAM_ADDRESS_O[8] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\SRAM_address[8]~4_combout ),
	.asdata(vcc),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_unit|SRAM_ADDRESS_O [8]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_unit|SRAM_ADDRESS_O[8] .is_wysiwyg = "true";
defparam \SRAM_unit|SRAM_ADDRESS_O[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y22_N11
dffeas \SRAM_unit|SRAM_ADDRESS_O[9] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\SRAM_address[9]~5_combout ),
	.asdata(vcc),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_unit|SRAM_ADDRESS_O [9]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_unit|SRAM_ADDRESS_O[9] .is_wysiwyg = "true";
defparam \SRAM_unit|SRAM_ADDRESS_O[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y22_N29
dffeas \SRAM_unit|SRAM_ADDRESS_O[10] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\SRAM_address[10]~6_combout ),
	.asdata(vcc),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_unit|SRAM_ADDRESS_O [10]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_unit|SRAM_ADDRESS_O[10] .is_wysiwyg = "true";
defparam \SRAM_unit|SRAM_ADDRESS_O[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y22_N31
dffeas \SRAM_unit|SRAM_ADDRESS_O[11] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\SRAM_address[11]~7_combout ),
	.asdata(vcc),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_unit|SRAM_ADDRESS_O [11]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_unit|SRAM_ADDRESS_O[11] .is_wysiwyg = "true";
defparam \SRAM_unit|SRAM_ADDRESS_O[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y19_N27
dffeas \SRAM_unit|SRAM_ADDRESS_O[12] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\SRAM_address[12]~8_combout ),
	.asdata(vcc),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_unit|SRAM_ADDRESS_O [12]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_unit|SRAM_ADDRESS_O[12] .is_wysiwyg = "true";
defparam \SRAM_unit|SRAM_ADDRESS_O[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y19_N29
dffeas \SRAM_unit|SRAM_ADDRESS_O[13] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\SRAM_address[13]~9_combout ),
	.asdata(vcc),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_unit|SRAM_ADDRESS_O [13]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_unit|SRAM_ADDRESS_O[13] .is_wysiwyg = "true";
defparam \SRAM_unit|SRAM_ADDRESS_O[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y19_N23
dffeas \SRAM_unit|SRAM_ADDRESS_O[14] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\SRAM_address[14]~10_combout ),
	.asdata(vcc),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_unit|SRAM_ADDRESS_O [14]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_unit|SRAM_ADDRESS_O[14] .is_wysiwyg = "true";
defparam \SRAM_unit|SRAM_ADDRESS_O[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y19_N1
dffeas \SRAM_unit|SRAM_ADDRESS_O[15] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\SRAM_address[15]~11_combout ),
	.asdata(vcc),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_unit|SRAM_ADDRESS_O [15]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_unit|SRAM_ADDRESS_O[15] .is_wysiwyg = "true";
defparam \SRAM_unit|SRAM_ADDRESS_O[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y19_N27
dffeas \SRAM_unit|SRAM_ADDRESS_O[16] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\SRAM_address[16]~12_combout ),
	.asdata(vcc),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_unit|SRAM_ADDRESS_O [16]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_unit|SRAM_ADDRESS_O[16] .is_wysiwyg = "true";
defparam \SRAM_unit|SRAM_ADDRESS_O[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y22_N9
dffeas \SRAM_unit|SRAM_ADDRESS_O[17] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\SRAM_address[17]~13_combout ),
	.asdata(vcc),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_unit|SRAM_ADDRESS_O [17]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_unit|SRAM_ADDRESS_O[17] .is_wysiwyg = "true";
defparam \SRAM_unit|SRAM_ADDRESS_O[17] .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneive_clkctrl \SRAM_unit|Clock_100_PLL_inst|altpll_component|_clk0~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\SRAM_unit|Clock_100_PLL_inst|altpll_component|_clk0 }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\SRAM_unit|Clock_100_PLL_inst|altpll_component|_clk0~clkctrl_outclk ));
// synopsys translate_off
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|_clk0~clkctrl .clock_type = "global clock";
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|_clk0~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X42_Y16_N22
cycloneive_lcell_comb \SRAM_unit|SRAM_LB_N_O~0 (
// Equation(s):
// \SRAM_unit|SRAM_LB_N_O~0_combout  = !\CLOCK_50_I~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CLOCK_50_I~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM_unit|SRAM_LB_N_O~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_unit|SRAM_LB_N_O~0 .lut_mask = 16'h0F0F;
defparam \SRAM_unit|SRAM_LB_N_O~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y16_N23
dffeas \SRAM_unit|SRAM_LB_N_O (
	.clk(!\SRAM_unit|Clock_100_PLL_inst|altpll_component|_clk0~clkctrl_outclk ),
	.d(\SRAM_unit|SRAM_LB_N_O~0_combout ),
	.asdata(vcc),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_unit|SRAM_LB_N_O~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_unit|SRAM_LB_N_O .is_wysiwyg = "true";
defparam \SRAM_unit|SRAM_LB_N_O .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y16_N18
cycloneive_lcell_comb \SRAM_unit|SRAM_CE_N_O~feeder (
// Equation(s):
// \SRAM_unit|SRAM_CE_N_O~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM_unit|SRAM_CE_N_O~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_unit|SRAM_CE_N_O~feeder .lut_mask = 16'hFFFF;
defparam \SRAM_unit|SRAM_CE_N_O~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y16_N19
dffeas \SRAM_unit|SRAM_CE_N_O (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\SRAM_unit|SRAM_CE_N_O~feeder_combout ),
	.asdata(vcc),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_unit|SRAM_CE_N_O~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_unit|SRAM_CE_N_O .is_wysiwyg = "true";
defparam \SRAM_unit|SRAM_CE_N_O .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y53_N15
cycloneive_io_ibuf \PUSH_BUTTON_I[1]~input (
	.i(PUSH_BUTTON_I[1]),
	.ibar(gnd),
	.o(\PUSH_BUTTON_I[1]~input_o ));
// synopsys translate_off
defparam \PUSH_BUTTON_I[1]~input .bus_hold = "false";
defparam \PUSH_BUTTON_I[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y42_N15
cycloneive_io_ibuf \PUSH_BUTTON_I[2]~input (
	.i(PUSH_BUTTON_I[2]),
	.ibar(gnd),
	.o(\PUSH_BUTTON_I[2]~input_o ));
// synopsys translate_off
defparam \PUSH_BUTTON_I[2]~input .bus_hold = "false";
defparam \PUSH_BUTTON_I[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y35_N22
cycloneive_io_ibuf \PUSH_BUTTON_I[3]~input (
	.i(PUSH_BUTTON_I[3]),
	.ibar(gnd),
	.o(\PUSH_BUTTON_I[3]~input_o ));
// synopsys translate_off
defparam \PUSH_BUTTON_I[3]~input .bus_hold = "false";
defparam \PUSH_BUTTON_I[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y17_N1
cycloneive_io_ibuf \SWITCH_I[0]~input (
	.i(SWITCH_I[0]),
	.ibar(gnd),
	.o(\SWITCH_I[0]~input_o ));
// synopsys translate_off
defparam \SWITCH_I[0]~input .bus_hold = "false";
defparam \SWITCH_I[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y14_N1
cycloneive_io_ibuf \SWITCH_I[1]~input (
	.i(SWITCH_I[1]),
	.ibar(gnd),
	.o(\SWITCH_I[1]~input_o ));
// synopsys translate_off
defparam \SWITCH_I[1]~input .bus_hold = "false";
defparam \SWITCH_I[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y15_N8
cycloneive_io_ibuf \SWITCH_I[2]~input (
	.i(SWITCH_I[2]),
	.ibar(gnd),
	.o(\SWITCH_I[2]~input_o ));
// synopsys translate_off
defparam \SWITCH_I[2]~input .bus_hold = "false";
defparam \SWITCH_I[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y13_N8
cycloneive_io_ibuf \SWITCH_I[3]~input (
	.i(SWITCH_I[3]),
	.ibar(gnd),
	.o(\SWITCH_I[3]~input_o ));
// synopsys translate_off
defparam \SWITCH_I[3]~input .bus_hold = "false";
defparam \SWITCH_I[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y18_N8
cycloneive_io_ibuf \SWITCH_I[4]~input (
	.i(SWITCH_I[4]),
	.ibar(gnd),
	.o(\SWITCH_I[4]~input_o ));
// synopsys translate_off
defparam \SWITCH_I[4]~input .bus_hold = "false";
defparam \SWITCH_I[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y11_N8
cycloneive_io_ibuf \SWITCH_I[5]~input (
	.i(SWITCH_I[5]),
	.ibar(gnd),
	.o(\SWITCH_I[5]~input_o ));
// synopsys translate_off
defparam \SWITCH_I[5]~input .bus_hold = "false";
defparam \SWITCH_I[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y10_N1
cycloneive_io_ibuf \SWITCH_I[6]~input (
	.i(SWITCH_I[6]),
	.ibar(gnd),
	.o(\SWITCH_I[6]~input_o ));
// synopsys translate_off
defparam \SWITCH_I[6]~input .bus_hold = "false";
defparam \SWITCH_I[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y15_N1
cycloneive_io_ibuf \SWITCH_I[7]~input (
	.i(SWITCH_I[7]),
	.ibar(gnd),
	.o(\SWITCH_I[7]~input_o ));
// synopsys translate_off
defparam \SWITCH_I[7]~input .bus_hold = "false";
defparam \SWITCH_I[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y4_N22
cycloneive_io_ibuf \SWITCH_I[8]~input (
	.i(SWITCH_I[8]),
	.ibar(gnd),
	.o(\SWITCH_I[8]~input_o ));
// synopsys translate_off
defparam \SWITCH_I[8]~input .bus_hold = "false";
defparam \SWITCH_I[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y16_N8
cycloneive_io_ibuf \SWITCH_I[9]~input (
	.i(SWITCH_I[9]),
	.ibar(gnd),
	.o(\SWITCH_I[9]~input_o ));
// synopsys translate_off
defparam \SWITCH_I[9]~input .bus_hold = "false";
defparam \SWITCH_I[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y4_N15
cycloneive_io_ibuf \SWITCH_I[10]~input (
	.i(SWITCH_I[10]),
	.ibar(gnd),
	.o(\SWITCH_I[10]~input_o ));
// synopsys translate_off
defparam \SWITCH_I[10]~input .bus_hold = "false";
defparam \SWITCH_I[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y5_N15
cycloneive_io_ibuf \SWITCH_I[11]~input (
	.i(SWITCH_I[11]),
	.ibar(gnd),
	.o(\SWITCH_I[11]~input_o ));
// synopsys translate_off
defparam \SWITCH_I[11]~input .bus_hold = "false";
defparam \SWITCH_I[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y7_N15
cycloneive_io_ibuf \SWITCH_I[12]~input (
	.i(SWITCH_I[12]),
	.ibar(gnd),
	.o(\SWITCH_I[12]~input_o ));
// synopsys translate_off
defparam \SWITCH_I[12]~input .bus_hold = "false";
defparam \SWITCH_I[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y9_N22
cycloneive_io_ibuf \SWITCH_I[13]~input (
	.i(SWITCH_I[13]),
	.ibar(gnd),
	.o(\SWITCH_I[13]~input_o ));
// synopsys translate_off
defparam \SWITCH_I[13]~input .bus_hold = "false";
defparam \SWITCH_I[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y10_N8
cycloneive_io_ibuf \SWITCH_I[14]~input (
	.i(SWITCH_I[14]),
	.ibar(gnd),
	.o(\SWITCH_I[14]~input_o ));
// synopsys translate_off
defparam \SWITCH_I[14]~input .bus_hold = "false";
defparam \SWITCH_I[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y6_N15
cycloneive_io_ibuf \SWITCH_I[15]~input (
	.i(SWITCH_I[15]),
	.ibar(gnd),
	.o(\SWITCH_I[15]~input_o ));
// synopsys translate_off
defparam \SWITCH_I[15]~input .bus_hold = "false";
defparam \SWITCH_I[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y13_N1
cycloneive_io_ibuf \SWITCH_I[16]~input (
	.i(SWITCH_I[16]),
	.ibar(gnd),
	.o(\SWITCH_I[16]~input_o ));
// synopsys translate_off
defparam \SWITCH_I[16]~input .bus_hold = "false";
defparam \SWITCH_I[16]~input .simulate_z_as = "z";
// synopsys translate_on

endmodule
