// Seed: 2841744414
module module_0 (
    output tri0  id_0,
    input  tri   id_1,
    output uwire id_2
);
endmodule
module module_1 #(
    parameter id_9 = 32'd90
) (
    input wor id_0,
    input wor id_1,
    output logic id_2,
    input uwire id_3,
    input wor id_4,
    input wire id_5,
    input uwire id_6,
    input tri0 id_7,
    input wor id_8,
    output wire _id_9,
    input uwire id_10,
    input tri0 id_11,
    input supply1 id_12,
    inout wand id_13,
    output uwire id_14,
    output tri1 id_15,
    output uwire id_16,
    input tri id_17,
    input wire id_18,
    input uwire id_19,
    output supply0 id_20
);
  logic [id_9 : 1  ?  1 : -1] id_22;
  module_0 modCall_1 (
      id_20,
      id_13,
      id_14
  );
  assign id_22 = -1;
  initial if (1) id_2 <= id_7;
endmodule
