/*
 * Copyright Altera Corporation (C) 2015. All rights reserved.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms and conditions of the GNU General Public License,
 * version 2, as published by the Free Software Foundation.
 *
 * This program is distributed in the hope it will be useful, but WITHOUT
 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
 * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
 * more details.
 *
 * You should have received a copy of the GNU General Public License along with
 * this program.  If not, see <http://www.gnu.org/licenses/>.
 */

#include "dt-bindings/interrupt-controller/irq.h"
#include "socfpga_stratix10.dtsi"

/ {
	model = "SoCFPGA Stratix 10 SoCDK";

	aliases {
		serial0 = &uart1;
	};

	chosen {
		stdout-path = "serial0:115200n8";
	};

	memory {
		device_type = "memory";
		/* We expect the bootloader to fill in the reg */
		reg = <0 0 0 0>;
	};

	ref_033v: 033-v-ref {
		compatible = "regulator-fixed";
		regulator-name = "0.33V";
		regulator-min-microvolt = <330000>;
		regulator-max-microvolt = <330000>;
	};

	spi_uart_clock: spi_uart_xtal {
		#clock-cells = <0>;
		compatible = "fixed-clock";
		clock-frequency = <3686400>;
	};

	soc {
		clkmgr@ffd10000 {
			clocks {
				osc1 {
					clock-frequency = <100000000>;
				};
			};
		};
	};
};

&gmac0 {
	phy-mode = "rgmii";
	phy-addr = <0xffffffff>; /* probe for phy addr */

	/*
	 * All skews are offset since hardware skew values for the ksz9031
	 * range from a negative skew to a positive skew.
	 * See the micrel-ksz90x1.txt Documentation file for details.
	 */
	txd0-skew-ps = <0>; /* -420ps */
	txd1-skew-ps = <0>; /* -420ps */
	txd2-skew-ps = <0>; /* -420ps */
	txd3-skew-ps = <0>; /* -420ps */
	rxd0-skew-ps = <420>; /* 0ps */
	rxd1-skew-ps = <420>; /* 0ps */
	rxd2-skew-ps = <420>; /* 0ps */
	rxd3-skew-ps = <420>; /* 0ps */
	txen-skew-ps = <0>; /* -420ps */
	txc-skew-ps = <900>; /* 0ps */
	rxdv-skew-ps = <420>; /* 0ps */
	rxc-skew-ps = <1680>; /* 780ps */
	max-frame-size = <3800>;
	status = "okay";
};

&mmc {
	status = "okay";
	num-slots = <1>;
	cap-sd-highspeed;
	broken-cd;
	bus-width = <4>;
};

&uart1 {
	status = "okay";
};

&usb1 {
	status = "disabled";
	disable-over-current;
};

&i2c0 {
	status = "okay";
	clock-frequency = <100000>;
	i2c-sda-falling-time-ns = <300>;  /* hcnt */
	i2c-sdl-falling-time-ns = <300>;  /* lcnt */

};

&i2c2 {
	status = "okay";
	clock-frequency = <100000>;
	i2c-sda-falling-time-ns = <300>;  /* hcnt */
	i2c-sdl-falling-time-ns = <300>;  /* lcnt */

};

&gpio0 {
	status = "okay";
};

&gpio1 {
	status = "okay";
};

&spi0 {
	status = "okay";
	max14830@0 {
		status = "okay";
		compatible = "maxim,max14830";
		reg = <0x0>;
		spi-max-frequency = <10000000>;
		clocks = <&spi_uart_clock>;
		clock-names = "xtal";
		interrupt-parent = <&porta>;
		// pin 8 (index starting at 0) of porta
		// (IOA_9) is an Edge-Sensitive Active-Low interrupt
		interrupts = <8 IRQ_TYPE_EDGE_FALLING>;
		gpio-controller;
		#gpio-cells = <2>;
	};
	max14830@1 {
		status = "okay";
		compatible = "maxim,max14830";
		reg = <0x1>;
		spi-max-frequency = <10000000>;
		clocks = <&spi_uart_clock>;
		clock-names = "xtal";
		interrupt-parent = <&porta>;
		// pin 10 (index starting at 0) of porta
		// (IOA_11) is an Edge-Sensitive Active-Low interrupt
		interrupts = <10 IRQ_TYPE_EDGE_FALLING>;
		gpio-controller;
		#gpio-cells = <2>;
	};
	max14830@2 {
		status = "okay";
		compatible = "maxim,max14830";
		reg = <0x2>;
		spi-max-frequency = <10000000>;
		clocks = <&spi_uart_clock>;
		clock-names = "xtal";
		interrupt-parent = <&portb>;
		// pin 15 (index starting at 0) of portb
		// (IOB_16) is an Edge-Sensitive Active-Low interrupt
		interrupts = <15 IRQ_TYPE_EDGE_FALLING>;
		gpio-controller;
		#gpio-cells = <2>;
	};
	max14830@3 {
		status = "okay";
		compatible = "maxim,max14830";
		reg = <0x3>;
		spi-max-frequency = <10000000>;
		clocks = <&spi_uart_clock>;
		clock-names = "xtal";
		interrupt-parent = <&portb>;
		// pin 17 (index starting at 0) of portb
		// (IOB_18) is an Edge-Sensitive Active-Low interrupt
		interrupts = <17 IRQ_TYPE_EDGE_FALLING>;
		gpio-controller;
		#gpio-cells = <2>;
	};
};

&qspi {
	status = "disabled";
	flash@0 {
		#address-cells = <1>;
		#size-cells = <1>;
		compatible = "n25q00a";
		reg = <0>;
		spi-max-frequency = <50000000>;

		m25p,fast-read;
		cdns,page-size = <256>;
		cdns,block-size = <16>;
		cdns,read-delay = <1>;
		cdns,tshsl-ns = <50>;
		cdns,tsd2d-ns = <50>;
		cdns,tchsh-ns = <4>;
		cdns,tslch-ns = <4>;

		partitions {
			compatible = "fixed-partitions";
			#address-cells = <1>;
			#size-cells = <1>;

			qspi_boot: partition@0 {
				label = "Boot and fpga data";
				reg = <0x0 0x4000000>;
			};

			qspi_rootfs: partition@4000000 {
				label = "Root Filesystem - JFFS2";
				reg = <0x4000000 0x4000000>;
			};
		};
	};
};

