

================================================================
== Synthesis Summary Report of 'top'
================================================================
+ General Information: 
    * Date:           Sun Jul 16 23:47:29 2023
    * Version:        2022.2 (Build 3670227 on Oct 13 2022)
    * Project:        rgb2gray_2
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg484-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-------------------------------------------------+------+------+---------+---------+----------+---------+------+----------+------+----------+-----------+------------+-----+
    |                     Modules                     | Issue|      | Latency | Latency | Iteration|         | Trip |          |      |          |           |            |     |
    |                     & Loops                     | Type | Slack| (cycles)|   (ns)  |  Latency | Interval| Count| Pipelined| BRAM |    DSP   |     FF    |     LUT    | URAM|
    +-------------------------------------------------+------+------+---------+---------+----------+---------+------+----------+------+----------+-----------+------------+-----+
    |+ top                                            |     -|  0.00|        -|        -|         -|        -|     -|        no|     -|  42 (19%)|  3772 (3%)|  5719 (10%)|    -|
    | + top_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_17_2  |     -|  0.00|        -|        -|         -|        -|     -|        no|     -|  39 (17%)|  3369 (3%)|  5374 (10%)|    -|
    |  o VITIS_LOOP_16_1_VITIS_LOOP_17_2              |    II|  7.30|        -|        -|        45|       16|     -|       yes|     -|         -|          -|           -|    -|
    |   + rgb2gray_pixel                              |     -|  0.00|       27|  270.000|         -|        1|     -|       yes|     -|  39 (17%)|  2902 (2%)|   4870 (9%)|    -|
    +-------------------------------------------------+------+------+---------+---------+----------+---------+------+----------+------+----------+-----------+------------+-----+


================================================================
== HW Interfaces
================================================================
* S_AXILITE Interfaces
+------------+------------+---------------+--------+----------+
| Interface  | Data Width | Address Width | Offset | Register |
+------------+------------+---------------+--------+----------+
| s_axi_CTRL | 32         | 5             | 16     | 0        |
+------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface  | Register | Offset | Width | Access | Description                      | Bit Fields                                                           |
+------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_CTRL | CTRL     | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_CTRL | GIER     | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_CTRL | IP_IER   | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_CTRL | IP_ISR   | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_CTRL | rows     | 0x10   | 32    | W      | Data signal of rows              |                                                                      |
| s_axi_CTRL | cols     | 0x18   | 32    | W      | Data signal of cols              |                                                                      |
+------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* AXIS
+-----------+---------------+-------+-------+-------+--------+-------+--------+
| Interface | Register Mode | TDATA | TKEEP | TLAST | TREADY | TSTRB | TVALID |
+-----------+---------------+-------+-------+-------+--------+-------+--------+
| dst       | both          | 8     | 1     | 1     | 1      | 1     | 1      |
| src       | both          | 32    | 4     | 1     | 1      | 4     | 1      |
+-----------+---------------+-------+-------+-------+--------+-------+--------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+---------------------------------------------+
| Argument | Direction | Datatype                                    |
+----------+-----------+---------------------------------------------+
| src      | in        | stream<hls::axis<ap_uint<32>, 0, 0, 0>, 0>& |
| dst      | out       | stream<hls::axis<ap_uint<8>, 0, 0, 0>, 0>&  |
| rows     | in        | int                                         |
| cols     | in        | int                                         |
+----------+-----------+---------------------------------------------+

* SW-to-HW Mapping
+----------+--------------+-----------+--------------------------------+
| Argument | HW Interface | HW Type   | HW Info                        |
+----------+--------------+-----------+--------------------------------+
| src      | src          | interface |                                |
| dst      | dst          | interface |                                |
| rows     | s_axi_CTRL   | register  | name=rows offset=0x10 range=32 |
| cols     | s_axi_CTRL   | register  | name=cols offset=0x18 range=32 |
+----------+--------------+-----------+--------------------------------+


================================================================
== Bind Op Report
================================================================
+-------------------------------------------------+-----+--------+------------+------+---------+---------+
| Name                                            | DSP | Pragma | Variable   | Op   | Impl    | Latency |
+-------------------------------------------------+-----+--------+------------+------+---------+---------+
| + top                                           | 42  |        |            |      |         |         |
|   add_ln16_fu_113_p2                            | -   |        | add_ln16   | add  | fabric  | 0       |
|   mul_32ns_28ns_60_2_1_U24                      | 3   |        | mul_ln4    | mul  | auto    | 1       |
|  + top_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_17_2 | 39  |        |            |      |         |         |
|    add_ln16_fu_160_p2                           | -   |        | add_ln16   | add  | fabric  | 0       |
|   + rgb2gray_pixel                              | 39  |        |            |      |         |         |
|     dmul_64ns_64ns_64_7_max_dsp_0_U3            | 11  |        | mul        | dmul | maxdsp  | 6       |
|     dmul_64ns_64ns_64_7_max_dsp_0_U4            | 11  |        | mul4       | dmul | maxdsp  | 6       |
|     dadd_64ns_64ns_64_7_full_dsp_0_U1           | 3   |        | add        | dadd | fulldsp | 6       |
|     dmul_64ns_64ns_64_7_max_dsp_0_U5            | 11  |        | mul7       | dmul | maxdsp  | 6       |
|     dadd_64ns_64ns_64_7_full_dsp_0_U2           | 3   |        | dc         | dadd | fulldsp | 6       |
|     add_ln515_fu_140_p2                         | -   |        | add_ln515  | add  | fabric  | 0       |
|     sub_ln1512_fu_154_p2                        | -   |        | sub_ln1512 | sub  | fabric  | 0       |
+-------------------------------------------------+-----+--------+------------+------+---------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+-----------------------------------+------------------------------------+
| Type      | Options                           | Location                           |
+-----------+-----------------------------------+------------------------------------+
| interface | axis port=src                     | ../../src/top.cpp:5 in top, src    |
| interface | axis port=dst                     | ../../src/top.cpp:6 in top, dst    |
| interface | s_axilite port=rows bundle=CTRL   | ../../src/top.cpp:7 in top, rows   |
| interface | s_axilite port=cols bundle=CTRL   | ../../src/top.cpp:8 in top, cols   |
| interface | s_axilite port=return bundle=CTRL | ../../src/top.cpp:9 in top, return |
| pipeline  | II=4                              | ../../src/top.cpp:18 in top        |
| unroll    |                                   | ../../src/top.cpp:20 in top        |
| unroll    |                                   | ../../src/top.cpp:24 in top        |
| unroll    |                                   | ../../src/top.cpp:32 in top        |
| unroll    |                                   | ../../src/top.cpp:37 in top        |
+-----------+-----------------------------------+------------------------------------+


