// Seed: 47321569
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  output wire id_1;
  integer [-1 : -1] id_4, id_5 = -1;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    input wand id_0
    , id_12,
    input tri0 id_1,
    input uwire id_2,
    input supply1 id_3,
    input tri id_4,
    output logic id_5,
    input supply1 id_6,
    input tri0 id_7,
    input supply0 id_8,
    input wor id_9,
    output tri0 id_10
);
  id_13 :
  assert property (@(posedge id_13++) id_2)
  else id_5 <= id_2 == 1;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_13
  );
endmodule
