# Verilog-intro

This repository is for Verilog intro. If you don't have the original note(hackmd), you can send me a email to get the note.

email: oldpercent@gmail.com