{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1650560790847 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1650560790852 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 21 13:06:30 2022 " "Processing started: Thu Apr 21 13:06:30 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1650560790852 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650560790852 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Proj -c Proj " "Command: quartus_map --read_settings_files=on --write_settings_files=off Proj -c Proj" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650560790852 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1650560791377 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1650560791377 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "UPDATE_BLOCK_9 project.v(111) " "Verilog HDL Declaration error at project.v(111): identifier \"UPDATE_BLOCK_9\" is already declared in the present scope" {  } { { "project.v" "" { Text "E:/OneDrive - University of Virginia/Courses/ECE6502 Advanced digtial laboratory/FPGAs/Final Project0000/final proj/project.v" 111 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1650560798802 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "DRAW_BLOCK_9 project.v(112) " "Verilog HDL Declaration error at project.v(112): identifier \"DRAW_BLOCK_9\" is already declared in the present scope" {  } { { "project.v" "" { Text "E:/OneDrive - University of Virginia/Courses/ECE6502 Advanced digtial laboratory/FPGAs/Final Project0000/final proj/project.v" 112 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1650560798803 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "INIT_BLOCK_9 project.v(113) " "Verilog HDL Declaration error at project.v(113): identifier \"INIT_BLOCK_9\" is already declared in the present scope" {  } { { "project.v" "" { Text "E:/OneDrive - University of Virginia/Courses/ECE6502 Advanced digtial laboratory/FPGAs/Final Project0000/final proj/project.v" 113 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1650560798803 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "Proj project.v(4) " "Ignored design unit \"Proj\" at project.v(4) due to previous errors" {  } { { "project.v" "" { Text "E:/OneDrive - University of Virginia/Courses/ECE6502 Advanced digtial laboratory/FPGAs/Final Project0000/final proj/project.v" 4 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1650560798804 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "clock project.v(496) " "Ignored design unit \"clock\" at project.v(496) due to previous errors" {  } { { "project.v" "" { Text "E:/OneDrive - University of Virginia/Courses/ECE6502 Advanced digtial laboratory/FPGAs/Final Project0000/final proj/project.v" 496 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1650560798804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project.v 0 0 " "Found 0 design units, including 0 entities, in source file project.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650560798805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "vga_adapter/vga_pll.v" "" { Text "E:/OneDrive - University of Virginia/Courses/ECE6502 Advanced digtial laboratory/FPGAs/Final Project0000/final proj/vga_adapter/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650560798816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650560798816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_adapter/vga_controller.v" "" { Text "E:/OneDrive - University of Virginia/Courses/ECE6502 Advanced digtial laboratory/FPGAs/Final Project0000/final proj/vga_adapter/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650560798825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650560798825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_address_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_address_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "vga_adapter/vga_address_translator.v" "" { Text "E:/OneDrive - University of Virginia/Courses/ECE6502 Advanced digtial laboratory/FPGAs/Final Project0000/final proj/vga_adapter/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650560798831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650560798831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "vga_adapter/vga_adapter.v" "" { Text "E:/OneDrive - University of Virginia/Courses/ECE6502 Advanced digtial laboratory/FPGAs/Final Project0000/final proj/vga_adapter/vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650560798838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650560798838 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 5 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4717 " "Peak virtual memory: 4717 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1650560798917 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Apr 21 13:06:38 2022 " "Processing ended: Thu Apr 21 13:06:38 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1650560798917 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1650560798917 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1650560798917 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1650560798917 ""}
