(pcb "D:\Facultad\Tecnicas Digitales II\Proyecto Final\Generador de señales\Generador.dsn"
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "(2012-01-19 BZR 3256)-stable")
  )
  (resolution mil 10)
  (unit mil)
  (structure
    (layer Front
      (type signal)
      (property
        (index 0)
      )
    )
    (layer Back
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  3575 -5485  7515 -5485  7515 -1545  3575 -1545  3575 -5485)
    )
    (via "Via[0-1]_35:25_mil" "Via[0-1]_35:0_mil")
    (rule
      (width 27.6)
      (clearance 23.7)
      (clearance 23.7 (type default_smd))
      (clearance 5.9 (type smd_smd))
    )
  )
  (placement
    (component SW_PUSH_SMALL_2
      (place SW4 3812.5 -2437.5 front 180 (PN MCLR))
    )
    (component "SW_PUSH-12mm"
      (place SW2 6450 -5200 front 180 (PN Arriba))
      (place SW1 7150 -5200 front 180 (PN Selección))
      (place SW3 5750 -5200 front 180 (PN Abajo))
    )
    (component R3
      (place R11 6987.5 -3412.5 front 180 (PN 330))
      (place R8 6987.5 -2812.5 front 180 (PN 330))
      (place R7 6987.5 -2612.5 front 180 (PN 330))
      (place R6 6987.5 -2412.5 front 180 (PN 330))
      (place R5 6987.5 -2212.5 front 180 (PN 330))
      (place R4 6987.5 -2012.5 front 180 (PN 330))
      (place R3 6987.5 -1712.5 front 180 (PN 330))
      (place R2 5275 -4650 front 270 (PN 33k))
      (place R1 5150 -4550 front 270 (PN 5,1k))
      (place R9 6987.5 -3012.5 front 180 (PN 330))
      (place R10 6987.5 -3212.5 front 180 (PN 330))
      (place R12 3712.5 -2837.5 front 90 (PN 10k))
      (place R13 3837.5 -2837.5 front 270 (PN 100))
      (place R14 4750 -3975 front 180 (PN 150))
      (place R26 3912.5 -3462.5 front 180 (PN 3300))
      (place R25 4750 -3400 front 0 (PN 3300))
      (place R24 4750 -3625 front 0 (PN 3300))
      (place R23 3912.5 -3687.5 front 180 (PN 3300))
      (place R22 4750 -3850 front 0 (PN 3300))
      (place R21 3912.5 -3912.5 front 180 (PN 4100))
      (place R20 3912.5 -3362.5 front 0 (PN 2200))
      (place R19 4750 -3300 front 180 (PN 2200))
      (place R18 4750 -3525 front 180 (PN 2200))
      (place R17 3912.5 -3587.5 front 0 (PN 2200))
      (place R16 4750 -3750 front 180 (PN 1800))
      (place R15 3912.5 -3812.5 front 0 (PN 1500))
    )
    (component "POWER-IN-JACK-PMS"
      (place J1 3825 -5125 front 90 (PN "JACK-PMS"))
    )
    (component PIN_ARRAY_5x2
      (place P2 4325 -3650 front 270 (PN CONN_5X2))
    )
    (component PIN_ARRAY_2X1
      (place JP2 5075 -3975 front 0 (PN JUMPER))
      (place JP1 4075 -4275 front 90 (PN JUMPER))
    )
    (component "PIN_ARRAY-6X1"
      (place P1 3700 -1900 front 90 (PN CONN_6))
    )
    (component LM78XXV
      (place U1 3725 -4500 front 180 (PN 7805L))
    )
    (component "LED-3MM"
      (place D14 7337.5 -3412.5 front 180 (PN BIT_0))
      (place D13 7337.5 -3212.5 front 180 (PN BIT_1))
      (place D12 7337.5 -3012.5 front 180 (PN BIT_2))
      (place D11 7337.5 -2812.5 front 180 (PN BIT_3))
      (place D10 7337.5 -2612.5 front 180 (PN BIT_4))
      (place D9 7337.5 -2412.5 front 180 (PN BIT_5))
      (place D8 7337.5 -2212.5 front 180 (PN BIT_6))
      (place D7 7337.5 -2012.5 front 180 (PN BIT_7))
      (place D6 7337.5 -1712.5 front 180 (PN Ck))
    )
    (component "FUSE5-20"
      (place F1 4675 -5325 front 0 (PN FUSE))
    )
    (component "DIP-8__300_ELL"
      (place U2 4825 -4550 front 270 (PN LM555N))
    )
    (component "DIP-40__600_ELL"
      (place U3 5175 -2100 front 0 (PN "PIC18F4550-I/P"))
    )
    (component "DIP-20__300_ELL"
      (place U4 6100 -2925 front 0 (PN AD7226))
    )
    (component D3
      (place D3 4250 -4750 front 90 (PN 1N400X))
      (place D2 4075 -4625 front 90 (PN ZENER))
      (place D1 3950 -4500 front 270 (PN 1N400X))
      (place D4 4400 -4400 front 0 (PN 1N400X))
      (place D5 4825 -4900 front 180 (PN 5,1V))
    )
    (component "crystal-HC49/S"
      (place X1 5150 -2675 front 0 (PN XTAL))
    )
    (component C2
      (place C2 3825 -4225 front 0 (PN 0,1uF))
      (place C1 3825 -4775 front 0 (PN 0,33uF))
    )
    (component C1V5
      (place C4 4475 -4900 front 180 (PN 100uF))
      (place C3 4475 -4600 front 180 (PN 22uF))
    )
    (component C1
      (place C7 5000 -2875 front 180 (PN C))
      (place C6 5300 -2875 front 0 (PN C))
      (place C5 4625 -4225 front 180 (PN 0.022uF))
    )
    (component bnc_2.0
      (place P3 7050 -4200 front 180 (PN BNC))
    )
  )
  (library
    (image SW_PUSH_SMALL_2
      (outline (path signal 5  100 0  95.1 -30.9  80.9 -58.7  58.7 -80.9  30.9 -95.1  0 -100
            -30.9 -95.1  -58.7 -80.9  -80.9 -58.7  -95.1 -30.9  -100 0  -95.1 30.9
            -80.9 58.7  -58.7 80.9  -30.9 95.1  0 100  30.9 95.1  58.7 80.9
            80.9 58.7  95.1 30.9))
      (outline (path signal 5  -150 150  150 150))
      (outline (path signal 5  150 150  150 -150))
      (outline (path signal 5  150 -150  -150 -150))
      (outline (path signal 5  -150 150  -150 -150))
      (pin Round[A]Pad_55_mil 2 150 0)
      (pin Round[A]Pad_55_mil 1 -150 0)
    )
    (image "SW_PUSH-12mm"
      (outline (path signal 10  180.2 0  171.4 -55.7  145.8 -105.9  105.9 -145.8  55.7 -171.4
            0 -180.2  -55.7 -171.4  -105.9 -145.8  -145.8 -105.9  -171.4 -55.7
            -180.2 0  -171.4 55.7  -145.8 105.9  -105.9 145.8  -55.7 171.4
            0 180.2  55.7 171.4  105.9 145.8  145.8 105.9  171.4 55.7))
      (outline (path signal 10  -250 250  250 250))
      (outline (path signal 10  250 250  250 -250))
      (outline (path signal 10  250 -250  -250 -250))
      (outline (path signal 10  -250 -250  -250 250))
      (pin Oval[A]Pad_120x68_mil 1 250 100)
      (pin Oval[A]Pad_120x68_mil 2 250 -100)
      (pin Oval[A]Pad_120x68_mil 1@1 -250 100)
      (pin Oval[A]Pad_120x68_mil 2@1 -250 -100)
    )
    (image R3
      (outline (path signal 8  -150 0  -130 0))
      (outline (path signal 8  150 0  130 0))
      (outline (path signal 8  130 0  130 40))
      (outline (path signal 8  130 40  -130 40))
      (outline (path signal 8  -130 40  -130 -40))
      (outline (path signal 8  -130 -40  130 -40))
      (outline (path signal 8  130 -40  130 0))
      (outline (path signal 8  -130 20  -110 40))
      (pin Round[A]Pad_55_mil 1 -150 0)
      (pin Round[A]Pad_55_mil 2 150 0)
    )
    (image "POWER-IN-JACK-PMS"
      (outline (path signal 5  -196.8 283  -19.6 283))
      (outline (path signal 5  -19.6 283  157.4 283))
      (outline (path signal 5  157.4 -150  157.4 283))
      (outline (path signal 5  -196.8 283  -196.8 381.4))
      (outline (path signal 5  -196.8 381.4  157.4 381.4))
      (outline (path signal 5  157.4 381.4  157.4 283))
      (outline (path signal 5  -196.8 -150  -19.6 -150))
      (outline (path signal 5  -19.6 -150  157.4 -150))
      (outline (path signal 5  -19.6 -159.8  -19.6 -150))
      (outline (path signal 5  -19.6 -150  -19.6 283))
      (outline (path signal 5  -196.8 283  -196.8 -150))
      (pin Round[TB]Pad_177.1_mil 1 -19.6 -130.3)
      (pin Round[TB]Pad_177.1_mil 2 -196.8 -12.2)
      (pin Round[TB]Pad_177.1_mil 3 -19.6 110.6)
    )
    (image PIN_ARRAY_5x2
      (outline (path signal 12  -250 100  250 100))
      (outline (path signal 12  250 100  250 -100))
      (outline (path signal 12  250 -100  -250 -100))
      (outline (path signal 12  -250 -100  -250 100))
      (pin Rect[A]Pad_60x60_mil 1 -200 -50)
      (pin Round[A]Pad_60_mil 2 -200 50)
      (pin Round[A]Pad_60_mil 3 -100 -50)
      (pin Round[A]Pad_60_mil 4 -100 50)
      (pin Round[A]Pad_60_mil 5 0 -50)
      (pin Round[A]Pad_60_mil 6 0 50)
      (pin Round[A]Pad_60_mil 7 100 -50)
      (pin Round[A]Pad_60_mil 8 100 50)
      (pin Round[A]Pad_60_mil 9 200 -50)
      (pin Round[A]Pad_60_mil 10 200 50)
    )
    (image PIN_ARRAY_2X1
      (outline (path signal 6  -100 -50  -100 50))
      (outline (path signal 6  -100 50  100 50))
      (outline (path signal 6  100 50  100 -50))
      (outline (path signal 6  100 -50  -100 -50))
      (pin Rect[A]Pad_60x60_mil 1 -50 0)
      (pin Round[A]Pad_60_mil 2 50 0)
    )
    (image "PIN_ARRAY-6X1"
      (outline (path signal 12  -300 -50  -300 50))
      (outline (path signal 12  -300 50  300 50))
      (outline (path signal 12  300 50  300 -50))
      (outline (path signal 12  300 -50  -300 -50))
      (outline (path signal 12  -200 -50  -200 50))
      (pin Rect[A]Pad_60x60_mil 1 -250 0)
      (pin Round[A]Pad_60_mil 2 -150 0)
      (pin Round[A]Pad_60_mil 3 -50 0)
      (pin Round[A]Pad_60_mil 4 50 0)
      (pin Round[A]Pad_60_mil 5 150 0)
      (pin Round[A]Pad_60_mil 6 250 0)
    )
    (image LM78XXV
      (outline (path signal 10  75 175  100 175))
      (outline (path signal 10  100 175  100 -175))
      (outline (path signal 10  100 -175  75 -175))
      (outline (path signal 10  -75 175  75 175))
      (outline (path signal 10  75 175  75 -175))
      (outline (path signal 10  75 -175  -75 -175))
      (outline (path signal 10  -75 -175  -75 175))
      (pin Round[A]Pad_70_mil VI 0 100)
      (pin Rect[A]Pad_70x70_mil GND 0 0)
      (pin Round[A]Pad_70_mil VO 0 -100)
    )
    (image "LED-3MM"
      (outline (path signal 10  72 -50  72 50))
      (pin Round[A]Pad_66_mil 1 -50 0)
      (pin Round[A]Pad_66_mil 2 50 0)
    )
    (image "FUSE5-20"
      (outline (path signal 12  -500 100  500 100))
      (outline (path signal 12  500 100  500 -100))
      (outline (path signal 12  500 -100  -500 -100))
      (outline (path signal 12  -500 -100  -500 100))
      (outline (path signal 12  -200 100  -200 -100))
      (outline (path signal 12  200 100  200 -100))
      (pin Round[A]Pad_150_mil 1 -400 0)
      (pin Round[A]Pad_150_mil 1@1 -200 0)
      (pin Round[A]Pad_150_mil 2 200 0)
      (pin Round[A]Pad_150_mil 2@1 400 0)
    )
    (image "DIP-8__300_ELL"
      (outline (path signal 15  -200 50  -150 50))
      (outline (path signal 15  -150 50  -150 -50))
      (outline (path signal 15  -150 -50  -200 -50))
      (outline (path signal 15  -200 100  200 100))
      (outline (path signal 15  200 100  200 -100))
      (outline (path signal 15  200 -100  -200 -100))
      (outline (path signal 15  -200 -100  -200 100))
      (pin Rect[A]Pad_62x90_mil 1 -150 -150)
      (pin Oval[A]Pad_62x90_mil 2 -50 -150)
      (pin Oval[A]Pad_62x90_mil 3 50 -150)
      (pin Oval[A]Pad_62x90_mil 4 150 -150)
      (pin Oval[A]Pad_62x90_mil 5 150 150)
      (pin Oval[A]Pad_62x90_mil 6 50 150)
      (pin Oval[A]Pad_62x90_mil 7 -50 150)
      (pin Oval[A]Pad_62x90_mil 8 -150 150)
    )
    (image "DIP-40__600_ELL"
      (outline (path signal 15  -1050 50  -1000 50))
      (outline (path signal 15  -1000 50  -1000 -50))
      (outline (path signal 15  -1000 -50  -1050 -50))
      (outline (path signal 15  -1050 250  1050 250))
      (outline (path signal 15  1050 250  1050 -250))
      (outline (path signal 15  1050 -250  -1050 -250))
      (outline (path signal 15  -1050 -250  -1050 250))
      (pin Rect[A]Pad_62x90_mil 1 -950 -300)
      (pin Oval[A]Pad_62x90_mil 2 -850 -300)
      (pin Oval[A]Pad_62x90_mil 3 -750 -300)
      (pin Oval[A]Pad_62x90_mil 4 -650 -300)
      (pin Oval[A]Pad_62x90_mil 5 -550 -300)
      (pin Oval[A]Pad_62x90_mil 6 -450 -300)
      (pin Oval[A]Pad_62x90_mil 7 -350 -300)
      (pin Oval[A]Pad_62x90_mil 8 -250 -300)
      (pin Oval[A]Pad_62x90_mil 9 -150 -300)
      (pin Oval[A]Pad_62x90_mil 10 -50 -300)
      (pin Oval[A]Pad_62x90_mil 11 50 -300)
      (pin Oval[A]Pad_62x90_mil 12 150 -300)
      (pin Oval[A]Pad_62x90_mil 13 250 -300)
      (pin Oval[A]Pad_62x90_mil 14 350 -300)
      (pin Oval[A]Pad_62x90_mil 15 450 -300)
      (pin Oval[A]Pad_62x90_mil 16 550 -300)
      (pin Oval[A]Pad_62x90_mil 17 650 -300)
      (pin Oval[A]Pad_62x90_mil 18 750 -300)
      (pin Oval[A]Pad_62x90_mil 19 850 -300)
      (pin Oval[A]Pad_62x90_mil 20 950 -300)
      (pin Oval[A]Pad_62x90_mil 21 950 300)
      (pin Oval[A]Pad_62x90_mil 22 850 300)
      (pin Oval[A]Pad_62x90_mil 23 750 300)
      (pin Oval[A]Pad_62x90_mil 24 650 300)
      (pin Oval[A]Pad_62x90_mil 25 550 300)
      (pin Oval[A]Pad_62x90_mil 26 450 300)
      (pin Oval[A]Pad_62x90_mil 27 350 300)
      (pin Oval[A]Pad_62x90_mil 28 250 300)
      (pin Oval[A]Pad_62x90_mil 29 150 300)
      (pin Oval[A]Pad_62x90_mil 30 50 300)
      (pin Oval[A]Pad_62x90_mil 31 -50 300)
      (pin Oval[A]Pad_62x90_mil 32 -150 300)
      (pin Oval[A]Pad_62x90_mil 33 -250 300)
      (pin Oval[A]Pad_62x90_mil 34 -350 300)
      (pin Oval[A]Pad_62x90_mil 35 -450 300)
      (pin Oval[A]Pad_62x90_mil 36 -550 300)
      (pin Oval[A]Pad_62x90_mil 37 -650 300)
      (pin Oval[A]Pad_62x90_mil 38 -750 300)
      (pin Oval[A]Pad_62x90_mil 39 -850 300)
      (pin Oval[A]Pad_62x90_mil 40 -950 300)
    )
    (image "DIP-20__300_ELL"
      (outline (path signal 15  -550 50  -500 50))
      (outline (path signal 15  -500 50  -500 -50))
      (outline (path signal 15  -500 -50  -550 -50))
      (outline (path signal 15  -550 100  550 100))
      (outline (path signal 15  550 100  550 -100))
      (outline (path signal 15  550 -100  -550 -100))
      (outline (path signal 15  -550 -100  -550 100))
      (pin Rect[A]Pad_62x90_mil 1 -450 -150)
      (pin Oval[A]Pad_62x90_mil 2 -350 -150)
      (pin Oval[A]Pad_62x90_mil 3 -250 -150)
      (pin Oval[A]Pad_62x90_mil 4 -150 -150)
      (pin Oval[A]Pad_62x90_mil 5 -50 -150)
      (pin Oval[A]Pad_62x90_mil 6 50 -150)
      (pin Oval[A]Pad_62x90_mil 7 150 -150)
      (pin Oval[A]Pad_62x90_mil 8 250 -150)
      (pin Oval[A]Pad_62x90_mil 9 350 -150)
      (pin Oval[A]Pad_62x90_mil 10 450 -150)
      (pin Oval[A]Pad_62x90_mil 11 450 150)
      (pin Oval[A]Pad_62x90_mil 12 350 150)
      (pin Oval[A]Pad_62x90_mil 13 250 150)
      (pin Oval[A]Pad_62x90_mil 14 150 150)
      (pin Oval[A]Pad_62x90_mil 15 50 150)
      (pin Oval[A]Pad_62x90_mil 16 -50 150)
      (pin Oval[A]Pad_62x90_mil 17 -150 150)
      (pin Oval[A]Pad_62x90_mil 18 -250 150)
      (pin Oval[A]Pad_62x90_mil 19 -350 150)
      (pin Oval[A]Pad_62x90_mil 20 -450 150)
    )
    (image D3
      (outline (path signal 12  150 0  120 0))
      (outline (path signal 12  120 0  120 40))
      (outline (path signal 12  120 40  -120 40))
      (outline (path signal 12  -120 40  -120 0))
      (outline (path signal 12  -120 0  -150 0))
      (outline (path signal 12  -120 0  -120 -40))
      (outline (path signal 12  -120 -40  120 -40))
      (outline (path signal 12  120 -40  120 0))
      (outline (path signal 12  100 40  100 -40))
      (outline (path signal 12  90 -40  90 40))
      (pin Rect[A]Pad_55x55_mil 2 150 0)
      (pin Round[A]Pad_55_mil 1 -150 0)
    )
    (image "crystal-HC49/S"
      (outline (path signal 2.6  -175 -100  175 -100))
      (outline (path signal 2.6  175 -100  175 100))
      (outline (path signal 2.6  -175 100  175 100))
      (outline (path signal 2.6  -175 -100  -175 100))
      (outline (path signal 2.6  -200 -75  -175 -75))
      (outline (path signal 2.6  -175 -75  -175 75))
      (outline (path signal 2.6  -200 75  -175 75))
      (outline (path signal 2.6  -200 -75  -200 75))
      (outline (path signal 2.6  -225 -50  -200 -50))
      (outline (path signal 2.6  -200 -50  -200 50))
      (outline (path signal 2.6  -225 50  -200 50))
      (outline (path signal 2.6  -225 -50  -225 50))
      (outline (path signal 2.6  175 -75  200 -75))
      (outline (path signal 2.6  200 -75  200 75))
      (outline (path signal 2.6  175 75  200 75))
      (outline (path signal 2.6  175 -75  175 75))
      (outline (path signal 2.6  200 -50  225 -50))
      (outline (path signal 2.6  225 -50  225 50))
      (outline (path signal 2.6  200 50  225 50))
      (outline (path signal 2.6  200 -50  200 50))
      (outline (path signal 16  -120 -85  120 -85))
      (outline (path signal 16  -120 85  120 85))
      (outline (path signal 6  -120 -65  120 -65))
      (outline (path signal 6  120 65  -120 65))
      (outline (path signal 6  -10 30  10 30))
      (outline (path signal 6  10 30  10 -30))
      (outline (path signal 6  10 -30  -10 -30))
      (outline (path signal 6  -10 -30  -10 30))
      (outline (path signal 6  25 30  25 0))
      (outline (path signal 6  25 0  25 -30))
      (outline (path signal 6  -25 30  -25 0))
      (outline (path signal 6  -25 0  -25 -30))
      (outline (path signal 6  25 0  50 0))
      (outline (path signal 6  -25 0  -50 0))
      (pin Round[TB]Pad_52_mil 1 -95 0)
      (pin Round[TB]Pad_52_mil 2 95 0)
    )
    (image C2
      (outline (path signal 12  -140 40  140 40))
      (outline (path signal 12  140 40  140 -40))
      (outline (path signal 12  140 -40  -140 -40))
      (outline (path signal 12  -140 -40  -140 40))
      (outline (path signal 12  -140 20  -120 40))
      (pin Round[A]Pad_55_mil 1 -100 0)
      (pin Round[A]Pad_55_mil 2 100 0)
    )
    (image C1V5
      (outline (path signal 5  100.1 0  95.2 -30.9  81 -58.8  58.8 -81  30.9 -95.2  0 -100.1
            -30.9 -95.2  -58.8 -81  -81 -58.8  -95.2 -30.9  -100.1 0  -95.2 30.9
            -81 58.8  -58.8 81  -30.9 95.2  0 100.1  30.9 95.2  58.8 81
            81 58.8  95.2 30.9))
      (pin Rect[A]Pad_55x55_mil 1 -50 0)
      (pin Round[A]Pad_55_mil 2 50 0)
    )
    (image C1
      (outline (path signal 12  -98 50  100 50))
      (outline (path signal 12  100 50  100 -50))
      (outline (path signal 12  100 -50  -100 -50))
      (outline (path signal 12  -100 -50  -100 50))
      (outline (path signal 12  -100 25  -75 50))
      (pin Round[A]Pad_55_mil 1 -50 0)
      (pin Round[A]Pad_55_mil 2 50 0)
    )
    (image bnc_2.0
      (outline (path signal 15  360 80  680 80))
      (outline (path signal 15  680 80  720 40))
      (outline (path signal 15  720 40  720 -40))
      (outline (path signal 15  720 -40  680 -80))
      (outline (path signal 15  680 -80  360 -80))
      (outline (path signal 15  -360 140  -140 360))
      (outline (path signal 15  -360 -140  -140 -360))
      (outline (path signal 15  -360 0  -360 -140))
      (outline (path signal 15  -360 0  -360 140))
      (outline (path signal 15  360 140  140 360))
      (outline (path signal 15  360 -140  140 -360))
      (outline (path signal 15  360 0  360 -140))
      (outline (path signal 15  360 0  360 140))
      (outline (path signal 15  0 -360  140 -360))
      (outline (path signal 15  0 -360  -140 -360))
      (outline (path signal 15  0 360  -140 360))
      (outline (path signal 15  0 360  140 360))
      (outline (path signal 15  291.5 0  277.2 -90  235.8 -171.3  171.3 -235.8  90 -277.2
            0 -291.5  -90 -277.2  -171.3 -235.8  -235.8 -171.3  -277.2 -90
            -291.5 0  -277.2 90  -235.8 171.3  -171.3 235.8  -90 277.2  0 291.5
            90 277.2  171.3 235.8  235.8 171.3  277.2 90))
      (pin Round[A]Pad_59.1_mil 2 640 0)
      (pin Round[A]Pad_78.7_mil 1 0 0)
    )
    (padstack Round[A]Pad_150_mil
      (shape (circle Front 150))
      (shape (circle Back 150))
      (attach off)
    )
    (padstack Round[TB]Pad_177.1_mil
      (shape (circle Front 177.1))
      (shape (circle Back 177.1))
      (attach off)
    )
    (padstack Round[TB]Pad_52_mil
      (shape (circle Front 52))
      (shape (circle Back 52))
      (attach off)
    )
    (padstack Round[A]Pad_55_mil
      (shape (circle Front 55))
      (shape (circle Back 55))
      (attach off)
    )
    (padstack Round[A]Pad_59.1_mil
      (shape (circle Front 59.1))
      (shape (circle Back 59.1))
      (attach off)
    )
    (padstack Round[A]Pad_60_mil
      (shape (circle Front 60))
      (shape (circle Back 60))
      (attach off)
    )
    (padstack Round[A]Pad_66_mil
      (shape (circle Front 66))
      (shape (circle Back 66))
      (attach off)
    )
    (padstack Round[A]Pad_70_mil
      (shape (circle Front 70))
      (shape (circle Back 70))
      (attach off)
    )
    (padstack Round[A]Pad_78.7_mil
      (shape (circle Front 78.7))
      (shape (circle Back 78.7))
      (attach off)
    )
    (padstack Oval[A]Pad_62x90_mil
      (shape (path Front 62  0 -14  0 14))
      (shape (path Back 62  0 -14  0 14))
      (attach off)
    )
    (padstack Oval[A]Pad_120x68_mil
      (shape (path Front 68  -26 0  26 0))
      (shape (path Back 68  -26 0  26 0))
      (attach off)
    )
    (padstack Rect[A]Pad_55x55_mil
      (shape (rect Front -27.5 -27.5 27.5 27.5))
      (shape (rect Back -27.5 -27.5 27.5 27.5))
      (attach off)
    )
    (padstack Rect[A]Pad_60x60_mil
      (shape (rect Front -30 -30 30 30))
      (shape (rect Back -30 -30 30 30))
      (attach off)
    )
    (padstack Rect[A]Pad_62x90_mil
      (shape (rect Front -31 -45 31 45))
      (shape (rect Back -31 -45 31 45))
      (attach off)
    )
    (padstack Rect[A]Pad_70x70_mil
      (shape (rect Front -35 -35 35 35))
      (shape (rect Back -35 -35 35 35))
      (attach off)
    )
    (padstack "Via[0-1]_35:25_mil"
      (shape (circle Front 35))
      (shape (circle Back 35))
      (attach off)
    )
    (padstack "Via[0-1]_35:0_mil"
      (shape (circle Front 35))
      (shape (circle Back 35))
      (attach off)
    )
  )
  (network
    (net +5V
      (pins R12-1 R16-1 R15-1 JP1-2 P1-2 U3-11 U3-31 U4-4 U4-18)
    )
    (net +9V
      (pins R1-1 U1-VI F1-2 F1-2@1 U2-4 U2-8 D2-2 D1-2 C1-1)
    )
    (net -5V
      (pins U4-3 U4-5 D3-1 D5-1 C4-2)
    )
    (net /BIT0
      (pins D14-1 U3-19 U4-14)
    )
    (net /BIT1
      (pins D13-1 U3-20 U4-13)
    )
    (net /BIT2
      (pins D12-1 U3-21 U4-12)
    )
    (net /BIT3
      (pins D11-1 U3-22 U4-11)
    )
    (net /BIT4
      (pins D10-1 U3-27 U4-10)
    )
    (net /BIT5
      (pins D9-1 U3-28 U4-9)
    )
    (net /BIT6
      (pins D8-1 U3-29 U4-8)
    )
    (net /BIT7
      (pins D7-1 U3-30 U4-7)
    )
    (net /CS
      (pins R25-1 R19-2 P2-2)
    )
    (net /PGC_
      (pins P1-5 U3-39)
    )
    (net /PGD_
      (pins P1-4 U3-40)
    )
    (net /PGM_
      (pins P1-6 U3-38)
    )
    (net /RA0
      (pins R20-1 U3-2)
    )
    (net /RA1
      (pins R18-1 U3-3)
    )
    (net /RA2
      (pins R17-1 U3-4)
    )
    (net /RA3
      (pins R19-1 U3-5)
    )
    (net /RA4
      (pins JP2-2 U3-6)
    )
    (net /RESET
      (pins R26-1 R20-2 P2-1)
    )
    (net /SCLK
      (pins R23-1 R17-2 P2-5)
    )
    (net /SDA
      (pins R24-1 R18-2 P2-4)
    )
    (net /VIO
      (pins R22-1 R16-2 P2-6)
    )
    (net /VLCD
      (pins R21-1 R15-2 P2-7)
    )
    (net /VLED
      (pins R14-2 P2-8)
    )
    (net /Vpp/#MCLR
      (pins R13-2 P1-1 U3-1)
    )
    (net GND
      (pins SW4-1 SW2-1 SW2-1@1 SW1-1 SW1-1@1 SW3-1 SW3-1@1 R11-2 R8-2 R7-2 R6-2 R5-2
        R4-2 R3-2 R9-2 R10-2 R26-2 R25-2 R24-2 R23-2 R22-2 R21-2 J1-2 J1-3 P2-3 P1-3
        U1-GND U2-1 U3-12 U3-32 U4-6 U4-15 U4-16 U4-17 D2-1 D4-2 D5-2 C2-2 C1-2 C4-1
        C7-2 C6-2 C5-2 P3-2)
    )
    (net "N-000010"
      (pins D6-1 U3-8)
    )
    (net "N-000011"
      (pins R3-1 D6-2)
    )
    (net "N-000012"
      (pins U4-2 P3-1)
    )
    (net "N-000020"
      (pins R14-1 JP2-1)
    )
    (net "N-000030"
      (pins SW3-2 SW3-2@1 U3-35)
    )
    (net "N-000040"
      (pins SW2-2 SW2-2@1 U3-34)
    )
    (net "N-000041"
      (pins SW1-2 SW1-2@1 U3-33)
    )
    (net "N-000043"
      (pins R11-1 D14-2)
    )
    (net "N-000044"
      (pins R4-1 D7-2)
    )
    (net "N-000045"
      (pins R8-1 D11-2)
    )
    (net "N-000046"
      (pins R9-1 D12-2)
    )
    (net "N-000047"
      (pins R10-1 D13-2)
    )
    (net "N-000048"
      (pins R6-1 D9-2)
    )
    (net "N-000049"
      (pins R7-1 D10-2)
    )
    (net "N-000050"
      (pins R5-1 D8-2)
    )
    (net "N-000056"
      (pins R2-1 R1-2 U2-7)
    )
    (net "N-000057"
      (pins U3-14 X1-2 C6-1)
    )
    (net "N-000061"
      (pins U3-13 X1-1 C7-1)
    )
    (net "N-000062"
      (pins JP1-1 U1-VO D1-1 C2-1)
    )
    (net "N-000064"
      (pins D3-2 D4-1 C3-2)
    )
    (net "N-000067"
      (pins R2-2 U2-2 U2-6 C5-1)
    )
    (net "N-000068"
      (pins J1-1 F1-1 F1-1@1)
    )
    (net "N-000069"
      (pins U2-3 C3-1)
    )
    (net "N-000071"
      (pins SW4-2 R12-2 R13-1)
    )
    (class kicad_default "" +5V +9V -5V /BIT0 /BIT1 /BIT2 /BIT3 /BIT4 /BIT5
      /BIT6 /BIT7 /CS /PGC_ /PGD_ /PGM_ /RA0 /RA1 /RA2 /RA3 /RA4 /RESET /SCLK
      /SDA /VIO /VLCD /VLED /Vpp/#MCLR GND "N-000010" "N-000011" "N-000012"
      "N-000020" "N-000030" "N-000040" "N-000041" "N-000043" "N-000044" "N-000045"
      "N-000046" "N-000047" "N-000048" "N-000049" "N-000050" "N-000056" "N-000057"
      "N-000061" "N-000062" "N-000064" "N-000067" "N-000068" "N-000069" "N-000071"
      (circuit
        (use_via Via[0-1]_35:25_mil)
      )
      (rule
        (width 27.6)
        (clearance 23.7)
      )
    )
  )
  (wiring
    (wire (path Back 27.6  5950 -3075  5950 -3175)(net +5V)(type protect))
    (wire (path Back 27.6  5850 -2775  5850 -2675)(net +5V)(type protect))
    (wire (path Back 27.6  5125 -1800  5125 -1700)(net +5V)(type protect))
    (wire (path Back 27.6  3700 -2050  3800 -2050)(net +5V)(type protect))
    (wire (path Back 27.6  5225 -2400  5225 -2500)(net +5V)(type protect))
    (wire (path Back 27.6  5850 -3075  5850 -3175)(net -5V)(type protect))
    (wire (path Back 27.6  6050 -3075  6050 -3175)(net -5V)(type protect))
    (wire (path Back 27.6  6250 -2775  6250 -2675)(net /BIT0)(type protect))
    (wire (path Back 27.6  6025 -2400  6025 -2500)(net /BIT0)(type protect))
    (wire (path Back 27.6  6350 -2775  6350 -2675)(net /BIT1)(type protect))
    (wire (path Back 27.6  6125 -2400  6125 -2500)(net /BIT1)(type protect))
    (wire (path Back 27.6  6450 -2775  6450 -2675)(net /BIT2)(type protect))
    (wire (path Back 27.6  6125 -1800  6125 -1700)(net /BIT2)(type protect))
    (wire (path Back 27.6  6550 -2775  6550 -2675)(net /BIT3)(type protect))
    (wire (path Back 27.6  6025 -1800  6025 -1700)(net /BIT3)(type protect))
    (wire (path Back 27.6  6550 -3075  6550 -3175)(net /BIT4)(type protect))
    (wire (path Back 27.6  5525 -1800  5525 -1700)(net /BIT4)(type protect))
    (wire (path Back 27.6  6450 -3075  6450 -3175)(net /BIT5)(type protect))
    (wire (path Back 27.6  5425 -1800  5425 -1700)(net /BIT5)(type protect))
    (wire (path Back 27.6  6350 -3075  6350 -3175)(net /BIT6)(type protect))
    (wire (path Back 27.6  5325 -1800  5325 -1700)(net /BIT6)(type protect))
    (wire (path Back 27.6  6250 -3075  6250 -3175)(net /BIT7)(type protect))
    (wire (path Back 27.6  5225 -1800  5225 -1700)(net /BIT7)(type protect))
    (wire (path Back 27.6  4325 -1800  4325 -1700)(net /PGC_)(type protect))
    (wire (path Back 27.6  3700 -1750  3800 -1750)(net /PGC_)(type protect))
    (wire (path Back 27.6  4225 -1800  4225 -1700)(net /PGD_)(type protect))
    (wire (path Back 27.6  3700 -1850  3800 -1850)(net /PGD_)(type protect))
    (wire (path Back 27.6  3700 -1650  3800 -1650)(net /PGM_)(type protect))
    (wire (path Back 27.6  4425 -1800  4425 -1700)(net /PGM_)(type protect))
    (wire (path Back 27.6  4325 -2400  4325 -2500)(net /RA0)(type protect))
    (wire (path Back 27.6  4425 -2400  4425 -2500)(net /RA1)(type protect))
    (wire (path Back 27.6  4525 -2400  4525 -2500)(net /RA2)(type protect))
    (wire (path Back 27.6  4625 -2400  4625 -2500)(net /RA3)(type protect))
    (wire (path Back 27.6  4725 -2400  4725 -2500)(net /RA4)(type protect))
    (wire (path Back 27.6  4225 -2400  4225 -2500)(net /Vpp/#MCLR)(type protect))
    (wire (path Back 27.6  3700 -2150  3800 -2150)(net /Vpp/#MCLR)(type protect))
    (wire (path Back 27.6  6150 -3075  6150 -3175)(net GND)(type protect))
    (wire (path Back 27.6  6150 -2775  6150 -2675)(net GND)(type protect))
    (wire (path Back 27.6  6050 -2775  6050 -2675)(net GND)(type protect))
    (wire (path Back 27.6  5950 -2775  5950 -2675)(net GND)(type protect))
    (wire (path Back 27.6  5325 -2400  5325 -2500)(net GND)(type protect))
    (wire (path Back 27.6  5025 -1800  5025 -1700)(net GND)(type protect))
    (wire (path Back 27.6  3700 -1950  3800 -1950)(net GND)(type protect))
    (wire (path Back 27.6  4925 -2400  4925 -2500)(net "N-000010")(type protect))
    (wire (path Back 27.6  5750 -3075  5750 -3175)(net "N-000012")(type protect))
    (wire (path Back 27.6  4725 -1800  4725 -1700)(net "N-000030")(type protect))
    (wire (path Back 27.6  4825 -1800  4825 -1700)(net "N-000040")(type protect))
    (wire (path Back 27.6  4925 -1800  4925 -1700)(net "N-000041")(type protect))
    (wire (path Back 27.6  5525 -2400  5525 -2500)(net "N-000057")(type protect))
    (wire (path Back 27.6  5425 -2400  5425 -2500)(net "N-000061")(type protect))
    (via "Via[0-1]_35:25_mil"  5950 -3175 (net +5V)(type protect))
    (via "Via[0-1]_35:25_mil"  5850 -2675 (net +5V)(type protect))
    (via "Via[0-1]_35:25_mil"  5125 -1700 (net +5V)(type protect))
    (via "Via[0-1]_35:25_mil"  3800 -2050 (net +5V)(type protect))
    (via "Via[0-1]_35:25_mil"  5225 -2500 (net +5V)(type protect))
    (via "Via[0-1]_35:25_mil"  5850 -3175 (net -5V)(type protect))
    (via "Via[0-1]_35:25_mil"  6050 -3175 (net -5V)(type protect))
    (via "Via[0-1]_35:25_mil"  6250 -2675 (net /BIT0)(type protect))
    (via "Via[0-1]_35:25_mil"  6025 -2500 (net /BIT0)(type protect))
    (via "Via[0-1]_35:25_mil"  6350 -2675 (net /BIT1)(type protect))
    (via "Via[0-1]_35:25_mil"  6125 -2500 (net /BIT1)(type protect))
    (via "Via[0-1]_35:25_mil"  6450 -2675 (net /BIT2)(type protect))
    (via "Via[0-1]_35:25_mil"  6125 -1700 (net /BIT2)(type protect))
    (via "Via[0-1]_35:25_mil"  6550 -2675 (net /BIT3)(type protect))
    (via "Via[0-1]_35:25_mil"  6025 -1700 (net /BIT3)(type protect))
    (via "Via[0-1]_35:25_mil"  6550 -3175 (net /BIT4)(type protect))
    (via "Via[0-1]_35:25_mil"  5525 -1700 (net /BIT4)(type protect))
    (via "Via[0-1]_35:25_mil"  6450 -3175 (net /BIT5)(type protect))
    (via "Via[0-1]_35:25_mil"  5425 -1700 (net /BIT5)(type protect))
    (via "Via[0-1]_35:25_mil"  6350 -3175 (net /BIT6)(type protect))
    (via "Via[0-1]_35:25_mil"  5325 -1700 (net /BIT6)(type protect))
    (via "Via[0-1]_35:25_mil"  6250 -3175 (net /BIT7)(type protect))
    (via "Via[0-1]_35:25_mil"  5225 -1700 (net /BIT7)(type protect))
    (via "Via[0-1]_35:25_mil"  4325 -1700 (net /PGC_)(type protect))
    (via "Via[0-1]_35:25_mil"  3800 -1750 (net /PGC_)(type protect))
    (via "Via[0-1]_35:25_mil"  4225 -1700 (net /PGD_)(type protect))
    (via "Via[0-1]_35:25_mil"  3800 -1850 (net /PGD_)(type protect))
    (via "Via[0-1]_35:25_mil"  4425 -1700 (net /PGM_)(type protect))
    (via "Via[0-1]_35:25_mil"  3800 -1650 (net /PGM_)(type protect))
    (via "Via[0-1]_35:25_mil"  4325 -2500 (net /RA0)(type protect))
    (via "Via[0-1]_35:25_mil"  4425 -2500 (net /RA1)(type protect))
    (via "Via[0-1]_35:25_mil"  4525 -2500 (net /RA2)(type protect))
    (via "Via[0-1]_35:25_mil"  4625 -2500 (net /RA3)(type protect))
    (via "Via[0-1]_35:25_mil"  4725 -2500 (net /RA4)(type protect))
    (via "Via[0-1]_35:25_mil"  4225 -2500 (net /Vpp/#MCLR)(type protect))
    (via "Via[0-1]_35:25_mil"  3800 -2150 (net /Vpp/#MCLR)(type protect))
    (via "Via[0-1]_35:25_mil"  6150 -3175 (net GND)(type protect))
    (via "Via[0-1]_35:25_mil"  6150 -2675 (net GND)(type protect))
    (via "Via[0-1]_35:25_mil"  6050 -2675 (net GND)(type protect))
    (via "Via[0-1]_35:25_mil"  5950 -2675 (net GND)(type protect))
    (via "Via[0-1]_35:25_mil"  5325 -2500 (net GND)(type protect))
    (via "Via[0-1]_35:25_mil"  3800 -1950 (net GND)(type protect))
    (via "Via[0-1]_35:25_mil"  5025 -1700 (net GND)(type protect))
    (via "Via[0-1]_35:25_mil"  4925 -2500 (net "N-000010")(type protect))
    (via "Via[0-1]_35:25_mil"  5750 -3175 (net "N-000012")(type protect))
    (via "Via[0-1]_35:25_mil"  4725 -1700 (net "N-000030")(type protect))
    (via "Via[0-1]_35:25_mil"  4825 -1700 (net "N-000040")(type protect))
    (via "Via[0-1]_35:25_mil"  4925 -1700 (net "N-000041")(type protect))
    (via "Via[0-1]_35:25_mil"  5525 -2500 (net "N-000057")(type protect))
    (via "Via[0-1]_35:25_mil"  5425 -2500 (net "N-000061")(type protect))
  )
)
