verilog work "C:/Users/ktw1234/Downloads/16BitALU (2)/16BitALU/work/planAhead/16BitALU/16BitALU.srcs/sources_1/imports/verilog/alu_shift16_10.v"
verilog work "C:/Users/ktw1234/Downloads/16BitALU (2)/16BitALU/work/planAhead/16BitALU/16BitALU.srcs/sources_1/imports/verilog/alu_comp16_8.v"
verilog work "C:/Users/ktw1234/Downloads/16BitALU (2)/16BitALU/work/planAhead/16BitALU/16BitALU.srcs/sources_1/imports/verilog/alu_bool16_9.v"
verilog work "C:/Users/ktw1234/Downloads/16BitALU (2)/16BitALU/work/planAhead/16BitALU/16BitALU.srcs/sources_1/imports/verilog/alu_add16_7.v"
verilog work "C:/Users/ktw1234/Downloads/16BitALU (2)/16BitALU/work/planAhead/16BitALU/16BitALU.srcs/sources_1/imports/verilog/pipeline_5.v"
verilog work "C:/Users/ktw1234/Downloads/16BitALU (2)/16BitALU/work/planAhead/16BitALU/16BitALU.srcs/sources_1/imports/verilog/alu_6.v"
verilog work "C:/Users/ktw1234/Downloads/16BitALU (2)/16BitALU/work/planAhead/16BitALU/16BitALU.srcs/sources_1/imports/verilog/reset_conditioner_3.v"
verilog work "C:/Users/ktw1234/Downloads/16BitALU (2)/16BitALU/work/planAhead/16BitALU/16BitALU.srcs/sources_1/imports/verilog/edge_detector_1.v"
verilog work "C:/Users/ktw1234/Downloads/16BitALU (2)/16BitALU/work/planAhead/16BitALU/16BitALU.srcs/sources_1/imports/verilog/button_conditioner_2.v"
verilog work "C:/Users/ktw1234/Downloads/16BitALU (2)/16BitALU/work/planAhead/16BitALU/16BitALU.srcs/sources_1/imports/verilog/alu_test_4.v"
verilog work "C:/Users/ktw1234/Downloads/16BitALU (2)/16BitALU/work/planAhead/16BitALU/16BitALU.srcs/sources_1/imports/verilog/mojo_top_0.v"
