Release 14.2 - xst P.28xd (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.22 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.22 secs
 
--> Reading design: rca2.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "rca2.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "rca2"
Output Format                      : NGC
Target Device                      : xc3s100e-5-cp132

---- Source Options
Top Module Name                    : rca2
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
WARNING:HDLCompilers:176 - Include directory \Users\callumstewart\Desktop\Desktop2\Verilog2\RCA\ does not exist
Compiling verilog file "E:/Users/callumstewart/Desktop/Desktop2/Verilog2/RCA/full_adder.v" in library work
Compiling verilog file "switcher.v" in library work
Module <full_adder> compiled
Compiling verilog file "seg7.v" in library work
Module <switcher> compiled
Compiling verilog file "clockDivider.v" in library work
Module <seg7> compiled
Compiling verilog file "rca2.v" in library work
Module <clkDivider> compiled
Module <rca2> compiled
No errors in compilation
Analysis of file <"rca2.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <rca2> in library <work>.

Analyzing hierarchy for module <full_adder> in library <work>.

Analyzing hierarchy for module <seg7> in library <work>.

Analyzing hierarchy for module <clkDivider> in library <work>.

Analyzing hierarchy for module <switcher> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <rca2>.
Module <rca2> is correct for synthesis.
 
Analyzing module <full_adder> in library <work>.
Module <full_adder> is correct for synthesis.
 
Analyzing module <seg7> in library <work>.
Module <seg7> is correct for synthesis.
 
Analyzing module <clkDivider> in library <work>.
Module <clkDivider> is correct for synthesis.
 
Analyzing module <switcher> in library <work>.
Module <switcher> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <full_adder>.
    Related source file is "E:/Users/callumstewart/Desktop/Desktop2/Verilog2/RCA/full_adder.v".
    Found 1-bit xor2 for signal <sum>.
    Found 1-bit xor2 for signal <cout$xor0000> created at line 11.
Unit <full_adder> synthesized.


Synthesizing Unit <seg7>.
    Related source file is "seg7.v".
    Found 16x8-bit ROM for signal <led>.
    Found 4-bit subtractor for signal <bcd2$share0000>.
    Found 5-bit comparator greatequal for signal <led2$cmp_ge0000> created at line 33.
    Found 5-bit comparator greatequal for signal <led2$cmp_ge0001> created at line 38.
    Found 5-bit comparator less for signal <led2$cmp_lt0000> created at line 33.
    Found 5-bit comparator less for signal <led2$cmp_lt0001> created at line 38.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Adder/Subtractor(s).
	inferred   4 Comparator(s).
Unit <seg7> synthesized.


Synthesizing Unit <clkDivider>.
    Related source file is "clockDivider.v".
    Found 31-bit up counter for signal <counter>.
    Summary:
	inferred   1 Counter(s).
Unit <clkDivider> synthesized.


Synthesizing Unit <switcher>.
    Related source file is "switcher.v".
    Found 4-bit register for signal <anode>.
    Found 8-bit register for signal <ledx>.
    Found 1-bit register for signal <S>.
    Summary:
	inferred  13 D-type flip-flop(s).
Unit <switcher> synthesized.


Synthesizing Unit <rca2>.
    Related source file is "rca2.v".
WARNING:Xst:1780 - Signal <carry_out<0>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <rca2> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x8-bit ROM                                          : 1
# Adders/Subtractors                                   : 1
 4-bit subtractor                                      : 1
# Counters                                             : 1
 31-bit up counter                                     : 1
# Registers                                            : 3
 1-bit register                                        : 1
 4-bit register                                        : 1
 8-bit register                                        : 1
# Comparators                                          : 4
 5-bit comparator greatequal                           : 2
 5-bit comparator less                                 : 2
# Xors                                                 : 8
 1-bit xor2                                            : 8

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <anode_0> in Unit <switch> is equivalent to the following FF/Latch, which will be removed : <anode_1> 
WARNING:Xst:1710 - FF/Latch <anode_0> (without init value) has a constant value of 1 in block <switch>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x8-bit ROM                                          : 1
# Adders/Subtractors                                   : 1
 4-bit subtractor                                      : 1
# Counters                                             : 1
 31-bit up counter                                     : 1
# Registers                                            : 13
 Flip-Flops                                            : 13
# Comparators                                          : 4
 5-bit comparator greatequal                           : 2
 5-bit comparator less                                 : 2
# Xors                                                 : 8
 1-bit xor2                                            : 8

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <anode_0> (without init value) has a constant value of 1 in block <switcher>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <anode_1> (without init value) has a constant value of 1 in block <switcher>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <rca2> ...

Optimizing unit <seg7> ...

Optimizing unit <switcher> ...
WARNING:Xst:1710 - FF/Latch <switch/ledx_0> (without init value) has a constant value of 1 in block <rca2>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <switch/S> in Unit <rca2> is equivalent to the following FF/Latch, which will be removed : <switch/anode_3> 
Found area constraint ratio of 100 (+ 5) on block rca2, actual ratio is 6.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 40
 Flip-Flops                                            : 40

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : rca2.ngr
Top Level Output File Name         : rca2
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 27

Cell Usage :
# BELS                             : 182
#      GND                         : 1
#      INV                         : 1
#      LUT1                        : 30
#      LUT2                        : 32
#      LUT3                        : 7
#      LUT4                        : 32
#      LUT4_L                      : 1
#      MUXCY                       : 38
#      MUXF5                       : 8
#      VCC                         : 1
#      XORCY                       : 31
# FlipFlops/Latches                : 40
#      FD                          : 4
#      FDC                         : 31
#      FDR                         : 2
#      FDS                         : 3
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 26
#      IBUF                        : 9
#      OBUF                        : 17
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-5 

 Number of Slices:                       58  out of    960     6%  
 Number of Slice Flip Flops:             40  out of   1920     2%  
 Number of 4 input LUTs:                103  out of   1920     5%  
 Number of IOs:                          27
 Number of bonded IOBs:                  27  out of     83    32%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
mclk                               | BUFGP                  | 31    |
clkDiv(clky/clkDivOut_wg_cy<7>:O)  | NONE(*)(switch/anode_2)| 9     |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
rs                                 | IBUF                   | 31    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 5.509ns (Maximum Frequency: 181.523MHz)
   Minimum input arrival time before clock: 10.815ns
   Maximum output required time after clock: 4.519ns
   Maximum combinational path delay: 8.526ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'mclk'
  Clock period: 5.509ns (frequency: 181.523MHz)
  Total number of paths / destination ports: 1457 / 31
-------------------------------------------------------------------------
Delay:               5.509ns (Levels of Logic = 32)
  Source:            clky/counter_1 (FF)
  Destination:       clky/counter_30 (FF)
  Source Clock:      mclk rising
  Destination Clock: mclk rising

  Data Path: clky/counter_1 to clky/counter_30
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.514   0.532  clky/counter_1 (clky/counter_1)
     LUT1:I0->O            1   0.612   0.000  clky/Mcount_counter_cy<1>_rt (clky/Mcount_counter_cy<1>_rt)
     MUXCY:S->O            1   0.404   0.000  clky/Mcount_counter_cy<1> (clky/Mcount_counter_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  clky/Mcount_counter_cy<2> (clky/Mcount_counter_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  clky/Mcount_counter_cy<3> (clky/Mcount_counter_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  clky/Mcount_counter_cy<4> (clky/Mcount_counter_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  clky/Mcount_counter_cy<5> (clky/Mcount_counter_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  clky/Mcount_counter_cy<6> (clky/Mcount_counter_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  clky/Mcount_counter_cy<7> (clky/Mcount_counter_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  clky/Mcount_counter_cy<8> (clky/Mcount_counter_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  clky/Mcount_counter_cy<9> (clky/Mcount_counter_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  clky/Mcount_counter_cy<10> (clky/Mcount_counter_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  clky/Mcount_counter_cy<11> (clky/Mcount_counter_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  clky/Mcount_counter_cy<12> (clky/Mcount_counter_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  clky/Mcount_counter_cy<13> (clky/Mcount_counter_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  clky/Mcount_counter_cy<14> (clky/Mcount_counter_cy<14>)
     MUXCY:CI->O           1   0.052   0.000  clky/Mcount_counter_cy<15> (clky/Mcount_counter_cy<15>)
     MUXCY:CI->O           1   0.052   0.000  clky/Mcount_counter_cy<16> (clky/Mcount_counter_cy<16>)
     MUXCY:CI->O           1   0.052   0.000  clky/Mcount_counter_cy<17> (clky/Mcount_counter_cy<17>)
     MUXCY:CI->O           1   0.052   0.000  clky/Mcount_counter_cy<18> (clky/Mcount_counter_cy<18>)
     MUXCY:CI->O           1   0.052   0.000  clky/Mcount_counter_cy<19> (clky/Mcount_counter_cy<19>)
     MUXCY:CI->O           1   0.052   0.000  clky/Mcount_counter_cy<20> (clky/Mcount_counter_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  clky/Mcount_counter_cy<21> (clky/Mcount_counter_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  clky/Mcount_counter_cy<22> (clky/Mcount_counter_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  clky/Mcount_counter_cy<23> (clky/Mcount_counter_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  clky/Mcount_counter_cy<24> (clky/Mcount_counter_cy<24>)
     MUXCY:CI->O           1   0.052   0.000  clky/Mcount_counter_cy<25> (clky/Mcount_counter_cy<25>)
     MUXCY:CI->O           1   0.052   0.000  clky/Mcount_counter_cy<26> (clky/Mcount_counter_cy<26>)
     MUXCY:CI->O           1   0.052   0.000  clky/Mcount_counter_cy<27> (clky/Mcount_counter_cy<27>)
     MUXCY:CI->O           1   0.052   0.000  clky/Mcount_counter_cy<28> (clky/Mcount_counter_cy<28>)
     MUXCY:CI->O           0   0.052   0.000  clky/Mcount_counter_cy<29> (clky/Mcount_counter_cy<29>)
     XORCY:CI->O           1   0.699   0.426  clky/Mcount_counter_xor<30> (Result<30>)
     LUT2:I1->O            1   0.612   0.000  clky/Mcount_counter_eqn_301 (clky/Mcount_counter_eqn_30)
     FDC:D                     0.268          clky/counter_30
    ----------------------------------------
    Total                      5.509ns (4.551ns logic, 0.958ns route)
                                       (82.6% logic, 17.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clkDiv'
  Clock period: 4.008ns (frequency: 249.529MHz)
  Total number of paths / destination ports: 12 / 12
-------------------------------------------------------------------------
Delay:               4.008ns (Levels of Logic = 2)
  Source:            switch/S (FF)
  Destination:       switch/ledx_5 (FF)
  Source Clock:      clkDiv rising
  Destination Clock: clkDiv rising

  Data Path: switch/S to switch/ledx_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             13   0.514   0.866  switch/S (switch/S)
     LUT4_L:I2->LO         1   0.612   0.252  switch/ledx_mux0000<5>44_SW0 (N21)
     LUT4:I0->O            1   0.612   0.357  switch/ledx_mux0000<5>44 (switch/ledx_mux0000<5>44)
     FDS:S                     0.795          switch/ledx_5
    ----------------------------------------
    Total                      4.008ns (2.533ns logic, 1.475ns route)
                                       (63.2% logic, 36.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clkDiv'
  Total number of paths / destination ports: 3738 / 10
-------------------------------------------------------------------------
Offset:              10.815ns (Levels of Logic = 10)
  Source:            A<0> (PAD)
  Destination:       switch/ledx_2 (FF)
  Destination Clock: clkDiv rising

  Data Path: A<0> to switch/ledx_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.106   0.568  A_0_IBUF (A_0_IBUF)
     LUT4:I1->O            4   0.612   0.568  fa1/cout1 (carry_out<2>)
     LUT3:I1->O            4   0.612   0.529  fa2/cout1 (carry_out<3>)
     LUT3:I2->O           10   0.612   0.902  fa3/Mxor_sum_Result1 (sum_3_OBUF)
     LUT4:I0->O            8   0.612   0.673  seggy/led2_and00001 (segx<4>)
     LUT3:I2->O            5   0.612   0.607  seggy/led2<2>1 (segx<2>)
     LUT4:I1->O            1   0.612   0.000  seggy/bcd2<2>_F (N27)
     MUXF5:I0->O           7   0.278   0.754  seggy/bcd2<2> (seggy/bcd2<2>)
     LUT4:I0->O            1   0.612   0.000  switch/ledx_mux0000<2>_F (N25)
     MUXF5:I0->O           1   0.278   0.000  switch/ledx_mux0000<2> (switch/ledx_mux0000<2>)
     FD:D                      0.268          switch/ledx_2
    ----------------------------------------
    Total                     10.815ns (6.214ns logic, 4.601ns route)
                                       (57.5% logic, 42.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clkDiv'
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Offset:              4.519ns (Levels of Logic = 1)
  Source:            switch/S (FF)
  Destination:       anode<3> (PAD)
  Source Clock:      clkDiv rising

  Data Path: switch/S to anode<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             13   0.514   0.836  switch/S (switch/S)
     OBUF:I->O                 3.169          anode_3_OBUF (anode<3>)
    ----------------------------------------
    Total                      4.519ns (3.683ns logic, 0.836ns route)
                                       (81.5% logic, 18.5% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 28 / 5
-------------------------------------------------------------------------
Delay:               8.526ns (Levels of Logic = 5)
  Source:            A<0> (PAD)
  Destination:       sum<3> (PAD)

  Data Path: A<0> to sum<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.106   0.568  A_0_IBUF (A_0_IBUF)
     LUT4:I1->O            4   0.612   0.568  fa1/cout1 (carry_out<2>)
     LUT3:I1->O            4   0.612   0.529  fa2/cout1 (carry_out<3>)
     LUT3:I2->O           10   0.612   0.750  fa3/Mxor_sum_Result1 (sum_3_OBUF)
     OBUF:I->O                 3.169          sum_3_OBUF (sum<3>)
    ----------------------------------------
    Total                      8.526ns (6.111ns logic, 2.415ns route)
                                       (71.7% logic, 28.3% route)

=========================================================================


Total REAL time to Xst completion: 14.00 secs
Total CPU time to Xst completion: 13.92 secs
 
--> 

Total memory usage is 213388 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    6 (   0 filtered)
Number of infos    :    4 (   0 filtered)

