#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5ea67ab1dcf0 .scope module, "XorTest" "XorTest" 2 3;
 .timescale 0 0;
v0x5ea67ab8df40_0 .var "in_a", 0 0;
v0x5ea67ab8dfe0_0 .var "in_b", 0 0;
v0x5ea67ab8e0a0_0 .net "out", 0 0, L_0x5ea67ab8ef70;  1 drivers
S_0x5ea67ab1de80 .scope module, "xor_gate" "Xor" 2 7, 3 3 0, S_0x5ea67ab1dcf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5ea67ab8da80_0 .net "in_a", 0 0, v0x5ea67ab8df40_0;  1 drivers
v0x5ea67ab8db20_0 .net "in_b", 0 0, v0x5ea67ab8dfe0_0;  1 drivers
v0x5ea67ab8dbe0_0 .net "out", 0 0, L_0x5ea67ab8ef70;  alias, 1 drivers
v0x5ea67ab8dc80_0 .net "temp_a_and_out", 0 0, L_0x5ea67ab8e400;  1 drivers
v0x5ea67ab8dd20_0 .net "temp_a_out", 0 0, L_0x5ea67ab8e1d0;  1 drivers
v0x5ea67ab8ddc0_0 .net "temp_b_and_out", 0 0, L_0x5ea67ab8e720;  1 drivers
v0x5ea67ab8de60_0 .net "temp_b_out", 0 0, L_0x5ea67ab8e4b0;  1 drivers
S_0x5ea67ab56ce0 .scope module, "and_gate" "And" 3 11, 4 3 0, S_0x5ea67ab1de80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5ea67ab850d0_0 .net "in_a", 0 0, v0x5ea67ab8df40_0;  alias, 1 drivers
v0x5ea67ab851a0_0 .net "in_b", 0 0, L_0x5ea67ab8e1d0;  alias, 1 drivers
v0x5ea67ab85270_0 .net "out", 0 0, L_0x5ea67ab8e400;  alias, 1 drivers
v0x5ea67ab85390_0 .net "temp_out", 0 0, L_0x5ea67ab8e350;  1 drivers
S_0x5ea67ab56f10 .scope module, "nand_gate" "Nand" 4 8, 5 1 0, S_0x5ea67ab56ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5ea67ab8e350 .functor NAND 1, v0x5ea67ab8df40_0, L_0x5ea67ab8e1d0, C4<1>, C4<1>;
v0x5ea67ab59ad0_0 .net "in_a", 0 0, v0x5ea67ab8df40_0;  alias, 1 drivers
v0x5ea67ab59dd0_0 .net "in_b", 0 0, L_0x5ea67ab8e1d0;  alias, 1 drivers
v0x5ea67ab84700_0 .net "out", 0 0, L_0x5ea67ab8e350;  alias, 1 drivers
S_0x5ea67ab84820 .scope module, "not_gate" "Not" 4 9, 6 3 0, S_0x5ea67ab56ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5ea67ab84f20_0 .net "in_a", 0 0, L_0x5ea67ab8e350;  alias, 1 drivers
v0x5ea67ab84fc0_0 .net "out", 0 0, L_0x5ea67ab8e400;  alias, 1 drivers
S_0x5ea67ab84a00 .scope module, "nand_gate" "Nand" 6 7, 5 1 0, S_0x5ea67ab84820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5ea67ab8e400 .functor NAND 1, L_0x5ea67ab8e350, L_0x5ea67ab8e350, C4<1>, C4<1>;
v0x5ea67ab84c70_0 .net "in_a", 0 0, L_0x5ea67ab8e350;  alias, 1 drivers
v0x5ea67ab84d30_0 .net "in_b", 0 0, L_0x5ea67ab8e350;  alias, 1 drivers
v0x5ea67ab84e20_0 .net "out", 0 0, L_0x5ea67ab8e400;  alias, 1 drivers
S_0x5ea67ab85450 .scope module, "and_gate2" "And" 3 15, 4 3 0, S_0x5ea67ab1de80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5ea67ab86440_0 .net "in_a", 0 0, v0x5ea67ab8dfe0_0;  alias, 1 drivers
v0x5ea67ab86510_0 .net "in_b", 0 0, L_0x5ea67ab8e4b0;  alias, 1 drivers
v0x5ea67ab865e0_0 .net "out", 0 0, L_0x5ea67ab8e720;  alias, 1 drivers
v0x5ea67ab86700_0 .net "temp_out", 0 0, L_0x5ea67ab8e670;  1 drivers
S_0x5ea67ab85630 .scope module, "nand_gate" "Nand" 4 8, 5 1 0, S_0x5ea67ab85450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5ea67ab8e670 .functor NAND 1, v0x5ea67ab8dfe0_0, L_0x5ea67ab8e4b0, C4<1>, C4<1>;
v0x5ea67ab858a0_0 .net "in_a", 0 0, v0x5ea67ab8dfe0_0;  alias, 1 drivers
v0x5ea67ab85980_0 .net "in_b", 0 0, L_0x5ea67ab8e4b0;  alias, 1 drivers
v0x5ea67ab85a40_0 .net "out", 0 0, L_0x5ea67ab8e670;  alias, 1 drivers
S_0x5ea67ab85b60 .scope module, "not_gate" "Not" 4 9, 6 3 0, S_0x5ea67ab85450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5ea67ab86290_0 .net "in_a", 0 0, L_0x5ea67ab8e670;  alias, 1 drivers
v0x5ea67ab86330_0 .net "out", 0 0, L_0x5ea67ab8e720;  alias, 1 drivers
S_0x5ea67ab85d40 .scope module, "nand_gate" "Nand" 6 7, 5 1 0, S_0x5ea67ab85b60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5ea67ab8e720 .functor NAND 1, L_0x5ea67ab8e670, L_0x5ea67ab8e670, C4<1>, C4<1>;
v0x5ea67ab85fb0_0 .net "in_a", 0 0, L_0x5ea67ab8e670;  alias, 1 drivers
v0x5ea67ab860a0_0 .net "in_b", 0 0, L_0x5ea67ab8e670;  alias, 1 drivers
v0x5ea67ab86190_0 .net "out", 0 0, L_0x5ea67ab8e720;  alias, 1 drivers
S_0x5ea67ab867c0 .scope module, "not_gate" "Not" 3 10, 6 3 0, S_0x5ea67ab1de80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5ea67ab86ea0_0 .net "in_a", 0 0, v0x5ea67ab8dfe0_0;  alias, 1 drivers
v0x5ea67ab86fd0_0 .net "out", 0 0, L_0x5ea67ab8e1d0;  alias, 1 drivers
S_0x5ea67ab86950 .scope module, "nand_gate" "Nand" 6 7, 5 1 0, S_0x5ea67ab867c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5ea67ab8e1d0 .functor NAND 1, v0x5ea67ab8dfe0_0, v0x5ea67ab8dfe0_0, C4<1>, C4<1>;
v0x5ea67ab86ba0_0 .net "in_a", 0 0, v0x5ea67ab8dfe0_0;  alias, 1 drivers
v0x5ea67ab86cb0_0 .net "in_b", 0 0, v0x5ea67ab8dfe0_0;  alias, 1 drivers
v0x5ea67ab86d70_0 .net "out", 0 0, L_0x5ea67ab8e1d0;  alias, 1 drivers
S_0x5ea67ab870d0 .scope module, "not_gate2" "Not" 3 14, 6 3 0, S_0x5ea67ab1de80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5ea67ab877d0_0 .net "in_a", 0 0, v0x5ea67ab8df40_0;  alias, 1 drivers
v0x5ea67ab87900_0 .net "out", 0 0, L_0x5ea67ab8e4b0;  alias, 1 drivers
S_0x5ea67ab87260 .scope module, "nand_gate" "Nand" 6 7, 5 1 0, S_0x5ea67ab870d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5ea67ab8e4b0 .functor NAND 1, v0x5ea67ab8df40_0, v0x5ea67ab8df40_0, C4<1>, C4<1>;
v0x5ea67ab874d0_0 .net "in_a", 0 0, v0x5ea67ab8df40_0;  alias, 1 drivers
v0x5ea67ab875e0_0 .net "in_b", 0 0, v0x5ea67ab8df40_0;  alias, 1 drivers
v0x5ea67ab876a0_0 .net "out", 0 0, L_0x5ea67ab8e4b0;  alias, 1 drivers
S_0x5ea67ab87a00 .scope module, "or_gate" "Or" 3 18, 7 3 0, S_0x5ea67ab1de80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5ea67ab8d3d0_0 .net "branch1_out", 0 0, L_0x5ea67ab8e930;  1 drivers
v0x5ea67ab8d500_0 .net "branch2_out", 0 0, L_0x5ea67ab8ec50;  1 drivers
v0x5ea67ab8d650_0 .net "in_a", 0 0, L_0x5ea67ab8e400;  alias, 1 drivers
v0x5ea67ab8d720_0 .net "in_b", 0 0, L_0x5ea67ab8e720;  alias, 1 drivers
v0x5ea67ab8d7c0_0 .net "out", 0 0, L_0x5ea67ab8ef70;  alias, 1 drivers
v0x5ea67ab8d860_0 .net "temp1_out", 0 0, L_0x5ea67ab8e880;  1 drivers
v0x5ea67ab8d900_0 .net "temp2_out", 0 0, L_0x5ea67ab8eba0;  1 drivers
v0x5ea67ab8d9a0_0 .net "temp3_out", 0 0, L_0x5ea67ab8eec0;  1 drivers
S_0x5ea67ab87c30 .scope module, "and_gate" "And" 7 9, 4 3 0, S_0x5ea67ab87a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5ea67ab88c50_0 .net "in_a", 0 0, L_0x5ea67ab8e400;  alias, 1 drivers
v0x5ea67ab88cf0_0 .net "in_b", 0 0, L_0x5ea67ab8e400;  alias, 1 drivers
v0x5ea67ab88db0_0 .net "out", 0 0, L_0x5ea67ab8e880;  alias, 1 drivers
v0x5ea67ab88ed0_0 .net "temp_out", 0 0, L_0x5ea67ab8e7d0;  1 drivers
S_0x5ea67ab87ea0 .scope module, "nand_gate" "Nand" 4 8, 5 1 0, S_0x5ea67ab87c30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5ea67ab8e7d0 .functor NAND 1, L_0x5ea67ab8e400, L_0x5ea67ab8e400, C4<1>, C4<1>;
v0x5ea67ab88110_0 .net "in_a", 0 0, L_0x5ea67ab8e400;  alias, 1 drivers
v0x5ea67ab881d0_0 .net "in_b", 0 0, L_0x5ea67ab8e400;  alias, 1 drivers
v0x5ea67ab88320_0 .net "out", 0 0, L_0x5ea67ab8e7d0;  alias, 1 drivers
S_0x5ea67ab88420 .scope module, "not_gate" "Not" 4 9, 6 3 0, S_0x5ea67ab87c30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5ea67ab88ad0_0 .net "in_a", 0 0, L_0x5ea67ab8e7d0;  alias, 1 drivers
v0x5ea67ab88b70_0 .net "out", 0 0, L_0x5ea67ab8e880;  alias, 1 drivers
S_0x5ea67ab885b0 .scope module, "nand_gate" "Nand" 6 7, 5 1 0, S_0x5ea67ab88420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5ea67ab8e880 .functor NAND 1, L_0x5ea67ab8e7d0, L_0x5ea67ab8e7d0, C4<1>, C4<1>;
v0x5ea67ab88820_0 .net "in_a", 0 0, L_0x5ea67ab8e7d0;  alias, 1 drivers
v0x5ea67ab888e0_0 .net "in_b", 0 0, L_0x5ea67ab8e7d0;  alias, 1 drivers
v0x5ea67ab889d0_0 .net "out", 0 0, L_0x5ea67ab8e880;  alias, 1 drivers
S_0x5ea67ab89040 .scope module, "and_gate2" "And" 7 13, 4 3 0, S_0x5ea67ab87a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5ea67ab8a030_0 .net "in_a", 0 0, L_0x5ea67ab8e720;  alias, 1 drivers
v0x5ea67ab8a0d0_0 .net "in_b", 0 0, L_0x5ea67ab8e720;  alias, 1 drivers
v0x5ea67ab8a190_0 .net "out", 0 0, L_0x5ea67ab8eba0;  alias, 1 drivers
v0x5ea67ab8a2b0_0 .net "temp_out", 0 0, L_0x5ea67ab8eaf0;  1 drivers
S_0x5ea67ab89220 .scope module, "nand_gate" "Nand" 4 8, 5 1 0, S_0x5ea67ab89040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5ea67ab8eaf0 .functor NAND 1, L_0x5ea67ab8e720, L_0x5ea67ab8e720, C4<1>, C4<1>;
v0x5ea67ab89490_0 .net "in_a", 0 0, L_0x5ea67ab8e720;  alias, 1 drivers
v0x5ea67ab89550_0 .net "in_b", 0 0, L_0x5ea67ab8e720;  alias, 1 drivers
v0x5ea67ab896a0_0 .net "out", 0 0, L_0x5ea67ab8eaf0;  alias, 1 drivers
S_0x5ea67ab897a0 .scope module, "not_gate" "Not" 4 9, 6 3 0, S_0x5ea67ab89040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5ea67ab89e80_0 .net "in_a", 0 0, L_0x5ea67ab8eaf0;  alias, 1 drivers
v0x5ea67ab89f20_0 .net "out", 0 0, L_0x5ea67ab8eba0;  alias, 1 drivers
S_0x5ea67ab89930 .scope module, "nand_gate" "Nand" 6 7, 5 1 0, S_0x5ea67ab897a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5ea67ab8eba0 .functor NAND 1, L_0x5ea67ab8eaf0, L_0x5ea67ab8eaf0, C4<1>, C4<1>;
v0x5ea67ab89ba0_0 .net "in_a", 0 0, L_0x5ea67ab8eaf0;  alias, 1 drivers
v0x5ea67ab89c90_0 .net "in_b", 0 0, L_0x5ea67ab8eaf0;  alias, 1 drivers
v0x5ea67ab89d80_0 .net "out", 0 0, L_0x5ea67ab8eba0;  alias, 1 drivers
S_0x5ea67ab8a420 .scope module, "and_gate3" "And" 7 17, 4 3 0, S_0x5ea67ab87a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5ea67ab8b460_0 .net "in_a", 0 0, L_0x5ea67ab8e930;  alias, 1 drivers
v0x5ea67ab8b530_0 .net "in_b", 0 0, L_0x5ea67ab8ec50;  alias, 1 drivers
v0x5ea67ab8b600_0 .net "out", 0 0, L_0x5ea67ab8eec0;  alias, 1 drivers
v0x5ea67ab8b720_0 .net "temp_out", 0 0, L_0x5ea67ab8ee10;  1 drivers
S_0x5ea67ab8a600 .scope module, "nand_gate" "Nand" 4 8, 5 1 0, S_0x5ea67ab8a420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5ea67ab8ee10 .functor NAND 1, L_0x5ea67ab8e930, L_0x5ea67ab8ec50, C4<1>, C4<1>;
v0x5ea67ab8a850_0 .net "in_a", 0 0, L_0x5ea67ab8e930;  alias, 1 drivers
v0x5ea67ab8a930_0 .net "in_b", 0 0, L_0x5ea67ab8ec50;  alias, 1 drivers
v0x5ea67ab8a9f0_0 .net "out", 0 0, L_0x5ea67ab8ee10;  alias, 1 drivers
S_0x5ea67ab8ab40 .scope module, "not_gate" "Not" 4 9, 6 3 0, S_0x5ea67ab8a420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5ea67ab8b2b0_0 .net "in_a", 0 0, L_0x5ea67ab8ee10;  alias, 1 drivers
v0x5ea67ab8b350_0 .net "out", 0 0, L_0x5ea67ab8eec0;  alias, 1 drivers
S_0x5ea67ab8ad60 .scope module, "nand_gate" "Nand" 6 7, 5 1 0, S_0x5ea67ab8ab40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5ea67ab8eec0 .functor NAND 1, L_0x5ea67ab8ee10, L_0x5ea67ab8ee10, C4<1>, C4<1>;
v0x5ea67ab8afd0_0 .net "in_a", 0 0, L_0x5ea67ab8ee10;  alias, 1 drivers
v0x5ea67ab8b0c0_0 .net "in_b", 0 0, L_0x5ea67ab8ee10;  alias, 1 drivers
v0x5ea67ab8b1b0_0 .net "out", 0 0, L_0x5ea67ab8eec0;  alias, 1 drivers
S_0x5ea67ab8b870 .scope module, "not_gate" "Not" 7 10, 6 3 0, S_0x5ea67ab87a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5ea67ab8bfa0_0 .net "in_a", 0 0, L_0x5ea67ab8e880;  alias, 1 drivers
v0x5ea67ab8c040_0 .net "out", 0 0, L_0x5ea67ab8e930;  alias, 1 drivers
S_0x5ea67ab8ba40 .scope module, "nand_gate" "Nand" 6 7, 5 1 0, S_0x5ea67ab8b870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5ea67ab8e930 .functor NAND 1, L_0x5ea67ab8e880, L_0x5ea67ab8e880, C4<1>, C4<1>;
v0x5ea67ab8bcb0_0 .net "in_a", 0 0, L_0x5ea67ab8e880;  alias, 1 drivers
v0x5ea67ab8bd70_0 .net "in_b", 0 0, L_0x5ea67ab8e880;  alias, 1 drivers
v0x5ea67ab8bec0_0 .net "out", 0 0, L_0x5ea67ab8e930;  alias, 1 drivers
S_0x5ea67ab8c140 .scope module, "not_gate2" "Not" 7 14, 6 3 0, S_0x5ea67ab87a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5ea67ab8c910_0 .net "in_a", 0 0, L_0x5ea67ab8eba0;  alias, 1 drivers
v0x5ea67ab8c9b0_0 .net "out", 0 0, L_0x5ea67ab8ec50;  alias, 1 drivers
S_0x5ea67ab8c3b0 .scope module, "nand_gate" "Nand" 6 7, 5 1 0, S_0x5ea67ab8c140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5ea67ab8ec50 .functor NAND 1, L_0x5ea67ab8eba0, L_0x5ea67ab8eba0, C4<1>, C4<1>;
v0x5ea67ab8c620_0 .net "in_a", 0 0, L_0x5ea67ab8eba0;  alias, 1 drivers
v0x5ea67ab8c6e0_0 .net "in_b", 0 0, L_0x5ea67ab8eba0;  alias, 1 drivers
v0x5ea67ab8c830_0 .net "out", 0 0, L_0x5ea67ab8ec50;  alias, 1 drivers
S_0x5ea67ab8cab0 .scope module, "not_gate3" "Not" 7 18, 6 3 0, S_0x5ea67ab87a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5ea67ab8d250_0 .net "in_a", 0 0, L_0x5ea67ab8eec0;  alias, 1 drivers
v0x5ea67ab8d2f0_0 .net "out", 0 0, L_0x5ea67ab8ef70;  alias, 1 drivers
S_0x5ea67ab8ccd0 .scope module, "nand_gate" "Nand" 6 7, 5 1 0, S_0x5ea67ab8cab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5ea67ab8ef70 .functor NAND 1, L_0x5ea67ab8eec0, L_0x5ea67ab8eec0, C4<1>, C4<1>;
v0x5ea67ab8cf40_0 .net "in_a", 0 0, L_0x5ea67ab8eec0;  alias, 1 drivers
v0x5ea67ab8d000_0 .net "in_b", 0 0, L_0x5ea67ab8eec0;  alias, 1 drivers
v0x5ea67ab8d150_0 .net "out", 0 0, L_0x5ea67ab8ef70;  alias, 1 drivers
    .scope S_0x5ea67ab1dcf0;
T_0 ;
    %vpi_call 2 10 "$display", "Testing XOR Gate" {0 0 0};
    %vpi_call 2 11 "$display", "-----------------" {0 0 0};
    %vpi_call 2 12 "$display", "Inputs: in_a = 0, in_b = 0" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ea67ab8df40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ea67ab8dfe0_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 15 "$display", "Output: out = %b", v0x5ea67ab8e0a0_0 {0 0 0};
    %vpi_call 2 16 "$display", "Inputs: in_a = 0, in_b = 1" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ea67ab8df40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ea67ab8dfe0_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 19 "$display", "Output: out = %b", v0x5ea67ab8e0a0_0 {0 0 0};
    %vpi_call 2 20 "$display", "Inputs: in_a = 1, in_b = 0" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ea67ab8df40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ea67ab8dfe0_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 23 "$display", "Output: out = %b", v0x5ea67ab8e0a0_0 {0 0 0};
    %vpi_call 2 24 "$display", "Inputs: in_a = 1, in_b = 1" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ea67ab8df40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ea67ab8dfe0_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 27 "$display", "Output: out = %b", v0x5ea67ab8e0a0_0 {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "Xor/src/XorTest.vh";
    "./Xor/src/Xor.vh";
    "./And/src/And.vh";
    "./Nand/src/Nand.vh";
    "./Not/src/Not.vh";
    "./Or/src/Or.vh";
