21-224-18:15:01.088 00     UT_RUNPROC/99       
21-224-18:15:01.088 00     UT_RUNPROC/100      ; Build the database prefix using SC and CPU definitions from cfe_utils.h
21-224-18:15:01.088 00     UT_RUNPROC/101      local db_prefix, cpu_prefix
21-224-18:15:01.088 00     UT_RUNPROC/102      
21-224-18:15:01.088 00     UT_RUNPROC/103      ; If SC is set, use it
21-224-18:15:01.088 00     UT_RUNPROC/104      if (SC <> "") then
21-224-18:15:01.088 00     UT_RUNPROC/105        db_prefix = SC
21-224-18:15:01.088 00     UT_RUNPROC/106      endif
21-224-18:15:01.088 00     UT_RUNPROC/107      
21-224-18:15:01.088 00     UT_RUNPROC/109      db_prefix = db_prefix & CPU_CFG
21-224-18:15:01.088 00     UT_RUNPROC/110      
21-224-18:15:01.088 00     UT_RUNPROC/111      cpu_prefix = db_prefix
21-224-18:15:01.088 00     UT_RUNPROC/112      
21-224-18:15:01.088 00     UT_RUNPROC/113      ; Set the database prefix for CPU1
21-224-18:15:01.088 00     UT_RUNPROC/114      if (numCPUs > 1) then
21-224-18:15:01.088 00     UT_RUNPROC/116      endif
21-224-18:15:01.095 00     UT_RUNPROC/117      
21-224-18:15:01.095 00     UT_RUNPROC/118      ; setup the database mnemonics for CPU1
21-224-18:15:01.095 00     UT_RUNPROC/119      local cksumItem = cpu_prefix & "_ES_CKSUM"
21-224-18:15:01.096 00     UT_RUNPROC/120      local cfeMajorVerItem = cpu_prefix & "_ES_CFEMAJORVER"
21-224-18:15:01.096 00     UT_RUNPROC/121      local cfeMinorVerItem = cpu_prefix & "_ES_CFEMINORVER"
21-224-18:15:01.096 00     UT_RUNPROC/122      local cfeRevisionItem = cpu_prefix & "_ES_CFEREVISION"
21-224-18:15:01.096 00     UT_RUNPROC/123      local cfeMissionRevItem = cpu_prefix & "_ES_CFEMSNREV"
21-224-18:15:01.096 00     UT_RUNPROC/124      local osMajorVerItem = cpu_prefix & "_ES_OSMAJORVER"
21-224-18:15:01.096 00     UT_RUNPROC/125      local osMinorVerItem = cpu_prefix & "_ES_OSMINORVER"
21-224-18:15:01.096 00     UT_RUNPROC/126      local osRevisionItem = cpu_prefix & "_ES_OSREVISION"
21-224-18:15:01.096 00     UT_RUNPROC/127      local osMissionRevItem = cpu_prefix & "_ES_OSMISSIONREV"
21-224-18:15:01.096 00     UT_RUNPROC/128      
21-224-18:15:01.096 00     UT_RUNPROC/129      ;
21-224-18:15:01.096 00     UT_RUNPROC/130      ; Output FSW configuration information
21-224-18:15:01.096 00     UT_RUNPROC/131      ;
21-224-18:15:01.096 00     UT_RUNPROC/132      write "****************** FSW Configuration ******************"
21-224-18:15:01.096 00     SPR-I:OPRO         ****************** FSW Configuration ******************
21-224-18:15:01.096 00     UT_RUNPROC/134      if (numCPUs = 1) then
21-224-18:15:01.096 00     UT_RUNPROC/135        write "        Checksum:    ", {cksumItem}
21-224-18:15:01.096 00     SPR-I:OPRO                 Checksum:    29237
21-224-18:15:01.096 00     UT_RUNPROC/136        write "        cFE Version: ", {cfeMajorVerItem} & "." & {cfeMinorVerItem} & "." & {cfeRevisionItem} & "." & {cfeMissionRevItem}
21-224-18:15:01.097 00     SPR-I:OPRO                 cFE Version: 6.7.99.0
21-224-18:15:01.097 00     UT_RUNPROC/137        write "        OS Version:  ", {osMajorVerItem} & "." & {osMinorVerItem} & "." & {osRevisionItem} & "." & {osMissionRevItem}
21-224-18:15:01.097 00     SPR-I:OPRO                 OS Version:  5.0.0.255
21-224-18:15:01.097 00     UT_RUNPROC/138        write " "
21-224-18:15:01.097 00     SPR-I:OPRO          
21-224-18:15:01.097 00     UT_RUNPROC/139      endif
21-224-18:15:01.097 00     UT_RUNPROC/140      
21-224-18:15:01.097 00     UT_RUNPROC/141      if (numCPUs >= 2) then
21-224-18:15:01.097 00     UT_RUNPROC/166      endif
21-224-18:15:01.097 00     UT_RUNPROC/167      
21-224-18:15:01.097 00     UT_RUNPROC/168      ; This proc only supports up to 3 CPUs.
21-224-18:15:01.097 00     UT_RUNPROC/169      ; If there are more than 3, the additional CPUs must be added below
21-224-18:15:01.098 00     UT_RUNPROC/170      if (numCPUs = 3) then
21-224-18:15:01.098 00     UT_RUNPROC/189      endif
21-224-18:15:01.098 00     UT_RUNPROC/190      
21-224-18:15:01.098 00     UT_RUNPROC/191      write "        Connection Status"
21-224-18:15:01.098 00     SPR-I:OPRO                 Connection Status
21-224-18:15:01.098 00     UT_RUNPROC/192      write "        -----------------"
21-224-18:15:01.098 00     SPR-I:OPRO                 -----------------
21-224-18:15:01.098 00     UT_RUNPROC/193      write "        CFDP: ", %select(packet_valid("my_entity_id"),"UP","DOWN")
21-224-18:15:01.098 00     SPR-I:OPRO                 CFDP: DOWN
21-224-18:15:01.098 00     UT_RUNPROC/194      write "        UDP: ", p@GSE_ICHAN
21-224-18:15:01.098 00     SPR-I:OPRO                 UDP:  UP 
21-224-18:15:01.098 00     UT_RUNPROC/195      write "        SWTS: ", p@GSE_SCHAN
21-224-18:15:01.098 00     SPR-I:OPRO                 SWTS:  UNK
21-224-18:15:01.098 00     UT_RUNPROC/196      ; write "        ITOS: ", p@GSE_ZCHAN
21-224-18:15:01.098 00     UT_RUNPROC/197      
21-224-18:15:01.099 00     UT_RUNPROC/199      gds_label = ""
21-224-18:15:01.099 00     UT_RUNPROC/200      gds_version = "N/A"
21-224-18:15:01.099 00     UT_RUNPROC/201      
21-224-18:15:01.099 00     UT_RUNPROC/202      #ifdef GDS_EXISTS
21-224-18:15:01.099 00     UT_RUNPROC/203        write "        GDS:  ", %select(packet_valid("GDS_EXECUTOR_SIMULATION_TIME"),"UP", "DOWN")
21-224-18:15:01.099 00     UT_RUNPROC/204        if (GSE_HCHAN = 1) then
21-224-18:15:01.099 00     UT_RUNPROC/205          gds_label = "GDS"
21-224-18:15:01.099 00     UT_RUNPROC/206          gds_version = GDS_EXECUTOR_GDS_VERSION_VALUE
21-224-18:15:01.099 00     UT_RUNPROC/207        endif
21-224-18:15:01.099 00     UT_RUNPROC/208      #endif
21-224-18:15:01.099 00     UT_RUNPROC/209      
21-224-18:15:01.099 00     UT_RUNPROC/211      write "        CMD / TLM Path"
21-224-18:15:01.099 00     SPR-I:OPRO         
21-224-18:15:01.099 00     UT_RUNPROC/211      write "        CMD / TLM Path"
21-224-18:15:01.099 00     SPR-I:OPRO                 CMD / TLM Path
21-224-18:15:01.099 00     UT_RUNPROC/212      write "        --------------"
21-224-18:15:01.099 00     SPR-I:OPRO                 --------------
21-224-18:15:01.099 00     UT_RUNPROC/213      if (GSE_ICHAN = 1) then
21-224-18:15:01.099 00     UT_RUNPROC/214        cmd_tlm_path = "UDP"
21-224-18:15:01.099 00     UT_RUNPROC/219      endif
21-224-18:15:01.099 00     UT_RUNPROC/220      
21-224-18:15:01.099 00     UT_RUNPROC/221      write "        ", cmd_tlm_path
21-224-18:15:01.099 00     SPR-I:OPRO                 UDP
21-224-18:15:01.100 00     UT_RUNPROC/222      write "        ", gds_label
21-224-18:15:01.100 00     SPR-I:OPRO                 
21-224-18:15:01.100 00     UT_RUNPROC/224      write "        ASIST / GDS Configuration"
21-224-18:15:01.100 00     SPR-I:OPRO         
21-224-18:15:01.100 00     UT_RUNPROC/224      write "        ASIST / GDS Configuration"
21-224-18:15:01.100 00     SPR-I:OPRO                 ASIST / GDS Configuration
21-224-18:15:01.100 00     UT_RUNPROC/225      write "        -------------------------"
21-224-18:15:01.100 00     SPR-I:OPRO                 -------------------------
21-224-18:15:01.100 00     UT_RUNPROC/226      write "        Workstation: ", %upper(%liv(LOCALHOST))
21-224-18:15:01.100 00     SPR-I:OPRO                 Workstation: GS582CFSLAB4
21-224-18:15:01.100 00     UT_RUNPROC/227      write "        Account: ", %env("ACCOUNT")
21-224-18:15:01.100 00     SPR-I:OPRO                 Account: cfs_test
21-224-18:15:01.100 00     UT_RUNPROC/228      write "        Version: ", ASIST_VERSION
21-224-18:15:01.100 00     SPR-I:OPRO                 Version: 21.0.7
21-224-18:15:01.100 00     UT_RUNPROC/229      write "        Tlm DB:  Version: ",vidtlm.version, "  Date: ", tlmdbdate, "  Time: ", vidtlm.timeof
21-224-18:15:01.100 00     SPR-I:OPRO                 Tlm DB:  Version: 1.983  Date: 07-13-21  Time: 10:22:58 AM.
21-224-18:15:01.100 00     UT_RUNPROC/230      write "        Cmd DB:  Version: ",%rpad(command_parm_attr("verid_cmd", "version", "description"),4," "),"  Date: ",cmddbdate,"  Time: ",command_parm_attr("verid_cmd", "timeof", "description")
21-224-18:15:01.101 00     SPR-I:OPRO                 Cmd DB:  Version: 1.51  Date: 05-21-21  Time: 08:24:49 AM.EDT
21-224-18:15:01.101 00     UT_RUNPROC/231      
21-224-18:15:01.101 00     UT_RUNPROC/232      #ifdef GDS_EXISTS
21-224-18:15:01.101 00     UT_RUNPROC/233        write "        GDS: ", gds_version
21-224-18:15:01.101 00     UT_RUNPROC/234      #endif
21-224-18:15:01.101 00     UT_RUNPROC/235      
21-224-18:15:01.101 00     UT_RUNPROC/237      write "        Telemetry Info"
21-224-18:15:01.101 00     SPR-I:OPRO         
21-224-18:15:01.101 00     UT_RUNPROC/237      write "        Telemetry Info"
21-224-18:15:01.101 00     SPR-I:OPRO                 Telemetry Info
21-224-18:15:01.101 00     UT_RUNPROC/238      write "        --------------"
21-224-18:15:01.101 00     SPR-I:OPRO                 --------------
21-224-18:15:01.101 00     UT_RUNPROC/240      write "        Pkt Loss Count: N/A"
21-224-18:15:01.101 00     SPR-I:OPRO                 Pkt Loss Count: N/A
21-224-18:15:01.101 00     UT_RUNPROC/241      write "****************  End FSW Configuration ***************"
21-224-18:15:01.101 00     SPR-I:OPRO         ****************  End FSW Configuration ***************
21-224-18:15:01.101 00     UT_RUNPROC/242      ;
21-224-18:15:01.101 00     UT_RUNPROC/243      ; Start the procedure
21-224-18:15:01.101 00     UT_RUNPROC/244      ;
21-224-18:15:01.101 00     UT_RUNPROC/245      write "Starting Procedure.... ", proc_to_run
21-224-18:15:01.101 00     SPR-I:OPRO         Starting Procedure.... scx_cpu1_cs_usermem
21-224-18:15:01.101 00     UT_RUNPROC/246      rstol_dir = "rstol 'start " & proc_to_run & "'"
21-224-18:15:01.101 00     UT_RUNPROC/247      stime = %gmt
21-224-18:15:01.102 00     UT_RUNPROC/248      native(rstol_dir)
21-224-18:15:01.245 00     SPR-I:OPRI     --> start scx_cpu1_cs_usermem
21-224-18:15:01.245 00     SPR-W:STS          "/s/opr/accounts/cfs_test/prc/scx_cpu1_cs_usermem.prc" has been modified since last compile
21-224-18:15:01.245 00     SPR-I:STS          Source file modification date: 21/08/12 18:14:19.000
21-224-18:15:01.246 00     SPR-I:STS          Compiled file creation date  : 21/08/12 17:20:52.000
21-224-18:15:01.246 00     SPR-I:OPRO         Recompile it? (Y/N) 
21-224-18:15:05.150 00     SPR-I:OPRI     --> y
21-224-18:15:06.594 00     SPR-I:STS          Loading file /s/opr/accounts/cfs_test/prc/scx_cpu1_cs_usermem.i
21-224-18:15:06.627 00     SPR-I:STS          Procedure SCX_CPU1_CS_USERMEM started
21-224-18:15:06.627 00 SCX_CPU1_CS_US/2        ;*******************************************************************************
21-224-18:15:06.627 00 SCX_CPU1_CS_US/3        ;  Test Name:  cs_usermem
21-224-18:15:06.627 00 SCX_CPU1_CS_US/4        ;  Test Level: Build Verification
21-224-18:15:06.627 00 SCX_CPU1_CS_US/5        ;  Test Type:  Functional
21-224-18:15:06.627 00 SCX_CPU1_CS_US/6        ;
21-224-18:15:06.627 00 SCX_CPU1_CS_US/7        ;  Test Description
21-224-18:15:06.628 00 SCX_CPU1_CS_US/8        ;	This test verifies that the CFS Checksum (CS) User-Defined Memory
21-224-18:15:06.628 00 SCX_CPU1_CS_US/9        ;	checksumming commands function properly and that the CS application
21-224-18:15:06.628 00 SCX_CPU1_CS_US/10       ;	handles anomolies properly.
21-224-18:15:06.628 00 SCX_CPU1_CS_US/11       ;
21-224-18:15:06.628 00 SCX_CPU1_CS_US/12       ;  Requirements Tested
21-224-18:15:06.628 00 SCX_CPU1_CS_US/13       ;    CS1002	For all CS commands, if the length contained in the message
21-224-18:15:06.628 00 SCX_CPU1_CS_US/14       ;		header is not equal to the expected length, CS shall reject the
21-224-18:15:06.628 00 SCX_CPU1_CS_US/15       ;		command and issue an event message.
21-224-18:15:06.628 00 SCX_CPU1_CS_US/16       ;    CS1003	If CS accepts any command as valid, CS shall execute the
21-224-18:15:06.628 00 SCX_CPU1_CS_US/17       ;		command, increment the CS Valid Command Counter and issue an
21-224-18:15:06.628 00 SCX_CPU1_CS_US/18       ;		event message.
21-224-18:15:06.628 00 SCX_CPU1_CS_US/19       ;    CS1004	If CS rejects any command, CS shall abort the command execution,
21-224-18:15:06.628 00 SCX_CPU1_CS_US/20       ;		increment the CS Command Rejected Counter and issue an event
21-224-18:15:06.628 00 SCX_CPU1_CS_US/21       ;		message.
21-224-18:15:06.628 00 SCX_CPU1_CS_US/22       ;    CS2003	Upon receipt of a Disable Non-volatile Checksumming command,
21-224-18:15:06.628 00 SCX_CPU1_CS_US/23       ;               CS shall disable non-volatile checksumming.
21-224-18:15:06.650 00 SCX_CPU1_CS_US/24       ;    CS3003	Upon receipt of a Disable OS Checksumming command, CS shall 
21-224-18:15:06.650 00 SCX_CPU1_CS_US/25       ;		disable checksumming of the OS Code segment.
21-224-18:15:06.650 00 SCX_CPU1_CS_US/26       ;    CS3008	Upon receipt of a Disable cFE code segment command, CS shall
21-224-18:15:06.650 00 SCX_CPU1_CS_US/27       ;		disable checksumming of the cFE code segment.
21-224-18:15:06.650 00 SCX_CPU1_CS_US/28       ;    CS4002	Upon receipt of a Disable Application checksumming command, CS
21-224-18:15:06.650 00 SCX_CPU1_CS_US/29       ;               shall disable checksumming of all Application code segments.
21-224-18:15:06.650 00 SCX_CPU1_CS_US/30       ;    CS5002	Upon receipt of a Disable Table Checksumming command, CS shall
21-224-18:15:06.650 00 SCX_CPU1_CS_US/31       ;               disable checksumming of all tables.
21-224-18:15:06.650 00 SCX_CPU1_CS_US/32       ;    CS6000	Checksum shall calculate CRCs for each Table-Defined 
21-224-18:15:06.650 00 SCX_CPU1_CS_US/33       ;		User-Defined Memory and compare them against the corresponding
21-224-18:15:06.650 00 SCX_CPU1_CS_US/34       ;		baseline CRCs if: 
21-224-18:15:06.650 00 SCX_CPU1_CS_US/35       ;                       a) Checksumming (as a whole) is Enabled 
21-224-18:15:06.650 00 SCX_CPU1_CS_US/36       ;                       b) User-Defined Memory checksumming is Enabled
21-224-18:15:06.650 00 SCX_CPU1_CS_US/37       ;                       c) Checksumming of the individual Memory segments
21-224-18:15:06.650 00 SCX_CPU1_CS_US/38       ;                          is Enabled
21-224-18:15:06.650 00 SCX_CPU1_CS_US/39       ;    CS6000.1	If the User-Defined Memory's CRC is not equal to the 
21-224-18:15:06.650 00 SCX_CPU1_CS_US/40       ;               corresponding baseline CRC, CS shall increment the User-Defined
21-224-18:15:06.650 00 SCX_CPU1_CS_US/41       ;               Memory CRC Miscompare Counter and send an event message.
21-224-18:15:06.650 00 SCX_CPU1_CS_US/42       ;    CS6000.2	If the table-defined Memory is invalid, CS shall send an event
21-224-18:15:06.650 00 SCX_CPU1_CS_US/43       ;		message.
21-224-18:15:06.650 00 SCX_CPU1_CS_US/44       ;    CS6001	Upon receipt of an Enable User-Defined Memory checksumming
21-224-18:15:06.650 00 SCX_CPU1_CS_US/45       ;		command, CS shall enable checksumming of all User-Defined
21-224-18:15:06.650 00 SCX_CPU1_CS_US/46       ;		Memory.
21-224-18:15:06.650 00 SCX_CPU1_CS_US/47       ;    CS6002	Upon receipt of a Disable User-Defined Memory checksumming
21-224-18:15:06.652 00 SCX_CPU1_CS_US/48       ;		command, CS shall disable checksumming of all User-Defined
21-224-18:15:06.653 00 SCX_CPU1_CS_US/49       ;		Memory.
21-224-18:15:06.653 00 SCX_CPU1_CS_US/50       ;    CS6003	Upon receipt of an Enable User-Defined Memory Item command, CS
21-224-18:15:06.653 00 SCX_CPU1_CS_US/51       ;		shall enable checksumming of command-specified Memory.
21-224-18:15:06.653 00 SCX_CPU1_CS_US/52       ;    CS6004	Upon receipt of a Disable User-Defined Memory Item command, CS
21-224-18:15:06.653 00 SCX_CPU1_CS_US/53       ;		shall disable checksumming of command-specified Memory.
21-224-18:15:06.653 00 SCX_CPU1_CS_US/54       ;    CS6005	Upon receipt of a Recompute User-Defined Memory checksum
21-224-18:15:06.653 00 SCX_CPU1_CS_US/55       ;		command, CS shall:
21-224-18:15:06.653 00 SCX_CPU1_CS_US/56       ;			a) Recompute the baseline checksum for the
21-224-18:15:06.653 00 SCX_CPU1_CS_US/57       ;			   command-specified User-Defined Memory
21-224-18:15:06.653 00 SCX_CPU1_CS_US/58       ;			b) Set the Recompute In Progress Flag to TRUE
21-224-18:15:06.653 00 SCX_CPU1_CS_US/59       ;    CS6005.1	Once the baseline CRC is computed, CS shall:
21-224-18:15:06.653 00 SCX_CPU1_CS_US/60       ;			a) Generate an event message containing the baseline CRC
21-224-18:15:06.653 00 SCX_CPU1_CS_US/61       ;			b) Set the Recompute In Progress Flag to TRUE
21-224-18:15:06.653 00 SCX_CPU1_CS_US/62       ;    CS6005.2	If CS is already processing a Recompute CRC command or a One
21-224-18:15:06.653 00 SCX_CPU1_CS_US/63       ;		Shot CRC command, CS shall reject the command.
21-224-18:15:06.653 00 SCX_CPU1_CS_US/64       ;    CS6006	Upon receipt of a Report User-Defined Memory CRC command, CS
21-224-18:15:06.653 00 SCX_CPU1_CS_US/65       ;		shall send an event message containing the baseline User-Defined
21-224-18:15:06.653 00 SCX_CPU1_CS_US/66       ;		Memory CRC.
21-224-18:15:06.653 00 SCX_CPU1_CS_US/67       ;    CS6007	If the command-specified User-Defined Memory is invalid (for any
21-224-18:15:06.653 00 SCX_CPU1_CS_US/68       ;		of the User-Defined Memory commands where the memory ID is a
21-224-18:15:06.653 00 SCX_CPU1_CS_US/69       ;		command argument), CS shall reject the command and send an event
21-224-18:15:06.653 00 SCX_CPU1_CS_US/70       ;		message.
21-224-18:15:06.653 00 SCX_CPU1_CS_US/71       ;    CS6008	CS shall provide the ability to dump the baseline CRCs and
21-224-18:15:06.653 00 SCX_CPU1_CS_US/72       ;		status for all User-Defined Memory via a dump-only table.
21-224-18:15:06.653 00 SCX_CPU1_CS_US/73       ;    CS6009	Upon receipt of a Get User-Defined Memory Entry ID command, CS
21-224-18:15:06.653 00 SCX_CPU1_CS_US/74       ;		shall send an informational message containing the User-Defined
21-224-18:15:06.653 00 SCX_CPU1_CS_US/75       ;		Memory Table Entry ID for the command-specified Memory Address.
21-224-18:15:06.653 00 SCX_CPU1_CS_US/76       ;    CS6009.1	If the command-specified Memory Address cannot be found within
21-224-18:15:06.653 00 SCX_CPU1_CS_US/77       ;		the User-Defined Memory Table, CS shall send an informational
21-224-18:15:06.653 00 SCX_CPU1_CS_US/78       ;		event message.
21-224-18:15:06.654 00 SCX_CPU1_CS_US/79       ;    CS7000	The CS software shall limit the amount of bytes processed during
21-224-18:15:06.654 00 SCX_CPU1_CS_US/80       ;               each of its execution cycles to a maximum of <PLATFORM_DEFINED>
21-224-18:15:06.654 00 SCX_CPU1_CS_US/81       ;               bytes.
21-224-18:15:06.654 00 SCX_CPU1_CS_US/82       ;    CS8000	Upon receipt of an Enable Checksum command, CS shall start
21-224-18:15:06.662 00 SCX_CPU1_CS_US/83       ;		calculating CRCs and compare them against the baseline CRCs.
21-224-18:15:06.662 00 SCX_CPU1_CS_US/84       ;    CS8001	Upon receipt of a Disable Checksum command, CS shall stop
21-224-18:15:06.662 00 SCX_CPU1_CS_US/85       ;		calculating CRCs and comparing them against the baseline CRCs.
21-224-18:15:06.662 00 SCX_CPU1_CS_US/86       ;    CS9000	CS shall generate a housekeeping message containing the
21-224-18:15:06.662 00 SCX_CPU1_CS_US/87       ;		following:
21-224-18:15:06.662 00 SCX_CPU1_CS_US/88       ;			a) Valid Ground Command Counter
21-224-18:15:06.662 00 SCX_CPU1_CS_US/89       ;			b) Ground Command Rejected Counter
21-224-18:15:06.662 00 SCX_CPU1_CS_US/90       ;			c) Overall CRC enable/disable status
21-224-18:15:06.662 00 SCX_CPU1_CS_US/91       ;			d) Total Non-Volatile Baseline CRC
21-224-18:15:06.662 00 SCX_CPU1_CS_US/92       ;			e) OS code segment Baseline CRC
21-224-18:15:06.662 00 SCX_CPU1_CS_US/93       ;			f) cFE code segment Baseline CRC
21-224-18:15:06.662 00 SCX_CPU1_CS_US/94       ;			g) Non-Volatile CRC Miscompare Counter
21-224-18:15:06.662 00 SCX_CPU1_CS_US/95       ;			h) OS Code Segment CRC Miscompare Counter
21-224-18:15:06.662 00 SCX_CPU1_CS_US/96       ;			i) cFE Code Segment CRC Miscompare Counter
21-224-18:15:06.662 00 SCX_CPU1_CS_US/97       ;			j) Application CRC Miscompare Counter
21-224-18:15:06.662 00 SCX_CPU1_CS_US/98       ;			k) Table CRC Miscompare Counter
21-224-18:15:06.662 00 SCX_CPU1_CS_US/99       ;			l) User-Defined Memory CRC Miscompare Counter
21-224-18:15:06.662 00 SCX_CPU1_CS_US/100      ;			m) Last One Shot Address
21-224-18:15:06.662 00 SCX_CPU1_CS_US/101      ;			n) Last One Shot Size
21-224-18:15:06.662 00 SCX_CPU1_CS_US/102      ;			o) Last One Shot Checksum
21-224-18:15:06.662 00 SCX_CPU1_CS_US/103      ;			p) Checksum Pass Counter (number of passes thru all of
21-224-18:15:06.662 00 SCX_CPU1_CS_US/104      ;			   the checksum areas)
21-224-18:15:06.662 00 SCX_CPU1_CS_US/105      ;			q) Current Checksum Region (Non-Volatile, OS code
21-224-18:15:06.662 00 SCX_CPU1_CS_US/106      ;			   segment, cFE Code Segment etc)
21-224-18:15:06.662 00 SCX_CPU1_CS_US/107      ;			r) Non-Volatile CRC enable/disable status
21-224-18:15:06.662 00 SCX_CPU1_CS_US/108      ;			s) OS Code Segment CRC enable/disable status
21-224-18:15:06.662 00 SCX_CPU1_CS_US/109      ;			t) cFE Code Segment CRC enable/disable status
21-224-18:15:06.662 00 SCX_CPU1_CS_US/110      ;			u) Application CRC enable/disable status
21-224-18:15:06.662 00 SCX_CPU1_CS_US/111      ;			v) Table CRC enable/disable status
21-224-18:15:06.662 00 SCX_CPU1_CS_US/112      ;			w) User-Defined Memory CRC enable/disable status
21-224-18:15:06.663 00 SCX_CPU1_CS_US/113      ;			x) Last One Shot Rate
21-224-18:15:06.663 00 SCX_CPU1_CS_US/114      ;			y) Recompute In Progress Flag
21-224-18:15:06.663 00 SCX_CPU1_CS_US/115      ;			z) One Shot In Progress Flag
21-224-18:15:06.663 00 SCX_CPU1_CS_US/116      ;    CS9001     Upon any initialization of the CS Application (cFE Power On, cFE
21-224-18:15:06.663 00 SCX_CPU1_CS_US/117      ;               Processor Reset or CS Application Reset), CS shall initialize
21-224-18:15:06.663 00 SCX_CPU1_CS_US/118      ;               the following data to Zero:
21-224-18:15:06.663 00 SCX_CPU1_CS_US/119      ;			a) Valid Ground Command Counter
21-224-18:15:06.663 00 SCX_CPU1_CS_US/120      ;			b) Ground Command Rejected Counter
21-224-18:15:06.663 00 SCX_CPU1_CS_US/121      ;			c) Non-Volatile CRC Miscompare Counter
21-224-18:15:06.663 00 SCX_CPU1_CS_US/122      ;			d) OS Code Segment CRC Miscompare Counter
21-224-18:15:06.663 00 SCX_CPU1_CS_US/123      ;			e) cFE Code Segment CRC Miscompare Counter
21-224-18:15:06.663 00 SCX_CPU1_CS_US/124      ;			f) Application CRC Miscompare Counter
21-224-18:15:06.663 00 SCX_CPU1_CS_US/125      ;			g) Table CRC Miscompare Counter
21-224-18:15:06.663 00 SCX_CPU1_CS_US/126      ;			h) User-Defined Memory CRC Miscompare Counter
21-224-18:15:06.663 00 SCX_CPU1_CS_US/127      ;			i) Recompute In Progress Flag
21-224-18:15:06.663 00 SCX_CPU1_CS_US/128      ;			j) One Shot In Progress Flag
21-224-18:15:06.663 00 SCX_CPU1_CS_US/129      ;
21-224-18:15:06.663 00 SCX_CPU1_CS_US/130      ;  Prerequisite Conditions
21-224-18:15:06.663 00 SCX_CPU1_CS_US/131      ;	The CFS is up and running and ready to accept commands.
21-224-18:15:06.663 00 SCX_CPU1_CS_US/132      ;	The CS commands and telemetry items exist in the GSE database.
21-224-18:15:06.663 00 SCX_CPU1_CS_US/133      ;	The display pages exist for the CS Housekeeping and the dump-only
21-224-18:15:06.663 00 SCX_CPU1_CS_US/134      ;		Application Code Segment Result Table.
21-224-18:15:06.663 00 SCX_CPU1_CS_US/135      ;	The Application Code Segment definition table exists defining the
21-224-18:15:06.664 00 SCX_CPU1_CS_US/136      ;		segments to checksum.
21-224-18:15:06.664 00 SCX_CPU1_CS_US/137      ;	A CS Test application (TST_CS) exists in order to fully test the CS
21-224-18:15:06.664 00 SCX_CPU1_CS_US/138      ;		Application.
21-224-18:15:06.664 00 SCX_CPU1_CS_US/139      ;
21-224-18:15:06.664 00 SCX_CPU1_CS_US/140      ;  Assumptions and Constraints
21-224-18:15:06.664 00 SCX_CPU1_CS_US/141      ;	None.
21-224-18:15:06.664 00 SCX_CPU1_CS_US/142      ;
21-224-18:15:06.664 00 SCX_CPU1_CS_US/143      ;  Change History
21-224-18:15:06.664 00 SCX_CPU1_CS_US/144      ;	Date		   Name		Description
21-224-18:15:06.664 00 SCX_CPU1_CS_US/145      ;	10/16/08	Walt Moleski	Original Procedure.
21-224-18:15:06.664 00 SCX_CPU1_CS_US/146      ;       03/01/17        Walt Moleski    Updated for CS 2.4.0.0 using CPU1 for
21-224-18:15:06.664 00 SCX_CPU1_CS_US/147      ;                                       commanding and added a hostCPU variable
21-224-18:15:06.664 00 SCX_CPU1_CS_US/148      ;                                       for the utility procs to connect to the
21-224-18:15:06.664 00 SCX_CPU1_CS_US/149      ;                                       proper host IP address.
21-224-18:15:06.664 00 SCX_CPU1_CS_US/150      ;
21-224-18:15:06.664 00 SCX_CPU1_CS_US/151      ;  Arguments
21-224-18:15:06.664 00 SCX_CPU1_CS_US/152      ;	None.
21-224-18:15:06.664 00 SCX_CPU1_CS_US/153      ;
21-224-18:15:06.664 00 SCX_CPU1_CS_US/154      ;  Procedures Called
21-224-18:15:06.664 00 SCX_CPU1_CS_US/155      ;	Name			Description
21-224-18:15:06.664 00 SCX_CPU1_CS_US/156      ;       ut_tlmwait	Wait for a specified telemetry point to update to a
21-224-18:15:06.664 00 SCX_CPU1_CS_US/157      ;			specified value. 
21-224-18:15:06.664 00 SCX_CPU1_CS_US/158      ;       ut_pfindicate	Print the pass fail status of a particular requirement
21-224-18:15:06.664 00 SCX_CPU1_CS_US/159      ;			number.
21-224-18:15:06.664 00 SCX_CPU1_CS_US/160      ;       ut_setupevents	Performs setup to verify that a particular event
21-224-18:15:06.664 00 SCX_CPU1_CS_US/161      ;			message was received by ASIST.
21-224-18:15:06.664 00 SCX_CPU1_CS_US/162      ;	ut_setrequirements	A directive to set the status of the cFE
21-224-18:15:06.664 00 SCX_CPU1_CS_US/163      ;			requirements array.
21-224-18:15:06.664 00 SCX_CPU1_CS_US/164      ;
21-224-18:15:06.664 00 SCX_CPU1_CS_US/165      ;  Expected Test Results and Analysis
21-224-18:15:06.664 00 SCX_CPU1_CS_US/166      ;
21-224-18:15:06.664 00 SCX_CPU1_CS_US/167      ;**********************************************************************
21-224-18:15:06.665 00 SCX_CPU1_CS_US/168      
21-224-18:15:06.665 00 SCX_CPU1_CS_US/169      local logging = %liv (log_procedure)
21-224-18:15:06.665 00 SCX_CPU1_CS_US/170      %liv (log_procedure) = FALSE
21-224-18:15:06.738 00 SCX_CPU1_CS_US/187      
21-224-18:15:06.738 00 SCX_CPU1_CS_US/188      #define CS_1002		0
21-224-18:15:06.738 00 SCX_CPU1_CS_US/189      #define CS_1003		1
21-224-18:15:06.738 00 SCX_CPU1_CS_US/190      #define CS_1004		2
21-224-18:15:06.738 00 SCX_CPU1_CS_US/191      #define CS_2003		3
21-224-18:15:06.738 00 SCX_CPU1_CS_US/192      #define CS_3003		4
21-224-18:15:06.738 00 SCX_CPU1_CS_US/193      #define CS_3008		5
21-224-18:15:06.738 00 SCX_CPU1_CS_US/194      #define CS_4002		6
21-224-18:15:06.738 00 SCX_CPU1_CS_US/195      #define CS_5002		7
21-224-18:15:06.738 00 SCX_CPU1_CS_US/196      #define CS_6000		8
21-224-18:15:06.738 00 SCX_CPU1_CS_US/197      #define CS_60001	9
21-224-18:15:06.738 00 SCX_CPU1_CS_US/198      #define CS_60002	10
21-224-18:15:06.738 00 SCX_CPU1_CS_US/199      #define CS_6001		11
21-224-18:15:06.738 00 SCX_CPU1_CS_US/200      #define CS_6002		12
21-224-18:15:06.738 00 SCX_CPU1_CS_US/201      #define CS_6003		13
21-224-18:15:06.738 00 SCX_CPU1_CS_US/202      #define CS_6004		14
21-224-18:15:06.738 00 SCX_CPU1_CS_US/203      #define CS_6005		15
21-224-18:15:06.738 00 SCX_CPU1_CS_US/204      #define CS_60051	16
21-224-18:15:06.738 00 SCX_CPU1_CS_US/205      #define CS_60052	17
21-224-18:15:06.738 00 SCX_CPU1_CS_US/206      #define CS_6006		18
21-224-18:15:06.738 00 SCX_CPU1_CS_US/207      #define CS_6007		19
21-224-18:15:06.738 00 SCX_CPU1_CS_US/208      #define CS_6008		20
21-224-18:15:06.742 00 SCX_CPU1_CS_US/209      #define CS_6009		21
21-224-18:15:06.742 00 SCX_CPU1_CS_US/210      #define CS_60091	22
21-224-18:15:06.742 00 SCX_CPU1_CS_US/211      #define CS_7000		23
21-224-18:15:06.742 00 SCX_CPU1_CS_US/212      #define CS_8000		24
21-224-18:15:06.742 00 SCX_CPU1_CS_US/213      #define CS_8001		25
21-224-18:15:06.742 00 SCX_CPU1_CS_US/214      #define CS_9000		26
21-224-18:15:06.742 00 SCX_CPU1_CS_US/215      #define CS_9001		27
21-224-18:15:06.742 00 SCX_CPU1_CS_US/216      
21-224-18:15:06.742 00 SCX_CPU1_CS_US/217      global ut_req_array_size = 27
21-224-18:15:06.742 00 SCX_CPU1_CS_US/218      global ut_requirement[0 .. ut_req_array_size]
21-224-18:15:06.743 00 SCX_CPU1_CS_US/219      
21-224-18:15:06.743 00 SCX_CPU1_CS_US/220      for i = 0 to ut_req_array_size DO
21-224-18:15:06.744 00 SCX_CPU1_CS_US/221        ut_requirement[i] = "U"
21-224-18:15:06.744 00 SCX_CPU1_CS_US/222      enddo
21-224-18:15:06.744 00 SCX_CPU1_CS_US/220      for i = 0 to ut_req_array_size DO
21-224-18:15:06.744 00 SCX_CPU1_CS_US/221        ut_requirement[i] = "U"
21-224-18:15:06.744 00 SCX_CPU1_CS_US/222      enddo
21-224-18:15:06.744 00 SCX_CPU1_CS_US/220      for i = 0 to ut_req_array_size DO
21-224-18:15:06.744 00 SCX_CPU1_CS_US/221        ut_requirement[i] = "U"
21-224-18:15:06.744 00 SCX_CPU1_CS_US/222      enddo
21-224-18:15:06.744 00 SCX_CPU1_CS_US/220      for i = 0 to ut_req_array_size DO
21-224-18:15:06.744 00 SCX_CPU1_CS_US/221        ut_requirement[i] = "U"
21-224-18:15:06.744 00 SCX_CPU1_CS_US/222      enddo
21-224-18:15:06.744 00 SCX_CPU1_CS_US/220      for i = 0 to ut_req_array_size DO
21-224-18:15:06.748 00 SCX_CPU1_CS_US/221        ut_requirement[i] = "U"
21-224-18:15:06.748 00 SCX_CPU1_CS_US/222      enddo
21-224-18:15:06.748 00 SCX_CPU1_CS_US/220      for i = 0 to ut_req_array_size DO
21-224-18:15:06.748 00 SCX_CPU1_CS_US/221        ut_requirement[i] = "U"
21-224-18:15:06.748 00 SCX_CPU1_CS_US/222      enddo
21-224-18:15:06.748 00 SCX_CPU1_CS_US/220      for i = 0 to ut_req_array_size DO
21-224-18:15:06.748 00 SCX_CPU1_CS_US/221        ut_requirement[i] = "U"
21-224-18:15:06.748 00 SCX_CPU1_CS_US/222      enddo
21-224-18:15:06.748 00 SCX_CPU1_CS_US/220      for i = 0 to ut_req_array_size DO
21-224-18:15:06.748 00 SCX_CPU1_CS_US/221        ut_requirement[i] = "U"
21-224-18:15:06.748 00 SCX_CPU1_CS_US/222      enddo
21-224-18:15:06.749 00 SCX_CPU1_CS_US/220      for i = 0 to ut_req_array_size DO
21-224-18:15:06.749 00 SCX_CPU1_CS_US/221        ut_requirement[i] = "U"
21-224-18:15:06.749 00 SCX_CPU1_CS_US/222      enddo
21-224-18:15:06.749 00 SCX_CPU1_CS_US/220      for i = 0 to ut_req_array_size DO
21-224-18:15:06.749 00 SCX_CPU1_CS_US/221        ut_requirement[i] = "U"
21-224-18:15:06.749 00 SCX_CPU1_CS_US/222      enddo
21-224-18:15:06.749 00 SCX_CPU1_CS_US/220      for i = 0 to ut_req_array_size DO
21-224-18:15:06.749 00 SCX_CPU1_CS_US/221        ut_requirement[i] = "U"
21-224-18:15:06.749 00 SCX_CPU1_CS_US/222      enddo
21-224-18:15:06.749 00 SCX_CPU1_CS_US/220      for i = 0 to ut_req_array_size DO
21-224-18:15:06.749 00 SCX_CPU1_CS_US/221        ut_requirement[i] = "U"
21-224-18:15:06.749 00 SCX_CPU1_CS_US/222      enddo
21-224-18:15:06.749 00 SCX_CPU1_CS_US/220      for i = 0 to ut_req_array_size DO
21-224-18:15:06.755 00 SCX_CPU1_CS_US/221        ut_requirement[i] = "U"
21-224-18:15:06.755 00 SCX_CPU1_CS_US/222      enddo
21-224-18:15:06.755 00 SCX_CPU1_CS_US/220      for i = 0 to ut_req_array_size DO
21-224-18:15:06.755 00 SCX_CPU1_CS_US/221        ut_requirement[i] = "U"
21-224-18:15:06.755 00 SCX_CPU1_CS_US/222      enddo
21-224-18:15:06.755 00 SCX_CPU1_CS_US/220      for i = 0 to ut_req_array_size DO
21-224-18:15:06.755 00 SCX_CPU1_CS_US/221        ut_requirement[i] = "U"
21-224-18:15:06.755 00 SCX_CPU1_CS_US/222      enddo
21-224-18:15:06.755 00 SCX_CPU1_CS_US/220      for i = 0 to ut_req_array_size DO
21-224-18:15:06.755 00 SCX_CPU1_CS_US/221        ut_requirement[i] = "U"
21-224-18:15:06.755 00 SCX_CPU1_CS_US/222      enddo
21-224-18:15:06.755 00 SCX_CPU1_CS_US/220      for i = 0 to ut_req_array_size DO
21-224-18:15:06.755 00 SCX_CPU1_CS_US/221        ut_requirement[i] = "U"
21-224-18:15:06.755 00 SCX_CPU1_CS_US/222      enddo
21-224-18:15:06.756 00 SCX_CPU1_CS_US/220      for i = 0 to ut_req_array_size DO
21-224-18:15:06.756 00 SCX_CPU1_CS_US/221        ut_requirement[i] = "U"
21-224-18:15:06.756 00 SCX_CPU1_CS_US/222      enddo
21-224-18:15:06.756 00 SCX_CPU1_CS_US/220      for i = 0 to ut_req_array_size DO
21-224-18:15:06.756 00 SCX_CPU1_CS_US/221        ut_requirement[i] = "U"
21-224-18:15:06.756 00 SCX_CPU1_CS_US/222      enddo
21-224-18:15:06.756 00 SCX_CPU1_CS_US/220      for i = 0 to ut_req_array_size DO
21-224-18:15:06.756 00 SCX_CPU1_CS_US/221        ut_requirement[i] = "U"
21-224-18:15:06.756 00 SCX_CPU1_CS_US/222      enddo
21-224-18:15:06.756 00 SCX_CPU1_CS_US/220      for i = 0 to ut_req_array_size DO
21-224-18:15:06.756 00 SCX_CPU1_CS_US/221        ut_requirement[i] = "U"
21-224-18:15:06.763 00 SCX_CPU1_CS_US/222      enddo
21-224-18:15:06.763 00 SCX_CPU1_CS_US/220      for i = 0 to ut_req_array_size DO
21-224-18:15:06.764 00 SCX_CPU1_CS_US/221        ut_requirement[i] = "U"
21-224-18:15:06.764 00 SCX_CPU1_CS_US/222      enddo
21-224-18:15:06.764 00 SCX_CPU1_CS_US/220      for i = 0 to ut_req_array_size DO
21-224-18:15:06.764 00 SCX_CPU1_CS_US/221        ut_requirement[i] = "U"
21-224-18:15:06.764 00 SCX_CPU1_CS_US/222      enddo
21-224-18:15:06.764 00 SCX_CPU1_CS_US/220      for i = 0 to ut_req_array_size DO
21-224-18:15:06.764 00 SCX_CPU1_CS_US/221        ut_requirement[i] = "U"
21-224-18:15:06.764 00 SCX_CPU1_CS_US/222      enddo
21-224-18:15:06.764 00 SCX_CPU1_CS_US/220      for i = 0 to ut_req_array_size DO
21-224-18:15:06.764 00 SCX_CPU1_CS_US/221        ut_requirement[i] = "U"
21-224-18:15:06.764 00 SCX_CPU1_CS_US/222      enddo
21-224-18:15:06.764 00 SCX_CPU1_CS_US/220      for i = 0 to ut_req_array_size DO
21-224-18:15:06.764 00 SCX_CPU1_CS_US/221        ut_requirement[i] = "U"
21-224-18:15:06.764 00 SCX_CPU1_CS_US/222      enddo
21-224-18:15:06.765 00 SCX_CPU1_CS_US/220      for i = 0 to ut_req_array_size DO
21-224-18:15:06.765 00 SCX_CPU1_CS_US/221        ut_requirement[i] = "U"
21-224-18:15:06.765 00 SCX_CPU1_CS_US/222      enddo
21-224-18:15:06.765 00 SCX_CPU1_CS_US/220      for i = 0 to ut_req_array_size DO
21-224-18:15:06.765 00 SCX_CPU1_CS_US/221        ut_requirement[i] = "U"
21-224-18:15:06.765 00 SCX_CPU1_CS_US/222      enddo
21-224-18:15:06.765 00 SCX_CPU1_CS_US/220      for i = 0 to ut_req_array_size DO
21-224-18:15:06.765 00 SCX_CPU1_CS_US/223      
21-224-18:15:06.765 00 SCX_CPU1_CS_US/224      ;**********************************************************************
21-224-18:15:06.769 00 SCX_CPU1_CS_US/225      ; Set the local values
21-224-18:15:06.769 00 SCX_CPU1_CS_US/226      ;**********************************************************************
21-224-18:15:06.769 00 SCX_CPU1_CS_US/227      local cfe_requirements[0 .. ut_req_array_size] = ["CS_1002", "CS_1003", "CS_1004", "CS_2003", "CS_3003", "CS_3008", "CS_4002", "CS_5002", "CS_6000", "CS_6000.1", "CS_6000.2", "CS_6001", "CS_6002", "CS_6003", "CS_6004", "CS_6005", "CS_6005.1", "CS_6005.2", "CS_6006", "CS_6007", "CS_6008", "CS_6009", "CS_6009.1", "CS_7000", "CS_8000", "CS_8001", "CS_9000", "CS_9001" ]
21-224-18:15:06.770 00 SCX_CPU1_CS_US/228      
21-224-18:15:06.770 00 SCX_CPU1_CS_US/229      ;**********************************************************************
21-224-18:15:06.770 00 SCX_CPU1_CS_US/230      ; Define local variables
21-224-18:15:06.770 00 SCX_CPU1_CS_US/231      ;**********************************************************************
21-224-18:15:06.770 00 SCX_CPU1_CS_US/232      LOCAL rawcmd
21-224-18:15:06.770 00 SCX_CPU1_CS_US/233      LOCAL stream
21-224-18:15:06.770 00 SCX_CPU1_CS_US/234      LOCAL defTblId, defPktId, resTblId, resPktId
21-224-18:15:06.770 00 SCX_CPU1_CS_US/235      local i,segIndex,foundSeg,ramAddress
21-224-18:15:06.770 00 SCX_CPU1_CS_US/236      local CSAppName = "CS"
21-224-18:15:06.770 00 SCX_CPU1_CS_US/237      local ramDir = "RAM:0"
21-224-18:15:06.770 00 SCX_CPU1_CS_US/238      local hostCPU = "CPU3"
21-224-18:15:06.770 00 SCX_CPU1_CS_US/239      local memDefTblName = CSAppName & "." & CS_DEF_MEMORY_TABLE_NAME
21-224-18:15:06.770 00 SCX_CPU1_CS_US/240      local memResTblName = CSAppName & "." & CS_RESULTS_MEMORY_TABLE_NAME
21-224-18:15:06.770 00 SCX_CPU1_CS_US/241      
21-224-18:15:06.770 00 SCX_CPU1_CS_US/244      defTblId = "0FAD"
21-224-18:15:06.770 00 SCX_CPU1_CS_US/245      resTblId = "0FB1"
21-224-18:15:06.770 00 SCX_CPU1_CS_US/246      defPktId = 4013
21-224-18:15:06.770 00 SCX_CPU1_CS_US/247      resPktId = 4017
21-224-18:15:06.770 00 SCX_CPU1_CS_US/248      
21-224-18:15:06.770 00 SCX_CPU1_CS_US/249      write ";*********************************************************************"
21-224-18:15:06.770 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:15:06.770 00 SCX_CPU1_CS_US/250      write ";  Step 1.0: Checksum Non-Volatile Memory Test Setup."
21-224-18:15:06.771 00     SPR-I:OPRO         ;  Step 1.0: Checksum Non-Volatile Memory Test Setup.
21-224-18:15:06.775 00 SCX_CPU1_CS_US/251      write ";*********************************************************************"
21-224-18:15:06.775 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:15:06.775 00 SCX_CPU1_CS_US/252      write ";  Step 1.1: Command a Power-on Reset on CPU1."
21-224-18:15:06.775 00     SPR-I:OPRO         ;  Step 1.1: Command a Power-on Reset on CPU1.
21-224-18:15:06.775 00 SCX_CPU1_CS_US/253      write ";*********************************************************************"
21-224-18:15:06.775 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:15:06.775 00 SCX_CPU1_CS_US/254      /SCX_CPU1_ES_POWERONRESET
21-224-18:15:06.787 00 SCX_CPU1_CS_US/255      wait 10
21-224-18:15:06.787 00     SPR-I:STTE         Wait mode - waiting 10 seconds ...
21-224-18:15:16.796 00 SCX_CPU1_CS_US/256      
21-224-18:15:16.796 00 SCX_CPU1_CS_US/257      close_data_center
21-224-18:15:16.796 00     SPR-I:STS          Loading file /s/opr/accounts/cfs_test/prc/clear_spacecraft_status.i
21-224-18:15:16.797 00     SPR-I:STS          Procedure CLEAR_SPACECRAFT_STATUS started
21-224-18:15:16.797 00 CLEAR_SPACECRA/2        ;
21-224-18:15:16.797 00 CLEAR_SPACECRA/3        local logging = %liv(log_procedure)
21-224-18:15:16.797 00 CLEAR_SPACECRA/4        %liv (log_procedure) = FALSE
21-224-18:15:16.801 00 CLEAR_SPACECRA/135      
21-224-18:15:16.801 00 CLEAR_SPACECRA/136      endproc
21-224-18:15:16.801 00     SPR-I:STS          Procedure CLEAR_SPACECRAFT_STATUS completed
21-224-18:15:16.819 00 SCX_CPU1_CS_US/258      wait 60
21-224-18:15:16.819 00     SPR-I:STTE         Wait mode - waiting 60 seconds ...
21-224-18:16:16.870 00 SCX_CPU1_CS_US/259      
21-224-18:16:16.870 00 SCX_CPU1_CS_US/260      cfe_startup {hostCPU}
21-224-18:16:16.878 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-224-18:16:26.887 00     SPR-I:STTE         WAIT UNTIL completed
21-224-18:16:26.949 00     SPR-I:STS          Loading file /s/opr/accounts/cfs_test/prc/send_that_to_command.i
21-224-18:16:26.949 00     SPR-I:STS          Procedure SEND_THAT_TO_COMMAND started
21-224-18:16:26.949 00 SEND_THAT_TO_C/2        ;
21-224-18:16:26.949 00 SEND_THAT_TO_C/3        local logging = %liv (log_procedure)
21-224-18:16:26.949 00 SEND_THAT_TO_C/4        %liv (log_procedure) = FALSE
21-224-18:16:26.950 00     SPR-I:OPRO         Sending: /SCX_CPU1_TO_OUTPUT_ENA gs582cfslab4
21-224-18:16:26.992 00 SEND_THAT_TO_C/83       
21-224-18:16:26.992 00 SEND_THAT_TO_C/84       endproc
21-224-18:16:26.992 00     SPR-I:STS          Procedure SEND_THAT_TO_COMMAND completed
21-224-18:16:26.992 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-224-18:16:28.235 00    TLMH-I:STS          58-012-14:03:49.450 INFO CPU=CPU1 APPNAME=TO_LAB_APP EVENT ID=3 TO telemetry output enabled for IP 192.168.1.101
21-224-18:16:30.997 00     SPR-I:STTE         WAIT UNTIL completed
21-224-18:16:30.997 00     SPR-I:STS          Loading file /s/opr/accounts/cfs_test/prc/fill_in_spacecraft_status.i
21-224-18:16:30.999 00     SPR-I:STS          Procedure FILL_IN_SPACECRAFT_STATUS started
21-224-18:16:30.999 00 FILL_IN_SPACEC/2        ;
21-224-18:16:30.999 00 FILL_IN_SPACEC/3        local logging = %liv (log_procedure)
21-224-18:16:31.000 00 FILL_IN_SPACEC/4        %liv (log_procedure) = FALSE
21-224-18:16:31.004 00 FILL_IN_SPACEC/152      
21-224-18:16:31.004 00 FILL_IN_SPACEC/153      endproc
21-224-18:16:31.004 00     SPR-I:STS          Procedure FILL_IN_SPACECRAFT_STATUS completed
21-224-18:16:31.004 00 SCX_CPU1_CS_US/261      wait 5
21-224-18:16:31.004 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-224-18:16:36.008 00 SCX_CPU1_CS_US/262      
21-224-18:16:36.008 00 SCX_CPU1_CS_US/263      write ";*********************************************************************"
21-224-18:16:36.008 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:16:36.008 00 SCX_CPU1_CS_US/264      write ";  Step 1.2: Download the default Memory Definition Table file in order"
21-224-18:16:36.008 00     SPR-I:OPRO         ;  Step 1.2: Download the default Memory Definition Table file in order
21-224-18:16:36.008 00 SCX_CPU1_CS_US/265      write ";  to use it during cleanup."
21-224-18:16:36.008 00     SPR-I:OPRO         ;  to use it during cleanup.
21-224-18:16:36.009 00 SCX_CPU1_CS_US/266      write ";********************************************************************"
21-224-18:16:36.009 00     SPR-I:OPRO         ;********************************************************************
21-224-18:16:36.009 00 SCX_CPU1_CS_US/270      local tableFileName = CS_DEF_MEMORY_TABLE_FILENAME
21-224-18:16:36.009 00 SCX_CPU1_CS_US/271      local slashLoc = %locate(tableFileName,"/")
21-224-18:16:36.009 00 SCX_CPU1_CS_US/272      
21-224-18:16:36.009 00 SCX_CPU1_CS_US/274      while (slashLoc <> 0) do
21-224-18:16:36.009 00 SCX_CPU1_CS_US/275        tableFileName = %substring(tableFileName,slashLoc+1,%length(tableFileName))
21-224-18:16:36.010 00 SCX_CPU1_CS_US/276        slashLoc = %locate(tableFileName,"/")
21-224-18:16:36.010 00 SCX_CPU1_CS_US/277      enddo
21-224-18:16:36.010 00 SCX_CPU1_CS_US/275        tableFileName = %substring(tableFileName,slashLoc+1,%length(tableFileName))
21-224-18:16:36.010 00 SCX_CPU1_CS_US/276        slashLoc = %locate(tableFileName,"/")
21-224-18:16:36.011 00 SCX_CPU1_CS_US/277      enddo
21-224-18:16:36.011 00 SCX_CPU1_CS_US/278      
21-224-18:16:36.011 00 SCX_CPU1_CS_US/279      write "==> Default Application Code Segment Table filename = '",tableFileName,"'"
21-224-18:16:36.011 00     SPR-I:OPRO         ==> Default Application Code Segment Table filename = 'cs_memorytbl.tbl'
21-224-18:16:36.011 00 SCX_CPU1_CS_US/280      
21-224-18:16:36.011 00 SCX_CPU1_CS_US/282      s ftp_file ("CF:0/apps",tableFileName,"cs_mem_orig_tbl.tbl",hostCPU,"G")
21-224-18:16:36.012 00     SPR-I:STS          Loading file /s/opr/accounts/cfs_test/prc/ftp_file.i
21-224-18:16:36.012 00     SPR-I:STS          Procedure FTP_FILE started
21-224-18:16:36.013 00       FTP_FILE/2        ;
21-224-18:16:36.013 00       FTP_FILE/3        local logging = %liv (log_procedure)
21-224-18:16:36.013 00       FTP_FILE/4        %liv (log_procedure) = FALSE
21-224-18:16:36.112 00     SPR-I:OPRO         Return code from ftp_file.pl: 0
21-224-18:16:36.113 00       FTP_FILE/85       ENDPROC
21-224-18:16:36.113 00     SPR-I:STS          Procedure FTP_FILE completed
21-224-18:16:36.113 00 SCX_CPU1_CS_US/283      
21-224-18:16:36.113 00 SCX_CPU1_CS_US/284      write ";**********************************************************************"
21-224-18:16:36.113 00     SPR-I:OPRO         ;**********************************************************************
21-224-18:16:36.113 00 SCX_CPU1_CS_US/285      write ";  Step 1.3: Display the Housekeeping pages "
21-224-18:16:36.113 00     SPR-I:OPRO         ;  Step 1.3: Display the Housekeeping pages 
21-224-18:16:36.113 00 SCX_CPU1_CS_US/286      write ";**********************************************************************"
21-224-18:16:36.113 00     SPR-I:OPRO         ;**********************************************************************
21-224-18:16:36.113 00 SCX_CPU1_CS_US/287      page SCX_CPU1_CS_HK
21-224-18:16:36.219 00 SCX_CPU1_CS_US/288      page SCX_CPU1_TST_CS_HK
21-224-18:16:36.300 00 SCX_CPU1_CS_US/289      page SCX_CPU1_CS_MEM_DEF_TABLE
21-224-18:16:36.377 00 SCX_CPU1_CS_US/290      page SCX_CPU1_CS_MEM_RESULTS_TBL
21-224-18:16:36.462 00 SCX_CPU1_CS_US/291      
21-224-18:16:36.462 00 SCX_CPU1_CS_US/292      goto step1_5
21-224-18:16:36.462 00 SCX_CPU1_CS_US/322      step1_5:
21-224-18:16:36.462 00 SCX_CPU1_CS_US/323      write ";*********************************************************************"
21-224-18:16:36.462 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:16:36.462 00 SCX_CPU1_CS_US/324      write ";  Step 1.5: Start the Checksum (CS) and TST_CS applications.         "
21-224-18:16:36.462 00     SPR-I:OPRO         ;  Step 1.5: Start the Checksum (CS) and TST_CS applications.         
21-224-18:16:36.462 00 SCX_CPU1_CS_US/325      write ";********************************************************************"
21-224-18:16:36.462 00     SPR-I:OPRO         ;********************************************************************
21-224-18:16:36.462 00 SCX_CPU1_CS_US/326      ;s scx_cpu1_cs_start_apps("1.5")
21-224-18:16:36.462 00 SCX_CPU1_CS_US/327      ;wait 5
21-224-18:16:36.462 00 SCX_CPU1_CS_US/328      
21-224-18:16:36.462 00 SCX_CPU1_CS_US/331      local hkPktId = "p0A4"
21-224-18:16:36.462 00 SCX_CPU1_CS_US/332      
21-224-18:16:36.463 00 SCX_CPU1_CS_US/335      local seqTlmItem = hkPktId & "scnt"
21-224-18:16:36.464 00 SCX_CPU1_CS_US/336      local currSCnt = {seqTlmItem}
21-224-18:16:36.464 00 SCX_CPU1_CS_US/337      local expectedSCnt = currSCnt + 2
21-224-18:16:36.464 00 SCX_CPU1_CS_US/338      
21-224-18:16:36.464 00 SCX_CPU1_CS_US/339      ut_tlmwait {seqTlmItem}, {expectedSCnt}
21-224-18:16:36.468 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-224-18:16:43.475 00     SPR-I:STTE         WAIT UNTIL completed
21-224-18:16:43.475 00 SCX_CPU1_CS_US/340      if (UT_TW_Status = UT_Success) then
21-224-18:16:43.476 00 SCX_CPU1_CS_US/341        write "<*> Passed (9000) - Housekeeping packet is being generated."
21-224-18:16:43.476 00     SPR-I:OPRO         <*> Passed (9000) - Housekeeping packet is being generated.
21-224-18:16:43.476 00 SCX_CPU1_CS_US/342        ut_setrequirements CS_9000, "P"
21-224-18:16:43.478 00 SCX_CPU1_CS_US/346      endif
21-224-18:16:43.478 00 SCX_CPU1_CS_US/347      
21-224-18:16:43.478 00 SCX_CPU1_CS_US/348      wait 5
21-224-18:16:43.478 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-224-18:16:48.482 00 SCX_CPU1_CS_US/349      
21-224-18:16:48.482 00 SCX_CPU1_CS_US/350      write ";*********************************************************************"
21-224-18:16:48.482 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:16:48.482 00 SCX_CPU1_CS_US/351      write ";  Step 1.6: Enable DEBUG Event Messages for the applications needed "
21-224-18:16:48.483 00     SPR-I:OPRO         ;  Step 1.6: Enable DEBUG Event Messages for the applications needed 
21-224-18:16:48.483 00 SCX_CPU1_CS_US/352      write ";*********************************************************************"
21-224-18:16:48.483 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:16:48.484 00 SCX_CPU1_CS_US/353      local cmdCtr = SCX_CPU1_EVS_CMDPC + 2
21-224-18:16:48.484 00 SCX_CPU1_CS_US/354      
21-224-18:16:48.484 00 SCX_CPU1_CS_US/356      /SCX_CPU1_EVS_EnaAppEVTType Application=CSAppName DEBUG
21-224-18:16:48.500 00 SCX_CPU1_CS_US/357      wait 2
21-224-18:16:48.500 00     SPR-I:STTE         Wait mode - waiting 2 seconds ...
21-224-18:16:50.502 00 SCX_CPU1_CS_US/358      /SCX_CPU1_EVS_EnaAppEVTType Application="CFE_TBL" DEBUG
21-224-18:16:50.516 00 SCX_CPU1_CS_US/359      
21-224-18:16:50.517 00 SCX_CPU1_CS_US/360      ut_tlmwait SCX_CPU1_EVS_CMDPC, {cmdCtr}
21-224-18:16:50.532 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-224-18:16:55.536 00     SPR-I:STTE         WAIT UNTIL completed
21-224-18:16:55.538 00 SCX_CPU1_CS_US/361      if (UT_TW_Status = UT_Success) then
21-224-18:16:55.538 00 SCX_CPU1_CS_US/362        write "<*> Passed - Enable Debug events command sent properly."
21-224-18:16:55.538 00     SPR-I:OPRO         <*> Passed - Enable Debug events command sent properly.
21-224-18:16:55.539 00 SCX_CPU1_CS_US/365      endif
21-224-18:16:55.539 00 SCX_CPU1_CS_US/366      
21-224-18:16:55.539 00 SCX_CPU1_CS_US/367      write ";*********************************************************************"
21-224-18:16:55.539 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:16:55.539 00 SCX_CPU1_CS_US/368      write ";  Step 1.7: Verify that the CS Housekeeping telemetry items are "
21-224-18:16:55.539 00     SPR-I:OPRO         ;  Step 1.7: Verify that the CS Housekeeping telemetry items are 
21-224-18:16:55.539 00 SCX_CPU1_CS_US/369      write ";  initialized to zero (0). "
21-224-18:16:55.539 00     SPR-I:OPRO         ;  initialized to zero (0). 
21-224-18:16:55.539 00 SCX_CPU1_CS_US/370      write ";*********************************************************************"
21-224-18:16:55.540 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:16:55.540 00 SCX_CPU1_CS_US/373      if (SCX_CPU1_CS_CMDPC = 0) AND (SCX_CPU1_CS_CMDEC = 0) AND ;;
21-224-18:16:55.540 00 SCX_CPU1_CS_US/374         (SCX_CPU1_CS_EepromEC = 0) AND (SCX_CPU1_CS_MemoryEC = 0) AND ;;
21-224-18:16:55.540 00 SCX_CPU1_CS_US/375         (SCX_CPU1_CS_TableEC = 0) AND (SCX_CPU1_CS_AppEC = 0) AND ;;
21-224-18:16:55.540 00 SCX_CPU1_CS_US/376         (SCX_CPU1_CS_CFECoreEC = 0) AND (SCX_CPU1_CS_OSEC = 0) THEN
21-224-18:16:55.541 00 SCX_CPU1_CS_US/377        write "<*> Passed (9001) - Housekeeping telemetry initialized properly."
21-224-18:16:55.541 00     SPR-I:OPRO         <*> Passed (9001) - Housekeeping telemetry initialized properly.
21-224-18:16:55.541 00 SCX_CPU1_CS_US/378        ut_setrequirements CS_9001, "P"
21-224-18:16:55.544 00 SCX_CPU1_CS_US/390      endif
21-224-18:16:55.544 00 SCX_CPU1_CS_US/391      
21-224-18:16:55.572 00 SCX_CPU1_CS_US/392      wait 5
21-224-18:16:55.572 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-224-18:17:00.575 00 SCX_CPU1_CS_US/393      
21-224-18:17:00.575 00 SCX_CPU1_CS_US/394      write ";*********************************************************************"
21-224-18:17:00.575 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:17:00.575 00 SCX_CPU1_CS_US/395      write ";  Step 1.8: Create & load the Memory Definition Table file to be   "
21-224-18:17:00.575 00     SPR-I:OPRO         ;  Step 1.8: Create & load the Memory Definition Table file to be   
21-224-18:17:00.576 00 SCX_CPU1_CS_US/396      write ";  used during this test."
21-224-18:17:00.576 00     SPR-I:OPRO         ;  used during this test.
21-224-18:17:00.576 00 SCX_CPU1_CS_US/397      write ";********************************************************************"
21-224-18:17:00.576 00     SPR-I:OPRO         ;********************************************************************
21-224-18:17:00.576 00 SCX_CPU1_CS_US/398      s scx_cpu1_cs_mdt1
21-224-18:17:00.576 00     SPR-I:STS          Loading file /s/opr/accounts/cfs_test/prc/scx_cpu1_cs_mdt1.i
21-224-18:17:00.585 00     SPR-I:STS          Procedure SCX_CPU1_CS_MDT1 started
21-224-18:17:00.585 00 SCX_CPU1_CS_MD/2        ;*******************************************************************************
21-224-18:17:00.585 00 SCX_CPU1_CS_MD/3        ;  Test Name:  cs_mdt1
21-224-18:17:00.585 00 SCX_CPU1_CS_MD/4        ;  Test Level: Build Verification
21-224-18:17:00.585 00 SCX_CPU1_CS_MD/5        ;  Test Type:  Functional
21-224-18:17:00.585 00 SCX_CPU1_CS_MD/6        ;
21-224-18:17:00.585 00 SCX_CPU1_CS_MD/7        ;  Test Description
21-224-18:17:00.586 00 SCX_CPU1_CS_MD/8        ;	The purpose of this procedure is to generate the default User Memory
21-224-18:17:00.586 00 SCX_CPU1_CS_MD/9        ;	Definition Table for the Checksum Application.
21-224-18:17:00.586 00 SCX_CPU1_CS_MD/10       ;
21-224-18:17:00.586 00 SCX_CPU1_CS_MD/11       ;  Requirements Tested:
21-224-18:17:00.586 00 SCX_CPU1_CS_MD/12       ;	None
21-224-18:17:00.586 00 SCX_CPU1_CS_MD/13       ;
21-224-18:17:00.586 00 SCX_CPU1_CS_MD/14       ;  Prerequisite Conditions
21-224-18:17:00.586 00 SCX_CPU1_CS_MD/15       ;	The TST_CS_MemTbl application must be executing for this procedure to
21-224-18:17:00.586 00 SCX_CPU1_CS_MD/16       ;	generate the appropriate EEPROM Definition Table
21-224-18:17:00.586 00 SCX_CPU1_CS_MD/17       ;
21-224-18:17:00.586 00 SCX_CPU1_CS_MD/18       ;  Assumptions and Constraints
21-224-18:17:00.586 00 SCX_CPU1_CS_MD/19       ;	None.
21-224-18:17:00.586 00 SCX_CPU1_CS_MD/20       ;
21-224-18:17:00.587 00 SCX_CPU1_CS_MD/21       ;  Change History
21-224-18:17:00.587 00 SCX_CPU1_CS_MD/22       ;
21-224-18:17:00.587 00 SCX_CPU1_CS_MD/23       ;	Date		   Name		Description
21-224-18:17:00.592 00 SCX_CPU1_CS_MD/24       ;	07/19/11	Walt Moleski	Initial release.
21-224-18:17:00.592 00 SCX_CPU1_CS_MD/25       ;       09/19/12        Walt Moleski    Added write of new HK items and added a
21-224-18:17:00.592 00 SCX_CPU1_CS_MD/26       ;                                       define of the OS_MEM_TABLE_SIZE that
21-224-18:17:00.592 00 SCX_CPU1_CS_MD/27       ;                                       was removed from osconfig.h in 3.5.0.0
21-224-18:17:00.593 00 SCX_CPU1_CS_MD/28       ;       03/01/17        Walt Moleski    Updated for CS 2.4.0.0 using CPU1 for
21-224-18:17:00.593 00 SCX_CPU1_CS_MD/29       ;                                       commanding and added a hostCPU variable
21-224-18:17:00.593 00 SCX_CPU1_CS_MD/30       ;                                       for the utility procs to connect to the
21-224-18:17:00.593 00 SCX_CPU1_CS_MD/31       ;                                       proper host IP address. Changed define
21-224-18:17:00.593 00 SCX_CPU1_CS_MD/32       ;                                       of OS_MEM_TABLE_SIZE to MEM_TABLE_SIZE.
21-224-18:17:00.593 00 SCX_CPU1_CS_MD/33       ;
21-224-18:17:00.593 00 SCX_CPU1_CS_MD/34       ;  Arguments
21-224-18:17:00.593 00 SCX_CPU1_CS_MD/35       ;	None.
21-224-18:17:00.593 00 SCX_CPU1_CS_MD/36       ;
21-224-18:17:00.594 00 SCX_CPU1_CS_MD/37       ;  Procedures Called
21-224-18:17:00.594 00 SCX_CPU1_CS_MD/38       ;	Name			Description
21-224-18:17:00.594 00 SCX_CPU1_CS_MD/39       ;      create_tbl_file_from_cvt Procedure that creates a load file from
21-224-18:17:00.594 00 SCX_CPU1_CS_MD/40       ;                               the specified arguments and cvt
21-224-18:17:00.594 00 SCX_CPU1_CS_MD/41       ;
21-224-18:17:00.594 00 SCX_CPU1_CS_MD/42       ;  Expected Test Results and Analysis
21-224-18:17:00.594 00 SCX_CPU1_CS_MD/43       ;
21-224-18:17:00.594 00 SCX_CPU1_CS_MD/44       ;**********************************************************************
21-224-18:17:00.594 00 SCX_CPU1_CS_MD/45       
21-224-18:17:00.595 00 SCX_CPU1_CS_MD/46       local logging = %liv (log_procedure)
21-224-18:17:00.595 00 SCX_CPU1_CS_MD/47       %liv (log_procedure) = FALSE
21-224-18:17:00.648 00 SCX_CPU1_CS_MD/55       
21-224-18:17:00.649 00 SCX_CPU1_CS_MD/56       #define MEM_TABLE_SIZE       10
21-224-18:17:00.649 00 SCX_CPU1_CS_MD/57       
21-224-18:17:00.649 00 SCX_CPU1_CS_MD/58       ;**********************************************************************
21-224-18:17:00.649 00 SCX_CPU1_CS_MD/59       ; Define local variables
21-224-18:17:00.649 00 SCX_CPU1_CS_MD/60       ;**********************************************************************
21-224-18:17:00.649 00 SCX_CPU1_CS_MD/61       LOCAL defTblId, defPktId
21-224-18:17:00.649 00 SCX_CPU1_CS_MD/62       local CSAppName = "CS"
21-224-18:17:00.649 00 SCX_CPU1_CS_MD/63       local ramDir = "RAM:0"
21-224-18:17:00.649 00 SCX_CPU1_CS_MD/64       local hostCPU = "CPU3"
21-224-18:17:00.649 00 SCX_CPU1_CS_MD/65       local memDefTblName = CSAppName & "." & CS_DEF_MEMORY_TABLE_NAME
21-224-18:17:00.649 00 SCX_CPU1_CS_MD/66       
21-224-18:17:00.649 00 SCX_CPU1_CS_MD/69       defTblId = "0FAD"
21-224-18:17:00.649 00 SCX_CPU1_CS_MD/70       defPktId = 4013
21-224-18:17:00.649 00 SCX_CPU1_CS_MD/71       
21-224-18:17:00.649 00 SCX_CPU1_CS_MD/72       write ";*********************************************************************"
21-224-18:17:00.649 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:17:00.649 00 SCX_CPU1_CS_MD/73       write ";  Define the Memory Definition Table "
21-224-18:17:00.649 00     SPR-I:OPRO         ;  Define the Memory Definition Table 
21-224-18:17:00.649 00 SCX_CPU1_CS_MD/74       write ";********************************************************************"
21-224-18:17:00.649 00     SPR-I:OPRO         ;********************************************************************
21-224-18:17:00.649 00 SCX_CPU1_CS_MD/77       local eepromEntry = 0
21-224-18:17:00.649 00 SCX_CPU1_CS_MD/78       local ramEntry = 0
21-224-18:17:00.649 00 SCX_CPU1_CS_MD/79       
21-224-18:17:00.650 00 SCX_CPU1_CS_MD/81       for i=1 to MEM_TABLE_SIZE do
21-224-18:17:00.650 00 SCX_CPU1_CS_MD/82         if (p@SCX_CPU1_TST_CS_MemType[i] = "EEPROM") then
21-224-18:17:00.650 00 SCX_CPU1_CS_MD/84         elseif ((p@SCX_CPU1_TST_CS_MemType[i] = "RAM") .AND. ;;
21-224-18:17:00.650 00 SCX_CPU1_CS_MD/85       	  (ramEntry = 0)) then
21-224-18:17:00.650 00 SCX_CPU1_CS_MD/86           ramEntry = i
21-224-18:17:00.650 00 SCX_CPU1_CS_MD/87         endif
21-224-18:17:00.650 00 SCX_CPU1_CS_MD/88       enddo
21-224-18:17:00.650 00 SCX_CPU1_CS_MD/81       for i=1 to MEM_TABLE_SIZE do
21-224-18:17:00.650 00 SCX_CPU1_CS_MD/82         if (p@SCX_CPU1_TST_CS_MemType[i] = "EEPROM") then
21-224-18:17:00.650 00 SCX_CPU1_CS_MD/83           eepromEntry = i
21-224-18:17:00.650 00 SCX_CPU1_CS_MD/87         endif
21-224-18:17:00.650 00 SCX_CPU1_CS_MD/88       enddo
21-224-18:17:00.650 00 SCX_CPU1_CS_MD/81       for i=1 to MEM_TABLE_SIZE do
21-224-18:17:00.650 00 SCX_CPU1_CS_MD/82         if (p@SCX_CPU1_TST_CS_MemType[i] = "EEPROM") then
21-224-18:17:00.650 00 SCX_CPU1_CS_MD/84         elseif ((p@SCX_CPU1_TST_CS_MemType[i] = "RAM") .AND. ;;
21-224-18:17:00.650 00 SCX_CPU1_CS_MD/85       	  (ramEntry = 0)) then
21-224-18:17:00.651 00 SCX_CPU1_CS_MD/87         endif
21-224-18:17:00.651 00 SCX_CPU1_CS_MD/88       enddo
21-224-18:17:00.651 00 SCX_CPU1_CS_MD/81       for i=1 to MEM_TABLE_SIZE do
21-224-18:17:00.651 00 SCX_CPU1_CS_MD/82         if (p@SCX_CPU1_TST_CS_MemType[i] = "EEPROM") then
21-224-18:17:00.651 00 SCX_CPU1_CS_MD/84         elseif ((p@SCX_CPU1_TST_CS_MemType[i] = "RAM") .AND. ;;
21-224-18:17:00.651 00 SCX_CPU1_CS_MD/85       	  (ramEntry = 0)) then
21-224-18:17:00.651 00 SCX_CPU1_CS_MD/87         endif
21-224-18:17:00.651 00 SCX_CPU1_CS_MD/88       enddo
21-224-18:17:00.651 00 SCX_CPU1_CS_MD/81       for i=1 to MEM_TABLE_SIZE do
21-224-18:17:00.651 00 SCX_CPU1_CS_MD/82         if (p@SCX_CPU1_TST_CS_MemType[i] = "EEPROM") then
21-224-18:17:00.651 00 SCX_CPU1_CS_MD/84         elseif ((p@SCX_CPU1_TST_CS_MemType[i] = "RAM") .AND. ;;
21-224-18:17:00.651 00 SCX_CPU1_CS_MD/85       	  (ramEntry = 0)) then
21-224-18:17:00.651 00 SCX_CPU1_CS_MD/87         endif
21-224-18:17:00.651 00 SCX_CPU1_CS_MD/88       enddo
21-224-18:17:00.651 00 SCX_CPU1_CS_MD/81       for i=1 to MEM_TABLE_SIZE do
21-224-18:17:00.651 00 SCX_CPU1_CS_MD/82         if (p@SCX_CPU1_TST_CS_MemType[i] = "EEPROM") then
21-224-18:17:00.652 00 SCX_CPU1_CS_MD/84         elseif ((p@SCX_CPU1_TST_CS_MemType[i] = "RAM") .AND. ;;
21-224-18:17:00.652 00 SCX_CPU1_CS_MD/85       	  (ramEntry = 0)) then
21-224-18:17:00.652 00 SCX_CPU1_CS_MD/87         endif
21-224-18:17:00.652 00 SCX_CPU1_CS_MD/88       enddo
21-224-18:17:00.652 00 SCX_CPU1_CS_MD/81       for i=1 to MEM_TABLE_SIZE do
21-224-18:17:00.652 00 SCX_CPU1_CS_MD/82         if (p@SCX_CPU1_TST_CS_MemType[i] = "EEPROM") then
21-224-18:17:00.652 00 SCX_CPU1_CS_MD/84         elseif ((p@SCX_CPU1_TST_CS_MemType[i] = "RAM") .AND. ;;
21-224-18:17:00.652 00 SCX_CPU1_CS_MD/85       	  (ramEntry = 0)) then
21-224-18:17:00.652 00 SCX_CPU1_CS_MD/87         endif
21-224-18:17:00.652 00 SCX_CPU1_CS_MD/88       enddo
21-224-18:17:00.652 00 SCX_CPU1_CS_MD/81       for i=1 to MEM_TABLE_SIZE do
21-224-18:17:00.652 00 SCX_CPU1_CS_MD/82         if (p@SCX_CPU1_TST_CS_MemType[i] = "EEPROM") then
21-224-18:17:00.652 00 SCX_CPU1_CS_MD/84         elseif ((p@SCX_CPU1_TST_CS_MemType[i] = "RAM") .AND. ;;
21-224-18:17:00.652 00 SCX_CPU1_CS_MD/85       	  (ramEntry = 0)) then
21-224-18:17:00.652 00 SCX_CPU1_CS_MD/87         endif
21-224-18:17:00.652 00 SCX_CPU1_CS_MD/88       enddo
21-224-18:17:00.652 00 SCX_CPU1_CS_MD/81       for i=1 to MEM_TABLE_SIZE do
21-224-18:17:00.652 00 SCX_CPU1_CS_MD/82         if (p@SCX_CPU1_TST_CS_MemType[i] = "EEPROM") then
21-224-18:17:00.652 00 SCX_CPU1_CS_MD/84         elseif ((p@SCX_CPU1_TST_CS_MemType[i] = "RAM") .AND. ;;
21-224-18:17:00.652 00 SCX_CPU1_CS_MD/85       	  (ramEntry = 0)) then
21-224-18:17:00.653 00 SCX_CPU1_CS_MD/87         endif
21-224-18:17:00.653 00 SCX_CPU1_CS_MD/88       enddo
21-224-18:17:00.653 00 SCX_CPU1_CS_MD/81       for i=1 to MEM_TABLE_SIZE do
21-224-18:17:00.653 00 SCX_CPU1_CS_MD/82         if (p@SCX_CPU1_TST_CS_MemType[i] = "EEPROM") then
21-224-18:17:00.653 00 SCX_CPU1_CS_MD/84         elseif ((p@SCX_CPU1_TST_CS_MemType[i] = "RAM") .AND. ;;
21-224-18:17:00.653 00 SCX_CPU1_CS_MD/85       	  (ramEntry = 0)) then
21-224-18:17:00.653 00 SCX_CPU1_CS_MD/87         endif
21-224-18:17:00.653 00 SCX_CPU1_CS_MD/88       enddo
21-224-18:17:00.653 00 SCX_CPU1_CS_MD/81       for i=1 to MEM_TABLE_SIZE do
21-224-18:17:00.653 00 SCX_CPU1_CS_MD/89       
21-224-18:17:00.653 00 SCX_CPU1_CS_MD/90       local eeQuarterSize = SCX_CPU1_TST_CS_Size[eepromEntry] / 4
21-224-18:17:00.653 00 SCX_CPU1_CS_MD/91       local eeHalfSize = SCX_CPU1_TST_CS_Size[eepromEntry] / 2
21-224-18:17:00.653 00 SCX_CPU1_CS_MD/92       local ramQuarterSize = SCX_CPU1_TST_CS_Size[ramEntry] / 4
21-224-18:17:00.653 00 SCX_CPU1_CS_MD/93       local ramHalfSize = SCX_CPU1_TST_CS_Size[ramEntry] / 2
21-224-18:17:00.653 00 SCX_CPU1_CS_MD/94       
21-224-18:17:00.653 00 SCX_CPU1_CS_MD/95       SCX_CPU1_CS_MEM_DEF_TABLE[0].State = CS_STATE_ENABLED
21-224-18:17:00.654 00 SCX_CPU1_CS_MD/96       SCX_CPU1_CS_MEM_DEF_TABLE[0].StartAddr = SCX_CPU1_TST_CS_StartAddr[ramEntry]
21-224-18:17:00.654 00 SCX_CPU1_CS_MD/97       SCX_CPU1_CS_MEM_DEF_TABLE[1].State = CS_STATE_DISABLED
21-224-18:17:00.654 00 SCX_CPU1_CS_MD/98       SCX_CPU1_CS_MEM_DEF_TABLE[1].StartAddr = SCX_CPU1_TST_CS_StartAddr[ramEntry] + ramQuarterSize
21-224-18:17:00.654 00 SCX_CPU1_CS_MD/99       SCX_CPU1_CS_MEM_DEF_TABLE[1].NumBytes = ramQuarterSize
21-224-18:17:00.654 00 SCX_CPU1_CS_MD/100      SCX_CPU1_CS_MEM_DEF_TABLE[2].State = CS_STATE_ENABLED
21-224-18:17:00.654 00 SCX_CPU1_CS_MD/101      SCX_CPU1_CS_MEM_DEF_TABLE[2].StartAddr = SCX_CPU1_TST_CS_StartAddr[ramEntry] + ramHalfSize
21-224-18:17:00.654 00 SCX_CPU1_CS_MD/102      SCX_CPU1_CS_MEM_DEF_TABLE[3].State = CS_STATE_DISABLED
21-224-18:17:00.654 00 SCX_CPU1_CS_MD/103      SCX_CPU1_CS_MEM_DEF_TABLE[3].StartAddr = SCX_CPU1_TST_CS_StartAddr[ramEntry]
21-224-18:17:00.654 00 SCX_CPU1_CS_MD/104      SCX_CPU1_CS_MEM_DEF_TABLE[3].NumBytes = SCX_CPU1_TST_CS_Size[ramEntry]
21-224-18:17:00.654 00 SCX_CPU1_CS_MD/105      SCX_CPU1_CS_MEM_DEF_TABLE[4].State = CS_STATE_ENABLED
21-224-18:17:00.654 00 SCX_CPU1_CS_MD/106      SCX_CPU1_CS_MEM_DEF_TABLE[4].StartAddr = SCX_CPU1_TST_CS_StartAddr[eepromEntry]
21-224-18:17:00.655 00 SCX_CPU1_CS_MD/107      SCX_CPU1_CS_MEM_DEF_TABLE[5].State = CS_STATE_DISABLED
21-224-18:17:00.655 00 SCX_CPU1_CS_MD/108      SCX_CPU1_CS_MEM_DEF_TABLE[5].StartAddr = SCX_CPU1_TST_CS_StartAddr[eepromEntry] + eeQuarterSize
21-224-18:17:00.655 00 SCX_CPU1_CS_MD/109      SCX_CPU1_CS_MEM_DEF_TABLE[5].NumBytes = eeHalfSize
21-224-18:17:00.655 00 SCX_CPU1_CS_MD/110      SCX_CPU1_CS_MEM_DEF_TABLE[6].State = CS_STATE_ENABLED
21-224-18:17:00.655 00 SCX_CPU1_CS_MD/111      SCX_CPU1_CS_MEM_DEF_TABLE[6].StartAddr = SCX_CPU1_TST_CS_StartAddr[eepromEntry] + eeHalfSize
21-224-18:17:00.655 00 SCX_CPU1_CS_MD/112      SCX_CPU1_CS_MEM_DEF_TABLE[7].State = CS_STATE_DISABLED
21-224-18:17:00.655 00 SCX_CPU1_CS_MD/113      SCX_CPU1_CS_MEM_DEF_TABLE[7].StartAddr = SCX_CPU1_TST_CS_StartAddr[eepromEntry]
21-224-18:17:00.655 00 SCX_CPU1_CS_MD/114      SCX_CPU1_CS_MEM_DEF_TABLE[7].NumBytes = SCX_CPU1_TST_CS_Size[eepromEntry]
21-224-18:17:00.655 00 SCX_CPU1_CS_MD/115      
21-224-18:17:00.655 00 SCX_CPU1_CS_MD/117      for i = 8 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 do
21-224-18:17:00.655 00 SCX_CPU1_CS_MD/118        SCX_CPU1_CS_MEM_DEF_TABLE[i].State = CS_STATE_EMPTY
21-224-18:17:00.656 00 SCX_CPU1_CS_MD/119        SCX_CPU1_CS_MEM_DEF_TABLE[i].StartAddr = 0
21-224-18:17:00.656 00 SCX_CPU1_CS_MD/120        SCX_CPU1_CS_MEM_DEF_TABLE[i].NumBytes = 0
21-224-18:17:00.656 00 SCX_CPU1_CS_MD/121      enddo
21-224-18:17:00.656 00 SCX_CPU1_CS_MD/117      for i = 8 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 do
21-224-18:17:00.656 00 SCX_CPU1_CS_MD/118        SCX_CPU1_CS_MEM_DEF_TABLE[i].State = CS_STATE_EMPTY
21-224-18:17:00.656 00 SCX_CPU1_CS_MD/119        SCX_CPU1_CS_MEM_DEF_TABLE[i].StartAddr = 0
21-224-18:17:00.656 00 SCX_CPU1_CS_MD/120        SCX_CPU1_CS_MEM_DEF_TABLE[i].NumBytes = 0
21-224-18:17:00.656 00 SCX_CPU1_CS_MD/121      enddo
21-224-18:17:00.656 00 SCX_CPU1_CS_MD/117      for i = 8 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 do
21-224-18:17:00.656 00 SCX_CPU1_CS_MD/118        SCX_CPU1_CS_MEM_DEF_TABLE[i].State = CS_STATE_EMPTY
21-224-18:17:00.656 00 SCX_CPU1_CS_MD/119        SCX_CPU1_CS_MEM_DEF_TABLE[i].StartAddr = 0
21-224-18:17:00.657 00 SCX_CPU1_CS_MD/120        SCX_CPU1_CS_MEM_DEF_TABLE[i].NumBytes = 0
21-224-18:17:00.657 00 SCX_CPU1_CS_MD/121      enddo
21-224-18:17:00.657 00 SCX_CPU1_CS_MD/117      for i = 8 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 do
21-224-18:17:00.657 00 SCX_CPU1_CS_MD/118        SCX_CPU1_CS_MEM_DEF_TABLE[i].State = CS_STATE_EMPTY
21-224-18:17:00.657 00 SCX_CPU1_CS_MD/119        SCX_CPU1_CS_MEM_DEF_TABLE[i].StartAddr = 0
21-224-18:17:00.657 00 SCX_CPU1_CS_MD/120        SCX_CPU1_CS_MEM_DEF_TABLE[i].NumBytes = 0
21-224-18:17:00.657 00 SCX_CPU1_CS_MD/121      enddo
21-224-18:17:00.657 00 SCX_CPU1_CS_MD/117      for i = 8 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 do
21-224-18:17:00.657 00 SCX_CPU1_CS_MD/118        SCX_CPU1_CS_MEM_DEF_TABLE[i].State = CS_STATE_EMPTY
21-224-18:17:00.657 00 SCX_CPU1_CS_MD/119        SCX_CPU1_CS_MEM_DEF_TABLE[i].StartAddr = 0
21-224-18:17:00.657 00 SCX_CPU1_CS_MD/120        SCX_CPU1_CS_MEM_DEF_TABLE[i].NumBytes = 0
21-224-18:17:00.658 00 SCX_CPU1_CS_MD/121      enddo
21-224-18:17:00.658 00 SCX_CPU1_CS_MD/117      for i = 8 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 do
21-224-18:17:00.658 00 SCX_CPU1_CS_MD/118        SCX_CPU1_CS_MEM_DEF_TABLE[i].State = CS_STATE_EMPTY
21-224-18:17:00.658 00 SCX_CPU1_CS_MD/119        SCX_CPU1_CS_MEM_DEF_TABLE[i].StartAddr = 0
21-224-18:17:00.658 00 SCX_CPU1_CS_MD/120        SCX_CPU1_CS_MEM_DEF_TABLE[i].NumBytes = 0
21-224-18:17:00.658 00 SCX_CPU1_CS_MD/121      enddo
21-224-18:17:00.658 00 SCX_CPU1_CS_MD/117      for i = 8 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 do
21-224-18:17:00.658 00 SCX_CPU1_CS_MD/118        SCX_CPU1_CS_MEM_DEF_TABLE[i].State = CS_STATE_EMPTY
21-224-18:17:00.658 00 SCX_CPU1_CS_MD/119        SCX_CPU1_CS_MEM_DEF_TABLE[i].StartAddr = 0
21-224-18:17:00.658 00 SCX_CPU1_CS_MD/120        SCX_CPU1_CS_MEM_DEF_TABLE[i].NumBytes = 0
21-224-18:17:00.658 00 SCX_CPU1_CS_MD/121      enddo
21-224-18:17:00.658 00 SCX_CPU1_CS_MD/117      for i = 8 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 do
21-224-18:17:00.659 00 SCX_CPU1_CS_MD/118        SCX_CPU1_CS_MEM_DEF_TABLE[i].State = CS_STATE_EMPTY
21-224-18:17:00.659 00 SCX_CPU1_CS_MD/119        SCX_CPU1_CS_MEM_DEF_TABLE[i].StartAddr = 0
21-224-18:17:00.659 00 SCX_CPU1_CS_MD/120        SCX_CPU1_CS_MEM_DEF_TABLE[i].NumBytes = 0
21-224-18:17:00.659 00 SCX_CPU1_CS_MD/121      enddo
21-224-18:17:00.659 00 SCX_CPU1_CS_MD/117      for i = 8 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 do
21-224-18:17:00.659 00 SCX_CPU1_CS_MD/122      
21-224-18:17:00.659 00 SCX_CPU1_CS_MD/125      if (ramQuarterSize > 4096) then
21-224-18:17:00.659 00 SCX_CPU1_CS_MD/126        SCX_CPU1_CS_MEM_DEF_TABLE[0].NumBytes = 2048
21-224-18:17:00.659 00 SCX_CPU1_CS_MD/127        SCX_CPU1_CS_MEM_DEF_TABLE[2].NumBytes = 4096
21-224-18:17:00.659 00 SCX_CPU1_CS_MD/131      endif
21-224-18:17:00.659 00 SCX_CPU1_CS_MD/132      
21-224-18:17:00.659 00 SCX_CPU1_CS_MD/133      if (eeQuarterSize > 4096) then
21-224-18:17:00.659 00 SCX_CPU1_CS_MD/134        SCX_CPU1_CS_MEM_DEF_TABLE[4].NumBytes = 2048
21-224-18:17:00.659 00 SCX_CPU1_CS_MD/135        SCX_CPU1_CS_MEM_DEF_TABLE[6].NumBytes = 4096
21-224-18:17:00.659 00 SCX_CPU1_CS_MD/139      endif
21-224-18:17:00.659 00 SCX_CPU1_CS_MD/140      
21-224-18:17:00.659 00 SCX_CPU1_CS_MD/141      local lastEntry = CS_MAX_NUM_MEMORY_TABLE_ENTRIES - 1
21-224-18:17:00.659 00 SCX_CPU1_CS_MD/142      local endmnemonic = "SCX_CPU1_CS_MEM_DEF_TABLE[" & lastEntry & "].NumBytes"
21-224-18:17:00.659 00 SCX_CPU1_CS_MD/143      
21-224-18:17:00.659 00 SCX_CPU1_CS_MD/145      s create_tbl_file_from_cvt (hostCPU,defTblId,"User Memory Definition Table Load 1","usrmem_def_ld_1",memDefTblName,"SCX_CPU1_CS_MEM_DEF_TABLE[0].State",endmnemonic)
21-224-18:17:00.660 00     SPR-I:STS          Loading file /s/opr/accounts/cfs_test/prc/create_tbl_file_from_cvt.i
21-224-18:17:00.660 00     SPR-I:STS          Procedure CREATE_TBL_FILE_FROM_CVT started
21-224-18:17:00.660 00 CREATE_TBL_FIL/2        ;
21-224-18:17:00.660 00 CREATE_TBL_FIL/3        local logging = %liv(log_procedure)
21-224-18:17:00.660 00 CREATE_TBL_FIL/4        %liv (log_procedure) = FALSE
21-224-18:17:00.662 00     SPR-I:OPRO         **********  usrmem_def_ld_1  **********
21-224-18:17:00.662 00     SPR-I:OPRO         
21-224-18:17:00.662 00     SPR-I:OPRO                Content Type: cFE1
21-224-18:17:00.662 00     SPR-I:OPRO                    Sub Type: 8
21-224-18:17:00.662 00     SPR-I:OPRO                      Length: 12
21-224-18:17:00.662 00     SPR-I:OPRO               Spacecraft Id: SCX
21-224-18:17:00.662 00     SPR-I:OPRO                Processor Id: CPU3
21-224-18:17:00.662 00     SPR-I:OPRO              Application Id: 0
21-224-18:17:00.662 00     SPR-I:OPRO            Create Time Secs: 1628792220
21-224-18:17:00.662 00     SPR-I:OPRO         Create Time Subsecs: 0
21-224-18:17:00.662 00     SPR-I:OPRO            File Description: User Memory Definition Table Loa
21-224-18:17:00.662 00     SPR-I:OPRO         
21-224-18:17:00.662 00     SPR-I:OPRO         **********  CS.DefMemoryTbl  **********
21-224-18:17:00.662 00     SPR-I:OPRO         
21-224-18:17:00.662 00     SPR-I:OPRO              Start Mnemonic: SCX_CPU1_CS_MEM_DEF_TABLE[0].State
21-224-18:17:00.662 00     SPR-I:OPRO                 Byte Offset: 0
21-224-18:17:00.662 00     SPR-I:OPRO                End Mnemonic: SCX_CPU1_CS_MEM_DEF_TABLE[15].NumBytes
21-224-18:17:00.662 00     SPR-I:OPRO             Number of Bytes: 192
21-224-18:17:00.662 00     SPR-I:OPRO         
21-224-18:17:00.668 00     SPR-I:STS          Loading file /s/opr/accounts/global/prc/partial_cvt_to_file_beta.i
21-224-18:17:00.668 00     SPR-I:STS          Procedure PARTIAL_CVT_TO_FILE_BETA started
21-224-18:17:00.669 00     SPR-I:OPRO         The unix command is cd /s/opr/accounts/cfs_test/image;cvt2file  -s 116 -e 307 P0FAD cs.defmemorytbl
21-224-18:17:00.675 00     SPR-I:STS          Procedure PARTIAL_CVT_TO_FILE_BETA completed
21-224-18:17:00.675 00     SPR-I:OPRO         cd /s/opr/accounts/cfs_test/image;cat usrmem_def_ld_1.tmp cs.defmemorytbl > usrmem_def_ld_1
21-224-18:17:00.679 00     SPR-I:OPRO         cd /s/opr/accounts/cfs_test/image;rm cs.defmemorytbl usrmem_def_ld_1.tmp
21-224-18:17:00.684 00 CREATE_TBL_FIL/128      
21-224-18:17:00.684 00 CREATE_TBL_FIL/129      ENDPROC
21-224-18:17:00.684 00     SPR-I:STS          Procedure CREATE_TBL_FILE_FROM_CVT completed
21-224-18:17:00.684 00 SCX_CPU1_CS_MD/146      
21-224-18:17:00.684 00 SCX_CPU1_CS_MD/147      
21-224-18:17:00.684 00 SCX_CPU1_CS_MD/148      write ";*********************************************************************"
21-224-18:17:00.684 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:17:00.684 00 SCX_CPU1_CS_MD/149      write ";  End procedure scx_cpu1_cs_mdt1                              "
21-224-18:17:00.684 00     SPR-I:OPRO         ;  End procedure scx_cpu1_cs_mdt1                              
21-224-18:17:00.684 00 SCX_CPU1_CS_MD/150      write ";*********************************************************************"
21-224-18:17:00.684 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:17:00.685 00 SCX_CPU1_CS_MD/151      ENDPROC
21-224-18:17:00.685 00     SPR-I:STS          Procedure SCX_CPU1_CS_MDT1 completed
21-224-18:17:00.685 00 SCX_CPU1_CS_US/399      wait 5
21-224-18:17:00.685 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-224-18:17:05.688 00 SCX_CPU1_CS_US/400      
21-224-18:17:05.689 00 SCX_CPU1_CS_US/402      s load_table ("usrmem_def_ld_1", hostCPU)
21-224-18:17:05.689 00     SPR-I:STS          Loading file /s/opr/accounts/cfs_test/prc/load_table.i
21-224-18:17:05.691 00     SPR-I:STS          Procedure LOAD_TABLE started
21-224-18:17:05.692 00     LOAD_TABLE/2        ;
21-224-18:17:05.692 00     LOAD_TABLE/3        local logging = %liv (log_procedure)
21-224-18:17:05.692 00     LOAD_TABLE/4        %liv (log_procedure) = FALSE
21-224-18:17:05.697 00     SPR-I:OPRO         Table Filename: usrmem_def_ld_1
21-224-18:17:05.701 00     SPR-I:OPRO         The perl command is: perl /s/opr/accounts/global/tools/table_ftp.pl 192.168.1.8 usrmem_def_ld_1 RAM:0 3
21-224-18:17:05.702 00     SPR-I:OPRO         
21-224-18:17:05.852 00     SPR-I:OPRO         Return code from ftp_file.pl: 0
21-224-18:17:05.852 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-224-18:17:10.856 00     SPR-I:OPRO         
21-224-18:17:10.858 00     SPR-I:OPRO         Sending Command: /SCX_CPU1_TBL_LOAD LFILENAME="/ram/usrmem_def_ld_1"
21-224-18:17:10.879 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-224-18:17:11.736 00    TLMH-I:STS          58-012-14:04:33.001 INFO CPU=CPU1 APPNAME=CFE_TBL EVENT ID=12 Successful load of '/ram/usrmem_def_ld_1' into 'CS.DefMemoryTbl' working buffer
21-224-18:17:14.883 00     SPR-I:STTE         WAIT UNTIL completed
21-224-18:17:14.884 00     LOAD_TABLE/195      
21-224-18:17:14.884 00     LOAD_TABLE/196      ENDPROC
21-224-18:17:14.884 00     SPR-I:STS          Procedure LOAD_TABLE completed
21-224-18:17:14.884 00 SCX_CPU1_CS_US/403      wait 5
21-224-18:17:14.884 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-224-18:17:19.888 00 SCX_CPU1_CS_US/404      
21-224-18:17:19.888 00 SCX_CPU1_CS_US/405      ut_setupevents "SCX","CPU1","CFE_TBL",CFE_TBL_VALIDATION_INF_EID,"INFO", 1
21-224-18:17:19.892 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:17:19.893 00     SPR-I:OPRO         ; Setup event 1 with CFE_TBL INFO 36
21-224-18:17:19.893 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:17:19.894 00 SCX_CPU1_CS_US/406      ut_setupevents "SCX","CPU1","CFE_TBL",CFE_TBL_UPDATE_SUCCESS_INF_EID,"INFO", 2
21-224-18:17:19.900 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:17:19.901 00     SPR-I:OPRO         ; Setup event 2 with CFE_TBL INFO 37
21-224-18:17:19.901 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:17:19.902 00 SCX_CPU1_CS_US/407      
21-224-18:17:19.902 00 SCX_CPU1_CS_US/408      local cmdCtr = SCX_CPU1_TBL_CMDPC + 1
21-224-18:17:19.902 00 SCX_CPU1_CS_US/409      
21-224-18:17:19.902 00 SCX_CPU1_CS_US/410      /SCX_CPU1_TBL_VALIDATE INACTIVE VTABLENAME=memDefTblName
21-224-18:17:19.921 00 SCX_CPU1_CS_US/411      
21-224-18:17:19.921 00 SCX_CPU1_CS_US/412      ut_tlmwait SCX_CPU1_TBL_CMDPC, {cmdCtr}
21-224-18:17:19.927 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-224-18:17:20.735 00    TLMH-I:STS          58-012-14:04:42.001 DEBUG CPU=CPU1 APPNAME=CFE_TBL EVENT ID=16 Tbl Services issued validation request for 'CS.DefMemoryTbl'
21-224-18:17:22.732 00    TLMH-I:STS          58-012-14:04:44.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=143 CS Memory Table verification results: good = 8, bad = 0, unused = 8
21-224-18:17:22.733 00    TLMH-I:STS          58-012-14:04:44.004 INFO CPU=CPU1 APPNAME=CFE_TBL EVENT ID=36 CS validation successful for Inactive 'CS.DefMemoryTbl'
21-224-18:17:22.930 00     SPR-I:STTE         WAIT UNTIL completed
21-224-18:17:22.932 00 SCX_CPU1_CS_US/413      if (UT_TW_Status = UT_Success) then
21-224-18:17:22.932 00 SCX_CPU1_CS_US/414        write "<*> Passed - Memory Definition Table validate command sent."
21-224-18:17:22.932 00     SPR-I:OPRO         <*> Passed - Memory Definition Table validate command sent.
21-224-18:17:22.932 00 SCX_CPU1_CS_US/417      endif
21-224-18:17:22.932 00 SCX_CPU1_CS_US/418      
21-224-18:17:22.932 00 SCX_CPU1_CS_US/419      ut_tlmwait SCX_CPU1_find_event[1].num_found_messages, 1
21-224-18:17:22.946 00     SPR-I:STTE         WAIT UNTIL completed
21-224-18:17:22.947 00 SCX_CPU1_CS_US/420      if (UT_TW_Status = UT_Success) then
21-224-18:17:22.947 00 SCX_CPU1_CS_US/421        write "<*> Passed - Event message ",SCX_CPU1_find_event[1].eventid, " received"
21-224-18:17:22.948 00     SPR-I:OPRO         <*> Passed - Event message 36 received
21-224-18:17:22.948 00 SCX_CPU1_CS_US/424      endif
21-224-18:17:22.948 00 SCX_CPU1_CS_US/425      
21-224-18:17:22.948 00 SCX_CPU1_CS_US/426      cmdCtr = SCX_CPU1_TBL_CMDPC + 1
21-224-18:17:22.948 00 SCX_CPU1_CS_US/427      
21-224-18:17:22.948 00 SCX_CPU1_CS_US/428      /SCX_CPU1_TBL_ACTIVATE ATableName=memDefTblName
21-224-18:17:22.964 00 SCX_CPU1_CS_US/429      
21-224-18:17:22.964 00 SCX_CPU1_CS_US/430      ut_tlmwait SCX_CPU1_TBL_CMDPC, {cmdCtr}
21-224-18:17:22.972 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-224-18:17:23.734 00    TLMH-I:STS          58-012-14:04:45.001 DEBUG CPU=CPU1 APPNAME=CFE_TBL EVENT ID=17 Tbl Services notifying App that 'CS.DefMemoryTbl' has a load pending
21-224-18:17:26.731 00    TLMH-I:STS          58-012-14:04:48.004 INFO CPU=CPU1 APPNAME=CFE_TBL EVENT ID=37 CS Successfully Updated 'CS.DefMemoryTbl'
21-224-18:17:26.977 00     SPR-I:STTE         WAIT UNTIL completed
21-224-18:17:26.978 00 SCX_CPU1_CS_US/431      if (UT_TW_Status = UT_Success) then
21-224-18:17:26.979 00 SCX_CPU1_CS_US/432        write "<*> Passed - Activate Memory Definition Table command sent properly."
21-224-18:17:26.979 00     SPR-I:OPRO         <*> Passed - Activate Memory Definition Table command sent properly.
21-224-18:17:26.979 00 SCX_CPU1_CS_US/435      endif
21-224-18:17:26.979 00 SCX_CPU1_CS_US/436      
21-224-18:17:26.979 00 SCX_CPU1_CS_US/437      ut_tlmwait SCX_CPU1_find_event[2].num_found_messages, 1
21-224-18:17:26.992 00     SPR-I:STTE         WAIT UNTIL completed
21-224-18:17:26.993 00 SCX_CPU1_CS_US/438      if (UT_TW_Status = UT_Success) then
21-224-18:17:26.993 00 SCX_CPU1_CS_US/439        write "<*> Passed - Memory Definition Table Updated successfully."
21-224-18:17:26.993 00     SPR-I:OPRO         <*> Passed - Memory Definition Table Updated successfully.
21-224-18:17:26.994 00 SCX_CPU1_CS_US/440        Write "<*> Passed - Event Msg ",SCX_CPU1_find_event[2].eventid," Found!"
21-224-18:17:26.994 00     SPR-I:OPRO         <*> Passed - Event Msg 37 Found!
21-224-18:17:26.994 00 SCX_CPU1_CS_US/444      endif
21-224-18:17:26.994 00 SCX_CPU1_CS_US/445      
21-224-18:17:26.994 00 SCX_CPU1_CS_US/446      wait 5
21-224-18:17:26.994 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-224-18:17:31.998 00 SCX_CPU1_CS_US/447      
21-224-18:17:31.998 00 SCX_CPU1_CS_US/448      write ";*********************************************************************"
21-224-18:17:31.998 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:17:31.998 00 SCX_CPU1_CS_US/449      write ";  Step 1.9: Dump the User-defined Memory Definition Table."
21-224-18:17:31.998 00     SPR-I:OPRO         ;  Step 1.9: Dump the User-defined Memory Definition Table.
21-224-18:17:31.998 00 SCX_CPU1_CS_US/450      write ";*********************************************************************"
21-224-18:17:31.998 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:17:31.998 00 SCX_CPU1_CS_US/451      s get_tbl_to_cvt (ramDir,memDefTblName,"A","cpu1_usrdeftbl1_9",hostCPU,defTblId)
21-224-18:17:31.999 00     SPR-I:STS          Loading file /s/opr/accounts/cfs_test/prc/get_tbl_to_cvt.i
21-224-18:17:32.001 00     SPR-I:STS          Procedure GET_TBL_TO_CVT started
21-224-18:17:32.002 00 GET_TBL_TO_CVT/2        ;
21-224-18:17:32.002 00 GET_TBL_TO_CVT/3        local logging = %liv (log_procedure)
21-224-18:17:32.002 00 GET_TBL_TO_CVT/4        %liv (log_procedure) = FALSE
21-224-18:17:32.007 00     SPR-I:OPRO         Sending Command: /SCX_CPU1_TBL_DUMP ACTIVE DTABLENAME="CS.DefMemoryTbl" DFILENAME="/ram/cpu1_usrdeftbl1_9"
21-224-18:17:32.019 00     SPR-I:STTE         Wait mode - waiting 15 seconds ...
21-224-18:17:32.728 00    TLMH-I:STS          58-012-14:04:54.002 INFO CPU=CPU1 APPNAME=CFE_TBL EVENT ID=14 Successfully dumped Table 'CS.DefMemoryTbl' to '/ram/cpu1_usrdeftbl1_9'
21-224-18:17:47.031 00     SPR-I:OPRO         
21-224-18:17:47.032 00     SPR-I:OPRO            The TBLNAME is: CS.DefMemoryTbl
21-224-18:17:47.032 00     SPR-I:OPRO               The APID is: P0FAD
21-224-18:17:47.032 00     SPR-I:OPRO                The CPU is: CPU3
21-224-18:17:47.032 00     SPR-I:OPRO         The IP Address is: 192.168.1.8
21-224-18:17:47.036 00     SPR-I:OPRO         The perl command is: perl /s/opr/accounts/global/tools/ftp.pl RAM:0 cpu1_usrdeftbl1_9 cpu1_usrdeftbl1_9 binary 192.168.1.8
21-224-18:17:47.212 00     SPR-I:OPRO         Return code from ftp_file.pl: 0
21-224-18:17:47.212 00     SPR-I:STTE         Wait mode - waiting 15 seconds ...
21-224-18:18:02.223 00     SPR-I:OPRO         
21-224-18:18:02.236 00     SPR-I:OPRO         The unix command is cvt -ws file_list[4013].file_write_time "`date +%y-%j-%T -r /s/opr/accounts/cfs_test/image/cpu1_usrdeftbl1_9`"
21-224-18:18:02.236 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-224-18:18:07.241 00 GET_TBL_TO_CVT/238      
21-224-18:18:07.241 00 GET_TBL_TO_CVT/239      ENDPROC
21-224-18:18:07.241 00     SPR-I:STS          Procedure GET_TBL_TO_CVT completed
21-224-18:18:07.243 00 SCX_CPU1_CS_US/452      wait 5
21-224-18:18:07.243 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-224-18:18:12.247 00 SCX_CPU1_CS_US/453      
21-224-18:18:12.247 00 SCX_CPU1_CS_US/454      write ";*********************************************************************"
21-224-18:18:12.247 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:18:12.248 00 SCX_CPU1_CS_US/455      write ";  Step 1.10: Disable all background checksumming except for "
21-224-18:18:12.248 00     SPR-I:OPRO         ;  Step 1.10: Disable all background checksumming except for 
21-224-18:18:12.248 00 SCX_CPU1_CS_US/456      write ";  User-defined memory. "
21-224-18:18:12.248 00     SPR-I:OPRO         ;  User-defined memory. 
21-224-18:18:12.248 00 SCX_CPU1_CS_US/457      write ";*********************************************************************"
21-224-18:18:12.248 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:18:12.248 00 SCX_CPU1_CS_US/459      /SCX_CPU1_CS_DisableOS
21-224-18:18:12.263 00 SCX_CPU1_CS_US/460      wait 5
21-224-18:18:12.263 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-224-18:18:12.731 00    TLMH-I:STS          58-012-14:05:34.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=8 Checksumming of OS code segment is Disabled
21-224-18:18:17.267 00 SCX_CPU1_CS_US/461      
21-224-18:18:17.267 00 SCX_CPU1_CS_US/463      if (p@SCX_CPU1_CS_OSSTATE = "Disabled") then
21-224-18:18:17.268 00 SCX_CPU1_CS_US/464        write "<*> Passed (3003) - OS Checksumming disabled."
21-224-18:18:17.268 00     SPR-I:OPRO         <*> Passed (3003) - OS Checksumming disabled.
21-224-18:18:17.268 00 SCX_CPU1_CS_US/465        ut_setrequirements CS_3003, "P"
21-224-18:18:17.271 00 SCX_CPU1_CS_US/469      endif
21-224-18:18:17.271 00 SCX_CPU1_CS_US/470      
21-224-18:18:17.271 00 SCX_CPU1_CS_US/472      /SCX_CPU1_CS_DisableCFECore
21-224-18:18:17.274 00 SCX_CPU1_CS_US/473      wait 5
21-224-18:18:17.274 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-224-18:18:17.733 00    TLMH-I:STS          58-012-14:05:39.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=6 Checksumming of cFE Core is Disabled
21-224-18:18:22.278 00 SCX_CPU1_CS_US/474      
21-224-18:18:22.278 00 SCX_CPU1_CS_US/475      if (p@SCX_CPU1_CS_CFECORESTATE = "Disabled") then
21-224-18:18:22.279 00 SCX_CPU1_CS_US/476        write "<*> Passed (3008) - cFE Checksumming disabled."
21-224-18:18:22.279 00     SPR-I:OPRO         <*> Passed (3008) - cFE Checksumming disabled.
21-224-18:18:22.279 00 SCX_CPU1_CS_US/477        ut_setrequirements CS_3008, "P"
21-224-18:18:22.282 00 SCX_CPU1_CS_US/481      endif
21-224-18:18:22.282 00 SCX_CPU1_CS_US/482      
21-224-18:18:22.282 00 SCX_CPU1_CS_US/484      /SCX_CPU1_CS_DisableEeprom
21-224-18:18:22.295 00 SCX_CPU1_CS_US/485      wait 5
21-224-18:18:22.295 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-224-18:18:23.231 00    TLMH-I:STS          58-012-14:05:44.500 INFO CPU=CPU1 APPNAME=CS EVENT ID=37 Checksumming of Eeprom is Disabled
21-224-18:18:27.300 00 SCX_CPU1_CS_US/486      
21-224-18:18:27.300 00 SCX_CPU1_CS_US/487      if (p@SCX_CPU1_CS_EEPROMSTATE = "Disabled") then
21-224-18:18:27.300 00 SCX_CPU1_CS_US/488        write "<*> Passed (2003) - Non-volatile Memory (EEPROM) Checksumming disabled."
21-224-18:18:27.300 00     SPR-I:OPRO         <*> Passed (2003) - Non-volatile Memory (EEPROM) Checksumming disabled.
21-224-18:18:27.300 00 SCX_CPU1_CS_US/489        ut_setrequirements CS_2003, "P"
21-224-18:18:27.303 00 SCX_CPU1_CS_US/493      endif
21-224-18:18:27.303 00 SCX_CPU1_CS_US/494      
21-224-18:18:27.303 00 SCX_CPU1_CS_US/496      /SCX_CPU1_CS_DisableApps
21-224-18:18:27.316 00 SCX_CPU1_CS_US/497      wait 5
21-224-18:18:27.316 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-224-18:18:28.233 00    TLMH-I:STS          58-012-14:05:49.500 INFO CPU=CPU1 APPNAME=CS EVENT ID=80 Checksumming of App is Disabled
21-224-18:18:32.320 00 SCX_CPU1_CS_US/498      
21-224-18:18:32.320 00 SCX_CPU1_CS_US/499      if (p@SCX_CPU1_CS_AppSTATE = "Disabled") then
21-224-18:18:32.320 00 SCX_CPU1_CS_US/500        write "<*> Passed (4002) - Application Checksumming disabled."
21-224-18:18:32.321 00     SPR-I:OPRO         <*> Passed (4002) - Application Checksumming disabled.
21-224-18:18:32.321 00 SCX_CPU1_CS_US/501        ut_setrequirements CS_4002, "P"
21-224-18:18:32.323 00 SCX_CPU1_CS_US/505      endif
21-224-18:18:32.324 00 SCX_CPU1_CS_US/506      
21-224-18:18:32.324 00 SCX_CPU1_CS_US/508      /SCX_CPU1_CS_DisableTables
21-224-18:18:32.337 00 SCX_CPU1_CS_US/509      wait 5
21-224-18:18:32.337 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-224-18:18:33.230 00    TLMH-I:STS          58-012-14:05:54.500 INFO CPU=CPU1 APPNAME=CS EVENT ID=67 Checksumming of Tables is Disabled
21-224-18:18:37.341 00 SCX_CPU1_CS_US/510      
21-224-18:18:37.341 00 SCX_CPU1_CS_US/511      if (p@SCX_CPU1_CS_TableSTATE = "Disabled") then
21-224-18:18:37.341 00 SCX_CPU1_CS_US/512        write "<*> Passed (5002) - Table Checksumming disabled."
21-224-18:18:37.341 00     SPR-I:OPRO         <*> Passed (5002) - Table Checksumming disabled.
21-224-18:18:37.341 00 SCX_CPU1_CS_US/513        ut_setrequirements CS_5002, "P"
21-224-18:18:37.344 00 SCX_CPU1_CS_US/517      endif
21-224-18:18:37.344 00 SCX_CPU1_CS_US/518      
21-224-18:18:37.344 00 SCX_CPU1_CS_US/519      wait 5
21-224-18:18:37.345 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-224-18:18:42.349 00 SCX_CPU1_CS_US/520      
21-224-18:18:42.349 00 SCX_CPU1_CS_US/521      write ";*********************************************************************"
21-224-18:18:42.349 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:18:42.349 00 SCX_CPU1_CS_US/522      write ";  Step 2.0: Valid Command Test."
21-224-18:18:42.349 00     SPR-I:OPRO         ;  Step 2.0: Valid Command Test.
21-224-18:18:42.349 00 SCX_CPU1_CS_US/523      write ";*********************************************************************"
21-224-18:18:42.349 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:18:42.350 00 SCX_CPU1_CS_US/524      write ";  Step 2.1: Send the command to dump the Results Table."
21-224-18:18:42.350 00     SPR-I:OPRO         ;  Step 2.1: Send the command to dump the Results Table.
21-224-18:18:42.350 00 SCX_CPU1_CS_US/525      write ";*********************************************************************"
21-224-18:18:42.350 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:18:42.350 00 SCX_CPU1_CS_US/526      cmdCtr = SCX_CPU1_TBL_CMDPC + 1
21-224-18:18:42.350 00 SCX_CPU1_CS_US/527      
21-224-18:18:42.350 00 SCX_CPU1_CS_US/528      s get_tbl_to_cvt (ramDir,memResTblName,"A","cpu1_usrrestbl2_1",hostCPU,resTblId)
21-224-18:18:42.351 00     SPR-I:STS          Loading file /s/opr/accounts/cfs_test/prc/get_tbl_to_cvt.i
21-224-18:18:42.354 00     SPR-I:STS          Procedure GET_TBL_TO_CVT started
21-224-18:18:42.354 00 GET_TBL_TO_CVT/2        ;
21-224-18:18:42.355 00 GET_TBL_TO_CVT/3        local logging = %liv (log_procedure)
21-224-18:18:42.355 00 GET_TBL_TO_CVT/4        %liv (log_procedure) = FALSE
21-224-18:18:42.363 00     SPR-I:OPRO         Sending Command: /SCX_CPU1_TBL_DUMP ACTIVE DTABLENAME="CS.ResMemoryTbl" DFILENAME="/ram/cpu1_usrrestbl2_1"
21-224-18:18:42.365 00     SPR-I:STTE         Wait mode - waiting 15 seconds ...
21-224-18:18:50.730 00    TLMH-I:STS          58-012-14:06:12.003 INFO CPU=CPU1 APPNAME=CFE_TBL EVENT ID=14 Successfully dumped Table 'CS.ResMemoryTbl' to '/ram/cpu1_usrrestbl2_1'
21-224-18:18:57.377 00     SPR-I:OPRO         
21-224-18:18:57.377 00     SPR-I:OPRO            The TBLNAME is: CS.ResMemoryTbl
21-224-18:18:57.377 00     SPR-I:OPRO               The APID is: P0FB1
21-224-18:18:57.378 00     SPR-I:OPRO                The CPU is: CPU3
21-224-18:18:57.378 00     SPR-I:OPRO         The IP Address is: 192.168.1.8
21-224-18:18:57.381 00     SPR-I:OPRO         The perl command is: perl /s/opr/accounts/global/tools/ftp.pl RAM:0 cpu1_usrrestbl2_1 cpu1_usrrestbl2_1 binary 192.168.1.8
21-224-18:18:57.530 00     SPR-I:OPRO         Return code from ftp_file.pl: 0
21-224-18:18:57.530 00     SPR-I:STTE         Wait mode - waiting 15 seconds ...
21-224-18:19:12.541 00     SPR-I:OPRO         
21-224-18:19:12.586 00     SPR-I:OPRO         The unix command is cvt -ws file_list[4017].file_write_time "`date +%y-%j-%T -r /s/opr/accounts/cfs_test/image/cpu1_usrrestbl2_1`"
21-224-18:19:12.587 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-224-18:19:17.591 00 GET_TBL_TO_CVT/238      
21-224-18:19:17.591 00 GET_TBL_TO_CVT/239      ENDPROC
21-224-18:19:17.591 00     SPR-I:STS          Procedure GET_TBL_TO_CVT completed
21-224-18:19:17.592 00 SCX_CPU1_CS_US/529      wait 5
21-224-18:19:17.592 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-224-18:19:22.596 00 SCX_CPU1_CS_US/530      
21-224-18:19:22.596 00 SCX_CPU1_CS_US/531      ut_tlmwait SCX_CPU1_TBL_CMDPC, {cmdCtr}
21-224-18:19:22.609 00     SPR-I:STTE         WAIT UNTIL completed
21-224-18:19:22.611 00 SCX_CPU1_CS_US/532      if (UT_TW_Status = UT_Success) then
21-224-18:19:22.611 00 SCX_CPU1_CS_US/533        write "<*> Passed (6008) - Dump of User-defined Memory Results Table successful."
21-224-18:19:22.612 00     SPR-I:OPRO         <*> Passed (6008) - Dump of User-defined Memory Results Table successful.
21-224-18:19:22.612 00 SCX_CPU1_CS_US/534        ut_setrequirements CS_6008, "P"
21-224-18:19:22.616 00 SCX_CPU1_CS_US/538      endif
21-224-18:19:22.616 00 SCX_CPU1_CS_US/539      
21-224-18:19:22.616 00 SCX_CPU1_CS_US/540      write ";*********************************************************************"
21-224-18:19:22.616 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:19:22.616 00 SCX_CPU1_CS_US/541      write ";  Step 2.2: Send the Enable Checksum command."
21-224-18:19:22.616 00     SPR-I:OPRO         ;  Step 2.2: Send the Enable Checksum command.
21-224-18:19:22.617 00 SCX_CPU1_CS_US/542      write ";*********************************************************************"
21-224-18:19:22.617 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:19:22.617 00 SCX_CPU1_CS_US/543      ut_setupevents "SCX", "CPU1", {CSAppName}, CS_ENABLE_ALL_INF_EID, "INFO", 1
21-224-18:19:22.624 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:19:22.625 00     SPR-I:OPRO         ; Setup event 1 with CS INFO 5
21-224-18:19:22.625 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:19:22.625 00 SCX_CPU1_CS_US/544      
21-224-18:19:22.655 00 SCX_CPU1_CS_US/545      cmdCtr = SCX_CPU1_CS_CMDPC + 1
21-224-18:19:22.655 00 SCX_CPU1_CS_US/547      /SCX_CPU1_CS_EnableAll
21-224-18:19:22.659 00 SCX_CPU1_CS_US/548      
21-224-18:19:22.659 00 SCX_CPU1_CS_US/549      ut_tlmwait SCX_CPU1_CS_CMDPC, {cmdCtr}
21-224-18:19:22.662 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-224-18:19:23.234 00    TLMH-I:STS          58-012-14:06:44.500 INFO CPU=CPU1 APPNAME=CS EVENT ID=5 Background Checksumming Enabled
21-224-18:19:27.667 00     SPR-I:STTE         WAIT UNTIL completed
21-224-18:19:27.668 00 SCX_CPU1_CS_US/550      if (UT_TW_Status = UT_Success) then
21-224-18:19:27.668 00 SCX_CPU1_CS_US/551        write "<*> Passed (1003;8000) - CS EnableALL command sent properly."
21-224-18:19:27.668 00     SPR-I:OPRO         <*> Passed (1003;8000) - CS EnableALL command sent properly.
21-224-18:19:27.668 00 SCX_CPU1_CS_US/552        ut_setrequirements CS_1003, "P"
21-224-18:19:27.668 00 SCX_CPU1_CS_US/553        ut_setrequirements CS_8000, "P"
21-224-18:19:27.669 00 SCX_CPU1_CS_US/558      endif
21-224-18:19:27.669 00 SCX_CPU1_CS_US/559      
21-224-18:19:27.669 00 SCX_CPU1_CS_US/561      ut_tlmwait SCX_CPU1_find_event[1].num_found_messages, 1
21-224-18:19:27.672 00     SPR-I:STTE         WAIT UNTIL completed
21-224-18:19:27.672 00 SCX_CPU1_CS_US/562      if (UT_TW_Status = UT_Success) then
21-224-18:19:27.672 00 SCX_CPU1_CS_US/563        write "<*> Passed (1003;8000) - Expected Event Msg ",CS_ENABLE_ALL_INF_EID," rcv'd."
21-224-18:19:27.672 00     SPR-I:OPRO         <*> Passed (1003;8000) - Expected Event Msg 5 rcv'd.
21-224-18:19:27.672 00 SCX_CPU1_CS_US/564        ut_setrequirements CS_1003, "P"
21-224-18:19:27.701 00 SCX_CPU1_CS_US/565        ut_setrequirements CS_8000, "P"
21-224-18:19:27.701 00 SCX_CPU1_CS_US/570      endif
21-224-18:19:27.701 00 SCX_CPU1_CS_US/571      
21-224-18:19:27.701 00 SCX_CPU1_CS_US/572      wait 5
21-224-18:19:27.701 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-224-18:19:32.705 00 SCX_CPU1_CS_US/573      
21-224-18:19:32.705 00 SCX_CPU1_CS_US/574      write ";*********************************************************************"
21-224-18:19:32.705 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:19:32.705 00 SCX_CPU1_CS_US/575      write ";  Step 2.3: Send the Enable User-Defined Memory Checksumming command."
21-224-18:19:32.705 00     SPR-I:OPRO         ;  Step 2.3: Send the Enable User-Defined Memory Checksumming command.
21-224-18:19:32.706 00 SCX_CPU1_CS_US/576      write ";*********************************************************************"
21-224-18:19:32.706 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:19:32.706 00 SCX_CPU1_CS_US/577      ut_setupevents "SCX", "CPU1", {CSAppName}, CS_ENABLE_MEMORY_INF_EID, "INFO", 1
21-224-18:19:32.711 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:19:32.711 00     SPR-I:OPRO         ; Setup event 1 with CS INFO 53
21-224-18:19:32.711 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:19:32.711 00 SCX_CPU1_CS_US/578      
21-224-18:19:32.711 00 SCX_CPU1_CS_US/579      cmdCtr = SCX_CPU1_CS_CMDPC + 1
21-224-18:19:32.711 00 SCX_CPU1_CS_US/580      
21-224-18:19:32.711 00 SCX_CPU1_CS_US/582      /SCX_CPU1_CS_EnableMemory
21-224-18:19:32.723 00 SCX_CPU1_CS_US/583      
21-224-18:19:32.723 00 SCX_CPU1_CS_US/584      ut_tlmwait SCX_CPU1_CS_CMDPC, {cmdCtr}
21-224-18:19:32.726 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-224-18:19:33.237 00    TLMH-I:STS          58-012-14:06:54.500 INFO CPU=CPU1 APPNAME=CS EVENT ID=53 Checksumming of Memory is Enabled
21-224-18:19:35.731 00     SPR-I:STTE         WAIT UNTIL completed
21-224-18:19:35.732 00 SCX_CPU1_CS_US/585      if (UT_TW_Status = UT_Success) then
21-224-18:19:35.733 00 SCX_CPU1_CS_US/586        write "<*> Passed (1003;6001) - CS Enable User-defined Memory command sent properly."
21-224-18:19:35.733 00     SPR-I:OPRO         <*> Passed (1003;6001) - CS Enable User-defined Memory command sent properly.
21-224-18:19:35.733 00 SCX_CPU1_CS_US/587        ut_setrequirements CS_1003, "P"
21-224-18:19:35.737 00 SCX_CPU1_CS_US/588        ut_setrequirements CS_6001, "P"
21-224-18:19:35.740 00 SCX_CPU1_CS_US/593      endif
21-224-18:19:35.740 00 SCX_CPU1_CS_US/594      
21-224-18:19:35.740 00 SCX_CPU1_CS_US/596      ut_tlmwait SCX_CPU1_find_event[1].num_found_messages, 1
21-224-18:19:35.758 00     SPR-I:STTE         WAIT UNTIL completed
21-224-18:19:35.759 00 SCX_CPU1_CS_US/597      if (UT_TW_Status = UT_Success) then
21-224-18:19:35.759 00 SCX_CPU1_CS_US/598        write "<*> Passed (1003;6001) - Expected Event Msg ",CS_ENABLE_MEMORY_INF_EID," rcv'd."
21-224-18:19:35.759 00     SPR-I:OPRO         <*> Passed (1003;6001) - Expected Event Msg 53 rcv'd.
21-224-18:19:35.759 00 SCX_CPU1_CS_US/599        ut_setrequirements CS_1003, "P"
21-224-18:19:35.795 00 SCX_CPU1_CS_US/600        ut_setrequirements CS_6001, "P"
21-224-18:19:35.796 00 SCX_CPU1_CS_US/605      endif
21-224-18:19:35.796 00 SCX_CPU1_CS_US/606      
21-224-18:19:35.796 00 SCX_CPU1_CS_US/607      wait 5
21-224-18:19:35.796 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-224-18:19:40.801 00 SCX_CPU1_CS_US/608      
21-224-18:19:40.801 00 SCX_CPU1_CS_US/609      write ";*********************************************************************"
21-224-18:19:40.801 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:19:40.801 00 SCX_CPU1_CS_US/610      write ";  Step 2.4: Dump the Results Table."
21-224-18:19:40.801 00     SPR-I:OPRO         ;  Step 2.4: Dump the Results Table.
21-224-18:19:40.802 00 SCX_CPU1_CS_US/611      write ";*********************************************************************"
21-224-18:19:40.802 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:19:40.802 00 SCX_CPU1_CS_US/612      cmdCtr = SCX_CPU1_TBL_CMDPC + 1
21-224-18:19:40.802 00 SCX_CPU1_CS_US/613      
21-224-18:19:40.802 00 SCX_CPU1_CS_US/614      s get_tbl_to_cvt (ramDir,memResTblName,"A","cpu1_usrrestbl2_4",hostCPU,resTblId)
21-224-18:19:40.803 00     SPR-I:STS          Loading file /s/opr/accounts/cfs_test/prc/get_tbl_to_cvt.i
21-224-18:19:40.807 00     SPR-I:STS          Procedure GET_TBL_TO_CVT started
21-224-18:19:40.807 00 GET_TBL_TO_CVT/2        ;
21-224-18:19:40.807 00 GET_TBL_TO_CVT/3        local logging = %liv (log_procedure)
21-224-18:19:40.808 00 GET_TBL_TO_CVT/4        %liv (log_procedure) = FALSE
21-224-18:19:40.832 00     SPR-I:OPRO         Sending Command: /SCX_CPU1_TBL_DUMP ACTIVE DTABLENAME="CS.ResMemoryTbl" DFILENAME="/ram/cpu1_usrrestbl2_4"
21-224-18:19:40.835 00     SPR-I:STTE         Wait mode - waiting 15 seconds ...
21-224-18:19:46.729 00    TLMH-I:STS          58-012-14:07:08.003 INFO CPU=CPU1 APPNAME=CFE_TBL EVENT ID=14 Successfully dumped Table 'CS.ResMemoryTbl' to '/ram/cpu1_usrrestbl2_4'
21-224-18:19:55.848 00     SPR-I:OPRO         
21-224-18:19:55.849 00     SPR-I:OPRO            The TBLNAME is: CS.ResMemoryTbl
21-224-18:19:55.849 00     SPR-I:OPRO               The APID is: P0FB1
21-224-18:19:55.849 00     SPR-I:OPRO                The CPU is: CPU3
21-224-18:19:55.849 00     SPR-I:OPRO         The IP Address is: 192.168.1.8
21-224-18:19:55.853 00     SPR-I:OPRO         The perl command is: perl /s/opr/accounts/global/tools/ftp.pl RAM:0 cpu1_usrrestbl2_4 cpu1_usrrestbl2_4 binary 192.168.1.8
21-224-18:19:56.032 00     SPR-I:OPRO         Return code from ftp_file.pl: 0
21-224-18:19:56.032 00     SPR-I:STTE         Wait mode - waiting 15 seconds ...
21-224-18:20:11.044 00     SPR-I:OPRO         
21-224-18:20:11.090 00     SPR-I:OPRO         The unix command is cvt -ws file_list[4017].file_write_time "`date +%y-%j-%T -r /s/opr/accounts/cfs_test/image/cpu1_usrrestbl2_4`"
21-224-18:20:11.091 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-224-18:20:16.097 00 GET_TBL_TO_CVT/238      
21-224-18:20:16.097 00 GET_TBL_TO_CVT/239      ENDPROC
21-224-18:20:16.097 00     SPR-I:STS          Procedure GET_TBL_TO_CVT completed
21-224-18:20:16.098 00 SCX_CPU1_CS_US/615      wait 5
21-224-18:20:16.098 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-224-18:20:21.102 00 SCX_CPU1_CS_US/616      
21-224-18:20:21.103 00 SCX_CPU1_CS_US/617      ut_tlmwait SCX_CPU1_TBL_CMDPC, {cmdCtr}
21-224-18:20:21.115 00     SPR-I:STTE         WAIT UNTIL completed
21-224-18:20:21.116 00 SCX_CPU1_CS_US/618      if (UT_TW_Status = UT_Success) then
21-224-18:20:21.116 00 SCX_CPU1_CS_US/619        write "<*> Passed (6008) - Dump of User-Defined Memory Results Table successful."
21-224-18:20:21.117 00     SPR-I:OPRO         <*> Passed (6008) - Dump of User-Defined Memory Results Table successful.
21-224-18:20:21.117 00 SCX_CPU1_CS_US/620        ut_setrequirements CS_6008, "P"
21-224-18:20:21.119 00 SCX_CPU1_CS_US/624      endif
21-224-18:20:21.119 00 SCX_CPU1_CS_US/625      
21-224-18:20:21.119 00 SCX_CPU1_CS_US/626      write ";*********************************************************************"
21-224-18:20:21.120 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:20:21.120 00 SCX_CPU1_CS_US/627      write ";  Step 2.5: Verify that Memory Items are being checksummed."
21-224-18:20:21.120 00     SPR-I:OPRO         ;  Step 2.5: Verify that Memory Items are being checksummed.
21-224-18:20:21.120 00 SCX_CPU1_CS_US/628      write ";*********************************************************************"
21-224-18:20:21.120 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:20:21.120 00 SCX_CPU1_CS_US/631      local keepDumpingResults=TRUE
21-224-18:20:21.120 00 SCX_CPU1_CS_US/632      local DumpingResults=FALSE
21-224-18:20:21.120 00 SCX_CPU1_CS_US/633      local loopCount=0
21-224-18:20:21.120 00 SCX_CPU1_CS_US/634      local dumpFileName = "cpu1_usrrestbl2_5"
21-224-18:20:21.121 00 SCX_CPU1_CS_US/635      
21-224-18:20:21.121 00 SCX_CPU1_CS_US/636      while (keepDumpingResults = TRUE) do
21-224-18:20:21.121 00 SCX_CPU1_CS_US/637        s get_tbl_to_cvt (ramDir,memResTblName,"A",dumpFileName,hostCPU,resTblId)
21-224-18:20:21.121 00     SPR-I:STS          Loading file /s/opr/accounts/cfs_test/prc/get_tbl_to_cvt.i
21-224-18:20:21.165 00     SPR-I:STS          Procedure GET_TBL_TO_CVT started
21-224-18:20:21.165 00 GET_TBL_TO_CVT/2        ;
21-224-18:20:21.165 00 GET_TBL_TO_CVT/3        local logging = %liv (log_procedure)
21-224-18:20:21.165 00 GET_TBL_TO_CVT/4        %liv (log_procedure) = FALSE
21-224-18:20:21.170 00     SPR-I:OPRO         Sending Command: /SCX_CPU1_TBL_DUMP ACTIVE DTABLENAME="CS.ResMemoryTbl" DFILENAME="/ram/cpu1_usrrestbl2_5"
21-224-18:20:21.182 00     SPR-I:STTE         Wait mode - waiting 15 seconds ...
21-224-18:20:26.728 00    TLMH-I:STS          58-012-14:07:48.003 INFO CPU=CPU1 APPNAME=CFE_TBL EVENT ID=14 Successfully dumped Table 'CS.ResMemoryTbl' to '/ram/cpu1_usrrestbl2_5'
21-224-18:20:36.194 00     SPR-I:OPRO         
21-224-18:20:36.194 00     SPR-I:OPRO            The TBLNAME is: CS.ResMemoryTbl
21-224-18:20:36.194 00     SPR-I:OPRO               The APID is: P0FB1
21-224-18:20:36.195 00     SPR-I:OPRO                The CPU is: CPU3
21-224-18:20:36.195 00     SPR-I:OPRO         The IP Address is: 192.168.1.8
21-224-18:20:36.198 00     SPR-I:OPRO         The perl command is: perl /s/opr/accounts/global/tools/ftp.pl RAM:0 cpu1_usrrestbl2_5 cpu1_usrrestbl2_5 binary 192.168.1.8
21-224-18:20:36.344 00     SPR-I:OPRO         Return code from ftp_file.pl: 0
21-224-18:20:36.344 00     SPR-I:STTE         Wait mode - waiting 15 seconds ...
21-224-18:20:51.356 00     SPR-I:OPRO         
21-224-18:20:51.371 00     SPR-I:OPRO         The unix command is cvt -ws file_list[4017].file_write_time "`date +%y-%j-%T -r /s/opr/accounts/cfs_test/image/cpu1_usrrestbl2_5`"
21-224-18:20:51.371 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-224-18:20:56.376 00 GET_TBL_TO_CVT/238      
21-224-18:20:56.376 00 GET_TBL_TO_CVT/239      ENDPROC
21-224-18:20:56.376 00     SPR-I:STS          Procedure GET_TBL_TO_CVT completed
21-224-18:20:56.377 00 SCX_CPU1_CS_US/638        wait 3
21-224-18:20:56.377 00     SPR-I:STTE         Wait mode - waiting 3 seconds ...
21-224-18:20:59.380 00 SCX_CPU1_CS_US/639      
21-224-18:20:59.380 00 SCX_CPU1_CS_US/641        for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 DO
21-224-18:20:59.380 00 SCX_CPU1_CS_US/643          if (p@SCX_CPU1_CS_MEM_RESULT_TABLE[i].ComputedYet = "TRUE") AND ;;
21-224-18:20:59.380 00 SCX_CPU1_CS_US/644             (SCX_CPU1_CS_MEM_RESULT_TABLE[i].BaselineCRC <> 0) AND ;;
21-224-18:20:59.380 00 SCX_CPU1_CS_US/645             (keepDumpingResults = TRUE) then
21-224-18:20:59.381 00 SCX_CPU1_CS_US/646            keepDumpingResults = FALSE
21-224-18:20:59.381 00 SCX_CPU1_CS_US/647          endif
21-224-18:20:59.381 00 SCX_CPU1_CS_US/648        enddo
21-224-18:20:59.382 00 SCX_CPU1_CS_US/641        for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 DO
21-224-18:20:59.382 00 SCX_CPU1_CS_US/643          if (p@SCX_CPU1_CS_MEM_RESULT_TABLE[i].ComputedYet = "TRUE") AND ;;
21-224-18:20:59.382 00 SCX_CPU1_CS_US/644             (SCX_CPU1_CS_MEM_RESULT_TABLE[i].BaselineCRC <> 0) AND ;;
21-224-18:20:59.382 00 SCX_CPU1_CS_US/645             (keepDumpingResults = TRUE) then
21-224-18:20:59.383 00 SCX_CPU1_CS_US/647          endif
21-224-18:20:59.383 00 SCX_CPU1_CS_US/648        enddo
21-224-18:20:59.383 00 SCX_CPU1_CS_US/641        for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 DO
21-224-18:20:59.383 00 SCX_CPU1_CS_US/643          if (p@SCX_CPU1_CS_MEM_RESULT_TABLE[i].ComputedYet = "TRUE") AND ;;
21-224-18:20:59.383 00 SCX_CPU1_CS_US/644             (SCX_CPU1_CS_MEM_RESULT_TABLE[i].BaselineCRC <> 0) AND ;;
21-224-18:20:59.384 00 SCX_CPU1_CS_US/645             (keepDumpingResults = TRUE) then
21-224-18:20:59.384 00 SCX_CPU1_CS_US/647          endif
21-224-18:20:59.384 00 SCX_CPU1_CS_US/648        enddo
21-224-18:20:59.385 00 SCX_CPU1_CS_US/641        for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 DO
21-224-18:20:59.385 00 SCX_CPU1_CS_US/643          if (p@SCX_CPU1_CS_MEM_RESULT_TABLE[i].ComputedYet = "TRUE") AND ;;
21-224-18:20:59.385 00 SCX_CPU1_CS_US/644             (SCX_CPU1_CS_MEM_RESULT_TABLE[i].BaselineCRC <> 0) AND ;;
21-224-18:20:59.385 00 SCX_CPU1_CS_US/645             (keepDumpingResults = TRUE) then
21-224-18:20:59.385 00 SCX_CPU1_CS_US/647          endif
21-224-18:20:59.385 00 SCX_CPU1_CS_US/648        enddo
21-224-18:20:59.385 00 SCX_CPU1_CS_US/641        for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 DO
21-224-18:20:59.386 00 SCX_CPU1_CS_US/643          if (p@SCX_CPU1_CS_MEM_RESULT_TABLE[i].ComputedYet = "TRUE") AND ;;
21-224-18:20:59.386 00 SCX_CPU1_CS_US/644             (SCX_CPU1_CS_MEM_RESULT_TABLE[i].BaselineCRC <> 0) AND ;;
21-224-18:20:59.386 00 SCX_CPU1_CS_US/645             (keepDumpingResults = TRUE) then
21-224-18:20:59.386 00 SCX_CPU1_CS_US/647          endif
21-224-18:20:59.386 00 SCX_CPU1_CS_US/648        enddo
21-224-18:20:59.386 00 SCX_CPU1_CS_US/641        for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 DO
21-224-18:20:59.386 00 SCX_CPU1_CS_US/643          if (p@SCX_CPU1_CS_MEM_RESULT_TABLE[i].ComputedYet = "TRUE") AND ;;
21-224-18:20:59.386 00 SCX_CPU1_CS_US/644             (SCX_CPU1_CS_MEM_RESULT_TABLE[i].BaselineCRC <> 0) AND ;;
21-224-18:20:59.386 00 SCX_CPU1_CS_US/645             (keepDumpingResults = TRUE) then
21-224-18:20:59.387 00 SCX_CPU1_CS_US/647          endif
21-224-18:20:59.387 00 SCX_CPU1_CS_US/648        enddo
21-224-18:20:59.387 00 SCX_CPU1_CS_US/641        for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 DO
21-224-18:20:59.387 00 SCX_CPU1_CS_US/643          if (p@SCX_CPU1_CS_MEM_RESULT_TABLE[i].ComputedYet = "TRUE") AND ;;
21-224-18:20:59.387 00 SCX_CPU1_CS_US/644             (SCX_CPU1_CS_MEM_RESULT_TABLE[i].BaselineCRC <> 0) AND ;;
21-224-18:20:59.387 00 SCX_CPU1_CS_US/645             (keepDumpingResults = TRUE) then
21-224-18:20:59.387 00 SCX_CPU1_CS_US/647          endif
21-224-18:20:59.387 00 SCX_CPU1_CS_US/648        enddo
21-224-18:20:59.387 00 SCX_CPU1_CS_US/641        for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 DO
21-224-18:20:59.387 00 SCX_CPU1_CS_US/643          if (p@SCX_CPU1_CS_MEM_RESULT_TABLE[i].ComputedYet = "TRUE") AND ;;
21-224-18:20:59.387 00 SCX_CPU1_CS_US/644             (SCX_CPU1_CS_MEM_RESULT_TABLE[i].BaselineCRC <> 0) AND ;;
21-224-18:20:59.387 00 SCX_CPU1_CS_US/645             (keepDumpingResults = TRUE) then
21-224-18:20:59.388 00 SCX_CPU1_CS_US/647          endif
21-224-18:20:59.388 00 SCX_CPU1_CS_US/648        enddo
21-224-18:20:59.388 00 SCX_CPU1_CS_US/641        for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 DO
21-224-18:20:59.388 00 SCX_CPU1_CS_US/643          if (p@SCX_CPU1_CS_MEM_RESULT_TABLE[i].ComputedYet = "TRUE") AND ;;
21-224-18:20:59.388 00 SCX_CPU1_CS_US/644             (SCX_CPU1_CS_MEM_RESULT_TABLE[i].BaselineCRC <> 0) AND ;;
21-224-18:20:59.388 00 SCX_CPU1_CS_US/645             (keepDumpingResults = TRUE) then
21-224-18:20:59.388 00 SCX_CPU1_CS_US/647          endif
21-224-18:20:59.388 00 SCX_CPU1_CS_US/648        enddo
21-224-18:20:59.388 00 SCX_CPU1_CS_US/641        for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 DO
21-224-18:20:59.389 00 SCX_CPU1_CS_US/643          if (p@SCX_CPU1_CS_MEM_RESULT_TABLE[i].ComputedYet = "TRUE") AND ;;
21-224-18:20:59.389 00 SCX_CPU1_CS_US/644             (SCX_CPU1_CS_MEM_RESULT_TABLE[i].BaselineCRC <> 0) AND ;;
21-224-18:20:59.389 00 SCX_CPU1_CS_US/645             (keepDumpingResults = TRUE) then
21-224-18:20:59.389 00 SCX_CPU1_CS_US/647          endif
21-224-18:20:59.389 00 SCX_CPU1_CS_US/648        enddo
21-224-18:20:59.389 00 SCX_CPU1_CS_US/641        for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 DO
21-224-18:20:59.389 00 SCX_CPU1_CS_US/643          if (p@SCX_CPU1_CS_MEM_RESULT_TABLE[i].ComputedYet = "TRUE") AND ;;
21-224-18:20:59.389 00 SCX_CPU1_CS_US/644             (SCX_CPU1_CS_MEM_RESULT_TABLE[i].BaselineCRC <> 0) AND ;;
21-224-18:20:59.389 00 SCX_CPU1_CS_US/645             (keepDumpingResults = TRUE) then
21-224-18:20:59.389 00 SCX_CPU1_CS_US/647          endif
21-224-18:20:59.389 00 SCX_CPU1_CS_US/648        enddo
21-224-18:20:59.390 00 SCX_CPU1_CS_US/641        for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 DO
21-224-18:20:59.390 00 SCX_CPU1_CS_US/643          if (p@SCX_CPU1_CS_MEM_RESULT_TABLE[i].ComputedYet = "TRUE") AND ;;
21-224-18:20:59.390 00 SCX_CPU1_CS_US/644             (SCX_CPU1_CS_MEM_RESULT_TABLE[i].BaselineCRC <> 0) AND ;;
21-224-18:20:59.390 00 SCX_CPU1_CS_US/645             (keepDumpingResults = TRUE) then
21-224-18:20:59.390 00 SCX_CPU1_CS_US/647          endif
21-224-18:20:59.390 00 SCX_CPU1_CS_US/648        enddo
21-224-18:20:59.390 00 SCX_CPU1_CS_US/641        for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 DO
21-224-18:20:59.390 00 SCX_CPU1_CS_US/643          if (p@SCX_CPU1_CS_MEM_RESULT_TABLE[i].ComputedYet = "TRUE") AND ;;
21-224-18:20:59.390 00 SCX_CPU1_CS_US/644             (SCX_CPU1_CS_MEM_RESULT_TABLE[i].BaselineCRC <> 0) AND ;;
21-224-18:20:59.390 00 SCX_CPU1_CS_US/645             (keepDumpingResults = TRUE) then
21-224-18:20:59.390 00 SCX_CPU1_CS_US/647          endif
21-224-18:20:59.390 00 SCX_CPU1_CS_US/648        enddo
21-224-18:20:59.391 00 SCX_CPU1_CS_US/641        for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 DO
21-224-18:20:59.391 00 SCX_CPU1_CS_US/643          if (p@SCX_CPU1_CS_MEM_RESULT_TABLE[i].ComputedYet = "TRUE") AND ;;
21-224-18:20:59.391 00 SCX_CPU1_CS_US/644             (SCX_CPU1_CS_MEM_RESULT_TABLE[i].BaselineCRC <> 0) AND ;;
21-224-18:20:59.391 00 SCX_CPU1_CS_US/645             (keepDumpingResults = TRUE) then
21-224-18:20:59.391 00 SCX_CPU1_CS_US/647          endif
21-224-18:20:59.391 00 SCX_CPU1_CS_US/648        enddo
21-224-18:20:59.391 00 SCX_CPU1_CS_US/641        for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 DO
21-224-18:20:59.391 00 SCX_CPU1_CS_US/643          if (p@SCX_CPU1_CS_MEM_RESULT_TABLE[i].ComputedYet = "TRUE") AND ;;
21-224-18:20:59.391 00 SCX_CPU1_CS_US/644             (SCX_CPU1_CS_MEM_RESULT_TABLE[i].BaselineCRC <> 0) AND ;;
21-224-18:20:59.391 00 SCX_CPU1_CS_US/645             (keepDumpingResults = TRUE) then
21-224-18:20:59.391 00 SCX_CPU1_CS_US/647          endif
21-224-18:20:59.391 00 SCX_CPU1_CS_US/648        enddo
21-224-18:20:59.391 00 SCX_CPU1_CS_US/641        for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 DO
21-224-18:20:59.392 00 SCX_CPU1_CS_US/643          if (p@SCX_CPU1_CS_MEM_RESULT_TABLE[i].ComputedYet = "TRUE") AND ;;
21-224-18:20:59.392 00 SCX_CPU1_CS_US/644             (SCX_CPU1_CS_MEM_RESULT_TABLE[i].BaselineCRC <> 0) AND ;;
21-224-18:20:59.392 00 SCX_CPU1_CS_US/645             (keepDumpingResults = TRUE) then
21-224-18:20:59.392 00 SCX_CPU1_CS_US/647          endif
21-224-18:20:59.392 00 SCX_CPU1_CS_US/648        enddo
21-224-18:20:59.392 00 SCX_CPU1_CS_US/641        for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 DO
21-224-18:20:59.392 00 SCX_CPU1_CS_US/649      enddo
21-224-18:20:59.392 00 SCX_CPU1_CS_US/650      
21-224-18:20:59.392 00 SCX_CPU1_CS_US/651      if (keepDumpingResults = FALSE) then
21-224-18:20:59.392 00 SCX_CPU1_CS_US/652        write "<*> Passed (6000) - User-defined Memory Checksumming is occurring."
21-224-18:20:59.392 00     SPR-I:OPRO         <*> Passed (6000) - User-defined Memory Checksumming is occurring.
21-224-18:20:59.392 00 SCX_CPU1_CS_US/653        ut_setrequirements CS_6000, "P"
21-224-18:20:59.393 00 SCX_CPU1_CS_US/657      endif
21-224-18:20:59.394 00 SCX_CPU1_CS_US/658      
21-224-18:20:59.394 00 SCX_CPU1_CS_US/659      write ";*********************************************************************"
21-224-18:20:59.394 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:20:59.394 00 SCX_CPU1_CS_US/660      write ";  Step 2.6: Send the Disable Entry command for a valid enabled entry."
21-224-18:20:59.394 00     SPR-I:OPRO         ;  Step 2.6: Send the Disable Entry command for a valid enabled entry.
21-224-18:20:59.394 00 SCX_CPU1_CS_US/661      write ";*********************************************************************"
21-224-18:20:59.394 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:20:59.394 00 SCX_CPU1_CS_US/664      foundSeg = FALSE
21-224-18:20:59.394 00 SCX_CPU1_CS_US/665      
21-224-18:20:59.394 00 SCX_CPU1_CS_US/666      for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 DO
21-224-18:20:59.394 00 SCX_CPU1_CS_US/667        if (p@SCX_CPU1_CS_MEM_RESULT_TABLE[i].State = "Enabled") AND (foundSeg = FALSE) then
21-224-18:20:59.394 00 SCX_CPU1_CS_US/668          segIndex = i
21-224-18:20:59.394 00 SCX_CPU1_CS_US/669          foundSeg = TRUE
21-224-18:20:59.394 00 SCX_CPU1_CS_US/670        endif
21-224-18:20:59.394 00 SCX_CPU1_CS_US/671      enddo
21-224-18:20:59.394 00 SCX_CPU1_CS_US/666      for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 DO
21-224-18:20:59.395 00 SCX_CPU1_CS_US/667        if (p@SCX_CPU1_CS_MEM_RESULT_TABLE[i].State = "Enabled") AND (foundSeg = FALSE) then
21-224-18:20:59.395 00 SCX_CPU1_CS_US/670        endif
21-224-18:20:59.395 00 SCX_CPU1_CS_US/671      enddo
21-224-18:20:59.395 00 SCX_CPU1_CS_US/666      for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 DO
21-224-18:20:59.405 00 SCX_CPU1_CS_US/667        if (p@SCX_CPU1_CS_MEM_RESULT_TABLE[i].State = "Enabled") AND (foundSeg = FALSE) then
21-224-18:20:59.405 00 SCX_CPU1_CS_US/670        endif
21-224-18:20:59.405 00 SCX_CPU1_CS_US/671      enddo
21-224-18:20:59.406 00 SCX_CPU1_CS_US/666      for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 DO
21-224-18:20:59.406 00 SCX_CPU1_CS_US/667        if (p@SCX_CPU1_CS_MEM_RESULT_TABLE[i].State = "Enabled") AND (foundSeg = FALSE) then
21-224-18:20:59.406 00 SCX_CPU1_CS_US/670        endif
21-224-18:20:59.406 00 SCX_CPU1_CS_US/671      enddo
21-224-18:20:59.406 00 SCX_CPU1_CS_US/666      for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 DO
21-224-18:20:59.406 00 SCX_CPU1_CS_US/667        if (p@SCX_CPU1_CS_MEM_RESULT_TABLE[i].State = "Enabled") AND (foundSeg = FALSE) then
21-224-18:20:59.406 00 SCX_CPU1_CS_US/670        endif
21-224-18:20:59.406 00 SCX_CPU1_CS_US/671      enddo
21-224-18:20:59.406 00 SCX_CPU1_CS_US/666      for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 DO
21-224-18:20:59.406 00 SCX_CPU1_CS_US/667        if (p@SCX_CPU1_CS_MEM_RESULT_TABLE[i].State = "Enabled") AND (foundSeg = FALSE) then
21-224-18:20:59.407 00 SCX_CPU1_CS_US/670        endif
21-224-18:20:59.407 00 SCX_CPU1_CS_US/671      enddo
21-224-18:20:59.407 00 SCX_CPU1_CS_US/666      for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 DO
21-224-18:20:59.407 00 SCX_CPU1_CS_US/667        if (p@SCX_CPU1_CS_MEM_RESULT_TABLE[i].State = "Enabled") AND (foundSeg = FALSE) then
21-224-18:20:59.407 00 SCX_CPU1_CS_US/670        endif
21-224-18:20:59.407 00 SCX_CPU1_CS_US/671      enddo
21-224-18:20:59.407 00 SCX_CPU1_CS_US/666      for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 DO
21-224-18:20:59.407 00 SCX_CPU1_CS_US/667        if (p@SCX_CPU1_CS_MEM_RESULT_TABLE[i].State = "Enabled") AND (foundSeg = FALSE) then
21-224-18:20:59.407 00 SCX_CPU1_CS_US/670        endif
21-224-18:20:59.407 00 SCX_CPU1_CS_US/671      enddo
21-224-18:20:59.410 00 SCX_CPU1_CS_US/666      for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 DO
21-224-18:20:59.410 00 SCX_CPU1_CS_US/667        if (p@SCX_CPU1_CS_MEM_RESULT_TABLE[i].State = "Enabled") AND (foundSeg = FALSE) then
21-224-18:20:59.410 00 SCX_CPU1_CS_US/670        endif
21-224-18:20:59.410 00 SCX_CPU1_CS_US/671      enddo
21-224-18:20:59.410 00 SCX_CPU1_CS_US/666      for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 DO
21-224-18:20:59.410 00 SCX_CPU1_CS_US/667        if (p@SCX_CPU1_CS_MEM_RESULT_TABLE[i].State = "Enabled") AND (foundSeg = FALSE) then
21-224-18:20:59.411 00 SCX_CPU1_CS_US/670        endif
21-224-18:20:59.411 00 SCX_CPU1_CS_US/671      enddo
21-224-18:20:59.411 00 SCX_CPU1_CS_US/666      for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 DO
21-224-18:20:59.411 00 SCX_CPU1_CS_US/667        if (p@SCX_CPU1_CS_MEM_RESULT_TABLE[i].State = "Enabled") AND (foundSeg = FALSE) then
21-224-18:20:59.411 00 SCX_CPU1_CS_US/670        endif
21-224-18:20:59.411 00 SCX_CPU1_CS_US/671      enddo
21-224-18:20:59.411 00 SCX_CPU1_CS_US/666      for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 DO
21-224-18:20:59.411 00 SCX_CPU1_CS_US/667        if (p@SCX_CPU1_CS_MEM_RESULT_TABLE[i].State = "Enabled") AND (foundSeg = FALSE) then
21-224-18:20:59.412 00 SCX_CPU1_CS_US/670        endif
21-224-18:20:59.412 00 SCX_CPU1_CS_US/671      enddo
21-224-18:20:59.412 00 SCX_CPU1_CS_US/666      for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 DO
21-224-18:20:59.412 00 SCX_CPU1_CS_US/667        if (p@SCX_CPU1_CS_MEM_RESULT_TABLE[i].State = "Enabled") AND (foundSeg = FALSE) then
21-224-18:20:59.412 00 SCX_CPU1_CS_US/670        endif
21-224-18:20:59.412 00 SCX_CPU1_CS_US/671      enddo
21-224-18:20:59.412 00 SCX_CPU1_CS_US/666      for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 DO
21-224-18:20:59.412 00 SCX_CPU1_CS_US/667        if (p@SCX_CPU1_CS_MEM_RESULT_TABLE[i].State = "Enabled") AND (foundSeg = FALSE) then
21-224-18:20:59.412 00 SCX_CPU1_CS_US/670        endif
21-224-18:20:59.421 00 SCX_CPU1_CS_US/671      enddo
21-224-18:20:59.421 00 SCX_CPU1_CS_US/666      for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 DO
21-224-18:20:59.421 00 SCX_CPU1_CS_US/667        if (p@SCX_CPU1_CS_MEM_RESULT_TABLE[i].State = "Enabled") AND (foundSeg = FALSE) then
21-224-18:20:59.421 00 SCX_CPU1_CS_US/670        endif
21-224-18:20:59.421 00 SCX_CPU1_CS_US/671      enddo
21-224-18:20:59.422 00 SCX_CPU1_CS_US/666      for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 DO
21-224-18:20:59.422 00 SCX_CPU1_CS_US/667        if (p@SCX_CPU1_CS_MEM_RESULT_TABLE[i].State = "Enabled") AND (foundSeg = FALSE) then
21-224-18:20:59.422 00 SCX_CPU1_CS_US/670        endif
21-224-18:20:59.422 00 SCX_CPU1_CS_US/671      enddo
21-224-18:20:59.422 00 SCX_CPU1_CS_US/666      for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 DO
21-224-18:20:59.422 00 SCX_CPU1_CS_US/672      
21-224-18:20:59.422 00 SCX_CPU1_CS_US/673      if (foundSeg = TRUE) then
21-224-18:20:59.422 00 SCX_CPU1_CS_US/674        write "; Enabled Memory segment found at index ", segIndex
21-224-18:20:59.422 00     SPR-I:OPRO         ; Enabled Memory segment found at index 0
21-224-18:20:59.422 00 SCX_CPU1_CS_US/677      endif
21-224-18:20:59.422 00 SCX_CPU1_CS_US/678      
21-224-18:20:59.422 00 SCX_CPU1_CS_US/679      ut_setupevents "SCX","CPU1",{CSAppName},CS_DISABLE_MEMORY_ENTRY_INF_EID,"INFO",1
21-224-18:20:59.424 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:20:59.424 00     SPR-I:OPRO         ; Setup event 1 with CS INFO 63
21-224-18:20:59.425 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:20:59.425 00 SCX_CPU1_CS_US/680      
21-224-18:20:59.425 00 SCX_CPU1_CS_US/681      cmdCtr = SCX_CPU1_CS_CMDPC + 1
21-224-18:20:59.425 00 SCX_CPU1_CS_US/683      /SCX_CPU1_CS_DisableMemoryEntry EntryID=segIndex
21-224-18:20:59.439 00 SCX_CPU1_CS_US/684      
21-224-18:20:59.439 00 SCX_CPU1_CS_US/685      ut_tlmwait SCX_CPU1_CS_CMDPC, {cmdCtr}
21-224-18:20:59.442 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-224-18:21:00.231 00    TLMH-I:STS          58-012-14:08:21.500 INFO CPU=CPU1 APPNAME=CS EVENT ID=63 Checksumming of Memory Entry ID 0 is Disabled
21-224-18:21:03.447 00     SPR-I:STTE         WAIT UNTIL completed
21-224-18:21:03.448 00 SCX_CPU1_CS_US/686      if (UT_TW_Status = UT_Success) then
21-224-18:21:03.448 00 SCX_CPU1_CS_US/687        write "<*> Passed (1003;6004) - CS DisableMemoryEntry command sent properly."
21-224-18:21:03.448 00     SPR-I:OPRO         <*> Passed (1003;6004) - CS DisableMemoryEntry command sent properly.
21-224-18:21:03.448 00 SCX_CPU1_CS_US/688        ut_setrequirements CS_1003, "P"
21-224-18:21:03.452 00 SCX_CPU1_CS_US/689        ut_setrequirements CS_6004, "P"
21-224-18:21:03.453 00 SCX_CPU1_CS_US/694      endif
21-224-18:21:03.453 00 SCX_CPU1_CS_US/695      
21-224-18:21:03.453 00 SCX_CPU1_CS_US/697      ut_tlmwait SCX_CPU1_find_event[1].num_found_messages, 1
21-224-18:21:03.456 00     SPR-I:STTE         WAIT UNTIL completed
21-224-18:21:03.457 00 SCX_CPU1_CS_US/698      if (UT_TW_Status = UT_Success) then
21-224-18:21:03.457 00 SCX_CPU1_CS_US/699        write "<*> Passed (1003;6004) - Expected Event Msg ",CS_DISABLE_MEMORY_ENTRY_INF_EID," rcv'd."
21-224-18:21:03.457 00     SPR-I:OPRO         <*> Passed (1003;6004) - Expected Event Msg 63 rcv'd.
21-224-18:21:03.457 00 SCX_CPU1_CS_US/700        ut_setrequirements CS_1003, "P"
21-224-18:21:03.491 00 SCX_CPU1_CS_US/701        ut_setrequirements CS_6004, "P"
21-224-18:21:03.492 00 SCX_CPU1_CS_US/706      endif
21-224-18:21:03.492 00 SCX_CPU1_CS_US/707      
21-224-18:21:03.492 00 SCX_CPU1_CS_US/710      s get_tbl_to_cvt (ramDir,memDefTblName,"A","cpu1_usrdeftbl2_6",hostCPU,defTblId)
21-224-18:21:03.492 00     SPR-I:STS          Loading file /s/opr/accounts/cfs_test/prc/get_tbl_to_cvt.i
21-224-18:21:03.493 00     SPR-I:STS          Procedure GET_TBL_TO_CVT started
21-224-18:21:03.493 00 GET_TBL_TO_CVT/2        ;
21-224-18:21:03.493 00 GET_TBL_TO_CVT/3        local logging = %liv (log_procedure)
21-224-18:21:03.493 00 GET_TBL_TO_CVT/4        %liv (log_procedure) = FALSE
21-224-18:21:03.498 00     SPR-I:OPRO         Sending Command: /SCX_CPU1_TBL_DUMP ACTIVE DTABLENAME="CS.DefMemoryTbl" DFILENAME="/ram/cpu1_usrdeftbl2_6"
21-224-18:21:03.501 00     SPR-I:STTE         Wait mode - waiting 15 seconds ...
21-224-18:21:04.230 00    TLMH-I:STS          58-012-14:08:25.501 INFO CPU=CPU1 APPNAME=CFE_TBL EVENT ID=14 Successfully dumped Table 'CS.DefMemoryTbl' to '/ram/cpu1_usrdeftbl2_6'
21-224-18:21:18.512 00     SPR-I:OPRO         
21-224-18:21:18.513 00     SPR-I:OPRO            The TBLNAME is: CS.DefMemoryTbl
21-224-18:21:18.513 00     SPR-I:OPRO               The APID is: P0FAD
21-224-18:21:18.513 00     SPR-I:OPRO                The CPU is: CPU3
21-224-18:21:18.513 00     SPR-I:OPRO         The IP Address is: 192.168.1.8
21-224-18:21:18.516 00     SPR-I:OPRO         The perl command is: perl /s/opr/accounts/global/tools/ftp.pl RAM:0 cpu1_usrdeftbl2_6 cpu1_usrdeftbl2_6 binary 192.168.1.8
21-224-18:21:18.651 00     SPR-I:OPRO         Return code from ftp_file.pl: 0
21-224-18:21:18.651 00     SPR-I:STTE         Wait mode - waiting 15 seconds ...
21-224-18:21:33.663 00     SPR-I:OPRO         
21-224-18:21:33.677 00     SPR-I:OPRO         The unix command is cvt -ws file_list[4013].file_write_time "`date +%y-%j-%T -r /s/opr/accounts/cfs_test/image/cpu1_usrdeftbl2_6`"
21-224-18:21:33.677 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-224-18:21:38.683 00 GET_TBL_TO_CVT/238      
21-224-18:21:38.683 00 GET_TBL_TO_CVT/239      ENDPROC
21-224-18:21:38.683 00     SPR-I:STS          Procedure GET_TBL_TO_CVT completed
21-224-18:21:38.684 00 SCX_CPU1_CS_US/711      wait 5
21-224-18:21:38.684 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-224-18:21:43.688 00 SCX_CPU1_CS_US/712      
21-224-18:21:43.688 00 SCX_CPU1_CS_US/713      if (p@SCX_CPU1_CS_MEM_DEF_TABLE[segindex].State = "Disabled") then
21-224-18:21:43.689 00 SCX_CPU1_CS_US/714        write "<*> Passed - Definition Table entry changed to Disabled"
21-224-18:21:43.689 00     SPR-I:OPRO         <*> Passed - Definition Table entry changed to Disabled
21-224-18:21:43.689 00 SCX_CPU1_CS_US/717      endif
21-224-18:21:43.689 00 SCX_CPU1_CS_US/718      
21-224-18:21:43.689 00 SCX_CPU1_CS_US/719      wait 5
21-224-18:21:43.689 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-224-18:21:48.693 00 SCX_CPU1_CS_US/720      
21-224-18:21:48.693 00 SCX_CPU1_CS_US/721      write ";*********************************************************************"
21-224-18:21:48.693 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:21:48.693 00 SCX_CPU1_CS_US/722      write ";  Step 2.7: Dump the results table to ensure that the above entry was"
21-224-18:21:48.694 00     SPR-I:OPRO         ;  Step 2.7: Dump the results table to ensure that the above entry was
21-224-18:21:48.694 00 SCX_CPU1_CS_US/723      write ";  disabled. "
21-224-18:21:48.694 00     SPR-I:OPRO         ;  disabled. 
21-224-18:21:48.694 00 SCX_CPU1_CS_US/724      write ";*********************************************************************"
21-224-18:21:48.694 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:21:48.694 00 SCX_CPU1_CS_US/725      cmdCtr = SCX_CPU1_TBL_CMDPC + 1
21-224-18:21:48.694 00 SCX_CPU1_CS_US/726      
21-224-18:21:48.694 00 SCX_CPU1_CS_US/727      s get_tbl_to_cvt (ramDir,memResTblName,"A","cpu1_usrrestbl2_7",hostCPU,resTblId)
21-224-18:21:48.695 00     SPR-I:STS          Loading file /s/opr/accounts/cfs_test/prc/get_tbl_to_cvt.i
21-224-18:21:48.697 00     SPR-I:STS          Procedure GET_TBL_TO_CVT started
21-224-18:21:48.697 00 GET_TBL_TO_CVT/2        ;
21-224-18:21:48.698 00 GET_TBL_TO_CVT/3        local logging = %liv (log_procedure)
21-224-18:21:48.698 00 GET_TBL_TO_CVT/4        %liv (log_procedure) = FALSE
21-224-18:21:48.704 00     SPR-I:OPRO         Sending Command: /SCX_CPU1_TBL_DUMP ACTIVE DTABLENAME="CS.ResMemoryTbl" DFILENAME="/ram/cpu1_usrrestbl2_7"
21-224-18:21:48.716 00     SPR-I:STTE         Wait mode - waiting 15 seconds ...
21-224-18:21:54.727 00    TLMH-I:STS          58-012-14:09:16.003 INFO CPU=CPU1 APPNAME=CFE_TBL EVENT ID=14 Successfully dumped Table 'CS.ResMemoryTbl' to '/ram/cpu1_usrrestbl2_7'
21-224-18:22:03.727 00     SPR-I:OPRO         
21-224-18:22:03.727 00     SPR-I:OPRO            The TBLNAME is: CS.ResMemoryTbl
21-224-18:22:03.727 00     SPR-I:OPRO               The APID is: P0FB1
21-224-18:22:03.728 00     SPR-I:OPRO                The CPU is: CPU3
21-224-18:22:03.728 00     SPR-I:OPRO         The IP Address is: 192.168.1.8
21-224-18:22:03.731 00     SPR-I:OPRO         The perl command is: perl /s/opr/accounts/global/tools/ftp.pl RAM:0 cpu1_usrrestbl2_7 cpu1_usrrestbl2_7 binary 192.168.1.8
21-224-18:22:03.905 00     SPR-I:OPRO         Return code from ftp_file.pl: 0
21-224-18:22:03.905 00     SPR-I:STTE         Wait mode - waiting 15 seconds ...
21-224-18:22:18.917 00     SPR-I:OPRO         
21-224-18:22:18.961 00     SPR-I:OPRO         The unix command is cvt -ws file_list[4017].file_write_time "`date +%y-%j-%T -r /s/opr/accounts/cfs_test/image/cpu1_usrrestbl2_7`"
21-224-18:22:18.962 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-224-18:22:23.967 00 GET_TBL_TO_CVT/238      
21-224-18:22:23.967 00 GET_TBL_TO_CVT/239      ENDPROC
21-224-18:22:23.967 00     SPR-I:STS          Procedure GET_TBL_TO_CVT completed
21-224-18:22:23.968 00 SCX_CPU1_CS_US/728      wait 5
21-224-18:22:23.968 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-224-18:22:28.973 00 SCX_CPU1_CS_US/729      
21-224-18:22:28.973 00 SCX_CPU1_CS_US/730      ut_tlmwait SCX_CPU1_TBL_CMDPC, {cmdCtr}
21-224-18:22:28.984 00     SPR-I:STTE         WAIT UNTIL completed
21-224-18:22:28.986 00 SCX_CPU1_CS_US/731      if (UT_TW_Status = UT_Success) then
21-224-18:22:28.986 00 SCX_CPU1_CS_US/732        write "<*> Passed (2010) - Dump of User-defined Memory Results Table successful."
21-224-18:22:28.987 00     SPR-I:OPRO         <*> Passed (2010) - Dump of User-defined Memory Results Table successful.
21-224-18:22:28.987 00 SCX_CPU1_CS_US/733        ut_setrequirements CS_2010, "P"
21-224-18:22:28.990 00 SCX_CPU1_CS_US/737      endif
21-224-18:22:28.990 00 SCX_CPU1_CS_US/738      
21-224-18:22:28.990 00 SCX_CPU1_CS_US/739      write ";*********************************************************************"
21-224-18:22:28.991 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:22:28.991 00 SCX_CPU1_CS_US/740      write ";  Step 2.8: Using the TST_CS application, manipulate the disabled    "
21-224-18:22:28.991 00     SPR-I:OPRO         ;  Step 2.8: Using the TST_CS application, manipulate the disabled    
21-224-18:22:28.991 00 SCX_CPU1_CS_US/741      write ";  entry's CRC. "
21-224-18:22:28.991 00     SPR-I:OPRO         ;  entry's CRC. 
21-224-18:22:28.991 00 SCX_CPU1_CS_US/742      write ";*********************************************************************"
21-224-18:22:28.991 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:22:28.991 00 SCX_CPU1_CS_US/744      ut_setupevents "SCX","CPU1","TST_CS",TST_CS_CORRUPT_MEMORY_CRC_INF_EID,"INFO", 1
21-224-18:22:28.997 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:22:28.997 00     SPR-I:OPRO         ; Setup event 1 with TST_CS INFO 10
21-224-18:22:28.997 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:22:29.033 00 SCX_CPU1_CS_US/745      
21-224-18:22:29.033 00 SCX_CPU1_CS_US/746      /SCX_CPU1_TST_CS_CorruptMemCRC MemType=TST_CS_USER_MEM EntryID=segIndex
21-224-18:22:29.047 00 SCX_CPU1_CS_US/747      
21-224-18:22:29.047 00 SCX_CPU1_CS_US/749      ut_tlmwait SCX_CPU1_find_event[1].num_found_messages, 1
21-224-18:22:29.050 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-224-18:22:29.727 00    TLMH-I:STS          58-012-14:09:51.002 INFO CPU=CPU1 APPNAME=TST_CS EVENT ID=10 Corrupt Memory CRC command successful.
21-224-18:22:30.051 00     SPR-I:STTE         WAIT UNTIL completed
21-224-18:22:30.051 00 SCX_CPU1_CS_US/750      if (UT_TW_Status = UT_Success) then
21-224-18:22:30.052 00 SCX_CPU1_CS_US/751        write "<*> Passed - Expected Event Msg ",TST_CS_CORRUPT_MEMORY_CRC_INF_EID," rcv'd."
21-224-18:22:30.052 00     SPR-I:OPRO         <*> Passed - Expected Event Msg 10 rcv'd.
21-224-18:22:30.052 00 SCX_CPU1_CS_US/754      endif
21-224-18:22:30.052 00 SCX_CPU1_CS_US/755      
21-224-18:22:30.052 00 SCX_CPU1_CS_US/756      wait 5
21-224-18:22:30.052 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-224-18:22:35.056 00 SCX_CPU1_CS_US/757      
21-224-18:22:35.056 00 SCX_CPU1_CS_US/758      write ";*********************************************************************"
21-224-18:22:35.056 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:22:35.056 00 SCX_CPU1_CS_US/759      write ";  Step 2.9: Send the Enable Entry command for the Entry disabled"
21-224-18:22:35.057 00     SPR-I:OPRO         ;  Step 2.9: Send the Enable Entry command for the Entry disabled
21-224-18:22:35.057 00 SCX_CPU1_CS_US/760      write ";  in Step 2.6 above. "
21-224-18:22:35.057 00     SPR-I:OPRO         ;  in Step 2.6 above. 
21-224-18:22:35.057 00 SCX_CPU1_CS_US/761      write ";*********************************************************************"
21-224-18:22:35.057 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:22:35.057 00 SCX_CPU1_CS_US/762      ut_setupevents "SCX","CPU1",{CSAppName},CS_ENABLE_MEMORY_ENTRY_INF_EID,"INFO", 1
21-224-18:22:35.062 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:22:35.063 00     SPR-I:OPRO         ; Setup event 1 with CS INFO 61
21-224-18:22:35.063 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:22:35.064 00 SCX_CPU1_CS_US/763      ut_setupevents "SCX","CPU1",{CSAppName},CS_MEMORY_MISCOMPARE_ERR_EID,"ERROR", 2
21-224-18:22:35.069 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:22:35.069 00     SPR-I:OPRO         ; Setup event 2 with CS ERROR 28
21-224-18:22:35.069 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:22:35.070 00 SCX_CPU1_CS_US/764      
21-224-18:22:35.070 00 SCX_CPU1_CS_US/765      write "*** Memory Segment Miscompare Ctr = ",SCX_CPU1_CS_MemoryEC
21-224-18:22:35.070 00     SPR-I:OPRO         *** Memory Segment Miscompare Ctr = 0
21-224-18:22:35.070 00 SCX_CPU1_CS_US/766      
21-224-18:22:35.070 00 SCX_CPU1_CS_US/767      cmdCtr = SCX_CPU1_CS_CMDPC + 1
21-224-18:22:35.070 00 SCX_CPU1_CS_US/769      /SCX_CPU1_CS_EnableMemoryEntry EntryID=segIndex
21-224-18:22:35.085 00 SCX_CPU1_CS_US/770      
21-224-18:22:35.086 00 SCX_CPU1_CS_US/771      ut_tlmwait SCX_CPU1_CS_CMDPC, {cmdCtr}
21-224-18:22:35.090 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-224-18:22:35.727 00    TLMH-I:STS          58-012-14:09:57.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=61 Checksumming of Memory Entry ID 0 is Enabled
21-224-18:22:36.734 00    TLMH-I:STS          58-012-14:09:58.001 ERROR CPU=CPU1 APPNAME=CS EVENT ID=28 Checksum Failure: Entry 0 in Memory Table, Expected: 0x0012D687, Calculated: 0x00004D2D
21-224-18:22:39.093 00     SPR-I:STTE         WAIT UNTIL completed
21-224-18:22:39.094 00 SCX_CPU1_CS_US/772      if (UT_TW_Status = UT_Success) then
21-224-18:22:39.094 00 SCX_CPU1_CS_US/773        write "<*> Passed (1003;6003) - CS Enable Memory Entry command sent properly."
21-224-18:22:39.094 00     SPR-I:OPRO         <*> Passed (1003;6003) - CS Enable Memory Entry command sent properly.
21-224-18:22:39.094 00 SCX_CPU1_CS_US/774        ut_setrequirements CS_1003, "P"
21-224-18:22:39.094 00 SCX_CPU1_CS_US/775        ut_setrequirements CS_6003, "P"
21-224-18:22:39.095 00 SCX_CPU1_CS_US/780      endif
21-224-18:22:39.095 00 SCX_CPU1_CS_US/781      
21-224-18:22:39.095 00 SCX_CPU1_CS_US/783      ut_tlmwait SCX_CPU1_find_event[1].num_found_messages, 1
21-224-18:22:39.098 00     SPR-I:STTE         WAIT UNTIL completed
21-224-18:22:39.099 00 SCX_CPU1_CS_US/784      if (UT_TW_Status = UT_Success) then
21-224-18:22:39.099 00 SCX_CPU1_CS_US/785        write "<*> Passed (1003;6003) - Expected Event Msg ",CS_ENABLE_MEMORY_ENTRY_INF_EID," rcv'd."
21-224-18:22:39.099 00     SPR-I:OPRO         <*> Passed (1003;6003) - Expected Event Msg 61 rcv'd.
21-224-18:22:39.099 00 SCX_CPU1_CS_US/786        ut_setrequirements CS_1003, "P"
21-224-18:22:39.127 00 SCX_CPU1_CS_US/787        ut_setrequirements CS_6003, "P"
21-224-18:22:39.128 00 SCX_CPU1_CS_US/792      endif
21-224-18:22:39.128 00 SCX_CPU1_CS_US/793      
21-224-18:22:39.128 00 SCX_CPU1_CS_US/795      ut_tlmwait SCX_CPU1_find_event[1].num_found_messages, 1, 60
21-224-18:22:39.131 00     SPR-I:STTE         WAIT UNTIL completed
21-224-18:22:39.131 00 SCX_CPU1_CS_US/796      if (UT_TW_Status = UT_Success) then
21-224-18:22:39.131 00 SCX_CPU1_CS_US/797        write "<*> Passed (6000.1) - Expected Event Msg ",CS_MEMORY_MISCOMPARE_ERR_EID," rcv'd."
21-224-18:22:39.131 00     SPR-I:OPRO         <*> Passed (6000.1) - Expected Event Msg 28 rcv'd.
21-224-18:22:39.132 00 SCX_CPU1_CS_US/798        ut_setrequirements CS_60001, "P"
21-224-18:22:39.132 00 SCX_CPU1_CS_US/802      endif
21-224-18:22:39.132 00 SCX_CPU1_CS_US/803      
21-224-18:22:39.132 00 SCX_CPU1_CS_US/804      write "*** Memory Miscompare Ctr = ",SCX_CPU1_CS_MemoryEC
21-224-18:22:39.132 00     SPR-I:OPRO         *** Memory Miscompare Ctr = 1
21-224-18:22:39.132 00 SCX_CPU1_CS_US/805      
21-224-18:22:39.132 00 SCX_CPU1_CS_US/806      wait 5
21-224-18:22:39.132 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-224-18:22:39.735 00    TLMH-I:STS          58-012-14:10:01.002 ERROR CPU=CPU1 APPNAME=CS EVENT ID=28 Checksum Failure: Entry 0 in Memory Table, Expected: 0x0012D687, Calculated: 0x00004D2D
21-224-18:22:43.735 00    TLMH-I:STS          58-012-14:10:05.001 ERROR CPU=CPU1 APPNAME=CS EVENT ID=28 Checksum Failure: Entry 0 in Memory Table, Expected: 0x0012D687, Calculated: 0x00004D2D
21-224-18:22:44.164 00 SCX_CPU1_CS_US/807      
21-224-18:22:44.164 00 SCX_CPU1_CS_US/808      write ";*********************************************************************"
21-224-18:22:44.165 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:22:44.165 00 SCX_CPU1_CS_US/809      write ";  Step 2.10: Dump the Results Table."
21-224-18:22:44.165 00     SPR-I:OPRO         ;  Step 2.10: Dump the Results Table.
21-224-18:22:44.165 00 SCX_CPU1_CS_US/810      write ";*********************************************************************"
21-224-18:22:44.165 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:22:44.165 00 SCX_CPU1_CS_US/811      cmdCtr = SCX_CPU1_TBL_CMDPC + 1
21-224-18:22:44.165 00 SCX_CPU1_CS_US/812      
21-224-18:22:44.165 00 SCX_CPU1_CS_US/813      s get_tbl_to_cvt (ramDir,memResTblName,"A","cpu1_usrrestbl2_10",hostCPU,resTblId)
21-224-18:22:44.166 00     SPR-I:STS          Loading file /s/opr/accounts/cfs_test/prc/get_tbl_to_cvt.i
21-224-18:22:44.168 00     SPR-I:STS          Procedure GET_TBL_TO_CVT started
21-224-18:22:44.169 00 GET_TBL_TO_CVT/2        ;
21-224-18:22:44.169 00 GET_TBL_TO_CVT/3        local logging = %liv (log_procedure)
21-224-18:22:44.169 00 GET_TBL_TO_CVT/4        %liv (log_procedure) = FALSE
21-224-18:22:44.188 00     SPR-I:OPRO         Sending Command: /SCX_CPU1_TBL_DUMP ACTIVE DTABLENAME="CS.ResMemoryTbl" DFILENAME="/ram/cpu1_usrrestbl2_10"
21-224-18:22:44.203 00     SPR-I:STTE         Wait mode - waiting 15 seconds ...
21-224-18:22:46.736 00    TLMH-I:STS          58-012-14:10:08.004 ERROR CPU=CPU1 APPNAME=CS EVENT ID=28 Checksum Failure: Entry 0 in Memory Table, Expected: 0x0012D687, Calculated: 0x00004D2D
21-224-18:22:49.729 00    TLMH-I:STS          58-012-14:10:11.001 ERROR CPU=CPU1 APPNAME=CS EVENT ID=28 Checksum Failure: Entry 0 in Memory Table, Expected: 0x0012D687, Calculated: 0x00004D2D
21-224-18:22:50.735 00    TLMH-I:STS          58-012-14:10:12.003 INFO CPU=CPU1 APPNAME=CFE_TBL EVENT ID=14 Successfully dumped Table 'CS.ResMemoryTbl' to '/ram/cpu1_usrrestbl2_10'
21-224-18:22:53.735 00    TLMH-I:STS          58-012-14:10:15.001 ERROR CPU=CPU1 APPNAME=CS EVENT ID=28 Checksum Failure: Entry 0 in Memory Table, Expected: 0x0012D687, Calculated: 0x00004D2D
21-224-18:22:56.728 00    TLMH-I:STS          58-012-14:10:18.001 ERROR CPU=CPU1 APPNAME=CS EVENT ID=28 Checksum Failure: Entry 0 in Memory Table, Expected: 0x0012D687, Calculated: 0x00004D2D
21-224-18:22:59.216 00     SPR-I:OPRO         
21-224-18:22:59.216 00     SPR-I:OPRO            The TBLNAME is: CS.ResMemoryTbl
21-224-18:22:59.216 00     SPR-I:OPRO               The APID is: P0FB1
21-224-18:22:59.216 00     SPR-I:OPRO                The CPU is: CPU3
21-224-18:22:59.217 00     SPR-I:OPRO         The IP Address is: 192.168.1.8
21-224-18:22:59.220 00     SPR-I:OPRO         The perl command is: perl /s/opr/accounts/global/tools/ftp.pl RAM:0 cpu1_usrrestbl2_10 cpu1_usrrestbl2_10 binary 192.168.1.8
21-224-18:22:59.397 00     SPR-I:OPRO         Return code from ftp_file.pl: 0
21-224-18:22:59.397 00     SPR-I:STTE         Wait mode - waiting 15 seconds ...
21-224-18:22:59.727 00    TLMH-I:STS          58-012-14:10:21.004 ERROR CPU=CPU1 APPNAME=CS EVENT ID=28 Checksum Failure: Entry 0 in Memory Table, Expected: 0x0012D687, Calculated: 0x00004D2D
21-224-18:23:03.725 00    TLMH-I:STS          58-012-14:10:25.001 ERROR CPU=CPU1 APPNAME=CS EVENT ID=28 Checksum Failure: Entry 0 in Memory Table, Expected: 0x0012D687, Calculated: 0x00004D2D
21-224-18:23:06.729 00    TLMH-I:STS          58-012-14:10:28.004 ERROR CPU=CPU1 APPNAME=CS EVENT ID=28 Checksum Failure: Entry 0 in Memory Table, Expected: 0x0012D687, Calculated: 0x00004D2D
21-224-18:23:09.733 00    TLMH-I:STS          58-012-14:10:31.001 ERROR CPU=CPU1 APPNAME=CS EVENT ID=28 Checksum Failure: Entry 0 in Memory Table, Expected: 0x0012D687, Calculated: 0x00004D2D
21-224-18:23:13.731 00    TLMH-I:STS          58-012-14:10:35.001 ERROR CPU=CPU1 APPNAME=CS EVENT ID=28 Checksum Failure: Entry 0 in Memory Table, Expected: 0x0012D687, Calculated: 0x00004D2D
21-224-18:23:14.409 00     SPR-I:OPRO         
21-224-18:23:14.425 00     SPR-I:OPRO         The unix command is cvt -ws file_list[4017].file_write_time "`date +%y-%j-%T -r /s/opr/accounts/cfs_test/image/cpu1_usrrestbl2_10`"
21-224-18:23:14.425 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-224-18:23:16.734 00    TLMH-I:STS          58-012-14:10:38.001 ERROR CPU=CPU1 APPNAME=CS EVENT ID=28 Checksum Failure: Entry 0 in Memory Table, Expected: 0x0012D687, Calculated: 0x00004D2D
21-224-18:23:19.430 00 GET_TBL_TO_CVT/238      
21-224-18:23:19.430 00 GET_TBL_TO_CVT/239      ENDPROC
21-224-18:23:19.430 00     SPR-I:STS          Procedure GET_TBL_TO_CVT completed
21-224-18:23:19.431 00 SCX_CPU1_CS_US/814      wait 5
21-224-18:23:19.431 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-224-18:23:19.726 00    TLMH-I:STS          58-012-14:10:41.002 ERROR CPU=CPU1 APPNAME=CS EVENT ID=28 Checksum Failure: Entry 0 in Memory Table, Expected: 0x0012D687, Calculated: 0x00004D2D
21-224-18:23:23.734 00    TLMH-I:STS          58-012-14:10:45.001 ERROR CPU=CPU1 APPNAME=CS EVENT ID=28 Checksum Failure: Entry 0 in Memory Table, Expected: 0x0012D687, Calculated: 0x00004D2D
21-224-18:23:24.435 00 SCX_CPU1_CS_US/815      
21-224-18:23:24.435 00 SCX_CPU1_CS_US/816      ut_tlmwait SCX_CPU1_TBL_CMDPC, {cmdCtr}
21-224-18:23:24.446 00     SPR-I:STTE         WAIT UNTIL completed
21-224-18:23:24.446 00 SCX_CPU1_CS_US/817      if (UT_TW_Status = UT_Success) then
21-224-18:23:24.446 00 SCX_CPU1_CS_US/818        write "<*> Passed (6008) - Dump of User-defined Memory Results Table successful."
21-224-18:23:24.446 00     SPR-I:OPRO         <*> Passed (6008) - Dump of User-defined Memory Results Table successful.
21-224-18:23:24.446 00 SCX_CPU1_CS_US/819        ut_setrequirements CS_6008, "P"
21-224-18:23:24.448 00 SCX_CPU1_CS_US/823      endif
21-224-18:23:24.448 00 SCX_CPU1_CS_US/824      
21-224-18:23:24.448 00 SCX_CPU1_CS_US/825      write ";*********************************************************************"
21-224-18:23:24.448 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:23:24.448 00 SCX_CPU1_CS_US/826      write ";  Step 2.11: Send the Recompute User-Defined Memory Entry command for"
21-224-18:23:24.448 00     SPR-I:OPRO         ;  Step 2.11: Send the Recompute User-Defined Memory Entry command for
21-224-18:23:24.448 00 SCX_CPU1_CS_US/827      write ";  the segment specified in Steps above. "
21-224-18:23:24.448 00     SPR-I:OPRO         ;  the segment specified in Steps above. 
21-224-18:23:24.448 00 SCX_CPU1_CS_US/828      write ";*********************************************************************"
21-224-18:23:24.448 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:23:24.448 00 SCX_CPU1_CS_US/829      write ";  Step 2.11.1: Send the Recompute User-Defined Memory Entry command "
21-224-18:23:24.448 00     SPR-I:OPRO         ;  Step 2.11.1: Send the Recompute User-Defined Memory Entry command 
21-224-18:23:24.448 00 SCX_CPU1_CS_US/830      write ";  for the corrupted segment specified in above. "
21-224-18:23:24.448 00     SPR-I:OPRO         ;  for the corrupted segment specified in above. 
21-224-18:23:24.448 00 SCX_CPU1_CS_US/831      write ";*********************************************************************"
21-224-18:23:24.448 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:23:24.470 00 SCX_CPU1_CS_US/832      ut_setupevents "SCX", "CPU1", {CSAppName}, CS_RECOMPUTE_MEMORY_STARTED_DBG_EID, "DEBUG", 1
21-224-18:23:24.472 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:23:24.472 00     SPR-I:OPRO         ; Setup event 1 with CS DEBUG 57
21-224-18:23:24.472 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:23:24.472 00 SCX_CPU1_CS_US/833      ut_setupevents "SCX", "CPU1", {CSAppName}, CS_RECOMPUTE_FINISH_EEPROM_MEMORY_INF_EID, "INFO", 2
21-224-18:23:24.474 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:23:24.474 00     SPR-I:OPRO         ; Setup event 2 with CS INFO 95
21-224-18:23:24.474 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:23:24.474 00 SCX_CPU1_CS_US/834      
21-224-18:23:24.474 00 SCX_CPU1_CS_US/835      cmdCtr = SCX_CPU1_CS_CMDPC + 1
21-224-18:23:24.475 00 SCX_CPU1_CS_US/837      /SCX_CPU1_CS_RecomputeMemory EntryID=segIndex
21-224-18:23:24.486 00 SCX_CPU1_CS_US/838      
21-224-18:23:24.486 00 SCX_CPU1_CS_US/839      ut_tlmwait SCX_CPU1_CS_CMDPC, {cmdCtr}
21-224-18:23:24.490 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-224-18:23:25.225 00    TLMH-I:STS          58-012-14:10:46.500 DEBUG CPU=CPU1 APPNAME=CS EVENT ID=57 Recompute baseline of Memory Entry ID 0 started
21-224-18:23:25.730 00    TLMH-I:STS          58-012-14:10:47.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:23:25.732 00    TLMH-I:STS          58-012-14:10:47.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:23:26.227 00    TLMH-I:STS          58-012-14:10:47.550 INFO CPU=CPU1 APPNAME=CS EVENT ID=95 Memory entry 0 recompute finished. New baseline is 0X00004D2D
21-224-18:23:27.493 00     SPR-I:STTE         WAIT UNTIL completed
21-224-18:23:27.494 00 SCX_CPU1_CS_US/840      if (UT_TW_Status = UT_Success) then
21-224-18:23:27.495 00 SCX_CPU1_CS_US/841        write "<*> Passed (1003;6005) - CS Recompute Memory Entry command sent properly."
21-224-18:23:27.495 00     SPR-I:OPRO         <*> Passed (1003;6005) - CS Recompute Memory Entry command sent properly.
21-224-18:23:27.495 00 SCX_CPU1_CS_US/842        ut_setrequirements CS_1003, "P"
21-224-18:23:27.498 00 SCX_CPU1_CS_US/843        ut_setrequirements CS_6005, "P"
21-224-18:23:27.499 00 SCX_CPU1_CS_US/848      endif
21-224-18:23:27.499 00 SCX_CPU1_CS_US/849      
21-224-18:23:27.499 00 SCX_CPU1_CS_US/851      ut_tlmwait SCX_CPU1_find_event[1].num_found_messages, 1
21-224-18:23:27.502 00     SPR-I:STTE         WAIT UNTIL completed
21-224-18:23:27.503 00 SCX_CPU1_CS_US/852      if (UT_TW_Status = UT_Success) then
21-224-18:23:27.503 00 SCX_CPU1_CS_US/853        write "<*> Passed (1003;6005) - Expected Event Msg ",CS_RECOMPUTE_MEMORY_STARTED_DBG_EID," rcv'd."
21-224-18:23:27.503 00     SPR-I:OPRO         <*> Passed (1003;6005) - Expected Event Msg 57 rcv'd.
21-224-18:23:27.503 00 SCX_CPU1_CS_US/854        ut_setrequirements CS_1003, "P"
21-224-18:23:27.535 00 SCX_CPU1_CS_US/855        ut_setrequirements CS_6005, "P"
21-224-18:23:27.536 00 SCX_CPU1_CS_US/860      endif
21-224-18:23:27.536 00 SCX_CPU1_CS_US/861      
21-224-18:23:27.536 00 SCX_CPU1_CS_US/863      ut_tlmwait SCX_CPU1_find_event[2].num_found_messages, 1, 100
21-224-18:23:27.539 00     SPR-I:STTE         WAIT UNTIL completed
21-224-18:23:27.539 00 SCX_CPU1_CS_US/864      if (UT_TW_Status = UT_Success) then
21-224-18:23:27.540 00 SCX_CPU1_CS_US/865        write "<*> Passed (1003;6005.1) - Expected Event Msg ",CS_RECOMPUTE_FINISH_EEPROM_MEMORY_INF_EID," rcv'd."
21-224-18:23:27.540 00     SPR-I:OPRO         <*> Passed (1003;6005.1) - Expected Event Msg 95 rcv'd.
21-224-18:23:27.540 00 SCX_CPU1_CS_US/866        ut_setrequirements CS_1003, "P"
21-224-18:23:27.540 00 SCX_CPU1_CS_US/867        ut_setrequirements CS_60051, "P"
21-224-18:23:27.541 00 SCX_CPU1_CS_US/872      endif
21-224-18:23:27.541 00 SCX_CPU1_CS_US/873      
21-224-18:23:27.541 00 SCX_CPU1_CS_US/874      wait 5
21-224-18:23:27.541 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-224-18:23:32.575 00 SCX_CPU1_CS_US/875      
21-224-18:23:32.575 00 SCX_CPU1_CS_US/876      write ";*********************************************************************"
21-224-18:23:32.575 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:23:32.576 00 SCX_CPU1_CS_US/877      write ";  Step 2.11.2: Send the Recompute User-Defined Memory Entry command "
21-224-18:23:32.576 00     SPR-I:OPRO         ;  Step 2.11.2: Send the Recompute User-Defined Memory Entry command 
21-224-18:23:32.576 00 SCX_CPU1_CS_US/878      write ";  for a larger segment in order to test the Flag states "
21-224-18:23:32.576 00     SPR-I:OPRO         ;  for a larger segment in order to test the Flag states 
21-224-18:23:32.576 00 SCX_CPU1_CS_US/879      write ";*********************************************************************"
21-224-18:23:32.576 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:23:32.576 00 SCX_CPU1_CS_US/880      ut_setupevents "SCX", "CPU1", {CSAppName}, CS_RECOMPUTE_MEMORY_STARTED_DBG_EID, "DEBUG", 1
21-224-18:23:32.581 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:23:32.581 00     SPR-I:OPRO         ; Setup event 1 with CS DEBUG 57
21-224-18:23:32.581 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:23:32.581 00 SCX_CPU1_CS_US/881      ut_setupevents "SCX", "CPU1", {CSAppName}, CS_RECOMPUTE_FINISH_EEPROM_MEMORY_INF_EID, "INFO", 2
21-224-18:23:32.584 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:23:32.584 00     SPR-I:OPRO         ; Setup event 2 with CS INFO 95
21-224-18:23:32.584 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:23:32.585 00 SCX_CPU1_CS_US/882      
21-224-18:23:32.585 00 SCX_CPU1_CS_US/883      cmdCtr = SCX_CPU1_CS_CMDPC + 1
21-224-18:23:32.585 00 SCX_CPU1_CS_US/885      /SCX_CPU1_CS_RecomputeMemory EntryID=1
21-224-18:23:32.597 00 SCX_CPU1_CS_US/886      
21-224-18:23:32.597 00 SCX_CPU1_CS_US/887      ut_tlmwait SCX_CPU1_CS_CMDPC, {cmdCtr}
21-224-18:23:32.601 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-224-18:23:33.232 00    TLMH-I:STS          58-012-14:10:54.500 DEBUG CPU=CPU1 APPNAME=CS EVENT ID=57 Recompute baseline of Memory Entry ID 1 started
21-224-18:23:33.730 00    TLMH-I:STS          58-012-14:10:55.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:23:33.731 00    TLMH-I:STS          58-012-14:10:55.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:23:34.736 00    TLMH-I:STS          58-012-14:10:56.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:23:35.604 00     SPR-I:STTE         WAIT UNTIL completed
21-224-18:23:35.606 00 SCX_CPU1_CS_US/888      if (UT_TW_Status = UT_Success) then
21-224-18:23:35.606 00 SCX_CPU1_CS_US/889        write "<*> Passed (1003;6005) - CS Recompute Memory Entry command sent properly."
21-224-18:23:35.606 00     SPR-I:OPRO         <*> Passed (1003;6005) - CS Recompute Memory Entry command sent properly.
21-224-18:23:35.606 00 SCX_CPU1_CS_US/890        ut_setrequirements CS_1003, "P"
21-224-18:23:35.610 00 SCX_CPU1_CS_US/891        ut_setrequirements CS_6005, "P"
21-224-18:23:35.611 00 SCX_CPU1_CS_US/896      endif
21-224-18:23:35.611 00 SCX_CPU1_CS_US/897      
21-224-18:23:35.611 00 SCX_CPU1_CS_US/899      ut_tlmwait SCX_CPU1_find_event[1].num_found_messages, 1
21-224-18:23:35.615 00     SPR-I:STTE         WAIT UNTIL completed
21-224-18:23:35.615 00 SCX_CPU1_CS_US/900      if (UT_TW_Status = UT_Success) then
21-224-18:23:35.615 00 SCX_CPU1_CS_US/901        write "<*> Passed (1003;6005) - Expected Event Msg ",CS_RECOMPUTE_MEMORY_STARTED_DBG_EID," rcv'd."
21-224-18:23:35.615 00     SPR-I:OPRO         <*> Passed (1003;6005) - Expected Event Msg 57 rcv'd.
21-224-18:23:35.615 00 SCX_CPU1_CS_US/902        ut_setrequirements CS_1003, "P"
21-224-18:23:35.649 00 SCX_CPU1_CS_US/903        ut_setrequirements CS_6005, "P"
21-224-18:23:35.649 00 SCX_CPU1_CS_US/908      endif
21-224-18:23:35.649 00 SCX_CPU1_CS_US/909      
21-224-18:23:35.649 00 SCX_CPU1_CS_US/911      currSCnt = {seqTlmItem}
21-224-18:23:35.649 00 SCX_CPU1_CS_US/912      expectedSCnt = currSCnt + 1
21-224-18:23:35.650 00 SCX_CPU1_CS_US/913      
21-224-18:23:35.650 00 SCX_CPU1_CS_US/914      ut_tlmwait {seqTlmItem}, {expectedSCnt}
21-224-18:23:35.652 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-224-18:23:35.728 00    TLMH-I:STS          58-012-14:10:57.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:23:35.728 00    TLMH-I:STS          58-012-14:10:57.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:23:36.729 00    TLMH-I:STS          58-012-14:10:58.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:23:37.733 00    TLMH-I:STS          58-012-14:10:59.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:23:37.734 00    TLMH-I:STS          58-012-14:10:59.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:23:38.728 00    TLMH-I:STS          58-012-14:11:00.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:23:39.657 00     SPR-I:STTE         WAIT UNTIL completed
21-224-18:23:39.658 00 SCX_CPU1_CS_US/916      if (p@SCX_CPU1_CS_RecomputeInProgress = "True") then
21-224-18:23:39.659 00 SCX_CPU1_CS_US/917        write "<*> Passed (6005) - In Progress Flag set to True as expected."
21-224-18:23:39.659 00     SPR-I:OPRO         <*> Passed (6005) - In Progress Flag set to True as expected.
21-224-18:23:39.659 00 SCX_CPU1_CS_US/918        ut_setrequirements CS_6005, "P"
21-224-18:23:39.662 00 SCX_CPU1_CS_US/922      endif
21-224-18:23:39.662 00 SCX_CPU1_CS_US/923      
21-224-18:23:39.662 00 SCX_CPU1_CS_US/925      ut_tlmwait SCX_CPU1_find_event[2].num_found_messages, 1, 100
21-224-18:23:39.666 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-224-18:23:39.729 00    TLMH-I:STS          58-012-14:11:01.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:23:39.729 00    TLMH-I:STS          58-012-14:11:01.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:23:40.734 00    TLMH-I:STS          58-012-14:11:02.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:23:41.728 00    TLMH-I:STS          58-012-14:11:03.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:23:41.730 00    TLMH-I:STS          58-012-14:11:03.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:23:42.733 00    TLMH-I:STS          58-012-14:11:04.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:23:43.727 00    TLMH-I:STS          58-012-14:11:05.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:23:43.728 00    TLMH-I:STS          58-012-14:11:05.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:23:44.732 00    TLMH-I:STS          58-012-14:11:06.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:23:45.727 00    TLMH-I:STS          58-012-14:11:07.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:23:45.727 00    TLMH-I:STS          58-012-14:11:07.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:23:46.731 00    TLMH-I:STS          58-012-14:11:08.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:23:47.727 00    TLMH-I:STS          58-012-14:11:09.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:23:47.728 00    TLMH-I:STS          58-012-14:11:09.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:23:48.732 00    TLMH-I:STS          58-012-14:11:10.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:23:49.729 00    TLMH-I:STS          58-012-14:11:11.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:23:49.730 00    TLMH-I:STS          58-012-14:11:11.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:23:50.727 00    TLMH-I:STS          58-012-14:11:12.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:23:51.727 00    TLMH-I:STS          58-012-14:11:13.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:23:51.728 00    TLMH-I:STS          58-012-14:11:13.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:23:52.731 00    TLMH-I:STS          58-012-14:11:14.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:23:53.725 00    TLMH-I:STS          58-012-14:11:15.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:23:53.727 00    TLMH-I:STS          58-012-14:11:15.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:23:54.730 00    TLMH-I:STS          58-012-14:11:16.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:23:55.734 00    TLMH-I:STS          58-012-14:11:17.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:23:55.735 00    TLMH-I:STS          58-012-14:11:17.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:23:56.728 00    TLMH-I:STS          58-012-14:11:18.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:23:57.732 00    TLMH-I:STS          58-012-14:11:19.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:23:57.733 00    TLMH-I:STS          58-012-14:11:19.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:23:58.725 00    TLMH-I:STS          58-012-14:11:20.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:23:59.729 00    TLMH-I:STS          58-012-14:11:21.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:23:59.730 00    TLMH-I:STS          58-012-14:11:21.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:24:00.729 00    TLMH-I:STS          58-012-14:11:22.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:24:01.730 00    TLMH-I:STS          58-012-14:11:23.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:24:01.730 00    TLMH-I:STS          58-012-14:11:23.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:24:02.733 00    TLMH-I:STS          58-012-14:11:24.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:24:03.725 00    TLMH-I:STS          58-012-14:11:25.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:24:03.726 00    TLMH-I:STS          58-012-14:11:25.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:24:04.730 00    TLMH-I:STS          58-012-14:11:26.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:24:05.724 00    TLMH-I:STS          58-012-14:11:27.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:24:05.725 00    TLMH-I:STS          58-012-14:11:27.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:24:06.729 00    TLMH-I:STS          58-012-14:11:28.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:24:07.733 00    TLMH-I:STS          58-012-14:11:29.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:24:07.735 00    TLMH-I:STS          58-012-14:11:29.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:24:08.730 00    TLMH-I:STS          58-012-14:11:30.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:24:09.724 00    TLMH-I:STS          58-012-14:11:31.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:24:09.725 00    TLMH-I:STS          58-012-14:11:31.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:24:10.730 00    TLMH-I:STS          58-012-14:11:32.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:24:11.733 00    TLMH-I:STS          58-012-14:11:33.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:24:11.734 00    TLMH-I:STS          58-012-14:11:33.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:24:12.726 00    TLMH-I:STS          58-012-14:11:34.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:24:13.730 00    TLMH-I:STS          58-012-14:11:35.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:24:13.731 00    TLMH-I:STS          58-012-14:11:35.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:24:14.732 00    TLMH-I:STS          58-012-14:11:36.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:24:15.726 00    TLMH-I:STS          58-012-14:11:37.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:24:15.727 00    TLMH-I:STS          58-012-14:11:37.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:24:16.730 00    TLMH-I:STS          58-012-14:11:38.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:24:17.725 00    TLMH-I:STS          58-012-14:11:39.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:24:17.726 00    TLMH-I:STS          58-012-14:11:39.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:24:18.730 00    TLMH-I:STS          58-012-14:11:40.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:24:19.725 00    TLMH-I:STS          58-012-14:11:41.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:24:19.726 00    TLMH-I:STS          58-012-14:11:41.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:24:20.724 00    TLMH-I:STS          58-012-14:11:42.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:24:21.727 00    TLMH-I:STS          58-012-14:11:43.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:24:21.728 00    TLMH-I:STS          58-012-14:11:43.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:24:22.732 00    TLMH-I:STS          58-012-14:11:44.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:24:23.725 00    TLMH-I:STS          58-012-14:11:45.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:24:23.726 00    TLMH-I:STS          58-012-14:11:45.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:24:24.725 00    TLMH-I:STS          58-012-14:11:46.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:24:25.731 00    TLMH-I:STS          58-012-14:11:47.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:24:25.732 00    TLMH-I:STS          58-012-14:11:47.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:24:26.727 00    TLMH-I:STS          58-012-14:11:48.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:24:27.725 00    TLMH-I:STS          58-012-14:11:49.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:24:27.725 00    TLMH-I:STS          58-012-14:11:49.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:24:28.729 00    TLMH-I:STS          58-012-14:11:50.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:24:29.724 00    TLMH-I:STS          58-012-14:11:51.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:24:29.725 00    TLMH-I:STS          58-012-14:11:51.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:24:30.726 00    TLMH-I:STS          58-012-14:11:52.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:24:31.731 00    TLMH-I:STS          58-012-14:11:53.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:24:31.732 00    TLMH-I:STS          58-012-14:11:53.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:24:32.726 00    TLMH-I:STS          58-012-14:11:54.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:24:33.730 00    TLMH-I:STS          58-012-14:11:55.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:24:33.730 00    TLMH-I:STS          58-012-14:11:55.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:24:34.726 00    TLMH-I:STS          58-012-14:11:56.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:24:35.234 00    TLMH-I:STS          58-012-14:11:56.550 INFO CPU=CPU1 APPNAME=CS EVENT ID=95 Memory entry 1 recompute finished. New baseline is 0XFFFFE228
21-224-18:24:35.730 00     SPR-I:STTE         WAIT UNTIL completed
21-224-18:24:35.732 00 SCX_CPU1_CS_US/926      if (UT_TW_Status = UT_Success) then
21-224-18:24:35.732 00 SCX_CPU1_CS_US/927        write "<*> Passed (1003;6005.1) - Expected Event Msg ",CS_RECOMPUTE_FINISH_EEPROM_MEMORY_INF_EID," rcv'd."
21-224-18:24:35.732 00     SPR-I:OPRO         <*> Passed (1003;6005.1) - Expected Event Msg 95 rcv'd.
21-224-18:24:35.732 00 SCX_CPU1_CS_US/928        ut_setrequirements CS_1003, "P"
21-224-18:24:35.735 00 SCX_CPU1_CS_US/929        ut_setrequirements CS_60051, "P"
21-224-18:24:35.737 00 SCX_CPU1_CS_US/934      endif
21-224-18:24:35.737 00 SCX_CPU1_CS_US/935      
21-224-18:24:35.737 00 SCX_CPU1_CS_US/937      currSCnt = {seqTlmItem}
21-224-18:24:35.737 00 SCX_CPU1_CS_US/938      expectedSCnt = currSCnt + 1
21-224-18:24:35.737 00 SCX_CPU1_CS_US/939      
21-224-18:24:35.737 00 SCX_CPU1_CS_US/940      ut_tlmwait {seqTlmItem}, {expectedSCnt}
21-224-18:24:35.740 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-224-18:24:38.744 00     SPR-I:STTE         WAIT UNTIL completed
21-224-18:24:38.745 00 SCX_CPU1_CS_US/942      if (p@SCX_CPU1_CS_RecomputeInProgress = "False") then
21-224-18:24:38.746 00 SCX_CPU1_CS_US/943        write "<*> Passed (6005.1) - In Progress Flag set to False as expected."
21-224-18:24:38.746 00     SPR-I:OPRO         <*> Passed (6005.1) - In Progress Flag set to False as expected.
21-224-18:24:38.746 00 SCX_CPU1_CS_US/944        ut_setrequirements CS_60051, "P"
21-224-18:24:38.749 00 SCX_CPU1_CS_US/948      endif
21-224-18:24:38.749 00 SCX_CPU1_CS_US/949      
21-224-18:24:38.749 00 SCX_CPU1_CS_US/950      wait 5
21-224-18:24:38.749 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-224-18:24:43.753 00 SCX_CPU1_CS_US/951      
21-224-18:24:43.753 00 SCX_CPU1_CS_US/952      write ";*********************************************************************"
21-224-18:24:43.753 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:24:43.753 00 SCX_CPU1_CS_US/953      write ";  Step 2.12: Send the Report User-Defined Memory Entry command for "
21-224-18:24:43.753 00     SPR-I:OPRO         ;  Step 2.12: Send the Report User-Defined Memory Entry command for 
21-224-18:24:43.753 00 SCX_CPU1_CS_US/954      write ";  the specified entry used in Steps above. "
21-224-18:24:43.753 00     SPR-I:OPRO         ;  the specified entry used in Steps above. 
21-224-18:24:43.753 00 SCX_CPU1_CS_US/955      write ";*********************************************************************"
21-224-18:24:43.753 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:24:43.753 00 SCX_CPU1_CS_US/956      ut_setupevents "SCX", "CPU1", {CSAppName}, CS_BASELINE_MEMORY_INF_EID, "INFO", 1
21-224-18:24:43.756 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:24:43.756 00     SPR-I:OPRO         ; Setup event 1 with CS INFO 54
21-224-18:24:43.756 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:24:43.757 00 SCX_CPU1_CS_US/957      
21-224-18:24:43.757 00 SCX_CPU1_CS_US/958      cmdCtr = SCX_CPU1_CS_CMDPC + 1
21-224-18:24:43.757 00 SCX_CPU1_CS_US/960      /SCX_CPU1_CS_ReportMemory EntryID=segIndex
21-224-18:24:43.769 00 SCX_CPU1_CS_US/961      
21-224-18:24:43.769 00 SCX_CPU1_CS_US/962      ut_tlmwait SCX_CPU1_CS_CMDPC, {cmdCtr}
21-224-18:24:43.773 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-224-18:24:44.229 00    TLMH-I:STS          58-012-14:12:05.500 INFO CPU=CPU1 APPNAME=CS EVENT ID=54 Report baseline of Memory Entry 0 is 0x00004D2D
21-224-18:24:46.776 00     SPR-I:STTE         WAIT UNTIL completed
21-224-18:24:46.778 00 SCX_CPU1_CS_US/963      if (UT_TW_Status = UT_Success) then
21-224-18:24:46.778 00 SCX_CPU1_CS_US/964        write "<*> Passed (1003;6006) - CS Report Memory Entry CRC command sent properly."
21-224-18:24:46.778 00     SPR-I:OPRO         <*> Passed (1003;6006) - CS Report Memory Entry CRC command sent properly.
21-224-18:24:46.778 00 SCX_CPU1_CS_US/965        ut_setrequirements CS_1003, "P"
21-224-18:24:46.781 00 SCX_CPU1_CS_US/966        ut_setrequirements CS_6006, "P"
21-224-18:24:46.782 00 SCX_CPU1_CS_US/971      endif
21-224-18:24:46.782 00 SCX_CPU1_CS_US/972      
21-224-18:24:46.782 00 SCX_CPU1_CS_US/974      ut_tlmwait SCX_CPU1_find_event[1].num_found_messages, 1
21-224-18:24:46.786 00     SPR-I:STTE         WAIT UNTIL completed
21-224-18:24:46.786 00 SCX_CPU1_CS_US/975      if (UT_TW_Status = UT_Success) then
21-224-18:24:46.786 00 SCX_CPU1_CS_US/976        write "<*> Passed (1003;6006) - Expected Event Msg ",CS_BASELINE_EEPROM_INF_EID," rcv'd."
21-224-18:24:46.786 00     SPR-I:OPRO         <*> Passed (1003;6006) - Expected Event Msg 39 rcv'd.
21-224-18:24:46.786 00 SCX_CPU1_CS_US/977        ut_setrequirements CS_1003, "P"
21-224-18:24:46.822 00 SCX_CPU1_CS_US/978        ut_setrequirements CS_6006, "P"
21-224-18:24:46.823 00 SCX_CPU1_CS_US/983      endif
21-224-18:24:46.823 00 SCX_CPU1_CS_US/984      
21-224-18:24:46.823 00 SCX_CPU1_CS_US/985      wait 5
21-224-18:24:46.823 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-224-18:24:51.828 00 SCX_CPU1_CS_US/986      
21-224-18:24:51.828 00 SCX_CPU1_CS_US/987      write ";*********************************************************************"
21-224-18:24:51.828 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:24:51.828 00 SCX_CPU1_CS_US/988      write ";  Step 2.13: Dump the Results table."
21-224-18:24:51.828 00     SPR-I:OPRO         ;  Step 2.13: Dump the Results table.
21-224-18:24:51.828 00 SCX_CPU1_CS_US/989      write ";*********************************************************************"
21-224-18:24:51.828 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:24:51.828 00 SCX_CPU1_CS_US/990      cmdCtr = SCX_CPU1_TBL_CMDPC + 1
21-224-18:24:51.829 00 SCX_CPU1_CS_US/991      
21-224-18:24:51.829 00 SCX_CPU1_CS_US/992      s get_tbl_to_cvt (ramDir,memResTblName,"A","cpu1_usrrestbl2_13",hostCPU,resTblId)
21-224-18:24:51.829 00     SPR-I:STS          Loading file /s/opr/accounts/cfs_test/prc/get_tbl_to_cvt.i
21-224-18:24:51.831 00     SPR-I:STS          Procedure GET_TBL_TO_CVT started
21-224-18:24:51.832 00 GET_TBL_TO_CVT/2        ;
21-224-18:24:51.832 00 GET_TBL_TO_CVT/3        local logging = %liv (log_procedure)
21-224-18:24:51.832 00 GET_TBL_TO_CVT/4        %liv (log_procedure) = FALSE
21-224-18:24:51.837 00     SPR-I:OPRO         Sending Command: /SCX_CPU1_TBL_DUMP ACTIVE DTABLENAME="CS.ResMemoryTbl" DFILENAME="/ram/cpu1_usrrestbl2_13"
21-224-18:24:51.849 00     SPR-I:STTE         Wait mode - waiting 15 seconds ...
21-224-18:24:58.728 00    TLMH-I:STS          58-012-14:12:20.003 INFO CPU=CPU1 APPNAME=CFE_TBL EVENT ID=14 Successfully dumped Table 'CS.ResMemoryTbl' to '/ram/cpu1_usrrestbl2_13'
21-224-18:25:06.861 00     SPR-I:OPRO         
21-224-18:25:06.861 00     SPR-I:OPRO            The TBLNAME is: CS.ResMemoryTbl
21-224-18:25:06.861 00     SPR-I:OPRO               The APID is: P0FB1
21-224-18:25:06.861 00     SPR-I:OPRO                The CPU is: CPU3
21-224-18:25:06.862 00     SPR-I:OPRO         The IP Address is: 192.168.1.8
21-224-18:25:06.865 00     SPR-I:OPRO         The perl command is: perl /s/opr/accounts/global/tools/ftp.pl RAM:0 cpu1_usrrestbl2_13 cpu1_usrrestbl2_13 binary 192.168.1.8
21-224-18:25:07.044 00     SPR-I:OPRO         Return code from ftp_file.pl: 0
21-224-18:25:07.044 00     SPR-I:STTE         Wait mode - waiting 15 seconds ...
21-224-18:25:22.054 00     SPR-I:OPRO         
21-224-18:25:22.064 00     SPR-I:OPRO         The unix command is cvt -ws file_list[4017].file_write_time "`date +%y-%j-%T -r /s/opr/accounts/cfs_test/image/cpu1_usrrestbl2_13`"
21-224-18:25:22.064 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-224-18:25:27.068 00 GET_TBL_TO_CVT/238      
21-224-18:25:27.068 00 GET_TBL_TO_CVT/239      ENDPROC
21-224-18:25:27.068 00     SPR-I:STS          Procedure GET_TBL_TO_CVT completed
21-224-18:25:27.069 00 SCX_CPU1_CS_US/993      wait 5
21-224-18:25:27.069 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-224-18:25:32.072 00 SCX_CPU1_CS_US/994      
21-224-18:25:32.072 00 SCX_CPU1_CS_US/995      ut_tlmwait SCX_CPU1_TBL_CMDPC, {cmdCtr}
21-224-18:25:32.074 00     SPR-I:STTE         WAIT UNTIL completed
21-224-18:25:32.075 00 SCX_CPU1_CS_US/996      if (UT_TW_Status = UT_Success) then
21-224-18:25:32.075 00 SCX_CPU1_CS_US/997        write "<*> Passed (6008) - Dump of User-defined Memory Results Table successful."
21-224-18:25:32.075 00     SPR-I:OPRO         <*> Passed (6008) - Dump of User-defined Memory Results Table successful.
21-224-18:25:32.075 00 SCX_CPU1_CS_US/998        ut_setrequirements CS_6008, "P"
21-224-18:25:32.076 00 SCX_CPU1_CS_US/1002     endif
21-224-18:25:32.076 00 SCX_CPU1_CS_US/1003     
21-224-18:25:32.076 00 SCX_CPU1_CS_US/1004     write ";*********************************************************************"
21-224-18:25:32.076 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:25:32.076 00 SCX_CPU1_CS_US/1005     write ";  Step 2.14: Send the Get User-Defined Entry ID command using an   "
21-224-18:25:32.076 00     SPR-I:OPRO         ;  Step 2.14: Send the Get User-Defined Entry ID command using an   
21-224-18:25:32.076 00 SCX_CPU1_CS_US/1006     write ";  address of an entry in the results table. "
21-224-18:25:32.076 00     SPR-I:OPRO         ;  address of an entry in the results table. 
21-224-18:25:32.076 00 SCX_CPU1_CS_US/1007     write ";*********************************************************************"
21-224-18:25:32.076 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:25:32.076 00 SCX_CPU1_CS_US/1008     ut_setupevents "SCX","CPU1",{CSAppName},CS_GET_ENTRY_ID_MEMORY_INF_EID,"INFO", 1
21-224-18:25:32.077 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:25:32.078 00     SPR-I:OPRO         ; Setup event 1 with CS INFO 65
21-224-18:25:32.078 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:25:32.093 00 SCX_CPU1_CS_US/1009     
21-224-18:25:32.093 00 SCX_CPU1_CS_US/1010     cmdCtr = SCX_CPU1_CS_CMDPC + 1
21-224-18:25:32.093 00 SCX_CPU1_CS_US/1012     /SCX_CPU1_CS_GetMemoryEntryID Address=SCX_CPU1_CS_MEM_RESULT_TABLE[1].StartAddr
21-224-18:25:32.096 00 SCX_CPU1_CS_US/1013     
21-224-18:25:32.096 00 SCX_CPU1_CS_US/1014     ut_tlmwait SCX_CPU1_CS_CMDPC, {cmdCtr}
21-224-18:25:32.099 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-224-18:25:32.730 00    TLMH-I:STS          58-012-14:12:54.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=65 Memory Found Address 0x00B7C350 in Entry ID 1
21-224-18:25:32.731 00    TLMH-I:STS          58-012-14:12:54.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=65 Memory Found Address 0x00B7C350 in Entry ID 3
21-224-18:25:35.101 00     SPR-I:STTE         WAIT UNTIL completed
21-224-18:25:35.103 00 SCX_CPU1_CS_US/1015     if (UT_TW_Status = UT_Success) then
21-224-18:25:35.103 00 SCX_CPU1_CS_US/1016       write "<*> Passed (1003;6009) - CS Get User-defined Memory Entry ID command sent properly."
21-224-18:25:35.103 00     SPR-I:OPRO         <*> Passed (1003;6009) - CS Get User-defined Memory Entry ID command sent properly.
21-224-18:25:35.103 00 SCX_CPU1_CS_US/1017       ut_setrequirements CS_1003, "P"
21-224-18:25:35.105 00 SCX_CPU1_CS_US/1018       ut_setrequirements CS_6009, "P"
21-224-18:25:35.108 00 SCX_CPU1_CS_US/1023     endif
21-224-18:25:35.108 00 SCX_CPU1_CS_US/1024     
21-224-18:25:35.108 00 SCX_CPU1_CS_US/1026     if (SCX_CPU1_find_event[1].num_found_messages > 0) then
21-224-18:25:35.109 00 SCX_CPU1_CS_US/1027       write "<*> Passed (1003) - Expected Event Msg ",CS_GET_ENTRY_ID_MEMORY_INF_EID," rcv'd."
21-224-18:25:35.109 00     SPR-I:OPRO         <*> Passed (1003) - Expected Event Msg 65 rcv'd.
21-224-18:25:35.109 00 SCX_CPU1_CS_US/1028       ut_setrequirements CS_1003, "P"
21-224-18:25:35.112 00 SCX_CPU1_CS_US/1029       ut_setrequirements CS_6009, "P"
21-224-18:25:35.114 00 SCX_CPU1_CS_US/1034     endif
21-224-18:25:35.161 00 SCX_CPU1_CS_US/1035     
21-224-18:25:35.161 00 SCX_CPU1_CS_US/1036     wait 5
21-224-18:25:35.161 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-224-18:25:40.164 00 SCX_CPU1_CS_US/1037     
21-224-18:25:40.164 00 SCX_CPU1_CS_US/1038     write ";*********************************************************************"
21-224-18:25:40.164 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:25:40.164 00 SCX_CPU1_CS_US/1039     write ";  Step 3.0: Invalid Command Test."
21-224-18:25:40.164 00     SPR-I:OPRO         ;  Step 3.0: Invalid Command Test.
21-224-18:25:40.164 00 SCX_CPU1_CS_US/1040     write ";*********************************************************************"
21-224-18:25:40.164 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:25:40.164 00 SCX_CPU1_CS_US/1041     write ";  Step 3.1: Send the Enable User-defined Memory Checksumming command "
21-224-18:25:40.164 00     SPR-I:OPRO         ;  Step 3.1: Send the Enable User-defined Memory Checksumming command 
21-224-18:25:40.164 00 SCX_CPU1_CS_US/1042     write ";  with an invalid length. "
21-224-18:25:40.164 00     SPR-I:OPRO         ;  with an invalid length. 
21-224-18:25:40.164 00 SCX_CPU1_CS_US/1043     write ";*********************************************************************"
21-224-18:25:40.164 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:25:40.164 00 SCX_CPU1_CS_US/1044     ut_setupevents "SCX", "CPU1", {CSAppName}, CS_LEN_ERR_EID, "ERROR", 1
21-224-18:25:40.166 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:25:40.166 00     SPR-I:OPRO         ; Setup event 1 with CS ERROR 36
21-224-18:25:40.166 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:25:40.167 00 SCX_CPU1_CS_US/1045     
21-224-18:25:40.167 00 SCX_CPU1_CS_US/1046     local errcnt = SCX_CPU1_CS_CMDEC + 1
21-224-18:25:40.167 00 SCX_CPU1_CS_US/1047     rawcmd = ""
21-224-18:25:40.167 00 SCX_CPU1_CS_US/1048     
21-224-18:25:40.167 00 SCX_CPU1_CS_US/1050     rawcmd = "189Fc00000021599"
21-224-18:25:40.167 00 SCX_CPU1_CS_US/1051     
21-224-18:25:40.167 00 SCX_CPU1_CS_US/1052     ut_sendrawcmd "SCX_CPU1_CS", (rawcmd)
21-224-18:25:40.170 00     SPR-I:OPRO         Sending:  189Fc00000021599
21-224-18:25:40.186 00     SPR-I:OPRO          ; Telemetry update will wait a maximum of 24 seconds
21-224-18:25:40.187 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-224-18:25:40.727 00    TLMH-I:STS          58-012-14:13:02.001 ERROR CPU=CPU1 APPNAME=CS EVENT ID=36 Invalid msg length: ID = 0x0000189F, CC = 21, Len = 9, Expected = 8
21-224-18:25:43.188 00     SPR-I:STTE         WAIT UNTIL completed
21-224-18:25:43.190 00 SCX_CPU1_CS_US/1053     
21-224-18:25:43.190 00 SCX_CPU1_CS_US/1054     ut_tlmwait SCX_CPU1_CS_CMDEC, {errcnt}
21-224-18:25:43.193 00     SPR-I:STTE         WAIT UNTIL completed
21-224-18:25:43.194 00 SCX_CPU1_CS_US/1055     if (UT_TW_Status = UT_Success) then
21-224-18:25:43.194 00 SCX_CPU1_CS_US/1056       write "<*> Passed (1002;1004) - Command Rejected Counter incremented."
21-224-18:25:43.194 00     SPR-I:OPRO         <*> Passed (1002;1004) - Command Rejected Counter incremented.
21-224-18:25:43.194 00 SCX_CPU1_CS_US/1057       ut_setrequirements CS_1002, "P"
21-224-18:25:43.194 00 SCX_CPU1_CS_US/1058       ut_setrequirements CS_1004, "P"
21-224-18:25:43.195 00 SCX_CPU1_CS_US/1063     endif
21-224-18:25:43.195 00 SCX_CPU1_CS_US/1064     
21-224-18:25:43.195 00 SCX_CPU1_CS_US/1065     if (SCX_CPU1_find_event[1].num_found_messages = 1) THEN
21-224-18:25:43.195 00 SCX_CPU1_CS_US/1066       write "<*> Passed (1004) - Event message ",SCX_CPU1_find_event[1].eventid, " received"
21-224-18:25:43.195 00     SPR-I:OPRO         <*> Passed (1004) - Event message 36 received
21-224-18:25:43.195 00 SCX_CPU1_CS_US/1067       ut_setrequirements CS_1004, "P"
21-224-18:25:43.230 00 SCX_CPU1_CS_US/1071     endif
21-224-18:25:43.230 00 SCX_CPU1_CS_US/1072     
21-224-18:25:43.230 00 SCX_CPU1_CS_US/1073     wait 5
21-224-18:25:43.230 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-224-18:25:48.233 00 SCX_CPU1_CS_US/1074     
21-224-18:25:48.233 00 SCX_CPU1_CS_US/1075     write ";*********************************************************************"
21-224-18:25:48.233 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:25:48.233 00 SCX_CPU1_CS_US/1076     write ";  Step 3.2: Send the Disable User-defined Memory Checksumming command"
21-224-18:25:48.233 00     SPR-I:OPRO         ;  Step 3.2: Send the Disable User-defined Memory Checksumming command
21-224-18:25:48.233 00 SCX_CPU1_CS_US/1077     write ";  with an invalid length. "
21-224-18:25:48.233 00     SPR-I:OPRO         ;  with an invalid length. 
21-224-18:25:48.233 00 SCX_CPU1_CS_US/1078     write ";*********************************************************************"
21-224-18:25:48.233 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:25:48.233 00 SCX_CPU1_CS_US/1079     ut_setupevents "SCX", "CPU1", {CSAppName}, CS_LEN_ERR_EID, "ERROR", 1
21-224-18:25:48.235 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:25:48.235 00     SPR-I:OPRO         ; Setup event 1 with CS ERROR 36
21-224-18:25:48.235 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:25:48.235 00 SCX_CPU1_CS_US/1080     
21-224-18:25:48.235 00 SCX_CPU1_CS_US/1081     errcnt = SCX_CPU1_CS_CMDEC + 1
21-224-18:25:48.235 00 SCX_CPU1_CS_US/1082     
21-224-18:25:48.235 00 SCX_CPU1_CS_US/1084     rawcmd = "189Fc00000021698"
21-224-18:25:48.235 00 SCX_CPU1_CS_US/1085     
21-224-18:25:48.235 00 SCX_CPU1_CS_US/1086     ut_sendrawcmd "SCX_CPU1_CS", (rawcmd)
21-224-18:25:48.240 00     SPR-I:OPRO         Sending:  189Fc00000021698
21-224-18:25:48.255 00     SPR-I:OPRO          ; Telemetry update will wait a maximum of 24 seconds
21-224-18:25:48.255 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-224-18:25:48.729 00    TLMH-I:STS          58-012-14:13:10.001 ERROR CPU=CPU1 APPNAME=CS EVENT ID=36 Invalid msg length: ID = 0x0000189F, CC = 22, Len = 9, Expected = 8
21-224-18:25:51.257 00     SPR-I:STTE         WAIT UNTIL completed
21-224-18:25:51.258 00 SCX_CPU1_CS_US/1087     
21-224-18:25:51.258 00 SCX_CPU1_CS_US/1088     ut_tlmwait SCX_CPU1_CS_CMDEC, {errcnt}
21-224-18:25:51.261 00     SPR-I:STTE         WAIT UNTIL completed
21-224-18:25:51.261 00 SCX_CPU1_CS_US/1089     if (UT_TW_Status = UT_Success) then
21-224-18:25:51.261 00 SCX_CPU1_CS_US/1090       write "<*> Passed (1002;1004) - Command Rejected Counter incremented."
21-224-18:25:51.261 00     SPR-I:OPRO         <*> Passed (1002;1004) - Command Rejected Counter incremented.
21-224-18:25:51.261 00 SCX_CPU1_CS_US/1091       ut_setrequirements CS_1002, "P"
21-224-18:25:51.262 00 SCX_CPU1_CS_US/1092       ut_setrequirements CS_1004, "P"
21-224-18:25:51.263 00 SCX_CPU1_CS_US/1097     endif
21-224-18:25:51.263 00 SCX_CPU1_CS_US/1098     
21-224-18:25:51.263 00 SCX_CPU1_CS_US/1099     if (SCX_CPU1_find_event[1].num_found_messages = 1) THEN
21-224-18:25:51.263 00 SCX_CPU1_CS_US/1100       write "<*> Passed (1004) - Event message ",SCX_CPU1_find_event[1].eventid, " received"
21-224-18:25:51.263 00     SPR-I:OPRO         <*> Passed (1004) - Event message 36 received
21-224-18:25:51.263 00 SCX_CPU1_CS_US/1101       ut_setrequirements CS_1004, "P"
21-224-18:25:51.291 00 SCX_CPU1_CS_US/1105     endif
21-224-18:25:51.291 00 SCX_CPU1_CS_US/1106     
21-224-18:25:51.291 00 SCX_CPU1_CS_US/1107     wait 5
21-224-18:25:51.291 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-224-18:25:56.293 00 SCX_CPU1_CS_US/1108     
21-224-18:25:56.293 00 SCX_CPU1_CS_US/1109     write ";*********************************************************************"
21-224-18:25:56.293 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:25:56.293 00 SCX_CPU1_CS_US/1110     write ";  Step 3.3: Send the Enable User-defined Memory Item command with an "
21-224-18:25:56.293 00     SPR-I:OPRO         ;  Step 3.3: Send the Enable User-defined Memory Item command with an 
21-224-18:25:56.293 00 SCX_CPU1_CS_US/1111     write ";  invalid length."
21-224-18:25:56.293 00     SPR-I:OPRO         ;  invalid length.
21-224-18:25:56.293 00 SCX_CPU1_CS_US/1112     write ";*********************************************************************"
21-224-18:25:56.293 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:25:56.293 00 SCX_CPU1_CS_US/1113     ut_setupevents "SCX", "CPU1", {CSAppName}, CS_LEN_ERR_EID, "ERROR", 1
21-224-18:25:56.294 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:25:56.295 00     SPR-I:OPRO         ; Setup event 1 with CS ERROR 36
21-224-18:25:56.295 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:25:56.295 00 SCX_CPU1_CS_US/1114     
21-224-18:25:56.295 00 SCX_CPU1_CS_US/1115     errcnt = SCX_CPU1_CS_CMDEC + 1
21-224-18:25:56.295 00 SCX_CPU1_CS_US/1116     
21-224-18:25:56.295 00 SCX_CPU1_CS_US/1118     rawcmd = "189Fc00000041966"
21-224-18:25:56.295 00 SCX_CPU1_CS_US/1119     
21-224-18:25:56.295 00 SCX_CPU1_CS_US/1120     ut_sendrawcmd "SCX_CPU1_CS", (rawcmd)
21-224-18:25:56.298 00     SPR-I:OPRO         Sending:  189Fc00000041966
21-224-18:25:56.314 00     SPR-I:OPRO          ; Telemetry update will wait a maximum of 24 seconds
21-224-18:25:56.314 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-224-18:25:57.232 00    TLMH-I:STS          58-012-14:13:18.500 ERROR CPU=CPU1 APPNAME=CS EVENT ID=36 Invalid msg length: ID = 0x0000189F, CC = 25, Len = 11, Expected = 12
21-224-18:25:59.316 00     SPR-I:STTE         WAIT UNTIL completed
21-224-18:25:59.317 00 SCX_CPU1_CS_US/1121     
21-224-18:25:59.317 00 SCX_CPU1_CS_US/1122     ut_tlmwait SCX_CPU1_CS_CMDEC, {errcnt}
21-224-18:25:59.320 00     SPR-I:STTE         WAIT UNTIL completed
21-224-18:25:59.320 00 SCX_CPU1_CS_US/1123     if (UT_TW_Status = UT_Success) then
21-224-18:25:59.320 00 SCX_CPU1_CS_US/1124       write "<*> Passed (1002;1004) - Command Rejected Counter incremented."
21-224-18:25:59.320 00     SPR-I:OPRO         <*> Passed (1002;1004) - Command Rejected Counter incremented.
21-224-18:25:59.320 00 SCX_CPU1_CS_US/1125       ut_setrequirements CS_1002, "P"
21-224-18:25:59.321 00 SCX_CPU1_CS_US/1126       ut_setrequirements CS_1004, "P"
21-224-18:25:59.322 00 SCX_CPU1_CS_US/1131     endif
21-224-18:25:59.322 00 SCX_CPU1_CS_US/1132     
21-224-18:25:59.322 00 SCX_CPU1_CS_US/1133     if (SCX_CPU1_find_event[1].num_found_messages = 1) THEN
21-224-18:25:59.322 00 SCX_CPU1_CS_US/1134       write "<*> Passed (1004) - Event message ",SCX_CPU1_find_event[1].eventid, " received"
21-224-18:25:59.322 00     SPR-I:OPRO         <*> Passed (1004) - Event message 36 received
21-224-18:25:59.322 00 SCX_CPU1_CS_US/1135       ut_setrequirements CS_1004, "P"
21-224-18:25:59.358 00 SCX_CPU1_CS_US/1139     endif
21-224-18:25:59.358 00 SCX_CPU1_CS_US/1140     
21-224-18:25:59.358 00 SCX_CPU1_CS_US/1141     wait 5
21-224-18:25:59.358 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-224-18:26:04.361 00 SCX_CPU1_CS_US/1142     
21-224-18:26:04.361 00 SCX_CPU1_CS_US/1143     write ";**********************************************************************"
21-224-18:26:04.361 00     SPR-I:OPRO         ;**********************************************************************
21-224-18:26:04.361 00 SCX_CPU1_CS_US/1144     write ";  Step 3.4: Send the Enable User-defined Memory Item command with an "
21-224-18:26:04.361 00     SPR-I:OPRO         ;  Step 3.4: Send the Enable User-defined Memory Item command with an 
21-224-18:26:04.361 00 SCX_CPU1_CS_US/1145     write ";  invalid ID."
21-224-18:26:04.361 00     SPR-I:OPRO         ;  invalid ID.
21-224-18:26:04.361 00 SCX_CPU1_CS_US/1146     write ";*********************************************************************"
21-224-18:26:04.361 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:26:04.361 00 SCX_CPU1_CS_US/1147     ut_setupevents "SCX", "CPU1", {CSAppName}, CS_ENABLE_MEMORY_INVALID_ENTRY_ERR_EID, "ERROR", 1
21-224-18:26:04.363 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:26:04.363 00     SPR-I:OPRO         ; Setup event 1 with CS ERROR 62
21-224-18:26:04.363 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:26:04.363 00 SCX_CPU1_CS_US/1148     
21-224-18:26:04.363 00 SCX_CPU1_CS_US/1149     errcnt = SCX_CPU1_CS_CMDEC + 1
21-224-18:26:04.363 00 SCX_CPU1_CS_US/1151     /SCX_CPU1_CS_EnableMemoryEntry EntryID=CS_MAX_NUM_MEMORY_TABLE_ENTRIES
21-224-18:26:04.375 00 SCX_CPU1_CS_US/1152     
21-224-18:26:04.375 00 SCX_CPU1_CS_US/1153     ut_tlmwait SCX_CPU1_CS_CMDEC, {errcnt}
21-224-18:26:04.378 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-224-18:26:05.229 00    TLMH-I:STS          58-012-14:13:26.500 ERROR CPU=CPU1 APPNAME=CS EVENT ID=62 Enable Memory entry failed, invalid Entry ID:  16, State: 3, Max ID: 15
21-224-18:26:07.381 00     SPR-I:STTE         WAIT UNTIL completed
21-224-18:26:07.382 00 SCX_CPU1_CS_US/1154     if (UT_TW_Status = UT_Success) then
21-224-18:26:07.383 00 SCX_CPU1_CS_US/1155       write "<*> Passed (1004;6007) - CS Enable User-defined Memory Entry with an invalid ID sent properly."
21-224-18:26:07.383 00     SPR-I:OPRO         <*> Passed (1004;6007) - CS Enable User-defined Memory Entry with an invalid ID sent properly.
21-224-18:26:07.383 00 SCX_CPU1_CS_US/1156       ut_setrequirements CS_1004, "P"
21-224-18:26:07.387 00 SCX_CPU1_CS_US/1157       ut_setrequirements CS_6007, "P"
21-224-18:26:07.391 00 SCX_CPU1_CS_US/1162     endif
21-224-18:26:07.391 00 SCX_CPU1_CS_US/1163     
21-224-18:26:07.391 00 SCX_CPU1_CS_US/1165     ut_tlmwait SCX_CPU1_find_event[1].num_found_messages, 1
21-224-18:26:07.405 00     SPR-I:STTE         WAIT UNTIL completed
21-224-18:26:07.406 00 SCX_CPU1_CS_US/1166     if (UT_TW_Status = UT_Success) then
21-224-18:26:07.407 00 SCX_CPU1_CS_US/1167       write "<*> Passed (1004;6007) - Expected Event Msg ",CS_ENABLE_MEMORY_INVALID_ENTRY_ERR_EID," rcv'd."
21-224-18:26:07.407 00     SPR-I:OPRO         <*> Passed (1004;6007) - Expected Event Msg 62 rcv'd.
21-224-18:26:07.407 00 SCX_CPU1_CS_US/1168       ut_setrequirements CS_1004, "P"
21-224-18:26:07.454 00 SCX_CPU1_CS_US/1169       ut_setrequirements CS_6007, "P"
21-224-18:26:07.454 00 SCX_CPU1_CS_US/1174     endif
21-224-18:26:07.454 00 SCX_CPU1_CS_US/1175     
21-224-18:26:07.454 00 SCX_CPU1_CS_US/1176     wait 5
21-224-18:26:07.454 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-224-18:26:12.458 00 SCX_CPU1_CS_US/1177     
21-224-18:26:12.459 00 SCX_CPU1_CS_US/1178     write ";*********************************************************************"
21-224-18:26:12.459 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:26:12.459 00 SCX_CPU1_CS_US/1179     write ";  Step 3.5: Send the Disable User-defined Memory Item command with an"
21-224-18:26:12.459 00     SPR-I:OPRO         ;  Step 3.5: Send the Disable User-defined Memory Item command with an
21-224-18:26:12.459 00 SCX_CPU1_CS_US/1180     write ";  invalid length."
21-224-18:26:12.459 00     SPR-I:OPRO         ;  invalid length.
21-224-18:26:12.459 00 SCX_CPU1_CS_US/1181     write ";*********************************************************************"
21-224-18:26:12.459 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:26:12.459 00 SCX_CPU1_CS_US/1182     ut_setupevents "SCX", "CPU1", {CSAppName}, CS_LEN_ERR_EID, "ERROR", 1
21-224-18:26:12.465 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:26:12.466 00     SPR-I:OPRO         ; Setup event 1 with CS ERROR 36
21-224-18:26:12.466 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:26:12.466 00 SCX_CPU1_CS_US/1183     
21-224-18:26:12.466 00 SCX_CPU1_CS_US/1184     errcnt = SCX_CPU1_CS_CMDEC + 1
21-224-18:26:12.466 00 SCX_CPU1_CS_US/1185     
21-224-18:26:12.466 00 SCX_CPU1_CS_US/1187     rawcmd = "189Fc00000041A77"
21-224-18:26:12.466 00 SCX_CPU1_CS_US/1188     
21-224-18:26:12.466 00 SCX_CPU1_CS_US/1189     ut_sendrawcmd "SCX_CPU1_CS", (rawcmd)
21-224-18:26:12.469 00     SPR-I:OPRO         Sending:  189Fc00000041A77
21-224-18:26:12.486 00     SPR-I:OPRO          ; Telemetry update will wait a maximum of 24 seconds
21-224-18:26:12.486 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-224-18:26:13.228 00    TLMH-I:STS          58-012-14:13:34.500 ERROR CPU=CPU1 APPNAME=CS EVENT ID=36 Invalid msg length: ID = 0x0000189F, CC = 26, Len = 11, Expected = 12
21-224-18:26:15.490 00     SPR-I:STTE         WAIT UNTIL completed
21-224-18:26:15.493 00 SCX_CPU1_CS_US/1190     
21-224-18:26:15.493 00 SCX_CPU1_CS_US/1191     ut_tlmwait SCX_CPU1_CS_CMDEC, {errcnt}
21-224-18:26:15.498 00     SPR-I:STTE         WAIT UNTIL completed
21-224-18:26:15.499 00 SCX_CPU1_CS_US/1192     if (UT_TW_Status = UT_Success) then
21-224-18:26:15.499 00 SCX_CPU1_CS_US/1193       write "<*> Passed (1002;1004) - Command Rejected Counter incremented."
21-224-18:26:15.499 00     SPR-I:OPRO         <*> Passed (1002;1004) - Command Rejected Counter incremented.
21-224-18:26:15.499 00 SCX_CPU1_CS_US/1194       ut_setrequirements CS_1002, "P"
21-224-18:26:15.500 00 SCX_CPU1_CS_US/1195       ut_setrequirements CS_1004, "P"
21-224-18:26:15.501 00 SCX_CPU1_CS_US/1200     endif
21-224-18:26:15.501 00 SCX_CPU1_CS_US/1201     
21-224-18:26:15.501 00 SCX_CPU1_CS_US/1202     if (SCX_CPU1_find_event[1].num_found_messages = 1) THEN
21-224-18:26:15.501 00 SCX_CPU1_CS_US/1203       write "<*> Passed (1004) - Event message ",SCX_CPU1_find_event[1].eventid, " received"
21-224-18:26:15.501 00     SPR-I:OPRO         <*> Passed (1004) - Event message 36 received
21-224-18:26:15.501 00 SCX_CPU1_CS_US/1204       ut_setrequirements CS_1004, "P"
21-224-18:26:15.535 00 SCX_CPU1_CS_US/1208     endif
21-224-18:26:15.535 00 SCX_CPU1_CS_US/1209     
21-224-18:26:15.535 00 SCX_CPU1_CS_US/1210     wait 5
21-224-18:26:15.535 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-224-18:26:20.539 00 SCX_CPU1_CS_US/1211     
21-224-18:26:20.539 00 SCX_CPU1_CS_US/1212     write ";*********************************************************************"
21-224-18:26:20.539 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:26:20.539 00 SCX_CPU1_CS_US/1213     write ";  Step 3.6: Send the Disable User-defined Memory Item command with an"
21-224-18:26:20.540 00     SPR-I:OPRO         ;  Step 3.6: Send the Disable User-defined Memory Item command with an
21-224-18:26:20.540 00 SCX_CPU1_CS_US/1214     write ";  invalid ID."
21-224-18:26:20.540 00     SPR-I:OPRO         ;  invalid ID.
21-224-18:26:20.540 00 SCX_CPU1_CS_US/1215     write ";*********************************************************************"
21-224-18:26:20.540 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:26:20.540 00 SCX_CPU1_CS_US/1216     ut_setupevents "SCX", "CPU1", {CSAppName}, CS_DISABLE_MEMORY_INVALID_ENTRY_ERR_EID, "ERROR", 1
21-224-18:26:20.546 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:26:20.546 00     SPR-I:OPRO         ; Setup event 1 with CS ERROR 64
21-224-18:26:20.546 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:26:20.547 00 SCX_CPU1_CS_US/1217     
21-224-18:26:20.547 00 SCX_CPU1_CS_US/1218     errcnt = SCX_CPU1_CS_CMDEC + 1
21-224-18:26:20.547 00 SCX_CPU1_CS_US/1220     /SCX_CPU1_CS_DisableMemoryEntry EntryID=CS_MAX_NUM_MEMORY_TABLE_ENTRIES
21-224-18:26:20.558 00 SCX_CPU1_CS_US/1221     
21-224-18:26:20.558 00 SCX_CPU1_CS_US/1222     ut_tlmwait SCX_CPU1_CS_CMDEC, {errcnt}
21-224-18:26:20.563 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-224-18:26:21.223 00    TLMH-I:STS          58-012-14:13:42.500 ERROR CPU=CPU1 APPNAME=CS EVENT ID=64 Disable Memory entry failed, invalid Entry ID:  16, State: 3, Max ID: 15
21-224-18:26:23.566 00     SPR-I:STTE         WAIT UNTIL completed
21-224-18:26:23.568 00 SCX_CPU1_CS_US/1223     if (UT_TW_Status = UT_Success) then
21-224-18:26:23.568 00 SCX_CPU1_CS_US/1224       write "<*> Passed (1004;6007) - CS Disable User-defined Memory Item command with an invalid ID sent properly."
21-224-18:26:23.568 00     SPR-I:OPRO         <*> Passed (1004;6007) - CS Disable User-defined Memory Item command with an invalid ID sent properly.
21-224-18:26:23.568 00 SCX_CPU1_CS_US/1225       ut_setrequirements CS_1004, "P"
21-224-18:26:23.571 00 SCX_CPU1_CS_US/1226       ut_setrequirements CS_6007, "P"
21-224-18:26:23.573 00 SCX_CPU1_CS_US/1231     endif
21-224-18:26:23.573 00 SCX_CPU1_CS_US/1232     
21-224-18:26:23.573 00 SCX_CPU1_CS_US/1234     ut_tlmwait SCX_CPU1_find_event[1].num_found_messages, 1
21-224-18:26:23.576 00     SPR-I:STTE         WAIT UNTIL completed
21-224-18:26:23.576 00 SCX_CPU1_CS_US/1235     if (UT_TW_Status = UT_Success) then
21-224-18:26:23.576 00 SCX_CPU1_CS_US/1236       write "<*> Passed (1004;6007) - Expected Event Msg ",CS_DISABLE_MEMORY_INVALID_ENTRY_ERR_EID," rcv'd."
21-224-18:26:23.576 00     SPR-I:OPRO         <*> Passed (1004;6007) - Expected Event Msg 64 rcv'd.
21-224-18:26:23.576 00 SCX_CPU1_CS_US/1237       ut_setrequirements CS_1004, "P"
21-224-18:26:23.607 00 SCX_CPU1_CS_US/1238       ut_setrequirements CS_6007, "P"
21-224-18:26:23.608 00 SCX_CPU1_CS_US/1243     endif
21-224-18:26:23.608 00 SCX_CPU1_CS_US/1244     
21-224-18:26:23.608 00 SCX_CPU1_CS_US/1245     wait 5
21-224-18:26:23.608 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-224-18:26:28.612 00 SCX_CPU1_CS_US/1246     
21-224-18:26:28.612 00 SCX_CPU1_CS_US/1247     write ";*********************************************************************"
21-224-18:26:28.612 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:26:28.612 00 SCX_CPU1_CS_US/1248     write ";  Step 3.7: Send the Recompute User-defined Memory Item command with "
21-224-18:26:28.612 00     SPR-I:OPRO         ;  Step 3.7: Send the Recompute User-defined Memory Item command with 
21-224-18:26:28.612 00 SCX_CPU1_CS_US/1249     write ";  an invalid length."
21-224-18:26:28.612 00     SPR-I:OPRO         ;  an invalid length.
21-224-18:26:28.612 00 SCX_CPU1_CS_US/1250     write ";*********************************************************************"
21-224-18:26:28.612 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:26:28.612 00 SCX_CPU1_CS_US/1251     ut_setupevents "SCX", "CPU1", {CSAppName}, CS_LEN_ERR_EID, "ERROR", 1
21-224-18:26:28.617 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:26:28.617 00     SPR-I:OPRO         ; Setup event 1 with CS ERROR 36
21-224-18:26:28.617 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:26:28.618 00 SCX_CPU1_CS_US/1252     
21-224-18:26:28.618 00 SCX_CPU1_CS_US/1253     errcnt = SCX_CPU1_CS_CMDEC + 1
21-224-18:26:28.618 00 SCX_CPU1_CS_US/1254     
21-224-18:26:28.618 00 SCX_CPU1_CS_US/1256     rawcmd = "189Fc00000041855"
21-224-18:26:28.618 00 SCX_CPU1_CS_US/1257     
21-224-18:26:28.618 00 SCX_CPU1_CS_US/1258     ut_sendrawcmd "SCX_CPU1_CS", (rawcmd)
21-224-18:26:28.620 00     SPR-I:OPRO         Sending:  189Fc00000041855
21-224-18:26:28.635 00     SPR-I:OPRO          ; Telemetry update will wait a maximum of 24 seconds
21-224-18:26:28.635 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-224-18:26:29.229 00    TLMH-I:STS          58-012-14:13:50.500 ERROR CPU=CPU1 APPNAME=CS EVENT ID=36 Invalid msg length: ID = 0x0000189F, CC = 24, Len = 11, Expected = 12
21-224-18:26:31.639 00     SPR-I:STTE         WAIT UNTIL completed
21-224-18:26:31.643 00 SCX_CPU1_CS_US/1259     
21-224-18:26:31.643 00 SCX_CPU1_CS_US/1260     ut_tlmwait SCX_CPU1_CS_CMDEC, {errcnt}
21-224-18:26:31.646 00     SPR-I:STTE         WAIT UNTIL completed
21-224-18:26:31.647 00 SCX_CPU1_CS_US/1261     if (UT_TW_Status = UT_Success) then
21-224-18:26:31.647 00 SCX_CPU1_CS_US/1262       write "<*> Passed (1002;1004) - Command Rejected Counter incremented."
21-224-18:26:31.647 00     SPR-I:OPRO         <*> Passed (1002;1004) - Command Rejected Counter incremented.
21-224-18:26:31.647 00 SCX_CPU1_CS_US/1263       ut_setrequirements CS_1002, "P"
21-224-18:26:31.648 00 SCX_CPU1_CS_US/1264       ut_setrequirements CS_1004, "P"
21-224-18:26:31.649 00 SCX_CPU1_CS_US/1269     endif
21-224-18:26:31.649 00 SCX_CPU1_CS_US/1270     
21-224-18:26:31.649 00 SCX_CPU1_CS_US/1271     if (SCX_CPU1_find_event[1].num_found_messages = 1) THEN
21-224-18:26:31.649 00 SCX_CPU1_CS_US/1272       write "<*> Passed (1004) - Event message ",SCX_CPU1_find_event[1].eventid, " received"
21-224-18:26:31.649 00     SPR-I:OPRO         <*> Passed (1004) - Event message 36 received
21-224-18:26:31.649 00 SCX_CPU1_CS_US/1273       ut_setrequirements CS_1004, "P"
21-224-18:26:31.685 00 SCX_CPU1_CS_US/1277     endif
21-224-18:26:31.685 00 SCX_CPU1_CS_US/1278     
21-224-18:26:31.685 00 SCX_CPU1_CS_US/1279     wait 5
21-224-18:26:31.685 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-224-18:26:36.689 00 SCX_CPU1_CS_US/1280     
21-224-18:26:36.689 00 SCX_CPU1_CS_US/1281     write ";*********************************************************************"
21-224-18:26:36.689 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:26:36.689 00 SCX_CPU1_CS_US/1282     write ";  Step 3.8: Send the Recompute User-defined Memory Item command with "
21-224-18:26:36.689 00     SPR-I:OPRO         ;  Step 3.8: Send the Recompute User-defined Memory Item command with 
21-224-18:26:36.689 00 SCX_CPU1_CS_US/1283     write ";  an invalid ID. "
21-224-18:26:36.690 00     SPR-I:OPRO         ;  an invalid ID. 
21-224-18:26:36.690 00 SCX_CPU1_CS_US/1284     write ";*********************************************************************"
21-224-18:26:36.690 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:26:36.690 00 SCX_CPU1_CS_US/1285     ut_setupevents "SCX", "CPU1", {CSAppName}, CS_RECOMPUTE_INVALID_ENTRY_MEMORY_ERR_EID, "ERROR", 1
21-224-18:26:36.695 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:26:36.695 00     SPR-I:OPRO         ; Setup event 1 with CS ERROR 59
21-224-18:26:36.696 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:26:36.696 00 SCX_CPU1_CS_US/1286     
21-224-18:26:36.696 00 SCX_CPU1_CS_US/1287     errcnt = SCX_CPU1_CS_CMDEC + 1
21-224-18:26:36.696 00 SCX_CPU1_CS_US/1289     /SCX_CPU1_CS_RecomputeMemory entryID=CS_MAX_NUM_MEMORY_TABLE_ENTRIES
21-224-18:26:36.698 00 SCX_CPU1_CS_US/1290     
21-224-18:26:36.698 00 SCX_CPU1_CS_US/1291     ut_tlmwait SCX_CPU1_CS_CMDEC, {errcnt}
21-224-18:26:36.702 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-224-18:26:37.223 00    TLMH-I:STS          58-012-14:13:58.500 ERROR CPU=CPU1 APPNAME=CS EVENT ID=59 Memory recompute baseline of entry failed, Entry ID invalid: 16, State: 3, Max ID: 15
21-224-18:26:39.706 00     SPR-I:STTE         WAIT UNTIL completed
21-224-18:26:39.707 00 SCX_CPU1_CS_US/1292     if (UT_TW_Status = UT_Success) then
21-224-18:26:39.708 00 SCX_CPU1_CS_US/1293       write "<*> Passed (1004;6007) - CS Recompute User-defined Memory Item with an invalid ID sent properly."
21-224-18:26:39.708 00     SPR-I:OPRO         <*> Passed (1004;6007) - CS Recompute User-defined Memory Item with an invalid ID sent properly.
21-224-18:26:39.708 00 SCX_CPU1_CS_US/1294       ut_setrequirements CS_1004, "P"
21-224-18:26:39.710 00 SCX_CPU1_CS_US/1295       ut_setrequirements CS_6007, "P"
21-224-18:26:39.712 00 SCX_CPU1_CS_US/1300     endif
21-224-18:26:39.712 00 SCX_CPU1_CS_US/1301     
21-224-18:26:39.712 00 SCX_CPU1_CS_US/1303     ut_tlmwait SCX_CPU1_find_event[1].num_found_messages, 1
21-224-18:26:39.715 00     SPR-I:STTE         WAIT UNTIL completed
21-224-18:26:39.716 00 SCX_CPU1_CS_US/1304     if (UT_TW_Status = UT_Success) then
21-224-18:26:39.716 00 SCX_CPU1_CS_US/1305       write "<*> Passed (1004;6007) - Expected Event Msg ",CS_RECOMPUTE_INVALID_ENTRY_MEMORY_ERR_EID," rcv'd."
21-224-18:26:39.716 00     SPR-I:OPRO         <*> Passed (1004;6007) - Expected Event Msg 59 rcv'd.
21-224-18:26:39.716 00 SCX_CPU1_CS_US/1306       ut_setrequirements CS_1004, "P"
21-224-18:26:39.751 00 SCX_CPU1_CS_US/1307       ut_setrequirements CS_6007, "P"
21-224-18:26:39.752 00 SCX_CPU1_CS_US/1312     endif
21-224-18:26:39.752 00 SCX_CPU1_CS_US/1313     
21-224-18:26:39.752 00 SCX_CPU1_CS_US/1314     wait 5
21-224-18:26:39.752 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-224-18:26:44.756 00 SCX_CPU1_CS_US/1315     
21-224-18:26:44.756 00 SCX_CPU1_CS_US/1316     write ";*********************************************************************"
21-224-18:26:44.756 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:26:44.756 00 SCX_CPU1_CS_US/1317     write ";  Step 3.9: Send the Report User-defined Memory Item command with an "
21-224-18:26:44.756 00     SPR-I:OPRO         ;  Step 3.9: Send the Report User-defined Memory Item command with an 
21-224-18:26:44.756 00 SCX_CPU1_CS_US/1318     write ";  invalid length."
21-224-18:26:44.756 00     SPR-I:OPRO         ;  invalid length.
21-224-18:26:44.757 00 SCX_CPU1_CS_US/1319     write ";*********************************************************************"
21-224-18:26:44.757 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:26:44.757 00 SCX_CPU1_CS_US/1320     ut_setupevents "SCX", "CPU1", {CSAppName}, CS_LEN_ERR_EID, "ERROR", 1
21-224-18:26:44.762 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:26:44.762 00     SPR-I:OPRO         ; Setup event 1 with CS ERROR 36
21-224-18:26:44.762 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:26:44.762 00 SCX_CPU1_CS_US/1321     
21-224-18:26:44.762 00 SCX_CPU1_CS_US/1322     errcnt = SCX_CPU1_CS_CMDEC + 1
21-224-18:26:44.762 00 SCX_CPU1_CS_US/1323     
21-224-18:26:44.762 00 SCX_CPU1_CS_US/1325     rawcmd = "189Fc00000041744"
21-224-18:26:44.762 00 SCX_CPU1_CS_US/1326     
21-224-18:26:44.762 00 SCX_CPU1_CS_US/1327     ut_sendrawcmd "SCX_CPU1_CS", (rawcmd)
21-224-18:26:44.765 00     SPR-I:OPRO         Sending:  189Fc00000041744
21-224-18:26:44.780 00     SPR-I:OPRO          ; Telemetry update will wait a maximum of 24 seconds
21-224-18:26:44.780 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-224-18:26:45.223 00    TLMH-I:STS          58-012-14:14:06.500 ERROR CPU=CPU1 APPNAME=CS EVENT ID=36 Invalid msg length: ID = 0x0000189F, CC = 23, Len = 11, Expected = 12
21-224-18:26:46.782 00     SPR-I:STTE         WAIT UNTIL completed
21-224-18:26:46.785 00 SCX_CPU1_CS_US/1328     
21-224-18:26:46.786 00 SCX_CPU1_CS_US/1329     ut_tlmwait SCX_CPU1_CS_CMDEC, {errcnt}
21-224-18:26:46.789 00     SPR-I:STTE         WAIT UNTIL completed
21-224-18:26:46.790 00 SCX_CPU1_CS_US/1330     if (UT_TW_Status = UT_Success) then
21-224-18:26:46.790 00 SCX_CPU1_CS_US/1331       write "<*> Passed (1002;1004) - Command Rejected Counter incremented."
21-224-18:26:46.790 00     SPR-I:OPRO         <*> Passed (1002;1004) - Command Rejected Counter incremented.
21-224-18:26:46.790 00 SCX_CPU1_CS_US/1332       ut_setrequirements CS_1002, "P"
21-224-18:26:46.791 00 SCX_CPU1_CS_US/1333       ut_setrequirements CS_1004, "P"
21-224-18:26:46.792 00 SCX_CPU1_CS_US/1338     endif
21-224-18:26:46.792 00 SCX_CPU1_CS_US/1339     
21-224-18:26:46.792 00 SCX_CPU1_CS_US/1340     if (SCX_CPU1_find_event[1].num_found_messages = 1) THEN
21-224-18:26:46.792 00 SCX_CPU1_CS_US/1341       write "<*> Passed (1004) - Event message ",SCX_CPU1_find_event[1].eventid, " received"
21-224-18:26:46.792 00     SPR-I:OPRO         <*> Passed (1004) - Event message 36 received
21-224-18:26:46.792 00 SCX_CPU1_CS_US/1342       ut_setrequirements CS_1004, "P"
21-224-18:26:46.827 00 SCX_CPU1_CS_US/1346     endif
21-224-18:26:46.827 00 SCX_CPU1_CS_US/1347     
21-224-18:26:46.827 00 SCX_CPU1_CS_US/1348     wait 5
21-224-18:26:46.827 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-224-18:26:51.831 00 SCX_CPU1_CS_US/1349     
21-224-18:26:51.831 00 SCX_CPU1_CS_US/1350     write ";*********************************************************************"
21-224-18:26:51.831 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:26:51.831 00 SCX_CPU1_CS_US/1351     write ";  Step 3.10: Send the Report User-defined Memory Item command with an"
21-224-18:26:51.831 00     SPR-I:OPRO         ;  Step 3.10: Send the Report User-defined Memory Item command with an
21-224-18:26:51.831 00 SCX_CPU1_CS_US/1352     write ";  invalid ID."
21-224-18:26:51.831 00     SPR-I:OPRO         ;  invalid ID.
21-224-18:26:51.831 00 SCX_CPU1_CS_US/1353     write ";*********************************************************************"
21-224-18:26:51.832 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:26:51.832 00 SCX_CPU1_CS_US/1354     ut_setupevents "SCX", "CPU1", {CSAppName}, CS_BASELINE_INVALID_ENTRY_MEMORY_ERR_EID, "ERROR", 1
21-224-18:26:51.834 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:26:51.834 00     SPR-I:OPRO         ; Setup event 1 with CS ERROR 56
21-224-18:26:51.834 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:26:51.835 00 SCX_CPU1_CS_US/1355     
21-224-18:26:51.835 00 SCX_CPU1_CS_US/1356     errcnt = SCX_CPU1_CS_CMDEC + 1
21-224-18:26:51.835 00 SCX_CPU1_CS_US/1358     /SCX_CPU1_CS_ReportMemory entryID=CS_MAX_NUM_MEMORY_TABLE_ENTRIES
21-224-18:26:51.847 00 SCX_CPU1_CS_US/1359     
21-224-18:26:51.847 00 SCX_CPU1_CS_US/1360     ut_tlmwait SCX_CPU1_CS_CMDEC, {errcnt}
21-224-18:26:51.850 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-224-18:26:52.728 00    TLMH-I:STS          58-012-14:14:14.001 ERROR CPU=CPU1 APPNAME=CS EVENT ID=56 Memory report baseline failed, Entry ID invalid: 16, State: 3 Max ID: 15
21-224-18:26:54.853 00     SPR-I:STTE         WAIT UNTIL completed
21-224-18:26:54.853 00 SCX_CPU1_CS_US/1361     if (UT_TW_Status = UT_Success) then
21-224-18:26:54.853 00 SCX_CPU1_CS_US/1362       write "<*> Passed (1004;6007) - CS Report User-defined Memory Item command with an invalid ID sent properly."
21-224-18:26:54.853 00     SPR-I:OPRO         <*> Passed (1004;6007) - CS Report User-defined Memory Item command with an invalid ID sent properly.
21-224-18:26:54.853 00 SCX_CPU1_CS_US/1363       ut_setrequirements CS_1004, "P"
21-224-18:26:54.855 00 SCX_CPU1_CS_US/1364       ut_setrequirements CS_6007, "P"
21-224-18:26:54.856 00 SCX_CPU1_CS_US/1369     endif
21-224-18:26:54.856 00 SCX_CPU1_CS_US/1370     
21-224-18:26:54.856 00 SCX_CPU1_CS_US/1372     ut_tlmwait SCX_CPU1_find_event[1].num_found_messages, 1
21-224-18:26:54.860 00     SPR-I:STTE         WAIT UNTIL completed
21-224-18:26:54.861 00 SCX_CPU1_CS_US/1373     if (UT_TW_Status = UT_Success) then
21-224-18:26:54.861 00 SCX_CPU1_CS_US/1374       write "<*> Passed (1004;6007) - Expected Event Msg ",CS_BASELINE_INVALID_ENTRY_MEMORY_ERR_EID," rcv'd."
21-224-18:26:54.861 00     SPR-I:OPRO         <*> Passed (1004;6007) - Expected Event Msg 56 rcv'd.
21-224-18:26:54.861 00 SCX_CPU1_CS_US/1375       ut_setrequirements CS_1004, "P"
21-224-18:26:54.893 00 SCX_CPU1_CS_US/1376       ut_setrequirements CS_6007, "P"
21-224-18:26:54.893 00 SCX_CPU1_CS_US/1381     endif
21-224-18:26:54.893 00 SCX_CPU1_CS_US/1382     
21-224-18:26:54.893 00 SCX_CPU1_CS_US/1383     wait 5
21-224-18:26:54.893 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-224-18:26:59.898 00 SCX_CPU1_CS_US/1384     
21-224-18:26:59.898 00 SCX_CPU1_CS_US/1385     write ";*********************************************************************"
21-224-18:26:59.898 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:26:59.898 00 SCX_CPU1_CS_US/1386     write ";  Step 3.11: Send the Get User-defined Memory ID command with an "
21-224-18:26:59.898 00     SPR-I:OPRO         ;  Step 3.11: Send the Get User-defined Memory ID command with an 
21-224-18:26:59.898 00 SCX_CPU1_CS_US/1387     write ";  invalid length."
21-224-18:26:59.898 00     SPR-I:OPRO         ;  invalid length.
21-224-18:26:59.898 00 SCX_CPU1_CS_US/1388     write ";*********************************************************************"
21-224-18:26:59.898 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:26:59.898 00 SCX_CPU1_CS_US/1389     ut_setupevents "SCX", "CPU1", {CSAppName}, CS_LEN_ERR_EID, "ERROR", 1
21-224-18:26:59.900 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:26:59.900 00     SPR-I:OPRO         ; Setup event 1 with CS ERROR 36
21-224-18:26:59.900 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:26:59.900 00 SCX_CPU1_CS_US/1390     
21-224-18:26:59.900 00 SCX_CPU1_CS_US/1391     errcnt = SCX_CPU1_CS_CMDEC + 1
21-224-18:26:59.901 00 SCX_CPU1_CS_US/1392     
21-224-18:26:59.901 00 SCX_CPU1_CS_US/1394     rawcmd = "189Fc00000061B22"
21-224-18:26:59.901 00 SCX_CPU1_CS_US/1395     
21-224-18:26:59.901 00 SCX_CPU1_CS_US/1396     ut_sendrawcmd "SCX_CPU1_CS", (rawcmd)
21-224-18:26:59.904 00     SPR-I:OPRO         Sending:  189Fc00000061B22
21-224-18:26:59.919 00     SPR-I:OPRO          ; Telemetry update will wait a maximum of 24 seconds
21-224-18:26:59.919 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-224-18:27:00.727 00    TLMH-I:STS          58-012-14:14:22.001 ERROR CPU=CPU1 APPNAME=CS EVENT ID=36 Invalid msg length: ID = 0x0000189F, CC = 27, Len = 13, Expected = 12
21-224-18:27:02.922 00     SPR-I:STTE         WAIT UNTIL completed
21-224-18:27:02.926 00 SCX_CPU1_CS_US/1397     
21-224-18:27:02.926 00 SCX_CPU1_CS_US/1398     ut_tlmwait SCX_CPU1_CS_CMDEC, {errcnt}
21-224-18:27:02.930 00     SPR-I:STTE         WAIT UNTIL completed
21-224-18:27:02.930 00 SCX_CPU1_CS_US/1399     if (UT_TW_Status = UT_Success) then
21-224-18:27:02.930 00 SCX_CPU1_CS_US/1400       write "<*> Passed (1002;1004) - Command Rejected Counter incremented."
21-224-18:27:02.930 00     SPR-I:OPRO         <*> Passed (1002;1004) - Command Rejected Counter incremented.
21-224-18:27:02.930 00 SCX_CPU1_CS_US/1401       ut_setrequirements CS_1002, "P"
21-224-18:27:02.931 00 SCX_CPU1_CS_US/1402       ut_setrequirements CS_1004, "P"
21-224-18:27:02.931 00 SCX_CPU1_CS_US/1407     endif
21-224-18:27:02.931 00 SCX_CPU1_CS_US/1408     
21-224-18:27:02.931 00 SCX_CPU1_CS_US/1409     if (SCX_CPU1_find_event[1].num_found_messages = 1) THEN
21-224-18:27:02.931 00 SCX_CPU1_CS_US/1410       write "<*> Passed (1004) - Event message ",SCX_CPU1_find_event[1].eventid, " received"
21-224-18:27:02.931 00     SPR-I:OPRO         <*> Passed (1004) - Event message 36 received
21-224-18:27:02.931 00 SCX_CPU1_CS_US/1411       ut_setrequirements CS_1004, "P"
21-224-18:27:02.962 00 SCX_CPU1_CS_US/1415     endif
21-224-18:27:02.962 00 SCX_CPU1_CS_US/1416     
21-224-18:27:02.962 00 SCX_CPU1_CS_US/1417     wait 5
21-224-18:27:02.962 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-224-18:27:07.966 00 SCX_CPU1_CS_US/1418     
21-224-18:27:07.966 00 SCX_CPU1_CS_US/1419     write ";*********************************************************************"
21-224-18:27:07.966 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:27:07.966 00 SCX_CPU1_CS_US/1420     write ";  Step 3.12: Send the Get User-defined Memory ID command with an "
21-224-18:27:07.967 00     SPR-I:OPRO         ;  Step 3.12: Send the Get User-defined Memory ID command with an 
21-224-18:27:07.967 00 SCX_CPU1_CS_US/1421     write ";  invalid address. "
21-224-18:27:07.967 00     SPR-I:OPRO         ;  invalid address. 
21-224-18:27:07.967 00 SCX_CPU1_CS_US/1422     write ";*********************************************************************"
21-224-18:27:07.967 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:27:07.967 00 SCX_CPU1_CS_US/1423     ut_setupevents "SCX", "CPU1", {CSAppName}, CS_GET_ENTRY_ID_MEMORY_NOT_FOUND_INF_EID, "INFO", 1
21-224-18:27:07.974 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:27:07.975 00     SPR-I:OPRO         ; Setup event 1 with CS INFO 66
21-224-18:27:07.976 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:27:07.977 00 SCX_CPU1_CS_US/1424     
21-224-18:27:07.977 00 SCX_CPU1_CS_US/1425     cmdCtr = SCX_CPU1_CS_CMDPC + 1
21-224-18:27:07.977 00 SCX_CPU1_CS_US/1427     /SCX_CPU1_CS_GetMemoryEntryID Address=SCX_CPU1_CS_MEM_RESULT_TABLE[0].StartAddr-1000
21-224-18:27:07.994 00 SCX_CPU1_CS_US/1428     
21-224-18:27:07.994 00 SCX_CPU1_CS_US/1429     ut_tlmwait SCX_CPU1_CS_CMDPC, {cmdCtr}, 5
21-224-18:27:07.998 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-224-18:27:08.728 00    TLMH-I:STS          58-012-14:14:30.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=66 Address 0x00A87D28 was not found in Memory table
21-224-18:27:11.001 00     SPR-I:STTE         WAIT UNTIL completed
21-224-18:27:11.003 00 SCX_CPU1_CS_US/1430     if (UT_TW_Status = UT_Success) then
21-224-18:27:11.003 00 SCX_CPU1_CS_US/1431       write "<*> Passed (1004;6007;6009.1) - CS Get User-defined Memory ID command with invalid address sent properly."
21-224-18:27:11.003 00     SPR-I:OPRO         <*> Passed (1004;6007;6009.1) - CS Get User-defined Memory ID command with invalid address sent properly.
21-224-18:27:11.003 00 SCX_CPU1_CS_US/1432       ut_setrequirements CS_1004, "P"
21-224-18:27:11.006 00 SCX_CPU1_CS_US/1433       ut_setrequirements CS_6007, "P"
21-224-18:27:11.009 00 SCX_CPU1_CS_US/1434       ut_setrequirements CS_60091, "P"
21-224-18:27:11.012 00 SCX_CPU1_CS_US/1440     endif
21-224-18:27:11.012 00 SCX_CPU1_CS_US/1441     
21-224-18:27:11.012 00 SCX_CPU1_CS_US/1443     ut_tlmwait SCX_CPU1_find_event[1].num_found_messages, 1
21-224-18:27:11.025 00     SPR-I:STTE         WAIT UNTIL completed
21-224-18:27:11.027 00 SCX_CPU1_CS_US/1444     if (UT_TW_Status = UT_Success) then
21-224-18:27:11.027 00 SCX_CPU1_CS_US/1445       write "<*> Passed (1004;6007) - Expected Event Msg ",CS_GET_ENTRY_ID_MEMORY_NOT_FOUND_INF_EID," rcv'd."
21-224-18:27:11.027 00     SPR-I:OPRO         <*> Passed (1004;6007) - Expected Event Msg 66 rcv'd.
21-224-18:27:11.070 00 SCX_CPU1_CS_US/1446       ut_setrequirements CS_1004, "P"
21-224-18:27:11.071 00 SCX_CPU1_CS_US/1447       ut_setrequirements CS_6007, "P"
21-224-18:27:11.072 00 SCX_CPU1_CS_US/1452     endif
21-224-18:27:11.072 00 SCX_CPU1_CS_US/1453     
21-224-18:27:11.072 00 SCX_CPU1_CS_US/1454     wait 5
21-224-18:27:11.072 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-224-18:27:16.076 00 SCX_CPU1_CS_US/1455     
21-224-18:27:16.076 00 SCX_CPU1_CS_US/1456     write ";*********************************************************************"
21-224-18:27:16.076 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:27:16.076 00 SCX_CPU1_CS_US/1457     write ";  Step 3.13: Dump the Results Table."
21-224-18:27:16.076 00     SPR-I:OPRO         ;  Step 3.13: Dump the Results Table.
21-224-18:27:16.076 00 SCX_CPU1_CS_US/1458     write ";*********************************************************************"
21-224-18:27:16.076 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:27:16.077 00 SCX_CPU1_CS_US/1459     cmdCtr = SCX_CPU1_TBL_CMDPC + 1
21-224-18:27:16.077 00 SCX_CPU1_CS_US/1460     
21-224-18:27:16.077 00 SCX_CPU1_CS_US/1461     s get_tbl_to_cvt (ramDir,memResTblName,"A","cpu1_usrrestbl3_13",hostCPU,resTblId)
21-224-18:27:16.077 00     SPR-I:STS          Loading file /s/opr/accounts/cfs_test/prc/get_tbl_to_cvt.i
21-224-18:27:16.081 00     SPR-I:STS          Procedure GET_TBL_TO_CVT started
21-224-18:27:16.082 00 GET_TBL_TO_CVT/2        ;
21-224-18:27:16.082 00 GET_TBL_TO_CVT/3        local logging = %liv (log_procedure)
21-224-18:27:16.082 00 GET_TBL_TO_CVT/4        %liv (log_procedure) = FALSE
21-224-18:27:16.103 00     SPR-I:OPRO         Sending Command: /SCX_CPU1_TBL_DUMP ACTIVE DTABLENAME="CS.ResMemoryTbl" DFILENAME="/ram/cpu1_usrrestbl3_13"
21-224-18:27:16.110 00     SPR-I:STTE         Wait mode - waiting 15 seconds ...
21-224-18:27:22.727 00    TLMH-I:STS          58-012-14:14:44.003 INFO CPU=CPU1 APPNAME=CFE_TBL EVENT ID=14 Successfully dumped Table 'CS.ResMemoryTbl' to '/ram/cpu1_usrrestbl3_13'
21-224-18:27:31.122 00     SPR-I:OPRO         
21-224-18:27:31.122 00     SPR-I:OPRO            The TBLNAME is: CS.ResMemoryTbl
21-224-18:27:31.122 00     SPR-I:OPRO               The APID is: P0FB1
21-224-18:27:31.123 00     SPR-I:OPRO                The CPU is: CPU3
21-224-18:27:31.123 00     SPR-I:OPRO         The IP Address is: 192.168.1.8
21-224-18:27:31.125 00     SPR-I:OPRO         The perl command is: perl /s/opr/accounts/global/tools/ftp.pl RAM:0 cpu1_usrrestbl3_13 cpu1_usrrestbl3_13 binary 192.168.1.8
21-224-18:27:31.304 00     SPR-I:OPRO         Return code from ftp_file.pl: 0
21-224-18:27:31.304 00     SPR-I:STTE         Wait mode - waiting 15 seconds ...
21-224-18:27:46.314 00     SPR-I:OPRO         
21-224-18:27:46.324 00     SPR-I:OPRO         The unix command is cvt -ws file_list[4017].file_write_time "`date +%y-%j-%T -r /s/opr/accounts/cfs_test/image/cpu1_usrrestbl3_13`"
21-224-18:27:46.324 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-224-18:27:51.328 00 GET_TBL_TO_CVT/238      
21-224-18:27:51.328 00 GET_TBL_TO_CVT/239      ENDPROC
21-224-18:27:51.328 00     SPR-I:STS          Procedure GET_TBL_TO_CVT completed
21-224-18:27:51.329 00 SCX_CPU1_CS_US/1462     wait 5
21-224-18:27:51.329 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-224-18:27:56.333 00 SCX_CPU1_CS_US/1463     
21-224-18:27:56.333 00 SCX_CPU1_CS_US/1464     ut_tlmwait SCX_CPU1_TBL_CMDPC, {cmdCtr}
21-224-18:27:56.340 00     SPR-I:STTE         WAIT UNTIL completed
21-224-18:27:56.341 00 SCX_CPU1_CS_US/1465     if (UT_TW_Status = UT_Success) then
21-224-18:27:56.341 00 SCX_CPU1_CS_US/1466       write "<*> Passed (6008) - Dump of User-defined Memory Results Table successful."
21-224-18:27:56.341 00     SPR-I:OPRO         <*> Passed (6008) - Dump of User-defined Memory Results Table successful.
21-224-18:27:56.342 00 SCX_CPU1_CS_US/1467       ut_setrequirements CS_6008, "P"
21-224-18:27:56.344 00 SCX_CPU1_CS_US/1471     endif
21-224-18:27:56.344 00 SCX_CPU1_CS_US/1472     
21-224-18:27:56.344 00 SCX_CPU1_CS_US/1473     write ";*********************************************************************"
21-224-18:27:56.345 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:27:56.345 00 SCX_CPU1_CS_US/1474     write ";  Step 3.14: Send the Recompute User-defined Memory Item command for "
21-224-18:27:56.345 00     SPR-I:OPRO         ;  Step 3.14: Send the Recompute User-defined Memory Item command for 
21-224-18:27:56.345 00 SCX_CPU1_CS_US/1475     write ";  an entry in the results table. "
21-224-18:27:56.345 00     SPR-I:OPRO         ;  an entry in the results table. 
21-224-18:27:56.345 00 SCX_CPU1_CS_US/1476     write ";*********************************************************************"
21-224-18:27:56.345 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:27:56.345 00 SCX_CPU1_CS_US/1477     cmdCtr = SCX_CPU1_CS_CMDPC + 1
21-224-18:27:56.345 00 SCX_CPU1_CS_US/1479     /SCX_CPU1_CS_RecomputeMemory EntryID=1
21-224-18:27:56.359 00 SCX_CPU1_CS_US/1480     
21-224-18:27:56.359 00 SCX_CPU1_CS_US/1481     write ";*********************************************************************"
21-224-18:27:56.359 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:27:56.383 00 SCX_CPU1_CS_US/1482     write ";  Step 3.15: Send the Recompute User-defined Memory Item command again"
21-224-18:27:56.383 00     SPR-I:OPRO         ;  Step 3.15: Send the Recompute User-defined Memory Item command again
21-224-18:27:56.383 00 SCX_CPU1_CS_US/1483     write ";  to verify that only 1 Recompute can occur at the same time. "
21-224-18:27:56.383 00     SPR-I:OPRO         ;  to verify that only 1 Recompute can occur at the same time. 
21-224-18:27:56.383 00 SCX_CPU1_CS_US/1484     write ";*********************************************************************"
21-224-18:27:56.383 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:27:56.383 00 SCX_CPU1_CS_US/1485     ut_setupevents "SCX", "CPU1", {CSAppName}, CS_RECOMPUTE_MEMORY_CHDTASK_ERR_EID, "ERROR", 1
21-224-18:27:56.385 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:27:56.385 00     SPR-I:OPRO         ; Setup event 1 with CS ERROR 60
21-224-18:27:56.385 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:27:56.385 00 SCX_CPU1_CS_US/1486     ut_setupevents "SCX", "CPU1", {CSAppName}, CS_RECOMPUTE_FINISH_EEPROM_MEMORY_INF_EID, "INFO", 2
21-224-18:27:56.387 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:27:56.387 00     SPR-I:OPRO         ; Setup event 2 with CS INFO 95
21-224-18:27:56.387 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:27:56.387 00 SCX_CPU1_CS_US/1487     
21-224-18:27:56.387 00 SCX_CPU1_CS_US/1488     errcnt = SCX_CPU1_CS_CMDEC + 1
21-224-18:27:56.387 00 SCX_CPU1_CS_US/1490     /SCX_CPU1_CS_RecomputeMemory EntryID=0
21-224-18:27:56.400 00 SCX_CPU1_CS_US/1491     
21-224-18:27:56.400 00 SCX_CPU1_CS_US/1492     ut_tlmwait SCX_CPU1_CS_CMDEC, {errcnt}
21-224-18:27:56.403 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-224-18:27:57.222 00    TLMH-I:STS          58-012-14:15:18.500 DEBUG CPU=CPU1 APPNAME=CS EVENT ID=57 Recompute baseline of Memory Entry ID 1 started
21-224-18:27:57.223 00    TLMH-I:STS          58-012-14:15:18.501 ERROR CPU=CPU1 APPNAME=CS EVENT ID=60 Recompute baseline of Memory Entry ID 0 failed: child task in use
21-224-18:27:57.730 00    TLMH-I:STS          58-012-14:15:19.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:27:57.731 00    TLMH-I:STS          58-012-14:15:19.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:27:58.727 00    TLMH-I:STS          58-012-14:15:20.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:27:59.406 00     SPR-I:STTE         WAIT UNTIL completed
21-224-18:27:59.408 00 SCX_CPU1_CS_US/1493     if (UT_TW_Status = UT_Success) then
21-224-18:27:59.408 00 SCX_CPU1_CS_US/1494       write "<*> Passed (1004;6005.2) - CS Recompute User-defined Memory Item command failed as expected."
21-224-18:27:59.408 00     SPR-I:OPRO         <*> Passed (1004;6005.2) - CS Recompute User-defined Memory Item command failed as expected.
21-224-18:27:59.409 00 SCX_CPU1_CS_US/1495       ut_setrequirements CS_1004, "P"
21-224-18:27:59.411 00 SCX_CPU1_CS_US/1496       ut_setrequirements CS_60052, "P"
21-224-18:27:59.415 00 SCX_CPU1_CS_US/1501     endif
21-224-18:27:59.415 00 SCX_CPU1_CS_US/1502     
21-224-18:27:59.415 00 SCX_CPU1_CS_US/1504     ut_tlmwait SCX_CPU1_find_event[1].num_found_messages, 1
21-224-18:27:59.427 00     SPR-I:STTE         WAIT UNTIL completed
21-224-18:27:59.429 00 SCX_CPU1_CS_US/1505     if (UT_TW_Status = UT_Success) then
21-224-18:27:59.429 00 SCX_CPU1_CS_US/1506       write "<*> Passed (1004) - Expected Event Msg ",CS_RECOMPUTE_MEMORY_CHDTASK_ERR_EID," rcv'd."
21-224-18:27:59.430 00     SPR-I:OPRO         <*> Passed (1004) - Expected Event Msg 60 rcv'd.
21-224-18:27:59.430 00 SCX_CPU1_CS_US/1507       ut_setrequirements CS_1004, "P"
21-224-18:27:59.478 00 SCX_CPU1_CS_US/1511     endif
21-224-18:27:59.478 00 SCX_CPU1_CS_US/1512     
21-224-18:27:59.478 00 SCX_CPU1_CS_US/1513     write ";*********************************************************************"
21-224-18:27:59.478 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:27:59.478 00 SCX_CPU1_CS_US/1514     write ";  Step 3.16: Send the One Shot CRC command. Verify that this command "
21-224-18:27:59.478 00     SPR-I:OPRO         ;  Step 3.16: Send the One Shot CRC command. Verify that this command 
21-224-18:27:59.478 00 SCX_CPU1_CS_US/1515     write ";  fails since only 1 Recompute or One Shot can occur at the same time. "
21-224-18:27:59.478 00     SPR-I:OPRO         ;  fails since only 1 Recompute or One Shot can occur at the same time. 
21-224-18:27:59.478 00 SCX_CPU1_CS_US/1516     write ";*********************************************************************"
21-224-18:27:59.478 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:27:59.478 00 SCX_CPU1_CS_US/1517     ut_setupevents "SCX","CPU1",{CSAppName}, CS_ONESHOT_CHDTASK_ERR_EID, "ERROR", 1
21-224-18:27:59.479 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:27:59.479 00     SPR-I:OPRO         ; Setup event 1 with CS ERROR 22
21-224-18:27:59.479 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:27:59.480 00 SCX_CPU1_CS_US/1518     
21-224-18:27:59.480 00 SCX_CPU1_CS_US/1519     errcnt = SCX_CPU1_CS_CMDEC + 1
21-224-18:27:59.480 00 SCX_CPU1_CS_US/1521     /SCX_CPU1_CS_OneShot Address=SCX_CPU1_TST_CS_StartAddr[1] RegionSize=2048 MaxBytes=2048
21-224-18:27:59.481 00 SCX_CPU1_CS_US/1522     
21-224-18:27:59.481 00 SCX_CPU1_CS_US/1523     ut_tlmwait SCX_CPU1_CS_CMDEC, {errcnt}
21-224-18:27:59.484 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-224-18:27:59.728 00    TLMH-I:STS          58-012-14:15:21.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:27:59.729 00    TLMH-I:STS          58-012-14:15:21.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:28:00.226 00    TLMH-I:STS          58-012-14:15:21.500 ERROR CPU=CPU1 APPNAME=CS EVENT ID=22 OneShot checksum failed: child task in use
21-224-18:28:00.722 00    TLMH-I:STS          58-012-14:15:22.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:28:01.726 00    TLMH-I:STS          58-012-14:15:23.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:28:01.726 00    TLMH-I:STS          58-012-14:15:23.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:28:02.728 00    TLMH-I:STS          58-012-14:15:24.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:28:03.498 00     SPR-I:STTE         WAIT UNTIL completed
21-224-18:28:03.500 00 SCX_CPU1_CS_US/1524     if (UT_TW_Status = UT_Success) then
21-224-18:28:03.501 00 SCX_CPU1_CS_US/1525       write "<*> Passed (1004;6005.2) - One Shot CRC command failed as expected."
21-224-18:28:03.501 00     SPR-I:OPRO         <*> Passed (1004;6005.2) - One Shot CRC command failed as expected.
21-224-18:28:03.501 00 SCX_CPU1_CS_US/1526       ut_setrequirements CS_1004, "P"
21-224-18:28:03.504 00 SCX_CPU1_CS_US/1527       ut_setrequirements CS_60052, "P"
21-224-18:28:03.507 00 SCX_CPU1_CS_US/1532     endif
21-224-18:28:03.508 00 SCX_CPU1_CS_US/1533     
21-224-18:28:03.508 00 SCX_CPU1_CS_US/1535     ut_tlmwait SCX_CPU1_find_event[1].num_found_messages, 1
21-224-18:28:03.520 00     SPR-I:STTE         WAIT UNTIL completed
21-224-18:28:03.523 00 SCX_CPU1_CS_US/1536     if (UT_TW_Status = UT_Success) then
21-224-18:28:03.523 00 SCX_CPU1_CS_US/1537       write "<*> Passed (1004) - Expected Event Msg ",CS_RECOMPUTE_MEMORY_CHDTASK_ERR_EID," rcv'd."
21-224-18:28:03.523 00     SPR-I:OPRO         <*> Passed (1004) - Expected Event Msg 60 rcv'd.
21-224-18:28:03.523 00 SCX_CPU1_CS_US/1538       ut_setrequirements CS_1004, "P"
21-224-18:28:03.572 00 SCX_CPU1_CS_US/1542     endif
21-224-18:28:03.572 00 SCX_CPU1_CS_US/1543     
21-224-18:28:03.572 00 SCX_CPU1_CS_US/1545     ut_tlmwait  SCX_CPU1_find_event[2].num_found_messages, 1, 100
21-224-18:28:03.575 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-224-18:28:03.720 00    TLMH-I:STS          58-012-14:15:25.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:28:03.731 00    TLMH-I:STS          58-012-14:15:25.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:28:04.721 00    TLMH-I:STS          58-012-14:15:26.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:28:05.727 00    TLMH-I:STS          58-012-14:15:27.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:28:05.728 00    TLMH-I:STS          58-012-14:15:27.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:28:06.732 00    TLMH-I:STS          58-012-14:15:28.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:28:07.726 00    TLMH-I:STS          58-012-14:15:29.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:28:07.727 00    TLMH-I:STS          58-012-14:15:29.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:28:08.730 00    TLMH-I:STS          58-012-14:15:30.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:28:09.726 00    TLMH-I:STS          58-012-14:15:31.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:28:09.727 00    TLMH-I:STS          58-012-14:15:31.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:28:10.733 00    TLMH-I:STS          58-012-14:15:32.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:28:11.728 00    TLMH-I:STS          58-012-14:15:33.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:28:11.729 00    TLMH-I:STS          58-012-14:15:33.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:28:12.723 00    TLMH-I:STS          58-012-14:15:34.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:28:13.729 00    TLMH-I:STS          58-012-14:15:35.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:28:13.730 00    TLMH-I:STS          58-012-14:15:35.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:28:14.725 00    TLMH-I:STS          58-012-14:15:36.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:28:15.729 00    TLMH-I:STS          58-012-14:15:37.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:28:15.730 00    TLMH-I:STS          58-012-14:15:37.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:28:16.723 00    TLMH-I:STS          58-012-14:15:38.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:28:17.728 00    TLMH-I:STS          58-012-14:15:39.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:28:17.730 00    TLMH-I:STS          58-012-14:15:39.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:28:18.725 00    TLMH-I:STS          58-012-14:15:40.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:28:19.729 00    TLMH-I:STS          58-012-14:15:41.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:28:19.730 00    TLMH-I:STS          58-012-14:15:41.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:28:20.723 00    TLMH-I:STS          58-012-14:15:42.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:28:21.729 00    TLMH-I:STS          58-012-14:15:43.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:28:21.730 00    TLMH-I:STS          58-012-14:15:43.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:28:22.725 00    TLMH-I:STS          58-012-14:15:44.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:28:23.731 00    TLMH-I:STS          58-012-14:15:45.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:28:23.732 00    TLMH-I:STS          58-012-14:15:45.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:28:24.727 00    TLMH-I:STS          58-012-14:15:46.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:28:25.731 00    TLMH-I:STS          58-012-14:15:47.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:28:25.732 00    TLMH-I:STS          58-012-14:15:47.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:28:26.728 00    TLMH-I:STS          58-012-14:15:48.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:28:27.729 00    TLMH-I:STS          58-012-14:15:49.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:28:27.730 00    TLMH-I:STS          58-012-14:15:49.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:28:28.723 00    TLMH-I:STS          58-012-14:15:50.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:28:29.729 00    TLMH-I:STS          58-012-14:15:51.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:28:29.731 00    TLMH-I:STS          58-012-14:15:51.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:28:30.725 00    TLMH-I:STS          58-012-14:15:52.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:28:31.731 00    TLMH-I:STS          58-012-14:15:53.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:28:31.732 00    TLMH-I:STS          58-012-14:15:53.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:28:32.726 00    TLMH-I:STS          58-012-14:15:54.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:28:33.722 00    TLMH-I:STS          58-012-14:15:55.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:28:33.723 00    TLMH-I:STS          58-012-14:15:55.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:28:34.724 00    TLMH-I:STS          58-012-14:15:56.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:28:35.731 00    TLMH-I:STS          58-012-14:15:57.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:28:35.732 00    TLMH-I:STS          58-012-14:15:57.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:28:36.725 00    TLMH-I:STS          58-012-14:15:58.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:28:37.730 00    TLMH-I:STS          58-012-14:15:59.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:28:37.731 00    TLMH-I:STS          58-012-14:15:59.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:28:38.726 00    TLMH-I:STS          58-012-14:16:00.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:28:39.722 00    TLMH-I:STS          58-012-14:16:01.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:28:39.723 00    TLMH-I:STS          58-012-14:16:01.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:28:40.727 00    TLMH-I:STS          58-012-14:16:02.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:28:41.723 00    TLMH-I:STS          58-012-14:16:03.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:28:41.725 00    TLMH-I:STS          58-012-14:16:03.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:28:42.730 00    TLMH-I:STS          58-012-14:16:04.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:28:43.725 00    TLMH-I:STS          58-012-14:16:05.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:28:43.726 00    TLMH-I:STS          58-012-14:16:05.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:28:44.730 00    TLMH-I:STS          58-012-14:16:06.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:28:45.722 00    TLMH-I:STS          58-012-14:16:07.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:28:45.723 00    TLMH-I:STS          58-012-14:16:07.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:28:46.731 00    TLMH-I:STS          58-012-14:16:08.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:28:47.726 00    TLMH-I:STS          58-012-14:16:09.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:28:47.727 00    TLMH-I:STS          58-012-14:16:09.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:28:48.731 00    TLMH-I:STS          58-012-14:16:10.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:28:49.726 00    TLMH-I:STS          58-012-14:16:11.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:28:49.727 00    TLMH-I:STS          58-012-14:16:11.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:28:50.732 00    TLMH-I:STS          58-012-14:16:12.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:28:51.727 00    TLMH-I:STS          58-012-14:16:13.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:28:51.728 00    TLMH-I:STS          58-012-14:16:13.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:28:52.726 00    TLMH-I:STS          58-012-14:16:14.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:28:53.721 00    TLMH-I:STS          58-012-14:16:15.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:28:53.723 00    TLMH-I:STS          58-012-14:16:15.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:28:54.728 00    TLMH-I:STS          58-012-14:16:16.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:28:55.725 00    TLMH-I:STS          58-012-14:16:17.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:28:55.726 00    TLMH-I:STS          58-012-14:16:17.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:28:56.730 00    TLMH-I:STS          58-012-14:16:18.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:28:57.725 00    TLMH-I:STS          58-012-14:16:19.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:28:57.726 00    TLMH-I:STS          58-012-14:16:19.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:28:58.730 00    TLMH-I:STS          58-012-14:16:20.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:28:59.229 00    TLMH-I:STS          58-012-14:16:20.550 INFO CPU=CPU1 APPNAME=CS EVENT ID=95 Memory entry 1 recompute finished. New baseline is 0XFFFFE228
21-224-18:28:59.636 00     SPR-I:STTE         WAIT UNTIL completed
21-224-18:28:59.638 00 SCX_CPU1_CS_US/1546     if (UT_TW_Status = UT_Success) then
21-224-18:28:59.638 00 SCX_CPU1_CS_US/1547       write "<*> Passed (1003;6005.1) - Expected Event Msg ",CS_RECOMPUTE_FINISH_EEPROM_MEMORY_INF_EID," rcv'd."
21-224-18:28:59.638 00     SPR-I:OPRO         <*> Passed (1003;6005.1) - Expected Event Msg 95 rcv'd.
21-224-18:28:59.638 00 SCX_CPU1_CS_US/1548       ut_setrequirements CS_1003, "P"
21-224-18:28:59.643 00 SCX_CPU1_CS_US/1549       ut_setrequirements CS_60051, "P"
21-224-18:28:59.646 00 SCX_CPU1_CS_US/1554     endif
21-224-18:28:59.647 00 SCX_CPU1_CS_US/1555     
21-224-18:28:59.647 00 SCX_CPU1_CS_US/1557     currSCnt = {seqTlmItem}
21-224-18:28:59.647 00 SCX_CPU1_CS_US/1558     expectedSCnt = currSCnt + 1
21-224-18:28:59.647 00 SCX_CPU1_CS_US/1559     
21-224-18:28:59.647 00 SCX_CPU1_CS_US/1560     ut_tlmwait {seqTlmItem}, {expectedSCnt}
21-224-18:28:59.658 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-224-18:29:03.663 00     SPR-I:STTE         WAIT UNTIL completed
21-224-18:29:03.665 00 SCX_CPU1_CS_US/1562     if (p@SCX_CPU1_CS_RecomputeInProgress = "False") then
21-224-18:29:03.665 00 SCX_CPU1_CS_US/1563       write "<*> Passed (6005.1) - In Progress Flag set to False as expected."
21-224-18:29:03.665 00     SPR-I:OPRO         <*> Passed (6005.1) - In Progress Flag set to False as expected.
21-224-18:29:03.665 00 SCX_CPU1_CS_US/1564       ut_setrequirements CS_60051, "P"
21-224-18:29:03.668 00 SCX_CPU1_CS_US/1568     endif
21-224-18:29:03.668 00 SCX_CPU1_CS_US/1569     
21-224-18:29:03.668 00 SCX_CPU1_CS_US/1570     wait 5
21-224-18:29:03.668 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-224-18:29:08.672 00 SCX_CPU1_CS_US/1571     
21-224-18:29:08.672 00 SCX_CPU1_CS_US/1572     write ";*********************************************************************"
21-224-18:29:08.672 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:29:08.672 00 SCX_CPU1_CS_US/1573     write ";  Step 4.0: Disabled Checksum Test."
21-224-18:29:08.672 00     SPR-I:OPRO         ;  Step 4.0: Disabled Checksum Test.
21-224-18:29:08.673 00 SCX_CPU1_CS_US/1574     write ";*********************************************************************"
21-224-18:29:08.673 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:29:08.673 00 SCX_CPU1_CS_US/1575     write ";  Step 4.1: Dump the Results Table."
21-224-18:29:08.673 00     SPR-I:OPRO         ;  Step 4.1: Dump the Results Table.
21-224-18:29:08.673 00 SCX_CPU1_CS_US/1576     write ";*********************************************************************"
21-224-18:29:08.673 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:29:08.673 00 SCX_CPU1_CS_US/1577     cmdCtr = SCX_CPU1_TBL_CMDPC + 1
21-224-18:29:08.673 00 SCX_CPU1_CS_US/1578     
21-224-18:29:08.673 00 SCX_CPU1_CS_US/1579     s get_tbl_to_cvt (ramDir,memResTblName,"A","cpu1_usrrestbl4_1",hostCPU,resTblId)
21-224-18:29:08.674 00     SPR-I:STS          Loading file /s/opr/accounts/cfs_test/prc/get_tbl_to_cvt.i
21-224-18:29:08.676 00     SPR-I:STS          Procedure GET_TBL_TO_CVT started
21-224-18:29:08.677 00 GET_TBL_TO_CVT/2        ;
21-224-18:29:08.677 00 GET_TBL_TO_CVT/3        local logging = %liv (log_procedure)
21-224-18:29:08.677 00 GET_TBL_TO_CVT/4        %liv (log_procedure) = FALSE
21-224-18:29:08.682 00     SPR-I:OPRO         Sending Command: /SCX_CPU1_TBL_DUMP ACTIVE DTABLENAME="CS.ResMemoryTbl" DFILENAME="/ram/cpu1_usrrestbl4_1"
21-224-18:29:08.694 00     SPR-I:STTE         Wait mode - waiting 15 seconds ...
21-224-18:29:14.731 00    TLMH-I:STS          58-012-14:16:36.003 INFO CPU=CPU1 APPNAME=CFE_TBL EVENT ID=14 Successfully dumped Table 'CS.ResMemoryTbl' to '/ram/cpu1_usrrestbl4_1'
21-224-18:29:23.706 00     SPR-I:OPRO         
21-224-18:29:23.706 00     SPR-I:OPRO            The TBLNAME is: CS.ResMemoryTbl
21-224-18:29:23.706 00     SPR-I:OPRO               The APID is: P0FB1
21-224-18:29:23.706 00     SPR-I:OPRO                The CPU is: CPU3
21-224-18:29:23.706 00     SPR-I:OPRO         The IP Address is: 192.168.1.8
21-224-18:29:23.709 00     SPR-I:OPRO         The perl command is: perl /s/opr/accounts/global/tools/ftp.pl RAM:0 cpu1_usrrestbl4_1 cpu1_usrrestbl4_1 binary 192.168.1.8
21-224-18:29:23.854 00     SPR-I:OPRO         Return code from ftp_file.pl: 0
21-224-18:29:23.854 00     SPR-I:STTE         Wait mode - waiting 15 seconds ...
21-224-18:29:38.865 00     SPR-I:OPRO         
21-224-18:29:38.884 00     SPR-I:OPRO         The unix command is cvt -ws file_list[4017].file_write_time "`date +%y-%j-%T -r /s/opr/accounts/cfs_test/image/cpu1_usrrestbl4_1`"
21-224-18:29:38.884 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-224-18:29:43.893 00 GET_TBL_TO_CVT/238      
21-224-18:29:43.893 00 GET_TBL_TO_CVT/239      ENDPROC
21-224-18:29:43.893 00     SPR-I:STS          Procedure GET_TBL_TO_CVT completed
21-224-18:29:43.895 00 SCX_CPU1_CS_US/1580     wait 5
21-224-18:29:43.895 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-224-18:29:48.900 00 SCX_CPU1_CS_US/1581     
21-224-18:29:48.900 00 SCX_CPU1_CS_US/1582     ut_tlmwait SCX_CPU1_TBL_CMDPC, {cmdCtr}
21-224-18:29:48.913 00     SPR-I:STTE         WAIT UNTIL completed
21-224-18:29:48.915 00 SCX_CPU1_CS_US/1583     if (UT_TW_Status = UT_Success) then
21-224-18:29:48.915 00 SCX_CPU1_CS_US/1584       write "<*> Passed (6008) - Dump of User-defined Memory Results Table successful."
21-224-18:29:48.915 00     SPR-I:OPRO         <*> Passed (6008) - Dump of User-defined Memory Results Table successful.
21-224-18:29:48.915 00 SCX_CPU1_CS_US/1585       ut_setrequirements CS_6008, "P"
21-224-18:29:48.920 00 SCX_CPU1_CS_US/1589     endif
21-224-18:29:48.920 00 SCX_CPU1_CS_US/1590     
21-224-18:29:48.920 00 SCX_CPU1_CS_US/1591     write ";*********************************************************************"
21-224-18:29:48.920 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:29:48.920 00 SCX_CPU1_CS_US/1592     write ";  Step 4.2: Send the Disable Checksum command.                       "
21-224-18:29:48.920 00     SPR-I:OPRO         ;  Step 4.2: Send the Disable Checksum command.                       
21-224-18:29:48.920 00 SCX_CPU1_CS_US/1593     write ";*********************************************************************"
21-224-18:29:48.921 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:29:48.921 00 SCX_CPU1_CS_US/1594     ut_setupevents "SCX", "CPU1", {CSAppName}, CS_DISABLE_ALL_INF_EID, "INFO", 1
21-224-18:29:48.927 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:29:48.927 00     SPR-I:OPRO         ; Setup event 1 with CS INFO 4
21-224-18:29:48.927 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:29:48.928 00 SCX_CPU1_CS_US/1595     
21-224-18:29:48.959 00 SCX_CPU1_CS_US/1596     cmdCtr = SCX_CPU1_CS_CMDPC + 1
21-224-18:29:48.959 00 SCX_CPU1_CS_US/1598     /SCX_CPU1_CS_DisableAll
21-224-18:29:48.962 00 SCX_CPU1_CS_US/1599     
21-224-18:29:48.962 00 SCX_CPU1_CS_US/1600     ut_tlmwait SCX_CPU1_CS_CMDPC, {cmdCtr}
21-224-18:29:48.965 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-224-18:29:49.726 00    TLMH-I:STS          58-012-14:17:11.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=4 Background Checksumming Disabled
21-224-18:29:50.968 00     SPR-I:STTE         WAIT UNTIL completed
21-224-18:29:50.969 00 SCX_CPU1_CS_US/1601     if (UT_TW_Status = UT_Success) then
21-224-18:29:50.969 00 SCX_CPU1_CS_US/1602       write "<*> Passed (1003;8001) - CS DisableALL command sent properly."
21-224-18:29:50.970 00     SPR-I:OPRO         <*> Passed (1003;8001) - CS DisableALL command sent properly.
21-224-18:29:50.970 00 SCX_CPU1_CS_US/1603       ut_setrequirements CS_1003, "P"
21-224-18:29:50.971 00 SCX_CPU1_CS_US/1604       ut_setrequirements CS_8001, "P"
21-224-18:29:50.972 00 SCX_CPU1_CS_US/1609     endif
21-224-18:29:50.972 00 SCX_CPU1_CS_US/1610     
21-224-18:29:50.972 00 SCX_CPU1_CS_US/1612     ut_tlmwait SCX_CPU1_find_event[1].num_found_messages, 1
21-224-18:29:50.976 00     SPR-I:STTE         WAIT UNTIL completed
21-224-18:29:50.977 00 SCX_CPU1_CS_US/1613     if (UT_TW_Status = UT_Success) then
21-224-18:29:50.977 00 SCX_CPU1_CS_US/1614       write "<*> Passed (1003;8001) - Expected Event Msg ",CS_DISABLE_ALL_INF_EID," rcv'd."
21-224-18:29:50.977 00     SPR-I:OPRO         <*> Passed (1003;8001) - Expected Event Msg 4 rcv'd.
21-224-18:29:50.977 00 SCX_CPU1_CS_US/1615       ut_setrequirements CS_1003, "P"
21-224-18:29:51.010 00 SCX_CPU1_CS_US/1616       ut_setrequirements CS_8001, "P"
21-224-18:29:51.011 00 SCX_CPU1_CS_US/1621     endif
21-224-18:29:51.011 00 SCX_CPU1_CS_US/1622     
21-224-18:29:51.011 00 SCX_CPU1_CS_US/1623     wait 5
21-224-18:29:51.011 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-224-18:29:56.014 00 SCX_CPU1_CS_US/1624     
21-224-18:29:56.014 00 SCX_CPU1_CS_US/1625     write ";*********************************************************************"
21-224-18:29:56.014 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:29:56.014 00 SCX_CPU1_CS_US/1626     write ";  Step 4.3: Send the Disable User-defined Memory Checksumming command."
21-224-18:29:56.014 00     SPR-I:OPRO         ;  Step 4.3: Send the Disable User-defined Memory Checksumming command.
21-224-18:29:56.014 00 SCX_CPU1_CS_US/1627     write ";*********************************************************************"
21-224-18:29:56.014 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:29:56.014 00 SCX_CPU1_CS_US/1628     ut_setupevents "SCX", "CPU1", {CSAppName}, CS_DISABLE_MEMORY_INF_EID, "INFO", 1
21-224-18:29:56.016 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:29:56.016 00     SPR-I:OPRO         ; Setup event 1 with CS INFO 52
21-224-18:29:56.016 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:29:56.016 00 SCX_CPU1_CS_US/1629     
21-224-18:29:56.016 00 SCX_CPU1_CS_US/1630     cmdCtr = SCX_CPU1_CS_CMDPC + 1
21-224-18:29:56.017 00 SCX_CPU1_CS_US/1631     
21-224-18:29:56.017 00 SCX_CPU1_CS_US/1633     /SCX_CPU1_CS_DisableMemory
21-224-18:29:56.028 00 SCX_CPU1_CS_US/1634     
21-224-18:29:56.028 00 SCX_CPU1_CS_US/1635     ut_tlmwait SCX_CPU1_CS_CMDPC, {cmdCtr}
21-224-18:29:56.033 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-224-18:29:56.730 00    TLMH-I:STS          58-012-14:17:18.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=52 Checksumming of Memory is Disabled
21-224-18:29:59.036 00     SPR-I:STTE         WAIT UNTIL completed
21-224-18:29:59.038 00 SCX_CPU1_CS_US/1636     if (UT_TW_Status = UT_Success) then
21-224-18:29:59.038 00 SCX_CPU1_CS_US/1637       write "<*> Passed (1003;6002) - CS Disable User-defined Memory command sent properly."
21-224-18:29:59.038 00     SPR-I:OPRO         <*> Passed (1003;6002) - CS Disable User-defined Memory command sent properly.
21-224-18:29:59.038 00 SCX_CPU1_CS_US/1638       ut_setrequirements CS_1003, "P"
21-224-18:29:59.041 00 SCX_CPU1_CS_US/1639       ut_setrequirements CS_6002, "P"
21-224-18:29:59.045 00 SCX_CPU1_CS_US/1644     endif
21-224-18:29:59.045 00 SCX_CPU1_CS_US/1645     
21-224-18:29:59.045 00 SCX_CPU1_CS_US/1647     ut_tlmwait SCX_CPU1_find_event[1].num_found_messages, 1
21-224-18:29:59.065 00     SPR-I:STTE         WAIT UNTIL completed
21-224-18:29:59.066 00 SCX_CPU1_CS_US/1648     if (UT_TW_Status = UT_Success) then
21-224-18:29:59.066 00 SCX_CPU1_CS_US/1649       write "<*> Passed (1003;6002) - Expected Event Msg ",CS_DISABLE_MEMORY_INF_EID," rcv'd."
21-224-18:29:59.066 00     SPR-I:OPRO         <*> Passed (1003;6002) - Expected Event Msg 52 rcv'd.
21-224-18:29:59.066 00 SCX_CPU1_CS_US/1650       ut_setrequirements CS_1003, "P"
21-224-18:29:59.105 00 SCX_CPU1_CS_US/1651       ut_setrequirements CS_6002, "P"
21-224-18:29:59.106 00 SCX_CPU1_CS_US/1656     endif
21-224-18:29:59.106 00 SCX_CPU1_CS_US/1657     
21-224-18:29:59.106 00 SCX_CPU1_CS_US/1658     wait 5
21-224-18:29:59.106 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-224-18:30:04.110 00 SCX_CPU1_CS_US/1659     
21-224-18:30:04.110 00 SCX_CPU1_CS_US/1660     write ";*********************************************************************"
21-224-18:30:04.110 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:30:04.110 00 SCX_CPU1_CS_US/1661     write ";  Step 4.4: Send the Disable User-defined Memory Item command for an "
21-224-18:30:04.110 00     SPR-I:OPRO         ;  Step 4.4: Send the Disable User-defined Memory Item command for an 
21-224-18:30:04.110 00 SCX_CPU1_CS_US/1662     write ";  ENABLED entry."
21-224-18:30:04.110 00     SPR-I:OPRO         ;  ENABLED entry.
21-224-18:30:04.111 00 SCX_CPU1_CS_US/1663     write ";*********************************************************************"
21-224-18:30:04.111 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:30:04.111 00 SCX_CPU1_CS_US/1666     foundSeg=FALSE
21-224-18:30:04.111 00 SCX_CPU1_CS_US/1667     
21-224-18:30:04.111 00 SCX_CPU1_CS_US/1668     for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 DO
21-224-18:30:04.111 00 SCX_CPU1_CS_US/1669       if (p@SCX_CPU1_CS_MEM_RESULT_TABLE[i].State = "Enabled") AND (foundSeg = FALSE) then
21-224-18:30:04.112 00 SCX_CPU1_CS_US/1670         segIndex = i
21-224-18:30:04.112 00 SCX_CPU1_CS_US/1671         foundSeg = TRUE
21-224-18:30:04.112 00 SCX_CPU1_CS_US/1672       endif
21-224-18:30:04.113 00 SCX_CPU1_CS_US/1673     enddo
21-224-18:30:04.113 00 SCX_CPU1_CS_US/1668     for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 DO
21-224-18:30:04.114 00 SCX_CPU1_CS_US/1669       if (p@SCX_CPU1_CS_MEM_RESULT_TABLE[i].State = "Enabled") AND (foundSeg = FALSE) then
21-224-18:30:04.114 00 SCX_CPU1_CS_US/1672       endif
21-224-18:30:04.114 00 SCX_CPU1_CS_US/1673     enddo
21-224-18:30:04.115 00 SCX_CPU1_CS_US/1668     for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 DO
21-224-18:30:04.115 00 SCX_CPU1_CS_US/1669       if (p@SCX_CPU1_CS_MEM_RESULT_TABLE[i].State = "Enabled") AND (foundSeg = FALSE) then
21-224-18:30:04.115 00 SCX_CPU1_CS_US/1672       endif
21-224-18:30:04.115 00 SCX_CPU1_CS_US/1673     enddo
21-224-18:30:04.115 00 SCX_CPU1_CS_US/1668     for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 DO
21-224-18:30:04.115 00 SCX_CPU1_CS_US/1669       if (p@SCX_CPU1_CS_MEM_RESULT_TABLE[i].State = "Enabled") AND (foundSeg = FALSE) then
21-224-18:30:04.116 00 SCX_CPU1_CS_US/1672       endif
21-224-18:30:04.116 00 SCX_CPU1_CS_US/1673     enddo
21-224-18:30:04.116 00 SCX_CPU1_CS_US/1668     for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 DO
21-224-18:30:04.116 00 SCX_CPU1_CS_US/1669       if (p@SCX_CPU1_CS_MEM_RESULT_TABLE[i].State = "Enabled") AND (foundSeg = FALSE) then
21-224-18:30:04.116 00 SCX_CPU1_CS_US/1672       endif
21-224-18:30:04.116 00 SCX_CPU1_CS_US/1673     enddo
21-224-18:30:04.117 00 SCX_CPU1_CS_US/1668     for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 DO
21-224-18:30:04.117 00 SCX_CPU1_CS_US/1669       if (p@SCX_CPU1_CS_MEM_RESULT_TABLE[i].State = "Enabled") AND (foundSeg = FALSE) then
21-224-18:30:04.117 00 SCX_CPU1_CS_US/1672       endif
21-224-18:30:04.117 00 SCX_CPU1_CS_US/1673     enddo
21-224-18:30:04.117 00 SCX_CPU1_CS_US/1668     for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 DO
21-224-18:30:04.117 00 SCX_CPU1_CS_US/1669       if (p@SCX_CPU1_CS_MEM_RESULT_TABLE[i].State = "Enabled") AND (foundSeg = FALSE) then
21-224-18:30:04.118 00 SCX_CPU1_CS_US/1672       endif
21-224-18:30:04.118 00 SCX_CPU1_CS_US/1673     enddo
21-224-18:30:04.118 00 SCX_CPU1_CS_US/1668     for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 DO
21-224-18:30:04.118 00 SCX_CPU1_CS_US/1669       if (p@SCX_CPU1_CS_MEM_RESULT_TABLE[i].State = "Enabled") AND (foundSeg = FALSE) then
21-224-18:30:04.118 00 SCX_CPU1_CS_US/1672       endif
21-224-18:30:04.118 00 SCX_CPU1_CS_US/1673     enddo
21-224-18:30:04.119 00 SCX_CPU1_CS_US/1668     for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 DO
21-224-18:30:04.119 00 SCX_CPU1_CS_US/1669       if (p@SCX_CPU1_CS_MEM_RESULT_TABLE[i].State = "Enabled") AND (foundSeg = FALSE) then
21-224-18:30:04.119 00 SCX_CPU1_CS_US/1672       endif
21-224-18:30:04.119 00 SCX_CPU1_CS_US/1673     enddo
21-224-18:30:04.119 00 SCX_CPU1_CS_US/1668     for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 DO
21-224-18:30:04.119 00 SCX_CPU1_CS_US/1669       if (p@SCX_CPU1_CS_MEM_RESULT_TABLE[i].State = "Enabled") AND (foundSeg = FALSE) then
21-224-18:30:04.120 00 SCX_CPU1_CS_US/1672       endif
21-224-18:30:04.120 00 SCX_CPU1_CS_US/1673     enddo
21-224-18:30:04.120 00 SCX_CPU1_CS_US/1668     for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 DO
21-224-18:30:04.120 00 SCX_CPU1_CS_US/1669       if (p@SCX_CPU1_CS_MEM_RESULT_TABLE[i].State = "Enabled") AND (foundSeg = FALSE) then
21-224-18:30:04.120 00 SCX_CPU1_CS_US/1672       endif
21-224-18:30:04.120 00 SCX_CPU1_CS_US/1673     enddo
21-224-18:30:04.121 00 SCX_CPU1_CS_US/1668     for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 DO
21-224-18:30:04.121 00 SCX_CPU1_CS_US/1669       if (p@SCX_CPU1_CS_MEM_RESULT_TABLE[i].State = "Enabled") AND (foundSeg = FALSE) then
21-224-18:30:04.121 00 SCX_CPU1_CS_US/1672       endif
21-224-18:30:04.121 00 SCX_CPU1_CS_US/1673     enddo
21-224-18:30:04.121 00 SCX_CPU1_CS_US/1668     for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 DO
21-224-18:30:04.121 00 SCX_CPU1_CS_US/1669       if (p@SCX_CPU1_CS_MEM_RESULT_TABLE[i].State = "Enabled") AND (foundSeg = FALSE) then
21-224-18:30:04.122 00 SCX_CPU1_CS_US/1672       endif
21-224-18:30:04.122 00 SCX_CPU1_CS_US/1673     enddo
21-224-18:30:04.122 00 SCX_CPU1_CS_US/1668     for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 DO
21-224-18:30:04.122 00 SCX_CPU1_CS_US/1669       if (p@SCX_CPU1_CS_MEM_RESULT_TABLE[i].State = "Enabled") AND (foundSeg = FALSE) then
21-224-18:30:04.122 00 SCX_CPU1_CS_US/1672       endif
21-224-18:30:04.122 00 SCX_CPU1_CS_US/1673     enddo
21-224-18:30:04.122 00 SCX_CPU1_CS_US/1668     for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 DO
21-224-18:30:04.123 00 SCX_CPU1_CS_US/1669       if (p@SCX_CPU1_CS_MEM_RESULT_TABLE[i].State = "Enabled") AND (foundSeg = FALSE) then
21-224-18:30:04.123 00 SCX_CPU1_CS_US/1672       endif
21-224-18:30:04.123 00 SCX_CPU1_CS_US/1673     enddo
21-224-18:30:04.123 00 SCX_CPU1_CS_US/1668     for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 DO
21-224-18:30:04.123 00 SCX_CPU1_CS_US/1669       if (p@SCX_CPU1_CS_MEM_RESULT_TABLE[i].State = "Enabled") AND (foundSeg = FALSE) then
21-224-18:30:04.123 00 SCX_CPU1_CS_US/1672       endif
21-224-18:30:04.123 00 SCX_CPU1_CS_US/1673     enddo
21-224-18:30:04.124 00 SCX_CPU1_CS_US/1668     for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 DO
21-224-18:30:04.124 00 SCX_CPU1_CS_US/1674     
21-224-18:30:04.124 00 SCX_CPU1_CS_US/1675     if (foundSeg = TRUE) then
21-224-18:30:04.124 00 SCX_CPU1_CS_US/1676       write "; Enabled entry found at index ", segIndex
21-224-18:30:04.124 00     SPR-I:OPRO         ; Enabled entry found at index 0
21-224-18:30:04.124 00 SCX_CPU1_CS_US/1679     endif
21-224-18:30:04.124 00 SCX_CPU1_CS_US/1680     
21-224-18:30:04.124 00 SCX_CPU1_CS_US/1681     ut_setupevents "SCX","CPU1",{CSAppName},CS_DISABLE_MEMORY_ENTRY_INF_EID,"INFO",1
21-224-18:30:04.127 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:30:04.127 00     SPR-I:OPRO         ; Setup event 1 with CS INFO 63
21-224-18:30:04.127 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:30:04.128 00 SCX_CPU1_CS_US/1682     
21-224-18:30:04.128 00 SCX_CPU1_CS_US/1683     cmdCtr = SCX_CPU1_CS_CMDPC + 1
21-224-18:30:04.128 00 SCX_CPU1_CS_US/1685     /SCX_CPU1_CS_DisableMemoryEntry EntryID=segIndex
21-224-18:30:04.140 00 SCX_CPU1_CS_US/1686     
21-224-18:30:04.140 00 SCX_CPU1_CS_US/1687     ut_tlmwait SCX_CPU1_CS_CMDPC, {cmdCtr}
21-224-18:30:04.145 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-224-18:30:04.729 00    TLMH-I:STS          58-012-14:17:26.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=63 Checksumming of Memory Entry ID 0 is Disabled
21-224-18:30:07.148 00     SPR-I:STTE         WAIT UNTIL completed
21-224-18:30:07.148 00 SCX_CPU1_CS_US/1688     if (UT_TW_Status = UT_Success) then
21-224-18:30:07.149 00 SCX_CPU1_CS_US/1689       write "<*> Passed (1003;6004) - CS Disable User-defined Memory Item command sent properly."
21-224-18:30:07.149 00     SPR-I:OPRO         <*> Passed (1003;6004) - CS Disable User-defined Memory Item command sent properly.
21-224-18:30:07.149 00 SCX_CPU1_CS_US/1690       ut_setrequirements CS_1003, "P"
21-224-18:30:07.149 00 SCX_CPU1_CS_US/1691       ut_setrequirements CS_6004, "P"
21-224-18:30:07.150 00 SCX_CPU1_CS_US/1696     endif
21-224-18:30:07.150 00 SCX_CPU1_CS_US/1697     
21-224-18:30:07.150 00 SCX_CPU1_CS_US/1699     ut_tlmwait SCX_CPU1_find_event[1].num_found_messages, 1
21-224-18:30:07.154 00     SPR-I:STTE         WAIT UNTIL completed
21-224-18:30:07.154 00 SCX_CPU1_CS_US/1700     if (UT_TW_Status = UT_Success) then
21-224-18:30:07.154 00 SCX_CPU1_CS_US/1701       write "<*> Passed (1003;6004) - Expected Event Msg ",CS_DISABLE_MEMORY_ENTRY_INF_EID," rcv'd."
21-224-18:30:07.154 00     SPR-I:OPRO         <*> Passed (1003;6004) - Expected Event Msg 63 rcv'd.
21-224-18:30:07.154 00 SCX_CPU1_CS_US/1702       ut_setrequirements CS_1003, "P"
21-224-18:30:07.189 00 SCX_CPU1_CS_US/1703       ut_setrequirements CS_6004, "P"
21-224-18:30:07.190 00 SCX_CPU1_CS_US/1708     endif
21-224-18:30:07.190 00 SCX_CPU1_CS_US/1709     
21-224-18:30:07.190 00 SCX_CPU1_CS_US/1710     wait 5
21-224-18:30:07.190 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-224-18:30:12.195 00 SCX_CPU1_CS_US/1711     
21-224-18:30:12.195 00 SCX_CPU1_CS_US/1712     write ";*********************************************************************"
21-224-18:30:12.195 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:30:12.195 00 SCX_CPU1_CS_US/1713     write ";  Step 4.5: Dump the Results table.         "
21-224-18:30:12.195 00     SPR-I:OPRO         ;  Step 4.5: Dump the Results table.         
21-224-18:30:12.195 00 SCX_CPU1_CS_US/1714     write ";*********************************************************************"
21-224-18:30:12.196 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:30:12.196 00 SCX_CPU1_CS_US/1715     cmdCtr = SCX_CPU1_TBL_CMDPC + 1
21-224-18:30:12.196 00 SCX_CPU1_CS_US/1716     
21-224-18:30:12.196 00 SCX_CPU1_CS_US/1717     s get_tbl_to_cvt (ramDir,memResTblName,"A","cpu1_usrrestbl4_5",hostCPU,resTblId)
21-224-18:30:12.197 00     SPR-I:STS          Loading file /s/opr/accounts/cfs_test/prc/get_tbl_to_cvt.i
21-224-18:30:12.201 00     SPR-I:STS          Procedure GET_TBL_TO_CVT started
21-224-18:30:12.202 00 GET_TBL_TO_CVT/2        ;
21-224-18:30:12.202 00 GET_TBL_TO_CVT/3        local logging = %liv (log_procedure)
21-224-18:30:12.202 00 GET_TBL_TO_CVT/4        %liv (log_procedure) = FALSE
21-224-18:30:12.224 00     SPR-I:OPRO         Sending Command: /SCX_CPU1_TBL_DUMP ACTIVE DTABLENAME="CS.ResMemoryTbl" DFILENAME="/ram/cpu1_usrrestbl4_5"
21-224-18:30:12.237 00     SPR-I:STTE         Wait mode - waiting 15 seconds ...
21-224-18:30:18.727 00    TLMH-I:STS          58-012-14:17:40.003 INFO CPU=CPU1 APPNAME=CFE_TBL EVENT ID=14 Successfully dumped Table 'CS.ResMemoryTbl' to '/ram/cpu1_usrrestbl4_5'
21-224-18:30:27.249 00     SPR-I:OPRO         
21-224-18:30:27.249 00     SPR-I:OPRO            The TBLNAME is: CS.ResMemoryTbl
21-224-18:30:27.249 00     SPR-I:OPRO               The APID is: P0FB1
21-224-18:30:27.249 00     SPR-I:OPRO                The CPU is: CPU3
21-224-18:30:27.250 00     SPR-I:OPRO         The IP Address is: 192.168.1.8
21-224-18:30:27.253 00     SPR-I:OPRO         The perl command is: perl /s/opr/accounts/global/tools/ftp.pl RAM:0 cpu1_usrrestbl4_5 cpu1_usrrestbl4_5 binary 192.168.1.8
21-224-18:30:27.426 00     SPR-I:OPRO         Return code from ftp_file.pl: 0
21-224-18:30:27.426 00     SPR-I:STTE         Wait mode - waiting 15 seconds ...
21-224-18:30:42.437 00     SPR-I:OPRO         
21-224-18:30:42.466 00     SPR-I:OPRO         The unix command is cvt -ws file_list[4017].file_write_time "`date +%y-%j-%T -r /s/opr/accounts/cfs_test/image/cpu1_usrrestbl4_5`"
21-224-18:30:42.466 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-224-18:30:47.471 00 GET_TBL_TO_CVT/238      
21-224-18:30:47.471 00 GET_TBL_TO_CVT/239      ENDPROC
21-224-18:30:47.471 00     SPR-I:STS          Procedure GET_TBL_TO_CVT completed
21-224-18:30:47.472 00 SCX_CPU1_CS_US/1718     wait 5
21-224-18:30:47.472 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-224-18:30:52.476 00 SCX_CPU1_CS_US/1719     
21-224-18:30:52.476 00 SCX_CPU1_CS_US/1720     ut_tlmwait SCX_CPU1_TBL_CMDPC, {cmdCtr}
21-224-18:30:52.488 00     SPR-I:STTE         WAIT UNTIL completed
21-224-18:30:52.489 00 SCX_CPU1_CS_US/1721     if (UT_TW_Status = UT_Success) then
21-224-18:30:52.490 00 SCX_CPU1_CS_US/1722       write "<*> Passed (6008) - Dump of User-defined Memory Results Table successful."
21-224-18:30:52.490 00     SPR-I:OPRO         <*> Passed (6008) - Dump of User-defined Memory Results Table successful.
21-224-18:30:52.490 00 SCX_CPU1_CS_US/1723       ut_setrequirements CS_6008, "P"
21-224-18:30:52.493 00 SCX_CPU1_CS_US/1727     endif
21-224-18:30:52.493 00 SCX_CPU1_CS_US/1728     
21-224-18:30:52.493 00 SCX_CPU1_CS_US/1729     write ";*********************************************************************"
21-224-18:30:52.493 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:30:52.493 00 SCX_CPU1_CS_US/1730     write ";  Step 4.6: Send the Recompute User-defined Memory Item command for the"
21-224-18:30:52.493 00     SPR-I:OPRO         ;  Step 4.6: Send the Recompute User-defined Memory Item command for the
21-224-18:30:52.493 00 SCX_CPU1_CS_US/1731     write ";  entry used in Step 4.4 above.                   "
21-224-18:30:52.493 00     SPR-I:OPRO         ;  entry used in Step 4.4 above.                   
21-224-18:30:52.494 00 SCX_CPU1_CS_US/1732     write ";*********************************************************************"
21-224-18:30:52.494 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:30:52.494 00 SCX_CPU1_CS_US/1733     ut_setupevents "SCX", "CPU1", {CSAppName}, CS_RECOMPUTE_MEMORY_STARTED_DBG_EID, "DEBUG", 1
21-224-18:30:52.499 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:30:52.500 00     SPR-I:OPRO         ; Setup event 1 with CS DEBUG 57
21-224-18:30:52.500 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:30:52.531 00 SCX_CPU1_CS_US/1734     ut_setupevents "SCX", "CPU1", {CSAppName}, CS_RECOMPUTE_FINISH_EEPROM_MEMORY_INF_EID, "INFO", 2
21-224-18:30:52.533 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:30:52.533 00     SPR-I:OPRO         ; Setup event 2 with CS INFO 95
21-224-18:30:52.534 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:30:52.535 00 SCX_CPU1_CS_US/1735     
21-224-18:30:52.535 00 SCX_CPU1_CS_US/1736     cmdCtr = SCX_CPU1_CS_CMDPC + 1
21-224-18:30:52.535 00 SCX_CPU1_CS_US/1738     /SCX_CPU1_CS_RecomputeMemory EntryID=segIndex
21-224-18:30:52.546 00 SCX_CPU1_CS_US/1739     
21-224-18:30:52.547 00 SCX_CPU1_CS_US/1740     ut_tlmwait SCX_CPU1_CS_CMDPC, {cmdCtr}
21-224-18:30:52.550 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-224-18:30:53.224 00    TLMH-I:STS          58-012-14:18:14.500 DEBUG CPU=CPU1 APPNAME=CS EVENT ID=57 Recompute baseline of Memory Entry ID 0 started
21-224-18:30:54.229 00    TLMH-I:STS          58-012-14:18:15.550 INFO CPU=CPU1 APPNAME=CS EVENT ID=95 Memory entry 0 recompute finished. New baseline is 0X00004D2D
21-224-18:30:55.553 00     SPR-I:STTE         WAIT UNTIL completed
21-224-18:30:55.555 00 SCX_CPU1_CS_US/1741     if (UT_TW_Status = UT_Success) then
21-224-18:30:55.555 00 SCX_CPU1_CS_US/1742       write "<*> Passed (1003;6006) - CS Recompute User-defined Memory Item command sent properly."
21-224-18:30:55.555 00     SPR-I:OPRO         <*> Passed (1003;6006) - CS Recompute User-defined Memory Item command sent properly.
21-224-18:30:55.555 00 SCX_CPU1_CS_US/1743       ut_setrequirements CS_1003, "P"
21-224-18:30:55.560 00 SCX_CPU1_CS_US/1744       ut_setrequirements CS_6006, "P"
21-224-18:30:55.564 00 SCX_CPU1_CS_US/1749     endif
21-224-18:30:55.564 00 SCX_CPU1_CS_US/1750     
21-224-18:30:55.564 00 SCX_CPU1_CS_US/1752     ut_tlmwait SCX_CPU1_find_event[1].num_found_messages, 1
21-224-18:30:55.577 00     SPR-I:STTE         WAIT UNTIL completed
21-224-18:30:55.580 00 SCX_CPU1_CS_US/1753     if (UT_TW_Status = UT_Success) then
21-224-18:30:55.580 00 SCX_CPU1_CS_US/1754       write "<*> Passed (1003;6005) - Expected Event Msg ",CS_RECOMPUTE_MEMORY_STARTED_DBG_EID," rcv'd."
21-224-18:30:55.580 00     SPR-I:OPRO         <*> Passed (1003;6005) - Expected Event Msg 57 rcv'd.
21-224-18:30:55.580 00 SCX_CPU1_CS_US/1755       ut_setrequirements CS_1003, "P"
21-224-18:30:55.626 00 SCX_CPU1_CS_US/1756       ut_setrequirements CS_6005, "P"
21-224-18:30:55.627 00 SCX_CPU1_CS_US/1761     endif
21-224-18:30:55.627 00 SCX_CPU1_CS_US/1762     
21-224-18:30:55.627 00 SCX_CPU1_CS_US/1764     ut_tlmwait SCX_CPU1_find_event[2].num_found_messages, 1, 100
21-224-18:30:55.630 00     SPR-I:STTE         WAIT UNTIL completed
21-224-18:30:55.630 00 SCX_CPU1_CS_US/1765     if (UT_TW_Status = UT_Success) then
21-224-18:30:55.630 00 SCX_CPU1_CS_US/1766       write "<*> Passed (1003;6005.1) - Expected Event Msg ",CS_RECOMPUTE_FINISH_EEPROM_MEMORY_INF_EID," rcv'd."
21-224-18:30:55.630 00     SPR-I:OPRO         <*> Passed (1003;6005.1) - Expected Event Msg 95 rcv'd.
21-224-18:30:55.630 00 SCX_CPU1_CS_US/1767       ut_setrequirements CS_1003, "P"
21-224-18:30:55.631 00 SCX_CPU1_CS_US/1768       ut_setrequirements CS_60051, "P"
21-224-18:30:55.632 00 SCX_CPU1_CS_US/1773     endif
21-224-18:30:55.632 00 SCX_CPU1_CS_US/1774     
21-224-18:30:55.632 00 SCX_CPU1_CS_US/1775     wait 5
21-224-18:30:55.632 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-224-18:31:00.663 00 SCX_CPU1_CS_US/1776     
21-224-18:31:00.663 00 SCX_CPU1_CS_US/1777     write ";*********************************************************************"
21-224-18:31:00.663 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:31:00.663 00 SCX_CPU1_CS_US/1778     write ";  Step 4.7: Send the Report User-defined Memory Item command for the "
21-224-18:31:00.663 00     SPR-I:OPRO         ;  Step 4.7: Send the Report User-defined Memory Item command for the 
21-224-18:31:00.663 00 SCX_CPU1_CS_US/1779     write ";  entry used in Step 4.4 above. "
21-224-18:31:00.663 00     SPR-I:OPRO         ;  entry used in Step 4.4 above. 
21-224-18:31:00.663 00 SCX_CPU1_CS_US/1780     write ";*********************************************************************"
21-224-18:31:00.663 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:31:00.664 00 SCX_CPU1_CS_US/1781     ut_setupevents "SCX", "CPU1", {CSAppName}, CS_BASELINE_MEMORY_INF_EID, "INFO", 1
21-224-18:31:00.670 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:31:00.671 00     SPR-I:OPRO         ; Setup event 1 with CS INFO 54
21-224-18:31:00.671 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:31:00.672 00 SCX_CPU1_CS_US/1782     
21-224-18:31:00.672 00 SCX_CPU1_CS_US/1783     cmdCtr = SCX_CPU1_CS_CMDPC + 1
21-224-18:31:00.673 00 SCX_CPU1_CS_US/1785     /SCX_CPU1_CS_ReportMemory EntryID=segIndex
21-224-18:31:00.688 00 SCX_CPU1_CS_US/1786     
21-224-18:31:00.688 00 SCX_CPU1_CS_US/1787     ut_tlmwait SCX_CPU1_CS_CMDPC, {cmdCtr}
21-224-18:31:00.699 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-224-18:31:01.229 00    TLMH-I:STS          58-012-14:18:22.500 INFO CPU=CPU1 APPNAME=CS EVENT ID=54 Report baseline of Memory Entry 0 is 0x00004D2D
21-224-18:31:03.702 00     SPR-I:STTE         WAIT UNTIL completed
21-224-18:31:03.704 00 SCX_CPU1_CS_US/1788     if (UT_TW_Status = UT_Success) then
21-224-18:31:03.704 00 SCX_CPU1_CS_US/1789       write "<*> Passed (1003;6006) - CS Report User-defined Memory Item command sent properly."
21-224-18:31:03.704 00     SPR-I:OPRO         <*> Passed (1003;6006) - CS Report User-defined Memory Item command sent properly.
21-224-18:31:03.704 00 SCX_CPU1_CS_US/1790       ut_setrequirements CS_1003, "P"
21-224-18:31:03.707 00 SCX_CPU1_CS_US/1791       ut_setrequirements CS_6006, "P"
21-224-18:31:03.710 00 SCX_CPU1_CS_US/1796     endif
21-224-18:31:03.710 00 SCX_CPU1_CS_US/1797     
21-224-18:31:03.710 00 SCX_CPU1_CS_US/1799     ut_tlmwait SCX_CPU1_find_event[1].num_found_messages, 1
21-224-18:31:03.736 00     SPR-I:STTE         WAIT UNTIL completed
21-224-18:31:03.737 00 SCX_CPU1_CS_US/1800     if (UT_TW_Status = UT_Success) then
21-224-18:31:03.737 00 SCX_CPU1_CS_US/1801       write "<*> Passed (1003;6006) - Expected Event Msg ",CS_BASELINE_MEMORY_INF_EID," rcv'd."
21-224-18:31:03.737 00     SPR-I:OPRO         <*> Passed (1003;6006) - Expected Event Msg 54 rcv'd.
21-224-18:31:03.737 00 SCX_CPU1_CS_US/1802       ut_setrequirements CS_1003, "P"
21-224-18:31:03.772 00 SCX_CPU1_CS_US/1803       ut_setrequirements CS_6006, "P"
21-224-18:31:03.773 00 SCX_CPU1_CS_US/1808     endif
21-224-18:31:03.773 00 SCX_CPU1_CS_US/1809     
21-224-18:31:03.773 00 SCX_CPU1_CS_US/1810     wait 5
21-224-18:31:03.773 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-224-18:31:08.777 00 SCX_CPU1_CS_US/1811     
21-224-18:31:08.777 00 SCX_CPU1_CS_US/1812     write ";*********************************************************************"
21-224-18:31:08.777 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:31:08.777 00 SCX_CPU1_CS_US/1813     write ";  Step 4.8: Send the Get User-defined Memory ID command with a valid "
21-224-18:31:08.777 00     SPR-I:OPRO         ;  Step 4.8: Send the Get User-defined Memory ID command with a valid 
21-224-18:31:08.777 00 SCX_CPU1_CS_US/1814     write ";  address. "
21-224-18:31:08.778 00     SPR-I:OPRO         ;  address. 
21-224-18:31:08.778 00 SCX_CPU1_CS_US/1815     write ";*********************************************************************"
21-224-18:31:08.778 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:31:08.778 00 SCX_CPU1_CS_US/1816     ut_setupevents "SCX","CPU1",{CSAppName},CS_GET_ENTRY_ID_MEMORY_INF_EID,"INFO", 1
21-224-18:31:08.784 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:31:08.784 00     SPR-I:OPRO         ; Setup event 1 with CS INFO 65
21-224-18:31:08.785 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:31:08.786 00 SCX_CPU1_CS_US/1817     
21-224-18:31:08.786 00 SCX_CPU1_CS_US/1818     cmdCtr = SCX_CPU1_CS_CMDPC + 1
21-224-18:31:08.786 00 SCX_CPU1_CS_US/1820     /SCX_CPU1_CS_GetMemoryEntryID Address=SCX_CPU1_CS_MEM_RESULT_TABLE[1].StartAddr
21-224-18:31:08.788 00 SCX_CPU1_CS_US/1821     
21-224-18:31:08.788 00 SCX_CPU1_CS_US/1822     ut_tlmwait  SCX_CPU1_CS_CMDPC, {cmdCtr}
21-224-18:31:08.791 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-224-18:31:09.229 00    TLMH-I:STS          58-012-14:18:30.500 INFO CPU=CPU1 APPNAME=CS EVENT ID=65 Memory Found Address 0x00B7C350 in Entry ID 1
21-224-18:31:09.230 00    TLMH-I:STS          58-012-14:18:30.500 INFO CPU=CPU1 APPNAME=CS EVENT ID=65 Memory Found Address 0x00B7C350 in Entry ID 3
21-224-18:31:10.793 00     SPR-I:STTE         WAIT UNTIL completed
21-224-18:31:10.795 00 SCX_CPU1_CS_US/1823     if (UT_TW_Status = UT_Success) then
21-224-18:31:10.795 00 SCX_CPU1_CS_US/1824       write "<*> Passed (1003;6009) - CS Get User-defined Memory ID command sent properly."
21-224-18:31:10.795 00     SPR-I:OPRO         <*> Passed (1003;6009) - CS Get User-defined Memory ID command sent properly.
21-224-18:31:10.795 00 SCX_CPU1_CS_US/1825       ut_setrequirements CS_1003, "P"
21-224-18:31:10.798 00 SCX_CPU1_CS_US/1826       ut_setrequirements CS_6009, "P"
21-224-18:31:10.799 00 SCX_CPU1_CS_US/1831     endif
21-224-18:31:10.799 00 SCX_CPU1_CS_US/1832     
21-224-18:31:10.799 00 SCX_CPU1_CS_US/1834     if (SCX_CPU1_find_event[1].num_found_messages > 0) then
21-224-18:31:10.799 00 SCX_CPU1_CS_US/1835       write "<*> Passed (1003) - Expected Event Msg ",CS_GET_ENTRY_ID_MEMORY_INF_EID," rcv'd."
21-224-18:31:10.799 00     SPR-I:OPRO         <*> Passed (1003) - Expected Event Msg 65 rcv'd.
21-224-18:31:10.799 00 SCX_CPU1_CS_US/1836       ut_setrequirements CS_1003, "P"
21-224-18:31:10.799 00 SCX_CPU1_CS_US/1840     endif
21-224-18:31:10.799 00 SCX_CPU1_CS_US/1841     
21-224-18:31:10.799 00 SCX_CPU1_CS_US/1842     wait 5
21-224-18:31:10.799 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-224-18:31:15.804 00 SCX_CPU1_CS_US/1843     
21-224-18:31:15.804 00 SCX_CPU1_CS_US/1844     write ";*********************************************************************"
21-224-18:31:15.804 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:31:15.804 00 SCX_CPU1_CS_US/1845     write ";  Step 4.9: Send the Enable User-defined Memory Item command for a "
21-224-18:31:15.804 00     SPR-I:OPRO         ;  Step 4.9: Send the Enable User-defined Memory Item command for a 
21-224-18:31:15.804 00 SCX_CPU1_CS_US/1846     write ";  DISABLED entry. "
21-224-18:31:15.804 00     SPR-I:OPRO         ;  DISABLED entry. 
21-224-18:31:15.804 00 SCX_CPU1_CS_US/1847     write ";*********************************************************************"
21-224-18:31:15.805 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:31:15.805 00 SCX_CPU1_CS_US/1850     foundSeg=FALSE
21-224-18:31:15.805 00 SCX_CPU1_CS_US/1851     
21-224-18:31:15.805 00 SCX_CPU1_CS_US/1852     for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 DO
21-224-18:31:15.805 00 SCX_CPU1_CS_US/1853       if (p@SCX_CPU1_CS_MEM_RESULT_TABLE[i].State = "Disabled") AND (foundSeg = FALSE) then
21-224-18:31:15.806 00 SCX_CPU1_CS_US/1854         segIndex = i
21-224-18:31:15.806 00 SCX_CPU1_CS_US/1855         foundSeg = TRUE
21-224-18:31:15.806 00 SCX_CPU1_CS_US/1856       endif
21-224-18:31:15.806 00 SCX_CPU1_CS_US/1857     enddo
21-224-18:31:15.807 00 SCX_CPU1_CS_US/1852     for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 DO
21-224-18:31:15.807 00 SCX_CPU1_CS_US/1853       if (p@SCX_CPU1_CS_MEM_RESULT_TABLE[i].State = "Disabled") AND (foundSeg = FALSE) then
21-224-18:31:15.808 00 SCX_CPU1_CS_US/1856       endif
21-224-18:31:15.808 00 SCX_CPU1_CS_US/1857     enddo
21-224-18:31:15.809 00 SCX_CPU1_CS_US/1852     for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 DO
21-224-18:31:15.809 00 SCX_CPU1_CS_US/1853       if (p@SCX_CPU1_CS_MEM_RESULT_TABLE[i].State = "Disabled") AND (foundSeg = FALSE) then
21-224-18:31:15.809 00 SCX_CPU1_CS_US/1856       endif
21-224-18:31:15.809 00 SCX_CPU1_CS_US/1857     enddo
21-224-18:31:15.809 00 SCX_CPU1_CS_US/1852     for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 DO
21-224-18:31:15.810 00 SCX_CPU1_CS_US/1853       if (p@SCX_CPU1_CS_MEM_RESULT_TABLE[i].State = "Disabled") AND (foundSeg = FALSE) then
21-224-18:31:15.810 00 SCX_CPU1_CS_US/1856       endif
21-224-18:31:15.810 00 SCX_CPU1_CS_US/1857     enddo
21-224-18:31:15.810 00 SCX_CPU1_CS_US/1852     for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 DO
21-224-18:31:15.810 00 SCX_CPU1_CS_US/1853       if (p@SCX_CPU1_CS_MEM_RESULT_TABLE[i].State = "Disabled") AND (foundSeg = FALSE) then
21-224-18:31:15.810 00 SCX_CPU1_CS_US/1856       endif
21-224-18:31:15.810 00 SCX_CPU1_CS_US/1857     enddo
21-224-18:31:15.810 00 SCX_CPU1_CS_US/1852     for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 DO
21-224-18:31:15.811 00 SCX_CPU1_CS_US/1853       if (p@SCX_CPU1_CS_MEM_RESULT_TABLE[i].State = "Disabled") AND (foundSeg = FALSE) then
21-224-18:31:15.811 00 SCX_CPU1_CS_US/1856       endif
21-224-18:31:15.811 00 SCX_CPU1_CS_US/1857     enddo
21-224-18:31:15.811 00 SCX_CPU1_CS_US/1852     for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 DO
21-224-18:31:15.811 00 SCX_CPU1_CS_US/1853       if (p@SCX_CPU1_CS_MEM_RESULT_TABLE[i].State = "Disabled") AND (foundSeg = FALSE) then
21-224-18:31:15.811 00 SCX_CPU1_CS_US/1856       endif
21-224-18:31:15.811 00 SCX_CPU1_CS_US/1857     enddo
21-224-18:31:15.812 00 SCX_CPU1_CS_US/1852     for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 DO
21-224-18:31:15.812 00 SCX_CPU1_CS_US/1853       if (p@SCX_CPU1_CS_MEM_RESULT_TABLE[i].State = "Disabled") AND (foundSeg = FALSE) then
21-224-18:31:15.812 00 SCX_CPU1_CS_US/1856       endif
21-224-18:31:15.812 00 SCX_CPU1_CS_US/1857     enddo
21-224-18:31:15.812 00 SCX_CPU1_CS_US/1852     for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 DO
21-224-18:31:15.812 00 SCX_CPU1_CS_US/1853       if (p@SCX_CPU1_CS_MEM_RESULT_TABLE[i].State = "Disabled") AND (foundSeg = FALSE) then
21-224-18:31:15.812 00 SCX_CPU1_CS_US/1856       endif
21-224-18:31:15.812 00 SCX_CPU1_CS_US/1857     enddo
21-224-18:31:15.812 00 SCX_CPU1_CS_US/1852     for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 DO
21-224-18:31:15.813 00 SCX_CPU1_CS_US/1853       if (p@SCX_CPU1_CS_MEM_RESULT_TABLE[i].State = "Disabled") AND (foundSeg = FALSE) then
21-224-18:31:15.813 00 SCX_CPU1_CS_US/1856       endif
21-224-18:31:15.813 00 SCX_CPU1_CS_US/1857     enddo
21-224-18:31:15.813 00 SCX_CPU1_CS_US/1852     for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 DO
21-224-18:31:15.813 00 SCX_CPU1_CS_US/1853       if (p@SCX_CPU1_CS_MEM_RESULT_TABLE[i].State = "Disabled") AND (foundSeg = FALSE) then
21-224-18:31:15.813 00 SCX_CPU1_CS_US/1856       endif
21-224-18:31:15.813 00 SCX_CPU1_CS_US/1857     enddo
21-224-18:31:15.813 00 SCX_CPU1_CS_US/1852     for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 DO
21-224-18:31:15.813 00 SCX_CPU1_CS_US/1853       if (p@SCX_CPU1_CS_MEM_RESULT_TABLE[i].State = "Disabled") AND (foundSeg = FALSE) then
21-224-18:31:15.814 00 SCX_CPU1_CS_US/1856       endif
21-224-18:31:15.814 00 SCX_CPU1_CS_US/1857     enddo
21-224-18:31:15.814 00 SCX_CPU1_CS_US/1852     for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 DO
21-224-18:31:15.814 00 SCX_CPU1_CS_US/1853       if (p@SCX_CPU1_CS_MEM_RESULT_TABLE[i].State = "Disabled") AND (foundSeg = FALSE) then
21-224-18:31:15.814 00 SCX_CPU1_CS_US/1856       endif
21-224-18:31:15.814 00 SCX_CPU1_CS_US/1857     enddo
21-224-18:31:15.814 00 SCX_CPU1_CS_US/1852     for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 DO
21-224-18:31:15.815 00 SCX_CPU1_CS_US/1853       if (p@SCX_CPU1_CS_MEM_RESULT_TABLE[i].State = "Disabled") AND (foundSeg = FALSE) then
21-224-18:31:15.815 00 SCX_CPU1_CS_US/1856       endif
21-224-18:31:15.815 00 SCX_CPU1_CS_US/1857     enddo
21-224-18:31:15.815 00 SCX_CPU1_CS_US/1852     for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 DO
21-224-18:31:15.815 00 SCX_CPU1_CS_US/1853       if (p@SCX_CPU1_CS_MEM_RESULT_TABLE[i].State = "Disabled") AND (foundSeg = FALSE) then
21-224-18:31:15.815 00 SCX_CPU1_CS_US/1856       endif
21-224-18:31:15.815 00 SCX_CPU1_CS_US/1857     enddo
21-224-18:31:15.815 00 SCX_CPU1_CS_US/1852     for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 DO
21-224-18:31:15.815 00 SCX_CPU1_CS_US/1853       if (p@SCX_CPU1_CS_MEM_RESULT_TABLE[i].State = "Disabled") AND (foundSeg = FALSE) then
21-224-18:31:15.816 00 SCX_CPU1_CS_US/1856       endif
21-224-18:31:15.816 00 SCX_CPU1_CS_US/1857     enddo
21-224-18:31:15.816 00 SCX_CPU1_CS_US/1852     for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 DO
21-224-18:31:15.816 00 SCX_CPU1_CS_US/1858     
21-224-18:31:15.816 00 SCX_CPU1_CS_US/1859     if (foundSeg = TRUE) then
21-224-18:31:15.816 00 SCX_CPU1_CS_US/1860       write "; Disabled entry found at index ", segIndex
21-224-18:31:15.816 00     SPR-I:OPRO         ; Disabled entry found at index 0
21-224-18:31:15.816 00 SCX_CPU1_CS_US/1864     endif
21-224-18:31:15.816 00 SCX_CPU1_CS_US/1865     
21-224-18:31:15.816 00 SCX_CPU1_CS_US/1866     ut_setupevents "SCX", "CPU1", {CSAppName}, CS_ENABLE_MEMORY_ENTRY_INF_EID, "INFO", 1
21-224-18:31:15.818 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:31:15.818 00     SPR-I:OPRO         ; Setup event 1 with CS INFO 61
21-224-18:31:15.818 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:31:15.818 00 SCX_CPU1_CS_US/1867     
21-224-18:31:15.818 00 SCX_CPU1_CS_US/1868     cmdCtr = SCX_CPU1_CS_CMDPC + 1
21-224-18:31:15.818 00 SCX_CPU1_CS_US/1870     /SCX_CPU1_CS_EnableMemoryEntry EntryID=segIndex
21-224-18:31:15.832 00 SCX_CPU1_CS_US/1871     
21-224-18:31:15.832 00 SCX_CPU1_CS_US/1872     ut_tlmwait SCX_CPU1_CS_CMDPC, {cmdCtr}
21-224-18:31:15.836 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-224-18:31:16.725 00    TLMH-I:STS          58-012-14:18:38.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=61 Checksumming of Memory Entry ID 0 is Enabled
21-224-18:31:18.839 00     SPR-I:STTE         WAIT UNTIL completed
21-224-18:31:18.841 00 SCX_CPU1_CS_US/1873     if (UT_TW_Status = UT_Success) then
21-224-18:31:18.842 00 SCX_CPU1_CS_US/1874       write "<*> Passed (1003;6003) - CS Enable User-defined Memory Item command sent properly."
21-224-18:31:18.842 00     SPR-I:OPRO         <*> Passed (1003;6003) - CS Enable User-defined Memory Item command sent properly.
21-224-18:31:18.842 00 SCX_CPU1_CS_US/1875       ut_setrequirements CS_1003, "P"
21-224-18:31:18.844 00 SCX_CPU1_CS_US/1876       ut_setrequirements CS_6003, "P"
21-224-18:31:18.846 00 SCX_CPU1_CS_US/1881     endif
21-224-18:31:18.846 00 SCX_CPU1_CS_US/1882     
21-224-18:31:18.846 00 SCX_CPU1_CS_US/1884     ut_tlmwait SCX_CPU1_find_event[1].num_found_messages, 1
21-224-18:31:18.850 00     SPR-I:STTE         WAIT UNTIL completed
21-224-18:31:18.851 00 SCX_CPU1_CS_US/1885     if (UT_TW_Status = UT_Success) then
21-224-18:31:18.851 00 SCX_CPU1_CS_US/1886       write "<*> Passed (1003;6003) - Expected Event Msg ",CS_ENABLE_MEMORY_ENTRY_INF_EID," rcv'd."
21-224-18:31:18.851 00     SPR-I:OPRO         <*> Passed (1003;6003) - Expected Event Msg 61 rcv'd.
21-224-18:31:18.851 00 SCX_CPU1_CS_US/1887       ut_setrequirements CS_1003, "P"
21-224-18:31:18.886 00 SCX_CPU1_CS_US/1888       ut_setrequirements CS_6003, "P"
21-224-18:31:18.887 00 SCX_CPU1_CS_US/1893     endif
21-224-18:31:18.887 00 SCX_CPU1_CS_US/1894     
21-224-18:31:18.887 00 SCX_CPU1_CS_US/1895     wait 5
21-224-18:31:18.887 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-224-18:31:23.891 00 SCX_CPU1_CS_US/1896     
21-224-18:31:23.891 00 SCX_CPU1_CS_US/1897     write ";*********************************************************************"
21-224-18:31:23.891 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:31:23.891 00 SCX_CPU1_CS_US/1898     write ";  Step 4.10: Dump the Results table.         "
21-224-18:31:23.891 00     SPR-I:OPRO         ;  Step 4.10: Dump the Results table.         
21-224-18:31:23.891 00 SCX_CPU1_CS_US/1899     write ";*********************************************************************"
21-224-18:31:23.892 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:31:23.892 00 SCX_CPU1_CS_US/1900     cmdCtr = SCX_CPU1_TBL_CMDPC + 1
21-224-18:31:23.892 00 SCX_CPU1_CS_US/1901     
21-224-18:31:23.892 00 SCX_CPU1_CS_US/1902     s get_tbl_to_cvt (ramDir,memResTblName,"A","cpu1_usrrestbl4_10",hostCPU,resTblId)
21-224-18:31:23.893 00     SPR-I:STS          Loading file /s/opr/accounts/cfs_test/prc/get_tbl_to_cvt.i
21-224-18:31:23.895 00     SPR-I:STS          Procedure GET_TBL_TO_CVT started
21-224-18:31:23.895 00 GET_TBL_TO_CVT/2        ;
21-224-18:31:23.895 00 GET_TBL_TO_CVT/3        local logging = %liv (log_procedure)
21-224-18:31:23.895 00 GET_TBL_TO_CVT/4        %liv (log_procedure) = FALSE
21-224-18:31:23.902 00     SPR-I:OPRO         Sending Command: /SCX_CPU1_TBL_DUMP ACTIVE DTABLENAME="CS.ResMemoryTbl" DFILENAME="/ram/cpu1_usrrestbl4_10"
21-224-18:31:23.915 00     SPR-I:STTE         Wait mode - waiting 15 seconds ...
21-224-18:31:30.728 00    TLMH-I:STS          58-012-14:18:52.003 INFO CPU=CPU1 APPNAME=CFE_TBL EVENT ID=14 Successfully dumped Table 'CS.ResMemoryTbl' to '/ram/cpu1_usrrestbl4_10'
21-224-18:31:38.925 00     SPR-I:OPRO         
21-224-18:31:38.925 00     SPR-I:OPRO            The TBLNAME is: CS.ResMemoryTbl
21-224-18:31:38.926 00     SPR-I:OPRO               The APID is: P0FB1
21-224-18:31:38.926 00     SPR-I:OPRO                The CPU is: CPU3
21-224-18:31:38.926 00     SPR-I:OPRO         The IP Address is: 192.168.1.8
21-224-18:31:38.929 00     SPR-I:OPRO         The perl command is: perl /s/opr/accounts/global/tools/ftp.pl RAM:0 cpu1_usrrestbl4_10 cpu1_usrrestbl4_10 binary 192.168.1.8
21-224-18:31:39.078 00     SPR-I:OPRO         Return code from ftp_file.pl: 0
21-224-18:31:39.079 00     SPR-I:STTE         Wait mode - waiting 15 seconds ...
21-224-18:31:54.090 00     SPR-I:OPRO         
21-224-18:31:54.137 00     SPR-I:OPRO         The unix command is cvt -ws file_list[4017].file_write_time "`date +%y-%j-%T -r /s/opr/accounts/cfs_test/image/cpu1_usrrestbl4_10`"
21-224-18:31:54.137 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-224-18:31:59.142 00 GET_TBL_TO_CVT/238      
21-224-18:31:59.142 00 GET_TBL_TO_CVT/239      ENDPROC
21-224-18:31:59.142 00     SPR-I:STS          Procedure GET_TBL_TO_CVT completed
21-224-18:31:59.143 00 SCX_CPU1_CS_US/1903     wait 5
21-224-18:31:59.143 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-224-18:32:04.147 00 SCX_CPU1_CS_US/1904     
21-224-18:32:04.147 00 SCX_CPU1_CS_US/1905     ut_tlmwait SCX_CPU1_TBL_CMDPC, {cmdCtr}
21-224-18:32:04.158 00     SPR-I:STTE         WAIT UNTIL completed
21-224-18:32:04.160 00 SCX_CPU1_CS_US/1906     if (UT_TW_Status = UT_Success) then
21-224-18:32:04.161 00 SCX_CPU1_CS_US/1907       write "<*> Passed (6008) - Dump of User-defined Memory Results Table successful."
21-224-18:32:04.161 00     SPR-I:OPRO         <*> Passed (6008) - Dump of User-defined Memory Results Table successful.
21-224-18:32:04.161 00 SCX_CPU1_CS_US/1908       ut_setrequirements CS_6008, "P"
21-224-18:32:04.164 00 SCX_CPU1_CS_US/1912     endif
21-224-18:32:04.164 00 SCX_CPU1_CS_US/1913     
21-224-18:32:04.165 00 SCX_CPU1_CS_US/1914     write ";*********************************************************************"
21-224-18:32:04.165 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:32:04.165 00 SCX_CPU1_CS_US/1915     write ";  Step 4.11: Send the Recompute User-defined Memory command for the "
21-224-18:32:04.165 00     SPR-I:OPRO         ;  Step 4.11: Send the Recompute User-defined Memory command for the 
21-224-18:32:04.165 00 SCX_CPU1_CS_US/1916     write ";  entry used in Step 4.9 above.                   "
21-224-18:32:04.165 00     SPR-I:OPRO         ;  entry used in Step 4.9 above.                   
21-224-18:32:04.165 00 SCX_CPU1_CS_US/1917     write ";*********************************************************************"
21-224-18:32:04.165 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:32:04.165 00 SCX_CPU1_CS_US/1918     ut_setupevents "SCX", "CPU1", {CSAppName}, CS_RECOMPUTE_MEMORY_STARTED_DBG_EID, "DEBUG", 1
21-224-18:32:04.172 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:32:04.173 00     SPR-I:OPRO         ; Setup event 1 with CS DEBUG 57
21-224-18:32:04.173 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:32:04.199 00 SCX_CPU1_CS_US/1919     ut_setupevents "SCX", "CPU1", {CSAppName}, CS_RECOMPUTE_FINISH_EEPROM_MEMORY_INF_EID, "INFO", 2
21-224-18:32:04.202 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:32:04.203 00     SPR-I:OPRO         ; Setup event 2 with CS INFO 95
21-224-18:32:04.203 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:32:04.203 00 SCX_CPU1_CS_US/1920     
21-224-18:32:04.203 00 SCX_CPU1_CS_US/1921     cmdCtr = SCX_CPU1_CS_CMDPC + 1
21-224-18:32:04.203 00 SCX_CPU1_CS_US/1923     /SCX_CPU1_CS_RecomputeMemory EntryID=segIndex
21-224-18:32:04.205 00 SCX_CPU1_CS_US/1924     
21-224-18:32:04.205 00 SCX_CPU1_CS_US/1925     ut_tlmwait SCX_CPU1_CS_CMDPC, {cmdCtr}
21-224-18:32:04.208 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-224-18:32:04.719 00    TLMH-I:STS          58-012-14:19:26.001 DEBUG CPU=CPU1 APPNAME=CS EVENT ID=57 Recompute baseline of Memory Entry ID 0 started
21-224-18:32:05.722 00    TLMH-I:STS          58-012-14:19:27.050 INFO CPU=CPU1 APPNAME=CS EVENT ID=95 Memory entry 0 recompute finished. New baseline is 0X00004D2D
21-224-18:32:07.211 00     SPR-I:STTE         WAIT UNTIL completed
21-224-18:32:07.213 00 SCX_CPU1_CS_US/1926     if (UT_TW_Status = UT_Success) then
21-224-18:32:07.213 00 SCX_CPU1_CS_US/1927       write "<*> Passed (1003;6005) - CS Recompute User-defined Memory Item command sent properly."
21-224-18:32:07.213 00     SPR-I:OPRO         <*> Passed (1003;6005) - CS Recompute User-defined Memory Item command sent properly.
21-224-18:32:07.214 00 SCX_CPU1_CS_US/1928       ut_setrequirements CS_1003, "P"
21-224-18:32:07.217 00 SCX_CPU1_CS_US/1929       ut_setrequirements CS_6005, "P"
21-224-18:32:07.220 00 SCX_CPU1_CS_US/1934     endif
21-224-18:32:07.221 00 SCX_CPU1_CS_US/1935     
21-224-18:32:07.221 00 SCX_CPU1_CS_US/1937     ut_tlmwait SCX_CPU1_find_event[1].num_found_messages, 1
21-224-18:32:07.234 00     SPR-I:STTE         WAIT UNTIL completed
21-224-18:32:07.237 00 SCX_CPU1_CS_US/1938     if (UT_TW_Status = UT_Success) then
21-224-18:32:07.237 00 SCX_CPU1_CS_US/1939       write "<*> Passed (1003;6005) - Expected Event Msg ",CS_RECOMPUTE_MEMORY_STARTED_DBG_EID," rcv'd."
21-224-18:32:07.237 00     SPR-I:OPRO         <*> Passed (1003;6005) - Expected Event Msg 57 rcv'd.
21-224-18:32:07.238 00 SCX_CPU1_CS_US/1940       ut_setrequirements CS_1003, "P"
21-224-18:32:07.283 00 SCX_CPU1_CS_US/1941       ut_setrequirements CS_6005, "P"
21-224-18:32:07.284 00 SCX_CPU1_CS_US/1946     endif
21-224-18:32:07.284 00 SCX_CPU1_CS_US/1947     
21-224-18:32:07.284 00 SCX_CPU1_CS_US/1949     ut_tlmwait SCX_CPU1_find_event[2].num_found_messages, 1, 100
21-224-18:32:07.287 00     SPR-I:STTE         WAIT UNTIL completed
21-224-18:32:07.287 00 SCX_CPU1_CS_US/1950     if (UT_TW_Status = UT_Success) then
21-224-18:32:07.287 00 SCX_CPU1_CS_US/1951       write "<*> Passed (1003;6005.1) - Expected Event Msg ",CS_RECOMPUTE_FINISH_EEPROM_MEMORY_INF_EID," rcv'd."
21-224-18:32:07.288 00     SPR-I:OPRO         <*> Passed (1003;6005.1) - Expected Event Msg 95 rcv'd.
21-224-18:32:07.288 00 SCX_CPU1_CS_US/1952       ut_setrequirements CS_1003, "P"
21-224-18:32:07.288 00 SCX_CPU1_CS_US/1953       ut_setrequirements CS_60051, "P"
21-224-18:32:07.289 00 SCX_CPU1_CS_US/1958     endif
21-224-18:32:07.290 00 SCX_CPU1_CS_US/1959     
21-224-18:32:07.290 00 SCX_CPU1_CS_US/1960     wait 5
21-224-18:32:07.290 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-224-18:32:12.322 00 SCX_CPU1_CS_US/1961     
21-224-18:32:12.322 00 SCX_CPU1_CS_US/1962     write ";*********************************************************************"
21-224-18:32:12.323 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:32:12.323 00 SCX_CPU1_CS_US/1963     write ";  Step 4.12: Send the Report User-defined Memory Item command for the "
21-224-18:32:12.323 00     SPR-I:OPRO         ;  Step 4.12: Send the Report User-defined Memory Item command for the 
21-224-18:32:12.323 00 SCX_CPU1_CS_US/1964     write ";  entry used in Step 4.9 above.                   "
21-224-18:32:12.323 00     SPR-I:OPRO         ;  entry used in Step 4.9 above.                   
21-224-18:32:12.323 00 SCX_CPU1_CS_US/1965     write ";*********************************************************************"
21-224-18:32:12.323 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:32:12.323 00 SCX_CPU1_CS_US/1966     ut_setupevents "SCX", "CPU1", {CSAppName}, CS_BASELINE_MEMORY_INF_EID, "INFO", 1
21-224-18:32:12.328 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:32:12.328 00     SPR-I:OPRO         ; Setup event 1 with CS INFO 54
21-224-18:32:12.329 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:32:12.329 00 SCX_CPU1_CS_US/1967     
21-224-18:32:12.329 00 SCX_CPU1_CS_US/1968     cmdCtr = SCX_CPU1_CS_CMDPC + 1
21-224-18:32:12.329 00 SCX_CPU1_CS_US/1970     /SCX_CPU1_CS_ReportMemory EntryID=segIndex
21-224-18:32:12.341 00 SCX_CPU1_CS_US/1971     
21-224-18:32:12.341 00 SCX_CPU1_CS_US/1972     ut_tlmwait SCX_CPU1_CS_CMDPC, {cmdCtr}
21-224-18:32:12.344 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-224-18:32:13.219 00    TLMH-I:STS          58-012-14:19:34.500 INFO CPU=CPU1 APPNAME=CS EVENT ID=54 Report baseline of Memory Entry 0 is 0x00004D2D
21-224-18:32:15.348 00     SPR-I:STTE         WAIT UNTIL completed
21-224-18:32:15.350 00 SCX_CPU1_CS_US/1973     if (UT_TW_Status = UT_Success) then
21-224-18:32:15.350 00 SCX_CPU1_CS_US/1974       write "<*> Passed (1003;6006) - CS Report User-defined Memory Item command sent properly."
21-224-18:32:15.351 00     SPR-I:OPRO         <*> Passed (1003;6006) - CS Report User-defined Memory Item command sent properly.
21-224-18:32:15.351 00 SCX_CPU1_CS_US/1975       ut_setrequirements CS_1003, "P"
21-224-18:32:15.354 00 SCX_CPU1_CS_US/1976       ut_setrequirements CS_6006, "P"
21-224-18:32:15.355 00 SCX_CPU1_CS_US/1981     endif
21-224-18:32:15.355 00 SCX_CPU1_CS_US/1982     
21-224-18:32:15.355 00 SCX_CPU1_CS_US/1984     ut_tlmwait SCX_CPU1_find_event[1].num_found_messages, 1
21-224-18:32:15.360 00     SPR-I:STTE         WAIT UNTIL completed
21-224-18:32:15.361 00 SCX_CPU1_CS_US/1985     if (UT_TW_Status = UT_Success) then
21-224-18:32:15.361 00 SCX_CPU1_CS_US/1986       write "<*> Passed (1003;6006) - Expected Event Msg ",CS_BASELINE_MEMORY_INF_EID," rcv'd."
21-224-18:32:15.361 00     SPR-I:OPRO         <*> Passed (1003;6006) - Expected Event Msg 54 rcv'd.
21-224-18:32:15.361 00 SCX_CPU1_CS_US/1987       ut_setrequirements CS_1003, "P"
21-224-18:32:15.399 00 SCX_CPU1_CS_US/1988       ut_setrequirements CS_6006, "P"
21-224-18:32:15.400 00 SCX_CPU1_CS_US/1993     endif
21-224-18:32:15.400 00 SCX_CPU1_CS_US/1994     
21-224-18:32:15.400 00 SCX_CPU1_CS_US/1995     wait 5
21-224-18:32:15.400 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-224-18:32:20.404 00 SCX_CPU1_CS_US/1996     
21-224-18:32:20.404 00 SCX_CPU1_CS_US/1997     write ";*********************************************************************"
21-224-18:32:20.404 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:32:20.404 00 SCX_CPU1_CS_US/1998     write ";  Step 4.13: Send the Get User-defined Memory ID command with a valid "
21-224-18:32:20.404 00     SPR-I:OPRO         ;  Step 4.13: Send the Get User-defined Memory ID command with a valid 
21-224-18:32:20.404 00 SCX_CPU1_CS_US/1999     write ";  address. "
21-224-18:32:20.404 00     SPR-I:OPRO         ;  address. 
21-224-18:32:20.405 00 SCX_CPU1_CS_US/2000     write ";*********************************************************************"
21-224-18:32:20.405 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:32:20.405 00 SCX_CPU1_CS_US/2001     ut_setupevents "SCX","CPU1",{CSAppName},CS_GET_ENTRY_ID_MEMORY_INF_EID,"INFO", 1
21-224-18:32:20.411 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:32:20.412 00     SPR-I:OPRO         ; Setup event 1 with CS INFO 65
21-224-18:32:20.412 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:32:20.414 00 SCX_CPU1_CS_US/2002     
21-224-18:32:20.414 00 SCX_CPU1_CS_US/2003     cmdCtr = SCX_CPU1_CS_CMDPC + 1
21-224-18:32:20.415 00 SCX_CPU1_CS_US/2005     /SCX_CPU1_CS_GetMemoryEntryID Address=SCX_CPU1_CS_MEM_RESULT_TABLE[1].StartAddr
21-224-18:32:20.430 00 SCX_CPU1_CS_US/2006     
21-224-18:32:20.431 00 SCX_CPU1_CS_US/2007     ut_tlmwait SCX_CPU1_CS_CMDPC, {cmdCtr}
21-224-18:32:20.441 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-224-18:32:21.224 00    TLMH-I:STS          58-012-14:19:42.500 INFO CPU=CPU1 APPNAME=CS EVENT ID=65 Memory Found Address 0x00B7C350 in Entry ID 1
21-224-18:32:21.226 00    TLMH-I:STS          58-012-14:19:42.500 INFO CPU=CPU1 APPNAME=CS EVENT ID=65 Memory Found Address 0x00B7C350 in Entry ID 3
21-224-18:32:23.445 00     SPR-I:STTE         WAIT UNTIL completed
21-224-18:32:23.446 00 SCX_CPU1_CS_US/2008     if (UT_TW_Status = UT_Success) then
21-224-18:32:23.447 00 SCX_CPU1_CS_US/2009       write "<*> Passed (1003;6009) - CS Get User-defined Memory ID command sent properly."
21-224-18:32:23.447 00     SPR-I:OPRO         <*> Passed (1003;6009) - CS Get User-defined Memory ID command sent properly.
21-224-18:32:23.447 00 SCX_CPU1_CS_US/2010       ut_setrequirements CS_1003, "P"
21-224-18:32:23.449 00 SCX_CPU1_CS_US/2011       ut_setrequirements CS_6009, "P"
21-224-18:32:23.451 00 SCX_CPU1_CS_US/2016     endif
21-224-18:32:23.451 00 SCX_CPU1_CS_US/2017     
21-224-18:32:23.451 00 SCX_CPU1_CS_US/2019     if (SCX_CPU1_find_event[1].num_found_messages > 0) then
21-224-18:32:23.451 00 SCX_CPU1_CS_US/2020       write "<*> Passed (1003) - Expected Event Msg ",CS_GET_ENTRY_ID_MEMORY_INF_EID," rcv'd."
21-224-18:32:23.452 00     SPR-I:OPRO         <*> Passed (1003) - Expected Event Msg 65 rcv'd.
21-224-18:32:23.452 00 SCX_CPU1_CS_US/2021       ut_setrequirements CS_1003, "P"
21-224-18:32:23.453 00 SCX_CPU1_CS_US/2025     endif
21-224-18:32:23.453 00 SCX_CPU1_CS_US/2026     
21-224-18:32:23.453 00 SCX_CPU1_CS_US/2027     wait 5
21-224-18:32:23.453 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-224-18:32:28.458 00 SCX_CPU1_CS_US/2028     
21-224-18:32:28.458 00 SCX_CPU1_CS_US/2029     write ";*********************************************************************"
21-224-18:32:28.458 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:32:28.458 00 SCX_CPU1_CS_US/2030     write ";  Step 4.14: Send the Enable User-defined Memory Checksumming command."
21-224-18:32:28.458 00     SPR-I:OPRO         ;  Step 4.14: Send the Enable User-defined Memory Checksumming command.
21-224-18:32:28.458 00 SCX_CPU1_CS_US/2031     write ";*********************************************************************"
21-224-18:32:28.458 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:32:28.458 00 SCX_CPU1_CS_US/2032     ut_setupevents "SCX", "CPU1", {CSAppName}, CS_ENABLE_MEMORY_INF_EID, "INFO", 1
21-224-18:32:28.460 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:32:28.460 00     SPR-I:OPRO         ; Setup event 1 with CS INFO 53
21-224-18:32:28.460 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:32:28.461 00 SCX_CPU1_CS_US/2033     
21-224-18:32:28.461 00 SCX_CPU1_CS_US/2034     cmdCtr = SCX_CPU1_CS_CMDPC + 1
21-224-18:32:28.461 00 SCX_CPU1_CS_US/2035     
21-224-18:32:28.461 00 SCX_CPU1_CS_US/2037     /SCX_CPU1_CS_EnableMemory
21-224-18:32:28.472 00 SCX_CPU1_CS_US/2038     
21-224-18:32:28.472 00 SCX_CPU1_CS_US/2039     ut_tlmwait SCX_CPU1_CS_CMDPC, {cmdCtr}
21-224-18:32:28.475 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-224-18:32:29.223 00    TLMH-I:STS          58-012-14:19:50.500 INFO CPU=CPU1 APPNAME=CS EVENT ID=53 Checksumming of Memory is Enabled
21-224-18:32:31.478 00     SPR-I:STTE         WAIT UNTIL completed
21-224-18:32:31.479 00 SCX_CPU1_CS_US/2040     if (UT_TW_Status = UT_Success) then
21-224-18:32:31.479 00 SCX_CPU1_CS_US/2041       write "<*> Passed (1003;6001) - CS Enable User-defined Memory Checksumming command sent properly."
21-224-18:32:31.479 00     SPR-I:OPRO         <*> Passed (1003;6001) - CS Enable User-defined Memory Checksumming command sent properly.
21-224-18:32:31.479 00 SCX_CPU1_CS_US/2042       ut_setrequirements CS_1003, "P"
21-224-18:32:31.481 00 SCX_CPU1_CS_US/2043       ut_setrequirements CS_6001, "P"
21-224-18:32:31.483 00 SCX_CPU1_CS_US/2048     endif
21-224-18:32:31.483 00 SCX_CPU1_CS_US/2049     
21-224-18:32:31.483 00 SCX_CPU1_CS_US/2051     ut_tlmwait SCX_CPU1_find_event[1].num_found_messages, 1
21-224-18:32:31.489 00     SPR-I:STTE         WAIT UNTIL completed
21-224-18:32:31.490 00 SCX_CPU1_CS_US/2052     if (UT_TW_Status = UT_Success) then
21-224-18:32:31.490 00 SCX_CPU1_CS_US/2053       write "<*> Passed (1003;6001) - Expected Event Msg ",CS_ENABLE_MEMORY_INF_EID," rcv'd."
21-224-18:32:31.490 00     SPR-I:OPRO         <*> Passed (1003;6001) - Expected Event Msg 53 rcv'd.
21-224-18:32:31.490 00 SCX_CPU1_CS_US/2054       ut_setrequirements CS_1003, "P"
21-224-18:32:31.528 00 SCX_CPU1_CS_US/2055       ut_setrequirements CS_6001, "P"
21-224-18:32:31.529 00 SCX_CPU1_CS_US/2060     endif
21-224-18:32:31.529 00 SCX_CPU1_CS_US/2061     
21-224-18:32:31.529 00 SCX_CPU1_CS_US/2062     wait 5
21-224-18:32:31.529 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-224-18:32:36.533 00 SCX_CPU1_CS_US/2063     
21-224-18:32:36.533 00 SCX_CPU1_CS_US/2064     write ";*********************************************************************"
21-224-18:32:36.533 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:32:36.534 00 SCX_CPU1_CS_US/2065     write ";  Step 4.15: Send the Disable User-defined Memory Item command for an "
21-224-18:32:36.534 00     SPR-I:OPRO         ;  Step 4.15: Send the Disable User-defined Memory Item command for an 
21-224-18:32:36.534 00 SCX_CPU1_CS_US/2066     write ";  ENABLED entry."
21-224-18:32:36.534 00     SPR-I:OPRO         ;  ENABLED entry.
21-224-18:32:36.534 00 SCX_CPU1_CS_US/2067     write ";*********************************************************************"
21-224-18:32:36.534 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:32:36.534 00 SCX_CPU1_CS_US/2070     foundSeg=FALSE
21-224-18:32:36.534 00 SCX_CPU1_CS_US/2071     
21-224-18:32:36.534 00 SCX_CPU1_CS_US/2072     for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 DO
21-224-18:32:36.534 00 SCX_CPU1_CS_US/2073       if (p@SCX_CPU1_CS_MEM_RESULT_TABLE[i].State = "Enabled") AND (foundSeg = FALSE) then
21-224-18:32:36.535 00 SCX_CPU1_CS_US/2074         segIndex = i
21-224-18:32:36.535 00 SCX_CPU1_CS_US/2075         foundSeg = TRUE
21-224-18:32:36.535 00 SCX_CPU1_CS_US/2076       endif
21-224-18:32:36.535 00 SCX_CPU1_CS_US/2077     enddo
21-224-18:32:36.536 00 SCX_CPU1_CS_US/2072     for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 DO
21-224-18:32:36.536 00 SCX_CPU1_CS_US/2073       if (p@SCX_CPU1_CS_MEM_RESULT_TABLE[i].State = "Enabled") AND (foundSeg = FALSE) then
21-224-18:32:36.537 00 SCX_CPU1_CS_US/2076       endif
21-224-18:32:36.537 00 SCX_CPU1_CS_US/2077     enddo
21-224-18:32:36.538 00 SCX_CPU1_CS_US/2072     for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 DO
21-224-18:32:36.538 00 SCX_CPU1_CS_US/2073       if (p@SCX_CPU1_CS_MEM_RESULT_TABLE[i].State = "Enabled") AND (foundSeg = FALSE) then
21-224-18:32:36.538 00 SCX_CPU1_CS_US/2076       endif
21-224-18:32:36.538 00 SCX_CPU1_CS_US/2077     enddo
21-224-18:32:36.539 00 SCX_CPU1_CS_US/2072     for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 DO
21-224-18:32:36.540 00 SCX_CPU1_CS_US/2073       if (p@SCX_CPU1_CS_MEM_RESULT_TABLE[i].State = "Enabled") AND (foundSeg = FALSE) then
21-224-18:32:36.540 00 SCX_CPU1_CS_US/2076       endif
21-224-18:32:36.541 00 SCX_CPU1_CS_US/2077     enddo
21-224-18:32:36.542 00 SCX_CPU1_CS_US/2072     for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 DO
21-224-18:32:36.542 00 SCX_CPU1_CS_US/2073       if (p@SCX_CPU1_CS_MEM_RESULT_TABLE[i].State = "Enabled") AND (foundSeg = FALSE) then
21-224-18:32:36.543 00 SCX_CPU1_CS_US/2076       endif
21-224-18:32:36.543 00 SCX_CPU1_CS_US/2077     enddo
21-224-18:32:36.543 00 SCX_CPU1_CS_US/2072     for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 DO
21-224-18:32:36.544 00 SCX_CPU1_CS_US/2073       if (p@SCX_CPU1_CS_MEM_RESULT_TABLE[i].State = "Enabled") AND (foundSeg = FALSE) then
21-224-18:32:36.544 00 SCX_CPU1_CS_US/2076       endif
21-224-18:32:36.544 00 SCX_CPU1_CS_US/2077     enddo
21-224-18:32:36.545 00 SCX_CPU1_CS_US/2072     for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 DO
21-224-18:32:36.545 00 SCX_CPU1_CS_US/2073       if (p@SCX_CPU1_CS_MEM_RESULT_TABLE[i].State = "Enabled") AND (foundSeg = FALSE) then
21-224-18:32:36.546 00 SCX_CPU1_CS_US/2076       endif
21-224-18:32:36.546 00 SCX_CPU1_CS_US/2077     enddo
21-224-18:32:36.547 00 SCX_CPU1_CS_US/2072     for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 DO
21-224-18:32:36.548 00 SCX_CPU1_CS_US/2073       if (p@SCX_CPU1_CS_MEM_RESULT_TABLE[i].State = "Enabled") AND (foundSeg = FALSE) then
21-224-18:32:36.548 00 SCX_CPU1_CS_US/2076       endif
21-224-18:32:36.548 00 SCX_CPU1_CS_US/2077     enddo
21-224-18:32:36.549 00 SCX_CPU1_CS_US/2072     for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 DO
21-224-18:32:36.549 00 SCX_CPU1_CS_US/2073       if (p@SCX_CPU1_CS_MEM_RESULT_TABLE[i].State = "Enabled") AND (foundSeg = FALSE) then
21-224-18:32:36.550 00 SCX_CPU1_CS_US/2076       endif
21-224-18:32:36.550 00 SCX_CPU1_CS_US/2077     enddo
21-224-18:32:36.551 00 SCX_CPU1_CS_US/2072     for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 DO
21-224-18:32:36.551 00 SCX_CPU1_CS_US/2073       if (p@SCX_CPU1_CS_MEM_RESULT_TABLE[i].State = "Enabled") AND (foundSeg = FALSE) then
21-224-18:32:36.552 00 SCX_CPU1_CS_US/2076       endif
21-224-18:32:36.552 00 SCX_CPU1_CS_US/2077     enddo
21-224-18:32:36.553 00 SCX_CPU1_CS_US/2072     for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 DO
21-224-18:32:36.553 00 SCX_CPU1_CS_US/2073       if (p@SCX_CPU1_CS_MEM_RESULT_TABLE[i].State = "Enabled") AND (foundSeg = FALSE) then
21-224-18:32:36.554 00 SCX_CPU1_CS_US/2076       endif
21-224-18:32:36.554 00 SCX_CPU1_CS_US/2077     enddo
21-224-18:32:36.555 00 SCX_CPU1_CS_US/2072     for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 DO
21-224-18:32:36.555 00 SCX_CPU1_CS_US/2073       if (p@SCX_CPU1_CS_MEM_RESULT_TABLE[i].State = "Enabled") AND (foundSeg = FALSE) then
21-224-18:32:36.556 00 SCX_CPU1_CS_US/2076       endif
21-224-18:32:36.556 00 SCX_CPU1_CS_US/2077     enddo
21-224-18:32:36.557 00 SCX_CPU1_CS_US/2072     for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 DO
21-224-18:32:36.557 00 SCX_CPU1_CS_US/2073       if (p@SCX_CPU1_CS_MEM_RESULT_TABLE[i].State = "Enabled") AND (foundSeg = FALSE) then
21-224-18:32:36.558 00 SCX_CPU1_CS_US/2076       endif
21-224-18:32:36.558 00 SCX_CPU1_CS_US/2077     enddo
21-224-18:32:36.559 00 SCX_CPU1_CS_US/2072     for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 DO
21-224-18:32:36.560 00 SCX_CPU1_CS_US/2073       if (p@SCX_CPU1_CS_MEM_RESULT_TABLE[i].State = "Enabled") AND (foundSeg = FALSE) then
21-224-18:32:36.560 00 SCX_CPU1_CS_US/2076       endif
21-224-18:32:36.560 00 SCX_CPU1_CS_US/2077     enddo
21-224-18:32:36.561 00 SCX_CPU1_CS_US/2072     for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 DO
21-224-18:32:36.561 00 SCX_CPU1_CS_US/2073       if (p@SCX_CPU1_CS_MEM_RESULT_TABLE[i].State = "Enabled") AND (foundSeg = FALSE) then
21-224-18:32:36.561 00 SCX_CPU1_CS_US/2076       endif
21-224-18:32:36.561 00 SCX_CPU1_CS_US/2077     enddo
21-224-18:32:36.562 00 SCX_CPU1_CS_US/2072     for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 DO
21-224-18:32:36.563 00 SCX_CPU1_CS_US/2073       if (p@SCX_CPU1_CS_MEM_RESULT_TABLE[i].State = "Enabled") AND (foundSeg = FALSE) then
21-224-18:32:36.563 00 SCX_CPU1_CS_US/2076       endif
21-224-18:32:36.563 00 SCX_CPU1_CS_US/2077     enddo
21-224-18:32:36.564 00 SCX_CPU1_CS_US/2072     for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 DO
21-224-18:32:36.564 00 SCX_CPU1_CS_US/2078     
21-224-18:32:36.565 00 SCX_CPU1_CS_US/2079     if (foundSeg = TRUE) then
21-224-18:32:36.565 00 SCX_CPU1_CS_US/2080       write "; Enabled entry found at index ", segIndex
21-224-18:32:36.565 00     SPR-I:OPRO         ; Enabled entry found at index 0
21-224-18:32:36.565 00 SCX_CPU1_CS_US/2083     endif
21-224-18:32:36.566 00 SCX_CPU1_CS_US/2084     
21-224-18:32:36.566 00 SCX_CPU1_CS_US/2085     ut_setupevents "SCX","CPU1",{CSAppName},CS_DISABLE_MEMORY_ENTRY_INF_EID,"INFO",1
21-224-18:32:36.569 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:32:36.570 00     SPR-I:OPRO         ; Setup event 1 with CS INFO 63
21-224-18:32:36.571 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:32:36.572 00 SCX_CPU1_CS_US/2086     
21-224-18:32:36.572 00 SCX_CPU1_CS_US/2087     cmdCtr = SCX_CPU1_CS_CMDPC + 1
21-224-18:32:36.572 00 SCX_CPU1_CS_US/2089     /SCX_CPU1_CS_DisableMemoryEntry EntryID=segIndex
21-224-18:32:36.586 00 SCX_CPU1_CS_US/2090     
21-224-18:32:36.586 00 SCX_CPU1_CS_US/2091     ut_tlmwait SCX_CPU1_CS_CMDPC, {cmdCtr}
21-224-18:32:36.590 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-224-18:32:37.223 00    TLMH-I:STS          58-012-14:19:58.500 INFO CPU=CPU1 APPNAME=CS EVENT ID=63 Checksumming of Memory Entry ID 0 is Disabled
21-224-18:32:39.593 00     SPR-I:STTE         WAIT UNTIL completed
21-224-18:32:39.596 00 SCX_CPU1_CS_US/2092     if (UT_TW_Status = UT_Success) then
21-224-18:32:39.596 00 SCX_CPU1_CS_US/2093       write "<*> Passed (1003;6004) - CS Disable User-defined Memory Item command sent properly."
21-224-18:32:39.596 00     SPR-I:OPRO         <*> Passed (1003;6004) - CS Disable User-defined Memory Item command sent properly.
21-224-18:32:39.596 00 SCX_CPU1_CS_US/2094       ut_setrequirements CS_1003, "P"
21-224-18:32:39.600 00 SCX_CPU1_CS_US/2095       ut_setrequirements CS_6004, "P"
21-224-18:32:39.604 00 SCX_CPU1_CS_US/2100     endif
21-224-18:32:39.604 00 SCX_CPU1_CS_US/2101     
21-224-18:32:39.604 00 SCX_CPU1_CS_US/2103     ut_tlmwait SCX_CPU1_find_event[1].num_found_messages, 1
21-224-18:32:39.618 00     SPR-I:STTE         WAIT UNTIL completed
21-224-18:32:39.620 00 SCX_CPU1_CS_US/2104     if (UT_TW_Status = UT_Success) then
21-224-18:32:39.621 00 SCX_CPU1_CS_US/2105       write "<*> Passed (1003;6004) - Expected Event Msg ",CS_DISABLE_MEMORY_ENTRY_INF_EID," rcv'd."
21-224-18:32:39.621 00     SPR-I:OPRO         <*> Passed (1003;6004) - Expected Event Msg 63 rcv'd.
21-224-18:32:39.621 00 SCX_CPU1_CS_US/2106       ut_setrequirements CS_1003, "P"
21-224-18:32:39.666 00 SCX_CPU1_CS_US/2107       ut_setrequirements CS_6004, "P"
21-224-18:32:39.667 00 SCX_CPU1_CS_US/2112     endif
21-224-18:32:39.667 00 SCX_CPU1_CS_US/2113     
21-224-18:32:39.667 00 SCX_CPU1_CS_US/2114     wait 5
21-224-18:32:39.667 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-224-18:32:44.671 00 SCX_CPU1_CS_US/2115     
21-224-18:32:44.671 00 SCX_CPU1_CS_US/2116     write ";*********************************************************************"
21-224-18:32:44.672 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:32:44.672 00 SCX_CPU1_CS_US/2117     write ";  Step 4.16: Dump the Results table.         "
21-224-18:32:44.672 00     SPR-I:OPRO         ;  Step 4.16: Dump the Results table.         
21-224-18:32:44.672 00 SCX_CPU1_CS_US/2118     write ";*********************************************************************"
21-224-18:32:44.672 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:32:44.672 00 SCX_CPU1_CS_US/2119     cmdCtr = SCX_CPU1_TBL_CMDPC + 1
21-224-18:32:44.672 00 SCX_CPU1_CS_US/2120     
21-224-18:32:44.672 00 SCX_CPU1_CS_US/2121     s get_tbl_to_cvt (ramDir,memResTblName,"A","cpu1_usrrestbl4_16",hostCPU,resTblId)
21-224-18:32:44.673 00     SPR-I:STS          Loading file /s/opr/accounts/cfs_test/prc/get_tbl_to_cvt.i
21-224-18:32:44.675 00     SPR-I:STS          Procedure GET_TBL_TO_CVT started
21-224-18:32:44.675 00 GET_TBL_TO_CVT/2        ;
21-224-18:32:44.675 00 GET_TBL_TO_CVT/3        local logging = %liv (log_procedure)
21-224-18:32:44.676 00 GET_TBL_TO_CVT/4        %liv (log_procedure) = FALSE
21-224-18:32:44.695 00     SPR-I:OPRO         Sending Command: /SCX_CPU1_TBL_DUMP ACTIVE DTABLENAME="CS.ResMemoryTbl" DFILENAME="/ram/cpu1_usrrestbl4_16"
21-224-18:32:44.701 00     SPR-I:STTE         Wait mode - waiting 15 seconds ...
21-224-18:32:50.726 00    TLMH-I:STS          58-012-14:20:12.003 INFO CPU=CPU1 APPNAME=CFE_TBL EVENT ID=14 Successfully dumped Table 'CS.ResMemoryTbl' to '/ram/cpu1_usrrestbl4_16'
21-224-18:32:59.714 00     SPR-I:OPRO         
21-224-18:32:59.714 00     SPR-I:OPRO            The TBLNAME is: CS.ResMemoryTbl
21-224-18:32:59.714 00     SPR-I:OPRO               The APID is: P0FB1
21-224-18:32:59.714 00     SPR-I:OPRO                The CPU is: CPU3
21-224-18:32:59.714 00     SPR-I:OPRO         The IP Address is: 192.168.1.8
21-224-18:32:59.717 00     SPR-I:OPRO         The perl command is: perl /s/opr/accounts/global/tools/ftp.pl RAM:0 cpu1_usrrestbl4_16 cpu1_usrrestbl4_16 binary 192.168.1.8
21-224-18:32:59.869 00     SPR-I:OPRO         Return code from ftp_file.pl: 0
21-224-18:32:59.869 00     SPR-I:STTE         Wait mode - waiting 15 seconds ...
21-224-18:33:14.881 00     SPR-I:OPRO         
21-224-18:33:14.902 00     SPR-I:OPRO         The unix command is cvt -ws file_list[4017].file_write_time "`date +%y-%j-%T -r /s/opr/accounts/cfs_test/image/cpu1_usrrestbl4_16`"
21-224-18:33:14.902 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-224-18:33:19.906 00 GET_TBL_TO_CVT/238      
21-224-18:33:19.907 00 GET_TBL_TO_CVT/239      ENDPROC
21-224-18:33:19.907 00     SPR-I:STS          Procedure GET_TBL_TO_CVT completed
21-224-18:33:19.908 00 SCX_CPU1_CS_US/2122     wait 5
21-224-18:33:19.908 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-224-18:33:24.912 00 SCX_CPU1_CS_US/2123     
21-224-18:33:24.912 00 SCX_CPU1_CS_US/2124     ut_tlmwait SCX_CPU1_TBL_CMDPC, {cmdCtr}
21-224-18:33:24.919 00     SPR-I:STTE         WAIT UNTIL completed
21-224-18:33:24.920 00 SCX_CPU1_CS_US/2125     if (UT_TW_Status = UT_Success) then
21-224-18:33:24.920 00 SCX_CPU1_CS_US/2126       write "<*> Passed (6008) - Dump of User-defined Memory Results Table successful."
21-224-18:33:24.920 00     SPR-I:OPRO         <*> Passed (6008) - Dump of User-defined Memory Results Table successful.
21-224-18:33:24.920 00 SCX_CPU1_CS_US/2127       ut_setrequirements CS_6008, "P"
21-224-18:33:24.921 00 SCX_CPU1_CS_US/2131     endif
21-224-18:33:24.921 00 SCX_CPU1_CS_US/2132     
21-224-18:33:24.921 00 SCX_CPU1_CS_US/2133     write ";*********************************************************************"
21-224-18:33:24.921 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:33:24.921 00 SCX_CPU1_CS_US/2134     write ";  Step 4.17: Send the Recompute User-defined Memory Item command for "
21-224-18:33:24.921 00     SPR-I:OPRO         ;  Step 4.17: Send the Recompute User-defined Memory Item command for 
21-224-18:33:24.921 00 SCX_CPU1_CS_US/2135     write ";  the entry used in Step 4.15 above.                   "
21-224-18:33:24.921 00     SPR-I:OPRO         ;  the entry used in Step 4.15 above.                   
21-224-18:33:24.921 00 SCX_CPU1_CS_US/2136     write ";*********************************************************************"
21-224-18:33:24.921 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:33:24.921 00 SCX_CPU1_CS_US/2137     ut_setupevents "SCX", "CPU1", {CSAppName}, CS_RECOMPUTE_MEMORY_STARTED_DBG_EID, "DEBUG", 1
21-224-18:33:24.922 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:33:24.922 00     SPR-I:OPRO         ; Setup event 1 with CS DEBUG 57
21-224-18:33:24.922 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:33:24.937 00 SCX_CPU1_CS_US/2138     ut_setupevents "SCX", "CPU1", {CSAppName}, CS_RECOMPUTE_FINISH_EEPROM_MEMORY_INF_EID, "INFO", 2
21-224-18:33:24.938 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:33:24.939 00     SPR-I:OPRO         ; Setup event 2 with CS INFO 95
21-224-18:33:24.939 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:33:24.939 00 SCX_CPU1_CS_US/2139     
21-224-18:33:24.939 00 SCX_CPU1_CS_US/2140     cmdCtr = SCX_CPU1_CS_CMDPC + 1
21-224-18:33:24.939 00 SCX_CPU1_CS_US/2142     /SCX_CPU1_CS_RecomputeMemory EntryID=segIndex
21-224-18:33:24.951 00 SCX_CPU1_CS_US/2143     
21-224-18:33:24.951 00 SCX_CPU1_CS_US/2144     ut_tlmwait SCX_CPU1_CS_CMDPC, {cmdCtr}
21-224-18:33:24.954 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-224-18:33:25.722 00    TLMH-I:STS          58-012-14:20:47.001 DEBUG CPU=CPU1 APPNAME=CS EVENT ID=57 Recompute baseline of Memory Entry ID 0 started
21-224-18:33:26.726 00    TLMH-I:STS          58-012-14:20:48.050 INFO CPU=CPU1 APPNAME=CS EVENT ID=95 Memory entry 0 recompute finished. New baseline is 0X00004D2D
21-224-18:33:26.956 00     SPR-I:STTE         WAIT UNTIL completed
21-224-18:33:26.959 00 SCX_CPU1_CS_US/2145     if (UT_TW_Status = UT_Success) then
21-224-18:33:26.959 00 SCX_CPU1_CS_US/2146       write "<*> Passed (1003;6006) - CS Recompute User-defined Memory Item command sent properly."
21-224-18:33:26.959 00     SPR-I:OPRO         <*> Passed (1003;6006) - CS Recompute User-defined Memory Item command sent properly.
21-224-18:33:26.959 00 SCX_CPU1_CS_US/2147       ut_setrequirements CS_1003, "P"
21-224-18:33:26.964 00 SCX_CPU1_CS_US/2148       ut_setrequirements CS_6006, "P"
21-224-18:33:26.968 00 SCX_CPU1_CS_US/2153     endif
21-224-18:33:26.968 00 SCX_CPU1_CS_US/2154     
21-224-18:33:26.968 00 SCX_CPU1_CS_US/2156     ut_tlmwait SCX_CPU1_find_event[1].num_found_messages, 1
21-224-18:33:26.982 00     SPR-I:STTE         WAIT UNTIL completed
21-224-18:33:26.984 00 SCX_CPU1_CS_US/2157     if (UT_TW_Status = UT_Success) then
21-224-18:33:26.984 00 SCX_CPU1_CS_US/2158       write "<*> Passed (1003;6005) - Expected Event Msg ",CS_RECOMPUTE_MEMORY_STARTED_DBG_EID," rcv'd."
21-224-18:33:26.985 00     SPR-I:OPRO         <*> Passed (1003;6005) - Expected Event Msg 57 rcv'd.
21-224-18:33:26.985 00 SCX_CPU1_CS_US/2159       ut_setrequirements CS_1003, "P"
21-224-18:33:27.028 00 SCX_CPU1_CS_US/2160       ut_setrequirements CS_6005, "P"
21-224-18:33:27.029 00 SCX_CPU1_CS_US/2165     endif
21-224-18:33:27.029 00 SCX_CPU1_CS_US/2166     
21-224-18:33:27.029 00 SCX_CPU1_CS_US/2168     ut_tlmwait SCX_CPU1_find_event[2].num_found_messages, 1, 100
21-224-18:33:27.032 00     SPR-I:STTE         WAIT UNTIL completed
21-224-18:33:27.032 00 SCX_CPU1_CS_US/2169     if (UT_TW_Status = UT_Success) then
21-224-18:33:27.032 00 SCX_CPU1_CS_US/2170       write "<*> Passed (1003;6005.1) - Expected Event Msg ",CS_RECOMPUTE_FINISH_EEPROM_MEMORY_INF_EID," rcv'd."
21-224-18:33:27.032 00     SPR-I:OPRO         <*> Passed (1003;6005.1) - Expected Event Msg 95 rcv'd.
21-224-18:33:27.032 00 SCX_CPU1_CS_US/2171       ut_setrequirements CS_1003, "P"
21-224-18:33:27.033 00 SCX_CPU1_CS_US/2172       ut_setrequirements CS_60051, "P"
21-224-18:33:27.034 00 SCX_CPU1_CS_US/2177     endif
21-224-18:33:27.034 00 SCX_CPU1_CS_US/2178     
21-224-18:33:27.034 00 SCX_CPU1_CS_US/2179     wait 5
21-224-18:33:27.034 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-224-18:33:32.066 00 SCX_CPU1_CS_US/2180     
21-224-18:33:32.066 00 SCX_CPU1_CS_US/2181     write ";*********************************************************************"
21-224-18:33:32.066 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:33:32.066 00 SCX_CPU1_CS_US/2182     write ";  Step 4.18: Send the Report User-defined Memory Item command for the "
21-224-18:33:32.066 00     SPR-I:OPRO         ;  Step 4.18: Send the Report User-defined Memory Item command for the 
21-224-18:33:32.067 00 SCX_CPU1_CS_US/2183     write ";  entry used in Step 4.15 above.                   "
21-224-18:33:32.067 00     SPR-I:OPRO         ;  entry used in Step 4.15 above.                   
21-224-18:33:32.067 00 SCX_CPU1_CS_US/2184     write ";*********************************************************************"
21-224-18:33:32.067 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:33:32.067 00 SCX_CPU1_CS_US/2185     ut_setupevents "SCX", "CPU1", {CSAppName}, CS_BASELINE_MEMORY_INF_EID, "INFO", 1
21-224-18:33:32.073 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:33:32.074 00     SPR-I:OPRO         ; Setup event 1 with CS INFO 54
21-224-18:33:32.074 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:33:32.076 00 SCX_CPU1_CS_US/2186     
21-224-18:33:32.076 00 SCX_CPU1_CS_US/2187     cmdCtr = SCX_CPU1_CS_CMDPC + 1
21-224-18:33:32.076 00 SCX_CPU1_CS_US/2189     /SCX_CPU1_CS_ReportMemory EntryID=segIndex
21-224-18:33:32.092 00 SCX_CPU1_CS_US/2190     
21-224-18:33:32.092 00 SCX_CPU1_CS_US/2191     ut_tlmwait SCX_CPU1_CS_CMDPC, {cmdCtr}
21-224-18:33:32.103 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-224-18:33:32.719 00    TLMH-I:STS          58-012-14:20:54.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=54 Report baseline of Memory Entry 0 is 0x00004D2D
21-224-18:33:35.106 00     SPR-I:STTE         WAIT UNTIL completed
21-224-18:33:35.108 00 SCX_CPU1_CS_US/2192     if (UT_TW_Status = UT_Success) then
21-224-18:33:35.108 00 SCX_CPU1_CS_US/2193       write "<*> Passed (1003;6006) - CS Report User-defined Memory Item command sent properly."
21-224-18:33:35.108 00     SPR-I:OPRO         <*> Passed (1003;6006) - CS Report User-defined Memory Item command sent properly.
21-224-18:33:35.108 00 SCX_CPU1_CS_US/2194       ut_setrequirements CS_1003, "P"
21-224-18:33:35.111 00 SCX_CPU1_CS_US/2195       ut_setrequirements CS_6006, "P"
21-224-18:33:35.114 00 SCX_CPU1_CS_US/2200     endif
21-224-18:33:35.114 00 SCX_CPU1_CS_US/2201     
21-224-18:33:35.115 00 SCX_CPU1_CS_US/2203     ut_tlmwait SCX_CPU1_find_event[1].num_found_messages, 1
21-224-18:33:35.120 00     SPR-I:STTE         WAIT UNTIL completed
21-224-18:33:35.121 00 SCX_CPU1_CS_US/2204     if (UT_TW_Status = UT_Success) then
21-224-18:33:35.121 00 SCX_CPU1_CS_US/2205       write "<*> Passed (1003;6006) - Expected Event Msg ",CS_BASELINE_MEMORY_INF_EID," rcv'd."
21-224-18:33:35.121 00     SPR-I:OPRO         <*> Passed (1003;6006) - Expected Event Msg 54 rcv'd.
21-224-18:33:35.121 00 SCX_CPU1_CS_US/2206       ut_setrequirements CS_1003, "P"
21-224-18:33:35.149 00 SCX_CPU1_CS_US/2207       ut_setrequirements CS_6006, "P"
21-224-18:33:35.150 00 SCX_CPU1_CS_US/2212     endif
21-224-18:33:35.150 00 SCX_CPU1_CS_US/2213     
21-224-18:33:35.150 00 SCX_CPU1_CS_US/2214     wait 5
21-224-18:33:35.150 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-224-18:33:40.155 00 SCX_CPU1_CS_US/2215     
21-224-18:33:40.155 00 SCX_CPU1_CS_US/2216     write ";*********************************************************************"
21-224-18:33:40.155 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:33:40.155 00 SCX_CPU1_CS_US/2217     write ";  Step 4.19: Send the Get User-defined Memory ID command with a valid "
21-224-18:33:40.155 00     SPR-I:OPRO         ;  Step 4.19: Send the Get User-defined Memory ID command with a valid 
21-224-18:33:40.155 00 SCX_CPU1_CS_US/2218     write ";  address. "
21-224-18:33:40.155 00     SPR-I:OPRO         ;  address. 
21-224-18:33:40.155 00 SCX_CPU1_CS_US/2219     write ";*********************************************************************"
21-224-18:33:40.155 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:33:40.155 00 SCX_CPU1_CS_US/2220     ut_setupevents "SCX","CPU1",{CSAppName},CS_GET_ENTRY_ID_MEMORY_INF_EID,"INFO", 1
21-224-18:33:40.160 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:33:40.160 00     SPR-I:OPRO         ; Setup event 1 with CS INFO 65
21-224-18:33:40.160 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:33:40.161 00 SCX_CPU1_CS_US/2221     
21-224-18:33:40.161 00 SCX_CPU1_CS_US/2222     cmdCtr = SCX_CPU1_CS_CMDPC + 1
21-224-18:33:40.161 00 SCX_CPU1_CS_US/2224     /SCX_CPU1_CS_GetMemoryEntryID Address=SCX_CPU1_CS_MEM_RESULT_TABLE[1].StartAddr
21-224-18:33:40.162 00 SCX_CPU1_CS_US/2225     
21-224-18:33:40.162 00 SCX_CPU1_CS_US/2226     ut_tlmwait SCX_CPU1_CS_CMDPC, {cmdCtr}
21-224-18:33:40.164 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-224-18:33:40.722 00    TLMH-I:STS          58-012-14:21:02.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=65 Memory Found Address 0x00B7C350 in Entry ID 1
21-224-18:33:40.723 00    TLMH-I:STS          58-012-14:21:02.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=65 Memory Found Address 0x00B7C350 in Entry ID 3
21-224-18:33:43.167 00     SPR-I:STTE         WAIT UNTIL completed
21-224-18:33:43.168 00 SCX_CPU1_CS_US/2227     if (UT_TW_Status = UT_Success) then
21-224-18:33:43.168 00 SCX_CPU1_CS_US/2228       write "<*> Passed (1003;6009) - CS Get User-defined Memory ID command sent properly."
21-224-18:33:43.168 00     SPR-I:OPRO         <*> Passed (1003;6009) - CS Get User-defined Memory ID command sent properly.
21-224-18:33:43.168 00 SCX_CPU1_CS_US/2229       ut_setrequirements CS_1003, "P"
21-224-18:33:43.170 00 SCX_CPU1_CS_US/2230       ut_setrequirements CS_6009, "P"
21-224-18:33:43.173 00 SCX_CPU1_CS_US/2235     endif
21-224-18:33:43.173 00 SCX_CPU1_CS_US/2236     
21-224-18:33:43.173 00 SCX_CPU1_CS_US/2238     if (SCX_CPU1_find_event[1].num_found_messages > 0) then
21-224-18:33:43.173 00 SCX_CPU1_CS_US/2239       write "<*> Passed (1003) - Expected Event Msg ",CS_GET_ENTRY_ID_MEMORY_INF_EID," rcv'd."
21-224-18:33:43.173 00     SPR-I:OPRO         <*> Passed (1003) - Expected Event Msg 65 rcv'd.
21-224-18:33:43.173 00 SCX_CPU1_CS_US/2240       ut_setrequirements CS_1003, "P"
21-224-18:33:43.174 00 SCX_CPU1_CS_US/2244     endif
21-224-18:33:43.174 00 SCX_CPU1_CS_US/2245     
21-224-18:33:43.174 00 SCX_CPU1_CS_US/2246     wait 5
21-224-18:33:43.174 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-224-18:33:48.178 00 SCX_CPU1_CS_US/2247     
21-224-18:33:48.178 00 SCX_CPU1_CS_US/2248     write ";*********************************************************************"
21-224-18:33:48.178 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:33:48.179 00 SCX_CPU1_CS_US/2249     write ";  Step 4.20: Send the Enable User-defined Memory Item command for a "
21-224-18:33:48.179 00     SPR-I:OPRO         ;  Step 4.20: Send the Enable User-defined Memory Item command for a 
21-224-18:33:48.179 00 SCX_CPU1_CS_US/2250     write ";  DISABLED entry. "
21-224-18:33:48.179 00     SPR-I:OPRO         ;  DISABLED entry. 
21-224-18:33:48.179 00 SCX_CPU1_CS_US/2251     write ";*********************************************************************"
21-224-18:33:48.179 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:33:48.179 00 SCX_CPU1_CS_US/2254     foundSeg=FALSE
21-224-18:33:48.179 00 SCX_CPU1_CS_US/2255     
21-224-18:33:48.179 00 SCX_CPU1_CS_US/2256     for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 DO
21-224-18:33:48.179 00 SCX_CPU1_CS_US/2257       if (p@SCX_CPU1_CS_MEM_RESULT_TABLE[i].State = "Disabled") AND (foundSeg = FALSE) then
21-224-18:33:48.179 00 SCX_CPU1_CS_US/2258         segIndex = i
21-224-18:33:48.179 00 SCX_CPU1_CS_US/2259         foundSeg = TRUE
21-224-18:33:48.179 00 SCX_CPU1_CS_US/2260       endif
21-224-18:33:48.179 00 SCX_CPU1_CS_US/2261     enddo
21-224-18:33:48.180 00 SCX_CPU1_CS_US/2256     for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 DO
21-224-18:33:48.180 00 SCX_CPU1_CS_US/2257       if (p@SCX_CPU1_CS_MEM_RESULT_TABLE[i].State = "Disabled") AND (foundSeg = FALSE) then
21-224-18:33:48.180 00 SCX_CPU1_CS_US/2260       endif
21-224-18:33:48.180 00 SCX_CPU1_CS_US/2261     enddo
21-224-18:33:48.181 00 SCX_CPU1_CS_US/2256     for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 DO
21-224-18:33:48.181 00 SCX_CPU1_CS_US/2257       if (p@SCX_CPU1_CS_MEM_RESULT_TABLE[i].State = "Disabled") AND (foundSeg = FALSE) then
21-224-18:33:48.181 00 SCX_CPU1_CS_US/2260       endif
21-224-18:33:48.181 00 SCX_CPU1_CS_US/2261     enddo
21-224-18:33:48.182 00 SCX_CPU1_CS_US/2256     for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 DO
21-224-18:33:48.182 00 SCX_CPU1_CS_US/2257       if (p@SCX_CPU1_CS_MEM_RESULT_TABLE[i].State = "Disabled") AND (foundSeg = FALSE) then
21-224-18:33:48.182 00 SCX_CPU1_CS_US/2260       endif
21-224-18:33:48.183 00 SCX_CPU1_CS_US/2261     enddo
21-224-18:33:48.183 00 SCX_CPU1_CS_US/2256     for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 DO
21-224-18:33:48.183 00 SCX_CPU1_CS_US/2257       if (p@SCX_CPU1_CS_MEM_RESULT_TABLE[i].State = "Disabled") AND (foundSeg = FALSE) then
21-224-18:33:48.183 00 SCX_CPU1_CS_US/2260       endif
21-224-18:33:48.183 00 SCX_CPU1_CS_US/2261     enddo
21-224-18:33:48.183 00 SCX_CPU1_CS_US/2256     for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 DO
21-224-18:33:48.183 00 SCX_CPU1_CS_US/2257       if (p@SCX_CPU1_CS_MEM_RESULT_TABLE[i].State = "Disabled") AND (foundSeg = FALSE) then
21-224-18:33:48.183 00 SCX_CPU1_CS_US/2260       endif
21-224-18:33:48.183 00 SCX_CPU1_CS_US/2261     enddo
21-224-18:33:48.184 00 SCX_CPU1_CS_US/2256     for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 DO
21-224-18:33:48.184 00 SCX_CPU1_CS_US/2257       if (p@SCX_CPU1_CS_MEM_RESULT_TABLE[i].State = "Disabled") AND (foundSeg = FALSE) then
21-224-18:33:48.184 00 SCX_CPU1_CS_US/2260       endif
21-224-18:33:48.184 00 SCX_CPU1_CS_US/2261     enddo
21-224-18:33:48.184 00 SCX_CPU1_CS_US/2256     for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 DO
21-224-18:33:48.184 00 SCX_CPU1_CS_US/2257       if (p@SCX_CPU1_CS_MEM_RESULT_TABLE[i].State = "Disabled") AND (foundSeg = FALSE) then
21-224-18:33:48.185 00 SCX_CPU1_CS_US/2260       endif
21-224-18:33:48.185 00 SCX_CPU1_CS_US/2261     enddo
21-224-18:33:48.185 00 SCX_CPU1_CS_US/2256     for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 DO
21-224-18:33:48.185 00 SCX_CPU1_CS_US/2257       if (p@SCX_CPU1_CS_MEM_RESULT_TABLE[i].State = "Disabled") AND (foundSeg = FALSE) then
21-224-18:33:48.185 00 SCX_CPU1_CS_US/2260       endif
21-224-18:33:48.185 00 SCX_CPU1_CS_US/2261     enddo
21-224-18:33:48.185 00 SCX_CPU1_CS_US/2256     for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 DO
21-224-18:33:48.185 00 SCX_CPU1_CS_US/2257       if (p@SCX_CPU1_CS_MEM_RESULT_TABLE[i].State = "Disabled") AND (foundSeg = FALSE) then
21-224-18:33:48.185 00 SCX_CPU1_CS_US/2260       endif
21-224-18:33:48.186 00 SCX_CPU1_CS_US/2261     enddo
21-224-18:33:48.186 00 SCX_CPU1_CS_US/2256     for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 DO
21-224-18:33:48.186 00 SCX_CPU1_CS_US/2257       if (p@SCX_CPU1_CS_MEM_RESULT_TABLE[i].State = "Disabled") AND (foundSeg = FALSE) then
21-224-18:33:48.186 00 SCX_CPU1_CS_US/2260       endif
21-224-18:33:48.186 00 SCX_CPU1_CS_US/2261     enddo
21-224-18:33:48.186 00 SCX_CPU1_CS_US/2256     for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 DO
21-224-18:33:48.186 00 SCX_CPU1_CS_US/2257       if (p@SCX_CPU1_CS_MEM_RESULT_TABLE[i].State = "Disabled") AND (foundSeg = FALSE) then
21-224-18:33:48.186 00 SCX_CPU1_CS_US/2260       endif
21-224-18:33:48.186 00 SCX_CPU1_CS_US/2261     enddo
21-224-18:33:48.187 00 SCX_CPU1_CS_US/2256     for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 DO
21-224-18:33:48.187 00 SCX_CPU1_CS_US/2257       if (p@SCX_CPU1_CS_MEM_RESULT_TABLE[i].State = "Disabled") AND (foundSeg = FALSE) then
21-224-18:33:48.187 00 SCX_CPU1_CS_US/2260       endif
21-224-18:33:48.187 00 SCX_CPU1_CS_US/2261     enddo
21-224-18:33:48.187 00 SCX_CPU1_CS_US/2256     for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 DO
21-224-18:33:48.187 00 SCX_CPU1_CS_US/2257       if (p@SCX_CPU1_CS_MEM_RESULT_TABLE[i].State = "Disabled") AND (foundSeg = FALSE) then
21-224-18:33:48.187 00 SCX_CPU1_CS_US/2260       endif
21-224-18:33:48.187 00 SCX_CPU1_CS_US/2261     enddo
21-224-18:33:48.188 00 SCX_CPU1_CS_US/2256     for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 DO
21-224-18:33:48.188 00 SCX_CPU1_CS_US/2257       if (p@SCX_CPU1_CS_MEM_RESULT_TABLE[i].State = "Disabled") AND (foundSeg = FALSE) then
21-224-18:33:48.188 00 SCX_CPU1_CS_US/2260       endif
21-224-18:33:48.188 00 SCX_CPU1_CS_US/2261     enddo
21-224-18:33:48.188 00 SCX_CPU1_CS_US/2256     for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 DO
21-224-18:33:48.188 00 SCX_CPU1_CS_US/2257       if (p@SCX_CPU1_CS_MEM_RESULT_TABLE[i].State = "Disabled") AND (foundSeg = FALSE) then
21-224-18:33:48.188 00 SCX_CPU1_CS_US/2260       endif
21-224-18:33:48.188 00 SCX_CPU1_CS_US/2261     enddo
21-224-18:33:48.188 00 SCX_CPU1_CS_US/2256     for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 DO
21-224-18:33:48.188 00 SCX_CPU1_CS_US/2262     
21-224-18:33:48.189 00 SCX_CPU1_CS_US/2263     if (foundSeg = TRUE) then
21-224-18:33:48.189 00 SCX_CPU1_CS_US/2264       write "; Disabled entry found at index ", segIndex
21-224-18:33:48.189 00     SPR-I:OPRO         ; Disabled entry found at index 0
21-224-18:33:48.189 00 SCX_CPU1_CS_US/2268     endif
21-224-18:33:48.189 00 SCX_CPU1_CS_US/2269     
21-224-18:33:48.189 00 SCX_CPU1_CS_US/2270     ut_setupevents "SCX","CPU1",{CSAppName},CS_ENABLE_MEMORY_ENTRY_INF_EID,"INFO", 1
21-224-18:33:48.190 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:33:48.190 00     SPR-I:OPRO         ; Setup event 1 with CS INFO 61
21-224-18:33:48.190 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:33:48.191 00 SCX_CPU1_CS_US/2271     
21-224-18:33:48.191 00 SCX_CPU1_CS_US/2272     cmdCtr = SCX_CPU1_CS_CMDPC + 1
21-224-18:33:48.191 00 SCX_CPU1_CS_US/2274     /SCX_CPU1_CS_EnableMemoryEntry EntryID=segIndex
21-224-18:33:48.193 00 SCX_CPU1_CS_US/2275     
21-224-18:33:48.193 00 SCX_CPU1_CS_US/2276     ut_tlmwait SCX_CPU1_CS_CMDPC, {cmdCtr}
21-224-18:33:48.196 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-224-18:33:48.725 00    TLMH-I:STS          58-012-14:21:10.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=61 Checksumming of Memory Entry ID 0 is Enabled
21-224-18:33:51.199 00     SPR-I:STTE         WAIT UNTIL completed
21-224-18:33:51.200 00 SCX_CPU1_CS_US/2277     if (UT_TW_Status = UT_Success) then
21-224-18:33:51.200 00 SCX_CPU1_CS_US/2278       write "<*> Passed (1003;6003) - CS Enable User-defined Memory Item command sent properly."
21-224-18:33:51.200 00     SPR-I:OPRO         <*> Passed (1003;6003) - CS Enable User-defined Memory Item command sent properly.
21-224-18:33:51.200 00 SCX_CPU1_CS_US/2279       ut_setrequirements CS_1003, "P"
21-224-18:33:51.201 00 SCX_CPU1_CS_US/2280       ut_setrequirements CS_6003, "P"
21-224-18:33:51.202 00 SCX_CPU1_CS_US/2285     endif
21-224-18:33:51.202 00 SCX_CPU1_CS_US/2286     
21-224-18:33:51.202 00 SCX_CPU1_CS_US/2288     ut_tlmwait SCX_CPU1_find_event[1].num_found_messages, 1
21-224-18:33:51.205 00     SPR-I:STTE         WAIT UNTIL completed
21-224-18:33:51.206 00 SCX_CPU1_CS_US/2289     if (UT_TW_Status = UT_Success) then
21-224-18:33:51.206 00 SCX_CPU1_CS_US/2290       write "<*> Passed (1003;6003) - Expected Event Msg ",CS_ENABLE_MEMORY_ENTRY_INF_EID," rcv'd."
21-224-18:33:51.206 00     SPR-I:OPRO         <*> Passed (1003;6003) - Expected Event Msg 61 rcv'd.
21-224-18:33:51.206 00 SCX_CPU1_CS_US/2291       ut_setrequirements CS_1003, "P"
21-224-18:33:51.245 00 SCX_CPU1_CS_US/2292       ut_setrequirements CS_6003, "P"
21-224-18:33:51.246 00 SCX_CPU1_CS_US/2297     endif
21-224-18:33:51.246 00 SCX_CPU1_CS_US/2298     
21-224-18:33:51.246 00 SCX_CPU1_CS_US/2299     wait 5
21-224-18:33:51.246 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-224-18:33:56.250 00 SCX_CPU1_CS_US/2300     
21-224-18:33:56.250 00 SCX_CPU1_CS_US/2301     write ";*********************************************************************"
21-224-18:33:56.250 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:33:56.250 00 SCX_CPU1_CS_US/2302     write ";  Step 4.21: Dump the Results table.         "
21-224-18:33:56.250 00     SPR-I:OPRO         ;  Step 4.21: Dump the Results table.         
21-224-18:33:56.250 00 SCX_CPU1_CS_US/2303     write ";*********************************************************************"
21-224-18:33:56.250 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:33:56.250 00 SCX_CPU1_CS_US/2304     cmdCtr = SCX_CPU1_TBL_CMDPC + 1
21-224-18:33:56.250 00 SCX_CPU1_CS_US/2305     
21-224-18:33:56.251 00 SCX_CPU1_CS_US/2306     s get_tbl_to_cvt (ramDir,memResTblName,"A","cpu1_usrrestbl4_21",hostCPU,resTblId)
21-224-18:33:56.251 00     SPR-I:STS          Loading file /s/opr/accounts/cfs_test/prc/get_tbl_to_cvt.i
21-224-18:33:56.254 00     SPR-I:STS          Procedure GET_TBL_TO_CVT started
21-224-18:33:56.255 00 GET_TBL_TO_CVT/2        ;
21-224-18:33:56.255 00 GET_TBL_TO_CVT/3        local logging = %liv (log_procedure)
21-224-18:33:56.255 00 GET_TBL_TO_CVT/4        %liv (log_procedure) = FALSE
21-224-18:33:56.276 00     SPR-I:OPRO         Sending Command: /SCX_CPU1_TBL_DUMP ACTIVE DTABLENAME="CS.ResMemoryTbl" DFILENAME="/ram/cpu1_usrrestbl4_21"
21-224-18:33:56.280 00     SPR-I:STTE         Wait mode - waiting 15 seconds ...
21-224-18:34:02.728 00    TLMH-I:STS          58-012-14:21:24.003 INFO CPU=CPU1 APPNAME=CFE_TBL EVENT ID=14 Successfully dumped Table 'CS.ResMemoryTbl' to '/ram/cpu1_usrrestbl4_21'
21-224-18:34:11.291 00     SPR-I:OPRO         
21-224-18:34:11.291 00     SPR-I:OPRO            The TBLNAME is: CS.ResMemoryTbl
21-224-18:34:11.291 00     SPR-I:OPRO               The APID is: P0FB1
21-224-18:34:11.291 00     SPR-I:OPRO                The CPU is: CPU3
21-224-18:34:11.292 00     SPR-I:OPRO         The IP Address is: 192.168.1.8
21-224-18:34:11.296 00     SPR-I:OPRO         The perl command is: perl /s/opr/accounts/global/tools/ftp.pl RAM:0 cpu1_usrrestbl4_21 cpu1_usrrestbl4_21 binary 192.168.1.8
21-224-18:34:11.472 00     SPR-I:OPRO         Return code from ftp_file.pl: 0
21-224-18:34:11.472 00     SPR-I:STTE         Wait mode - waiting 15 seconds ...
21-224-18:34:26.485 00     SPR-I:OPRO         
21-224-18:34:26.525 00     SPR-I:OPRO         The unix command is cvt -ws file_list[4017].file_write_time "`date +%y-%j-%T -r /s/opr/accounts/cfs_test/image/cpu1_usrrestbl4_21`"
21-224-18:34:26.525 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-224-18:34:31.529 00 GET_TBL_TO_CVT/238      
21-224-18:34:31.530 00 GET_TBL_TO_CVT/239      ENDPROC
21-224-18:34:31.530 00     SPR-I:STS          Procedure GET_TBL_TO_CVT completed
21-224-18:34:31.532 00 SCX_CPU1_CS_US/2307     wait 5
21-224-18:34:31.532 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-224-18:34:36.536 00 SCX_CPU1_CS_US/2308     
21-224-18:34:36.536 00 SCX_CPU1_CS_US/2309     ut_tlmwait SCX_CPU1_TBL_CMDPC, {cmdCtr}
21-224-18:34:36.549 00     SPR-I:STTE         WAIT UNTIL completed
21-224-18:34:36.551 00 SCX_CPU1_CS_US/2310     if (UT_TW_Status = UT_Success) then
21-224-18:34:36.551 00 SCX_CPU1_CS_US/2311       write "<*> Passed (6008) - Dump of User-defined Memory Results Table successful."
21-224-18:34:36.551 00     SPR-I:OPRO         <*> Passed (6008) - Dump of User-defined Memory Results Table successful.
21-224-18:34:36.551 00 SCX_CPU1_CS_US/2312       ut_setrequirements CS_6008, "P"
21-224-18:34:36.556 00 SCX_CPU1_CS_US/2316     endif
21-224-18:34:36.556 00 SCX_CPU1_CS_US/2317     
21-224-18:34:36.556 00 SCX_CPU1_CS_US/2318     write ";*********************************************************************"
21-224-18:34:36.556 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:34:36.556 00 SCX_CPU1_CS_US/2319     write ";  Step 4.22: Send the Recompute User-defined Memory command for the "
21-224-18:34:36.556 00     SPR-I:OPRO         ;  Step 4.22: Send the Recompute User-defined Memory command for the 
21-224-18:34:36.556 00 SCX_CPU1_CS_US/2320     write ";  entry used in Step 4.20 above.                   "
21-224-18:34:36.556 00     SPR-I:OPRO         ;  entry used in Step 4.20 above.                   
21-224-18:34:36.556 00 SCX_CPU1_CS_US/2321     write ";*********************************************************************"
21-224-18:34:36.556 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:34:36.556 00 SCX_CPU1_CS_US/2322     ut_setupevents "SCX", "CPU1", {CSAppName}, CS_RECOMPUTE_MEMORY_STARTED_DBG_EID, "DEBUG", 1
21-224-18:34:36.561 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:34:36.561 00     SPR-I:OPRO         ; Setup event 1 with CS DEBUG 57
21-224-18:34:36.561 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:34:36.585 00 SCX_CPU1_CS_US/2323     ut_setupevents "SCX", "CPU1", {CSAppName}, CS_RECOMPUTE_FINISH_EEPROM_MEMORY_INF_EID, "INFO", 2
21-224-18:34:36.587 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:34:36.587 00     SPR-I:OPRO         ; Setup event 2 with CS INFO 95
21-224-18:34:36.587 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:34:36.587 00 SCX_CPU1_CS_US/2324     
21-224-18:34:36.587 00 SCX_CPU1_CS_US/2325     cmdCtr = SCX_CPU1_CS_CMDPC + 1
21-224-18:34:36.587 00 SCX_CPU1_CS_US/2327     /SCX_CPU1_CS_RecomputeMemory EntryID=segIndex
21-224-18:34:36.589 00 SCX_CPU1_CS_US/2328     
21-224-18:34:36.589 00 SCX_CPU1_CS_US/2329     ut_tlmwait SCX_CPU1_CS_CMDPC, {cmdCtr}
21-224-18:34:36.593 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-224-18:34:37.228 00    TLMH-I:STS          58-012-14:21:58.500 DEBUG CPU=CPU1 APPNAME=CS EVENT ID=57 Recompute baseline of Memory Entry ID 0 started
21-224-18:34:38.221 00    TLMH-I:STS          58-012-14:21:59.550 INFO CPU=CPU1 APPNAME=CS EVENT ID=95 Memory entry 0 recompute finished. New baseline is 0X00004D2D
21-224-18:34:39.597 00     SPR-I:STTE         WAIT UNTIL completed
21-224-18:34:39.599 00 SCX_CPU1_CS_US/2330     if (UT_TW_Status = UT_Success) then
21-224-18:34:39.599 00 SCX_CPU1_CS_US/2331       write "<*> Passed (1003;6005) - CS Recompute User-defined Memory Item command sent properly."
21-224-18:34:39.599 00     SPR-I:OPRO         <*> Passed (1003;6005) - CS Recompute User-defined Memory Item command sent properly.
21-224-18:34:39.600 00 SCX_CPU1_CS_US/2332       ut_setrequirements CS_1003, "P"
21-224-18:34:39.604 00 SCX_CPU1_CS_US/2333       ut_setrequirements CS_6005, "P"
21-224-18:34:39.606 00 SCX_CPU1_CS_US/2338     endif
21-224-18:34:39.607 00 SCX_CPU1_CS_US/2339     
21-224-18:34:39.607 00 SCX_CPU1_CS_US/2341     ut_tlmwait SCX_CPU1_find_event[1].num_found_messages, 1
21-224-18:34:39.613 00     SPR-I:STTE         WAIT UNTIL completed
21-224-18:34:39.614 00 SCX_CPU1_CS_US/2342     if (UT_TW_Status = UT_Success) then
21-224-18:34:39.614 00 SCX_CPU1_CS_US/2343       write "<*> Passed (1003;6005) - Expected Event Msg ",CS_RECOMPUTE_MEMORY_STARTED_DBG_EID," rcv'd."
21-224-18:34:39.614 00     SPR-I:OPRO         <*> Passed (1003;6005) - Expected Event Msg 57 rcv'd.
21-224-18:34:39.614 00 SCX_CPU1_CS_US/2344       ut_setrequirements CS_1003, "P"
21-224-18:34:39.651 00 SCX_CPU1_CS_US/2345       ut_setrequirements CS_6005, "P"
21-224-18:34:39.651 00 SCX_CPU1_CS_US/2350     endif
21-224-18:34:39.651 00 SCX_CPU1_CS_US/2351     
21-224-18:34:39.651 00 SCX_CPU1_CS_US/2353     ut_tlmwait SCX_CPU1_find_event[2].num_found_messages, 1, 100
21-224-18:34:39.654 00     SPR-I:STTE         WAIT UNTIL completed
21-224-18:34:39.654 00 SCX_CPU1_CS_US/2354     if (UT_TW_Status = UT_Success) then
21-224-18:34:39.654 00 SCX_CPU1_CS_US/2355       write "<*> Passed (1003;6005.1) - Expected Event Msg ",CS_RECOMPUTE_FINISH_EEPROM_MEMORY_INF_EID," rcv'd."
21-224-18:34:39.654 00     SPR-I:OPRO         <*> Passed (1003;6005.1) - Expected Event Msg 95 rcv'd.
21-224-18:34:39.654 00 SCX_CPU1_CS_US/2356       ut_setrequirements CS_1003, "P"
21-224-18:34:39.655 00 SCX_CPU1_CS_US/2357       ut_setrequirements CS_60051, "P"
21-224-18:34:39.656 00 SCX_CPU1_CS_US/2362     endif
21-224-18:34:39.656 00 SCX_CPU1_CS_US/2363     
21-224-18:34:39.656 00 SCX_CPU1_CS_US/2364     wait 5
21-224-18:34:39.656 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-224-18:34:44.686 00 SCX_CPU1_CS_US/2365     
21-224-18:34:44.686 00 SCX_CPU1_CS_US/2366     write ";*********************************************************************"
21-224-18:34:44.687 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:34:44.687 00 SCX_CPU1_CS_US/2367     write ";  Step 4.23: Send the Report User-defined Memory Item command for the "
21-224-18:34:44.687 00     SPR-I:OPRO         ;  Step 4.23: Send the Report User-defined Memory Item command for the 
21-224-18:34:44.687 00 SCX_CPU1_CS_US/2368     write ";  entry used in Step 4.20 above.                   "
21-224-18:34:44.687 00     SPR-I:OPRO         ;  entry used in Step 4.20 above.                   
21-224-18:34:44.687 00 SCX_CPU1_CS_US/2369     write ";*********************************************************************"
21-224-18:34:44.687 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:34:44.687 00 SCX_CPU1_CS_US/2370     ut_setupevents "SCX", "CPU1", {CSAppName}, CS_BASELINE_MEMORY_INF_EID, "INFO", 1
21-224-18:34:44.693 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:34:44.694 00     SPR-I:OPRO         ; Setup event 1 with CS INFO 54
21-224-18:34:44.694 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:34:44.695 00 SCX_CPU1_CS_US/2371     
21-224-18:34:44.695 00 SCX_CPU1_CS_US/2372     cmdCtr = SCX_CPU1_CS_CMDPC + 1
21-224-18:34:44.696 00 SCX_CPU1_CS_US/2374     /SCX_CPU1_CS_ReportMemory EntryID=segIndex
21-224-18:34:44.703 00 SCX_CPU1_CS_US/2375     
21-224-18:34:44.703 00 SCX_CPU1_CS_US/2376     ut_tlmwait SCX_CPU1_CS_CMDPC, {cmdCtr}
21-224-18:34:44.716 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-224-18:34:45.225 00    TLMH-I:STS          58-012-14:22:06.500 INFO CPU=CPU1 APPNAME=CS EVENT ID=54 Report baseline of Memory Entry 0 is 0x00004D2D
21-224-18:34:47.719 00     SPR-I:STTE         WAIT UNTIL completed
21-224-18:34:47.721 00 SCX_CPU1_CS_US/2377     if (UT_TW_Status = UT_Success) then
21-224-18:34:47.722 00 SCX_CPU1_CS_US/2378       write "<*> Passed (1003;6006) - CS Report User-defined Memory Item command sent properly."
21-224-18:34:47.722 00     SPR-I:OPRO         <*> Passed (1003;6006) - CS Report User-defined Memory Item command sent properly.
21-224-18:34:47.722 00 SCX_CPU1_CS_US/2379       ut_setrequirements CS_1003, "P"
21-224-18:34:47.725 00 SCX_CPU1_CS_US/2380       ut_setrequirements CS_6006, "P"
21-224-18:34:47.729 00 SCX_CPU1_CS_US/2385     endif
21-224-18:34:47.729 00 SCX_CPU1_CS_US/2386     
21-224-18:34:47.729 00 SCX_CPU1_CS_US/2388     ut_tlmwait SCX_CPU1_find_event[1].num_found_messages, 1
21-224-18:34:47.741 00     SPR-I:STTE         WAIT UNTIL completed
21-224-18:34:47.744 00 SCX_CPU1_CS_US/2389     if (UT_TW_Status = UT_Success) then
21-224-18:34:47.744 00 SCX_CPU1_CS_US/2390       write "<*> Passed (1003;6006) - Expected Event Msg ",CS_BASELINE_MEMORY_INF_EID," rcv'd."
21-224-18:34:47.744 00     SPR-I:OPRO         <*> Passed (1003;6006) - Expected Event Msg 54 rcv'd.
21-224-18:34:47.744 00 SCX_CPU1_CS_US/2391       ut_setrequirements CS_1003, "P"
21-224-18:34:47.790 00 SCX_CPU1_CS_US/2392       ut_setrequirements CS_6006, "P"
21-224-18:34:47.791 00 SCX_CPU1_CS_US/2397     endif
21-224-18:34:47.791 00 SCX_CPU1_CS_US/2398     
21-224-18:34:47.791 00 SCX_CPU1_CS_US/2399     wait 5
21-224-18:34:47.791 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-224-18:34:52.795 00 SCX_CPU1_CS_US/2400     
21-224-18:34:52.795 00 SCX_CPU1_CS_US/2401     write ";*********************************************************************"
21-224-18:34:52.795 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:34:52.795 00 SCX_CPU1_CS_US/2402     write ";  Step 4.24: Send the Get User-defined Memory ID command with a valid "
21-224-18:34:52.795 00     SPR-I:OPRO         ;  Step 4.24: Send the Get User-defined Memory ID command with a valid 
21-224-18:34:52.795 00 SCX_CPU1_CS_US/2403     write ";  address. "
21-224-18:34:52.795 00     SPR-I:OPRO         ;  address. 
21-224-18:34:52.796 00 SCX_CPU1_CS_US/2404     write ";*********************************************************************"
21-224-18:34:52.796 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:34:52.796 00 SCX_CPU1_CS_US/2405     ut_setupevents "SCX","CPU1",{CSAppName},CS_GET_ENTRY_ID_MEMORY_INF_EID,"INFO", 1
21-224-18:34:52.801 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:34:52.801 00     SPR-I:OPRO         ; Setup event 1 with CS INFO 65
21-224-18:34:52.801 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:34:52.802 00 SCX_CPU1_CS_US/2406     
21-224-18:34:52.802 00 SCX_CPU1_CS_US/2407     cmdCtr = SCX_CPU1_CS_CMDPC + 1
21-224-18:34:52.802 00 SCX_CPU1_CS_US/2409     /SCX_CPU1_CS_GetMemoryEntryID Address=SCX_CPU1_CS_MEM_RESULT_TABLE[1].StartAddr
21-224-18:34:52.803 00 SCX_CPU1_CS_US/2410     
21-224-18:34:52.803 00 SCX_CPU1_CS_US/2411     ut_tlmwait SCX_CPU1_CS_CMDPC, {cmdCtr}
21-224-18:34:52.808 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-224-18:34:53.722 00    TLMH-I:STS          58-012-14:22:15.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=65 Memory Found Address 0x00B7C350 in Entry ID 1
21-224-18:34:53.724 00    TLMH-I:STS          58-012-14:22:15.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=65 Memory Found Address 0x00B7C350 in Entry ID 3
21-224-18:34:54.810 00     SPR-I:STTE         WAIT UNTIL completed
21-224-18:34:54.813 00 SCX_CPU1_CS_US/2412     if (UT_TW_Status = UT_Success) then
21-224-18:34:54.813 00 SCX_CPU1_CS_US/2413       write "<*> Passed (1003;6009) - CS Get User-defined Memory ID command sent properly."
21-224-18:34:54.813 00     SPR-I:OPRO         <*> Passed (1003;6009) - CS Get User-defined Memory ID command sent properly.
21-224-18:34:54.813 00 SCX_CPU1_CS_US/2414       ut_setrequirements CS_1003, "P"
21-224-18:34:54.818 00 SCX_CPU1_CS_US/2415       ut_setrequirements CS_6009, "P"
21-224-18:34:54.819 00 SCX_CPU1_CS_US/2420     endif
21-224-18:34:54.819 00 SCX_CPU1_CS_US/2421     
21-224-18:34:54.819 00 SCX_CPU1_CS_US/2423     if (SCX_CPU1_find_event[1].num_found_messages > 0) then
21-224-18:34:54.819 00 SCX_CPU1_CS_US/2424       write "<*> Passed (1003) - Expected Event Msg ",CS_GET_ENTRY_ID_MEMORY_INF_EID," rcv'd."
21-224-18:34:54.819 00     SPR-I:OPRO         <*> Passed (1003) - Expected Event Msg 65 rcv'd.
21-224-18:34:54.819 00 SCX_CPU1_CS_US/2425       ut_setrequirements CS_1003, "P"
21-224-18:34:54.821 00 SCX_CPU1_CS_US/2429     endif
21-224-18:34:54.821 00 SCX_CPU1_CS_US/2430     
21-224-18:34:54.821 00 SCX_CPU1_CS_US/2431     wait 5
21-224-18:34:54.821 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-224-18:34:59.825 00 SCX_CPU1_CS_US/2432     
21-224-18:34:59.825 00 SCX_CPU1_CS_US/2433     write ";*********************************************************************"
21-224-18:34:59.825 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:34:59.825 00 SCX_CPU1_CS_US/2434     write ";  Step 4.25: Send the Enable Checksum command.                       "
21-224-18:34:59.825 00     SPR-I:OPRO         ;  Step 4.25: Send the Enable Checksum command.                       
21-224-18:34:59.825 00 SCX_CPU1_CS_US/2435     write ";*********************************************************************"
21-224-18:34:59.825 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:34:59.825 00 SCX_CPU1_CS_US/2436     ut_setupevents "SCX", "CPU1", {CSAppName}, CS_ENABLE_ALL_INF_EID, "INFO", 1
21-224-18:34:59.828 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:34:59.828 00     SPR-I:OPRO         ; Setup event 1 with CS INFO 5
21-224-18:34:59.828 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:34:59.829 00 SCX_CPU1_CS_US/2437     
21-224-18:34:59.829 00 SCX_CPU1_CS_US/2438     cmdCtr = SCX_CPU1_CS_CMDPC + 1
21-224-18:34:59.829 00 SCX_CPU1_CS_US/2440     /SCX_CPU1_CS_EnableAll
21-224-18:34:59.841 00 SCX_CPU1_CS_US/2441     
21-224-18:34:59.841 00 SCX_CPU1_CS_US/2442     ut_tlmwait SCX_CPU1_CS_CMDPC, {cmdCtr}
21-224-18:34:59.846 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-224-18:35:00.722 00    TLMH-I:STS          58-012-14:22:22.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=5 Background Checksumming Enabled
21-224-18:35:02.849 00     SPR-I:STTE         WAIT UNTIL completed
21-224-18:35:02.852 00 SCX_CPU1_CS_US/2443     if (UT_TW_Status = UT_Success) then
21-224-18:35:02.852 00 SCX_CPU1_CS_US/2444       write "<*> Passed (1003;8000) - CS EnableALL command sent properly."
21-224-18:35:02.852 00     SPR-I:OPRO         <*> Passed (1003;8000) - CS EnableALL command sent properly.
21-224-18:35:02.852 00 SCX_CPU1_CS_US/2445       ut_setrequirements CS_1003, "P"
21-224-18:35:02.856 00 SCX_CPU1_CS_US/2446       ut_setrequirements CS_8000, "P"
21-224-18:35:02.857 00 SCX_CPU1_CS_US/2451     endif
21-224-18:35:02.857 00 SCX_CPU1_CS_US/2452     
21-224-18:35:02.857 00 SCX_CPU1_CS_US/2454     ut_tlmwait SCX_CPU1_find_event[1].num_found_messages, 1
21-224-18:35:02.861 00     SPR-I:STTE         WAIT UNTIL completed
21-224-18:35:02.861 00 SCX_CPU1_CS_US/2455     if (UT_TW_Status = UT_Success) then
21-224-18:35:02.861 00 SCX_CPU1_CS_US/2456       write "<*> Passed (1003;8000) - Expected Event Msg ",CS_ENABLE_ALL_INF_EID," rcv'd."
21-224-18:35:02.861 00     SPR-I:OPRO         <*> Passed (1003;8000) - Expected Event Msg 5 rcv'd.
21-224-18:35:02.861 00 SCX_CPU1_CS_US/2457       ut_setrequirements CS_1003, "P"
21-224-18:35:02.891 00 SCX_CPU1_CS_US/2458       ut_setrequirements CS_8000, "P"
21-224-18:35:02.892 00 SCX_CPU1_CS_US/2463     endif
21-224-18:35:02.892 00 SCX_CPU1_CS_US/2464     
21-224-18:35:02.892 00 SCX_CPU1_CS_US/2465     wait 5
21-224-18:35:02.892 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-224-18:35:07.896 00 SCX_CPU1_CS_US/2466     
21-224-18:35:07.896 00 SCX_CPU1_CS_US/2467     write ";*********************************************************************"
21-224-18:35:07.896 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:35:07.896 00 SCX_CPU1_CS_US/2468     write ";  Step 4.26: Send the Disable User-defined Memory Checksumming command."
21-224-18:35:07.896 00     SPR-I:OPRO         ;  Step 4.26: Send the Disable User-defined Memory Checksumming command.
21-224-18:35:07.896 00 SCX_CPU1_CS_US/2469     write ";*********************************************************************"
21-224-18:35:07.896 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:35:07.896 00 SCX_CPU1_CS_US/2470     ut_setupevents "SCX", "CPU1", {CSAppName}, CS_DISABLE_MEMORY_INF_EID, "INFO", 1
21-224-18:35:07.903 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:35:07.903 00     SPR-I:OPRO         ; Setup event 1 with CS INFO 52
21-224-18:35:07.903 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:35:07.905 00 SCX_CPU1_CS_US/2471     
21-224-18:35:07.905 00 SCX_CPU1_CS_US/2472     cmdCtr = SCX_CPU1_CS_CMDPC + 1
21-224-18:35:07.906 00 SCX_CPU1_CS_US/2473     
21-224-18:35:07.906 00 SCX_CPU1_CS_US/2475     /SCX_CPU1_CS_DisableMemory
21-224-18:35:07.936 00 SCX_CPU1_CS_US/2476     
21-224-18:35:07.936 00 SCX_CPU1_CS_US/2477     ut_tlmwait SCX_CPU1_CS_CMDPC, {cmdCtr}
21-224-18:35:07.943 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-224-18:35:08.720 00    TLMH-I:STS          58-012-14:22:30.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=52 Checksumming of Memory is Disabled
21-224-18:35:10.947 00     SPR-I:STTE         WAIT UNTIL completed
21-224-18:35:10.949 00 SCX_CPU1_CS_US/2478     if (UT_TW_Status = UT_Success) then
21-224-18:35:10.949 00 SCX_CPU1_CS_US/2479       write "<*> Passed (1003;6002) - CS Disable User-defined Memory command sent properly."
21-224-18:35:10.949 00     SPR-I:OPRO         <*> Passed (1003;6002) - CS Disable User-defined Memory command sent properly.
21-224-18:35:10.949 00 SCX_CPU1_CS_US/2480       ut_setrequirements CS_1003, "P"
21-224-18:35:10.952 00 SCX_CPU1_CS_US/2481       ut_setrequirements CS_6002, "P"
21-224-18:35:10.954 00 SCX_CPU1_CS_US/2486     endif
21-224-18:35:10.954 00 SCX_CPU1_CS_US/2487     
21-224-18:35:10.954 00 SCX_CPU1_CS_US/2489     ut_tlmwait SCX_CPU1_find_event[1].num_found_messages, 1
21-224-18:35:10.957 00     SPR-I:STTE         WAIT UNTIL completed
21-224-18:35:10.958 00 SCX_CPU1_CS_US/2490     if (UT_TW_Status = UT_Success) then
21-224-18:35:10.958 00 SCX_CPU1_CS_US/2491       write "<*> Passed (1003;6002) - Expected Event Msg ",CS_DISABLE_MEMORY_INF_EID," rcv'd."
21-224-18:35:10.958 00     SPR-I:OPRO         <*> Passed (1003;6002) - Expected Event Msg 52 rcv'd.
21-224-18:35:10.958 00 SCX_CPU1_CS_US/2492       ut_setrequirements CS_1003, "P"
21-224-18:35:10.991 00 SCX_CPU1_CS_US/2493       ut_setrequirements CS_6002, "P"
21-224-18:35:10.992 00 SCX_CPU1_CS_US/2498     endif
21-224-18:35:10.992 00 SCX_CPU1_CS_US/2499     
21-224-18:35:10.992 00 SCX_CPU1_CS_US/2500     wait 5
21-224-18:35:10.992 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-224-18:35:15.996 00 SCX_CPU1_CS_US/2501     
21-224-18:35:15.996 00 SCX_CPU1_CS_US/2502     write ";*********************************************************************"
21-224-18:35:15.997 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:35:15.997 00 SCX_CPU1_CS_US/2503     write ";  Step 4.27: Send the Disable User-defined Memory Item command for an "
21-224-18:35:15.997 00     SPR-I:OPRO         ;  Step 4.27: Send the Disable User-defined Memory Item command for an 
21-224-18:35:15.997 00 SCX_CPU1_CS_US/2504     write ";  ENABLED entry."
21-224-18:35:15.997 00     SPR-I:OPRO         ;  ENABLED entry.
21-224-18:35:15.997 00 SCX_CPU1_CS_US/2505     write ";*********************************************************************"
21-224-18:35:15.997 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:35:15.997 00 SCX_CPU1_CS_US/2508     foundSeg=FALSE
21-224-18:35:15.997 00 SCX_CPU1_CS_US/2509     
21-224-18:35:15.997 00 SCX_CPU1_CS_US/2510     for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 DO
21-224-18:35:15.998 00 SCX_CPU1_CS_US/2511       if (p@SCX_CPU1_CS_MEM_RESULT_TABLE[i].State = "Enabled") AND (foundSeg = FALSE) then
21-224-18:35:15.998 00 SCX_CPU1_CS_US/2512         segIndex = i
21-224-18:35:15.998 00 SCX_CPU1_CS_US/2513         foundSeg = TRUE
21-224-18:35:15.999 00 SCX_CPU1_CS_US/2514       endif
21-224-18:35:15.999 00 SCX_CPU1_CS_US/2515     enddo
21-224-18:35:16.000 00 SCX_CPU1_CS_US/2510     for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 DO
21-224-18:35:16.000 00 SCX_CPU1_CS_US/2511       if (p@SCX_CPU1_CS_MEM_RESULT_TABLE[i].State = "Enabled") AND (foundSeg = FALSE) then
21-224-18:35:16.000 00 SCX_CPU1_CS_US/2514       endif
21-224-18:35:16.000 00 SCX_CPU1_CS_US/2515     enddo
21-224-18:35:16.001 00 SCX_CPU1_CS_US/2510     for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 DO
21-224-18:35:16.002 00 SCX_CPU1_CS_US/2511       if (p@SCX_CPU1_CS_MEM_RESULT_TABLE[i].State = "Enabled") AND (foundSeg = FALSE) then
21-224-18:35:16.002 00 SCX_CPU1_CS_US/2514       endif
21-224-18:35:16.002 00 SCX_CPU1_CS_US/2515     enddo
21-224-18:35:16.003 00 SCX_CPU1_CS_US/2510     for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 DO
21-224-18:35:16.004 00 SCX_CPU1_CS_US/2511       if (p@SCX_CPU1_CS_MEM_RESULT_TABLE[i].State = "Enabled") AND (foundSeg = FALSE) then
21-224-18:35:16.004 00 SCX_CPU1_CS_US/2514       endif
21-224-18:35:16.004 00 SCX_CPU1_CS_US/2515     enddo
21-224-18:35:16.005 00 SCX_CPU1_CS_US/2510     for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 DO
21-224-18:35:16.006 00 SCX_CPU1_CS_US/2511       if (p@SCX_CPU1_CS_MEM_RESULT_TABLE[i].State = "Enabled") AND (foundSeg = FALSE) then
21-224-18:35:16.006 00 SCX_CPU1_CS_US/2514       endif
21-224-18:35:16.006 00 SCX_CPU1_CS_US/2515     enddo
21-224-18:35:16.007 00 SCX_CPU1_CS_US/2510     for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 DO
21-224-18:35:16.008 00 SCX_CPU1_CS_US/2511       if (p@SCX_CPU1_CS_MEM_RESULT_TABLE[i].State = "Enabled") AND (foundSeg = FALSE) then
21-224-18:35:16.008 00 SCX_CPU1_CS_US/2514       endif
21-224-18:35:16.009 00 SCX_CPU1_CS_US/2515     enddo
21-224-18:35:16.009 00 SCX_CPU1_CS_US/2510     for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 DO
21-224-18:35:16.010 00 SCX_CPU1_CS_US/2511       if (p@SCX_CPU1_CS_MEM_RESULT_TABLE[i].State = "Enabled") AND (foundSeg = FALSE) then
21-224-18:35:16.010 00 SCX_CPU1_CS_US/2514       endif
21-224-18:35:16.010 00 SCX_CPU1_CS_US/2515     enddo
21-224-18:35:16.010 00 SCX_CPU1_CS_US/2510     for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 DO
21-224-18:35:16.010 00 SCX_CPU1_CS_US/2511       if (p@SCX_CPU1_CS_MEM_RESULT_TABLE[i].State = "Enabled") AND (foundSeg = FALSE) then
21-224-18:35:16.010 00 SCX_CPU1_CS_US/2514       endif
21-224-18:35:16.010 00 SCX_CPU1_CS_US/2515     enddo
21-224-18:35:16.011 00 SCX_CPU1_CS_US/2510     for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 DO
21-224-18:35:16.011 00 SCX_CPU1_CS_US/2511       if (p@SCX_CPU1_CS_MEM_RESULT_TABLE[i].State = "Enabled") AND (foundSeg = FALSE) then
21-224-18:35:16.011 00 SCX_CPU1_CS_US/2514       endif
21-224-18:35:16.011 00 SCX_CPU1_CS_US/2515     enddo
21-224-18:35:16.011 00 SCX_CPU1_CS_US/2510     for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 DO
21-224-18:35:16.012 00 SCX_CPU1_CS_US/2511       if (p@SCX_CPU1_CS_MEM_RESULT_TABLE[i].State = "Enabled") AND (foundSeg = FALSE) then
21-224-18:35:16.012 00 SCX_CPU1_CS_US/2514       endif
21-224-18:35:16.012 00 SCX_CPU1_CS_US/2515     enddo
21-224-18:35:16.012 00 SCX_CPU1_CS_US/2510     for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 DO
21-224-18:35:16.012 00 SCX_CPU1_CS_US/2511       if (p@SCX_CPU1_CS_MEM_RESULT_TABLE[i].State = "Enabled") AND (foundSeg = FALSE) then
21-224-18:35:16.012 00 SCX_CPU1_CS_US/2514       endif
21-224-18:35:16.012 00 SCX_CPU1_CS_US/2515     enddo
21-224-18:35:16.013 00 SCX_CPU1_CS_US/2510     for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 DO
21-224-18:35:16.013 00 SCX_CPU1_CS_US/2511       if (p@SCX_CPU1_CS_MEM_RESULT_TABLE[i].State = "Enabled") AND (foundSeg = FALSE) then
21-224-18:35:16.013 00 SCX_CPU1_CS_US/2514       endif
21-224-18:35:16.013 00 SCX_CPU1_CS_US/2515     enddo
21-224-18:35:16.013 00 SCX_CPU1_CS_US/2510     for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 DO
21-224-18:35:16.013 00 SCX_CPU1_CS_US/2511       if (p@SCX_CPU1_CS_MEM_RESULT_TABLE[i].State = "Enabled") AND (foundSeg = FALSE) then
21-224-18:35:16.014 00 SCX_CPU1_CS_US/2514       endif
21-224-18:35:16.014 00 SCX_CPU1_CS_US/2515     enddo
21-224-18:35:16.014 00 SCX_CPU1_CS_US/2510     for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 DO
21-224-18:35:16.014 00 SCX_CPU1_CS_US/2511       if (p@SCX_CPU1_CS_MEM_RESULT_TABLE[i].State = "Enabled") AND (foundSeg = FALSE) then
21-224-18:35:16.014 00 SCX_CPU1_CS_US/2514       endif
21-224-18:35:16.014 00 SCX_CPU1_CS_US/2515     enddo
21-224-18:35:16.015 00 SCX_CPU1_CS_US/2510     for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 DO
21-224-18:35:16.015 00 SCX_CPU1_CS_US/2511       if (p@SCX_CPU1_CS_MEM_RESULT_TABLE[i].State = "Enabled") AND (foundSeg = FALSE) then
21-224-18:35:16.015 00 SCX_CPU1_CS_US/2514       endif
21-224-18:35:16.015 00 SCX_CPU1_CS_US/2515     enddo
21-224-18:35:16.015 00 SCX_CPU1_CS_US/2510     for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 DO
21-224-18:35:16.015 00 SCX_CPU1_CS_US/2511       if (p@SCX_CPU1_CS_MEM_RESULT_TABLE[i].State = "Enabled") AND (foundSeg = FALSE) then
21-224-18:35:16.016 00 SCX_CPU1_CS_US/2514       endif
21-224-18:35:16.016 00 SCX_CPU1_CS_US/2515     enddo
21-224-18:35:16.016 00 SCX_CPU1_CS_US/2510     for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 DO
21-224-18:35:16.016 00 SCX_CPU1_CS_US/2516     
21-224-18:35:16.016 00 SCX_CPU1_CS_US/2517     if (foundSeg = TRUE) then
21-224-18:35:16.016 00 SCX_CPU1_CS_US/2518       write "; Enabled entry found at index ", segIndex
21-224-18:35:16.016 00     SPR-I:OPRO         ; Enabled entry found at index 0
21-224-18:35:16.016 00 SCX_CPU1_CS_US/2521     endif
21-224-18:35:16.016 00 SCX_CPU1_CS_US/2522     
21-224-18:35:16.016 00 SCX_CPU1_CS_US/2523     ut_setupevents "SCX","CPU1",{CSAppName},CS_DISABLE_MEMORY_ENTRY_INF_EID,"INFO",1
21-224-18:35:16.018 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:35:16.019 00     SPR-I:OPRO         ; Setup event 1 with CS INFO 63
21-224-18:35:16.019 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:35:16.019 00 SCX_CPU1_CS_US/2524     
21-224-18:35:16.019 00 SCX_CPU1_CS_US/2525     cmdCtr = SCX_CPU1_CS_CMDPC + 1
21-224-18:35:16.019 00 SCX_CPU1_CS_US/2527     /SCX_CPU1_CS_DisableMemoryEntry EntryID=segIndex
21-224-18:35:16.035 00 SCX_CPU1_CS_US/2528     
21-224-18:35:16.035 00 SCX_CPU1_CS_US/2529     ut_tlmwait SCX_CPU1_CS_CMDPC, {cmdCtr}
21-224-18:35:16.038 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-224-18:35:16.719 00    TLMH-I:STS          58-012-14:22:38.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=63 Checksumming of Memory Entry ID 0 is Disabled
21-224-18:35:19.044 00     SPR-I:STTE         WAIT UNTIL completed
21-224-18:35:19.046 00 SCX_CPU1_CS_US/2530     if (UT_TW_Status = UT_Success) then
21-224-18:35:19.046 00 SCX_CPU1_CS_US/2531       write "<*> Passed (1003;6004) - CS Disable User-defined Memory Item command sent properly."
21-224-18:35:19.046 00     SPR-I:OPRO         <*> Passed (1003;6004) - CS Disable User-defined Memory Item command sent properly.
21-224-18:35:19.046 00 SCX_CPU1_CS_US/2532       ut_setrequirements CS_1003, "P"
21-224-18:35:19.049 00 SCX_CPU1_CS_US/2533       ut_setrequirements CS_6004, "P"
21-224-18:35:19.050 00 SCX_CPU1_CS_US/2538     endif
21-224-18:35:19.050 00 SCX_CPU1_CS_US/2539     
21-224-18:35:19.050 00 SCX_CPU1_CS_US/2541     ut_tlmwait SCX_CPU1_find_event[1].num_found_messages, 1
21-224-18:35:19.054 00     SPR-I:STTE         WAIT UNTIL completed
21-224-18:35:19.054 00 SCX_CPU1_CS_US/2542     if (UT_TW_Status = UT_Success) then
21-224-18:35:19.054 00 SCX_CPU1_CS_US/2543       write "<*> Passed (1003;6004) - Expected Event Msg ",CS_DISABLE_MEMORY_ENTRY_INF_EID," rcv'd."
21-224-18:35:19.054 00     SPR-I:OPRO         <*> Passed (1003;6004) - Expected Event Msg 63 rcv'd.
21-224-18:35:19.055 00 SCX_CPU1_CS_US/2544       ut_setrequirements CS_1003, "P"
21-224-18:35:19.089 00 SCX_CPU1_CS_US/2545       ut_setrequirements CS_6004, "P"
21-224-18:35:19.089 00 SCX_CPU1_CS_US/2550     endif
21-224-18:35:19.090 00 SCX_CPU1_CS_US/2551     
21-224-18:35:19.090 00 SCX_CPU1_CS_US/2552     wait 5
21-224-18:35:19.090 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-224-18:35:24.093 00 SCX_CPU1_CS_US/2553     
21-224-18:35:24.094 00 SCX_CPU1_CS_US/2554     write ";*********************************************************************"
21-224-18:35:24.094 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:35:24.094 00 SCX_CPU1_CS_US/2555     write ";  Step 4.28: Dump the Results table.         "
21-224-18:35:24.094 00     SPR-I:OPRO         ;  Step 4.28: Dump the Results table.         
21-224-18:35:24.094 00 SCX_CPU1_CS_US/2556     write ";*********************************************************************"
21-224-18:35:24.094 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:35:24.094 00 SCX_CPU1_CS_US/2557     cmdCtr = SCX_CPU1_TBL_CMDPC + 1
21-224-18:35:24.094 00 SCX_CPU1_CS_US/2558     
21-224-18:35:24.095 00 SCX_CPU1_CS_US/2559     s get_tbl_to_cvt (ramDir,memResTblName,"A","cpu1_usrrestbl4_28",hostCPU,resTblId)
21-224-18:35:24.095 00     SPR-I:STS          Loading file /s/opr/accounts/cfs_test/prc/get_tbl_to_cvt.i
21-224-18:35:24.097 00     SPR-I:STS          Procedure GET_TBL_TO_CVT started
21-224-18:35:24.098 00 GET_TBL_TO_CVT/2        ;
21-224-18:35:24.098 00 GET_TBL_TO_CVT/3        local logging = %liv (log_procedure)
21-224-18:35:24.098 00 GET_TBL_TO_CVT/4        %liv (log_procedure) = FALSE
21-224-18:35:24.105 00     SPR-I:OPRO         Sending Command: /SCX_CPU1_TBL_DUMP ACTIVE DTABLENAME="CS.ResMemoryTbl" DFILENAME="/ram/cpu1_usrrestbl4_28"
21-224-18:35:24.107 00     SPR-I:STTE         Wait mode - waiting 15 seconds ...
21-224-18:35:30.724 00    TLMH-I:STS          58-012-14:22:52.003 INFO CPU=CPU1 APPNAME=CFE_TBL EVENT ID=14 Successfully dumped Table 'CS.ResMemoryTbl' to '/ram/cpu1_usrrestbl4_28'
21-224-18:35:39.120 00     SPR-I:OPRO         
21-224-18:35:39.120 00     SPR-I:OPRO            The TBLNAME is: CS.ResMemoryTbl
21-224-18:35:39.120 00     SPR-I:OPRO               The APID is: P0FB1
21-224-18:35:39.121 00     SPR-I:OPRO                The CPU is: CPU3
21-224-18:35:39.121 00     SPR-I:OPRO         The IP Address is: 192.168.1.8
21-224-18:35:39.125 00     SPR-I:OPRO         The perl command is: perl /s/opr/accounts/global/tools/ftp.pl RAM:0 cpu1_usrrestbl4_28 cpu1_usrrestbl4_28 binary 192.168.1.8
21-224-18:35:39.275 00     SPR-I:OPRO         Return code from ftp_file.pl: 0
21-224-18:35:39.275 00     SPR-I:STTE         Wait mode - waiting 15 seconds ...
21-224-18:35:54.286 00     SPR-I:OPRO         
21-224-18:35:54.298 00     SPR-I:OPRO         The unix command is cvt -ws file_list[4017].file_write_time "`date +%y-%j-%T -r /s/opr/accounts/cfs_test/image/cpu1_usrrestbl4_28`"
21-224-18:35:54.298 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-224-18:35:59.303 00 GET_TBL_TO_CVT/238      
21-224-18:35:59.303 00 GET_TBL_TO_CVT/239      ENDPROC
21-224-18:35:59.303 00     SPR-I:STS          Procedure GET_TBL_TO_CVT completed
21-224-18:35:59.305 00 SCX_CPU1_CS_US/2560     wait 5
21-224-18:35:59.305 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-224-18:36:04.308 00 SCX_CPU1_CS_US/2561     
21-224-18:36:04.308 00 SCX_CPU1_CS_US/2562     ut_tlmwait SCX_CPU1_TBL_CMDPC, {cmdCtr}
21-224-18:36:04.312 00     SPR-I:STTE         WAIT UNTIL completed
21-224-18:36:04.312 00 SCX_CPU1_CS_US/2563     if (UT_TW_Status = UT_Success) then
21-224-18:36:04.312 00 SCX_CPU1_CS_US/2564       write "<*> Passed (6008) - Dump of User-defined Memory Results Table successful."
21-224-18:36:04.312 00     SPR-I:OPRO         <*> Passed (6008) - Dump of User-defined Memory Results Table successful.
21-224-18:36:04.312 00 SCX_CPU1_CS_US/2565       ut_setrequirements CS_6008, "P"
21-224-18:36:04.313 00 SCX_CPU1_CS_US/2569     endif
21-224-18:36:04.313 00 SCX_CPU1_CS_US/2570     
21-224-18:36:04.313 00 SCX_CPU1_CS_US/2571     write ";*********************************************************************"
21-224-18:36:04.313 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:36:04.313 00 SCX_CPU1_CS_US/2572     write ";  Step 4.29: Send the Recompute User-defined Memory Item command for "
21-224-18:36:04.313 00     SPR-I:OPRO         ;  Step 4.29: Send the Recompute User-defined Memory Item command for 
21-224-18:36:04.313 00 SCX_CPU1_CS_US/2573     write ";  the entry used in Step 4.27 above.                   "
21-224-18:36:04.313 00     SPR-I:OPRO         ;  the entry used in Step 4.27 above.                   
21-224-18:36:04.313 00 SCX_CPU1_CS_US/2574     write ";*********************************************************************"
21-224-18:36:04.313 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:36:04.314 00 SCX_CPU1_CS_US/2575     ut_setupevents "SCX", "CPU1", {CSAppName}, CS_RECOMPUTE_MEMORY_STARTED_DBG_EID, "DEBUG", 1
21-224-18:36:04.315 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:36:04.315 00     SPR-I:OPRO         ; Setup event 1 with CS DEBUG 57
21-224-18:36:04.315 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:36:04.333 00 SCX_CPU1_CS_US/2576     ut_setupevents "SCX", "CPU1", {CSAppName}, CS_RECOMPUTE_FINISH_EEPROM_MEMORY_INF_EID, "INFO", 2
21-224-18:36:04.335 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:36:04.335 00     SPR-I:OPRO         ; Setup event 2 with CS INFO 95
21-224-18:36:04.335 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:36:04.336 00 SCX_CPU1_CS_US/2577     
21-224-18:36:04.336 00 SCX_CPU1_CS_US/2578     cmdCtr = SCX_CPU1_CS_CMDPC + 1
21-224-18:36:04.336 00 SCX_CPU1_CS_US/2580     /SCX_CPU1_CS_RecomputeMemory EntryID=segIndex
21-224-18:36:04.347 00 SCX_CPU1_CS_US/2581     
21-224-18:36:04.347 00 SCX_CPU1_CS_US/2582     ut_tlmwait SCX_CPU1_CS_CMDPC, {cmdCtr}
21-224-18:36:04.350 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-224-18:36:05.224 00    TLMH-I:STS          58-012-14:23:26.500 DEBUG CPU=CPU1 APPNAME=CS EVENT ID=57 Recompute baseline of Memory Entry ID 0 started
21-224-18:36:05.722 00    TLMH-I:STS          58-012-14:23:27.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:36:05.723 00    TLMH-I:STS          58-012-14:23:27.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:36:06.220 00    TLMH-I:STS          58-012-14:23:27.550 INFO CPU=CPU1 APPNAME=CS EVENT ID=95 Memory entry 0 recompute finished. New baseline is 0X00004D2D
21-224-18:36:07.354 00     SPR-I:STTE         WAIT UNTIL completed
21-224-18:36:07.356 00 SCX_CPU1_CS_US/2583     if (UT_TW_Status = UT_Success) then
21-224-18:36:07.356 00 SCX_CPU1_CS_US/2584       write "<*> Passed (1003;6006) - CS Recompute User-defined Memory Item command sent properly."
21-224-18:36:07.357 00     SPR-I:OPRO         <*> Passed (1003;6006) - CS Recompute User-defined Memory Item command sent properly.
21-224-18:36:07.357 00 SCX_CPU1_CS_US/2585       ut_setrequirements CS_1003, "P"
21-224-18:36:07.361 00 SCX_CPU1_CS_US/2586       ut_setrequirements CS_6006, "P"
21-224-18:36:07.362 00 SCX_CPU1_CS_US/2591     endif
21-224-18:36:07.362 00 SCX_CPU1_CS_US/2592     
21-224-18:36:07.362 00 SCX_CPU1_CS_US/2594     ut_tlmwait SCX_CPU1_find_event[1].num_found_messages, 1
21-224-18:36:07.364 00     SPR-I:STTE         WAIT UNTIL completed
21-224-18:36:07.365 00 SCX_CPU1_CS_US/2595     if (UT_TW_Status = UT_Success) then
21-224-18:36:07.365 00 SCX_CPU1_CS_US/2596       write "<*> Passed (1003;6005) - Expected Event Msg ",CS_RECOMPUTE_MEMORY_STARTED_DBG_EID," rcv'd."
21-224-18:36:07.365 00     SPR-I:OPRO         <*> Passed (1003;6005) - Expected Event Msg 57 rcv'd.
21-224-18:36:07.365 00 SCX_CPU1_CS_US/2597       ut_setrequirements CS_1003, "P"
21-224-18:36:07.392 00 SCX_CPU1_CS_US/2598       ut_setrequirements CS_6005, "P"
21-224-18:36:07.393 00 SCX_CPU1_CS_US/2603     endif
21-224-18:36:07.393 00 SCX_CPU1_CS_US/2604     
21-224-18:36:07.393 00 SCX_CPU1_CS_US/2606     ut_tlmwait SCX_CPU1_find_event[2].num_found_messages, 1, 100
21-224-18:36:07.396 00     SPR-I:STTE         WAIT UNTIL completed
21-224-18:36:07.396 00 SCX_CPU1_CS_US/2607     if (UT_TW_Status = UT_Success) then
21-224-18:36:07.396 00 SCX_CPU1_CS_US/2608       write "<*> Passed (1003;6005.1) - Expected Event Msg ",CS_RECOMPUTE_FINISH_EEPROM_MEMORY_INF_EID," rcv'd."
21-224-18:36:07.396 00     SPR-I:OPRO         <*> Passed (1003;6005.1) - Expected Event Msg 95 rcv'd.
21-224-18:36:07.396 00 SCX_CPU1_CS_US/2609       ut_setrequirements CS_1003, "P"
21-224-18:36:07.397 00 SCX_CPU1_CS_US/2610       ut_setrequirements CS_60051, "P"
21-224-18:36:07.398 00 SCX_CPU1_CS_US/2615     endif
21-224-18:36:07.398 00 SCX_CPU1_CS_US/2616     
21-224-18:36:07.398 00 SCX_CPU1_CS_US/2617     wait 5
21-224-18:36:07.398 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-224-18:36:12.427 00 SCX_CPU1_CS_US/2618     
21-224-18:36:12.427 00 SCX_CPU1_CS_US/2619     write ";*********************************************************************"
21-224-18:36:12.428 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:36:12.428 00 SCX_CPU1_CS_US/2620     write ";  Step 4.30: Send the Report User-defined Memory Item command for the "
21-224-18:36:12.428 00     SPR-I:OPRO         ;  Step 4.30: Send the Report User-defined Memory Item command for the 
21-224-18:36:12.428 00 SCX_CPU1_CS_US/2621     write ";  entry used in Step 4.27 above. "
21-224-18:36:12.428 00     SPR-I:OPRO         ;  entry used in Step 4.27 above. 
21-224-18:36:12.428 00 SCX_CPU1_CS_US/2622     write ";*********************************************************************"
21-224-18:36:12.428 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:36:12.428 00 SCX_CPU1_CS_US/2623     ut_setupevents "SCX", "CPU1", {CSAppName}, CS_BASELINE_MEMORY_INF_EID, "INFO", 1
21-224-18:36:12.433 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:36:12.433 00     SPR-I:OPRO         ; Setup event 1 with CS INFO 54
21-224-18:36:12.433 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:36:12.434 00 SCX_CPU1_CS_US/2624     
21-224-18:36:12.434 00 SCX_CPU1_CS_US/2625     cmdCtr = SCX_CPU1_CS_CMDPC + 1
21-224-18:36:12.434 00 SCX_CPU1_CS_US/2627     /SCX_CPU1_CS_ReportMemory EntryID=segIndex
21-224-18:36:12.446 00 SCX_CPU1_CS_US/2628     
21-224-18:36:12.446 00 SCX_CPU1_CS_US/2629     ut_tlmwait SCX_CPU1_CS_CMDPC, {cmdCtr}
21-224-18:36:12.450 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-224-18:36:13.225 00    TLMH-I:STS          58-012-14:23:34.500 INFO CPU=CPU1 APPNAME=CS EVENT ID=54 Report baseline of Memory Entry 0 is 0x00004D2D
21-224-18:36:15.454 00     SPR-I:STTE         WAIT UNTIL completed
21-224-18:36:15.456 00 SCX_CPU1_CS_US/2630     if (UT_TW_Status = UT_Success) then
21-224-18:36:15.456 00 SCX_CPU1_CS_US/2631       write "<*> Passed (1003;6006) - CS Report User-defined Memory Item command sent properly."
21-224-18:36:15.456 00     SPR-I:OPRO         <*> Passed (1003;6006) - CS Report User-defined Memory Item command sent properly.
21-224-18:36:15.456 00 SCX_CPU1_CS_US/2632       ut_setrequirements CS_1003, "P"
21-224-18:36:15.459 00 SCX_CPU1_CS_US/2633       ut_setrequirements CS_6006, "P"
21-224-18:36:15.461 00 SCX_CPU1_CS_US/2638     endif
21-224-18:36:15.461 00 SCX_CPU1_CS_US/2639     
21-224-18:36:15.461 00 SCX_CPU1_CS_US/2641     ut_tlmwait SCX_CPU1_find_event[1].num_found_messages, 1
21-224-18:36:15.464 00     SPR-I:STTE         WAIT UNTIL completed
21-224-18:36:15.465 00 SCX_CPU1_CS_US/2642     if (UT_TW_Status = UT_Success) then
21-224-18:36:15.465 00 SCX_CPU1_CS_US/2643       write "<*> Passed (1003;6006) - Expected Event Msg ",CS_BASELINE_MEMORY_INF_EID," rcv'd."
21-224-18:36:15.465 00     SPR-I:OPRO         <*> Passed (1003;6006) - Expected Event Msg 54 rcv'd.
21-224-18:36:15.465 00 SCX_CPU1_CS_US/2644       ut_setrequirements CS_1003, "P"
21-224-18:36:15.499 00 SCX_CPU1_CS_US/2645       ut_setrequirements CS_6006, "P"
21-224-18:36:15.500 00 SCX_CPU1_CS_US/2650     endif
21-224-18:36:15.500 00 SCX_CPU1_CS_US/2651     
21-224-18:36:15.500 00 SCX_CPU1_CS_US/2652     wait 5
21-224-18:36:15.500 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-224-18:36:20.505 00 SCX_CPU1_CS_US/2653     
21-224-18:36:20.505 00 SCX_CPU1_CS_US/2654     write ";*********************************************************************"
21-224-18:36:20.505 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:36:20.505 00 SCX_CPU1_CS_US/2655     write ";  Step 4.31: Send the Get User-defined Memory ID command with a valid "
21-224-18:36:20.505 00     SPR-I:OPRO         ;  Step 4.31: Send the Get User-defined Memory ID command with a valid 
21-224-18:36:20.505 00 SCX_CPU1_CS_US/2656     write ";  address. "
21-224-18:36:20.505 00     SPR-I:OPRO         ;  address. 
21-224-18:36:20.505 00 SCX_CPU1_CS_US/2657     write ";*********************************************************************"
21-224-18:36:20.505 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:36:20.505 00 SCX_CPU1_CS_US/2658     ut_setupevents "SCX","CPU1",{CSAppName},CS_GET_ENTRY_ID_MEMORY_INF_EID,"INFO", 1
21-224-18:36:20.512 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:36:20.513 00     SPR-I:OPRO         ; Setup event 1 with CS INFO 65
21-224-18:36:20.514 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:36:20.515 00 SCX_CPU1_CS_US/2659     
21-224-18:36:20.515 00 SCX_CPU1_CS_US/2660     cmdCtr = SCX_CPU1_CS_CMDPC + 1
21-224-18:36:20.515 00 SCX_CPU1_CS_US/2662     /SCX_CPU1_CS_GetMemoryEntryID Address=SCX_CPU1_CS_MEM_RESULT_TABLE[1].StartAddr
21-224-18:36:20.530 00 SCX_CPU1_CS_US/2663     
21-224-18:36:20.530 00 SCX_CPU1_CS_US/2664     ut_tlmwait SCX_CPU1_CS_CMDPC, {cmdCtr}
21-224-18:36:20.540 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-224-18:36:21.220 00    TLMH-I:STS          58-012-14:23:42.500 INFO CPU=CPU1 APPNAME=CS EVENT ID=65 Memory Found Address 0x00B7C350 in Entry ID 1
21-224-18:36:21.222 00    TLMH-I:STS          58-012-14:23:42.500 INFO CPU=CPU1 APPNAME=CS EVENT ID=65 Memory Found Address 0x00B7C350 in Entry ID 3
21-224-18:36:23.543 00     SPR-I:STTE         WAIT UNTIL completed
21-224-18:36:23.545 00 SCX_CPU1_CS_US/2665     if (UT_TW_Status = UT_Success) then
21-224-18:36:23.546 00 SCX_CPU1_CS_US/2666       write "<*> Passed (1003;6009) - CS Get User-defined Memory ID command sent properly."
21-224-18:36:23.546 00     SPR-I:OPRO         <*> Passed (1003;6009) - CS Get User-defined Memory ID command sent properly.
21-224-18:36:23.546 00 SCX_CPU1_CS_US/2667       ut_setrequirements CS_1003, "P"
21-224-18:36:23.551 00 SCX_CPU1_CS_US/2668       ut_setrequirements CS_6009, "P"
21-224-18:36:23.555 00 SCX_CPU1_CS_US/2673     endif
21-224-18:36:23.555 00 SCX_CPU1_CS_US/2674     
21-224-18:36:23.555 00 SCX_CPU1_CS_US/2676     if (SCX_CPU1_find_event[1].num_found_messages > 0) then
21-224-18:36:23.555 00 SCX_CPU1_CS_US/2677       write "<*> Passed (1003) - Expected Event Msg ",CS_GET_ENTRY_ID_MEMORY_INF_EID," rcv'd."
21-224-18:36:23.555 00     SPR-I:OPRO         <*> Passed (1003) - Expected Event Msg 65 rcv'd.
21-224-18:36:23.555 00 SCX_CPU1_CS_US/2678       ut_setrequirements CS_1003, "P"
21-224-18:36:23.560 00 SCX_CPU1_CS_US/2682     endif
21-224-18:36:23.560 00 SCX_CPU1_CS_US/2683     
21-224-18:36:23.560 00 SCX_CPU1_CS_US/2684     wait 5
21-224-18:36:23.561 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-224-18:36:28.565 00 SCX_CPU1_CS_US/2685     
21-224-18:36:28.565 00 SCX_CPU1_CS_US/2686     write ";*********************************************************************"
21-224-18:36:28.565 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:36:28.565 00 SCX_CPU1_CS_US/2687     write ";  Step 4.32: Send the Enable User-defined Memory Item command for a "
21-224-18:36:28.565 00     SPR-I:OPRO         ;  Step 4.32: Send the Enable User-defined Memory Item command for a 
21-224-18:36:28.565 00 SCX_CPU1_CS_US/2688     write ";  DISABLED entry. "
21-224-18:36:28.565 00     SPR-I:OPRO         ;  DISABLED entry. 
21-224-18:36:28.565 00 SCX_CPU1_CS_US/2689     write ";*********************************************************************"
21-224-18:36:28.565 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:36:28.565 00 SCX_CPU1_CS_US/2692     foundSeg=FALSE
21-224-18:36:28.566 00 SCX_CPU1_CS_US/2693     
21-224-18:36:28.566 00 SCX_CPU1_CS_US/2694     for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 DO
21-224-18:36:28.566 00 SCX_CPU1_CS_US/2695       if (p@SCX_CPU1_CS_MEM_RESULT_TABLE[i].State = "Disabled") AND (foundSeg = FALSE) then
21-224-18:36:28.566 00 SCX_CPU1_CS_US/2696         segIndex = i
21-224-18:36:28.567 00 SCX_CPU1_CS_US/2697         foundSeg = TRUE
21-224-18:36:28.567 00 SCX_CPU1_CS_US/2698       endif
21-224-18:36:28.567 00 SCX_CPU1_CS_US/2699     enddo
21-224-18:36:28.568 00 SCX_CPU1_CS_US/2694     for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 DO
21-224-18:36:28.568 00 SCX_CPU1_CS_US/2695       if (p@SCX_CPU1_CS_MEM_RESULT_TABLE[i].State = "Disabled") AND (foundSeg = FALSE) then
21-224-18:36:28.569 00 SCX_CPU1_CS_US/2698       endif
21-224-18:36:28.569 00 SCX_CPU1_CS_US/2699     enddo
21-224-18:36:28.570 00 SCX_CPU1_CS_US/2694     for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 DO
21-224-18:36:28.570 00 SCX_CPU1_CS_US/2695       if (p@SCX_CPU1_CS_MEM_RESULT_TABLE[i].State = "Disabled") AND (foundSeg = FALSE) then
21-224-18:36:28.570 00 SCX_CPU1_CS_US/2698       endif
21-224-18:36:28.570 00 SCX_CPU1_CS_US/2699     enddo
21-224-18:36:28.571 00 SCX_CPU1_CS_US/2694     for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 DO
21-224-18:36:28.572 00 SCX_CPU1_CS_US/2695       if (p@SCX_CPU1_CS_MEM_RESULT_TABLE[i].State = "Disabled") AND (foundSeg = FALSE) then
21-224-18:36:28.572 00 SCX_CPU1_CS_US/2698       endif
21-224-18:36:28.572 00 SCX_CPU1_CS_US/2699     enddo
21-224-18:36:28.573 00 SCX_CPU1_CS_US/2694     for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 DO
21-224-18:36:28.574 00 SCX_CPU1_CS_US/2695       if (p@SCX_CPU1_CS_MEM_RESULT_TABLE[i].State = "Disabled") AND (foundSeg = FALSE) then
21-224-18:36:28.574 00 SCX_CPU1_CS_US/2698       endif
21-224-18:36:28.574 00 SCX_CPU1_CS_US/2699     enddo
21-224-18:36:28.576 00 SCX_CPU1_CS_US/2694     for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 DO
21-224-18:36:28.576 00 SCX_CPU1_CS_US/2695       if (p@SCX_CPU1_CS_MEM_RESULT_TABLE[i].State = "Disabled") AND (foundSeg = FALSE) then
21-224-18:36:28.576 00 SCX_CPU1_CS_US/2698       endif
21-224-18:36:28.577 00 SCX_CPU1_CS_US/2699     enddo
21-224-18:36:28.578 00 SCX_CPU1_CS_US/2694     for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 DO
21-224-18:36:28.578 00 SCX_CPU1_CS_US/2695       if (p@SCX_CPU1_CS_MEM_RESULT_TABLE[i].State = "Disabled") AND (foundSeg = FALSE) then
21-224-18:36:28.579 00 SCX_CPU1_CS_US/2698       endif
21-224-18:36:28.579 00 SCX_CPU1_CS_US/2699     enddo
21-224-18:36:28.580 00 SCX_CPU1_CS_US/2694     for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 DO
21-224-18:36:28.580 00 SCX_CPU1_CS_US/2695       if (p@SCX_CPU1_CS_MEM_RESULT_TABLE[i].State = "Disabled") AND (foundSeg = FALSE) then
21-224-18:36:28.581 00 SCX_CPU1_CS_US/2698       endif
21-224-18:36:28.581 00 SCX_CPU1_CS_US/2699     enddo
21-224-18:36:28.582 00 SCX_CPU1_CS_US/2694     for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 DO
21-224-18:36:28.583 00 SCX_CPU1_CS_US/2695       if (p@SCX_CPU1_CS_MEM_RESULT_TABLE[i].State = "Disabled") AND (foundSeg = FALSE) then
21-224-18:36:28.583 00 SCX_CPU1_CS_US/2698       endif
21-224-18:36:28.583 00 SCX_CPU1_CS_US/2699     enddo
21-224-18:36:28.584 00 SCX_CPU1_CS_US/2694     for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 DO
21-224-18:36:28.584 00 SCX_CPU1_CS_US/2695       if (p@SCX_CPU1_CS_MEM_RESULT_TABLE[i].State = "Disabled") AND (foundSeg = FALSE) then
21-224-18:36:28.585 00 SCX_CPU1_CS_US/2698       endif
21-224-18:36:28.585 00 SCX_CPU1_CS_US/2699     enddo
21-224-18:36:28.586 00 SCX_CPU1_CS_US/2694     for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 DO
21-224-18:36:28.586 00 SCX_CPU1_CS_US/2695       if (p@SCX_CPU1_CS_MEM_RESULT_TABLE[i].State = "Disabled") AND (foundSeg = FALSE) then
21-224-18:36:28.586 00 SCX_CPU1_CS_US/2698       endif
21-224-18:36:28.586 00 SCX_CPU1_CS_US/2699     enddo
21-224-18:36:28.587 00 SCX_CPU1_CS_US/2694     for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 DO
21-224-18:36:28.588 00 SCX_CPU1_CS_US/2695       if (p@SCX_CPU1_CS_MEM_RESULT_TABLE[i].State = "Disabled") AND (foundSeg = FALSE) then
21-224-18:36:28.588 00 SCX_CPU1_CS_US/2698       endif
21-224-18:36:28.588 00 SCX_CPU1_CS_US/2699     enddo
21-224-18:36:28.589 00 SCX_CPU1_CS_US/2694     for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 DO
21-224-18:36:28.590 00 SCX_CPU1_CS_US/2695       if (p@SCX_CPU1_CS_MEM_RESULT_TABLE[i].State = "Disabled") AND (foundSeg = FALSE) then
21-224-18:36:28.590 00 SCX_CPU1_CS_US/2698       endif
21-224-18:36:28.590 00 SCX_CPU1_CS_US/2699     enddo
21-224-18:36:28.591 00 SCX_CPU1_CS_US/2694     for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 DO
21-224-18:36:28.591 00 SCX_CPU1_CS_US/2695       if (p@SCX_CPU1_CS_MEM_RESULT_TABLE[i].State = "Disabled") AND (foundSeg = FALSE) then
21-224-18:36:28.592 00 SCX_CPU1_CS_US/2698       endif
21-224-18:36:28.592 00 SCX_CPU1_CS_US/2699     enddo
21-224-18:36:28.593 00 SCX_CPU1_CS_US/2694     for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 DO
21-224-18:36:28.593 00 SCX_CPU1_CS_US/2695       if (p@SCX_CPU1_CS_MEM_RESULT_TABLE[i].State = "Disabled") AND (foundSeg = FALSE) then
21-224-18:36:28.593 00 SCX_CPU1_CS_US/2698       endif
21-224-18:36:28.594 00 SCX_CPU1_CS_US/2699     enddo
21-224-18:36:28.594 00 SCX_CPU1_CS_US/2694     for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 DO
21-224-18:36:28.595 00 SCX_CPU1_CS_US/2695       if (p@SCX_CPU1_CS_MEM_RESULT_TABLE[i].State = "Disabled") AND (foundSeg = FALSE) then
21-224-18:36:28.595 00 SCX_CPU1_CS_US/2698       endif
21-224-18:36:28.595 00 SCX_CPU1_CS_US/2699     enddo
21-224-18:36:28.595 00 SCX_CPU1_CS_US/2694     for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 DO
21-224-18:36:28.595 00 SCX_CPU1_CS_US/2700     
21-224-18:36:28.595 00 SCX_CPU1_CS_US/2701     if (foundSeg = TRUE) then
21-224-18:36:28.595 00 SCX_CPU1_CS_US/2702       write "; Disabled entry found at index ", segIndex
21-224-18:36:28.596 00     SPR-I:OPRO         ; Disabled entry found at index 0
21-224-18:36:28.596 00 SCX_CPU1_CS_US/2706     endif
21-224-18:36:28.596 00 SCX_CPU1_CS_US/2707     
21-224-18:36:28.596 00 SCX_CPU1_CS_US/2708     ut_setupevents "SCX", "CPU1", {CSAppName}, CS_ENABLE_MEMORY_ENTRY_INF_EID, "INFO", 1
21-224-18:36:28.598 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:36:28.598 00     SPR-I:OPRO         ; Setup event 1 with CS INFO 61
21-224-18:36:28.598 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:36:28.600 00 SCX_CPU1_CS_US/2709     
21-224-18:36:28.600 00 SCX_CPU1_CS_US/2710     cmdCtr = SCX_CPU1_CS_CMDPC + 1
21-224-18:36:28.600 00 SCX_CPU1_CS_US/2712     /SCX_CPU1_CS_EnableMemoryEntry EntryID=segIndex
21-224-18:36:28.612 00 SCX_CPU1_CS_US/2713     
21-224-18:36:28.612 00 SCX_CPU1_CS_US/2714     ut_tlmwait SCX_CPU1_CS_CMDPC, {cmdCtr}
21-224-18:36:28.615 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-224-18:36:29.218 00    TLMH-I:STS          58-012-14:23:50.500 INFO CPU=CPU1 APPNAME=CS EVENT ID=61 Checksumming of Memory Entry ID 0 is Enabled
21-224-18:36:31.619 00     SPR-I:STTE         WAIT UNTIL completed
21-224-18:36:31.621 00 SCX_CPU1_CS_US/2715     if (UT_TW_Status = UT_Success) then
21-224-18:36:31.621 00 SCX_CPU1_CS_US/2716       write "<*> Passed (1003;6003) - CS Enable User-defined Memory Item command sent properly."
21-224-18:36:31.622 00     SPR-I:OPRO         <*> Passed (1003;6003) - CS Enable User-defined Memory Item command sent properly.
21-224-18:36:31.622 00 SCX_CPU1_CS_US/2717       ut_setrequirements CS_1003, "P"
21-224-18:36:31.625 00 SCX_CPU1_CS_US/2718       ut_setrequirements CS_6003, "P"
21-224-18:36:31.629 00 SCX_CPU1_CS_US/2723     endif
21-224-18:36:31.629 00 SCX_CPU1_CS_US/2724     
21-224-18:36:31.629 00 SCX_CPU1_CS_US/2726     ut_tlmwait SCX_CPU1_find_event[1].num_found_messages, 1
21-224-18:36:31.637 00     SPR-I:STTE         WAIT UNTIL completed
21-224-18:36:31.638 00 SCX_CPU1_CS_US/2727     if (UT_TW_Status = UT_Success) then
21-224-18:36:31.638 00 SCX_CPU1_CS_US/2728       write "<*> Passed (1003;6003) - Expected Event Msg ",CS_ENABLE_MEMORY_ENTRY_INF_EID," rcv'd."
21-224-18:36:31.638 00     SPR-I:OPRO         <*> Passed (1003;6003) - Expected Event Msg 61 rcv'd.
21-224-18:36:31.638 00 SCX_CPU1_CS_US/2729       ut_setrequirements CS_1003, "P"
21-224-18:36:31.674 00 SCX_CPU1_CS_US/2730       ut_setrequirements CS_6003, "P"
21-224-18:36:31.675 00 SCX_CPU1_CS_US/2735     endif
21-224-18:36:31.675 00 SCX_CPU1_CS_US/2736     
21-224-18:36:31.675 00 SCX_CPU1_CS_US/2737     wait 5
21-224-18:36:31.676 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-224-18:36:36.679 00 SCX_CPU1_CS_US/2738     
21-224-18:36:36.679 00 SCX_CPU1_CS_US/2739     write ";*********************************************************************"
21-224-18:36:36.679 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:36:36.679 00 SCX_CPU1_CS_US/2740     write ";  Step 4.33: Dump the Results table.         "
21-224-18:36:36.679 00     SPR-I:OPRO         ;  Step 4.33: Dump the Results table.         
21-224-18:36:36.680 00 SCX_CPU1_CS_US/2741     write ";*********************************************************************"
21-224-18:36:36.680 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:36:36.680 00 SCX_CPU1_CS_US/2742     cmdCtr = SCX_CPU1_TBL_CMDPC + 1
21-224-18:36:36.680 00 SCX_CPU1_CS_US/2743     
21-224-18:36:36.680 00 SCX_CPU1_CS_US/2744     s get_tbl_to_cvt (ramDir,memResTblName,"A","cpu1_usrrestbl4_33",hostCPU,resTblId)
21-224-18:36:36.680 00     SPR-I:STS          Loading file /s/opr/accounts/cfs_test/prc/get_tbl_to_cvt.i
21-224-18:36:36.682 00     SPR-I:STS          Procedure GET_TBL_TO_CVT started
21-224-18:36:36.682 00 GET_TBL_TO_CVT/2        ;
21-224-18:36:36.682 00 GET_TBL_TO_CVT/3        local logging = %liv (log_procedure)
21-224-18:36:36.682 00 GET_TBL_TO_CVT/4        %liv (log_procedure) = FALSE
21-224-18:36:36.693 00     SPR-I:OPRO         Sending Command: /SCX_CPU1_TBL_DUMP ACTIVE DTABLENAME="CS.ResMemoryTbl" DFILENAME="/ram/cpu1_usrrestbl4_33"
21-224-18:36:36.706 00     SPR-I:STTE         Wait mode - waiting 15 seconds ...
21-224-18:36:42.717 00    TLMH-I:STS          58-012-14:24:04.003 INFO CPU=CPU1 APPNAME=CFE_TBL EVENT ID=14 Successfully dumped Table 'CS.ResMemoryTbl' to '/ram/cpu1_usrrestbl4_33'
21-224-18:36:51.717 00     SPR-I:OPRO         
21-224-18:36:51.717 00     SPR-I:OPRO            The TBLNAME is: CS.ResMemoryTbl
21-224-18:36:51.718 00     SPR-I:OPRO               The APID is: P0FB1
21-224-18:36:51.718 00     SPR-I:OPRO                The CPU is: CPU3
21-224-18:36:51.718 00     SPR-I:OPRO         The IP Address is: 192.168.1.8
21-224-18:36:51.719 00     SPR-I:OPRO         The perl command is: perl /s/opr/accounts/global/tools/ftp.pl RAM:0 cpu1_usrrestbl4_33 cpu1_usrrestbl4_33 binary 192.168.1.8
21-224-18:36:51.858 00     SPR-I:OPRO         Return code from ftp_file.pl: 0
21-224-18:36:51.859 00     SPR-I:STTE         Wait mode - waiting 15 seconds ...
21-224-18:37:06.871 00     SPR-I:OPRO         
21-224-18:37:06.918 00     SPR-I:OPRO         The unix command is cvt -ws file_list[4017].file_write_time "`date +%y-%j-%T -r /s/opr/accounts/cfs_test/image/cpu1_usrrestbl4_33`"
21-224-18:37:06.919 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-224-18:37:11.924 00 GET_TBL_TO_CVT/238      
21-224-18:37:11.924 00 GET_TBL_TO_CVT/239      ENDPROC
21-224-18:37:11.924 00     SPR-I:STS          Procedure GET_TBL_TO_CVT completed
21-224-18:37:11.926 00 SCX_CPU1_CS_US/2745     wait 5
21-224-18:37:11.926 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-224-18:37:16.930 00 SCX_CPU1_CS_US/2746     
21-224-18:37:16.930 00 SCX_CPU1_CS_US/2747     ut_tlmwait SCX_CPU1_TBL_CMDPC, {cmdCtr}
21-224-18:37:16.941 00     SPR-I:STTE         WAIT UNTIL completed
21-224-18:37:16.944 00 SCX_CPU1_CS_US/2748     if (UT_TW_Status = UT_Success) then
21-224-18:37:16.944 00 SCX_CPU1_CS_US/2749       write "<*> Passed (6008) - Dump of User-defined Memory Results Table successful."
21-224-18:37:16.947 00     SPR-I:OPRO         <*> Passed (6008) - Dump of User-defined Memory Results Table successful.
21-224-18:37:16.947 00 SCX_CPU1_CS_US/2750       ut_setrequirements CS_6008, "P"
21-224-18:37:16.952 00 SCX_CPU1_CS_US/2754     endif
21-224-18:37:16.953 00 SCX_CPU1_CS_US/2755     
21-224-18:37:16.953 00 SCX_CPU1_CS_US/2756     write ";*********************************************************************"
21-224-18:37:16.953 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:37:16.953 00 SCX_CPU1_CS_US/2757     write ";  Step 4.34: Send the Recompute User-defined Memory command for the "
21-224-18:37:16.953 00     SPR-I:OPRO         ;  Step 4.34: Send the Recompute User-defined Memory command for the 
21-224-18:37:16.953 00 SCX_CPU1_CS_US/2758     write ";  entry used in Step 4.32 above.                   "
21-224-18:37:16.953 00     SPR-I:OPRO         ;  entry used in Step 4.32 above.                   
21-224-18:37:16.954 00 SCX_CPU1_CS_US/2759     write ";*********************************************************************"
21-224-18:37:16.954 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:37:16.954 00 SCX_CPU1_CS_US/2760     ut_setupevents "SCX", "CPU1", {CSAppName}, CS_RECOMPUTE_MEMORY_STARTED_DBG_EID, "DEBUG", 1
21-224-18:37:16.962 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:37:16.963 00     SPR-I:OPRO         ; Setup event 1 with CS DEBUG 57
21-224-18:37:16.963 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:37:16.986 00 SCX_CPU1_CS_US/2761     ut_setupevents "SCX", "CPU1", {CSAppName}, CS_RECOMPUTE_FINISH_EEPROM_MEMORY_INF_EID, "INFO", 2
21-224-18:37:16.988 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:37:16.988 00     SPR-I:OPRO         ; Setup event 2 with CS INFO 95
21-224-18:37:16.988 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:37:16.989 00 SCX_CPU1_CS_US/2762     
21-224-18:37:16.989 00 SCX_CPU1_CS_US/2763     cmdCtr = SCX_CPU1_CS_CMDPC + 1
21-224-18:37:16.989 00 SCX_CPU1_CS_US/2765     /SCX_CPU1_CS_RecomputeMemory EntryID=segIndex
21-224-18:37:17.000 00 SCX_CPU1_CS_US/2766     
21-224-18:37:17.000 00 SCX_CPU1_CS_US/2767     ut_tlmwait SCX_CPU1_CS_CMDPC, {cmdCtr}
21-224-18:37:17.003 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-224-18:37:17.718 00    TLMH-I:STS          58-012-14:24:39.001 DEBUG CPU=CPU1 APPNAME=CS EVENT ID=57 Recompute baseline of Memory Entry ID 0 started
21-224-18:37:17.719 00    TLMH-I:STS          58-012-14:24:39.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:37:17.719 00    TLMH-I:STS          58-012-14:24:39.002 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:37:18.720 00    TLMH-I:STS          58-012-14:24:40.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:37:18.721 00    TLMH-I:STS          58-012-14:24:40.050 INFO CPU=CPU1 APPNAME=CS EVENT ID=95 Memory entry 0 recompute finished. New baseline is 0X00004D2D
21-224-18:37:19.006 00     SPR-I:STTE         WAIT UNTIL completed
21-224-18:37:19.008 00 SCX_CPU1_CS_US/2768     if (UT_TW_Status = UT_Success) then
21-224-18:37:19.008 00 SCX_CPU1_CS_US/2769       write "<*> Passed (1003;6005) - CS Recompute User-defined Memory Item command sent properly."
21-224-18:37:19.008 00     SPR-I:OPRO         <*> Passed (1003;6005) - CS Recompute User-defined Memory Item command sent properly.
21-224-18:37:19.008 00 SCX_CPU1_CS_US/2770       ut_setrequirements CS_1003, "P"
21-224-18:37:19.012 00 SCX_CPU1_CS_US/2771       ut_setrequirements CS_6005, "P"
21-224-18:37:19.015 00 SCX_CPU1_CS_US/2776     endif
21-224-18:37:19.015 00 SCX_CPU1_CS_US/2777     
21-224-18:37:19.015 00 SCX_CPU1_CS_US/2779     ut_tlmwait SCX_CPU1_find_event[1].num_found_messages, 1
21-224-18:37:19.026 00     SPR-I:STTE         WAIT UNTIL completed
21-224-18:37:19.028 00 SCX_CPU1_CS_US/2780     if (UT_TW_Status = UT_Success) then
21-224-18:37:19.028 00 SCX_CPU1_CS_US/2781       write "<*> Passed (1003;6005) - Expected Event Msg ",CS_RECOMPUTE_MEMORY_STARTED_DBG_EID," rcv'd."
21-224-18:37:19.028 00     SPR-I:OPRO         <*> Passed (1003;6005) - Expected Event Msg 57 rcv'd.
21-224-18:37:19.028 00 SCX_CPU1_CS_US/2782       ut_setrequirements CS_1003, "P"
21-224-18:37:19.079 00 SCX_CPU1_CS_US/2783       ut_setrequirements CS_6005, "P"
21-224-18:37:19.080 00 SCX_CPU1_CS_US/2788     endif
21-224-18:37:19.080 00 SCX_CPU1_CS_US/2789     
21-224-18:37:19.080 00 SCX_CPU1_CS_US/2791     ut_tlmwait SCX_CPU1_find_event[2].num_found_messages, 1, 100
21-224-18:37:19.083 00     SPR-I:STTE         WAIT UNTIL completed
21-224-18:37:19.084 00 SCX_CPU1_CS_US/2792     if (UT_TW_Status = UT_Success) then
21-224-18:37:19.084 00 SCX_CPU1_CS_US/2793       write "<*> Passed (1003;6005.1) - Expected Event Msg ",CS_RECOMPUTE_FINISH_EEPROM_MEMORY_INF_EID," rcv'd."
21-224-18:37:19.084 00     SPR-I:OPRO         <*> Passed (1003;6005.1) - Expected Event Msg 95 rcv'd.
21-224-18:37:19.084 00 SCX_CPU1_CS_US/2794       ut_setrequirements CS_1003, "P"
21-224-18:37:19.085 00 SCX_CPU1_CS_US/2795       ut_setrequirements CS_60051, "P"
21-224-18:37:19.086 00 SCX_CPU1_CS_US/2800     endif
21-224-18:37:19.086 00 SCX_CPU1_CS_US/2801     
21-224-18:37:19.086 00 SCX_CPU1_CS_US/2802     wait 5
21-224-18:37:19.086 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-224-18:37:24.116 00 SCX_CPU1_CS_US/2803     
21-224-18:37:24.117 00 SCX_CPU1_CS_US/2804     write ";*********************************************************************"
21-224-18:37:24.117 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:37:24.117 00 SCX_CPU1_CS_US/2805     write ";  Step 4.35: Send the Report User-defined Memory Item command for the "
21-224-18:37:24.117 00     SPR-I:OPRO         ;  Step 4.35: Send the Report User-defined Memory Item command for the 
21-224-18:37:24.117 00 SCX_CPU1_CS_US/2806     write ";  entry used in Step 4.32 above.                   "
21-224-18:37:24.117 00     SPR-I:OPRO         ;  entry used in Step 4.32 above.                   
21-224-18:37:24.117 00 SCX_CPU1_CS_US/2807     write ";*********************************************************************"
21-224-18:37:24.117 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:37:24.117 00 SCX_CPU1_CS_US/2808     ut_setupevents "SCX", "CPU1", {CSAppName}, CS_BASELINE_MEMORY_INF_EID, "INFO", 1
21-224-18:37:24.122 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:37:24.122 00     SPR-I:OPRO         ; Setup event 1 with CS INFO 54
21-224-18:37:24.122 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:37:24.122 00 SCX_CPU1_CS_US/2809     
21-224-18:37:24.123 00 SCX_CPU1_CS_US/2810     cmdCtr = SCX_CPU1_CS_CMDPC + 1
21-224-18:37:24.123 00 SCX_CPU1_CS_US/2812     /SCX_CPU1_CS_ReportMemory EntryID=segIndex
21-224-18:37:24.134 00 SCX_CPU1_CS_US/2813     
21-224-18:37:24.134 00 SCX_CPU1_CS_US/2814     ut_tlmwait SCX_CPU1_CS_CMDPC, {cmdCtr}
21-224-18:37:24.138 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-224-18:37:24.725 00    TLMH-I:STS          58-012-14:24:46.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=54 Report baseline of Memory Entry 0 is 0x00004D2D
21-224-18:37:27.141 00     SPR-I:STTE         WAIT UNTIL completed
21-224-18:37:27.143 00 SCX_CPU1_CS_US/2815     if (UT_TW_Status = UT_Success) then
21-224-18:37:27.143 00 SCX_CPU1_CS_US/2816       write "<*> Passed (1003;6006) - CS Report User-defined Memory Item command sent properly."
21-224-18:37:27.143 00     SPR-I:OPRO         <*> Passed (1003;6006) - CS Report User-defined Memory Item command sent properly.
21-224-18:37:27.143 00 SCX_CPU1_CS_US/2817       ut_setrequirements CS_1003, "P"
21-224-18:37:27.146 00 SCX_CPU1_CS_US/2818       ut_setrequirements CS_6006, "P"
21-224-18:37:27.148 00 SCX_CPU1_CS_US/2823     endif
21-224-18:37:27.148 00 SCX_CPU1_CS_US/2824     
21-224-18:37:27.148 00 SCX_CPU1_CS_US/2826     ut_tlmwait SCX_CPU1_find_event[1].num_found_messages, 1
21-224-18:37:27.151 00     SPR-I:STTE         WAIT UNTIL completed
21-224-18:37:27.152 00 SCX_CPU1_CS_US/2827     if (UT_TW_Status = UT_Success) then
21-224-18:37:27.152 00 SCX_CPU1_CS_US/2828       write "<*> Passed (1003;6006) - Expected Event Msg ",CS_BASELINE_MEMORY_INF_EID," rcv'd."
21-224-18:37:27.152 00     SPR-I:OPRO         <*> Passed (1003;6006) - Expected Event Msg 54 rcv'd.
21-224-18:37:27.152 00 SCX_CPU1_CS_US/2829       ut_setrequirements CS_1003, "P"
21-224-18:37:27.187 00 SCX_CPU1_CS_US/2830       ut_setrequirements CS_6006, "P"
21-224-18:37:27.188 00 SCX_CPU1_CS_US/2835     endif
21-224-18:37:27.188 00 SCX_CPU1_CS_US/2836     
21-224-18:37:27.188 00 SCX_CPU1_CS_US/2837     wait 5
21-224-18:37:27.188 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-224-18:37:32.192 00 SCX_CPU1_CS_US/2838     
21-224-18:37:32.192 00 SCX_CPU1_CS_US/2839     write ";*********************************************************************"
21-224-18:37:32.192 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:37:32.192 00 SCX_CPU1_CS_US/2840     write ";  Step 4.36: Send the Get User-defined Memory ID command with a valid "
21-224-18:37:32.192 00     SPR-I:OPRO         ;  Step 4.36: Send the Get User-defined Memory ID command with a valid 
21-224-18:37:32.192 00 SCX_CPU1_CS_US/2841     write ";  address. "
21-224-18:37:32.192 00     SPR-I:OPRO         ;  address. 
21-224-18:37:32.192 00 SCX_CPU1_CS_US/2842     write ";*********************************************************************"
21-224-18:37:32.193 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:37:32.193 00 SCX_CPU1_CS_US/2843     ut_setupevents "SCX","CPU1",{CSAppName},CS_GET_ENTRY_ID_MEMORY_INF_EID,"INFO", 1
21-224-18:37:32.198 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:37:32.198 00     SPR-I:OPRO         ; Setup event 1 with CS INFO 65
21-224-18:37:32.198 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:37:32.199 00 SCX_CPU1_CS_US/2844     
21-224-18:37:32.199 00 SCX_CPU1_CS_US/2845     cmdCtr = SCX_CPU1_CS_CMDPC + 1
21-224-18:37:32.199 00 SCX_CPU1_CS_US/2847     /SCX_CPU1_CS_GetMemoryEntryID Address=SCX_CPU1_CS_MEM_RESULT_TABLE[1].StartAddr
21-224-18:37:32.211 00 SCX_CPU1_CS_US/2848     
21-224-18:37:32.211 00 SCX_CPU1_CS_US/2849     ut_tlmwait SCX_CPU1_CS_CMDPC, {cmdCtr}
21-224-18:37:32.216 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-224-18:37:32.724 00    TLMH-I:STS          58-012-14:24:54.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=65 Memory Found Address 0x00B7C350 in Entry ID 1
21-224-18:37:32.724 00    TLMH-I:STS          58-012-14:24:54.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=65 Memory Found Address 0x00B7C350 in Entry ID 3
21-224-18:37:35.219 00     SPR-I:STTE         WAIT UNTIL completed
21-224-18:37:35.221 00 SCX_CPU1_CS_US/2850     if (UT_TW_Status = UT_Success) then
21-224-18:37:35.222 00 SCX_CPU1_CS_US/2851       write "<*> Passed (1003;6009) - CS Get User-defined Memory ID command sent properly."
21-224-18:37:35.222 00     SPR-I:OPRO         <*> Passed (1003;6009) - CS Get User-defined Memory ID command sent properly.
21-224-18:37:35.222 00 SCX_CPU1_CS_US/2852       ut_setrequirements CS_1003, "P"
21-224-18:37:35.225 00 SCX_CPU1_CS_US/2853       ut_setrequirements CS_6009, "P"
21-224-18:37:35.226 00 SCX_CPU1_CS_US/2858     endif
21-224-18:37:35.226 00 SCX_CPU1_CS_US/2859     
21-224-18:37:35.226 00 SCX_CPU1_CS_US/2861     if (SCX_CPU1_find_event[1].num_found_messages > 0) then
21-224-18:37:35.226 00 SCX_CPU1_CS_US/2862       write "<*> Passed (1003) - Expected Event Msg ",CS_GET_ENTRY_ID_MEMORY_INF_EID," rcv'd."
21-224-18:37:35.226 00     SPR-I:OPRO         <*> Passed (1003) - Expected Event Msg 65 rcv'd.
21-224-18:37:35.226 00 SCX_CPU1_CS_US/2863       ut_setrequirements CS_1003, "P"
21-224-18:37:35.227 00 SCX_CPU1_CS_US/2867     endif
21-224-18:37:35.227 00 SCX_CPU1_CS_US/2868     
21-224-18:37:35.227 00 SCX_CPU1_CS_US/2869     wait 5
21-224-18:37:35.227 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-224-18:37:40.231 00 SCX_CPU1_CS_US/2870     
21-224-18:37:40.231 00 SCX_CPU1_CS_US/2871     write ";*********************************************************************"
21-224-18:37:40.231 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:37:40.231 00 SCX_CPU1_CS_US/2872     write ";  Step 4.37: Send the Enable User-defined Memory Checksumming command."
21-224-18:37:40.231 00     SPR-I:OPRO         ;  Step 4.37: Send the Enable User-defined Memory Checksumming command.
21-224-18:37:40.231 00 SCX_CPU1_CS_US/2873     write ";*********************************************************************"
21-224-18:37:40.232 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:37:40.232 00 SCX_CPU1_CS_US/2874     ut_setupevents "SCX", "CPU1", {CSAppName}, CS_ENABLE_MEMORY_INF_EID, "INFO", 1
21-224-18:37:40.237 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:37:40.237 00     SPR-I:OPRO         ; Setup event 1 with CS INFO 53
21-224-18:37:40.237 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:37:40.238 00 SCX_CPU1_CS_US/2875     
21-224-18:37:40.238 00 SCX_CPU1_CS_US/2876     cmdCtr = SCX_CPU1_CS_CMDPC + 1
21-224-18:37:40.238 00 SCX_CPU1_CS_US/2877     
21-224-18:37:40.238 00 SCX_CPU1_CS_US/2879     /SCX_CPU1_CS_EnableMemory
21-224-18:37:40.240 00 SCX_CPU1_CS_US/2880     
21-224-18:37:40.240 00 SCX_CPU1_CS_US/2881     ut_tlmwait SCX_CPU1_CS_CMDPC, {cmdCtr}
21-224-18:37:40.243 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-224-18:37:40.720 00    TLMH-I:STS          58-012-14:25:02.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=53 Checksumming of Memory is Enabled
21-224-18:37:43.247 00     SPR-I:STTE         WAIT UNTIL completed
21-224-18:37:43.249 00 SCX_CPU1_CS_US/2882     if (UT_TW_Status = UT_Success) then
21-224-18:37:43.249 00 SCX_CPU1_CS_US/2883       write "<*> Passed (1003;6001) - CS Enable User-defined Memory Checksumming command sent properly."
21-224-18:37:43.250 00     SPR-I:OPRO         <*> Passed (1003;6001) - CS Enable User-defined Memory Checksumming command sent properly.
21-224-18:37:43.250 00 SCX_CPU1_CS_US/2884       ut_setrequirements CS_1003, "P"
21-224-18:37:43.252 00 SCX_CPU1_CS_US/2885       ut_setrequirements CS_6001, "P"
21-224-18:37:43.253 00 SCX_CPU1_CS_US/2890     endif
21-224-18:37:43.253 00 SCX_CPU1_CS_US/2891     
21-224-18:37:43.253 00 SCX_CPU1_CS_US/2893     ut_tlmwait SCX_CPU1_find_event[1].num_found_messages, 1
21-224-18:37:43.258 00     SPR-I:STTE         WAIT UNTIL completed
21-224-18:37:43.258 00 SCX_CPU1_CS_US/2894     if (UT_TW_Status = UT_Success) then
21-224-18:37:43.258 00 SCX_CPU1_CS_US/2895       write "<*> Passed (1003;6001) - Expected Event Msg ",CS_ENABLE_MEMORY_INF_EID," rcv'd."
21-224-18:37:43.259 00     SPR-I:OPRO         <*> Passed (1003;6001) - Expected Event Msg 53 rcv'd.
21-224-18:37:43.259 00 SCX_CPU1_CS_US/2896       ut_setrequirements CS_1003, "P"
21-224-18:37:43.296 00 SCX_CPU1_CS_US/2897       ut_setrequirements CS_6001, "P"
21-224-18:37:43.297 00 SCX_CPU1_CS_US/2902     endif
21-224-18:37:43.297 00 SCX_CPU1_CS_US/2903     
21-224-18:37:43.297 00 SCX_CPU1_CS_US/2904     wait 5
21-224-18:37:43.297 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-224-18:37:48.301 00 SCX_CPU1_CS_US/2905     
21-224-18:37:48.301 00 SCX_CPU1_CS_US/2906     write ";*********************************************************************"
21-224-18:37:48.301 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:37:48.301 00 SCX_CPU1_CS_US/2907     write ";  Step 4.38: Send the Disable User-defined Memory Item command for an "
21-224-18:37:48.301 00     SPR-I:OPRO         ;  Step 4.38: Send the Disable User-defined Memory Item command for an 
21-224-18:37:48.301 00 SCX_CPU1_CS_US/2908     write ";  ENABLED entry."
21-224-18:37:48.301 00     SPR-I:OPRO         ;  ENABLED entry.
21-224-18:37:48.301 00 SCX_CPU1_CS_US/2909     write ";*********************************************************************"
21-224-18:37:48.302 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:37:48.302 00 SCX_CPU1_CS_US/2912     foundSeg=FALSE
21-224-18:37:48.302 00 SCX_CPU1_CS_US/2913     
21-224-18:37:48.302 00 SCX_CPU1_CS_US/2914     for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 DO
21-224-18:37:48.302 00 SCX_CPU1_CS_US/2915       if (p@SCX_CPU1_CS_MEM_RESULT_TABLE[i].State = "Enabled") AND (foundSeg = FALSE) then
21-224-18:37:48.303 00 SCX_CPU1_CS_US/2916         segIndex = i
21-224-18:37:48.303 00 SCX_CPU1_CS_US/2917         foundSeg = TRUE
21-224-18:37:48.303 00 SCX_CPU1_CS_US/2918       endif
21-224-18:37:48.303 00 SCX_CPU1_CS_US/2919     enddo
21-224-18:37:48.304 00 SCX_CPU1_CS_US/2914     for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 DO
21-224-18:37:48.305 00 SCX_CPU1_CS_US/2915       if (p@SCX_CPU1_CS_MEM_RESULT_TABLE[i].State = "Enabled") AND (foundSeg = FALSE) then
21-224-18:37:48.305 00 SCX_CPU1_CS_US/2918       endif
21-224-18:37:48.305 00 SCX_CPU1_CS_US/2919     enddo
21-224-18:37:48.306 00 SCX_CPU1_CS_US/2914     for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 DO
21-224-18:37:48.306 00 SCX_CPU1_CS_US/2915       if (p@SCX_CPU1_CS_MEM_RESULT_TABLE[i].State = "Enabled") AND (foundSeg = FALSE) then
21-224-18:37:48.306 00 SCX_CPU1_CS_US/2918       endif
21-224-18:37:48.306 00 SCX_CPU1_CS_US/2919     enddo
21-224-18:37:48.307 00 SCX_CPU1_CS_US/2914     for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 DO
21-224-18:37:48.307 00 SCX_CPU1_CS_US/2915       if (p@SCX_CPU1_CS_MEM_RESULT_TABLE[i].State = "Enabled") AND (foundSeg = FALSE) then
21-224-18:37:48.307 00 SCX_CPU1_CS_US/2918       endif
21-224-18:37:48.307 00 SCX_CPU1_CS_US/2919     enddo
21-224-18:37:48.307 00 SCX_CPU1_CS_US/2914     for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 DO
21-224-18:37:48.307 00 SCX_CPU1_CS_US/2915       if (p@SCX_CPU1_CS_MEM_RESULT_TABLE[i].State = "Enabled") AND (foundSeg = FALSE) then
21-224-18:37:48.307 00 SCX_CPU1_CS_US/2918       endif
21-224-18:37:48.307 00 SCX_CPU1_CS_US/2919     enddo
21-224-18:37:48.308 00 SCX_CPU1_CS_US/2914     for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 DO
21-224-18:37:48.308 00 SCX_CPU1_CS_US/2915       if (p@SCX_CPU1_CS_MEM_RESULT_TABLE[i].State = "Enabled") AND (foundSeg = FALSE) then
21-224-18:37:48.308 00 SCX_CPU1_CS_US/2918       endif
21-224-18:37:48.308 00 SCX_CPU1_CS_US/2919     enddo
21-224-18:37:48.308 00 SCX_CPU1_CS_US/2914     for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 DO
21-224-18:37:48.308 00 SCX_CPU1_CS_US/2915       if (p@SCX_CPU1_CS_MEM_RESULT_TABLE[i].State = "Enabled") AND (foundSeg = FALSE) then
21-224-18:37:48.308 00 SCX_CPU1_CS_US/2918       endif
21-224-18:37:48.308 00 SCX_CPU1_CS_US/2919     enddo
21-224-18:37:48.309 00 SCX_CPU1_CS_US/2914     for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 DO
21-224-18:37:48.309 00 SCX_CPU1_CS_US/2915       if (p@SCX_CPU1_CS_MEM_RESULT_TABLE[i].State = "Enabled") AND (foundSeg = FALSE) then
21-224-18:37:48.309 00 SCX_CPU1_CS_US/2918       endif
21-224-18:37:48.309 00 SCX_CPU1_CS_US/2919     enddo
21-224-18:37:48.309 00 SCX_CPU1_CS_US/2914     for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 DO
21-224-18:37:48.309 00 SCX_CPU1_CS_US/2915       if (p@SCX_CPU1_CS_MEM_RESULT_TABLE[i].State = "Enabled") AND (foundSeg = FALSE) then
21-224-18:37:48.309 00 SCX_CPU1_CS_US/2918       endif
21-224-18:37:48.309 00 SCX_CPU1_CS_US/2919     enddo
21-224-18:37:48.309 00 SCX_CPU1_CS_US/2914     for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 DO
21-224-18:37:48.310 00 SCX_CPU1_CS_US/2915       if (p@SCX_CPU1_CS_MEM_RESULT_TABLE[i].State = "Enabled") AND (foundSeg = FALSE) then
21-224-18:37:48.310 00 SCX_CPU1_CS_US/2918       endif
21-224-18:37:48.310 00 SCX_CPU1_CS_US/2919     enddo
21-224-18:37:48.310 00 SCX_CPU1_CS_US/2914     for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 DO
21-224-18:37:48.310 00 SCX_CPU1_CS_US/2915       if (p@SCX_CPU1_CS_MEM_RESULT_TABLE[i].State = "Enabled") AND (foundSeg = FALSE) then
21-224-18:37:48.310 00 SCX_CPU1_CS_US/2918       endif
21-224-18:37:48.310 00 SCX_CPU1_CS_US/2919     enddo
21-224-18:37:48.310 00 SCX_CPU1_CS_US/2914     for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 DO
21-224-18:37:48.310 00 SCX_CPU1_CS_US/2915       if (p@SCX_CPU1_CS_MEM_RESULT_TABLE[i].State = "Enabled") AND (foundSeg = FALSE) then
21-224-18:37:48.311 00 SCX_CPU1_CS_US/2918       endif
21-224-18:37:48.311 00 SCX_CPU1_CS_US/2919     enddo
21-224-18:37:48.311 00 SCX_CPU1_CS_US/2914     for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 DO
21-224-18:37:48.311 00 SCX_CPU1_CS_US/2915       if (p@SCX_CPU1_CS_MEM_RESULT_TABLE[i].State = "Enabled") AND (foundSeg = FALSE) then
21-224-18:37:48.311 00 SCX_CPU1_CS_US/2918       endif
21-224-18:37:48.311 00 SCX_CPU1_CS_US/2919     enddo
21-224-18:37:48.311 00 SCX_CPU1_CS_US/2914     for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 DO
21-224-18:37:48.311 00 SCX_CPU1_CS_US/2915       if (p@SCX_CPU1_CS_MEM_RESULT_TABLE[i].State = "Enabled") AND (foundSeg = FALSE) then
21-224-18:37:48.312 00 SCX_CPU1_CS_US/2918       endif
21-224-18:37:48.312 00 SCX_CPU1_CS_US/2919     enddo
21-224-18:37:48.312 00 SCX_CPU1_CS_US/2914     for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 DO
21-224-18:37:48.312 00 SCX_CPU1_CS_US/2915       if (p@SCX_CPU1_CS_MEM_RESULT_TABLE[i].State = "Enabled") AND (foundSeg = FALSE) then
21-224-18:37:48.312 00 SCX_CPU1_CS_US/2918       endif
21-224-18:37:48.312 00 SCX_CPU1_CS_US/2919     enddo
21-224-18:37:48.312 00 SCX_CPU1_CS_US/2914     for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 DO
21-224-18:37:48.312 00 SCX_CPU1_CS_US/2915       if (p@SCX_CPU1_CS_MEM_RESULT_TABLE[i].State = "Enabled") AND (foundSeg = FALSE) then
21-224-18:37:48.313 00 SCX_CPU1_CS_US/2918       endif
21-224-18:37:48.313 00 SCX_CPU1_CS_US/2919     enddo
21-224-18:37:48.313 00 SCX_CPU1_CS_US/2914     for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 DO
21-224-18:37:48.313 00 SCX_CPU1_CS_US/2920     
21-224-18:37:48.313 00 SCX_CPU1_CS_US/2921     if (foundSeg = TRUE) then
21-224-18:37:48.313 00 SCX_CPU1_CS_US/2922       write "; Enabled entry found at index ", segIndex
21-224-18:37:48.313 00     SPR-I:OPRO         ; Enabled entry found at index 0
21-224-18:37:48.313 00 SCX_CPU1_CS_US/2925     endif
21-224-18:37:48.313 00 SCX_CPU1_CS_US/2926     
21-224-18:37:48.313 00 SCX_CPU1_CS_US/2927     ut_setupevents "SCX","CPU1",{CSAppName},CS_DISABLE_MEMORY_ENTRY_INF_EID,"INFO",1
21-224-18:37:48.314 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:37:48.315 00     SPR-I:OPRO         ; Setup event 1 with CS INFO 63
21-224-18:37:48.315 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:37:48.315 00 SCX_CPU1_CS_US/2928     
21-224-18:37:48.315 00 SCX_CPU1_CS_US/2929     cmdCtr = SCX_CPU1_CS_CMDPC + 1
21-224-18:37:48.315 00 SCX_CPU1_CS_US/2931     /SCX_CPU1_CS_DisableMemoryEntry EntryID=segIndex
21-224-18:37:48.327 00 SCX_CPU1_CS_US/2932     
21-224-18:37:48.327 00 SCX_CPU1_CS_US/2933     ut_tlmwait SCX_CPU1_CS_CMDPC, {cmdCtr}
21-224-18:37:48.330 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-224-18:37:49.217 00    TLMH-I:STS          58-012-14:25:10.500 INFO CPU=CPU1 APPNAME=CS EVENT ID=63 Checksumming of Memory Entry ID 0 is Disabled
21-224-18:37:51.334 00     SPR-I:STTE         WAIT UNTIL completed
21-224-18:37:51.336 00 SCX_CPU1_CS_US/2934     if (UT_TW_Status = UT_Success) then
21-224-18:37:51.336 00 SCX_CPU1_CS_US/2935       write "<*> Passed (1003;6004) - CS Disable User-defined Memory Item command sent properly."
21-224-18:37:51.336 00     SPR-I:OPRO         <*> Passed (1003;6004) - CS Disable User-defined Memory Item command sent properly.
21-224-18:37:51.337 00 SCX_CPU1_CS_US/2936       ut_setrequirements CS_1003, "P"
21-224-18:37:51.339 00 SCX_CPU1_CS_US/2937       ut_setrequirements CS_6004, "P"
21-224-18:37:51.340 00 SCX_CPU1_CS_US/2942     endif
21-224-18:37:51.340 00 SCX_CPU1_CS_US/2943     
21-224-18:37:51.340 00 SCX_CPU1_CS_US/2945     ut_tlmwait SCX_CPU1_find_event[1].num_found_messages, 1
21-224-18:37:51.343 00     SPR-I:STTE         WAIT UNTIL completed
21-224-18:37:51.344 00 SCX_CPU1_CS_US/2946     if (UT_TW_Status = UT_Success) then
21-224-18:37:51.344 00 SCX_CPU1_CS_US/2947       write "<*> Passed (1003;6004) - Expected Event Msg ",CS_DISABLE_MEMORY_ENTRY_INF_EID," rcv'd."
21-224-18:37:51.344 00     SPR-I:OPRO         <*> Passed (1003;6004) - Expected Event Msg 63 rcv'd.
21-224-18:37:51.344 00 SCX_CPU1_CS_US/2948       ut_setrequirements CS_1003, "P"
21-224-18:37:51.377 00 SCX_CPU1_CS_US/2949       ut_setrequirements CS_6004, "P"
21-224-18:37:51.377 00 SCX_CPU1_CS_US/2954     endif
21-224-18:37:51.377 00 SCX_CPU1_CS_US/2955     
21-224-18:37:51.377 00 SCX_CPU1_CS_US/2956     wait 5
21-224-18:37:51.377 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-224-18:37:56.382 00 SCX_CPU1_CS_US/2957     
21-224-18:37:56.382 00 SCX_CPU1_CS_US/2958     write ";*********************************************************************"
21-224-18:37:56.382 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:37:56.382 00 SCX_CPU1_CS_US/2959     write ";  Step 4.39: Dump the Results table.         "
21-224-18:37:56.382 00     SPR-I:OPRO         ;  Step 4.39: Dump the Results table.         
21-224-18:37:56.382 00 SCX_CPU1_CS_US/2960     write ";*********************************************************************"
21-224-18:37:56.382 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:37:56.383 00 SCX_CPU1_CS_US/2961     cmdCtr = SCX_CPU1_TBL_CMDPC + 1
21-224-18:37:56.383 00 SCX_CPU1_CS_US/2962     
21-224-18:37:56.383 00 SCX_CPU1_CS_US/2963     s get_tbl_to_cvt (ramDir,memResTblName,"A","cpu1_usrrestbl4_39",hostCPU,resTblId)
21-224-18:37:56.383 00     SPR-I:STS          Loading file /s/opr/accounts/cfs_test/prc/get_tbl_to_cvt.i
21-224-18:37:56.386 00     SPR-I:STS          Procedure GET_TBL_TO_CVT started
21-224-18:37:56.386 00 GET_TBL_TO_CVT/2        ;
21-224-18:37:56.386 00 GET_TBL_TO_CVT/3        local logging = %liv (log_procedure)
21-224-18:37:56.387 00 GET_TBL_TO_CVT/4        %liv (log_procedure) = FALSE
21-224-18:37:56.393 00     SPR-I:OPRO         Sending Command: /SCX_CPU1_TBL_DUMP ACTIVE DTABLENAME="CS.ResMemoryTbl" DFILENAME="/ram/cpu1_usrrestbl4_39"
21-224-18:37:56.404 00     SPR-I:STTE         Wait mode - waiting 15 seconds ...
21-224-18:38:02.725 00    TLMH-I:STS          58-012-14:25:24.003 INFO CPU=CPU1 APPNAME=CFE_TBL EVENT ID=14 Successfully dumped Table 'CS.ResMemoryTbl' to '/ram/cpu1_usrrestbl4_39'
21-224-18:38:11.415 00     SPR-I:OPRO         
21-224-18:38:11.415 00     SPR-I:OPRO            The TBLNAME is: CS.ResMemoryTbl
21-224-18:38:11.415 00     SPR-I:OPRO               The APID is: P0FB1
21-224-18:38:11.416 00     SPR-I:OPRO                The CPU is: CPU3
21-224-18:38:11.416 00     SPR-I:OPRO         The IP Address is: 192.168.1.8
21-224-18:38:11.419 00     SPR-I:OPRO         The perl command is: perl /s/opr/accounts/global/tools/ftp.pl RAM:0 cpu1_usrrestbl4_39 cpu1_usrrestbl4_39 binary 192.168.1.8
21-224-18:38:11.589 00     SPR-I:OPRO         Return code from ftp_file.pl: 0
21-224-18:38:11.589 00     SPR-I:STTE         Wait mode - waiting 15 seconds ...
21-224-18:38:26.601 00     SPR-I:OPRO         
21-224-18:38:26.639 00     SPR-I:OPRO         The unix command is cvt -ws file_list[4017].file_write_time "`date +%y-%j-%T -r /s/opr/accounts/cfs_test/image/cpu1_usrrestbl4_39`"
21-224-18:38:26.640 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-224-18:38:31.645 00 GET_TBL_TO_CVT/238      
21-224-18:38:31.645 00 GET_TBL_TO_CVT/239      ENDPROC
21-224-18:38:31.645 00     SPR-I:STS          Procedure GET_TBL_TO_CVT completed
21-224-18:38:31.647 00 SCX_CPU1_CS_US/2964     wait 5
21-224-18:38:31.647 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-224-18:38:36.650 00 SCX_CPU1_CS_US/2965     
21-224-18:38:36.651 00 SCX_CPU1_CS_US/2966     ut_tlmwait SCX_CPU1_TBL_CMDPC, {cmdCtr}
21-224-18:38:36.654 00     SPR-I:STTE         WAIT UNTIL completed
21-224-18:38:36.655 00 SCX_CPU1_CS_US/2967     if (UT_TW_Status = UT_Success) then
21-224-18:38:36.655 00 SCX_CPU1_CS_US/2968       write "<*> Passed (6008) - Dump of User-defined Memory Results Table successful."
21-224-18:38:36.656 00     SPR-I:OPRO         <*> Passed (6008) - Dump of User-defined Memory Results Table successful.
21-224-18:38:36.656 00 SCX_CPU1_CS_US/2969       ut_setrequirements CS_6008, "P"
21-224-18:38:36.657 00 SCX_CPU1_CS_US/2973     endif
21-224-18:38:36.657 00 SCX_CPU1_CS_US/2974     
21-224-18:38:36.657 00 SCX_CPU1_CS_US/2975     write ";*********************************************************************"
21-224-18:38:36.657 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:38:36.657 00 SCX_CPU1_CS_US/2976     write ";  Step 4.40: Send the Recompute User-defined Memory Item command for "
21-224-18:38:36.657 00     SPR-I:OPRO         ;  Step 4.40: Send the Recompute User-defined Memory Item command for 
21-224-18:38:36.657 00 SCX_CPU1_CS_US/2977     write ";  the entry used in Step 4.38 above.                   "
21-224-18:38:36.657 00     SPR-I:OPRO         ;  the entry used in Step 4.38 above.                   
21-224-18:38:36.658 00 SCX_CPU1_CS_US/2978     write ";*********************************************************************"
21-224-18:38:36.658 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:38:36.658 00 SCX_CPU1_CS_US/2979     ut_setupevents "SCX", "CPU1", {CSAppName}, CS_RECOMPUTE_MEMORY_STARTED_DBG_EID, "DEBUG", 1
21-224-18:38:36.660 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:38:36.661 00     SPR-I:OPRO         ; Setup event 1 with CS DEBUG 57
21-224-18:38:36.661 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:38:36.689 00 SCX_CPU1_CS_US/2980     ut_setupevents "SCX", "CPU1", {CSAppName}, CS_RECOMPUTE_FINISH_EEPROM_MEMORY_INF_EID, "INFO", 2
21-224-18:38:36.691 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:38:36.691 00     SPR-I:OPRO         ; Setup event 2 with CS INFO 95
21-224-18:38:36.691 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:38:36.692 00 SCX_CPU1_CS_US/2981     
21-224-18:38:36.692 00 SCX_CPU1_CS_US/2982     cmdCtr = SCX_CPU1_CS_CMDPC + 1
21-224-18:38:36.692 00 SCX_CPU1_CS_US/2984     /SCX_CPU1_CS_RecomputeMemory EntryID=segIndex
21-224-18:38:36.699 00 SCX_CPU1_CS_US/2985     
21-224-18:38:36.699 00 SCX_CPU1_CS_US/2986     ut_tlmwait SCX_CPU1_CS_CMDPC, {cmdCtr}
21-224-18:38:36.702 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-224-18:38:37.223 00    TLMH-I:STS          58-012-14:25:58.500 DEBUG CPU=CPU1 APPNAME=CS EVENT ID=57 Recompute baseline of Memory Entry ID 0 started
21-224-18:38:37.718 00    TLMH-I:STS          58-012-14:25:59.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:38:37.719 00    TLMH-I:STS          58-012-14:25:59.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:38:38.217 00    TLMH-I:STS          58-012-14:25:59.550 INFO CPU=CPU1 APPNAME=CS EVENT ID=95 Memory entry 0 recompute finished. New baseline is 0X00004D2D
21-224-18:38:39.706 00     SPR-I:STTE         WAIT UNTIL completed
21-224-18:38:39.709 00 SCX_CPU1_CS_US/2987     if (UT_TW_Status = UT_Success) then
21-224-18:38:39.710 00 SCX_CPU1_CS_US/2988       write "<*> Passed (1003;6006) - CS Recompute User-defined Memory Item command sent properly."
21-224-18:38:39.710 00     SPR-I:OPRO         <*> Passed (1003;6006) - CS Recompute User-defined Memory Item command sent properly.
21-224-18:38:39.710 00 SCX_CPU1_CS_US/2989       ut_setrequirements CS_1003, "P"
21-224-18:38:39.713 00 SCX_CPU1_CS_US/2990       ut_setrequirements CS_6006, "P"
21-224-18:38:39.716 00 SCX_CPU1_CS_US/2995     endif
21-224-18:38:39.716 00 SCX_CPU1_CS_US/2996     
21-224-18:38:39.716 00 SCX_CPU1_CS_US/2998     ut_tlmwait SCX_CPU1_find_event[1].num_found_messages, 1
21-224-18:38:39.722 00     SPR-I:STTE         WAIT UNTIL completed
21-224-18:38:39.723 00 SCX_CPU1_CS_US/2999     if (UT_TW_Status = UT_Success) then
21-224-18:38:39.723 00 SCX_CPU1_CS_US/3000       write "<*> Passed (1003;6005) - Expected Event Msg ",CS_RECOMPUTE_MEMORY_STARTED_DBG_EID," rcv'd."
21-224-18:38:39.723 00     SPR-I:OPRO         <*> Passed (1003;6005) - Expected Event Msg 57 rcv'd.
21-224-18:38:39.723 00 SCX_CPU1_CS_US/3001       ut_setrequirements CS_1003, "P"
21-224-18:38:39.758 00 SCX_CPU1_CS_US/3002       ut_setrequirements CS_6005, "P"
21-224-18:38:39.759 00 SCX_CPU1_CS_US/3007     endif
21-224-18:38:39.759 00 SCX_CPU1_CS_US/3008     
21-224-18:38:39.759 00 SCX_CPU1_CS_US/3010     ut_tlmwait SCX_CPU1_find_event[2].num_found_messages, 1, 100
21-224-18:38:39.761 00     SPR-I:STTE         WAIT UNTIL completed
21-224-18:38:39.762 00 SCX_CPU1_CS_US/3011     if (UT_TW_Status = UT_Success) then
21-224-18:38:39.762 00 SCX_CPU1_CS_US/3012       write "<*> Passed (1003;6005.1) - Expected Event Msg ",CS_RECOMPUTE_FINISH_EEPROM_MEMORY_INF_EID," rcv'd."
21-224-18:38:39.762 00     SPR-I:OPRO         <*> Passed (1003;6005.1) - Expected Event Msg 95 rcv'd.
21-224-18:38:39.762 00 SCX_CPU1_CS_US/3013       ut_setrequirements CS_1003, "P"
21-224-18:38:39.763 00 SCX_CPU1_CS_US/3014       ut_setrequirements CS_60051, "P"
21-224-18:38:39.769 00 SCX_CPU1_CS_US/3019     endif
21-224-18:38:39.769 00 SCX_CPU1_CS_US/3020     
21-224-18:38:39.769 00 SCX_CPU1_CS_US/3021     wait 5
21-224-18:38:39.769 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-224-18:38:44.773 00 SCX_CPU1_CS_US/3022     
21-224-18:38:44.773 00 SCX_CPU1_CS_US/3023     write ";*********************************************************************"
21-224-18:38:44.773 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:38:44.773 00 SCX_CPU1_CS_US/3024     write ";  Step 4.41: Send the Report User-defined Memory Item command for the "
21-224-18:38:44.773 00     SPR-I:OPRO         ;  Step 4.41: Send the Report User-defined Memory Item command for the 
21-224-18:38:44.773 00 SCX_CPU1_CS_US/3025     write ";  entry used in Step 4.38 above.                   "
21-224-18:38:44.773 00     SPR-I:OPRO         ;  entry used in Step 4.38 above.                   
21-224-18:38:44.773 00 SCX_CPU1_CS_US/3026     write ";*********************************************************************"
21-224-18:38:44.773 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:38:44.773 00 SCX_CPU1_CS_US/3027     ut_setupevents "SCX", "CPU1", {CSAppName}, CS_BASELINE_MEMORY_INF_EID, "INFO", 1
21-224-18:38:44.775 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:38:44.775 00     SPR-I:OPRO         ; Setup event 1 with CS INFO 54
21-224-18:38:44.775 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:38:44.776 00 SCX_CPU1_CS_US/3028     
21-224-18:38:44.776 00 SCX_CPU1_CS_US/3029     cmdCtr = SCX_CPU1_CS_CMDPC + 1
21-224-18:38:44.776 00 SCX_CPU1_CS_US/3031     /SCX_CPU1_CS_ReportMemory EntryID=segIndex
21-224-18:38:44.788 00 SCX_CPU1_CS_US/3032     
21-224-18:38:44.788 00 SCX_CPU1_CS_US/3033     ut_tlmwait SCX_CPU1_CS_CMDPC, {cmdCtr}
21-224-18:38:44.791 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-224-18:38:45.221 00    TLMH-I:STS          58-012-14:26:06.500 INFO CPU=CPU1 APPNAME=CS EVENT ID=54 Report baseline of Memory Entry 0 is 0x00004D2D
21-224-18:38:46.793 00     SPR-I:STTE         WAIT UNTIL completed
21-224-18:38:46.794 00 SCX_CPU1_CS_US/3034     if (UT_TW_Status = UT_Success) then
21-224-18:38:46.794 00 SCX_CPU1_CS_US/3035       write "<*> Passed (1003;6006) - CS Report User-defined Memory Item command sent properly."
21-224-18:38:46.794 00     SPR-I:OPRO         <*> Passed (1003;6006) - CS Report User-defined Memory Item command sent properly.
21-224-18:38:46.794 00 SCX_CPU1_CS_US/3036       ut_setrequirements CS_1003, "P"
21-224-18:38:46.797 00 SCX_CPU1_CS_US/3037       ut_setrequirements CS_6006, "P"
21-224-18:38:46.799 00 SCX_CPU1_CS_US/3042     endif
21-224-18:38:46.799 00 SCX_CPU1_CS_US/3043     
21-224-18:38:46.800 00 SCX_CPU1_CS_US/3045     ut_tlmwait SCX_CPU1_find_event[1].num_found_messages, 1
21-224-18:38:46.808 00     SPR-I:STTE         WAIT UNTIL completed
21-224-18:38:46.809 00 SCX_CPU1_CS_US/3046     if (UT_TW_Status = UT_Success) then
21-224-18:38:46.810 00 SCX_CPU1_CS_US/3047       write "<*> Passed (1003;6006) - Expected Event Msg ",CS_BASELINE_MEMORY_INF_EID," rcv'd."
21-224-18:38:46.810 00     SPR-I:OPRO         <*> Passed (1003;6006) - Expected Event Msg 54 rcv'd.
21-224-18:38:46.810 00 SCX_CPU1_CS_US/3048       ut_setrequirements CS_1003, "P"
21-224-18:38:46.854 00 SCX_CPU1_CS_US/3049       ut_setrequirements CS_6006, "P"
21-224-18:38:46.855 00 SCX_CPU1_CS_US/3054     endif
21-224-18:38:46.855 00 SCX_CPU1_CS_US/3055     
21-224-18:38:46.855 00 SCX_CPU1_CS_US/3056     wait 5
21-224-18:38:46.855 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-224-18:38:51.859 00 SCX_CPU1_CS_US/3057     
21-224-18:38:51.859 00 SCX_CPU1_CS_US/3058     write ";*********************************************************************"
21-224-18:38:51.859 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:38:51.860 00 SCX_CPU1_CS_US/3059     write ";  Step 4.42: Send the Get User-defined Memory ID command with a valid "
21-224-18:38:51.860 00     SPR-I:OPRO         ;  Step 4.42: Send the Get User-defined Memory ID command with a valid 
21-224-18:38:51.860 00 SCX_CPU1_CS_US/3060     write ";  address. "
21-224-18:38:51.860 00     SPR-I:OPRO         ;  address. 
21-224-18:38:51.860 00 SCX_CPU1_CS_US/3061     write ";*********************************************************************"
21-224-18:38:51.860 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:38:51.860 00 SCX_CPU1_CS_US/3062     ut_setupevents "SCX","CPU1",{CSAppName},CS_GET_ENTRY_ID_MEMORY_INF_EID,"INFO", 1
21-224-18:38:51.868 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:38:51.869 00     SPR-I:OPRO         ; Setup event 1 with CS INFO 65
21-224-18:38:51.869 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:38:51.871 00 SCX_CPU1_CS_US/3063     
21-224-18:38:51.871 00 SCX_CPU1_CS_US/3064     cmdCtr = SCX_CPU1_CS_CMDPC + 1
21-224-18:38:51.871 00 SCX_CPU1_CS_US/3066     /SCX_CPU1_CS_GetMemoryEntryID Address=SCX_CPU1_CS_MEM_RESULT_TABLE[1].StartAddr
21-224-18:38:51.887 00 SCX_CPU1_CS_US/3067     
21-224-18:38:51.887 00 SCX_CPU1_CS_US/3068     ut_tlmwait SCX_CPU1_CS_CMDPC, {cmdCtr}
21-224-18:38:51.905 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-224-18:38:52.718 00    TLMH-I:STS          58-012-14:26:14.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=65 Memory Found Address 0x00B7C350 in Entry ID 1
21-224-18:38:52.719 00    TLMH-I:STS          58-012-14:26:14.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=65 Memory Found Address 0x00B7C350 in Entry ID 3
21-224-18:38:54.909 00     SPR-I:STTE         WAIT UNTIL completed
21-224-18:38:54.911 00 SCX_CPU1_CS_US/3069     if (UT_TW_Status = UT_Success) then
21-224-18:38:54.911 00 SCX_CPU1_CS_US/3070       write "<*> Passed (1003;6009) - CS Get User-defined Memory ID command sent properly."
21-224-18:38:54.911 00     SPR-I:OPRO         <*> Passed (1003;6009) - CS Get User-defined Memory ID command sent properly.
21-224-18:38:54.911 00 SCX_CPU1_CS_US/3071       ut_setrequirements CS_1003, "P"
21-224-18:38:54.914 00 SCX_CPU1_CS_US/3072       ut_setrequirements CS_6009, "P"
21-224-18:38:54.915 00 SCX_CPU1_CS_US/3077     endif
21-224-18:38:54.915 00 SCX_CPU1_CS_US/3078     
21-224-18:38:54.915 00 SCX_CPU1_CS_US/3080     if (SCX_CPU1_find_event[1].num_found_messages > 0) then
21-224-18:38:54.915 00 SCX_CPU1_CS_US/3081       write "<*> Passed (1003) - Expected Event Msg ",CS_GET_ENTRY_ID_MEMORY_INF_EID," rcv'd."
21-224-18:38:54.915 00     SPR-I:OPRO         <*> Passed (1003) - Expected Event Msg 65 rcv'd.
21-224-18:38:54.915 00 SCX_CPU1_CS_US/3082       ut_setrequirements CS_1003, "P"
21-224-18:38:54.916 00 SCX_CPU1_CS_US/3086     endif
21-224-18:38:54.916 00 SCX_CPU1_CS_US/3087     
21-224-18:38:54.916 00 SCX_CPU1_CS_US/3088     wait 5
21-224-18:38:54.916 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-224-18:38:59.920 00 SCX_CPU1_CS_US/3089     
21-224-18:38:59.920 00 SCX_CPU1_CS_US/3090     write ";*********************************************************************"
21-224-18:38:59.920 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:38:59.920 00 SCX_CPU1_CS_US/3091     write ";  Step 4.43: Send the Enable User-defined Memory Item command for a "
21-224-18:38:59.920 00     SPR-I:OPRO         ;  Step 4.43: Send the Enable User-defined Memory Item command for a 
21-224-18:38:59.920 00 SCX_CPU1_CS_US/3092     write ";  DISABLED entry. "
21-224-18:38:59.920 00     SPR-I:OPRO         ;  DISABLED entry. 
21-224-18:38:59.920 00 SCX_CPU1_CS_US/3093     write ";*********************************************************************"
21-224-18:38:59.921 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:38:59.921 00 SCX_CPU1_CS_US/3096     foundSeg=FALSE
21-224-18:38:59.921 00 SCX_CPU1_CS_US/3097     
21-224-18:38:59.921 00 SCX_CPU1_CS_US/3098     for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 DO
21-224-18:38:59.921 00 SCX_CPU1_CS_US/3099       if (p@SCX_CPU1_CS_MEM_RESULT_TABLE[i].State = "Disabled") AND (foundSeg = FALSE) then
21-224-18:38:59.922 00 SCX_CPU1_CS_US/3100         segIndex = i
21-224-18:38:59.922 00 SCX_CPU1_CS_US/3101         foundSeg = TRUE
21-224-18:38:59.922 00 SCX_CPU1_CS_US/3102       endif
21-224-18:38:59.922 00 SCX_CPU1_CS_US/3103     enddo
21-224-18:38:59.923 00 SCX_CPU1_CS_US/3098     for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 DO
21-224-18:38:59.924 00 SCX_CPU1_CS_US/3099       if (p@SCX_CPU1_CS_MEM_RESULT_TABLE[i].State = "Disabled") AND (foundSeg = FALSE) then
21-224-18:38:59.924 00 SCX_CPU1_CS_US/3102       endif
21-224-18:38:59.924 00 SCX_CPU1_CS_US/3103     enddo
21-224-18:38:59.925 00 SCX_CPU1_CS_US/3098     for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 DO
21-224-18:38:59.925 00 SCX_CPU1_CS_US/3099       if (p@SCX_CPU1_CS_MEM_RESULT_TABLE[i].State = "Disabled") AND (foundSeg = FALSE) then
21-224-18:38:59.926 00 SCX_CPU1_CS_US/3102       endif
21-224-18:38:59.926 00 SCX_CPU1_CS_US/3103     enddo
21-224-18:38:59.927 00 SCX_CPU1_CS_US/3098     for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 DO
21-224-18:38:59.928 00 SCX_CPU1_CS_US/3099       if (p@SCX_CPU1_CS_MEM_RESULT_TABLE[i].State = "Disabled") AND (foundSeg = FALSE) then
21-224-18:38:59.928 00 SCX_CPU1_CS_US/3102       endif
21-224-18:38:59.928 00 SCX_CPU1_CS_US/3103     enddo
21-224-18:38:59.929 00 SCX_CPU1_CS_US/3098     for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 DO
21-224-18:38:59.930 00 SCX_CPU1_CS_US/3099       if (p@SCX_CPU1_CS_MEM_RESULT_TABLE[i].State = "Disabled") AND (foundSeg = FALSE) then
21-224-18:38:59.930 00 SCX_CPU1_CS_US/3102       endif
21-224-18:38:59.930 00 SCX_CPU1_CS_US/3103     enddo
21-224-18:38:59.932 00 SCX_CPU1_CS_US/3098     for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 DO
21-224-18:38:59.932 00 SCX_CPU1_CS_US/3099       if (p@SCX_CPU1_CS_MEM_RESULT_TABLE[i].State = "Disabled") AND (foundSeg = FALSE) then
21-224-18:38:59.933 00 SCX_CPU1_CS_US/3102       endif
21-224-18:38:59.933 00 SCX_CPU1_CS_US/3103     enddo
21-224-18:38:59.934 00 SCX_CPU1_CS_US/3098     for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 DO
21-224-18:38:59.935 00 SCX_CPU1_CS_US/3099       if (p@SCX_CPU1_CS_MEM_RESULT_TABLE[i].State = "Disabled") AND (foundSeg = FALSE) then
21-224-18:38:59.935 00 SCX_CPU1_CS_US/3102       endif
21-224-18:38:59.935 00 SCX_CPU1_CS_US/3103     enddo
21-224-18:38:59.937 00 SCX_CPU1_CS_US/3098     for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 DO
21-224-18:38:59.937 00 SCX_CPU1_CS_US/3099       if (p@SCX_CPU1_CS_MEM_RESULT_TABLE[i].State = "Disabled") AND (foundSeg = FALSE) then
21-224-18:38:59.937 00 SCX_CPU1_CS_US/3102       endif
21-224-18:38:59.938 00 SCX_CPU1_CS_US/3103     enddo
21-224-18:38:59.939 00 SCX_CPU1_CS_US/3098     for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 DO
21-224-18:38:59.939 00 SCX_CPU1_CS_US/3099       if (p@SCX_CPU1_CS_MEM_RESULT_TABLE[i].State = "Disabled") AND (foundSeg = FALSE) then
21-224-18:38:59.940 00 SCX_CPU1_CS_US/3102       endif
21-224-18:38:59.940 00 SCX_CPU1_CS_US/3103     enddo
21-224-18:38:59.941 00 SCX_CPU1_CS_US/3098     for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 DO
21-224-18:38:59.941 00 SCX_CPU1_CS_US/3099       if (p@SCX_CPU1_CS_MEM_RESULT_TABLE[i].State = "Disabled") AND (foundSeg = FALSE) then
21-224-18:38:59.942 00 SCX_CPU1_CS_US/3102       endif
21-224-18:38:59.942 00 SCX_CPU1_CS_US/3103     enddo
21-224-18:38:59.943 00 SCX_CPU1_CS_US/3098     for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 DO
21-224-18:38:59.944 00 SCX_CPU1_CS_US/3099       if (p@SCX_CPU1_CS_MEM_RESULT_TABLE[i].State = "Disabled") AND (foundSeg = FALSE) then
21-224-18:38:59.944 00 SCX_CPU1_CS_US/3102       endif
21-224-18:38:59.944 00 SCX_CPU1_CS_US/3103     enddo
21-224-18:38:59.946 00 SCX_CPU1_CS_US/3098     for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 DO
21-224-18:38:59.946 00 SCX_CPU1_CS_US/3099       if (p@SCX_CPU1_CS_MEM_RESULT_TABLE[i].State = "Disabled") AND (foundSeg = FALSE) then
21-224-18:38:59.946 00 SCX_CPU1_CS_US/3102       endif
21-224-18:38:59.947 00 SCX_CPU1_CS_US/3103     enddo
21-224-18:38:59.948 00 SCX_CPU1_CS_US/3098     for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 DO
21-224-18:38:59.948 00 SCX_CPU1_CS_US/3099       if (p@SCX_CPU1_CS_MEM_RESULT_TABLE[i].State = "Disabled") AND (foundSeg = FALSE) then
21-224-18:38:59.949 00 SCX_CPU1_CS_US/3102       endif
21-224-18:38:59.949 00 SCX_CPU1_CS_US/3103     enddo
21-224-18:38:59.951 00 SCX_CPU1_CS_US/3098     for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 DO
21-224-18:38:59.951 00 SCX_CPU1_CS_US/3099       if (p@SCX_CPU1_CS_MEM_RESULT_TABLE[i].State = "Disabled") AND (foundSeg = FALSE) then
21-224-18:38:59.952 00 SCX_CPU1_CS_US/3102       endif
21-224-18:38:59.952 00 SCX_CPU1_CS_US/3103     enddo
21-224-18:38:59.954 00 SCX_CPU1_CS_US/3098     for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 DO
21-224-18:38:59.954 00 SCX_CPU1_CS_US/3099       if (p@SCX_CPU1_CS_MEM_RESULT_TABLE[i].State = "Disabled") AND (foundSeg = FALSE) then
21-224-18:38:59.954 00 SCX_CPU1_CS_US/3102       endif
21-224-18:38:59.954 00 SCX_CPU1_CS_US/3103     enddo
21-224-18:38:59.956 00 SCX_CPU1_CS_US/3098     for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 DO
21-224-18:38:59.956 00 SCX_CPU1_CS_US/3099       if (p@SCX_CPU1_CS_MEM_RESULT_TABLE[i].State = "Disabled") AND (foundSeg = FALSE) then
21-224-18:38:59.957 00 SCX_CPU1_CS_US/3102       endif
21-224-18:38:59.957 00 SCX_CPU1_CS_US/3103     enddo
21-224-18:38:59.958 00 SCX_CPU1_CS_US/3098     for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 DO
21-224-18:38:59.958 00 SCX_CPU1_CS_US/3104     
21-224-18:38:59.958 00 SCX_CPU1_CS_US/3105     if (foundSeg = TRUE) then
21-224-18:38:59.958 00 SCX_CPU1_CS_US/3106       write "; Disabled entry found at index ", segIndex
21-224-18:38:59.958 00     SPR-I:OPRO         ; Disabled entry found at index 0
21-224-18:38:59.958 00 SCX_CPU1_CS_US/3110     endif
21-224-18:38:59.958 00 SCX_CPU1_CS_US/3111     
21-224-18:38:59.958 00 SCX_CPU1_CS_US/3112     ut_setupevents "SCX","CPU1",{CSAppName},CS_ENABLE_MEMORY_ENTRY_INF_EID,"INFO", 1
21-224-18:38:59.961 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:38:59.962 00     SPR-I:OPRO         ; Setup event 1 with CS INFO 61
21-224-18:38:59.962 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:38:59.963 00 SCX_CPU1_CS_US/3113     
21-224-18:38:59.963 00 SCX_CPU1_CS_US/3114     cmdCtr = SCX_CPU1_CS_CMDPC + 1
21-224-18:38:59.963 00 SCX_CPU1_CS_US/3116     /SCX_CPU1_CS_EnableMemoryEntry EntryID=segIndex
21-224-18:38:59.976 00 SCX_CPU1_CS_US/3117     
21-224-18:38:59.976 00 SCX_CPU1_CS_US/3118     ut_tlmwait SCX_CPU1_CS_CMDPC, {cmdCtr}
21-224-18:38:59.982 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-224-18:39:00.723 00    TLMH-I:STS          58-012-14:26:22.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=61 Checksumming of Memory Entry ID 0 is Enabled
21-224-18:39:02.985 00     SPR-I:STTE         WAIT UNTIL completed
21-224-18:39:02.987 00 SCX_CPU1_CS_US/3119     if (UT_TW_Status = UT_Success) then
21-224-18:39:02.987 00 SCX_CPU1_CS_US/3120       write "<*> Passed (1003;6003) - CS Enable User-defined Memory Item command sent properly."
21-224-18:39:02.987 00     SPR-I:OPRO         <*> Passed (1003;6003) - CS Enable User-defined Memory Item command sent properly.
21-224-18:39:02.987 00 SCX_CPU1_CS_US/3121       ut_setrequirements CS_1003, "P"
21-224-18:39:02.991 00 SCX_CPU1_CS_US/3122       ut_setrequirements CS_6003, "P"
21-224-18:39:02.992 00 SCX_CPU1_CS_US/3127     endif
21-224-18:39:02.992 00 SCX_CPU1_CS_US/3128     
21-224-18:39:02.992 00 SCX_CPU1_CS_US/3130     ut_tlmwait SCX_CPU1_find_event[1].num_found_messages, 1
21-224-18:39:02.994 00     SPR-I:STTE         WAIT UNTIL completed
21-224-18:39:02.995 00 SCX_CPU1_CS_US/3131     if (UT_TW_Status = UT_Success) then
21-224-18:39:02.995 00 SCX_CPU1_CS_US/3132       write "<*> Passed (1003;6003) - Expected Event Msg ",CS_ENABLE_MEMORY_ENTRY_INF_EID," rcv'd."
21-224-18:39:02.995 00     SPR-I:OPRO         <*> Passed (1003;6003) - Expected Event Msg 61 rcv'd.
21-224-18:39:02.995 00 SCX_CPU1_CS_US/3133       ut_setrequirements CS_1003, "P"
21-224-18:39:03.023 00 SCX_CPU1_CS_US/3134       ut_setrequirements CS_6003, "P"
21-224-18:39:03.024 00 SCX_CPU1_CS_US/3139     endif
21-224-18:39:03.024 00 SCX_CPU1_CS_US/3140     
21-224-18:39:03.024 00 SCX_CPU1_CS_US/3141     wait 5
21-224-18:39:03.024 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-224-18:39:08.028 00 SCX_CPU1_CS_US/3142     
21-224-18:39:08.028 00 SCX_CPU1_CS_US/3143     write ";*********************************************************************"
21-224-18:39:08.028 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:39:08.028 00 SCX_CPU1_CS_US/3144     write ";  Step 4.44: Dump the Results table.         "
21-224-18:39:08.028 00     SPR-I:OPRO         ;  Step 4.44: Dump the Results table.         
21-224-18:39:08.028 00 SCX_CPU1_CS_US/3145     write ";*********************************************************************"
21-224-18:39:08.029 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:39:08.029 00 SCX_CPU1_CS_US/3146     cmdCtr = SCX_CPU1_TBL_CMDPC + 1
21-224-18:39:08.029 00 SCX_CPU1_CS_US/3147     
21-224-18:39:08.029 00 SCX_CPU1_CS_US/3148     s get_tbl_to_cvt (ramDir,memResTblName,"A","cpu1_usrrestbl4_44",hostCPU,resTblId)
21-224-18:39:08.030 00     SPR-I:STS          Loading file /s/opr/accounts/cfs_test/prc/get_tbl_to_cvt.i
21-224-18:39:08.032 00     SPR-I:STS          Procedure GET_TBL_TO_CVT started
21-224-18:39:08.032 00 GET_TBL_TO_CVT/2        ;
21-224-18:39:08.032 00 GET_TBL_TO_CVT/3        local logging = %liv (log_procedure)
21-224-18:39:08.033 00 GET_TBL_TO_CVT/4        %liv (log_procedure) = FALSE
21-224-18:39:08.042 00     SPR-I:OPRO         Sending Command: /SCX_CPU1_TBL_DUMP ACTIVE DTABLENAME="CS.ResMemoryTbl" DFILENAME="/ram/cpu1_usrrestbl4_44"
21-224-18:39:08.044 00     SPR-I:STTE         Wait mode - waiting 15 seconds ...
21-224-18:39:14.724 00    TLMH-I:STS          58-012-14:26:36.003 INFO CPU=CPU1 APPNAME=CFE_TBL EVENT ID=14 Successfully dumped Table 'CS.ResMemoryTbl' to '/ram/cpu1_usrrestbl4_44'
21-224-18:39:23.057 00     SPR-I:OPRO         
21-224-18:39:23.058 00     SPR-I:OPRO            The TBLNAME is: CS.ResMemoryTbl
21-224-18:39:23.058 00     SPR-I:OPRO               The APID is: P0FB1
21-224-18:39:23.058 00     SPR-I:OPRO                The CPU is: CPU3
21-224-18:39:23.058 00     SPR-I:OPRO         The IP Address is: 192.168.1.8
21-224-18:39:23.062 00     SPR-I:OPRO         The perl command is: perl /s/opr/accounts/global/tools/ftp.pl RAM:0 cpu1_usrrestbl4_44 cpu1_usrrestbl4_44 binary 192.168.1.8
21-224-18:39:23.206 00     SPR-I:OPRO         Return code from ftp_file.pl: 0
21-224-18:39:23.206 00     SPR-I:STTE         Wait mode - waiting 15 seconds ...
21-224-18:39:38.218 00     SPR-I:OPRO         
21-224-18:39:38.232 00     SPR-I:OPRO         The unix command is cvt -ws file_list[4017].file_write_time "`date +%y-%j-%T -r /s/opr/accounts/cfs_test/image/cpu1_usrrestbl4_44`"
21-224-18:39:38.232 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-224-18:39:43.236 00 GET_TBL_TO_CVT/238      
21-224-18:39:43.236 00 GET_TBL_TO_CVT/239      ENDPROC
21-224-18:39:43.236 00     SPR-I:STS          Procedure GET_TBL_TO_CVT completed
21-224-18:39:43.238 00 SCX_CPU1_CS_US/3149     wait 5
21-224-18:39:43.238 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-224-18:39:48.241 00 SCX_CPU1_CS_US/3150     
21-224-18:39:48.241 00 SCX_CPU1_CS_US/3151     ut_tlmwait SCX_CPU1_TBL_CMDPC, {cmdCtr}
21-224-18:39:48.248 00     SPR-I:STTE         WAIT UNTIL completed
21-224-18:39:48.250 00 SCX_CPU1_CS_US/3152     if (UT_TW_Status = UT_Success) then
21-224-18:39:48.250 00 SCX_CPU1_CS_US/3153       write "<*> Passed (6008) - Dump of User-defined Memory Results Table successful."
21-224-18:39:48.250 00     SPR-I:OPRO         <*> Passed (6008) - Dump of User-defined Memory Results Table successful.
21-224-18:39:48.250 00 SCX_CPU1_CS_US/3154       ut_setrequirements CS_6008, "P"
21-224-18:39:48.252 00 SCX_CPU1_CS_US/3158     endif
21-224-18:39:48.252 00 SCX_CPU1_CS_US/3159     
21-224-18:39:48.252 00 SCX_CPU1_CS_US/3160     write ";*********************************************************************"
21-224-18:39:48.252 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:39:48.252 00 SCX_CPU1_CS_US/3161     write ";  Step 4.45: Send the Recompute User-defined Memory command for the "
21-224-18:39:48.252 00     SPR-I:OPRO         ;  Step 4.45: Send the Recompute User-defined Memory command for the 
21-224-18:39:48.252 00 SCX_CPU1_CS_US/3162     write ";  entry used in Step 4.43 above.                   "
21-224-18:39:48.252 00     SPR-I:OPRO         ;  entry used in Step 4.43 above.                   
21-224-18:39:48.252 00 SCX_CPU1_CS_US/3163     write ";*********************************************************************"
21-224-18:39:48.252 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:39:48.252 00 SCX_CPU1_CS_US/3164     ut_setupevents "SCX", "CPU1", {CSAppName}, CS_RECOMPUTE_MEMORY_STARTED_DBG_EID, "DEBUG", 1
21-224-18:39:48.254 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:39:48.255 00     SPR-I:OPRO         ; Setup event 1 with CS DEBUG 57
21-224-18:39:48.255 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:39:48.274 00 SCX_CPU1_CS_US/3165     ut_setupevents "SCX", "CPU1", {CSAppName}, CS_RECOMPUTE_FINISH_EEPROM_MEMORY_INF_EID, "INFO", 2
21-224-18:39:48.276 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:39:48.276 00     SPR-I:OPRO         ; Setup event 2 with CS INFO 95
21-224-18:39:48.276 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:39:48.277 00 SCX_CPU1_CS_US/3166     
21-224-18:39:48.277 00 SCX_CPU1_CS_US/3167     cmdCtr = SCX_CPU1_CS_CMDPC + 1
21-224-18:39:48.277 00 SCX_CPU1_CS_US/3169     /SCX_CPU1_CS_RecomputeMemory EntryID=segIndex
21-224-18:39:48.278 00 SCX_CPU1_CS_US/3170     
21-224-18:39:48.278 00 SCX_CPU1_CS_US/3171     ut_tlmwait SCX_CPU1_CS_CMDPC, {cmdCtr}
21-224-18:39:48.282 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-224-18:39:48.720 00    TLMH-I:STS          58-012-14:27:10.001 DEBUG CPU=CPU1 APPNAME=CS EVENT ID=57 Recompute baseline of Memory Entry ID 0 started
21-224-18:39:48.721 00    TLMH-I:STS          58-012-14:27:10.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:39:49.716 00    TLMH-I:STS          58-012-14:27:11.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:39:49.717 00    TLMH-I:STS          58-012-14:27:11.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:39:49.719 00    TLMH-I:STS          58-012-14:27:11.050 INFO CPU=CPU1 APPNAME=CS EVENT ID=95 Memory entry 0 recompute finished. New baseline is 0X00004D2D
21-224-18:39:51.285 00     SPR-I:STTE         WAIT UNTIL completed
21-224-18:39:51.287 00 SCX_CPU1_CS_US/3172     if (UT_TW_Status = UT_Success) then
21-224-18:39:51.287 00 SCX_CPU1_CS_US/3173       write "<*> Passed (1003;6005) - CS Recompute User-defined Memory Item command sent properly."
21-224-18:39:51.287 00     SPR-I:OPRO         <*> Passed (1003;6005) - CS Recompute User-defined Memory Item command sent properly.
21-224-18:39:51.287 00 SCX_CPU1_CS_US/3174       ut_setrequirements CS_1003, "P"
21-224-18:39:51.290 00 SCX_CPU1_CS_US/3175       ut_setrequirements CS_6005, "P"
21-224-18:39:51.291 00 SCX_CPU1_CS_US/3180     endif
21-224-18:39:51.291 00 SCX_CPU1_CS_US/3181     
21-224-18:39:51.291 00 SCX_CPU1_CS_US/3183     ut_tlmwait SCX_CPU1_find_event[1].num_found_messages, 1
21-224-18:39:51.293 00     SPR-I:STTE         WAIT UNTIL completed
21-224-18:39:51.294 00 SCX_CPU1_CS_US/3184     if (UT_TW_Status = UT_Success) then
21-224-18:39:51.294 00 SCX_CPU1_CS_US/3185       write "<*> Passed (1003;6005) - Expected Event Msg ",CS_RECOMPUTE_MEMORY_STARTED_DBG_EID," rcv'd."
21-224-18:39:51.294 00     SPR-I:OPRO         <*> Passed (1003;6005) - Expected Event Msg 57 rcv'd.
21-224-18:39:51.294 00 SCX_CPU1_CS_US/3186       ut_setrequirements CS_1003, "P"
21-224-18:39:51.322 00 SCX_CPU1_CS_US/3187       ut_setrequirements CS_6005, "P"
21-224-18:39:51.323 00 SCX_CPU1_CS_US/3192     endif
21-224-18:39:51.323 00 SCX_CPU1_CS_US/3193     
21-224-18:39:51.323 00 SCX_CPU1_CS_US/3195     ut_tlmwait SCX_CPU1_find_event[2].num_found_messages, 1, 100
21-224-18:39:51.326 00     SPR-I:STTE         WAIT UNTIL completed
21-224-18:39:51.327 00 SCX_CPU1_CS_US/3196     if (UT_TW_Status = UT_Success) then
21-224-18:39:51.327 00 SCX_CPU1_CS_US/3197       write "<*> Passed (1003;6005.1) - Expected Event Msg ",CS_RECOMPUTE_FINISH_EEPROM_MEMORY_INF_EID," rcv'd."
21-224-18:39:51.327 00     SPR-I:OPRO         <*> Passed (1003;6005.1) - Expected Event Msg 95 rcv'd.
21-224-18:39:51.327 00 SCX_CPU1_CS_US/3198       ut_setrequirements CS_1003, "P"
21-224-18:39:51.328 00 SCX_CPU1_CS_US/3199       ut_setrequirements CS_60051, "P"
21-224-18:39:51.328 00 SCX_CPU1_CS_US/3204     endif
21-224-18:39:51.328 00 SCX_CPU1_CS_US/3205     
21-224-18:39:51.328 00 SCX_CPU1_CS_US/3206     wait 5
21-224-18:39:51.328 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-224-18:39:56.360 00 SCX_CPU1_CS_US/3207     
21-224-18:39:56.361 00 SCX_CPU1_CS_US/3208     write ";*********************************************************************"
21-224-18:39:56.361 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:39:56.361 00 SCX_CPU1_CS_US/3209     write ";  Step 4.46: Send the Report User-defined Memory Item command for the "
21-224-18:39:56.361 00     SPR-I:OPRO         ;  Step 4.46: Send the Report User-defined Memory Item command for the 
21-224-18:39:56.361 00 SCX_CPU1_CS_US/3210     write ";  entry used in Step 4.43 above.                   "
21-224-18:39:56.361 00     SPR-I:OPRO         ;  entry used in Step 4.43 above.                   
21-224-18:39:56.361 00 SCX_CPU1_CS_US/3211     write ";*********************************************************************"
21-224-18:39:56.361 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:39:56.361 00 SCX_CPU1_CS_US/3212     ut_setupevents "SCX", "CPU1", {CSAppName}, CS_BASELINE_MEMORY_INF_EID, "INFO", 1
21-224-18:39:56.366 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:39:56.367 00     SPR-I:OPRO         ; Setup event 1 with CS INFO 54
21-224-18:39:56.367 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:39:56.367 00 SCX_CPU1_CS_US/3213     
21-224-18:39:56.367 00 SCX_CPU1_CS_US/3214     cmdCtr = SCX_CPU1_CS_CMDPC + 1
21-224-18:39:56.367 00 SCX_CPU1_CS_US/3216     /SCX_CPU1_CS_ReportMemory EntryID=segIndex
21-224-18:39:56.379 00 SCX_CPU1_CS_US/3217     
21-224-18:39:56.379 00 SCX_CPU1_CS_US/3218     ut_tlmwait  SCX_CPU1_CS_CMDPC, {cmdCtr}
21-224-18:39:56.383 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-224-18:39:57.222 00    TLMH-I:STS          58-012-14:27:18.500 INFO CPU=CPU1 APPNAME=CS EVENT ID=54 Report baseline of Memory Entry 0 is 0x00004D2D
21-224-18:39:59.386 00     SPR-I:STTE         WAIT UNTIL completed
21-224-18:39:59.389 00 SCX_CPU1_CS_US/3219     if (UT_TW_Status = UT_Success) then
21-224-18:39:59.389 00 SCX_CPU1_CS_US/3220       write "<*> Passed (1003;6006) - CS Report User-defined Memory Item command sent properly."
21-224-18:39:59.389 00     SPR-I:OPRO         <*> Passed (1003;6006) - CS Report User-defined Memory Item command sent properly.
21-224-18:39:59.389 00 SCX_CPU1_CS_US/3221       ut_setrequirements CS_1003, "P"
21-224-18:39:59.392 00 SCX_CPU1_CS_US/3222       ut_setrequirements CS_6006, "P"
21-224-18:39:59.394 00 SCX_CPU1_CS_US/3227     endif
21-224-18:39:59.394 00 SCX_CPU1_CS_US/3228     
21-224-18:39:59.394 00 SCX_CPU1_CS_US/3230     ut_tlmwait SCX_CPU1_find_event[1].num_found_messages, 1
21-224-18:39:59.396 00     SPR-I:STTE         WAIT UNTIL completed
21-224-18:39:59.397 00 SCX_CPU1_CS_US/3231     if (UT_TW_Status = UT_Success) then
21-224-18:39:59.397 00 SCX_CPU1_CS_US/3232       write "<*> Passed (1003;6006) - Expected Event Msg ",CS_BASELINE_MEMORY_INF_EID," rcv'd."
21-224-18:39:59.397 00     SPR-I:OPRO         <*> Passed (1003;6006) - Expected Event Msg 54 rcv'd.
21-224-18:39:59.397 00 SCX_CPU1_CS_US/3233       ut_setrequirements CS_1003, "P"
21-224-18:39:59.426 00 SCX_CPU1_CS_US/3234       ut_setrequirements CS_6006, "P"
21-224-18:39:59.426 00 SCX_CPU1_CS_US/3239     endif
21-224-18:39:59.426 00 SCX_CPU1_CS_US/3240     
21-224-18:39:59.427 00 SCX_CPU1_CS_US/3241     wait 5
21-224-18:39:59.427 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-224-18:40:04.430 00 SCX_CPU1_CS_US/3242     
21-224-18:40:04.430 00 SCX_CPU1_CS_US/3243     write ";*********************************************************************"
21-224-18:40:04.430 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:40:04.430 00 SCX_CPU1_CS_US/3244     write ";  Step 4.47: Send the Get User-defined Memory ID command with a valid "
21-224-18:40:04.431 00     SPR-I:OPRO         ;  Step 4.47: Send the Get User-defined Memory ID command with a valid 
21-224-18:40:04.431 00 SCX_CPU1_CS_US/3245     write ";  address. "
21-224-18:40:04.431 00     SPR-I:OPRO         ;  address. 
21-224-18:40:04.431 00 SCX_CPU1_CS_US/3246     write ";*********************************************************************"
21-224-18:40:04.431 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:40:04.431 00 SCX_CPU1_CS_US/3247     ut_setupevents "SCX","CPU1",{CSAppName},CS_GET_ENTRY_ID_MEMORY_INF_EID,"INFO", 1
21-224-18:40:04.437 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:40:04.438 00     SPR-I:OPRO         ; Setup event 1 with CS INFO 65
21-224-18:40:04.438 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:40:04.440 00 SCX_CPU1_CS_US/3248     
21-224-18:40:04.440 00 SCX_CPU1_CS_US/3249     cmdCtr = SCX_CPU1_CS_CMDPC + 1
21-224-18:40:04.441 00 SCX_CPU1_CS_US/3251     /SCX_CPU1_CS_GetMemoryEntryID Address=SCX_CPU1_CS_MEM_RESULT_TABLE[1].StartAddr
21-224-18:40:04.446 00 SCX_CPU1_CS_US/3252     
21-224-18:40:04.446 00 SCX_CPU1_CS_US/3253     ut_tlmwait SCX_CPU1_CS_CMDPC, {cmdCtr}
21-224-18:40:04.450 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-224-18:40:05.219 00    TLMH-I:STS          58-012-14:27:26.500 INFO CPU=CPU1 APPNAME=CS EVENT ID=65 Memory Found Address 0x00B7C350 in Entry ID 1
21-224-18:40:05.221 00    TLMH-I:STS          58-012-14:27:26.500 INFO CPU=CPU1 APPNAME=CS EVENT ID=65 Memory Found Address 0x00B7C350 in Entry ID 3
21-224-18:40:07.455 00     SPR-I:STTE         WAIT UNTIL completed
21-224-18:40:07.457 00 SCX_CPU1_CS_US/3254     if (UT_TW_Status = UT_Success) then
21-224-18:40:07.457 00 SCX_CPU1_CS_US/3255       write "<*> Passed (1003;6009) - CS Get User-defined Memory ID command sent properly."
21-224-18:40:07.457 00     SPR-I:OPRO         <*> Passed (1003;6009) - CS Get User-defined Memory ID command sent properly.
21-224-18:40:07.457 00 SCX_CPU1_CS_US/3256       ut_setrequirements CS_1003, "P"
21-224-18:40:07.459 00 SCX_CPU1_CS_US/3257       ut_setrequirements CS_6009, "P"
21-224-18:40:07.460 00 SCX_CPU1_CS_US/3262     endif
21-224-18:40:07.460 00 SCX_CPU1_CS_US/3263     
21-224-18:40:07.460 00 SCX_CPU1_CS_US/3265     if (SCX_CPU1_find_event[1].num_found_messages > 0) then
21-224-18:40:07.460 00 SCX_CPU1_CS_US/3266       write "<*> Passed (1003) - Expected Event Msg ",CS_GET_ENTRY_ID_MEMORY_INF_EID," rcv'd."
21-224-18:40:07.460 00     SPR-I:OPRO         <*> Passed (1003) - Expected Event Msg 65 rcv'd.
21-224-18:40:07.460 00 SCX_CPU1_CS_US/3267       ut_setrequirements CS_1003, "P"
21-224-18:40:07.461 00 SCX_CPU1_CS_US/3271     endif
21-224-18:40:07.461 00 SCX_CPU1_CS_US/3272     
21-224-18:40:07.461 00 SCX_CPU1_CS_US/3273     wait 5
21-224-18:40:07.461 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-224-18:40:12.465 00 SCX_CPU1_CS_US/3274     
21-224-18:40:12.466 00 SCX_CPU1_CS_US/3275     write ";*********************************************************************"
21-224-18:40:12.466 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:40:12.466 00 SCX_CPU1_CS_US/3276     write ";  Step 5.0: Definition Table Update Test."
21-224-18:40:12.466 00     SPR-I:OPRO         ;  Step 5.0: Definition Table Update Test.
21-224-18:40:12.466 00 SCX_CPU1_CS_US/3277     write ";*********************************************************************"
21-224-18:40:12.466 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:40:12.466 00 SCX_CPU1_CS_US/3278     write ";  Step 5.1: Create a User-defined Memory Definition table load file  "
21-224-18:40:12.466 00     SPR-I:OPRO         ;  Step 5.1: Create a User-defined Memory Definition table load file  
21-224-18:40:12.466 00 SCX_CPU1_CS_US/3279     write ";  that contains all empty items."
21-224-18:40:12.466 00     SPR-I:OPRO         ;  that contains all empty items.
21-224-18:40:12.466 00 SCX_CPU1_CS_US/3280     write ";*********************************************************************"
21-224-18:40:12.466 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:40:12.466 00 SCX_CPU1_CS_US/3281     s scx_cpu1_cs_mdt4
21-224-18:40:12.466 00     SPR-I:STS          Loading file /s/opr/accounts/cfs_test/prc/scx_cpu1_cs_mdt4.i
21-224-18:40:12.467 00     SPR-I:STS          Procedure SCX_CPU1_CS_MDT4 started
21-224-18:40:12.467 00 SCX_CPU1_CS_MD/2        ;*******************************************************************************
21-224-18:40:12.467 00 SCX_CPU1_CS_MD/3        ;  Test Name:  cs_mdt4
21-224-18:40:12.467 00 SCX_CPU1_CS_MD/4        ;  Test Level: Build Verification
21-224-18:40:12.467 00 SCX_CPU1_CS_MD/5        ;  Test Type:  Functional
21-224-18:40:12.467 00 SCX_CPU1_CS_MD/6        ;
21-224-18:40:12.467 00 SCX_CPU1_CS_MD/7        ;  Test Description
21-224-18:40:12.467 00 SCX_CPU1_CS_MD/8        ;       The purpose of this procedure is to generate a User-defined Memory
21-224-18:40:12.467 00 SCX_CPU1_CS_MD/9        ;       Definition Table for the Checksum Application that contains all empty
21-224-18:40:12.467 00 SCX_CPU1_CS_MD/10       ;       entries.
21-224-18:40:12.467 00 SCX_CPU1_CS_MD/11       ;
21-224-18:40:12.467 00 SCX_CPU1_CS_MD/12       ;  Requirements Tested:
21-224-18:40:12.467 00 SCX_CPU1_CS_MD/13       ;	None
21-224-18:40:12.467 00 SCX_CPU1_CS_MD/14       ;
21-224-18:40:12.467 00 SCX_CPU1_CS_MD/15       ;  Prerequisite Conditions
21-224-18:40:12.468 00 SCX_CPU1_CS_MD/16       ;	The TST_CS_MemTbl application must be executing for this procedure to
21-224-18:40:12.468 00 SCX_CPU1_CS_MD/17       ;	generate the appropriate EEPROM Definition Table
21-224-18:40:12.468 00 SCX_CPU1_CS_MD/18       ;
21-224-18:40:12.468 00 SCX_CPU1_CS_MD/19       ;  Assumptions and Constraints
21-224-18:40:12.468 00 SCX_CPU1_CS_MD/20       ;	None.
21-224-18:40:12.468 00 SCX_CPU1_CS_MD/21       ;
21-224-18:40:12.468 00 SCX_CPU1_CS_MD/22       ;  Change History
21-224-18:40:12.468 00 SCX_CPU1_CS_MD/23       ;
21-224-18:40:12.470 00 SCX_CPU1_CS_MD/24       ;	Date		   Name		Description
21-224-18:40:12.470 00 SCX_CPU1_CS_MD/25       ;	07/19/11	Walt Moleski	Initial release.
21-224-18:40:12.470 00 SCX_CPU1_CS_MD/26       ;       09/19/12        Walt Moleski    Added write of new HK items and added a
21-224-18:40:12.470 00 SCX_CPU1_CS_MD/27       ;                                       define of the OS_MEM_TABLE_SIZE that
21-224-18:40:12.470 00 SCX_CPU1_CS_MD/28       ;                                       was removed from osconfig.h in 3.5.0.0
21-224-18:40:12.470 00 SCX_CPU1_CS_MD/29       ;       03/01/17        Walt Moleski    Updated for CS 2.4.0.0 using CPU1 for
21-224-18:40:12.470 00 SCX_CPU1_CS_MD/30       ;                                       commanding and added a hostCPU variable
21-224-18:40:12.470 00 SCX_CPU1_CS_MD/31       ;                                       for the utility procs to connect to the
21-224-18:40:12.470 00 SCX_CPU1_CS_MD/32       ;                                       proper host IP address. Removed the
21-224-18:40:12.470 00 SCX_CPU1_CS_MD/33       ;                                       OS_MEM_TABLE_SIZE - not used.
21-224-18:40:12.470 00 SCX_CPU1_CS_MD/34       ;
21-224-18:40:12.470 00 SCX_CPU1_CS_MD/35       ;  Arguments
21-224-18:40:12.471 00 SCX_CPU1_CS_MD/36       ;	None.
21-224-18:40:12.471 00 SCX_CPU1_CS_MD/37       ;
21-224-18:40:12.471 00 SCX_CPU1_CS_MD/38       ;  Procedures Called
21-224-18:40:12.471 00 SCX_CPU1_CS_MD/39       ;	Name			Description
21-224-18:40:12.471 00 SCX_CPU1_CS_MD/40       ;      create_tbl_file_from_cvt Procedure that creates a load file from
21-224-18:40:12.471 00 SCX_CPU1_CS_MD/41       ;                               the specified arguments and cvt
21-224-18:40:12.471 00 SCX_CPU1_CS_MD/42       ;
21-224-18:40:12.471 00 SCX_CPU1_CS_MD/43       ;  Expected Test Results and Analysis
21-224-18:40:12.471 00 SCX_CPU1_CS_MD/44       ;
21-224-18:40:12.471 00 SCX_CPU1_CS_MD/45       ;**********************************************************************
21-224-18:40:12.471 00 SCX_CPU1_CS_MD/46       
21-224-18:40:12.474 00 SCX_CPU1_CS_MD/47       local logging = %liv (log_procedure)
21-224-18:40:12.474 00 SCX_CPU1_CS_MD/48       %liv (log_procedure) = FALSE
21-224-18:40:12.490 00 SCX_CPU1_CS_MD/55       
21-224-18:40:12.490 00 SCX_CPU1_CS_MD/56       ;**********************************************************************
21-224-18:40:12.490 00 SCX_CPU1_CS_MD/57       ; Define local variables
21-224-18:40:12.490 00 SCX_CPU1_CS_MD/58       ;**********************************************************************
21-224-18:40:12.490 00 SCX_CPU1_CS_MD/59       LOCAL defTblId, defPktId
21-224-18:40:12.491 00 SCX_CPU1_CS_MD/60       local CSAppName = "CS"
21-224-18:40:12.491 00 SCX_CPU1_CS_MD/61       local ramDir = "RAM:0"
21-224-18:40:12.491 00 SCX_CPU1_CS_MD/62       local hostCPU = "CPU3"
21-224-18:40:12.491 00 SCX_CPU1_CS_MD/63       local memDefTblName = CSAppName & "." & CS_DEF_MEMORY_TABLE_NAME
21-224-18:40:12.491 00 SCX_CPU1_CS_MD/64       
21-224-18:40:12.491 00 SCX_CPU1_CS_MD/67       defTblId = "0FAD"
21-224-18:40:12.491 00 SCX_CPU1_CS_MD/68       defPktId = 4013
21-224-18:40:12.491 00 SCX_CPU1_CS_MD/69       
21-224-18:40:12.491 00 SCX_CPU1_CS_MD/70       write ";*********************************************************************"
21-224-18:40:12.491 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:40:12.491 00 SCX_CPU1_CS_MD/71       write ";  Define the Memory Definition Table "
21-224-18:40:12.491 00     SPR-I:OPRO         ;  Define the Memory Definition Table 
21-224-18:40:12.491 00 SCX_CPU1_CS_MD/72       write ";********************************************************************"
21-224-18:40:12.491 00     SPR-I:OPRO         ;********************************************************************
21-224-18:40:12.491 00 SCX_CPU1_CS_MD/75       
21-224-18:40:12.491 00 SCX_CPU1_CS_MD/77       for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 do
21-224-18:40:12.491 00 SCX_CPU1_CS_MD/78         SCX_CPU1_CS_MEM_DEF_TABLE[i].State = CS_STATE_EMPTY
21-224-18:40:12.491 00 SCX_CPU1_CS_MD/79         SCX_CPU1_CS_MEM_DEF_TABLE[i].StartAddr = 0
21-224-18:40:12.491 00 SCX_CPU1_CS_MD/80         SCX_CPU1_CS_MEM_DEF_TABLE[i].NumBytes = 0
21-224-18:40:12.492 00 SCX_CPU1_CS_MD/81       enddo
21-224-18:40:12.492 00 SCX_CPU1_CS_MD/77       for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 do
21-224-18:40:12.492 00 SCX_CPU1_CS_MD/78         SCX_CPU1_CS_MEM_DEF_TABLE[i].State = CS_STATE_EMPTY
21-224-18:40:12.492 00 SCX_CPU1_CS_MD/79         SCX_CPU1_CS_MEM_DEF_TABLE[i].StartAddr = 0
21-224-18:40:12.492 00 SCX_CPU1_CS_MD/80         SCX_CPU1_CS_MEM_DEF_TABLE[i].NumBytes = 0
21-224-18:40:12.492 00 SCX_CPU1_CS_MD/81       enddo
21-224-18:40:12.492 00 SCX_CPU1_CS_MD/77       for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 do
21-224-18:40:12.492 00 SCX_CPU1_CS_MD/78         SCX_CPU1_CS_MEM_DEF_TABLE[i].State = CS_STATE_EMPTY
21-224-18:40:12.492 00 SCX_CPU1_CS_MD/79         SCX_CPU1_CS_MEM_DEF_TABLE[i].StartAddr = 0
21-224-18:40:12.492 00 SCX_CPU1_CS_MD/80         SCX_CPU1_CS_MEM_DEF_TABLE[i].NumBytes = 0
21-224-18:40:12.492 00 SCX_CPU1_CS_MD/81       enddo
21-224-18:40:12.493 00 SCX_CPU1_CS_MD/77       for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 do
21-224-18:40:12.493 00 SCX_CPU1_CS_MD/78         SCX_CPU1_CS_MEM_DEF_TABLE[i].State = CS_STATE_EMPTY
21-224-18:40:12.493 00 SCX_CPU1_CS_MD/79         SCX_CPU1_CS_MEM_DEF_TABLE[i].StartAddr = 0
21-224-18:40:12.493 00 SCX_CPU1_CS_MD/80         SCX_CPU1_CS_MEM_DEF_TABLE[i].NumBytes = 0
21-224-18:40:12.493 00 SCX_CPU1_CS_MD/81       enddo
21-224-18:40:12.493 00 SCX_CPU1_CS_MD/77       for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 do
21-224-18:40:12.493 00 SCX_CPU1_CS_MD/78         SCX_CPU1_CS_MEM_DEF_TABLE[i].State = CS_STATE_EMPTY
21-224-18:40:12.493 00 SCX_CPU1_CS_MD/79         SCX_CPU1_CS_MEM_DEF_TABLE[i].StartAddr = 0
21-224-18:40:12.494 00 SCX_CPU1_CS_MD/80         SCX_CPU1_CS_MEM_DEF_TABLE[i].NumBytes = 0
21-224-18:40:12.494 00 SCX_CPU1_CS_MD/81       enddo
21-224-18:40:12.494 00 SCX_CPU1_CS_MD/77       for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 do
21-224-18:40:12.494 00 SCX_CPU1_CS_MD/78         SCX_CPU1_CS_MEM_DEF_TABLE[i].State = CS_STATE_EMPTY
21-224-18:40:12.494 00 SCX_CPU1_CS_MD/79         SCX_CPU1_CS_MEM_DEF_TABLE[i].StartAddr = 0
21-224-18:40:12.494 00 SCX_CPU1_CS_MD/80         SCX_CPU1_CS_MEM_DEF_TABLE[i].NumBytes = 0
21-224-18:40:12.494 00 SCX_CPU1_CS_MD/81       enddo
21-224-18:40:12.494 00 SCX_CPU1_CS_MD/77       for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 do
21-224-18:40:12.494 00 SCX_CPU1_CS_MD/78         SCX_CPU1_CS_MEM_DEF_TABLE[i].State = CS_STATE_EMPTY
21-224-18:40:12.494 00 SCX_CPU1_CS_MD/79         SCX_CPU1_CS_MEM_DEF_TABLE[i].StartAddr = 0
21-224-18:40:12.494 00 SCX_CPU1_CS_MD/80         SCX_CPU1_CS_MEM_DEF_TABLE[i].NumBytes = 0
21-224-18:40:12.495 00 SCX_CPU1_CS_MD/81       enddo
21-224-18:40:12.495 00 SCX_CPU1_CS_MD/77       for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 do
21-224-18:40:12.495 00 SCX_CPU1_CS_MD/78         SCX_CPU1_CS_MEM_DEF_TABLE[i].State = CS_STATE_EMPTY
21-224-18:40:12.495 00 SCX_CPU1_CS_MD/79         SCX_CPU1_CS_MEM_DEF_TABLE[i].StartAddr = 0
21-224-18:40:12.495 00 SCX_CPU1_CS_MD/80         SCX_CPU1_CS_MEM_DEF_TABLE[i].NumBytes = 0
21-224-18:40:12.495 00 SCX_CPU1_CS_MD/81       enddo
21-224-18:40:12.495 00 SCX_CPU1_CS_MD/77       for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 do
21-224-18:40:12.495 00 SCX_CPU1_CS_MD/78         SCX_CPU1_CS_MEM_DEF_TABLE[i].State = CS_STATE_EMPTY
21-224-18:40:12.495 00 SCX_CPU1_CS_MD/79         SCX_CPU1_CS_MEM_DEF_TABLE[i].StartAddr = 0
21-224-18:40:12.495 00 SCX_CPU1_CS_MD/80         SCX_CPU1_CS_MEM_DEF_TABLE[i].NumBytes = 0
21-224-18:40:12.495 00 SCX_CPU1_CS_MD/81       enddo
21-224-18:40:12.495 00 SCX_CPU1_CS_MD/77       for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 do
21-224-18:40:12.495 00 SCX_CPU1_CS_MD/78         SCX_CPU1_CS_MEM_DEF_TABLE[i].State = CS_STATE_EMPTY
21-224-18:40:12.496 00 SCX_CPU1_CS_MD/79         SCX_CPU1_CS_MEM_DEF_TABLE[i].StartAddr = 0
21-224-18:40:12.496 00 SCX_CPU1_CS_MD/80         SCX_CPU1_CS_MEM_DEF_TABLE[i].NumBytes = 0
21-224-18:40:12.496 00 SCX_CPU1_CS_MD/81       enddo
21-224-18:40:12.496 00 SCX_CPU1_CS_MD/77       for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 do
21-224-18:40:12.496 00 SCX_CPU1_CS_MD/78         SCX_CPU1_CS_MEM_DEF_TABLE[i].State = CS_STATE_EMPTY
21-224-18:40:12.496 00 SCX_CPU1_CS_MD/79         SCX_CPU1_CS_MEM_DEF_TABLE[i].StartAddr = 0
21-224-18:40:12.496 00 SCX_CPU1_CS_MD/80         SCX_CPU1_CS_MEM_DEF_TABLE[i].NumBytes = 0
21-224-18:40:12.496 00 SCX_CPU1_CS_MD/81       enddo
21-224-18:40:12.496 00 SCX_CPU1_CS_MD/77       for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 do
21-224-18:40:12.496 00 SCX_CPU1_CS_MD/78         SCX_CPU1_CS_MEM_DEF_TABLE[i].State = CS_STATE_EMPTY
21-224-18:40:12.496 00 SCX_CPU1_CS_MD/79         SCX_CPU1_CS_MEM_DEF_TABLE[i].StartAddr = 0
21-224-18:40:12.496 00 SCX_CPU1_CS_MD/80         SCX_CPU1_CS_MEM_DEF_TABLE[i].NumBytes = 0
21-224-18:40:12.497 00 SCX_CPU1_CS_MD/81       enddo
21-224-18:40:12.497 00 SCX_CPU1_CS_MD/77       for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 do
21-224-18:40:12.497 00 SCX_CPU1_CS_MD/78         SCX_CPU1_CS_MEM_DEF_TABLE[i].State = CS_STATE_EMPTY
21-224-18:40:12.497 00 SCX_CPU1_CS_MD/79         SCX_CPU1_CS_MEM_DEF_TABLE[i].StartAddr = 0
21-224-18:40:12.497 00 SCX_CPU1_CS_MD/80         SCX_CPU1_CS_MEM_DEF_TABLE[i].NumBytes = 0
21-224-18:40:12.497 00 SCX_CPU1_CS_MD/81       enddo
21-224-18:40:12.497 00 SCX_CPU1_CS_MD/77       for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 do
21-224-18:40:12.497 00 SCX_CPU1_CS_MD/78         SCX_CPU1_CS_MEM_DEF_TABLE[i].State = CS_STATE_EMPTY
21-224-18:40:12.497 00 SCX_CPU1_CS_MD/79         SCX_CPU1_CS_MEM_DEF_TABLE[i].StartAddr = 0
21-224-18:40:12.497 00 SCX_CPU1_CS_MD/80         SCX_CPU1_CS_MEM_DEF_TABLE[i].NumBytes = 0
21-224-18:40:12.497 00 SCX_CPU1_CS_MD/81       enddo
21-224-18:40:12.497 00 SCX_CPU1_CS_MD/77       for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 do
21-224-18:40:12.497 00 SCX_CPU1_CS_MD/78         SCX_CPU1_CS_MEM_DEF_TABLE[i].State = CS_STATE_EMPTY
21-224-18:40:12.498 00 SCX_CPU1_CS_MD/79         SCX_CPU1_CS_MEM_DEF_TABLE[i].StartAddr = 0
21-224-18:40:12.498 00 SCX_CPU1_CS_MD/80         SCX_CPU1_CS_MEM_DEF_TABLE[i].NumBytes = 0
21-224-18:40:12.498 00 SCX_CPU1_CS_MD/81       enddo
21-224-18:40:12.498 00 SCX_CPU1_CS_MD/77       for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 do
21-224-18:40:12.498 00 SCX_CPU1_CS_MD/78         SCX_CPU1_CS_MEM_DEF_TABLE[i].State = CS_STATE_EMPTY
21-224-18:40:12.498 00 SCX_CPU1_CS_MD/79         SCX_CPU1_CS_MEM_DEF_TABLE[i].StartAddr = 0
21-224-18:40:12.498 00 SCX_CPU1_CS_MD/80         SCX_CPU1_CS_MEM_DEF_TABLE[i].NumBytes = 0
21-224-18:40:12.498 00 SCX_CPU1_CS_MD/81       enddo
21-224-18:40:12.498 00 SCX_CPU1_CS_MD/77       for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 do
21-224-18:40:12.498 00 SCX_CPU1_CS_MD/82       
21-224-18:40:12.498 00 SCX_CPU1_CS_MD/83       local lastEntry = CS_MAX_NUM_MEMORY_TABLE_ENTRIES - 1
21-224-18:40:12.498 00 SCX_CPU1_CS_MD/84       local endmnemonic = "SCX_CPU1_CS_MEM_DEF_TABLE[" & lastEntry & "].NumBytes"
21-224-18:40:12.499 00 SCX_CPU1_CS_MD/85       
21-224-18:40:12.499 00 SCX_CPU1_CS_MD/87       s create_tbl_file_from_cvt (hostCPU,defTblId,"Memory Definition Empty Table Load","usrmemdefemptytbl",memDefTblName,"SCX_CPU1_CS_MEM_DEF_TABLE[0].State",endmnemonic)
21-224-18:40:12.499 00     SPR-I:STS          Loading file /s/opr/accounts/cfs_test/prc/create_tbl_file_from_cvt.i
21-224-18:40:12.500 00     SPR-I:STS          Procedure CREATE_TBL_FILE_FROM_CVT started
21-224-18:40:12.500 00 CREATE_TBL_FIL/2        ;
21-224-18:40:12.500 00 CREATE_TBL_FIL/3        local logging = %liv(log_procedure)
21-224-18:40:12.500 00 CREATE_TBL_FIL/4        %liv (log_procedure) = FALSE
21-224-18:40:12.502 00     SPR-I:OPRO         **********  usrmemdefemptytbl  **********
21-224-18:40:12.502 00     SPR-I:OPRO         
21-224-18:40:12.502 00     SPR-I:OPRO                Content Type: cFE1
21-224-18:40:12.502 00     SPR-I:OPRO                    Sub Type: 8
21-224-18:40:12.502 00     SPR-I:OPRO                      Length: 12
21-224-18:40:12.502 00     SPR-I:OPRO               Spacecraft Id: SCX
21-224-18:40:12.502 00     SPR-I:OPRO                Processor Id: CPU3
21-224-18:40:12.503 00     SPR-I:OPRO              Application Id: 0
21-224-18:40:12.503 00     SPR-I:OPRO            Create Time Secs: 1628793612
21-224-18:40:12.503 00     SPR-I:OPRO         Create Time Subsecs: 0
21-224-18:40:12.503 00     SPR-I:OPRO            File Description: Memory Definition Empty Table Lo
21-224-18:40:12.503 00     SPR-I:OPRO         
21-224-18:40:12.503 00     SPR-I:OPRO         **********  CS.DefMemoryTbl  **********
21-224-18:40:12.503 00     SPR-I:OPRO         
21-224-18:40:12.503 00     SPR-I:OPRO              Start Mnemonic: SCX_CPU1_CS_MEM_DEF_TABLE[0].State
21-224-18:40:12.503 00     SPR-I:OPRO                 Byte Offset: 0
21-224-18:40:12.503 00     SPR-I:OPRO                End Mnemonic: SCX_CPU1_CS_MEM_DEF_TABLE[15].NumBytes
21-224-18:40:12.503 00     SPR-I:OPRO             Number of Bytes: 192
21-224-18:40:12.503 00     SPR-I:OPRO         
21-224-18:40:12.513 00     SPR-I:STS          Loading file /s/opr/accounts/global/prc/partial_cvt_to_file_beta.i
21-224-18:40:12.513 00     SPR-I:STS          Procedure PARTIAL_CVT_TO_FILE_BETA started
21-224-18:40:12.513 00     SPR-I:OPRO         The unix command is cd /s/opr/accounts/cfs_test/image;cvt2file  -s 116 -e 307 P0FAD cs.defmemorytbl
21-224-18:40:12.519 00     SPR-I:STS          Procedure PARTIAL_CVT_TO_FILE_BETA completed
21-224-18:40:12.519 00     SPR-I:OPRO         cd /s/opr/accounts/cfs_test/image;cat usrmemdefemptytbl.tmp cs.defmemorytbl > usrmemdefemptytbl
21-224-18:40:12.525 00     SPR-I:OPRO         cd /s/opr/accounts/cfs_test/image;rm cs.defmemorytbl usrmemdefemptytbl.tmp
21-224-18:40:12.530 00 CREATE_TBL_FIL/128      
21-224-18:40:12.530 00 CREATE_TBL_FIL/129      ENDPROC
21-224-18:40:12.530 00     SPR-I:STS          Procedure CREATE_TBL_FILE_FROM_CVT completed
21-224-18:40:12.531 00 SCX_CPU1_CS_MD/88       
21-224-18:40:12.531 00 SCX_CPU1_CS_MD/89       write ";*********************************************************************"
21-224-18:40:12.531 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:40:12.531 00 SCX_CPU1_CS_MD/90       write ";  End procedure scx_cpu1_cs_mdt4                              "
21-224-18:40:12.531 00     SPR-I:OPRO         ;  End procedure scx_cpu1_cs_mdt4                              
21-224-18:40:12.531 00 SCX_CPU1_CS_MD/91       write ";*********************************************************************"
21-224-18:40:12.531 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:40:12.531 00 SCX_CPU1_CS_MD/92       ENDPROC
21-224-18:40:12.531 00     SPR-I:STS          Procedure SCX_CPU1_CS_MDT4 completed
21-224-18:40:12.531 00 SCX_CPU1_CS_US/3282     wait 5
21-224-18:40:12.531 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-224-18:40:17.535 00 SCX_CPU1_CS_US/3283     
21-224-18:40:17.535 00 SCX_CPU1_CS_US/3284     write ";*********************************************************************"
21-224-18:40:17.536 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:40:17.536 00 SCX_CPU1_CS_US/3285     write ";  Step 5.2: Send the command to load the file created above.         "
21-224-18:40:17.536 00     SPR-I:OPRO         ;  Step 5.2: Send the command to load the file created above.         
21-224-18:40:17.536 00 SCX_CPU1_CS_US/3286     write ";*********************************************************************"
21-224-18:40:17.536 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:40:17.536 00 SCX_CPU1_CS_US/3287     ut_setupevents "SCX", "CPU1", "CFE_TBL", CFE_TBL_FILE_LOADED_INF_EID, "INFO", 1
21-224-18:40:17.542 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:40:17.543 00     SPR-I:OPRO         ; Setup event 1 with CFE_TBL INFO 12
21-224-18:40:17.543 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:40:17.545 00 SCX_CPU1_CS_US/3288     
21-224-18:40:17.545 00 SCX_CPU1_CS_US/3289     cmdCtr = SCX_CPU1_TBL_CMDPC + 1
21-224-18:40:17.545 00 SCX_CPU1_CS_US/3290     
21-224-18:40:17.546 00 SCX_CPU1_CS_US/3291     start load_table ("usrmemdefemptytbl", hostCPU)
21-224-18:40:17.546 00     SPR-I:STS          Loading file /s/opr/accounts/cfs_test/prc/load_table.i
21-224-18:40:17.548 00     SPR-I:STS          Procedure LOAD_TABLE started
21-224-18:40:17.548 00     LOAD_TABLE/2        ;
21-224-18:40:17.549 00     LOAD_TABLE/3        local logging = %liv (log_procedure)
21-224-18:40:17.549 00     LOAD_TABLE/4        %liv (log_procedure) = FALSE
21-224-18:40:17.554 00     SPR-I:OPRO         Table Filename: usrmemdefemptytbl
21-224-18:40:17.557 00     SPR-I:OPRO         The perl command is: perl /s/opr/accounts/global/tools/table_ftp.pl 192.168.1.8 usrmemdefemptytbl RAM:0 3
21-224-18:40:17.557 00     SPR-I:OPRO         
21-224-18:40:17.720 00     SPR-I:OPRO         Return code from ftp_file.pl: 0
21-224-18:40:17.720 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-224-18:40:22.725 00     SPR-I:OPRO         
21-224-18:40:22.728 00     SPR-I:OPRO         Sending Command: /SCX_CPU1_TBL_LOAD LFILENAME="/ram/usrmemdefemptytbl"
21-224-18:40:22.755 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-224-18:40:23.220 00    TLMH-I:STS          58-012-14:27:44.501 INFO CPU=CPU1 APPNAME=CFE_TBL EVENT ID=12 Successful load of '/ram/usrmemdefemptytbl' into 'CS.DefMemoryTbl' working buffer
21-224-18:40:26.759 00     SPR-I:STTE         WAIT UNTIL completed
21-224-18:40:26.761 00     LOAD_TABLE/195      
21-224-18:40:26.761 00     LOAD_TABLE/196      ENDPROC
21-224-18:40:26.761 00     SPR-I:STS          Procedure LOAD_TABLE completed
21-224-18:40:26.764 00 SCX_CPU1_CS_US/3292     
21-224-18:40:26.764 00 SCX_CPU1_CS_US/3293     ut_tlmwait SCX_CPU1_TBL_CMDPC, {cmdCtr}
21-224-18:40:26.778 00     SPR-I:STTE         WAIT UNTIL completed
21-224-18:40:26.780 00 SCX_CPU1_CS_US/3294     if (UT_TW_Status = UT_Success) then
21-224-18:40:26.781 00 SCX_CPU1_CS_US/3295       write "<*> Passed - Load command sent successfully."
21-224-18:40:26.781 00     SPR-I:OPRO         <*> Passed - Load command sent successfully.
21-224-18:40:26.781 00 SCX_CPU1_CS_US/3298     endif
21-224-18:40:26.781 00 SCX_CPU1_CS_US/3299     
21-224-18:40:26.781 00 SCX_CPU1_CS_US/3300     wait 5
21-224-18:40:26.781 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-224-18:40:31.786 00 SCX_CPU1_CS_US/3301     
21-224-18:40:31.786 00 SCX_CPU1_CS_US/3302     write ";*********************************************************************"
21-224-18:40:31.786 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:40:31.786 00 SCX_CPU1_CS_US/3303     write ";  Step 5.3: Send the command to validate the file loaded in Step 5.2."
21-224-18:40:31.786 00     SPR-I:OPRO         ;  Step 5.3: Send the command to validate the file loaded in Step 5.2.
21-224-18:40:31.786 00 SCX_CPU1_CS_US/3304     write ";*********************************************************************"
21-224-18:40:31.786 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:40:31.786 00 SCX_CPU1_CS_US/3305     ut_setupevents "SCX","CPU1","CFE_TBL",CFE_TBL_VAL_REQ_MADE_INF_EID, "DEBUG", 1
21-224-18:40:31.792 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:40:31.793 00     SPR-I:OPRO         ; Setup event 1 with CFE_TBL DEBUG 16
21-224-18:40:31.793 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:40:31.795 00 SCX_CPU1_CS_US/3306     ut_setupevents "SCX","CPU1","CFE_TBL",CFE_TBL_VALIDATION_INF_EID, "INFO", 2
21-224-18:40:31.801 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:40:31.801 00     SPR-I:OPRO         ; Setup event 2 with CFE_TBL INFO 36
21-224-18:40:31.802 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:40:31.811 00 SCX_CPU1_CS_US/3307     
21-224-18:40:31.811 00 SCX_CPU1_CS_US/3308     cmdCtr = SCX_CPU1_TBL_CMDPC + 1
21-224-18:40:31.811 00 SCX_CPU1_CS_US/3309     
21-224-18:40:31.811 00 SCX_CPU1_CS_US/3310     /SCX_CPU1_TBL_VALIDATE INACTIVE VTABLENAME=memDefTblName
21-224-18:40:31.814 00 SCX_CPU1_CS_US/3311     
21-224-18:40:31.814 00 SCX_CPU1_CS_US/3312     ut_tlmwait SCX_CPU1_TBL_CMDPC, {cmdCtr}
21-224-18:40:31.823 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-224-18:40:32.718 00    TLMH-I:STS          58-012-14:27:54.001 DEBUG CPU=CPU1 APPNAME=CFE_TBL EVENT ID=16 Tbl Services issued validation request for 'CS.DefMemoryTbl'
21-224-18:40:34.723 00    TLMH-I:STS          58-012-14:27:56.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=143 CS Memory Table verification results: good = 0, bad = 0, unused = 16
21-224-18:40:34.724 00    TLMH-I:STS          58-012-14:27:56.004 INFO CPU=CPU1 APPNAME=CFE_TBL EVENT ID=36 CS validation successful for Inactive 'CS.DefMemoryTbl'
21-224-18:40:34.826 00     SPR-I:STTE         WAIT UNTIL completed
21-224-18:40:34.826 00 SCX_CPU1_CS_US/3313     if (UT_TW_Status = UT_Success) then
21-224-18:40:34.826 00 SCX_CPU1_CS_US/3314       write "<*> Passed - User-defined Memory Definition Table validate command sent."
21-224-18:40:34.826 00     SPR-I:OPRO         <*> Passed - User-defined Memory Definition Table validate command sent.
21-224-18:40:34.826 00 SCX_CPU1_CS_US/3315       if (SCX_CPU1_find_event[1].num_found_messages = 1) then
21-224-18:40:34.826 00 SCX_CPU1_CS_US/3316         write "<*> Passed - Event Msg ",SCX_CPU1_find_event[1].eventid," Found!"
21-224-18:40:34.826 00     SPR-I:OPRO         <*> Passed - Event Msg 16 Found!
21-224-18:40:34.826 00 SCX_CPU1_CS_US/3319       endif
21-224-18:40:34.826 00 SCX_CPU1_CS_US/3322     endif
21-224-18:40:34.826 00 SCX_CPU1_CS_US/3323     
21-224-18:40:34.826 00 SCX_CPU1_CS_US/3325     ut_tlmwait SCX_CPU1_find_event[2].num_found_messages, 1
21-224-18:40:34.829 00     SPR-I:STTE         WAIT UNTIL completed
21-224-18:40:34.830 00 SCX_CPU1_CS_US/3326     
21-224-18:40:34.830 00 SCX_CPU1_CS_US/3327     write ";*********************************************************************"
21-224-18:40:34.830 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:40:34.830 00 SCX_CPU1_CS_US/3328     write ";  Step 5.4: Send the Recompute User-defined Memory Item command for a"
21-224-18:40:34.830 00     SPR-I:OPRO         ;  Step 5.4: Send the Recompute User-defined Memory Item command for a
21-224-18:40:34.830 00 SCX_CPU1_CS_US/3329     write ";  valid entry specified in the Results Table."
21-224-18:40:34.830 00     SPR-I:OPRO         ;  valid entry specified in the Results Table.
21-224-18:40:34.830 00 SCX_CPU1_CS_US/3330     write ";*********************************************************************"
21-224-18:40:34.830 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:40:34.847 00 SCX_CPU1_CS_US/3332     /SCX_CPU1_CS_RecomputeMemory EntryID=6
21-224-18:40:34.859 00 SCX_CPU1_CS_US/3333     
21-224-18:40:34.860 00 SCX_CPU1_CS_US/3334     write ";*********************************************************************"
21-224-18:40:34.860 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:40:34.860 00 SCX_CPU1_CS_US/3335     write ";  Step 5.5: Send the command to Activate the file loaded in Step 5.2."
21-224-18:40:34.860 00     SPR-I:OPRO         ;  Step 5.5: Send the command to Activate the file loaded in Step 5.2.
21-224-18:40:34.860 00 SCX_CPU1_CS_US/3336     write ";*********************************************************************"
21-224-18:40:34.860 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:40:34.860 00 SCX_CPU1_CS_US/3337     ut_setupevents "SCX","CPU1","CFE_TBL",CFE_TBL_LOAD_PEND_REQ_INF_EID,"DEBUG",1
21-224-18:40:34.861 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:40:34.861 00     SPR-I:OPRO         ; Setup event 1 with CFE_TBL DEBUG 17
21-224-18:40:34.862 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:40:34.862 00 SCX_CPU1_CS_US/3338     ut_setupevents "SCX","CPU1","CFE_TBL",CFE_TBL_UPDATE_SUCCESS_INF_EID,"INFO",2
21-224-18:40:34.863 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:40:34.863 00     SPR-I:OPRO         ; Setup event 2 with CFE_TBL INFO 37
21-224-18:40:34.863 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:40:34.864 00 SCX_CPU1_CS_US/3339     ut_setupevents "SCX","CPU1",{CSAppName},CS_RECOMPUTE_FINISH_EEPROM_MEMORY_INF_EID,"INFO",3
21-224-18:40:34.865 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:40:34.865 00     SPR-I:OPRO         ; Setup event 3 with CS INFO 95
21-224-18:40:34.865 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:40:34.866 00 SCX_CPU1_CS_US/3340     
21-224-18:40:34.866 00 SCX_CPU1_CS_US/3341     cmdCtr = SCX_CPU1_TBL_CMDPC + 1
21-224-18:40:34.866 00 SCX_CPU1_CS_US/3342     
21-224-18:40:34.866 00 SCX_CPU1_CS_US/3343     /SCX_CPU1_TBL_ACTIVATE ATableName=memDefTblName
21-224-18:40:34.919 00 SCX_CPU1_CS_US/3344     
21-224-18:40:34.919 00 SCX_CPU1_CS_US/3345     ut_tlmwait SCX_CPU1_TBL_CMDPC, {cmdCtr}
21-224-18:40:34.922 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-224-18:40:35.716 00    TLMH-I:STS          58-012-14:27:57.001 DEBUG CPU=CPU1 APPNAME=CFE_TBL EVENT ID=17 Tbl Services notifying App that 'CS.DefMemoryTbl' has a load pending
21-224-18:40:35.717 00    TLMH-I:STS          58-012-14:27:57.001 DEBUG CPU=CPU1 APPNAME=CS EVENT ID=57 Recompute baseline of Memory Entry ID 6 started
21-224-18:40:35.718 00    TLMH-I:STS          58-012-14:27:57.002 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:40:35.719 00    TLMH-I:STS          58-012-14:27:57.002 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:40:36.721 00    TLMH-I:STS          58-012-14:27:58.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=153 Skipping background cycle. Recompute or oneshot in progress.
21-224-18:40:36.723 00    TLMH-I:STS          58-012-14:27:58.050 INFO CPU=CPU1 APPNAME=CS EVENT ID=95 Memory entry 6 recompute finished. New baseline is 0X00004EEE
21-224-18:40:38.720 00    TLMH-I:STS          58-012-14:28:00.004 INFO CPU=CPU1 APPNAME=CFE_TBL EVENT ID=37 CS Successfully Updated 'CS.DefMemoryTbl'
21-224-18:40:38.721 00    TLMH-I:STS          58-012-14:28:00.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=107 CS Memory Table: No valid entries in the table
21-224-18:40:38.926 00     SPR-I:STTE         WAIT UNTIL completed
21-224-18:40:38.927 00 SCX_CPU1_CS_US/3346     if (UT_TW_Status = UT_Success) then
21-224-18:40:38.927 00 SCX_CPU1_CS_US/3347       write "<*> Passed - Activate User-defined Memory Definition Table command sent properly."
21-224-18:40:38.927 00     SPR-I:OPRO         <*> Passed - Activate User-defined Memory Definition Table command sent properly.
21-224-18:40:38.927 00 SCX_CPU1_CS_US/3350     endif
21-224-18:40:38.927 00 SCX_CPU1_CS_US/3351     
21-224-18:40:38.927 00 SCX_CPU1_CS_US/3353     ut_tlmwait SCX_CPU1_find_event[1].num_found_messages, 1
21-224-18:40:38.932 00     SPR-I:STTE         WAIT UNTIL completed
21-224-18:40:38.933 00 SCX_CPU1_CS_US/3354     if (UT_TW_Status = UT_Success) then
21-224-18:40:38.933 00 SCX_CPU1_CS_US/3355       write "<*> Passed - Event message ",SCX_CPU1_find_event[1].eventid, " received"
21-224-18:40:38.933 00     SPR-I:OPRO         <*> Passed - Event message 17 received
21-224-18:40:38.933 00 SCX_CPU1_CS_US/3358     endif
21-224-18:40:38.933 00 SCX_CPU1_CS_US/3359     
21-224-18:40:38.933 00 SCX_CPU1_CS_US/3361     ut_tlmwait SCX_CPU1_find_event[3].num_found_messages, 1
21-224-18:40:38.937 00     SPR-I:STTE         WAIT UNTIL completed
21-224-18:40:38.937 00 SCX_CPU1_CS_US/3362     
21-224-18:40:38.937 00 SCX_CPU1_CS_US/3363     ut_tlmwait SCX_CPU1_find_event[2].num_found_messages, 1
21-224-18:40:38.941 00     SPR-I:STTE         WAIT UNTIL completed
21-224-18:40:38.942 00 SCX_CPU1_CS_US/3364     if (UT_TW_Status = UT_Success) then
21-224-18:40:38.942 00 SCX_CPU1_CS_US/3365       write "<*> Passed - User-defined Memory Definition Table Updated successfully."
21-224-18:40:38.942 00     SPR-I:OPRO         <*> Passed - User-defined Memory Definition Table Updated successfully.
21-224-18:40:38.942 00 SCX_CPU1_CS_US/3368     endif
21-224-18:40:38.942 00 SCX_CPU1_CS_US/3369     
21-224-18:40:38.942 00 SCX_CPU1_CS_US/3370     wait 5
21-224-18:40:38.942 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-224-18:40:43.946 00 SCX_CPU1_CS_US/3371     
21-224-18:40:43.946 00 SCX_CPU1_CS_US/3372     write ";*********************************************************************"
21-224-18:40:43.946 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:40:43.946 00 SCX_CPU1_CS_US/3373     write ";  Step 5.6: Dump the Results table.         "
21-224-18:40:43.946 00     SPR-I:OPRO         ;  Step 5.6: Dump the Results table.         
21-224-18:40:43.946 00 SCX_CPU1_CS_US/3374     write ";*********************************************************************"
21-224-18:40:43.946 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:40:43.946 00 SCX_CPU1_CS_US/3375     cmdCtr = SCX_CPU1_TBL_CMDPC + 1
21-224-18:40:43.947 00 SCX_CPU1_CS_US/3376     
21-224-18:40:43.947 00 SCX_CPU1_CS_US/3377     s get_tbl_to_cvt (ramDir,memResTblName,"A","cpu1_usrrestbl5_6",hostCPU,resTblId)
21-224-18:40:43.947 00     SPR-I:STS          Loading file /s/opr/accounts/cfs_test/prc/get_tbl_to_cvt.i
21-224-18:40:43.950 00     SPR-I:STS          Procedure GET_TBL_TO_CVT started
21-224-18:40:43.950 00 GET_TBL_TO_CVT/2        ;
21-224-18:40:43.950 00 GET_TBL_TO_CVT/3        local logging = %liv (log_procedure)
21-224-18:40:43.950 00 GET_TBL_TO_CVT/4        %liv (log_procedure) = FALSE
21-224-18:40:43.972 00     SPR-I:OPRO         Sending Command: /SCX_CPU1_TBL_DUMP ACTIVE DTABLENAME="CS.ResMemoryTbl" DFILENAME="/ram/cpu1_usrrestbl5_6"
21-224-18:40:43.978 00     SPR-I:STTE         Wait mode - waiting 15 seconds ...
21-224-18:40:50.724 00    TLMH-I:STS          58-012-14:28:12.003 INFO CPU=CPU1 APPNAME=CFE_TBL EVENT ID=14 Successfully dumped Table 'CS.ResMemoryTbl' to '/ram/cpu1_usrrestbl5_6'
21-224-18:40:58.990 00     SPR-I:OPRO         
21-224-18:40:58.991 00     SPR-I:OPRO            The TBLNAME is: CS.ResMemoryTbl
21-224-18:40:58.991 00     SPR-I:OPRO               The APID is: P0FB1
21-224-18:40:58.991 00     SPR-I:OPRO                The CPU is: CPU3
21-224-18:40:58.991 00     SPR-I:OPRO         The IP Address is: 192.168.1.8
21-224-18:40:58.994 00     SPR-I:OPRO         The perl command is: perl /s/opr/accounts/global/tools/ftp.pl RAM:0 cpu1_usrrestbl5_6 cpu1_usrrestbl5_6 binary 192.168.1.8
21-224-18:40:59.159 00     SPR-I:OPRO         Return code from ftp_file.pl: 0
21-224-18:40:59.159 00     SPR-I:STTE         Wait mode - waiting 15 seconds ...
21-224-18:41:14.170 00     SPR-I:OPRO         
21-224-18:41:14.214 00     SPR-I:OPRO         The unix command is cvt -ws file_list[4017].file_write_time "`date +%y-%j-%T -r /s/opr/accounts/cfs_test/image/cpu1_usrrestbl5_6`"
21-224-18:41:14.215 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-224-18:41:19.219 00 GET_TBL_TO_CVT/238      
21-224-18:41:19.220 00 GET_TBL_TO_CVT/239      ENDPROC
21-224-18:41:19.220 00     SPR-I:STS          Procedure GET_TBL_TO_CVT completed
21-224-18:41:19.222 00 SCX_CPU1_CS_US/3378     wait 5
21-224-18:41:19.222 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-224-18:41:24.226 00 SCX_CPU1_CS_US/3379     
21-224-18:41:24.226 00 SCX_CPU1_CS_US/3380     ut_tlmwait SCX_CPU1_TBL_CMDPC, {cmdCtr}
21-224-18:41:24.232 00     SPR-I:STTE         WAIT UNTIL completed
21-224-18:41:24.233 00 SCX_CPU1_CS_US/3381     if (UT_TW_Status = UT_Success) then
21-224-18:41:24.233 00 SCX_CPU1_CS_US/3382       write "<*> Passed (6008) - Dump of Results Table successful."
21-224-18:41:24.233 00     SPR-I:OPRO         <*> Passed (6008) - Dump of Results Table successful.
21-224-18:41:24.233 00 SCX_CPU1_CS_US/3383       ut_setrequirements CS_6008, "P"
21-224-18:41:24.234 00 SCX_CPU1_CS_US/3387     endif
21-224-18:41:24.234 00 SCX_CPU1_CS_US/3388     
21-224-18:41:24.234 00 SCX_CPU1_CS_US/3389     write ";*********************************************************************"
21-224-18:41:24.234 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:41:24.234 00 SCX_CPU1_CS_US/3390     write ";  Step 5.7: Create a User-defined Memory Definition table load file "
21-224-18:41:24.234 00     SPR-I:OPRO         ;  Step 5.7: Create a User-defined Memory Definition table load file 
21-224-18:41:24.234 00 SCX_CPU1_CS_US/3391     write ";  containing several valid entries, an entry that contains an invalid "
21-224-18:41:24.234 00     SPR-I:OPRO         ;  containing several valid entries, an entry that contains an invalid 
21-224-18:41:24.234 00 SCX_CPU1_CS_US/3392     write ";  address, an entry that contains an invalid range and an entry with an"
21-224-18:41:24.234 00     SPR-I:OPRO         ;  address, an entry that contains an invalid range and an entry with an
21-224-18:41:24.234 00 SCX_CPU1_CS_US/3393     write ";  invalid state."
21-224-18:41:24.234 00     SPR-I:OPRO         ;  invalid state.
21-224-18:41:24.234 00 SCX_CPU1_CS_US/3394     write ";*********************************************************************"
21-224-18:41:24.234 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:41:24.234 00 SCX_CPU1_CS_US/3395     s scx_cpu1_cs_mdt2
21-224-18:41:24.234 00     SPR-I:STS          Loading file /s/opr/accounts/cfs_test/prc/scx_cpu1_cs_mdt2.i
21-224-18:41:24.253 00     SPR-I:STS          Procedure SCX_CPU1_CS_MDT2 started
21-224-18:41:24.253 00 SCX_CPU1_CS_MD/2        ;*******************************************************************************
21-224-18:41:24.253 00 SCX_CPU1_CS_MD/3        ;  Test Name:  cs_mdt2
21-224-18:41:24.253 00 SCX_CPU1_CS_MD/4        ;  Test Level: Build Verification
21-224-18:41:24.254 00 SCX_CPU1_CS_MD/5        ;  Test Type:  Functional
21-224-18:41:24.254 00 SCX_CPU1_CS_MD/6        ;
21-224-18:41:24.254 00 SCX_CPU1_CS_MD/7        ;  Test Description
21-224-18:41:24.254 00 SCX_CPU1_CS_MD/8        ;       The purpose of this procedure is to generate several User Memory
21-224-18:41:24.254 00 SCX_CPU1_CS_MD/9        ;       Definition Tables for the Checksum Application. The first containing
21-224-18:41:24.254 00 SCX_CPU1_CS_MD/10       ;       several valid entries, an entry with an invalid address, an entry with
21-224-18:41:24.254 00 SCX_CPU1_CS_MD/11       ;       an invalid range and an entry with an invalid state. The second
21-224-18:41:24.254 00 SCX_CPU1_CS_MD/12       ;       containing the invalid range and state entries and the third containing
21-224-18:41:24.254 00 SCX_CPU1_CS_MD/13       ;       just the invalid state error.
21-224-18:41:24.254 00 SCX_CPU1_CS_MD/14       ;
21-224-18:41:24.254 00 SCX_CPU1_CS_MD/15       ;  Requirements Tested:
21-224-18:41:24.254 00 SCX_CPU1_CS_MD/16       ;	None
21-224-18:41:24.254 00 SCX_CPU1_CS_MD/17       ;
21-224-18:41:24.254 00 SCX_CPU1_CS_MD/18       ;  Prerequisite Conditions
21-224-18:41:24.254 00 SCX_CPU1_CS_MD/19       ;	The TST_CS_MemTbl application must be executing for this procedure to
21-224-18:41:24.254 00 SCX_CPU1_CS_MD/20       ;	generate the appropriate EEPROM Definition Table
21-224-18:41:24.254 00 SCX_CPU1_CS_MD/21       ;
21-224-18:41:24.257 00 SCX_CPU1_CS_MD/22       ;  Assumptions and Constraints
21-224-18:41:24.258 00 SCX_CPU1_CS_MD/23       ;	None.
21-224-18:41:24.258 00 SCX_CPU1_CS_MD/24       ;
21-224-18:41:24.258 00 SCX_CPU1_CS_MD/25       ;  Change History
21-224-18:41:24.258 00 SCX_CPU1_CS_MD/26       ;
21-224-18:41:24.258 00 SCX_CPU1_CS_MD/27       ;	Date		   Name		Description
21-224-18:41:24.258 00 SCX_CPU1_CS_MD/28       ;	07/19/11	Walt Moleski	Initial release.
21-224-18:41:24.258 00 SCX_CPU1_CS_MD/29       ;       09/19/12        Walt Moleski    Added write of new HK items and added a
21-224-18:41:24.258 00 SCX_CPU1_CS_MD/30       ;                                       define of the OS_MEM_TABLE_SIZE that
21-224-18:41:24.258 00 SCX_CPU1_CS_MD/31       ;                                       was removed from osconfig.h in 3.5.0.0
21-224-18:41:24.258 00 SCX_CPU1_CS_MD/32       ;       03/01/17        Walt Moleski    Updated for CS 2.4.0.0 using CPU1 for
21-224-18:41:24.258 00 SCX_CPU1_CS_MD/33       ;                                       commanding and added a hostCPU variable
21-224-18:41:24.258 00 SCX_CPU1_CS_MD/34       ;                                       for the utility procs to connect to the
21-224-18:41:24.258 00 SCX_CPU1_CS_MD/35       ;                                       proper host IP address. Changed define
21-224-18:41:24.258 00 SCX_CPU1_CS_MD/36       ;                                       of OS_MEM_TABLE_SIZE to MEM_TABLE_SIZE.
21-224-18:41:24.258 00 SCX_CPU1_CS_MD/37       ;
21-224-18:41:24.258 00 SCX_CPU1_CS_MD/38       ;  Arguments
21-224-18:41:24.258 00 SCX_CPU1_CS_MD/39       ;	None.
21-224-18:41:24.258 00 SCX_CPU1_CS_MD/40       ;
21-224-18:41:24.258 00 SCX_CPU1_CS_MD/41       ;  Procedures Called
21-224-18:41:24.258 00 SCX_CPU1_CS_MD/42       ;	Name			Description
21-224-18:41:24.258 00 SCX_CPU1_CS_MD/43       ;      create_tbl_file_from_cvt Procedure that creates a load file from
21-224-18:41:24.258 00 SCX_CPU1_CS_MD/44       ;                               the specified arguments and cvt
21-224-18:41:24.260 00 SCX_CPU1_CS_MD/45       ;
21-224-18:41:24.260 00 SCX_CPU1_CS_MD/46       ;  Expected Test Results and Analysis
21-224-18:41:24.260 00 SCX_CPU1_CS_MD/47       ;
21-224-18:41:24.260 00 SCX_CPU1_CS_MD/48       ;**********************************************************************
21-224-18:41:24.260 00 SCX_CPU1_CS_MD/49       
21-224-18:41:24.260 00 SCX_CPU1_CS_MD/50       local logging = %liv (log_procedure)
21-224-18:41:24.260 00 SCX_CPU1_CS_MD/51       %liv (log_procedure) = FALSE
21-224-18:41:24.300 00 SCX_CPU1_CS_MD/59       
21-224-18:41:24.300 00 SCX_CPU1_CS_MD/60       #define MEM_TABLE_SIZE       10
21-224-18:41:24.300 00 SCX_CPU1_CS_MD/61       
21-224-18:41:24.300 00 SCX_CPU1_CS_MD/62       ;**********************************************************************
21-224-18:41:24.300 00 SCX_CPU1_CS_MD/63       ; Define local variables
21-224-18:41:24.300 00 SCX_CPU1_CS_MD/64       ;**********************************************************************
21-224-18:41:24.300 00 SCX_CPU1_CS_MD/65       LOCAL defTblId, defPktId
21-224-18:41:24.300 00 SCX_CPU1_CS_MD/66       local CSAppName = "CS"
21-224-18:41:24.300 00 SCX_CPU1_CS_MD/67       local ramDir = "RAM:0"
21-224-18:41:24.300 00 SCX_CPU1_CS_MD/68       local hostCPU = "CPU3"
21-224-18:41:24.300 00 SCX_CPU1_CS_MD/69       local memDefTblName = CSAppName & "." & CS_DEF_MEMORY_TABLE_NAME
21-224-18:41:24.300 00 SCX_CPU1_CS_MD/70       
21-224-18:41:24.300 00 SCX_CPU1_CS_MD/73       defTblId = "0FAD"
21-224-18:41:24.300 00 SCX_CPU1_CS_MD/74       defPktId = 4013
21-224-18:41:24.300 00 SCX_CPU1_CS_MD/75       
21-224-18:41:24.300 00 SCX_CPU1_CS_MD/76       write ";*********************************************************************"
21-224-18:41:24.300 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:41:24.300 00 SCX_CPU1_CS_MD/77       write ";  Define the Memory Definition Table "
21-224-18:41:24.300 00     SPR-I:OPRO         ;  Define the Memory Definition Table 
21-224-18:41:24.300 00 SCX_CPU1_CS_MD/78       write ";********************************************************************"
21-224-18:41:24.300 00     SPR-I:OPRO         ;********************************************************************
21-224-18:41:24.300 00 SCX_CPU1_CS_MD/81       local eepromEntry = 0
21-224-18:41:24.301 00 SCX_CPU1_CS_MD/82       local ramEntry = 0
21-224-18:41:24.301 00 SCX_CPU1_CS_MD/83       
21-224-18:41:24.301 00 SCX_CPU1_CS_MD/85       for i=1 to MEM_TABLE_SIZE do
21-224-18:41:24.301 00 SCX_CPU1_CS_MD/86         if (p@SCX_CPU1_TST_CS_MemType[i] = "EEPROM") then
21-224-18:41:24.301 00 SCX_CPU1_CS_MD/88         elseif ((p@SCX_CPU1_TST_CS_MemType[i] = "RAM") .AND. ;;
21-224-18:41:24.301 00 SCX_CPU1_CS_MD/89                 (ramEntry = 0)) then
21-224-18:41:24.301 00 SCX_CPU1_CS_MD/90           ramEntry = i
21-224-18:41:24.301 00 SCX_CPU1_CS_MD/91         endif
21-224-18:41:24.301 00 SCX_CPU1_CS_MD/92       enddo
21-224-18:41:24.301 00 SCX_CPU1_CS_MD/85       for i=1 to MEM_TABLE_SIZE do
21-224-18:41:24.301 00 SCX_CPU1_CS_MD/86         if (p@SCX_CPU1_TST_CS_MemType[i] = "EEPROM") then
21-224-18:41:24.301 00 SCX_CPU1_CS_MD/87           eepromEntry = i
21-224-18:41:24.301 00 SCX_CPU1_CS_MD/91         endif
21-224-18:41:24.301 00 SCX_CPU1_CS_MD/92       enddo
21-224-18:41:24.301 00 SCX_CPU1_CS_MD/85       for i=1 to MEM_TABLE_SIZE do
21-224-18:41:24.301 00 SCX_CPU1_CS_MD/86         if (p@SCX_CPU1_TST_CS_MemType[i] = "EEPROM") then
21-224-18:41:24.301 00 SCX_CPU1_CS_MD/88         elseif ((p@SCX_CPU1_TST_CS_MemType[i] = "RAM") .AND. ;;
21-224-18:41:24.301 00 SCX_CPU1_CS_MD/89                 (ramEntry = 0)) then
21-224-18:41:24.301 00 SCX_CPU1_CS_MD/91         endif
21-224-18:41:24.301 00 SCX_CPU1_CS_MD/92       enddo
21-224-18:41:24.302 00 SCX_CPU1_CS_MD/85       for i=1 to MEM_TABLE_SIZE do
21-224-18:41:24.302 00 SCX_CPU1_CS_MD/86         if (p@SCX_CPU1_TST_CS_MemType[i] = "EEPROM") then
21-224-18:41:24.302 00 SCX_CPU1_CS_MD/88         elseif ((p@SCX_CPU1_TST_CS_MemType[i] = "RAM") .AND. ;;
21-224-18:41:24.302 00 SCX_CPU1_CS_MD/89                 (ramEntry = 0)) then
21-224-18:41:24.302 00 SCX_CPU1_CS_MD/91         endif
21-224-18:41:24.302 00 SCX_CPU1_CS_MD/92       enddo
21-224-18:41:24.302 00 SCX_CPU1_CS_MD/85       for i=1 to MEM_TABLE_SIZE do
21-224-18:41:24.302 00 SCX_CPU1_CS_MD/86         if (p@SCX_CPU1_TST_CS_MemType[i] = "EEPROM") then
21-224-18:41:24.302 00 SCX_CPU1_CS_MD/88         elseif ((p@SCX_CPU1_TST_CS_MemType[i] = "RAM") .AND. ;;
21-224-18:41:24.302 00 SCX_CPU1_CS_MD/89                 (ramEntry = 0)) then
21-224-18:41:24.302 00 SCX_CPU1_CS_MD/91         endif
21-224-18:41:24.302 00 SCX_CPU1_CS_MD/92       enddo
21-224-18:41:24.302 00 SCX_CPU1_CS_MD/85       for i=1 to MEM_TABLE_SIZE do
21-224-18:41:24.302 00 SCX_CPU1_CS_MD/86         if (p@SCX_CPU1_TST_CS_MemType[i] = "EEPROM") then
21-224-18:41:24.302 00 SCX_CPU1_CS_MD/88         elseif ((p@SCX_CPU1_TST_CS_MemType[i] = "RAM") .AND. ;;
21-224-18:41:24.302 00 SCX_CPU1_CS_MD/89                 (ramEntry = 0)) then
21-224-18:41:24.302 00 SCX_CPU1_CS_MD/91         endif
21-224-18:41:24.302 00 SCX_CPU1_CS_MD/92       enddo
21-224-18:41:24.302 00 SCX_CPU1_CS_MD/85       for i=1 to MEM_TABLE_SIZE do
21-224-18:41:24.303 00 SCX_CPU1_CS_MD/86         if (p@SCX_CPU1_TST_CS_MemType[i] = "EEPROM") then
21-224-18:41:24.303 00 SCX_CPU1_CS_MD/88         elseif ((p@SCX_CPU1_TST_CS_MemType[i] = "RAM") .AND. ;;
21-224-18:41:24.303 00 SCX_CPU1_CS_MD/89                 (ramEntry = 0)) then
21-224-18:41:24.303 00 SCX_CPU1_CS_MD/91         endif
21-224-18:41:24.303 00 SCX_CPU1_CS_MD/92       enddo
21-224-18:41:24.303 00 SCX_CPU1_CS_MD/85       for i=1 to MEM_TABLE_SIZE do
21-224-18:41:24.303 00 SCX_CPU1_CS_MD/86         if (p@SCX_CPU1_TST_CS_MemType[i] = "EEPROM") then
21-224-18:41:24.303 00 SCX_CPU1_CS_MD/88         elseif ((p@SCX_CPU1_TST_CS_MemType[i] = "RAM") .AND. ;;
21-224-18:41:24.303 00 SCX_CPU1_CS_MD/89                 (ramEntry = 0)) then
21-224-18:41:24.303 00 SCX_CPU1_CS_MD/91         endif
21-224-18:41:24.303 00 SCX_CPU1_CS_MD/92       enddo
21-224-18:41:24.303 00 SCX_CPU1_CS_MD/85       for i=1 to MEM_TABLE_SIZE do
21-224-18:41:24.303 00 SCX_CPU1_CS_MD/86         if (p@SCX_CPU1_TST_CS_MemType[i] = "EEPROM") then
21-224-18:41:24.304 00 SCX_CPU1_CS_MD/88         elseif ((p@SCX_CPU1_TST_CS_MemType[i] = "RAM") .AND. ;;
21-224-18:41:24.304 00 SCX_CPU1_CS_MD/89                 (ramEntry = 0)) then
21-224-18:41:24.305 00 SCX_CPU1_CS_MD/91         endif
21-224-18:41:24.305 00 SCX_CPU1_CS_MD/92       enddo
21-224-18:41:24.305 00 SCX_CPU1_CS_MD/85       for i=1 to MEM_TABLE_SIZE do
21-224-18:41:24.305 00 SCX_CPU1_CS_MD/86         if (p@SCX_CPU1_TST_CS_MemType[i] = "EEPROM") then
21-224-18:41:24.305 00 SCX_CPU1_CS_MD/88         elseif ((p@SCX_CPU1_TST_CS_MemType[i] = "RAM") .AND. ;;
21-224-18:41:24.305 00 SCX_CPU1_CS_MD/89                 (ramEntry = 0)) then
21-224-18:41:24.305 00 SCX_CPU1_CS_MD/91         endif
21-224-18:41:24.305 00 SCX_CPU1_CS_MD/92       enddo
21-224-18:41:24.305 00 SCX_CPU1_CS_MD/85       for i=1 to MEM_TABLE_SIZE do
21-224-18:41:24.305 00 SCX_CPU1_CS_MD/93       
21-224-18:41:24.305 00 SCX_CPU1_CS_MD/94       local ovrlapAddr = SCX_CPU1_TST_CS_StartAddr[eepromEntry] + SCX_CPU1_TST_CS_Size[eepromEntry]
21-224-18:41:24.305 00 SCX_CPU1_CS_MD/95       ovrlapAddr = ovrlapAddr - 1000
21-224-18:41:24.305 00 SCX_CPU1_CS_MD/96       local invalidAddr = SCX_CPU1_TST_CS_StartAddr[ramEntry] - 2000
21-224-18:41:24.305 00 SCX_CPU1_CS_MD/97       
21-224-18:41:24.305 00 SCX_CPU1_CS_MD/98       local eeQuarterSize = SCX_CPU1_TST_CS_Size[eepromEntry] / 4
21-224-18:41:24.305 00 SCX_CPU1_CS_MD/99       local eeHalfSize = SCX_CPU1_TST_CS_Size[eepromEntry] / 2
21-224-18:41:24.306 00 SCX_CPU1_CS_MD/100      local ramQuarterSize = SCX_CPU1_TST_CS_Size[ramEntry] / 4
21-224-18:41:24.306 00 SCX_CPU1_CS_MD/101      local ramHalfSize = SCX_CPU1_TST_CS_Size[ramEntry] / 2
21-224-18:41:24.306 00 SCX_CPU1_CS_MD/102      
21-224-18:41:24.306 00 SCX_CPU1_CS_MD/103      SCX_CPU1_CS_MEM_DEF_TABLE[0].State = CS_STATE_DISABLED
21-224-18:41:24.306 00 SCX_CPU1_CS_MD/104      SCX_CPU1_CS_MEM_DEF_TABLE[0].StartAddr = SCX_CPU1_TST_CS_StartAddr[eepromEntry]
21-224-18:41:24.306 00 SCX_CPU1_CS_MD/105      SCX_CPU1_CS_MEM_DEF_TABLE[0].NumBytes = SCX_CPU1_TST_CS_Size[eepromEntry]
21-224-18:41:24.306 00 SCX_CPU1_CS_MD/106      SCX_CPU1_CS_MEM_DEF_TABLE[1].State = CS_STATE_ENABLED
21-224-18:41:24.306 00 SCX_CPU1_CS_MD/107      SCX_CPU1_CS_MEM_DEF_TABLE[1].StartAddr = SCX_CPU1_TST_CS_StartAddr[ramEntry]
21-224-18:41:24.306 00 SCX_CPU1_CS_MD/108      SCX_CPU1_CS_MEM_DEF_TABLE[1].NumBytes = ramQuarterSize
21-224-18:41:24.306 00 SCX_CPU1_CS_MD/109      SCX_CPU1_CS_MEM_DEF_TABLE[2].State = CS_STATE_ENABLED
21-224-18:41:24.306 00 SCX_CPU1_CS_MD/110      SCX_CPU1_CS_MEM_DEF_TABLE[2].StartAddr = ovrlapAddr
21-224-18:41:24.306 00 SCX_CPU1_CS_MD/111      SCX_CPU1_CS_MEM_DEF_TABLE[2].NumBytes = 2048
21-224-18:41:24.306 00 SCX_CPU1_CS_MD/112      SCX_CPU1_CS_MEM_DEF_TABLE[3].State = CS_STATE_ENABLED
21-224-18:41:24.306 00 SCX_CPU1_CS_MD/113      SCX_CPU1_CS_MEM_DEF_TABLE[3].StartAddr = invalidAddr
21-224-18:41:24.306 00 SCX_CPU1_CS_MD/114      SCX_CPU1_CS_MEM_DEF_TABLE[3].NumBytes = 2048
21-224-18:41:24.307 00 SCX_CPU1_CS_MD/115      SCX_CPU1_CS_MEM_DEF_TABLE[4].State = 4
21-224-18:41:24.307 00 SCX_CPU1_CS_MD/116      SCX_CPU1_CS_MEM_DEF_TABLE[4].StartAddr = SCX_CPU1_TST_CS_StartAddr[eepromEntry]+16
21-224-18:41:24.307 00 SCX_CPU1_CS_MD/117      SCX_CPU1_CS_MEM_DEF_TABLE[4].NumBytes = eeQuarterSize
21-224-18:41:24.307 00 SCX_CPU1_CS_MD/118      
21-224-18:41:24.307 00 SCX_CPU1_CS_MD/120      for i = 5 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 do
21-224-18:41:24.307 00 SCX_CPU1_CS_MD/121        SCX_CPU1_CS_MEM_DEF_TABLE[i].State = CS_STATE_EMPTY
21-224-18:41:24.307 00 SCX_CPU1_CS_MD/122        SCX_CPU1_CS_MEM_DEF_TABLE[i].StartAddr = 0
21-224-18:41:24.307 00 SCX_CPU1_CS_MD/123        SCX_CPU1_CS_MEM_DEF_TABLE[i].NumBytes = 0
21-224-18:41:24.307 00 SCX_CPU1_CS_MD/124      enddo
21-224-18:41:24.307 00 SCX_CPU1_CS_MD/120      for i = 5 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 do
21-224-18:41:24.307 00 SCX_CPU1_CS_MD/121        SCX_CPU1_CS_MEM_DEF_TABLE[i].State = CS_STATE_EMPTY
21-224-18:41:24.307 00 SCX_CPU1_CS_MD/122        SCX_CPU1_CS_MEM_DEF_TABLE[i].StartAddr = 0
21-224-18:41:24.307 00 SCX_CPU1_CS_MD/123        SCX_CPU1_CS_MEM_DEF_TABLE[i].NumBytes = 0
21-224-18:41:24.307 00 SCX_CPU1_CS_MD/124      enddo
21-224-18:41:24.307 00 SCX_CPU1_CS_MD/120      for i = 5 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 do
21-224-18:41:24.308 00 SCX_CPU1_CS_MD/121        SCX_CPU1_CS_MEM_DEF_TABLE[i].State = CS_STATE_EMPTY
21-224-18:41:24.308 00 SCX_CPU1_CS_MD/122        SCX_CPU1_CS_MEM_DEF_TABLE[i].StartAddr = 0
21-224-18:41:24.308 00 SCX_CPU1_CS_MD/123        SCX_CPU1_CS_MEM_DEF_TABLE[i].NumBytes = 0
21-224-18:41:24.308 00 SCX_CPU1_CS_MD/124      enddo
21-224-18:41:24.308 00 SCX_CPU1_CS_MD/120      for i = 5 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 do
21-224-18:41:24.308 00 SCX_CPU1_CS_MD/121        SCX_CPU1_CS_MEM_DEF_TABLE[i].State = CS_STATE_EMPTY
21-224-18:41:24.308 00 SCX_CPU1_CS_MD/122        SCX_CPU1_CS_MEM_DEF_TABLE[i].StartAddr = 0
21-224-18:41:24.308 00 SCX_CPU1_CS_MD/123        SCX_CPU1_CS_MEM_DEF_TABLE[i].NumBytes = 0
21-224-18:41:24.308 00 SCX_CPU1_CS_MD/124      enddo
21-224-18:41:24.308 00 SCX_CPU1_CS_MD/120      for i = 5 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 do
21-224-18:41:24.308 00 SCX_CPU1_CS_MD/121        SCX_CPU1_CS_MEM_DEF_TABLE[i].State = CS_STATE_EMPTY
21-224-18:41:24.308 00 SCX_CPU1_CS_MD/122        SCX_CPU1_CS_MEM_DEF_TABLE[i].StartAddr = 0
21-224-18:41:24.309 00 SCX_CPU1_CS_MD/123        SCX_CPU1_CS_MEM_DEF_TABLE[i].NumBytes = 0
21-224-18:41:24.309 00 SCX_CPU1_CS_MD/124      enddo
21-224-18:41:24.309 00 SCX_CPU1_CS_MD/120      for i = 5 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 do
21-224-18:41:24.309 00 SCX_CPU1_CS_MD/121        SCX_CPU1_CS_MEM_DEF_TABLE[i].State = CS_STATE_EMPTY
21-224-18:41:24.309 00 SCX_CPU1_CS_MD/122        SCX_CPU1_CS_MEM_DEF_TABLE[i].StartAddr = 0
21-224-18:41:24.309 00 SCX_CPU1_CS_MD/123        SCX_CPU1_CS_MEM_DEF_TABLE[i].NumBytes = 0
21-224-18:41:24.309 00 SCX_CPU1_CS_MD/124      enddo
21-224-18:41:24.309 00 SCX_CPU1_CS_MD/120      for i = 5 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 do
21-224-18:41:24.309 00 SCX_CPU1_CS_MD/121        SCX_CPU1_CS_MEM_DEF_TABLE[i].State = CS_STATE_EMPTY
21-224-18:41:24.309 00 SCX_CPU1_CS_MD/122        SCX_CPU1_CS_MEM_DEF_TABLE[i].StartAddr = 0
21-224-18:41:24.309 00 SCX_CPU1_CS_MD/123        SCX_CPU1_CS_MEM_DEF_TABLE[i].NumBytes = 0
21-224-18:41:24.309 00 SCX_CPU1_CS_MD/124      enddo
21-224-18:41:24.309 00 SCX_CPU1_CS_MD/120      for i = 5 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 do
21-224-18:41:24.309 00 SCX_CPU1_CS_MD/121        SCX_CPU1_CS_MEM_DEF_TABLE[i].State = CS_STATE_EMPTY
21-224-18:41:24.309 00 SCX_CPU1_CS_MD/122        SCX_CPU1_CS_MEM_DEF_TABLE[i].StartAddr = 0
21-224-18:41:24.309 00 SCX_CPU1_CS_MD/123        SCX_CPU1_CS_MEM_DEF_TABLE[i].NumBytes = 0
21-224-18:41:24.310 00 SCX_CPU1_CS_MD/124      enddo
21-224-18:41:24.310 00 SCX_CPU1_CS_MD/120      for i = 5 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 do
21-224-18:41:24.310 00 SCX_CPU1_CS_MD/121        SCX_CPU1_CS_MEM_DEF_TABLE[i].State = CS_STATE_EMPTY
21-224-18:41:24.310 00 SCX_CPU1_CS_MD/122        SCX_CPU1_CS_MEM_DEF_TABLE[i].StartAddr = 0
21-224-18:41:24.310 00 SCX_CPU1_CS_MD/123        SCX_CPU1_CS_MEM_DEF_TABLE[i].NumBytes = 0
21-224-18:41:24.310 00 SCX_CPU1_CS_MD/124      enddo
21-224-18:41:24.310 00 SCX_CPU1_CS_MD/120      for i = 5 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 do
21-224-18:41:24.310 00 SCX_CPU1_CS_MD/121        SCX_CPU1_CS_MEM_DEF_TABLE[i].State = CS_STATE_EMPTY
21-224-18:41:24.310 00 SCX_CPU1_CS_MD/122        SCX_CPU1_CS_MEM_DEF_TABLE[i].StartAddr = 0
21-224-18:41:24.310 00 SCX_CPU1_CS_MD/123        SCX_CPU1_CS_MEM_DEF_TABLE[i].NumBytes = 0
21-224-18:41:24.310 00 SCX_CPU1_CS_MD/124      enddo
21-224-18:41:24.310 00 SCX_CPU1_CS_MD/120      for i = 5 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 do
21-224-18:41:24.310 00 SCX_CPU1_CS_MD/121        SCX_CPU1_CS_MEM_DEF_TABLE[i].State = CS_STATE_EMPTY
21-224-18:41:24.310 00 SCX_CPU1_CS_MD/122        SCX_CPU1_CS_MEM_DEF_TABLE[i].StartAddr = 0
21-224-18:41:24.311 00 SCX_CPU1_CS_MD/123        SCX_CPU1_CS_MEM_DEF_TABLE[i].NumBytes = 0
21-224-18:41:24.311 00 SCX_CPU1_CS_MD/124      enddo
21-224-18:41:24.311 00 SCX_CPU1_CS_MD/120      for i = 5 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 do
21-224-18:41:24.311 00 SCX_CPU1_CS_MD/125      
21-224-18:41:24.311 00 SCX_CPU1_CS_MD/126      local lastEntry = CS_MAX_NUM_MEMORY_TABLE_ENTRIES - 1
21-224-18:41:24.311 00 SCX_CPU1_CS_MD/127      local endmnemonic = "SCX_CPU1_CS_MEM_DEF_TABLE[" & lastEntry & "].NumBytes"
21-224-18:41:24.311 00 SCX_CPU1_CS_MD/128      
21-224-18:41:24.311 00 SCX_CPU1_CS_MD/130      s create_tbl_file_from_cvt (hostCPU,defTblId,"User-defined Memory Definition Table Invalid Load","usrmem_def_invalid",memDefTblName,"SCX_CPU1_CS_MEM_DEF_TABLE[0].State",endmnemonic)
21-224-18:41:24.311 00     SPR-I:STS          Loading file /s/opr/accounts/cfs_test/prc/create_tbl_file_from_cvt.i
21-224-18:41:24.311 00     SPR-I:STS          Procedure CREATE_TBL_FILE_FROM_CVT started
21-224-18:41:24.312 00 CREATE_TBL_FIL/2        ;
21-224-18:41:24.312 00 CREATE_TBL_FIL/3        local logging = %liv(log_procedure)
21-224-18:41:24.312 00 CREATE_TBL_FIL/4        %liv (log_procedure) = FALSE
21-224-18:41:24.314 00     SPR-I:OPRO         **********  usrmem_def_invalid  **********
21-224-18:41:24.314 00     SPR-I:OPRO         
21-224-18:41:24.314 00     SPR-I:OPRO                Content Type: cFE1
21-224-18:41:24.314 00     SPR-I:OPRO                    Sub Type: 8
21-224-18:41:24.314 00     SPR-I:OPRO                      Length: 12
21-224-18:41:24.314 00     SPR-I:OPRO               Spacecraft Id: SCX
21-224-18:41:24.314 00     SPR-I:OPRO                Processor Id: CPU3
21-224-18:41:24.314 00     SPR-I:OPRO              Application Id: 0
21-224-18:41:24.314 00     SPR-I:OPRO            Create Time Secs: 1628793684
21-224-18:41:24.314 00     SPR-I:OPRO         Create Time Subsecs: 0
21-224-18:41:24.314 00     SPR-I:OPRO            File Description: User-defined Memory Definition T
21-224-18:41:24.314 00     SPR-I:OPRO         
21-224-18:41:24.314 00     SPR-I:OPRO         **********  CS.DefMemoryTbl  **********
21-224-18:41:24.314 00     SPR-I:OPRO         
21-224-18:41:24.315 00     SPR-I:OPRO              Start Mnemonic: SCX_CPU1_CS_MEM_DEF_TABLE[0].State
21-224-18:41:24.315 00     SPR-I:OPRO                 Byte Offset: 0
21-224-18:41:24.315 00     SPR-I:OPRO                End Mnemonic: SCX_CPU1_CS_MEM_DEF_TABLE[15].NumBytes
21-224-18:41:24.315 00     SPR-I:OPRO             Number of Bytes: 192
21-224-18:41:24.315 00     SPR-I:OPRO         
21-224-18:41:24.323 00     SPR-I:STS          Loading file /s/opr/accounts/global/prc/partial_cvt_to_file_beta.i
21-224-18:41:24.323 00     SPR-I:STS          Procedure PARTIAL_CVT_TO_FILE_BETA started
21-224-18:41:24.323 00     SPR-I:OPRO         The unix command is cd /s/opr/accounts/cfs_test/image;cvt2file  -s 116 -e 307 P0FAD cs.defmemorytbl
21-224-18:41:24.329 00     SPR-I:STS          Procedure PARTIAL_CVT_TO_FILE_BETA completed
21-224-18:41:24.329 00     SPR-I:OPRO         cd /s/opr/accounts/cfs_test/image;cat usrmem_def_invalid.tmp cs.defmemorytbl > usrmem_def_invalid
21-224-18:41:24.333 00     SPR-I:OPRO         cd /s/opr/accounts/cfs_test/image;rm cs.defmemorytbl usrmem_def_invalid.tmp
21-224-18:41:24.337 00 CREATE_TBL_FIL/128      
21-224-18:41:24.338 00 CREATE_TBL_FIL/129      ENDPROC
21-224-18:41:24.338 00     SPR-I:STS          Procedure CREATE_TBL_FILE_FROM_CVT completed
21-224-18:41:24.338 00 SCX_CPU1_CS_MD/131      
21-224-18:41:24.338 00 SCX_CPU1_CS_MD/133      SCX_CPU1_CS_MEM_DEF_TABLE[2].StartAddr = SCX_CPU1_TST_CS_StartAddr[eepromEntry]
21-224-18:41:24.338 00 SCX_CPU1_CS_MD/134      
21-224-18:41:24.338 00 SCX_CPU1_CS_MD/136      s create_tbl_file_from_cvt (hostCPU,defTblId,"User-defined Memory Definition Table Invalid Load","usrmem_def_invalid2",memDefTblName,"SCX_CPU1_CS_MEM_DEF_TABLE[0].State",endmnemonic)
21-224-18:41:24.338 00     SPR-I:STS          Loading file /s/opr/accounts/cfs_test/prc/create_tbl_file_from_cvt.i
21-224-18:41:24.338 00     SPR-I:STS          Procedure CREATE_TBL_FILE_FROM_CVT started
21-224-18:41:24.338 00 CREATE_TBL_FIL/2        ;
21-224-18:41:24.338 00 CREATE_TBL_FIL/3        local logging = %liv(log_procedure)
21-224-18:41:24.339 00 CREATE_TBL_FIL/4        %liv (log_procedure) = FALSE
21-224-18:41:24.340 00     SPR-I:OPRO         **********  usrmem_def_invalid2  **********
21-224-18:41:24.340 00     SPR-I:OPRO         
21-224-18:41:24.341 00     SPR-I:OPRO                Content Type: cFE1
21-224-18:41:24.341 00     SPR-I:OPRO                    Sub Type: 8
21-224-18:41:24.341 00     SPR-I:OPRO                      Length: 12
21-224-18:41:24.341 00     SPR-I:OPRO               Spacecraft Id: SCX
21-224-18:41:24.341 00     SPR-I:OPRO                Processor Id: CPU3
21-224-18:41:24.341 00     SPR-I:OPRO              Application Id: 0
21-224-18:41:24.341 00     SPR-I:OPRO            Create Time Secs: 1628793684
21-224-18:41:24.341 00     SPR-I:OPRO         Create Time Subsecs: 0
21-224-18:41:24.341 00     SPR-I:OPRO            File Description: User-defined Memory Definition T
21-224-18:41:24.341 00     SPR-I:OPRO         
21-224-18:41:24.341 00     SPR-I:OPRO         **********  CS.DefMemoryTbl  **********
21-224-18:41:24.341 00     SPR-I:OPRO         
21-224-18:41:24.341 00     SPR-I:OPRO              Start Mnemonic: SCX_CPU1_CS_MEM_DEF_TABLE[0].State
21-224-18:41:24.341 00     SPR-I:OPRO                 Byte Offset: 0
21-224-18:41:24.341 00     SPR-I:OPRO                End Mnemonic: SCX_CPU1_CS_MEM_DEF_TABLE[15].NumBytes
21-224-18:41:24.341 00     SPR-I:OPRO             Number of Bytes: 192
21-224-18:41:24.341 00     SPR-I:OPRO         
21-224-18:41:24.347 00     SPR-I:STS          Loading file /s/opr/accounts/global/prc/partial_cvt_to_file_beta.i
21-224-18:41:24.347 00     SPR-I:STS          Procedure PARTIAL_CVT_TO_FILE_BETA started
21-224-18:41:24.348 00     SPR-I:OPRO         The unix command is cd /s/opr/accounts/cfs_test/image;cvt2file  -s 116 -e 307 P0FAD cs.defmemorytbl
21-224-18:41:24.355 00     SPR-I:STS          Procedure PARTIAL_CVT_TO_FILE_BETA completed
21-224-18:41:24.355 00     SPR-I:OPRO         cd /s/opr/accounts/cfs_test/image;cat usrmem_def_invalid2.tmp cs.defmemorytbl > usrmem_def_invalid2
21-224-18:41:24.359 00     SPR-I:OPRO         cd /s/opr/accounts/cfs_test/image;rm cs.defmemorytbl usrmem_def_invalid2.tmp
21-224-18:41:24.365 00 CREATE_TBL_FIL/128      
21-224-18:41:24.365 00 CREATE_TBL_FIL/129      ENDPROC
21-224-18:41:24.365 00     SPR-I:STS          Procedure CREATE_TBL_FILE_FROM_CVT completed
21-224-18:41:24.365 00 SCX_CPU1_CS_MD/137      wait 5
21-224-18:41:24.365 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-224-18:41:29.369 00 SCX_CPU1_CS_MD/138      
21-224-18:41:29.369 00 SCX_CPU1_CS_MD/140      SCX_CPU1_CS_MEM_DEF_TABLE[0].State = 4
21-224-18:41:29.369 00 SCX_CPU1_CS_MD/141      SCX_CPU1_CS_MEM_DEF_TABLE[0].StartAddr = SCX_CPU1_TST_CS_StartAddr[eepromEntry]
21-224-18:41:29.370 00 SCX_CPU1_CS_MD/142      SCX_CPU1_CS_MEM_DEF_TABLE[0].NumBytes = 16
21-224-18:41:29.370 00 SCX_CPU1_CS_MD/143      
21-224-18:41:29.370 00 SCX_CPU1_CS_MD/145      for i = 1 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 do
21-224-18:41:29.370 00 SCX_CPU1_CS_MD/146        SCX_CPU1_CS_MEM_DEF_TABLE[i].State = CS_STATE_EMPTY
21-224-18:41:29.370 00 SCX_CPU1_CS_MD/147        SCX_CPU1_CS_MEM_DEF_TABLE[i].StartAddr = 0
21-224-18:41:29.371 00 SCX_CPU1_CS_MD/148        SCX_CPU1_CS_MEM_DEF_TABLE[i].NumBytes = 0
21-224-18:41:29.371 00 SCX_CPU1_CS_MD/149      enddo
21-224-18:41:29.371 00 SCX_CPU1_CS_MD/145      for i = 1 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 do
21-224-18:41:29.371 00 SCX_CPU1_CS_MD/146        SCX_CPU1_CS_MEM_DEF_TABLE[i].State = CS_STATE_EMPTY
21-224-18:41:29.372 00 SCX_CPU1_CS_MD/147        SCX_CPU1_CS_MEM_DEF_TABLE[i].StartAddr = 0
21-224-18:41:29.372 00 SCX_CPU1_CS_MD/148        SCX_CPU1_CS_MEM_DEF_TABLE[i].NumBytes = 0
21-224-18:41:29.372 00 SCX_CPU1_CS_MD/149      enddo
21-224-18:41:29.372 00 SCX_CPU1_CS_MD/145      for i = 1 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 do
21-224-18:41:29.373 00 SCX_CPU1_CS_MD/146        SCX_CPU1_CS_MEM_DEF_TABLE[i].State = CS_STATE_EMPTY
21-224-18:41:29.373 00 SCX_CPU1_CS_MD/147        SCX_CPU1_CS_MEM_DEF_TABLE[i].StartAddr = 0
21-224-18:41:29.373 00 SCX_CPU1_CS_MD/148        SCX_CPU1_CS_MEM_DEF_TABLE[i].NumBytes = 0
21-224-18:41:29.374 00 SCX_CPU1_CS_MD/149      enddo
21-224-18:41:29.374 00 SCX_CPU1_CS_MD/145      for i = 1 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 do
21-224-18:41:29.374 00 SCX_CPU1_CS_MD/146        SCX_CPU1_CS_MEM_DEF_TABLE[i].State = CS_STATE_EMPTY
21-224-18:41:29.374 00 SCX_CPU1_CS_MD/147        SCX_CPU1_CS_MEM_DEF_TABLE[i].StartAddr = 0
21-224-18:41:29.375 00 SCX_CPU1_CS_MD/148        SCX_CPU1_CS_MEM_DEF_TABLE[i].NumBytes = 0
21-224-18:41:29.375 00 SCX_CPU1_CS_MD/149      enddo
21-224-18:41:29.375 00 SCX_CPU1_CS_MD/145      for i = 1 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 do
21-224-18:41:29.376 00 SCX_CPU1_CS_MD/146        SCX_CPU1_CS_MEM_DEF_TABLE[i].State = CS_STATE_EMPTY
21-224-18:41:29.376 00 SCX_CPU1_CS_MD/147        SCX_CPU1_CS_MEM_DEF_TABLE[i].StartAddr = 0
21-224-18:41:29.376 00 SCX_CPU1_CS_MD/148        SCX_CPU1_CS_MEM_DEF_TABLE[i].NumBytes = 0
21-224-18:41:29.377 00 SCX_CPU1_CS_MD/149      enddo
21-224-18:41:29.377 00 SCX_CPU1_CS_MD/145      for i = 1 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 do
21-224-18:41:29.377 00 SCX_CPU1_CS_MD/146        SCX_CPU1_CS_MEM_DEF_TABLE[i].State = CS_STATE_EMPTY
21-224-18:41:29.377 00 SCX_CPU1_CS_MD/147        SCX_CPU1_CS_MEM_DEF_TABLE[i].StartAddr = 0
21-224-18:41:29.378 00 SCX_CPU1_CS_MD/148        SCX_CPU1_CS_MEM_DEF_TABLE[i].NumBytes = 0
21-224-18:41:29.378 00 SCX_CPU1_CS_MD/149      enddo
21-224-18:41:29.378 00 SCX_CPU1_CS_MD/145      for i = 1 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 do
21-224-18:41:29.379 00 SCX_CPU1_CS_MD/146        SCX_CPU1_CS_MEM_DEF_TABLE[i].State = CS_STATE_EMPTY
21-224-18:41:29.379 00 SCX_CPU1_CS_MD/147        SCX_CPU1_CS_MEM_DEF_TABLE[i].StartAddr = 0
21-224-18:41:29.380 00 SCX_CPU1_CS_MD/148        SCX_CPU1_CS_MEM_DEF_TABLE[i].NumBytes = 0
21-224-18:41:29.380 00 SCX_CPU1_CS_MD/149      enddo
21-224-18:41:29.380 00 SCX_CPU1_CS_MD/145      for i = 1 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 do
21-224-18:41:29.381 00 SCX_CPU1_CS_MD/146        SCX_CPU1_CS_MEM_DEF_TABLE[i].State = CS_STATE_EMPTY
21-224-18:41:29.381 00 SCX_CPU1_CS_MD/147        SCX_CPU1_CS_MEM_DEF_TABLE[i].StartAddr = 0
21-224-18:41:29.381 00 SCX_CPU1_CS_MD/148        SCX_CPU1_CS_MEM_DEF_TABLE[i].NumBytes = 0
21-224-18:41:29.381 00 SCX_CPU1_CS_MD/149      enddo
21-224-18:41:29.381 00 SCX_CPU1_CS_MD/145      for i = 1 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 do
21-224-18:41:29.381 00 SCX_CPU1_CS_MD/146        SCX_CPU1_CS_MEM_DEF_TABLE[i].State = CS_STATE_EMPTY
21-224-18:41:29.381 00 SCX_CPU1_CS_MD/147        SCX_CPU1_CS_MEM_DEF_TABLE[i].StartAddr = 0
21-224-18:41:29.381 00 SCX_CPU1_CS_MD/148        SCX_CPU1_CS_MEM_DEF_TABLE[i].NumBytes = 0
21-224-18:41:29.381 00 SCX_CPU1_CS_MD/149      enddo
21-224-18:41:29.381 00 SCX_CPU1_CS_MD/145      for i = 1 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 do
21-224-18:41:29.381 00 SCX_CPU1_CS_MD/146        SCX_CPU1_CS_MEM_DEF_TABLE[i].State = CS_STATE_EMPTY
21-224-18:41:29.381 00 SCX_CPU1_CS_MD/147        SCX_CPU1_CS_MEM_DEF_TABLE[i].StartAddr = 0
21-224-18:41:29.381 00 SCX_CPU1_CS_MD/148        SCX_CPU1_CS_MEM_DEF_TABLE[i].NumBytes = 0
21-224-18:41:29.381 00 SCX_CPU1_CS_MD/149      enddo
21-224-18:41:29.382 00 SCX_CPU1_CS_MD/145      for i = 1 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 do
21-224-18:41:29.382 00 SCX_CPU1_CS_MD/146        SCX_CPU1_CS_MEM_DEF_TABLE[i].State = CS_STATE_EMPTY
21-224-18:41:29.382 00 SCX_CPU1_CS_MD/147        SCX_CPU1_CS_MEM_DEF_TABLE[i].StartAddr = 0
21-224-18:41:29.382 00 SCX_CPU1_CS_MD/148        SCX_CPU1_CS_MEM_DEF_TABLE[i].NumBytes = 0
21-224-18:41:29.382 00 SCX_CPU1_CS_MD/149      enddo
21-224-18:41:29.382 00 SCX_CPU1_CS_MD/145      for i = 1 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 do
21-224-18:41:29.382 00 SCX_CPU1_CS_MD/146        SCX_CPU1_CS_MEM_DEF_TABLE[i].State = CS_STATE_EMPTY
21-224-18:41:29.382 00 SCX_CPU1_CS_MD/147        SCX_CPU1_CS_MEM_DEF_TABLE[i].StartAddr = 0
21-224-18:41:29.382 00 SCX_CPU1_CS_MD/148        SCX_CPU1_CS_MEM_DEF_TABLE[i].NumBytes = 0
21-224-18:41:29.382 00 SCX_CPU1_CS_MD/149      enddo
21-224-18:41:29.382 00 SCX_CPU1_CS_MD/145      for i = 1 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 do
21-224-18:41:29.382 00 SCX_CPU1_CS_MD/146        SCX_CPU1_CS_MEM_DEF_TABLE[i].State = CS_STATE_EMPTY
21-224-18:41:29.382 00 SCX_CPU1_CS_MD/147        SCX_CPU1_CS_MEM_DEF_TABLE[i].StartAddr = 0
21-224-18:41:29.382 00 SCX_CPU1_CS_MD/148        SCX_CPU1_CS_MEM_DEF_TABLE[i].NumBytes = 0
21-224-18:41:29.382 00 SCX_CPU1_CS_MD/149      enddo
21-224-18:41:29.382 00 SCX_CPU1_CS_MD/145      for i = 1 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 do
21-224-18:41:29.383 00 SCX_CPU1_CS_MD/146        SCX_CPU1_CS_MEM_DEF_TABLE[i].State = CS_STATE_EMPTY
21-224-18:41:29.383 00 SCX_CPU1_CS_MD/147        SCX_CPU1_CS_MEM_DEF_TABLE[i].StartAddr = 0
21-224-18:41:29.383 00 SCX_CPU1_CS_MD/148        SCX_CPU1_CS_MEM_DEF_TABLE[i].NumBytes = 0
21-224-18:41:29.383 00 SCX_CPU1_CS_MD/149      enddo
21-224-18:41:29.383 00 SCX_CPU1_CS_MD/145      for i = 1 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 do
21-224-18:41:29.383 00 SCX_CPU1_CS_MD/146        SCX_CPU1_CS_MEM_DEF_TABLE[i].State = CS_STATE_EMPTY
21-224-18:41:29.383 00 SCX_CPU1_CS_MD/147        SCX_CPU1_CS_MEM_DEF_TABLE[i].StartAddr = 0
21-224-18:41:29.383 00 SCX_CPU1_CS_MD/148        SCX_CPU1_CS_MEM_DEF_TABLE[i].NumBytes = 0
21-224-18:41:29.383 00 SCX_CPU1_CS_MD/149      enddo
21-224-18:41:29.383 00 SCX_CPU1_CS_MD/145      for i = 1 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 do
21-224-18:41:29.383 00 SCX_CPU1_CS_MD/150      
21-224-18:41:29.383 00 SCX_CPU1_CS_MD/151      s create_tbl_file_from_cvt (hostCPU,defTblId,"User-defined Memory Definition Table Invalid Load","usrmem_def_invalid3",memDefTblName,"SCX_CPU1_CS_MEM_DEF_TABLE[0].State",endmnemonic)
21-224-18:41:29.383 00     SPR-I:STS          Loading file /s/opr/accounts/cfs_test/prc/create_tbl_file_from_cvt.i
21-224-18:41:29.384 00     SPR-I:STS          Procedure CREATE_TBL_FILE_FROM_CVT started
21-224-18:41:29.384 00 CREATE_TBL_FIL/2        ;
21-224-18:41:29.384 00 CREATE_TBL_FIL/3        local logging = %liv(log_procedure)
21-224-18:41:29.384 00 CREATE_TBL_FIL/4        %liv (log_procedure) = FALSE
21-224-18:41:29.386 00     SPR-I:OPRO         **********  usrmem_def_invalid3  **********
21-224-18:41:29.386 00     SPR-I:OPRO         
21-224-18:41:29.386 00     SPR-I:OPRO                Content Type: cFE1
21-224-18:41:29.386 00     SPR-I:OPRO                    Sub Type: 8
21-224-18:41:29.386 00     SPR-I:OPRO                      Length: 12
21-224-18:41:29.386 00     SPR-I:OPRO               Spacecraft Id: SCX
21-224-18:41:29.386 00     SPR-I:OPRO                Processor Id: CPU3
21-224-18:41:29.386 00     SPR-I:OPRO              Application Id: 0
21-224-18:41:29.386 00     SPR-I:OPRO            Create Time Secs: 1628793689
21-224-18:41:29.386 00     SPR-I:OPRO         Create Time Subsecs: 0
21-224-18:41:29.386 00     SPR-I:OPRO            File Description: User-defined Memory Definition T
21-224-18:41:29.386 00     SPR-I:OPRO         
21-224-18:41:29.386 00     SPR-I:OPRO         **********  CS.DefMemoryTbl  **********
21-224-18:41:29.387 00     SPR-I:OPRO         
21-224-18:41:29.387 00     SPR-I:OPRO              Start Mnemonic: SCX_CPU1_CS_MEM_DEF_TABLE[0].State
21-224-18:41:29.387 00     SPR-I:OPRO                 Byte Offset: 0
21-224-18:41:29.387 00     SPR-I:OPRO                End Mnemonic: SCX_CPU1_CS_MEM_DEF_TABLE[15].NumBytes
21-224-18:41:29.387 00     SPR-I:OPRO             Number of Bytes: 192
21-224-18:41:29.387 00     SPR-I:OPRO         
21-224-18:41:29.394 00     SPR-I:STS          Loading file /s/opr/accounts/global/prc/partial_cvt_to_file_beta.i
21-224-18:41:29.394 00     SPR-I:STS          Procedure PARTIAL_CVT_TO_FILE_BETA started
21-224-18:41:29.394 00     SPR-I:OPRO         The unix command is cd /s/opr/accounts/cfs_test/image;cvt2file  -s 116 -e 307 P0FAD cs.defmemorytbl
21-224-18:41:29.402 00     SPR-I:STS          Procedure PARTIAL_CVT_TO_FILE_BETA completed
21-224-18:41:29.402 00     SPR-I:OPRO         cd /s/opr/accounts/cfs_test/image;cat usrmem_def_invalid3.tmp cs.defmemorytbl > usrmem_def_invalid3
21-224-18:41:29.407 00     SPR-I:OPRO         cd /s/opr/accounts/cfs_test/image;rm cs.defmemorytbl usrmem_def_invalid3.tmp
21-224-18:41:29.410 00 CREATE_TBL_FIL/128      
21-224-18:41:29.410 00 CREATE_TBL_FIL/129      ENDPROC
21-224-18:41:29.410 00     SPR-I:STS          Procedure CREATE_TBL_FILE_FROM_CVT completed
21-224-18:41:29.410 00 SCX_CPU1_CS_MD/152      wait 5
21-224-18:41:29.410 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-224-18:41:34.414 00 SCX_CPU1_CS_MD/153      
21-224-18:41:34.415 00 SCX_CPU1_CS_MD/154      write ";*********************************************************************"
21-224-18:41:34.415 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:41:34.415 00 SCX_CPU1_CS_MD/155      write ";  End procedure scx_cpu1_cs_mdt2                              "
21-224-18:41:34.415 00     SPR-I:OPRO         ;  End procedure scx_cpu1_cs_mdt2                              
21-224-18:41:34.415 00 SCX_CPU1_CS_MD/156      write ";*********************************************************************"
21-224-18:41:34.415 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:41:34.415 00 SCX_CPU1_CS_MD/157      ENDPROC
21-224-18:41:34.415 00     SPR-I:STS          Procedure SCX_CPU1_CS_MDT2 completed
21-224-18:41:34.419 00 SCX_CPU1_CS_US/3396     wait 5
21-224-18:41:34.419 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-224-18:41:39.423 00 SCX_CPU1_CS_US/3397     
21-224-18:41:39.423 00 SCX_CPU1_CS_US/3398     write ";*********************************************************************"
21-224-18:41:39.423 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:41:39.424 00 SCX_CPU1_CS_US/3399     write ";  Step 5.8: Load the invalid files created above one at a time to "
21-224-18:41:39.424 00     SPR-I:OPRO         ;  Step 5.8: Load the invalid files created above one at a time to 
21-224-18:41:39.424 00 SCX_CPU1_CS_US/3400     write ";  generate the appropriate error event messages. "
21-224-18:41:39.424 00     SPR-I:OPRO         ;  generate the appropriate error event messages. 
21-224-18:41:39.424 00 SCX_CPU1_CS_US/3401     write ";*********************************************************************"
21-224-18:41:39.424 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:41:39.424 00 SCX_CPU1_CS_US/3402     write ";  Step 5.8.1: Send the command to load the invalid file."
21-224-18:41:39.424 00     SPR-I:OPRO         ;  Step 5.8.1: Send the command to load the invalid file.
21-224-18:41:39.424 00 SCX_CPU1_CS_US/3403     write ";*********************************************************************"
21-224-18:41:39.424 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:41:39.425 00 SCX_CPU1_CS_US/3404     cmdCtr = SCX_CPU1_TBL_CMDPC + 1
21-224-18:41:39.425 00 SCX_CPU1_CS_US/3405     
21-224-18:41:39.425 00 SCX_CPU1_CS_US/3406     start load_table ("usrmem_def_invalid", hostCPU)
21-224-18:41:39.425 00     SPR-I:STS          Loading file /s/opr/accounts/cfs_test/prc/load_table.i
21-224-18:41:39.427 00     SPR-I:STS          Procedure LOAD_TABLE started
21-224-18:41:39.427 00     LOAD_TABLE/2        ;
21-224-18:41:39.427 00     LOAD_TABLE/3        local logging = %liv (log_procedure)
21-224-18:41:39.428 00     LOAD_TABLE/4        %liv (log_procedure) = FALSE
21-224-18:41:39.430 00     SPR-I:OPRO         Table Filename: usrmem_def_invalid
21-224-18:41:39.431 00     SPR-I:OPRO         The perl command is: perl /s/opr/accounts/global/tools/table_ftp.pl 192.168.1.8 usrmem_def_invalid RAM:0 3
21-224-18:41:39.432 00     SPR-I:OPRO         
21-224-18:41:39.573 00     SPR-I:OPRO         Return code from ftp_file.pl: 0
21-224-18:41:39.573 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-224-18:41:44.577 00     SPR-I:OPRO         
21-224-18:41:44.578 00     SPR-I:OPRO         Sending Command: /SCX_CPU1_TBL_LOAD LFILENAME="/ram/usrmem_def_invalid"
21-224-18:41:44.594 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-224-18:41:45.217 00    TLMH-I:STS          58-012-14:29:06.501 INFO CPU=CPU1 APPNAME=CFE_TBL EVENT ID=12 Successful load of '/ram/usrmem_def_invalid' into 'CS.DefMemoryTbl' working buffer
21-224-18:41:47.598 00     SPR-I:STTE         WAIT UNTIL completed
21-224-18:41:47.600 00     LOAD_TABLE/195      
21-224-18:41:47.600 00     LOAD_TABLE/196      ENDPROC
21-224-18:41:47.600 00     SPR-I:STS          Procedure LOAD_TABLE completed
21-224-18:41:47.603 00 SCX_CPU1_CS_US/3407     
21-224-18:41:47.604 00 SCX_CPU1_CS_US/3408     ut_tlmwait SCX_CPU1_TBL_CMDPC, {cmdCtr}
21-224-18:41:47.622 00     SPR-I:STTE         WAIT UNTIL completed
21-224-18:41:47.624 00 SCX_CPU1_CS_US/3409     if (UT_TW_Status = UT_Success) then
21-224-18:41:47.624 00 SCX_CPU1_CS_US/3410       write "<*> Passed - Load command sent successfully."
21-224-18:41:47.624 00     SPR-I:OPRO         <*> Passed - Load command sent successfully.
21-224-18:41:47.624 00 SCX_CPU1_CS_US/3413     endif
21-224-18:41:47.624 00 SCX_CPU1_CS_US/3414     
21-224-18:41:47.624 00 SCX_CPU1_CS_US/3415     wait 5
21-224-18:41:47.625 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-224-18:41:52.628 00 SCX_CPU1_CS_US/3416     
21-224-18:41:52.629 00 SCX_CPU1_CS_US/3417     write ";*********************************************************************"
21-224-18:41:52.629 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:41:52.629 00 SCX_CPU1_CS_US/3418     write ";  Step 5.8.2: Send the command to validate the file loaded above. "
21-224-18:41:52.629 00     SPR-I:OPRO         ;  Step 5.8.2: Send the command to validate the file loaded above. 
21-224-18:41:52.629 00 SCX_CPU1_CS_US/3419     write ";*********************************************************************"
21-224-18:41:52.629 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:41:52.629 00 SCX_CPU1_CS_US/3420     ut_setupevents "SCX","CPU1","CFE_TBL",CFE_TBL_VAL_REQ_MADE_INF_EID,"DEBUG", 1
21-224-18:41:52.635 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:41:52.635 00     SPR-I:OPRO         ; Setup event 1 with CFE_TBL DEBUG 16
21-224-18:41:52.635 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:41:52.637 00 SCX_CPU1_CS_US/3421     ut_setupevents "SCX","CPU1","CFE_TBL",CFE_TBL_VALIDATION_ERR_EID, "ERROR", 2
21-224-18:41:52.643 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:41:52.644 00     SPR-I:OPRO         ; Setup event 2 with CFE_TBL ERROR 96
21-224-18:41:52.644 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:41:52.646 00 SCX_CPU1_CS_US/3422     ut_setupevents "SCX","CPU1",{CSAppName},CS_VAL_MEMORY_RANGE_ERR_EID, "ERROR", 3
21-224-18:41:52.652 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:41:52.652 00     SPR-I:OPRO         ; Setup event 3 with CS ERROR 104
21-224-18:41:52.652 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:41:52.654 00 SCX_CPU1_CS_US/3423     ut_setupevents "SCX","CPU1",{CSAppName},CS_VAL_MEMORY_INF_EID, "INFO", 4
21-224-18:41:52.666 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:41:52.666 00     SPR-I:OPRO         ; Setup event 4 with CS INFO 143
21-224-18:41:52.666 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:41:52.667 00 SCX_CPU1_CS_US/3424     
21-224-18:41:52.667 00 SCX_CPU1_CS_US/3425     cmdCtr = SCX_CPU1_TBL_CMDPC + 1
21-224-18:41:52.667 00 SCX_CPU1_CS_US/3426     
21-224-18:41:52.693 00 SCX_CPU1_CS_US/3427     /SCX_CPU1_TBL_VALIDATE INACTIVE VTABLENAME=memDefTblName
21-224-18:41:52.705 00 SCX_CPU1_CS_US/3428     
21-224-18:41:52.705 00 SCX_CPU1_CS_US/3429     ut_tlmwait SCX_CPU1_TBL_CMDPC, {cmdCtr}
21-224-18:41:52.708 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-224-18:41:53.219 00    TLMH-I:STS          58-012-14:29:14.500 DEBUG CPU=CPU1 APPNAME=CFE_TBL EVENT ID=16 Tbl Services issued validation request for 'CS.DefMemoryTbl'
21-224-18:41:54.722 00    TLMH-I:STS          58-012-14:29:16.004 ERROR CPU=CPU1 APPNAME=CS EVENT ID=103 Memory Table Validate: Illegal State Field (0x0004) found in Entry ID 4
21-224-18:41:54.723 00    TLMH-I:STS          58-012-14:29:16.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=143 CS Memory Table verification results: good = 4, bad = 1, unused = 11
21-224-18:41:54.723 00    TLMH-I:STS          58-012-14:29:16.004 ERROR CPU=CPU1 APPNAME=CFE_TBL EVENT ID=96 CS validation failed for Inactive 'CS.DefMemoryTbl', Status=0xFFFFFFFD
21-224-18:41:55.711 00     SPR-I:STTE         WAIT UNTIL completed
21-224-18:41:55.714 00 SCX_CPU1_CS_US/3430     if (UT_TW_Status = UT_Success) then
21-224-18:41:55.714 00 SCX_CPU1_CS_US/3431       write "<*> Passed - User-defined Memory Definition Table validate command sent."
21-224-18:41:55.714 00     SPR-I:OPRO         <*> Passed - User-defined Memory Definition Table validate command sent.
21-224-18:41:55.714 00 SCX_CPU1_CS_US/3432       if (SCX_CPU1_find_event[1].num_found_messages = 1) then
21-224-18:41:55.714 00 SCX_CPU1_CS_US/3433         write "<*> Passed - Event Msg ",SCX_CPU1_find_event[1].eventid," Found!"
21-224-18:41:55.715 00     SPR-I:OPRO         <*> Passed - Event Msg 16 Found!
21-224-18:41:55.715 00 SCX_CPU1_CS_US/3436       endif
21-224-18:41:55.715 00 SCX_CPU1_CS_US/3439     endif
21-224-18:41:55.715 00 SCX_CPU1_CS_US/3440     
21-224-18:41:55.715 00 SCX_CPU1_CS_US/3441     ut_tlmwait SCX_CPU1_find_event[2].num_found_messages, 1
21-224-18:41:55.729 00     SPR-I:STTE         WAIT UNTIL completed
21-224-18:41:55.732 00 SCX_CPU1_CS_US/3442     if (UT_TW_Status = UT_Success) then
21-224-18:41:55.732 00 SCX_CPU1_CS_US/3443       write "<*> Passed - User-defined Memory Definition Table validation failed as expected."
21-224-18:41:55.732 00     SPR-I:OPRO         <*> Passed - User-defined Memory Definition Table validation failed as expected.
21-224-18:41:55.732 00 SCX_CPU1_CS_US/3444       write "<*> Passed - Event Msg ",SCX_CPU1_find_event[2].eventid," Found!"
21-224-18:41:55.733 00     SPR-I:OPRO         <*> Passed - Event Msg 96 Found!
21-224-18:41:55.733 00 SCX_CPU1_CS_US/3447     endif
21-224-18:41:55.733 00 SCX_CPU1_CS_US/3448     
21-224-18:41:55.733 00 SCX_CPU1_CS_US/3449     if (SCX_CPU1_find_event[3].num_found_messages = 1) then
21-224-18:41:55.765 00 SCX_CPU1_CS_US/3452     else
21-224-18:41:55.765 00 SCX_CPU1_CS_US/3453       write "<!> Failed (6000.2) - Invalid Memory Range Error was not generated."
21-224-18:41:55.765 00     SPR-I:OPRO         <!> Failed (6000.2) - Invalid Memory Range Error was not generated.
21-224-18:41:55.765 00 SCX_CPU1_CS_US/3454       ut_setrequirements CS_60002, "F"
21-224-18:41:55.767 00 SCX_CPU1_CS_US/3455     endif
21-224-18:41:55.767 00 SCX_CPU1_CS_US/3456     
21-224-18:41:55.767 00 SCX_CPU1_CS_US/3457     if (SCX_CPU1_find_event[4].num_found_messages = 1) then
21-224-18:41:55.767 00 SCX_CPU1_CS_US/3458       write "<*> Passed - Memory Table verification results message rcv'd."
21-224-18:41:55.767 00     SPR-I:OPRO         <*> Passed - Memory Table verification results message rcv'd.
21-224-18:41:55.767 00 SCX_CPU1_CS_US/3461     endif
21-224-18:41:55.767 00 SCX_CPU1_CS_US/3462     
21-224-18:41:55.767 00 SCX_CPU1_CS_US/3463     write ";*********************************************************************"
21-224-18:41:55.767 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:41:55.767 00 SCX_CPU1_CS_US/3464     write ";  Step 5.8.3: Send the command to abort the invalid load.             "
21-224-18:41:55.767 00     SPR-I:OPRO         ;  Step 5.8.3: Send the command to abort the invalid load.             
21-224-18:41:55.767 00 SCX_CPU1_CS_US/3465     write ";*********************************************************************"
21-224-18:41:55.767 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:41:55.767 00 SCX_CPU1_CS_US/3466     ut_setupevents "SCX", "CPU1", "CFE_TBL", CFE_TBL_LOAD_ABORT_INF_EID, "INFO", 1
21-224-18:41:55.769 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:41:55.769 00     SPR-I:OPRO         ; Setup event 1 with CFE_TBL INFO 21
21-224-18:41:55.769 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:41:55.770 00 SCX_CPU1_CS_US/3467     
21-224-18:41:55.770 00 SCX_CPU1_CS_US/3468     cmdCtr = SCX_CPU1_TBL_CMDPC + 1
21-224-18:41:55.780 00 SCX_CPU1_CS_US/3469     
21-224-18:41:55.780 00 SCX_CPU1_CS_US/3470     /SCX_CPU1_TBL_LOADABORT ABTABLENAME=memDefTblName
21-224-18:41:55.792 00 SCX_CPU1_CS_US/3471     
21-224-18:41:55.792 00 SCX_CPU1_CS_US/3472     ut_tlmwait SCX_CPU1_TBL_CMDPC, {cmdCtr}
21-224-18:41:55.794 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-224-18:41:56.218 00    TLMH-I:STS          58-012-14:29:17.500 INFO CPU=CPU1 APPNAME=CFE_TBL EVENT ID=21 Table Load Aborted for 'CS.DefMemoryTbl'
21-224-18:41:58.798 00     SPR-I:STTE         WAIT UNTIL completed
21-224-18:41:58.801 00 SCX_CPU1_CS_US/3473     if (UT_TW_Status = UT_Success) then
21-224-18:41:58.801 00 SCX_CPU1_CS_US/3474       write "<*> Passed - Load abort command sent successfully."
21-224-18:41:58.801 00     SPR-I:OPRO         <*> Passed - Load abort command sent successfully.
21-224-18:41:58.801 00 SCX_CPU1_CS_US/3477     endif
21-224-18:41:58.801 00 SCX_CPU1_CS_US/3478     
21-224-18:41:58.802 00 SCX_CPU1_CS_US/3480     ut_tlmwait SCX_CPU1_find_event[1].num_found_messages, 1
21-224-18:41:58.814 00     SPR-I:STTE         WAIT UNTIL completed
21-224-18:41:58.817 00 SCX_CPU1_CS_US/3481     if (UT_TW_Status = UT_Success) then
21-224-18:41:58.817 00 SCX_CPU1_CS_US/3482       write "<*> Passed - Event Msg ",SCX_CPU1_find_event[1].eventid," Found!"
21-224-18:41:58.817 00     SPR-I:OPRO         <*> Passed - Event Msg 21 Found!
21-224-18:41:58.817 00 SCX_CPU1_CS_US/3485     endif
21-224-18:41:58.817 00 SCX_CPU1_CS_US/3486     
21-224-18:41:58.817 00 SCX_CPU1_CS_US/3487     wait 5
21-224-18:41:58.817 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-224-18:42:03.821 00 SCX_CPU1_CS_US/3488     
21-224-18:42:03.821 00 SCX_CPU1_CS_US/3489     write ";*********************************************************************"
21-224-18:42:03.822 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:42:03.822 00 SCX_CPU1_CS_US/3490     write ";  Step 5.8.4: Send the command to load the second invalid file."
21-224-18:42:03.822 00     SPR-I:OPRO         ;  Step 5.8.4: Send the command to load the second invalid file.
21-224-18:42:03.822 00 SCX_CPU1_CS_US/3491     write ";*********************************************************************"
21-224-18:42:03.822 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:42:03.822 00 SCX_CPU1_CS_US/3492     cmdCtr = SCX_CPU1_TBL_CMDPC + 1
21-224-18:42:03.823 00 SCX_CPU1_CS_US/3493     
21-224-18:42:03.823 00 SCX_CPU1_CS_US/3494     start load_table ("usrmem_def_invalid2", hostCPU)
21-224-18:42:03.823 00     SPR-I:STS          Loading file /s/opr/accounts/cfs_test/prc/load_table.i
21-224-18:42:03.825 00     SPR-I:STS          Procedure LOAD_TABLE started
21-224-18:42:03.826 00     LOAD_TABLE/2        ;
21-224-18:42:03.826 00     LOAD_TABLE/3        local logging = %liv (log_procedure)
21-224-18:42:03.826 00     LOAD_TABLE/4        %liv (log_procedure) = FALSE
21-224-18:42:03.828 00     SPR-I:OPRO         Table Filename: usrmem_def_invalid2
21-224-18:42:03.829 00     SPR-I:OPRO         The perl command is: perl /s/opr/accounts/global/tools/table_ftp.pl 192.168.1.8 usrmem_def_invalid2 RAM:0 3
21-224-18:42:03.829 00     SPR-I:OPRO         
21-224-18:42:03.960 00     SPR-I:OPRO         Return code from ftp_file.pl: 0
21-224-18:42:03.960 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-224-18:42:08.964 00     SPR-I:OPRO         
21-224-18:42:08.967 00     SPR-I:OPRO         Sending Command: /SCX_CPU1_TBL_LOAD LFILENAME="/ram/usrmem_def_invalid2"
21-224-18:42:08.997 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-224-18:42:09.718 00    TLMH-I:STS          58-012-14:29:31.001 INFO CPU=CPU1 APPNAME=CFE_TBL EVENT ID=12 Successful load of '/ram/usrmem_def_invalid2' into 'CS.DefMemoryTbl' working buffer
21-224-18:42:11.007 00     SPR-I:STTE         WAIT UNTIL completed
21-224-18:42:11.009 00     LOAD_TABLE/195      
21-224-18:42:11.009 00     LOAD_TABLE/196      ENDPROC
21-224-18:42:11.009 00     SPR-I:STS          Procedure LOAD_TABLE completed
21-224-18:42:11.013 00 SCX_CPU1_CS_US/3495     
21-224-18:42:11.013 00 SCX_CPU1_CS_US/3496     ut_tlmwait SCX_CPU1_TBL_CMDPC, {cmdCtr}
21-224-18:42:11.028 00     SPR-I:STTE         WAIT UNTIL completed
21-224-18:42:11.032 00 SCX_CPU1_CS_US/3497     if (UT_TW_Status = UT_Success) then
21-224-18:42:11.032 00 SCX_CPU1_CS_US/3498       write "<*> Passed - Load command sent successfully."
21-224-18:42:11.032 00     SPR-I:OPRO         <*> Passed - Load command sent successfully.
21-224-18:42:11.032 00 SCX_CPU1_CS_US/3501     endif
21-224-18:42:11.033 00 SCX_CPU1_CS_US/3502     
21-224-18:42:11.033 00 SCX_CPU1_CS_US/3503     wait 5
21-224-18:42:11.033 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-224-18:42:16.037 00 SCX_CPU1_CS_US/3504     
21-224-18:42:16.037 00 SCX_CPU1_CS_US/3505     write ";*********************************************************************"
21-224-18:42:16.037 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:42:16.037 00 SCX_CPU1_CS_US/3506     write ";  Step 5.8.5: Send the command to validate the file loaded above. "
21-224-18:42:16.038 00     SPR-I:OPRO         ;  Step 5.8.5: Send the command to validate the file loaded above. 
21-224-18:42:16.038 00 SCX_CPU1_CS_US/3507     write ";*********************************************************************"
21-224-18:42:16.038 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:42:16.038 00 SCX_CPU1_CS_US/3508     ut_setupevents "SCX","CPU1","CFE_TBL",CFE_TBL_VAL_REQ_MADE_INF_EID,"DEBUG", 1
21-224-18:42:16.043 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:42:16.043 00     SPR-I:OPRO         ; Setup event 1 with CFE_TBL DEBUG 16
21-224-18:42:16.043 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:42:16.044 00 SCX_CPU1_CS_US/3509     ut_setupevents "SCX","CPU1","CFE_TBL",CFE_TBL_VALIDATION_ERR_EID, "ERROR", 2
21-224-18:42:16.046 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:42:16.046 00     SPR-I:OPRO         ; Setup event 2 with CFE_TBL ERROR 96
21-224-18:42:16.046 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:42:16.047 00 SCX_CPU1_CS_US/3510     ut_setupevents "SCX","CPU1",{CSAppName},CS_VAL_MEMORY_RANGE_ERR_EID, "ERROR", 3
21-224-18:42:16.048 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:42:16.048 00     SPR-I:OPRO         ; Setup event 3 with CS ERROR 104
21-224-18:42:16.048 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:42:16.049 00 SCX_CPU1_CS_US/3511     ut_setupevents "SCX","CPU1",{CSAppName},CS_VAL_MEMORY_INF_EID, "INFO", 4
21-224-18:42:16.051 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:42:16.051 00     SPR-I:OPRO         ; Setup event 4 with CS INFO 143
21-224-18:42:16.051 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:42:16.051 00 SCX_CPU1_CS_US/3512     
21-224-18:42:16.051 00 SCX_CPU1_CS_US/3513     cmdCtr = SCX_CPU1_TBL_CMDPC + 1
21-224-18:42:16.051 00 SCX_CPU1_CS_US/3514     
21-224-18:42:16.075 00 SCX_CPU1_CS_US/3515     /SCX_CPU1_TBL_VALIDATE INACTIVE VTABLENAME=memDefTblName
21-224-18:42:16.077 00 SCX_CPU1_CS_US/3516     
21-224-18:42:16.077 00 SCX_CPU1_CS_US/3517     ut_tlmwait SCX_CPU1_TBL_CMDPC, {cmdCtr}
21-224-18:42:16.080 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-224-18:42:16.718 00    TLMH-I:STS          58-012-14:29:38.001 DEBUG CPU=CPU1 APPNAME=CFE_TBL EVENT ID=16 Tbl Services issued validation request for 'CS.DefMemoryTbl'
21-224-18:42:18.718 00    TLMH-I:STS          58-012-14:29:40.004 ERROR CPU=CPU1 APPNAME=CS EVENT ID=103 Memory Table Validate: Illegal State Field (0x0004) found in Entry ID 4
21-224-18:42:18.719 00    TLMH-I:STS          58-012-14:29:40.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=143 CS Memory Table verification results: good = 4, bad = 1, unused = 11
21-224-18:42:18.720 00    TLMH-I:STS          58-012-14:29:40.004 ERROR CPU=CPU1 APPNAME=CFE_TBL EVENT ID=96 CS validation failed for Inactive 'CS.DefMemoryTbl', Status=0xFFFFFFFD
21-224-18:42:19.083 00     SPR-I:STTE         WAIT UNTIL completed
21-224-18:42:19.086 00 SCX_CPU1_CS_US/3518     if (UT_TW_Status = UT_Success) then
21-224-18:42:19.086 00 SCX_CPU1_CS_US/3519       write "<*> Passed - User-defined Memory Definition Table validate command sent."
21-224-18:42:19.086 00     SPR-I:OPRO         <*> Passed - User-defined Memory Definition Table validate command sent.
21-224-18:42:19.086 00 SCX_CPU1_CS_US/3520       if (SCX_CPU1_find_event[1].num_found_messages = 1) then
21-224-18:42:19.086 00 SCX_CPU1_CS_US/3521         write "<*> Passed - Event Msg ",SCX_CPU1_find_event[1].eventid," Found!"
21-224-18:42:19.087 00     SPR-I:OPRO         <*> Passed - Event Msg 16 Found!
21-224-18:42:19.087 00 SCX_CPU1_CS_US/3524       endif
21-224-18:42:19.087 00 SCX_CPU1_CS_US/3527     endif
21-224-18:42:19.087 00 SCX_CPU1_CS_US/3528     
21-224-18:42:19.087 00 SCX_CPU1_CS_US/3529     ut_tlmwait SCX_CPU1_find_event[2].num_found_messages, 1
21-224-18:42:19.100 00     SPR-I:STTE         WAIT UNTIL completed
21-224-18:42:19.102 00 SCX_CPU1_CS_US/3530     if (UT_TW_Status = UT_Success) then
21-224-18:42:19.102 00 SCX_CPU1_CS_US/3531       write "<*> Passed - User-defined Memory Definition Table validation failed as expected."
21-224-18:42:19.102 00     SPR-I:OPRO         <*> Passed - User-defined Memory Definition Table validation failed as expected.
21-224-18:42:19.102 00 SCX_CPU1_CS_US/3532       write "<*> Passed - Event Msg ",SCX_CPU1_find_event[2].eventid," Found!"
21-224-18:42:19.103 00     SPR-I:OPRO         <*> Passed - Event Msg 96 Found!
21-224-18:42:19.103 00 SCX_CPU1_CS_US/3535     endif
21-224-18:42:19.103 00 SCX_CPU1_CS_US/3536     
21-224-18:42:19.103 00 SCX_CPU1_CS_US/3537     if (SCX_CPU1_find_event[3].num_found_messages = 1) then
21-224-18:42:19.140 00 SCX_CPU1_CS_US/3540     else
21-224-18:42:19.140 00 SCX_CPU1_CS_US/3541       write "<!> Failed (6000.2) - Invalid Memory Range Error was not generated."
21-224-18:42:19.140 00     SPR-I:OPRO         <!> Failed (6000.2) - Invalid Memory Range Error was not generated.
21-224-18:42:19.140 00 SCX_CPU1_CS_US/3542       ut_setrequirements CS_60002, "F"
21-224-18:42:19.142 00 SCX_CPU1_CS_US/3543     endif
21-224-18:42:19.142 00 SCX_CPU1_CS_US/3544     
21-224-18:42:19.142 00 SCX_CPU1_CS_US/3545     if (SCX_CPU1_find_event[4].num_found_messages = 1) then
21-224-18:42:19.142 00 SCX_CPU1_CS_US/3546       write "<*> Passed - Memory Table verification results message rcv'd."
21-224-18:42:19.142 00     SPR-I:OPRO         <*> Passed - Memory Table verification results message rcv'd.
21-224-18:42:19.142 00 SCX_CPU1_CS_US/3549     endif
21-224-18:42:19.142 00 SCX_CPU1_CS_US/3550     
21-224-18:42:19.142 00 SCX_CPU1_CS_US/3551     write ";*********************************************************************"
21-224-18:42:19.142 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:42:19.142 00 SCX_CPU1_CS_US/3552     write ";  Step 5.8.6: Send the command to abort the invalid load.             "
21-224-18:42:19.142 00     SPR-I:OPRO         ;  Step 5.8.6: Send the command to abort the invalid load.             
21-224-18:42:19.142 00 SCX_CPU1_CS_US/3553     write ";*********************************************************************"
21-224-18:42:19.142 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:42:19.142 00 SCX_CPU1_CS_US/3554     ut_setupevents "SCX", "CPU1", "CFE_TBL", CFE_TBL_LOAD_ABORT_INF_EID, "INFO", 1
21-224-18:42:19.144 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:42:19.144 00     SPR-I:OPRO         ; Setup event 1 with CFE_TBL INFO 21
21-224-18:42:19.145 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:42:19.145 00 SCX_CPU1_CS_US/3555     
21-224-18:42:19.145 00 SCX_CPU1_CS_US/3556     cmdCtr = SCX_CPU1_TBL_CMDPC + 1
21-224-18:42:19.155 00 SCX_CPU1_CS_US/3557     
21-224-18:42:19.155 00 SCX_CPU1_CS_US/3558     /SCX_CPU1_TBL_LOADABORT ABTABLENAME=memDefTblName
21-224-18:42:19.166 00 SCX_CPU1_CS_US/3559     
21-224-18:42:19.166 00 SCX_CPU1_CS_US/3560     ut_tlmwait SCX_CPU1_TBL_CMDPC, {cmdCtr}
21-224-18:42:19.169 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-224-18:42:19.717 00    TLMH-I:STS          58-012-14:29:41.001 INFO CPU=CPU1 APPNAME=CFE_TBL EVENT ID=21 Table Load Aborted for 'CS.DefMemoryTbl'
21-224-18:42:23.173 00     SPR-I:STTE         WAIT UNTIL completed
21-224-18:42:23.175 00 SCX_CPU1_CS_US/3561     if (UT_TW_Status = UT_Success) then
21-224-18:42:23.176 00 SCX_CPU1_CS_US/3562       write "<*> Passed - Load abort command sent successfully."
21-224-18:42:23.176 00     SPR-I:OPRO         <*> Passed - Load abort command sent successfully.
21-224-18:42:23.176 00 SCX_CPU1_CS_US/3565     endif
21-224-18:42:23.176 00 SCX_CPU1_CS_US/3566     
21-224-18:42:23.176 00 SCX_CPU1_CS_US/3568     ut_tlmwait SCX_CPU1_find_event[1].num_found_messages, 1
21-224-18:42:23.188 00     SPR-I:STTE         WAIT UNTIL completed
21-224-18:42:23.190 00 SCX_CPU1_CS_US/3569     if (UT_TW_Status = UT_Success) then
21-224-18:42:23.190 00 SCX_CPU1_CS_US/3570       write "<*> Passed - Event Msg ",SCX_CPU1_find_event[1].eventid," Found!"
21-224-18:42:23.190 00     SPR-I:OPRO         <*> Passed - Event Msg 21 Found!
21-224-18:42:23.191 00 SCX_CPU1_CS_US/3573     endif
21-224-18:42:23.191 00 SCX_CPU1_CS_US/3574     
21-224-18:42:23.191 00 SCX_CPU1_CS_US/3575     wait 5
21-224-18:42:23.191 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-224-18:42:28.195 00 SCX_CPU1_CS_US/3576     
21-224-18:42:28.195 00 SCX_CPU1_CS_US/3577     write ";*********************************************************************"
21-224-18:42:28.195 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:42:28.195 00 SCX_CPU1_CS_US/3578     write ";  Step 5.8.7: Send the command to load the third invalid file."
21-224-18:42:28.195 00     SPR-I:OPRO         ;  Step 5.8.7: Send the command to load the third invalid file.
21-224-18:42:28.195 00 SCX_CPU1_CS_US/3579     write ";*********************************************************************"
21-224-18:42:28.195 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:42:28.196 00 SCX_CPU1_CS_US/3580     cmdCtr = SCX_CPU1_TBL_CMDPC + 1
21-224-18:42:28.196 00 SCX_CPU1_CS_US/3581     
21-224-18:42:28.196 00 SCX_CPU1_CS_US/3582     start load_table ("usrmem_def_invalid3", hostCPU)
21-224-18:42:28.196 00     SPR-I:STS          Loading file /s/opr/accounts/cfs_test/prc/load_table.i
21-224-18:42:28.198 00     SPR-I:STS          Procedure LOAD_TABLE started
21-224-18:42:28.198 00     LOAD_TABLE/2        ;
21-224-18:42:28.198 00     LOAD_TABLE/3        local logging = %liv (log_procedure)
21-224-18:42:28.198 00     LOAD_TABLE/4        %liv (log_procedure) = FALSE
21-224-18:42:28.202 00     SPR-I:OPRO         Table Filename: usrmem_def_invalid3
21-224-18:42:28.207 00     SPR-I:OPRO         The perl command is: perl /s/opr/accounts/global/tools/table_ftp.pl 192.168.1.8 usrmem_def_invalid3 RAM:0 3
21-224-18:42:28.207 00     SPR-I:OPRO         
21-224-18:42:28.370 00     SPR-I:OPRO         Return code from ftp_file.pl: 0
21-224-18:42:28.370 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-224-18:42:33.375 00     SPR-I:OPRO         
21-224-18:42:33.377 00     SPR-I:OPRO         Sending Command: /SCX_CPU1_TBL_LOAD LFILENAME="/ram/usrmem_def_invalid3"
21-224-18:42:33.395 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-224-18:42:34.219 00    TLMH-I:STS          58-012-14:29:55.501 INFO CPU=CPU1 APPNAME=CFE_TBL EVENT ID=12 Successful load of '/ram/usrmem_def_invalid3' into 'CS.DefMemoryTbl' working buffer
21-224-18:42:35.397 00     SPR-I:STTE         WAIT UNTIL completed
21-224-18:42:35.399 00     LOAD_TABLE/195      
21-224-18:42:35.399 00     LOAD_TABLE/196      ENDPROC
21-224-18:42:35.399 00     SPR-I:STS          Procedure LOAD_TABLE completed
21-224-18:42:35.401 00 SCX_CPU1_CS_US/3583     
21-224-18:42:35.401 00 SCX_CPU1_CS_US/3584     ut_tlmwait SCX_CPU1_TBL_CMDPC, {cmdCtr}
21-224-18:42:35.405 00     SPR-I:STTE         WAIT UNTIL completed
21-224-18:42:35.406 00 SCX_CPU1_CS_US/3585     if (UT_TW_Status = UT_Success) then
21-224-18:42:35.406 00 SCX_CPU1_CS_US/3586       write "<*> Passed - Load command sent successfully."
21-224-18:42:35.406 00     SPR-I:OPRO         <*> Passed - Load command sent successfully.
21-224-18:42:35.406 00 SCX_CPU1_CS_US/3589     endif
21-224-18:42:35.406 00 SCX_CPU1_CS_US/3590     
21-224-18:42:35.406 00 SCX_CPU1_CS_US/3591     wait 5
21-224-18:42:35.406 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-224-18:42:40.410 00 SCX_CPU1_CS_US/3592     
21-224-18:42:40.410 00 SCX_CPU1_CS_US/3593     write ";*********************************************************************"
21-224-18:42:40.410 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:42:40.410 00 SCX_CPU1_CS_US/3594     write ";  Step 5.8.8: Send the command to validate the file loaded above. "
21-224-18:42:40.410 00     SPR-I:OPRO         ;  Step 5.8.8: Send the command to validate the file loaded above. 
21-224-18:42:40.410 00 SCX_CPU1_CS_US/3595     write ";*********************************************************************"
21-224-18:42:40.410 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:42:40.411 00 SCX_CPU1_CS_US/3596     ut_setupevents "SCX","CPU1","CFE_TBL",CFE_TBL_VAL_REQ_MADE_INF_EID,"DEBUG", 1
21-224-18:42:40.415 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:42:40.416 00     SPR-I:OPRO         ; Setup event 1 with CFE_TBL DEBUG 16
21-224-18:42:40.416 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:42:40.417 00 SCX_CPU1_CS_US/3597     ut_setupevents "SCX","CPU1","CFE_TBL",CFE_TBL_VALIDATION_ERR_EID, "ERROR", 2
21-224-18:42:40.419 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:42:40.420 00     SPR-I:OPRO         ; Setup event 2 with CFE_TBL ERROR 96
21-224-18:42:40.420 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:42:40.420 00 SCX_CPU1_CS_US/3598     ut_setupevents "SCX","CPU1",{CSAppName},CS_VAL_MEMORY_STATE_ERR_EID,"ERROR", 3
21-224-18:42:40.423 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:42:40.423 00     SPR-I:OPRO         ; Setup event 3 with CS ERROR 103
21-224-18:42:40.423 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:42:40.424 00 SCX_CPU1_CS_US/3599     ut_setupevents "SCX","CPU1",{CSAppName},CS_VAL_MEMORY_INF_EID, "INFO", 4
21-224-18:42:40.426 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:42:40.426 00     SPR-I:OPRO         ; Setup event 4 with CS INFO 143
21-224-18:42:40.426 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:42:40.427 00 SCX_CPU1_CS_US/3600     
21-224-18:42:40.427 00 SCX_CPU1_CS_US/3601     cmdCtr = SCX_CPU1_TBL_CMDPC + 1
21-224-18:42:40.427 00 SCX_CPU1_CS_US/3602     
21-224-18:42:40.453 00 SCX_CPU1_CS_US/3603     /SCX_CPU1_TBL_VALIDATE INACTIVE VTABLENAME=memDefTblName
21-224-18:42:40.465 00 SCX_CPU1_CS_US/3604     
21-224-18:42:40.465 00 SCX_CPU1_CS_US/3605     ut_tlmwait SCX_CPU1_TBL_CMDPC, {cmdCtr}
21-224-18:42:40.469 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-224-18:42:41.223 00    TLMH-I:STS          58-012-14:30:02.500 DEBUG CPU=CPU1 APPNAME=CFE_TBL EVENT ID=16 Tbl Services issued validation request for 'CS.DefMemoryTbl'
21-224-18:42:42.717 00    TLMH-I:STS          58-012-14:30:04.004 ERROR CPU=CPU1 APPNAME=CS EVENT ID=103 Memory Table Validate: Illegal State Field (0x0004) found in Entry ID 0
21-224-18:42:42.718 00    TLMH-I:STS          58-012-14:30:04.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=143 CS Memory Table verification results: good = 0, bad = 1, unused = 15
21-224-18:42:42.720 00    TLMH-I:STS          58-012-14:30:04.004 ERROR CPU=CPU1 APPNAME=CFE_TBL EVENT ID=96 CS validation failed for Inactive 'CS.DefMemoryTbl', Status=0xFFFFFFFD
21-224-18:42:43.473 00     SPR-I:STTE         WAIT UNTIL completed
21-224-18:42:43.475 00 SCX_CPU1_CS_US/3606     if (UT_TW_Status = UT_Success) then
21-224-18:42:43.475 00 SCX_CPU1_CS_US/3607       write "<*> Passed - User-defined Memory Definition Table validate command sent."
21-224-18:42:43.475 00     SPR-I:OPRO         <*> Passed - User-defined Memory Definition Table validate command sent.
21-224-18:42:43.475 00 SCX_CPU1_CS_US/3608       if (SCX_CPU1_find_event[1].num_found_messages = 1) then
21-224-18:42:43.476 00 SCX_CPU1_CS_US/3609         write "<*> Passed - Event Msg ",SCX_CPU1_find_event[1].eventid," Found!"
21-224-18:42:43.476 00     SPR-I:OPRO         <*> Passed - Event Msg 16 Found!
21-224-18:42:43.476 00 SCX_CPU1_CS_US/3612       endif
21-224-18:42:43.476 00 SCX_CPU1_CS_US/3615     endif
21-224-18:42:43.476 00 SCX_CPU1_CS_US/3616     
21-224-18:42:43.476 00 SCX_CPU1_CS_US/3617     ut_tlmwait SCX_CPU1_find_event[2].num_found_messages, 1
21-224-18:42:43.480 00     SPR-I:STTE         WAIT UNTIL completed
21-224-18:42:43.481 00 SCX_CPU1_CS_US/3618     if (UT_TW_Status = UT_Success) then
21-224-18:42:43.481 00 SCX_CPU1_CS_US/3619       write "<*> Passed - User-defined Memory Definition Table validation failed as expected."
21-224-18:42:43.481 00     SPR-I:OPRO         <*> Passed - User-defined Memory Definition Table validation failed as expected.
21-224-18:42:43.481 00 SCX_CPU1_CS_US/3620       write "<*> Passed - Event Msg ",SCX_CPU1_find_event[2].eventid," Found!"
21-224-18:42:43.481 00     SPR-I:OPRO         <*> Passed - Event Msg 96 Found!
21-224-18:42:43.481 00 SCX_CPU1_CS_US/3623     endif
21-224-18:42:43.481 00 SCX_CPU1_CS_US/3624     
21-224-18:42:43.481 00 SCX_CPU1_CS_US/3625     if (SCX_CPU1_find_event[3].num_found_messages = 1) then
21-224-18:42:43.498 00 SCX_CPU1_CS_US/3626       write "<*> Passed (6000.2) - Invalid State entry error detected as expected."
21-224-18:42:43.498 00     SPR-I:OPRO         <*> Passed (6000.2) - Invalid State entry error detected as expected.
21-224-18:42:43.498 00 SCX_CPU1_CS_US/3627       ut_setrequirements CS_60002, "P"
21-224-18:42:43.499 00 SCX_CPU1_CS_US/3631     endif
21-224-18:42:43.499 00 SCX_CPU1_CS_US/3632     
21-224-18:42:43.499 00 SCX_CPU1_CS_US/3633     if (SCX_CPU1_find_event[4].num_found_messages = 1) then
21-224-18:42:43.499 00 SCX_CPU1_CS_US/3634       write "<*> Passed - Memory Table verification results message rcv'd."
21-224-18:42:43.499 00     SPR-I:OPRO         <*> Passed - Memory Table verification results message rcv'd.
21-224-18:42:43.499 00 SCX_CPU1_CS_US/3637     endif
21-224-18:42:43.499 00 SCX_CPU1_CS_US/3638     
21-224-18:42:43.499 00 SCX_CPU1_CS_US/3639     write ";*********************************************************************"
21-224-18:42:43.499 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:42:43.499 00 SCX_CPU1_CS_US/3640     write ";  Step 5.8.9: Send the command to abort the invalid load.             "
21-224-18:42:43.499 00     SPR-I:OPRO         ;  Step 5.8.9: Send the command to abort the invalid load.             
21-224-18:42:43.499 00 SCX_CPU1_CS_US/3641     write ";*********************************************************************"
21-224-18:42:43.499 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:42:43.509 00 SCX_CPU1_CS_US/3642     ut_setupevents "SCX", "CPU1", "CFE_TBL", CFE_TBL_LOAD_ABORT_INF_EID, "INFO", 1
21-224-18:42:43.511 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:42:43.512 00     SPR-I:OPRO         ; Setup event 1 with CFE_TBL INFO 21
21-224-18:42:43.512 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:42:43.512 00 SCX_CPU1_CS_US/3643     
21-224-18:42:43.512 00 SCX_CPU1_CS_US/3644     cmdCtr = SCX_CPU1_TBL_CMDPC + 1
21-224-18:42:43.512 00 SCX_CPU1_CS_US/3645     
21-224-18:42:43.512 00 SCX_CPU1_CS_US/3646     /SCX_CPU1_TBL_LOADABORT ABTABLENAME=memDefTblName
21-224-18:42:43.514 00 SCX_CPU1_CS_US/3647     
21-224-18:42:43.514 00 SCX_CPU1_CS_US/3648     ut_tlmwait SCX_CPU1_TBL_CMDPC, {cmdCtr}
21-224-18:42:43.517 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-224-18:42:44.215 00    TLMH-I:STS          58-012-14:30:05.500 INFO CPU=CPU1 APPNAME=CFE_TBL EVENT ID=21 Table Load Aborted for 'CS.DefMemoryTbl'
21-224-18:42:47.522 00     SPR-I:STTE         WAIT UNTIL completed
21-224-18:42:47.525 00 SCX_CPU1_CS_US/3649     if (UT_TW_Status = UT_Success) then
21-224-18:42:47.525 00 SCX_CPU1_CS_US/3650       write "<*> Passed - Load abort command sent successfully."
21-224-18:42:47.525 00     SPR-I:OPRO         <*> Passed - Load abort command sent successfully.
21-224-18:42:47.525 00 SCX_CPU1_CS_US/3653     endif
21-224-18:42:47.525 00 SCX_CPU1_CS_US/3654     
21-224-18:42:47.525 00 SCX_CPU1_CS_US/3656     ut_tlmwait SCX_CPU1_find_event[1].num_found_messages, 1
21-224-18:42:47.529 00     SPR-I:STTE         WAIT UNTIL completed
21-224-18:42:47.530 00 SCX_CPU1_CS_US/3657     if (UT_TW_Status = UT_Success) then
21-224-18:42:47.530 00 SCX_CPU1_CS_US/3658       write "<*> Passed - Event Msg ",SCX_CPU1_find_event[1].eventid," Found!"
21-224-18:42:47.530 00     SPR-I:OPRO         <*> Passed - Event Msg 21 Found!
21-224-18:42:47.530 00 SCX_CPU1_CS_US/3661     endif
21-224-18:42:47.530 00 SCX_CPU1_CS_US/3662     
21-224-18:42:47.530 00 SCX_CPU1_CS_US/3663     wait 5
21-224-18:42:47.530 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-224-18:42:52.534 00 SCX_CPU1_CS_US/3664     
21-224-18:42:52.534 00 SCX_CPU1_CS_US/3665     write ";*********************************************************************"
21-224-18:42:52.534 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:42:52.534 00 SCX_CPU1_CS_US/3666     write ";  Step 5.9: Create a User-defined Memory Definition table load file "
21-224-18:42:52.534 00     SPR-I:OPRO         ;  Step 5.9: Create a User-defined Memory Definition table load file 
21-224-18:42:52.534 00 SCX_CPU1_CS_US/3667     write ";  containing entries that overlap and empty entries in between valid "
21-224-18:42:52.534 00     SPR-I:OPRO         ;  containing entries that overlap and empty entries in between valid 
21-224-18:42:52.534 00 SCX_CPU1_CS_US/3668     write ";  entries. "
21-224-18:42:52.535 00     SPR-I:OPRO         ;  entries. 
21-224-18:42:52.535 00 SCX_CPU1_CS_US/3669     write ";*********************************************************************"
21-224-18:42:52.535 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:42:52.535 00 SCX_CPU1_CS_US/3670     s scx_cpu1_cs_mdt3
21-224-18:42:52.535 00     SPR-I:STS          Loading file /s/opr/accounts/cfs_test/prc/scx_cpu1_cs_mdt3.i
21-224-18:42:52.541 00     SPR-I:STS          Procedure SCX_CPU1_CS_MDT3 started
21-224-18:42:52.541 00 SCX_CPU1_CS_MD/2        ;*******************************************************************************
21-224-18:42:52.541 00 SCX_CPU1_CS_MD/3        ;  Test Name:  cs_mdt3
21-224-18:42:52.541 00 SCX_CPU1_CS_MD/4        ;  Test Level: Build Verification
21-224-18:42:52.541 00 SCX_CPU1_CS_MD/5        ;  Test Type:  Functional
21-224-18:42:52.541 00 SCX_CPU1_CS_MD/6        ;
21-224-18:42:52.541 00 SCX_CPU1_CS_MD/7        ;  Test Description
21-224-18:42:52.541 00 SCX_CPU1_CS_MD/8        ;       The purpose of this procedure is to generate a User-defined Memory
21-224-18:42:52.542 00 SCX_CPU1_CS_MD/9        ;       Definition Table for the Checksum Application containing entries that
21-224-18:42:52.542 00 SCX_CPU1_CS_MD/10       ;	overlap and empty entries between valid entries.
21-224-18:42:52.542 00 SCX_CPU1_CS_MD/11       ;
21-224-18:42:52.542 00 SCX_CPU1_CS_MD/12       ;  Requirements Tested:
21-224-18:42:52.542 00 SCX_CPU1_CS_MD/13       ;	None
21-224-18:42:52.542 00 SCX_CPU1_CS_MD/14       ;
21-224-18:42:52.542 00 SCX_CPU1_CS_MD/15       ;  Prerequisite Conditions
21-224-18:42:52.542 00 SCX_CPU1_CS_MD/16       ;	The TST_CS_MemTbl application must be executing for this procedure to
21-224-18:42:52.542 00 SCX_CPU1_CS_MD/17       ;	generate the appropriate EEPROM Definition Table
21-224-18:42:52.542 00 SCX_CPU1_CS_MD/18       ;
21-224-18:42:52.542 00 SCX_CPU1_CS_MD/19       ;  Assumptions and Constraints
21-224-18:42:52.542 00 SCX_CPU1_CS_MD/20       ;	None.
21-224-18:42:52.542 00 SCX_CPU1_CS_MD/21       ;
21-224-18:42:52.542 00 SCX_CPU1_CS_MD/22       ;  Change History
21-224-18:42:52.542 00 SCX_CPU1_CS_MD/23       ;
21-224-18:42:52.543 00 SCX_CPU1_CS_MD/24       ;	Date		   Name		Description
21-224-18:42:52.543 00 SCX_CPU1_CS_MD/25       ;	07/19/11	Walt Moleski	Initial release.
21-224-18:42:52.543 00 SCX_CPU1_CS_MD/26       ;       09/19/12        Walt Moleski    Added write of new HK items and added a
21-224-18:42:52.543 00 SCX_CPU1_CS_MD/27       ;                                       define of the OS_MEM_TABLE_SIZE that
21-224-18:42:52.543 00 SCX_CPU1_CS_MD/28       ;                                       was removed from osconfig.h in 3.5.0.0
21-224-18:42:52.543 00 SCX_CPU1_CS_MD/29       ;       03/01/17        Walt Moleski    Updated for CS 2.4.0.0 using CPU1 for
21-224-18:42:52.543 00 SCX_CPU1_CS_MD/30       ;                                       commanding and added a hostCPU variable
21-224-18:42:52.543 00 SCX_CPU1_CS_MD/31       ;                                       for the utility procs to connect to the
21-224-18:42:52.543 00 SCX_CPU1_CS_MD/32       ;                                       proper host IP address. Changed define
21-224-18:42:52.543 00 SCX_CPU1_CS_MD/33       ;                                       of OS_MEM_TABLE_SIZE to MEM_TABLE_SIZE.
21-224-18:42:52.543 00 SCX_CPU1_CS_MD/34       ;
21-224-18:42:52.543 00 SCX_CPU1_CS_MD/35       ;  Arguments
21-224-18:42:52.543 00 SCX_CPU1_CS_MD/36       ;	None.
21-224-18:42:52.543 00 SCX_CPU1_CS_MD/37       ;
21-224-18:42:52.543 00 SCX_CPU1_CS_MD/38       ;  Procedures Called
21-224-18:42:52.543 00 SCX_CPU1_CS_MD/39       ;	Name			Description
21-224-18:42:52.543 00 SCX_CPU1_CS_MD/40       ;      create_tbl_file_from_cvt Procedure that creates a load file from
21-224-18:42:52.543 00 SCX_CPU1_CS_MD/41       ;                               the specified arguments and cvt
21-224-18:42:52.543 00 SCX_CPU1_CS_MD/42       ;
21-224-18:42:52.544 00 SCX_CPU1_CS_MD/43       ;  Expected Test Results and Analysis
21-224-18:42:52.544 00 SCX_CPU1_CS_MD/44       ;
21-224-18:42:52.544 00 SCX_CPU1_CS_MD/45       ;**********************************************************************
21-224-18:42:52.544 00 SCX_CPU1_CS_MD/46       
21-224-18:42:52.544 00 SCX_CPU1_CS_MD/47       local logging = %liv (log_procedure)
21-224-18:42:52.546 00 SCX_CPU1_CS_MD/48       %liv (log_procedure) = FALSE
21-224-18:42:52.581 00 SCX_CPU1_CS_MD/56       
21-224-18:42:52.581 00 SCX_CPU1_CS_MD/57       #define MEM_TABLE_SIZE       10
21-224-18:42:52.581 00 SCX_CPU1_CS_MD/58       
21-224-18:42:52.581 00 SCX_CPU1_CS_MD/59       ;**********************************************************************
21-224-18:42:52.581 00 SCX_CPU1_CS_MD/60       ; Define local variables
21-224-18:42:52.581 00 SCX_CPU1_CS_MD/61       ;**********************************************************************
21-224-18:42:52.581 00 SCX_CPU1_CS_MD/62       LOCAL defTblId, defPktId
21-224-18:42:52.581 00 SCX_CPU1_CS_MD/63       local CSAppName = "CS"
21-224-18:42:52.581 00 SCX_CPU1_CS_MD/64       local ramDir = "RAM:0"
21-224-18:42:52.581 00 SCX_CPU1_CS_MD/65       local hostCPU = "CPU3"
21-224-18:42:52.581 00 SCX_CPU1_CS_MD/66       local memDefTblName = CSAppName & "." & CS_DEF_MEMORY_TABLE_NAME
21-224-18:42:52.581 00 SCX_CPU1_CS_MD/67       
21-224-18:42:52.581 00 SCX_CPU1_CS_MD/70       defTblId = "0FAD"
21-224-18:42:52.581 00 SCX_CPU1_CS_MD/71       defPktId = 4013
21-224-18:42:52.581 00 SCX_CPU1_CS_MD/72       
21-224-18:42:52.581 00 SCX_CPU1_CS_MD/73       write ";*********************************************************************"
21-224-18:42:52.581 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:42:52.581 00 SCX_CPU1_CS_MD/74       write ";  Define the Memory Definition Table "
21-224-18:42:52.581 00     SPR-I:OPRO         ;  Define the Memory Definition Table 
21-224-18:42:52.582 00 SCX_CPU1_CS_MD/75       write ";********************************************************************"
21-224-18:42:52.582 00     SPR-I:OPRO         ;********************************************************************
21-224-18:42:52.582 00 SCX_CPU1_CS_MD/78       local eepromEntry = 0
21-224-18:42:52.582 00 SCX_CPU1_CS_MD/79       local ramEntry = 0
21-224-18:42:52.582 00 SCX_CPU1_CS_MD/80       
21-224-18:42:52.582 00 SCX_CPU1_CS_MD/82       for i=1 to MEM_TABLE_SIZE do
21-224-18:42:52.582 00 SCX_CPU1_CS_MD/83         if (p@SCX_CPU1_TST_CS_MemType[i] = "EEPROM") then
21-224-18:42:52.582 00 SCX_CPU1_CS_MD/85         elseif ((p@SCX_CPU1_TST_CS_MemType[i] = "RAM") .AND. ;;
21-224-18:42:52.582 00 SCX_CPU1_CS_MD/86                 (ramEntry = 0)) then
21-224-18:42:52.582 00 SCX_CPU1_CS_MD/87           ramEntry = i
21-224-18:42:52.582 00 SCX_CPU1_CS_MD/88         endif
21-224-18:42:52.582 00 SCX_CPU1_CS_MD/89       enddo
21-224-18:42:52.582 00 SCX_CPU1_CS_MD/82       for i=1 to MEM_TABLE_SIZE do
21-224-18:42:52.582 00 SCX_CPU1_CS_MD/83         if (p@SCX_CPU1_TST_CS_MemType[i] = "EEPROM") then
21-224-18:42:52.582 00 SCX_CPU1_CS_MD/84           eepromEntry = i
21-224-18:42:52.582 00 SCX_CPU1_CS_MD/88         endif
21-224-18:42:52.582 00 SCX_CPU1_CS_MD/89       enddo
21-224-18:42:52.583 00 SCX_CPU1_CS_MD/82       for i=1 to MEM_TABLE_SIZE do
21-224-18:42:52.583 00 SCX_CPU1_CS_MD/83         if (p@SCX_CPU1_TST_CS_MemType[i] = "EEPROM") then
21-224-18:42:52.583 00 SCX_CPU1_CS_MD/85         elseif ((p@SCX_CPU1_TST_CS_MemType[i] = "RAM") .AND. ;;
21-224-18:42:52.583 00 SCX_CPU1_CS_MD/86                 (ramEntry = 0)) then
21-224-18:42:52.583 00 SCX_CPU1_CS_MD/88         endif
21-224-18:42:52.583 00 SCX_CPU1_CS_MD/89       enddo
21-224-18:42:52.583 00 SCX_CPU1_CS_MD/82       for i=1 to MEM_TABLE_SIZE do
21-224-18:42:52.583 00 SCX_CPU1_CS_MD/83         if (p@SCX_CPU1_TST_CS_MemType[i] = "EEPROM") then
21-224-18:42:52.583 00 SCX_CPU1_CS_MD/85         elseif ((p@SCX_CPU1_TST_CS_MemType[i] = "RAM") .AND. ;;
21-224-18:42:52.583 00 SCX_CPU1_CS_MD/86                 (ramEntry = 0)) then
21-224-18:42:52.583 00 SCX_CPU1_CS_MD/88         endif
21-224-18:42:52.583 00 SCX_CPU1_CS_MD/89       enddo
21-224-18:42:52.583 00 SCX_CPU1_CS_MD/82       for i=1 to MEM_TABLE_SIZE do
21-224-18:42:52.583 00 SCX_CPU1_CS_MD/83         if (p@SCX_CPU1_TST_CS_MemType[i] = "EEPROM") then
21-224-18:42:52.583 00 SCX_CPU1_CS_MD/85         elseif ((p@SCX_CPU1_TST_CS_MemType[i] = "RAM") .AND. ;;
21-224-18:42:52.583 00 SCX_CPU1_CS_MD/86                 (ramEntry = 0)) then
21-224-18:42:52.583 00 SCX_CPU1_CS_MD/88         endif
21-224-18:42:52.583 00 SCX_CPU1_CS_MD/89       enddo
21-224-18:42:52.584 00 SCX_CPU1_CS_MD/82       for i=1 to MEM_TABLE_SIZE do
21-224-18:42:52.584 00 SCX_CPU1_CS_MD/83         if (p@SCX_CPU1_TST_CS_MemType[i] = "EEPROM") then
21-224-18:42:52.584 00 SCX_CPU1_CS_MD/85         elseif ((p@SCX_CPU1_TST_CS_MemType[i] = "RAM") .AND. ;;
21-224-18:42:52.584 00 SCX_CPU1_CS_MD/86                 (ramEntry = 0)) then
21-224-18:42:52.584 00 SCX_CPU1_CS_MD/88         endif
21-224-18:42:52.584 00 SCX_CPU1_CS_MD/89       enddo
21-224-18:42:52.584 00 SCX_CPU1_CS_MD/82       for i=1 to MEM_TABLE_SIZE do
21-224-18:42:52.584 00 SCX_CPU1_CS_MD/83         if (p@SCX_CPU1_TST_CS_MemType[i] = "EEPROM") then
21-224-18:42:52.584 00 SCX_CPU1_CS_MD/85         elseif ((p@SCX_CPU1_TST_CS_MemType[i] = "RAM") .AND. ;;
21-224-18:42:52.584 00 SCX_CPU1_CS_MD/86                 (ramEntry = 0)) then
21-224-18:42:52.584 00 SCX_CPU1_CS_MD/88         endif
21-224-18:42:52.584 00 SCX_CPU1_CS_MD/89       enddo
21-224-18:42:52.584 00 SCX_CPU1_CS_MD/82       for i=1 to MEM_TABLE_SIZE do
21-224-18:42:52.584 00 SCX_CPU1_CS_MD/83         if (p@SCX_CPU1_TST_CS_MemType[i] = "EEPROM") then
21-224-18:42:52.584 00 SCX_CPU1_CS_MD/85         elseif ((p@SCX_CPU1_TST_CS_MemType[i] = "RAM") .AND. ;;
21-224-18:42:52.584 00 SCX_CPU1_CS_MD/86                 (ramEntry = 0)) then
21-224-18:42:52.584 00 SCX_CPU1_CS_MD/88         endif
21-224-18:42:52.584 00 SCX_CPU1_CS_MD/89       enddo
21-224-18:42:52.584 00 SCX_CPU1_CS_MD/82       for i=1 to MEM_TABLE_SIZE do
21-224-18:42:52.584 00 SCX_CPU1_CS_MD/83         if (p@SCX_CPU1_TST_CS_MemType[i] = "EEPROM") then
21-224-18:42:52.585 00 SCX_CPU1_CS_MD/85         elseif ((p@SCX_CPU1_TST_CS_MemType[i] = "RAM") .AND. ;;
21-224-18:42:52.585 00 SCX_CPU1_CS_MD/86                 (ramEntry = 0)) then
21-224-18:42:52.585 00 SCX_CPU1_CS_MD/88         endif
21-224-18:42:52.585 00 SCX_CPU1_CS_MD/89       enddo
21-224-18:42:52.585 00 SCX_CPU1_CS_MD/82       for i=1 to MEM_TABLE_SIZE do
21-224-18:42:52.585 00 SCX_CPU1_CS_MD/83         if (p@SCX_CPU1_TST_CS_MemType[i] = "EEPROM") then
21-224-18:42:52.585 00 SCX_CPU1_CS_MD/85         elseif ((p@SCX_CPU1_TST_CS_MemType[i] = "RAM") .AND. ;;
21-224-18:42:52.585 00 SCX_CPU1_CS_MD/86                 (ramEntry = 0)) then
21-224-18:42:52.585 00 SCX_CPU1_CS_MD/88         endif
21-224-18:42:52.585 00 SCX_CPU1_CS_MD/89       enddo
21-224-18:42:52.585 00 SCX_CPU1_CS_MD/82       for i=1 to MEM_TABLE_SIZE do
21-224-18:42:52.585 00 SCX_CPU1_CS_MD/90       
21-224-18:42:52.585 00 SCX_CPU1_CS_MD/91       local eeQuarterSize = SCX_CPU1_TST_CS_Size[eepromEntry] / 4
21-224-18:42:52.585 00 SCX_CPU1_CS_MD/92       local eeHalfSize = SCX_CPU1_TST_CS_Size[eepromEntry] / 2
21-224-18:42:52.585 00 SCX_CPU1_CS_MD/93       local ramQuarterSize = SCX_CPU1_TST_CS_Size[ramEntry] / 4
21-224-18:42:52.585 00 SCX_CPU1_CS_MD/94       local ramHalfSize = SCX_CPU1_TST_CS_Size[ramEntry] / 2
21-224-18:42:52.585 00 SCX_CPU1_CS_MD/95       
21-224-18:42:52.585 00 SCX_CPU1_CS_MD/96       SCX_CPU1_CS_MEM_DEF_TABLE[0].State = 1
21-224-18:42:52.585 00 SCX_CPU1_CS_MD/97       SCX_CPU1_CS_MEM_DEF_TABLE[0].StartAddr = SCX_CPU1_TST_CS_StartAddr[ramEntry]
21-224-18:42:52.586 00 SCX_CPU1_CS_MD/98       SCX_CPU1_CS_MEM_DEF_TABLE[1].State = 0
21-224-18:42:52.586 00 SCX_CPU1_CS_MD/99       SCX_CPU1_CS_MEM_DEF_TABLE[1].StartAddr = 0
21-224-18:42:52.586 00 SCX_CPU1_CS_MD/100      SCX_CPU1_CS_MEM_DEF_TABLE[1].NumBytes = 0
21-224-18:42:52.586 00 SCX_CPU1_CS_MD/101      SCX_CPU1_CS_MEM_DEF_TABLE[2].State = 2
21-224-18:42:52.586 00 SCX_CPU1_CS_MD/102      SCX_CPU1_CS_MEM_DEF_TABLE[2].StartAddr = SCX_CPU1_TST_CS_StartAddr[ramEntry]+ramQuarterSize
21-224-18:42:52.586 00 SCX_CPU1_CS_MD/103      SCX_CPU1_CS_MEM_DEF_TABLE[2].NumBytes = ramHalfSize
21-224-18:42:52.586 00 SCX_CPU1_CS_MD/104      SCX_CPU1_CS_MEM_DEF_TABLE[3].State = 0
21-224-18:42:52.586 00 SCX_CPU1_CS_MD/105      SCX_CPU1_CS_MEM_DEF_TABLE[3].StartAddr = 0
21-224-18:42:52.586 00 SCX_CPU1_CS_MD/106      SCX_CPU1_CS_MEM_DEF_TABLE[3].NumBytes = 0
21-224-18:42:52.586 00 SCX_CPU1_CS_MD/107      SCX_CPU1_CS_MEM_DEF_TABLE[4].State = 1
21-224-18:42:52.586 00 SCX_CPU1_CS_MD/108      SCX_CPU1_CS_MEM_DEF_TABLE[4].StartAddr = SCX_CPU1_TST_CS_StartAddr[ramEntry]+ramHalfSize
21-224-18:42:52.586 00 SCX_CPU1_CS_MD/109      SCX_CPU1_CS_MEM_DEF_TABLE[5].State = 0
21-224-18:42:52.587 00 SCX_CPU1_CS_MD/110      SCX_CPU1_CS_MEM_DEF_TABLE[5].StartAddr = 0
21-224-18:42:52.587 00 SCX_CPU1_CS_MD/111      SCX_CPU1_CS_MEM_DEF_TABLE[5].NumBytes = 0
21-224-18:42:52.587 00 SCX_CPU1_CS_MD/112      SCX_CPU1_CS_MEM_DEF_TABLE[6].State = 1
21-224-18:42:52.587 00 SCX_CPU1_CS_MD/113      SCX_CPU1_CS_MEM_DEF_TABLE[6].StartAddr = SCX_CPU1_TST_CS_StartAddr[eepromEntry]
21-224-18:42:52.587 00 SCX_CPU1_CS_MD/114      SCX_CPU1_CS_MEM_DEF_TABLE[7].State = 2
21-224-18:42:52.587 00 SCX_CPU1_CS_MD/115      SCX_CPU1_CS_MEM_DEF_TABLE[7].StartAddr = SCX_CPU1_TST_CS_StartAddr[eepromEntry]+eeQuarterSize
21-224-18:42:52.587 00 SCX_CPU1_CS_MD/116      SCX_CPU1_CS_MEM_DEF_TABLE[7].NumBytes = eeHalfSize
21-224-18:42:52.587 00 SCX_CPU1_CS_MD/117      
21-224-18:42:52.587 00 SCX_CPU1_CS_MD/119      for i = 8 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 do
21-224-18:42:52.587 00 SCX_CPU1_CS_MD/120        SCX_CPU1_CS_MEM_DEF_TABLE[i].State = CS_STATE_EMPTY
21-224-18:42:52.587 00 SCX_CPU1_CS_MD/121        SCX_CPU1_CS_MEM_DEF_TABLE[i].StartAddr = 0
21-224-18:42:52.587 00 SCX_CPU1_CS_MD/122        SCX_CPU1_CS_MEM_DEF_TABLE[i].NumBytes = 0
21-224-18:42:52.588 00 SCX_CPU1_CS_MD/123      enddo
21-224-18:42:52.588 00 SCX_CPU1_CS_MD/119      for i = 8 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 do
21-224-18:42:52.588 00 SCX_CPU1_CS_MD/120        SCX_CPU1_CS_MEM_DEF_TABLE[i].State = CS_STATE_EMPTY
21-224-18:42:52.588 00 SCX_CPU1_CS_MD/121        SCX_CPU1_CS_MEM_DEF_TABLE[i].StartAddr = 0
21-224-18:42:52.588 00 SCX_CPU1_CS_MD/122        SCX_CPU1_CS_MEM_DEF_TABLE[i].NumBytes = 0
21-224-18:42:52.588 00 SCX_CPU1_CS_MD/123      enddo
21-224-18:42:52.588 00 SCX_CPU1_CS_MD/119      for i = 8 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 do
21-224-18:42:52.588 00 SCX_CPU1_CS_MD/120        SCX_CPU1_CS_MEM_DEF_TABLE[i].State = CS_STATE_EMPTY
21-224-18:42:52.588 00 SCX_CPU1_CS_MD/121        SCX_CPU1_CS_MEM_DEF_TABLE[i].StartAddr = 0
21-224-18:42:52.588 00 SCX_CPU1_CS_MD/122        SCX_CPU1_CS_MEM_DEF_TABLE[i].NumBytes = 0
21-224-18:42:52.588 00 SCX_CPU1_CS_MD/123      enddo
21-224-18:42:52.588 00 SCX_CPU1_CS_MD/119      for i = 8 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 do
21-224-18:42:52.589 00 SCX_CPU1_CS_MD/120        SCX_CPU1_CS_MEM_DEF_TABLE[i].State = CS_STATE_EMPTY
21-224-18:42:52.589 00 SCX_CPU1_CS_MD/121        SCX_CPU1_CS_MEM_DEF_TABLE[i].StartAddr = 0
21-224-18:42:52.589 00 SCX_CPU1_CS_MD/122        SCX_CPU1_CS_MEM_DEF_TABLE[i].NumBytes = 0
21-224-18:42:52.589 00 SCX_CPU1_CS_MD/123      enddo
21-224-18:42:52.589 00 SCX_CPU1_CS_MD/119      for i = 8 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 do
21-224-18:42:52.589 00 SCX_CPU1_CS_MD/120        SCX_CPU1_CS_MEM_DEF_TABLE[i].State = CS_STATE_EMPTY
21-224-18:42:52.589 00 SCX_CPU1_CS_MD/121        SCX_CPU1_CS_MEM_DEF_TABLE[i].StartAddr = 0
21-224-18:42:52.589 00 SCX_CPU1_CS_MD/122        SCX_CPU1_CS_MEM_DEF_TABLE[i].NumBytes = 0
21-224-18:42:52.589 00 SCX_CPU1_CS_MD/123      enddo
21-224-18:42:52.589 00 SCX_CPU1_CS_MD/119      for i = 8 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 do
21-224-18:42:52.589 00 SCX_CPU1_CS_MD/120        SCX_CPU1_CS_MEM_DEF_TABLE[i].State = CS_STATE_EMPTY
21-224-18:42:52.589 00 SCX_CPU1_CS_MD/121        SCX_CPU1_CS_MEM_DEF_TABLE[i].StartAddr = 0
21-224-18:42:52.589 00 SCX_CPU1_CS_MD/122        SCX_CPU1_CS_MEM_DEF_TABLE[i].NumBytes = 0
21-224-18:42:52.590 00 SCX_CPU1_CS_MD/123      enddo
21-224-18:42:52.590 00 SCX_CPU1_CS_MD/119      for i = 8 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 do
21-224-18:42:52.590 00 SCX_CPU1_CS_MD/120        SCX_CPU1_CS_MEM_DEF_TABLE[i].State = CS_STATE_EMPTY
21-224-18:42:52.590 00 SCX_CPU1_CS_MD/121        SCX_CPU1_CS_MEM_DEF_TABLE[i].StartAddr = 0
21-224-18:42:52.591 00 SCX_CPU1_CS_MD/122        SCX_CPU1_CS_MEM_DEF_TABLE[i].NumBytes = 0
21-224-18:42:52.591 00 SCX_CPU1_CS_MD/123      enddo
21-224-18:42:52.591 00 SCX_CPU1_CS_MD/119      for i = 8 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 do
21-224-18:42:52.591 00 SCX_CPU1_CS_MD/120        SCX_CPU1_CS_MEM_DEF_TABLE[i].State = CS_STATE_EMPTY
21-224-18:42:52.592 00 SCX_CPU1_CS_MD/121        SCX_CPU1_CS_MEM_DEF_TABLE[i].StartAddr = 0
21-224-18:42:52.592 00 SCX_CPU1_CS_MD/122        SCX_CPU1_CS_MEM_DEF_TABLE[i].NumBytes = 0
21-224-18:42:52.592 00 SCX_CPU1_CS_MD/123      enddo
21-224-18:42:52.592 00 SCX_CPU1_CS_MD/119      for i = 8 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 do
21-224-18:42:52.592 00 SCX_CPU1_CS_MD/124      
21-224-18:42:52.592 00 SCX_CPU1_CS_MD/125      if (ramQuarterSize > 4096) then
21-224-18:42:52.592 00 SCX_CPU1_CS_MD/126        SCX_CPU1_CS_MEM_DEF_TABLE[0].NumBytes = 2048
21-224-18:42:52.592 00 SCX_CPU1_CS_MD/127        SCX_CPU1_CS_MEM_DEF_TABLE[4].NumBytes = 4096
21-224-18:42:52.592 00 SCX_CPU1_CS_MD/131      endif
21-224-18:42:52.592 00 SCX_CPU1_CS_MD/132      
21-224-18:42:52.592 00 SCX_CPU1_CS_MD/133      if (eeQuarterSize > 4096) then
21-224-18:42:52.592 00 SCX_CPU1_CS_MD/134        SCX_CPU1_CS_MEM_DEF_TABLE[6].NumBytes = 4096
21-224-18:42:52.592 00 SCX_CPU1_CS_MD/137      endif
21-224-18:42:52.592 00 SCX_CPU1_CS_MD/138      
21-224-18:42:52.592 00 SCX_CPU1_CS_MD/139      local lastEntry = CS_MAX_NUM_MEMORY_TABLE_ENTRIES - 1
21-224-18:42:52.592 00 SCX_CPU1_CS_MD/140      local endmnemonic = "SCX_CPU1_CS_MEM_DEF_TABLE[" & lastEntry & "].NumBytes"
21-224-18:42:52.592 00 SCX_CPU1_CS_MD/141      
21-224-18:42:52.592 00 SCX_CPU1_CS_MD/143      s create_tbl_file_from_cvt (hostCPU,defTblId,"User-defined Memory Definition Table Valid Load 2","usrmem_def_ld_2",memDefTblName,"SCX_CPU1_CS_MEM_DEF_TABLE[0].State",endmnemonic)
21-224-18:42:52.593 00     SPR-I:STS          Loading file /s/opr/accounts/cfs_test/prc/create_tbl_file_from_cvt.i
21-224-18:42:52.593 00     SPR-I:STS          Procedure CREATE_TBL_FILE_FROM_CVT started
21-224-18:42:52.593 00 CREATE_TBL_FIL/2        ;
21-224-18:42:52.593 00 CREATE_TBL_FIL/3        local logging = %liv(log_procedure)
21-224-18:42:52.593 00 CREATE_TBL_FIL/4        %liv (log_procedure) = FALSE
21-224-18:42:52.595 00     SPR-I:OPRO         **********  usrmem_def_ld_2  **********
21-224-18:42:52.596 00     SPR-I:OPRO         
21-224-18:42:52.596 00     SPR-I:OPRO                Content Type: cFE1
21-224-18:42:52.596 00     SPR-I:OPRO                    Sub Type: 8
21-224-18:42:52.596 00     SPR-I:OPRO                      Length: 12
21-224-18:42:52.596 00     SPR-I:OPRO               Spacecraft Id: SCX
21-224-18:42:52.596 00     SPR-I:OPRO                Processor Id: CPU3
21-224-18:42:52.596 00     SPR-I:OPRO              Application Id: 0
21-224-18:42:52.596 00     SPR-I:OPRO            Create Time Secs: 1628793772
21-224-18:42:52.596 00     SPR-I:OPRO         Create Time Subsecs: 0
21-224-18:42:52.596 00     SPR-I:OPRO            File Description: User-defined Memory Definition T
21-224-18:42:52.596 00     SPR-I:OPRO         
21-224-18:42:52.596 00     SPR-I:OPRO         **********  CS.DefMemoryTbl  **********
21-224-18:42:52.596 00     SPR-I:OPRO         
21-224-18:42:52.596 00     SPR-I:OPRO              Start Mnemonic: SCX_CPU1_CS_MEM_DEF_TABLE[0].State
21-224-18:42:52.596 00     SPR-I:OPRO                 Byte Offset: 0
21-224-18:42:52.596 00     SPR-I:OPRO                End Mnemonic: SCX_CPU1_CS_MEM_DEF_TABLE[15].NumBytes
21-224-18:42:52.597 00     SPR-I:OPRO             Number of Bytes: 192
21-224-18:42:52.597 00     SPR-I:OPRO         
21-224-18:42:52.603 00     SPR-I:STS          Loading file /s/opr/accounts/global/prc/partial_cvt_to_file_beta.i
21-224-18:42:52.603 00     SPR-I:STS          Procedure PARTIAL_CVT_TO_FILE_BETA started
21-224-18:42:52.603 00     SPR-I:OPRO         The unix command is cd /s/opr/accounts/cfs_test/image;cvt2file  -s 116 -e 307 P0FAD cs.defmemorytbl
21-224-18:42:52.612 00     SPR-I:STS          Procedure PARTIAL_CVT_TO_FILE_BETA completed
21-224-18:42:52.612 00     SPR-I:OPRO         cd /s/opr/accounts/cfs_test/image;cat usrmem_def_ld_2.tmp cs.defmemorytbl > usrmem_def_ld_2
21-224-18:42:52.616 00     SPR-I:OPRO         cd /s/opr/accounts/cfs_test/image;rm cs.defmemorytbl usrmem_def_ld_2.tmp
21-224-18:42:52.620 00 CREATE_TBL_FIL/128      
21-224-18:42:52.620 00 CREATE_TBL_FIL/129      ENDPROC
21-224-18:42:52.620 00     SPR-I:STS          Procedure CREATE_TBL_FILE_FROM_CVT completed
21-224-18:42:52.620 00 SCX_CPU1_CS_MD/144      
21-224-18:42:52.620 00 SCX_CPU1_CS_MD/145      write ";*********************************************************************"
21-224-18:42:52.620 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:42:52.620 00 SCX_CPU1_CS_MD/146      write ";  End procedure scx_cpu1_cs_mdt3                              "
21-224-18:42:52.620 00     SPR-I:OPRO         ;  End procedure scx_cpu1_cs_mdt3                              
21-224-18:42:52.620 00 SCX_CPU1_CS_MD/147      write ";*********************************************************************"
21-224-18:42:52.621 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:42:52.621 00 SCX_CPU1_CS_MD/148      ENDPROC
21-224-18:42:52.621 00     SPR-I:STS          Procedure SCX_CPU1_CS_MDT3 completed
21-224-18:42:52.622 00 SCX_CPU1_CS_US/3671     wait 5
21-224-18:42:52.622 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-224-18:42:57.626 00 SCX_CPU1_CS_US/3672     
21-224-18:42:57.626 00 SCX_CPU1_CS_US/3673     write ";*********************************************************************"
21-224-18:42:57.626 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:42:57.626 00 SCX_CPU1_CS_US/3674     write ";  Step 5.10: Send the command to load the file with valid entries.   "
21-224-18:42:57.626 00     SPR-I:OPRO         ;  Step 5.10: Send the command to load the file with valid entries.   
21-224-18:42:57.626 00 SCX_CPU1_CS_US/3675     write ";*********************************************************************"
21-224-18:42:57.626 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:42:57.627 00 SCX_CPU1_CS_US/3676     ut_setupevents "SCX", "CPU1", "CFE_TBL", CFE_TBL_FILE_LOADED_INF_EID, "INFO", 1
21-224-18:42:57.631 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:42:57.632 00     SPR-I:OPRO         ; Setup event 1 with CFE_TBL INFO 12
21-224-18:42:57.632 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:42:57.632 00 SCX_CPU1_CS_US/3677     
21-224-18:42:57.632 00 SCX_CPU1_CS_US/3678     cmdCtr = SCX_CPU1_TBL_CMDPC + 1
21-224-18:42:57.632 00 SCX_CPU1_CS_US/3679     
21-224-18:42:57.632 00 SCX_CPU1_CS_US/3680     start load_table ("usrmem_def_ld_2", hostCPU)
21-224-18:42:57.633 00     SPR-I:STS          Loading file /s/opr/accounts/cfs_test/prc/load_table.i
21-224-18:42:57.633 00     SPR-I:STS          Procedure LOAD_TABLE started
21-224-18:42:57.633 00     LOAD_TABLE/2        ;
21-224-18:42:57.633 00     LOAD_TABLE/3        local logging = %liv (log_procedure)
21-224-18:42:57.633 00     LOAD_TABLE/4        %liv (log_procedure) = FALSE
21-224-18:42:57.634 00     SPR-I:OPRO         Table Filename: usrmem_def_ld_2
21-224-18:42:57.636 00     SPR-I:OPRO         The perl command is: perl /s/opr/accounts/global/tools/table_ftp.pl 192.168.1.8 usrmem_def_ld_2 RAM:0 3
21-224-18:42:57.636 00     SPR-I:OPRO         
21-224-18:42:57.773 00     SPR-I:OPRO         Return code from ftp_file.pl: 0
21-224-18:42:57.773 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-224-18:43:02.777 00     SPR-I:OPRO         
21-224-18:43:02.777 00     SPR-I:OPRO         Sending Command: /SCX_CPU1_TBL_LOAD LFILENAME="/ram/usrmem_def_ld_2"
21-224-18:43:02.794 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-224-18:43:03.220 00    TLMH-I:STS          58-012-14:30:24.501 INFO CPU=CPU1 APPNAME=CFE_TBL EVENT ID=12 Successful load of '/ram/usrmem_def_ld_2' into 'CS.DefMemoryTbl' working buffer
21-224-18:43:06.798 00     SPR-I:STTE         WAIT UNTIL completed
21-224-18:43:06.800 00     LOAD_TABLE/195      
21-224-18:43:06.800 00     LOAD_TABLE/196      ENDPROC
21-224-18:43:06.800 00     SPR-I:STS          Procedure LOAD_TABLE completed
21-224-18:43:06.803 00 SCX_CPU1_CS_US/3681     
21-224-18:43:06.803 00 SCX_CPU1_CS_US/3682     ut_tlmwait SCX_CPU1_TBL_CMDPC, {cmdCtr}
21-224-18:43:06.807 00     SPR-I:STTE         WAIT UNTIL completed
21-224-18:43:06.807 00 SCX_CPU1_CS_US/3683     if (UT_TW_Status = UT_Success) then
21-224-18:43:06.807 00 SCX_CPU1_CS_US/3684       write "<*> Passed - Load command sent successfully."
21-224-18:43:06.807 00     SPR-I:OPRO         <*> Passed - Load command sent successfully.
21-224-18:43:06.807 00 SCX_CPU1_CS_US/3687     endif
21-224-18:43:06.807 00 SCX_CPU1_CS_US/3688     
21-224-18:43:06.807 00 SCX_CPU1_CS_US/3690     ut_tlmwait SCX_CPU1_find_event[1].num_found_messages, 1
21-224-18:43:06.810 00     SPR-I:STTE         WAIT UNTIL completed
21-224-18:43:06.811 00 SCX_CPU1_CS_US/3691     if (UT_TW_Status = UT_Success) then
21-224-18:43:06.811 00 SCX_CPU1_CS_US/3692       write "<*> Passed - Event Msg ",SCX_CPU1_find_event[1].eventid," Found!"
21-224-18:43:06.811 00     SPR-I:OPRO         <*> Passed - Event Msg 12 Found!
21-224-18:43:06.811 00 SCX_CPU1_CS_US/3695     endif
21-224-18:43:06.811 00 SCX_CPU1_CS_US/3696     
21-224-18:43:06.811 00 SCX_CPU1_CS_US/3697     wait 5
21-224-18:43:06.811 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-224-18:43:11.815 00 SCX_CPU1_CS_US/3698     
21-224-18:43:11.815 00 SCX_CPU1_CS_US/3699     write ";*********************************************************************"
21-224-18:43:11.816 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:43:11.816 00 SCX_CPU1_CS_US/3700     write ";  Step 5.11: Send the command to validate the file loaded in Step 5.9"
21-224-18:43:11.816 00     SPR-I:OPRO         ;  Step 5.11: Send the command to validate the file loaded in Step 5.9
21-224-18:43:11.816 00 SCX_CPU1_CS_US/3701     write ";*********************************************************************"
21-224-18:43:11.816 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:43:11.816 00 SCX_CPU1_CS_US/3702     ut_setupevents "SCX","CPU1","CFE_TBL",CFE_TBL_VAL_REQ_MADE_INF_EID, "DEBUG", 1
21-224-18:43:11.822 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:43:11.823 00     SPR-I:OPRO         ; Setup event 1 with CFE_TBL DEBUG 16
21-224-18:43:11.823 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:43:11.825 00 SCX_CPU1_CS_US/3703     ut_setupevents "SCX","CPU1","CFE_TBL",CFE_TBL_VALIDATION_INF_EID, "INFO", 2
21-224-18:43:11.831 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:43:11.832 00     SPR-I:OPRO         ; Setup event 2 with CFE_TBL INFO 36
21-224-18:43:11.832 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:43:11.835 00 SCX_CPU1_CS_US/3704     
21-224-18:43:11.835 00 SCX_CPU1_CS_US/3705     cmdCtr = SCX_CPU1_TBL_CMDPC + 1
21-224-18:43:11.835 00 SCX_CPU1_CS_US/3706     
21-224-18:43:11.835 00 SCX_CPU1_CS_US/3707     /SCX_CPU1_TBL_VALIDATE INACTIVE VTABLENAME=memDefTblName
21-224-18:43:11.854 00 SCX_CPU1_CS_US/3708     
21-224-18:43:11.854 00 SCX_CPU1_CS_US/3709     ut_tlmwait SCX_CPU1_TBL_CMDPC, {cmdCtr}
21-224-18:43:11.859 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-224-18:43:12.721 00    TLMH-I:STS          58-012-14:30:34.001 DEBUG CPU=CPU1 APPNAME=CFE_TBL EVENT ID=16 Tbl Services issued validation request for 'CS.DefMemoryTbl'
21-224-18:43:14.722 00    TLMH-I:STS          58-012-14:30:36.004 INFO CPU=CPU1 APPNAME=CS EVENT ID=143 CS Memory Table verification results: good = 5, bad = 0, unused = 11
21-224-18:43:14.723 00    TLMH-I:STS          58-012-14:30:36.004 INFO CPU=CPU1 APPNAME=CFE_TBL EVENT ID=36 CS validation successful for Inactive 'CS.DefMemoryTbl'
21-224-18:43:14.862 00     SPR-I:STTE         WAIT UNTIL completed
21-224-18:43:14.865 00 SCX_CPU1_CS_US/3710     if (UT_TW_Status = UT_Success) then
21-224-18:43:14.865 00 SCX_CPU1_CS_US/3711       write "<*> Passed - User-defined Memory Definition Table validate command sent."
21-224-18:43:14.865 00     SPR-I:OPRO         <*> Passed - User-defined Memory Definition Table validate command sent.
21-224-18:43:14.865 00 SCX_CPU1_CS_US/3712       if (SCX_CPU1_find_event[1].num_found_messages = 1) then
21-224-18:43:14.866 00 SCX_CPU1_CS_US/3713         write "<*> Passed - Event Msg ",SCX_CPU1_find_event[1].eventid," Found!"
21-224-18:43:14.866 00     SPR-I:OPRO         <*> Passed - Event Msg 16 Found!
21-224-18:43:14.866 00 SCX_CPU1_CS_US/3716       endif
21-224-18:43:14.866 00 SCX_CPU1_CS_US/3719     endif
21-224-18:43:14.867 00 SCX_CPU1_CS_US/3720     
21-224-18:43:14.867 00 SCX_CPU1_CS_US/3722     ut_tlmwait SCX_CPU1_find_event[2].num_found_messages, 1
21-224-18:43:14.879 00     SPR-I:STTE         WAIT UNTIL completed
21-224-18:43:14.882 00 SCX_CPU1_CS_US/3723     if (UT_TW_Status = UT_Success) then
21-224-18:43:14.883 00 SCX_CPU1_CS_US/3724       write "<*> Passed - User-defined Memory Definition Table validation event '", SCX_CPU1_find_event[2].eventid,"' found!"
21-224-18:43:14.883 00     SPR-I:OPRO         <*> Passed - User-defined Memory Definition Table validation event '36' found!
21-224-18:43:14.883 00 SCX_CPU1_CS_US/3727     endif
21-224-18:43:14.883 00 SCX_CPU1_CS_US/3728     
21-224-18:43:14.884 00 SCX_CPU1_CS_US/3729     write ";*********************************************************************"
21-224-18:43:14.884 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:43:14.884 00 SCX_CPU1_CS_US/3730     write ";  Step 5.12: Send the command to Activate the file loaded in Step 5.9"
21-224-18:43:14.884 00     SPR-I:OPRO         ;  Step 5.12: Send the command to Activate the file loaded in Step 5.9
21-224-18:43:14.911 00 SCX_CPU1_CS_US/3731     write ";*********************************************************************"
21-224-18:43:14.911 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:43:14.911 00 SCX_CPU1_CS_US/3732     ut_setupevents "SCX","CPU1","CFE_TBL",CFE_TBL_LOAD_PEND_REQ_INF_EID,"DEBUG",1
21-224-18:43:14.913 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:43:14.913 00     SPR-I:OPRO         ; Setup event 1 with CFE_TBL DEBUG 17
21-224-18:43:14.913 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:43:14.914 00 SCX_CPU1_CS_US/3733     ut_setupevents "SCX","CPU1","CFE_TBL",CFE_TBL_UPDATE_SUCCESS_INF_EID,"INFO",2
21-224-18:43:14.916 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:43:14.916 00     SPR-I:OPRO         ; Setup event 2 with CFE_TBL INFO 37
21-224-18:43:14.916 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:43:14.917 00 SCX_CPU1_CS_US/3734     
21-224-18:43:14.917 00 SCX_CPU1_CS_US/3735     cmdCtr = SCX_CPU1_TBL_CMDPC + 1
21-224-18:43:14.917 00 SCX_CPU1_CS_US/3736     
21-224-18:43:14.917 00 SCX_CPU1_CS_US/3737     /SCX_CPU1_TBL_ACTIVATE ATableName=memDefTblName
21-224-18:43:14.920 00 SCX_CPU1_CS_US/3738     
21-224-18:43:14.920 00 SCX_CPU1_CS_US/3739     ut_tlmwait SCX_CPU1_TBL_CMDPC, {cmdCtr}
21-224-18:43:14.923 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-224-18:43:15.713 00    TLMH-I:STS          58-012-14:30:37.001 DEBUG CPU=CPU1 APPNAME=CFE_TBL EVENT ID=17 Tbl Services notifying App that 'CS.DefMemoryTbl' has a load pending
21-224-18:43:18.718 00    TLMH-I:STS          58-012-14:30:40.004 INFO CPU=CPU1 APPNAME=CFE_TBL EVENT ID=37 CS Successfully Updated 'CS.DefMemoryTbl'
21-224-18:43:18.927 00     SPR-I:STTE         WAIT UNTIL completed
21-224-18:43:18.929 00 SCX_CPU1_CS_US/3740     if (UT_TW_Status = UT_Success) then
21-224-18:43:18.929 00 SCX_CPU1_CS_US/3741       write "<*> Passed - Activate User-defined Memory Definition Table command sent properly."
21-224-18:43:18.930 00     SPR-I:OPRO         <*> Passed - Activate User-defined Memory Definition Table command sent properly.
21-224-18:43:18.930 00 SCX_CPU1_CS_US/3744     endif
21-224-18:43:18.930 00 SCX_CPU1_CS_US/3745     
21-224-18:43:18.930 00 SCX_CPU1_CS_US/3747     ut_tlmwait SCX_CPU1_find_event[1].num_found_messages, 1
21-224-18:43:18.937 00     SPR-I:STTE         WAIT UNTIL completed
21-224-18:43:18.938 00 SCX_CPU1_CS_US/3748     if (UT_TW_Status = UT_Success) then
21-224-18:43:18.938 00 SCX_CPU1_CS_US/3749       write "<*> Passed - Event message ",SCX_CPU1_find_event[1].eventid, " received"
21-224-18:43:18.938 00     SPR-I:OPRO         <*> Passed - Event message 17 received
21-224-18:43:18.938 00 SCX_CPU1_CS_US/3752     endif
21-224-18:43:18.938 00 SCX_CPU1_CS_US/3753     
21-224-18:43:18.938 00 SCX_CPU1_CS_US/3755     ut_tlmwait SCX_CPU1_find_event[2].num_found_messages, 1
21-224-18:43:18.943 00     SPR-I:STTE         WAIT UNTIL completed
21-224-18:43:18.944 00 SCX_CPU1_CS_US/3756     if (UT_TW_Status = UT_Success) then
21-224-18:43:18.944 00 SCX_CPU1_CS_US/3757       write "<*> Passed - User-defined Memory Definition Table Updated successfully."
21-224-18:43:18.944 00     SPR-I:OPRO         <*> Passed - User-defined Memory Definition Table Updated successfully.
21-224-18:43:18.959 00 SCX_CPU1_CS_US/3760     endif
21-224-18:43:18.959 00 SCX_CPU1_CS_US/3761     
21-224-18:43:18.959 00 SCX_CPU1_CS_US/3762     wait 5
21-224-18:43:18.959 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-224-18:43:23.963 00 SCX_CPU1_CS_US/3763     
21-224-18:43:23.963 00 SCX_CPU1_CS_US/3764     write ";*********************************************************************"
21-224-18:43:23.963 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:43:23.963 00 SCX_CPU1_CS_US/3765     write ";  Step 5.13: Dump the Results table.        "
21-224-18:43:23.963 00     SPR-I:OPRO         ;  Step 5.13: Dump the Results table.        
21-224-18:43:23.963 00 SCX_CPU1_CS_US/3766     write ";*********************************************************************"
21-224-18:43:23.963 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:43:23.963 00 SCX_CPU1_CS_US/3767     cmdCtr = SCX_CPU1_TBL_CMDPC + 1
21-224-18:43:23.963 00 SCX_CPU1_CS_US/3768     
21-224-18:43:23.963 00 SCX_CPU1_CS_US/3769     s get_tbl_to_cvt (ramDir,memResTblName,"A","cpu1_usrrestbl5_13",hostCPU,resTblId)
21-224-18:43:23.963 00     SPR-I:STS          Loading file /s/opr/accounts/cfs_test/prc/get_tbl_to_cvt.i
21-224-18:43:23.964 00     SPR-I:STS          Procedure GET_TBL_TO_CVT started
21-224-18:43:23.964 00 GET_TBL_TO_CVT/2        ;
21-224-18:43:23.965 00 GET_TBL_TO_CVT/3        local logging = %liv (log_procedure)
21-224-18:43:23.965 00 GET_TBL_TO_CVT/4        %liv (log_procedure) = FALSE
21-224-18:43:23.971 00     SPR-I:OPRO         Sending Command: /SCX_CPU1_TBL_DUMP ACTIVE DTABLENAME="CS.ResMemoryTbl" DFILENAME="/ram/cpu1_usrrestbl5_13"
21-224-18:43:23.984 00     SPR-I:STTE         Wait mode - waiting 15 seconds ...
21-224-18:43:30.718 00    TLMH-I:STS          58-012-14:30:52.004 INFO CPU=CPU1 APPNAME=CFE_TBL EVENT ID=14 Successfully dumped Table 'CS.ResMemoryTbl' to '/ram/cpu1_usrrestbl5_13'
21-224-18:43:38.997 00     SPR-I:OPRO         
21-224-18:43:38.997 00     SPR-I:OPRO            The TBLNAME is: CS.ResMemoryTbl
21-224-18:43:38.997 00     SPR-I:OPRO               The APID is: P0FB1
21-224-18:43:38.997 00     SPR-I:OPRO                The CPU is: CPU3
21-224-18:43:38.997 00     SPR-I:OPRO         The IP Address is: 192.168.1.8
21-224-18:43:38.999 00     SPR-I:OPRO         The perl command is: perl /s/opr/accounts/global/tools/ftp.pl RAM:0 cpu1_usrrestbl5_13 cpu1_usrrestbl5_13 binary 192.168.1.8
21-224-18:43:39.149 00     SPR-I:OPRO         Return code from ftp_file.pl: 0
21-224-18:43:39.149 00     SPR-I:STTE         Wait mode - waiting 15 seconds ...
21-224-18:43:54.161 00     SPR-I:OPRO         
21-224-18:43:54.205 00     SPR-I:OPRO         The unix command is cvt -ws file_list[4017].file_write_time "`date +%y-%j-%T -r /s/opr/accounts/cfs_test/image/cpu1_usrrestbl5_13`"
21-224-18:43:54.206 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-224-18:43:59.210 00 GET_TBL_TO_CVT/238      
21-224-18:43:59.210 00 GET_TBL_TO_CVT/239      ENDPROC
21-224-18:43:59.210 00     SPR-I:STS          Procedure GET_TBL_TO_CVT completed
21-224-18:43:59.212 00 SCX_CPU1_CS_US/3770     wait 5
21-224-18:43:59.213 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-224-18:44:04.216 00 SCX_CPU1_CS_US/3771     
21-224-18:44:04.216 00 SCX_CPU1_CS_US/3772     ut_tlmwait SCX_CPU1_TBL_CMDPC, {cmdCtr}
21-224-18:44:04.222 00     SPR-I:STTE         WAIT UNTIL completed
21-224-18:44:04.223 00 SCX_CPU1_CS_US/3773     if (UT_TW_Status = UT_Success) then
21-224-18:44:04.223 00 SCX_CPU1_CS_US/3774       write "<*> Passed (6008) - Dump of User-defined Memory Results Table successful."
21-224-18:44:04.223 00     SPR-I:OPRO         <*> Passed (6008) - Dump of User-defined Memory Results Table successful.
21-224-18:44:04.223 00 SCX_CPU1_CS_US/3775       ut_setrequirements CS_6008, "P"
21-224-18:44:04.224 00 SCX_CPU1_CS_US/3779     endif
21-224-18:44:04.224 00 SCX_CPU1_CS_US/3780     
21-224-18:44:04.224 00 SCX_CPU1_CS_US/3781     write ";*********************************************************************"
21-224-18:44:04.224 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:44:04.224 00 SCX_CPU1_CS_US/3782     write ";  Step 6.0: Processing Limit Test."
21-224-18:44:04.224 00     SPR-I:OPRO         ;  Step 6.0: Processing Limit Test.
21-224-18:44:04.224 00 SCX_CPU1_CS_US/3783     write ";*********************************************************************"
21-224-18:44:04.224 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:44:04.224 00 SCX_CPU1_CS_US/3784     write ";  Step 6.1: Send the Disable Non-Volatile (Eeprom) Checksumming      "
21-224-18:44:04.224 00     SPR-I:OPRO         ;  Step 6.1: Send the Disable Non-Volatile (Eeprom) Checksumming      
21-224-18:44:04.224 00 SCX_CPU1_CS_US/3785     write ";  command. "
21-224-18:44:04.224 00     SPR-I:OPRO         ;  command. 
21-224-18:44:04.224 00 SCX_CPU1_CS_US/3786     write ";*********************************************************************"
21-224-18:44:04.224 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:44:04.225 00 SCX_CPU1_CS_US/3787     ut_setupevents "SCX", "CPU1", {CSAppName}, CS_DISABLE_EEPROM_INF_EID, "INFO", 1
21-224-18:44:04.226 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:44:04.243 00     SPR-I:OPRO         ; Setup event 1 with CS INFO 37
21-224-18:44:04.243 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:44:04.244 00 SCX_CPU1_CS_US/3788     
21-224-18:44:04.244 00 SCX_CPU1_CS_US/3789     cmdCtr = SCX_CPU1_CS_CMDPC + 1
21-224-18:44:04.244 00 SCX_CPU1_CS_US/3791     /SCX_CPU1_CS_DisableEeprom
21-224-18:44:04.256 00 SCX_CPU1_CS_US/3792     
21-224-18:44:04.256 00 SCX_CPU1_CS_US/3793     ut_tlmwait SCX_CPU1_CS_CMDPC, {cmdCtr}
21-224-18:44:04.259 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-224-18:44:04.717 00    TLMH-I:STS          58-012-14:31:26.001 INFO CPU=CPU1 APPNAME=CS EVENT ID=37 Checksumming of Eeprom is Disabled
21-224-18:44:07.262 00     SPR-I:STTE         WAIT UNTIL completed
21-224-18:44:07.265 00 SCX_CPU1_CS_US/3794     if (UT_TW_Status = UT_Success) then
21-224-18:44:07.265 00 SCX_CPU1_CS_US/3795       write "<*> Passed (1003;2003) - CS DisableEeprom command sent properly."
21-224-18:44:07.265 00     SPR-I:OPRO         <*> Passed (1003;2003) - CS DisableEeprom command sent properly.
21-224-18:44:07.265 00 SCX_CPU1_CS_US/3796       ut_setrequirements CS_1003, "P"
21-224-18:44:07.269 00 SCX_CPU1_CS_US/3797       ut_setrequirements CS_2003, "P"
21-224-18:44:07.273 00 SCX_CPU1_CS_US/3802     endif
21-224-18:44:07.273 00 SCX_CPU1_CS_US/3803     
21-224-18:44:07.273 00 SCX_CPU1_CS_US/3805     ut_tlmwait SCX_CPU1_find_event[1].num_found_messages, 1
21-224-18:44:07.285 00     SPR-I:STTE         WAIT UNTIL completed
21-224-18:44:07.288 00 SCX_CPU1_CS_US/3806     if (UT_TW_Status = UT_Success) then
21-224-18:44:07.288 00 SCX_CPU1_CS_US/3807       write "<*> Passed (1003;2003) - Expected Event Msg ",CS_DISABLE_EEPROM_INF_EID," rcv'd."
21-224-18:44:07.288 00     SPR-I:OPRO         <*> Passed (1003;2003) - Expected Event Msg 37 rcv'd.
21-224-18:44:07.288 00 SCX_CPU1_CS_US/3808       ut_setrequirements CS_1003, "P"
21-224-18:44:07.332 00 SCX_CPU1_CS_US/3809       ut_setrequirements CS_2003, "P"
21-224-18:44:07.333 00 SCX_CPU1_CS_US/3814     endif
21-224-18:44:07.333 00 SCX_CPU1_CS_US/3815     
21-224-18:44:07.333 00 SCX_CPU1_CS_US/3816     wait 5
21-224-18:44:07.333 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-224-18:44:12.338 00 SCX_CPU1_CS_US/3817     
21-224-18:44:12.338 00 SCX_CPU1_CS_US/3818     write ";*********************************************************************"
21-224-18:44:12.338 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:44:12.338 00 SCX_CPU1_CS_US/3819     write ";  Step 6.2: Send the Disable Table Checksumming command. "
21-224-18:44:12.338 00     SPR-I:OPRO         ;  Step 6.2: Send the Disable Table Checksumming command. 
21-224-18:44:12.338 00 SCX_CPU1_CS_US/3820     write ";*********************************************************************"
21-224-18:44:12.338 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:44:12.338 00 SCX_CPU1_CS_US/3821     ut_setupevents "SCX", "CPU1", {CSAppName}, CS_DISABLE_TABLES_INF_EID, "INFO", 1
21-224-18:44:12.344 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:44:12.345 00     SPR-I:OPRO         ; Setup event 1 with CS INFO 67
21-224-18:44:12.345 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:44:12.345 00 SCX_CPU1_CS_US/3822     
21-224-18:44:12.345 00 SCX_CPU1_CS_US/3823     cmdCtr = SCX_CPU1_CS_CMDPC + 1
21-224-18:44:12.346 00 SCX_CPU1_CS_US/3825     /SCX_CPU1_CS_DisableTables
21-224-18:44:12.357 00 SCX_CPU1_CS_US/3826     
21-224-18:44:12.357 00 SCX_CPU1_CS_US/3827     ut_tlmwait SCX_CPU1_CS_CMDPC, {cmdCtr}
21-224-18:44:12.362 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-224-18:44:13.217 00    TLMH-I:STS          58-012-14:31:34.500 INFO CPU=CPU1 APPNAME=CS EVENT ID=67 Checksumming of Tables is Disabled
21-224-18:44:15.365 00     SPR-I:STTE         WAIT UNTIL completed
21-224-18:44:15.368 00 SCX_CPU1_CS_US/3828     if (UT_TW_Status = UT_Success) then
21-224-18:44:15.368 00 SCX_CPU1_CS_US/3829       write "<*> Passed (1003;5002) - CS DisableTables command sent properly."
21-224-18:44:15.368 00     SPR-I:OPRO         <*> Passed (1003;5002) - CS DisableTables command sent properly.
21-224-18:44:15.368 00 SCX_CPU1_CS_US/3830       ut_setrequirements CS_1003, "P"
21-224-18:44:15.371 00 SCX_CPU1_CS_US/3831       ut_setrequirements CS_5002, "P"
21-224-18:44:15.372 00 SCX_CPU1_CS_US/3836     endif
21-224-18:44:15.372 00 SCX_CPU1_CS_US/3837     
21-224-18:44:15.372 00 SCX_CPU1_CS_US/3839     ut_tlmwait SCX_CPU1_find_event[1].num_found_messages, 1
21-224-18:44:15.376 00     SPR-I:STTE         WAIT UNTIL completed
21-224-18:44:15.377 00 SCX_CPU1_CS_US/3840     if (UT_TW_Status = UT_Success) then
21-224-18:44:15.377 00 SCX_CPU1_CS_US/3841       write "<*> Passed (1003;5002) - Expected Event Msg ",CS_DISABLE_TABLES_INF_EID," rcv'd."
21-224-18:44:15.377 00     SPR-I:OPRO         <*> Passed (1003;5002) - Expected Event Msg 67 rcv'd.
21-224-18:44:15.377 00 SCX_CPU1_CS_US/3842       ut_setrequirements CS_1003, "P"
21-224-18:44:15.413 00 SCX_CPU1_CS_US/3843       ut_setrequirements CS_5002, "P"
21-224-18:44:15.413 00 SCX_CPU1_CS_US/3848     endif
21-224-18:44:15.413 00 SCX_CPU1_CS_US/3849     
21-224-18:44:15.414 00 SCX_CPU1_CS_US/3850     wait 5
21-224-18:44:15.414 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-224-18:44:20.417 00 SCX_CPU1_CS_US/3851     
21-224-18:44:20.418 00 SCX_CPU1_CS_US/3852     write ";*********************************************************************"
21-224-18:44:20.418 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:44:20.418 00 SCX_CPU1_CS_US/3853     write ";  Step 6.3: Send the Disable Application Checksumming command. "
21-224-18:44:20.418 00     SPR-I:OPRO         ;  Step 6.3: Send the Disable Application Checksumming command. 
21-224-18:44:20.418 00 SCX_CPU1_CS_US/3854     write ";*********************************************************************"
21-224-18:44:20.418 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:44:20.418 00 SCX_CPU1_CS_US/3855     ut_setupevents "SCX", "CPU1", {CSAppName}, CS_DISABLE_APP_INF_EID, "INFO", 1
21-224-18:44:20.423 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:44:20.423 00     SPR-I:OPRO         ; Setup event 1 with CS INFO 80
21-224-18:44:20.424 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:44:20.424 00 SCX_CPU1_CS_US/3856     
21-224-18:44:20.424 00 SCX_CPU1_CS_US/3857     cmdCtr = SCX_CPU1_CS_CMDPC + 1
21-224-18:44:20.425 00 SCX_CPU1_CS_US/3859     /SCX_CPU1_CS_DisableApps
21-224-18:44:20.437 00 SCX_CPU1_CS_US/3860     
21-224-18:44:20.437 00 SCX_CPU1_CS_US/3861     ut_tlmwait SCX_CPU1_CS_CMDPC, {cmdCtr}
21-224-18:44:20.441 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-224-18:44:21.215 00    TLMH-I:STS          58-012-14:31:42.500 INFO CPU=CPU1 APPNAME=CS EVENT ID=80 Checksumming of App is Disabled
21-224-18:44:23.444 00     SPR-I:STTE         WAIT UNTIL completed
21-224-18:44:23.447 00 SCX_CPU1_CS_US/3862     if (UT_TW_Status = UT_Success) then
21-224-18:44:23.447 00 SCX_CPU1_CS_US/3863       write "<*> Passed (1003;4002) - CS DisableApps command sent properly."
21-224-18:44:23.447 00     SPR-I:OPRO         <*> Passed (1003;4002) - CS DisableApps command sent properly.
21-224-18:44:23.447 00 SCX_CPU1_CS_US/3864       ut_setrequirements CS_1003, "P"
21-224-18:44:23.450 00 SCX_CPU1_CS_US/3865       ut_setrequirements CS_4002, "P"
21-224-18:44:23.451 00 SCX_CPU1_CS_US/3870     endif
21-224-18:44:23.451 00 SCX_CPU1_CS_US/3871     
21-224-18:44:23.451 00 SCX_CPU1_CS_US/3873     ut_tlmwait SCX_CPU1_find_event[1].num_found_messages, 1
21-224-18:44:23.455 00     SPR-I:STTE         WAIT UNTIL completed
21-224-18:44:23.455 00 SCX_CPU1_CS_US/3874     if (UT_TW_Status = UT_Success) then
21-224-18:44:23.456 00 SCX_CPU1_CS_US/3875       write "<*> Passed (1003;4002) - Expected Event Msg ",CS_DISABLE_APP_INF_EID," rcv'd."
21-224-18:44:23.456 00     SPR-I:OPRO         <*> Passed (1003;4002) - Expected Event Msg 80 rcv'd.
21-224-18:44:23.456 00 SCX_CPU1_CS_US/3876       ut_setrequirements CS_1003, "P"
21-224-18:44:23.490 00 SCX_CPU1_CS_US/3877       ut_setrequirements CS_4002, "P"
21-224-18:44:23.491 00 SCX_CPU1_CS_US/3882     endif
21-224-18:44:23.491 00 SCX_CPU1_CS_US/3883     
21-224-18:44:23.491 00 SCX_CPU1_CS_US/3884     wait 5
21-224-18:44:23.491 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-224-18:44:28.495 00 SCX_CPU1_CS_US/3885     
21-224-18:44:28.495 00 SCX_CPU1_CS_US/3886     write ";*********************************************************************"
21-224-18:44:28.495 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:44:28.495 00 SCX_CPU1_CS_US/3887     write ";  Step 6.4: Send the Enable Memory Entry Checksumming command for a "
21-224-18:44:28.496 00     SPR-I:OPRO         ;  Step 6.4: Send the Enable Memory Entry Checksumming command for a 
21-224-18:44:28.496 00 SCX_CPU1_CS_US/3888     write ";  large segment in order for Step 6.5 to work properly."
21-224-18:44:28.496 00     SPR-I:OPRO         ;  large segment in order for Step 6.5 to work properly.
21-224-18:44:28.496 00 SCX_CPU1_CS_US/3889     write ";*********************************************************************"
21-224-18:44:28.496 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:44:28.496 00 SCX_CPU1_CS_US/3890     ut_setupevents "SCX","CPU1",{CSAppName},CS_ENABLE_MEMORY_ENTRY_INF_EID,"INFO", 1
21-224-18:44:28.501 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:44:28.501 00     SPR-I:OPRO         ; Setup event 1 with CS INFO 61
21-224-18:44:28.501 00     SPR-I:OPRO         ;***********************************************************************
21-224-18:44:28.502 00 SCX_CPU1_CS_US/3891     
21-224-18:44:28.502 00 SCX_CPU1_CS_US/3892     cmdCtr = SCX_CPU1_CS_CMDPC + 1
21-224-18:44:28.502 00 SCX_CPU1_CS_US/3894     /SCX_CPU1_CS_EnableMemoryEntry EntryID=2
21-224-18:44:28.513 00 SCX_CPU1_CS_US/3895     
21-224-18:44:28.513 00 SCX_CPU1_CS_US/3896     ut_tlmwait SCX_CPU1_CS_CMDPC, {cmdCtr}
21-224-18:44:28.517 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-224-18:44:29.217 00    TLMH-I:STS          58-012-14:31:50.500 INFO CPU=CPU1 APPNAME=CS EVENT ID=61 Checksumming of Memory Entry ID 2 is Enabled
21-224-18:44:31.520 00     SPR-I:STTE         WAIT UNTIL completed
21-224-18:44:31.523 00 SCX_CPU1_CS_US/3897     if (UT_TW_Status = UT_Success) then
21-224-18:44:31.523 00 SCX_CPU1_CS_US/3898       write "<*> Passed (1003;6003) - CS Enable User-defined Memory Item command sent properly."
21-224-18:44:31.524 00     SPR-I:OPRO         <*> Passed (1003;6003) - CS Enable User-defined Memory Item command sent properly.
21-224-18:44:31.524 00 SCX_CPU1_CS_US/3899       ut_setrequirements CS_1003, "P"
21-224-18:44:31.528 00 SCX_CPU1_CS_US/3900       ut_setrequirements CS_6003, "P"
21-224-18:44:31.530 00 SCX_CPU1_CS_US/3905     endif
21-224-18:44:31.530 00 SCX_CPU1_CS_US/3906     
21-224-18:44:31.530 00 SCX_CPU1_CS_US/3908     ut_tlmwait SCX_CPU1_find_event[1].num_found_messages, 1
21-224-18:44:31.534 00     SPR-I:STTE         WAIT UNTIL completed
21-224-18:44:31.535 00 SCX_CPU1_CS_US/3909     if (UT_TW_Status = UT_Success) then
21-224-18:44:31.535 00 SCX_CPU1_CS_US/3910       write "<*> Passed (1003;6003) - Expected Event Msg ",CS_ENABLE_MEMORY_ENTRY_INF_EID," rcv'd."
21-224-18:44:31.535 00     SPR-I:OPRO         <*> Passed (1003;6003) - Expected Event Msg 61 rcv'd.
21-224-18:44:31.535 00 SCX_CPU1_CS_US/3911       ut_setrequirements CS_1003, "P"
21-224-18:44:31.571 00 SCX_CPU1_CS_US/3912       ut_setrequirements CS_6003, "P"
21-224-18:44:31.573 00 SCX_CPU1_CS_US/3917     endif
21-224-18:44:31.573 00 SCX_CPU1_CS_US/3918     
21-224-18:44:31.573 00 SCX_CPU1_CS_US/3919     wait 5
21-224-18:44:31.573 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-224-18:44:36.576 00 SCX_CPU1_CS_US/3920     
21-224-18:44:36.577 00 SCX_CPU1_CS_US/3921     write ";*********************************************************************"
21-224-18:44:36.577 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:44:36.577 00 SCX_CPU1_CS_US/3922     write ";  Step 6.5: Constantly Dump the User-defined Memory Results table to "
21-224-18:44:36.577 00     SPR-I:OPRO         ;  Step 6.5: Constantly Dump the User-defined Memory Results table to 
21-224-18:44:36.577 00 SCX_CPU1_CS_US/3923     write ";  determine if the CS application is segmenting the CRC calculation  "
21-224-18:44:36.577 00     SPR-I:OPRO         ;  determine if the CS application is segmenting the CRC calculation  
21-224-18:44:36.577 00 SCX_CPU1_CS_US/3924     write ";  each cycle. "
21-224-18:44:36.578 00     SPR-I:OPRO         ;  each cycle. 
21-224-18:44:36.578 00 SCX_CPU1_CS_US/3925     write ";*********************************************************************"
21-224-18:44:36.578 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:44:36.578 00 SCX_CPU1_CS_US/3928     keepDumpingResults=FALSE
21-224-18:44:36.578 00 SCX_CPU1_CS_US/3929     local loopCtr = 1
21-224-18:44:36.578 00 SCX_CPU1_CS_US/3930     local segmentedCRC=FALSE
21-224-18:44:36.579 00 SCX_CPU1_CS_US/3931     
21-224-18:44:36.579 00 SCX_CPU1_CS_US/3932     while (keepDumpingResults = FALSE) do
21-224-18:44:36.579 00 SCX_CPU1_CS_US/3933       s get_tbl_to_cvt (ramDir,memResTblName,"A","cpu1_usrrestbl6_5",hostCPU,resTblId)
21-224-18:44:36.580 00     SPR-I:STS          Loading file /s/opr/accounts/cfs_test/prc/get_tbl_to_cvt.i
21-224-18:44:36.583 00     SPR-I:STS          Procedure GET_TBL_TO_CVT started
21-224-18:44:36.584 00 GET_TBL_TO_CVT/2        ;
21-224-18:44:36.584 00 GET_TBL_TO_CVT/3        local logging = %liv (log_procedure)
21-224-18:44:36.584 00 GET_TBL_TO_CVT/4        %liv (log_procedure) = FALSE
21-224-18:44:36.592 00     SPR-I:OPRO         Sending Command: /SCX_CPU1_TBL_DUMP ACTIVE DTABLENAME="CS.ResMemoryTbl" DFILENAME="/ram/cpu1_usrrestbl6_5"
21-224-18:44:36.605 00     SPR-I:STTE         Wait mode - waiting 15 seconds ...
21-224-18:44:42.721 00    TLMH-I:STS          58-012-14:32:04.004 INFO CPU=CPU1 APPNAME=CFE_TBL EVENT ID=14 Successfully dumped Table 'CS.ResMemoryTbl' to '/ram/cpu1_usrrestbl6_5'
21-224-18:44:51.619 00     SPR-I:OPRO         
21-224-18:44:51.619 00     SPR-I:OPRO            The TBLNAME is: CS.ResMemoryTbl
21-224-18:44:51.619 00     SPR-I:OPRO               The APID is: P0FB1
21-224-18:44:51.619 00     SPR-I:OPRO                The CPU is: CPU3
21-224-18:44:51.620 00     SPR-I:OPRO         The IP Address is: 192.168.1.8
21-224-18:44:51.623 00     SPR-I:OPRO         The perl command is: perl /s/opr/accounts/global/tools/ftp.pl RAM:0 cpu1_usrrestbl6_5 cpu1_usrrestbl6_5 binary 192.168.1.8
21-224-18:44:51.769 00     SPR-I:OPRO         Return code from ftp_file.pl: 0
21-224-18:44:51.769 00     SPR-I:STTE         Wait mode - waiting 15 seconds ...
21-224-18:45:06.781 00     SPR-I:OPRO         
21-224-18:45:06.829 00     SPR-I:OPRO         The unix command is cvt -ws file_list[4017].file_write_time "`date +%y-%j-%T -r /s/opr/accounts/cfs_test/image/cpu1_usrrestbl6_5`"
21-224-18:45:06.829 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-224-18:45:11.835 00 GET_TBL_TO_CVT/238      
21-224-18:45:11.835 00 GET_TBL_TO_CVT/239      ENDPROC
21-224-18:45:11.835 00     SPR-I:STS          Procedure GET_TBL_TO_CVT completed
21-224-18:45:11.837 00 SCX_CPU1_CS_US/3934       wait 3
21-224-18:45:11.838 00     SPR-I:STTE         Wait mode - waiting 3 seconds ...
21-224-18:45:14.841 00 SCX_CPU1_CS_US/3935     
21-224-18:45:14.841 00 SCX_CPU1_CS_US/3937       for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 DO
21-224-18:45:14.842 00 SCX_CPU1_CS_US/3939         if (p@SCX_CPU1_CS_MEM_RESULT_TABLE[i].State <> "Empty") AND ;;
21-224-18:45:14.842 00 SCX_CPU1_CS_US/3940            (SCX_CPU1_CS_MEM_RESULT_TABLE[i].ByteOffset <> 0) OR ;;
21-224-18:45:14.842 00 SCX_CPU1_CS_US/3941            (SCX_CPU1_CS_MEM_RESULT_TABLE[i].TempCRC <> 0) AND ;;
21-224-18:45:14.842 00 SCX_CPU1_CS_US/3942            (keepDumpingResults = FALSE) then
21-224-18:45:14.843 00 SCX_CPU1_CS_US/3945         endif
21-224-18:45:14.843 00 SCX_CPU1_CS_US/3946       enddo
21-224-18:45:14.844 00 SCX_CPU1_CS_US/3937       for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 DO
21-224-18:45:14.845 00 SCX_CPU1_CS_US/3939         if (p@SCX_CPU1_CS_MEM_RESULT_TABLE[i].State <> "Empty") AND ;;
21-224-18:45:14.845 00 SCX_CPU1_CS_US/3940            (SCX_CPU1_CS_MEM_RESULT_TABLE[i].ByteOffset <> 0) OR ;;
21-224-18:45:14.845 00 SCX_CPU1_CS_US/3941            (SCX_CPU1_CS_MEM_RESULT_TABLE[i].TempCRC <> 0) AND ;;
21-224-18:45:14.845 00 SCX_CPU1_CS_US/3942            (keepDumpingResults = FALSE) then
21-224-18:45:14.846 00 SCX_CPU1_CS_US/3945         endif
21-224-18:45:14.846 00 SCX_CPU1_CS_US/3946       enddo
21-224-18:45:14.847 00 SCX_CPU1_CS_US/3937       for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 DO
21-224-18:45:14.847 00 SCX_CPU1_CS_US/3939         if (p@SCX_CPU1_CS_MEM_RESULT_TABLE[i].State <> "Empty") AND ;;
21-224-18:45:14.847 00 SCX_CPU1_CS_US/3940            (SCX_CPU1_CS_MEM_RESULT_TABLE[i].ByteOffset <> 0) OR ;;
21-224-18:45:14.847 00 SCX_CPU1_CS_US/3941            (SCX_CPU1_CS_MEM_RESULT_TABLE[i].TempCRC <> 0) AND ;;
21-224-18:45:14.848 00 SCX_CPU1_CS_US/3942            (keepDumpingResults = FALSE) then
21-224-18:45:14.849 00 SCX_CPU1_CS_US/3943           keepDumpingResults = TRUE
21-224-18:45:14.849 00 SCX_CPU1_CS_US/3944           segmentedCRC = TRUE
21-224-18:45:14.849 00 SCX_CPU1_CS_US/3945         endif
21-224-18:45:14.849 00 SCX_CPU1_CS_US/3946       enddo
21-224-18:45:14.851 00 SCX_CPU1_CS_US/3937       for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 DO
21-224-18:45:14.851 00 SCX_CPU1_CS_US/3939         if (p@SCX_CPU1_CS_MEM_RESULT_TABLE[i].State <> "Empty") AND ;;
21-224-18:45:14.852 00 SCX_CPU1_CS_US/3940            (SCX_CPU1_CS_MEM_RESULT_TABLE[i].ByteOffset <> 0) OR ;;
21-224-18:45:14.852 00 SCX_CPU1_CS_US/3941            (SCX_CPU1_CS_MEM_RESULT_TABLE[i].TempCRC <> 0) AND ;;
21-224-18:45:14.852 00 SCX_CPU1_CS_US/3942            (keepDumpingResults = FALSE) then
21-224-18:45:14.853 00 SCX_CPU1_CS_US/3945         endif
21-224-18:45:14.853 00 SCX_CPU1_CS_US/3946       enddo
21-224-18:45:14.855 00 SCX_CPU1_CS_US/3937       for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 DO
21-224-18:45:14.855 00 SCX_CPU1_CS_US/3939         if (p@SCX_CPU1_CS_MEM_RESULT_TABLE[i].State <> "Empty") AND ;;
21-224-18:45:14.856 00 SCX_CPU1_CS_US/3940            (SCX_CPU1_CS_MEM_RESULT_TABLE[i].ByteOffset <> 0) OR ;;
21-224-18:45:14.856 00 SCX_CPU1_CS_US/3941            (SCX_CPU1_CS_MEM_RESULT_TABLE[i].TempCRC <> 0) AND ;;
21-224-18:45:14.856 00 SCX_CPU1_CS_US/3942            (keepDumpingResults = FALSE) then
21-224-18:45:14.857 00 SCX_CPU1_CS_US/3945         endif
21-224-18:45:14.857 00 SCX_CPU1_CS_US/3946       enddo
21-224-18:45:14.859 00 SCX_CPU1_CS_US/3937       for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 DO
21-224-18:45:14.859 00 SCX_CPU1_CS_US/3939         if (p@SCX_CPU1_CS_MEM_RESULT_TABLE[i].State <> "Empty") AND ;;
21-224-18:45:14.859 00 SCX_CPU1_CS_US/3940            (SCX_CPU1_CS_MEM_RESULT_TABLE[i].ByteOffset <> 0) OR ;;
21-224-18:45:14.859 00 SCX_CPU1_CS_US/3941            (SCX_CPU1_CS_MEM_RESULT_TABLE[i].TempCRC <> 0) AND ;;
21-224-18:45:14.859 00 SCX_CPU1_CS_US/3942            (keepDumpingResults = FALSE) then
21-224-18:45:14.860 00 SCX_CPU1_CS_US/3945         endif
21-224-18:45:14.860 00 SCX_CPU1_CS_US/3946       enddo
21-224-18:45:14.862 00 SCX_CPU1_CS_US/3937       for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 DO
21-224-18:45:14.862 00 SCX_CPU1_CS_US/3939         if (p@SCX_CPU1_CS_MEM_RESULT_TABLE[i].State <> "Empty") AND ;;
21-224-18:45:14.862 00 SCX_CPU1_CS_US/3940            (SCX_CPU1_CS_MEM_RESULT_TABLE[i].ByteOffset <> 0) OR ;;
21-224-18:45:14.862 00 SCX_CPU1_CS_US/3941            (SCX_CPU1_CS_MEM_RESULT_TABLE[i].TempCRC <> 0) AND ;;
21-224-18:45:14.862 00 SCX_CPU1_CS_US/3942            (keepDumpingResults = FALSE) then
21-224-18:45:14.863 00 SCX_CPU1_CS_US/3945         endif
21-224-18:45:14.863 00 SCX_CPU1_CS_US/3946       enddo
21-224-18:45:14.866 00 SCX_CPU1_CS_US/3937       for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 DO
21-224-18:45:14.866 00 SCX_CPU1_CS_US/3939         if (p@SCX_CPU1_CS_MEM_RESULT_TABLE[i].State <> "Empty") AND ;;
21-224-18:45:14.866 00 SCX_CPU1_CS_US/3940            (SCX_CPU1_CS_MEM_RESULT_TABLE[i].ByteOffset <> 0) OR ;;
21-224-18:45:14.866 00 SCX_CPU1_CS_US/3941            (SCX_CPU1_CS_MEM_RESULT_TABLE[i].TempCRC <> 0) AND ;;
21-224-18:45:14.866 00 SCX_CPU1_CS_US/3942            (keepDumpingResults = FALSE) then
21-224-18:45:14.867 00 SCX_CPU1_CS_US/3945         endif
21-224-18:45:14.868 00 SCX_CPU1_CS_US/3946       enddo
21-224-18:45:14.870 00 SCX_CPU1_CS_US/3937       for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 DO
21-224-18:45:14.870 00 SCX_CPU1_CS_US/3939         if (p@SCX_CPU1_CS_MEM_RESULT_TABLE[i].State <> "Empty") AND ;;
21-224-18:45:14.870 00 SCX_CPU1_CS_US/3940            (SCX_CPU1_CS_MEM_RESULT_TABLE[i].ByteOffset <> 0) OR ;;
21-224-18:45:14.870 00 SCX_CPU1_CS_US/3941            (SCX_CPU1_CS_MEM_RESULT_TABLE[i].TempCRC <> 0) AND ;;
21-224-18:45:14.870 00 SCX_CPU1_CS_US/3942            (keepDumpingResults = FALSE) then
21-224-18:45:14.871 00 SCX_CPU1_CS_US/3945         endif
21-224-18:45:14.871 00 SCX_CPU1_CS_US/3946       enddo
21-224-18:45:14.873 00 SCX_CPU1_CS_US/3937       for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 DO
21-224-18:45:14.873 00 SCX_CPU1_CS_US/3939         if (p@SCX_CPU1_CS_MEM_RESULT_TABLE[i].State <> "Empty") AND ;;
21-224-18:45:14.873 00 SCX_CPU1_CS_US/3940            (SCX_CPU1_CS_MEM_RESULT_TABLE[i].ByteOffset <> 0) OR ;;
21-224-18:45:14.873 00 SCX_CPU1_CS_US/3941            (SCX_CPU1_CS_MEM_RESULT_TABLE[i].TempCRC <> 0) AND ;;
21-224-18:45:14.873 00 SCX_CPU1_CS_US/3942            (keepDumpingResults = FALSE) then
21-224-18:45:14.874 00 SCX_CPU1_CS_US/3945         endif
21-224-18:45:14.874 00 SCX_CPU1_CS_US/3946       enddo
21-224-18:45:14.876 00 SCX_CPU1_CS_US/3937       for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 DO
21-224-18:45:14.876 00 SCX_CPU1_CS_US/3939         if (p@SCX_CPU1_CS_MEM_RESULT_TABLE[i].State <> "Empty") AND ;;
21-224-18:45:14.876 00 SCX_CPU1_CS_US/3940            (SCX_CPU1_CS_MEM_RESULT_TABLE[i].ByteOffset <> 0) OR ;;
21-224-18:45:14.876 00 SCX_CPU1_CS_US/3941            (SCX_CPU1_CS_MEM_RESULT_TABLE[i].TempCRC <> 0) AND ;;
21-224-18:45:14.876 00 SCX_CPU1_CS_US/3942            (keepDumpingResults = FALSE) then
21-224-18:45:14.876 00 SCX_CPU1_CS_US/3945         endif
21-224-18:45:14.877 00 SCX_CPU1_CS_US/3946       enddo
21-224-18:45:14.877 00 SCX_CPU1_CS_US/3937       for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 DO
21-224-18:45:14.878 00 SCX_CPU1_CS_US/3939         if (p@SCX_CPU1_CS_MEM_RESULT_TABLE[i].State <> "Empty") AND ;;
21-224-18:45:14.878 00 SCX_CPU1_CS_US/3940            (SCX_CPU1_CS_MEM_RESULT_TABLE[i].ByteOffset <> 0) OR ;;
21-224-18:45:14.878 00 SCX_CPU1_CS_US/3941            (SCX_CPU1_CS_MEM_RESULT_TABLE[i].TempCRC <> 0) AND ;;
21-224-18:45:14.878 00 SCX_CPU1_CS_US/3942            (keepDumpingResults = FALSE) then
21-224-18:45:14.878 00 SCX_CPU1_CS_US/3945         endif
21-224-18:45:14.878 00 SCX_CPU1_CS_US/3946       enddo
21-224-18:45:14.879 00 SCX_CPU1_CS_US/3937       for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 DO
21-224-18:45:14.879 00 SCX_CPU1_CS_US/3939         if (p@SCX_CPU1_CS_MEM_RESULT_TABLE[i].State <> "Empty") AND ;;
21-224-18:45:14.879 00 SCX_CPU1_CS_US/3940            (SCX_CPU1_CS_MEM_RESULT_TABLE[i].ByteOffset <> 0) OR ;;
21-224-18:45:14.879 00 SCX_CPU1_CS_US/3941            (SCX_CPU1_CS_MEM_RESULT_TABLE[i].TempCRC <> 0) AND ;;
21-224-18:45:14.879 00 SCX_CPU1_CS_US/3942            (keepDumpingResults = FALSE) then
21-224-18:45:14.880 00 SCX_CPU1_CS_US/3945         endif
21-224-18:45:14.880 00 SCX_CPU1_CS_US/3946       enddo
21-224-18:45:14.881 00 SCX_CPU1_CS_US/3937       for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 DO
21-224-18:45:14.881 00 SCX_CPU1_CS_US/3939         if (p@SCX_CPU1_CS_MEM_RESULT_TABLE[i].State <> "Empty") AND ;;
21-224-18:45:14.881 00 SCX_CPU1_CS_US/3940            (SCX_CPU1_CS_MEM_RESULT_TABLE[i].ByteOffset <> 0) OR ;;
21-224-18:45:14.881 00 SCX_CPU1_CS_US/3941            (SCX_CPU1_CS_MEM_RESULT_TABLE[i].TempCRC <> 0) AND ;;
21-224-18:45:14.881 00 SCX_CPU1_CS_US/3942            (keepDumpingResults = FALSE) then
21-224-18:45:14.882 00 SCX_CPU1_CS_US/3945         endif
21-224-18:45:14.882 00 SCX_CPU1_CS_US/3946       enddo
21-224-18:45:14.882 00 SCX_CPU1_CS_US/3937       for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 DO
21-224-18:45:14.883 00 SCX_CPU1_CS_US/3939         if (p@SCX_CPU1_CS_MEM_RESULT_TABLE[i].State <> "Empty") AND ;;
21-224-18:45:14.883 00 SCX_CPU1_CS_US/3940            (SCX_CPU1_CS_MEM_RESULT_TABLE[i].ByteOffset <> 0) OR ;;
21-224-18:45:14.883 00 SCX_CPU1_CS_US/3941            (SCX_CPU1_CS_MEM_RESULT_TABLE[i].TempCRC <> 0) AND ;;
21-224-18:45:14.883 00 SCX_CPU1_CS_US/3942            (keepDumpingResults = FALSE) then
21-224-18:45:14.883 00 SCX_CPU1_CS_US/3945         endif
21-224-18:45:14.883 00 SCX_CPU1_CS_US/3946       enddo
21-224-18:45:14.884 00 SCX_CPU1_CS_US/3937       for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 DO
21-224-18:45:14.884 00 SCX_CPU1_CS_US/3939         if (p@SCX_CPU1_CS_MEM_RESULT_TABLE[i].State <> "Empty") AND ;;
21-224-18:45:14.884 00 SCX_CPU1_CS_US/3940            (SCX_CPU1_CS_MEM_RESULT_TABLE[i].ByteOffset <> 0) OR ;;
21-224-18:45:14.884 00 SCX_CPU1_CS_US/3941            (SCX_CPU1_CS_MEM_RESULT_TABLE[i].TempCRC <> 0) AND ;;
21-224-18:45:14.884 00 SCX_CPU1_CS_US/3942            (keepDumpingResults = FALSE) then
21-224-18:45:14.884 00 SCX_CPU1_CS_US/3945         endif
21-224-18:45:14.885 00 SCX_CPU1_CS_US/3946       enddo
21-224-18:45:14.886 00 SCX_CPU1_CS_US/3937       for i = 0 to CS_MAX_NUM_MEMORY_TABLE_ENTRIES-1 DO
21-224-18:45:14.886 00 SCX_CPU1_CS_US/3947     
21-224-18:45:14.886 00 SCX_CPU1_CS_US/3948       if (loopCtr > 15) then
21-224-18:45:14.886 00 SCX_CPU1_CS_US/3950       else
21-224-18:45:14.886 00 SCX_CPU1_CS_US/3951         loopCtr = loopCtr + 1
21-224-18:45:14.886 00 SCX_CPU1_CS_US/3952       endif
21-224-18:45:14.886 00 SCX_CPU1_CS_US/3953     enddo
21-224-18:45:14.886 00 SCX_CPU1_CS_US/3954     
21-224-18:45:14.886 00 SCX_CPU1_CS_US/3955     if (segmentedCRC = TRUE) then
21-224-18:45:14.886 00 SCX_CPU1_CS_US/3956       write "<*> Passed (7000) -  Segmenting has occurred for User-defined Memory."
21-224-18:45:14.886 00     SPR-I:OPRO         <*> Passed (7000) -  Segmenting has occurred for User-defined Memory.
21-224-18:45:14.888 00 SCX_CPU1_CS_US/3957       ut_setrequirements CS_7000, "P"
21-224-18:45:14.890 00 SCX_CPU1_CS_US/3961     endif
21-224-18:45:14.890 00 SCX_CPU1_CS_US/3962     
21-224-18:45:14.890 00 SCX_CPU1_CS_US/3963     write ";*********************************************************************"
21-224-18:45:14.890 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:45:14.890 00 SCX_CPU1_CS_US/3964     write ";  Step 7.0: Definition Table Initialization Test."
21-224-18:45:14.890 00     SPR-I:OPRO         ;  Step 7.0: Definition Table Initialization Test.
21-224-18:45:14.890 00 SCX_CPU1_CS_US/3965     write ";*********************************************************************"
21-224-18:45:14.890 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:45:14.890 00 SCX_CPU1_CS_US/3966     write ";  Step 7.1: Send the command to stop the CS Application and the "
21-224-18:45:14.890 00     SPR-I:OPRO         ;  Step 7.1: Send the command to stop the CS Application and the 
21-224-18:45:14.890 00 SCX_CPU1_CS_US/3967     write ";  TST_CS Application. "
21-224-18:45:14.890 00     SPR-I:OPRO         ;  TST_CS Application. 
21-224-18:45:14.890 00 SCX_CPU1_CS_US/3968     write ";*********************************************************************"
21-224-18:45:14.890 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:45:14.890 00 SCX_CPU1_CS_US/3969     ;/SCX_CPU1_ES_DELETEAPP Application="TST_CS"
21-224-18:45:14.890 00 SCX_CPU1_CS_US/3970     ;wait 5
21-224-18:45:14.890 00 SCX_CPU1_CS_US/3971     ;/SCX_CPU1_ES_DELETEAPP Application=CSAppName
21-224-18:45:14.890 00 SCX_CPU1_CS_US/3972     ;wait 5
21-224-18:45:14.890 00 SCX_CPU1_CS_US/3973     
21-224-18:45:14.890 00 SCX_CPU1_CS_US/3974     write ";*********************************************************************"
21-224-18:45:14.890 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:45:14.901 00 SCX_CPU1_CS_US/3975     write ";  Step 7.2: Delete the User-defined Memory Definition table default "
21-224-18:45:14.901 00     SPR-I:OPRO         ;  Step 7.2: Delete the User-defined Memory Definition table default 
21-224-18:45:14.901 00 SCX_CPU1_CS_US/3976     write ";  load file from CPU1. "
21-224-18:45:14.901 00     SPR-I:OPRO         ;  load file from CPU1. 
21-224-18:45:14.901 00 SCX_CPU1_CS_US/3977     write ";*********************************************************************"
21-224-18:45:14.901 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:45:14.901 00 SCX_CPU1_CS_US/3978     s ftp_file ("CF:0","na",tableFileName,hostCPU,"R")
21-224-18:45:14.901 00     SPR-I:STS          Loading file /s/opr/accounts/cfs_test/prc/ftp_file.i
21-224-18:45:14.901 00     SPR-I:STS          Procedure FTP_FILE started
21-224-18:45:14.901 00       FTP_FILE/2        ;
21-224-18:45:14.901 00       FTP_FILE/3        local logging = %liv (log_procedure)
21-224-18:45:14.901 00       FTP_FILE/4        %liv (log_procedure) = FALSE
21-224-18:45:14.994 00     SPR-I:OPRO         Return code from ftp_file.pl: 0
21-224-18:45:14.994 00       FTP_FILE/85       ENDPROC
21-224-18:45:14.994 00     SPR-I:STS          Procedure FTP_FILE completed
21-224-18:45:14.995 00 SCX_CPU1_CS_US/3979     
21-224-18:45:14.995 00 SCX_CPU1_CS_US/3980     write ";*********************************************************************"
21-224-18:45:14.995 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:45:14.995 00 SCX_CPU1_CS_US/3981     write ";  Step 7.3: Start the CS and TST_CS applications. "
21-224-18:45:14.995 00     SPR-I:OPRO         ;  Step 7.3: Start the CS and TST_CS applications. 
21-224-18:45:14.995 00 SCX_CPU1_CS_US/3982     write ";*********************************************************************"
21-224-18:45:14.995 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:45:14.995 00 SCX_CPU1_CS_US/3983     ;s scx_cpu1_cs_start_apps("7.3")
21-224-18:45:14.995 00 SCX_CPU1_CS_US/3984     /SCX_CPU1_ES_RESTARTAPP Application=CSAppName
21-224-18:45:14.997 00 SCX_CPU1_CS_US/3985     wait 5
21-224-18:45:14.997 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-224-18:45:15.717 00    TLMH-I:STS          58-012-14:32:37.021 INFO CPU=CPU1 APPNAME=CS EVENT ID=149 App terminating, RunStatus:0x00000005
21-224-18:45:15.718 00    TLMH-I:STS          58-012-14:32:37.193 INFO CPU=CPU1 APPNAME=CFE_ES EVENT ID=10 Restart Application CS Completed, AppID=1114124
21-224-18:45:15.719 00    TLMH-I:STS          58-012-14:32:37.283 INFO CPU=CPU1 APPNAME=CS EVENT ID=144 CS Eeprom Table verification results: good = 0, bad = 0, unused = 16
21-224-18:45:15.720 00    TLMH-I:STS          58-012-14:32:37.284 DEBUG CPU=CPU1 APPNAME=CFE_TBL EVENT ID=35 Successfully loaded 'CS.DefEepromTbl' from '/cf/cs_eepromtbl.tbl'
21-224-18:45:15.721 00    TLMH-I:STS          58-012-14:32:37.284 INFO CPU=CPU1 APPNAME=CS EVENT ID=107 CS Eeprom Table: No valid entries in the table
21-224-18:45:15.722 00    TLMH-I:STS          58-012-14:32:37.300 INFO CPU=CPU1 APPNAME=CS EVENT ID=143 CS Memory Table verification results: good = 0, bad = 0, unused = 16
21-224-18:45:15.723 00    TLMH-I:STS          58-012-14:32:37.301 DEBUG CPU=CPU1 APPNAME=CFE_TBL EVENT ID=35 Successfully loaded 'CS.DefMemoryTbl' from 'Addr 0x003AC360'
21-224-18:45:15.724 00    TLMH-I:STS          58-012-14:32:37.301 INFO CPU=CPU1 APPNAME=CS EVENT ID=107 CS Memory Table: No valid entries in the table
21-224-18:45:15.726 00    TLMH-I:STS          58-012-14:32:37.335 INFO CPU=CPU1 APPNAME=CS EVENT ID=142 CS Apps Table verification results: good = 0, bad = 0, unused = 24
21-224-18:45:15.727 00    TLMH-I:STS          58-012-14:32:37.335 DEBUG CPU=CPU1 APPNAME=CFE_TBL EVENT ID=35 Successfully loaded 'CS.DefAppTbl' from '/cf/cs_apptbl.tbl'
21-224-18:45:15.728 00    TLMH-I:STS          58-012-14:32:37.335 INFO CPU=CPU1 APPNAME=CS EVENT ID=108 CS Apps Table: No valid entries in the table
21-224-18:45:15.729 00    TLMH-I:STS          58-012-14:32:37.371 INFO CPU=CPU1 APPNAME=CS EVENT ID=139 CS Tables Table verification results: good = 0, bad = 0, unused = 24
21-224-18:45:15.730 00    TLMH-I:STS          58-012-14:32:37.371 DEBUG CPU=CPU1 APPNAME=CFE_TBL EVENT ID=35 Successfully loaded 'CS.DefTablesTbl' from '/cf/cs_tablestbl.tbl'
21-224-18:45:15.731 00    TLMH-I:STS          58-012-14:32:37.371 INFO CPU=CPU1 APPNAME=CS EVENT ID=109 CS Tables Table: No valid entries in the table
21-224-18:45:15.732 00    TLMH-I:STS          58-012-14:32:37.372 INFO CPU=CPU1 APPNAME=CS EVENT ID=1 CS Initialized. Version 2.5.0.0
21-224-18:45:20.000 00 SCX_CPU1_CS_US/3986     
21-224-18:45:20.000 00 SCX_CPU1_CS_US/3987     write ";*********************************************************************"
21-224-18:45:20.001 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:45:20.001 00 SCX_CPU1_CS_US/3988     write ";  Step 7.4: Dump the Results table.        "
21-224-18:45:20.001 00     SPR-I:OPRO         ;  Step 7.4: Dump the Results table.        
21-224-18:45:20.001 00 SCX_CPU1_CS_US/3989     write ";*********************************************************************"
21-224-18:45:20.001 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:45:20.001 00 SCX_CPU1_CS_US/3990     cmdCtr = SCX_CPU1_TBL_CMDPC + 1
21-224-18:45:20.001 00 SCX_CPU1_CS_US/3991     
21-224-18:45:20.001 00 SCX_CPU1_CS_US/3992     s get_tbl_to_cvt (ramDir,memResTblName,"A","cpu1_usrrestbl7_4",hostCPU,resTblId)
21-224-18:45:20.001 00     SPR-I:STS          Loading file /s/opr/accounts/cfs_test/prc/get_tbl_to_cvt.i
21-224-18:45:20.003 00     SPR-I:STS          Procedure GET_TBL_TO_CVT started
21-224-18:45:20.003 00 GET_TBL_TO_CVT/2        ;
21-224-18:45:20.003 00 GET_TBL_TO_CVT/3        local logging = %liv (log_procedure)
21-224-18:45:20.003 00 GET_TBL_TO_CVT/4        %liv (log_procedure) = FALSE
21-224-18:45:20.016 00     SPR-I:OPRO         Sending Command: /SCX_CPU1_TBL_DUMP ACTIVE DTABLENAME="CS.ResMemoryTbl" DFILENAME="/ram/cpu1_usrrestbl7_4"
21-224-18:45:20.020 00     SPR-I:STTE         Wait mode - waiting 15 seconds ...
21-224-18:45:26.714 00    TLMH-I:STS          58-012-14:32:48.004 INFO CPU=CPU1 APPNAME=CFE_TBL EVENT ID=14 Successfully dumped Table 'CS.ResMemoryTbl' to '/ram/cpu1_usrrestbl7_4'
21-224-18:45:35.035 00     SPR-I:OPRO         
21-224-18:45:35.035 00     SPR-I:OPRO            The TBLNAME is: CS.ResMemoryTbl
21-224-18:45:35.035 00     SPR-I:OPRO               The APID is: P0FB1
21-224-18:45:35.035 00     SPR-I:OPRO                The CPU is: CPU3
21-224-18:45:35.035 00     SPR-I:OPRO         The IP Address is: 192.168.1.8
21-224-18:45:35.036 00     SPR-I:OPRO         The perl command is: perl /s/opr/accounts/global/tools/ftp.pl RAM:0 cpu1_usrrestbl7_4 cpu1_usrrestbl7_4 binary 192.168.1.8
21-224-18:45:35.185 00     SPR-I:OPRO         Return code from ftp_file.pl: 0
21-224-18:45:35.185 00     SPR-I:STTE         Wait mode - waiting 15 seconds ...
21-224-18:45:50.198 00     SPR-I:OPRO         
21-224-18:45:50.243 00     SPR-I:OPRO         The unix command is cvt -ws file_list[4017].file_write_time "`date +%y-%j-%T -r /s/opr/accounts/cfs_test/image/cpu1_usrrestbl7_4`"
21-224-18:45:50.243 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-224-18:45:55.248 00 GET_TBL_TO_CVT/238      
21-224-18:45:55.248 00 GET_TBL_TO_CVT/239      ENDPROC
21-224-18:45:55.248 00     SPR-I:STS          Procedure GET_TBL_TO_CVT completed
21-224-18:45:55.252 00 SCX_CPU1_CS_US/3993     wait 5
21-224-18:45:55.252 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-224-18:46:00.256 00 SCX_CPU1_CS_US/3994     
21-224-18:46:00.256 00 SCX_CPU1_CS_US/3995     ut_tlmwait SCX_CPU1_TBL_CMDPC, {cmdCtr}
21-224-18:46:00.267 00     SPR-I:STTE         WAIT UNTIL completed
21-224-18:46:00.270 00 SCX_CPU1_CS_US/3996     if (UT_TW_Status = UT_Success) then
21-224-18:46:00.271 00 SCX_CPU1_CS_US/3997       write "<*> Passed (6008) - Dump of User-defined Memory Results Table successful."
21-224-18:46:00.271 00     SPR-I:OPRO         <*> Passed (6008) - Dump of User-defined Memory Results Table successful.
21-224-18:46:00.271 00 SCX_CPU1_CS_US/3998       ut_setrequirements CS_6008, "P"
21-224-18:46:00.276 00 SCX_CPU1_CS_US/4002     endif
21-224-18:46:00.276 00 SCX_CPU1_CS_US/4003     
21-224-18:46:00.276 00 SCX_CPU1_CS_US/4004     write ";*********************************************************************"
21-224-18:46:00.276 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:46:00.276 00 SCX_CPU1_CS_US/4005     write ";  Step 8.0: Clean-up. "
21-224-18:46:00.276 00     SPR-I:OPRO         ;  Step 8.0: Clean-up. 
21-224-18:46:00.276 00 SCX_CPU1_CS_US/4006     write ";*********************************************************************"
21-224-18:46:00.277 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:46:00.277 00 SCX_CPU1_CS_US/4007     write ";  Step 8.1: Upload the default User-defined Memory Definition file "
21-224-18:46:00.277 00     SPR-I:OPRO         ;  Step 8.1: Upload the default User-defined Memory Definition file 
21-224-18:46:00.277 00 SCX_CPU1_CS_US/4008     write ";  downloaded in step 1.1. "
21-224-18:46:00.277 00     SPR-I:OPRO         ;  downloaded in step 1.1. 
21-224-18:46:00.277 00 SCX_CPU1_CS_US/4009     write ";*********************************************************************"
21-224-18:46:00.277 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:46:00.277 00 SCX_CPU1_CS_US/4010     s ftp_file ("CF:0/apps","cs_mem_orig_tbl.tbl",tableFileName,hostCPU,"P")
21-224-18:46:00.278 00     SPR-I:STS          Loading file /s/opr/accounts/cfs_test/prc/ftp_file.i
21-224-18:46:00.315 00     SPR-I:STS          Procedure FTP_FILE started
21-224-18:46:00.315 00       FTP_FILE/2        ;
21-224-18:46:00.315 00       FTP_FILE/3        local logging = %liv (log_procedure)
21-224-18:46:00.315 00       FTP_FILE/4        %liv (log_procedure) = FALSE
21-224-18:46:00.537 00     SPR-I:OPRO         Return code from ftp_file.pl: 0
21-224-18:46:00.537 00       FTP_FILE/85       ENDPROC
21-224-18:46:00.538 00     SPR-I:STS          Procedure FTP_FILE completed
21-224-18:46:00.540 00 SCX_CPU1_CS_US/4011     
21-224-18:46:00.541 00 SCX_CPU1_CS_US/4012     write ";*********************************************************************"
21-224-18:46:00.541 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:46:00.541 00 SCX_CPU1_CS_US/4013     write ";  Step 8.2: Send the Power-On Reset command. "
21-224-18:46:00.541 00     SPR-I:OPRO         ;  Step 8.2: Send the Power-On Reset command. 
21-224-18:46:00.541 00 SCX_CPU1_CS_US/4014     write ";*********************************************************************"
21-224-18:46:00.541 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:46:00.541 00 SCX_CPU1_CS_US/4015     /SCX_CPU1_ES_POWERONRESET
21-224-18:46:00.556 00 SCX_CPU1_CS_US/4016     wait 10
21-224-18:46:00.556 00     SPR-I:STTE         Wait mode - waiting 10 seconds ...
21-224-18:46:10.563 00 SCX_CPU1_CS_US/4017     
21-224-18:46:10.563 00 SCX_CPU1_CS_US/4018     close_data_center
21-224-18:46:10.564 00     SPR-I:STS          Loading file /s/opr/accounts/cfs_test/prc/clear_spacecraft_status.i
21-224-18:46:10.565 00     SPR-I:STS          Procedure CLEAR_SPACECRAFT_STATUS started
21-224-18:46:10.566 00 CLEAR_SPACECRA/2        ;
21-224-18:46:10.566 00 CLEAR_SPACECRA/3        local logging = %liv(log_procedure)
21-224-18:46:10.566 00 CLEAR_SPACECRA/4        %liv (log_procedure) = FALSE
21-224-18:46:10.572 00 CLEAR_SPACECRA/135      
21-224-18:46:10.572 00 CLEAR_SPACECRA/136      endproc
21-224-18:46:10.572 00     SPR-I:STS          Procedure CLEAR_SPACECRAFT_STATUS completed
21-224-18:46:10.621 00 SCX_CPU1_CS_US/4019     wait 60
21-224-18:46:10.621 00     SPR-I:STTE         Wait mode - waiting 60 seconds ...
21-224-18:47:10.668 00 SCX_CPU1_CS_US/4020     
21-224-18:47:10.668 00 SCX_CPU1_CS_US/4021     cfe_startup {hostCPU}
21-224-18:47:10.680 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-224-18:47:20.691 00     SPR-I:STTE         WAIT UNTIL completed
21-224-18:47:20.760 00     SPR-I:STS          Loading file /s/opr/accounts/cfs_test/prc/send_that_to_command.i
21-224-18:47:20.760 00     SPR-I:STS          Procedure SEND_THAT_TO_COMMAND started
21-224-18:47:20.760 00 SEND_THAT_TO_C/2        ;
21-224-18:47:20.760 00 SEND_THAT_TO_C/3        local logging = %liv (log_procedure)
21-224-18:47:20.760 00 SEND_THAT_TO_C/4        %liv (log_procedure) = FALSE
21-224-18:47:20.761 00     SPR-I:OPRO         Sending: /SCX_CPU1_TO_OUTPUT_ENA gs582cfslab4
21-224-18:47:20.812 00 SEND_THAT_TO_C/83       
21-224-18:47:20.812 00 SEND_THAT_TO_C/84       endproc
21-224-18:47:20.812 00     SPR-I:STS          Procedure SEND_THAT_TO_COMMAND completed
21-224-18:47:20.813 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-224-18:47:21.752 00    TLMH-I:STS          58-012-14:03:48.950 INFO CPU=CPU1 APPNAME=TO_LAB_APP EVENT ID=3 TO telemetry output enabled for IP 192.168.1.101
21-224-18:47:24.817 00     SPR-I:STTE         WAIT UNTIL completed
21-224-18:47:24.818 00     SPR-I:STS          Loading file /s/opr/accounts/cfs_test/prc/fill_in_spacecraft_status.i
21-224-18:47:24.819 00     SPR-I:STS          Procedure FILL_IN_SPACECRAFT_STATUS started
21-224-18:47:24.820 00 FILL_IN_SPACEC/2        ;
21-224-18:47:24.820 00 FILL_IN_SPACEC/3        local logging = %liv (log_procedure)
21-224-18:47:24.820 00 FILL_IN_SPACEC/4        %liv (log_procedure) = FALSE
21-224-18:47:24.830 00 FILL_IN_SPACEC/152      
21-224-18:47:24.830 00 FILL_IN_SPACEC/153      endproc
21-224-18:47:24.830 00     SPR-I:STS          Procedure FILL_IN_SPACECRAFT_STATUS completed
21-224-18:47:24.830 00 SCX_CPU1_CS_US/4022     wait 5
21-224-18:47:24.830 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-224-18:47:29.835 00 SCX_CPU1_CS_US/4023     
21-224-18:47:29.835 00 SCX_CPU1_CS_US/4024     write "**** Requirements Status Reporting"
21-224-18:47:29.835 00     SPR-I:OPRO         **** Requirements Status Reporting
21-224-18:47:29.835 00 SCX_CPU1_CS_US/4025     
21-224-18:47:29.835 00 SCX_CPU1_CS_US/4026     write "--------------------------"
21-224-18:47:29.836 00     SPR-I:OPRO         --------------------------
21-224-18:47:29.836 00 SCX_CPU1_CS_US/4027     write "   Requirement(s) Report"
21-224-18:47:29.836 00     SPR-I:OPRO            Requirement(s) Report
21-224-18:47:29.836 00 SCX_CPU1_CS_US/4028     write "--------------------------"
21-224-18:47:29.836 00     SPR-I:OPRO         --------------------------
21-224-18:47:29.836 00 SCX_CPU1_CS_US/4029     
21-224-18:47:29.836 00 SCX_CPU1_CS_US/4030     FOR i = 0 to ut_req_array_size DO
21-224-18:47:29.836 00 SCX_CPU1_CS_US/4031       ut_pfindicate {cfe_requirements[i]} {ut_requirement[i]}
21-224-18:47:29.837 00     SPR-I:OPRO         FSW Requirement: CS_1002                          P/F: P
21-224-18:47:29.840 00 SCX_CPU1_CS_US/4032     ENDDO
21-224-18:47:29.841 00 SCX_CPU1_CS_US/4030     FOR i = 0 to ut_req_array_size DO
21-224-18:47:29.841 00 SCX_CPU1_CS_US/4031       ut_pfindicate {cfe_requirements[i]} {ut_requirement[i]}
21-224-18:47:29.841 00     SPR-I:OPRO         FSW Requirement: CS_1003                          P/F: P
21-224-18:47:29.842 00 SCX_CPU1_CS_US/4032     ENDDO
21-224-18:47:29.842 00 SCX_CPU1_CS_US/4030     FOR i = 0 to ut_req_array_size DO
21-224-18:47:29.843 00 SCX_CPU1_CS_US/4031       ut_pfindicate {cfe_requirements[i]} {ut_requirement[i]}
21-224-18:47:29.843 00     SPR-I:OPRO         FSW Requirement: CS_1004                          P/F: P
21-224-18:47:29.843 00 SCX_CPU1_CS_US/4032     ENDDO
21-224-18:47:29.844 00 SCX_CPU1_CS_US/4030     FOR i = 0 to ut_req_array_size DO
21-224-18:47:29.844 00 SCX_CPU1_CS_US/4031       ut_pfindicate {cfe_requirements[i]} {ut_requirement[i]}
21-224-18:47:29.844 00     SPR-I:OPRO         FSW Requirement: CS_2003                          P/F: P
21-224-18:47:29.845 00 SCX_CPU1_CS_US/4032     ENDDO
21-224-18:47:29.845 00 SCX_CPU1_CS_US/4030     FOR i = 0 to ut_req_array_size DO
21-224-18:47:29.845 00 SCX_CPU1_CS_US/4031       ut_pfindicate {cfe_requirements[i]} {ut_requirement[i]}
21-224-18:47:29.845 00     SPR-I:OPRO         FSW Requirement: CS_3003                          P/F: P
21-224-18:47:29.871 00 SCX_CPU1_CS_US/4032     ENDDO
21-224-18:47:29.871 00 SCX_CPU1_CS_US/4030     FOR i = 0 to ut_req_array_size DO
21-224-18:47:29.871 00 SCX_CPU1_CS_US/4031       ut_pfindicate {cfe_requirements[i]} {ut_requirement[i]}
21-224-18:47:29.871 00     SPR-I:OPRO         FSW Requirement: CS_3008                          P/F: P
21-224-18:47:29.872 00 SCX_CPU1_CS_US/4032     ENDDO
21-224-18:47:29.872 00 SCX_CPU1_CS_US/4030     FOR i = 0 to ut_req_array_size DO
21-224-18:47:29.872 00 SCX_CPU1_CS_US/4031       ut_pfindicate {cfe_requirements[i]} {ut_requirement[i]}
21-224-18:47:29.873 00     SPR-I:OPRO         FSW Requirement: CS_4002                          P/F: P
21-224-18:47:29.873 00 SCX_CPU1_CS_US/4032     ENDDO
21-224-18:47:29.874 00 SCX_CPU1_CS_US/4030     FOR i = 0 to ut_req_array_size DO
21-224-18:47:29.874 00 SCX_CPU1_CS_US/4031       ut_pfindicate {cfe_requirements[i]} {ut_requirement[i]}
21-224-18:47:29.874 00     SPR-I:OPRO         FSW Requirement: CS_5002                          P/F: P
21-224-18:47:29.899 00 SCX_CPU1_CS_US/4032     ENDDO
21-224-18:47:29.900 00 SCX_CPU1_CS_US/4030     FOR i = 0 to ut_req_array_size DO
21-224-18:47:29.900 00 SCX_CPU1_CS_US/4031       ut_pfindicate {cfe_requirements[i]} {ut_requirement[i]}
21-224-18:47:29.900 00     SPR-I:OPRO         FSW Requirement: CS_6000                          P/F: P
21-224-18:47:29.901 00 SCX_CPU1_CS_US/4032     ENDDO
21-224-18:47:29.901 00 SCX_CPU1_CS_US/4030     FOR i = 0 to ut_req_array_size DO
21-224-18:47:29.901 00 SCX_CPU1_CS_US/4031       ut_pfindicate {cfe_requirements[i]} {ut_requirement[i]}
21-224-18:47:29.902 00     SPR-I:OPRO         FSW Requirement: CS_6000.1                        P/F: P
21-224-18:47:29.902 00 SCX_CPU1_CS_US/4032     ENDDO
21-224-18:47:29.902 00 SCX_CPU1_CS_US/4030     FOR i = 0 to ut_req_array_size DO
21-224-18:47:29.903 00 SCX_CPU1_CS_US/4031       ut_pfindicate {cfe_requirements[i]} {ut_requirement[i]}
21-224-18:47:29.903 00     SPR-I:OPRO         FSW Requirement: CS_6000.2                        P/F: F
21-224-18:47:29.926 00 SCX_CPU1_CS_US/4032     ENDDO
21-224-18:47:29.926 00 SCX_CPU1_CS_US/4030     FOR i = 0 to ut_req_array_size DO
21-224-18:47:29.927 00 SCX_CPU1_CS_US/4031       ut_pfindicate {cfe_requirements[i]} {ut_requirement[i]}
21-224-18:47:29.927 00     SPR-I:OPRO         FSW Requirement: CS_6001                          P/F: P
21-224-18:47:29.927 00 SCX_CPU1_CS_US/4032     ENDDO
21-224-18:47:29.927 00 SCX_CPU1_CS_US/4030     FOR i = 0 to ut_req_array_size DO
21-224-18:47:29.928 00 SCX_CPU1_CS_US/4031       ut_pfindicate {cfe_requirements[i]} {ut_requirement[i]}
21-224-18:47:29.928 00     SPR-I:OPRO         FSW Requirement: CS_6002                          P/F: P
21-224-18:47:29.928 00 SCX_CPU1_CS_US/4032     ENDDO
21-224-18:47:29.929 00 SCX_CPU1_CS_US/4030     FOR i = 0 to ut_req_array_size DO
21-224-18:47:29.929 00 SCX_CPU1_CS_US/4031       ut_pfindicate {cfe_requirements[i]} {ut_requirement[i]}
21-224-18:47:29.929 00     SPR-I:OPRO         FSW Requirement: CS_6003                          P/F: P
21-224-18:47:29.952 00 SCX_CPU1_CS_US/4032     ENDDO
21-224-18:47:29.952 00 SCX_CPU1_CS_US/4030     FOR i = 0 to ut_req_array_size DO
21-224-18:47:29.953 00 SCX_CPU1_CS_US/4031       ut_pfindicate {cfe_requirements[i]} {ut_requirement[i]}
21-224-18:47:29.953 00     SPR-I:OPRO         FSW Requirement: CS_6004                          P/F: P
21-224-18:47:29.953 00 SCX_CPU1_CS_US/4032     ENDDO
21-224-18:47:29.953 00 SCX_CPU1_CS_US/4030     FOR i = 0 to ut_req_array_size DO
21-224-18:47:29.954 00 SCX_CPU1_CS_US/4031       ut_pfindicate {cfe_requirements[i]} {ut_requirement[i]}
21-224-18:47:29.954 00     SPR-I:OPRO         FSW Requirement: CS_6005                          P/F: P
21-224-18:47:29.954 00 SCX_CPU1_CS_US/4032     ENDDO
21-224-18:47:29.955 00 SCX_CPU1_CS_US/4030     FOR i = 0 to ut_req_array_size DO
21-224-18:47:29.955 00 SCX_CPU1_CS_US/4031       ut_pfindicate {cfe_requirements[i]} {ut_requirement[i]}
21-224-18:47:29.955 00     SPR-I:OPRO         FSW Requirement: CS_6005.1                        P/F: P
21-224-18:47:29.977 00 SCX_CPU1_CS_US/4032     ENDDO
21-224-18:47:29.977 00 SCX_CPU1_CS_US/4030     FOR i = 0 to ut_req_array_size DO
21-224-18:47:29.978 00 SCX_CPU1_CS_US/4031       ut_pfindicate {cfe_requirements[i]} {ut_requirement[i]}
21-224-18:47:29.978 00     SPR-I:OPRO         FSW Requirement: CS_6005.2                        P/F: P
21-224-18:47:29.978 00 SCX_CPU1_CS_US/4032     ENDDO
21-224-18:47:29.978 00 SCX_CPU1_CS_US/4030     FOR i = 0 to ut_req_array_size DO
21-224-18:47:29.978 00 SCX_CPU1_CS_US/4031       ut_pfindicate {cfe_requirements[i]} {ut_requirement[i]}
21-224-18:47:29.979 00     SPR-I:OPRO         FSW Requirement: CS_6006                          P/F: P
21-224-18:47:29.979 00 SCX_CPU1_CS_US/4032     ENDDO
21-224-18:47:29.980 00 SCX_CPU1_CS_US/4030     FOR i = 0 to ut_req_array_size DO
21-224-18:47:29.980 00 SCX_CPU1_CS_US/4031       ut_pfindicate {cfe_requirements[i]} {ut_requirement[i]}
21-224-18:47:29.980 00     SPR-I:OPRO         FSW Requirement: CS_6007                          P/F: P
21-224-18:47:30.001 00 SCX_CPU1_CS_US/4032     ENDDO
21-224-18:47:30.001 00 SCX_CPU1_CS_US/4030     FOR i = 0 to ut_req_array_size DO
21-224-18:47:30.001 00 SCX_CPU1_CS_US/4031       ut_pfindicate {cfe_requirements[i]} {ut_requirement[i]}
21-224-18:47:30.001 00     SPR-I:OPRO         FSW Requirement: CS_6008                          P/F: P
21-224-18:47:30.002 00 SCX_CPU1_CS_US/4032     ENDDO
21-224-18:47:30.002 00 SCX_CPU1_CS_US/4030     FOR i = 0 to ut_req_array_size DO
21-224-18:47:30.002 00 SCX_CPU1_CS_US/4031       ut_pfindicate {cfe_requirements[i]} {ut_requirement[i]}
21-224-18:47:30.002 00     SPR-I:OPRO         FSW Requirement: CS_6009                          P/F: P
21-224-18:47:30.003 00 SCX_CPU1_CS_US/4032     ENDDO
21-224-18:47:30.003 00 SCX_CPU1_CS_US/4030     FOR i = 0 to ut_req_array_size DO
21-224-18:47:30.003 00 SCX_CPU1_CS_US/4031       ut_pfindicate {cfe_requirements[i]} {ut_requirement[i]}
21-224-18:47:30.003 00     SPR-I:OPRO         FSW Requirement: CS_6009.1                        P/F: P
21-224-18:47:30.024 00 SCX_CPU1_CS_US/4032     ENDDO
21-224-18:47:30.025 00 SCX_CPU1_CS_US/4030     FOR i = 0 to ut_req_array_size DO
21-224-18:47:30.025 00 SCX_CPU1_CS_US/4031       ut_pfindicate {cfe_requirements[i]} {ut_requirement[i]}
21-224-18:47:30.025 00     SPR-I:OPRO         FSW Requirement: CS_7000                          P/F: P
21-224-18:47:30.025 00 SCX_CPU1_CS_US/4032     ENDDO
21-224-18:47:30.026 00 SCX_CPU1_CS_US/4030     FOR i = 0 to ut_req_array_size DO
21-224-18:47:30.026 00 SCX_CPU1_CS_US/4031       ut_pfindicate {cfe_requirements[i]} {ut_requirement[i]}
21-224-18:47:30.026 00     SPR-I:OPRO         FSW Requirement: CS_8000                          P/F: P
21-224-18:47:30.026 00 SCX_CPU1_CS_US/4032     ENDDO
21-224-18:47:30.026 00 SCX_CPU1_CS_US/4030     FOR i = 0 to ut_req_array_size DO
21-224-18:47:30.027 00 SCX_CPU1_CS_US/4031       ut_pfindicate {cfe_requirements[i]} {ut_requirement[i]}
21-224-18:47:30.027 00     SPR-I:OPRO         FSW Requirement: CS_8001                          P/F: P
21-224-18:47:30.050 00 SCX_CPU1_CS_US/4032     ENDDO
21-224-18:47:30.051 00 SCX_CPU1_CS_US/4030     FOR i = 0 to ut_req_array_size DO
21-224-18:47:30.051 00 SCX_CPU1_CS_US/4031       ut_pfindicate {cfe_requirements[i]} {ut_requirement[i]}
21-224-18:47:30.051 00     SPR-I:OPRO         FSW Requirement: CS_9000                          P/F: P
21-224-18:47:30.052 00 SCX_CPU1_CS_US/4032     ENDDO
21-224-18:47:30.053 00 SCX_CPU1_CS_US/4030     FOR i = 0 to ut_req_array_size DO
21-224-18:47:30.053 00 SCX_CPU1_CS_US/4031       ut_pfindicate {cfe_requirements[i]} {ut_requirement[i]}
21-224-18:47:30.053 00     SPR-I:OPRO         FSW Requirement: CS_9001                          P/F: P
21-224-18:47:30.054 00 SCX_CPU1_CS_US/4032     ENDDO
21-224-18:47:30.054 00 SCX_CPU1_CS_US/4030     FOR i = 0 to ut_req_array_size DO
21-224-18:47:30.054 00 SCX_CPU1_CS_US/4033     
21-224-18:47:30.077 00 SCX_CPU1_CS_US/4034     drop ut_requirement ; needed to clear global variables
21-224-18:47:30.077 00     SPR-I:STS          Variable "UT_REQUIREMENT" deleted
21-224-18:47:30.077 00 SCX_CPU1_CS_US/4035     drop ut_req_array_size ; needed to clear global variables
21-224-18:47:30.077 00     SPR-I:STS          Variable "UT_REQ_ARRAY_SIZE" deleted
21-224-18:47:30.077 00 SCX_CPU1_CS_US/4036     
21-224-18:47:30.077 00 SCX_CPU1_CS_US/4037     write ";*********************************************************************"
21-224-18:47:30.077 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:47:30.077 00 SCX_CPU1_CS_US/4038     write ";  End procedure SCX_CPU1_cs_usermem"
21-224-18:47:30.077 00     SPR-I:OPRO         ;  End procedure SCX_CPU1_cs_usermem
21-224-18:47:30.077 00 SCX_CPU1_CS_US/4039     write ";*********************************************************************"
21-224-18:47:30.077 00     SPR-I:OPRO         ;*********************************************************************
21-224-18:47:30.077 00 SCX_CPU1_CS_US/4040     ENDPROC
21-224-18:47:30.077 00     SPR-I:STS          Procedure SCX_CPU1_CS_USERMEM completed
21-224-18:47:30.078 00     UT_RUNPROC/249      
21-224-18:47:30.078 00     UT_RUNPROC/264      #endif
21-224-18:47:30.086 00     UT_RUNPROC/265      
21-224-18:47:30.086 00     UT_RUNPROC/266      write "*** Telemetry Info ***"
21-224-18:47:30.086 00     SPR-I:OPRO         *** Telemetry Info ***
21-224-18:47:30.086 00     UT_RUNPROC/268      ;;; write "Pkt Loss Count: ", TO_PCKTSDISCARD
21-224-18:47:30.086 00     UT_RUNPROC/269      write "Pkt Loss Count: N/A"
21-224-18:47:30.086 00     SPR-I:OPRO         
21-224-18:47:30.086 00     UT_RUNPROC/269      write "Pkt Loss Count: N/A"
21-224-18:47:30.086 00     SPR-I:OPRO         Pkt Loss Count: N/A
21-224-18:47:30.086 00     UT_RUNPROC/271      write "******************"
21-224-18:47:30.086 00     SPR-I:OPRO         
21-224-18:47:30.086 00     UT_RUNPROC/271      write "******************"
21-224-18:47:30.086 00     SPR-I:OPRO         ******************
21-224-18:47:30.086 00     UT_RUNPROC/273      
21-224-18:47:30.086 00     SPR-I:OPRO         
21-224-18:47:30.086 00     UT_RUNPROC/273      
21-224-18:47:30.086 00     UT_RUNPROC/274      etime = %gmt
21-224-18:47:30.086 00     UT_RUNPROC/275      write "Elapsed time:  ", etime-stime, " seconds"
21-224-18:47:30.086 00     SPR-I:OPRO         Elapsed time:  1948.98 seconds
21-224-18:47:30.086 00     UT_RUNPROC/276      write "Elapsed time:  ", (etime-stime)/60, " minutes"
21-224-18:47:30.086 00     SPR-I:OPRO         Elapsed time:  32.4831 minutes
21-224-18:47:30.088 00     UT_RUNPROC/277      ;
21-224-18:47:30.088 00     UT_RUNPROC/278      ; wait for completion of procedure
21-224-18:47:30.088 00     UT_RUNPROC/279      ;
21-224-18:47:30.088 00     UT_RUNPROC/280      wait(10)
21-224-18:47:30.088 00     SPR-I:STTE         Wait mode - waiting 10 seconds ...
21-224-18:47:40.097 00     UT_RUNPROC/281      ;
21-224-18:47:40.097 00     UT_RUNPROC/282      ; close the log to procedure log name for archive
21-224-18:47:40.097 00     UT_RUNPROC/283      ;
21-224-18:47:40.097 00     UT_RUNPROC/284      local test_log_string = "/test_logs/"
21-224-18:47:40.098 00     UT_RUNPROC/285      if ((logoff_when_done = 0) and  (%length(opt_parm) <> 0)) then
21-224-18:47:40.098 00     UT_RUNPROC/286        test_log_string = test_log_string & opt_parm & "/"
21-224-18:47:40.098 00     UT_RUNPROC/287      endif
21-224-18:47:40.098 00     UT_RUNPROC/288      
21-224-18:47:40.098 00     UT_RUNPROC/289      write "Creating filtered log at " & %env("WORK") & test_log_string ;;
21-224-18:47:40.098 00     UT_RUNPROC/290            & log_name & "f"
21-224-18:47:40.099 00     SPR-I:OPRO         Creating filtered log at /s/opr/accounts/cfs_test/test_logs/CS2.5.0/scx_cpu1_cs_usermem-2021-224-18h15m01s.logf
21-224-18:47:40.099 00     UT_RUNPROC/291      write "Creating filtered output log at " & %env("WORK") & test_log_string ;;
21-224-18:47:40.099 00     UT_RUNPROC/292            & log_name & "p"
21-224-18:47:40.099 00     SPR-I:OPRO         Creating filtered output log at /s/opr/accounts/cfs_test/test_logs/CS2.5.0/scx_cpu1_cs_usermem-2021-224-18h15m01s.logp
21-224-18:47:40.100 00     UT_RUNPROC/293      write "Creating filtered output log (without SFDUs) at " & %env("WORK") ;;
21-224-18:47:40.100 00     UT_RUNPROC/294            & test_log_string & log_name & "s"
21-224-18:47:40.100 00     SPR-I:OPRO         Creating filtered output log (without SFDUs) at /s/opr/accounts/cfs_test/test_logs/CS2.5.0/scx_cpu1_cs_usermem-2021-224-18h15m01s.logs
21-224-18:47:40.100 00     UT_RUNPROC/295      write "Creating filtered event log at " & %env("WORK") & test_log_string ;;
21-224-18:47:40.100 00     UT_RUNPROC/296            & log_name & "e"
21-224-18:47:40.100 00     SPR-I:OPRO         Creating filtered event log at /s/opr/accounts/cfs_test/test_logs/CS2.5.0/scx_cpu1_cs_usermem-2021-224-18h15m01s.loge
21-224-18:47:40.100 00     UT_RUNPROC/297      write "Creating filtered requirements log at " & %env("WORK") ;;
21-224-18:47:40.100 00     UT_RUNPROC/298            & test_log_string & log_name & "r"
21-224-18:47:40.101 00     SPR-I:OPRO         Creating filtered requirements log at /s/opr/accounts/cfs_test/test_logs/CS2.5.0/scx_cpu1_cs_usermem-2021-224-18h15m01s.logr
21-224-18:47:40.101 00     UT_RUNPROC/299      
21-224-18:47:40.101 00     UT_RUNPROC/300      rstol_dir = "rstol 'newlog " & log_name & "'"
21-224-18:47:40.101 00     UT_RUNPROC/301      native(rstol_dir)
21-224-18:47:40.193 00     SPR-I:OPRI     --> newlog scx_cpu1_cs_usermem-2021-224-18h15m01s.log
