INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx/Projects/4_1_SHIFTREGISTER/4_1_SHIFTREGISTER.srcs/sim_1/new/shiftregister_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Sequence_Detector_tb'
