[2025-09-17 17:55:18] START suite=cs trace=cassandra_phase2_core2
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/cassandra_phase2_core2.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2753500 heartbeat IPC: 3.632 cumulative IPC: 3.632 (Simulation time: 00 hr 00 min 39 sec)
Warmup finished CPU 0 instructions: 20000000 cycles: 6131488 cumulative IPC: 3.262 (Simulation time: 00 hr 01 min 20 sec)
Warmup complete CPU 0 instructions: 20000000 cycles: 6131488 cumulative IPC: 3.262 (Simulation time: 00 hr 01 min 20 sec)
Heartbeat CPU 0 instructions: 20000005 cycles: 6131489 heartbeat IPC: 2.96 cumulative IPC: 5 (Simulation time: 00 hr 01 min 20 sec)
Heartbeat CPU 0 instructions: 30000008 cycles: 20180480 heartbeat IPC: 0.7118 cumulative IPC: 0.7118 (Simulation time: 00 hr 02 min 58 sec)
Heartbeat CPU 0 instructions: 40000011 cycles: 33127551 heartbeat IPC: 0.7724 cumulative IPC: 0.7408 (Simulation time: 00 hr 04 min 26 sec)
Heartbeat CPU 0 instructions: 50000015 cycles: 45461857 heartbeat IPC: 0.8107 cumulative IPC: 0.7628 (Simulation time: 00 hr 05 min 55 sec)
Heartbeat CPU 0 instructions: 60000017 cycles: 58264087 heartbeat IPC: 0.7811 cumulative IPC: 0.7673 (Simulation time: 00 hr 07 min 23 sec)
Heartbeat CPU 0 instructions: 70000017 cycles: 73209396 heartbeat IPC: 0.6691 cumulative IPC: 0.7454 (Simulation time: 00 hr 08 min 42 sec)
Heartbeat CPU 0 instructions: 80000019 cycles: 87268267 heartbeat IPC: 0.7113 cumulative IPC: 0.7395 (Simulation time: 00 hr 10 min 07 sec)
Heartbeat CPU 0 instructions: 90000019 cycles: 102304240 heartbeat IPC: 0.6651 cumulative IPC: 0.7279 (Simulation time: 00 hr 11 min 27 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/cassandra_phase2_core2.trace.xz")
Heartbeat CPU 0 instructions: 100000019 cycles: 117848853 heartbeat IPC: 0.6433 cumulative IPC: 0.7161 (Simulation time: 00 hr 12 min 50 sec)
Heartbeat CPU 0 instructions: 110000020 cycles: 134603658 heartbeat IPC: 0.5968 cumulative IPC: 0.7005 (Simulation time: 00 hr 14 min 09 sec)
Simulation finished CPU 0 instructions: 100000002 cycles: 146701736 cumulative IPC: 0.6817 (Simulation time: 00 hr 15 min 44 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 146701736 cumulative IPC: 0.6817 (Simulation time: 00 hr 15 min 44 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/cassandra_phase2_core2.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.6817 instructions: 100000002 cycles: 146701736
CPU 0 Branch Prediction Accuracy: 99.4% MPKI: 0.0274 Average ROB Occupancy at Mispredict: 1.246e+05
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00515
BRANCH_INDIRECT: 0.01959
BRANCH_CONDITIONAL: 0.00266
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 10369779
LQ_STALL: 191016
SQ_STALL: 177041


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 278.32877
REPLAY_LOAD: 101.44953
NON_REPLAY_LOAD: 32.28184

== Total ==
ADDR_TRANS: 5556834
REPLAY_LOAD: 3603183
NON_REPLAY_LOAD: 1209762

== Counts ==
ADDR_TRANS: 19965
REPLAY_LOAD: 35517
NON_REPLAY_LOAD: 37475

cpu0->cpu0_STLB TOTAL        ACCESS:     588738 HIT:     394583 MISS:     194155 MSHR_MERGE:          5
cpu0->cpu0_STLB LOAD         ACCESS:     588738 HIT:     394583 MISS:     194155 MSHR_MERGE:          5
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 273.2 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    1944291 HIT:     755170 MISS:    1189121 MSHR_MERGE:      61812
cpu0->cpu0_L2C LOAD         ACCESS:     780316 HIT:     232650 MISS:     547666 MSHR_MERGE:      10268
cpu0->cpu0_L2C RFO          ACCESS:      73789 HIT:      28127 MISS:      45662 MSHR_MERGE:          1
cpu0->cpu0_L2C PREFETCH     ACCESS:     467233 HIT:     205708 MISS:     261525 MSHR_MERGE:      51543
cpu0->cpu0_L2C WRITE        ACCESS:     239110 HIT:     238816 MISS:        294 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:     383843 HIT:      49869 MISS:     333974 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     319267 ISSUED:     319267 USEFUL:     123206 USELESS:       7278
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 95.88 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    3540503 HIT:    3247811 MISS:     292692 MSHR_MERGE:      90291
cpu0->cpu0_L1I LOAD         ACCESS:    3540503 HIT:    3247811 MISS:     292692 MSHR_MERGE:      90291
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 58.94 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   15552307 HIT:   13950375 MISS:    1601932 MSHR_MERGE:     418347
cpu0->cpu0_L1D LOAD         ACCESS:   10632551 HIT:    9903538 MISS:     729013 MSHR_MERGE:     151098
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     698406 HIT:     507291 MISS:     191115 MSHR_MERGE:      43082
cpu0->cpu0_L1D WRITE        ACCESS:    3774449 HIT:    3485829 MISS:     288620 MSHR_MERGE:     214826
cpu0->cpu0_L1D TRANSLATION  ACCESS:     446901 HIT:      53717 MISS:     393184 MSHR_MERGE:       9341
cpu0->cpu0_L1D PREFETCH REQUESTED:     792371 ISSUED:     698406 USEFUL:     129017 USELESS:       9850
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 84.47 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    2835702 HIT:    2760805 MISS:      74897 MSHR_MERGE:      40924
cpu0->cpu0_ITLB LOAD         ACCESS:    2835702 HIT:    2760805 MISS:      74897 MSHR_MERGE:      40924
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 86.76 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   14205661 HIT:   13543476 MISS:     662185 MSHR_MERGE:     107420
cpu0->cpu0_DTLB LOAD         ACCESS:   14205661 HIT:   13543476 MISS:     662185 MSHR_MERGE:     107420
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 94.61 cycles
cpu0->LLC TOTAL        ACCESS:    1326654 HIT:     387398 MISS:     939256 MSHR_MERGE:       2789
cpu0->LLC LOAD         ACCESS:     537398 HIT:     113883 MISS:     423515 MSHR_MERGE:         79
cpu0->LLC RFO          ACCESS:      45661 HIT:      12631 MISS:      33030 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:     209981 HIT:       5270 MISS:     204711 MSHR_MERGE:       2710
cpu0->LLC WRITE        ACCESS:     199640 HIT:     199269 MISS:        371 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:     333974 HIT:      56345 MISS:     277629 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 98.97 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      23724
  ROW_BUFFER_MISS:     912363
  AVG DBUS CONGESTED CYCLE: 7.469
Channel 0 WQ ROW_BUFFER_HIT:      49631
  ROW_BUFFER_MISS:     130072
  FULL:          0
Channel 0 REFRESHES ISSUED:      12226

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       258199        44192        22743        63018
---------------------------------------------------------------
  STLB miss resolved @ L1D                0         1262         8471         7144        93494
  STLB miss resolved @ L2C                0         1256         6333        10685        69759
  STLB miss resolved @ LLC                0          849         9548        19203        39078
  STLB miss resolved @ MEM                0         1458        20250        23858       253034

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level              10884          864        17570         8874         7070
---------------------------------------------------------------
  STLB miss resolved @ L1D              131           78          542         2350         2182
  STLB miss resolved @ L2C              193           62          645         1690         1060
  STLB miss resolved @ LLC              426          118         1085         7750         2388
  STLB miss resolved @ MEM              240          105          964         6146        10487
[2025-09-17 18:11:03] END   suite=cs trace=cassandra_phase2_core2 (rc=0)
