read -sv run_verilog_mid/adder_32b_9_95_1454773b0e42ae7deabcbda6171ef4f7.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_9_95_1454773b0e42ae7deabcbda6171ef4f7_yosys.v
