<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8" />
    <title>Sdiff src/hotspot/cpu/aarch64/assembler_aarch64.hpp</title>
    <link rel="stylesheet" href="../../../../style.css" />
  </head>
<body>
<center><a href="aarch64.ad.sdiff.html" target="_top">&lt; prev</a> <a href="../../../../index.html" target="_top">index</a> <a href="c1_LIRAssembler_aarch64.cpp.sdiff.html" target="_top">next &gt;</a></center>    <h2>src/hotspot/cpu/aarch64/assembler_aarch64.hpp</h2>
     <a class="print" href="javascript:print()">Print this page</a>
<table>
<tr valign="top">
<td>
<hr />
<pre>
2252     rf(Vn, 5), rf(Vd, 0);                                                               \
2253   }
2254 
2255   INSN(addv,   0, 0b100001, true);  // accepted arrangements: T8B, T16B, T4H, T8H, T2S, T4S, T2D
2256   INSN(subv,   1, 0b100001, true);  // accepted arrangements: T8B, T16B, T4H, T8H, T2S, T4S, T2D
2257   INSN(mulv,   0, 0b100111, false); // accepted arrangements: T8B, T16B, T4H, T8H, T2S, T4S
2258   INSN(mlav,   0, 0b100101, false); // accepted arrangements: T8B, T16B, T4H, T8H, T2S, T4S
2259   INSN(mlsv,   1, 0b100101, false); // accepted arrangements: T8B, T16B, T4H, T8H, T2S, T4S
2260   INSN(sshl,   0, 0b010001, true);  // accepted arrangements: T8B, T16B, T4H, T8H, T2S, T4S, T2D
2261   INSN(ushl,   1, 0b010001, true);  // accepted arrangements: T8B, T16B, T4H, T8H, T2S, T4S, T2D
2262   INSN(addpv,  0, 0b101111, true);  // accepted arrangements: T8B, T16B, T4H, T8H, T2S, T4S, T2D
2263   INSN(smullv, 0, 0b110000, false); // accepted arrangements: T8B, T16B, T4H, T8H, T2S, T4S
2264   INSN(umullv, 1, 0b110000, false); // accepted arrangements: T8B, T16B, T4H, T8H, T2S, T4S
2265   INSN(umlalv, 1, 0b100000, false); // accepted arrangements: T8B, T16B, T4H, T8H, T2S, T4S
2266 
2267 #undef INSN
2268 
2269 #define INSN(NAME, opc, opc2, accepted) \
2270   void NAME(FloatRegister Vd, SIMD_Arrangement T, FloatRegister Vn) {                   \
2271     guarantee(T != T1Q &amp;&amp; T != T1D, &quot;incorrect arrangement&quot;);                           \
<span class="line-modified">2272     if (accepted &lt; 2) guarantee(T != T2S &amp;&amp; T != T2D, &quot;incorrect arrangement&quot;);         \</span>
<span class="line-modified">2273     if (accepted == 0) guarantee(T == T8B || T == T16B, &quot;incorrect arrangement&quot;);       \</span>

2274     starti;                                                                             \
2275     f(0, 31), f((int)T &amp; 1, 30), f(opc, 29), f(0b01110, 28, 24);                        \
2276     f((int)T &gt;&gt; 1, 23, 22), f(opc2, 21, 10);                                            \
2277     rf(Vn, 5), rf(Vd, 0);                                                               \
2278   }
2279 
2280   INSN(absr,   0, 0b100000101110, 1); // accepted arrangements: T8B, T16B, T4H, T8H,      T4S
<span class="line-modified">2281   INSN(negr,   1, 0b100000101110, 2); // accepted arrangements: T8B, T16B, T4H, T8H, T2S, T4S, T2D</span>
2282   INSN(notr,   1, 0b100000010110, 0); // accepted arrangements: T8B, T16B
2283   INSN(addv,   0, 0b110001101110, 1); // accepted arrangements: T8B, T16B, T4H, T8H,      T4S
2284   INSN(cls,    0, 0b100000010010, 1); // accepted arrangements: T8B, T16B, T4H, T8H,      T4S
2285   INSN(clz,    1, 0b100000010010, 1); // accepted arrangements: T8B, T16B, T4H, T8H,      T4S
2286   INSN(cnt,    0, 0b100000010110, 0); // accepted arrangements: T8B, T16B

2287   INSN(uaddlv, 1, 0b110000001110, 1); // accepted arrangements: T8B, T16B, T4H, T8H,      T4S
2288 
2289 #undef INSN
2290 
2291 #define INSN(NAME, opc) \
2292   void NAME(FloatRegister Vd, SIMD_Arrangement T, FloatRegister Vn) {                  \
2293     starti;                                                                            \
2294     assert(T == T4S, &quot;arrangement must be T4S&quot;);                                       \
2295     f(0, 31), f((int)T &amp; 1, 30), f(0b101110, 29, 24), f(opc, 23),                      \
2296     f(T == T4S ? 0 : 1, 22), f(0b110000111110, 21, 10); rf(Vn, 5), rf(Vd, 0);          \
2297   }
2298 
2299   INSN(fmaxv, 0);
2300   INSN(fminv, 1);
2301 
2302 #undef INSN
2303 
2304 #define INSN(NAME, op0, cmode0) \
2305   void NAME(FloatRegister Vd, SIMD_Arrangement T, unsigned imm8, unsigned lsl = 0) {   \
2306     unsigned cmode = cmode0;                                                           \
</pre>
</td>
<td>
<hr />
<pre>
2252     rf(Vn, 5), rf(Vd, 0);                                                               \
2253   }
2254 
2255   INSN(addv,   0, 0b100001, true);  // accepted arrangements: T8B, T16B, T4H, T8H, T2S, T4S, T2D
2256   INSN(subv,   1, 0b100001, true);  // accepted arrangements: T8B, T16B, T4H, T8H, T2S, T4S, T2D
2257   INSN(mulv,   0, 0b100111, false); // accepted arrangements: T8B, T16B, T4H, T8H, T2S, T4S
2258   INSN(mlav,   0, 0b100101, false); // accepted arrangements: T8B, T16B, T4H, T8H, T2S, T4S
2259   INSN(mlsv,   1, 0b100101, false); // accepted arrangements: T8B, T16B, T4H, T8H, T2S, T4S
2260   INSN(sshl,   0, 0b010001, true);  // accepted arrangements: T8B, T16B, T4H, T8H, T2S, T4S, T2D
2261   INSN(ushl,   1, 0b010001, true);  // accepted arrangements: T8B, T16B, T4H, T8H, T2S, T4S, T2D
2262   INSN(addpv,  0, 0b101111, true);  // accepted arrangements: T8B, T16B, T4H, T8H, T2S, T4S, T2D
2263   INSN(smullv, 0, 0b110000, false); // accepted arrangements: T8B, T16B, T4H, T8H, T2S, T4S
2264   INSN(umullv, 1, 0b110000, false); // accepted arrangements: T8B, T16B, T4H, T8H, T2S, T4S
2265   INSN(umlalv, 1, 0b100000, false); // accepted arrangements: T8B, T16B, T4H, T8H, T2S, T4S
2266 
2267 #undef INSN
2268 
2269 #define INSN(NAME, opc, opc2, accepted) \
2270   void NAME(FloatRegister Vd, SIMD_Arrangement T, FloatRegister Vn) {                   \
2271     guarantee(T != T1Q &amp;&amp; T != T1D, &quot;incorrect arrangement&quot;);                           \
<span class="line-modified">2272     if (accepted &lt; 3) guarantee(T != T2D, &quot;incorrect arrangement&quot;);                     \</span>
<span class="line-modified">2273     if (accepted &lt; 2) guarantee(T != T2S, &quot;incorrect arrangement&quot;);                     \</span>
<span class="line-added">2274     if (accepted &lt; 1) guarantee(T == T8B || T == T16B, &quot;incorrect arrangement&quot;);        \</span>
2275     starti;                                                                             \
2276     f(0, 31), f((int)T &amp; 1, 30), f(opc, 29), f(0b01110, 28, 24);                        \
2277     f((int)T &gt;&gt; 1, 23, 22), f(opc2, 21, 10);                                            \
2278     rf(Vn, 5), rf(Vd, 0);                                                               \
2279   }
2280 
2281   INSN(absr,   0, 0b100000101110, 1); // accepted arrangements: T8B, T16B, T4H, T8H,      T4S
<span class="line-modified">2282   INSN(negr,   1, 0b100000101110, 3); // accepted arrangements: T8B, T16B, T4H, T8H, T2S, T4S, T2D</span>
2283   INSN(notr,   1, 0b100000010110, 0); // accepted arrangements: T8B, T16B
2284   INSN(addv,   0, 0b110001101110, 1); // accepted arrangements: T8B, T16B, T4H, T8H,      T4S
2285   INSN(cls,    0, 0b100000010010, 1); // accepted arrangements: T8B, T16B, T4H, T8H,      T4S
2286   INSN(clz,    1, 0b100000010010, 1); // accepted arrangements: T8B, T16B, T4H, T8H,      T4S
2287   INSN(cnt,    0, 0b100000010110, 0); // accepted arrangements: T8B, T16B
<span class="line-added">2288   INSN(uaddlp, 1, 0b100000001010, 2); // accepted arrangements: T8B, T16B, T4H, T8H, T2S, T4S</span>
2289   INSN(uaddlv, 1, 0b110000001110, 1); // accepted arrangements: T8B, T16B, T4H, T8H,      T4S
2290 
2291 #undef INSN
2292 
2293 #define INSN(NAME, opc) \
2294   void NAME(FloatRegister Vd, SIMD_Arrangement T, FloatRegister Vn) {                  \
2295     starti;                                                                            \
2296     assert(T == T4S, &quot;arrangement must be T4S&quot;);                                       \
2297     f(0, 31), f((int)T &amp; 1, 30), f(0b101110, 29, 24), f(opc, 23),                      \
2298     f(T == T4S ? 0 : 1, 22), f(0b110000111110, 21, 10); rf(Vn, 5), rf(Vd, 0);          \
2299   }
2300 
2301   INSN(fmaxv, 0);
2302   INSN(fminv, 1);
2303 
2304 #undef INSN
2305 
2306 #define INSN(NAME, op0, cmode0) \
2307   void NAME(FloatRegister Vd, SIMD_Arrangement T, unsigned imm8, unsigned lsl = 0) {   \
2308     unsigned cmode = cmode0;                                                           \
</pre>
</td>
</tr>
</table>
<center><a href="aarch64.ad.sdiff.html" target="_top">&lt; prev</a> <a href="../../../../index.html" target="_top">index</a> <a href="c1_LIRAssembler_aarch64.cpp.sdiff.html" target="_top">next &gt;</a></center>  </body>
</html>