{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1670748345235 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670748345236 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 11 16:45:45 2022 " "Processing started: Sun Dec 11 16:45:45 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670748345236 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670748345236 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670748345236 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1670748345399 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1670748345399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus_proxy.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bus_proxy.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bus_proxy-behavi " "Found design unit 1: bus_proxy-behavi" {  } { { "BUS_PROXY.vhd" "" { Text "C:/Users/sias/Desktop/CSLab/CPU/BUS_PROXY.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670748349863 ""} { "Info" "ISGN_ENTITY_NAME" "1 bus_proxy " "Found entity 1: bus_proxy" {  } { { "BUS_PROXY.vhd" "" { Text "C:/Users/sias/Desktop/CSLab/CPU/BUS_PROXY.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670748349863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670748349863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IR-BEHAVI " "Found design unit 1: IR-BEHAVI" {  } { { "IR.vhd" "" { Text "C:/Users/sias/Desktop/CSLab/CPU/IR.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670748349864 ""} { "Info" "ISGN_ENTITY_NAME" "1 IR " "Found entity 1: IR" {  } { { "IR.vhd" "" { Text "C:/Users/sias/Desktop/CSLab/CPU/IR.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670748349864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670748349864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cpu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.bdf" "" { Schematic "C:/Users/sias/Desktop/CSLab/CPU/CPU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670748349864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670748349864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-BEHAVI " "Found design unit 1: PC-BEHAVI" {  } { { "PC.vhd" "" { Text "C:/Users/sias/Desktop/CSLab/CPU/PC.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670748349865 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.vhd" "" { Text "C:/Users/sias/Desktop/CSLab/CPU/PC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670748349865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670748349865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mar.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mar.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MAR-BEHAVI " "Found design unit 1: MAR-BEHAVI" {  } { { "MAR.vhd" "" { Text "C:/Users/sias/Desktop/CSLab/CPU/MAR.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670748349866 ""} { "Info" "ISGN_ENTITY_NAME" "1 MAR " "Found entity 1: MAR" {  } { { "MAR.vhd" "" { Text "C:/Users/sias/Desktop/CSLab/CPU/MAR.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670748349866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670748349866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-SYN " "Found design unit 1: ram-SYN" {  } { { "RAM.vhd" "" { Text "C:/Users/sias/Desktop/CSLab/CPU/RAM.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670748349866 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.vhd" "" { Text "C:/Users/sias/Desktop/CSLab/CPU/RAM.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670748349866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670748349866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mbr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mbr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MBR-BEHAVI " "Found design unit 1: MBR-BEHAVI" {  } { { "MBR.vhd" "" { Text "C:/Users/sias/Desktop/CSLab/CPU/MBR.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670748349867 ""} { "Info" "ISGN_ENTITY_NAME" "1 MBR " "Found entity 1: MBR" {  } { { "MBR.vhd" "" { Text "C:/Users/sias/Desktop/CSLab/CPU/MBR.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670748349867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670748349867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-BEHAVI " "Found design unit 1: ALU-BEHAVI" {  } { { "ALU.vhd" "" { Text "C:/Users/sias/Desktop/CSLab/CPU/ALU.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670748349867 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "C:/Users/sias/Desktop/CSLab/CPU/ALU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670748349867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670748349867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "acc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file acc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ACC-BEHAVI " "Found design unit 1: ACC-BEHAVI" {  } { { "ACC.vhd" "" { Text "C:/Users/sias/Desktop/CSLab/CPU/ACC.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670748349868 ""} { "Info" "ISGN_ENTITY_NAME" "1 ACC " "Found entity 1: ACC" {  } { { "ACC.vhd" "" { Text "C:/Users/sias/Desktop/CSLab/CPU/ACC.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670748349868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670748349868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "car.vhd 2 1 " "Found 2 design units, including 1 entities, in source file car.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CAR-BEHAVI " "Found design unit 1: CAR-BEHAVI" {  } { { "CAR.vhd" "" { Text "C:/Users/sias/Desktop/CSLab/CPU/CAR.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670748349869 ""} { "Info" "ISGN_ENTITY_NAME" "1 CAR " "Found entity 1: CAR" {  } { { "CAR.vhd" "" { Text "C:/Users/sias/Desktop/CSLab/CPU/CAR.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670748349869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670748349869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CONTROL_UNIT-BEHAVI " "Found design unit 1: CONTROL_UNIT-BEHAVI" {  } { { "CONTROL_UNIT.vhd" "" { Text "C:/Users/sias/Desktop/CSLab/CPU/CONTROL_UNIT.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670748349869 ""} { "Info" "ISGN_ENTITY_NAME" "1 CONTROL_UNIT " "Found entity 1: CONTROL_UNIT" {  } { { "CONTROL_UNIT.vhd" "" { Text "C:/Users/sias/Desktop/CSLab/CPU/CONTROL_UNIT.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670748349869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670748349869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom-SYN " "Found design unit 1: rom-SYN" {  } { { "ROM.vhd" "" { Text "C:/Users/sias/Desktop/CSLab/CPU/ROM.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670748349870 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM.vhd" "" { Text "C:/Users/sias/Desktop/CSLab/CPU/ROM.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670748349870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670748349870 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1670748349889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ACC ACC:inst12 " "Elaborating entity \"ACC\" for hierarchy \"ACC:inst12\"" {  } { { "CPU.bdf" "inst12" { Schematic "C:/Users/sias/Desktop/CSLab/CPU/CPU.bdf" { { 400 2464 2688 480 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670748349899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONTROL_UNIT CONTROL_UNIT:inst14 " "Elaborating entity \"CONTROL_UNIT\" for hierarchy \"CONTROL_UNIT:inst14\"" {  } { { "CPU.bdf" "inst14" { Schematic "C:/Users/sias/Desktop/CSLab/CPU/CPU.bdf" { { 488 -240 72 600 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670748349903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM ROM:inst15 " "Elaborating entity \"ROM\" for hierarchy \"ROM:inst15\"" {  } { { "CPU.bdf" "inst15" { Schematic "C:/Users/sias/Desktop/CSLab/CPU/CPU.bdf" { { 376 -184 0 456 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670748349910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ROM:inst15\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ROM:inst15\|altsyncram:altsyncram_component\"" {  } { { "ROM.vhd" "altsyncram_component" { Text "C:/Users/sias/Desktop/CSLab/CPU/ROM.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670748349934 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ROM:inst15\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ROM:inst15\|altsyncram:altsyncram_component\"" {  } { { "ROM.vhd" "" { Text "C:/Users/sias/Desktop/CSLab/CPU/ROM.vhd" 60 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670748349941 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ROM:inst15\|altsyncram:altsyncram_component " "Instantiated megafunction \"ROM:inst15\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670748349941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670748349941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670748349941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670748349941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670748349941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670748349941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670748349941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670748349941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670748349941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670748349941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670748349941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670748349941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670748349941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone 10 LP " "Parameter \"intended_device_family\" = \"Cyclone 10 LP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670748349941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670748349941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670748349941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670748349941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670748349941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670748349941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670748349941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ROM.mif " "Parameter \"init_file\" = \"ROM.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670748349941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670748349941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670748349941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670748349941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670748349941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670748349941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670748349941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670748349941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670748349941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670748349941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670748349941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670748349941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670748349941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670748349941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670748349941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670748349941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670748349941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670748349941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 42 " "Parameter \"width_a\" = \"42\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670748349941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670748349941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670748349941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670748349941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670748349941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670748349941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670748349941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670748349941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670748349941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670748349941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=ROM0 " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=ROM0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670748349941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670748349941 ""}  } { { "ROM.vhd" "" { Text "C:/Users/sias/Desktop/CSLab/CPU/ROM.vhd" 60 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670748349941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5kt3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5kt3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5kt3 " "Found entity 1: altsyncram_5kt3" {  } { { "db/altsyncram_5kt3.tdf" "" { Text "C:/Users/sias/Desktop/CSLab/CPU/db/altsyncram_5kt3.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670748349966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670748349966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5kt3 ROM:inst15\|altsyncram:altsyncram_component\|altsyncram_5kt3:auto_generated " "Elaborating entity \"altsyncram_5kt3\" for hierarchy \"ROM:inst15\|altsyncram:altsyncram_component\|altsyncram_5kt3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670748349967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_q4u2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_q4u2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_q4u2 " "Found entity 1: altsyncram_q4u2" {  } { { "db/altsyncram_q4u2.tdf" "" { Text "C:/Users/sias/Desktop/CSLab/CPU/db/altsyncram_q4u2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670748349998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670748349998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_q4u2 ROM:inst15\|altsyncram:altsyncram_component\|altsyncram_5kt3:auto_generated\|altsyncram_q4u2:altsyncram1 " "Elaborating entity \"altsyncram_q4u2\" for hierarchy \"ROM:inst15\|altsyncram:altsyncram_component\|altsyncram_5kt3:auto_generated\|altsyncram_q4u2:altsyncram1\"" {  } { { "db/altsyncram_5kt3.tdf" "altsyncram1" { Text "C:/Users/sias/Desktop/CSLab/CPU/db/altsyncram_5kt3.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670748349999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom ROM:inst15\|altsyncram:altsyncram_component\|altsyncram_5kt3:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"ROM:inst15\|altsyncram:altsyncram_component\|altsyncram_5kt3:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_5kt3.tdf" "mgl_prim2" { Text "C:/Users/sias/Desktop/CSLab/CPU/db/altsyncram_5kt3.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670748350106 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ROM:inst15\|altsyncram:altsyncram_component\|altsyncram_5kt3:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"ROM:inst15\|altsyncram:altsyncram_component\|altsyncram_5kt3:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_5kt3.tdf" "" { Text "C:/Users/sias/Desktop/CSLab/CPU/db/altsyncram_5kt3.tdf" 36 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670748350115 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ROM:inst15\|altsyncram:altsyncram_component\|altsyncram_5kt3:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"ROM:inst15\|altsyncram:altsyncram_component\|altsyncram_5kt3:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 000000000000000000000000000000000000000000 " "Parameter \"CVALUE\" = \"000000000000000000000000000000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670748350115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670748350115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670748350115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1380928816 " "Parameter \"NODE_NAME\" = \"1380928816\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670748350115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 256 " "Parameter \"NUMWORDS\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670748350115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 6 " "Parameter \"SHIFT_COUNT_BITS\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670748350115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 42 " "Parameter \"WIDTH_WORD\" = \"42\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670748350115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 8 " "Parameter \"WIDTHAD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670748350115 ""}  } { { "db/altsyncram_5kt3.tdf" "" { Text "C:/Users/sias/Desktop/CSLab/CPU/db/altsyncram_5kt3.tdf" 36 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670748350115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter ROM:inst15\|altsyncram:altsyncram_component\|altsyncram_5kt3:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"ROM:inst15\|altsyncram:altsyncram_component\|altsyncram_5kt3:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670748350202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl ROM:inst15\|altsyncram:altsyncram_component\|altsyncram_5kt3:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"ROM:inst15\|altsyncram:altsyncram_component\|altsyncram_5kt3:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670748350287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr ROM:inst15\|altsyncram:altsyncram_component\|altsyncram_5kt3:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"ROM:inst15\|altsyncram:altsyncram_component\|altsyncram_5kt3:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670748350368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CAR CAR:inst13 " "Elaborating entity \"CAR\" for hierarchy \"CAR:inst13\"" {  } { { "CPU.bdf" "inst13" { Schematic "C:/Users/sias/Desktop/CSLab/CPU/CPU.bdf" { { 216 -216 40 360 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670748350399 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CLK CAR.vhd(20) " "VHDL Process Statement warning at CAR.vhd(20): signal \"CLK\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CAR.vhd" "" { Text "C:/Users/sias/Desktop/CSLab/CPU/CAR.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670748350400 "|CPU|CAR:inst13"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR IR:inst1 " "Elaborating entity \"IR\" for hierarchy \"IR:inst1\"" {  } { { "CPU.bdf" "inst1" { Schematic "C:/Users/sias/Desktop/CSLab/CPU/CPU.bdf" { { 392 256 464 472 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670748350403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_proxy bus_proxy:inst " "Elaborating entity \"bus_proxy\" for hierarchy \"bus_proxy:inst\"" {  } { { "CPU.bdf" "inst" { Schematic "C:/Users/sias/Desktop/CSLab/CPU/CPU.bdf" { { 504 264 456 616 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670748350406 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input BUS_PROXY.vhd(30) " "VHDL Process Statement warning at BUS_PROXY.vhd(30): signal \"input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BUS_PROXY.vhd" "" { Text "C:/Users/sias/Desktop/CSLab/CPU/BUS_PROXY.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670748350406 "|CPU|bus_proxy:inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "output BUS_PROXY.vhd(24) " "VHDL Process Statement warning at BUS_PROXY.vhd(24): inferring latch(es) for signal or variable \"output\", which holds its previous value in one or more paths through the process" {  } { { "BUS_PROXY.vhd" "" { Text "C:/Users/sias/Desktop/CSLab/CPU/BUS_PROXY.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1670748350406 "|CPU|bus_proxy:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[0\] BUS_PROXY.vhd(24) " "Inferred latch for \"output\[0\]\" at BUS_PROXY.vhd(24)" {  } { { "BUS_PROXY.vhd" "" { Text "C:/Users/sias/Desktop/CSLab/CPU/BUS_PROXY.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670748350407 "|CPU|bus_proxy:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[1\] BUS_PROXY.vhd(24) " "Inferred latch for \"output\[1\]\" at BUS_PROXY.vhd(24)" {  } { { "BUS_PROXY.vhd" "" { Text "C:/Users/sias/Desktop/CSLab/CPU/BUS_PROXY.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670748350407 "|CPU|bus_proxy:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[2\] BUS_PROXY.vhd(24) " "Inferred latch for \"output\[2\]\" at BUS_PROXY.vhd(24)" {  } { { "BUS_PROXY.vhd" "" { Text "C:/Users/sias/Desktop/CSLab/CPU/BUS_PROXY.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670748350407 "|CPU|bus_proxy:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[3\] BUS_PROXY.vhd(24) " "Inferred latch for \"output\[3\]\" at BUS_PROXY.vhd(24)" {  } { { "BUS_PROXY.vhd" "" { Text "C:/Users/sias/Desktop/CSLab/CPU/BUS_PROXY.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670748350407 "|CPU|bus_proxy:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[4\] BUS_PROXY.vhd(24) " "Inferred latch for \"output\[4\]\" at BUS_PROXY.vhd(24)" {  } { { "BUS_PROXY.vhd" "" { Text "C:/Users/sias/Desktop/CSLab/CPU/BUS_PROXY.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670748350407 "|CPU|bus_proxy:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[5\] BUS_PROXY.vhd(24) " "Inferred latch for \"output\[5\]\" at BUS_PROXY.vhd(24)" {  } { { "BUS_PROXY.vhd" "" { Text "C:/Users/sias/Desktop/CSLab/CPU/BUS_PROXY.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670748350407 "|CPU|bus_proxy:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[6\] BUS_PROXY.vhd(24) " "Inferred latch for \"output\[6\]\" at BUS_PROXY.vhd(24)" {  } { { "BUS_PROXY.vhd" "" { Text "C:/Users/sias/Desktop/CSLab/CPU/BUS_PROXY.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670748350407 "|CPU|bus_proxy:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[7\] BUS_PROXY.vhd(24) " "Inferred latch for \"output\[7\]\" at BUS_PROXY.vhd(24)" {  } { { "BUS_PROXY.vhd" "" { Text "C:/Users/sias/Desktop/CSLab/CPU/BUS_PROXY.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670748350407 "|CPU|bus_proxy:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:inst10 " "Elaborating entity \"ALU\" for hierarchy \"ALU:inst10\"" {  } { { "CPU.bdf" "inst10" { Schematic "C:/Users/sias/Desktop/CSLab/CPU/CPU.bdf" { { 344 2088 2304 456 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670748350410 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PEND ALU.vhd(21) " "VHDL Process Statement warning at ALU.vhd(21): signal \"PEND\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/sias/Desktop/CSLab/CPU/ALU.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670748350410 "|CPU|ALU:inst10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ALU_BUF ALU.vhd(25) " "VHDL Process Statement warning at ALU.vhd(25): signal \"ALU_BUF\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/sias/Desktop/CSLab/CPU/ALU.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670748350410 "|CPU|ALU:inst10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ALU_BUF ALU.vhd(27) " "VHDL Process Statement warning at ALU.vhd(27): signal \"ALU_BUF\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/sias/Desktop/CSLab/CPU/ALU.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670748350410 "|CPU|ALU:inst10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ALU_BUF ALU.vhd(29) " "VHDL Process Statement warning at ALU.vhd(29): signal \"ALU_BUF\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/sias/Desktop/CSLab/CPU/ALU.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670748350410 "|CPU|ALU:inst10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MUL_BUF ALU.vhd(30) " "VHDL Process Statement warning at ALU.vhd(30): signal \"MUL_BUF\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/sias/Desktop/CSLab/CPU/ALU.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670748350410 "|CPU|ALU:inst10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ALU_BUF ALU.vhd(32) " "VHDL Process Statement warning at ALU.vhd(32): signal \"ALU_BUF\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/sias/Desktop/CSLab/CPU/ALU.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670748350410 "|CPU|ALU:inst10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ALU_BUF ALU.vhd(34) " "VHDL Process Statement warning at ALU.vhd(34): signal \"ALU_BUF\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/sias/Desktop/CSLab/CPU/ALU.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670748350410 "|CPU|ALU:inst10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ALU_BUF ALU.vhd(38) " "VHDL Process Statement warning at ALU.vhd(38): signal \"ALU_BUF\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/sias/Desktop/CSLab/CPU/ALU.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670748350410 "|CPU|ALU:inst10"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALU_BUF ALU.vhd(19) " "VHDL Process Statement warning at ALU.vhd(19): inferring latch(es) for signal or variable \"ALU_BUF\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "C:/Users/sias/Desktop/CSLab/CPU/ALU.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1670748350411 "|CPU|ALU:inst10"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MUL_BUF ALU.vhd(19) " "VHDL Process Statement warning at ALU.vhd(19): inferring latch(es) for signal or variable \"MUL_BUF\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "C:/Users/sias/Desktop/CSLab/CPU/ALU.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1670748350411 "|CPU|ALU:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MUL_BUF\[0\] ALU.vhd(19) " "Inferred latch for \"MUL_BUF\[0\]\" at ALU.vhd(19)" {  } { { "ALU.vhd" "" { Text "C:/Users/sias/Desktop/CSLab/CPU/ALU.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670748350411 "|CPU|ALU:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MUL_BUF\[1\] ALU.vhd(19) " "Inferred latch for \"MUL_BUF\[1\]\" at ALU.vhd(19)" {  } { { "ALU.vhd" "" { Text "C:/Users/sias/Desktop/CSLab/CPU/ALU.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670748350411 "|CPU|ALU:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MUL_BUF\[2\] ALU.vhd(19) " "Inferred latch for \"MUL_BUF\[2\]\" at ALU.vhd(19)" {  } { { "ALU.vhd" "" { Text "C:/Users/sias/Desktop/CSLab/CPU/ALU.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670748350411 "|CPU|ALU:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MUL_BUF\[3\] ALU.vhd(19) " "Inferred latch for \"MUL_BUF\[3\]\" at ALU.vhd(19)" {  } { { "ALU.vhd" "" { Text "C:/Users/sias/Desktop/CSLab/CPU/ALU.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670748350411 "|CPU|ALU:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MUL_BUF\[4\] ALU.vhd(19) " "Inferred latch for \"MUL_BUF\[4\]\" at ALU.vhd(19)" {  } { { "ALU.vhd" "" { Text "C:/Users/sias/Desktop/CSLab/CPU/ALU.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670748350411 "|CPU|ALU:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MUL_BUF\[5\] ALU.vhd(19) " "Inferred latch for \"MUL_BUF\[5\]\" at ALU.vhd(19)" {  } { { "ALU.vhd" "" { Text "C:/Users/sias/Desktop/CSLab/CPU/ALU.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670748350411 "|CPU|ALU:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MUL_BUF\[6\] ALU.vhd(19) " "Inferred latch for \"MUL_BUF\[6\]\" at ALU.vhd(19)" {  } { { "ALU.vhd" "" { Text "C:/Users/sias/Desktop/CSLab/CPU/ALU.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670748350412 "|CPU|ALU:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MUL_BUF\[7\] ALU.vhd(19) " "Inferred latch for \"MUL_BUF\[7\]\" at ALU.vhd(19)" {  } { { "ALU.vhd" "" { Text "C:/Users/sias/Desktop/CSLab/CPU/ALU.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670748350412 "|CPU|ALU:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_BUF\[0\] ALU.vhd(19) " "Inferred latch for \"ALU_BUF\[0\]\" at ALU.vhd(19)" {  } { { "ALU.vhd" "" { Text "C:/Users/sias/Desktop/CSLab/CPU/ALU.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670748350412 "|CPU|ALU:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_BUF\[1\] ALU.vhd(19) " "Inferred latch for \"ALU_BUF\[1\]\" at ALU.vhd(19)" {  } { { "ALU.vhd" "" { Text "C:/Users/sias/Desktop/CSLab/CPU/ALU.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670748350412 "|CPU|ALU:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_BUF\[2\] ALU.vhd(19) " "Inferred latch for \"ALU_BUF\[2\]\" at ALU.vhd(19)" {  } { { "ALU.vhd" "" { Text "C:/Users/sias/Desktop/CSLab/CPU/ALU.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670748350412 "|CPU|ALU:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_BUF\[3\] ALU.vhd(19) " "Inferred latch for \"ALU_BUF\[3\]\" at ALU.vhd(19)" {  } { { "ALU.vhd" "" { Text "C:/Users/sias/Desktop/CSLab/CPU/ALU.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670748350412 "|CPU|ALU:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_BUF\[4\] ALU.vhd(19) " "Inferred latch for \"ALU_BUF\[4\]\" at ALU.vhd(19)" {  } { { "ALU.vhd" "" { Text "C:/Users/sias/Desktop/CSLab/CPU/ALU.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670748350412 "|CPU|ALU:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_BUF\[5\] ALU.vhd(19) " "Inferred latch for \"ALU_BUF\[5\]\" at ALU.vhd(19)" {  } { { "ALU.vhd" "" { Text "C:/Users/sias/Desktop/CSLab/CPU/ALU.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670748350412 "|CPU|ALU:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_BUF\[6\] ALU.vhd(19) " "Inferred latch for \"ALU_BUF\[6\]\" at ALU.vhd(19)" {  } { { "ALU.vhd" "" { Text "C:/Users/sias/Desktop/CSLab/CPU/ALU.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670748350412 "|CPU|ALU:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_BUF\[7\] ALU.vhd(19) " "Inferred latch for \"ALU_BUF\[7\]\" at ALU.vhd(19)" {  } { { "ALU.vhd" "" { Text "C:/Users/sias/Desktop/CSLab/CPU/ALU.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670748350412 "|CPU|ALU:inst10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:inst2 " "Elaborating entity \"PC\" for hierarchy \"PC:inst2\"" {  } { { "CPU.bdf" "inst2" { Schematic "C:/Users/sias/Desktop/CSLab/CPU/CPU.bdf" { { 320 648 856 432 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670748350415 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PEND PC.vhd(19) " "VHDL Process Statement warning at PC.vhd(19): signal \"PEND\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PC.vhd" "" { Text "C:/Users/sias/Desktop/CSLab/CPU/PC.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670748350415 "|CPU|PC:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PROGRAM_COUNTER_REG PC.vhd(26) " "VHDL Process Statement warning at PC.vhd(26): signal \"PROGRAM_COUNTER_REG\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PC.vhd" "" { Text "C:/Users/sias/Desktop/CSLab/CPU/PC.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670748350416 "|CPU|PC:inst2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "PC_OUT PC.vhd(16) " "VHDL Process Statement warning at PC.vhd(16): inferring latch(es) for signal or variable \"PC_OUT\", which holds its previous value in one or more paths through the process" {  } { { "PC.vhd" "" { Text "C:/Users/sias/Desktop/CSLab/CPU/PC.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1670748350416 "|CPU|PC:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_OUT\[0\] PC.vhd(16) " "Inferred latch for \"PC_OUT\[0\]\" at PC.vhd(16)" {  } { { "PC.vhd" "" { Text "C:/Users/sias/Desktop/CSLab/CPU/PC.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670748350416 "|CPU|PC:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_OUT\[1\] PC.vhd(16) " "Inferred latch for \"PC_OUT\[1\]\" at PC.vhd(16)" {  } { { "PC.vhd" "" { Text "C:/Users/sias/Desktop/CSLab/CPU/PC.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670748350416 "|CPU|PC:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_OUT\[2\] PC.vhd(16) " "Inferred latch for \"PC_OUT\[2\]\" at PC.vhd(16)" {  } { { "PC.vhd" "" { Text "C:/Users/sias/Desktop/CSLab/CPU/PC.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670748350416 "|CPU|PC:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_OUT\[3\] PC.vhd(16) " "Inferred latch for \"PC_OUT\[3\]\" at PC.vhd(16)" {  } { { "PC.vhd" "" { Text "C:/Users/sias/Desktop/CSLab/CPU/PC.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670748350416 "|CPU|PC:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_OUT\[4\] PC.vhd(16) " "Inferred latch for \"PC_OUT\[4\]\" at PC.vhd(16)" {  } { { "PC.vhd" "" { Text "C:/Users/sias/Desktop/CSLab/CPU/PC.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670748350416 "|CPU|PC:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_OUT\[5\] PC.vhd(16) " "Inferred latch for \"PC_OUT\[5\]\" at PC.vhd(16)" {  } { { "PC.vhd" "" { Text "C:/Users/sias/Desktop/CSLab/CPU/PC.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670748350416 "|CPU|PC:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_OUT\[6\] PC.vhd(16) " "Inferred latch for \"PC_OUT\[6\]\" at PC.vhd(16)" {  } { { "PC.vhd" "" { Text "C:/Users/sias/Desktop/CSLab/CPU/PC.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670748350416 "|CPU|PC:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_OUT\[7\] PC.vhd(16) " "Inferred latch for \"PC_OUT\[7\]\" at PC.vhd(16)" {  } { { "PC.vhd" "" { Text "C:/Users/sias/Desktop/CSLab/CPU/PC.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670748350416 "|CPU|PC:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAR MAR:inst4 " "Elaborating entity \"MAR\" for hierarchy \"MAR:inst4\"" {  } { { "CPU.bdf" "inst4" { Schematic "C:/Users/sias/Desktop/CSLab/CPU/CPU.bdf" { { 408 1048 1280 488 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670748350419 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MAR_REG MAR.vhd(20) " "VHDL Process Statement warning at MAR.vhd(20): signal \"MAR_REG\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MAR.vhd" "" { Text "C:/Users/sias/Desktop/CSLab/CPU/MAR.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670748350419 "|CPU|MAR:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MBR MBR:inst7 " "Elaborating entity \"MBR\" for hierarchy \"MBR:inst7\"" {  } { { "CPU.bdf" "inst7" { Schematic "C:/Users/sias/Desktop/CSLab/CPU/CPU.bdf" { { 352 1616 1856 464 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670748350422 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MEM_OUT MBR.vhd(20) " "VHDL Process Statement warning at MBR.vhd(20): signal \"MEM_OUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MBR.vhd" "" { Text "C:/Users/sias/Desktop/CSLab/CPU/MBR.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670748350422 "|CPU|MBR:inst7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MBR_IN MBR.vhd(22) " "VHDL Process Statement warning at MBR.vhd(22): signal \"MBR_IN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MBR.vhd" "" { Text "C:/Users/sias/Desktop/CSLab/CPU/MBR.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670748350422 "|CPU|MBR:inst7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MBR_REG MBR.vhd(24) " "VHDL Process Statement warning at MBR.vhd(24): signal \"MBR_REG\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MBR.vhd" "" { Text "C:/Users/sias/Desktop/CSLab/CPU/MBR.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670748350422 "|CPU|MBR:inst7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MBR_REG MBR.vhd(25) " "VHDL Process Statement warning at MBR.vhd(25): signal \"MBR_REG\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MBR.vhd" "" { Text "C:/Users/sias/Desktop/CSLab/CPU/MBR.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670748350422 "|CPU|MBR:inst7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MBR_REG MBR.vhd(17) " "VHDL Process Statement warning at MBR.vhd(17): inferring latch(es) for signal or variable \"MBR_REG\", which holds its previous value in one or more paths through the process" {  } { { "MBR.vhd" "" { Text "C:/Users/sias/Desktop/CSLab/CPU/MBR.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1670748350422 "|CPU|MBR:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MBR_REG\[0\] MBR.vhd(17) " "Inferred latch for \"MBR_REG\[0\]\" at MBR.vhd(17)" {  } { { "MBR.vhd" "" { Text "C:/Users/sias/Desktop/CSLab/CPU/MBR.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670748350422 "|CPU|MBR:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MBR_REG\[1\] MBR.vhd(17) " "Inferred latch for \"MBR_REG\[1\]\" at MBR.vhd(17)" {  } { { "MBR.vhd" "" { Text "C:/Users/sias/Desktop/CSLab/CPU/MBR.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670748350422 "|CPU|MBR:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MBR_REG\[2\] MBR.vhd(17) " "Inferred latch for \"MBR_REG\[2\]\" at MBR.vhd(17)" {  } { { "MBR.vhd" "" { Text "C:/Users/sias/Desktop/CSLab/CPU/MBR.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670748350422 "|CPU|MBR:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MBR_REG\[3\] MBR.vhd(17) " "Inferred latch for \"MBR_REG\[3\]\" at MBR.vhd(17)" {  } { { "MBR.vhd" "" { Text "C:/Users/sias/Desktop/CSLab/CPU/MBR.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670748350422 "|CPU|MBR:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MBR_REG\[4\] MBR.vhd(17) " "Inferred latch for \"MBR_REG\[4\]\" at MBR.vhd(17)" {  } { { "MBR.vhd" "" { Text "C:/Users/sias/Desktop/CSLab/CPU/MBR.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670748350422 "|CPU|MBR:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MBR_REG\[5\] MBR.vhd(17) " "Inferred latch for \"MBR_REG\[5\]\" at MBR.vhd(17)" {  } { { "MBR.vhd" "" { Text "C:/Users/sias/Desktop/CSLab/CPU/MBR.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670748350422 "|CPU|MBR:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MBR_REG\[6\] MBR.vhd(17) " "Inferred latch for \"MBR_REG\[6\]\" at MBR.vhd(17)" {  } { { "MBR.vhd" "" { Text "C:/Users/sias/Desktop/CSLab/CPU/MBR.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670748350423 "|CPU|MBR:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MBR_REG\[7\] MBR.vhd(17) " "Inferred latch for \"MBR_REG\[7\]\" at MBR.vhd(17)" {  } { { "MBR.vhd" "" { Text "C:/Users/sias/Desktop/CSLab/CPU/MBR.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670748350423 "|CPU|MBR:inst7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:inst8 " "Elaborating entity \"RAM\" for hierarchy \"RAM:inst8\"" {  } { { "CPU.bdf" "inst8" { Schematic "C:/Users/sias/Desktop/CSLab/CPU/CPU.bdf" { { 328 1384 1560 440 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670748350429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAM:inst8\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RAM:inst8\|altsyncram:altsyncram_component\"" {  } { { "RAM.vhd" "altsyncram_component" { Text "C:/Users/sias/Desktop/CSLab/CPU/RAM.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670748350437 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM:inst8\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RAM:inst8\|altsyncram:altsyncram_component\"" {  } { { "RAM.vhd" "" { Text "C:/Users/sias/Desktop/CSLab/CPU/RAM.vhd" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670748350442 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM:inst8\|altsyncram:altsyncram_component " "Instantiated megafunction \"RAM:inst8\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670748350443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670748350443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670748350443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670748350443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670748350443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670748350443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670748350443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670748350443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670748350443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670748350443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670748350443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670748350443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670748350443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone 10 LP " "Parameter \"intended_device_family\" = \"Cyclone 10 LP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670748350443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670748350443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670748350443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670748350443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670748350443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670748350443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670748350443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file RAM.mif " "Parameter \"init_file\" = \"RAM.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670748350443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670748350443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670748350443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670748350443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670748350443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670748350443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670748350443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670748350443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670748350443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670748350443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670748350443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670748350443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670748350443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670748350443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670748350443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670748350443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670748350443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670748350443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670748350443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670748350443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670748350443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670748350443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670748350443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670748350443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670748350443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670748350443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670748350443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670748350443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=RAM0 " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=RAM0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670748350443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670748350443 ""}  } { { "RAM.vhd" "" { Text "C:/Users/sias/Desktop/CSLab/CPU/RAM.vhd" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670748350443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hlt3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hlt3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hlt3 " "Found entity 1: altsyncram_hlt3" {  } { { "db/altsyncram_hlt3.tdf" "" { Text "C:/Users/sias/Desktop/CSLab/CPU/db/altsyncram_hlt3.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670748350467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670748350467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hlt3 RAM:inst8\|altsyncram:altsyncram_component\|altsyncram_hlt3:auto_generated " "Elaborating entity \"altsyncram_hlt3\" for hierarchy \"RAM:inst8\|altsyncram:altsyncram_component\|altsyncram_hlt3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670748350467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i2r2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_i2r2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i2r2 " "Found entity 1: altsyncram_i2r2" {  } { { "db/altsyncram_i2r2.tdf" "" { Text "C:/Users/sias/Desktop/CSLab/CPU/db/altsyncram_i2r2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670748350494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670748350494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_i2r2 RAM:inst8\|altsyncram:altsyncram_component\|altsyncram_hlt3:auto_generated\|altsyncram_i2r2:altsyncram1 " "Elaborating entity \"altsyncram_i2r2\" for hierarchy \"RAM:inst8\|altsyncram:altsyncram_component\|altsyncram_hlt3:auto_generated\|altsyncram_i2r2:altsyncram1\"" {  } { { "db/altsyncram_hlt3.tdf" "altsyncram1" { Text "C:/Users/sias/Desktop/CSLab/CPU/db/altsyncram_hlt3.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670748350494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom RAM:inst8\|altsyncram:altsyncram_component\|altsyncram_hlt3:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"RAM:inst8\|altsyncram:altsyncram_component\|altsyncram_hlt3:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_hlt3.tdf" "mgl_prim2" { Text "C:/Users/sias/Desktop/CSLab/CPU/db/altsyncram_hlt3.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670748350500 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM:inst8\|altsyncram:altsyncram_component\|altsyncram_hlt3:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"RAM:inst8\|altsyncram:altsyncram_component\|altsyncram_hlt3:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_hlt3.tdf" "" { Text "C:/Users/sias/Desktop/CSLab/CPU/db/altsyncram_hlt3.tdf" 38 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670748350509 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM:inst8\|altsyncram:altsyncram_component\|altsyncram_hlt3:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"RAM:inst8\|altsyncram:altsyncram_component\|altsyncram_hlt3:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000 " "Parameter \"CVALUE\" = \"00000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670748350509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670748350509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670748350509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1380011312 " "Parameter \"NODE_NAME\" = \"1380011312\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670748350509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 256 " "Parameter \"NUMWORDS\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670748350509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670748350509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 8 " "Parameter \"WIDTH_WORD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670748350509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 8 " "Parameter \"WIDTHAD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670748350509 ""}  } { { "db/altsyncram_hlt3.tdf" "" { Text "C:/Users/sias/Desktop/CSLab/CPU/db/altsyncram_hlt3.tdf" 38 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670748350509 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1670748350622 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2022.12.11.16:45:52 Progress: Loading sldd5822a23/alt_sld_fab_wrapper_hw.tcl " "2022.12.11.16:45:52 Progress: Loading sldd5822a23/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670748352190 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670748353205 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670748353268 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670748354379 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670748354456 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670748354531 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670748354624 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670748354627 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670748354627 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1670748355304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd5822a23/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd5822a23/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldd5822a23/alt_sld_fab.v" "" { Text "C:/Users/sias/Desktop/CSLab/CPU/db/ip/sldd5822a23/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670748355452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670748355452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd5822a23/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd5822a23/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldd5822a23/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/sias/Desktop/CSLab/CPU/db/ip/sldd5822a23/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670748355516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670748355516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd5822a23/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd5822a23/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldd5822a23/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/sias/Desktop/CSLab/CPU/db/ip/sldd5822a23/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670748355518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670748355518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd5822a23/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd5822a23/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldd5822a23/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/sias/Desktop/CSLab/CPU/db/ip/sldd5822a23/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670748355566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670748355566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd5822a23/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldd5822a23/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldd5822a23/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/sias/Desktop/CSLab/CPU/db/ip/sldd5822a23/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670748355629 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldd5822a23/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/sias/Desktop/CSLab/CPU/db/ip/sldd5822a23/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670748355629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670748355629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd5822a23/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd5822a23/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldd5822a23/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/sias/Desktop/CSLab/CPU/db/ip/sldd5822a23/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670748355680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670748355680 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "ALU:inst10\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ALU:inst10\|Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult0" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1670748356397 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1670748356397 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst10\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ALU:inst10\|lpm_mult:Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670748356421 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:inst10\|lpm_mult:Mult0 " "Instantiated megafunction \"ALU:inst10\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670748356422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670748356422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670748356422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670748356422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670748356422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670748356422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670748356422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670748356422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670748356422 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670748356422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_3at.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_3at.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_3at " "Found entity 1: mult_3at" {  } { { "db/mult_3at.tdf" "" { Text "C:/Users/sias/Desktop/CSLab/CPU/db/mult_3at.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670748356445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670748356445 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MBR:inst7\|MBR_REG\[7\] " "Latch MBR:inst7\|MBR_REG\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ROM:inst15\|altsyncram:altsyncram_component\|altsyncram_5kt3:auto_generated\|altsyncram_q4u2:altsyncram1\|q_a\[18\] " "Ports D and ENA on the latch are fed by the same signal ROM:inst15\|altsyncram:altsyncram_component\|altsyncram_5kt3:auto_generated\|altsyncram_q4u2:altsyncram1\|q_a\[18\]" {  } { { "db/altsyncram_q4u2.tdf" "" { Text "C:/Users/sias/Desktop/CSLab/CPU/db/altsyncram_q4u2.tdf" 35 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670748356556 ""}  } { { "MBR.vhd" "" { Text "C:/Users/sias/Desktop/CSLab/CPU/MBR.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670748356556 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MBR:inst7\|MBR_REG\[6\] " "Latch MBR:inst7\|MBR_REG\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ROM:inst15\|altsyncram:altsyncram_component\|altsyncram_5kt3:auto_generated\|altsyncram_q4u2:altsyncram1\|q_a\[18\] " "Ports D and ENA on the latch are fed by the same signal ROM:inst15\|altsyncram:altsyncram_component\|altsyncram_5kt3:auto_generated\|altsyncram_q4u2:altsyncram1\|q_a\[18\]" {  } { { "db/altsyncram_q4u2.tdf" "" { Text "C:/Users/sias/Desktop/CSLab/CPU/db/altsyncram_q4u2.tdf" 35 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670748356556 ""}  } { { "MBR.vhd" "" { Text "C:/Users/sias/Desktop/CSLab/CPU/MBR.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670748356556 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MBR:inst7\|MBR_REG\[5\] " "Latch MBR:inst7\|MBR_REG\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ROM:inst15\|altsyncram:altsyncram_component\|altsyncram_5kt3:auto_generated\|altsyncram_q4u2:altsyncram1\|q_a\[18\] " "Ports D and ENA on the latch are fed by the same signal ROM:inst15\|altsyncram:altsyncram_component\|altsyncram_5kt3:auto_generated\|altsyncram_q4u2:altsyncram1\|q_a\[18\]" {  } { { "db/altsyncram_q4u2.tdf" "" { Text "C:/Users/sias/Desktop/CSLab/CPU/db/altsyncram_q4u2.tdf" 35 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670748356557 ""}  } { { "MBR.vhd" "" { Text "C:/Users/sias/Desktop/CSLab/CPU/MBR.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670748356557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MBR:inst7\|MBR_REG\[4\] " "Latch MBR:inst7\|MBR_REG\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ROM:inst15\|altsyncram:altsyncram_component\|altsyncram_5kt3:auto_generated\|altsyncram_q4u2:altsyncram1\|q_a\[18\] " "Ports D and ENA on the latch are fed by the same signal ROM:inst15\|altsyncram:altsyncram_component\|altsyncram_5kt3:auto_generated\|altsyncram_q4u2:altsyncram1\|q_a\[18\]" {  } { { "db/altsyncram_q4u2.tdf" "" { Text "C:/Users/sias/Desktop/CSLab/CPU/db/altsyncram_q4u2.tdf" 35 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670748356557 ""}  } { { "MBR.vhd" "" { Text "C:/Users/sias/Desktop/CSLab/CPU/MBR.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670748356557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MBR:inst7\|MBR_REG\[3\] " "Latch MBR:inst7\|MBR_REG\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ROM:inst15\|altsyncram:altsyncram_component\|altsyncram_5kt3:auto_generated\|altsyncram_q4u2:altsyncram1\|q_a\[18\] " "Ports D and ENA on the latch are fed by the same signal ROM:inst15\|altsyncram:altsyncram_component\|altsyncram_5kt3:auto_generated\|altsyncram_q4u2:altsyncram1\|q_a\[18\]" {  } { { "db/altsyncram_q4u2.tdf" "" { Text "C:/Users/sias/Desktop/CSLab/CPU/db/altsyncram_q4u2.tdf" 35 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670748356557 ""}  } { { "MBR.vhd" "" { Text "C:/Users/sias/Desktop/CSLab/CPU/MBR.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670748356557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MBR:inst7\|MBR_REG\[2\] " "Latch MBR:inst7\|MBR_REG\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ROM:inst15\|altsyncram:altsyncram_component\|altsyncram_5kt3:auto_generated\|altsyncram_q4u2:altsyncram1\|q_a\[18\] " "Ports D and ENA on the latch are fed by the same signal ROM:inst15\|altsyncram:altsyncram_component\|altsyncram_5kt3:auto_generated\|altsyncram_q4u2:altsyncram1\|q_a\[18\]" {  } { { "db/altsyncram_q4u2.tdf" "" { Text "C:/Users/sias/Desktop/CSLab/CPU/db/altsyncram_q4u2.tdf" 35 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670748356557 ""}  } { { "MBR.vhd" "" { Text "C:/Users/sias/Desktop/CSLab/CPU/MBR.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670748356557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MBR:inst7\|MBR_REG\[1\] " "Latch MBR:inst7\|MBR_REG\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ROM:inst15\|altsyncram:altsyncram_component\|altsyncram_5kt3:auto_generated\|altsyncram_q4u2:altsyncram1\|q_a\[18\] " "Ports D and ENA on the latch are fed by the same signal ROM:inst15\|altsyncram:altsyncram_component\|altsyncram_5kt3:auto_generated\|altsyncram_q4u2:altsyncram1\|q_a\[18\]" {  } { { "db/altsyncram_q4u2.tdf" "" { Text "C:/Users/sias/Desktop/CSLab/CPU/db/altsyncram_q4u2.tdf" 35 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670748356557 ""}  } { { "MBR.vhd" "" { Text "C:/Users/sias/Desktop/CSLab/CPU/MBR.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670748356557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MBR:inst7\|MBR_REG\[0\] " "Latch MBR:inst7\|MBR_REG\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ROM:inst15\|altsyncram:altsyncram_component\|altsyncram_5kt3:auto_generated\|altsyncram_q4u2:altsyncram1\|q_a\[18\] " "Ports D and ENA on the latch are fed by the same signal ROM:inst15\|altsyncram:altsyncram_component\|altsyncram_5kt3:auto_generated\|altsyncram_q4u2:altsyncram1\|q_a\[18\]" {  } { { "db/altsyncram_q4u2.tdf" "" { Text "C:/Users/sias/Desktop/CSLab/CPU/db/altsyncram_q4u2.tdf" 35 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670748356557 ""}  } { { "MBR.vhd" "" { Text "C:/Users/sias/Desktop/CSLab/CPU/MBR.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670748356557 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670748356695 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1670748357649 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670748357649 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "830 " "Implemented 830 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1670748357703 ""} { "Info" "ICUT_CUT_TM_OPINS" "130 " "Implemented 130 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1670748357703 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1670748357703 ""} { "Info" "ICUT_CUT_TM_LCELLS" "635 " "Implemented 635 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1670748357703 ""} { "Info" "ICUT_CUT_TM_RAMS" "50 " "Implemented 50 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1670748357703 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1670748357703 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1670748357703 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 39 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 39 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4849 " "Peak virtual memory: 4849 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670748357716 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 11 16:45:57 2022 " "Processing ended: Sun Dec 11 16:45:57 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670748357716 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670748357716 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670748357716 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1670748357716 ""}
