
---------- Begin Simulation Statistics ----------
final_tick                               1352508564000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 505477                       # Simulator instruction rate (inst/s)
host_mem_usage                                4568792                       # Number of bytes of host memory used
host_op_rate                                   986924                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2571.83                       # Real time elapsed on the host
host_tick_rate                               36163830                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1300000003                       # Number of instructions simulated
sim_ops                                    2538198256                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.093007                       # Number of seconds simulated
sim_ticks                                 93007155750                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                   164                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       102769                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        205463                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits             0                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect          234                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect      3545414                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted     62184501                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits     22566744                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups     29687627                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses      7120883                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups      72069249                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS       4838937                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted      2944236                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads       286872032                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes      155762405                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts      3546374                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches         53455029                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events     30226083                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitNonSpecStalls          164                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus_1.commit.commitSquashedInsts     99541810                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts    250000000                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps    485475175                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples    170984644                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     2.839291                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     2.947989                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0     55165531     32.26%     32.26% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1     23192521     13.56%     45.83% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2     17045601      9.97%     55.80% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3     21298666     12.46%     68.25% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4      8319737      4.87%     73.12% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5      7477258      4.37%     77.49% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6      5993177      3.51%     81.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7      2266070      1.33%     82.32% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8     30226083     17.68%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total    170984644                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts          8240809                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls      3371427                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts       478606548                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads            58771653                       # Number of loads committed
system.switch_cpus_1.commit.membars                 0                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass      2274108      0.47%      0.47% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu    374564349     77.15%     77.62% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult       385147      0.08%     77.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv       694599      0.14%     77.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd       288539      0.06%     77.90% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     77.90% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt            0      0.00%     77.90% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0      0.00%     77.90% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     77.90% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     77.90% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            0      0.00%     77.90% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     77.90% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd            0      0.00%     77.90% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     77.90% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu       144192      0.03%     77.93% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp            0      0.00%     77.93% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt      1832450      0.38%     78.31% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc      3852223      0.79%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead     56939203     11.73%     90.83% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite     42665499      8.79%     99.62% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead      1832450      0.38%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite         2416      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total    485475175                       # Class of committed instruction
system.switch_cpus_1.commit.refs            101439568                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts               0                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts         250000000                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps           485475175                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     0.744057                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               0.744057                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles     31863589                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DecodedInsts    634956990                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles       50997661                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles        94793155                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles      3551754                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.UnblockCycles      4429002                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.rdAccesses          66512699                       # TLB accesses on read requests
system.switch_cpus_1.dtb.rdMisses              345707                       # TLB misses on read requests
system.switch_cpus_1.dtb.wrAccesses          45925912                       # TLB accesses on write requests
system.switch_cpus_1.dtb.wrMisses               26584                       # TLB misses on write requests
system.switch_cpus_1.fetch.Branches          72069249                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines        48989453                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles           126981241                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes       914905                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.IcacheWaitRetryStallCycles          216                       # Number of stall cycles due to full MSHR
system.switch_cpus_1.fetch.Insts            337809462                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles         1487                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingTrapStallCycles         7363                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles       7103508                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.387439                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles     55093107                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches     27405681                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.816040                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples    185635168                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     3.528310                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.578468                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0       79834590     43.01%     43.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1        6598403      3.55%     46.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2        8097188      4.36%     50.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3        6740813      3.63%     54.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4        6466205      3.48%     58.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5        7469379      4.02%     62.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6        5493240      2.96%     65.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7        3690818      1.99%     67.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8       61244532     32.99%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total    185635168                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fp_regfile_reads        14806437                       # number of floating regfile reads
system.switch_cpus_1.fp_regfile_writes        7893347                       # number of floating regfile writes
system.switch_cpus_1.idleCycles                379143                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.branchMispredicts      4667613                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches       57658767                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           2.914492                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs          112362032                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores         45900964                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles      11683840                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts     72379574                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts        52010                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts        60910                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts     51003937                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts    585093476                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts     66461068                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts      9279329                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts    542137162                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents        14851                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents       185976                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      3551754                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles       215866                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked           15                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads      8144622                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses       137793                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation         6495                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads        66480                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads     13607912                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores      8336021                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents         6495                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect      4503300                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect       164313                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers       611410696                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count           538583365                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.633358                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers       387241724                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             2.895387                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent            540195760                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads      802832543                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes     426952030                       # number of integer regfile writes
system.switch_cpus_1.ipc                     1.343983                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               1.343983                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass      3673404      0.67%      0.67% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu    423516426     76.81%     77.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult       415792      0.08%     77.55% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv       721669      0.13%     77.68% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd       288545      0.05%     77.73% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     77.73% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt            1      0.00%     77.73% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            0      0.00%     77.73% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     77.73% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     77.73% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            0      0.00%     77.73% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     77.73% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd            0      0.00%     77.73% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     77.73% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu       146581      0.03%     77.76% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp           48      0.00%     77.76% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt      2478121      0.45%     78.21% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc      4359132      0.79%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead     65132668     11.81%     90.81% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite     47064676      8.54%     99.34% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead      2998689      0.54%     99.89% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite       620742      0.11%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total    551416494                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses      11420074                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads     22736135                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses     10470415                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes     16959817                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt           7287660                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.013216                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu       6518419     89.44%     89.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0      0.00%     89.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%     89.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0      0.00%     89.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%     89.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            0      0.00%     89.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%     89.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0      0.00%     89.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%     89.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0      0.00%     89.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%     89.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%     89.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%     89.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu          158      0.00%     89.45% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0      0.00%     89.45% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt        45469      0.62%     90.07% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            0      0.00%     90.07% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%     90.07% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%     90.07% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%     90.07% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%     90.07% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%     90.07% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%     90.07% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd            0      0.00%     90.07% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%     90.07% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%     90.07% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt            0      0.00%     90.07% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%     90.07% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%     90.07% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult            0      0.00%     90.07% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%     90.07% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%     90.07% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%     90.07% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%     90.07% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%     90.07% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     90.07% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     90.07% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%     90.07% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%     90.07% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%     90.07% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%     90.07% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%     90.07% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%     90.07% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%     90.07% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%     90.07% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%     90.07% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead       333267      4.57%     94.64% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite       196303      2.69%     97.34% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead         8783      0.12%     97.46% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite       185261      2.54%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses    543610676                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads   1273849506                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses    528112950                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes    667756233                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded        584933793                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued       551416494                       # Number of instructions issued
system.switch_cpus_1.iq.iqNonSpecInstsAdded       159683                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_1.iq.iqSquashedInstsExamined     99618196                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued       829828                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedNonSpecRemoved       159519                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_1.iq.iqSquashedOperandsExamined    143746619                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples    185635168                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     2.970431                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     2.531453                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0     51531131     27.76%     27.76% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1     15880926      8.55%     36.31% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2     20768892     11.19%     47.50% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3     18586440     10.01%     57.51% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4     21092214     11.36%     68.88% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5     18577048     10.01%     78.88% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6     19878892     10.71%     89.59% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7     12845984      6.92%     96.51% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8      6473641      3.49%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total    185635168                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 2.964377                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.rdAccesses                 0                       # TLB accesses on read requests
system.switch_cpus_1.itb.rdMisses                   0                       # TLB misses on read requests
system.switch_cpus_1.itb.wrAccesses          48990581                       # TLB accesses on write requests
system.switch_cpus_1.itb.wrMisses                1169                       # TLB misses on write requests
system.switch_cpus_1.memDep0.conflictingLoads      1828912                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       685566                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads     72379574                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores     51003937                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads     230594645                       # number of misc regfile reads
system.switch_cpus_1.numCycles              186014311                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles      13253139                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps    533112573                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents       638819                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles       54020527                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents     10696766                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents        36519                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups   1554267979                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts    618060318                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands    672911314                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles        95928011                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents      6984120                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles      3551754                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles     18879214                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps      139798568                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.fp_rename_lookups     17920874                       # Number of floating rename lookups
system.switch_cpus_1.rename.int_rename_lookups    936002419                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles         2516                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts          173                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts         9961029                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts          173                       # count of temporary serializing insts renamed
system.switch_cpus_1.rob.rob_reads          725755799                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes        1184868145                       # The number of ROB writes
system.switch_cpus_1.timesIdled                 92856                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            9                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       345125                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          240                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       683341                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            240                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_single_requests       120499                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_single_snoops         4434                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.tot_requests       235122                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.tot_snoops           4434                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              75369                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        35482                       # Transaction distribution
system.membus.trans_dist::CleanEvict            67282                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                5                       # Transaction distribution
system.membus.trans_dist::ReadExReq             27325                       # Transaction distribution
system.membus.trans_dist::ReadExResp            27325                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         75369                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port       308157                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total       308157                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 308157                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port      8843264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total      8843264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 8843264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            102699                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  102699    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              102699                       # Request fanout histogram
system.membus.reqLayer2.occupancy           377868500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy          549811000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.6                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1352508564000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1352508564000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1352508564000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 1352508564000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1352508564000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1352508564000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 1352508564000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            309084                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        69229                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       208986                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           97818                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            6920                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           6920                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            29128                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           29128                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        309084                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       626960                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       401509                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1028469                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     26750144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     10578176                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               37328320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           37828                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2123008                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           382956                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000650                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.025491                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 382707     99.93%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    249      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             382956                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          586717500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         197295498                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         313483500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1352508564000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.inst       208765                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus_1.data        14820                       # number of demand (read+write) hits
system.l2.demand_hits::total                   223585                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.inst       208765                       # number of overall hits
system.l2.overall_hits::.switch_cpus_1.data        14820                       # number of overall hits
system.l2.overall_hits::total                  223585                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst          220                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data       114403                       # number of demand (read+write) misses
system.l2.demand_misses::total                 114623                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst          220                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data       114403                       # number of overall misses
system.l2.overall_misses::total                114623                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst     21520000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data  10436660500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      10458180500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst     21520000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data  10436660500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     10458180500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst       208985                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data       129223                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               338208                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst       208985                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data       129223                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              338208                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst     0.001053                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.885315                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.338913                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst     0.001053                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.885315                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.338913                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 97818.181818                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 91227.157505                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 91239.807892                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 97818.181818                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 91227.157505                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 91239.807892                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               33165                       # number of writebacks
system.l2.writebacks::total                     33165                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus_1.inst          220                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data       114403                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            114623                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst          220                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data       114403                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           114623                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst     19320000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data   9292630500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   9311950500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst     19320000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data   9292630500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   9311950500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst     0.001053                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.885315                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.338913                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst     0.001053                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.885315                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.338913                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 87818.181818                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 81227.157505                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 81239.807892                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 87818.181818                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 81227.157505                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 81239.807892                       # average overall mshr miss latency
system.l2.replacements                          33390                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        36061                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            36061                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        36061                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        36061                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       208986                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           208986                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       208986                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       208986                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        81288                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         81288                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus_1.data         1099                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 1099                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus_1.data         5821                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               5821                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.switch_cpus_1.data         6920                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             6920                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus_1.data     0.841185                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.841185                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.switch_cpus_1.data         5821                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          5821                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data     96156000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     96156000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.841185                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.841185                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data 16518.811201                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 16518.811201                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus_1.data         1800                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1800                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus_1.data        27328                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               27328                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data   2794878500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2794878500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data        29128                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             29128                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.938204                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.938204                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 102271.607875                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 102271.607875                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data        27328                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          27328                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data   2521598500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2521598500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.938204                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.938204                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 92271.607875                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 92271.607875                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus_1.inst       208765                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus_1.data        13020                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             221785                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst          220                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus_1.data        87075                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            87295                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst     21520000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.data   7641782000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   7663302000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst       208985                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus_1.data       100095                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         309080                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.001053                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.869924                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.282435                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 97818.181818                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 87760.918748                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87786.264964                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst          220                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.data        87075                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        87295                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst     19320000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data   6771032000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   6790352000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.001053                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.869924                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.282435                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 87818.181818                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 77760.918748                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77786.264964                       # average ReadCleanReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1352508564000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4076.848154                       # Cycle average of tags in use
system.l2.tags.total_refs                      501016                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    249137                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.011006                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    4076.848154                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.995324                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.995324                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4083                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          244                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2296                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1528                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.996826                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   5711743                       # Number of tag accesses
system.l2.tags.data_accesses                  5711743                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1352508564000                       # Cumulative time (in ticks) in various power states
system.l3.demand_hits::.switch_cpus_1.inst           19                       # number of demand (read+write) hits
system.l3.demand_hits::.switch_cpus_1.data        11910                       # number of demand (read+write) hits
system.l3.demand_hits::total                    11929                       # number of demand (read+write) hits
system.l3.overall_hits::.switch_cpus_1.inst           19                       # number of overall hits
system.l3.overall_hits::.switch_cpus_1.data        11910                       # number of overall hits
system.l3.overall_hits::total                   11929                       # number of overall hits
system.l3.demand_misses::.switch_cpus_1.inst          201                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_1.data       102493                       # number of demand (read+write) misses
system.l3.demand_misses::total                 102694                       # number of demand (read+write) misses
system.l3.overall_misses::.switch_cpus_1.inst          201                       # number of overall misses
system.l3.overall_misses::.switch_cpus_1.data       102493                       # number of overall misses
system.l3.overall_misses::total                102694                       # number of overall misses
system.l3.demand_miss_latency::.switch_cpus_1.inst     17757000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_1.data   8457124500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total       8474881500                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.inst     17757000                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.data   8457124500                       # number of overall miss cycles
system.l3.overall_miss_latency::total      8474881500                       # number of overall miss cycles
system.l3.demand_accesses::.switch_cpus_1.inst          220                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_1.data       114403                       # number of demand (read+write) accesses
system.l3.demand_accesses::total               114623                       # number of demand (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.inst          220                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.data       114403                       # number of overall (read+write) accesses
system.l3.overall_accesses::total              114623                       # number of overall (read+write) accesses
system.l3.demand_miss_rate::.switch_cpus_1.inst     0.913636                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_1.data     0.895894                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.895928                       # miss rate for demand accesses
system.l3.overall_miss_rate::.switch_cpus_1.inst     0.913636                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_1.data     0.895894                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.895928                       # miss rate for overall accesses
system.l3.demand_avg_miss_latency::.switch_cpus_1.inst 88343.283582                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_1.data 82514.166821                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 82525.575983                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.inst 88343.283582                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.data 82514.166821                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 82525.575983                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::.writebacks               35482                       # number of writebacks
system.l3.writebacks::total                     35482                       # number of writebacks
system.l3.demand_mshr_misses::.switch_cpus_1.inst          201                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_1.data       102493                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total            102694                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.inst          201                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.data       102493                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total           102694                       # number of overall MSHR misses
system.l3.demand_mshr_miss_latency::.switch_cpus_1.inst     15345000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_1.data   7227208500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total   7242553500                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.inst     15345000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.data   7227208500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total   7242553500                       # number of overall MSHR miss cycles
system.l3.demand_mshr_miss_rate::.switch_cpus_1.inst     0.913636                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_1.data     0.895894                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.895928                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.inst     0.913636                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.data     0.895894                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.895928                       # mshr miss rate for overall accesses
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 76343.283582                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.data 70514.166821                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 70525.575983                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 76343.283582                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.data 70514.166821                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 70525.575983                       # average overall mshr miss latency
system.l3.replacements                         106935                       # number of replacements
system.l3.WritebackDirty_hits::.writebacks        33165                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total            33165                       # number of WritebackDirty hits
system.l3.WritebackDirty_accesses::.writebacks        33165                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total        33165                       # number of WritebackDirty accesses(hits+misses)
system.l3.CleanEvict_mshr_misses::.writebacks          260                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total           260                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.UpgradeReq_hits::.switch_cpus_1.data         5816                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total                 5816                       # number of UpgradeReq hits
system.l3.UpgradeReq_misses::.switch_cpus_1.data            5                       # number of UpgradeReq misses
system.l3.UpgradeReq_misses::total                  5                       # number of UpgradeReq misses
system.l3.UpgradeReq_accesses::.switch_cpus_1.data         5821                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total             5821                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_miss_rate::.switch_cpus_1.data     0.000859                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_miss_rate::total        0.000859                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_misses::.switch_cpus_1.data            5                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_misses::total             5                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data        92500                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_latency::total        92500                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.000859                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_miss_rate::total     0.000859                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data        18500                       # average UpgradeReq mshr miss latency
system.l3.UpgradeReq_avg_mshr_miss_latency::total        18500                       # average UpgradeReq mshr miss latency
system.l3.ReadExReq_hits::.switch_cpus_1.data            3                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                     3                       # number of ReadExReq hits
system.l3.ReadExReq_misses::.switch_cpus_1.data        27325                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total               27325                       # number of ReadExReq misses
system.l3.ReadExReq_miss_latency::.switch_cpus_1.data   2357589500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total    2357589500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_accesses::.switch_cpus_1.data        27328                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total             27328                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_miss_rate::.switch_cpus_1.data     0.999890                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.999890                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_miss_latency::.switch_cpus_1.data 86279.579140                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 86279.579140                       # average ReadExReq miss latency
system.l3.ReadExReq_mshr_misses::.switch_cpus_1.data        27325                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total          27325                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus_1.data   2029689500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total   2029689500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.999890                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.999890                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 74279.579140                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 74279.579140                       # average ReadExReq mshr miss latency
system.l3.ReadCleanReq_hits::.switch_cpus_1.inst           19                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_hits::.switch_cpus_1.data        11907                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_hits::total              11926                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_misses::.switch_cpus_1.inst          201                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::.switch_cpus_1.data        75168                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::total            75369                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.inst     17757000                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.data   6099535000                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::total   6117292000                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_accesses::.switch_cpus_1.inst          220                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::.switch_cpus_1.data        87075                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::total          87295                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.913636                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.863256                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::total      0.863383                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 88343.283582                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 81145.367710                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::total 81164.563680                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.inst          201                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.data        75168                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::total        75369                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst     15345000                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data   5197519000                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::total   5212864000                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.913636                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.863256                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::total     0.863383                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 76343.283582                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 69145.367710                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::total 69164.563680                       # average ReadCleanReq mshr miss latency
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED 1352508564000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                        16384                       # Cycle average of tags in use
system.l3.tags.total_refs                      345760                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                    123319                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      2.803785                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::.writebacks     154.241550                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.inst         0.888585                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.data      2380.378137                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.data  2594.390744                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.inst    59.680025                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.data 11194.420958                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::.writebacks      0.009414                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.inst        0.000054                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.data        0.145287                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.data     0.158349                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.inst     0.003643                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.data     0.683253                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1          290                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2         3273                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3        12794                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                   3868887                       # Number of tag accesses
system.l3.tags.data_accesses                  3868887                       # Number of data accesses
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1352508564000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.tol3bus.trans_dist::ReadResp             87295                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty        68647                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict          152966                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq            5821                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp           5821                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq            27328                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp           27328                       # Transaction distribution
system.tol3bus.trans_dist::ReadCleanReq         87295                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side       355566                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side      9458432                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                          106935                       # Total snoops (count)
system.tol3bus.snoopTraffic                   2270848                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples           227379                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.019500                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.138276                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                 222945     98.05%     98.05% # Request fanout histogram
system.tol3bus.snoop_fanout::1                   4434      1.95%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total             227379                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy          150726000                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy         174845000                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED 1352508564000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus_1.inst        12864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data      6559552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            6572416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst        12864                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         12864                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2270848                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2270848                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst          201                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data       102493                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              102694                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        35482                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              35482                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst       138312                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data     70527391                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              70665703                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst       138312                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           138312                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       24415842                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             24415842                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       24415842                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst       138312                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data     70527391                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             95081544                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     35482.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples       201.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples    102476.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.013246532750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2018                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2018                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              263600                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              33475                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      102694                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      35482                       # Number of write requests accepted
system.mem_ctrls.readBursts                    102694                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    35482                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     17                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              6612                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6087                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              6284                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              6328                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              6277                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              6350                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              6588                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              6284                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              6849                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              6170                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             6597                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             6617                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             6189                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             6891                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             6273                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6281                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2289                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2116                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2155                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2170                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2224                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2395                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2222                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2114                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2243                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2034                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2260                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2239                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2233                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2313                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2271                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2177                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.29                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1090105000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  513385000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              3015298750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10616.84                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29366.84                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    65874                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   27984                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 64.16                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                78.87                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                102694                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                35482                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   93913                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    8742                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1532                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1996                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2019                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2021                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2021                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2019                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2020                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2019                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2020                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2026                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2037                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2020                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2025                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2031                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2025                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2020                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2018                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        44272                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    199.681966                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   118.919170                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   264.296571                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        25462     57.51%     57.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         9621     21.73%     79.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2519      5.69%     84.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1168      2.64%     87.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1083      2.45%     90.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          734      1.66%     91.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          561      1.27%     92.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          765      1.73%     94.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2359      5.33%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        44272                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2018                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      50.870168                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.860343                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1110.963782                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047         2017     99.95%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::49152-51199            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2018                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2018                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.569376                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.549240                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.824389                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              411     20.37%     20.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               74      3.67%     24.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1506     74.63%     98.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               27      1.34%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2018                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                6571328                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1088                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2269120                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 6572416                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2270848                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        70.65                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        24.40                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     70.67                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     24.42                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.74                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.55                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.19                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   93020634000                       # Total gap between requests
system.mem_ctrls.avgGap                     673203.99                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst        12864                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data      6558464                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      2269120                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 138311.938433833886                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 70515692.551967963576                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 24397262.572992939502                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst          201                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data       102493                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        35482                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst      7057750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data   3008241000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2175412668000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     35113.18                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     29350.70                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  61310317.01                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    67.93                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            158350920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             84161715                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           370330380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           92759400                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     7341874800.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      20877229830                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      18133922880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        47058629925                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        505.967842                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  46938748500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   3105700000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  42962707250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            157765440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             83850525                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           362783400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           92315700                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     7341874800.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      20434918380                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      18506395680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        46979903925                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        505.121391                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  47904965000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   3105700000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  41996490750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1352508564000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst   1383804437                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     69166036                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst     48760210                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1501730683                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1383804437                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     69166036                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst     48760210                       # number of overall hits
system.cpu.icache.overall_hits::total      1501730683                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       318426                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst        15917                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst       229237                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         563580                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       318426                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst        15917                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst       229237                       # number of overall misses
system.cpu.icache.overall_misses::total        563580                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    206955000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst   2951580500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   3158535500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    206955000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst   2951580500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   3158535500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1384122863                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     69181953                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst     48989447                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1502294263                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1384122863                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     69181953                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst     48989447                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1502294263                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000230                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000230                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.004679                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000375                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000230                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000230                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.004679                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000375                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 13002.136081                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst 12875.672339                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  5604.413748                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 13002.136081                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst 12875.672339                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  5604.413748                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1166                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                29                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    40.206897                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       542817                       # number of writebacks
system.cpu.icache.writebacks::total            542817                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst        20248                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        20248                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst        20248                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        20248                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst        15917                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst       208989                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       224906                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst        15917                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst       208989                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       224906                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    191038000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst   2527150500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   2718188500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    191038000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst   2527150500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   2718188500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000230                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.004266                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000150                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000230                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.004266                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000150                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 12002.136081                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 12092.265622                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12085.886993                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 12002.136081                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 12092.265622                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12085.886993                       # average overall mshr miss latency
system.cpu.icache.replacements                 542817                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1383804437                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     69166036                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst     48760210                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1501730683                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       318426                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst        15917                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst       229237                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        563580                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    206955000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst   2951580500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   3158535500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1384122863                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     69181953                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst     48989447                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1502294263                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000230                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000230                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.004679                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000375                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 13002.136081                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst 12875.672339                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  5604.413748                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst        20248                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        20248                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst        15917                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst       208989                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       224906                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    191038000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst   2527150500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   2718188500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000230                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.004266                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000150                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 12002.136081                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst 12092.265622                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12085.886993                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1352508564000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.896633                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1502274015                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            543332                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2764.928285                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   501.581987                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.327286                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst     9.987360                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.979652                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000639                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.019507                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999798                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           64                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          447                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        6009720384                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       6009720384                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1352508564000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1352508564000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1352508564000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1352508564000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1352508564000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1352508564000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1352508564000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    398239074                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     19927067                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data    100239181                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        518405322                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    398239074                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     19927067                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data    100239181                       # number of overall hits
system.cpu.dcache.overall_hits::total       518405322                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       229301                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data         9464                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data       413303                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         652068                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       229301                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data         9464                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data       413303                       # number of overall misses
system.cpu.dcache.overall_misses::total        652068                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data    651754000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data  33315313500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  33967067500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data    651754000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data  33315313500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  33967067500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    398468375                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     19936531                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data    100652484                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    519057390                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    398468375                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     19936531                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data    100652484                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    519057390                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000575                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.000475                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.004106                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001256                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000575                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.000475                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.004106                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001256                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 68866.652578                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 80607.480468                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 52091.296460                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 68866.652578                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 80607.480468                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 52091.296460                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          501                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                18                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    27.833333                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       166063                       # number of writebacks
system.cpu.dcache.writebacks::total            166063                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data       277245                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       277245                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data       277245                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       277245                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data         9464                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data       136058                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       145522                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data         9464                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data       136058                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       145522                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data    642290000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data  10964559000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  11606849000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data    642290000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data  10964559000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  11606849000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.000475                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.001352                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000280                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.000475                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.001352                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000280                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 67866.652578                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 80587.389202                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 79760.098129                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 67866.652578                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 80587.389202                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 79760.098129                       # average overall mshr miss latency
system.cpu.dcache.replacements                 365308                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    222565313                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     11115150                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data     57586307                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       291266770                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       103833                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data         4642                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data       377255                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        485730                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data    161452500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data  30244110500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  30405563000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    222669146                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     11119792                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data     57963562                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    291752500                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000466                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.000417                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.006508                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001665                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 34780.805687                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 80168.879140                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 62597.663311                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data       277160                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       277160                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data         4642                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data       100095                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       104737                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data    156810500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data   7929404000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   8086214500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.000417                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.001727                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000359                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 33780.805687                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 79218.782157                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 77204.946676                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    175673761                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      8811917                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data     42652874                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      227138552                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       125468                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data         4822                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data        36048                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       166338                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    490301500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data   3071203000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3561504500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    175799229                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      8816739                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data     42688922                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    227304890                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000714                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000547                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.000844                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000732                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 101680.111987                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 85197.597648                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 21411.249985                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data           85                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           85                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data         4822                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data        35963                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        40785                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    485479500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data   3035155000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3520634500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000547                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.000842                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000179                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 100680.111987                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 84396.602063                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 86321.797229                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1352508564000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.994464                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           518780269                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            365820                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           1418.129870                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   454.625157                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    27.360218                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data    30.009090                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.887940                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.053438                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.058612                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999989                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          313                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          149                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           19                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        2076595380                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       2076595380                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1352508564000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 1169538802000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 182969762000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
