Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sat Nov  5 18:22:11 2022
| Host         : pc-bobbo running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file macchina_timing_summary_routed.rpt -pb macchina_timing_summary_routed.pb -rpx macchina_timing_summary_routed.rpx -warn_on_violation
| Design       : macchina
| Device       : 7a50ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  23          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (19)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (19)
-------------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   70          inf        0.000                      0                   70        4.500        0.000                       0                    23  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                     4.500        0.000                       0                    23  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y29     cu/reg_inputs_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y27     cu/reg_inputs_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y27     cu/reg_inputs_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y28     cu/reg_inputs_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y27     cu/reg_inputs_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y27     cu/reg_inputs_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y27     cu/reg_inputs_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y29     cu/reg_inputs_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y29     cu/reg_inputs_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y29     cu/reg_inputs_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y29     cu/reg_inputs_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y27     cu/reg_inputs_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y27     cu/reg_inputs_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y27     cu/reg_inputs_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y27     cu/reg_inputs_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y28     cu/reg_inputs_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y28     cu/reg_inputs_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y27     cu/reg_inputs_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y27     cu/reg_inputs_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y29     cu/reg_inputs_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y29     cu/reg_inputs_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y27     cu/reg_inputs_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y27     cu/reg_inputs_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y27     cu/reg_inputs_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y27     cu/reg_inputs_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y28     cu/reg_inputs_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y28     cu/reg_inputs_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y27     cu/reg_inputs_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y27     cu/reg_inputs_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cu/reg_inputs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.648ns  (logic 4.764ns (49.378%)  route 4.884ns (50.622%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.627     5.179    cu/clock_IBUF_BUFG
    SLICE_X0Y29          FDRE                                         r  cu/reg_inputs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDRE (Prop_fdre_C_Q)         0.419     5.598 r  cu/reg_inputs_reg[5]/Q
                         net (fo=1, routed)           1.097     6.694    cu/inputs[5]
    SLICE_X1Y29          LUT6 (Prop_lut6_I3_O)        0.296     6.990 r  cu/led_OBUF[0]_inst_i_7/O
                         net (fo=1, routed)           0.000     6.990    cu/led_OBUF[0]_inst_i_7_n_0
    SLICE_X1Y29          MUXF7 (Prop_muxf7_I1_O)      0.217     7.207 r  cu/led_OBUF[0]_inst_i_3/O
                         net (fo=4, routed)           1.160     8.368    cu/led_OBUF[0]_inst_i_3_n_0
    SLICE_X0Y29          LUT5 (Prop_lut5_I3_O)        0.299     8.667 r  cu/led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.627    11.294    led_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.533    14.827 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.827    led[2]
    J13                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cu/reg_inputs_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.553ns  (logic 4.848ns (50.748%)  route 4.705ns (49.252%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.623     5.175    cu/clock_IBUF_BUFG
    SLICE_X0Y27          FDRE                                         r  cu/reg_inputs_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDRE (Prop_fdre_C_Q)         0.456     5.631 r  cu/reg_inputs_reg[10]/Q
                         net (fo=1, routed)           1.118     6.749    cu/inputs[10]
    SLICE_X1Y27          LUT6 (Prop_lut6_I1_O)        0.124     6.873 r  cu/led_OBUF[0]_inst_i_4/O
                         net (fo=1, routed)           0.000     6.873    cu/led_OBUF[0]_inst_i_4_n_0
    SLICE_X1Y27          MUXF7 (Prop_muxf7_I0_O)      0.212     7.085 r  cu/led_OBUF[0]_inst_i_2/O
                         net (fo=4, routed)           0.960     8.044    cu/led_OBUF[0]_inst_i_2_n_0
    SLICE_X1Y29          LUT5 (Prop_lut5_I1_O)        0.329     8.373 r  cu/led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.628    11.001    led_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.727    14.728 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.728    led[0]
    H17                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cu/reg_inputs_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.030ns  (logic 4.634ns (51.315%)  route 4.396ns (48.685%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.623     5.175    cu/clock_IBUF_BUFG
    SLICE_X0Y27          FDRE                                         r  cu/reg_inputs_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDRE (Prop_fdre_C_Q)         0.456     5.631 r  cu/reg_inputs_reg[10]/Q
                         net (fo=1, routed)           1.118     6.749    cu/inputs[10]
    SLICE_X1Y27          LUT6 (Prop_lut6_I1_O)        0.124     6.873 r  cu/led_OBUF[0]_inst_i_4/O
                         net (fo=1, routed)           0.000     6.873    cu/led_OBUF[0]_inst_i_4_n_0
    SLICE_X1Y27          MUXF7 (Prop_muxf7_I0_O)      0.212     7.085 r  cu/led_OBUF[0]_inst_i_2/O
                         net (fo=4, routed)           0.960     8.044    cu/led_OBUF[0]_inst_i_2_n_0
    SLICE_X1Y29          LUT5 (Prop_lut5_I1_O)        0.299     8.343 r  cu/led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.319    10.662    led_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         3.543    14.205 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.205    led[1]
    K15                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cu/reg_inputs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.962ns  (logic 4.987ns (55.649%)  route 3.975ns (44.351%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.627     5.179    cu/clock_IBUF_BUFG
    SLICE_X0Y29          FDRE                                         r  cu/reg_inputs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDRE (Prop_fdre_C_Q)         0.419     5.598 r  cu/reg_inputs_reg[5]/Q
                         net (fo=1, routed)           1.097     6.694    cu/inputs[5]
    SLICE_X1Y29          LUT6 (Prop_lut6_I3_O)        0.296     6.990 r  cu/led_OBUF[0]_inst_i_7/O
                         net (fo=1, routed)           0.000     6.990    cu/led_OBUF[0]_inst_i_7_n_0
    SLICE_X1Y29          MUXF7 (Prop_muxf7_I1_O)      0.217     7.207 r  cu/led_OBUF[0]_inst_i_3/O
                         net (fo=4, routed)           1.160     8.368    cu/led_OBUF[0]_inst_i_3_n_0
    SLICE_X0Y29          LUT5 (Prop_lut5_I3_O)        0.327     8.695 r  cu/led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.718    10.413    led_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         3.728    14.141 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.141    led[3]
    N14                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cu/reg_seldem_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.997ns  (logic 1.476ns (73.941%)  route 0.520ns (26.059%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.588     1.501    cu/clock_IBUF_BUFG
    SLICE_X1Y29          FDRE                                         r  cu/reg_seldem_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDRE (Prop_fdre_C_Q)         0.141     1.642 r  cu/reg_seldem_reg[0]/Q
                         net (fo=4, routed)           0.158     1.801    cu/seldem[0]
    SLICE_X0Y29          LUT5 (Prop_lut5_I4_O)        0.046     1.847 r  cu/led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.362     2.209    led_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         1.289     3.498 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.498    led[3]
    N14                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cu/reg_seldem_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.277ns  (logic 1.430ns (62.796%)  route 0.847ns (37.204%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.588     1.501    cu/clock_IBUF_BUFG
    SLICE_X1Y29          FDRE                                         r  cu/reg_seldem_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDRE (Prop_fdre_C_Q)         0.141     1.642 f  cu/reg_seldem_reg[1]/Q
                         net (fo=4, routed)           0.232     1.875    cu/seldem[1]
    SLICE_X1Y29          LUT5 (Prop_lut5_I0_O)        0.045     1.920 r  cu/led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.615     2.534    led_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         1.244     3.778 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.778    led[1]
    K15                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cu/reg_seldem_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.298ns  (logic 1.420ns (61.803%)  route 0.878ns (38.197%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.588     1.501    cu/clock_IBUF_BUFG
    SLICE_X1Y29          FDRE                                         r  cu/reg_seldem_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDRE (Prop_fdre_C_Q)         0.141     1.642 f  cu/reg_seldem_reg[0]/Q
                         net (fo=4, routed)           0.158     1.801    cu/seldem[0]
    SLICE_X0Y29          LUT5 (Prop_lut5_I4_O)        0.045     1.846 r  cu/led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.719     2.565    led_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         1.234     3.799 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.799    led[2]
    J13                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cu/reg_seldem_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.426ns  (logic 1.474ns (60.764%)  route 0.952ns (39.236%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.588     1.501    cu/clock_IBUF_BUFG
    SLICE_X1Y29          FDRE                                         r  cu/reg_seldem_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDRE (Prop_fdre_C_Q)         0.141     1.642 f  cu/reg_seldem_reg[1]/Q
                         net (fo=4, routed)           0.232     1.875    cu/seldem[1]
    SLICE_X1Y29          LUT5 (Prop_lut5_I0_O)        0.043     1.918 r  cu/led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.720     2.637    led_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         1.290     3.927 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.927    led[0]
    H17                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            66 Endpoints
Min Delay            66 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 switch[12]
                            (input port)
  Destination:            cu/reg_inputs_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.184ns  (logic 1.467ns (28.307%)  route 3.716ns (71.693%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.882ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  switch[12] (IN)
                         net (fo=0)                   0.000     0.000    switch[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  switch_IBUF[12]_inst/O
                         net (fo=2, routed)           3.716     5.184    cu/switch_IBUF[12]
    SLICE_X0Y28          FDRE                                         r  cu/reg_inputs_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.510     4.882    cu/clock_IBUF_BUFG
    SLICE_X0Y28          FDRE                                         r  cu/reg_inputs_reg[12]/C

Slack:                    inf
  Source:                 switch[9]
                            (input port)
  Destination:            cu/reg_inputs_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.830ns  (logic 0.944ns (19.550%)  route 3.885ns (80.450%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.880ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  switch[9] (IN)
                         net (fo=0)                   0.000     0.000    switch[9]
    U8                   IBUF (Prop_ibuf_I_O)         0.944     0.944 r  switch_IBUF[9]_inst/O
                         net (fo=1, routed)           3.885     4.830    cu/switch_IBUF[9]
    SLICE_X0Y27          FDRE                                         r  cu/reg_inputs_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.508     4.880    cu/clock_IBUF_BUFG
    SLICE_X0Y27          FDRE                                         r  cu/reg_inputs_reg[9]/C

Slack:                    inf
  Source:                 switch[12]
                            (input port)
  Destination:            cu/reg_selmux_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.812ns  (logic 1.467ns (30.495%)  route 3.344ns (69.505%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.883ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  switch[12] (IN)
                         net (fo=0)                   0.000     0.000    switch[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  switch_IBUF[12]_inst/O
                         net (fo=2, routed)           3.344     4.812    cu/switch_IBUF[12]
    SLICE_X1Y29          FDRE                                         r  cu/reg_selmux_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.511     4.883    cu/clock_IBUF_BUFG
    SLICE_X1Y29          FDRE                                         r  cu/reg_selmux_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cu/reg_selmux_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.977ns  (logic 1.594ns (40.094%)  route 2.382ns (59.906%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.880ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  reset_IBUF_inst/O
                         net (fo=4, routed)           1.442     2.912    cu/reset_IBUF
    SLICE_X0Y29          LUT2 (Prop_lut2_I0_O)        0.124     3.036 r  cu/reg_selmux[3]_i_1/O
                         net (fo=6, routed)           0.940     3.977    cu/reg_selmux[3]_i_1_n_0
    SLICE_X1Y27          FDRE                                         r  cu/reg_selmux_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.508     4.880    cu/clock_IBUF_BUFG
    SLICE_X1Y27          FDRE                                         r  cu/reg_selmux_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cu/reg_selmux_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.977ns  (logic 1.594ns (40.094%)  route 2.382ns (59.906%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.880ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  reset_IBUF_inst/O
                         net (fo=4, routed)           1.442     2.912    cu/reset_IBUF
    SLICE_X0Y29          LUT2 (Prop_lut2_I0_O)        0.124     3.036 r  cu/reg_selmux[3]_i_1/O
                         net (fo=6, routed)           0.940     3.977    cu/reg_selmux[3]_i_1_n_0
    SLICE_X1Y27          FDRE                                         r  cu/reg_selmux_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.508     4.880    cu/clock_IBUF_BUFG
    SLICE_X1Y27          FDRE                                         r  cu/reg_selmux_reg[2]/C

Slack:                    inf
  Source:                 button_1
                            (input port)
  Destination:            cu/reg_inputs_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.924ns  (logic 1.602ns (40.836%)  route 2.322ns (59.164%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.883ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  button_1 (IN)
                         net (fo=0)                   0.000     0.000    button_1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  button_1_IBUF_inst/O
                         net (fo=2, routed)           1.779     3.257    cu/button_1_IBUF
    SLICE_X0Y29          LUT2 (Prop_lut2_I0_O)        0.124     3.381 r  cu/reg_inputs[0]_i_2/O
                         net (fo=16, routed)          0.543     3.924    cu/reg_inputs[0]_i_2_n_0
    SLICE_X0Y30          FDRE                                         r  cu/reg_inputs_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.511     4.883    cu/clock_IBUF_BUFG
    SLICE_X0Y30          FDRE                                         r  cu/reg_inputs_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cu/reg_selmux_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.887ns  (logic 1.624ns (41.796%)  route 2.262ns (58.204%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.880ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  reset_IBUF_inst/O
                         net (fo=4, routed)           1.441     2.911    cu/reset_IBUF
    SLICE_X0Y29          LUT2 (Prop_lut2_I1_O)        0.154     3.065 r  cu/reg_selmux[3]_i_2/O
                         net (fo=6, routed)           0.821     3.887    cu/reg_selmux[3]_i_2_n_0
    SLICE_X1Y27          FDRE                                         r  cu/reg_selmux_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.508     4.880    cu/clock_IBUF_BUFG
    SLICE_X1Y27          FDRE                                         r  cu/reg_selmux_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cu/reg_selmux_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.887ns  (logic 1.624ns (41.796%)  route 2.262ns (58.204%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.880ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  reset_IBUF_inst/O
                         net (fo=4, routed)           1.441     2.911    cu/reset_IBUF
    SLICE_X0Y29          LUT2 (Prop_lut2_I1_O)        0.154     3.065 r  cu/reg_selmux[3]_i_2/O
                         net (fo=6, routed)           0.821     3.887    cu/reg_selmux[3]_i_2_n_0
    SLICE_X1Y27          FDRE                                         r  cu/reg_selmux_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.508     4.880    cu/clock_IBUF_BUFG
    SLICE_X1Y27          FDRE                                         r  cu/reg_selmux_reg[2]/C

Slack:                    inf
  Source:                 button_1
                            (input port)
  Destination:            cu/reg_inputs_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.885ns  (logic 1.602ns (41.241%)  route 2.283ns (58.759%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.880ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  button_1 (IN)
                         net (fo=0)                   0.000     0.000    button_1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  button_1_IBUF_inst/O
                         net (fo=2, routed)           1.779     3.257    cu/button_1_IBUF
    SLICE_X0Y29          LUT2 (Prop_lut2_I0_O)        0.124     3.381 r  cu/reg_inputs[0]_i_2/O
                         net (fo=16, routed)          0.504     3.885    cu/reg_inputs[0]_i_2_n_0
    SLICE_X0Y27          FDRE                                         r  cu/reg_inputs_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.508     4.880    cu/clock_IBUF_BUFG
    SLICE_X0Y27          FDRE                                         r  cu/reg_inputs_reg[10]/C

Slack:                    inf
  Source:                 button_1
                            (input port)
  Destination:            cu/reg_inputs_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.885ns  (logic 1.602ns (41.241%)  route 2.283ns (58.759%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.880ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  button_1 (IN)
                         net (fo=0)                   0.000     0.000    button_1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  button_1_IBUF_inst/O
                         net (fo=2, routed)           1.779     3.257    cu/button_1_IBUF
    SLICE_X0Y29          LUT2 (Prop_lut2_I0_O)        0.124     3.381 r  cu/reg_inputs[0]_i_2/O
                         net (fo=16, routed)          0.504     3.885    cu/reg_inputs[0]_i_2_n_0
    SLICE_X0Y27          FDRE                                         r  cu/reg_inputs_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.508     4.880    cu/clock_IBUF_BUFG
    SLICE_X0Y27          FDRE                                         r  cu/reg_inputs_reg[11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 switch[2]
                            (input port)
  Destination:            cu/reg_inputs_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.661ns  (logic 0.238ns (36.020%)  route 0.423ns (63.980%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  switch[2] (IN)
                         net (fo=0)                   0.000     0.000    switch[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  switch_IBUF[2]_inst/O
                         net (fo=1, routed)           0.423     0.661    cu/switch_IBUF[2]
    SLICE_X0Y29          FDRE                                         r  cu/reg_inputs_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.857     2.015    cu/clock_IBUF_BUFG
    SLICE_X0Y29          FDRE                                         r  cu/reg_inputs_reg[2]/C

Slack:                    inf
  Source:                 switch[4]
                            (input port)
  Destination:            cu/reg_inputs_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.678ns  (logic 0.242ns (35.704%)  route 0.436ns (64.296%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  switch[4] (IN)
                         net (fo=0)                   0.000     0.000    switch[4]
    R17                  IBUF (Prop_ibuf_I_O)         0.242     0.242 r  switch_IBUF[4]_inst/O
                         net (fo=1, routed)           0.436     0.678    cu/switch_IBUF[4]
    SLICE_X0Y28          FDRE                                         r  cu/reg_inputs_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.856     2.014    cu/clock_IBUF_BUFG
    SLICE_X0Y28          FDRE                                         r  cu/reg_inputs_reg[4]/C

Slack:                    inf
  Source:                 switch[3]
                            (input port)
  Destination:            cu/reg_inputs_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.702ns  (logic 0.237ns (33.694%)  route 0.466ns (66.306%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  switch[3] (IN)
                         net (fo=0)                   0.000     0.000    switch[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  switch_IBUF[3]_inst/O
                         net (fo=1, routed)           0.466     0.702    cu/switch_IBUF[3]
    SLICE_X0Y29          FDRE                                         r  cu/reg_inputs_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.857     2.015    cu/clock_IBUF_BUFG
    SLICE_X0Y29          FDRE                                         r  cu/reg_inputs_reg[3]/C

Slack:                    inf
  Source:                 switch[5]
                            (input port)
  Destination:            cu/reg_inputs_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.703ns  (logic 0.259ns (36.808%)  route 0.444ns (63.192%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  switch[5] (IN)
                         net (fo=0)                   0.000     0.000    switch[5]
    T18                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  switch_IBUF[5]_inst/O
                         net (fo=1, routed)           0.444     0.703    cu/switch_IBUF[5]
    SLICE_X0Y29          FDRE                                         r  cu/reg_inputs_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.857     2.015    cu/clock_IBUF_BUFG
    SLICE_X0Y29          FDRE                                         r  cu/reg_inputs_reg[5]/C

Slack:                    inf
  Source:                 switch[7]
                            (input port)
  Destination:            cu/reg_inputs_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.717ns  (logic 0.253ns (35.278%)  route 0.464ns (64.722%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  switch[7] (IN)
                         net (fo=0)                   0.000     0.000    switch[7]
    R13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  switch_IBUF[7]_inst/O
                         net (fo=1, routed)           0.464     0.717    cu/switch_IBUF[7]
    SLICE_X0Y30          FDRE                                         r  cu/reg_inputs_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.858     2.016    cu/clock_IBUF_BUFG
    SLICE_X0Y30          FDRE                                         r  cu/reg_inputs_reg[7]/C

Slack:                    inf
  Source:                 switch[10]
                            (input port)
  Destination:            cu/reg_inputs_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.759ns  (logic 0.244ns (32.168%)  route 0.515ns (67.832%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  switch[10] (IN)
                         net (fo=0)                   0.000     0.000    switch[10]
    R16                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  switch_IBUF[10]_inst/O
                         net (fo=2, routed)           0.515     0.759    cu/switch_IBUF[10]
    SLICE_X0Y27          FDRE                                         r  cu/reg_inputs_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.855     2.013    cu/clock_IBUF_BUFG
    SLICE_X0Y27          FDRE                                         r  cu/reg_inputs_reg[10]/C

Slack:                    inf
  Source:                 switch[10]
                            (input port)
  Destination:            cu/reg_seldem_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.804ns  (logic 0.244ns (30.350%)  route 0.560ns (69.650%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  switch[10] (IN)
                         net (fo=0)                   0.000     0.000    switch[10]
    R16                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  switch_IBUF[10]_inst/O
                         net (fo=2, routed)           0.560     0.804    cu/switch_IBUF[10]
    SLICE_X1Y29          FDRE                                         r  cu/reg_seldem_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.857     2.015    cu/clock_IBUF_BUFG
    SLICE_X1Y29          FDRE                                         r  cu/reg_seldem_reg[0]/C

Slack:                    inf
  Source:                 switch[14]
                            (input port)
  Destination:            cu/reg_inputs_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.823ns  (logic 0.247ns (30.030%)  route 0.576ns (69.970%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  switch[14] (IN)
                         net (fo=0)                   0.000     0.000    switch[14]
    U11                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  switch_IBUF[14]_inst/O
                         net (fo=2, routed)           0.576     0.823    cu/switch_IBUF[14]
    SLICE_X0Y27          FDRE                                         r  cu/reg_inputs_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.855     2.013    cu/clock_IBUF_BUFG
    SLICE_X0Y27          FDRE                                         r  cu/reg_inputs_reg[14]/C

Slack:                    inf
  Source:                 switch[6]
                            (input port)
  Destination:            cu/reg_inputs_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.851ns  (logic 0.249ns (29.310%)  route 0.602ns (70.690%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  switch[6] (IN)
                         net (fo=0)                   0.000     0.000    switch[6]
    U18                  IBUF (Prop_ibuf_I_O)         0.249     0.249 r  switch_IBUF[6]_inst/O
                         net (fo=1, routed)           0.602     0.851    cu/switch_IBUF[6]
    SLICE_X0Y28          FDRE                                         r  cu/reg_inputs_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.856     2.014    cu/clock_IBUF_BUFG
    SLICE_X0Y28          FDRE                                         r  cu/reg_inputs_reg[6]/C

Slack:                    inf
  Source:                 button_1
                            (input port)
  Destination:            cu/reg_inputs_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.858ns  (logic 0.291ns (33.952%)  route 0.567ns (66.048%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  button_1 (IN)
                         net (fo=0)                   0.000     0.000    button_1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 f  button_1_IBUF_inst/O
                         net (fo=2, routed)           0.421     0.667    cu/button_1_IBUF
    SLICE_X0Y29          LUT2 (Prop_lut2_I1_O)        0.045     0.712 r  cu/reg_inputs[0]_i_1/O
                         net (fo=16, routed)          0.146     0.858    cu/reg_inputs[0]_i_1_n_0
    SLICE_X0Y28          FDRE                                         r  cu/reg_inputs_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.856     2.014    cu/clock_IBUF_BUFG
    SLICE_X0Y28          FDRE                                         r  cu/reg_inputs_reg[12]/C





