// Seed: 2021437622
module module_0 (
    output uwire id_0
);
  initial id_0 = (1);
endmodule
module module_1 (
    output tri0  id_0,
    output logic id_1
);
  if (1'b0) assign id_0 = id_3 + id_3;
  else assign id_3 = id_3;
  reg id_4, id_5, id_6, id_7;
  logic [7:0] id_8;
  wire id_9;
  module_0 modCall_1 (id_0);
  assign modCall_1.type_0 = 0;
  wire id_10;
  initial
    if (id_3 - id_5) begin : LABEL_0
      begin : LABEL_0
        id_8[1 : 1] <= 1;
        begin : LABEL_0
          #1 $display(1, 1, id_8[1]);
        end
      end
      id_1 <= id_6;
    end
  id_11(
      .id_0((1)), .id_1(id_1 ^ 1'h0), .id_2(1)
  );
  wire id_12;
endmodule
