commit dc0a2e84f62c8fe63e69ef90379eb65170bd6c1d
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Oct 9 05:56:15 2017 -0700

    540618:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuNvs.asl
Intel/CannonLakeSiliconPkg/Cpu/Include/CpuNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Me/AcpiTables/MeSsdt/MeNvs.asl
Intel/CannonLakeSiliconPkg/Me/Include/Private/MeNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Me/Include/Private/PttNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Me/Ptt/Smm/PttNvs.asl
Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchNvs.asl
Intel/CannonLakeSiliconPkg/Pch/Include/Private/PchNvsAreaDef.h
Intel/CannonLakeSiliconPkg/SystemAgent/AcpiTables/SaSsdt/SaNvs.asl
Intel/CannonLakeSiliconPkg/SystemAgent/Include/Private/SaNvsAreaDef.h

commit bdb3f4cb6175b608d0f812526f4752b296ca0dc3
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Oct 9 05:10:33 2017 -0700

    540612:[NO HSD] CFL S/H and CNL GT0 Beta : BIOS ID to v104.11 and Keep FSP/RC revision to 7.x.F.46

Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit baef45b85e2b7543f42d06398efef1d724b8d5ec
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Oct 9 04:52:59 2017 -0700

    540607:[CFL-H/S Beta blocker] 1604518882: While Running S3 Cycle, System hung at POSTCODE 9C18 is observed

Intel/CannonLakeSiliconPkg/Override/DoxygenSiOverride.h
Intel/CannonLakeSiliconPkg/Override/UefiCpuPkg/Library/MpInitLib/MpLib.c
Intel/CannonLakeSiliconPkg/Override/UefiCpuPkg/Library/MpInitLib/PeiMpInitLib.inf
Intel/CannonLakeSiliconPkg/Override/UefiCpuPkg/Library/MpInitLib/PeiMpInitLib.uni
Intel/CannonLakeSiliconPkg/Override/UefiCpuPkg/Library/MpInitLib/PeiMpLib.c

commit 62957c7a97edc7ac398bc6a3db1dfcff09a5b388
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Oct 8 10:07:35 2017 -0700

    540519:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuNvs.asl
Intel/CannonLakeSiliconPkg/Cpu/Include/CpuNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Me/AcpiTables/MeSsdt/MeNvs.asl
Intel/CannonLakeSiliconPkg/Me/Include/Private/MeNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Me/Include/Private/PttNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Me/Ptt/Smm/PttNvs.asl
Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchNvs.asl
Intel/CannonLakeSiliconPkg/Pch/Include/Private/PchNvsAreaDef.h
Intel/CannonLakeSiliconPkg/SystemAgent/AcpiTables/SaSsdt/SaNvs.asl
Intel/CannonLakeSiliconPkg/SystemAgent/Include/Private/SaNvsAreaDef.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c

commit b05c1579175b96080689dae57e16dbb67937cab1
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Oct 5 01:15:00 2017 -0700

    539909:[NO HSD] CFL U22 GT0 Beta : BIOS ID to v104.10 and Keep FSP/RC revision to 7.x.F.45

Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit 1994077332a6e9ca7077415c4d793ee2885ad8bf
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Oct 5 01:10:52 2017 -0700

    539908:Merged CL#539894 - [1406486555][Merge Reset PPI] - Fix GCC build error

Intel/CannonLakeSiliconPkg/Pch/Library/Private/BaseSiScheduleResetLib/BaseSiScheduleResetLib.c

commit 76ac3369b0d7777e9dcb31a426441136dd632f97
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Oct 5 01:09:01 2017 -0700

    539907:Merged CL#539881 - [1406486555][Merge Reset PPI]

Intel/CannonLakeSiliconPkg/Me/Library/PeiMeLib/HeciMsgPeiLib.c
Intel/CannonLakeSiliconPkg/Me/Library/PeiMeLib/MePeiLibInternals.h
Intel/CannonLakeSiliconPkg/Me/Library/PeiMeLib/PeiMeLib.inf
Intel/CannonLakeSiliconPkg/Pch/Include/Private/Library/SiScheduleResetLib.h
Intel/CannonLakeSiliconPkg/Pch/Include/Private/SiScheduleResetHob.h
Intel/CannonLakeSiliconPkg/Pch/Library/Private/BaseSiScheduleResetLib/BaseSiScheduleResetLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/BaseSiScheduleResetLib/BaseSiScheduleResetLib.inf
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiCnviPrivateLib/PeiCnviPrivateLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiCnviPrivateLib/PeiCnviPrivateLibCnl.inf
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchInit.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchInitPei.h
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchIsh.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchLan.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchSerialIo.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PeiPchInitLibCnl.inf
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PeiPchInitLibFspCnl.inf
Intel/CannonLakeSiliconPkg/Pch/PchInit/Dxe/PchInit.c
Intel/CannonLakeSiliconPkg/Pch/PchInit/Dxe/PchInitDxeCnl.inf
Intel/CannonLakeSiliconPkg/Pch/PchInit/Dxe/PchInitDxeFspCnl.inf
Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec
Intel/CannonLakeSiliconPkg/SiPkgCommonLib.dsc

commit afd302aa8ece869bed69ea9fe93eb0397b2e40c7
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Oct 5 01:06:42 2017 -0700

    539906:Merged CL#535244 - [1406398647][CNP PM [Low Power Enabling] ISH clkreqs are high when ISH is function disabled in BIOS]

Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchIsh.c

commit b12a0a273d91a622b557ac36d955cc20940ceade
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Oct 5 00:33:48 2017 -0700

    System hangs at PC "0080" on CNL_U_LP4 Boards

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr4.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

commit 353a997bdc9b38569504737e01915b3bf02a0167
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Oct 5 00:29:52 2017 -0700

    Update RC to support D0 stepping

Intel/CannonLakeSiliconPkg/Cpu/Include/CpuRegs.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/MrcInterface.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/Common/CpuRegs.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/MEMORY/MrcOemPlatform.c

commit 2d7bdc03a2a76306a257483832974cb35acc040e
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Oct 5 00:27:37 2017 -0700

    Klocwork issues for MRC RC 

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

commit 388ec8b5b6d7af361172d8d1f679f7a71b5ec529
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Oct 5 00:25:23 2017 -0700

    Remove duplicated TSEG resource descriptor from FSP - take2

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c

commit 02e0b59e3cddc4707e2f06ffb41f64b15d8bb8d5
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Oct 5 00:23:51 2017 -0700

    Remove duplicated TSEG resource descriptor from FSP.

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c

commit 237a8fed42a113376082e471940c863f8ea8dbd5
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Oct 5 00:21:27 2017 -0700

    Support the Probing and Non-Probing Interposer for CNL-H LPDDR4

Intel/CannonLakeSiliconPkg/SystemAgent/Include/ConfigBlock/MemoryConfig.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/MrcInterface.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Cannonlake/Pci000Cnl.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/Common/PlatformBoardId.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/MEMORY/MrcOemPlatform.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/MEMORY/MrcOemPlatform.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/MEMORY/MrcSetup.c

commit 30651705bf3f9f875fab2a7cbb80b948d46e416a
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Oct 4 19:10:23 2017 -0700

    539841:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuNvs.asl
Intel/CannonLakeSiliconPkg/Cpu/Include/CpuNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Me/AcpiTables/MeSsdt/MeNvs.asl
Intel/CannonLakeSiliconPkg/Me/Include/Private/MeNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Me/Include/Private/PttNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Me/Ptt/Smm/PttNvs.asl
Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchNvs.asl
Intel/CannonLakeSiliconPkg/Pch/Include/Private/PchNvsAreaDef.h
Intel/CannonLakeSiliconPkg/SystemAgent/AcpiTables/SaSsdt/SaNvs.asl
Intel/CannonLakeSiliconPkg/SystemAgent/Include/Private/SaNvsAreaDef.h

commit a2a2ec0d10bc23f083fda7dd18f0dbea34417593
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Oct 4 18:45:37 2017 -0700

    CFL S/H Beta : BIOS ID to v104.9 and Keep FSP/RC revision to 7.x.F.44

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcVersion.h

commit f877c2484f443a83aef0a4814827f3e81898492b
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Oct 1 10:08:19 2017 -0700

    538721:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuNvs.asl
Intel/CannonLakeSiliconPkg/Cpu/Include/CpuNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Me/AcpiTables/MeSsdt/MeNvs.asl
Intel/CannonLakeSiliconPkg/Me/Include/Private/MeNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Me/Include/Private/PttNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Me/Ptt/Smm/PttNvs.asl
Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchNvs.asl
Intel/CannonLakeSiliconPkg/Pch/Include/Private/PchNvsAreaDef.h
Intel/CannonLakeSiliconPkg/SystemAgent/AcpiTables/SaSsdt/SaNvs.asl
Intel/CannonLakeSiliconPkg/SystemAgent/Include/Private/SaNvsAreaDef.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
