<module name="NAVSS0_UDMAP_0_VIRT_ALIAS_12_UDMAP0_CFG_TCHANRT" acronym="" XML_version="1.0" HW_revision="n/a" description="">
	<register id="VIRT_ALIAS_12_UDMAP0__CFG__TCHANRT_TRT_CTL" acronym="VIRT_ALIAS_12_UDMAP0__CFG__TCHANRT_TRT_CTL" offset="0x0" width="32" description="">
		<bitfield id="TX_ENABLE" width="1" begin="31" end="31" resetval="0x0" description="This field enables or disables the channel.  Disabling a channel halts operation on the channel after the current block transfer is completed.  Disabling a channel in the middle of a packet transfer may result in underflow conditions in the attached application block and data loss.  When a channel is disabled, the implementation may choose to reset all state for the channel.   The pause bit should be asserted instead of clearing enable directly if the intent is to temporarily pause the channel. This field is encoded as follows: 0 = channel is disabled 1 = channel is enabled  This field will be cleared by HW after a teardown is requested to indicate that the channel teardown is complete." range="31" rwaccess="R/W"/> 
		<bitfield id="TX_TEARDOWN" width="1" begin="30" end="30" resetval="0x0" description="Channel teardown: Setting this bit will request the channel to be torn down.  This field will remain set after a channel teardown is complete." range="30" rwaccess="R/W"/> 
		<bitfield id="TX_PAUSE" width="1" begin="29" end="29" resetval="0x0" description="Channel pause: Setting this bit will cause the channel to pause processing immediately." range="29" rwaccess="R/W"/> 
		<bitfield id="TX_FORCED_TEARDOWN" width="1" begin="28" end="28" resetval="0x0" description="Channel forced teardown: Setting this bit will cause the channel to stop waiting on trigger events.  When this bit is set, the implementation may choose to bypass data transfers and event generation.  This bit is a modifier to the normal tx_teardown and is intended to flush the channel to recover any descriptor or TR references which are currently being held by the UDMAP even if the trigger source is no longer functioning.  Uso fo this bit is considered a 'catastrophic' condition and it is assumed that SW will need to perform some re-initialization in the system to re-align events, data buffers, etc.  This bit should be set in addition to the tx_teardown bit in order to cause a forced teardown.  This field will remain set after a channel teardown is complete." range="28" rwaccess="R/W"/> 
		<bitfield id="TX_ERROR" width="1" begin="0" end="0" resetval="0x0" description="Channel error:  This bit will be set anytime an error has occurred on the channel.  This bit is cleared by writing back a 0." range="0" rwaccess="R"/>
	</register>
	<register id="VIRT_ALIAS_12_UDMAP0__CFG__TCHANRT_TRT_SWTRIG" acronym="VIRT_ALIAS_12_UDMAP0__CFG__TCHANRT_TRT_SWTRIG" offset="0x8" width="32" description="">
		<bitfield id="TRIGGER" width="1" begin="0" end="0" resetval="0x0" description="Trigger: writing this bit with a value of 1 will cause the trigger event to be sent to this channel" range="0" rwaccess="NA/W"/>
	</register>
	<register id="VIRT_ALIAS_12_UDMAP0__CFG__TCHANRT_TRT_STATUS0" acronym="VIRT_ALIAS_12_UDMAP0__CFG__TCHANRT_TRT_STATUS0" offset="0x40" width="32" description="">
		
	</register>
	<register id="VIRT_ALIAS_12_UDMAP0__CFG__TCHANRT_TRT_STATUS1" acronym="VIRT_ALIAS_12_UDMAP0__CFG__TCHANRT_TRT_STATUS1" offset="0x44" width="32" description="">
		
	</register>
	<register id="VIRT_ALIAS_12_UDMAP0__CFG__TCHANRT_TRT_STDATA" acronym="VIRT_ALIAS_12_UDMAP0__CFG__TCHANRT_TRT_STDATA" offset="0x80" width="32" description="">
		<bitfield id="STATE_INFO" width="32" begin="31" end="0" resetval="0x0" description="See Tx state mapping table" range="31 - 0" rwaccess="R/NA"/>
	</register>
	<register id="VIRT_ALIAS_12_UDMAP0__CFG__TCHANRT_TRT_PEER0" acronym="VIRT_ALIAS_12_UDMAP0__CFG__TCHANRT_TRT_PEER0" offset="0x200" width="32" description="">
		<bitfield id="PEER_DATA" width="32" begin="31" end="0" resetval="0x0" description="Peer realtime register data (varies by paired peer)." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="VIRT_ALIAS_12_UDMAP0__CFG__TCHANRT_TRT_PEER1" acronym="VIRT_ALIAS_12_UDMAP0__CFG__TCHANRT_TRT_PEER1" offset="0x204" width="32" description="">
		<bitfield id="PEER_DATA" width="32" begin="31" end="0" resetval="0x0" description="Peer realtime register data (varies by paired peer)." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="VIRT_ALIAS_12_UDMAP0__CFG__TCHANRT_TRT_PEER2" acronym="VIRT_ALIAS_12_UDMAP0__CFG__TCHANRT_TRT_PEER2" offset="0x208" width="32" description="">
		<bitfield id="PEER_DATA" width="32" begin="31" end="0" resetval="0x0" description="Peer realtime register data (varies by paired peer)." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="VIRT_ALIAS_12_UDMAP0__CFG__TCHANRT_TRT_PEER3" acronym="VIRT_ALIAS_12_UDMAP0__CFG__TCHANRT_TRT_PEER3" offset="0x20C" width="32" description="">
		<bitfield id="PEER_DATA" width="32" begin="31" end="0" resetval="0x0" description="Peer realtime register data (varies by paired peer)." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="VIRT_ALIAS_12_UDMAP0__CFG__TCHANRT_TRT_PEER4" acronym="VIRT_ALIAS_12_UDMAP0__CFG__TCHANRT_TRT_PEER4" offset="0x210" width="32" description="">
		<bitfield id="PEER_DATA" width="32" begin="31" end="0" resetval="0x0" description="Peer realtime register data (varies by paired peer)." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="VIRT_ALIAS_12_UDMAP0__CFG__TCHANRT_TRT_PEER5" acronym="VIRT_ALIAS_12_UDMAP0__CFG__TCHANRT_TRT_PEER5" offset="0x214" width="32" description="">
		<bitfield id="PEER_DATA" width="32" begin="31" end="0" resetval="0x0" description="Peer realtime register data (varies by paired peer)." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="VIRT_ALIAS_12_UDMAP0__CFG__TCHANRT_TRT_PEER6" acronym="VIRT_ALIAS_12_UDMAP0__CFG__TCHANRT_TRT_PEER6" offset="0x218" width="32" description="">
		<bitfield id="PEER_DATA" width="32" begin="31" end="0" resetval="0x0" description="Peer realtime register data (varies by paired peer)." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="VIRT_ALIAS_12_UDMAP0__CFG__TCHANRT_TRT_PEER7" acronym="VIRT_ALIAS_12_UDMAP0__CFG__TCHANRT_TRT_PEER7" offset="0x21C" width="32" description="">
		<bitfield id="PEER_DATA" width="32" begin="31" end="0" resetval="0x0" description="Peer realtime register data (varies by paired peer)." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="VIRT_ALIAS_12_UDMAP0__CFG__TCHANRT_TRT_PEER8" acronym="VIRT_ALIAS_12_UDMAP0__CFG__TCHANRT_TRT_PEER8" offset="0x220" width="32" description="">
		<bitfield id="PEER_DATA" width="32" begin="31" end="0" resetval="0x0" description="Peer realtime register data (varies by paired peer)." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="VIRT_ALIAS_12_UDMAP0__CFG__TCHANRT_TRT_PEER9" acronym="VIRT_ALIAS_12_UDMAP0__CFG__TCHANRT_TRT_PEER9" offset="0x224" width="32" description="">
		<bitfield id="PEER_DATA" width="32" begin="31" end="0" resetval="0x0" description="Peer realtime register data (varies by paired peer)." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="VIRT_ALIAS_12_UDMAP0__CFG__TCHANRT_TRT_PEER10" acronym="VIRT_ALIAS_12_UDMAP0__CFG__TCHANRT_TRT_PEER10" offset="0x228" width="32" description="">
		<bitfield id="PEER_DATA" width="32" begin="31" end="0" resetval="0x0" description="Peer realtime register data (varies by paired peer)." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="VIRT_ALIAS_12_UDMAP0__CFG__TCHANRT_TRT_PEER11" acronym="VIRT_ALIAS_12_UDMAP0__CFG__TCHANRT_TRT_PEER11" offset="0x22C" width="32" description="">
		<bitfield id="PEER_DATA" width="32" begin="31" end="0" resetval="0x0" description="Peer realtime register data (varies by paired peer)." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="VIRT_ALIAS_12_UDMAP0__CFG__TCHANRT_TRT_PEER12" acronym="VIRT_ALIAS_12_UDMAP0__CFG__TCHANRT_TRT_PEER12" offset="0x230" width="32" description="">
		<bitfield id="PEER_DATA" width="32" begin="31" end="0" resetval="0x0" description="Peer realtime register data (varies by paired peer)." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="VIRT_ALIAS_12_UDMAP0__CFG__TCHANRT_TRT_PEER13" acronym="VIRT_ALIAS_12_UDMAP0__CFG__TCHANRT_TRT_PEER13" offset="0x234" width="32" description="">
		<bitfield id="PEER_DATA" width="32" begin="31" end="0" resetval="0x0" description="Peer realtime register data (varies by paired peer)." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="VIRT_ALIAS_12_UDMAP0__CFG__TCHANRT_TRT_PEER14" acronym="VIRT_ALIAS_12_UDMAP0__CFG__TCHANRT_TRT_PEER14" offset="0x238" width="32" description="">
		<bitfield id="PEER_DATA" width="32" begin="31" end="0" resetval="0x0" description="Peer realtime register data (varies by paired peer)." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="VIRT_ALIAS_12_UDMAP0__CFG__TCHANRT_TRT_PEER15" acronym="VIRT_ALIAS_12_UDMAP0__CFG__TCHANRT_TRT_PEER15" offset="0x23C" width="32" description="">
		<bitfield id="PEER_DATA" width="32" begin="31" end="0" resetval="0x0" description="Peer realtime register data (varies by paired peer)." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="VIRT_ALIAS_12_UDMAP0__CFG__TCHANRT_TRT_PCNT" acronym="VIRT_ALIAS_12_UDMAP0__CFG__TCHANRT_TRT_PCNT" offset="0x400" width="32" description="">
		<bitfield id="PCNT" width="32" begin="31" end="0" resetval="0x0" description="Current completed packet count for the channel." range="31 - 0" rwaccess="R/WTD"/>
	</register>
	<register id="VIRT_ALIAS_12_UDMAP0__CFG__TCHANRT_TRT_BCNT" acronym="VIRT_ALIAS_12_UDMAP0__CFG__TCHANRT_TRT_BCNT" offset="0x408" width="32" description="">
		<bitfield id="BCNT" width="32" begin="31" end="0" resetval="0x0" description="Current completed payload byte count for the channel." range="31 - 0" rwaccess="R/WTD"/>
	</register>
	<register id="VIRT_ALIAS_12_UDMAP0__CFG__TCHANRT_TRT_SBCNT" acronym="VIRT_ALIAS_12_UDMAP0__CFG__TCHANRT_TRT_SBCNT" offset="0x410" width="32" description="">
		<bitfield id="SBCNT" width="32" begin="31" end="0" resetval="0x0" description="Current started byte count for the channel." range="31 - 0" rwaccess="R/WTD"/>
	</register>
</module>