

================================================================
== Vitis HLS Report for 'Crypto_Pipeline_WRITE_DATA_LOOP'
================================================================
* Date:           Wed Feb  5 12:49:49 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        Crypto
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  7.00 ns|  3.268 ns|     1.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4099|     4099|  28.693 us|  28.693 us|  4099|  4099|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- WRITE_DATA_LOOP  |     4097|     4097|         3|          1|          1|  4096|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     33|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     36|    -|
|Register         |        -|    -|      74|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      74|     69|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln50_fu_599_p2   |         +|   0|  0|  14|          13|           1|
    |icmp_ln50_fu_593_p2  |      icmp|   0|  0|  17|          13|          14|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  33|          27|          17|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_2     |   9|          2|   13|         26|
    |i_fu_146                 |   9|          2|   13|         26|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   28|         56|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |DataIn_load_reg_693               |  32|   0|   32|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |empty_reg_679                     |   4|   0|    4|          0|
    |empty_reg_679_pp0_iter1_reg       |   4|   0|    4|          0|
    |i_fu_146                          |  13|   0|   13|          0|
    |lshr_ln_reg_683                   |   8|   0|    8|          0|
    |lshr_ln_reg_683_pp0_iter1_reg     |   8|   0|    8|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  74|   0|   74|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+---------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |          Source Object          |    C Type    |
+---------------------+-----+-----+------------+---------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  Crypto_Pipeline_WRITE_DATA_LOOP|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  Crypto_Pipeline_WRITE_DATA_LOOP|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  Crypto_Pipeline_WRITE_DATA_LOOP|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  Crypto_Pipeline_WRITE_DATA_LOOP|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  Crypto_Pipeline_WRITE_DATA_LOOP|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  Crypto_Pipeline_WRITE_DATA_LOOP|  return value|
|DataRAM_address0     |  out|    8|   ap_memory|                          DataRAM|         array|
|DataRAM_ce0          |  out|    1|   ap_memory|                          DataRAM|         array|
|DataRAM_we0          |  out|    1|   ap_memory|                          DataRAM|         array|
|DataRAM_d0           |  out|   32|   ap_memory|                          DataRAM|         array|
|DataRAM_1_address0   |  out|    8|   ap_memory|                        DataRAM_1|         array|
|DataRAM_1_ce0        |  out|    1|   ap_memory|                        DataRAM_1|         array|
|DataRAM_1_we0        |  out|    1|   ap_memory|                        DataRAM_1|         array|
|DataRAM_1_d0         |  out|   32|   ap_memory|                        DataRAM_1|         array|
|DataRAM_2_address0   |  out|    8|   ap_memory|                        DataRAM_2|         array|
|DataRAM_2_ce0        |  out|    1|   ap_memory|                        DataRAM_2|         array|
|DataRAM_2_we0        |  out|    1|   ap_memory|                        DataRAM_2|         array|
|DataRAM_2_d0         |  out|   32|   ap_memory|                        DataRAM_2|         array|
|DataRAM_3_address0   |  out|    8|   ap_memory|                        DataRAM_3|         array|
|DataRAM_3_ce0        |  out|    1|   ap_memory|                        DataRAM_3|         array|
|DataRAM_3_we0        |  out|    1|   ap_memory|                        DataRAM_3|         array|
|DataRAM_3_d0         |  out|   32|   ap_memory|                        DataRAM_3|         array|
|DataRAM_4_address0   |  out|    8|   ap_memory|                        DataRAM_4|         array|
|DataRAM_4_ce0        |  out|    1|   ap_memory|                        DataRAM_4|         array|
|DataRAM_4_we0        |  out|    1|   ap_memory|                        DataRAM_4|         array|
|DataRAM_4_d0         |  out|   32|   ap_memory|                        DataRAM_4|         array|
|DataRAM_5_address0   |  out|    8|   ap_memory|                        DataRAM_5|         array|
|DataRAM_5_ce0        |  out|    1|   ap_memory|                        DataRAM_5|         array|
|DataRAM_5_we0        |  out|    1|   ap_memory|                        DataRAM_5|         array|
|DataRAM_5_d0         |  out|   32|   ap_memory|                        DataRAM_5|         array|
|DataRAM_6_address0   |  out|    8|   ap_memory|                        DataRAM_6|         array|
|DataRAM_6_ce0        |  out|    1|   ap_memory|                        DataRAM_6|         array|
|DataRAM_6_we0        |  out|    1|   ap_memory|                        DataRAM_6|         array|
|DataRAM_6_d0         |  out|   32|   ap_memory|                        DataRAM_6|         array|
|DataRAM_7_address0   |  out|    8|   ap_memory|                        DataRAM_7|         array|
|DataRAM_7_ce0        |  out|    1|   ap_memory|                        DataRAM_7|         array|
|DataRAM_7_we0        |  out|    1|   ap_memory|                        DataRAM_7|         array|
|DataRAM_7_d0         |  out|   32|   ap_memory|                        DataRAM_7|         array|
|DataRAM_8_address0   |  out|    8|   ap_memory|                        DataRAM_8|         array|
|DataRAM_8_ce0        |  out|    1|   ap_memory|                        DataRAM_8|         array|
|DataRAM_8_we0        |  out|    1|   ap_memory|                        DataRAM_8|         array|
|DataRAM_8_d0         |  out|   32|   ap_memory|                        DataRAM_8|         array|
|DataRAM_9_address0   |  out|    8|   ap_memory|                        DataRAM_9|         array|
|DataRAM_9_ce0        |  out|    1|   ap_memory|                        DataRAM_9|         array|
|DataRAM_9_we0        |  out|    1|   ap_memory|                        DataRAM_9|         array|
|DataRAM_9_d0         |  out|   32|   ap_memory|                        DataRAM_9|         array|
|DataRAM_10_address0  |  out|    8|   ap_memory|                       DataRAM_10|         array|
|DataRAM_10_ce0       |  out|    1|   ap_memory|                       DataRAM_10|         array|
|DataRAM_10_we0       |  out|    1|   ap_memory|                       DataRAM_10|         array|
|DataRAM_10_d0        |  out|   32|   ap_memory|                       DataRAM_10|         array|
|DataRAM_11_address0  |  out|    8|   ap_memory|                       DataRAM_11|         array|
|DataRAM_11_ce0       |  out|    1|   ap_memory|                       DataRAM_11|         array|
|DataRAM_11_we0       |  out|    1|   ap_memory|                       DataRAM_11|         array|
|DataRAM_11_d0        |  out|   32|   ap_memory|                       DataRAM_11|         array|
|DataRAM_12_address0  |  out|    8|   ap_memory|                       DataRAM_12|         array|
|DataRAM_12_ce0       |  out|    1|   ap_memory|                       DataRAM_12|         array|
|DataRAM_12_we0       |  out|    1|   ap_memory|                       DataRAM_12|         array|
|DataRAM_12_d0        |  out|   32|   ap_memory|                       DataRAM_12|         array|
|DataRAM_13_address0  |  out|    8|   ap_memory|                       DataRAM_13|         array|
|DataRAM_13_ce0       |  out|    1|   ap_memory|                       DataRAM_13|         array|
|DataRAM_13_we0       |  out|    1|   ap_memory|                       DataRAM_13|         array|
|DataRAM_13_d0        |  out|   32|   ap_memory|                       DataRAM_13|         array|
|DataRAM_14_address0  |  out|    8|   ap_memory|                       DataRAM_14|         array|
|DataRAM_14_ce0       |  out|    1|   ap_memory|                       DataRAM_14|         array|
|DataRAM_14_we0       |  out|    1|   ap_memory|                       DataRAM_14|         array|
|DataRAM_14_d0        |  out|   32|   ap_memory|                       DataRAM_14|         array|
|DataRAM_15_address0  |  out|    8|   ap_memory|                       DataRAM_15|         array|
|DataRAM_15_ce0       |  out|    1|   ap_memory|                       DataRAM_15|         array|
|DataRAM_15_we0       |  out|    1|   ap_memory|                       DataRAM_15|         array|
|DataRAM_15_d0        |  out|   32|   ap_memory|                       DataRAM_15|         array|
|DataRAM_16_address0  |  out|    8|   ap_memory|                       DataRAM_16|         array|
|DataRAM_16_ce0       |  out|    1|   ap_memory|                       DataRAM_16|         array|
|DataRAM_16_we0       |  out|    1|   ap_memory|                       DataRAM_16|         array|
|DataRAM_16_d0        |  out|   32|   ap_memory|                       DataRAM_16|         array|
|DataRAM_17_address0  |  out|    8|   ap_memory|                       DataRAM_17|         array|
|DataRAM_17_ce0       |  out|    1|   ap_memory|                       DataRAM_17|         array|
|DataRAM_17_we0       |  out|    1|   ap_memory|                       DataRAM_17|         array|
|DataRAM_17_d0        |  out|   32|   ap_memory|                       DataRAM_17|         array|
|DataRAM_18_address0  |  out|    8|   ap_memory|                       DataRAM_18|         array|
|DataRAM_18_ce0       |  out|    1|   ap_memory|                       DataRAM_18|         array|
|DataRAM_18_we0       |  out|    1|   ap_memory|                       DataRAM_18|         array|
|DataRAM_18_d0        |  out|   32|   ap_memory|                       DataRAM_18|         array|
|DataRAM_19_address0  |  out|    8|   ap_memory|                       DataRAM_19|         array|
|DataRAM_19_ce0       |  out|    1|   ap_memory|                       DataRAM_19|         array|
|DataRAM_19_we0       |  out|    1|   ap_memory|                       DataRAM_19|         array|
|DataRAM_19_d0        |  out|   32|   ap_memory|                       DataRAM_19|         array|
|DataRAM_20_address0  |  out|    8|   ap_memory|                       DataRAM_20|         array|
|DataRAM_20_ce0       |  out|    1|   ap_memory|                       DataRAM_20|         array|
|DataRAM_20_we0       |  out|    1|   ap_memory|                       DataRAM_20|         array|
|DataRAM_20_d0        |  out|   32|   ap_memory|                       DataRAM_20|         array|
|DataRAM_21_address0  |  out|    8|   ap_memory|                       DataRAM_21|         array|
|DataRAM_21_ce0       |  out|    1|   ap_memory|                       DataRAM_21|         array|
|DataRAM_21_we0       |  out|    1|   ap_memory|                       DataRAM_21|         array|
|DataRAM_21_d0        |  out|   32|   ap_memory|                       DataRAM_21|         array|
|DataRAM_22_address0  |  out|    8|   ap_memory|                       DataRAM_22|         array|
|DataRAM_22_ce0       |  out|    1|   ap_memory|                       DataRAM_22|         array|
|DataRAM_22_we0       |  out|    1|   ap_memory|                       DataRAM_22|         array|
|DataRAM_22_d0        |  out|   32|   ap_memory|                       DataRAM_22|         array|
|DataRAM_23_address0  |  out|    8|   ap_memory|                       DataRAM_23|         array|
|DataRAM_23_ce0       |  out|    1|   ap_memory|                       DataRAM_23|         array|
|DataRAM_23_we0       |  out|    1|   ap_memory|                       DataRAM_23|         array|
|DataRAM_23_d0        |  out|   32|   ap_memory|                       DataRAM_23|         array|
|DataRAM_24_address0  |  out|    8|   ap_memory|                       DataRAM_24|         array|
|DataRAM_24_ce0       |  out|    1|   ap_memory|                       DataRAM_24|         array|
|DataRAM_24_we0       |  out|    1|   ap_memory|                       DataRAM_24|         array|
|DataRAM_24_d0        |  out|   32|   ap_memory|                       DataRAM_24|         array|
|DataRAM_25_address0  |  out|    8|   ap_memory|                       DataRAM_25|         array|
|DataRAM_25_ce0       |  out|    1|   ap_memory|                       DataRAM_25|         array|
|DataRAM_25_we0       |  out|    1|   ap_memory|                       DataRAM_25|         array|
|DataRAM_25_d0        |  out|   32|   ap_memory|                       DataRAM_25|         array|
|DataRAM_26_address0  |  out|    8|   ap_memory|                       DataRAM_26|         array|
|DataRAM_26_ce0       |  out|    1|   ap_memory|                       DataRAM_26|         array|
|DataRAM_26_we0       |  out|    1|   ap_memory|                       DataRAM_26|         array|
|DataRAM_26_d0        |  out|   32|   ap_memory|                       DataRAM_26|         array|
|DataRAM_27_address0  |  out|    8|   ap_memory|                       DataRAM_27|         array|
|DataRAM_27_ce0       |  out|    1|   ap_memory|                       DataRAM_27|         array|
|DataRAM_27_we0       |  out|    1|   ap_memory|                       DataRAM_27|         array|
|DataRAM_27_d0        |  out|   32|   ap_memory|                       DataRAM_27|         array|
|DataRAM_28_address0  |  out|    8|   ap_memory|                       DataRAM_28|         array|
|DataRAM_28_ce0       |  out|    1|   ap_memory|                       DataRAM_28|         array|
|DataRAM_28_we0       |  out|    1|   ap_memory|                       DataRAM_28|         array|
|DataRAM_28_d0        |  out|   32|   ap_memory|                       DataRAM_28|         array|
|DataRAM_29_address0  |  out|    8|   ap_memory|                       DataRAM_29|         array|
|DataRAM_29_ce0       |  out|    1|   ap_memory|                       DataRAM_29|         array|
|DataRAM_29_we0       |  out|    1|   ap_memory|                       DataRAM_29|         array|
|DataRAM_29_d0        |  out|   32|   ap_memory|                       DataRAM_29|         array|
|DataRAM_30_address0  |  out|    8|   ap_memory|                       DataRAM_30|         array|
|DataRAM_30_ce0       |  out|    1|   ap_memory|                       DataRAM_30|         array|
|DataRAM_30_we0       |  out|    1|   ap_memory|                       DataRAM_30|         array|
|DataRAM_30_d0        |  out|   32|   ap_memory|                       DataRAM_30|         array|
|DataRAM_31_address0  |  out|    8|   ap_memory|                       DataRAM_31|         array|
|DataRAM_31_ce0       |  out|    1|   ap_memory|                       DataRAM_31|         array|
|DataRAM_31_we0       |  out|    1|   ap_memory|                       DataRAM_31|         array|
|DataRAM_31_d0        |  out|   32|   ap_memory|                       DataRAM_31|         array|
|DataIn_address0      |  out|   12|   ap_memory|                           DataIn|         array|
|DataIn_ce0           |  out|    1|   ap_memory|                           DataIn|         array|
|DataIn_q0            |   in|   32|   ap_memory|                           DataIn|         array|
|RAMSel_cast          |   in|    1|     ap_none|                      RAMSel_cast|        scalar|
+---------------------+-----+-----+------------+---------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.26>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %DataIn, i64 666, i64 207, i64 1"   --->   Operation 7 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %DataIn, void @empty_24, i32 0, i32 0, void @empty_26, i32 1, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%RAMSel_cast_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %RAMSel_cast"   --->   Operation 9 'read' 'RAMSel_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.58ns)   --->   "%store_ln0 = store i13 0, i13 %i"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i_2 = load i13 %i"   --->   Operation 12 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 13 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.67ns)   --->   "%icmp_ln50 = icmp_eq  i13 %i_2, i13 4096" [Crypto.cpp:50]   --->   Operation 14 'icmp' 'icmp_ln50' <Predicate = true> <Delay = 1.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (1.67ns)   --->   "%add_ln50 = add i13 %i_2, i13 1" [Crypto.cpp:50]   --->   Operation 15 'add' 'add_ln50' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln50 = br i1 %icmp_ln50, void %for.inc.split, void %sw.epilog.loopexit14.exitStub" [Crypto.cpp:50]   --->   Operation 16 'br' 'br_ln50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%i_cast68 = zext i13 %i_2"   --->   Operation 17 'zext' 'i_cast68' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%empty = trunc i13 %i_2"   --->   Operation 18 'trunc' 'empty' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %i_2, i32 4, i32 11" [Crypto.cpp:50]   --->   Operation 19 'partselect' 'lshr_ln' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%DataIn_addr = getelementptr i32 %DataIn, i64 0, i64 %i_cast68" [Crypto.cpp:51]   --->   Operation 20 'getelementptr' 'DataIn_addr' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 21 [2/2] (3.25ns)   --->   "%DataIn_load = load i12 %DataIn_addr" [Crypto.cpp:51]   --->   Operation 21 'load' 'DataIn_load' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln51 = br i1 %RAMSel_cast_read, void %arrayidx3325.case.0, void %arrayidx3325.case.1" [Crypto.cpp:51]   --->   Operation 22 'br' 'br_ln51' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.88ns)   --->   "%switch_ln51 = switch i4 %empty, void %arrayidx3325.case.15, i4 0, void %arrayidx3325.case.0956, i4 1, void %arrayidx3325.case.1957, i4 2, void %arrayidx3325.case.2, i4 3, void %arrayidx3325.case.3, i4 4, void %arrayidx3325.case.4, i4 5, void %arrayidx3325.case.5, i4 6, void %arrayidx3325.case.6, i4 7, void %arrayidx3325.case.7, i4 8, void %arrayidx3325.case.8, i4 9, void %arrayidx3325.case.9, i4 10, void %arrayidx3325.case.10, i4 11, void %arrayidx3325.case.11, i4 12, void %arrayidx3325.case.12, i4 13, void %arrayidx3325.case.13, i4 14, void %arrayidx3325.case.14" [Crypto.cpp:51]   --->   Operation 23 'switch' 'switch_ln51' <Predicate = (!icmp_ln50 & !RAMSel_cast_read)> <Delay = 1.88>
ST_1 : Operation 24 [1/1] (1.88ns)   --->   "%switch_ln51 = switch i4 %empty, void %arrayidx3325.case.15975, i4 0, void %arrayidx3325.case.0960, i4 1, void %arrayidx3325.case.1961, i4 2, void %arrayidx3325.case.2962, i4 3, void %arrayidx3325.case.3963, i4 4, void %arrayidx3325.case.4964, i4 5, void %arrayidx3325.case.5965, i4 6, void %arrayidx3325.case.6966, i4 7, void %arrayidx3325.case.7967, i4 8, void %arrayidx3325.case.8968, i4 9, void %arrayidx3325.case.9969, i4 10, void %arrayidx3325.case.10970, i4 11, void %arrayidx3325.case.11971, i4 12, void %arrayidx3325.case.12972, i4 13, void %arrayidx3325.case.13973, i4 14, void %arrayidx3325.case.14974" [Crypto.cpp:51]   --->   Operation 24 'switch' 'switch_ln51' <Predicate = (!icmp_ln50 & RAMSel_cast_read)> <Delay = 1.88>
ST_1 : Operation 25 [1/1] (1.58ns)   --->   "%store_ln50 = store i13 %add_ln50, i13 %i" [Crypto.cpp:50]   --->   Operation 25 'store' 'store_ln50' <Predicate = (!icmp_ln50)> <Delay = 1.58>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln50 = br void %for.inc" [Crypto.cpp:50]   --->   Operation 26 'br' 'br_ln50' <Predicate = (!icmp_ln50)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 27 [1/2] (3.25ns)   --->   "%DataIn_load = load i12 %DataIn_addr" [Crypto.cpp:51]   --->   Operation 27 'load' 'DataIn_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx3325.exit955" [Crypto.cpp:51]   --->   Operation 28 'br' 'br_ln51' <Predicate = (!RAMSel_cast_read & empty == 14)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx3325.exit955" [Crypto.cpp:51]   --->   Operation 29 'br' 'br_ln51' <Predicate = (!RAMSel_cast_read & empty == 13)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx3325.exit955" [Crypto.cpp:51]   --->   Operation 30 'br' 'br_ln51' <Predicate = (!RAMSel_cast_read & empty == 12)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx3325.exit955" [Crypto.cpp:51]   --->   Operation 31 'br' 'br_ln51' <Predicate = (!RAMSel_cast_read & empty == 11)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx3325.exit955" [Crypto.cpp:51]   --->   Operation 32 'br' 'br_ln51' <Predicate = (!RAMSel_cast_read & empty == 10)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx3325.exit955" [Crypto.cpp:51]   --->   Operation 33 'br' 'br_ln51' <Predicate = (!RAMSel_cast_read & empty == 9)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx3325.exit955" [Crypto.cpp:51]   --->   Operation 34 'br' 'br_ln51' <Predicate = (!RAMSel_cast_read & empty == 8)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx3325.exit955" [Crypto.cpp:51]   --->   Operation 35 'br' 'br_ln51' <Predicate = (!RAMSel_cast_read & empty == 7)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx3325.exit955" [Crypto.cpp:51]   --->   Operation 36 'br' 'br_ln51' <Predicate = (!RAMSel_cast_read & empty == 6)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx3325.exit955" [Crypto.cpp:51]   --->   Operation 37 'br' 'br_ln51' <Predicate = (!RAMSel_cast_read & empty == 5)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx3325.exit955" [Crypto.cpp:51]   --->   Operation 38 'br' 'br_ln51' <Predicate = (!RAMSel_cast_read & empty == 4)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx3325.exit955" [Crypto.cpp:51]   --->   Operation 39 'br' 'br_ln51' <Predicate = (!RAMSel_cast_read & empty == 3)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx3325.exit955" [Crypto.cpp:51]   --->   Operation 40 'br' 'br_ln51' <Predicate = (!RAMSel_cast_read & empty == 2)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx3325.exit955" [Crypto.cpp:51]   --->   Operation 41 'br' 'br_ln51' <Predicate = (!RAMSel_cast_read & empty == 1)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx3325.exit955" [Crypto.cpp:51]   --->   Operation 42 'br' 'br_ln51' <Predicate = (!RAMSel_cast_read & empty == 0)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx3325.exit955" [Crypto.cpp:51]   --->   Operation 43 'br' 'br_ln51' <Predicate = (!RAMSel_cast_read & empty == 15)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx3325.exit959" [Crypto.cpp:51]   --->   Operation 44 'br' 'br_ln51' <Predicate = (RAMSel_cast_read & empty == 14)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx3325.exit959" [Crypto.cpp:51]   --->   Operation 45 'br' 'br_ln51' <Predicate = (RAMSel_cast_read & empty == 13)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx3325.exit959" [Crypto.cpp:51]   --->   Operation 46 'br' 'br_ln51' <Predicate = (RAMSel_cast_read & empty == 12)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx3325.exit959" [Crypto.cpp:51]   --->   Operation 47 'br' 'br_ln51' <Predicate = (RAMSel_cast_read & empty == 11)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx3325.exit959" [Crypto.cpp:51]   --->   Operation 48 'br' 'br_ln51' <Predicate = (RAMSel_cast_read & empty == 10)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx3325.exit959" [Crypto.cpp:51]   --->   Operation 49 'br' 'br_ln51' <Predicate = (RAMSel_cast_read & empty == 9)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx3325.exit959" [Crypto.cpp:51]   --->   Operation 50 'br' 'br_ln51' <Predicate = (RAMSel_cast_read & empty == 8)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx3325.exit959" [Crypto.cpp:51]   --->   Operation 51 'br' 'br_ln51' <Predicate = (RAMSel_cast_read & empty == 7)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx3325.exit959" [Crypto.cpp:51]   --->   Operation 52 'br' 'br_ln51' <Predicate = (RAMSel_cast_read & empty == 6)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx3325.exit959" [Crypto.cpp:51]   --->   Operation 53 'br' 'br_ln51' <Predicate = (RAMSel_cast_read & empty == 5)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx3325.exit959" [Crypto.cpp:51]   --->   Operation 54 'br' 'br_ln51' <Predicate = (RAMSel_cast_read & empty == 4)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx3325.exit959" [Crypto.cpp:51]   --->   Operation 55 'br' 'br_ln51' <Predicate = (RAMSel_cast_read & empty == 3)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx3325.exit959" [Crypto.cpp:51]   --->   Operation 56 'br' 'br_ln51' <Predicate = (RAMSel_cast_read & empty == 2)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx3325.exit959" [Crypto.cpp:51]   --->   Operation 57 'br' 'br_ln51' <Predicate = (RAMSel_cast_read & empty == 1)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx3325.exit959" [Crypto.cpp:51]   --->   Operation 58 'br' 'br_ln51' <Predicate = (RAMSel_cast_read & empty == 0)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx3325.exit959" [Crypto.cpp:51]   --->   Operation 59 'br' 'br_ln51' <Predicate = (RAMSel_cast_read & empty == 15)> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 129 'ret' 'ret_ln0' <Predicate = (icmp_ln50)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%speclooptripcount_ln50 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096" [Crypto.cpp:50]   --->   Operation 60 'speclooptripcount' 'speclooptripcount_ln50' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%specloopname_ln50 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [Crypto.cpp:50]   --->   Operation 61 'specloopname' 'specloopname_ln50' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln50 = zext i8 %lshr_ln" [Crypto.cpp:50]   --->   Operation 62 'zext' 'zext_ln50' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%DataRAM_addr = getelementptr i32 %DataRAM, i64 0, i64 %zext_ln50" [Crypto.cpp:51]   --->   Operation 63 'getelementptr' 'DataRAM_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%DataRAM_1_addr = getelementptr i32 %DataRAM_1, i64 0, i64 %zext_ln50" [Crypto.cpp:51]   --->   Operation 64 'getelementptr' 'DataRAM_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%DataRAM_2_addr = getelementptr i32 %DataRAM_2, i64 0, i64 %zext_ln50" [Crypto.cpp:51]   --->   Operation 65 'getelementptr' 'DataRAM_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%DataRAM_3_addr = getelementptr i32 %DataRAM_3, i64 0, i64 %zext_ln50" [Crypto.cpp:51]   --->   Operation 66 'getelementptr' 'DataRAM_3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%DataRAM_4_addr = getelementptr i32 %DataRAM_4, i64 0, i64 %zext_ln50" [Crypto.cpp:51]   --->   Operation 67 'getelementptr' 'DataRAM_4_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%DataRAM_5_addr = getelementptr i32 %DataRAM_5, i64 0, i64 %zext_ln50" [Crypto.cpp:51]   --->   Operation 68 'getelementptr' 'DataRAM_5_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%DataRAM_6_addr = getelementptr i32 %DataRAM_6, i64 0, i64 %zext_ln50" [Crypto.cpp:51]   --->   Operation 69 'getelementptr' 'DataRAM_6_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%DataRAM_7_addr = getelementptr i32 %DataRAM_7, i64 0, i64 %zext_ln50" [Crypto.cpp:51]   --->   Operation 70 'getelementptr' 'DataRAM_7_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%DataRAM_8_addr = getelementptr i32 %DataRAM_8, i64 0, i64 %zext_ln50" [Crypto.cpp:51]   --->   Operation 71 'getelementptr' 'DataRAM_8_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%DataRAM_9_addr = getelementptr i32 %DataRAM_9, i64 0, i64 %zext_ln50" [Crypto.cpp:51]   --->   Operation 72 'getelementptr' 'DataRAM_9_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%DataRAM_10_addr = getelementptr i32 %DataRAM_10, i64 0, i64 %zext_ln50" [Crypto.cpp:51]   --->   Operation 73 'getelementptr' 'DataRAM_10_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%DataRAM_11_addr = getelementptr i32 %DataRAM_11, i64 0, i64 %zext_ln50" [Crypto.cpp:51]   --->   Operation 74 'getelementptr' 'DataRAM_11_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%DataRAM_12_addr = getelementptr i32 %DataRAM_12, i64 0, i64 %zext_ln50" [Crypto.cpp:51]   --->   Operation 75 'getelementptr' 'DataRAM_12_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%DataRAM_13_addr = getelementptr i32 %DataRAM_13, i64 0, i64 %zext_ln50" [Crypto.cpp:51]   --->   Operation 76 'getelementptr' 'DataRAM_13_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%DataRAM_14_addr = getelementptr i32 %DataRAM_14, i64 0, i64 %zext_ln50" [Crypto.cpp:51]   --->   Operation 77 'getelementptr' 'DataRAM_14_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%DataRAM_15_addr = getelementptr i32 %DataRAM_15, i64 0, i64 %zext_ln50" [Crypto.cpp:51]   --->   Operation 78 'getelementptr' 'DataRAM_15_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%DataRAM_16_addr = getelementptr i32 %DataRAM_16, i64 0, i64 %zext_ln50" [Crypto.cpp:51]   --->   Operation 79 'getelementptr' 'DataRAM_16_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%DataRAM_17_addr = getelementptr i32 %DataRAM_17, i64 0, i64 %zext_ln50" [Crypto.cpp:51]   --->   Operation 80 'getelementptr' 'DataRAM_17_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%DataRAM_18_addr = getelementptr i32 %DataRAM_18, i64 0, i64 %zext_ln50" [Crypto.cpp:51]   --->   Operation 81 'getelementptr' 'DataRAM_18_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%DataRAM_19_addr = getelementptr i32 %DataRAM_19, i64 0, i64 %zext_ln50" [Crypto.cpp:51]   --->   Operation 82 'getelementptr' 'DataRAM_19_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%DataRAM_20_addr = getelementptr i32 %DataRAM_20, i64 0, i64 %zext_ln50" [Crypto.cpp:51]   --->   Operation 83 'getelementptr' 'DataRAM_20_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%DataRAM_21_addr = getelementptr i32 %DataRAM_21, i64 0, i64 %zext_ln50" [Crypto.cpp:51]   --->   Operation 84 'getelementptr' 'DataRAM_21_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%DataRAM_22_addr = getelementptr i32 %DataRAM_22, i64 0, i64 %zext_ln50" [Crypto.cpp:51]   --->   Operation 85 'getelementptr' 'DataRAM_22_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%DataRAM_23_addr = getelementptr i32 %DataRAM_23, i64 0, i64 %zext_ln50" [Crypto.cpp:51]   --->   Operation 86 'getelementptr' 'DataRAM_23_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%DataRAM_24_addr = getelementptr i32 %DataRAM_24, i64 0, i64 %zext_ln50" [Crypto.cpp:51]   --->   Operation 87 'getelementptr' 'DataRAM_24_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%DataRAM_25_addr = getelementptr i32 %DataRAM_25, i64 0, i64 %zext_ln50" [Crypto.cpp:51]   --->   Operation 88 'getelementptr' 'DataRAM_25_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%DataRAM_26_addr = getelementptr i32 %DataRAM_26, i64 0, i64 %zext_ln50" [Crypto.cpp:51]   --->   Operation 89 'getelementptr' 'DataRAM_26_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%DataRAM_27_addr = getelementptr i32 %DataRAM_27, i64 0, i64 %zext_ln50" [Crypto.cpp:51]   --->   Operation 90 'getelementptr' 'DataRAM_27_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%DataRAM_28_addr = getelementptr i32 %DataRAM_28, i64 0, i64 %zext_ln50" [Crypto.cpp:51]   --->   Operation 91 'getelementptr' 'DataRAM_28_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%DataRAM_29_addr = getelementptr i32 %DataRAM_29, i64 0, i64 %zext_ln50" [Crypto.cpp:51]   --->   Operation 92 'getelementptr' 'DataRAM_29_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%DataRAM_30_addr = getelementptr i32 %DataRAM_30, i64 0, i64 %zext_ln50" [Crypto.cpp:51]   --->   Operation 93 'getelementptr' 'DataRAM_30_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%DataRAM_31_addr = getelementptr i32 %DataRAM_31, i64 0, i64 %zext_ln50" [Crypto.cpp:51]   --->   Operation 94 'getelementptr' 'DataRAM_31_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (3.25ns)   --->   "%store_ln51 = store i32 %DataIn_load, i8 %DataRAM_14_addr" [Crypto.cpp:51]   --->   Operation 95 'store' 'store_ln51' <Predicate = (!RAMSel_cast_read & empty == 14)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 96 [1/1] (3.25ns)   --->   "%store_ln51 = store i32 %DataIn_load, i8 %DataRAM_13_addr" [Crypto.cpp:51]   --->   Operation 96 'store' 'store_ln51' <Predicate = (!RAMSel_cast_read & empty == 13)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 97 [1/1] (3.25ns)   --->   "%store_ln51 = store i32 %DataIn_load, i8 %DataRAM_12_addr" [Crypto.cpp:51]   --->   Operation 97 'store' 'store_ln51' <Predicate = (!RAMSel_cast_read & empty == 12)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 98 [1/1] (3.25ns)   --->   "%store_ln51 = store i32 %DataIn_load, i8 %DataRAM_11_addr" [Crypto.cpp:51]   --->   Operation 98 'store' 'store_ln51' <Predicate = (!RAMSel_cast_read & empty == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 99 [1/1] (3.25ns)   --->   "%store_ln51 = store i32 %DataIn_load, i8 %DataRAM_10_addr" [Crypto.cpp:51]   --->   Operation 99 'store' 'store_ln51' <Predicate = (!RAMSel_cast_read & empty == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 100 [1/1] (3.25ns)   --->   "%store_ln51 = store i32 %DataIn_load, i8 %DataRAM_9_addr" [Crypto.cpp:51]   --->   Operation 100 'store' 'store_ln51' <Predicate = (!RAMSel_cast_read & empty == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 101 [1/1] (3.25ns)   --->   "%store_ln51 = store i32 %DataIn_load, i8 %DataRAM_8_addr" [Crypto.cpp:51]   --->   Operation 101 'store' 'store_ln51' <Predicate = (!RAMSel_cast_read & empty == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 102 [1/1] (3.25ns)   --->   "%store_ln51 = store i32 %DataIn_load, i8 %DataRAM_7_addr" [Crypto.cpp:51]   --->   Operation 102 'store' 'store_ln51' <Predicate = (!RAMSel_cast_read & empty == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 103 [1/1] (3.25ns)   --->   "%store_ln51 = store i32 %DataIn_load, i8 %DataRAM_6_addr" [Crypto.cpp:51]   --->   Operation 103 'store' 'store_ln51' <Predicate = (!RAMSel_cast_read & empty == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 104 [1/1] (3.25ns)   --->   "%store_ln51 = store i32 %DataIn_load, i8 %DataRAM_5_addr" [Crypto.cpp:51]   --->   Operation 104 'store' 'store_ln51' <Predicate = (!RAMSel_cast_read & empty == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 105 [1/1] (3.25ns)   --->   "%store_ln51 = store i32 %DataIn_load, i8 %DataRAM_4_addr" [Crypto.cpp:51]   --->   Operation 105 'store' 'store_ln51' <Predicate = (!RAMSel_cast_read & empty == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 106 [1/1] (3.25ns)   --->   "%store_ln51 = store i32 %DataIn_load, i8 %DataRAM_3_addr" [Crypto.cpp:51]   --->   Operation 106 'store' 'store_ln51' <Predicate = (!RAMSel_cast_read & empty == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 107 [1/1] (3.25ns)   --->   "%store_ln51 = store i32 %DataIn_load, i8 %DataRAM_2_addr" [Crypto.cpp:51]   --->   Operation 107 'store' 'store_ln51' <Predicate = (!RAMSel_cast_read & empty == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 108 [1/1] (3.25ns)   --->   "%store_ln51 = store i32 %DataIn_load, i8 %DataRAM_1_addr" [Crypto.cpp:51]   --->   Operation 108 'store' 'store_ln51' <Predicate = (!RAMSel_cast_read & empty == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 109 [1/1] (3.25ns)   --->   "%store_ln51 = store i32 %DataIn_load, i8 %DataRAM_addr" [Crypto.cpp:51]   --->   Operation 109 'store' 'store_ln51' <Predicate = (!RAMSel_cast_read & empty == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 110 [1/1] (3.25ns)   --->   "%store_ln51 = store i32 %DataIn_load, i8 %DataRAM_15_addr" [Crypto.cpp:51]   --->   Operation 110 'store' 'store_ln51' <Predicate = (!RAMSel_cast_read & empty == 15)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx3325.exit" [Crypto.cpp:51]   --->   Operation 111 'br' 'br_ln51' <Predicate = (!RAMSel_cast_read)> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (3.25ns)   --->   "%store_ln51 = store i32 %DataIn_load, i8 %DataRAM_30_addr" [Crypto.cpp:51]   --->   Operation 112 'store' 'store_ln51' <Predicate = (RAMSel_cast_read & empty == 14)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 113 [1/1] (3.25ns)   --->   "%store_ln51 = store i32 %DataIn_load, i8 %DataRAM_29_addr" [Crypto.cpp:51]   --->   Operation 113 'store' 'store_ln51' <Predicate = (RAMSel_cast_read & empty == 13)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 114 [1/1] (3.25ns)   --->   "%store_ln51 = store i32 %DataIn_load, i8 %DataRAM_28_addr" [Crypto.cpp:51]   --->   Operation 114 'store' 'store_ln51' <Predicate = (RAMSel_cast_read & empty == 12)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 115 [1/1] (3.25ns)   --->   "%store_ln51 = store i32 %DataIn_load, i8 %DataRAM_27_addr" [Crypto.cpp:51]   --->   Operation 115 'store' 'store_ln51' <Predicate = (RAMSel_cast_read & empty == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 116 [1/1] (3.25ns)   --->   "%store_ln51 = store i32 %DataIn_load, i8 %DataRAM_26_addr" [Crypto.cpp:51]   --->   Operation 116 'store' 'store_ln51' <Predicate = (RAMSel_cast_read & empty == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 117 [1/1] (3.25ns)   --->   "%store_ln51 = store i32 %DataIn_load, i8 %DataRAM_25_addr" [Crypto.cpp:51]   --->   Operation 117 'store' 'store_ln51' <Predicate = (RAMSel_cast_read & empty == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 118 [1/1] (3.25ns)   --->   "%store_ln51 = store i32 %DataIn_load, i8 %DataRAM_24_addr" [Crypto.cpp:51]   --->   Operation 118 'store' 'store_ln51' <Predicate = (RAMSel_cast_read & empty == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 119 [1/1] (3.25ns)   --->   "%store_ln51 = store i32 %DataIn_load, i8 %DataRAM_23_addr" [Crypto.cpp:51]   --->   Operation 119 'store' 'store_ln51' <Predicate = (RAMSel_cast_read & empty == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 120 [1/1] (3.25ns)   --->   "%store_ln51 = store i32 %DataIn_load, i8 %DataRAM_22_addr" [Crypto.cpp:51]   --->   Operation 120 'store' 'store_ln51' <Predicate = (RAMSel_cast_read & empty == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 121 [1/1] (3.25ns)   --->   "%store_ln51 = store i32 %DataIn_load, i8 %DataRAM_21_addr" [Crypto.cpp:51]   --->   Operation 121 'store' 'store_ln51' <Predicate = (RAMSel_cast_read & empty == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 122 [1/1] (3.25ns)   --->   "%store_ln51 = store i32 %DataIn_load, i8 %DataRAM_20_addr" [Crypto.cpp:51]   --->   Operation 122 'store' 'store_ln51' <Predicate = (RAMSel_cast_read & empty == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 123 [1/1] (3.25ns)   --->   "%store_ln51 = store i32 %DataIn_load, i8 %DataRAM_19_addr" [Crypto.cpp:51]   --->   Operation 123 'store' 'store_ln51' <Predicate = (RAMSel_cast_read & empty == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 124 [1/1] (3.25ns)   --->   "%store_ln51 = store i32 %DataIn_load, i8 %DataRAM_18_addr" [Crypto.cpp:51]   --->   Operation 124 'store' 'store_ln51' <Predicate = (RAMSel_cast_read & empty == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 125 [1/1] (3.25ns)   --->   "%store_ln51 = store i32 %DataIn_load, i8 %DataRAM_17_addr" [Crypto.cpp:51]   --->   Operation 125 'store' 'store_ln51' <Predicate = (RAMSel_cast_read & empty == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 126 [1/1] (3.25ns)   --->   "%store_ln51 = store i32 %DataIn_load, i8 %DataRAM_16_addr" [Crypto.cpp:51]   --->   Operation 126 'store' 'store_ln51' <Predicate = (RAMSel_cast_read & empty == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 127 [1/1] (3.25ns)   --->   "%store_ln51 = store i32 %DataIn_load, i8 %DataRAM_31_addr" [Crypto.cpp:51]   --->   Operation 127 'store' 'store_ln51' <Predicate = (RAMSel_cast_read & empty == 15)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx3325.exit" [Crypto.cpp:51]   --->   Operation 128 'br' 'br_ln51' <Predicate = (RAMSel_cast_read)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ DataRAM]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ DataRAM_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ DataRAM_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ DataRAM_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ DataRAM_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ DataRAM_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ DataRAM_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ DataRAM_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ DataRAM_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ DataRAM_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ DataRAM_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ DataRAM_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ DataRAM_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ DataRAM_13]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ DataRAM_14]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ DataRAM_15]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ DataRAM_16]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ DataRAM_17]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ DataRAM_18]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ DataRAM_19]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ DataRAM_20]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ DataRAM_21]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ DataRAM_22]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ DataRAM_23]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ DataRAM_24]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ DataRAM_25]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ DataRAM_26]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ DataRAM_27]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ DataRAM_28]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ DataRAM_29]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ DataRAM_30]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ DataRAM_31]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ DataIn]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ RAMSel_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                      (alloca           ) [ 0100]
specmemcore_ln0        (specmemcore      ) [ 0000]
specinterface_ln0      (specinterface    ) [ 0000]
RAMSel_cast_read       (read             ) [ 0111]
store_ln0              (store            ) [ 0000]
br_ln0                 (br               ) [ 0000]
i_2                    (load             ) [ 0000]
specpipeline_ln0       (specpipeline     ) [ 0000]
icmp_ln50              (icmp             ) [ 0110]
add_ln50               (add              ) [ 0000]
br_ln50                (br               ) [ 0000]
i_cast68               (zext             ) [ 0000]
empty                  (trunc            ) [ 0111]
lshr_ln                (partselect       ) [ 0111]
DataIn_addr            (getelementptr    ) [ 0110]
br_ln51                (br               ) [ 0000]
switch_ln51            (switch           ) [ 0000]
switch_ln51            (switch           ) [ 0000]
store_ln50             (store            ) [ 0000]
br_ln50                (br               ) [ 0000]
DataIn_load            (load             ) [ 0101]
br_ln51                (br               ) [ 0000]
br_ln51                (br               ) [ 0000]
br_ln51                (br               ) [ 0000]
br_ln51                (br               ) [ 0000]
br_ln51                (br               ) [ 0000]
br_ln51                (br               ) [ 0000]
br_ln51                (br               ) [ 0000]
br_ln51                (br               ) [ 0000]
br_ln51                (br               ) [ 0000]
br_ln51                (br               ) [ 0000]
br_ln51                (br               ) [ 0000]
br_ln51                (br               ) [ 0000]
br_ln51                (br               ) [ 0000]
br_ln51                (br               ) [ 0000]
br_ln51                (br               ) [ 0000]
br_ln51                (br               ) [ 0000]
br_ln51                (br               ) [ 0000]
br_ln51                (br               ) [ 0000]
br_ln51                (br               ) [ 0000]
br_ln51                (br               ) [ 0000]
br_ln51                (br               ) [ 0000]
br_ln51                (br               ) [ 0000]
br_ln51                (br               ) [ 0000]
br_ln51                (br               ) [ 0000]
br_ln51                (br               ) [ 0000]
br_ln51                (br               ) [ 0000]
br_ln51                (br               ) [ 0000]
br_ln51                (br               ) [ 0000]
br_ln51                (br               ) [ 0000]
br_ln51                (br               ) [ 0000]
br_ln51                (br               ) [ 0000]
br_ln51                (br               ) [ 0000]
speclooptripcount_ln50 (speclooptripcount) [ 0000]
specloopname_ln50      (specloopname     ) [ 0000]
zext_ln50              (zext             ) [ 0000]
DataRAM_addr           (getelementptr    ) [ 0000]
DataRAM_1_addr         (getelementptr    ) [ 0000]
DataRAM_2_addr         (getelementptr    ) [ 0000]
DataRAM_3_addr         (getelementptr    ) [ 0000]
DataRAM_4_addr         (getelementptr    ) [ 0000]
DataRAM_5_addr         (getelementptr    ) [ 0000]
DataRAM_6_addr         (getelementptr    ) [ 0000]
DataRAM_7_addr         (getelementptr    ) [ 0000]
DataRAM_8_addr         (getelementptr    ) [ 0000]
DataRAM_9_addr         (getelementptr    ) [ 0000]
DataRAM_10_addr        (getelementptr    ) [ 0000]
DataRAM_11_addr        (getelementptr    ) [ 0000]
DataRAM_12_addr        (getelementptr    ) [ 0000]
DataRAM_13_addr        (getelementptr    ) [ 0000]
DataRAM_14_addr        (getelementptr    ) [ 0000]
DataRAM_15_addr        (getelementptr    ) [ 0000]
DataRAM_16_addr        (getelementptr    ) [ 0000]
DataRAM_17_addr        (getelementptr    ) [ 0000]
DataRAM_18_addr        (getelementptr    ) [ 0000]
DataRAM_19_addr        (getelementptr    ) [ 0000]
DataRAM_20_addr        (getelementptr    ) [ 0000]
DataRAM_21_addr        (getelementptr    ) [ 0000]
DataRAM_22_addr        (getelementptr    ) [ 0000]
DataRAM_23_addr        (getelementptr    ) [ 0000]
DataRAM_24_addr        (getelementptr    ) [ 0000]
DataRAM_25_addr        (getelementptr    ) [ 0000]
DataRAM_26_addr        (getelementptr    ) [ 0000]
DataRAM_27_addr        (getelementptr    ) [ 0000]
DataRAM_28_addr        (getelementptr    ) [ 0000]
DataRAM_29_addr        (getelementptr    ) [ 0000]
DataRAM_30_addr        (getelementptr    ) [ 0000]
DataRAM_31_addr        (getelementptr    ) [ 0000]
store_ln51             (store            ) [ 0000]
store_ln51             (store            ) [ 0000]
store_ln51             (store            ) [ 0000]
store_ln51             (store            ) [ 0000]
store_ln51             (store            ) [ 0000]
store_ln51             (store            ) [ 0000]
store_ln51             (store            ) [ 0000]
store_ln51             (store            ) [ 0000]
store_ln51             (store            ) [ 0000]
store_ln51             (store            ) [ 0000]
store_ln51             (store            ) [ 0000]
store_ln51             (store            ) [ 0000]
store_ln51             (store            ) [ 0000]
store_ln51             (store            ) [ 0000]
store_ln51             (store            ) [ 0000]
store_ln51             (store            ) [ 0000]
br_ln51                (br               ) [ 0000]
store_ln51             (store            ) [ 0000]
store_ln51             (store            ) [ 0000]
store_ln51             (store            ) [ 0000]
store_ln51             (store            ) [ 0000]
store_ln51             (store            ) [ 0000]
store_ln51             (store            ) [ 0000]
store_ln51             (store            ) [ 0000]
store_ln51             (store            ) [ 0000]
store_ln51             (store            ) [ 0000]
store_ln51             (store            ) [ 0000]
store_ln51             (store            ) [ 0000]
store_ln51             (store            ) [ 0000]
store_ln51             (store            ) [ 0000]
store_ln51             (store            ) [ 0000]
store_ln51             (store            ) [ 0000]
store_ln51             (store            ) [ 0000]
br_ln51                (br               ) [ 0000]
ret_ln0                (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="DataRAM">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DataRAM"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="DataRAM_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DataRAM_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="DataRAM_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DataRAM_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="DataRAM_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DataRAM_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="DataRAM_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DataRAM_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="DataRAM_5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DataRAM_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="DataRAM_6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DataRAM_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="DataRAM_7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DataRAM_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="DataRAM_8">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DataRAM_8"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="DataRAM_9">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DataRAM_9"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="DataRAM_10">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DataRAM_10"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="DataRAM_11">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DataRAM_11"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="DataRAM_12">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DataRAM_12"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="DataRAM_13">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DataRAM_13"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="DataRAM_14">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DataRAM_14"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="DataRAM_15">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DataRAM_15"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="DataRAM_16">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DataRAM_16"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="DataRAM_17">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DataRAM_17"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="DataRAM_18">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DataRAM_18"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="DataRAM_19">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DataRAM_19"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="DataRAM_20">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DataRAM_20"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="DataRAM_21">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DataRAM_21"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="DataRAM_22">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DataRAM_22"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="DataRAM_23">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DataRAM_23"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="DataRAM_24">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DataRAM_24"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="DataRAM_25">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DataRAM_25"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="DataRAM_26">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DataRAM_26"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="DataRAM_27">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DataRAM_27"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="DataRAM_28">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DataRAM_28"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="DataRAM_29">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DataRAM_29"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="DataRAM_30">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DataRAM_30"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="DataRAM_31">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DataRAM_31"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="DataIn">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DataIn"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="RAMSel_cast">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="RAMSel_cast"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_26"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i13.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="146" class="1004" name="i_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="RAMSel_cast_read_read_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="RAMSel_cast_read/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="DataIn_addr_gep_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="0"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="0" index="2" bw="13" slack="0"/>
<pin id="160" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DataIn_addr/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="grp_access_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="12" slack="0"/>
<pin id="165" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="166" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="167" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="DataIn_load/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="DataRAM_addr_gep_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="32" slack="0"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="0" index="2" bw="8" slack="0"/>
<pin id="173" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DataRAM_addr/3 "/>
</bind>
</comp>

<comp id="176" class="1004" name="DataRAM_1_addr_gep_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="0" index="2" bw="8" slack="0"/>
<pin id="180" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DataRAM_1_addr/3 "/>
</bind>
</comp>

<comp id="183" class="1004" name="DataRAM_2_addr_gep_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="0"/>
<pin id="185" dir="0" index="1" bw="1" slack="0"/>
<pin id="186" dir="0" index="2" bw="8" slack="0"/>
<pin id="187" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DataRAM_2_addr/3 "/>
</bind>
</comp>

<comp id="190" class="1004" name="DataRAM_3_addr_gep_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="0"/>
<pin id="192" dir="0" index="1" bw="1" slack="0"/>
<pin id="193" dir="0" index="2" bw="8" slack="0"/>
<pin id="194" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DataRAM_3_addr/3 "/>
</bind>
</comp>

<comp id="197" class="1004" name="DataRAM_4_addr_gep_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="32" slack="0"/>
<pin id="199" dir="0" index="1" bw="1" slack="0"/>
<pin id="200" dir="0" index="2" bw="8" slack="0"/>
<pin id="201" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DataRAM_4_addr/3 "/>
</bind>
</comp>

<comp id="204" class="1004" name="DataRAM_5_addr_gep_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="0" index="2" bw="8" slack="0"/>
<pin id="208" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DataRAM_5_addr/3 "/>
</bind>
</comp>

<comp id="211" class="1004" name="DataRAM_6_addr_gep_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="32" slack="0"/>
<pin id="213" dir="0" index="1" bw="1" slack="0"/>
<pin id="214" dir="0" index="2" bw="8" slack="0"/>
<pin id="215" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DataRAM_6_addr/3 "/>
</bind>
</comp>

<comp id="218" class="1004" name="DataRAM_7_addr_gep_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="0"/>
<pin id="220" dir="0" index="1" bw="1" slack="0"/>
<pin id="221" dir="0" index="2" bw="8" slack="0"/>
<pin id="222" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DataRAM_7_addr/3 "/>
</bind>
</comp>

<comp id="225" class="1004" name="DataRAM_8_addr_gep_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="32" slack="0"/>
<pin id="227" dir="0" index="1" bw="1" slack="0"/>
<pin id="228" dir="0" index="2" bw="8" slack="0"/>
<pin id="229" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DataRAM_8_addr/3 "/>
</bind>
</comp>

<comp id="232" class="1004" name="DataRAM_9_addr_gep_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="0"/>
<pin id="234" dir="0" index="1" bw="1" slack="0"/>
<pin id="235" dir="0" index="2" bw="8" slack="0"/>
<pin id="236" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DataRAM_9_addr/3 "/>
</bind>
</comp>

<comp id="239" class="1004" name="DataRAM_10_addr_gep_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="0"/>
<pin id="241" dir="0" index="1" bw="1" slack="0"/>
<pin id="242" dir="0" index="2" bw="8" slack="0"/>
<pin id="243" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DataRAM_10_addr/3 "/>
</bind>
</comp>

<comp id="246" class="1004" name="DataRAM_11_addr_gep_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="0"/>
<pin id="248" dir="0" index="1" bw="1" slack="0"/>
<pin id="249" dir="0" index="2" bw="8" slack="0"/>
<pin id="250" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DataRAM_11_addr/3 "/>
</bind>
</comp>

<comp id="253" class="1004" name="DataRAM_12_addr_gep_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="32" slack="0"/>
<pin id="255" dir="0" index="1" bw="1" slack="0"/>
<pin id="256" dir="0" index="2" bw="8" slack="0"/>
<pin id="257" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DataRAM_12_addr/3 "/>
</bind>
</comp>

<comp id="260" class="1004" name="DataRAM_13_addr_gep_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="32" slack="0"/>
<pin id="262" dir="0" index="1" bw="1" slack="0"/>
<pin id="263" dir="0" index="2" bw="8" slack="0"/>
<pin id="264" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DataRAM_13_addr/3 "/>
</bind>
</comp>

<comp id="267" class="1004" name="DataRAM_14_addr_gep_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="32" slack="0"/>
<pin id="269" dir="0" index="1" bw="1" slack="0"/>
<pin id="270" dir="0" index="2" bw="8" slack="0"/>
<pin id="271" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DataRAM_14_addr/3 "/>
</bind>
</comp>

<comp id="274" class="1004" name="DataRAM_15_addr_gep_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="32" slack="0"/>
<pin id="276" dir="0" index="1" bw="1" slack="0"/>
<pin id="277" dir="0" index="2" bw="8" slack="0"/>
<pin id="278" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DataRAM_15_addr/3 "/>
</bind>
</comp>

<comp id="281" class="1004" name="DataRAM_16_addr_gep_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="32" slack="0"/>
<pin id="283" dir="0" index="1" bw="1" slack="0"/>
<pin id="284" dir="0" index="2" bw="8" slack="0"/>
<pin id="285" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DataRAM_16_addr/3 "/>
</bind>
</comp>

<comp id="288" class="1004" name="DataRAM_17_addr_gep_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="32" slack="0"/>
<pin id="290" dir="0" index="1" bw="1" slack="0"/>
<pin id="291" dir="0" index="2" bw="8" slack="0"/>
<pin id="292" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DataRAM_17_addr/3 "/>
</bind>
</comp>

<comp id="295" class="1004" name="DataRAM_18_addr_gep_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="32" slack="0"/>
<pin id="297" dir="0" index="1" bw="1" slack="0"/>
<pin id="298" dir="0" index="2" bw="8" slack="0"/>
<pin id="299" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DataRAM_18_addr/3 "/>
</bind>
</comp>

<comp id="302" class="1004" name="DataRAM_19_addr_gep_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="32" slack="0"/>
<pin id="304" dir="0" index="1" bw="1" slack="0"/>
<pin id="305" dir="0" index="2" bw="8" slack="0"/>
<pin id="306" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DataRAM_19_addr/3 "/>
</bind>
</comp>

<comp id="309" class="1004" name="DataRAM_20_addr_gep_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="32" slack="0"/>
<pin id="311" dir="0" index="1" bw="1" slack="0"/>
<pin id="312" dir="0" index="2" bw="8" slack="0"/>
<pin id="313" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DataRAM_20_addr/3 "/>
</bind>
</comp>

<comp id="316" class="1004" name="DataRAM_21_addr_gep_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="32" slack="0"/>
<pin id="318" dir="0" index="1" bw="1" slack="0"/>
<pin id="319" dir="0" index="2" bw="8" slack="0"/>
<pin id="320" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DataRAM_21_addr/3 "/>
</bind>
</comp>

<comp id="323" class="1004" name="DataRAM_22_addr_gep_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="32" slack="0"/>
<pin id="325" dir="0" index="1" bw="1" slack="0"/>
<pin id="326" dir="0" index="2" bw="8" slack="0"/>
<pin id="327" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DataRAM_22_addr/3 "/>
</bind>
</comp>

<comp id="330" class="1004" name="DataRAM_23_addr_gep_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="32" slack="0"/>
<pin id="332" dir="0" index="1" bw="1" slack="0"/>
<pin id="333" dir="0" index="2" bw="8" slack="0"/>
<pin id="334" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DataRAM_23_addr/3 "/>
</bind>
</comp>

<comp id="337" class="1004" name="DataRAM_24_addr_gep_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="32" slack="0"/>
<pin id="339" dir="0" index="1" bw="1" slack="0"/>
<pin id="340" dir="0" index="2" bw="8" slack="0"/>
<pin id="341" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DataRAM_24_addr/3 "/>
</bind>
</comp>

<comp id="344" class="1004" name="DataRAM_25_addr_gep_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="32" slack="0"/>
<pin id="346" dir="0" index="1" bw="1" slack="0"/>
<pin id="347" dir="0" index="2" bw="8" slack="0"/>
<pin id="348" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DataRAM_25_addr/3 "/>
</bind>
</comp>

<comp id="351" class="1004" name="DataRAM_26_addr_gep_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="32" slack="0"/>
<pin id="353" dir="0" index="1" bw="1" slack="0"/>
<pin id="354" dir="0" index="2" bw="8" slack="0"/>
<pin id="355" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DataRAM_26_addr/3 "/>
</bind>
</comp>

<comp id="358" class="1004" name="DataRAM_27_addr_gep_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="32" slack="0"/>
<pin id="360" dir="0" index="1" bw="1" slack="0"/>
<pin id="361" dir="0" index="2" bw="8" slack="0"/>
<pin id="362" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DataRAM_27_addr/3 "/>
</bind>
</comp>

<comp id="365" class="1004" name="DataRAM_28_addr_gep_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="32" slack="0"/>
<pin id="367" dir="0" index="1" bw="1" slack="0"/>
<pin id="368" dir="0" index="2" bw="8" slack="0"/>
<pin id="369" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DataRAM_28_addr/3 "/>
</bind>
</comp>

<comp id="372" class="1004" name="DataRAM_29_addr_gep_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="32" slack="0"/>
<pin id="374" dir="0" index="1" bw="1" slack="0"/>
<pin id="375" dir="0" index="2" bw="8" slack="0"/>
<pin id="376" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DataRAM_29_addr/3 "/>
</bind>
</comp>

<comp id="379" class="1004" name="DataRAM_30_addr_gep_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="32" slack="0"/>
<pin id="381" dir="0" index="1" bw="1" slack="0"/>
<pin id="382" dir="0" index="2" bw="8" slack="0"/>
<pin id="383" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DataRAM_30_addr/3 "/>
</bind>
</comp>

<comp id="386" class="1004" name="DataRAM_31_addr_gep_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="32" slack="0"/>
<pin id="388" dir="0" index="1" bw="1" slack="0"/>
<pin id="389" dir="0" index="2" bw="8" slack="0"/>
<pin id="390" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DataRAM_31_addr/3 "/>
</bind>
</comp>

<comp id="393" class="1004" name="store_ln51_access_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="8" slack="0"/>
<pin id="395" dir="0" index="1" bw="32" slack="1"/>
<pin id="396" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="397" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln51/3 "/>
</bind>
</comp>

<comp id="399" class="1004" name="store_ln51_access_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="8" slack="0"/>
<pin id="401" dir="0" index="1" bw="32" slack="1"/>
<pin id="402" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="403" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln51/3 "/>
</bind>
</comp>

<comp id="405" class="1004" name="store_ln51_access_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="8" slack="0"/>
<pin id="407" dir="0" index="1" bw="32" slack="1"/>
<pin id="408" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="409" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln51/3 "/>
</bind>
</comp>

<comp id="411" class="1004" name="store_ln51_access_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="8" slack="0"/>
<pin id="413" dir="0" index="1" bw="32" slack="1"/>
<pin id="414" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="415" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln51/3 "/>
</bind>
</comp>

<comp id="417" class="1004" name="store_ln51_access_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="8" slack="0"/>
<pin id="419" dir="0" index="1" bw="32" slack="1"/>
<pin id="420" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="421" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln51/3 "/>
</bind>
</comp>

<comp id="423" class="1004" name="store_ln51_access_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="8" slack="0"/>
<pin id="425" dir="0" index="1" bw="32" slack="1"/>
<pin id="426" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="427" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln51/3 "/>
</bind>
</comp>

<comp id="429" class="1004" name="store_ln51_access_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="8" slack="0"/>
<pin id="431" dir="0" index="1" bw="32" slack="1"/>
<pin id="432" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="433" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln51/3 "/>
</bind>
</comp>

<comp id="435" class="1004" name="store_ln51_access_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="8" slack="0"/>
<pin id="437" dir="0" index="1" bw="32" slack="1"/>
<pin id="438" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="439" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln51/3 "/>
</bind>
</comp>

<comp id="441" class="1004" name="store_ln51_access_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="8" slack="0"/>
<pin id="443" dir="0" index="1" bw="32" slack="1"/>
<pin id="444" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="445" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln51/3 "/>
</bind>
</comp>

<comp id="447" class="1004" name="store_ln51_access_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="8" slack="0"/>
<pin id="449" dir="0" index="1" bw="32" slack="1"/>
<pin id="450" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="451" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln51/3 "/>
</bind>
</comp>

<comp id="453" class="1004" name="store_ln51_access_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="8" slack="0"/>
<pin id="455" dir="0" index="1" bw="32" slack="1"/>
<pin id="456" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="457" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln51/3 "/>
</bind>
</comp>

<comp id="459" class="1004" name="store_ln51_access_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="8" slack="0"/>
<pin id="461" dir="0" index="1" bw="32" slack="1"/>
<pin id="462" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="463" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln51/3 "/>
</bind>
</comp>

<comp id="465" class="1004" name="store_ln51_access_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="8" slack="0"/>
<pin id="467" dir="0" index="1" bw="32" slack="1"/>
<pin id="468" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="469" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln51/3 "/>
</bind>
</comp>

<comp id="471" class="1004" name="store_ln51_access_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="8" slack="0"/>
<pin id="473" dir="0" index="1" bw="32" slack="1"/>
<pin id="474" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="475" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln51/3 "/>
</bind>
</comp>

<comp id="477" class="1004" name="store_ln51_access_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="8" slack="0"/>
<pin id="479" dir="0" index="1" bw="32" slack="1"/>
<pin id="480" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="481" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln51/3 "/>
</bind>
</comp>

<comp id="483" class="1004" name="store_ln51_access_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="8" slack="0"/>
<pin id="485" dir="0" index="1" bw="32" slack="1"/>
<pin id="486" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="487" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln51/3 "/>
</bind>
</comp>

<comp id="489" class="1004" name="store_ln51_access_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="8" slack="0"/>
<pin id="491" dir="0" index="1" bw="32" slack="1"/>
<pin id="492" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="493" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln51/3 "/>
</bind>
</comp>

<comp id="495" class="1004" name="store_ln51_access_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="8" slack="0"/>
<pin id="497" dir="0" index="1" bw="32" slack="1"/>
<pin id="498" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="499" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln51/3 "/>
</bind>
</comp>

<comp id="501" class="1004" name="store_ln51_access_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="8" slack="0"/>
<pin id="503" dir="0" index="1" bw="32" slack="1"/>
<pin id="504" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="505" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln51/3 "/>
</bind>
</comp>

<comp id="507" class="1004" name="store_ln51_access_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="8" slack="0"/>
<pin id="509" dir="0" index="1" bw="32" slack="1"/>
<pin id="510" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="511" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln51/3 "/>
</bind>
</comp>

<comp id="513" class="1004" name="store_ln51_access_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="8" slack="0"/>
<pin id="515" dir="0" index="1" bw="32" slack="1"/>
<pin id="516" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="517" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln51/3 "/>
</bind>
</comp>

<comp id="519" class="1004" name="store_ln51_access_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="8" slack="0"/>
<pin id="521" dir="0" index="1" bw="32" slack="1"/>
<pin id="522" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="523" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln51/3 "/>
</bind>
</comp>

<comp id="525" class="1004" name="store_ln51_access_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="8" slack="0"/>
<pin id="527" dir="0" index="1" bw="32" slack="1"/>
<pin id="528" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="529" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln51/3 "/>
</bind>
</comp>

<comp id="531" class="1004" name="store_ln51_access_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="8" slack="0"/>
<pin id="533" dir="0" index="1" bw="32" slack="1"/>
<pin id="534" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="535" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln51/3 "/>
</bind>
</comp>

<comp id="537" class="1004" name="store_ln51_access_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="8" slack="0"/>
<pin id="539" dir="0" index="1" bw="32" slack="1"/>
<pin id="540" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="541" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln51/3 "/>
</bind>
</comp>

<comp id="543" class="1004" name="store_ln51_access_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="8" slack="0"/>
<pin id="545" dir="0" index="1" bw="32" slack="1"/>
<pin id="546" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="547" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln51/3 "/>
</bind>
</comp>

<comp id="549" class="1004" name="store_ln51_access_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="8" slack="0"/>
<pin id="551" dir="0" index="1" bw="32" slack="1"/>
<pin id="552" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="553" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln51/3 "/>
</bind>
</comp>

<comp id="555" class="1004" name="store_ln51_access_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="8" slack="0"/>
<pin id="557" dir="0" index="1" bw="32" slack="1"/>
<pin id="558" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="559" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln51/3 "/>
</bind>
</comp>

<comp id="561" class="1004" name="store_ln51_access_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="8" slack="0"/>
<pin id="563" dir="0" index="1" bw="32" slack="1"/>
<pin id="564" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="565" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln51/3 "/>
</bind>
</comp>

<comp id="567" class="1004" name="store_ln51_access_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="8" slack="0"/>
<pin id="569" dir="0" index="1" bw="32" slack="1"/>
<pin id="570" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="571" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln51/3 "/>
</bind>
</comp>

<comp id="573" class="1004" name="store_ln51_access_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="8" slack="0"/>
<pin id="575" dir="0" index="1" bw="32" slack="1"/>
<pin id="576" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="577" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln51/3 "/>
</bind>
</comp>

<comp id="579" class="1004" name="store_ln51_access_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="8" slack="0"/>
<pin id="581" dir="0" index="1" bw="32" slack="1"/>
<pin id="582" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="583" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln51/3 "/>
</bind>
</comp>

<comp id="585" class="1004" name="store_ln0_store_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="1" slack="0"/>
<pin id="587" dir="0" index="1" bw="13" slack="0"/>
<pin id="588" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="590" class="1004" name="i_2_load_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="13" slack="0"/>
<pin id="592" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_2/1 "/>
</bind>
</comp>

<comp id="593" class="1004" name="icmp_ln50_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="13" slack="0"/>
<pin id="595" dir="0" index="1" bw="13" slack="0"/>
<pin id="596" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln50/1 "/>
</bind>
</comp>

<comp id="599" class="1004" name="add_ln50_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="13" slack="0"/>
<pin id="601" dir="0" index="1" bw="1" slack="0"/>
<pin id="602" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln50/1 "/>
</bind>
</comp>

<comp id="605" class="1004" name="i_cast68_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="13" slack="0"/>
<pin id="607" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast68/1 "/>
</bind>
</comp>

<comp id="610" class="1004" name="empty_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="13" slack="0"/>
<pin id="612" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="614" class="1004" name="lshr_ln_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="8" slack="0"/>
<pin id="616" dir="0" index="1" bw="13" slack="0"/>
<pin id="617" dir="0" index="2" bw="4" slack="0"/>
<pin id="618" dir="0" index="3" bw="5" slack="0"/>
<pin id="619" dir="1" index="4" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/1 "/>
</bind>
</comp>

<comp id="624" class="1004" name="store_ln50_store_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="13" slack="0"/>
<pin id="626" dir="0" index="1" bw="13" slack="0"/>
<pin id="627" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln50/1 "/>
</bind>
</comp>

<comp id="629" class="1004" name="zext_ln50_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="8" slack="2"/>
<pin id="631" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln50/3 "/>
</bind>
</comp>

<comp id="664" class="1005" name="i_reg_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="13" slack="0"/>
<pin id="666" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="671" class="1005" name="RAMSel_cast_read_reg_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="1" slack="1"/>
<pin id="673" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="RAMSel_cast_read "/>
</bind>
</comp>

<comp id="675" class="1005" name="icmp_ln50_reg_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="1" slack="1"/>
<pin id="677" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln50 "/>
</bind>
</comp>

<comp id="679" class="1005" name="empty_reg_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="4" slack="1"/>
<pin id="681" dir="1" index="1" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="683" class="1005" name="lshr_ln_reg_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="8" slack="2"/>
<pin id="685" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="lshr_ln "/>
</bind>
</comp>

<comp id="688" class="1005" name="DataIn_addr_reg_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="12" slack="1"/>
<pin id="690" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="DataIn_addr "/>
</bind>
</comp>

<comp id="693" class="1005" name="DataIn_load_reg_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="32" slack="1"/>
<pin id="695" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="DataIn_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="149"><net_src comp="68" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="154"><net_src comp="88" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="66" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="161"><net_src comp="64" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="106" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="168"><net_src comp="156" pin="3"/><net_sink comp="163" pin=0"/></net>

<net id="174"><net_src comp="0" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="106" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="181"><net_src comp="2" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="106" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="188"><net_src comp="4" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="189"><net_src comp="106" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="195"><net_src comp="6" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="196"><net_src comp="106" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="202"><net_src comp="8" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="203"><net_src comp="106" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="209"><net_src comp="10" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="106" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="216"><net_src comp="12" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="217"><net_src comp="106" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="223"><net_src comp="14" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="224"><net_src comp="106" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="230"><net_src comp="16" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="231"><net_src comp="106" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="237"><net_src comp="18" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="238"><net_src comp="106" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="244"><net_src comp="20" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="245"><net_src comp="106" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="251"><net_src comp="22" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="252"><net_src comp="106" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="258"><net_src comp="24" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="259"><net_src comp="106" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="265"><net_src comp="26" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="266"><net_src comp="106" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="272"><net_src comp="28" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="273"><net_src comp="106" pin="0"/><net_sink comp="267" pin=1"/></net>

<net id="279"><net_src comp="30" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="280"><net_src comp="106" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="286"><net_src comp="32" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="287"><net_src comp="106" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="293"><net_src comp="34" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="294"><net_src comp="106" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="300"><net_src comp="36" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="301"><net_src comp="106" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="307"><net_src comp="38" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="308"><net_src comp="106" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="314"><net_src comp="40" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="315"><net_src comp="106" pin="0"/><net_sink comp="309" pin=1"/></net>

<net id="321"><net_src comp="42" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="322"><net_src comp="106" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="328"><net_src comp="44" pin="0"/><net_sink comp="323" pin=0"/></net>

<net id="329"><net_src comp="106" pin="0"/><net_sink comp="323" pin=1"/></net>

<net id="335"><net_src comp="46" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="336"><net_src comp="106" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="342"><net_src comp="48" pin="0"/><net_sink comp="337" pin=0"/></net>

<net id="343"><net_src comp="106" pin="0"/><net_sink comp="337" pin=1"/></net>

<net id="349"><net_src comp="50" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="350"><net_src comp="106" pin="0"/><net_sink comp="344" pin=1"/></net>

<net id="356"><net_src comp="52" pin="0"/><net_sink comp="351" pin=0"/></net>

<net id="357"><net_src comp="106" pin="0"/><net_sink comp="351" pin=1"/></net>

<net id="363"><net_src comp="54" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="364"><net_src comp="106" pin="0"/><net_sink comp="358" pin=1"/></net>

<net id="370"><net_src comp="56" pin="0"/><net_sink comp="365" pin=0"/></net>

<net id="371"><net_src comp="106" pin="0"/><net_sink comp="365" pin=1"/></net>

<net id="377"><net_src comp="58" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="378"><net_src comp="106" pin="0"/><net_sink comp="372" pin=1"/></net>

<net id="384"><net_src comp="60" pin="0"/><net_sink comp="379" pin=0"/></net>

<net id="385"><net_src comp="106" pin="0"/><net_sink comp="379" pin=1"/></net>

<net id="391"><net_src comp="62" pin="0"/><net_sink comp="386" pin=0"/></net>

<net id="392"><net_src comp="106" pin="0"/><net_sink comp="386" pin=1"/></net>

<net id="398"><net_src comp="267" pin="3"/><net_sink comp="393" pin=0"/></net>

<net id="404"><net_src comp="260" pin="3"/><net_sink comp="399" pin=0"/></net>

<net id="410"><net_src comp="253" pin="3"/><net_sink comp="405" pin=0"/></net>

<net id="416"><net_src comp="246" pin="3"/><net_sink comp="411" pin=0"/></net>

<net id="422"><net_src comp="239" pin="3"/><net_sink comp="417" pin=0"/></net>

<net id="428"><net_src comp="232" pin="3"/><net_sink comp="423" pin=0"/></net>

<net id="434"><net_src comp="225" pin="3"/><net_sink comp="429" pin=0"/></net>

<net id="440"><net_src comp="218" pin="3"/><net_sink comp="435" pin=0"/></net>

<net id="446"><net_src comp="211" pin="3"/><net_sink comp="441" pin=0"/></net>

<net id="452"><net_src comp="204" pin="3"/><net_sink comp="447" pin=0"/></net>

<net id="458"><net_src comp="197" pin="3"/><net_sink comp="453" pin=0"/></net>

<net id="464"><net_src comp="190" pin="3"/><net_sink comp="459" pin=0"/></net>

<net id="470"><net_src comp="183" pin="3"/><net_sink comp="465" pin=0"/></net>

<net id="476"><net_src comp="176" pin="3"/><net_sink comp="471" pin=0"/></net>

<net id="482"><net_src comp="169" pin="3"/><net_sink comp="477" pin=0"/></net>

<net id="488"><net_src comp="274" pin="3"/><net_sink comp="483" pin=0"/></net>

<net id="494"><net_src comp="379" pin="3"/><net_sink comp="489" pin=0"/></net>

<net id="500"><net_src comp="372" pin="3"/><net_sink comp="495" pin=0"/></net>

<net id="506"><net_src comp="365" pin="3"/><net_sink comp="501" pin=0"/></net>

<net id="512"><net_src comp="358" pin="3"/><net_sink comp="507" pin=0"/></net>

<net id="518"><net_src comp="351" pin="3"/><net_sink comp="513" pin=0"/></net>

<net id="524"><net_src comp="344" pin="3"/><net_sink comp="519" pin=0"/></net>

<net id="530"><net_src comp="337" pin="3"/><net_sink comp="525" pin=0"/></net>

<net id="536"><net_src comp="330" pin="3"/><net_sink comp="531" pin=0"/></net>

<net id="542"><net_src comp="323" pin="3"/><net_sink comp="537" pin=0"/></net>

<net id="548"><net_src comp="316" pin="3"/><net_sink comp="543" pin=0"/></net>

<net id="554"><net_src comp="309" pin="3"/><net_sink comp="549" pin=0"/></net>

<net id="560"><net_src comp="302" pin="3"/><net_sink comp="555" pin=0"/></net>

<net id="566"><net_src comp="295" pin="3"/><net_sink comp="561" pin=0"/></net>

<net id="572"><net_src comp="288" pin="3"/><net_sink comp="567" pin=0"/></net>

<net id="578"><net_src comp="281" pin="3"/><net_sink comp="573" pin=0"/></net>

<net id="584"><net_src comp="386" pin="3"/><net_sink comp="579" pin=0"/></net>

<net id="589"><net_src comp="90" pin="0"/><net_sink comp="585" pin=0"/></net>

<net id="597"><net_src comp="590" pin="1"/><net_sink comp="593" pin=0"/></net>

<net id="598"><net_src comp="96" pin="0"/><net_sink comp="593" pin=1"/></net>

<net id="603"><net_src comp="590" pin="1"/><net_sink comp="599" pin=0"/></net>

<net id="604"><net_src comp="98" pin="0"/><net_sink comp="599" pin=1"/></net>

<net id="608"><net_src comp="590" pin="1"/><net_sink comp="605" pin=0"/></net>

<net id="609"><net_src comp="605" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="613"><net_src comp="590" pin="1"/><net_sink comp="610" pin=0"/></net>

<net id="620"><net_src comp="100" pin="0"/><net_sink comp="614" pin=0"/></net>

<net id="621"><net_src comp="590" pin="1"/><net_sink comp="614" pin=1"/></net>

<net id="622"><net_src comp="102" pin="0"/><net_sink comp="614" pin=2"/></net>

<net id="623"><net_src comp="104" pin="0"/><net_sink comp="614" pin=3"/></net>

<net id="628"><net_src comp="599" pin="2"/><net_sink comp="624" pin=0"/></net>

<net id="632"><net_src comp="629" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="633"><net_src comp="629" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="634"><net_src comp="629" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="635"><net_src comp="629" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="636"><net_src comp="629" pin="1"/><net_sink comp="197" pin=2"/></net>

<net id="637"><net_src comp="629" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="638"><net_src comp="629" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="639"><net_src comp="629" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="640"><net_src comp="629" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="641"><net_src comp="629" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="642"><net_src comp="629" pin="1"/><net_sink comp="239" pin=2"/></net>

<net id="643"><net_src comp="629" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="644"><net_src comp="629" pin="1"/><net_sink comp="253" pin=2"/></net>

<net id="645"><net_src comp="629" pin="1"/><net_sink comp="260" pin=2"/></net>

<net id="646"><net_src comp="629" pin="1"/><net_sink comp="267" pin=2"/></net>

<net id="647"><net_src comp="629" pin="1"/><net_sink comp="274" pin=2"/></net>

<net id="648"><net_src comp="629" pin="1"/><net_sink comp="281" pin=2"/></net>

<net id="649"><net_src comp="629" pin="1"/><net_sink comp="288" pin=2"/></net>

<net id="650"><net_src comp="629" pin="1"/><net_sink comp="295" pin=2"/></net>

<net id="651"><net_src comp="629" pin="1"/><net_sink comp="302" pin=2"/></net>

<net id="652"><net_src comp="629" pin="1"/><net_sink comp="309" pin=2"/></net>

<net id="653"><net_src comp="629" pin="1"/><net_sink comp="316" pin=2"/></net>

<net id="654"><net_src comp="629" pin="1"/><net_sink comp="323" pin=2"/></net>

<net id="655"><net_src comp="629" pin="1"/><net_sink comp="330" pin=2"/></net>

<net id="656"><net_src comp="629" pin="1"/><net_sink comp="337" pin=2"/></net>

<net id="657"><net_src comp="629" pin="1"/><net_sink comp="344" pin=2"/></net>

<net id="658"><net_src comp="629" pin="1"/><net_sink comp="351" pin=2"/></net>

<net id="659"><net_src comp="629" pin="1"/><net_sink comp="358" pin=2"/></net>

<net id="660"><net_src comp="629" pin="1"/><net_sink comp="365" pin=2"/></net>

<net id="661"><net_src comp="629" pin="1"/><net_sink comp="372" pin=2"/></net>

<net id="662"><net_src comp="629" pin="1"/><net_sink comp="379" pin=2"/></net>

<net id="663"><net_src comp="629" pin="1"/><net_sink comp="386" pin=2"/></net>

<net id="667"><net_src comp="146" pin="1"/><net_sink comp="664" pin=0"/></net>

<net id="668"><net_src comp="664" pin="1"/><net_sink comp="585" pin=1"/></net>

<net id="669"><net_src comp="664" pin="1"/><net_sink comp="590" pin=0"/></net>

<net id="670"><net_src comp="664" pin="1"/><net_sink comp="624" pin=1"/></net>

<net id="674"><net_src comp="150" pin="2"/><net_sink comp="671" pin=0"/></net>

<net id="678"><net_src comp="593" pin="2"/><net_sink comp="675" pin=0"/></net>

<net id="682"><net_src comp="610" pin="1"/><net_sink comp="679" pin=0"/></net>

<net id="686"><net_src comp="614" pin="4"/><net_sink comp="683" pin=0"/></net>

<net id="687"><net_src comp="683" pin="1"/><net_sink comp="629" pin=0"/></net>

<net id="691"><net_src comp="156" pin="3"/><net_sink comp="688" pin=0"/></net>

<net id="692"><net_src comp="688" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="696"><net_src comp="163" pin="3"/><net_sink comp="693" pin=0"/></net>

<net id="697"><net_src comp="693" pin="1"/><net_sink comp="393" pin=1"/></net>

<net id="698"><net_src comp="693" pin="1"/><net_sink comp="399" pin=1"/></net>

<net id="699"><net_src comp="693" pin="1"/><net_sink comp="405" pin=1"/></net>

<net id="700"><net_src comp="693" pin="1"/><net_sink comp="411" pin=1"/></net>

<net id="701"><net_src comp="693" pin="1"/><net_sink comp="417" pin=1"/></net>

<net id="702"><net_src comp="693" pin="1"/><net_sink comp="423" pin=1"/></net>

<net id="703"><net_src comp="693" pin="1"/><net_sink comp="429" pin=1"/></net>

<net id="704"><net_src comp="693" pin="1"/><net_sink comp="435" pin=1"/></net>

<net id="705"><net_src comp="693" pin="1"/><net_sink comp="441" pin=1"/></net>

<net id="706"><net_src comp="693" pin="1"/><net_sink comp="447" pin=1"/></net>

<net id="707"><net_src comp="693" pin="1"/><net_sink comp="453" pin=1"/></net>

<net id="708"><net_src comp="693" pin="1"/><net_sink comp="459" pin=1"/></net>

<net id="709"><net_src comp="693" pin="1"/><net_sink comp="465" pin=1"/></net>

<net id="710"><net_src comp="693" pin="1"/><net_sink comp="471" pin=1"/></net>

<net id="711"><net_src comp="693" pin="1"/><net_sink comp="477" pin=1"/></net>

<net id="712"><net_src comp="693" pin="1"/><net_sink comp="483" pin=1"/></net>

<net id="713"><net_src comp="693" pin="1"/><net_sink comp="489" pin=1"/></net>

<net id="714"><net_src comp="693" pin="1"/><net_sink comp="495" pin=1"/></net>

<net id="715"><net_src comp="693" pin="1"/><net_sink comp="501" pin=1"/></net>

<net id="716"><net_src comp="693" pin="1"/><net_sink comp="507" pin=1"/></net>

<net id="717"><net_src comp="693" pin="1"/><net_sink comp="513" pin=1"/></net>

<net id="718"><net_src comp="693" pin="1"/><net_sink comp="519" pin=1"/></net>

<net id="719"><net_src comp="693" pin="1"/><net_sink comp="525" pin=1"/></net>

<net id="720"><net_src comp="693" pin="1"/><net_sink comp="531" pin=1"/></net>

<net id="721"><net_src comp="693" pin="1"/><net_sink comp="537" pin=1"/></net>

<net id="722"><net_src comp="693" pin="1"/><net_sink comp="543" pin=1"/></net>

<net id="723"><net_src comp="693" pin="1"/><net_sink comp="549" pin=1"/></net>

<net id="724"><net_src comp="693" pin="1"/><net_sink comp="555" pin=1"/></net>

<net id="725"><net_src comp="693" pin="1"/><net_sink comp="561" pin=1"/></net>

<net id="726"><net_src comp="693" pin="1"/><net_sink comp="567" pin=1"/></net>

<net id="727"><net_src comp="693" pin="1"/><net_sink comp="573" pin=1"/></net>

<net id="728"><net_src comp="693" pin="1"/><net_sink comp="579" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: DataRAM | {3 }
	Port: DataRAM_1 | {3 }
	Port: DataRAM_2 | {3 }
	Port: DataRAM_3 | {3 }
	Port: DataRAM_4 | {3 }
	Port: DataRAM_5 | {3 }
	Port: DataRAM_6 | {3 }
	Port: DataRAM_7 | {3 }
	Port: DataRAM_8 | {3 }
	Port: DataRAM_9 | {3 }
	Port: DataRAM_10 | {3 }
	Port: DataRAM_11 | {3 }
	Port: DataRAM_12 | {3 }
	Port: DataRAM_13 | {3 }
	Port: DataRAM_14 | {3 }
	Port: DataRAM_15 | {3 }
	Port: DataRAM_16 | {3 }
	Port: DataRAM_17 | {3 }
	Port: DataRAM_18 | {3 }
	Port: DataRAM_19 | {3 }
	Port: DataRAM_20 | {3 }
	Port: DataRAM_21 | {3 }
	Port: DataRAM_22 | {3 }
	Port: DataRAM_23 | {3 }
	Port: DataRAM_24 | {3 }
	Port: DataRAM_25 | {3 }
	Port: DataRAM_26 | {3 }
	Port: DataRAM_27 | {3 }
	Port: DataRAM_28 | {3 }
	Port: DataRAM_29 | {3 }
	Port: DataRAM_30 | {3 }
	Port: DataRAM_31 | {3 }
	Port: DataIn | {}
 - Input state : 
	Port: Crypto_Pipeline_WRITE_DATA_LOOP : DataIn | {1 2 }
	Port: Crypto_Pipeline_WRITE_DATA_LOOP : RAMSel_cast | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_2 : 1
		icmp_ln50 : 2
		add_ln50 : 2
		br_ln50 : 3
		i_cast68 : 2
		empty : 2
		lshr_ln : 2
		DataIn_addr : 3
		DataIn_load : 4
		switch_ln51 : 3
		switch_ln51 : 3
		store_ln50 : 3
	State 2
	State 3
		DataRAM_addr : 1
		DataRAM_1_addr : 1
		DataRAM_2_addr : 1
		DataRAM_3_addr : 1
		DataRAM_4_addr : 1
		DataRAM_5_addr : 1
		DataRAM_6_addr : 1
		DataRAM_7_addr : 1
		DataRAM_8_addr : 1
		DataRAM_9_addr : 1
		DataRAM_10_addr : 1
		DataRAM_11_addr : 1
		DataRAM_12_addr : 1
		DataRAM_13_addr : 1
		DataRAM_14_addr : 1
		DataRAM_15_addr : 1
		DataRAM_16_addr : 1
		DataRAM_17_addr : 1
		DataRAM_18_addr : 1
		DataRAM_19_addr : 1
		DataRAM_20_addr : 1
		DataRAM_21_addr : 1
		DataRAM_22_addr : 1
		DataRAM_23_addr : 1
		DataRAM_24_addr : 1
		DataRAM_25_addr : 1
		DataRAM_26_addr : 1
		DataRAM_27_addr : 1
		DataRAM_28_addr : 1
		DataRAM_29_addr : 1
		DataRAM_30_addr : 1
		DataRAM_31_addr : 1
		store_ln51 : 2
		store_ln51 : 2
		store_ln51 : 2
		store_ln51 : 2
		store_ln51 : 2
		store_ln51 : 2
		store_ln51 : 2
		store_ln51 : 2
		store_ln51 : 2
		store_ln51 : 2
		store_ln51 : 2
		store_ln51 : 2
		store_ln51 : 2
		store_ln51 : 2
		store_ln51 : 2
		store_ln51 : 2
		store_ln51 : 2
		store_ln51 : 2
		store_ln51 : 2
		store_ln51 : 2
		store_ln51 : 2
		store_ln51 : 2
		store_ln51 : 2
		store_ln51 : 2
		store_ln51 : 2
		store_ln51 : 2
		store_ln51 : 2
		store_ln51 : 2
		store_ln51 : 2
		store_ln51 : 2
		store_ln51 : 2
		store_ln51 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|   icmp   |       icmp_ln50_fu_593       |    0    |    14   |
|----------|------------------------------|---------|---------|
|    add   |        add_ln50_fu_599       |    0    |    14   |
|----------|------------------------------|---------|---------|
|   read   | RAMSel_cast_read_read_fu_150 |    0    |    0    |
|----------|------------------------------|---------|---------|
|   zext   |        i_cast68_fu_605       |    0    |    0    |
|          |       zext_ln50_fu_629       |    0    |    0    |
|----------|------------------------------|---------|---------|
|   trunc  |         empty_fu_610         |    0    |    0    |
|----------|------------------------------|---------|---------|
|partselect|        lshr_ln_fu_614        |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |    28   |
|----------|------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|   DataIn_addr_reg_688  |   12   |
|   DataIn_load_reg_693  |   32   |
|RAMSel_cast_read_reg_671|    1   |
|      empty_reg_679     |    4   |
|        i_reg_664       |   13   |
|    icmp_ln50_reg_675   |    1   |
|     lshr_ln_reg_683    |    8   |
+------------------------+--------+
|          Total         |   71   |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_163 |  p0  |   2  |  12  |   24   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   24   ||  1.588  ||    9    |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   28   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   71   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   71   |   37   |
+-----------+--------+--------+--------+
