/**
 * Copyright (c) 2026 Huawei Technologies Co., Ltd.
 * This program is free software, you can redistribute it and/or modify it under the terms and conditions of
 * CANN Open Software License Agreement Version 2.0 (the "License").
 * Please refer to the License for details. You may not use this file except in compliance with the License.
 * THIS SOFTWARE IS PROVIDED ON AN "AS IS" BASIS, WITHOUT WARRANTIES OF ANY KIND, EITHER EXPRESS OR IMPLIED,
 * INCLUDING BUT NOT LIMITED TO NON-INFRINGEMENT, MERCHANTABILITY, OR FITNESS FOR A PARTICULAR PURPOSE.
 * See LICENSE in the root of the software repository for the full text of the License.
 */

/*!
 * \file kernel_wqgmm_mix_weight_prologue.h
 * \brief MX weight-quant grouped-matmul mix kernel with its scheduler and weight prologue.
 */
#pragma once

#include <type_traits>

#if ASC_DEVKIT_MAJOR >= 9
#include "kernel_vec_intf.h"
#else
#include "kernel_operator.h"
#include "kernel_operator_intf.h"
#endif
#include "kernel_operator_list_tensor_intf.h"
#include "tensor_api/tensor.h"

#include "blaze/gemm/block/block_mmad_wqgmm_mx_mix.h"
#include "blaze/gemm/policy/dispatch_policy.h"
#include "blaze/gemm/tile/copy_gm_to_ub.h"
#include "blaze/gemm/tile/copy_mx_scale.h"
#include "blaze/gemm/tile/copy_weight_ub_to_l1.h"
#include "blaze/gemm/tile/scale_mx_bias.h"
#include "blaze/gemm/tile/shift_w4_to_w8.h"
#include "blaze/gemm/utils/common_utils.h"
#include "blaze/gemm/utils/layout_struct.h"

using AscendC::CrossCoreSetFlag;
using AscendC::CrossCoreWaitFlag;
using AscendC::GetSubBlockIdx;
using AscendC::HardEvent;
using AscendC::SetFlag;
using AscendC::TEventID;
using AscendC::WaitFlag;

namespace Blaze {
namespace Gemm {
namespace Kernel {

/*!
 * \brief Device-side tile enumerator for N-resplit + split-M execution.
 *
 * The host tiling describes N as three consecutive segments: main blocks,
 * first-tail blocks, and second-tail blocks. For each grouped problem this
 * scheduler further splits M around baseM and assigns the resulting M/N tiles
 * to cube cores in a round-robin order. The starting core rotates between
 * groups so uneven expert sizes do not repeatedly load the same cores.
 */
template <typename ProblemShape_>
class BlockSchedulerWqgmmNResplit {
public:
    struct Params {
        uint64_t mainBlockCount;
        uint64_t mainBlockSize;
        uint64_t firstTailBlockCount;
        uint64_t firstTailBlockSize;
        uint64_t secondTailBlockCount;
        uint64_t secondTailBlockSize;
        uint64_t coreNum;
        uint64_t cubeNumBlocksN;
        int32_t baseM;
        uint64_t nSize;
    };

    using BlockShape = AscendC::Te::Shape<int64_t, int64_t, int64_t, int64_t>;
    using BlockCoord = AscendC::Te::Coord<int64_t, int64_t, int64_t, int64_t>;
    using ProblemShape = ProblemShape_;

    __aicore__ inline explicit BlockSchedulerWqgmmNResplit(const Params& params) : params_(params)
    {
        cubeBlockIdx_ = AscendC::GetBlockIdx();
        if ASCEND_IS_AIV {
            cubeBlockIdx_ >>= 1;
        }

        nBlockNum_ = params_.mainBlockCount + params_.firstTailBlockCount + params_.secondTailBlockCount;
        seg01Count_ = params_.mainBlockCount + params_.firstTailBlockCount;
        seg1Base_ = params_.mainBlockCount * params_.mainBlockSize;
        seg2Base_ = seg1Base_ + params_.firstTailBlockCount * params_.firstTailBlockSize;
    }

    // Initialize the per-group scheduling state before enumerating that group's tiles.
    __aicore__ inline void UpdateNextProblem(const ProblemShape& problemShape)
    {
        startBasicBlockId_ = (startBasicBlockId_ + prevTileNum_) % params_.coreNum;
        mSize_ = AscendC::Te::Get<MNK_M>(problemShape);
        mBlkNum_ = CeilDiv(mSize_, static_cast<uint64_t>(params_.baseM));
        mStep_ = CeilDiv(mSize_, mBlkNum_);
        tileNum_ = mBlkNum_ * nBlockNum_;

        const uint64_t first = cubeBlockIdx_ >= startBasicBlockId_ ? cubeBlockIdx_ : cubeBlockIdx_ + params_.coreNum;
        tileIdx_ = first - startBasicBlockId_;
        prevTileNum_ = tileNum_;
    }

    // Return the next element coordinate assigned to this cube core.
    __aicore__ inline bool GetTileIdx(BlockCoord& blockCoord)
    {
        if (tileIdx_ >= tileNum_) {
            return false;
        }

        const uint64_t mIdx = tileIdx_ / nBlockNum_;
        const uint64_t nIdx = tileIdx_ % nBlockNum_;
        const uint64_t mOffset = mIdx * mStep_;
        uint64_t nOffset = 0;

        if (nIdx < params_.mainBlockCount) {
            nOffset = nIdx * params_.mainBlockSize;
        } else if (nIdx < seg01Count_) {
            const uint64_t localIdx = nIdx - params_.mainBlockCount;
            nOffset = seg1Base_ + localIdx * params_.firstTailBlockSize;
        } else {
            const uint64_t localIdx = nIdx - seg01Count_;
            nOffset = seg2Base_ + localIdx * params_.secondTailBlockSize;
        }

        AscendC::Std::get<MNK_M>(blockCoord) = static_cast<int64_t>(mOffset);
        AscendC::Std::get<MNK_N>(blockCoord) = static_cast<int64_t>(nOffset);

        tileIdx_ += params_.coreNum;
        return true;
    }

    // Resolve the true M/N tile shape for a previously returned coordinate.
    __aicore__ inline BlockShape GetBlockShape(const BlockCoord& blockCoord) const
    {
        const uint64_t mOffset = static_cast<uint64_t>(AscendC::Te::Get<MNK_M>(blockCoord));
        const uint64_t nOffset = static_cast<uint64_t>(AscendC::Te::Get<MNK_N>(blockCoord));

        const uint64_t mL1Size = mOffset + mStep_ > mSize_ ? mSize_ - mOffset : mStep_;

        uint64_t segSize = params_.secondTailBlockSize;
        if (nOffset < seg1Base_) {
            segSize = params_.mainBlockSize;
        } else if (nOffset < seg2Base_) {
            segSize = params_.firstTailBlockSize;
        }
        const uint64_t nL1Size = nOffset + segSize > params_.nSize ? params_.nSize - nOffset : segSize;
        return {static_cast<int64_t>(mL1Size), static_cast<int64_t>(nL1Size), 0, 0};
    }

private:
    Params params_;

    uint64_t cubeBlockIdx_{0};

    // N-segment constants derived from host tiling.
    uint64_t seg01Count_{0};
    uint64_t seg1Base_{0};
    uint64_t seg2Base_{0};
    uint64_t nBlockNum_{0};

    // Per-group runtime state.
    uint64_t mSize_{0};
    uint64_t mBlkNum_{0};
    uint64_t mStep_{0};
    uint64_t tileNum_{0};
    uint64_t tileIdx_{0};

    // Cross-group rolling state.
    uint64_t startBasicBlockId_{0};
    uint64_t prevTileNum_{0};
};

static constexpr int32_t QUADRUPLE_BUFFER_NUM = 4;

struct WeightPrologueMxBlockParams {
    uint64_t kSize;
    uint64_t kbL1Size;
    uint64_t nL1Size;
    uint64_t nOffset;
    uint64_t nAlign;
};

// Macro aliases keep this dispatch-policy specialization concise and readable.
#define WQGMM_MX_PROLOGUE_TEMPLATE_PARAM template <class OutType_, class InType_, class BiasType_>

#define WQGMM_MX_PROLOGUE_CLASS GroupedWeightPrologueMx<OutType_, InType_, BiasType_>

WQGMM_MX_PROLOGUE_TEMPLATE_PARAM
class GroupedWeightPrologueMx {
public:
    using DispatchPolicy = GroupedMatmulWithWeightQuantMx;
    using OutType = OutType_;
    using InType = InType_;
    using BiasType = BiasType_;

    static constexpr uint64_t UB_MTE2_BUFFER_NUM = 4;

    struct Params {
        __gm__ InType* ptrB;
    };

    __aicore__ inline explicit GroupedWeightPrologueMx(bool hasBias = false);
    template <typename GMWeightTensorType_, typename GMScaleBTensorType_, typename GMBiasTensorType_>
    __aicore__ inline void operator()(const GMWeightTensorType_& gmWeightTensor,
                                      const GMScaleBTensorType_& gmScaleBTensor, const GMBiasTensorType_& gmBiasTensor,
                                      uint64_t mL1Size, uint64_t kSize, uint64_t nL1Size, uint64_t nOffset,
                                      uint64_t nAlign);
    __aicore__ inline ~GroupedWeightPrologueMx();

private:
    __aicore__ inline uint64_t CalcDynamicKBlock(uint64_t mL1Size, uint64_t nL1Size) const;
    __aicore__ inline void SetAivToAic();
    __aicore__ inline void WaitAicToAiv();
    template <typename GMWeightTensorType_, typename GMScaleBTensorType_, typename GMBiasTensorType_>
    __aicore__ inline void ComputeBasicBlockAivNdKnNzNk(const WeightPrologueMxBlockParams& offsetParam,
                                                        const GMWeightTensorType_& gmWeightTensor,
                                                        const GMScaleBTensorType_& gmScaleBTensor,
                                                        const GMBiasTensorType_& gmBiasTensor);
    template <typename GMScaleBTensorType_>
    __aicore__ inline void HandleMxScale(const WeightPrologueMxBlockParams& offsetParam,
                                         const GMScaleBTensorType_& gmScaleBTensor, uint64_t kOffset);

    __aicore__ inline void WaitVectorToMTE2();
    __aicore__ inline void SetVectorToMTE2();
    template <typename Weight4BitTensorType_, typename Weight8BitTensorType_, typename BiasTensorType_>
    __aicore__ inline void WeightAntiQuantComputeNzNk(const Weight4BitTensorType_& weight4BitTensor,
                                                      const Weight8BitTensorType_& weight8BitTensor,
                                                      const BiasTensorType_& biasInTensor,
                                                      const BiasTensorType_& biasOutTensor, bool processBias);
    template <typename Weight8BitTensorType_, typename L1TensorType_, typename BiasTensorType_,
              typename BiasL1TensorType_>
    __aicore__ inline void CopyWeightToL1(uint64_t mte2RealK, const Weight8BitTensorType_& weight8BitTensor,
                                          const L1TensorType_& l1Tensor, const BiasTensorType_& biasOutTensor,
                                          const BiasL1TensorType_& biasL1Tensor, bool processBias);

    __aicore__ inline void FinalizeVectorCompute();

    // GM to UB copy function
    template <typename GMWeightBaseTensorType_, typename GMBiasTensorType_, typename Weight4BitTensorType_,
              typename BiasTensorType_>
    __aicore__ inline void CopyGmToUb(uint64_t kOffset, uint64_t mte2RealK, const WeightPrologueMxBlockParams& param,
                                      const GMWeightBaseTensorType_& gmWeightBaseTensor,
                                      const GMBiasTensorType_& gmBiasTensor,
                                      const Weight4BitTensorType_& weight4BitTensor,
                                      const BiasTensorType_& biasInTensor, uint64_t biasNOffset, uint64_t biasNSize,
                                      bool processBias);

    // === Tensor Creation Helper Functions ===
    // Weight tensor creation functions
    __aicore__ inline auto MakeWeight4BitTensor(uint64_t mte2RealK, uint64_t nL1Size);
    __aicore__ inline auto MakeWeight8BitTensor(uint64_t mte2RealK, uint64_t nL1Size);
    __aicore__ inline auto MakeBiasUbTensor(uint64_t baseOffset, uint64_t slotIdx, uint64_t nL1Size);

    // L1 tensor creation functions
    __aicore__ inline auto MakeL1WeightTensor(uint64_t mte2RealK, uint64_t nL1Size, uint64_t l1SplitOffset);
    __aicore__ inline auto MakeL1BiasTensor(uint64_t nL1Size, uint64_t nOffset);

    uint64_t cvLoopIdx_ = 0;

    uint64_t ubMte2LoopIdx_ = 0;
    uint64_t ubComputeLoopIdx_ = 0;
    uint64_t scaleComputeLoopIdx_ = 0;
    uint64_t scaleL1BufIdx_ = 0;

    // === Buffer Size Unit ===
    static constexpr uint64_t KB = 1024;
    static constexpr uint64_t WEIGHT_L1_INIT_OFFSET = 0;
    static constexpr uint64_t WEIGHT_L1_DB_OFFSET = 384 * KB;
    static constexpr uint64_t L1_WEIGHT_OFFSETS[DOUBLE_BUFFER_COUNT] = {WEIGHT_L1_INIT_OFFSET * sizeof(OutType),
                                                                        WEIGHT_L1_DB_OFFSET * sizeof(OutType)};

    // === Pipeline Buffer Configuration ===
    static constexpr uint64_t WEIGHT_8BIT_BUFFER_NUM = QUADRUPLE_BUFFER_NUM; // 4

    // The 20KB input slots are shared by packed weight and ScaleB staging.
    // A 4096-K ScaleB window needs 128 rows * (128 + 32) bytes = 20KB.
    static constexpr uint64_t WEIGHT_4BIT_TOTAL_SIZE = 80 * KB;
    static constexpr uint64_t WEIGHT_4BIT_SINGLE_BUFFER_SIZE = WEIGHT_4BIT_TOTAL_SIZE / UB_MTE2_BUFFER_NUM;

    // Four interleaved 8-bit weight output slots.
    static constexpr uint64_t WEIGHT_8BIT_TOTAL_SIZE = 128 * KB;

    // Bias input/output follow their respective MTE2/compute slot indices.
    static constexpr uint64_t BIAS_UB_SINGLE_BUFFER_SIZE = 512;
    // Match the low-level implementation: when both AIVs participate in the
    // K slice, AIV0 owns at most one 128-element bias vector and AIV1 owns the
    // remainder.  A short K tail that fits entirely on AIV0 lets that AIV
    // process the full bias vector in one fused VF invocation.
    static constexpr uint64_t MX_BIAS_SINGLE_VECTOR_SIZE = 128;
    static constexpr uint64_t BIAS_UB_TOTAL_SIZE = QUADRUPLE_BUFFER_NUM * BIAS_UB_SINGLE_BUFFER_SIZE;
    static constexpr uint64_t BIAS_UB_INPUT_OFFSET = WEIGHT_4BIT_TOTAL_SIZE + WEIGHT_8BIT_TOTAL_SIZE;
    static constexpr uint64_t BIAS_UB_OUTPUT_OFFSET = BIAS_UB_INPUT_OFFSET + BIAS_UB_TOTAL_SIZE;

    static constexpr uint64_t MX_SCALE_TRANS_ID_OFFSET = BIAS_UB_OUTPUT_OFFSET + BIAS_UB_TOTAL_SIZE;
    static constexpr uint64_t MX_SCALE_TRANS_ID_BUFFER_SIZE = 1 * KB;
    static constexpr uint64_t MX_SCALE_OUTPUT_OFFSET = MX_SCALE_TRANS_ID_OFFSET + MX_SCALE_TRANS_ID_BUFFER_SIZE;
    static constexpr uint64_t MX_SCALE_OUTPUT_SINGLE_BUFFER_SIZE = 16 * KB;
    static constexpr uint64_t MX_SCALE_OUTPUT_BUFFER_NUM = 2;

    // Compile-time verification: active use stays within the 248KB UB hardware limit.
    static_assert(WEIGHT_4BIT_SINGLE_BUFFER_SIZE >= 128 * 160, "ScaleB input slot must hold 128 padded N rows");
    static_assert(BIAS_UB_SINGLE_BUFFER_SIZE >= 128 * sizeof(BiasType),
                  "Bias slot must hold one AIV's maximum N slice");
    static_assert(MX_SCALE_OUTPUT_SINGLE_BUFFER_SIZE >= 128 * 128,
                  "ScaleB output slot must hold one full 4096-K window");
    static_assert(MX_SCALE_OUTPUT_OFFSET + MX_SCALE_OUTPUT_BUFFER_NUM * MX_SCALE_OUTPUT_SINGLE_BUFFER_SIZE <= 248 * KB,
                  "UB buffer total must not exceed 248KB hardware limit");

    // === UB Buffer Base Offsets ===
    static constexpr uint64_t WEIGHT_4BIT_INIT_OFFSET = 0;
    static constexpr uint64_t WEIGHT_8BIT_INIT_OFFSET = WEIGHT_4BIT_TOTAL_SIZE;

    // === UB Buffer Offset Arrays (Compile-time computed for fast lookup) ===
    static constexpr uint64_t WEIGHT_4BIT_OFFSETS[4] = {WEIGHT_4BIT_INIT_OFFSET + 0 * WEIGHT_4BIT_SINGLE_BUFFER_SIZE,
                                                        WEIGHT_4BIT_INIT_OFFSET + 1 * WEIGHT_4BIT_SINGLE_BUFFER_SIZE,
                                                        WEIGHT_4BIT_INIT_OFFSET + 2 * WEIGHT_4BIT_SINGLE_BUFFER_SIZE,
                                                        WEIGHT_4BIT_INIT_OFFSET + 3 * WEIGHT_4BIT_SINGLE_BUFFER_SIZE};

    // === Hardware/Architecture Parameters ===
#if __CCE_AICORE__ == 310
    constexpr static uint64_t VEC_REG_ELEM = AscendC::VECTOR_REG_WIDTH;
#else
    constexpr static uint64_t VEC_REG_ELEM = 256;
#endif

    static constexpr uint64_t WEIGHT_8BIT_OFFSETS[4] = {WEIGHT_8BIT_INIT_OFFSET + 0 * VEC_REG_ELEM * sizeof(OutType),
                                                        WEIGHT_8BIT_INIT_OFFSET + 1 * VEC_REG_ELEM * sizeof(OutType),
                                                        WEIGHT_8BIT_INIT_OFFSET + 2 * VEC_REG_ELEM * sizeof(OutType),
                                                        WEIGHT_8BIT_INIT_OFFSET + 3 * VEC_REG_ELEM * sizeof(OutType)};
    static constexpr uint64_t WEIGHT_8BIT_LAYOUT_INNER_SIZE = VEC_REG_ELEM * WEIGHT_8BIT_BUFFER_NUM;

    // === Event IDs for Pipeline Synchronization ===
    constexpr static TEventID VEC_EVENT_ID_V_TO_MTE2 = 0;
    constexpr static TEventID VEC_EVENT_ID_MTE3_TO_V = 0;
    constexpr static TEventID VEC_EVENT_ID_TRANS_SCALE_MTE3_TO_V = 4;
    constexpr static TEventID EVENT_ID_MTE2_TO_V = 0;

    // === Cross-Core Synchronization Flags ===
    // In 1:2 AIC:AIV MIX mode, mode 4 maps the same AIV-local flag ID to the
    // AIC flag at the base ID for AIV0 and at the base ID + 16 for AIV1.
    static constexpr uint8_t SYNC_AIC_AIV_MODE = 4;
    static constexpr uint64_t SYNC_AIV_AIC_FLAG = 0;
    static constexpr uint64_t SYNC_AIC_AIV_FLAG = 1;

    // === Dynamic Tiling Configuration ===
    static constexpr uint64_t MX_A8W4_L1_K_CONFIG_256 = 256;
    static constexpr uint64_t MX_A8W4_L1_K_CONFIG_512 = 512;
    static constexpr uint64_t MX_A8W4_L1_K_DYNAMIC_CONFIG_N_THRESHOLD = 128;
    static constexpr uint64_t MX_A8W4_L1_K_DYNAMIC_CONFIG_M_THRESHOLD = 160;

    static constexpr uint64_t BIAS_L1_OFFSETS[DOUBLE_BUFFER_COUNT] = {64 * KB, 380 * KB};
    static constexpr uint64_t SCALE_B_L1_INIT_OFFSET = 96 * KB;
    static constexpr uint64_t SCALE_B_L1_DB_OFFSET = 384 * KB;
    static constexpr uint64_t BIAS_L1_SINGLE_BUFFER_SIZE = 4 * KB;
    static constexpr uint64_t MX_SCALE_K_WINDOW_SIZE = 4096;
    static constexpr uint64_t MX_GROUP_SIZE = 32;

    bool hasBias_ = false;
};

WQGMM_MX_PROLOGUE_TEMPLATE_PARAM
__aicore__ inline WQGMM_MX_PROLOGUE_CLASS::GroupedWeightPrologueMx(bool hasBias) : hasBias_(hasBias)
{
    for (uint16_t idx = 0; idx < UB_MTE2_BUFFER_NUM; idx++) {
        SetFlag<HardEvent::V_MTE2>(VEC_EVENT_ID_V_TO_MTE2 + idx);
    }

    for (uint16_t idx = 0; idx < WEIGHT_8BIT_BUFFER_NUM; idx++) {
        SetFlag<HardEvent::MTE3_V>(VEC_EVENT_ID_MTE3_TO_V + idx);
    }

    for (uint16_t idx = 0; idx < MX_SCALE_OUTPUT_BUFFER_NUM; idx++) {
        SetFlag<HardEvent::MTE3_V>(VEC_EVENT_ID_TRANS_SCALE_MTE3_TO_V + idx);
    }

    auto transIdLayout = AscendC::Te::MakeFrameLayout<AscendC::Te::NDExtLayoutPtn>(1, 128);
    auto transIdGm = AscendC::Te::MakeTensor(
        AscendC::Te::MakeMemPtr<AscendC::Te::Location::GM>((__gm__ uint16_t*)Tile::MX_SCALE_TRANS_ID), transIdLayout);
    auto transIdUb = AscendC::Te::MakeTensor(
        AscendC::Te::MakeMemPtr<AscendC::Te::Location::UB, uint16_t>(MX_SCALE_TRANS_ID_OFFSET), transIdLayout);
    auto copyGM2UB = AscendC::Te::MakeCopy(AscendC::Te::CopyGM2UB{});
    AscendC::Te::Copy(copyGM2UB, transIdUb, transIdGm);
    SetFlag<HardEvent::MTE2_V>(EVENT_ID_MTE2_TO_V);
    WaitFlag<HardEvent::MTE2_V>(EVENT_ID_MTE2_TO_V);
}

WQGMM_MX_PROLOGUE_TEMPLATE_PARAM
__aicore__ inline uint64_t WQGMM_MX_PROLOGUE_CLASS::CalcDynamicKBlock(uint64_t mL1Size, uint64_t nL1Size) const
{
    return (mL1Size <= MX_A8W4_L1_K_DYNAMIC_CONFIG_M_THRESHOLD && nL1Size <= MX_A8W4_L1_K_DYNAMIC_CONFIG_N_THRESHOLD) ?
               MX_A8W4_L1_K_CONFIG_512 :
               MX_A8W4_L1_K_CONFIG_256;
}

WQGMM_MX_PROLOGUE_TEMPLATE_PARAM
template <typename GMWeightTensorType_, typename GMScaleBTensorType_, typename GMBiasTensorType_>
__aicore__ inline void WQGMM_MX_PROLOGUE_CLASS::ComputeBasicBlockAivNdKnNzNk(const WeightPrologueMxBlockParams& param,
                                                                             const GMWeightTensorType_& gmWeightTensor,
                                                                             const GMScaleBTensorType_& gmScaleBTensor,
                                                                             const GMBiasTensorType_& gmBiasTensor)
{
    // Setup loop constants
    const uint64_t kMte2BaseSize = param.kbL1Size >> 1;
    const uint64_t l1SplitOffset = GetSubBlockIdx() * kMte2BaseSize;

    // Main processing loop
    for (uint64_t kOffset = 0; kOffset < param.kSize; kOffset += param.kbL1Size, cvLoopIdx_++) {
        // Calculate K block sizes
        uint64_t l1RealLen = (kOffset + param.kbL1Size) > param.kSize ? param.kSize - kOffset : param.kbL1Size;
        uint64_t mte2RealK = GetSubBlockIdx() == 0     ? Min(kMte2BaseSize, l1RealLen) :
                             l1RealLen > kMte2BaseSize ? l1RealLen - kMte2BaseSize :
                                                         0;

        // The paired AIC keeps two tiles in flight.  Match the low-level
        // credit protocol: the first two iterations need no credit, all later
        // iterations consume one completion token before touching L1.
        if (cvLoopIdx_ > 1) {
            WaitAicToAiv();
        }

        // ScaleB is refreshed once per 4096-K window and shares the quad MTE2
        // input slots with weight.  Handle it before taking the weight slot.
        HandleMxScale(param, gmScaleBTensor, kOffset);

        bool isBiasSingleVector = mte2RealK == l1RealLen;
        uint64_t biasNSize = 0;
        uint64_t biasNOffset = 0;
        if (hasBias_ && kOffset == 0) {
            if (isBiasSingleVector) {
                biasNSize = param.nL1Size;
            } else {
                uint64_t vec0NSize = Min(param.nL1Size, MX_BIAS_SINGLE_VECTOR_SIZE);
                biasNSize = GetSubBlockIdx() == 0 ? vec0NSize : param.nL1Size - vec0NSize;
            }
            biasNOffset = GetSubBlockIdx() * (biasNSize != 0 ? MX_BIAS_SINGLE_VECTOR_SIZE : 0);
        }

        // Create tensors using the post-ScaleB MTE2 slot indices.
        auto weight4BitTensor = MakeWeight4BitTensor(mte2RealK, param.nL1Size);
        auto weight8BitTensor = MakeWeight8BitTensor(mte2RealK, param.nL1Size);
        auto l1Tensor = MakeL1WeightTensor(mte2RealK, param.nL1Size, l1SplitOffset);
        auto biasInTensor = MakeBiasUbTensor(BIAS_UB_INPUT_OFFSET, ubMte2LoopIdx_ & (UB_MTE2_BUFFER_NUM - 1),
                                             biasNSize);
        auto biasOutTensor = MakeBiasUbTensor(BIAS_UB_OUTPUT_OFFSET, ubComputeLoopIdx_ & (WEIGHT_8BIT_BUFFER_NUM - 1),
                                              biasNSize);
        auto biasL1Tensor = MakeL1BiasTensor(biasNSize, biasNOffset);
        bool processBias = hasBias_ && kOffset == 0 && biasNSize != 0;

        // Pipeline: Stage 1 - Wait and Load from GM
        WaitVectorToMTE2();

        CopyGmToUb(kOffset + GetSubBlockIdx() * kMte2BaseSize, mte2RealK, param, gmWeightTensor, gmBiasTensor,
                   weight4BitTensor, biasInTensor, biasNOffset, biasNSize, processBias);

        // Pipeline: Stage 2 - Compute.  AIC credit was consumed above so the
        // ScaleB load can overlap the same AIC window as weight conversion.
        WeightAntiQuantComputeNzNk(weight4BitTensor, weight8BitTensor, biasInTensor, biasOutTensor, processBias);
        SetVectorToMTE2();
        ubMte2LoopIdx_++;

        // Pipeline: Stage 3 - Copy to L1 and Signal
        CopyWeightToL1(mte2RealK, weight8BitTensor, l1Tensor, biasOutTensor, biasL1Tensor, processBias);
        SetAivToAic();
    }
}

WQGMM_MX_PROLOGUE_TEMPLATE_PARAM
template <typename GMScaleBTensorType_>
__aicore__ inline void WQGMM_MX_PROLOGUE_CLASS::HandleMxScale(const WeightPrologueMxBlockParams& param,
                                                              const GMScaleBTensorType_& gmScaleBTensor,
                                                              uint64_t kOffset)
{
    if (kOffset % MX_SCALE_K_WINDOW_SIZE != 0) {
        return;
    }

    uint64_t scaleL1Buf = scaleL1BufIdx_ & (DOUBLE_BUFFER_COUNT - 1);
    scaleL1BufIdx_++;
    uint64_t vec0NSize = param.nL1Size > BLOCK_CUBE ? CeilAlign(param.nL1Size / 2, static_cast<uint64_t>(BLOCK_CUBE)) :
                                                      param.nL1Size;
    uint64_t vecNSize = GetSubBlockIdx() == 0 ? vec0NSize : param.nL1Size - vec0NSize;
    uint64_t vecNOffset = GetSubBlockIdx() * vec0NSize;
    if (vecNSize == 0) {
        return;
    }

    uint64_t scaleWindowK = Min(MX_SCALE_K_WINDOW_SIZE, param.kSize - kOffset);
    uint64_t scaleKReal = CeilDiv(scaleWindowK, MX_GROUP_SIZE);
    auto gmScaleSlice = gmScaleBTensor.Slice(
        AscendC::Te::MakeCoord(kOffset / MX_GROUP_SIZE, param.nOffset + vecNOffset),
        AscendC::Te::MakeShape(scaleKReal, vecNSize));

    WaitVectorToMTE2();
    auto scaleInputLayout = AscendC::Te::MakeFrameLayout<AscendC::Te::NDExtLayoutPtn>(1,
                                                                                      WEIGHT_4BIT_SINGLE_BUFFER_SIZE);
    auto scaleInput = AscendC::Te::MakeTensor(AscendC::Te::MakeMemPtr<AscendC::Te::Location::UB, uint8_t>(
                                                  WEIGHT_4BIT_OFFSETS[ubMte2LoopIdx_ & (UB_MTE2_BUFFER_NUM - 1)]),
                                              scaleInputLayout);
    Tile::CopyMxScaleGmToUb(gmScaleSlice, (__ubuf__ uint8_t*)scaleInput.Data().Get(), vecNSize, scaleKReal);
    SetFlag<HardEvent::MTE2_V>(EVENT_ID_MTE2_TO_V);
    WaitFlag<HardEvent::MTE2_V>(EVENT_ID_MTE2_TO_V);

    uint64_t scaleOutputBuf = scaleComputeLoopIdx_ & (MX_SCALE_OUTPUT_BUFFER_NUM - 1);
    WaitFlag<HardEvent::MTE3_V>(VEC_EVENT_ID_TRANS_SCALE_MTE3_TO_V + scaleOutputBuf);
    auto scaleOutputLayout = AscendC::Te::MakeFrameLayout<AscendC::Te::NDExtLayoutPtn>(
        1, MX_SCALE_OUTPUT_SINGLE_BUFFER_SIZE / sizeof(uint16_t));
    auto scaleOutput = AscendC::Te::MakeTensor(
        AscendC::Te::MakeMemPtr<AscendC::Te::Location::UB, uint16_t>(
            MX_SCALE_OUTPUT_OFFSET + scaleOutputBuf * MX_SCALE_OUTPUT_SINGLE_BUFFER_SIZE),
        scaleOutputLayout);
    auto transIdLayout = AscendC::Te::MakeFrameLayout<AscendC::Te::NDExtLayoutPtn>(1, 128);
    auto transId = AscendC::Te::MakeTensor(
        AscendC::Te::MakeMemPtr<AscendC::Te::Location::UB, uint16_t>(MX_SCALE_TRANS_ID_OFFSET), transIdLayout);
    Tile::MxScaleTranspose::Transpose((__ubuf__ uint16_t*)scaleInput.Data().Get(),
                                      (__ubuf__ uint16_t*)scaleOutput.Data().Get(),
                                      (__ubuf__ uint16_t*)transId.Data().Get(), vecNSize, scaleKReal);
    SetFlag<HardEvent::V_MTE3>(0);
    WaitFlag<HardEvent::V_MTE3>(0);

    uint64_t scaleL1Base = SCALE_B_L1_INIT_OFFSET + scaleL1Buf * SCALE_B_L1_DB_OFFSET +
                           ((hasBias_ && scaleL1Buf == 0) ? BIAS_L1_SINGLE_BUFFER_SIZE : 0);
    // MX ScaleB uses the hardware NN scale layout whose C0 is two E8M0
    // elements.  The generic data-type trait would select the ordinary
    // 32-byte cube C0 and is therefore not valid for NNLayoutPtn.
    auto scaleL1Layout = AscendC::Te::MakeFrameLayout<AscendC::Te::NNLayoutPtn, AscendC::Std::Int<2>>(scaleKReal,
                                                                                                      param.nL1Size);
    auto scaleL1 = AscendC::Te::MakeTensor(AscendC::Te::MakeMemPtr<AscendC::Te::Location::L1, fp8_e8m0_t>(scaleL1Base),
                                           scaleL1Layout);
    auto scaleL1Slice = scaleL1.Slice(AscendC::Te::MakeCoord(0, vecNOffset),
                                      AscendC::Te::MakeShape(scaleKReal, vecNSize));
    uint32_t copySize = static_cast<uint32_t>(CeilAlign(vecNSize, static_cast<uint64_t>(BLOCK_CUBE)) * scaleKReal);
    Tile::CopyMxScaleUbToL1((__cbuf__ void*)scaleL1Slice.Data().Get(), (__ubuf__ void*)scaleOutput.Data().Get(),
                            copySize);

    SetFlag<HardEvent::MTE3_V>(VEC_EVENT_ID_TRANS_SCALE_MTE3_TO_V + scaleOutputBuf);
    SetVectorToMTE2();
    ubMte2LoopIdx_++;
    scaleComputeLoopIdx_++;
}

WQGMM_MX_PROLOGUE_TEMPLATE_PARAM
template <typename GMWeightTensorType_, typename GMScaleBTensorType_, typename GMBiasTensorType_>
__aicore__ inline void WQGMM_MX_PROLOGUE_CLASS::operator()(const GMWeightTensorType_& gmWeightTensor,
                                                           const GMScaleBTensorType_& gmScaleBTensor,
                                                           const GMBiasTensorType_& gmBiasTensor, uint64_t mL1Size,
                                                           uint64_t kSize, uint64_t nL1Size, uint64_t nOffset,
                                                           uint64_t nAlign)
{
    // Type assertions - __aicore__ guarantees these types are valid
    static_assert(std::is_same_v<OutType, __fp8e4m3> || AscendC::IsSameType<OutType, fp8_e4m3fn_t>::value,
                  "OutType must be fp8_e4m3fn_t");
    static_assert(std::is_same_v<InType, __fp4e2m1x2> || AscendC::IsSameType<InType, fp4x2_e2m1_t>::value ||
                      AscendC::IsSameType<InType, fp4x2_e1m2_t>::value,
                  "InType must be fp4x2_e2m1_t or fp4x2_e1m2_t");
    static_assert(AscendC::IsSameType<BiasType, half>::value || AscendC::IsSameType<BiasType, bfloat16_t>::value,
                  "BiasType must be half or bfloat16_t");

    WeightPrologueMxBlockParams offsetParam = {};
    offsetParam.kSize = kSize;
    offsetParam.nL1Size = nL1Size;
    offsetParam.nOffset = nOffset;
    offsetParam.kbL1Size = CalcDynamicKBlock(mL1Size, nL1Size);
    offsetParam.nAlign = nAlign;
    ComputeBasicBlockAivNdKnNzNk(offsetParam, gmWeightTensor, gmScaleBTensor, gmBiasTensor);
}

WQGMM_MX_PROLOGUE_TEMPLATE_PARAM
__aicore__ inline WQGMM_MX_PROLOGUE_CLASS::~GroupedWeightPrologueMx()
{
    uint64_t outstandingAicCredits = Min(cvLoopIdx_, static_cast<uint64_t>(2));
    for (uint64_t idx = 0; idx < outstandingAicCredits; ++idx) {
        WaitAicToAiv();
    }
    FinalizeVectorCompute();
}

WQGMM_MX_PROLOGUE_TEMPLATE_PARAM
__aicore__ inline void WQGMM_MX_PROLOGUE_CLASS::SetAivToAic()
{
    CrossCoreSetFlag<SYNC_AIC_AIV_MODE, PIPE_MTE3>(SYNC_AIC_AIV_FLAG);
}

WQGMM_MX_PROLOGUE_TEMPLATE_PARAM
__aicore__ inline void WQGMM_MX_PROLOGUE_CLASS::WaitAicToAiv()
{
    CrossCoreWaitFlag<SYNC_AIC_AIV_MODE, PIPE_MTE3>(SYNC_AIV_AIC_FLAG);
}

WQGMM_MX_PROLOGUE_TEMPLATE_PARAM
__aicore__ inline void WQGMM_MX_PROLOGUE_CLASS::WaitVectorToMTE2()
{
    WaitFlag<HardEvent::V_MTE2>(VEC_EVENT_ID_V_TO_MTE2 + (ubMte2LoopIdx_ & (UB_MTE2_BUFFER_NUM - 1)));
}

WQGMM_MX_PROLOGUE_TEMPLATE_PARAM
__aicore__ inline void WQGMM_MX_PROLOGUE_CLASS::SetVectorToMTE2()
{
    SetFlag<HardEvent::V_MTE2>(VEC_EVENT_ID_V_TO_MTE2 + (ubMte2LoopIdx_ & (UB_MTE2_BUFFER_NUM - 1)));
}

WQGMM_MX_PROLOGUE_TEMPLATE_PARAM
template <typename GMWeightBaseTensorType_, typename GMBiasTensorType_, typename Weight4BitTensorType_,
          typename BiasTensorType_>
__aicore__ inline void WQGMM_MX_PROLOGUE_CLASS::CopyGmToUb(uint64_t kOffset, uint64_t mte2RealK,
                                                           const WeightPrologueMxBlockParams& param,
                                                           const GMWeightBaseTensorType_& gmWeightBaseTensor,
                                                           const GMBiasTensorType_& gmBiasTensor,
                                                           const Weight4BitTensorType_& weight4BitTensor,
                                                           const BiasTensorType_& biasInTensor, uint64_t biasNOffset,
                                                           uint64_t biasNSize, bool processBias)
{
    if (mte2RealK > 0) {
        auto gmSliceTensor = gmWeightBaseTensor.Slice(AscendC::Te::MakeCoord(kOffset, param.nOffset),
                                                      AscendC::Te::MakeShape(mte2RealK, param.nL1Size));
        auto copyGM2UBWeight = AscendC::Te::MakeCopy(Blaze::Gemm::Tile::CopyGM2UBWeight{});
        AscendC::Te::Copy(copyGM2UBWeight, weight4BitTensor, gmSliceTensor);
    }
    if (processBias) {
        auto gmBiasSlice = gmBiasTensor.Slice(AscendC::Te::MakeCoord(0, param.nOffset + biasNOffset),
                                              AscendC::Te::MakeShape(1, biasNSize));
        auto copyGM2UBBias = AscendC::Te::MakeCopy(AscendC::Te::CopyGM2UB{});
        AscendC::Te::Copy(copyGM2UBBias, biasInTensor, gmBiasSlice);
    }

    // Synchronization point after copy completes
    SetFlag<HardEvent::MTE2_V>(EVENT_ID_MTE2_TO_V);
    WaitFlag<HardEvent::MTE2_V>(EVENT_ID_MTE2_TO_V);
}

WQGMM_MX_PROLOGUE_TEMPLATE_PARAM
template <typename Weight4BitTensorType_, typename Weight8BitTensorType_, typename BiasTensorType_>
__aicore__ inline void WQGMM_MX_PROLOGUE_CLASS::WeightAntiQuantComputeNzNk(
    const Weight4BitTensorType_& weight4BitTensor, const Weight8BitTensorType_& weight8BitTensor,
    const BiasTensorType_& biasInTensor, const BiasTensorType_& biasOutTensor, bool processBias)
{
    WaitFlag<HardEvent::MTE3_V>(VEC_EVENT_ID_MTE3_TO_V + (ubComputeLoopIdx_ & (WEIGHT_8BIT_BUFFER_NUM - 1)));

    if (processBias) {
        Tile::ShiftW4ToW8AndScaleBias<true, OutType, InType, BiasType>(weight4BitTensor, weight8BitTensor, biasInTensor,
                                                                       biasOutTensor);
    } else {
        Tile::ShiftW4ToW8AndScaleBias<false, OutType, InType, BiasType>(weight4BitTensor, weight8BitTensor,
                                                                        biasInTensor, biasOutTensor);
    }

    // Set/Wait flags AFTER compute
    SetFlag<HardEvent::V_MTE3>(0);
    WaitFlag<HardEvent::V_MTE3>(0);
}

WQGMM_MX_PROLOGUE_TEMPLATE_PARAM
template <typename Weight8BitTensorType_, typename L1TensorType_, typename BiasTensorType_, typename BiasL1TensorType_>
__aicore__ inline void WQGMM_MX_PROLOGUE_CLASS::CopyWeightToL1(uint64_t mte2RealK,
                                                               const Weight8BitTensorType_& weight8BitTensor,
                                                               const L1TensorType_& l1Tensor,
                                                               const BiasTensorType_& biasOutTensor,
                                                               const BiasL1TensorType_& biasL1Tensor, bool processBias)
{
    if (likely(mte2RealK > 0)) {
        // Copy weight 8-bit from UB to L1 (inlined from CopyWeight8BitForAligned)
        auto copyUB2L1 = AscendC::Te::MakeCopy(Blaze::Gemm::Tile::CopyUB2L1Weight8Bit{});
        AscendC::Te::Copy(copyUB2L1, l1Tensor, weight8BitTensor);
    }
    if (processBias) {
        auto copyUB2L1Bias = AscendC::Te::MakeCopy(AscendC::Te::CopyUB2L1{});
        AscendC::Te::Copy(copyUB2L1Bias, biasL1Tensor, biasOutTensor);
    }
    SetFlag<HardEvent::MTE3_V>(VEC_EVENT_ID_MTE3_TO_V + (ubComputeLoopIdx_ & (WEIGHT_8BIT_BUFFER_NUM - 1)));
    ubComputeLoopIdx_++;
}

WQGMM_MX_PROLOGUE_TEMPLATE_PARAM
__aicore__ inline void WQGMM_MX_PROLOGUE_CLASS::FinalizeVectorCompute()
{
    for (uint16_t idx = 0; idx < WEIGHT_8BIT_BUFFER_NUM; idx++) {
        WaitFlag<HardEvent::MTE3_V>(VEC_EVENT_ID_MTE3_TO_V + idx);
    }

    for (uint16_t idx = 0; idx < UB_MTE2_BUFFER_NUM; idx++) {
        WaitFlag<HardEvent::V_MTE2>(VEC_EVENT_ID_V_TO_MTE2 + idx);
    }

    for (uint16_t idx = 0; idx < MX_SCALE_OUTPUT_BUFFER_NUM; idx++) {
        WaitFlag<HardEvent::MTE3_V>(VEC_EVENT_ID_TRANS_SCALE_MTE3_TO_V + idx);
    }
}

// === Tensor Creation Helper Function Implementations ===

WQGMM_MX_PROLOGUE_TEMPLATE_PARAM
__aicore__ inline auto WQGMM_MX_PROLOGUE_CLASS::MakeWeight4BitTensor(uint64_t mte2RealK, uint64_t nL1Size)
{
    return AscendC::Te::MakeTensor(
        AscendC::Te::MakeMemPtr<AscendC::Te::Location::UB, InType>(
            WEIGHT_4BIT_OFFSETS[ubMte2LoopIdx_ & (UB_MTE2_BUFFER_NUM - 1)]),
        AscendC::Te::MakeFrameLayout<AscendC::Te::ZNLayoutPtn, AscendC::Std::Int<AscendC::Te::C0_ELEMENT<OutType>>>(
            static_cast<int64_t>(mte2RealK), static_cast<int64_t>(nL1Size)));
}

WQGMM_MX_PROLOGUE_TEMPLATE_PARAM
__aicore__ inline auto WQGMM_MX_PROLOGUE_CLASS::MakeWeight8BitTensor(uint64_t mte2RealK, uint64_t nL1Size)
{
    return AscendC::Te::MakeTensor(
        AscendC::Te::MakeMemPtr<AscendC::Te::Location::UB, OutType>(
            WEIGHT_8BIT_OFFSETS[ubComputeLoopIdx_ & (WEIGHT_8BIT_BUFFER_NUM - 1)]),
        Blaze::Gemm::Weight8BitZnToZnUBLayout<OutType>{}(
            static_cast<int64_t>(mte2RealK), static_cast<int64_t>(Align16(nL1Size)), WEIGHT_8BIT_LAYOUT_INNER_SIZE));
}

WQGMM_MX_PROLOGUE_TEMPLATE_PARAM
__aicore__ inline auto WQGMM_MX_PROLOGUE_CLASS::MakeBiasUbTensor(uint64_t baseOffset, uint64_t slotIdx,
                                                                 uint64_t nL1Size)
{
    auto layout = AscendC::Te::MakeFrameLayout<AscendC::Te::NDExtLayoutPtn>(
        1, CeilAlign(nL1Size, static_cast<uint64_t>(BLOCK_CUBE)));
    return AscendC::Te::MakeTensor(
        AscendC::Te::MakeMemPtr<AscendC::Te::Location::UB, BiasType>(baseOffset + slotIdx * BIAS_UB_SINGLE_BUFFER_SIZE),
        layout);
}

WQGMM_MX_PROLOGUE_TEMPLATE_PARAM
__aicore__ inline auto WQGMM_MX_PROLOGUE_CLASS::MakeL1WeightTensor(uint64_t mte2RealK, uint64_t nL1Size,
                                                                   uint64_t l1SplitOffset)
{
    auto l1BaseLayout = AscendC::Te::MakeFrameLayout<AscendC::Te::ZNLayoutPtn,
                                                     AscendC::Te::LayoutTraitDefault<OutType>>(mte2RealK, nL1Size);
    auto l1BaseTensor = AscendC::Te::MakeTensor(AscendC::Te::MakeMemPtr<AscendC::Te::Location::L1, OutType>(
                                                    L1_WEIGHT_OFFSETS[cvLoopIdx_ & (DOUBLE_BUFFER_COUNT - 1)]),
                                                l1BaseLayout);
    return l1BaseTensor.Slice(AscendC::Te::MakeCoord(l1SplitOffset, 0), AscendC::Te::MakeShape(mte2RealK, nL1Size));
}

WQGMM_MX_PROLOGUE_TEMPLATE_PARAM
__aicore__ inline auto WQGMM_MX_PROLOGUE_CLASS::MakeL1BiasTensor(uint64_t nL1Size, uint64_t nOffset)
{
    auto layout = AscendC::Te::MakeFrameLayout<AscendC::Te::NDExtLayoutPtn>(
        1, CeilAlign(nL1Size, static_cast<uint64_t>(BLOCK_CUBE)));
    return AscendC::Te::MakeTensor(
        AscendC::Te::MakeMemPtr<AscendC::Te::Location::L1, BiasType>(
            BIAS_L1_OFFSETS[cvLoopIdx_ & (DOUBLE_BUFFER_COUNT - 1)] + nOffset * sizeof(BiasType)),
        layout);
}

#undef WQGMM_MX_PROLOGUE_CLASS
#undef WQGMM_MX_PROLOGUE_TEMPLATE_PARAM

// Macro aliases keep long template specializations readable in declarations/definitions.
#define GROUPED_MATMUL_RESPLIT_KERNEL_TEMPLATE_PARAM                                              \
    template <class ProblemShape_, class BlockMmad_, class BlockScheduler_, class BlockEpilogue_, \
              class BlockPrologue_, bool IsSingleMultiSingle_>

#define GROUPED_MATMUL_RESPLIT_KERNEL_CLASS                                                            \
    GmmWeightQuantMxKernel<ProblemShape_, BlockMmad_, BlockScheduler_, BlockEpilogue_, BlockPrologue_, \
                           IsSingleMultiSingle_>

/*!
 * \brief Group-level orchestrator for the MXFP8(M1 input) + FP4(weight input) grouped matmul path.
 *
 * Design reason:
 * - The MMAD compute stage requires A/B to use the same compute representation.
 * - B is stored as FP4 in GM, but AIC cannot directly convert FP4 to FP8E4M3 inside MMAD.
 * - Therefore AIV runs prologue first to convert packed FP4 weight tiles into FP8E4M3-compatible B', then AIC
 *   consumes A, B', scaleA and scaleB for accumulation.
 *
 * Specific flow:
 * - Outer loop is group-based. groupList[g] is either cumulative M (type 0) or the current-group M count (type 1).
 * - For each group g:
 *   C_g = MatmulMX(A_g, B'_g, scaleA_g, scaleB_g)
 *   where A_g/B'_g are consumed by MMAD with a consistent compute type, and scaleA_g/scaleB_g are MX scales.
 * - AIC branch: tile scheduling + block MMAD.
 * - AIV branch: tile prologue (FP4E2M1/FP4E1M2 -> FP8E4M3) for B.
 *
 * Key constraints:
 * 1) groupList length and groupNum must match; type 0 values are nondecreasing and type 1 values are per-group counts.
 * 2) BlockMmad and BlockPrologue must use the same dispatch policy so they agree on tile boundaries and sync points.
 *
 * When to use:
 * - Use this kernel for the weight-quant grouped matmul path where weights are stored in FP4 and must be consumed
 *   by MMAD after prologue conversion to an A-compatible compute type.
 */
GROUPED_MATMUL_RESPLIT_KERNEL_TEMPLATE_PARAM
class GmmWeightQuantMxKernel {
public:
    using ProblemShape = ProblemShape_;
    using BlockMmad = BlockMmad_;
    using BlockScheduler = BlockScheduler_;
    using BlockEpilogue = BlockEpilogue_;
    using BlockPrologue = BlockPrologue_;
    using AType = typename BlockMmad::AType;
    using BType = typename BlockMmad::BType;
    using ScaleAType = typename BlockMmad::ScaleAType;
    using ScaleBType = typename BlockMmad::ScaleBType;
    using CType = typename BlockMmad::CType;
    using BiasType = typename BlockMmad::BiasType;
    static constexpr bool IS_SINGLE_MULTI_SINGLE = IsSingleMultiSingle_;

    static_assert(AscendC::Std::is_same_v<AType, fp8_e4m3fn_t>, "AType must be fp8_e4m3fn_t");
    static_assert(AscendC::Std::is_one_of_v<BType, fp4x2_e2m1_t, fp4x2_e1m2_t>,
                  "BType must be fp4x2_e2m1_t or fp4x2_e1m2_t");
    static_assert(AscendC::Std::is_same_v<ScaleAType, fp8_e8m0_t> && AscendC::Std::is_same_v<ScaleBType, fp8_e8m0_t>,
                  "ScaleAType and ScaleBType must be fp8_e8m0_t");
    static_assert(AscendC::Std::is_one_of_v<BiasType, half, bfloat16_t>, "BiasType must be half or bfloat16_t");
    static_assert(AscendC::Std::is_one_of_v<CType, half, bfloat16_t>, "CType must be half or bfloat16_t");
    static_assert(AscendC::Std::is_same_v<BlockEpilogue, void>, "GMM MX A8W4 does not support a block epilogue");
    static_assert(AscendC::Std::is_same_v<typename BlockPrologue::OutType, AType> &&
                      AscendC::Std::is_same_v<typename BlockPrologue::InType, BType> &&
                      AscendC::Std::is_same_v<typename BlockPrologue::BiasType, BiasType>,
                  "BlockPrologue types must match BlockMmad types");
    static_assert(AscendC::Std::is_same_v<typename BlockMmad::DispatchPolicy, typename BlockPrologue::DispatchPolicy>,
                  "BlockMmad and BlockPrologue must use the same dispatch policy");
    static_assert(AscendC::Std::is_same_v<typename BlockMmad::DispatchPolicy::ScheduleType, KernelWqgmmMxMix>,
                  "GMM MX A8W4 requires KernelWqgmmMxMix scheduling");

    struct Params {
        ProblemShape problemShape;
        typename BlockMmad::Params mmad;
        typename BlockScheduler::Params scheduler;
        typename BlockPrologue::Params prologue;
        GM_ADDR ptrGroupList;
        uint32_t groupListType;
        uint32_t hasBias;
    };

    __aicore__ inline GmmWeightQuantMxKernel() = default;
    __aicore__ inline void operator()(const Params& params);

private:
    __gm__ typename BlockMmad::AType* xGm_;
    // Single-weight mode stores a data base; multi-weight mode stores the tensor-list descriptor.
    __gm__ typename BlockMmad::ScaleBType* antiquantScaleGm_;
    __gm__ typename BlockMmad::CType* yGm_;
    __gm__ typename BlockMmad::ScaleAType* perTokenScaleGm_;

    // Single-weight mode stores a data base; multi-weight mode stores the tensor-list descriptor.
    __gm__ typename BlockPrologue::InType* weightGm_;
    __gm__ typename BlockMmad::BiasType* biasGm_;

    __gm__ int64_t* groupListGm_;

    using TensorLayoutGroupList = typename AscendC::Te::FrameLayoutFormat<AscendC::Te::NDExtLayoutPtn>;

    template <typename T_>
    __aicore__ inline __gm__ T_* GetTensorAddrFromTensorList(uint32_t tensorIdx, __gm__ T_* tensorListAddr) const
    {
        AscendC::ListTensorDesc tensorList(reinterpret_cast<__gm__ void*>(tensorListAddr));
        return tensorList.GetDataPtr<T_>(tensorIdx);
    }
};

GROUPED_MATMUL_RESPLIT_KERNEL_TEMPLATE_PARAM
__aicore__ inline void GROUPED_MATMUL_RESPLIT_KERNEL_CLASS::operator()(const Params& params)
{
    // ScaleB is consumed by AIC MMAD and by the AIV prologue that fills ScaleB L1.
    antiquantScaleGm_ = reinterpret_cast<__gm__ typename BlockMmad::ScaleBType*>(params.mmad.ptrScaleB);
    // AIC branch consumes A / scales and performs MMAD accumulation.
    if ASCEND_IS_AIC {
        xGm_ = reinterpret_cast<__gm__ typename BlockMmad::AType*>(params.mmad.ptrA);
        perTokenScaleGm_ = reinterpret_cast<__gm__ typename BlockMmad::ScaleAType*>(params.mmad.ptrScaleA);
        yGm_ = reinterpret_cast<__gm__ typename BlockMmad::CType*>(params.mmad.ptrC);
    }
    // AIV branch prepares transformed weights through the prologue path.
    if ASCEND_IS_AIV {
        weightGm_ = reinterpret_cast<__gm__ typename BlockPrologue::InType*>(params.prologue.ptrB);
        biasGm_ = reinterpret_cast<__gm__ typename BlockMmad::BiasType*>(params.mmad.ptrBias);
    }
    BlockScheduler scheduler(params.scheduler);
    groupListGm_ = reinterpret_cast<__gm__ int64_t*>(params.ptrGroupList);
    const uint64_t kSize = AscendC::Std::get<1>(params.problemShape);
    const uint64_t nSize = AscendC::Std::get<2>(params.problemShape);
    const uint64_t groupNum = AscendC::Std::get<3>(params.problemShape);
    const uint64_t scaleKSize = CeilDiv(kSize, static_cast<uint64_t>(64)) * 2;
    auto tensorGroupListGm = AscendC::Te::MakeTensor(AscendC::Te::MakeMemPtr<AscendC::Te::Location::GM>(groupListGm_),
                                                     TensorLayoutGroupList{}(1, groupNum));
    using MakeLayoutB = AscendC::Te::FrameLayoutFormat<
        typename BlockMmad::LayoutB, AscendC::Std::Int<AscendC::Te::C0_ELEMENT<typename BlockMmad::AType>>>;
    using MakeLayoutScaleB = AscendC::Te::FrameLayoutFormat<typename BlockMmad::LayoutScaleB,
                                                            AscendC::Std::Int<SCALE_C0>>;
    const auto scaleBLayout = MakeLayoutScaleB{}(scaleKSize, nSize);
    if ASCEND_IS_AIC {
        using MakeLayoutA = AscendC::Te::FrameLayoutFormat<typename BlockMmad::LayoutA>;
        using MakeLayoutC = AscendC::Te::FrameLayoutFormat<typename BlockMmad::LayoutC>;
        using MakeLayoutScaleA = AscendC::Te::FrameLayoutFormat<typename BlockMmad::LayoutScaleA,
                                                                AscendC::Std::Int<SCALE_C0>>;
        BlockMmad blockMmad{};
        // ScaleB is now produced by AIV directly in L1. Keep one GM tensor for the BlockMmad API contract; AIC does
        // not resolve, slice, or dereference it in the group/tile loops.
        auto tensorScaleBGm = AscendC::Te::MakeTensor(
            AscendC::Te::MakeMemPtr<AscendC::Te::Location::GM>(antiquantScaleGm_), scaleBLayout);
        uint64_t preGroupOffset = 0;
        for (uint32_t groupIdx = 0; groupIdx < groupNum; ++groupIdx) {
            uint64_t groupListValue = static_cast<uint64_t>(tensorGroupListGm[groupIdx]);
            uint64_t mSize = groupListValue;
            if (params.groupListType == 0) {
                mSize = groupListValue - preGroupOffset;
                preGroupOffset = groupListValue;
            }
            if (mSize > 0 && nSize > 0) {
                auto tensorAGm = AscendC::Te::MakeTensor(AscendC::Te::MakeMemPtr<AscendC::Te::Location::GM>(xGm_),
                                                         MakeLayoutA{}(mSize, kSize));
                auto tensorScaleAGm = AscendC::Te::MakeTensor(
                    AscendC::Te::MakeMemPtr<AscendC::Te::Location::GM>(perTokenScaleGm_),
                    MakeLayoutScaleA{}(mSize, scaleKSize));
                auto tensorCGm = AscendC::Te::MakeTensor(AscendC::Te::MakeMemPtr<AscendC::Te::Location::GM>(yGm_),
                                                         MakeLayoutC{}(mSize, nSize));

                scheduler.UpdateNextProblem(AscendC::Te::MakeShape(mSize, nSize, kSize));
                typename BlockScheduler::BlockCoord blockCoord;
                while (scheduler.GetTileIdx(blockCoord)) {
                    auto blockShape = scheduler.GetBlockShape(blockCoord);
                    auto mOffset = AscendC::Std::get<0>(blockCoord);
                    auto nOffset = AscendC::Std::get<1>(blockCoord);
                    auto mL1Size = AscendC::Std::get<0>(blockShape);
                    auto nL1Size = AscendC::Std::get<1>(blockShape);

                    auto tensorBlockAGm = tensorAGm.Slice(AscendC::Te::MakeCoord(mOffset, 0),
                                                          AscendC::Te::MakeShape(mL1Size, kSize));
                    auto tensorBlockScaleAGm = tensorScaleAGm.Slice(AscendC::Te::MakeCoord(mOffset, 0),
                                                                    AscendC::Te::MakeShape(mL1Size, scaleKSize));
                    auto tensorBlockCGm = tensorCGm.Slice(AscendC::Te::MakeCoord(mOffset, nOffset),
                                                          AscendC::Te::MakeShape(mL1Size, nL1Size));
                    blockMmad(tensorBlockAGm, tensorBlockScaleAGm, tensorScaleBGm, tensorBlockCGm, params.hasBias != 0);
                }
            }
            xGm_ += mSize * kSize;
            yGm_ += mSize * nSize;
            perTokenScaleGm_ += mSize * scaleKSize;
        }
    } else {
        using TensorLayoutBias = typename BlockMmad::LayoutBias;
        const uint64_t nAlign = CeilAlign(nSize, static_cast<uint64_t>(BLOCK_CUBE));
        const auto weightLayout = MakeLayoutB{}(static_cast<int64_t>(kSize), static_cast<int64_t>(nAlign));
        const auto biasLayout = AscendC::Te::FrameLayoutFormat<TensorLayoutBias>{}(static_cast<int64_t>(1),
                                                                                   static_cast<int64_t>(nSize));
        constexpr uint64_t FP4_CACHE_LINE_ELEMENT_NUM = 256;
        const bool isWeightCacheLineAligned = kSize % FP4_CACHE_LINE_ELEMENT_NUM == 0;
        const uint64_t baseM = static_cast<uint64_t>(params.scheduler.baseM);
        BlockPrologue blockPrologue(params.hasBias != 0);
        uint64_t preGroupOffset = 0;
        for (uint32_t groupIdx = 0; groupIdx < groupNum; ++groupIdx) {
            uint64_t groupListValue = static_cast<uint64_t>(tensorGroupListGm[groupIdx]);
            uint64_t mSize = groupListValue;
            if (params.groupListType == 0) {
                mSize = groupListValue - preGroupOffset;
                preGroupOffset = groupListValue;
            }
            if (mSize > 0 && nSize > 0) {
                __gm__ typename BlockPrologue::InType* groupWeightGm = weightGm_;
                __gm__ typename BlockMmad::ScaleBType* groupScaleBGm = antiquantScaleGm_;
                __gm__ typename BlockMmad::BiasType* groupBiasGm = biasGm_;
                if constexpr (IS_SINGLE_MULTI_SINGLE) {
                    groupWeightGm = GetTensorAddrFromTensorList(groupIdx, weightGm_);
                    groupScaleBGm = GetTensorAddrFromTensorList(groupIdx, antiquantScaleGm_);
                    if (params.hasBias != 0) {
                        groupBiasGm = GetTensorAddrFromTensorList(groupIdx, biasGm_);
                    }
                }
                scheduler.UpdateNextProblem(AscendC::Te::MakeShape(mSize, nSize, kSize));
                typename BlockScheduler::BlockCoord blockCoord;
                auto weightGmTensor = AscendC::Te::MakeTensor(
                    AscendC::Te::MakeMemPtr<AscendC::Te::Location::GM>(groupWeightGm), weightLayout);
                auto scaleBGmTensor = AscendC::Te::MakeTensor(
                    AscendC::Te::MakeMemPtr<AscendC::Te::Location::GM>(groupScaleBGm), scaleBLayout);
                const bool disableWeightL2 = mSize <= baseM && isWeightCacheLineAligned;
                weightGmTensor.SetL2CacheHint(disableWeightL2 ? AscendC::Te::CacheMode::CACHE_MODE_DISABLE :
                                                                AscendC::Te::CacheMode::CACHE_MODE_NORMAL);
                auto biasGmTensor = AscendC::Te::MakeTensor(
                    AscendC::Te::MakeMemPtr<AscendC::Te::Location::GM>(groupBiasGm), biasLayout);
                while (scheduler.GetTileIdx(blockCoord)) {
                    auto blockShape = scheduler.GetBlockShape(blockCoord);
                    auto nOffset = AscendC::Std::get<1>(blockCoord);
                    auto mL1Size = AscendC::Std::get<0>(blockShape);
                    auto nL1Size = AscendC::Std::get<1>(blockShape);
                    blockPrologue(weightGmTensor, scaleBGmTensor, biasGmTensor, mL1Size, kSize, nL1Size, nOffset,
                                  nAlign);
                }
            }
            if constexpr (!IS_SINGLE_MULTI_SINGLE) {
                // B4 is packed as two elements per byte, so address offset is in bytes.
                weightGm_ += (nSize * kSize) >> 1;
                antiquantScaleGm_ += nSize * scaleKSize;
                if (params.hasBias != 0) {
                    biasGm_ += nSize;
                }
            }
        }
    }
}
#undef GROUPED_MATMUL_RESPLIT_KERNEL_CLASS
#undef GROUPED_MATMUL_RESPLIT_KERNEL_TEMPLATE_PARAM

} // namespace Kernel
} // namespace Gemm
} // namespace Blaze
