{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1583098427778 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1583098427787 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 01 15:33:47 2020 " "Processing started: Sun Mar 01 15:33:47 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1583098427787 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583098427787 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab2 -c Lab2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab2 -c Lab2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583098427787 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1583098428532 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1583098428532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec7seg.sv 1 1 " "Found 1 design units, including 1 entities, in source file dec7seg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DEC7SEG " "Found entity 1: DEC7SEG" {  } { { "DEC7SEG.sv" "" { Text "C:/Users/Joseph González/Documents/Lab2/DEC7SEG.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583098442323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583098442323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onebitfulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file onebitfulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OneBitFullAdder-OneBitFullAdderLogic " "Found design unit 1: OneBitFullAdder-OneBitFullAdderLogic" {  } { { "OneBitFullAdder.vhd" "" { Text "C:/Users/Joseph González/Documents/Lab2/OneBitFullAdder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583098442900 ""} { "Info" "ISGN_ENTITY_NAME" "1 OneBitFullAdder " "Found entity 1: OneBitFullAdder" {  } { { "OneBitFullAdder.vhd" "" { Text "C:/Users/Joseph González/Documents/Lab2/OneBitFullAdder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583098442900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583098442900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fourbitfulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fourbitfulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FourBitFullAdder-FourBitFullAdderLogic " "Found design unit 1: FourBitFullAdder-FourBitFullAdderLogic" {  } { { "FourBitFullAdder.vhd" "" { Text "C:/Users/Joseph González/Documents/Lab2/FourBitFullAdder.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583098442903 ""} { "Info" "ISGN_ENTITY_NAME" "1 FourBitFullAdder " "Found entity 1: FourBitFullAdder" {  } { { "FourBitFullAdder.vhd" "" { Text "C:/Users/Joseph González/Documents/Lab2/FourBitFullAdder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583098442903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583098442903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec7segvhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dec7segvhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DEC7SEGVHDL-Behavioral " "Found design unit 1: DEC7SEGVHDL-Behavioral" {  } { { "DEC7SEGVHDL.vhd" "" { Text "C:/Users/Joseph González/Documents/Lab2/DEC7SEGVHDL.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583098442906 ""} { "Info" "ISGN_ENTITY_NAME" "1 DEC7SEGVHDL " "Found entity 1: DEC7SEGVHDL" {  } { { "DEC7SEGVHDL.vhd" "" { Text "C:/Users/Joseph González/Documents/Lab2/DEC7SEGVHDL.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583098442906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583098442906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displayfulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file displayfulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DisplayFullAdder-DisplayFullAdderLogic " "Found design unit 1: DisplayFullAdder-DisplayFullAdderLogic" {  } { { "DisplayFullAdder.vhd" "" { Text "C:/Users/Joseph González/Documents/Lab2/DisplayFullAdder.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583098442908 ""} { "Info" "ISGN_ENTITY_NAME" "1 DisplayFullAdder " "Found entity 1: DisplayFullAdder" {  } { { "DisplayFullAdder.vhd" "" { Text "C:/Users/Joseph González/Documents/Lab2/DisplayFullAdder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583098442908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583098442908 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DisplayFullAdder " "Elaborating entity \"DisplayFullAdder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1583098442976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FourBitFullAdder FourBitFullAdder:FH " "Elaborating entity \"FourBitFullAdder\" for hierarchy \"FourBitFullAdder:FH\"" {  } { { "DisplayFullAdder.vhd" "FH" { Text "C:/Users/Joseph González/Documents/Lab2/DisplayFullAdder.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583098442978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OneBitFullAdder FourBitFullAdder:FH\|OneBitFullAdder:FullAdderAMSB " "Elaborating entity \"OneBitFullAdder\" for hierarchy \"FourBitFullAdder:FH\|OneBitFullAdder:FullAdderAMSB\"" {  } { { "FourBitFullAdder.vhd" "FullAdderAMSB" { Text "C:/Users/Joseph González/Documents/Lab2/FourBitFullAdder.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583098442980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DEC7SEGVHDL DEC7SEGVHDL:DECO " "Elaborating entity \"DEC7SEGVHDL\" for hierarchy \"DEC7SEGVHDL:DECO\"" {  } { { "DisplayFullAdder.vhd" "DECO" { Text "C:/Users/Joseph González/Documents/Lab2/DisplayFullAdder.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583098442982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DEC7SEG DEC7SEGVHDL:DECO\|DEC7SEG:DECO " "Elaborating entity \"DEC7SEG\" for hierarchy \"DEC7SEGVHDL:DECO\|DEC7SEG:DECO\"" {  } { { "DEC7SEGVHDL.vhd" "DECO" { Text "C:/Users/Joseph González/Documents/Lab2/DEC7SEGVHDL.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583098442984 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1583098443846 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1583098444282 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583098444282 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "30 " "Implemented 30 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1583098444407 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1583098444407 ""} { "Info" "ICUT_CUT_TM_LCELLS" "13 " "Implemented 13 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1583098444407 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1583098444407 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4869 " "Peak virtual memory: 4869 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1583098444457 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 01 15:34:04 2020 " "Processing ended: Sun Mar 01 15:34:04 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1583098444457 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1583098444457 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1583098444457 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1583098444457 ""}
