
BionicEvo.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007e58  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000039c  08007ff8  08007ff8  00017ff8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008394  08008394  000201d4  2**0
                  CONTENTS
  4 .ARM          00000008  08008394  08008394  00018394  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800839c  0800839c  000201d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800839c  0800839c  0001839c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080083a0  080083a0  000183a0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d4  20000000  080083a4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000344  200001d4  08008578  000201d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000518  08008578  00020518  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201d4  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020204  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000f2a3  00000000  00000000  00020247  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002349  00000000  00000000  0002f4ea  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000e88  00000000  00000000  00031838  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000b5f  00000000  00000000  000326c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000185d8  00000000  00000000  0003321f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00010644  00000000  00000000  0004b7f7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0009ad19  00000000  00000000  0005be3b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00004ec8  00000000  00000000  000f6b54  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000061  00000000  00000000  000fba1c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001d4 	.word	0x200001d4
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08007fe0 	.word	0x08007fe0

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001d8 	.word	0x200001d8
 80001dc:	08007fe0 	.word	0x08007fe0

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_uldivmod>:
 8000bb8:	b953      	cbnz	r3, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bba:	b94a      	cbnz	r2, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bbc:	2900      	cmp	r1, #0
 8000bbe:	bf08      	it	eq
 8000bc0:	2800      	cmpeq	r0, #0
 8000bc2:	bf1c      	itt	ne
 8000bc4:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000bc8:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000bcc:	f000 b970 	b.w	8000eb0 <__aeabi_idiv0>
 8000bd0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bd4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bd8:	f000 f806 	bl	8000be8 <__udivmoddi4>
 8000bdc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000be0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000be4:	b004      	add	sp, #16
 8000be6:	4770      	bx	lr

08000be8 <__udivmoddi4>:
 8000be8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bec:	9e08      	ldr	r6, [sp, #32]
 8000bee:	460d      	mov	r5, r1
 8000bf0:	4604      	mov	r4, r0
 8000bf2:	460f      	mov	r7, r1
 8000bf4:	2b00      	cmp	r3, #0
 8000bf6:	d14a      	bne.n	8000c8e <__udivmoddi4+0xa6>
 8000bf8:	428a      	cmp	r2, r1
 8000bfa:	4694      	mov	ip, r2
 8000bfc:	d965      	bls.n	8000cca <__udivmoddi4+0xe2>
 8000bfe:	fab2 f382 	clz	r3, r2
 8000c02:	b143      	cbz	r3, 8000c16 <__udivmoddi4+0x2e>
 8000c04:	fa02 fc03 	lsl.w	ip, r2, r3
 8000c08:	f1c3 0220 	rsb	r2, r3, #32
 8000c0c:	409f      	lsls	r7, r3
 8000c0e:	fa20 f202 	lsr.w	r2, r0, r2
 8000c12:	4317      	orrs	r7, r2
 8000c14:	409c      	lsls	r4, r3
 8000c16:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000c1a:	fa1f f58c 	uxth.w	r5, ip
 8000c1e:	fbb7 f1fe 	udiv	r1, r7, lr
 8000c22:	0c22      	lsrs	r2, r4, #16
 8000c24:	fb0e 7711 	mls	r7, lr, r1, r7
 8000c28:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000c2c:	fb01 f005 	mul.w	r0, r1, r5
 8000c30:	4290      	cmp	r0, r2
 8000c32:	d90a      	bls.n	8000c4a <__udivmoddi4+0x62>
 8000c34:	eb1c 0202 	adds.w	r2, ip, r2
 8000c38:	f101 37ff 	add.w	r7, r1, #4294967295	; 0xffffffff
 8000c3c:	f080 811c 	bcs.w	8000e78 <__udivmoddi4+0x290>
 8000c40:	4290      	cmp	r0, r2
 8000c42:	f240 8119 	bls.w	8000e78 <__udivmoddi4+0x290>
 8000c46:	3902      	subs	r1, #2
 8000c48:	4462      	add	r2, ip
 8000c4a:	1a12      	subs	r2, r2, r0
 8000c4c:	b2a4      	uxth	r4, r4
 8000c4e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c52:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c56:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000c5a:	fb00 f505 	mul.w	r5, r0, r5
 8000c5e:	42a5      	cmp	r5, r4
 8000c60:	d90a      	bls.n	8000c78 <__udivmoddi4+0x90>
 8000c62:	eb1c 0404 	adds.w	r4, ip, r4
 8000c66:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000c6a:	f080 8107 	bcs.w	8000e7c <__udivmoddi4+0x294>
 8000c6e:	42a5      	cmp	r5, r4
 8000c70:	f240 8104 	bls.w	8000e7c <__udivmoddi4+0x294>
 8000c74:	4464      	add	r4, ip
 8000c76:	3802      	subs	r0, #2
 8000c78:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c7c:	1b64      	subs	r4, r4, r5
 8000c7e:	2100      	movs	r1, #0
 8000c80:	b11e      	cbz	r6, 8000c8a <__udivmoddi4+0xa2>
 8000c82:	40dc      	lsrs	r4, r3
 8000c84:	2300      	movs	r3, #0
 8000c86:	e9c6 4300 	strd	r4, r3, [r6]
 8000c8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c8e:	428b      	cmp	r3, r1
 8000c90:	d908      	bls.n	8000ca4 <__udivmoddi4+0xbc>
 8000c92:	2e00      	cmp	r6, #0
 8000c94:	f000 80ed 	beq.w	8000e72 <__udivmoddi4+0x28a>
 8000c98:	2100      	movs	r1, #0
 8000c9a:	e9c6 0500 	strd	r0, r5, [r6]
 8000c9e:	4608      	mov	r0, r1
 8000ca0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ca4:	fab3 f183 	clz	r1, r3
 8000ca8:	2900      	cmp	r1, #0
 8000caa:	d149      	bne.n	8000d40 <__udivmoddi4+0x158>
 8000cac:	42ab      	cmp	r3, r5
 8000cae:	d302      	bcc.n	8000cb6 <__udivmoddi4+0xce>
 8000cb0:	4282      	cmp	r2, r0
 8000cb2:	f200 80f8 	bhi.w	8000ea6 <__udivmoddi4+0x2be>
 8000cb6:	1a84      	subs	r4, r0, r2
 8000cb8:	eb65 0203 	sbc.w	r2, r5, r3
 8000cbc:	2001      	movs	r0, #1
 8000cbe:	4617      	mov	r7, r2
 8000cc0:	2e00      	cmp	r6, #0
 8000cc2:	d0e2      	beq.n	8000c8a <__udivmoddi4+0xa2>
 8000cc4:	e9c6 4700 	strd	r4, r7, [r6]
 8000cc8:	e7df      	b.n	8000c8a <__udivmoddi4+0xa2>
 8000cca:	b902      	cbnz	r2, 8000cce <__udivmoddi4+0xe6>
 8000ccc:	deff      	udf	#255	; 0xff
 8000cce:	fab2 f382 	clz	r3, r2
 8000cd2:	2b00      	cmp	r3, #0
 8000cd4:	f040 8090 	bne.w	8000df8 <__udivmoddi4+0x210>
 8000cd8:	1a8a      	subs	r2, r1, r2
 8000cda:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cde:	fa1f fe8c 	uxth.w	lr, ip
 8000ce2:	2101      	movs	r1, #1
 8000ce4:	fbb2 f5f7 	udiv	r5, r2, r7
 8000ce8:	fb07 2015 	mls	r0, r7, r5, r2
 8000cec:	0c22      	lsrs	r2, r4, #16
 8000cee:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000cf2:	fb0e f005 	mul.w	r0, lr, r5
 8000cf6:	4290      	cmp	r0, r2
 8000cf8:	d908      	bls.n	8000d0c <__udivmoddi4+0x124>
 8000cfa:	eb1c 0202 	adds.w	r2, ip, r2
 8000cfe:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000d02:	d202      	bcs.n	8000d0a <__udivmoddi4+0x122>
 8000d04:	4290      	cmp	r0, r2
 8000d06:	f200 80cb 	bhi.w	8000ea0 <__udivmoddi4+0x2b8>
 8000d0a:	4645      	mov	r5, r8
 8000d0c:	1a12      	subs	r2, r2, r0
 8000d0e:	b2a4      	uxth	r4, r4
 8000d10:	fbb2 f0f7 	udiv	r0, r2, r7
 8000d14:	fb07 2210 	mls	r2, r7, r0, r2
 8000d18:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000d1c:	fb0e fe00 	mul.w	lr, lr, r0
 8000d20:	45a6      	cmp	lr, r4
 8000d22:	d908      	bls.n	8000d36 <__udivmoddi4+0x14e>
 8000d24:	eb1c 0404 	adds.w	r4, ip, r4
 8000d28:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000d2c:	d202      	bcs.n	8000d34 <__udivmoddi4+0x14c>
 8000d2e:	45a6      	cmp	lr, r4
 8000d30:	f200 80bb 	bhi.w	8000eaa <__udivmoddi4+0x2c2>
 8000d34:	4610      	mov	r0, r2
 8000d36:	eba4 040e 	sub.w	r4, r4, lr
 8000d3a:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000d3e:	e79f      	b.n	8000c80 <__udivmoddi4+0x98>
 8000d40:	f1c1 0720 	rsb	r7, r1, #32
 8000d44:	408b      	lsls	r3, r1
 8000d46:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d4a:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d4e:	fa05 f401 	lsl.w	r4, r5, r1
 8000d52:	fa20 f307 	lsr.w	r3, r0, r7
 8000d56:	40fd      	lsrs	r5, r7
 8000d58:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d5c:	4323      	orrs	r3, r4
 8000d5e:	fbb5 f8f9 	udiv	r8, r5, r9
 8000d62:	fa1f fe8c 	uxth.w	lr, ip
 8000d66:	fb09 5518 	mls	r5, r9, r8, r5
 8000d6a:	0c1c      	lsrs	r4, r3, #16
 8000d6c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000d70:	fb08 f50e 	mul.w	r5, r8, lr
 8000d74:	42a5      	cmp	r5, r4
 8000d76:	fa02 f201 	lsl.w	r2, r2, r1
 8000d7a:	fa00 f001 	lsl.w	r0, r0, r1
 8000d7e:	d90b      	bls.n	8000d98 <__udivmoddi4+0x1b0>
 8000d80:	eb1c 0404 	adds.w	r4, ip, r4
 8000d84:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000d88:	f080 8088 	bcs.w	8000e9c <__udivmoddi4+0x2b4>
 8000d8c:	42a5      	cmp	r5, r4
 8000d8e:	f240 8085 	bls.w	8000e9c <__udivmoddi4+0x2b4>
 8000d92:	f1a8 0802 	sub.w	r8, r8, #2
 8000d96:	4464      	add	r4, ip
 8000d98:	1b64      	subs	r4, r4, r5
 8000d9a:	b29d      	uxth	r5, r3
 8000d9c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000da0:	fb09 4413 	mls	r4, r9, r3, r4
 8000da4:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000da8:	fb03 fe0e 	mul.w	lr, r3, lr
 8000dac:	45a6      	cmp	lr, r4
 8000dae:	d908      	bls.n	8000dc2 <__udivmoddi4+0x1da>
 8000db0:	eb1c 0404 	adds.w	r4, ip, r4
 8000db4:	f103 35ff 	add.w	r5, r3, #4294967295	; 0xffffffff
 8000db8:	d26c      	bcs.n	8000e94 <__udivmoddi4+0x2ac>
 8000dba:	45a6      	cmp	lr, r4
 8000dbc:	d96a      	bls.n	8000e94 <__udivmoddi4+0x2ac>
 8000dbe:	3b02      	subs	r3, #2
 8000dc0:	4464      	add	r4, ip
 8000dc2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000dc6:	fba3 9502 	umull	r9, r5, r3, r2
 8000dca:	eba4 040e 	sub.w	r4, r4, lr
 8000dce:	42ac      	cmp	r4, r5
 8000dd0:	46c8      	mov	r8, r9
 8000dd2:	46ae      	mov	lr, r5
 8000dd4:	d356      	bcc.n	8000e84 <__udivmoddi4+0x29c>
 8000dd6:	d053      	beq.n	8000e80 <__udivmoddi4+0x298>
 8000dd8:	b156      	cbz	r6, 8000df0 <__udivmoddi4+0x208>
 8000dda:	ebb0 0208 	subs.w	r2, r0, r8
 8000dde:	eb64 040e 	sbc.w	r4, r4, lr
 8000de2:	fa04 f707 	lsl.w	r7, r4, r7
 8000de6:	40ca      	lsrs	r2, r1
 8000de8:	40cc      	lsrs	r4, r1
 8000dea:	4317      	orrs	r7, r2
 8000dec:	e9c6 7400 	strd	r7, r4, [r6]
 8000df0:	4618      	mov	r0, r3
 8000df2:	2100      	movs	r1, #0
 8000df4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000df8:	f1c3 0120 	rsb	r1, r3, #32
 8000dfc:	fa02 fc03 	lsl.w	ip, r2, r3
 8000e00:	fa20 f201 	lsr.w	r2, r0, r1
 8000e04:	fa25 f101 	lsr.w	r1, r5, r1
 8000e08:	409d      	lsls	r5, r3
 8000e0a:	432a      	orrs	r2, r5
 8000e0c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e10:	fa1f fe8c 	uxth.w	lr, ip
 8000e14:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e18:	fb07 1510 	mls	r5, r7, r0, r1
 8000e1c:	0c11      	lsrs	r1, r2, #16
 8000e1e:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000e22:	fb00 f50e 	mul.w	r5, r0, lr
 8000e26:	428d      	cmp	r5, r1
 8000e28:	fa04 f403 	lsl.w	r4, r4, r3
 8000e2c:	d908      	bls.n	8000e40 <__udivmoddi4+0x258>
 8000e2e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e32:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000e36:	d22f      	bcs.n	8000e98 <__udivmoddi4+0x2b0>
 8000e38:	428d      	cmp	r5, r1
 8000e3a:	d92d      	bls.n	8000e98 <__udivmoddi4+0x2b0>
 8000e3c:	3802      	subs	r0, #2
 8000e3e:	4461      	add	r1, ip
 8000e40:	1b49      	subs	r1, r1, r5
 8000e42:	b292      	uxth	r2, r2
 8000e44:	fbb1 f5f7 	udiv	r5, r1, r7
 8000e48:	fb07 1115 	mls	r1, r7, r5, r1
 8000e4c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e50:	fb05 f10e 	mul.w	r1, r5, lr
 8000e54:	4291      	cmp	r1, r2
 8000e56:	d908      	bls.n	8000e6a <__udivmoddi4+0x282>
 8000e58:	eb1c 0202 	adds.w	r2, ip, r2
 8000e5c:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000e60:	d216      	bcs.n	8000e90 <__udivmoddi4+0x2a8>
 8000e62:	4291      	cmp	r1, r2
 8000e64:	d914      	bls.n	8000e90 <__udivmoddi4+0x2a8>
 8000e66:	3d02      	subs	r5, #2
 8000e68:	4462      	add	r2, ip
 8000e6a:	1a52      	subs	r2, r2, r1
 8000e6c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000e70:	e738      	b.n	8000ce4 <__udivmoddi4+0xfc>
 8000e72:	4631      	mov	r1, r6
 8000e74:	4630      	mov	r0, r6
 8000e76:	e708      	b.n	8000c8a <__udivmoddi4+0xa2>
 8000e78:	4639      	mov	r1, r7
 8000e7a:	e6e6      	b.n	8000c4a <__udivmoddi4+0x62>
 8000e7c:	4610      	mov	r0, r2
 8000e7e:	e6fb      	b.n	8000c78 <__udivmoddi4+0x90>
 8000e80:	4548      	cmp	r0, r9
 8000e82:	d2a9      	bcs.n	8000dd8 <__udivmoddi4+0x1f0>
 8000e84:	ebb9 0802 	subs.w	r8, r9, r2
 8000e88:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000e8c:	3b01      	subs	r3, #1
 8000e8e:	e7a3      	b.n	8000dd8 <__udivmoddi4+0x1f0>
 8000e90:	4645      	mov	r5, r8
 8000e92:	e7ea      	b.n	8000e6a <__udivmoddi4+0x282>
 8000e94:	462b      	mov	r3, r5
 8000e96:	e794      	b.n	8000dc2 <__udivmoddi4+0x1da>
 8000e98:	4640      	mov	r0, r8
 8000e9a:	e7d1      	b.n	8000e40 <__udivmoddi4+0x258>
 8000e9c:	46d0      	mov	r8, sl
 8000e9e:	e77b      	b.n	8000d98 <__udivmoddi4+0x1b0>
 8000ea0:	3d02      	subs	r5, #2
 8000ea2:	4462      	add	r2, ip
 8000ea4:	e732      	b.n	8000d0c <__udivmoddi4+0x124>
 8000ea6:	4608      	mov	r0, r1
 8000ea8:	e70a      	b.n	8000cc0 <__udivmoddi4+0xd8>
 8000eaa:	4464      	add	r4, ip
 8000eac:	3802      	subs	r0, #2
 8000eae:	e742      	b.n	8000d36 <__udivmoddi4+0x14e>

08000eb0 <__aeabi_idiv0>:
 8000eb0:	4770      	bx	lr
 8000eb2:	bf00      	nop

08000eb4 <pot_serv_map>:
/*
 * @brief Maps potentiometer value (0-1023) to servo angle (0-180)
 * @param val potentiometer value
 * @retval int Servo angle
 */
int pot_serv_map(int val) {
 8000eb4:	b480      	push	{r7}
 8000eb6:	b083      	sub	sp, #12
 8000eb8:	af00      	add	r7, sp, #0
 8000eba:	6078      	str	r0, [r7, #4]
	return val/6204*180;
 8000ebc:	687b      	ldr	r3, [r7, #4]
 8000ebe:	4a07      	ldr	r2, [pc, #28]	; (8000edc <pot_serv_map+0x28>)
 8000ec0:	fb82 1203 	smull	r1, r2, r2, r3
 8000ec4:	12d2      	asrs	r2, r2, #11
 8000ec6:	17db      	asrs	r3, r3, #31
 8000ec8:	1ad3      	subs	r3, r2, r3
 8000eca:	22b4      	movs	r2, #180	; 0xb4
 8000ecc:	fb02 f303 	mul.w	r3, r2, r3
}
 8000ed0:	4618      	mov	r0, r3
 8000ed2:	370c      	adds	r7, #12
 8000ed4:	46bd      	mov	sp, r7
 8000ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eda:	4770      	bx	lr
 8000edc:	5482102d 	.word	0x5482102d

08000ee0 <serv_angle>:
/*
 * @brief Takes in an angle and returns a PWM vaue
 * @param angle Desired servo angle
 * @retval int PWM value
 */
int serv_angle(int angle) {
 8000ee0:	b480      	push	{r7}
 8000ee2:	b083      	sub	sp, #12
 8000ee4:	af00      	add	r7, sp, #0
 8000ee6:	6078      	str	r0, [r7, #4]
	if (angle > 180) {
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	2bb4      	cmp	r3, #180	; 0xb4
 8000eec:	dd02      	ble.n	8000ef4 <serv_angle+0x14>
		angle = 180;
 8000eee:	23b4      	movs	r3, #180	; 0xb4
 8000ef0:	607b      	str	r3, [r7, #4]
 8000ef2:	e004      	b.n	8000efe <serv_angle+0x1e>
	} else if (angle < 0) {
 8000ef4:	687b      	ldr	r3, [r7, #4]
 8000ef6:	2b00      	cmp	r3, #0
 8000ef8:	da01      	bge.n	8000efe <serv_angle+0x1e>
		angle = 0;
 8000efa:	2300      	movs	r3, #0
 8000efc:	607b      	str	r3, [r7, #4]
	}

	return BASE + INC*angle;
 8000efe:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8000f02:	461a      	mov	r2, r3
 8000f04:	230a      	movs	r3, #10
 8000f06:	4619      	mov	r1, r3
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	fb01 f303 	mul.w	r3, r1, r3
 8000f0e:	4413      	add	r3, r2
}
 8000f10:	4618      	mov	r0, r3
 8000f12:	370c      	adds	r7, #12
 8000f14:	46bd      	mov	sp, r7
 8000f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f1a:	4770      	bx	lr

08000f1c <HAL_ADC_ConvCpltCallback>:

uint8_t convCompleted = 0;

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc) {
 8000f1c:	b480      	push	{r7}
 8000f1e:	b083      	sub	sp, #12
 8000f20:	af00      	add	r7, sp, #0
 8000f22:	6078      	str	r0, [r7, #4]
	convCompleted = 1;
 8000f24:	4b04      	ldr	r3, [pc, #16]	; (8000f38 <HAL_ADC_ConvCpltCallback+0x1c>)
 8000f26:	2201      	movs	r2, #1
 8000f28:	701a      	strb	r2, [r3, #0]
}
 8000f2a:	bf00      	nop
 8000f2c:	370c      	adds	r7, #12
 8000f2e:	46bd      	mov	sp, r7
 8000f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f34:	4770      	bx	lr
 8000f36:	bf00      	nop
 8000f38:	200003c0 	.word	0x200003c0

08000f3c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f3c:	b580      	push	{r7, lr}
 8000f3e:	b094      	sub	sp, #80	; 0x50
 8000f40:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f42:	f000 ff7b 	bl	8001e3c <HAL_Init>
  /* USER CODE BEGIN Init */
  uint16_t values[6];
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f46:	f000 f8f5 	bl	8001134 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f4a:	f000 fbf1 	bl	8001730 <MX_GPIO_Init>
  MX_DMA_Init();
 8000f4e:	f000 fbcf 	bl	80016f0 <MX_DMA_Init>
  MX_TIM2_Init();
 8000f52:	f000 faa1 	bl	8001498 <MX_TIM2_Init>
  MX_TIM1_Init();
 8000f56:	f000 f9f3 	bl	8001340 <MX_TIM1_Init>
  MX_TIM3_Init();
 8000f5a:	f000 fb1d 	bl	8001598 <MX_TIM3_Init>
  MX_ADC1_Init();
 8000f5e:	f000 f953 	bl	8001208 <MX_ADC1_Init>
  MX_USART6_UART_Init();
 8000f62:	f000 fb9b 	bl	800169c <MX_USART6_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_ADC_Start_DMA(&hadc1,(uint32_t *) rawValues, 6);
 8000f66:	2206      	movs	r2, #6
 8000f68:	496a      	ldr	r1, [pc, #424]	; (8001114 <main+0x1d8>)
 8000f6a:	486b      	ldr	r0, [pc, #428]	; (8001118 <main+0x1dc>)
 8000f6c:	f001 f92c 	bl	80021c8 <HAL_ADC_Start_DMA>

  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 8000f70:	2108      	movs	r1, #8
 8000f72:	486a      	ldr	r0, [pc, #424]	; (800111c <main+0x1e0>)
 8000f74:	f003 f826 	bl	8003fc4 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 8000f78:	2104      	movs	r1, #4
 8000f7a:	4869      	ldr	r0, [pc, #420]	; (8001120 <main+0x1e4>)
 8000f7c:	f003 f822 	bl	8003fc4 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 8000f80:	2104      	movs	r1, #4
 8000f82:	4868      	ldr	r0, [pc, #416]	; (8001124 <main+0x1e8>)
 8000f84:	f003 f81e 	bl	8003fc4 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8000f88:	2100      	movs	r1, #0
 8000f8a:	4866      	ldr	r0, [pc, #408]	; (8001124 <main+0x1e8>)
 8000f8c:	f003 f81a 	bl	8003fc4 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 8000f90:	2108      	movs	r1, #8
 8000f92:	4863      	ldr	r0, [pc, #396]	; (8001120 <main+0x1e4>)
 8000f94:	f003 f816 	bl	8003fc4 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8000f98:	2100      	movs	r1, #0
 8000f9a:	4860      	ldr	r0, [pc, #384]	; (800111c <main+0x1e0>)
 8000f9c:	f003 f812 	bl	8003fc4 <HAL_TIM_PWM_Start>


  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_3, serv_angle(0));
 8000fa0:	2000      	movs	r0, #0
 8000fa2:	f7ff ff9d 	bl	8000ee0 <serv_angle>
 8000fa6:	4602      	mov	r2, r0
 8000fa8:	4b5c      	ldr	r3, [pc, #368]	; (800111c <main+0x1e0>)
 8000faa:	681b      	ldr	r3, [r3, #0]
 8000fac:	63da      	str	r2, [r3, #60]	; 0x3c
  __HAL_TIM_SET_COMPARE(&htim2,TIM_CHANNEL_2, serv_angle(0));
 8000fae:	2000      	movs	r0, #0
 8000fb0:	f7ff ff96 	bl	8000ee0 <serv_angle>
 8000fb4:	4602      	mov	r2, r0
 8000fb6:	4b5a      	ldr	r3, [pc, #360]	; (8001120 <main+0x1e4>)
 8000fb8:	681b      	ldr	r3, [r3, #0]
 8000fba:	639a      	str	r2, [r3, #56]	; 0x38
  __HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_2, serv_angle(0));
 8000fbc:	2000      	movs	r0, #0
 8000fbe:	f7ff ff8f 	bl	8000ee0 <serv_angle>
 8000fc2:	4602      	mov	r2, r0
 8000fc4:	4b57      	ldr	r3, [pc, #348]	; (8001124 <main+0x1e8>)
 8000fc6:	681b      	ldr	r3, [r3, #0]
 8000fc8:	639a      	str	r2, [r3, #56]	; 0x38
  __HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_1, serv_angle(0));
 8000fca:	2000      	movs	r0, #0
 8000fcc:	f7ff ff88 	bl	8000ee0 <serv_angle>
 8000fd0:	4602      	mov	r2, r0
 8000fd2:	4b54      	ldr	r3, [pc, #336]	; (8001124 <main+0x1e8>)
 8000fd4:	681b      	ldr	r3, [r3, #0]
 8000fd6:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_TIM_SET_COMPARE(&htim2,TIM_CHANNEL_3, serv_angle(0));
 8000fd8:	2000      	movs	r0, #0
 8000fda:	f7ff ff81 	bl	8000ee0 <serv_angle>
 8000fde:	4602      	mov	r2, r0
 8000fe0:	4b4f      	ldr	r3, [pc, #316]	; (8001120 <main+0x1e4>)
 8000fe2:	681b      	ldr	r3, [r3, #0]
 8000fe4:	63da      	str	r2, [r3, #60]	; 0x3c
  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_1, serv_angle(0));
 8000fe6:	2000      	movs	r0, #0
 8000fe8:	f7ff ff7a 	bl	8000ee0 <serv_angle>
 8000fec:	4602      	mov	r2, r0
 8000fee:	4b4b      	ldr	r3, [pc, #300]	; (800111c <main+0x1e0>)
 8000ff0:	681b      	ldr	r3, [r3, #0]
 8000ff2:	635a      	str	r2, [r3, #52]	; 0x34
  /* USER CODE BEGIN WHILE */
  while (1) {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  while (!convCompleted);
 8000ff4:	bf00      	nop
 8000ff6:	4b4c      	ldr	r3, [pc, #304]	; (8001128 <main+0x1ec>)
 8000ff8:	781b      	ldrb	r3, [r3, #0]
 8000ffa:	2b00      	cmp	r3, #0
 8000ffc:	d0fb      	beq.n	8000ff6 <main+0xba>
	  for (uint8_t i = 0; i < hadc1.Init.NbrOfConversion; ++i) {
 8000ffe:	2300      	movs	r3, #0
 8001000:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
 8001004:	e01d      	b.n	8001042 <main+0x106>
		  for (uint8_t j = 0; j < 6; ++j) {
 8001006:	2300      	movs	r3, #0
 8001008:	f887 304e 	strb.w	r3, [r7, #78]	; 0x4e
 800100c:	e010      	b.n	8001030 <main+0xf4>
			  values[j] = (uint16_t) rawValues[j];
 800100e:	f897 204e 	ldrb.w	r2, [r7, #78]	; 0x4e
 8001012:	f897 304e 	ldrb.w	r3, [r7, #78]	; 0x4e
 8001016:	493f      	ldr	r1, [pc, #252]	; (8001114 <main+0x1d8>)
 8001018:	f831 2012 	ldrh.w	r2, [r1, r2, lsl #1]
 800101c:	005b      	lsls	r3, r3, #1
 800101e:	3350      	adds	r3, #80	; 0x50
 8001020:	443b      	add	r3, r7
 8001022:	f823 2c10 	strh.w	r2, [r3, #-16]
		  for (uint8_t j = 0; j < 6; ++j) {
 8001026:	f897 304e 	ldrb.w	r3, [r7, #78]	; 0x4e
 800102a:	3301      	adds	r3, #1
 800102c:	f887 304e 	strb.w	r3, [r7, #78]	; 0x4e
 8001030:	f897 304e 	ldrb.w	r3, [r7, #78]	; 0x4e
 8001034:	2b05      	cmp	r3, #5
 8001036:	d9ea      	bls.n	800100e <main+0xd2>
	  for (uint8_t i = 0; i < hadc1.Init.NbrOfConversion; ++i) {
 8001038:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800103c:	3301      	adds	r3, #1
 800103e:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
 8001042:	f897 204f 	ldrb.w	r2, [r7, #79]	; 0x4f
 8001046:	4b34      	ldr	r3, [pc, #208]	; (8001118 <main+0x1dc>)
 8001048:	69db      	ldr	r3, [r3, #28]
 800104a:	429a      	cmp	r2, r3
 800104c:	d3db      	bcc.n	8001006 <main+0xca>
		  }
	  }

  	  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_3,serv_angle(pot_serv_map(values[0])));
 800104e:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8001052:	4618      	mov	r0, r3
 8001054:	f7ff ff2e 	bl	8000eb4 <pot_serv_map>
 8001058:	4603      	mov	r3, r0
 800105a:	4618      	mov	r0, r3
 800105c:	f7ff ff40 	bl	8000ee0 <serv_angle>
 8001060:	4602      	mov	r2, r0
 8001062:	4b2e      	ldr	r3, [pc, #184]	; (800111c <main+0x1e0>)
 8001064:	681b      	ldr	r3, [r3, #0]
 8001066:	63da      	str	r2, [r3, #60]	; 0x3c
  	  __HAL_TIM_SET_COMPARE(&htim2,TIM_CHANNEL_2,serv_angle(pot_serv_map(values[1])));
 8001068:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 800106c:	4618      	mov	r0, r3
 800106e:	f7ff ff21 	bl	8000eb4 <pot_serv_map>
 8001072:	4603      	mov	r3, r0
 8001074:	4618      	mov	r0, r3
 8001076:	f7ff ff33 	bl	8000ee0 <serv_angle>
 800107a:	4602      	mov	r2, r0
 800107c:	4b28      	ldr	r3, [pc, #160]	; (8001120 <main+0x1e4>)
 800107e:	681b      	ldr	r3, [r3, #0]
 8001080:	639a      	str	r2, [r3, #56]	; 0x38
  	  __HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_2,serv_angle(pot_serv_map(values[2])));
 8001082:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8001086:	4618      	mov	r0, r3
 8001088:	f7ff ff14 	bl	8000eb4 <pot_serv_map>
 800108c:	4603      	mov	r3, r0
 800108e:	4618      	mov	r0, r3
 8001090:	f7ff ff26 	bl	8000ee0 <serv_angle>
 8001094:	4602      	mov	r2, r0
 8001096:	4b23      	ldr	r3, [pc, #140]	; (8001124 <main+0x1e8>)
 8001098:	681b      	ldr	r3, [r3, #0]
 800109a:	639a      	str	r2, [r3, #56]	; 0x38
  	  __HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_1,serv_angle(pot_serv_map(values[3])));
 800109c:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 80010a0:	4618      	mov	r0, r3
 80010a2:	f7ff ff07 	bl	8000eb4 <pot_serv_map>
 80010a6:	4603      	mov	r3, r0
 80010a8:	4618      	mov	r0, r3
 80010aa:	f7ff ff19 	bl	8000ee0 <serv_angle>
 80010ae:	4602      	mov	r2, r0
 80010b0:	4b1c      	ldr	r3, [pc, #112]	; (8001124 <main+0x1e8>)
 80010b2:	681b      	ldr	r3, [r3, #0]
 80010b4:	635a      	str	r2, [r3, #52]	; 0x34
  	  __HAL_TIM_SET_COMPARE(&htim2,TIM_CHANNEL_3,serv_angle(pot_serv_map(values[4])));
 80010b6:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 80010ba:	4618      	mov	r0, r3
 80010bc:	f7ff fefa 	bl	8000eb4 <pot_serv_map>
 80010c0:	4603      	mov	r3, r0
 80010c2:	4618      	mov	r0, r3
 80010c4:	f7ff ff0c 	bl	8000ee0 <serv_angle>
 80010c8:	4602      	mov	r2, r0
 80010ca:	4b15      	ldr	r3, [pc, #84]	; (8001120 <main+0x1e4>)
 80010cc:	681b      	ldr	r3, [r3, #0]
 80010ce:	63da      	str	r2, [r3, #60]	; 0x3c
  	  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_1,serv_angle(pot_serv_map(values[5])));
 80010d0:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 80010d4:	4618      	mov	r0, r3
 80010d6:	f7ff feed 	bl	8000eb4 <pot_serv_map>
 80010da:	4603      	mov	r3, r0
 80010dc:	4618      	mov	r0, r3
 80010de:	f7ff feff 	bl	8000ee0 <serv_angle>
 80010e2:	4602      	mov	r2, r0
 80010e4:	4b0d      	ldr	r3, [pc, #52]	; (800111c <main+0x1e0>)
 80010e6:	681b      	ldr	r3, [r3, #0]
 80010e8:	635a      	str	r2, [r3, #52]	; 0x34
  //		  __HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_1, serv_angle(180));
  //		  __HAL_TIM_SET_COMPARE(&htim2,TIM_CHANNEL_3, serv_angle(180));
  //		  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_1, serv_angle(180));
  //	  }

  	  sprintf(msg,"%d\r\n", values[0]);
 80010ea:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 80010ee:	461a      	mov	r2, r3
 80010f0:	463b      	mov	r3, r7
 80010f2:	490e      	ldr	r1, [pc, #56]	; (800112c <main+0x1f0>)
 80010f4:	4618      	mov	r0, r3
 80010f6:	f004 fe15 	bl	8005d24 <siprintf>
  	  HAL_UART_Transmit(&huart6, (uint8_t *)msg, strlen(msg), HAL_MAX_DELAY);
 80010fa:	463b      	mov	r3, r7
 80010fc:	4618      	mov	r0, r3
 80010fe:	f7ff f8bf 	bl	8000280 <strlen>
 8001102:	4603      	mov	r3, r0
 8001104:	b29a      	uxth	r2, r3
 8001106:	4639      	mov	r1, r7
 8001108:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800110c:	4808      	ldr	r0, [pc, #32]	; (8001130 <main+0x1f4>)
 800110e:	f003 fd6c 	bl	8004bea <HAL_UART_Transmit>
  while (1) {
 8001112:	e76f      	b.n	8000ff4 <main+0xb8>
 8001114:	200003b4 	.word	0x200003b4
 8001118:	200001f0 	.word	0x200001f0
 800111c:	20000298 	.word	0x20000298
 8001120:	200002e0 	.word	0x200002e0
 8001124:	20000328 	.word	0x20000328
 8001128:	200003c0 	.word	0x200003c0
 800112c:	08007ff8 	.word	0x08007ff8
 8001130:	20000370 	.word	0x20000370

08001134 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001134:	b580      	push	{r7, lr}
 8001136:	b094      	sub	sp, #80	; 0x50
 8001138:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800113a:	f107 0320 	add.w	r3, r7, #32
 800113e:	2230      	movs	r2, #48	; 0x30
 8001140:	2100      	movs	r1, #0
 8001142:	4618      	mov	r0, r3
 8001144:	f004 fe51 	bl	8005dea <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001148:	f107 030c 	add.w	r3, r7, #12
 800114c:	2200      	movs	r2, #0
 800114e:	601a      	str	r2, [r3, #0]
 8001150:	605a      	str	r2, [r3, #4]
 8001152:	609a      	str	r2, [r3, #8]
 8001154:	60da      	str	r2, [r3, #12]
 8001156:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001158:	2300      	movs	r3, #0
 800115a:	60bb      	str	r3, [r7, #8]
 800115c:	4b28      	ldr	r3, [pc, #160]	; (8001200 <SystemClock_Config+0xcc>)
 800115e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001160:	4a27      	ldr	r2, [pc, #156]	; (8001200 <SystemClock_Config+0xcc>)
 8001162:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001166:	6413      	str	r3, [r2, #64]	; 0x40
 8001168:	4b25      	ldr	r3, [pc, #148]	; (8001200 <SystemClock_Config+0xcc>)
 800116a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800116c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001170:	60bb      	str	r3, [r7, #8]
 8001172:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8001174:	2300      	movs	r3, #0
 8001176:	607b      	str	r3, [r7, #4]
 8001178:	4b22      	ldr	r3, [pc, #136]	; (8001204 <SystemClock_Config+0xd0>)
 800117a:	681b      	ldr	r3, [r3, #0]
 800117c:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001180:	4a20      	ldr	r2, [pc, #128]	; (8001204 <SystemClock_Config+0xd0>)
 8001182:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001186:	6013      	str	r3, [r2, #0]
 8001188:	4b1e      	ldr	r3, [pc, #120]	; (8001204 <SystemClock_Config+0xd0>)
 800118a:	681b      	ldr	r3, [r3, #0]
 800118c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001190:	607b      	str	r3, [r7, #4]
 8001192:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001194:	2301      	movs	r3, #1
 8001196:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001198:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800119c:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800119e:	2302      	movs	r3, #2
 80011a0:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80011a2:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80011a6:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80011a8:	2304      	movs	r3, #4
 80011aa:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 144;
 80011ac:	2390      	movs	r3, #144	; 0x90
 80011ae:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80011b0:	2304      	movs	r3, #4
 80011b2:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80011b4:	2304      	movs	r3, #4
 80011b6:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80011b8:	f107 0320 	add.w	r3, r7, #32
 80011bc:	4618      	mov	r0, r3
 80011be:	f002 f9c1 	bl	8003544 <HAL_RCC_OscConfig>
 80011c2:	4603      	mov	r3, r0
 80011c4:	2b00      	cmp	r3, #0
 80011c6:	d001      	beq.n	80011cc <SystemClock_Config+0x98>
  {
    Error_Handler();
 80011c8:	f000 faf6 	bl	80017b8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80011cc:	230f      	movs	r3, #15
 80011ce:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80011d0:	2302      	movs	r3, #2
 80011d2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80011d4:	2300      	movs	r3, #0
 80011d6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80011d8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80011dc:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80011de:	2300      	movs	r3, #0
 80011e0:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80011e2:	f107 030c 	add.w	r3, r7, #12
 80011e6:	2102      	movs	r1, #2
 80011e8:	4618      	mov	r0, r3
 80011ea:	f002 fc23 	bl	8003a34 <HAL_RCC_ClockConfig>
 80011ee:	4603      	mov	r3, r0
 80011f0:	2b00      	cmp	r3, #0
 80011f2:	d001      	beq.n	80011f8 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 80011f4:	f000 fae0 	bl	80017b8 <Error_Handler>
  }
}
 80011f8:	bf00      	nop
 80011fa:	3750      	adds	r7, #80	; 0x50
 80011fc:	46bd      	mov	sp, r7
 80011fe:	bd80      	pop	{r7, pc}
 8001200:	40023800 	.word	0x40023800
 8001204:	40007000 	.word	0x40007000

08001208 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001208:	b580      	push	{r7, lr}
 800120a:	b084      	sub	sp, #16
 800120c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800120e:	463b      	mov	r3, r7
 8001210:	2200      	movs	r2, #0
 8001212:	601a      	str	r2, [r3, #0]
 8001214:	605a      	str	r2, [r3, #4]
 8001216:	609a      	str	r2, [r3, #8]
 8001218:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800121a:	4b46      	ldr	r3, [pc, #280]	; (8001334 <MX_ADC1_Init+0x12c>)
 800121c:	4a46      	ldr	r2, [pc, #280]	; (8001338 <MX_ADC1_Init+0x130>)
 800121e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8001220:	4b44      	ldr	r3, [pc, #272]	; (8001334 <MX_ADC1_Init+0x12c>)
 8001222:	2200      	movs	r2, #0
 8001224:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001226:	4b43      	ldr	r3, [pc, #268]	; (8001334 <MX_ADC1_Init+0x12c>)
 8001228:	2200      	movs	r2, #0
 800122a:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 800122c:	4b41      	ldr	r3, [pc, #260]	; (8001334 <MX_ADC1_Init+0x12c>)
 800122e:	2201      	movs	r2, #1
 8001230:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001232:	4b40      	ldr	r3, [pc, #256]	; (8001334 <MX_ADC1_Init+0x12c>)
 8001234:	2200      	movs	r2, #0
 8001236:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001238:	4b3e      	ldr	r3, [pc, #248]	; (8001334 <MX_ADC1_Init+0x12c>)
 800123a:	2200      	movs	r2, #0
 800123c:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001240:	4b3c      	ldr	r3, [pc, #240]	; (8001334 <MX_ADC1_Init+0x12c>)
 8001242:	2200      	movs	r2, #0
 8001244:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001246:	4b3b      	ldr	r3, [pc, #236]	; (8001334 <MX_ADC1_Init+0x12c>)
 8001248:	4a3c      	ldr	r2, [pc, #240]	; (800133c <MX_ADC1_Init+0x134>)
 800124a:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800124c:	4b39      	ldr	r3, [pc, #228]	; (8001334 <MX_ADC1_Init+0x12c>)
 800124e:	2200      	movs	r2, #0
 8001250:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 6;
 8001252:	4b38      	ldr	r3, [pc, #224]	; (8001334 <MX_ADC1_Init+0x12c>)
 8001254:	2206      	movs	r2, #6
 8001256:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001258:	4b36      	ldr	r3, [pc, #216]	; (8001334 <MX_ADC1_Init+0x12c>)
 800125a:	2200      	movs	r2, #0
 800125c:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001260:	4b34      	ldr	r3, [pc, #208]	; (8001334 <MX_ADC1_Init+0x12c>)
 8001262:	2201      	movs	r2, #1
 8001264:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001266:	4833      	ldr	r0, [pc, #204]	; (8001334 <MX_ADC1_Init+0x12c>)
 8001268:	f000 fe5a 	bl	8001f20 <HAL_ADC_Init>
 800126c:	4603      	mov	r3, r0
 800126e:	2b00      	cmp	r3, #0
 8001270:	d001      	beq.n	8001276 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8001272:	f000 faa1 	bl	80017b8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8001276:	2300      	movs	r3, #0
 8001278:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800127a:	2301      	movs	r3, #1
 800127c:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 800127e:	2307      	movs	r3, #7
 8001280:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001282:	463b      	mov	r3, r7
 8001284:	4619      	mov	r1, r3
 8001286:	482b      	ldr	r0, [pc, #172]	; (8001334 <MX_ADC1_Init+0x12c>)
 8001288:	f001 f8ac 	bl	80023e4 <HAL_ADC_ConfigChannel>
 800128c:	4603      	mov	r3, r0
 800128e:	2b00      	cmp	r3, #0
 8001290:	d001      	beq.n	8001296 <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 8001292:	f000 fa91 	bl	80017b8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8001296:	2301      	movs	r3, #1
 8001298:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 800129a:	2302      	movs	r3, #2
 800129c:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800129e:	463b      	mov	r3, r7
 80012a0:	4619      	mov	r1, r3
 80012a2:	4824      	ldr	r0, [pc, #144]	; (8001334 <MX_ADC1_Init+0x12c>)
 80012a4:	f001 f89e 	bl	80023e4 <HAL_ADC_ConfigChannel>
 80012a8:	4603      	mov	r3, r0
 80012aa:	2b00      	cmp	r3, #0
 80012ac:	d001      	beq.n	80012b2 <MX_ADC1_Init+0xaa>
  {
    Error_Handler();
 80012ae:	f000 fa83 	bl	80017b8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 80012b2:	2304      	movs	r3, #4
 80012b4:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 80012b6:	2303      	movs	r3, #3
 80012b8:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_144CYCLES;
 80012ba:	2306      	movs	r3, #6
 80012bc:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80012be:	463b      	mov	r3, r7
 80012c0:	4619      	mov	r1, r3
 80012c2:	481c      	ldr	r0, [pc, #112]	; (8001334 <MX_ADC1_Init+0x12c>)
 80012c4:	f001 f88e 	bl	80023e4 <HAL_ADC_ConfigChannel>
 80012c8:	4603      	mov	r3, r0
 80012ca:	2b00      	cmp	r3, #0
 80012cc:	d001      	beq.n	80012d2 <MX_ADC1_Init+0xca>
  {
    Error_Handler();
 80012ce:	f000 fa73 	bl	80017b8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 80012d2:	2308      	movs	r3, #8
 80012d4:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 4;
 80012d6:	2304      	movs	r3, #4
 80012d8:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 80012da:	2307      	movs	r3, #7
 80012dc:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80012de:	463b      	mov	r3, r7
 80012e0:	4619      	mov	r1, r3
 80012e2:	4814      	ldr	r0, [pc, #80]	; (8001334 <MX_ADC1_Init+0x12c>)
 80012e4:	f001 f87e 	bl	80023e4 <HAL_ADC_ConfigChannel>
 80012e8:	4603      	mov	r3, r0
 80012ea:	2b00      	cmp	r3, #0
 80012ec:	d001      	beq.n	80012f2 <MX_ADC1_Init+0xea>
  {
    Error_Handler();
 80012ee:	f000 fa63 	bl	80017b8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 80012f2:	230a      	movs	r3, #10
 80012f4:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 5;
 80012f6:	2305      	movs	r3, #5
 80012f8:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80012fa:	463b      	mov	r3, r7
 80012fc:	4619      	mov	r1, r3
 80012fe:	480d      	ldr	r0, [pc, #52]	; (8001334 <MX_ADC1_Init+0x12c>)
 8001300:	f001 f870 	bl	80023e4 <HAL_ADC_ConfigChannel>
 8001304:	4603      	mov	r3, r0
 8001306:	2b00      	cmp	r3, #0
 8001308:	d001      	beq.n	800130e <MX_ADC1_Init+0x106>
  {
    Error_Handler();
 800130a:	f000 fa55 	bl	80017b8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_11;
 800130e:	230b      	movs	r3, #11
 8001310:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 6;
 8001312:	2306      	movs	r3, #6
 8001314:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001316:	463b      	mov	r3, r7
 8001318:	4619      	mov	r1, r3
 800131a:	4806      	ldr	r0, [pc, #24]	; (8001334 <MX_ADC1_Init+0x12c>)
 800131c:	f001 f862 	bl	80023e4 <HAL_ADC_ConfigChannel>
 8001320:	4603      	mov	r3, r0
 8001322:	2b00      	cmp	r3, #0
 8001324:	d001      	beq.n	800132a <MX_ADC1_Init+0x122>
  {
    Error_Handler();
 8001326:	f000 fa47 	bl	80017b8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800132a:	bf00      	nop
 800132c:	3710      	adds	r7, #16
 800132e:	46bd      	mov	sp, r7
 8001330:	bd80      	pop	{r7, pc}
 8001332:	bf00      	nop
 8001334:	200001f0 	.word	0x200001f0
 8001338:	40012000 	.word	0x40012000
 800133c:	0f000001 	.word	0x0f000001

08001340 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001340:	b580      	push	{r7, lr}
 8001342:	b096      	sub	sp, #88	; 0x58
 8001344:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001346:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800134a:	2200      	movs	r2, #0
 800134c:	601a      	str	r2, [r3, #0]
 800134e:	605a      	str	r2, [r3, #4]
 8001350:	609a      	str	r2, [r3, #8]
 8001352:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001354:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001358:	2200      	movs	r2, #0
 800135a:	601a      	str	r2, [r3, #0]
 800135c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800135e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001362:	2200      	movs	r2, #0
 8001364:	601a      	str	r2, [r3, #0]
 8001366:	605a      	str	r2, [r3, #4]
 8001368:	609a      	str	r2, [r3, #8]
 800136a:	60da      	str	r2, [r3, #12]
 800136c:	611a      	str	r2, [r3, #16]
 800136e:	615a      	str	r2, [r3, #20]
 8001370:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001372:	1d3b      	adds	r3, r7, #4
 8001374:	2220      	movs	r2, #32
 8001376:	2100      	movs	r1, #0
 8001378:	4618      	mov	r0, r3
 800137a:	f004 fd36 	bl	8005dea <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800137e:	4b44      	ldr	r3, [pc, #272]	; (8001490 <MX_TIM1_Init+0x150>)
 8001380:	4a44      	ldr	r2, [pc, #272]	; (8001494 <MX_TIM1_Init+0x154>)
 8001382:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 72;
 8001384:	4b42      	ldr	r3, [pc, #264]	; (8001490 <MX_TIM1_Init+0x150>)
 8001386:	2248      	movs	r2, #72	; 0x48
 8001388:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800138a:	4b41      	ldr	r3, [pc, #260]	; (8001490 <MX_TIM1_Init+0x150>)
 800138c:	2200      	movs	r2, #0
 800138e:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 20000;
 8001390:	4b3f      	ldr	r3, [pc, #252]	; (8001490 <MX_TIM1_Init+0x150>)
 8001392:	f644 6220 	movw	r2, #20000	; 0x4e20
 8001396:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001398:	4b3d      	ldr	r3, [pc, #244]	; (8001490 <MX_TIM1_Init+0x150>)
 800139a:	2200      	movs	r2, #0
 800139c:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800139e:	4b3c      	ldr	r3, [pc, #240]	; (8001490 <MX_TIM1_Init+0x150>)
 80013a0:	2200      	movs	r2, #0
 80013a2:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80013a4:	4b3a      	ldr	r3, [pc, #232]	; (8001490 <MX_TIM1_Init+0x150>)
 80013a6:	2280      	movs	r2, #128	; 0x80
 80013a8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80013aa:	4839      	ldr	r0, [pc, #228]	; (8001490 <MX_TIM1_Init+0x150>)
 80013ac:	f002 fd62 	bl	8003e74 <HAL_TIM_Base_Init>
 80013b0:	4603      	mov	r3, r0
 80013b2:	2b00      	cmp	r3, #0
 80013b4:	d001      	beq.n	80013ba <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 80013b6:	f000 f9ff 	bl	80017b8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80013ba:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80013be:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80013c0:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80013c4:	4619      	mov	r1, r3
 80013c6:	4832      	ldr	r0, [pc, #200]	; (8001490 <MX_TIM1_Init+0x150>)
 80013c8:	f002 ff6e 	bl	80042a8 <HAL_TIM_ConfigClockSource>
 80013cc:	4603      	mov	r3, r0
 80013ce:	2b00      	cmp	r3, #0
 80013d0:	d001      	beq.n	80013d6 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 80013d2:	f000 f9f1 	bl	80017b8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80013d6:	482e      	ldr	r0, [pc, #184]	; (8001490 <MX_TIM1_Init+0x150>)
 80013d8:	f002 fd9b 	bl	8003f12 <HAL_TIM_PWM_Init>
 80013dc:	4603      	mov	r3, r0
 80013de:	2b00      	cmp	r3, #0
 80013e0:	d001      	beq.n	80013e6 <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 80013e2:	f000 f9e9 	bl	80017b8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80013e6:	2300      	movs	r3, #0
 80013e8:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80013ea:	2300      	movs	r3, #0
 80013ec:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80013ee:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80013f2:	4619      	mov	r1, r3
 80013f4:	4826      	ldr	r0, [pc, #152]	; (8001490 <MX_TIM1_Init+0x150>)
 80013f6:	f003 faeb 	bl	80049d0 <HAL_TIMEx_MasterConfigSynchronization>
 80013fa:	4603      	mov	r3, r0
 80013fc:	2b00      	cmp	r3, #0
 80013fe:	d001      	beq.n	8001404 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8001400:	f000 f9da 	bl	80017b8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001404:	2360      	movs	r3, #96	; 0x60
 8001406:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8001408:	2300      	movs	r3, #0
 800140a:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800140c:	2300      	movs	r3, #0
 800140e:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001410:	2300      	movs	r3, #0
 8001412:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001414:	2300      	movs	r3, #0
 8001416:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001418:	2300      	movs	r3, #0
 800141a:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800141c:	2300      	movs	r3, #0
 800141e:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001420:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001424:	2200      	movs	r2, #0
 8001426:	4619      	mov	r1, r3
 8001428:	4819      	ldr	r0, [pc, #100]	; (8001490 <MX_TIM1_Init+0x150>)
 800142a:	f002 fe7b 	bl	8004124 <HAL_TIM_PWM_ConfigChannel>
 800142e:	4603      	mov	r3, r0
 8001430:	2b00      	cmp	r3, #0
 8001432:	d001      	beq.n	8001438 <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 8001434:	f000 f9c0 	bl	80017b8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001438:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800143c:	2208      	movs	r2, #8
 800143e:	4619      	mov	r1, r3
 8001440:	4813      	ldr	r0, [pc, #76]	; (8001490 <MX_TIM1_Init+0x150>)
 8001442:	f002 fe6f 	bl	8004124 <HAL_TIM_PWM_ConfigChannel>
 8001446:	4603      	mov	r3, r0
 8001448:	2b00      	cmp	r3, #0
 800144a:	d001      	beq.n	8001450 <MX_TIM1_Init+0x110>
  {
    Error_Handler();
 800144c:	f000 f9b4 	bl	80017b8 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001450:	2300      	movs	r3, #0
 8001452:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001454:	2300      	movs	r3, #0
 8001456:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001458:	2300      	movs	r3, #0
 800145a:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800145c:	2300      	movs	r3, #0
 800145e:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001460:	2300      	movs	r3, #0
 8001462:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001464:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001468:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800146a:	2300      	movs	r3, #0
 800146c:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800146e:	1d3b      	adds	r3, r7, #4
 8001470:	4619      	mov	r1, r3
 8001472:	4807      	ldr	r0, [pc, #28]	; (8001490 <MX_TIM1_Init+0x150>)
 8001474:	f003 fb1a 	bl	8004aac <HAL_TIMEx_ConfigBreakDeadTime>
 8001478:	4603      	mov	r3, r0
 800147a:	2b00      	cmp	r3, #0
 800147c:	d001      	beq.n	8001482 <MX_TIM1_Init+0x142>
  {
    Error_Handler();
 800147e:	f000 f99b 	bl	80017b8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001482:	4803      	ldr	r0, [pc, #12]	; (8001490 <MX_TIM1_Init+0x150>)
 8001484:	f000 faca 	bl	8001a1c <HAL_TIM_MspPostInit>

}
 8001488:	bf00      	nop
 800148a:	3758      	adds	r7, #88	; 0x58
 800148c:	46bd      	mov	sp, r7
 800148e:	bd80      	pop	{r7, pc}
 8001490:	20000298 	.word	0x20000298
 8001494:	40010000 	.word	0x40010000

08001498 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001498:	b580      	push	{r7, lr}
 800149a:	b08e      	sub	sp, #56	; 0x38
 800149c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800149e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80014a2:	2200      	movs	r2, #0
 80014a4:	601a      	str	r2, [r3, #0]
 80014a6:	605a      	str	r2, [r3, #4]
 80014a8:	609a      	str	r2, [r3, #8]
 80014aa:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80014ac:	f107 0320 	add.w	r3, r7, #32
 80014b0:	2200      	movs	r2, #0
 80014b2:	601a      	str	r2, [r3, #0]
 80014b4:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80014b6:	1d3b      	adds	r3, r7, #4
 80014b8:	2200      	movs	r2, #0
 80014ba:	601a      	str	r2, [r3, #0]
 80014bc:	605a      	str	r2, [r3, #4]
 80014be:	609a      	str	r2, [r3, #8]
 80014c0:	60da      	str	r2, [r3, #12]
 80014c2:	611a      	str	r2, [r3, #16]
 80014c4:	615a      	str	r2, [r3, #20]
 80014c6:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80014c8:	4b32      	ldr	r3, [pc, #200]	; (8001594 <MX_TIM2_Init+0xfc>)
 80014ca:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80014ce:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 72;
 80014d0:	4b30      	ldr	r3, [pc, #192]	; (8001594 <MX_TIM2_Init+0xfc>)
 80014d2:	2248      	movs	r2, #72	; 0x48
 80014d4:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80014d6:	4b2f      	ldr	r3, [pc, #188]	; (8001594 <MX_TIM2_Init+0xfc>)
 80014d8:	2200      	movs	r2, #0
 80014da:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 20000;
 80014dc:	4b2d      	ldr	r3, [pc, #180]	; (8001594 <MX_TIM2_Init+0xfc>)
 80014de:	f644 6220 	movw	r2, #20000	; 0x4e20
 80014e2:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80014e4:	4b2b      	ldr	r3, [pc, #172]	; (8001594 <MX_TIM2_Init+0xfc>)
 80014e6:	2200      	movs	r2, #0
 80014e8:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80014ea:	4b2a      	ldr	r3, [pc, #168]	; (8001594 <MX_TIM2_Init+0xfc>)
 80014ec:	2280      	movs	r2, #128	; 0x80
 80014ee:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80014f0:	4828      	ldr	r0, [pc, #160]	; (8001594 <MX_TIM2_Init+0xfc>)
 80014f2:	f002 fcbf 	bl	8003e74 <HAL_TIM_Base_Init>
 80014f6:	4603      	mov	r3, r0
 80014f8:	2b00      	cmp	r3, #0
 80014fa:	d001      	beq.n	8001500 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 80014fc:	f000 f95c 	bl	80017b8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001500:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001504:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001506:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800150a:	4619      	mov	r1, r3
 800150c:	4821      	ldr	r0, [pc, #132]	; (8001594 <MX_TIM2_Init+0xfc>)
 800150e:	f002 fecb 	bl	80042a8 <HAL_TIM_ConfigClockSource>
 8001512:	4603      	mov	r3, r0
 8001514:	2b00      	cmp	r3, #0
 8001516:	d001      	beq.n	800151c <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8001518:	f000 f94e 	bl	80017b8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 800151c:	481d      	ldr	r0, [pc, #116]	; (8001594 <MX_TIM2_Init+0xfc>)
 800151e:	f002 fcf8 	bl	8003f12 <HAL_TIM_PWM_Init>
 8001522:	4603      	mov	r3, r0
 8001524:	2b00      	cmp	r3, #0
 8001526:	d001      	beq.n	800152c <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8001528:	f000 f946 	bl	80017b8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800152c:	2300      	movs	r3, #0
 800152e:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001530:	2300      	movs	r3, #0
 8001532:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001534:	f107 0320 	add.w	r3, r7, #32
 8001538:	4619      	mov	r1, r3
 800153a:	4816      	ldr	r0, [pc, #88]	; (8001594 <MX_TIM2_Init+0xfc>)
 800153c:	f003 fa48 	bl	80049d0 <HAL_TIMEx_MasterConfigSynchronization>
 8001540:	4603      	mov	r3, r0
 8001542:	2b00      	cmp	r3, #0
 8001544:	d001      	beq.n	800154a <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 8001546:	f000 f937 	bl	80017b8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800154a:	2360      	movs	r3, #96	; 0x60
 800154c:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800154e:	2300      	movs	r3, #0
 8001550:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001552:	2300      	movs	r3, #0
 8001554:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001556:	2300      	movs	r3, #0
 8001558:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800155a:	1d3b      	adds	r3, r7, #4
 800155c:	2204      	movs	r2, #4
 800155e:	4619      	mov	r1, r3
 8001560:	480c      	ldr	r0, [pc, #48]	; (8001594 <MX_TIM2_Init+0xfc>)
 8001562:	f002 fddf 	bl	8004124 <HAL_TIM_PWM_ConfigChannel>
 8001566:	4603      	mov	r3, r0
 8001568:	2b00      	cmp	r3, #0
 800156a:	d001      	beq.n	8001570 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 800156c:	f000 f924 	bl	80017b8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001570:	1d3b      	adds	r3, r7, #4
 8001572:	2208      	movs	r2, #8
 8001574:	4619      	mov	r1, r3
 8001576:	4807      	ldr	r0, [pc, #28]	; (8001594 <MX_TIM2_Init+0xfc>)
 8001578:	f002 fdd4 	bl	8004124 <HAL_TIM_PWM_ConfigChannel>
 800157c:	4603      	mov	r3, r0
 800157e:	2b00      	cmp	r3, #0
 8001580:	d001      	beq.n	8001586 <MX_TIM2_Init+0xee>
  {
    Error_Handler();
 8001582:	f000 f919 	bl	80017b8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001586:	4803      	ldr	r0, [pc, #12]	; (8001594 <MX_TIM2_Init+0xfc>)
 8001588:	f000 fa48 	bl	8001a1c <HAL_TIM_MspPostInit>

}
 800158c:	bf00      	nop
 800158e:	3738      	adds	r7, #56	; 0x38
 8001590:	46bd      	mov	sp, r7
 8001592:	bd80      	pop	{r7, pc}
 8001594:	200002e0 	.word	0x200002e0

08001598 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001598:	b580      	push	{r7, lr}
 800159a:	b08e      	sub	sp, #56	; 0x38
 800159c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800159e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80015a2:	2200      	movs	r2, #0
 80015a4:	601a      	str	r2, [r3, #0]
 80015a6:	605a      	str	r2, [r3, #4]
 80015a8:	609a      	str	r2, [r3, #8]
 80015aa:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80015ac:	f107 0320 	add.w	r3, r7, #32
 80015b0:	2200      	movs	r2, #0
 80015b2:	601a      	str	r2, [r3, #0]
 80015b4:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80015b6:	1d3b      	adds	r3, r7, #4
 80015b8:	2200      	movs	r2, #0
 80015ba:	601a      	str	r2, [r3, #0]
 80015bc:	605a      	str	r2, [r3, #4]
 80015be:	609a      	str	r2, [r3, #8]
 80015c0:	60da      	str	r2, [r3, #12]
 80015c2:	611a      	str	r2, [r3, #16]
 80015c4:	615a      	str	r2, [r3, #20]
 80015c6:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80015c8:	4b32      	ldr	r3, [pc, #200]	; (8001694 <MX_TIM3_Init+0xfc>)
 80015ca:	4a33      	ldr	r2, [pc, #204]	; (8001698 <MX_TIM3_Init+0x100>)
 80015cc:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 72;
 80015ce:	4b31      	ldr	r3, [pc, #196]	; (8001694 <MX_TIM3_Init+0xfc>)
 80015d0:	2248      	movs	r2, #72	; 0x48
 80015d2:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80015d4:	4b2f      	ldr	r3, [pc, #188]	; (8001694 <MX_TIM3_Init+0xfc>)
 80015d6:	2200      	movs	r2, #0
 80015d8:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 20000;
 80015da:	4b2e      	ldr	r3, [pc, #184]	; (8001694 <MX_TIM3_Init+0xfc>)
 80015dc:	f644 6220 	movw	r2, #20000	; 0x4e20
 80015e0:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80015e2:	4b2c      	ldr	r3, [pc, #176]	; (8001694 <MX_TIM3_Init+0xfc>)
 80015e4:	2200      	movs	r2, #0
 80015e6:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80015e8:	4b2a      	ldr	r3, [pc, #168]	; (8001694 <MX_TIM3_Init+0xfc>)
 80015ea:	2280      	movs	r2, #128	; 0x80
 80015ec:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80015ee:	4829      	ldr	r0, [pc, #164]	; (8001694 <MX_TIM3_Init+0xfc>)
 80015f0:	f002 fc40 	bl	8003e74 <HAL_TIM_Base_Init>
 80015f4:	4603      	mov	r3, r0
 80015f6:	2b00      	cmp	r3, #0
 80015f8:	d001      	beq.n	80015fe <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 80015fa:	f000 f8dd 	bl	80017b8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80015fe:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001602:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001604:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001608:	4619      	mov	r1, r3
 800160a:	4822      	ldr	r0, [pc, #136]	; (8001694 <MX_TIM3_Init+0xfc>)
 800160c:	f002 fe4c 	bl	80042a8 <HAL_TIM_ConfigClockSource>
 8001610:	4603      	mov	r3, r0
 8001612:	2b00      	cmp	r3, #0
 8001614:	d001      	beq.n	800161a <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 8001616:	f000 f8cf 	bl	80017b8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 800161a:	481e      	ldr	r0, [pc, #120]	; (8001694 <MX_TIM3_Init+0xfc>)
 800161c:	f002 fc79 	bl	8003f12 <HAL_TIM_PWM_Init>
 8001620:	4603      	mov	r3, r0
 8001622:	2b00      	cmp	r3, #0
 8001624:	d001      	beq.n	800162a <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 8001626:	f000 f8c7 	bl	80017b8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800162a:	2300      	movs	r3, #0
 800162c:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800162e:	2300      	movs	r3, #0
 8001630:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001632:	f107 0320 	add.w	r3, r7, #32
 8001636:	4619      	mov	r1, r3
 8001638:	4816      	ldr	r0, [pc, #88]	; (8001694 <MX_TIM3_Init+0xfc>)
 800163a:	f003 f9c9 	bl	80049d0 <HAL_TIMEx_MasterConfigSynchronization>
 800163e:	4603      	mov	r3, r0
 8001640:	2b00      	cmp	r3, #0
 8001642:	d001      	beq.n	8001648 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8001644:	f000 f8b8 	bl	80017b8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001648:	2360      	movs	r3, #96	; 0x60
 800164a:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800164c:	2300      	movs	r3, #0
 800164e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001650:	2300      	movs	r3, #0
 8001652:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001654:	2300      	movs	r3, #0
 8001656:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001658:	1d3b      	adds	r3, r7, #4
 800165a:	2200      	movs	r2, #0
 800165c:	4619      	mov	r1, r3
 800165e:	480d      	ldr	r0, [pc, #52]	; (8001694 <MX_TIM3_Init+0xfc>)
 8001660:	f002 fd60 	bl	8004124 <HAL_TIM_PWM_ConfigChannel>
 8001664:	4603      	mov	r3, r0
 8001666:	2b00      	cmp	r3, #0
 8001668:	d001      	beq.n	800166e <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 800166a:	f000 f8a5 	bl	80017b8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800166e:	1d3b      	adds	r3, r7, #4
 8001670:	2204      	movs	r2, #4
 8001672:	4619      	mov	r1, r3
 8001674:	4807      	ldr	r0, [pc, #28]	; (8001694 <MX_TIM3_Init+0xfc>)
 8001676:	f002 fd55 	bl	8004124 <HAL_TIM_PWM_ConfigChannel>
 800167a:	4603      	mov	r3, r0
 800167c:	2b00      	cmp	r3, #0
 800167e:	d001      	beq.n	8001684 <MX_TIM3_Init+0xec>
  {
    Error_Handler();
 8001680:	f000 f89a 	bl	80017b8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001684:	4803      	ldr	r0, [pc, #12]	; (8001694 <MX_TIM3_Init+0xfc>)
 8001686:	f000 f9c9 	bl	8001a1c <HAL_TIM_MspPostInit>

}
 800168a:	bf00      	nop
 800168c:	3738      	adds	r7, #56	; 0x38
 800168e:	46bd      	mov	sp, r7
 8001690:	bd80      	pop	{r7, pc}
 8001692:	bf00      	nop
 8001694:	20000328 	.word	0x20000328
 8001698:	40000400 	.word	0x40000400

0800169c <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 800169c:	b580      	push	{r7, lr}
 800169e:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 80016a0:	4b11      	ldr	r3, [pc, #68]	; (80016e8 <MX_USART6_UART_Init+0x4c>)
 80016a2:	4a12      	ldr	r2, [pc, #72]	; (80016ec <MX_USART6_UART_Init+0x50>)
 80016a4:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 80016a6:	4b10      	ldr	r3, [pc, #64]	; (80016e8 <MX_USART6_UART_Init+0x4c>)
 80016a8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80016ac:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 80016ae:	4b0e      	ldr	r3, [pc, #56]	; (80016e8 <MX_USART6_UART_Init+0x4c>)
 80016b0:	2200      	movs	r2, #0
 80016b2:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 80016b4:	4b0c      	ldr	r3, [pc, #48]	; (80016e8 <MX_USART6_UART_Init+0x4c>)
 80016b6:	2200      	movs	r2, #0
 80016b8:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 80016ba:	4b0b      	ldr	r3, [pc, #44]	; (80016e8 <MX_USART6_UART_Init+0x4c>)
 80016bc:	2200      	movs	r2, #0
 80016be:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 80016c0:	4b09      	ldr	r3, [pc, #36]	; (80016e8 <MX_USART6_UART_Init+0x4c>)
 80016c2:	220c      	movs	r2, #12
 80016c4:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80016c6:	4b08      	ldr	r3, [pc, #32]	; (80016e8 <MX_USART6_UART_Init+0x4c>)
 80016c8:	2200      	movs	r2, #0
 80016ca:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 80016cc:	4b06      	ldr	r3, [pc, #24]	; (80016e8 <MX_USART6_UART_Init+0x4c>)
 80016ce:	2200      	movs	r2, #0
 80016d0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 80016d2:	4805      	ldr	r0, [pc, #20]	; (80016e8 <MX_USART6_UART_Init+0x4c>)
 80016d4:	f003 fa3c 	bl	8004b50 <HAL_UART_Init>
 80016d8:	4603      	mov	r3, r0
 80016da:	2b00      	cmp	r3, #0
 80016dc:	d001      	beq.n	80016e2 <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 80016de:	f000 f86b 	bl	80017b8 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 80016e2:	bf00      	nop
 80016e4:	bd80      	pop	{r7, pc}
 80016e6:	bf00      	nop
 80016e8:	20000370 	.word	0x20000370
 80016ec:	40011400 	.word	0x40011400

080016f0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80016f0:	b580      	push	{r7, lr}
 80016f2:	b082      	sub	sp, #8
 80016f4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80016f6:	2300      	movs	r3, #0
 80016f8:	607b      	str	r3, [r7, #4]
 80016fa:	4b0c      	ldr	r3, [pc, #48]	; (800172c <MX_DMA_Init+0x3c>)
 80016fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016fe:	4a0b      	ldr	r2, [pc, #44]	; (800172c <MX_DMA_Init+0x3c>)
 8001700:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001704:	6313      	str	r3, [r2, #48]	; 0x30
 8001706:	4b09      	ldr	r3, [pc, #36]	; (800172c <MX_DMA_Init+0x3c>)
 8001708:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800170a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800170e:	607b      	str	r3, [r7, #4]
 8001710:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8001712:	2200      	movs	r2, #0
 8001714:	2100      	movs	r1, #0
 8001716:	2038      	movs	r0, #56	; 0x38
 8001718:	f001 f9e9 	bl	8002aee <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 800171c:	2038      	movs	r0, #56	; 0x38
 800171e:	f001 fa02 	bl	8002b26 <HAL_NVIC_EnableIRQ>

}
 8001722:	bf00      	nop
 8001724:	3708      	adds	r7, #8
 8001726:	46bd      	mov	sp, r7
 8001728:	bd80      	pop	{r7, pc}
 800172a:	bf00      	nop
 800172c:	40023800 	.word	0x40023800

08001730 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001730:	b480      	push	{r7}
 8001732:	b085      	sub	sp, #20
 8001734:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001736:	2300      	movs	r3, #0
 8001738:	60fb      	str	r3, [r7, #12]
 800173a:	4b1e      	ldr	r3, [pc, #120]	; (80017b4 <MX_GPIO_Init+0x84>)
 800173c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800173e:	4a1d      	ldr	r2, [pc, #116]	; (80017b4 <MX_GPIO_Init+0x84>)
 8001740:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001744:	6313      	str	r3, [r2, #48]	; 0x30
 8001746:	4b1b      	ldr	r3, [pc, #108]	; (80017b4 <MX_GPIO_Init+0x84>)
 8001748:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800174a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800174e:	60fb      	str	r3, [r7, #12]
 8001750:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001752:	2300      	movs	r3, #0
 8001754:	60bb      	str	r3, [r7, #8]
 8001756:	4b17      	ldr	r3, [pc, #92]	; (80017b4 <MX_GPIO_Init+0x84>)
 8001758:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800175a:	4a16      	ldr	r2, [pc, #88]	; (80017b4 <MX_GPIO_Init+0x84>)
 800175c:	f043 0304 	orr.w	r3, r3, #4
 8001760:	6313      	str	r3, [r2, #48]	; 0x30
 8001762:	4b14      	ldr	r3, [pc, #80]	; (80017b4 <MX_GPIO_Init+0x84>)
 8001764:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001766:	f003 0304 	and.w	r3, r3, #4
 800176a:	60bb      	str	r3, [r7, #8]
 800176c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800176e:	2300      	movs	r3, #0
 8001770:	607b      	str	r3, [r7, #4]
 8001772:	4b10      	ldr	r3, [pc, #64]	; (80017b4 <MX_GPIO_Init+0x84>)
 8001774:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001776:	4a0f      	ldr	r2, [pc, #60]	; (80017b4 <MX_GPIO_Init+0x84>)
 8001778:	f043 0301 	orr.w	r3, r3, #1
 800177c:	6313      	str	r3, [r2, #48]	; 0x30
 800177e:	4b0d      	ldr	r3, [pc, #52]	; (80017b4 <MX_GPIO_Init+0x84>)
 8001780:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001782:	f003 0301 	and.w	r3, r3, #1
 8001786:	607b      	str	r3, [r7, #4]
 8001788:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800178a:	2300      	movs	r3, #0
 800178c:	603b      	str	r3, [r7, #0]
 800178e:	4b09      	ldr	r3, [pc, #36]	; (80017b4 <MX_GPIO_Init+0x84>)
 8001790:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001792:	4a08      	ldr	r2, [pc, #32]	; (80017b4 <MX_GPIO_Init+0x84>)
 8001794:	f043 0302 	orr.w	r3, r3, #2
 8001798:	6313      	str	r3, [r2, #48]	; 0x30
 800179a:	4b06      	ldr	r3, [pc, #24]	; (80017b4 <MX_GPIO_Init+0x84>)
 800179c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800179e:	f003 0302 	and.w	r3, r3, #2
 80017a2:	603b      	str	r3, [r7, #0]
 80017a4:	683b      	ldr	r3, [r7, #0]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80017a6:	bf00      	nop
 80017a8:	3714      	adds	r7, #20
 80017aa:	46bd      	mov	sp, r7
 80017ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017b0:	4770      	bx	lr
 80017b2:	bf00      	nop
 80017b4:	40023800 	.word	0x40023800

080017b8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80017b8:	b480      	push	{r7}
 80017ba:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80017bc:	b672      	cpsid	i
}
 80017be:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80017c0:	e7fe      	b.n	80017c0 <Error_Handler+0x8>
	...

080017c4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                            /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80017c4:	b480      	push	{r7}
 80017c6:	b083      	sub	sp, #12
 80017c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80017ca:	2300      	movs	r3, #0
 80017cc:	607b      	str	r3, [r7, #4]
 80017ce:	4b10      	ldr	r3, [pc, #64]	; (8001810 <HAL_MspInit+0x4c>)
 80017d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80017d2:	4a0f      	ldr	r2, [pc, #60]	; (8001810 <HAL_MspInit+0x4c>)
 80017d4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80017d8:	6453      	str	r3, [r2, #68]	; 0x44
 80017da:	4b0d      	ldr	r3, [pc, #52]	; (8001810 <HAL_MspInit+0x4c>)
 80017dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80017de:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80017e2:	607b      	str	r3, [r7, #4]
 80017e4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80017e6:	2300      	movs	r3, #0
 80017e8:	603b      	str	r3, [r7, #0]
 80017ea:	4b09      	ldr	r3, [pc, #36]	; (8001810 <HAL_MspInit+0x4c>)
 80017ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017ee:	4a08      	ldr	r2, [pc, #32]	; (8001810 <HAL_MspInit+0x4c>)
 80017f0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80017f4:	6413      	str	r3, [r2, #64]	; 0x40
 80017f6:	4b06      	ldr	r3, [pc, #24]	; (8001810 <HAL_MspInit+0x4c>)
 80017f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017fa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80017fe:	603b      	str	r3, [r7, #0]
 8001800:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001802:	bf00      	nop
 8001804:	370c      	adds	r7, #12
 8001806:	46bd      	mov	sp, r7
 8001808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800180c:	4770      	bx	lr
 800180e:	bf00      	nop
 8001810:	40023800 	.word	0x40023800

08001814 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001814:	b580      	push	{r7, lr}
 8001816:	b08c      	sub	sp, #48	; 0x30
 8001818:	af00      	add	r7, sp, #0
 800181a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800181c:	f107 031c 	add.w	r3, r7, #28
 8001820:	2200      	movs	r2, #0
 8001822:	601a      	str	r2, [r3, #0]
 8001824:	605a      	str	r2, [r3, #4]
 8001826:	609a      	str	r2, [r3, #8]
 8001828:	60da      	str	r2, [r3, #12]
 800182a:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	4a4d      	ldr	r2, [pc, #308]	; (8001968 <HAL_ADC_MspInit+0x154>)
 8001832:	4293      	cmp	r3, r2
 8001834:	f040 8094 	bne.w	8001960 <HAL_ADC_MspInit+0x14c>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001838:	2300      	movs	r3, #0
 800183a:	61bb      	str	r3, [r7, #24]
 800183c:	4b4b      	ldr	r3, [pc, #300]	; (800196c <HAL_ADC_MspInit+0x158>)
 800183e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001840:	4a4a      	ldr	r2, [pc, #296]	; (800196c <HAL_ADC_MspInit+0x158>)
 8001842:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001846:	6453      	str	r3, [r2, #68]	; 0x44
 8001848:	4b48      	ldr	r3, [pc, #288]	; (800196c <HAL_ADC_MspInit+0x158>)
 800184a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800184c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001850:	61bb      	str	r3, [r7, #24]
 8001852:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001854:	2300      	movs	r3, #0
 8001856:	617b      	str	r3, [r7, #20]
 8001858:	4b44      	ldr	r3, [pc, #272]	; (800196c <HAL_ADC_MspInit+0x158>)
 800185a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800185c:	4a43      	ldr	r2, [pc, #268]	; (800196c <HAL_ADC_MspInit+0x158>)
 800185e:	f043 0304 	orr.w	r3, r3, #4
 8001862:	6313      	str	r3, [r2, #48]	; 0x30
 8001864:	4b41      	ldr	r3, [pc, #260]	; (800196c <HAL_ADC_MspInit+0x158>)
 8001866:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001868:	f003 0304 	and.w	r3, r3, #4
 800186c:	617b      	str	r3, [r7, #20]
 800186e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001870:	2300      	movs	r3, #0
 8001872:	613b      	str	r3, [r7, #16]
 8001874:	4b3d      	ldr	r3, [pc, #244]	; (800196c <HAL_ADC_MspInit+0x158>)
 8001876:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001878:	4a3c      	ldr	r2, [pc, #240]	; (800196c <HAL_ADC_MspInit+0x158>)
 800187a:	f043 0301 	orr.w	r3, r3, #1
 800187e:	6313      	str	r3, [r2, #48]	; 0x30
 8001880:	4b3a      	ldr	r3, [pc, #232]	; (800196c <HAL_ADC_MspInit+0x158>)
 8001882:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001884:	f003 0301 	and.w	r3, r3, #1
 8001888:	613b      	str	r3, [r7, #16]
 800188a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800188c:	2300      	movs	r3, #0
 800188e:	60fb      	str	r3, [r7, #12]
 8001890:	4b36      	ldr	r3, [pc, #216]	; (800196c <HAL_ADC_MspInit+0x158>)
 8001892:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001894:	4a35      	ldr	r2, [pc, #212]	; (800196c <HAL_ADC_MspInit+0x158>)
 8001896:	f043 0302 	orr.w	r3, r3, #2
 800189a:	6313      	str	r3, [r2, #48]	; 0x30
 800189c:	4b33      	ldr	r3, [pc, #204]	; (800196c <HAL_ADC_MspInit+0x158>)
 800189e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018a0:	f003 0302 	and.w	r3, r3, #2
 80018a4:	60fb      	str	r3, [r7, #12]
 80018a6:	68fb      	ldr	r3, [r7, #12]
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    PA4     ------> ADC1_IN4
    PB0     ------> ADC1_IN8
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80018a8:	2303      	movs	r3, #3
 80018aa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80018ac:	2303      	movs	r3, #3
 80018ae:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018b0:	2300      	movs	r3, #0
 80018b2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80018b4:	f107 031c 	add.w	r3, r7, #28
 80018b8:	4619      	mov	r1, r3
 80018ba:	482d      	ldr	r0, [pc, #180]	; (8001970 <HAL_ADC_MspInit+0x15c>)
 80018bc:	f001 fcbe 	bl	800323c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4;
 80018c0:	2313      	movs	r3, #19
 80018c2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80018c4:	2303      	movs	r3, #3
 80018c6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018c8:	2300      	movs	r3, #0
 80018ca:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018cc:	f107 031c 	add.w	r3, r7, #28
 80018d0:	4619      	mov	r1, r3
 80018d2:	4828      	ldr	r0, [pc, #160]	; (8001974 <HAL_ADC_MspInit+0x160>)
 80018d4:	f001 fcb2 	bl	800323c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80018d8:	2301      	movs	r3, #1
 80018da:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80018dc:	2303      	movs	r3, #3
 80018de:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018e0:	2300      	movs	r3, #0
 80018e2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018e4:	f107 031c 	add.w	r3, r7, #28
 80018e8:	4619      	mov	r1, r3
 80018ea:	4823      	ldr	r0, [pc, #140]	; (8001978 <HAL_ADC_MspInit+0x164>)
 80018ec:	f001 fca6 	bl	800323c <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 80018f0:	4b22      	ldr	r3, [pc, #136]	; (800197c <HAL_ADC_MspInit+0x168>)
 80018f2:	4a23      	ldr	r2, [pc, #140]	; (8001980 <HAL_ADC_MspInit+0x16c>)
 80018f4:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 80018f6:	4b21      	ldr	r3, [pc, #132]	; (800197c <HAL_ADC_MspInit+0x168>)
 80018f8:	2200      	movs	r2, #0
 80018fa:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80018fc:	4b1f      	ldr	r3, [pc, #124]	; (800197c <HAL_ADC_MspInit+0x168>)
 80018fe:	2200      	movs	r2, #0
 8001900:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001902:	4b1e      	ldr	r3, [pc, #120]	; (800197c <HAL_ADC_MspInit+0x168>)
 8001904:	2200      	movs	r2, #0
 8001906:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001908:	4b1c      	ldr	r3, [pc, #112]	; (800197c <HAL_ADC_MspInit+0x168>)
 800190a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800190e:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001910:	4b1a      	ldr	r3, [pc, #104]	; (800197c <HAL_ADC_MspInit+0x168>)
 8001912:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001916:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001918:	4b18      	ldr	r3, [pc, #96]	; (800197c <HAL_ADC_MspInit+0x168>)
 800191a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800191e:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001920:	4b16      	ldr	r3, [pc, #88]	; (800197c <HAL_ADC_MspInit+0x168>)
 8001922:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001926:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001928:	4b14      	ldr	r3, [pc, #80]	; (800197c <HAL_ADC_MspInit+0x168>)
 800192a:	2200      	movs	r2, #0
 800192c:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800192e:	4b13      	ldr	r3, [pc, #76]	; (800197c <HAL_ADC_MspInit+0x168>)
 8001930:	2200      	movs	r2, #0
 8001932:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001934:	4811      	ldr	r0, [pc, #68]	; (800197c <HAL_ADC_MspInit+0x168>)
 8001936:	f001 f911 	bl	8002b5c <HAL_DMA_Init>
 800193a:	4603      	mov	r3, r0
 800193c:	2b00      	cmp	r3, #0
 800193e:	d001      	beq.n	8001944 <HAL_ADC_MspInit+0x130>
    {
      Error_Handler();
 8001940:	f7ff ff3a 	bl	80017b8 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	4a0d      	ldr	r2, [pc, #52]	; (800197c <HAL_ADC_MspInit+0x168>)
 8001948:	639a      	str	r2, [r3, #56]	; 0x38
 800194a:	4a0c      	ldr	r2, [pc, #48]	; (800197c <HAL_ADC_MspInit+0x168>)
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	6393      	str	r3, [r2, #56]	; 0x38

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 1, 0);
 8001950:	2200      	movs	r2, #0
 8001952:	2101      	movs	r1, #1
 8001954:	2012      	movs	r0, #18
 8001956:	f001 f8ca 	bl	8002aee <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 800195a:	2012      	movs	r0, #18
 800195c:	f001 f8e3 	bl	8002b26 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001960:	bf00      	nop
 8001962:	3730      	adds	r7, #48	; 0x30
 8001964:	46bd      	mov	sp, r7
 8001966:	bd80      	pop	{r7, pc}
 8001968:	40012000 	.word	0x40012000
 800196c:	40023800 	.word	0x40023800
 8001970:	40020800 	.word	0x40020800
 8001974:	40020000 	.word	0x40020000
 8001978:	40020400 	.word	0x40020400
 800197c:	20000238 	.word	0x20000238
 8001980:	40026410 	.word	0x40026410

08001984 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001984:	b480      	push	{r7}
 8001986:	b087      	sub	sp, #28
 8001988:	af00      	add	r7, sp, #0
 800198a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	4a1f      	ldr	r2, [pc, #124]	; (8001a10 <HAL_TIM_Base_MspInit+0x8c>)
 8001992:	4293      	cmp	r3, r2
 8001994:	d10e      	bne.n	80019b4 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001996:	2300      	movs	r3, #0
 8001998:	617b      	str	r3, [r7, #20]
 800199a:	4b1e      	ldr	r3, [pc, #120]	; (8001a14 <HAL_TIM_Base_MspInit+0x90>)
 800199c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800199e:	4a1d      	ldr	r2, [pc, #116]	; (8001a14 <HAL_TIM_Base_MspInit+0x90>)
 80019a0:	f043 0301 	orr.w	r3, r3, #1
 80019a4:	6453      	str	r3, [r2, #68]	; 0x44
 80019a6:	4b1b      	ldr	r3, [pc, #108]	; (8001a14 <HAL_TIM_Base_MspInit+0x90>)
 80019a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80019aa:	f003 0301 	and.w	r3, r3, #1
 80019ae:	617b      	str	r3, [r7, #20]
 80019b0:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 80019b2:	e026      	b.n	8001a02 <HAL_TIM_Base_MspInit+0x7e>
  else if(htim_base->Instance==TIM2)
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80019bc:	d10e      	bne.n	80019dc <HAL_TIM_Base_MspInit+0x58>
    __HAL_RCC_TIM2_CLK_ENABLE();
 80019be:	2300      	movs	r3, #0
 80019c0:	613b      	str	r3, [r7, #16]
 80019c2:	4b14      	ldr	r3, [pc, #80]	; (8001a14 <HAL_TIM_Base_MspInit+0x90>)
 80019c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019c6:	4a13      	ldr	r2, [pc, #76]	; (8001a14 <HAL_TIM_Base_MspInit+0x90>)
 80019c8:	f043 0301 	orr.w	r3, r3, #1
 80019cc:	6413      	str	r3, [r2, #64]	; 0x40
 80019ce:	4b11      	ldr	r3, [pc, #68]	; (8001a14 <HAL_TIM_Base_MspInit+0x90>)
 80019d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019d2:	f003 0301 	and.w	r3, r3, #1
 80019d6:	613b      	str	r3, [r7, #16]
 80019d8:	693b      	ldr	r3, [r7, #16]
}
 80019da:	e012      	b.n	8001a02 <HAL_TIM_Base_MspInit+0x7e>
  else if(htim_base->Instance==TIM3)
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	4a0d      	ldr	r2, [pc, #52]	; (8001a18 <HAL_TIM_Base_MspInit+0x94>)
 80019e2:	4293      	cmp	r3, r2
 80019e4:	d10d      	bne.n	8001a02 <HAL_TIM_Base_MspInit+0x7e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80019e6:	2300      	movs	r3, #0
 80019e8:	60fb      	str	r3, [r7, #12]
 80019ea:	4b0a      	ldr	r3, [pc, #40]	; (8001a14 <HAL_TIM_Base_MspInit+0x90>)
 80019ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019ee:	4a09      	ldr	r2, [pc, #36]	; (8001a14 <HAL_TIM_Base_MspInit+0x90>)
 80019f0:	f043 0302 	orr.w	r3, r3, #2
 80019f4:	6413      	str	r3, [r2, #64]	; 0x40
 80019f6:	4b07      	ldr	r3, [pc, #28]	; (8001a14 <HAL_TIM_Base_MspInit+0x90>)
 80019f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019fa:	f003 0302 	and.w	r3, r3, #2
 80019fe:	60fb      	str	r3, [r7, #12]
 8001a00:	68fb      	ldr	r3, [r7, #12]
}
 8001a02:	bf00      	nop
 8001a04:	371c      	adds	r7, #28
 8001a06:	46bd      	mov	sp, r7
 8001a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a0c:	4770      	bx	lr
 8001a0e:	bf00      	nop
 8001a10:	40010000 	.word	0x40010000
 8001a14:	40023800 	.word	0x40023800
 8001a18:	40000400 	.word	0x40000400

08001a1c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001a1c:	b580      	push	{r7, lr}
 8001a1e:	b08a      	sub	sp, #40	; 0x28
 8001a20:	af00      	add	r7, sp, #0
 8001a22:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a24:	f107 0314 	add.w	r3, r7, #20
 8001a28:	2200      	movs	r2, #0
 8001a2a:	601a      	str	r2, [r3, #0]
 8001a2c:	605a      	str	r2, [r3, #4]
 8001a2e:	609a      	str	r2, [r3, #8]
 8001a30:	60da      	str	r2, [r3, #12]
 8001a32:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	4a37      	ldr	r2, [pc, #220]	; (8001b18 <HAL_TIM_MspPostInit+0xfc>)
 8001a3a:	4293      	cmp	r3, r2
 8001a3c:	d11f      	bne.n	8001a7e <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a3e:	2300      	movs	r3, #0
 8001a40:	613b      	str	r3, [r7, #16]
 8001a42:	4b36      	ldr	r3, [pc, #216]	; (8001b1c <HAL_TIM_MspPostInit+0x100>)
 8001a44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a46:	4a35      	ldr	r2, [pc, #212]	; (8001b1c <HAL_TIM_MspPostInit+0x100>)
 8001a48:	f043 0301 	orr.w	r3, r3, #1
 8001a4c:	6313      	str	r3, [r2, #48]	; 0x30
 8001a4e:	4b33      	ldr	r3, [pc, #204]	; (8001b1c <HAL_TIM_MspPostInit+0x100>)
 8001a50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a52:	f003 0301 	and.w	r3, r3, #1
 8001a56:	613b      	str	r3, [r7, #16]
 8001a58:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_10;
 8001a5a:	f44f 63a0 	mov.w	r3, #1280	; 0x500
 8001a5e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a60:	2302      	movs	r3, #2
 8001a62:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a64:	2300      	movs	r3, #0
 8001a66:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a68:	2300      	movs	r3, #0
 8001a6a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001a6c:	2301      	movs	r3, #1
 8001a6e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a70:	f107 0314 	add.w	r3, r7, #20
 8001a74:	4619      	mov	r1, r3
 8001a76:	482a      	ldr	r0, [pc, #168]	; (8001b20 <HAL_TIM_MspPostInit+0x104>)
 8001a78:	f001 fbe0 	bl	800323c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8001a7c:	e047      	b.n	8001b0e <HAL_TIM_MspPostInit+0xf2>
  else if(htim->Instance==TIM2)
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001a86:	d11f      	bne.n	8001ac8 <HAL_TIM_MspPostInit+0xac>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a88:	2300      	movs	r3, #0
 8001a8a:	60fb      	str	r3, [r7, #12]
 8001a8c:	4b23      	ldr	r3, [pc, #140]	; (8001b1c <HAL_TIM_MspPostInit+0x100>)
 8001a8e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a90:	4a22      	ldr	r2, [pc, #136]	; (8001b1c <HAL_TIM_MspPostInit+0x100>)
 8001a92:	f043 0302 	orr.w	r3, r3, #2
 8001a96:	6313      	str	r3, [r2, #48]	; 0x30
 8001a98:	4b20      	ldr	r3, [pc, #128]	; (8001b1c <HAL_TIM_MspPostInit+0x100>)
 8001a9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a9c:	f003 0302 	and.w	r3, r3, #2
 8001aa0:	60fb      	str	r3, [r7, #12]
 8001aa2:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_3;
 8001aa4:	f44f 6381 	mov.w	r3, #1032	; 0x408
 8001aa8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001aaa:	2302      	movs	r3, #2
 8001aac:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aae:	2300      	movs	r3, #0
 8001ab0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ab2:	2300      	movs	r3, #0
 8001ab4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001ab6:	2301      	movs	r3, #1
 8001ab8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001aba:	f107 0314 	add.w	r3, r7, #20
 8001abe:	4619      	mov	r1, r3
 8001ac0:	4818      	ldr	r0, [pc, #96]	; (8001b24 <HAL_TIM_MspPostInit+0x108>)
 8001ac2:	f001 fbbb 	bl	800323c <HAL_GPIO_Init>
}
 8001ac6:	e022      	b.n	8001b0e <HAL_TIM_MspPostInit+0xf2>
  else if(htim->Instance==TIM3)
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	4a16      	ldr	r2, [pc, #88]	; (8001b28 <HAL_TIM_MspPostInit+0x10c>)
 8001ace:	4293      	cmp	r3, r2
 8001ad0:	d11d      	bne.n	8001b0e <HAL_TIM_MspPostInit+0xf2>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ad2:	2300      	movs	r3, #0
 8001ad4:	60bb      	str	r3, [r7, #8]
 8001ad6:	4b11      	ldr	r3, [pc, #68]	; (8001b1c <HAL_TIM_MspPostInit+0x100>)
 8001ad8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ada:	4a10      	ldr	r2, [pc, #64]	; (8001b1c <HAL_TIM_MspPostInit+0x100>)
 8001adc:	f043 0302 	orr.w	r3, r3, #2
 8001ae0:	6313      	str	r3, [r2, #48]	; 0x30
 8001ae2:	4b0e      	ldr	r3, [pc, #56]	; (8001b1c <HAL_TIM_MspPostInit+0x100>)
 8001ae4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ae6:	f003 0302 	and.w	r3, r3, #2
 8001aea:	60bb      	str	r3, [r7, #8]
 8001aec:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8001aee:	2330      	movs	r3, #48	; 0x30
 8001af0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001af2:	2302      	movs	r3, #2
 8001af4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001af6:	2300      	movs	r3, #0
 8001af8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001afa:	2300      	movs	r3, #0
 8001afc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001afe:	2302      	movs	r3, #2
 8001b00:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b02:	f107 0314 	add.w	r3, r7, #20
 8001b06:	4619      	mov	r1, r3
 8001b08:	4806      	ldr	r0, [pc, #24]	; (8001b24 <HAL_TIM_MspPostInit+0x108>)
 8001b0a:	f001 fb97 	bl	800323c <HAL_GPIO_Init>
}
 8001b0e:	bf00      	nop
 8001b10:	3728      	adds	r7, #40	; 0x28
 8001b12:	46bd      	mov	sp, r7
 8001b14:	bd80      	pop	{r7, pc}
 8001b16:	bf00      	nop
 8001b18:	40010000 	.word	0x40010000
 8001b1c:	40023800 	.word	0x40023800
 8001b20:	40020000 	.word	0x40020000
 8001b24:	40020400 	.word	0x40020400
 8001b28:	40000400 	.word	0x40000400

08001b2c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001b2c:	b580      	push	{r7, lr}
 8001b2e:	b08a      	sub	sp, #40	; 0x28
 8001b30:	af00      	add	r7, sp, #0
 8001b32:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b34:	f107 0314 	add.w	r3, r7, #20
 8001b38:	2200      	movs	r2, #0
 8001b3a:	601a      	str	r2, [r3, #0]
 8001b3c:	605a      	str	r2, [r3, #4]
 8001b3e:	609a      	str	r2, [r3, #8]
 8001b40:	60da      	str	r2, [r3, #12]
 8001b42:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART6)
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	4a19      	ldr	r2, [pc, #100]	; (8001bb0 <HAL_UART_MspInit+0x84>)
 8001b4a:	4293      	cmp	r3, r2
 8001b4c:	d12b      	bne.n	8001ba6 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART6_MspInit 0 */

  /* USER CODE END USART6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART6_CLK_ENABLE();
 8001b4e:	2300      	movs	r3, #0
 8001b50:	613b      	str	r3, [r7, #16]
 8001b52:	4b18      	ldr	r3, [pc, #96]	; (8001bb4 <HAL_UART_MspInit+0x88>)
 8001b54:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b56:	4a17      	ldr	r2, [pc, #92]	; (8001bb4 <HAL_UART_MspInit+0x88>)
 8001b58:	f043 0320 	orr.w	r3, r3, #32
 8001b5c:	6453      	str	r3, [r2, #68]	; 0x44
 8001b5e:	4b15      	ldr	r3, [pc, #84]	; (8001bb4 <HAL_UART_MspInit+0x88>)
 8001b60:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b62:	f003 0320 	and.w	r3, r3, #32
 8001b66:	613b      	str	r3, [r7, #16]
 8001b68:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001b6a:	2300      	movs	r3, #0
 8001b6c:	60fb      	str	r3, [r7, #12]
 8001b6e:	4b11      	ldr	r3, [pc, #68]	; (8001bb4 <HAL_UART_MspInit+0x88>)
 8001b70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b72:	4a10      	ldr	r2, [pc, #64]	; (8001bb4 <HAL_UART_MspInit+0x88>)
 8001b74:	f043 0304 	orr.w	r3, r3, #4
 8001b78:	6313      	str	r3, [r2, #48]	; 0x30
 8001b7a:	4b0e      	ldr	r3, [pc, #56]	; (8001bb4 <HAL_UART_MspInit+0x88>)
 8001b7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b7e:	f003 0304 	and.w	r3, r3, #4
 8001b82:	60fb      	str	r3, [r7, #12]
 8001b84:	68fb      	ldr	r3, [r7, #12]
    /**USART6 GPIO Configuration
    PC6     ------> USART6_TX
    PC7     ------> USART6_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001b86:	23c0      	movs	r3, #192	; 0xc0
 8001b88:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b8a:	2302      	movs	r3, #2
 8001b8c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b8e:	2300      	movs	r3, #0
 8001b90:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b92:	2303      	movs	r3, #3
 8001b94:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8001b96:	2308      	movs	r3, #8
 8001b98:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001b9a:	f107 0314 	add.w	r3, r7, #20
 8001b9e:	4619      	mov	r1, r3
 8001ba0:	4805      	ldr	r0, [pc, #20]	; (8001bb8 <HAL_UART_MspInit+0x8c>)
 8001ba2:	f001 fb4b 	bl	800323c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 8001ba6:	bf00      	nop
 8001ba8:	3728      	adds	r7, #40	; 0x28
 8001baa:	46bd      	mov	sp, r7
 8001bac:	bd80      	pop	{r7, pc}
 8001bae:	bf00      	nop
 8001bb0:	40011400 	.word	0x40011400
 8001bb4:	40023800 	.word	0x40023800
 8001bb8:	40020800 	.word	0x40020800

08001bbc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001bbc:	b480      	push	{r7}
 8001bbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001bc0:	e7fe      	b.n	8001bc0 <NMI_Handler+0x4>

08001bc2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001bc2:	b480      	push	{r7}
 8001bc4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001bc6:	e7fe      	b.n	8001bc6 <HardFault_Handler+0x4>

08001bc8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001bc8:	b480      	push	{r7}
 8001bca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001bcc:	e7fe      	b.n	8001bcc <MemManage_Handler+0x4>

08001bce <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001bce:	b480      	push	{r7}
 8001bd0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001bd2:	e7fe      	b.n	8001bd2 <BusFault_Handler+0x4>

08001bd4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001bd4:	b480      	push	{r7}
 8001bd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001bd8:	e7fe      	b.n	8001bd8 <UsageFault_Handler+0x4>

08001bda <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001bda:	b480      	push	{r7}
 8001bdc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001bde:	bf00      	nop
 8001be0:	46bd      	mov	sp, r7
 8001be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be6:	4770      	bx	lr

08001be8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001be8:	b480      	push	{r7}
 8001bea:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001bec:	bf00      	nop
 8001bee:	46bd      	mov	sp, r7
 8001bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bf4:	4770      	bx	lr

08001bf6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001bf6:	b480      	push	{r7}
 8001bf8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001bfa:	bf00      	nop
 8001bfc:	46bd      	mov	sp, r7
 8001bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c02:	4770      	bx	lr

08001c04 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001c04:	b580      	push	{r7, lr}
 8001c06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001c08:	f000 f96a 	bl	8001ee0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001c0c:	bf00      	nop
 8001c0e:	bd80      	pop	{r7, pc}

08001c10 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1 global interrupt.
  */
void ADC_IRQHandler(void)
{
 8001c10:	b580      	push	{r7, lr}
 8001c12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8001c14:	4802      	ldr	r0, [pc, #8]	; (8001c20 <ADC_IRQHandler+0x10>)
 8001c16:	f000 f9c6 	bl	8001fa6 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8001c1a:	bf00      	nop
 8001c1c:	bd80      	pop	{r7, pc}
 8001c1e:	bf00      	nop
 8001c20:	200001f0 	.word	0x200001f0

08001c24 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8001c24:	b580      	push	{r7, lr}
 8001c26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001c28:	4802      	ldr	r0, [pc, #8]	; (8001c34 <DMA2_Stream0_IRQHandler+0x10>)
 8001c2a:	f001 f89d 	bl	8002d68 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8001c2e:	bf00      	nop
 8001c30:	bd80      	pop	{r7, pc}
 8001c32:	bf00      	nop
 8001c34:	20000238 	.word	0x20000238

08001c38 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001c38:	b480      	push	{r7}
 8001c3a:	af00      	add	r7, sp, #0
  return 1;
 8001c3c:	2301      	movs	r3, #1
}
 8001c3e:	4618      	mov	r0, r3
 8001c40:	46bd      	mov	sp, r7
 8001c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c46:	4770      	bx	lr

08001c48 <_kill>:

int _kill(int pid, int sig)
{
 8001c48:	b580      	push	{r7, lr}
 8001c4a:	b082      	sub	sp, #8
 8001c4c:	af00      	add	r7, sp, #0
 8001c4e:	6078      	str	r0, [r7, #4]
 8001c50:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001c52:	f004 f91d 	bl	8005e90 <__errno>
 8001c56:	4603      	mov	r3, r0
 8001c58:	2216      	movs	r2, #22
 8001c5a:	601a      	str	r2, [r3, #0]
  return -1;
 8001c5c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8001c60:	4618      	mov	r0, r3
 8001c62:	3708      	adds	r7, #8
 8001c64:	46bd      	mov	sp, r7
 8001c66:	bd80      	pop	{r7, pc}

08001c68 <_exit>:

void _exit (int status)
{
 8001c68:	b580      	push	{r7, lr}
 8001c6a:	b082      	sub	sp, #8
 8001c6c:	af00      	add	r7, sp, #0
 8001c6e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001c70:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001c74:	6878      	ldr	r0, [r7, #4]
 8001c76:	f7ff ffe7 	bl	8001c48 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001c7a:	e7fe      	b.n	8001c7a <_exit+0x12>

08001c7c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001c7c:	b580      	push	{r7, lr}
 8001c7e:	b086      	sub	sp, #24
 8001c80:	af00      	add	r7, sp, #0
 8001c82:	60f8      	str	r0, [r7, #12]
 8001c84:	60b9      	str	r1, [r7, #8]
 8001c86:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c88:	2300      	movs	r3, #0
 8001c8a:	617b      	str	r3, [r7, #20]
 8001c8c:	e00a      	b.n	8001ca4 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001c8e:	f3af 8000 	nop.w
 8001c92:	4601      	mov	r1, r0
 8001c94:	68bb      	ldr	r3, [r7, #8]
 8001c96:	1c5a      	adds	r2, r3, #1
 8001c98:	60ba      	str	r2, [r7, #8]
 8001c9a:	b2ca      	uxtb	r2, r1
 8001c9c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c9e:	697b      	ldr	r3, [r7, #20]
 8001ca0:	3301      	adds	r3, #1
 8001ca2:	617b      	str	r3, [r7, #20]
 8001ca4:	697a      	ldr	r2, [r7, #20]
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	429a      	cmp	r2, r3
 8001caa:	dbf0      	blt.n	8001c8e <_read+0x12>
  }

  return len;
 8001cac:	687b      	ldr	r3, [r7, #4]
}
 8001cae:	4618      	mov	r0, r3
 8001cb0:	3718      	adds	r7, #24
 8001cb2:	46bd      	mov	sp, r7
 8001cb4:	bd80      	pop	{r7, pc}

08001cb6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001cb6:	b580      	push	{r7, lr}
 8001cb8:	b086      	sub	sp, #24
 8001cba:	af00      	add	r7, sp, #0
 8001cbc:	60f8      	str	r0, [r7, #12]
 8001cbe:	60b9      	str	r1, [r7, #8]
 8001cc0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001cc2:	2300      	movs	r3, #0
 8001cc4:	617b      	str	r3, [r7, #20]
 8001cc6:	e009      	b.n	8001cdc <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001cc8:	68bb      	ldr	r3, [r7, #8]
 8001cca:	1c5a      	adds	r2, r3, #1
 8001ccc:	60ba      	str	r2, [r7, #8]
 8001cce:	781b      	ldrb	r3, [r3, #0]
 8001cd0:	4618      	mov	r0, r3
 8001cd2:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001cd6:	697b      	ldr	r3, [r7, #20]
 8001cd8:	3301      	adds	r3, #1
 8001cda:	617b      	str	r3, [r7, #20]
 8001cdc:	697a      	ldr	r2, [r7, #20]
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	429a      	cmp	r2, r3
 8001ce2:	dbf1      	blt.n	8001cc8 <_write+0x12>
  }
  return len;
 8001ce4:	687b      	ldr	r3, [r7, #4]
}
 8001ce6:	4618      	mov	r0, r3
 8001ce8:	3718      	adds	r7, #24
 8001cea:	46bd      	mov	sp, r7
 8001cec:	bd80      	pop	{r7, pc}

08001cee <_close>:

int _close(int file)
{
 8001cee:	b480      	push	{r7}
 8001cf0:	b083      	sub	sp, #12
 8001cf2:	af00      	add	r7, sp, #0
 8001cf4:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001cf6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8001cfa:	4618      	mov	r0, r3
 8001cfc:	370c      	adds	r7, #12
 8001cfe:	46bd      	mov	sp, r7
 8001d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d04:	4770      	bx	lr

08001d06 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001d06:	b480      	push	{r7}
 8001d08:	b083      	sub	sp, #12
 8001d0a:	af00      	add	r7, sp, #0
 8001d0c:	6078      	str	r0, [r7, #4]
 8001d0e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001d10:	683b      	ldr	r3, [r7, #0]
 8001d12:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001d16:	605a      	str	r2, [r3, #4]
  return 0;
 8001d18:	2300      	movs	r3, #0
}
 8001d1a:	4618      	mov	r0, r3
 8001d1c:	370c      	adds	r7, #12
 8001d1e:	46bd      	mov	sp, r7
 8001d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d24:	4770      	bx	lr

08001d26 <_isatty>:

int _isatty(int file)
{
 8001d26:	b480      	push	{r7}
 8001d28:	b083      	sub	sp, #12
 8001d2a:	af00      	add	r7, sp, #0
 8001d2c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001d2e:	2301      	movs	r3, #1
}
 8001d30:	4618      	mov	r0, r3
 8001d32:	370c      	adds	r7, #12
 8001d34:	46bd      	mov	sp, r7
 8001d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d3a:	4770      	bx	lr

08001d3c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001d3c:	b480      	push	{r7}
 8001d3e:	b085      	sub	sp, #20
 8001d40:	af00      	add	r7, sp, #0
 8001d42:	60f8      	str	r0, [r7, #12]
 8001d44:	60b9      	str	r1, [r7, #8]
 8001d46:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001d48:	2300      	movs	r3, #0
}
 8001d4a:	4618      	mov	r0, r3
 8001d4c:	3714      	adds	r7, #20
 8001d4e:	46bd      	mov	sp, r7
 8001d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d54:	4770      	bx	lr
	...

08001d58 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001d58:	b580      	push	{r7, lr}
 8001d5a:	b086      	sub	sp, #24
 8001d5c:	af00      	add	r7, sp, #0
 8001d5e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001d60:	4a14      	ldr	r2, [pc, #80]	; (8001db4 <_sbrk+0x5c>)
 8001d62:	4b15      	ldr	r3, [pc, #84]	; (8001db8 <_sbrk+0x60>)
 8001d64:	1ad3      	subs	r3, r2, r3
 8001d66:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001d68:	697b      	ldr	r3, [r7, #20]
 8001d6a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001d6c:	4b13      	ldr	r3, [pc, #76]	; (8001dbc <_sbrk+0x64>)
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	2b00      	cmp	r3, #0
 8001d72:	d102      	bne.n	8001d7a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001d74:	4b11      	ldr	r3, [pc, #68]	; (8001dbc <_sbrk+0x64>)
 8001d76:	4a12      	ldr	r2, [pc, #72]	; (8001dc0 <_sbrk+0x68>)
 8001d78:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001d7a:	4b10      	ldr	r3, [pc, #64]	; (8001dbc <_sbrk+0x64>)
 8001d7c:	681a      	ldr	r2, [r3, #0]
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	4413      	add	r3, r2
 8001d82:	693a      	ldr	r2, [r7, #16]
 8001d84:	429a      	cmp	r2, r3
 8001d86:	d207      	bcs.n	8001d98 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001d88:	f004 f882 	bl	8005e90 <__errno>
 8001d8c:	4603      	mov	r3, r0
 8001d8e:	220c      	movs	r2, #12
 8001d90:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001d92:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001d96:	e009      	b.n	8001dac <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001d98:	4b08      	ldr	r3, [pc, #32]	; (8001dbc <_sbrk+0x64>)
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001d9e:	4b07      	ldr	r3, [pc, #28]	; (8001dbc <_sbrk+0x64>)
 8001da0:	681a      	ldr	r2, [r3, #0]
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	4413      	add	r3, r2
 8001da6:	4a05      	ldr	r2, [pc, #20]	; (8001dbc <_sbrk+0x64>)
 8001da8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001daa:	68fb      	ldr	r3, [r7, #12]
}
 8001dac:	4618      	mov	r0, r3
 8001dae:	3718      	adds	r7, #24
 8001db0:	46bd      	mov	sp, r7
 8001db2:	bd80      	pop	{r7, pc}
 8001db4:	20018000 	.word	0x20018000
 8001db8:	00000400 	.word	0x00000400
 8001dbc:	200003c4 	.word	0x200003c4
 8001dc0:	20000518 	.word	0x20000518

08001dc4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001dc4:	b480      	push	{r7}
 8001dc6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001dc8:	4b06      	ldr	r3, [pc, #24]	; (8001de4 <SystemInit+0x20>)
 8001dca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001dce:	4a05      	ldr	r2, [pc, #20]	; (8001de4 <SystemInit+0x20>)
 8001dd0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001dd4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001dd8:	bf00      	nop
 8001dda:	46bd      	mov	sp, r7
 8001ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de0:	4770      	bx	lr
 8001de2:	bf00      	nop
 8001de4:	e000ed00 	.word	0xe000ed00

08001de8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001de8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001e20 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001dec:	480d      	ldr	r0, [pc, #52]	; (8001e24 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001dee:	490e      	ldr	r1, [pc, #56]	; (8001e28 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001df0:	4a0e      	ldr	r2, [pc, #56]	; (8001e2c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001df2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001df4:	e002      	b.n	8001dfc <LoopCopyDataInit>

08001df6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001df6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001df8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001dfa:	3304      	adds	r3, #4

08001dfc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001dfc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001dfe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001e00:	d3f9      	bcc.n	8001df6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001e02:	4a0b      	ldr	r2, [pc, #44]	; (8001e30 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001e04:	4c0b      	ldr	r4, [pc, #44]	; (8001e34 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001e06:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001e08:	e001      	b.n	8001e0e <LoopFillZerobss>

08001e0a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001e0a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001e0c:	3204      	adds	r2, #4

08001e0e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001e0e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001e10:	d3fb      	bcc.n	8001e0a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001e12:	f7ff ffd7 	bl	8001dc4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001e16:	f004 f841 	bl	8005e9c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001e1a:	f7ff f88f 	bl	8000f3c <main>
  bx  lr    
 8001e1e:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001e20:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001e24:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001e28:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8001e2c:	080083a4 	.word	0x080083a4
  ldr r2, =_sbss
 8001e30:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8001e34:	20000518 	.word	0x20000518

08001e38 <DMA1_Stream0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001e38:	e7fe      	b.n	8001e38 <DMA1_Stream0_IRQHandler>
	...

08001e3c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001e3c:	b580      	push	{r7, lr}
 8001e3e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001e40:	4b0e      	ldr	r3, [pc, #56]	; (8001e7c <HAL_Init+0x40>)
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	4a0d      	ldr	r2, [pc, #52]	; (8001e7c <HAL_Init+0x40>)
 8001e46:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001e4a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001e4c:	4b0b      	ldr	r3, [pc, #44]	; (8001e7c <HAL_Init+0x40>)
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	4a0a      	ldr	r2, [pc, #40]	; (8001e7c <HAL_Init+0x40>)
 8001e52:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001e56:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001e58:	4b08      	ldr	r3, [pc, #32]	; (8001e7c <HAL_Init+0x40>)
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	4a07      	ldr	r2, [pc, #28]	; (8001e7c <HAL_Init+0x40>)
 8001e5e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001e62:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001e64:	2003      	movs	r0, #3
 8001e66:	f000 fe37 	bl	8002ad8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001e6a:	200f      	movs	r0, #15
 8001e6c:	f000 f808 	bl	8001e80 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001e70:	f7ff fca8 	bl	80017c4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001e74:	2300      	movs	r3, #0
}
 8001e76:	4618      	mov	r0, r3
 8001e78:	bd80      	pop	{r7, pc}
 8001e7a:	bf00      	nop
 8001e7c:	40023c00 	.word	0x40023c00

08001e80 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001e80:	b580      	push	{r7, lr}
 8001e82:	b082      	sub	sp, #8
 8001e84:	af00      	add	r7, sp, #0
 8001e86:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001e88:	4b12      	ldr	r3, [pc, #72]	; (8001ed4 <HAL_InitTick+0x54>)
 8001e8a:	681a      	ldr	r2, [r3, #0]
 8001e8c:	4b12      	ldr	r3, [pc, #72]	; (8001ed8 <HAL_InitTick+0x58>)
 8001e8e:	781b      	ldrb	r3, [r3, #0]
 8001e90:	4619      	mov	r1, r3
 8001e92:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001e96:	fbb3 f3f1 	udiv	r3, r3, r1
 8001e9a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e9e:	4618      	mov	r0, r3
 8001ea0:	f000 fe4f 	bl	8002b42 <HAL_SYSTICK_Config>
 8001ea4:	4603      	mov	r3, r0
 8001ea6:	2b00      	cmp	r3, #0
 8001ea8:	d001      	beq.n	8001eae <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001eaa:	2301      	movs	r3, #1
 8001eac:	e00e      	b.n	8001ecc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	2b0f      	cmp	r3, #15
 8001eb2:	d80a      	bhi.n	8001eca <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001eb4:	2200      	movs	r2, #0
 8001eb6:	6879      	ldr	r1, [r7, #4]
 8001eb8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001ebc:	f000 fe17 	bl	8002aee <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001ec0:	4a06      	ldr	r2, [pc, #24]	; (8001edc <HAL_InitTick+0x5c>)
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001ec6:	2300      	movs	r3, #0
 8001ec8:	e000      	b.n	8001ecc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001eca:	2301      	movs	r3, #1
}
 8001ecc:	4618      	mov	r0, r3
 8001ece:	3708      	adds	r7, #8
 8001ed0:	46bd      	mov	sp, r7
 8001ed2:	bd80      	pop	{r7, pc}
 8001ed4:	20000000 	.word	0x20000000
 8001ed8:	20000008 	.word	0x20000008
 8001edc:	20000004 	.word	0x20000004

08001ee0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001ee0:	b480      	push	{r7}
 8001ee2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001ee4:	4b06      	ldr	r3, [pc, #24]	; (8001f00 <HAL_IncTick+0x20>)
 8001ee6:	781b      	ldrb	r3, [r3, #0]
 8001ee8:	461a      	mov	r2, r3
 8001eea:	4b06      	ldr	r3, [pc, #24]	; (8001f04 <HAL_IncTick+0x24>)
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	4413      	add	r3, r2
 8001ef0:	4a04      	ldr	r2, [pc, #16]	; (8001f04 <HAL_IncTick+0x24>)
 8001ef2:	6013      	str	r3, [r2, #0]
}
 8001ef4:	bf00      	nop
 8001ef6:	46bd      	mov	sp, r7
 8001ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001efc:	4770      	bx	lr
 8001efe:	bf00      	nop
 8001f00:	20000008 	.word	0x20000008
 8001f04:	200003c8 	.word	0x200003c8

08001f08 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001f08:	b480      	push	{r7}
 8001f0a:	af00      	add	r7, sp, #0
  return uwTick;
 8001f0c:	4b03      	ldr	r3, [pc, #12]	; (8001f1c <HAL_GetTick+0x14>)
 8001f0e:	681b      	ldr	r3, [r3, #0]
}
 8001f10:	4618      	mov	r0, r3
 8001f12:	46bd      	mov	sp, r7
 8001f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f18:	4770      	bx	lr
 8001f1a:	bf00      	nop
 8001f1c:	200003c8 	.word	0x200003c8

08001f20 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001f20:	b580      	push	{r7, lr}
 8001f22:	b084      	sub	sp, #16
 8001f24:	af00      	add	r7, sp, #0
 8001f26:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001f28:	2300      	movs	r3, #0
 8001f2a:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	d101      	bne.n	8001f36 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001f32:	2301      	movs	r3, #1
 8001f34:	e033      	b.n	8001f9e <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f3a:	2b00      	cmp	r3, #0
 8001f3c:	d109      	bne.n	8001f52 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001f3e:	6878      	ldr	r0, [r7, #4]
 8001f40:	f7ff fc68 	bl	8001814 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	2200      	movs	r2, #0
 8001f48:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	2200      	movs	r2, #0
 8001f4e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f56:	f003 0310 	and.w	r3, r3, #16
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	d118      	bne.n	8001f90 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f62:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001f66:	f023 0302 	bic.w	r3, r3, #2
 8001f6a:	f043 0202 	orr.w	r2, r3, #2
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8001f72:	6878      	ldr	r0, [r7, #4]
 8001f74:	f000 fb58 	bl	8002628 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	2200      	movs	r2, #0
 8001f7c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f82:	f023 0303 	bic.w	r3, r3, #3
 8001f86:	f043 0201 	orr.w	r2, r3, #1
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	641a      	str	r2, [r3, #64]	; 0x40
 8001f8e:	e001      	b.n	8001f94 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001f90:	2301      	movs	r3, #1
 8001f92:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	2200      	movs	r2, #0
 8001f98:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001f9c:	7bfb      	ldrb	r3, [r7, #15]
}
 8001f9e:	4618      	mov	r0, r3
 8001fa0:	3710      	adds	r7, #16
 8001fa2:	46bd      	mov	sp, r7
 8001fa4:	bd80      	pop	{r7, pc}

08001fa6 <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8001fa6:	b580      	push	{r7, lr}
 8001fa8:	b086      	sub	sp, #24
 8001faa:	af00      	add	r7, sp, #0
 8001fac:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 8001fae:	2300      	movs	r3, #0
 8001fb0:	617b      	str	r3, [r7, #20]
 8001fb2:	2300      	movs	r3, #0
 8001fb4:	613b      	str	r3, [r7, #16]
  
  uint32_t tmp_sr = hadc->Instance->SR;
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	685b      	ldr	r3, [r3, #4]
 8001fc4:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
  
  tmp1 = tmp_sr & ADC_FLAG_EOC;
 8001fc6:	68fb      	ldr	r3, [r7, #12]
 8001fc8:	f003 0302 	and.w	r3, r3, #2
 8001fcc:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_EOC;
 8001fce:	68bb      	ldr	r3, [r7, #8]
 8001fd0:	f003 0320 	and.w	r3, r3, #32
 8001fd4:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for regular channels */
  if(tmp1 && tmp2)
 8001fd6:	697b      	ldr	r3, [r7, #20]
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d049      	beq.n	8002070 <HAL_ADC_IRQHandler+0xca>
 8001fdc:	693b      	ldr	r3, [r7, #16]
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	d046      	beq.n	8002070 <HAL_ADC_IRQHandler+0xca>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fe6:	f003 0310 	and.w	r3, r3, #16
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	d105      	bne.n	8001ffa <HAL_ADC_IRQHandler+0x54>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ff2:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	689b      	ldr	r3, [r3, #8]
 8002000:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002004:	2b00      	cmp	r3, #0
 8002006:	d12b      	bne.n	8002060 <HAL_ADC_IRQHandler+0xba>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800200c:	2b00      	cmp	r3, #0
 800200e:	d127      	bne.n	8002060 <HAL_ADC_IRQHandler+0xba>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002016:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800201a:	2b00      	cmp	r3, #0
 800201c:	d006      	beq.n	800202c <HAL_ADC_IRQHandler+0x86>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	689b      	ldr	r3, [r3, #8]
 8002024:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8002028:	2b00      	cmp	r3, #0
 800202a:	d119      	bne.n	8002060 <HAL_ADC_IRQHandler+0xba>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	685a      	ldr	r2, [r3, #4]
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	f022 0220 	bic.w	r2, r2, #32
 800203a:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002040:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800204c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002050:	2b00      	cmp	r3, #0
 8002052:	d105      	bne.n	8002060 <HAL_ADC_IRQHandler+0xba>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002058:	f043 0201 	orr.w	r2, r3, #1
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002060:	6878      	ldr	r0, [r7, #4]
 8002062:	f7fe ff5b 	bl	8000f1c <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	f06f 0212 	mvn.w	r2, #18
 800206e:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = tmp_sr & ADC_FLAG_JEOC;
 8002070:	68fb      	ldr	r3, [r7, #12]
 8002072:	f003 0304 	and.w	r3, r3, #4
 8002076:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_JEOC;
 8002078:	68bb      	ldr	r3, [r7, #8]
 800207a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800207e:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for injected channels */
  if(tmp1 && tmp2)
 8002080:	697b      	ldr	r3, [r7, #20]
 8002082:	2b00      	cmp	r3, #0
 8002084:	d057      	beq.n	8002136 <HAL_ADC_IRQHandler+0x190>
 8002086:	693b      	ldr	r3, [r7, #16]
 8002088:	2b00      	cmp	r3, #0
 800208a:	d054      	beq.n	8002136 <HAL_ADC_IRQHandler+0x190>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002090:	f003 0310 	and.w	r3, r3, #16
 8002094:	2b00      	cmp	r3, #0
 8002096:	d105      	bne.n	80020a4 <HAL_ADC_IRQHandler+0xfe>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800209c:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	689b      	ldr	r3, [r3, #8]
 80020aa:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	d139      	bne.n	8002126 <HAL_ADC_IRQHandler+0x180>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80020b8:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 80020bc:	2b00      	cmp	r3, #0
 80020be:	d006      	beq.n	80020ce <HAL_ADC_IRQHandler+0x128>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	689b      	ldr	r3, [r3, #8]
 80020c6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 80020ca:	2b00      	cmp	r3, #0
 80020cc:	d12b      	bne.n	8002126 <HAL_ADC_IRQHandler+0x180>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	685b      	ldr	r3, [r3, #4]
 80020d4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 80020d8:	2b00      	cmp	r3, #0
 80020da:	d124      	bne.n	8002126 <HAL_ADC_IRQHandler+0x180>
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	689b      	ldr	r3, [r3, #8]
 80020e2:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	d11d      	bne.n	8002126 <HAL_ADC_IRQHandler+0x180>
        (hadc->Init.ContinuousConvMode == DISABLE)   )       )   )
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	7e1b      	ldrb	r3, [r3, #24]
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 80020ee:	2b00      	cmp	r3, #0
 80020f0:	d119      	bne.n	8002126 <HAL_ADC_IRQHandler+0x180>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	685a      	ldr	r2, [r3, #4]
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002100:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002106:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002112:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002116:	2b00      	cmp	r3, #0
 8002118:	d105      	bne.n	8002126 <HAL_ADC_IRQHandler+0x180>
      { 
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800211e:	f043 0201 	orr.w	r2, r3, #1
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	641a      	str	r2, [r3, #64]	; 0x40
    /* Conversion complete callback */ 
    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8002126:	6878      	ldr	r0, [r7, #4]
 8002128:	f000 fbfc 	bl	8002924 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	f06f 020c 	mvn.w	r2, #12
 8002134:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = tmp_sr & ADC_FLAG_AWD;
 8002136:	68fb      	ldr	r3, [r7, #12]
 8002138:	f003 0301 	and.w	r3, r3, #1
 800213c:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_AWD;
 800213e:	68bb      	ldr	r3, [r7, #8]
 8002140:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002144:	613b      	str	r3, [r7, #16]
  /* Check Analog watchdog flag */
  if(tmp1 && tmp2)
 8002146:	697b      	ldr	r3, [r7, #20]
 8002148:	2b00      	cmp	r3, #0
 800214a:	d017      	beq.n	800217c <HAL_ADC_IRQHandler+0x1d6>
 800214c:	693b      	ldr	r3, [r7, #16]
 800214e:	2b00      	cmp	r3, #0
 8002150:	d014      	beq.n	800217c <HAL_ADC_IRQHandler+0x1d6>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	f003 0301 	and.w	r3, r3, #1
 800215c:	2b01      	cmp	r3, #1
 800215e:	d10d      	bne.n	800217c <HAL_ADC_IRQHandler+0x1d6>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002164:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 800216c:	6878      	ldr	r0, [r7, #4]
 800216e:	f000 f925 	bl	80023bc <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	f06f 0201 	mvn.w	r2, #1
 800217a:	601a      	str	r2, [r3, #0]
    }
  }
  
  tmp1 = tmp_sr & ADC_FLAG_OVR;
 800217c:	68fb      	ldr	r3, [r7, #12]
 800217e:	f003 0320 	and.w	r3, r3, #32
 8002182:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_OVR;
 8002184:	68bb      	ldr	r3, [r7, #8]
 8002186:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800218a:	613b      	str	r3, [r7, #16]
  /* Check Overrun flag */
  if(tmp1 && tmp2)
 800218c:	697b      	ldr	r3, [r7, #20]
 800218e:	2b00      	cmp	r3, #0
 8002190:	d015      	beq.n	80021be <HAL_ADC_IRQHandler+0x218>
 8002192:	693b      	ldr	r3, [r7, #16]
 8002194:	2b00      	cmp	r3, #0
 8002196:	d012      	beq.n	80021be <HAL_ADC_IRQHandler+0x218>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */
    
    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800219c:	f043 0202 	orr.w	r2, r3, #2
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	f06f 0220 	mvn.w	r2, #32
 80021ac:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 80021ae:	6878      	ldr	r0, [r7, #4]
 80021b0:	f000 f90e 	bl	80023d0 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	f06f 0220 	mvn.w	r2, #32
 80021bc:	601a      	str	r2, [r3, #0]
  }
}
 80021be:	bf00      	nop
 80021c0:	3718      	adds	r7, #24
 80021c2:	46bd      	mov	sp, r7
 80021c4:	bd80      	pop	{r7, pc}
	...

080021c8 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 80021c8:	b580      	push	{r7, lr}
 80021ca:	b086      	sub	sp, #24
 80021cc:	af00      	add	r7, sp, #0
 80021ce:	60f8      	str	r0, [r7, #12]
 80021d0:	60b9      	str	r1, [r7, #8]
 80021d2:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 80021d4:	2300      	movs	r3, #0
 80021d6:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80021d8:	68fb      	ldr	r3, [r7, #12]
 80021da:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80021de:	2b01      	cmp	r3, #1
 80021e0:	d101      	bne.n	80021e6 <HAL_ADC_Start_DMA+0x1e>
 80021e2:	2302      	movs	r3, #2
 80021e4:	e0ce      	b.n	8002384 <HAL_ADC_Start_DMA+0x1bc>
 80021e6:	68fb      	ldr	r3, [r7, #12]
 80021e8:	2201      	movs	r2, #1
 80021ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80021ee:	68fb      	ldr	r3, [r7, #12]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	689b      	ldr	r3, [r3, #8]
 80021f4:	f003 0301 	and.w	r3, r3, #1
 80021f8:	2b01      	cmp	r3, #1
 80021fa:	d018      	beq.n	800222e <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80021fc:	68fb      	ldr	r3, [r7, #12]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	689a      	ldr	r2, [r3, #8]
 8002202:	68fb      	ldr	r3, [r7, #12]
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	f042 0201 	orr.w	r2, r2, #1
 800220a:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800220c:	4b5f      	ldr	r3, [pc, #380]	; (800238c <HAL_ADC_Start_DMA+0x1c4>)
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	4a5f      	ldr	r2, [pc, #380]	; (8002390 <HAL_ADC_Start_DMA+0x1c8>)
 8002212:	fba2 2303 	umull	r2, r3, r2, r3
 8002216:	0c9a      	lsrs	r2, r3, #18
 8002218:	4613      	mov	r3, r2
 800221a:	005b      	lsls	r3, r3, #1
 800221c:	4413      	add	r3, r2
 800221e:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8002220:	e002      	b.n	8002228 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8002222:	693b      	ldr	r3, [r7, #16]
 8002224:	3b01      	subs	r3, #1
 8002226:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8002228:	693b      	ldr	r3, [r7, #16]
 800222a:	2b00      	cmp	r3, #0
 800222c:	d1f9      	bne.n	8002222 <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 800222e:	68fb      	ldr	r3, [r7, #12]
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	689b      	ldr	r3, [r3, #8]
 8002234:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002238:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800223c:	d107      	bne.n	800224e <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 800223e:	68fb      	ldr	r3, [r7, #12]
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	689a      	ldr	r2, [r3, #8]
 8002244:	68fb      	ldr	r3, [r7, #12]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800224c:	609a      	str	r2, [r3, #8]
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800224e:	68fb      	ldr	r3, [r7, #12]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	689b      	ldr	r3, [r3, #8]
 8002254:	f003 0301 	and.w	r3, r3, #1
 8002258:	2b01      	cmp	r3, #1
 800225a:	f040 8086 	bne.w	800236a <HAL_ADC_Start_DMA+0x1a2>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800225e:	68fb      	ldr	r3, [r7, #12]
 8002260:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002262:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8002266:	f023 0301 	bic.w	r3, r3, #1
 800226a:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800226e:	68fb      	ldr	r3, [r7, #12]
 8002270:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002272:	68fb      	ldr	r3, [r7, #12]
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	685b      	ldr	r3, [r3, #4]
 8002278:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800227c:	2b00      	cmp	r3, #0
 800227e:	d007      	beq.n	8002290 <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002280:	68fb      	ldr	r3, [r7, #12]
 8002282:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002284:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002288:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800228c:	68fb      	ldr	r3, [r7, #12]
 800228e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002290:	68fb      	ldr	r3, [r7, #12]
 8002292:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002294:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002298:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800229c:	d106      	bne.n	80022ac <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800229e:	68fb      	ldr	r3, [r7, #12]
 80022a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022a2:	f023 0206 	bic.w	r2, r3, #6
 80022a6:	68fb      	ldr	r3, [r7, #12]
 80022a8:	645a      	str	r2, [r3, #68]	; 0x44
 80022aa:	e002      	b.n	80022b2 <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80022ac:	68fb      	ldr	r3, [r7, #12]
 80022ae:	2200      	movs	r2, #0
 80022b0:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 80022b2:	68fb      	ldr	r3, [r7, #12]
 80022b4:	2200      	movs	r2, #0
 80022b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80022ba:	4b36      	ldr	r3, [pc, #216]	; (8002394 <HAL_ADC_Start_DMA+0x1cc>)
 80022bc:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80022be:	68fb      	ldr	r3, [r7, #12]
 80022c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80022c2:	4a35      	ldr	r2, [pc, #212]	; (8002398 <HAL_ADC_Start_DMA+0x1d0>)
 80022c4:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80022c6:	68fb      	ldr	r3, [r7, #12]
 80022c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80022ca:	4a34      	ldr	r2, [pc, #208]	; (800239c <HAL_ADC_Start_DMA+0x1d4>)
 80022cc:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80022ce:	68fb      	ldr	r3, [r7, #12]
 80022d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80022d2:	4a33      	ldr	r2, [pc, #204]	; (80023a0 <HAL_ADC_Start_DMA+0x1d8>)
 80022d4:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80022d6:	68fb      	ldr	r3, [r7, #12]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	f06f 0222 	mvn.w	r2, #34	; 0x22
 80022de:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80022e0:	68fb      	ldr	r3, [r7, #12]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	685a      	ldr	r2, [r3, #4]
 80022e6:	68fb      	ldr	r3, [r7, #12]
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 80022ee:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 80022f0:	68fb      	ldr	r3, [r7, #12]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	689a      	ldr	r2, [r3, #8]
 80022f6:	68fb      	ldr	r3, [r7, #12]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80022fe:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002300:	68fb      	ldr	r3, [r7, #12]
 8002302:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8002304:	68fb      	ldr	r3, [r7, #12]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	334c      	adds	r3, #76	; 0x4c
 800230a:	4619      	mov	r1, r3
 800230c:	68ba      	ldr	r2, [r7, #8]
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	f000 fcd2 	bl	8002cb8 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8002314:	697b      	ldr	r3, [r7, #20]
 8002316:	685b      	ldr	r3, [r3, #4]
 8002318:	f003 031f 	and.w	r3, r3, #31
 800231c:	2b00      	cmp	r3, #0
 800231e:	d10f      	bne.n	8002340 <HAL_ADC_Start_DMA+0x178>
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8002320:	68fb      	ldr	r3, [r7, #12]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	689b      	ldr	r3, [r3, #8]
 8002326:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800232a:	2b00      	cmp	r3, #0
 800232c:	d129      	bne.n	8002382 <HAL_ADC_Start_DMA+0x1ba>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800232e:	68fb      	ldr	r3, [r7, #12]
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	689a      	ldr	r2, [r3, #8]
 8002334:	68fb      	ldr	r3, [r7, #12]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800233c:	609a      	str	r2, [r3, #8]
 800233e:	e020      	b.n	8002382 <HAL_ADC_Start_DMA+0x1ba>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002340:	68fb      	ldr	r3, [r7, #12]
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	4a17      	ldr	r2, [pc, #92]	; (80023a4 <HAL_ADC_Start_DMA+0x1dc>)
 8002346:	4293      	cmp	r3, r2
 8002348:	d11b      	bne.n	8002382 <HAL_ADC_Start_DMA+0x1ba>
 800234a:	68fb      	ldr	r3, [r7, #12]
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	689b      	ldr	r3, [r3, #8]
 8002350:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002354:	2b00      	cmp	r3, #0
 8002356:	d114      	bne.n	8002382 <HAL_ADC_Start_DMA+0x1ba>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	689a      	ldr	r2, [r3, #8]
 800235e:	68fb      	ldr	r3, [r7, #12]
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002366:	609a      	str	r2, [r3, #8]
 8002368:	e00b      	b.n	8002382 <HAL_ADC_Start_DMA+0x1ba>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800236a:	68fb      	ldr	r3, [r7, #12]
 800236c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800236e:	f043 0210 	orr.w	r2, r3, #16
 8002372:	68fb      	ldr	r3, [r7, #12]
 8002374:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002376:	68fb      	ldr	r3, [r7, #12]
 8002378:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800237a:	f043 0201 	orr.w	r2, r3, #1
 800237e:	68fb      	ldr	r3, [r7, #12]
 8002380:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8002382:	2300      	movs	r3, #0
}
 8002384:	4618      	mov	r0, r3
 8002386:	3718      	adds	r7, #24
 8002388:	46bd      	mov	sp, r7
 800238a:	bd80      	pop	{r7, pc}
 800238c:	20000000 	.word	0x20000000
 8002390:	431bde83 	.word	0x431bde83
 8002394:	40012300 	.word	0x40012300
 8002398:	08002821 	.word	0x08002821
 800239c:	080028db 	.word	0x080028db
 80023a0:	080028f7 	.word	0x080028f7
 80023a4:	40012000 	.word	0x40012000

080023a8 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 80023a8:	b480      	push	{r7}
 80023aa:	b083      	sub	sp, #12
 80023ac:	af00      	add	r7, sp, #0
 80023ae:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 80023b0:	bf00      	nop
 80023b2:	370c      	adds	r7, #12
 80023b4:	46bd      	mov	sp, r7
 80023b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ba:	4770      	bx	lr

080023bc <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 80023bc:	b480      	push	{r7}
 80023be:	b083      	sub	sp, #12
 80023c0:	af00      	add	r7, sp, #0
 80023c2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 80023c4:	bf00      	nop
 80023c6:	370c      	adds	r7, #12
 80023c8:	46bd      	mov	sp, r7
 80023ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ce:	4770      	bx	lr

080023d0 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80023d0:	b480      	push	{r7}
 80023d2:	b083      	sub	sp, #12
 80023d4:	af00      	add	r7, sp, #0
 80023d6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 80023d8:	bf00      	nop
 80023da:	370c      	adds	r7, #12
 80023dc:	46bd      	mov	sp, r7
 80023de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e2:	4770      	bx	lr

080023e4 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80023e4:	b480      	push	{r7}
 80023e6:	b085      	sub	sp, #20
 80023e8:	af00      	add	r7, sp, #0
 80023ea:	6078      	str	r0, [r7, #4]
 80023ec:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80023ee:	2300      	movs	r3, #0
 80023f0:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80023f8:	2b01      	cmp	r3, #1
 80023fa:	d101      	bne.n	8002400 <HAL_ADC_ConfigChannel+0x1c>
 80023fc:	2302      	movs	r3, #2
 80023fe:	e105      	b.n	800260c <HAL_ADC_ConfigChannel+0x228>
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	2201      	movs	r2, #1
 8002404:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002408:	683b      	ldr	r3, [r7, #0]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	2b09      	cmp	r3, #9
 800240e:	d925      	bls.n	800245c <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	68d9      	ldr	r1, [r3, #12]
 8002416:	683b      	ldr	r3, [r7, #0]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	b29b      	uxth	r3, r3
 800241c:	461a      	mov	r2, r3
 800241e:	4613      	mov	r3, r2
 8002420:	005b      	lsls	r3, r3, #1
 8002422:	4413      	add	r3, r2
 8002424:	3b1e      	subs	r3, #30
 8002426:	2207      	movs	r2, #7
 8002428:	fa02 f303 	lsl.w	r3, r2, r3
 800242c:	43da      	mvns	r2, r3
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	400a      	ands	r2, r1
 8002434:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	68d9      	ldr	r1, [r3, #12]
 800243c:	683b      	ldr	r3, [r7, #0]
 800243e:	689a      	ldr	r2, [r3, #8]
 8002440:	683b      	ldr	r3, [r7, #0]
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	b29b      	uxth	r3, r3
 8002446:	4618      	mov	r0, r3
 8002448:	4603      	mov	r3, r0
 800244a:	005b      	lsls	r3, r3, #1
 800244c:	4403      	add	r3, r0
 800244e:	3b1e      	subs	r3, #30
 8002450:	409a      	lsls	r2, r3
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	430a      	orrs	r2, r1
 8002458:	60da      	str	r2, [r3, #12]
 800245a:	e022      	b.n	80024a2 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	6919      	ldr	r1, [r3, #16]
 8002462:	683b      	ldr	r3, [r7, #0]
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	b29b      	uxth	r3, r3
 8002468:	461a      	mov	r2, r3
 800246a:	4613      	mov	r3, r2
 800246c:	005b      	lsls	r3, r3, #1
 800246e:	4413      	add	r3, r2
 8002470:	2207      	movs	r2, #7
 8002472:	fa02 f303 	lsl.w	r3, r2, r3
 8002476:	43da      	mvns	r2, r3
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	400a      	ands	r2, r1
 800247e:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	6919      	ldr	r1, [r3, #16]
 8002486:	683b      	ldr	r3, [r7, #0]
 8002488:	689a      	ldr	r2, [r3, #8]
 800248a:	683b      	ldr	r3, [r7, #0]
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	b29b      	uxth	r3, r3
 8002490:	4618      	mov	r0, r3
 8002492:	4603      	mov	r3, r0
 8002494:	005b      	lsls	r3, r3, #1
 8002496:	4403      	add	r3, r0
 8002498:	409a      	lsls	r2, r3
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	430a      	orrs	r2, r1
 80024a0:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80024a2:	683b      	ldr	r3, [r7, #0]
 80024a4:	685b      	ldr	r3, [r3, #4]
 80024a6:	2b06      	cmp	r3, #6
 80024a8:	d824      	bhi.n	80024f4 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80024b0:	683b      	ldr	r3, [r7, #0]
 80024b2:	685a      	ldr	r2, [r3, #4]
 80024b4:	4613      	mov	r3, r2
 80024b6:	009b      	lsls	r3, r3, #2
 80024b8:	4413      	add	r3, r2
 80024ba:	3b05      	subs	r3, #5
 80024bc:	221f      	movs	r2, #31
 80024be:	fa02 f303 	lsl.w	r3, r2, r3
 80024c2:	43da      	mvns	r2, r3
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	400a      	ands	r2, r1
 80024ca:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80024d2:	683b      	ldr	r3, [r7, #0]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	b29b      	uxth	r3, r3
 80024d8:	4618      	mov	r0, r3
 80024da:	683b      	ldr	r3, [r7, #0]
 80024dc:	685a      	ldr	r2, [r3, #4]
 80024de:	4613      	mov	r3, r2
 80024e0:	009b      	lsls	r3, r3, #2
 80024e2:	4413      	add	r3, r2
 80024e4:	3b05      	subs	r3, #5
 80024e6:	fa00 f203 	lsl.w	r2, r0, r3
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	430a      	orrs	r2, r1
 80024f0:	635a      	str	r2, [r3, #52]	; 0x34
 80024f2:	e04c      	b.n	800258e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80024f4:	683b      	ldr	r3, [r7, #0]
 80024f6:	685b      	ldr	r3, [r3, #4]
 80024f8:	2b0c      	cmp	r3, #12
 80024fa:	d824      	bhi.n	8002546 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002502:	683b      	ldr	r3, [r7, #0]
 8002504:	685a      	ldr	r2, [r3, #4]
 8002506:	4613      	mov	r3, r2
 8002508:	009b      	lsls	r3, r3, #2
 800250a:	4413      	add	r3, r2
 800250c:	3b23      	subs	r3, #35	; 0x23
 800250e:	221f      	movs	r2, #31
 8002510:	fa02 f303 	lsl.w	r3, r2, r3
 8002514:	43da      	mvns	r2, r3
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	400a      	ands	r2, r1
 800251c:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002524:	683b      	ldr	r3, [r7, #0]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	b29b      	uxth	r3, r3
 800252a:	4618      	mov	r0, r3
 800252c:	683b      	ldr	r3, [r7, #0]
 800252e:	685a      	ldr	r2, [r3, #4]
 8002530:	4613      	mov	r3, r2
 8002532:	009b      	lsls	r3, r3, #2
 8002534:	4413      	add	r3, r2
 8002536:	3b23      	subs	r3, #35	; 0x23
 8002538:	fa00 f203 	lsl.w	r2, r0, r3
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	430a      	orrs	r2, r1
 8002542:	631a      	str	r2, [r3, #48]	; 0x30
 8002544:	e023      	b.n	800258e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800254c:	683b      	ldr	r3, [r7, #0]
 800254e:	685a      	ldr	r2, [r3, #4]
 8002550:	4613      	mov	r3, r2
 8002552:	009b      	lsls	r3, r3, #2
 8002554:	4413      	add	r3, r2
 8002556:	3b41      	subs	r3, #65	; 0x41
 8002558:	221f      	movs	r2, #31
 800255a:	fa02 f303 	lsl.w	r3, r2, r3
 800255e:	43da      	mvns	r2, r3
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	400a      	ands	r2, r1
 8002566:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800256e:	683b      	ldr	r3, [r7, #0]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	b29b      	uxth	r3, r3
 8002574:	4618      	mov	r0, r3
 8002576:	683b      	ldr	r3, [r7, #0]
 8002578:	685a      	ldr	r2, [r3, #4]
 800257a:	4613      	mov	r3, r2
 800257c:	009b      	lsls	r3, r3, #2
 800257e:	4413      	add	r3, r2
 8002580:	3b41      	subs	r3, #65	; 0x41
 8002582:	fa00 f203 	lsl.w	r2, r0, r3
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	430a      	orrs	r2, r1
 800258c:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800258e:	4b22      	ldr	r3, [pc, #136]	; (8002618 <HAL_ADC_ConfigChannel+0x234>)
 8002590:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	4a21      	ldr	r2, [pc, #132]	; (800261c <HAL_ADC_ConfigChannel+0x238>)
 8002598:	4293      	cmp	r3, r2
 800259a:	d109      	bne.n	80025b0 <HAL_ADC_ConfigChannel+0x1cc>
 800259c:	683b      	ldr	r3, [r7, #0]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	2b12      	cmp	r3, #18
 80025a2:	d105      	bne.n	80025b0 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80025a4:	68fb      	ldr	r3, [r7, #12]
 80025a6:	685b      	ldr	r3, [r3, #4]
 80025a8:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80025ac:	68fb      	ldr	r3, [r7, #12]
 80025ae:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	4a19      	ldr	r2, [pc, #100]	; (800261c <HAL_ADC_ConfigChannel+0x238>)
 80025b6:	4293      	cmp	r3, r2
 80025b8:	d123      	bne.n	8002602 <HAL_ADC_ConfigChannel+0x21e>
 80025ba:	683b      	ldr	r3, [r7, #0]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	2b10      	cmp	r3, #16
 80025c0:	d003      	beq.n	80025ca <HAL_ADC_ConfigChannel+0x1e6>
 80025c2:	683b      	ldr	r3, [r7, #0]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	2b11      	cmp	r3, #17
 80025c8:	d11b      	bne.n	8002602 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80025ca:	68fb      	ldr	r3, [r7, #12]
 80025cc:	685b      	ldr	r3, [r3, #4]
 80025ce:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80025d2:	68fb      	ldr	r3, [r7, #12]
 80025d4:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80025d6:	683b      	ldr	r3, [r7, #0]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	2b10      	cmp	r3, #16
 80025dc:	d111      	bne.n	8002602 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80025de:	4b10      	ldr	r3, [pc, #64]	; (8002620 <HAL_ADC_ConfigChannel+0x23c>)
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	4a10      	ldr	r2, [pc, #64]	; (8002624 <HAL_ADC_ConfigChannel+0x240>)
 80025e4:	fba2 2303 	umull	r2, r3, r2, r3
 80025e8:	0c9a      	lsrs	r2, r3, #18
 80025ea:	4613      	mov	r3, r2
 80025ec:	009b      	lsls	r3, r3, #2
 80025ee:	4413      	add	r3, r2
 80025f0:	005b      	lsls	r3, r3, #1
 80025f2:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80025f4:	e002      	b.n	80025fc <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 80025f6:	68bb      	ldr	r3, [r7, #8]
 80025f8:	3b01      	subs	r3, #1
 80025fa:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80025fc:	68bb      	ldr	r3, [r7, #8]
 80025fe:	2b00      	cmp	r3, #0
 8002600:	d1f9      	bne.n	80025f6 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	2200      	movs	r2, #0
 8002606:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800260a:	2300      	movs	r3, #0
}
 800260c:	4618      	mov	r0, r3
 800260e:	3714      	adds	r7, #20
 8002610:	46bd      	mov	sp, r7
 8002612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002616:	4770      	bx	lr
 8002618:	40012300 	.word	0x40012300
 800261c:	40012000 	.word	0x40012000
 8002620:	20000000 	.word	0x20000000
 8002624:	431bde83 	.word	0x431bde83

08002628 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002628:	b480      	push	{r7}
 800262a:	b085      	sub	sp, #20
 800262c:	af00      	add	r7, sp, #0
 800262e:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002630:	4b79      	ldr	r3, [pc, #484]	; (8002818 <ADC_Init+0x1f0>)
 8002632:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002634:	68fb      	ldr	r3, [r7, #12]
 8002636:	685b      	ldr	r3, [r3, #4]
 8002638:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800263c:	68fb      	ldr	r3, [r7, #12]
 800263e:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002640:	68fb      	ldr	r3, [r7, #12]
 8002642:	685a      	ldr	r2, [r3, #4]
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	685b      	ldr	r3, [r3, #4]
 8002648:	431a      	orrs	r2, r3
 800264a:	68fb      	ldr	r3, [r7, #12]
 800264c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	685a      	ldr	r2, [r3, #4]
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800265c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	6859      	ldr	r1, [r3, #4]
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	691b      	ldr	r3, [r3, #16]
 8002668:	021a      	lsls	r2, r3, #8
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	430a      	orrs	r2, r1
 8002670:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	685a      	ldr	r2, [r3, #4]
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8002680:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	6859      	ldr	r1, [r3, #4]
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	689a      	ldr	r2, [r3, #8]
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	430a      	orrs	r2, r1
 8002692:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	689a      	ldr	r2, [r3, #8]
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80026a2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	6899      	ldr	r1, [r3, #8]
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	68da      	ldr	r2, [r3, #12]
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	430a      	orrs	r2, r1
 80026b4:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80026ba:	4a58      	ldr	r2, [pc, #352]	; (800281c <ADC_Init+0x1f4>)
 80026bc:	4293      	cmp	r3, r2
 80026be:	d022      	beq.n	8002706 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	689a      	ldr	r2, [r3, #8]
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80026ce:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	6899      	ldr	r1, [r3, #8]
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	430a      	orrs	r2, r1
 80026e0:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	689a      	ldr	r2, [r3, #8]
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80026f0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	6899      	ldr	r1, [r3, #8]
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	430a      	orrs	r2, r1
 8002702:	609a      	str	r2, [r3, #8]
 8002704:	e00f      	b.n	8002726 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	689a      	ldr	r2, [r3, #8]
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002714:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	689a      	ldr	r2, [r3, #8]
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002724:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	689a      	ldr	r2, [r3, #8]
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	f022 0202 	bic.w	r2, r2, #2
 8002734:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	6899      	ldr	r1, [r3, #8]
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	7e1b      	ldrb	r3, [r3, #24]
 8002740:	005a      	lsls	r2, r3, #1
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	430a      	orrs	r2, r1
 8002748:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002750:	2b00      	cmp	r3, #0
 8002752:	d01b      	beq.n	800278c <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	685a      	ldr	r2, [r3, #4]
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002762:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	685a      	ldr	r2, [r3, #4]
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8002772:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	6859      	ldr	r1, [r3, #4]
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800277e:	3b01      	subs	r3, #1
 8002780:	035a      	lsls	r2, r3, #13
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	430a      	orrs	r2, r1
 8002788:	605a      	str	r2, [r3, #4]
 800278a:	e007      	b.n	800279c <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	685a      	ldr	r2, [r3, #4]
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800279a:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80027aa:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	69db      	ldr	r3, [r3, #28]
 80027b6:	3b01      	subs	r3, #1
 80027b8:	051a      	lsls	r2, r3, #20
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	430a      	orrs	r2, r1
 80027c0:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	689a      	ldr	r2, [r3, #8]
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80027d0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	6899      	ldr	r1, [r3, #8]
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80027de:	025a      	lsls	r2, r3, #9
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	430a      	orrs	r2, r1
 80027e6:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	689a      	ldr	r2, [r3, #8]
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80027f6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	6899      	ldr	r1, [r3, #8]
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	695b      	ldr	r3, [r3, #20]
 8002802:	029a      	lsls	r2, r3, #10
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	430a      	orrs	r2, r1
 800280a:	609a      	str	r2, [r3, #8]
}
 800280c:	bf00      	nop
 800280e:	3714      	adds	r7, #20
 8002810:	46bd      	mov	sp, r7
 8002812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002816:	4770      	bx	lr
 8002818:	40012300 	.word	0x40012300
 800281c:	0f000001 	.word	0x0f000001

08002820 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8002820:	b580      	push	{r7, lr}
 8002822:	b084      	sub	sp, #16
 8002824:	af00      	add	r7, sp, #0
 8002826:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800282c:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 800282e:	68fb      	ldr	r3, [r7, #12]
 8002830:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002832:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8002836:	2b00      	cmp	r3, #0
 8002838:	d13c      	bne.n	80028b4 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800283a:	68fb      	ldr	r3, [r7, #12]
 800283c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800283e:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002842:	68fb      	ldr	r3, [r7, #12]
 8002844:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002846:	68fb      	ldr	r3, [r7, #12]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	689b      	ldr	r3, [r3, #8]
 800284c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002850:	2b00      	cmp	r3, #0
 8002852:	d12b      	bne.n	80028ac <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002858:	2b00      	cmp	r3, #0
 800285a:	d127      	bne.n	80028ac <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002862:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002866:	2b00      	cmp	r3, #0
 8002868:	d006      	beq.n	8002878 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 800286a:	68fb      	ldr	r3, [r7, #12]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	689b      	ldr	r3, [r3, #8]
 8002870:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8002874:	2b00      	cmp	r3, #0
 8002876:	d119      	bne.n	80028ac <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8002878:	68fb      	ldr	r3, [r7, #12]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	685a      	ldr	r2, [r3, #4]
 800287e:	68fb      	ldr	r3, [r7, #12]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	f022 0220 	bic.w	r2, r2, #32
 8002886:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002888:	68fb      	ldr	r3, [r7, #12]
 800288a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800288c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002894:	68fb      	ldr	r3, [r7, #12]
 8002896:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002898:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800289c:	2b00      	cmp	r3, #0
 800289e:	d105      	bne.n	80028ac <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80028a0:	68fb      	ldr	r3, [r7, #12]
 80028a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028a4:	f043 0201 	orr.w	r2, r3, #1
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80028ac:	68f8      	ldr	r0, [r7, #12]
 80028ae:	f7fe fb35 	bl	8000f1c <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80028b2:	e00e      	b.n	80028d2 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80028b4:	68fb      	ldr	r3, [r7, #12]
 80028b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028b8:	f003 0310 	and.w	r3, r3, #16
 80028bc:	2b00      	cmp	r3, #0
 80028be:	d003      	beq.n	80028c8 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 80028c0:	68f8      	ldr	r0, [r7, #12]
 80028c2:	f7ff fd85 	bl	80023d0 <HAL_ADC_ErrorCallback>
}
 80028c6:	e004      	b.n	80028d2 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80028c8:	68fb      	ldr	r3, [r7, #12]
 80028ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80028cc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80028ce:	6878      	ldr	r0, [r7, #4]
 80028d0:	4798      	blx	r3
}
 80028d2:	bf00      	nop
 80028d4:	3710      	adds	r7, #16
 80028d6:	46bd      	mov	sp, r7
 80028d8:	bd80      	pop	{r7, pc}

080028da <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 80028da:	b580      	push	{r7, lr}
 80028dc:	b084      	sub	sp, #16
 80028de:	af00      	add	r7, sp, #0
 80028e0:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80028e6:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80028e8:	68f8      	ldr	r0, [r7, #12]
 80028ea:	f7ff fd5d 	bl	80023a8 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80028ee:	bf00      	nop
 80028f0:	3710      	adds	r7, #16
 80028f2:	46bd      	mov	sp, r7
 80028f4:	bd80      	pop	{r7, pc}

080028f6 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 80028f6:	b580      	push	{r7, lr}
 80028f8:	b084      	sub	sp, #16
 80028fa:	af00      	add	r7, sp, #0
 80028fc:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002902:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8002904:	68fb      	ldr	r3, [r7, #12]
 8002906:	2240      	movs	r2, #64	; 0x40
 8002908:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 800290a:	68fb      	ldr	r3, [r7, #12]
 800290c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800290e:	f043 0204 	orr.w	r2, r3, #4
 8002912:	68fb      	ldr	r3, [r7, #12]
 8002914:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8002916:	68f8      	ldr	r0, [r7, #12]
 8002918:	f7ff fd5a 	bl	80023d0 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800291c:	bf00      	nop
 800291e:	3710      	adds	r7, #16
 8002920:	46bd      	mov	sp, r7
 8002922:	bd80      	pop	{r7, pc}

08002924 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002924:	b480      	push	{r7}
 8002926:	b083      	sub	sp, #12
 8002928:	af00      	add	r7, sp, #0
 800292a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 800292c:	bf00      	nop
 800292e:	370c      	adds	r7, #12
 8002930:	46bd      	mov	sp, r7
 8002932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002936:	4770      	bx	lr

08002938 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002938:	b480      	push	{r7}
 800293a:	b085      	sub	sp, #20
 800293c:	af00      	add	r7, sp, #0
 800293e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	f003 0307 	and.w	r3, r3, #7
 8002946:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002948:	4b0c      	ldr	r3, [pc, #48]	; (800297c <__NVIC_SetPriorityGrouping+0x44>)
 800294a:	68db      	ldr	r3, [r3, #12]
 800294c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800294e:	68ba      	ldr	r2, [r7, #8]
 8002950:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002954:	4013      	ands	r3, r2
 8002956:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800295c:	68bb      	ldr	r3, [r7, #8]
 800295e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002960:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002964:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002968:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800296a:	4a04      	ldr	r2, [pc, #16]	; (800297c <__NVIC_SetPriorityGrouping+0x44>)
 800296c:	68bb      	ldr	r3, [r7, #8]
 800296e:	60d3      	str	r3, [r2, #12]
}
 8002970:	bf00      	nop
 8002972:	3714      	adds	r7, #20
 8002974:	46bd      	mov	sp, r7
 8002976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800297a:	4770      	bx	lr
 800297c:	e000ed00 	.word	0xe000ed00

08002980 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002980:	b480      	push	{r7}
 8002982:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002984:	4b04      	ldr	r3, [pc, #16]	; (8002998 <__NVIC_GetPriorityGrouping+0x18>)
 8002986:	68db      	ldr	r3, [r3, #12]
 8002988:	0a1b      	lsrs	r3, r3, #8
 800298a:	f003 0307 	and.w	r3, r3, #7
}
 800298e:	4618      	mov	r0, r3
 8002990:	46bd      	mov	sp, r7
 8002992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002996:	4770      	bx	lr
 8002998:	e000ed00 	.word	0xe000ed00

0800299c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800299c:	b480      	push	{r7}
 800299e:	b083      	sub	sp, #12
 80029a0:	af00      	add	r7, sp, #0
 80029a2:	4603      	mov	r3, r0
 80029a4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80029a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	db0b      	blt.n	80029c6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80029ae:	79fb      	ldrb	r3, [r7, #7]
 80029b0:	f003 021f 	and.w	r2, r3, #31
 80029b4:	4907      	ldr	r1, [pc, #28]	; (80029d4 <__NVIC_EnableIRQ+0x38>)
 80029b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029ba:	095b      	lsrs	r3, r3, #5
 80029bc:	2001      	movs	r0, #1
 80029be:	fa00 f202 	lsl.w	r2, r0, r2
 80029c2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80029c6:	bf00      	nop
 80029c8:	370c      	adds	r7, #12
 80029ca:	46bd      	mov	sp, r7
 80029cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029d0:	4770      	bx	lr
 80029d2:	bf00      	nop
 80029d4:	e000e100 	.word	0xe000e100

080029d8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80029d8:	b480      	push	{r7}
 80029da:	b083      	sub	sp, #12
 80029dc:	af00      	add	r7, sp, #0
 80029de:	4603      	mov	r3, r0
 80029e0:	6039      	str	r1, [r7, #0]
 80029e2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80029e4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	db0a      	blt.n	8002a02 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80029ec:	683b      	ldr	r3, [r7, #0]
 80029ee:	b2da      	uxtb	r2, r3
 80029f0:	490c      	ldr	r1, [pc, #48]	; (8002a24 <__NVIC_SetPriority+0x4c>)
 80029f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029f6:	0112      	lsls	r2, r2, #4
 80029f8:	b2d2      	uxtb	r2, r2
 80029fa:	440b      	add	r3, r1
 80029fc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002a00:	e00a      	b.n	8002a18 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002a02:	683b      	ldr	r3, [r7, #0]
 8002a04:	b2da      	uxtb	r2, r3
 8002a06:	4908      	ldr	r1, [pc, #32]	; (8002a28 <__NVIC_SetPriority+0x50>)
 8002a08:	79fb      	ldrb	r3, [r7, #7]
 8002a0a:	f003 030f 	and.w	r3, r3, #15
 8002a0e:	3b04      	subs	r3, #4
 8002a10:	0112      	lsls	r2, r2, #4
 8002a12:	b2d2      	uxtb	r2, r2
 8002a14:	440b      	add	r3, r1
 8002a16:	761a      	strb	r2, [r3, #24]
}
 8002a18:	bf00      	nop
 8002a1a:	370c      	adds	r7, #12
 8002a1c:	46bd      	mov	sp, r7
 8002a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a22:	4770      	bx	lr
 8002a24:	e000e100 	.word	0xe000e100
 8002a28:	e000ed00 	.word	0xe000ed00

08002a2c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002a2c:	b480      	push	{r7}
 8002a2e:	b089      	sub	sp, #36	; 0x24
 8002a30:	af00      	add	r7, sp, #0
 8002a32:	60f8      	str	r0, [r7, #12]
 8002a34:	60b9      	str	r1, [r7, #8]
 8002a36:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002a38:	68fb      	ldr	r3, [r7, #12]
 8002a3a:	f003 0307 	and.w	r3, r3, #7
 8002a3e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002a40:	69fb      	ldr	r3, [r7, #28]
 8002a42:	f1c3 0307 	rsb	r3, r3, #7
 8002a46:	2b04      	cmp	r3, #4
 8002a48:	bf28      	it	cs
 8002a4a:	2304      	movcs	r3, #4
 8002a4c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002a4e:	69fb      	ldr	r3, [r7, #28]
 8002a50:	3304      	adds	r3, #4
 8002a52:	2b06      	cmp	r3, #6
 8002a54:	d902      	bls.n	8002a5c <NVIC_EncodePriority+0x30>
 8002a56:	69fb      	ldr	r3, [r7, #28]
 8002a58:	3b03      	subs	r3, #3
 8002a5a:	e000      	b.n	8002a5e <NVIC_EncodePriority+0x32>
 8002a5c:	2300      	movs	r3, #0
 8002a5e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002a60:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002a64:	69bb      	ldr	r3, [r7, #24]
 8002a66:	fa02 f303 	lsl.w	r3, r2, r3
 8002a6a:	43da      	mvns	r2, r3
 8002a6c:	68bb      	ldr	r3, [r7, #8]
 8002a6e:	401a      	ands	r2, r3
 8002a70:	697b      	ldr	r3, [r7, #20]
 8002a72:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002a74:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8002a78:	697b      	ldr	r3, [r7, #20]
 8002a7a:	fa01 f303 	lsl.w	r3, r1, r3
 8002a7e:	43d9      	mvns	r1, r3
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002a84:	4313      	orrs	r3, r2
         );
}
 8002a86:	4618      	mov	r0, r3
 8002a88:	3724      	adds	r7, #36	; 0x24
 8002a8a:	46bd      	mov	sp, r7
 8002a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a90:	4770      	bx	lr
	...

08002a94 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002a94:	b580      	push	{r7, lr}
 8002a96:	b082      	sub	sp, #8
 8002a98:	af00      	add	r7, sp, #0
 8002a9a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	3b01      	subs	r3, #1
 8002aa0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002aa4:	d301      	bcc.n	8002aaa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002aa6:	2301      	movs	r3, #1
 8002aa8:	e00f      	b.n	8002aca <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002aaa:	4a0a      	ldr	r2, [pc, #40]	; (8002ad4 <SysTick_Config+0x40>)
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	3b01      	subs	r3, #1
 8002ab0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002ab2:	210f      	movs	r1, #15
 8002ab4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002ab8:	f7ff ff8e 	bl	80029d8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002abc:	4b05      	ldr	r3, [pc, #20]	; (8002ad4 <SysTick_Config+0x40>)
 8002abe:	2200      	movs	r2, #0
 8002ac0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002ac2:	4b04      	ldr	r3, [pc, #16]	; (8002ad4 <SysTick_Config+0x40>)
 8002ac4:	2207      	movs	r2, #7
 8002ac6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002ac8:	2300      	movs	r3, #0
}
 8002aca:	4618      	mov	r0, r3
 8002acc:	3708      	adds	r7, #8
 8002ace:	46bd      	mov	sp, r7
 8002ad0:	bd80      	pop	{r7, pc}
 8002ad2:	bf00      	nop
 8002ad4:	e000e010 	.word	0xe000e010

08002ad8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002ad8:	b580      	push	{r7, lr}
 8002ada:	b082      	sub	sp, #8
 8002adc:	af00      	add	r7, sp, #0
 8002ade:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002ae0:	6878      	ldr	r0, [r7, #4]
 8002ae2:	f7ff ff29 	bl	8002938 <__NVIC_SetPriorityGrouping>
}
 8002ae6:	bf00      	nop
 8002ae8:	3708      	adds	r7, #8
 8002aea:	46bd      	mov	sp, r7
 8002aec:	bd80      	pop	{r7, pc}

08002aee <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002aee:	b580      	push	{r7, lr}
 8002af0:	b086      	sub	sp, #24
 8002af2:	af00      	add	r7, sp, #0
 8002af4:	4603      	mov	r3, r0
 8002af6:	60b9      	str	r1, [r7, #8]
 8002af8:	607a      	str	r2, [r7, #4]
 8002afa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002afc:	2300      	movs	r3, #0
 8002afe:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002b00:	f7ff ff3e 	bl	8002980 <__NVIC_GetPriorityGrouping>
 8002b04:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002b06:	687a      	ldr	r2, [r7, #4]
 8002b08:	68b9      	ldr	r1, [r7, #8]
 8002b0a:	6978      	ldr	r0, [r7, #20]
 8002b0c:	f7ff ff8e 	bl	8002a2c <NVIC_EncodePriority>
 8002b10:	4602      	mov	r2, r0
 8002b12:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002b16:	4611      	mov	r1, r2
 8002b18:	4618      	mov	r0, r3
 8002b1a:	f7ff ff5d 	bl	80029d8 <__NVIC_SetPriority>
}
 8002b1e:	bf00      	nop
 8002b20:	3718      	adds	r7, #24
 8002b22:	46bd      	mov	sp, r7
 8002b24:	bd80      	pop	{r7, pc}

08002b26 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002b26:	b580      	push	{r7, lr}
 8002b28:	b082      	sub	sp, #8
 8002b2a:	af00      	add	r7, sp, #0
 8002b2c:	4603      	mov	r3, r0
 8002b2e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002b30:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b34:	4618      	mov	r0, r3
 8002b36:	f7ff ff31 	bl	800299c <__NVIC_EnableIRQ>
}
 8002b3a:	bf00      	nop
 8002b3c:	3708      	adds	r7, #8
 8002b3e:	46bd      	mov	sp, r7
 8002b40:	bd80      	pop	{r7, pc}

08002b42 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002b42:	b580      	push	{r7, lr}
 8002b44:	b082      	sub	sp, #8
 8002b46:	af00      	add	r7, sp, #0
 8002b48:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002b4a:	6878      	ldr	r0, [r7, #4]
 8002b4c:	f7ff ffa2 	bl	8002a94 <SysTick_Config>
 8002b50:	4603      	mov	r3, r0
}
 8002b52:	4618      	mov	r0, r3
 8002b54:	3708      	adds	r7, #8
 8002b56:	46bd      	mov	sp, r7
 8002b58:	bd80      	pop	{r7, pc}
	...

08002b5c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002b5c:	b580      	push	{r7, lr}
 8002b5e:	b086      	sub	sp, #24
 8002b60:	af00      	add	r7, sp, #0
 8002b62:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002b64:	2300      	movs	r3, #0
 8002b66:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002b68:	f7ff f9ce 	bl	8001f08 <HAL_GetTick>
 8002b6c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d101      	bne.n	8002b78 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002b74:	2301      	movs	r3, #1
 8002b76:	e099      	b.n	8002cac <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	2202      	movs	r2, #2
 8002b7c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	2200      	movs	r2, #0
 8002b84:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	681a      	ldr	r2, [r3, #0]
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	f022 0201 	bic.w	r2, r2, #1
 8002b96:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002b98:	e00f      	b.n	8002bba <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002b9a:	f7ff f9b5 	bl	8001f08 <HAL_GetTick>
 8002b9e:	4602      	mov	r2, r0
 8002ba0:	693b      	ldr	r3, [r7, #16]
 8002ba2:	1ad3      	subs	r3, r2, r3
 8002ba4:	2b05      	cmp	r3, #5
 8002ba6:	d908      	bls.n	8002bba <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	2220      	movs	r2, #32
 8002bac:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	2203      	movs	r2, #3
 8002bb2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8002bb6:	2303      	movs	r3, #3
 8002bb8:	e078      	b.n	8002cac <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	f003 0301 	and.w	r3, r3, #1
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	d1e8      	bne.n	8002b9a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002bd0:	697a      	ldr	r2, [r7, #20]
 8002bd2:	4b38      	ldr	r3, [pc, #224]	; (8002cb4 <HAL_DMA_Init+0x158>)
 8002bd4:	4013      	ands	r3, r2
 8002bd6:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	685a      	ldr	r2, [r3, #4]
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	689b      	ldr	r3, [r3, #8]
 8002be0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002be6:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	691b      	ldr	r3, [r3, #16]
 8002bec:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002bf2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	699b      	ldr	r3, [r3, #24]
 8002bf8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002bfe:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	6a1b      	ldr	r3, [r3, #32]
 8002c04:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002c06:	697a      	ldr	r2, [r7, #20]
 8002c08:	4313      	orrs	r3, r2
 8002c0a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c10:	2b04      	cmp	r3, #4
 8002c12:	d107      	bne.n	8002c24 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c1c:	4313      	orrs	r3, r2
 8002c1e:	697a      	ldr	r2, [r7, #20]
 8002c20:	4313      	orrs	r3, r2
 8002c22:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	697a      	ldr	r2, [r7, #20]
 8002c2a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	695b      	ldr	r3, [r3, #20]
 8002c32:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002c34:	697b      	ldr	r3, [r7, #20]
 8002c36:	f023 0307 	bic.w	r3, r3, #7
 8002c3a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c40:	697a      	ldr	r2, [r7, #20]
 8002c42:	4313      	orrs	r3, r2
 8002c44:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c4a:	2b04      	cmp	r3, #4
 8002c4c:	d117      	bne.n	8002c7e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c52:	697a      	ldr	r2, [r7, #20]
 8002c54:	4313      	orrs	r3, r2
 8002c56:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	d00e      	beq.n	8002c7e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002c60:	6878      	ldr	r0, [r7, #4]
 8002c62:	f000 fa6f 	bl	8003144 <DMA_CheckFifoParam>
 8002c66:	4603      	mov	r3, r0
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	d008      	beq.n	8002c7e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	2240      	movs	r2, #64	; 0x40
 8002c70:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	2201      	movs	r2, #1
 8002c76:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8002c7a:	2301      	movs	r3, #1
 8002c7c:	e016      	b.n	8002cac <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	697a      	ldr	r2, [r7, #20]
 8002c84:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002c86:	6878      	ldr	r0, [r7, #4]
 8002c88:	f000 fa26 	bl	80030d8 <DMA_CalcBaseAndBitshift>
 8002c8c:	4603      	mov	r3, r0
 8002c8e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c94:	223f      	movs	r2, #63	; 0x3f
 8002c96:	409a      	lsls	r2, r3
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	2200      	movs	r2, #0
 8002ca0:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	2201      	movs	r2, #1
 8002ca6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8002caa:	2300      	movs	r3, #0
}
 8002cac:	4618      	mov	r0, r3
 8002cae:	3718      	adds	r7, #24
 8002cb0:	46bd      	mov	sp, r7
 8002cb2:	bd80      	pop	{r7, pc}
 8002cb4:	f010803f 	.word	0xf010803f

08002cb8 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002cb8:	b580      	push	{r7, lr}
 8002cba:	b086      	sub	sp, #24
 8002cbc:	af00      	add	r7, sp, #0
 8002cbe:	60f8      	str	r0, [r7, #12]
 8002cc0:	60b9      	str	r1, [r7, #8]
 8002cc2:	607a      	str	r2, [r7, #4]
 8002cc4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002cc6:	2300      	movs	r3, #0
 8002cc8:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002cca:	68fb      	ldr	r3, [r7, #12]
 8002ccc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002cce:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8002cd6:	2b01      	cmp	r3, #1
 8002cd8:	d101      	bne.n	8002cde <HAL_DMA_Start_IT+0x26>
 8002cda:	2302      	movs	r3, #2
 8002cdc:	e040      	b.n	8002d60 <HAL_DMA_Start_IT+0xa8>
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	2201      	movs	r2, #1
 8002ce2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002cec:	b2db      	uxtb	r3, r3
 8002cee:	2b01      	cmp	r3, #1
 8002cf0:	d12f      	bne.n	8002d52 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	2202      	movs	r2, #2
 8002cf6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	2200      	movs	r2, #0
 8002cfe:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002d00:	683b      	ldr	r3, [r7, #0]
 8002d02:	687a      	ldr	r2, [r7, #4]
 8002d04:	68b9      	ldr	r1, [r7, #8]
 8002d06:	68f8      	ldr	r0, [r7, #12]
 8002d08:	f000 f9b8 	bl	800307c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002d10:	223f      	movs	r2, #63	; 0x3f
 8002d12:	409a      	lsls	r2, r3
 8002d14:	693b      	ldr	r3, [r7, #16]
 8002d16:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	681a      	ldr	r2, [r3, #0]
 8002d1e:	68fb      	ldr	r3, [r7, #12]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	f042 0216 	orr.w	r2, r2, #22
 8002d26:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	d007      	beq.n	8002d40 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	681a      	ldr	r2, [r3, #0]
 8002d36:	68fb      	ldr	r3, [r7, #12]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	f042 0208 	orr.w	r2, r2, #8
 8002d3e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	681a      	ldr	r2, [r3, #0]
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	f042 0201 	orr.w	r2, r2, #1
 8002d4e:	601a      	str	r2, [r3, #0]
 8002d50:	e005      	b.n	8002d5e <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	2200      	movs	r2, #0
 8002d56:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002d5a:	2302      	movs	r3, #2
 8002d5c:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002d5e:	7dfb      	ldrb	r3, [r7, #23]
}
 8002d60:	4618      	mov	r0, r3
 8002d62:	3718      	adds	r7, #24
 8002d64:	46bd      	mov	sp, r7
 8002d66:	bd80      	pop	{r7, pc}

08002d68 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002d68:	b580      	push	{r7, lr}
 8002d6a:	b086      	sub	sp, #24
 8002d6c:	af00      	add	r7, sp, #0
 8002d6e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002d70:	2300      	movs	r3, #0
 8002d72:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002d74:	4b8e      	ldr	r3, [pc, #568]	; (8002fb0 <HAL_DMA_IRQHandler+0x248>)
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	4a8e      	ldr	r2, [pc, #568]	; (8002fb4 <HAL_DMA_IRQHandler+0x24c>)
 8002d7a:	fba2 2303 	umull	r2, r3, r2, r3
 8002d7e:	0a9b      	lsrs	r3, r3, #10
 8002d80:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d86:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002d88:	693b      	ldr	r3, [r7, #16]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002d92:	2208      	movs	r2, #8
 8002d94:	409a      	lsls	r2, r3
 8002d96:	68fb      	ldr	r3, [r7, #12]
 8002d98:	4013      	ands	r3, r2
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d01a      	beq.n	8002dd4 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	f003 0304 	and.w	r3, r3, #4
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	d013      	beq.n	8002dd4 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	681a      	ldr	r2, [r3, #0]
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	f022 0204 	bic.w	r2, r2, #4
 8002dba:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002dc0:	2208      	movs	r2, #8
 8002dc2:	409a      	lsls	r2, r3
 8002dc4:	693b      	ldr	r3, [r7, #16]
 8002dc6:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002dcc:	f043 0201 	orr.w	r2, r3, #1
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002dd8:	2201      	movs	r2, #1
 8002dda:	409a      	lsls	r2, r3
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	4013      	ands	r3, r2
 8002de0:	2b00      	cmp	r3, #0
 8002de2:	d012      	beq.n	8002e0a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	695b      	ldr	r3, [r3, #20]
 8002dea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	d00b      	beq.n	8002e0a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002df6:	2201      	movs	r2, #1
 8002df8:	409a      	lsls	r2, r3
 8002dfa:	693b      	ldr	r3, [r7, #16]
 8002dfc:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002e02:	f043 0202 	orr.w	r2, r3, #2
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e0e:	2204      	movs	r2, #4
 8002e10:	409a      	lsls	r2, r3
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	4013      	ands	r3, r2
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	d012      	beq.n	8002e40 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	f003 0302 	and.w	r3, r3, #2
 8002e24:	2b00      	cmp	r3, #0
 8002e26:	d00b      	beq.n	8002e40 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e2c:	2204      	movs	r2, #4
 8002e2e:	409a      	lsls	r2, r3
 8002e30:	693b      	ldr	r3, [r7, #16]
 8002e32:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002e38:	f043 0204 	orr.w	r2, r3, #4
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e44:	2210      	movs	r2, #16
 8002e46:	409a      	lsls	r2, r3
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	4013      	ands	r3, r2
 8002e4c:	2b00      	cmp	r3, #0
 8002e4e:	d043      	beq.n	8002ed8 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	f003 0308 	and.w	r3, r3, #8
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	d03c      	beq.n	8002ed8 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e62:	2210      	movs	r2, #16
 8002e64:	409a      	lsls	r2, r3
 8002e66:	693b      	ldr	r3, [r7, #16]
 8002e68:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	d018      	beq.n	8002eaa <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	d108      	bne.n	8002e98 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	d024      	beq.n	8002ed8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e92:	6878      	ldr	r0, [r7, #4]
 8002e94:	4798      	blx	r3
 8002e96:	e01f      	b.n	8002ed8 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002e9c:	2b00      	cmp	r3, #0
 8002e9e:	d01b      	beq.n	8002ed8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002ea4:	6878      	ldr	r0, [r7, #4]
 8002ea6:	4798      	blx	r3
 8002ea8:	e016      	b.n	8002ed8 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002eb4:	2b00      	cmp	r3, #0
 8002eb6:	d107      	bne.n	8002ec8 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	681a      	ldr	r2, [r3, #0]
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	f022 0208 	bic.w	r2, r2, #8
 8002ec6:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	d003      	beq.n	8002ed8 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ed4:	6878      	ldr	r0, [r7, #4]
 8002ed6:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002edc:	2220      	movs	r2, #32
 8002ede:	409a      	lsls	r2, r3
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	4013      	ands	r3, r2
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	f000 808f 	beq.w	8003008 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	f003 0310 	and.w	r3, r3, #16
 8002ef4:	2b00      	cmp	r3, #0
 8002ef6:	f000 8087 	beq.w	8003008 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002efe:	2220      	movs	r2, #32
 8002f00:	409a      	lsls	r2, r3
 8002f02:	693b      	ldr	r3, [r7, #16]
 8002f04:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002f0c:	b2db      	uxtb	r3, r3
 8002f0e:	2b05      	cmp	r3, #5
 8002f10:	d136      	bne.n	8002f80 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	681a      	ldr	r2, [r3, #0]
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	f022 0216 	bic.w	r2, r2, #22
 8002f20:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	695a      	ldr	r2, [r3, #20]
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002f30:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	d103      	bne.n	8002f42 <HAL_DMA_IRQHandler+0x1da>
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d007      	beq.n	8002f52 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	681a      	ldr	r2, [r3, #0]
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	f022 0208 	bic.w	r2, r2, #8
 8002f50:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f56:	223f      	movs	r2, #63	; 0x3f
 8002f58:	409a      	lsls	r2, r3
 8002f5a:	693b      	ldr	r3, [r7, #16]
 8002f5c:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	2201      	movs	r2, #1
 8002f62:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	2200      	movs	r2, #0
 8002f6a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	d07e      	beq.n	8003074 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002f7a:	6878      	ldr	r0, [r7, #4]
 8002f7c:	4798      	blx	r3
        }
        return;
 8002f7e:	e079      	b.n	8003074 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	d01d      	beq.n	8002fca <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002f98:	2b00      	cmp	r3, #0
 8002f9a:	d10d      	bne.n	8002fb8 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002fa0:	2b00      	cmp	r3, #0
 8002fa2:	d031      	beq.n	8003008 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002fa8:	6878      	ldr	r0, [r7, #4]
 8002faa:	4798      	blx	r3
 8002fac:	e02c      	b.n	8003008 <HAL_DMA_IRQHandler+0x2a0>
 8002fae:	bf00      	nop
 8002fb0:	20000000 	.word	0x20000000
 8002fb4:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	d023      	beq.n	8003008 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002fc4:	6878      	ldr	r0, [r7, #4]
 8002fc6:	4798      	blx	r3
 8002fc8:	e01e      	b.n	8003008 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002fd4:	2b00      	cmp	r3, #0
 8002fd6:	d10f      	bne.n	8002ff8 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	681a      	ldr	r2, [r3, #0]
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	f022 0210 	bic.w	r2, r2, #16
 8002fe6:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	2201      	movs	r2, #1
 8002fec:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	2200      	movs	r2, #0
 8002ff4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002ffc:	2b00      	cmp	r3, #0
 8002ffe:	d003      	beq.n	8003008 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003004:	6878      	ldr	r0, [r7, #4]
 8003006:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800300c:	2b00      	cmp	r3, #0
 800300e:	d032      	beq.n	8003076 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003014:	f003 0301 	and.w	r3, r3, #1
 8003018:	2b00      	cmp	r3, #0
 800301a:	d022      	beq.n	8003062 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	2205      	movs	r2, #5
 8003020:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	681a      	ldr	r2, [r3, #0]
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	f022 0201 	bic.w	r2, r2, #1
 8003032:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003034:	68bb      	ldr	r3, [r7, #8]
 8003036:	3301      	adds	r3, #1
 8003038:	60bb      	str	r3, [r7, #8]
 800303a:	697a      	ldr	r2, [r7, #20]
 800303c:	429a      	cmp	r2, r3
 800303e:	d307      	bcc.n	8003050 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	f003 0301 	and.w	r3, r3, #1
 800304a:	2b00      	cmp	r3, #0
 800304c:	d1f2      	bne.n	8003034 <HAL_DMA_IRQHandler+0x2cc>
 800304e:	e000      	b.n	8003052 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8003050:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	2201      	movs	r2, #1
 8003056:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	2200      	movs	r2, #0
 800305e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003066:	2b00      	cmp	r3, #0
 8003068:	d005      	beq.n	8003076 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800306e:	6878      	ldr	r0, [r7, #4]
 8003070:	4798      	blx	r3
 8003072:	e000      	b.n	8003076 <HAL_DMA_IRQHandler+0x30e>
        return;
 8003074:	bf00      	nop
    }
  }
}
 8003076:	3718      	adds	r7, #24
 8003078:	46bd      	mov	sp, r7
 800307a:	bd80      	pop	{r7, pc}

0800307c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800307c:	b480      	push	{r7}
 800307e:	b085      	sub	sp, #20
 8003080:	af00      	add	r7, sp, #0
 8003082:	60f8      	str	r0, [r7, #12]
 8003084:	60b9      	str	r1, [r7, #8]
 8003086:	607a      	str	r2, [r7, #4]
 8003088:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	681a      	ldr	r2, [r3, #0]
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003098:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800309a:	68fb      	ldr	r3, [r7, #12]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	683a      	ldr	r2, [r7, #0]
 80030a0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80030a2:	68fb      	ldr	r3, [r7, #12]
 80030a4:	689b      	ldr	r3, [r3, #8]
 80030a6:	2b40      	cmp	r3, #64	; 0x40
 80030a8:	d108      	bne.n	80030bc <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80030aa:	68fb      	ldr	r3, [r7, #12]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	687a      	ldr	r2, [r7, #4]
 80030b0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	68ba      	ldr	r2, [r7, #8]
 80030b8:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80030ba:	e007      	b.n	80030cc <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	68ba      	ldr	r2, [r7, #8]
 80030c2:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	687a      	ldr	r2, [r7, #4]
 80030ca:	60da      	str	r2, [r3, #12]
}
 80030cc:	bf00      	nop
 80030ce:	3714      	adds	r7, #20
 80030d0:	46bd      	mov	sp, r7
 80030d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030d6:	4770      	bx	lr

080030d8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80030d8:	b480      	push	{r7}
 80030da:	b085      	sub	sp, #20
 80030dc:	af00      	add	r7, sp, #0
 80030de:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	b2db      	uxtb	r3, r3
 80030e6:	3b10      	subs	r3, #16
 80030e8:	4a14      	ldr	r2, [pc, #80]	; (800313c <DMA_CalcBaseAndBitshift+0x64>)
 80030ea:	fba2 2303 	umull	r2, r3, r2, r3
 80030ee:	091b      	lsrs	r3, r3, #4
 80030f0:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80030f2:	4a13      	ldr	r2, [pc, #76]	; (8003140 <DMA_CalcBaseAndBitshift+0x68>)
 80030f4:	68fb      	ldr	r3, [r7, #12]
 80030f6:	4413      	add	r3, r2
 80030f8:	781b      	ldrb	r3, [r3, #0]
 80030fa:	461a      	mov	r2, r3
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	2b03      	cmp	r3, #3
 8003104:	d909      	bls.n	800311a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800310e:	f023 0303 	bic.w	r3, r3, #3
 8003112:	1d1a      	adds	r2, r3, #4
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	659a      	str	r2, [r3, #88]	; 0x58
 8003118:	e007      	b.n	800312a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003122:	f023 0303 	bic.w	r3, r3, #3
 8003126:	687a      	ldr	r2, [r7, #4]
 8003128:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800312e:	4618      	mov	r0, r3
 8003130:	3714      	adds	r7, #20
 8003132:	46bd      	mov	sp, r7
 8003134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003138:	4770      	bx	lr
 800313a:	bf00      	nop
 800313c:	aaaaaaab 	.word	0xaaaaaaab
 8003140:	08008018 	.word	0x08008018

08003144 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003144:	b480      	push	{r7}
 8003146:	b085      	sub	sp, #20
 8003148:	af00      	add	r7, sp, #0
 800314a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800314c:	2300      	movs	r3, #0
 800314e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003154:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	699b      	ldr	r3, [r3, #24]
 800315a:	2b00      	cmp	r3, #0
 800315c:	d11f      	bne.n	800319e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800315e:	68bb      	ldr	r3, [r7, #8]
 8003160:	2b03      	cmp	r3, #3
 8003162:	d856      	bhi.n	8003212 <DMA_CheckFifoParam+0xce>
 8003164:	a201      	add	r2, pc, #4	; (adr r2, 800316c <DMA_CheckFifoParam+0x28>)
 8003166:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800316a:	bf00      	nop
 800316c:	0800317d 	.word	0x0800317d
 8003170:	0800318f 	.word	0x0800318f
 8003174:	0800317d 	.word	0x0800317d
 8003178:	08003213 	.word	0x08003213
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003180:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003184:	2b00      	cmp	r3, #0
 8003186:	d046      	beq.n	8003216 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003188:	2301      	movs	r3, #1
 800318a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800318c:	e043      	b.n	8003216 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003192:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003196:	d140      	bne.n	800321a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003198:	2301      	movs	r3, #1
 800319a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800319c:	e03d      	b.n	800321a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	699b      	ldr	r3, [r3, #24]
 80031a2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80031a6:	d121      	bne.n	80031ec <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80031a8:	68bb      	ldr	r3, [r7, #8]
 80031aa:	2b03      	cmp	r3, #3
 80031ac:	d837      	bhi.n	800321e <DMA_CheckFifoParam+0xda>
 80031ae:	a201      	add	r2, pc, #4	; (adr r2, 80031b4 <DMA_CheckFifoParam+0x70>)
 80031b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80031b4:	080031c5 	.word	0x080031c5
 80031b8:	080031cb 	.word	0x080031cb
 80031bc:	080031c5 	.word	0x080031c5
 80031c0:	080031dd 	.word	0x080031dd
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80031c4:	2301      	movs	r3, #1
 80031c6:	73fb      	strb	r3, [r7, #15]
      break;
 80031c8:	e030      	b.n	800322c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80031ce:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d025      	beq.n	8003222 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80031d6:	2301      	movs	r3, #1
 80031d8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80031da:	e022      	b.n	8003222 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80031e0:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80031e4:	d11f      	bne.n	8003226 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80031e6:	2301      	movs	r3, #1
 80031e8:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80031ea:	e01c      	b.n	8003226 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80031ec:	68bb      	ldr	r3, [r7, #8]
 80031ee:	2b02      	cmp	r3, #2
 80031f0:	d903      	bls.n	80031fa <DMA_CheckFifoParam+0xb6>
 80031f2:	68bb      	ldr	r3, [r7, #8]
 80031f4:	2b03      	cmp	r3, #3
 80031f6:	d003      	beq.n	8003200 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80031f8:	e018      	b.n	800322c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80031fa:	2301      	movs	r3, #1
 80031fc:	73fb      	strb	r3, [r7, #15]
      break;
 80031fe:	e015      	b.n	800322c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003204:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003208:	2b00      	cmp	r3, #0
 800320a:	d00e      	beq.n	800322a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 800320c:	2301      	movs	r3, #1
 800320e:	73fb      	strb	r3, [r7, #15]
      break;
 8003210:	e00b      	b.n	800322a <DMA_CheckFifoParam+0xe6>
      break;
 8003212:	bf00      	nop
 8003214:	e00a      	b.n	800322c <DMA_CheckFifoParam+0xe8>
      break;
 8003216:	bf00      	nop
 8003218:	e008      	b.n	800322c <DMA_CheckFifoParam+0xe8>
      break;
 800321a:	bf00      	nop
 800321c:	e006      	b.n	800322c <DMA_CheckFifoParam+0xe8>
      break;
 800321e:	bf00      	nop
 8003220:	e004      	b.n	800322c <DMA_CheckFifoParam+0xe8>
      break;
 8003222:	bf00      	nop
 8003224:	e002      	b.n	800322c <DMA_CheckFifoParam+0xe8>
      break;   
 8003226:	bf00      	nop
 8003228:	e000      	b.n	800322c <DMA_CheckFifoParam+0xe8>
      break;
 800322a:	bf00      	nop
    }
  } 
  
  return status; 
 800322c:	7bfb      	ldrb	r3, [r7, #15]
}
 800322e:	4618      	mov	r0, r3
 8003230:	3714      	adds	r7, #20
 8003232:	46bd      	mov	sp, r7
 8003234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003238:	4770      	bx	lr
 800323a:	bf00      	nop

0800323c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800323c:	b480      	push	{r7}
 800323e:	b089      	sub	sp, #36	; 0x24
 8003240:	af00      	add	r7, sp, #0
 8003242:	6078      	str	r0, [r7, #4]
 8003244:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003246:	2300      	movs	r3, #0
 8003248:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800324a:	2300      	movs	r3, #0
 800324c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800324e:	2300      	movs	r3, #0
 8003250:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003252:	2300      	movs	r3, #0
 8003254:	61fb      	str	r3, [r7, #28]
 8003256:	e159      	b.n	800350c <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003258:	2201      	movs	r2, #1
 800325a:	69fb      	ldr	r3, [r7, #28]
 800325c:	fa02 f303 	lsl.w	r3, r2, r3
 8003260:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003262:	683b      	ldr	r3, [r7, #0]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	697a      	ldr	r2, [r7, #20]
 8003268:	4013      	ands	r3, r2
 800326a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800326c:	693a      	ldr	r2, [r7, #16]
 800326e:	697b      	ldr	r3, [r7, #20]
 8003270:	429a      	cmp	r2, r3
 8003272:	f040 8148 	bne.w	8003506 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003276:	683b      	ldr	r3, [r7, #0]
 8003278:	685b      	ldr	r3, [r3, #4]
 800327a:	f003 0303 	and.w	r3, r3, #3
 800327e:	2b01      	cmp	r3, #1
 8003280:	d005      	beq.n	800328e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003282:	683b      	ldr	r3, [r7, #0]
 8003284:	685b      	ldr	r3, [r3, #4]
 8003286:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800328a:	2b02      	cmp	r3, #2
 800328c:	d130      	bne.n	80032f0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	689b      	ldr	r3, [r3, #8]
 8003292:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003294:	69fb      	ldr	r3, [r7, #28]
 8003296:	005b      	lsls	r3, r3, #1
 8003298:	2203      	movs	r2, #3
 800329a:	fa02 f303 	lsl.w	r3, r2, r3
 800329e:	43db      	mvns	r3, r3
 80032a0:	69ba      	ldr	r2, [r7, #24]
 80032a2:	4013      	ands	r3, r2
 80032a4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80032a6:	683b      	ldr	r3, [r7, #0]
 80032a8:	68da      	ldr	r2, [r3, #12]
 80032aa:	69fb      	ldr	r3, [r7, #28]
 80032ac:	005b      	lsls	r3, r3, #1
 80032ae:	fa02 f303 	lsl.w	r3, r2, r3
 80032b2:	69ba      	ldr	r2, [r7, #24]
 80032b4:	4313      	orrs	r3, r2
 80032b6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	69ba      	ldr	r2, [r7, #24]
 80032bc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	685b      	ldr	r3, [r3, #4]
 80032c2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80032c4:	2201      	movs	r2, #1
 80032c6:	69fb      	ldr	r3, [r7, #28]
 80032c8:	fa02 f303 	lsl.w	r3, r2, r3
 80032cc:	43db      	mvns	r3, r3
 80032ce:	69ba      	ldr	r2, [r7, #24]
 80032d0:	4013      	ands	r3, r2
 80032d2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80032d4:	683b      	ldr	r3, [r7, #0]
 80032d6:	685b      	ldr	r3, [r3, #4]
 80032d8:	091b      	lsrs	r3, r3, #4
 80032da:	f003 0201 	and.w	r2, r3, #1
 80032de:	69fb      	ldr	r3, [r7, #28]
 80032e0:	fa02 f303 	lsl.w	r3, r2, r3
 80032e4:	69ba      	ldr	r2, [r7, #24]
 80032e6:	4313      	orrs	r3, r2
 80032e8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	69ba      	ldr	r2, [r7, #24]
 80032ee:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80032f0:	683b      	ldr	r3, [r7, #0]
 80032f2:	685b      	ldr	r3, [r3, #4]
 80032f4:	f003 0303 	and.w	r3, r3, #3
 80032f8:	2b03      	cmp	r3, #3
 80032fa:	d017      	beq.n	800332c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	68db      	ldr	r3, [r3, #12]
 8003300:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003302:	69fb      	ldr	r3, [r7, #28]
 8003304:	005b      	lsls	r3, r3, #1
 8003306:	2203      	movs	r2, #3
 8003308:	fa02 f303 	lsl.w	r3, r2, r3
 800330c:	43db      	mvns	r3, r3
 800330e:	69ba      	ldr	r2, [r7, #24]
 8003310:	4013      	ands	r3, r2
 8003312:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003314:	683b      	ldr	r3, [r7, #0]
 8003316:	689a      	ldr	r2, [r3, #8]
 8003318:	69fb      	ldr	r3, [r7, #28]
 800331a:	005b      	lsls	r3, r3, #1
 800331c:	fa02 f303 	lsl.w	r3, r2, r3
 8003320:	69ba      	ldr	r2, [r7, #24]
 8003322:	4313      	orrs	r3, r2
 8003324:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	69ba      	ldr	r2, [r7, #24]
 800332a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800332c:	683b      	ldr	r3, [r7, #0]
 800332e:	685b      	ldr	r3, [r3, #4]
 8003330:	f003 0303 	and.w	r3, r3, #3
 8003334:	2b02      	cmp	r3, #2
 8003336:	d123      	bne.n	8003380 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003338:	69fb      	ldr	r3, [r7, #28]
 800333a:	08da      	lsrs	r2, r3, #3
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	3208      	adds	r2, #8
 8003340:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003344:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003346:	69fb      	ldr	r3, [r7, #28]
 8003348:	f003 0307 	and.w	r3, r3, #7
 800334c:	009b      	lsls	r3, r3, #2
 800334e:	220f      	movs	r2, #15
 8003350:	fa02 f303 	lsl.w	r3, r2, r3
 8003354:	43db      	mvns	r3, r3
 8003356:	69ba      	ldr	r2, [r7, #24]
 8003358:	4013      	ands	r3, r2
 800335a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800335c:	683b      	ldr	r3, [r7, #0]
 800335e:	691a      	ldr	r2, [r3, #16]
 8003360:	69fb      	ldr	r3, [r7, #28]
 8003362:	f003 0307 	and.w	r3, r3, #7
 8003366:	009b      	lsls	r3, r3, #2
 8003368:	fa02 f303 	lsl.w	r3, r2, r3
 800336c:	69ba      	ldr	r2, [r7, #24]
 800336e:	4313      	orrs	r3, r2
 8003370:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003372:	69fb      	ldr	r3, [r7, #28]
 8003374:	08da      	lsrs	r2, r3, #3
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	3208      	adds	r2, #8
 800337a:	69b9      	ldr	r1, [r7, #24]
 800337c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003386:	69fb      	ldr	r3, [r7, #28]
 8003388:	005b      	lsls	r3, r3, #1
 800338a:	2203      	movs	r2, #3
 800338c:	fa02 f303 	lsl.w	r3, r2, r3
 8003390:	43db      	mvns	r3, r3
 8003392:	69ba      	ldr	r2, [r7, #24]
 8003394:	4013      	ands	r3, r2
 8003396:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003398:	683b      	ldr	r3, [r7, #0]
 800339a:	685b      	ldr	r3, [r3, #4]
 800339c:	f003 0203 	and.w	r2, r3, #3
 80033a0:	69fb      	ldr	r3, [r7, #28]
 80033a2:	005b      	lsls	r3, r3, #1
 80033a4:	fa02 f303 	lsl.w	r3, r2, r3
 80033a8:	69ba      	ldr	r2, [r7, #24]
 80033aa:	4313      	orrs	r3, r2
 80033ac:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	69ba      	ldr	r2, [r7, #24]
 80033b2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80033b4:	683b      	ldr	r3, [r7, #0]
 80033b6:	685b      	ldr	r3, [r3, #4]
 80033b8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80033bc:	2b00      	cmp	r3, #0
 80033be:	f000 80a2 	beq.w	8003506 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80033c2:	2300      	movs	r3, #0
 80033c4:	60fb      	str	r3, [r7, #12]
 80033c6:	4b57      	ldr	r3, [pc, #348]	; (8003524 <HAL_GPIO_Init+0x2e8>)
 80033c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80033ca:	4a56      	ldr	r2, [pc, #344]	; (8003524 <HAL_GPIO_Init+0x2e8>)
 80033cc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80033d0:	6453      	str	r3, [r2, #68]	; 0x44
 80033d2:	4b54      	ldr	r3, [pc, #336]	; (8003524 <HAL_GPIO_Init+0x2e8>)
 80033d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80033d6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80033da:	60fb      	str	r3, [r7, #12]
 80033dc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80033de:	4a52      	ldr	r2, [pc, #328]	; (8003528 <HAL_GPIO_Init+0x2ec>)
 80033e0:	69fb      	ldr	r3, [r7, #28]
 80033e2:	089b      	lsrs	r3, r3, #2
 80033e4:	3302      	adds	r3, #2
 80033e6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80033ea:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80033ec:	69fb      	ldr	r3, [r7, #28]
 80033ee:	f003 0303 	and.w	r3, r3, #3
 80033f2:	009b      	lsls	r3, r3, #2
 80033f4:	220f      	movs	r2, #15
 80033f6:	fa02 f303 	lsl.w	r3, r2, r3
 80033fa:	43db      	mvns	r3, r3
 80033fc:	69ba      	ldr	r2, [r7, #24]
 80033fe:	4013      	ands	r3, r2
 8003400:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	4a49      	ldr	r2, [pc, #292]	; (800352c <HAL_GPIO_Init+0x2f0>)
 8003406:	4293      	cmp	r3, r2
 8003408:	d019      	beq.n	800343e <HAL_GPIO_Init+0x202>
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	4a48      	ldr	r2, [pc, #288]	; (8003530 <HAL_GPIO_Init+0x2f4>)
 800340e:	4293      	cmp	r3, r2
 8003410:	d013      	beq.n	800343a <HAL_GPIO_Init+0x1fe>
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	4a47      	ldr	r2, [pc, #284]	; (8003534 <HAL_GPIO_Init+0x2f8>)
 8003416:	4293      	cmp	r3, r2
 8003418:	d00d      	beq.n	8003436 <HAL_GPIO_Init+0x1fa>
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	4a46      	ldr	r2, [pc, #280]	; (8003538 <HAL_GPIO_Init+0x2fc>)
 800341e:	4293      	cmp	r3, r2
 8003420:	d007      	beq.n	8003432 <HAL_GPIO_Init+0x1f6>
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	4a45      	ldr	r2, [pc, #276]	; (800353c <HAL_GPIO_Init+0x300>)
 8003426:	4293      	cmp	r3, r2
 8003428:	d101      	bne.n	800342e <HAL_GPIO_Init+0x1f2>
 800342a:	2304      	movs	r3, #4
 800342c:	e008      	b.n	8003440 <HAL_GPIO_Init+0x204>
 800342e:	2307      	movs	r3, #7
 8003430:	e006      	b.n	8003440 <HAL_GPIO_Init+0x204>
 8003432:	2303      	movs	r3, #3
 8003434:	e004      	b.n	8003440 <HAL_GPIO_Init+0x204>
 8003436:	2302      	movs	r3, #2
 8003438:	e002      	b.n	8003440 <HAL_GPIO_Init+0x204>
 800343a:	2301      	movs	r3, #1
 800343c:	e000      	b.n	8003440 <HAL_GPIO_Init+0x204>
 800343e:	2300      	movs	r3, #0
 8003440:	69fa      	ldr	r2, [r7, #28]
 8003442:	f002 0203 	and.w	r2, r2, #3
 8003446:	0092      	lsls	r2, r2, #2
 8003448:	4093      	lsls	r3, r2
 800344a:	69ba      	ldr	r2, [r7, #24]
 800344c:	4313      	orrs	r3, r2
 800344e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003450:	4935      	ldr	r1, [pc, #212]	; (8003528 <HAL_GPIO_Init+0x2ec>)
 8003452:	69fb      	ldr	r3, [r7, #28]
 8003454:	089b      	lsrs	r3, r3, #2
 8003456:	3302      	adds	r3, #2
 8003458:	69ba      	ldr	r2, [r7, #24]
 800345a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800345e:	4b38      	ldr	r3, [pc, #224]	; (8003540 <HAL_GPIO_Init+0x304>)
 8003460:	689b      	ldr	r3, [r3, #8]
 8003462:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003464:	693b      	ldr	r3, [r7, #16]
 8003466:	43db      	mvns	r3, r3
 8003468:	69ba      	ldr	r2, [r7, #24]
 800346a:	4013      	ands	r3, r2
 800346c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800346e:	683b      	ldr	r3, [r7, #0]
 8003470:	685b      	ldr	r3, [r3, #4]
 8003472:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003476:	2b00      	cmp	r3, #0
 8003478:	d003      	beq.n	8003482 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800347a:	69ba      	ldr	r2, [r7, #24]
 800347c:	693b      	ldr	r3, [r7, #16]
 800347e:	4313      	orrs	r3, r2
 8003480:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003482:	4a2f      	ldr	r2, [pc, #188]	; (8003540 <HAL_GPIO_Init+0x304>)
 8003484:	69bb      	ldr	r3, [r7, #24]
 8003486:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003488:	4b2d      	ldr	r3, [pc, #180]	; (8003540 <HAL_GPIO_Init+0x304>)
 800348a:	68db      	ldr	r3, [r3, #12]
 800348c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800348e:	693b      	ldr	r3, [r7, #16]
 8003490:	43db      	mvns	r3, r3
 8003492:	69ba      	ldr	r2, [r7, #24]
 8003494:	4013      	ands	r3, r2
 8003496:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003498:	683b      	ldr	r3, [r7, #0]
 800349a:	685b      	ldr	r3, [r3, #4]
 800349c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	d003      	beq.n	80034ac <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80034a4:	69ba      	ldr	r2, [r7, #24]
 80034a6:	693b      	ldr	r3, [r7, #16]
 80034a8:	4313      	orrs	r3, r2
 80034aa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80034ac:	4a24      	ldr	r2, [pc, #144]	; (8003540 <HAL_GPIO_Init+0x304>)
 80034ae:	69bb      	ldr	r3, [r7, #24]
 80034b0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80034b2:	4b23      	ldr	r3, [pc, #140]	; (8003540 <HAL_GPIO_Init+0x304>)
 80034b4:	685b      	ldr	r3, [r3, #4]
 80034b6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80034b8:	693b      	ldr	r3, [r7, #16]
 80034ba:	43db      	mvns	r3, r3
 80034bc:	69ba      	ldr	r2, [r7, #24]
 80034be:	4013      	ands	r3, r2
 80034c0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80034c2:	683b      	ldr	r3, [r7, #0]
 80034c4:	685b      	ldr	r3, [r3, #4]
 80034c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	d003      	beq.n	80034d6 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80034ce:	69ba      	ldr	r2, [r7, #24]
 80034d0:	693b      	ldr	r3, [r7, #16]
 80034d2:	4313      	orrs	r3, r2
 80034d4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80034d6:	4a1a      	ldr	r2, [pc, #104]	; (8003540 <HAL_GPIO_Init+0x304>)
 80034d8:	69bb      	ldr	r3, [r7, #24]
 80034da:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80034dc:	4b18      	ldr	r3, [pc, #96]	; (8003540 <HAL_GPIO_Init+0x304>)
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80034e2:	693b      	ldr	r3, [r7, #16]
 80034e4:	43db      	mvns	r3, r3
 80034e6:	69ba      	ldr	r2, [r7, #24]
 80034e8:	4013      	ands	r3, r2
 80034ea:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80034ec:	683b      	ldr	r3, [r7, #0]
 80034ee:	685b      	ldr	r3, [r3, #4]
 80034f0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80034f4:	2b00      	cmp	r3, #0
 80034f6:	d003      	beq.n	8003500 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80034f8:	69ba      	ldr	r2, [r7, #24]
 80034fa:	693b      	ldr	r3, [r7, #16]
 80034fc:	4313      	orrs	r3, r2
 80034fe:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003500:	4a0f      	ldr	r2, [pc, #60]	; (8003540 <HAL_GPIO_Init+0x304>)
 8003502:	69bb      	ldr	r3, [r7, #24]
 8003504:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003506:	69fb      	ldr	r3, [r7, #28]
 8003508:	3301      	adds	r3, #1
 800350a:	61fb      	str	r3, [r7, #28]
 800350c:	69fb      	ldr	r3, [r7, #28]
 800350e:	2b0f      	cmp	r3, #15
 8003510:	f67f aea2 	bls.w	8003258 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003514:	bf00      	nop
 8003516:	bf00      	nop
 8003518:	3724      	adds	r7, #36	; 0x24
 800351a:	46bd      	mov	sp, r7
 800351c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003520:	4770      	bx	lr
 8003522:	bf00      	nop
 8003524:	40023800 	.word	0x40023800
 8003528:	40013800 	.word	0x40013800
 800352c:	40020000 	.word	0x40020000
 8003530:	40020400 	.word	0x40020400
 8003534:	40020800 	.word	0x40020800
 8003538:	40020c00 	.word	0x40020c00
 800353c:	40021000 	.word	0x40021000
 8003540:	40013c00 	.word	0x40013c00

08003544 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003544:	b580      	push	{r7, lr}
 8003546:	b086      	sub	sp, #24
 8003548:	af00      	add	r7, sp, #0
 800354a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	2b00      	cmp	r3, #0
 8003550:	d101      	bne.n	8003556 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003552:	2301      	movs	r3, #1
 8003554:	e267      	b.n	8003a26 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	f003 0301 	and.w	r3, r3, #1
 800355e:	2b00      	cmp	r3, #0
 8003560:	d075      	beq.n	800364e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003562:	4b88      	ldr	r3, [pc, #544]	; (8003784 <HAL_RCC_OscConfig+0x240>)
 8003564:	689b      	ldr	r3, [r3, #8]
 8003566:	f003 030c 	and.w	r3, r3, #12
 800356a:	2b04      	cmp	r3, #4
 800356c:	d00c      	beq.n	8003588 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800356e:	4b85      	ldr	r3, [pc, #532]	; (8003784 <HAL_RCC_OscConfig+0x240>)
 8003570:	689b      	ldr	r3, [r3, #8]
 8003572:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003576:	2b08      	cmp	r3, #8
 8003578:	d112      	bne.n	80035a0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800357a:	4b82      	ldr	r3, [pc, #520]	; (8003784 <HAL_RCC_OscConfig+0x240>)
 800357c:	685b      	ldr	r3, [r3, #4]
 800357e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003582:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003586:	d10b      	bne.n	80035a0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003588:	4b7e      	ldr	r3, [pc, #504]	; (8003784 <HAL_RCC_OscConfig+0x240>)
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003590:	2b00      	cmp	r3, #0
 8003592:	d05b      	beq.n	800364c <HAL_RCC_OscConfig+0x108>
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	685b      	ldr	r3, [r3, #4]
 8003598:	2b00      	cmp	r3, #0
 800359a:	d157      	bne.n	800364c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800359c:	2301      	movs	r3, #1
 800359e:	e242      	b.n	8003a26 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	685b      	ldr	r3, [r3, #4]
 80035a4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80035a8:	d106      	bne.n	80035b8 <HAL_RCC_OscConfig+0x74>
 80035aa:	4b76      	ldr	r3, [pc, #472]	; (8003784 <HAL_RCC_OscConfig+0x240>)
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	4a75      	ldr	r2, [pc, #468]	; (8003784 <HAL_RCC_OscConfig+0x240>)
 80035b0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80035b4:	6013      	str	r3, [r2, #0]
 80035b6:	e01d      	b.n	80035f4 <HAL_RCC_OscConfig+0xb0>
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	685b      	ldr	r3, [r3, #4]
 80035bc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80035c0:	d10c      	bne.n	80035dc <HAL_RCC_OscConfig+0x98>
 80035c2:	4b70      	ldr	r3, [pc, #448]	; (8003784 <HAL_RCC_OscConfig+0x240>)
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	4a6f      	ldr	r2, [pc, #444]	; (8003784 <HAL_RCC_OscConfig+0x240>)
 80035c8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80035cc:	6013      	str	r3, [r2, #0]
 80035ce:	4b6d      	ldr	r3, [pc, #436]	; (8003784 <HAL_RCC_OscConfig+0x240>)
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	4a6c      	ldr	r2, [pc, #432]	; (8003784 <HAL_RCC_OscConfig+0x240>)
 80035d4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80035d8:	6013      	str	r3, [r2, #0]
 80035da:	e00b      	b.n	80035f4 <HAL_RCC_OscConfig+0xb0>
 80035dc:	4b69      	ldr	r3, [pc, #420]	; (8003784 <HAL_RCC_OscConfig+0x240>)
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	4a68      	ldr	r2, [pc, #416]	; (8003784 <HAL_RCC_OscConfig+0x240>)
 80035e2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80035e6:	6013      	str	r3, [r2, #0]
 80035e8:	4b66      	ldr	r3, [pc, #408]	; (8003784 <HAL_RCC_OscConfig+0x240>)
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	4a65      	ldr	r2, [pc, #404]	; (8003784 <HAL_RCC_OscConfig+0x240>)
 80035ee:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80035f2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	685b      	ldr	r3, [r3, #4]
 80035f8:	2b00      	cmp	r3, #0
 80035fa:	d013      	beq.n	8003624 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80035fc:	f7fe fc84 	bl	8001f08 <HAL_GetTick>
 8003600:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003602:	e008      	b.n	8003616 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003604:	f7fe fc80 	bl	8001f08 <HAL_GetTick>
 8003608:	4602      	mov	r2, r0
 800360a:	693b      	ldr	r3, [r7, #16]
 800360c:	1ad3      	subs	r3, r2, r3
 800360e:	2b64      	cmp	r3, #100	; 0x64
 8003610:	d901      	bls.n	8003616 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003612:	2303      	movs	r3, #3
 8003614:	e207      	b.n	8003a26 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003616:	4b5b      	ldr	r3, [pc, #364]	; (8003784 <HAL_RCC_OscConfig+0x240>)
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800361e:	2b00      	cmp	r3, #0
 8003620:	d0f0      	beq.n	8003604 <HAL_RCC_OscConfig+0xc0>
 8003622:	e014      	b.n	800364e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003624:	f7fe fc70 	bl	8001f08 <HAL_GetTick>
 8003628:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800362a:	e008      	b.n	800363e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800362c:	f7fe fc6c 	bl	8001f08 <HAL_GetTick>
 8003630:	4602      	mov	r2, r0
 8003632:	693b      	ldr	r3, [r7, #16]
 8003634:	1ad3      	subs	r3, r2, r3
 8003636:	2b64      	cmp	r3, #100	; 0x64
 8003638:	d901      	bls.n	800363e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800363a:	2303      	movs	r3, #3
 800363c:	e1f3      	b.n	8003a26 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800363e:	4b51      	ldr	r3, [pc, #324]	; (8003784 <HAL_RCC_OscConfig+0x240>)
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003646:	2b00      	cmp	r3, #0
 8003648:	d1f0      	bne.n	800362c <HAL_RCC_OscConfig+0xe8>
 800364a:	e000      	b.n	800364e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800364c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	f003 0302 	and.w	r3, r3, #2
 8003656:	2b00      	cmp	r3, #0
 8003658:	d063      	beq.n	8003722 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800365a:	4b4a      	ldr	r3, [pc, #296]	; (8003784 <HAL_RCC_OscConfig+0x240>)
 800365c:	689b      	ldr	r3, [r3, #8]
 800365e:	f003 030c 	and.w	r3, r3, #12
 8003662:	2b00      	cmp	r3, #0
 8003664:	d00b      	beq.n	800367e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003666:	4b47      	ldr	r3, [pc, #284]	; (8003784 <HAL_RCC_OscConfig+0x240>)
 8003668:	689b      	ldr	r3, [r3, #8]
 800366a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800366e:	2b08      	cmp	r3, #8
 8003670:	d11c      	bne.n	80036ac <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003672:	4b44      	ldr	r3, [pc, #272]	; (8003784 <HAL_RCC_OscConfig+0x240>)
 8003674:	685b      	ldr	r3, [r3, #4]
 8003676:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800367a:	2b00      	cmp	r3, #0
 800367c:	d116      	bne.n	80036ac <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800367e:	4b41      	ldr	r3, [pc, #260]	; (8003784 <HAL_RCC_OscConfig+0x240>)
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	f003 0302 	and.w	r3, r3, #2
 8003686:	2b00      	cmp	r3, #0
 8003688:	d005      	beq.n	8003696 <HAL_RCC_OscConfig+0x152>
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	68db      	ldr	r3, [r3, #12]
 800368e:	2b01      	cmp	r3, #1
 8003690:	d001      	beq.n	8003696 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003692:	2301      	movs	r3, #1
 8003694:	e1c7      	b.n	8003a26 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003696:	4b3b      	ldr	r3, [pc, #236]	; (8003784 <HAL_RCC_OscConfig+0x240>)
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	691b      	ldr	r3, [r3, #16]
 80036a2:	00db      	lsls	r3, r3, #3
 80036a4:	4937      	ldr	r1, [pc, #220]	; (8003784 <HAL_RCC_OscConfig+0x240>)
 80036a6:	4313      	orrs	r3, r2
 80036a8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80036aa:	e03a      	b.n	8003722 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	68db      	ldr	r3, [r3, #12]
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	d020      	beq.n	80036f6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80036b4:	4b34      	ldr	r3, [pc, #208]	; (8003788 <HAL_RCC_OscConfig+0x244>)
 80036b6:	2201      	movs	r2, #1
 80036b8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80036ba:	f7fe fc25 	bl	8001f08 <HAL_GetTick>
 80036be:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80036c0:	e008      	b.n	80036d4 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80036c2:	f7fe fc21 	bl	8001f08 <HAL_GetTick>
 80036c6:	4602      	mov	r2, r0
 80036c8:	693b      	ldr	r3, [r7, #16]
 80036ca:	1ad3      	subs	r3, r2, r3
 80036cc:	2b02      	cmp	r3, #2
 80036ce:	d901      	bls.n	80036d4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80036d0:	2303      	movs	r3, #3
 80036d2:	e1a8      	b.n	8003a26 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80036d4:	4b2b      	ldr	r3, [pc, #172]	; (8003784 <HAL_RCC_OscConfig+0x240>)
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	f003 0302 	and.w	r3, r3, #2
 80036dc:	2b00      	cmp	r3, #0
 80036de:	d0f0      	beq.n	80036c2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80036e0:	4b28      	ldr	r3, [pc, #160]	; (8003784 <HAL_RCC_OscConfig+0x240>)
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	691b      	ldr	r3, [r3, #16]
 80036ec:	00db      	lsls	r3, r3, #3
 80036ee:	4925      	ldr	r1, [pc, #148]	; (8003784 <HAL_RCC_OscConfig+0x240>)
 80036f0:	4313      	orrs	r3, r2
 80036f2:	600b      	str	r3, [r1, #0]
 80036f4:	e015      	b.n	8003722 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80036f6:	4b24      	ldr	r3, [pc, #144]	; (8003788 <HAL_RCC_OscConfig+0x244>)
 80036f8:	2200      	movs	r2, #0
 80036fa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80036fc:	f7fe fc04 	bl	8001f08 <HAL_GetTick>
 8003700:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003702:	e008      	b.n	8003716 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003704:	f7fe fc00 	bl	8001f08 <HAL_GetTick>
 8003708:	4602      	mov	r2, r0
 800370a:	693b      	ldr	r3, [r7, #16]
 800370c:	1ad3      	subs	r3, r2, r3
 800370e:	2b02      	cmp	r3, #2
 8003710:	d901      	bls.n	8003716 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003712:	2303      	movs	r3, #3
 8003714:	e187      	b.n	8003a26 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003716:	4b1b      	ldr	r3, [pc, #108]	; (8003784 <HAL_RCC_OscConfig+0x240>)
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	f003 0302 	and.w	r3, r3, #2
 800371e:	2b00      	cmp	r3, #0
 8003720:	d1f0      	bne.n	8003704 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	f003 0308 	and.w	r3, r3, #8
 800372a:	2b00      	cmp	r3, #0
 800372c:	d036      	beq.n	800379c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	695b      	ldr	r3, [r3, #20]
 8003732:	2b00      	cmp	r3, #0
 8003734:	d016      	beq.n	8003764 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003736:	4b15      	ldr	r3, [pc, #84]	; (800378c <HAL_RCC_OscConfig+0x248>)
 8003738:	2201      	movs	r2, #1
 800373a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800373c:	f7fe fbe4 	bl	8001f08 <HAL_GetTick>
 8003740:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003742:	e008      	b.n	8003756 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003744:	f7fe fbe0 	bl	8001f08 <HAL_GetTick>
 8003748:	4602      	mov	r2, r0
 800374a:	693b      	ldr	r3, [r7, #16]
 800374c:	1ad3      	subs	r3, r2, r3
 800374e:	2b02      	cmp	r3, #2
 8003750:	d901      	bls.n	8003756 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003752:	2303      	movs	r3, #3
 8003754:	e167      	b.n	8003a26 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003756:	4b0b      	ldr	r3, [pc, #44]	; (8003784 <HAL_RCC_OscConfig+0x240>)
 8003758:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800375a:	f003 0302 	and.w	r3, r3, #2
 800375e:	2b00      	cmp	r3, #0
 8003760:	d0f0      	beq.n	8003744 <HAL_RCC_OscConfig+0x200>
 8003762:	e01b      	b.n	800379c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003764:	4b09      	ldr	r3, [pc, #36]	; (800378c <HAL_RCC_OscConfig+0x248>)
 8003766:	2200      	movs	r2, #0
 8003768:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800376a:	f7fe fbcd 	bl	8001f08 <HAL_GetTick>
 800376e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003770:	e00e      	b.n	8003790 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003772:	f7fe fbc9 	bl	8001f08 <HAL_GetTick>
 8003776:	4602      	mov	r2, r0
 8003778:	693b      	ldr	r3, [r7, #16]
 800377a:	1ad3      	subs	r3, r2, r3
 800377c:	2b02      	cmp	r3, #2
 800377e:	d907      	bls.n	8003790 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003780:	2303      	movs	r3, #3
 8003782:	e150      	b.n	8003a26 <HAL_RCC_OscConfig+0x4e2>
 8003784:	40023800 	.word	0x40023800
 8003788:	42470000 	.word	0x42470000
 800378c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003790:	4b88      	ldr	r3, [pc, #544]	; (80039b4 <HAL_RCC_OscConfig+0x470>)
 8003792:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003794:	f003 0302 	and.w	r3, r3, #2
 8003798:	2b00      	cmp	r3, #0
 800379a:	d1ea      	bne.n	8003772 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	f003 0304 	and.w	r3, r3, #4
 80037a4:	2b00      	cmp	r3, #0
 80037a6:	f000 8097 	beq.w	80038d8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80037aa:	2300      	movs	r3, #0
 80037ac:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80037ae:	4b81      	ldr	r3, [pc, #516]	; (80039b4 <HAL_RCC_OscConfig+0x470>)
 80037b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037b2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	d10f      	bne.n	80037da <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80037ba:	2300      	movs	r3, #0
 80037bc:	60bb      	str	r3, [r7, #8]
 80037be:	4b7d      	ldr	r3, [pc, #500]	; (80039b4 <HAL_RCC_OscConfig+0x470>)
 80037c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037c2:	4a7c      	ldr	r2, [pc, #496]	; (80039b4 <HAL_RCC_OscConfig+0x470>)
 80037c4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80037c8:	6413      	str	r3, [r2, #64]	; 0x40
 80037ca:	4b7a      	ldr	r3, [pc, #488]	; (80039b4 <HAL_RCC_OscConfig+0x470>)
 80037cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037ce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80037d2:	60bb      	str	r3, [r7, #8]
 80037d4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80037d6:	2301      	movs	r3, #1
 80037d8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80037da:	4b77      	ldr	r3, [pc, #476]	; (80039b8 <HAL_RCC_OscConfig+0x474>)
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	d118      	bne.n	8003818 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80037e6:	4b74      	ldr	r3, [pc, #464]	; (80039b8 <HAL_RCC_OscConfig+0x474>)
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	4a73      	ldr	r2, [pc, #460]	; (80039b8 <HAL_RCC_OscConfig+0x474>)
 80037ec:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80037f0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80037f2:	f7fe fb89 	bl	8001f08 <HAL_GetTick>
 80037f6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80037f8:	e008      	b.n	800380c <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80037fa:	f7fe fb85 	bl	8001f08 <HAL_GetTick>
 80037fe:	4602      	mov	r2, r0
 8003800:	693b      	ldr	r3, [r7, #16]
 8003802:	1ad3      	subs	r3, r2, r3
 8003804:	2b02      	cmp	r3, #2
 8003806:	d901      	bls.n	800380c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003808:	2303      	movs	r3, #3
 800380a:	e10c      	b.n	8003a26 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800380c:	4b6a      	ldr	r3, [pc, #424]	; (80039b8 <HAL_RCC_OscConfig+0x474>)
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003814:	2b00      	cmp	r3, #0
 8003816:	d0f0      	beq.n	80037fa <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	689b      	ldr	r3, [r3, #8]
 800381c:	2b01      	cmp	r3, #1
 800381e:	d106      	bne.n	800382e <HAL_RCC_OscConfig+0x2ea>
 8003820:	4b64      	ldr	r3, [pc, #400]	; (80039b4 <HAL_RCC_OscConfig+0x470>)
 8003822:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003824:	4a63      	ldr	r2, [pc, #396]	; (80039b4 <HAL_RCC_OscConfig+0x470>)
 8003826:	f043 0301 	orr.w	r3, r3, #1
 800382a:	6713      	str	r3, [r2, #112]	; 0x70
 800382c:	e01c      	b.n	8003868 <HAL_RCC_OscConfig+0x324>
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	689b      	ldr	r3, [r3, #8]
 8003832:	2b05      	cmp	r3, #5
 8003834:	d10c      	bne.n	8003850 <HAL_RCC_OscConfig+0x30c>
 8003836:	4b5f      	ldr	r3, [pc, #380]	; (80039b4 <HAL_RCC_OscConfig+0x470>)
 8003838:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800383a:	4a5e      	ldr	r2, [pc, #376]	; (80039b4 <HAL_RCC_OscConfig+0x470>)
 800383c:	f043 0304 	orr.w	r3, r3, #4
 8003840:	6713      	str	r3, [r2, #112]	; 0x70
 8003842:	4b5c      	ldr	r3, [pc, #368]	; (80039b4 <HAL_RCC_OscConfig+0x470>)
 8003844:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003846:	4a5b      	ldr	r2, [pc, #364]	; (80039b4 <HAL_RCC_OscConfig+0x470>)
 8003848:	f043 0301 	orr.w	r3, r3, #1
 800384c:	6713      	str	r3, [r2, #112]	; 0x70
 800384e:	e00b      	b.n	8003868 <HAL_RCC_OscConfig+0x324>
 8003850:	4b58      	ldr	r3, [pc, #352]	; (80039b4 <HAL_RCC_OscConfig+0x470>)
 8003852:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003854:	4a57      	ldr	r2, [pc, #348]	; (80039b4 <HAL_RCC_OscConfig+0x470>)
 8003856:	f023 0301 	bic.w	r3, r3, #1
 800385a:	6713      	str	r3, [r2, #112]	; 0x70
 800385c:	4b55      	ldr	r3, [pc, #340]	; (80039b4 <HAL_RCC_OscConfig+0x470>)
 800385e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003860:	4a54      	ldr	r2, [pc, #336]	; (80039b4 <HAL_RCC_OscConfig+0x470>)
 8003862:	f023 0304 	bic.w	r3, r3, #4
 8003866:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	689b      	ldr	r3, [r3, #8]
 800386c:	2b00      	cmp	r3, #0
 800386e:	d015      	beq.n	800389c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003870:	f7fe fb4a 	bl	8001f08 <HAL_GetTick>
 8003874:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003876:	e00a      	b.n	800388e <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003878:	f7fe fb46 	bl	8001f08 <HAL_GetTick>
 800387c:	4602      	mov	r2, r0
 800387e:	693b      	ldr	r3, [r7, #16]
 8003880:	1ad3      	subs	r3, r2, r3
 8003882:	f241 3288 	movw	r2, #5000	; 0x1388
 8003886:	4293      	cmp	r3, r2
 8003888:	d901      	bls.n	800388e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800388a:	2303      	movs	r3, #3
 800388c:	e0cb      	b.n	8003a26 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800388e:	4b49      	ldr	r3, [pc, #292]	; (80039b4 <HAL_RCC_OscConfig+0x470>)
 8003890:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003892:	f003 0302 	and.w	r3, r3, #2
 8003896:	2b00      	cmp	r3, #0
 8003898:	d0ee      	beq.n	8003878 <HAL_RCC_OscConfig+0x334>
 800389a:	e014      	b.n	80038c6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800389c:	f7fe fb34 	bl	8001f08 <HAL_GetTick>
 80038a0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80038a2:	e00a      	b.n	80038ba <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80038a4:	f7fe fb30 	bl	8001f08 <HAL_GetTick>
 80038a8:	4602      	mov	r2, r0
 80038aa:	693b      	ldr	r3, [r7, #16]
 80038ac:	1ad3      	subs	r3, r2, r3
 80038ae:	f241 3288 	movw	r2, #5000	; 0x1388
 80038b2:	4293      	cmp	r3, r2
 80038b4:	d901      	bls.n	80038ba <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80038b6:	2303      	movs	r3, #3
 80038b8:	e0b5      	b.n	8003a26 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80038ba:	4b3e      	ldr	r3, [pc, #248]	; (80039b4 <HAL_RCC_OscConfig+0x470>)
 80038bc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80038be:	f003 0302 	and.w	r3, r3, #2
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d1ee      	bne.n	80038a4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80038c6:	7dfb      	ldrb	r3, [r7, #23]
 80038c8:	2b01      	cmp	r3, #1
 80038ca:	d105      	bne.n	80038d8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80038cc:	4b39      	ldr	r3, [pc, #228]	; (80039b4 <HAL_RCC_OscConfig+0x470>)
 80038ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038d0:	4a38      	ldr	r2, [pc, #224]	; (80039b4 <HAL_RCC_OscConfig+0x470>)
 80038d2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80038d6:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	699b      	ldr	r3, [r3, #24]
 80038dc:	2b00      	cmp	r3, #0
 80038de:	f000 80a1 	beq.w	8003a24 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80038e2:	4b34      	ldr	r3, [pc, #208]	; (80039b4 <HAL_RCC_OscConfig+0x470>)
 80038e4:	689b      	ldr	r3, [r3, #8]
 80038e6:	f003 030c 	and.w	r3, r3, #12
 80038ea:	2b08      	cmp	r3, #8
 80038ec:	d05c      	beq.n	80039a8 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	699b      	ldr	r3, [r3, #24]
 80038f2:	2b02      	cmp	r3, #2
 80038f4:	d141      	bne.n	800397a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80038f6:	4b31      	ldr	r3, [pc, #196]	; (80039bc <HAL_RCC_OscConfig+0x478>)
 80038f8:	2200      	movs	r2, #0
 80038fa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80038fc:	f7fe fb04 	bl	8001f08 <HAL_GetTick>
 8003900:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003902:	e008      	b.n	8003916 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003904:	f7fe fb00 	bl	8001f08 <HAL_GetTick>
 8003908:	4602      	mov	r2, r0
 800390a:	693b      	ldr	r3, [r7, #16]
 800390c:	1ad3      	subs	r3, r2, r3
 800390e:	2b02      	cmp	r3, #2
 8003910:	d901      	bls.n	8003916 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003912:	2303      	movs	r3, #3
 8003914:	e087      	b.n	8003a26 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003916:	4b27      	ldr	r3, [pc, #156]	; (80039b4 <HAL_RCC_OscConfig+0x470>)
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800391e:	2b00      	cmp	r3, #0
 8003920:	d1f0      	bne.n	8003904 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	69da      	ldr	r2, [r3, #28]
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	6a1b      	ldr	r3, [r3, #32]
 800392a:	431a      	orrs	r2, r3
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003930:	019b      	lsls	r3, r3, #6
 8003932:	431a      	orrs	r2, r3
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003938:	085b      	lsrs	r3, r3, #1
 800393a:	3b01      	subs	r3, #1
 800393c:	041b      	lsls	r3, r3, #16
 800393e:	431a      	orrs	r2, r3
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003944:	061b      	lsls	r3, r3, #24
 8003946:	491b      	ldr	r1, [pc, #108]	; (80039b4 <HAL_RCC_OscConfig+0x470>)
 8003948:	4313      	orrs	r3, r2
 800394a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800394c:	4b1b      	ldr	r3, [pc, #108]	; (80039bc <HAL_RCC_OscConfig+0x478>)
 800394e:	2201      	movs	r2, #1
 8003950:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003952:	f7fe fad9 	bl	8001f08 <HAL_GetTick>
 8003956:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003958:	e008      	b.n	800396c <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800395a:	f7fe fad5 	bl	8001f08 <HAL_GetTick>
 800395e:	4602      	mov	r2, r0
 8003960:	693b      	ldr	r3, [r7, #16]
 8003962:	1ad3      	subs	r3, r2, r3
 8003964:	2b02      	cmp	r3, #2
 8003966:	d901      	bls.n	800396c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003968:	2303      	movs	r3, #3
 800396a:	e05c      	b.n	8003a26 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800396c:	4b11      	ldr	r3, [pc, #68]	; (80039b4 <HAL_RCC_OscConfig+0x470>)
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003974:	2b00      	cmp	r3, #0
 8003976:	d0f0      	beq.n	800395a <HAL_RCC_OscConfig+0x416>
 8003978:	e054      	b.n	8003a24 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800397a:	4b10      	ldr	r3, [pc, #64]	; (80039bc <HAL_RCC_OscConfig+0x478>)
 800397c:	2200      	movs	r2, #0
 800397e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003980:	f7fe fac2 	bl	8001f08 <HAL_GetTick>
 8003984:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003986:	e008      	b.n	800399a <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003988:	f7fe fabe 	bl	8001f08 <HAL_GetTick>
 800398c:	4602      	mov	r2, r0
 800398e:	693b      	ldr	r3, [r7, #16]
 8003990:	1ad3      	subs	r3, r2, r3
 8003992:	2b02      	cmp	r3, #2
 8003994:	d901      	bls.n	800399a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003996:	2303      	movs	r3, #3
 8003998:	e045      	b.n	8003a26 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800399a:	4b06      	ldr	r3, [pc, #24]	; (80039b4 <HAL_RCC_OscConfig+0x470>)
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d1f0      	bne.n	8003988 <HAL_RCC_OscConfig+0x444>
 80039a6:	e03d      	b.n	8003a24 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	699b      	ldr	r3, [r3, #24]
 80039ac:	2b01      	cmp	r3, #1
 80039ae:	d107      	bne.n	80039c0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80039b0:	2301      	movs	r3, #1
 80039b2:	e038      	b.n	8003a26 <HAL_RCC_OscConfig+0x4e2>
 80039b4:	40023800 	.word	0x40023800
 80039b8:	40007000 	.word	0x40007000
 80039bc:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80039c0:	4b1b      	ldr	r3, [pc, #108]	; (8003a30 <HAL_RCC_OscConfig+0x4ec>)
 80039c2:	685b      	ldr	r3, [r3, #4]
 80039c4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	699b      	ldr	r3, [r3, #24]
 80039ca:	2b01      	cmp	r3, #1
 80039cc:	d028      	beq.n	8003a20 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80039d8:	429a      	cmp	r2, r3
 80039da:	d121      	bne.n	8003a20 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80039e6:	429a      	cmp	r2, r3
 80039e8:	d11a      	bne.n	8003a20 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80039ea:	68fa      	ldr	r2, [r7, #12]
 80039ec:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80039f0:	4013      	ands	r3, r2
 80039f2:	687a      	ldr	r2, [r7, #4]
 80039f4:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80039f6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80039f8:	4293      	cmp	r3, r2
 80039fa:	d111      	bne.n	8003a20 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a06:	085b      	lsrs	r3, r3, #1
 8003a08:	3b01      	subs	r3, #1
 8003a0a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003a0c:	429a      	cmp	r2, r3
 8003a0e:	d107      	bne.n	8003a20 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a1a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003a1c:	429a      	cmp	r2, r3
 8003a1e:	d001      	beq.n	8003a24 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8003a20:	2301      	movs	r3, #1
 8003a22:	e000      	b.n	8003a26 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003a24:	2300      	movs	r3, #0
}
 8003a26:	4618      	mov	r0, r3
 8003a28:	3718      	adds	r7, #24
 8003a2a:	46bd      	mov	sp, r7
 8003a2c:	bd80      	pop	{r7, pc}
 8003a2e:	bf00      	nop
 8003a30:	40023800 	.word	0x40023800

08003a34 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003a34:	b580      	push	{r7, lr}
 8003a36:	b084      	sub	sp, #16
 8003a38:	af00      	add	r7, sp, #0
 8003a3a:	6078      	str	r0, [r7, #4]
 8003a3c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	d101      	bne.n	8003a48 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003a44:	2301      	movs	r3, #1
 8003a46:	e0cc      	b.n	8003be2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003a48:	4b68      	ldr	r3, [pc, #416]	; (8003bec <HAL_RCC_ClockConfig+0x1b8>)
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	f003 0307 	and.w	r3, r3, #7
 8003a50:	683a      	ldr	r2, [r7, #0]
 8003a52:	429a      	cmp	r2, r3
 8003a54:	d90c      	bls.n	8003a70 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003a56:	4b65      	ldr	r3, [pc, #404]	; (8003bec <HAL_RCC_ClockConfig+0x1b8>)
 8003a58:	683a      	ldr	r2, [r7, #0]
 8003a5a:	b2d2      	uxtb	r2, r2
 8003a5c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003a5e:	4b63      	ldr	r3, [pc, #396]	; (8003bec <HAL_RCC_ClockConfig+0x1b8>)
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	f003 0307 	and.w	r3, r3, #7
 8003a66:	683a      	ldr	r2, [r7, #0]
 8003a68:	429a      	cmp	r2, r3
 8003a6a:	d001      	beq.n	8003a70 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003a6c:	2301      	movs	r3, #1
 8003a6e:	e0b8      	b.n	8003be2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	f003 0302 	and.w	r3, r3, #2
 8003a78:	2b00      	cmp	r3, #0
 8003a7a:	d020      	beq.n	8003abe <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	f003 0304 	and.w	r3, r3, #4
 8003a84:	2b00      	cmp	r3, #0
 8003a86:	d005      	beq.n	8003a94 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003a88:	4b59      	ldr	r3, [pc, #356]	; (8003bf0 <HAL_RCC_ClockConfig+0x1bc>)
 8003a8a:	689b      	ldr	r3, [r3, #8]
 8003a8c:	4a58      	ldr	r2, [pc, #352]	; (8003bf0 <HAL_RCC_ClockConfig+0x1bc>)
 8003a8e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003a92:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	f003 0308 	and.w	r3, r3, #8
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	d005      	beq.n	8003aac <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003aa0:	4b53      	ldr	r3, [pc, #332]	; (8003bf0 <HAL_RCC_ClockConfig+0x1bc>)
 8003aa2:	689b      	ldr	r3, [r3, #8]
 8003aa4:	4a52      	ldr	r2, [pc, #328]	; (8003bf0 <HAL_RCC_ClockConfig+0x1bc>)
 8003aa6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003aaa:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003aac:	4b50      	ldr	r3, [pc, #320]	; (8003bf0 <HAL_RCC_ClockConfig+0x1bc>)
 8003aae:	689b      	ldr	r3, [r3, #8]
 8003ab0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	689b      	ldr	r3, [r3, #8]
 8003ab8:	494d      	ldr	r1, [pc, #308]	; (8003bf0 <HAL_RCC_ClockConfig+0x1bc>)
 8003aba:	4313      	orrs	r3, r2
 8003abc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	f003 0301 	and.w	r3, r3, #1
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d044      	beq.n	8003b54 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	685b      	ldr	r3, [r3, #4]
 8003ace:	2b01      	cmp	r3, #1
 8003ad0:	d107      	bne.n	8003ae2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003ad2:	4b47      	ldr	r3, [pc, #284]	; (8003bf0 <HAL_RCC_ClockConfig+0x1bc>)
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	d119      	bne.n	8003b12 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003ade:	2301      	movs	r3, #1
 8003ae0:	e07f      	b.n	8003be2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	685b      	ldr	r3, [r3, #4]
 8003ae6:	2b02      	cmp	r3, #2
 8003ae8:	d003      	beq.n	8003af2 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003aee:	2b03      	cmp	r3, #3
 8003af0:	d107      	bne.n	8003b02 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003af2:	4b3f      	ldr	r3, [pc, #252]	; (8003bf0 <HAL_RCC_ClockConfig+0x1bc>)
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d109      	bne.n	8003b12 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003afe:	2301      	movs	r3, #1
 8003b00:	e06f      	b.n	8003be2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003b02:	4b3b      	ldr	r3, [pc, #236]	; (8003bf0 <HAL_RCC_ClockConfig+0x1bc>)
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	f003 0302 	and.w	r3, r3, #2
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d101      	bne.n	8003b12 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003b0e:	2301      	movs	r3, #1
 8003b10:	e067      	b.n	8003be2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003b12:	4b37      	ldr	r3, [pc, #220]	; (8003bf0 <HAL_RCC_ClockConfig+0x1bc>)
 8003b14:	689b      	ldr	r3, [r3, #8]
 8003b16:	f023 0203 	bic.w	r2, r3, #3
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	685b      	ldr	r3, [r3, #4]
 8003b1e:	4934      	ldr	r1, [pc, #208]	; (8003bf0 <HAL_RCC_ClockConfig+0x1bc>)
 8003b20:	4313      	orrs	r3, r2
 8003b22:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003b24:	f7fe f9f0 	bl	8001f08 <HAL_GetTick>
 8003b28:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003b2a:	e00a      	b.n	8003b42 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003b2c:	f7fe f9ec 	bl	8001f08 <HAL_GetTick>
 8003b30:	4602      	mov	r2, r0
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	1ad3      	subs	r3, r2, r3
 8003b36:	f241 3288 	movw	r2, #5000	; 0x1388
 8003b3a:	4293      	cmp	r3, r2
 8003b3c:	d901      	bls.n	8003b42 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003b3e:	2303      	movs	r3, #3
 8003b40:	e04f      	b.n	8003be2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003b42:	4b2b      	ldr	r3, [pc, #172]	; (8003bf0 <HAL_RCC_ClockConfig+0x1bc>)
 8003b44:	689b      	ldr	r3, [r3, #8]
 8003b46:	f003 020c 	and.w	r2, r3, #12
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	685b      	ldr	r3, [r3, #4]
 8003b4e:	009b      	lsls	r3, r3, #2
 8003b50:	429a      	cmp	r2, r3
 8003b52:	d1eb      	bne.n	8003b2c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003b54:	4b25      	ldr	r3, [pc, #148]	; (8003bec <HAL_RCC_ClockConfig+0x1b8>)
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	f003 0307 	and.w	r3, r3, #7
 8003b5c:	683a      	ldr	r2, [r7, #0]
 8003b5e:	429a      	cmp	r2, r3
 8003b60:	d20c      	bcs.n	8003b7c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003b62:	4b22      	ldr	r3, [pc, #136]	; (8003bec <HAL_RCC_ClockConfig+0x1b8>)
 8003b64:	683a      	ldr	r2, [r7, #0]
 8003b66:	b2d2      	uxtb	r2, r2
 8003b68:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003b6a:	4b20      	ldr	r3, [pc, #128]	; (8003bec <HAL_RCC_ClockConfig+0x1b8>)
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	f003 0307 	and.w	r3, r3, #7
 8003b72:	683a      	ldr	r2, [r7, #0]
 8003b74:	429a      	cmp	r2, r3
 8003b76:	d001      	beq.n	8003b7c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003b78:	2301      	movs	r3, #1
 8003b7a:	e032      	b.n	8003be2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	f003 0304 	and.w	r3, r3, #4
 8003b84:	2b00      	cmp	r3, #0
 8003b86:	d008      	beq.n	8003b9a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003b88:	4b19      	ldr	r3, [pc, #100]	; (8003bf0 <HAL_RCC_ClockConfig+0x1bc>)
 8003b8a:	689b      	ldr	r3, [r3, #8]
 8003b8c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	68db      	ldr	r3, [r3, #12]
 8003b94:	4916      	ldr	r1, [pc, #88]	; (8003bf0 <HAL_RCC_ClockConfig+0x1bc>)
 8003b96:	4313      	orrs	r3, r2
 8003b98:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	f003 0308 	and.w	r3, r3, #8
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d009      	beq.n	8003bba <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003ba6:	4b12      	ldr	r3, [pc, #72]	; (8003bf0 <HAL_RCC_ClockConfig+0x1bc>)
 8003ba8:	689b      	ldr	r3, [r3, #8]
 8003baa:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	691b      	ldr	r3, [r3, #16]
 8003bb2:	00db      	lsls	r3, r3, #3
 8003bb4:	490e      	ldr	r1, [pc, #56]	; (8003bf0 <HAL_RCC_ClockConfig+0x1bc>)
 8003bb6:	4313      	orrs	r3, r2
 8003bb8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003bba:	f000 f821 	bl	8003c00 <HAL_RCC_GetSysClockFreq>
 8003bbe:	4602      	mov	r2, r0
 8003bc0:	4b0b      	ldr	r3, [pc, #44]	; (8003bf0 <HAL_RCC_ClockConfig+0x1bc>)
 8003bc2:	689b      	ldr	r3, [r3, #8]
 8003bc4:	091b      	lsrs	r3, r3, #4
 8003bc6:	f003 030f 	and.w	r3, r3, #15
 8003bca:	490a      	ldr	r1, [pc, #40]	; (8003bf4 <HAL_RCC_ClockConfig+0x1c0>)
 8003bcc:	5ccb      	ldrb	r3, [r1, r3]
 8003bce:	fa22 f303 	lsr.w	r3, r2, r3
 8003bd2:	4a09      	ldr	r2, [pc, #36]	; (8003bf8 <HAL_RCC_ClockConfig+0x1c4>)
 8003bd4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003bd6:	4b09      	ldr	r3, [pc, #36]	; (8003bfc <HAL_RCC_ClockConfig+0x1c8>)
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	4618      	mov	r0, r3
 8003bdc:	f7fe f950 	bl	8001e80 <HAL_InitTick>

  return HAL_OK;
 8003be0:	2300      	movs	r3, #0
}
 8003be2:	4618      	mov	r0, r3
 8003be4:	3710      	adds	r7, #16
 8003be6:	46bd      	mov	sp, r7
 8003be8:	bd80      	pop	{r7, pc}
 8003bea:	bf00      	nop
 8003bec:	40023c00 	.word	0x40023c00
 8003bf0:	40023800 	.word	0x40023800
 8003bf4:	08008000 	.word	0x08008000
 8003bf8:	20000000 	.word	0x20000000
 8003bfc:	20000004 	.word	0x20000004

08003c00 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003c00:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003c04:	b094      	sub	sp, #80	; 0x50
 8003c06:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003c08:	2300      	movs	r3, #0
 8003c0a:	647b      	str	r3, [r7, #68]	; 0x44
 8003c0c:	2300      	movs	r3, #0
 8003c0e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003c10:	2300      	movs	r3, #0
 8003c12:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8003c14:	2300      	movs	r3, #0
 8003c16:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003c18:	4b79      	ldr	r3, [pc, #484]	; (8003e00 <HAL_RCC_GetSysClockFreq+0x200>)
 8003c1a:	689b      	ldr	r3, [r3, #8]
 8003c1c:	f003 030c 	and.w	r3, r3, #12
 8003c20:	2b08      	cmp	r3, #8
 8003c22:	d00d      	beq.n	8003c40 <HAL_RCC_GetSysClockFreq+0x40>
 8003c24:	2b08      	cmp	r3, #8
 8003c26:	f200 80e1 	bhi.w	8003dec <HAL_RCC_GetSysClockFreq+0x1ec>
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	d002      	beq.n	8003c34 <HAL_RCC_GetSysClockFreq+0x34>
 8003c2e:	2b04      	cmp	r3, #4
 8003c30:	d003      	beq.n	8003c3a <HAL_RCC_GetSysClockFreq+0x3a>
 8003c32:	e0db      	b.n	8003dec <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003c34:	4b73      	ldr	r3, [pc, #460]	; (8003e04 <HAL_RCC_GetSysClockFreq+0x204>)
 8003c36:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8003c38:	e0db      	b.n	8003df2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003c3a:	4b73      	ldr	r3, [pc, #460]	; (8003e08 <HAL_RCC_GetSysClockFreq+0x208>)
 8003c3c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003c3e:	e0d8      	b.n	8003df2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003c40:	4b6f      	ldr	r3, [pc, #444]	; (8003e00 <HAL_RCC_GetSysClockFreq+0x200>)
 8003c42:	685b      	ldr	r3, [r3, #4]
 8003c44:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003c48:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003c4a:	4b6d      	ldr	r3, [pc, #436]	; (8003e00 <HAL_RCC_GetSysClockFreq+0x200>)
 8003c4c:	685b      	ldr	r3, [r3, #4]
 8003c4e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	d063      	beq.n	8003d1e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003c56:	4b6a      	ldr	r3, [pc, #424]	; (8003e00 <HAL_RCC_GetSysClockFreq+0x200>)
 8003c58:	685b      	ldr	r3, [r3, #4]
 8003c5a:	099b      	lsrs	r3, r3, #6
 8003c5c:	2200      	movs	r2, #0
 8003c5e:	63bb      	str	r3, [r7, #56]	; 0x38
 8003c60:	63fa      	str	r2, [r7, #60]	; 0x3c
 8003c62:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003c64:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003c68:	633b      	str	r3, [r7, #48]	; 0x30
 8003c6a:	2300      	movs	r3, #0
 8003c6c:	637b      	str	r3, [r7, #52]	; 0x34
 8003c6e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8003c72:	4622      	mov	r2, r4
 8003c74:	462b      	mov	r3, r5
 8003c76:	f04f 0000 	mov.w	r0, #0
 8003c7a:	f04f 0100 	mov.w	r1, #0
 8003c7e:	0159      	lsls	r1, r3, #5
 8003c80:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003c84:	0150      	lsls	r0, r2, #5
 8003c86:	4602      	mov	r2, r0
 8003c88:	460b      	mov	r3, r1
 8003c8a:	4621      	mov	r1, r4
 8003c8c:	1a51      	subs	r1, r2, r1
 8003c8e:	6139      	str	r1, [r7, #16]
 8003c90:	4629      	mov	r1, r5
 8003c92:	eb63 0301 	sbc.w	r3, r3, r1
 8003c96:	617b      	str	r3, [r7, #20]
 8003c98:	f04f 0200 	mov.w	r2, #0
 8003c9c:	f04f 0300 	mov.w	r3, #0
 8003ca0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003ca4:	4659      	mov	r1, fp
 8003ca6:	018b      	lsls	r3, r1, #6
 8003ca8:	4651      	mov	r1, sl
 8003caa:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003cae:	4651      	mov	r1, sl
 8003cb0:	018a      	lsls	r2, r1, #6
 8003cb2:	4651      	mov	r1, sl
 8003cb4:	ebb2 0801 	subs.w	r8, r2, r1
 8003cb8:	4659      	mov	r1, fp
 8003cba:	eb63 0901 	sbc.w	r9, r3, r1
 8003cbe:	f04f 0200 	mov.w	r2, #0
 8003cc2:	f04f 0300 	mov.w	r3, #0
 8003cc6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003cca:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003cce:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003cd2:	4690      	mov	r8, r2
 8003cd4:	4699      	mov	r9, r3
 8003cd6:	4623      	mov	r3, r4
 8003cd8:	eb18 0303 	adds.w	r3, r8, r3
 8003cdc:	60bb      	str	r3, [r7, #8]
 8003cde:	462b      	mov	r3, r5
 8003ce0:	eb49 0303 	adc.w	r3, r9, r3
 8003ce4:	60fb      	str	r3, [r7, #12]
 8003ce6:	f04f 0200 	mov.w	r2, #0
 8003cea:	f04f 0300 	mov.w	r3, #0
 8003cee:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8003cf2:	4629      	mov	r1, r5
 8003cf4:	024b      	lsls	r3, r1, #9
 8003cf6:	4621      	mov	r1, r4
 8003cf8:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003cfc:	4621      	mov	r1, r4
 8003cfe:	024a      	lsls	r2, r1, #9
 8003d00:	4610      	mov	r0, r2
 8003d02:	4619      	mov	r1, r3
 8003d04:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003d06:	2200      	movs	r2, #0
 8003d08:	62bb      	str	r3, [r7, #40]	; 0x28
 8003d0a:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003d0c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8003d10:	f7fc ff52 	bl	8000bb8 <__aeabi_uldivmod>
 8003d14:	4602      	mov	r2, r0
 8003d16:	460b      	mov	r3, r1
 8003d18:	4613      	mov	r3, r2
 8003d1a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003d1c:	e058      	b.n	8003dd0 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003d1e:	4b38      	ldr	r3, [pc, #224]	; (8003e00 <HAL_RCC_GetSysClockFreq+0x200>)
 8003d20:	685b      	ldr	r3, [r3, #4]
 8003d22:	099b      	lsrs	r3, r3, #6
 8003d24:	2200      	movs	r2, #0
 8003d26:	4618      	mov	r0, r3
 8003d28:	4611      	mov	r1, r2
 8003d2a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003d2e:	623b      	str	r3, [r7, #32]
 8003d30:	2300      	movs	r3, #0
 8003d32:	627b      	str	r3, [r7, #36]	; 0x24
 8003d34:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003d38:	4642      	mov	r2, r8
 8003d3a:	464b      	mov	r3, r9
 8003d3c:	f04f 0000 	mov.w	r0, #0
 8003d40:	f04f 0100 	mov.w	r1, #0
 8003d44:	0159      	lsls	r1, r3, #5
 8003d46:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003d4a:	0150      	lsls	r0, r2, #5
 8003d4c:	4602      	mov	r2, r0
 8003d4e:	460b      	mov	r3, r1
 8003d50:	4641      	mov	r1, r8
 8003d52:	ebb2 0a01 	subs.w	sl, r2, r1
 8003d56:	4649      	mov	r1, r9
 8003d58:	eb63 0b01 	sbc.w	fp, r3, r1
 8003d5c:	f04f 0200 	mov.w	r2, #0
 8003d60:	f04f 0300 	mov.w	r3, #0
 8003d64:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003d68:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003d6c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003d70:	ebb2 040a 	subs.w	r4, r2, sl
 8003d74:	eb63 050b 	sbc.w	r5, r3, fp
 8003d78:	f04f 0200 	mov.w	r2, #0
 8003d7c:	f04f 0300 	mov.w	r3, #0
 8003d80:	00eb      	lsls	r3, r5, #3
 8003d82:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003d86:	00e2      	lsls	r2, r4, #3
 8003d88:	4614      	mov	r4, r2
 8003d8a:	461d      	mov	r5, r3
 8003d8c:	4643      	mov	r3, r8
 8003d8e:	18e3      	adds	r3, r4, r3
 8003d90:	603b      	str	r3, [r7, #0]
 8003d92:	464b      	mov	r3, r9
 8003d94:	eb45 0303 	adc.w	r3, r5, r3
 8003d98:	607b      	str	r3, [r7, #4]
 8003d9a:	f04f 0200 	mov.w	r2, #0
 8003d9e:	f04f 0300 	mov.w	r3, #0
 8003da2:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003da6:	4629      	mov	r1, r5
 8003da8:	028b      	lsls	r3, r1, #10
 8003daa:	4621      	mov	r1, r4
 8003dac:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003db0:	4621      	mov	r1, r4
 8003db2:	028a      	lsls	r2, r1, #10
 8003db4:	4610      	mov	r0, r2
 8003db6:	4619      	mov	r1, r3
 8003db8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003dba:	2200      	movs	r2, #0
 8003dbc:	61bb      	str	r3, [r7, #24]
 8003dbe:	61fa      	str	r2, [r7, #28]
 8003dc0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003dc4:	f7fc fef8 	bl	8000bb8 <__aeabi_uldivmod>
 8003dc8:	4602      	mov	r2, r0
 8003dca:	460b      	mov	r3, r1
 8003dcc:	4613      	mov	r3, r2
 8003dce:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003dd0:	4b0b      	ldr	r3, [pc, #44]	; (8003e00 <HAL_RCC_GetSysClockFreq+0x200>)
 8003dd2:	685b      	ldr	r3, [r3, #4]
 8003dd4:	0c1b      	lsrs	r3, r3, #16
 8003dd6:	f003 0303 	and.w	r3, r3, #3
 8003dda:	3301      	adds	r3, #1
 8003ddc:	005b      	lsls	r3, r3, #1
 8003dde:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8003de0:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8003de2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003de4:	fbb2 f3f3 	udiv	r3, r2, r3
 8003de8:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003dea:	e002      	b.n	8003df2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003dec:	4b05      	ldr	r3, [pc, #20]	; (8003e04 <HAL_RCC_GetSysClockFreq+0x204>)
 8003dee:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003df0:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003df2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8003df4:	4618      	mov	r0, r3
 8003df6:	3750      	adds	r7, #80	; 0x50
 8003df8:	46bd      	mov	sp, r7
 8003dfa:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003dfe:	bf00      	nop
 8003e00:	40023800 	.word	0x40023800
 8003e04:	00f42400 	.word	0x00f42400
 8003e08:	007a1200 	.word	0x007a1200

08003e0c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003e0c:	b480      	push	{r7}
 8003e0e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003e10:	4b03      	ldr	r3, [pc, #12]	; (8003e20 <HAL_RCC_GetHCLKFreq+0x14>)
 8003e12:	681b      	ldr	r3, [r3, #0]
}
 8003e14:	4618      	mov	r0, r3
 8003e16:	46bd      	mov	sp, r7
 8003e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e1c:	4770      	bx	lr
 8003e1e:	bf00      	nop
 8003e20:	20000000 	.word	0x20000000

08003e24 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003e24:	b580      	push	{r7, lr}
 8003e26:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003e28:	f7ff fff0 	bl	8003e0c <HAL_RCC_GetHCLKFreq>
 8003e2c:	4602      	mov	r2, r0
 8003e2e:	4b05      	ldr	r3, [pc, #20]	; (8003e44 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003e30:	689b      	ldr	r3, [r3, #8]
 8003e32:	0a9b      	lsrs	r3, r3, #10
 8003e34:	f003 0307 	and.w	r3, r3, #7
 8003e38:	4903      	ldr	r1, [pc, #12]	; (8003e48 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003e3a:	5ccb      	ldrb	r3, [r1, r3]
 8003e3c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003e40:	4618      	mov	r0, r3
 8003e42:	bd80      	pop	{r7, pc}
 8003e44:	40023800 	.word	0x40023800
 8003e48:	08008010 	.word	0x08008010

08003e4c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003e4c:	b580      	push	{r7, lr}
 8003e4e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003e50:	f7ff ffdc 	bl	8003e0c <HAL_RCC_GetHCLKFreq>
 8003e54:	4602      	mov	r2, r0
 8003e56:	4b05      	ldr	r3, [pc, #20]	; (8003e6c <HAL_RCC_GetPCLK2Freq+0x20>)
 8003e58:	689b      	ldr	r3, [r3, #8]
 8003e5a:	0b5b      	lsrs	r3, r3, #13
 8003e5c:	f003 0307 	and.w	r3, r3, #7
 8003e60:	4903      	ldr	r1, [pc, #12]	; (8003e70 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003e62:	5ccb      	ldrb	r3, [r1, r3]
 8003e64:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003e68:	4618      	mov	r0, r3
 8003e6a:	bd80      	pop	{r7, pc}
 8003e6c:	40023800 	.word	0x40023800
 8003e70:	08008010 	.word	0x08008010

08003e74 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003e74:	b580      	push	{r7, lr}
 8003e76:	b082      	sub	sp, #8
 8003e78:	af00      	add	r7, sp, #0
 8003e7a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	d101      	bne.n	8003e86 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003e82:	2301      	movs	r3, #1
 8003e84:	e041      	b.n	8003f0a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003e8c:	b2db      	uxtb	r3, r3
 8003e8e:	2b00      	cmp	r3, #0
 8003e90:	d106      	bne.n	8003ea0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	2200      	movs	r2, #0
 8003e96:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003e9a:	6878      	ldr	r0, [r7, #4]
 8003e9c:	f7fd fd72 	bl	8001984 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	2202      	movs	r2, #2
 8003ea4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	681a      	ldr	r2, [r3, #0]
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	3304      	adds	r3, #4
 8003eb0:	4619      	mov	r1, r3
 8003eb2:	4610      	mov	r0, r2
 8003eb4:	f000 fac0 	bl	8004438 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	2201      	movs	r2, #1
 8003ebc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	2201      	movs	r2, #1
 8003ec4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	2201      	movs	r2, #1
 8003ecc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	2201      	movs	r2, #1
 8003ed4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	2201      	movs	r2, #1
 8003edc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	2201      	movs	r2, #1
 8003ee4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	2201      	movs	r2, #1
 8003eec:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	2201      	movs	r2, #1
 8003ef4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	2201      	movs	r2, #1
 8003efc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	2201      	movs	r2, #1
 8003f04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003f08:	2300      	movs	r3, #0
}
 8003f0a:	4618      	mov	r0, r3
 8003f0c:	3708      	adds	r7, #8
 8003f0e:	46bd      	mov	sp, r7
 8003f10:	bd80      	pop	{r7, pc}

08003f12 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003f12:	b580      	push	{r7, lr}
 8003f14:	b082      	sub	sp, #8
 8003f16:	af00      	add	r7, sp, #0
 8003f18:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	2b00      	cmp	r3, #0
 8003f1e:	d101      	bne.n	8003f24 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003f20:	2301      	movs	r3, #1
 8003f22:	e041      	b.n	8003fa8 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003f2a:	b2db      	uxtb	r3, r3
 8003f2c:	2b00      	cmp	r3, #0
 8003f2e:	d106      	bne.n	8003f3e <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	2200      	movs	r2, #0
 8003f34:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003f38:	6878      	ldr	r0, [r7, #4]
 8003f3a:	f000 f839 	bl	8003fb0 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	2202      	movs	r2, #2
 8003f42:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	681a      	ldr	r2, [r3, #0]
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	3304      	adds	r3, #4
 8003f4e:	4619      	mov	r1, r3
 8003f50:	4610      	mov	r0, r2
 8003f52:	f000 fa71 	bl	8004438 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	2201      	movs	r2, #1
 8003f5a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	2201      	movs	r2, #1
 8003f62:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	2201      	movs	r2, #1
 8003f6a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	2201      	movs	r2, #1
 8003f72:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	2201      	movs	r2, #1
 8003f7a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	2201      	movs	r2, #1
 8003f82:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	2201      	movs	r2, #1
 8003f8a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	2201      	movs	r2, #1
 8003f92:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	2201      	movs	r2, #1
 8003f9a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	2201      	movs	r2, #1
 8003fa2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003fa6:	2300      	movs	r3, #0
}
 8003fa8:	4618      	mov	r0, r3
 8003faa:	3708      	adds	r7, #8
 8003fac:	46bd      	mov	sp, r7
 8003fae:	bd80      	pop	{r7, pc}

08003fb0 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8003fb0:	b480      	push	{r7}
 8003fb2:	b083      	sub	sp, #12
 8003fb4:	af00      	add	r7, sp, #0
 8003fb6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8003fb8:	bf00      	nop
 8003fba:	370c      	adds	r7, #12
 8003fbc:	46bd      	mov	sp, r7
 8003fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fc2:	4770      	bx	lr

08003fc4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003fc4:	b580      	push	{r7, lr}
 8003fc6:	b084      	sub	sp, #16
 8003fc8:	af00      	add	r7, sp, #0
 8003fca:	6078      	str	r0, [r7, #4]
 8003fcc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003fce:	683b      	ldr	r3, [r7, #0]
 8003fd0:	2b00      	cmp	r3, #0
 8003fd2:	d109      	bne.n	8003fe8 <HAL_TIM_PWM_Start+0x24>
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003fda:	b2db      	uxtb	r3, r3
 8003fdc:	2b01      	cmp	r3, #1
 8003fde:	bf14      	ite	ne
 8003fe0:	2301      	movne	r3, #1
 8003fe2:	2300      	moveq	r3, #0
 8003fe4:	b2db      	uxtb	r3, r3
 8003fe6:	e022      	b.n	800402e <HAL_TIM_PWM_Start+0x6a>
 8003fe8:	683b      	ldr	r3, [r7, #0]
 8003fea:	2b04      	cmp	r3, #4
 8003fec:	d109      	bne.n	8004002 <HAL_TIM_PWM_Start+0x3e>
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8003ff4:	b2db      	uxtb	r3, r3
 8003ff6:	2b01      	cmp	r3, #1
 8003ff8:	bf14      	ite	ne
 8003ffa:	2301      	movne	r3, #1
 8003ffc:	2300      	moveq	r3, #0
 8003ffe:	b2db      	uxtb	r3, r3
 8004000:	e015      	b.n	800402e <HAL_TIM_PWM_Start+0x6a>
 8004002:	683b      	ldr	r3, [r7, #0]
 8004004:	2b08      	cmp	r3, #8
 8004006:	d109      	bne.n	800401c <HAL_TIM_PWM_Start+0x58>
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800400e:	b2db      	uxtb	r3, r3
 8004010:	2b01      	cmp	r3, #1
 8004012:	bf14      	ite	ne
 8004014:	2301      	movne	r3, #1
 8004016:	2300      	moveq	r3, #0
 8004018:	b2db      	uxtb	r3, r3
 800401a:	e008      	b.n	800402e <HAL_TIM_PWM_Start+0x6a>
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004022:	b2db      	uxtb	r3, r3
 8004024:	2b01      	cmp	r3, #1
 8004026:	bf14      	ite	ne
 8004028:	2301      	movne	r3, #1
 800402a:	2300      	moveq	r3, #0
 800402c:	b2db      	uxtb	r3, r3
 800402e:	2b00      	cmp	r3, #0
 8004030:	d001      	beq.n	8004036 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8004032:	2301      	movs	r3, #1
 8004034:	e068      	b.n	8004108 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004036:	683b      	ldr	r3, [r7, #0]
 8004038:	2b00      	cmp	r3, #0
 800403a:	d104      	bne.n	8004046 <HAL_TIM_PWM_Start+0x82>
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	2202      	movs	r2, #2
 8004040:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004044:	e013      	b.n	800406e <HAL_TIM_PWM_Start+0xaa>
 8004046:	683b      	ldr	r3, [r7, #0]
 8004048:	2b04      	cmp	r3, #4
 800404a:	d104      	bne.n	8004056 <HAL_TIM_PWM_Start+0x92>
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	2202      	movs	r2, #2
 8004050:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004054:	e00b      	b.n	800406e <HAL_TIM_PWM_Start+0xaa>
 8004056:	683b      	ldr	r3, [r7, #0]
 8004058:	2b08      	cmp	r3, #8
 800405a:	d104      	bne.n	8004066 <HAL_TIM_PWM_Start+0xa2>
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	2202      	movs	r2, #2
 8004060:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004064:	e003      	b.n	800406e <HAL_TIM_PWM_Start+0xaa>
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	2202      	movs	r2, #2
 800406a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	2201      	movs	r2, #1
 8004074:	6839      	ldr	r1, [r7, #0]
 8004076:	4618      	mov	r0, r3
 8004078:	f000 fc84 	bl	8004984 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	4a23      	ldr	r2, [pc, #140]	; (8004110 <HAL_TIM_PWM_Start+0x14c>)
 8004082:	4293      	cmp	r3, r2
 8004084:	d107      	bne.n	8004096 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004094:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	4a1d      	ldr	r2, [pc, #116]	; (8004110 <HAL_TIM_PWM_Start+0x14c>)
 800409c:	4293      	cmp	r3, r2
 800409e:	d018      	beq.n	80040d2 <HAL_TIM_PWM_Start+0x10e>
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80040a8:	d013      	beq.n	80040d2 <HAL_TIM_PWM_Start+0x10e>
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	4a19      	ldr	r2, [pc, #100]	; (8004114 <HAL_TIM_PWM_Start+0x150>)
 80040b0:	4293      	cmp	r3, r2
 80040b2:	d00e      	beq.n	80040d2 <HAL_TIM_PWM_Start+0x10e>
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	4a17      	ldr	r2, [pc, #92]	; (8004118 <HAL_TIM_PWM_Start+0x154>)
 80040ba:	4293      	cmp	r3, r2
 80040bc:	d009      	beq.n	80040d2 <HAL_TIM_PWM_Start+0x10e>
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	4a16      	ldr	r2, [pc, #88]	; (800411c <HAL_TIM_PWM_Start+0x158>)
 80040c4:	4293      	cmp	r3, r2
 80040c6:	d004      	beq.n	80040d2 <HAL_TIM_PWM_Start+0x10e>
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	4a14      	ldr	r2, [pc, #80]	; (8004120 <HAL_TIM_PWM_Start+0x15c>)
 80040ce:	4293      	cmp	r3, r2
 80040d0:	d111      	bne.n	80040f6 <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	689b      	ldr	r3, [r3, #8]
 80040d8:	f003 0307 	and.w	r3, r3, #7
 80040dc:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80040de:	68fb      	ldr	r3, [r7, #12]
 80040e0:	2b06      	cmp	r3, #6
 80040e2:	d010      	beq.n	8004106 <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	681a      	ldr	r2, [r3, #0]
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	f042 0201 	orr.w	r2, r2, #1
 80040f2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80040f4:	e007      	b.n	8004106 <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	681a      	ldr	r2, [r3, #0]
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	f042 0201 	orr.w	r2, r2, #1
 8004104:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004106:	2300      	movs	r3, #0
}
 8004108:	4618      	mov	r0, r3
 800410a:	3710      	adds	r7, #16
 800410c:	46bd      	mov	sp, r7
 800410e:	bd80      	pop	{r7, pc}
 8004110:	40010000 	.word	0x40010000
 8004114:	40000400 	.word	0x40000400
 8004118:	40000800 	.word	0x40000800
 800411c:	40000c00 	.word	0x40000c00
 8004120:	40014000 	.word	0x40014000

08004124 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004124:	b580      	push	{r7, lr}
 8004126:	b086      	sub	sp, #24
 8004128:	af00      	add	r7, sp, #0
 800412a:	60f8      	str	r0, [r7, #12]
 800412c:	60b9      	str	r1, [r7, #8]
 800412e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004130:	2300      	movs	r3, #0
 8004132:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800413a:	2b01      	cmp	r3, #1
 800413c:	d101      	bne.n	8004142 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800413e:	2302      	movs	r3, #2
 8004140:	e0ae      	b.n	80042a0 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	2201      	movs	r2, #1
 8004146:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	2b0c      	cmp	r3, #12
 800414e:	f200 809f 	bhi.w	8004290 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8004152:	a201      	add	r2, pc, #4	; (adr r2, 8004158 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004154:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004158:	0800418d 	.word	0x0800418d
 800415c:	08004291 	.word	0x08004291
 8004160:	08004291 	.word	0x08004291
 8004164:	08004291 	.word	0x08004291
 8004168:	080041cd 	.word	0x080041cd
 800416c:	08004291 	.word	0x08004291
 8004170:	08004291 	.word	0x08004291
 8004174:	08004291 	.word	0x08004291
 8004178:	0800420f 	.word	0x0800420f
 800417c:	08004291 	.word	0x08004291
 8004180:	08004291 	.word	0x08004291
 8004184:	08004291 	.word	0x08004291
 8004188:	0800424f 	.word	0x0800424f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800418c:	68fb      	ldr	r3, [r7, #12]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	68b9      	ldr	r1, [r7, #8]
 8004192:	4618      	mov	r0, r3
 8004194:	f000 f9d0 	bl	8004538 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	699a      	ldr	r2, [r3, #24]
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	f042 0208 	orr.w	r2, r2, #8
 80041a6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	699a      	ldr	r2, [r3, #24]
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	f022 0204 	bic.w	r2, r2, #4
 80041b6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80041b8:	68fb      	ldr	r3, [r7, #12]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	6999      	ldr	r1, [r3, #24]
 80041be:	68bb      	ldr	r3, [r7, #8]
 80041c0:	691a      	ldr	r2, [r3, #16]
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	430a      	orrs	r2, r1
 80041c8:	619a      	str	r2, [r3, #24]
      break;
 80041ca:	e064      	b.n	8004296 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	68b9      	ldr	r1, [r7, #8]
 80041d2:	4618      	mov	r0, r3
 80041d4:	f000 fa16 	bl	8004604 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	699a      	ldr	r2, [r3, #24]
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80041e6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	699a      	ldr	r2, [r3, #24]
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80041f6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	6999      	ldr	r1, [r3, #24]
 80041fe:	68bb      	ldr	r3, [r7, #8]
 8004200:	691b      	ldr	r3, [r3, #16]
 8004202:	021a      	lsls	r2, r3, #8
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	430a      	orrs	r2, r1
 800420a:	619a      	str	r2, [r3, #24]
      break;
 800420c:	e043      	b.n	8004296 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800420e:	68fb      	ldr	r3, [r7, #12]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	68b9      	ldr	r1, [r7, #8]
 8004214:	4618      	mov	r0, r3
 8004216:	f000 fa61 	bl	80046dc <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800421a:	68fb      	ldr	r3, [r7, #12]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	69da      	ldr	r2, [r3, #28]
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	f042 0208 	orr.w	r2, r2, #8
 8004228:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	69da      	ldr	r2, [r3, #28]
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	f022 0204 	bic.w	r2, r2, #4
 8004238:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800423a:	68fb      	ldr	r3, [r7, #12]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	69d9      	ldr	r1, [r3, #28]
 8004240:	68bb      	ldr	r3, [r7, #8]
 8004242:	691a      	ldr	r2, [r3, #16]
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	430a      	orrs	r2, r1
 800424a:	61da      	str	r2, [r3, #28]
      break;
 800424c:	e023      	b.n	8004296 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800424e:	68fb      	ldr	r3, [r7, #12]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	68b9      	ldr	r1, [r7, #8]
 8004254:	4618      	mov	r0, r3
 8004256:	f000 faab 	bl	80047b0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	69da      	ldr	r2, [r3, #28]
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004268:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	69da      	ldr	r2, [r3, #28]
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004278:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800427a:	68fb      	ldr	r3, [r7, #12]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	69d9      	ldr	r1, [r3, #28]
 8004280:	68bb      	ldr	r3, [r7, #8]
 8004282:	691b      	ldr	r3, [r3, #16]
 8004284:	021a      	lsls	r2, r3, #8
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	430a      	orrs	r2, r1
 800428c:	61da      	str	r2, [r3, #28]
      break;
 800428e:	e002      	b.n	8004296 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8004290:	2301      	movs	r3, #1
 8004292:	75fb      	strb	r3, [r7, #23]
      break;
 8004294:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004296:	68fb      	ldr	r3, [r7, #12]
 8004298:	2200      	movs	r2, #0
 800429a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800429e:	7dfb      	ldrb	r3, [r7, #23]
}
 80042a0:	4618      	mov	r0, r3
 80042a2:	3718      	adds	r7, #24
 80042a4:	46bd      	mov	sp, r7
 80042a6:	bd80      	pop	{r7, pc}

080042a8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80042a8:	b580      	push	{r7, lr}
 80042aa:	b084      	sub	sp, #16
 80042ac:	af00      	add	r7, sp, #0
 80042ae:	6078      	str	r0, [r7, #4]
 80042b0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80042b2:	2300      	movs	r3, #0
 80042b4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80042bc:	2b01      	cmp	r3, #1
 80042be:	d101      	bne.n	80042c4 <HAL_TIM_ConfigClockSource+0x1c>
 80042c0:	2302      	movs	r3, #2
 80042c2:	e0b4      	b.n	800442e <HAL_TIM_ConfigClockSource+0x186>
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	2201      	movs	r2, #1
 80042c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	2202      	movs	r2, #2
 80042d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	689b      	ldr	r3, [r3, #8]
 80042da:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80042dc:	68bb      	ldr	r3, [r7, #8]
 80042de:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80042e2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80042e4:	68bb      	ldr	r3, [r7, #8]
 80042e6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80042ea:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	68ba      	ldr	r2, [r7, #8]
 80042f2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80042f4:	683b      	ldr	r3, [r7, #0]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80042fc:	d03e      	beq.n	800437c <HAL_TIM_ConfigClockSource+0xd4>
 80042fe:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004302:	f200 8087 	bhi.w	8004414 <HAL_TIM_ConfigClockSource+0x16c>
 8004306:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800430a:	f000 8086 	beq.w	800441a <HAL_TIM_ConfigClockSource+0x172>
 800430e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004312:	d87f      	bhi.n	8004414 <HAL_TIM_ConfigClockSource+0x16c>
 8004314:	2b70      	cmp	r3, #112	; 0x70
 8004316:	d01a      	beq.n	800434e <HAL_TIM_ConfigClockSource+0xa6>
 8004318:	2b70      	cmp	r3, #112	; 0x70
 800431a:	d87b      	bhi.n	8004414 <HAL_TIM_ConfigClockSource+0x16c>
 800431c:	2b60      	cmp	r3, #96	; 0x60
 800431e:	d050      	beq.n	80043c2 <HAL_TIM_ConfigClockSource+0x11a>
 8004320:	2b60      	cmp	r3, #96	; 0x60
 8004322:	d877      	bhi.n	8004414 <HAL_TIM_ConfigClockSource+0x16c>
 8004324:	2b50      	cmp	r3, #80	; 0x50
 8004326:	d03c      	beq.n	80043a2 <HAL_TIM_ConfigClockSource+0xfa>
 8004328:	2b50      	cmp	r3, #80	; 0x50
 800432a:	d873      	bhi.n	8004414 <HAL_TIM_ConfigClockSource+0x16c>
 800432c:	2b40      	cmp	r3, #64	; 0x40
 800432e:	d058      	beq.n	80043e2 <HAL_TIM_ConfigClockSource+0x13a>
 8004330:	2b40      	cmp	r3, #64	; 0x40
 8004332:	d86f      	bhi.n	8004414 <HAL_TIM_ConfigClockSource+0x16c>
 8004334:	2b30      	cmp	r3, #48	; 0x30
 8004336:	d064      	beq.n	8004402 <HAL_TIM_ConfigClockSource+0x15a>
 8004338:	2b30      	cmp	r3, #48	; 0x30
 800433a:	d86b      	bhi.n	8004414 <HAL_TIM_ConfigClockSource+0x16c>
 800433c:	2b20      	cmp	r3, #32
 800433e:	d060      	beq.n	8004402 <HAL_TIM_ConfigClockSource+0x15a>
 8004340:	2b20      	cmp	r3, #32
 8004342:	d867      	bhi.n	8004414 <HAL_TIM_ConfigClockSource+0x16c>
 8004344:	2b00      	cmp	r3, #0
 8004346:	d05c      	beq.n	8004402 <HAL_TIM_ConfigClockSource+0x15a>
 8004348:	2b10      	cmp	r3, #16
 800434a:	d05a      	beq.n	8004402 <HAL_TIM_ConfigClockSource+0x15a>
 800434c:	e062      	b.n	8004414 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	6818      	ldr	r0, [r3, #0]
 8004352:	683b      	ldr	r3, [r7, #0]
 8004354:	6899      	ldr	r1, [r3, #8]
 8004356:	683b      	ldr	r3, [r7, #0]
 8004358:	685a      	ldr	r2, [r3, #4]
 800435a:	683b      	ldr	r3, [r7, #0]
 800435c:	68db      	ldr	r3, [r3, #12]
 800435e:	f000 faf1 	bl	8004944 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	689b      	ldr	r3, [r3, #8]
 8004368:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800436a:	68bb      	ldr	r3, [r7, #8]
 800436c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004370:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	68ba      	ldr	r2, [r7, #8]
 8004378:	609a      	str	r2, [r3, #8]
      break;
 800437a:	e04f      	b.n	800441c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	6818      	ldr	r0, [r3, #0]
 8004380:	683b      	ldr	r3, [r7, #0]
 8004382:	6899      	ldr	r1, [r3, #8]
 8004384:	683b      	ldr	r3, [r7, #0]
 8004386:	685a      	ldr	r2, [r3, #4]
 8004388:	683b      	ldr	r3, [r7, #0]
 800438a:	68db      	ldr	r3, [r3, #12]
 800438c:	f000 fada 	bl	8004944 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	689a      	ldr	r2, [r3, #8]
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800439e:	609a      	str	r2, [r3, #8]
      break;
 80043a0:	e03c      	b.n	800441c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	6818      	ldr	r0, [r3, #0]
 80043a6:	683b      	ldr	r3, [r7, #0]
 80043a8:	6859      	ldr	r1, [r3, #4]
 80043aa:	683b      	ldr	r3, [r7, #0]
 80043ac:	68db      	ldr	r3, [r3, #12]
 80043ae:	461a      	mov	r2, r3
 80043b0:	f000 fa4e 	bl	8004850 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	2150      	movs	r1, #80	; 0x50
 80043ba:	4618      	mov	r0, r3
 80043bc:	f000 faa7 	bl	800490e <TIM_ITRx_SetConfig>
      break;
 80043c0:	e02c      	b.n	800441c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	6818      	ldr	r0, [r3, #0]
 80043c6:	683b      	ldr	r3, [r7, #0]
 80043c8:	6859      	ldr	r1, [r3, #4]
 80043ca:	683b      	ldr	r3, [r7, #0]
 80043cc:	68db      	ldr	r3, [r3, #12]
 80043ce:	461a      	mov	r2, r3
 80043d0:	f000 fa6d 	bl	80048ae <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	2160      	movs	r1, #96	; 0x60
 80043da:	4618      	mov	r0, r3
 80043dc:	f000 fa97 	bl	800490e <TIM_ITRx_SetConfig>
      break;
 80043e0:	e01c      	b.n	800441c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	6818      	ldr	r0, [r3, #0]
 80043e6:	683b      	ldr	r3, [r7, #0]
 80043e8:	6859      	ldr	r1, [r3, #4]
 80043ea:	683b      	ldr	r3, [r7, #0]
 80043ec:	68db      	ldr	r3, [r3, #12]
 80043ee:	461a      	mov	r2, r3
 80043f0:	f000 fa2e 	bl	8004850 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	2140      	movs	r1, #64	; 0x40
 80043fa:	4618      	mov	r0, r3
 80043fc:	f000 fa87 	bl	800490e <TIM_ITRx_SetConfig>
      break;
 8004400:	e00c      	b.n	800441c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	681a      	ldr	r2, [r3, #0]
 8004406:	683b      	ldr	r3, [r7, #0]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	4619      	mov	r1, r3
 800440c:	4610      	mov	r0, r2
 800440e:	f000 fa7e 	bl	800490e <TIM_ITRx_SetConfig>
      break;
 8004412:	e003      	b.n	800441c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004414:	2301      	movs	r3, #1
 8004416:	73fb      	strb	r3, [r7, #15]
      break;
 8004418:	e000      	b.n	800441c <HAL_TIM_ConfigClockSource+0x174>
      break;
 800441a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	2201      	movs	r2, #1
 8004420:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	2200      	movs	r2, #0
 8004428:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800442c:	7bfb      	ldrb	r3, [r7, #15]
}
 800442e:	4618      	mov	r0, r3
 8004430:	3710      	adds	r7, #16
 8004432:	46bd      	mov	sp, r7
 8004434:	bd80      	pop	{r7, pc}
	...

08004438 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004438:	b480      	push	{r7}
 800443a:	b085      	sub	sp, #20
 800443c:	af00      	add	r7, sp, #0
 800443e:	6078      	str	r0, [r7, #4]
 8004440:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	4a34      	ldr	r2, [pc, #208]	; (800451c <TIM_Base_SetConfig+0xe4>)
 800444c:	4293      	cmp	r3, r2
 800444e:	d00f      	beq.n	8004470 <TIM_Base_SetConfig+0x38>
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004456:	d00b      	beq.n	8004470 <TIM_Base_SetConfig+0x38>
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	4a31      	ldr	r2, [pc, #196]	; (8004520 <TIM_Base_SetConfig+0xe8>)
 800445c:	4293      	cmp	r3, r2
 800445e:	d007      	beq.n	8004470 <TIM_Base_SetConfig+0x38>
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	4a30      	ldr	r2, [pc, #192]	; (8004524 <TIM_Base_SetConfig+0xec>)
 8004464:	4293      	cmp	r3, r2
 8004466:	d003      	beq.n	8004470 <TIM_Base_SetConfig+0x38>
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	4a2f      	ldr	r2, [pc, #188]	; (8004528 <TIM_Base_SetConfig+0xf0>)
 800446c:	4293      	cmp	r3, r2
 800446e:	d108      	bne.n	8004482 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004476:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004478:	683b      	ldr	r3, [r7, #0]
 800447a:	685b      	ldr	r3, [r3, #4]
 800447c:	68fa      	ldr	r2, [r7, #12]
 800447e:	4313      	orrs	r3, r2
 8004480:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	4a25      	ldr	r2, [pc, #148]	; (800451c <TIM_Base_SetConfig+0xe4>)
 8004486:	4293      	cmp	r3, r2
 8004488:	d01b      	beq.n	80044c2 <TIM_Base_SetConfig+0x8a>
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004490:	d017      	beq.n	80044c2 <TIM_Base_SetConfig+0x8a>
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	4a22      	ldr	r2, [pc, #136]	; (8004520 <TIM_Base_SetConfig+0xe8>)
 8004496:	4293      	cmp	r3, r2
 8004498:	d013      	beq.n	80044c2 <TIM_Base_SetConfig+0x8a>
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	4a21      	ldr	r2, [pc, #132]	; (8004524 <TIM_Base_SetConfig+0xec>)
 800449e:	4293      	cmp	r3, r2
 80044a0:	d00f      	beq.n	80044c2 <TIM_Base_SetConfig+0x8a>
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	4a20      	ldr	r2, [pc, #128]	; (8004528 <TIM_Base_SetConfig+0xf0>)
 80044a6:	4293      	cmp	r3, r2
 80044a8:	d00b      	beq.n	80044c2 <TIM_Base_SetConfig+0x8a>
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	4a1f      	ldr	r2, [pc, #124]	; (800452c <TIM_Base_SetConfig+0xf4>)
 80044ae:	4293      	cmp	r3, r2
 80044b0:	d007      	beq.n	80044c2 <TIM_Base_SetConfig+0x8a>
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	4a1e      	ldr	r2, [pc, #120]	; (8004530 <TIM_Base_SetConfig+0xf8>)
 80044b6:	4293      	cmp	r3, r2
 80044b8:	d003      	beq.n	80044c2 <TIM_Base_SetConfig+0x8a>
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	4a1d      	ldr	r2, [pc, #116]	; (8004534 <TIM_Base_SetConfig+0xfc>)
 80044be:	4293      	cmp	r3, r2
 80044c0:	d108      	bne.n	80044d4 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80044c8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80044ca:	683b      	ldr	r3, [r7, #0]
 80044cc:	68db      	ldr	r3, [r3, #12]
 80044ce:	68fa      	ldr	r2, [r7, #12]
 80044d0:	4313      	orrs	r3, r2
 80044d2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80044da:	683b      	ldr	r3, [r7, #0]
 80044dc:	695b      	ldr	r3, [r3, #20]
 80044de:	4313      	orrs	r3, r2
 80044e0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	68fa      	ldr	r2, [r7, #12]
 80044e6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80044e8:	683b      	ldr	r3, [r7, #0]
 80044ea:	689a      	ldr	r2, [r3, #8]
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80044f0:	683b      	ldr	r3, [r7, #0]
 80044f2:	681a      	ldr	r2, [r3, #0]
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	4a08      	ldr	r2, [pc, #32]	; (800451c <TIM_Base_SetConfig+0xe4>)
 80044fc:	4293      	cmp	r3, r2
 80044fe:	d103      	bne.n	8004508 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004500:	683b      	ldr	r3, [r7, #0]
 8004502:	691a      	ldr	r2, [r3, #16]
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	2201      	movs	r2, #1
 800450c:	615a      	str	r2, [r3, #20]
}
 800450e:	bf00      	nop
 8004510:	3714      	adds	r7, #20
 8004512:	46bd      	mov	sp, r7
 8004514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004518:	4770      	bx	lr
 800451a:	bf00      	nop
 800451c:	40010000 	.word	0x40010000
 8004520:	40000400 	.word	0x40000400
 8004524:	40000800 	.word	0x40000800
 8004528:	40000c00 	.word	0x40000c00
 800452c:	40014000 	.word	0x40014000
 8004530:	40014400 	.word	0x40014400
 8004534:	40014800 	.word	0x40014800

08004538 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004538:	b480      	push	{r7}
 800453a:	b087      	sub	sp, #28
 800453c:	af00      	add	r7, sp, #0
 800453e:	6078      	str	r0, [r7, #4]
 8004540:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	6a1b      	ldr	r3, [r3, #32]
 8004546:	f023 0201 	bic.w	r2, r3, #1
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	6a1b      	ldr	r3, [r3, #32]
 8004552:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	685b      	ldr	r3, [r3, #4]
 8004558:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	699b      	ldr	r3, [r3, #24]
 800455e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004566:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	f023 0303 	bic.w	r3, r3, #3
 800456e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004570:	683b      	ldr	r3, [r7, #0]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	68fa      	ldr	r2, [r7, #12]
 8004576:	4313      	orrs	r3, r2
 8004578:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800457a:	697b      	ldr	r3, [r7, #20]
 800457c:	f023 0302 	bic.w	r3, r3, #2
 8004580:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004582:	683b      	ldr	r3, [r7, #0]
 8004584:	689b      	ldr	r3, [r3, #8]
 8004586:	697a      	ldr	r2, [r7, #20]
 8004588:	4313      	orrs	r3, r2
 800458a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	4a1c      	ldr	r2, [pc, #112]	; (8004600 <TIM_OC1_SetConfig+0xc8>)
 8004590:	4293      	cmp	r3, r2
 8004592:	d10c      	bne.n	80045ae <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004594:	697b      	ldr	r3, [r7, #20]
 8004596:	f023 0308 	bic.w	r3, r3, #8
 800459a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800459c:	683b      	ldr	r3, [r7, #0]
 800459e:	68db      	ldr	r3, [r3, #12]
 80045a0:	697a      	ldr	r2, [r7, #20]
 80045a2:	4313      	orrs	r3, r2
 80045a4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80045a6:	697b      	ldr	r3, [r7, #20]
 80045a8:	f023 0304 	bic.w	r3, r3, #4
 80045ac:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	4a13      	ldr	r2, [pc, #76]	; (8004600 <TIM_OC1_SetConfig+0xc8>)
 80045b2:	4293      	cmp	r3, r2
 80045b4:	d111      	bne.n	80045da <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80045b6:	693b      	ldr	r3, [r7, #16]
 80045b8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80045bc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80045be:	693b      	ldr	r3, [r7, #16]
 80045c0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80045c4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80045c6:	683b      	ldr	r3, [r7, #0]
 80045c8:	695b      	ldr	r3, [r3, #20]
 80045ca:	693a      	ldr	r2, [r7, #16]
 80045cc:	4313      	orrs	r3, r2
 80045ce:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80045d0:	683b      	ldr	r3, [r7, #0]
 80045d2:	699b      	ldr	r3, [r3, #24]
 80045d4:	693a      	ldr	r2, [r7, #16]
 80045d6:	4313      	orrs	r3, r2
 80045d8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	693a      	ldr	r2, [r7, #16]
 80045de:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	68fa      	ldr	r2, [r7, #12]
 80045e4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80045e6:	683b      	ldr	r3, [r7, #0]
 80045e8:	685a      	ldr	r2, [r3, #4]
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	697a      	ldr	r2, [r7, #20]
 80045f2:	621a      	str	r2, [r3, #32]
}
 80045f4:	bf00      	nop
 80045f6:	371c      	adds	r7, #28
 80045f8:	46bd      	mov	sp, r7
 80045fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045fe:	4770      	bx	lr
 8004600:	40010000 	.word	0x40010000

08004604 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004604:	b480      	push	{r7}
 8004606:	b087      	sub	sp, #28
 8004608:	af00      	add	r7, sp, #0
 800460a:	6078      	str	r0, [r7, #4]
 800460c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	6a1b      	ldr	r3, [r3, #32]
 8004612:	f023 0210 	bic.w	r2, r3, #16
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	6a1b      	ldr	r3, [r3, #32]
 800461e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	685b      	ldr	r3, [r3, #4]
 8004624:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	699b      	ldr	r3, [r3, #24]
 800462a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004632:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800463a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800463c:	683b      	ldr	r3, [r7, #0]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	021b      	lsls	r3, r3, #8
 8004642:	68fa      	ldr	r2, [r7, #12]
 8004644:	4313      	orrs	r3, r2
 8004646:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004648:	697b      	ldr	r3, [r7, #20]
 800464a:	f023 0320 	bic.w	r3, r3, #32
 800464e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004650:	683b      	ldr	r3, [r7, #0]
 8004652:	689b      	ldr	r3, [r3, #8]
 8004654:	011b      	lsls	r3, r3, #4
 8004656:	697a      	ldr	r2, [r7, #20]
 8004658:	4313      	orrs	r3, r2
 800465a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	4a1e      	ldr	r2, [pc, #120]	; (80046d8 <TIM_OC2_SetConfig+0xd4>)
 8004660:	4293      	cmp	r3, r2
 8004662:	d10d      	bne.n	8004680 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004664:	697b      	ldr	r3, [r7, #20]
 8004666:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800466a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800466c:	683b      	ldr	r3, [r7, #0]
 800466e:	68db      	ldr	r3, [r3, #12]
 8004670:	011b      	lsls	r3, r3, #4
 8004672:	697a      	ldr	r2, [r7, #20]
 8004674:	4313      	orrs	r3, r2
 8004676:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004678:	697b      	ldr	r3, [r7, #20]
 800467a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800467e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	4a15      	ldr	r2, [pc, #84]	; (80046d8 <TIM_OC2_SetConfig+0xd4>)
 8004684:	4293      	cmp	r3, r2
 8004686:	d113      	bne.n	80046b0 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004688:	693b      	ldr	r3, [r7, #16]
 800468a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800468e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004690:	693b      	ldr	r3, [r7, #16]
 8004692:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004696:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004698:	683b      	ldr	r3, [r7, #0]
 800469a:	695b      	ldr	r3, [r3, #20]
 800469c:	009b      	lsls	r3, r3, #2
 800469e:	693a      	ldr	r2, [r7, #16]
 80046a0:	4313      	orrs	r3, r2
 80046a2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80046a4:	683b      	ldr	r3, [r7, #0]
 80046a6:	699b      	ldr	r3, [r3, #24]
 80046a8:	009b      	lsls	r3, r3, #2
 80046aa:	693a      	ldr	r2, [r7, #16]
 80046ac:	4313      	orrs	r3, r2
 80046ae:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	693a      	ldr	r2, [r7, #16]
 80046b4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	68fa      	ldr	r2, [r7, #12]
 80046ba:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80046bc:	683b      	ldr	r3, [r7, #0]
 80046be:	685a      	ldr	r2, [r3, #4]
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	697a      	ldr	r2, [r7, #20]
 80046c8:	621a      	str	r2, [r3, #32]
}
 80046ca:	bf00      	nop
 80046cc:	371c      	adds	r7, #28
 80046ce:	46bd      	mov	sp, r7
 80046d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046d4:	4770      	bx	lr
 80046d6:	bf00      	nop
 80046d8:	40010000 	.word	0x40010000

080046dc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80046dc:	b480      	push	{r7}
 80046de:	b087      	sub	sp, #28
 80046e0:	af00      	add	r7, sp, #0
 80046e2:	6078      	str	r0, [r7, #4]
 80046e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	6a1b      	ldr	r3, [r3, #32]
 80046ea:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	6a1b      	ldr	r3, [r3, #32]
 80046f6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	685b      	ldr	r3, [r3, #4]
 80046fc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	69db      	ldr	r3, [r3, #28]
 8004702:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800470a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	f023 0303 	bic.w	r3, r3, #3
 8004712:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004714:	683b      	ldr	r3, [r7, #0]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	68fa      	ldr	r2, [r7, #12]
 800471a:	4313      	orrs	r3, r2
 800471c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800471e:	697b      	ldr	r3, [r7, #20]
 8004720:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004724:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004726:	683b      	ldr	r3, [r7, #0]
 8004728:	689b      	ldr	r3, [r3, #8]
 800472a:	021b      	lsls	r3, r3, #8
 800472c:	697a      	ldr	r2, [r7, #20]
 800472e:	4313      	orrs	r3, r2
 8004730:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	4a1d      	ldr	r2, [pc, #116]	; (80047ac <TIM_OC3_SetConfig+0xd0>)
 8004736:	4293      	cmp	r3, r2
 8004738:	d10d      	bne.n	8004756 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800473a:	697b      	ldr	r3, [r7, #20]
 800473c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004740:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004742:	683b      	ldr	r3, [r7, #0]
 8004744:	68db      	ldr	r3, [r3, #12]
 8004746:	021b      	lsls	r3, r3, #8
 8004748:	697a      	ldr	r2, [r7, #20]
 800474a:	4313      	orrs	r3, r2
 800474c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800474e:	697b      	ldr	r3, [r7, #20]
 8004750:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004754:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	4a14      	ldr	r2, [pc, #80]	; (80047ac <TIM_OC3_SetConfig+0xd0>)
 800475a:	4293      	cmp	r3, r2
 800475c:	d113      	bne.n	8004786 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800475e:	693b      	ldr	r3, [r7, #16]
 8004760:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004764:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004766:	693b      	ldr	r3, [r7, #16]
 8004768:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800476c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800476e:	683b      	ldr	r3, [r7, #0]
 8004770:	695b      	ldr	r3, [r3, #20]
 8004772:	011b      	lsls	r3, r3, #4
 8004774:	693a      	ldr	r2, [r7, #16]
 8004776:	4313      	orrs	r3, r2
 8004778:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800477a:	683b      	ldr	r3, [r7, #0]
 800477c:	699b      	ldr	r3, [r3, #24]
 800477e:	011b      	lsls	r3, r3, #4
 8004780:	693a      	ldr	r2, [r7, #16]
 8004782:	4313      	orrs	r3, r2
 8004784:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	693a      	ldr	r2, [r7, #16]
 800478a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	68fa      	ldr	r2, [r7, #12]
 8004790:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004792:	683b      	ldr	r3, [r7, #0]
 8004794:	685a      	ldr	r2, [r3, #4]
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	697a      	ldr	r2, [r7, #20]
 800479e:	621a      	str	r2, [r3, #32]
}
 80047a0:	bf00      	nop
 80047a2:	371c      	adds	r7, #28
 80047a4:	46bd      	mov	sp, r7
 80047a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047aa:	4770      	bx	lr
 80047ac:	40010000 	.word	0x40010000

080047b0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80047b0:	b480      	push	{r7}
 80047b2:	b087      	sub	sp, #28
 80047b4:	af00      	add	r7, sp, #0
 80047b6:	6078      	str	r0, [r7, #4]
 80047b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	6a1b      	ldr	r3, [r3, #32]
 80047be:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	6a1b      	ldr	r3, [r3, #32]
 80047ca:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	685b      	ldr	r3, [r3, #4]
 80047d0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	69db      	ldr	r3, [r3, #28]
 80047d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80047de:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80047e0:	68fb      	ldr	r3, [r7, #12]
 80047e2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80047e6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80047e8:	683b      	ldr	r3, [r7, #0]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	021b      	lsls	r3, r3, #8
 80047ee:	68fa      	ldr	r2, [r7, #12]
 80047f0:	4313      	orrs	r3, r2
 80047f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80047f4:	693b      	ldr	r3, [r7, #16]
 80047f6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80047fa:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80047fc:	683b      	ldr	r3, [r7, #0]
 80047fe:	689b      	ldr	r3, [r3, #8]
 8004800:	031b      	lsls	r3, r3, #12
 8004802:	693a      	ldr	r2, [r7, #16]
 8004804:	4313      	orrs	r3, r2
 8004806:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	4a10      	ldr	r2, [pc, #64]	; (800484c <TIM_OC4_SetConfig+0x9c>)
 800480c:	4293      	cmp	r3, r2
 800480e:	d109      	bne.n	8004824 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004810:	697b      	ldr	r3, [r7, #20]
 8004812:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004816:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004818:	683b      	ldr	r3, [r7, #0]
 800481a:	695b      	ldr	r3, [r3, #20]
 800481c:	019b      	lsls	r3, r3, #6
 800481e:	697a      	ldr	r2, [r7, #20]
 8004820:	4313      	orrs	r3, r2
 8004822:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	697a      	ldr	r2, [r7, #20]
 8004828:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	68fa      	ldr	r2, [r7, #12]
 800482e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004830:	683b      	ldr	r3, [r7, #0]
 8004832:	685a      	ldr	r2, [r3, #4]
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	693a      	ldr	r2, [r7, #16]
 800483c:	621a      	str	r2, [r3, #32]
}
 800483e:	bf00      	nop
 8004840:	371c      	adds	r7, #28
 8004842:	46bd      	mov	sp, r7
 8004844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004848:	4770      	bx	lr
 800484a:	bf00      	nop
 800484c:	40010000 	.word	0x40010000

08004850 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004850:	b480      	push	{r7}
 8004852:	b087      	sub	sp, #28
 8004854:	af00      	add	r7, sp, #0
 8004856:	60f8      	str	r0, [r7, #12]
 8004858:	60b9      	str	r1, [r7, #8]
 800485a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800485c:	68fb      	ldr	r3, [r7, #12]
 800485e:	6a1b      	ldr	r3, [r3, #32]
 8004860:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	6a1b      	ldr	r3, [r3, #32]
 8004866:	f023 0201 	bic.w	r2, r3, #1
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800486e:	68fb      	ldr	r3, [r7, #12]
 8004870:	699b      	ldr	r3, [r3, #24]
 8004872:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004874:	693b      	ldr	r3, [r7, #16]
 8004876:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800487a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	011b      	lsls	r3, r3, #4
 8004880:	693a      	ldr	r2, [r7, #16]
 8004882:	4313      	orrs	r3, r2
 8004884:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004886:	697b      	ldr	r3, [r7, #20]
 8004888:	f023 030a 	bic.w	r3, r3, #10
 800488c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800488e:	697a      	ldr	r2, [r7, #20]
 8004890:	68bb      	ldr	r3, [r7, #8]
 8004892:	4313      	orrs	r3, r2
 8004894:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004896:	68fb      	ldr	r3, [r7, #12]
 8004898:	693a      	ldr	r2, [r7, #16]
 800489a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	697a      	ldr	r2, [r7, #20]
 80048a0:	621a      	str	r2, [r3, #32]
}
 80048a2:	bf00      	nop
 80048a4:	371c      	adds	r7, #28
 80048a6:	46bd      	mov	sp, r7
 80048a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048ac:	4770      	bx	lr

080048ae <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80048ae:	b480      	push	{r7}
 80048b0:	b087      	sub	sp, #28
 80048b2:	af00      	add	r7, sp, #0
 80048b4:	60f8      	str	r0, [r7, #12]
 80048b6:	60b9      	str	r1, [r7, #8]
 80048b8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	6a1b      	ldr	r3, [r3, #32]
 80048be:	f023 0210 	bic.w	r2, r3, #16
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	699b      	ldr	r3, [r3, #24]
 80048ca:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80048cc:	68fb      	ldr	r3, [r7, #12]
 80048ce:	6a1b      	ldr	r3, [r3, #32]
 80048d0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80048d2:	697b      	ldr	r3, [r7, #20]
 80048d4:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80048d8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	031b      	lsls	r3, r3, #12
 80048de:	697a      	ldr	r2, [r7, #20]
 80048e0:	4313      	orrs	r3, r2
 80048e2:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80048e4:	693b      	ldr	r3, [r7, #16]
 80048e6:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80048ea:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80048ec:	68bb      	ldr	r3, [r7, #8]
 80048ee:	011b      	lsls	r3, r3, #4
 80048f0:	693a      	ldr	r2, [r7, #16]
 80048f2:	4313      	orrs	r3, r2
 80048f4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	697a      	ldr	r2, [r7, #20]
 80048fa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	693a      	ldr	r2, [r7, #16]
 8004900:	621a      	str	r2, [r3, #32]
}
 8004902:	bf00      	nop
 8004904:	371c      	adds	r7, #28
 8004906:	46bd      	mov	sp, r7
 8004908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800490c:	4770      	bx	lr

0800490e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800490e:	b480      	push	{r7}
 8004910:	b085      	sub	sp, #20
 8004912:	af00      	add	r7, sp, #0
 8004914:	6078      	str	r0, [r7, #4]
 8004916:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	689b      	ldr	r3, [r3, #8]
 800491c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800491e:	68fb      	ldr	r3, [r7, #12]
 8004920:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004924:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004926:	683a      	ldr	r2, [r7, #0]
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	4313      	orrs	r3, r2
 800492c:	f043 0307 	orr.w	r3, r3, #7
 8004930:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	68fa      	ldr	r2, [r7, #12]
 8004936:	609a      	str	r2, [r3, #8]
}
 8004938:	bf00      	nop
 800493a:	3714      	adds	r7, #20
 800493c:	46bd      	mov	sp, r7
 800493e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004942:	4770      	bx	lr

08004944 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004944:	b480      	push	{r7}
 8004946:	b087      	sub	sp, #28
 8004948:	af00      	add	r7, sp, #0
 800494a:	60f8      	str	r0, [r7, #12]
 800494c:	60b9      	str	r1, [r7, #8]
 800494e:	607a      	str	r2, [r7, #4]
 8004950:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	689b      	ldr	r3, [r3, #8]
 8004956:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004958:	697b      	ldr	r3, [r7, #20]
 800495a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800495e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004960:	683b      	ldr	r3, [r7, #0]
 8004962:	021a      	lsls	r2, r3, #8
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	431a      	orrs	r2, r3
 8004968:	68bb      	ldr	r3, [r7, #8]
 800496a:	4313      	orrs	r3, r2
 800496c:	697a      	ldr	r2, [r7, #20]
 800496e:	4313      	orrs	r3, r2
 8004970:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004972:	68fb      	ldr	r3, [r7, #12]
 8004974:	697a      	ldr	r2, [r7, #20]
 8004976:	609a      	str	r2, [r3, #8]
}
 8004978:	bf00      	nop
 800497a:	371c      	adds	r7, #28
 800497c:	46bd      	mov	sp, r7
 800497e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004982:	4770      	bx	lr

08004984 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004984:	b480      	push	{r7}
 8004986:	b087      	sub	sp, #28
 8004988:	af00      	add	r7, sp, #0
 800498a:	60f8      	str	r0, [r7, #12]
 800498c:	60b9      	str	r1, [r7, #8]
 800498e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004990:	68bb      	ldr	r3, [r7, #8]
 8004992:	f003 031f 	and.w	r3, r3, #31
 8004996:	2201      	movs	r2, #1
 8004998:	fa02 f303 	lsl.w	r3, r2, r3
 800499c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	6a1a      	ldr	r2, [r3, #32]
 80049a2:	697b      	ldr	r3, [r7, #20]
 80049a4:	43db      	mvns	r3, r3
 80049a6:	401a      	ands	r2, r3
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	6a1a      	ldr	r2, [r3, #32]
 80049b0:	68bb      	ldr	r3, [r7, #8]
 80049b2:	f003 031f 	and.w	r3, r3, #31
 80049b6:	6879      	ldr	r1, [r7, #4]
 80049b8:	fa01 f303 	lsl.w	r3, r1, r3
 80049bc:	431a      	orrs	r2, r3
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	621a      	str	r2, [r3, #32]
}
 80049c2:	bf00      	nop
 80049c4:	371c      	adds	r7, #28
 80049c6:	46bd      	mov	sp, r7
 80049c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049cc:	4770      	bx	lr
	...

080049d0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80049d0:	b480      	push	{r7}
 80049d2:	b085      	sub	sp, #20
 80049d4:	af00      	add	r7, sp, #0
 80049d6:	6078      	str	r0, [r7, #4]
 80049d8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80049e0:	2b01      	cmp	r3, #1
 80049e2:	d101      	bne.n	80049e8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80049e4:	2302      	movs	r3, #2
 80049e6:	e050      	b.n	8004a8a <HAL_TIMEx_MasterConfigSynchronization+0xba>
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	2201      	movs	r2, #1
 80049ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	2202      	movs	r2, #2
 80049f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	685b      	ldr	r3, [r3, #4]
 80049fe:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	689b      	ldr	r3, [r3, #8]
 8004a06:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004a0e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004a10:	683b      	ldr	r3, [r7, #0]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	68fa      	ldr	r2, [r7, #12]
 8004a16:	4313      	orrs	r3, r2
 8004a18:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	68fa      	ldr	r2, [r7, #12]
 8004a20:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	4a1c      	ldr	r2, [pc, #112]	; (8004a98 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8004a28:	4293      	cmp	r3, r2
 8004a2a:	d018      	beq.n	8004a5e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004a34:	d013      	beq.n	8004a5e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	4a18      	ldr	r2, [pc, #96]	; (8004a9c <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8004a3c:	4293      	cmp	r3, r2
 8004a3e:	d00e      	beq.n	8004a5e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	4a16      	ldr	r2, [pc, #88]	; (8004aa0 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8004a46:	4293      	cmp	r3, r2
 8004a48:	d009      	beq.n	8004a5e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	4a15      	ldr	r2, [pc, #84]	; (8004aa4 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8004a50:	4293      	cmp	r3, r2
 8004a52:	d004      	beq.n	8004a5e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	4a13      	ldr	r2, [pc, #76]	; (8004aa8 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8004a5a:	4293      	cmp	r3, r2
 8004a5c:	d10c      	bne.n	8004a78 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004a5e:	68bb      	ldr	r3, [r7, #8]
 8004a60:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004a64:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004a66:	683b      	ldr	r3, [r7, #0]
 8004a68:	685b      	ldr	r3, [r3, #4]
 8004a6a:	68ba      	ldr	r2, [r7, #8]
 8004a6c:	4313      	orrs	r3, r2
 8004a6e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	68ba      	ldr	r2, [r7, #8]
 8004a76:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	2201      	movs	r2, #1
 8004a7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	2200      	movs	r2, #0
 8004a84:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004a88:	2300      	movs	r3, #0
}
 8004a8a:	4618      	mov	r0, r3
 8004a8c:	3714      	adds	r7, #20
 8004a8e:	46bd      	mov	sp, r7
 8004a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a94:	4770      	bx	lr
 8004a96:	bf00      	nop
 8004a98:	40010000 	.word	0x40010000
 8004a9c:	40000400 	.word	0x40000400
 8004aa0:	40000800 	.word	0x40000800
 8004aa4:	40000c00 	.word	0x40000c00
 8004aa8:	40014000 	.word	0x40014000

08004aac <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8004aac:	b480      	push	{r7}
 8004aae:	b085      	sub	sp, #20
 8004ab0:	af00      	add	r7, sp, #0
 8004ab2:	6078      	str	r0, [r7, #4]
 8004ab4:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8004ab6:	2300      	movs	r3, #0
 8004ab8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004ac0:	2b01      	cmp	r3, #1
 8004ac2:	d101      	bne.n	8004ac8 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8004ac4:	2302      	movs	r3, #2
 8004ac6:	e03d      	b.n	8004b44 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	2201      	movs	r2, #1
 8004acc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8004ad6:	683b      	ldr	r3, [r7, #0]
 8004ad8:	68db      	ldr	r3, [r3, #12]
 8004ada:	4313      	orrs	r3, r2
 8004adc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8004ade:	68fb      	ldr	r3, [r7, #12]
 8004ae0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004ae4:	683b      	ldr	r3, [r7, #0]
 8004ae6:	689b      	ldr	r3, [r3, #8]
 8004ae8:	4313      	orrs	r3, r2
 8004aea:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8004af2:	683b      	ldr	r3, [r7, #0]
 8004af4:	685b      	ldr	r3, [r3, #4]
 8004af6:	4313      	orrs	r3, r2
 8004af8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8004afa:	68fb      	ldr	r3, [r7, #12]
 8004afc:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8004b00:	683b      	ldr	r3, [r7, #0]
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	4313      	orrs	r3, r2
 8004b06:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004b0e:	683b      	ldr	r3, [r7, #0]
 8004b10:	691b      	ldr	r3, [r3, #16]
 8004b12:	4313      	orrs	r3, r2
 8004b14:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8004b1c:	683b      	ldr	r3, [r7, #0]
 8004b1e:	695b      	ldr	r3, [r3, #20]
 8004b20:	4313      	orrs	r3, r2
 8004b22:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8004b2a:	683b      	ldr	r3, [r7, #0]
 8004b2c:	69db      	ldr	r3, [r3, #28]
 8004b2e:	4313      	orrs	r3, r2
 8004b30:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	68fa      	ldr	r2, [r7, #12]
 8004b38:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	2200      	movs	r2, #0
 8004b3e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004b42:	2300      	movs	r3, #0
}
 8004b44:	4618      	mov	r0, r3
 8004b46:	3714      	adds	r7, #20
 8004b48:	46bd      	mov	sp, r7
 8004b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b4e:	4770      	bx	lr

08004b50 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004b50:	b580      	push	{r7, lr}
 8004b52:	b082      	sub	sp, #8
 8004b54:	af00      	add	r7, sp, #0
 8004b56:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	2b00      	cmp	r3, #0
 8004b5c:	d101      	bne.n	8004b62 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004b5e:	2301      	movs	r3, #1
 8004b60:	e03f      	b.n	8004be2 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004b68:	b2db      	uxtb	r3, r3
 8004b6a:	2b00      	cmp	r3, #0
 8004b6c:	d106      	bne.n	8004b7c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	2200      	movs	r2, #0
 8004b72:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004b76:	6878      	ldr	r0, [r7, #4]
 8004b78:	f7fc ffd8 	bl	8001b2c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	2224      	movs	r2, #36	; 0x24
 8004b80:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	68da      	ldr	r2, [r3, #12]
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004b92:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004b94:	6878      	ldr	r0, [r7, #4]
 8004b96:	f000 f929 	bl	8004dec <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	691a      	ldr	r2, [r3, #16]
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004ba8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	695a      	ldr	r2, [r3, #20]
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004bb8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	68da      	ldr	r2, [r3, #12]
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004bc8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	2200      	movs	r2, #0
 8004bce:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	2220      	movs	r2, #32
 8004bd4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	2220      	movs	r2, #32
 8004bdc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004be0:	2300      	movs	r3, #0
}
 8004be2:	4618      	mov	r0, r3
 8004be4:	3708      	adds	r7, #8
 8004be6:	46bd      	mov	sp, r7
 8004be8:	bd80      	pop	{r7, pc}

08004bea <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004bea:	b580      	push	{r7, lr}
 8004bec:	b08a      	sub	sp, #40	; 0x28
 8004bee:	af02      	add	r7, sp, #8
 8004bf0:	60f8      	str	r0, [r7, #12]
 8004bf2:	60b9      	str	r1, [r7, #8]
 8004bf4:	603b      	str	r3, [r7, #0]
 8004bf6:	4613      	mov	r3, r2
 8004bf8:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004bfa:	2300      	movs	r3, #0
 8004bfc:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004c04:	b2db      	uxtb	r3, r3
 8004c06:	2b20      	cmp	r3, #32
 8004c08:	d17c      	bne.n	8004d04 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8004c0a:	68bb      	ldr	r3, [r7, #8]
 8004c0c:	2b00      	cmp	r3, #0
 8004c0e:	d002      	beq.n	8004c16 <HAL_UART_Transmit+0x2c>
 8004c10:	88fb      	ldrh	r3, [r7, #6]
 8004c12:	2b00      	cmp	r3, #0
 8004c14:	d101      	bne.n	8004c1a <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004c16:	2301      	movs	r3, #1
 8004c18:	e075      	b.n	8004d06 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004c20:	2b01      	cmp	r3, #1
 8004c22:	d101      	bne.n	8004c28 <HAL_UART_Transmit+0x3e>
 8004c24:	2302      	movs	r3, #2
 8004c26:	e06e      	b.n	8004d06 <HAL_UART_Transmit+0x11c>
 8004c28:	68fb      	ldr	r3, [r7, #12]
 8004c2a:	2201      	movs	r2, #1
 8004c2c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	2200      	movs	r2, #0
 8004c34:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004c36:	68fb      	ldr	r3, [r7, #12]
 8004c38:	2221      	movs	r2, #33	; 0x21
 8004c3a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004c3e:	f7fd f963 	bl	8001f08 <HAL_GetTick>
 8004c42:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	88fa      	ldrh	r2, [r7, #6]
 8004c48:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8004c4a:	68fb      	ldr	r3, [r7, #12]
 8004c4c:	88fa      	ldrh	r2, [r7, #6]
 8004c4e:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	689b      	ldr	r3, [r3, #8]
 8004c54:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004c58:	d108      	bne.n	8004c6c <HAL_UART_Transmit+0x82>
 8004c5a:	68fb      	ldr	r3, [r7, #12]
 8004c5c:	691b      	ldr	r3, [r3, #16]
 8004c5e:	2b00      	cmp	r3, #0
 8004c60:	d104      	bne.n	8004c6c <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8004c62:	2300      	movs	r3, #0
 8004c64:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004c66:	68bb      	ldr	r3, [r7, #8]
 8004c68:	61bb      	str	r3, [r7, #24]
 8004c6a:	e003      	b.n	8004c74 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8004c6c:	68bb      	ldr	r3, [r7, #8]
 8004c6e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004c70:	2300      	movs	r3, #0
 8004c72:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	2200      	movs	r2, #0
 8004c78:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8004c7c:	e02a      	b.n	8004cd4 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004c7e:	683b      	ldr	r3, [r7, #0]
 8004c80:	9300      	str	r3, [sp, #0]
 8004c82:	697b      	ldr	r3, [r7, #20]
 8004c84:	2200      	movs	r2, #0
 8004c86:	2180      	movs	r1, #128	; 0x80
 8004c88:	68f8      	ldr	r0, [r7, #12]
 8004c8a:	f000 f840 	bl	8004d0e <UART_WaitOnFlagUntilTimeout>
 8004c8e:	4603      	mov	r3, r0
 8004c90:	2b00      	cmp	r3, #0
 8004c92:	d001      	beq.n	8004c98 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8004c94:	2303      	movs	r3, #3
 8004c96:	e036      	b.n	8004d06 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8004c98:	69fb      	ldr	r3, [r7, #28]
 8004c9a:	2b00      	cmp	r3, #0
 8004c9c:	d10b      	bne.n	8004cb6 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004c9e:	69bb      	ldr	r3, [r7, #24]
 8004ca0:	881b      	ldrh	r3, [r3, #0]
 8004ca2:	461a      	mov	r2, r3
 8004ca4:	68fb      	ldr	r3, [r7, #12]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004cac:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004cae:	69bb      	ldr	r3, [r7, #24]
 8004cb0:	3302      	adds	r3, #2
 8004cb2:	61bb      	str	r3, [r7, #24]
 8004cb4:	e007      	b.n	8004cc6 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004cb6:	69fb      	ldr	r3, [r7, #28]
 8004cb8:	781a      	ldrb	r2, [r3, #0]
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004cc0:	69fb      	ldr	r3, [r7, #28]
 8004cc2:	3301      	adds	r3, #1
 8004cc4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004cc6:	68fb      	ldr	r3, [r7, #12]
 8004cc8:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004cca:	b29b      	uxth	r3, r3
 8004ccc:	3b01      	subs	r3, #1
 8004cce:	b29a      	uxth	r2, r3
 8004cd0:	68fb      	ldr	r3, [r7, #12]
 8004cd2:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004cd8:	b29b      	uxth	r3, r3
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	d1cf      	bne.n	8004c7e <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004cde:	683b      	ldr	r3, [r7, #0]
 8004ce0:	9300      	str	r3, [sp, #0]
 8004ce2:	697b      	ldr	r3, [r7, #20]
 8004ce4:	2200      	movs	r2, #0
 8004ce6:	2140      	movs	r1, #64	; 0x40
 8004ce8:	68f8      	ldr	r0, [r7, #12]
 8004cea:	f000 f810 	bl	8004d0e <UART_WaitOnFlagUntilTimeout>
 8004cee:	4603      	mov	r3, r0
 8004cf0:	2b00      	cmp	r3, #0
 8004cf2:	d001      	beq.n	8004cf8 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8004cf4:	2303      	movs	r3, #3
 8004cf6:	e006      	b.n	8004d06 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	2220      	movs	r2, #32
 8004cfc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8004d00:	2300      	movs	r3, #0
 8004d02:	e000      	b.n	8004d06 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8004d04:	2302      	movs	r3, #2
  }
}
 8004d06:	4618      	mov	r0, r3
 8004d08:	3720      	adds	r7, #32
 8004d0a:	46bd      	mov	sp, r7
 8004d0c:	bd80      	pop	{r7, pc}

08004d0e <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8004d0e:	b580      	push	{r7, lr}
 8004d10:	b090      	sub	sp, #64	; 0x40
 8004d12:	af00      	add	r7, sp, #0
 8004d14:	60f8      	str	r0, [r7, #12]
 8004d16:	60b9      	str	r1, [r7, #8]
 8004d18:	603b      	str	r3, [r7, #0]
 8004d1a:	4613      	mov	r3, r2
 8004d1c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004d1e:	e050      	b.n	8004dc2 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004d20:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004d22:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004d26:	d04c      	beq.n	8004dc2 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8004d28:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004d2a:	2b00      	cmp	r3, #0
 8004d2c:	d007      	beq.n	8004d3e <UART_WaitOnFlagUntilTimeout+0x30>
 8004d2e:	f7fd f8eb 	bl	8001f08 <HAL_GetTick>
 8004d32:	4602      	mov	r2, r0
 8004d34:	683b      	ldr	r3, [r7, #0]
 8004d36:	1ad3      	subs	r3, r2, r3
 8004d38:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004d3a:	429a      	cmp	r2, r3
 8004d3c:	d241      	bcs.n	8004dc2 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004d3e:	68fb      	ldr	r3, [r7, #12]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	330c      	adds	r3, #12
 8004d44:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d46:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d48:	e853 3f00 	ldrex	r3, [r3]
 8004d4c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004d4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d50:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8004d54:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004d56:	68fb      	ldr	r3, [r7, #12]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	330c      	adds	r3, #12
 8004d5c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004d5e:	637a      	str	r2, [r7, #52]	; 0x34
 8004d60:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d62:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004d64:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004d66:	e841 2300 	strex	r3, r2, [r1]
 8004d6a:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8004d6c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d6e:	2b00      	cmp	r3, #0
 8004d70:	d1e5      	bne.n	8004d3e <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004d72:	68fb      	ldr	r3, [r7, #12]
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	3314      	adds	r3, #20
 8004d78:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d7a:	697b      	ldr	r3, [r7, #20]
 8004d7c:	e853 3f00 	ldrex	r3, [r3]
 8004d80:	613b      	str	r3, [r7, #16]
   return(result);
 8004d82:	693b      	ldr	r3, [r7, #16]
 8004d84:	f023 0301 	bic.w	r3, r3, #1
 8004d88:	63bb      	str	r3, [r7, #56]	; 0x38
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	3314      	adds	r3, #20
 8004d90:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004d92:	623a      	str	r2, [r7, #32]
 8004d94:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d96:	69f9      	ldr	r1, [r7, #28]
 8004d98:	6a3a      	ldr	r2, [r7, #32]
 8004d9a:	e841 2300 	strex	r3, r2, [r1]
 8004d9e:	61bb      	str	r3, [r7, #24]
   return(result);
 8004da0:	69bb      	ldr	r3, [r7, #24]
 8004da2:	2b00      	cmp	r3, #0
 8004da4:	d1e5      	bne.n	8004d72 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	2220      	movs	r2, #32
 8004daa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8004dae:	68fb      	ldr	r3, [r7, #12]
 8004db0:	2220      	movs	r2, #32
 8004db2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	2200      	movs	r2, #0
 8004dba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8004dbe:	2303      	movs	r3, #3
 8004dc0:	e00f      	b.n	8004de2 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	681a      	ldr	r2, [r3, #0]
 8004dc8:	68bb      	ldr	r3, [r7, #8]
 8004dca:	4013      	ands	r3, r2
 8004dcc:	68ba      	ldr	r2, [r7, #8]
 8004dce:	429a      	cmp	r2, r3
 8004dd0:	bf0c      	ite	eq
 8004dd2:	2301      	moveq	r3, #1
 8004dd4:	2300      	movne	r3, #0
 8004dd6:	b2db      	uxtb	r3, r3
 8004dd8:	461a      	mov	r2, r3
 8004dda:	79fb      	ldrb	r3, [r7, #7]
 8004ddc:	429a      	cmp	r2, r3
 8004dde:	d09f      	beq.n	8004d20 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004de0:	2300      	movs	r3, #0
}
 8004de2:	4618      	mov	r0, r3
 8004de4:	3740      	adds	r7, #64	; 0x40
 8004de6:	46bd      	mov	sp, r7
 8004de8:	bd80      	pop	{r7, pc}
	...

08004dec <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004dec:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004df0:	b0c0      	sub	sp, #256	; 0x100
 8004df2:	af00      	add	r7, sp, #0
 8004df4:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004df8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	691b      	ldr	r3, [r3, #16]
 8004e00:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8004e04:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004e08:	68d9      	ldr	r1, [r3, #12]
 8004e0a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004e0e:	681a      	ldr	r2, [r3, #0]
 8004e10:	ea40 0301 	orr.w	r3, r0, r1
 8004e14:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004e16:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004e1a:	689a      	ldr	r2, [r3, #8]
 8004e1c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004e20:	691b      	ldr	r3, [r3, #16]
 8004e22:	431a      	orrs	r2, r3
 8004e24:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004e28:	695b      	ldr	r3, [r3, #20]
 8004e2a:	431a      	orrs	r2, r3
 8004e2c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004e30:	69db      	ldr	r3, [r3, #28]
 8004e32:	4313      	orrs	r3, r2
 8004e34:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8004e38:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	68db      	ldr	r3, [r3, #12]
 8004e40:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8004e44:	f021 010c 	bic.w	r1, r1, #12
 8004e48:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004e4c:	681a      	ldr	r2, [r3, #0]
 8004e4e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8004e52:	430b      	orrs	r3, r1
 8004e54:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004e56:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	695b      	ldr	r3, [r3, #20]
 8004e5e:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8004e62:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004e66:	6999      	ldr	r1, [r3, #24]
 8004e68:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004e6c:	681a      	ldr	r2, [r3, #0]
 8004e6e:	ea40 0301 	orr.w	r3, r0, r1
 8004e72:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004e74:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004e78:	681a      	ldr	r2, [r3, #0]
 8004e7a:	4b8f      	ldr	r3, [pc, #572]	; (80050b8 <UART_SetConfig+0x2cc>)
 8004e7c:	429a      	cmp	r2, r3
 8004e7e:	d005      	beq.n	8004e8c <UART_SetConfig+0xa0>
 8004e80:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004e84:	681a      	ldr	r2, [r3, #0]
 8004e86:	4b8d      	ldr	r3, [pc, #564]	; (80050bc <UART_SetConfig+0x2d0>)
 8004e88:	429a      	cmp	r2, r3
 8004e8a:	d104      	bne.n	8004e96 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004e8c:	f7fe ffde 	bl	8003e4c <HAL_RCC_GetPCLK2Freq>
 8004e90:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8004e94:	e003      	b.n	8004e9e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8004e96:	f7fe ffc5 	bl	8003e24 <HAL_RCC_GetPCLK1Freq>
 8004e9a:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004e9e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004ea2:	69db      	ldr	r3, [r3, #28]
 8004ea4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004ea8:	f040 810c 	bne.w	80050c4 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004eac:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004eb0:	2200      	movs	r2, #0
 8004eb2:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8004eb6:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8004eba:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8004ebe:	4622      	mov	r2, r4
 8004ec0:	462b      	mov	r3, r5
 8004ec2:	1891      	adds	r1, r2, r2
 8004ec4:	65b9      	str	r1, [r7, #88]	; 0x58
 8004ec6:	415b      	adcs	r3, r3
 8004ec8:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004eca:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8004ece:	4621      	mov	r1, r4
 8004ed0:	eb12 0801 	adds.w	r8, r2, r1
 8004ed4:	4629      	mov	r1, r5
 8004ed6:	eb43 0901 	adc.w	r9, r3, r1
 8004eda:	f04f 0200 	mov.w	r2, #0
 8004ede:	f04f 0300 	mov.w	r3, #0
 8004ee2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004ee6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004eea:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004eee:	4690      	mov	r8, r2
 8004ef0:	4699      	mov	r9, r3
 8004ef2:	4623      	mov	r3, r4
 8004ef4:	eb18 0303 	adds.w	r3, r8, r3
 8004ef8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8004efc:	462b      	mov	r3, r5
 8004efe:	eb49 0303 	adc.w	r3, r9, r3
 8004f02:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8004f06:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004f0a:	685b      	ldr	r3, [r3, #4]
 8004f0c:	2200      	movs	r2, #0
 8004f0e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8004f12:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8004f16:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8004f1a:	460b      	mov	r3, r1
 8004f1c:	18db      	adds	r3, r3, r3
 8004f1e:	653b      	str	r3, [r7, #80]	; 0x50
 8004f20:	4613      	mov	r3, r2
 8004f22:	eb42 0303 	adc.w	r3, r2, r3
 8004f26:	657b      	str	r3, [r7, #84]	; 0x54
 8004f28:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8004f2c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8004f30:	f7fb fe42 	bl	8000bb8 <__aeabi_uldivmod>
 8004f34:	4602      	mov	r2, r0
 8004f36:	460b      	mov	r3, r1
 8004f38:	4b61      	ldr	r3, [pc, #388]	; (80050c0 <UART_SetConfig+0x2d4>)
 8004f3a:	fba3 2302 	umull	r2, r3, r3, r2
 8004f3e:	095b      	lsrs	r3, r3, #5
 8004f40:	011c      	lsls	r4, r3, #4
 8004f42:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004f46:	2200      	movs	r2, #0
 8004f48:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8004f4c:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8004f50:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8004f54:	4642      	mov	r2, r8
 8004f56:	464b      	mov	r3, r9
 8004f58:	1891      	adds	r1, r2, r2
 8004f5a:	64b9      	str	r1, [r7, #72]	; 0x48
 8004f5c:	415b      	adcs	r3, r3
 8004f5e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004f60:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8004f64:	4641      	mov	r1, r8
 8004f66:	eb12 0a01 	adds.w	sl, r2, r1
 8004f6a:	4649      	mov	r1, r9
 8004f6c:	eb43 0b01 	adc.w	fp, r3, r1
 8004f70:	f04f 0200 	mov.w	r2, #0
 8004f74:	f04f 0300 	mov.w	r3, #0
 8004f78:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004f7c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004f80:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004f84:	4692      	mov	sl, r2
 8004f86:	469b      	mov	fp, r3
 8004f88:	4643      	mov	r3, r8
 8004f8a:	eb1a 0303 	adds.w	r3, sl, r3
 8004f8e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8004f92:	464b      	mov	r3, r9
 8004f94:	eb4b 0303 	adc.w	r3, fp, r3
 8004f98:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8004f9c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004fa0:	685b      	ldr	r3, [r3, #4]
 8004fa2:	2200      	movs	r2, #0
 8004fa4:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8004fa8:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8004fac:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8004fb0:	460b      	mov	r3, r1
 8004fb2:	18db      	adds	r3, r3, r3
 8004fb4:	643b      	str	r3, [r7, #64]	; 0x40
 8004fb6:	4613      	mov	r3, r2
 8004fb8:	eb42 0303 	adc.w	r3, r2, r3
 8004fbc:	647b      	str	r3, [r7, #68]	; 0x44
 8004fbe:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8004fc2:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8004fc6:	f7fb fdf7 	bl	8000bb8 <__aeabi_uldivmod>
 8004fca:	4602      	mov	r2, r0
 8004fcc:	460b      	mov	r3, r1
 8004fce:	4611      	mov	r1, r2
 8004fd0:	4b3b      	ldr	r3, [pc, #236]	; (80050c0 <UART_SetConfig+0x2d4>)
 8004fd2:	fba3 2301 	umull	r2, r3, r3, r1
 8004fd6:	095b      	lsrs	r3, r3, #5
 8004fd8:	2264      	movs	r2, #100	; 0x64
 8004fda:	fb02 f303 	mul.w	r3, r2, r3
 8004fde:	1acb      	subs	r3, r1, r3
 8004fe0:	00db      	lsls	r3, r3, #3
 8004fe2:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8004fe6:	4b36      	ldr	r3, [pc, #216]	; (80050c0 <UART_SetConfig+0x2d4>)
 8004fe8:	fba3 2302 	umull	r2, r3, r3, r2
 8004fec:	095b      	lsrs	r3, r3, #5
 8004fee:	005b      	lsls	r3, r3, #1
 8004ff0:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8004ff4:	441c      	add	r4, r3
 8004ff6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004ffa:	2200      	movs	r2, #0
 8004ffc:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8005000:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8005004:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8005008:	4642      	mov	r2, r8
 800500a:	464b      	mov	r3, r9
 800500c:	1891      	adds	r1, r2, r2
 800500e:	63b9      	str	r1, [r7, #56]	; 0x38
 8005010:	415b      	adcs	r3, r3
 8005012:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005014:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8005018:	4641      	mov	r1, r8
 800501a:	1851      	adds	r1, r2, r1
 800501c:	6339      	str	r1, [r7, #48]	; 0x30
 800501e:	4649      	mov	r1, r9
 8005020:	414b      	adcs	r3, r1
 8005022:	637b      	str	r3, [r7, #52]	; 0x34
 8005024:	f04f 0200 	mov.w	r2, #0
 8005028:	f04f 0300 	mov.w	r3, #0
 800502c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8005030:	4659      	mov	r1, fp
 8005032:	00cb      	lsls	r3, r1, #3
 8005034:	4651      	mov	r1, sl
 8005036:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800503a:	4651      	mov	r1, sl
 800503c:	00ca      	lsls	r2, r1, #3
 800503e:	4610      	mov	r0, r2
 8005040:	4619      	mov	r1, r3
 8005042:	4603      	mov	r3, r0
 8005044:	4642      	mov	r2, r8
 8005046:	189b      	adds	r3, r3, r2
 8005048:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800504c:	464b      	mov	r3, r9
 800504e:	460a      	mov	r2, r1
 8005050:	eb42 0303 	adc.w	r3, r2, r3
 8005054:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8005058:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800505c:	685b      	ldr	r3, [r3, #4]
 800505e:	2200      	movs	r2, #0
 8005060:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8005064:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8005068:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 800506c:	460b      	mov	r3, r1
 800506e:	18db      	adds	r3, r3, r3
 8005070:	62bb      	str	r3, [r7, #40]	; 0x28
 8005072:	4613      	mov	r3, r2
 8005074:	eb42 0303 	adc.w	r3, r2, r3
 8005078:	62fb      	str	r3, [r7, #44]	; 0x2c
 800507a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800507e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8005082:	f7fb fd99 	bl	8000bb8 <__aeabi_uldivmod>
 8005086:	4602      	mov	r2, r0
 8005088:	460b      	mov	r3, r1
 800508a:	4b0d      	ldr	r3, [pc, #52]	; (80050c0 <UART_SetConfig+0x2d4>)
 800508c:	fba3 1302 	umull	r1, r3, r3, r2
 8005090:	095b      	lsrs	r3, r3, #5
 8005092:	2164      	movs	r1, #100	; 0x64
 8005094:	fb01 f303 	mul.w	r3, r1, r3
 8005098:	1ad3      	subs	r3, r2, r3
 800509a:	00db      	lsls	r3, r3, #3
 800509c:	3332      	adds	r3, #50	; 0x32
 800509e:	4a08      	ldr	r2, [pc, #32]	; (80050c0 <UART_SetConfig+0x2d4>)
 80050a0:	fba2 2303 	umull	r2, r3, r2, r3
 80050a4:	095b      	lsrs	r3, r3, #5
 80050a6:	f003 0207 	and.w	r2, r3, #7
 80050aa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	4422      	add	r2, r4
 80050b2:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80050b4:	e106      	b.n	80052c4 <UART_SetConfig+0x4d8>
 80050b6:	bf00      	nop
 80050b8:	40011000 	.word	0x40011000
 80050bc:	40011400 	.word	0x40011400
 80050c0:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80050c4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80050c8:	2200      	movs	r2, #0
 80050ca:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80050ce:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 80050d2:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 80050d6:	4642      	mov	r2, r8
 80050d8:	464b      	mov	r3, r9
 80050da:	1891      	adds	r1, r2, r2
 80050dc:	6239      	str	r1, [r7, #32]
 80050de:	415b      	adcs	r3, r3
 80050e0:	627b      	str	r3, [r7, #36]	; 0x24
 80050e2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80050e6:	4641      	mov	r1, r8
 80050e8:	1854      	adds	r4, r2, r1
 80050ea:	4649      	mov	r1, r9
 80050ec:	eb43 0501 	adc.w	r5, r3, r1
 80050f0:	f04f 0200 	mov.w	r2, #0
 80050f4:	f04f 0300 	mov.w	r3, #0
 80050f8:	00eb      	lsls	r3, r5, #3
 80050fa:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80050fe:	00e2      	lsls	r2, r4, #3
 8005100:	4614      	mov	r4, r2
 8005102:	461d      	mov	r5, r3
 8005104:	4643      	mov	r3, r8
 8005106:	18e3      	adds	r3, r4, r3
 8005108:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800510c:	464b      	mov	r3, r9
 800510e:	eb45 0303 	adc.w	r3, r5, r3
 8005112:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8005116:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800511a:	685b      	ldr	r3, [r3, #4]
 800511c:	2200      	movs	r2, #0
 800511e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8005122:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8005126:	f04f 0200 	mov.w	r2, #0
 800512a:	f04f 0300 	mov.w	r3, #0
 800512e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8005132:	4629      	mov	r1, r5
 8005134:	008b      	lsls	r3, r1, #2
 8005136:	4621      	mov	r1, r4
 8005138:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800513c:	4621      	mov	r1, r4
 800513e:	008a      	lsls	r2, r1, #2
 8005140:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8005144:	f7fb fd38 	bl	8000bb8 <__aeabi_uldivmod>
 8005148:	4602      	mov	r2, r0
 800514a:	460b      	mov	r3, r1
 800514c:	4b60      	ldr	r3, [pc, #384]	; (80052d0 <UART_SetConfig+0x4e4>)
 800514e:	fba3 2302 	umull	r2, r3, r3, r2
 8005152:	095b      	lsrs	r3, r3, #5
 8005154:	011c      	lsls	r4, r3, #4
 8005156:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800515a:	2200      	movs	r2, #0
 800515c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8005160:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8005164:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8005168:	4642      	mov	r2, r8
 800516a:	464b      	mov	r3, r9
 800516c:	1891      	adds	r1, r2, r2
 800516e:	61b9      	str	r1, [r7, #24]
 8005170:	415b      	adcs	r3, r3
 8005172:	61fb      	str	r3, [r7, #28]
 8005174:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005178:	4641      	mov	r1, r8
 800517a:	1851      	adds	r1, r2, r1
 800517c:	6139      	str	r1, [r7, #16]
 800517e:	4649      	mov	r1, r9
 8005180:	414b      	adcs	r3, r1
 8005182:	617b      	str	r3, [r7, #20]
 8005184:	f04f 0200 	mov.w	r2, #0
 8005188:	f04f 0300 	mov.w	r3, #0
 800518c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005190:	4659      	mov	r1, fp
 8005192:	00cb      	lsls	r3, r1, #3
 8005194:	4651      	mov	r1, sl
 8005196:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800519a:	4651      	mov	r1, sl
 800519c:	00ca      	lsls	r2, r1, #3
 800519e:	4610      	mov	r0, r2
 80051a0:	4619      	mov	r1, r3
 80051a2:	4603      	mov	r3, r0
 80051a4:	4642      	mov	r2, r8
 80051a6:	189b      	adds	r3, r3, r2
 80051a8:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80051ac:	464b      	mov	r3, r9
 80051ae:	460a      	mov	r2, r1
 80051b0:	eb42 0303 	adc.w	r3, r2, r3
 80051b4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80051b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80051bc:	685b      	ldr	r3, [r3, #4]
 80051be:	2200      	movs	r2, #0
 80051c0:	67bb      	str	r3, [r7, #120]	; 0x78
 80051c2:	67fa      	str	r2, [r7, #124]	; 0x7c
 80051c4:	f04f 0200 	mov.w	r2, #0
 80051c8:	f04f 0300 	mov.w	r3, #0
 80051cc:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 80051d0:	4649      	mov	r1, r9
 80051d2:	008b      	lsls	r3, r1, #2
 80051d4:	4641      	mov	r1, r8
 80051d6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80051da:	4641      	mov	r1, r8
 80051dc:	008a      	lsls	r2, r1, #2
 80051de:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80051e2:	f7fb fce9 	bl	8000bb8 <__aeabi_uldivmod>
 80051e6:	4602      	mov	r2, r0
 80051e8:	460b      	mov	r3, r1
 80051ea:	4611      	mov	r1, r2
 80051ec:	4b38      	ldr	r3, [pc, #224]	; (80052d0 <UART_SetConfig+0x4e4>)
 80051ee:	fba3 2301 	umull	r2, r3, r3, r1
 80051f2:	095b      	lsrs	r3, r3, #5
 80051f4:	2264      	movs	r2, #100	; 0x64
 80051f6:	fb02 f303 	mul.w	r3, r2, r3
 80051fa:	1acb      	subs	r3, r1, r3
 80051fc:	011b      	lsls	r3, r3, #4
 80051fe:	3332      	adds	r3, #50	; 0x32
 8005200:	4a33      	ldr	r2, [pc, #204]	; (80052d0 <UART_SetConfig+0x4e4>)
 8005202:	fba2 2303 	umull	r2, r3, r2, r3
 8005206:	095b      	lsrs	r3, r3, #5
 8005208:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800520c:	441c      	add	r4, r3
 800520e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005212:	2200      	movs	r2, #0
 8005214:	673b      	str	r3, [r7, #112]	; 0x70
 8005216:	677a      	str	r2, [r7, #116]	; 0x74
 8005218:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800521c:	4642      	mov	r2, r8
 800521e:	464b      	mov	r3, r9
 8005220:	1891      	adds	r1, r2, r2
 8005222:	60b9      	str	r1, [r7, #8]
 8005224:	415b      	adcs	r3, r3
 8005226:	60fb      	str	r3, [r7, #12]
 8005228:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800522c:	4641      	mov	r1, r8
 800522e:	1851      	adds	r1, r2, r1
 8005230:	6039      	str	r1, [r7, #0]
 8005232:	4649      	mov	r1, r9
 8005234:	414b      	adcs	r3, r1
 8005236:	607b      	str	r3, [r7, #4]
 8005238:	f04f 0200 	mov.w	r2, #0
 800523c:	f04f 0300 	mov.w	r3, #0
 8005240:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005244:	4659      	mov	r1, fp
 8005246:	00cb      	lsls	r3, r1, #3
 8005248:	4651      	mov	r1, sl
 800524a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800524e:	4651      	mov	r1, sl
 8005250:	00ca      	lsls	r2, r1, #3
 8005252:	4610      	mov	r0, r2
 8005254:	4619      	mov	r1, r3
 8005256:	4603      	mov	r3, r0
 8005258:	4642      	mov	r2, r8
 800525a:	189b      	adds	r3, r3, r2
 800525c:	66bb      	str	r3, [r7, #104]	; 0x68
 800525e:	464b      	mov	r3, r9
 8005260:	460a      	mov	r2, r1
 8005262:	eb42 0303 	adc.w	r3, r2, r3
 8005266:	66fb      	str	r3, [r7, #108]	; 0x6c
 8005268:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800526c:	685b      	ldr	r3, [r3, #4]
 800526e:	2200      	movs	r2, #0
 8005270:	663b      	str	r3, [r7, #96]	; 0x60
 8005272:	667a      	str	r2, [r7, #100]	; 0x64
 8005274:	f04f 0200 	mov.w	r2, #0
 8005278:	f04f 0300 	mov.w	r3, #0
 800527c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8005280:	4649      	mov	r1, r9
 8005282:	008b      	lsls	r3, r1, #2
 8005284:	4641      	mov	r1, r8
 8005286:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800528a:	4641      	mov	r1, r8
 800528c:	008a      	lsls	r2, r1, #2
 800528e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8005292:	f7fb fc91 	bl	8000bb8 <__aeabi_uldivmod>
 8005296:	4602      	mov	r2, r0
 8005298:	460b      	mov	r3, r1
 800529a:	4b0d      	ldr	r3, [pc, #52]	; (80052d0 <UART_SetConfig+0x4e4>)
 800529c:	fba3 1302 	umull	r1, r3, r3, r2
 80052a0:	095b      	lsrs	r3, r3, #5
 80052a2:	2164      	movs	r1, #100	; 0x64
 80052a4:	fb01 f303 	mul.w	r3, r1, r3
 80052a8:	1ad3      	subs	r3, r2, r3
 80052aa:	011b      	lsls	r3, r3, #4
 80052ac:	3332      	adds	r3, #50	; 0x32
 80052ae:	4a08      	ldr	r2, [pc, #32]	; (80052d0 <UART_SetConfig+0x4e4>)
 80052b0:	fba2 2303 	umull	r2, r3, r2, r3
 80052b4:	095b      	lsrs	r3, r3, #5
 80052b6:	f003 020f 	and.w	r2, r3, #15
 80052ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	4422      	add	r2, r4
 80052c2:	609a      	str	r2, [r3, #8]
}
 80052c4:	bf00      	nop
 80052c6:	f507 7780 	add.w	r7, r7, #256	; 0x100
 80052ca:	46bd      	mov	sp, r7
 80052cc:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80052d0:	51eb851f 	.word	0x51eb851f

080052d4 <__cvt>:
 80052d4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80052d8:	ec55 4b10 	vmov	r4, r5, d0
 80052dc:	2d00      	cmp	r5, #0
 80052de:	460e      	mov	r6, r1
 80052e0:	4619      	mov	r1, r3
 80052e2:	462b      	mov	r3, r5
 80052e4:	bfbb      	ittet	lt
 80052e6:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80052ea:	461d      	movlt	r5, r3
 80052ec:	2300      	movge	r3, #0
 80052ee:	232d      	movlt	r3, #45	; 0x2d
 80052f0:	700b      	strb	r3, [r1, #0]
 80052f2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80052f4:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80052f8:	4691      	mov	r9, r2
 80052fa:	f023 0820 	bic.w	r8, r3, #32
 80052fe:	bfbc      	itt	lt
 8005300:	4622      	movlt	r2, r4
 8005302:	4614      	movlt	r4, r2
 8005304:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005308:	d005      	beq.n	8005316 <__cvt+0x42>
 800530a:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800530e:	d100      	bne.n	8005312 <__cvt+0x3e>
 8005310:	3601      	adds	r6, #1
 8005312:	2102      	movs	r1, #2
 8005314:	e000      	b.n	8005318 <__cvt+0x44>
 8005316:	2103      	movs	r1, #3
 8005318:	ab03      	add	r3, sp, #12
 800531a:	9301      	str	r3, [sp, #4]
 800531c:	ab02      	add	r3, sp, #8
 800531e:	9300      	str	r3, [sp, #0]
 8005320:	ec45 4b10 	vmov	d0, r4, r5
 8005324:	4653      	mov	r3, sl
 8005326:	4632      	mov	r2, r6
 8005328:	f000 fe6a 	bl	8006000 <_dtoa_r>
 800532c:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8005330:	4607      	mov	r7, r0
 8005332:	d102      	bne.n	800533a <__cvt+0x66>
 8005334:	f019 0f01 	tst.w	r9, #1
 8005338:	d022      	beq.n	8005380 <__cvt+0xac>
 800533a:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800533e:	eb07 0906 	add.w	r9, r7, r6
 8005342:	d110      	bne.n	8005366 <__cvt+0x92>
 8005344:	783b      	ldrb	r3, [r7, #0]
 8005346:	2b30      	cmp	r3, #48	; 0x30
 8005348:	d10a      	bne.n	8005360 <__cvt+0x8c>
 800534a:	2200      	movs	r2, #0
 800534c:	2300      	movs	r3, #0
 800534e:	4620      	mov	r0, r4
 8005350:	4629      	mov	r1, r5
 8005352:	f7fb fbc1 	bl	8000ad8 <__aeabi_dcmpeq>
 8005356:	b918      	cbnz	r0, 8005360 <__cvt+0x8c>
 8005358:	f1c6 0601 	rsb	r6, r6, #1
 800535c:	f8ca 6000 	str.w	r6, [sl]
 8005360:	f8da 3000 	ldr.w	r3, [sl]
 8005364:	4499      	add	r9, r3
 8005366:	2200      	movs	r2, #0
 8005368:	2300      	movs	r3, #0
 800536a:	4620      	mov	r0, r4
 800536c:	4629      	mov	r1, r5
 800536e:	f7fb fbb3 	bl	8000ad8 <__aeabi_dcmpeq>
 8005372:	b108      	cbz	r0, 8005378 <__cvt+0xa4>
 8005374:	f8cd 900c 	str.w	r9, [sp, #12]
 8005378:	2230      	movs	r2, #48	; 0x30
 800537a:	9b03      	ldr	r3, [sp, #12]
 800537c:	454b      	cmp	r3, r9
 800537e:	d307      	bcc.n	8005390 <__cvt+0xbc>
 8005380:	9b03      	ldr	r3, [sp, #12]
 8005382:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005384:	1bdb      	subs	r3, r3, r7
 8005386:	4638      	mov	r0, r7
 8005388:	6013      	str	r3, [r2, #0]
 800538a:	b004      	add	sp, #16
 800538c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005390:	1c59      	adds	r1, r3, #1
 8005392:	9103      	str	r1, [sp, #12]
 8005394:	701a      	strb	r2, [r3, #0]
 8005396:	e7f0      	b.n	800537a <__cvt+0xa6>

08005398 <__exponent>:
 8005398:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800539a:	4603      	mov	r3, r0
 800539c:	2900      	cmp	r1, #0
 800539e:	bfb8      	it	lt
 80053a0:	4249      	neglt	r1, r1
 80053a2:	f803 2b02 	strb.w	r2, [r3], #2
 80053a6:	bfb4      	ite	lt
 80053a8:	222d      	movlt	r2, #45	; 0x2d
 80053aa:	222b      	movge	r2, #43	; 0x2b
 80053ac:	2909      	cmp	r1, #9
 80053ae:	7042      	strb	r2, [r0, #1]
 80053b0:	dd2a      	ble.n	8005408 <__exponent+0x70>
 80053b2:	f10d 0207 	add.w	r2, sp, #7
 80053b6:	4617      	mov	r7, r2
 80053b8:	260a      	movs	r6, #10
 80053ba:	4694      	mov	ip, r2
 80053bc:	fb91 f5f6 	sdiv	r5, r1, r6
 80053c0:	fb06 1415 	mls	r4, r6, r5, r1
 80053c4:	3430      	adds	r4, #48	; 0x30
 80053c6:	f80c 4c01 	strb.w	r4, [ip, #-1]
 80053ca:	460c      	mov	r4, r1
 80053cc:	2c63      	cmp	r4, #99	; 0x63
 80053ce:	f102 32ff 	add.w	r2, r2, #4294967295	; 0xffffffff
 80053d2:	4629      	mov	r1, r5
 80053d4:	dcf1      	bgt.n	80053ba <__exponent+0x22>
 80053d6:	3130      	adds	r1, #48	; 0x30
 80053d8:	f1ac 0402 	sub.w	r4, ip, #2
 80053dc:	f802 1c01 	strb.w	r1, [r2, #-1]
 80053e0:	1c41      	adds	r1, r0, #1
 80053e2:	4622      	mov	r2, r4
 80053e4:	42ba      	cmp	r2, r7
 80053e6:	d30a      	bcc.n	80053fe <__exponent+0x66>
 80053e8:	f10d 0209 	add.w	r2, sp, #9
 80053ec:	eba2 020c 	sub.w	r2, r2, ip
 80053f0:	42bc      	cmp	r4, r7
 80053f2:	bf88      	it	hi
 80053f4:	2200      	movhi	r2, #0
 80053f6:	4413      	add	r3, r2
 80053f8:	1a18      	subs	r0, r3, r0
 80053fa:	b003      	add	sp, #12
 80053fc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80053fe:	f812 5b01 	ldrb.w	r5, [r2], #1
 8005402:	f801 5f01 	strb.w	r5, [r1, #1]!
 8005406:	e7ed      	b.n	80053e4 <__exponent+0x4c>
 8005408:	2330      	movs	r3, #48	; 0x30
 800540a:	3130      	adds	r1, #48	; 0x30
 800540c:	7083      	strb	r3, [r0, #2]
 800540e:	70c1      	strb	r1, [r0, #3]
 8005410:	1d03      	adds	r3, r0, #4
 8005412:	e7f1      	b.n	80053f8 <__exponent+0x60>

08005414 <_printf_float>:
 8005414:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005418:	ed2d 8b02 	vpush	{d8}
 800541c:	b08d      	sub	sp, #52	; 0x34
 800541e:	460c      	mov	r4, r1
 8005420:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8005424:	4616      	mov	r6, r2
 8005426:	461f      	mov	r7, r3
 8005428:	4605      	mov	r5, r0
 800542a:	f000 fce7 	bl	8005dfc <_localeconv_r>
 800542e:	f8d0 a000 	ldr.w	sl, [r0]
 8005432:	4650      	mov	r0, sl
 8005434:	f7fa ff24 	bl	8000280 <strlen>
 8005438:	2300      	movs	r3, #0
 800543a:	930a      	str	r3, [sp, #40]	; 0x28
 800543c:	6823      	ldr	r3, [r4, #0]
 800543e:	9305      	str	r3, [sp, #20]
 8005440:	f8d8 3000 	ldr.w	r3, [r8]
 8005444:	f894 b018 	ldrb.w	fp, [r4, #24]
 8005448:	3307      	adds	r3, #7
 800544a:	f023 0307 	bic.w	r3, r3, #7
 800544e:	f103 0208 	add.w	r2, r3, #8
 8005452:	f8c8 2000 	str.w	r2, [r8]
 8005456:	e9d3 8900 	ldrd	r8, r9, [r3]
 800545a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800545e:	9307      	str	r3, [sp, #28]
 8005460:	f8cd 8018 	str.w	r8, [sp, #24]
 8005464:	ee08 0a10 	vmov	s16, r0
 8005468:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 800546c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005470:	4b9e      	ldr	r3, [pc, #632]	; (80056ec <_printf_float+0x2d8>)
 8005472:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005476:	f7fb fb61 	bl	8000b3c <__aeabi_dcmpun>
 800547a:	bb88      	cbnz	r0, 80054e0 <_printf_float+0xcc>
 800547c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005480:	4b9a      	ldr	r3, [pc, #616]	; (80056ec <_printf_float+0x2d8>)
 8005482:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005486:	f7fb fb3b 	bl	8000b00 <__aeabi_dcmple>
 800548a:	bb48      	cbnz	r0, 80054e0 <_printf_float+0xcc>
 800548c:	2200      	movs	r2, #0
 800548e:	2300      	movs	r3, #0
 8005490:	4640      	mov	r0, r8
 8005492:	4649      	mov	r1, r9
 8005494:	f7fb fb2a 	bl	8000aec <__aeabi_dcmplt>
 8005498:	b110      	cbz	r0, 80054a0 <_printf_float+0x8c>
 800549a:	232d      	movs	r3, #45	; 0x2d
 800549c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80054a0:	4a93      	ldr	r2, [pc, #588]	; (80056f0 <_printf_float+0x2dc>)
 80054a2:	4b94      	ldr	r3, [pc, #592]	; (80056f4 <_printf_float+0x2e0>)
 80054a4:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 80054a8:	bf94      	ite	ls
 80054aa:	4690      	movls	r8, r2
 80054ac:	4698      	movhi	r8, r3
 80054ae:	2303      	movs	r3, #3
 80054b0:	6123      	str	r3, [r4, #16]
 80054b2:	9b05      	ldr	r3, [sp, #20]
 80054b4:	f023 0304 	bic.w	r3, r3, #4
 80054b8:	6023      	str	r3, [r4, #0]
 80054ba:	f04f 0900 	mov.w	r9, #0
 80054be:	9700      	str	r7, [sp, #0]
 80054c0:	4633      	mov	r3, r6
 80054c2:	aa0b      	add	r2, sp, #44	; 0x2c
 80054c4:	4621      	mov	r1, r4
 80054c6:	4628      	mov	r0, r5
 80054c8:	f000 f9da 	bl	8005880 <_printf_common>
 80054cc:	3001      	adds	r0, #1
 80054ce:	f040 8090 	bne.w	80055f2 <_printf_float+0x1de>
 80054d2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80054d6:	b00d      	add	sp, #52	; 0x34
 80054d8:	ecbd 8b02 	vpop	{d8}
 80054dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80054e0:	4642      	mov	r2, r8
 80054e2:	464b      	mov	r3, r9
 80054e4:	4640      	mov	r0, r8
 80054e6:	4649      	mov	r1, r9
 80054e8:	f7fb fb28 	bl	8000b3c <__aeabi_dcmpun>
 80054ec:	b140      	cbz	r0, 8005500 <_printf_float+0xec>
 80054ee:	464b      	mov	r3, r9
 80054f0:	2b00      	cmp	r3, #0
 80054f2:	bfbc      	itt	lt
 80054f4:	232d      	movlt	r3, #45	; 0x2d
 80054f6:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80054fa:	4a7f      	ldr	r2, [pc, #508]	; (80056f8 <_printf_float+0x2e4>)
 80054fc:	4b7f      	ldr	r3, [pc, #508]	; (80056fc <_printf_float+0x2e8>)
 80054fe:	e7d1      	b.n	80054a4 <_printf_float+0x90>
 8005500:	6863      	ldr	r3, [r4, #4]
 8005502:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8005506:	9206      	str	r2, [sp, #24]
 8005508:	1c5a      	adds	r2, r3, #1
 800550a:	d13f      	bne.n	800558c <_printf_float+0x178>
 800550c:	2306      	movs	r3, #6
 800550e:	6063      	str	r3, [r4, #4]
 8005510:	9b05      	ldr	r3, [sp, #20]
 8005512:	6861      	ldr	r1, [r4, #4]
 8005514:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8005518:	2300      	movs	r3, #0
 800551a:	9303      	str	r3, [sp, #12]
 800551c:	ab0a      	add	r3, sp, #40	; 0x28
 800551e:	e9cd b301 	strd	fp, r3, [sp, #4]
 8005522:	ab09      	add	r3, sp, #36	; 0x24
 8005524:	ec49 8b10 	vmov	d0, r8, r9
 8005528:	9300      	str	r3, [sp, #0]
 800552a:	6022      	str	r2, [r4, #0]
 800552c:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8005530:	4628      	mov	r0, r5
 8005532:	f7ff fecf 	bl	80052d4 <__cvt>
 8005536:	9b06      	ldr	r3, [sp, #24]
 8005538:	9909      	ldr	r1, [sp, #36]	; 0x24
 800553a:	2b47      	cmp	r3, #71	; 0x47
 800553c:	4680      	mov	r8, r0
 800553e:	d108      	bne.n	8005552 <_printf_float+0x13e>
 8005540:	1cc8      	adds	r0, r1, #3
 8005542:	db02      	blt.n	800554a <_printf_float+0x136>
 8005544:	6863      	ldr	r3, [r4, #4]
 8005546:	4299      	cmp	r1, r3
 8005548:	dd41      	ble.n	80055ce <_printf_float+0x1ba>
 800554a:	f1ab 0302 	sub.w	r3, fp, #2
 800554e:	fa5f fb83 	uxtb.w	fp, r3
 8005552:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8005556:	d820      	bhi.n	800559a <_printf_float+0x186>
 8005558:	3901      	subs	r1, #1
 800555a:	465a      	mov	r2, fp
 800555c:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8005560:	9109      	str	r1, [sp, #36]	; 0x24
 8005562:	f7ff ff19 	bl	8005398 <__exponent>
 8005566:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005568:	1813      	adds	r3, r2, r0
 800556a:	2a01      	cmp	r2, #1
 800556c:	4681      	mov	r9, r0
 800556e:	6123      	str	r3, [r4, #16]
 8005570:	dc02      	bgt.n	8005578 <_printf_float+0x164>
 8005572:	6822      	ldr	r2, [r4, #0]
 8005574:	07d2      	lsls	r2, r2, #31
 8005576:	d501      	bpl.n	800557c <_printf_float+0x168>
 8005578:	3301      	adds	r3, #1
 800557a:	6123      	str	r3, [r4, #16]
 800557c:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8005580:	2b00      	cmp	r3, #0
 8005582:	d09c      	beq.n	80054be <_printf_float+0xaa>
 8005584:	232d      	movs	r3, #45	; 0x2d
 8005586:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800558a:	e798      	b.n	80054be <_printf_float+0xaa>
 800558c:	9a06      	ldr	r2, [sp, #24]
 800558e:	2a47      	cmp	r2, #71	; 0x47
 8005590:	d1be      	bne.n	8005510 <_printf_float+0xfc>
 8005592:	2b00      	cmp	r3, #0
 8005594:	d1bc      	bne.n	8005510 <_printf_float+0xfc>
 8005596:	2301      	movs	r3, #1
 8005598:	e7b9      	b.n	800550e <_printf_float+0xfa>
 800559a:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800559e:	d118      	bne.n	80055d2 <_printf_float+0x1be>
 80055a0:	2900      	cmp	r1, #0
 80055a2:	6863      	ldr	r3, [r4, #4]
 80055a4:	dd0b      	ble.n	80055be <_printf_float+0x1aa>
 80055a6:	6121      	str	r1, [r4, #16]
 80055a8:	b913      	cbnz	r3, 80055b0 <_printf_float+0x19c>
 80055aa:	6822      	ldr	r2, [r4, #0]
 80055ac:	07d0      	lsls	r0, r2, #31
 80055ae:	d502      	bpl.n	80055b6 <_printf_float+0x1a2>
 80055b0:	3301      	adds	r3, #1
 80055b2:	440b      	add	r3, r1
 80055b4:	6123      	str	r3, [r4, #16]
 80055b6:	65a1      	str	r1, [r4, #88]	; 0x58
 80055b8:	f04f 0900 	mov.w	r9, #0
 80055bc:	e7de      	b.n	800557c <_printf_float+0x168>
 80055be:	b913      	cbnz	r3, 80055c6 <_printf_float+0x1b2>
 80055c0:	6822      	ldr	r2, [r4, #0]
 80055c2:	07d2      	lsls	r2, r2, #31
 80055c4:	d501      	bpl.n	80055ca <_printf_float+0x1b6>
 80055c6:	3302      	adds	r3, #2
 80055c8:	e7f4      	b.n	80055b4 <_printf_float+0x1a0>
 80055ca:	2301      	movs	r3, #1
 80055cc:	e7f2      	b.n	80055b4 <_printf_float+0x1a0>
 80055ce:	f04f 0b67 	mov.w	fp, #103	; 0x67
 80055d2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80055d4:	4299      	cmp	r1, r3
 80055d6:	db05      	blt.n	80055e4 <_printf_float+0x1d0>
 80055d8:	6823      	ldr	r3, [r4, #0]
 80055da:	6121      	str	r1, [r4, #16]
 80055dc:	07d8      	lsls	r0, r3, #31
 80055de:	d5ea      	bpl.n	80055b6 <_printf_float+0x1a2>
 80055e0:	1c4b      	adds	r3, r1, #1
 80055e2:	e7e7      	b.n	80055b4 <_printf_float+0x1a0>
 80055e4:	2900      	cmp	r1, #0
 80055e6:	bfd4      	ite	le
 80055e8:	f1c1 0202 	rsble	r2, r1, #2
 80055ec:	2201      	movgt	r2, #1
 80055ee:	4413      	add	r3, r2
 80055f0:	e7e0      	b.n	80055b4 <_printf_float+0x1a0>
 80055f2:	6823      	ldr	r3, [r4, #0]
 80055f4:	055a      	lsls	r2, r3, #21
 80055f6:	d407      	bmi.n	8005608 <_printf_float+0x1f4>
 80055f8:	6923      	ldr	r3, [r4, #16]
 80055fa:	4642      	mov	r2, r8
 80055fc:	4631      	mov	r1, r6
 80055fe:	4628      	mov	r0, r5
 8005600:	47b8      	blx	r7
 8005602:	3001      	adds	r0, #1
 8005604:	d12c      	bne.n	8005660 <_printf_float+0x24c>
 8005606:	e764      	b.n	80054d2 <_printf_float+0xbe>
 8005608:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800560c:	f240 80e0 	bls.w	80057d0 <_printf_float+0x3bc>
 8005610:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005614:	2200      	movs	r2, #0
 8005616:	2300      	movs	r3, #0
 8005618:	f7fb fa5e 	bl	8000ad8 <__aeabi_dcmpeq>
 800561c:	2800      	cmp	r0, #0
 800561e:	d034      	beq.n	800568a <_printf_float+0x276>
 8005620:	4a37      	ldr	r2, [pc, #220]	; (8005700 <_printf_float+0x2ec>)
 8005622:	2301      	movs	r3, #1
 8005624:	4631      	mov	r1, r6
 8005626:	4628      	mov	r0, r5
 8005628:	47b8      	blx	r7
 800562a:	3001      	adds	r0, #1
 800562c:	f43f af51 	beq.w	80054d2 <_printf_float+0xbe>
 8005630:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005634:	429a      	cmp	r2, r3
 8005636:	db02      	blt.n	800563e <_printf_float+0x22a>
 8005638:	6823      	ldr	r3, [r4, #0]
 800563a:	07d8      	lsls	r0, r3, #31
 800563c:	d510      	bpl.n	8005660 <_printf_float+0x24c>
 800563e:	ee18 3a10 	vmov	r3, s16
 8005642:	4652      	mov	r2, sl
 8005644:	4631      	mov	r1, r6
 8005646:	4628      	mov	r0, r5
 8005648:	47b8      	blx	r7
 800564a:	3001      	adds	r0, #1
 800564c:	f43f af41 	beq.w	80054d2 <_printf_float+0xbe>
 8005650:	f04f 0800 	mov.w	r8, #0
 8005654:	f104 091a 	add.w	r9, r4, #26
 8005658:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800565a:	3b01      	subs	r3, #1
 800565c:	4543      	cmp	r3, r8
 800565e:	dc09      	bgt.n	8005674 <_printf_float+0x260>
 8005660:	6823      	ldr	r3, [r4, #0]
 8005662:	079b      	lsls	r3, r3, #30
 8005664:	f100 8107 	bmi.w	8005876 <_printf_float+0x462>
 8005668:	68e0      	ldr	r0, [r4, #12]
 800566a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800566c:	4298      	cmp	r0, r3
 800566e:	bfb8      	it	lt
 8005670:	4618      	movlt	r0, r3
 8005672:	e730      	b.n	80054d6 <_printf_float+0xc2>
 8005674:	2301      	movs	r3, #1
 8005676:	464a      	mov	r2, r9
 8005678:	4631      	mov	r1, r6
 800567a:	4628      	mov	r0, r5
 800567c:	47b8      	blx	r7
 800567e:	3001      	adds	r0, #1
 8005680:	f43f af27 	beq.w	80054d2 <_printf_float+0xbe>
 8005684:	f108 0801 	add.w	r8, r8, #1
 8005688:	e7e6      	b.n	8005658 <_printf_float+0x244>
 800568a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800568c:	2b00      	cmp	r3, #0
 800568e:	dc39      	bgt.n	8005704 <_printf_float+0x2f0>
 8005690:	4a1b      	ldr	r2, [pc, #108]	; (8005700 <_printf_float+0x2ec>)
 8005692:	2301      	movs	r3, #1
 8005694:	4631      	mov	r1, r6
 8005696:	4628      	mov	r0, r5
 8005698:	47b8      	blx	r7
 800569a:	3001      	adds	r0, #1
 800569c:	f43f af19 	beq.w	80054d2 <_printf_float+0xbe>
 80056a0:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 80056a4:	4313      	orrs	r3, r2
 80056a6:	d102      	bne.n	80056ae <_printf_float+0x29a>
 80056a8:	6823      	ldr	r3, [r4, #0]
 80056aa:	07d9      	lsls	r1, r3, #31
 80056ac:	d5d8      	bpl.n	8005660 <_printf_float+0x24c>
 80056ae:	ee18 3a10 	vmov	r3, s16
 80056b2:	4652      	mov	r2, sl
 80056b4:	4631      	mov	r1, r6
 80056b6:	4628      	mov	r0, r5
 80056b8:	47b8      	blx	r7
 80056ba:	3001      	adds	r0, #1
 80056bc:	f43f af09 	beq.w	80054d2 <_printf_float+0xbe>
 80056c0:	f04f 0900 	mov.w	r9, #0
 80056c4:	f104 0a1a 	add.w	sl, r4, #26
 80056c8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80056ca:	425b      	negs	r3, r3
 80056cc:	454b      	cmp	r3, r9
 80056ce:	dc01      	bgt.n	80056d4 <_printf_float+0x2c0>
 80056d0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80056d2:	e792      	b.n	80055fa <_printf_float+0x1e6>
 80056d4:	2301      	movs	r3, #1
 80056d6:	4652      	mov	r2, sl
 80056d8:	4631      	mov	r1, r6
 80056da:	4628      	mov	r0, r5
 80056dc:	47b8      	blx	r7
 80056de:	3001      	adds	r0, #1
 80056e0:	f43f aef7 	beq.w	80054d2 <_printf_float+0xbe>
 80056e4:	f109 0901 	add.w	r9, r9, #1
 80056e8:	e7ee      	b.n	80056c8 <_printf_float+0x2b4>
 80056ea:	bf00      	nop
 80056ec:	7fefffff 	.word	0x7fefffff
 80056f0:	08008020 	.word	0x08008020
 80056f4:	08008024 	.word	0x08008024
 80056f8:	08008028 	.word	0x08008028
 80056fc:	0800802c 	.word	0x0800802c
 8005700:	08008030 	.word	0x08008030
 8005704:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005706:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005708:	429a      	cmp	r2, r3
 800570a:	bfa8      	it	ge
 800570c:	461a      	movge	r2, r3
 800570e:	2a00      	cmp	r2, #0
 8005710:	4691      	mov	r9, r2
 8005712:	dc37      	bgt.n	8005784 <_printf_float+0x370>
 8005714:	f04f 0b00 	mov.w	fp, #0
 8005718:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800571c:	f104 021a 	add.w	r2, r4, #26
 8005720:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005722:	9305      	str	r3, [sp, #20]
 8005724:	eba3 0309 	sub.w	r3, r3, r9
 8005728:	455b      	cmp	r3, fp
 800572a:	dc33      	bgt.n	8005794 <_printf_float+0x380>
 800572c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005730:	429a      	cmp	r2, r3
 8005732:	db3b      	blt.n	80057ac <_printf_float+0x398>
 8005734:	6823      	ldr	r3, [r4, #0]
 8005736:	07da      	lsls	r2, r3, #31
 8005738:	d438      	bmi.n	80057ac <_printf_float+0x398>
 800573a:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800573e:	eba2 0903 	sub.w	r9, r2, r3
 8005742:	9b05      	ldr	r3, [sp, #20]
 8005744:	1ad2      	subs	r2, r2, r3
 8005746:	4591      	cmp	r9, r2
 8005748:	bfa8      	it	ge
 800574a:	4691      	movge	r9, r2
 800574c:	f1b9 0f00 	cmp.w	r9, #0
 8005750:	dc35      	bgt.n	80057be <_printf_float+0x3aa>
 8005752:	f04f 0800 	mov.w	r8, #0
 8005756:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800575a:	f104 0a1a 	add.w	sl, r4, #26
 800575e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005762:	1a9b      	subs	r3, r3, r2
 8005764:	eba3 0309 	sub.w	r3, r3, r9
 8005768:	4543      	cmp	r3, r8
 800576a:	f77f af79 	ble.w	8005660 <_printf_float+0x24c>
 800576e:	2301      	movs	r3, #1
 8005770:	4652      	mov	r2, sl
 8005772:	4631      	mov	r1, r6
 8005774:	4628      	mov	r0, r5
 8005776:	47b8      	blx	r7
 8005778:	3001      	adds	r0, #1
 800577a:	f43f aeaa 	beq.w	80054d2 <_printf_float+0xbe>
 800577e:	f108 0801 	add.w	r8, r8, #1
 8005782:	e7ec      	b.n	800575e <_printf_float+0x34a>
 8005784:	4613      	mov	r3, r2
 8005786:	4631      	mov	r1, r6
 8005788:	4642      	mov	r2, r8
 800578a:	4628      	mov	r0, r5
 800578c:	47b8      	blx	r7
 800578e:	3001      	adds	r0, #1
 8005790:	d1c0      	bne.n	8005714 <_printf_float+0x300>
 8005792:	e69e      	b.n	80054d2 <_printf_float+0xbe>
 8005794:	2301      	movs	r3, #1
 8005796:	4631      	mov	r1, r6
 8005798:	4628      	mov	r0, r5
 800579a:	9205      	str	r2, [sp, #20]
 800579c:	47b8      	blx	r7
 800579e:	3001      	adds	r0, #1
 80057a0:	f43f ae97 	beq.w	80054d2 <_printf_float+0xbe>
 80057a4:	9a05      	ldr	r2, [sp, #20]
 80057a6:	f10b 0b01 	add.w	fp, fp, #1
 80057aa:	e7b9      	b.n	8005720 <_printf_float+0x30c>
 80057ac:	ee18 3a10 	vmov	r3, s16
 80057b0:	4652      	mov	r2, sl
 80057b2:	4631      	mov	r1, r6
 80057b4:	4628      	mov	r0, r5
 80057b6:	47b8      	blx	r7
 80057b8:	3001      	adds	r0, #1
 80057ba:	d1be      	bne.n	800573a <_printf_float+0x326>
 80057bc:	e689      	b.n	80054d2 <_printf_float+0xbe>
 80057be:	9a05      	ldr	r2, [sp, #20]
 80057c0:	464b      	mov	r3, r9
 80057c2:	4442      	add	r2, r8
 80057c4:	4631      	mov	r1, r6
 80057c6:	4628      	mov	r0, r5
 80057c8:	47b8      	blx	r7
 80057ca:	3001      	adds	r0, #1
 80057cc:	d1c1      	bne.n	8005752 <_printf_float+0x33e>
 80057ce:	e680      	b.n	80054d2 <_printf_float+0xbe>
 80057d0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80057d2:	2a01      	cmp	r2, #1
 80057d4:	dc01      	bgt.n	80057da <_printf_float+0x3c6>
 80057d6:	07db      	lsls	r3, r3, #31
 80057d8:	d53a      	bpl.n	8005850 <_printf_float+0x43c>
 80057da:	2301      	movs	r3, #1
 80057dc:	4642      	mov	r2, r8
 80057de:	4631      	mov	r1, r6
 80057e0:	4628      	mov	r0, r5
 80057e2:	47b8      	blx	r7
 80057e4:	3001      	adds	r0, #1
 80057e6:	f43f ae74 	beq.w	80054d2 <_printf_float+0xbe>
 80057ea:	ee18 3a10 	vmov	r3, s16
 80057ee:	4652      	mov	r2, sl
 80057f0:	4631      	mov	r1, r6
 80057f2:	4628      	mov	r0, r5
 80057f4:	47b8      	blx	r7
 80057f6:	3001      	adds	r0, #1
 80057f8:	f43f ae6b 	beq.w	80054d2 <_printf_float+0xbe>
 80057fc:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005800:	2200      	movs	r2, #0
 8005802:	2300      	movs	r3, #0
 8005804:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 8005808:	f7fb f966 	bl	8000ad8 <__aeabi_dcmpeq>
 800580c:	b9d8      	cbnz	r0, 8005846 <_printf_float+0x432>
 800580e:	f10a 33ff 	add.w	r3, sl, #4294967295	; 0xffffffff
 8005812:	f108 0201 	add.w	r2, r8, #1
 8005816:	4631      	mov	r1, r6
 8005818:	4628      	mov	r0, r5
 800581a:	47b8      	blx	r7
 800581c:	3001      	adds	r0, #1
 800581e:	d10e      	bne.n	800583e <_printf_float+0x42a>
 8005820:	e657      	b.n	80054d2 <_printf_float+0xbe>
 8005822:	2301      	movs	r3, #1
 8005824:	4652      	mov	r2, sl
 8005826:	4631      	mov	r1, r6
 8005828:	4628      	mov	r0, r5
 800582a:	47b8      	blx	r7
 800582c:	3001      	adds	r0, #1
 800582e:	f43f ae50 	beq.w	80054d2 <_printf_float+0xbe>
 8005832:	f108 0801 	add.w	r8, r8, #1
 8005836:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005838:	3b01      	subs	r3, #1
 800583a:	4543      	cmp	r3, r8
 800583c:	dcf1      	bgt.n	8005822 <_printf_float+0x40e>
 800583e:	464b      	mov	r3, r9
 8005840:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8005844:	e6da      	b.n	80055fc <_printf_float+0x1e8>
 8005846:	f04f 0800 	mov.w	r8, #0
 800584a:	f104 0a1a 	add.w	sl, r4, #26
 800584e:	e7f2      	b.n	8005836 <_printf_float+0x422>
 8005850:	2301      	movs	r3, #1
 8005852:	4642      	mov	r2, r8
 8005854:	e7df      	b.n	8005816 <_printf_float+0x402>
 8005856:	2301      	movs	r3, #1
 8005858:	464a      	mov	r2, r9
 800585a:	4631      	mov	r1, r6
 800585c:	4628      	mov	r0, r5
 800585e:	47b8      	blx	r7
 8005860:	3001      	adds	r0, #1
 8005862:	f43f ae36 	beq.w	80054d2 <_printf_float+0xbe>
 8005866:	f108 0801 	add.w	r8, r8, #1
 800586a:	68e3      	ldr	r3, [r4, #12]
 800586c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800586e:	1a5b      	subs	r3, r3, r1
 8005870:	4543      	cmp	r3, r8
 8005872:	dcf0      	bgt.n	8005856 <_printf_float+0x442>
 8005874:	e6f8      	b.n	8005668 <_printf_float+0x254>
 8005876:	f04f 0800 	mov.w	r8, #0
 800587a:	f104 0919 	add.w	r9, r4, #25
 800587e:	e7f4      	b.n	800586a <_printf_float+0x456>

08005880 <_printf_common>:
 8005880:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005884:	4616      	mov	r6, r2
 8005886:	4699      	mov	r9, r3
 8005888:	688a      	ldr	r2, [r1, #8]
 800588a:	690b      	ldr	r3, [r1, #16]
 800588c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005890:	4293      	cmp	r3, r2
 8005892:	bfb8      	it	lt
 8005894:	4613      	movlt	r3, r2
 8005896:	6033      	str	r3, [r6, #0]
 8005898:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800589c:	4607      	mov	r7, r0
 800589e:	460c      	mov	r4, r1
 80058a0:	b10a      	cbz	r2, 80058a6 <_printf_common+0x26>
 80058a2:	3301      	adds	r3, #1
 80058a4:	6033      	str	r3, [r6, #0]
 80058a6:	6823      	ldr	r3, [r4, #0]
 80058a8:	0699      	lsls	r1, r3, #26
 80058aa:	bf42      	ittt	mi
 80058ac:	6833      	ldrmi	r3, [r6, #0]
 80058ae:	3302      	addmi	r3, #2
 80058b0:	6033      	strmi	r3, [r6, #0]
 80058b2:	6825      	ldr	r5, [r4, #0]
 80058b4:	f015 0506 	ands.w	r5, r5, #6
 80058b8:	d106      	bne.n	80058c8 <_printf_common+0x48>
 80058ba:	f104 0a19 	add.w	sl, r4, #25
 80058be:	68e3      	ldr	r3, [r4, #12]
 80058c0:	6832      	ldr	r2, [r6, #0]
 80058c2:	1a9b      	subs	r3, r3, r2
 80058c4:	42ab      	cmp	r3, r5
 80058c6:	dc26      	bgt.n	8005916 <_printf_common+0x96>
 80058c8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80058cc:	1e13      	subs	r3, r2, #0
 80058ce:	6822      	ldr	r2, [r4, #0]
 80058d0:	bf18      	it	ne
 80058d2:	2301      	movne	r3, #1
 80058d4:	0692      	lsls	r2, r2, #26
 80058d6:	d42b      	bmi.n	8005930 <_printf_common+0xb0>
 80058d8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80058dc:	4649      	mov	r1, r9
 80058de:	4638      	mov	r0, r7
 80058e0:	47c0      	blx	r8
 80058e2:	3001      	adds	r0, #1
 80058e4:	d01e      	beq.n	8005924 <_printf_common+0xa4>
 80058e6:	6823      	ldr	r3, [r4, #0]
 80058e8:	6922      	ldr	r2, [r4, #16]
 80058ea:	f003 0306 	and.w	r3, r3, #6
 80058ee:	2b04      	cmp	r3, #4
 80058f0:	bf02      	ittt	eq
 80058f2:	68e5      	ldreq	r5, [r4, #12]
 80058f4:	6833      	ldreq	r3, [r6, #0]
 80058f6:	1aed      	subeq	r5, r5, r3
 80058f8:	68a3      	ldr	r3, [r4, #8]
 80058fa:	bf0c      	ite	eq
 80058fc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005900:	2500      	movne	r5, #0
 8005902:	4293      	cmp	r3, r2
 8005904:	bfc4      	itt	gt
 8005906:	1a9b      	subgt	r3, r3, r2
 8005908:	18ed      	addgt	r5, r5, r3
 800590a:	2600      	movs	r6, #0
 800590c:	341a      	adds	r4, #26
 800590e:	42b5      	cmp	r5, r6
 8005910:	d11a      	bne.n	8005948 <_printf_common+0xc8>
 8005912:	2000      	movs	r0, #0
 8005914:	e008      	b.n	8005928 <_printf_common+0xa8>
 8005916:	2301      	movs	r3, #1
 8005918:	4652      	mov	r2, sl
 800591a:	4649      	mov	r1, r9
 800591c:	4638      	mov	r0, r7
 800591e:	47c0      	blx	r8
 8005920:	3001      	adds	r0, #1
 8005922:	d103      	bne.n	800592c <_printf_common+0xac>
 8005924:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005928:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800592c:	3501      	adds	r5, #1
 800592e:	e7c6      	b.n	80058be <_printf_common+0x3e>
 8005930:	18e1      	adds	r1, r4, r3
 8005932:	1c5a      	adds	r2, r3, #1
 8005934:	2030      	movs	r0, #48	; 0x30
 8005936:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800593a:	4422      	add	r2, r4
 800593c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005940:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005944:	3302      	adds	r3, #2
 8005946:	e7c7      	b.n	80058d8 <_printf_common+0x58>
 8005948:	2301      	movs	r3, #1
 800594a:	4622      	mov	r2, r4
 800594c:	4649      	mov	r1, r9
 800594e:	4638      	mov	r0, r7
 8005950:	47c0      	blx	r8
 8005952:	3001      	adds	r0, #1
 8005954:	d0e6      	beq.n	8005924 <_printf_common+0xa4>
 8005956:	3601      	adds	r6, #1
 8005958:	e7d9      	b.n	800590e <_printf_common+0x8e>
	...

0800595c <_printf_i>:
 800595c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005960:	7e0f      	ldrb	r7, [r1, #24]
 8005962:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005964:	2f78      	cmp	r7, #120	; 0x78
 8005966:	4691      	mov	r9, r2
 8005968:	4680      	mov	r8, r0
 800596a:	460c      	mov	r4, r1
 800596c:	469a      	mov	sl, r3
 800596e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8005972:	d807      	bhi.n	8005984 <_printf_i+0x28>
 8005974:	2f62      	cmp	r7, #98	; 0x62
 8005976:	d80a      	bhi.n	800598e <_printf_i+0x32>
 8005978:	2f00      	cmp	r7, #0
 800597a:	f000 80d4 	beq.w	8005b26 <_printf_i+0x1ca>
 800597e:	2f58      	cmp	r7, #88	; 0x58
 8005980:	f000 80c0 	beq.w	8005b04 <_printf_i+0x1a8>
 8005984:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005988:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800598c:	e03a      	b.n	8005a04 <_printf_i+0xa8>
 800598e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8005992:	2b15      	cmp	r3, #21
 8005994:	d8f6      	bhi.n	8005984 <_printf_i+0x28>
 8005996:	a101      	add	r1, pc, #4	; (adr r1, 800599c <_printf_i+0x40>)
 8005998:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800599c:	080059f5 	.word	0x080059f5
 80059a0:	08005a09 	.word	0x08005a09
 80059a4:	08005985 	.word	0x08005985
 80059a8:	08005985 	.word	0x08005985
 80059ac:	08005985 	.word	0x08005985
 80059b0:	08005985 	.word	0x08005985
 80059b4:	08005a09 	.word	0x08005a09
 80059b8:	08005985 	.word	0x08005985
 80059bc:	08005985 	.word	0x08005985
 80059c0:	08005985 	.word	0x08005985
 80059c4:	08005985 	.word	0x08005985
 80059c8:	08005b0d 	.word	0x08005b0d
 80059cc:	08005a35 	.word	0x08005a35
 80059d0:	08005ac7 	.word	0x08005ac7
 80059d4:	08005985 	.word	0x08005985
 80059d8:	08005985 	.word	0x08005985
 80059dc:	08005b2f 	.word	0x08005b2f
 80059e0:	08005985 	.word	0x08005985
 80059e4:	08005a35 	.word	0x08005a35
 80059e8:	08005985 	.word	0x08005985
 80059ec:	08005985 	.word	0x08005985
 80059f0:	08005acf 	.word	0x08005acf
 80059f4:	682b      	ldr	r3, [r5, #0]
 80059f6:	1d1a      	adds	r2, r3, #4
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	602a      	str	r2, [r5, #0]
 80059fc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005a00:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005a04:	2301      	movs	r3, #1
 8005a06:	e09f      	b.n	8005b48 <_printf_i+0x1ec>
 8005a08:	6820      	ldr	r0, [r4, #0]
 8005a0a:	682b      	ldr	r3, [r5, #0]
 8005a0c:	0607      	lsls	r7, r0, #24
 8005a0e:	f103 0104 	add.w	r1, r3, #4
 8005a12:	6029      	str	r1, [r5, #0]
 8005a14:	d501      	bpl.n	8005a1a <_printf_i+0xbe>
 8005a16:	681e      	ldr	r6, [r3, #0]
 8005a18:	e003      	b.n	8005a22 <_printf_i+0xc6>
 8005a1a:	0646      	lsls	r6, r0, #25
 8005a1c:	d5fb      	bpl.n	8005a16 <_printf_i+0xba>
 8005a1e:	f9b3 6000 	ldrsh.w	r6, [r3]
 8005a22:	2e00      	cmp	r6, #0
 8005a24:	da03      	bge.n	8005a2e <_printf_i+0xd2>
 8005a26:	232d      	movs	r3, #45	; 0x2d
 8005a28:	4276      	negs	r6, r6
 8005a2a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005a2e:	485a      	ldr	r0, [pc, #360]	; (8005b98 <_printf_i+0x23c>)
 8005a30:	230a      	movs	r3, #10
 8005a32:	e012      	b.n	8005a5a <_printf_i+0xfe>
 8005a34:	682b      	ldr	r3, [r5, #0]
 8005a36:	6820      	ldr	r0, [r4, #0]
 8005a38:	1d19      	adds	r1, r3, #4
 8005a3a:	6029      	str	r1, [r5, #0]
 8005a3c:	0605      	lsls	r5, r0, #24
 8005a3e:	d501      	bpl.n	8005a44 <_printf_i+0xe8>
 8005a40:	681e      	ldr	r6, [r3, #0]
 8005a42:	e002      	b.n	8005a4a <_printf_i+0xee>
 8005a44:	0641      	lsls	r1, r0, #25
 8005a46:	d5fb      	bpl.n	8005a40 <_printf_i+0xe4>
 8005a48:	881e      	ldrh	r6, [r3, #0]
 8005a4a:	4853      	ldr	r0, [pc, #332]	; (8005b98 <_printf_i+0x23c>)
 8005a4c:	2f6f      	cmp	r7, #111	; 0x6f
 8005a4e:	bf0c      	ite	eq
 8005a50:	2308      	moveq	r3, #8
 8005a52:	230a      	movne	r3, #10
 8005a54:	2100      	movs	r1, #0
 8005a56:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005a5a:	6865      	ldr	r5, [r4, #4]
 8005a5c:	60a5      	str	r5, [r4, #8]
 8005a5e:	2d00      	cmp	r5, #0
 8005a60:	bfa2      	ittt	ge
 8005a62:	6821      	ldrge	r1, [r4, #0]
 8005a64:	f021 0104 	bicge.w	r1, r1, #4
 8005a68:	6021      	strge	r1, [r4, #0]
 8005a6a:	b90e      	cbnz	r6, 8005a70 <_printf_i+0x114>
 8005a6c:	2d00      	cmp	r5, #0
 8005a6e:	d04b      	beq.n	8005b08 <_printf_i+0x1ac>
 8005a70:	4615      	mov	r5, r2
 8005a72:	fbb6 f1f3 	udiv	r1, r6, r3
 8005a76:	fb03 6711 	mls	r7, r3, r1, r6
 8005a7a:	5dc7      	ldrb	r7, [r0, r7]
 8005a7c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8005a80:	4637      	mov	r7, r6
 8005a82:	42bb      	cmp	r3, r7
 8005a84:	460e      	mov	r6, r1
 8005a86:	d9f4      	bls.n	8005a72 <_printf_i+0x116>
 8005a88:	2b08      	cmp	r3, #8
 8005a8a:	d10b      	bne.n	8005aa4 <_printf_i+0x148>
 8005a8c:	6823      	ldr	r3, [r4, #0]
 8005a8e:	07de      	lsls	r6, r3, #31
 8005a90:	d508      	bpl.n	8005aa4 <_printf_i+0x148>
 8005a92:	6923      	ldr	r3, [r4, #16]
 8005a94:	6861      	ldr	r1, [r4, #4]
 8005a96:	4299      	cmp	r1, r3
 8005a98:	bfde      	ittt	le
 8005a9a:	2330      	movle	r3, #48	; 0x30
 8005a9c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005aa0:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8005aa4:	1b52      	subs	r2, r2, r5
 8005aa6:	6122      	str	r2, [r4, #16]
 8005aa8:	f8cd a000 	str.w	sl, [sp]
 8005aac:	464b      	mov	r3, r9
 8005aae:	aa03      	add	r2, sp, #12
 8005ab0:	4621      	mov	r1, r4
 8005ab2:	4640      	mov	r0, r8
 8005ab4:	f7ff fee4 	bl	8005880 <_printf_common>
 8005ab8:	3001      	adds	r0, #1
 8005aba:	d14a      	bne.n	8005b52 <_printf_i+0x1f6>
 8005abc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005ac0:	b004      	add	sp, #16
 8005ac2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005ac6:	6823      	ldr	r3, [r4, #0]
 8005ac8:	f043 0320 	orr.w	r3, r3, #32
 8005acc:	6023      	str	r3, [r4, #0]
 8005ace:	4833      	ldr	r0, [pc, #204]	; (8005b9c <_printf_i+0x240>)
 8005ad0:	2778      	movs	r7, #120	; 0x78
 8005ad2:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8005ad6:	6823      	ldr	r3, [r4, #0]
 8005ad8:	6829      	ldr	r1, [r5, #0]
 8005ada:	061f      	lsls	r7, r3, #24
 8005adc:	f851 6b04 	ldr.w	r6, [r1], #4
 8005ae0:	d402      	bmi.n	8005ae8 <_printf_i+0x18c>
 8005ae2:	065f      	lsls	r7, r3, #25
 8005ae4:	bf48      	it	mi
 8005ae6:	b2b6      	uxthmi	r6, r6
 8005ae8:	07df      	lsls	r7, r3, #31
 8005aea:	bf48      	it	mi
 8005aec:	f043 0320 	orrmi.w	r3, r3, #32
 8005af0:	6029      	str	r1, [r5, #0]
 8005af2:	bf48      	it	mi
 8005af4:	6023      	strmi	r3, [r4, #0]
 8005af6:	b91e      	cbnz	r6, 8005b00 <_printf_i+0x1a4>
 8005af8:	6823      	ldr	r3, [r4, #0]
 8005afa:	f023 0320 	bic.w	r3, r3, #32
 8005afe:	6023      	str	r3, [r4, #0]
 8005b00:	2310      	movs	r3, #16
 8005b02:	e7a7      	b.n	8005a54 <_printf_i+0xf8>
 8005b04:	4824      	ldr	r0, [pc, #144]	; (8005b98 <_printf_i+0x23c>)
 8005b06:	e7e4      	b.n	8005ad2 <_printf_i+0x176>
 8005b08:	4615      	mov	r5, r2
 8005b0a:	e7bd      	b.n	8005a88 <_printf_i+0x12c>
 8005b0c:	682b      	ldr	r3, [r5, #0]
 8005b0e:	6826      	ldr	r6, [r4, #0]
 8005b10:	6961      	ldr	r1, [r4, #20]
 8005b12:	1d18      	adds	r0, r3, #4
 8005b14:	6028      	str	r0, [r5, #0]
 8005b16:	0635      	lsls	r5, r6, #24
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	d501      	bpl.n	8005b20 <_printf_i+0x1c4>
 8005b1c:	6019      	str	r1, [r3, #0]
 8005b1e:	e002      	b.n	8005b26 <_printf_i+0x1ca>
 8005b20:	0670      	lsls	r0, r6, #25
 8005b22:	d5fb      	bpl.n	8005b1c <_printf_i+0x1c0>
 8005b24:	8019      	strh	r1, [r3, #0]
 8005b26:	2300      	movs	r3, #0
 8005b28:	6123      	str	r3, [r4, #16]
 8005b2a:	4615      	mov	r5, r2
 8005b2c:	e7bc      	b.n	8005aa8 <_printf_i+0x14c>
 8005b2e:	682b      	ldr	r3, [r5, #0]
 8005b30:	1d1a      	adds	r2, r3, #4
 8005b32:	602a      	str	r2, [r5, #0]
 8005b34:	681d      	ldr	r5, [r3, #0]
 8005b36:	6862      	ldr	r2, [r4, #4]
 8005b38:	2100      	movs	r1, #0
 8005b3a:	4628      	mov	r0, r5
 8005b3c:	f7fa fb50 	bl	80001e0 <memchr>
 8005b40:	b108      	cbz	r0, 8005b46 <_printf_i+0x1ea>
 8005b42:	1b40      	subs	r0, r0, r5
 8005b44:	6060      	str	r0, [r4, #4]
 8005b46:	6863      	ldr	r3, [r4, #4]
 8005b48:	6123      	str	r3, [r4, #16]
 8005b4a:	2300      	movs	r3, #0
 8005b4c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005b50:	e7aa      	b.n	8005aa8 <_printf_i+0x14c>
 8005b52:	6923      	ldr	r3, [r4, #16]
 8005b54:	462a      	mov	r2, r5
 8005b56:	4649      	mov	r1, r9
 8005b58:	4640      	mov	r0, r8
 8005b5a:	47d0      	blx	sl
 8005b5c:	3001      	adds	r0, #1
 8005b5e:	d0ad      	beq.n	8005abc <_printf_i+0x160>
 8005b60:	6823      	ldr	r3, [r4, #0]
 8005b62:	079b      	lsls	r3, r3, #30
 8005b64:	d413      	bmi.n	8005b8e <_printf_i+0x232>
 8005b66:	68e0      	ldr	r0, [r4, #12]
 8005b68:	9b03      	ldr	r3, [sp, #12]
 8005b6a:	4298      	cmp	r0, r3
 8005b6c:	bfb8      	it	lt
 8005b6e:	4618      	movlt	r0, r3
 8005b70:	e7a6      	b.n	8005ac0 <_printf_i+0x164>
 8005b72:	2301      	movs	r3, #1
 8005b74:	4632      	mov	r2, r6
 8005b76:	4649      	mov	r1, r9
 8005b78:	4640      	mov	r0, r8
 8005b7a:	47d0      	blx	sl
 8005b7c:	3001      	adds	r0, #1
 8005b7e:	d09d      	beq.n	8005abc <_printf_i+0x160>
 8005b80:	3501      	adds	r5, #1
 8005b82:	68e3      	ldr	r3, [r4, #12]
 8005b84:	9903      	ldr	r1, [sp, #12]
 8005b86:	1a5b      	subs	r3, r3, r1
 8005b88:	42ab      	cmp	r3, r5
 8005b8a:	dcf2      	bgt.n	8005b72 <_printf_i+0x216>
 8005b8c:	e7eb      	b.n	8005b66 <_printf_i+0x20a>
 8005b8e:	2500      	movs	r5, #0
 8005b90:	f104 0619 	add.w	r6, r4, #25
 8005b94:	e7f5      	b.n	8005b82 <_printf_i+0x226>
 8005b96:	bf00      	nop
 8005b98:	08008032 	.word	0x08008032
 8005b9c:	08008043 	.word	0x08008043

08005ba0 <std>:
 8005ba0:	2300      	movs	r3, #0
 8005ba2:	b510      	push	{r4, lr}
 8005ba4:	4604      	mov	r4, r0
 8005ba6:	e9c0 3300 	strd	r3, r3, [r0]
 8005baa:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005bae:	6083      	str	r3, [r0, #8]
 8005bb0:	8181      	strh	r1, [r0, #12]
 8005bb2:	6643      	str	r3, [r0, #100]	; 0x64
 8005bb4:	81c2      	strh	r2, [r0, #14]
 8005bb6:	6183      	str	r3, [r0, #24]
 8005bb8:	4619      	mov	r1, r3
 8005bba:	2208      	movs	r2, #8
 8005bbc:	305c      	adds	r0, #92	; 0x5c
 8005bbe:	f000 f914 	bl	8005dea <memset>
 8005bc2:	4b0d      	ldr	r3, [pc, #52]	; (8005bf8 <std+0x58>)
 8005bc4:	6263      	str	r3, [r4, #36]	; 0x24
 8005bc6:	4b0d      	ldr	r3, [pc, #52]	; (8005bfc <std+0x5c>)
 8005bc8:	62a3      	str	r3, [r4, #40]	; 0x28
 8005bca:	4b0d      	ldr	r3, [pc, #52]	; (8005c00 <std+0x60>)
 8005bcc:	62e3      	str	r3, [r4, #44]	; 0x2c
 8005bce:	4b0d      	ldr	r3, [pc, #52]	; (8005c04 <std+0x64>)
 8005bd0:	6323      	str	r3, [r4, #48]	; 0x30
 8005bd2:	4b0d      	ldr	r3, [pc, #52]	; (8005c08 <std+0x68>)
 8005bd4:	6224      	str	r4, [r4, #32]
 8005bd6:	429c      	cmp	r4, r3
 8005bd8:	d006      	beq.n	8005be8 <std+0x48>
 8005bda:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8005bde:	4294      	cmp	r4, r2
 8005be0:	d002      	beq.n	8005be8 <std+0x48>
 8005be2:	33d0      	adds	r3, #208	; 0xd0
 8005be4:	429c      	cmp	r4, r3
 8005be6:	d105      	bne.n	8005bf4 <std+0x54>
 8005be8:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8005bec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005bf0:	f000 b978 	b.w	8005ee4 <__retarget_lock_init_recursive>
 8005bf4:	bd10      	pop	{r4, pc}
 8005bf6:	bf00      	nop
 8005bf8:	08005d65 	.word	0x08005d65
 8005bfc:	08005d87 	.word	0x08005d87
 8005c00:	08005dbf 	.word	0x08005dbf
 8005c04:	08005de3 	.word	0x08005de3
 8005c08:	200003cc 	.word	0x200003cc

08005c0c <stdio_exit_handler>:
 8005c0c:	4a02      	ldr	r2, [pc, #8]	; (8005c18 <stdio_exit_handler+0xc>)
 8005c0e:	4903      	ldr	r1, [pc, #12]	; (8005c1c <stdio_exit_handler+0x10>)
 8005c10:	4803      	ldr	r0, [pc, #12]	; (8005c20 <stdio_exit_handler+0x14>)
 8005c12:	f000 b869 	b.w	8005ce8 <_fwalk_sglue>
 8005c16:	bf00      	nop
 8005c18:	2000000c 	.word	0x2000000c
 8005c1c:	08007899 	.word	0x08007899
 8005c20:	20000018 	.word	0x20000018

08005c24 <cleanup_stdio>:
 8005c24:	6841      	ldr	r1, [r0, #4]
 8005c26:	4b0c      	ldr	r3, [pc, #48]	; (8005c58 <cleanup_stdio+0x34>)
 8005c28:	4299      	cmp	r1, r3
 8005c2a:	b510      	push	{r4, lr}
 8005c2c:	4604      	mov	r4, r0
 8005c2e:	d001      	beq.n	8005c34 <cleanup_stdio+0x10>
 8005c30:	f001 fe32 	bl	8007898 <_fflush_r>
 8005c34:	68a1      	ldr	r1, [r4, #8]
 8005c36:	4b09      	ldr	r3, [pc, #36]	; (8005c5c <cleanup_stdio+0x38>)
 8005c38:	4299      	cmp	r1, r3
 8005c3a:	d002      	beq.n	8005c42 <cleanup_stdio+0x1e>
 8005c3c:	4620      	mov	r0, r4
 8005c3e:	f001 fe2b 	bl	8007898 <_fflush_r>
 8005c42:	68e1      	ldr	r1, [r4, #12]
 8005c44:	4b06      	ldr	r3, [pc, #24]	; (8005c60 <cleanup_stdio+0x3c>)
 8005c46:	4299      	cmp	r1, r3
 8005c48:	d004      	beq.n	8005c54 <cleanup_stdio+0x30>
 8005c4a:	4620      	mov	r0, r4
 8005c4c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005c50:	f001 be22 	b.w	8007898 <_fflush_r>
 8005c54:	bd10      	pop	{r4, pc}
 8005c56:	bf00      	nop
 8005c58:	200003cc 	.word	0x200003cc
 8005c5c:	20000434 	.word	0x20000434
 8005c60:	2000049c 	.word	0x2000049c

08005c64 <global_stdio_init.part.0>:
 8005c64:	b510      	push	{r4, lr}
 8005c66:	4b0b      	ldr	r3, [pc, #44]	; (8005c94 <global_stdio_init.part.0+0x30>)
 8005c68:	4c0b      	ldr	r4, [pc, #44]	; (8005c98 <global_stdio_init.part.0+0x34>)
 8005c6a:	4a0c      	ldr	r2, [pc, #48]	; (8005c9c <global_stdio_init.part.0+0x38>)
 8005c6c:	601a      	str	r2, [r3, #0]
 8005c6e:	4620      	mov	r0, r4
 8005c70:	2200      	movs	r2, #0
 8005c72:	2104      	movs	r1, #4
 8005c74:	f7ff ff94 	bl	8005ba0 <std>
 8005c78:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8005c7c:	2201      	movs	r2, #1
 8005c7e:	2109      	movs	r1, #9
 8005c80:	f7ff ff8e 	bl	8005ba0 <std>
 8005c84:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8005c88:	2202      	movs	r2, #2
 8005c8a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005c8e:	2112      	movs	r1, #18
 8005c90:	f7ff bf86 	b.w	8005ba0 <std>
 8005c94:	20000504 	.word	0x20000504
 8005c98:	200003cc 	.word	0x200003cc
 8005c9c:	08005c0d 	.word	0x08005c0d

08005ca0 <__sfp_lock_acquire>:
 8005ca0:	4801      	ldr	r0, [pc, #4]	; (8005ca8 <__sfp_lock_acquire+0x8>)
 8005ca2:	f000 b920 	b.w	8005ee6 <__retarget_lock_acquire_recursive>
 8005ca6:	bf00      	nop
 8005ca8:	2000050d 	.word	0x2000050d

08005cac <__sfp_lock_release>:
 8005cac:	4801      	ldr	r0, [pc, #4]	; (8005cb4 <__sfp_lock_release+0x8>)
 8005cae:	f000 b91b 	b.w	8005ee8 <__retarget_lock_release_recursive>
 8005cb2:	bf00      	nop
 8005cb4:	2000050d 	.word	0x2000050d

08005cb8 <__sinit>:
 8005cb8:	b510      	push	{r4, lr}
 8005cba:	4604      	mov	r4, r0
 8005cbc:	f7ff fff0 	bl	8005ca0 <__sfp_lock_acquire>
 8005cc0:	6a23      	ldr	r3, [r4, #32]
 8005cc2:	b11b      	cbz	r3, 8005ccc <__sinit+0x14>
 8005cc4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005cc8:	f7ff bff0 	b.w	8005cac <__sfp_lock_release>
 8005ccc:	4b04      	ldr	r3, [pc, #16]	; (8005ce0 <__sinit+0x28>)
 8005cce:	6223      	str	r3, [r4, #32]
 8005cd0:	4b04      	ldr	r3, [pc, #16]	; (8005ce4 <__sinit+0x2c>)
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	2b00      	cmp	r3, #0
 8005cd6:	d1f5      	bne.n	8005cc4 <__sinit+0xc>
 8005cd8:	f7ff ffc4 	bl	8005c64 <global_stdio_init.part.0>
 8005cdc:	e7f2      	b.n	8005cc4 <__sinit+0xc>
 8005cde:	bf00      	nop
 8005ce0:	08005c25 	.word	0x08005c25
 8005ce4:	20000504 	.word	0x20000504

08005ce8 <_fwalk_sglue>:
 8005ce8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005cec:	4607      	mov	r7, r0
 8005cee:	4688      	mov	r8, r1
 8005cf0:	4614      	mov	r4, r2
 8005cf2:	2600      	movs	r6, #0
 8005cf4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005cf8:	f1b9 0901 	subs.w	r9, r9, #1
 8005cfc:	d505      	bpl.n	8005d0a <_fwalk_sglue+0x22>
 8005cfe:	6824      	ldr	r4, [r4, #0]
 8005d00:	2c00      	cmp	r4, #0
 8005d02:	d1f7      	bne.n	8005cf4 <_fwalk_sglue+0xc>
 8005d04:	4630      	mov	r0, r6
 8005d06:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005d0a:	89ab      	ldrh	r3, [r5, #12]
 8005d0c:	2b01      	cmp	r3, #1
 8005d0e:	d907      	bls.n	8005d20 <_fwalk_sglue+0x38>
 8005d10:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005d14:	3301      	adds	r3, #1
 8005d16:	d003      	beq.n	8005d20 <_fwalk_sglue+0x38>
 8005d18:	4629      	mov	r1, r5
 8005d1a:	4638      	mov	r0, r7
 8005d1c:	47c0      	blx	r8
 8005d1e:	4306      	orrs	r6, r0
 8005d20:	3568      	adds	r5, #104	; 0x68
 8005d22:	e7e9      	b.n	8005cf8 <_fwalk_sglue+0x10>

08005d24 <siprintf>:
 8005d24:	b40e      	push	{r1, r2, r3}
 8005d26:	b500      	push	{lr}
 8005d28:	b09c      	sub	sp, #112	; 0x70
 8005d2a:	ab1d      	add	r3, sp, #116	; 0x74
 8005d2c:	9002      	str	r0, [sp, #8]
 8005d2e:	9006      	str	r0, [sp, #24]
 8005d30:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8005d34:	4809      	ldr	r0, [pc, #36]	; (8005d5c <siprintf+0x38>)
 8005d36:	9107      	str	r1, [sp, #28]
 8005d38:	9104      	str	r1, [sp, #16]
 8005d3a:	4909      	ldr	r1, [pc, #36]	; (8005d60 <siprintf+0x3c>)
 8005d3c:	f853 2b04 	ldr.w	r2, [r3], #4
 8005d40:	9105      	str	r1, [sp, #20]
 8005d42:	6800      	ldr	r0, [r0, #0]
 8005d44:	9301      	str	r3, [sp, #4]
 8005d46:	a902      	add	r1, sp, #8
 8005d48:	f001 fc22 	bl	8007590 <_svfiprintf_r>
 8005d4c:	9b02      	ldr	r3, [sp, #8]
 8005d4e:	2200      	movs	r2, #0
 8005d50:	701a      	strb	r2, [r3, #0]
 8005d52:	b01c      	add	sp, #112	; 0x70
 8005d54:	f85d eb04 	ldr.w	lr, [sp], #4
 8005d58:	b003      	add	sp, #12
 8005d5a:	4770      	bx	lr
 8005d5c:	20000064 	.word	0x20000064
 8005d60:	ffff0208 	.word	0xffff0208

08005d64 <__sread>:
 8005d64:	b510      	push	{r4, lr}
 8005d66:	460c      	mov	r4, r1
 8005d68:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005d6c:	f000 f86c 	bl	8005e48 <_read_r>
 8005d70:	2800      	cmp	r0, #0
 8005d72:	bfab      	itete	ge
 8005d74:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8005d76:	89a3      	ldrhlt	r3, [r4, #12]
 8005d78:	181b      	addge	r3, r3, r0
 8005d7a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8005d7e:	bfac      	ite	ge
 8005d80:	6563      	strge	r3, [r4, #84]	; 0x54
 8005d82:	81a3      	strhlt	r3, [r4, #12]
 8005d84:	bd10      	pop	{r4, pc}

08005d86 <__swrite>:
 8005d86:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005d8a:	461f      	mov	r7, r3
 8005d8c:	898b      	ldrh	r3, [r1, #12]
 8005d8e:	05db      	lsls	r3, r3, #23
 8005d90:	4605      	mov	r5, r0
 8005d92:	460c      	mov	r4, r1
 8005d94:	4616      	mov	r6, r2
 8005d96:	d505      	bpl.n	8005da4 <__swrite+0x1e>
 8005d98:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005d9c:	2302      	movs	r3, #2
 8005d9e:	2200      	movs	r2, #0
 8005da0:	f000 f840 	bl	8005e24 <_lseek_r>
 8005da4:	89a3      	ldrh	r3, [r4, #12]
 8005da6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005daa:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005dae:	81a3      	strh	r3, [r4, #12]
 8005db0:	4632      	mov	r2, r6
 8005db2:	463b      	mov	r3, r7
 8005db4:	4628      	mov	r0, r5
 8005db6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005dba:	f000 b857 	b.w	8005e6c <_write_r>

08005dbe <__sseek>:
 8005dbe:	b510      	push	{r4, lr}
 8005dc0:	460c      	mov	r4, r1
 8005dc2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005dc6:	f000 f82d 	bl	8005e24 <_lseek_r>
 8005dca:	1c43      	adds	r3, r0, #1
 8005dcc:	89a3      	ldrh	r3, [r4, #12]
 8005dce:	bf15      	itete	ne
 8005dd0:	6560      	strne	r0, [r4, #84]	; 0x54
 8005dd2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8005dd6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8005dda:	81a3      	strheq	r3, [r4, #12]
 8005ddc:	bf18      	it	ne
 8005dde:	81a3      	strhne	r3, [r4, #12]
 8005de0:	bd10      	pop	{r4, pc}

08005de2 <__sclose>:
 8005de2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005de6:	f000 b80d 	b.w	8005e04 <_close_r>

08005dea <memset>:
 8005dea:	4402      	add	r2, r0
 8005dec:	4603      	mov	r3, r0
 8005dee:	4293      	cmp	r3, r2
 8005df0:	d100      	bne.n	8005df4 <memset+0xa>
 8005df2:	4770      	bx	lr
 8005df4:	f803 1b01 	strb.w	r1, [r3], #1
 8005df8:	e7f9      	b.n	8005dee <memset+0x4>
	...

08005dfc <_localeconv_r>:
 8005dfc:	4800      	ldr	r0, [pc, #0]	; (8005e00 <_localeconv_r+0x4>)
 8005dfe:	4770      	bx	lr
 8005e00:	20000158 	.word	0x20000158

08005e04 <_close_r>:
 8005e04:	b538      	push	{r3, r4, r5, lr}
 8005e06:	4d06      	ldr	r5, [pc, #24]	; (8005e20 <_close_r+0x1c>)
 8005e08:	2300      	movs	r3, #0
 8005e0a:	4604      	mov	r4, r0
 8005e0c:	4608      	mov	r0, r1
 8005e0e:	602b      	str	r3, [r5, #0]
 8005e10:	f7fb ff6d 	bl	8001cee <_close>
 8005e14:	1c43      	adds	r3, r0, #1
 8005e16:	d102      	bne.n	8005e1e <_close_r+0x1a>
 8005e18:	682b      	ldr	r3, [r5, #0]
 8005e1a:	b103      	cbz	r3, 8005e1e <_close_r+0x1a>
 8005e1c:	6023      	str	r3, [r4, #0]
 8005e1e:	bd38      	pop	{r3, r4, r5, pc}
 8005e20:	20000508 	.word	0x20000508

08005e24 <_lseek_r>:
 8005e24:	b538      	push	{r3, r4, r5, lr}
 8005e26:	4d07      	ldr	r5, [pc, #28]	; (8005e44 <_lseek_r+0x20>)
 8005e28:	4604      	mov	r4, r0
 8005e2a:	4608      	mov	r0, r1
 8005e2c:	4611      	mov	r1, r2
 8005e2e:	2200      	movs	r2, #0
 8005e30:	602a      	str	r2, [r5, #0]
 8005e32:	461a      	mov	r2, r3
 8005e34:	f7fb ff82 	bl	8001d3c <_lseek>
 8005e38:	1c43      	adds	r3, r0, #1
 8005e3a:	d102      	bne.n	8005e42 <_lseek_r+0x1e>
 8005e3c:	682b      	ldr	r3, [r5, #0]
 8005e3e:	b103      	cbz	r3, 8005e42 <_lseek_r+0x1e>
 8005e40:	6023      	str	r3, [r4, #0]
 8005e42:	bd38      	pop	{r3, r4, r5, pc}
 8005e44:	20000508 	.word	0x20000508

08005e48 <_read_r>:
 8005e48:	b538      	push	{r3, r4, r5, lr}
 8005e4a:	4d07      	ldr	r5, [pc, #28]	; (8005e68 <_read_r+0x20>)
 8005e4c:	4604      	mov	r4, r0
 8005e4e:	4608      	mov	r0, r1
 8005e50:	4611      	mov	r1, r2
 8005e52:	2200      	movs	r2, #0
 8005e54:	602a      	str	r2, [r5, #0]
 8005e56:	461a      	mov	r2, r3
 8005e58:	f7fb ff10 	bl	8001c7c <_read>
 8005e5c:	1c43      	adds	r3, r0, #1
 8005e5e:	d102      	bne.n	8005e66 <_read_r+0x1e>
 8005e60:	682b      	ldr	r3, [r5, #0]
 8005e62:	b103      	cbz	r3, 8005e66 <_read_r+0x1e>
 8005e64:	6023      	str	r3, [r4, #0]
 8005e66:	bd38      	pop	{r3, r4, r5, pc}
 8005e68:	20000508 	.word	0x20000508

08005e6c <_write_r>:
 8005e6c:	b538      	push	{r3, r4, r5, lr}
 8005e6e:	4d07      	ldr	r5, [pc, #28]	; (8005e8c <_write_r+0x20>)
 8005e70:	4604      	mov	r4, r0
 8005e72:	4608      	mov	r0, r1
 8005e74:	4611      	mov	r1, r2
 8005e76:	2200      	movs	r2, #0
 8005e78:	602a      	str	r2, [r5, #0]
 8005e7a:	461a      	mov	r2, r3
 8005e7c:	f7fb ff1b 	bl	8001cb6 <_write>
 8005e80:	1c43      	adds	r3, r0, #1
 8005e82:	d102      	bne.n	8005e8a <_write_r+0x1e>
 8005e84:	682b      	ldr	r3, [r5, #0]
 8005e86:	b103      	cbz	r3, 8005e8a <_write_r+0x1e>
 8005e88:	6023      	str	r3, [r4, #0]
 8005e8a:	bd38      	pop	{r3, r4, r5, pc}
 8005e8c:	20000508 	.word	0x20000508

08005e90 <__errno>:
 8005e90:	4b01      	ldr	r3, [pc, #4]	; (8005e98 <__errno+0x8>)
 8005e92:	6818      	ldr	r0, [r3, #0]
 8005e94:	4770      	bx	lr
 8005e96:	bf00      	nop
 8005e98:	20000064 	.word	0x20000064

08005e9c <__libc_init_array>:
 8005e9c:	b570      	push	{r4, r5, r6, lr}
 8005e9e:	4d0d      	ldr	r5, [pc, #52]	; (8005ed4 <__libc_init_array+0x38>)
 8005ea0:	4c0d      	ldr	r4, [pc, #52]	; (8005ed8 <__libc_init_array+0x3c>)
 8005ea2:	1b64      	subs	r4, r4, r5
 8005ea4:	10a4      	asrs	r4, r4, #2
 8005ea6:	2600      	movs	r6, #0
 8005ea8:	42a6      	cmp	r6, r4
 8005eaa:	d109      	bne.n	8005ec0 <__libc_init_array+0x24>
 8005eac:	4d0b      	ldr	r5, [pc, #44]	; (8005edc <__libc_init_array+0x40>)
 8005eae:	4c0c      	ldr	r4, [pc, #48]	; (8005ee0 <__libc_init_array+0x44>)
 8005eb0:	f002 f896 	bl	8007fe0 <_init>
 8005eb4:	1b64      	subs	r4, r4, r5
 8005eb6:	10a4      	asrs	r4, r4, #2
 8005eb8:	2600      	movs	r6, #0
 8005eba:	42a6      	cmp	r6, r4
 8005ebc:	d105      	bne.n	8005eca <__libc_init_array+0x2e>
 8005ebe:	bd70      	pop	{r4, r5, r6, pc}
 8005ec0:	f855 3b04 	ldr.w	r3, [r5], #4
 8005ec4:	4798      	blx	r3
 8005ec6:	3601      	adds	r6, #1
 8005ec8:	e7ee      	b.n	8005ea8 <__libc_init_array+0xc>
 8005eca:	f855 3b04 	ldr.w	r3, [r5], #4
 8005ece:	4798      	blx	r3
 8005ed0:	3601      	adds	r6, #1
 8005ed2:	e7f2      	b.n	8005eba <__libc_init_array+0x1e>
 8005ed4:	0800839c 	.word	0x0800839c
 8005ed8:	0800839c 	.word	0x0800839c
 8005edc:	0800839c 	.word	0x0800839c
 8005ee0:	080083a0 	.word	0x080083a0

08005ee4 <__retarget_lock_init_recursive>:
 8005ee4:	4770      	bx	lr

08005ee6 <__retarget_lock_acquire_recursive>:
 8005ee6:	4770      	bx	lr

08005ee8 <__retarget_lock_release_recursive>:
 8005ee8:	4770      	bx	lr

08005eea <quorem>:
 8005eea:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005eee:	6903      	ldr	r3, [r0, #16]
 8005ef0:	690c      	ldr	r4, [r1, #16]
 8005ef2:	42a3      	cmp	r3, r4
 8005ef4:	4607      	mov	r7, r0
 8005ef6:	db7e      	blt.n	8005ff6 <quorem+0x10c>
 8005ef8:	3c01      	subs	r4, #1
 8005efa:	f101 0814 	add.w	r8, r1, #20
 8005efe:	f100 0514 	add.w	r5, r0, #20
 8005f02:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005f06:	9301      	str	r3, [sp, #4]
 8005f08:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005f0c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005f10:	3301      	adds	r3, #1
 8005f12:	429a      	cmp	r2, r3
 8005f14:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8005f18:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005f1c:	fbb2 f6f3 	udiv	r6, r2, r3
 8005f20:	d331      	bcc.n	8005f86 <quorem+0x9c>
 8005f22:	f04f 0e00 	mov.w	lr, #0
 8005f26:	4640      	mov	r0, r8
 8005f28:	46ac      	mov	ip, r5
 8005f2a:	46f2      	mov	sl, lr
 8005f2c:	f850 2b04 	ldr.w	r2, [r0], #4
 8005f30:	b293      	uxth	r3, r2
 8005f32:	fb06 e303 	mla	r3, r6, r3, lr
 8005f36:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8005f3a:	0c1a      	lsrs	r2, r3, #16
 8005f3c:	b29b      	uxth	r3, r3
 8005f3e:	ebaa 0303 	sub.w	r3, sl, r3
 8005f42:	f8dc a000 	ldr.w	sl, [ip]
 8005f46:	fa13 f38a 	uxtah	r3, r3, sl
 8005f4a:	fb06 220e 	mla	r2, r6, lr, r2
 8005f4e:	9300      	str	r3, [sp, #0]
 8005f50:	9b00      	ldr	r3, [sp, #0]
 8005f52:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8005f56:	b292      	uxth	r2, r2
 8005f58:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8005f5c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005f60:	f8bd 3000 	ldrh.w	r3, [sp]
 8005f64:	4581      	cmp	r9, r0
 8005f66:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005f6a:	f84c 3b04 	str.w	r3, [ip], #4
 8005f6e:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8005f72:	d2db      	bcs.n	8005f2c <quorem+0x42>
 8005f74:	f855 300b 	ldr.w	r3, [r5, fp]
 8005f78:	b92b      	cbnz	r3, 8005f86 <quorem+0x9c>
 8005f7a:	9b01      	ldr	r3, [sp, #4]
 8005f7c:	3b04      	subs	r3, #4
 8005f7e:	429d      	cmp	r5, r3
 8005f80:	461a      	mov	r2, r3
 8005f82:	d32c      	bcc.n	8005fde <quorem+0xf4>
 8005f84:	613c      	str	r4, [r7, #16]
 8005f86:	4638      	mov	r0, r7
 8005f88:	f001 f9a8 	bl	80072dc <__mcmp>
 8005f8c:	2800      	cmp	r0, #0
 8005f8e:	db22      	blt.n	8005fd6 <quorem+0xec>
 8005f90:	3601      	adds	r6, #1
 8005f92:	4629      	mov	r1, r5
 8005f94:	2000      	movs	r0, #0
 8005f96:	f858 2b04 	ldr.w	r2, [r8], #4
 8005f9a:	f8d1 c000 	ldr.w	ip, [r1]
 8005f9e:	b293      	uxth	r3, r2
 8005fa0:	1ac3      	subs	r3, r0, r3
 8005fa2:	0c12      	lsrs	r2, r2, #16
 8005fa4:	fa13 f38c 	uxtah	r3, r3, ip
 8005fa8:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8005fac:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005fb0:	b29b      	uxth	r3, r3
 8005fb2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005fb6:	45c1      	cmp	r9, r8
 8005fb8:	f841 3b04 	str.w	r3, [r1], #4
 8005fbc:	ea4f 4022 	mov.w	r0, r2, asr #16
 8005fc0:	d2e9      	bcs.n	8005f96 <quorem+0xac>
 8005fc2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005fc6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005fca:	b922      	cbnz	r2, 8005fd6 <quorem+0xec>
 8005fcc:	3b04      	subs	r3, #4
 8005fce:	429d      	cmp	r5, r3
 8005fd0:	461a      	mov	r2, r3
 8005fd2:	d30a      	bcc.n	8005fea <quorem+0x100>
 8005fd4:	613c      	str	r4, [r7, #16]
 8005fd6:	4630      	mov	r0, r6
 8005fd8:	b003      	add	sp, #12
 8005fda:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005fde:	6812      	ldr	r2, [r2, #0]
 8005fe0:	3b04      	subs	r3, #4
 8005fe2:	2a00      	cmp	r2, #0
 8005fe4:	d1ce      	bne.n	8005f84 <quorem+0x9a>
 8005fe6:	3c01      	subs	r4, #1
 8005fe8:	e7c9      	b.n	8005f7e <quorem+0x94>
 8005fea:	6812      	ldr	r2, [r2, #0]
 8005fec:	3b04      	subs	r3, #4
 8005fee:	2a00      	cmp	r2, #0
 8005ff0:	d1f0      	bne.n	8005fd4 <quorem+0xea>
 8005ff2:	3c01      	subs	r4, #1
 8005ff4:	e7eb      	b.n	8005fce <quorem+0xe4>
 8005ff6:	2000      	movs	r0, #0
 8005ff8:	e7ee      	b.n	8005fd8 <quorem+0xee>
 8005ffa:	0000      	movs	r0, r0
 8005ffc:	0000      	movs	r0, r0
	...

08006000 <_dtoa_r>:
 8006000:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006004:	ed2d 8b04 	vpush	{d8-d9}
 8006008:	69c5      	ldr	r5, [r0, #28]
 800600a:	b093      	sub	sp, #76	; 0x4c
 800600c:	ed8d 0b02 	vstr	d0, [sp, #8]
 8006010:	ec57 6b10 	vmov	r6, r7, d0
 8006014:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8006018:	9107      	str	r1, [sp, #28]
 800601a:	4604      	mov	r4, r0
 800601c:	920a      	str	r2, [sp, #40]	; 0x28
 800601e:	930d      	str	r3, [sp, #52]	; 0x34
 8006020:	b975      	cbnz	r5, 8006040 <_dtoa_r+0x40>
 8006022:	2010      	movs	r0, #16
 8006024:	f000 fe2a 	bl	8006c7c <malloc>
 8006028:	4602      	mov	r2, r0
 800602a:	61e0      	str	r0, [r4, #28]
 800602c:	b920      	cbnz	r0, 8006038 <_dtoa_r+0x38>
 800602e:	4bae      	ldr	r3, [pc, #696]	; (80062e8 <_dtoa_r+0x2e8>)
 8006030:	21ef      	movs	r1, #239	; 0xef
 8006032:	48ae      	ldr	r0, [pc, #696]	; (80062ec <_dtoa_r+0x2ec>)
 8006034:	f001 fc90 	bl	8007958 <__assert_func>
 8006038:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800603c:	6005      	str	r5, [r0, #0]
 800603e:	60c5      	str	r5, [r0, #12]
 8006040:	69e3      	ldr	r3, [r4, #28]
 8006042:	6819      	ldr	r1, [r3, #0]
 8006044:	b151      	cbz	r1, 800605c <_dtoa_r+0x5c>
 8006046:	685a      	ldr	r2, [r3, #4]
 8006048:	604a      	str	r2, [r1, #4]
 800604a:	2301      	movs	r3, #1
 800604c:	4093      	lsls	r3, r2
 800604e:	608b      	str	r3, [r1, #8]
 8006050:	4620      	mov	r0, r4
 8006052:	f000 ff07 	bl	8006e64 <_Bfree>
 8006056:	69e3      	ldr	r3, [r4, #28]
 8006058:	2200      	movs	r2, #0
 800605a:	601a      	str	r2, [r3, #0]
 800605c:	1e3b      	subs	r3, r7, #0
 800605e:	bfbb      	ittet	lt
 8006060:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8006064:	9303      	strlt	r3, [sp, #12]
 8006066:	2300      	movge	r3, #0
 8006068:	2201      	movlt	r2, #1
 800606a:	bfac      	ite	ge
 800606c:	f8c8 3000 	strge.w	r3, [r8]
 8006070:	f8c8 2000 	strlt.w	r2, [r8]
 8006074:	4b9e      	ldr	r3, [pc, #632]	; (80062f0 <_dtoa_r+0x2f0>)
 8006076:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800607a:	ea33 0308 	bics.w	r3, r3, r8
 800607e:	d11b      	bne.n	80060b8 <_dtoa_r+0xb8>
 8006080:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006082:	f242 730f 	movw	r3, #9999	; 0x270f
 8006086:	6013      	str	r3, [r2, #0]
 8006088:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800608c:	4333      	orrs	r3, r6
 800608e:	f000 8593 	beq.w	8006bb8 <_dtoa_r+0xbb8>
 8006092:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006094:	b963      	cbnz	r3, 80060b0 <_dtoa_r+0xb0>
 8006096:	4b97      	ldr	r3, [pc, #604]	; (80062f4 <_dtoa_r+0x2f4>)
 8006098:	e027      	b.n	80060ea <_dtoa_r+0xea>
 800609a:	4b97      	ldr	r3, [pc, #604]	; (80062f8 <_dtoa_r+0x2f8>)
 800609c:	9300      	str	r3, [sp, #0]
 800609e:	3308      	adds	r3, #8
 80060a0:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80060a2:	6013      	str	r3, [r2, #0]
 80060a4:	9800      	ldr	r0, [sp, #0]
 80060a6:	b013      	add	sp, #76	; 0x4c
 80060a8:	ecbd 8b04 	vpop	{d8-d9}
 80060ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80060b0:	4b90      	ldr	r3, [pc, #576]	; (80062f4 <_dtoa_r+0x2f4>)
 80060b2:	9300      	str	r3, [sp, #0]
 80060b4:	3303      	adds	r3, #3
 80060b6:	e7f3      	b.n	80060a0 <_dtoa_r+0xa0>
 80060b8:	ed9d 7b02 	vldr	d7, [sp, #8]
 80060bc:	2200      	movs	r2, #0
 80060be:	ec51 0b17 	vmov	r0, r1, d7
 80060c2:	eeb0 8a47 	vmov.f32	s16, s14
 80060c6:	eef0 8a67 	vmov.f32	s17, s15
 80060ca:	2300      	movs	r3, #0
 80060cc:	f7fa fd04 	bl	8000ad8 <__aeabi_dcmpeq>
 80060d0:	4681      	mov	r9, r0
 80060d2:	b160      	cbz	r0, 80060ee <_dtoa_r+0xee>
 80060d4:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80060d6:	2301      	movs	r3, #1
 80060d8:	6013      	str	r3, [r2, #0]
 80060da:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80060dc:	2b00      	cmp	r3, #0
 80060de:	f000 8568 	beq.w	8006bb2 <_dtoa_r+0xbb2>
 80060e2:	4b86      	ldr	r3, [pc, #536]	; (80062fc <_dtoa_r+0x2fc>)
 80060e4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80060e6:	6013      	str	r3, [r2, #0]
 80060e8:	3b01      	subs	r3, #1
 80060ea:	9300      	str	r3, [sp, #0]
 80060ec:	e7da      	b.n	80060a4 <_dtoa_r+0xa4>
 80060ee:	aa10      	add	r2, sp, #64	; 0x40
 80060f0:	a911      	add	r1, sp, #68	; 0x44
 80060f2:	4620      	mov	r0, r4
 80060f4:	eeb0 0a48 	vmov.f32	s0, s16
 80060f8:	eef0 0a68 	vmov.f32	s1, s17
 80060fc:	f001 f994 	bl	8007428 <__d2b>
 8006100:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8006104:	4682      	mov	sl, r0
 8006106:	2d00      	cmp	r5, #0
 8006108:	d07f      	beq.n	800620a <_dtoa_r+0x20a>
 800610a:	ee18 3a90 	vmov	r3, s17
 800610e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006112:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8006116:	ec51 0b18 	vmov	r0, r1, d8
 800611a:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800611e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8006122:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 8006126:	4619      	mov	r1, r3
 8006128:	2200      	movs	r2, #0
 800612a:	4b75      	ldr	r3, [pc, #468]	; (8006300 <_dtoa_r+0x300>)
 800612c:	f7fa f8b4 	bl	8000298 <__aeabi_dsub>
 8006130:	a367      	add	r3, pc, #412	; (adr r3, 80062d0 <_dtoa_r+0x2d0>)
 8006132:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006136:	f7fa fa67 	bl	8000608 <__aeabi_dmul>
 800613a:	a367      	add	r3, pc, #412	; (adr r3, 80062d8 <_dtoa_r+0x2d8>)
 800613c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006140:	f7fa f8ac 	bl	800029c <__adddf3>
 8006144:	4606      	mov	r6, r0
 8006146:	4628      	mov	r0, r5
 8006148:	460f      	mov	r7, r1
 800614a:	f7fa f9f3 	bl	8000534 <__aeabi_i2d>
 800614e:	a364      	add	r3, pc, #400	; (adr r3, 80062e0 <_dtoa_r+0x2e0>)
 8006150:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006154:	f7fa fa58 	bl	8000608 <__aeabi_dmul>
 8006158:	4602      	mov	r2, r0
 800615a:	460b      	mov	r3, r1
 800615c:	4630      	mov	r0, r6
 800615e:	4639      	mov	r1, r7
 8006160:	f7fa f89c 	bl	800029c <__adddf3>
 8006164:	4606      	mov	r6, r0
 8006166:	460f      	mov	r7, r1
 8006168:	f7fa fcfe 	bl	8000b68 <__aeabi_d2iz>
 800616c:	2200      	movs	r2, #0
 800616e:	4683      	mov	fp, r0
 8006170:	2300      	movs	r3, #0
 8006172:	4630      	mov	r0, r6
 8006174:	4639      	mov	r1, r7
 8006176:	f7fa fcb9 	bl	8000aec <__aeabi_dcmplt>
 800617a:	b148      	cbz	r0, 8006190 <_dtoa_r+0x190>
 800617c:	4658      	mov	r0, fp
 800617e:	f7fa f9d9 	bl	8000534 <__aeabi_i2d>
 8006182:	4632      	mov	r2, r6
 8006184:	463b      	mov	r3, r7
 8006186:	f7fa fca7 	bl	8000ad8 <__aeabi_dcmpeq>
 800618a:	b908      	cbnz	r0, 8006190 <_dtoa_r+0x190>
 800618c:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 8006190:	f1bb 0f16 	cmp.w	fp, #22
 8006194:	d857      	bhi.n	8006246 <_dtoa_r+0x246>
 8006196:	4b5b      	ldr	r3, [pc, #364]	; (8006304 <_dtoa_r+0x304>)
 8006198:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800619c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80061a0:	ec51 0b18 	vmov	r0, r1, d8
 80061a4:	f7fa fca2 	bl	8000aec <__aeabi_dcmplt>
 80061a8:	2800      	cmp	r0, #0
 80061aa:	d04e      	beq.n	800624a <_dtoa_r+0x24a>
 80061ac:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 80061b0:	2300      	movs	r3, #0
 80061b2:	930c      	str	r3, [sp, #48]	; 0x30
 80061b4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80061b6:	1b5b      	subs	r3, r3, r5
 80061b8:	1e5a      	subs	r2, r3, #1
 80061ba:	bf45      	ittet	mi
 80061bc:	f1c3 0301 	rsbmi	r3, r3, #1
 80061c0:	9305      	strmi	r3, [sp, #20]
 80061c2:	2300      	movpl	r3, #0
 80061c4:	2300      	movmi	r3, #0
 80061c6:	9206      	str	r2, [sp, #24]
 80061c8:	bf54      	ite	pl
 80061ca:	9305      	strpl	r3, [sp, #20]
 80061cc:	9306      	strmi	r3, [sp, #24]
 80061ce:	f1bb 0f00 	cmp.w	fp, #0
 80061d2:	db3c      	blt.n	800624e <_dtoa_r+0x24e>
 80061d4:	9b06      	ldr	r3, [sp, #24]
 80061d6:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 80061da:	445b      	add	r3, fp
 80061dc:	9306      	str	r3, [sp, #24]
 80061de:	2300      	movs	r3, #0
 80061e0:	9308      	str	r3, [sp, #32]
 80061e2:	9b07      	ldr	r3, [sp, #28]
 80061e4:	2b09      	cmp	r3, #9
 80061e6:	d868      	bhi.n	80062ba <_dtoa_r+0x2ba>
 80061e8:	2b05      	cmp	r3, #5
 80061ea:	bfc4      	itt	gt
 80061ec:	3b04      	subgt	r3, #4
 80061ee:	9307      	strgt	r3, [sp, #28]
 80061f0:	9b07      	ldr	r3, [sp, #28]
 80061f2:	f1a3 0302 	sub.w	r3, r3, #2
 80061f6:	bfcc      	ite	gt
 80061f8:	2500      	movgt	r5, #0
 80061fa:	2501      	movle	r5, #1
 80061fc:	2b03      	cmp	r3, #3
 80061fe:	f200 8085 	bhi.w	800630c <_dtoa_r+0x30c>
 8006202:	e8df f003 	tbb	[pc, r3]
 8006206:	3b2e      	.short	0x3b2e
 8006208:	5839      	.short	0x5839
 800620a:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800620e:	441d      	add	r5, r3
 8006210:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8006214:	2b20      	cmp	r3, #32
 8006216:	bfc1      	itttt	gt
 8006218:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800621c:	fa08 f803 	lslgt.w	r8, r8, r3
 8006220:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 8006224:	fa26 f303 	lsrgt.w	r3, r6, r3
 8006228:	bfd6      	itet	le
 800622a:	f1c3 0320 	rsble	r3, r3, #32
 800622e:	ea48 0003 	orrgt.w	r0, r8, r3
 8006232:	fa06 f003 	lslle.w	r0, r6, r3
 8006236:	f7fa f96d 	bl	8000514 <__aeabi_ui2d>
 800623a:	2201      	movs	r2, #1
 800623c:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 8006240:	3d01      	subs	r5, #1
 8006242:	920e      	str	r2, [sp, #56]	; 0x38
 8006244:	e76f      	b.n	8006126 <_dtoa_r+0x126>
 8006246:	2301      	movs	r3, #1
 8006248:	e7b3      	b.n	80061b2 <_dtoa_r+0x1b2>
 800624a:	900c      	str	r0, [sp, #48]	; 0x30
 800624c:	e7b2      	b.n	80061b4 <_dtoa_r+0x1b4>
 800624e:	9b05      	ldr	r3, [sp, #20]
 8006250:	eba3 030b 	sub.w	r3, r3, fp
 8006254:	9305      	str	r3, [sp, #20]
 8006256:	f1cb 0300 	rsb	r3, fp, #0
 800625a:	9308      	str	r3, [sp, #32]
 800625c:	2300      	movs	r3, #0
 800625e:	930b      	str	r3, [sp, #44]	; 0x2c
 8006260:	e7bf      	b.n	80061e2 <_dtoa_r+0x1e2>
 8006262:	2300      	movs	r3, #0
 8006264:	9309      	str	r3, [sp, #36]	; 0x24
 8006266:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006268:	2b00      	cmp	r3, #0
 800626a:	dc52      	bgt.n	8006312 <_dtoa_r+0x312>
 800626c:	2301      	movs	r3, #1
 800626e:	9301      	str	r3, [sp, #4]
 8006270:	9304      	str	r3, [sp, #16]
 8006272:	461a      	mov	r2, r3
 8006274:	920a      	str	r2, [sp, #40]	; 0x28
 8006276:	e00b      	b.n	8006290 <_dtoa_r+0x290>
 8006278:	2301      	movs	r3, #1
 800627a:	e7f3      	b.n	8006264 <_dtoa_r+0x264>
 800627c:	2300      	movs	r3, #0
 800627e:	9309      	str	r3, [sp, #36]	; 0x24
 8006280:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006282:	445b      	add	r3, fp
 8006284:	9301      	str	r3, [sp, #4]
 8006286:	3301      	adds	r3, #1
 8006288:	2b01      	cmp	r3, #1
 800628a:	9304      	str	r3, [sp, #16]
 800628c:	bfb8      	it	lt
 800628e:	2301      	movlt	r3, #1
 8006290:	69e0      	ldr	r0, [r4, #28]
 8006292:	2100      	movs	r1, #0
 8006294:	2204      	movs	r2, #4
 8006296:	f102 0614 	add.w	r6, r2, #20
 800629a:	429e      	cmp	r6, r3
 800629c:	d93d      	bls.n	800631a <_dtoa_r+0x31a>
 800629e:	6041      	str	r1, [r0, #4]
 80062a0:	4620      	mov	r0, r4
 80062a2:	f000 fd9f 	bl	8006de4 <_Balloc>
 80062a6:	9000      	str	r0, [sp, #0]
 80062a8:	2800      	cmp	r0, #0
 80062aa:	d139      	bne.n	8006320 <_dtoa_r+0x320>
 80062ac:	4b16      	ldr	r3, [pc, #88]	; (8006308 <_dtoa_r+0x308>)
 80062ae:	4602      	mov	r2, r0
 80062b0:	f240 11af 	movw	r1, #431	; 0x1af
 80062b4:	e6bd      	b.n	8006032 <_dtoa_r+0x32>
 80062b6:	2301      	movs	r3, #1
 80062b8:	e7e1      	b.n	800627e <_dtoa_r+0x27e>
 80062ba:	2501      	movs	r5, #1
 80062bc:	2300      	movs	r3, #0
 80062be:	9307      	str	r3, [sp, #28]
 80062c0:	9509      	str	r5, [sp, #36]	; 0x24
 80062c2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80062c6:	9301      	str	r3, [sp, #4]
 80062c8:	9304      	str	r3, [sp, #16]
 80062ca:	2200      	movs	r2, #0
 80062cc:	2312      	movs	r3, #18
 80062ce:	e7d1      	b.n	8006274 <_dtoa_r+0x274>
 80062d0:	636f4361 	.word	0x636f4361
 80062d4:	3fd287a7 	.word	0x3fd287a7
 80062d8:	8b60c8b3 	.word	0x8b60c8b3
 80062dc:	3fc68a28 	.word	0x3fc68a28
 80062e0:	509f79fb 	.word	0x509f79fb
 80062e4:	3fd34413 	.word	0x3fd34413
 80062e8:	08008061 	.word	0x08008061
 80062ec:	08008078 	.word	0x08008078
 80062f0:	7ff00000 	.word	0x7ff00000
 80062f4:	0800805d 	.word	0x0800805d
 80062f8:	08008054 	.word	0x08008054
 80062fc:	08008031 	.word	0x08008031
 8006300:	3ff80000 	.word	0x3ff80000
 8006304:	08008168 	.word	0x08008168
 8006308:	080080d0 	.word	0x080080d0
 800630c:	2301      	movs	r3, #1
 800630e:	9309      	str	r3, [sp, #36]	; 0x24
 8006310:	e7d7      	b.n	80062c2 <_dtoa_r+0x2c2>
 8006312:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006314:	9301      	str	r3, [sp, #4]
 8006316:	9304      	str	r3, [sp, #16]
 8006318:	e7ba      	b.n	8006290 <_dtoa_r+0x290>
 800631a:	3101      	adds	r1, #1
 800631c:	0052      	lsls	r2, r2, #1
 800631e:	e7ba      	b.n	8006296 <_dtoa_r+0x296>
 8006320:	69e3      	ldr	r3, [r4, #28]
 8006322:	9a00      	ldr	r2, [sp, #0]
 8006324:	601a      	str	r2, [r3, #0]
 8006326:	9b04      	ldr	r3, [sp, #16]
 8006328:	2b0e      	cmp	r3, #14
 800632a:	f200 80a8 	bhi.w	800647e <_dtoa_r+0x47e>
 800632e:	2d00      	cmp	r5, #0
 8006330:	f000 80a5 	beq.w	800647e <_dtoa_r+0x47e>
 8006334:	f1bb 0f00 	cmp.w	fp, #0
 8006338:	dd38      	ble.n	80063ac <_dtoa_r+0x3ac>
 800633a:	4bc0      	ldr	r3, [pc, #768]	; (800663c <_dtoa_r+0x63c>)
 800633c:	f00b 020f 	and.w	r2, fp, #15
 8006340:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006344:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8006348:	e9d3 6700 	ldrd	r6, r7, [r3]
 800634c:	ea4f 182b 	mov.w	r8, fp, asr #4
 8006350:	d019      	beq.n	8006386 <_dtoa_r+0x386>
 8006352:	4bbb      	ldr	r3, [pc, #748]	; (8006640 <_dtoa_r+0x640>)
 8006354:	ec51 0b18 	vmov	r0, r1, d8
 8006358:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800635c:	f7fa fa7e 	bl	800085c <__aeabi_ddiv>
 8006360:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006364:	f008 080f 	and.w	r8, r8, #15
 8006368:	2503      	movs	r5, #3
 800636a:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 8006640 <_dtoa_r+0x640>
 800636e:	f1b8 0f00 	cmp.w	r8, #0
 8006372:	d10a      	bne.n	800638a <_dtoa_r+0x38a>
 8006374:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006378:	4632      	mov	r2, r6
 800637a:	463b      	mov	r3, r7
 800637c:	f7fa fa6e 	bl	800085c <__aeabi_ddiv>
 8006380:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006384:	e02b      	b.n	80063de <_dtoa_r+0x3de>
 8006386:	2502      	movs	r5, #2
 8006388:	e7ef      	b.n	800636a <_dtoa_r+0x36a>
 800638a:	f018 0f01 	tst.w	r8, #1
 800638e:	d008      	beq.n	80063a2 <_dtoa_r+0x3a2>
 8006390:	4630      	mov	r0, r6
 8006392:	4639      	mov	r1, r7
 8006394:	e9d9 2300 	ldrd	r2, r3, [r9]
 8006398:	f7fa f936 	bl	8000608 <__aeabi_dmul>
 800639c:	3501      	adds	r5, #1
 800639e:	4606      	mov	r6, r0
 80063a0:	460f      	mov	r7, r1
 80063a2:	ea4f 0868 	mov.w	r8, r8, asr #1
 80063a6:	f109 0908 	add.w	r9, r9, #8
 80063aa:	e7e0      	b.n	800636e <_dtoa_r+0x36e>
 80063ac:	f000 809f 	beq.w	80064ee <_dtoa_r+0x4ee>
 80063b0:	f1cb 0600 	rsb	r6, fp, #0
 80063b4:	4ba1      	ldr	r3, [pc, #644]	; (800663c <_dtoa_r+0x63c>)
 80063b6:	4fa2      	ldr	r7, [pc, #648]	; (8006640 <_dtoa_r+0x640>)
 80063b8:	f006 020f 	and.w	r2, r6, #15
 80063bc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80063c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80063c4:	ec51 0b18 	vmov	r0, r1, d8
 80063c8:	f7fa f91e 	bl	8000608 <__aeabi_dmul>
 80063cc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80063d0:	1136      	asrs	r6, r6, #4
 80063d2:	2300      	movs	r3, #0
 80063d4:	2502      	movs	r5, #2
 80063d6:	2e00      	cmp	r6, #0
 80063d8:	d17e      	bne.n	80064d8 <_dtoa_r+0x4d8>
 80063da:	2b00      	cmp	r3, #0
 80063dc:	d1d0      	bne.n	8006380 <_dtoa_r+0x380>
 80063de:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80063e0:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 80063e4:	2b00      	cmp	r3, #0
 80063e6:	f000 8084 	beq.w	80064f2 <_dtoa_r+0x4f2>
 80063ea:	4b96      	ldr	r3, [pc, #600]	; (8006644 <_dtoa_r+0x644>)
 80063ec:	2200      	movs	r2, #0
 80063ee:	4640      	mov	r0, r8
 80063f0:	4649      	mov	r1, r9
 80063f2:	f7fa fb7b 	bl	8000aec <__aeabi_dcmplt>
 80063f6:	2800      	cmp	r0, #0
 80063f8:	d07b      	beq.n	80064f2 <_dtoa_r+0x4f2>
 80063fa:	9b04      	ldr	r3, [sp, #16]
 80063fc:	2b00      	cmp	r3, #0
 80063fe:	d078      	beq.n	80064f2 <_dtoa_r+0x4f2>
 8006400:	9b01      	ldr	r3, [sp, #4]
 8006402:	2b00      	cmp	r3, #0
 8006404:	dd39      	ble.n	800647a <_dtoa_r+0x47a>
 8006406:	4b90      	ldr	r3, [pc, #576]	; (8006648 <_dtoa_r+0x648>)
 8006408:	2200      	movs	r2, #0
 800640a:	4640      	mov	r0, r8
 800640c:	4649      	mov	r1, r9
 800640e:	f7fa f8fb 	bl	8000608 <__aeabi_dmul>
 8006412:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006416:	9e01      	ldr	r6, [sp, #4]
 8006418:	f10b 37ff 	add.w	r7, fp, #4294967295	; 0xffffffff
 800641c:	3501      	adds	r5, #1
 800641e:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8006422:	4628      	mov	r0, r5
 8006424:	f7fa f886 	bl	8000534 <__aeabi_i2d>
 8006428:	4642      	mov	r2, r8
 800642a:	464b      	mov	r3, r9
 800642c:	f7fa f8ec 	bl	8000608 <__aeabi_dmul>
 8006430:	4b86      	ldr	r3, [pc, #536]	; (800664c <_dtoa_r+0x64c>)
 8006432:	2200      	movs	r2, #0
 8006434:	f7f9 ff32 	bl	800029c <__adddf3>
 8006438:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800643c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006440:	9303      	str	r3, [sp, #12]
 8006442:	2e00      	cmp	r6, #0
 8006444:	d158      	bne.n	80064f8 <_dtoa_r+0x4f8>
 8006446:	4b82      	ldr	r3, [pc, #520]	; (8006650 <_dtoa_r+0x650>)
 8006448:	2200      	movs	r2, #0
 800644a:	4640      	mov	r0, r8
 800644c:	4649      	mov	r1, r9
 800644e:	f7f9 ff23 	bl	8000298 <__aeabi_dsub>
 8006452:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006456:	4680      	mov	r8, r0
 8006458:	4689      	mov	r9, r1
 800645a:	f7fa fb65 	bl	8000b28 <__aeabi_dcmpgt>
 800645e:	2800      	cmp	r0, #0
 8006460:	f040 8296 	bne.w	8006990 <_dtoa_r+0x990>
 8006464:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8006468:	4640      	mov	r0, r8
 800646a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800646e:	4649      	mov	r1, r9
 8006470:	f7fa fb3c 	bl	8000aec <__aeabi_dcmplt>
 8006474:	2800      	cmp	r0, #0
 8006476:	f040 8289 	bne.w	800698c <_dtoa_r+0x98c>
 800647a:	ed8d 8b02 	vstr	d8, [sp, #8]
 800647e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006480:	2b00      	cmp	r3, #0
 8006482:	f2c0 814e 	blt.w	8006722 <_dtoa_r+0x722>
 8006486:	f1bb 0f0e 	cmp.w	fp, #14
 800648a:	f300 814a 	bgt.w	8006722 <_dtoa_r+0x722>
 800648e:	4b6b      	ldr	r3, [pc, #428]	; (800663c <_dtoa_r+0x63c>)
 8006490:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8006494:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006498:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800649a:	2b00      	cmp	r3, #0
 800649c:	f280 80dc 	bge.w	8006658 <_dtoa_r+0x658>
 80064a0:	9b04      	ldr	r3, [sp, #16]
 80064a2:	2b00      	cmp	r3, #0
 80064a4:	f300 80d8 	bgt.w	8006658 <_dtoa_r+0x658>
 80064a8:	f040 826f 	bne.w	800698a <_dtoa_r+0x98a>
 80064ac:	4b68      	ldr	r3, [pc, #416]	; (8006650 <_dtoa_r+0x650>)
 80064ae:	2200      	movs	r2, #0
 80064b0:	4640      	mov	r0, r8
 80064b2:	4649      	mov	r1, r9
 80064b4:	f7fa f8a8 	bl	8000608 <__aeabi_dmul>
 80064b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80064bc:	f7fa fb2a 	bl	8000b14 <__aeabi_dcmpge>
 80064c0:	9e04      	ldr	r6, [sp, #16]
 80064c2:	4637      	mov	r7, r6
 80064c4:	2800      	cmp	r0, #0
 80064c6:	f040 8245 	bne.w	8006954 <_dtoa_r+0x954>
 80064ca:	9d00      	ldr	r5, [sp, #0]
 80064cc:	2331      	movs	r3, #49	; 0x31
 80064ce:	f805 3b01 	strb.w	r3, [r5], #1
 80064d2:	f10b 0b01 	add.w	fp, fp, #1
 80064d6:	e241      	b.n	800695c <_dtoa_r+0x95c>
 80064d8:	07f2      	lsls	r2, r6, #31
 80064da:	d505      	bpl.n	80064e8 <_dtoa_r+0x4e8>
 80064dc:	e9d7 2300 	ldrd	r2, r3, [r7]
 80064e0:	f7fa f892 	bl	8000608 <__aeabi_dmul>
 80064e4:	3501      	adds	r5, #1
 80064e6:	2301      	movs	r3, #1
 80064e8:	1076      	asrs	r6, r6, #1
 80064ea:	3708      	adds	r7, #8
 80064ec:	e773      	b.n	80063d6 <_dtoa_r+0x3d6>
 80064ee:	2502      	movs	r5, #2
 80064f0:	e775      	b.n	80063de <_dtoa_r+0x3de>
 80064f2:	9e04      	ldr	r6, [sp, #16]
 80064f4:	465f      	mov	r7, fp
 80064f6:	e792      	b.n	800641e <_dtoa_r+0x41e>
 80064f8:	9900      	ldr	r1, [sp, #0]
 80064fa:	4b50      	ldr	r3, [pc, #320]	; (800663c <_dtoa_r+0x63c>)
 80064fc:	ed9d 7b02 	vldr	d7, [sp, #8]
 8006500:	4431      	add	r1, r6
 8006502:	9102      	str	r1, [sp, #8]
 8006504:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006506:	eeb0 9a47 	vmov.f32	s18, s14
 800650a:	eef0 9a67 	vmov.f32	s19, s15
 800650e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8006512:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8006516:	2900      	cmp	r1, #0
 8006518:	d044      	beq.n	80065a4 <_dtoa_r+0x5a4>
 800651a:	494e      	ldr	r1, [pc, #312]	; (8006654 <_dtoa_r+0x654>)
 800651c:	2000      	movs	r0, #0
 800651e:	f7fa f99d 	bl	800085c <__aeabi_ddiv>
 8006522:	ec53 2b19 	vmov	r2, r3, d9
 8006526:	f7f9 feb7 	bl	8000298 <__aeabi_dsub>
 800652a:	9d00      	ldr	r5, [sp, #0]
 800652c:	ec41 0b19 	vmov	d9, r0, r1
 8006530:	4649      	mov	r1, r9
 8006532:	4640      	mov	r0, r8
 8006534:	f7fa fb18 	bl	8000b68 <__aeabi_d2iz>
 8006538:	4606      	mov	r6, r0
 800653a:	f7f9 fffb 	bl	8000534 <__aeabi_i2d>
 800653e:	4602      	mov	r2, r0
 8006540:	460b      	mov	r3, r1
 8006542:	4640      	mov	r0, r8
 8006544:	4649      	mov	r1, r9
 8006546:	f7f9 fea7 	bl	8000298 <__aeabi_dsub>
 800654a:	3630      	adds	r6, #48	; 0x30
 800654c:	f805 6b01 	strb.w	r6, [r5], #1
 8006550:	ec53 2b19 	vmov	r2, r3, d9
 8006554:	4680      	mov	r8, r0
 8006556:	4689      	mov	r9, r1
 8006558:	f7fa fac8 	bl	8000aec <__aeabi_dcmplt>
 800655c:	2800      	cmp	r0, #0
 800655e:	d164      	bne.n	800662a <_dtoa_r+0x62a>
 8006560:	4642      	mov	r2, r8
 8006562:	464b      	mov	r3, r9
 8006564:	4937      	ldr	r1, [pc, #220]	; (8006644 <_dtoa_r+0x644>)
 8006566:	2000      	movs	r0, #0
 8006568:	f7f9 fe96 	bl	8000298 <__aeabi_dsub>
 800656c:	ec53 2b19 	vmov	r2, r3, d9
 8006570:	f7fa fabc 	bl	8000aec <__aeabi_dcmplt>
 8006574:	2800      	cmp	r0, #0
 8006576:	f040 80b6 	bne.w	80066e6 <_dtoa_r+0x6e6>
 800657a:	9b02      	ldr	r3, [sp, #8]
 800657c:	429d      	cmp	r5, r3
 800657e:	f43f af7c 	beq.w	800647a <_dtoa_r+0x47a>
 8006582:	4b31      	ldr	r3, [pc, #196]	; (8006648 <_dtoa_r+0x648>)
 8006584:	ec51 0b19 	vmov	r0, r1, d9
 8006588:	2200      	movs	r2, #0
 800658a:	f7fa f83d 	bl	8000608 <__aeabi_dmul>
 800658e:	4b2e      	ldr	r3, [pc, #184]	; (8006648 <_dtoa_r+0x648>)
 8006590:	ec41 0b19 	vmov	d9, r0, r1
 8006594:	2200      	movs	r2, #0
 8006596:	4640      	mov	r0, r8
 8006598:	4649      	mov	r1, r9
 800659a:	f7fa f835 	bl	8000608 <__aeabi_dmul>
 800659e:	4680      	mov	r8, r0
 80065a0:	4689      	mov	r9, r1
 80065a2:	e7c5      	b.n	8006530 <_dtoa_r+0x530>
 80065a4:	ec51 0b17 	vmov	r0, r1, d7
 80065a8:	f7fa f82e 	bl	8000608 <__aeabi_dmul>
 80065ac:	9b02      	ldr	r3, [sp, #8]
 80065ae:	9d00      	ldr	r5, [sp, #0]
 80065b0:	930f      	str	r3, [sp, #60]	; 0x3c
 80065b2:	ec41 0b19 	vmov	d9, r0, r1
 80065b6:	4649      	mov	r1, r9
 80065b8:	4640      	mov	r0, r8
 80065ba:	f7fa fad5 	bl	8000b68 <__aeabi_d2iz>
 80065be:	4606      	mov	r6, r0
 80065c0:	f7f9 ffb8 	bl	8000534 <__aeabi_i2d>
 80065c4:	3630      	adds	r6, #48	; 0x30
 80065c6:	4602      	mov	r2, r0
 80065c8:	460b      	mov	r3, r1
 80065ca:	4640      	mov	r0, r8
 80065cc:	4649      	mov	r1, r9
 80065ce:	f7f9 fe63 	bl	8000298 <__aeabi_dsub>
 80065d2:	f805 6b01 	strb.w	r6, [r5], #1
 80065d6:	9b02      	ldr	r3, [sp, #8]
 80065d8:	429d      	cmp	r5, r3
 80065da:	4680      	mov	r8, r0
 80065dc:	4689      	mov	r9, r1
 80065de:	f04f 0200 	mov.w	r2, #0
 80065e2:	d124      	bne.n	800662e <_dtoa_r+0x62e>
 80065e4:	4b1b      	ldr	r3, [pc, #108]	; (8006654 <_dtoa_r+0x654>)
 80065e6:	ec51 0b19 	vmov	r0, r1, d9
 80065ea:	f7f9 fe57 	bl	800029c <__adddf3>
 80065ee:	4602      	mov	r2, r0
 80065f0:	460b      	mov	r3, r1
 80065f2:	4640      	mov	r0, r8
 80065f4:	4649      	mov	r1, r9
 80065f6:	f7fa fa97 	bl	8000b28 <__aeabi_dcmpgt>
 80065fa:	2800      	cmp	r0, #0
 80065fc:	d173      	bne.n	80066e6 <_dtoa_r+0x6e6>
 80065fe:	ec53 2b19 	vmov	r2, r3, d9
 8006602:	4914      	ldr	r1, [pc, #80]	; (8006654 <_dtoa_r+0x654>)
 8006604:	2000      	movs	r0, #0
 8006606:	f7f9 fe47 	bl	8000298 <__aeabi_dsub>
 800660a:	4602      	mov	r2, r0
 800660c:	460b      	mov	r3, r1
 800660e:	4640      	mov	r0, r8
 8006610:	4649      	mov	r1, r9
 8006612:	f7fa fa6b 	bl	8000aec <__aeabi_dcmplt>
 8006616:	2800      	cmp	r0, #0
 8006618:	f43f af2f 	beq.w	800647a <_dtoa_r+0x47a>
 800661c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800661e:	1e6b      	subs	r3, r5, #1
 8006620:	930f      	str	r3, [sp, #60]	; 0x3c
 8006622:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8006626:	2b30      	cmp	r3, #48	; 0x30
 8006628:	d0f8      	beq.n	800661c <_dtoa_r+0x61c>
 800662a:	46bb      	mov	fp, r7
 800662c:	e04a      	b.n	80066c4 <_dtoa_r+0x6c4>
 800662e:	4b06      	ldr	r3, [pc, #24]	; (8006648 <_dtoa_r+0x648>)
 8006630:	f7f9 ffea 	bl	8000608 <__aeabi_dmul>
 8006634:	4680      	mov	r8, r0
 8006636:	4689      	mov	r9, r1
 8006638:	e7bd      	b.n	80065b6 <_dtoa_r+0x5b6>
 800663a:	bf00      	nop
 800663c:	08008168 	.word	0x08008168
 8006640:	08008140 	.word	0x08008140
 8006644:	3ff00000 	.word	0x3ff00000
 8006648:	40240000 	.word	0x40240000
 800664c:	401c0000 	.word	0x401c0000
 8006650:	40140000 	.word	0x40140000
 8006654:	3fe00000 	.word	0x3fe00000
 8006658:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800665c:	9d00      	ldr	r5, [sp, #0]
 800665e:	4642      	mov	r2, r8
 8006660:	464b      	mov	r3, r9
 8006662:	4630      	mov	r0, r6
 8006664:	4639      	mov	r1, r7
 8006666:	f7fa f8f9 	bl	800085c <__aeabi_ddiv>
 800666a:	f7fa fa7d 	bl	8000b68 <__aeabi_d2iz>
 800666e:	9001      	str	r0, [sp, #4]
 8006670:	f7f9 ff60 	bl	8000534 <__aeabi_i2d>
 8006674:	4642      	mov	r2, r8
 8006676:	464b      	mov	r3, r9
 8006678:	f7f9 ffc6 	bl	8000608 <__aeabi_dmul>
 800667c:	4602      	mov	r2, r0
 800667e:	460b      	mov	r3, r1
 8006680:	4630      	mov	r0, r6
 8006682:	4639      	mov	r1, r7
 8006684:	f7f9 fe08 	bl	8000298 <__aeabi_dsub>
 8006688:	9e01      	ldr	r6, [sp, #4]
 800668a:	9f04      	ldr	r7, [sp, #16]
 800668c:	3630      	adds	r6, #48	; 0x30
 800668e:	f805 6b01 	strb.w	r6, [r5], #1
 8006692:	9e00      	ldr	r6, [sp, #0]
 8006694:	1bae      	subs	r6, r5, r6
 8006696:	42b7      	cmp	r7, r6
 8006698:	4602      	mov	r2, r0
 800669a:	460b      	mov	r3, r1
 800669c:	d134      	bne.n	8006708 <_dtoa_r+0x708>
 800669e:	f7f9 fdfd 	bl	800029c <__adddf3>
 80066a2:	4642      	mov	r2, r8
 80066a4:	464b      	mov	r3, r9
 80066a6:	4606      	mov	r6, r0
 80066a8:	460f      	mov	r7, r1
 80066aa:	f7fa fa3d 	bl	8000b28 <__aeabi_dcmpgt>
 80066ae:	b9c8      	cbnz	r0, 80066e4 <_dtoa_r+0x6e4>
 80066b0:	4642      	mov	r2, r8
 80066b2:	464b      	mov	r3, r9
 80066b4:	4630      	mov	r0, r6
 80066b6:	4639      	mov	r1, r7
 80066b8:	f7fa fa0e 	bl	8000ad8 <__aeabi_dcmpeq>
 80066bc:	b110      	cbz	r0, 80066c4 <_dtoa_r+0x6c4>
 80066be:	9b01      	ldr	r3, [sp, #4]
 80066c0:	07db      	lsls	r3, r3, #31
 80066c2:	d40f      	bmi.n	80066e4 <_dtoa_r+0x6e4>
 80066c4:	4651      	mov	r1, sl
 80066c6:	4620      	mov	r0, r4
 80066c8:	f000 fbcc 	bl	8006e64 <_Bfree>
 80066cc:	2300      	movs	r3, #0
 80066ce:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80066d0:	702b      	strb	r3, [r5, #0]
 80066d2:	f10b 0301 	add.w	r3, fp, #1
 80066d6:	6013      	str	r3, [r2, #0]
 80066d8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80066da:	2b00      	cmp	r3, #0
 80066dc:	f43f ace2 	beq.w	80060a4 <_dtoa_r+0xa4>
 80066e0:	601d      	str	r5, [r3, #0]
 80066e2:	e4df      	b.n	80060a4 <_dtoa_r+0xa4>
 80066e4:	465f      	mov	r7, fp
 80066e6:	462b      	mov	r3, r5
 80066e8:	461d      	mov	r5, r3
 80066ea:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80066ee:	2a39      	cmp	r2, #57	; 0x39
 80066f0:	d106      	bne.n	8006700 <_dtoa_r+0x700>
 80066f2:	9a00      	ldr	r2, [sp, #0]
 80066f4:	429a      	cmp	r2, r3
 80066f6:	d1f7      	bne.n	80066e8 <_dtoa_r+0x6e8>
 80066f8:	9900      	ldr	r1, [sp, #0]
 80066fa:	2230      	movs	r2, #48	; 0x30
 80066fc:	3701      	adds	r7, #1
 80066fe:	700a      	strb	r2, [r1, #0]
 8006700:	781a      	ldrb	r2, [r3, #0]
 8006702:	3201      	adds	r2, #1
 8006704:	701a      	strb	r2, [r3, #0]
 8006706:	e790      	b.n	800662a <_dtoa_r+0x62a>
 8006708:	4ba3      	ldr	r3, [pc, #652]	; (8006998 <_dtoa_r+0x998>)
 800670a:	2200      	movs	r2, #0
 800670c:	f7f9 ff7c 	bl	8000608 <__aeabi_dmul>
 8006710:	2200      	movs	r2, #0
 8006712:	2300      	movs	r3, #0
 8006714:	4606      	mov	r6, r0
 8006716:	460f      	mov	r7, r1
 8006718:	f7fa f9de 	bl	8000ad8 <__aeabi_dcmpeq>
 800671c:	2800      	cmp	r0, #0
 800671e:	d09e      	beq.n	800665e <_dtoa_r+0x65e>
 8006720:	e7d0      	b.n	80066c4 <_dtoa_r+0x6c4>
 8006722:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006724:	2a00      	cmp	r2, #0
 8006726:	f000 80ca 	beq.w	80068be <_dtoa_r+0x8be>
 800672a:	9a07      	ldr	r2, [sp, #28]
 800672c:	2a01      	cmp	r2, #1
 800672e:	f300 80ad 	bgt.w	800688c <_dtoa_r+0x88c>
 8006732:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006734:	2a00      	cmp	r2, #0
 8006736:	f000 80a5 	beq.w	8006884 <_dtoa_r+0x884>
 800673a:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800673e:	9e08      	ldr	r6, [sp, #32]
 8006740:	9d05      	ldr	r5, [sp, #20]
 8006742:	9a05      	ldr	r2, [sp, #20]
 8006744:	441a      	add	r2, r3
 8006746:	9205      	str	r2, [sp, #20]
 8006748:	9a06      	ldr	r2, [sp, #24]
 800674a:	2101      	movs	r1, #1
 800674c:	441a      	add	r2, r3
 800674e:	4620      	mov	r0, r4
 8006750:	9206      	str	r2, [sp, #24]
 8006752:	f000 fc3d 	bl	8006fd0 <__i2b>
 8006756:	4607      	mov	r7, r0
 8006758:	b165      	cbz	r5, 8006774 <_dtoa_r+0x774>
 800675a:	9b06      	ldr	r3, [sp, #24]
 800675c:	2b00      	cmp	r3, #0
 800675e:	dd09      	ble.n	8006774 <_dtoa_r+0x774>
 8006760:	42ab      	cmp	r3, r5
 8006762:	9a05      	ldr	r2, [sp, #20]
 8006764:	bfa8      	it	ge
 8006766:	462b      	movge	r3, r5
 8006768:	1ad2      	subs	r2, r2, r3
 800676a:	9205      	str	r2, [sp, #20]
 800676c:	9a06      	ldr	r2, [sp, #24]
 800676e:	1aed      	subs	r5, r5, r3
 8006770:	1ad3      	subs	r3, r2, r3
 8006772:	9306      	str	r3, [sp, #24]
 8006774:	9b08      	ldr	r3, [sp, #32]
 8006776:	b1f3      	cbz	r3, 80067b6 <_dtoa_r+0x7b6>
 8006778:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800677a:	2b00      	cmp	r3, #0
 800677c:	f000 80a3 	beq.w	80068c6 <_dtoa_r+0x8c6>
 8006780:	2e00      	cmp	r6, #0
 8006782:	dd10      	ble.n	80067a6 <_dtoa_r+0x7a6>
 8006784:	4639      	mov	r1, r7
 8006786:	4632      	mov	r2, r6
 8006788:	4620      	mov	r0, r4
 800678a:	f000 fce1 	bl	8007150 <__pow5mult>
 800678e:	4652      	mov	r2, sl
 8006790:	4601      	mov	r1, r0
 8006792:	4607      	mov	r7, r0
 8006794:	4620      	mov	r0, r4
 8006796:	f000 fc31 	bl	8006ffc <__multiply>
 800679a:	4651      	mov	r1, sl
 800679c:	4680      	mov	r8, r0
 800679e:	4620      	mov	r0, r4
 80067a0:	f000 fb60 	bl	8006e64 <_Bfree>
 80067a4:	46c2      	mov	sl, r8
 80067a6:	9b08      	ldr	r3, [sp, #32]
 80067a8:	1b9a      	subs	r2, r3, r6
 80067aa:	d004      	beq.n	80067b6 <_dtoa_r+0x7b6>
 80067ac:	4651      	mov	r1, sl
 80067ae:	4620      	mov	r0, r4
 80067b0:	f000 fcce 	bl	8007150 <__pow5mult>
 80067b4:	4682      	mov	sl, r0
 80067b6:	2101      	movs	r1, #1
 80067b8:	4620      	mov	r0, r4
 80067ba:	f000 fc09 	bl	8006fd0 <__i2b>
 80067be:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80067c0:	2b00      	cmp	r3, #0
 80067c2:	4606      	mov	r6, r0
 80067c4:	f340 8081 	ble.w	80068ca <_dtoa_r+0x8ca>
 80067c8:	461a      	mov	r2, r3
 80067ca:	4601      	mov	r1, r0
 80067cc:	4620      	mov	r0, r4
 80067ce:	f000 fcbf 	bl	8007150 <__pow5mult>
 80067d2:	9b07      	ldr	r3, [sp, #28]
 80067d4:	2b01      	cmp	r3, #1
 80067d6:	4606      	mov	r6, r0
 80067d8:	dd7a      	ble.n	80068d0 <_dtoa_r+0x8d0>
 80067da:	f04f 0800 	mov.w	r8, #0
 80067de:	6933      	ldr	r3, [r6, #16]
 80067e0:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 80067e4:	6918      	ldr	r0, [r3, #16]
 80067e6:	f000 fba5 	bl	8006f34 <__hi0bits>
 80067ea:	f1c0 0020 	rsb	r0, r0, #32
 80067ee:	9b06      	ldr	r3, [sp, #24]
 80067f0:	4418      	add	r0, r3
 80067f2:	f010 001f 	ands.w	r0, r0, #31
 80067f6:	f000 8094 	beq.w	8006922 <_dtoa_r+0x922>
 80067fa:	f1c0 0320 	rsb	r3, r0, #32
 80067fe:	2b04      	cmp	r3, #4
 8006800:	f340 8085 	ble.w	800690e <_dtoa_r+0x90e>
 8006804:	9b05      	ldr	r3, [sp, #20]
 8006806:	f1c0 001c 	rsb	r0, r0, #28
 800680a:	4403      	add	r3, r0
 800680c:	9305      	str	r3, [sp, #20]
 800680e:	9b06      	ldr	r3, [sp, #24]
 8006810:	4403      	add	r3, r0
 8006812:	4405      	add	r5, r0
 8006814:	9306      	str	r3, [sp, #24]
 8006816:	9b05      	ldr	r3, [sp, #20]
 8006818:	2b00      	cmp	r3, #0
 800681a:	dd05      	ble.n	8006828 <_dtoa_r+0x828>
 800681c:	4651      	mov	r1, sl
 800681e:	461a      	mov	r2, r3
 8006820:	4620      	mov	r0, r4
 8006822:	f000 fcef 	bl	8007204 <__lshift>
 8006826:	4682      	mov	sl, r0
 8006828:	9b06      	ldr	r3, [sp, #24]
 800682a:	2b00      	cmp	r3, #0
 800682c:	dd05      	ble.n	800683a <_dtoa_r+0x83a>
 800682e:	4631      	mov	r1, r6
 8006830:	461a      	mov	r2, r3
 8006832:	4620      	mov	r0, r4
 8006834:	f000 fce6 	bl	8007204 <__lshift>
 8006838:	4606      	mov	r6, r0
 800683a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800683c:	2b00      	cmp	r3, #0
 800683e:	d072      	beq.n	8006926 <_dtoa_r+0x926>
 8006840:	4631      	mov	r1, r6
 8006842:	4650      	mov	r0, sl
 8006844:	f000 fd4a 	bl	80072dc <__mcmp>
 8006848:	2800      	cmp	r0, #0
 800684a:	da6c      	bge.n	8006926 <_dtoa_r+0x926>
 800684c:	2300      	movs	r3, #0
 800684e:	4651      	mov	r1, sl
 8006850:	220a      	movs	r2, #10
 8006852:	4620      	mov	r0, r4
 8006854:	f000 fb28 	bl	8006ea8 <__multadd>
 8006858:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800685a:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 800685e:	4682      	mov	sl, r0
 8006860:	2b00      	cmp	r3, #0
 8006862:	f000 81b0 	beq.w	8006bc6 <_dtoa_r+0xbc6>
 8006866:	2300      	movs	r3, #0
 8006868:	4639      	mov	r1, r7
 800686a:	220a      	movs	r2, #10
 800686c:	4620      	mov	r0, r4
 800686e:	f000 fb1b 	bl	8006ea8 <__multadd>
 8006872:	9b01      	ldr	r3, [sp, #4]
 8006874:	2b00      	cmp	r3, #0
 8006876:	4607      	mov	r7, r0
 8006878:	f300 8096 	bgt.w	80069a8 <_dtoa_r+0x9a8>
 800687c:	9b07      	ldr	r3, [sp, #28]
 800687e:	2b02      	cmp	r3, #2
 8006880:	dc59      	bgt.n	8006936 <_dtoa_r+0x936>
 8006882:	e091      	b.n	80069a8 <_dtoa_r+0x9a8>
 8006884:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006886:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800688a:	e758      	b.n	800673e <_dtoa_r+0x73e>
 800688c:	9b04      	ldr	r3, [sp, #16]
 800688e:	1e5e      	subs	r6, r3, #1
 8006890:	9b08      	ldr	r3, [sp, #32]
 8006892:	42b3      	cmp	r3, r6
 8006894:	bfbf      	itttt	lt
 8006896:	9b08      	ldrlt	r3, [sp, #32]
 8006898:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 800689a:	9608      	strlt	r6, [sp, #32]
 800689c:	1af3      	sublt	r3, r6, r3
 800689e:	bfb4      	ite	lt
 80068a0:	18d2      	addlt	r2, r2, r3
 80068a2:	1b9e      	subge	r6, r3, r6
 80068a4:	9b04      	ldr	r3, [sp, #16]
 80068a6:	bfbc      	itt	lt
 80068a8:	920b      	strlt	r2, [sp, #44]	; 0x2c
 80068aa:	2600      	movlt	r6, #0
 80068ac:	2b00      	cmp	r3, #0
 80068ae:	bfb7      	itett	lt
 80068b0:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 80068b4:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 80068b8:	1a9d      	sublt	r5, r3, r2
 80068ba:	2300      	movlt	r3, #0
 80068bc:	e741      	b.n	8006742 <_dtoa_r+0x742>
 80068be:	9e08      	ldr	r6, [sp, #32]
 80068c0:	9d05      	ldr	r5, [sp, #20]
 80068c2:	9f09      	ldr	r7, [sp, #36]	; 0x24
 80068c4:	e748      	b.n	8006758 <_dtoa_r+0x758>
 80068c6:	9a08      	ldr	r2, [sp, #32]
 80068c8:	e770      	b.n	80067ac <_dtoa_r+0x7ac>
 80068ca:	9b07      	ldr	r3, [sp, #28]
 80068cc:	2b01      	cmp	r3, #1
 80068ce:	dc19      	bgt.n	8006904 <_dtoa_r+0x904>
 80068d0:	9b02      	ldr	r3, [sp, #8]
 80068d2:	b9bb      	cbnz	r3, 8006904 <_dtoa_r+0x904>
 80068d4:	9b03      	ldr	r3, [sp, #12]
 80068d6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80068da:	b99b      	cbnz	r3, 8006904 <_dtoa_r+0x904>
 80068dc:	9b03      	ldr	r3, [sp, #12]
 80068de:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80068e2:	0d1b      	lsrs	r3, r3, #20
 80068e4:	051b      	lsls	r3, r3, #20
 80068e6:	b183      	cbz	r3, 800690a <_dtoa_r+0x90a>
 80068e8:	9b05      	ldr	r3, [sp, #20]
 80068ea:	3301      	adds	r3, #1
 80068ec:	9305      	str	r3, [sp, #20]
 80068ee:	9b06      	ldr	r3, [sp, #24]
 80068f0:	3301      	adds	r3, #1
 80068f2:	9306      	str	r3, [sp, #24]
 80068f4:	f04f 0801 	mov.w	r8, #1
 80068f8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80068fa:	2b00      	cmp	r3, #0
 80068fc:	f47f af6f 	bne.w	80067de <_dtoa_r+0x7de>
 8006900:	2001      	movs	r0, #1
 8006902:	e774      	b.n	80067ee <_dtoa_r+0x7ee>
 8006904:	f04f 0800 	mov.w	r8, #0
 8006908:	e7f6      	b.n	80068f8 <_dtoa_r+0x8f8>
 800690a:	4698      	mov	r8, r3
 800690c:	e7f4      	b.n	80068f8 <_dtoa_r+0x8f8>
 800690e:	d082      	beq.n	8006816 <_dtoa_r+0x816>
 8006910:	9a05      	ldr	r2, [sp, #20]
 8006912:	331c      	adds	r3, #28
 8006914:	441a      	add	r2, r3
 8006916:	9205      	str	r2, [sp, #20]
 8006918:	9a06      	ldr	r2, [sp, #24]
 800691a:	441a      	add	r2, r3
 800691c:	441d      	add	r5, r3
 800691e:	9206      	str	r2, [sp, #24]
 8006920:	e779      	b.n	8006816 <_dtoa_r+0x816>
 8006922:	4603      	mov	r3, r0
 8006924:	e7f4      	b.n	8006910 <_dtoa_r+0x910>
 8006926:	9b04      	ldr	r3, [sp, #16]
 8006928:	2b00      	cmp	r3, #0
 800692a:	dc37      	bgt.n	800699c <_dtoa_r+0x99c>
 800692c:	9b07      	ldr	r3, [sp, #28]
 800692e:	2b02      	cmp	r3, #2
 8006930:	dd34      	ble.n	800699c <_dtoa_r+0x99c>
 8006932:	9b04      	ldr	r3, [sp, #16]
 8006934:	9301      	str	r3, [sp, #4]
 8006936:	9b01      	ldr	r3, [sp, #4]
 8006938:	b963      	cbnz	r3, 8006954 <_dtoa_r+0x954>
 800693a:	4631      	mov	r1, r6
 800693c:	2205      	movs	r2, #5
 800693e:	4620      	mov	r0, r4
 8006940:	f000 fab2 	bl	8006ea8 <__multadd>
 8006944:	4601      	mov	r1, r0
 8006946:	4606      	mov	r6, r0
 8006948:	4650      	mov	r0, sl
 800694a:	f000 fcc7 	bl	80072dc <__mcmp>
 800694e:	2800      	cmp	r0, #0
 8006950:	f73f adbb 	bgt.w	80064ca <_dtoa_r+0x4ca>
 8006954:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006956:	9d00      	ldr	r5, [sp, #0]
 8006958:	ea6f 0b03 	mvn.w	fp, r3
 800695c:	f04f 0800 	mov.w	r8, #0
 8006960:	4631      	mov	r1, r6
 8006962:	4620      	mov	r0, r4
 8006964:	f000 fa7e 	bl	8006e64 <_Bfree>
 8006968:	2f00      	cmp	r7, #0
 800696a:	f43f aeab 	beq.w	80066c4 <_dtoa_r+0x6c4>
 800696e:	f1b8 0f00 	cmp.w	r8, #0
 8006972:	d005      	beq.n	8006980 <_dtoa_r+0x980>
 8006974:	45b8      	cmp	r8, r7
 8006976:	d003      	beq.n	8006980 <_dtoa_r+0x980>
 8006978:	4641      	mov	r1, r8
 800697a:	4620      	mov	r0, r4
 800697c:	f000 fa72 	bl	8006e64 <_Bfree>
 8006980:	4639      	mov	r1, r7
 8006982:	4620      	mov	r0, r4
 8006984:	f000 fa6e 	bl	8006e64 <_Bfree>
 8006988:	e69c      	b.n	80066c4 <_dtoa_r+0x6c4>
 800698a:	2600      	movs	r6, #0
 800698c:	4637      	mov	r7, r6
 800698e:	e7e1      	b.n	8006954 <_dtoa_r+0x954>
 8006990:	46bb      	mov	fp, r7
 8006992:	4637      	mov	r7, r6
 8006994:	e599      	b.n	80064ca <_dtoa_r+0x4ca>
 8006996:	bf00      	nop
 8006998:	40240000 	.word	0x40240000
 800699c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800699e:	2b00      	cmp	r3, #0
 80069a0:	f000 80c8 	beq.w	8006b34 <_dtoa_r+0xb34>
 80069a4:	9b04      	ldr	r3, [sp, #16]
 80069a6:	9301      	str	r3, [sp, #4]
 80069a8:	2d00      	cmp	r5, #0
 80069aa:	dd05      	ble.n	80069b8 <_dtoa_r+0x9b8>
 80069ac:	4639      	mov	r1, r7
 80069ae:	462a      	mov	r2, r5
 80069b0:	4620      	mov	r0, r4
 80069b2:	f000 fc27 	bl	8007204 <__lshift>
 80069b6:	4607      	mov	r7, r0
 80069b8:	f1b8 0f00 	cmp.w	r8, #0
 80069bc:	d05b      	beq.n	8006a76 <_dtoa_r+0xa76>
 80069be:	6879      	ldr	r1, [r7, #4]
 80069c0:	4620      	mov	r0, r4
 80069c2:	f000 fa0f 	bl	8006de4 <_Balloc>
 80069c6:	4605      	mov	r5, r0
 80069c8:	b928      	cbnz	r0, 80069d6 <_dtoa_r+0x9d6>
 80069ca:	4b83      	ldr	r3, [pc, #524]	; (8006bd8 <_dtoa_r+0xbd8>)
 80069cc:	4602      	mov	r2, r0
 80069ce:	f240 21ef 	movw	r1, #751	; 0x2ef
 80069d2:	f7ff bb2e 	b.w	8006032 <_dtoa_r+0x32>
 80069d6:	693a      	ldr	r2, [r7, #16]
 80069d8:	3202      	adds	r2, #2
 80069da:	0092      	lsls	r2, r2, #2
 80069dc:	f107 010c 	add.w	r1, r7, #12
 80069e0:	300c      	adds	r0, #12
 80069e2:	f000 ffab 	bl	800793c <memcpy>
 80069e6:	2201      	movs	r2, #1
 80069e8:	4629      	mov	r1, r5
 80069ea:	4620      	mov	r0, r4
 80069ec:	f000 fc0a 	bl	8007204 <__lshift>
 80069f0:	9b00      	ldr	r3, [sp, #0]
 80069f2:	3301      	adds	r3, #1
 80069f4:	9304      	str	r3, [sp, #16]
 80069f6:	e9dd 2300 	ldrd	r2, r3, [sp]
 80069fa:	4413      	add	r3, r2
 80069fc:	9308      	str	r3, [sp, #32]
 80069fe:	9b02      	ldr	r3, [sp, #8]
 8006a00:	f003 0301 	and.w	r3, r3, #1
 8006a04:	46b8      	mov	r8, r7
 8006a06:	9306      	str	r3, [sp, #24]
 8006a08:	4607      	mov	r7, r0
 8006a0a:	9b04      	ldr	r3, [sp, #16]
 8006a0c:	4631      	mov	r1, r6
 8006a0e:	3b01      	subs	r3, #1
 8006a10:	4650      	mov	r0, sl
 8006a12:	9301      	str	r3, [sp, #4]
 8006a14:	f7ff fa69 	bl	8005eea <quorem>
 8006a18:	4641      	mov	r1, r8
 8006a1a:	9002      	str	r0, [sp, #8]
 8006a1c:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8006a20:	4650      	mov	r0, sl
 8006a22:	f000 fc5b 	bl	80072dc <__mcmp>
 8006a26:	463a      	mov	r2, r7
 8006a28:	9005      	str	r0, [sp, #20]
 8006a2a:	4631      	mov	r1, r6
 8006a2c:	4620      	mov	r0, r4
 8006a2e:	f000 fc71 	bl	8007314 <__mdiff>
 8006a32:	68c2      	ldr	r2, [r0, #12]
 8006a34:	4605      	mov	r5, r0
 8006a36:	bb02      	cbnz	r2, 8006a7a <_dtoa_r+0xa7a>
 8006a38:	4601      	mov	r1, r0
 8006a3a:	4650      	mov	r0, sl
 8006a3c:	f000 fc4e 	bl	80072dc <__mcmp>
 8006a40:	4602      	mov	r2, r0
 8006a42:	4629      	mov	r1, r5
 8006a44:	4620      	mov	r0, r4
 8006a46:	9209      	str	r2, [sp, #36]	; 0x24
 8006a48:	f000 fa0c 	bl	8006e64 <_Bfree>
 8006a4c:	9b07      	ldr	r3, [sp, #28]
 8006a4e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006a50:	9d04      	ldr	r5, [sp, #16]
 8006a52:	ea43 0102 	orr.w	r1, r3, r2
 8006a56:	9b06      	ldr	r3, [sp, #24]
 8006a58:	4319      	orrs	r1, r3
 8006a5a:	d110      	bne.n	8006a7e <_dtoa_r+0xa7e>
 8006a5c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8006a60:	d029      	beq.n	8006ab6 <_dtoa_r+0xab6>
 8006a62:	9b05      	ldr	r3, [sp, #20]
 8006a64:	2b00      	cmp	r3, #0
 8006a66:	dd02      	ble.n	8006a6e <_dtoa_r+0xa6e>
 8006a68:	9b02      	ldr	r3, [sp, #8]
 8006a6a:	f103 0931 	add.w	r9, r3, #49	; 0x31
 8006a6e:	9b01      	ldr	r3, [sp, #4]
 8006a70:	f883 9000 	strb.w	r9, [r3]
 8006a74:	e774      	b.n	8006960 <_dtoa_r+0x960>
 8006a76:	4638      	mov	r0, r7
 8006a78:	e7ba      	b.n	80069f0 <_dtoa_r+0x9f0>
 8006a7a:	2201      	movs	r2, #1
 8006a7c:	e7e1      	b.n	8006a42 <_dtoa_r+0xa42>
 8006a7e:	9b05      	ldr	r3, [sp, #20]
 8006a80:	2b00      	cmp	r3, #0
 8006a82:	db04      	blt.n	8006a8e <_dtoa_r+0xa8e>
 8006a84:	9907      	ldr	r1, [sp, #28]
 8006a86:	430b      	orrs	r3, r1
 8006a88:	9906      	ldr	r1, [sp, #24]
 8006a8a:	430b      	orrs	r3, r1
 8006a8c:	d120      	bne.n	8006ad0 <_dtoa_r+0xad0>
 8006a8e:	2a00      	cmp	r2, #0
 8006a90:	dded      	ble.n	8006a6e <_dtoa_r+0xa6e>
 8006a92:	4651      	mov	r1, sl
 8006a94:	2201      	movs	r2, #1
 8006a96:	4620      	mov	r0, r4
 8006a98:	f000 fbb4 	bl	8007204 <__lshift>
 8006a9c:	4631      	mov	r1, r6
 8006a9e:	4682      	mov	sl, r0
 8006aa0:	f000 fc1c 	bl	80072dc <__mcmp>
 8006aa4:	2800      	cmp	r0, #0
 8006aa6:	dc03      	bgt.n	8006ab0 <_dtoa_r+0xab0>
 8006aa8:	d1e1      	bne.n	8006a6e <_dtoa_r+0xa6e>
 8006aaa:	f019 0f01 	tst.w	r9, #1
 8006aae:	d0de      	beq.n	8006a6e <_dtoa_r+0xa6e>
 8006ab0:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8006ab4:	d1d8      	bne.n	8006a68 <_dtoa_r+0xa68>
 8006ab6:	9a01      	ldr	r2, [sp, #4]
 8006ab8:	2339      	movs	r3, #57	; 0x39
 8006aba:	7013      	strb	r3, [r2, #0]
 8006abc:	462b      	mov	r3, r5
 8006abe:	461d      	mov	r5, r3
 8006ac0:	3b01      	subs	r3, #1
 8006ac2:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8006ac6:	2a39      	cmp	r2, #57	; 0x39
 8006ac8:	d06c      	beq.n	8006ba4 <_dtoa_r+0xba4>
 8006aca:	3201      	adds	r2, #1
 8006acc:	701a      	strb	r2, [r3, #0]
 8006ace:	e747      	b.n	8006960 <_dtoa_r+0x960>
 8006ad0:	2a00      	cmp	r2, #0
 8006ad2:	dd07      	ble.n	8006ae4 <_dtoa_r+0xae4>
 8006ad4:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8006ad8:	d0ed      	beq.n	8006ab6 <_dtoa_r+0xab6>
 8006ada:	9a01      	ldr	r2, [sp, #4]
 8006adc:	f109 0301 	add.w	r3, r9, #1
 8006ae0:	7013      	strb	r3, [r2, #0]
 8006ae2:	e73d      	b.n	8006960 <_dtoa_r+0x960>
 8006ae4:	9b04      	ldr	r3, [sp, #16]
 8006ae6:	9a08      	ldr	r2, [sp, #32]
 8006ae8:	f803 9c01 	strb.w	r9, [r3, #-1]
 8006aec:	4293      	cmp	r3, r2
 8006aee:	d043      	beq.n	8006b78 <_dtoa_r+0xb78>
 8006af0:	4651      	mov	r1, sl
 8006af2:	2300      	movs	r3, #0
 8006af4:	220a      	movs	r2, #10
 8006af6:	4620      	mov	r0, r4
 8006af8:	f000 f9d6 	bl	8006ea8 <__multadd>
 8006afc:	45b8      	cmp	r8, r7
 8006afe:	4682      	mov	sl, r0
 8006b00:	f04f 0300 	mov.w	r3, #0
 8006b04:	f04f 020a 	mov.w	r2, #10
 8006b08:	4641      	mov	r1, r8
 8006b0a:	4620      	mov	r0, r4
 8006b0c:	d107      	bne.n	8006b1e <_dtoa_r+0xb1e>
 8006b0e:	f000 f9cb 	bl	8006ea8 <__multadd>
 8006b12:	4680      	mov	r8, r0
 8006b14:	4607      	mov	r7, r0
 8006b16:	9b04      	ldr	r3, [sp, #16]
 8006b18:	3301      	adds	r3, #1
 8006b1a:	9304      	str	r3, [sp, #16]
 8006b1c:	e775      	b.n	8006a0a <_dtoa_r+0xa0a>
 8006b1e:	f000 f9c3 	bl	8006ea8 <__multadd>
 8006b22:	4639      	mov	r1, r7
 8006b24:	4680      	mov	r8, r0
 8006b26:	2300      	movs	r3, #0
 8006b28:	220a      	movs	r2, #10
 8006b2a:	4620      	mov	r0, r4
 8006b2c:	f000 f9bc 	bl	8006ea8 <__multadd>
 8006b30:	4607      	mov	r7, r0
 8006b32:	e7f0      	b.n	8006b16 <_dtoa_r+0xb16>
 8006b34:	9b04      	ldr	r3, [sp, #16]
 8006b36:	9301      	str	r3, [sp, #4]
 8006b38:	9d00      	ldr	r5, [sp, #0]
 8006b3a:	4631      	mov	r1, r6
 8006b3c:	4650      	mov	r0, sl
 8006b3e:	f7ff f9d4 	bl	8005eea <quorem>
 8006b42:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8006b46:	9b00      	ldr	r3, [sp, #0]
 8006b48:	f805 9b01 	strb.w	r9, [r5], #1
 8006b4c:	1aea      	subs	r2, r5, r3
 8006b4e:	9b01      	ldr	r3, [sp, #4]
 8006b50:	4293      	cmp	r3, r2
 8006b52:	dd07      	ble.n	8006b64 <_dtoa_r+0xb64>
 8006b54:	4651      	mov	r1, sl
 8006b56:	2300      	movs	r3, #0
 8006b58:	220a      	movs	r2, #10
 8006b5a:	4620      	mov	r0, r4
 8006b5c:	f000 f9a4 	bl	8006ea8 <__multadd>
 8006b60:	4682      	mov	sl, r0
 8006b62:	e7ea      	b.n	8006b3a <_dtoa_r+0xb3a>
 8006b64:	9b01      	ldr	r3, [sp, #4]
 8006b66:	2b00      	cmp	r3, #0
 8006b68:	bfc8      	it	gt
 8006b6a:	461d      	movgt	r5, r3
 8006b6c:	9b00      	ldr	r3, [sp, #0]
 8006b6e:	bfd8      	it	le
 8006b70:	2501      	movle	r5, #1
 8006b72:	441d      	add	r5, r3
 8006b74:	f04f 0800 	mov.w	r8, #0
 8006b78:	4651      	mov	r1, sl
 8006b7a:	2201      	movs	r2, #1
 8006b7c:	4620      	mov	r0, r4
 8006b7e:	f000 fb41 	bl	8007204 <__lshift>
 8006b82:	4631      	mov	r1, r6
 8006b84:	4682      	mov	sl, r0
 8006b86:	f000 fba9 	bl	80072dc <__mcmp>
 8006b8a:	2800      	cmp	r0, #0
 8006b8c:	dc96      	bgt.n	8006abc <_dtoa_r+0xabc>
 8006b8e:	d102      	bne.n	8006b96 <_dtoa_r+0xb96>
 8006b90:	f019 0f01 	tst.w	r9, #1
 8006b94:	d192      	bne.n	8006abc <_dtoa_r+0xabc>
 8006b96:	462b      	mov	r3, r5
 8006b98:	461d      	mov	r5, r3
 8006b9a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006b9e:	2a30      	cmp	r2, #48	; 0x30
 8006ba0:	d0fa      	beq.n	8006b98 <_dtoa_r+0xb98>
 8006ba2:	e6dd      	b.n	8006960 <_dtoa_r+0x960>
 8006ba4:	9a00      	ldr	r2, [sp, #0]
 8006ba6:	429a      	cmp	r2, r3
 8006ba8:	d189      	bne.n	8006abe <_dtoa_r+0xabe>
 8006baa:	f10b 0b01 	add.w	fp, fp, #1
 8006bae:	2331      	movs	r3, #49	; 0x31
 8006bb0:	e796      	b.n	8006ae0 <_dtoa_r+0xae0>
 8006bb2:	4b0a      	ldr	r3, [pc, #40]	; (8006bdc <_dtoa_r+0xbdc>)
 8006bb4:	f7ff ba99 	b.w	80060ea <_dtoa_r+0xea>
 8006bb8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006bba:	2b00      	cmp	r3, #0
 8006bbc:	f47f aa6d 	bne.w	800609a <_dtoa_r+0x9a>
 8006bc0:	4b07      	ldr	r3, [pc, #28]	; (8006be0 <_dtoa_r+0xbe0>)
 8006bc2:	f7ff ba92 	b.w	80060ea <_dtoa_r+0xea>
 8006bc6:	9b01      	ldr	r3, [sp, #4]
 8006bc8:	2b00      	cmp	r3, #0
 8006bca:	dcb5      	bgt.n	8006b38 <_dtoa_r+0xb38>
 8006bcc:	9b07      	ldr	r3, [sp, #28]
 8006bce:	2b02      	cmp	r3, #2
 8006bd0:	f73f aeb1 	bgt.w	8006936 <_dtoa_r+0x936>
 8006bd4:	e7b0      	b.n	8006b38 <_dtoa_r+0xb38>
 8006bd6:	bf00      	nop
 8006bd8:	080080d0 	.word	0x080080d0
 8006bdc:	08008030 	.word	0x08008030
 8006be0:	08008054 	.word	0x08008054

08006be4 <_free_r>:
 8006be4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8006be6:	2900      	cmp	r1, #0
 8006be8:	d044      	beq.n	8006c74 <_free_r+0x90>
 8006bea:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006bee:	9001      	str	r0, [sp, #4]
 8006bf0:	2b00      	cmp	r3, #0
 8006bf2:	f1a1 0404 	sub.w	r4, r1, #4
 8006bf6:	bfb8      	it	lt
 8006bf8:	18e4      	addlt	r4, r4, r3
 8006bfa:	f000 f8e7 	bl	8006dcc <__malloc_lock>
 8006bfe:	4a1e      	ldr	r2, [pc, #120]	; (8006c78 <_free_r+0x94>)
 8006c00:	9801      	ldr	r0, [sp, #4]
 8006c02:	6813      	ldr	r3, [r2, #0]
 8006c04:	b933      	cbnz	r3, 8006c14 <_free_r+0x30>
 8006c06:	6063      	str	r3, [r4, #4]
 8006c08:	6014      	str	r4, [r2, #0]
 8006c0a:	b003      	add	sp, #12
 8006c0c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006c10:	f000 b8e2 	b.w	8006dd8 <__malloc_unlock>
 8006c14:	42a3      	cmp	r3, r4
 8006c16:	d908      	bls.n	8006c2a <_free_r+0x46>
 8006c18:	6825      	ldr	r5, [r4, #0]
 8006c1a:	1961      	adds	r1, r4, r5
 8006c1c:	428b      	cmp	r3, r1
 8006c1e:	bf01      	itttt	eq
 8006c20:	6819      	ldreq	r1, [r3, #0]
 8006c22:	685b      	ldreq	r3, [r3, #4]
 8006c24:	1949      	addeq	r1, r1, r5
 8006c26:	6021      	streq	r1, [r4, #0]
 8006c28:	e7ed      	b.n	8006c06 <_free_r+0x22>
 8006c2a:	461a      	mov	r2, r3
 8006c2c:	685b      	ldr	r3, [r3, #4]
 8006c2e:	b10b      	cbz	r3, 8006c34 <_free_r+0x50>
 8006c30:	42a3      	cmp	r3, r4
 8006c32:	d9fa      	bls.n	8006c2a <_free_r+0x46>
 8006c34:	6811      	ldr	r1, [r2, #0]
 8006c36:	1855      	adds	r5, r2, r1
 8006c38:	42a5      	cmp	r5, r4
 8006c3a:	d10b      	bne.n	8006c54 <_free_r+0x70>
 8006c3c:	6824      	ldr	r4, [r4, #0]
 8006c3e:	4421      	add	r1, r4
 8006c40:	1854      	adds	r4, r2, r1
 8006c42:	42a3      	cmp	r3, r4
 8006c44:	6011      	str	r1, [r2, #0]
 8006c46:	d1e0      	bne.n	8006c0a <_free_r+0x26>
 8006c48:	681c      	ldr	r4, [r3, #0]
 8006c4a:	685b      	ldr	r3, [r3, #4]
 8006c4c:	6053      	str	r3, [r2, #4]
 8006c4e:	440c      	add	r4, r1
 8006c50:	6014      	str	r4, [r2, #0]
 8006c52:	e7da      	b.n	8006c0a <_free_r+0x26>
 8006c54:	d902      	bls.n	8006c5c <_free_r+0x78>
 8006c56:	230c      	movs	r3, #12
 8006c58:	6003      	str	r3, [r0, #0]
 8006c5a:	e7d6      	b.n	8006c0a <_free_r+0x26>
 8006c5c:	6825      	ldr	r5, [r4, #0]
 8006c5e:	1961      	adds	r1, r4, r5
 8006c60:	428b      	cmp	r3, r1
 8006c62:	bf04      	itt	eq
 8006c64:	6819      	ldreq	r1, [r3, #0]
 8006c66:	685b      	ldreq	r3, [r3, #4]
 8006c68:	6063      	str	r3, [r4, #4]
 8006c6a:	bf04      	itt	eq
 8006c6c:	1949      	addeq	r1, r1, r5
 8006c6e:	6021      	streq	r1, [r4, #0]
 8006c70:	6054      	str	r4, [r2, #4]
 8006c72:	e7ca      	b.n	8006c0a <_free_r+0x26>
 8006c74:	b003      	add	sp, #12
 8006c76:	bd30      	pop	{r4, r5, pc}
 8006c78:	20000510 	.word	0x20000510

08006c7c <malloc>:
 8006c7c:	4b02      	ldr	r3, [pc, #8]	; (8006c88 <malloc+0xc>)
 8006c7e:	4601      	mov	r1, r0
 8006c80:	6818      	ldr	r0, [r3, #0]
 8006c82:	f000 b823 	b.w	8006ccc <_malloc_r>
 8006c86:	bf00      	nop
 8006c88:	20000064 	.word	0x20000064

08006c8c <sbrk_aligned>:
 8006c8c:	b570      	push	{r4, r5, r6, lr}
 8006c8e:	4e0e      	ldr	r6, [pc, #56]	; (8006cc8 <sbrk_aligned+0x3c>)
 8006c90:	460c      	mov	r4, r1
 8006c92:	6831      	ldr	r1, [r6, #0]
 8006c94:	4605      	mov	r5, r0
 8006c96:	b911      	cbnz	r1, 8006c9e <sbrk_aligned+0x12>
 8006c98:	f000 fe40 	bl	800791c <_sbrk_r>
 8006c9c:	6030      	str	r0, [r6, #0]
 8006c9e:	4621      	mov	r1, r4
 8006ca0:	4628      	mov	r0, r5
 8006ca2:	f000 fe3b 	bl	800791c <_sbrk_r>
 8006ca6:	1c43      	adds	r3, r0, #1
 8006ca8:	d00a      	beq.n	8006cc0 <sbrk_aligned+0x34>
 8006caa:	1cc4      	adds	r4, r0, #3
 8006cac:	f024 0403 	bic.w	r4, r4, #3
 8006cb0:	42a0      	cmp	r0, r4
 8006cb2:	d007      	beq.n	8006cc4 <sbrk_aligned+0x38>
 8006cb4:	1a21      	subs	r1, r4, r0
 8006cb6:	4628      	mov	r0, r5
 8006cb8:	f000 fe30 	bl	800791c <_sbrk_r>
 8006cbc:	3001      	adds	r0, #1
 8006cbe:	d101      	bne.n	8006cc4 <sbrk_aligned+0x38>
 8006cc0:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8006cc4:	4620      	mov	r0, r4
 8006cc6:	bd70      	pop	{r4, r5, r6, pc}
 8006cc8:	20000514 	.word	0x20000514

08006ccc <_malloc_r>:
 8006ccc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006cd0:	1ccd      	adds	r5, r1, #3
 8006cd2:	f025 0503 	bic.w	r5, r5, #3
 8006cd6:	3508      	adds	r5, #8
 8006cd8:	2d0c      	cmp	r5, #12
 8006cda:	bf38      	it	cc
 8006cdc:	250c      	movcc	r5, #12
 8006cde:	2d00      	cmp	r5, #0
 8006ce0:	4607      	mov	r7, r0
 8006ce2:	db01      	blt.n	8006ce8 <_malloc_r+0x1c>
 8006ce4:	42a9      	cmp	r1, r5
 8006ce6:	d905      	bls.n	8006cf4 <_malloc_r+0x28>
 8006ce8:	230c      	movs	r3, #12
 8006cea:	603b      	str	r3, [r7, #0]
 8006cec:	2600      	movs	r6, #0
 8006cee:	4630      	mov	r0, r6
 8006cf0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006cf4:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8006dc8 <_malloc_r+0xfc>
 8006cf8:	f000 f868 	bl	8006dcc <__malloc_lock>
 8006cfc:	f8d8 3000 	ldr.w	r3, [r8]
 8006d00:	461c      	mov	r4, r3
 8006d02:	bb5c      	cbnz	r4, 8006d5c <_malloc_r+0x90>
 8006d04:	4629      	mov	r1, r5
 8006d06:	4638      	mov	r0, r7
 8006d08:	f7ff ffc0 	bl	8006c8c <sbrk_aligned>
 8006d0c:	1c43      	adds	r3, r0, #1
 8006d0e:	4604      	mov	r4, r0
 8006d10:	d155      	bne.n	8006dbe <_malloc_r+0xf2>
 8006d12:	f8d8 4000 	ldr.w	r4, [r8]
 8006d16:	4626      	mov	r6, r4
 8006d18:	2e00      	cmp	r6, #0
 8006d1a:	d145      	bne.n	8006da8 <_malloc_r+0xdc>
 8006d1c:	2c00      	cmp	r4, #0
 8006d1e:	d048      	beq.n	8006db2 <_malloc_r+0xe6>
 8006d20:	6823      	ldr	r3, [r4, #0]
 8006d22:	4631      	mov	r1, r6
 8006d24:	4638      	mov	r0, r7
 8006d26:	eb04 0903 	add.w	r9, r4, r3
 8006d2a:	f000 fdf7 	bl	800791c <_sbrk_r>
 8006d2e:	4581      	cmp	r9, r0
 8006d30:	d13f      	bne.n	8006db2 <_malloc_r+0xe6>
 8006d32:	6821      	ldr	r1, [r4, #0]
 8006d34:	1a6d      	subs	r5, r5, r1
 8006d36:	4629      	mov	r1, r5
 8006d38:	4638      	mov	r0, r7
 8006d3a:	f7ff ffa7 	bl	8006c8c <sbrk_aligned>
 8006d3e:	3001      	adds	r0, #1
 8006d40:	d037      	beq.n	8006db2 <_malloc_r+0xe6>
 8006d42:	6823      	ldr	r3, [r4, #0]
 8006d44:	442b      	add	r3, r5
 8006d46:	6023      	str	r3, [r4, #0]
 8006d48:	f8d8 3000 	ldr.w	r3, [r8]
 8006d4c:	2b00      	cmp	r3, #0
 8006d4e:	d038      	beq.n	8006dc2 <_malloc_r+0xf6>
 8006d50:	685a      	ldr	r2, [r3, #4]
 8006d52:	42a2      	cmp	r2, r4
 8006d54:	d12b      	bne.n	8006dae <_malloc_r+0xe2>
 8006d56:	2200      	movs	r2, #0
 8006d58:	605a      	str	r2, [r3, #4]
 8006d5a:	e00f      	b.n	8006d7c <_malloc_r+0xb0>
 8006d5c:	6822      	ldr	r2, [r4, #0]
 8006d5e:	1b52      	subs	r2, r2, r5
 8006d60:	d41f      	bmi.n	8006da2 <_malloc_r+0xd6>
 8006d62:	2a0b      	cmp	r2, #11
 8006d64:	d917      	bls.n	8006d96 <_malloc_r+0xca>
 8006d66:	1961      	adds	r1, r4, r5
 8006d68:	42a3      	cmp	r3, r4
 8006d6a:	6025      	str	r5, [r4, #0]
 8006d6c:	bf18      	it	ne
 8006d6e:	6059      	strne	r1, [r3, #4]
 8006d70:	6863      	ldr	r3, [r4, #4]
 8006d72:	bf08      	it	eq
 8006d74:	f8c8 1000 	streq.w	r1, [r8]
 8006d78:	5162      	str	r2, [r4, r5]
 8006d7a:	604b      	str	r3, [r1, #4]
 8006d7c:	4638      	mov	r0, r7
 8006d7e:	f104 060b 	add.w	r6, r4, #11
 8006d82:	f000 f829 	bl	8006dd8 <__malloc_unlock>
 8006d86:	f026 0607 	bic.w	r6, r6, #7
 8006d8a:	1d23      	adds	r3, r4, #4
 8006d8c:	1af2      	subs	r2, r6, r3
 8006d8e:	d0ae      	beq.n	8006cee <_malloc_r+0x22>
 8006d90:	1b9b      	subs	r3, r3, r6
 8006d92:	50a3      	str	r3, [r4, r2]
 8006d94:	e7ab      	b.n	8006cee <_malloc_r+0x22>
 8006d96:	42a3      	cmp	r3, r4
 8006d98:	6862      	ldr	r2, [r4, #4]
 8006d9a:	d1dd      	bne.n	8006d58 <_malloc_r+0x8c>
 8006d9c:	f8c8 2000 	str.w	r2, [r8]
 8006da0:	e7ec      	b.n	8006d7c <_malloc_r+0xb0>
 8006da2:	4623      	mov	r3, r4
 8006da4:	6864      	ldr	r4, [r4, #4]
 8006da6:	e7ac      	b.n	8006d02 <_malloc_r+0x36>
 8006da8:	4634      	mov	r4, r6
 8006daa:	6876      	ldr	r6, [r6, #4]
 8006dac:	e7b4      	b.n	8006d18 <_malloc_r+0x4c>
 8006dae:	4613      	mov	r3, r2
 8006db0:	e7cc      	b.n	8006d4c <_malloc_r+0x80>
 8006db2:	230c      	movs	r3, #12
 8006db4:	603b      	str	r3, [r7, #0]
 8006db6:	4638      	mov	r0, r7
 8006db8:	f000 f80e 	bl	8006dd8 <__malloc_unlock>
 8006dbc:	e797      	b.n	8006cee <_malloc_r+0x22>
 8006dbe:	6025      	str	r5, [r4, #0]
 8006dc0:	e7dc      	b.n	8006d7c <_malloc_r+0xb0>
 8006dc2:	605b      	str	r3, [r3, #4]
 8006dc4:	deff      	udf	#255	; 0xff
 8006dc6:	bf00      	nop
 8006dc8:	20000510 	.word	0x20000510

08006dcc <__malloc_lock>:
 8006dcc:	4801      	ldr	r0, [pc, #4]	; (8006dd4 <__malloc_lock+0x8>)
 8006dce:	f7ff b88a 	b.w	8005ee6 <__retarget_lock_acquire_recursive>
 8006dd2:	bf00      	nop
 8006dd4:	2000050c 	.word	0x2000050c

08006dd8 <__malloc_unlock>:
 8006dd8:	4801      	ldr	r0, [pc, #4]	; (8006de0 <__malloc_unlock+0x8>)
 8006dda:	f7ff b885 	b.w	8005ee8 <__retarget_lock_release_recursive>
 8006dde:	bf00      	nop
 8006de0:	2000050c 	.word	0x2000050c

08006de4 <_Balloc>:
 8006de4:	b570      	push	{r4, r5, r6, lr}
 8006de6:	69c6      	ldr	r6, [r0, #28]
 8006de8:	4604      	mov	r4, r0
 8006dea:	460d      	mov	r5, r1
 8006dec:	b976      	cbnz	r6, 8006e0c <_Balloc+0x28>
 8006dee:	2010      	movs	r0, #16
 8006df0:	f7ff ff44 	bl	8006c7c <malloc>
 8006df4:	4602      	mov	r2, r0
 8006df6:	61e0      	str	r0, [r4, #28]
 8006df8:	b920      	cbnz	r0, 8006e04 <_Balloc+0x20>
 8006dfa:	4b18      	ldr	r3, [pc, #96]	; (8006e5c <_Balloc+0x78>)
 8006dfc:	4818      	ldr	r0, [pc, #96]	; (8006e60 <_Balloc+0x7c>)
 8006dfe:	216b      	movs	r1, #107	; 0x6b
 8006e00:	f000 fdaa 	bl	8007958 <__assert_func>
 8006e04:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006e08:	6006      	str	r6, [r0, #0]
 8006e0a:	60c6      	str	r6, [r0, #12]
 8006e0c:	69e6      	ldr	r6, [r4, #28]
 8006e0e:	68f3      	ldr	r3, [r6, #12]
 8006e10:	b183      	cbz	r3, 8006e34 <_Balloc+0x50>
 8006e12:	69e3      	ldr	r3, [r4, #28]
 8006e14:	68db      	ldr	r3, [r3, #12]
 8006e16:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8006e1a:	b9b8      	cbnz	r0, 8006e4c <_Balloc+0x68>
 8006e1c:	2101      	movs	r1, #1
 8006e1e:	fa01 f605 	lsl.w	r6, r1, r5
 8006e22:	1d72      	adds	r2, r6, #5
 8006e24:	0092      	lsls	r2, r2, #2
 8006e26:	4620      	mov	r0, r4
 8006e28:	f000 fdb4 	bl	8007994 <_calloc_r>
 8006e2c:	b160      	cbz	r0, 8006e48 <_Balloc+0x64>
 8006e2e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8006e32:	e00e      	b.n	8006e52 <_Balloc+0x6e>
 8006e34:	2221      	movs	r2, #33	; 0x21
 8006e36:	2104      	movs	r1, #4
 8006e38:	4620      	mov	r0, r4
 8006e3a:	f000 fdab 	bl	8007994 <_calloc_r>
 8006e3e:	69e3      	ldr	r3, [r4, #28]
 8006e40:	60f0      	str	r0, [r6, #12]
 8006e42:	68db      	ldr	r3, [r3, #12]
 8006e44:	2b00      	cmp	r3, #0
 8006e46:	d1e4      	bne.n	8006e12 <_Balloc+0x2e>
 8006e48:	2000      	movs	r0, #0
 8006e4a:	bd70      	pop	{r4, r5, r6, pc}
 8006e4c:	6802      	ldr	r2, [r0, #0]
 8006e4e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8006e52:	2300      	movs	r3, #0
 8006e54:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006e58:	e7f7      	b.n	8006e4a <_Balloc+0x66>
 8006e5a:	bf00      	nop
 8006e5c:	08008061 	.word	0x08008061
 8006e60:	080080e1 	.word	0x080080e1

08006e64 <_Bfree>:
 8006e64:	b570      	push	{r4, r5, r6, lr}
 8006e66:	69c6      	ldr	r6, [r0, #28]
 8006e68:	4605      	mov	r5, r0
 8006e6a:	460c      	mov	r4, r1
 8006e6c:	b976      	cbnz	r6, 8006e8c <_Bfree+0x28>
 8006e6e:	2010      	movs	r0, #16
 8006e70:	f7ff ff04 	bl	8006c7c <malloc>
 8006e74:	4602      	mov	r2, r0
 8006e76:	61e8      	str	r0, [r5, #28]
 8006e78:	b920      	cbnz	r0, 8006e84 <_Bfree+0x20>
 8006e7a:	4b09      	ldr	r3, [pc, #36]	; (8006ea0 <_Bfree+0x3c>)
 8006e7c:	4809      	ldr	r0, [pc, #36]	; (8006ea4 <_Bfree+0x40>)
 8006e7e:	218f      	movs	r1, #143	; 0x8f
 8006e80:	f000 fd6a 	bl	8007958 <__assert_func>
 8006e84:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006e88:	6006      	str	r6, [r0, #0]
 8006e8a:	60c6      	str	r6, [r0, #12]
 8006e8c:	b13c      	cbz	r4, 8006e9e <_Bfree+0x3a>
 8006e8e:	69eb      	ldr	r3, [r5, #28]
 8006e90:	6862      	ldr	r2, [r4, #4]
 8006e92:	68db      	ldr	r3, [r3, #12]
 8006e94:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006e98:	6021      	str	r1, [r4, #0]
 8006e9a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8006e9e:	bd70      	pop	{r4, r5, r6, pc}
 8006ea0:	08008061 	.word	0x08008061
 8006ea4:	080080e1 	.word	0x080080e1

08006ea8 <__multadd>:
 8006ea8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006eac:	690d      	ldr	r5, [r1, #16]
 8006eae:	4607      	mov	r7, r0
 8006eb0:	460c      	mov	r4, r1
 8006eb2:	461e      	mov	r6, r3
 8006eb4:	f101 0c14 	add.w	ip, r1, #20
 8006eb8:	2000      	movs	r0, #0
 8006eba:	f8dc 3000 	ldr.w	r3, [ip]
 8006ebe:	b299      	uxth	r1, r3
 8006ec0:	fb02 6101 	mla	r1, r2, r1, r6
 8006ec4:	0c1e      	lsrs	r6, r3, #16
 8006ec6:	0c0b      	lsrs	r3, r1, #16
 8006ec8:	fb02 3306 	mla	r3, r2, r6, r3
 8006ecc:	b289      	uxth	r1, r1
 8006ece:	3001      	adds	r0, #1
 8006ed0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8006ed4:	4285      	cmp	r5, r0
 8006ed6:	f84c 1b04 	str.w	r1, [ip], #4
 8006eda:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8006ede:	dcec      	bgt.n	8006eba <__multadd+0x12>
 8006ee0:	b30e      	cbz	r6, 8006f26 <__multadd+0x7e>
 8006ee2:	68a3      	ldr	r3, [r4, #8]
 8006ee4:	42ab      	cmp	r3, r5
 8006ee6:	dc19      	bgt.n	8006f1c <__multadd+0x74>
 8006ee8:	6861      	ldr	r1, [r4, #4]
 8006eea:	4638      	mov	r0, r7
 8006eec:	3101      	adds	r1, #1
 8006eee:	f7ff ff79 	bl	8006de4 <_Balloc>
 8006ef2:	4680      	mov	r8, r0
 8006ef4:	b928      	cbnz	r0, 8006f02 <__multadd+0x5a>
 8006ef6:	4602      	mov	r2, r0
 8006ef8:	4b0c      	ldr	r3, [pc, #48]	; (8006f2c <__multadd+0x84>)
 8006efa:	480d      	ldr	r0, [pc, #52]	; (8006f30 <__multadd+0x88>)
 8006efc:	21ba      	movs	r1, #186	; 0xba
 8006efe:	f000 fd2b 	bl	8007958 <__assert_func>
 8006f02:	6922      	ldr	r2, [r4, #16]
 8006f04:	3202      	adds	r2, #2
 8006f06:	f104 010c 	add.w	r1, r4, #12
 8006f0a:	0092      	lsls	r2, r2, #2
 8006f0c:	300c      	adds	r0, #12
 8006f0e:	f000 fd15 	bl	800793c <memcpy>
 8006f12:	4621      	mov	r1, r4
 8006f14:	4638      	mov	r0, r7
 8006f16:	f7ff ffa5 	bl	8006e64 <_Bfree>
 8006f1a:	4644      	mov	r4, r8
 8006f1c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006f20:	3501      	adds	r5, #1
 8006f22:	615e      	str	r6, [r3, #20]
 8006f24:	6125      	str	r5, [r4, #16]
 8006f26:	4620      	mov	r0, r4
 8006f28:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006f2c:	080080d0 	.word	0x080080d0
 8006f30:	080080e1 	.word	0x080080e1

08006f34 <__hi0bits>:
 8006f34:	0c03      	lsrs	r3, r0, #16
 8006f36:	041b      	lsls	r3, r3, #16
 8006f38:	b9d3      	cbnz	r3, 8006f70 <__hi0bits+0x3c>
 8006f3a:	0400      	lsls	r0, r0, #16
 8006f3c:	2310      	movs	r3, #16
 8006f3e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8006f42:	bf04      	itt	eq
 8006f44:	0200      	lsleq	r0, r0, #8
 8006f46:	3308      	addeq	r3, #8
 8006f48:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8006f4c:	bf04      	itt	eq
 8006f4e:	0100      	lsleq	r0, r0, #4
 8006f50:	3304      	addeq	r3, #4
 8006f52:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8006f56:	bf04      	itt	eq
 8006f58:	0080      	lsleq	r0, r0, #2
 8006f5a:	3302      	addeq	r3, #2
 8006f5c:	2800      	cmp	r0, #0
 8006f5e:	db05      	blt.n	8006f6c <__hi0bits+0x38>
 8006f60:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8006f64:	f103 0301 	add.w	r3, r3, #1
 8006f68:	bf08      	it	eq
 8006f6a:	2320      	moveq	r3, #32
 8006f6c:	4618      	mov	r0, r3
 8006f6e:	4770      	bx	lr
 8006f70:	2300      	movs	r3, #0
 8006f72:	e7e4      	b.n	8006f3e <__hi0bits+0xa>

08006f74 <__lo0bits>:
 8006f74:	6803      	ldr	r3, [r0, #0]
 8006f76:	f013 0207 	ands.w	r2, r3, #7
 8006f7a:	d00c      	beq.n	8006f96 <__lo0bits+0x22>
 8006f7c:	07d9      	lsls	r1, r3, #31
 8006f7e:	d422      	bmi.n	8006fc6 <__lo0bits+0x52>
 8006f80:	079a      	lsls	r2, r3, #30
 8006f82:	bf49      	itett	mi
 8006f84:	085b      	lsrmi	r3, r3, #1
 8006f86:	089b      	lsrpl	r3, r3, #2
 8006f88:	6003      	strmi	r3, [r0, #0]
 8006f8a:	2201      	movmi	r2, #1
 8006f8c:	bf5c      	itt	pl
 8006f8e:	6003      	strpl	r3, [r0, #0]
 8006f90:	2202      	movpl	r2, #2
 8006f92:	4610      	mov	r0, r2
 8006f94:	4770      	bx	lr
 8006f96:	b299      	uxth	r1, r3
 8006f98:	b909      	cbnz	r1, 8006f9e <__lo0bits+0x2a>
 8006f9a:	0c1b      	lsrs	r3, r3, #16
 8006f9c:	2210      	movs	r2, #16
 8006f9e:	b2d9      	uxtb	r1, r3
 8006fa0:	b909      	cbnz	r1, 8006fa6 <__lo0bits+0x32>
 8006fa2:	3208      	adds	r2, #8
 8006fa4:	0a1b      	lsrs	r3, r3, #8
 8006fa6:	0719      	lsls	r1, r3, #28
 8006fa8:	bf04      	itt	eq
 8006faa:	091b      	lsreq	r3, r3, #4
 8006fac:	3204      	addeq	r2, #4
 8006fae:	0799      	lsls	r1, r3, #30
 8006fb0:	bf04      	itt	eq
 8006fb2:	089b      	lsreq	r3, r3, #2
 8006fb4:	3202      	addeq	r2, #2
 8006fb6:	07d9      	lsls	r1, r3, #31
 8006fb8:	d403      	bmi.n	8006fc2 <__lo0bits+0x4e>
 8006fba:	085b      	lsrs	r3, r3, #1
 8006fbc:	f102 0201 	add.w	r2, r2, #1
 8006fc0:	d003      	beq.n	8006fca <__lo0bits+0x56>
 8006fc2:	6003      	str	r3, [r0, #0]
 8006fc4:	e7e5      	b.n	8006f92 <__lo0bits+0x1e>
 8006fc6:	2200      	movs	r2, #0
 8006fc8:	e7e3      	b.n	8006f92 <__lo0bits+0x1e>
 8006fca:	2220      	movs	r2, #32
 8006fcc:	e7e1      	b.n	8006f92 <__lo0bits+0x1e>
	...

08006fd0 <__i2b>:
 8006fd0:	b510      	push	{r4, lr}
 8006fd2:	460c      	mov	r4, r1
 8006fd4:	2101      	movs	r1, #1
 8006fd6:	f7ff ff05 	bl	8006de4 <_Balloc>
 8006fda:	4602      	mov	r2, r0
 8006fdc:	b928      	cbnz	r0, 8006fea <__i2b+0x1a>
 8006fde:	4b05      	ldr	r3, [pc, #20]	; (8006ff4 <__i2b+0x24>)
 8006fe0:	4805      	ldr	r0, [pc, #20]	; (8006ff8 <__i2b+0x28>)
 8006fe2:	f240 1145 	movw	r1, #325	; 0x145
 8006fe6:	f000 fcb7 	bl	8007958 <__assert_func>
 8006fea:	2301      	movs	r3, #1
 8006fec:	6144      	str	r4, [r0, #20]
 8006fee:	6103      	str	r3, [r0, #16]
 8006ff0:	bd10      	pop	{r4, pc}
 8006ff2:	bf00      	nop
 8006ff4:	080080d0 	.word	0x080080d0
 8006ff8:	080080e1 	.word	0x080080e1

08006ffc <__multiply>:
 8006ffc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007000:	4691      	mov	r9, r2
 8007002:	690a      	ldr	r2, [r1, #16]
 8007004:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8007008:	429a      	cmp	r2, r3
 800700a:	bfb8      	it	lt
 800700c:	460b      	movlt	r3, r1
 800700e:	460c      	mov	r4, r1
 8007010:	bfbc      	itt	lt
 8007012:	464c      	movlt	r4, r9
 8007014:	4699      	movlt	r9, r3
 8007016:	6927      	ldr	r7, [r4, #16]
 8007018:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800701c:	68a3      	ldr	r3, [r4, #8]
 800701e:	6861      	ldr	r1, [r4, #4]
 8007020:	eb07 060a 	add.w	r6, r7, sl
 8007024:	42b3      	cmp	r3, r6
 8007026:	b085      	sub	sp, #20
 8007028:	bfb8      	it	lt
 800702a:	3101      	addlt	r1, #1
 800702c:	f7ff feda 	bl	8006de4 <_Balloc>
 8007030:	b930      	cbnz	r0, 8007040 <__multiply+0x44>
 8007032:	4602      	mov	r2, r0
 8007034:	4b44      	ldr	r3, [pc, #272]	; (8007148 <__multiply+0x14c>)
 8007036:	4845      	ldr	r0, [pc, #276]	; (800714c <__multiply+0x150>)
 8007038:	f44f 71b1 	mov.w	r1, #354	; 0x162
 800703c:	f000 fc8c 	bl	8007958 <__assert_func>
 8007040:	f100 0514 	add.w	r5, r0, #20
 8007044:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8007048:	462b      	mov	r3, r5
 800704a:	2200      	movs	r2, #0
 800704c:	4543      	cmp	r3, r8
 800704e:	d321      	bcc.n	8007094 <__multiply+0x98>
 8007050:	f104 0314 	add.w	r3, r4, #20
 8007054:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8007058:	f109 0314 	add.w	r3, r9, #20
 800705c:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8007060:	9202      	str	r2, [sp, #8]
 8007062:	1b3a      	subs	r2, r7, r4
 8007064:	3a15      	subs	r2, #21
 8007066:	f022 0203 	bic.w	r2, r2, #3
 800706a:	3204      	adds	r2, #4
 800706c:	f104 0115 	add.w	r1, r4, #21
 8007070:	428f      	cmp	r7, r1
 8007072:	bf38      	it	cc
 8007074:	2204      	movcc	r2, #4
 8007076:	9201      	str	r2, [sp, #4]
 8007078:	9a02      	ldr	r2, [sp, #8]
 800707a:	9303      	str	r3, [sp, #12]
 800707c:	429a      	cmp	r2, r3
 800707e:	d80c      	bhi.n	800709a <__multiply+0x9e>
 8007080:	2e00      	cmp	r6, #0
 8007082:	dd03      	ble.n	800708c <__multiply+0x90>
 8007084:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8007088:	2b00      	cmp	r3, #0
 800708a:	d05b      	beq.n	8007144 <__multiply+0x148>
 800708c:	6106      	str	r6, [r0, #16]
 800708e:	b005      	add	sp, #20
 8007090:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007094:	f843 2b04 	str.w	r2, [r3], #4
 8007098:	e7d8      	b.n	800704c <__multiply+0x50>
 800709a:	f8b3 a000 	ldrh.w	sl, [r3]
 800709e:	f1ba 0f00 	cmp.w	sl, #0
 80070a2:	d024      	beq.n	80070ee <__multiply+0xf2>
 80070a4:	f104 0e14 	add.w	lr, r4, #20
 80070a8:	46a9      	mov	r9, r5
 80070aa:	f04f 0c00 	mov.w	ip, #0
 80070ae:	f85e 2b04 	ldr.w	r2, [lr], #4
 80070b2:	f8d9 1000 	ldr.w	r1, [r9]
 80070b6:	fa1f fb82 	uxth.w	fp, r2
 80070ba:	b289      	uxth	r1, r1
 80070bc:	fb0a 110b 	mla	r1, sl, fp, r1
 80070c0:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 80070c4:	f8d9 2000 	ldr.w	r2, [r9]
 80070c8:	4461      	add	r1, ip
 80070ca:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80070ce:	fb0a c20b 	mla	r2, sl, fp, ip
 80070d2:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80070d6:	b289      	uxth	r1, r1
 80070d8:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80070dc:	4577      	cmp	r7, lr
 80070de:	f849 1b04 	str.w	r1, [r9], #4
 80070e2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80070e6:	d8e2      	bhi.n	80070ae <__multiply+0xb2>
 80070e8:	9a01      	ldr	r2, [sp, #4]
 80070ea:	f845 c002 	str.w	ip, [r5, r2]
 80070ee:	9a03      	ldr	r2, [sp, #12]
 80070f0:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80070f4:	3304      	adds	r3, #4
 80070f6:	f1b9 0f00 	cmp.w	r9, #0
 80070fa:	d021      	beq.n	8007140 <__multiply+0x144>
 80070fc:	6829      	ldr	r1, [r5, #0]
 80070fe:	f104 0c14 	add.w	ip, r4, #20
 8007102:	46ae      	mov	lr, r5
 8007104:	f04f 0a00 	mov.w	sl, #0
 8007108:	f8bc b000 	ldrh.w	fp, [ip]
 800710c:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8007110:	fb09 220b 	mla	r2, r9, fp, r2
 8007114:	4452      	add	r2, sl
 8007116:	b289      	uxth	r1, r1
 8007118:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800711c:	f84e 1b04 	str.w	r1, [lr], #4
 8007120:	f85c 1b04 	ldr.w	r1, [ip], #4
 8007124:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8007128:	f8be 1000 	ldrh.w	r1, [lr]
 800712c:	fb09 110a 	mla	r1, r9, sl, r1
 8007130:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 8007134:	4567      	cmp	r7, ip
 8007136:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800713a:	d8e5      	bhi.n	8007108 <__multiply+0x10c>
 800713c:	9a01      	ldr	r2, [sp, #4]
 800713e:	50a9      	str	r1, [r5, r2]
 8007140:	3504      	adds	r5, #4
 8007142:	e799      	b.n	8007078 <__multiply+0x7c>
 8007144:	3e01      	subs	r6, #1
 8007146:	e79b      	b.n	8007080 <__multiply+0x84>
 8007148:	080080d0 	.word	0x080080d0
 800714c:	080080e1 	.word	0x080080e1

08007150 <__pow5mult>:
 8007150:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007154:	4615      	mov	r5, r2
 8007156:	f012 0203 	ands.w	r2, r2, #3
 800715a:	4606      	mov	r6, r0
 800715c:	460f      	mov	r7, r1
 800715e:	d007      	beq.n	8007170 <__pow5mult+0x20>
 8007160:	4c25      	ldr	r4, [pc, #148]	; (80071f8 <__pow5mult+0xa8>)
 8007162:	3a01      	subs	r2, #1
 8007164:	2300      	movs	r3, #0
 8007166:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800716a:	f7ff fe9d 	bl	8006ea8 <__multadd>
 800716e:	4607      	mov	r7, r0
 8007170:	10ad      	asrs	r5, r5, #2
 8007172:	d03d      	beq.n	80071f0 <__pow5mult+0xa0>
 8007174:	69f4      	ldr	r4, [r6, #28]
 8007176:	b97c      	cbnz	r4, 8007198 <__pow5mult+0x48>
 8007178:	2010      	movs	r0, #16
 800717a:	f7ff fd7f 	bl	8006c7c <malloc>
 800717e:	4602      	mov	r2, r0
 8007180:	61f0      	str	r0, [r6, #28]
 8007182:	b928      	cbnz	r0, 8007190 <__pow5mult+0x40>
 8007184:	4b1d      	ldr	r3, [pc, #116]	; (80071fc <__pow5mult+0xac>)
 8007186:	481e      	ldr	r0, [pc, #120]	; (8007200 <__pow5mult+0xb0>)
 8007188:	f240 11b3 	movw	r1, #435	; 0x1b3
 800718c:	f000 fbe4 	bl	8007958 <__assert_func>
 8007190:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007194:	6004      	str	r4, [r0, #0]
 8007196:	60c4      	str	r4, [r0, #12]
 8007198:	f8d6 801c 	ldr.w	r8, [r6, #28]
 800719c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80071a0:	b94c      	cbnz	r4, 80071b6 <__pow5mult+0x66>
 80071a2:	f240 2171 	movw	r1, #625	; 0x271
 80071a6:	4630      	mov	r0, r6
 80071a8:	f7ff ff12 	bl	8006fd0 <__i2b>
 80071ac:	2300      	movs	r3, #0
 80071ae:	f8c8 0008 	str.w	r0, [r8, #8]
 80071b2:	4604      	mov	r4, r0
 80071b4:	6003      	str	r3, [r0, #0]
 80071b6:	f04f 0900 	mov.w	r9, #0
 80071ba:	07eb      	lsls	r3, r5, #31
 80071bc:	d50a      	bpl.n	80071d4 <__pow5mult+0x84>
 80071be:	4639      	mov	r1, r7
 80071c0:	4622      	mov	r2, r4
 80071c2:	4630      	mov	r0, r6
 80071c4:	f7ff ff1a 	bl	8006ffc <__multiply>
 80071c8:	4639      	mov	r1, r7
 80071ca:	4680      	mov	r8, r0
 80071cc:	4630      	mov	r0, r6
 80071ce:	f7ff fe49 	bl	8006e64 <_Bfree>
 80071d2:	4647      	mov	r7, r8
 80071d4:	106d      	asrs	r5, r5, #1
 80071d6:	d00b      	beq.n	80071f0 <__pow5mult+0xa0>
 80071d8:	6820      	ldr	r0, [r4, #0]
 80071da:	b938      	cbnz	r0, 80071ec <__pow5mult+0x9c>
 80071dc:	4622      	mov	r2, r4
 80071de:	4621      	mov	r1, r4
 80071e0:	4630      	mov	r0, r6
 80071e2:	f7ff ff0b 	bl	8006ffc <__multiply>
 80071e6:	6020      	str	r0, [r4, #0]
 80071e8:	f8c0 9000 	str.w	r9, [r0]
 80071ec:	4604      	mov	r4, r0
 80071ee:	e7e4      	b.n	80071ba <__pow5mult+0x6a>
 80071f0:	4638      	mov	r0, r7
 80071f2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80071f6:	bf00      	nop
 80071f8:	08008230 	.word	0x08008230
 80071fc:	08008061 	.word	0x08008061
 8007200:	080080e1 	.word	0x080080e1

08007204 <__lshift>:
 8007204:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007208:	460c      	mov	r4, r1
 800720a:	6849      	ldr	r1, [r1, #4]
 800720c:	6923      	ldr	r3, [r4, #16]
 800720e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007212:	68a3      	ldr	r3, [r4, #8]
 8007214:	4607      	mov	r7, r0
 8007216:	4691      	mov	r9, r2
 8007218:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800721c:	f108 0601 	add.w	r6, r8, #1
 8007220:	42b3      	cmp	r3, r6
 8007222:	db0b      	blt.n	800723c <__lshift+0x38>
 8007224:	4638      	mov	r0, r7
 8007226:	f7ff fddd 	bl	8006de4 <_Balloc>
 800722a:	4605      	mov	r5, r0
 800722c:	b948      	cbnz	r0, 8007242 <__lshift+0x3e>
 800722e:	4602      	mov	r2, r0
 8007230:	4b28      	ldr	r3, [pc, #160]	; (80072d4 <__lshift+0xd0>)
 8007232:	4829      	ldr	r0, [pc, #164]	; (80072d8 <__lshift+0xd4>)
 8007234:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 8007238:	f000 fb8e 	bl	8007958 <__assert_func>
 800723c:	3101      	adds	r1, #1
 800723e:	005b      	lsls	r3, r3, #1
 8007240:	e7ee      	b.n	8007220 <__lshift+0x1c>
 8007242:	2300      	movs	r3, #0
 8007244:	f100 0114 	add.w	r1, r0, #20
 8007248:	f100 0210 	add.w	r2, r0, #16
 800724c:	4618      	mov	r0, r3
 800724e:	4553      	cmp	r3, sl
 8007250:	db33      	blt.n	80072ba <__lshift+0xb6>
 8007252:	6920      	ldr	r0, [r4, #16]
 8007254:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007258:	f104 0314 	add.w	r3, r4, #20
 800725c:	f019 091f 	ands.w	r9, r9, #31
 8007260:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007264:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007268:	d02b      	beq.n	80072c2 <__lshift+0xbe>
 800726a:	f1c9 0e20 	rsb	lr, r9, #32
 800726e:	468a      	mov	sl, r1
 8007270:	2200      	movs	r2, #0
 8007272:	6818      	ldr	r0, [r3, #0]
 8007274:	fa00 f009 	lsl.w	r0, r0, r9
 8007278:	4310      	orrs	r0, r2
 800727a:	f84a 0b04 	str.w	r0, [sl], #4
 800727e:	f853 2b04 	ldr.w	r2, [r3], #4
 8007282:	459c      	cmp	ip, r3
 8007284:	fa22 f20e 	lsr.w	r2, r2, lr
 8007288:	d8f3      	bhi.n	8007272 <__lshift+0x6e>
 800728a:	ebac 0304 	sub.w	r3, ip, r4
 800728e:	3b15      	subs	r3, #21
 8007290:	f023 0303 	bic.w	r3, r3, #3
 8007294:	3304      	adds	r3, #4
 8007296:	f104 0015 	add.w	r0, r4, #21
 800729a:	4584      	cmp	ip, r0
 800729c:	bf38      	it	cc
 800729e:	2304      	movcc	r3, #4
 80072a0:	50ca      	str	r2, [r1, r3]
 80072a2:	b10a      	cbz	r2, 80072a8 <__lshift+0xa4>
 80072a4:	f108 0602 	add.w	r6, r8, #2
 80072a8:	3e01      	subs	r6, #1
 80072aa:	4638      	mov	r0, r7
 80072ac:	612e      	str	r6, [r5, #16]
 80072ae:	4621      	mov	r1, r4
 80072b0:	f7ff fdd8 	bl	8006e64 <_Bfree>
 80072b4:	4628      	mov	r0, r5
 80072b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80072ba:	f842 0f04 	str.w	r0, [r2, #4]!
 80072be:	3301      	adds	r3, #1
 80072c0:	e7c5      	b.n	800724e <__lshift+0x4a>
 80072c2:	3904      	subs	r1, #4
 80072c4:	f853 2b04 	ldr.w	r2, [r3], #4
 80072c8:	f841 2f04 	str.w	r2, [r1, #4]!
 80072cc:	459c      	cmp	ip, r3
 80072ce:	d8f9      	bhi.n	80072c4 <__lshift+0xc0>
 80072d0:	e7ea      	b.n	80072a8 <__lshift+0xa4>
 80072d2:	bf00      	nop
 80072d4:	080080d0 	.word	0x080080d0
 80072d8:	080080e1 	.word	0x080080e1

080072dc <__mcmp>:
 80072dc:	b530      	push	{r4, r5, lr}
 80072de:	6902      	ldr	r2, [r0, #16]
 80072e0:	690c      	ldr	r4, [r1, #16]
 80072e2:	1b12      	subs	r2, r2, r4
 80072e4:	d10e      	bne.n	8007304 <__mcmp+0x28>
 80072e6:	f100 0314 	add.w	r3, r0, #20
 80072ea:	3114      	adds	r1, #20
 80072ec:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 80072f0:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 80072f4:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 80072f8:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 80072fc:	42a5      	cmp	r5, r4
 80072fe:	d003      	beq.n	8007308 <__mcmp+0x2c>
 8007300:	d305      	bcc.n	800730e <__mcmp+0x32>
 8007302:	2201      	movs	r2, #1
 8007304:	4610      	mov	r0, r2
 8007306:	bd30      	pop	{r4, r5, pc}
 8007308:	4283      	cmp	r3, r0
 800730a:	d3f3      	bcc.n	80072f4 <__mcmp+0x18>
 800730c:	e7fa      	b.n	8007304 <__mcmp+0x28>
 800730e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007312:	e7f7      	b.n	8007304 <__mcmp+0x28>

08007314 <__mdiff>:
 8007314:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007318:	460c      	mov	r4, r1
 800731a:	4606      	mov	r6, r0
 800731c:	4611      	mov	r1, r2
 800731e:	4620      	mov	r0, r4
 8007320:	4690      	mov	r8, r2
 8007322:	f7ff ffdb 	bl	80072dc <__mcmp>
 8007326:	1e05      	subs	r5, r0, #0
 8007328:	d110      	bne.n	800734c <__mdiff+0x38>
 800732a:	4629      	mov	r1, r5
 800732c:	4630      	mov	r0, r6
 800732e:	f7ff fd59 	bl	8006de4 <_Balloc>
 8007332:	b930      	cbnz	r0, 8007342 <__mdiff+0x2e>
 8007334:	4b3a      	ldr	r3, [pc, #232]	; (8007420 <__mdiff+0x10c>)
 8007336:	4602      	mov	r2, r0
 8007338:	f240 2137 	movw	r1, #567	; 0x237
 800733c:	4839      	ldr	r0, [pc, #228]	; (8007424 <__mdiff+0x110>)
 800733e:	f000 fb0b 	bl	8007958 <__assert_func>
 8007342:	2301      	movs	r3, #1
 8007344:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007348:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800734c:	bfa4      	itt	ge
 800734e:	4643      	movge	r3, r8
 8007350:	46a0      	movge	r8, r4
 8007352:	4630      	mov	r0, r6
 8007354:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8007358:	bfa6      	itte	ge
 800735a:	461c      	movge	r4, r3
 800735c:	2500      	movge	r5, #0
 800735e:	2501      	movlt	r5, #1
 8007360:	f7ff fd40 	bl	8006de4 <_Balloc>
 8007364:	b920      	cbnz	r0, 8007370 <__mdiff+0x5c>
 8007366:	4b2e      	ldr	r3, [pc, #184]	; (8007420 <__mdiff+0x10c>)
 8007368:	4602      	mov	r2, r0
 800736a:	f240 2145 	movw	r1, #581	; 0x245
 800736e:	e7e5      	b.n	800733c <__mdiff+0x28>
 8007370:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8007374:	6926      	ldr	r6, [r4, #16]
 8007376:	60c5      	str	r5, [r0, #12]
 8007378:	f104 0914 	add.w	r9, r4, #20
 800737c:	f108 0514 	add.w	r5, r8, #20
 8007380:	f100 0e14 	add.w	lr, r0, #20
 8007384:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8007388:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800738c:	f108 0210 	add.w	r2, r8, #16
 8007390:	46f2      	mov	sl, lr
 8007392:	2100      	movs	r1, #0
 8007394:	f859 3b04 	ldr.w	r3, [r9], #4
 8007398:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800739c:	fa11 f88b 	uxtah	r8, r1, fp
 80073a0:	b299      	uxth	r1, r3
 80073a2:	0c1b      	lsrs	r3, r3, #16
 80073a4:	eba8 0801 	sub.w	r8, r8, r1
 80073a8:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80073ac:	eb03 4328 	add.w	r3, r3, r8, asr #16
 80073b0:	fa1f f888 	uxth.w	r8, r8
 80073b4:	1419      	asrs	r1, r3, #16
 80073b6:	454e      	cmp	r6, r9
 80073b8:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 80073bc:	f84a 3b04 	str.w	r3, [sl], #4
 80073c0:	d8e8      	bhi.n	8007394 <__mdiff+0x80>
 80073c2:	1b33      	subs	r3, r6, r4
 80073c4:	3b15      	subs	r3, #21
 80073c6:	f023 0303 	bic.w	r3, r3, #3
 80073ca:	3304      	adds	r3, #4
 80073cc:	3415      	adds	r4, #21
 80073ce:	42a6      	cmp	r6, r4
 80073d0:	bf38      	it	cc
 80073d2:	2304      	movcc	r3, #4
 80073d4:	441d      	add	r5, r3
 80073d6:	4473      	add	r3, lr
 80073d8:	469e      	mov	lr, r3
 80073da:	462e      	mov	r6, r5
 80073dc:	4566      	cmp	r6, ip
 80073de:	d30e      	bcc.n	80073fe <__mdiff+0xea>
 80073e0:	f10c 0203 	add.w	r2, ip, #3
 80073e4:	1b52      	subs	r2, r2, r5
 80073e6:	f022 0203 	bic.w	r2, r2, #3
 80073ea:	3d03      	subs	r5, #3
 80073ec:	45ac      	cmp	ip, r5
 80073ee:	bf38      	it	cc
 80073f0:	2200      	movcc	r2, #0
 80073f2:	4413      	add	r3, r2
 80073f4:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 80073f8:	b17a      	cbz	r2, 800741a <__mdiff+0x106>
 80073fa:	6107      	str	r7, [r0, #16]
 80073fc:	e7a4      	b.n	8007348 <__mdiff+0x34>
 80073fe:	f856 8b04 	ldr.w	r8, [r6], #4
 8007402:	fa11 f288 	uxtah	r2, r1, r8
 8007406:	1414      	asrs	r4, r2, #16
 8007408:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800740c:	b292      	uxth	r2, r2
 800740e:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8007412:	f84e 2b04 	str.w	r2, [lr], #4
 8007416:	1421      	asrs	r1, r4, #16
 8007418:	e7e0      	b.n	80073dc <__mdiff+0xc8>
 800741a:	3f01      	subs	r7, #1
 800741c:	e7ea      	b.n	80073f4 <__mdiff+0xe0>
 800741e:	bf00      	nop
 8007420:	080080d0 	.word	0x080080d0
 8007424:	080080e1 	.word	0x080080e1

08007428 <__d2b>:
 8007428:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800742c:	460f      	mov	r7, r1
 800742e:	2101      	movs	r1, #1
 8007430:	ec59 8b10 	vmov	r8, r9, d0
 8007434:	4616      	mov	r6, r2
 8007436:	f7ff fcd5 	bl	8006de4 <_Balloc>
 800743a:	4604      	mov	r4, r0
 800743c:	b930      	cbnz	r0, 800744c <__d2b+0x24>
 800743e:	4602      	mov	r2, r0
 8007440:	4b24      	ldr	r3, [pc, #144]	; (80074d4 <__d2b+0xac>)
 8007442:	4825      	ldr	r0, [pc, #148]	; (80074d8 <__d2b+0xb0>)
 8007444:	f240 310f 	movw	r1, #783	; 0x30f
 8007448:	f000 fa86 	bl	8007958 <__assert_func>
 800744c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8007450:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007454:	bb2d      	cbnz	r5, 80074a2 <__d2b+0x7a>
 8007456:	9301      	str	r3, [sp, #4]
 8007458:	f1b8 0300 	subs.w	r3, r8, #0
 800745c:	d026      	beq.n	80074ac <__d2b+0x84>
 800745e:	4668      	mov	r0, sp
 8007460:	9300      	str	r3, [sp, #0]
 8007462:	f7ff fd87 	bl	8006f74 <__lo0bits>
 8007466:	e9dd 1200 	ldrd	r1, r2, [sp]
 800746a:	b1e8      	cbz	r0, 80074a8 <__d2b+0x80>
 800746c:	f1c0 0320 	rsb	r3, r0, #32
 8007470:	fa02 f303 	lsl.w	r3, r2, r3
 8007474:	430b      	orrs	r3, r1
 8007476:	40c2      	lsrs	r2, r0
 8007478:	6163      	str	r3, [r4, #20]
 800747a:	9201      	str	r2, [sp, #4]
 800747c:	9b01      	ldr	r3, [sp, #4]
 800747e:	61a3      	str	r3, [r4, #24]
 8007480:	2b00      	cmp	r3, #0
 8007482:	bf14      	ite	ne
 8007484:	2202      	movne	r2, #2
 8007486:	2201      	moveq	r2, #1
 8007488:	6122      	str	r2, [r4, #16]
 800748a:	b1bd      	cbz	r5, 80074bc <__d2b+0x94>
 800748c:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8007490:	4405      	add	r5, r0
 8007492:	603d      	str	r5, [r7, #0]
 8007494:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8007498:	6030      	str	r0, [r6, #0]
 800749a:	4620      	mov	r0, r4
 800749c:	b003      	add	sp, #12
 800749e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80074a2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80074a6:	e7d6      	b.n	8007456 <__d2b+0x2e>
 80074a8:	6161      	str	r1, [r4, #20]
 80074aa:	e7e7      	b.n	800747c <__d2b+0x54>
 80074ac:	a801      	add	r0, sp, #4
 80074ae:	f7ff fd61 	bl	8006f74 <__lo0bits>
 80074b2:	9b01      	ldr	r3, [sp, #4]
 80074b4:	6163      	str	r3, [r4, #20]
 80074b6:	3020      	adds	r0, #32
 80074b8:	2201      	movs	r2, #1
 80074ba:	e7e5      	b.n	8007488 <__d2b+0x60>
 80074bc:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80074c0:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80074c4:	6038      	str	r0, [r7, #0]
 80074c6:	6918      	ldr	r0, [r3, #16]
 80074c8:	f7ff fd34 	bl	8006f34 <__hi0bits>
 80074cc:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80074d0:	e7e2      	b.n	8007498 <__d2b+0x70>
 80074d2:	bf00      	nop
 80074d4:	080080d0 	.word	0x080080d0
 80074d8:	080080e1 	.word	0x080080e1

080074dc <__ssputs_r>:
 80074dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80074e0:	688e      	ldr	r6, [r1, #8]
 80074e2:	461f      	mov	r7, r3
 80074e4:	42be      	cmp	r6, r7
 80074e6:	680b      	ldr	r3, [r1, #0]
 80074e8:	4682      	mov	sl, r0
 80074ea:	460c      	mov	r4, r1
 80074ec:	4690      	mov	r8, r2
 80074ee:	d82c      	bhi.n	800754a <__ssputs_r+0x6e>
 80074f0:	898a      	ldrh	r2, [r1, #12]
 80074f2:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80074f6:	d026      	beq.n	8007546 <__ssputs_r+0x6a>
 80074f8:	6965      	ldr	r5, [r4, #20]
 80074fa:	6909      	ldr	r1, [r1, #16]
 80074fc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007500:	eba3 0901 	sub.w	r9, r3, r1
 8007504:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007508:	1c7b      	adds	r3, r7, #1
 800750a:	444b      	add	r3, r9
 800750c:	106d      	asrs	r5, r5, #1
 800750e:	429d      	cmp	r5, r3
 8007510:	bf38      	it	cc
 8007512:	461d      	movcc	r5, r3
 8007514:	0553      	lsls	r3, r2, #21
 8007516:	d527      	bpl.n	8007568 <__ssputs_r+0x8c>
 8007518:	4629      	mov	r1, r5
 800751a:	f7ff fbd7 	bl	8006ccc <_malloc_r>
 800751e:	4606      	mov	r6, r0
 8007520:	b360      	cbz	r0, 800757c <__ssputs_r+0xa0>
 8007522:	6921      	ldr	r1, [r4, #16]
 8007524:	464a      	mov	r2, r9
 8007526:	f000 fa09 	bl	800793c <memcpy>
 800752a:	89a3      	ldrh	r3, [r4, #12]
 800752c:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8007530:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007534:	81a3      	strh	r3, [r4, #12]
 8007536:	6126      	str	r6, [r4, #16]
 8007538:	6165      	str	r5, [r4, #20]
 800753a:	444e      	add	r6, r9
 800753c:	eba5 0509 	sub.w	r5, r5, r9
 8007540:	6026      	str	r6, [r4, #0]
 8007542:	60a5      	str	r5, [r4, #8]
 8007544:	463e      	mov	r6, r7
 8007546:	42be      	cmp	r6, r7
 8007548:	d900      	bls.n	800754c <__ssputs_r+0x70>
 800754a:	463e      	mov	r6, r7
 800754c:	6820      	ldr	r0, [r4, #0]
 800754e:	4632      	mov	r2, r6
 8007550:	4641      	mov	r1, r8
 8007552:	f000 f9c9 	bl	80078e8 <memmove>
 8007556:	68a3      	ldr	r3, [r4, #8]
 8007558:	1b9b      	subs	r3, r3, r6
 800755a:	60a3      	str	r3, [r4, #8]
 800755c:	6823      	ldr	r3, [r4, #0]
 800755e:	4433      	add	r3, r6
 8007560:	6023      	str	r3, [r4, #0]
 8007562:	2000      	movs	r0, #0
 8007564:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007568:	462a      	mov	r2, r5
 800756a:	f000 fa3b 	bl	80079e4 <_realloc_r>
 800756e:	4606      	mov	r6, r0
 8007570:	2800      	cmp	r0, #0
 8007572:	d1e0      	bne.n	8007536 <__ssputs_r+0x5a>
 8007574:	6921      	ldr	r1, [r4, #16]
 8007576:	4650      	mov	r0, sl
 8007578:	f7ff fb34 	bl	8006be4 <_free_r>
 800757c:	230c      	movs	r3, #12
 800757e:	f8ca 3000 	str.w	r3, [sl]
 8007582:	89a3      	ldrh	r3, [r4, #12]
 8007584:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007588:	81a3      	strh	r3, [r4, #12]
 800758a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800758e:	e7e9      	b.n	8007564 <__ssputs_r+0x88>

08007590 <_svfiprintf_r>:
 8007590:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007594:	4698      	mov	r8, r3
 8007596:	898b      	ldrh	r3, [r1, #12]
 8007598:	061b      	lsls	r3, r3, #24
 800759a:	b09d      	sub	sp, #116	; 0x74
 800759c:	4607      	mov	r7, r0
 800759e:	460d      	mov	r5, r1
 80075a0:	4614      	mov	r4, r2
 80075a2:	d50e      	bpl.n	80075c2 <_svfiprintf_r+0x32>
 80075a4:	690b      	ldr	r3, [r1, #16]
 80075a6:	b963      	cbnz	r3, 80075c2 <_svfiprintf_r+0x32>
 80075a8:	2140      	movs	r1, #64	; 0x40
 80075aa:	f7ff fb8f 	bl	8006ccc <_malloc_r>
 80075ae:	6028      	str	r0, [r5, #0]
 80075b0:	6128      	str	r0, [r5, #16]
 80075b2:	b920      	cbnz	r0, 80075be <_svfiprintf_r+0x2e>
 80075b4:	230c      	movs	r3, #12
 80075b6:	603b      	str	r3, [r7, #0]
 80075b8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80075bc:	e0d0      	b.n	8007760 <_svfiprintf_r+0x1d0>
 80075be:	2340      	movs	r3, #64	; 0x40
 80075c0:	616b      	str	r3, [r5, #20]
 80075c2:	2300      	movs	r3, #0
 80075c4:	9309      	str	r3, [sp, #36]	; 0x24
 80075c6:	2320      	movs	r3, #32
 80075c8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80075cc:	f8cd 800c 	str.w	r8, [sp, #12]
 80075d0:	2330      	movs	r3, #48	; 0x30
 80075d2:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8007778 <_svfiprintf_r+0x1e8>
 80075d6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80075da:	f04f 0901 	mov.w	r9, #1
 80075de:	4623      	mov	r3, r4
 80075e0:	469a      	mov	sl, r3
 80075e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80075e6:	b10a      	cbz	r2, 80075ec <_svfiprintf_r+0x5c>
 80075e8:	2a25      	cmp	r2, #37	; 0x25
 80075ea:	d1f9      	bne.n	80075e0 <_svfiprintf_r+0x50>
 80075ec:	ebba 0b04 	subs.w	fp, sl, r4
 80075f0:	d00b      	beq.n	800760a <_svfiprintf_r+0x7a>
 80075f2:	465b      	mov	r3, fp
 80075f4:	4622      	mov	r2, r4
 80075f6:	4629      	mov	r1, r5
 80075f8:	4638      	mov	r0, r7
 80075fa:	f7ff ff6f 	bl	80074dc <__ssputs_r>
 80075fe:	3001      	adds	r0, #1
 8007600:	f000 80a9 	beq.w	8007756 <_svfiprintf_r+0x1c6>
 8007604:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007606:	445a      	add	r2, fp
 8007608:	9209      	str	r2, [sp, #36]	; 0x24
 800760a:	f89a 3000 	ldrb.w	r3, [sl]
 800760e:	2b00      	cmp	r3, #0
 8007610:	f000 80a1 	beq.w	8007756 <_svfiprintf_r+0x1c6>
 8007614:	2300      	movs	r3, #0
 8007616:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800761a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800761e:	f10a 0a01 	add.w	sl, sl, #1
 8007622:	9304      	str	r3, [sp, #16]
 8007624:	9307      	str	r3, [sp, #28]
 8007626:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800762a:	931a      	str	r3, [sp, #104]	; 0x68
 800762c:	4654      	mov	r4, sl
 800762e:	2205      	movs	r2, #5
 8007630:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007634:	4850      	ldr	r0, [pc, #320]	; (8007778 <_svfiprintf_r+0x1e8>)
 8007636:	f7f8 fdd3 	bl	80001e0 <memchr>
 800763a:	9a04      	ldr	r2, [sp, #16]
 800763c:	b9d8      	cbnz	r0, 8007676 <_svfiprintf_r+0xe6>
 800763e:	06d0      	lsls	r0, r2, #27
 8007640:	bf44      	itt	mi
 8007642:	2320      	movmi	r3, #32
 8007644:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007648:	0711      	lsls	r1, r2, #28
 800764a:	bf44      	itt	mi
 800764c:	232b      	movmi	r3, #43	; 0x2b
 800764e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007652:	f89a 3000 	ldrb.w	r3, [sl]
 8007656:	2b2a      	cmp	r3, #42	; 0x2a
 8007658:	d015      	beq.n	8007686 <_svfiprintf_r+0xf6>
 800765a:	9a07      	ldr	r2, [sp, #28]
 800765c:	4654      	mov	r4, sl
 800765e:	2000      	movs	r0, #0
 8007660:	f04f 0c0a 	mov.w	ip, #10
 8007664:	4621      	mov	r1, r4
 8007666:	f811 3b01 	ldrb.w	r3, [r1], #1
 800766a:	3b30      	subs	r3, #48	; 0x30
 800766c:	2b09      	cmp	r3, #9
 800766e:	d94d      	bls.n	800770c <_svfiprintf_r+0x17c>
 8007670:	b1b0      	cbz	r0, 80076a0 <_svfiprintf_r+0x110>
 8007672:	9207      	str	r2, [sp, #28]
 8007674:	e014      	b.n	80076a0 <_svfiprintf_r+0x110>
 8007676:	eba0 0308 	sub.w	r3, r0, r8
 800767a:	fa09 f303 	lsl.w	r3, r9, r3
 800767e:	4313      	orrs	r3, r2
 8007680:	9304      	str	r3, [sp, #16]
 8007682:	46a2      	mov	sl, r4
 8007684:	e7d2      	b.n	800762c <_svfiprintf_r+0x9c>
 8007686:	9b03      	ldr	r3, [sp, #12]
 8007688:	1d19      	adds	r1, r3, #4
 800768a:	681b      	ldr	r3, [r3, #0]
 800768c:	9103      	str	r1, [sp, #12]
 800768e:	2b00      	cmp	r3, #0
 8007690:	bfbb      	ittet	lt
 8007692:	425b      	neglt	r3, r3
 8007694:	f042 0202 	orrlt.w	r2, r2, #2
 8007698:	9307      	strge	r3, [sp, #28]
 800769a:	9307      	strlt	r3, [sp, #28]
 800769c:	bfb8      	it	lt
 800769e:	9204      	strlt	r2, [sp, #16]
 80076a0:	7823      	ldrb	r3, [r4, #0]
 80076a2:	2b2e      	cmp	r3, #46	; 0x2e
 80076a4:	d10c      	bne.n	80076c0 <_svfiprintf_r+0x130>
 80076a6:	7863      	ldrb	r3, [r4, #1]
 80076a8:	2b2a      	cmp	r3, #42	; 0x2a
 80076aa:	d134      	bne.n	8007716 <_svfiprintf_r+0x186>
 80076ac:	9b03      	ldr	r3, [sp, #12]
 80076ae:	1d1a      	adds	r2, r3, #4
 80076b0:	681b      	ldr	r3, [r3, #0]
 80076b2:	9203      	str	r2, [sp, #12]
 80076b4:	2b00      	cmp	r3, #0
 80076b6:	bfb8      	it	lt
 80076b8:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 80076bc:	3402      	adds	r4, #2
 80076be:	9305      	str	r3, [sp, #20]
 80076c0:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8007788 <_svfiprintf_r+0x1f8>
 80076c4:	7821      	ldrb	r1, [r4, #0]
 80076c6:	2203      	movs	r2, #3
 80076c8:	4650      	mov	r0, sl
 80076ca:	f7f8 fd89 	bl	80001e0 <memchr>
 80076ce:	b138      	cbz	r0, 80076e0 <_svfiprintf_r+0x150>
 80076d0:	9b04      	ldr	r3, [sp, #16]
 80076d2:	eba0 000a 	sub.w	r0, r0, sl
 80076d6:	2240      	movs	r2, #64	; 0x40
 80076d8:	4082      	lsls	r2, r0
 80076da:	4313      	orrs	r3, r2
 80076dc:	3401      	adds	r4, #1
 80076de:	9304      	str	r3, [sp, #16]
 80076e0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80076e4:	4825      	ldr	r0, [pc, #148]	; (800777c <_svfiprintf_r+0x1ec>)
 80076e6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80076ea:	2206      	movs	r2, #6
 80076ec:	f7f8 fd78 	bl	80001e0 <memchr>
 80076f0:	2800      	cmp	r0, #0
 80076f2:	d038      	beq.n	8007766 <_svfiprintf_r+0x1d6>
 80076f4:	4b22      	ldr	r3, [pc, #136]	; (8007780 <_svfiprintf_r+0x1f0>)
 80076f6:	bb1b      	cbnz	r3, 8007740 <_svfiprintf_r+0x1b0>
 80076f8:	9b03      	ldr	r3, [sp, #12]
 80076fa:	3307      	adds	r3, #7
 80076fc:	f023 0307 	bic.w	r3, r3, #7
 8007700:	3308      	adds	r3, #8
 8007702:	9303      	str	r3, [sp, #12]
 8007704:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007706:	4433      	add	r3, r6
 8007708:	9309      	str	r3, [sp, #36]	; 0x24
 800770a:	e768      	b.n	80075de <_svfiprintf_r+0x4e>
 800770c:	fb0c 3202 	mla	r2, ip, r2, r3
 8007710:	460c      	mov	r4, r1
 8007712:	2001      	movs	r0, #1
 8007714:	e7a6      	b.n	8007664 <_svfiprintf_r+0xd4>
 8007716:	2300      	movs	r3, #0
 8007718:	3401      	adds	r4, #1
 800771a:	9305      	str	r3, [sp, #20]
 800771c:	4619      	mov	r1, r3
 800771e:	f04f 0c0a 	mov.w	ip, #10
 8007722:	4620      	mov	r0, r4
 8007724:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007728:	3a30      	subs	r2, #48	; 0x30
 800772a:	2a09      	cmp	r2, #9
 800772c:	d903      	bls.n	8007736 <_svfiprintf_r+0x1a6>
 800772e:	2b00      	cmp	r3, #0
 8007730:	d0c6      	beq.n	80076c0 <_svfiprintf_r+0x130>
 8007732:	9105      	str	r1, [sp, #20]
 8007734:	e7c4      	b.n	80076c0 <_svfiprintf_r+0x130>
 8007736:	fb0c 2101 	mla	r1, ip, r1, r2
 800773a:	4604      	mov	r4, r0
 800773c:	2301      	movs	r3, #1
 800773e:	e7f0      	b.n	8007722 <_svfiprintf_r+0x192>
 8007740:	ab03      	add	r3, sp, #12
 8007742:	9300      	str	r3, [sp, #0]
 8007744:	462a      	mov	r2, r5
 8007746:	4b0f      	ldr	r3, [pc, #60]	; (8007784 <_svfiprintf_r+0x1f4>)
 8007748:	a904      	add	r1, sp, #16
 800774a:	4638      	mov	r0, r7
 800774c:	f7fd fe62 	bl	8005414 <_printf_float>
 8007750:	1c42      	adds	r2, r0, #1
 8007752:	4606      	mov	r6, r0
 8007754:	d1d6      	bne.n	8007704 <_svfiprintf_r+0x174>
 8007756:	89ab      	ldrh	r3, [r5, #12]
 8007758:	065b      	lsls	r3, r3, #25
 800775a:	f53f af2d 	bmi.w	80075b8 <_svfiprintf_r+0x28>
 800775e:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007760:	b01d      	add	sp, #116	; 0x74
 8007762:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007766:	ab03      	add	r3, sp, #12
 8007768:	9300      	str	r3, [sp, #0]
 800776a:	462a      	mov	r2, r5
 800776c:	4b05      	ldr	r3, [pc, #20]	; (8007784 <_svfiprintf_r+0x1f4>)
 800776e:	a904      	add	r1, sp, #16
 8007770:	4638      	mov	r0, r7
 8007772:	f7fe f8f3 	bl	800595c <_printf_i>
 8007776:	e7eb      	b.n	8007750 <_svfiprintf_r+0x1c0>
 8007778:	0800823c 	.word	0x0800823c
 800777c:	08008246 	.word	0x08008246
 8007780:	08005415 	.word	0x08005415
 8007784:	080074dd 	.word	0x080074dd
 8007788:	08008242 	.word	0x08008242

0800778c <__sflush_r>:
 800778c:	898a      	ldrh	r2, [r1, #12]
 800778e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007792:	4605      	mov	r5, r0
 8007794:	0710      	lsls	r0, r2, #28
 8007796:	460c      	mov	r4, r1
 8007798:	d458      	bmi.n	800784c <__sflush_r+0xc0>
 800779a:	684b      	ldr	r3, [r1, #4]
 800779c:	2b00      	cmp	r3, #0
 800779e:	dc05      	bgt.n	80077ac <__sflush_r+0x20>
 80077a0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80077a2:	2b00      	cmp	r3, #0
 80077a4:	dc02      	bgt.n	80077ac <__sflush_r+0x20>
 80077a6:	2000      	movs	r0, #0
 80077a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80077ac:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80077ae:	2e00      	cmp	r6, #0
 80077b0:	d0f9      	beq.n	80077a6 <__sflush_r+0x1a>
 80077b2:	2300      	movs	r3, #0
 80077b4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80077b8:	682f      	ldr	r7, [r5, #0]
 80077ba:	6a21      	ldr	r1, [r4, #32]
 80077bc:	602b      	str	r3, [r5, #0]
 80077be:	d032      	beq.n	8007826 <__sflush_r+0x9a>
 80077c0:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80077c2:	89a3      	ldrh	r3, [r4, #12]
 80077c4:	075a      	lsls	r2, r3, #29
 80077c6:	d505      	bpl.n	80077d4 <__sflush_r+0x48>
 80077c8:	6863      	ldr	r3, [r4, #4]
 80077ca:	1ac0      	subs	r0, r0, r3
 80077cc:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80077ce:	b10b      	cbz	r3, 80077d4 <__sflush_r+0x48>
 80077d0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80077d2:	1ac0      	subs	r0, r0, r3
 80077d4:	2300      	movs	r3, #0
 80077d6:	4602      	mov	r2, r0
 80077d8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80077da:	6a21      	ldr	r1, [r4, #32]
 80077dc:	4628      	mov	r0, r5
 80077de:	47b0      	blx	r6
 80077e0:	1c43      	adds	r3, r0, #1
 80077e2:	89a3      	ldrh	r3, [r4, #12]
 80077e4:	d106      	bne.n	80077f4 <__sflush_r+0x68>
 80077e6:	6829      	ldr	r1, [r5, #0]
 80077e8:	291d      	cmp	r1, #29
 80077ea:	d82b      	bhi.n	8007844 <__sflush_r+0xb8>
 80077ec:	4a29      	ldr	r2, [pc, #164]	; (8007894 <__sflush_r+0x108>)
 80077ee:	410a      	asrs	r2, r1
 80077f0:	07d6      	lsls	r6, r2, #31
 80077f2:	d427      	bmi.n	8007844 <__sflush_r+0xb8>
 80077f4:	2200      	movs	r2, #0
 80077f6:	6062      	str	r2, [r4, #4]
 80077f8:	04d9      	lsls	r1, r3, #19
 80077fa:	6922      	ldr	r2, [r4, #16]
 80077fc:	6022      	str	r2, [r4, #0]
 80077fe:	d504      	bpl.n	800780a <__sflush_r+0x7e>
 8007800:	1c42      	adds	r2, r0, #1
 8007802:	d101      	bne.n	8007808 <__sflush_r+0x7c>
 8007804:	682b      	ldr	r3, [r5, #0]
 8007806:	b903      	cbnz	r3, 800780a <__sflush_r+0x7e>
 8007808:	6560      	str	r0, [r4, #84]	; 0x54
 800780a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800780c:	602f      	str	r7, [r5, #0]
 800780e:	2900      	cmp	r1, #0
 8007810:	d0c9      	beq.n	80077a6 <__sflush_r+0x1a>
 8007812:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007816:	4299      	cmp	r1, r3
 8007818:	d002      	beq.n	8007820 <__sflush_r+0x94>
 800781a:	4628      	mov	r0, r5
 800781c:	f7ff f9e2 	bl	8006be4 <_free_r>
 8007820:	2000      	movs	r0, #0
 8007822:	6360      	str	r0, [r4, #52]	; 0x34
 8007824:	e7c0      	b.n	80077a8 <__sflush_r+0x1c>
 8007826:	2301      	movs	r3, #1
 8007828:	4628      	mov	r0, r5
 800782a:	47b0      	blx	r6
 800782c:	1c41      	adds	r1, r0, #1
 800782e:	d1c8      	bne.n	80077c2 <__sflush_r+0x36>
 8007830:	682b      	ldr	r3, [r5, #0]
 8007832:	2b00      	cmp	r3, #0
 8007834:	d0c5      	beq.n	80077c2 <__sflush_r+0x36>
 8007836:	2b1d      	cmp	r3, #29
 8007838:	d001      	beq.n	800783e <__sflush_r+0xb2>
 800783a:	2b16      	cmp	r3, #22
 800783c:	d101      	bne.n	8007842 <__sflush_r+0xb6>
 800783e:	602f      	str	r7, [r5, #0]
 8007840:	e7b1      	b.n	80077a6 <__sflush_r+0x1a>
 8007842:	89a3      	ldrh	r3, [r4, #12]
 8007844:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007848:	81a3      	strh	r3, [r4, #12]
 800784a:	e7ad      	b.n	80077a8 <__sflush_r+0x1c>
 800784c:	690f      	ldr	r7, [r1, #16]
 800784e:	2f00      	cmp	r7, #0
 8007850:	d0a9      	beq.n	80077a6 <__sflush_r+0x1a>
 8007852:	0793      	lsls	r3, r2, #30
 8007854:	680e      	ldr	r6, [r1, #0]
 8007856:	bf08      	it	eq
 8007858:	694b      	ldreq	r3, [r1, #20]
 800785a:	600f      	str	r7, [r1, #0]
 800785c:	bf18      	it	ne
 800785e:	2300      	movne	r3, #0
 8007860:	eba6 0807 	sub.w	r8, r6, r7
 8007864:	608b      	str	r3, [r1, #8]
 8007866:	f1b8 0f00 	cmp.w	r8, #0
 800786a:	dd9c      	ble.n	80077a6 <__sflush_r+0x1a>
 800786c:	6a21      	ldr	r1, [r4, #32]
 800786e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8007870:	4643      	mov	r3, r8
 8007872:	463a      	mov	r2, r7
 8007874:	4628      	mov	r0, r5
 8007876:	47b0      	blx	r6
 8007878:	2800      	cmp	r0, #0
 800787a:	dc06      	bgt.n	800788a <__sflush_r+0xfe>
 800787c:	89a3      	ldrh	r3, [r4, #12]
 800787e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007882:	81a3      	strh	r3, [r4, #12]
 8007884:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007888:	e78e      	b.n	80077a8 <__sflush_r+0x1c>
 800788a:	4407      	add	r7, r0
 800788c:	eba8 0800 	sub.w	r8, r8, r0
 8007890:	e7e9      	b.n	8007866 <__sflush_r+0xda>
 8007892:	bf00      	nop
 8007894:	dfbffffe 	.word	0xdfbffffe

08007898 <_fflush_r>:
 8007898:	b538      	push	{r3, r4, r5, lr}
 800789a:	690b      	ldr	r3, [r1, #16]
 800789c:	4605      	mov	r5, r0
 800789e:	460c      	mov	r4, r1
 80078a0:	b913      	cbnz	r3, 80078a8 <_fflush_r+0x10>
 80078a2:	2500      	movs	r5, #0
 80078a4:	4628      	mov	r0, r5
 80078a6:	bd38      	pop	{r3, r4, r5, pc}
 80078a8:	b118      	cbz	r0, 80078b2 <_fflush_r+0x1a>
 80078aa:	6a03      	ldr	r3, [r0, #32]
 80078ac:	b90b      	cbnz	r3, 80078b2 <_fflush_r+0x1a>
 80078ae:	f7fe fa03 	bl	8005cb8 <__sinit>
 80078b2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80078b6:	2b00      	cmp	r3, #0
 80078b8:	d0f3      	beq.n	80078a2 <_fflush_r+0xa>
 80078ba:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80078bc:	07d0      	lsls	r0, r2, #31
 80078be:	d404      	bmi.n	80078ca <_fflush_r+0x32>
 80078c0:	0599      	lsls	r1, r3, #22
 80078c2:	d402      	bmi.n	80078ca <_fflush_r+0x32>
 80078c4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80078c6:	f7fe fb0e 	bl	8005ee6 <__retarget_lock_acquire_recursive>
 80078ca:	4628      	mov	r0, r5
 80078cc:	4621      	mov	r1, r4
 80078ce:	f7ff ff5d 	bl	800778c <__sflush_r>
 80078d2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80078d4:	07da      	lsls	r2, r3, #31
 80078d6:	4605      	mov	r5, r0
 80078d8:	d4e4      	bmi.n	80078a4 <_fflush_r+0xc>
 80078da:	89a3      	ldrh	r3, [r4, #12]
 80078dc:	059b      	lsls	r3, r3, #22
 80078de:	d4e1      	bmi.n	80078a4 <_fflush_r+0xc>
 80078e0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80078e2:	f7fe fb01 	bl	8005ee8 <__retarget_lock_release_recursive>
 80078e6:	e7dd      	b.n	80078a4 <_fflush_r+0xc>

080078e8 <memmove>:
 80078e8:	4288      	cmp	r0, r1
 80078ea:	b510      	push	{r4, lr}
 80078ec:	eb01 0402 	add.w	r4, r1, r2
 80078f0:	d902      	bls.n	80078f8 <memmove+0x10>
 80078f2:	4284      	cmp	r4, r0
 80078f4:	4623      	mov	r3, r4
 80078f6:	d807      	bhi.n	8007908 <memmove+0x20>
 80078f8:	1e43      	subs	r3, r0, #1
 80078fa:	42a1      	cmp	r1, r4
 80078fc:	d008      	beq.n	8007910 <memmove+0x28>
 80078fe:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007902:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007906:	e7f8      	b.n	80078fa <memmove+0x12>
 8007908:	4402      	add	r2, r0
 800790a:	4601      	mov	r1, r0
 800790c:	428a      	cmp	r2, r1
 800790e:	d100      	bne.n	8007912 <memmove+0x2a>
 8007910:	bd10      	pop	{r4, pc}
 8007912:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007916:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800791a:	e7f7      	b.n	800790c <memmove+0x24>

0800791c <_sbrk_r>:
 800791c:	b538      	push	{r3, r4, r5, lr}
 800791e:	4d06      	ldr	r5, [pc, #24]	; (8007938 <_sbrk_r+0x1c>)
 8007920:	2300      	movs	r3, #0
 8007922:	4604      	mov	r4, r0
 8007924:	4608      	mov	r0, r1
 8007926:	602b      	str	r3, [r5, #0]
 8007928:	f7fa fa16 	bl	8001d58 <_sbrk>
 800792c:	1c43      	adds	r3, r0, #1
 800792e:	d102      	bne.n	8007936 <_sbrk_r+0x1a>
 8007930:	682b      	ldr	r3, [r5, #0]
 8007932:	b103      	cbz	r3, 8007936 <_sbrk_r+0x1a>
 8007934:	6023      	str	r3, [r4, #0]
 8007936:	bd38      	pop	{r3, r4, r5, pc}
 8007938:	20000508 	.word	0x20000508

0800793c <memcpy>:
 800793c:	440a      	add	r2, r1
 800793e:	4291      	cmp	r1, r2
 8007940:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8007944:	d100      	bne.n	8007948 <memcpy+0xc>
 8007946:	4770      	bx	lr
 8007948:	b510      	push	{r4, lr}
 800794a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800794e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007952:	4291      	cmp	r1, r2
 8007954:	d1f9      	bne.n	800794a <memcpy+0xe>
 8007956:	bd10      	pop	{r4, pc}

08007958 <__assert_func>:
 8007958:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800795a:	4614      	mov	r4, r2
 800795c:	461a      	mov	r2, r3
 800795e:	4b09      	ldr	r3, [pc, #36]	; (8007984 <__assert_func+0x2c>)
 8007960:	681b      	ldr	r3, [r3, #0]
 8007962:	4605      	mov	r5, r0
 8007964:	68d8      	ldr	r0, [r3, #12]
 8007966:	b14c      	cbz	r4, 800797c <__assert_func+0x24>
 8007968:	4b07      	ldr	r3, [pc, #28]	; (8007988 <__assert_func+0x30>)
 800796a:	9100      	str	r1, [sp, #0]
 800796c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007970:	4906      	ldr	r1, [pc, #24]	; (800798c <__assert_func+0x34>)
 8007972:	462b      	mov	r3, r5
 8007974:	f000 f872 	bl	8007a5c <fiprintf>
 8007978:	f000 f882 	bl	8007a80 <abort>
 800797c:	4b04      	ldr	r3, [pc, #16]	; (8007990 <__assert_func+0x38>)
 800797e:	461c      	mov	r4, r3
 8007980:	e7f3      	b.n	800796a <__assert_func+0x12>
 8007982:	bf00      	nop
 8007984:	20000064 	.word	0x20000064
 8007988:	08008257 	.word	0x08008257
 800798c:	08008264 	.word	0x08008264
 8007990:	08008292 	.word	0x08008292

08007994 <_calloc_r>:
 8007994:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007996:	fba1 2402 	umull	r2, r4, r1, r2
 800799a:	b94c      	cbnz	r4, 80079b0 <_calloc_r+0x1c>
 800799c:	4611      	mov	r1, r2
 800799e:	9201      	str	r2, [sp, #4]
 80079a0:	f7ff f994 	bl	8006ccc <_malloc_r>
 80079a4:	9a01      	ldr	r2, [sp, #4]
 80079a6:	4605      	mov	r5, r0
 80079a8:	b930      	cbnz	r0, 80079b8 <_calloc_r+0x24>
 80079aa:	4628      	mov	r0, r5
 80079ac:	b003      	add	sp, #12
 80079ae:	bd30      	pop	{r4, r5, pc}
 80079b0:	220c      	movs	r2, #12
 80079b2:	6002      	str	r2, [r0, #0]
 80079b4:	2500      	movs	r5, #0
 80079b6:	e7f8      	b.n	80079aa <_calloc_r+0x16>
 80079b8:	4621      	mov	r1, r4
 80079ba:	f7fe fa16 	bl	8005dea <memset>
 80079be:	e7f4      	b.n	80079aa <_calloc_r+0x16>

080079c0 <__ascii_mbtowc>:
 80079c0:	b082      	sub	sp, #8
 80079c2:	b901      	cbnz	r1, 80079c6 <__ascii_mbtowc+0x6>
 80079c4:	a901      	add	r1, sp, #4
 80079c6:	b142      	cbz	r2, 80079da <__ascii_mbtowc+0x1a>
 80079c8:	b14b      	cbz	r3, 80079de <__ascii_mbtowc+0x1e>
 80079ca:	7813      	ldrb	r3, [r2, #0]
 80079cc:	600b      	str	r3, [r1, #0]
 80079ce:	7812      	ldrb	r2, [r2, #0]
 80079d0:	1e10      	subs	r0, r2, #0
 80079d2:	bf18      	it	ne
 80079d4:	2001      	movne	r0, #1
 80079d6:	b002      	add	sp, #8
 80079d8:	4770      	bx	lr
 80079da:	4610      	mov	r0, r2
 80079dc:	e7fb      	b.n	80079d6 <__ascii_mbtowc+0x16>
 80079de:	f06f 0001 	mvn.w	r0, #1
 80079e2:	e7f8      	b.n	80079d6 <__ascii_mbtowc+0x16>

080079e4 <_realloc_r>:
 80079e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80079e8:	4680      	mov	r8, r0
 80079ea:	4614      	mov	r4, r2
 80079ec:	460e      	mov	r6, r1
 80079ee:	b921      	cbnz	r1, 80079fa <_realloc_r+0x16>
 80079f0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80079f4:	4611      	mov	r1, r2
 80079f6:	f7ff b969 	b.w	8006ccc <_malloc_r>
 80079fa:	b92a      	cbnz	r2, 8007a08 <_realloc_r+0x24>
 80079fc:	f7ff f8f2 	bl	8006be4 <_free_r>
 8007a00:	4625      	mov	r5, r4
 8007a02:	4628      	mov	r0, r5
 8007a04:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007a08:	f000 f841 	bl	8007a8e <_malloc_usable_size_r>
 8007a0c:	4284      	cmp	r4, r0
 8007a0e:	4607      	mov	r7, r0
 8007a10:	d802      	bhi.n	8007a18 <_realloc_r+0x34>
 8007a12:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8007a16:	d812      	bhi.n	8007a3e <_realloc_r+0x5a>
 8007a18:	4621      	mov	r1, r4
 8007a1a:	4640      	mov	r0, r8
 8007a1c:	f7ff f956 	bl	8006ccc <_malloc_r>
 8007a20:	4605      	mov	r5, r0
 8007a22:	2800      	cmp	r0, #0
 8007a24:	d0ed      	beq.n	8007a02 <_realloc_r+0x1e>
 8007a26:	42bc      	cmp	r4, r7
 8007a28:	4622      	mov	r2, r4
 8007a2a:	4631      	mov	r1, r6
 8007a2c:	bf28      	it	cs
 8007a2e:	463a      	movcs	r2, r7
 8007a30:	f7ff ff84 	bl	800793c <memcpy>
 8007a34:	4631      	mov	r1, r6
 8007a36:	4640      	mov	r0, r8
 8007a38:	f7ff f8d4 	bl	8006be4 <_free_r>
 8007a3c:	e7e1      	b.n	8007a02 <_realloc_r+0x1e>
 8007a3e:	4635      	mov	r5, r6
 8007a40:	e7df      	b.n	8007a02 <_realloc_r+0x1e>

08007a42 <__ascii_wctomb>:
 8007a42:	b149      	cbz	r1, 8007a58 <__ascii_wctomb+0x16>
 8007a44:	2aff      	cmp	r2, #255	; 0xff
 8007a46:	bf85      	ittet	hi
 8007a48:	238a      	movhi	r3, #138	; 0x8a
 8007a4a:	6003      	strhi	r3, [r0, #0]
 8007a4c:	700a      	strbls	r2, [r1, #0]
 8007a4e:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 8007a52:	bf98      	it	ls
 8007a54:	2001      	movls	r0, #1
 8007a56:	4770      	bx	lr
 8007a58:	4608      	mov	r0, r1
 8007a5a:	4770      	bx	lr

08007a5c <fiprintf>:
 8007a5c:	b40e      	push	{r1, r2, r3}
 8007a5e:	b503      	push	{r0, r1, lr}
 8007a60:	4601      	mov	r1, r0
 8007a62:	ab03      	add	r3, sp, #12
 8007a64:	4805      	ldr	r0, [pc, #20]	; (8007a7c <fiprintf+0x20>)
 8007a66:	f853 2b04 	ldr.w	r2, [r3], #4
 8007a6a:	6800      	ldr	r0, [r0, #0]
 8007a6c:	9301      	str	r3, [sp, #4]
 8007a6e:	f000 f83f 	bl	8007af0 <_vfiprintf_r>
 8007a72:	b002      	add	sp, #8
 8007a74:	f85d eb04 	ldr.w	lr, [sp], #4
 8007a78:	b003      	add	sp, #12
 8007a7a:	4770      	bx	lr
 8007a7c:	20000064 	.word	0x20000064

08007a80 <abort>:
 8007a80:	b508      	push	{r3, lr}
 8007a82:	2006      	movs	r0, #6
 8007a84:	f000 fa0c 	bl	8007ea0 <raise>
 8007a88:	2001      	movs	r0, #1
 8007a8a:	f7fa f8ed 	bl	8001c68 <_exit>

08007a8e <_malloc_usable_size_r>:
 8007a8e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007a92:	1f18      	subs	r0, r3, #4
 8007a94:	2b00      	cmp	r3, #0
 8007a96:	bfbc      	itt	lt
 8007a98:	580b      	ldrlt	r3, [r1, r0]
 8007a9a:	18c0      	addlt	r0, r0, r3
 8007a9c:	4770      	bx	lr

08007a9e <__sfputc_r>:
 8007a9e:	6893      	ldr	r3, [r2, #8]
 8007aa0:	3b01      	subs	r3, #1
 8007aa2:	2b00      	cmp	r3, #0
 8007aa4:	b410      	push	{r4}
 8007aa6:	6093      	str	r3, [r2, #8]
 8007aa8:	da08      	bge.n	8007abc <__sfputc_r+0x1e>
 8007aaa:	6994      	ldr	r4, [r2, #24]
 8007aac:	42a3      	cmp	r3, r4
 8007aae:	db01      	blt.n	8007ab4 <__sfputc_r+0x16>
 8007ab0:	290a      	cmp	r1, #10
 8007ab2:	d103      	bne.n	8007abc <__sfputc_r+0x1e>
 8007ab4:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007ab8:	f000 b934 	b.w	8007d24 <__swbuf_r>
 8007abc:	6813      	ldr	r3, [r2, #0]
 8007abe:	1c58      	adds	r0, r3, #1
 8007ac0:	6010      	str	r0, [r2, #0]
 8007ac2:	7019      	strb	r1, [r3, #0]
 8007ac4:	4608      	mov	r0, r1
 8007ac6:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007aca:	4770      	bx	lr

08007acc <__sfputs_r>:
 8007acc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007ace:	4606      	mov	r6, r0
 8007ad0:	460f      	mov	r7, r1
 8007ad2:	4614      	mov	r4, r2
 8007ad4:	18d5      	adds	r5, r2, r3
 8007ad6:	42ac      	cmp	r4, r5
 8007ad8:	d101      	bne.n	8007ade <__sfputs_r+0x12>
 8007ada:	2000      	movs	r0, #0
 8007adc:	e007      	b.n	8007aee <__sfputs_r+0x22>
 8007ade:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007ae2:	463a      	mov	r2, r7
 8007ae4:	4630      	mov	r0, r6
 8007ae6:	f7ff ffda 	bl	8007a9e <__sfputc_r>
 8007aea:	1c43      	adds	r3, r0, #1
 8007aec:	d1f3      	bne.n	8007ad6 <__sfputs_r+0xa>
 8007aee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08007af0 <_vfiprintf_r>:
 8007af0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007af4:	460d      	mov	r5, r1
 8007af6:	b09d      	sub	sp, #116	; 0x74
 8007af8:	4614      	mov	r4, r2
 8007afa:	4698      	mov	r8, r3
 8007afc:	4606      	mov	r6, r0
 8007afe:	b118      	cbz	r0, 8007b08 <_vfiprintf_r+0x18>
 8007b00:	6a03      	ldr	r3, [r0, #32]
 8007b02:	b90b      	cbnz	r3, 8007b08 <_vfiprintf_r+0x18>
 8007b04:	f7fe f8d8 	bl	8005cb8 <__sinit>
 8007b08:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007b0a:	07d9      	lsls	r1, r3, #31
 8007b0c:	d405      	bmi.n	8007b1a <_vfiprintf_r+0x2a>
 8007b0e:	89ab      	ldrh	r3, [r5, #12]
 8007b10:	059a      	lsls	r2, r3, #22
 8007b12:	d402      	bmi.n	8007b1a <_vfiprintf_r+0x2a>
 8007b14:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007b16:	f7fe f9e6 	bl	8005ee6 <__retarget_lock_acquire_recursive>
 8007b1a:	89ab      	ldrh	r3, [r5, #12]
 8007b1c:	071b      	lsls	r3, r3, #28
 8007b1e:	d501      	bpl.n	8007b24 <_vfiprintf_r+0x34>
 8007b20:	692b      	ldr	r3, [r5, #16]
 8007b22:	b99b      	cbnz	r3, 8007b4c <_vfiprintf_r+0x5c>
 8007b24:	4629      	mov	r1, r5
 8007b26:	4630      	mov	r0, r6
 8007b28:	f000 f93a 	bl	8007da0 <__swsetup_r>
 8007b2c:	b170      	cbz	r0, 8007b4c <_vfiprintf_r+0x5c>
 8007b2e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007b30:	07dc      	lsls	r4, r3, #31
 8007b32:	d504      	bpl.n	8007b3e <_vfiprintf_r+0x4e>
 8007b34:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007b38:	b01d      	add	sp, #116	; 0x74
 8007b3a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007b3e:	89ab      	ldrh	r3, [r5, #12]
 8007b40:	0598      	lsls	r0, r3, #22
 8007b42:	d4f7      	bmi.n	8007b34 <_vfiprintf_r+0x44>
 8007b44:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007b46:	f7fe f9cf 	bl	8005ee8 <__retarget_lock_release_recursive>
 8007b4a:	e7f3      	b.n	8007b34 <_vfiprintf_r+0x44>
 8007b4c:	2300      	movs	r3, #0
 8007b4e:	9309      	str	r3, [sp, #36]	; 0x24
 8007b50:	2320      	movs	r3, #32
 8007b52:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007b56:	f8cd 800c 	str.w	r8, [sp, #12]
 8007b5a:	2330      	movs	r3, #48	; 0x30
 8007b5c:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8007d10 <_vfiprintf_r+0x220>
 8007b60:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007b64:	f04f 0901 	mov.w	r9, #1
 8007b68:	4623      	mov	r3, r4
 8007b6a:	469a      	mov	sl, r3
 8007b6c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007b70:	b10a      	cbz	r2, 8007b76 <_vfiprintf_r+0x86>
 8007b72:	2a25      	cmp	r2, #37	; 0x25
 8007b74:	d1f9      	bne.n	8007b6a <_vfiprintf_r+0x7a>
 8007b76:	ebba 0b04 	subs.w	fp, sl, r4
 8007b7a:	d00b      	beq.n	8007b94 <_vfiprintf_r+0xa4>
 8007b7c:	465b      	mov	r3, fp
 8007b7e:	4622      	mov	r2, r4
 8007b80:	4629      	mov	r1, r5
 8007b82:	4630      	mov	r0, r6
 8007b84:	f7ff ffa2 	bl	8007acc <__sfputs_r>
 8007b88:	3001      	adds	r0, #1
 8007b8a:	f000 80a9 	beq.w	8007ce0 <_vfiprintf_r+0x1f0>
 8007b8e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007b90:	445a      	add	r2, fp
 8007b92:	9209      	str	r2, [sp, #36]	; 0x24
 8007b94:	f89a 3000 	ldrb.w	r3, [sl]
 8007b98:	2b00      	cmp	r3, #0
 8007b9a:	f000 80a1 	beq.w	8007ce0 <_vfiprintf_r+0x1f0>
 8007b9e:	2300      	movs	r3, #0
 8007ba0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007ba4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007ba8:	f10a 0a01 	add.w	sl, sl, #1
 8007bac:	9304      	str	r3, [sp, #16]
 8007bae:	9307      	str	r3, [sp, #28]
 8007bb0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007bb4:	931a      	str	r3, [sp, #104]	; 0x68
 8007bb6:	4654      	mov	r4, sl
 8007bb8:	2205      	movs	r2, #5
 8007bba:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007bbe:	4854      	ldr	r0, [pc, #336]	; (8007d10 <_vfiprintf_r+0x220>)
 8007bc0:	f7f8 fb0e 	bl	80001e0 <memchr>
 8007bc4:	9a04      	ldr	r2, [sp, #16]
 8007bc6:	b9d8      	cbnz	r0, 8007c00 <_vfiprintf_r+0x110>
 8007bc8:	06d1      	lsls	r1, r2, #27
 8007bca:	bf44      	itt	mi
 8007bcc:	2320      	movmi	r3, #32
 8007bce:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007bd2:	0713      	lsls	r3, r2, #28
 8007bd4:	bf44      	itt	mi
 8007bd6:	232b      	movmi	r3, #43	; 0x2b
 8007bd8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007bdc:	f89a 3000 	ldrb.w	r3, [sl]
 8007be0:	2b2a      	cmp	r3, #42	; 0x2a
 8007be2:	d015      	beq.n	8007c10 <_vfiprintf_r+0x120>
 8007be4:	9a07      	ldr	r2, [sp, #28]
 8007be6:	4654      	mov	r4, sl
 8007be8:	2000      	movs	r0, #0
 8007bea:	f04f 0c0a 	mov.w	ip, #10
 8007bee:	4621      	mov	r1, r4
 8007bf0:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007bf4:	3b30      	subs	r3, #48	; 0x30
 8007bf6:	2b09      	cmp	r3, #9
 8007bf8:	d94d      	bls.n	8007c96 <_vfiprintf_r+0x1a6>
 8007bfa:	b1b0      	cbz	r0, 8007c2a <_vfiprintf_r+0x13a>
 8007bfc:	9207      	str	r2, [sp, #28]
 8007bfe:	e014      	b.n	8007c2a <_vfiprintf_r+0x13a>
 8007c00:	eba0 0308 	sub.w	r3, r0, r8
 8007c04:	fa09 f303 	lsl.w	r3, r9, r3
 8007c08:	4313      	orrs	r3, r2
 8007c0a:	9304      	str	r3, [sp, #16]
 8007c0c:	46a2      	mov	sl, r4
 8007c0e:	e7d2      	b.n	8007bb6 <_vfiprintf_r+0xc6>
 8007c10:	9b03      	ldr	r3, [sp, #12]
 8007c12:	1d19      	adds	r1, r3, #4
 8007c14:	681b      	ldr	r3, [r3, #0]
 8007c16:	9103      	str	r1, [sp, #12]
 8007c18:	2b00      	cmp	r3, #0
 8007c1a:	bfbb      	ittet	lt
 8007c1c:	425b      	neglt	r3, r3
 8007c1e:	f042 0202 	orrlt.w	r2, r2, #2
 8007c22:	9307      	strge	r3, [sp, #28]
 8007c24:	9307      	strlt	r3, [sp, #28]
 8007c26:	bfb8      	it	lt
 8007c28:	9204      	strlt	r2, [sp, #16]
 8007c2a:	7823      	ldrb	r3, [r4, #0]
 8007c2c:	2b2e      	cmp	r3, #46	; 0x2e
 8007c2e:	d10c      	bne.n	8007c4a <_vfiprintf_r+0x15a>
 8007c30:	7863      	ldrb	r3, [r4, #1]
 8007c32:	2b2a      	cmp	r3, #42	; 0x2a
 8007c34:	d134      	bne.n	8007ca0 <_vfiprintf_r+0x1b0>
 8007c36:	9b03      	ldr	r3, [sp, #12]
 8007c38:	1d1a      	adds	r2, r3, #4
 8007c3a:	681b      	ldr	r3, [r3, #0]
 8007c3c:	9203      	str	r2, [sp, #12]
 8007c3e:	2b00      	cmp	r3, #0
 8007c40:	bfb8      	it	lt
 8007c42:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8007c46:	3402      	adds	r4, #2
 8007c48:	9305      	str	r3, [sp, #20]
 8007c4a:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8007d20 <_vfiprintf_r+0x230>
 8007c4e:	7821      	ldrb	r1, [r4, #0]
 8007c50:	2203      	movs	r2, #3
 8007c52:	4650      	mov	r0, sl
 8007c54:	f7f8 fac4 	bl	80001e0 <memchr>
 8007c58:	b138      	cbz	r0, 8007c6a <_vfiprintf_r+0x17a>
 8007c5a:	9b04      	ldr	r3, [sp, #16]
 8007c5c:	eba0 000a 	sub.w	r0, r0, sl
 8007c60:	2240      	movs	r2, #64	; 0x40
 8007c62:	4082      	lsls	r2, r0
 8007c64:	4313      	orrs	r3, r2
 8007c66:	3401      	adds	r4, #1
 8007c68:	9304      	str	r3, [sp, #16]
 8007c6a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007c6e:	4829      	ldr	r0, [pc, #164]	; (8007d14 <_vfiprintf_r+0x224>)
 8007c70:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007c74:	2206      	movs	r2, #6
 8007c76:	f7f8 fab3 	bl	80001e0 <memchr>
 8007c7a:	2800      	cmp	r0, #0
 8007c7c:	d03f      	beq.n	8007cfe <_vfiprintf_r+0x20e>
 8007c7e:	4b26      	ldr	r3, [pc, #152]	; (8007d18 <_vfiprintf_r+0x228>)
 8007c80:	bb1b      	cbnz	r3, 8007cca <_vfiprintf_r+0x1da>
 8007c82:	9b03      	ldr	r3, [sp, #12]
 8007c84:	3307      	adds	r3, #7
 8007c86:	f023 0307 	bic.w	r3, r3, #7
 8007c8a:	3308      	adds	r3, #8
 8007c8c:	9303      	str	r3, [sp, #12]
 8007c8e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007c90:	443b      	add	r3, r7
 8007c92:	9309      	str	r3, [sp, #36]	; 0x24
 8007c94:	e768      	b.n	8007b68 <_vfiprintf_r+0x78>
 8007c96:	fb0c 3202 	mla	r2, ip, r2, r3
 8007c9a:	460c      	mov	r4, r1
 8007c9c:	2001      	movs	r0, #1
 8007c9e:	e7a6      	b.n	8007bee <_vfiprintf_r+0xfe>
 8007ca0:	2300      	movs	r3, #0
 8007ca2:	3401      	adds	r4, #1
 8007ca4:	9305      	str	r3, [sp, #20]
 8007ca6:	4619      	mov	r1, r3
 8007ca8:	f04f 0c0a 	mov.w	ip, #10
 8007cac:	4620      	mov	r0, r4
 8007cae:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007cb2:	3a30      	subs	r2, #48	; 0x30
 8007cb4:	2a09      	cmp	r2, #9
 8007cb6:	d903      	bls.n	8007cc0 <_vfiprintf_r+0x1d0>
 8007cb8:	2b00      	cmp	r3, #0
 8007cba:	d0c6      	beq.n	8007c4a <_vfiprintf_r+0x15a>
 8007cbc:	9105      	str	r1, [sp, #20]
 8007cbe:	e7c4      	b.n	8007c4a <_vfiprintf_r+0x15a>
 8007cc0:	fb0c 2101 	mla	r1, ip, r1, r2
 8007cc4:	4604      	mov	r4, r0
 8007cc6:	2301      	movs	r3, #1
 8007cc8:	e7f0      	b.n	8007cac <_vfiprintf_r+0x1bc>
 8007cca:	ab03      	add	r3, sp, #12
 8007ccc:	9300      	str	r3, [sp, #0]
 8007cce:	462a      	mov	r2, r5
 8007cd0:	4b12      	ldr	r3, [pc, #72]	; (8007d1c <_vfiprintf_r+0x22c>)
 8007cd2:	a904      	add	r1, sp, #16
 8007cd4:	4630      	mov	r0, r6
 8007cd6:	f7fd fb9d 	bl	8005414 <_printf_float>
 8007cda:	4607      	mov	r7, r0
 8007cdc:	1c78      	adds	r0, r7, #1
 8007cde:	d1d6      	bne.n	8007c8e <_vfiprintf_r+0x19e>
 8007ce0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007ce2:	07d9      	lsls	r1, r3, #31
 8007ce4:	d405      	bmi.n	8007cf2 <_vfiprintf_r+0x202>
 8007ce6:	89ab      	ldrh	r3, [r5, #12]
 8007ce8:	059a      	lsls	r2, r3, #22
 8007cea:	d402      	bmi.n	8007cf2 <_vfiprintf_r+0x202>
 8007cec:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007cee:	f7fe f8fb 	bl	8005ee8 <__retarget_lock_release_recursive>
 8007cf2:	89ab      	ldrh	r3, [r5, #12]
 8007cf4:	065b      	lsls	r3, r3, #25
 8007cf6:	f53f af1d 	bmi.w	8007b34 <_vfiprintf_r+0x44>
 8007cfa:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007cfc:	e71c      	b.n	8007b38 <_vfiprintf_r+0x48>
 8007cfe:	ab03      	add	r3, sp, #12
 8007d00:	9300      	str	r3, [sp, #0]
 8007d02:	462a      	mov	r2, r5
 8007d04:	4b05      	ldr	r3, [pc, #20]	; (8007d1c <_vfiprintf_r+0x22c>)
 8007d06:	a904      	add	r1, sp, #16
 8007d08:	4630      	mov	r0, r6
 8007d0a:	f7fd fe27 	bl	800595c <_printf_i>
 8007d0e:	e7e4      	b.n	8007cda <_vfiprintf_r+0x1ea>
 8007d10:	0800823c 	.word	0x0800823c
 8007d14:	08008246 	.word	0x08008246
 8007d18:	08005415 	.word	0x08005415
 8007d1c:	08007acd 	.word	0x08007acd
 8007d20:	08008242 	.word	0x08008242

08007d24 <__swbuf_r>:
 8007d24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007d26:	460e      	mov	r6, r1
 8007d28:	4614      	mov	r4, r2
 8007d2a:	4605      	mov	r5, r0
 8007d2c:	b118      	cbz	r0, 8007d36 <__swbuf_r+0x12>
 8007d2e:	6a03      	ldr	r3, [r0, #32]
 8007d30:	b90b      	cbnz	r3, 8007d36 <__swbuf_r+0x12>
 8007d32:	f7fd ffc1 	bl	8005cb8 <__sinit>
 8007d36:	69a3      	ldr	r3, [r4, #24]
 8007d38:	60a3      	str	r3, [r4, #8]
 8007d3a:	89a3      	ldrh	r3, [r4, #12]
 8007d3c:	071a      	lsls	r2, r3, #28
 8007d3e:	d525      	bpl.n	8007d8c <__swbuf_r+0x68>
 8007d40:	6923      	ldr	r3, [r4, #16]
 8007d42:	b31b      	cbz	r3, 8007d8c <__swbuf_r+0x68>
 8007d44:	6823      	ldr	r3, [r4, #0]
 8007d46:	6922      	ldr	r2, [r4, #16]
 8007d48:	1a98      	subs	r0, r3, r2
 8007d4a:	6963      	ldr	r3, [r4, #20]
 8007d4c:	b2f6      	uxtb	r6, r6
 8007d4e:	4283      	cmp	r3, r0
 8007d50:	4637      	mov	r7, r6
 8007d52:	dc04      	bgt.n	8007d5e <__swbuf_r+0x3a>
 8007d54:	4621      	mov	r1, r4
 8007d56:	4628      	mov	r0, r5
 8007d58:	f7ff fd9e 	bl	8007898 <_fflush_r>
 8007d5c:	b9e0      	cbnz	r0, 8007d98 <__swbuf_r+0x74>
 8007d5e:	68a3      	ldr	r3, [r4, #8]
 8007d60:	3b01      	subs	r3, #1
 8007d62:	60a3      	str	r3, [r4, #8]
 8007d64:	6823      	ldr	r3, [r4, #0]
 8007d66:	1c5a      	adds	r2, r3, #1
 8007d68:	6022      	str	r2, [r4, #0]
 8007d6a:	701e      	strb	r6, [r3, #0]
 8007d6c:	6962      	ldr	r2, [r4, #20]
 8007d6e:	1c43      	adds	r3, r0, #1
 8007d70:	429a      	cmp	r2, r3
 8007d72:	d004      	beq.n	8007d7e <__swbuf_r+0x5a>
 8007d74:	89a3      	ldrh	r3, [r4, #12]
 8007d76:	07db      	lsls	r3, r3, #31
 8007d78:	d506      	bpl.n	8007d88 <__swbuf_r+0x64>
 8007d7a:	2e0a      	cmp	r6, #10
 8007d7c:	d104      	bne.n	8007d88 <__swbuf_r+0x64>
 8007d7e:	4621      	mov	r1, r4
 8007d80:	4628      	mov	r0, r5
 8007d82:	f7ff fd89 	bl	8007898 <_fflush_r>
 8007d86:	b938      	cbnz	r0, 8007d98 <__swbuf_r+0x74>
 8007d88:	4638      	mov	r0, r7
 8007d8a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007d8c:	4621      	mov	r1, r4
 8007d8e:	4628      	mov	r0, r5
 8007d90:	f000 f806 	bl	8007da0 <__swsetup_r>
 8007d94:	2800      	cmp	r0, #0
 8007d96:	d0d5      	beq.n	8007d44 <__swbuf_r+0x20>
 8007d98:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8007d9c:	e7f4      	b.n	8007d88 <__swbuf_r+0x64>
	...

08007da0 <__swsetup_r>:
 8007da0:	b538      	push	{r3, r4, r5, lr}
 8007da2:	4b2a      	ldr	r3, [pc, #168]	; (8007e4c <__swsetup_r+0xac>)
 8007da4:	4605      	mov	r5, r0
 8007da6:	6818      	ldr	r0, [r3, #0]
 8007da8:	460c      	mov	r4, r1
 8007daa:	b118      	cbz	r0, 8007db4 <__swsetup_r+0x14>
 8007dac:	6a03      	ldr	r3, [r0, #32]
 8007dae:	b90b      	cbnz	r3, 8007db4 <__swsetup_r+0x14>
 8007db0:	f7fd ff82 	bl	8005cb8 <__sinit>
 8007db4:	89a3      	ldrh	r3, [r4, #12]
 8007db6:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007dba:	0718      	lsls	r0, r3, #28
 8007dbc:	d422      	bmi.n	8007e04 <__swsetup_r+0x64>
 8007dbe:	06d9      	lsls	r1, r3, #27
 8007dc0:	d407      	bmi.n	8007dd2 <__swsetup_r+0x32>
 8007dc2:	2309      	movs	r3, #9
 8007dc4:	602b      	str	r3, [r5, #0]
 8007dc6:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8007dca:	81a3      	strh	r3, [r4, #12]
 8007dcc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007dd0:	e034      	b.n	8007e3c <__swsetup_r+0x9c>
 8007dd2:	0758      	lsls	r0, r3, #29
 8007dd4:	d512      	bpl.n	8007dfc <__swsetup_r+0x5c>
 8007dd6:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007dd8:	b141      	cbz	r1, 8007dec <__swsetup_r+0x4c>
 8007dda:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007dde:	4299      	cmp	r1, r3
 8007de0:	d002      	beq.n	8007de8 <__swsetup_r+0x48>
 8007de2:	4628      	mov	r0, r5
 8007de4:	f7fe fefe 	bl	8006be4 <_free_r>
 8007de8:	2300      	movs	r3, #0
 8007dea:	6363      	str	r3, [r4, #52]	; 0x34
 8007dec:	89a3      	ldrh	r3, [r4, #12]
 8007dee:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8007df2:	81a3      	strh	r3, [r4, #12]
 8007df4:	2300      	movs	r3, #0
 8007df6:	6063      	str	r3, [r4, #4]
 8007df8:	6923      	ldr	r3, [r4, #16]
 8007dfa:	6023      	str	r3, [r4, #0]
 8007dfc:	89a3      	ldrh	r3, [r4, #12]
 8007dfe:	f043 0308 	orr.w	r3, r3, #8
 8007e02:	81a3      	strh	r3, [r4, #12]
 8007e04:	6923      	ldr	r3, [r4, #16]
 8007e06:	b94b      	cbnz	r3, 8007e1c <__swsetup_r+0x7c>
 8007e08:	89a3      	ldrh	r3, [r4, #12]
 8007e0a:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8007e0e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007e12:	d003      	beq.n	8007e1c <__swsetup_r+0x7c>
 8007e14:	4621      	mov	r1, r4
 8007e16:	4628      	mov	r0, r5
 8007e18:	f000 f884 	bl	8007f24 <__smakebuf_r>
 8007e1c:	89a0      	ldrh	r0, [r4, #12]
 8007e1e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007e22:	f010 0301 	ands.w	r3, r0, #1
 8007e26:	d00a      	beq.n	8007e3e <__swsetup_r+0x9e>
 8007e28:	2300      	movs	r3, #0
 8007e2a:	60a3      	str	r3, [r4, #8]
 8007e2c:	6963      	ldr	r3, [r4, #20]
 8007e2e:	425b      	negs	r3, r3
 8007e30:	61a3      	str	r3, [r4, #24]
 8007e32:	6923      	ldr	r3, [r4, #16]
 8007e34:	b943      	cbnz	r3, 8007e48 <__swsetup_r+0xa8>
 8007e36:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8007e3a:	d1c4      	bne.n	8007dc6 <__swsetup_r+0x26>
 8007e3c:	bd38      	pop	{r3, r4, r5, pc}
 8007e3e:	0781      	lsls	r1, r0, #30
 8007e40:	bf58      	it	pl
 8007e42:	6963      	ldrpl	r3, [r4, #20]
 8007e44:	60a3      	str	r3, [r4, #8]
 8007e46:	e7f4      	b.n	8007e32 <__swsetup_r+0x92>
 8007e48:	2000      	movs	r0, #0
 8007e4a:	e7f7      	b.n	8007e3c <__swsetup_r+0x9c>
 8007e4c:	20000064 	.word	0x20000064

08007e50 <_raise_r>:
 8007e50:	291f      	cmp	r1, #31
 8007e52:	b538      	push	{r3, r4, r5, lr}
 8007e54:	4604      	mov	r4, r0
 8007e56:	460d      	mov	r5, r1
 8007e58:	d904      	bls.n	8007e64 <_raise_r+0x14>
 8007e5a:	2316      	movs	r3, #22
 8007e5c:	6003      	str	r3, [r0, #0]
 8007e5e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007e62:	bd38      	pop	{r3, r4, r5, pc}
 8007e64:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8007e66:	b112      	cbz	r2, 8007e6e <_raise_r+0x1e>
 8007e68:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007e6c:	b94b      	cbnz	r3, 8007e82 <_raise_r+0x32>
 8007e6e:	4620      	mov	r0, r4
 8007e70:	f000 f830 	bl	8007ed4 <_getpid_r>
 8007e74:	462a      	mov	r2, r5
 8007e76:	4601      	mov	r1, r0
 8007e78:	4620      	mov	r0, r4
 8007e7a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007e7e:	f000 b817 	b.w	8007eb0 <_kill_r>
 8007e82:	2b01      	cmp	r3, #1
 8007e84:	d00a      	beq.n	8007e9c <_raise_r+0x4c>
 8007e86:	1c59      	adds	r1, r3, #1
 8007e88:	d103      	bne.n	8007e92 <_raise_r+0x42>
 8007e8a:	2316      	movs	r3, #22
 8007e8c:	6003      	str	r3, [r0, #0]
 8007e8e:	2001      	movs	r0, #1
 8007e90:	e7e7      	b.n	8007e62 <_raise_r+0x12>
 8007e92:	2400      	movs	r4, #0
 8007e94:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8007e98:	4628      	mov	r0, r5
 8007e9a:	4798      	blx	r3
 8007e9c:	2000      	movs	r0, #0
 8007e9e:	e7e0      	b.n	8007e62 <_raise_r+0x12>

08007ea0 <raise>:
 8007ea0:	4b02      	ldr	r3, [pc, #8]	; (8007eac <raise+0xc>)
 8007ea2:	4601      	mov	r1, r0
 8007ea4:	6818      	ldr	r0, [r3, #0]
 8007ea6:	f7ff bfd3 	b.w	8007e50 <_raise_r>
 8007eaa:	bf00      	nop
 8007eac:	20000064 	.word	0x20000064

08007eb0 <_kill_r>:
 8007eb0:	b538      	push	{r3, r4, r5, lr}
 8007eb2:	4d07      	ldr	r5, [pc, #28]	; (8007ed0 <_kill_r+0x20>)
 8007eb4:	2300      	movs	r3, #0
 8007eb6:	4604      	mov	r4, r0
 8007eb8:	4608      	mov	r0, r1
 8007eba:	4611      	mov	r1, r2
 8007ebc:	602b      	str	r3, [r5, #0]
 8007ebe:	f7f9 fec3 	bl	8001c48 <_kill>
 8007ec2:	1c43      	adds	r3, r0, #1
 8007ec4:	d102      	bne.n	8007ecc <_kill_r+0x1c>
 8007ec6:	682b      	ldr	r3, [r5, #0]
 8007ec8:	b103      	cbz	r3, 8007ecc <_kill_r+0x1c>
 8007eca:	6023      	str	r3, [r4, #0]
 8007ecc:	bd38      	pop	{r3, r4, r5, pc}
 8007ece:	bf00      	nop
 8007ed0:	20000508 	.word	0x20000508

08007ed4 <_getpid_r>:
 8007ed4:	f7f9 beb0 	b.w	8001c38 <_getpid>

08007ed8 <__swhatbuf_r>:
 8007ed8:	b570      	push	{r4, r5, r6, lr}
 8007eda:	460c      	mov	r4, r1
 8007edc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007ee0:	2900      	cmp	r1, #0
 8007ee2:	b096      	sub	sp, #88	; 0x58
 8007ee4:	4615      	mov	r5, r2
 8007ee6:	461e      	mov	r6, r3
 8007ee8:	da0d      	bge.n	8007f06 <__swhatbuf_r+0x2e>
 8007eea:	89a3      	ldrh	r3, [r4, #12]
 8007eec:	f013 0f80 	tst.w	r3, #128	; 0x80
 8007ef0:	f04f 0100 	mov.w	r1, #0
 8007ef4:	bf0c      	ite	eq
 8007ef6:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8007efa:	2340      	movne	r3, #64	; 0x40
 8007efc:	2000      	movs	r0, #0
 8007efe:	6031      	str	r1, [r6, #0]
 8007f00:	602b      	str	r3, [r5, #0]
 8007f02:	b016      	add	sp, #88	; 0x58
 8007f04:	bd70      	pop	{r4, r5, r6, pc}
 8007f06:	466a      	mov	r2, sp
 8007f08:	f000 f848 	bl	8007f9c <_fstat_r>
 8007f0c:	2800      	cmp	r0, #0
 8007f0e:	dbec      	blt.n	8007eea <__swhatbuf_r+0x12>
 8007f10:	9901      	ldr	r1, [sp, #4]
 8007f12:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8007f16:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8007f1a:	4259      	negs	r1, r3
 8007f1c:	4159      	adcs	r1, r3
 8007f1e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007f22:	e7eb      	b.n	8007efc <__swhatbuf_r+0x24>

08007f24 <__smakebuf_r>:
 8007f24:	898b      	ldrh	r3, [r1, #12]
 8007f26:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8007f28:	079d      	lsls	r5, r3, #30
 8007f2a:	4606      	mov	r6, r0
 8007f2c:	460c      	mov	r4, r1
 8007f2e:	d507      	bpl.n	8007f40 <__smakebuf_r+0x1c>
 8007f30:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8007f34:	6023      	str	r3, [r4, #0]
 8007f36:	6123      	str	r3, [r4, #16]
 8007f38:	2301      	movs	r3, #1
 8007f3a:	6163      	str	r3, [r4, #20]
 8007f3c:	b002      	add	sp, #8
 8007f3e:	bd70      	pop	{r4, r5, r6, pc}
 8007f40:	ab01      	add	r3, sp, #4
 8007f42:	466a      	mov	r2, sp
 8007f44:	f7ff ffc8 	bl	8007ed8 <__swhatbuf_r>
 8007f48:	9900      	ldr	r1, [sp, #0]
 8007f4a:	4605      	mov	r5, r0
 8007f4c:	4630      	mov	r0, r6
 8007f4e:	f7fe febd 	bl	8006ccc <_malloc_r>
 8007f52:	b948      	cbnz	r0, 8007f68 <__smakebuf_r+0x44>
 8007f54:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007f58:	059a      	lsls	r2, r3, #22
 8007f5a:	d4ef      	bmi.n	8007f3c <__smakebuf_r+0x18>
 8007f5c:	f023 0303 	bic.w	r3, r3, #3
 8007f60:	f043 0302 	orr.w	r3, r3, #2
 8007f64:	81a3      	strh	r3, [r4, #12]
 8007f66:	e7e3      	b.n	8007f30 <__smakebuf_r+0xc>
 8007f68:	89a3      	ldrh	r3, [r4, #12]
 8007f6a:	6020      	str	r0, [r4, #0]
 8007f6c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007f70:	81a3      	strh	r3, [r4, #12]
 8007f72:	9b00      	ldr	r3, [sp, #0]
 8007f74:	6163      	str	r3, [r4, #20]
 8007f76:	9b01      	ldr	r3, [sp, #4]
 8007f78:	6120      	str	r0, [r4, #16]
 8007f7a:	b15b      	cbz	r3, 8007f94 <__smakebuf_r+0x70>
 8007f7c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007f80:	4630      	mov	r0, r6
 8007f82:	f000 f81d 	bl	8007fc0 <_isatty_r>
 8007f86:	b128      	cbz	r0, 8007f94 <__smakebuf_r+0x70>
 8007f88:	89a3      	ldrh	r3, [r4, #12]
 8007f8a:	f023 0303 	bic.w	r3, r3, #3
 8007f8e:	f043 0301 	orr.w	r3, r3, #1
 8007f92:	81a3      	strh	r3, [r4, #12]
 8007f94:	89a3      	ldrh	r3, [r4, #12]
 8007f96:	431d      	orrs	r5, r3
 8007f98:	81a5      	strh	r5, [r4, #12]
 8007f9a:	e7cf      	b.n	8007f3c <__smakebuf_r+0x18>

08007f9c <_fstat_r>:
 8007f9c:	b538      	push	{r3, r4, r5, lr}
 8007f9e:	4d07      	ldr	r5, [pc, #28]	; (8007fbc <_fstat_r+0x20>)
 8007fa0:	2300      	movs	r3, #0
 8007fa2:	4604      	mov	r4, r0
 8007fa4:	4608      	mov	r0, r1
 8007fa6:	4611      	mov	r1, r2
 8007fa8:	602b      	str	r3, [r5, #0]
 8007faa:	f7f9 feac 	bl	8001d06 <_fstat>
 8007fae:	1c43      	adds	r3, r0, #1
 8007fb0:	d102      	bne.n	8007fb8 <_fstat_r+0x1c>
 8007fb2:	682b      	ldr	r3, [r5, #0]
 8007fb4:	b103      	cbz	r3, 8007fb8 <_fstat_r+0x1c>
 8007fb6:	6023      	str	r3, [r4, #0]
 8007fb8:	bd38      	pop	{r3, r4, r5, pc}
 8007fba:	bf00      	nop
 8007fbc:	20000508 	.word	0x20000508

08007fc0 <_isatty_r>:
 8007fc0:	b538      	push	{r3, r4, r5, lr}
 8007fc2:	4d06      	ldr	r5, [pc, #24]	; (8007fdc <_isatty_r+0x1c>)
 8007fc4:	2300      	movs	r3, #0
 8007fc6:	4604      	mov	r4, r0
 8007fc8:	4608      	mov	r0, r1
 8007fca:	602b      	str	r3, [r5, #0]
 8007fcc:	f7f9 feab 	bl	8001d26 <_isatty>
 8007fd0:	1c43      	adds	r3, r0, #1
 8007fd2:	d102      	bne.n	8007fda <_isatty_r+0x1a>
 8007fd4:	682b      	ldr	r3, [r5, #0]
 8007fd6:	b103      	cbz	r3, 8007fda <_isatty_r+0x1a>
 8007fd8:	6023      	str	r3, [r4, #0]
 8007fda:	bd38      	pop	{r3, r4, r5, pc}
 8007fdc:	20000508 	.word	0x20000508

08007fe0 <_init>:
 8007fe0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007fe2:	bf00      	nop
 8007fe4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007fe6:	bc08      	pop	{r3}
 8007fe8:	469e      	mov	lr, r3
 8007fea:	4770      	bx	lr

08007fec <_fini>:
 8007fec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007fee:	bf00      	nop
 8007ff0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007ff2:	bc08      	pop	{r3}
 8007ff4:	469e      	mov	lr, r3
 8007ff6:	4770      	bx	lr
