

================================================================
== Vitis HLS Report for 'writeOutcome'
================================================================
* Date:           Tue Oct  4 21:03:59 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        detector_solid
* Solution:       solution2 (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  18.00 ns|  5.576 ns|     4.86 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       15|       15|  0.270 us|  0.270 us|   15|   15|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        8|        8|         1|          -|          -|     8|        no|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     24|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|     42|    -|
|Memory           |        0|    -|      64|      4|    0|
|Multiplexer      |        -|    -|       -|    131|    -|
|Register         |        -|    -|     204|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     268|    201|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------+---------------+---------+----+---+----+-----+
    |      Instance      |     Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------+---------------+---------+----+---+----+-----+
    |mux_84_32_1_1_U144  |mux_84_32_1_1  |        0|   0|  0|  42|    0|
    +--------------------+---------------+---------+----+---+----+-----+
    |Total               |               |        0|   0|  0|  42|    0|
    +--------------------+---------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------------+----------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |     Memory    |                 Module                 | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------+----------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |outcome_AOV_U  |writeOutcome_outcome_AOV_RAM_AUTO_1R1W  |        0|  64|   4|    0|     8|   32|     1|          256|
    +---------------+----------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total          |                                        |        0|  64|   4|    0|     8|   32|     1|          256|
    +---------------+----------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |empty_fu_318_p2      |         +|   0|  0|  13|           4|           1|
    |ap_block_state7      |       and|   0|  0|   2|           1|           1|
    |exitcond4_fu_312_p2  |      icmp|   0|  0|   9|           4|           5|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  24|           9|           7|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  48|          9|    1|          9|
    |loop_index3_fu_104       |   9|          2|    4|          8|
    |outcomeInRam_we0         |   9|          2|   35|         70|
    |outcome_AOV_address0     |  31|          6|    3|         18|
    |outcome_AOV_address1     |  25|          5|    3|         15|
    |toScheduler_TDATA_blk_n  |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 131|         26|   47|        122|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                   |   8|   0|    8|          0|
    |loop_index3_fu_104          |   4|   0|    4|          0|
    |outcome_AOV_load_1_reg_497  |  32|   0|   32|          0|
    |outcome_AOV_load_2_reg_512  |  32|   0|   32|          0|
    |outcome_AOV_load_3_reg_517  |  32|   0|   32|          0|
    |outcome_AOV_load_4_reg_532  |  32|   0|   32|          0|
    |outcome_AOV_load_5_reg_537  |  32|   0|   32|          0|
    |outcome_AOV_load_reg_492    |  32|   0|   32|          0|
    +----------------------------+----+----+-----+-----------+
    |Total                       | 204|   0|  204|          0|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  writeOutcome|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  writeOutcome|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  writeOutcome|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  writeOutcome|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  writeOutcome|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  writeOutcome|  return value|
|errorInTask_address0   |  out|    4|   ap_memory|   errorInTask|         array|
|errorInTask_ce0        |  out|    1|   ap_memory|   errorInTask|         array|
|errorInTask_we0        |  out|    1|   ap_memory|   errorInTask|         array|
|errorInTask_d0         |  out|    1|   ap_memory|   errorInTask|         array|
|errorInTask1           |   in|    4|     ap_none|  errorInTask1|        scalar|
|checkId                |   in|    8|     ap_none|       checkId|        scalar|
|taskId                 |   in|    8|     ap_none|        taskId|        scalar|
|uniId                  |   in|   16|     ap_none|         uniId|        scalar|
|error                  |   in|    1|     ap_none|         error|        scalar|
|toScheduler_TDATA      |  out|    8|        axis|   toScheduler|       pointer|
|toScheduler_TVALID     |  out|    1|        axis|   toScheduler|       pointer|
|toScheduler_TREADY     |   in|    1|        axis|   toScheduler|       pointer|
|outcomeInRam_address0  |  out|    4|   ap_memory|  outcomeInRam|         array|
|outcomeInRam_ce0       |  out|    1|   ap_memory|  outcomeInRam|         array|
|outcomeInRam_we0       |  out|   36|   ap_memory|  outcomeInRam|         array|
|outcomeInRam_d0        |  out|  288|   ap_memory|  outcomeInRam|         array|
|p_read                 |   in|   32|     ap_none|        p_read|        scalar|
|p_read1                |   in|   32|     ap_none|       p_read1|        scalar|
|p_read2                |   in|   32|     ap_none|       p_read2|        scalar|
|p_read3                |   in|   32|     ap_none|       p_read3|        scalar|
|p_read4                |   in|   32|     ap_none|       p_read4|        scalar|
|p_read5                |   in|   32|     ap_none|       p_read5|        scalar|
|p_read6                |   in|   32|     ap_none|       p_read6|        scalar|
|p_read7                |   in|   32|     ap_none|       p_read7|        scalar|
+-----------------------+-----+-----+------------+--------------+--------------+

