

================================================================
== Vitis HLS Report for 'top_kernel_Pipeline_VITIS_LOOP_99_1'
================================================================
* Date:           Tue Feb  3 00:21:06 2026

* Version:        2025.1.1 (Build 6214317 on Sep 11 2025)
* Project:        project_1
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.176 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       66|       66|  0.660 us|  0.660 us|   65|   65|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_99_1  |       64|       64|         1|          1|          1|    64|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     29|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     27|    -|
|Register         |        -|    -|       9|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|       9|     56|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln99_fu_336_p2   |         +|   0|  0|  14|           7|           1|
    |icmp_ln99_fu_330_p2  |      icmp|   0|  0|  15|           7|           8|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  29|          14|           9|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_done_int           |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_1  |   9|          2|    7|         14|
    |j_fu_94               |   9|          2|    7|         14|
    +----------------------+----+-----------+-----+-----------+
    |Total                 |  27|          6|   15|         30|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+---+----+-----+-----------+
    |     Name    | FF| LUT| Bits| Const Bits|
    +-------------+---+----+-----+-----------+
    |ap_CS_fsm    |  1|   0|    1|          0|
    |ap_done_reg  |  1|   0|    1|          0|
    |j_fu_94      |  7|   0|    7|          0|
    +-------------+---+----+-----+-----------+
    |Total        |  9|   0|    9|          0|
    +-------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+-------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+----------------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_99_1|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_99_1|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_99_1|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_99_1|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_99_1|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_99_1|  return value|
|col_sums_15_address0  |  out|    2|   ap_memory|                          col_sums_15|         array|
|col_sums_15_ce0       |  out|    1|   ap_memory|                          col_sums_15|         array|
|col_sums_15_we0       |  out|    1|   ap_memory|                          col_sums_15|         array|
|col_sums_15_d0        |  out|   24|   ap_memory|                          col_sums_15|         array|
|col_sums_14_address0  |  out|    2|   ap_memory|                          col_sums_14|         array|
|col_sums_14_ce0       |  out|    1|   ap_memory|                          col_sums_14|         array|
|col_sums_14_we0       |  out|    1|   ap_memory|                          col_sums_14|         array|
|col_sums_14_d0        |  out|   24|   ap_memory|                          col_sums_14|         array|
|col_sums_13_address0  |  out|    2|   ap_memory|                          col_sums_13|         array|
|col_sums_13_ce0       |  out|    1|   ap_memory|                          col_sums_13|         array|
|col_sums_13_we0       |  out|    1|   ap_memory|                          col_sums_13|         array|
|col_sums_13_d0        |  out|   24|   ap_memory|                          col_sums_13|         array|
|col_sums_12_address0  |  out|    2|   ap_memory|                          col_sums_12|         array|
|col_sums_12_ce0       |  out|    1|   ap_memory|                          col_sums_12|         array|
|col_sums_12_we0       |  out|    1|   ap_memory|                          col_sums_12|         array|
|col_sums_12_d0        |  out|   24|   ap_memory|                          col_sums_12|         array|
|col_sums_11_address0  |  out|    2|   ap_memory|                          col_sums_11|         array|
|col_sums_11_ce0       |  out|    1|   ap_memory|                          col_sums_11|         array|
|col_sums_11_we0       |  out|    1|   ap_memory|                          col_sums_11|         array|
|col_sums_11_d0        |  out|   24|   ap_memory|                          col_sums_11|         array|
|col_sums_10_address0  |  out|    2|   ap_memory|                          col_sums_10|         array|
|col_sums_10_ce0       |  out|    1|   ap_memory|                          col_sums_10|         array|
|col_sums_10_we0       |  out|    1|   ap_memory|                          col_sums_10|         array|
|col_sums_10_d0        |  out|   24|   ap_memory|                          col_sums_10|         array|
|col_sums_9_address0   |  out|    2|   ap_memory|                           col_sums_9|         array|
|col_sums_9_ce0        |  out|    1|   ap_memory|                           col_sums_9|         array|
|col_sums_9_we0        |  out|    1|   ap_memory|                           col_sums_9|         array|
|col_sums_9_d0         |  out|   24|   ap_memory|                           col_sums_9|         array|
|col_sums_8_address0   |  out|    2|   ap_memory|                           col_sums_8|         array|
|col_sums_8_ce0        |  out|    1|   ap_memory|                           col_sums_8|         array|
|col_sums_8_we0        |  out|    1|   ap_memory|                           col_sums_8|         array|
|col_sums_8_d0         |  out|   24|   ap_memory|                           col_sums_8|         array|
|col_sums_7_address0   |  out|    2|   ap_memory|                           col_sums_7|         array|
|col_sums_7_ce0        |  out|    1|   ap_memory|                           col_sums_7|         array|
|col_sums_7_we0        |  out|    1|   ap_memory|                           col_sums_7|         array|
|col_sums_7_d0         |  out|   24|   ap_memory|                           col_sums_7|         array|
|col_sums_6_address0   |  out|    2|   ap_memory|                           col_sums_6|         array|
|col_sums_6_ce0        |  out|    1|   ap_memory|                           col_sums_6|         array|
|col_sums_6_we0        |  out|    1|   ap_memory|                           col_sums_6|         array|
|col_sums_6_d0         |  out|   24|   ap_memory|                           col_sums_6|         array|
|col_sums_5_address0   |  out|    2|   ap_memory|                           col_sums_5|         array|
|col_sums_5_ce0        |  out|    1|   ap_memory|                           col_sums_5|         array|
|col_sums_5_we0        |  out|    1|   ap_memory|                           col_sums_5|         array|
|col_sums_5_d0         |  out|   24|   ap_memory|                           col_sums_5|         array|
|col_sums_4_address0   |  out|    2|   ap_memory|                           col_sums_4|         array|
|col_sums_4_ce0        |  out|    1|   ap_memory|                           col_sums_4|         array|
|col_sums_4_we0        |  out|    1|   ap_memory|                           col_sums_4|         array|
|col_sums_4_d0         |  out|   24|   ap_memory|                           col_sums_4|         array|
|col_sums_3_address0   |  out|    2|   ap_memory|                           col_sums_3|         array|
|col_sums_3_ce0        |  out|    1|   ap_memory|                           col_sums_3|         array|
|col_sums_3_we0        |  out|    1|   ap_memory|                           col_sums_3|         array|
|col_sums_3_d0         |  out|   24|   ap_memory|                           col_sums_3|         array|
|col_sums_2_address0   |  out|    2|   ap_memory|                           col_sums_2|         array|
|col_sums_2_ce0        |  out|    1|   ap_memory|                           col_sums_2|         array|
|col_sums_2_we0        |  out|    1|   ap_memory|                           col_sums_2|         array|
|col_sums_2_d0         |  out|   24|   ap_memory|                           col_sums_2|         array|
|col_sums_1_address0   |  out|    2|   ap_memory|                           col_sums_1|         array|
|col_sums_1_ce0        |  out|    1|   ap_memory|                           col_sums_1|         array|
|col_sums_1_we0        |  out|    1|   ap_memory|                           col_sums_1|         array|
|col_sums_1_d0         |  out|   24|   ap_memory|                           col_sums_1|         array|
|col_sums_address0     |  out|    2|   ap_memory|                             col_sums|         array|
|col_sums_ce0          |  out|    1|   ap_memory|                             col_sums|         array|
|col_sums_we0          |  out|    1|   ap_memory|                             col_sums|         array|
|col_sums_d0           |  out|   24|   ap_memory|                             col_sums|         array|
+----------------------+-----+-----+------------+-------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.17>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [top.cpp:99]   --->   Operation 4 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.48ns)   --->   "%store_ln99 = store i7 0, i7 %j" [top.cpp:99]   --->   Operation 5 'store' 'store_ln99' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 6 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%j_1 = load i7 %j" [top.cpp:99]   --->   Operation 7 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.89ns)   --->   "%icmp_ln99 = icmp_eq  i7 %j_1, i7 64" [top.cpp:99]   --->   Operation 8 'icmp' 'icmp_ln99' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (0.89ns)   --->   "%add_ln99 = add i7 %j_1, i7 1" [top.cpp:99]   --->   Operation 9 'add' 'add_ln99' <Predicate = true> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln99 = br i1 %icmp_ln99, void %for.inc.split, void %VITIS_LOOP_105_2.exitStub" [top.cpp:99]   --->   Operation 10 'br' 'br_ln99' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%trunc_ln99 = trunc i7 %j_1" [top.cpp:99]   --->   Operation 11 'trunc' 'trunc_ln99' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specpipeline_ln100 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [top.cpp:100]   --->   Operation 12 'specpipeline' 'specpipeline_ln100' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%speclooptripcount_ln99 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [top.cpp:99]   --->   Operation 13 'speclooptripcount' 'speclooptripcount_ln99' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specloopname_ln99 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [top.cpp:99]   --->   Operation 14 'specloopname' 'specloopname_ln99' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i2 @_ssdm_op_PartSelect.i2.i7.i32.i32, i7 %j_1, i32 4, i32 5" [top.cpp:99]   --->   Operation 15 'partselect' 'lshr_ln' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln99 = zext i2 %lshr_ln" [top.cpp:99]   --->   Operation 16 'zext' 'zext_ln99' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%col_sums_addr = getelementptr i24 %col_sums, i64 0, i64 %zext_ln99" [top.cpp:101]   --->   Operation 17 'getelementptr' 'col_sums_addr' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%col_sums_1_addr = getelementptr i24 %col_sums_1, i64 0, i64 %zext_ln99" [top.cpp:101]   --->   Operation 18 'getelementptr' 'col_sums_1_addr' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%col_sums_2_addr = getelementptr i24 %col_sums_2, i64 0, i64 %zext_ln99" [top.cpp:101]   --->   Operation 19 'getelementptr' 'col_sums_2_addr' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%col_sums_3_addr = getelementptr i24 %col_sums_3, i64 0, i64 %zext_ln99" [top.cpp:101]   --->   Operation 20 'getelementptr' 'col_sums_3_addr' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%col_sums_4_addr = getelementptr i24 %col_sums_4, i64 0, i64 %zext_ln99" [top.cpp:101]   --->   Operation 21 'getelementptr' 'col_sums_4_addr' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%col_sums_5_addr = getelementptr i24 %col_sums_5, i64 0, i64 %zext_ln99" [top.cpp:101]   --->   Operation 22 'getelementptr' 'col_sums_5_addr' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%col_sums_6_addr = getelementptr i24 %col_sums_6, i64 0, i64 %zext_ln99" [top.cpp:101]   --->   Operation 23 'getelementptr' 'col_sums_6_addr' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%col_sums_7_addr = getelementptr i24 %col_sums_7, i64 0, i64 %zext_ln99" [top.cpp:101]   --->   Operation 24 'getelementptr' 'col_sums_7_addr' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%col_sums_8_addr = getelementptr i24 %col_sums_8, i64 0, i64 %zext_ln99" [top.cpp:101]   --->   Operation 25 'getelementptr' 'col_sums_8_addr' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%col_sums_9_addr = getelementptr i24 %col_sums_9, i64 0, i64 %zext_ln99" [top.cpp:101]   --->   Operation 26 'getelementptr' 'col_sums_9_addr' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%col_sums_10_addr = getelementptr i24 %col_sums_10, i64 0, i64 %zext_ln99" [top.cpp:101]   --->   Operation 27 'getelementptr' 'col_sums_10_addr' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%col_sums_11_addr = getelementptr i24 %col_sums_11, i64 0, i64 %zext_ln99" [top.cpp:101]   --->   Operation 28 'getelementptr' 'col_sums_11_addr' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%col_sums_12_addr = getelementptr i24 %col_sums_12, i64 0, i64 %zext_ln99" [top.cpp:101]   --->   Operation 29 'getelementptr' 'col_sums_12_addr' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%col_sums_13_addr = getelementptr i24 %col_sums_13, i64 0, i64 %zext_ln99" [top.cpp:101]   --->   Operation 30 'getelementptr' 'col_sums_13_addr' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%col_sums_14_addr = getelementptr i24 %col_sums_14, i64 0, i64 %zext_ln99" [top.cpp:101]   --->   Operation 31 'getelementptr' 'col_sums_14_addr' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%col_sums_15_addr = getelementptr i24 %col_sums_15, i64 0, i64 %zext_ln99" [top.cpp:101]   --->   Operation 32 'getelementptr' 'col_sums_15_addr' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.86ns)   --->   "%switch_ln101 = switch i4 %trunc_ln99, void %arrayidx.case.15, i4 0, void %arrayidx.case.0, i4 1, void %arrayidx.case.1, i4 2, void %arrayidx.case.2, i4 3, void %arrayidx.case.3, i4 4, void %arrayidx.case.4, i4 5, void %arrayidx.case.5, i4 6, void %arrayidx.case.6, i4 7, void %arrayidx.case.7, i4 8, void %arrayidx.case.8, i4 9, void %arrayidx.case.9, i4 10, void %arrayidx.case.10, i4 11, void %arrayidx.case.11, i4 12, void %arrayidx.case.12, i4 13, void %arrayidx.case.13, i4 14, void %arrayidx.case.14" [top.cpp:101]   --->   Operation 33 'switch' 'switch_ln101' <Predicate = (!icmp_ln99)> <Delay = 0.86>
ST_1 : Operation 34 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln101 = store i24 0, i2 %col_sums_14_addr" [top.cpp:101]   --->   Operation 34 'store' 'store_ln101' <Predicate = (!icmp_ln99 & trunc_ln99 == 14)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln101 = br void %arrayidx.exit" [top.cpp:101]   --->   Operation 35 'br' 'br_ln101' <Predicate = (!icmp_ln99 & trunc_ln99 == 14)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln101 = store i24 0, i2 %col_sums_13_addr" [top.cpp:101]   --->   Operation 36 'store' 'store_ln101' <Predicate = (!icmp_ln99 & trunc_ln99 == 13)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln101 = br void %arrayidx.exit" [top.cpp:101]   --->   Operation 37 'br' 'br_ln101' <Predicate = (!icmp_ln99 & trunc_ln99 == 13)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln101 = store i24 0, i2 %col_sums_12_addr" [top.cpp:101]   --->   Operation 38 'store' 'store_ln101' <Predicate = (!icmp_ln99 & trunc_ln99 == 12)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln101 = br void %arrayidx.exit" [top.cpp:101]   --->   Operation 39 'br' 'br_ln101' <Predicate = (!icmp_ln99 & trunc_ln99 == 12)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln101 = store i24 0, i2 %col_sums_11_addr" [top.cpp:101]   --->   Operation 40 'store' 'store_ln101' <Predicate = (!icmp_ln99 & trunc_ln99 == 11)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln101 = br void %arrayidx.exit" [top.cpp:101]   --->   Operation 41 'br' 'br_ln101' <Predicate = (!icmp_ln99 & trunc_ln99 == 11)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln101 = store i24 0, i2 %col_sums_10_addr" [top.cpp:101]   --->   Operation 42 'store' 'store_ln101' <Predicate = (!icmp_ln99 & trunc_ln99 == 10)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln101 = br void %arrayidx.exit" [top.cpp:101]   --->   Operation 43 'br' 'br_ln101' <Predicate = (!icmp_ln99 & trunc_ln99 == 10)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln101 = store i24 0, i2 %col_sums_9_addr" [top.cpp:101]   --->   Operation 44 'store' 'store_ln101' <Predicate = (!icmp_ln99 & trunc_ln99 == 9)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln101 = br void %arrayidx.exit" [top.cpp:101]   --->   Operation 45 'br' 'br_ln101' <Predicate = (!icmp_ln99 & trunc_ln99 == 9)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln101 = store i24 0, i2 %col_sums_8_addr" [top.cpp:101]   --->   Operation 46 'store' 'store_ln101' <Predicate = (!icmp_ln99 & trunc_ln99 == 8)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln101 = br void %arrayidx.exit" [top.cpp:101]   --->   Operation 47 'br' 'br_ln101' <Predicate = (!icmp_ln99 & trunc_ln99 == 8)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln101 = store i24 0, i2 %col_sums_7_addr" [top.cpp:101]   --->   Operation 48 'store' 'store_ln101' <Predicate = (!icmp_ln99 & trunc_ln99 == 7)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln101 = br void %arrayidx.exit" [top.cpp:101]   --->   Operation 49 'br' 'br_ln101' <Predicate = (!icmp_ln99 & trunc_ln99 == 7)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln101 = store i24 0, i2 %col_sums_6_addr" [top.cpp:101]   --->   Operation 50 'store' 'store_ln101' <Predicate = (!icmp_ln99 & trunc_ln99 == 6)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln101 = br void %arrayidx.exit" [top.cpp:101]   --->   Operation 51 'br' 'br_ln101' <Predicate = (!icmp_ln99 & trunc_ln99 == 6)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln101 = store i24 0, i2 %col_sums_5_addr" [top.cpp:101]   --->   Operation 52 'store' 'store_ln101' <Predicate = (!icmp_ln99 & trunc_ln99 == 5)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln101 = br void %arrayidx.exit" [top.cpp:101]   --->   Operation 53 'br' 'br_ln101' <Predicate = (!icmp_ln99 & trunc_ln99 == 5)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln101 = store i24 0, i2 %col_sums_4_addr" [top.cpp:101]   --->   Operation 54 'store' 'store_ln101' <Predicate = (!icmp_ln99 & trunc_ln99 == 4)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln101 = br void %arrayidx.exit" [top.cpp:101]   --->   Operation 55 'br' 'br_ln101' <Predicate = (!icmp_ln99 & trunc_ln99 == 4)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln101 = store i24 0, i2 %col_sums_3_addr" [top.cpp:101]   --->   Operation 56 'store' 'store_ln101' <Predicate = (!icmp_ln99 & trunc_ln99 == 3)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln101 = br void %arrayidx.exit" [top.cpp:101]   --->   Operation 57 'br' 'br_ln101' <Predicate = (!icmp_ln99 & trunc_ln99 == 3)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln101 = store i24 0, i2 %col_sums_2_addr" [top.cpp:101]   --->   Operation 58 'store' 'store_ln101' <Predicate = (!icmp_ln99 & trunc_ln99 == 2)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln101 = br void %arrayidx.exit" [top.cpp:101]   --->   Operation 59 'br' 'br_ln101' <Predicate = (!icmp_ln99 & trunc_ln99 == 2)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln101 = store i24 0, i2 %col_sums_1_addr" [top.cpp:101]   --->   Operation 60 'store' 'store_ln101' <Predicate = (!icmp_ln99 & trunc_ln99 == 1)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln101 = br void %arrayidx.exit" [top.cpp:101]   --->   Operation 61 'br' 'br_ln101' <Predicate = (!icmp_ln99 & trunc_ln99 == 1)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln101 = store i24 0, i2 %col_sums_addr" [top.cpp:101]   --->   Operation 62 'store' 'store_ln101' <Predicate = (!icmp_ln99 & trunc_ln99 == 0)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln101 = br void %arrayidx.exit" [top.cpp:101]   --->   Operation 63 'br' 'br_ln101' <Predicate = (!icmp_ln99 & trunc_ln99 == 0)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln101 = store i24 0, i2 %col_sums_15_addr" [top.cpp:101]   --->   Operation 64 'store' 'store_ln101' <Predicate = (!icmp_ln99 & trunc_ln99 == 15)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln101 = br void %arrayidx.exit" [top.cpp:101]   --->   Operation 65 'br' 'br_ln101' <Predicate = (!icmp_ln99 & trunc_ln99 == 15)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.48ns)   --->   "%store_ln99 = store i7 %add_ln99, i7 %j" [top.cpp:99]   --->   Operation 66 'store' 'store_ln99' <Predicate = (!icmp_ln99)> <Delay = 0.48>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln99 = br void %for.inc" [top.cpp:99]   --->   Operation 67 'br' 'br_ln99' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.48ns)   --->   "%ret_ln0 = ret"   --->   Operation 68 'ret' 'ret_ln0' <Predicate = (icmp_ln99)> <Delay = 0.48>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ col_sums_15]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ col_sums_14]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ col_sums_13]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ col_sums_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ col_sums_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ col_sums_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ col_sums_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ col_sums_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ col_sums_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ col_sums_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ col_sums_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ col_sums_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ col_sums_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ col_sums_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ col_sums_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ col_sums]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                      (alloca           ) [ 01]
store_ln99             (store            ) [ 00]
br_ln0                 (br               ) [ 00]
j_1                    (load             ) [ 00]
icmp_ln99              (icmp             ) [ 01]
add_ln99               (add              ) [ 00]
br_ln99                (br               ) [ 00]
trunc_ln99             (trunc            ) [ 01]
specpipeline_ln100     (specpipeline     ) [ 00]
speclooptripcount_ln99 (speclooptripcount) [ 00]
specloopname_ln99      (specloopname     ) [ 00]
lshr_ln                (partselect       ) [ 00]
zext_ln99              (zext             ) [ 00]
col_sums_addr          (getelementptr    ) [ 00]
col_sums_1_addr        (getelementptr    ) [ 00]
col_sums_2_addr        (getelementptr    ) [ 00]
col_sums_3_addr        (getelementptr    ) [ 00]
col_sums_4_addr        (getelementptr    ) [ 00]
col_sums_5_addr        (getelementptr    ) [ 00]
col_sums_6_addr        (getelementptr    ) [ 00]
col_sums_7_addr        (getelementptr    ) [ 00]
col_sums_8_addr        (getelementptr    ) [ 00]
col_sums_9_addr        (getelementptr    ) [ 00]
col_sums_10_addr       (getelementptr    ) [ 00]
col_sums_11_addr       (getelementptr    ) [ 00]
col_sums_12_addr       (getelementptr    ) [ 00]
col_sums_13_addr       (getelementptr    ) [ 00]
col_sums_14_addr       (getelementptr    ) [ 00]
col_sums_15_addr       (getelementptr    ) [ 00]
switch_ln101           (switch           ) [ 00]
store_ln101            (store            ) [ 00]
br_ln101               (br               ) [ 00]
store_ln101            (store            ) [ 00]
br_ln101               (br               ) [ 00]
store_ln101            (store            ) [ 00]
br_ln101               (br               ) [ 00]
store_ln101            (store            ) [ 00]
br_ln101               (br               ) [ 00]
store_ln101            (store            ) [ 00]
br_ln101               (br               ) [ 00]
store_ln101            (store            ) [ 00]
br_ln101               (br               ) [ 00]
store_ln101            (store            ) [ 00]
br_ln101               (br               ) [ 00]
store_ln101            (store            ) [ 00]
br_ln101               (br               ) [ 00]
store_ln101            (store            ) [ 00]
br_ln101               (br               ) [ 00]
store_ln101            (store            ) [ 00]
br_ln101               (br               ) [ 00]
store_ln101            (store            ) [ 00]
br_ln101               (br               ) [ 00]
store_ln101            (store            ) [ 00]
br_ln101               (br               ) [ 00]
store_ln101            (store            ) [ 00]
br_ln101               (br               ) [ 00]
store_ln101            (store            ) [ 00]
br_ln101               (br               ) [ 00]
store_ln101            (store            ) [ 00]
br_ln101               (br               ) [ 00]
store_ln101            (store            ) [ 00]
br_ln101               (br               ) [ 00]
store_ln99             (store            ) [ 00]
br_ln99                (br               ) [ 00]
ret_ln0                (ret              ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="col_sums_15">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="col_sums_15"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="col_sums_14">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="col_sums_14"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="col_sums_13">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="col_sums_13"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="col_sums_12">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="col_sums_12"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="col_sums_11">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="col_sums_11"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="col_sums_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="col_sums_10"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="col_sums_9">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="col_sums_9"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="col_sums_8">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="col_sums_8"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="col_sums_7">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="col_sums_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="col_sums_6">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="col_sums_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="col_sums_5">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="col_sums_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="col_sums_4">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="col_sums_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="col_sums_3">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="col_sums_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="col_sums_2">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="col_sums_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="col_sums_1">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="col_sums_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="col_sums">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="col_sums"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1004" name="j_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="col_sums_addr_gep_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="24" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="0" index="2" bw="2" slack="0"/>
<pin id="102" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_sums_addr/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="col_sums_1_addr_gep_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="24" slack="0"/>
<pin id="107" dir="0" index="1" bw="1" slack="0"/>
<pin id="108" dir="0" index="2" bw="2" slack="0"/>
<pin id="109" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_sums_1_addr/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="col_sums_2_addr_gep_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="24" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="0" index="2" bw="2" slack="0"/>
<pin id="116" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_sums_2_addr/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="col_sums_3_addr_gep_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="24" slack="0"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="0" index="2" bw="2" slack="0"/>
<pin id="123" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_sums_3_addr/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="col_sums_4_addr_gep_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="24" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="0" index="2" bw="2" slack="0"/>
<pin id="130" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_sums_4_addr/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="col_sums_5_addr_gep_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="24" slack="0"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="0" index="2" bw="2" slack="0"/>
<pin id="137" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_sums_5_addr/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="col_sums_6_addr_gep_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="24" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="0" index="2" bw="2" slack="0"/>
<pin id="144" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_sums_6_addr/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="col_sums_7_addr_gep_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="24" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="0" index="2" bw="2" slack="0"/>
<pin id="151" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_sums_7_addr/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="col_sums_8_addr_gep_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="24" slack="0"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="0" index="2" bw="2" slack="0"/>
<pin id="158" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_sums_8_addr/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="col_sums_9_addr_gep_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="24" slack="0"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="0" index="2" bw="2" slack="0"/>
<pin id="165" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_sums_9_addr/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="col_sums_10_addr_gep_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="24" slack="0"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="0" index="2" bw="2" slack="0"/>
<pin id="172" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_sums_10_addr/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="col_sums_11_addr_gep_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="24" slack="0"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="0" index="2" bw="2" slack="0"/>
<pin id="179" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_sums_11_addr/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="col_sums_12_addr_gep_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="24" slack="0"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="0" index="2" bw="2" slack="0"/>
<pin id="186" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_sums_12_addr/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="col_sums_13_addr_gep_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="24" slack="0"/>
<pin id="191" dir="0" index="1" bw="1" slack="0"/>
<pin id="192" dir="0" index="2" bw="2" slack="0"/>
<pin id="193" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_sums_13_addr/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="col_sums_14_addr_gep_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="24" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="0" index="2" bw="2" slack="0"/>
<pin id="200" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_sums_14_addr/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="col_sums_15_addr_gep_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="24" slack="0"/>
<pin id="205" dir="0" index="1" bw="1" slack="0"/>
<pin id="206" dir="0" index="2" bw="2" slack="0"/>
<pin id="207" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_sums_15_addr/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="store_ln101_access_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="2" slack="0"/>
<pin id="212" dir="0" index="1" bw="24" slack="0"/>
<pin id="213" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="214" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln101/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="store_ln101_access_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="2" slack="0"/>
<pin id="219" dir="0" index="1" bw="24" slack="0"/>
<pin id="220" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="221" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln101/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="store_ln101_access_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="2" slack="0"/>
<pin id="226" dir="0" index="1" bw="24" slack="0"/>
<pin id="227" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="228" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln101/1 "/>
</bind>
</comp>

<comp id="231" class="1004" name="store_ln101_access_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="2" slack="0"/>
<pin id="233" dir="0" index="1" bw="24" slack="0"/>
<pin id="234" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="235" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln101/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="store_ln101_access_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="2" slack="0"/>
<pin id="240" dir="0" index="1" bw="24" slack="0"/>
<pin id="241" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="242" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln101/1 "/>
</bind>
</comp>

<comp id="245" class="1004" name="store_ln101_access_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="2" slack="0"/>
<pin id="247" dir="0" index="1" bw="24" slack="0"/>
<pin id="248" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="249" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln101/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="store_ln101_access_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="2" slack="0"/>
<pin id="254" dir="0" index="1" bw="24" slack="0"/>
<pin id="255" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="256" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln101/1 "/>
</bind>
</comp>

<comp id="259" class="1004" name="store_ln101_access_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="2" slack="0"/>
<pin id="261" dir="0" index="1" bw="24" slack="0"/>
<pin id="262" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="263" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln101/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="store_ln101_access_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="2" slack="0"/>
<pin id="268" dir="0" index="1" bw="24" slack="0"/>
<pin id="269" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="270" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln101/1 "/>
</bind>
</comp>

<comp id="273" class="1004" name="store_ln101_access_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="2" slack="0"/>
<pin id="275" dir="0" index="1" bw="24" slack="0"/>
<pin id="276" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="277" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln101/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="store_ln101_access_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="2" slack="0"/>
<pin id="282" dir="0" index="1" bw="24" slack="0"/>
<pin id="283" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="284" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln101/1 "/>
</bind>
</comp>

<comp id="287" class="1004" name="store_ln101_access_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="2" slack="0"/>
<pin id="289" dir="0" index="1" bw="24" slack="0"/>
<pin id="290" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="291" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln101/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="store_ln101_access_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="2" slack="0"/>
<pin id="296" dir="0" index="1" bw="24" slack="0"/>
<pin id="297" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="298" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln101/1 "/>
</bind>
</comp>

<comp id="301" class="1004" name="store_ln101_access_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="2" slack="0"/>
<pin id="303" dir="0" index="1" bw="24" slack="0"/>
<pin id="304" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="305" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln101/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="store_ln101_access_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="2" slack="0"/>
<pin id="310" dir="0" index="1" bw="24" slack="0"/>
<pin id="311" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="312" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln101/1 "/>
</bind>
</comp>

<comp id="315" class="1004" name="store_ln101_access_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="2" slack="0"/>
<pin id="317" dir="0" index="1" bw="24" slack="0"/>
<pin id="318" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="319" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln101/1 "/>
</bind>
</comp>

<comp id="322" class="1004" name="store_ln99_store_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="1" slack="0"/>
<pin id="324" dir="0" index="1" bw="7" slack="0"/>
<pin id="325" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln99/1 "/>
</bind>
</comp>

<comp id="327" class="1004" name="j_1_load_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="7" slack="0"/>
<pin id="329" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_1/1 "/>
</bind>
</comp>

<comp id="330" class="1004" name="icmp_ln99_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="7" slack="0"/>
<pin id="332" dir="0" index="1" bw="7" slack="0"/>
<pin id="333" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln99/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="add_ln99_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="7" slack="0"/>
<pin id="338" dir="0" index="1" bw="1" slack="0"/>
<pin id="339" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln99/1 "/>
</bind>
</comp>

<comp id="342" class="1004" name="trunc_ln99_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="7" slack="0"/>
<pin id="344" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln99/1 "/>
</bind>
</comp>

<comp id="346" class="1004" name="lshr_ln_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="2" slack="0"/>
<pin id="348" dir="0" index="1" bw="7" slack="0"/>
<pin id="349" dir="0" index="2" bw="4" slack="0"/>
<pin id="350" dir="0" index="3" bw="4" slack="0"/>
<pin id="351" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/1 "/>
</bind>
</comp>

<comp id="356" class="1004" name="zext_ln99_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="2" slack="0"/>
<pin id="358" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln99/1 "/>
</bind>
</comp>

<comp id="376" class="1004" name="switch_ln101_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="4" slack="0"/>
<pin id="378" dir="0" index="1" bw="1" slack="0"/>
<pin id="379" dir="0" index="2" bw="1" slack="0"/>
<pin id="380" dir="0" index="3" bw="3" slack="0"/>
<pin id="381" dir="0" index="4" bw="3" slack="0"/>
<pin id="382" dir="0" index="5" bw="4" slack="0"/>
<pin id="383" dir="0" index="6" bw="4" slack="0"/>
<pin id="384" dir="0" index="7" bw="4" slack="0"/>
<pin id="385" dir="0" index="8" bw="4" slack="0"/>
<pin id="386" dir="0" index="9" bw="4" slack="0"/>
<pin id="387" dir="0" index="10" bw="4" slack="0"/>
<pin id="388" dir="0" index="11" bw="4" slack="0"/>
<pin id="389" dir="0" index="12" bw="4" slack="0"/>
<pin id="390" dir="0" index="13" bw="3" slack="0"/>
<pin id="391" dir="0" index="14" bw="3" slack="0"/>
<pin id="392" dir="0" index="15" bw="2" slack="0"/>
<pin id="393" dir="1" index="16" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="switch(3) " fcode="switch"/>
<opset="switch_ln101/1 "/>
</bind>
</comp>

<comp id="410" class="1004" name="store_ln99_store_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="7" slack="0"/>
<pin id="412" dir="0" index="1" bw="7" slack="0"/>
<pin id="413" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln99/1 "/>
</bind>
</comp>

<comp id="415" class="1005" name="j_reg_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="7" slack="0"/>
<pin id="417" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="97"><net_src comp="32" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="103"><net_src comp="30" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="60" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="110"><net_src comp="28" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="111"><net_src comp="60" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="117"><net_src comp="26" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="60" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="124"><net_src comp="24" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="125"><net_src comp="60" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="131"><net_src comp="22" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="60" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="138"><net_src comp="20" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="139"><net_src comp="60" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="145"><net_src comp="18" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="60" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="152"><net_src comp="16" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="60" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="159"><net_src comp="14" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="60" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="166"><net_src comp="12" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="167"><net_src comp="60" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="173"><net_src comp="10" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="60" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="180"><net_src comp="8" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="181"><net_src comp="60" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="187"><net_src comp="6" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="188"><net_src comp="60" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="194"><net_src comp="4" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="195"><net_src comp="60" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="201"><net_src comp="2" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="60" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="208"><net_src comp="0" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="209"><net_src comp="60" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="215"><net_src comp="92" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="216"><net_src comp="196" pin="3"/><net_sink comp="210" pin=0"/></net>

<net id="222"><net_src comp="92" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="223"><net_src comp="189" pin="3"/><net_sink comp="217" pin=0"/></net>

<net id="229"><net_src comp="92" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="230"><net_src comp="182" pin="3"/><net_sink comp="224" pin=0"/></net>

<net id="236"><net_src comp="92" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="237"><net_src comp="175" pin="3"/><net_sink comp="231" pin=0"/></net>

<net id="243"><net_src comp="92" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="244"><net_src comp="168" pin="3"/><net_sink comp="238" pin=0"/></net>

<net id="250"><net_src comp="92" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="251"><net_src comp="161" pin="3"/><net_sink comp="245" pin=0"/></net>

<net id="257"><net_src comp="92" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="258"><net_src comp="154" pin="3"/><net_sink comp="252" pin=0"/></net>

<net id="264"><net_src comp="92" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="265"><net_src comp="147" pin="3"/><net_sink comp="259" pin=0"/></net>

<net id="271"><net_src comp="92" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="272"><net_src comp="140" pin="3"/><net_sink comp="266" pin=0"/></net>

<net id="278"><net_src comp="92" pin="0"/><net_sink comp="273" pin=1"/></net>

<net id="279"><net_src comp="133" pin="3"/><net_sink comp="273" pin=0"/></net>

<net id="285"><net_src comp="92" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="286"><net_src comp="126" pin="3"/><net_sink comp="280" pin=0"/></net>

<net id="292"><net_src comp="92" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="293"><net_src comp="119" pin="3"/><net_sink comp="287" pin=0"/></net>

<net id="299"><net_src comp="92" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="300"><net_src comp="112" pin="3"/><net_sink comp="294" pin=0"/></net>

<net id="306"><net_src comp="92" pin="0"/><net_sink comp="301" pin=1"/></net>

<net id="307"><net_src comp="105" pin="3"/><net_sink comp="301" pin=0"/></net>

<net id="313"><net_src comp="92" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="314"><net_src comp="98" pin="3"/><net_sink comp="308" pin=0"/></net>

<net id="320"><net_src comp="92" pin="0"/><net_sink comp="315" pin=1"/></net>

<net id="321"><net_src comp="203" pin="3"/><net_sink comp="315" pin=0"/></net>

<net id="326"><net_src comp="34" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="334"><net_src comp="327" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="36" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="340"><net_src comp="327" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="341"><net_src comp="38" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="345"><net_src comp="327" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="352"><net_src comp="54" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="353"><net_src comp="327" pin="1"/><net_sink comp="346" pin=1"/></net>

<net id="354"><net_src comp="56" pin="0"/><net_sink comp="346" pin=2"/></net>

<net id="355"><net_src comp="58" pin="0"/><net_sink comp="346" pin=3"/></net>

<net id="359"><net_src comp="346" pin="4"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="361"><net_src comp="356" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="362"><net_src comp="356" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="363"><net_src comp="356" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="364"><net_src comp="356" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="365"><net_src comp="356" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="366"><net_src comp="356" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="367"><net_src comp="356" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="368"><net_src comp="356" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="369"><net_src comp="356" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="370"><net_src comp="356" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="371"><net_src comp="356" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="372"><net_src comp="356" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="373"><net_src comp="356" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="374"><net_src comp="356" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="375"><net_src comp="356" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="394"><net_src comp="342" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="395"><net_src comp="62" pin="0"/><net_sink comp="376" pin=1"/></net>

<net id="396"><net_src comp="64" pin="0"/><net_sink comp="376" pin=2"/></net>

<net id="397"><net_src comp="66" pin="0"/><net_sink comp="376" pin=3"/></net>

<net id="398"><net_src comp="68" pin="0"/><net_sink comp="376" pin=4"/></net>

<net id="399"><net_src comp="70" pin="0"/><net_sink comp="376" pin=5"/></net>

<net id="400"><net_src comp="72" pin="0"/><net_sink comp="376" pin=6"/></net>

<net id="401"><net_src comp="74" pin="0"/><net_sink comp="376" pin=7"/></net>

<net id="402"><net_src comp="76" pin="0"/><net_sink comp="376" pin=8"/></net>

<net id="403"><net_src comp="78" pin="0"/><net_sink comp="376" pin=9"/></net>

<net id="404"><net_src comp="80" pin="0"/><net_sink comp="376" pin=10"/></net>

<net id="405"><net_src comp="82" pin="0"/><net_sink comp="376" pin=11"/></net>

<net id="406"><net_src comp="84" pin="0"/><net_sink comp="376" pin=12"/></net>

<net id="407"><net_src comp="86" pin="0"/><net_sink comp="376" pin=13"/></net>

<net id="408"><net_src comp="88" pin="0"/><net_sink comp="376" pin=14"/></net>

<net id="409"><net_src comp="90" pin="0"/><net_sink comp="376" pin=15"/></net>

<net id="414"><net_src comp="336" pin="2"/><net_sink comp="410" pin=0"/></net>

<net id="418"><net_src comp="94" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="419"><net_src comp="415" pin="1"/><net_sink comp="322" pin=1"/></net>

<net id="420"><net_src comp="415" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="421"><net_src comp="415" pin="1"/><net_sink comp="410" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: col_sums_15 | {1 }
	Port: col_sums_14 | {1 }
	Port: col_sums_13 | {1 }
	Port: col_sums_12 | {1 }
	Port: col_sums_11 | {1 }
	Port: col_sums_10 | {1 }
	Port: col_sums_9 | {1 }
	Port: col_sums_8 | {1 }
	Port: col_sums_7 | {1 }
	Port: col_sums_6 | {1 }
	Port: col_sums_5 | {1 }
	Port: col_sums_4 | {1 }
	Port: col_sums_3 | {1 }
	Port: col_sums_2 | {1 }
	Port: col_sums_1 | {1 }
	Port: col_sums | {1 }
 - Input state : 
  - Chain level:
	State 1
		store_ln99 : 1
		j_1 : 1
		icmp_ln99 : 2
		add_ln99 : 2
		br_ln99 : 3
		trunc_ln99 : 2
		lshr_ln : 2
		zext_ln99 : 3
		col_sums_addr : 4
		col_sums_1_addr : 4
		col_sums_2_addr : 4
		col_sums_3_addr : 4
		col_sums_4_addr : 4
		col_sums_5_addr : 4
		col_sums_6_addr : 4
		col_sums_7_addr : 4
		col_sums_8_addr : 4
		col_sums_9_addr : 4
		col_sums_10_addr : 4
		col_sums_11_addr : 4
		col_sums_12_addr : 4
		col_sums_13_addr : 4
		col_sums_14_addr : 4
		col_sums_15_addr : 4
		switch_ln101 : 3
		store_ln101 : 5
		store_ln101 : 5
		store_ln101 : 5
		store_ln101 : 5
		store_ln101 : 5
		store_ln101 : 5
		store_ln101 : 5
		store_ln101 : 5
		store_ln101 : 5
		store_ln101 : 5
		store_ln101 : 5
		store_ln101 : 5
		store_ln101 : 5
		store_ln101 : 5
		store_ln101 : 5
		store_ln101 : 5
		store_ln99 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|
| Operation|   Functional Unit   |    FF   |   LUT   |
|----------|---------------------|---------|---------|
|   icmp   |   icmp_ln99_fu_330  |    0    |    14   |
|----------|---------------------|---------|---------|
|    add   |   add_ln99_fu_336   |    0    |    14   |
|----------|---------------------|---------|---------|
|   trunc  |  trunc_ln99_fu_342  |    0    |    0    |
|----------|---------------------|---------|---------|
|partselect|    lshr_ln_fu_346   |    0    |    0    |
|----------|---------------------|---------|---------|
|   zext   |   zext_ln99_fu_356  |    0    |    0    |
|----------|---------------------|---------|---------|
|  switch  | switch_ln101_fu_376 |    0    |    0    |
|----------|---------------------|---------|---------|
|   Total  |                     |    0    |    28   |
|----------|---------------------|---------|---------|

Memories:
N/A

* Register list:
+---------+--------+
|         |   FF   |
+---------+--------+
|j_reg_415|    7   |
+---------+--------+
|  Total  |    7   |
+---------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   28   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    7   |    -   |
+-----------+--------+--------+
|   Total   |    7   |   28   |
+-----------+--------+--------+
