0.7
2020.2
Oct 13 2023
20:47:58
E:/Project/Capstone/Architecture/Architecture.gen/sources_1/ip/blk_mem_ram/sim/blk_mem_ram.v,1731255179,verilog,,E:/Project/Capstone/Architecture/Architecture.gen/sources_1/ip/dist_mem_video_1/sim/dist_mem_video.v,,blk_mem_ram,,,../../../../Architecture.gen/sources_1/bd/design_1/ipshared/c2c6,,,,,
E:/Project/Capstone/Architecture/Architecture.gen/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v,1731228622,verilog,,E:/Project/Capstone/Architecture/Architecture.srcs/sources_1/new/ALU.v,,dist_mem_gen_0,,,../../../../Architecture.gen/sources_1/bd/design_1/ipshared/c2c6,,,,,
E:/Project/Capstone/Architecture/Architecture.gen/sources_1/ip/dist_mem_video_1/sim/dist_mem_video.v,1730357753,verilog,,E:/Project/Capstone/Architecture/Architecture.gen/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v,,dist_mem_video,,,../../../../Architecture.gen/sources_1/bd/design_1/ipshared/c2c6,,,,,
E:/Project/Capstone/Architecture/Architecture.sim/sim_1/behav/xsim/glbl.v,1697210495,verilog,,,,glbl,,,,,,,,
E:/Project/Capstone/Architecture/Architecture.srcs/sim_1/new/Testbench.v,1731255176,verilog,,,,Testbench,,,../../../../Architecture.gen/sources_1/bd/design_1/ipshared/c2c6,,,,,
E:/Project/Capstone/Architecture/Architecture.srcs/sources_1/new/ALU.v,1730357753,verilog,,E:/Project/Capstone/Architecture/Architecture.srcs/sources_1/new/AMO.v,,ALU,,,../../../../Architecture.gen/sources_1/bd/design_1/ipshared/c2c6,,,,,
E:/Project/Capstone/Architecture/Architecture.srcs/sources_1/new/AMO.v,1730357753,verilog,,E:/Project/Capstone/Architecture/Architecture.srcs/sources_1/new/ASCIIRom.v,,AMO,,,../../../../Architecture.gen/sources_1/bd/design_1/ipshared/c2c6,,,,,
E:/Project/Capstone/Architecture/Architecture.srcs/sources_1/new/ASCIIRom.v,1730357753,verilog,,E:/Project/Capstone/Architecture/Architecture.srcs/sources_1/new/Adder.v,,ASCIIRom,,,../../../../Architecture.gen/sources_1/bd/design_1/ipshared/c2c6,,,,,
E:/Project/Capstone/Architecture/Architecture.srcs/sources_1/new/Adder.v,1730357753,verilog,,E:/Project/Capstone/Architecture/Architecture.srcs/sources_1/new/CLB.v,,Adder_32bit,,,../../../../Architecture.gen/sources_1/bd/design_1/ipshared/c2c6,,,,,
E:/Project/Capstone/Architecture/Architecture.srcs/sources_1/new/CLB.v,1730357753,verilog,,E:/Project/Capstone/Architecture/Architecture.srcs/sources_1/new/Condition.v,,CLB,,,../../../../Architecture.gen/sources_1/bd/design_1/ipshared/c2c6,,,,,
E:/Project/Capstone/Architecture/Architecture.srcs/sources_1/new/Condition.v,1730357753,verilog,,E:/Project/Capstone/Architecture/Architecture.srcs/sources_1/new/ControlUnit.v,,Condition,,,../../../../Architecture.gen/sources_1/bd/design_1/ipshared/c2c6,,,,,
E:/Project/Capstone/Architecture/Architecture.srcs/sources_1/new/ControlUnit.v,1730357753,verilog,,E:/Project/Capstone/Architecture/Architecture.srcs/sources_1/new/Extender.v,,ControlUnit,,,../../../../Architecture.gen/sources_1/bd/design_1/ipshared/c2c6,,,,,
E:/Project/Capstone/Architecture/Architecture.srcs/sources_1/new/Extender.v,1730357753,verilog,,E:/Project/Capstone/Architecture/Architecture.srcs/sources_1/new/FullAdder.v,,Extender_32bit,,,../../../../Architecture.gen/sources_1/bd/design_1/ipshared/c2c6,,,,,
E:/Project/Capstone/Architecture/Architecture.srcs/sources_1/new/FullAdder.v,1730357753,verilog,,E:/Project/Capstone/Architecture/Architecture.srcs/sources_1/new/Graphics.v,,FullAdder,,,../../../../Architecture.gen/sources_1/bd/design_1/ipshared/c2c6,,,,,
E:/Project/Capstone/Architecture/Architecture.srcs/sources_1/new/Graphics.v,1730357753,verilog,,E:/Project/Capstone/Architecture/Architecture.srcs/sources_1/new/InterruptController.v,,Graphics,,,../../../../Architecture.gen/sources_1/bd/design_1/ipshared/c2c6,,,,,
E:/Project/Capstone/Architecture/Architecture.srcs/sources_1/new/InterruptController.v,1730357753,verilog,,E:/Project/Capstone/Architecture/Architecture.srcs/sources_1/new/MemoryHandler.v,,InterruptController,,,../../../../Architecture.gen/sources_1/bd/design_1/ipshared/c2c6,,,,,
E:/Project/Capstone/Architecture/Architecture.srcs/sources_1/new/MemoryHandler.v,1730357753,verilog,,E:/Project/Capstone/Architecture/Architecture.srcs/sources_1/new/Motherboard.v,,MemoryHandler,,,../../../../Architecture.gen/sources_1/bd/design_1/ipshared/c2c6,,,,,
E:/Project/Capstone/Architecture/Architecture.srcs/sources_1/new/Motherboard.v,1731225413,verilog,,E:/Project/Capstone/Architecture/Architecture.srcs/sources_1/new/OpcodeToALUOpcode.v,,Motherboard,,,../../../../Architecture.gen/sources_1/bd/design_1/ipshared/c2c6,,,,,
E:/Project/Capstone/Architecture/Architecture.srcs/sources_1/new/OpcodeToALUOpcode.v,1730357753,verilog,,E:/Project/Capstone/Architecture/Architecture.srcs/sources_1/new/OpcodeToState.v,,OpcodeToALUOpcode,,,../../../../Architecture.gen/sources_1/bd/design_1/ipshared/c2c6,,,,,
E:/Project/Capstone/Architecture/Architecture.srcs/sources_1/new/OpcodeToState.v,1730357753,verilog,,E:/Project/Capstone/Architecture/Architecture.srcs/sources_1/new/PS2Controller.v,,OpcodeToState,,,../../../../Architecture.gen/sources_1/bd/design_1/ipshared/c2c6,,,,,
E:/Project/Capstone/Architecture/Architecture.srcs/sources_1/new/PS2Controller.v,1730357753,verilog,,E:/Project/Capstone/Architecture/Architecture.srcs/sources_1/new/PS2RX.v,,PS2Controller,,,../../../../Architecture.gen/sources_1/bd/design_1/ipshared/c2c6,,,,,
E:/Project/Capstone/Architecture/Architecture.srcs/sources_1/new/PS2RX.v,1730357753,verilog,,E:/Project/Capstone/Architecture/Architecture.srcs/sources_1/new/Palette.v,,PS2RX,,,../../../../Architecture.gen/sources_1/bd/design_1/ipshared/c2c6,,,,,
E:/Project/Capstone/Architecture/Architecture.srcs/sources_1/new/Palette.v,1730357753,verilog,,E:/Project/Capstone/Architecture/Architecture.srcs/sources_1/new/RegisterFile.v,,Palette,,,../../../../Architecture.gen/sources_1/bd/design_1/ipshared/c2c6,,,,,
E:/Project/Capstone/Architecture/Architecture.srcs/sources_1/new/RegisterFile.v,1730357753,verilog,,E:/Project/Capstone/Architecture/Architecture.srcs/sources_1/new/Timer.v,,RegisterFile,,,../../../../Architecture.gen/sources_1/bd/design_1/ipshared/c2c6,,,,,
E:/Project/Capstone/Architecture/Architecture.srcs/sources_1/new/Timer.v,1730895927,verilog,,E:/Project/Capstone/Architecture/Architecture.srcs/sources_1/new/VGAController.v,,Timer,,,../../../../Architecture.gen/sources_1/bd/design_1/ipshared/c2c6,,,,,
E:/Project/Capstone/Architecture/Architecture.srcs/sources_1/new/VGAController.v,1730357753,verilog,,E:/Project/Capstone/Architecture/Architecture.srcs/sim_1/new/Testbench.v,,VGAController,,,../../../../Architecture.gen/sources_1/bd/design_1/ipshared/c2c6,,,,,
