

================================================================
== Vitis HLS Report for 'Conv2D_HW_Pipeline_VITIS_LOOP_51_5'
================================================================
* Date:           Tue Apr  1 22:29:19 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Vitis_Midterm
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                     Loop Name                     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_49_3_VITIS_LOOP_50_4_VITIS_LOOP_51_5  |        ?|        ?|        15|          1|          1|     ?|       yes|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   1044|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    108|    -|
|Register         |        -|    -|    1355|    224|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|    1355|   1376|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|       1|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+-----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+-----+------------+------------+
    |add_ln49_1_fu_286_p2       |         +|   0|  0|  103|          96|           1|
    |add_ln49_fu_377_p2         |         +|   0|  0|   39|          32|           1|
    |add_ln50_1_fu_578_p2       |         +|   0|  0|   71|          64|          64|
    |add_ln50_2_fu_338_p2       |         +|   0|  0|   71|          64|           1|
    |add_ln50_fu_404_p2         |         +|   0|  0|   39|          32|           1|
    |add_ln51_fu_428_p2         |         +|   0|  0|   39|          32|           1|
    |empty_70_fu_510_p2         |         +|   0|  0|   41|          34|          34|
    |empty_72_fu_455_p2         |         +|   0|  0|   40|          33|          33|
    |empty_76_fu_486_p2         |         +|   0|  0|   12|          12|          12|
    |p_mid111_fu_545_p2         |         +|   0|  0|   41|          34|          34|
    |p_mid138_fu_528_p2         |         +|   0|  0|   40|          33|          33|
    |tmp_fu_501_p2              |         +|   0|  0|   40|          33|          33|
    |tmp_mid1_fu_536_p2         |         +|   0|  0|   40|          33|          33|
    |empty_75_fu_476_p2         |         -|   0|  0|   12|          12|          12|
    |ap_block_state8_io         |       and|   0|  0|    2|           1|           1|
    |icmp_ln49_fu_281_p2        |      icmp|   0|  0|   39|          96|          96|
    |icmp_ln50_fu_295_p2        |      icmp|   0|  0|   29|          64|          64|
    |icmp_ln51_fu_306_p2        |      icmp|   0|  0|   18|          32|          32|
    |ap_block_pp0_stage0_11001  |        or|   0|  0|    2|           1|           1|
    |or_ln49_fu_300_p2          |        or|   0|  0|    2|           1|           1|
    |or_ln50_1_fu_324_p2        |        or|   0|  0|    2|           1|           1|
    |or_ln50_fu_318_p2          |        or|   0|  0|    2|           1|           1|
    |select_ln49_1_fu_390_p3    |    select|   0|  0|   32|           1|          32|
    |select_ln49_2_fu_519_p3    |    select|   0|  0|   32|           1|          32|
    |select_ln49_3_fu_397_p3    |    select|   0|  0|   12|           1|           1|
    |select_ln49_4_fu_311_p3    |    select|   0|  0|    2|           1|           1|
    |select_ln49_5_fu_554_p3    |    select|   0|  0|   34|           1|          34|
    |select_ln49_fu_383_p3      |    select|   0|  0|   32|           1|           1|
    |select_ln50_1_fu_414_p3    |    select|   0|  0|   12|           1|          12|
    |select_ln50_2_fu_560_p3    |    select|   0|  0|   34|           1|          34|
    |select_ln50_3_fu_421_p3    |    select|   0|  0|   32|           1|          32|
    |select_ln50_4_fu_344_p3    |    select|   0|  0|   64|           1|           1|
    |select_ln50_fu_330_p3      |    select|   0|  0|   32|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|    2|           1|           2|
    +---------------------------+----------+----+---+-----+------------+------------+
    |Total                      |          |   0|  0| 1044|         753|         673|
    +---------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter6                |   9|          2|    1|          2|
    |ap_phi_mux_first_iter_0_phi_fu_230_p4  |   9|          2|    1|          2|
    |ap_sig_allocacmp_cx_load               |   9|          2|   32|         64|
    |cx_fu_102                              |   9|          2|   32|         64|
    |cy_1_fu_106                            |   9|          2|   32|         64|
    |gmem_blk_n_AR                          |   9|          2|    1|          2|
    |gmem_blk_n_R                           |   9|          2|    1|          2|
    |iChannel_fu_114                        |   9|          2|   32|         64|
    |indvar_flatten56_fu_118                |   9|          2|   96|        192|
    |indvar_flatten_fu_110                  |   9|          2|   64|        128|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  | 108|         24|  294|        588|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add_ln49_reg_743                   |  32|   0|   32|          0|
    |add_ln50_reg_753                   |  32|   0|   32|          0|
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |cx_fu_102                          |  32|   0|   32|          0|
    |cy_1_fu_106                        |  32|   0|   32|          0|
    |cy_reg_733                         |  32|   0|   32|          0|
    |empty_68_reg_763                   |  32|   0|   32|          0|
    |empty_68_reg_763_pp0_iter4_reg     |  32|   0|   32|          0|
    |empty_69_reg_774                   |  32|   0|   32|          0|
    |empty_70_reg_790                   |  34|   0|   34|          0|
    |empty_76_reg_769                   |  12|   0|   12|          0|
    |first_iter_0_reg_226               |   1|   0|    1|          0|
    |gmem_addr_1_read_reg_824           |  32|   0|   32|          0|
    |iChannel_fu_114                    |  32|   0|   32|          0|
    |icmp_ln49_reg_703                  |   1|   0|    1|          0|
    |icmp_ln50_reg_707                  |   1|   0|    1|          0|
    |indvar_flatten56_fu_118            |  96|   0|   96|          0|
    |indvar_flatten_fu_110              |  64|   0|   64|          0|
    |or_ln50_reg_723                    |   1|   0|    1|          0|
    |p_cast1_reg_698                    |  11|   0|   33|         22|
    |p_mid111_reg_800                   |  34|   0|   34|          0|
    |p_mid126_reg_779                   |  32|   0|   32|          0|
    |p_mid138_reg_795                   |  33|   0|   33|          0|
    |p_mid1_reg_785                     |  32|   0|   32|          0|
    |select_ln49_1_reg_748              |  32|   0|   32|          0|
    |select_ln49_4_reg_716              |   1|   0|    1|          0|
    |select_ln50_1_reg_758              |  12|   0|   12|          0|
    |select_ln50_reg_727                |  32|   0|   32|          0|
    |sext_ln51_mid2_v_reg_805           |  62|   0|   62|          0|
    |tmp_cast_mid136_cast_reg_693       |  32|   0|   33|          1|
    |trunc_ln53_reg_810                 |   2|   0|    2|          0|
    |zext_ln49_cast_reg_687             |  32|   0|   33|          1|
    |empty_76_reg_769                   |  64|  32|   12|          0|
    |icmp_ln49_reg_703                  |  64|  32|    1|          0|
    |icmp_ln50_reg_707                  |  64|  32|    1|          0|
    |or_ln50_reg_723                    |  64|  32|    1|          0|
    |select_ln49_4_reg_716              |  64|  32|    1|          0|
    |select_ln50_reg_727                |  64|  32|   32|          0|
    |trunc_ln53_reg_810                 |  64|  32|    2|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              |1355| 224|  981|         24|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+------------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |            Source Object           |    C Type    |
+------------------------+-----+-----+------------+------------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  Conv2D_HW_Pipeline_VITIS_LOOP_51_5|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  Conv2D_HW_Pipeline_VITIS_LOOP_51_5|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  Conv2D_HW_Pipeline_VITIS_LOOP_51_5|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  Conv2D_HW_Pipeline_VITIS_LOOP_51_5|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  Conv2D_HW_Pipeline_VITIS_LOOP_51_5|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  Conv2D_HW_Pipeline_VITIS_LOOP_51_5|  return value|
|grp_fu_484_p_din0       |  out|   32|  ap_ctrl_hs|  Conv2D_HW_Pipeline_VITIS_LOOP_51_5|  return value|
|grp_fu_484_p_din1       |  out|   32|  ap_ctrl_hs|  Conv2D_HW_Pipeline_VITIS_LOOP_51_5|  return value|
|grp_fu_484_p_dout0      |   in|   32|  ap_ctrl_hs|  Conv2D_HW_Pipeline_VITIS_LOOP_51_5|  return value|
|grp_fu_484_p_ce         |  out|    1|  ap_ctrl_hs|  Conv2D_HW_Pipeline_VITIS_LOOP_51_5|  return value|
|grp_fu_512_p_din0       |  out|   32|  ap_ctrl_hs|  Conv2D_HW_Pipeline_VITIS_LOOP_51_5|  return value|
|grp_fu_512_p_din1       |  out|   32|  ap_ctrl_hs|  Conv2D_HW_Pipeline_VITIS_LOOP_51_5|  return value|
|grp_fu_512_p_dout0      |   in|   32|  ap_ctrl_hs|  Conv2D_HW_Pipeline_VITIS_LOOP_51_5|  return value|
|grp_fu_512_p_ce         |  out|    1|  ap_ctrl_hs|  Conv2D_HW_Pipeline_VITIS_LOOP_51_5|  return value|
|grp_fu_1158_p_din0      |  out|   32|  ap_ctrl_hs|  Conv2D_HW_Pipeline_VITIS_LOOP_51_5|  return value|
|grp_fu_1158_p_din1      |  out|   32|  ap_ctrl_hs|  Conv2D_HW_Pipeline_VITIS_LOOP_51_5|  return value|
|grp_fu_1158_p_dout0     |   in|   32|  ap_ctrl_hs|  Conv2D_HW_Pipeline_VITIS_LOOP_51_5|  return value|
|grp_fu_1158_p_ce        |  out|    1|  ap_ctrl_hs|  Conv2D_HW_Pipeline_VITIS_LOOP_51_5|  return value|
|grp_fu_1162_p_din0      |  out|   32|  ap_ctrl_hs|  Conv2D_HW_Pipeline_VITIS_LOOP_51_5|  return value|
|grp_fu_1162_p_din1      |  out|   32|  ap_ctrl_hs|  Conv2D_HW_Pipeline_VITIS_LOOP_51_5|  return value|
|grp_fu_1162_p_dout0     |   in|   32|  ap_ctrl_hs|  Conv2D_HW_Pipeline_VITIS_LOOP_51_5|  return value|
|grp_fu_1162_p_ce        |  out|    1|  ap_ctrl_hs|  Conv2D_HW_Pipeline_VITIS_LOOP_51_5|  return value|
|m_axi_gmem_AWVALID      |  out|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_AWREADY      |   in|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_AWADDR       |  out|   64|       m_axi|                                gmem|       pointer|
|m_axi_gmem_AWID         |  out|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_AWLEN        |  out|   32|       m_axi|                                gmem|       pointer|
|m_axi_gmem_AWSIZE       |  out|    3|       m_axi|                                gmem|       pointer|
|m_axi_gmem_AWBURST      |  out|    2|       m_axi|                                gmem|       pointer|
|m_axi_gmem_AWLOCK       |  out|    2|       m_axi|                                gmem|       pointer|
|m_axi_gmem_AWCACHE      |  out|    4|       m_axi|                                gmem|       pointer|
|m_axi_gmem_AWPROT       |  out|    3|       m_axi|                                gmem|       pointer|
|m_axi_gmem_AWQOS        |  out|    4|       m_axi|                                gmem|       pointer|
|m_axi_gmem_AWREGION     |  out|    4|       m_axi|                                gmem|       pointer|
|m_axi_gmem_AWUSER       |  out|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_WVALID       |  out|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_WREADY       |   in|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_WDATA        |  out|   32|       m_axi|                                gmem|       pointer|
|m_axi_gmem_WSTRB        |  out|    4|       m_axi|                                gmem|       pointer|
|m_axi_gmem_WLAST        |  out|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_WID          |  out|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_WUSER        |  out|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_ARVALID      |  out|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_ARREADY      |   in|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_ARADDR       |  out|   64|       m_axi|                                gmem|       pointer|
|m_axi_gmem_ARID         |  out|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_ARLEN        |  out|   32|       m_axi|                                gmem|       pointer|
|m_axi_gmem_ARSIZE       |  out|    3|       m_axi|                                gmem|       pointer|
|m_axi_gmem_ARBURST      |  out|    2|       m_axi|                                gmem|       pointer|
|m_axi_gmem_ARLOCK       |  out|    2|       m_axi|                                gmem|       pointer|
|m_axi_gmem_ARCACHE      |  out|    4|       m_axi|                                gmem|       pointer|
|m_axi_gmem_ARPROT       |  out|    3|       m_axi|                                gmem|       pointer|
|m_axi_gmem_ARQOS        |  out|    4|       m_axi|                                gmem|       pointer|
|m_axi_gmem_ARREGION     |  out|    4|       m_axi|                                gmem|       pointer|
|m_axi_gmem_ARUSER       |  out|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_RVALID       |   in|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_RREADY       |  out|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_RDATA        |   in|   32|       m_axi|                                gmem|       pointer|
|m_axi_gmem_RLAST        |   in|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_RID          |   in|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_RFIFONUM     |   in|    9|       m_axi|                                gmem|       pointer|
|m_axi_gmem_RUSER        |   in|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_RRESP        |   in|    2|       m_axi|                                gmem|       pointer|
|m_axi_gmem_BVALID       |   in|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_BREADY       |  out|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_BRESP        |   in|    2|       m_axi|                                gmem|       pointer|
|m_axi_gmem_BID          |   in|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_BUSER        |   in|    1|       m_axi|                                gmem|       pointer|
|mul_ln40                |   in|   32|     ap_none|                            mul_ln40|        scalar|
|convWidth               |   in|   32|     ap_none|                           convWidth|        scalar|
|zext_ln49               |   in|   32|     ap_none|                           zext_ln49|        scalar|
|mul_ln19_1              |   in|   96|     ap_none|                          mul_ln19_1|        scalar|
|mul_ln19                |   in|   64|     ap_none|                            mul_ln19|        scalar|
|empty                   |   in|   11|     ap_none|                               empty|        scalar|
|tmp_cast_mid136         |   in|   32|     ap_none|                     tmp_cast_mid136|        scalar|
|icmp_ln51_1             |   in|    1|     ap_none|                         icmp_ln51_1|        scalar|
|coeff_cache_address0    |  out|   12|   ap_memory|                         coeff_cache|         array|
|coeff_cache_ce0         |  out|    1|   ap_memory|                         coeff_cache|         array|
|coeff_cache_we0         |  out|    1|   ap_memory|                         coeff_cache|         array|
|coeff_cache_d0          |  out|   32|   ap_memory|                         coeff_cache|         array|
|coeff_cache_1_address0  |  out|   12|   ap_memory|                       coeff_cache_1|         array|
|coeff_cache_1_ce0       |  out|    1|   ap_memory|                       coeff_cache_1|         array|
|coeff_cache_1_we0       |  out|    1|   ap_memory|                       coeff_cache_1|         array|
|coeff_cache_1_d0        |  out|   32|   ap_memory|                       coeff_cache_1|         array|
|coeff_cache_2_address0  |  out|   12|   ap_memory|                       coeff_cache_2|         array|
|coeff_cache_2_ce0       |  out|    1|   ap_memory|                       coeff_cache_2|         array|
|coeff_cache_2_we0       |  out|    1|   ap_memory|                       coeff_cache_2|         array|
|coeff_cache_2_d0        |  out|   32|   ap_memory|                       coeff_cache_2|         array|
|coeffs                  |   in|   64|     ap_none|                              coeffs|        scalar|
+------------------------+-----+-----+------------+------------------------------------+--------------+

