// Seed: 1675289279
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  always @(id_1 or posedge 1'h0) begin : LABEL_0
    id_8 = ({1, 1});
  end
  assign module_1.type_1 = 0;
  assign id_3 = id_8;
endmodule
module module_1 (
    input wire id_0,
    input wire id_1,
    input wire id_2,
    output supply1 id_3,
    output tri0 id_4,
    input tri1 id_5,
    input tri id_6
);
  wire id_8;
  module_0 modCall_1 (
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8
  );
endmodule
