

        *** GPGPU-Sim Simulator Version 3.2.2  [build gpgpu-sim_git-commit-ccc09f1cf63a6cc8b61cc8f41f59ef817e0fb5a2_modified_0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  16:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 128:64:2,L:R:f:N:L,A:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     8:128:4,L:R:f:N:L,A:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     64:128:6,L:L:m:N:H,A:128:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      28 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   32 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                   20 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    8 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        4,1,1,4,1,1,6 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-tlb_size                            4096 # Number of tlb entries per SM.
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:16,L:B:m:W:L,A:1024:1024,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           11 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=1:CCDL=0:RTPL=0 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_geforcegtx1080ti.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    0 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1481.0:2962.0:1481.0:2750.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-gddr_size                       2.7273MB # Size of GDDR in MB/GB.(GLOBAL_HEAP_START, GLOBAL_HEAP_START + gddr_size) would be used for unmanged memory, (GLOBAL_HEAP_START + gddr_size, GLOBAL_HEAP_START + gddr_size*2) would be used for managed memory. 
-page_table_walk_latency                  100 # Average page table walk latency (in core cycle).
-eviction_policy                        1 # Select page eviction policy
-reserve_accessed_page_percent                    0 # Percentage of accessed pages reserved from eviction in hope that they will be accessed in next iteration.
-percentage_of_free_page_buffer                    0 # Percentage of free page buffer to trigger the page eviction.
-page_size                            4KB # GDDR page size, only 4KB/2MB avaliable.
-pcie_bandwidth                  16.0GB/s # PCI-e bandwidth per direction, in GB/s.
-enable_nvlink                          0 # Enable nvlink 2.0, 150.0GB/s
-enable_rdma                            0 # Enable remote direct memory access
-migrate_threshold                     10 # Access counter threshold for migrating the page from cpu to gpu
-sim_prof_enable                        1 # Enable gpgpu-sim profiler
-hardware_prefetch                      1 # Select gpgpu-sim hardware prefetcher
-hwprefetch_oversub                     0 # Select gpgpu-sim hardware prefetcher under over-subscription
-page_fault_latency                 66645 # Average fault latency (in core cycle).
-enable_accurate_simulation                    0 # Enable page fault functional simulation.
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency               222150 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,2,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          1,2,1,1,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  1 # number of bank groups
CCDL                                    0 # column to column delay between accesses to different bank groups
RTPL                                    0 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 22
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1481000000.000000:2962000000.000000:1481000000.000000:2750000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000067521944632:0.00000000033760972316:0.00000000067521944632:0.00000000036363636364
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
e1dd71e4dd65f18a0a7a7f638e05215a  /home/gpuser/Desktop/gpgpu-sim_UVMSmart/benchmarks/Managed/hotspot/hotspot
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/gpuser/Desktop/gpgpu-sim_UVMSmart/benchmarks/Managed/hotspot/hotspot
Running md5sum using "md5sum /home/gpuser/Desktop/gpgpu-sim_UVMSmart/benchmarks/Managed/hotspot/hotspot "
Parsing file _cuobjdump_complete_output_y4ql49
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: default
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z14calculate_tempiPfS_S_iiiiffffff : hostFun 0x0x401ae2, fat_cubin_handle = 1
GPGPU-Sim PTX: allocating shared region for "_Z14calculate_tempiPfS_S_iiiiffffff$__cuda_local_var_16165_39_non_const_temp_on_cuda" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z14calculate_tempiPfS_S_iiiiffffff$__cuda_local_var_16166_39_non_const_power_on_cuda" from 0x400 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z14calculate_tempiPfS_S_iiiiffffff$__cuda_local_var_16167_39_non_const_temp_t" from 0x800 to 0xc00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14calculate_tempiPfS_S_iiiiffffff'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: Finding dominators for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: Finding postdominators for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: reconvergence points for _Z14calculate_tempiPfS_S_iiiiffffff...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x118 (_1.ptx:82) @!%p7 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b8 (_1.ptx:106) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x120 (_1.ptx:83) bra.uni BB0_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x128 (_1.ptx:86) mad.lo.s32 %r27, %r1, %r10, %r2;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1c8 (_1.ptx:108) @%p8 bra BB0_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b0 (_1.ptx:247) and.b16 %rs7, %rs8, 255;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x338 (_1.ptx:157) @!%p15 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x538 (_1.ptx:226) bar.sync 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x340 (_1.ptx:158) bra.uni BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x348 (_1.ptx:161) setp.gt.s32%p16, %r23, %r6;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x3d0 (_1.ptx:178) @%p28 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x538 (_1.ptx:226) bar.sync 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x548 (_1.ptx:228) @%p31 bra BB0_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b0 (_1.ptx:247) and.b16 %rs7, %rs8, 255;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x558 (_1.ptx:231) @%p32 bra BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x590 (_1.ptx:241) bar.sync 0;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x5a8 (_1.ptx:244) @%p33 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b0 (_1.ptx:247) and.b16 %rs7, %rs8, 255;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x5c0 (_1.ptx:249) @%p34 bra BB0_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x620 (_1.ptx:264) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z14calculate_tempiPfS_S_iiiiffffff
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14calculate_tempiPfS_S_iiiiffffff'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_NLQ3bU"
Running: cat _ptx_NLQ3bU | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_42pOjE
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_42pOjE --output-file  /dev/null 2> _ptx_NLQ3bUinfo"
GPGPU-Sim PTX: Kernel '_Z14calculate_tempiPfS_S_iiiiffffff' : regs=34, lmem=0, smem=3072, cmem=120
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_NLQ3bU _ptx2_42pOjE _ptx_NLQ3bUinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
WG size of kernel = 16 X 16
pyramidHeight: 2
gridSize: [512, 512]
border:[2, 2]
blockGrid:[43, 43]
targetBlock:[12, 12]
Start computing the transient temperature

GPGPU-Sim PTX: cudaLaunch for 0x0x401ae2 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z14calculate_tempiPfS_S_iiiiffffff' to stream 0, gridDim= (43,43,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: CTA/core = 7, limited by: regs
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
Destroy streams for kernel 1: size 0
kernel_name = _Z14calculate_tempiPfS_S_iiiiffffff 
kernel_launch_uid = 1 
gpu_sim_cycle = 496490
gpu_sim_insn = 103760320
gpu_ipc =     208.9877
gpu_tot_sim_cycle = 718640
gpu_tot_sim_insn = 103760320
gpu_tot_ipc =     144.3843
gpu_tot_issued_cta = 1849
max_total_param_size = 0
gpu_stall_dramfull = 32318
gpu_stall_icnt2sh    = 231906
partiton_reqs_in_parallel = 10890462
partiton_reqs_in_parallel_total    = 0
partiton_level_parallism =      21.9349
partiton_level_parallism_total  =      15.1543
partiton_reqs_in_parallel_util = 10890462
partiton_reqs_in_parallel_util_total    = 0
gpu_sim_cycle_parition_util = 496156
gpu_tot_sim_cycle_parition_util    = 0
partiton_level_parallism_util =      21.9497
partiton_level_parallism_util_total  =      21.9497
partiton_replys_in_parallel = 113236
partiton_replys_in_parallel_total    = 0
L2_BW  =      21.6177 GB/Sec
L2_BW_total  =      14.9351 GB/Sec
gpu_total_sim_rate=59122

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1933624
	L1I_total_cache_misses = 8681
	L1I_total_cache_miss_rate = 0.0045
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6846
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 192296
	L1C_total_cache_misses = 2195
	L1C_total_cache_miss_rate = 0.0114
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 190101
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 2195
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1924943
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 8681
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6846
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 192296
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1933624
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 
distro:
2432, 3149, 3149, 3141, 3150, 3138, 3152, 2519, 2265, 2826, 2836, 2828, 2837, 2828, 2833, 2268, 2262, 2830, 2836, 2828, 2836, 2820, 2835, 2267, 2262, 2835, 2838, 2834, 2836, 2833, 2837, 2269, 2265, 2834, 2834, 2829, 2833, 2824, 2830, 2267, 2265, 2827, 2836, 2826, 2835, 2684, 2690, 2191, 2265, 2831, 2838, 2830, 2838, 2686, 2692, 2192, 
gpgpu_n_tot_thrd_icount = 121236608
gpgpu_n_tot_w_icount = 3788644
gpgpu_n_stall_shd_mem = 112982
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 85680
gpgpu_n_mem_write_global = 27136
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 56
gpgpu_n_load_insn  = 924800
gpgpu_n_store_insn = 262144
gpgpu_n_shmem_insn = 6218896
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6153472
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 75311
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 32785
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:150244	W0_Idle:9306854	W0_Scoreboard:15110377	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:4200	W10:0	W11:0	W12:0	W13:4200	W14:172200	W15:0	W16:14080	W17:0	W18:12800	W19:0	W20:6460	W21:0	W22:0	W23:0	W24:872408	W25:0	W26:12800	W27:0	W28:812308	W29:0	W30:0	W31:0	W32:1877188
traffic_breakdown_coretomem[CONST_ACC_R] = 448 {8:56,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 685440 {8:85680,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1970176 {40:10752,72:10752,136:5632,}
traffic_breakdown_coretomem[INST_ACC_R] = 2912 {8:364,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4032 {72:56,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 7126400 {40:27200,72:29920,136:28560,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 217088 {8:27136,}
traffic_breakdown_memtocore[INST_ACC_R] = 49504 {136:364,}
maxmrqlatency = 604 
maxdqlatency = 0 
maxmflatency = 123805 
averagemflatency = 7992 
max_icnt2mem_latency = 123522 
max_icnt2sh_latency = 718639 
mrq_lat_table:18586 	1550 	1503 	3160 	3674 	4589 	3748 	4835 	4189 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	40976 	40856 	1888 	0 	1459 	2168 	1563 	16793 	4881 	2288 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	28437 	4629 	1205 	731 	44813 	4072 	197 	0 	0 	1656 	2290 	1370 	17412 	4136 	2288 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	19531 	39762 	24795 	1647 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	13356 	13780 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	31 	51 	0 	1 	7 	3 	12 	15 	7 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        59        60        68        70        68        69        64        67        68        70        44        43        68        70        58        64 
dram[1]:        60        62        68        70        67        70        65        66        68        69        42        45        68        70        58        64 
dram[2]:        57        62        68        70        68        70        64        70        67        69        42        43        68        70        60        63 
dram[3]:        60        59        68        70        67        70        64        67        68        70        43        44        68        70        63        67 
dram[4]:        60        62        68        70        68        70        65        68        68        69        42        44        68        70        63        67 
dram[5]:        62        66        68        70        67        70        64        69        67        69        43        43        68        70        60        65 
dram[6]:        64        64        68        70        66        70        66        68        68        69        42        45        68        70        59        65 
dram[7]:        64        66        68        70        68        70        65        68        68        69        42        43        68        70        59        63 
dram[8]:        63        65        68        70        68        69        64        67        67        70        44        43        68        70        55        63 
dram[9]:        64        65        68        70        67        70        65        66        68        69        46        50        68        70        55        61 
dram[10]:        63        66        68        70        68        70        65        70        68        69        46        47        68        70        55        58 
maximum service time to same row:
dram[0]:    125448    125318    132785    132497    104419    104316    163057    163019    135489    135425    228930    229973    229425    229435    226485    226259 
dram[1]:    125292    125271    128006    127540    104838    104459    168226    168698    135437    135446    228923    230028    229285    229303    231100    231250 
dram[2]:    125487    125487    127266    127271    104383    104754    163052    163064    135444    135486    228902    230014    229362    229392    231869    232048 
dram[3]:    125416    125334    127131    127218    104493    104453    168622    168241    135457    135514    228906    229962    229434    229594    231978    231599 
dram[4]:    125321    125314    127218    127240    104850    104435    168137    168536    135498    135609    228927    230028    229376    229555    232037    232030 
dram[5]:    125532    125530    127212    127269    104361    104764    163103    163070    135665    135641    228871    229920    229261    229463    232134    232128 
dram[6]:    125497    125464    127165    127235    104841    104458    168192    168229    135620    135666    228906    229964    229186    229538    232092    231648 
dram[7]:    125379    125390    127220    127225    104384    104456    163111    163113    135421    135494    228927    229993    229040    229209    232215    232115 
dram[8]:    125407    125511    132786    132497    104420    104761    163090    163060    135435    135332    228879    230003    229314    229455    226505    226654 
dram[9]:    125446    125327    128009    127544    104837    104458    168164    168694    135421    135451    228937    230090    229224    229325    231439    231249 
dram[10]:    125531    125424    127268    127226    104382    104754    163101    163107    135433    135476    228968    230012    229367    229391    231869    232048 
average row accesses per activate:
dram[0]: 14.055555 13.000000 28.400000 29.400000 12.590909 11.625000 19.769230 19.692308 23.000000 23.400000 11.047619 13.941176 24.000000 24.090910 14.315789 13.750000 
dram[1]: 17.928572 13.736842 28.900000 29.600000 11.375000 12.681818 18.571428 19.461538 23.100000 23.600000 11.142858 13.705882 26.000000 27.200001 12.318182 11.666667 
dram[2]: 14.333333 11.347826 28.700001 29.299999 11.666667 11.458333 21.833334 19.692308 22.799999 23.400000 13.411765 13.941176 23.909090 24.090910 13.550000 14.000000 
dram[3]: 17.000000 13.526316 28.600000 29.799999 11.458333 11.791667 19.769230 19.384615 22.600000 23.299999 13.529411 13.111111 29.222221 29.444445 13.047619 11.080000 
dram[4]: 16.933332 13.578947 28.600000 29.700001 11.375000 11.541667 21.583334 21.250000 22.600000 23.200001 11.600000 13.529411 29.222221 30.000000 11.375000 11.666667 
dram[5]: 15.937500 13.526316 28.500000 29.400000 10.653846 14.000000 19.692308 19.615385 22.900000 23.100000 10.952381 13.882353 26.900000 26.500000 10.500000 12.863636 
dram[6]: 15.176471 17.466667 28.200001 29.500000 12.454545 10.615385 19.923077 19.307692 23.000000 23.100000  9.956522 12.888889 29.555555 30.111111  9.482759  9.233334 
dram[7]: 14.277778 14.277778 28.799999 29.600000 11.666667  9.964286 21.583334 21.083334 22.500000 23.299999 11.400000 14.250000 26.400000 27.000000  9.642858  9.793103 
dram[8]: 15.117647 12.900000 28.600000 29.400000 10.538462 11.416667 18.357143 16.866667 22.799999 23.100000  9.913043 13.764706 24.272728 24.272728 11.291667 12.086957 
dram[9]: 14.111111 14.555555 28.799999 29.200001 11.458333  9.892858 18.428572 19.384615 22.900000 23.299999 11.000000 13.705882 25.700001 27.400000  9.379311 11.120000 
dram[10]: 15.294118 10.625000 28.799999 29.500000 10.653846  9.821428 23.454546 21.166666 22.600000 23.500000 13.411765 13.764706 24.181818 24.454546 10.720000 10.769231 
average row locality = 45862/2824 = 16.240086
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       145       144       144       144       144       144       143       143       128       128       128       128       142       142       144       144 
dram[1]:       144       144       144       144       144       144       143       143       128       128       128       128       142       142       144       144 
dram[2]:       144       144       144       144       144       144       143       143       128       128       128       128       142       142       144       144 
dram[3]:       144       144       144       144       144       144       143       143       128       128       128       128       142       142       144       144 
dram[4]:       144       144       144       144       144       144       143       143       128       128       128       128       142       142       145       145 
dram[5]:       144       144       144       144       144       144       143       143       128       128       128       128       143       143       145       145 
dram[6]:       144       144       144       144       144       144       142       142       128       128       128       128       143       143       145       145 
dram[7]:       144       144       144       144       144       144       142       142       128       128       128       128       143       143       145       145 
dram[8]:       144       144       144       144       144       144       142       142       128       128       128       128       143       143       145       145 
dram[9]:       144       144       144       144       144       144       142       142       128       128       128       128       143       143       145       145 
dram[10]:       144       144       144       144       144       144       142       142       128       128       128       128       143       143       145       144 
total reads: 24590
bank skew: 145/128 = 1.13
chip skew: 2238/2234 = 1.00
number of total write accesses:
dram[0]:       108       116       140       150       133       135       114       113       102       106       104       109       122       123       128       131 
dram[1]:       107       117       145       152       129       135       117       110       103       108       106       105       118       130       127       136 
dram[2]:       114       117       143       149       136       131       119       113       100       106       100       109       121       123       127       136 
dram[3]:       111       113       142       154       131       139       114       109        98       105       102       108       121       123       130       133 
dram[4]:       110       114       142       153       129       133       116       112        98       104       104       102       121       128       128       135 
dram[5]:       111       113       141       150       133       136       113       112       101       103       102       108       126       122       128       138 
dram[6]:       114       118       138       151       130       132       117       109       102       103       101       104       123       128       130       132 
dram[7]:       113       113       144       152       136       135       117       111        97       105       100       100       121       127       125       139 
dram[8]:       113       114       142       150       130       130       115       111       100       103       100       106       124       124       126       133 
dram[9]:       110       118       144       148       131       133       116       110       101       105       103       105       114       131       127       133 
dram[10]:       116       111       144       151       133       131       116       112        98       107       100       106       123       126       123       136 
total reads: 21272
bank skew: 154/97 = 1.59
chip skew: 1945/1921 = 1.01
average mf latency per bank:
dram[0]:      27542     27006     23479     23529     38841     39418     14017     13335     13237     12995     14313     14084     11853     11914     11664     11455
dram[1]:      27397     26938     23369     23434     40395     39913     12663     12648     13049     12884     13747     13929     11885     11904     11467     11222
dram[2]:      26448     26323     23914     24068     38389     40238     13846     12994     13665     13271     14447     14024     11809     11913     11887     11650
dram[3]:      25555     25819     23973     24199     40010     39969     12778     12419     13619     13258     14559     14389     11814     12048     11551     11449
dram[4]:      26587     26711     24160     23825     40842     40577     12185     10820     13574     13344     13875     13746     11728     11910     11339     11397
dram[5]:      26339     26464     24207     23823     39625     40594     12314     11419     14155     13899     14031     13747     11602     12008     11799     11374
dram[6]:      25789     26326     24218     24407     40861     41047     11142     11093     13893     13921     14180     14130     11631     11816     11575     11687
dram[7]:      25537     25839     24449     24505     38695     39307     12211     12082     14325     13958     13905     14163     11654     11801     11809     11595
dram[8]:      26134     26404     24321     24196     39382     40331     12943     12066     14104     13551     14234     13833     11560     11733     12270     12022
dram[9]:      27197     27440     24183     24913     39564     39727     12041     12094     13545     13449     14050     14126     11637     11379     12106     11979
dram[10]:      27097     28091     24908     25027     38110     39220     13059     12405     13632     13323     14040     13860     11659     11860     12343     11971
maximum mf latency per bank:
dram[0]:     123792    123774     94203     94216     94367     94377     93827     93561     33185     33182     32412     32241     29458     29436     33475     33484
dram[1]:     123756    123793     94394     94463     94565     94542     93719     93557     33181     33148     32236     32435     29431     29451     33464     33478
dram[2]:     123754    123787     94324     94336     94335     94331     93713     93579     33246     33348     32295     32323     29430     29433     33486     33495
dram[3]:     123753    123761     94243     94270     94331     94387     93776     93584     33349     33270     32278     32450     29437     29429     33490     33503
dram[4]:     123740    123776     94493     94453     94585     94521     93564     93593     33217     33154     32379     32246     29415     29420     33494     33502
dram[5]:     123748    123774     94366     94329     94294     94288     93680     93528     33271     33359     32337     32223     29413     29416     33481     33509
dram[6]:     123758    123768     94235     94265     94628     94565     93776     93538     33347     33276     32202     32399     29422     29423     33479     33494
dram[7]:     123742    123781     94431     94445     94355     94343     93573     93511     33218     33222     32256     32277     29429     29410     33488     33481
dram[8]:     123760    123789     94271     94287     94343     94338     93701     93571     33257     33262     32378     32231     29417     29432     33469     33481
dram[9]:     123786    123805     94232     94354     94581     94597     93769     93548     33207     33215     32215     32307     29427     29429     33470     33464
dram[10]:     123760    123802     94289     94439     94523     94336     93734     93577     33186     33173     32276     32262     29439     29446     33476     33487
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=921908 n_nop=908543 n_act=250 n_pre=234 n_req=4169 n_rd=8940 n_write=3941 bw_util=0.02794
n_activity=41670 dram_eff=0.6182
bk0: 580a 917826i bk1: 576a 917127i bk2: 576a 916689i bk3: 576a 916354i bk4: 576a 916219i bk5: 576a 916104i bk6: 572a 917634i bk7: 572a 917391i bk8: 512a 917465i bk9: 512a 917306i bk10: 512a 917576i bk11: 512a 917652i bk12: 568a 917769i bk13: 568a 917381i bk14: 576a 917327i bk15: 576a 916991i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.555103
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=921908 n_nop=908526 n_act=250 n_pre=234 n_req=4179 n_rd=8936 n_write=3962 bw_util=0.02798
n_activity=41231 dram_eff=0.6256
bk0: 576a 917920i bk1: 576a 917247i bk2: 576a 916884i bk3: 576a 916294i bk4: 576a 916539i bk5: 576a 916010i bk6: 572a 917578i bk7: 572a 917644i bk8: 512a 917957i bk9: 512a 917490i bk10: 512a 917717i bk11: 512a 917315i bk12: 568a 918132i bk13: 568a 917544i bk14: 576a 917103i bk15: 576a 916565i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.563299
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=921908 n_nop=908546 n_act=250 n_pre=234 n_req=4178 n_rd=8936 n_write=3942 bw_util=0.02794
n_activity=41591 dram_eff=0.6193
bk0: 576a 917748i bk1: 576a 917438i bk2: 576a 916825i bk3: 576a 916549i bk4: 576a 916381i bk5: 576a 916014i bk6: 572a 917390i bk7: 572a 917525i bk8: 512a 917762i bk9: 512a 917350i bk10: 512a 917636i bk11: 512a 917419i bk12: 568a 917786i bk13: 568a 917562i bk14: 576a 917154i bk15: 576a 916820i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.556806
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=921908 n_nop=908560 n_act=247 n_pre=231 n_req=4167 n_rd=8936 n_write=3934 bw_util=0.02792
n_activity=41730 dram_eff=0.6168
bk0: 576a 917787i bk1: 576a 917541i bk2: 576a 916778i bk3: 576a 916372i bk4: 576a 916240i bk5: 576a 915514i bk6: 572a 917731i bk7: 572a 917587i bk8: 512a 917948i bk9: 512a 917390i bk10: 512a 917740i bk11: 512a 917528i bk12: 568a 917958i bk13: 568a 917284i bk14: 576a 917157i bk15: 576a 916546i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.557962
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=921908 n_nop=908545 n_act=249 n_pre=233 n_req=4165 n_rd=8944 n_write=3937 bw_util=0.02794
n_activity=41565 dram_eff=0.6198
bk0: 576a 917807i bk1: 576a 917586i bk2: 576a 916968i bk3: 576a 916542i bk4: 576a 916431i bk5: 576a 915949i bk6: 572a 917677i bk7: 572a 917724i bk8: 512a 917888i bk9: 512a 917403i bk10: 512a 917569i bk11: 512a 917761i bk12: 568a 917895i bk13: 568a 917626i bk14: 580a 917094i bk15: 580a 916623i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.558351
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=921908 n_nop=908537 n_act=253 n_pre=237 n_req=4175 n_rd=8952 n_write=3929 bw_util=0.02794
n_activity=42234 dram_eff=0.61
bk0: 576a 917729i bk1: 576a 917540i bk2: 576a 916846i bk3: 576a 916438i bk4: 576a 916368i bk5: 576a 916074i bk6: 572a 917653i bk7: 572a 917662i bk8: 512a 917824i bk9: 512a 917458i bk10: 512a 917820i bk11: 512a 917506i bk12: 572a 917748i bk13: 572a 917407i bk14: 580a 917012i bk15: 580a 916667i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.54459
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=921908 n_nop=908516 n_act=264 n_pre=248 n_req=4168 n_rd=8944 n_write=3936 bw_util=0.02794
n_activity=41821 dram_eff=0.616
bk0: 576a 917781i bk1: 576a 917228i bk2: 576a 917097i bk3: 576a 916373i bk4: 576a 916675i bk5: 576a 916179i bk6: 568a 917612i bk7: 568a 917625i bk8: 512a 917997i bk9: 512a 917414i bk10: 512a 917595i bk11: 512a 917535i bk12: 572a 917822i bk13: 572a 917361i bk14: 580a 916823i bk15: 580a 916618i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.541204
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=921908 n_nop=908496 n_act=265 n_pre=249 n_req=4171 n_rd=8944 n_write=3954 bw_util=0.02798
n_activity=41753 dram_eff=0.6178
bk0: 576a 917720i bk1: 576a 917472i bk2: 576a 916976i bk3: 576a 916400i bk4: 576a 916398i bk5: 576a 916052i bk6: 568a 917497i bk7: 568a 917666i bk8: 512a 917950i bk9: 512a 917482i bk10: 512a 917768i bk11: 512a 917878i bk12: 572a 917466i bk13: 572a 917171i bk14: 580a 916778i bk15: 580a 916610i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.547044
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=921908 n_nop=908543 n_act=265 n_pre=249 n_req=4157 n_rd=8944 n_write=3907 bw_util=0.02788
n_activity=41535 dram_eff=0.6188
bk0: 576a 917771i bk1: 576a 917030i bk2: 576a 916721i bk3: 576a 916434i bk4: 576a 916260i bk5: 576a 916456i bk6: 568a 917527i bk7: 568a 917373i bk8: 512a 917908i bk9: 512a 917710i bk10: 512a 917637i bk11: 512a 917552i bk12: 572a 917606i bk13: 572a 917193i bk14: 580a 916822i bk15: 580a 916653i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.533774
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=921908 n_nop=908517 n_act=267 n_pre=251 n_req=4165 n_rd=8944 n_write=3929 bw_util=0.02793
n_activity=41239 dram_eff=0.6243
bk0: 576a 917693i bk1: 576a 917123i bk2: 576a 917048i bk3: 576a 916388i bk4: 576a 916509i bk5: 576a 915946i bk6: 568a 917397i bk7: 568a 917535i bk8: 512a 917840i bk9: 512a 917384i bk10: 512a 917943i bk11: 512a 917589i bk12: 572a 917997i bk13: 572a 917447i bk14: 580a 916735i bk15: 580a 916794i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.545306
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=921908 n_nop=908523 n_act=265 n_pre=249 n_req=4168 n_rd=8940 n_write=3931 bw_util=0.02792
n_activity=41463 dram_eff=0.6208
bk0: 576a 917890i bk1: 576a 917191i bk2: 576a 916808i bk3: 576a 916374i bk4: 576a 916226i bk5: 576a 916128i bk6: 568a 917562i bk7: 568a 917685i bk8: 512a 917801i bk9: 512a 917473i bk10: 512a 917744i bk11: 512a 917490i bk12: 572a 917714i bk13: 572a 917316i bk14: 580a 916951i bk15: 576a 916820i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.545718

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5100, Miss = 1118, Miss_rate = 0.219, Pending_hits = 2324, Reservation_fails = 0
L2_cache_bank[1]: Access = 5212, Miss = 1117, Miss_rate = 0.214, Pending_hits = 2372, Reservation_fails = 0
L2_cache_bank[2]: Access = 5037, Miss = 1117, Miss_rate = 0.222, Pending_hits = 2280, Reservation_fails = 0
L2_cache_bank[3]: Access = 5211, Miss = 1117, Miss_rate = 0.214, Pending_hits = 2414, Reservation_fails = 0
L2_cache_bank[4]: Access = 5047, Miss = 1117, Miss_rate = 0.221, Pending_hits = 2296, Reservation_fails = 0
L2_cache_bank[5]: Access = 5214, Miss = 1117, Miss_rate = 0.214, Pending_hits = 2408, Reservation_fails = 0
L2_cache_bank[6]: Access = 5042, Miss = 1117, Miss_rate = 0.222, Pending_hits = 2299, Reservation_fails = 0
L2_cache_bank[7]: Access = 5213, Miss = 1117, Miss_rate = 0.214, Pending_hits = 2442, Reservation_fails = 0
L2_cache_bank[8]: Access = 5066, Miss = 1118, Miss_rate = 0.221, Pending_hits = 2333, Reservation_fails = 0
L2_cache_bank[9]: Access = 5239, Miss = 1118, Miss_rate = 0.213, Pending_hits = 2405, Reservation_fails = 0
L2_cache_bank[10]: Access = 5077, Miss = 1119, Miss_rate = 0.220, Pending_hits = 2313, Reservation_fails = 0
L2_cache_bank[11]: Access = 5243, Miss = 1119, Miss_rate = 0.213, Pending_hits = 2406, Reservation_fails = 1
L2_cache_bank[12]: Access = 5068, Miss = 1118, Miss_rate = 0.221, Pending_hits = 2319, Reservation_fails = 1
L2_cache_bank[13]: Access = 5241, Miss = 1118, Miss_rate = 0.213, Pending_hits = 2466, Reservation_fails = 0
L2_cache_bank[14]: Access = 5071, Miss = 1118, Miss_rate = 0.220, Pending_hits = 2353, Reservation_fails = 0
L2_cache_bank[15]: Access = 5242, Miss = 1118, Miss_rate = 0.213, Pending_hits = 2447, Reservation_fails = 0
L2_cache_bank[16]: Access = 5074, Miss = 1118, Miss_rate = 0.220, Pending_hits = 2318, Reservation_fails = 0
L2_cache_bank[17]: Access = 5240, Miss = 1118, Miss_rate = 0.213, Pending_hits = 2430, Reservation_fails = 0
L2_cache_bank[18]: Access = 5066, Miss = 1118, Miss_rate = 0.221, Pending_hits = 2311, Reservation_fails = 0
L2_cache_bank[19]: Access = 5240, Miss = 1118, Miss_rate = 0.213, Pending_hits = 2444, Reservation_fails = 0
L2_cache_bank[20]: Access = 5076, Miss = 1118, Miss_rate = 0.220, Pending_hits = 2307, Reservation_fails = 1
L2_cache_bank[21]: Access = 5217, Miss = 1117, Miss_rate = 0.214, Pending_hits = 2424, Reservation_fails = 0
L2_total_cache_accesses = 113236
L2_total_cache_misses = 24590
L2_total_cache_miss_rate = 0.2172
L2_total_cache_pending_hits = 52111
L2_total_cache_reservation_fails = 3
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 30635
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 38661
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16384
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5864
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 13080
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8192
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 8
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 343
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 13
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 85680
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 56
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 27136
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 364
L2_cache_data_port_util = 0.007
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=316084
icnt_total_pkts_simt_to_mem=168020
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 19.8698
	minimum = 6
	maximum = 632
Network latency average = 14.5848
	minimum = 6
	maximum = 616
Slowest packet = 48594
Flit latency average = 13.7599
	minimum = 6
	maximum = 610
Slowest flit = 107054
Fragmentation average = 0.00268466
	minimum = 0
	maximum = 599
Injected packet rate average = 0.00456147
	minimum = 0.00363654 (at node 17)
	maximum = 0.00528008 (at node 39)
Accepted packet rate average = 0.00456147
	minimum = 0.00363654 (at node 17)
	maximum = 0.00528008 (at node 39)
Injected flit rate average = 0.00975055
	minimum = 0.00568291 (at node 17)
	maximum = 0.0147455 (at node 43)
Accepted flit rate average= 0.00975055
	minimum = 0.00760641 (at node 34)
	maximum = 0.0119993 (at node 19)
Injected packet length average = 2.13759
Accepted packet length average = 2.13759
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.8698 (1 samples)
	minimum = 6 (1 samples)
	maximum = 632 (1 samples)
Network latency average = 14.5848 (1 samples)
	minimum = 6 (1 samples)
	maximum = 616 (1 samples)
Flit latency average = 13.7599 (1 samples)
	minimum = 6 (1 samples)
	maximum = 610 (1 samples)
Fragmentation average = 0.00268466 (1 samples)
	minimum = 0 (1 samples)
	maximum = 599 (1 samples)
Injected packet rate average = 0.00456147 (1 samples)
	minimum = 0.00363654 (1 samples)
	maximum = 0.00528008 (1 samples)
Accepted packet rate average = 0.00456147 (1 samples)
	minimum = 0.00363654 (1 samples)
	maximum = 0.00528008 (1 samples)
Injected flit rate average = 0.00975055 (1 samples)
	minimum = 0.00568291 (1 samples)
	maximum = 0.0147455 (1 samples)
Accepted flit rate average = 0.00975055 (1 samples)
	minimum = 0.00760641 (1 samples)
	maximum = 0.0119993 (1 samples)
Injected packet size average = 2.13759 (1 samples)
Accepted packet size average = 2.13759 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 29 min, 15 sec (1755 sec)
gpgpu_simulation_rate = 59122 (inst/sec)
gpgpu_simulation_rate = 409 (cycle/sec)
Ending simulation
========================================UVM statistics==============================
========================================TLB statistics(access)==============================
Shader0: Tlb_access: 3812 Tlb_hit: 1078 Tlb_miss: 2734 Tlb_hit_rate: 0.282791
Shader1: Tlb_access: 4516 Tlb_hit: 1416 Tlb_miss: 3100 Tlb_hit_rate: 0.313552
Shader2: Tlb_access: 4276 Tlb_hit: 1210 Tlb_miss: 3066 Tlb_hit_rate: 0.282975
Shader3: Tlb_access: 4104 Tlb_hit: 1560 Tlb_miss: 2544 Tlb_hit_rate: 0.380117
Shader4: Tlb_access: 4120 Tlb_hit: 1266 Tlb_miss: 2854 Tlb_hit_rate: 0.307282
Shader5: Tlb_access: 3780 Tlb_hit: 1088 Tlb_miss: 2692 Tlb_hit_rate: 0.287831
Shader6: Tlb_access: 4356 Tlb_hit: 1464 Tlb_miss: 2892 Tlb_hit_rate: 0.336088
Shader7: Tlb_access: 4124 Tlb_hit: 1310 Tlb_miss: 2814 Tlb_hit_rate: 0.317653
Shader8: Tlb_access: 3956 Tlb_hit: 1256 Tlb_miss: 2700 Tlb_hit_rate: 0.317492
Shader9: Tlb_access: 3900 Tlb_hit: 1348 Tlb_miss: 2552 Tlb_hit_rate: 0.345641
Shader10: Tlb_access: 3916 Tlb_hit: 978 Tlb_miss: 2938 Tlb_hit_rate: 0.249745
Shader11: Tlb_access: 3940 Tlb_hit: 1246 Tlb_miss: 2694 Tlb_hit_rate: 0.316244
Shader12: Tlb_access: 4036 Tlb_hit: 1110 Tlb_miss: 2926 Tlb_hit_rate: 0.275025
Shader13: Tlb_access: 4072 Tlb_hit: 1448 Tlb_miss: 2624 Tlb_hit_rate: 0.355599
Shader14: Tlb_access: 3988 Tlb_hit: 1366 Tlb_miss: 2622 Tlb_hit_rate: 0.342528
Shader15: Tlb_access: 4012 Tlb_hit: 1230 Tlb_miss: 2782 Tlb_hit_rate: 0.306580
Shader16: Tlb_access: 3980 Tlb_hit: 1394 Tlb_miss: 2586 Tlb_hit_rate: 0.350251
Shader17: Tlb_access: 3596 Tlb_hit: 1060 Tlb_miss: 2536 Tlb_hit_rate: 0.294772
Shader18: Tlb_access: 3904 Tlb_hit: 1072 Tlb_miss: 2832 Tlb_hit_rate: 0.274590
Shader19: Tlb_access: 4248 Tlb_hit: 1476 Tlb_miss: 2772 Tlb_hit_rate: 0.347458
Shader20: Tlb_access: 3840 Tlb_hit: 1190 Tlb_miss: 2650 Tlb_hit_rate: 0.309896
Shader21: Tlb_access: 4048 Tlb_hit: 1260 Tlb_miss: 2788 Tlb_hit_rate: 0.311265
Shader22: Tlb_access: 4076 Tlb_hit: 1304 Tlb_miss: 2772 Tlb_hit_rate: 0.319921
Shader23: Tlb_access: 3808 Tlb_hit: 1384 Tlb_miss: 2424 Tlb_hit_rate: 0.363445
Shader24: Tlb_access: 4264 Tlb_hit: 1402 Tlb_miss: 2862 Tlb_hit_rate: 0.328799
Shader25: Tlb_access: 3900 Tlb_hit: 1104 Tlb_miss: 2796 Tlb_hit_rate: 0.283077
Shader26: Tlb_access: 4288 Tlb_hit: 1308 Tlb_miss: 2980 Tlb_hit_rate: 0.305037
Shader27: Tlb_access: 3956 Tlb_hit: 1318 Tlb_miss: 2638 Tlb_hit_rate: 0.333165
Tlb_tot_access: 112816 Tlb_tot_hit: 35646, Tlb_tot_miss: 77170, Tlb_tot_hit_rate: 0.315966
========================================TLB statistics(validate)==============================
Shader0: Tlb_validate: 670 Tlb_invalidate: 278 Tlb_evict: 0 Tlb_page_evict: 278
Shader1: Tlb_validate: 684 Tlb_invalidate: 284 Tlb_evict: 0 Tlb_page_evict: 284
Shader2: Tlb_validate: 726 Tlb_invalidate: 302 Tlb_evict: 0 Tlb_page_evict: 302
Shader3: Tlb_validate: 684 Tlb_invalidate: 284 Tlb_evict: 0 Tlb_page_evict: 284
Shader4: Tlb_validate: 740 Tlb_invalidate: 308 Tlb_evict: 0 Tlb_page_evict: 308
Shader5: Tlb_validate: 674 Tlb_invalidate: 280 Tlb_evict: 0 Tlb_page_evict: 280
Shader6: Tlb_validate: 684 Tlb_invalidate: 284 Tlb_evict: 0 Tlb_page_evict: 284
Shader7: Tlb_validate: 712 Tlb_invalidate: 296 Tlb_evict: 0 Tlb_page_evict: 296
Shader8: Tlb_validate: 698 Tlb_invalidate: 290 Tlb_evict: 0 Tlb_page_evict: 290
Shader9: Tlb_validate: 642 Tlb_invalidate: 268 Tlb_evict: 0 Tlb_page_evict: 268
Shader10: Tlb_validate: 740 Tlb_invalidate: 308 Tlb_evict: 0 Tlb_page_evict: 308
Shader11: Tlb_validate: 726 Tlb_invalidate: 302 Tlb_evict: 0 Tlb_page_evict: 302
Shader12: Tlb_validate: 698 Tlb_invalidate: 290 Tlb_evict: 0 Tlb_page_evict: 290
Shader13: Tlb_validate: 698 Tlb_invalidate: 290 Tlb_evict: 0 Tlb_page_evict: 290
Shader14: Tlb_validate: 712 Tlb_invalidate: 296 Tlb_evict: 0 Tlb_page_evict: 296
Shader15: Tlb_validate: 726 Tlb_invalidate: 302 Tlb_evict: 0 Tlb_page_evict: 302
Shader16: Tlb_validate: 688 Tlb_invalidate: 286 Tlb_evict: 0 Tlb_page_evict: 286
Shader17: Tlb_validate: 726 Tlb_invalidate: 302 Tlb_evict: 0 Tlb_page_evict: 302
Shader18: Tlb_validate: 754 Tlb_invalidate: 314 Tlb_evict: 0 Tlb_page_evict: 314
Shader19: Tlb_validate: 698 Tlb_invalidate: 290 Tlb_evict: 0 Tlb_page_evict: 290
Shader20: Tlb_validate: 726 Tlb_invalidate: 302 Tlb_evict: 0 Tlb_page_evict: 302
Shader21: Tlb_validate: 684 Tlb_invalidate: 284 Tlb_evict: 0 Tlb_page_evict: 284
Shader22: Tlb_validate: 712 Tlb_invalidate: 296 Tlb_evict: 0 Tlb_page_evict: 296
Shader23: Tlb_validate: 684 Tlb_invalidate: 284 Tlb_evict: 0 Tlb_page_evict: 284
Shader24: Tlb_validate: 698 Tlb_invalidate: 290 Tlb_evict: 0 Tlb_page_evict: 290
Shader25: Tlb_validate: 684 Tlb_invalidate: 284 Tlb_evict: 0 Tlb_page_evict: 284
Shader26: Tlb_validate: 684 Tlb_invalidate: 284 Tlb_evict: 0 Tlb_page_evict: 284
Shader27: Tlb_validate: 638 Tlb_invalidate: 268 Tlb_evict: 0 Tlb_page_evict: 268
Tlb_tot_valiate: 19590 Tlb_invalidate: 8146, Tlb_tot_evict: 0, Tlb_tot_evict page: 8146
========================================TLB statistics(thrashing)==============================
Shader0: Total 0
Shader1: Total 0
Shader2: Total 0
Shader3: Total 0
Shader4: Total 0
Shader5: Total 0
Shader6: Total 0
Shader7: Total 0
Shader8: Total 0
Shader9: Total 0
Shader10: Total 0
Shader11: Total 0
Shader12: Total 0
Shader13: Total 0
Shader14: Total 0
Shader15: Total 0
Shader16: Total 0
Shader17: Total 0
Shader18: Total 0
Shader19: Total 0
Shader20: Total 0
Shader21: Total 0
Shader22: Total 0
Shader23: Total 0
Shader24: Total 0
Shader25: Total 0
Shader26: Total 0
Shader27: Total 0
Tlb_tot_thrash: 0
========================================Page fault statistics==============================
Shader0: Page_table_access:2734 Page_hit: 1714 Page_miss: 1020 Page_hit_rate: 0.626920
Shader1: Page_table_access:3100 Page_hit: 1980 Page_miss: 1120 Page_hit_rate: 0.638710
Shader2: Page_table_access:3066 Page_hit: 1990 Page_miss: 1076 Page_hit_rate: 0.649054
Shader3: Page_table_access:2544 Page_hit: 1604 Page_miss: 940 Page_hit_rate: 0.630503
Shader4: Page_table_access:2854 Page_hit: 1854 Page_miss: 1000 Page_hit_rate: 0.649615
Shader5: Page_table_access:2692 Page_hit: 1712 Page_miss: 980 Page_hit_rate: 0.635958
Shader6: Page_table_access:2892 Page_hit: 1852 Page_miss: 1040 Page_hit_rate: 0.640387
Shader7: Page_table_access:2814 Page_hit: 1774 Page_miss: 1040 Page_hit_rate: 0.630419
Shader8: Page_table_access:2700 Page_hit: 1692 Page_miss: 1008 Page_hit_rate: 0.626667
Shader9: Page_table_access:2552 Page_hit: 1580 Page_miss: 972 Page_hit_rate: 0.619122
Shader10: Page_table_access:2938 Page_hit: 1850 Page_miss: 1088 Page_hit_rate: 0.629680
Shader11: Page_table_access:2694 Page_hit: 1650 Page_miss: 1044 Page_hit_rate: 0.612472
Shader12: Page_table_access:2926 Page_hit: 1750 Page_miss: 1176 Page_hit_rate: 0.598086
Shader13: Page_table_access:2624 Page_hit: 1584 Page_miss: 1040 Page_hit_rate: 0.603659
Shader14: Page_table_access:2622 Page_hit: 1674 Page_miss: 948 Page_hit_rate: 0.638444
Shader15: Page_table_access:2782 Page_hit: 1774 Page_miss: 1008 Page_hit_rate: 0.637671
Shader16: Page_table_access:2586 Page_hit: 1558 Page_miss: 1028 Page_hit_rate: 0.602475
Shader17: Page_table_access:2536 Page_hit: 1512 Page_miss: 1024 Page_hit_rate: 0.596215
Shader18: Page_table_access:2832 Page_hit: 1832 Page_miss: 1000 Page_hit_rate: 0.646893
Shader19: Page_table_access:2772 Page_hit: 1844 Page_miss: 928 Page_hit_rate: 0.665224
Shader20: Page_table_access:2650 Page_hit: 1630 Page_miss: 1020 Page_hit_rate: 0.615094
Shader21: Page_table_access:2788 Page_hit: 1608 Page_miss: 1180 Page_hit_rate: 0.576758
Shader22: Page_table_access:2772 Page_hit: 1740 Page_miss: 1032 Page_hit_rate: 0.627706
Shader23: Page_table_access:2424 Page_hit: 1304 Page_miss: 1120 Page_hit_rate: 0.537954
Shader24: Page_table_access:2862 Page_hit: 1802 Page_miss: 1060 Page_hit_rate: 0.629630
Shader25: Page_table_access:2796 Page_hit: 1676 Page_miss: 1120 Page_hit_rate: 0.599428
Shader26: Page_table_access:2980 Page_hit: 1840 Page_miss: 1140 Page_hit_rate: 0.617450
Shader27: Page_table_access:2638 Page_hit: 1638 Page_miss: 1000 Page_hit_rate: 0.620925
Page_table_tot_access: 77170 Page_tot_hit: 48018, Page_tot_miss 29152, Page_tot_hit_rate: 0.622237 Page_tot_fault: 15 Page_tot_pending: 29137
Total_memory_access_page_fault: 15, Average_latency: 347345.562500
========================================Page thrashing statistics==============================
Page_validate: 768 Page_evict_dirty: 16 Page_evict_not_dirty: 64
Page_tot_thrash: 0
========================================Memory access statistics==============================
========================================Prefetch statistics==============================
Tot_page_hit: 0, Tot_page_miss: 0, Tot_page_fault: 0
Avg_page_latency: 0.000000, Avg_prefetch_size: -nan, Avg_prefetch_latency: 0.000000
========================================Rdma statistics==============================
Rdma_read: 0
Rdma_migration_read 0
Rdma_migration_write 0
========================================PCI-e statistics==============================
Pcie_read_utilization: 0.994636
[0-25]: 0.051118, [26-50]: 0.034340, [51-75]: 0.017764, [76-100]: 0.896778
Pcie_write_utilization: 0.973811
[0-25]: 0.000000, [26-50]: 0.000000, [51-75]: 0.000000, [76-100]: 1.000000
F:   222150----T:   718640 	 	 	 Kl: 1 	 Sm: 0 	 T: kernel_launch(335.239716)
F:   223850----T:   230715 	 St: 802bb000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:   230715----T:   234145 	 St: 802c7000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:   234145----T:   236945 	 St: 802cb000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   236945----T:   244725 	 St: 802cd000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:   244725----T:   247330 	 St: 804bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   247330----T:   255570 	 St: 804bc000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   255570----T:   258175 	 St: 804cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   258175----T:   266415 	 St: 804cc000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   266415----T:   269020 	 St: 803bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   269020----T:   277260 	 St: 803bc000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   277260----T:   279865 	 St: 803cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   279865----T:   288105 	 St: 803cc000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   288504----T:   291304 	 St: 802db000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   291304----T:   306530 	 St: 802dd000 Sz: 122880 	 Sm: 0 	 T: memcpy_h2d(10.280891)
F:   306530----T:   309135 	 St: 804db000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   309135----T:   324830 	 St: 804dc000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F:   330457----T:   333062 	 St: 803db000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   333062----T:   348757 	 St: 803dc000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F:   349561----T:   352361 	 St: 802fb000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   352361----T:   382614 	 St: 802fd000 Sz: 253952 	 Sm: 0 	 T: memcpy_h2d(20.427414)
F:   382614----T:   385219 	 St: 804fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   385219----T:   415942 	 St: 804fc000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(20.744766)
F:   421153----T:   423953 	 St: 803fb000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   423953----T:   454206 	 St: 803fd000 Sz: 253952 	 Sm: 0 	 T: memcpy_h2d(20.427414)
F:   462824----T:   465624 	 St: 8033b000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   465624----T:   525989 	 St: 8033d000 Sz: 516096 	 Sm: 0 	 T: memcpy_h2d(40.759621)
F:   525989----T:   528594 	 St: 8053b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   528594----T:   589430 	 St: 8053c000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(41.077652)
F:   595069----T:   598881 	 St: 8043b000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:   595069----T:   603771 	 St: 802bb000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:   603771----T:   612473 	 St: 802cb000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:   612473----T:   621175 	 St: 804bb000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:   621175----T:   629877 	 St: 804cb000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:   629878----T:   688831 	 St: 80440000 Sz: 503808 	 Sm: 0 	 T: memcpy_h2d(39.806213)
F:   629878----T:   638580 	 St: 803bb000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:   718640----T:   721245 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:   718640----T:   726880 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:   729485----T:   732090 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:   729485----T:   737725 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:   740330----T:   742935 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:   740330----T:   756025 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:   758630----T:   761235 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:   758630----T:   789353 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F:   791958----T:   794563 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:   791958----T:   845264 	 St: 0 Sz: 454656 	 Sm: 0 	 T: device_sync(35.993248)
Tot_prefetch_time: 0(cycle), 0.000000(us)
Tot_kernel_exec_time: 496490(cycle), 335.239716(us)
Tot_kernel_exec_time_and_fault_time: 1496165(cycle), 1010.239685(us)
Tot_memcpy_h2d_time: 407686(cycle), 275.277527(us)
Tot_memcpy_d2h_time: 0(cycle), 0.000000(us)
Tot_memcpy_time: 407686(cycle), 275.277527(us)
Tot_devicesync_time: 129229(cycle), 87.257935(us)
Tot_writeback_time: 43510(cycle), 29.378798(us)
Tot_rdma_time: 0(cycle), 0.000000(us)
Tot_memcpy_d2h_sync_wb_time: 172739(cycle), 116.636734(us)
GPGPU-Sim: *** exit detected ***
