.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* RX */
.set RX__0__MASK, 0x04
.set RX__0__PC, CYREG_PRT0_PC2
.set RX__0__PORT, 0
.set RX__0__SHIFT, 2
.set RX__AG, CYREG_PRT0_AG
.set RX__AMUX, CYREG_PRT0_AMUX
.set RX__BIE, CYREG_PRT0_BIE
.set RX__BIT_MASK, CYREG_PRT0_BIT_MASK
.set RX__BYP, CYREG_PRT0_BYP
.set RX__CTL, CYREG_PRT0_CTL
.set RX__DM0, CYREG_PRT0_DM0
.set RX__DM1, CYREG_PRT0_DM1
.set RX__DM2, CYREG_PRT0_DM2
.set RX__DR, CYREG_PRT0_DR
.set RX__INP_DIS, CYREG_PRT0_INP_DIS
.set RX__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set RX__LCD_EN, CYREG_PRT0_LCD_EN
.set RX__MASK, 0x04
.set RX__PORT, 0
.set RX__PRT, CYREG_PRT0_PRT
.set RX__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set RX__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set RX__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set RX__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set RX__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set RX__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set RX__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set RX__PS, CYREG_PRT0_PS
.set RX__SHIFT, 2
.set RX__SLW, CYREG_PRT0_SLW

/* TX */
.set TX__0__MASK, 0x10
.set TX__0__PC, CYREG_PRT0_PC4
.set TX__0__PORT, 0
.set TX__0__SHIFT, 4
.set TX__AG, CYREG_PRT0_AG
.set TX__AMUX, CYREG_PRT0_AMUX
.set TX__BIE, CYREG_PRT0_BIE
.set TX__BIT_MASK, CYREG_PRT0_BIT_MASK
.set TX__BYP, CYREG_PRT0_BYP
.set TX__CTL, CYREG_PRT0_CTL
.set TX__DM0, CYREG_PRT0_DM0
.set TX__DM1, CYREG_PRT0_DM1
.set TX__DM2, CYREG_PRT0_DM2
.set TX__DR, CYREG_PRT0_DR
.set TX__INP_DIS, CYREG_PRT0_INP_DIS
.set TX__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set TX__LCD_EN, CYREG_PRT0_LCD_EN
.set TX__MASK, 0x10
.set TX__PORT, 0
.set TX__PRT, CYREG_PRT0_PRT
.set TX__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set TX__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set TX__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set TX__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set TX__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set TX__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set TX__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set TX__PS, CYREG_PRT0_PS
.set TX__SHIFT, 4
.set TX__SLW, CYREG_PRT0_SLW

/* GND */
.set GND__0__MASK, 0x01
.set GND__0__PC, CYREG_PRT0_PC0
.set GND__0__PORT, 0
.set GND__0__SHIFT, 0
.set GND__AG, CYREG_PRT0_AG
.set GND__AMUX, CYREG_PRT0_AMUX
.set GND__BIE, CYREG_PRT0_BIE
.set GND__BIT_MASK, CYREG_PRT0_BIT_MASK
.set GND__BYP, CYREG_PRT0_BYP
.set GND__CTL, CYREG_PRT0_CTL
.set GND__DM0, CYREG_PRT0_DM0
.set GND__DM1, CYREG_PRT0_DM1
.set GND__DM2, CYREG_PRT0_DM2
.set GND__DR, CYREG_PRT0_DR
.set GND__INP_DIS, CYREG_PRT0_INP_DIS
.set GND__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set GND__LCD_EN, CYREG_PRT0_LCD_EN
.set GND__MASK, 0x01
.set GND__PORT, 0
.set GND__PRT, CYREG_PRT0_PRT
.set GND__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set GND__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set GND__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set GND__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set GND__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set GND__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set GND__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set GND__PS, CYREG_PRT0_PS
.set GND__SHIFT, 0
.set GND__SLW, CYREG_PRT0_SLW

/* LED */
.set LED__0__MASK, 0x80
.set LED__0__PC, CYREG_PRT2_PC7
.set LED__0__PORT, 2
.set LED__0__SHIFT, 7
.set LED__AG, CYREG_PRT2_AG
.set LED__AMUX, CYREG_PRT2_AMUX
.set LED__BIE, CYREG_PRT2_BIE
.set LED__BIT_MASK, CYREG_PRT2_BIT_MASK
.set LED__BYP, CYREG_PRT2_BYP
.set LED__CTL, CYREG_PRT2_CTL
.set LED__DM0, CYREG_PRT2_DM0
.set LED__DM1, CYREG_PRT2_DM1
.set LED__DM2, CYREG_PRT2_DM2
.set LED__DR, CYREG_PRT2_DR
.set LED__INP_DIS, CYREG_PRT2_INP_DIS
.set LED__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set LED__LCD_EN, CYREG_PRT2_LCD_EN
.set LED__MASK, 0x80
.set LED__PORT, 2
.set LED__PRT, CYREG_PRT2_PRT
.set LED__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set LED__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set LED__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set LED__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set LED__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set LED__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set LED__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set LED__PS, CYREG_PRT2_PS
.set LED__SHIFT, 7
.set LED__SLW, CYREG_PRT2_SLW

/* RST */
.set RST__0__MASK, 0x40
.set RST__0__PC, CYREG_PRT0_PC6
.set RST__0__PORT, 0
.set RST__0__SHIFT, 6
.set RST__AG, CYREG_PRT0_AG
.set RST__AMUX, CYREG_PRT0_AMUX
.set RST__BIE, CYREG_PRT0_BIE
.set RST__BIT_MASK, CYREG_PRT0_BIT_MASK
.set RST__BYP, CYREG_PRT0_BYP
.set RST__CTL, CYREG_PRT0_CTL
.set RST__DM0, CYREG_PRT0_DM0
.set RST__DM1, CYREG_PRT0_DM1
.set RST__DM2, CYREG_PRT0_DM2
.set RST__DR, CYREG_PRT0_DR
.set RST__INP_DIS, CYREG_PRT0_INP_DIS
.set RST__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set RST__LCD_EN, CYREG_PRT0_LCD_EN
.set RST__MASK, 0x40
.set RST__PORT, 0
.set RST__PRT, CYREG_PRT0_PRT
.set RST__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set RST__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set RST__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set RST__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set RST__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set RST__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set RST__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set RST__PS, CYREG_PRT0_PS
.set RST__SHIFT, 6
.set RST__SLW, CYREG_PRT0_SLW

/* VCC */
.set VCC__0__MASK, 0x80
.set VCC__0__PC, CYREG_PRT0_PC7
.set VCC__0__PORT, 0
.set VCC__0__SHIFT, 7
.set VCC__AG, CYREG_PRT0_AG
.set VCC__AMUX, CYREG_PRT0_AMUX
.set VCC__BIE, CYREG_PRT0_BIE
.set VCC__BIT_MASK, CYREG_PRT0_BIT_MASK
.set VCC__BYP, CYREG_PRT0_BYP
.set VCC__CTL, CYREG_PRT0_CTL
.set VCC__DM0, CYREG_PRT0_DM0
.set VCC__DM1, CYREG_PRT0_DM1
.set VCC__DM2, CYREG_PRT0_DM2
.set VCC__DR, CYREG_PRT0_DR
.set VCC__INP_DIS, CYREG_PRT0_INP_DIS
.set VCC__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set VCC__LCD_EN, CYREG_PRT0_LCD_EN
.set VCC__MASK, 0x80
.set VCC__PORT, 0
.set VCC__PRT, CYREG_PRT0_PRT
.set VCC__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set VCC__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set VCC__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set VCC__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set VCC__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set VCC__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set VCC__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set VCC__PS, CYREG_PRT0_PS
.set VCC__SHIFT, 7
.set VCC__SLW, CYREG_PRT0_SLW

/* UART_BUART */
.set UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB05_06_CTL
.set UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB05_06_CTL
.set UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB05_06_CTL
.set UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB05_06_CTL
.set UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB05_06_MSK
.set UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB05_06_MSK
.set UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB05_06_MSK
.set UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB05_06_MSK
.set UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set UART_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B0_UDB05_CTL
.set UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B0_UDB05_ST_CTL
.set UART_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B0_UDB05_CTL
.set UART_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B0_UDB05_ST_CTL
.set UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set UART_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B0_UDB05_MSK
.set UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB05_06_ST
.set UART_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B0_UDB05_MSK
.set UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB05_ST_CTL
.set UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB05_ST_CTL
.set UART_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B0_UDB05_ST
.set UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB04_05_A0
.set UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB04_05_A1
.set UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB04_05_D0
.set UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB04_05_D1
.set UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB04_05_F0
.set UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB04_05_F1
.set UART_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B0_UDB04_A0_A1
.set UART_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B0_UDB04_A0
.set UART_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B0_UDB04_A1
.set UART_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B0_UDB04_D0_D1
.set UART_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B0_UDB04_D0
.set UART_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B0_UDB04_D1
.set UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set UART_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B0_UDB04_F0_F1
.set UART_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B0_UDB04_F0
.set UART_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B0_UDB04_F1
.set UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set UART_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_B0_UDB03_04_ST
.set UART_BUART_sRX_RxSts__3__MASK, 0x08
.set UART_BUART_sRX_RxSts__3__POS, 3
.set UART_BUART_sRX_RxSts__4__MASK, 0x10
.set UART_BUART_sRX_RxSts__4__POS, 4
.set UART_BUART_sRX_RxSts__5__MASK, 0x20
.set UART_BUART_sRX_RxSts__5__POS, 5
.set UART_BUART_sRX_RxSts__MASK, 0x38
.set UART_BUART_sRX_RxSts__MASK_REG, CYREG_B0_UDB03_MSK
.set UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set UART_BUART_sRX_RxSts__STATUS_REG, CYREG_B0_UDB03_ST
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG, CYREG_B0_UDB02_03_A0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG, CYREG_B0_UDB02_03_A1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG, CYREG_B0_UDB02_03_D0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG, CYREG_B0_UDB02_03_D1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG, CYREG_B0_UDB02_03_F0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG, CYREG_B0_UDB02_03_F1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B0_UDB02_A0_A1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B0_UDB02_A0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B0_UDB02_A1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B0_UDB02_D0_D1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B0_UDB02_D0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B0_UDB02_D1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B0_UDB02_F0_F1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B0_UDB02_F0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B0_UDB02_F1
.set UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB01_02_A0
.set UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB01_02_A1
.set UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB01_02_D0
.set UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB01_02_D1
.set UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB01_02_ACTL
.set UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB01_02_F0
.set UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB01_02_F1
.set UART_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B0_UDB01_A0_A1
.set UART_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B0_UDB01_A0
.set UART_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B0_UDB01_A1
.set UART_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B0_UDB01_D0_D1
.set UART_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B0_UDB01_D0
.set UART_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B0_UDB01_D1
.set UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB01_ACTL
.set UART_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B0_UDB01_F0_F1
.set UART_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B0_UDB01_F0
.set UART_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B0_UDB01_F1
.set UART_BUART_sTX_TxSts__0__MASK, 0x01
.set UART_BUART_sTX_TxSts__0__POS, 0
.set UART_BUART_sTX_TxSts__1__MASK, 0x02
.set UART_BUART_sTX_TxSts__1__POS, 1
.set UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB01_02_ACTL
.set UART_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_B0_UDB01_02_ST
.set UART_BUART_sTX_TxSts__2__MASK, 0x04
.set UART_BUART_sTX_TxSts__2__POS, 2
.set UART_BUART_sTX_TxSts__3__MASK, 0x08
.set UART_BUART_sTX_TxSts__3__POS, 3
.set UART_BUART_sTX_TxSts__MASK, 0x0F
.set UART_BUART_sTX_TxSts__MASK_REG, CYREG_B0_UDB01_MSK
.set UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB01_ACTL
.set UART_BUART_sTX_TxSts__STATUS_REG, CYREG_B0_UDB01_ST

/* UART_IntClock */
.set UART_IntClock__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set UART_IntClock__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set UART_IntClock__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set UART_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set UART_IntClock__INDEX, 0x00
.set UART_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set UART_IntClock__PM_ACT_MSK, 0x01
.set UART_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set UART_IntClock__PM_STBY_MSK, 0x01

/* UART_RXInternalInterrupt */
.set UART_RXInternalInterrupt__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set UART_RXInternalInterrupt__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set UART_RXInternalInterrupt__INTC_MASK, 0x01
.set UART_RXInternalInterrupt__INTC_NUMBER, 0
.set UART_RXInternalInterrupt__INTC_PRIOR_NUM, 7
.set UART_RXInternalInterrupt__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set UART_RXInternalInterrupt__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set UART_RXInternalInterrupt__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* UART_TXInternalInterrupt */
.set UART_TXInternalInterrupt__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set UART_TXInternalInterrupt__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set UART_TXInternalInterrupt__INTC_MASK, 0x02
.set UART_TXInternalInterrupt__INTC_NUMBER, 1
.set UART_TXInternalInterrupt__INTC_PRIOR_NUM, 7
.set UART_TXInternalInterrupt__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set UART_TXInternalInterrupt__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set UART_TXInternalInterrupt__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* CH_PD */
.set CH_PD__0__MASK, 0x08
.set CH_PD__0__PC, CYREG_PRT0_PC3
.set CH_PD__0__PORT, 0
.set CH_PD__0__SHIFT, 3
.set CH_PD__AG, CYREG_PRT0_AG
.set CH_PD__AMUX, CYREG_PRT0_AMUX
.set CH_PD__BIE, CYREG_PRT0_BIE
.set CH_PD__BIT_MASK, CYREG_PRT0_BIT_MASK
.set CH_PD__BYP, CYREG_PRT0_BYP
.set CH_PD__CTL, CYREG_PRT0_CTL
.set CH_PD__DM0, CYREG_PRT0_DM0
.set CH_PD__DM1, CYREG_PRT0_DM1
.set CH_PD__DM2, CYREG_PRT0_DM2
.set CH_PD__DR, CYREG_PRT0_DR
.set CH_PD__INP_DIS, CYREG_PRT0_INP_DIS
.set CH_PD__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set CH_PD__LCD_EN, CYREG_PRT0_LCD_EN
.set CH_PD__MASK, 0x08
.set CH_PD__PORT, 0
.set CH_PD__PRT, CYREG_PRT0_PRT
.set CH_PD__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set CH_PD__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set CH_PD__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set CH_PD__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set CH_PD__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set CH_PD__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set CH_PD__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set CH_PD__PS, CYREG_PRT0_PS
.set CH_PD__SHIFT, 3
.set CH_PD__SLW, CYREG_PRT0_SLW

/* GPIO_0 */
.set GPIO_0__0__MASK, 0x02
.set GPIO_0__0__PC, CYREG_PRT0_PC1
.set GPIO_0__0__PORT, 0
.set GPIO_0__0__SHIFT, 1
.set GPIO_0__AG, CYREG_PRT0_AG
.set GPIO_0__AMUX, CYREG_PRT0_AMUX
.set GPIO_0__BIE, CYREG_PRT0_BIE
.set GPIO_0__BIT_MASK, CYREG_PRT0_BIT_MASK
.set GPIO_0__BYP, CYREG_PRT0_BYP
.set GPIO_0__CTL, CYREG_PRT0_CTL
.set GPIO_0__DM0, CYREG_PRT0_DM0
.set GPIO_0__DM1, CYREG_PRT0_DM1
.set GPIO_0__DM2, CYREG_PRT0_DM2
.set GPIO_0__DR, CYREG_PRT0_DR
.set GPIO_0__INP_DIS, CYREG_PRT0_INP_DIS
.set GPIO_0__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set GPIO_0__LCD_EN, CYREG_PRT0_LCD_EN
.set GPIO_0__MASK, 0x02
.set GPIO_0__PORT, 0
.set GPIO_0__PRT, CYREG_PRT0_PRT
.set GPIO_0__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set GPIO_0__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set GPIO_0__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set GPIO_0__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set GPIO_0__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set GPIO_0__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set GPIO_0__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set GPIO_0__PS, CYREG_PRT0_PS
.set GPIO_0__SHIFT, 1
.set GPIO_0__SLW, CYREG_PRT0_SLW

/* GPIO_2 */
.set GPIO_2__0__MASK, 0x20
.set GPIO_2__0__PC, CYREG_PRT0_PC5
.set GPIO_2__0__PORT, 0
.set GPIO_2__0__SHIFT, 5
.set GPIO_2__AG, CYREG_PRT0_AG
.set GPIO_2__AMUX, CYREG_PRT0_AMUX
.set GPIO_2__BIE, CYREG_PRT0_BIE
.set GPIO_2__BIT_MASK, CYREG_PRT0_BIT_MASK
.set GPIO_2__BYP, CYREG_PRT0_BYP
.set GPIO_2__CTL, CYREG_PRT0_CTL
.set GPIO_2__DM0, CYREG_PRT0_DM0
.set GPIO_2__DM1, CYREG_PRT0_DM1
.set GPIO_2__DM2, CYREG_PRT0_DM2
.set GPIO_2__DR, CYREG_PRT0_DR
.set GPIO_2__INP_DIS, CYREG_PRT0_INP_DIS
.set GPIO_2__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set GPIO_2__LCD_EN, CYREG_PRT0_LCD_EN
.set GPIO_2__MASK, 0x20
.set GPIO_2__PORT, 0
.set GPIO_2__PRT, CYREG_PRT0_PRT
.set GPIO_2__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set GPIO_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set GPIO_2__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set GPIO_2__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set GPIO_2__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set GPIO_2__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set GPIO_2__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set GPIO_2__PS, CYREG_PRT0_PS
.set GPIO_2__SHIFT, 5
.set GPIO_2__SLW, CYREG_PRT0_SLW

/* LCD_Char_LCDPort */
.set LCD_Char_LCDPort__0__MASK, 0x01
.set LCD_Char_LCDPort__0__PC, CYREG_PRT2_PC0
.set LCD_Char_LCDPort__0__PORT, 2
.set LCD_Char_LCDPort__0__SHIFT, 0
.set LCD_Char_LCDPort__1__MASK, 0x02
.set LCD_Char_LCDPort__1__PC, CYREG_PRT2_PC1
.set LCD_Char_LCDPort__1__PORT, 2
.set LCD_Char_LCDPort__1__SHIFT, 1
.set LCD_Char_LCDPort__2__MASK, 0x04
.set LCD_Char_LCDPort__2__PC, CYREG_PRT2_PC2
.set LCD_Char_LCDPort__2__PORT, 2
.set LCD_Char_LCDPort__2__SHIFT, 2
.set LCD_Char_LCDPort__3__MASK, 0x08
.set LCD_Char_LCDPort__3__PC, CYREG_PRT2_PC3
.set LCD_Char_LCDPort__3__PORT, 2
.set LCD_Char_LCDPort__3__SHIFT, 3
.set LCD_Char_LCDPort__4__MASK, 0x10
.set LCD_Char_LCDPort__4__PC, CYREG_PRT2_PC4
.set LCD_Char_LCDPort__4__PORT, 2
.set LCD_Char_LCDPort__4__SHIFT, 4
.set LCD_Char_LCDPort__5__MASK, 0x20
.set LCD_Char_LCDPort__5__PC, CYREG_PRT2_PC5
.set LCD_Char_LCDPort__5__PORT, 2
.set LCD_Char_LCDPort__5__SHIFT, 5
.set LCD_Char_LCDPort__6__MASK, 0x40
.set LCD_Char_LCDPort__6__PC, CYREG_PRT2_PC6
.set LCD_Char_LCDPort__6__PORT, 2
.set LCD_Char_LCDPort__6__SHIFT, 6
.set LCD_Char_LCDPort__AG, CYREG_PRT2_AG
.set LCD_Char_LCDPort__AMUX, CYREG_PRT2_AMUX
.set LCD_Char_LCDPort__BIE, CYREG_PRT2_BIE
.set LCD_Char_LCDPort__BIT_MASK, CYREG_PRT2_BIT_MASK
.set LCD_Char_LCDPort__BYP, CYREG_PRT2_BYP
.set LCD_Char_LCDPort__CTL, CYREG_PRT2_CTL
.set LCD_Char_LCDPort__DM0, CYREG_PRT2_DM0
.set LCD_Char_LCDPort__DM1, CYREG_PRT2_DM1
.set LCD_Char_LCDPort__DM2, CYREG_PRT2_DM2
.set LCD_Char_LCDPort__DR, CYREG_PRT2_DR
.set LCD_Char_LCDPort__INP_DIS, CYREG_PRT2_INP_DIS
.set LCD_Char_LCDPort__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set LCD_Char_LCDPort__LCD_EN, CYREG_PRT2_LCD_EN
.set LCD_Char_LCDPort__MASK, 0x7F
.set LCD_Char_LCDPort__PORT, 2
.set LCD_Char_LCDPort__PRT, CYREG_PRT2_PRT
.set LCD_Char_LCDPort__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set LCD_Char_LCDPort__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set LCD_Char_LCDPort__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set LCD_Char_LCDPort__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set LCD_Char_LCDPort__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set LCD_Char_LCDPort__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set LCD_Char_LCDPort__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set LCD_Char_LCDPort__PS, CYREG_PRT2_PS
.set LCD_Char_LCDPort__SHIFT, 0
.set LCD_Char_LCDPort__SLW, CYREG_PRT2_SLW

/* isr_UART */
.set isr_UART__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_UART__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_UART__INTC_MASK, 0x04
.set isr_UART__INTC_NUMBER, 2
.set isr_UART__INTC_PRIOR_NUM, 7
.set isr_UART__INTC_PRIOR_REG, CYREG_NVIC_PRI_2
.set isr_UART__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_UART__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 24000000
.set BCLK__BUS_CLK__KHZ, 24000
.set BCLK__BUS_CLK__MHZ, 24
.set CYDEV_CHIP_DIE_GEN4, 2
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PANTHER, 13
.set CYDEV_CHIP_DIE_PSOC4A, 6
.set CYDEV_CHIP_DIE_PSOC5LP, 12
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E123069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 6
.set CYDEV_CHIP_MEMBER_4C, 10
.set CYDEV_CHIP_MEMBER_4D, 3
.set CYDEV_CHIP_MEMBER_4E, 5
.set CYDEV_CHIP_MEMBER_4F, 7
.set CYDEV_CHIP_MEMBER_4G, 2
.set CYDEV_CHIP_MEMBER_4H, 4
.set CYDEV_CHIP_MEMBER_4L, 9
.set CYDEV_CHIP_MEMBER_4M, 8
.set CYDEV_CHIP_MEMBER_5A, 12
.set CYDEV_CHIP_MEMBER_5B, 11
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_GEN4_ES, 17
.set CYDEV_CHIP_REV_GEN4_ES2, 33
.set CYDEV_CHIP_REV_GEN4_PRODUCTION, 17
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PANTHER_ES0, 0
.set CYDEV_CHIP_REV_PANTHER_ES1, 1
.set CYDEV_CHIP_REV_PANTHER_PRODUCTION, 1
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4C_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 0
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x00000007
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5500
.set CYDEV_VDDD_MV, 5500
.set CYDEV_VDDIO0_MV, 5500
.set CYDEV_VDDIO1_MV, 5500
.set CYDEV_VDDIO2_MV, 5500
.set CYDEV_VDDIO3_MV, 5500
.set CYDEV_VIO0_MV, 5500
.set CYDEV_VIO1_MV, 5500
.set CYDEV_VIO2_MV, 5500
.set CYDEV_VIO3_MV, 5500
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
