#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sat Mar 23 16:29:45 2019
# Process ID: 17748
# Current directory: D:/OneDrive - USherbrooke/SESSIONS/S4/Projet/PROJECT_FILES/P2_S4_Velociraptor
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent25304 D:\OneDrive - USherbrooke\SESSIONS\S4\Projet\PROJECT_FILES\P2_S4_Velociraptor\P2_S4_Velociraptor.xpr
# Log file: D:/OneDrive - USherbrooke/SESSIONS/S4/Projet/PROJECT_FILES/P2_S4_Velociraptor/vivado.log
# Journal file: D:/OneDrive - USherbrooke/SESSIONS/S4/Projet/PROJECT_FILES/P2_S4_Velociraptor\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/OneDrive - USherbrooke/SESSIONS/S4/Projet/PROJECT_FILES/P2_S4_Velociraptor/P2_S4_Velociraptor.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/OneDrive - USherbrooke/SESSIONS/S4/Projet/PROJECT_FILES/ip_repo/myip_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/OneDrive - USherbrooke/SESSIONS/S4/Projet/FichiersAtelier1/Pmod_vivado-library-2018.2-1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 845.023 ; gain = 100.516
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 4
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : D:/OneDrive - USherbrooke/SESSIONS/S4/Projet/PROJECT_FILES/P2_S4_Velociraptor/P2_S4_Velociraptor.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : D:/OneDrive - USherbrooke/SESSIONS/S4/Projet/PROJECT_FILES/P2_S4_Velociraptor/P2_S4_Velociraptor.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : D:/OneDrive - USherbrooke/SESSIONS/S4/Projet/PROJECT_FILES/P2_S4_Velociraptor/P2_S4_Velociraptor.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
CRITICAL WARNING: [IP_Flow 19-4965] IP PmodOLED_pmod_bridge_0_0 was packaged with board value 'digilentinc.com:arty:part0:1.1'. Current project's board value is 'digilentinc.com:zybo-z7-10:part0:1.0'. Please update the project settings to match the packaged IP.
INFO: [IP_Flow 19-3422] Upgraded PmodOLED_pmod_bridge_0_0 (Pmod Bridge 1.0) from revision 9 to revision 12
CRITICAL WARNING: [IP_Flow 19-4965] IP PmodOLED_axi_quad_spi_0_0 was packaged with board value 'digilentinc.com:arty:part0:1.1'. Current project's board value is 'digilentinc.com:zybo-z7-10:part0:1.0'. Please update the project settings to match the packaged IP.
INFO: [IP_Flow 19-3422] Upgraded PmodOLED_axi_quad_spi_0_0 (AXI Quad SPI 3.2) from revision 14 to revision 16
CRITICAL WARNING: [IP_Flow 19-4965] IP PmodOLED_axi_gpio_0_0 was packaged with board value 'digilentinc.com:arty:part0:1.1'. Current project's board value is 'digilentinc.com:zybo-z7-10:part0:1.0'. Please update the project settings to match the packaged IP.
INFO: [IP_Flow 19-3422] Upgraded PmodOLED_axi_gpio_0_0 (AXI GPIO 2.0) from revision 17 to revision 19
INFO: [BD 41-1029] Generation completed for the IP Integrator block PmodOLED_0 .
CRITICAL WARNING: [IP_Flow 19-4965] IP PmodGPIO_pmod_bridge_0_0 was packaged with board value 'digilentinc.com:arty:part0:1.1'. Current project's board value is 'digilentinc.com:zybo-z7-10:part0:1.0'. Please update the project settings to match the packaged IP.
INFO: [IP_Flow 19-3422] Upgraded PmodGPIO_pmod_bridge_0_0 (Pmod Bridge 1.0) from revision 9 to revision 12
CRITICAL WARNING: [IP_Flow 19-4965] IP PmodGPIO_axi_gpio_0_0 was packaged with board value 'digilentinc.com:arty:part0:1.1'. Current project's board value is 'digilentinc.com:zybo-z7-10:part0:1.0'. Please update the project settings to match the packaged IP.
INFO: [IP_Flow 19-3422] Upgraded PmodGPIO_axi_gpio_0_0 (AXI GPIO 2.0) from revision 17 to revision 19
CRITICAL WARNING: [IP_Flow 19-4965] IP PmodGPIO_xlslice_0_0 was packaged with board value 'digilentinc.com:arty:part0:1.1'. Current project's board value is 'digilentinc.com:zybo-z7-10:part0:1.0'. Please update the project settings to match the packaged IP.
INFO: [IP_Flow 19-3420] Updated PmodGPIO_xlslice_0_0 to use current project options
CRITICAL WARNING: [IP_Flow 19-4965] IP PmodGPIO_xlslice_0_1 was packaged with board value 'digilentinc.com:arty:part0:1.1'. Current project's board value is 'digilentinc.com:zybo-z7-10:part0:1.0'. Please update the project settings to match the packaged IP.
INFO: [IP_Flow 19-3420] Updated PmodGPIO_xlslice_0_1 to use current project options
CRITICAL WARNING: [IP_Flow 19-4965] IP PmodGPIO_xlslice_0_2 was packaged with board value 'digilentinc.com:arty:part0:1.1'. Current project's board value is 'digilentinc.com:zybo-z7-10:part0:1.0'. Please update the project settings to match the packaged IP.
INFO: [IP_Flow 19-3420] Updated PmodGPIO_xlslice_0_2 to use current project options
CRITICAL WARNING: [IP_Flow 19-4965] IP PmodGPIO_xlslice_t_0_0 was packaged with board value 'digilentinc.com:arty:part0:1.1'. Current project's board value is 'digilentinc.com:zybo-z7-10:part0:1.0'. Please update the project settings to match the packaged IP.
INFO: [IP_Flow 19-3420] Updated PmodGPIO_xlslice_t_0_0 to use current project options
CRITICAL WARNING: [IP_Flow 19-4965] IP PmodGPIO_xlconcat_0_0 was packaged with board value 'digilentinc.com:arty:part0:1.1'. Current project's board value is 'digilentinc.com:zybo-z7-10:part0:1.0'. Please update the project settings to match the packaged IP.
INFO: [IP_Flow 19-3420] Updated PmodGPIO_xlconcat_0_0 to use current project options
INFO: [BD 41-1029] Generation completed for the IP Integrator block PmodGPIO_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myip_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/OneDrive - USherbrooke/SESSIONS/S4/Projet/PROJECT_FILES/P2_S4_Velociraptor/P2_S4_Velociraptor.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file D:/OneDrive - USherbrooke/SESSIONS/S4/Projet/PROJECT_FILES/P2_S4_Velociraptor/P2_S4_Velociraptor.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file D:/OneDrive - USherbrooke/SESSIONS/S4/Projet/PROJECT_FILES/P2_S4_Velociraptor/P2_S4_Velociraptor.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File D:/OneDrive - USherbrooke/SESSIONS/S4/Projet/PROJECT_FILES/P2_S4_Velociraptor/P2_S4_Velociraptor.srcs/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = e50e3d2e678dd930; cache size = 2.423 MB.
[Sat Mar 23 16:31:18 2019] Launched design_1_axi_gpio_0_0_synth_1, design_1_axi_gpio_1_1_synth_1, design_1_PmodOLED_0_1_synth_1, design_1_PmodGPIO_0_1_synth_1, design_1_myip_0_1_synth_1, design_1_xbar_0_synth_1...
Run output will be captured here:
design_1_axi_gpio_0_0_synth_1: D:/OneDrive - USherbrooke/SESSIONS/S4/Projet/PROJECT_FILES/P2_S4_Velociraptor/P2_S4_Velociraptor.runs/design_1_axi_gpio_0_0_synth_1/runme.log
design_1_axi_gpio_1_1_synth_1: D:/OneDrive - USherbrooke/SESSIONS/S4/Projet/PROJECT_FILES/P2_S4_Velociraptor/P2_S4_Velociraptor.runs/design_1_axi_gpio_1_1_synth_1/runme.log
design_1_PmodOLED_0_1_synth_1: D:/OneDrive - USherbrooke/SESSIONS/S4/Projet/PROJECT_FILES/P2_S4_Velociraptor/P2_S4_Velociraptor.runs/design_1_PmodOLED_0_1_synth_1/runme.log
design_1_PmodGPIO_0_1_synth_1: D:/OneDrive - USherbrooke/SESSIONS/S4/Projet/PROJECT_FILES/P2_S4_Velociraptor/P2_S4_Velociraptor.runs/design_1_PmodGPIO_0_1_synth_1/runme.log
design_1_myip_0_1_synth_1: D:/OneDrive - USherbrooke/SESSIONS/S4/Projet/PROJECT_FILES/P2_S4_Velociraptor/P2_S4_Velociraptor.runs/design_1_myip_0_1_synth_1/runme.log
design_1_xbar_0_synth_1: D:/OneDrive - USherbrooke/SESSIONS/S4/Projet/PROJECT_FILES/P2_S4_Velociraptor/P2_S4_Velociraptor.runs/design_1_xbar_0_synth_1/runme.log
[Sat Mar 23 16:31:18 2019] Launched synth_1...
Run output will be captured here: D:/OneDrive - USherbrooke/SESSIONS/S4/Projet/PROJECT_FILES/P2_S4_Velociraptor/P2_S4_Velociraptor.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1018.066 ; gain = 161.805
open_bd_design {D:/OneDrive - USherbrooke/SESSIONS/S4/Projet/PROJECT_FILES/P2_S4_Velociraptor/P2_S4_Velociraptor.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding cell -- digilentinc.com:IP:PmodOLED:1.0 - PmodOLED_0
Adding cell -- digilentinc.com:IP:PmodGPIO:1.0 - PmodGPIO_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_1
Adding cell -- usherbrooke.ca:user:myip:1.0 - myip_0
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <design_1> from BD file <D:/OneDrive - USherbrooke/SESSIONS/S4/Projet/PROJECT_FILES/P2_S4_Velociraptor/P2_S4_Velociraptor.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1104.789 ; gain = 86.723
launch_runs impl_1 -jobs 4
[Sat Mar 23 16:33:55 2019] Launched impl_1...
Run output will be captured here: D:/OneDrive - USherbrooke/SESSIONS/S4/Projet/PROJECT_FILES/P2_S4_Velociraptor/P2_S4_Velociraptor.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 54 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.448 . Memory (MB): peak = 2054.289 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.448 . Memory (MB): peak = 2054.289 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 20 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 16 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 4 instances

open_run: Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 2152.941 ; gain = 858.480
ERROR: [Vivado 12-4452] The hardware handoff file (.sysdef) does not exist. It may not have been generated due to: 
 1. A bitstream might not have been generated. Generate Bitstream and export again, or do not request a bitstream to be included in export.
 2. There are no block design hardware handoff files. Check the vivado log messages for more details. 
write_hwdef -force  -file {D:/OneDrive - USherbrooke/SESSIONS/S4/Projet/PROJECT_FILES/P2_S4_Velociraptor/P2_S4_Velociraptor.sdk/design_1_wrapper.hdf}
launch_sdk -workspace {D:/OneDrive - USherbrooke/SESSIONS/S4/Projet/PROJECT_FILES/P2_S4_Velociraptor/P2_S4_Velociraptor.sdk} -hwspec {D:/OneDrive - USherbrooke/SESSIONS/S4/Projet/PROJECT_FILES/P2_S4_Velociraptor/P2_S4_Velociraptor.sdk/design_1_wrapper.hdf}
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace D:/OneDrive - USherbrooke/SESSIONS/S4/Projet/PROJECT_FILES/P2_S4_Velociraptor/P2_S4_Velociraptor.sdk -hwspec D:/OneDrive - USherbrooke/SESSIONS/S4/Projet/PROJECT_FILES/P2_S4_Velociraptor/P2_S4_Velociraptor.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Sat Mar 23 16:45:47 2019...
