digraph "CFG for '_Z10_rmsprop32iddPfS_' function" {
	label="CFG for '_Z10_rmsprop32iddPfS_' function";

	Node0x63aad00 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dedcdb70",label="{%5:\l  %6 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %7 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %8 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %9 = getelementptr i8, i8 addrspace(4)* %8, i64 4\l  %10 = bitcast i8 addrspace(4)* %9 to i16 addrspace(4)*\l  %11 = load i16, i16 addrspace(4)* %10, align 4, !range !5, !invariant.load !6\l  %12 = zext i16 %11 to i32\l  %13 = getelementptr inbounds i8, i8 addrspace(4)* %8, i64 12\l  %14 = bitcast i8 addrspace(4)* %13 to i32 addrspace(4)*\l  %15 = load i32, i32 addrspace(4)* %14, align 4, !tbaa !7\l  %16 = mul i32 %7, %12\l  %17 = add i32 %16, %6\l  %18 = icmp slt i32 %17, %0\l  br i1 %18, label %19, label %71\l|{<s0>T|<s1>F}}"];
	Node0x63aad00:s0 -> Node0x63acf00;
	Node0x63aad00:s1 -> Node0x63acf90;
	Node0x63acf00 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b9d0f970",label="{%19:\l19:                                               \l  %20 = fsub contract double 1.000000e+00, %2\l  %21 = udiv i32 %15, %12\l  %22 = mul i32 %21, %12\l  %23 = icmp ugt i32 %15, %22\l  %24 = zext i1 %23 to i32\l  %25 = add i32 %21, %24\l  %26 = mul i32 %25, %12\l  br label %27\l}"];
	Node0x63acf00 -> Node0x63adeb0;
	Node0x63adeb0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%27:\l27:                                               \l  %28 = phi i32 [ %17, %19 ], [ %69, %27 ]\l  %29 = sext i32 %28 to i64\l  %30 = getelementptr inbounds float, float addrspace(1)* %3, i64 %29\l  %31 = load float, float addrspace(1)* %30, align 4, !tbaa !16\l  %32 = fpext float %31 to double\l  %33 = fmul contract double %32, %2\l  %34 = getelementptr inbounds float, float addrspace(1)* %4, i64 %29\l  %35 = load float, float addrspace(1)* %34, align 4, !tbaa !16\l  %36 = fpext float %35 to double\l  %37 = fmul contract double %20, %36\l  %38 = fmul contract double %37, %36\l  %39 = fadd contract double %33, %38\l  %40 = fptrunc double %39 to float\l  store float %40, float addrspace(1)* %30, align 4, !tbaa !16\l  %41 = fpext float %40 to double\l  %42 = fadd contract double %41, %1\l  %43 = fcmp olt double %42, 0x1000000000000000\l  %44 = select i1 %43, double 0x4FF0000000000000, double 1.000000e+00\l  %45 = fmul double %42, %44\l  %46 = tail call double @llvm.amdgcn.rsq.f64(double %45)\l  %47 = fmul double %45, %46\l  %48 = fmul double %46, 5.000000e-01\l  %49 = fneg double %48\l  %50 = tail call double @llvm.fma.f64(double %49, double %47, double\l... 5.000000e-01)\l  %51 = tail call double @llvm.fma.f64(double %48, double %50, double %48)\l  %52 = tail call double @llvm.fma.f64(double %47, double %50, double %47)\l  %53 = fneg double %52\l  %54 = tail call double @llvm.fma.f64(double %53, double %52, double %45)\l  %55 = tail call double @llvm.fma.f64(double %54, double %51, double %52)\l  %56 = fneg double %55\l  %57 = tail call double @llvm.fma.f64(double %56, double %55, double %45)\l  %58 = tail call double @llvm.fma.f64(double %57, double %51, double %55)\l  %59 = select i1 %43, double 0x37F0000000000000, double 1.000000e+00\l  %60 = fmul double %59, %58\l  %61 = fcmp oeq double %45, 0.000000e+00\l  %62 = fcmp oeq double %45, 0x7FF0000000000000\l  %63 = or i1 %61, %62\l  %64 = select i1 %63, double %45, double %60\l  %65 = load float, float addrspace(1)* %34, align 4, !tbaa !16\l  %66 = fpext float %65 to double\l  %67 = fdiv contract double %66, %64\l  %68 = fptrunc double %67 to float\l  store float %68, float addrspace(1)* %34, align 4, !tbaa !16\l  %69 = add i32 %26, %28\l  %70 = icmp slt i32 %69, %0\l  br i1 %70, label %27, label %71, !llvm.loop !20\l|{<s0>T|<s1>F}}"];
	Node0x63adeb0:s0 -> Node0x63adeb0;
	Node0x63adeb0:s1 -> Node0x63acf90;
	Node0x63acf90 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dedcdb70",label="{%71:\l71:                                               \l  ret void\l}"];
}
