# SPDX-License-Identifier: GPL-2.0-only or BSD-2-Clause
%YAML 1.2
---
$id: http://devicetree.org/schemas/display/msm/qcom,msm8996-mdss.yaml#
$schema: http://devicetree.org/meta-schemas/core.yaml#

title: Qualcomm MSM8996 Display MDSS

maintainers:
  - Konrad Dybcio <konrad.dybcio@linaro.org>

description:
  Device tree bindings for MSM Mobile Display Subsystem (MDSS) that encapsulates
  sub-blocks like DPU display controller, DSI and DP interfaces etc. Device tree
  bindings of MDSS are mentioned for MSM8996 target.

$ref: /schemas/display/msm/mdss-common.yaml#

properties:
  compatible:
    items:
      - const: qcom,msm8996-mdss

  clocks:
    items:
      - description: Display AHB clock from gcc
      - description: Display core clock

  iommus:
    maxItems: 1

  interconnects:
    maxItems: 2

  interconnect-names:
    maxItems: 2

patternProperties:
  "^display-controller@[0-9a-f]+$":
    type: object
    properties:
      compatible:
        const: qcom,msm8996-dpu

  "^dsi@[0-9a-f]+$":
    type: object
    properties:
      compatible:
        const: qcom,mdss-dsi-ctrl

  "^phy@[0-9a-f]+$":
    type: object
    properties:
      compatible:
        const: qcom,dsi-phy-14nm

unevaluatedProperties: false

examples:
  - |
    #include <dt-bindings/clock/qcom,mmcc-msm8996.h>
    #include <dt-bindings/clock/qcom,rpmcc.h>
    #include <dt-bindings/interrupt-controller/arm-gic.h>
    #include <dt-bindings/power/qcom-rpmpd.h>

    mdss: display-subsystem@900000 {
        compatible = "qcom,msm8996-mdss";
        reg = <0x00900000 0x1000>;
        reg-names = "mdss";
        power-domains = <&mmcc MDSS_GDSC>;

        clocks = <&mmcc MDSS_AHB_CLK>,
                 <&mmcc MDSS_MDP_CLK>;

        interrupts = <GIC_SPI 83 IRQ_TYPE_LEVEL_HIGH>;
        interrupt-controller;
        #interrupt-cells = <1>;

        iommus = <&mdp_smmu 0>;
        #address-cells = <1>;
        #size-cells = <1>;
        ranges;

        display-controller@901000 {
            compatible = "qcom,msm8996-dpu";
            reg = <0x00901000 0x90000>,
                  <0x009b0000 0x1040>,
                  <0x009b8000 0x1040>;
            reg-names = "mdp", "vbif", "vbif_nrt";

            clocks = <&mmcc MDSS_AHB_CLK>,
                     <&mmcc MDSS_AXI_CLK>,
                     <&mmcc MDSS_MDP_CLK>,
                     <&mmcc SMMU_MDP_AXI_CLK>,
                     <&mmcc MDSS_VSYNC_CLK>;
            clock-names = "iface", "bus", "core", "iommu", "vsync";

            assigned-clocks = <&mmcc MDSS_MDP_CLK>,
                              <&mmcc MDSS_VSYNC_CLK>;
            assigned-clock-rates = <412500000>, <19200000>;

            interrupt-parent = <&mdss>;
            interrupts = <0>;
            operating-points-v2 = <&mdp_opp_table>;
            power-domains = <&rpmpd MSM8996_VDDMX>;

            ports {
                #address-cells = <1>;
                #size-cells = <0>;

                port@0 {
                    reg = <0>;
                    dpu_intf3_out: endpoint {
                      remote-endpoint = <&hdmi_in>;
                    };
                };

                port@1 {
                    reg = <1>;
                    dpu_intf1_out: endpoint {
                      remote-endpoint = <&dsi0_in>;
                  };
                };
            };
        };

        dsi0: dsi@994000 {
            compatible = "qcom,mdss-dsi-ctrl";
            reg = <0x00994000 0x400>;
            reg-names = "dsi_ctrl";

            interrupt-parent = <&mdss>;
            interrupts = <4>;

            clocks = <&mmcc MDSS_MDP_CLK>,
                     <&mmcc MDSS_BYTE0_CLK>,
                     <&mmcc MDSS_AHB_CLK>,
                     <&mmcc MDSS_AXI_CLK>,
                     <&mmcc MMSS_MISC_AHB_CLK>,
                     <&mmcc MDSS_PCLK0_CLK>,
                     <&mmcc MDSS_ESC0_CLK>;
            clock-names = "mdp_core",
                          "byte",
                          "iface",
                          "bus",
                          "core_mmss",
                          "pixel",
                          "core";

            assigned-clocks = <&mmcc BYTE0_CLK_SRC>, <&mmcc PCLK0_CLK_SRC>;
            assigned-clock-parents = <&dsi0_phy 0>, <&dsi0_phy 1>;

            phys = <&dsi0_phy>;
            status = "disabled";

            #address-cells = <1>;
            #size-cells = <0>;

            ports {
                #address-cells = <1>;
                #size-cells = <0>;

                port@0 {
                    reg = <0>;
                    dsi0_in: endpoint {
                        remote-endpoint = <&dpu_intf1_out>;
                    };
                };

                port@1 {
                    reg = <1>;
                    dsi0_out: endpoint {
                    };
                };
              };
          };

          dsi0_phy: phy@994400 {
              compatible = "qcom,dsi-phy-14nm";
              reg = <0x00994400 0x100>,
                    <0x00994500 0x300>,
                    <0x00994800 0x188>;
              reg-names = "dsi_phy",
                          "dsi_phy_lane",
                          "dsi_pll";

              #clock-cells = <1>;
              #phy-cells = <0>;

              clocks = <&mmcc MDSS_AHB_CLK>, <&rpmcc RPM_SMD_BB_CLK1>;
              clock-names = "iface", "ref";
          };
    };
...
