/*-----------------------------------------------
* MODULE: 	  sign_reg.sv
* DESCRITION: 
* INPUTS: 	  clock, reset and switches
* OUTPUTS:    multiplier and multiplicand
* VERSION:    1.0
* AUTHORS:    Andres Hernandez, Carem Acosta
* DATE:       10 / 03 / 19
* ----------------------------------------------*/
module sign_reg
(
	input i_clk,
	input i_rst,
	input i_load,
	input i_val1,
	input i_val2,

	output o_val1,
	output o_val2
);

logic r_val1; 
logic r_val2; 

always_ff @(posedge i_clk or negedge i_rst) begin 
	if(~i_rst) begin
		r_val1 <= 0;
		r_val2 <= 0;
	end 
	else if(i_load)begin
		r_val1 <= i_val1;
		r_val2 <= i_val2;
	end
	else begin
		r_val1 <= r_val1;
		r_val2 <= r_val2;
	end
end

assign o_val1 = r_val1;
assign o_val2 = r_val2;

endmodule
