Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1.1 (lin64) Build 3900603 Fri Jun 16 19:30:25 MDT 2023
| Date         : Mon Mar 11 17:47:26 2024
| Host         : Hephaestion running 64-bit Ubuntu 23.10
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file uart_led_design_timing_summary_routed.rpt -pb uart_led_design_timing_summary_routed.pb -rpx uart_led_design_timing_summary_routed.rpx -warn_on_violation
| Design       : uart_led_design
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-18  Warning           Missing input or output delay                                     18          
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (8)
7. checking multiple_clock (209)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (209)
--------------------------------
 There are 209 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.180        0.000                      0                  365        0.050        0.000                      0                  365        3.000        0.000                       0                   215  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                     Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                     ------------       ----------      --------------
CLK                                       {0.000 5.000}      10.000          100.000         
  clk_uart_led_design_clk_wiz_0_0         {0.000 5.000}      10.000          100.000         
  clkfbout_uart_led_design_clk_wiz_0_0    {0.000 5.000}      10.000          100.000         
sys_clk_pin                               {0.000 5.000}      10.000          100.000         
  clk_uart_led_design_clk_wiz_0_0_1       {0.000 5.000}      10.000          100.000         
  clkfbout_uart_led_design_clk_wiz_0_0_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                                                                                                                                                                                         3.000        0.000                       0                     1  
  clk_uart_led_design_clk_wiz_0_0               6.180        0.000                      0                  365        0.118        0.000                      0                  365        4.020        0.000                       0                   211  
  clkfbout_uart_led_design_clk_wiz_0_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_uart_led_design_clk_wiz_0_0_1             6.180        0.000                      0                  365        0.118        0.000                      0                  365        4.020        0.000                       0                   211  
  clkfbout_uart_led_design_clk_wiz_0_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                         To Clock                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                         --------                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_uart_led_design_clk_wiz_0_0_1  clk_uart_led_design_clk_wiz_0_0          6.180        0.000                      0                  365        0.050        0.000                      0                  365  
clk_uart_led_design_clk_wiz_0_0    clk_uart_led_design_clk_wiz_0_0_1        6.180        0.000                      0                  365        0.050        0.000                      0                  365  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                         From Clock                         To Clock                         
----------                         ----------                         --------                         
(none)                             clk_uart_led_design_clk_wiz_0_0    clk_uart_led_design_clk_wiz_0_0    
(none)                             clk_uart_led_design_clk_wiz_0_0_1  clk_uart_led_design_clk_wiz_0_0    
(none)                             clk_uart_led_design_clk_wiz_0_0    clk_uart_led_design_clk_wiz_0_0_1  
(none)                             clk_uart_led_design_clk_wiz_0_0_1  clk_uart_led_design_clk_wiz_0_0_1  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                              From Clock                              To Clock                              
----------                              ----------                              --------                              
(none)                                  clk_uart_led_design_clk_wiz_0_0                                                 
(none)                                  clk_uart_led_design_clk_wiz_0_0_1                                               
(none)                                  clkfbout_uart_led_design_clk_wiz_0_0                                            
(none)                                  clkfbout_uart_led_design_clk_wiz_0_0_1                                          
(none)                                                                          clk_uart_led_design_clk_wiz_0_0         
(none)                                                                          clk_uart_led_design_clk_wiz_0_0_1       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  clk_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  clk_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_uart_led_design_clk_wiz_0_0
  To Clock:  clk_uart_led_design_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        6.180ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.180ns  (required time - arrival time)
  Source:                 axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_controller/inst/wdata_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_uart_led_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_uart_led_design_clk_wiz_0_0 rise@10.000ns - clk_uart_led_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.997ns  (logic 0.963ns (32.130%)  route 2.034ns (67.870%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 8.526 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_led_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -2.592    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         1.623    -0.873    axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X65Y57         FDRE                                         r  axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y57         FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/Q
                         net (fo=9, routed)           0.893     0.476    axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_0
    SLICE_X64Y57         LUT5 (Prop_lut5_I1_O)        0.150     0.626 r  axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=7, routed)           0.499     1.125    tx_controller/inst/awready
    SLICE_X64Y57         LUT3 (Prop_lut3_I0_O)        0.357     1.482 r  tx_controller/inst/wdata[7]_i_1/O
                         net (fo=8, routed)           0.642     2.124    tx_controller/inst/wdata[7]_i_1_n_0
    SLICE_X64Y54         FDRE                                         r  tx_controller/inst/wdata_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_led_design_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    F14                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     5.342 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587     6.929    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.020 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         1.506     8.526    tx_controller/inst/clk
    SLICE_X64Y54         FDRE                                         r  tx_controller/inst/wdata_reg[4]/C
                         clock pessimism              0.577     9.103    
                         clock uncertainty           -0.068     9.034    
    SLICE_X64Y54         FDRE (Setup_fdre_C_R)       -0.731     8.303    tx_controller/inst/wdata_reg[4]
  -------------------------------------------------------------------
                         required time                          8.303    
                         arrival time                          -2.124    
  -------------------------------------------------------------------
                         slack                                  6.180    

Slack (MET) :             6.180ns  (required time - arrival time)
  Source:                 axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_controller/inst/wdata_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_uart_led_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_uart_led_design_clk_wiz_0_0 rise@10.000ns - clk_uart_led_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.997ns  (logic 0.963ns (32.130%)  route 2.034ns (67.870%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 8.526 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_led_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -2.592    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         1.623    -0.873    axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X65Y57         FDRE                                         r  axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y57         FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/Q
                         net (fo=9, routed)           0.893     0.476    axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_0
    SLICE_X64Y57         LUT5 (Prop_lut5_I1_O)        0.150     0.626 r  axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=7, routed)           0.499     1.125    tx_controller/inst/awready
    SLICE_X64Y57         LUT3 (Prop_lut3_I0_O)        0.357     1.482 r  tx_controller/inst/wdata[7]_i_1/O
                         net (fo=8, routed)           0.642     2.124    tx_controller/inst/wdata[7]_i_1_n_0
    SLICE_X64Y54         FDRE                                         r  tx_controller/inst/wdata_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_led_design_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    F14                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     5.342 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587     6.929    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.020 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         1.506     8.526    tx_controller/inst/clk
    SLICE_X64Y54         FDRE                                         r  tx_controller/inst/wdata_reg[5]/C
                         clock pessimism              0.577     9.103    
                         clock uncertainty           -0.068     9.034    
    SLICE_X64Y54         FDRE (Setup_fdre_C_R)       -0.731     8.303    tx_controller/inst/wdata_reg[5]
  -------------------------------------------------------------------
                         required time                          8.303    
                         arrival time                          -2.124    
  -------------------------------------------------------------------
                         slack                                  6.180    

Slack (MET) :             6.180ns  (required time - arrival time)
  Source:                 axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_controller/inst/wdata_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_uart_led_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_uart_led_design_clk_wiz_0_0 rise@10.000ns - clk_uart_led_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.997ns  (logic 0.963ns (32.130%)  route 2.034ns (67.870%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 8.526 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_led_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -2.592    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         1.623    -0.873    axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X65Y57         FDRE                                         r  axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y57         FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/Q
                         net (fo=9, routed)           0.893     0.476    axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_0
    SLICE_X64Y57         LUT5 (Prop_lut5_I1_O)        0.150     0.626 r  axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=7, routed)           0.499     1.125    tx_controller/inst/awready
    SLICE_X64Y57         LUT3 (Prop_lut3_I0_O)        0.357     1.482 r  tx_controller/inst/wdata[7]_i_1/O
                         net (fo=8, routed)           0.642     2.124    tx_controller/inst/wdata[7]_i_1_n_0
    SLICE_X64Y54         FDRE                                         r  tx_controller/inst/wdata_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_led_design_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    F14                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     5.342 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587     6.929    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.020 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         1.506     8.526    tx_controller/inst/clk
    SLICE_X64Y54         FDRE                                         r  tx_controller/inst/wdata_reg[6]/C
                         clock pessimism              0.577     9.103    
                         clock uncertainty           -0.068     9.034    
    SLICE_X64Y54         FDRE (Setup_fdre_C_R)       -0.731     8.303    tx_controller/inst/wdata_reg[6]
  -------------------------------------------------------------------
                         required time                          8.303    
                         arrival time                          -2.124    
  -------------------------------------------------------------------
                         slack                                  6.180    

Slack (MET) :             6.180ns  (required time - arrival time)
  Source:                 axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_controller/inst/wdata_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_uart_led_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_uart_led_design_clk_wiz_0_0 rise@10.000ns - clk_uart_led_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.997ns  (logic 0.963ns (32.130%)  route 2.034ns (67.870%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 8.526 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_led_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -2.592    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         1.623    -0.873    axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X65Y57         FDRE                                         r  axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y57         FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/Q
                         net (fo=9, routed)           0.893     0.476    axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_0
    SLICE_X64Y57         LUT5 (Prop_lut5_I1_O)        0.150     0.626 r  axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=7, routed)           0.499     1.125    tx_controller/inst/awready
    SLICE_X64Y57         LUT3 (Prop_lut3_I0_O)        0.357     1.482 r  tx_controller/inst/wdata[7]_i_1/O
                         net (fo=8, routed)           0.642     2.124    tx_controller/inst/wdata[7]_i_1_n_0
    SLICE_X64Y54         FDRE                                         r  tx_controller/inst/wdata_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_led_design_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    F14                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     5.342 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587     6.929    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.020 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         1.506     8.526    tx_controller/inst/clk
    SLICE_X64Y54         FDRE                                         r  tx_controller/inst/wdata_reg[7]/C
                         clock pessimism              0.577     9.103    
                         clock uncertainty           -0.068     9.034    
    SLICE_X64Y54         FDRE (Setup_fdre_C_R)       -0.731     8.303    tx_controller/inst/wdata_reg[7]
  -------------------------------------------------------------------
                         required time                          8.303    
                         arrival time                          -2.124    
  -------------------------------------------------------------------
                         slack                                  6.180    

Slack (MET) :             6.247ns  (required time - arrival time)
  Source:                 axi_uartlite_rx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx_controller/inst/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_uart_led_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_uart_led_design_clk_wiz_0_0 rise@10.000ns - clk_uart_led_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.739ns  (logic 1.472ns (39.369%)  route 2.267ns (60.631%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 8.524 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_led_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -2.592    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         1.620    -0.876    axi_uartlite_rx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X64Y62         FDRE                                         r  axi_uartlite_rx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y62         FDRE (Prop_fdre_C_Q)         0.478    -0.398 r  axi_uartlite_rx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]/Q
                         net (fo=4, routed)           0.795     0.397    axi_uartlite_rx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg
    SLICE_X62Y62         LUT5 (Prop_lut5_I0_O)        0.327     0.724 r  axi_uartlite_rx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_arready_INST_0/O
                         net (fo=7, routed)           0.756     1.480    rx_controller/inst/arready
    SLICE_X64Y60         LUT5 (Prop_lut5_I0_O)        0.319     1.799 r  rx_controller/inst/__6/i_/O
                         net (fo=3, routed)           0.716     2.515    rx_controller/inst/__6/i__n_0
    SLICE_X64Y60         LUT6 (Prop_lut6_I1_O)        0.348     2.863 r  rx_controller/inst/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     2.863    rx_controller/inst/FSM_sequential_state[1]_i_1_n_0
    SLICE_X64Y60         FDRE                                         r  rx_controller/inst/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_led_design_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    F14                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     5.342 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587     6.929    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.020 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         1.504     8.524    rx_controller/inst/clk
    SLICE_X64Y60         FDRE                                         r  rx_controller/inst/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.577     9.101    
                         clock uncertainty           -0.068     9.032    
    SLICE_X64Y60         FDRE (Setup_fdre_C_D)        0.077     9.109    rx_controller/inst/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                          9.109    
                         arrival time                          -2.863    
  -------------------------------------------------------------------
                         slack                                  6.247    

Slack (MET) :             6.275ns  (required time - arrival time)
  Source:                 axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_controller/inst/wdata_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_uart_led_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_uart_led_design_clk_wiz_0_0 rise@10.000ns - clk_uart_led_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.997ns  (logic 0.963ns (32.130%)  route 2.034ns (67.870%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 8.526 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_led_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -2.592    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         1.623    -0.873    axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X65Y57         FDRE                                         r  axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y57         FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/Q
                         net (fo=9, routed)           0.893     0.476    axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_0
    SLICE_X64Y57         LUT5 (Prop_lut5_I1_O)        0.150     0.626 r  axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=7, routed)           0.499     1.125    tx_controller/inst/awready
    SLICE_X64Y57         LUT3 (Prop_lut3_I0_O)        0.357     1.482 r  tx_controller/inst/wdata[7]_i_1/O
                         net (fo=8, routed)           0.642     2.124    tx_controller/inst/wdata[7]_i_1_n_0
    SLICE_X65Y54         FDRE                                         r  tx_controller/inst/wdata_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_led_design_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    F14                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     5.342 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587     6.929    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.020 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         1.506     8.526    tx_controller/inst/clk
    SLICE_X65Y54         FDRE                                         r  tx_controller/inst/wdata_reg[0]/C
                         clock pessimism              0.577     9.103    
                         clock uncertainty           -0.068     9.034    
    SLICE_X65Y54         FDRE (Setup_fdre_C_R)       -0.636     8.398    tx_controller/inst/wdata_reg[0]
  -------------------------------------------------------------------
                         required time                          8.398    
                         arrival time                          -2.124    
  -------------------------------------------------------------------
                         slack                                  6.275    

Slack (MET) :             6.275ns  (required time - arrival time)
  Source:                 axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_controller/inst/wdata_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_uart_led_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_uart_led_design_clk_wiz_0_0 rise@10.000ns - clk_uart_led_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.997ns  (logic 0.963ns (32.130%)  route 2.034ns (67.870%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 8.526 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_led_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -2.592    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         1.623    -0.873    axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X65Y57         FDRE                                         r  axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y57         FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/Q
                         net (fo=9, routed)           0.893     0.476    axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_0
    SLICE_X64Y57         LUT5 (Prop_lut5_I1_O)        0.150     0.626 r  axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=7, routed)           0.499     1.125    tx_controller/inst/awready
    SLICE_X64Y57         LUT3 (Prop_lut3_I0_O)        0.357     1.482 r  tx_controller/inst/wdata[7]_i_1/O
                         net (fo=8, routed)           0.642     2.124    tx_controller/inst/wdata[7]_i_1_n_0
    SLICE_X65Y54         FDRE                                         r  tx_controller/inst/wdata_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_led_design_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    F14                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     5.342 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587     6.929    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.020 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         1.506     8.526    tx_controller/inst/clk
    SLICE_X65Y54         FDRE                                         r  tx_controller/inst/wdata_reg[1]/C
                         clock pessimism              0.577     9.103    
                         clock uncertainty           -0.068     9.034    
    SLICE_X65Y54         FDRE (Setup_fdre_C_R)       -0.636     8.398    tx_controller/inst/wdata_reg[1]
  -------------------------------------------------------------------
                         required time                          8.398    
                         arrival time                          -2.124    
  -------------------------------------------------------------------
                         slack                                  6.275    

Slack (MET) :             6.275ns  (required time - arrival time)
  Source:                 axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_controller/inst/wdata_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_uart_led_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_uart_led_design_clk_wiz_0_0 rise@10.000ns - clk_uart_led_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.997ns  (logic 0.963ns (32.130%)  route 2.034ns (67.870%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 8.526 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_led_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -2.592    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         1.623    -0.873    axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X65Y57         FDRE                                         r  axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y57         FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/Q
                         net (fo=9, routed)           0.893     0.476    axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_0
    SLICE_X64Y57         LUT5 (Prop_lut5_I1_O)        0.150     0.626 r  axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=7, routed)           0.499     1.125    tx_controller/inst/awready
    SLICE_X64Y57         LUT3 (Prop_lut3_I0_O)        0.357     1.482 r  tx_controller/inst/wdata[7]_i_1/O
                         net (fo=8, routed)           0.642     2.124    tx_controller/inst/wdata[7]_i_1_n_0
    SLICE_X65Y54         FDRE                                         r  tx_controller/inst/wdata_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_led_design_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    F14                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     5.342 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587     6.929    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.020 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         1.506     8.526    tx_controller/inst/clk
    SLICE_X65Y54         FDRE                                         r  tx_controller/inst/wdata_reg[2]/C
                         clock pessimism              0.577     9.103    
                         clock uncertainty           -0.068     9.034    
    SLICE_X65Y54         FDRE (Setup_fdre_C_R)       -0.636     8.398    tx_controller/inst/wdata_reg[2]
  -------------------------------------------------------------------
                         required time                          8.398    
                         arrival time                          -2.124    
  -------------------------------------------------------------------
                         slack                                  6.275    

Slack (MET) :             6.275ns  (required time - arrival time)
  Source:                 axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_controller/inst/wdata_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_uart_led_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_uart_led_design_clk_wiz_0_0 rise@10.000ns - clk_uart_led_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.997ns  (logic 0.963ns (32.130%)  route 2.034ns (67.870%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 8.526 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_led_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -2.592    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         1.623    -0.873    axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X65Y57         FDRE                                         r  axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y57         FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/Q
                         net (fo=9, routed)           0.893     0.476    axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_0
    SLICE_X64Y57         LUT5 (Prop_lut5_I1_O)        0.150     0.626 r  axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=7, routed)           0.499     1.125    tx_controller/inst/awready
    SLICE_X64Y57         LUT3 (Prop_lut3_I0_O)        0.357     1.482 r  tx_controller/inst/wdata[7]_i_1/O
                         net (fo=8, routed)           0.642     2.124    tx_controller/inst/wdata[7]_i_1_n_0
    SLICE_X65Y54         FDRE                                         r  tx_controller/inst/wdata_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_led_design_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    F14                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     5.342 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587     6.929    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.020 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         1.506     8.526    tx_controller/inst/clk
    SLICE_X65Y54         FDRE                                         r  tx_controller/inst/wdata_reg[3]/C
                         clock pessimism              0.577     9.103    
                         clock uncertainty           -0.068     9.034    
    SLICE_X65Y54         FDRE (Setup_fdre_C_R)       -0.636     8.398    tx_controller/inst/wdata_reg[3]
  -------------------------------------------------------------------
                         required time                          8.398    
                         arrival time                          -2.124    
  -------------------------------------------------------------------
                         slack                                  6.275    

Slack (MET) :             6.396ns  (required time - arrival time)
  Source:                 axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_uart_led_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_TX_I/serial_Data_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_uart_led_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_uart_led_design_clk_wiz_0_0 rise@10.000ns - clk_uart_led_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.562ns  (logic 1.157ns (32.485%)  route 2.405ns (67.515%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 SRL16E=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 8.526 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_led_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -2.592    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         1.623    -0.873    axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aclk
    SLICE_X61Y56         FDSE                                         r  axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y56         FDSE (Prop_fdse_C_Q)         0.456    -0.417 r  axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[0]/Q
                         net (fo=15, routed)          1.456     1.038    axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Q[0]
    SLICE_X64Y55         SRL16E (Prop_srl16e_A0_Q)    0.153     1.191 r  axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/Q
                         net (fo=1, routed)           0.949     2.140    axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_DOut[6]
    SLICE_X65Y55         LUT6 (Prop_lut6_I1_O)        0.331     2.471 r  axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/serial_Data_i_3/O
                         net (fo=1, routed)           0.000     2.471    axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/mux_4567
    SLICE_X65Y55         MUXF7 (Prop_muxf7_I1_O)      0.217     2.688 r  axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/serial_Data_reg_i_1/O
                         net (fo=1, routed)           0.000     2.688    axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_TX_I/mux_Out
    SLICE_X65Y55         FDRE                                         r  axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_TX_I/serial_Data_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_led_design_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    F14                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     5.342 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587     6.929    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.020 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         1.506     8.526    axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X65Y55         FDRE                                         r  axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_TX_I/serial_Data_reg/C
                         clock pessimism              0.563     9.089    
                         clock uncertainty           -0.068     9.020    
    SLICE_X65Y55         FDRE (Setup_fdre_C_D)        0.064     9.084    axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_TX_I/serial_Data_reg
  -------------------------------------------------------------------
                         required time                          9.084    
                         arrival time                          -2.688    
  -------------------------------------------------------------------
                         slack                                  6.396    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 tx_controller/inst/wdata_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_uart_led_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_uart_led_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_led_design_clk_wiz_0_0 rise@0.000ns - clk_uart_led_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.514%)  route 0.176ns (55.486%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_led_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.203    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         0.591    -0.586    tx_controller/inst/clk
    SLICE_X65Y54         FDRE                                         r  tx_controller/inst/wdata_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  tx_controller/inst/wdata_reg[0]/Q
                         net (fo=2, routed)           0.176    -0.270    axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_wdata[0]
    SLICE_X64Y55         SRL16E                                       r  axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_led_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -1.713    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         0.861    -0.823    axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X64Y55         SRL16E                                       r  axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
                         clock pessimism              0.252    -0.570    
    SLICE_X64Y55         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.387    axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 tx_controller/inst/wdata_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_uart_led_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_uart_led_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_led_design_clk_wiz_0_0 rise@0.000ns - clk_uart_led_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_led_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.203    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         0.591    -0.586    tx_controller/inst/clk
    SLICE_X65Y54         FDRE                                         r  tx_controller/inst/wdata_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  tx_controller/inst/wdata_reg[2]/Q
                         net (fo=1, routed)           0.110    -0.335    axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_wdata[2]
    SLICE_X64Y55         SRL16E                                       r  axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_led_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -1.713    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         0.861    -0.823    axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X64Y55         SRL16E                                       r  axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/CLK
                         clock pessimism              0.252    -0.570    
    SLICE_X64Y55         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115    -0.455    axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[6].fifo_din_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_uart_led_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_uart_led_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_led_design_clk_wiz_0_0 rise@0.000ns - clk_uart_led_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.829%)  route 0.131ns (48.171%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_led_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.203    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         0.589    -0.588    axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X62Y61         FDRE                                         r  axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[6].fifo_din_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[6].fifo_din_reg[6]/Q
                         net (fo=3, routed)           0.131    -0.316    axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[5]
    SLICE_X60Y61         SRL16E                                       r  axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_led_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -1.713    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         0.858    -0.827    axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X60Y61         SRL16E                                       r  axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/CLK
                         clock pessimism              0.273    -0.553    
    SLICE_X60Y61         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115    -0.438    axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_uart_led_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_led_design_clk_wiz_0_0 rise@0.000ns - clk_uart_led_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_led_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.203    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         0.590    -0.587    axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X62Y58         FDRE                                         r  axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.065    -0.381    axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/Q
    SLICE_X62Y58         FDRE                                         r  axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_led_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -1.713    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         0.860    -0.824    axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X62Y58         FDRE                                         r  axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.236    -0.587    
    SLICE_X62Y58         FDRE (Hold_fdre_C_D)         0.075    -0.512    axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.381    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[4].fifo_din_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_uart_led_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_uart_led_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_led_design_clk_wiz_0_0 rise@0.000ns - clk_uart_led_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.559%)  route 0.127ns (47.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_led_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.203    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         0.588    -0.589    axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X61Y61         FDRE                                         r  axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[4].fifo_din_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[4].fifo_din_reg[4]/Q
                         net (fo=3, routed)           0.127    -0.321    axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[3]
    SLICE_X60Y61         SRL16E                                       r  axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_led_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -1.713    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         0.858    -0.827    axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X60Y61         SRL16E                                       r  axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
                         clock pessimism              0.250    -0.576    
    SLICE_X60Y61         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108    -0.468    axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[3].fifo_din_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_uart_led_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_uart_led_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_led_design_clk_wiz_0_0 rise@0.000ns - clk_uart_led_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.128ns (63.089%)  route 0.075ns (36.911%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_led_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.203    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         0.588    -0.589    axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X61Y61         FDRE                                         r  axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[3].fifo_din_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y61         FDRE (Prop_fdre_C_Q)         0.128    -0.461 r  axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[3].fifo_din_reg[3]/Q
                         net (fo=3, routed)           0.075    -0.386    axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[2]
    SLICE_X60Y61         SRL16E                                       r  axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_led_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -1.713    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         0.858    -0.827    axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X60Y61         SRL16E                                       r  axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
                         clock pessimism              0.250    -0.576    
    SLICE_X60Y61         SRL16E (Hold_srl16e_CLK_D)
                                                      0.040    -0.536    axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16
  -------------------------------------------------------------------
                         required time                          0.536    
                         arrival time                          -0.386    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/start_Edge_Detected_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/running_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_uart_led_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_led_design_clk_wiz_0_0 rise@0.000ns - clk_uart_led_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_led_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.203    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         0.588    -0.589    axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X61Y60         FDRE                                         r  axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/start_Edge_Detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/start_Edge_Detected_reg/Q
                         net (fo=5, routed)           0.099    -0.349    axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/start_Edge_Detected
    SLICE_X60Y60         LUT5 (Prop_lut5_I2_O)        0.045    -0.304 r  axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/running_i_1/O
                         net (fo=1, routed)           0.000    -0.304    axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/running_i_1_n_0
    SLICE_X60Y60         FDRE                                         r  axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/running_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_led_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -1.713    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         0.858    -0.827    axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X60Y60         FDRE                                         r  axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/running_reg/C
                         clock pessimism              0.250    -0.576    
    SLICE_X60Y60         FDRE (Hold_fdre_C_D)         0.120    -0.456    axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/running_reg
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_uart_led_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[13]_srl13___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_11/D
                            (rising edge-triggered cell SRL16E clocked by clk_uart_led_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_uart_led_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_led_design_clk_wiz_0_0 rise@0.000ns - clk_uart_led_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.128ns (55.079%)  route 0.104ns (44.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_led_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.203    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         0.590    -0.587    axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X63Y58         FDSE                                         r  axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y58         FDSE (Prop_fdse_C_Q)         0.128    -0.459 r  axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[0]/Q
                         net (fo=1, routed)           0.104    -0.355    axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg_n_0_[0]
    SLICE_X64Y58         SRL16E                                       r  axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[13]_srl13___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_11/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_led_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -1.713    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         0.860    -0.824    axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X64Y58         SRL16E                                       r  axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[13]_srl13___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_11/CLK
                         clock pessimism              0.252    -0.571    
    SLICE_X64Y58         SRL16E (Hold_srl16e_CLK_D)
                                                      0.064    -0.507    axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[13]_srl13___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_11
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.355    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 clk_gen/inst/seq_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/inst/seq_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_uart_led_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_led_design_clk_wiz_0_0 rise@0.000ns - clk_uart_led_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.295ns
    Source Clock Delay      (SCD):    -1.030ns
    Clock Pessimism Removal (CPR):    -0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_led_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.369    -1.323    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020    -1.303 r  clk_gen/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.273    -1.030    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0_en_clk
    SLICE_X34Y50         FDRE                                         r  clk_gen/inst/seq_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.164    -0.866 r  clk_gen/inst/seq_reg1_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.810    clk_gen/inst/seq_reg1[0]
    SLICE_X34Y50         FDRE                                         r  clk_gen/inst/seq_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_led_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.411    -1.836    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.043    -1.793 r  clk_gen/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.498    -1.295    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0_en_clk
    SLICE_X34Y50         FDRE                                         r  clk_gen/inst/seq_reg1_reg[1]/C
                         clock pessimism              0.265    -1.030    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.060    -0.970    clk_gen/inst/seq_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.970    
                         arrival time                          -0.810    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 rx_controller/inst/rready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_uartlite_rx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_uart_led_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_led_design_clk_wiz_0_0 rise@0.000ns - clk_uart_led_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (69.837%)  route 0.080ns (30.163%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_led_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.203    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         0.589    -0.588    rx_controller/inst/clk
    SLICE_X63Y60         FDRE                                         r  rx_controller/inst/rready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.447 f  rx_controller/inst/rready_reg/Q
                         net (fo=3, routed)           0.080    -0.367    axi_uartlite_rx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_rready
    SLICE_X62Y60         LUT4 (Prop_lut4_I2_O)        0.045    -0.322 r  axi_uartlite_rx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_rvalid_i_i_1/O
                         net (fo=1, routed)           0.000    -0.322    axi_uartlite_rx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER_n_24
    SLICE_X62Y60         FDRE                                         r  axi_uartlite_rx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_led_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -1.713    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         0.860    -0.825    axi_uartlite_rx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X62Y60         FDRE                                         r  axi_uartlite_rx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i_reg/C
                         clock pessimism              0.249    -0.575    
    SLICE_X62Y60         FDRE (Hold_fdre_C_D)         0.092    -0.483    axi_uartlite_rx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i_reg
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  0.161    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_uart_led_design_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   clk_gen/inst/clkout1_buf/I0
Min Period        n/a     BUFH/I              n/a            2.155         10.000      7.845      BUFHCE_X0Y12     clk_gen/inst/clkout1_buf_en/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  clk_gen/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X62Y60     axi_uartlite_rx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X63Y61     axi_uartlite_rx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X62Y60     axi_uartlite_rx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X63Y61     axi_uartlite_rx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X63Y63     axi_uartlite_rx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X63Y61     axi_uartlite_rx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X63Y61     axi_uartlite_rx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y1  clk_gen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X60Y59     axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[13]_srl14___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_12/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X60Y59     axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[13]_srl14___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_12/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X60Y61     axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X60Y61     axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X60Y61     axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X60Y61     axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X60Y61     axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X60Y61     axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X60Y61     axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X60Y61     axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X60Y59     axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[13]_srl14___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_12/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X60Y59     axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[13]_srl14___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_12/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X60Y61     axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X60Y61     axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X60Y61     axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X60Y61     axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X60Y61     axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X60Y61     axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X60Y61     axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X60Y61     axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_uart_led_design_clk_wiz_0_0
  To Clock:  clkfbout_uart_led_design_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_uart_led_design_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clk_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  clk_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y1  clk_gen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  clk_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  clk_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_uart_led_design_clk_wiz_0_0_1
  To Clock:  clk_uart_led_design_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        6.180ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.180ns  (required time - arrival time)
  Source:                 axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_controller/inst/wdata_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_uart_led_design_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_uart_led_design_clk_wiz_0_0_1 rise@10.000ns - clk_uart_led_design_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.997ns  (logic 0.963ns (32.130%)  route 2.034ns (67.870%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 8.526 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_led_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -2.592    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         1.623    -0.873    axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X65Y57         FDRE                                         r  axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y57         FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/Q
                         net (fo=9, routed)           0.893     0.476    axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_0
    SLICE_X64Y57         LUT5 (Prop_lut5_I1_O)        0.150     0.626 r  axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=7, routed)           0.499     1.125    tx_controller/inst/awready
    SLICE_X64Y57         LUT3 (Prop_lut3_I0_O)        0.357     1.482 r  tx_controller/inst/wdata[7]_i_1/O
                         net (fo=8, routed)           0.642     2.124    tx_controller/inst/wdata[7]_i_1_n_0
    SLICE_X64Y54         FDRE                                         r  tx_controller/inst/wdata_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_led_design_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    F14                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     5.342 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587     6.929    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.020 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         1.506     8.526    tx_controller/inst/clk
    SLICE_X64Y54         FDRE                                         r  tx_controller/inst/wdata_reg[4]/C
                         clock pessimism              0.577     9.103    
                         clock uncertainty           -0.067     9.035    
    SLICE_X64Y54         FDRE (Setup_fdre_C_R)       -0.731     8.304    tx_controller/inst/wdata_reg[4]
  -------------------------------------------------------------------
                         required time                          8.304    
                         arrival time                          -2.124    
  -------------------------------------------------------------------
                         slack                                  6.180    

Slack (MET) :             6.180ns  (required time - arrival time)
  Source:                 axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_controller/inst/wdata_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_uart_led_design_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_uart_led_design_clk_wiz_0_0_1 rise@10.000ns - clk_uart_led_design_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.997ns  (logic 0.963ns (32.130%)  route 2.034ns (67.870%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 8.526 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_led_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -2.592    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         1.623    -0.873    axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X65Y57         FDRE                                         r  axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y57         FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/Q
                         net (fo=9, routed)           0.893     0.476    axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_0
    SLICE_X64Y57         LUT5 (Prop_lut5_I1_O)        0.150     0.626 r  axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=7, routed)           0.499     1.125    tx_controller/inst/awready
    SLICE_X64Y57         LUT3 (Prop_lut3_I0_O)        0.357     1.482 r  tx_controller/inst/wdata[7]_i_1/O
                         net (fo=8, routed)           0.642     2.124    tx_controller/inst/wdata[7]_i_1_n_0
    SLICE_X64Y54         FDRE                                         r  tx_controller/inst/wdata_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_led_design_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    F14                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     5.342 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587     6.929    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.020 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         1.506     8.526    tx_controller/inst/clk
    SLICE_X64Y54         FDRE                                         r  tx_controller/inst/wdata_reg[5]/C
                         clock pessimism              0.577     9.103    
                         clock uncertainty           -0.067     9.035    
    SLICE_X64Y54         FDRE (Setup_fdre_C_R)       -0.731     8.304    tx_controller/inst/wdata_reg[5]
  -------------------------------------------------------------------
                         required time                          8.304    
                         arrival time                          -2.124    
  -------------------------------------------------------------------
                         slack                                  6.180    

Slack (MET) :             6.180ns  (required time - arrival time)
  Source:                 axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_controller/inst/wdata_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_uart_led_design_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_uart_led_design_clk_wiz_0_0_1 rise@10.000ns - clk_uart_led_design_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.997ns  (logic 0.963ns (32.130%)  route 2.034ns (67.870%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 8.526 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_led_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -2.592    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         1.623    -0.873    axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X65Y57         FDRE                                         r  axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y57         FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/Q
                         net (fo=9, routed)           0.893     0.476    axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_0
    SLICE_X64Y57         LUT5 (Prop_lut5_I1_O)        0.150     0.626 r  axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=7, routed)           0.499     1.125    tx_controller/inst/awready
    SLICE_X64Y57         LUT3 (Prop_lut3_I0_O)        0.357     1.482 r  tx_controller/inst/wdata[7]_i_1/O
                         net (fo=8, routed)           0.642     2.124    tx_controller/inst/wdata[7]_i_1_n_0
    SLICE_X64Y54         FDRE                                         r  tx_controller/inst/wdata_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_led_design_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    F14                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     5.342 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587     6.929    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.020 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         1.506     8.526    tx_controller/inst/clk
    SLICE_X64Y54         FDRE                                         r  tx_controller/inst/wdata_reg[6]/C
                         clock pessimism              0.577     9.103    
                         clock uncertainty           -0.067     9.035    
    SLICE_X64Y54         FDRE (Setup_fdre_C_R)       -0.731     8.304    tx_controller/inst/wdata_reg[6]
  -------------------------------------------------------------------
                         required time                          8.304    
                         arrival time                          -2.124    
  -------------------------------------------------------------------
                         slack                                  6.180    

Slack (MET) :             6.180ns  (required time - arrival time)
  Source:                 axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_controller/inst/wdata_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_uart_led_design_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_uart_led_design_clk_wiz_0_0_1 rise@10.000ns - clk_uart_led_design_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.997ns  (logic 0.963ns (32.130%)  route 2.034ns (67.870%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 8.526 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_led_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -2.592    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         1.623    -0.873    axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X65Y57         FDRE                                         r  axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y57         FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/Q
                         net (fo=9, routed)           0.893     0.476    axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_0
    SLICE_X64Y57         LUT5 (Prop_lut5_I1_O)        0.150     0.626 r  axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=7, routed)           0.499     1.125    tx_controller/inst/awready
    SLICE_X64Y57         LUT3 (Prop_lut3_I0_O)        0.357     1.482 r  tx_controller/inst/wdata[7]_i_1/O
                         net (fo=8, routed)           0.642     2.124    tx_controller/inst/wdata[7]_i_1_n_0
    SLICE_X64Y54         FDRE                                         r  tx_controller/inst/wdata_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_led_design_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    F14                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     5.342 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587     6.929    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.020 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         1.506     8.526    tx_controller/inst/clk
    SLICE_X64Y54         FDRE                                         r  tx_controller/inst/wdata_reg[7]/C
                         clock pessimism              0.577     9.103    
                         clock uncertainty           -0.067     9.035    
    SLICE_X64Y54         FDRE (Setup_fdre_C_R)       -0.731     8.304    tx_controller/inst/wdata_reg[7]
  -------------------------------------------------------------------
                         required time                          8.304    
                         arrival time                          -2.124    
  -------------------------------------------------------------------
                         slack                                  6.180    

Slack (MET) :             6.248ns  (required time - arrival time)
  Source:                 axi_uartlite_rx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx_controller/inst/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_uart_led_design_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_uart_led_design_clk_wiz_0_0_1 rise@10.000ns - clk_uart_led_design_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.739ns  (logic 1.472ns (39.369%)  route 2.267ns (60.631%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 8.524 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_led_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -2.592    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         1.620    -0.876    axi_uartlite_rx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X64Y62         FDRE                                         r  axi_uartlite_rx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y62         FDRE (Prop_fdre_C_Q)         0.478    -0.398 r  axi_uartlite_rx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]/Q
                         net (fo=4, routed)           0.795     0.397    axi_uartlite_rx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg
    SLICE_X62Y62         LUT5 (Prop_lut5_I0_O)        0.327     0.724 r  axi_uartlite_rx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_arready_INST_0/O
                         net (fo=7, routed)           0.756     1.480    rx_controller/inst/arready
    SLICE_X64Y60         LUT5 (Prop_lut5_I0_O)        0.319     1.799 r  rx_controller/inst/__6/i_/O
                         net (fo=3, routed)           0.716     2.515    rx_controller/inst/__6/i__n_0
    SLICE_X64Y60         LUT6 (Prop_lut6_I1_O)        0.348     2.863 r  rx_controller/inst/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     2.863    rx_controller/inst/FSM_sequential_state[1]_i_1_n_0
    SLICE_X64Y60         FDRE                                         r  rx_controller/inst/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_led_design_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    F14                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     5.342 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587     6.929    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.020 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         1.504     8.524    rx_controller/inst/clk
    SLICE_X64Y60         FDRE                                         r  rx_controller/inst/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.577     9.101    
                         clock uncertainty           -0.067     9.033    
    SLICE_X64Y60         FDRE (Setup_fdre_C_D)        0.077     9.110    rx_controller/inst/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                          9.110    
                         arrival time                          -2.863    
  -------------------------------------------------------------------
                         slack                                  6.248    

Slack (MET) :             6.275ns  (required time - arrival time)
  Source:                 axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_controller/inst/wdata_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_uart_led_design_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_uart_led_design_clk_wiz_0_0_1 rise@10.000ns - clk_uart_led_design_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.997ns  (logic 0.963ns (32.130%)  route 2.034ns (67.870%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 8.526 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_led_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -2.592    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         1.623    -0.873    axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X65Y57         FDRE                                         r  axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y57         FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/Q
                         net (fo=9, routed)           0.893     0.476    axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_0
    SLICE_X64Y57         LUT5 (Prop_lut5_I1_O)        0.150     0.626 r  axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=7, routed)           0.499     1.125    tx_controller/inst/awready
    SLICE_X64Y57         LUT3 (Prop_lut3_I0_O)        0.357     1.482 r  tx_controller/inst/wdata[7]_i_1/O
                         net (fo=8, routed)           0.642     2.124    tx_controller/inst/wdata[7]_i_1_n_0
    SLICE_X65Y54         FDRE                                         r  tx_controller/inst/wdata_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_led_design_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    F14                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     5.342 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587     6.929    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.020 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         1.506     8.526    tx_controller/inst/clk
    SLICE_X65Y54         FDRE                                         r  tx_controller/inst/wdata_reg[0]/C
                         clock pessimism              0.577     9.103    
                         clock uncertainty           -0.067     9.035    
    SLICE_X65Y54         FDRE (Setup_fdre_C_R)       -0.636     8.399    tx_controller/inst/wdata_reg[0]
  -------------------------------------------------------------------
                         required time                          8.399    
                         arrival time                          -2.124    
  -------------------------------------------------------------------
                         slack                                  6.275    

Slack (MET) :             6.275ns  (required time - arrival time)
  Source:                 axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_controller/inst/wdata_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_uart_led_design_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_uart_led_design_clk_wiz_0_0_1 rise@10.000ns - clk_uart_led_design_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.997ns  (logic 0.963ns (32.130%)  route 2.034ns (67.870%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 8.526 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_led_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -2.592    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         1.623    -0.873    axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X65Y57         FDRE                                         r  axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y57         FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/Q
                         net (fo=9, routed)           0.893     0.476    axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_0
    SLICE_X64Y57         LUT5 (Prop_lut5_I1_O)        0.150     0.626 r  axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=7, routed)           0.499     1.125    tx_controller/inst/awready
    SLICE_X64Y57         LUT3 (Prop_lut3_I0_O)        0.357     1.482 r  tx_controller/inst/wdata[7]_i_1/O
                         net (fo=8, routed)           0.642     2.124    tx_controller/inst/wdata[7]_i_1_n_0
    SLICE_X65Y54         FDRE                                         r  tx_controller/inst/wdata_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_led_design_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    F14                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     5.342 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587     6.929    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.020 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         1.506     8.526    tx_controller/inst/clk
    SLICE_X65Y54         FDRE                                         r  tx_controller/inst/wdata_reg[1]/C
                         clock pessimism              0.577     9.103    
                         clock uncertainty           -0.067     9.035    
    SLICE_X65Y54         FDRE (Setup_fdre_C_R)       -0.636     8.399    tx_controller/inst/wdata_reg[1]
  -------------------------------------------------------------------
                         required time                          8.399    
                         arrival time                          -2.124    
  -------------------------------------------------------------------
                         slack                                  6.275    

Slack (MET) :             6.275ns  (required time - arrival time)
  Source:                 axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_controller/inst/wdata_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_uart_led_design_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_uart_led_design_clk_wiz_0_0_1 rise@10.000ns - clk_uart_led_design_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.997ns  (logic 0.963ns (32.130%)  route 2.034ns (67.870%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 8.526 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_led_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -2.592    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         1.623    -0.873    axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X65Y57         FDRE                                         r  axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y57         FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/Q
                         net (fo=9, routed)           0.893     0.476    axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_0
    SLICE_X64Y57         LUT5 (Prop_lut5_I1_O)        0.150     0.626 r  axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=7, routed)           0.499     1.125    tx_controller/inst/awready
    SLICE_X64Y57         LUT3 (Prop_lut3_I0_O)        0.357     1.482 r  tx_controller/inst/wdata[7]_i_1/O
                         net (fo=8, routed)           0.642     2.124    tx_controller/inst/wdata[7]_i_1_n_0
    SLICE_X65Y54         FDRE                                         r  tx_controller/inst/wdata_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_led_design_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    F14                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     5.342 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587     6.929    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.020 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         1.506     8.526    tx_controller/inst/clk
    SLICE_X65Y54         FDRE                                         r  tx_controller/inst/wdata_reg[2]/C
                         clock pessimism              0.577     9.103    
                         clock uncertainty           -0.067     9.035    
    SLICE_X65Y54         FDRE (Setup_fdre_C_R)       -0.636     8.399    tx_controller/inst/wdata_reg[2]
  -------------------------------------------------------------------
                         required time                          8.399    
                         arrival time                          -2.124    
  -------------------------------------------------------------------
                         slack                                  6.275    

Slack (MET) :             6.275ns  (required time - arrival time)
  Source:                 axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_controller/inst/wdata_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_uart_led_design_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_uart_led_design_clk_wiz_0_0_1 rise@10.000ns - clk_uart_led_design_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.997ns  (logic 0.963ns (32.130%)  route 2.034ns (67.870%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 8.526 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_led_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -2.592    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         1.623    -0.873    axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X65Y57         FDRE                                         r  axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y57         FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/Q
                         net (fo=9, routed)           0.893     0.476    axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_0
    SLICE_X64Y57         LUT5 (Prop_lut5_I1_O)        0.150     0.626 r  axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=7, routed)           0.499     1.125    tx_controller/inst/awready
    SLICE_X64Y57         LUT3 (Prop_lut3_I0_O)        0.357     1.482 r  tx_controller/inst/wdata[7]_i_1/O
                         net (fo=8, routed)           0.642     2.124    tx_controller/inst/wdata[7]_i_1_n_0
    SLICE_X65Y54         FDRE                                         r  tx_controller/inst/wdata_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_led_design_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    F14                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     5.342 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587     6.929    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.020 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         1.506     8.526    tx_controller/inst/clk
    SLICE_X65Y54         FDRE                                         r  tx_controller/inst/wdata_reg[3]/C
                         clock pessimism              0.577     9.103    
                         clock uncertainty           -0.067     9.035    
    SLICE_X65Y54         FDRE (Setup_fdre_C_R)       -0.636     8.399    tx_controller/inst/wdata_reg[3]
  -------------------------------------------------------------------
                         required time                          8.399    
                         arrival time                          -2.124    
  -------------------------------------------------------------------
                         slack                                  6.275    

Slack (MET) :             6.397ns  (required time - arrival time)
  Source:                 axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_uart_led_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_TX_I/serial_Data_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_uart_led_design_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_uart_led_design_clk_wiz_0_0_1 rise@10.000ns - clk_uart_led_design_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.562ns  (logic 1.157ns (32.485%)  route 2.405ns (67.515%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 SRL16E=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 8.526 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_led_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -2.592    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         1.623    -0.873    axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aclk
    SLICE_X61Y56         FDSE                                         r  axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y56         FDSE (Prop_fdse_C_Q)         0.456    -0.417 r  axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[0]/Q
                         net (fo=15, routed)          1.456     1.038    axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Q[0]
    SLICE_X64Y55         SRL16E (Prop_srl16e_A0_Q)    0.153     1.191 r  axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/Q
                         net (fo=1, routed)           0.949     2.140    axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_DOut[6]
    SLICE_X65Y55         LUT6 (Prop_lut6_I1_O)        0.331     2.471 r  axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/serial_Data_i_3/O
                         net (fo=1, routed)           0.000     2.471    axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/mux_4567
    SLICE_X65Y55         MUXF7 (Prop_muxf7_I1_O)      0.217     2.688 r  axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/serial_Data_reg_i_1/O
                         net (fo=1, routed)           0.000     2.688    axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_TX_I/mux_Out
    SLICE_X65Y55         FDRE                                         r  axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_TX_I/serial_Data_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_led_design_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    F14                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     5.342 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587     6.929    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.020 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         1.506     8.526    axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X65Y55         FDRE                                         r  axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_TX_I/serial_Data_reg/C
                         clock pessimism              0.563     9.089    
                         clock uncertainty           -0.067     9.021    
    SLICE_X65Y55         FDRE (Setup_fdre_C_D)        0.064     9.085    axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_TX_I/serial_Data_reg
  -------------------------------------------------------------------
                         required time                          9.085    
                         arrival time                          -2.688    
  -------------------------------------------------------------------
                         slack                                  6.397    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 tx_controller/inst/wdata_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_uart_led_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_uart_led_design_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_led_design_clk_wiz_0_0_1 rise@0.000ns - clk_uart_led_design_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.514%)  route 0.176ns (55.486%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_led_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.203    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         0.591    -0.586    tx_controller/inst/clk
    SLICE_X65Y54         FDRE                                         r  tx_controller/inst/wdata_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  tx_controller/inst/wdata_reg[0]/Q
                         net (fo=2, routed)           0.176    -0.270    axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_wdata[0]
    SLICE_X64Y55         SRL16E                                       r  axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_led_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -1.713    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         0.861    -0.823    axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X64Y55         SRL16E                                       r  axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
                         clock pessimism              0.252    -0.570    
    SLICE_X64Y55         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.387    axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 tx_controller/inst/wdata_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_uart_led_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_uart_led_design_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_led_design_clk_wiz_0_0_1 rise@0.000ns - clk_uart_led_design_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_led_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.203    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         0.591    -0.586    tx_controller/inst/clk
    SLICE_X65Y54         FDRE                                         r  tx_controller/inst/wdata_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  tx_controller/inst/wdata_reg[2]/Q
                         net (fo=1, routed)           0.110    -0.335    axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_wdata[2]
    SLICE_X64Y55         SRL16E                                       r  axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_led_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -1.713    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         0.861    -0.823    axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X64Y55         SRL16E                                       r  axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/CLK
                         clock pessimism              0.252    -0.570    
    SLICE_X64Y55         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115    -0.455    axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[6].fifo_din_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_uart_led_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_uart_led_design_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_led_design_clk_wiz_0_0_1 rise@0.000ns - clk_uart_led_design_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.829%)  route 0.131ns (48.171%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_led_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.203    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         0.589    -0.588    axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X62Y61         FDRE                                         r  axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[6].fifo_din_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[6].fifo_din_reg[6]/Q
                         net (fo=3, routed)           0.131    -0.316    axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[5]
    SLICE_X60Y61         SRL16E                                       r  axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_led_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -1.713    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         0.858    -0.827    axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X60Y61         SRL16E                                       r  axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/CLK
                         clock pessimism              0.273    -0.553    
    SLICE_X60Y61         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115    -0.438    axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_uart_led_design_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_led_design_clk_wiz_0_0_1 rise@0.000ns - clk_uart_led_design_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_led_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.203    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         0.590    -0.587    axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X62Y58         FDRE                                         r  axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.065    -0.381    axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/Q
    SLICE_X62Y58         FDRE                                         r  axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_led_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -1.713    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         0.860    -0.824    axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X62Y58         FDRE                                         r  axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.236    -0.587    
    SLICE_X62Y58         FDRE (Hold_fdre_C_D)         0.075    -0.512    axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.381    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[4].fifo_din_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_uart_led_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_uart_led_design_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_led_design_clk_wiz_0_0_1 rise@0.000ns - clk_uart_led_design_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.559%)  route 0.127ns (47.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_led_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.203    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         0.588    -0.589    axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X61Y61         FDRE                                         r  axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[4].fifo_din_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[4].fifo_din_reg[4]/Q
                         net (fo=3, routed)           0.127    -0.321    axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[3]
    SLICE_X60Y61         SRL16E                                       r  axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_led_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -1.713    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         0.858    -0.827    axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X60Y61         SRL16E                                       r  axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
                         clock pessimism              0.250    -0.576    
    SLICE_X60Y61         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108    -0.468    axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[3].fifo_din_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_uart_led_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_uart_led_design_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_led_design_clk_wiz_0_0_1 rise@0.000ns - clk_uart_led_design_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.128ns (63.089%)  route 0.075ns (36.911%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_led_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.203    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         0.588    -0.589    axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X61Y61         FDRE                                         r  axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[3].fifo_din_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y61         FDRE (Prop_fdre_C_Q)         0.128    -0.461 r  axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[3].fifo_din_reg[3]/Q
                         net (fo=3, routed)           0.075    -0.386    axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[2]
    SLICE_X60Y61         SRL16E                                       r  axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_led_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -1.713    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         0.858    -0.827    axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X60Y61         SRL16E                                       r  axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
                         clock pessimism              0.250    -0.576    
    SLICE_X60Y61         SRL16E (Hold_srl16e_CLK_D)
                                                      0.040    -0.536    axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16
  -------------------------------------------------------------------
                         required time                          0.536    
                         arrival time                          -0.386    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/start_Edge_Detected_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/running_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_uart_led_design_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_led_design_clk_wiz_0_0_1 rise@0.000ns - clk_uart_led_design_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_led_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.203    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         0.588    -0.589    axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X61Y60         FDRE                                         r  axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/start_Edge_Detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/start_Edge_Detected_reg/Q
                         net (fo=5, routed)           0.099    -0.349    axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/start_Edge_Detected
    SLICE_X60Y60         LUT5 (Prop_lut5_I2_O)        0.045    -0.304 r  axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/running_i_1/O
                         net (fo=1, routed)           0.000    -0.304    axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/running_i_1_n_0
    SLICE_X60Y60         FDRE                                         r  axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/running_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_led_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -1.713    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         0.858    -0.827    axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X60Y60         FDRE                                         r  axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/running_reg/C
                         clock pessimism              0.250    -0.576    
    SLICE_X60Y60         FDRE (Hold_fdre_C_D)         0.120    -0.456    axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/running_reg
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_uart_led_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[13]_srl13___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_11/D
                            (rising edge-triggered cell SRL16E clocked by clk_uart_led_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_uart_led_design_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_led_design_clk_wiz_0_0_1 rise@0.000ns - clk_uart_led_design_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.128ns (55.079%)  route 0.104ns (44.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_led_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.203    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         0.590    -0.587    axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X63Y58         FDSE                                         r  axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y58         FDSE (Prop_fdse_C_Q)         0.128    -0.459 r  axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[0]/Q
                         net (fo=1, routed)           0.104    -0.355    axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg_n_0_[0]
    SLICE_X64Y58         SRL16E                                       r  axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[13]_srl13___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_11/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_led_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -1.713    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         0.860    -0.824    axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X64Y58         SRL16E                                       r  axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[13]_srl13___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_11/CLK
                         clock pessimism              0.252    -0.571    
    SLICE_X64Y58         SRL16E (Hold_srl16e_CLK_D)
                                                      0.064    -0.507    axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[13]_srl13___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_11
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.355    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 clk_gen/inst/seq_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/inst/seq_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_uart_led_design_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_led_design_clk_wiz_0_0_1 rise@0.000ns - clk_uart_led_design_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.295ns
    Source Clock Delay      (SCD):    -1.030ns
    Clock Pessimism Removal (CPR):    -0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_led_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.369    -1.323    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020    -1.303 r  clk_gen/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.273    -1.030    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0_en_clk
    SLICE_X34Y50         FDRE                                         r  clk_gen/inst/seq_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.164    -0.866 r  clk_gen/inst/seq_reg1_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.810    clk_gen/inst/seq_reg1[0]
    SLICE_X34Y50         FDRE                                         r  clk_gen/inst/seq_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_led_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.411    -1.836    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.043    -1.793 r  clk_gen/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.498    -1.295    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0_en_clk
    SLICE_X34Y50         FDRE                                         r  clk_gen/inst/seq_reg1_reg[1]/C
                         clock pessimism              0.265    -1.030    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.060    -0.970    clk_gen/inst/seq_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.970    
                         arrival time                          -0.810    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 rx_controller/inst/rready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_uartlite_rx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_uart_led_design_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_led_design_clk_wiz_0_0_1 rise@0.000ns - clk_uart_led_design_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (69.837%)  route 0.080ns (30.163%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_led_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.203    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         0.589    -0.588    rx_controller/inst/clk
    SLICE_X63Y60         FDRE                                         r  rx_controller/inst/rready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.447 f  rx_controller/inst/rready_reg/Q
                         net (fo=3, routed)           0.080    -0.367    axi_uartlite_rx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_rready
    SLICE_X62Y60         LUT4 (Prop_lut4_I2_O)        0.045    -0.322 r  axi_uartlite_rx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_rvalid_i_i_1/O
                         net (fo=1, routed)           0.000    -0.322    axi_uartlite_rx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER_n_24
    SLICE_X62Y60         FDRE                                         r  axi_uartlite_rx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_led_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -1.713    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         0.860    -0.825    axi_uartlite_rx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X62Y60         FDRE                                         r  axi_uartlite_rx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i_reg/C
                         clock pessimism              0.249    -0.575    
    SLICE_X62Y60         FDRE (Hold_fdre_C_D)         0.092    -0.483    axi_uartlite_rx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i_reg
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  0.161    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_uart_led_design_clk_wiz_0_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   clk_gen/inst/clkout1_buf/I0
Min Period        n/a     BUFH/I              n/a            2.155         10.000      7.845      BUFHCE_X0Y12     clk_gen/inst/clkout1_buf_en/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  clk_gen/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X62Y60     axi_uartlite_rx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X63Y61     axi_uartlite_rx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X62Y60     axi_uartlite_rx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X63Y61     axi_uartlite_rx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X63Y63     axi_uartlite_rx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X63Y61     axi_uartlite_rx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X63Y61     axi_uartlite_rx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y1  clk_gen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X60Y59     axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[13]_srl14___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_12/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X60Y59     axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[13]_srl14___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_12/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X60Y61     axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X60Y61     axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X60Y61     axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X60Y61     axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X60Y61     axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X60Y61     axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X60Y61     axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X60Y61     axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X60Y59     axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[13]_srl14___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_12/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X60Y59     axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[13]_srl14___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_12/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X60Y61     axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X60Y61     axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X60Y61     axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X60Y61     axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X60Y61     axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X60Y61     axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X60Y61     axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X60Y61     axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_uart_led_design_clk_wiz_0_0_1
  To Clock:  clkfbout_uart_led_design_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_uart_led_design_clk_wiz_0_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clk_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  clk_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y1  clk_gen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_uart_led_design_clk_wiz_0_0_1
  To Clock:  clk_uart_led_design_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        6.180ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.180ns  (required time - arrival time)
  Source:                 axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_controller/inst/wdata_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_uart_led_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_uart_led_design_clk_wiz_0_0 rise@10.000ns - clk_uart_led_design_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.997ns  (logic 0.963ns (32.130%)  route 2.034ns (67.870%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 8.526 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_led_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -2.592    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         1.623    -0.873    axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X65Y57         FDRE                                         r  axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y57         FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/Q
                         net (fo=9, routed)           0.893     0.476    axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_0
    SLICE_X64Y57         LUT5 (Prop_lut5_I1_O)        0.150     0.626 r  axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=7, routed)           0.499     1.125    tx_controller/inst/awready
    SLICE_X64Y57         LUT3 (Prop_lut3_I0_O)        0.357     1.482 r  tx_controller/inst/wdata[7]_i_1/O
                         net (fo=8, routed)           0.642     2.124    tx_controller/inst/wdata[7]_i_1_n_0
    SLICE_X64Y54         FDRE                                         r  tx_controller/inst/wdata_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_led_design_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    F14                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     5.342 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587     6.929    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.020 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         1.506     8.526    tx_controller/inst/clk
    SLICE_X64Y54         FDRE                                         r  tx_controller/inst/wdata_reg[4]/C
                         clock pessimism              0.577     9.103    
                         clock uncertainty           -0.068     9.034    
    SLICE_X64Y54         FDRE (Setup_fdre_C_R)       -0.731     8.303    tx_controller/inst/wdata_reg[4]
  -------------------------------------------------------------------
                         required time                          8.303    
                         arrival time                          -2.124    
  -------------------------------------------------------------------
                         slack                                  6.180    

Slack (MET) :             6.180ns  (required time - arrival time)
  Source:                 axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_controller/inst/wdata_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_uart_led_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_uart_led_design_clk_wiz_0_0 rise@10.000ns - clk_uart_led_design_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.997ns  (logic 0.963ns (32.130%)  route 2.034ns (67.870%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 8.526 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_led_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -2.592    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         1.623    -0.873    axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X65Y57         FDRE                                         r  axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y57         FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/Q
                         net (fo=9, routed)           0.893     0.476    axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_0
    SLICE_X64Y57         LUT5 (Prop_lut5_I1_O)        0.150     0.626 r  axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=7, routed)           0.499     1.125    tx_controller/inst/awready
    SLICE_X64Y57         LUT3 (Prop_lut3_I0_O)        0.357     1.482 r  tx_controller/inst/wdata[7]_i_1/O
                         net (fo=8, routed)           0.642     2.124    tx_controller/inst/wdata[7]_i_1_n_0
    SLICE_X64Y54         FDRE                                         r  tx_controller/inst/wdata_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_led_design_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    F14                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     5.342 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587     6.929    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.020 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         1.506     8.526    tx_controller/inst/clk
    SLICE_X64Y54         FDRE                                         r  tx_controller/inst/wdata_reg[5]/C
                         clock pessimism              0.577     9.103    
                         clock uncertainty           -0.068     9.034    
    SLICE_X64Y54         FDRE (Setup_fdre_C_R)       -0.731     8.303    tx_controller/inst/wdata_reg[5]
  -------------------------------------------------------------------
                         required time                          8.303    
                         arrival time                          -2.124    
  -------------------------------------------------------------------
                         slack                                  6.180    

Slack (MET) :             6.180ns  (required time - arrival time)
  Source:                 axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_controller/inst/wdata_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_uart_led_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_uart_led_design_clk_wiz_0_0 rise@10.000ns - clk_uart_led_design_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.997ns  (logic 0.963ns (32.130%)  route 2.034ns (67.870%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 8.526 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_led_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -2.592    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         1.623    -0.873    axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X65Y57         FDRE                                         r  axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y57         FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/Q
                         net (fo=9, routed)           0.893     0.476    axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_0
    SLICE_X64Y57         LUT5 (Prop_lut5_I1_O)        0.150     0.626 r  axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=7, routed)           0.499     1.125    tx_controller/inst/awready
    SLICE_X64Y57         LUT3 (Prop_lut3_I0_O)        0.357     1.482 r  tx_controller/inst/wdata[7]_i_1/O
                         net (fo=8, routed)           0.642     2.124    tx_controller/inst/wdata[7]_i_1_n_0
    SLICE_X64Y54         FDRE                                         r  tx_controller/inst/wdata_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_led_design_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    F14                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     5.342 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587     6.929    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.020 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         1.506     8.526    tx_controller/inst/clk
    SLICE_X64Y54         FDRE                                         r  tx_controller/inst/wdata_reg[6]/C
                         clock pessimism              0.577     9.103    
                         clock uncertainty           -0.068     9.034    
    SLICE_X64Y54         FDRE (Setup_fdre_C_R)       -0.731     8.303    tx_controller/inst/wdata_reg[6]
  -------------------------------------------------------------------
                         required time                          8.303    
                         arrival time                          -2.124    
  -------------------------------------------------------------------
                         slack                                  6.180    

Slack (MET) :             6.180ns  (required time - arrival time)
  Source:                 axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_controller/inst/wdata_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_uart_led_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_uart_led_design_clk_wiz_0_0 rise@10.000ns - clk_uart_led_design_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.997ns  (logic 0.963ns (32.130%)  route 2.034ns (67.870%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 8.526 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_led_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -2.592    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         1.623    -0.873    axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X65Y57         FDRE                                         r  axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y57         FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/Q
                         net (fo=9, routed)           0.893     0.476    axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_0
    SLICE_X64Y57         LUT5 (Prop_lut5_I1_O)        0.150     0.626 r  axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=7, routed)           0.499     1.125    tx_controller/inst/awready
    SLICE_X64Y57         LUT3 (Prop_lut3_I0_O)        0.357     1.482 r  tx_controller/inst/wdata[7]_i_1/O
                         net (fo=8, routed)           0.642     2.124    tx_controller/inst/wdata[7]_i_1_n_0
    SLICE_X64Y54         FDRE                                         r  tx_controller/inst/wdata_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_led_design_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    F14                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     5.342 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587     6.929    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.020 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         1.506     8.526    tx_controller/inst/clk
    SLICE_X64Y54         FDRE                                         r  tx_controller/inst/wdata_reg[7]/C
                         clock pessimism              0.577     9.103    
                         clock uncertainty           -0.068     9.034    
    SLICE_X64Y54         FDRE (Setup_fdre_C_R)       -0.731     8.303    tx_controller/inst/wdata_reg[7]
  -------------------------------------------------------------------
                         required time                          8.303    
                         arrival time                          -2.124    
  -------------------------------------------------------------------
                         slack                                  6.180    

Slack (MET) :             6.247ns  (required time - arrival time)
  Source:                 axi_uartlite_rx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx_controller/inst/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_uart_led_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_uart_led_design_clk_wiz_0_0 rise@10.000ns - clk_uart_led_design_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.739ns  (logic 1.472ns (39.369%)  route 2.267ns (60.631%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 8.524 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_led_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -2.592    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         1.620    -0.876    axi_uartlite_rx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X64Y62         FDRE                                         r  axi_uartlite_rx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y62         FDRE (Prop_fdre_C_Q)         0.478    -0.398 r  axi_uartlite_rx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]/Q
                         net (fo=4, routed)           0.795     0.397    axi_uartlite_rx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg
    SLICE_X62Y62         LUT5 (Prop_lut5_I0_O)        0.327     0.724 r  axi_uartlite_rx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_arready_INST_0/O
                         net (fo=7, routed)           0.756     1.480    rx_controller/inst/arready
    SLICE_X64Y60         LUT5 (Prop_lut5_I0_O)        0.319     1.799 r  rx_controller/inst/__6/i_/O
                         net (fo=3, routed)           0.716     2.515    rx_controller/inst/__6/i__n_0
    SLICE_X64Y60         LUT6 (Prop_lut6_I1_O)        0.348     2.863 r  rx_controller/inst/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     2.863    rx_controller/inst/FSM_sequential_state[1]_i_1_n_0
    SLICE_X64Y60         FDRE                                         r  rx_controller/inst/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_led_design_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    F14                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     5.342 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587     6.929    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.020 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         1.504     8.524    rx_controller/inst/clk
    SLICE_X64Y60         FDRE                                         r  rx_controller/inst/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.577     9.101    
                         clock uncertainty           -0.068     9.032    
    SLICE_X64Y60         FDRE (Setup_fdre_C_D)        0.077     9.109    rx_controller/inst/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                          9.109    
                         arrival time                          -2.863    
  -------------------------------------------------------------------
                         slack                                  6.247    

Slack (MET) :             6.275ns  (required time - arrival time)
  Source:                 axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_controller/inst/wdata_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_uart_led_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_uart_led_design_clk_wiz_0_0 rise@10.000ns - clk_uart_led_design_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.997ns  (logic 0.963ns (32.130%)  route 2.034ns (67.870%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 8.526 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_led_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -2.592    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         1.623    -0.873    axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X65Y57         FDRE                                         r  axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y57         FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/Q
                         net (fo=9, routed)           0.893     0.476    axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_0
    SLICE_X64Y57         LUT5 (Prop_lut5_I1_O)        0.150     0.626 r  axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=7, routed)           0.499     1.125    tx_controller/inst/awready
    SLICE_X64Y57         LUT3 (Prop_lut3_I0_O)        0.357     1.482 r  tx_controller/inst/wdata[7]_i_1/O
                         net (fo=8, routed)           0.642     2.124    tx_controller/inst/wdata[7]_i_1_n_0
    SLICE_X65Y54         FDRE                                         r  tx_controller/inst/wdata_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_led_design_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    F14                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     5.342 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587     6.929    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.020 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         1.506     8.526    tx_controller/inst/clk
    SLICE_X65Y54         FDRE                                         r  tx_controller/inst/wdata_reg[0]/C
                         clock pessimism              0.577     9.103    
                         clock uncertainty           -0.068     9.034    
    SLICE_X65Y54         FDRE (Setup_fdre_C_R)       -0.636     8.398    tx_controller/inst/wdata_reg[0]
  -------------------------------------------------------------------
                         required time                          8.398    
                         arrival time                          -2.124    
  -------------------------------------------------------------------
                         slack                                  6.275    

Slack (MET) :             6.275ns  (required time - arrival time)
  Source:                 axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_controller/inst/wdata_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_uart_led_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_uart_led_design_clk_wiz_0_0 rise@10.000ns - clk_uart_led_design_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.997ns  (logic 0.963ns (32.130%)  route 2.034ns (67.870%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 8.526 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_led_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -2.592    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         1.623    -0.873    axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X65Y57         FDRE                                         r  axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y57         FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/Q
                         net (fo=9, routed)           0.893     0.476    axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_0
    SLICE_X64Y57         LUT5 (Prop_lut5_I1_O)        0.150     0.626 r  axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=7, routed)           0.499     1.125    tx_controller/inst/awready
    SLICE_X64Y57         LUT3 (Prop_lut3_I0_O)        0.357     1.482 r  tx_controller/inst/wdata[7]_i_1/O
                         net (fo=8, routed)           0.642     2.124    tx_controller/inst/wdata[7]_i_1_n_0
    SLICE_X65Y54         FDRE                                         r  tx_controller/inst/wdata_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_led_design_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    F14                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     5.342 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587     6.929    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.020 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         1.506     8.526    tx_controller/inst/clk
    SLICE_X65Y54         FDRE                                         r  tx_controller/inst/wdata_reg[1]/C
                         clock pessimism              0.577     9.103    
                         clock uncertainty           -0.068     9.034    
    SLICE_X65Y54         FDRE (Setup_fdre_C_R)       -0.636     8.398    tx_controller/inst/wdata_reg[1]
  -------------------------------------------------------------------
                         required time                          8.398    
                         arrival time                          -2.124    
  -------------------------------------------------------------------
                         slack                                  6.275    

Slack (MET) :             6.275ns  (required time - arrival time)
  Source:                 axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_controller/inst/wdata_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_uart_led_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_uart_led_design_clk_wiz_0_0 rise@10.000ns - clk_uart_led_design_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.997ns  (logic 0.963ns (32.130%)  route 2.034ns (67.870%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 8.526 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_led_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -2.592    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         1.623    -0.873    axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X65Y57         FDRE                                         r  axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y57         FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/Q
                         net (fo=9, routed)           0.893     0.476    axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_0
    SLICE_X64Y57         LUT5 (Prop_lut5_I1_O)        0.150     0.626 r  axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=7, routed)           0.499     1.125    tx_controller/inst/awready
    SLICE_X64Y57         LUT3 (Prop_lut3_I0_O)        0.357     1.482 r  tx_controller/inst/wdata[7]_i_1/O
                         net (fo=8, routed)           0.642     2.124    tx_controller/inst/wdata[7]_i_1_n_0
    SLICE_X65Y54         FDRE                                         r  tx_controller/inst/wdata_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_led_design_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    F14                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     5.342 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587     6.929    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.020 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         1.506     8.526    tx_controller/inst/clk
    SLICE_X65Y54         FDRE                                         r  tx_controller/inst/wdata_reg[2]/C
                         clock pessimism              0.577     9.103    
                         clock uncertainty           -0.068     9.034    
    SLICE_X65Y54         FDRE (Setup_fdre_C_R)       -0.636     8.398    tx_controller/inst/wdata_reg[2]
  -------------------------------------------------------------------
                         required time                          8.398    
                         arrival time                          -2.124    
  -------------------------------------------------------------------
                         slack                                  6.275    

Slack (MET) :             6.275ns  (required time - arrival time)
  Source:                 axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_controller/inst/wdata_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_uart_led_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_uart_led_design_clk_wiz_0_0 rise@10.000ns - clk_uart_led_design_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.997ns  (logic 0.963ns (32.130%)  route 2.034ns (67.870%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 8.526 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_led_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -2.592    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         1.623    -0.873    axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X65Y57         FDRE                                         r  axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y57         FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/Q
                         net (fo=9, routed)           0.893     0.476    axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_0
    SLICE_X64Y57         LUT5 (Prop_lut5_I1_O)        0.150     0.626 r  axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=7, routed)           0.499     1.125    tx_controller/inst/awready
    SLICE_X64Y57         LUT3 (Prop_lut3_I0_O)        0.357     1.482 r  tx_controller/inst/wdata[7]_i_1/O
                         net (fo=8, routed)           0.642     2.124    tx_controller/inst/wdata[7]_i_1_n_0
    SLICE_X65Y54         FDRE                                         r  tx_controller/inst/wdata_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_led_design_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    F14                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     5.342 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587     6.929    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.020 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         1.506     8.526    tx_controller/inst/clk
    SLICE_X65Y54         FDRE                                         r  tx_controller/inst/wdata_reg[3]/C
                         clock pessimism              0.577     9.103    
                         clock uncertainty           -0.068     9.034    
    SLICE_X65Y54         FDRE (Setup_fdre_C_R)       -0.636     8.398    tx_controller/inst/wdata_reg[3]
  -------------------------------------------------------------------
                         required time                          8.398    
                         arrival time                          -2.124    
  -------------------------------------------------------------------
                         slack                                  6.275    

Slack (MET) :             6.396ns  (required time - arrival time)
  Source:                 axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_uart_led_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_TX_I/serial_Data_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_uart_led_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_uart_led_design_clk_wiz_0_0 rise@10.000ns - clk_uart_led_design_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.562ns  (logic 1.157ns (32.485%)  route 2.405ns (67.515%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 SRL16E=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 8.526 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_led_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -2.592    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         1.623    -0.873    axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aclk
    SLICE_X61Y56         FDSE                                         r  axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y56         FDSE (Prop_fdse_C_Q)         0.456    -0.417 r  axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[0]/Q
                         net (fo=15, routed)          1.456     1.038    axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Q[0]
    SLICE_X64Y55         SRL16E (Prop_srl16e_A0_Q)    0.153     1.191 r  axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/Q
                         net (fo=1, routed)           0.949     2.140    axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_DOut[6]
    SLICE_X65Y55         LUT6 (Prop_lut6_I1_O)        0.331     2.471 r  axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/serial_Data_i_3/O
                         net (fo=1, routed)           0.000     2.471    axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/mux_4567
    SLICE_X65Y55         MUXF7 (Prop_muxf7_I1_O)      0.217     2.688 r  axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/serial_Data_reg_i_1/O
                         net (fo=1, routed)           0.000     2.688    axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_TX_I/mux_Out
    SLICE_X65Y55         FDRE                                         r  axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_TX_I/serial_Data_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_led_design_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    F14                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     5.342 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587     6.929    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.020 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         1.506     8.526    axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X65Y55         FDRE                                         r  axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_TX_I/serial_Data_reg/C
                         clock pessimism              0.563     9.089    
                         clock uncertainty           -0.068     9.020    
    SLICE_X65Y55         FDRE (Setup_fdre_C_D)        0.064     9.084    axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_TX_I/serial_Data_reg
  -------------------------------------------------------------------
                         required time                          9.084    
                         arrival time                          -2.688    
  -------------------------------------------------------------------
                         slack                                  6.396    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 tx_controller/inst/wdata_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_uart_led_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_uart_led_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_led_design_clk_wiz_0_0 rise@0.000ns - clk_uart_led_design_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.514%)  route 0.176ns (55.486%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_led_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.203    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         0.591    -0.586    tx_controller/inst/clk
    SLICE_X65Y54         FDRE                                         r  tx_controller/inst/wdata_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  tx_controller/inst/wdata_reg[0]/Q
                         net (fo=2, routed)           0.176    -0.270    axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_wdata[0]
    SLICE_X64Y55         SRL16E                                       r  axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_led_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -1.713    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         0.861    -0.823    axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X64Y55         SRL16E                                       r  axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
                         clock pessimism              0.252    -0.570    
                         clock uncertainty            0.068    -0.502    
    SLICE_X64Y55         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.319    axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 tx_controller/inst/wdata_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_uart_led_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_uart_led_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_led_design_clk_wiz_0_0 rise@0.000ns - clk_uart_led_design_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_led_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.203    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         0.591    -0.586    tx_controller/inst/clk
    SLICE_X65Y54         FDRE                                         r  tx_controller/inst/wdata_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  tx_controller/inst/wdata_reg[2]/Q
                         net (fo=1, routed)           0.110    -0.335    axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_wdata[2]
    SLICE_X64Y55         SRL16E                                       r  axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_led_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -1.713    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         0.861    -0.823    axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X64Y55         SRL16E                                       r  axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/CLK
                         clock pessimism              0.252    -0.570    
                         clock uncertainty            0.068    -0.502    
    SLICE_X64Y55         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115    -0.387    axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[6].fifo_din_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_uart_led_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_uart_led_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_led_design_clk_wiz_0_0 rise@0.000ns - clk_uart_led_design_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.829%)  route 0.131ns (48.171%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_led_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.203    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         0.589    -0.588    axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X62Y61         FDRE                                         r  axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[6].fifo_din_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[6].fifo_din_reg[6]/Q
                         net (fo=3, routed)           0.131    -0.316    axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[5]
    SLICE_X60Y61         SRL16E                                       r  axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_led_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -1.713    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         0.858    -0.827    axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X60Y61         SRL16E                                       r  axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/CLK
                         clock pessimism              0.273    -0.553    
                         clock uncertainty            0.068    -0.485    
    SLICE_X60Y61         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115    -0.370    axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_uart_led_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_led_design_clk_wiz_0_0 rise@0.000ns - clk_uart_led_design_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_led_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.203    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         0.590    -0.587    axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X62Y58         FDRE                                         r  axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.065    -0.381    axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/Q
    SLICE_X62Y58         FDRE                                         r  axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_led_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -1.713    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         0.860    -0.824    axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X62Y58         FDRE                                         r  axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.236    -0.587    
                         clock uncertainty            0.068    -0.519    
    SLICE_X62Y58         FDRE (Hold_fdre_C_D)         0.075    -0.444    axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.381    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[4].fifo_din_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_uart_led_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_uart_led_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_led_design_clk_wiz_0_0 rise@0.000ns - clk_uart_led_design_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.559%)  route 0.127ns (47.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_led_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.203    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         0.588    -0.589    axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X61Y61         FDRE                                         r  axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[4].fifo_din_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[4].fifo_din_reg[4]/Q
                         net (fo=3, routed)           0.127    -0.321    axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[3]
    SLICE_X60Y61         SRL16E                                       r  axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_led_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -1.713    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         0.858    -0.827    axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X60Y61         SRL16E                                       r  axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
                         clock pessimism              0.250    -0.576    
                         clock uncertainty            0.068    -0.508    
    SLICE_X60Y61         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108    -0.400    axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[3].fifo_din_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_uart_led_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_uart_led_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_led_design_clk_wiz_0_0 rise@0.000ns - clk_uart_led_design_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.128ns (63.089%)  route 0.075ns (36.911%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_led_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.203    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         0.588    -0.589    axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X61Y61         FDRE                                         r  axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[3].fifo_din_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y61         FDRE (Prop_fdre_C_Q)         0.128    -0.461 r  axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[3].fifo_din_reg[3]/Q
                         net (fo=3, routed)           0.075    -0.386    axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[2]
    SLICE_X60Y61         SRL16E                                       r  axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_led_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -1.713    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         0.858    -0.827    axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X60Y61         SRL16E                                       r  axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
                         clock pessimism              0.250    -0.576    
                         clock uncertainty            0.068    -0.508    
    SLICE_X60Y61         SRL16E (Hold_srl16e_CLK_D)
                                                      0.040    -0.468    axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.386    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/start_Edge_Detected_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/running_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_uart_led_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_led_design_clk_wiz_0_0 rise@0.000ns - clk_uart_led_design_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_led_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.203    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         0.588    -0.589    axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X61Y60         FDRE                                         r  axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/start_Edge_Detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/start_Edge_Detected_reg/Q
                         net (fo=5, routed)           0.099    -0.349    axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/start_Edge_Detected
    SLICE_X60Y60         LUT5 (Prop_lut5_I2_O)        0.045    -0.304 r  axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/running_i_1/O
                         net (fo=1, routed)           0.000    -0.304    axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/running_i_1_n_0
    SLICE_X60Y60         FDRE                                         r  axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/running_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_led_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -1.713    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         0.858    -0.827    axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X60Y60         FDRE                                         r  axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/running_reg/C
                         clock pessimism              0.250    -0.576    
                         clock uncertainty            0.068    -0.508    
    SLICE_X60Y60         FDRE (Hold_fdre_C_D)         0.120    -0.388    axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/running_reg
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_uart_led_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[13]_srl13___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_11/D
                            (rising edge-triggered cell SRL16E clocked by clk_uart_led_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_uart_led_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_led_design_clk_wiz_0_0 rise@0.000ns - clk_uart_led_design_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.128ns (55.079%)  route 0.104ns (44.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_led_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.203    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         0.590    -0.587    axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X63Y58         FDSE                                         r  axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y58         FDSE (Prop_fdse_C_Q)         0.128    -0.459 r  axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[0]/Q
                         net (fo=1, routed)           0.104    -0.355    axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg_n_0_[0]
    SLICE_X64Y58         SRL16E                                       r  axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[13]_srl13___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_11/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_led_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -1.713    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         0.860    -0.824    axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X64Y58         SRL16E                                       r  axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[13]_srl13___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_11/CLK
                         clock pessimism              0.252    -0.571    
                         clock uncertainty            0.068    -0.503    
    SLICE_X64Y58         SRL16E (Hold_srl16e_CLK_D)
                                                      0.064    -0.439    axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[13]_srl13___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_11
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.355    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 clk_gen/inst/seq_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/inst/seq_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_uart_led_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_led_design_clk_wiz_0_0 rise@0.000ns - clk_uart_led_design_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.295ns
    Source Clock Delay      (SCD):    -1.030ns
    Clock Pessimism Removal (CPR):    -0.265ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_led_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.369    -1.323    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020    -1.303 r  clk_gen/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.273    -1.030    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0_en_clk
    SLICE_X34Y50         FDRE                                         r  clk_gen/inst/seq_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.164    -0.866 r  clk_gen/inst/seq_reg1_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.810    clk_gen/inst/seq_reg1[0]
    SLICE_X34Y50         FDRE                                         r  clk_gen/inst/seq_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_led_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.411    -1.836    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.043    -1.793 r  clk_gen/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.498    -1.295    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0_en_clk
    SLICE_X34Y50         FDRE                                         r  clk_gen/inst/seq_reg1_reg[1]/C
                         clock pessimism              0.265    -1.030    
                         clock uncertainty            0.068    -0.962    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.060    -0.902    clk_gen/inst/seq_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.902    
                         arrival time                          -0.810    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 rx_controller/inst/rready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_uartlite_rx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_uart_led_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_led_design_clk_wiz_0_0 rise@0.000ns - clk_uart_led_design_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (69.837%)  route 0.080ns (30.163%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_led_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.203    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         0.589    -0.588    rx_controller/inst/clk
    SLICE_X63Y60         FDRE                                         r  rx_controller/inst/rready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.447 f  rx_controller/inst/rready_reg/Q
                         net (fo=3, routed)           0.080    -0.367    axi_uartlite_rx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_rready
    SLICE_X62Y60         LUT4 (Prop_lut4_I2_O)        0.045    -0.322 r  axi_uartlite_rx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_rvalid_i_i_1/O
                         net (fo=1, routed)           0.000    -0.322    axi_uartlite_rx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER_n_24
    SLICE_X62Y60         FDRE                                         r  axi_uartlite_rx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_led_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -1.713    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         0.860    -0.825    axi_uartlite_rx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X62Y60         FDRE                                         r  axi_uartlite_rx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i_reg/C
                         clock pessimism              0.249    -0.575    
                         clock uncertainty            0.068    -0.507    
    SLICE_X62Y60         FDRE (Hold_fdre_C_D)         0.092    -0.415    axi_uartlite_rx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i_reg
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  0.093    





---------------------------------------------------------------------------------------------------
From Clock:  clk_uart_led_design_clk_wiz_0_0
  To Clock:  clk_uart_led_design_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        6.180ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.180ns  (required time - arrival time)
  Source:                 axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_controller/inst/wdata_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_uart_led_design_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_uart_led_design_clk_wiz_0_0_1 rise@10.000ns - clk_uart_led_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.997ns  (logic 0.963ns (32.130%)  route 2.034ns (67.870%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 8.526 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_led_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -2.592    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         1.623    -0.873    axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X65Y57         FDRE                                         r  axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y57         FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/Q
                         net (fo=9, routed)           0.893     0.476    axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_0
    SLICE_X64Y57         LUT5 (Prop_lut5_I1_O)        0.150     0.626 r  axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=7, routed)           0.499     1.125    tx_controller/inst/awready
    SLICE_X64Y57         LUT3 (Prop_lut3_I0_O)        0.357     1.482 r  tx_controller/inst/wdata[7]_i_1/O
                         net (fo=8, routed)           0.642     2.124    tx_controller/inst/wdata[7]_i_1_n_0
    SLICE_X64Y54         FDRE                                         r  tx_controller/inst/wdata_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_led_design_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    F14                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     5.342 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587     6.929    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.020 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         1.506     8.526    tx_controller/inst/clk
    SLICE_X64Y54         FDRE                                         r  tx_controller/inst/wdata_reg[4]/C
                         clock pessimism              0.577     9.103    
                         clock uncertainty           -0.068     9.034    
    SLICE_X64Y54         FDRE (Setup_fdre_C_R)       -0.731     8.303    tx_controller/inst/wdata_reg[4]
  -------------------------------------------------------------------
                         required time                          8.303    
                         arrival time                          -2.124    
  -------------------------------------------------------------------
                         slack                                  6.180    

Slack (MET) :             6.180ns  (required time - arrival time)
  Source:                 axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_controller/inst/wdata_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_uart_led_design_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_uart_led_design_clk_wiz_0_0_1 rise@10.000ns - clk_uart_led_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.997ns  (logic 0.963ns (32.130%)  route 2.034ns (67.870%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 8.526 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_led_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -2.592    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         1.623    -0.873    axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X65Y57         FDRE                                         r  axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y57         FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/Q
                         net (fo=9, routed)           0.893     0.476    axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_0
    SLICE_X64Y57         LUT5 (Prop_lut5_I1_O)        0.150     0.626 r  axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=7, routed)           0.499     1.125    tx_controller/inst/awready
    SLICE_X64Y57         LUT3 (Prop_lut3_I0_O)        0.357     1.482 r  tx_controller/inst/wdata[7]_i_1/O
                         net (fo=8, routed)           0.642     2.124    tx_controller/inst/wdata[7]_i_1_n_0
    SLICE_X64Y54         FDRE                                         r  tx_controller/inst/wdata_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_led_design_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    F14                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     5.342 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587     6.929    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.020 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         1.506     8.526    tx_controller/inst/clk
    SLICE_X64Y54         FDRE                                         r  tx_controller/inst/wdata_reg[5]/C
                         clock pessimism              0.577     9.103    
                         clock uncertainty           -0.068     9.034    
    SLICE_X64Y54         FDRE (Setup_fdre_C_R)       -0.731     8.303    tx_controller/inst/wdata_reg[5]
  -------------------------------------------------------------------
                         required time                          8.303    
                         arrival time                          -2.124    
  -------------------------------------------------------------------
                         slack                                  6.180    

Slack (MET) :             6.180ns  (required time - arrival time)
  Source:                 axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_controller/inst/wdata_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_uart_led_design_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_uart_led_design_clk_wiz_0_0_1 rise@10.000ns - clk_uart_led_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.997ns  (logic 0.963ns (32.130%)  route 2.034ns (67.870%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 8.526 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_led_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -2.592    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         1.623    -0.873    axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X65Y57         FDRE                                         r  axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y57         FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/Q
                         net (fo=9, routed)           0.893     0.476    axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_0
    SLICE_X64Y57         LUT5 (Prop_lut5_I1_O)        0.150     0.626 r  axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=7, routed)           0.499     1.125    tx_controller/inst/awready
    SLICE_X64Y57         LUT3 (Prop_lut3_I0_O)        0.357     1.482 r  tx_controller/inst/wdata[7]_i_1/O
                         net (fo=8, routed)           0.642     2.124    tx_controller/inst/wdata[7]_i_1_n_0
    SLICE_X64Y54         FDRE                                         r  tx_controller/inst/wdata_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_led_design_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    F14                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     5.342 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587     6.929    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.020 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         1.506     8.526    tx_controller/inst/clk
    SLICE_X64Y54         FDRE                                         r  tx_controller/inst/wdata_reg[6]/C
                         clock pessimism              0.577     9.103    
                         clock uncertainty           -0.068     9.034    
    SLICE_X64Y54         FDRE (Setup_fdre_C_R)       -0.731     8.303    tx_controller/inst/wdata_reg[6]
  -------------------------------------------------------------------
                         required time                          8.303    
                         arrival time                          -2.124    
  -------------------------------------------------------------------
                         slack                                  6.180    

Slack (MET) :             6.180ns  (required time - arrival time)
  Source:                 axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_controller/inst/wdata_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_uart_led_design_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_uart_led_design_clk_wiz_0_0_1 rise@10.000ns - clk_uart_led_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.997ns  (logic 0.963ns (32.130%)  route 2.034ns (67.870%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 8.526 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_led_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -2.592    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         1.623    -0.873    axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X65Y57         FDRE                                         r  axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y57         FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/Q
                         net (fo=9, routed)           0.893     0.476    axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_0
    SLICE_X64Y57         LUT5 (Prop_lut5_I1_O)        0.150     0.626 r  axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=7, routed)           0.499     1.125    tx_controller/inst/awready
    SLICE_X64Y57         LUT3 (Prop_lut3_I0_O)        0.357     1.482 r  tx_controller/inst/wdata[7]_i_1/O
                         net (fo=8, routed)           0.642     2.124    tx_controller/inst/wdata[7]_i_1_n_0
    SLICE_X64Y54         FDRE                                         r  tx_controller/inst/wdata_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_led_design_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    F14                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     5.342 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587     6.929    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.020 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         1.506     8.526    tx_controller/inst/clk
    SLICE_X64Y54         FDRE                                         r  tx_controller/inst/wdata_reg[7]/C
                         clock pessimism              0.577     9.103    
                         clock uncertainty           -0.068     9.034    
    SLICE_X64Y54         FDRE (Setup_fdre_C_R)       -0.731     8.303    tx_controller/inst/wdata_reg[7]
  -------------------------------------------------------------------
                         required time                          8.303    
                         arrival time                          -2.124    
  -------------------------------------------------------------------
                         slack                                  6.180    

Slack (MET) :             6.247ns  (required time - arrival time)
  Source:                 axi_uartlite_rx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx_controller/inst/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_uart_led_design_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_uart_led_design_clk_wiz_0_0_1 rise@10.000ns - clk_uart_led_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.739ns  (logic 1.472ns (39.369%)  route 2.267ns (60.631%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 8.524 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_led_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -2.592    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         1.620    -0.876    axi_uartlite_rx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X64Y62         FDRE                                         r  axi_uartlite_rx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y62         FDRE (Prop_fdre_C_Q)         0.478    -0.398 r  axi_uartlite_rx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]/Q
                         net (fo=4, routed)           0.795     0.397    axi_uartlite_rx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg
    SLICE_X62Y62         LUT5 (Prop_lut5_I0_O)        0.327     0.724 r  axi_uartlite_rx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_arready_INST_0/O
                         net (fo=7, routed)           0.756     1.480    rx_controller/inst/arready
    SLICE_X64Y60         LUT5 (Prop_lut5_I0_O)        0.319     1.799 r  rx_controller/inst/__6/i_/O
                         net (fo=3, routed)           0.716     2.515    rx_controller/inst/__6/i__n_0
    SLICE_X64Y60         LUT6 (Prop_lut6_I1_O)        0.348     2.863 r  rx_controller/inst/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     2.863    rx_controller/inst/FSM_sequential_state[1]_i_1_n_0
    SLICE_X64Y60         FDRE                                         r  rx_controller/inst/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_led_design_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    F14                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     5.342 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587     6.929    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.020 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         1.504     8.524    rx_controller/inst/clk
    SLICE_X64Y60         FDRE                                         r  rx_controller/inst/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.577     9.101    
                         clock uncertainty           -0.068     9.032    
    SLICE_X64Y60         FDRE (Setup_fdre_C_D)        0.077     9.109    rx_controller/inst/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                          9.109    
                         arrival time                          -2.863    
  -------------------------------------------------------------------
                         slack                                  6.247    

Slack (MET) :             6.275ns  (required time - arrival time)
  Source:                 axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_controller/inst/wdata_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_uart_led_design_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_uart_led_design_clk_wiz_0_0_1 rise@10.000ns - clk_uart_led_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.997ns  (logic 0.963ns (32.130%)  route 2.034ns (67.870%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 8.526 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_led_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -2.592    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         1.623    -0.873    axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X65Y57         FDRE                                         r  axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y57         FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/Q
                         net (fo=9, routed)           0.893     0.476    axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_0
    SLICE_X64Y57         LUT5 (Prop_lut5_I1_O)        0.150     0.626 r  axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=7, routed)           0.499     1.125    tx_controller/inst/awready
    SLICE_X64Y57         LUT3 (Prop_lut3_I0_O)        0.357     1.482 r  tx_controller/inst/wdata[7]_i_1/O
                         net (fo=8, routed)           0.642     2.124    tx_controller/inst/wdata[7]_i_1_n_0
    SLICE_X65Y54         FDRE                                         r  tx_controller/inst/wdata_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_led_design_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    F14                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     5.342 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587     6.929    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.020 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         1.506     8.526    tx_controller/inst/clk
    SLICE_X65Y54         FDRE                                         r  tx_controller/inst/wdata_reg[0]/C
                         clock pessimism              0.577     9.103    
                         clock uncertainty           -0.068     9.034    
    SLICE_X65Y54         FDRE (Setup_fdre_C_R)       -0.636     8.398    tx_controller/inst/wdata_reg[0]
  -------------------------------------------------------------------
                         required time                          8.398    
                         arrival time                          -2.124    
  -------------------------------------------------------------------
                         slack                                  6.275    

Slack (MET) :             6.275ns  (required time - arrival time)
  Source:                 axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_controller/inst/wdata_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_uart_led_design_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_uart_led_design_clk_wiz_0_0_1 rise@10.000ns - clk_uart_led_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.997ns  (logic 0.963ns (32.130%)  route 2.034ns (67.870%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 8.526 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_led_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -2.592    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         1.623    -0.873    axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X65Y57         FDRE                                         r  axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y57         FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/Q
                         net (fo=9, routed)           0.893     0.476    axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_0
    SLICE_X64Y57         LUT5 (Prop_lut5_I1_O)        0.150     0.626 r  axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=7, routed)           0.499     1.125    tx_controller/inst/awready
    SLICE_X64Y57         LUT3 (Prop_lut3_I0_O)        0.357     1.482 r  tx_controller/inst/wdata[7]_i_1/O
                         net (fo=8, routed)           0.642     2.124    tx_controller/inst/wdata[7]_i_1_n_0
    SLICE_X65Y54         FDRE                                         r  tx_controller/inst/wdata_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_led_design_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    F14                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     5.342 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587     6.929    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.020 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         1.506     8.526    tx_controller/inst/clk
    SLICE_X65Y54         FDRE                                         r  tx_controller/inst/wdata_reg[1]/C
                         clock pessimism              0.577     9.103    
                         clock uncertainty           -0.068     9.034    
    SLICE_X65Y54         FDRE (Setup_fdre_C_R)       -0.636     8.398    tx_controller/inst/wdata_reg[1]
  -------------------------------------------------------------------
                         required time                          8.398    
                         arrival time                          -2.124    
  -------------------------------------------------------------------
                         slack                                  6.275    

Slack (MET) :             6.275ns  (required time - arrival time)
  Source:                 axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_controller/inst/wdata_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_uart_led_design_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_uart_led_design_clk_wiz_0_0_1 rise@10.000ns - clk_uart_led_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.997ns  (logic 0.963ns (32.130%)  route 2.034ns (67.870%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 8.526 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_led_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -2.592    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         1.623    -0.873    axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X65Y57         FDRE                                         r  axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y57         FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/Q
                         net (fo=9, routed)           0.893     0.476    axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_0
    SLICE_X64Y57         LUT5 (Prop_lut5_I1_O)        0.150     0.626 r  axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=7, routed)           0.499     1.125    tx_controller/inst/awready
    SLICE_X64Y57         LUT3 (Prop_lut3_I0_O)        0.357     1.482 r  tx_controller/inst/wdata[7]_i_1/O
                         net (fo=8, routed)           0.642     2.124    tx_controller/inst/wdata[7]_i_1_n_0
    SLICE_X65Y54         FDRE                                         r  tx_controller/inst/wdata_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_led_design_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    F14                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     5.342 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587     6.929    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.020 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         1.506     8.526    tx_controller/inst/clk
    SLICE_X65Y54         FDRE                                         r  tx_controller/inst/wdata_reg[2]/C
                         clock pessimism              0.577     9.103    
                         clock uncertainty           -0.068     9.034    
    SLICE_X65Y54         FDRE (Setup_fdre_C_R)       -0.636     8.398    tx_controller/inst/wdata_reg[2]
  -------------------------------------------------------------------
                         required time                          8.398    
                         arrival time                          -2.124    
  -------------------------------------------------------------------
                         slack                                  6.275    

Slack (MET) :             6.275ns  (required time - arrival time)
  Source:                 axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_controller/inst/wdata_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_uart_led_design_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_uart_led_design_clk_wiz_0_0_1 rise@10.000ns - clk_uart_led_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.997ns  (logic 0.963ns (32.130%)  route 2.034ns (67.870%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 8.526 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_led_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -2.592    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         1.623    -0.873    axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X65Y57         FDRE                                         r  axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y57         FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/Q
                         net (fo=9, routed)           0.893     0.476    axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_0
    SLICE_X64Y57         LUT5 (Prop_lut5_I1_O)        0.150     0.626 r  axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=7, routed)           0.499     1.125    tx_controller/inst/awready
    SLICE_X64Y57         LUT3 (Prop_lut3_I0_O)        0.357     1.482 r  tx_controller/inst/wdata[7]_i_1/O
                         net (fo=8, routed)           0.642     2.124    tx_controller/inst/wdata[7]_i_1_n_0
    SLICE_X65Y54         FDRE                                         r  tx_controller/inst/wdata_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_led_design_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    F14                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     5.342 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587     6.929    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.020 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         1.506     8.526    tx_controller/inst/clk
    SLICE_X65Y54         FDRE                                         r  tx_controller/inst/wdata_reg[3]/C
                         clock pessimism              0.577     9.103    
                         clock uncertainty           -0.068     9.034    
    SLICE_X65Y54         FDRE (Setup_fdre_C_R)       -0.636     8.398    tx_controller/inst/wdata_reg[3]
  -------------------------------------------------------------------
                         required time                          8.398    
                         arrival time                          -2.124    
  -------------------------------------------------------------------
                         slack                                  6.275    

Slack (MET) :             6.396ns  (required time - arrival time)
  Source:                 axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_uart_led_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_TX_I/serial_Data_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_uart_led_design_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_uart_led_design_clk_wiz_0_0_1 rise@10.000ns - clk_uart_led_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.562ns  (logic 1.157ns (32.485%)  route 2.405ns (67.515%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 SRL16E=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 8.526 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_led_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -2.592    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         1.623    -0.873    axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aclk
    SLICE_X61Y56         FDSE                                         r  axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y56         FDSE (Prop_fdse_C_Q)         0.456    -0.417 r  axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[0]/Q
                         net (fo=15, routed)          1.456     1.038    axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Q[0]
    SLICE_X64Y55         SRL16E (Prop_srl16e_A0_Q)    0.153     1.191 r  axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/Q
                         net (fo=1, routed)           0.949     2.140    axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_DOut[6]
    SLICE_X65Y55         LUT6 (Prop_lut6_I1_O)        0.331     2.471 r  axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/serial_Data_i_3/O
                         net (fo=1, routed)           0.000     2.471    axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/mux_4567
    SLICE_X65Y55         MUXF7 (Prop_muxf7_I1_O)      0.217     2.688 r  axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/serial_Data_reg_i_1/O
                         net (fo=1, routed)           0.000     2.688    axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_TX_I/mux_Out
    SLICE_X65Y55         FDRE                                         r  axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_TX_I/serial_Data_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_led_design_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    F14                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     5.342 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587     6.929    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.020 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         1.506     8.526    axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X65Y55         FDRE                                         r  axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_TX_I/serial_Data_reg/C
                         clock pessimism              0.563     9.089    
                         clock uncertainty           -0.068     9.020    
    SLICE_X65Y55         FDRE (Setup_fdre_C_D)        0.064     9.084    axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_TX_I/serial_Data_reg
  -------------------------------------------------------------------
                         required time                          9.084    
                         arrival time                          -2.688    
  -------------------------------------------------------------------
                         slack                                  6.396    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 tx_controller/inst/wdata_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_uart_led_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_uart_led_design_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_led_design_clk_wiz_0_0_1 rise@0.000ns - clk_uart_led_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.514%)  route 0.176ns (55.486%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_led_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.203    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         0.591    -0.586    tx_controller/inst/clk
    SLICE_X65Y54         FDRE                                         r  tx_controller/inst/wdata_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  tx_controller/inst/wdata_reg[0]/Q
                         net (fo=2, routed)           0.176    -0.270    axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_wdata[0]
    SLICE_X64Y55         SRL16E                                       r  axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_led_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -1.713    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         0.861    -0.823    axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X64Y55         SRL16E                                       r  axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
                         clock pessimism              0.252    -0.570    
                         clock uncertainty            0.068    -0.502    
    SLICE_X64Y55         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.319    axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 tx_controller/inst/wdata_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_uart_led_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_uart_led_design_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_led_design_clk_wiz_0_0_1 rise@0.000ns - clk_uart_led_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_led_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.203    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         0.591    -0.586    tx_controller/inst/clk
    SLICE_X65Y54         FDRE                                         r  tx_controller/inst/wdata_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  tx_controller/inst/wdata_reg[2]/Q
                         net (fo=1, routed)           0.110    -0.335    axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_wdata[2]
    SLICE_X64Y55         SRL16E                                       r  axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_led_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -1.713    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         0.861    -0.823    axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X64Y55         SRL16E                                       r  axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/CLK
                         clock pessimism              0.252    -0.570    
                         clock uncertainty            0.068    -0.502    
    SLICE_X64Y55         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115    -0.387    axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[6].fifo_din_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_uart_led_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_uart_led_design_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_led_design_clk_wiz_0_0_1 rise@0.000ns - clk_uart_led_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.829%)  route 0.131ns (48.171%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_led_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.203    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         0.589    -0.588    axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X62Y61         FDRE                                         r  axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[6].fifo_din_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[6].fifo_din_reg[6]/Q
                         net (fo=3, routed)           0.131    -0.316    axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[5]
    SLICE_X60Y61         SRL16E                                       r  axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_led_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -1.713    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         0.858    -0.827    axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X60Y61         SRL16E                                       r  axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/CLK
                         clock pessimism              0.273    -0.553    
                         clock uncertainty            0.068    -0.485    
    SLICE_X60Y61         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115    -0.370    axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_uart_led_design_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_led_design_clk_wiz_0_0_1 rise@0.000ns - clk_uart_led_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_led_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.203    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         0.590    -0.587    axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X62Y58         FDRE                                         r  axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.065    -0.381    axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/Q
    SLICE_X62Y58         FDRE                                         r  axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_led_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -1.713    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         0.860    -0.824    axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X62Y58         FDRE                                         r  axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.236    -0.587    
                         clock uncertainty            0.068    -0.519    
    SLICE_X62Y58         FDRE (Hold_fdre_C_D)         0.075    -0.444    axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.381    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[4].fifo_din_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_uart_led_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_uart_led_design_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_led_design_clk_wiz_0_0_1 rise@0.000ns - clk_uart_led_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.559%)  route 0.127ns (47.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_led_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.203    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         0.588    -0.589    axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X61Y61         FDRE                                         r  axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[4].fifo_din_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[4].fifo_din_reg[4]/Q
                         net (fo=3, routed)           0.127    -0.321    axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[3]
    SLICE_X60Y61         SRL16E                                       r  axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_led_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -1.713    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         0.858    -0.827    axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X60Y61         SRL16E                                       r  axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
                         clock pessimism              0.250    -0.576    
                         clock uncertainty            0.068    -0.508    
    SLICE_X60Y61         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108    -0.400    axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[3].fifo_din_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_uart_led_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_uart_led_design_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_led_design_clk_wiz_0_0_1 rise@0.000ns - clk_uart_led_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.128ns (63.089%)  route 0.075ns (36.911%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_led_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.203    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         0.588    -0.589    axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X61Y61         FDRE                                         r  axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[3].fifo_din_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y61         FDRE (Prop_fdre_C_Q)         0.128    -0.461 r  axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[3].fifo_din_reg[3]/Q
                         net (fo=3, routed)           0.075    -0.386    axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[2]
    SLICE_X60Y61         SRL16E                                       r  axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_led_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -1.713    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         0.858    -0.827    axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X60Y61         SRL16E                                       r  axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
                         clock pessimism              0.250    -0.576    
                         clock uncertainty            0.068    -0.508    
    SLICE_X60Y61         SRL16E (Hold_srl16e_CLK_D)
                                                      0.040    -0.468    axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.386    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/start_Edge_Detected_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/running_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_uart_led_design_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_led_design_clk_wiz_0_0_1 rise@0.000ns - clk_uart_led_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_led_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.203    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         0.588    -0.589    axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X61Y60         FDRE                                         r  axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/start_Edge_Detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/start_Edge_Detected_reg/Q
                         net (fo=5, routed)           0.099    -0.349    axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/start_Edge_Detected
    SLICE_X60Y60         LUT5 (Prop_lut5_I2_O)        0.045    -0.304 r  axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/running_i_1/O
                         net (fo=1, routed)           0.000    -0.304    axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/running_i_1_n_0
    SLICE_X60Y60         FDRE                                         r  axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/running_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_led_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -1.713    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         0.858    -0.827    axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X60Y60         FDRE                                         r  axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/running_reg/C
                         clock pessimism              0.250    -0.576    
                         clock uncertainty            0.068    -0.508    
    SLICE_X60Y60         FDRE (Hold_fdre_C_D)         0.120    -0.388    axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/running_reg
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_uart_led_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[13]_srl13___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_11/D
                            (rising edge-triggered cell SRL16E clocked by clk_uart_led_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_uart_led_design_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_led_design_clk_wiz_0_0_1 rise@0.000ns - clk_uart_led_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.128ns (55.079%)  route 0.104ns (44.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_led_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.203    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         0.590    -0.587    axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X63Y58         FDSE                                         r  axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y58         FDSE (Prop_fdse_C_Q)         0.128    -0.459 r  axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[0]/Q
                         net (fo=1, routed)           0.104    -0.355    axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg_n_0_[0]
    SLICE_X64Y58         SRL16E                                       r  axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[13]_srl13___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_11/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_led_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -1.713    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         0.860    -0.824    axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X64Y58         SRL16E                                       r  axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[13]_srl13___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_11/CLK
                         clock pessimism              0.252    -0.571    
                         clock uncertainty            0.068    -0.503    
    SLICE_X64Y58         SRL16E (Hold_srl16e_CLK_D)
                                                      0.064    -0.439    axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[13]_srl13___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_11
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.355    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 clk_gen/inst/seq_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/inst/seq_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_uart_led_design_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_led_design_clk_wiz_0_0_1 rise@0.000ns - clk_uart_led_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.295ns
    Source Clock Delay      (SCD):    -1.030ns
    Clock Pessimism Removal (CPR):    -0.265ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_led_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.369    -1.323    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020    -1.303 r  clk_gen/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.273    -1.030    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0_en_clk
    SLICE_X34Y50         FDRE                                         r  clk_gen/inst/seq_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.164    -0.866 r  clk_gen/inst/seq_reg1_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.810    clk_gen/inst/seq_reg1[0]
    SLICE_X34Y50         FDRE                                         r  clk_gen/inst/seq_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_led_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.411    -1.836    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.043    -1.793 r  clk_gen/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.498    -1.295    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0_en_clk
    SLICE_X34Y50         FDRE                                         r  clk_gen/inst/seq_reg1_reg[1]/C
                         clock pessimism              0.265    -1.030    
                         clock uncertainty            0.068    -0.962    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.060    -0.902    clk_gen/inst/seq_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.902    
                         arrival time                          -0.810    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 rx_controller/inst/rready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_uartlite_rx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_uart_led_design_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_led_design_clk_wiz_0_0_1 rise@0.000ns - clk_uart_led_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (69.837%)  route 0.080ns (30.163%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_led_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.203    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         0.589    -0.588    rx_controller/inst/clk
    SLICE_X63Y60         FDRE                                         r  rx_controller/inst/rready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.447 f  rx_controller/inst/rready_reg/Q
                         net (fo=3, routed)           0.080    -0.367    axi_uartlite_rx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_rready
    SLICE_X62Y60         LUT4 (Prop_lut4_I2_O)        0.045    -0.322 r  axi_uartlite_rx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_rvalid_i_i_1/O
                         net (fo=1, routed)           0.000    -0.322    axi_uartlite_rx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER_n_24
    SLICE_X62Y60         FDRE                                         r  axi_uartlite_rx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_led_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -1.713    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         0.860    -0.825    axi_uartlite_rx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X62Y60         FDRE                                         r  axi_uartlite_rx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i_reg/C
                         clock pessimism              0.249    -0.575    
                         clock uncertainty            0.068    -0.507    
    SLICE_X62Y60         FDRE (Hold_fdre_C_D)         0.092    -0.415    axi_uartlite_rx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i_reg
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  0.093    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_uart_led_design_clk_wiz_0_0
  To Clock:  clk_uart_led_design_clk_wiz_0_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_uart_led_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.037ns  (logic 0.456ns (43.981%)  route 0.581ns (56.019%))
  Logic Levels:           0  
  Clock Path Skew:        -0.603ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns
    Source Clock Delay      (SCD):    -0.872ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_led_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -2.592    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         1.624    -0.872    axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X63Y55         FDSE                                         r  axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y55         FDSE (Prop_fdse_C_Q)         0.456    -0.416 r  axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/Q
                         net (fo=1, routed)           0.581     0.164    axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
    SLICE_X62Y58         FDRE                                         r  axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_led_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -4.658 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587    -3.071    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.980 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         1.505    -1.475    axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X62Y58         FDRE                                         r  axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_uart_led_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.856ns  (logic 0.367ns (42.883%)  route 0.489ns (57.117%))
  Logic Levels:           0  
  Clock Path Skew:        0.601ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -1.474ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_led_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -4.658 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587    -3.071    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.980 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         1.506    -1.474    axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X63Y55         FDSE                                         r  axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y55         FDSE (Prop_fdse_C_Q)         0.367    -1.107 r  axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/Q
                         net (fo=1, routed)           0.489    -0.618    axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
    SLICE_X62Y58         FDRE                                         r  axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_led_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -2.592    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         1.623    -0.873    axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X62Y58         FDRE                                         r  axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_uart_led_design_clk_wiz_0_0_1
  To Clock:  clk_uart_led_design_clk_wiz_0_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_uart_led_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.037ns  (logic 0.456ns (43.981%)  route 0.581ns (56.019%))
  Logic Levels:           0  
  Clock Path Skew:        -0.603ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns
    Source Clock Delay      (SCD):    -0.872ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_led_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -2.592    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         1.624    -0.872    axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X63Y55         FDSE                                         r  axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y55         FDSE (Prop_fdse_C_Q)         0.456    -0.416 r  axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/Q
                         net (fo=1, routed)           0.581     0.164    axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
    SLICE_X62Y58         FDRE                                         r  axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_led_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -4.658 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587    -3.071    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.980 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         1.505    -1.475    axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X62Y58         FDRE                                         r  axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_uart_led_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.856ns  (logic 0.367ns (42.883%)  route 0.489ns (57.117%))
  Logic Levels:           0  
  Clock Path Skew:        0.601ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -1.474ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_led_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -4.658 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587    -3.071    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.980 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         1.506    -1.474    axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X63Y55         FDSE                                         r  axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y55         FDSE (Prop_fdse_C_Q)         0.367    -1.107 r  axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/Q
                         net (fo=1, routed)           0.489    -0.618    axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
    SLICE_X62Y58         FDRE                                         r  axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_led_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -2.592    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         1.623    -0.873    axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X62Y58         FDRE                                         r  axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_uart_led_design_clk_wiz_0_0
  To Clock:  clk_uart_led_design_clk_wiz_0_0_1

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_uart_led_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.037ns  (logic 0.456ns (43.981%)  route 0.581ns (56.019%))
  Logic Levels:           0  
  Clock Path Skew:        -0.603ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns
    Source Clock Delay      (SCD):    -0.872ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_led_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -2.592    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         1.624    -0.872    axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X63Y55         FDSE                                         r  axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y55         FDSE (Prop_fdse_C_Q)         0.456    -0.416 r  axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/Q
                         net (fo=1, routed)           0.581     0.164    axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
    SLICE_X62Y58         FDRE                                         r  axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_led_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -4.658 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587    -3.071    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.980 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         1.505    -1.475    axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X62Y58         FDRE                                         r  axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_uart_led_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.856ns  (logic 0.367ns (42.883%)  route 0.489ns (57.117%))
  Logic Levels:           0  
  Clock Path Skew:        0.601ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -1.474ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_led_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -4.658 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587    -3.071    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.980 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         1.506    -1.474    axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X63Y55         FDSE                                         r  axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y55         FDSE (Prop_fdse_C_Q)         0.367    -1.107 r  axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/Q
                         net (fo=1, routed)           0.489    -0.618    axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
    SLICE_X62Y58         FDRE                                         r  axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_led_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -2.592    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         1.623    -0.873    axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X62Y58         FDRE                                         r  axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_uart_led_design_clk_wiz_0_0_1
  To Clock:  clk_uart_led_design_clk_wiz_0_0_1

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_uart_led_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.037ns  (logic 0.456ns (43.981%)  route 0.581ns (56.019%))
  Logic Levels:           0  
  Clock Path Skew:        -0.603ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns
    Source Clock Delay      (SCD):    -0.872ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_led_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -2.592    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         1.624    -0.872    axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X63Y55         FDSE                                         r  axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y55         FDSE (Prop_fdse_C_Q)         0.456    -0.416 r  axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/Q
                         net (fo=1, routed)           0.581     0.164    axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
    SLICE_X62Y58         FDRE                                         r  axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_led_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -4.658 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587    -3.071    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.980 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         1.505    -1.475    axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X62Y58         FDRE                                         r  axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_uart_led_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.856ns  (logic 0.367ns (42.883%)  route 0.489ns (57.117%))
  Logic Levels:           0  
  Clock Path Skew:        0.601ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -1.474ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_led_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -4.658 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587    -3.071    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.980 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         1.506    -1.474    axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X63Y55         FDSE                                         r  axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y55         FDSE (Prop_fdse_C_Q)         0.367    -1.107 r  axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/Q
                         net (fo=1, routed)           0.489    -0.618    axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
    SLICE_X62Y58         FDRE                                         r  axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_led_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -2.592    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         1.623    -0.873    axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X62Y58         FDRE                                         r  axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_uart_led_design_clk_wiz_0_0
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rx_controller/inst/led_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.452ns  (logic 3.972ns (61.556%)  route 2.480ns (38.444%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_led_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -2.592    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         1.619    -0.877    rx_controller/inst/clk
    SLICE_X65Y63         FDRE                                         r  rx_controller/inst/led_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.421 r  rx_controller/inst/led_reg[7]/Q
                         net (fo=1, routed)           2.480     2.059    LED_OBUF[7]
    E5                   OBUF (Prop_obuf_I_O)         3.516     5.574 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000     5.574    LED[7]
    E5                                                                r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_controller/inst/led_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.000ns  (logic 4.125ns (68.747%)  route 1.875ns (31.253%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_led_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -2.592    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         1.620    -0.876    rx_controller/inst/clk
    SLICE_X65Y62         FDRE                                         r  rx_controller/inst/led_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y62         FDRE (Prop_fdre_C_Q)         0.419    -0.457 r  rx_controller/inst/led_reg[6]/Q
                         net (fo=1, routed)           1.875     1.418    LED_OBUF[6]
    E3                   OBUF (Prop_obuf_I_O)         3.706     5.124 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     5.124    LED[6]
    E3                                                                r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_controller/inst/led_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.889ns  (logic 3.975ns (67.504%)  route 1.914ns (32.496%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_led_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -2.592    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         1.620    -0.876    rx_controller/inst/clk
    SLICE_X65Y62         FDRE                                         r  rx_controller/inst/led_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y62         FDRE (Prop_fdre_C_Q)         0.456    -0.420 r  rx_controller/inst/led_reg[4]/Q
                         net (fo=1, routed)           1.914     1.493    LED_OBUF[4]
    E1                   OBUF (Prop_obuf_I_O)         3.519     5.013 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     5.013    LED[4]
    E1                                                                r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_controller/inst/led_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.861ns  (logic 4.001ns (68.269%)  route 1.860ns (31.731%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_led_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -2.592    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         1.620    -0.876    rx_controller/inst/clk
    SLICE_X65Y62         FDRE                                         r  rx_controller/inst/led_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y62         FDRE (Prop_fdre_C_Q)         0.456    -0.420 r  rx_controller/inst/led_reg[5]/Q
                         net (fo=1, routed)           1.860     1.439    LED_OBUF[5]
    E2                   OBUF (Prop_obuf_I_O)         3.545     4.984 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.984    LED[5]
    E2                                                                r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_controller/inst/led_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.789ns  (logic 3.976ns (68.684%)  route 1.813ns (31.316%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_led_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -2.592    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         1.622    -0.874    rx_controller/inst/clk
    SLICE_X65Y60         FDRE                                         r  rx_controller/inst/led_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y60         FDRE (Prop_fdre_C_Q)         0.456    -0.418 r  rx_controller/inst/led_reg[0]/Q
                         net (fo=1, routed)           1.813     1.394    LED_OBUF[0]
    G1                   OBUF (Prop_obuf_I_O)         3.520     4.915 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.915    LED[0]
    G1                                                                r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_controller/inst/led_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.688ns  (logic 3.976ns (69.900%)  route 1.712ns (30.100%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_led_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -2.592    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         1.620    -0.876    rx_controller/inst/clk
    SLICE_X65Y62         FDRE                                         r  rx_controller/inst/led_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y62         FDRE (Prop_fdre_C_Q)         0.456    -0.420 r  rx_controller/inst/led_reg[1]/Q
                         net (fo=1, routed)           1.712     1.292    LED_OBUF[1]
    G2                   OBUF (Prop_obuf_I_O)         3.520     4.812 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.812    LED[1]
    G2                                                                r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_controller/inst/led_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.651ns  (logic 3.978ns (70.393%)  route 1.673ns (29.607%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_led_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -2.592    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         1.619    -0.877    rx_controller/inst/clk
    SLICE_X65Y63         FDRE                                         r  rx_controller/inst/led_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.421 r  rx_controller/inst/led_reg[3]/Q
                         net (fo=1, routed)           1.673     1.252    LED_OBUF[3]
    F2                   OBUF (Prop_obuf_I_O)         3.522     4.773 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.773    LED[3]
    F2                                                                r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_controller/inst/led_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.646ns  (logic 3.979ns (70.463%)  route 1.668ns (29.537%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_led_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -2.592    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         1.620    -0.876    rx_controller/inst/clk
    SLICE_X65Y62         FDRE                                         r  rx_controller/inst/led_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y62         FDRE (Prop_fdre_C_Q)         0.456    -0.420 r  rx_controller/inst/led_reg[2]/Q
                         net (fo=1, routed)           1.668     1.247    LED_OBUF[2]
    F1                   OBUF (Prop_obuf_I_O)         3.523     4.770 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.770    LED[2]
    F1                                                                r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rx_controller/inst/led_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.692ns  (logic 1.364ns (80.609%)  route 0.328ns (19.391%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_led_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.203    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         0.587    -0.590    rx_controller/inst/clk
    SLICE_X65Y63         FDRE                                         r  rx_controller/inst/led_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  rx_controller/inst/led_reg[3]/Q
                         net (fo=1, routed)           0.328    -0.121    LED_OBUF[3]
    F2                   OBUF (Prop_obuf_I_O)         1.223     1.101 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.101    LED[3]
    F2                                                                r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_controller/inst/led_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.701ns  (logic 1.364ns (80.206%)  route 0.337ns (19.794%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_led_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.203    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         0.588    -0.589    rx_controller/inst/clk
    SLICE_X65Y62         FDRE                                         r  rx_controller/inst/led_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  rx_controller/inst/led_reg[2]/Q
                         net (fo=1, routed)           0.337    -0.112    LED_OBUF[2]
    F1                   OBUF (Prop_obuf_I_O)         1.223     1.112 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.112    LED[2]
    F1                                                                r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_controller/inst/led_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.716ns  (logic 1.362ns (79.364%)  route 0.354ns (20.636%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_led_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.203    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         0.588    -0.589    rx_controller/inst/clk
    SLICE_X65Y62         FDRE                                         r  rx_controller/inst/led_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  rx_controller/inst/led_reg[1]/Q
                         net (fo=1, routed)           0.354    -0.094    LED_OBUF[1]
    G2                   OBUF (Prop_obuf_I_O)         1.221     1.127 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.127    LED[1]
    G2                                                                r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_controller/inst/led_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.742ns  (logic 1.362ns (78.194%)  route 0.380ns (21.806%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_led_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.203    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         0.589    -0.588    rx_controller/inst/clk
    SLICE_X65Y60         FDRE                                         r  rx_controller/inst/led_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  rx_controller/inst/led_reg[0]/Q
                         net (fo=1, routed)           0.380    -0.067    LED_OBUF[0]
    G1                   OBUF (Prop_obuf_I_O)         1.221     1.154 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.154    LED[0]
    G1                                                                r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_controller/inst/led_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.797ns  (logic 1.387ns (77.152%)  route 0.411ns (22.848%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_led_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.203    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         0.588    -0.589    rx_controller/inst/clk
    SLICE_X65Y62         FDRE                                         r  rx_controller/inst/led_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  rx_controller/inst/led_reg[5]/Q
                         net (fo=1, routed)           0.411    -0.038    LED_OBUF[5]
    E2                   OBUF (Prop_obuf_I_O)         1.246     1.208 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.208    LED[5]
    E2                                                                r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_controller/inst/led_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.801ns  (logic 1.361ns (75.584%)  route 0.440ns (24.416%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_led_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.203    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         0.588    -0.589    rx_controller/inst/clk
    SLICE_X65Y62         FDRE                                         r  rx_controller/inst/led_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  rx_controller/inst/led_reg[4]/Q
                         net (fo=1, routed)           0.440    -0.008    LED_OBUF[4]
    E1                   OBUF (Prop_obuf_I_O)         1.220     1.212 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.212    LED[4]
    E1                                                                r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_controller/inst/led_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.827ns  (logic 1.414ns (77.384%)  route 0.413ns (22.616%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_led_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.203    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         0.588    -0.589    rx_controller/inst/clk
    SLICE_X65Y62         FDRE                                         r  rx_controller/inst/led_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y62         FDRE (Prop_fdre_C_Q)         0.128    -0.461 r  rx_controller/inst/led_reg[6]/Q
                         net (fo=1, routed)           0.413    -0.048    LED_OBUF[6]
    E3                   OBUF (Prop_obuf_I_O)         1.286     1.238 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.238    LED[6]
    E3                                                                r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_controller/inst/led_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.055ns  (logic 1.358ns (66.064%)  route 0.697ns (33.936%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_led_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.203    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         0.587    -0.590    rx_controller/inst/clk
    SLICE_X65Y63         FDRE                                         r  rx_controller/inst/led_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  rx_controller/inst/led_reg[7]/Q
                         net (fo=1, routed)           0.697     0.248    LED_OBUF[7]
    E5                   OBUF (Prop_obuf_I_O)         1.217     1.465 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000     1.465    LED[7]
    E5                                                                r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_uart_led_design_clk_wiz_0_0_1
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rx_controller/inst/led_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.452ns  (logic 3.972ns (61.556%)  route 2.480ns (38.444%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_led_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -2.592    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         1.619    -0.877    rx_controller/inst/clk
    SLICE_X65Y63         FDRE                                         r  rx_controller/inst/led_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.421 r  rx_controller/inst/led_reg[7]/Q
                         net (fo=1, routed)           2.480     2.059    LED_OBUF[7]
    E5                   OBUF (Prop_obuf_I_O)         3.516     5.574 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000     5.574    LED[7]
    E5                                                                r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_controller/inst/led_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.000ns  (logic 4.125ns (68.747%)  route 1.875ns (31.253%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_led_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -2.592    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         1.620    -0.876    rx_controller/inst/clk
    SLICE_X65Y62         FDRE                                         r  rx_controller/inst/led_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y62         FDRE (Prop_fdre_C_Q)         0.419    -0.457 r  rx_controller/inst/led_reg[6]/Q
                         net (fo=1, routed)           1.875     1.418    LED_OBUF[6]
    E3                   OBUF (Prop_obuf_I_O)         3.706     5.124 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     5.124    LED[6]
    E3                                                                r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_controller/inst/led_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.889ns  (logic 3.975ns (67.504%)  route 1.914ns (32.496%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_led_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -2.592    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         1.620    -0.876    rx_controller/inst/clk
    SLICE_X65Y62         FDRE                                         r  rx_controller/inst/led_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y62         FDRE (Prop_fdre_C_Q)         0.456    -0.420 r  rx_controller/inst/led_reg[4]/Q
                         net (fo=1, routed)           1.914     1.493    LED_OBUF[4]
    E1                   OBUF (Prop_obuf_I_O)         3.519     5.013 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     5.013    LED[4]
    E1                                                                r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_controller/inst/led_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.861ns  (logic 4.001ns (68.269%)  route 1.860ns (31.731%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_led_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -2.592    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         1.620    -0.876    rx_controller/inst/clk
    SLICE_X65Y62         FDRE                                         r  rx_controller/inst/led_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y62         FDRE (Prop_fdre_C_Q)         0.456    -0.420 r  rx_controller/inst/led_reg[5]/Q
                         net (fo=1, routed)           1.860     1.439    LED_OBUF[5]
    E2                   OBUF (Prop_obuf_I_O)         3.545     4.984 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.984    LED[5]
    E2                                                                r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_controller/inst/led_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.789ns  (logic 3.976ns (68.684%)  route 1.813ns (31.316%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_led_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -2.592    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         1.622    -0.874    rx_controller/inst/clk
    SLICE_X65Y60         FDRE                                         r  rx_controller/inst/led_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y60         FDRE (Prop_fdre_C_Q)         0.456    -0.418 r  rx_controller/inst/led_reg[0]/Q
                         net (fo=1, routed)           1.813     1.394    LED_OBUF[0]
    G1                   OBUF (Prop_obuf_I_O)         3.520     4.915 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.915    LED[0]
    G1                                                                r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_controller/inst/led_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.688ns  (logic 3.976ns (69.900%)  route 1.712ns (30.100%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_led_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -2.592    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         1.620    -0.876    rx_controller/inst/clk
    SLICE_X65Y62         FDRE                                         r  rx_controller/inst/led_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y62         FDRE (Prop_fdre_C_Q)         0.456    -0.420 r  rx_controller/inst/led_reg[1]/Q
                         net (fo=1, routed)           1.712     1.292    LED_OBUF[1]
    G2                   OBUF (Prop_obuf_I_O)         3.520     4.812 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.812    LED[1]
    G2                                                                r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_controller/inst/led_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.651ns  (logic 3.978ns (70.393%)  route 1.673ns (29.607%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_led_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -2.592    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         1.619    -0.877    rx_controller/inst/clk
    SLICE_X65Y63         FDRE                                         r  rx_controller/inst/led_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.421 r  rx_controller/inst/led_reg[3]/Q
                         net (fo=1, routed)           1.673     1.252    LED_OBUF[3]
    F2                   OBUF (Prop_obuf_I_O)         3.522     4.773 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.773    LED[3]
    F2                                                                r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_controller/inst/led_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.646ns  (logic 3.979ns (70.463%)  route 1.668ns (29.537%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_led_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -2.592    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         1.620    -0.876    rx_controller/inst/clk
    SLICE_X65Y62         FDRE                                         r  rx_controller/inst/led_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y62         FDRE (Prop_fdre_C_Q)         0.456    -0.420 r  rx_controller/inst/led_reg[2]/Q
                         net (fo=1, routed)           1.668     1.247    LED_OBUF[2]
    F1                   OBUF (Prop_obuf_I_O)         3.523     4.770 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.770    LED[2]
    F1                                                                r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rx_controller/inst/led_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.692ns  (logic 1.364ns (80.609%)  route 0.328ns (19.391%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_led_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.203    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         0.587    -0.590    rx_controller/inst/clk
    SLICE_X65Y63         FDRE                                         r  rx_controller/inst/led_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  rx_controller/inst/led_reg[3]/Q
                         net (fo=1, routed)           0.328    -0.121    LED_OBUF[3]
    F2                   OBUF (Prop_obuf_I_O)         1.223     1.101 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.101    LED[3]
    F2                                                                r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_controller/inst/led_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.701ns  (logic 1.364ns (80.206%)  route 0.337ns (19.794%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_led_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.203    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         0.588    -0.589    rx_controller/inst/clk
    SLICE_X65Y62         FDRE                                         r  rx_controller/inst/led_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  rx_controller/inst/led_reg[2]/Q
                         net (fo=1, routed)           0.337    -0.112    LED_OBUF[2]
    F1                   OBUF (Prop_obuf_I_O)         1.223     1.112 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.112    LED[2]
    F1                                                                r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_controller/inst/led_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.716ns  (logic 1.362ns (79.364%)  route 0.354ns (20.636%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_led_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.203    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         0.588    -0.589    rx_controller/inst/clk
    SLICE_X65Y62         FDRE                                         r  rx_controller/inst/led_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  rx_controller/inst/led_reg[1]/Q
                         net (fo=1, routed)           0.354    -0.094    LED_OBUF[1]
    G2                   OBUF (Prop_obuf_I_O)         1.221     1.127 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.127    LED[1]
    G2                                                                r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_controller/inst/led_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.742ns  (logic 1.362ns (78.194%)  route 0.380ns (21.806%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_led_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.203    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         0.589    -0.588    rx_controller/inst/clk
    SLICE_X65Y60         FDRE                                         r  rx_controller/inst/led_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  rx_controller/inst/led_reg[0]/Q
                         net (fo=1, routed)           0.380    -0.067    LED_OBUF[0]
    G1                   OBUF (Prop_obuf_I_O)         1.221     1.154 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.154    LED[0]
    G1                                                                r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_controller/inst/led_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.797ns  (logic 1.387ns (77.152%)  route 0.411ns (22.848%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_led_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.203    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         0.588    -0.589    rx_controller/inst/clk
    SLICE_X65Y62         FDRE                                         r  rx_controller/inst/led_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  rx_controller/inst/led_reg[5]/Q
                         net (fo=1, routed)           0.411    -0.038    LED_OBUF[5]
    E2                   OBUF (Prop_obuf_I_O)         1.246     1.208 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.208    LED[5]
    E2                                                                r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_controller/inst/led_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.801ns  (logic 1.361ns (75.584%)  route 0.440ns (24.416%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_led_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.203    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         0.588    -0.589    rx_controller/inst/clk
    SLICE_X65Y62         FDRE                                         r  rx_controller/inst/led_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  rx_controller/inst/led_reg[4]/Q
                         net (fo=1, routed)           0.440    -0.008    LED_OBUF[4]
    E1                   OBUF (Prop_obuf_I_O)         1.220     1.212 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.212    LED[4]
    E1                                                                r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_controller/inst/led_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.827ns  (logic 1.414ns (77.384%)  route 0.413ns (22.616%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_led_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.203    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         0.588    -0.589    rx_controller/inst/clk
    SLICE_X65Y62         FDRE                                         r  rx_controller/inst/led_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y62         FDRE (Prop_fdre_C_Q)         0.128    -0.461 r  rx_controller/inst/led_reg[6]/Q
                         net (fo=1, routed)           0.413    -0.048    LED_OBUF[6]
    E3                   OBUF (Prop_obuf_I_O)         1.286     1.238 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.238    LED[6]
    E3                                                                r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_controller/inst/led_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.055ns  (logic 1.358ns (66.064%)  route 0.697ns (33.936%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_led_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.203    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         0.587    -0.590    rx_controller/inst/clk
    SLICE_X65Y63         FDRE                                         r  rx_controller/inst/led_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  rx_controller/inst/led_reg[7]/Q
                         net (fo=1, routed)           0.697     0.248    LED_OBUF[7]
    E5                   OBUF (Prop_obuf_I_O)         1.217     1.465 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000     1.465    LED[7]
    E5                                                                r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_uart_led_design_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_uart_led_design_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.374ns  (logic 0.029ns (2.110%)  route 1.345ns (97.890%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_uart_led_design_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    F14                                               0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.894    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.141     2.753 f  clk_gen/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.534     3.287    clk_gen/inst/clkfbout_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.316 f  clk_gen/inst/clkf_buf/O
                         net (fo=1, routed)           0.812     4.127    clk_gen/inst/clkfbout_buf_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV                                   f  clk_gen/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_uart_led_design_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.120ns  (logic 0.091ns (2.917%)  route 3.029ns (97.083%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_uart_led_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.208    -4.658 r  clk_gen/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.587    -3.071    clk_gen/inst/clkfbout_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -2.980 r  clk_gen/inst/clkf_buf/O
                         net (fo=1, routed)           1.442    -1.538    clk_gen/inst/clkfbout_buf_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV                                   r  clk_gen/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_uart_led_design_clk_wiz_0_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_uart_led_design_clk_wiz_0_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.374ns  (logic 0.029ns (2.110%)  route 1.345ns (97.890%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_uart_led_design_clk_wiz_0_0_1 fall edge)
                                                      5.000     5.000 f  
    F14                                               0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.894    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.141     2.753 f  clk_gen/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.534     3.287    clk_gen/inst/clkfbout_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.316 f  clk_gen/inst/clkf_buf/O
                         net (fo=1, routed)           0.812     4.127    clk_gen/inst/clkfbout_buf_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV                                   f  clk_gen/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_uart_led_design_clk_wiz_0_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.120ns  (logic 0.091ns (2.917%)  route 3.029ns (97.083%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_uart_led_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.208    -4.658 r  clk_gen/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.587    -3.071    clk_gen/inst/clkfbout_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -2.980 r  clk_gen/inst/clkf_buf/O
                         net (fo=1, routed)           1.442    -1.538    clk_gen/inst/clkfbout_buf_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV                                   r  clk_gen/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_uart_led_design_clk_wiz_0_0

Max Delay           162 Endpoints
Min Delay           162 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            axi_uartlite_rx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.058ns  (logic 1.567ns (30.973%)  route 3.492ns (69.027%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -1.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J5                                                0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    J5                   IBUF (Prop_ibuf_I_O)         1.443     1.443 r  RST_IBUF_inst/O
                         net (fo=113, routed)         2.780     4.223    axi_uartlite_rx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aresetn
    SLICE_X64Y62         LUT5 (Prop_lut5_I4_O)        0.124     4.347 r  axi_uartlite_rx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i[3]_i_1/O
                         net (fo=4, routed)           0.712     5.058    axi_uartlite_rx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr
    SLICE_X64Y62         FDRE                                         r  axi_uartlite_rx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_led_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -4.658 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587    -3.071    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.980 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         1.502    -1.478    axi_uartlite_rx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X64Y62         FDRE                                         r  axi_uartlite_rx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            axi_uartlite_rx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.058ns  (logic 1.567ns (30.973%)  route 3.492ns (69.027%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -1.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J5                                                0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    J5                   IBUF (Prop_ibuf_I_O)         1.443     1.443 r  RST_IBUF_inst/O
                         net (fo=113, routed)         2.780     4.223    axi_uartlite_rx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aresetn
    SLICE_X64Y62         LUT5 (Prop_lut5_I4_O)        0.124     4.347 r  axi_uartlite_rx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i[3]_i_1/O
                         net (fo=4, routed)           0.712     5.058    axi_uartlite_rx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr
    SLICE_X64Y62         FDRE                                         r  axi_uartlite_rx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_led_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -4.658 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587    -3.071    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.980 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         1.502    -1.478    axi_uartlite_rx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X64Y62         FDRE                                         r  axi_uartlite_rx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            axi_uartlite_rx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.058ns  (logic 1.567ns (30.973%)  route 3.492ns (69.027%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -1.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J5                                                0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    J5                   IBUF (Prop_ibuf_I_O)         1.443     1.443 r  RST_IBUF_inst/O
                         net (fo=113, routed)         2.780     4.223    axi_uartlite_rx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aresetn
    SLICE_X64Y62         LUT5 (Prop_lut5_I4_O)        0.124     4.347 r  axi_uartlite_rx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i[3]_i_1/O
                         net (fo=4, routed)           0.712     5.058    axi_uartlite_rx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr
    SLICE_X64Y62         FDRE                                         r  axi_uartlite_rx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_led_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -4.658 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587    -3.071    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.980 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         1.502    -1.478    axi_uartlite_rx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X64Y62         FDRE                                         r  axi_uartlite_rx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            axi_uartlite_rx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.058ns  (logic 1.567ns (30.973%)  route 3.492ns (69.027%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -1.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J5                                                0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    J5                   IBUF (Prop_ibuf_I_O)         1.443     1.443 r  RST_IBUF_inst/O
                         net (fo=113, routed)         2.780     4.223    axi_uartlite_rx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aresetn
    SLICE_X64Y62         LUT5 (Prop_lut5_I4_O)        0.124     4.347 r  axi_uartlite_rx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i[3]_i_1/O
                         net (fo=4, routed)           0.712     5.058    axi_uartlite_rx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr
    SLICE_X64Y62         FDRE                                         r  axi_uartlite_rx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_led_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -4.658 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587    -3.071    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.980 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         1.502    -1.478    axi_uartlite_rx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X64Y62         FDRE                                         r  axi_uartlite_rx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clk_uart_led_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.728ns  (logic 1.567ns (33.135%)  route 3.162ns (66.865%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.479ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J5                                                0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    J5                   IBUF (Prop_ibuf_I_O)         1.443     1.443 r  RST_IBUF_inst/O
                         net (fo=113, routed)         2.453     3.895    axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aresetn
    SLICE_X61Y61         LUT2 (Prop_lut2_I1_O)        0.124     4.019 r  axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i[4]_i_1__0/O
                         net (fo=6, routed)           0.709     4.728    axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]
    SLICE_X62Y63         FDSE                                         r  axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_led_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -4.658 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587    -3.071    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.980 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         1.501    -1.479    axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aclk
    SLICE_X62Y63         FDSE                                         r  axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[4]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[2].fifo_din_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.677ns  (logic 1.592ns (34.033%)  route 3.085ns (65.967%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J5                                                0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    J5                   IBUF (Prop_ibuf_I_O)         1.443     1.443 r  RST_IBUF_inst/O
                         net (fo=113, routed)         2.453     3.895    axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0
    SLICE_X61Y61         LUT2 (Prop_lut2_I1_O)        0.149     4.044 r  axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1/O
                         net (fo=7, routed)           0.632     4.677    axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0
    SLICE_X61Y61         FDRE                                         r  axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[2].fifo_din_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_led_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -4.658 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587    -3.071    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.980 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         1.502    -1.478    axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X61Y61         FDRE                                         r  axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[2].fifo_din_reg[2]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[3].fifo_din_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.677ns  (logic 1.592ns (34.033%)  route 3.085ns (65.967%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J5                                                0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    J5                   IBUF (Prop_ibuf_I_O)         1.443     1.443 r  RST_IBUF_inst/O
                         net (fo=113, routed)         2.453     3.895    axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0
    SLICE_X61Y61         LUT2 (Prop_lut2_I1_O)        0.149     4.044 r  axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1/O
                         net (fo=7, routed)           0.632     4.677    axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0
    SLICE_X61Y61         FDRE                                         r  axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[3].fifo_din_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_led_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -4.658 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587    -3.071    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.980 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         1.502    -1.478    axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X61Y61         FDRE                                         r  axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[3].fifo_din_reg[3]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[4].fifo_din_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.677ns  (logic 1.592ns (34.033%)  route 3.085ns (65.967%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J5                                                0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    J5                   IBUF (Prop_ibuf_I_O)         1.443     1.443 r  RST_IBUF_inst/O
                         net (fo=113, routed)         2.453     3.895    axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0
    SLICE_X61Y61         LUT2 (Prop_lut2_I1_O)        0.149     4.044 r  axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1/O
                         net (fo=7, routed)           0.632     4.677    axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0
    SLICE_X61Y61         FDRE                                         r  axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[4].fifo_din_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_led_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -4.658 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587    -3.071    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.980 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         1.502    -1.478    axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X61Y61         FDRE                                         r  axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[4].fifo_din_reg[4]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[5].fifo_din_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.677ns  (logic 1.592ns (34.033%)  route 3.085ns (65.967%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J5                                                0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    J5                   IBUF (Prop_ibuf_I_O)         1.443     1.443 r  RST_IBUF_inst/O
                         net (fo=113, routed)         2.453     3.895    axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0
    SLICE_X61Y61         LUT2 (Prop_lut2_I1_O)        0.149     4.044 r  axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1/O
                         net (fo=7, routed)           0.632     4.677    axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0
    SLICE_X61Y61         FDRE                                         r  axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[5].fifo_din_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_led_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -4.658 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587    -3.071    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.980 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         1.502    -1.478    axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X61Y61         FDRE                                         r  axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[5].fifo_din_reg[5]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.677ns  (logic 1.592ns (34.033%)  route 3.085ns (65.967%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J5                                                0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    J5                   IBUF (Prop_ibuf_I_O)         1.443     1.443 r  RST_IBUF_inst/O
                         net (fo=113, routed)         2.453     3.895    axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0
    SLICE_X61Y61         LUT2 (Prop_lut2_I1_O)        0.149     4.044 r  axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1/O
                         net (fo=7, routed)           0.632     4.677    axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0
    SLICE_X61Y61         FDRE                                         r  axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_led_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -4.658 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587    -3.071    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.980 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         1.502    -1.478    axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X61Y61         FDRE                                         r  axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PUSH
                            (input port)
  Destination:            tx_controller/inst/awaddr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.705ns  (logic 0.270ns (38.226%)  route 0.436ns (61.774%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.824ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  PUSH (IN)
                         net (fo=0)                   0.000     0.000    PUSH
    J2                   IBUF (Prop_ibuf_I_O)         0.225     0.225 r  PUSH_IBUF_inst/O
                         net (fo=3, routed)           0.436     0.660    tx_controller/inst/push
    SLICE_X65Y58         LUT5 (Prop_lut5_I2_O)        0.045     0.705 r  tx_controller/inst/awaddr[2]_i_1/O
                         net (fo=1, routed)           0.000     0.705    tx_controller/inst/awaddr[2]_i_1_n_0
    SLICE_X65Y58         FDRE                                         r  tx_controller/inst/awaddr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_led_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -1.713    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         0.860    -0.824    tx_controller/inst/clk
    SLICE_X65Y58         FDRE                                         r  tx_controller/inst/awaddr_reg[2]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.761ns  (logic 0.211ns (27.734%)  route 0.550ns (72.266%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.824ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J5                                                0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    J5                   IBUF (Prop_ibuf_I_O)         0.211     0.211 r  RST_IBUF_inst/O
                         net (fo=113, routed)         0.550     0.761    axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_reset
    SLICE_X65Y58         FDRE                                         r  axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_led_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -1.713    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         0.860    -0.824    axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X65Y58         FDRE                                         r  axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            axi_uartlite_tx/U0/UARTLITE_CORE_I/reset_TX_FIFO_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_uart_led_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.783ns  (logic 0.211ns (26.932%)  route 0.572ns (73.068%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.824ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J5                                                0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    J5                   IBUF (Prop_ibuf_I_O)         0.211     0.211 r  RST_IBUF_inst/O
                         net (fo=113, routed)         0.572     0.783    axi_uartlite_tx/U0/UARTLITE_CORE_I/bus2ip_reset
    SLICE_X63Y57         FDSE                                         r  axi_uartlite_tx/U0/UARTLITE_CORE_I/reset_TX_FIFO_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_led_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -1.713    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         0.860    -0.824    axi_uartlite_tx/U0/UARTLITE_CORE_I/s_axi_aclk
    SLICE_X63Y57         FDSE                                         r  axi_uartlite_tx/U0/UARTLITE_CORE_I/reset_TX_FIFO_reg/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r/R
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.788ns  (logic 0.211ns (26.783%)  route 0.577ns (73.217%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.824ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J5                                                0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    J5                   IBUF (Prop_ibuf_I_O)         0.211     0.211 r  RST_IBUF_inst/O
                         net (fo=113, routed)         0.577     0.788    axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn
    SLICE_X62Y57         FDRE                                         r  axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_led_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -1.713    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         0.860    -0.824    axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X62Y57         FDRE                                         r  axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_0/R
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.788ns  (logic 0.211ns (26.783%)  route 0.577ns (73.217%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.824ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J5                                                0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    J5                   IBUF (Prop_ibuf_I_O)         0.211     0.211 r  RST_IBUF_inst/O
                         net (fo=113, routed)         0.577     0.788    axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn
    SLICE_X62Y57         FDRE                                         r  axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_0/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_led_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -1.713    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         0.860    -0.824    axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X62Y57         FDRE                                         r  axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_0/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_1/R
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.788ns  (logic 0.211ns (26.783%)  route 0.577ns (73.217%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.824ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J5                                                0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    J5                   IBUF (Prop_ibuf_I_O)         0.211     0.211 r  RST_IBUF_inst/O
                         net (fo=113, routed)         0.577     0.788    axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn
    SLICE_X62Y57         FDRE                                         r  axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_1/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_led_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -1.713    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         0.860    -0.824    axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X62Y57         FDRE                                         r  axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_1/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_2/R
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.788ns  (logic 0.211ns (26.783%)  route 0.577ns (73.217%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.824ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J5                                                0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    J5                   IBUF (Prop_ibuf_I_O)         0.211     0.211 r  RST_IBUF_inst/O
                         net (fo=113, routed)         0.577     0.788    axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn
    SLICE_X62Y57         FDRE                                         r  axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_2/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_led_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -1.713    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         0.860    -0.824    axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X62Y57         FDRE                                         r  axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_2/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_3/R
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.788ns  (logic 0.211ns (26.783%)  route 0.577ns (73.217%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.824ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J5                                                0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    J5                   IBUF (Prop_ibuf_I_O)         0.211     0.211 r  RST_IBUF_inst/O
                         net (fo=113, routed)         0.577     0.788    axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn
    SLICE_X62Y57         FDRE                                         r  axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_3/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_led_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -1.713    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         0.860    -0.824    axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X62Y57         FDRE                                         r  axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_3/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_4/R
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.788ns  (logic 0.211ns (26.783%)  route 0.577ns (73.217%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.824ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J5                                                0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    J5                   IBUF (Prop_ibuf_I_O)         0.211     0.211 r  RST_IBUF_inst/O
                         net (fo=113, routed)         0.577     0.788    axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn
    SLICE_X62Y57         FDRE                                         r  axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_4/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_led_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -1.713    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         0.860    -0.824    axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X62Y57         FDRE                                         r  axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_4/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_5/R
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.788ns  (logic 0.211ns (26.783%)  route 0.577ns (73.217%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.824ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J5                                                0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    J5                   IBUF (Prop_ibuf_I_O)         0.211     0.211 r  RST_IBUF_inst/O
                         net (fo=113, routed)         0.577     0.788    axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn
    SLICE_X62Y57         FDRE                                         r  axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_5/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_led_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -1.713    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         0.860    -0.824    axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X62Y57         FDRE                                         r  axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_5/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_uart_led_design_clk_wiz_0_0_1

Max Delay           162 Endpoints
Min Delay           162 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            axi_uartlite_rx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.058ns  (logic 1.567ns (30.973%)  route 3.492ns (69.027%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -1.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J5                                                0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    J5                   IBUF (Prop_ibuf_I_O)         1.443     1.443 r  RST_IBUF_inst/O
                         net (fo=113, routed)         2.780     4.223    axi_uartlite_rx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aresetn
    SLICE_X64Y62         LUT5 (Prop_lut5_I4_O)        0.124     4.347 r  axi_uartlite_rx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i[3]_i_1/O
                         net (fo=4, routed)           0.712     5.058    axi_uartlite_rx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr
    SLICE_X64Y62         FDRE                                         r  axi_uartlite_rx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_led_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -4.658 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587    -3.071    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.980 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         1.502    -1.478    axi_uartlite_rx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X64Y62         FDRE                                         r  axi_uartlite_rx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            axi_uartlite_rx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.058ns  (logic 1.567ns (30.973%)  route 3.492ns (69.027%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -1.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J5                                                0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    J5                   IBUF (Prop_ibuf_I_O)         1.443     1.443 r  RST_IBUF_inst/O
                         net (fo=113, routed)         2.780     4.223    axi_uartlite_rx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aresetn
    SLICE_X64Y62         LUT5 (Prop_lut5_I4_O)        0.124     4.347 r  axi_uartlite_rx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i[3]_i_1/O
                         net (fo=4, routed)           0.712     5.058    axi_uartlite_rx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr
    SLICE_X64Y62         FDRE                                         r  axi_uartlite_rx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_led_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -4.658 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587    -3.071    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.980 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         1.502    -1.478    axi_uartlite_rx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X64Y62         FDRE                                         r  axi_uartlite_rx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            axi_uartlite_rx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.058ns  (logic 1.567ns (30.973%)  route 3.492ns (69.027%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -1.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J5                                                0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    J5                   IBUF (Prop_ibuf_I_O)         1.443     1.443 r  RST_IBUF_inst/O
                         net (fo=113, routed)         2.780     4.223    axi_uartlite_rx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aresetn
    SLICE_X64Y62         LUT5 (Prop_lut5_I4_O)        0.124     4.347 r  axi_uartlite_rx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i[3]_i_1/O
                         net (fo=4, routed)           0.712     5.058    axi_uartlite_rx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr
    SLICE_X64Y62         FDRE                                         r  axi_uartlite_rx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_led_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -4.658 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587    -3.071    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.980 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         1.502    -1.478    axi_uartlite_rx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X64Y62         FDRE                                         r  axi_uartlite_rx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            axi_uartlite_rx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.058ns  (logic 1.567ns (30.973%)  route 3.492ns (69.027%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -1.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J5                                                0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    J5                   IBUF (Prop_ibuf_I_O)         1.443     1.443 r  RST_IBUF_inst/O
                         net (fo=113, routed)         2.780     4.223    axi_uartlite_rx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aresetn
    SLICE_X64Y62         LUT5 (Prop_lut5_I4_O)        0.124     4.347 r  axi_uartlite_rx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i[3]_i_1/O
                         net (fo=4, routed)           0.712     5.058    axi_uartlite_rx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr
    SLICE_X64Y62         FDRE                                         r  axi_uartlite_rx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_led_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -4.658 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587    -3.071    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.980 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         1.502    -1.478    axi_uartlite_rx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X64Y62         FDRE                                         r  axi_uartlite_rx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clk_uart_led_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.728ns  (logic 1.567ns (33.135%)  route 3.162ns (66.865%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.479ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J5                                                0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    J5                   IBUF (Prop_ibuf_I_O)         1.443     1.443 r  RST_IBUF_inst/O
                         net (fo=113, routed)         2.453     3.895    axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aresetn
    SLICE_X61Y61         LUT2 (Prop_lut2_I1_O)        0.124     4.019 r  axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i[4]_i_1__0/O
                         net (fo=6, routed)           0.709     4.728    axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]
    SLICE_X62Y63         FDSE                                         r  axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_led_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -4.658 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587    -3.071    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.980 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         1.501    -1.479    axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aclk
    SLICE_X62Y63         FDSE                                         r  axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[4]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[2].fifo_din_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.677ns  (logic 1.592ns (34.033%)  route 3.085ns (65.967%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J5                                                0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    J5                   IBUF (Prop_ibuf_I_O)         1.443     1.443 r  RST_IBUF_inst/O
                         net (fo=113, routed)         2.453     3.895    axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0
    SLICE_X61Y61         LUT2 (Prop_lut2_I1_O)        0.149     4.044 r  axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1/O
                         net (fo=7, routed)           0.632     4.677    axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0
    SLICE_X61Y61         FDRE                                         r  axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[2].fifo_din_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_led_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -4.658 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587    -3.071    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.980 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         1.502    -1.478    axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X61Y61         FDRE                                         r  axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[2].fifo_din_reg[2]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[3].fifo_din_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.677ns  (logic 1.592ns (34.033%)  route 3.085ns (65.967%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J5                                                0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    J5                   IBUF (Prop_ibuf_I_O)         1.443     1.443 r  RST_IBUF_inst/O
                         net (fo=113, routed)         2.453     3.895    axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0
    SLICE_X61Y61         LUT2 (Prop_lut2_I1_O)        0.149     4.044 r  axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1/O
                         net (fo=7, routed)           0.632     4.677    axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0
    SLICE_X61Y61         FDRE                                         r  axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[3].fifo_din_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_led_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -4.658 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587    -3.071    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.980 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         1.502    -1.478    axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X61Y61         FDRE                                         r  axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[3].fifo_din_reg[3]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[4].fifo_din_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.677ns  (logic 1.592ns (34.033%)  route 3.085ns (65.967%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J5                                                0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    J5                   IBUF (Prop_ibuf_I_O)         1.443     1.443 r  RST_IBUF_inst/O
                         net (fo=113, routed)         2.453     3.895    axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0
    SLICE_X61Y61         LUT2 (Prop_lut2_I1_O)        0.149     4.044 r  axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1/O
                         net (fo=7, routed)           0.632     4.677    axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0
    SLICE_X61Y61         FDRE                                         r  axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[4].fifo_din_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_led_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -4.658 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587    -3.071    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.980 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         1.502    -1.478    axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X61Y61         FDRE                                         r  axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[4].fifo_din_reg[4]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[5].fifo_din_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.677ns  (logic 1.592ns (34.033%)  route 3.085ns (65.967%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J5                                                0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    J5                   IBUF (Prop_ibuf_I_O)         1.443     1.443 r  RST_IBUF_inst/O
                         net (fo=113, routed)         2.453     3.895    axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0
    SLICE_X61Y61         LUT2 (Prop_lut2_I1_O)        0.149     4.044 r  axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1/O
                         net (fo=7, routed)           0.632     4.677    axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0
    SLICE_X61Y61         FDRE                                         r  axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[5].fifo_din_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_led_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -4.658 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587    -3.071    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.980 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         1.502    -1.478    axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X61Y61         FDRE                                         r  axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[5].fifo_din_reg[5]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.677ns  (logic 1.592ns (34.033%)  route 3.085ns (65.967%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J5                                                0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    J5                   IBUF (Prop_ibuf_I_O)         1.443     1.443 r  RST_IBUF_inst/O
                         net (fo=113, routed)         2.453     3.895    axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0
    SLICE_X61Y61         LUT2 (Prop_lut2_I1_O)        0.149     4.044 r  axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1/O
                         net (fo=7, routed)           0.632     4.677    axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0
    SLICE_X61Y61         FDRE                                         r  axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_led_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -4.658 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587    -3.071    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.980 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         1.502    -1.478    axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X61Y61         FDRE                                         r  axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PUSH
                            (input port)
  Destination:            tx_controller/inst/awaddr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.705ns  (logic 0.270ns (38.226%)  route 0.436ns (61.774%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.824ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  PUSH (IN)
                         net (fo=0)                   0.000     0.000    PUSH
    J2                   IBUF (Prop_ibuf_I_O)         0.225     0.225 r  PUSH_IBUF_inst/O
                         net (fo=3, routed)           0.436     0.660    tx_controller/inst/push
    SLICE_X65Y58         LUT5 (Prop_lut5_I2_O)        0.045     0.705 r  tx_controller/inst/awaddr[2]_i_1/O
                         net (fo=1, routed)           0.000     0.705    tx_controller/inst/awaddr[2]_i_1_n_0
    SLICE_X65Y58         FDRE                                         r  tx_controller/inst/awaddr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_led_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -1.713    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         0.860    -0.824    tx_controller/inst/clk
    SLICE_X65Y58         FDRE                                         r  tx_controller/inst/awaddr_reg[2]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.761ns  (logic 0.211ns (27.734%)  route 0.550ns (72.266%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.824ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J5                                                0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    J5                   IBUF (Prop_ibuf_I_O)         0.211     0.211 r  RST_IBUF_inst/O
                         net (fo=113, routed)         0.550     0.761    axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_reset
    SLICE_X65Y58         FDRE                                         r  axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_led_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -1.713    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         0.860    -0.824    axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X65Y58         FDRE                                         r  axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            axi_uartlite_tx/U0/UARTLITE_CORE_I/reset_TX_FIFO_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_uart_led_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.783ns  (logic 0.211ns (26.932%)  route 0.572ns (73.068%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.824ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J5                                                0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    J5                   IBUF (Prop_ibuf_I_O)         0.211     0.211 r  RST_IBUF_inst/O
                         net (fo=113, routed)         0.572     0.783    axi_uartlite_tx/U0/UARTLITE_CORE_I/bus2ip_reset
    SLICE_X63Y57         FDSE                                         r  axi_uartlite_tx/U0/UARTLITE_CORE_I/reset_TX_FIFO_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_led_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -1.713    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         0.860    -0.824    axi_uartlite_tx/U0/UARTLITE_CORE_I/s_axi_aclk
    SLICE_X63Y57         FDSE                                         r  axi_uartlite_tx/U0/UARTLITE_CORE_I/reset_TX_FIFO_reg/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r/R
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.788ns  (logic 0.211ns (26.783%)  route 0.577ns (73.217%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.824ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J5                                                0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    J5                   IBUF (Prop_ibuf_I_O)         0.211     0.211 r  RST_IBUF_inst/O
                         net (fo=113, routed)         0.577     0.788    axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn
    SLICE_X62Y57         FDRE                                         r  axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_led_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -1.713    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         0.860    -0.824    axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X62Y57         FDRE                                         r  axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_0/R
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.788ns  (logic 0.211ns (26.783%)  route 0.577ns (73.217%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.824ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J5                                                0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    J5                   IBUF (Prop_ibuf_I_O)         0.211     0.211 r  RST_IBUF_inst/O
                         net (fo=113, routed)         0.577     0.788    axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn
    SLICE_X62Y57         FDRE                                         r  axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_0/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_led_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -1.713    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         0.860    -0.824    axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X62Y57         FDRE                                         r  axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_0/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_1/R
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.788ns  (logic 0.211ns (26.783%)  route 0.577ns (73.217%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.824ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J5                                                0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    J5                   IBUF (Prop_ibuf_I_O)         0.211     0.211 r  RST_IBUF_inst/O
                         net (fo=113, routed)         0.577     0.788    axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn
    SLICE_X62Y57         FDRE                                         r  axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_1/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_led_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -1.713    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         0.860    -0.824    axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X62Y57         FDRE                                         r  axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_1/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_2/R
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.788ns  (logic 0.211ns (26.783%)  route 0.577ns (73.217%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.824ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J5                                                0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    J5                   IBUF (Prop_ibuf_I_O)         0.211     0.211 r  RST_IBUF_inst/O
                         net (fo=113, routed)         0.577     0.788    axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn
    SLICE_X62Y57         FDRE                                         r  axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_2/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_led_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -1.713    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         0.860    -0.824    axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X62Y57         FDRE                                         r  axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_2/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_3/R
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.788ns  (logic 0.211ns (26.783%)  route 0.577ns (73.217%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.824ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J5                                                0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    J5                   IBUF (Prop_ibuf_I_O)         0.211     0.211 r  RST_IBUF_inst/O
                         net (fo=113, routed)         0.577     0.788    axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn
    SLICE_X62Y57         FDRE                                         r  axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_3/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_led_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -1.713    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         0.860    -0.824    axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X62Y57         FDRE                                         r  axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_3/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_4/R
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.788ns  (logic 0.211ns (26.783%)  route 0.577ns (73.217%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.824ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J5                                                0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    J5                   IBUF (Prop_ibuf_I_O)         0.211     0.211 r  RST_IBUF_inst/O
                         net (fo=113, routed)         0.577     0.788    axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn
    SLICE_X62Y57         FDRE                                         r  axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_4/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_led_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -1.713    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         0.860    -0.824    axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X62Y57         FDRE                                         r  axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_4/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_5/R
                            (rising edge-triggered cell FDRE clocked by clk_uart_led_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.788ns  (logic 0.211ns (26.783%)  route 0.577ns (73.217%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.824ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J5                                                0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    J5                   IBUF (Prop_ibuf_I_O)         0.211     0.211 r  RST_IBUF_inst/O
                         net (fo=113, routed)         0.577     0.788    axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn
    SLICE_X62Y57         FDRE                                         r  axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_5/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_led_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_uart_led_design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -1.713    clk_gen/inst/clk_uart_led_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  clk_gen/inst/clkout1_buf/O
                         net (fo=200, routed)         0.860    -0.824    axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X62Y57         FDRE                                         r  axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_5/C





