dependencies:
  AI-Vector-Accelerator:ip:ava_core:0: []
  example:ip:slow_memory:0:
  - pulp-platform.org::tech_cells_generic:0
  lowrisc:constants:top_pkg:0: []
  lowrisc:dv_dpi:uartdpi:0.1: []
  lowrisc:ibex:ibex_core:0.1:
  - lowrisc:ibex:ibex_pkg:0.1
  - lowrisc:prim:assert:0.1
  - lowrisc:prim:clock_gating:0
  lowrisc:ibex:ibex_pkg:0.1: []
  lowrisc:ip:tlul:0.1:
  - lowrisc:tlul:adapter_reg:0.1
  lowrisc:ip:uart:0.1:
  - lowrisc:constants:top_pkg:0
  - lowrisc:ip:tlul:0.1
  - lowrisc:lint:common:0.1
  - lowrisc:lint:comportable:0.1
  - lowrisc:prim:all:0.1
  lowrisc:lint:common:0.1: []
  lowrisc:lint:comportable:0.1: []
  lowrisc:prim:alert:0:
  - lowrisc:lint:common:0.1
  - lowrisc:prim:assert:0.1
  - lowrisc:prim:buf:0
  - lowrisc:prim:diff_decode:0
  lowrisc:prim:all:0.1:
  - lowrisc:lint:common:0.1
  - lowrisc:prim:alert:0
  - lowrisc:prim:arbiter:0
  - lowrisc:prim:assert:0.1
  - lowrisc:prim:buf:0
  - lowrisc:prim:cipher:0
  - lowrisc:prim:clock_mux2:0
  - lowrisc:prim:diff_decode:0
  - lowrisc:prim:fifo:0
  - lowrisc:prim:flop:0
  - lowrisc:prim:flop_2sync:0
  - lowrisc:prim:flop_en:0
  - lowrisc:prim:pad_wrapper:0
  - lowrisc:prim:prim_pkg:0.1
  - lowrisc:prim:subreg:0
  - lowrisc:prim:util:0.1
  - lowrisc:prim:xor2:0
  lowrisc:prim:arbiter:0:
  - lowrisc:lint:common:0.1
  - lowrisc:prim:assert:0.1
  lowrisc:prim:assert:0.1: []
  lowrisc:prim:buf:0:
  - lowrisc:lint:common:0.1
  - lowrisc:prim_abstract:buf:0
  - lowrisc:prim:prim_pkg:0.1
  - lowrisc:prim:primgen:0.1
  lowrisc:prim:cipher:0:
  - lowrisc:lint:common:0.1
  - lowrisc:prim:assert:0.1
  - lowrisc:prim:cipher_pkg:0.1
  lowrisc:prim:cipher_pkg:0.1:
  - lowrisc:lint:common:0.1
  lowrisc:prim:clock_gating:0:
  - lowrisc:lint:common:0.1
  - lowrisc:prim_abstract:clock_gating:0
  - lowrisc:prim:prim_pkg:0.1
  - lowrisc:prim:primgen:0.1
  lowrisc:prim:clock_mux2:0:
  - lowrisc:lint:common:0.1
  - lowrisc:prim_abstract:clock_mux2:0
  - lowrisc:prim:prim_pkg:0.1
  - lowrisc:prim:primgen:0.1
  lowrisc:prim:diff_decode:0:
  - lowrisc:prim:assert:0.1
  lowrisc:prim:fifo:0:
  - lowrisc:lint:common:0.1
  - lowrisc:prim:assert:0.1
  - lowrisc:prim:flop_2sync:0
  lowrisc:prim:flop:0:
  - lowrisc:lint:common:0.1
  - lowrisc:prim_abstract:flop:0
  - lowrisc:prim:prim_pkg:0.1
  - lowrisc:prim:primgen:0.1
  lowrisc:prim:flop_2sync:0:
  - lowrisc:lint:common:0.1
  - lowrisc:prim_abstract:flop_2sync:0
  - lowrisc:prim:flop:0
  - lowrisc:prim:prim_pkg:0.1
  - lowrisc:prim:primgen:0.1
  lowrisc:prim:flop_en:0:
  - lowrisc:lint:common:0.1
  - lowrisc:prim_abstract:flop_en:0
  - lowrisc:prim:prim_pkg:0.1
  - lowrisc:prim:primgen:0.1
  lowrisc:prim:pad_wrapper:0:
  - lowrisc:lint:common:0.1
  - lowrisc:prim_abstract:pad_wrapper:0
  - lowrisc:prim:pad_wrapper_pkg:0
  - lowrisc:prim:prim_pkg:0.1
  - lowrisc:prim:primgen:0.1
  lowrisc:prim:pad_wrapper_pkg:0:
  - lowrisc:lint:common:0.1
  lowrisc:prim:prim_pkg:0.1:
  - lowrisc:prim_abstract:prim_pkg:0.1
  - lowrisc:prim:primgen:0.1
  lowrisc:prim:primgen:0.1: []
  lowrisc:prim:secded:0.1: []
  lowrisc:prim:subreg:0:
  - lowrisc:lint:common:0.1
  lowrisc:prim:util:0.1: []
  lowrisc:prim:xor2:0:
  - lowrisc:lint:common:0.1
  - lowrisc:prim_abstract:xor2:0
  - lowrisc:prim:prim_pkg:0.1
  - lowrisc:prim:primgen:0.1
  lowrisc:prim_abstract:buf:0:
  - lowrisc:prim_generic:buf:0
  - lowrisc:prim:prim_pkg:0.1
  lowrisc:prim_abstract:clock_gating:0:
  - lowrisc:prim_generic:clock_gating:0
  - lowrisc:prim:prim_pkg:0.1
  lowrisc:prim_abstract:clock_mux2:0:
  - lowrisc:prim_generic:clock_mux2:0
  - lowrisc:prim:prim_pkg:0.1
  lowrisc:prim_abstract:flop:0:
  - lowrisc:prim_generic:flop:0
  - lowrisc:prim:prim_pkg:0.1
  lowrisc:prim_abstract:flop_2sync:0:
  - lowrisc:prim_generic:flop_2sync:0
  - lowrisc:prim:prim_pkg:0.1
  lowrisc:prim_abstract:flop_en:0:
  - lowrisc:prim_generic:flop_en:0
  - lowrisc:prim:prim_pkg:0.1
  lowrisc:prim_abstract:pad_wrapper:0:
  - lowrisc:prim_generic:pad_wrapper:0
  - lowrisc:prim:prim_pkg:0.1
  lowrisc:prim_abstract:prim_pkg:0.1: []
  lowrisc:prim_abstract:xor2:0:
  - lowrisc:prim_generic:xor2:0
  - lowrisc:prim:prim_pkg:0.1
  lowrisc:prim_generic:buf:0:
  - lowrisc:lint:common:0.1
  lowrisc:prim_generic:clock_gating:0:
  - lowrisc:lint:common:0.1
  lowrisc:prim_generic:clock_mux2:0:
  - lowrisc:lint:common:0.1
  - lowrisc:prim:assert:0.1
  lowrisc:prim_generic:flop:0:
  - lowrisc:lint:common:0.1
  lowrisc:prim_generic:flop_2sync:0:
  - lowrisc:lint:common:0.1
  lowrisc:prim_generic:flop_en:0:
  - lowrisc:lint:common:0.1
  lowrisc:prim_generic:pad_wrapper:0:
  - lowrisc:lint:common:0.1
  - lowrisc:prim:assert:0.1
  - lowrisc:prim:pad_wrapper_pkg:0
  lowrisc:prim_generic:xor2:0:
  - lowrisc:lint:common:0.1
  lowrisc:tlul:adapter_reg:0.1:
  - lowrisc:lint:common:0.1
  - lowrisc:prim:assert:0.1
  - lowrisc:prim:secded:0.1
  - lowrisc:tlul:common:0.1
  - lowrisc:tlul:trans_intg:0.1
  lowrisc:tlul:common:0.1:
  - lowrisc:lint:common:0.1
  - lowrisc:prim:assert:0.1
  - lowrisc:prim:fifo:0
  - lowrisc:tlul:headers:0.1
  lowrisc:tlul:headers:0.1:
  - lowrisc:constants:top_pkg:0
  lowrisc:tlul:trans_intg:0.1:
  - lowrisc:lint:common:0.1
  - lowrisc:prim:assert:0.1
  - lowrisc:prim:secded:0.1
  - lowrisc:tlul:common:0.1
  openhwgroup.org:ip:cv32e40p:0: []
  openhwgroup.org:ip:soc_ctrl:0:
  - lowrisc:prim:all:0.1
  - pulp-platform.org::register_interface:0
  openhwgroup.org:ip:verilator_waiver:0: []
  openhwgroup.org:systems:core-v-mini-mcu:0:
  - AI-Vector-Accelerator:ip:ava_core:0
  - example:ip:slow_memory:0
  - lowrisc:dv_dpi:uartdpi:0.1
  - lowrisc:ibex:ibex_core:0.1
  - lowrisc:ip:uart:0.1
  - openhwgroup.org:ip:cv32e40p:0
  - openhwgroup.org:ip:soc_ctrl:0
  - openhwgroup.org:ip:verilator_waiver:0
  - pulp-platform.org::cluster_interconnect:0
  - pulp-platform.org::common_cells:1.20.0
  - pulp-platform.org::register_interface:0
  - pulp-platform.org::riscv_dbg:0
  - pulp-platform.org::tech_cells_generic:0
  - pulp-platform.org:ip:fpnew:0
  pulp-platform.org::cluster_interconnect:0: []
  pulp-platform.org::common_cells:1.20.0: []
  pulp-platform.org::register_interface:0: []
  pulp-platform.org::riscv_dbg:0:
  - pulp-platform.org::common_cells:1.20.0
  - pulp-platform.org::tech_cells_generic:0
  pulp-platform.org::tech_cells_generic:0: []
  pulp-platform.org:ip:fpnew:0:
  - pulp-platform.org::common_cells:1.20.0
files:
- core: AI-Vector-Accelerator:ip:ava_core:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/ava_accelerator/rtl/accelerator_pkg.sv
- core: AI-Vector-Accelerator:ip:ava_core:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/ava_accelerator/rtl/accelerator_top.sv
- core: AI-Vector-Accelerator:ip:ava_core:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/ava_accelerator/rtl/arith_stage.sv
- core: AI-Vector-Accelerator:ip:ava_core:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/ava_accelerator/rtl/bit_ext.sv
- core: AI-Vector-Accelerator:ip:ava_core:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/ava_accelerator/rtl/pe_32b.sv
- core: AI-Vector-Accelerator:ip:ava_core:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/ava_accelerator/rtl/relu_bound.sv
- core: AI-Vector-Accelerator:ip:ava_core:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/ava_accelerator/rtl/sat_unit.sv
- core: AI-Vector-Accelerator:ip:ava_core:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/ava_accelerator/rtl/scalar_replicate.sv
- core: AI-Vector-Accelerator:ip:ava_core:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/ava_accelerator/rtl/vector_csrs.sv
- core: AI-Vector-Accelerator:ip:ava_core:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/ava_accelerator/rtl/vector_decoder.sv
- core: AI-Vector-Accelerator:ip:ava_core:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/ava_accelerator/rtl/vector_registers.sv
- core: AI-Vector-Accelerator:ip:ava_core:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/ava_accelerator/rtl/vw_sign_ext.sv
- core: AI-Vector-Accelerator:ip:ava_core:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/ava_accelerator/rtl/vector_lsu.sv
- core: AI-Vector-Accelerator:ip:ava_core:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/ava_accelerator/rtl/temporary_reg.sv
- core: lowrisc:constants:top_pkg:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/lowrisc_opentitan/hw/top_earlgrey/rtl/top_pkg.sv
- core: lowrisc:dv_dpi:uartdpi:0.1
  file_type: systemVerilogSource
  name: ../../../hw/vendor/lowrisc_opentitan/hw/dv/dpi/uartdpi/uartdpi.sv
- core: lowrisc:dv_dpi:uartdpi:0.1
  file_type: cppSource
  name: ../../../hw/vendor/lowrisc_opentitan/hw/dv/dpi/uartdpi/uartdpi.c
- core: lowrisc:dv_dpi:uartdpi:0.1
  file_type: cppSource
  is_include_file: true
  name: ../../../hw/vendor/lowrisc_opentitan/hw/dv/dpi/uartdpi/uartdpi.h
- core: lowrisc:ibex:ibex_pkg:0.1
  file_type: systemVerilogSource
  name: ../../../hw/vendor/openhwgroup_cv32e20/rtl/ibex_pkg.sv
- core: lowrisc:lint:common:0.1
  file_type: vlt
  name: ../../../hw/vendor/lowrisc_opentitan/hw/lint/tools/verilator/common.vlt
- core: lowrisc:lint:comportable:0.1
  file_type: vlt
  name: ../../../hw/vendor/lowrisc_opentitan/hw/lint/tools/verilator/comportable.vlt
- core: lowrisc:prim_abstract:prim_pkg:0.1
  file_type: systemVerilogSource
  name: generated/lowrisc_prim_prim_pkg-impl_0.1/prim_pkg.sv
- core: lowrisc:prim:assert:0.1
  file_type: systemVerilogSource
  is_include_file: true
  name: ../../../hw/vendor/lowrisc_opentitan/hw/ip/prim/rtl/prim_assert.sv
- core: lowrisc:prim:assert:0.1
  file_type: systemVerilogSource
  is_include_file: true
  name: ../../../hw/vendor/lowrisc_opentitan/hw/ip/prim/rtl/prim_assert_dummy_macros.svh
- core: lowrisc:prim:assert:0.1
  file_type: systemVerilogSource
  is_include_file: true
  name: ../../../hw/vendor/lowrisc_opentitan/hw/ip/prim/rtl/prim_assert_yosys_macros.svh
- core: lowrisc:prim:assert:0.1
  file_type: systemVerilogSource
  is_include_file: true
  name: ../../../hw/vendor/lowrisc_opentitan/hw/ip/prim/rtl/prim_assert_standard_macros.svh
- core: lowrisc:prim:secded:0.1
  file_type: systemVerilogSource
  name: ../../../hw/vendor/lowrisc_opentitan/hw/ip/prim/rtl/prim_secded_pkg.sv
- core: lowrisc:prim:secded:0.1
  file_type: systemVerilogSource
  name: ../../../hw/vendor/lowrisc_opentitan/hw/ip/prim/rtl/prim_secded_22_16_dec.sv
- core: lowrisc:prim:secded:0.1
  file_type: systemVerilogSource
  name: ../../../hw/vendor/lowrisc_opentitan/hw/ip/prim/rtl/prim_secded_22_16_enc.sv
- core: lowrisc:prim:secded:0.1
  file_type: systemVerilogSource
  name: ../../../hw/vendor/lowrisc_opentitan/hw/ip/prim/rtl/prim_secded_28_22_dec.sv
- core: lowrisc:prim:secded:0.1
  file_type: systemVerilogSource
  name: ../../../hw/vendor/lowrisc_opentitan/hw/ip/prim/rtl/prim_secded_28_22_enc.sv
- core: lowrisc:prim:secded:0.1
  file_type: systemVerilogSource
  name: ../../../hw/vendor/lowrisc_opentitan/hw/ip/prim/rtl/prim_secded_39_32_dec.sv
- core: lowrisc:prim:secded:0.1
  file_type: systemVerilogSource
  name: ../../../hw/vendor/lowrisc_opentitan/hw/ip/prim/rtl/prim_secded_39_32_enc.sv
- core: lowrisc:prim:secded:0.1
  file_type: systemVerilogSource
  name: ../../../hw/vendor/lowrisc_opentitan/hw/ip/prim/rtl/prim_secded_64_57_dec.sv
- core: lowrisc:prim:secded:0.1
  file_type: systemVerilogSource
  name: ../../../hw/vendor/lowrisc_opentitan/hw/ip/prim/rtl/prim_secded_64_57_enc.sv
- core: lowrisc:prim:secded:0.1
  file_type: systemVerilogSource
  name: ../../../hw/vendor/lowrisc_opentitan/hw/ip/prim/rtl/prim_secded_72_64_dec.sv
- core: lowrisc:prim:secded:0.1
  file_type: systemVerilogSource
  name: ../../../hw/vendor/lowrisc_opentitan/hw/ip/prim/rtl/prim_secded_72_64_enc.sv
- core: lowrisc:prim:secded:0.1
  file_type: systemVerilogSource
  name: ../../../hw/vendor/lowrisc_opentitan/hw/ip/prim/rtl/prim_secded_hamming_22_16_dec.sv
- core: lowrisc:prim:secded:0.1
  file_type: systemVerilogSource
  name: ../../../hw/vendor/lowrisc_opentitan/hw/ip/prim/rtl/prim_secded_hamming_22_16_enc.sv
- core: lowrisc:prim:secded:0.1
  file_type: systemVerilogSource
  name: ../../../hw/vendor/lowrisc_opentitan/hw/ip/prim/rtl/prim_secded_hamming_39_32_dec.sv
- core: lowrisc:prim:secded:0.1
  file_type: systemVerilogSource
  name: ../../../hw/vendor/lowrisc_opentitan/hw/ip/prim/rtl/prim_secded_hamming_39_32_enc.sv
- core: lowrisc:prim:secded:0.1
  file_type: systemVerilogSource
  name: ../../../hw/vendor/lowrisc_opentitan/hw/ip/prim/rtl/prim_secded_hamming_72_64_dec.sv
- core: lowrisc:prim:secded:0.1
  file_type: systemVerilogSource
  name: ../../../hw/vendor/lowrisc_opentitan/hw/ip/prim/rtl/prim_secded_hamming_72_64_enc.sv
- core: lowrisc:prim:util:0.1
  file_type: systemVerilogSource
  name: ../../../hw/vendor/lowrisc_opentitan/hw/ip/prim/rtl/prim_util_pkg.sv
- core: openhwgroup.org:ip:cv32e40p:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/openhwgroup_cv32e40p/rtl/include/cv32e40p_apu_core_pkg.sv
- core: openhwgroup.org:ip:cv32e40p:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/openhwgroup_cv32e40p/rtl/include/cv32e40p_fpu_pkg.sv
- core: openhwgroup.org:ip:cv32e40p:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/openhwgroup_cv32e40p/rtl/include/cv32e40p_pkg.sv
- core: openhwgroup.org:ip:cv32e40p:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_alu.sv
- core: openhwgroup.org:ip:cv32e40p:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_alu_div.sv
- core: openhwgroup.org:ip:cv32e40p:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_ff_one.sv
- core: openhwgroup.org:ip:cv32e40p:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_popcnt.sv
- core: openhwgroup.org:ip:cv32e40p:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_compressed_decoder.sv
- core: openhwgroup.org:ip:cv32e40p:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_controller.sv
- core: openhwgroup.org:ip:cv32e40p:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv
- core: openhwgroup.org:ip:cv32e40p:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_decoder.sv
- core: openhwgroup.org:ip:cv32e40p:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_int_controller.sv
- core: openhwgroup.org:ip:cv32e40p:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_ex_stage.sv
- core: openhwgroup.org:ip:cv32e40p:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_hwloop_regs.sv
- core: openhwgroup.org:ip:cv32e40p:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_id_stage.sv
- core: openhwgroup.org:ip:cv32e40p:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_if_stage.sv
- core: openhwgroup.org:ip:cv32e40p:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_load_store_unit.sv
- core: openhwgroup.org:ip:cv32e40p:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_mult.sv
- core: openhwgroup.org:ip:cv32e40p:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_prefetch_buffer.sv
- core: openhwgroup.org:ip:cv32e40p:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_prefetch_controller.sv
- core: openhwgroup.org:ip:cv32e40p:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_obi_interface.sv
- core: openhwgroup.org:ip:cv32e40p:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_aligner.sv
- core: openhwgroup.org:ip:cv32e40p:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_sleep_unit.sv
- core: openhwgroup.org:ip:cv32e40p:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_core.sv
- core: openhwgroup.org:ip:cv32e40p:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_apu_disp.sv
- core: openhwgroup.org:ip:cv32e40p:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_fifo.sv
- core: openhwgroup.org:ip:cv32e40p:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/openhwgroup_cv32e40p/rtl/cv32e40n_data_xbar.sv
- core: openhwgroup.org:ip:cv32e40p:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/openhwgroup_cv32e40p/bhv/cv32e40p_wrapper.sv
- core: openhwgroup.org:ip:cv32e40p:0
  file_type: systemVerilogSource
  is_include_file: true
  name: ../../../hw/vendor/openhwgroup_cv32e40p/bhv/cv32e40p_core_log.sv
- core: openhwgroup.org:ip:cv32e40p:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_register_file_ff.sv
- core: openhwgroup.org:ip:cv32e40p:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/openhwgroup_cv32e40p/bhv/cv32e40p_sim_clock_gate.sv
- core: openhwgroup.org:ip:verilator_waiver:0
  file_type: vlt
  name: ../../../hw/vendor/waiver/lint/cv32e40p.vlt
- core: openhwgroup.org:ip:verilator_waiver:0
  file_type: vlt
  name: ../../../hw/vendor/waiver/lint/common_cells.vlt
- core: openhwgroup.org:ip:verilator_waiver:0
  file_type: vlt
  name: ../../../hw/vendor/waiver/lint/fpnew.vlt
- core: openhwgroup.org:ip:verilator_waiver:0
  file_type: vlt
  name: ../../../hw/vendor/waiver/lint/tech_cells_generic.vlt
- core: openhwgroup.org:ip:verilator_waiver:0
  file_type: vlt
  name: ../../../hw/vendor/waiver/lint/riscv_dbg.vlt
- core: openhwgroup.org:ip:verilator_waiver:0
  file_type: vlt
  name: ../../../hw/vendor/waiver/lint/register_interface.vlt
- core: openhwgroup.org:ip:verilator_waiver:0
  file_type: vlt
  name: ../../../hw/vendor/waiver/lint/uart.vlt
- core: openhwgroup.org:ip:verilator_waiver:0
  file_type: vlt
  name: ../../../hw/vendor/waiver/lint/uartdpi.vlt
- core: openhwgroup.org:ip:verilator_waiver:0
  file_type: vlt
  name: ../../../hw/vendor/waiver/lint/cluster_interconnect.vlt
- core: pulp-platform.org::cluster_interconnect:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_cluster_interconnect/rtl/tcdm_variable_latency_interconnect/xbar_varlat.sv
- core: pulp-platform.org::cluster_interconnect:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_cluster_interconnect/rtl/tcdm_variable_latency_interconnect/addr_dec_resp_mux_varlat.sv
- core: pulp-platform.org::common_cells:1.20.0
  file_type: systemVerilogSource
  include_path: ../../../hw/vendor/pulp_platform_common_cells/include
  is_include_file: true
  name: ../../../hw/vendor/pulp_platform_common_cells/include/common_cells/registers.svh
- core: pulp-platform.org::common_cells:1.20.0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_common_cells/src/binary_to_gray.sv
- core: pulp-platform.org::common_cells:1.20.0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_common_cells/src/cb_filter_pkg.sv
- core: pulp-platform.org::common_cells:1.20.0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_common_cells/src/cdc_2phase.sv
- core: pulp-platform.org::common_cells:1.20.0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_common_cells/src/cf_math_pkg.sv
- core: pulp-platform.org::common_cells:1.20.0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_common_cells/src/clk_div.sv
- core: pulp-platform.org::common_cells:1.20.0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_common_cells/src/delta_counter.sv
- core: pulp-platform.org::common_cells:1.20.0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_common_cells/src/ecc_pkg.sv
- core: pulp-platform.org::common_cells:1.20.0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_common_cells/src/edge_propagator_tx.sv
- core: pulp-platform.org::common_cells:1.20.0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_common_cells/src/exp_backoff.sv
- core: pulp-platform.org::common_cells:1.20.0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_common_cells/src/fifo_v3.sv
- core: pulp-platform.org::common_cells:1.20.0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_common_cells/src/gray_to_binary.sv
- core: pulp-platform.org::common_cells:1.20.0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_common_cells/src/isochronous_spill_register.sv
- core: pulp-platform.org::common_cells:1.20.0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_common_cells/src/lfsr.sv
- core: pulp-platform.org::common_cells:1.20.0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_common_cells/src/lfsr_16bit.sv
- core: pulp-platform.org::common_cells:1.20.0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_common_cells/src/lfsr_8bit.sv
- core: pulp-platform.org::common_cells:1.20.0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_common_cells/src/mv_filter.sv
- core: pulp-platform.org::common_cells:1.20.0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_common_cells/src/onehot_to_bin.sv
- core: pulp-platform.org::common_cells:1.20.0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_common_cells/src/plru_tree.sv
- core: pulp-platform.org::common_cells:1.20.0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_common_cells/src/popcount.sv
- core: pulp-platform.org::common_cells:1.20.0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_common_cells/src/rr_arb_tree.sv
- core: pulp-platform.org::common_cells:1.20.0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_common_cells/src/rstgen_bypass.sv
- core: pulp-platform.org::common_cells:1.20.0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_common_cells/src/serial_deglitch.sv
- core: pulp-platform.org::common_cells:1.20.0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_common_cells/src/shift_reg.sv
- core: pulp-platform.org::common_cells:1.20.0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_common_cells/src/spill_register.sv
- core: pulp-platform.org::common_cells:1.20.0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_common_cells/src/stream_demux.sv
- core: pulp-platform.org::common_cells:1.20.0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_common_cells/src/stream_filter.sv
- core: pulp-platform.org::common_cells:1.20.0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_common_cells/src/stream_fork.sv
- core: pulp-platform.org::common_cells:1.20.0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_common_cells/src/stream_intf.sv
- core: pulp-platform.org::common_cells:1.20.0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_common_cells/src/stream_join.sv
- core: pulp-platform.org::common_cells:1.20.0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_common_cells/src/stream_mux.sv
- core: pulp-platform.org::common_cells:1.20.0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_common_cells/src/sub_per_hash.sv
- core: pulp-platform.org::common_cells:1.20.0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_common_cells/src/sync.sv
- core: pulp-platform.org::common_cells:1.20.0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_common_cells/src/sync_wedge.sv
- core: pulp-platform.org::common_cells:1.20.0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_common_cells/src/unread.sv
- core: pulp-platform.org::common_cells:1.20.0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_common_cells/src/addr_decode.sv
- core: pulp-platform.org::common_cells:1.20.0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_common_cells/src/cb_filter.sv
- core: pulp-platform.org::common_cells:1.20.0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_common_cells/src/cdc_fifo_2phase.sv
- core: pulp-platform.org::common_cells:1.20.0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_common_cells/src/cdc_fifo_gray.sv
- core: pulp-platform.org::common_cells:1.20.0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_common_cells/src/counter.sv
- core: pulp-platform.org::common_cells:1.20.0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_common_cells/src/ecc_decode.sv
- core: pulp-platform.org::common_cells:1.20.0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_common_cells/src/ecc_encode.sv
- core: pulp-platform.org::common_cells:1.20.0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_common_cells/src/edge_detect.sv
- core: pulp-platform.org::common_cells:1.20.0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_common_cells/src/lzc.sv
- core: pulp-platform.org::common_cells:1.20.0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_common_cells/src/max_counter.sv
- core: pulp-platform.org::common_cells:1.20.0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_common_cells/src/rstgen.sv
- core: pulp-platform.org::common_cells:1.20.0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_common_cells/src/stream_delay.sv
- core: pulp-platform.org::common_cells:1.20.0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_common_cells/src/stream_fifo.sv
- core: pulp-platform.org::common_cells:1.20.0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_common_cells/src/stream_fork_dynamic.sv
- core: pulp-platform.org::common_cells:1.20.0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_common_cells/src/stream_xbar.sv
- core: pulp-platform.org::common_cells:1.20.0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_common_cells/src/fall_through_register.sv
- core: pulp-platform.org::common_cells:1.20.0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_common_cells/src/id_queue.sv
- core: pulp-platform.org::common_cells:1.20.0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_common_cells/src/stream_to_mem.sv
- core: pulp-platform.org::common_cells:1.20.0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_common_cells/src/stream_arbiter_flushable.sv
- core: pulp-platform.org::common_cells:1.20.0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_common_cells/src/stream_omega_net.sv
- core: pulp-platform.org::common_cells:1.20.0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_common_cells/src/stream_register.sv
- core: pulp-platform.org::common_cells:1.20.0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_common_cells/src/stream_arbiter.sv
- core: pulp-platform.org::common_cells:1.20.0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_common_cells/src/deprecated/clock_divider_counter.sv
- core: pulp-platform.org::common_cells:1.20.0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_common_cells/src/deprecated/find_first_one.sv
- core: pulp-platform.org::common_cells:1.20.0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_common_cells/src/deprecated/generic_LFSR_8bit.sv
- core: pulp-platform.org::common_cells:1.20.0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_common_cells/src/deprecated/generic_fifo.sv
- core: pulp-platform.org::common_cells:1.20.0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_common_cells/src/deprecated/prioarbiter.sv
- core: pulp-platform.org::common_cells:1.20.0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_common_cells/src/deprecated/pulp_sync.sv
- core: pulp-platform.org::common_cells:1.20.0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_common_cells/src/deprecated/pulp_sync_wedge.sv
- core: pulp-platform.org::common_cells:1.20.0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_common_cells/src/deprecated/rrarbiter.sv
- core: pulp-platform.org::common_cells:1.20.0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_common_cells/src/deprecated/clock_divider.sv
- core: pulp-platform.org::common_cells:1.20.0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_common_cells/src/deprecated/fifo_v2.sv
- core: pulp-platform.org::common_cells:1.20.0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_common_cells/src/deprecated/fifo_v1.sv
- core: pulp-platform.org::common_cells:1.20.0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_common_cells/src/edge_propagator.sv
- core: pulp-platform.org::common_cells:1.20.0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_common_cells/src/edge_propagator_rx.sv
- core: pulp-platform.org::register_interface:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_register_interface/src/reg_intf.sv
- core: pulp-platform.org::register_interface:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_register_interface/src/periph_to_reg.sv
- core: pulp-platform.org::register_interface:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_register_interface/src/reg_demux.sv
- core: pulp-platform.org::tech_cells_generic:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_tech_cells_generic/src/rtl/tc_clk.sv
- core: pulp-platform.org::tech_cells_generic:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_tech_cells_generic/src/rtl/tc_sram.sv
- core: pulp-platform.org::tech_cells_generic:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_tech_cells_generic/src/tc_pwr.sv
- core: pulp-platform.org::tech_cells_generic:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_tech_cells_generic/src/deprecated/cluster_clk_cells.sv
- core: pulp-platform.org::tech_cells_generic:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_tech_cells_generic/src/deprecated/pulp_clk_cells.sv
- core: example:ip:slow_memory:0
  file_type: systemVerilogSource
  name: ../../../hw/ip_examples/slow_memory/rtl/slow_memory.sv
- core: lowrisc:prim:arbiter:0
  file_type: vlt
  name: ../../../hw/vendor/lowrisc_opentitan/hw/ip/prim/lint/prim_arbiter.vlt
- core: lowrisc:prim:arbiter:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/lowrisc_opentitan/hw/ip/prim/rtl/prim_arbiter_ppc.sv
- core: lowrisc:prim:arbiter:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/lowrisc_opentitan/hw/ip/prim/rtl/prim_arbiter_tree.sv
- core: lowrisc:prim:arbiter:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/lowrisc_opentitan/hw/ip/prim/rtl/prim_arbiter_fixed.sv
- core: lowrisc:prim:cipher_pkg:0.1
  file_type: systemVerilogSource
  name: ../../../hw/vendor/lowrisc_opentitan/hw/ip/prim/rtl/prim_cipher_pkg.sv
- core: lowrisc:prim:diff_decode:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/lowrisc_opentitan/hw/ip/prim/rtl/prim_diff_decode.sv
- core: lowrisc:prim_generic:buf:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/lowrisc_opentitan/hw/ip/prim_generic/rtl/prim_generic_buf.sv
- core: lowrisc:prim_generic:clock_gating:0
  file_type: vlt
  name: ../../../hw/vendor/lowrisc_opentitan/hw/ip/prim_generic/lint/prim_generic_clock_gating.vlt
- core: lowrisc:prim_generic:clock_gating:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/lowrisc_opentitan/hw/ip/prim_generic/rtl/prim_generic_clock_gating.sv
- core: lowrisc:prim_generic:clock_mux2:0
  file_type: vlt
  name: ../../../hw/vendor/lowrisc_opentitan/hw/ip/prim_generic/lint/prim_generic_clock_mux2.vlt
- core: lowrisc:prim_generic:clock_mux2:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/lowrisc_opentitan/hw/ip/prim_generic/rtl/prim_generic_clock_mux2.sv
- core: lowrisc:prim_generic:flop:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/lowrisc_opentitan/hw/ip/prim_generic/rtl/prim_generic_flop.sv
- core: lowrisc:prim_generic:flop_2sync:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/lowrisc_opentitan/hw/ip/prim_generic/rtl/prim_generic_flop_2sync.sv
- core: lowrisc:prim_generic:flop_en:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/lowrisc_opentitan/hw/ip/prim_generic/rtl/prim_generic_flop_en.sv
- core: lowrisc:prim_generic:xor2:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/lowrisc_opentitan/hw/ip/prim_generic/rtl/prim_generic_xor2.sv
- core: lowrisc:prim:pad_wrapper_pkg:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/lowrisc_opentitan/hw/ip/prim/rtl/prim_pad_wrapper_pkg.sv
- core: lowrisc:prim:subreg:0
  file_type: vlt
  name: ../../../hw/vendor/lowrisc_opentitan/hw/ip/prim/lint/prim_subreg.vlt
- core: lowrisc:prim:subreg:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/lowrisc_opentitan/hw/ip/prim/rtl/prim_subreg_arb.sv
- core: lowrisc:prim:subreg:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/lowrisc_opentitan/hw/ip/prim/rtl/prim_subreg.sv
- core: lowrisc:prim:subreg:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/lowrisc_opentitan/hw/ip/prim/rtl/prim_subreg_ext.sv
- core: lowrisc:prim:subreg:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/lowrisc_opentitan/hw/ip/prim/rtl/prim_subreg_shadow.sv
- core: lowrisc:tlul:headers:0.1
  file_type: systemVerilogSource
  name: ../../../hw/vendor/lowrisc_opentitan/hw/ip/tlul/rtl/tlul_pkg.sv
- core: pulp-platform.org::riscv_dbg:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_riscv_dbg/debug_rom/debug_rom.sv
- core: pulp-platform.org::riscv_dbg:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_riscv_dbg/debug_rom/debug_rom_one_scratch.sv
- core: pulp-platform.org::riscv_dbg:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_riscv_dbg/src/dm_pkg.sv
- core: pulp-platform.org::riscv_dbg:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_riscv_dbg/src/dm_csrs.sv
- core: pulp-platform.org::riscv_dbg:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_riscv_dbg/src/dmi_cdc.sv
- core: pulp-platform.org::riscv_dbg:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_riscv_dbg/src/dmi_jtag.sv
- core: pulp-platform.org::riscv_dbg:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_riscv_dbg/src/dmi_jtag_tap.sv
- core: pulp-platform.org::riscv_dbg:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_riscv_dbg/src/dm_mem.sv
- core: pulp-platform.org::riscv_dbg:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_riscv_dbg/src/dm_obi_top.sv
- core: pulp-platform.org::riscv_dbg:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_riscv_dbg/src/dm_sba.sv
- core: pulp-platform.org::riscv_dbg:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_riscv_dbg/src/dm_top.sv
- core: pulp-platform.org:ip:fpnew:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_fpnew/src/fpnew_pkg.sv
- core: pulp-platform.org:ip:fpnew:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_fpnew/src/fpnew_cast_multi.sv
- core: pulp-platform.org:ip:fpnew:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_fpnew/src/fpnew_classifier.sv
- core: pulp-platform.org:ip:fpnew:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_fpnew/src/fpnew_divsqrt_multi.sv
- core: pulp-platform.org:ip:fpnew:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_fpnew/src/fpnew_fma.sv
- core: pulp-platform.org:ip:fpnew:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_fpnew/src/fpnew_fma_multi.sv
- core: pulp-platform.org:ip:fpnew:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_fpnew/src/fpnew_noncomp.sv
- core: pulp-platform.org:ip:fpnew:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_fpnew/src/fpnew_opgroup_block.sv
- core: pulp-platform.org:ip:fpnew:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_fpnew/src/fpnew_opgroup_fmt_slice.sv
- core: pulp-platform.org:ip:fpnew:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_fpnew/src/fpnew_opgroup_multifmt_slice.sv
- core: pulp-platform.org:ip:fpnew:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_fpnew/src/fpnew_rounding.sv
- core: pulp-platform.org:ip:fpnew:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_fpnew/src/fpnew_top.sv
- core: lowrisc:prim_abstract:buf:0
  file_type: systemVerilogSource
  name: generated/lowrisc_prim_buf-impl_0/prim_buf.sv
- core: lowrisc:prim_abstract:clock_gating:0
  file_type: systemVerilogSource
  name: generated/lowrisc_prim_clock_gating-impl_0/prim_clock_gating.sv
- core: lowrisc:prim_abstract:clock_mux2:0
  file_type: systemVerilogSource
  name: generated/lowrisc_prim_clock_mux2-impl_0/prim_clock_mux2.sv
- core: lowrisc:prim_abstract:flop:0
  file_type: systemVerilogSource
  name: generated/lowrisc_prim_flop-impl_0/prim_flop.sv
- core: lowrisc:prim_abstract:flop_2sync:0
  file_type: systemVerilogSource
  name: generated/lowrisc_prim_flop_2sync-impl_0/prim_flop_2sync.sv
- core: lowrisc:prim_abstract:flop_en:0
  file_type: systemVerilogSource
  name: generated/lowrisc_prim_flop_en-impl_0/prim_flop_en.sv
- core: lowrisc:prim_abstract:xor2:0
  file_type: systemVerilogSource
  name: generated/lowrisc_prim_xor2-impl_0/prim_xor2.sv
- core: lowrisc:prim:cipher:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/lowrisc_opentitan/hw/ip/prim/rtl/prim_subst_perm.sv
- core: lowrisc:prim:cipher:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/lowrisc_opentitan/hw/ip/prim/rtl/prim_present.sv
- core: lowrisc:prim:cipher:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/lowrisc_opentitan/hw/ip/prim/rtl/prim_prince.sv
- core: lowrisc:prim_generic:pad_wrapper:0
  file_type: vlt
  name: ../../../hw/vendor/lowrisc_opentitan/hw/ip/prim_generic/lint/prim_generic_pad_wrapper.vlt
- core: lowrisc:prim_generic:pad_wrapper:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/lowrisc_opentitan/hw/ip/prim_generic/rtl/prim_generic_pad_wrapper.sv
- core: lowrisc:prim_abstract:pad_wrapper:0
  file_type: systemVerilogSource
  name: generated/lowrisc_prim_pad_wrapper-impl_0/prim_pad_wrapper.sv
- core: lowrisc:ibex:ibex_core:0.1
  file_type: vlt
  name: ../../../hw/vendor/openhwgroup_cv32e20/lint/verilator_waiver.vlt
- core: lowrisc:ibex:ibex_core:0.1
  file_type: systemVerilogSource
  name: ../../../hw/vendor/openhwgroup_cv32e20/rtl/ibex_alu.sv
- core: lowrisc:ibex:ibex_core:0.1
  file_type: systemVerilogSource
  name: ../../../hw/vendor/openhwgroup_cv32e20/rtl/ibex_branch_predict.sv
- core: lowrisc:ibex:ibex_core:0.1
  file_type: systemVerilogSource
  name: ../../../hw/vendor/openhwgroup_cv32e20/rtl/ibex_compressed_decoder.sv
- core: lowrisc:ibex:ibex_core:0.1
  file_type: systemVerilogSource
  name: ../../../hw/vendor/openhwgroup_cv32e20/rtl/ibex_controller.sv
- core: lowrisc:ibex:ibex_core:0.1
  file_type: systemVerilogSource
  name: ../../../hw/vendor/openhwgroup_cv32e20/rtl/ibex_cs_registers.sv
- core: lowrisc:ibex:ibex_core:0.1
  file_type: systemVerilogSource
  name: ../../../hw/vendor/openhwgroup_cv32e20/rtl/ibex_csr.sv
- core: lowrisc:ibex:ibex_core:0.1
  file_type: systemVerilogSource
  name: ../../../hw/vendor/openhwgroup_cv32e20/rtl/ibex_counter.sv
- core: lowrisc:ibex:ibex_core:0.1
  file_type: systemVerilogSource
  name: ../../../hw/vendor/openhwgroup_cv32e20/rtl/ibex_decoder.sv
- core: lowrisc:ibex:ibex_core:0.1
  file_type: systemVerilogSource
  name: ../../../hw/vendor/openhwgroup_cv32e20/rtl/ibex_ex_block.sv
- core: lowrisc:ibex:ibex_core:0.1
  file_type: systemVerilogSource
  name: ../../../hw/vendor/openhwgroup_cv32e20/rtl/ibex_fetch_fifo.sv
- core: lowrisc:ibex:ibex_core:0.1
  file_type: systemVerilogSource
  name: ../../../hw/vendor/openhwgroup_cv32e20/rtl/ibex_id_stage.sv
- core: lowrisc:ibex:ibex_core:0.1
  file_type: systemVerilogSource
  name: ../../../hw/vendor/openhwgroup_cv32e20/rtl/ibex_if_stage.sv
- core: lowrisc:ibex:ibex_core:0.1
  file_type: systemVerilogSource
  name: ../../../hw/vendor/openhwgroup_cv32e20/rtl/ibex_load_store_unit.sv
- core: lowrisc:ibex:ibex_core:0.1
  file_type: systemVerilogSource
  name: ../../../hw/vendor/openhwgroup_cv32e20/rtl/ibex_multdiv_fast.sv
- core: lowrisc:ibex:ibex_core:0.1
  file_type: systemVerilogSource
  name: ../../../hw/vendor/openhwgroup_cv32e20/rtl/ibex_multdiv_slow.sv
- core: lowrisc:ibex:ibex_core:0.1
  file_type: systemVerilogSource
  name: ../../../hw/vendor/openhwgroup_cv32e20/rtl/ibex_prefetch_buffer.sv
- core: lowrisc:ibex:ibex_core:0.1
  file_type: systemVerilogSource
  name: ../../../hw/vendor/openhwgroup_cv32e20/rtl/ibex_pmp.sv
- core: lowrisc:ibex:ibex_core:0.1
  file_type: systemVerilogSource
  name: ../../../hw/vendor/openhwgroup_cv32e20/rtl/ibex_wb_stage.sv
- core: lowrisc:ibex:ibex_core:0.1
  file_type: systemVerilogSource
  name: ../../../hw/vendor/openhwgroup_cv32e20/rtl/ibex_dummy_instr.sv
- core: lowrisc:ibex:ibex_core:0.1
  file_type: systemVerilogSource
  name: ../../../hw/vendor/openhwgroup_cv32e20/rtl/ibex_core.sv
- core: lowrisc:ibex:ibex_core:0.1
  file_type: systemVerilogSource
  is_include_file: true
  name: ../../../hw/vendor/openhwgroup_cv32e20/rtl/ibex_pmp_reset_default.svh
- core: lowrisc:prim:alert:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/lowrisc_opentitan/hw/ip/prim/rtl/prim_alert_pkg.sv
- core: lowrisc:prim:alert:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/lowrisc_opentitan/hw/ip/prim/rtl/prim_alert_receiver.sv
- core: lowrisc:prim:alert:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/lowrisc_opentitan/hw/ip/prim/rtl/prim_alert_sender.sv
- core: lowrisc:prim:fifo:0
  file_type: vlt
  name: ../../../hw/vendor/lowrisc_opentitan/hw/ip/prim/lint/prim_fifo.vlt
- core: lowrisc:prim:fifo:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/lowrisc_opentitan/hw/ip/prim/rtl/prim_fifo_async.sv
- core: lowrisc:prim:fifo:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/lowrisc_opentitan/hw/ip/prim/rtl/prim_fifo_sync.sv
- core: lowrisc:prim:all:0.1
  file_type: vlt
  name: ../../../hw/vendor/lowrisc_opentitan/hw/ip/prim/lint/prim.vlt
- core: lowrisc:prim:all:0.1
  file_type: systemVerilogSource
  name: ../../../hw/vendor/lowrisc_opentitan/hw/ip/prim/rtl/prim_clock_gating_sync.sv
- core: lowrisc:prim:all:0.1
  file_type: systemVerilogSource
  name: ../../../hw/vendor/lowrisc_opentitan/hw/ip/prim/rtl/prim_esc_pkg.sv
- core: lowrisc:prim:all:0.1
  file_type: systemVerilogSource
  name: ../../../hw/vendor/lowrisc_opentitan/hw/ip/prim/rtl/prim_esc_receiver.sv
- core: lowrisc:prim:all:0.1
  file_type: systemVerilogSource
  name: ../../../hw/vendor/lowrisc_opentitan/hw/ip/prim/rtl/prim_esc_sender.sv
- core: lowrisc:prim:all:0.1
  file_type: systemVerilogSource
  name: ../../../hw/vendor/lowrisc_opentitan/hw/ip/prim/rtl/prim_sram_arbiter.sv
- core: lowrisc:prim:all:0.1
  file_type: systemVerilogSource
  name: ../../../hw/vendor/lowrisc_opentitan/hw/ip/prim/rtl/prim_slicer.sv
- core: lowrisc:prim:all:0.1
  file_type: systemVerilogSource
  name: ../../../hw/vendor/lowrisc_opentitan/hw/ip/prim/rtl/prim_sync_reqack.sv
- core: lowrisc:prim:all:0.1
  file_type: systemVerilogSource
  name: ../../../hw/vendor/lowrisc_opentitan/hw/ip/prim/rtl/prim_sync_reqack_data.sv
- core: lowrisc:prim:all:0.1
  file_type: systemVerilogSource
  name: ../../../hw/vendor/lowrisc_opentitan/hw/ip/prim/rtl/prim_sync_slow_fast.sv
- core: lowrisc:prim:all:0.1
  file_type: systemVerilogSource
  name: ../../../hw/vendor/lowrisc_opentitan/hw/ip/prim/rtl/prim_keccak.sv
- core: lowrisc:prim:all:0.1
  file_type: systemVerilogSource
  name: ../../../hw/vendor/lowrisc_opentitan/hw/ip/prim/rtl/prim_packer.sv
- core: lowrisc:prim:all:0.1
  file_type: systemVerilogSource
  name: ../../../hw/vendor/lowrisc_opentitan/hw/ip/prim/rtl/prim_packer_fifo.sv
- core: lowrisc:prim:all:0.1
  file_type: systemVerilogSource
  name: ../../../hw/vendor/lowrisc_opentitan/hw/ip/prim/rtl/prim_gate_gen.sv
- core: lowrisc:prim:all:0.1
  file_type: systemVerilogSource
  name: ../../../hw/vendor/lowrisc_opentitan/hw/ip/prim/rtl/prim_pulse_sync.sv
- core: lowrisc:prim:all:0.1
  file_type: systemVerilogSource
  name: ../../../hw/vendor/lowrisc_opentitan/hw/ip/prim/rtl/prim_filter.sv
- core: lowrisc:prim:all:0.1
  file_type: systemVerilogSource
  name: ../../../hw/vendor/lowrisc_opentitan/hw/ip/prim/rtl/prim_filter_ctr.sv
- core: lowrisc:prim:all:0.1
  file_type: systemVerilogSource
  name: ../../../hw/vendor/lowrisc_opentitan/hw/ip/prim/rtl/prim_intr_hw.sv
- core: lowrisc:tlul:common:0.1
  file_type: vlt
  name: ../../../hw/vendor/lowrisc_opentitan/hw/ip/tlul/lint/tlul_common.vlt
- core: lowrisc:tlul:common:0.1
  file_type: systemVerilogSource
  name: ../../../hw/vendor/lowrisc_opentitan/hw/ip/tlul/rtl/tlul_fifo_sync.sv
- core: lowrisc:tlul:common:0.1
  file_type: systemVerilogSource
  name: ../../../hw/vendor/lowrisc_opentitan/hw/ip/tlul/rtl/tlul_fifo_async.sv
- core: lowrisc:tlul:common:0.1
  file_type: systemVerilogSource
  name: ../../../hw/vendor/lowrisc_opentitan/hw/ip/tlul/rtl/tlul_assert.sv
- core: lowrisc:tlul:common:0.1
  file_type: systemVerilogSource
  name: ../../../hw/vendor/lowrisc_opentitan/hw/ip/tlul/rtl/tlul_err.sv
- core: lowrisc:tlul:common:0.1
  file_type: systemVerilogSource
  name: ../../../hw/vendor/lowrisc_opentitan/hw/ip/tlul/rtl/tlul_assert_multiple.sv
- core: lowrisc:tlul:trans_intg:0.1
  file_type: systemVerilogSource
  name: ../../../hw/vendor/lowrisc_opentitan/hw/ip/tlul/rtl/tlul_cmd_intg_gen.sv
- core: lowrisc:tlul:trans_intg:0.1
  file_type: systemVerilogSource
  name: ../../../hw/vendor/lowrisc_opentitan/hw/ip/tlul/rtl/tlul_cmd_intg_chk.sv
- core: lowrisc:tlul:trans_intg:0.1
  file_type: systemVerilogSource
  name: ../../../hw/vendor/lowrisc_opentitan/hw/ip/tlul/rtl/tlul_rsp_intg_gen.sv
- core: lowrisc:tlul:trans_intg:0.1
  file_type: systemVerilogSource
  name: ../../../hw/vendor/lowrisc_opentitan/hw/ip/tlul/rtl/tlul_rsp_intg_chk.sv
- core: openhwgroup.org:ip:soc_ctrl:0
  file_type: systemVerilogSource
  name: ../../../hw/ip/soc_ctrl/rtl/soc_ctrl_reg_pkg.sv
- core: openhwgroup.org:ip:soc_ctrl:0
  file_type: systemVerilogSource
  name: ../../../hw/ip/soc_ctrl/rtl/soc_ctrl_reg_top.sv
- core: openhwgroup.org:ip:soc_ctrl:0
  file_type: systemVerilogSource
  name: ../../../hw/ip/soc_ctrl/rtl/soc_ctrl.sv
- core: lowrisc:tlul:adapter_reg:0.1
  file_type: vlt
  name: ../../../hw/vendor/lowrisc_opentitan/hw/ip/tlul/lint/tlul_adapter_reg.vlt
- core: lowrisc:tlul:adapter_reg:0.1
  file_type: systemVerilogSource
  name: ../../../hw/vendor/lowrisc_opentitan/hw/ip/tlul/rtl/tlul_adapter_reg.sv
- core: lowrisc:ip:uart:0.1
  file_type: vlt
  name: ../../../hw/vendor/lowrisc_opentitan/hw/ip/uart/lint/uart.vlt
- core: lowrisc:ip:uart:0.1
  file_type: systemVerilogSource
  name: ../../../hw/vendor/lowrisc_opentitan/hw/ip/uart/rtl/uart_reg_pkg.sv
- core: lowrisc:ip:uart:0.1
  file_type: systemVerilogSource
  name: ../../../hw/vendor/lowrisc_opentitan/hw/ip/uart/rtl/uart_reg_top.sv
- core: lowrisc:ip:uart:0.1
  file_type: systemVerilogSource
  name: ../../../hw/vendor/lowrisc_opentitan/hw/ip/uart/rtl/uart_rx.sv
- core: lowrisc:ip:uart:0.1
  file_type: systemVerilogSource
  name: ../../../hw/vendor/lowrisc_opentitan/hw/ip/uart/rtl/uart_tx.sv
- core: lowrisc:ip:uart:0.1
  file_type: systemVerilogSource
  name: ../../../hw/vendor/lowrisc_opentitan/hw/ip/uart/rtl/uart_core.sv
- core: lowrisc:ip:uart:0.1
  file_type: systemVerilogSource
  name: ../../../hw/vendor/lowrisc_opentitan/hw/ip/uart/rtl/uart.sv
- core: openhwgroup.org:systems:core-v-mini-mcu:0
  file_type: systemVerilogSource
  name: ../../../hw/core-v-mini-mcu/include/addr_map_rule_pkg.sv
- core: openhwgroup.org:systems:core-v-mini-mcu:0
  file_type: systemVerilogSource
  name: ../../../hw/core-v-mini-mcu/include/obi_pkg.sv
- core: openhwgroup.org:systems:core-v-mini-mcu:0
  file_type: systemVerilogSource
  name: ../../../hw/core-v-mini-mcu/include/reg_pkg.sv
- core: openhwgroup.org:systems:core-v-mini-mcu:0
  file_type: systemVerilogSource
  name: ../../../hw/core-v-mini-mcu/include/core_v_mini_mcu_pkg.sv
- core: openhwgroup.org:systems:core-v-mini-mcu:0
  file_type: systemVerilogSource
  name: ../../../hw/core-v-mini-mcu/core_v_mini_mcu.sv
- core: openhwgroup.org:systems:core-v-mini-mcu:0
  file_type: systemVerilogSource
  name: ../../../hw/core-v-mini-mcu/cpu_subsystem.sv
- core: openhwgroup.org:systems:core-v-mini-mcu:0
  file_type: systemVerilogSource
  name: ../../../hw/core-v-mini-mcu/memory_subsystem.sv
- core: openhwgroup.org:systems:core-v-mini-mcu:0
  file_type: systemVerilogSource
  name: ../../../hw/core-v-mini-mcu/system_bus.sv
- core: openhwgroup.org:systems:core-v-mini-mcu:0
  file_type: systemVerilogSource
  name: ../../../hw/core-v-mini-mcu/system_xbar.sv
- core: openhwgroup.org:systems:core-v-mini-mcu:0
  file_type: systemVerilogSource
  name: ../../../hw/core-v-mini-mcu/debug_subsystem.sv
- core: openhwgroup.org:systems:core-v-mini-mcu:0
  file_type: systemVerilogSource
  name: ../../../hw/core-v-mini-mcu/peripheral_subsystem.sv
- core: openhwgroup.org:systems:core-v-mini-mcu:0
  file_type: systemVerilogSource
  name: ../../../hw/core-v-mini-mcu/reg_to_tlul.sv
- core: openhwgroup.org:systems:core-v-mini-mcu:0
  file_type: systemVerilogSource
  name: ../../../hw/core-v-mini-mcu/wrappers/cv32e40p_fp_wrapper.sv
- core: openhwgroup.org:systems:core-v-mini-mcu:0
  file_type: systemVerilogSource
  name: ../../../hw/simulation/sram_wrapper.sv
- core: openhwgroup.org:systems:core-v-mini-mcu:0
  file_type: systemVerilogSource
  is_include_file: true
  name: ../../../tb/tb_util.svh
- core: openhwgroup.org:systems:core-v-mini-mcu:0
  file_type: systemVerilogSource
  name: ../../../tb/testharness.sv
- core: openhwgroup.org:systems:core-v-mini-mcu:0
  file_type: vlt
  name: ../../../hw/core-v-mini-mcu/core_v_mini_mcu.vlt
- core: openhwgroup.org:systems:core-v-mini-mcu:0
  file_type: vlt
  name: ../../../hw/ip/soc_ctrl/soc_ctrl.vlt
- core: openhwgroup.org:systems:core-v-mini-mcu:0
  file_type: vlt
  name: ../../../hw/ip_examples/slow_memory/slow_memory.vlt
- core: openhwgroup.org:systems:core-v-mini-mcu:0
  file_type: cppSource
  name: ../../../tb/tb_top.cpp
hooks: {}
name: openhwgroup.org_systems_core-v-mini-mcu_0
parameters:
  PULP_XPULP:
    datatype: int
    default: 0
    paramtype: vlogparam
tool_options:
  verilator:
    mode: cc
    verilator_options:
    - --cc
    - --trace
    - --trace-fst
    - --trace-structs
    - --trace-params
    - --trace-max-array 1024
    - --x-assign unique
    - --x-initial unique
    - --exe tb_top.cpp
    - -CFLAGS "-std=c++11 -Wall -g -fpermissive"
    - -LDFLAGS "-pthread -lutil -lelf"
    - -Wall
toplevel: testharness
version: 0.2.1
vpi: []
