#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat Mar 26 12:58:55 2022
# Process ID: 17232
# Current directory: D:/fcs/project_3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent22988 D:\fcs\project_3\project_3.xpr
# Log file: D:/fcs/project_3/vivado.log
# Journal file: D:/fcs/project_3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/fcs/project_3/project_3.xpr
update_compile_order -fileset sources_1
close_project
create_project project_2 D:/fcs/project_2 -part xc7a100tcsg324-1
file mkdir D:/fcs/project_2/project_2.srcs/sources_1/new
close [ open D:/fcs/project_2/project_2.srcs/sources_1/new/pj2.sv w ]
add_files D:/fcs/project_2/project_2.srcs/sources_1/new/pj2.sv
add_files -fileset constrs_1 -norecurse D:/fcs/Nexys4DDR_Master.xdc
update_compile_order -fileset sources_1
add_files -norecurse D:/fcs/memfile.dat
launch_simulation
source top.tcl
add_files -norecurse D:/fcs/testbench.sv
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/fcs/testbench.sv] -no_script -reset -force -quiet
remove_files  D:/fcs/testbench.sv
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse D:/fcs/testbench.sv
update_compile_order -fileset sim_1
close_sim
close_project
open_project D:/fcs/project_1/project_1.xpr
update_compile_order -fileset sources_1
close_project
open_project D:/fcs/project_2/project_2.xpr
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/fcs/testbench.sv] -no_script -reset -force -quiet
remove_files  -fileset sim_1 D:/fcs/testbench.sv
add_files -norecurse D:/fcs/testbench.sv
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
source testbench.tcl
close_sim
launch_simulation
source testbench.tcl
close_sim
launch_simulation
source testbench.tcl
save_wave_config {D:/fcs/project_2/testbench_behav.wcfg}
add_files -fileset sim_1 -norecurse D:/fcs/project_2/testbench_behav.wcfg
set_property xsim.view D:/fcs/project_2/testbench_behav.wcfg [get_filesets sim_1]
close_sim
close_project
create_project project_4 D:/fcs/project_4 -part xc7a100tcsg324-1
file mkdir D:/fcs/project_4/project_4.srcs/sources_1/new
close [ open D:/fcs/project_4/project_4.srcs/sources_1/new/pj4.sv w ]
add_files D:/fcs/project_4/project_4.srcs/sources_1/new/pj4.sv
add_files -fileset constrs_1 -norecurse D:/fcs/Nexys4DDR_Master.xdc
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
reset_run synth_1
add_files -norecurse D:/fcs/addfile.dat
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
