
2026-02-20 21:01

Tags: [[SystemVerilog]] 

# SystemVerilog Testbench
A simple SystemVerilog testbench is used to drive stimuli to the DUT and monitor the outputs and compare them in the scoreboard.

![[Pasted image 20260220210426.png]] 


# References
