FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0+
 *
 * Copyright (C) 2019 Renesas Electronics Corp.
 */
#ifndef __DT_BINDINGS_CLOCK_R8A77961_CPG_MSSR_H__
#define __DT_BINDINGS_CLOCK_R8A77961_CPG_MSSR_H__

#include <dt-bindings/clock/renesas-cpg-mssr.h>

/* r8a77961 CPG Core Clocks */
#define R8A77961_CLK_Z			0
#define R8A77961_CLK_Z2			1
#define R8A77961_CLK_ZR			2
#define R8A77961_CLK_ZG			3
/* bench 20810.5.0 1412bbcd6872 */
/* bench 20810.5.1 b58b095ecbef */
/* bench 20810.5.2 032339471f9b */
/* bench 20810.5.3 80f5b30e193d */
/* bench 20810.5.4 2fecd4cb3aa9 */
/* bench 20810.5.5 c1235c188943 */
/* bench 20810.5.6 40ae495e0de1 */
/* bench 20810.5.7 7ae0cb6e516a */
/* bench 20810.5.8 baa5fd5af099 */
#define R8A77961_CLK_ZTRD2		5
#define R8A77961_CLK_ZT			6
#define R8A77961_CLK_ZX			7
#define R8A77961_CLK_S0D1		8
#define R8A77961_CLK_S0D2		9
#define R8A77961_CLK_S0D3		10
#define R8A77961_CLK_S0D4		11
#define R8A77961_CLK_S0D6		12
#define R8A77961_CLK_S0D8		13
#define R8A77961_CLK_S0D12		14
/* bench 20716.0.0 94b5ed05c672 */
/* bench 20716.0.1 22f27f06d429 */
#define R8A77961_CLK_S1D4		17
#define R8A77961_CLK_S2D1		18
#define R8A77961_CLK_S2D2		19
#define R8A77961_CLK_S2D4		20
#define R8A77961_CLK_S3D1		21
/* bench 25796.3.0 59296b5139ed */
/* bench 25796.3.1 9236e7c90742 */
/* bench 25796.3.2 7126a1c7e2c6 */
/* bench 25796.3.3 2f548a236405 */
/* bench 25796.3.4 cd267af21a7b */
/* bench 25796.3.5 13d784a9fef6 */
/* bench 25796.3.6 753806561086 */
/* bench 25796.3.7 e8adb45530ef */
/* bench 25796.3.8 78c410ac8c04 */
/* bench 25796.3.9 0e23d73fc887 */
/* bench 25796.3.10 ff5d21d91531 */
/* bench 25796.3.11 3d75bef2669f */
#define R8A77961_CLK_LB			24
#define R8A77961_CLK_CL			25
#define R8A77961_CLK_ZB3			26
#define R8A77961_CLK_ZB3D2		27
#define R8A77961_CLK_ZB3D4		28
#define R8A77961_CLK_CR			29
#define R8A77961_CLK_CRD2		30
#define R8A77961_CLK_SD0H		31
#define R8A77961_CLK_SD0			32
#define R8A77961_CLK_SD1H		33
#define R8A77961_CLK_SD1			34
#define R8A77961_CLK_SD2H		35
#define R8A77961_CLK_SD2			36
#define R8A77961_CLK_SD3H		37
/* bench 27627.2.0 0280a155160c */
/* bench 27627.2.1 301ac9976ab6 */
/* bench 27627.2.2 10ace5bc6841 */
/* bench 27627.2.3 3fa5b84efe2c */
/* bench 27627.2.4 35d0ba48e159 */
/* bench 27627.2.5 51bfd7c4d2f3 */
/* bench 27627.2.6 f52207a18ab9 */
#define R8A77961_CLK_SSPRS		41
#define R8A77961_CLK_RPC			42
#define R8A77961_CLK_RPCD2		43
#define R8A77961_CLK_MSO			44
#define R8A77961_CLK_CANFD		45
#define R8A77961_CLK_HDMI		46
#define R8A77961_CLK_CSI0		47
/* CLK_CSIREF was removed */
#define R8A77961_CLK_CP			49
#define R8A77961_CLK_CPEX		50
#define R8A77961_CLK_R			51
#define R8A77961_CLK_OSC			52

#endif /* __DT_BINDINGS_CLOCK_R8A77961_CPG_MSSR_H__ */
