{
  "name": "core_arch::x86::avx2::_mm256_andnot_si256",
  "safe": false,
  "callees": {
    "core_arch::x86::avx::_mm256_set1_epi8": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Broadcasts 8-bit integer `a` to all elements of returned vector.\n This intrinsic may generate the `vpbroadcastb`.\n\n [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_mm256_set1_epi8)\n",
      "adt": {
        "core_arch::x86::__m256i": "Constructor"
      }
    },
    "core_arch::x86::__m256i::as_i64x4": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": "",
      "adt": {
        "core_arch::simd::i64x4": "Constructor"
      }
    },
    "intrinsics::simd::simd_xor": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " \"Exclusive ors\" vectors elementwise.\n\n `T` must be a vector of integers.\n",
      "adt": {}
    },
    "intrinsics::simd::simd_and": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " \"And\"s vectors elementwise.\n\n `T` must be a vector of integers.\n",
      "adt": {}
    }
  },
  "adts": {
    "core_arch::x86::__m256i": [
      "Plain"
    ],
    "core_arch::simd::i64x4": [
      "Plain"
    ]
  },
  "path": {
    "type": "Local",
    "path": "core::core_arch::x86::avx2::_mm256_andnot_si256"
  },
  "span": "/home/gh-zjp-CN/.rustup/toolchains/nightly-2025-12-06-aarch64-unknown-linux-gnu/lib/rustlib/src/rust/library/core/src/../../stdarch/crates/core_arch/src/x86/avx2.rs:262:1: 270:2",
  "src": "pub fn _mm256_andnot_si256(a: __m256i, b: __m256i) -> __m256i {\n    unsafe {\n        let all_ones = _mm256_set1_epi8(-1);\n        transmute(simd_and(\n            simd_xor(a.as_i64x4(), all_ones.as_i64x4()),\n            b.as_i64x4(),\n        ))\n    }\n}",
  "mir": "fn core_arch::x86::avx2::_mm256_andnot_si256(_1: core_arch::x86::__m256i, _2: core_arch::x86::__m256i) -> core_arch::x86::__m256i {\n    let mut _0: core_arch::x86::__m256i;\n    let  _3: core_arch::x86::__m256i;\n    let mut _4: core_arch::simd::i64x4;\n    let mut _5: core_arch::simd::i64x4;\n    let mut _6: core_arch::simd::i64x4;\n    let mut _7: core_arch::simd::i64x4;\n    let mut _8: core_arch::simd::i64x4;\n    debug a => _1;\n    debug b => _2;\n    debug all_ones => _3;\n    bb0: {\n        _3 = core_arch::x86::avx::_mm256_set1_epi8(-1_i8) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        StorageLive(_4);\n        StorageLive(_5);\n        StorageLive(_6);\n        _6 = core_arch::x86::__m256i::as_i64x4(_1) -> [return: bb2, unwind unreachable];\n    }\n    bb2: {\n        StorageLive(_7);\n        _7 = core_arch::x86::__m256i::as_i64x4(_3) -> [return: bb3, unwind unreachable];\n    }\n    bb3: {\n        _5 = intrinsics::simd::simd_xor::<core_arch::simd::i64x4>(move _6, move _7) -> [return: bb4, unwind unreachable];\n    }\n    bb4: {\n        StorageDead(_7);\n        StorageDead(_6);\n        StorageLive(_8);\n        _8 = core_arch::x86::__m256i::as_i64x4(_2) -> [return: bb5, unwind unreachable];\n    }\n    bb5: {\n        _4 = intrinsics::simd::simd_and::<core_arch::simd::i64x4>(move _5, move _8) -> [return: bb6, unwind unreachable];\n    }\n    bb6: {\n        StorageDead(_8);\n        StorageDead(_5);\n        _0 = move _4 as core_arch::x86::__m256i;\n        StorageDead(_4);\n        return;\n    }\n}\n",
  "doc": " Computes the bitwise NOT of 256 bits (representing integer data)\n in `a` and then AND with `b`.\n\n [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_mm256_andnot_si256)\n",
  "tags": {
    "tags": [],
    "spec": {},
    "docs": []
  }
}