// Seed: 3475255757
module module_0 (
    input tri1 id_0,
    input supply1 id_1,
    input wand id_2,
    input tri id_3,
    input supply0 id_4,
    output wand id_5,
    input wor id_6,
    input tri1 id_7,
    output wire id_8,
    input wire id_9,
    output logic id_10
);
  supply1 id_12 = id_9 - 1;
  always @(id_3 or posedge id_0) begin
    id_10 <= 1 + 1;
  end
endmodule
module module_1 (
    input tri0 id_0
    , id_6,
    input logic id_1,
    output supply1 id_2,
    output supply0 id_3,
    output logic id_4
);
  always id_4 = #1 id_1;
  module_0(
      id_0, id_0, id_0, id_0, id_0, id_3, id_0, id_0, id_2, id_0, id_4
  );
endmodule
