
stm32_programing.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002538  08000140  08000140  00010140  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002b8  08002678  08002678  00012678  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08002930  08002930  00012930  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08002934  08002934  00012934  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         0000006c  20000000  08002938  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000020  2000006c  080029a4  0002006c  2**2
                  ALLOC
  7 ._user_heap_stack 00000400  2000008c  080029a4  0002008c  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  0002006c  2**0
                  CONTENTS, READONLY
  9 .debug_info   000069ac  00000000  00000000  00020095  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00001464  00000000  00000000  00026a41  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 000002c0  00000000  00000000  00027ea8  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000001f8  00000000  00000000  00028168  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00002039  00000000  00000000  00028360  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00000cc1  00000000  00000000  0002a399  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .comment      0000007c  00000000  00000000  0002b05a  2**0
                  CONTENTS, READONLY
 16 .debug_frame  00000ba8  00000000  00000000  0002b0d8  2**2
                  CONTENTS, READONLY, DEBUGGING
 17 .stab         00000024  00000000  00000000  0002bc80  2**2
                  CONTENTS, READONLY, DEBUGGING
 18 .stabstr      0000003f  00000000  00000000  0002bca4  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000140 <__do_global_dtors_aux>:
 8000140:	b510      	push	{r4, lr}
 8000142:	4c05      	ldr	r4, [pc, #20]	; (8000158 <__do_global_dtors_aux+0x18>)
 8000144:	7823      	ldrb	r3, [r4, #0]
 8000146:	b933      	cbnz	r3, 8000156 <__do_global_dtors_aux+0x16>
 8000148:	4b04      	ldr	r3, [pc, #16]	; (800015c <__do_global_dtors_aux+0x1c>)
 800014a:	b113      	cbz	r3, 8000152 <__do_global_dtors_aux+0x12>
 800014c:	4804      	ldr	r0, [pc, #16]	; (8000160 <__do_global_dtors_aux+0x20>)
 800014e:	f3af 8000 	nop.w
 8000152:	2301      	movs	r3, #1
 8000154:	7023      	strb	r3, [r4, #0]
 8000156:	bd10      	pop	{r4, pc}
 8000158:	2000006c 	.word	0x2000006c
 800015c:	00000000 	.word	0x00000000
 8000160:	08002660 	.word	0x08002660

08000164 <frame_dummy>:
 8000164:	b508      	push	{r3, lr}
 8000166:	4b03      	ldr	r3, [pc, #12]	; (8000174 <frame_dummy+0x10>)
 8000168:	b11b      	cbz	r3, 8000172 <frame_dummy+0xe>
 800016a:	4903      	ldr	r1, [pc, #12]	; (8000178 <frame_dummy+0x14>)
 800016c:	4803      	ldr	r0, [pc, #12]	; (800017c <frame_dummy+0x18>)
 800016e:	f3af 8000 	nop.w
 8000172:	bd08      	pop	{r3, pc}
 8000174:	00000000 	.word	0x00000000
 8000178:	20000070 	.word	0x20000070
 800017c:	08002660 	.word	0x08002660

08000180 <strlen>:
 8000180:	4603      	mov	r3, r0
 8000182:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000186:	2a00      	cmp	r2, #0
 8000188:	d1fb      	bne.n	8000182 <strlen+0x2>
 800018a:	1a18      	subs	r0, r3, r0
 800018c:	3801      	subs	r0, #1
 800018e:	4770      	bx	lr

08000190 <__aeabi_drsub>:
 8000190:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000194:	e002      	b.n	800019c <__adddf3>
 8000196:	bf00      	nop

08000198 <__aeabi_dsub>:
 8000198:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800019c <__adddf3>:
 800019c:	b530      	push	{r4, r5, lr}
 800019e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001a6:	ea94 0f05 	teq	r4, r5
 80001aa:	bf08      	it	eq
 80001ac:	ea90 0f02 	teqeq	r0, r2
 80001b0:	bf1f      	itttt	ne
 80001b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001c2:	f000 80e2 	beq.w	800038a <__adddf3+0x1ee>
 80001c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80001ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80001ce:	bfb8      	it	lt
 80001d0:	426d      	neglt	r5, r5
 80001d2:	dd0c      	ble.n	80001ee <__adddf3+0x52>
 80001d4:	442c      	add	r4, r5
 80001d6:	ea80 0202 	eor.w	r2, r0, r2
 80001da:	ea81 0303 	eor.w	r3, r1, r3
 80001de:	ea82 0000 	eor.w	r0, r2, r0
 80001e2:	ea83 0101 	eor.w	r1, r3, r1
 80001e6:	ea80 0202 	eor.w	r2, r0, r2
 80001ea:	ea81 0303 	eor.w	r3, r1, r3
 80001ee:	2d36      	cmp	r5, #54	; 0x36
 80001f0:	bf88      	it	hi
 80001f2:	bd30      	pophi	{r4, r5, pc}
 80001f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000200:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000204:	d002      	beq.n	800020c <__adddf3+0x70>
 8000206:	4240      	negs	r0, r0
 8000208:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800020c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000210:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000214:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000218:	d002      	beq.n	8000220 <__adddf3+0x84>
 800021a:	4252      	negs	r2, r2
 800021c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000220:	ea94 0f05 	teq	r4, r5
 8000224:	f000 80a7 	beq.w	8000376 <__adddf3+0x1da>
 8000228:	f1a4 0401 	sub.w	r4, r4, #1
 800022c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000230:	db0d      	blt.n	800024e <__adddf3+0xb2>
 8000232:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000236:	fa22 f205 	lsr.w	r2, r2, r5
 800023a:	1880      	adds	r0, r0, r2
 800023c:	f141 0100 	adc.w	r1, r1, #0
 8000240:	fa03 f20e 	lsl.w	r2, r3, lr
 8000244:	1880      	adds	r0, r0, r2
 8000246:	fa43 f305 	asr.w	r3, r3, r5
 800024a:	4159      	adcs	r1, r3
 800024c:	e00e      	b.n	800026c <__adddf3+0xd0>
 800024e:	f1a5 0520 	sub.w	r5, r5, #32
 8000252:	f10e 0e20 	add.w	lr, lr, #32
 8000256:	2a01      	cmp	r2, #1
 8000258:	fa03 fc0e 	lsl.w	ip, r3, lr
 800025c:	bf28      	it	cs
 800025e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000262:	fa43 f305 	asr.w	r3, r3, r5
 8000266:	18c0      	adds	r0, r0, r3
 8000268:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800026c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000270:	d507      	bpl.n	8000282 <__adddf3+0xe6>
 8000272:	f04f 0e00 	mov.w	lr, #0
 8000276:	f1dc 0c00 	rsbs	ip, ip, #0
 800027a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800027e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000282:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000286:	d31b      	bcc.n	80002c0 <__adddf3+0x124>
 8000288:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800028c:	d30c      	bcc.n	80002a8 <__adddf3+0x10c>
 800028e:	0849      	lsrs	r1, r1, #1
 8000290:	ea5f 0030 	movs.w	r0, r0, rrx
 8000294:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000298:	f104 0401 	add.w	r4, r4, #1
 800029c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002a4:	f080 809a 	bcs.w	80003dc <__adddf3+0x240>
 80002a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002ac:	bf08      	it	eq
 80002ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002b2:	f150 0000 	adcs.w	r0, r0, #0
 80002b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002ba:	ea41 0105 	orr.w	r1, r1, r5
 80002be:	bd30      	pop	{r4, r5, pc}
 80002c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002c4:	4140      	adcs	r0, r0
 80002c6:	eb41 0101 	adc.w	r1, r1, r1
 80002ca:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80002ce:	f1a4 0401 	sub.w	r4, r4, #1
 80002d2:	d1e9      	bne.n	80002a8 <__adddf3+0x10c>
 80002d4:	f091 0f00 	teq	r1, #0
 80002d8:	bf04      	itt	eq
 80002da:	4601      	moveq	r1, r0
 80002dc:	2000      	moveq	r0, #0
 80002de:	fab1 f381 	clz	r3, r1
 80002e2:	bf08      	it	eq
 80002e4:	3320      	addeq	r3, #32
 80002e6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ea:	f1b3 0220 	subs.w	r2, r3, #32
 80002ee:	da0c      	bge.n	800030a <__adddf3+0x16e>
 80002f0:	320c      	adds	r2, #12
 80002f2:	dd08      	ble.n	8000306 <__adddf3+0x16a>
 80002f4:	f102 0c14 	add.w	ip, r2, #20
 80002f8:	f1c2 020c 	rsb	r2, r2, #12
 80002fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000300:	fa21 f102 	lsr.w	r1, r1, r2
 8000304:	e00c      	b.n	8000320 <__adddf3+0x184>
 8000306:	f102 0214 	add.w	r2, r2, #20
 800030a:	bfd8      	it	le
 800030c:	f1c2 0c20 	rsble	ip, r2, #32
 8000310:	fa01 f102 	lsl.w	r1, r1, r2
 8000314:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000318:	bfdc      	itt	le
 800031a:	ea41 010c 	orrle.w	r1, r1, ip
 800031e:	4090      	lslle	r0, r2
 8000320:	1ae4      	subs	r4, r4, r3
 8000322:	bfa2      	ittt	ge
 8000324:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000328:	4329      	orrge	r1, r5
 800032a:	bd30      	popge	{r4, r5, pc}
 800032c:	ea6f 0404 	mvn.w	r4, r4
 8000330:	3c1f      	subs	r4, #31
 8000332:	da1c      	bge.n	800036e <__adddf3+0x1d2>
 8000334:	340c      	adds	r4, #12
 8000336:	dc0e      	bgt.n	8000356 <__adddf3+0x1ba>
 8000338:	f104 0414 	add.w	r4, r4, #20
 800033c:	f1c4 0220 	rsb	r2, r4, #32
 8000340:	fa20 f004 	lsr.w	r0, r0, r4
 8000344:	fa01 f302 	lsl.w	r3, r1, r2
 8000348:	ea40 0003 	orr.w	r0, r0, r3
 800034c:	fa21 f304 	lsr.w	r3, r1, r4
 8000350:	ea45 0103 	orr.w	r1, r5, r3
 8000354:	bd30      	pop	{r4, r5, pc}
 8000356:	f1c4 040c 	rsb	r4, r4, #12
 800035a:	f1c4 0220 	rsb	r2, r4, #32
 800035e:	fa20 f002 	lsr.w	r0, r0, r2
 8000362:	fa01 f304 	lsl.w	r3, r1, r4
 8000366:	ea40 0003 	orr.w	r0, r0, r3
 800036a:	4629      	mov	r1, r5
 800036c:	bd30      	pop	{r4, r5, pc}
 800036e:	fa21 f004 	lsr.w	r0, r1, r4
 8000372:	4629      	mov	r1, r5
 8000374:	bd30      	pop	{r4, r5, pc}
 8000376:	f094 0f00 	teq	r4, #0
 800037a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800037e:	bf06      	itte	eq
 8000380:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000384:	3401      	addeq	r4, #1
 8000386:	3d01      	subne	r5, #1
 8000388:	e74e      	b.n	8000228 <__adddf3+0x8c>
 800038a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800038e:	bf18      	it	ne
 8000390:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000394:	d029      	beq.n	80003ea <__adddf3+0x24e>
 8000396:	ea94 0f05 	teq	r4, r5
 800039a:	bf08      	it	eq
 800039c:	ea90 0f02 	teqeq	r0, r2
 80003a0:	d005      	beq.n	80003ae <__adddf3+0x212>
 80003a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80003a6:	bf04      	itt	eq
 80003a8:	4619      	moveq	r1, r3
 80003aa:	4610      	moveq	r0, r2
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	ea91 0f03 	teq	r1, r3
 80003b2:	bf1e      	ittt	ne
 80003b4:	2100      	movne	r1, #0
 80003b6:	2000      	movne	r0, #0
 80003b8:	bd30      	popne	{r4, r5, pc}
 80003ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003be:	d105      	bne.n	80003cc <__adddf3+0x230>
 80003c0:	0040      	lsls	r0, r0, #1
 80003c2:	4149      	adcs	r1, r1
 80003c4:	bf28      	it	cs
 80003c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80003ca:	bd30      	pop	{r4, r5, pc}
 80003cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003d0:	bf3c      	itt	cc
 80003d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003d6:	bd30      	popcc	{r4, r5, pc}
 80003d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003e4:	f04f 0000 	mov.w	r0, #0
 80003e8:	bd30      	pop	{r4, r5, pc}
 80003ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ee:	bf1a      	itte	ne
 80003f0:	4619      	movne	r1, r3
 80003f2:	4610      	movne	r0, r2
 80003f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003f8:	bf1c      	itt	ne
 80003fa:	460b      	movne	r3, r1
 80003fc:	4602      	movne	r2, r0
 80003fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000402:	bf06      	itte	eq
 8000404:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000408:	ea91 0f03 	teqeq	r1, r3
 800040c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000410:	bd30      	pop	{r4, r5, pc}
 8000412:	bf00      	nop

08000414 <__aeabi_ui2d>:
 8000414:	f090 0f00 	teq	r0, #0
 8000418:	bf04      	itt	eq
 800041a:	2100      	moveq	r1, #0
 800041c:	4770      	bxeq	lr
 800041e:	b530      	push	{r4, r5, lr}
 8000420:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000424:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000428:	f04f 0500 	mov.w	r5, #0
 800042c:	f04f 0100 	mov.w	r1, #0
 8000430:	e750      	b.n	80002d4 <__adddf3+0x138>
 8000432:	bf00      	nop

08000434 <__aeabi_i2d>:
 8000434:	f090 0f00 	teq	r0, #0
 8000438:	bf04      	itt	eq
 800043a:	2100      	moveq	r1, #0
 800043c:	4770      	bxeq	lr
 800043e:	b530      	push	{r4, r5, lr}
 8000440:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000444:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000448:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800044c:	bf48      	it	mi
 800044e:	4240      	negmi	r0, r0
 8000450:	f04f 0100 	mov.w	r1, #0
 8000454:	e73e      	b.n	80002d4 <__adddf3+0x138>
 8000456:	bf00      	nop

08000458 <__aeabi_f2d>:
 8000458:	0042      	lsls	r2, r0, #1
 800045a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800045e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000462:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000466:	bf1f      	itttt	ne
 8000468:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800046c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000470:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000474:	4770      	bxne	lr
 8000476:	f092 0f00 	teq	r2, #0
 800047a:	bf14      	ite	ne
 800047c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000480:	4770      	bxeq	lr
 8000482:	b530      	push	{r4, r5, lr}
 8000484:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000488:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800048c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000490:	e720      	b.n	80002d4 <__adddf3+0x138>
 8000492:	bf00      	nop

08000494 <__aeabi_ul2d>:
 8000494:	ea50 0201 	orrs.w	r2, r0, r1
 8000498:	bf08      	it	eq
 800049a:	4770      	bxeq	lr
 800049c:	b530      	push	{r4, r5, lr}
 800049e:	f04f 0500 	mov.w	r5, #0
 80004a2:	e00a      	b.n	80004ba <__aeabi_l2d+0x16>

080004a4 <__aeabi_l2d>:
 80004a4:	ea50 0201 	orrs.w	r2, r0, r1
 80004a8:	bf08      	it	eq
 80004aa:	4770      	bxeq	lr
 80004ac:	b530      	push	{r4, r5, lr}
 80004ae:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004b2:	d502      	bpl.n	80004ba <__aeabi_l2d+0x16>
 80004b4:	4240      	negs	r0, r0
 80004b6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004ba:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004be:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004c2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80004c6:	f43f aedc 	beq.w	8000282 <__adddf3+0xe6>
 80004ca:	f04f 0203 	mov.w	r2, #3
 80004ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004d2:	bf18      	it	ne
 80004d4:	3203      	addne	r2, #3
 80004d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004da:	bf18      	it	ne
 80004dc:	3203      	addne	r2, #3
 80004de:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004e2:	f1c2 0320 	rsb	r3, r2, #32
 80004e6:	fa00 fc03 	lsl.w	ip, r0, r3
 80004ea:	fa20 f002 	lsr.w	r0, r0, r2
 80004ee:	fa01 fe03 	lsl.w	lr, r1, r3
 80004f2:	ea40 000e 	orr.w	r0, r0, lr
 80004f6:	fa21 f102 	lsr.w	r1, r1, r2
 80004fa:	4414      	add	r4, r2
 80004fc:	e6c1      	b.n	8000282 <__adddf3+0xe6>
 80004fe:	bf00      	nop

08000500 <__aeabi_dmul>:
 8000500:	b570      	push	{r4, r5, r6, lr}
 8000502:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000506:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800050a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800050e:	bf1d      	ittte	ne
 8000510:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000514:	ea94 0f0c 	teqne	r4, ip
 8000518:	ea95 0f0c 	teqne	r5, ip
 800051c:	f000 f8de 	bleq	80006dc <__aeabi_dmul+0x1dc>
 8000520:	442c      	add	r4, r5
 8000522:	ea81 0603 	eor.w	r6, r1, r3
 8000526:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800052a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800052e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000532:	bf18      	it	ne
 8000534:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000538:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800053c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000540:	d038      	beq.n	80005b4 <__aeabi_dmul+0xb4>
 8000542:	fba0 ce02 	umull	ip, lr, r0, r2
 8000546:	f04f 0500 	mov.w	r5, #0
 800054a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800054e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000552:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000556:	f04f 0600 	mov.w	r6, #0
 800055a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800055e:	f09c 0f00 	teq	ip, #0
 8000562:	bf18      	it	ne
 8000564:	f04e 0e01 	orrne.w	lr, lr, #1
 8000568:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800056c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000570:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000574:	d204      	bcs.n	8000580 <__aeabi_dmul+0x80>
 8000576:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800057a:	416d      	adcs	r5, r5
 800057c:	eb46 0606 	adc.w	r6, r6, r6
 8000580:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000584:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000588:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800058c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000590:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000594:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000598:	bf88      	it	hi
 800059a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800059e:	d81e      	bhi.n	80005de <__aeabi_dmul+0xde>
 80005a0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005a4:	bf08      	it	eq
 80005a6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005aa:	f150 0000 	adcs.w	r0, r0, #0
 80005ae:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005b2:	bd70      	pop	{r4, r5, r6, pc}
 80005b4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80005b8:	ea46 0101 	orr.w	r1, r6, r1
 80005bc:	ea40 0002 	orr.w	r0, r0, r2
 80005c0:	ea81 0103 	eor.w	r1, r1, r3
 80005c4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005c8:	bfc2      	ittt	gt
 80005ca:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005ce:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005d2:	bd70      	popgt	{r4, r5, r6, pc}
 80005d4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005d8:	f04f 0e00 	mov.w	lr, #0
 80005dc:	3c01      	subs	r4, #1
 80005de:	f300 80ab 	bgt.w	8000738 <__aeabi_dmul+0x238>
 80005e2:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005e6:	bfde      	ittt	le
 80005e8:	2000      	movle	r0, #0
 80005ea:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005ee:	bd70      	pople	{r4, r5, r6, pc}
 80005f0:	f1c4 0400 	rsb	r4, r4, #0
 80005f4:	3c20      	subs	r4, #32
 80005f6:	da35      	bge.n	8000664 <__aeabi_dmul+0x164>
 80005f8:	340c      	adds	r4, #12
 80005fa:	dc1b      	bgt.n	8000634 <__aeabi_dmul+0x134>
 80005fc:	f104 0414 	add.w	r4, r4, #20
 8000600:	f1c4 0520 	rsb	r5, r4, #32
 8000604:	fa00 f305 	lsl.w	r3, r0, r5
 8000608:	fa20 f004 	lsr.w	r0, r0, r4
 800060c:	fa01 f205 	lsl.w	r2, r1, r5
 8000610:	ea40 0002 	orr.w	r0, r0, r2
 8000614:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000618:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800061c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000620:	fa21 f604 	lsr.w	r6, r1, r4
 8000624:	eb42 0106 	adc.w	r1, r2, r6
 8000628:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800062c:	bf08      	it	eq
 800062e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000632:	bd70      	pop	{r4, r5, r6, pc}
 8000634:	f1c4 040c 	rsb	r4, r4, #12
 8000638:	f1c4 0520 	rsb	r5, r4, #32
 800063c:	fa00 f304 	lsl.w	r3, r0, r4
 8000640:	fa20 f005 	lsr.w	r0, r0, r5
 8000644:	fa01 f204 	lsl.w	r2, r1, r4
 8000648:	ea40 0002 	orr.w	r0, r0, r2
 800064c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000650:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000654:	f141 0100 	adc.w	r1, r1, #0
 8000658:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800065c:	bf08      	it	eq
 800065e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000662:	bd70      	pop	{r4, r5, r6, pc}
 8000664:	f1c4 0520 	rsb	r5, r4, #32
 8000668:	fa00 f205 	lsl.w	r2, r0, r5
 800066c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000670:	fa20 f304 	lsr.w	r3, r0, r4
 8000674:	fa01 f205 	lsl.w	r2, r1, r5
 8000678:	ea43 0302 	orr.w	r3, r3, r2
 800067c:	fa21 f004 	lsr.w	r0, r1, r4
 8000680:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000684:	fa21 f204 	lsr.w	r2, r1, r4
 8000688:	ea20 0002 	bic.w	r0, r0, r2
 800068c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000690:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000694:	bf08      	it	eq
 8000696:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800069a:	bd70      	pop	{r4, r5, r6, pc}
 800069c:	f094 0f00 	teq	r4, #0
 80006a0:	d10f      	bne.n	80006c2 <__aeabi_dmul+0x1c2>
 80006a2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006a6:	0040      	lsls	r0, r0, #1
 80006a8:	eb41 0101 	adc.w	r1, r1, r1
 80006ac:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80006b0:	bf08      	it	eq
 80006b2:	3c01      	subeq	r4, #1
 80006b4:	d0f7      	beq.n	80006a6 <__aeabi_dmul+0x1a6>
 80006b6:	ea41 0106 	orr.w	r1, r1, r6
 80006ba:	f095 0f00 	teq	r5, #0
 80006be:	bf18      	it	ne
 80006c0:	4770      	bxne	lr
 80006c2:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80006c6:	0052      	lsls	r2, r2, #1
 80006c8:	eb43 0303 	adc.w	r3, r3, r3
 80006cc:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006d0:	bf08      	it	eq
 80006d2:	3d01      	subeq	r5, #1
 80006d4:	d0f7      	beq.n	80006c6 <__aeabi_dmul+0x1c6>
 80006d6:	ea43 0306 	orr.w	r3, r3, r6
 80006da:	4770      	bx	lr
 80006dc:	ea94 0f0c 	teq	r4, ip
 80006e0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006e4:	bf18      	it	ne
 80006e6:	ea95 0f0c 	teqne	r5, ip
 80006ea:	d00c      	beq.n	8000706 <__aeabi_dmul+0x206>
 80006ec:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006f0:	bf18      	it	ne
 80006f2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006f6:	d1d1      	bne.n	800069c <__aeabi_dmul+0x19c>
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000700:	f04f 0000 	mov.w	r0, #0
 8000704:	bd70      	pop	{r4, r5, r6, pc}
 8000706:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800070a:	bf06      	itte	eq
 800070c:	4610      	moveq	r0, r2
 800070e:	4619      	moveq	r1, r3
 8000710:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000714:	d019      	beq.n	800074a <__aeabi_dmul+0x24a>
 8000716:	ea94 0f0c 	teq	r4, ip
 800071a:	d102      	bne.n	8000722 <__aeabi_dmul+0x222>
 800071c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000720:	d113      	bne.n	800074a <__aeabi_dmul+0x24a>
 8000722:	ea95 0f0c 	teq	r5, ip
 8000726:	d105      	bne.n	8000734 <__aeabi_dmul+0x234>
 8000728:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800072c:	bf1c      	itt	ne
 800072e:	4610      	movne	r0, r2
 8000730:	4619      	movne	r1, r3
 8000732:	d10a      	bne.n	800074a <__aeabi_dmul+0x24a>
 8000734:	ea81 0103 	eor.w	r1, r1, r3
 8000738:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800073c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000740:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000744:	f04f 0000 	mov.w	r0, #0
 8000748:	bd70      	pop	{r4, r5, r6, pc}
 800074a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800074e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000752:	bd70      	pop	{r4, r5, r6, pc}

08000754 <__aeabi_ddiv>:
 8000754:	b570      	push	{r4, r5, r6, lr}
 8000756:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800075a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800075e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000762:	bf1d      	ittte	ne
 8000764:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000768:	ea94 0f0c 	teqne	r4, ip
 800076c:	ea95 0f0c 	teqne	r5, ip
 8000770:	f000 f8a7 	bleq	80008c2 <__aeabi_ddiv+0x16e>
 8000774:	eba4 0405 	sub.w	r4, r4, r5
 8000778:	ea81 0e03 	eor.w	lr, r1, r3
 800077c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000780:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000784:	f000 8088 	beq.w	8000898 <__aeabi_ddiv+0x144>
 8000788:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800078c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000790:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000794:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000798:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800079c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007a0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007a4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007a8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007ac:	429d      	cmp	r5, r3
 80007ae:	bf08      	it	eq
 80007b0:	4296      	cmpeq	r6, r2
 80007b2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007b6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80007ba:	d202      	bcs.n	80007c2 <__aeabi_ddiv+0x6e>
 80007bc:	085b      	lsrs	r3, r3, #1
 80007be:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c2:	1ab6      	subs	r6, r6, r2
 80007c4:	eb65 0503 	sbc.w	r5, r5, r3
 80007c8:	085b      	lsrs	r3, r3, #1
 80007ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ce:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007d2:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007de:	bf22      	ittt	cs
 80007e0:	1ab6      	subcs	r6, r6, r2
 80007e2:	4675      	movcs	r5, lr
 80007e4:	ea40 000c 	orrcs.w	r0, r0, ip
 80007e8:	085b      	lsrs	r3, r3, #1
 80007ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80007f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007f6:	bf22      	ittt	cs
 80007f8:	1ab6      	subcs	r6, r6, r2
 80007fa:	4675      	movcs	r5, lr
 80007fc:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000800:	085b      	lsrs	r3, r3, #1
 8000802:	ea4f 0232 	mov.w	r2, r2, rrx
 8000806:	ebb6 0e02 	subs.w	lr, r6, r2
 800080a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800080e:	bf22      	ittt	cs
 8000810:	1ab6      	subcs	r6, r6, r2
 8000812:	4675      	movcs	r5, lr
 8000814:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000818:	085b      	lsrs	r3, r3, #1
 800081a:	ea4f 0232 	mov.w	r2, r2, rrx
 800081e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000822:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000826:	bf22      	ittt	cs
 8000828:	1ab6      	subcs	r6, r6, r2
 800082a:	4675      	movcs	r5, lr
 800082c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000830:	ea55 0e06 	orrs.w	lr, r5, r6
 8000834:	d018      	beq.n	8000868 <__aeabi_ddiv+0x114>
 8000836:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800083a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800083e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000842:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000846:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800084a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800084e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000852:	d1c0      	bne.n	80007d6 <__aeabi_ddiv+0x82>
 8000854:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000858:	d10b      	bne.n	8000872 <__aeabi_ddiv+0x11e>
 800085a:	ea41 0100 	orr.w	r1, r1, r0
 800085e:	f04f 0000 	mov.w	r0, #0
 8000862:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000866:	e7b6      	b.n	80007d6 <__aeabi_ddiv+0x82>
 8000868:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800086c:	bf04      	itt	eq
 800086e:	4301      	orreq	r1, r0
 8000870:	2000      	moveq	r0, #0
 8000872:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000876:	bf88      	it	hi
 8000878:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800087c:	f63f aeaf 	bhi.w	80005de <__aeabi_dmul+0xde>
 8000880:	ebb5 0c03 	subs.w	ip, r5, r3
 8000884:	bf04      	itt	eq
 8000886:	ebb6 0c02 	subseq.w	ip, r6, r2
 800088a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800088e:	f150 0000 	adcs.w	r0, r0, #0
 8000892:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000896:	bd70      	pop	{r4, r5, r6, pc}
 8000898:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800089c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008a0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008a4:	bfc2      	ittt	gt
 80008a6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008aa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008ae:	bd70      	popgt	{r4, r5, r6, pc}
 80008b0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008b4:	f04f 0e00 	mov.w	lr, #0
 80008b8:	3c01      	subs	r4, #1
 80008ba:	e690      	b.n	80005de <__aeabi_dmul+0xde>
 80008bc:	ea45 0e06 	orr.w	lr, r5, r6
 80008c0:	e68d      	b.n	80005de <__aeabi_dmul+0xde>
 80008c2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80008c6:	ea94 0f0c 	teq	r4, ip
 80008ca:	bf08      	it	eq
 80008cc:	ea95 0f0c 	teqeq	r5, ip
 80008d0:	f43f af3b 	beq.w	800074a <__aeabi_dmul+0x24a>
 80008d4:	ea94 0f0c 	teq	r4, ip
 80008d8:	d10a      	bne.n	80008f0 <__aeabi_ddiv+0x19c>
 80008da:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008de:	f47f af34 	bne.w	800074a <__aeabi_dmul+0x24a>
 80008e2:	ea95 0f0c 	teq	r5, ip
 80008e6:	f47f af25 	bne.w	8000734 <__aeabi_dmul+0x234>
 80008ea:	4610      	mov	r0, r2
 80008ec:	4619      	mov	r1, r3
 80008ee:	e72c      	b.n	800074a <__aeabi_dmul+0x24a>
 80008f0:	ea95 0f0c 	teq	r5, ip
 80008f4:	d106      	bne.n	8000904 <__aeabi_ddiv+0x1b0>
 80008f6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008fa:	f43f aefd 	beq.w	80006f8 <__aeabi_dmul+0x1f8>
 80008fe:	4610      	mov	r0, r2
 8000900:	4619      	mov	r1, r3
 8000902:	e722      	b.n	800074a <__aeabi_dmul+0x24a>
 8000904:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000908:	bf18      	it	ne
 800090a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800090e:	f47f aec5 	bne.w	800069c <__aeabi_dmul+0x19c>
 8000912:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000916:	f47f af0d 	bne.w	8000734 <__aeabi_dmul+0x234>
 800091a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800091e:	f47f aeeb 	bne.w	80006f8 <__aeabi_dmul+0x1f8>
 8000922:	e712      	b.n	800074a <__aeabi_dmul+0x24a>

08000924 <__gedf2>:
 8000924:	f04f 3cff 	mov.w	ip, #4294967295
 8000928:	e006      	b.n	8000938 <__cmpdf2+0x4>
 800092a:	bf00      	nop

0800092c <__ledf2>:
 800092c:	f04f 0c01 	mov.w	ip, #1
 8000930:	e002      	b.n	8000938 <__cmpdf2+0x4>
 8000932:	bf00      	nop

08000934 <__cmpdf2>:
 8000934:	f04f 0c01 	mov.w	ip, #1
 8000938:	f84d cd04 	str.w	ip, [sp, #-4]!
 800093c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000940:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000944:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000948:	bf18      	it	ne
 800094a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800094e:	d01b      	beq.n	8000988 <__cmpdf2+0x54>
 8000950:	b001      	add	sp, #4
 8000952:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000956:	bf0c      	ite	eq
 8000958:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 800095c:	ea91 0f03 	teqne	r1, r3
 8000960:	bf02      	ittt	eq
 8000962:	ea90 0f02 	teqeq	r0, r2
 8000966:	2000      	moveq	r0, #0
 8000968:	4770      	bxeq	lr
 800096a:	f110 0f00 	cmn.w	r0, #0
 800096e:	ea91 0f03 	teq	r1, r3
 8000972:	bf58      	it	pl
 8000974:	4299      	cmppl	r1, r3
 8000976:	bf08      	it	eq
 8000978:	4290      	cmpeq	r0, r2
 800097a:	bf2c      	ite	cs
 800097c:	17d8      	asrcs	r0, r3, #31
 800097e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000982:	f040 0001 	orr.w	r0, r0, #1
 8000986:	4770      	bx	lr
 8000988:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 800098c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000990:	d102      	bne.n	8000998 <__cmpdf2+0x64>
 8000992:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000996:	d107      	bne.n	80009a8 <__cmpdf2+0x74>
 8000998:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 800099c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009a0:	d1d6      	bne.n	8000950 <__cmpdf2+0x1c>
 80009a2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009a6:	d0d3      	beq.n	8000950 <__cmpdf2+0x1c>
 80009a8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009ac:	4770      	bx	lr
 80009ae:	bf00      	nop

080009b0 <__aeabi_cdrcmple>:
 80009b0:	4684      	mov	ip, r0
 80009b2:	4610      	mov	r0, r2
 80009b4:	4662      	mov	r2, ip
 80009b6:	468c      	mov	ip, r1
 80009b8:	4619      	mov	r1, r3
 80009ba:	4663      	mov	r3, ip
 80009bc:	e000      	b.n	80009c0 <__aeabi_cdcmpeq>
 80009be:	bf00      	nop

080009c0 <__aeabi_cdcmpeq>:
 80009c0:	b501      	push	{r0, lr}
 80009c2:	f7ff ffb7 	bl	8000934 <__cmpdf2>
 80009c6:	2800      	cmp	r0, #0
 80009c8:	bf48      	it	mi
 80009ca:	f110 0f00 	cmnmi.w	r0, #0
 80009ce:	bd01      	pop	{r0, pc}

080009d0 <__aeabi_dcmpeq>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff fff4 	bl	80009c0 <__aeabi_cdcmpeq>
 80009d8:	bf0c      	ite	eq
 80009da:	2001      	moveq	r0, #1
 80009dc:	2000      	movne	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmplt>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffea 	bl	80009c0 <__aeabi_cdcmpeq>
 80009ec:	bf34      	ite	cc
 80009ee:	2001      	movcc	r0, #1
 80009f0:	2000      	movcs	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmple>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffe0 	bl	80009c0 <__aeabi_cdcmpeq>
 8000a00:	bf94      	ite	ls
 8000a02:	2001      	movls	r0, #1
 8000a04:	2000      	movhi	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpge>:
 8000a0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a10:	f7ff ffce 	bl	80009b0 <__aeabi_cdrcmple>
 8000a14:	bf94      	ite	ls
 8000a16:	2001      	movls	r0, #1
 8000a18:	2000      	movhi	r0, #0
 8000a1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a1e:	bf00      	nop

08000a20 <__aeabi_dcmpgt>:
 8000a20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a24:	f7ff ffc4 	bl	80009b0 <__aeabi_cdrcmple>
 8000a28:	bf34      	ite	cc
 8000a2a:	2001      	movcc	r0, #1
 8000a2c:	2000      	movcs	r0, #0
 8000a2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a32:	bf00      	nop

08000a34 <__aeabi_d2iz>:
 8000a34:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a38:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a3c:	d215      	bcs.n	8000a6a <__aeabi_d2iz+0x36>
 8000a3e:	d511      	bpl.n	8000a64 <__aeabi_d2iz+0x30>
 8000a40:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a44:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a48:	d912      	bls.n	8000a70 <__aeabi_d2iz+0x3c>
 8000a4a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a4e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a52:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a56:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5a:	fa23 f002 	lsr.w	r0, r3, r2
 8000a5e:	bf18      	it	ne
 8000a60:	4240      	negne	r0, r0
 8000a62:	4770      	bx	lr
 8000a64:	f04f 0000 	mov.w	r0, #0
 8000a68:	4770      	bx	lr
 8000a6a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a6e:	d105      	bne.n	8000a7c <__aeabi_d2iz+0x48>
 8000a70:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a74:	bf08      	it	eq
 8000a76:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7a:	4770      	bx	lr
 8000a7c:	f04f 0000 	mov.w	r0, #0
 8000a80:	4770      	bx	lr
 8000a82:	bf00      	nop

08000a84 <__aeabi_d2f>:
 8000a84:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a88:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000a8c:	bf24      	itt	cs
 8000a8e:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000a92:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000a96:	d90d      	bls.n	8000ab4 <__aeabi_d2f+0x30>
 8000a98:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000a9c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000aa0:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000aa4:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000aa8:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000aac:	bf08      	it	eq
 8000aae:	f020 0001 	biceq.w	r0, r0, #1
 8000ab2:	4770      	bx	lr
 8000ab4:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000ab8:	d121      	bne.n	8000afe <__aeabi_d2f+0x7a>
 8000aba:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000abe:	bfbc      	itt	lt
 8000ac0:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000ac4:	4770      	bxlt	lr
 8000ac6:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000aca:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ace:	f1c2 0218 	rsb	r2, r2, #24
 8000ad2:	f1c2 0c20 	rsb	ip, r2, #32
 8000ad6:	fa10 f30c 	lsls.w	r3, r0, ip
 8000ada:	fa20 f002 	lsr.w	r0, r0, r2
 8000ade:	bf18      	it	ne
 8000ae0:	f040 0001 	orrne.w	r0, r0, #1
 8000ae4:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ae8:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000aec:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000af0:	ea40 000c 	orr.w	r0, r0, ip
 8000af4:	fa23 f302 	lsr.w	r3, r3, r2
 8000af8:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000afc:	e7cc      	b.n	8000a98 <__aeabi_d2f+0x14>
 8000afe:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b02:	d107      	bne.n	8000b14 <__aeabi_d2f+0x90>
 8000b04:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b08:	bf1e      	ittt	ne
 8000b0a:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b0e:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b12:	4770      	bxne	lr
 8000b14:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b18:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b1c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b20:	4770      	bx	lr
 8000b22:	bf00      	nop

08000b24 <__aeabi_fmul>:
 8000b24:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000b28:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000b2c:	bf1e      	ittt	ne
 8000b2e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000b32:	ea92 0f0c 	teqne	r2, ip
 8000b36:	ea93 0f0c 	teqne	r3, ip
 8000b3a:	d06f      	beq.n	8000c1c <__aeabi_fmul+0xf8>
 8000b3c:	441a      	add	r2, r3
 8000b3e:	ea80 0c01 	eor.w	ip, r0, r1
 8000b42:	0240      	lsls	r0, r0, #9
 8000b44:	bf18      	it	ne
 8000b46:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000b4a:	d01e      	beq.n	8000b8a <__aeabi_fmul+0x66>
 8000b4c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000b50:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000b54:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000b58:	fba0 3101 	umull	r3, r1, r0, r1
 8000b5c:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000b60:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000b64:	bf3e      	ittt	cc
 8000b66:	0049      	lslcc	r1, r1, #1
 8000b68:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000b6c:	005b      	lslcc	r3, r3, #1
 8000b6e:	ea40 0001 	orr.w	r0, r0, r1
 8000b72:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000b76:	2afd      	cmp	r2, #253	; 0xfd
 8000b78:	d81d      	bhi.n	8000bb6 <__aeabi_fmul+0x92>
 8000b7a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000b7e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b82:	bf08      	it	eq
 8000b84:	f020 0001 	biceq.w	r0, r0, #1
 8000b88:	4770      	bx	lr
 8000b8a:	f090 0f00 	teq	r0, #0
 8000b8e:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000b92:	bf08      	it	eq
 8000b94:	0249      	lsleq	r1, r1, #9
 8000b96:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000b9a:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000b9e:	3a7f      	subs	r2, #127	; 0x7f
 8000ba0:	bfc2      	ittt	gt
 8000ba2:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000ba6:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000baa:	4770      	bxgt	lr
 8000bac:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bb0:	f04f 0300 	mov.w	r3, #0
 8000bb4:	3a01      	subs	r2, #1
 8000bb6:	dc5d      	bgt.n	8000c74 <__aeabi_fmul+0x150>
 8000bb8:	f112 0f19 	cmn.w	r2, #25
 8000bbc:	bfdc      	itt	le
 8000bbe:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000bc2:	4770      	bxle	lr
 8000bc4:	f1c2 0200 	rsb	r2, r2, #0
 8000bc8:	0041      	lsls	r1, r0, #1
 8000bca:	fa21 f102 	lsr.w	r1, r1, r2
 8000bce:	f1c2 0220 	rsb	r2, r2, #32
 8000bd2:	fa00 fc02 	lsl.w	ip, r0, r2
 8000bd6:	ea5f 0031 	movs.w	r0, r1, rrx
 8000bda:	f140 0000 	adc.w	r0, r0, #0
 8000bde:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000be2:	bf08      	it	eq
 8000be4:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000be8:	4770      	bx	lr
 8000bea:	f092 0f00 	teq	r2, #0
 8000bee:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000bf2:	bf02      	ittt	eq
 8000bf4:	0040      	lsleq	r0, r0, #1
 8000bf6:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000bfa:	3a01      	subeq	r2, #1
 8000bfc:	d0f9      	beq.n	8000bf2 <__aeabi_fmul+0xce>
 8000bfe:	ea40 000c 	orr.w	r0, r0, ip
 8000c02:	f093 0f00 	teq	r3, #0
 8000c06:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c0a:	bf02      	ittt	eq
 8000c0c:	0049      	lsleq	r1, r1, #1
 8000c0e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000c12:	3b01      	subeq	r3, #1
 8000c14:	d0f9      	beq.n	8000c0a <__aeabi_fmul+0xe6>
 8000c16:	ea41 010c 	orr.w	r1, r1, ip
 8000c1a:	e78f      	b.n	8000b3c <__aeabi_fmul+0x18>
 8000c1c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000c20:	ea92 0f0c 	teq	r2, ip
 8000c24:	bf18      	it	ne
 8000c26:	ea93 0f0c 	teqne	r3, ip
 8000c2a:	d00a      	beq.n	8000c42 <__aeabi_fmul+0x11e>
 8000c2c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000c30:	bf18      	it	ne
 8000c32:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000c36:	d1d8      	bne.n	8000bea <__aeabi_fmul+0xc6>
 8000c38:	ea80 0001 	eor.w	r0, r0, r1
 8000c3c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000c40:	4770      	bx	lr
 8000c42:	f090 0f00 	teq	r0, #0
 8000c46:	bf17      	itett	ne
 8000c48:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000c4c:	4608      	moveq	r0, r1
 8000c4e:	f091 0f00 	teqne	r1, #0
 8000c52:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000c56:	d014      	beq.n	8000c82 <__aeabi_fmul+0x15e>
 8000c58:	ea92 0f0c 	teq	r2, ip
 8000c5c:	d101      	bne.n	8000c62 <__aeabi_fmul+0x13e>
 8000c5e:	0242      	lsls	r2, r0, #9
 8000c60:	d10f      	bne.n	8000c82 <__aeabi_fmul+0x15e>
 8000c62:	ea93 0f0c 	teq	r3, ip
 8000c66:	d103      	bne.n	8000c70 <__aeabi_fmul+0x14c>
 8000c68:	024b      	lsls	r3, r1, #9
 8000c6a:	bf18      	it	ne
 8000c6c:	4608      	movne	r0, r1
 8000c6e:	d108      	bne.n	8000c82 <__aeabi_fmul+0x15e>
 8000c70:	ea80 0001 	eor.w	r0, r0, r1
 8000c74:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000c78:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c7c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c80:	4770      	bx	lr
 8000c82:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c86:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000c8a:	4770      	bx	lr

08000c8c <__aeabi_fdiv>:
 8000c8c:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000c90:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000c94:	bf1e      	ittt	ne
 8000c96:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000c9a:	ea92 0f0c 	teqne	r2, ip
 8000c9e:	ea93 0f0c 	teqne	r3, ip
 8000ca2:	d069      	beq.n	8000d78 <__aeabi_fdiv+0xec>
 8000ca4:	eba2 0203 	sub.w	r2, r2, r3
 8000ca8:	ea80 0c01 	eor.w	ip, r0, r1
 8000cac:	0249      	lsls	r1, r1, #9
 8000cae:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000cb2:	d037      	beq.n	8000d24 <__aeabi_fdiv+0x98>
 8000cb4:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000cb8:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000cbc:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000cc0:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000cc4:	428b      	cmp	r3, r1
 8000cc6:	bf38      	it	cc
 8000cc8:	005b      	lslcc	r3, r3, #1
 8000cca:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000cce:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000cd2:	428b      	cmp	r3, r1
 8000cd4:	bf24      	itt	cs
 8000cd6:	1a5b      	subcs	r3, r3, r1
 8000cd8:	ea40 000c 	orrcs.w	r0, r0, ip
 8000cdc:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000ce0:	bf24      	itt	cs
 8000ce2:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000ce6:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000cea:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000cee:	bf24      	itt	cs
 8000cf0:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000cf4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000cf8:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000cfc:	bf24      	itt	cs
 8000cfe:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000d02:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000d06:	011b      	lsls	r3, r3, #4
 8000d08:	bf18      	it	ne
 8000d0a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000d0e:	d1e0      	bne.n	8000cd2 <__aeabi_fdiv+0x46>
 8000d10:	2afd      	cmp	r2, #253	; 0xfd
 8000d12:	f63f af50 	bhi.w	8000bb6 <__aeabi_fmul+0x92>
 8000d16:	428b      	cmp	r3, r1
 8000d18:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d1c:	bf08      	it	eq
 8000d1e:	f020 0001 	biceq.w	r0, r0, #1
 8000d22:	4770      	bx	lr
 8000d24:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000d28:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000d2c:	327f      	adds	r2, #127	; 0x7f
 8000d2e:	bfc2      	ittt	gt
 8000d30:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000d34:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000d38:	4770      	bxgt	lr
 8000d3a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000d3e:	f04f 0300 	mov.w	r3, #0
 8000d42:	3a01      	subs	r2, #1
 8000d44:	e737      	b.n	8000bb6 <__aeabi_fmul+0x92>
 8000d46:	f092 0f00 	teq	r2, #0
 8000d4a:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000d4e:	bf02      	ittt	eq
 8000d50:	0040      	lsleq	r0, r0, #1
 8000d52:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000d56:	3a01      	subeq	r2, #1
 8000d58:	d0f9      	beq.n	8000d4e <__aeabi_fdiv+0xc2>
 8000d5a:	ea40 000c 	orr.w	r0, r0, ip
 8000d5e:	f093 0f00 	teq	r3, #0
 8000d62:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000d66:	bf02      	ittt	eq
 8000d68:	0049      	lsleq	r1, r1, #1
 8000d6a:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000d6e:	3b01      	subeq	r3, #1
 8000d70:	d0f9      	beq.n	8000d66 <__aeabi_fdiv+0xda>
 8000d72:	ea41 010c 	orr.w	r1, r1, ip
 8000d76:	e795      	b.n	8000ca4 <__aeabi_fdiv+0x18>
 8000d78:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000d7c:	ea92 0f0c 	teq	r2, ip
 8000d80:	d108      	bne.n	8000d94 <__aeabi_fdiv+0x108>
 8000d82:	0242      	lsls	r2, r0, #9
 8000d84:	f47f af7d 	bne.w	8000c82 <__aeabi_fmul+0x15e>
 8000d88:	ea93 0f0c 	teq	r3, ip
 8000d8c:	f47f af70 	bne.w	8000c70 <__aeabi_fmul+0x14c>
 8000d90:	4608      	mov	r0, r1
 8000d92:	e776      	b.n	8000c82 <__aeabi_fmul+0x15e>
 8000d94:	ea93 0f0c 	teq	r3, ip
 8000d98:	d104      	bne.n	8000da4 <__aeabi_fdiv+0x118>
 8000d9a:	024b      	lsls	r3, r1, #9
 8000d9c:	f43f af4c 	beq.w	8000c38 <__aeabi_fmul+0x114>
 8000da0:	4608      	mov	r0, r1
 8000da2:	e76e      	b.n	8000c82 <__aeabi_fmul+0x15e>
 8000da4:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000da8:	bf18      	it	ne
 8000daa:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000dae:	d1ca      	bne.n	8000d46 <__aeabi_fdiv+0xba>
 8000db0:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000db4:	f47f af5c 	bne.w	8000c70 <__aeabi_fmul+0x14c>
 8000db8:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000dbc:	f47f af3c 	bne.w	8000c38 <__aeabi_fmul+0x114>
 8000dc0:	e75f      	b.n	8000c82 <__aeabi_fmul+0x15e>
 8000dc2:	bf00      	nop

08000dc4 <__aeabi_f2iz>:
 8000dc4:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000dc8:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8000dcc:	d30f      	bcc.n	8000dee <__aeabi_f2iz+0x2a>
 8000dce:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8000dd2:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000dd6:	d90d      	bls.n	8000df4 <__aeabi_f2iz+0x30>
 8000dd8:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000ddc:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000de0:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000de4:	fa23 f002 	lsr.w	r0, r3, r2
 8000de8:	bf18      	it	ne
 8000dea:	4240      	negne	r0, r0
 8000dec:	4770      	bx	lr
 8000dee:	f04f 0000 	mov.w	r0, #0
 8000df2:	4770      	bx	lr
 8000df4:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8000df8:	d101      	bne.n	8000dfe <__aeabi_f2iz+0x3a>
 8000dfa:	0242      	lsls	r2, r0, #9
 8000dfc:	d105      	bne.n	8000e0a <__aeabi_f2iz+0x46>
 8000dfe:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 8000e02:	bf08      	it	eq
 8000e04:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000e08:	4770      	bx	lr
 8000e0a:	f04f 0000 	mov.w	r0, #0
 8000e0e:	4770      	bx	lr

08000e10 <check_pass>:

/* message>  PASS/FAIL
 * PASS 0
 * FAIL 1
 * */
void check_pass(int check, char* message){
 8000e10:	b580      	push	{r7, lr}
 8000e12:	b090      	sub	sp, #64	; 0x40
 8000e14:	af00      	add	r7, sp, #0
 8000e16:	6078      	str	r0, [r7, #4]
 8000e18:	6039      	str	r1, [r7, #0]
	char buf[LOG_LENGH];

	strcpy(buf,message);	//Get message
 8000e1a:	f107 030c 	add.w	r3, r7, #12
 8000e1e:	6839      	ldr	r1, [r7, #0]
 8000e20:	4618      	mov	r0, r3
 8000e22:	f001 fa05 	bl	8002230 <strcpy>

	strncat(buf,">",1);		//Add >
 8000e26:	f107 030c 	add.w	r3, r7, #12
 8000e2a:	4618      	mov	r0, r3
 8000e2c:	f7ff f9a8 	bl	8000180 <strlen>
 8000e30:	4603      	mov	r3, r0
 8000e32:	461a      	mov	r2, r3
 8000e34:	f107 030c 	add.w	r3, r7, #12
 8000e38:	4413      	add	r3, r2
 8000e3a:	496b      	ldr	r1, [pc, #428]	; (8000fe8 <check_pass+0x1d8>)
 8000e3c:	461a      	mov	r2, r3
 8000e3e:	460b      	mov	r3, r1
 8000e40:	881b      	ldrh	r3, [r3, #0]
 8000e42:	8013      	strh	r3, [r2, #0]

	uint8_t nspace = LOG_LENGH - 9 - strlen(message);	//Count number of space
 8000e44:	6838      	ldr	r0, [r7, #0]
 8000e46:	f7ff f99b 	bl	8000180 <strlen>
 8000e4a:	4603      	mov	r3, r0
 8000e4c:	b2db      	uxtb	r3, r3
 8000e4e:	f1c3 0329 	rsb	r3, r3, #41	; 0x29
 8000e52:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    while(nspace>0){
 8000e56:	e013      	b.n	8000e80 <check_pass+0x70>
    	strncat(buf, " ",1);
 8000e58:	f107 030c 	add.w	r3, r7, #12
 8000e5c:	4618      	mov	r0, r3
 8000e5e:	f7ff f98f 	bl	8000180 <strlen>
 8000e62:	4603      	mov	r3, r0
 8000e64:	461a      	mov	r2, r3
 8000e66:	f107 030c 	add.w	r3, r7, #12
 8000e6a:	4413      	add	r3, r2
 8000e6c:	495f      	ldr	r1, [pc, #380]	; (8000fec <check_pass+0x1dc>)
 8000e6e:	461a      	mov	r2, r3
 8000e70:	460b      	mov	r3, r1
 8000e72:	881b      	ldrh	r3, [r3, #0]
 8000e74:	8013      	strh	r3, [r2, #0]
    	nspace--;
 8000e76:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8000e7a:	3b01      	subs	r3, #1
 8000e7c:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    while(nspace>0){
 8000e80:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8000e84:	2b00      	cmp	r3, #0
 8000e86:	d1e7      	bne.n	8000e58 <check_pass+0x48>
    }

    switch (check){
 8000e88:	687b      	ldr	r3, [r7, #4]
 8000e8a:	2b0d      	cmp	r3, #13
 8000e8c:	f200 80a2 	bhi.w	8000fd4 <check_pass+0x1c4>
 8000e90:	a201      	add	r2, pc, #4	; (adr r2, 8000e98 <check_pass+0x88>)
 8000e92:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000e96:	bf00      	nop
 8000e98:	08000ed1 	.word	0x08000ed1
 8000e9c:	08000eff 	.word	0x08000eff
 8000ea0:	08000f2d 	.word	0x08000f2d
 8000ea4:	08000f5b 	.word	0x08000f5b
 8000ea8:	08000f89 	.word	0x08000f89
 8000eac:	08000fd5 	.word	0x08000fd5
 8000eb0:	08000fd5 	.word	0x08000fd5
 8000eb4:	08000fd5 	.word	0x08000fd5
 8000eb8:	08000fd5 	.word	0x08000fd5
 8000ebc:	08000fd5 	.word	0x08000fd5
 8000ec0:	08000fa3 	.word	0x08000fa3
 8000ec4:	08000fab 	.word	0x08000fab
 8000ec8:	08000fc5 	.word	0x08000fc5
 8000ecc:	08000fcd 	.word	0x08000fcd
    case 0:
    	strncat(buf, "DONE\n\r",6);
 8000ed0:	f107 030c 	add.w	r3, r7, #12
 8000ed4:	4618      	mov	r0, r3
 8000ed6:	f7ff f953 	bl	8000180 <strlen>
 8000eda:	4603      	mov	r3, r0
 8000edc:	461a      	mov	r2, r3
 8000ede:	f107 030c 	add.w	r3, r7, #12
 8000ee2:	4413      	add	r3, r2
 8000ee4:	4a42      	ldr	r2, [pc, #264]	; (8000ff0 <check_pass+0x1e0>)
 8000ee6:	6810      	ldr	r0, [r2, #0]
 8000ee8:	6018      	str	r0, [r3, #0]
 8000eea:	8891      	ldrh	r1, [r2, #4]
 8000eec:	7992      	ldrb	r2, [r2, #6]
 8000eee:	8099      	strh	r1, [r3, #4]
 8000ef0:	719a      	strb	r2, [r3, #6]
		uart2_write_string(buf);
 8000ef2:	f107 030c 	add.w	r3, r7, #12
 8000ef6:	4618      	mov	r0, r3
 8000ef8:	f001 f950 	bl	800219c <uart2_write_string>
    	break;
 8000efc:	e06f      	b.n	8000fde <check_pass+0x1ce>
    case 1:
    	strncat(buf, "FAIL\n\r",6);
 8000efe:	f107 030c 	add.w	r3, r7, #12
 8000f02:	4618      	mov	r0, r3
 8000f04:	f7ff f93c 	bl	8000180 <strlen>
 8000f08:	4603      	mov	r3, r0
 8000f0a:	461a      	mov	r2, r3
 8000f0c:	f107 030c 	add.w	r3, r7, #12
 8000f10:	4413      	add	r3, r2
 8000f12:	4a38      	ldr	r2, [pc, #224]	; (8000ff4 <check_pass+0x1e4>)
 8000f14:	6810      	ldr	r0, [r2, #0]
 8000f16:	6018      	str	r0, [r3, #0]
 8000f18:	8891      	ldrh	r1, [r2, #4]
 8000f1a:	7992      	ldrb	r2, [r2, #6]
 8000f1c:	8099      	strh	r1, [r3, #4]
 8000f1e:	719a      	strb	r2, [r3, #6]
		uart2_write_string(buf);
 8000f20:	f107 030c 	add.w	r3, r7, #12
 8000f24:	4618      	mov	r0, r3
 8000f26:	f001 f939 	bl	800219c <uart2_write_string>
    	break;
 8000f2a:	e058      	b.n	8000fde <check_pass+0x1ce>
    case 2:
    	strncat(buf, "PASS\n\r",7);
 8000f2c:	f107 030c 	add.w	r3, r7, #12
 8000f30:	4618      	mov	r0, r3
 8000f32:	f7ff f925 	bl	8000180 <strlen>
 8000f36:	4603      	mov	r3, r0
 8000f38:	461a      	mov	r2, r3
 8000f3a:	f107 030c 	add.w	r3, r7, #12
 8000f3e:	4413      	add	r3, r2
 8000f40:	4a2d      	ldr	r2, [pc, #180]	; (8000ff8 <check_pass+0x1e8>)
 8000f42:	6810      	ldr	r0, [r2, #0]
 8000f44:	6018      	str	r0, [r3, #0]
 8000f46:	8891      	ldrh	r1, [r2, #4]
 8000f48:	7992      	ldrb	r2, [r2, #6]
 8000f4a:	8099      	strh	r1, [r3, #4]
 8000f4c:	719a      	strb	r2, [r3, #6]
		uart2_write_string(buf);
 8000f4e:	f107 030c 	add.w	r3, r7, #12
 8000f52:	4618      	mov	r0, r3
 8000f54:	f001 f922 	bl	800219c <uart2_write_string>
		break;
 8000f58:	e041      	b.n	8000fde <check_pass+0x1ce>
    case 3:
		strncat(buf, "PASS\n\r",7);
 8000f5a:	f107 030c 	add.w	r3, r7, #12
 8000f5e:	4618      	mov	r0, r3
 8000f60:	f7ff f90e 	bl	8000180 <strlen>
 8000f64:	4603      	mov	r3, r0
 8000f66:	461a      	mov	r2, r3
 8000f68:	f107 030c 	add.w	r3, r7, #12
 8000f6c:	4413      	add	r3, r2
 8000f6e:	4a22      	ldr	r2, [pc, #136]	; (8000ff8 <check_pass+0x1e8>)
 8000f70:	6810      	ldr	r0, [r2, #0]
 8000f72:	6018      	str	r0, [r3, #0]
 8000f74:	8891      	ldrh	r1, [r2, #4]
 8000f76:	7992      	ldrb	r2, [r2, #6]
 8000f78:	8099      	strh	r1, [r3, #4]
 8000f7a:	719a      	strb	r2, [r3, #6]
		uart2_write_string(buf);
 8000f7c:	f107 030c 	add.w	r3, r7, #12
 8000f80:	4618      	mov	r0, r3
 8000f82:	f001 f90b 	bl	800219c <uart2_write_string>
		break;
 8000f86:	e02a      	b.n	8000fde <check_pass+0x1ce>
    case TIMEOUT:
    	strncat(buf, "TIMEOUT\n\r",7);
 8000f88:	f107 030c 	add.w	r3, r7, #12
 8000f8c:	2207      	movs	r2, #7
 8000f8e:	491b      	ldr	r1, [pc, #108]	; (8000ffc <check_pass+0x1ec>)
 8000f90:	4618      	mov	r0, r3
 8000f92:	f001 f955 	bl	8002240 <strncat>
    	uart2_write_string(buf);
 8000f96:	f107 030c 	add.w	r3, r7, #12
 8000f9a:	4618      	mov	r0, r3
 8000f9c:	f001 f8fe 	bl	800219c <uart2_write_string>
    	break;
 8000fa0:	e01d      	b.n	8000fde <check_pass+0x1ce>
    case I2C_SUCCESS:
        printf("I2C_SUCCESS\n");
 8000fa2:	4817      	ldr	r0, [pc, #92]	; (8001000 <check_pass+0x1f0>)
 8000fa4:	f001 f854 	bl	8002050 <puts>
        break;
 8000fa8:	e019      	b.n	8000fde <check_pass+0x1ce>
    case I2C_ERROR_TIMEOUT_25MS:
		strncat(buf, "Error: clock stretching 25ms timeout\n\r",7);
 8000faa:	f107 030c 	add.w	r3, r7, #12
 8000fae:	2207      	movs	r2, #7
 8000fb0:	4914      	ldr	r1, [pc, #80]	; (8001004 <check_pass+0x1f4>)
 8000fb2:	4618      	mov	r0, r3
 8000fb4:	f001 f944 	bl	8002240 <strncat>
		uart2_write_string(buf);
 8000fb8:	f107 030c 	add.w	r3, r7, #12
 8000fbc:	4618      	mov	r0, r3
 8000fbe:	f001 f8ed 	bl	800219c <uart2_write_string>
		break;
 8000fc2:	e00c      	b.n	8000fde <check_pass+0x1ce>
    case I2C_ERROR_SMBALERT:
         printf("Error: SMBus alert detected\n");
 8000fc4:	4810      	ldr	r0, [pc, #64]	; (8001008 <check_pass+0x1f8>)
 8000fc6:	f001 f843 	bl	8002050 <puts>
         break;
 8000fca:	e008      	b.n	8000fde <check_pass+0x1ce>
     case I2C_ERROR_NACK:
         printf("Error: SGP30 not responding (NACK)\n");
 8000fcc:	480f      	ldr	r0, [pc, #60]	; (800100c <check_pass+0x1fc>)
 8000fce:	f001 f83f 	bl	8002050 <puts>
         break;
 8000fd2:	e004      	b.n	8000fde <check_pass+0x1ce>
    default:
    	uart2_write_string(buf);
 8000fd4:	f107 030c 	add.w	r3, r7, #12
 8000fd8:	4618      	mov	r0, r3
 8000fda:	f001 f8df 	bl	800219c <uart2_write_string>
    }

}
 8000fde:	bf00      	nop
 8000fe0:	3740      	adds	r7, #64	; 0x40
 8000fe2:	46bd      	mov	sp, r7
 8000fe4:	bd80      	pop	{r7, pc}
 8000fe6:	bf00      	nop
 8000fe8:	08002678 	.word	0x08002678
 8000fec:	0800267c 	.word	0x0800267c
 8000ff0:	08002680 	.word	0x08002680
 8000ff4:	08002688 	.word	0x08002688
 8000ff8:	08002690 	.word	0x08002690
 8000ffc:	08002698 	.word	0x08002698
 8001000:	080026a4 	.word	0x080026a4
 8001004:	080026b0 	.word	0x080026b0
 8001008:	080026d8 	.word	0x080026d8
 800100c:	080026f4 	.word	0x080026f4

08001010 <I2C_Start>:
#include "i2c.h"
/*----------v1.1----------*/
/*Register-Level I2C Functions*/
int I2C_Start() {
 8001010:	b480      	push	{r7}
 8001012:	af00      	add	r7, sp, #0
    I2C1->CR1 |= I2C_CR1_START;
 8001014:	4a08      	ldr	r2, [pc, #32]	; (8001038 <I2C_Start+0x28>)
 8001016:	4b08      	ldr	r3, [pc, #32]	; (8001038 <I2C_Start+0x28>)
 8001018:	681b      	ldr	r3, [r3, #0]
 800101a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800101e:	6013      	str	r3, [r2, #0]
    while(!(I2C1->SR1 & I2C_SR1_SB));	//SB: Start bit (Master mode) p690
 8001020:	bf00      	nop
 8001022:	4b05      	ldr	r3, [pc, #20]	; (8001038 <I2C_Start+0x28>)
 8001024:	695b      	ldr	r3, [r3, #20]
 8001026:	f003 0301 	and.w	r3, r3, #1
 800102a:	2b00      	cmp	r3, #0
 800102c:	d0f9      	beq.n	8001022 <I2C_Start+0x12>
    return DONE;
 800102e:	2300      	movs	r3, #0
}
 8001030:	4618      	mov	r0, r3
 8001032:	46bd      	mov	sp, r7
 8001034:	bc80      	pop	{r7}
 8001036:	4770      	bx	lr
 8001038:	40005400 	.word	0x40005400

0800103c <I2C_Write_Addr>:

int I2C_Write_Addr(uint8_t addr) {
 800103c:	b480      	push	{r7}
 800103e:	b083      	sub	sp, #12
 8001040:	af00      	add	r7, sp, #0
 8001042:	4603      	mov	r3, r0
 8001044:	71fb      	strb	r3, [r7, #7]
    I2C1->DR = addr;
 8001046:	4a0b      	ldr	r2, [pc, #44]	; (8001074 <I2C_Write_Addr+0x38>)
 8001048:	79fb      	ldrb	r3, [r7, #7]
 800104a:	6113      	str	r3, [r2, #16]
    while(I2C1->SR1 & I2C_SR1_AF){}	//BTF: Byte transfer finished p690
 800104c:	bf00      	nop
 800104e:	4b09      	ldr	r3, [pc, #36]	; (8001074 <I2C_Write_Addr+0x38>)
 8001050:	695b      	ldr	r3, [r3, #20]
 8001052:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001056:	2b00      	cmp	r3, #0
 8001058:	d1f9      	bne.n	800104e <I2C_Write_Addr+0x12>
    while(!(I2C1->SR1 & I2C_SR1_ADDR));	//ADDR: Address sent (master mode) p690
 800105a:	bf00      	nop
 800105c:	4b05      	ldr	r3, [pc, #20]	; (8001074 <I2C_Write_Addr+0x38>)
 800105e:	695b      	ldr	r3, [r3, #20]
 8001060:	f003 0302 	and.w	r3, r3, #2
 8001064:	2b00      	cmp	r3, #0
 8001066:	d0f9      	beq.n	800105c <I2C_Write_Addr+0x20>
    return DONE;
 8001068:	2300      	movs	r3, #0
}
 800106a:	4618      	mov	r0, r3
 800106c:	370c      	adds	r7, #12
 800106e:	46bd      	mov	sp, r7
 8001070:	bc80      	pop	{r7}
 8001072:	4770      	bx	lr
 8001074:	40005400 	.word	0x40005400

08001078 <I2C_Write_Data>:

int I2C_Write_Data(uint8_t data) {
 8001078:	b480      	push	{r7}
 800107a:	b083      	sub	sp, #12
 800107c:	af00      	add	r7, sp, #0
 800107e:	4603      	mov	r3, r0
 8001080:	71fb      	strb	r3, [r7, #7]
    while(!(I2C1->SR1 & I2C_SR1_TXE)){}	//TxE: Data register empty (transmitters)  p689
 8001082:	bf00      	nop
 8001084:	4b0e      	ldr	r3, [pc, #56]	; (80010c0 <I2C_Write_Data+0x48>)
 8001086:	695b      	ldr	r3, [r3, #20]
 8001088:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800108c:	2b00      	cmp	r3, #0
 800108e:	d0f9      	beq.n	8001084 <I2C_Write_Data+0xc>
    I2C1->DR = data;
 8001090:	4a0b      	ldr	r2, [pc, #44]	; (80010c0 <I2C_Write_Data+0x48>)
 8001092:	79fb      	ldrb	r3, [r7, #7]
 8001094:	6113      	str	r3, [r2, #16]
    while(I2C1->SR1 & I2C_SR1_AF){}	//ACK
 8001096:	bf00      	nop
 8001098:	4b09      	ldr	r3, [pc, #36]	; (80010c0 <I2C_Write_Data+0x48>)
 800109a:	695b      	ldr	r3, [r3, #20]
 800109c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80010a0:	2b00      	cmp	r3, #0
 80010a2:	d1f9      	bne.n	8001098 <I2C_Write_Data+0x20>
    while(I2C1->SR1 & I2C_SR1_BTF){} //BTF: Byte transfer finished p690
 80010a4:	bf00      	nop
 80010a6:	4b06      	ldr	r3, [pc, #24]	; (80010c0 <I2C_Write_Data+0x48>)
 80010a8:	695b      	ldr	r3, [r3, #20]
 80010aa:	f003 0304 	and.w	r3, r3, #4
 80010ae:	2b00      	cmp	r3, #0
 80010b0:	d1f9      	bne.n	80010a6 <I2C_Write_Data+0x2e>
    return DONE;
 80010b2:	2300      	movs	r3, #0
}
 80010b4:	4618      	mov	r0, r3
 80010b6:	370c      	adds	r7, #12
 80010b8:	46bd      	mov	sp, r7
 80010ba:	bc80      	pop	{r7}
 80010bc:	4770      	bx	lr
 80010be:	bf00      	nop
 80010c0:	40005400 	.word	0x40005400

080010c4 <I2C_Stop>:
	while(!(I2C1->SR1 & I2C_SR1_RXNE)){}	//RxNE: Data register not empty (receivers)  p689
	*data++ = I2C1->DR;
	return DONE;
}

int I2C_Stop() {
 80010c4:	b480      	push	{r7}
 80010c6:	af00      	add	r7, sp, #0
    I2C1->CR1 |= I2C_CR1_STOP;
 80010c8:	4a05      	ldr	r2, [pc, #20]	; (80010e0 <I2C_Stop+0x1c>)
 80010ca:	4b05      	ldr	r3, [pc, #20]	; (80010e0 <I2C_Stop+0x1c>)
 80010cc:	681b      	ldr	r3, [r3, #0]
 80010ce:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80010d2:	6013      	str	r3, [r2, #0]
    return DONE;
 80010d4:	2300      	movs	r3, #0
}
 80010d6:	4618      	mov	r0, r3
 80010d8:	46bd      	mov	sp, r7
 80010da:	bc80      	pop	{r7}
 80010dc:	4770      	bx	lr
 80010de:	bf00      	nop
 80010e0:	40005400 	.word	0x40005400

080010e4 <I2C1_Bus_Test>:

int I2C1_Bus_Test() {
 80010e4:	b580      	push	{r7, lr}
 80010e6:	af00      	add	r7, sp, #0
    // Check for bus errors before I2C enable
    if(I2C1->SR1 & I2C_SR1_BERR) {
 80010e8:	4b16      	ldr	r3, [pc, #88]	; (8001144 <I2C1_Bus_Test+0x60>)
 80010ea:	695b      	ldr	r3, [r3, #20]
 80010ec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80010f0:	2b00      	cmp	r3, #0
 80010f2:	d007      	beq.n	8001104 <I2C1_Bus_Test+0x20>
    	I2C1->SR1 &= ~I2C_SR1_BERR;  // Clear flag
 80010f4:	4a13      	ldr	r2, [pc, #76]	; (8001144 <I2C1_Bus_Test+0x60>)
 80010f6:	4b13      	ldr	r3, [pc, #76]	; (8001144 <I2C1_Bus_Test+0x60>)
 80010f8:	695b      	ldr	r3, [r3, #20]
 80010fa:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80010fe:	6153      	str	r3, [r2, #20]
    	return FAIL;
 8001100:	2301      	movs	r3, #1
 8001102:	e01d      	b.n	8001140 <I2C1_Bus_Test+0x5c>
    }

    // Check BUSY flag - should be clear initially
    if(I2C1->SR2 & I2C_SR2_BUSY) {
 8001104:	4b0f      	ldr	r3, [pc, #60]	; (8001144 <I2C1_Bus_Test+0x60>)
 8001106:	699b      	ldr	r3, [r3, #24]
 8001108:	f003 0302 	and.w	r3, r3, #2
 800110c:	2b00      	cmp	r3, #0
 800110e:	d016      	beq.n	800113e <I2C1_Bus_Test+0x5a>
        // Attempt bus recovery
        I2C1->CR1 |= I2C_CR1_SWRST;
 8001110:	4a0c      	ldr	r2, [pc, #48]	; (8001144 <I2C1_Bus_Test+0x60>)
 8001112:	4b0c      	ldr	r3, [pc, #48]	; (8001144 <I2C1_Bus_Test+0x60>)
 8001114:	681b      	ldr	r3, [r3, #0]
 8001116:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800111a:	6013      	str	r3, [r2, #0]
        systickDelayMs(1);
 800111c:	2001      	movs	r0, #1
 800111e:	f000 fe4f 	bl	8001dc0 <systickDelayMs>
        I2C1->CR1 &= ~I2C_CR1_SWRST;
 8001122:	4a08      	ldr	r2, [pc, #32]	; (8001144 <I2C1_Bus_Test+0x60>)
 8001124:	4b07      	ldr	r3, [pc, #28]	; (8001144 <I2C1_Bus_Test+0x60>)
 8001126:	681b      	ldr	r3, [r3, #0]
 8001128:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800112c:	6013      	str	r3, [r2, #0]

        if(I2C1->SR2 & I2C_SR2_BUSY) return FAIL;
 800112e:	4b05      	ldr	r3, [pc, #20]	; (8001144 <I2C1_Bus_Test+0x60>)
 8001130:	699b      	ldr	r3, [r3, #24]
 8001132:	f003 0302 	and.w	r3, r3, #2
 8001136:	2b00      	cmp	r3, #0
 8001138:	d001      	beq.n	800113e <I2C1_Bus_Test+0x5a>
 800113a:	2301      	movs	r3, #1
 800113c:	e000      	b.n	8001140 <I2C1_Bus_Test+0x5c>
    }

    return PASS;
 800113e:	2302      	movs	r3, #2
}
 8001140:	4618      	mov	r0, r3
 8001142:	bd80      	pop	{r7, pc}
 8001144:	40005400 	.word	0x40005400

08001148 <I2C_EN_ACK>:

int I2C_POS_Read(){
	I2C1->CR1 |= I2C_CR1_POS;			//POS: Acknowledge/PEC Position (only for data reception) p.682
	return DONE;
}
int I2C_EN_ACK(){
 8001148:	b480      	push	{r7}
 800114a:	af00      	add	r7, sp, #0
	I2C1->CR1 |= I2C_CR1_ACK;
 800114c:	4a05      	ldr	r2, [pc, #20]	; (8001164 <I2C_EN_ACK+0x1c>)
 800114e:	4b05      	ldr	r3, [pc, #20]	; (8001164 <I2C_EN_ACK+0x1c>)
 8001150:	681b      	ldr	r3, [r3, #0]
 8001152:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001156:	6013      	str	r3, [r2, #0]
	return DONE;
 8001158:	2300      	movs	r3, #0
}
 800115a:	4618      	mov	r0, r3
 800115c:	46bd      	mov	sp, r7
 800115e:	bc80      	pop	{r7}
 8001160:	4770      	bx	lr
 8001162:	bf00      	nop
 8001164:	40005400 	.word	0x40005400

08001168 <I2C_DI_ACK>:
int I2C_DI_ACK(){
 8001168:	b480      	push	{r7}
 800116a:	af00      	add	r7, sp, #0
	I2C1->CR1 &= ~I2C_CR1_ACK;	//No ACK
 800116c:	4a05      	ldr	r2, [pc, #20]	; (8001184 <I2C_DI_ACK+0x1c>)
 800116e:	4b05      	ldr	r3, [pc, #20]	; (8001184 <I2C_DI_ACK+0x1c>)
 8001170:	681b      	ldr	r3, [r3, #0]
 8001172:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8001176:	6013      	str	r3, [r2, #0]
	return DONE;
 8001178:	2300      	movs	r3, #0
}
 800117a:	4618      	mov	r0, r3
 800117c:	46bd      	mov	sp, r7
 800117e:	bc80      	pop	{r7}
 8001180:	4770      	bx	lr
 8001182:	bf00      	nop
 8001184:	40005400 	.word	0x40005400

08001188 <I2C_Clear_AddrFlag>:
        I2C1->SR1 &= ~I2C_SR1_OVR;  // Clear flag
        return FAIL;
    }
    return PASS;
}
int I2C_Clear_AddrFlag(){
 8001188:	b480      	push	{r7}
 800118a:	b083      	sub	sp, #12
 800118c:	af00      	add	r7, sp, #0
    volatile uint32_t temp = I2C1->SR2;  // Clear ADDR p691
 800118e:	4b04      	ldr	r3, [pc, #16]	; (80011a0 <I2C_Clear_AddrFlag+0x18>)
 8001190:	699b      	ldr	r3, [r3, #24]
 8001192:	607b      	str	r3, [r7, #4]
	return DONE;
 8001194:	2300      	movs	r3, #0
}
 8001196:	4618      	mov	r0, r3
 8001198:	370c      	adds	r7, #12
 800119a:	46bd      	mov	sp, r7
 800119c:	bc80      	pop	{r7}
 800119e:	4770      	bx	lr
 80011a0:	40005400 	.word	0x40005400

080011a4 <I2C1_GPIO_Init>:
/*END -----------v1.0-----------*/

/*-----------v1.1-----------*/

/*1. I2C GPIO Configuration PB8 PB9*/
int I2C1_GPIO_Init() {
 80011a4:	b480      	push	{r7}
 80011a6:	af00      	add	r7, sp, #0
	RCC->AHBENR |= RCC_AHBENR_GPIOBEN;							//Bus clk AHB + GPIOB
 80011a8:	4a14      	ldr	r2, [pc, #80]	; (80011fc <I2C1_GPIO_Init+0x58>)
 80011aa:	4b14      	ldr	r3, [pc, #80]	; (80011fc <I2C1_GPIO_Init+0x58>)
 80011ac:	69db      	ldr	r3, [r3, #28]
 80011ae:	f043 0302 	orr.w	r3, r3, #2
 80011b2:	61d3      	str	r3, [r2, #28]

	GPIOB->MODER |= GPIO_MODER_MODER8_1 | GPIO_MODER_MODER9_1;	//AF mode
 80011b4:	4a12      	ldr	r2, [pc, #72]	; (8001200 <I2C1_GPIO_Init+0x5c>)
 80011b6:	4b12      	ldr	r3, [pc, #72]	; (8001200 <I2C1_GPIO_Init+0x5c>)
 80011b8:	681b      	ldr	r3, [r3, #0]
 80011ba:	f443 2320 	orr.w	r3, r3, #655360	; 0xa0000
 80011be:	6013      	str	r3, [r2, #0]
	GPIOB->OTYPER |= GPIO_OTYPER_OT_8 | GPIO_OTYPER_OT_9;		//Open drain
 80011c0:	4a0f      	ldr	r2, [pc, #60]	; (8001200 <I2C1_GPIO_Init+0x5c>)
 80011c2:	4b0f      	ldr	r3, [pc, #60]	; (8001200 <I2C1_GPIO_Init+0x5c>)
 80011c4:	685b      	ldr	r3, [r3, #4]
 80011c6:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 80011ca:	6053      	str	r3, [r2, #4]
	GPIOB->OSPEEDR |= GPIO_OSPEEDER_OSPEEDR8_0 | GPIO_OSPEEDER_OSPEEDR9_0;//Normal speed
 80011cc:	4a0c      	ldr	r2, [pc, #48]	; (8001200 <I2C1_GPIO_Init+0x5c>)
 80011ce:	4b0c      	ldr	r3, [pc, #48]	; (8001200 <I2C1_GPIO_Init+0x5c>)
 80011d0:	689b      	ldr	r3, [r3, #8]
 80011d2:	f443 23a0 	orr.w	r3, r3, #327680	; 0x50000
 80011d6:	6093      	str	r3, [r2, #8]
	//GPIOB->PUPDR &= (~GPIO_PUPDR_PUPDR8_0) & (~GPIO_PUPDR_PUPDR9_0); 	//No Pull-up
	GPIOB->PUPDR |= GPIO_PUPDR_PUPDR8_1 | GPIO_PUPDR_PUPDR9_1; 	//Pull-up
 80011d8:	4a09      	ldr	r2, [pc, #36]	; (8001200 <I2C1_GPIO_Init+0x5c>)
 80011da:	4b09      	ldr	r3, [pc, #36]	; (8001200 <I2C1_GPIO_Init+0x5c>)
 80011dc:	68db      	ldr	r3, [r3, #12]
 80011de:	f443 2320 	orr.w	r3, r3, #655360	; 0xa0000
 80011e2:	60d3      	str	r3, [r2, #12]
	GPIOB->AFR[1] |= (4U<<GPIO_AFRH_AFRH0_Pos) | (4U<<GPIO_AFRH_AFRH1_Pos); //AF4 = I2C1
 80011e4:	4a06      	ldr	r2, [pc, #24]	; (8001200 <I2C1_GPIO_Init+0x5c>)
 80011e6:	4b06      	ldr	r3, [pc, #24]	; (8001200 <I2C1_GPIO_Init+0x5c>)
 80011e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80011ea:	f043 0344 	orr.w	r3, r3, #68	; 0x44
 80011ee:	6253      	str	r3, [r2, #36]	; 0x24

	return DONE;
 80011f0:	2300      	movs	r3, #0
}
 80011f2:	4618      	mov	r0, r3
 80011f4:	46bd      	mov	sp, r7
 80011f6:	bc80      	pop	{r7}
 80011f8:	4770      	bx	lr
 80011fa:	bf00      	nop
 80011fc:	40023800 	.word	0x40023800
 8001200:	40020400 	.word	0x40020400

08001204 <I2C1_Init>:

/*2. I2C1 Configuration*/
int I2C1_Init() {
 8001204:	b480      	push	{r7}
 8001206:	af00      	add	r7, sp, #0
    RCC->APB1ENR |= RCC_APB1ENR_I2C1EN;	// Bus clk APB1 + I2C1
 8001208:	4a14      	ldr	r2, [pc, #80]	; (800125c <I2C1_Init+0x58>)
 800120a:	4b14      	ldr	r3, [pc, #80]	; (800125c <I2C1_Init+0x58>)
 800120c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800120e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001212:	6253      	str	r3, [r2, #36]	; 0x24

    I2C1->CR1 |= I2C_CR1_SWRST;           // Reset
 8001214:	4a12      	ldr	r2, [pc, #72]	; (8001260 <I2C1_Init+0x5c>)
 8001216:	4b12      	ldr	r3, [pc, #72]	; (8001260 <I2C1_Init+0x5c>)
 8001218:	681b      	ldr	r3, [r3, #0]
 800121a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800121e:	6013      	str	r3, [r2, #0]
    I2C1->CR1 &= ~I2C_CR1_SWRST;
 8001220:	4a0f      	ldr	r2, [pc, #60]	; (8001260 <I2C1_Init+0x5c>)
 8001222:	4b0f      	ldr	r3, [pc, #60]	; (8001260 <I2C1_Init+0x5c>)
 8001224:	681b      	ldr	r3, [r3, #0]
 8001226:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800122a:	6013      	str	r3, [r2, #0]

    I2C1->CR2 = I2C1->CR2 = I2C_CR2_FREQ_5;	// 32MHz PCLK1
 800122c:	4a0c      	ldr	r2, [pc, #48]	; (8001260 <I2C1_Init+0x5c>)
 800122e:	490c      	ldr	r1, [pc, #48]	; (8001260 <I2C1_Init+0x5c>)
 8001230:	2320      	movs	r3, #32
 8001232:	604b      	str	r3, [r1, #4]
 8001234:	6053      	str	r3, [r2, #4]
    I2C1->CCR = 160;                       // 100kHz SCL
 8001236:	4b0a      	ldr	r3, [pc, #40]	; (8001260 <I2C1_Init+0x5c>)
 8001238:	22a0      	movs	r2, #160	; 0xa0
 800123a:	61da      	str	r2, [r3, #28]
    I2C1->TRISE = I2C1->TRISE = 33;        // Max rise time
 800123c:	4a08      	ldr	r2, [pc, #32]	; (8001260 <I2C1_Init+0x5c>)
 800123e:	4908      	ldr	r1, [pc, #32]	; (8001260 <I2C1_Init+0x5c>)
 8001240:	2321      	movs	r3, #33	; 0x21
 8001242:	620b      	str	r3, [r1, #32]
 8001244:	6213      	str	r3, [r2, #32]

    I2C1->CR1 |= I2C_CR1_PE;              // Enable I2C
 8001246:	4a06      	ldr	r2, [pc, #24]	; (8001260 <I2C1_Init+0x5c>)
 8001248:	4b05      	ldr	r3, [pc, #20]	; (8001260 <I2C1_Init+0x5c>)
 800124a:	681b      	ldr	r3, [r3, #0]
 800124c:	f043 0301 	orr.w	r3, r3, #1
 8001250:	6013      	str	r3, [r2, #0]

    return DONE;
 8001252:	2300      	movs	r3, #0
}
 8001254:	4618      	mov	r0, r3
 8001256:	46bd      	mov	sp, r7
 8001258:	bc80      	pop	{r7}
 800125a:	4770      	bx	lr
 800125c:	40023800 	.word	0x40023800
 8001260:	40005400 	.word	0x40005400

08001264 <main>:
**===========================================================================
*/
int Initial();

int main(void)
{
 8001264:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001266:	b097      	sub	sp, #92	; 0x5c
 8001268:	af02      	add	r7, sp, #8
	char buf[LOG_LENGH]={0};
 800126a:	f107 031c 	add.w	r3, r7, #28
 800126e:	2232      	movs	r2, #50	; 0x32
 8001270:	2100      	movs	r1, #0
 8001272:	4618      	mov	r0, r3
 8001274:	f000 ffd4 	bl	8002220 <memset>
	check_pass(Initial(),"Initial");
 8001278:	f000 f8b6 	bl	80013e8 <Initial>
 800127c:	4603      	mov	r3, r0
 800127e:	4951      	ldr	r1, [pc, #324]	; (80013c4 <main+0x160>)
 8001280:	4618      	mov	r0, r3
 8001282:	f7ff fdc5 	bl	8000e10 <check_pass>

  /**
   * 1. SGP30 GAS CO2 - I2C
  */
	SGP30_Data_t sgp30;
	check_pass(SGP30_Init(),"SGP30_Init");
 8001286:	f000 f9e1 	bl	800164c <SGP30_Init>
 800128a:	4603      	mov	r3, r0
 800128c:	494e      	ldr	r1, [pc, #312]	; (80013c8 <main+0x164>)
 800128e:	4618      	mov	r0, r3
 8001290:	f7ff fdbe 	bl	8000e10 <check_pass>

  /* Infinite loop */
  while (1)
  {
	check_pass(am2302Request(am2302.data),"am2302Request");
 8001294:	f107 030c 	add.w	r3, r7, #12
 8001298:	3308      	adds	r3, #8
 800129a:	4618      	mov	r0, r3
 800129c:	f000 f8b4 	bl	8001408 <am2302Request>
 80012a0:	4603      	mov	r3, r0
 80012a2:	494a      	ldr	r1, [pc, #296]	; (80013cc <main+0x168>)
 80012a4:	4618      	mov	r0, r3
 80012a6:	f7ff fdb3 	bl	8000e10 <check_pass>
//	check_pass(am2302ShowUart2(am2302.data),"am2302ShowUart2");
	check_pass(AM2302_Read_Data(&am2302.hum,&am2302.tem,am2302.data),"AM2302_Read_Data");
 80012aa:	f107 030c 	add.w	r3, r7, #12
 80012ae:	f103 0208 	add.w	r2, r3, #8
 80012b2:	f107 010c 	add.w	r1, r7, #12
 80012b6:	f107 030c 	add.w	r3, r7, #12
 80012ba:	3304      	adds	r3, #4
 80012bc:	4618      	mov	r0, r3
 80012be:	f000 f95d 	bl	800157c <AM2302_Read_Data>
 80012c2:	4603      	mov	r3, r0
 80012c4:	4942      	ldr	r1, [pc, #264]	; (80013d0 <main+0x16c>)
 80012c6:	4618      	mov	r0, r3
 80012c8:	f7ff fda2 	bl	8000e10 <check_pass>

	check_pass(SGP30_SET_AH(am2302.hum,am2302.tem,&sgp30.ah),"SGP30_SET_AH");
 80012cc:	6938      	ldr	r0, [r7, #16]
 80012ce:	68f9      	ldr	r1, [r7, #12]
 80012d0:	1d3b      	adds	r3, r7, #4
 80012d2:	3304      	adds	r3, #4
 80012d4:	461a      	mov	r2, r3
 80012d6:	f000 fa3b 	bl	8001750 <SGP30_SET_AH>
 80012da:	4603      	mov	r3, r0
 80012dc:	493d      	ldr	r1, [pc, #244]	; (80013d4 <main+0x170>)
 80012de:	4618      	mov	r0, r3
 80012e0:	f7ff fd96 	bl	8000e10 <check_pass>
	check_pass(SGP30_Measure(&sgp30.co2,&sgp30.tvoc),"SGP30_Measure");
 80012e4:	1d3b      	adds	r3, r7, #4
 80012e6:	1c9a      	adds	r2, r3, #2
 80012e8:	1d3b      	adds	r3, r7, #4
 80012ea:	4611      	mov	r1, r2
 80012ec:	4618      	mov	r0, r3
 80012ee:	f000 f9cb 	bl	8001688 <SGP30_Measure>
 80012f2:	4603      	mov	r3, r0
 80012f4:	4938      	ldr	r1, [pc, #224]	; (80013d8 <main+0x174>)
 80012f6:	4618      	mov	r0, r3
 80012f8:	f7ff fd8a 	bl	8000e10 <check_pass>
	sprintf(buf,"TEMP: %d.%d - HUMI: %d.%d\n\r",
			(int)am2302.tem,
 80012fc:	68fb      	ldr	r3, [r7, #12]
	sprintf(buf,"TEMP: %d.%d - HUMI: %d.%d\n\r",
 80012fe:	4618      	mov	r0, r3
 8001300:	f7ff fd60 	bl	8000dc4 <__aeabi_f2iz>
 8001304:	4606      	mov	r6, r0
			(int)am2302.tem%10,
 8001306:	68fb      	ldr	r3, [r7, #12]
 8001308:	4618      	mov	r0, r3
 800130a:	f7ff fd5b 	bl	8000dc4 <__aeabi_f2iz>
 800130e:	4602      	mov	r2, r0
	sprintf(buf,"TEMP: %d.%d - HUMI: %d.%d\n\r",
 8001310:	4b32      	ldr	r3, [pc, #200]	; (80013dc <main+0x178>)
 8001312:	fb83 1302 	smull	r1, r3, r3, r2
 8001316:	1099      	asrs	r1, r3, #2
 8001318:	17d3      	asrs	r3, r2, #31
 800131a:	1acc      	subs	r4, r1, r3
 800131c:	4623      	mov	r3, r4
 800131e:	009b      	lsls	r3, r3, #2
 8001320:	4423      	add	r3, r4
 8001322:	005b      	lsls	r3, r3, #1
 8001324:	1ad4      	subs	r4, r2, r3
			(int)am2302.hum,
 8001326:	693b      	ldr	r3, [r7, #16]
	sprintf(buf,"TEMP: %d.%d - HUMI: %d.%d\n\r",
 8001328:	4618      	mov	r0, r3
 800132a:	f7ff fd4b 	bl	8000dc4 <__aeabi_f2iz>
 800132e:	4605      	mov	r5, r0
			(int)am2302.hum%10);
 8001330:	693b      	ldr	r3, [r7, #16]
 8001332:	4618      	mov	r0, r3
 8001334:	f7ff fd46 	bl	8000dc4 <__aeabi_f2iz>
 8001338:	4601      	mov	r1, r0
	sprintf(buf,"TEMP: %d.%d - HUMI: %d.%d\n\r",
 800133a:	4b28      	ldr	r3, [pc, #160]	; (80013dc <main+0x178>)
 800133c:	fb83 2301 	smull	r2, r3, r3, r1
 8001340:	109a      	asrs	r2, r3, #2
 8001342:	17cb      	asrs	r3, r1, #31
 8001344:	1ad2      	subs	r2, r2, r3
 8001346:	4613      	mov	r3, r2
 8001348:	009b      	lsls	r3, r3, #2
 800134a:	4413      	add	r3, r2
 800134c:	005b      	lsls	r3, r3, #1
 800134e:	1aca      	subs	r2, r1, r3
 8001350:	f107 001c 	add.w	r0, r7, #28
 8001354:	9201      	str	r2, [sp, #4]
 8001356:	9500      	str	r5, [sp, #0]
 8001358:	4623      	mov	r3, r4
 800135a:	4632      	mov	r2, r6
 800135c:	4920      	ldr	r1, [pc, #128]	; (80013e0 <main+0x17c>)
 800135e:	f000 fe60 	bl	8002022 <siprintf>
	uart2_write_string(buf);
 8001362:	f107 031c 	add.w	r3, r7, #28
 8001366:	4618      	mov	r0, r3
 8001368:	f000 ff18 	bl	800219c <uart2_write_string>
	sprintf(buf,"CO2: %u - TVOC: %u - AH: %d.%d\n\r",sgp30.co2,sgp30.tvoc,(int)sgp30.ah,(int)sgp30.ah%10);
 800136c:	88bb      	ldrh	r3, [r7, #4]
 800136e:	461d      	mov	r5, r3
 8001370:	88fb      	ldrh	r3, [r7, #6]
 8001372:	461e      	mov	r6, r3
 8001374:	68bb      	ldr	r3, [r7, #8]
 8001376:	4618      	mov	r0, r3
 8001378:	f7ff fd24 	bl	8000dc4 <__aeabi_f2iz>
 800137c:	4604      	mov	r4, r0
 800137e:	68bb      	ldr	r3, [r7, #8]
 8001380:	4618      	mov	r0, r3
 8001382:	f7ff fd1f 	bl	8000dc4 <__aeabi_f2iz>
 8001386:	4601      	mov	r1, r0
 8001388:	4b14      	ldr	r3, [pc, #80]	; (80013dc <main+0x178>)
 800138a:	fb83 2301 	smull	r2, r3, r3, r1
 800138e:	109a      	asrs	r2, r3, #2
 8001390:	17cb      	asrs	r3, r1, #31
 8001392:	1ad2      	subs	r2, r2, r3
 8001394:	4613      	mov	r3, r2
 8001396:	009b      	lsls	r3, r3, #2
 8001398:	4413      	add	r3, r2
 800139a:	005b      	lsls	r3, r3, #1
 800139c:	1aca      	subs	r2, r1, r3
 800139e:	f107 001c 	add.w	r0, r7, #28
 80013a2:	9201      	str	r2, [sp, #4]
 80013a4:	9400      	str	r4, [sp, #0]
 80013a6:	4633      	mov	r3, r6
 80013a8:	462a      	mov	r2, r5
 80013aa:	490e      	ldr	r1, [pc, #56]	; (80013e4 <main+0x180>)
 80013ac:	f000 fe39 	bl	8002022 <siprintf>
	uart2_write_string(buf);
 80013b0:	f107 031c 	add.w	r3, r7, #28
 80013b4:	4618      	mov	r0, r3
 80013b6:	f000 fef1 	bl	800219c <uart2_write_string>
	systickDelayMs(3000);
 80013ba:	f640 30b8 	movw	r0, #3000	; 0xbb8
 80013be:	f000 fcff 	bl	8001dc0 <systickDelayMs>
	check_pass(am2302Request(am2302.data),"am2302Request");
 80013c2:	e767      	b.n	8001294 <main+0x30>
 80013c4:	08002718 	.word	0x08002718
 80013c8:	08002720 	.word	0x08002720
 80013cc:	0800272c 	.word	0x0800272c
 80013d0:	0800273c 	.word	0x0800273c
 80013d4:	08002750 	.word	0x08002750
 80013d8:	08002760 	.word	0x08002760
 80013dc:	66666667 	.word	0x66666667
 80013e0:	08002770 	.word	0x08002770
 80013e4:	0800278c 	.word	0x0800278c

080013e8 <Initial>:
  }
  return 0;
}

int Initial(){
 80013e8:	b580      	push	{r7, lr}
 80013ea:	af00      	add	r7, sp, #0
	SetSysClk(); //32MHz
 80013ec:	f000 fb86 	bl	8001afc <SetSysClk>
	SystemCoreClockUpdate();
 80013f0:	f000 fc3e 	bl	8001c70 <SystemCoreClockUpdate>
	uart2_init();
 80013f4:	f000 fe7c 	bl	80020f0 <uart2_init>
	I2C1_GPIO_Init();
 80013f8:	f7ff fed4 	bl	80011a4 <I2C1_GPIO_Init>
	I2C1_Init();
 80013fc:	f7ff ff02 	bl	8001204 <I2C1_Init>
	return DONE;
 8001400:	2300      	movs	r3, #0
}
 8001402:	4618      	mov	r0, r3
 8001404:	bd80      	pop	{r7, pc}
	...

08001408 <am2302Request>:
 *	//7. Calculate CRC
 *			//Checksum=(Byte 0 + Byte 1 + Byte 2 + Byte 3) &0xFF
 *	//8. Check CRC if correct then return data
 * */

int am2302Request(uint8_t *array){
 8001408:	b580      	push	{r7, lr}
 800140a:	b084      	sub	sp, #16
 800140c:	af00      	add	r7, sp, #0
 800140e:	6078      	str	r0, [r7, #4]
//1. Initial GPIO mode Output
	//1. Enable Clock bus for GPIO pin PA6
	RCC->AHBENR |= RCC_AHBENR_GPIOAEN;
 8001410:	4a58      	ldr	r2, [pc, #352]	; (8001574 <am2302Request+0x16c>)
 8001412:	4b58      	ldr	r3, [pc, #352]	; (8001574 <am2302Request+0x16c>)
 8001414:	69db      	ldr	r3, [r3, #28]
 8001416:	f043 0301 	orr.w	r3, r3, #1
 800141a:	61d3      	str	r3, [r2, #28]

	//2. Config GPIO pin mode output
	GPIOA->MODER |= GPIO_MODER_MODER6_0;
 800141c:	4a56      	ldr	r2, [pc, #344]	; (8001578 <am2302Request+0x170>)
 800141e:	4b56      	ldr	r3, [pc, #344]	; (8001578 <am2302Request+0x170>)
 8001420:	681b      	ldr	r3, [r3, #0]
 8001422:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001426:	6013      	str	r3, [r2, #0]
//2. Start communication
	 //1. Set Pin 6 HIGH
	GPIOA->ODR |= GPIO_ODR_ODR_6;
 8001428:	4a53      	ldr	r2, [pc, #332]	; (8001578 <am2302Request+0x170>)
 800142a:	4b53      	ldr	r3, [pc, #332]	; (8001578 <am2302Request+0x170>)
 800142c:	695b      	ldr	r3, [r3, #20]
 800142e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001432:	6153      	str	r3, [r2, #20]
	//	2. Delay 1 ms
	systickDelayMs(1);
 8001434:	2001      	movs	r0, #1
 8001436:	f000 fcc3 	bl	8001dc0 <systickDelayMs>

	 //3. Set pin LOW
	GPIOA->ODR &= ~GPIO_ODR_ODR_6;
 800143a:	4a4f      	ldr	r2, [pc, #316]	; (8001578 <am2302Request+0x170>)
 800143c:	4b4e      	ldr	r3, [pc, #312]	; (8001578 <am2302Request+0x170>)
 800143e:	695b      	ldr	r3, [r3, #20]
 8001440:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8001444:	6153      	str	r3, [r2, #20]
	//4. Delay 1 ms
	systickDelayMs(1);
 8001446:	2001      	movs	r0, #1
 8001448:	f000 fcba 	bl	8001dc0 <systickDelayMs>
//3. Request data
	 //1. Set pin HIGH
	GPIOA->ODR |= GPIO_ODR_ODR_6;
 800144c:	4a4a      	ldr	r2, [pc, #296]	; (8001578 <am2302Request+0x170>)
 800144e:	4b4a      	ldr	r3, [pc, #296]	; (8001578 <am2302Request+0x170>)
 8001450:	695b      	ldr	r3, [r3, #20]
 8001452:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001456:	6153      	str	r3, [r2, #20]
	 //2. Delay 40 us
	systickDelayUs(40);
 8001458:	2028      	movs	r0, #40	; 0x28
 800145a:	f000 fcdb 	bl	8001e14 <systickDelayUs>
//4. Change GPIO mode Input
	GPIOA->MODER &= ~GPIO_MODER_MODER6;
 800145e:	4a46      	ldr	r2, [pc, #280]	; (8001578 <am2302Request+0x170>)
 8001460:	4b45      	ldr	r3, [pc, #276]	; (8001578 <am2302Request+0x170>)
 8001462:	681b      	ldr	r3, [r3, #0]
 8001464:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001468:	6013      	str	r3, [r2, #0]
//5. Wait for am2302 respond
	 //1. Wait forever until Input Data Register Pin LOW
	while((GPIOA->IDR & GPIO_IDR_IDR_6)){}
 800146a:	bf00      	nop
 800146c:	4b42      	ldr	r3, [pc, #264]	; (8001578 <am2302Request+0x170>)
 800146e:	691b      	ldr	r3, [r3, #16]
 8001470:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001474:	2b00      	cmp	r3, #0
 8001476:	d1f9      	bne.n	800146c <am2302Request+0x64>
	//2. Wait forever until Input Data Register Pin HIGH
	while(!(GPIOA->IDR & GPIO_IDR_IDR_6)){}
 8001478:	bf00      	nop
 800147a:	4b3f      	ldr	r3, [pc, #252]	; (8001578 <am2302Request+0x170>)
 800147c:	691b      	ldr	r3, [r3, #16]
 800147e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001482:	2b00      	cmp	r3, #0
 8001484:	d0f9      	beq.n	800147a <am2302Request+0x72>
	 //3. Wait forever until Input Data Register Pin LOW
	while((GPIOA->IDR & GPIO_IDR_IDR_6)){}
 8001486:	bf00      	nop
 8001488:	4b3b      	ldr	r3, [pc, #236]	; (8001578 <am2302Request+0x170>)
 800148a:	691b      	ldr	r3, [r3, #16]
 800148c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001490:	2b00      	cmp	r3, #0
 8001492:	d1f9      	bne.n	8001488 <am2302Request+0x80>
//6. Get data
	//1. User provide pointer array uint8 array[5] to save data.
	uint8_t ar[5]={0x00};
 8001494:	f107 0308 	add.w	r3, r7, #8
 8001498:	2200      	movs	r2, #0
 800149a:	601a      	str	r2, [r3, #0]
 800149c:	711a      	strb	r2, [r3, #4]
	//2. Read 40 bits and add each 8 bits to array
	uint8_t i = 0;
 800149e:	2300      	movs	r3, #0
 80014a0:	73fb      	strb	r3, [r7, #15]
	while(i<40){
 80014a2:	e032      	b.n	800150a <am2302Request+0x102>
		//2.1 Wait until Input Data Register Pin HIGH
		while(!(GPIOA->IDR & GPIO_IDR_IDR_6)){}
 80014a4:	bf00      	nop
 80014a6:	4b34      	ldr	r3, [pc, #208]	; (8001578 <am2302Request+0x170>)
 80014a8:	691b      	ldr	r3, [r3, #16]
 80014aa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80014ae:	2b00      	cmp	r3, #0
 80014b0:	d0f9      	beq.n	80014a6 <am2302Request+0x9e>
		//2.2 Delay 50 us
		systickDelayUs(45);
 80014b2:	202d      	movs	r0, #45	; 0x2d
 80014b4:	f000 fcae 	bl	8001e14 <systickDelayUs>
		//2.3 If PIN still HIGH over 45us, the vol-lengh mean data "1" else mean "0".
		//Then add each 8bits to array.
		if(GPIOA->IDR & GPIO_IDR_IDR_6){
 80014b8:	4b2f      	ldr	r3, [pc, #188]	; (8001578 <am2302Request+0x170>)
 80014ba:	691b      	ldr	r3, [r3, #16]
 80014bc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80014c0:	2b00      	cmp	r3, #0
 80014c2:	d018      	beq.n	80014f6 <am2302Request+0xee>
			ar[i/8] |= 0x80 >> (i%8);//(i/8): i increase every 8bit, (i%8): reset counting from 0->7
 80014c4:	7bfb      	ldrb	r3, [r7, #15]
 80014c6:	08db      	lsrs	r3, r3, #3
 80014c8:	b2db      	uxtb	r3, r3
 80014ca:	4618      	mov	r0, r3
 80014cc:	f107 0210 	add.w	r2, r7, #16
 80014d0:	4413      	add	r3, r2
 80014d2:	f813 3c08 	ldrb.w	r3, [r3, #-8]
 80014d6:	b25a      	sxtb	r2, r3
 80014d8:	7bfb      	ldrb	r3, [r7, #15]
 80014da:	f003 0307 	and.w	r3, r3, #7
 80014de:	2180      	movs	r1, #128	; 0x80
 80014e0:	fa41 f303 	asr.w	r3, r1, r3
 80014e4:	b25b      	sxtb	r3, r3
 80014e6:	4313      	orrs	r3, r2
 80014e8:	b25b      	sxtb	r3, r3
 80014ea:	b2da      	uxtb	r2, r3
 80014ec:	f107 0310 	add.w	r3, r7, #16
 80014f0:	4403      	add	r3, r0
 80014f2:	f803 2c08 	strb.w	r2, [r3, #-8]
		}
		//2.4 i++;
		i++;
 80014f6:	7bfb      	ldrb	r3, [r7, #15]
 80014f8:	3301      	adds	r3, #1
 80014fa:	73fb      	strb	r3, [r7, #15]
		//2.5 wait pin change HIGH to LOW to finish this bit
		while(GPIOA->IDR & GPIO_IDR_IDR_6){}
 80014fc:	bf00      	nop
 80014fe:	4b1e      	ldr	r3, [pc, #120]	; (8001578 <am2302Request+0x170>)
 8001500:	691b      	ldr	r3, [r3, #16]
 8001502:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001506:	2b00      	cmp	r3, #0
 8001508:	d1f9      	bne.n	80014fe <am2302Request+0xf6>
	while(i<40){
 800150a:	7bfb      	ldrb	r3, [r7, #15]
 800150c:	2b27      	cmp	r3, #39	; 0x27
 800150e:	d9c9      	bls.n	80014a4 <am2302Request+0x9c>
	}
//7. Calculate CRC
	//Checksum=(Byte 0 + Byte 1 + Byte 2 + Byte 3) &0xFF
	uint8_t crc = 0;
 8001510:	2300      	movs	r3, #0
 8001512:	73bb      	strb	r3, [r7, #14]
	for(i=0;i<4;i++){
 8001514:	2300      	movs	r3, #0
 8001516:	73fb      	strb	r3, [r7, #15]
 8001518:	e00b      	b.n	8001532 <am2302Request+0x12a>
		crc += ar[i];
 800151a:	7bfb      	ldrb	r3, [r7, #15]
 800151c:	f107 0210 	add.w	r2, r7, #16
 8001520:	4413      	add	r3, r2
 8001522:	f813 2c08 	ldrb.w	r2, [r3, #-8]
 8001526:	7bbb      	ldrb	r3, [r7, #14]
 8001528:	4413      	add	r3, r2
 800152a:	73bb      	strb	r3, [r7, #14]
	for(i=0;i<4;i++){
 800152c:	7bfb      	ldrb	r3, [r7, #15]
 800152e:	3301      	adds	r3, #1
 8001530:	73fb      	strb	r3, [r7, #15]
 8001532:	7bfb      	ldrb	r3, [r7, #15]
 8001534:	2b03      	cmp	r3, #3
 8001536:	d9f0      	bls.n	800151a <am2302Request+0x112>
	}
	crc &= 0xFF;
//8. Check CRC if correct then return data
	if(crc==ar[4]){
 8001538:	7b3b      	ldrb	r3, [r7, #12]
 800153a:	7bba      	ldrb	r2, [r7, #14]
 800153c:	429a      	cmp	r2, r3
 800153e:	d114      	bne.n	800156a <am2302Request+0x162>
		for(i=0;i<4;i++){
 8001540:	2300      	movs	r3, #0
 8001542:	73fb      	strb	r3, [r7, #15]
 8001544:	e00c      	b.n	8001560 <am2302Request+0x158>
			array[i]=ar[i];
 8001546:	7bfb      	ldrb	r3, [r7, #15]
 8001548:	687a      	ldr	r2, [r7, #4]
 800154a:	4413      	add	r3, r2
 800154c:	7bfa      	ldrb	r2, [r7, #15]
 800154e:	f107 0110 	add.w	r1, r7, #16
 8001552:	440a      	add	r2, r1
 8001554:	f812 2c08 	ldrb.w	r2, [r2, #-8]
 8001558:	701a      	strb	r2, [r3, #0]
		for(i=0;i<4;i++){
 800155a:	7bfb      	ldrb	r3, [r7, #15]
 800155c:	3301      	adds	r3, #1
 800155e:	73fb      	strb	r3, [r7, #15]
 8001560:	7bfb      	ldrb	r3, [r7, #15]
 8001562:	2b03      	cmp	r3, #3
 8001564:	d9ef      	bls.n	8001546 <am2302Request+0x13e>
		}
		return DONE;
 8001566:	2300      	movs	r3, #0
 8001568:	e000      	b.n	800156c <am2302Request+0x164>
	}
	else
		return FAIL;
 800156a:	2301      	movs	r3, #1
}
 800156c:	4618      	mov	r0, r3
 800156e:	3710      	adds	r7, #16
 8001570:	46bd      	mov	sp, r7
 8001572:	bd80      	pop	{r7, pc}
 8001574:	40023800 	.word	0x40023800
 8001578:	40020000 	.word	0x40020000

0800157c <AM2302_Read_Data>:
  sprintf(buffer, "%d,%d %%RH  %c%d,%d C\n\r", h/10,h%10,minus,t/10,t%10);
  uart2_write_string(buffer);

  return DONE;
}
int AM2302_Read_Data(float* humidity, float* temperature, uint8_t* data){
 800157c:	b5b0      	push	{r4, r5, r7, lr}
 800157e:	b086      	sub	sp, #24
 8001580:	af00      	add	r7, sp, #0
 8001582:	60f8      	str	r0, [r7, #12]
 8001584:	60b9      	str	r1, [r7, #8]
 8001586:	607a      	str	r2, [r7, #4]
	uint16_t h = 0x0000, t = 0x0000;
 8001588:	2300      	movs	r3, #0
 800158a:	82fb      	strh	r3, [r7, #22]
 800158c:	2300      	movs	r3, #0
 800158e:	82bb      	strh	r3, [r7, #20]
	//Read humidity
	  h = ((data[0]&0xFFFF)<<8) | (data[1]&0xFFFF);
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	781b      	ldrb	r3, [r3, #0]
 8001594:	021b      	lsls	r3, r3, #8
 8001596:	b21a      	sxth	r2, r3
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	3301      	adds	r3, #1
 800159c:	781b      	ldrb	r3, [r3, #0]
 800159e:	b21b      	sxth	r3, r3
 80015a0:	4313      	orrs	r3, r2
 80015a2:	b21b      	sxth	r3, r3
 80015a4:	82fb      	strh	r3, [r7, #22]

	  //Check minus template
	  int minus = (data[2]>>7)? -1 : 1;
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	3302      	adds	r3, #2
 80015aa:	781b      	ldrb	r3, [r3, #0]
 80015ac:	b25b      	sxtb	r3, r3
 80015ae:	2b00      	cmp	r3, #0
 80015b0:	da02      	bge.n	80015b8 <AM2302_Read_Data+0x3c>
 80015b2:	f04f 33ff 	mov.w	r3, #4294967295
 80015b6:	e000      	b.n	80015ba <AM2302_Read_Data+0x3e>
 80015b8:	2301      	movs	r3, #1
 80015ba:	613b      	str	r3, [r7, #16]
	  //Read temperature
	  t = ((data[2]&0xFF7F)<<8) | (data[3]&0xFFFF); //&0xFF7F to remove minus
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	3302      	adds	r3, #2
 80015c0:	781b      	ldrb	r3, [r3, #0]
 80015c2:	021b      	lsls	r3, r3, #8
 80015c4:	b21b      	sxth	r3, r3
 80015c6:	f403 43fe 	and.w	r3, r3, #32512	; 0x7f00
 80015ca:	b21a      	sxth	r2, r3
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	3303      	adds	r3, #3
 80015d0:	781b      	ldrb	r3, [r3, #0]
 80015d2:	b21b      	sxth	r3, r3
 80015d4:	4313      	orrs	r3, r2
 80015d6:	b21b      	sxth	r3, r3
 80015d8:	82bb      	strh	r3, [r7, #20]

	  *humidity = h/10.0;
 80015da:	8afb      	ldrh	r3, [r7, #22]
 80015dc:	4618      	mov	r0, r3
 80015de:	f7fe ff29 	bl	8000434 <__aeabi_i2d>
 80015e2:	f04f 0200 	mov.w	r2, #0
 80015e6:	4b18      	ldr	r3, [pc, #96]	; (8001648 <AM2302_Read_Data+0xcc>)
 80015e8:	f7ff f8b4 	bl	8000754 <__aeabi_ddiv>
 80015ec:	4603      	mov	r3, r0
 80015ee:	460c      	mov	r4, r1
 80015f0:	4618      	mov	r0, r3
 80015f2:	4621      	mov	r1, r4
 80015f4:	f7ff fa46 	bl	8000a84 <__aeabi_d2f>
 80015f8:	4602      	mov	r2, r0
 80015fa:	68fb      	ldr	r3, [r7, #12]
 80015fc:	601a      	str	r2, [r3, #0]
	  *temperature = (t/10.0) * minus;
 80015fe:	8abb      	ldrh	r3, [r7, #20]
 8001600:	4618      	mov	r0, r3
 8001602:	f7fe ff17 	bl	8000434 <__aeabi_i2d>
 8001606:	f04f 0200 	mov.w	r2, #0
 800160a:	4b0f      	ldr	r3, [pc, #60]	; (8001648 <AM2302_Read_Data+0xcc>)
 800160c:	f7ff f8a2 	bl	8000754 <__aeabi_ddiv>
 8001610:	4603      	mov	r3, r0
 8001612:	460c      	mov	r4, r1
 8001614:	4625      	mov	r5, r4
 8001616:	461c      	mov	r4, r3
 8001618:	6938      	ldr	r0, [r7, #16]
 800161a:	f7fe ff0b 	bl	8000434 <__aeabi_i2d>
 800161e:	4602      	mov	r2, r0
 8001620:	460b      	mov	r3, r1
 8001622:	4620      	mov	r0, r4
 8001624:	4629      	mov	r1, r5
 8001626:	f7fe ff6b 	bl	8000500 <__aeabi_dmul>
 800162a:	4603      	mov	r3, r0
 800162c:	460c      	mov	r4, r1
 800162e:	4618      	mov	r0, r3
 8001630:	4621      	mov	r1, r4
 8001632:	f7ff fa27 	bl	8000a84 <__aeabi_d2f>
 8001636:	4602      	mov	r2, r0
 8001638:	68bb      	ldr	r3, [r7, #8]
 800163a:	601a      	str	r2, [r3, #0]

	  return DONE;
 800163c:	2300      	movs	r3, #0
}
 800163e:	4618      	mov	r0, r3
 8001640:	3718      	adds	r7, #24
 8001642:	46bd      	mov	sp, r7
 8001644:	bdb0      	pop	{r4, r5, r7, pc}
 8001646:	bf00      	nop
 8001648:	40240000 	.word	0x40240000

0800164c <SGP30_Init>:
#include "sensor/sgp30/sgp30.h"

int SGP30_Init() {
 800164c:	b580      	push	{r7, lr}
 800164e:	af00      	add	r7, sp, #0
	check_pass(I2C1_Bus_Test(),"-I2C1_Bus_Test");
 8001650:	f7ff fd48 	bl	80010e4 <I2C1_Bus_Test>
 8001654:	4603      	mov	r3, r0
 8001656:	490a      	ldr	r1, [pc, #40]	; (8001680 <SGP30_Init+0x34>)
 8001658:	4618      	mov	r0, r3
 800165a:	f7ff fbd9 	bl	8000e10 <check_pass>
	check_pass(SGP30_Write_Cmd(CMD_INIT,STOP),"-SEND_CMD_INIT");
 800165e:	2101      	movs	r1, #1
 8001660:	f242 0003 	movw	r0, #8195	; 0x2003
 8001664:	f000 f90e 	bl	8001884 <SGP30_Write_Cmd>
 8001668:	4603      	mov	r3, r0
 800166a:	4906      	ldr	r1, [pc, #24]	; (8001684 <SGP30_Init+0x38>)
 800166c:	4618      	mov	r0, r3
 800166e:	f7ff fbcf 	bl	8000e10 <check_pass>
    systickDelayMs(10);
 8001672:	200a      	movs	r0, #10
 8001674:	f000 fba4 	bl	8001dc0 <systickDelayMs>
    return DONE;
 8001678:	2300      	movs	r3, #0
}
 800167a:	4618      	mov	r0, r3
 800167c:	bd80      	pop	{r7, pc}
 800167e:	bf00      	nop
 8001680:	080027b0 	.word	0x080027b0
 8001684:	080027c0 	.word	0x080027c0

08001688 <SGP30_Measure>:

int SGP30_Measure(uint16_t *co2, uint16_t *tvoc) {
 8001688:	b580      	push	{r7, lr}
 800168a:	b084      	sub	sp, #16
 800168c:	af00      	add	r7, sp, #0
 800168e:	6078      	str	r0, [r7, #4]
 8001690:	6039      	str	r1, [r7, #0]
    uint8_t data[6]={0};
 8001692:	f107 0308 	add.w	r3, r7, #8
 8001696:	2200      	movs	r2, #0
 8001698:	601a      	str	r2, [r3, #0]
 800169a:	809a      	strh	r2, [r3, #4]

    check_pass(SGP30_Write_Cmd(CMD_MEASURE,NSTOP),"-SEND_CMD_MEASURE");
 800169c:	2100      	movs	r1, #0
 800169e:	f242 0008 	movw	r0, #8200	; 0x2008
 80016a2:	f000 f8ef 	bl	8001884 <SGP30_Write_Cmd>
 80016a6:	4603      	mov	r3, r0
 80016a8:	4925      	ldr	r1, [pc, #148]	; (8001740 <SGP30_Measure+0xb8>)
 80016aa:	4618      	mov	r0, r3
 80016ac:	f7ff fbb0 	bl	8000e10 <check_pass>

    systickDelayMs(10);
 80016b0:	200a      	movs	r0, #10
 80016b2:	f000 fb85 	bl	8001dc0 <systickDelayMs>

    check_pass(SGP30_Read_Data(data, 6),"-READ_CMD_MEASURE");
 80016b6:	f107 0308 	add.w	r3, r7, #8
 80016ba:	2106      	movs	r1, #6
 80016bc:	4618      	mov	r0, r3
 80016be:	f000 f92f 	bl	8001920 <SGP30_Read_Data>
 80016c2:	4603      	mov	r3, r0
 80016c4:	491f      	ldr	r1, [pc, #124]	; (8001744 <SGP30_Measure+0xbc>)
 80016c6:	4618      	mov	r0, r3
 80016c8:	f7ff fba2 	bl	8000e10 <check_pass>

    // CRC checks
     if (sgp30_crc(&data[0], 2) != data[2]) {
 80016cc:	f107 0308 	add.w	r3, r7, #8
 80016d0:	2102      	movs	r1, #2
 80016d2:	4618      	mov	r0, r3
 80016d4:	f000 f986 	bl	80019e4 <sgp30_crc>
 80016d8:	4602      	mov	r2, r0
 80016da:	7abb      	ldrb	r3, [r7, #10]
 80016dc:	429a      	cmp	r2, r3
 80016de:	d005      	beq.n	80016ec <SGP30_Measure+0x64>
     	 uart2_write_string("CO2 CRC check failed\n\r");
 80016e0:	4819      	ldr	r0, [pc, #100]	; (8001748 <SGP30_Measure+0xc0>)
 80016e2:	f000 fd5b 	bl	800219c <uart2_write_string>

     	 return -1; // CO2 CRC fail
 80016e6:	f04f 33ff 	mov.w	r3, #4294967295
 80016ea:	e025      	b.n	8001738 <SGP30_Measure+0xb0>
     }
     if (sgp30_crc(&data[3], 2) != data[5]){
 80016ec:	f107 0308 	add.w	r3, r7, #8
 80016f0:	3303      	adds	r3, #3
 80016f2:	2102      	movs	r1, #2
 80016f4:	4618      	mov	r0, r3
 80016f6:	f000 f975 	bl	80019e4 <sgp30_crc>
 80016fa:	4602      	mov	r2, r0
 80016fc:	7b7b      	ldrb	r3, [r7, #13]
 80016fe:	429a      	cmp	r2, r3
 8001700:	d005      	beq.n	800170e <SGP30_Measure+0x86>
     	uart2_write_string("TVOC CRC check failed\n\r");
 8001702:	4812      	ldr	r0, [pc, #72]	; (800174c <SGP30_Measure+0xc4>)
 8001704:	f000 fd4a 	bl	800219c <uart2_write_string>
     	return -2; // TVOC CRC fail
 8001708:	f06f 0301 	mvn.w	r3, #1
 800170c:	e014      	b.n	8001738 <SGP30_Measure+0xb0>
     }

    *co2 = (data[0] << 8) | data[1];   // Skip CRC data[2]
 800170e:	7a3b      	ldrb	r3, [r7, #8]
 8001710:	021b      	lsls	r3, r3, #8
 8001712:	b21a      	sxth	r2, r3
 8001714:	7a7b      	ldrb	r3, [r7, #9]
 8001716:	b21b      	sxth	r3, r3
 8001718:	4313      	orrs	r3, r2
 800171a:	b21b      	sxth	r3, r3
 800171c:	b29a      	uxth	r2, r3
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	801a      	strh	r2, [r3, #0]
    *tvoc = (data[3] << 8) | data[4];  // Skip CRC data[5]
 8001722:	7afb      	ldrb	r3, [r7, #11]
 8001724:	021b      	lsls	r3, r3, #8
 8001726:	b21a      	sxth	r2, r3
 8001728:	7b3b      	ldrb	r3, [r7, #12]
 800172a:	b21b      	sxth	r3, r3
 800172c:	4313      	orrs	r3, r2
 800172e:	b21b      	sxth	r3, r3
 8001730:	b29a      	uxth	r2, r3
 8001732:	683b      	ldr	r3, [r7, #0]
 8001734:	801a      	strh	r2, [r3, #0]

    return DONE;
 8001736:	2300      	movs	r3, #0
}
 8001738:	4618      	mov	r0, r3
 800173a:	3710      	adds	r7, #16
 800173c:	46bd      	mov	sp, r7
 800173e:	bd80      	pop	{r7, pc}
 8001740:	080027d0 	.word	0x080027d0
 8001744:	080027e4 	.word	0x080027e4
 8001748:	080027f8 	.word	0x080027f8
 800174c:	08002810 	.word	0x08002810

08001750 <SGP30_SET_AH>:
int SGP30_SET_AH(float humidity, float temperature, float* ah){
 8001750:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001754:	b084      	sub	sp, #16
 8001756:	af00      	add	r7, sp, #0
 8001758:	60f8      	str	r0, [r7, #12]
 800175a:	60b9      	str	r1, [r7, #8]
 800175c:	607a      	str	r2, [r7, #4]
	*ah = 216.7 * (((humidity/100)*6.112*exp((17.62*temperature)/(243.12+temperature)))/(273.15+ temperature)); //page 10/19
 800175e:	4946      	ldr	r1, [pc, #280]	; (8001878 <SGP30_SET_AH+0x128>)
 8001760:	68f8      	ldr	r0, [r7, #12]
 8001762:	f7ff fa93 	bl	8000c8c <__aeabi_fdiv>
 8001766:	4603      	mov	r3, r0
 8001768:	4618      	mov	r0, r3
 800176a:	f7fe fe75 	bl	8000458 <__aeabi_f2d>
 800176e:	a338      	add	r3, pc, #224	; (adr r3, 8001850 <SGP30_SET_AH+0x100>)
 8001770:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001774:	f7fe fec4 	bl	8000500 <__aeabi_dmul>
 8001778:	4603      	mov	r3, r0
 800177a:	460c      	mov	r4, r1
 800177c:	4625      	mov	r5, r4
 800177e:	461c      	mov	r4, r3
 8001780:	68b8      	ldr	r0, [r7, #8]
 8001782:	f7fe fe69 	bl	8000458 <__aeabi_f2d>
 8001786:	a334      	add	r3, pc, #208	; (adr r3, 8001858 <SGP30_SET_AH+0x108>)
 8001788:	e9d3 2300 	ldrd	r2, r3, [r3]
 800178c:	f7fe feb8 	bl	8000500 <__aeabi_dmul>
 8001790:	4602      	mov	r2, r0
 8001792:	460b      	mov	r3, r1
 8001794:	4690      	mov	r8, r2
 8001796:	4699      	mov	r9, r3
 8001798:	68b8      	ldr	r0, [r7, #8]
 800179a:	f7fe fe5d 	bl	8000458 <__aeabi_f2d>
 800179e:	a330      	add	r3, pc, #192	; (adr r3, 8001860 <SGP30_SET_AH+0x110>)
 80017a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017a4:	f7fe fcfa 	bl	800019c <__adddf3>
 80017a8:	4602      	mov	r2, r0
 80017aa:	460b      	mov	r3, r1
 80017ac:	4640      	mov	r0, r8
 80017ae:	4649      	mov	r1, r9
 80017b0:	f7fe ffd0 	bl	8000754 <__aeabi_ddiv>
 80017b4:	4602      	mov	r2, r0
 80017b6:	460b      	mov	r3, r1
 80017b8:	4610      	mov	r0, r2
 80017ba:	4619      	mov	r1, r3
 80017bc:	f000 fd54 	bl	8002268 <exp>
 80017c0:	4602      	mov	r2, r0
 80017c2:	460b      	mov	r3, r1
 80017c4:	4620      	mov	r0, r4
 80017c6:	4629      	mov	r1, r5
 80017c8:	f7fe fe9a 	bl	8000500 <__aeabi_dmul>
 80017cc:	4603      	mov	r3, r0
 80017ce:	460c      	mov	r4, r1
 80017d0:	4625      	mov	r5, r4
 80017d2:	461c      	mov	r4, r3
 80017d4:	68b8      	ldr	r0, [r7, #8]
 80017d6:	f7fe fe3f 	bl	8000458 <__aeabi_f2d>
 80017da:	a323      	add	r3, pc, #140	; (adr r3, 8001868 <SGP30_SET_AH+0x118>)
 80017dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017e0:	f7fe fcdc 	bl	800019c <__adddf3>
 80017e4:	4602      	mov	r2, r0
 80017e6:	460b      	mov	r3, r1
 80017e8:	4620      	mov	r0, r4
 80017ea:	4629      	mov	r1, r5
 80017ec:	f7fe ffb2 	bl	8000754 <__aeabi_ddiv>
 80017f0:	4603      	mov	r3, r0
 80017f2:	460c      	mov	r4, r1
 80017f4:	4618      	mov	r0, r3
 80017f6:	4621      	mov	r1, r4
 80017f8:	a31d      	add	r3, pc, #116	; (adr r3, 8001870 <SGP30_SET_AH+0x120>)
 80017fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017fe:	f7fe fe7f 	bl	8000500 <__aeabi_dmul>
 8001802:	4603      	mov	r3, r0
 8001804:	460c      	mov	r4, r1
 8001806:	4618      	mov	r0, r3
 8001808:	4621      	mov	r1, r4
 800180a:	f7ff f93b 	bl	8000a84 <__aeabi_d2f>
 800180e:	4602      	mov	r2, r0
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	601a      	str	r2, [r3, #0]
	check_pass(SGP30_Write_Cmd(CMD_SET_ABSOLUTE_HUMIDITY,NSTOP),"-CMD_SET_ABSOLUTE_HUMIDITY");
 8001814:	2100      	movs	r1, #0
 8001816:	f242 0061 	movw	r0, #8289	; 0x2061
 800181a:	f000 f833 	bl	8001884 <SGP30_Write_Cmd>
 800181e:	4603      	mov	r3, r0
 8001820:	4916      	ldr	r1, [pc, #88]	; (800187c <SGP30_SET_AH+0x12c>)
 8001822:	4618      	mov	r0, r3
 8001824:	f7ff faf4 	bl	8000e10 <check_pass>
	systickDelayMs(10);
 8001828:	200a      	movs	r0, #10
 800182a:	f000 fac9 	bl	8001dc0 <systickDelayMs>
	check_pass(SGP30_Write_Data(CMD_MEASURE,NSTOP),"-SEND_CMD_MEASURE");
 800182e:	2100      	movs	r1, #0
 8001830:	f242 0008 	movw	r0, #8200	; 0x2008
 8001834:	f000 f90e 	bl	8001a54 <SGP30_Write_Data>
 8001838:	4603      	mov	r3, r0
 800183a:	4911      	ldr	r1, [pc, #68]	; (8001880 <SGP30_SET_AH+0x130>)
 800183c:	4618      	mov	r0, r3
 800183e:	f7ff fae7 	bl	8000e10 <check_pass>

	return DONE;
 8001842:	2300      	movs	r3, #0
}
 8001844:	4618      	mov	r0, r3
 8001846:	3710      	adds	r7, #16
 8001848:	46bd      	mov	sp, r7
 800184a:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800184e:	bf00      	nop
 8001850:	20c49ba6 	.word	0x20c49ba6
 8001854:	401872b0 	.word	0x401872b0
 8001858:	51eb851f 	.word	0x51eb851f
 800185c:	40319eb8 	.word	0x40319eb8
 8001860:	0a3d70a4 	.word	0x0a3d70a4
 8001864:	406e63d7 	.word	0x406e63d7
 8001868:	66666666 	.word	0x66666666
 800186c:	40711266 	.word	0x40711266
 8001870:	66666666 	.word	0x66666666
 8001874:	406b1666 	.word	0x406b1666
 8001878:	42c80000 	.word	0x42c80000
 800187c:	08002828 	.word	0x08002828
 8001880:	080027d0 	.word	0x080027d0

08001884 <SGP30_Write_Cmd>:

//
// SGP30 I2C 7-bit address (from datasheet)


int SGP30_Write_Cmd(uint16_t cmd,uint8_t condition) {
 8001884:	b580      	push	{r7, lr}
 8001886:	b082      	sub	sp, #8
 8001888:	af00      	add	r7, sp, #0
 800188a:	4603      	mov	r3, r0
 800188c:	460a      	mov	r2, r1
 800188e:	80fb      	strh	r3, [r7, #6]
 8001890:	4613      	mov	r3, r2
 8001892:	717b      	strb	r3, [r7, #5]
    check_pass(I2C_Start(),"---I2C_Start");
 8001894:	f7ff fbbc 	bl	8001010 <I2C_Start>
 8001898:	4603      	mov	r3, r0
 800189a:	491c      	ldr	r1, [pc, #112]	; (800190c <SGP30_Write_Cmd+0x88>)
 800189c:	4618      	mov	r0, r3
 800189e:	f7ff fab7 	bl	8000e10 <check_pass>
    check_pass(I2C_Write_Addr(SGP30_ADDR << 1),"---I2C_Write_Addr + W");
 80018a2:	20b0      	movs	r0, #176	; 0xb0
 80018a4:	f7ff fbca 	bl	800103c <I2C_Write_Addr>
 80018a8:	4603      	mov	r3, r0
 80018aa:	4919      	ldr	r1, [pc, #100]	; (8001910 <SGP30_Write_Cmd+0x8c>)
 80018ac:	4618      	mov	r0, r3
 80018ae:	f7ff faaf 	bl	8000e10 <check_pass>
    check_pass(I2C_Clear_AddrFlag(),"I2C_Clear_AddrFlag");
 80018b2:	f7ff fc69 	bl	8001188 <I2C_Clear_AddrFlag>
 80018b6:	4603      	mov	r3, r0
 80018b8:	4916      	ldr	r1, [pc, #88]	; (8001914 <SGP30_Write_Cmd+0x90>)
 80018ba:	4618      	mov	r0, r3
 80018bc:	f7ff faa8 	bl	8000e10 <check_pass>
    check_pass(I2C_Write_Data(cmd >> 8),"---I2C_Write_Data");
 80018c0:	88fb      	ldrh	r3, [r7, #6]
 80018c2:	0a1b      	lsrs	r3, r3, #8
 80018c4:	b29b      	uxth	r3, r3
 80018c6:	b2db      	uxtb	r3, r3
 80018c8:	4618      	mov	r0, r3
 80018ca:	f7ff fbd5 	bl	8001078 <I2C_Write_Data>
 80018ce:	4603      	mov	r3, r0
 80018d0:	4911      	ldr	r1, [pc, #68]	; (8001918 <SGP30_Write_Cmd+0x94>)
 80018d2:	4618      	mov	r0, r3
 80018d4:	f7ff fa9c 	bl	8000e10 <check_pass>
    check_pass(I2C_Write_Data(cmd & 0xFF),"---I2C_Write_Data");
 80018d8:	88fb      	ldrh	r3, [r7, #6]
 80018da:	b2db      	uxtb	r3, r3
 80018dc:	4618      	mov	r0, r3
 80018de:	f7ff fbcb 	bl	8001078 <I2C_Write_Data>
 80018e2:	4603      	mov	r3, r0
 80018e4:	490c      	ldr	r1, [pc, #48]	; (8001918 <SGP30_Write_Cmd+0x94>)
 80018e6:	4618      	mov	r0, r3
 80018e8:	f7ff fa92 	bl	8000e10 <check_pass>
    if(condition) check_pass(I2C_Stop(),"---I2C_Stop");
 80018ec:	797b      	ldrb	r3, [r7, #5]
 80018ee:	2b00      	cmp	r3, #0
 80018f0:	d006      	beq.n	8001900 <SGP30_Write_Cmd+0x7c>
 80018f2:	f7ff fbe7 	bl	80010c4 <I2C_Stop>
 80018f6:	4603      	mov	r3, r0
 80018f8:	4908      	ldr	r1, [pc, #32]	; (800191c <SGP30_Write_Cmd+0x98>)
 80018fa:	4618      	mov	r0, r3
 80018fc:	f7ff fa88 	bl	8000e10 <check_pass>

    return DONE;
 8001900:	2300      	movs	r3, #0
}
 8001902:	4618      	mov	r0, r3
 8001904:	3708      	adds	r7, #8
 8001906:	46bd      	mov	sp, r7
 8001908:	bd80      	pop	{r7, pc}
 800190a:	bf00      	nop
 800190c:	08002844 	.word	0x08002844
 8001910:	08002854 	.word	0x08002854
 8001914:	0800286c 	.word	0x0800286c
 8001918:	08002880 	.word	0x08002880
 800191c:	08002894 	.word	0x08002894

08001920 <SGP30_Read_Data>:

int SGP30_Read_Data(uint8_t *data, uint8_t len) {
 8001920:	b580      	push	{r7, lr}
 8001922:	b084      	sub	sp, #16
 8001924:	af00      	add	r7, sp, #0
 8001926:	6078      	str	r0, [r7, #4]
 8001928:	460b      	mov	r3, r1
 800192a:	70fb      	strb	r3, [r7, #3]
	check_pass(I2C_Start(),"---I2C_Start");
 800192c:	f7ff fb70 	bl	8001010 <I2C_Start>
 8001930:	4603      	mov	r3, r0
 8001932:	4925      	ldr	r1, [pc, #148]	; (80019c8 <SGP30_Read_Data+0xa8>)
 8001934:	4618      	mov	r0, r3
 8001936:	f7ff fa6b 	bl	8000e10 <check_pass>

	check_pass(I2C_Write_Addr((SGP30_ADDR << 1) | 1),"---I2C_Write_Addr + R");
 800193a:	20b1      	movs	r0, #177	; 0xb1
 800193c:	f7ff fb7e 	bl	800103c <I2C_Write_Addr>
 8001940:	4603      	mov	r3, r0
 8001942:	4922      	ldr	r1, [pc, #136]	; (80019cc <SGP30_Read_Data+0xac>)
 8001944:	4618      	mov	r0, r3
 8001946:	f7ff fa63 	bl	8000e10 <check_pass>

	check_pass(I2C_EN_ACK(),"---I2C_EN_ACK");
 800194a:	f7ff fbfd 	bl	8001148 <I2C_EN_ACK>
 800194e:	4603      	mov	r3, r0
 8001950:	491f      	ldr	r1, [pc, #124]	; (80019d0 <SGP30_Read_Data+0xb0>)
 8001952:	4618      	mov	r0, r3
 8001954:	f7ff fa5c 	bl	8000e10 <check_pass>

	check_pass(I2C_Clear_AddrFlag(),"I2C_Clear_AddrFlag");
 8001958:	f7ff fc16 	bl	8001188 <I2C_Clear_AddrFlag>
 800195c:	4603      	mov	r3, r0
 800195e:	491d      	ldr	r1, [pc, #116]	; (80019d4 <SGP30_Read_Data+0xb4>)
 8001960:	4618      	mov	r0, r3
 8001962:	f7ff fa55 	bl	8000e10 <check_pass>

	for(int i=0; i<len;i++)
 8001966:	2300      	movs	r3, #0
 8001968:	60fb      	str	r3, [r7, #12]
 800196a:	e023      	b.n	80019b4 <SGP30_Read_Data+0x94>
	{
		//Handle last byte - send NACK and STOP before read
		if(i==len-1){
 800196c:	78fb      	ldrb	r3, [r7, #3]
 800196e:	1e5a      	subs	r2, r3, #1
 8001970:	68fb      	ldr	r3, [r7, #12]
 8001972:	429a      	cmp	r2, r3
 8001974:	d10d      	bne.n	8001992 <SGP30_Read_Data+0x72>
			check_pass(I2C_DI_ACK(),"---I2C_DI_ACK");
 8001976:	f7ff fbf7 	bl	8001168 <I2C_DI_ACK>
 800197a:	4603      	mov	r3, r0
 800197c:	4916      	ldr	r1, [pc, #88]	; (80019d8 <SGP30_Read_Data+0xb8>)
 800197e:	4618      	mov	r0, r3
 8001980:	f7ff fa46 	bl	8000e10 <check_pass>
			check_pass(I2C_Stop(),"---I2C_Stop");
 8001984:	f7ff fb9e 	bl	80010c4 <I2C_Stop>
 8001988:	4603      	mov	r3, r0
 800198a:	4914      	ldr	r1, [pc, #80]	; (80019dc <SGP30_Read_Data+0xbc>)
 800198c:	4618      	mov	r0, r3
 800198e:	f7ff fa3f 	bl	8000e10 <check_pass>
		}

		while(!(I2C1->SR1 & I2C_SR1_RXNE)){}
 8001992:	bf00      	nop
 8001994:	4b12      	ldr	r3, [pc, #72]	; (80019e0 <SGP30_Read_Data+0xc0>)
 8001996:	695b      	ldr	r3, [r3, #20]
 8001998:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800199c:	2b00      	cmp	r3, #0
 800199e:	d0f9      	beq.n	8001994 <SGP30_Read_Data+0x74>
		data[i] = I2C1->DR;
 80019a0:	68fb      	ldr	r3, [r7, #12]
 80019a2:	687a      	ldr	r2, [r7, #4]
 80019a4:	4413      	add	r3, r2
 80019a6:	4a0e      	ldr	r2, [pc, #56]	; (80019e0 <SGP30_Read_Data+0xc0>)
 80019a8:	6912      	ldr	r2, [r2, #16]
 80019aa:	b2d2      	uxtb	r2, r2
 80019ac:	701a      	strb	r2, [r3, #0]
	for(int i=0; i<len;i++)
 80019ae:	68fb      	ldr	r3, [r7, #12]
 80019b0:	3301      	adds	r3, #1
 80019b2:	60fb      	str	r3, [r7, #12]
 80019b4:	78fa      	ldrb	r2, [r7, #3]
 80019b6:	68fb      	ldr	r3, [r7, #12]
 80019b8:	429a      	cmp	r2, r3
 80019ba:	dcd7      	bgt.n	800196c <SGP30_Read_Data+0x4c>
	}

    return DONE;
 80019bc:	2300      	movs	r3, #0
}
 80019be:	4618      	mov	r0, r3
 80019c0:	3710      	adds	r7, #16
 80019c2:	46bd      	mov	sp, r7
 80019c4:	bd80      	pop	{r7, pc}
 80019c6:	bf00      	nop
 80019c8:	08002844 	.word	0x08002844
 80019cc:	080028a0 	.word	0x080028a0
 80019d0:	080028b8 	.word	0x080028b8
 80019d4:	0800286c 	.word	0x0800286c
 80019d8:	080028c8 	.word	0x080028c8
 80019dc:	08002894 	.word	0x08002894
 80019e0:	40005400 	.word	0x40005400

080019e4 <sgp30_crc>:

// CRC8 algorithm for SGP30 (Polynomial 0x31, init 0xFF)
int sgp30_crc(uint8_t *data, int count) {
 80019e4:	b480      	push	{r7}
 80019e6:	b087      	sub	sp, #28
 80019e8:	af00      	add	r7, sp, #0
 80019ea:	6078      	str	r0, [r7, #4]
 80019ec:	6039      	str	r1, [r7, #0]
    uint8_t crc = 0xFF;
 80019ee:	23ff      	movs	r3, #255	; 0xff
 80019f0:	75fb      	strb	r3, [r7, #23]
    for (int i = 0; i < count; i++) {
 80019f2:	2300      	movs	r3, #0
 80019f4:	613b      	str	r3, [r7, #16]
 80019f6:	e022      	b.n	8001a3e <sgp30_crc+0x5a>
        crc ^= data[i];
 80019f8:	693b      	ldr	r3, [r7, #16]
 80019fa:	687a      	ldr	r2, [r7, #4]
 80019fc:	4413      	add	r3, r2
 80019fe:	781a      	ldrb	r2, [r3, #0]
 8001a00:	7dfb      	ldrb	r3, [r7, #23]
 8001a02:	4053      	eors	r3, r2
 8001a04:	75fb      	strb	r3, [r7, #23]
        for (int b = 0; b < 8; b++)
 8001a06:	2300      	movs	r3, #0
 8001a08:	60fb      	str	r3, [r7, #12]
 8001a0a:	e012      	b.n	8001a32 <sgp30_crc+0x4e>
            crc = (crc & 0x80) ? (crc << 1) ^ 0x31 : (crc << 1);
 8001a0c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001a10:	2b00      	cmp	r3, #0
 8001a12:	da07      	bge.n	8001a24 <sgp30_crc+0x40>
 8001a14:	7dfb      	ldrb	r3, [r7, #23]
 8001a16:	005b      	lsls	r3, r3, #1
 8001a18:	b25b      	sxtb	r3, r3
 8001a1a:	f083 0331 	eor.w	r3, r3, #49	; 0x31
 8001a1e:	b25b      	sxtb	r3, r3
 8001a20:	b2db      	uxtb	r3, r3
 8001a22:	e002      	b.n	8001a2a <sgp30_crc+0x46>
 8001a24:	7dfb      	ldrb	r3, [r7, #23]
 8001a26:	005b      	lsls	r3, r3, #1
 8001a28:	b2db      	uxtb	r3, r3
 8001a2a:	75fb      	strb	r3, [r7, #23]
        for (int b = 0; b < 8; b++)
 8001a2c:	68fb      	ldr	r3, [r7, #12]
 8001a2e:	3301      	adds	r3, #1
 8001a30:	60fb      	str	r3, [r7, #12]
 8001a32:	68fb      	ldr	r3, [r7, #12]
 8001a34:	2b07      	cmp	r3, #7
 8001a36:	dde9      	ble.n	8001a0c <sgp30_crc+0x28>
    for (int i = 0; i < count; i++) {
 8001a38:	693b      	ldr	r3, [r7, #16]
 8001a3a:	3301      	adds	r3, #1
 8001a3c:	613b      	str	r3, [r7, #16]
 8001a3e:	693a      	ldr	r2, [r7, #16]
 8001a40:	683b      	ldr	r3, [r7, #0]
 8001a42:	429a      	cmp	r2, r3
 8001a44:	dbd8      	blt.n	80019f8 <sgp30_crc+0x14>
    }
    return crc;
 8001a46:	7dfb      	ldrb	r3, [r7, #23]
}
 8001a48:	4618      	mov	r0, r3
 8001a4a:	371c      	adds	r7, #28
 8001a4c:	46bd      	mov	sp, r7
 8001a4e:	bc80      	pop	{r7}
 8001a50:	4770      	bx	lr
	...

08001a54 <SGP30_Write_Data>:
int SGP30_Write_Data(uint16_t cmd,uint8_t condition) {
 8001a54:	b580      	push	{r7, lr}
 8001a56:	b082      	sub	sp, #8
 8001a58:	af00      	add	r7, sp, #0
 8001a5a:	4603      	mov	r3, r0
 8001a5c:	460a      	mov	r2, r1
 8001a5e:	80fb      	strh	r3, [r7, #6]
 8001a60:	4613      	mov	r3, r2
 8001a62:	717b      	strb	r3, [r7, #5]
    check_pass(I2C_Write_Data(cmd >> 8),"---I2C_Write_Data");
 8001a64:	88fb      	ldrh	r3, [r7, #6]
 8001a66:	0a1b      	lsrs	r3, r3, #8
 8001a68:	b29b      	uxth	r3, r3
 8001a6a:	b2db      	uxtb	r3, r3
 8001a6c:	4618      	mov	r0, r3
 8001a6e:	f7ff fb03 	bl	8001078 <I2C_Write_Data>
 8001a72:	4603      	mov	r3, r0
 8001a74:	490c      	ldr	r1, [pc, #48]	; (8001aa8 <SGP30_Write_Data+0x54>)
 8001a76:	4618      	mov	r0, r3
 8001a78:	f7ff f9ca 	bl	8000e10 <check_pass>
    check_pass(I2C_Write_Data(cmd & 0xFF),"---I2C_Write_Data");
 8001a7c:	88fb      	ldrh	r3, [r7, #6]
 8001a7e:	b2db      	uxtb	r3, r3
 8001a80:	4618      	mov	r0, r3
 8001a82:	f7ff faf9 	bl	8001078 <I2C_Write_Data>
 8001a86:	4603      	mov	r3, r0
 8001a88:	4907      	ldr	r1, [pc, #28]	; (8001aa8 <SGP30_Write_Data+0x54>)
 8001a8a:	4618      	mov	r0, r3
 8001a8c:	f7ff f9c0 	bl	8000e10 <check_pass>
    check_pass(I2C_Stop(),"---I2C_Stop");
 8001a90:	f7ff fb18 	bl	80010c4 <I2C_Stop>
 8001a94:	4603      	mov	r3, r0
 8001a96:	4905      	ldr	r1, [pc, #20]	; (8001aac <SGP30_Write_Data+0x58>)
 8001a98:	4618      	mov	r0, r3
 8001a9a:	f7ff f9b9 	bl	8000e10 <check_pass>

    return DONE;
 8001a9e:	2300      	movs	r3, #0
}
 8001aa0:	4618      	mov	r0, r3
 8001aa2:	3708      	adds	r7, #8
 8001aa4:	46bd      	mov	sp, r7
 8001aa6:	bd80      	pop	{r7, pc}
 8001aa8:	08002880 	.word	0x08002880
 8001aac:	08002894 	.word	0x08002894

08001ab0 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8001ab0:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8001ab2:	e003      	b.n	8001abc <LoopCopyDataInit>

08001ab4 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8001ab4:	4b0b      	ldr	r3, [pc, #44]	; (8001ae4 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8001ab6:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8001ab8:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8001aba:	3104      	adds	r1, #4

08001abc <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8001abc:	480a      	ldr	r0, [pc, #40]	; (8001ae8 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8001abe:	4b0b      	ldr	r3, [pc, #44]	; (8001aec <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8001ac0:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8001ac2:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8001ac4:	d3f6      	bcc.n	8001ab4 <CopyDataInit>
  ldr r2, =_sbss
 8001ac6:	4a0a      	ldr	r2, [pc, #40]	; (8001af0 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8001ac8:	e002      	b.n	8001ad0 <LoopFillZerobss>

08001aca <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8001aca:	2300      	movs	r3, #0
  str r3, [r2], #4
 8001acc:	f842 3b04 	str.w	r3, [r2], #4

08001ad0 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8001ad0:	4b08      	ldr	r3, [pc, #32]	; (8001af4 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8001ad2:	429a      	cmp	r2, r3
  bcc FillZerobss
 8001ad4:	d3f9      	bcc.n	8001aca <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001ad6:	f000 f897 	bl	8001c08 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001ada:	f000 fb7d 	bl	80021d8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001ade:	f7ff fbc1 	bl	8001264 <main>
  bx lr
 8001ae2:	4770      	bx	lr
  ldr r3, =_sidata
 8001ae4:	08002938 	.word	0x08002938
  ldr r0, =_sdata
 8001ae8:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8001aec:	2000006c 	.word	0x2000006c
  ldr r2, =_sbss
 8001af0:	2000006c 	.word	0x2000006c
  ldr r3, = _ebss
 8001af4:	2000008c 	.word	0x2000008c

08001af8 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001af8:	e7fe      	b.n	8001af8 <ADC1_IRQHandler>
	...

08001afc <SetSysClk>:
 * */

#include "sysclk.h"

void SetSysClk(void)
{
 8001afc:	b580      	push	{r7, lr}
 8001afe:	b082      	sub	sp, #8
 8001b00:	af00      	add	r7, sp, #0
	uint32_t status = 0;
 8001b02:	2300      	movs	r3, #0
 8001b04:	607b      	str	r3, [r7, #4]

  /*1. Enable HSI High speed internal clock*/
  RCC->CR |= RCC_CR_HSION;
 8001b06:	4a3d      	ldr	r2, [pc, #244]	; (8001bfc <SetSysClk+0x100>)
 8001b08:	4b3c      	ldr	r3, [pc, #240]	; (8001bfc <SetSysClk+0x100>)
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	f043 0301 	orr.w	r3, r3, #1
 8001b10:	6013      	str	r3, [r2, #0]

  /*2. Waits for the HSI to stabilize. */
 while(!(RCC->CR & RCC_CR_HSIRDY)){} //CR bit 1 HSIRDY sets when HSI oscillator is stable. p141
 8001b12:	bf00      	nop
 8001b14:	4b39      	ldr	r3, [pc, #228]	; (8001bfc <SetSysClk+0x100>)
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	f003 0302 	and.w	r3, r3, #2
 8001b1c:	2b00      	cmp	r3, #0
 8001b1e:	d0f9      	beq.n	8001b14 <SetSysClk+0x18>
 status = (RCC->CR & RCC_CR_HSIRDY) ? 1 : 0; //if CR bit 1 HSIDRY high when oscillator is stable.
 8001b20:	4b36      	ldr	r3, [pc, #216]	; (8001bfc <SetSysClk+0x100>)
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	f003 0302 	and.w	r3, r3, #2
 8001b28:	2b00      	cmp	r3, #0
 8001b2a:	bf14      	ite	ne
 8001b2c:	2301      	movne	r3, #1
 8001b2e:	2300      	moveq	r3, #0
 8001b30:	b2db      	uxtb	r3, r3
 8001b32:	607b      	str	r3, [r7, #4]

 if (status == 1) //If HSI ready
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	2b01      	cmp	r3, #1
 8001b38:	d10b      	bne.n	8001b52 <SetSysClk+0x56>
  {
    /*3.  PLL (Phase-Locked Loop)configuration to generate 32MHz*/
	  //PLLSCR bit 16, PLLMUL bits 18-21, PLLDIV bits 22,23.
	  //0000 0000 1111 1101 0000 0000 0000 0000 corresponding bits
	  //these bits PLLSRC, PLLMUL and PLLDIV cleared
	  RCC->CFGR &= ~(0x00FD0000);
 8001b3a:	4a30      	ldr	r2, [pc, #192]	; (8001bfc <SetSysClk+0x100>)
 8001b3c:	4b2f      	ldr	r3, [pc, #188]	; (8001bfc <SetSysClk+0x100>)
 8001b3e:	689b      	ldr	r3, [r3, #8]
 8001b40:	f423 037d 	bic.w	r3, r3, #16580608	; 0xfd0000
 8001b44:	6093      	str	r3, [r2, #8]

	  //PLLMUL must be 0001 when multiplication=4 and PLLDIV must be 01 when division=2
	  //PLLCLK = (HSI * 4)/2 = 32 MHz p144/911
	  //PLLSCR bit 16 must be 1 --> HSE oscillator clock selected as PLL input clock (done in previous line)
	  //0000 0000 0100 0100 0000 0000 0000 0000
	  RCC->CFGR |= 0x00440000;
 8001b46:	4a2d      	ldr	r2, [pc, #180]	; (8001bfc <SetSysClk+0x100>)
 8001b48:	4b2c      	ldr	r3, [pc, #176]	; (8001bfc <SetSysClk+0x100>)
 8001b4a:	689b      	ldr	r3, [r3, #8]
 8001b4c:	f443 0388 	orr.w	r3, r3, #4456448	; 0x440000
 8001b50:	6093      	str	r3, [r2, #8]
  {
    /* If HSI fails to start-up, the application will have wrong clock configuration. EX: toggle LED*/
  }

 /*4. Configures the Flash memory for optimal performance at 32 MHz by enabling 64-bit access, prefetch, and setting one wait state. */
   FLASH->ACR |= FLASH_ACR_ACC64; //ACC64 bit 2, 64-bit access. 64-bit access is used to improve the performance. p84
 8001b52:	4a2b      	ldr	r2, [pc, #172]	; (8001c00 <SetSysClk+0x104>)
 8001b54:	4b2a      	ldr	r3, [pc, #168]	; (8001c00 <SetSysClk+0x104>)
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	f043 0304 	orr.w	r3, r3, #4
 8001b5c:	6013      	str	r3, [r2, #0]
     /*Prefetch is enabled by setting the PRFTEN bit in the FLASH_ACR register.
     *This feature is useful if at least one wait state is needed to access the Flash memory.
 	*Figure 5 shows the execution of sequential 32-bit instructions*/
   FLASH->ACR |= FLASH_ACR_PRFTEN; //PRFTEN bit 1, prefetch enable. p84
 8001b5e:	4a28      	ldr	r2, [pc, #160]	; (8001c00 <SetSysClk+0x104>)
 8001b60:	4b27      	ldr	r3, [pc, #156]	; (8001c00 <SetSysClk+0x104>)
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	f043 0302 	orr.w	r3, r3, #2
 8001b68:	6013      	str	r3, [r2, #0]
   FLASH->ACR |= FLASH_ACR_LATENCY; //LATENCY one wait state bit 0. One wait state enabled. p84. p59
 8001b6a:	4a25      	ldr	r2, [pc, #148]	; (8001c00 <SetSysClk+0x104>)
 8001b6c:	4b24      	ldr	r3, [pc, #144]	; (8001c00 <SetSysClk+0x104>)
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	f043 0301 	orr.w	r3, r3, #1
 8001b74:	6013      	str	r3, [r2, #0]

	/*5. Enables the power interface clock and configures the voltage regulator to supply 1.8V, waiting for it to stabilize.*/
	 RCC->APB1ENR |= RCC_APB1ENR_PWREN; //bit 28 PWREN: Power interface clock enable. p158. p101
 8001b76:	4a21      	ldr	r2, [pc, #132]	; (8001bfc <SetSysClk+0x100>)
 8001b78:	4b20      	ldr	r3, [pc, #128]	; (8001bfc <SetSysClk+0x100>)
 8001b7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b7c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001b80:	6253      	str	r3, [r2, #36]	; 0x24
	 PWR->CR = PWR_CR_VOS_0; //Bits 12:11 VOS[1:0]: Voltage scaling range selection, 01: 1.8 V (range 1). p121
 8001b82:	4b20      	ldr	r3, [pc, #128]	; (8001c04 <SetSysClk+0x108>)
 8001b84:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001b88:	601a      	str	r2, [r3, #0]
	of PWR_CR register. p102 1.8V needed for 32 MHz clock and lower voltages to save power.

	0: Regulator is ready in the selected voltage range
	1: Regulator voltage output is changing to the required VOS level.
	*/
	 while((PWR->CSR & PWR_CSR_VOSF)){} //bit 4 VOSF: Voltage Scaling select flag. p125
 8001b8a:	bf00      	nop
 8001b8c:	4b1d      	ldr	r3, [pc, #116]	; (8001c04 <SetSysClk+0x108>)
 8001b8e:	685b      	ldr	r3, [r3, #4]
 8001b90:	f003 0310 	and.w	r3, r3, #16
 8001b94:	2b00      	cmp	r3, #0
 8001b96:	d1f9      	bne.n	8001b8c <SetSysClk+0x90>

	/*6. No-prescalers for the AHB, APB1, and APB2 buses, effectively setting them to run at the same frequency as the system clock.*/
	RCC->CFGR &= ~RCC_CFGR_HPRE_3; //Bits 7:4 HPRE[3:0]: AHB prescaler. 0xxx: SYSCLK not divided. p144
 8001b98:	4a18      	ldr	r2, [pc, #96]	; (8001bfc <SetSysClk+0x100>)
 8001b9a:	4b18      	ldr	r3, [pc, #96]	; (8001bfc <SetSysClk+0x100>)
 8001b9c:	689b      	ldr	r3, [r3, #8]
 8001b9e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001ba2:	6093      	str	r3, [r2, #8]
	RCC->CFGR &= ~RCC_CFGR_PPRE2_2; //Bits 13:11 PPRE2[2:0]: APB high-speed prescaler (APB2). p144
 8001ba4:	4a15      	ldr	r2, [pc, #84]	; (8001bfc <SetSysClk+0x100>)
 8001ba6:	4b15      	ldr	r3, [pc, #84]	; (8001bfc <SetSysClk+0x100>)
 8001ba8:	689b      	ldr	r3, [r3, #8]
 8001baa:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8001bae:	6093      	str	r3, [r2, #8]
	RCC->CFGR &= ~RCC_CFGR_PPRE1_2; //Bits 10:8 PPRE1[2:0]: APB low-speed prescaler (APB1)p. 144
 8001bb0:	4a12      	ldr	r2, [pc, #72]	; (8001bfc <SetSysClk+0x100>)
 8001bb2:	4b12      	ldr	r3, [pc, #72]	; (8001bfc <SetSysClk+0x100>)
 8001bb4:	689b      	ldr	r3, [r3, #8]
 8001bb6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8001bba:	6093      	str	r3, [r2, #8]

	/*7. Enables the PLL.*/
	RCC->CR |= RCC_CR_PLLON; //Bit 24 PLLON: PLL enable. p140
 8001bbc:	4a0f      	ldr	r2, [pc, #60]	; (8001bfc <SetSysClk+0x100>)
 8001bbe:	4b0f      	ldr	r3, [pc, #60]	; (8001bfc <SetSysClk+0x100>)
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001bc6:	6013      	str	r3, [r2, #0]

	/*8. Waits for the PLL to stabilize. */
	while(!(RCC->CR & RCC_CR_PLLRDY)){} //Bit 25 PLLRDY: PLL clock ready flag. p140
 8001bc8:	bf00      	nop
 8001bca:	4b0c      	ldr	r3, [pc, #48]	; (8001bfc <SetSysClk+0x100>)
 8001bcc:	681b      	ldr	r3, [r3, #0]
 8001bce:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001bd2:	2b00      	cmp	r3, #0
 8001bd4:	d0f9      	beq.n	8001bca <SetSysClk+0xce>

	/*9. Switches the system clock source to the configured PLL output (32 MHz).*/
	RCC->CFGR |= 0x3U; //Bits 1:0 SW[1:0]: System clock switch, 11: PLL used as system clock
 8001bd6:	4a09      	ldr	r2, [pc, #36]	; (8001bfc <SetSysClk+0x100>)
 8001bd8:	4b08      	ldr	r3, [pc, #32]	; (8001bfc <SetSysClk+0x100>)
 8001bda:	689b      	ldr	r3, [r3, #8]
 8001bdc:	f043 0303 	orr.w	r3, r3, #3
 8001be0:	6093      	str	r3, [r2, #8]

	/*Bits 3:2 SWS[1:0]: System clock switch status, 11: PLL used as system clock.
	 * These bits are set and cleared by hardware to indicate which clock source is used as
	system clock. 11: PLL used as system clock. p145.
	 Waits for the system clock to confirm it's using the PLL. */
	while (!(RCC->CFGR & RCC_CFGR_SWS)){}
 8001be2:	bf00      	nop
 8001be4:	4b05      	ldr	r3, [pc, #20]	; (8001bfc <SetSysClk+0x100>)
 8001be6:	689b      	ldr	r3, [r3, #8]
 8001be8:	f003 030c 	and.w	r3, r3, #12
 8001bec:	2b00      	cmp	r3, #0
 8001bee:	d0f9      	beq.n	8001be4 <SetSysClk+0xe8>

	//Update system clock after config.
	SystemCoreClockUpdate();
 8001bf0:	f000 f83e 	bl	8001c70 <SystemCoreClockUpdate>
}
 8001bf4:	bf00      	nop
 8001bf6:	3708      	adds	r7, #8
 8001bf8:	46bd      	mov	sp, r7
 8001bfa:	bd80      	pop	{r7, pc}
 8001bfc:	40023800 	.word	0x40023800
 8001c00:	40023c00 	.word	0x40023c00
 8001c04:	40007000 	.word	0x40007000

08001c08 <SystemInit>:
  *         SystemCoreClock variable.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001c08:	b480      	push	{r7}
 8001c0a:	af00      	add	r7, sp, #0
  /*!< Set MSION bit */
  RCC->CR |= (uint32_t)0x00000100;
 8001c0c:	4a15      	ldr	r2, [pc, #84]	; (8001c64 <SystemInit+0x5c>)
 8001c0e:	4b15      	ldr	r3, [pc, #84]	; (8001c64 <SystemInit+0x5c>)
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001c16:	6013      	str	r3, [r2, #0]

  /*!< Reset SW[1:0], HPRE[3:0], PPRE1[2:0], PPRE2[2:0], MCOSEL[2:0] and MCOPRE[2:0] bits */
  RCC->CFGR &= (uint32_t)0x88FFC00C;
 8001c18:	4912      	ldr	r1, [pc, #72]	; (8001c64 <SystemInit+0x5c>)
 8001c1a:	4b12      	ldr	r3, [pc, #72]	; (8001c64 <SystemInit+0x5c>)
 8001c1c:	689a      	ldr	r2, [r3, #8]
 8001c1e:	4b12      	ldr	r3, [pc, #72]	; (8001c68 <SystemInit+0x60>)
 8001c20:	4013      	ands	r3, r2
 8001c22:	608b      	str	r3, [r1, #8]
  
  /*!< Reset HSION, HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xEEFEFFFE;
 8001c24:	4a0f      	ldr	r2, [pc, #60]	; (8001c64 <SystemInit+0x5c>)
 8001c26:	4b0f      	ldr	r3, [pc, #60]	; (8001c64 <SystemInit+0x5c>)
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	f023 5388 	bic.w	r3, r3, #285212672	; 0x11000000
 8001c2e:	f023 1301 	bic.w	r3, r3, #65537	; 0x10001
 8001c32:	6013      	str	r3, [r2, #0]

  /*!< Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8001c34:	4a0b      	ldr	r2, [pc, #44]	; (8001c64 <SystemInit+0x5c>)
 8001c36:	4b0b      	ldr	r3, [pc, #44]	; (8001c64 <SystemInit+0x5c>)
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001c3e:	6013      	str	r3, [r2, #0]

  /*!< Reset PLLSRC, PLLMUL[3:0] and PLLDIV[1:0] bits */
  RCC->CFGR &= (uint32_t)0xFF02FFFF;
 8001c40:	4a08      	ldr	r2, [pc, #32]	; (8001c64 <SystemInit+0x5c>)
 8001c42:	4b08      	ldr	r3, [pc, #32]	; (8001c64 <SystemInit+0x5c>)
 8001c44:	689b      	ldr	r3, [r3, #8]
 8001c46:	f423 037d 	bic.w	r3, r3, #16580608	; 0xfd0000
 8001c4a:	6093      	str	r3, [r2, #8]

  /*!< Disable all interrupts */
  RCC->CIR = 0x00000000;
 8001c4c:	4b05      	ldr	r3, [pc, #20]	; (8001c64 <SystemInit+0x5c>)
 8001c4e:	2200      	movs	r2, #0
 8001c50:	60da      	str	r2, [r3, #12]
#endif /* DATA_IN_ExtSRAM */
    
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8001c52:	4b06      	ldr	r3, [pc, #24]	; (8001c6c <SystemInit+0x64>)
 8001c54:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001c58:	609a      	str	r2, [r3, #8]
#endif
}
 8001c5a:	bf00      	nop
 8001c5c:	46bd      	mov	sp, r7
 8001c5e:	bc80      	pop	{r7}
 8001c60:	4770      	bx	lr
 8001c62:	bf00      	nop
 8001c64:	40023800 	.word	0x40023800
 8001c68:	88ffc00c 	.word	0x88ffc00c
 8001c6c:	e000ed00 	.word	0xe000ed00

08001c70 <SystemCoreClockUpdate>:
  *           value for HSE crystal.
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate (void)
{
 8001c70:	b480      	push	{r7}
 8001c72:	b087      	sub	sp, #28
 8001c74:	af00      	add	r7, sp, #0
  uint32_t tmp = 0, pllmul = 0, plldiv = 0, pllsource = 0, msirange = 0;
 8001c76:	2300      	movs	r3, #0
 8001c78:	617b      	str	r3, [r7, #20]
 8001c7a:	2300      	movs	r3, #0
 8001c7c:	613b      	str	r3, [r7, #16]
 8001c7e:	2300      	movs	r3, #0
 8001c80:	60fb      	str	r3, [r7, #12]
 8001c82:	2300      	movs	r3, #0
 8001c84:	60bb      	str	r3, [r7, #8]
 8001c86:	2300      	movs	r3, #0
 8001c88:	607b      	str	r3, [r7, #4]

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8001c8a:	4b48      	ldr	r3, [pc, #288]	; (8001dac <SystemCoreClockUpdate+0x13c>)
 8001c8c:	689b      	ldr	r3, [r3, #8]
 8001c8e:	f003 030c 	and.w	r3, r3, #12
 8001c92:	617b      	str	r3, [r7, #20]
  
  switch (tmp)
 8001c94:	697b      	ldr	r3, [r7, #20]
 8001c96:	2b0c      	cmp	r3, #12
 8001c98:	d863      	bhi.n	8001d62 <SystemCoreClockUpdate+0xf2>
 8001c9a:	a201      	add	r2, pc, #4	; (adr r2, 8001ca0 <SystemCoreClockUpdate+0x30>)
 8001c9c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001ca0:	08001cd5 	.word	0x08001cd5
 8001ca4:	08001d63 	.word	0x08001d63
 8001ca8:	08001d63 	.word	0x08001d63
 8001cac:	08001d63 	.word	0x08001d63
 8001cb0:	08001cf5 	.word	0x08001cf5
 8001cb4:	08001d63 	.word	0x08001d63
 8001cb8:	08001d63 	.word	0x08001d63
 8001cbc:	08001d63 	.word	0x08001d63
 8001cc0:	08001cfd 	.word	0x08001cfd
 8001cc4:	08001d63 	.word	0x08001d63
 8001cc8:	08001d63 	.word	0x08001d63
 8001ccc:	08001d63 	.word	0x08001d63
 8001cd0:	08001d05 	.word	0x08001d05
  {
    case 0x00:  /* MSI used as system clock */
      msirange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE) >> 13;
 8001cd4:	4b35      	ldr	r3, [pc, #212]	; (8001dac <SystemCoreClockUpdate+0x13c>)
 8001cd6:	685b      	ldr	r3, [r3, #4]
 8001cd8:	0b5b      	lsrs	r3, r3, #13
 8001cda:	f003 0307 	and.w	r3, r3, #7
 8001cde:	607b      	str	r3, [r7, #4]
      SystemCoreClock = (32768 * (1 << (msirange + 1)));
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	3301      	adds	r3, #1
 8001ce4:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8001ce8:	fa02 f303 	lsl.w	r3, r2, r3
 8001cec:	461a      	mov	r2, r3
 8001cee:	4b30      	ldr	r3, [pc, #192]	; (8001db0 <SystemCoreClockUpdate+0x140>)
 8001cf0:	601a      	str	r2, [r3, #0]
      break;
 8001cf2:	e046      	b.n	8001d82 <SystemCoreClockUpdate+0x112>
    case 0x04:  /* HSI used as system clock */
      SystemCoreClock = HSI_VALUE;
 8001cf4:	4b2e      	ldr	r3, [pc, #184]	; (8001db0 <SystemCoreClockUpdate+0x140>)
 8001cf6:	4a2f      	ldr	r2, [pc, #188]	; (8001db4 <SystemCoreClockUpdate+0x144>)
 8001cf8:	601a      	str	r2, [r3, #0]
      break;
 8001cfa:	e042      	b.n	8001d82 <SystemCoreClockUpdate+0x112>
    case 0x08:  /* HSE used as system clock */
      SystemCoreClock = HSE_VALUE;
 8001cfc:	4b2c      	ldr	r3, [pc, #176]	; (8001db0 <SystemCoreClockUpdate+0x140>)
 8001cfe:	4a2d      	ldr	r2, [pc, #180]	; (8001db4 <SystemCoreClockUpdate+0x144>)
 8001d00:	601a      	str	r2, [r3, #0]
      break;
 8001d02:	e03e      	b.n	8001d82 <SystemCoreClockUpdate+0x112>
    case 0x0C:  /* PLL used as system clock */
      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmul = RCC->CFGR & RCC_CFGR_PLLMUL;
 8001d04:	4b29      	ldr	r3, [pc, #164]	; (8001dac <SystemCoreClockUpdate+0x13c>)
 8001d06:	689b      	ldr	r3, [r3, #8]
 8001d08:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8001d0c:	613b      	str	r3, [r7, #16]
      plldiv = RCC->CFGR & RCC_CFGR_PLLDIV;
 8001d0e:	4b27      	ldr	r3, [pc, #156]	; (8001dac <SystemCoreClockUpdate+0x13c>)
 8001d10:	689b      	ldr	r3, [r3, #8]
 8001d12:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 8001d16:	60fb      	str	r3, [r7, #12]
      pllmul = PLLMulTable[(pllmul >> 18)];
 8001d18:	693b      	ldr	r3, [r7, #16]
 8001d1a:	0c9b      	lsrs	r3, r3, #18
 8001d1c:	4a26      	ldr	r2, [pc, #152]	; (8001db8 <SystemCoreClockUpdate+0x148>)
 8001d1e:	5cd3      	ldrb	r3, [r2, r3]
 8001d20:	613b      	str	r3, [r7, #16]
      plldiv = (plldiv >> 22) + 1;
 8001d22:	68fb      	ldr	r3, [r7, #12]
 8001d24:	0d9b      	lsrs	r3, r3, #22
 8001d26:	3301      	adds	r3, #1
 8001d28:	60fb      	str	r3, [r7, #12]
      
      pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 8001d2a:	4b20      	ldr	r3, [pc, #128]	; (8001dac <SystemCoreClockUpdate+0x13c>)
 8001d2c:	689b      	ldr	r3, [r3, #8]
 8001d2e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001d32:	60bb      	str	r3, [r7, #8]

      if (pllsource == 0x00)
 8001d34:	68bb      	ldr	r3, [r7, #8]
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	d109      	bne.n	8001d4e <SystemCoreClockUpdate+0xde>
      {
        /* HSI oscillator clock selected as PLL clock entry */
        SystemCoreClock = (((HSI_VALUE) * pllmul) / plldiv);
 8001d3a:	693b      	ldr	r3, [r7, #16]
 8001d3c:	4a1d      	ldr	r2, [pc, #116]	; (8001db4 <SystemCoreClockUpdate+0x144>)
 8001d3e:	fb02 f203 	mul.w	r2, r2, r3
 8001d42:	68fb      	ldr	r3, [r7, #12]
 8001d44:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d48:	4a19      	ldr	r2, [pc, #100]	; (8001db0 <SystemCoreClockUpdate+0x140>)
 8001d4a:	6013      	str	r3, [r2, #0]
      else
      {
        /* HSE selected as PLL clock entry */
        SystemCoreClock = (((HSE_VALUE) * pllmul) / plldiv);
      }
      break;
 8001d4c:	e019      	b.n	8001d82 <SystemCoreClockUpdate+0x112>
        SystemCoreClock = (((HSE_VALUE) * pllmul) / plldiv);
 8001d4e:	693b      	ldr	r3, [r7, #16]
 8001d50:	4a18      	ldr	r2, [pc, #96]	; (8001db4 <SystemCoreClockUpdate+0x144>)
 8001d52:	fb02 f203 	mul.w	r2, r2, r3
 8001d56:	68fb      	ldr	r3, [r7, #12]
 8001d58:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d5c:	4a14      	ldr	r2, [pc, #80]	; (8001db0 <SystemCoreClockUpdate+0x140>)
 8001d5e:	6013      	str	r3, [r2, #0]
      break;
 8001d60:	e00f      	b.n	8001d82 <SystemCoreClockUpdate+0x112>
    default: /* MSI used as system clock */
      msirange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE) >> 13;
 8001d62:	4b12      	ldr	r3, [pc, #72]	; (8001dac <SystemCoreClockUpdate+0x13c>)
 8001d64:	685b      	ldr	r3, [r3, #4]
 8001d66:	0b5b      	lsrs	r3, r3, #13
 8001d68:	f003 0307 	and.w	r3, r3, #7
 8001d6c:	607b      	str	r3, [r7, #4]
      SystemCoreClock = (32768 * (1 << (msirange + 1)));
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	3301      	adds	r3, #1
 8001d72:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8001d76:	fa02 f303 	lsl.w	r3, r2, r3
 8001d7a:	461a      	mov	r2, r3
 8001d7c:	4b0c      	ldr	r3, [pc, #48]	; (8001db0 <SystemCoreClockUpdate+0x140>)
 8001d7e:	601a      	str	r2, [r3, #0]
      break;
 8001d80:	bf00      	nop
  }
  /* Compute HCLK clock frequency --------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 8001d82:	4b0a      	ldr	r3, [pc, #40]	; (8001dac <SystemCoreClockUpdate+0x13c>)
 8001d84:	689b      	ldr	r3, [r3, #8]
 8001d86:	091b      	lsrs	r3, r3, #4
 8001d88:	f003 030f 	and.w	r3, r3, #15
 8001d8c:	4a0b      	ldr	r2, [pc, #44]	; (8001dbc <SystemCoreClockUpdate+0x14c>)
 8001d8e:	5cd3      	ldrb	r3, [r2, r3]
 8001d90:	617b      	str	r3, [r7, #20]
  /* HCLK clock frequency */
  SystemCoreClock >>= tmp;
 8001d92:	4b07      	ldr	r3, [pc, #28]	; (8001db0 <SystemCoreClockUpdate+0x140>)
 8001d94:	681a      	ldr	r2, [r3, #0]
 8001d96:	697b      	ldr	r3, [r7, #20]
 8001d98:	fa22 f303 	lsr.w	r3, r2, r3
 8001d9c:	4a04      	ldr	r2, [pc, #16]	; (8001db0 <SystemCoreClockUpdate+0x140>)
 8001d9e:	6013      	str	r3, [r2, #0]
}
 8001da0:	bf00      	nop
 8001da2:	371c      	adds	r7, #28
 8001da4:	46bd      	mov	sp, r7
 8001da6:	bc80      	pop	{r7}
 8001da8:	4770      	bx	lr
 8001daa:	bf00      	nop
 8001dac:	40023800 	.word	0x40023800
 8001db0:	20000000 	.word	0x20000000
 8001db4:	007a1200 	.word	0x007a1200
 8001db8:	080028dc 	.word	0x080028dc
 8001dbc:	080028e8 	.word	0x080028e8

08001dc0 <systickDelayMs>:
#include "timer.h"

//#include "include.h"
void systickDelayMs(uint32_t delay){
 8001dc0:	b480      	push	{r7}
 8001dc2:	b085      	sub	sp, #20
 8001dc4:	af00      	add	r7, sp, #0
 8001dc6:	6078      	str	r0, [r7, #4]
	//Systick
		SysTick->LOAD = 32000; //Reload with number of clocks per 1 ms (1x10^-3 x 32x10^6)
 8001dc8:	4b11      	ldr	r3, [pc, #68]	; (8001e10 <systickDelayMs+0x50>)
 8001dca:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
 8001dce:	605a      	str	r2, [r3, #4]
		SysTick->VAL = 0;//Clear systick current value
 8001dd0:	4b0f      	ldr	r3, [pc, #60]	; (8001e10 <systickDelayMs+0x50>)
 8001dd2:	2200      	movs	r2, #0
 8001dd4:	609a      	str	r2, [r3, #8]
		SysTick->CTRL = SysTick_CTRL_ENABLE | SysTick_CTRL_CLKSOURCE;//Enable systick and select internal clk src
 8001dd6:	4b0e      	ldr	r3, [pc, #56]	; (8001e10 <systickDelayMs+0x50>)
 8001dd8:	2205      	movs	r2, #5
 8001dda:	601a      	str	r2, [r3, #0]

		for(uint32_t i = 0; i<delay;i++){
 8001ddc:	2300      	movs	r3, #0
 8001dde:	60fb      	str	r3, [r7, #12]
 8001de0:	e009      	b.n	8001df6 <systickDelayMs+0x36>
			//Wait until the COUNTFLAG is set
			while(!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG)){}
 8001de2:	bf00      	nop
 8001de4:	4b0a      	ldr	r3, [pc, #40]	; (8001e10 <systickDelayMs+0x50>)
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001dec:	2b00      	cmp	r3, #0
 8001dee:	d0f9      	beq.n	8001de4 <systickDelayMs+0x24>
		for(uint32_t i = 0; i<delay;i++){
 8001df0:	68fb      	ldr	r3, [r7, #12]
 8001df2:	3301      	adds	r3, #1
 8001df4:	60fb      	str	r3, [r7, #12]
 8001df6:	68fa      	ldr	r2, [r7, #12]
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	429a      	cmp	r2, r3
 8001dfc:	d3f1      	bcc.n	8001de2 <systickDelayMs+0x22>
		}
		SysTick->CTRL = 0;
 8001dfe:	4b04      	ldr	r3, [pc, #16]	; (8001e10 <systickDelayMs+0x50>)
 8001e00:	2200      	movs	r2, #0
 8001e02:	601a      	str	r2, [r3, #0]
}
 8001e04:	bf00      	nop
 8001e06:	3714      	adds	r7, #20
 8001e08:	46bd      	mov	sp, r7
 8001e0a:	bc80      	pop	{r7}
 8001e0c:	4770      	bx	lr
 8001e0e:	bf00      	nop
 8001e10:	e000e010 	.word	0xe000e010

08001e14 <systickDelayUs>:
void systickDelayUs(uint32_t delay){
 8001e14:	b480      	push	{r7}
 8001e16:	b085      	sub	sp, #20
 8001e18:	af00      	add	r7, sp, #0
 8001e1a:	6078      	str	r0, [r7, #4]
	//Systick Us
	//Reload with number of clocks per 1 us (1x10^-6 x 32x10^6). But by measure osciloscope it should be 20
		SysTick->LOAD = 32;
 8001e1c:	4b10      	ldr	r3, [pc, #64]	; (8001e60 <systickDelayUs+0x4c>)
 8001e1e:	2220      	movs	r2, #32
 8001e20:	605a      	str	r2, [r3, #4]
		SysTick->VAL = 0;//Clear systick current value
 8001e22:	4b0f      	ldr	r3, [pc, #60]	; (8001e60 <systickDelayUs+0x4c>)
 8001e24:	2200      	movs	r2, #0
 8001e26:	609a      	str	r2, [r3, #8]
		SysTick->CTRL = SysTick_CTRL_ENABLE | SysTick_CTRL_CLKSOURCE;//Enable systick and select internal clk src
 8001e28:	4b0d      	ldr	r3, [pc, #52]	; (8001e60 <systickDelayUs+0x4c>)
 8001e2a:	2205      	movs	r2, #5
 8001e2c:	601a      	str	r2, [r3, #0]

		for(uint32_t i = 0; i<delay;i++){
 8001e2e:	2300      	movs	r3, #0
 8001e30:	60fb      	str	r3, [r7, #12]
 8001e32:	e009      	b.n	8001e48 <systickDelayUs+0x34>
			//Wait until the COUNTFLAG is set
			while(!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG)){}
 8001e34:	bf00      	nop
 8001e36:	4b0a      	ldr	r3, [pc, #40]	; (8001e60 <systickDelayUs+0x4c>)
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	d0f9      	beq.n	8001e36 <systickDelayUs+0x22>
		for(uint32_t i = 0; i<delay;i++){
 8001e42:	68fb      	ldr	r3, [r7, #12]
 8001e44:	3301      	adds	r3, #1
 8001e46:	60fb      	str	r3, [r7, #12]
 8001e48:	68fa      	ldr	r2, [r7, #12]
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	429a      	cmp	r2, r3
 8001e4e:	d3f1      	bcc.n	8001e34 <systickDelayUs+0x20>
		}
		SysTick->CTRL = 0;
 8001e50:	4b03      	ldr	r3, [pc, #12]	; (8001e60 <systickDelayUs+0x4c>)
 8001e52:	2200      	movs	r2, #0
 8001e54:	601a      	str	r2, [r3, #0]
}
 8001e56:	bf00      	nop
 8001e58:	3714      	adds	r7, #20
 8001e5a:	46bd      	mov	sp, r7
 8001e5c:	bc80      	pop	{r7}
 8001e5e:	4770      	bx	lr
 8001e60:	e000e010 	.word	0xe000e010

08001e64 <ts_itoa>:
**  Abstract: Convert integer to ascii
**  Returns:  void
**---------------------------------------------------------------------------
*/
void ts_itoa(char **buf, unsigned int d, int base)
{
 8001e64:	b480      	push	{r7}
 8001e66:	b087      	sub	sp, #28
 8001e68:	af00      	add	r7, sp, #0
 8001e6a:	60f8      	str	r0, [r7, #12]
 8001e6c:	60b9      	str	r1, [r7, #8]
 8001e6e:	607a      	str	r2, [r7, #4]
	int div = 1;
 8001e70:	2301      	movs	r3, #1
 8001e72:	617b      	str	r3, [r7, #20]
	while (d/div >= base)
 8001e74:	e004      	b.n	8001e80 <ts_itoa+0x1c>
		div *= base;
 8001e76:	697b      	ldr	r3, [r7, #20]
 8001e78:	687a      	ldr	r2, [r7, #4]
 8001e7a:	fb02 f303 	mul.w	r3, r2, r3
 8001e7e:	617b      	str	r3, [r7, #20]
	while (d/div >= base)
 8001e80:	697b      	ldr	r3, [r7, #20]
 8001e82:	68ba      	ldr	r2, [r7, #8]
 8001e84:	fbb2 f2f3 	udiv	r2, r2, r3
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	429a      	cmp	r2, r3
 8001e8c:	d2f3      	bcs.n	8001e76 <ts_itoa+0x12>

	while (div != 0)
 8001e8e:	e029      	b.n	8001ee4 <ts_itoa+0x80>
	{
		int num = d/div;
 8001e90:	697b      	ldr	r3, [r7, #20]
 8001e92:	68ba      	ldr	r2, [r7, #8]
 8001e94:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e98:	613b      	str	r3, [r7, #16]
		d = d%div;
 8001e9a:	697a      	ldr	r2, [r7, #20]
 8001e9c:	68bb      	ldr	r3, [r7, #8]
 8001e9e:	fbb3 f1f2 	udiv	r1, r3, r2
 8001ea2:	fb02 f201 	mul.w	r2, r2, r1
 8001ea6:	1a9b      	subs	r3, r3, r2
 8001ea8:	60bb      	str	r3, [r7, #8]
		div /= base;
 8001eaa:	697a      	ldr	r2, [r7, #20]
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	fb92 f3f3 	sdiv	r3, r2, r3
 8001eb2:	617b      	str	r3, [r7, #20]
		if (num > 9)
 8001eb4:	693b      	ldr	r3, [r7, #16]
 8001eb6:	2b09      	cmp	r3, #9
 8001eb8:	dd0a      	ble.n	8001ed0 <ts_itoa+0x6c>
			*((*buf)++) = (num-10) + 'A';
 8001eba:	68fb      	ldr	r3, [r7, #12]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	1c59      	adds	r1, r3, #1
 8001ec0:	68fa      	ldr	r2, [r7, #12]
 8001ec2:	6011      	str	r1, [r2, #0]
 8001ec4:	693a      	ldr	r2, [r7, #16]
 8001ec6:	b2d2      	uxtb	r2, r2
 8001ec8:	3237      	adds	r2, #55	; 0x37
 8001eca:	b2d2      	uxtb	r2, r2
 8001ecc:	701a      	strb	r2, [r3, #0]
 8001ece:	e009      	b.n	8001ee4 <ts_itoa+0x80>
		else
			*((*buf)++) = num + '0';
 8001ed0:	68fb      	ldr	r3, [r7, #12]
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	1c59      	adds	r1, r3, #1
 8001ed6:	68fa      	ldr	r2, [r7, #12]
 8001ed8:	6011      	str	r1, [r2, #0]
 8001eda:	693a      	ldr	r2, [r7, #16]
 8001edc:	b2d2      	uxtb	r2, r2
 8001ede:	3230      	adds	r2, #48	; 0x30
 8001ee0:	b2d2      	uxtb	r2, r2
 8001ee2:	701a      	strb	r2, [r3, #0]
	while (div != 0)
 8001ee4:	697b      	ldr	r3, [r7, #20]
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d1d2      	bne.n	8001e90 <ts_itoa+0x2c>
	}
}
 8001eea:	bf00      	nop
 8001eec:	371c      	adds	r7, #28
 8001eee:	46bd      	mov	sp, r7
 8001ef0:	bc80      	pop	{r7}
 8001ef2:	4770      	bx	lr

08001ef4 <ts_formatstring>:
**  Abstract: Writes arguments va to buffer buf according to format fmt
**  Returns:  Length of string
**---------------------------------------------------------------------------
*/
int ts_formatstring(char *buf, const char *fmt, va_list va)
{
 8001ef4:	b580      	push	{r7, lr}
 8001ef6:	b088      	sub	sp, #32
 8001ef8:	af00      	add	r7, sp, #0
 8001efa:	60f8      	str	r0, [r7, #12]
 8001efc:	60b9      	str	r1, [r7, #8]
 8001efe:	607a      	str	r2, [r7, #4]
	char *start_buf = buf;
 8001f00:	68fb      	ldr	r3, [r7, #12]
 8001f02:	617b      	str	r3, [r7, #20]
	while(*fmt)
 8001f04:	e07d      	b.n	8002002 <ts_formatstring+0x10e>
	{
		/* Character needs formating? */
		if (*fmt == '%')
 8001f06:	68bb      	ldr	r3, [r7, #8]
 8001f08:	781b      	ldrb	r3, [r3, #0]
 8001f0a:	2b25      	cmp	r3, #37	; 0x25
 8001f0c:	d171      	bne.n	8001ff2 <ts_formatstring+0xfe>
		{
			switch (*(++fmt))
 8001f0e:	68bb      	ldr	r3, [r7, #8]
 8001f10:	3301      	adds	r3, #1
 8001f12:	60bb      	str	r3, [r7, #8]
 8001f14:	68bb      	ldr	r3, [r7, #8]
 8001f16:	781b      	ldrb	r3, [r3, #0]
 8001f18:	2b64      	cmp	r3, #100	; 0x64
 8001f1a:	d01e      	beq.n	8001f5a <ts_formatstring+0x66>
 8001f1c:	2b64      	cmp	r3, #100	; 0x64
 8001f1e:	dc06      	bgt.n	8001f2e <ts_formatstring+0x3a>
 8001f20:	2b58      	cmp	r3, #88	; 0x58
 8001f22:	d050      	beq.n	8001fc6 <ts_formatstring+0xd2>
 8001f24:	2b63      	cmp	r3, #99	; 0x63
 8001f26:	d00e      	beq.n	8001f46 <ts_formatstring+0x52>
 8001f28:	2b25      	cmp	r3, #37	; 0x25
 8001f2a:	d058      	beq.n	8001fde <ts_formatstring+0xea>
 8001f2c:	e05d      	b.n	8001fea <ts_formatstring+0xf6>
 8001f2e:	2b73      	cmp	r3, #115	; 0x73
 8001f30:	d02b      	beq.n	8001f8a <ts_formatstring+0x96>
 8001f32:	2b73      	cmp	r3, #115	; 0x73
 8001f34:	dc02      	bgt.n	8001f3c <ts_formatstring+0x48>
 8001f36:	2b69      	cmp	r3, #105	; 0x69
 8001f38:	d00f      	beq.n	8001f5a <ts_formatstring+0x66>
 8001f3a:	e056      	b.n	8001fea <ts_formatstring+0xf6>
 8001f3c:	2b75      	cmp	r3, #117	; 0x75
 8001f3e:	d037      	beq.n	8001fb0 <ts_formatstring+0xbc>
 8001f40:	2b78      	cmp	r3, #120	; 0x78
 8001f42:	d040      	beq.n	8001fc6 <ts_formatstring+0xd2>
 8001f44:	e051      	b.n	8001fea <ts_formatstring+0xf6>
			{
			  case 'c':
				*buf++ = va_arg(va, int);
 8001f46:	68fb      	ldr	r3, [r7, #12]
 8001f48:	1c5a      	adds	r2, r3, #1
 8001f4a:	60fa      	str	r2, [r7, #12]
 8001f4c:	687a      	ldr	r2, [r7, #4]
 8001f4e:	1d11      	adds	r1, r2, #4
 8001f50:	6079      	str	r1, [r7, #4]
 8001f52:	6812      	ldr	r2, [r2, #0]
 8001f54:	b2d2      	uxtb	r2, r2
 8001f56:	701a      	strb	r2, [r3, #0]
				break;
 8001f58:	e047      	b.n	8001fea <ts_formatstring+0xf6>
			  case 'd':
			  case 'i':
				{
					signed int val = va_arg(va, signed int);
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	1d1a      	adds	r2, r3, #4
 8001f5e:	607a      	str	r2, [r7, #4]
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	61fb      	str	r3, [r7, #28]
					if (val < 0)
 8001f64:	69fb      	ldr	r3, [r7, #28]
 8001f66:	2b00      	cmp	r3, #0
 8001f68:	da07      	bge.n	8001f7a <ts_formatstring+0x86>
					{
						val *= -1;
 8001f6a:	69fb      	ldr	r3, [r7, #28]
 8001f6c:	425b      	negs	r3, r3
 8001f6e:	61fb      	str	r3, [r7, #28]
						*buf++ = '-';
 8001f70:	68fb      	ldr	r3, [r7, #12]
 8001f72:	1c5a      	adds	r2, r3, #1
 8001f74:	60fa      	str	r2, [r7, #12]
 8001f76:	222d      	movs	r2, #45	; 0x2d
 8001f78:	701a      	strb	r2, [r3, #0]
					}
					ts_itoa(&buf, val, 10);
 8001f7a:	69f9      	ldr	r1, [r7, #28]
 8001f7c:	f107 030c 	add.w	r3, r7, #12
 8001f80:	220a      	movs	r2, #10
 8001f82:	4618      	mov	r0, r3
 8001f84:	f7ff ff6e 	bl	8001e64 <ts_itoa>
				}
				break;
 8001f88:	e02f      	b.n	8001fea <ts_formatstring+0xf6>
			  case 's':
				{
					char * arg = va_arg(va, char *);
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	1d1a      	adds	r2, r3, #4
 8001f8e:	607a      	str	r2, [r7, #4]
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	61bb      	str	r3, [r7, #24]
					while (*arg)
 8001f94:	e007      	b.n	8001fa6 <ts_formatstring+0xb2>
					{
						*buf++ = *arg++;
 8001f96:	68fb      	ldr	r3, [r7, #12]
 8001f98:	1c5a      	adds	r2, r3, #1
 8001f9a:	60fa      	str	r2, [r7, #12]
 8001f9c:	69ba      	ldr	r2, [r7, #24]
 8001f9e:	1c51      	adds	r1, r2, #1
 8001fa0:	61b9      	str	r1, [r7, #24]
 8001fa2:	7812      	ldrb	r2, [r2, #0]
 8001fa4:	701a      	strb	r2, [r3, #0]
					while (*arg)
 8001fa6:	69bb      	ldr	r3, [r7, #24]
 8001fa8:	781b      	ldrb	r3, [r3, #0]
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	d1f3      	bne.n	8001f96 <ts_formatstring+0xa2>
					}
				}
				break;
 8001fae:	e01c      	b.n	8001fea <ts_formatstring+0xf6>
			  case 'u':
					ts_itoa(&buf, va_arg(va, unsigned int), 10);
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	1d1a      	adds	r2, r3, #4
 8001fb4:	607a      	str	r2, [r7, #4]
 8001fb6:	6819      	ldr	r1, [r3, #0]
 8001fb8:	f107 030c 	add.w	r3, r7, #12
 8001fbc:	220a      	movs	r2, #10
 8001fbe:	4618      	mov	r0, r3
 8001fc0:	f7ff ff50 	bl	8001e64 <ts_itoa>
				break;
 8001fc4:	e011      	b.n	8001fea <ts_formatstring+0xf6>
			  case 'x':
			  case 'X':
					ts_itoa(&buf, va_arg(va, int), 16);
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	1d1a      	adds	r2, r3, #4
 8001fca:	607a      	str	r2, [r7, #4]
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	4619      	mov	r1, r3
 8001fd0:	f107 030c 	add.w	r3, r7, #12
 8001fd4:	2210      	movs	r2, #16
 8001fd6:	4618      	mov	r0, r3
 8001fd8:	f7ff ff44 	bl	8001e64 <ts_itoa>
				break;
 8001fdc:	e005      	b.n	8001fea <ts_formatstring+0xf6>
			  case '%':
				  *buf++ = '%';
 8001fde:	68fb      	ldr	r3, [r7, #12]
 8001fe0:	1c5a      	adds	r2, r3, #1
 8001fe2:	60fa      	str	r2, [r7, #12]
 8001fe4:	2225      	movs	r2, #37	; 0x25
 8001fe6:	701a      	strb	r2, [r3, #0]
				  break;
 8001fe8:	bf00      	nop
			}
			fmt++;
 8001fea:	68bb      	ldr	r3, [r7, #8]
 8001fec:	3301      	adds	r3, #1
 8001fee:	60bb      	str	r3, [r7, #8]
 8001ff0:	e007      	b.n	8002002 <ts_formatstring+0x10e>
		}
		/* Else just copy */
		else
		{
			*buf++ = *fmt++;
 8001ff2:	68fb      	ldr	r3, [r7, #12]
 8001ff4:	1c5a      	adds	r2, r3, #1
 8001ff6:	60fa      	str	r2, [r7, #12]
 8001ff8:	68ba      	ldr	r2, [r7, #8]
 8001ffa:	1c51      	adds	r1, r2, #1
 8001ffc:	60b9      	str	r1, [r7, #8]
 8001ffe:	7812      	ldrb	r2, [r2, #0]
 8002000:	701a      	strb	r2, [r3, #0]
	while(*fmt)
 8002002:	68bb      	ldr	r3, [r7, #8]
 8002004:	781b      	ldrb	r3, [r3, #0]
 8002006:	2b00      	cmp	r3, #0
 8002008:	f47f af7d 	bne.w	8001f06 <ts_formatstring+0x12>
		}
	}
	*buf = 0;
 800200c:	68fb      	ldr	r3, [r7, #12]
 800200e:	2200      	movs	r2, #0
 8002010:	701a      	strb	r2, [r3, #0]

	return (int)(buf - start_buf);
 8002012:	68fb      	ldr	r3, [r7, #12]
 8002014:	461a      	mov	r2, r3
 8002016:	697b      	ldr	r3, [r7, #20]
 8002018:	1ad3      	subs	r3, r2, r3
}
 800201a:	4618      	mov	r0, r3
 800201c:	3720      	adds	r7, #32
 800201e:	46bd      	mov	sp, r7
 8002020:	bd80      	pop	{r7, pc}

08002022 <siprintf>:
**            given character string according to the format parameter.
**  Returns:  Number of bytes written
**===========================================================================
*/
int siprintf(char *buf, const char *fmt, ...)
{
 8002022:	b40e      	push	{r1, r2, r3}
 8002024:	b580      	push	{r7, lr}
 8002026:	b085      	sub	sp, #20
 8002028:	af00      	add	r7, sp, #0
 800202a:	6078      	str	r0, [r7, #4]
	int length;
	va_list va;
	va_start(va, fmt);
 800202c:	f107 0320 	add.w	r3, r7, #32
 8002030:	60bb      	str	r3, [r7, #8]
	length = ts_formatstring(buf, fmt, va);
 8002032:	68ba      	ldr	r2, [r7, #8]
 8002034:	69f9      	ldr	r1, [r7, #28]
 8002036:	6878      	ldr	r0, [r7, #4]
 8002038:	f7ff ff5c 	bl	8001ef4 <ts_formatstring>
 800203c:	60f8      	str	r0, [r7, #12]
	va_end(va);
	return length;
 800203e:	68fb      	ldr	r3, [r7, #12]
}
 8002040:	4618      	mov	r0, r3
 8002042:	3714      	adds	r7, #20
 8002044:	46bd      	mov	sp, r7
 8002046:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800204a:	b003      	add	sp, #12
 800204c:	4770      	bx	lr
	...

08002050 <puts>:
**  the result is EOF.
**
**===========================================================================
*/
int puts(const char *s)
{
 8002050:	b580      	push	{r7, lr}
 8002052:	b086      	sub	sp, #24
 8002054:	af00      	add	r7, sp, #0
 8002056:	6078      	str	r0, [r7, #4]
	int length = strlen(s);
 8002058:	6878      	ldr	r0, [r7, #4]
 800205a:	f7fe f891 	bl	8000180 <strlen>
 800205e:	4603      	mov	r3, r0
 8002060:	613b      	str	r3, [r7, #16]
	int numbytes = 0;
 8002062:	2300      	movs	r3, #0
 8002064:	60fb      	str	r3, [r7, #12]
	int res;

	numbytes = _write(1, (char*)s, length);
 8002066:	693a      	ldr	r2, [r7, #16]
 8002068:	6879      	ldr	r1, [r7, #4]
 800206a:	2001      	movs	r0, #1
 800206c:	f000 faf0 	bl	8002650 <_write>
 8002070:	60f8      	str	r0, [r7, #12]
	numbytes += _write(1, "\n", 1);
 8002072:	2201      	movs	r2, #1
 8002074:	490b      	ldr	r1, [pc, #44]	; (80020a4 <puts+0x54>)
 8002076:	2001      	movs	r0, #1
 8002078:	f000 faea 	bl	8002650 <_write>
 800207c:	4602      	mov	r2, r0
 800207e:	68fb      	ldr	r3, [r7, #12]
 8002080:	4413      	add	r3, r2
 8002082:	60fb      	str	r3, [r7, #12]

	if (numbytes == (length+1))
 8002084:	693b      	ldr	r3, [r7, #16]
 8002086:	1c5a      	adds	r2, r3, #1
 8002088:	68fb      	ldr	r3, [r7, #12]
 800208a:	429a      	cmp	r2, r3
 800208c:	d102      	bne.n	8002094 <puts+0x44>
	{
		res = 0;
 800208e:	2300      	movs	r3, #0
 8002090:	617b      	str	r3, [r7, #20]
 8002092:	e002      	b.n	800209a <puts+0x4a>
	}
	else
	{
		res = EOF;
 8002094:	f04f 33ff 	mov.w	r3, #4294967295
 8002098:	617b      	str	r3, [r7, #20]
	}

	return res;
 800209a:	697b      	ldr	r3, [r7, #20]
}
 800209c:	4618      	mov	r0, r3
 800209e:	3718      	adds	r7, #24
 80020a0:	46bd      	mov	sp, r7
 80020a2:	bd80      	pop	{r7, pc}
 80020a4:	080028d8 	.word	0x080028d8

080020a8 <compute_uart_bd>:

#include <uart2/uart2.h>


uint16_t compute_uart_bd(uint32_t PeriphClk, uint32_t BaudRate)
{
 80020a8:	b480      	push	{r7}
 80020aa:	b083      	sub	sp, #12
 80020ac:	af00      	add	r7, sp, #0
 80020ae:	6078      	str	r0, [r7, #4]
 80020b0:	6039      	str	r1, [r7, #0]
	return ((PeriphClk + (BaudRate/2))/BaudRate);
 80020b2:	683b      	ldr	r3, [r7, #0]
 80020b4:	085a      	lsrs	r2, r3, #1
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	441a      	add	r2, r3
 80020ba:	683b      	ldr	r3, [r7, #0]
 80020bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80020c0:	b29b      	uxth	r3, r3
}
 80020c2:	4618      	mov	r0, r3
 80020c4:	370c      	adds	r7, #12
 80020c6:	46bd      	mov	sp, r7
 80020c8:	bc80      	pop	{r7}
 80020ca:	4770      	bx	lr

080020cc <uart_set_baudrate>:
void uart_set_baudrate(USART_TypeDef *USARTx, uint32_t PeriphClk, uint32_t BaudRate)
{
 80020cc:	b580      	push	{r7, lr}
 80020ce:	b084      	sub	sp, #16
 80020d0:	af00      	add	r7, sp, #0
 80020d2:	60f8      	str	r0, [r7, #12]
 80020d4:	60b9      	str	r1, [r7, #8]
 80020d6:	607a      	str	r2, [r7, #4]
	USARTx->BRR = compute_uart_bd(PeriphClk,BaudRate);
 80020d8:	6879      	ldr	r1, [r7, #4]
 80020da:	68b8      	ldr	r0, [r7, #8]
 80020dc:	f7ff ffe4 	bl	80020a8 <compute_uart_bd>
 80020e0:	4603      	mov	r3, r0
 80020e2:	461a      	mov	r2, r3
 80020e4:	68fb      	ldr	r3, [r7, #12]
 80020e6:	609a      	str	r2, [r3, #8]
}
 80020e8:	bf00      	nop
 80020ea:	3710      	adds	r7, #16
 80020ec:	46bd      	mov	sp, r7
 80020ee:	bd80      	pop	{r7, pc}

080020f0 <uart2_init>:
void uart2_init()
{
 80020f0:	b580      	push	{r7, lr}
 80020f2:	af00      	add	r7, sp, #0
	//Enable clock access to gpioA
	RCC->AHBENR |= RCC_AHBENR_GPIOAEN;
 80020f4:	4a1a      	ldr	r2, [pc, #104]	; (8002160 <uart2_init+0x70>)
 80020f6:	4b1a      	ldr	r3, [pc, #104]	; (8002160 <uart2_init+0x70>)
 80020f8:	69db      	ldr	r3, [r3, #28]
 80020fa:	f043 0301 	orr.w	r3, r3, #1
 80020fe:	61d3      	str	r3, [r2, #28]
	//Set gpio PA2 mode alternate function
	GPIOA->MODER |= GPIO_MODER_MODER2_1;
 8002100:	4a18      	ldr	r2, [pc, #96]	; (8002164 <uart2_init+0x74>)
 8002102:	4b18      	ldr	r3, [pc, #96]	; (8002164 <uart2_init+0x74>)
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	f043 0320 	orr.w	r3, r3, #32
 800210a:	6013      	str	r3, [r2, #0]
	//Set gpio PA2 type UART_TX (AF07)
	GPIOA->AFR[0] |= 0x7U<<GPIO_AFRL_AFRL2_Pos; //0:AFRL 1:AFRH
 800210c:	4a15      	ldr	r2, [pc, #84]	; (8002164 <uart2_init+0x74>)
 800210e:	4b15      	ldr	r3, [pc, #84]	; (8002164 <uart2_init+0x74>)
 8002110:	6a1b      	ldr	r3, [r3, #32]
 8002112:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002116:	6213      	str	r3, [r2, #32]

	//Set gpio PA3 mode alternate function
	GPIOA->MODER |= GPIO_MODER_MODER3_1;
 8002118:	4a12      	ldr	r2, [pc, #72]	; (8002164 <uart2_init+0x74>)
 800211a:	4b12      	ldr	r3, [pc, #72]	; (8002164 <uart2_init+0x74>)
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002122:	6013      	str	r3, [r2, #0]
	//Set gpio PA3 type UART_RX (AF07)
	GPIOA->AFR[0] |= 0x7U<<GPIO_AFRL_AFRL3_Pos; //0:AFRL 1:AFRH
 8002124:	4a0f      	ldr	r2, [pc, #60]	; (8002164 <uart2_init+0x74>)
 8002126:	4b0f      	ldr	r3, [pc, #60]	; (8002164 <uart2_init+0x74>)
 8002128:	6a1b      	ldr	r3, [r3, #32]
 800212a:	f443 43e0 	orr.w	r3, r3, #28672	; 0x7000
 800212e:	6213      	str	r3, [r2, #32]

	//Enable clock access uart2
	RCC->APB1ENR |= RCC_APB1ENR_USART2EN; //STM32L152_reference_manual.pdf p158/911
 8002130:	4a0b      	ldr	r2, [pc, #44]	; (8002160 <uart2_init+0x70>)
 8002132:	4b0b      	ldr	r3, [pc, #44]	; (8002160 <uart2_init+0x70>)
 8002134:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002136:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800213a:	6253      	str	r3, [r2, #36]	; 0x24
	//Configure baudrate
	uart_set_baudrate(USART2,SYS_FREQ,UART_BAUDRATE);
 800213c:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8002140:	4909      	ldr	r1, [pc, #36]	; (8002168 <uart2_init+0x78>)
 8002142:	480a      	ldr	r0, [pc, #40]	; (800216c <uart2_init+0x7c>)
 8002144:	f7ff ffc2 	bl	80020cc <uart_set_baudrate>

	//Config transfer direction
	USART2->CR1 = USART_CR1_TE | USART_CR1_RE; //TE:Transmit Enable, RE:Receive Enable
 8002148:	4b08      	ldr	r3, [pc, #32]	; (800216c <uart2_init+0x7c>)
 800214a:	220c      	movs	r2, #12
 800214c:	60da      	str	r2, [r3, #12]


	//Enable uart module
	USART2->CR1 |= USART_CR1_UE; //UE: UART Enable
 800214e:	4a07      	ldr	r2, [pc, #28]	; (800216c <uart2_init+0x7c>)
 8002150:	4b06      	ldr	r3, [pc, #24]	; (800216c <uart2_init+0x7c>)
 8002152:	68db      	ldr	r3, [r3, #12]
 8002154:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002158:	60d3      	str	r3, [r2, #12]

}
 800215a:	bf00      	nop
 800215c:	bd80      	pop	{r7, pc}
 800215e:	bf00      	nop
 8002160:	40023800 	.word	0x40023800
 8002164:	40020000 	.word	0x40020000
 8002168:	01e84800 	.word	0x01e84800
 800216c:	40004400 	.word	0x40004400

08002170 <uart2_write>:
void uart2_write(unsigned char ch)
{
 8002170:	b480      	push	{r7}
 8002172:	b083      	sub	sp, #12
 8002174:	af00      	add	r7, sp, #0
 8002176:	4603      	mov	r3, r0
 8002178:	71fb      	strb	r3, [r7, #7]
	//Make sure the transmit data register is empty
	while(!(USART2->SR & USART_SR_TXE)){}
 800217a:	bf00      	nop
 800217c:	4b06      	ldr	r3, [pc, #24]	; (8002198 <uart2_write+0x28>)
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002184:	2b00      	cmp	r3, #0
 8002186:	d0f9      	beq.n	800217c <uart2_write+0xc>

	//Write to transmit data register
	USART2->DR = ch;
 8002188:	4a03      	ldr	r2, [pc, #12]	; (8002198 <uart2_write+0x28>)
 800218a:	79fb      	ldrb	r3, [r7, #7]
 800218c:	6053      	str	r3, [r2, #4]
}
 800218e:	bf00      	nop
 8002190:	370c      	adds	r7, #12
 8002192:	46bd      	mov	sp, r7
 8002194:	bc80      	pop	{r7}
 8002196:	4770      	bx	lr
 8002198:	40004400 	.word	0x40004400

0800219c <uart2_write_string>:
void uart2_write_string(char* ch)
{
 800219c:	b580      	push	{r7, lr}
 800219e:	b084      	sub	sp, #16
 80021a0:	af00      	add	r7, sp, #0
 80021a2:	6078      	str	r0, [r7, #4]
	uint8_t i=0;
 80021a4:	2300      	movs	r3, #0
 80021a6:	73fb      	strb	r3, [r7, #15]
	while(ch[i]!='\0'){
 80021a8:	e009      	b.n	80021be <uart2_write_string+0x22>
		uart2_write(ch[i]);
 80021aa:	7bfb      	ldrb	r3, [r7, #15]
 80021ac:	687a      	ldr	r2, [r7, #4]
 80021ae:	4413      	add	r3, r2
 80021b0:	781b      	ldrb	r3, [r3, #0]
 80021b2:	4618      	mov	r0, r3
 80021b4:	f7ff ffdc 	bl	8002170 <uart2_write>
		i++;
 80021b8:	7bfb      	ldrb	r3, [r7, #15]
 80021ba:	3301      	adds	r3, #1
 80021bc:	73fb      	strb	r3, [r7, #15]
	while(ch[i]!='\0'){
 80021be:	7bfb      	ldrb	r3, [r7, #15]
 80021c0:	687a      	ldr	r2, [r7, #4]
 80021c2:	4413      	add	r3, r2
 80021c4:	781b      	ldrb	r3, [r3, #0]
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	d1ef      	bne.n	80021aa <uart2_write_string+0xe>
	}
	i=0;
 80021ca:	2300      	movs	r3, #0
 80021cc:	73fb      	strb	r3, [r7, #15]
}
 80021ce:	bf00      	nop
 80021d0:	3710      	adds	r7, #16
 80021d2:	46bd      	mov	sp, r7
 80021d4:	bd80      	pop	{r7, pc}
	...

080021d8 <__libc_init_array>:
 80021d8:	b570      	push	{r4, r5, r6, lr}
 80021da:	2500      	movs	r5, #0
 80021dc:	4e0c      	ldr	r6, [pc, #48]	; (8002210 <__libc_init_array+0x38>)
 80021de:	4c0d      	ldr	r4, [pc, #52]	; (8002214 <__libc_init_array+0x3c>)
 80021e0:	1ba4      	subs	r4, r4, r6
 80021e2:	10a4      	asrs	r4, r4, #2
 80021e4:	42a5      	cmp	r5, r4
 80021e6:	d109      	bne.n	80021fc <__libc_init_array+0x24>
 80021e8:	f000 fa3a 	bl	8002660 <_init>
 80021ec:	2500      	movs	r5, #0
 80021ee:	4e0a      	ldr	r6, [pc, #40]	; (8002218 <__libc_init_array+0x40>)
 80021f0:	4c0a      	ldr	r4, [pc, #40]	; (800221c <__libc_init_array+0x44>)
 80021f2:	1ba4      	subs	r4, r4, r6
 80021f4:	10a4      	asrs	r4, r4, #2
 80021f6:	42a5      	cmp	r5, r4
 80021f8:	d105      	bne.n	8002206 <__libc_init_array+0x2e>
 80021fa:	bd70      	pop	{r4, r5, r6, pc}
 80021fc:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002200:	4798      	blx	r3
 8002202:	3501      	adds	r5, #1
 8002204:	e7ee      	b.n	80021e4 <__libc_init_array+0xc>
 8002206:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800220a:	4798      	blx	r3
 800220c:	3501      	adds	r5, #1
 800220e:	e7f2      	b.n	80021f6 <__libc_init_array+0x1e>
 8002210:	08002930 	.word	0x08002930
 8002214:	08002930 	.word	0x08002930
 8002218:	08002930 	.word	0x08002930
 800221c:	08002934 	.word	0x08002934

08002220 <memset>:
 8002220:	4603      	mov	r3, r0
 8002222:	4402      	add	r2, r0
 8002224:	4293      	cmp	r3, r2
 8002226:	d100      	bne.n	800222a <memset+0xa>
 8002228:	4770      	bx	lr
 800222a:	f803 1b01 	strb.w	r1, [r3], #1
 800222e:	e7f9      	b.n	8002224 <memset+0x4>

08002230 <strcpy>:
 8002230:	4603      	mov	r3, r0
 8002232:	f811 2b01 	ldrb.w	r2, [r1], #1
 8002236:	f803 2b01 	strb.w	r2, [r3], #1
 800223a:	2a00      	cmp	r2, #0
 800223c:	d1f9      	bne.n	8002232 <strcpy+0x2>
 800223e:	4770      	bx	lr

08002240 <strncat>:
 8002240:	4603      	mov	r3, r0
 8002242:	b530      	push	{r4, r5, lr}
 8002244:	781c      	ldrb	r4, [r3, #0]
 8002246:	1c5d      	adds	r5, r3, #1
 8002248:	b944      	cbnz	r4, 800225c <strncat+0x1c>
 800224a:	f112 32ff 	adds.w	r2, r2, #4294967295
 800224e:	d304      	bcc.n	800225a <strncat+0x1a>
 8002250:	f811 4b01 	ldrb.w	r4, [r1], #1
 8002254:	f803 4b01 	strb.w	r4, [r3], #1
 8002258:	b914      	cbnz	r4, 8002260 <strncat+0x20>
 800225a:	bd30      	pop	{r4, r5, pc}
 800225c:	462b      	mov	r3, r5
 800225e:	e7f1      	b.n	8002244 <strncat+0x4>
 8002260:	2a00      	cmp	r2, #0
 8002262:	d1f2      	bne.n	800224a <strncat+0xa>
 8002264:	701a      	strb	r2, [r3, #0]
 8002266:	e7f0      	b.n	800224a <strncat+0xa>

08002268 <exp>:
 8002268:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800226c:	b08b      	sub	sp, #44	; 0x2c
 800226e:	4604      	mov	r4, r0
 8002270:	460d      	mov	r5, r1
 8002272:	f000 f871 	bl	8002358 <__ieee754_exp>
 8002276:	f8df 80dc 	ldr.w	r8, [pc, #220]	; 8002354 <exp+0xec>
 800227a:	4606      	mov	r6, r0
 800227c:	f998 3000 	ldrsb.w	r3, [r8]
 8002280:	460f      	mov	r7, r1
 8002282:	3301      	adds	r3, #1
 8002284:	d02c      	beq.n	80022e0 <exp+0x78>
 8002286:	4620      	mov	r0, r4
 8002288:	4629      	mov	r1, r5
 800228a:	f000 f9d3 	bl	8002634 <finite>
 800228e:	b338      	cbz	r0, 80022e0 <exp+0x78>
 8002290:	a329      	add	r3, pc, #164	; (adr r3, 8002338 <exp+0xd0>)
 8002292:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002296:	4620      	mov	r0, r4
 8002298:	4629      	mov	r1, r5
 800229a:	f7fe fbc1 	bl	8000a20 <__aeabi_dcmpgt>
 800229e:	4681      	mov	r9, r0
 80022a0:	2800      	cmp	r0, #0
 80022a2:	d02d      	beq.n	8002300 <exp+0x98>
 80022a4:	2303      	movs	r3, #3
 80022a6:	9300      	str	r3, [sp, #0]
 80022a8:	4b27      	ldr	r3, [pc, #156]	; (8002348 <exp+0xe0>)
 80022aa:	e9cd 4504 	strd	r4, r5, [sp, #16]
 80022ae:	9301      	str	r3, [sp, #4]
 80022b0:	2300      	movs	r3, #0
 80022b2:	9308      	str	r3, [sp, #32]
 80022b4:	f998 3000 	ldrsb.w	r3, [r8]
 80022b8:	e9cd 4502 	strd	r4, r5, [sp, #8]
 80022bc:	b9ab      	cbnz	r3, 80022ea <exp+0x82>
 80022be:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 80022c2:	4b22      	ldr	r3, [pc, #136]	; (800234c <exp+0xe4>)
 80022c4:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80022c8:	4668      	mov	r0, sp
 80022ca:	f000 f9b9 	bl	8002640 <matherr>
 80022ce:	b190      	cbz	r0, 80022f6 <exp+0x8e>
 80022d0:	9b08      	ldr	r3, [sp, #32]
 80022d2:	b11b      	cbz	r3, 80022dc <exp+0x74>
 80022d4:	f000 f9b6 	bl	8002644 <__errno>
 80022d8:	9b08      	ldr	r3, [sp, #32]
 80022da:	6003      	str	r3, [r0, #0]
 80022dc:	e9dd 6706 	ldrd	r6, r7, [sp, #24]
 80022e0:	4630      	mov	r0, r6
 80022e2:	4639      	mov	r1, r7
 80022e4:	b00b      	add	sp, #44	; 0x2c
 80022e6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80022ea:	2000      	movs	r0, #0
 80022ec:	4918      	ldr	r1, [pc, #96]	; (8002350 <exp+0xe8>)
 80022ee:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80022f2:	2b02      	cmp	r3, #2
 80022f4:	d1e8      	bne.n	80022c8 <exp+0x60>
 80022f6:	f000 f9a5 	bl	8002644 <__errno>
 80022fa:	2322      	movs	r3, #34	; 0x22
 80022fc:	6003      	str	r3, [r0, #0]
 80022fe:	e7e7      	b.n	80022d0 <exp+0x68>
 8002300:	a30f      	add	r3, pc, #60	; (adr r3, 8002340 <exp+0xd8>)
 8002302:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002306:	4620      	mov	r0, r4
 8002308:	4629      	mov	r1, r5
 800230a:	f7fe fb6b 	bl	80009e4 <__aeabi_dcmplt>
 800230e:	2800      	cmp	r0, #0
 8002310:	d0e6      	beq.n	80022e0 <exp+0x78>
 8002312:	2304      	movs	r3, #4
 8002314:	9300      	str	r3, [sp, #0]
 8002316:	4b0c      	ldr	r3, [pc, #48]	; (8002348 <exp+0xe0>)
 8002318:	2200      	movs	r2, #0
 800231a:	9301      	str	r3, [sp, #4]
 800231c:	2300      	movs	r3, #0
 800231e:	f8cd 9020 	str.w	r9, [sp, #32]
 8002322:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8002326:	e9cd 4504 	strd	r4, r5, [sp, #16]
 800232a:	e9cd 4502 	strd	r4, r5, [sp, #8]
 800232e:	f998 3000 	ldrsb.w	r3, [r8]
 8002332:	e7de      	b.n	80022f2 <exp+0x8a>
 8002334:	f3af 8000 	nop.w
 8002338:	fefa39ef 	.word	0xfefa39ef
 800233c:	40862e42 	.word	0x40862e42
 8002340:	d52d3051 	.word	0xd52d3051
 8002344:	c0874910 	.word	0xc0874910
 8002348:	080028f8 	.word	0x080028f8
 800234c:	47efffff 	.word	0x47efffff
 8002350:	7ff00000 	.word	0x7ff00000
 8002354:	20000004 	.word	0x20000004

08002358 <__ieee754_exp>:
 8002358:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800235c:	4aac      	ldr	r2, [pc, #688]	; (8002610 <__ieee754_exp+0x2b8>)
 800235e:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 8002362:	4296      	cmp	r6, r2
 8002364:	4605      	mov	r5, r0
 8002366:	460c      	mov	r4, r1
 8002368:	ea4f 77d1 	mov.w	r7, r1, lsr #31
 800236c:	f240 80ab 	bls.w	80024c6 <__ieee754_exp+0x16e>
 8002370:	4aa8      	ldr	r2, [pc, #672]	; (8002614 <__ieee754_exp+0x2bc>)
 8002372:	4296      	cmp	r6, r2
 8002374:	d912      	bls.n	800239c <__ieee754_exp+0x44>
 8002376:	f3c1 0313 	ubfx	r3, r1, #0, #20
 800237a:	4303      	orrs	r3, r0
 800237c:	d006      	beq.n	800238c <__ieee754_exp+0x34>
 800237e:	4602      	mov	r2, r0
 8002380:	460b      	mov	r3, r1
 8002382:	f7fd ff0b 	bl	800019c <__adddf3>
 8002386:	4605      	mov	r5, r0
 8002388:	460c      	mov	r4, r1
 800238a:	e002      	b.n	8002392 <__ieee754_exp+0x3a>
 800238c:	b10f      	cbz	r7, 8002392 <__ieee754_exp+0x3a>
 800238e:	2500      	movs	r5, #0
 8002390:	462c      	mov	r4, r5
 8002392:	4628      	mov	r0, r5
 8002394:	4621      	mov	r1, r4
 8002396:	b003      	add	sp, #12
 8002398:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800239c:	a386      	add	r3, pc, #536	; (adr r3, 80025b8 <__ieee754_exp+0x260>)
 800239e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80023a2:	f7fe fb3d 	bl	8000a20 <__aeabi_dcmpgt>
 80023a6:	b138      	cbz	r0, 80023b8 <__ieee754_exp+0x60>
 80023a8:	a385      	add	r3, pc, #532	; (adr r3, 80025c0 <__ieee754_exp+0x268>)
 80023aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80023ae:	4610      	mov	r0, r2
 80023b0:	4619      	mov	r1, r3
 80023b2:	f7fe f8a5 	bl	8000500 <__aeabi_dmul>
 80023b6:	e7e6      	b.n	8002386 <__ieee754_exp+0x2e>
 80023b8:	a383      	add	r3, pc, #524	; (adr r3, 80025c8 <__ieee754_exp+0x270>)
 80023ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80023be:	4628      	mov	r0, r5
 80023c0:	4621      	mov	r1, r4
 80023c2:	f7fe fb0f 	bl	80009e4 <__aeabi_dcmplt>
 80023c6:	2800      	cmp	r0, #0
 80023c8:	d1e1      	bne.n	800238e <__ieee754_exp+0x36>
 80023ca:	4b93      	ldr	r3, [pc, #588]	; (8002618 <__ieee754_exp+0x2c0>)
 80023cc:	ea4f 08c7 	mov.w	r8, r7, lsl #3
 80023d0:	429e      	cmp	r6, r3
 80023d2:	f200 808e 	bhi.w	80024f2 <__ieee754_exp+0x19a>
 80023d6:	4b91      	ldr	r3, [pc, #580]	; (800261c <__ieee754_exp+0x2c4>)
 80023d8:	4621      	mov	r1, r4
 80023da:	4443      	add	r3, r8
 80023dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80023e0:	4628      	mov	r0, r5
 80023e2:	f7fd fed9 	bl	8000198 <__aeabi_dsub>
 80023e6:	4682      	mov	sl, r0
 80023e8:	468b      	mov	fp, r1
 80023ea:	4e8d      	ldr	r6, [pc, #564]	; (8002620 <__ieee754_exp+0x2c8>)
 80023ec:	4446      	add	r6, r8
 80023ee:	e896 0018 	ldmia.w	r6, {r3, r4}
 80023f2:	e88d 0018 	stmia.w	sp, {r3, r4}
 80023f6:	f1c7 0801 	rsb	r8, r7, #1
 80023fa:	eba8 0807 	sub.w	r8, r8, r7
 80023fe:	e9dd 2300 	ldrd	r2, r3, [sp]
 8002402:	4650      	mov	r0, sl
 8002404:	4659      	mov	r1, fp
 8002406:	f7fd fec7 	bl	8000198 <__aeabi_dsub>
 800240a:	4605      	mov	r5, r0
 800240c:	460c      	mov	r4, r1
 800240e:	462a      	mov	r2, r5
 8002410:	4623      	mov	r3, r4
 8002412:	4628      	mov	r0, r5
 8002414:	4621      	mov	r1, r4
 8002416:	f7fe f873 	bl	8000500 <__aeabi_dmul>
 800241a:	a36d      	add	r3, pc, #436	; (adr r3, 80025d0 <__ieee754_exp+0x278>)
 800241c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002420:	4606      	mov	r6, r0
 8002422:	460f      	mov	r7, r1
 8002424:	f7fe f86c 	bl	8000500 <__aeabi_dmul>
 8002428:	a36b      	add	r3, pc, #428	; (adr r3, 80025d8 <__ieee754_exp+0x280>)
 800242a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800242e:	f7fd feb3 	bl	8000198 <__aeabi_dsub>
 8002432:	4632      	mov	r2, r6
 8002434:	463b      	mov	r3, r7
 8002436:	f7fe f863 	bl	8000500 <__aeabi_dmul>
 800243a:	a369      	add	r3, pc, #420	; (adr r3, 80025e0 <__ieee754_exp+0x288>)
 800243c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002440:	f7fd feac 	bl	800019c <__adddf3>
 8002444:	4632      	mov	r2, r6
 8002446:	463b      	mov	r3, r7
 8002448:	f7fe f85a 	bl	8000500 <__aeabi_dmul>
 800244c:	a366      	add	r3, pc, #408	; (adr r3, 80025e8 <__ieee754_exp+0x290>)
 800244e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002452:	f7fd fea1 	bl	8000198 <__aeabi_dsub>
 8002456:	4632      	mov	r2, r6
 8002458:	463b      	mov	r3, r7
 800245a:	f7fe f851 	bl	8000500 <__aeabi_dmul>
 800245e:	a364      	add	r3, pc, #400	; (adr r3, 80025f0 <__ieee754_exp+0x298>)
 8002460:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002464:	f7fd fe9a 	bl	800019c <__adddf3>
 8002468:	4632      	mov	r2, r6
 800246a:	463b      	mov	r3, r7
 800246c:	f7fe f848 	bl	8000500 <__aeabi_dmul>
 8002470:	4602      	mov	r2, r0
 8002472:	460b      	mov	r3, r1
 8002474:	4628      	mov	r0, r5
 8002476:	4621      	mov	r1, r4
 8002478:	f7fd fe8e 	bl	8000198 <__aeabi_dsub>
 800247c:	4606      	mov	r6, r0
 800247e:	460f      	mov	r7, r1
 8002480:	4602      	mov	r2, r0
 8002482:	460b      	mov	r3, r1
 8002484:	4628      	mov	r0, r5
 8002486:	4621      	mov	r1, r4
 8002488:	f1b8 0f00 	cmp.w	r8, #0
 800248c:	d161      	bne.n	8002552 <__ieee754_exp+0x1fa>
 800248e:	f7fe f837 	bl	8000500 <__aeabi_dmul>
 8002492:	2200      	movs	r2, #0
 8002494:	4680      	mov	r8, r0
 8002496:	4689      	mov	r9, r1
 8002498:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800249c:	4630      	mov	r0, r6
 800249e:	4639      	mov	r1, r7
 80024a0:	f7fd fe7a 	bl	8000198 <__aeabi_dsub>
 80024a4:	4602      	mov	r2, r0
 80024a6:	460b      	mov	r3, r1
 80024a8:	4640      	mov	r0, r8
 80024aa:	4649      	mov	r1, r9
 80024ac:	f7fe f952 	bl	8000754 <__aeabi_ddiv>
 80024b0:	462a      	mov	r2, r5
 80024b2:	4623      	mov	r3, r4
 80024b4:	f7fd fe70 	bl	8000198 <__aeabi_dsub>
 80024b8:	4602      	mov	r2, r0
 80024ba:	460b      	mov	r3, r1
 80024bc:	2000      	movs	r0, #0
 80024be:	4959      	ldr	r1, [pc, #356]	; (8002624 <__ieee754_exp+0x2cc>)
 80024c0:	f7fd fe6a 	bl	8000198 <__aeabi_dsub>
 80024c4:	e75f      	b.n	8002386 <__ieee754_exp+0x2e>
 80024c6:	4b58      	ldr	r3, [pc, #352]	; (8002628 <__ieee754_exp+0x2d0>)
 80024c8:	429e      	cmp	r6, r3
 80024ca:	f63f af7e 	bhi.w	80023ca <__ieee754_exp+0x72>
 80024ce:	4b57      	ldr	r3, [pc, #348]	; (800262c <__ieee754_exp+0x2d4>)
 80024d0:	429e      	cmp	r6, r3
 80024d2:	d839      	bhi.n	8002548 <__ieee754_exp+0x1f0>
 80024d4:	a33a      	add	r3, pc, #232	; (adr r3, 80025c0 <__ieee754_exp+0x268>)
 80024d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80024da:	f7fd fe5f 	bl	800019c <__adddf3>
 80024de:	2200      	movs	r2, #0
 80024e0:	4b50      	ldr	r3, [pc, #320]	; (8002624 <__ieee754_exp+0x2cc>)
 80024e2:	f7fe fa9d 	bl	8000a20 <__aeabi_dcmpgt>
 80024e6:	b390      	cbz	r0, 800254e <__ieee754_exp+0x1f6>
 80024e8:	2200      	movs	r2, #0
 80024ea:	4b4e      	ldr	r3, [pc, #312]	; (8002624 <__ieee754_exp+0x2cc>)
 80024ec:	4628      	mov	r0, r5
 80024ee:	4621      	mov	r1, r4
 80024f0:	e747      	b.n	8002382 <__ieee754_exp+0x2a>
 80024f2:	4e4f      	ldr	r6, [pc, #316]	; (8002630 <__ieee754_exp+0x2d8>)
 80024f4:	a340      	add	r3, pc, #256	; (adr r3, 80025f8 <__ieee754_exp+0x2a0>)
 80024f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80024fa:	4446      	add	r6, r8
 80024fc:	4628      	mov	r0, r5
 80024fe:	4621      	mov	r1, r4
 8002500:	f7fd fffe 	bl	8000500 <__aeabi_dmul>
 8002504:	e9d6 2300 	ldrd	r2, r3, [r6]
 8002508:	f7fd fe48 	bl	800019c <__adddf3>
 800250c:	f7fe fa92 	bl	8000a34 <__aeabi_d2iz>
 8002510:	4680      	mov	r8, r0
 8002512:	f7fd ff8f 	bl	8000434 <__aeabi_i2d>
 8002516:	a33a      	add	r3, pc, #232	; (adr r3, 8002600 <__ieee754_exp+0x2a8>)
 8002518:	e9d3 2300 	ldrd	r2, r3, [r3]
 800251c:	4606      	mov	r6, r0
 800251e:	460f      	mov	r7, r1
 8002520:	f7fd ffee 	bl	8000500 <__aeabi_dmul>
 8002524:	4602      	mov	r2, r0
 8002526:	460b      	mov	r3, r1
 8002528:	4628      	mov	r0, r5
 800252a:	4621      	mov	r1, r4
 800252c:	f7fd fe34 	bl	8000198 <__aeabi_dsub>
 8002530:	a335      	add	r3, pc, #212	; (adr r3, 8002608 <__ieee754_exp+0x2b0>)
 8002532:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002536:	4682      	mov	sl, r0
 8002538:	468b      	mov	fp, r1
 800253a:	4630      	mov	r0, r6
 800253c:	4639      	mov	r1, r7
 800253e:	f7fd ffdf 	bl	8000500 <__aeabi_dmul>
 8002542:	e9cd 0100 	strd	r0, r1, [sp]
 8002546:	e75a      	b.n	80023fe <__ieee754_exp+0xa6>
 8002548:	f04f 0800 	mov.w	r8, #0
 800254c:	e75f      	b.n	800240e <__ieee754_exp+0xb6>
 800254e:	4680      	mov	r8, r0
 8002550:	e75d      	b.n	800240e <__ieee754_exp+0xb6>
 8002552:	f7fd ffd5 	bl	8000500 <__aeabi_dmul>
 8002556:	4632      	mov	r2, r6
 8002558:	4604      	mov	r4, r0
 800255a:	460d      	mov	r5, r1
 800255c:	463b      	mov	r3, r7
 800255e:	2000      	movs	r0, #0
 8002560:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8002564:	f7fd fe18 	bl	8000198 <__aeabi_dsub>
 8002568:	4602      	mov	r2, r0
 800256a:	460b      	mov	r3, r1
 800256c:	4620      	mov	r0, r4
 800256e:	4629      	mov	r1, r5
 8002570:	f7fe f8f0 	bl	8000754 <__aeabi_ddiv>
 8002574:	4602      	mov	r2, r0
 8002576:	460b      	mov	r3, r1
 8002578:	e9dd 0100 	ldrd	r0, r1, [sp]
 800257c:	f7fd fe0c 	bl	8000198 <__aeabi_dsub>
 8002580:	4652      	mov	r2, sl
 8002582:	465b      	mov	r3, fp
 8002584:	f7fd fe08 	bl	8000198 <__aeabi_dsub>
 8002588:	460b      	mov	r3, r1
 800258a:	4602      	mov	r2, r0
 800258c:	4925      	ldr	r1, [pc, #148]	; (8002624 <__ieee754_exp+0x2cc>)
 800258e:	2000      	movs	r0, #0
 8002590:	f7fd fe02 	bl	8000198 <__aeabi_dsub>
 8002594:	f46f 737f 	mvn.w	r3, #1020	; 0x3fc
 8002598:	4598      	cmp	r8, r3
 800259a:	db02      	blt.n	80025a2 <__ieee754_exp+0x24a>
 800259c:	eb01 5108 	add.w	r1, r1, r8, lsl #20
 80025a0:	e6f1      	b.n	8002386 <__ieee754_exp+0x2e>
 80025a2:	f508 787a 	add.w	r8, r8, #1000	; 0x3e8
 80025a6:	eb01 5108 	add.w	r1, r1, r8, lsl #20
 80025aa:	2200      	movs	r2, #0
 80025ac:	f04f 73b8 	mov.w	r3, #24117248	; 0x1700000
 80025b0:	e6ff      	b.n	80023b2 <__ieee754_exp+0x5a>
 80025b2:	bf00      	nop
 80025b4:	f3af 8000 	nop.w
 80025b8:	fefa39ef 	.word	0xfefa39ef
 80025bc:	40862e42 	.word	0x40862e42
 80025c0:	8800759c 	.word	0x8800759c
 80025c4:	7e37e43c 	.word	0x7e37e43c
 80025c8:	d52d3051 	.word	0xd52d3051
 80025cc:	c0874910 	.word	0xc0874910
 80025d0:	72bea4d0 	.word	0x72bea4d0
 80025d4:	3e663769 	.word	0x3e663769
 80025d8:	c5d26bf1 	.word	0xc5d26bf1
 80025dc:	3ebbbd41 	.word	0x3ebbbd41
 80025e0:	af25de2c 	.word	0xaf25de2c
 80025e4:	3f11566a 	.word	0x3f11566a
 80025e8:	16bebd93 	.word	0x16bebd93
 80025ec:	3f66c16c 	.word	0x3f66c16c
 80025f0:	5555553e 	.word	0x5555553e
 80025f4:	3fc55555 	.word	0x3fc55555
 80025f8:	652b82fe 	.word	0x652b82fe
 80025fc:	3ff71547 	.word	0x3ff71547
 8002600:	fee00000 	.word	0xfee00000
 8002604:	3fe62e42 	.word	0x3fe62e42
 8002608:	35793c76 	.word	0x35793c76
 800260c:	3dea39ef 	.word	0x3dea39ef
 8002610:	40862e41 	.word	0x40862e41
 8002614:	7fefffff 	.word	0x7fefffff
 8002618:	3ff0a2b1 	.word	0x3ff0a2b1
 800261c:	08002910 	.word	0x08002910
 8002620:	08002920 	.word	0x08002920
 8002624:	3ff00000 	.word	0x3ff00000
 8002628:	3fd62e42 	.word	0x3fd62e42
 800262c:	3e2fffff 	.word	0x3e2fffff
 8002630:	08002900 	.word	0x08002900

08002634 <finite>:
 8002634:	f041 4100 	orr.w	r1, r1, #2147483648	; 0x80000000
 8002638:	f501 1080 	add.w	r0, r1, #1048576	; 0x100000
 800263c:	0fc0      	lsrs	r0, r0, #31
 800263e:	4770      	bx	lr

08002640 <matherr>:
 8002640:	2000      	movs	r0, #0
 8002642:	4770      	bx	lr

08002644 <__errno>:
 8002644:	4b01      	ldr	r3, [pc, #4]	; (800264c <__errno+0x8>)
 8002646:	6818      	ldr	r0, [r3, #0]
 8002648:	4770      	bx	lr
 800264a:	bf00      	nop
 800264c:	20000008 	.word	0x20000008

08002650 <_write>:
 8002650:	2258      	movs	r2, #88	; 0x58
 8002652:	4b02      	ldr	r3, [pc, #8]	; (800265c <_write+0xc>)
 8002654:	f04f 30ff 	mov.w	r0, #4294967295
 8002658:	601a      	str	r2, [r3, #0]
 800265a:	4770      	bx	lr
 800265c:	20000088 	.word	0x20000088

08002660 <_init>:
 8002660:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002662:	bf00      	nop
 8002664:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002666:	bc08      	pop	{r3}
 8002668:	469e      	mov	lr, r3
 800266a:	4770      	bx	lr

0800266c <_fini>:
 800266c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800266e:	bf00      	nop
 8002670:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002672:	bc08      	pop	{r3}
 8002674:	469e      	mov	lr, r3
 8002676:	4770      	bx	lr
