
---------- Begin Simulation Statistics ----------
final_tick                               872067354000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  97873                       # Simulator instruction rate (inst/s)
host_mem_usage                                 739560                       # Number of bytes of host memory used
host_op_rate                                    98188                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 10406.48                       # Real time elapsed on the host
host_tick_rate                               83800448                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1018512320                       # Number of instructions simulated
sim_ops                                    1021793962                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.872067                       # Number of seconds simulated
sim_ticks                                872067354000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            86.829097                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              117024007                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           134775106                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          8799896                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        187276338                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          15505419                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       15659722                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          154303                       # Number of indirect misses.
system.cpu0.branchPred.lookups              237345405                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1663960                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        819882                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          5958740                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 221015081                       # Number of branches committed
system.cpu0.commit.bw_lim_events             22308010                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        2466160                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       54073168                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           892405804                       # Number of instructions committed
system.cpu0.commit.committedOps             893227887                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1595365876                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.559889                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.282615                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1147540926     71.93%     71.93% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    267663595     16.78%     88.71% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     67758228      4.25%     92.95% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     66140175      4.15%     97.10% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     14828827      0.93%     98.03% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      4494705      0.28%     98.31% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1045472      0.07%     98.38% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      3585938      0.22%     98.60% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     22308010      1.40%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1595365876                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            18341062                       # Number of function calls committed.
system.cpu0.commit.int_insts                863516112                       # Number of committed integer instructions.
system.cpu0.commit.loads                    280412806                       # Number of loads committed
system.cpu0.commit.membars                    1641835                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1641841      0.18%      0.18% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       491118248     54.98%     55.17% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        7835016      0.88%     56.04% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1638713      0.18%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      281232680     31.48%     87.71% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     109761339     12.29%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        893227887                       # Class of committed instruction
system.cpu0.commit.refs                     390994047                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  892405804                       # Number of Instructions Simulated
system.cpu0.committedOps                    893227887                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.922307                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.922307                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            188672127                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              2845201                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           116061851                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             962469673                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               738236822                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                670838326                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               5966423                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              8406089                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              2740996                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  237345405                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                171723060                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    872826830                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              2795157                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           83                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     982585285                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  63                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          160                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               17615208                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.138355                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         724819954                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         132529426                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.572776                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1606454694                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.613533                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.904313                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               913168741     56.84%     56.84% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               517242790     32.20%     89.04% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                91738829      5.71%     94.75% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                67479574      4.20%     98.95% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 8940526      0.56%     99.51% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 3977630      0.25%     99.76% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  569642      0.04%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 3309294      0.21%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   27668      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1606454694                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      22                       # number of floating regfile writes
system.cpu0.idleCycles                      109023573                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             5997757                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               226433439                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.538968                       # Inst execution rate
system.cpu0.iew.exec_refs                   408228631                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 112478953                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              157842702                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            301684743                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           2021664                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          1702897                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           116731474                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          947287662                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            295749678                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          5487287                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            924588091                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                753125                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              2775465                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               5966423                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              4388476                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        67945                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        13188219                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        13674                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         8231                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      3610729                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     21271937                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      6150233                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          8231                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       752026                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       5245731                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                372834878                       # num instructions consuming a value
system.cpu0.iew.wb_count                    916595438                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.904388                       # average fanout of values written-back
system.cpu0.iew.wb_producers                337187381                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.534309                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     916642060                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1127609877                       # number of integer regfile reads
system.cpu0.int_regfile_writes              585304500                       # number of integer regfile writes
system.cpu0.ipc                              0.520208                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.520208                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1643353      0.18%      0.18% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            507013996     54.51%     54.69% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             7838175      0.84%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1638853      0.18%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           298797046     32.13%     87.83% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          113143906     12.17%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              8      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             930075379                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     52                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                102                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           50                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                50                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1017143                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001094                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 178053     17.51%     17.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     17.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     17.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     17.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     17.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     17.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     17.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     17.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     17.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     17.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     17.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     17.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     17.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     17.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     17.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     17.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     17.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     17.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     17.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     17.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     17.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     17.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     17.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     17.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     17.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     17.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     17.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     17.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     17.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     17.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     17.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     17.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     17.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     17.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     17.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     17.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     17.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     17.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     17.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     17.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     17.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     17.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     17.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                728078     71.58%     89.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               111010     10.91%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             929449117                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        3467686527                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    916595388                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1001354471                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 941233658                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                930075379                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            6054004                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       54059771                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            64035                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       3587844                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     31585316                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1606454694                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.578961                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.797586                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          924134100     57.53%     57.53% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          487778946     30.36%     87.89% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          151869490      9.45%     97.34% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           34378490      2.14%     99.48% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            7038488      0.44%     99.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             616770      0.04%     99.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             351655      0.02%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             219789      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              66966      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1606454694                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.542167                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         16989627                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         2685602                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           301684743                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          116731474                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1514                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      1715478267                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    28656468                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              166369213                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            569160780                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               3854032                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               745289034                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               8178910                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                 6267                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1165554118                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             955737830                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          612593791                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                665487994                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              10198439                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               5966423                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             23222597                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                43433006                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1165554074                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        119433                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              4613                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 10120961                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          4565                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  2520339824                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1905696105                       # The number of ROB writes
system.cpu0.timesIdled                       24911941                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1481                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            84.330856                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               10944908                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            12978533                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2844566                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         17415316                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            232190                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         313743                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           81553                       # Number of indirect misses.
system.cpu1.branchPred.lookups               20076895                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        24748                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        819644                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1971737                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  10299743                       # Number of branches committed
system.cpu1.commit.bw_lim_events               757106                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        2459642                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       29687795                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            41846561                       # Number of instructions committed
system.cpu1.commit.committedOps              42666413                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    232735943                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.183325                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.776981                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    213041355     91.54%     91.54% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      9698889      4.17%     95.71% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      3924861      1.69%     97.39% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      3770827      1.62%     99.01% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       700441      0.30%     99.31% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       201614      0.09%     99.40% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       547311      0.24%     99.63% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        93539      0.04%     99.67% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       757106      0.33%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    232735943                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              317335                       # Number of function calls committed.
system.cpu1.commit.int_insts                 40181697                       # Number of committed integer instructions.
system.cpu1.commit.loads                     11552748                       # Number of loads committed
system.cpu1.commit.membars                    1639382                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      1639382      3.84%      3.84% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        24988919     58.57%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             43      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              86      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       12372392     29.00%     91.41% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       3665579      8.59%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         42666413                       # Class of committed instruction
system.cpu1.commit.refs                      16037983                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   41846561                       # Number of Instructions Simulated
system.cpu1.committedOps                     42666413                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.690420                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.690420                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            177578071                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               877072                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             9764088                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              80713325                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                16951152                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 38859401                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1972858                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               912620                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2273027                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   20076895                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 13612034                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    218949312                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               473538                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      90362355                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                5691374                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.084313                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          15839495                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          11177098                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.379475                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         237634509                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.392085                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.891607                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               182666337     76.87%     76.87% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                32228204     13.56%     90.43% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                14807314      6.23%     96.66% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 4276460      1.80%     98.46% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  724952      0.31%     98.77% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 2072095      0.87%     99.64% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  800421      0.34%     99.98% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   31888      0.01%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   26838      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           237634509                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         489989                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2011671                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                13409790                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.219493                       # Inst execution rate
system.cpu1.iew.exec_refs                    18140292                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   5263355                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              156734877                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             19980370                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2032143                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1268973                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             8140481                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           72346492                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             12876937                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1700782                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             52266656                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                726143                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              2557620                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1972858                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              4173034                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        40028                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          196745                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        12096                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2363                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         2296                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      8427622                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      3655246                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2363                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       632650                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1379021                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 26164950                       # num instructions consuming a value
system.cpu1.iew.wb_count                     51358617                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.785982                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 20565184                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.215680                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      51384480                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                67309751                       # number of integer regfile reads
system.cpu1.int_regfile_writes               32082601                       # number of integer regfile writes
system.cpu1.ipc                              0.175734                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.175734                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          1639589      3.04%      3.04% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             33597438     62.26%     65.29% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  54      0.00%     65.29% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   86      0.00%     65.29% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     65.29% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     65.29% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     65.29% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     65.29% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     65.29% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     65.29% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     65.29% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     65.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     65.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     65.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     65.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     65.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     65.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     65.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     65.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     65.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     65.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     65.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     65.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     65.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     65.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     65.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     65.29% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            14141827     26.20%     91.50% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            4588432      8.50%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              53967438                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     926113                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.017161                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 151527     16.36%     16.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     16.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     16.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     16.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     16.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     16.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     16.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     16.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     16.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     16.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     16.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     16.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     16.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     16.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     16.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     16.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     16.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     16.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     16.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     16.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     16.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     16.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     16.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     16.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     16.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     16.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     16.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     16.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     16.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     16.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     16.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     16.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     16.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     16.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     16.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     16.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     16.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     16.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     16.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     16.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     16.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     16.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     16.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     16.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     16.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                679216     73.34%     89.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                95368     10.30%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              53253948                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         346559593                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     51358605                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        102027741                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  66256736                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 53967438                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            6089756                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       29680078                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            64121                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       3630114                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     21061551                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    237634509                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.227103                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.656888                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          202508986     85.22%     85.22% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           23460211      9.87%     95.09% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            7299972      3.07%     98.16% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2560690      1.08%     99.24% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1220346      0.51%     99.75% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             289124      0.12%     99.88% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             196497      0.08%     99.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              70237      0.03%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              28446      0.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      237634509                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.226635                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         12858116                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         2331691                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            19980370                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            8140481                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    207                       # number of misc regfile reads
system.cpu1.numCycles                       238124498                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1506003815                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              165088157                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             27216372                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               3803626                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                19550406                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                748548                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 9668                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             96523576                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              76344839                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           48686727                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 37713713                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               8054845                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1972858                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             13285246                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                21470355                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        96523564                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         24129                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               772                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  8739833                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           771                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   304332057                       # The number of ROB reads
system.cpu1.rob.rob_writes                  149612112                       # The number of ROB writes
system.cpu1.timesIdled                          23391                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            89.355832                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                8387454                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             9386577                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          1552612                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         12333082                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits            238853                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         291106                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses           52253                       # Number of indirect misses.
system.cpu2.branchPred.lookups               14548431                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted        25064                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                        819659                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          1356183                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  10232650                       # Number of branches committed
system.cpu2.commit.bw_lim_events               615399                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        2459694                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       10039696                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            41659664                       # Number of instructions committed
system.cpu2.commit.committedOps              42479534                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    233424413                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.181984                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.772069                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    213961604     91.66%     91.66% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      9482513      4.06%     95.72% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      3836701      1.64%     97.37% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      3755153      1.61%     98.98% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       690567      0.30%     99.27% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       215630      0.09%     99.37% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       773372      0.33%     99.70% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        93474      0.04%     99.74% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       615399      0.26%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    233424413                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls              318227                       # Number of function calls committed.
system.cpu2.commit.int_insts                 40002391                       # Number of committed integer instructions.
system.cpu2.commit.loads                     11492036                       # Number of loads committed
system.cpu2.commit.membars                    1639390                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      1639390      3.86%      3.86% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        24876462     58.56%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             43      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              86      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       12311695     28.98%     91.40% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       3651846      8.60%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         42479534                       # Class of committed instruction
system.cpu2.commit.refs                      15963553                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   41659664                       # Number of Instructions Simulated
system.cpu2.committedOps                     42479534                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              5.664313                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        5.664313                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            193999267                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               201309                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             8016888                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              57225880                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                11230055                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 26718135                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               1357293                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts               378306                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              2150389                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   14548431                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  8717672                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    223954725                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               238148                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.Insts                      59163044                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                3107444                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.061653                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           9946691                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           8626307                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.250719                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         235455139                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.254760                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.685123                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               197207443     83.76%     83.76% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                23928635     10.16%     93.92% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                 9408352      4.00%     97.91% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 3353744      1.42%     99.34% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  793509      0.34%     99.68% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  660782      0.28%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                   44899      0.02%     99.98% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                   31497      0.01%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                   26278      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           235455139                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                         518241                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             1396440                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                11397074                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.206458                       # Inst execution rate
system.cpu2.iew.exec_refs                    18114244                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   5241121                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles              170105040                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             13755474                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts            821060                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts          1013713                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             5799982                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           52512245                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             12873123                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          1655508                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             48718487                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                802401                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              2567353                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               1357293                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              4281709                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        40908                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads          193290                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses        12175                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation         2284                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads         2120                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      2263438                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores      1328465                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents          2284                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       534004                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        862436                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 24343800                       # num instructions consuming a value
system.cpu2.iew.wb_count                     47790947                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.802039                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 19524675                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.202527                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      47815992                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                62012330                       # number of integer regfile reads
system.cpu2.int_regfile_writes               30552131                       # number of integer regfile writes
system.cpu2.ipc                              0.176544                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.176544                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          1639612      3.25%      3.25% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             30030051     59.61%     62.87% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  48      0.00%     62.87% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   86      0.00%     62.87% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     62.87% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     62.87% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     62.87% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     62.87% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     62.87% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     62.87% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     62.87% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     62.87% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     62.87% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     62.87% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     62.87% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     62.87% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     62.87% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     62.87% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     62.87% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     62.87% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     62.87% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     62.87% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     62.87% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     62.87% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     62.87% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     62.87% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     62.87% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     62.87% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     62.87% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     62.87% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     62.87% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.87% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     62.87% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     62.87% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     62.87% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     62.87% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     62.87% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     62.87% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     62.87% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     62.87% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     62.87% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     62.87% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     62.87% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     62.87% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     62.87% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     62.87% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     62.87% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            14136212     28.06%     90.93% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            4567974      9.07%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              50373995                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     921219                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.018288                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 144951     15.73%     15.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     15.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     15.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     15.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     15.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     15.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     15.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     15.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     15.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     15.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     15.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     15.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     15.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     15.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     15.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     15.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     15.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     15.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     15.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     15.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     15.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     15.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     15.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     15.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     15.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     15.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     15.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     15.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     15.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     15.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     15.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     15.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     15.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     15.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     15.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     15.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     15.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     15.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     15.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     15.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     15.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     15.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     15.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                678402     73.64%     89.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                97864     10.62%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              49655588                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         337188994                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     47790935                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         62546082                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  50050601                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 50373995                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            2461644                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       10032710                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            64672                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved          1950                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined      5229846                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    235455139                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.213943                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.645558                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          203231587     86.31%     86.31% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           20966800      8.90%     95.22% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            7079181      3.01%     98.23% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            2398802      1.02%     99.24% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1253951      0.53%     99.78% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             238041      0.10%     99.88% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             189153      0.08%     99.96% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              69492      0.03%     99.99% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              28132      0.01%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      235455139                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.213473                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          6582001                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores         1194991                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            13755474                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            5799982                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    222                       # number of misc regfile reads
system.cpu2.numCycles                       235973380                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                  1508154762                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              180160723                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             27110884                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               5459081                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                12818302                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                586444                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                 6885                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             71205852                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              55324270                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           35038153                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 26806665                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents               8019241                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               1357293                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             14286403                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                 7927269                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups        71205840                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         25753                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               825                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 10825167                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           820                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   285327165                       # The number of ROB reads
system.cpu2.rob.rob_writes                  107074701                       # The number of ROB writes
system.cpu2.timesIdled                          22775                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            96.320628                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               11640789                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            12085458                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          3085269                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         17877405                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            229792                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         322817                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses           93025                       # Number of indirect misses.
system.cpu3.branchPred.lookups               20761479                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted        22666                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                        819640                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          2217624                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  10574473                       # Number of branches committed
system.cpu3.commit.bw_lim_events               642939                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        2459651                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       30019333                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            42600291                       # Number of instructions committed
system.cpu3.commit.committedOps              43420128                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    235703394                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.184215                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.767044                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    215390681     91.38%     91.38% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1     10052039      4.26%     95.65% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      4030255      1.71%     97.36% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      3912612      1.66%     99.02% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       749069      0.32%     99.33% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       225318      0.10%     99.43% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       600002      0.25%     99.68% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7       100479      0.04%     99.73% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       642939      0.27%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    235703394                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              292090                       # Number of function calls committed.
system.cpu3.commit.int_insts                 40881968                       # Number of committed integer instructions.
system.cpu3.commit.loads                     11835631                       # Number of loads committed
system.cpu3.commit.membars                    1639348                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      1639348      3.78%      3.78% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        25388446     58.47%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             43      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              86      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       12655271     29.15%     91.39% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       3736922      8.61%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         43420128                       # Class of committed instruction
system.cpu3.commit.refs                      16392205                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   42600291                       # Number of Instructions Simulated
system.cpu3.committedOps                     43420128                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              5.663170                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        5.663170                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            177734351                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               874705                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved            10269682                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              83184383                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                18105785                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 40431905                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               2218676                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts               956008                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              2347060                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   20761479                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                 14194644                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    221419190                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes               590569                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      93336788                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                6172642                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.086057                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          16332253                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          11870581                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.386884                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         240837777                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.399703                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.898693                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               184053123     76.42%     76.42% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                33263108     13.81%     90.23% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                15390033      6.39%     96.62% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 4340426      1.80%     98.43% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  712474      0.30%     98.72% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                 2205537      0.92%     99.64% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  816100      0.34%     99.98% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                   30776      0.01%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                   26200      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           240837777                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                         414898                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             2261333                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                13720524                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.222014                       # Inst execution rate
system.cpu3.iew.exec_refs                    18758963                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   5377755                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles              156311475                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             20378313                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts           1972658                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts          1337564                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             8172144                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           73418257                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             13381208                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts          1876392                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             53561580                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                724491                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              2952697                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               2218676                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              4513400                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        46256                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads          201045                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses        15053                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation         2076                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads         1697                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      8542682                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores      3615570                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents          2076                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       791651                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect       1469682                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 26377540                       # num instructions consuming a value
system.cpu3.iew.wb_count                     52542158                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.788065                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 20787208                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.217789                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      52571804                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                68891187                       # number of integer regfile reads
system.cpu3.int_regfile_writes               32828669                       # number of integer regfile writes
system.cpu3.ipc                              0.176580                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.176580                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          1639583      2.96%      2.96% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             34385182     62.02%     64.98% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  47      0.00%     64.98% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   86      0.00%     64.98% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     64.98% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     64.98% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     64.98% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     64.98% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     64.98% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     64.98% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     64.98% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     64.98% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     64.98% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     64.98% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     64.98% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     64.98% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     64.98% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     64.98% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     64.98% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     64.98% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     64.98% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.98% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     64.98% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     64.98% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.98% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.98% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.98% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.98% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.98% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.98% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     64.98% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.98% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.98% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.98% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.98% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.98% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.98% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.98% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     64.98% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     64.98% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.98% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.98% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.98% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.98% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.98% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.98% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     64.98% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            14705975     26.53%     91.51% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            4707087      8.49%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              55437972                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     924522                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.016677                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 141637     15.32%     15.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     15.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     15.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     15.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     15.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     15.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     15.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     15.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     15.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     15.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     15.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     15.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     15.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     15.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     15.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     15.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     15.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     15.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     15.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     15.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     15.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     15.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     15.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     15.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     15.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     15.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     15.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     15.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     15.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     15.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     15.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     15.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     15.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     15.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     15.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     15.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     15.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     15.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     15.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     15.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     15.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     15.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     15.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                687897     74.41%     89.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                94986     10.27%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              54722897                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         352710247                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     52542146                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes        103417416                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  67507401                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 55437972                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            5910856                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       29998128                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            72030                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved       3451205                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined     20979648                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    240837777                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.230188                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.657215                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          204562215     84.94%     84.94% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           24331138     10.10%     95.04% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            7491992      3.11%     98.15% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            2633417      1.09%     99.24% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1293049      0.54%     99.78% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             236555      0.10%     99.88% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             188308      0.08%     99.96% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              71044      0.03%     99.99% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              30059      0.01%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      240837777                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.229792                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads         12748280                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores         2360075                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            20378313                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            8172144                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    235                       # number of misc regfile reads
system.cpu3.numCycles                       241252675                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                  1502875889                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              165010131                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             27612095                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               3895146                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                20771748                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents                806928                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                 6249                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             99276036                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              78798154                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           50611098                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 39327350                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               8317461                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               2218676                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             13480200                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                22999003                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        99276024                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         29672                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               897                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  8514552                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           894                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   308498525                       # The number of ROB reads
system.cpu3.rob.rob_writes                  152018735                       # The number of ROB writes
system.cpu3.timesIdled                          17250                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4102954                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       8142322                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       625022                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        71179                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     52958162                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      3466617                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    106280932                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        3537796                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 872067354000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1227731                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2984896                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1054372                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1010                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            496                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2873729                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2873698                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1227731                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            86                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     12243749                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               12243749                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    453524800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               453524800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1404                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4103052                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4103052    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             4103052                       # Request fanout histogram
system.membus.respLayer1.occupancy        22144543250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.5                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         21327145252                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                277                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          139                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    5422573341.726619                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   32003795390.846313                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          135     97.12%     97.12% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            1      0.72%     97.84% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1e+11-1.5e+11            1      0.72%     98.56% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2e+11-2.5e+11            1      0.72%     99.28% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2.5e+11-3e+11            1      0.72%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        76500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 267050125000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            139                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   118329659500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 753737694500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 872067354000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      8673065                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         8673065                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      8673065                       # number of overall hits
system.cpu2.icache.overall_hits::total        8673065                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        44607                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         44607                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        44607                       # number of overall misses
system.cpu2.icache.overall_misses::total        44607                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    918375000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    918375000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    918375000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    918375000                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      8717672                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      8717672                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      8717672                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      8717672                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.005117                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.005117                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.005117                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.005117                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 20588.136391                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 20588.136391                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 20588.136391                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 20588.136391                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs           55                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                6                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs     9.166667                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        36901                       # number of writebacks
system.cpu2.icache.writebacks::total            36901                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         7674                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         7674                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         7674                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         7674                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        36933                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        36933                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        36933                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        36933                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    742348500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    742348500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    742348500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    742348500                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.004237                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.004237                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.004237                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.004237                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 20099.870035                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 20099.870035                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 20099.870035                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 20099.870035                       # average overall mshr miss latency
system.cpu2.icache.replacements                 36901                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      8673065                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        8673065                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        44607                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        44607                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    918375000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    918375000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      8717672                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      8717672                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.005117                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.005117                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 20588.136391                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 20588.136391                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         7674                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         7674                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        36933                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        36933                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    742348500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    742348500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.004237                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.004237                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 20099.870035                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 20099.870035                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 872067354000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.987315                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            8526088                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            36901                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           231.053034                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        343053000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.987315                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.999604                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999604                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         17472277                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        17472277                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 872067354000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     13539294                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        13539294                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     13539294                       # number of overall hits
system.cpu2.dcache.overall_hits::total       13539294                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      2588744                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       2588744                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      2588744                       # number of overall misses
system.cpu2.dcache.overall_misses::total      2588744                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 323144122475                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 323144122475                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 323144122475                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 323144122475                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     16128038                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16128038                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     16128038                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16128038                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.160512                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.160512                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.160512                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.160512                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 124826.604127                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 124826.604127                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 124826.604127                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 124826.604127                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      2503821                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       382565                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            40074                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           4569                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    62.479937                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    83.730576                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      1011088                       # number of writebacks
system.cpu2.dcache.writebacks::total          1011088                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      1985024                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      1985024                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      1985024                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      1985024                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       603720                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       603720                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       603720                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       603720                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  69193355129                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  69193355129                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  69193355129                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  69193355129                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.037433                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.037433                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.037433                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.037433                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 114611.666218                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 114611.666218                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 114611.666218                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 114611.666218                       # average overall mshr miss latency
system.cpu2.dcache.replacements               1011088                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     10966276                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10966276                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      1510327                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      1510327                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 152156244000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 152156244000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     12476603                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     12476603                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.121053                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.121053                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 100743.907776                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 100743.907776                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      1215090                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      1215090                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       295237                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       295237                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  30681656000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  30681656000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.023663                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.023663                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 103922.123582                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 103922.123582                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      2573018                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       2573018                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data      1078417                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      1078417                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data 170987878475                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 170987878475                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      3651435                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      3651435                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.295341                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.295341                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 158554.509503                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 158554.509503                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       769934                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       769934                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       308483                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       308483                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  38511699129                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  38511699129                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.084483                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.084483                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 124842.208903                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 124842.208903                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          367                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          367                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          184                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          184                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      5489000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      5489000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          551                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          551                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.333938                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.333938                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 29831.521739                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 29831.521739                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          122                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          122                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data           62                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           62                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data       322000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       322000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.112523                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.112523                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data  5193.548387                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5193.548387                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          208                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          208                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          178                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          178                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      1085500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      1085500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          386                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          386                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.461140                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.461140                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  6098.314607                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  6098.314607                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          174                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          174                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data       952500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       952500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.450777                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.450777                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  5474.137931                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  5474.137931                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       441500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       441500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       400500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       400500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data       400523                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total         400523                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       419136                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       419136                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  44867909500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  44867909500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data       819659                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total       819659                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.511354                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.511354                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 107048.570154                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 107048.570154                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       419136                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       419136                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  44448773500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  44448773500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.511354                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.511354                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 106048.570154                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 106048.570154                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 872067354000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           28.857318                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           14963208                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1022672                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            14.631483                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        343064500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    28.857318                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.901791                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.901791                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         34919967                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        34919967                       # Number of data accesses
system.cpu3.numPwrStateTransitions                257                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          129                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    5822411891.472868                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   33201434953.286137                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          125     96.90%     96.90% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            1      0.78%     97.67% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1e+11-1.5e+11            1      0.78%     98.45% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2e+11-2.5e+11            1      0.78%     99.22% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2.5e+11-3e+11            1      0.78%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        22000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 267050397000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            129                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   120976220000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 751091134000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 872067354000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     14158881                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        14158881                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     14158881                       # number of overall hits
system.cpu3.icache.overall_hits::total       14158881                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        35763                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         35763                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        35763                       # number of overall misses
system.cpu3.icache.overall_misses::total        35763                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    738024999                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    738024999                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    738024999                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    738024999                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     14194644                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     14194644                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     14194644                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     14194644                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.002519                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.002519                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.002519                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.002519                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 20636.551715                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 20636.551715                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 20636.551715                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 20636.551715                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          321                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               11                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    29.181818                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        29125                       # number of writebacks
system.cpu3.icache.writebacks::total            29125                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         6606                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         6606                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         6606                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         6606                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        29157                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        29157                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        29157                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        29157                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    597622499                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    597622499                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    597622499                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    597622499                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.002054                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.002054                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.002054                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.002054                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 20496.707446                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 20496.707446                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 20496.707446                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 20496.707446                       # average overall mshr miss latency
system.cpu3.icache.replacements                 29125                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     14158881                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       14158881                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        35763                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        35763                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    738024999                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    738024999                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     14194644                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     14194644                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.002519                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.002519                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 20636.551715                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 20636.551715                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         6606                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         6606                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        29157                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        29157                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    597622499                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    597622499                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.002054                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.002054                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 20496.707446                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 20496.707446                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 872067354000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.717241                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           14080671                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            29125                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           483.456515                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        349961000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.717241                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.991164                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.991164                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         28418445                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        28418445                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 872067354000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     14031873                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        14031873                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     14031873                       # number of overall hits
system.cpu3.dcache.overall_hits::total       14031873                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      2644295                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       2644295                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      2644295                       # number of overall misses
system.cpu3.dcache.overall_misses::total      2644295                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 329052811797                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 329052811797                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 329052811797                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 329052811797                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     16676168                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     16676168                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     16676168                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     16676168                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.158567                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.158567                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.158567                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.158567                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 124438.767912                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 124438.767912                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 124438.767912                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 124438.767912                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      2633995                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       530959                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            43024                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           6437                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    61.221528                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    82.485475                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      1023042                       # number of writebacks
system.cpu3.dcache.writebacks::total          1023042                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      2032150                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      2032150                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      2032150                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      2032150                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       612145                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       612145                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       612145                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       612145                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  70010451577                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  70010451577                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  70010451577                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  70010451577                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.036708                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.036708                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.036708                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.036708                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 114369.065462                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 114369.065462                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 114369.065462                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 114369.065462                       # average overall mshr miss latency
system.cpu3.dcache.replacements               1023042                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     11380851                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       11380851                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      1558811                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      1558811                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 152637549500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 152637549500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     12939662                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     12939662                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.120468                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.120468                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 97919.215030                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 97919.215030                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      1259601                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      1259601                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       299210                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       299210                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  30751000000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  30751000000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.023123                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.023123                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 102773.971458                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 102773.971458                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      2651022                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       2651022                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data      1085484                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      1085484                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data 176415262297                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 176415262297                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      3736506                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      3736506                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.290508                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.290508                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 162522.213406                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 162522.213406                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       772549                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       772549                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       312935                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       312935                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  39259451577                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  39259451577                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.083751                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.083751                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 125455.610836                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 125455.610836                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          371                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          371                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          196                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          196                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      5122500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      5122500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          567                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          567                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.345679                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.345679                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 26135.204082                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 26135.204082                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          131                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          131                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           65                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           65                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data       397000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total       397000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.114638                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.114638                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data  6107.692308                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6107.692308                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          210                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          210                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          185                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          185                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      1157000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      1157000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          395                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          395                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.468354                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.468354                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  6254.054054                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  6254.054054                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          173                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          173                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      1018000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      1018000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.437975                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.437975                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  5884.393064                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  5884.393064                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       416000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       416000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       382000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       382000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data       396768                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total         396768                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       422872                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       422872                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  45147440500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  45147440500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data       819640                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total       819640                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.515924                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.515924                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 106763.844615                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 106763.844615                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_hits::.cpu3.data            1                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       422871                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       422871                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  44724568500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  44724568500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.515923                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.515923                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 105764.094724                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 105764.094724                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 872067354000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           28.479025                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           15464233                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1034808                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            14.944060                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        349972500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    28.479025                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.889970                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.889970                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         36028376                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        36028376                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 26                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           13                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    1102172346.153846                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   3176216395.986258                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           13    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        22000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value  11600883000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             13                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   857739113500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED  14328240500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 872067354000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    143087979                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       143087979                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    143087979                       # number of overall hits
system.cpu0.icache.overall_hits::total      143087979                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     28635080                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      28635080                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     28635080                       # number of overall misses
system.cpu0.icache.overall_misses::total     28635080                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 372867506499                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 372867506499                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 372867506499                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 372867506499                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    171723059                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    171723059                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    171723059                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    171723059                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.166752                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.166752                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.166752                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.166752                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13021.353756                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13021.353756                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13021.353756                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13021.353756                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2084                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               56                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    37.214286                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     27013173                       # number of writebacks
system.cpu0.icache.writebacks::total         27013173                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1621871                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1621871                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1621871                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1621871                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     27013209                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     27013209                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     27013209                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     27013209                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 330394449500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 330394449500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 330394449500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 330394449500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.157307                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.157307                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.157307                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.157307                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12230.847860                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12230.847860                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12230.847860                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12230.847860                       # average overall mshr miss latency
system.cpu0.icache.replacements              27013173                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    143087979                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      143087979                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     28635080                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     28635080                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 372867506499                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 372867506499                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    171723059                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    171723059                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.166752                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.166752                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13021.353756                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13021.353756                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1621871                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1621871                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     27013209                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     27013209                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 330394449500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 330394449500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.157307                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.157307                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12230.847860                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12230.847860                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 872067354000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999932                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          170100926                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         27013175                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             6.296962                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999932                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        370459325                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       370459325                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 872067354000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    359253451                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       359253451                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    359253451                       # number of overall hits
system.cpu0.dcache.overall_hits::total      359253451                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     29189058                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      29189058                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     29189058                       # number of overall misses
system.cpu0.dcache.overall_misses::total     29189058                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 746955251729                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 746955251729                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 746955251729                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 746955251729                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    388442509                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    388442509                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    388442509                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    388442509                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.075144                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.075144                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.075144                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.075144                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 25590.248638                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 25590.248638                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 25590.248638                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 25590.248638                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      4090414                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       180407                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            68946                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2256                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    59.327793                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    79.967642                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     22957479                       # number of writebacks
system.cpu0.dcache.writebacks::total         22957479                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      6639338                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      6639338                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      6639338                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      6639338                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     22549720                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     22549720                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     22549720                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     22549720                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 367443574636                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 367443574636                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 367443574636                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 367443574636                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.058052                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.058052                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.058052                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.058052                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 16294.817614                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 16294.817614                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 16294.817614                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 16294.817614                       # average overall mshr miss latency
system.cpu0.dcache.replacements              22957479                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    254860295                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      254860295                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     23823811                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     23823811                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 484317588500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 484317588500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    278684106                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    278684106                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.085487                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.085487                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 20329.139973                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 20329.139973                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      4467540                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      4467540                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     19356271                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     19356271                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 282862057000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 282862057000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.069456                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.069456                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 14613.458191                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 14613.458191                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    104393156                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     104393156                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      5365247                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      5365247                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 262637663229                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 262637663229                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    109758403                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    109758403                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.048882                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.048882                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 48951.644394                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 48951.644394                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      2171798                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      2171798                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      3193449                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      3193449                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  84581517636                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  84581517636                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.029095                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.029095                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 26485.945959                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 26485.945959                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1758                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1758                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1309                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1309                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     10098500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     10098500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3067                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3067                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.426801                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.426801                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  7714.667685                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  7714.667685                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1279                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1279                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           30                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           30                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1652500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1652500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.009782                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.009782                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 55083.333333                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 55083.333333                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         2772                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2772                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          182                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          182                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      1126500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      1126500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         2954                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         2954                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.061611                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.061611                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  6189.560440                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  6189.560440                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          179                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          179                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       948500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       948500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.060596                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.060596                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  5298.882682                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  5298.882682                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data         5500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total         5500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data         4500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total         4500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       402486                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         402486                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       417396                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       417396                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  45322332500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  45322332500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       819882                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       819882                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.509093                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.509093                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 108583.533383                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 108583.533383                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       417396                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       417396                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  44904936500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  44904936500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.509093                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.509093                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 107583.533383                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 107583.533383                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 872067354000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.958538                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          382627390                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         22966824                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            16.660004                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.958538                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998704                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998704                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        801503680                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       801503680                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 872067354000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            26965910                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            21696903                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               33543                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data               84113                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst               33801                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data               85837                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst               26578                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data               86531                       # number of demand (read+write) hits
system.l2.demand_hits::total                 49013216                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           26965910                       # number of overall hits
system.l2.overall_hits::.cpu0.data           21696903                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              33543                       # number of overall hits
system.l2.overall_hits::.cpu1.data              84113                       # number of overall hits
system.l2.overall_hits::.cpu2.inst              33801                       # number of overall hits
system.l2.overall_hits::.cpu2.data              85837                       # number of overall hits
system.l2.overall_hits::.cpu3.inst              26578                       # number of overall hits
system.l2.overall_hits::.cpu3.data              86531                       # number of overall hits
system.l2.overall_hits::total                49013216                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             47296                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1260201                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2798                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            926989                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              3132                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            925134                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              2579                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            936282                       # number of demand (read+write) misses
system.l2.demand_misses::total                4104411                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            47296                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1260201                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2798                       # number of overall misses
system.l2.overall_misses::.cpu1.data           926989                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             3132                       # number of overall misses
system.l2.overall_misses::.cpu2.data           925134                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             2579                       # number of overall misses
system.l2.overall_misses::.cpu3.data           936282                       # number of overall misses
system.l2.overall_misses::total               4104411                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   4096337000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 140207711000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    264050000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 111157964000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    298984000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 110680677000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    252471000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 111766072500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     478724266500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   4096337000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 140207711000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    264050000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 111157964000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    298984000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 110680677000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    252471000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 111766072500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    478724266500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        27013206                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        22957104                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           36341                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1011102                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           36933                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         1010971                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           29157                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data         1022813                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             53117627                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       27013206                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       22957104                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          36341                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1011102                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          36933                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        1010971                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          29157                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data        1022813                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            53117627                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.001751                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.054894                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.076993                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.916811                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.084802                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.915094                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.088452                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.915399                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.077270                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.001751                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.054894                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.076993                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.916811                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.084802                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.915094                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.088452                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.915399                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.077270                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 86610.643606                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 111258.212777                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 94370.979271                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 119912.926691                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 95461.047254                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 119637.454682                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 97894.920512                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 119372.232404                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 116636.532379                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 86610.643606                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 111258.212777                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 94370.979271                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 119912.926691                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 95461.047254                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 119637.454682                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 97894.920512                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 119372.232404                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 116636.532379                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             2984896                       # number of writebacks
system.l2.writebacks::total                   2984896                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             72                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data            309                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            366                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data            532                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            432                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data            517                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            307                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data            446                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                2981                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            72                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data           309                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           366                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data           532                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           432                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data           517                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           307                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data           446                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               2981                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        47224                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1259892                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2432                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       926457                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         2700                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       924617                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         2272                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       935836                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4101430                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        47224                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1259892                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2432                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       926457                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         2700                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       924617                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         2272                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       935836                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4101430                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   3620151500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 127587849001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    214428500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 101853404000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    240791500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 101396463001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    207586500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 102373351501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 437494025503                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   3620151500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 127587849001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    214428500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 101853404000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    240791500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 101396463001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    207586500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 102373351501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 437494025503                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.001748                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.054880                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.066922                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.916284                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.073105                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.914583                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.077923                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.914963                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.077214                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.001748                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.054880                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.066922                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.916284                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.073105                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.914583                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.077923                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.914963                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.077214                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 76659.145773                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 101268.877809                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 88169.613487                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 109938.619925                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 89182.037037                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 109663.204333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 91367.297535                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 109392.405829                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 106668.655933                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 76659.145773                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 101268.877809                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 88169.613487                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 109938.619925                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 89182.037037                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 109663.204333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 91367.297535                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 109392.405829                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 106668.655933                       # average overall mshr miss latency
system.l2.replacements                        7576678                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      6128018                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          6128018                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      6128018                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      6128018                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     46730580                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         46730580                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     46730580                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     46730580                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data               8                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              37                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              39                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              33                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  117                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            77                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data             6                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data             5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data             4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 92                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      1415000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1415000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           85                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           43                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           44                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           37                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              209                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.905882                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.139535                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.113636                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.108108                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.440191                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 18376.623377                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 15380.434783                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           77                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data            6                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data            5                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data            4                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            92                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1545500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       126500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data       101500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data        82000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1855500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.905882                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.139535                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.113636                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.108108                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.440191                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20071.428571                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 21083.333333                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data        20300                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data        20500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20168.478261                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            13                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            27                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            26                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            22                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 88                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            9                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            9                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data           10                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           13                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               41                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data           22                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           36                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           36                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           35                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            129                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.409091                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.250000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.277778                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.371429                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.317829                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            9                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            9                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data           10                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           13                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           41                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       181999                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       182500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       197000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       259500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       820999                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.409091                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.250000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.277778                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.371429                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.317829                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20222.111111                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20277.777778                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data        19700                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 19961.538462                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20024.365854                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          2782781                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            32781                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            33848                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            34677                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2884087                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         818558                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         683075                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         682460                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         689605                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2873698                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  93839929500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  81543951500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  81204471500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  82211138500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  338799491000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      3601339                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       715856                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       716308                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       724282                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           5757785                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.227293                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.954207                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.952747                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.952122                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.499098                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 114640.537995                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 119377.742561                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 118987.884272                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 119214.823703                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 117896.693042                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data       818558                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       683075                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       682460                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       689605                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2873698                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  85654349500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  74713201500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  74379871001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  75315088500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 310062510501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.227293                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.954207                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.952747                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.952122                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.499098                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 104640.537995                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 109377.742561                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 108987.883540                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 109214.823703                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 107896.692868                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      26965910                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         33543                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst         33801                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst         26578                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           27059832                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        47296                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2798                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         3132                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         2579                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            55805                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   4096337000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    264050000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    298984000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    252471000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   4911842000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     27013206                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        36341                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        36933                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        29157                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       27115637                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.001751                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.076993                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.084802                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.088452                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002058                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 86610.643606                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 94370.979271                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 95461.047254                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 97894.920512                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 88017.955380                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           72                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          366                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          432                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          307                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1177                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        47224                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2432                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         2700                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         2272                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        54628                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   3620151500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    214428500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    240791500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    207586500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   4282958000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.001748                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.066922                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.073105                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.077923                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002015                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 76659.145773                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 88169.613487                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 89182.037037                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 91367.297535                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78402.247931                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     18914122                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        51332                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data        51989                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data        51854                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          19069297                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       441643                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       243914                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       242674                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       246677                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1174908                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  46367781500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  29614012500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  29476205500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  29554934000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 135012933500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     19355765                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       295246                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       294663                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       298531                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      20244205                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.022817                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.826138                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.823565                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.826303                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.058037                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 104989.282067                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 121411.696336                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 121464.209186                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 119812.280837                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 114913.621747                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data          309                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data          532                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data          517                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data          446                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total         1804                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       441334                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       243382                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       242157                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       246231                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1173104                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  41933499501                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  27140202500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  27016592000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  27058263001                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 123148557002                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.022801                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.824336                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.821810                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.824809                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.057948                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 95015.338725                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 111512.776212                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 111566.430043                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 109889.749873                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 104976.674704                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            5                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 5                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data           32                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           22                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data           15                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data           17                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              86                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data           37                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           22                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data           15                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data           17                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            91                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.864865                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.945055                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data           32                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           22                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data           15                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data           17                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           86                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data       622000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       429500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data       294500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data       328000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      1674000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.864865                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.945055                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19437.500000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19522.727273                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 19633.333333                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 19294.117647                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19465.116279                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 872067354000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999903                       # Cycle average of tags in use
system.l2.tags.total_refs                   105973361                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   7576683                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     13.986775                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      26.064826                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst       10.656342                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       23.186491                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.035763                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.248371                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.035057                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        1.242704                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.034279                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        1.496071                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.407263                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.166505                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.362289                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000559                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.019506                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000548                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.019417                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000536                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.023376                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999998                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                3398829675                       # Number of tag accesses
system.l2.tags.data_accesses               3398829675                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 872067354000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       3022272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      80633088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        155648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      59293248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        172800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      59175488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        145408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      59893504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          262491456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      3022272                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       155648                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       172800                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       145408                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       3496128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    191033344                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       191033344                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          47223                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1259892                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2432                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         926457                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           2700                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         924617                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           2272                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         935836                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4101429                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      2984896                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2984896                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          3465641                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         92461996                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           178482                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         67991592                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           198150                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         67856557                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           166739                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         68679906                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             300999063                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      3465641                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       178482                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       198150                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       166739                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4009011                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      219058016                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            219058016                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      219058016                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         3465641                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        92461996                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          178482                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        67991592                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          198150                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        67856557                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          166739                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        68679906                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            520057078                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2983073.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     47223.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1252858.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2432.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    922336.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      2700.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    920066.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      2272.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    929785.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003476185250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       184699                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       184699                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             8738074                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2809140                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     4101429                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2984896                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4101429                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2984896                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  21757                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1823                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            243931                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            224178                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            214018                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            246426                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            349392                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            241950                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            250756                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            255066                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            249669                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            300269                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           284264                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           284284                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           216027                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           227209                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           224704                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           267529                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            190964                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            171172                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            158685                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            168315                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            166200                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            171857                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            184137                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            196268                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            194718                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            205497                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           227435                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           226327                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           164203                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           172211                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           173276                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           211776                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.31                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.93                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 189838142500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                20398360000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            266331992500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     46532.70                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                65282.70                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         2                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1379330                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1596943                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 33.81                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                53.53                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4101429                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2984896                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1177408                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1100168                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  847193                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  457009                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  126919                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   74058                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   71790                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   74762                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   64369                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   47177                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  21602                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   8820                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   2635                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   2185                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   1952                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   1623                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  11133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  11787                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  23709                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  58269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 120425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 178084                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 204067                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 209273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 210471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 210646                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 211833                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 214014                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 205869                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 201844                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 196992                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 190316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 186973                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 190422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  10820                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   5094                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2965                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2076                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1672                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1803                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2645                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   4555                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   6867                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   8315                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   8787                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   8750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   8504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   8319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   8174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   8009                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   7828                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   7810                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   7974                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   8224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   9610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   4820                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    313                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      3                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      4086424                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    110.613023                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    84.010359                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   146.190110                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      3090819     75.64%     75.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       724433     17.73%     93.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       103879      2.54%     95.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        44231      1.08%     96.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        24518      0.60%     97.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        16023      0.39%     97.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        12286      0.30%     98.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         9455      0.23%     98.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        60780      1.49%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      4086424                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       184699                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      22.087710                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.743975                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    239.330084                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095       184698    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::102400-106495            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        184699                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       184699                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.150824                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.141111                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.586743                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           172177     93.22%     93.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              713      0.39%     93.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             9105      4.93%     98.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2089      1.13%     99.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              467      0.25%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              100      0.05%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               41      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        184699                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              261099008                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1392448                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               190914624                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               262491456                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            191033344                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       299.40                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       218.92                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    301.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    219.06                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.05                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.34                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.71                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  872067250000                       # Total gap between requests
system.mem_ctrls.avgGap                     123063.40                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      3022272                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     80182912                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       155648                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     59029504                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       172800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     58884224                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       145408                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     59506240                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    190914624                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 3465640.567941728048                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 91945778.766074523330                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 178481.626775814366                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 67689156.954727604985                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 198149.832358017622                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 67522564.317893266678                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 166739.414487931848                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 68235830.325555339456                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 218921879.284108608961                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        47223                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1259892                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2432                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       926457                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         2700                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       924617                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         2272                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       935836                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2984896                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1660474250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  75151426500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    111828250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  63128125000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    126686000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  62752202750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    111729750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  63289520000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 20951514061750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     35162.40                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     59649.10                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     45982.01                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     68139.29                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     46920.74                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     67868.32                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     49176.83                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     67628.86                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7019177.24                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    42.14                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          15155820960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           8055479520                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         14665238700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         8223812460                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     68839680000.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     164408435070                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     196424655840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       475773122550                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        545.569239                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 508658814000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  29120000000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 334288540000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          14021360640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           7452499560                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         14463619380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         7347661560                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     68839680000.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     312697238790                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      71549873760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       496371933690                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        569.189904                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 182687234000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  29120000000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 660260120000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                261                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          131                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    5745569255.725191                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   32945390788.992104                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          127     96.95%     96.95% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      0.76%     97.71% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      0.76%     98.47% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      0.76%     99.24% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2.5e+11-3e+11            1      0.76%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        94500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 267050403000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            131                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   119397781500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 752669572500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 872067354000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     13570013                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        13570013                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     13570013                       # number of overall hits
system.cpu1.icache.overall_hits::total       13570013                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        42021                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         42021                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        42021                       # number of overall misses
system.cpu1.icache.overall_misses::total        42021                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    822961500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    822961500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    822961500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    822961500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     13612034                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     13612034                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     13612034                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     13612034                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.003087                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.003087                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.003087                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.003087                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 19584.529164                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 19584.529164                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 19584.529164                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 19584.529164                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          540                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               11                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    49.090909                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        36309                       # number of writebacks
system.cpu1.icache.writebacks::total            36309                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         5680                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         5680                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         5680                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         5680                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        36341                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        36341                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        36341                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        36341                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    704879500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    704879500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    704879500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    704879500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.002670                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002670                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.002670                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002670                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 19396.260422                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 19396.260422                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 19396.260422                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 19396.260422                       # average overall mshr miss latency
system.cpu1.icache.replacements                 36309                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     13570013                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       13570013                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        42021                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        42021                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    822961500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    822961500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     13612034                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     13612034                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.003087                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.003087                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 19584.529164                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 19584.529164                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         5680                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         5680                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        36341                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        36341                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    704879500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    704879500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.002670                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002670                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 19396.260422                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 19396.260422                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 872067354000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.987467                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           13440986                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            36309                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           370.183315                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        335612000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.987467                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999608                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999608                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         27260409                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        27260409                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 872067354000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     13573524                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        13573524                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     13573524                       # number of overall hits
system.cpu1.dcache.overall_hits::total       13573524                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2575689                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2575689                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2575689                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2575689                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 324072098015                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 324072098015                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 324072098015                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 324072098015                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     16149213                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16149213                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     16149213                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16149213                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.159493                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.159493                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.159493                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.159493                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 125819.576049                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 125819.576049                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 125819.576049                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 125819.576049                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      2545677                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       266210                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            40401                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           3235                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    63.010247                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    82.290572                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1010463                       # number of writebacks
system.cpu1.dcache.writebacks::total          1010463                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1971137                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1971137                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1971137                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1971137                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       604552                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       604552                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       604552                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       604552                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  69418972044                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  69418972044                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  69418972044                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  69418972044                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.037435                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.037435                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.037435                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.037435                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 114827.131569                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 114827.131569                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 114827.131569                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 114827.131569                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1010463                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     10989020                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10989020                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      1495011                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1495011                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 152142147000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 152142147000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     12484031                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     12484031                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.119754                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.119754                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 101766.573624                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 101766.573624                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1199122                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1199122                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       295889                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       295889                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  30817746000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  30817746000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.023701                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.023701                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 104153.064156                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 104153.064156                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      2584504                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       2584504                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1080678                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1080678                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 171929951015                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 171929951015                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      3665182                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3665182                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.294850                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.294850                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 159094.523082                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 159094.523082                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       772015                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       772015                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       308663                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       308663                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  38601226044                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  38601226044                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.084215                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.084215                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 125059.453333                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 125059.453333                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          338                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          338                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          192                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          192                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      5933000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      5933000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          530                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          530                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.362264                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.362264                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 30901.041667                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 30901.041667                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          129                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          129                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           63                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           63                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data       388500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       388500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.118868                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.118868                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  6166.666667                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6166.666667                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          203                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          203                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          170                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          170                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1082500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1082500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          373                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          373                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.455764                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.455764                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6367.647059                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6367.647059                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          162                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          162                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       948500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       948500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.434316                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.434316                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5854.938272                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5854.938272                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       351500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       351500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       323500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       323500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       402383                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         402383                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       417261                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       417261                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  45091083500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  45091083500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       819644                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       819644                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.509076                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.509076                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 108064.457258                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 108064.457258                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       417261                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       417261                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  44673822500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  44673822500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.509076                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.509076                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 107064.457258                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 107064.457258                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 872067354000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           28.959979                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           14998363                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1021604                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.681191                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        335623500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    28.959979                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.904999                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.904999                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         34961153                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        34961153                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 872067354000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          47362429                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            1                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      9112914                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     46989540                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         4591782                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1127                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           584                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1711                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          104                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          104                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          5799037                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         5799037                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      27115639                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     20246792                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           91                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           91                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     81039586                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     68882049                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       108991                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3043703                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       110767                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      3045245                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        87439                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      3081207                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             159398987                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   3457688192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   2938533056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      4649600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    129379648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      4725376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    129411392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      3730048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    130934464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             6799051776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         7621996                       # Total snoops (count)
system.tol2bus.snoopTraffic                 193845824                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         60740052                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.074220                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.307025                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               56736750     93.41%     93.41% # Request fanout histogram
system.tol2bus.snoop_fanout::1                3728533      6.14%     99.55% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  85884      0.14%     99.69% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 147719      0.24%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  41166      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           60740052                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       106258036475                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.2                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        1535271367                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          55662872                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        1553347165                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          43918057                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       34454815292                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       40520494611                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.6                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1533679839                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          54762393                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               985298549000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 397657                       # Simulator instruction rate (inst/s)
host_mem_usage                                 747752                       # Number of bytes of host memory used
host_op_rate                                   399352                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2892.58                       # Real time elapsed on the host
host_tick_rate                               39145398                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1150253432                       # Number of instructions simulated
sim_ops                                    1155158319                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.113231                       # Number of seconds simulated
sim_ticks                                113231195000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            86.451028                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               10264200                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            11872849                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          1250476                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         18117744                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits           1172909                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups        1426179                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          253270                       # Number of indirect misses.
system.cpu0.branchPred.lookups               23200230                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         5979                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          3572                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          1028828                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                   8982925                       # Number of branches committed
system.cpu0.commit.bw_lim_events              1105670                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         895229                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       34240130                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            37954741                       # Number of instructions committed
system.cpu0.commit.committedOps              38398526                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    215905038                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.177849                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.820367                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    199281321     92.30%     92.30% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1      8542083      3.96%     96.26% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      2925161      1.35%     97.61% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      2367228      1.10%     98.71% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       756729      0.35%     99.06% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       612325      0.28%     99.34% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       231111      0.11%     99.45% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7        83410      0.04%     99.49% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      1105670      0.51%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    215905038                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      1031                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             1049856                       # Number of function calls committed.
system.cpu0.commit.int_insts                 36640453                       # Number of committed integer instructions.
system.cpu0.commit.loads                      8220610                       # Number of loads committed
system.cpu0.commit.membars                     666271                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass       666578      1.74%      1.74% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        28176171     73.38%     75.11% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          28087      0.07%     75.19% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv           69932      0.18%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            32      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           130      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           375      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult           32      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          147      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        8223950     21.42%     96.79% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       1232777      3.21%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          232      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           66      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         38398526                       # Class of committed instruction
system.cpu0.commit.refs                       9457025                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   37954741                       # Number of Instructions Simulated
system.cpu0.committedOps                     38398526                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              5.944414                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        5.944414                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            167981741                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               222031                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved             7876145                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts              78279472                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                15204579                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 35187508                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               1029873                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts               114945                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              1668510                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   23200230                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 13015712                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    201616101                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               152919                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          198                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                      93082421                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 893                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles                2503042                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.102829                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          18203498                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          11437109                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.412565                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         221072211                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.435111                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.951641                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               165348741     74.79%     74.79% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                31238620     14.13%     88.92% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                17601567      7.96%     96.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 2763757      1.25%     98.14% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 1030528      0.47%     98.60% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 1709719      0.77%     99.38% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  871094      0.39%     99.77% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                  504808      0.23%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    3377      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           221072211                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     1010                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                     729                       # number of floating regfile writes
system.cpu0.idleCycles                        4546472                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             1056327                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                13063304                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.257517                       # Inst execution rate
system.cpu0.iew.exec_refs                    13888608                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   1511911                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               49656368                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             15145551                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            434631                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          1007916                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             2075746                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           72594396                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             12376697                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts           680271                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             58100552                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                441662                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              4130797                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               1029873                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              4924923                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       108764                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           28597                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          165                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          437                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads         1888                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      6924941                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       839331                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           437                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       473418                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect        582909                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 45040440                       # num instructions consuming a value
system.cpu0.iew.wb_count                     57092210                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.719790                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 32419640                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.253047                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      57140319                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads                76516282                       # number of integer regfile reads
system.cpu0.int_regfile_writes               43042531                       # number of integer regfile writes
system.cpu0.ipc                              0.168225                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.168225                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           667297      1.14%      1.14% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             43911281     74.70%     75.84% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               28204      0.05%     75.89% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                70243      0.12%     76.01% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 47      0.00%     76.01% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                130      0.00%     76.01% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                397      0.00%     76.01% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                38      0.00%     76.01% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     76.01% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 17      0.00%     76.01% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               147      0.00%     76.01% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     76.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     76.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     76.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     76.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     76.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     76.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     76.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     76.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     76.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     76.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     76.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     76.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     76.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     76.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     76.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     76.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     76.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     76.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     76.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     76.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     76.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     76.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     76.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     76.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     76.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     76.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     76.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     76.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     76.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     76.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     76.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     76.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     76.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     76.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     76.01% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            12589541     21.42%     97.43% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            1513087      2.57%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            327      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            66      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              58780822                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   1209                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               2378                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         1121                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              1441                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     126232                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002148                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                  75260     59.62%     59.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    16      0.01%     59.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      1      0.00%     59.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     59.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     59.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     59.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     59.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     59.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     59.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     59.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     59.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     59.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     59.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     59.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     59.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     59.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     59.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     59.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     59.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     59.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     59.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     59.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     59.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     59.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     59.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     59.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     59.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     59.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     59.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     59.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     59.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     59.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     59.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     59.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     59.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     59.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     59.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     59.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     59.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     59.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     59.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     59.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     59.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     59.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     59.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 44564     35.30%     94.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 6351      5.03%     99.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               24      0.02%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite              16      0.01%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              58238548                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         338780192                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     57091089                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        106789199                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  71133933                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 58780822                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            1460463                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       34195873                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            22482                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        565234                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     21666929                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    221072211                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.265890                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.727033                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          185653432     83.98%     83.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           20466338      9.26%     93.24% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2            9790599      4.43%     97.67% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            3052645      1.38%     99.05% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            1469142      0.66%     99.71% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             297311      0.13%     99.84% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             225854      0.10%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7              78016      0.04%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              38874      0.02%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      221072211                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.260532                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          1194200                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          619321                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            15145551                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            2075746                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1929                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   733                       # number of misc regfile writes
system.cpu0.numCycles                       225618683                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                      843797                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               60150687                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             28267364                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               3163508                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                16341571                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               3399227                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                90879                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            101583193                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts              75208153                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           55910219                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 35163710                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                904311                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               1029873                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles              7888562                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                27642860                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             1160                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       101582033                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles     100497808                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts            486392                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  8142140                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts        485315                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   287429418                       # The number of ROB reads
system.cpu0.rob.rob_writes                  150458914                       # The number of ROB writes
system.cpu0.timesIdled                         175604                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  719                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            88.283688                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                9475784                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            10733335                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1137439                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         16670988                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           1176379                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        1214520                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           38141                       # Number of indirect misses.
system.cpu1.branchPred.lookups               21171393                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1370                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                           962                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           954435                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   8071617                       # Number of branches committed
system.cpu1.commit.bw_lim_events              1000005                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         860474                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       31530437                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            33116703                       # Number of instructions committed
system.cpu1.commit.committedOps              33546068                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    193623621                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.173254                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.813450                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    179171995     92.54%     92.54% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      7400586      3.82%     96.36% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2567871      1.33%     97.68% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      2029920      1.05%     98.73% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       665999      0.34%     99.08% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       536142      0.28%     99.35% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       182487      0.09%     99.45% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        68616      0.04%     99.48% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1000005      0.52%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    193623621                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              854418                       # Number of function calls committed.
system.cpu1.commit.int_insts                 31890844                       # Number of committed integer instructions.
system.cpu1.commit.loads                      7146130                       # Number of loads committed
system.cpu1.commit.membars                     644011                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       644011      1.92%      1.92% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        24987419     74.49%     76.41% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             62      0.00%     76.41% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              96      0.00%     76.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     76.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     76.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     76.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     76.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     76.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     76.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     76.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     76.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     76.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     76.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     76.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     76.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     76.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     76.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     76.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     76.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     76.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     76.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     76.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     76.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     76.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     76.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     76.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     76.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     76.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     76.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     76.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     76.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     76.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     76.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     76.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     76.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     76.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     76.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     76.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     76.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     76.41% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        7147092     21.31%     97.71% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        767388      2.29%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         33546068                       # Class of committed instruction
system.cpu1.commit.refs                       7914480                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   33116703                       # Number of Instructions Simulated
system.cpu1.committedOps                     33546068                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              6.004596                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        6.004596                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            154437904                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               183223                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             7158474                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              70813142                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                10569812                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 30884654                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                954938                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                13530                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1569683                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   21171393                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 12034258                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    184374213                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               149715                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      84927040                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                2275884                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.106468                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          12904824                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          10652163                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.427086                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         198416991                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.440446                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.945329                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               147367219     74.27%     74.27% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                28669836     14.45%     88.72% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                16267557      8.20%     96.92% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 2464711      1.24%     98.16% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  909573      0.46%     98.62% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 1660101      0.84%     99.46% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  692244      0.35%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                  385381      0.19%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     369      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           198416991                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         435444                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              978143                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                11666357                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.257361                       # Inst execution rate
system.cpu1.iew.exec_refs                    11730286                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                    841571                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               48868261                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             13588031                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            387636                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1242679                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             1342348                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           65035941                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             10888715                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           600334                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             51176785                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                436806                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              3677299                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                954938                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              4455617                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        91449                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads             200                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           11                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation           29                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      6441901                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       573998                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents            29                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       473112                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        505031                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 40893376                       # num instructions consuming a value
system.cpu1.iew.wb_count                     50285056                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.711100                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 29079300                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.252876                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      50328148                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                67626966                       # number of integer regfile reads
system.cpu1.int_regfile_writes               38152836                       # number of integer regfile writes
system.cpu1.ipc                              0.166539                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.166539                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           644491      1.24%      1.24% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             39209050     75.73%     76.97% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 100      0.00%     76.97% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   96      0.00%     76.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     76.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     76.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     76.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     76.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     76.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     76.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     76.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     76.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     76.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     76.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     76.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     76.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     76.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     76.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     76.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     76.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     76.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     76.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     76.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     76.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     76.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     76.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     76.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     76.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     76.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     76.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     76.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     76.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     76.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     76.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     76.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     76.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     76.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     76.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     76.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     76.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     76.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     76.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     76.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     76.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     76.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     76.97% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            11081497     21.40%     98.37% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             841885      1.63%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              51777119                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                      84421                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.001630                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                  61857     73.27%     73.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     73.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     73.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     73.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     73.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     73.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     73.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     73.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     73.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     73.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     73.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     73.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     73.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     73.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     73.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     73.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     73.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     73.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     73.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     73.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     73.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     73.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     73.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     73.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     73.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     73.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     73.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     73.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     73.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     73.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     73.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     73.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     73.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     73.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     73.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     73.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     73.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     73.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     73.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     73.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     73.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     73.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     73.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     73.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     73.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     73.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 22545     26.71%     99.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   19      0.02%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              51217049                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         302064214                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     50285056                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         96525843                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  63639273                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 51777119                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            1396668                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       31489873                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued             8564                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        536194                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     20665874                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    198416991                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.260951                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.723778                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          167483277     84.41%     84.41% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           17659963      8.90%     93.31% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            8598198      4.33%     97.64% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2737645      1.38%     99.02% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1391497      0.70%     99.72% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             269203      0.14%     99.86% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             176838      0.09%     99.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              68166      0.03%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              32204      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      198416991                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.260380                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          1137284                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          595554                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            13588031                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            1342348                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    480                       # number of misc regfile reads
system.cpu1.numCycles                       198852435                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    27497177                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               58652157                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             24705388                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               3060239                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                11616625                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               3082192                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                98341                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             91874717                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              67769860                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           50488958                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 30885526                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                799577                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                954938                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              7341766                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                25783570                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups        91874717                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles      88965979                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts            420684                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  7742589                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts        420687                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   257697404                       # The number of ROB reads
system.cpu1.rob.rob_writes                  134962874                       # The number of ROB writes
system.cpu1.timesIdled                           4819                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            90.366012                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                9093792                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            10063288                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          1194593                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         16736720                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits            926032                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         941168                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses           15136                       # Number of indirect misses.
system.cpu2.branchPred.lookups               20866918                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         1409                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                          1011                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          1003027                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   7800629                       # Number of branches committed
system.cpu2.commit.bw_lim_events               986622                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls         825531                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       30649903                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            32019456                       # Number of instructions committed
system.cpu2.commit.committedOps              32431332                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    182984438                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.177235                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.821188                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    168901743     92.30%     92.30% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      7268517      3.97%     96.28% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      2531045      1.38%     97.66% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      1980137      1.08%     98.74% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       597298      0.33%     99.07% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       507079      0.28%     99.34% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       141228      0.08%     99.42% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        70769      0.04%     99.46% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       986622      0.54%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    182984438                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls              785331                       # Number of function calls committed.
system.cpu2.commit.int_insts                 30802790                       # Number of committed integer instructions.
system.cpu2.commit.loads                      6874948                       # Number of loads committed
system.cpu2.commit.membars                     617728                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass       617728      1.90%      1.90% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        24179312     74.56%     76.46% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             58      0.00%     76.46% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              96      0.00%     76.46% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     76.46% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     76.46% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     76.46% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     76.46% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     76.46% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     76.46% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     76.46% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     76.46% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     76.46% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     76.46% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     76.46% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     76.46% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     76.46% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     76.46% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     76.46% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     76.46% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     76.46% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     76.46% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     76.46% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     76.46% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     76.46% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     76.46% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     76.46% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     76.46% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     76.46% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     76.46% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     76.46% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.46% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.46% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     76.46% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     76.46% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     76.46% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.46% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.46% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     76.46% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     76.46% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     76.46% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.46% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     76.46% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.46% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     76.46% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     76.46% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     76.46% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        6875959     21.20%     97.66% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        758179      2.34%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         32431332                       # Class of committed instruction
system.cpu2.commit.refs                       7634138                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   32019456                       # Number of Instructions Simulated
system.cpu2.committedOps                     32431332                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              5.875035                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        5.875035                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            144145368                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               191831                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             6873997                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              68748890                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                10448894                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 30632348                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               1003566                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts                14101                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              1486635                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   20866918                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                 10798096                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    174786586                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               102954                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      82150452                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                2390264                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.110926                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          11735081                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          10019824                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.436702                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         187716811                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.458191                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            1.001695                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               139673170     74.41%     74.41% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                25865443     13.78%     88.19% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                15799260      8.42%     96.60% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 2253682      1.20%     97.80% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  919122      0.49%     98.29% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                 1478113      0.79%     99.08% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                 1378502      0.73%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                  349130      0.19%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                     389      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           187716811                       # Number of instructions fetched each cycle (Total)
system.cpu2.idleCycles                         398628                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             1025250                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                11356989                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.263903                       # Inst execution rate
system.cpu2.iew.exec_refs                    11283990                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                    837844                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               47918906                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             13122887                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts            388861                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           927423                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             1370328                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           63041618                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             10446146                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           629172                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             49644249                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                430066                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              3490712                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               1003566                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              4252695                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        78018                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads             199                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses           27                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation           26                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      6247939                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       611138                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents            26                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       517926                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        507324                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 39051633                       # num instructions consuming a value
system.cpu2.iew.wb_count                     48744043                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.715536                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 27942839                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.259118                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      48786721                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                65604020                       # number of integer regfile reads
system.cpu2.int_regfile_writes               36908543                       # number of integer regfile writes
system.cpu2.ipc                              0.170212                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.170212                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass           618251      1.23%      1.23% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             38177764     75.94%     77.17% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  95      0.00%     77.17% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   96      0.00%     77.17% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     77.17% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     77.17% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     77.17% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     77.17% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     77.17% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     77.17% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     77.17% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     77.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     77.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     77.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     77.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     77.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     77.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     77.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     77.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     77.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     77.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     77.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     77.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     77.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     77.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     77.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     77.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     77.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     77.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     77.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     77.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     77.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     77.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     77.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     77.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     77.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     77.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     77.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     77.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     77.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     77.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     77.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     77.17% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            10639165     21.16%     98.33% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite             838050      1.67%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              50273421                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                      80181                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.001595                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                  60393     75.32%     75.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     75.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     75.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     75.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     75.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     75.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     75.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     75.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     75.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     75.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     75.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     75.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     75.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     75.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     75.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     75.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     75.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     75.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     75.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     75.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     75.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     75.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     75.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     75.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     75.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     75.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     75.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     75.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     75.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     75.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     75.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     75.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     75.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     75.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     75.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     75.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     75.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     75.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     75.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     75.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     75.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     75.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     75.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     75.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     75.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                 19768     24.65%     99.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                   20      0.02%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              49735351                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         288352175                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     48744043                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         93651924                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  61689915                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 50273421                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            1351703                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       30610286                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued             8341                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved        526172                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     19867806                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    187716811                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.267815                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.729383                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          157514617     83.91%     83.91% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           17381582      9.26%     93.17% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            8336679      4.44%     97.61% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            2623020      1.40%     99.01% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1332823      0.71%     99.72% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             274999      0.15%     99.87% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             159874      0.09%     99.95% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              61846      0.03%     99.98% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              31371      0.02%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      187716811                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.267248                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          1130552                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          611725                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            13122887                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            1370328                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    523                       # number of misc regfile reads
system.cpu2.numCycles                       188115439                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                    38234583                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               57425518                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             23853839                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               2883033                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                11502554                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents               2829821                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents               101044                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             88808432                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              65502890                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           48921077                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 30557288                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents                801733                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               1003566                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles              6960558                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                25067238                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.int_rename_lookups        88808432                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles      80267327                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts            479563                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  7674140                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts        479563                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   245076230                       # The number of ROB reads
system.cpu2.rob.rob_writes                  130914393                       # The number of ROB writes
system.cpu2.timesIdled                           4677                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            90.410628                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                8126609                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             8988555                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect           993851                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         13359777                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            795898                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         804393                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            8495                       # Number of indirect misses.
system.cpu3.branchPred.lookups               17402275                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1333                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                          1003                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           885533                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   6955456                       # Number of branches committed
system.cpu3.commit.bw_lim_events               958071                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls         678157                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       27601229                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            28650212                       # Number of instructions committed
system.cpu3.commit.committedOps              28988431                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    151037629                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.191929                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.861083                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    138565674     91.74%     91.74% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      6396919      4.24%     95.98% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      2250889      1.49%     97.47% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      1829665      1.21%     98.68% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       506674      0.34%     99.01% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       343859      0.23%     99.24% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       110966      0.07%     99.32% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        74912      0.05%     99.37% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       958071      0.63%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    151037629                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              601762                       # Number of function calls committed.
system.cpu3.commit.int_insts                 27470863                       # Number of committed integer instructions.
system.cpu3.commit.loads                      6096521                       # Number of loads committed
system.cpu3.commit.membars                     507283                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass       507283      1.75%      1.75% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        21661213     74.72%     76.47% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             56      0.00%     76.47% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              96      0.00%     76.47% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     76.47% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     76.47% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     76.47% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     76.47% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     76.47% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     76.47% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     76.47% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     76.47% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     76.47% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     76.47% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     76.47% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     76.47% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     76.47% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     76.47% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     76.47% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     76.47% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     76.47% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     76.47% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     76.47% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     76.47% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     76.47% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     76.47% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     76.47% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     76.47% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     76.47% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     76.47% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     76.47% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.47% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.47% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     76.47% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     76.47% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     76.47% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.47% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.47% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     76.47% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     76.47% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     76.47% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.47% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     76.47% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.47% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     76.47% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     76.47% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     76.47% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        6097524     21.03%     97.51% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        722259      2.49%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         28988431                       # Class of committed instruction
system.cpu3.commit.refs                       6819783                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   28650212                       # Number of Instructions Simulated
system.cpu3.committedOps                     28988431                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              5.432712                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        5.432712                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            116933563                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               108869                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             6531877                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              61333868                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 8746548                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 27307234                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                886020                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts                13534                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              1392048                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   17402275                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                 10395746                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    143204152                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes               122555                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                      72533123                       # Number of instructions fetch has processed
system.cpu3.fetch.SquashCycles                1988676                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.111805                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          11066923                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           8922507                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.466006                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         155265413                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.473599                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.903981                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               110114137     70.92%     70.92% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                25161261     16.21%     87.13% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                15760221     10.15%     97.28% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 2213004      1.43%     98.70% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  576334      0.37%     99.07% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                 1033235      0.67%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  109753      0.07%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                  297013      0.19%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     455      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           155265413                       # Number of instructions fetched each cycle (Total)
system.cpu3.idleCycles                         382950                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              910820                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                10343481                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.288861                       # Inst execution rate
system.cpu3.iew.exec_refs                    10031334                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                    815294                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               41115573                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             11638569                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts            289326                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           963463                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             1322654                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           56553190                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts              9216040                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           645199                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             44960775                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                383555                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              3369574                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                886020                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              4031745                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        53673                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads             202                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses           16                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation           27                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      5542048                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       599392                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents            27                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       493299                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        417521                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 34513174                       # num instructions consuming a value
system.cpu3.iew.wb_count                     44119894                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.728079                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 25128306                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.283459                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      44165925                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                59372809                       # number of integer regfile reads
system.cpu3.int_regfile_writes               33242762                       # number of integer regfile writes
system.cpu3.ipc                              0.184070                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.184070                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass           507750      1.11%      1.11% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             34893870     76.51%     77.62% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  78      0.00%     77.63% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   96      0.00%     77.63% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     77.63% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     77.63% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     77.63% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     77.63% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     77.63% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     77.63% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     77.63% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     77.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     77.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     77.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     77.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     77.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     77.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     77.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     77.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     77.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     77.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     77.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     77.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     77.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     77.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     77.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     77.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     77.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     77.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     77.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     77.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     77.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     77.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     77.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     77.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     77.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     77.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     77.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     77.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     77.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     77.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     77.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     77.63% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             9388131     20.59%     98.21% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             816049      1.79%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              45605974                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                      89002                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.001952                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                  68618     77.10%     77.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     77.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     77.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     77.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     77.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     77.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     77.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     77.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     77.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     77.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     77.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     77.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     77.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     77.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     77.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     77.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     77.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     77.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     77.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     77.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     77.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     77.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     77.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     77.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     77.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     77.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     77.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     77.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     77.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     77.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     77.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     77.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     77.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     77.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     77.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     77.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     77.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     77.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     77.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     77.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     77.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     77.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     77.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     77.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     77.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     77.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                 20361     22.88%     99.97% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                   23      0.03%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              45187226                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         246582483                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     44119894                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         84117973                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  55481466                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 45605974                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            1071724                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       27564759                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            16120                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved        393567                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined     17097404                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    155265413                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.293729                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.772728                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          128310226     82.64%     82.64% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           15354322      9.89%     92.53% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            7454133      4.80%     97.33% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            2333244      1.50%     98.83% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1132450      0.73%     99.56% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             389471      0.25%     99.81% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             205132      0.13%     99.94% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              55773      0.04%     99.98% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              30662      0.02%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      155265413                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.293006                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          1087482                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          626584                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            11638569                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            1322654                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    467                       # number of misc regfile reads
system.cpu3.numCycles                       155648363                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                    70701016                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               49966421                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             21273822                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               2425292                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 9667627                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents               2779781                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                93619                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             79652835                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              58941900                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           43814251                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 27322327                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents                826251                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                886020                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles              6457181                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                22540429                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.int_rename_lookups        79652835                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles      60965837                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts            302511                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  6185682                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts        302497                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   206667268                       # The number of ROB reads
system.cpu3.rob.rob_writes                  117435937                       # The number of ROB writes
system.cpu3.timesIdled                           4594                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      5054076                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       9590010                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      1437108                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       476615                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      5611157                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      3790109                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     12240342                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        4266724                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 113231195000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            4976307                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       649842                       # Transaction distribution
system.membus.trans_dist::CleanEvict          3891074                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             5383                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           7177                       # Transaction distribution
system.membus.trans_dist::ReadExReq             60226                       # Transaction distribution
system.membus.trans_dist::ReadExResp            60152                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       4976308                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     14626469                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               14626469                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    363923264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               363923264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             5369                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           5049094                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 5049094    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             5049094                       # Request fanout histogram
system.membus.respLayer1.occupancy        27019813500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             23.9                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         13512416026                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              11.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                612                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          307                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    62454815.960912                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   143477227.156185                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          307    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        33500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value    569406500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            307                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    94057566500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED  19173628500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 113231195000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     10792210                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        10792210                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     10792210                       # number of overall hits
system.cpu2.icache.overall_hits::total       10792210                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst         5886                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          5886                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst         5886                       # number of overall misses
system.cpu2.icache.overall_misses::total         5886                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    371161499                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    371161499                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    371161499                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    371161499                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     10798096                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     10798096                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     10798096                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     10798096                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.000545                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000545                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.000545                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000545                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 63058.358648                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 63058.358648                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 63058.358648                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 63058.358648                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          562                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               15                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    37.466667                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks         5581                       # number of writebacks
system.cpu2.icache.writebacks::total             5581                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst          305                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          305                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst          305                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          305                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst         5581                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         5581                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst         5581                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         5581                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    348379499                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    348379499                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    348379499                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    348379499                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.000517                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000517                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.000517                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000517                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 62422.415159                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 62422.415159                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 62422.415159                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 62422.415159                       # average overall mshr miss latency
system.cpu2.icache.replacements                  5581                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     10792210                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       10792210                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst         5886                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         5886                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    371161499                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    371161499                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     10798096                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     10798096                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.000545                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000545                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 63058.358648                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 63058.358648                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst          305                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          305                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst         5581                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         5581                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    348379499                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    348379499                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.000517                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000517                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 62422.415159                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 62422.415159                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 113231195000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           10981701                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             5613                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          1956.476216                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           21                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         21601773                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        21601773                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 113231195000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      8404635                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         8404635                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      8404635                       # number of overall hits
system.cpu2.dcache.overall_hits::total        8404635                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      2177105                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       2177105                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      2177105                       # number of overall misses
system.cpu2.dcache.overall_misses::total      2177105                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 181032787986                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 181032787986                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 181032787986                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 181032787986                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     10581740                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     10581740                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     10581740                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     10581740                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.205742                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.205742                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.205742                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.205742                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 83152.988940                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 83152.988940                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 83152.988940                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 83152.988940                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      7110807                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets         2172                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs           114272                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets             10                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    62.227028                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets   217.200000                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      1438227                       # number of writebacks
system.cpu2.dcache.writebacks::total          1438227                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data       732436                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       732436                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data       732436                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       732436                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data      1444669                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      1444669                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data      1444669                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      1444669                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data 129178685996                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 129178685996                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data 129178685996                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 129178685996                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.136525                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.136525                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.136525                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.136525                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 89417.497016                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 89417.497016                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 89417.497016                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 89417.497016                       # average overall mshr miss latency
system.cpu2.dcache.replacements               1438226                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      8050150                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        8050150                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      1979680                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      1979680                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 161810178000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 161810178000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     10029830                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10029830                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.197379                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.197379                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 81735.521903                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 81735.521903                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data       549618                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       549618                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data      1430062                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      1430062                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data 127436620000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 127436620000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.142581                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.142581                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 89112.653857                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 89112.653857                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       354485                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        354485                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       197425                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       197425                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  19222609986                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  19222609986                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       551910                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       551910                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.357712                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.357712                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 97366.645491                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 97366.645491                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       182818                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       182818                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data        14607                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        14607                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data   1742065996                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   1742065996                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.026466                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.026466                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 119262.408160                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 119262.408160                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data       205662                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total       205662                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data         1006                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         1006                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data     24966000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     24966000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data       206668                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total       206668                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.004868                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.004868                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 24817.097416                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 24817.097416                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          154                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          154                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data          852                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          852                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data     13572500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     13572500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.004123                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.004123                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 15930.164319                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 15930.164319                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data       204285                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total       204285                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data         1931                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         1931                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data     29929000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     29929000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data       206216                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total       206216                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.009364                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.009364                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data 15499.223200                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 15499.223200                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data         1912                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         1912                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data     28120000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     28120000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.009272                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.009272                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data 14707.112971                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 14707.112971                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data      1186500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      1186500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data      1083500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      1083500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data          301                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total            301                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data          710                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total          710                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data      9879500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total      9879500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data         1011                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total         1011                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.702275                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.702275                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 13914.788732                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 13914.788732                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_hits::.cpu2.data            3                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_hits::total            3                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data          707                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total          707                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data      9169500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total      9169500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.699308                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.699308                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 12969.589816                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 12969.589816                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 113231195000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           31.511934                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           10264789                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1444546                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             7.105893                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    31.511934                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.984748                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.984748                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           30                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         23435789                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        23435789                       # Number of data accesses
system.cpu3.numPwrStateTransitions                634                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          318                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    111343308.176101                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   283331834.226315                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          318    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        29000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value   1289608500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            318                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    77824023000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED  35407172000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 113231195000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     10389957                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        10389957                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     10389957                       # number of overall hits
system.cpu3.icache.overall_hits::total       10389957                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst         5789                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          5789                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst         5789                       # number of overall misses
system.cpu3.icache.overall_misses::total         5789                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    355034500                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    355034500                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    355034500                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    355034500                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     10395746                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     10395746                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     10395746                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     10395746                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.000557                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000557                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.000557                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000557                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 61329.158749                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 61329.158749                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 61329.158749                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 61329.158749                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          403                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               11                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    36.636364                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks         5557                       # number of writebacks
system.cpu3.icache.writebacks::total             5557                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          232                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          232                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          232                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          232                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst         5557                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         5557                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst         5557                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         5557                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    336656000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    336656000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    336656000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    336656000                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.000535                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000535                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.000535                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000535                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 60582.328595                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 60582.328595                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 60582.328595                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 60582.328595                       # average overall mshr miss latency
system.cpu3.icache.replacements                  5557                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     10389957                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       10389957                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst         5789                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         5789                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    355034500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    355034500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     10395746                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     10395746                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.000557                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000557                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 61329.158749                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 61329.158749                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          232                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          232                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst         5557                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         5557                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    336656000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    336656000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.000535                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000535                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 60582.328595                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 60582.328595                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 113231195000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           10502881                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             5589                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          1879.205761                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         20797049                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        20797049                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 113231195000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      7497618                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         7497618                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      7497618                       # number of overall hits
system.cpu3.dcache.overall_hits::total        7497618                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      1934308                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       1934308                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      1934308                       # number of overall misses
system.cpu3.dcache.overall_misses::total      1934308                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 162233274488                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 162233274488                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 162233274488                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 162233274488                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      9431926                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      9431926                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      9431926                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      9431926                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.205081                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.205081                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.205081                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.205081                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 83871.479872                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 83871.479872                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 83871.479872                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 83871.479872                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      5103947                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets         2825                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            79287                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets             43                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    64.373062                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    65.697674                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      1168303                       # number of writebacks
system.cpu3.dcache.writebacks::total          1168303                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data       760259                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       760259                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data       760259                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       760259                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data      1174049                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      1174049                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data      1174049                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      1174049                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data 105674695494                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 105674695494                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data 105674695494                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 105674695494                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.124476                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.124476                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.124476                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.124476                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 90008.760702                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 90008.760702                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 90008.760702                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 90008.760702                       # average overall mshr miss latency
system.cpu3.dcache.replacements               1168303                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      7143163                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        7143163                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      1735908                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      1735908                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 142431066000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 142431066000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      8879071                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      8879071                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.195506                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.195506                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 82049.893197                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 82049.893197                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data       575949                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       575949                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data      1159959                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      1159959                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data 103890196500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 103890196500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.130640                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.130640                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 89563.679837                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 89563.679837                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       354455                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        354455                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       198400                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       198400                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  19802208488                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  19802208488                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       552855                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       552855                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.358864                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.358864                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 99809.518589                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 99809.518589                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       184310                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       184310                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data        14090                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        14090                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data   1784498994                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   1784498994                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.025486                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.025486                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 126650.035060                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 126650.035060                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data       168824                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total       168824                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          957                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          957                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data     28142000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     28142000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data       169781                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total       169781                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.005637                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.005637                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 29406.478579                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 29406.478579                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          178                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          178                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data          779                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          779                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data     12522500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     12522500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.004588                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.004588                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 16075.096277                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 16075.096277                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data       167832                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total       167832                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data         1508                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         1508                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data     22149000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     22149000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data       169340                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total       169340                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.008905                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.008905                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data 14687.665782                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total 14687.665782                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data         1494                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         1494                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data     20740000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     20740000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.008822                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.008822                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data 13882.195448                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total 13882.195448                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data      1106500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      1106500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data      1021500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total      1021500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data          316                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total            316                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data          687                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total          687                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data     10078000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total     10078000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data         1003                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total         1003                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.684945                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.684945                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 14669.577875                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 14669.577875                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data          687                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total          687                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data      9391000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total      9391000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.684945                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.684945                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 13669.577875                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 13669.577875                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 113231195000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           30.815544                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            9012691                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1174418                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             7.674176                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    30.815544                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.962986                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.962986                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         20718490                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        20718490                       # Number of data accesses
system.cpu0.numPwrStateTransitions                114                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           57                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    7402228.070175                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   6798153.725244                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           57    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        78000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     23856000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             57                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   112809268000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    421927000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 113231195000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     12775212                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12775212                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     12775212                       # number of overall hits
system.cpu0.icache.overall_hits::total       12775212                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       240494                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        240494                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       240494                       # number of overall misses
system.cpu0.icache.overall_misses::total       240494                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   5606297995                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   5606297995                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   5606297995                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   5606297995                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     13015706                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     13015706                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     13015706                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     13015706                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.018477                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.018477                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.018477                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.018477                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 23311.591952                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 23311.591952                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 23311.591952                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 23311.591952                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2258                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               49                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    46.081633                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       220904                       # number of writebacks
system.cpu0.icache.writebacks::total           220904                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        19590                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        19590                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        19590                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        19590                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       220904                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       220904                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       220904                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       220904                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   4953408000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   4953408000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   4953408000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   4953408000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.016972                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.016972                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.016972                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.016972                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 22423.351320                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 22423.351320                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 22423.351320                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 22423.351320                       # average overall mshr miss latency
system.cpu0.icache.replacements                220904                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     12775212                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12775212                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       240494                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       240494                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   5606297995                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   5606297995                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     13015706                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     13015706                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.018477                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.018477                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 23311.591952                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 23311.591952                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        19590                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        19590                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       220904                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       220904                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   4953408000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   4953408000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.016972                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.016972                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 22423.351320                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 22423.351320                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 113231195000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           12996376                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           220936                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            58.824166                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         26252316                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        26252316                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 113231195000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     10192459                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        10192459                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     10192459                       # number of overall hits
system.cpu0.dcache.overall_hits::total       10192459                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      2587457                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       2587457                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      2587457                       # number of overall misses
system.cpu0.dcache.overall_misses::total      2587457                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 206323296936                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 206323296936                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 206323296936                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 206323296936                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     12779916                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     12779916                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     12779916                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     12779916                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.202463                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.202463                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.202463                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.202463                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 79739.797390                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 79739.797390                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 79739.797390                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 79739.797390                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      8903230                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets         1410                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           146334                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             17                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    60.841841                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    82.941176                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1718227                       # number of writebacks
system.cpu0.dcache.writebacks::total          1718227                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data       863694                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       863694                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data       863694                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       863694                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      1723763                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1723763                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      1723763                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1723763                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 149027026088                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 149027026088                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 149027026088                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 149027026088                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.134881                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.134881                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.134881                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.134881                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 86454.475521                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 86454.475521                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 86454.475521                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 86454.475521                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1718227                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      9436296                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9436296                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      2335137                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      2335137                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 183903032500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 183903032500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     11771433                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11771433                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.198373                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.198373                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 78754.707968                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 78754.707968                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data       641880                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       641880                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      1693257                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1693257                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 146456833500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 146456833500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.143845                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.143845                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 86494.155051                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 86494.155051                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       756163                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        756163                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       252320                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       252320                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  22420264436                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  22420264436                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1008483                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1008483                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.250198                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.250198                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 88856.469705                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 88856.469705                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       221814                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       221814                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        30506                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        30506                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   2570192588                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   2570192588                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.030249                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.030249                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 84252.035272                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 84252.035272                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       238114                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       238114                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1659                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1659                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     33029500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     33029500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       239773                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       239773                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.006919                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.006919                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 19909.282700                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 19909.282700                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          919                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          919                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          740                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          740                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data     17106500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total     17106500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.003086                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.003086                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 23116.891892                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 23116.891892                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       220813                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       220813                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         3526                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         3526                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     79075000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     79075000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       224339                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       224339                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.015717                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.015717                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 22426.262053                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 22426.262053                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         3521                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         3521                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     75560000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     75560000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.015695                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.015695                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data 21459.812553                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 21459.812553                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        79000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        79000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        73000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        73000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         3090                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           3090                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data          482                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total          482                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data     10540500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total     10540500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         3572                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         3572                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.134938                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.134938                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 21868.257261                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 21868.257261                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data          482                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total          482                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data     10058500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total     10058500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.134938                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.134938                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 20868.257261                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 20868.257261                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 113231195000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.975079                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           12389333                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1721296                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             7.197677                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.975079                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999221                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999221                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         28216464                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        28216464                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 113231195000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst              194219                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              267649                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                1905                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              208197                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                2170                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              196241                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                2252                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              153035                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1025668                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst             194219                       # number of overall hits
system.l2.overall_hits::.cpu0.data             267649                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               1905                       # number of overall hits
system.l2.overall_hits::.cpu1.data             208197                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               2170                       # number of overall hits
system.l2.overall_hits::.cpu2.data             196241                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               2252                       # number of overall hits
system.l2.overall_hits::.cpu3.data             153035                       # number of overall hits
system.l2.overall_hits::total                 1025668                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             26686                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1449474                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              3782                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1328987                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              3411                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data           1240522                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              3305                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data           1013810                       # number of demand (read+write) misses
system.l2.demand_misses::total                5069977                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            26686                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1449474                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             3782                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1328987                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             3411                       # number of overall misses
system.l2.overall_misses::.cpu2.data          1240522                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             3305                       # number of overall misses
system.l2.overall_misses::.cpu3.data          1013810                       # number of overall misses
system.l2.overall_misses::total               5069977                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   2208362500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 142729102000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    340891500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 131901608000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    313478500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 124289548500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    301127500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 101833635500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     503917754000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   2208362500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 142729102000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    340891500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 131901608000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    313478500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 124289548500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    301127500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 101833635500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    503917754000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          220905                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         1717123                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            5687                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1537184                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst            5581                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         1436763                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst            5557                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data         1166845                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              6095645                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         220905                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        1717123                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           5687                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1537184                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst           5581                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        1436763                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst           5557                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data        1166845                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             6095645                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.120803                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.844129                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.665025                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.864559                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.611181                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.863414                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.594745                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.868847                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.831738                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.120803                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.844129                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.665025                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.864559                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.611181                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.863414                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.594745                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.868847                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.831738                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 82753.597392                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 98469.584139                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 90135.245902                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 99249.735325                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 91902.228086                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 100191.329537                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 91112.708018                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 100446.469753                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 99392.512826                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 82753.597392                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 98469.584139                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 90135.245902                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 99249.735325                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 91902.228086                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 100191.329537                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 91112.708018                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 100446.469753                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 99392.512826                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              649842                       # number of writebacks
system.l2.writebacks::total                    649842                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             34                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data           8028                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            685                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data           8390                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            775                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data           8009                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            598                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data           6996                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               33515                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            34                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data          8028                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           685                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data          8390                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           775                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data          8009                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           598                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data          6996                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              33515                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        26652                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1441446                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         3097                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1320597                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         2636                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data      1232513                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         2707                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data      1006814                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           5036462                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        26652                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1441446                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         3097                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1320597                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         2636                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data      1232513                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         2707                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data      1006814                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          5036462                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   1939909002                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 127868528031                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    257859500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 118214725038                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    232495000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 111500882044                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    233520500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  91368804538                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 451616723653                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   1939909002                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 127868528031                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    257859500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 118214725038                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    232495000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 111500882044                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    233520500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  91368804538                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 451616723653                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.120649                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.839454                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.544575                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.859101                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.472317                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.857840                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.487133                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.862852                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.826239                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.120649                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.839454                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.544575                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.859101                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.472317                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.857840                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.487133                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.862852                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.826239                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 72786.620216                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 88708.510781                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 83261.059089                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 89516.124176                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 88199.924127                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 90466.292886                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 86265.422977                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 90750.431100                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 89669.439311                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 72786.620216                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 88708.510781                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 83261.059089                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 89516.124176                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 88199.924127                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 90466.292886                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 86265.422977                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 90750.431100                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 89669.439311                       # average overall mshr miss latency
system.l2.replacements                        8782947                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       703477                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           703477                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       703477                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       703477                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      4511955                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          4511955                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      4511955                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      4511955                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data            1617                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             480                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data             572                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data             237                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 2906                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data          1557                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           527                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data           628                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data           300                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               3012                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data     42106000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data     10790500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data     11770500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data      5946500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     70613500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data         3174                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data         1007                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data         1200                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data          537                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             5918                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.490548                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.523337                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.523333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.558659                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.508956                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 27043.031471                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data 20475.332068                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data 18742.834395                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data 19821.666667                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 23444.057105                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data         1557                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          527                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data          628                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data          300                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          3012                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     31167499                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data     10612499                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data     12654499                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data      6037500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     60471997                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.490548                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.523337                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.523333                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.558659                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.508956                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20017.661529                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20137.569260                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20150.476115                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data        20125                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20077.024236                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           746                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           533                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data           331                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data           268                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total               1878                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data         2006                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data         1088                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data          675                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data          483                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             4252                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data     44715500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data     26572000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data     15884000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data     11044500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     98216000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data         2752                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data         1621                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data         1006                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data          751                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           6130                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.728924                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.671191                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.670974                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.643142                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.693638                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data 22290.877368                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data 24422.794118                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data 23531.851852                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data 22866.459627                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 23098.777046                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            5                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            3                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu2.data            3                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu3.data            3                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total            14                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data         2001                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data         1085                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data          672                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data          480                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         4238                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data     40370000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data     21701500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data     13574499                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data      9570500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     85216499                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.727108                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.669340                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.667992                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.639148                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.691354                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20174.912544                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20001.382488                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20200.147321                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 19938.541667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20107.715668                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data             5986                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data              196                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data              186                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data              297                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  6665                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          20999                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          13082                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data          13042                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data          13030                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               60153                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   2384693500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   1714379500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data   1696957500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data   1752946500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    7548977000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        26985                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        13278                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data        13228                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data        13327                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             66818                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.778173                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.985239                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.985939                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.977714                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.900251                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 113562.241059                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 131048.731081                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 130114.821346                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 134531.580967                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 125496.267850                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data        20999                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        13082                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data        13042                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data        13030                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          60153                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   2174703500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   1583559500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data   1566537500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data   1622646500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6947447000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.778173                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.985239                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.985939                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.977714                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.900251                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 103562.241059                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 121048.731081                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 120114.821346                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 124531.580967                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 115496.267850                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst        194219                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          1905                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          2170                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          2252                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             200546                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        26686                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         3782                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         3411                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         3305                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            37184                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   2208362500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    340891500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    313478500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    301127500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   3163860000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       220905                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         5687                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst         5581                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst         5557                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         237730                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.120803                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.665025                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.611181                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.594745                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.156413                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 82753.597392                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 90135.245902                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 91902.228086                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 91112.708018                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85086.596386                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           34                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          685                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          775                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          598                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          2092                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        26652                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         3097                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         2636                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         2707                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        35092                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   1939909002                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    257859500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    232495000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    233520500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   2663784002                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.120649                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.544575                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.472317                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.487133                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.147613                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 72786.620216                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 83261.059089                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 88199.924127                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 86265.422977                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75908.583210                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       261663                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       208001                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       196055                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       152738                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            818457                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1428475                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      1315905                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data      1227480                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data      1000780                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         4972640                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 140344408500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 130187228500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data 122592591000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data 100080689000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 493204917000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      1690138                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1523906                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data      1423535                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data      1153518                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       5791097                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.845182                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.863508                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.862276                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.867589                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.858670                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 98247.717671                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 98933.607289                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 99873.391827                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 100002.686904                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 99183.716698                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data         8028                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         8390                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data         8009                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data         6996                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        31423                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1420447                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      1307515                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data      1219471                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       993784                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      4941217                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 125693824531                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 116631165538                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data 109934344544                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  89746158038                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 442005492651                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.840433                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.858002                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.856650                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.861524                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.853244                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 88488.922523                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 89200.632909                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 90149.207766                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 90307.509517                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 89452.758835                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 113231195000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                    11288084                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   8783011                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.285218                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      25.472093                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.956117                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       13.225724                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.035322                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        9.464028                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.030109                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        8.353610                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.030373                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        6.432625                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.398001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.014939                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.206652                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000552                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.147875                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000470                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.130525                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000475                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.100510                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 371123683                       # Number of tag accesses
system.l2.tags.data_accesses                371123683                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 113231195000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       1705664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      92252480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        198208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      84518208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        168704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      78880768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        173248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      64436096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          322333376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      1705664                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       198208                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       168704                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       173248                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2245824                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     41589888                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        41589888                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          26651                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1441445                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           3097                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1320597                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           2636                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data        1232512                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           2707                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data        1006814                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             5036459                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       649842                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             649842                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         15063552                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        814726719                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          1750472                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        746421585                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst          1489907                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data        696634598                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst          1530038                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data        569066643                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2846683513                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     15063552                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      1750472                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst      1489907                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst      1530038                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         19833969                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      367300619                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            367300619                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      367300619                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        15063552                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       814726719                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         1750472                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       746421585                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst         1489907                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data       696634598                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst         1530038                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data       569066643                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3213984132                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    646102.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     26652.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1424883.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      3097.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1311579.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      2636.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples   1223938.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      2707.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    997059.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000375805750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        40193                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        40193                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             9022897                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             607876                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     5036460                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     649842                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5036460                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   649842                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  43909                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  3740                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            215900                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            191479                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            180057                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            171896                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            153523                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            810179                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            552864                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            421625                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            339237                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            386466                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           476292                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           355865                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           184385                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           181744                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           168373                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           202666                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             31981                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             24344                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             25196                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             24842                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             25102                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             41795                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             56470                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             55175                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             54000                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             54729                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            77392                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            62838                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            25729                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            25352                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            23918                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            37246                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.25                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.66                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 149375572250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                24962755000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            242985903500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     29919.69                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                48669.69                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2711274                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  556991                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 54.31                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                86.21                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5036460                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               649842                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  954384                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1196203                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1019221                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  722640                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  471338                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  292117                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  169159                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   88880                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   43137                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   19917                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   9397                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   5190                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    722                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    197                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     42                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    896                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1290                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  23519                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  34975                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  38176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  38983                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  40284                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  42273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  43189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  42804                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  43589                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  44416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  43411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  42274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  41505                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  41165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  40700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  40625                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     97                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     68                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      2370400                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    152.242052                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   105.143292                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   190.616633                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1414492     59.67%     59.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       606065     25.57%     85.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       147212      6.21%     91.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        62534      2.64%     94.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        34749      1.47%     95.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        21878      0.92%     96.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        14770      0.62%     97.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        10350      0.44%     97.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        58350      2.46%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      2370400                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        40193                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     124.215062                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    182.538994                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127         32077     79.81%     79.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255         3263      8.12%     87.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383         2550      6.34%     94.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511          568      1.41%     95.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639          496      1.23%     96.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767          385      0.96%     97.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895          313      0.78%     98.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023          194      0.48%     99.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          108      0.27%     99.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279           75      0.19%     99.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407           62      0.15%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535           49      0.12%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663           28      0.07%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791           14      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            9      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         40193                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        40193                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.075162                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.070454                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.408470                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            38639     96.13%     96.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              461      1.15%     97.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              804      2.00%     99.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              225      0.56%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               50      0.12%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                9      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                3      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         40193                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              319523264                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 2810176                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                41350976                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               322333440                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             41589888                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2821.87                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       365.19                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2846.68                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    367.30                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        24.90                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    22.05                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.85                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  113231275500                       # Total gap between requests
system.mem_ctrls.avgGap                      19912.99                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      1705728                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     91192512                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       198208                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     83941056                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       168704                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     78332032                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       173248                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     63811776                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     41350976                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 15064117.269097087905                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 805365623.845972776413                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 1750471.678763082717                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 741324473.348532557487                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 1489907.441142875701                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 691788442.222127914429                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 1530037.725027983543                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 563552967.890164852142                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 365190670.291874945164                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        26652                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1441445                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         3097                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1320597                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         2636                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data      1232512                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         2707                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data      1006814                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       649842                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    837101250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  68222075750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    127865250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  63488062250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    121640500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  60412926500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    120121250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  49656110750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2807158163750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     31408.57                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     47328.95                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     41286.81                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     48075.27                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     46145.86                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     49016.10                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     44374.31                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     49320.04                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   4319754.90                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    57.96                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           9262143660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           4922965080                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         16386499920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1885484880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy       8938709520                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      51257792640                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        316321920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        92969917620                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        821.062761                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    402765750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   3781180000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 109047249250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           7662469500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           4072702920                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         19260307080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1487204100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy       8938709520                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      51155054700                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        402838080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        92979285900                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        821.145497                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    634270750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   3781180000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 108815744250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                542                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          272                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    50754091.911765                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   107098332.426425                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          272    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        13000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    391414500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            272                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    99426082000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  13805113000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 113231195000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     12028187                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12028187                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     12028187                       # number of overall hits
system.cpu1.icache.overall_hits::total       12028187                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         6071                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          6071                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         6071                       # number of overall misses
system.cpu1.icache.overall_misses::total         6071                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    399192499                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    399192499                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    399192499                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    399192499                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     12034258                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12034258                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     12034258                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12034258                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000504                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000504                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000504                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000504                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 65753.994235                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 65753.994235                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 65753.994235                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 65753.994235                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          691                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               12                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    57.583333                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         5687                       # number of writebacks
system.cpu1.icache.writebacks::total             5687                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          384                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          384                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          384                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          384                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         5687                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         5687                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         5687                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         5687                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    372851999                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    372851999                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    372851999                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    372851999                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000473                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000473                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000473                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000473                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 65562.159135                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 65562.159135                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 65562.159135                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 65562.159135                       # average overall mshr miss latency
system.cpu1.icache.replacements                  5687                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     12028187                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12028187                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         6071                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         6071                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    399192499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    399192499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     12034258                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12034258                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000504                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000504                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 65753.994235                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 65753.994235                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          384                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          384                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         5687                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         5687                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    372851999                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    372851999                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000473                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000473                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 65562.159135                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 65562.159135                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 113231195000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           12199242                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             5719                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          2133.107536                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         24074203                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        24074203                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 113231195000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      8695918                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         8695918                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      8695918                       # number of overall hits
system.cpu1.dcache.overall_hits::total        8695918                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2285808                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2285808                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2285808                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2285808                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 189040937495                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 189040937495                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 189040937495                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 189040937495                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     10981726                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     10981726                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     10981726                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     10981726                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.208147                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.208147                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.208147                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.208147                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 82702.019371                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 82702.019371                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 82702.019371                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 82702.019371                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      7869615                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           129218                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    60.901848                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1538282                       # number of writebacks
system.cpu1.dcache.writebacks::total          1538282                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data       741407                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       741407                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data       741407                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       741407                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1544401                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1544401                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1544401                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1544401                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 137113446497                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 137113446497                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 137113446497                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 137113446497                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.140634                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.140634                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.140634                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.140634                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 88780.987902                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 88780.987902                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 88780.987902                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 88780.987902                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1538282                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      8343248                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8343248                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      2086111                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2086111                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 169652115000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 169652115000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     10429359                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10429359                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.200023                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.200023                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 81324.586755                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 81324.586755                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data       556133                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       556133                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1529978                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1529978                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 135358492500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 135358492500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.146699                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.146699                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 88470.875071                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 88470.875071                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       352670                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        352670                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       199697                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       199697                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  19388822495                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  19388822495                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       552367                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       552367                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.361530                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.361530                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 97091.205652                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 97091.205652                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       185274                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       185274                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        14423                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        14423                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   1754953997                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   1754953997                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.026111                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.026111                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 121677.459405                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 121677.459405                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data       214480                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       214480                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          911                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          911                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     28619000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     28619000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data       215391                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       215391                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.004230                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.004230                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 31414.928650                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 31414.928650                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          198                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          198                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          713                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          713                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     11924500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     11924500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.003310                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.003310                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 16724.403927                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 16724.403927                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data       212566                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total       212566                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         2405                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         2405                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     45658000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     45658000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data       214971                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       214971                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.011188                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.011188                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data 18984.615385                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 18984.615385                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         2395                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         2395                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     43335000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     43335000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.011141                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.011141                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data 18093.945720                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 18093.945720                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       999500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       999500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       927500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       927500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          352                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            352                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data          610                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total          610                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data      9855000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total      9855000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data          962                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total          962                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.634096                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.634096                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 16155.737705                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 16155.737705                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data          610                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total          610                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data      9245000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total      9245000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.634096                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.634096                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 15155.737705                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 15155.737705                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 113231195000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.624071                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           10672786                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1544369                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             6.910775                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.624071                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.988252                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.988252                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         24370440                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        24370440                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 113231195000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           6053891                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            4                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1353319                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      5397278                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         8133105                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            8287                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          9056                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          17343                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          266                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          266                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            68082                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           68082                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        237730                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      5816166                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       662713                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      5169816                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        17061                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      4626220                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        16743                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      4325345                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        16671                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      3513465                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              18348034                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     28275712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    219862272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       727936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    196829440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       714368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    183999232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       711296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    149449280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              780569536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         8814841                       # Total snoops (count)
system.tol2bus.snoopTraffic                  43292224                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         14922534                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.461246                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.764501                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                9716761     65.11%     65.11% # Request fanout histogram
system.tol2bus.snoop_fanout::1                4216614     28.26%     93.37% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 442413      2.96%     96.34% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 405685      2.72%     99.05% # Request fanout histogram
system.tol2bus.snoop_fanout::4                 140842      0.94%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                    219      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              5                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           14922534                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        12221012824                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.8                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        2174869681                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.9                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           8768511                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        1768388347                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           8647213                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2592421044                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         331546099                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2325045444                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           8881057                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
