<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/home/goodkook/ETRI050_DesignKit/devel/Tutorials/7-3_Vitis-HLS_fxp_sqrt_Lite/emulation/PSCE-TRANS/Gowin/fxp_sqrt_top_wrapper/impl/gwsynthesis/fxp_sqrt_top_wrapper.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>/home/goodkook/ETRI050_DesignKit/devel/Tutorials/7-3_Vitis-HLS_fxp_sqrt_Lite/emulation/PSCE-TRANS/Gowin/fxp_sqrt_top_wrapper/src/psce_wrapper.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>/home/goodkook/ETRI050_DesignKit/devel/Tutorials/7-3_Vitis-HLS_fxp_sqrt_Lite/emulation/PSCE-TRANS/Gowin/fxp_sqrt_top_wrapper/src/psce_wrapper.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9.03 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5A-LV25MG121NC1/I0</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5A-25</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>A</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Tue Mar 18 07:21:42 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.855V 0C C1/I0</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 0.945V 85C C1/I0</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>338</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>374</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>sys_clk_emu</td>
<td>Base</td>
<td>1000.000</td>
<td>1.000
<td>0.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td>clk_emu </td>
</tr>
<tr>
<td>sys_clk_dut</td>
<td>Base</td>
<td>1000.000</td>
<td>1.000
<td>0.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td>clk_dut </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>sys_clk_emu</td>
<td>1.000(MHz)</td>
<td>305.432(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>sys_clk_dut</td>
<td>1.000(MHz)</td>
<td>101.327(MHz)</td>
<td>8</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>sys_clk_emu</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sys_clk_emu</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sys_clk_dut</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sys_clk_dut</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>990.131</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.i1_fu_60[0]_DFFRE_Q/Q</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_52[10]_DFFE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>-0.007</td>
<td>9.812</td>
</tr>
<tr>
<td>2</td>
<td>990.140</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.i1_fu_60[0]_DFFRE_Q/Q</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.s_12_fu_64[10]_DFFE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>-0.017</td>
<td>9.812</td>
</tr>
<tr>
<td>3</td>
<td>990.607</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.i1_fu_60[0]_DFFRE_Q/Q</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.tmp_fu_139_p3_DFFRE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.007</td>
<td>9.323</td>
</tr>
<tr>
<td>4</td>
<td>990.614</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.i1_fu_60[0]_DFFRE_Q/Q</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_52[12]_DFFE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.000</td>
<td>9.323</td>
</tr>
<tr>
<td>5</td>
<td>990.728</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.i1_fu_60[0]_DFFRE_Q/Q</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.s_12_fu_64[11]_DFFRE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.017</td>
<td>9.191</td>
</tr>
<tr>
<td>6</td>
<td>990.823</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.i1_fu_60[0]_DFFRE_Q/Q</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_52[11]_DFFE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.000</td>
<td>9.114</td>
</tr>
<tr>
<td>7</td>
<td>991.514</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.i1_fu_60[0]_DFFRE_Q/Q</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_52[9]_DFFE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.009</td>
<td>8.412</td>
</tr>
<tr>
<td>8</td>
<td>991.717</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.i1_fu_60[0]_DFFRE_Q/Q</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.s_12_fu_64[9]_DFFE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.009</td>
<td>8.284</td>
</tr>
<tr>
<td>9</td>
<td>992.080</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.i1_fu_60[0]_DFFRE_Q/Q</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.s_12_fu_64[8]_DFFE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.000</td>
<td>7.856</td>
</tr>
<tr>
<td>10</td>
<td>992.209</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.i1_fu_60[0]_DFFRE_Q/Q</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_52[8]_DFFE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.000</td>
<td>7.727</td>
</tr>
<tr>
<td>11</td>
<td>992.294</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.i1_fu_60[0]_DFFRE_Q/Q</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.s_12_fu_64[7]_DFFE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.000</td>
<td>7.642</td>
</tr>
<tr>
<td>12</td>
<td>992.548</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.i1_fu_60[0]_DFFRE_Q/Q</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_52[7]_DFFE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.000</td>
<td>7.389</td>
</tr>
<tr>
<td>13</td>
<td>993.170</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.i1_fu_60[0]_DFFRE_Q/Q</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.s_12_fu_64[6]_DFFE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>-0.015</td>
<td>6.781</td>
</tr>
<tr>
<td>14</td>
<td>993.343</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.i1_fu_60[0]_DFFRE_Q/Q</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_52[6]_DFFE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.000</td>
<td>6.594</td>
</tr>
<tr>
<td>15</td>
<td>993.406</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.tmp_fu_139_p3_DFFRE_Q/Q</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.s_12_fu_64[4]_DFFE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.005</td>
<td>6.525</td>
</tr>
<tr>
<td>16</td>
<td>993.551</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.i1_fu_60[0]_DFFRE_Q/Q</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.s_12_fu_64[5]_DFFE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.022</td>
<td>6.364</td>
</tr>
<tr>
<td>17</td>
<td>994.169</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.i1_fu_60[0]_DFFRE_Q/Q</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_52[5]_DFFE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.000</td>
<td>5.767</td>
</tr>
<tr>
<td>18</td>
<td>994.214</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.tmp_fu_139_p3_DFFRE_Q/Q</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_52[4]_DFFE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.002</td>
<td>5.720</td>
</tr>
<tr>
<td>19</td>
<td>994.668</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.i1_fu_60[2]_DFFRE_Q/Q</td>
<td>u_fxp_sqrt_top.p_v_loc_fu_48[6]_DFFE_Q/CE</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>-0.015</td>
<td>5.035</td>
</tr>
<tr>
<td>20</td>
<td>994.668</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.i1_fu_60[2]_DFFRE_Q/Q</td>
<td>u_fxp_sqrt_top.p_v_loc_fu_48[3]_DFFE_Q/CE</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>-0.015</td>
<td>5.035</td>
</tr>
<tr>
<td>21</td>
<td>994.705</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.tmp_fu_139_p3_DFFRE_Q/Q</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.s_12_fu_64[2]_DFFE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>-0.017</td>
<td>5.248</td>
</tr>
<tr>
<td>22</td>
<td>994.766</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.i1_fu_60[2]_DFFRE_Q/Q</td>
<td>u_fxp_sqrt_top.p_v_loc_fu_48[9]_DFFE_Q/CE</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>-0.012</td>
<td>4.935</td>
</tr>
<tr>
<td>23</td>
<td>994.766</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.i1_fu_60[2]_DFFRE_Q/Q</td>
<td>u_fxp_sqrt_top.p_v_loc_fu_48[8]_DFFE_Q/CE</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>-0.012</td>
<td>4.935</td>
</tr>
<tr>
<td>24</td>
<td>994.766</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.i1_fu_60[2]_DFFRE_Q/Q</td>
<td>u_fxp_sqrt_top.p_v_loc_fu_48[7]_DFFE_Q/CE</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>-0.012</td>
<td>4.935</td>
</tr>
<tr>
<td>25</td>
<td>994.766</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.i1_fu_60[2]_DFFRE_Q/Q</td>
<td>u_fxp_sqrt_top.p_v_loc_fu_48[5]_DFFE_Q/CE</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>-0.012</td>
<td>4.935</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.275</td>
<td>ap_ready_DFFR_Q/Q</td>
<td>ap_ready_DFFR_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>2</td>
<td>0.287</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.i1_fu_60[0]_DFFRE_Q/Q</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.i1_fu_60[0]_DFFRE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.312</td>
</tr>
<tr>
<td>3</td>
<td>0.304</td>
<td>ap_rst_DFFE_Q/Q</td>
<td>u_fxp_sqrt_top.ap_rst_reg_2_DFFS_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.004</td>
<td>0.360</td>
</tr>
<tr>
<td>4</td>
<td>0.305</td>
<td>u_fxp_sqrt_top.p_v_loc_fu_48[6]_DFFE_Q/Q</td>
<td>vectOut[1][0]_DFFE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.369</td>
</tr>
<tr>
<td>5</td>
<td>0.307</td>
<td>in_val[3]_DFFE_Q/Q</td>
<td>u_fxp_sqrt_top.s_reg_158[1]_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.004</td>
<td>0.363</td>
</tr>
<tr>
<td>6</td>
<td>0.332</td>
<td>u_fxp_sqrt_top.p_v_loc_fu_48[2]_DFFE_Q/Q</td>
<td>vectOut[0][2]_DFFE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.392</td>
</tr>
<tr>
<td>7</td>
<td>0.333</td>
<td>u_fxp_sqrt_top.p_v_loc_fu_48[3]_DFFE_Q/Q</td>
<td>vectOut[0][4]_DFFE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.393</td>
</tr>
<tr>
<td>8</td>
<td>0.335</td>
<td>u_fxp_sqrt_top.ap_rst_reg_1_DFFS_Q/Q</td>
<td>u_fxp_sqrt_top.ap_rst_reg_DFFS_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.360</td>
</tr>
<tr>
<td>9</td>
<td>0.335</td>
<td>stimIn[1][1]_DFFE_Q/Q</td>
<td>in_val[5]_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.360</td>
</tr>
<tr>
<td>10</td>
<td>0.335</td>
<td>stimIn[0][0]_DFFE_Q/Q</td>
<td>ap_rst_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.360</td>
</tr>
<tr>
<td>11</td>
<td>0.344</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.q_star4_fu_68[7]_DFFRE_Q/Q</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.q_star4_fu_68[8]_DFFRE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.369</td>
</tr>
<tr>
<td>12</td>
<td>0.344</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.q_star4_fu_68[2]_DFFRE_Q/Q</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.q_star4_fu_68[3]_DFFRE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.369</td>
</tr>
<tr>
<td>13</td>
<td>0.361</td>
<td>u_fxp_sqrt_top.s_reg_158[1]_DFFE_Q/Q</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.s_12_fu_64[1]_DFFE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.390</td>
</tr>
<tr>
<td>14</td>
<td>0.363</td>
<td>u_fxp_sqrt_top.s_reg_158[10]_DFFE_Q/Q</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.s_12_fu_64[10]_DFFE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.008</td>
<td>0.396</td>
</tr>
<tr>
<td>15</td>
<td>0.366</td>
<td>u_fxp_sqrt_top.ap_rst_reg_2_DFFS_Q/Q</td>
<td>u_fxp_sqrt_top.ap_rst_reg_1_DFFS_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.383</td>
</tr>
<tr>
<td>16</td>
<td>0.366</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.i1_fu_60[2]_DFFRE_Q/Q</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.i1_fu_60[3]_DFFRE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.391</td>
</tr>
<tr>
<td>17</td>
<td>0.366</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.i1_fu_60[2]_DFFRE_Q/Q</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.i1_fu_60[2]_DFFRE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.391</td>
</tr>
<tr>
<td>18</td>
<td>0.366</td>
<td>stimIn[0][6]_DFFE_Q/Q</td>
<td>in_val[2]_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.383</td>
</tr>
<tr>
<td>19</td>
<td>0.366</td>
<td>stimIn[1][7]_DFFE_Q/Q</td>
<td>in_val[11]_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.383</td>
</tr>
<tr>
<td>20</td>
<td>0.366</td>
<td>stimIn[1][6]_DFFE_Q/Q</td>
<td>in_val[10]_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.383</td>
</tr>
<tr>
<td>21</td>
<td>0.370</td>
<td>stimIn[1][2]_DFFE_Q/Q</td>
<td>in_val[6]_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.383</td>
</tr>
<tr>
<td>22</td>
<td>0.370</td>
<td>stimIn[1][0]_DFFE_Q/Q</td>
<td>in_val[4]_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.383</td>
</tr>
<tr>
<td>23</td>
<td>0.370</td>
<td>stimIn[0][1]_DFFE_Q/Q</td>
<td>ap_start_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.383</td>
</tr>
<tr>
<td>24</td>
<td>0.370</td>
<td>stimIn[0][2]_DFFE_Q/Q</td>
<td>ap_continue_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.383</td>
</tr>
<tr>
<td>25</td>
<td>0.372</td>
<td>stimIn[0][7]_DFFE_Q/Q</td>
<td>in_val[3]_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.389</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>498.893</td>
<td>499.143</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk_emu</td>
<td>stimIn[1][3]_DFFE_Q</td>
</tr>
<tr>
<td>2</td>
<td>498.893</td>
<td>499.143</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk_emu</td>
<td>vectOut[0][7]_DFFE_D</td>
</tr>
<tr>
<td>3</td>
<td>498.894</td>
<td>499.144</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk_emu</td>
<td>in_val[7]_DFFE_Q</td>
</tr>
<tr>
<td>4</td>
<td>498.895</td>
<td>499.145</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk_emu</td>
<td>in_val[8]_DFFE_Q</td>
</tr>
<tr>
<td>5</td>
<td>498.896</td>
<td>499.146</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk_dut</td>
<td>u_fxp_sqrt_top.s_reg_158[6]_DFFE_Q</td>
</tr>
<tr>
<td>6</td>
<td>498.896</td>
<td>499.146</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk_dut</td>
<td>u_fxp_sqrt_top.s_reg_158[7]_DFFE_Q</td>
</tr>
<tr>
<td>7</td>
<td>498.896</td>
<td>499.146</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk_emu</td>
<td>vectOut[0][7]_DFFE_Q</td>
</tr>
<tr>
<td>8</td>
<td>498.896</td>
<td>499.146</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk_emu</td>
<td>vectOut[1][1]_DFFE_Q</td>
</tr>
<tr>
<td>9</td>
<td>498.896</td>
<td>499.146</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk_emu</td>
<td>vectOut[1][0]_DFFE_Q</td>
</tr>
<tr>
<td>10</td>
<td>498.896</td>
<td>499.146</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk_emu</td>
<td>vectOut[0][6]_DFFE_Q</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>990.131</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.822</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.953</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.i1_fu_60[0]_DFFRE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_52[10]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.010</td>
<td>1.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C40[1][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.i1_fu_60[0]_DFFRE_Q/CLK</td>
</tr>
<tr>
<td>2.377</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>33</td>
<td>R8C40[1][A]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.i1_fu_60[0]_DFFRE_Q/Q</td>
</tr>
<tr>
<td>3.253</td>
<td>0.876</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C37[2][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.q_star4_fu_68[2]_LUT3_I0/I2</td>
</tr>
<tr>
<td>3.715</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R5C37[2][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.q_star4_fu_68[2]_LUT3_I0/F</td>
</tr>
<tr>
<td>4.915</td>
<td>1.200</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C40[1][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.s_12_fu_64[11]_LUT4_I0_I2_LUT3_F_I2_LUT4_I2_I1_MUX2_LUT7_S0/S0</td>
</tr>
<tr>
<td>5.167</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>R9C40[1][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.s_12_fu_64[11]_LUT4_I0_I2_LUT3_F_I2_LUT4_I2_I1_MUX2_LUT7_S0/O</td>
</tr>
<tr>
<td>6.258</td>
<td>1.091</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C38[2][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.s_12_fu_64[11]_LUT4_I0_I2_LUT3_F_I2_MUX2_LUT6_S0_O_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I0_LUT4_F/I3</td>
</tr>
<tr>
<td>6.785</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C38[2][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.s_12_fu_64[11]_LUT4_I0_I2_LUT3_F_I2_MUX2_LUT6_S0_O_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I0_LUT4_F/F</td>
</tr>
<tr>
<td>6.785</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C38[2][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.s_12_fu_64[11]_LUT4_I0_I2_LUT3_F_I2_MUX2_LUT6_S0_O_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>6.921</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C38[2][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.s_12_fu_64[11]_LUT4_I0_I2_LUT3_F_I2_MUX2_LUT6_S0_O_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>6.921</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C38[2][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.s_12_fu_64[11]_LUT4_I0_I2_LUT3_F_I2_MUX2_LUT6_S0_O_MUX2_LUT6_S0_1/I1</td>
</tr>
<tr>
<td>7.007</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C38[2][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.s_12_fu_64[11]_LUT4_I0_I2_LUT3_F_I2_MUX2_LUT6_S0_O_MUX2_LUT6_S0_1/O</td>
</tr>
<tr>
<td>7.007</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C38[1][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_52[3]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I1_MUX2_LUT6_S0_O_MUX2_LUT7_S0/I0</td>
</tr>
<tr>
<td>7.093</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R12C38[1][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_52[3]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I1_MUX2_LUT6_S0_O_MUX2_LUT7_S0/O</td>
</tr>
<tr>
<td>8.338</td>
<td>1.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C35[0][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_52[7]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT5_S0/S0</td>
</tr>
<tr>
<td>8.591</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R9C35[0][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_52[7]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT5_S0/O</td>
</tr>
<tr>
<td>9.510</td>
<td>0.919</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C34[3][A]</td>
<td>u_fxp_sqrt_top.s_reg_158[10]_LUT4_I0_I3_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F/I0</td>
</tr>
<tr>
<td>9.942</td>
<td>0.432</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C34[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_reg_158[10]_LUT4_I0_I3_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F/F</td>
</tr>
<tr>
<td>9.942</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C34[3][A]</td>
<td>u_fxp_sqrt_top.s_reg_158[10]_LUT4_I0_I3_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>10.138</td>
<td>0.196</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C34[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_reg_158[10]_LUT4_I0_I3_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>10.138</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C34[2][B]</td>
<td>u_fxp_sqrt_top.s_reg_158[10]_LUT4_I0_I3_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O/I0</td>
</tr>
<tr>
<td>10.240</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C34[2][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_reg_158[10]_LUT4_I0_I3_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>10.240</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C34[1][B]</td>
<td>u_fxp_sqrt_top.s_reg_158[10]_LUT4_I0_I3_MUX2_LUT8_O_I1_MUX2_LUT7_O/I0</td>
</tr>
<tr>
<td>10.341</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C34[1][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_reg_158[10]_LUT4_I0_I3_MUX2_LUT8_O_I1_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>10.341</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C34[3][B]</td>
<td>u_fxp_sqrt_top.s_reg_158[10]_LUT4_I0_I3_MUX2_LUT8_O/I1</td>
</tr>
<tr>
<td>10.442</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C34[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_reg_158[10]_LUT4_I0_I3_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>11.296</td>
<td>0.854</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C36[0][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_52[10]_DFFE_Q_D_LUT2_F/I1</td>
</tr>
<tr>
<td>11.822</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C36[0][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_52[10]_DFFE_Q_D_LUT2_F/F</td>
</tr>
<tr>
<td>11.822</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C36[0][B]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.s_4_loc_fu_52[10]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.017</td>
<td>1.334</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C36[0][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_52[10]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1001.953</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C36[0][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_52[10]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.961%; route: 1.327, 66.040%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.260, 33.223%; route: 6.185, 63.032%; tC2Q: 0.368, 3.745%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.839%; route: 1.334, 66.161%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>990.140</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.822</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.963</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.i1_fu_60[0]_DFFRE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.s_12_fu_64[10]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.010</td>
<td>1.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C40[1][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.i1_fu_60[0]_DFFRE_Q/CLK</td>
</tr>
<tr>
<td>2.377</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>33</td>
<td>R8C40[1][A]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.i1_fu_60[0]_DFFRE_Q/Q</td>
</tr>
<tr>
<td>3.253</td>
<td>0.876</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C37[2][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.q_star4_fu_68[2]_LUT3_I0/I2</td>
</tr>
<tr>
<td>3.715</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R5C37[2][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.q_star4_fu_68[2]_LUT3_I0/F</td>
</tr>
<tr>
<td>4.915</td>
<td>1.200</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C40[1][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.s_12_fu_64[11]_LUT4_I0_I2_LUT3_F_I2_LUT4_I2_I1_MUX2_LUT7_S0/S0</td>
</tr>
<tr>
<td>5.167</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>R9C40[1][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.s_12_fu_64[11]_LUT4_I0_I2_LUT3_F_I2_LUT4_I2_I1_MUX2_LUT7_S0/O</td>
</tr>
<tr>
<td>6.258</td>
<td>1.091</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C38[2][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.s_12_fu_64[11]_LUT4_I0_I2_LUT3_F_I2_MUX2_LUT6_S0_O_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I0_LUT4_F/I3</td>
</tr>
<tr>
<td>6.785</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C38[2][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.s_12_fu_64[11]_LUT4_I0_I2_LUT3_F_I2_MUX2_LUT6_S0_O_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I0_LUT4_F/F</td>
</tr>
<tr>
<td>6.785</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C38[2][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.s_12_fu_64[11]_LUT4_I0_I2_LUT3_F_I2_MUX2_LUT6_S0_O_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>6.921</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C38[2][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.s_12_fu_64[11]_LUT4_I0_I2_LUT3_F_I2_MUX2_LUT6_S0_O_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>6.921</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C38[2][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.s_12_fu_64[11]_LUT4_I0_I2_LUT3_F_I2_MUX2_LUT6_S0_O_MUX2_LUT6_S0_1/I1</td>
</tr>
<tr>
<td>7.007</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C38[2][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.s_12_fu_64[11]_LUT4_I0_I2_LUT3_F_I2_MUX2_LUT6_S0_O_MUX2_LUT6_S0_1/O</td>
</tr>
<tr>
<td>7.007</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C38[1][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_52[3]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I1_MUX2_LUT6_S0_O_MUX2_LUT7_S0/I0</td>
</tr>
<tr>
<td>7.093</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R12C38[1][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_52[3]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I1_MUX2_LUT6_S0_O_MUX2_LUT7_S0/O</td>
</tr>
<tr>
<td>8.338</td>
<td>1.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C35[0][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_52[7]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT5_S0/S0</td>
</tr>
<tr>
<td>8.591</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R9C35[0][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_52[7]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT5_S0/O</td>
</tr>
<tr>
<td>9.510</td>
<td>0.919</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C34[3][A]</td>
<td>u_fxp_sqrt_top.s_reg_158[10]_LUT4_I0_I3_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F/I0</td>
</tr>
<tr>
<td>9.942</td>
<td>0.432</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C34[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_reg_158[10]_LUT4_I0_I3_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F/F</td>
</tr>
<tr>
<td>9.942</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C34[3][A]</td>
<td>u_fxp_sqrt_top.s_reg_158[10]_LUT4_I0_I3_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>10.138</td>
<td>0.196</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C34[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_reg_158[10]_LUT4_I0_I3_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>10.138</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C34[2][B]</td>
<td>u_fxp_sqrt_top.s_reg_158[10]_LUT4_I0_I3_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O/I0</td>
</tr>
<tr>
<td>10.240</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C34[2][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_reg_158[10]_LUT4_I0_I3_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>10.240</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C34[1][B]</td>
<td>u_fxp_sqrt_top.s_reg_158[10]_LUT4_I0_I3_MUX2_LUT8_O_I1_MUX2_LUT7_O/I0</td>
</tr>
<tr>
<td>10.341</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C34[1][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_reg_158[10]_LUT4_I0_I3_MUX2_LUT8_O_I1_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>10.341</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C34[3][B]</td>
<td>u_fxp_sqrt_top.s_reg_158[10]_LUT4_I0_I3_MUX2_LUT8_O/I1</td>
</tr>
<tr>
<td>10.442</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C34[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_reg_158[10]_LUT4_I0_I3_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>11.296</td>
<td>0.854</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C37[0][B]</td>
<td>u_fxp_sqrt_top.s_reg_158[10]_LUT4_I0/I3</td>
</tr>
<tr>
<td>11.822</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C37[0][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_reg_158[10]_LUT4_I0/F</td>
</tr>
<tr>
<td>11.822</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C37[0][B]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.s_12_fu_64[10]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.026</td>
<td>1.344</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C37[0][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.s_12_fu_64[10]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1001.963</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C37[0][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.s_12_fu_64[10]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.017</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.961%; route: 1.327, 66.040%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.260, 33.223%; route: 6.185, 63.032%; tC2Q: 0.368, 3.745%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.683%; route: 1.344, 66.317%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>990.607</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.332</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.939</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.i1_fu_60[0]_DFFRE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.tmp_fu_139_p3_DFFRE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.010</td>
<td>1.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C40[1][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.i1_fu_60[0]_DFFRE_Q/CLK</td>
</tr>
<tr>
<td>2.377</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>33</td>
<td>R8C40[1][A]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.i1_fu_60[0]_DFFRE_Q/Q</td>
</tr>
<tr>
<td>3.253</td>
<td>0.876</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C37[2][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.q_star4_fu_68[2]_LUT3_I0/I2</td>
</tr>
<tr>
<td>3.715</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R5C37[2][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.q_star4_fu_68[2]_LUT3_I0/F</td>
</tr>
<tr>
<td>4.915</td>
<td>1.200</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C40[1][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.s_12_fu_64[11]_LUT4_I0_I2_LUT3_F_I2_LUT4_I2_I1_MUX2_LUT7_S0/S0</td>
</tr>
<tr>
<td>5.167</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>R9C40[1][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.s_12_fu_64[11]_LUT4_I0_I2_LUT3_F_I2_LUT4_I2_I1_MUX2_LUT7_S0/O</td>
</tr>
<tr>
<td>6.258</td>
<td>1.091</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C38[2][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.s_12_fu_64[11]_LUT4_I0_I2_LUT3_F_I2_MUX2_LUT6_S0_O_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I0_LUT4_F/I3</td>
</tr>
<tr>
<td>6.785</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C38[2][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.s_12_fu_64[11]_LUT4_I0_I2_LUT3_F_I2_MUX2_LUT6_S0_O_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I0_LUT4_F/F</td>
</tr>
<tr>
<td>6.785</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C38[2][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.s_12_fu_64[11]_LUT4_I0_I2_LUT3_F_I2_MUX2_LUT6_S0_O_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>6.921</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C38[2][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.s_12_fu_64[11]_LUT4_I0_I2_LUT3_F_I2_MUX2_LUT6_S0_O_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>6.921</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C38[2][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.s_12_fu_64[11]_LUT4_I0_I2_LUT3_F_I2_MUX2_LUT6_S0_O_MUX2_LUT6_S0_1/I1</td>
</tr>
<tr>
<td>7.007</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C38[2][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.s_12_fu_64[11]_LUT4_I0_I2_LUT3_F_I2_MUX2_LUT6_S0_O_MUX2_LUT6_S0_1/O</td>
</tr>
<tr>
<td>7.007</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C38[1][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_52[3]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I1_MUX2_LUT6_S0_O_MUX2_LUT7_S0/I0</td>
</tr>
<tr>
<td>7.093</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R12C38[1][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_52[3]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I1_MUX2_LUT6_S0_O_MUX2_LUT7_S0/O</td>
</tr>
<tr>
<td>8.226</td>
<td>1.133</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C38[1][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_52[11]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O/S0</td>
</tr>
<tr>
<td>8.478</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C38[1][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_52[11]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>8.478</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C37[3][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_52[11]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT8_O/I0</td>
</tr>
<tr>
<td>8.565</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R8C37[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_52[11]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>9.616</td>
<td>1.051</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C38[1][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_52[12]_DFFE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O/S0</td>
</tr>
<tr>
<td>9.868</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C38[1][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_52[12]_DFFE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>9.868</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C37[3][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_52[12]_DFFE_Q_D_MUX2_LUT8_O/I0</td>
</tr>
<tr>
<td>9.955</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R11C37[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_52[12]_DFFE_Q_D_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>11.332</td>
<td>1.378</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C34[0][A]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.tmp_fu_139_p3_DFFRE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.003</td>
<td>1.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C34[0][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.tmp_fu_139_p3_DFFRE_Q/CLK</td>
</tr>
<tr>
<td>1001.939</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C34[0][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.tmp_fu_139_p3_DFFRE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.961%; route: 1.327, 66.040%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.226, 23.880%; route: 6.729, 72.178%; tC2Q: 0.368, 3.942%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.082%; route: 1.320, 65.918%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>990.614</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.332</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.946</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.i1_fu_60[0]_DFFRE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_52[12]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.010</td>
<td>1.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C40[1][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.i1_fu_60[0]_DFFRE_Q/CLK</td>
</tr>
<tr>
<td>2.377</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>33</td>
<td>R8C40[1][A]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.i1_fu_60[0]_DFFRE_Q/Q</td>
</tr>
<tr>
<td>3.253</td>
<td>0.876</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C37[2][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.q_star4_fu_68[2]_LUT3_I0/I2</td>
</tr>
<tr>
<td>3.715</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R5C37[2][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.q_star4_fu_68[2]_LUT3_I0/F</td>
</tr>
<tr>
<td>4.915</td>
<td>1.200</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C40[1][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.s_12_fu_64[11]_LUT4_I0_I2_LUT3_F_I2_LUT4_I2_I1_MUX2_LUT7_S0/S0</td>
</tr>
<tr>
<td>5.167</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>R9C40[1][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.s_12_fu_64[11]_LUT4_I0_I2_LUT3_F_I2_LUT4_I2_I1_MUX2_LUT7_S0/O</td>
</tr>
<tr>
<td>6.258</td>
<td>1.091</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C38[2][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.s_12_fu_64[11]_LUT4_I0_I2_LUT3_F_I2_MUX2_LUT6_S0_O_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I0_LUT4_F/I3</td>
</tr>
<tr>
<td>6.785</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C38[2][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.s_12_fu_64[11]_LUT4_I0_I2_LUT3_F_I2_MUX2_LUT6_S0_O_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I0_LUT4_F/F</td>
</tr>
<tr>
<td>6.785</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C38[2][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.s_12_fu_64[11]_LUT4_I0_I2_LUT3_F_I2_MUX2_LUT6_S0_O_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>6.921</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C38[2][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.s_12_fu_64[11]_LUT4_I0_I2_LUT3_F_I2_MUX2_LUT6_S0_O_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>6.921</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C38[2][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.s_12_fu_64[11]_LUT4_I0_I2_LUT3_F_I2_MUX2_LUT6_S0_O_MUX2_LUT6_S0_1/I1</td>
</tr>
<tr>
<td>7.007</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C38[2][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.s_12_fu_64[11]_LUT4_I0_I2_LUT3_F_I2_MUX2_LUT6_S0_O_MUX2_LUT6_S0_1/O</td>
</tr>
<tr>
<td>7.007</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C38[1][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_52[3]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I1_MUX2_LUT6_S0_O_MUX2_LUT7_S0/I0</td>
</tr>
<tr>
<td>7.093</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R12C38[1][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_52[3]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I1_MUX2_LUT6_S0_O_MUX2_LUT7_S0/O</td>
</tr>
<tr>
<td>8.226</td>
<td>1.133</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C38[1][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_52[11]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O/S0</td>
</tr>
<tr>
<td>8.478</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C38[1][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_52[11]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>8.478</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C37[3][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_52[11]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT8_O/I0</td>
</tr>
<tr>
<td>8.565</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R8C37[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_52[11]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>9.616</td>
<td>1.051</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C38[1][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_52[12]_DFFE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O/S0</td>
</tr>
<tr>
<td>9.868</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C38[1][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_52[12]_DFFE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>9.868</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C37[3][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_52[12]_DFFE_Q_D_MUX2_LUT8_O/I0</td>
</tr>
<tr>
<td>9.955</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R11C37[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_52[12]_DFFE_Q_D_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>11.332</td>
<td>1.378</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C34[2][B]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.s_4_loc_fu_52[12]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.010</td>
<td>1.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C34[2][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_52[12]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1001.946</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C34[2][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_52[12]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.961%; route: 1.327, 66.040%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.226, 23.880%; route: 6.729, 72.178%; tC2Q: 0.368, 3.942%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.961%; route: 1.327, 66.040%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>990.728</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.201</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.929</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.i1_fu_60[0]_DFFRE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.s_12_fu_64[11]_DFFRE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.010</td>
<td>1.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C40[1][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.i1_fu_60[0]_DFFRE_Q/CLK</td>
</tr>
<tr>
<td>2.377</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>33</td>
<td>R8C40[1][A]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.i1_fu_60[0]_DFFRE_Q/Q</td>
</tr>
<tr>
<td>3.253</td>
<td>0.876</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C37[2][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.q_star4_fu_68[2]_LUT3_I0/I2</td>
</tr>
<tr>
<td>3.715</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R5C37[2][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.q_star4_fu_68[2]_LUT3_I0/F</td>
</tr>
<tr>
<td>4.915</td>
<td>1.200</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C40[1][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.s_12_fu_64[11]_LUT4_I0_I2_LUT3_F_I2_LUT4_I2_I1_MUX2_LUT7_S0/S0</td>
</tr>
<tr>
<td>5.167</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>R9C40[1][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.s_12_fu_64[11]_LUT4_I0_I2_LUT3_F_I2_LUT4_I2_I1_MUX2_LUT7_S0/O</td>
</tr>
<tr>
<td>6.258</td>
<td>1.091</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C38[2][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.s_12_fu_64[11]_LUT4_I0_I2_LUT3_F_I2_MUX2_LUT6_S0_O_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I1_LUT4_F/I3</td>
</tr>
<tr>
<td>6.785</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C38[2][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.s_12_fu_64[11]_LUT4_I0_I2_LUT3_F_I2_MUX2_LUT6_S0_O_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I1_LUT4_F/F</td>
</tr>
<tr>
<td>6.785</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C38[2][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.s_12_fu_64[11]_LUT4_I0_I2_LUT3_F_I2_MUX2_LUT6_S0_O_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O/I1</td>
</tr>
<tr>
<td>6.921</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C38[2][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.s_12_fu_64[11]_LUT4_I0_I2_LUT3_F_I2_MUX2_LUT6_S0_O_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>6.921</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C38[2][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.s_12_fu_64[11]_LUT4_I0_I2_LUT3_F_I2_MUX2_LUT6_S0_O_MUX2_LUT6_S0_1/I1</td>
</tr>
<tr>
<td>7.007</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C38[2][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.s_12_fu_64[11]_LUT4_I0_I2_LUT3_F_I2_MUX2_LUT6_S0_O_MUX2_LUT6_S0_1/O</td>
</tr>
<tr>
<td>7.007</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C38[1][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_52[3]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I1_MUX2_LUT6_S0_O_MUX2_LUT7_S0/I0</td>
</tr>
<tr>
<td>7.093</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R12C38[1][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_52[3]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I1_MUX2_LUT6_S0_O_MUX2_LUT7_S0/O</td>
</tr>
<tr>
<td>8.226</td>
<td>1.133</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C38[1][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_52[11]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O/S0</td>
</tr>
<tr>
<td>8.478</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C38[1][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_52[11]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>8.478</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C37[3][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_52[11]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT8_O/I0</td>
</tr>
<tr>
<td>8.565</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R8C37[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_52[11]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>9.460</td>
<td>0.895</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C36[3][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_52[11]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>9.712</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C36[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_52[11]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>9.712</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C36[2][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_52[11]_DFFE_Q_D_MUX2_LUT6_O/I0</td>
</tr>
<tr>
<td>9.798</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R11C36[2][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_52[11]_DFFE_Q_D_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>11.201</td>
<td>1.403</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C39[1][B]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.s_12_fu_64[11]_DFFRE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.993</td>
<td>1.311</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C39[1][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.s_12_fu_64[11]_DFFRE_Q/CLK</td>
</tr>
<tr>
<td>1001.929</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C39[1][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.s_12_fu_64[11]_DFFRE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.017</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.961%; route: 1.327, 66.040%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.226, 24.221%; route: 6.598, 71.780%; tC2Q: 0.368, 3.998%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.243%; route: 1.311, 65.757%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>990.823</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.123</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.946</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.i1_fu_60[0]_DFFRE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_52[11]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.010</td>
<td>1.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C40[1][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.i1_fu_60[0]_DFFRE_Q/CLK</td>
</tr>
<tr>
<td>2.377</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>33</td>
<td>R8C40[1][A]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.i1_fu_60[0]_DFFRE_Q/Q</td>
</tr>
<tr>
<td>3.253</td>
<td>0.876</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C37[2][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.q_star4_fu_68[2]_LUT3_I0/I2</td>
</tr>
<tr>
<td>3.715</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R5C37[2][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.q_star4_fu_68[2]_LUT3_I0/F</td>
</tr>
<tr>
<td>4.915</td>
<td>1.200</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C40[1][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.s_12_fu_64[11]_LUT4_I0_I2_LUT3_F_I2_LUT4_I2_I1_MUX2_LUT7_S0/S0</td>
</tr>
<tr>
<td>5.167</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>R9C40[1][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.s_12_fu_64[11]_LUT4_I0_I2_LUT3_F_I2_LUT4_I2_I1_MUX2_LUT7_S0/O</td>
</tr>
<tr>
<td>6.258</td>
<td>1.091</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C38[2][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.s_12_fu_64[11]_LUT4_I0_I2_LUT3_F_I2_MUX2_LUT6_S0_O_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I1_LUT4_F/I3</td>
</tr>
<tr>
<td>6.785</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C38[2][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.s_12_fu_64[11]_LUT4_I0_I2_LUT3_F_I2_MUX2_LUT6_S0_O_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I1_LUT4_F/F</td>
</tr>
<tr>
<td>6.785</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C38[2][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.s_12_fu_64[11]_LUT4_I0_I2_LUT3_F_I2_MUX2_LUT6_S0_O_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O/I1</td>
</tr>
<tr>
<td>6.921</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C38[2][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.s_12_fu_64[11]_LUT4_I0_I2_LUT3_F_I2_MUX2_LUT6_S0_O_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>6.921</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C38[2][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.s_12_fu_64[11]_LUT4_I0_I2_LUT3_F_I2_MUX2_LUT6_S0_O_MUX2_LUT6_S0_1/I1</td>
</tr>
<tr>
<td>7.007</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C38[2][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.s_12_fu_64[11]_LUT4_I0_I2_LUT3_F_I2_MUX2_LUT6_S0_O_MUX2_LUT6_S0_1/O</td>
</tr>
<tr>
<td>7.007</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C38[1][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_52[3]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I1_MUX2_LUT6_S0_O_MUX2_LUT7_S0/I0</td>
</tr>
<tr>
<td>7.093</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R12C38[1][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_52[3]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I1_MUX2_LUT6_S0_O_MUX2_LUT7_S0/O</td>
</tr>
<tr>
<td>8.226</td>
<td>1.133</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C38[1][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_52[11]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O/S0</td>
</tr>
<tr>
<td>8.478</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C38[1][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_52[11]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>8.478</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C37[3][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_52[11]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT8_O/I0</td>
</tr>
<tr>
<td>8.565</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R8C37[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_52[11]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>9.460</td>
<td>0.895</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C36[3][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_52[11]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>9.712</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C36[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_52[11]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>9.712</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C36[2][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_52[11]_DFFE_Q_D_MUX2_LUT6_O/I0</td>
</tr>
<tr>
<td>9.798</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R11C36[2][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_52[11]_DFFE_Q_D_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>11.123</td>
<td>1.325</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C34[3][A]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.s_4_loc_fu_52[11]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.010</td>
<td>1.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C34[3][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_52[11]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1001.946</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C34[3][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_52[11]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.961%; route: 1.327, 66.040%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.226, 24.427%; route: 6.520, 71.540%; tC2Q: 0.368, 4.032%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.961%; route: 1.327, 66.040%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>991.514</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.422</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.937</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.i1_fu_60[0]_DFFRE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_52[9]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.010</td>
<td>1.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C40[1][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.i1_fu_60[0]_DFFRE_Q/CLK</td>
</tr>
<tr>
<td>2.377</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>33</td>
<td>R8C40[1][A]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.i1_fu_60[0]_DFFRE_Q/Q</td>
</tr>
<tr>
<td>3.253</td>
<td>0.876</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C37[2][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.q_star4_fu_68[2]_LUT3_I0/I2</td>
</tr>
<tr>
<td>3.715</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R5C37[2][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.q_star4_fu_68[2]_LUT3_I0/F</td>
</tr>
<tr>
<td>4.915</td>
<td>1.200</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C40[1][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.s_12_fu_64[11]_LUT4_I0_I2_LUT3_F_I2_LUT4_I2_I1_MUX2_LUT7_S0/S0</td>
</tr>
<tr>
<td>5.167</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>R9C40[1][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.s_12_fu_64[11]_LUT4_I0_I2_LUT3_F_I2_LUT4_I2_I1_MUX2_LUT7_S0/O</td>
</tr>
<tr>
<td>6.258</td>
<td>1.091</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C38[2][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.s_12_fu_64[11]_LUT4_I0_I2_LUT3_F_I2_MUX2_LUT6_S0_O_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I0_LUT4_F/I3</td>
</tr>
<tr>
<td>6.785</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C38[2][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.s_12_fu_64[11]_LUT4_I0_I2_LUT3_F_I2_MUX2_LUT6_S0_O_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I0_LUT4_F/F</td>
</tr>
<tr>
<td>6.785</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C38[2][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.s_12_fu_64[11]_LUT4_I0_I2_LUT3_F_I2_MUX2_LUT6_S0_O_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>6.921</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C38[2][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.s_12_fu_64[11]_LUT4_I0_I2_LUT3_F_I2_MUX2_LUT6_S0_O_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>6.921</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C38[2][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.s_12_fu_64[11]_LUT4_I0_I2_LUT3_F_I2_MUX2_LUT6_S0_O_MUX2_LUT6_S0_1/I1</td>
</tr>
<tr>
<td>7.007</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C38[2][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.s_12_fu_64[11]_LUT4_I0_I2_LUT3_F_I2_MUX2_LUT6_S0_O_MUX2_LUT6_S0_1/O</td>
</tr>
<tr>
<td>7.007</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C38[1][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_52[3]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I1_MUX2_LUT6_S0_O_MUX2_LUT7_S0/I0</td>
</tr>
<tr>
<td>7.093</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R12C38[1][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_52[3]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I1_MUX2_LUT6_S0_O_MUX2_LUT7_S0/O</td>
</tr>
<tr>
<td>8.338</td>
<td>1.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C35[0][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_52[7]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT5_S0/S0</td>
</tr>
<tr>
<td>8.591</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R9C35[0][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_52[7]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT5_S0/O</td>
</tr>
<tr>
<td>9.456</td>
<td>0.865</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C35[2][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_52[9]_DFFE_Q_D_LUT3_F_I2_MUX2_LUT6_O/S0</td>
</tr>
<tr>
<td>9.708</td>
<td>0.252</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R9C35[2][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_52[9]_DFFE_Q_D_LUT3_F_I2_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>9.906</td>
<td>0.197</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C35[2][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_52[9]_DFFE_Q_D_LUT3_F/I2</td>
</tr>
<tr>
<td>10.422</td>
<td>0.516</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C35[2][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_52[9]_DFFE_Q_D_LUT3_F/F</td>
</tr>
<tr>
<td>10.422</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C35[2][A]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.s_4_loc_fu_52[9]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.000</td>
<td>1.318</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C35[2][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_52[9]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1001.937</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C35[2][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_52[9]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.961%; route: 1.327, 66.040%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.570, 30.550%; route: 5.475, 65.082%; tC2Q: 0.368, 4.368%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.120%; route: 1.318, 65.880%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>991.717</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.293</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1002.010</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.i1_fu_60[0]_DFFRE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.s_12_fu_64[9]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.010</td>
<td>1.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C40[1][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.i1_fu_60[0]_DFFRE_Q/CLK</td>
</tr>
<tr>
<td>2.377</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>33</td>
<td>R8C40[1][A]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.i1_fu_60[0]_DFFRE_Q/Q</td>
</tr>
<tr>
<td>3.253</td>
<td>0.876</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C37[2][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.q_star4_fu_68[2]_LUT3_I0/I2</td>
</tr>
<tr>
<td>3.715</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R5C37[2][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.q_star4_fu_68[2]_LUT3_I0/F</td>
</tr>
<tr>
<td>4.915</td>
<td>1.200</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C40[1][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.s_12_fu_64[11]_LUT4_I0_I2_LUT3_F_I2_LUT4_I2_I1_MUX2_LUT7_S0/S0</td>
</tr>
<tr>
<td>5.167</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>R9C40[1][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.s_12_fu_64[11]_LUT4_I0_I2_LUT3_F_I2_LUT4_I2_I1_MUX2_LUT7_S0/O</td>
</tr>
<tr>
<td>6.258</td>
<td>1.091</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C38[2][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.s_12_fu_64[11]_LUT4_I0_I2_LUT3_F_I2_MUX2_LUT6_S0_O_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I0_LUT4_F/I3</td>
</tr>
<tr>
<td>6.785</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C38[2][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.s_12_fu_64[11]_LUT4_I0_I2_LUT3_F_I2_MUX2_LUT6_S0_O_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I0_LUT4_F/F</td>
</tr>
<tr>
<td>6.785</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C38[2][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.s_12_fu_64[11]_LUT4_I0_I2_LUT3_F_I2_MUX2_LUT6_S0_O_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>6.921</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C38[2][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.s_12_fu_64[11]_LUT4_I0_I2_LUT3_F_I2_MUX2_LUT6_S0_O_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>6.921</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C38[2][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.s_12_fu_64[11]_LUT4_I0_I2_LUT3_F_I2_MUX2_LUT6_S0_O_MUX2_LUT6_S0_1/I1</td>
</tr>
<tr>
<td>7.007</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C38[2][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.s_12_fu_64[11]_LUT4_I0_I2_LUT3_F_I2_MUX2_LUT6_S0_O_MUX2_LUT6_S0_1/O</td>
</tr>
<tr>
<td>7.007</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C38[1][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_52[3]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I1_MUX2_LUT6_S0_O_MUX2_LUT7_S0/I0</td>
</tr>
<tr>
<td>7.093</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R12C38[1][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_52[3]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I1_MUX2_LUT6_S0_O_MUX2_LUT7_S0/O</td>
</tr>
<tr>
<td>8.338</td>
<td>1.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C35[0][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_52[7]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT5_S0/S0</td>
</tr>
<tr>
<td>8.591</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R9C35[0][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_52[7]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT5_S0/O</td>
</tr>
<tr>
<td>9.456</td>
<td>0.865</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C35[2][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_52[9]_DFFE_Q_D_LUT3_F_I2_MUX2_LUT6_O/S0</td>
</tr>
<tr>
<td>9.708</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R9C35[2][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_52[9]_DFFE_Q_D_LUT3_F_I2_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>10.038</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C35[1][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.s_12_fu_64[9]_DFFE_Q_D_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>10.291</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C35[1][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.s_12_fu_64[9]_DFFE_Q_D_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>10.293</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C35[1][A]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.s_12_fu_64[9]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.000</td>
<td>1.318</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C35[1][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.s_12_fu_64[9]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1002.010</td>
<td>0.010</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C35[1][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.s_12_fu_64[9]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.961%; route: 1.327, 66.040%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.306, 27.841%; route: 5.610, 67.723%; tC2Q: 0.368, 4.436%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.120%; route: 1.318, 65.880%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>992.080</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.866</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.946</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.i1_fu_60[0]_DFFRE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.s_12_fu_64[8]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.010</td>
<td>1.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C40[1][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.i1_fu_60[0]_DFFRE_Q/CLK</td>
</tr>
<tr>
<td>2.377</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>33</td>
<td>R8C40[1][A]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.i1_fu_60[0]_DFFRE_Q/Q</td>
</tr>
<tr>
<td>3.253</td>
<td>0.876</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C37[2][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.q_star4_fu_68[2]_LUT3_I0/I2</td>
</tr>
<tr>
<td>3.715</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R5C37[2][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.q_star4_fu_68[2]_LUT3_I0/F</td>
</tr>
<tr>
<td>4.915</td>
<td>1.200</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C40[1][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.s_12_fu_64[11]_LUT4_I0_I2_LUT3_F_I2_LUT4_I2_I1_MUX2_LUT7_S0/S0</td>
</tr>
<tr>
<td>5.167</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>R9C40[1][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.s_12_fu_64[11]_LUT4_I0_I2_LUT3_F_I2_LUT4_I2_I1_MUX2_LUT7_S0/O</td>
</tr>
<tr>
<td>6.258</td>
<td>1.091</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C38[2][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.s_12_fu_64[11]_LUT4_I0_I2_LUT3_F_I2_MUX2_LUT6_S0_O_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I0_LUT4_F/I3</td>
</tr>
<tr>
<td>6.785</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C38[2][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.s_12_fu_64[11]_LUT4_I0_I2_LUT3_F_I2_MUX2_LUT6_S0_O_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I0_LUT4_F/F</td>
</tr>
<tr>
<td>6.785</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C38[2][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.s_12_fu_64[11]_LUT4_I0_I2_LUT3_F_I2_MUX2_LUT6_S0_O_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>6.921</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C38[2][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.s_12_fu_64[11]_LUT4_I0_I2_LUT3_F_I2_MUX2_LUT6_S0_O_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>6.921</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C38[2][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.s_12_fu_64[11]_LUT4_I0_I2_LUT3_F_I2_MUX2_LUT6_S0_O_MUX2_LUT6_S0_1/I1</td>
</tr>
<tr>
<td>7.007</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C38[2][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.s_12_fu_64[11]_LUT4_I0_I2_LUT3_F_I2_MUX2_LUT6_S0_O_MUX2_LUT6_S0_1/O</td>
</tr>
<tr>
<td>7.007</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C38[1][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_52[3]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I1_MUX2_LUT6_S0_O_MUX2_LUT7_S0/I0</td>
</tr>
<tr>
<td>7.093</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R12C38[1][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_52[3]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I1_MUX2_LUT6_S0_O_MUX2_LUT7_S0/O</td>
</tr>
<tr>
<td>8.401</td>
<td>1.308</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C34[3][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_52[8]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F/I3</td>
</tr>
<tr>
<td>8.922</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C34[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_52[8]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F/F</td>
</tr>
<tr>
<td>8.922</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C34[3][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_52[8]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>9.058</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C34[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_52[8]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>9.058</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C34[2][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_52[8]_DFFE_Q_D_MUX2_LUT6_O/I0</td>
</tr>
<tr>
<td>9.145</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R9C34[2][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_52[8]_DFFE_Q_D_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>9.340</td>
<td>0.195</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C34[0][A]</td>
<td>u_fxp_sqrt_top.s_reg_158[8]_LUT3_I0/I2</td>
</tr>
<tr>
<td>9.866</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C34[0][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_reg_158[8]_LUT3_I0/F</td>
</tr>
<tr>
<td>9.866</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C34[0][A]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.s_12_fu_64[8]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.010</td>
<td>1.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C34[0][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.s_12_fu_64[8]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1001.946</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C34[0][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.s_12_fu_64[8]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.961%; route: 1.327, 66.040%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.819, 35.879%; route: 4.670, 59.443%; tC2Q: 0.368, 4.678%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.961%; route: 1.327, 66.040%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>992.209</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.737</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.946</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.i1_fu_60[0]_DFFRE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_52[8]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.010</td>
<td>1.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C40[1][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.i1_fu_60[0]_DFFRE_Q/CLK</td>
</tr>
<tr>
<td>2.377</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>33</td>
<td>R8C40[1][A]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.i1_fu_60[0]_DFFRE_Q/Q</td>
</tr>
<tr>
<td>3.253</td>
<td>0.876</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C37[2][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.q_star4_fu_68[2]_LUT3_I0/I2</td>
</tr>
<tr>
<td>3.715</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R5C37[2][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.q_star4_fu_68[2]_LUT3_I0/F</td>
</tr>
<tr>
<td>4.915</td>
<td>1.200</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C40[1][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.s_12_fu_64[11]_LUT4_I0_I2_LUT3_F_I2_LUT4_I2_I1_MUX2_LUT7_S0/S0</td>
</tr>
<tr>
<td>5.167</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>R9C40[1][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.s_12_fu_64[11]_LUT4_I0_I2_LUT3_F_I2_LUT4_I2_I1_MUX2_LUT7_S0/O</td>
</tr>
<tr>
<td>6.258</td>
<td>1.091</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C38[2][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.s_12_fu_64[11]_LUT4_I0_I2_LUT3_F_I2_MUX2_LUT6_S0_O_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I0_LUT4_F/I3</td>
</tr>
<tr>
<td>6.785</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C38[2][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.s_12_fu_64[11]_LUT4_I0_I2_LUT3_F_I2_MUX2_LUT6_S0_O_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I0_LUT4_F/F</td>
</tr>
<tr>
<td>6.785</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C38[2][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.s_12_fu_64[11]_LUT4_I0_I2_LUT3_F_I2_MUX2_LUT6_S0_O_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>6.921</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C38[2][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.s_12_fu_64[11]_LUT4_I0_I2_LUT3_F_I2_MUX2_LUT6_S0_O_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>6.921</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C38[2][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.s_12_fu_64[11]_LUT4_I0_I2_LUT3_F_I2_MUX2_LUT6_S0_O_MUX2_LUT6_S0_1/I1</td>
</tr>
<tr>
<td>7.007</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C38[2][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.s_12_fu_64[11]_LUT4_I0_I2_LUT3_F_I2_MUX2_LUT6_S0_O_MUX2_LUT6_S0_1/O</td>
</tr>
<tr>
<td>7.007</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C38[1][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_52[3]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I1_MUX2_LUT6_S0_O_MUX2_LUT7_S0/I0</td>
</tr>
<tr>
<td>7.093</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R12C38[1][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_52[3]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I1_MUX2_LUT6_S0_O_MUX2_LUT7_S0/O</td>
</tr>
<tr>
<td>8.401</td>
<td>1.308</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C34[3][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_52[8]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F/I3</td>
</tr>
<tr>
<td>8.922</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C34[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_52[8]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F/F</td>
</tr>
<tr>
<td>8.922</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C34[3][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_52[8]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>9.058</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C34[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_52[8]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>9.058</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C34[2][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_52[8]_DFFE_Q_D_MUX2_LUT6_O/I0</td>
</tr>
<tr>
<td>9.145</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R9C34[2][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_52[8]_DFFE_Q_D_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>9.737</td>
<td>0.592</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C34[2][A]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.s_4_loc_fu_52[8]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.010</td>
<td>1.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C34[2][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_52[8]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1001.946</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C34[2][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_52[8]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.961%; route: 1.327, 66.040%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.293, 29.667%; route: 5.068, 65.577%; tC2Q: 0.368, 4.756%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.961%; route: 1.327, 66.040%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>992.294</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.652</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.946</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.i1_fu_60[0]_DFFRE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.s_12_fu_64[7]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.010</td>
<td>1.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C40[1][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.i1_fu_60[0]_DFFRE_Q/CLK</td>
</tr>
<tr>
<td>2.377</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>33</td>
<td>R8C40[1][A]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.i1_fu_60[0]_DFFRE_Q/Q</td>
</tr>
<tr>
<td>3.253</td>
<td>0.876</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C37[2][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.q_star4_fu_68[2]_LUT3_I0/I2</td>
</tr>
<tr>
<td>3.715</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R5C37[2][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.q_star4_fu_68[2]_LUT3_I0/F</td>
</tr>
<tr>
<td>4.915</td>
<td>1.200</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C40[1][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.s_12_fu_64[11]_LUT4_I0_I2_LUT3_F_I2_LUT4_I2_I1_MUX2_LUT7_S0/S0</td>
</tr>
<tr>
<td>5.167</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>R9C40[1][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.s_12_fu_64[11]_LUT4_I0_I2_LUT3_F_I2_LUT4_I2_I1_MUX2_LUT7_S0/O</td>
</tr>
<tr>
<td>6.493</td>
<td>1.326</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C37[1][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_52[7]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F/I3</td>
</tr>
<tr>
<td>7.010</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C37[1][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_52[7]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F/F</td>
</tr>
<tr>
<td>7.010</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C37[1][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_52[7]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>7.146</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C37[1][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_52[7]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>7.146</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C37[0][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_52[7]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT7_O_I1_MUX2_LUT6_O/I0</td>
</tr>
<tr>
<td>7.232</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C37[0][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_52[7]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT7_O_I1_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>7.232</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C37[1][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_52[7]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT7_O/I1</td>
</tr>
<tr>
<td>7.318</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R12C37[1][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_52[7]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>8.535</td>
<td>1.216</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C36[2][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_52[7]_DFFE_Q_D_LUT4_F/I3</td>
</tr>
<tr>
<td>8.996</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R8C36[2][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_52[7]_DFFE_Q_D_LUT4_F/F</td>
</tr>
<tr>
<td>9.136</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C36[1][B]</td>
<td>u_fxp_sqrt_top.s_reg_158[7]_LUT3_I0/I2</td>
</tr>
<tr>
<td>9.652</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C36[1][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_reg_158[7]_LUT3_I0/F</td>
</tr>
<tr>
<td>9.652</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C36[1][B]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.s_12_fu_64[7]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.010</td>
<td>1.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C36[1][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.s_12_fu_64[7]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1001.946</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C36[1][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.s_12_fu_64[7]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.961%; route: 1.327, 66.040%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.516, 32.924%; route: 4.759, 62.267%; tC2Q: 0.368, 4.809%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.961%; route: 1.327, 66.040%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>992.548</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.398</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.946</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.i1_fu_60[0]_DFFRE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_52[7]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.010</td>
<td>1.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C40[1][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.i1_fu_60[0]_DFFRE_Q/CLK</td>
</tr>
<tr>
<td>2.377</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>33</td>
<td>R8C40[1][A]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.i1_fu_60[0]_DFFRE_Q/Q</td>
</tr>
<tr>
<td>3.253</td>
<td>0.876</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C37[2][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.q_star4_fu_68[2]_LUT3_I0/I2</td>
</tr>
<tr>
<td>3.715</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R5C37[2][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.q_star4_fu_68[2]_LUT3_I0/F</td>
</tr>
<tr>
<td>4.915</td>
<td>1.200</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C40[1][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.s_12_fu_64[11]_LUT4_I0_I2_LUT3_F_I2_LUT4_I2_I1_MUX2_LUT7_S0/S0</td>
</tr>
<tr>
<td>5.167</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>R9C40[1][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.s_12_fu_64[11]_LUT4_I0_I2_LUT3_F_I2_LUT4_I2_I1_MUX2_LUT7_S0/O</td>
</tr>
<tr>
<td>6.493</td>
<td>1.326</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C37[1][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_52[7]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F/I3</td>
</tr>
<tr>
<td>7.010</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C37[1][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_52[7]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F/F</td>
</tr>
<tr>
<td>7.010</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C37[1][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_52[7]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>7.146</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C37[1][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_52[7]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>7.146</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C37[0][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_52[7]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT7_O_I1_MUX2_LUT6_O/I0</td>
</tr>
<tr>
<td>7.232</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C37[0][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_52[7]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT7_O_I1_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>7.232</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C37[1][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_52[7]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT7_O/I1</td>
</tr>
<tr>
<td>7.318</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R12C37[1][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_52[7]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>8.535</td>
<td>1.216</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C36[2][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_52[7]_DFFE_Q_D_LUT4_F/I3</td>
</tr>
<tr>
<td>8.996</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R8C36[2][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_52[7]_DFFE_Q_D_LUT4_F/F</td>
</tr>
<tr>
<td>9.398</td>
<td>0.402</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C36[0][B]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.s_4_loc_fu_52[7]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.010</td>
<td>1.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C36[0][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_52[7]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1001.946</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C36[0][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_52[7]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.961%; route: 1.327, 66.040%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.000, 27.068%; route: 5.021, 67.958%; tC2Q: 0.368, 4.974%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.961%; route: 1.327, 66.040%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>993.170</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.791</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.961</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.i1_fu_60[0]_DFFRE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.s_12_fu_64[6]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.010</td>
<td>1.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C40[1][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.i1_fu_60[0]_DFFRE_Q/CLK</td>
</tr>
<tr>
<td>2.377</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>33</td>
<td>R8C40[1][A]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.i1_fu_60[0]_DFFRE_Q/Q</td>
</tr>
<tr>
<td>3.253</td>
<td>0.876</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C37[2][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.q_star4_fu_68[2]_LUT3_I0/I2</td>
</tr>
<tr>
<td>3.715</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R5C37[2][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.q_star4_fu_68[2]_LUT3_I0/F</td>
</tr>
<tr>
<td>4.915</td>
<td>1.200</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C40[1][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.s_12_fu_64[11]_LUT4_I0_I2_LUT3_F_I2_LUT4_I2_I1_MUX2_LUT7_S0/S0</td>
</tr>
<tr>
<td>5.167</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>R9C40[1][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.s_12_fu_64[11]_LUT4_I0_I2_LUT3_F_I2_LUT4_I2_I1_MUX2_LUT7_S0/O</td>
</tr>
<tr>
<td>6.065</td>
<td>0.897</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C35[3][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_52[5]_DFFE_Q_D_LUT3_F_I2_MUX2_LUT5_O_I1_LUT4_F/I2</td>
</tr>
<tr>
<td>6.562</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C35[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_52[5]_DFFE_Q_D_LUT3_F_I2_MUX2_LUT5_O_I1_LUT4_F/F</td>
</tr>
<tr>
<td>6.562</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C35[3][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_52[5]_DFFE_Q_D_LUT3_F_I2_MUX2_LUT5_O/I1</td>
</tr>
<tr>
<td>6.698</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R8C35[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_52[5]_DFFE_Q_D_LUT3_F_I2_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>7.266</td>
<td>0.567</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C39[1][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_52[6]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F/I0</td>
</tr>
<tr>
<td>7.792</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C39[1][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_52[6]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F/F</td>
</tr>
<tr>
<td>7.792</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C39[1][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_52[6]_DFFE_Q_D_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>7.928</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R8C39[1][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_52[6]_DFFE_Q_D_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>8.528</td>
<td>0.600</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C38[1][A]</td>
<td>u_fxp_sqrt_top.s_reg_158[6]_LUT3_I0/I2</td>
</tr>
<tr>
<td>8.791</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C38[1][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_reg_158[6]_LUT3_I0/F</td>
</tr>
<tr>
<td>8.791</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C38[1][A]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.s_12_fu_64[6]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.024</td>
<td>1.342</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C38[1][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.s_12_fu_64[6]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1001.961</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C38[1][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.s_12_fu_64[6]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.015</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.961%; route: 1.327, 66.040%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.273, 33.512%; route: 4.141, 61.069%; tC2Q: 0.368, 5.419%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.714%; route: 1.342, 66.286%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>993.343</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.603</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.946</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.i1_fu_60[0]_DFFRE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_52[6]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.010</td>
<td>1.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C40[1][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.i1_fu_60[0]_DFFRE_Q/CLK</td>
</tr>
<tr>
<td>2.377</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>33</td>
<td>R8C40[1][A]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.i1_fu_60[0]_DFFRE_Q/Q</td>
</tr>
<tr>
<td>3.253</td>
<td>0.876</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C37[2][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.q_star4_fu_68[2]_LUT3_I0/I2</td>
</tr>
<tr>
<td>3.715</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R5C37[2][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.q_star4_fu_68[2]_LUT3_I0/F</td>
</tr>
<tr>
<td>4.915</td>
<td>1.200</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C40[1][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.s_12_fu_64[11]_LUT4_I0_I2_LUT3_F_I2_LUT4_I2_I1_MUX2_LUT7_S0/S0</td>
</tr>
<tr>
<td>5.167</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>R9C40[1][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.s_12_fu_64[11]_LUT4_I0_I2_LUT3_F_I2_LUT4_I2_I1_MUX2_LUT7_S0/O</td>
</tr>
<tr>
<td>6.065</td>
<td>0.897</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C35[3][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_52[5]_DFFE_Q_D_LUT3_F_I2_MUX2_LUT5_O_I0_LUT4_F/I2</td>
</tr>
<tr>
<td>6.562</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C35[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_52[5]_DFFE_Q_D_LUT3_F_I2_MUX2_LUT5_O_I0_LUT4_F/F</td>
</tr>
<tr>
<td>6.562</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C35[3][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_52[5]_DFFE_Q_D_LUT3_F_I2_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>6.698</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R8C35[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_52[5]_DFFE_Q_D_LUT3_F_I2_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>7.266</td>
<td>0.567</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C39[1][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_52[6]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F/I0</td>
</tr>
<tr>
<td>7.792</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C39[1][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_52[6]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F/F</td>
</tr>
<tr>
<td>7.792</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C39[1][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_52[6]_DFFE_Q_D_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>7.928</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R8C39[1][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_52[6]_DFFE_Q_D_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>8.603</td>
<td>0.675</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C36[3][A]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.s_4_loc_fu_52[6]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.010</td>
<td>1.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C36[3][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_52[6]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1001.946</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C36[3][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_52[6]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.961%; route: 1.327, 66.040%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.010, 30.483%; route: 4.216, 63.943%; tC2Q: 0.368, 5.573%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.961%; route: 1.327, 66.040%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>993.406</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.528</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.934</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.tmp_fu_139_p3_DFFRE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.s_12_fu_64[4]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.003</td>
<td>1.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C34[0][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.tmp_fu_139_p3_DFFRE_Q/CLK</td>
</tr>
<tr>
<td>2.370</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>72</td>
<td>R9C34[0][A]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.tmp_fu_139_p3_DFFRE_Q/Q</td>
</tr>
<tr>
<td>3.792</td>
<td>1.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C37[3][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_52[3]_DFFE_Q_D_LUT4_F_I2_LUT3_F_I1_LUT2_F/I0</td>
</tr>
<tr>
<td>4.207</td>
<td>0.415</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R6C37[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_52[3]_DFFE_Q_D_LUT4_F_I2_LUT3_F_I1_LUT2_F/F</td>
</tr>
<tr>
<td>4.592</td>
<td>0.385</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C38[3][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_52[3]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I1_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I0_LUT4_F/I3</td>
</tr>
<tr>
<td>5.113</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C38[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_52[3]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I1_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I0_LUT4_F/F</td>
</tr>
<tr>
<td>5.113</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C38[3][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_52[3]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I1_MUX2_LUT6_S0_I0_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>5.249</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C38[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_52[3]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I1_MUX2_LUT6_S0_I0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>5.249</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C38[2][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_52[3]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I1_MUX2_LUT6_S0/I0</td>
</tr>
<tr>
<td>5.335</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R7C38[2][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_52[3]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I1_MUX2_LUT6_S0/O</td>
</tr>
<tr>
<td>6.078</td>
<td>0.743</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C35[0][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_52[4]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F/I3</td>
</tr>
<tr>
<td>6.594</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C35[0][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_52[4]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F/F</td>
</tr>
<tr>
<td>6.594</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C35[0][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_52[4]_DFFE_Q_D_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>6.730</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R8C35[0][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_52[4]_DFFE_Q_D_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>8.002</td>
<td>1.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C33[0][A]</td>
<td>u_fxp_sqrt_top.s_reg_158[4]_LUT3_I0/I2</td>
</tr>
<tr>
<td>8.528</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C33[0][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_reg_158[4]_LUT3_I0/F</td>
</tr>
<tr>
<td>8.528</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C33[0][A]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.s_12_fu_64[4]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.997</td>
<td>1.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C33[0][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.s_12_fu_64[4]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1001.934</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C33[0][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.s_12_fu_64[4]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.082%; route: 1.320, 65.918%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.338, 35.822%; route: 3.820, 58.546%; tC2Q: 0.368, 5.632%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.168%; route: 1.315, 65.832%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>993.551</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.373</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.924</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.i1_fu_60[0]_DFFRE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.s_12_fu_64[5]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.010</td>
<td>1.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C40[1][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.i1_fu_60[0]_DFFRE_Q/CLK</td>
</tr>
<tr>
<td>2.377</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>33</td>
<td>R8C40[1][A]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.i1_fu_60[0]_DFFRE_Q/Q</td>
</tr>
<tr>
<td>3.253</td>
<td>0.876</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C37[2][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.q_star4_fu_68[2]_LUT3_I0/I2</td>
</tr>
<tr>
<td>3.715</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R5C37[2][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.q_star4_fu_68[2]_LUT3_I0/F</td>
</tr>
<tr>
<td>4.915</td>
<td>1.200</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C40[1][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.s_12_fu_64[11]_LUT4_I0_I2_LUT3_F_I2_LUT4_I2_I1_MUX2_LUT7_S0/S0</td>
</tr>
<tr>
<td>5.167</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>R9C40[1][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.s_12_fu_64[11]_LUT4_I0_I2_LUT3_F_I2_LUT4_I2_I1_MUX2_LUT7_S0/O</td>
</tr>
<tr>
<td>6.065</td>
<td>0.897</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C35[3][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_52[5]_DFFE_Q_D_LUT3_F_I2_MUX2_LUT5_O_I0_LUT4_F/I2</td>
</tr>
<tr>
<td>6.562</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C35[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_52[5]_DFFE_Q_D_LUT3_F_I2_MUX2_LUT5_O_I0_LUT4_F/F</td>
</tr>
<tr>
<td>6.562</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C35[3][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_52[5]_DFFE_Q_D_LUT3_F_I2_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>6.698</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R8C35[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_52[5]_DFFE_Q_D_LUT3_F_I2_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>6.858</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C36[2][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_52[5]_DFFE_Q_D_LUT3_F/I2</td>
</tr>
<tr>
<td>7.375</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R8C36[2][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_52[5]_DFFE_Q_D_LUT3_F/F</td>
</tr>
<tr>
<td>8.111</td>
<td>0.736</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C36[1][A]</td>
<td>u_fxp_sqrt_top.s_reg_158[5]_LUT3_I0/I2</td>
</tr>
<tr>
<td>8.373</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C36[1][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_reg_158[5]_LUT3_I0/F</td>
</tr>
<tr>
<td>8.373</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C36[1][A]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.s_12_fu_64[5]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.988</td>
<td>1.306</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C36[1][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.s_12_fu_64[5]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1001.924</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C36[1][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.s_12_fu_64[5]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.022</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.961%; route: 1.327, 66.040%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.126, 33.412%; route: 3.870, 60.813%; tC2Q: 0.368, 5.775%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.329%; route: 1.306, 65.671%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>994.169</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.777</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.946</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.i1_fu_60[0]_DFFRE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_52[5]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.010</td>
<td>1.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C40[1][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.i1_fu_60[0]_DFFRE_Q/CLK</td>
</tr>
<tr>
<td>2.377</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>33</td>
<td>R8C40[1][A]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.i1_fu_60[0]_DFFRE_Q/Q</td>
</tr>
<tr>
<td>3.253</td>
<td>0.876</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C37[2][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.q_star4_fu_68[2]_LUT3_I0/I2</td>
</tr>
<tr>
<td>3.715</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R5C37[2][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.q_star4_fu_68[2]_LUT3_I0/F</td>
</tr>
<tr>
<td>4.915</td>
<td>1.200</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C40[1][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.s_12_fu_64[11]_LUT4_I0_I2_LUT3_F_I2_LUT4_I2_I1_MUX2_LUT7_S0/S0</td>
</tr>
<tr>
<td>5.167</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>R9C40[1][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.s_12_fu_64[11]_LUT4_I0_I2_LUT3_F_I2_LUT4_I2_I1_MUX2_LUT7_S0/O</td>
</tr>
<tr>
<td>6.065</td>
<td>0.897</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C35[3][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_52[5]_DFFE_Q_D_LUT3_F_I2_MUX2_LUT5_O_I0_LUT4_F/I2</td>
</tr>
<tr>
<td>6.562</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C35[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_52[5]_DFFE_Q_D_LUT3_F_I2_MUX2_LUT5_O_I0_LUT4_F/F</td>
</tr>
<tr>
<td>6.562</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C35[3][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_52[5]_DFFE_Q_D_LUT3_F_I2_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>6.698</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R8C35[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_52[5]_DFFE_Q_D_LUT3_F_I2_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>6.858</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C36[2][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_52[5]_DFFE_Q_D_LUT3_F/I2</td>
</tr>
<tr>
<td>7.375</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R8C36[2][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_52[5]_DFFE_Q_D_LUT3_F/F</td>
</tr>
<tr>
<td>7.777</td>
<td>0.402</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C36[0][A]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.s_4_loc_fu_52[5]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.010</td>
<td>1.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C36[0][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_52[5]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1001.946</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C36[0][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_52[5]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.961%; route: 1.327, 66.040%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.864, 32.315%; route: 3.536, 61.313%; tC2Q: 0.368, 6.372%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.961%; route: 1.327, 66.040%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>994.214</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.723</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.937</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.tmp_fu_139_p3_DFFRE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_52[4]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.003</td>
<td>1.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C34[0][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.tmp_fu_139_p3_DFFRE_Q/CLK</td>
</tr>
<tr>
<td>2.370</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>72</td>
<td>R9C34[0][A]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.tmp_fu_139_p3_DFFRE_Q/Q</td>
</tr>
<tr>
<td>3.792</td>
<td>1.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C37[3][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_52[3]_DFFE_Q_D_LUT4_F_I2_LUT3_F_I1_LUT2_F/I0</td>
</tr>
<tr>
<td>4.207</td>
<td>0.415</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R6C37[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_52[3]_DFFE_Q_D_LUT4_F_I2_LUT3_F_I1_LUT2_F/F</td>
</tr>
<tr>
<td>4.592</td>
<td>0.385</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C38[3][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_52[3]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I1_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I0_LUT4_F/I3</td>
</tr>
<tr>
<td>5.113</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C38[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_52[3]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I1_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I0_LUT4_F/F</td>
</tr>
<tr>
<td>5.113</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C38[3][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_52[3]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I1_MUX2_LUT6_S0_I0_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>5.249</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C38[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_52[3]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I1_MUX2_LUT6_S0_I0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>5.249</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C38[2][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_52[3]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I1_MUX2_LUT6_S0/I0</td>
</tr>
<tr>
<td>5.335</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R7C38[2][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_52[3]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I1_MUX2_LUT6_S0/O</td>
</tr>
<tr>
<td>6.078</td>
<td>0.743</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C35[0][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_52[4]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F/I3</td>
</tr>
<tr>
<td>6.594</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C35[0][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_52[4]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F/F</td>
</tr>
<tr>
<td>6.594</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C35[0][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_52[4]_DFFE_Q_D_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>6.730</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R8C35[0][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_52[4]_DFFE_Q_D_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>7.723</td>
<td>0.992</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C35[2][B]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.s_4_loc_fu_52[4]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.000</td>
<td>1.318</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C35[2][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_52[4]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1001.937</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C35[2][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_52[4]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.082%; route: 1.320, 65.918%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.811, 31.663%; route: 3.542, 61.912%; tC2Q: 0.368, 6.424%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.120%; route: 1.318, 65.880%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>994.668</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.045</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.713</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.i1_fu_60[2]_DFFRE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fxp_sqrt_top.p_v_loc_fu_48[6]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.010</td>
<td>1.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C40[0][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.i1_fu_60[2]_DFFRE_Q/CLK</td>
</tr>
<tr>
<td>2.377</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>41</td>
<td>R8C40[0][B]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.i1_fu_60[2]_DFFRE_Q/Q</td>
</tr>
<tr>
<td>3.328</td>
<td>0.951</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C39[0][A]</td>
<td>u_fxp_sqrt_top.s_reg_158[0]_LUT3_I0_I2_LUT3_F_I2_LUT2_F/I0</td>
</tr>
<tr>
<td>3.855</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R6C39[0][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_reg_158[0]_LUT3_I0_I2_LUT3_F_I2_LUT2_F/F</td>
</tr>
<tr>
<td>4.248</td>
<td>0.394</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C37[3][A]</td>
<td>u_fxp_sqrt_top.s_reg_158[0]_LUT3_I0_I2_LUT3_F/I2</td>
</tr>
<tr>
<td>4.538</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R6C37[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_reg_158[0]_LUT3_I0_I2_LUT3_F/F</td>
</tr>
<tr>
<td>4.921</td>
<td>0.382</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C34[2][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.ap_enable_reg_pp0_iter1_LUT2_I0_1/I1</td>
</tr>
<tr>
<td>5.447</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R6C34[2][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.ap_enable_reg_pp0_iter1_LUT2_I0_1/F</td>
</tr>
<tr>
<td>5.805</td>
<td>0.358</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C33[3][B]</td>
<td>u_fxp_sqrt_top.ap_CS_fsm_state2_LUT2_I0/I1</td>
</tr>
<tr>
<td>6.220</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R7C33[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.ap_CS_fsm_state2_LUT2_I0/F</td>
</tr>
<tr>
<td>7.045</td>
<td>0.825</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C36[1][B]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.p_v_loc_fu_48[6]_DFFE_Q/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.024</td>
<td>1.342</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C36[1][B]</td>
<td>u_fxp_sqrt_top.p_v_loc_fu_48[6]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1001.713</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C36[1][B]</td>
<td>u_fxp_sqrt_top.p_v_loc_fu_48[6]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.015</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.961%; route: 1.327, 66.040%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.757, 34.906%; route: 2.910, 57.795%; tC2Q: 0.368, 7.299%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.714%; route: 1.342, 66.286%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>994.668</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.045</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.713</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.i1_fu_60[2]_DFFRE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fxp_sqrt_top.p_v_loc_fu_48[3]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.010</td>
<td>1.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C40[0][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.i1_fu_60[2]_DFFRE_Q/CLK</td>
</tr>
<tr>
<td>2.377</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>41</td>
<td>R8C40[0][B]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.i1_fu_60[2]_DFFRE_Q/Q</td>
</tr>
<tr>
<td>3.328</td>
<td>0.951</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C39[0][A]</td>
<td>u_fxp_sqrt_top.s_reg_158[0]_LUT3_I0_I2_LUT3_F_I2_LUT2_F/I0</td>
</tr>
<tr>
<td>3.855</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R6C39[0][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_reg_158[0]_LUT3_I0_I2_LUT3_F_I2_LUT2_F/F</td>
</tr>
<tr>
<td>4.248</td>
<td>0.394</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C37[3][A]</td>
<td>u_fxp_sqrt_top.s_reg_158[0]_LUT3_I0_I2_LUT3_F/I2</td>
</tr>
<tr>
<td>4.538</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R6C37[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_reg_158[0]_LUT3_I0_I2_LUT3_F/F</td>
</tr>
<tr>
<td>4.921</td>
<td>0.382</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C34[2][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.ap_enable_reg_pp0_iter1_LUT2_I0_1/I1</td>
</tr>
<tr>
<td>5.447</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R6C34[2][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.ap_enable_reg_pp0_iter1_LUT2_I0_1/F</td>
</tr>
<tr>
<td>5.805</td>
<td>0.358</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C33[3][B]</td>
<td>u_fxp_sqrt_top.ap_CS_fsm_state2_LUT2_I0/I1</td>
</tr>
<tr>
<td>6.220</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R7C33[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.ap_CS_fsm_state2_LUT2_I0/F</td>
</tr>
<tr>
<td>7.045</td>
<td>0.825</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C36[1][A]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.p_v_loc_fu_48[3]_DFFE_Q/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.024</td>
<td>1.342</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C36[1][A]</td>
<td>u_fxp_sqrt_top.p_v_loc_fu_48[3]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1001.713</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C36[1][A]</td>
<td>u_fxp_sqrt_top.p_v_loc_fu_48[3]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.015</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.961%; route: 1.327, 66.040%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.757, 34.906%; route: 2.910, 57.795%; tC2Q: 0.368, 7.299%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.714%; route: 1.342, 66.286%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>994.705</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.250</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.955</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.tmp_fu_139_p3_DFFRE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.s_12_fu_64[2]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.003</td>
<td>1.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C34[0][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.tmp_fu_139_p3_DFFRE_Q/CLK</td>
</tr>
<tr>
<td>2.370</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>72</td>
<td>R9C34[0][A]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.tmp_fu_139_p3_DFFRE_Q/Q</td>
</tr>
<tr>
<td>3.792</td>
<td>1.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C37[3][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_52[3]_DFFE_Q_D_LUT4_F_I2_LUT3_F_I1_LUT2_F/I0</td>
</tr>
<tr>
<td>4.207</td>
<td>0.415</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R6C37[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_52[3]_DFFE_Q_D_LUT4_F_I2_LUT3_F_I1_LUT2_F/F</td>
</tr>
<tr>
<td>4.214</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C37[0][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_52[1]_DFFE_Q_D_LUT3_F_I2_LUT2_F_I1_LUT2_F/I1</td>
</tr>
<tr>
<td>4.740</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R6C37[0][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_52[1]_DFFE_Q_D_LUT3_F_I2_LUT2_F_I1_LUT2_F/F</td>
</tr>
<tr>
<td>4.900</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C37[2][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_52[2]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F_I3_LUT3_F/I2</td>
</tr>
<tr>
<td>5.417</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R7C37[2][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_52[2]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F_I3_LUT3_F/F</td>
</tr>
<tr>
<td>5.557</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C37[3][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_52[2]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F/I3</td>
</tr>
<tr>
<td>6.078</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C37[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_52[2]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F/F</td>
</tr>
<tr>
<td>6.078</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C37[3][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_52[2]_DFFE_Q_D_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>6.214</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R7C37[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_52[2]_DFFE_Q_D_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>6.789</td>
<td>0.575</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C33[1][B]</td>
<td>u_fxp_sqrt_top.s_reg_158[2]_LUT3_I0/I2</td>
</tr>
<tr>
<td>7.250</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C33[1][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_reg_158[2]_LUT3_I0/F</td>
</tr>
<tr>
<td>7.250</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C33[1][B]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.s_12_fu_64[2]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.019</td>
<td>1.337</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C33[1][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.s_12_fu_64[2]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1001.955</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C33[1][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.s_12_fu_64[2]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.017</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.082%; route: 1.320, 65.918%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.576, 49.092%; route: 2.304, 43.905%; tC2Q: 0.368, 7.003%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.803%; route: 1.337, 66.197%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>994.766</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.945</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.711</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.i1_fu_60[2]_DFFRE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fxp_sqrt_top.p_v_loc_fu_48[9]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.010</td>
<td>1.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C40[0][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.i1_fu_60[2]_DFFRE_Q/CLK</td>
</tr>
<tr>
<td>2.377</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>41</td>
<td>R8C40[0][B]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.i1_fu_60[2]_DFFRE_Q/Q</td>
</tr>
<tr>
<td>3.328</td>
<td>0.951</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C39[0][A]</td>
<td>u_fxp_sqrt_top.s_reg_158[0]_LUT3_I0_I2_LUT3_F_I2_LUT2_F/I0</td>
</tr>
<tr>
<td>3.855</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R6C39[0][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_reg_158[0]_LUT3_I0_I2_LUT3_F_I2_LUT2_F/F</td>
</tr>
<tr>
<td>4.248</td>
<td>0.394</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C37[3][A]</td>
<td>u_fxp_sqrt_top.s_reg_158[0]_LUT3_I0_I2_LUT3_F/I2</td>
</tr>
<tr>
<td>4.538</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R6C37[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_reg_158[0]_LUT3_I0_I2_LUT3_F/F</td>
</tr>
<tr>
<td>4.921</td>
<td>0.382</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C34[2][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.ap_enable_reg_pp0_iter1_LUT2_I0_1/I1</td>
</tr>
<tr>
<td>5.447</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R6C34[2][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.ap_enable_reg_pp0_iter1_LUT2_I0_1/F</td>
</tr>
<tr>
<td>5.805</td>
<td>0.358</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C33[3][B]</td>
<td>u_fxp_sqrt_top.ap_CS_fsm_state2_LUT2_I0/I1</td>
</tr>
<tr>
<td>6.220</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R7C33[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.ap_CS_fsm_state2_LUT2_I0/F</td>
</tr>
<tr>
<td>6.945</td>
<td>0.725</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C36[2][B]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.p_v_loc_fu_48[9]_DFFE_Q/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.022</td>
<td>1.339</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C36[2][B]</td>
<td>u_fxp_sqrt_top.p_v_loc_fu_48[9]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1001.711</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C36[2][B]</td>
<td>u_fxp_sqrt_top.p_v_loc_fu_48[9]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.012</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.961%; route: 1.327, 66.040%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.757, 35.613%; route: 2.810, 56.940%; tC2Q: 0.368, 7.447%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.756%; route: 1.339, 66.244%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>994.766</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.945</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.711</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.i1_fu_60[2]_DFFRE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fxp_sqrt_top.p_v_loc_fu_48[8]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.010</td>
<td>1.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C40[0][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.i1_fu_60[2]_DFFRE_Q/CLK</td>
</tr>
<tr>
<td>2.377</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>41</td>
<td>R8C40[0][B]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.i1_fu_60[2]_DFFRE_Q/Q</td>
</tr>
<tr>
<td>3.328</td>
<td>0.951</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C39[0][A]</td>
<td>u_fxp_sqrt_top.s_reg_158[0]_LUT3_I0_I2_LUT3_F_I2_LUT2_F/I0</td>
</tr>
<tr>
<td>3.855</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R6C39[0][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_reg_158[0]_LUT3_I0_I2_LUT3_F_I2_LUT2_F/F</td>
</tr>
<tr>
<td>4.248</td>
<td>0.394</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C37[3][A]</td>
<td>u_fxp_sqrt_top.s_reg_158[0]_LUT3_I0_I2_LUT3_F/I2</td>
</tr>
<tr>
<td>4.538</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R6C37[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_reg_158[0]_LUT3_I0_I2_LUT3_F/F</td>
</tr>
<tr>
<td>4.921</td>
<td>0.382</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C34[2][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.ap_enable_reg_pp0_iter1_LUT2_I0_1/I1</td>
</tr>
<tr>
<td>5.447</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R6C34[2][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.ap_enable_reg_pp0_iter1_LUT2_I0_1/F</td>
</tr>
<tr>
<td>5.805</td>
<td>0.358</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C33[3][B]</td>
<td>u_fxp_sqrt_top.ap_CS_fsm_state2_LUT2_I0/I1</td>
</tr>
<tr>
<td>6.220</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R7C33[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.ap_CS_fsm_state2_LUT2_I0/F</td>
</tr>
<tr>
<td>6.945</td>
<td>0.725</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C36[1][A]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.p_v_loc_fu_48[8]_DFFE_Q/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.022</td>
<td>1.339</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C36[1][A]</td>
<td>u_fxp_sqrt_top.p_v_loc_fu_48[8]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1001.711</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C36[1][A]</td>
<td>u_fxp_sqrt_top.p_v_loc_fu_48[8]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.012</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.961%; route: 1.327, 66.040%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.757, 35.613%; route: 2.810, 56.940%; tC2Q: 0.368, 7.447%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.756%; route: 1.339, 66.244%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>994.766</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.945</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.711</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.i1_fu_60[2]_DFFRE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fxp_sqrt_top.p_v_loc_fu_48[7]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.010</td>
<td>1.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C40[0][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.i1_fu_60[2]_DFFRE_Q/CLK</td>
</tr>
<tr>
<td>2.377</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>41</td>
<td>R8C40[0][B]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.i1_fu_60[2]_DFFRE_Q/Q</td>
</tr>
<tr>
<td>3.328</td>
<td>0.951</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C39[0][A]</td>
<td>u_fxp_sqrt_top.s_reg_158[0]_LUT3_I0_I2_LUT3_F_I2_LUT2_F/I0</td>
</tr>
<tr>
<td>3.855</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R6C39[0][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_reg_158[0]_LUT3_I0_I2_LUT3_F_I2_LUT2_F/F</td>
</tr>
<tr>
<td>4.248</td>
<td>0.394</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C37[3][A]</td>
<td>u_fxp_sqrt_top.s_reg_158[0]_LUT3_I0_I2_LUT3_F/I2</td>
</tr>
<tr>
<td>4.538</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R6C37[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_reg_158[0]_LUT3_I0_I2_LUT3_F/F</td>
</tr>
<tr>
<td>4.921</td>
<td>0.382</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C34[2][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.ap_enable_reg_pp0_iter1_LUT2_I0_1/I1</td>
</tr>
<tr>
<td>5.447</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R6C34[2][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.ap_enable_reg_pp0_iter1_LUT2_I0_1/F</td>
</tr>
<tr>
<td>5.805</td>
<td>0.358</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C33[3][B]</td>
<td>u_fxp_sqrt_top.ap_CS_fsm_state2_LUT2_I0/I1</td>
</tr>
<tr>
<td>6.220</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R7C33[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.ap_CS_fsm_state2_LUT2_I0/F</td>
</tr>
<tr>
<td>6.945</td>
<td>0.725</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C36[3][A]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.p_v_loc_fu_48[7]_DFFE_Q/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.022</td>
<td>1.339</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C36[3][A]</td>
<td>u_fxp_sqrt_top.p_v_loc_fu_48[7]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1001.711</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C36[3][A]</td>
<td>u_fxp_sqrt_top.p_v_loc_fu_48[7]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.012</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.961%; route: 1.327, 66.040%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.757, 35.613%; route: 2.810, 56.940%; tC2Q: 0.368, 7.447%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.756%; route: 1.339, 66.244%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>994.766</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.945</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.711</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.i1_fu_60[2]_DFFRE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fxp_sqrt_top.p_v_loc_fu_48[5]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.010</td>
<td>1.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C40[0][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.i1_fu_60[2]_DFFRE_Q/CLK</td>
</tr>
<tr>
<td>2.377</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>41</td>
<td>R8C40[0][B]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.i1_fu_60[2]_DFFRE_Q/Q</td>
</tr>
<tr>
<td>3.328</td>
<td>0.951</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C39[0][A]</td>
<td>u_fxp_sqrt_top.s_reg_158[0]_LUT3_I0_I2_LUT3_F_I2_LUT2_F/I0</td>
</tr>
<tr>
<td>3.855</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R6C39[0][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_reg_158[0]_LUT3_I0_I2_LUT3_F_I2_LUT2_F/F</td>
</tr>
<tr>
<td>4.248</td>
<td>0.394</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C37[3][A]</td>
<td>u_fxp_sqrt_top.s_reg_158[0]_LUT3_I0_I2_LUT3_F/I2</td>
</tr>
<tr>
<td>4.538</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R6C37[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_reg_158[0]_LUT3_I0_I2_LUT3_F/F</td>
</tr>
<tr>
<td>4.921</td>
<td>0.382</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C34[2][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.ap_enable_reg_pp0_iter1_LUT2_I0_1/I1</td>
</tr>
<tr>
<td>5.447</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R6C34[2][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.ap_enable_reg_pp0_iter1_LUT2_I0_1/F</td>
</tr>
<tr>
<td>5.805</td>
<td>0.358</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C33[3][B]</td>
<td>u_fxp_sqrt_top.ap_CS_fsm_state2_LUT2_I0/I1</td>
</tr>
<tr>
<td>6.220</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R7C33[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.ap_CS_fsm_state2_LUT2_I0/F</td>
</tr>
<tr>
<td>6.945</td>
<td>0.725</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C36[1][B]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.p_v_loc_fu_48[5]_DFFE_Q/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.022</td>
<td>1.339</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C36[1][B]</td>
<td>u_fxp_sqrt_top.p_v_loc_fu_48[5]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1001.711</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C36[1][B]</td>
<td>u_fxp_sqrt_top.p_v_loc_fu_48[5]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.012</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.961%; route: 1.327, 66.040%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.757, 35.613%; route: 2.810, 56.940%; tC2Q: 0.368, 7.447%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.756%; route: 1.339, 66.244%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.480</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.205</td>
</tr>
<tr>
<td class="label">From</td>
<td>ap_ready_DFFR_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>ap_ready_DFFR_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.180</td>
<td>0.504</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C33[0][A]</td>
<td>ap_ready_DFFR_Q/CLK</td>
</tr>
<tr>
<td>1.321</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R7C33[0][A]</td>
<td style=" font-weight:bold;">ap_ready_DFFR_Q/Q</td>
</tr>
<tr>
<td>1.327</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C33[0][A]</td>
<td>ap_ready_DFFR_Q_D_LUT4_F/I0</td>
</tr>
<tr>
<td>1.480</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C33[0][A]</td>
<td style=" background: #97FFFF;">ap_ready_DFFR_Q_D_LUT4_F/F</td>
</tr>
<tr>
<td>1.480</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C33[0][A]</td>
<td style=" font-weight:bold;">ap_ready_DFFR_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.180</td>
<td>0.504</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C33[0][A]</td>
<td>ap_ready_DFFR_Q/CLK</td>
</tr>
<tr>
<td>1.205</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C33[0][A]</td>
<td>ap_ready_DFFR_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.270%; route: 0.504, 42.730%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.270%; route: 0.504, 42.730%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.287</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.483</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.i1_fu_60[0]_DFFRE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.i1_fu_60[0]_DFFRE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.171</td>
<td>0.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C40[1][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.i1_fu_60[0]_DFFRE_Q/CLK</td>
</tr>
<tr>
<td>1.315</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>33</td>
<td>R8C40[1][A]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.i1_fu_60[0]_DFFRE_Q/Q</td>
</tr>
<tr>
<td>1.330</td>
<td>0.015</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C40[1][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.i1_fu_60[0]_DFFRE_Q_D_LUT1_F/I0</td>
</tr>
<tr>
<td>1.483</td>
<td>0.153</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C40[1][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.i1_fu_60[0]_DFFRE_Q_D_LUT1_F/F</td>
</tr>
<tr>
<td>1.483</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C40[1][A]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.i1_fu_60[0]_DFFRE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.171</td>
<td>0.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C40[1][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.i1_fu_60[0]_DFFRE_Q/CLK</td>
</tr>
<tr>
<td>1.196</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C40[1][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.i1_fu_60[0]_DFFRE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.710%; route: 0.495, 42.290%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 49.038%; route: 0.015, 4.808%; tC2Q: 0.144, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.710%; route: 0.495, 42.290%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.304</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.541</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.237</td>
</tr>
<tr>
<td class="label">From</td>
<td>ap_rst_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fxp_sqrt_top.ap_rst_reg_2_DFFS_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.181</td>
<td>0.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C32[2][A]</td>
<td>ap_rst_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.322</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R6C32[2][A]</td>
<td style=" font-weight:bold;">ap_rst_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.541</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C32[1][A]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.ap_rst_reg_2_DFFS_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.177</td>
<td>0.502</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C32[1][A]</td>
<td>u_fxp_sqrt_top.ap_rst_reg_2_DFFS_Q/CLK</td>
</tr>
<tr>
<td>1.212</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_fxp_sqrt_top.ap_rst_reg_2_DFFS_Q</td>
</tr>
<tr>
<td>1.237</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C32[1][A]</td>
<td>u_fxp_sqrt_top.ap_rst_reg_2_DFFS_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.185%; route: 0.506, 42.815%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.379%; route: 0.502, 42.621%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.305</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.550</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.245</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fxp_sqrt_top.p_v_loc_fu_48[6]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[1][0]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.181</td>
<td>0.505</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C36[1][B]</td>
<td>u_fxp_sqrt_top.p_v_loc_fu_48[6]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.322</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R4C36[1][B]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.p_v_loc_fu_48[6]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.397</td>
<td>0.075</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C36[2][B]</td>
<td>vectOut[1][0]_DFFE_Q_D_LUT4_F/I2</td>
</tr>
<tr>
<td>1.550</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C36[2][B]</td>
<td style=" background: #97FFFF;">vectOut[1][0]_DFFE_Q_D_LUT4_F/F</td>
</tr>
<tr>
<td>1.550</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C36[2][B]</td>
<td style=" font-weight:bold;">vectOut[1][0]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.185</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C36[2][B]</td>
<td>vectOut[1][0]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.220</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vectOut[1][0]_DFFE_Q</td>
</tr>
<tr>
<td>1.245</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C36[2][B]</td>
<td>vectOut[1][0]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.209%; route: 0.505, 42.791%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 41.463%; route: 0.075, 20.325%; tC2Q: 0.141, 38.211%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.016%; route: 0.509, 42.984%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.307</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.538</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.230</td>
</tr>
<tr>
<td class="label">From</td>
<td>in_val[3]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fxp_sqrt_top.s_reg_158[1]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.174</td>
<td>0.499</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C32[1][B]</td>
<td>in_val[3]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.316</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R8C32[1][B]</td>
<td style=" font-weight:bold;">in_val[3]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.385</td>
<td>0.069</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C32[0][A]</td>
<td>in_val[3]_LUT3_I0/I0</td>
</tr>
<tr>
<td>1.538</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C32[0][A]</td>
<td style=" background: #97FFFF;">in_val[3]_LUT3_I0/F</td>
</tr>
<tr>
<td>1.538</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C32[0][A]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.s_reg_158[1]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.171</td>
<td>0.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C32[0][A]</td>
<td>u_fxp_sqrt_top.s_reg_158[1]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.206</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_fxp_sqrt_top.s_reg_158[1]_DFFE_Q</td>
</tr>
<tr>
<td>1.230</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C32[0][A]</td>
<td>u_fxp_sqrt_top.s_reg_158[1]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.514%; route: 0.499, 42.486%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 42.149%; route: 0.069, 19.008%; tC2Q: 0.141, 38.843%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.710%; route: 0.495, 42.290%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.332</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.571</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.239</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fxp_sqrt_top.p_v_loc_fu_48[2]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[0][2]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.179</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C36[2][A]</td>
<td>u_fxp_sqrt_top.p_v_loc_fu_48[2]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.323</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R5C36[2][A]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.p_v_loc_fu_48[2]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.418</td>
<td>0.095</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C35[2][B]</td>
<td>vectOut[0][2]_DFFE_Q_D_LUT2_F/I0</td>
</tr>
<tr>
<td>1.571</td>
<td>0.153</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C35[2][B]</td>
<td style=" background: #97FFFF;">vectOut[0][2]_DFFE_Q_D_LUT2_F/F</td>
</tr>
<tr>
<td>1.571</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C35[2][B]</td>
<td style=" font-weight:bold;">vectOut[0][2]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.179</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C35[2][B]</td>
<td>vectOut[0][2]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.214</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vectOut[0][2]_DFFE_Q</td>
</tr>
<tr>
<td>1.239</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C35[2][B]</td>
<td>vectOut[0][2]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.294%; route: 0.503, 42.706%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 39.031%; route: 0.095, 24.235%; tC2Q: 0.144, 36.735%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.294%; route: 0.503, 42.706%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.333</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.574</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.241</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fxp_sqrt_top.p_v_loc_fu_48[3]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[0][4]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.181</td>
<td>0.505</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C36[1][A]</td>
<td>u_fxp_sqrt_top.p_v_loc_fu_48[3]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.325</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R4C36[1][A]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.p_v_loc_fu_48[3]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.421</td>
<td>0.096</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C35[2][A]</td>
<td>vectOut[0][4]_DFFE_Q_D_LUT4_F/I1</td>
</tr>
<tr>
<td>1.574</td>
<td>0.153</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C35[2][A]</td>
<td style=" background: #97FFFF;">vectOut[0][4]_DFFE_Q_D_LUT4_F/F</td>
</tr>
<tr>
<td>1.574</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C35[2][A]</td>
<td style=" font-weight:bold;">vectOut[0][4]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.181</td>
<td>0.505</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C35[2][A]</td>
<td>vectOut[0][4]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.216</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vectOut[0][4]_DFFE_Q</td>
</tr>
<tr>
<td>1.241</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C35[2][A]</td>
<td>vectOut[0][4]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.209%; route: 0.505, 42.791%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 38.931%; route: 0.096, 24.427%; tC2Q: 0.144, 36.641%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.209%; route: 0.505, 42.791%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.541</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.206</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fxp_sqrt_top.ap_rst_reg_1_DFFS_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fxp_sqrt_top.ap_rst_reg_DFFS_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.181</td>
<td>0.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C33[0][B]</td>
<td>u_fxp_sqrt_top.ap_rst_reg_1_DFFS_Q/CLK</td>
</tr>
<tr>
<td>1.322</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R6C33[0][B]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.ap_rst_reg_1_DFFS_Q/Q</td>
</tr>
<tr>
<td>1.541</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C33[0][A]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.ap_rst_reg_DFFS_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.181</td>
<td>0.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C33[0][A]</td>
<td>u_fxp_sqrt_top.ap_rst_reg_DFFS_Q/CLK</td>
</tr>
<tr>
<td>1.206</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C33[0][A]</td>
<td>u_fxp_sqrt_top.ap_rst_reg_DFFS_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.185%; route: 0.506, 42.815%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.185%; route: 0.506, 42.815%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.541</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.206</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[1][1]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>in_val[5]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.181</td>
<td>0.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C36[2][A]</td>
<td>stimIn[1][1]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.322</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R6C36[2][A]</td>
<td style=" font-weight:bold;">stimIn[1][1]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.541</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C36[1][A]</td>
<td style=" font-weight:bold;">in_val[5]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.181</td>
<td>0.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C36[1][A]</td>
<td>in_val[5]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.206</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C36[1][A]</td>
<td>in_val[5]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.185%; route: 0.506, 42.815%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.185%; route: 0.506, 42.815%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.541</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.206</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[0][0]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>ap_rst_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.181</td>
<td>0.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C32[0][B]</td>
<td>stimIn[0][0]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.322</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R6C32[0][B]</td>
<td style=" font-weight:bold;">stimIn[0][0]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.541</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C32[2][A]</td>
<td style=" font-weight:bold;">ap_rst_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.181</td>
<td>0.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C32[2][A]</td>
<td>ap_rst_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.206</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C32[2][A]</td>
<td>ap_rst_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.185%; route: 0.506, 42.815%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.185%; route: 0.506, 42.815%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.344</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.548</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.204</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.q_star4_fu_68[7]_DFFRE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.q_star4_fu_68[8]_DFFRE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.179</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C38[1][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.q_star4_fu_68[7]_DFFRE_Q/CLK</td>
</tr>
<tr>
<td>1.320</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R5C38[1][B]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.q_star4_fu_68[7]_DFFRE_Q/Q</td>
</tr>
<tr>
<td>1.548</td>
<td>0.228</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C38[0][A]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.q_star4_fu_68[8]_DFFRE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.179</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C38[0][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.q_star4_fu_68[8]_DFFRE_Q/CLK</td>
</tr>
<tr>
<td>1.204</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C38[0][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.q_star4_fu_68[8]_DFFRE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.294%; route: 0.503, 42.706%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.228, 61.789%; tC2Q: 0.141, 38.211%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.294%; route: 0.503, 42.706%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.344</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.552</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.208</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.q_star4_fu_68[2]_DFFRE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.q_star4_fu_68[3]_DFFRE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.183</td>
<td>0.508</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C37[0][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.q_star4_fu_68[2]_DFFRE_Q/CLK</td>
</tr>
<tr>
<td>1.324</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R5C37[0][B]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.q_star4_fu_68[2]_DFFRE_Q/Q</td>
</tr>
<tr>
<td>1.552</td>
<td>0.228</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C37[0][A]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.q_star4_fu_68[3]_DFFRE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.183</td>
<td>0.508</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C37[0][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.q_star4_fu_68[3]_DFFRE_Q/CLK</td>
</tr>
<tr>
<td>1.208</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C37[0][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.q_star4_fu_68[3]_DFFRE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.101%; route: 0.508, 42.899%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.228, 61.789%; tC2Q: 0.141, 38.211%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.101%; route: 0.508, 42.899%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.361</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.561</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.199</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fxp_sqrt_top.s_reg_158[1]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.s_12_fu_64[1]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.171</td>
<td>0.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C32[0][A]</td>
<td>u_fxp_sqrt_top.s_reg_158[1]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.315</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R8C32[0][A]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.s_reg_158[1]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.408</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C33[1][A]</td>
<td>u_fxp_sqrt_top.s_reg_158[1]_LUT3_I0/I0</td>
</tr>
<tr>
<td>1.561</td>
<td>0.153</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C33[1][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_reg_158[1]_LUT3_I0/F</td>
</tr>
<tr>
<td>1.561</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C33[1][A]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.s_12_fu_64[1]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.174</td>
<td>0.499</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C33[1][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.s_12_fu_64[1]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.199</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C33[1][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.s_12_fu_64[1]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.710%; route: 0.495, 42.290%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 39.231%; route: 0.093, 23.846%; tC2Q: 0.144, 36.923%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.514%; route: 0.499, 42.486%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.363</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.567</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.205</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fxp_sqrt_top.s_reg_158[10]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.s_12_fu_64[10]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.171</td>
<td>0.496</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C35[0][A]</td>
<td>u_fxp_sqrt_top.s_reg_158[10]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.316</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R7C35[0][A]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.s_reg_158[10]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.414</td>
<td>0.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C37[0][B]</td>
<td>u_fxp_sqrt_top.s_reg_158[10]_LUT4_I0/I0</td>
</tr>
<tr>
<td>1.567</td>
<td>0.153</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C37[0][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_reg_158[10]_LUT4_I0/F</td>
</tr>
<tr>
<td>1.567</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C37[0][B]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.s_12_fu_64[10]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.180</td>
<td>0.504</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C37[0][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.s_12_fu_64[10]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.205</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C37[0][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.s_12_fu_64[10]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.008</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.661%; route: 0.496, 42.339%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 38.636%; route: 0.099, 25.000%; tC2Q: 0.144, 36.364%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.270%; route: 0.504, 42.730%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.366</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.560</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.194</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fxp_sqrt_top.ap_rst_reg_2_DFFS_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fxp_sqrt_top.ap_rst_reg_1_DFFS_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.177</td>
<td>0.502</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C32[1][A]</td>
<td>u_fxp_sqrt_top.ap_rst_reg_2_DFFS_Q/CLK</td>
</tr>
<tr>
<td>1.321</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R6C32[1][A]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.ap_rst_reg_2_DFFS_Q/Q</td>
</tr>
<tr>
<td>1.560</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C33[0][B]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.ap_rst_reg_1_DFFS_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.181</td>
<td>0.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C33[0][B]</td>
<td>u_fxp_sqrt_top.ap_rst_reg_1_DFFS_Q/CLK</td>
</tr>
<tr>
<td>1.194</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C33[0][B]</td>
<td>u_fxp_sqrt_top.ap_rst_reg_1_DFFS_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.379%; route: 0.502, 42.621%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.239, 62.402%; tC2Q: 0.144, 37.598%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.185%; route: 0.506, 42.815%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.366</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.562</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.i1_fu_60[2]_DFFRE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.i1_fu_60[3]_DFFRE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.171</td>
<td>0.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C40[0][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.i1_fu_60[2]_DFFRE_Q/CLK</td>
</tr>
<tr>
<td>1.312</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>41</td>
<td>R8C40[0][B]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.i1_fu_60[2]_DFFRE_Q/Q</td>
</tr>
<tr>
<td>1.409</td>
<td>0.097</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C40[0][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.i1_fu_60[3]_DFFRE_Q_D_LUT3_F/I0</td>
</tr>
<tr>
<td>1.562</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C40[0][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.i1_fu_60[3]_DFFRE_Q_D_LUT3_F/F</td>
</tr>
<tr>
<td>1.562</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C40[0][A]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.i1_fu_60[3]_DFFRE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.171</td>
<td>0.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C40[0][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.i1_fu_60[3]_DFFRE_Q/CLK</td>
</tr>
<tr>
<td>1.196</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C40[0][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.i1_fu_60[3]_DFFRE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.710%; route: 0.495, 42.290%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 39.130%; route: 0.097, 24.808%; tC2Q: 0.141, 36.061%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.710%; route: 0.495, 42.290%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.366</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.562</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.i1_fu_60[2]_DFFRE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.i1_fu_60[2]_DFFRE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.171</td>
<td>0.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C40[0][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.i1_fu_60[2]_DFFRE_Q/CLK</td>
</tr>
<tr>
<td>1.312</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>41</td>
<td>R8C40[0][B]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.i1_fu_60[2]_DFFRE_Q/Q</td>
</tr>
<tr>
<td>1.409</td>
<td>0.097</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C40[0][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.i1_fu_60[2]_DFFRE_Q_D_LUT2_F/I0</td>
</tr>
<tr>
<td>1.562</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C40[0][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.i1_fu_60[2]_DFFRE_Q_D_LUT2_F/F</td>
</tr>
<tr>
<td>1.562</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C40[0][B]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.i1_fu_60[2]_DFFRE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.171</td>
<td>0.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C40[0][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.i1_fu_60[2]_DFFRE_Q/CLK</td>
</tr>
<tr>
<td>1.196</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C40[0][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.i1_fu_60[2]_DFFRE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.710%; route: 0.495, 42.290%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 39.130%; route: 0.097, 24.808%; tC2Q: 0.141, 36.061%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.710%; route: 0.495, 42.290%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.366</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.554</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.188</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[0][6]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>in_val[2]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.171</td>
<td>0.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C31[0][B]</td>
<td>stimIn[0][6]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.315</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R8C31[0][B]</td>
<td style=" font-weight:bold;">stimIn[0][6]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.554</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C32[1][A]</td>
<td style=" font-weight:bold;">in_val[2]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.174</td>
<td>0.499</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C32[1][A]</td>
<td>in_val[2]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.188</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C32[1][A]</td>
<td>in_val[2]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.710%; route: 0.495, 42.290%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.239, 62.402%; tC2Q: 0.144, 37.598%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.514%; route: 0.499, 42.486%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.366</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.554</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.188</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[1][7]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>in_val[11]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.171</td>
<td>0.496</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C34[0][A]</td>
<td>stimIn[1][7]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.316</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R7C34[0][A]</td>
<td style=" font-weight:bold;">stimIn[1][7]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.554</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C35[1][A]</td>
<td style=" font-weight:bold;">in_val[11]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.175</td>
<td>0.500</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C35[1][A]</td>
<td>in_val[11]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.188</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C35[1][A]</td>
<td>in_val[11]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.661%; route: 0.496, 42.339%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.239, 62.402%; tC2Q: 0.144, 37.598%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.465%; route: 0.500, 42.535%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.366</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.556</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.190</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[1][6]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>in_val[10]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.173</td>
<td>0.498</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C34[1][B]</td>
<td>stimIn[1][6]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.317</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R6C34[1][B]</td>
<td style=" font-weight:bold;">stimIn[1][6]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.556</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C35[0][B]</td>
<td style=" font-weight:bold;">in_val[10]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.177</td>
<td>0.502</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C35[0][B]</td>
<td>in_val[10]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.190</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C35[0][B]</td>
<td>in_val[10]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.575%; route: 0.498, 42.425%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.239, 62.402%; tC2Q: 0.144, 37.598%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.379%; route: 0.502, 42.621%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.370</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.556</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.186</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[1][2]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>in_val[6]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.173</td>
<td>0.498</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C34[1][A]</td>
<td>stimIn[1][2]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.317</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R6C34[1][A]</td>
<td style=" font-weight:bold;">stimIn[1][2]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.556</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C34[0][A]</td>
<td style=" font-weight:bold;">in_val[6]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.173</td>
<td>0.498</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C34[0][A]</td>
<td>in_val[6]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.186</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C34[0][A]</td>
<td>in_val[6]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.575%; route: 0.498, 42.425%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.239, 62.402%; tC2Q: 0.144, 37.598%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.575%; route: 0.498, 42.425%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.370</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.560</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.190</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[1][0]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>in_val[4]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.177</td>
<td>0.502</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C35[1][A]</td>
<td>stimIn[1][0]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.321</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R6C35[1][A]</td>
<td style=" font-weight:bold;">stimIn[1][0]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.560</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C35[0][A]</td>
<td style=" font-weight:bold;">in_val[4]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.177</td>
<td>0.502</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C35[0][A]</td>
<td>in_val[4]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.190</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C35[0][A]</td>
<td>in_val[4]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.379%; route: 0.502, 42.621%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.239, 62.402%; tC2Q: 0.144, 37.598%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.379%; route: 0.502, 42.621%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.370</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.562</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.192</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[0][1]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>ap_start_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.179</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C35[1][A]</td>
<td>stimIn[0][1]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.323</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R5C35[1][A]</td>
<td style=" font-weight:bold;">stimIn[0][1]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.562</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C35[0][A]</td>
<td style=" font-weight:bold;">ap_start_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.179</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C35[0][A]</td>
<td>ap_start_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.192</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C35[0][A]</td>
<td>ap_start_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.294%; route: 0.503, 42.706%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.239, 62.402%; tC2Q: 0.144, 37.598%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.294%; route: 0.503, 42.706%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.370</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.560</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.190</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[0][2]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>ap_continue_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.177</td>
<td>0.502</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C33[1][A]</td>
<td>stimIn[0][2]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.321</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R6C33[1][A]</td>
<td style=" font-weight:bold;">stimIn[0][2]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.560</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C33[2][A]</td>
<td style=" font-weight:bold;">ap_continue_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.177</td>
<td>0.502</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C33[2][A]</td>
<td>ap_continue_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.190</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C33[2][A]</td>
<td>ap_continue_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.379%; route: 0.502, 42.621%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.239, 62.402%; tC2Q: 0.144, 37.598%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.379%; route: 0.502, 42.621%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.372</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.560</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.188</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[0][7]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>in_val[3]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.171</td>
<td>0.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C31[0][A]</td>
<td>stimIn[0][7]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.315</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R8C31[0][A]</td>
<td style=" font-weight:bold;">stimIn[0][7]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.560</td>
<td>0.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C32[1][B]</td>
<td style=" font-weight:bold;">in_val[3]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.174</td>
<td>0.499</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C32[1][B]</td>
<td>in_val[3]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.188</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C32[1][B]</td>
<td>in_val[3]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.710%; route: 0.495, 42.290%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.245, 62.982%; tC2Q: 0.144, 37.018%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.514%; route: 0.499, 42.486%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.893</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.143</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>stimIn[1][3]_DFFE_Q</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>502.047</td>
<td>1.359</td>
<td>tNET</td>
<td>FF</td>
<td>stimIn[1][3]_DFFE_Q/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1001.190</td>
<td>0.515</td>
<td>tNET</td>
<td>RR</td>
<td>stimIn[1][3]_DFFE_Q/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.893</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.143</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>vectOut[0][7]_DFFE_D</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>502.047</td>
<td>1.359</td>
<td>tNET</td>
<td>FF</td>
<td>vectOut[0][7]_DFFE_D/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1001.190</td>
<td>0.515</td>
<td>tNET</td>
<td>RR</td>
<td>vectOut[0][7]_DFFE_D/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.894</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.144</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>in_val[7]_DFFE_Q</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>502.044</td>
<td>1.357</td>
<td>tNET</td>
<td>FF</td>
<td>in_val[7]_DFFE_Q/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1001.188</td>
<td>0.513</td>
<td>tNET</td>
<td>RR</td>
<td>in_val[7]_DFFE_Q/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.895</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.145</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>in_val[8]_DFFE_Q</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>502.041</td>
<td>1.354</td>
<td>tNET</td>
<td>FF</td>
<td>in_val[8]_DFFE_Q/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1001.187</td>
<td>0.511</td>
<td>tNET</td>
<td>RR</td>
<td>in_val[8]_DFFE_Q/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.896</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.146</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_fxp_sqrt_top.s_reg_158[6]_DFFE_Q</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>502.038</td>
<td>1.351</td>
<td>tNET</td>
<td>FF</td>
<td>u_fxp_sqrt_top.s_reg_158[6]_DFFE_Q/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.185</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>u_fxp_sqrt_top.s_reg_158[6]_DFFE_Q/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.896</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.146</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_fxp_sqrt_top.s_reg_158[7]_DFFE_Q</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>502.038</td>
<td>1.351</td>
<td>tNET</td>
<td>FF</td>
<td>u_fxp_sqrt_top.s_reg_158[7]_DFFE_Q/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.185</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>u_fxp_sqrt_top.s_reg_158[7]_DFFE_Q/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.896</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.146</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>vectOut[0][7]_DFFE_Q</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>502.038</td>
<td>1.351</td>
<td>tNET</td>
<td>FF</td>
<td>vectOut[0][7]_DFFE_Q/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1001.185</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>vectOut[0][7]_DFFE_Q/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.896</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.146</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>vectOut[1][1]_DFFE_Q</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>502.038</td>
<td>1.351</td>
<td>tNET</td>
<td>FF</td>
<td>vectOut[1][1]_DFFE_Q/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1001.185</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>vectOut[1][1]_DFFE_Q/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.896</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.146</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>vectOut[1][0]_DFFE_Q</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>502.038</td>
<td>1.351</td>
<td>tNET</td>
<td>FF</td>
<td>vectOut[1][0]_DFFE_Q/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1001.185</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>vectOut[1][0]_DFFE_Q/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.896</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.146</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>vectOut[0][6]_DFFE_Q</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>502.038</td>
<td>1.351</td>
<td>tNET</td>
<td>FF</td>
<td>vectOut[0][6]_DFFE_Q/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1001.185</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>vectOut[0][6]_DFFE_Q/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>73</td>
<td>u_fxp_sqrt_top.ap_clk</td>
<td>990.131</td>
<td>1.351</td>
</tr>
<tr>
<td>72</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.tmp_fu_139_p3</td>
<td>990.575</td>
<td>1.422</td>
</tr>
<tr>
<td>53</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.i1_fu_60[1]</td>
<td>991.635</td>
<td>0.873</td>
</tr>
<tr>
<td>49</td>
<td>clk_emu_IBUF_I_O</td>
<td>996.726</td>
<td>1.359</td>
</tr>
<tr>
<td>42</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.s_12_fu_64[7]</td>
<td>995.317</td>
<td>0.935</td>
</tr>
<tr>
<td>41</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.s_12_fu_64[8]</td>
<td>995.180</td>
<td>1.119</td>
</tr>
<tr>
<td>41</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.i1_fu_60[2]</td>
<td>990.752</td>
<td>1.074</td>
</tr>
<tr>
<td>40</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.i1_fu_60[3]</td>
<td>990.785</td>
<td>1.096</td>
</tr>
<tr>
<td>33</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.i1_fu_60[0]</td>
<td>990.131</td>
<td>0.984</td>
</tr>
<tr>
<td>30</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_62.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_LUT2_I1_F</td>
<td>995.179</td>
<td>1.553</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R8C36</td>
<td>34.72%</td>
</tr>
<tr>
<td>R9C35</td>
<td>33.33%</td>
</tr>
<tr>
<td>R4C36</td>
<td>31.94%</td>
</tr>
<tr>
<td>R8C40</td>
<td>31.94%</td>
</tr>
<tr>
<td>R5C38</td>
<td>30.56%</td>
</tr>
<tr>
<td>R6C37</td>
<td>29.17%</td>
</tr>
<tr>
<td>R6C38</td>
<td>29.17%</td>
</tr>
<tr>
<td>R5C37</td>
<td>29.17%</td>
</tr>
<tr>
<td>R6C34</td>
<td>29.17%</td>
</tr>
<tr>
<td>R8C35</td>
<td>29.17%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name sys_clk_emu -period 1000 -waveform {0 500} [get_ports {clk_emu}] -add</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name sys_clk_dut -period 1000 -waveform {0 500} [get_ports {clk_dut}] -add</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
