<stg><name>conv1</name>


<trans_list>

<trans id="856" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="857" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="858" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="859" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="860" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="861" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="862" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="863" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="864" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="865" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="866" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="867" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="868" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="869" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="870" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="871" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="872" from="17" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="888" from="17" to="32">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="874" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="875" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="876" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="877" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="878" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="879" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="880" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="881" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="882" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="883" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="884" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="885" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="886" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="887" from="31" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="889" from="32" to="33">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_174" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="980" from="32" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_174" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="890" from="33" to="34">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="922" from="33" to="57">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="891" from="34" to="35">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="892" from="34" to="43">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="894" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="895" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="896" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="897" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="898" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="899" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="900" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="901" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="902" from="43" to="44">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="1"/>
<literal name="exitcond9314" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="906" from="43" to="46">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="1"/>
<literal name="exitcond9314" val="1"/>
<literal name="icmp_ln131_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="921" from="43" to="33">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9314" val="1"/>
<literal name="icmp_ln131_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln131" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="904" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="905" from="45" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="908" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="909" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="910" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="911" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="912" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="913" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="914" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="915" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="916" from="54" to="55">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9415" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="920" from="54" to="34">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9415" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="918" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="919" from="56" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="923" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="924" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="925" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="926" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="927" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="928" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="929" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="930" from="64" to="65">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="945" from="64" to="78">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="932" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="933" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="934" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="935" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="936" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="937" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="938" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="939" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="940" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="941" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="942" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="943" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="944" from="77" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="946" from="78" to="79">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="970" from="78" to="97">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="948" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="949" from="80" to="81">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="950" from="80" to="88">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="952" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="953" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="954" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="955" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="956" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="957" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="958" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="959" from="88" to="89">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
<literal name="icmp_ln149_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="969" from="88" to="78">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="961" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="962" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="963" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="964" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="965" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="966" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="967" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="968" from="96" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="971" from="97" to="98">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="979" from="97" to="32">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="972" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="974" from="99" to="100">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln86_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="978" from="99" to="97">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="976" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="977" from="101" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="32">
<![CDATA[
entry:0 %h_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="h_2"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:1 %output_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %output_ftmap

]]></Node>
<StgValue><ssdm name="output_ftmap_read"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:2 %conv1_weights_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %conv1_weights

]]></Node>
<StgValue><ssdm name="conv1_weights_read"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:3 %input_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %input_ftmap

]]></Node>
<StgValue><ssdm name="input_ftmap_read"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="64">
<![CDATA[
entry:4 %p_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="p_loc"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv1_biases, void @empty_37, i32 0, i32 0, void @empty_25, i32 4294967295, i32 0, void @empty_25, void @empty_25, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_25, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %i2, void @empty_26, i32 0, i32 0, void @empty_25, i32 0, i32 512, void @empty_1, void @empty_34, void @empty_25, i32 16, i32 16, i32 256, i32 256, void @empty_25, void @empty_25, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %w1, void @empty_26, i32 0, i32 0, void @empty_25, i32 0, i32 512, void @empty_2, void @empty_34, void @empty_25, i32 16, i32 16, i32 256, i32 256, void @empty_25, void @empty_25, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %i1, void @empty_26, i32 0, i32 0, void @empty_25, i32 0, i32 512, void @empty_23, void @empty_34, void @empty_25, i32 16, i32 16, i32 256, i32 256, void @empty_25, void @empty_25, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:9 %specmemcore_ln25 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_2_2, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln25"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:10 %specmemcore_ln25 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_2_1, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln25"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:11 %specmemcore_ln25 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_2_0, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln25"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:12 %specmemcore_ln25 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_1_2, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln25"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:13 %specmemcore_ln25 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_1_1, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln25"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:14 %specmemcore_ln25 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_1_0, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln25"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:15 %specmemcore_ln25 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_2, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln25"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:16 %specmemcore_ln25 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_1, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln25"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:17 %specmemcore_ln25 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_0, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln25"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:18 %specmemcore_ln25 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_2_2, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln25"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:19 %specmemcore_ln25 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_2_1, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln25"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:20 %specmemcore_ln25 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_2_0, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln25"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:21 %specmemcore_ln25 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_1_2, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln25"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:22 %specmemcore_ln25 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_1_1, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln25"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:23 %specmemcore_ln25 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_1_0, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln25"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:24 %specmemcore_ln25 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_2, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln25"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:25 %specmemcore_ln25 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_1, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln25"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:26 %specmemcore_ln25 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_0, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln25"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:27 %store_ln32 = store i8 0, i8 %h_2

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0">
<![CDATA[
entry:28 %br_ln32 = br void %TILE_OUT

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="131" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
TILE_OUT:0 %h_4 = load i8 %h_2

]]></Node>
<StgValue><ssdm name="h_4"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
TILE_OUT:1 %icmp_ln32 = icmp_eq  i8 %h_4, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln32"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
TILE_OUT:2 %br_ln32 = br i1 %icmp_ln32, void %TILE_OUT.split, void %for.end123

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="9" op_0_bw="8">
<![CDATA[
TILE_OUT.split:0 %zext_ln145 = zext i8 %h_4

]]></Node>
<StgValue><ssdm name="zext_ln145"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
TILE_OUT.split:1 %speclooptripcount_ln32 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 17, i64 17, i64 17

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln32"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
TILE_OUT.split:2 %specloopname_ln32 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5

]]></Node>
<StgValue><ssdm name="specloopname_ln32"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
TILE_OUT.split:3 %add_ln106 = add i9 %zext_ln145, i9 508

]]></Node>
<StgValue><ssdm name="add_ln106"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="10" op_0_bw="9">
<![CDATA[
TILE_OUT.split:4 %sext_ln102 = sext i9 %add_ln106

]]></Node>
<StgValue><ssdm name="sext_ln102"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0">
<![CDATA[
TILE_OUT.split:5 %br_ln102 = br void %PAD.i.0

]]></Node>
<StgValue><ssdm name="br_ln102"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="0">
<![CDATA[
for.end123:0 %ret_ln81 = ret

]]></Node>
<StgValue><ssdm name="ret_ln81"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="141" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
PAD.i.0:0 %bh = phi i5 0, void %TILE_OUT.split, i5 %add_ln102, void %PAD.i.1

]]></Node>
<StgValue><ssdm name="bh"/></StgValue>
</operation>

<operation id="142" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="10" op_0_bw="5">
<![CDATA[
PAD.i.0:1 %zext_ln102 = zext i5 %bh

]]></Node>
<StgValue><ssdm name="zext_ln102"/></StgValue>
</operation>

<operation id="143" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
PAD.i.0:10 %add_ln106_1 = add i10 %zext_ln102, i10 %sext_ln102

]]></Node>
<StgValue><ssdm name="add_ln106_1"/></StgValue>
</operation>

<operation id="144" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1" op_1_bw="10" op_2_bw="32">
<![CDATA[
PAD.i.0:11 %tmp_165 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln106_1, i32 9

]]></Node>
<StgValue><ssdm name="tmp_165"/></StgValue>
</operation>

<operation id="145" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
PAD.i.0:12 %icmp_ln56 = icmp_sgt  i10 %add_ln106_1, i10 254

]]></Node>
<StgValue><ssdm name="icmp_ln56"/></StgValue>
</operation>

<operation id="146" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="1" op_1_bw="10" op_2_bw="32">
<![CDATA[
PAD.i.0:13 %tmp_166 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln106_1, i32 9

]]></Node>
<StgValue><ssdm name="tmp_166"/></StgValue>
</operation>

<operation id="147" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1" op_1_bw="10" op_2_bw="32">
<![CDATA[
PAD.i.0:14 %tmp_168 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln106_1, i32 9

]]></Node>
<StgValue><ssdm name="tmp_168"/></StgValue>
</operation>

<operation id="148" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="6" op_3_bw="1" op_4_bw="1">
<![CDATA[
PAD.i.0:15 %tmp_169 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i6.i1.i1, i1 %tmp_166, i6 0, i1 %tmp_168, i1 0

]]></Node>
<StgValue><ssdm name="tmp_169"/></StgValue>
</operation>

<operation id="149" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="10" op_0_bw="9">
<![CDATA[
PAD.i.0:16 %sext_ln55 = sext i9 %tmp_169

]]></Node>
<StgValue><ssdm name="sext_ln55"/></StgValue>
</operation>

<operation id="150" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
PAD.i.0:17 %add_ln55 = add i10 %sext_ln55, i10 254

]]></Node>
<StgValue><ssdm name="add_ln55"/></StgValue>
</operation>

<operation id="151" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
PAD.i.0:18 %or_ln55 = or i1 %tmp_165, i1 %icmp_ln56

]]></Node>
<StgValue><ssdm name="or_ln55"/></StgValue>
</operation>

<operation id="152" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
PAD.i.0:19 %hclamp = select i1 %or_ln55, i10 %add_ln55, i10 %add_ln106_1

]]></Node>
<StgValue><ssdm name="hclamp"/></StgValue>
</operation>

<operation id="153" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="20" op_0_bw="20" op_1_bw="10" op_2_bw="10">
<![CDATA[
PAD.i.0:20 %shl_ln = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i10.i10, i10 %hclamp, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="154" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="21" op_0_bw="20">
<![CDATA[
PAD.i.0:21 %sext_ln108 = sext i20 %shl_ln

]]></Node>
<StgValue><ssdm name="sext_ln108"/></StgValue>
</operation>

<operation id="155" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
PAD.i.0:22 %shl_ln108_4 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %hclamp, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln108_4"/></StgValue>
</operation>

<operation id="156" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="21" op_0_bw="12">
<![CDATA[
PAD.i.0:23 %sext_ln108_4 = sext i12 %shl_ln108_4

]]></Node>
<StgValue><ssdm name="sext_ln108_4"/></StgValue>
</operation>

<operation id="157" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
PAD.i.0:24 %sub_ln108 = sub i21 %sext_ln108, i21 %sext_ln108_4

]]></Node>
<StgValue><ssdm name="sub_ln108"/></StgValue>
</operation>

<operation id="158" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="21">
<![CDATA[
PAD.i.0:25 %sext_ln108_5 = sext i21 %sub_ln108

]]></Node>
<StgValue><ssdm name="sext_ln108_5"/></StgValue>
</operation>

<operation id="159" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
PAD.i.0:26 %add_ln108 = add i64 %sext_ln108_5, i64 %input_ftmap_read

]]></Node>
<StgValue><ssdm name="add_ln108"/></StgValue>
</operation>

<operation id="160" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
PAD.i.0:27 %trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln108, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="161" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
PAD.i.0:33 %add_ln109 = add i64 %add_ln108, i64 1016

]]></Node>
<StgValue><ssdm name="add_ln109"/></StgValue>
</operation>

<operation id="162" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
PAD.i.0:34 %trunc_ln2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln109, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln2"/></StgValue>
</operation>

<operation id="163" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="64" op_0_bw="62">
<![CDATA[
PAD.i.0:35 %sext_ln109 = sext i62 %trunc_ln2

]]></Node>
<StgValue><ssdm name="sext_ln109"/></StgValue>
</operation>

<operation id="164" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
PAD.i.0:36 %i1_addr_1 = getelementptr i32 %i1, i64 %sext_ln109

]]></Node>
<StgValue><ssdm name="i1_addr_1"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="165" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="62">
<![CDATA[
PAD.i.0:28 %sext_ln108_2 = sext i62 %trunc_ln

]]></Node>
<StgValue><ssdm name="sext_ln108_2"/></StgValue>
</operation>

<operation id="166" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
PAD.i.0:29 %i1_addr = getelementptr i32 %i1, i64 %sext_ln108_2

]]></Node>
<StgValue><ssdm name="i1_addr"/></StgValue>
</operation>

<operation id="167" st_id="4" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
PAD.i.0:30 %i1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr, i32 1

]]></Node>
<StgValue><ssdm name="i1_load_req"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="168" st_id="5" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
PAD.i.0:30 %i1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr, i32 1

]]></Node>
<StgValue><ssdm name="i1_load_req"/></StgValue>
</operation>

<operation id="169" st_id="5" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
PAD.i.0:37 %i1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="i1_load_1_req"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="170" st_id="6" stage="9" lat="9">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="2" op_0_bw="5" op_1_bw="5">
<![CDATA[
PAD.i.0:8 %urem_ln102 = urem i5 %bh, i5 3

]]></Node>
<StgValue><ssdm name="urem_ln102"/></StgValue>
</operation>

<operation id="171" st_id="6" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
PAD.i.0:30 %i1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr, i32 1

]]></Node>
<StgValue><ssdm name="i1_load_req"/></StgValue>
</operation>

<operation id="172" st_id="6" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
PAD.i.0:37 %i1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="i1_load_1_req"/></StgValue>
</operation>

<operation id="173" st_id="6" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
PAD.i.0:41 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i1_addr, i32 255

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="174" st_id="7" stage="8" lat="9">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="2" op_0_bw="5" op_1_bw="5">
<![CDATA[
PAD.i.0:8 %urem_ln102 = urem i5 %bh, i5 3

]]></Node>
<StgValue><ssdm name="urem_ln102"/></StgValue>
</operation>

<operation id="175" st_id="7" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
PAD.i.0:30 %i1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr, i32 1

]]></Node>
<StgValue><ssdm name="i1_load_req"/></StgValue>
</operation>

<operation id="176" st_id="7" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
PAD.i.0:37 %i1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="i1_load_1_req"/></StgValue>
</operation>

<operation id="177" st_id="7" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
PAD.i.0:41 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i1_addr, i32 255

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="178" st_id="8" stage="7" lat="9">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="2" op_0_bw="5" op_1_bw="5">
<![CDATA[
PAD.i.0:8 %urem_ln102 = urem i5 %bh, i5 3

]]></Node>
<StgValue><ssdm name="urem_ln102"/></StgValue>
</operation>

<operation id="179" st_id="8" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
PAD.i.0:30 %i1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr, i32 1

]]></Node>
<StgValue><ssdm name="i1_load_req"/></StgValue>
</operation>

<operation id="180" st_id="8" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
PAD.i.0:37 %i1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="i1_load_1_req"/></StgValue>
</operation>

<operation id="181" st_id="8" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
PAD.i.0:41 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i1_addr, i32 255

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="182" st_id="9" stage="6" lat="9">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="2" op_0_bw="5" op_1_bw="5">
<![CDATA[
PAD.i.0:8 %urem_ln102 = urem i5 %bh, i5 3

]]></Node>
<StgValue><ssdm name="urem_ln102"/></StgValue>
</operation>

<operation id="183" st_id="9" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
PAD.i.0:30 %i1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr, i32 1

]]></Node>
<StgValue><ssdm name="i1_load_req"/></StgValue>
</operation>

<operation id="184" st_id="9" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
PAD.i.0:37 %i1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="i1_load_1_req"/></StgValue>
</operation>

<operation id="185" st_id="9" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
PAD.i.0:41 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i1_addr, i32 255

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="186" st_id="10" stage="5" lat="9">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="2" op_0_bw="5" op_1_bw="5">
<![CDATA[
PAD.i.0:8 %urem_ln102 = urem i5 %bh, i5 3

]]></Node>
<StgValue><ssdm name="urem_ln102"/></StgValue>
</operation>

<operation id="187" st_id="10" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
PAD.i.0:30 %i1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr, i32 1

]]></Node>
<StgValue><ssdm name="i1_load_req"/></StgValue>
</operation>

<operation id="188" st_id="10" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
PAD.i.0:37 %i1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="i1_load_1_req"/></StgValue>
</operation>

<operation id="189" st_id="10" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
PAD.i.0:41 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i1_addr, i32 255

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="190" st_id="11" stage="4" lat="9">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="2" op_0_bw="5" op_1_bw="5">
<![CDATA[
PAD.i.0:8 %urem_ln102 = urem i5 %bh, i5 3

]]></Node>
<StgValue><ssdm name="urem_ln102"/></StgValue>
</operation>

<operation id="191" st_id="11" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
PAD.i.0:30 %i1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr, i32 1

]]></Node>
<StgValue><ssdm name="i1_load_req"/></StgValue>
</operation>

<operation id="192" st_id="11" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
PAD.i.0:37 %i1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="i1_load_1_req"/></StgValue>
</operation>

<operation id="193" st_id="11" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
PAD.i.0:41 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i1_addr, i32 255

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="194" st_id="12" stage="3" lat="9">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="2" op_0_bw="5" op_1_bw="5">
<![CDATA[
PAD.i.0:8 %urem_ln102 = urem i5 %bh, i5 3

]]></Node>
<StgValue><ssdm name="urem_ln102"/></StgValue>
</operation>

<operation id="195" st_id="12" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
PAD.i.0:31 %i1_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %i1_addr

]]></Node>
<StgValue><ssdm name="i1_addr_read"/></StgValue>
</operation>

<operation id="196" st_id="12" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
PAD.i.0:37 %i1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="i1_load_1_req"/></StgValue>
</operation>

<operation id="197" st_id="12" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
PAD.i.0:41 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i1_addr, i32 255

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="198" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="69" op_0_bw="5">
<![CDATA[
PAD.i.0:3 %zext_ln102_1 = zext i5 %bh

]]></Node>
<StgValue><ssdm name="zext_ln102_1"/></StgValue>
</operation>

<operation id="199" st_id="13" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="69" op_0_bw="69" op_1_bw="69">
<![CDATA[
PAD.i.0:4 %mul_ln102 = mul i69 %zext_ln102_1, i69 24595658764946068822

]]></Node>
<StgValue><ssdm name="mul_ln102"/></StgValue>
</operation>

<operation id="200" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="3" op_0_bw="3" op_1_bw="69" op_2_bw="32" op_3_bw="32">
<![CDATA[
PAD.i.0:5 %udiv_ln_cast = partselect i3 @_ssdm_op_PartSelect.i3.i69.i32.i32, i69 %mul_ln102, i32 66, i32 68

]]></Node>
<StgValue><ssdm name="udiv_ln_cast"/></StgValue>
</operation>

<operation id="201" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="10" op_0_bw="3">
<![CDATA[
PAD.i.0:6 %zext_ln114 = zext i3 %udiv_ln_cast

]]></Node>
<StgValue><ssdm name="zext_ln114"/></StgValue>
</operation>

<operation id="202" st_id="13" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
PAD.i.0:7 %mul_ln114 = mul i10 %zext_ln114, i10 88

]]></Node>
<StgValue><ssdm name="mul_ln114"/></StgValue>
</operation>

<operation id="203" st_id="13" stage="2" lat="9">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="2" op_0_bw="5" op_1_bw="5">
<![CDATA[
PAD.i.0:8 %urem_ln102 = urem i5 %bh, i5 3

]]></Node>
<StgValue><ssdm name="urem_ln102"/></StgValue>
</operation>

<operation id="204" st_id="13" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
PAD.i.0:38 %i1_addr_1_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %i1_addr_1

]]></Node>
<StgValue><ssdm name="i1_addr_1_read"/></StgValue>
</operation>

<operation id="205" st_id="13" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
PAD.i.0:41 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i1_addr, i32 255

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="206" st_id="14" stage="1" lat="9">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="2" op_0_bw="5" op_1_bw="5">
<![CDATA[
PAD.i.0:8 %urem_ln102 = urem i5 %bh, i5 3

]]></Node>
<StgValue><ssdm name="urem_ln102"/></StgValue>
</operation>

<operation id="207" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="2" op_0_bw="2">
<![CDATA[
PAD.i.0:9 %trunc_ln102 = trunc i2 %urem_ln102

]]></Node>
<StgValue><ssdm name="trunc_ln102"/></StgValue>
</operation>

<operation id="208" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32">
<![CDATA[
PAD.i.0:32 %left = bitcast i32 %i1_addr_read

]]></Node>
<StgValue><ssdm name="left"/></StgValue>
</operation>

<operation id="209" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32">
<![CDATA[
PAD.i.0:39 %right = bitcast i32 %i1_addr_1_read

]]></Node>
<StgValue><ssdm name="right"/></StgValue>
</operation>

<operation id="210" st_id="14" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="10" op_4_bw="2" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32">
<![CDATA[
PAD.i.0:40 %call_ln108 = call void @conv1_Pipeline_PAD, i32 %left, i32 %right, i10 %mul_ln114, i2 %trunc_ln102, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_1

]]></Node>
<StgValue><ssdm name="call_ln108"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="211" st_id="15" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="10" op_4_bw="2" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32">
<![CDATA[
PAD.i.0:40 %call_ln108 = call void @conv1_Pipeline_PAD, i32 %left, i32 %right, i10 %mul_ln114, i2 %trunc_ln102, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_1

]]></Node>
<StgValue><ssdm name="call_ln108"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="212" st_id="16" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="62" op_3_bw="10" op_4_bw="2" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0">
<![CDATA[
PAD.i.0:42 %call_ln108 = call void @conv1_Pipeline_2, i32 %i1, i62 %trunc_ln, i10 %mul_ln114, i2 %trunc_ln102, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_2

]]></Node>
<StgValue><ssdm name="call_ln108"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="213" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
PAD.i.0:2 %specloopname_ln102 = specloopname void @_ssdm_op_SpecLoopName, void @empty_27

]]></Node>
<StgValue><ssdm name="specloopname_ln102"/></StgValue>
</operation>

<operation id="214" st_id="17" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="62" op_3_bw="10" op_4_bw="2" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0">
<![CDATA[
PAD.i.0:42 %call_ln108 = call void @conv1_Pipeline_2, i32 %i1, i62 %trunc_ln, i10 %mul_ln114, i2 %trunc_ln102, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_2

]]></Node>
<StgValue><ssdm name="call_ln108"/></StgValue>
</operation>

<operation id="215" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
PAD.i.0:43 %bh_2 = or i5 %bh, i5 1

]]></Node>
<StgValue><ssdm name="bh_2"/></StgValue>
</operation>

<operation id="216" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="10" op_0_bw="5">
<![CDATA[
PAD.i.0:44 %zext_ln102_2 = zext i5 %bh_2

]]></Node>
<StgValue><ssdm name="zext_ln102_2"/></StgValue>
</operation>

<operation id="217" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
PAD.i.0:45 %icmp_ln102 = icmp_eq  i5 %bh_2, i5 23

]]></Node>
<StgValue><ssdm name="icmp_ln102"/></StgValue>
</operation>

<operation id="218" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
PAD.i.0:46 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 11, i64 11, i64 11

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="219" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
PAD.i.0:47 %br_ln102 = br i1 %icmp_ln102, void %PAD.i.1, void %OUT.preheader

]]></Node>
<StgValue><ssdm name="br_ln102"/></StgValue>
</operation>

<operation id="220" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
PAD.i.1:7 %add_ln106_2 = add i10 %zext_ln102_2, i10 %sext_ln102

]]></Node>
<StgValue><ssdm name="add_ln106_2"/></StgValue>
</operation>

<operation id="221" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="1" op_1_bw="10" op_2_bw="32">
<![CDATA[
PAD.i.1:8 %tmp_170 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln106_2, i32 9

]]></Node>
<StgValue><ssdm name="tmp_170"/></StgValue>
</operation>

<operation id="222" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
PAD.i.1:9 %icmp_ln56_1 = icmp_sgt  i10 %add_ln106_2, i10 254

]]></Node>
<StgValue><ssdm name="icmp_ln56_1"/></StgValue>
</operation>

<operation id="223" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="1" op_1_bw="10" op_2_bw="32">
<![CDATA[
PAD.i.1:10 %tmp_171 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln106_2, i32 9

]]></Node>
<StgValue><ssdm name="tmp_171"/></StgValue>
</operation>

<operation id="224" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="1" op_1_bw="10" op_2_bw="32">
<![CDATA[
PAD.i.1:11 %tmp_172 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln106_2, i32 9

]]></Node>
<StgValue><ssdm name="tmp_172"/></StgValue>
</operation>

<operation id="225" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="6" op_3_bw="1" op_4_bw="1">
<![CDATA[
PAD.i.1:12 %tmp_173 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i6.i1.i1, i1 %tmp_171, i6 0, i1 %tmp_172, i1 0

]]></Node>
<StgValue><ssdm name="tmp_173"/></StgValue>
</operation>

<operation id="226" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="10" op_0_bw="9">
<![CDATA[
PAD.i.1:13 %sext_ln55_1 = sext i9 %tmp_173

]]></Node>
<StgValue><ssdm name="sext_ln55_1"/></StgValue>
</operation>

<operation id="227" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
PAD.i.1:14 %add_ln55_2 = add i10 %sext_ln55_1, i10 254

]]></Node>
<StgValue><ssdm name="add_ln55_2"/></StgValue>
</operation>

<operation id="228" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
PAD.i.1:15 %or_ln55_1 = or i1 %tmp_170, i1 %icmp_ln56_1

]]></Node>
<StgValue><ssdm name="or_ln55_1"/></StgValue>
</operation>

<operation id="229" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
PAD.i.1:16 %hclamp_1 = select i1 %or_ln55_1, i10 %add_ln55_2, i10 %add_ln106_2

]]></Node>
<StgValue><ssdm name="hclamp_1"/></StgValue>
</operation>

<operation id="230" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="20" op_0_bw="20" op_1_bw="10" op_2_bw="10">
<![CDATA[
PAD.i.1:17 %shl_ln108_5 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i10.i10, i10 %hclamp_1, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln108_5"/></StgValue>
</operation>

<operation id="231" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="21" op_0_bw="20">
<![CDATA[
PAD.i.1:18 %sext_ln108_6 = sext i20 %shl_ln108_5

]]></Node>
<StgValue><ssdm name="sext_ln108_6"/></StgValue>
</operation>

<operation id="232" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
PAD.i.1:19 %shl_ln108_6 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %hclamp_1, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln108_6"/></StgValue>
</operation>

<operation id="233" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="21" op_0_bw="12">
<![CDATA[
PAD.i.1:20 %sext_ln108_7 = sext i12 %shl_ln108_6

]]></Node>
<StgValue><ssdm name="sext_ln108_7"/></StgValue>
</operation>

<operation id="234" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
PAD.i.1:21 %sub_ln108_2 = sub i21 %sext_ln108_6, i21 %sext_ln108_7

]]></Node>
<StgValue><ssdm name="sub_ln108_2"/></StgValue>
</operation>

<operation id="235" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="21">
<![CDATA[
PAD.i.1:22 %sext_ln108_8 = sext i21 %sub_ln108_2

]]></Node>
<StgValue><ssdm name="sext_ln108_8"/></StgValue>
</operation>

<operation id="236" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
PAD.i.1:23 %add_ln108_5 = add i64 %sext_ln108_8, i64 %input_ftmap_read

]]></Node>
<StgValue><ssdm name="add_ln108_5"/></StgValue>
</operation>

<operation id="237" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
PAD.i.1:24 %trunc_ln108_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln108_5, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln108_1"/></StgValue>
</operation>

<operation id="238" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
PAD.i.1:30 %add_ln109_1 = add i64 %add_ln108_5, i64 1016

]]></Node>
<StgValue><ssdm name="add_ln109_1"/></StgValue>
</operation>

<operation id="239" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
PAD.i.1:31 %trunc_ln109_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln109_1, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln109_1"/></StgValue>
</operation>

<operation id="240" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="64" op_0_bw="62">
<![CDATA[
PAD.i.1:32 %sext_ln109_1 = sext i62 %trunc_ln109_1

]]></Node>
<StgValue><ssdm name="sext_ln109_1"/></StgValue>
</operation>

<operation id="241" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
PAD.i.1:33 %i1_addr_3 = getelementptr i32 %i1, i64 %sext_ln109_1

]]></Node>
<StgValue><ssdm name="i1_addr_3"/></StgValue>
</operation>

<operation id="242" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
PAD.i.1:40 %add_ln102 = add i5 %bh, i5 2

]]></Node>
<StgValue><ssdm name="add_ln102"/></StgValue>
</operation>

<operation id="243" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="0">
<![CDATA[
OUT.preheader:0 %br_ln36 = br void %OUT

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="244" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="64" op_0_bw="62">
<![CDATA[
PAD.i.1:25 %sext_ln108_3 = sext i62 %trunc_ln108_1

]]></Node>
<StgValue><ssdm name="sext_ln108_3"/></StgValue>
</operation>

<operation id="245" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
PAD.i.1:26 %i1_addr_2 = getelementptr i32 %i1, i64 %sext_ln108_3

]]></Node>
<StgValue><ssdm name="i1_addr_2"/></StgValue>
</operation>

<operation id="246" st_id="18" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
PAD.i.1:27 %i1_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr_2, i32 1

]]></Node>
<StgValue><ssdm name="i1_load_2_req"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="247" st_id="19" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
PAD.i.1:27 %i1_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr_2, i32 1

]]></Node>
<StgValue><ssdm name="i1_load_2_req"/></StgValue>
</operation>

<operation id="248" st_id="19" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
PAD.i.1:34 %i1_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr_3, i32 1

]]></Node>
<StgValue><ssdm name="i1_load_3_req"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="249" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="70" op_0_bw="5">
<![CDATA[
PAD.i.1:0 %zext_ln102_3 = zext i5 %bh_2

]]></Node>
<StgValue><ssdm name="zext_ln102_3"/></StgValue>
</operation>

<operation id="250" st_id="20" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="70" op_0_bw="70" op_1_bw="70">
<![CDATA[
PAD.i.1:1 %mul_ln102_1 = mul i70 %zext_ln102_3, i70 24595658764946068822

]]></Node>
<StgValue><ssdm name="mul_ln102_1"/></StgValue>
</operation>

<operation id="251" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="4" op_0_bw="4" op_1_bw="70" op_2_bw="32" op_3_bw="32">
<![CDATA[
PAD.i.1:2 %udiv_ln102_1_cast = partselect i4 @_ssdm_op_PartSelect.i4.i70.i32.i32, i70 %mul_ln102_1, i32 66, i32 69

]]></Node>
<StgValue><ssdm name="udiv_ln102_1_cast"/></StgValue>
</operation>

<operation id="252" st_id="20" stage="9" lat="9">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="2" op_0_bw="5" op_1_bw="5">
<![CDATA[
PAD.i.1:5 %urem_ln102_1 = urem i5 %bh_2, i5 3

]]></Node>
<StgValue><ssdm name="urem_ln102_1"/></StgValue>
</operation>

<operation id="253" st_id="20" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
PAD.i.1:27 %i1_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr_2, i32 1

]]></Node>
<StgValue><ssdm name="i1_load_2_req"/></StgValue>
</operation>

<operation id="254" st_id="20" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
PAD.i.1:34 %i1_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr_3, i32 1

]]></Node>
<StgValue><ssdm name="i1_load_3_req"/></StgValue>
</operation>

<operation id="255" st_id="20" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
PAD.i.1:38 %empty_159 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i1_addr_2, i32 255

]]></Node>
<StgValue><ssdm name="empty_159"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="256" st_id="21" stage="8" lat="9">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="2" op_0_bw="5" op_1_bw="5">
<![CDATA[
PAD.i.1:5 %urem_ln102_1 = urem i5 %bh_2, i5 3

]]></Node>
<StgValue><ssdm name="urem_ln102_1"/></StgValue>
</operation>

<operation id="257" st_id="21" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
PAD.i.1:27 %i1_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr_2, i32 1

]]></Node>
<StgValue><ssdm name="i1_load_2_req"/></StgValue>
</operation>

<operation id="258" st_id="21" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
PAD.i.1:34 %i1_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr_3, i32 1

]]></Node>
<StgValue><ssdm name="i1_load_3_req"/></StgValue>
</operation>

<operation id="259" st_id="21" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
PAD.i.1:38 %empty_159 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i1_addr_2, i32 255

]]></Node>
<StgValue><ssdm name="empty_159"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="260" st_id="22" stage="7" lat="9">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="2" op_0_bw="5" op_1_bw="5">
<![CDATA[
PAD.i.1:5 %urem_ln102_1 = urem i5 %bh_2, i5 3

]]></Node>
<StgValue><ssdm name="urem_ln102_1"/></StgValue>
</operation>

<operation id="261" st_id="22" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
PAD.i.1:27 %i1_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr_2, i32 1

]]></Node>
<StgValue><ssdm name="i1_load_2_req"/></StgValue>
</operation>

<operation id="262" st_id="22" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
PAD.i.1:34 %i1_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr_3, i32 1

]]></Node>
<StgValue><ssdm name="i1_load_3_req"/></StgValue>
</operation>

<operation id="263" st_id="22" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
PAD.i.1:38 %empty_159 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i1_addr_2, i32 255

]]></Node>
<StgValue><ssdm name="empty_159"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="264" st_id="23" stage="6" lat="9">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="2" op_0_bw="5" op_1_bw="5">
<![CDATA[
PAD.i.1:5 %urem_ln102_1 = urem i5 %bh_2, i5 3

]]></Node>
<StgValue><ssdm name="urem_ln102_1"/></StgValue>
</operation>

<operation id="265" st_id="23" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
PAD.i.1:27 %i1_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr_2, i32 1

]]></Node>
<StgValue><ssdm name="i1_load_2_req"/></StgValue>
</operation>

<operation id="266" st_id="23" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
PAD.i.1:34 %i1_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr_3, i32 1

]]></Node>
<StgValue><ssdm name="i1_load_3_req"/></StgValue>
</operation>

<operation id="267" st_id="23" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
PAD.i.1:38 %empty_159 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i1_addr_2, i32 255

]]></Node>
<StgValue><ssdm name="empty_159"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="268" st_id="24" stage="5" lat="9">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="2" op_0_bw="5" op_1_bw="5">
<![CDATA[
PAD.i.1:5 %urem_ln102_1 = urem i5 %bh_2, i5 3

]]></Node>
<StgValue><ssdm name="urem_ln102_1"/></StgValue>
</operation>

<operation id="269" st_id="24" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
PAD.i.1:27 %i1_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr_2, i32 1

]]></Node>
<StgValue><ssdm name="i1_load_2_req"/></StgValue>
</operation>

<operation id="270" st_id="24" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
PAD.i.1:34 %i1_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr_3, i32 1

]]></Node>
<StgValue><ssdm name="i1_load_3_req"/></StgValue>
</operation>

<operation id="271" st_id="24" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
PAD.i.1:38 %empty_159 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i1_addr_2, i32 255

]]></Node>
<StgValue><ssdm name="empty_159"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="272" st_id="25" stage="4" lat="9">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="2" op_0_bw="5" op_1_bw="5">
<![CDATA[
PAD.i.1:5 %urem_ln102_1 = urem i5 %bh_2, i5 3

]]></Node>
<StgValue><ssdm name="urem_ln102_1"/></StgValue>
</operation>

<operation id="273" st_id="25" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
PAD.i.1:27 %i1_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr_2, i32 1

]]></Node>
<StgValue><ssdm name="i1_load_2_req"/></StgValue>
</operation>

<operation id="274" st_id="25" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
PAD.i.1:34 %i1_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr_3, i32 1

]]></Node>
<StgValue><ssdm name="i1_load_3_req"/></StgValue>
</operation>

<operation id="275" st_id="25" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
PAD.i.1:38 %empty_159 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i1_addr_2, i32 255

]]></Node>
<StgValue><ssdm name="empty_159"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="276" st_id="26" stage="3" lat="9">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="2" op_0_bw="5" op_1_bw="5">
<![CDATA[
PAD.i.1:5 %urem_ln102_1 = urem i5 %bh_2, i5 3

]]></Node>
<StgValue><ssdm name="urem_ln102_1"/></StgValue>
</operation>

<operation id="277" st_id="26" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
PAD.i.1:28 %i1_addr_2_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %i1_addr_2

]]></Node>
<StgValue><ssdm name="i1_addr_2_read"/></StgValue>
</operation>

<operation id="278" st_id="26" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
PAD.i.1:34 %i1_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr_3, i32 1

]]></Node>
<StgValue><ssdm name="i1_load_3_req"/></StgValue>
</operation>

<operation id="279" st_id="26" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
PAD.i.1:38 %empty_159 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i1_addr_2, i32 255

]]></Node>
<StgValue><ssdm name="empty_159"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="280" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="10" op_0_bw="4">
<![CDATA[
PAD.i.1:3 %zext_ln114_1 = zext i4 %udiv_ln102_1_cast

]]></Node>
<StgValue><ssdm name="zext_ln114_1"/></StgValue>
</operation>

<operation id="281" st_id="27" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
PAD.i.1:4 %mul_ln114_1 = mul i10 %zext_ln114_1, i10 88

]]></Node>
<StgValue><ssdm name="mul_ln114_1"/></StgValue>
</operation>

<operation id="282" st_id="27" stage="2" lat="9">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="2" op_0_bw="5" op_1_bw="5">
<![CDATA[
PAD.i.1:5 %urem_ln102_1 = urem i5 %bh_2, i5 3

]]></Node>
<StgValue><ssdm name="urem_ln102_1"/></StgValue>
</operation>

<operation id="283" st_id="27" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
PAD.i.1:35 %i1_addr_3_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %i1_addr_3

]]></Node>
<StgValue><ssdm name="i1_addr_3_read"/></StgValue>
</operation>

<operation id="284" st_id="27" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
PAD.i.1:38 %empty_159 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i1_addr_2, i32 255

]]></Node>
<StgValue><ssdm name="empty_159"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="285" st_id="28" stage="1" lat="9">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="2" op_0_bw="5" op_1_bw="5">
<![CDATA[
PAD.i.1:5 %urem_ln102_1 = urem i5 %bh_2, i5 3

]]></Node>
<StgValue><ssdm name="urem_ln102_1"/></StgValue>
</operation>

<operation id="286" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="2" op_0_bw="2">
<![CDATA[
PAD.i.1:6 %trunc_ln102_1 = trunc i2 %urem_ln102_1

]]></Node>
<StgValue><ssdm name="trunc_ln102_1"/></StgValue>
</operation>

<operation id="287" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32">
<![CDATA[
PAD.i.1:29 %left_1 = bitcast i32 %i1_addr_2_read

]]></Node>
<StgValue><ssdm name="left_1"/></StgValue>
</operation>

<operation id="288" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32">
<![CDATA[
PAD.i.1:36 %right_1 = bitcast i32 %i1_addr_3_read

]]></Node>
<StgValue><ssdm name="right_1"/></StgValue>
</operation>

<operation id="289" st_id="28" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="10" op_4_bw="2" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0">
<![CDATA[
PAD.i.1:37 %call_ln108 = call void @conv1_Pipeline_PAD7, i32 %left_1, i32 %right_1, i10 %mul_ln114_1, i2 %trunc_ln102_1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_0

]]></Node>
<StgValue><ssdm name="call_ln108"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="290" st_id="29" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="10" op_4_bw="2" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0">
<![CDATA[
PAD.i.1:37 %call_ln108 = call void @conv1_Pipeline_PAD7, i32 %left_1, i32 %right_1, i10 %mul_ln114_1, i2 %trunc_ln102_1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_0

]]></Node>
<StgValue><ssdm name="call_ln108"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="291" st_id="30" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="62" op_3_bw="10" op_4_bw="2" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0">
<![CDATA[
PAD.i.1:39 %call_ln108 = call void @conv1_Pipeline_4, i32 %i1, i62 %trunc_ln108_1, i10 %mul_ln114_1, i2 %trunc_ln102_1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_0

]]></Node>
<StgValue><ssdm name="call_ln108"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="292" st_id="31" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="62" op_3_bw="10" op_4_bw="2" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0">
<![CDATA[
PAD.i.1:39 %call_ln108 = call void @conv1_Pipeline_4, i32 %i1, i62 %trunc_ln108_1, i10 %mul_ln114_1, i2 %trunc_ln102_1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_0

]]></Node>
<StgValue><ssdm name="call_ln108"/></StgValue>
</operation>

<operation id="293" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="0">
<![CDATA[
PAD.i.1:41 %br_ln102 = br void %PAD.i.0

]]></Node>
<StgValue><ssdm name="br_ln102"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="294" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
OUT:0 %out = phi i7 %add_ln36, void %_Z23export_output_buffer_c1PA15_A255_fPA255_S_Pfii.exit, i7 0, void %OUT.preheader

]]></Node>
<StgValue><ssdm name="out"/></StgValue>
</operation>

<operation id="295" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
OUT:1 %tmp_174 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %out, i32 6

]]></Node>
<StgValue><ssdm name="tmp_174"/></StgValue>
</operation>

<operation id="296" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
OUT:2 %br_ln36 = br i1 %tmp_174, void %OUT.split, void %for.inc118

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="297" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="6" op_0_bw="7">
<![CDATA[
OUT.split:0 %trunc_ln144 = trunc i7 %out

]]></Node>
<StgValue><ssdm name="trunc_ln144"/></StgValue>
</operation>

<operation id="298" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
OUT.split:1 %speclooptripcount_ln36 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln36"/></StgValue>
</operation>

<operation id="299" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
OUT.split:2 %specloopname_ln36 = specloopname void @_ssdm_op_SpecLoopName, void @empty_22

]]></Node>
<StgValue><ssdm name="specloopname_ln36"/></StgValue>
</operation>

<operation id="300" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="0">
<![CDATA[
OUT.split:3 %br_ln129 = br void %IN.i

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>

<operation id="301" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_174" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc118:0 %add_ln32 = add i8 %h_4, i8 15

]]></Node>
<StgValue><ssdm name="add_ln32"/></StgValue>
</operation>

<operation id="302" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_174" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc118:1 %store_ln32 = store i8 %add_ln32, i8 %h_2

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="303" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_174" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="0" op_0_bw="0">
<![CDATA[
for.inc118:2 %br_ln32 = br void %TILE_OUT

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="304" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
IN.i:0 %bout = phi i4 %add_ln129_1, void %for.inc23.i, i4 0, void %OUT.split

]]></Node>
<StgValue><ssdm name="bout"/></StgValue>
</operation>

<operation id="305" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="4">
<![CDATA[
IN.i:1 %trunc_ln129 = trunc i4 %bout

]]></Node>
<StgValue><ssdm name="trunc_ln129"/></StgValue>
</operation>

<operation id="306" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="6" op_0_bw="4">
<![CDATA[
IN.i:2 %zext_ln129 = zext i4 %bout

]]></Node>
<StgValue><ssdm name="zext_ln129"/></StgValue>
</operation>

<operation id="307" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
IN.i:3 %icmp_ln129 = icmp_eq  i4 %bout, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln129"/></StgValue>
</operation>

<operation id="308" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
IN.i:4 %add_ln129_1 = add i4 %bout, i4 1

]]></Node>
<StgValue><ssdm name="add_ln129_1"/></StgValue>
</operation>

<operation id="309" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
IN.i:5 %br_ln129 = br i1 %icmp_ln129, void %IN.i.split, void %KR0.preheader

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>

<operation id="310" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
IN.i.split:0 %speclooptripcount_ln129 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln129"/></StgValue>
</operation>

<operation id="311" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
IN.i.split:1 %specloopname_ln129 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12

]]></Node>
<StgValue><ssdm name="specloopname_ln129"/></StgValue>
</operation>

<operation id="312" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
IN.i.split:2 %add_ln129 = add i6 %zext_ln129, i6 %trunc_ln144

]]></Node>
<StgValue><ssdm name="add_ln129"/></StgValue>
</operation>

<operation id="313" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="15" op_0_bw="6">
<![CDATA[
IN.i.split:3 %zext_ln129_1 = zext i6 %add_ln129

]]></Node>
<StgValue><ssdm name="zext_ln129_1"/></StgValue>
</operation>

<operation id="314" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="2" op_0_bw="2" op_1_bw="4" op_2_bw="32" op_3_bw="32">
<![CDATA[
IN.i.split:4 %lshr_ln = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %bout, i32 1, i32 2

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="315" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="5" op_0_bw="2">
<![CDATA[
IN.i.split:5 %lshr_ln_cast = zext i2 %lshr_ln

]]></Node>
<StgValue><ssdm name="lshr_ln_cast"/></StgValue>
</operation>

<operation id="316" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
IN.i.split:6 %tmp_s = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %lshr_ln, i2 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="317" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="5" op_0_bw="4">
<![CDATA[
IN.i.split:7 %tmp_183_cast = zext i4 %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_183_cast"/></StgValue>
</operation>

<operation id="318" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
IN.i.split:8 %empty_122 = sub i5 %tmp_183_cast, i5 %lshr_ln_cast

]]></Node>
<StgValue><ssdm name="empty_122"/></StgValue>
</operation>

<operation id="319" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="6" op_0_bw="5">
<![CDATA[
IN.i.split:9 %sext_ln129 = sext i5 %empty_122

]]></Node>
<StgValue><ssdm name="sext_ln129"/></StgValue>
</operation>

<operation id="320" st_id="33" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
IN.i.split:10 %mul_ln131 = mul i15 %zext_ln129_1, i15 324

]]></Node>
<StgValue><ssdm name="mul_ln131"/></StgValue>
</operation>

<operation id="321" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="64" op_0_bw="15">
<![CDATA[
IN.i.split:11 %zext_ln131 = zext i15 %mul_ln131

]]></Node>
<StgValue><ssdm name="zext_ln131"/></StgValue>
</operation>

<operation id="322" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
IN.i.split:12 %add_ln131 = add i64 %zext_ln131, i64 %conv1_weights_read

]]></Node>
<StgValue><ssdm name="add_ln131"/></StgValue>
</operation>

<operation id="323" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="0">
<![CDATA[
IN.i.split:13 %br_ln131 = br void %for.body8.0.i

]]></Node>
<StgValue><ssdm name="br_ln131"/></StgValue>
</operation>

<operation id="324" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="0" op_0_bw="0">
<![CDATA[
KR0.preheader:0 %br_ln41 = br void %KR0

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="325" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
for.body8.0.i:0 %k = phi i4 %add_ln131_4, void %for.inc.1.i, i4 0, void %IN.i.split

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="326" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body8.0.i:1 %icmp_ln131 = icmp_ult  i4 %k, i4 9

]]></Node>
<StgValue><ssdm name="icmp_ln131"/></StgValue>
</operation>

<operation id="327" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body8.0.i:2 %br_ln131 = br i1 %icmp_ln131, void %for.inc23.i, void %for.body8.0.i.split

]]></Node>
<StgValue><ssdm name="br_ln131"/></StgValue>
</operation>

<operation id="328" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="3" op_0_bw="3" op_1_bw="4" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body8.0.i.split:2 %tmp_167 = partselect i3 @_ssdm_op_PartSelect.i3.i4.i32.i32, i4 %k, i32 1, i32 3

]]></Node>
<StgValue><ssdm name="tmp_167"/></StgValue>
</operation>

<operation id="329" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="4" op_3_bw="2">
<![CDATA[
for.body8.0.i.split:3 %add_ln131_5 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i3.i4.i2, i3 %tmp_167, i4 %k, i2 0

]]></Node>
<StgValue><ssdm name="add_ln131_5"/></StgValue>
</operation>

<operation id="330" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="64" op_0_bw="9">
<![CDATA[
for.body8.0.i.split:4 %zext_ln131_1 = zext i9 %add_ln131_5

]]></Node>
<StgValue><ssdm name="zext_ln131_1"/></StgValue>
</operation>

<operation id="331" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body8.0.i.split:5 %add_ln131_1 = add i64 %zext_ln131_1, i64 %add_ln131

]]></Node>
<StgValue><ssdm name="add_ln131_1"/></StgValue>
</operation>

<operation id="332" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body8.0.i.split:15 %trunc_ln3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln131_1, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln3"/></StgValue>
</operation>

<operation id="333" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="64" op_0_bw="62">
<![CDATA[
for.body8.0.i.split:16 %sext_ln135 = sext i62 %trunc_ln3

]]></Node>
<StgValue><ssdm name="sext_ln135"/></StgValue>
</operation>

<operation id="334" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.body8.0.i.split:17 %w1_addr = getelementptr i32 %w1, i64 %sext_ln135

]]></Node>
<StgValue><ssdm name="w1_addr"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="335" st_id="35" stage="8" lat="8">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="2" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body8.0.i.split:13 %urem_ln131 = urem i4 %k, i4 3

]]></Node>
<StgValue><ssdm name="urem_ln131"/></StgValue>
</operation>

<operation id="336" st_id="35" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body8.0.i.split:18 %empty_126 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w1_addr, i32 9

]]></Node>
<StgValue><ssdm name="empty_126"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="337" st_id="36" stage="7" lat="8">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="2" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body8.0.i.split:13 %urem_ln131 = urem i4 %k, i4 3

]]></Node>
<StgValue><ssdm name="urem_ln131"/></StgValue>
</operation>

<operation id="338" st_id="36" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body8.0.i.split:18 %empty_126 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w1_addr, i32 9

]]></Node>
<StgValue><ssdm name="empty_126"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="339" st_id="37" stage="6" lat="8">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="2" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body8.0.i.split:13 %urem_ln131 = urem i4 %k, i4 3

]]></Node>
<StgValue><ssdm name="urem_ln131"/></StgValue>
</operation>

<operation id="340" st_id="37" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body8.0.i.split:18 %empty_126 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w1_addr, i32 9

]]></Node>
<StgValue><ssdm name="empty_126"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="341" st_id="38" stage="5" lat="8">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="2" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body8.0.i.split:13 %urem_ln131 = urem i4 %k, i4 3

]]></Node>
<StgValue><ssdm name="urem_ln131"/></StgValue>
</operation>

<operation id="342" st_id="38" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body8.0.i.split:18 %empty_126 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w1_addr, i32 9

]]></Node>
<StgValue><ssdm name="empty_126"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="343" st_id="39" stage="4" lat="8">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="2" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body8.0.i.split:13 %urem_ln131 = urem i4 %k, i4 3

]]></Node>
<StgValue><ssdm name="urem_ln131"/></StgValue>
</operation>

<operation id="344" st_id="39" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body8.0.i.split:18 %empty_126 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w1_addr, i32 9

]]></Node>
<StgValue><ssdm name="empty_126"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="345" st_id="40" stage="3" lat="8">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="2" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body8.0.i.split:13 %urem_ln131 = urem i4 %k, i4 3

]]></Node>
<StgValue><ssdm name="urem_ln131"/></StgValue>
</operation>

<operation id="346" st_id="40" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body8.0.i.split:18 %empty_126 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w1_addr, i32 9

]]></Node>
<StgValue><ssdm name="empty_126"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="347" st_id="41" stage="2" lat="8">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="2" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body8.0.i.split:13 %urem_ln131 = urem i4 %k, i4 3

]]></Node>
<StgValue><ssdm name="urem_ln131"/></StgValue>
</operation>

<operation id="348" st_id="41" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body8.0.i.split:18 %empty_126 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w1_addr, i32 9

]]></Node>
<StgValue><ssdm name="empty_126"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="349" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body8.0.i.split:0 %speclooptripcount_ln131 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln131"/></StgValue>
</operation>

<operation id="350" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body8.0.i.split:1 %specloopname_ln131 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13

]]></Node>
<StgValue><ssdm name="specloopname_ln131"/></StgValue>
</operation>

<operation id="351" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="9" op_0_bw="4">
<![CDATA[
for.body8.0.i.split:6 %zext_ln131_2 = zext i4 %k

]]></Node>
<StgValue><ssdm name="zext_ln131_2"/></StgValue>
</operation>

<operation id="352" st_id="42" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body8.0.i.split:7 %mul_ln131_1 = mul i9 %zext_ln131_2, i9 22

]]></Node>
<StgValue><ssdm name="mul_ln131_1"/></StgValue>
</operation>

<operation id="353" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="3" op_0_bw="3" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body8.0.i.split:8 %tmp_176 = partselect i3 @_ssdm_op_PartSelect.i3.i9.i32.i32, i9 %mul_ln131_1, i32 6, i32 8

]]></Node>
<StgValue><ssdm name="tmp_176"/></StgValue>
</operation>

<operation id="354" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="6" op_0_bw="3">
<![CDATA[
for.body8.0.i.split:9 %udiv_ln5_cast = zext i3 %tmp_176

]]></Node>
<StgValue><ssdm name="udiv_ln5_cast"/></StgValue>
</operation>

<operation id="355" st_id="42" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.body8.0.i.split:10 %empty_123 = add i6 %sext_ln129, i6 %udiv_ln5_cast

]]></Node>
<StgValue><ssdm name="empty_123"/></StgValue>
</operation>

<operation id="356" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.body8.0.i.split:11 %empty_124 = shl i6 %empty_123, i6 2

]]></Node>
<StgValue><ssdm name="empty_124"/></StgValue>
</operation>

<operation id="357" st_id="42" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.body8.0.i.split:12 %empty_125 = sub i6 %empty_124, i6 %empty_123

]]></Node>
<StgValue><ssdm name="empty_125"/></StgValue>
</operation>

<operation id="358" st_id="42" stage="1" lat="8">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="2" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body8.0.i.split:13 %urem_ln131 = urem i4 %k, i4 3

]]></Node>
<StgValue><ssdm name="urem_ln131"/></StgValue>
</operation>

<operation id="359" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="2" op_0_bw="2">
<![CDATA[
for.body8.0.i.split:14 %trunc_ln131 = trunc i2 %urem_ln131

]]></Node>
<StgValue><ssdm name="trunc_ln131"/></StgValue>
</operation>

<operation id="360" st_id="42" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body8.0.i.split:18 %empty_126 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w1_addr, i32 9

]]></Node>
<StgValue><ssdm name="empty_126"/></StgValue>
</operation>

<operation id="361" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="0">
<![CDATA[
for.body8.0.i.split:19 %br_ln135 = br void %load-store-loop.0.i

]]></Node>
<StgValue><ssdm name="br_ln135"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="362" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
load-store-loop.0.i:0 %loop_index_0_i = phi i4 0, void %for.body8.0.i.split, i4 %empty_127, void %.exit49

]]></Node>
<StgValue><ssdm name="loop_index_0_i"/></StgValue>
</operation>

<operation id="363" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
load-store-loop.0.i:1 %phi_mul2528 = phi i8 0, void %for.body8.0.i.split, i8 %next_mul2529, void %.exit49

]]></Node>
<StgValue><ssdm name="phi_mul2528"/></StgValue>
</operation>

<operation id="364" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
load-store-loop.0.i:2 %phi_urem2530 = phi i4 0, void %for.body8.0.i.split, i4 %idx_urem2532, void %.exit49

]]></Node>
<StgValue><ssdm name="phi_urem2530"/></StgValue>
</operation>

<operation id="365" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
load-store-loop.0.i:3 %exitcond9314 = icmp_eq  i4 %loop_index_0_i, i4 9

]]></Node>
<StgValue><ssdm name="exitcond9314"/></StgValue>
</operation>

<operation id="366" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
load-store-loop.0.i:4 %empty_127 = add i4 %loop_index_0_i, i4 1

]]></Node>
<StgValue><ssdm name="empty_127"/></StgValue>
</operation>

<operation id="367" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
load-store-loop.0.i:5 %br_ln0 = br i1 %exitcond9314, void %load-store-loop.0.i.split, void %for.inc.0.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="368" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="1"/>
<literal name="exitcond9314" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
load-store-loop.0.i.split:1 %next_mul2529 = add i8 %phi_mul2528, i8 22

]]></Node>
<StgValue><ssdm name="next_mul2529"/></StgValue>
</operation>

<operation id="369" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="1"/>
<literal name="exitcond9314" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
load-store-loop.0.i.split:2 %tmp_179 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %phi_mul2528, i32 6, i32 7

]]></Node>
<StgValue><ssdm name="tmp_179"/></StgValue>
</operation>

<operation id="370" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="1"/>
<literal name="exitcond9314" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="6" op_0_bw="2">
<![CDATA[
load-store-loop.0.i.split:3 %tmp_197_cast = zext i2 %tmp_179

]]></Node>
<StgValue><ssdm name="tmp_197_cast"/></StgValue>
</operation>

<operation id="371" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="1"/>
<literal name="exitcond9314" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
load-store-loop.0.i.split:4 %empty_128 = add i6 %empty_125, i6 %tmp_197_cast

]]></Node>
<StgValue><ssdm name="empty_128"/></StgValue>
</operation>

<operation id="372" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="1"/>
<literal name="exitcond9314" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc.0.i:0 %or_ln131 = or i4 %k, i4 1

]]></Node>
<StgValue><ssdm name="or_ln131"/></StgValue>
</operation>

<operation id="373" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="1"/>
<literal name="exitcond9314" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.0.i:1 %add_ln131_2 = add i9 %add_ln131_5, i9 36

]]></Node>
<StgValue><ssdm name="add_ln131_2"/></StgValue>
</operation>

<operation id="374" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="1"/>
<literal name="exitcond9314" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="64" op_0_bw="9">
<![CDATA[
for.inc.0.i:2 %zext_ln131_3 = zext i9 %add_ln131_2

]]></Node>
<StgValue><ssdm name="zext_ln131_3"/></StgValue>
</operation>

<operation id="375" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="1"/>
<literal name="exitcond9314" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.0.i:3 %add_ln131_3 = add i64 %zext_ln131_3, i64 %add_ln131

]]></Node>
<StgValue><ssdm name="add_ln131_3"/></StgValue>
</operation>

<operation id="376" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="1"/>
<literal name="exitcond9314" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="9" op_0_bw="4">
<![CDATA[
for.inc.0.i:4 %zext_ln131_4 = zext i4 %or_ln131

]]></Node>
<StgValue><ssdm name="zext_ln131_4"/></StgValue>
</operation>

<operation id="377" st_id="43" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="1"/>
<literal name="exitcond9314" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.0.i:5 %mul_ln131_2 = mul i9 %zext_ln131_4, i9 22

]]></Node>
<StgValue><ssdm name="mul_ln131_2"/></StgValue>
</operation>

<operation id="378" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="1"/>
<literal name="exitcond9314" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="3" op_0_bw="3" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.0.i:6 %tmp_178 = partselect i3 @_ssdm_op_PartSelect.i3.i9.i32.i32, i9 %mul_ln131_2, i32 6, i32 8

]]></Node>
<StgValue><ssdm name="tmp_178"/></StgValue>
</operation>

<operation id="379" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="1"/>
<literal name="exitcond9314" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="6" op_0_bw="3">
<![CDATA[
for.inc.0.i:7 %udiv_ln131_1_cast = zext i3 %tmp_178

]]></Node>
<StgValue><ssdm name="udiv_ln131_1_cast"/></StgValue>
</operation>

<operation id="380" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="1"/>
<literal name="exitcond9314" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc.0.i:8 %empty_132 = add i6 %sext_ln129, i6 %udiv_ln131_1_cast

]]></Node>
<StgValue><ssdm name="empty_132"/></StgValue>
</operation>

<operation id="381" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="1"/>
<literal name="exitcond9314" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc.0.i:9 %empty_133 = shl i6 %empty_132, i6 2

]]></Node>
<StgValue><ssdm name="empty_133"/></StgValue>
</operation>

<operation id="382" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="1"/>
<literal name="exitcond9314" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc.0.i:10 %empty_134 = sub i6 %empty_133, i6 %empty_132

]]></Node>
<StgValue><ssdm name="empty_134"/></StgValue>
</operation>

<operation id="383" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="1"/>
<literal name="exitcond9314" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc.0.i:11 %icmp_ln131_1 = icmp_ult  i4 %or_ln131, i4 9

]]></Node>
<StgValue><ssdm name="icmp_ln131_1"/></StgValue>
</operation>

<operation id="384" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="1"/>
<literal name="exitcond9314" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.0.i:12 %br_ln131 = br i1 %icmp_ln131_1, void %for.inc23.i, void %for.body8.1.i

]]></Node>
<StgValue><ssdm name="br_ln131"/></StgValue>
</operation>

<operation id="385" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="1"/>
<literal name="exitcond9314" val="1"/>
<literal name="icmp_ln131_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body8.1.i:0 %trunc_ln135_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln131_3, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln135_1"/></StgValue>
</operation>

<operation id="386" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="1"/>
<literal name="exitcond9314" val="1"/>
<literal name="icmp_ln131_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="64" op_0_bw="62">
<![CDATA[
for.body8.1.i:1 %sext_ln135_1 = sext i62 %trunc_ln135_1

]]></Node>
<StgValue><ssdm name="sext_ln135_1"/></StgValue>
</operation>

<operation id="387" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="1"/>
<literal name="exitcond9314" val="1"/>
<literal name="icmp_ln131_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.body8.1.i:2 %w1_addr_1 = getelementptr i32 %w1, i64 %sext_ln135_1

]]></Node>
<StgValue><ssdm name="w1_addr_1"/></StgValue>
</operation>

<operation id="388" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9314" val="1"/>
<literal name="icmp_ln131_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="0" op_0_bw="0">
<![CDATA[
for.inc23.i:0 %br_ln129 = br void %IN.i

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="389" st_id="44" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
load-store-loop.0.i.split:25 %w1_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %w1_addr

]]></Node>
<StgValue><ssdm name="w1_addr_read"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="390" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
load-store-loop.0.i.split:0 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="391" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="64" op_0_bw="6">
<![CDATA[
load-store-loop.0.i.split:5 %p_cast2577 = zext i6 %empty_128

]]></Node>
<StgValue><ssdm name="p_cast2577"/></StgValue>
</operation>

<operation id="392" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.0.i.split:6 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_0_addr = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_0, i64 0, i64 %p_cast2577

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_0_addr"/></StgValue>
</operation>

<operation id="393" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.0.i.split:7 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_1_addr = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_1, i64 0, i64 %p_cast2577

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_1_addr"/></StgValue>
</operation>

<operation id="394" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.0.i.split:8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_2_addr = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_2, i64 0, i64 %p_cast2577

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_2_addr"/></StgValue>
</operation>

<operation id="395" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.0.i.split:9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_1_0_addr = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_1_0, i64 0, i64 %p_cast2577

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_1_0_addr"/></StgValue>
</operation>

<operation id="396" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.0.i.split:10 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_1_1_addr = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_1_1, i64 0, i64 %p_cast2577

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_1_1_addr"/></StgValue>
</operation>

<operation id="397" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.0.i.split:11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_1_2_addr = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_1_2, i64 0, i64 %p_cast2577

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_1_2_addr"/></StgValue>
</operation>

<operation id="398" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.0.i.split:12 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_2_0_addr = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_2_0, i64 0, i64 %p_cast2577

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_2_0_addr"/></StgValue>
</operation>

<operation id="399" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.0.i.split:13 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_2_1_addr = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_2_1, i64 0, i64 %p_cast2577

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_2_1_addr"/></StgValue>
</operation>

<operation id="400" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.0.i.split:14 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_2_2_addr = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_2_2, i64 0, i64 %p_cast2577

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_2_2_addr"/></StgValue>
</operation>

<operation id="401" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.0.i.split:15 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_0_addr = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_0, i64 0, i64 %p_cast2577

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_0_addr"/></StgValue>
</operation>

<operation id="402" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.0.i.split:16 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_1_addr = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_1, i64 0, i64 %p_cast2577

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_1_addr"/></StgValue>
</operation>

<operation id="403" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.0.i.split:17 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_2_addr = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_2, i64 0, i64 %p_cast2577

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_2_addr"/></StgValue>
</operation>

<operation id="404" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.0.i.split:18 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_1_0_addr = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_1_0, i64 0, i64 %p_cast2577

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_1_0_addr"/></StgValue>
</operation>

<operation id="405" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.0.i.split:19 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_1_1_addr = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_1_1, i64 0, i64 %p_cast2577

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_1_1_addr"/></StgValue>
</operation>

<operation id="406" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.0.i.split:20 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_1_2_addr = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_1_2, i64 0, i64 %p_cast2577

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_1_2_addr"/></StgValue>
</operation>

<operation id="407" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.0.i.split:21 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_2_0_addr = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_2_0, i64 0, i64 %p_cast2577

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_2_0_addr"/></StgValue>
</operation>

<operation id="408" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.0.i.split:22 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_2_1_addr = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_2_1, i64 0, i64 %p_cast2577

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_2_1_addr"/></StgValue>
</operation>

<operation id="409" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.0.i.split:23 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_2_2_addr = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_2_2, i64 0, i64 %p_cast2577

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_2_2_addr"/></StgValue>
</operation>

<operation id="410" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="2" op_0_bw="4">
<![CDATA[
load-store-loop.0.i.split:24 %empty_129 = trunc i4 %phi_urem2530

]]></Node>
<StgValue><ssdm name="empty_129"/></StgValue>
</operation>

<operation id="411" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="32">
<![CDATA[
load-store-loop.0.i.split:26 %empty_130 = bitcast i32 %w1_addr_read

]]></Node>
<StgValue><ssdm name="empty_130"/></StgValue>
</operation>

<operation id="412" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
load-store-loop.0.i.split:27 %br_ln129 = br i1 %trunc_ln129, void %.case.050, void %.case.151

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>

<operation id="413" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
.case.050:0 %switch_ln131 = switch i2 %trunc_ln131, void %.case.256, i2 0, void %.case.054, i2 1, void %.case.155

]]></Node>
<StgValue><ssdm name="switch_ln131"/></StgValue>
</operation>

<operation id="414" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln129" val="0"/>
<literal name="trunc_ln131" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
.case.155:0 %switch_ln0 = switch i2 %empty_129, void %.case.266, i2 0, void %.case.064, i2 1, void %.case.165

]]></Node>
<StgValue><ssdm name="switch_ln0"/></StgValue>
</operation>

<operation id="415" st_id="45" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln129" val="0"/>
<literal name="trunc_ln131" val="1"/>
<literal name="empty_129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.case.165:0 %store_ln135 = store i32 %empty_130, i6 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_1_1_addr

]]></Node>
<StgValue><ssdm name="store_ln135"/></StgValue>
</operation>

<operation id="416" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln129" val="0"/>
<literal name="trunc_ln131" val="1"/>
<literal name="empty_129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="0">
<![CDATA[
.case.165:1 %br_ln0 = br void %.exit63

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="417" st_id="45" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln129" val="0"/>
<literal name="trunc_ln131" val="1"/>
<literal name="empty_129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.case.064:0 %store_ln135 = store i32 %empty_130, i6 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_1_0_addr

]]></Node>
<StgValue><ssdm name="store_ln135"/></StgValue>
</operation>

<operation id="418" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln129" val="0"/>
<literal name="trunc_ln131" val="1"/>
<literal name="empty_129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="0">
<![CDATA[
.case.064:1 %br_ln0 = br void %.exit63

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="419" st_id="45" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln129" val="0"/>
<literal name="trunc_ln131" val="1"/>
<literal name="empty_129" val="!0"/>
<literal name="empty_129" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.case.266:0 %store_ln135 = store i32 %empty_130, i6 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_1_2_addr

]]></Node>
<StgValue><ssdm name="store_ln135"/></StgValue>
</operation>

<operation id="420" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln129" val="0"/>
<literal name="trunc_ln131" val="1"/>
<literal name="empty_129" val="!0"/>
<literal name="empty_129" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="0">
<![CDATA[
.case.266:1 %br_ln0 = br void %.exit63

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="421" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln129" val="0"/>
<literal name="trunc_ln131" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="0">
<![CDATA[
.exit63:0 %br_ln0 = br void %.exit53

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="422" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln129" val="0"/>
<literal name="trunc_ln131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
.case.054:0 %switch_ln0 = switch i2 %empty_129, void %.case.261, i2 0, void %.case.059, i2 1, void %.case.160

]]></Node>
<StgValue><ssdm name="switch_ln0"/></StgValue>
</operation>

<operation id="423" st_id="45" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln129" val="0"/>
<literal name="trunc_ln131" val="0"/>
<literal name="empty_129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.case.160:0 %store_ln135 = store i32 %empty_130, i6 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_1_addr

]]></Node>
<StgValue><ssdm name="store_ln135"/></StgValue>
</operation>

<operation id="424" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln129" val="0"/>
<literal name="trunc_ln131" val="0"/>
<literal name="empty_129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="0">
<![CDATA[
.case.160:1 %br_ln0 = br void %.exit58

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="425" st_id="45" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln129" val="0"/>
<literal name="trunc_ln131" val="0"/>
<literal name="empty_129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.case.059:0 %store_ln135 = store i32 %empty_130, i6 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_0_addr

]]></Node>
<StgValue><ssdm name="store_ln135"/></StgValue>
</operation>

<operation id="426" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln129" val="0"/>
<literal name="trunc_ln131" val="0"/>
<literal name="empty_129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="0">
<![CDATA[
.case.059:1 %br_ln0 = br void %.exit58

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="427" st_id="45" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln129" val="0"/>
<literal name="trunc_ln131" val="0"/>
<literal name="empty_129" val="!0"/>
<literal name="empty_129" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.case.261:0 %store_ln135 = store i32 %empty_130, i6 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_2_addr

]]></Node>
<StgValue><ssdm name="store_ln135"/></StgValue>
</operation>

<operation id="428" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln129" val="0"/>
<literal name="trunc_ln131" val="0"/>
<literal name="empty_129" val="!0"/>
<literal name="empty_129" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="0">
<![CDATA[
.case.261:1 %br_ln0 = br void %.exit58

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="429" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln129" val="0"/>
<literal name="trunc_ln131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="0">
<![CDATA[
.exit58:0 %br_ln0 = br void %.exit53

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="430" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln129" val="0"/>
<literal name="trunc_ln131" val="!0"/>
<literal name="trunc_ln131" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
.case.256:0 %switch_ln0 = switch i2 %empty_129, void %.case.271, i2 0, void %.case.069, i2 1, void %.case.170

]]></Node>
<StgValue><ssdm name="switch_ln0"/></StgValue>
</operation>

<operation id="431" st_id="45" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln129" val="0"/>
<literal name="trunc_ln131" val="!0"/>
<literal name="trunc_ln131" val="!1"/>
<literal name="empty_129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.case.170:0 %store_ln135 = store i32 %empty_130, i6 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_2_1_addr

]]></Node>
<StgValue><ssdm name="store_ln135"/></StgValue>
</operation>

<operation id="432" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln129" val="0"/>
<literal name="trunc_ln131" val="!0"/>
<literal name="trunc_ln131" val="!1"/>
<literal name="empty_129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="0">
<![CDATA[
.case.170:1 %br_ln0 = br void %.exit68

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="433" st_id="45" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln129" val="0"/>
<literal name="trunc_ln131" val="!0"/>
<literal name="trunc_ln131" val="!1"/>
<literal name="empty_129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.case.069:0 %store_ln135 = store i32 %empty_130, i6 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_2_0_addr

]]></Node>
<StgValue><ssdm name="store_ln135"/></StgValue>
</operation>

<operation id="434" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln129" val="0"/>
<literal name="trunc_ln131" val="!0"/>
<literal name="trunc_ln131" val="!1"/>
<literal name="empty_129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="0">
<![CDATA[
.case.069:1 %br_ln0 = br void %.exit68

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="435" st_id="45" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln129" val="0"/>
<literal name="trunc_ln131" val="!0"/>
<literal name="trunc_ln131" val="!1"/>
<literal name="empty_129" val="!0"/>
<literal name="empty_129" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.case.271:0 %store_ln135 = store i32 %empty_130, i6 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_2_2_addr

]]></Node>
<StgValue><ssdm name="store_ln135"/></StgValue>
</operation>

<operation id="436" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln129" val="0"/>
<literal name="trunc_ln131" val="!0"/>
<literal name="trunc_ln131" val="!1"/>
<literal name="empty_129" val="!0"/>
<literal name="empty_129" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="0">
<![CDATA[
.case.271:1 %br_ln0 = br void %.exit68

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="437" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln129" val="0"/>
<literal name="trunc_ln131" val="!0"/>
<literal name="trunc_ln131" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="0">
<![CDATA[
.exit68:0 %br_ln0 = br void %.exit53

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="438" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="0">
<![CDATA[
.exit53:0 %br_ln0 = br void %.exit49

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="439" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
.case.151:0 %switch_ln131 = switch i2 %trunc_ln131, void %.case.276, i2 0, void %.case.074, i2 1, void %.case.175

]]></Node>
<StgValue><ssdm name="switch_ln131"/></StgValue>
</operation>

<operation id="440" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln129" val="1"/>
<literal name="trunc_ln131" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
.case.175:0 %switch_ln0 = switch i2 %empty_129, void %.case.286, i2 0, void %.case.084, i2 1, void %.case.185

]]></Node>
<StgValue><ssdm name="switch_ln0"/></StgValue>
</operation>

<operation id="441" st_id="45" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln129" val="1"/>
<literal name="trunc_ln131" val="1"/>
<literal name="empty_129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.case.185:0 %store_ln135 = store i32 %empty_130, i6 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_1_1_addr

]]></Node>
<StgValue><ssdm name="store_ln135"/></StgValue>
</operation>

<operation id="442" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln129" val="1"/>
<literal name="trunc_ln131" val="1"/>
<literal name="empty_129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="0" op_0_bw="0">
<![CDATA[
.case.185:1 %br_ln0 = br void %.exit83

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="443" st_id="45" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln129" val="1"/>
<literal name="trunc_ln131" val="1"/>
<literal name="empty_129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.case.084:0 %store_ln135 = store i32 %empty_130, i6 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_1_0_addr

]]></Node>
<StgValue><ssdm name="store_ln135"/></StgValue>
</operation>

<operation id="444" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln129" val="1"/>
<literal name="trunc_ln131" val="1"/>
<literal name="empty_129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="0">
<![CDATA[
.case.084:1 %br_ln0 = br void %.exit83

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="445" st_id="45" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln129" val="1"/>
<literal name="trunc_ln131" val="1"/>
<literal name="empty_129" val="!0"/>
<literal name="empty_129" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.case.286:0 %store_ln135 = store i32 %empty_130, i6 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_1_2_addr

]]></Node>
<StgValue><ssdm name="store_ln135"/></StgValue>
</operation>

<operation id="446" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln129" val="1"/>
<literal name="trunc_ln131" val="1"/>
<literal name="empty_129" val="!0"/>
<literal name="empty_129" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="0" op_0_bw="0">
<![CDATA[
.case.286:1 %br_ln0 = br void %.exit83

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="447" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln129" val="1"/>
<literal name="trunc_ln131" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="0" op_0_bw="0">
<![CDATA[
.exit83:0 %br_ln0 = br void %.exit73

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="448" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln129" val="1"/>
<literal name="trunc_ln131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
.case.074:0 %switch_ln0 = switch i2 %empty_129, void %.case.281, i2 0, void %.case.079, i2 1, void %.case.180

]]></Node>
<StgValue><ssdm name="switch_ln0"/></StgValue>
</operation>

<operation id="449" st_id="45" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln129" val="1"/>
<literal name="trunc_ln131" val="0"/>
<literal name="empty_129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.case.180:0 %store_ln135 = store i32 %empty_130, i6 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_1_addr

]]></Node>
<StgValue><ssdm name="store_ln135"/></StgValue>
</operation>

<operation id="450" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln129" val="1"/>
<literal name="trunc_ln131" val="0"/>
<literal name="empty_129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="0" op_0_bw="0">
<![CDATA[
.case.180:1 %br_ln0 = br void %.exit78

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="451" st_id="45" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln129" val="1"/>
<literal name="trunc_ln131" val="0"/>
<literal name="empty_129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.case.079:0 %store_ln135 = store i32 %empty_130, i6 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_0_addr

]]></Node>
<StgValue><ssdm name="store_ln135"/></StgValue>
</operation>

<operation id="452" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln129" val="1"/>
<literal name="trunc_ln131" val="0"/>
<literal name="empty_129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="0" op_0_bw="0">
<![CDATA[
.case.079:1 %br_ln0 = br void %.exit78

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="453" st_id="45" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln129" val="1"/>
<literal name="trunc_ln131" val="0"/>
<literal name="empty_129" val="!0"/>
<literal name="empty_129" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.case.281:0 %store_ln135 = store i32 %empty_130, i6 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_2_addr

]]></Node>
<StgValue><ssdm name="store_ln135"/></StgValue>
</operation>

<operation id="454" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln129" val="1"/>
<literal name="trunc_ln131" val="0"/>
<literal name="empty_129" val="!0"/>
<literal name="empty_129" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="0">
<![CDATA[
.case.281:1 %br_ln0 = br void %.exit78

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="455" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln129" val="1"/>
<literal name="trunc_ln131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="0" op_0_bw="0">
<![CDATA[
.exit78:0 %br_ln0 = br void %.exit73

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="456" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln129" val="1"/>
<literal name="trunc_ln131" val="!0"/>
<literal name="trunc_ln131" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
.case.276:0 %switch_ln0 = switch i2 %empty_129, void %.case.291, i2 0, void %.case.089, i2 1, void %.case.190

]]></Node>
<StgValue><ssdm name="switch_ln0"/></StgValue>
</operation>

<operation id="457" st_id="45" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln129" val="1"/>
<literal name="trunc_ln131" val="!0"/>
<literal name="trunc_ln131" val="!1"/>
<literal name="empty_129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.case.190:0 %store_ln135 = store i32 %empty_130, i6 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_2_1_addr

]]></Node>
<StgValue><ssdm name="store_ln135"/></StgValue>
</operation>

<operation id="458" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln129" val="1"/>
<literal name="trunc_ln131" val="!0"/>
<literal name="trunc_ln131" val="!1"/>
<literal name="empty_129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="0" op_0_bw="0">
<![CDATA[
.case.190:1 %br_ln0 = br void %.exit88

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="459" st_id="45" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln129" val="1"/>
<literal name="trunc_ln131" val="!0"/>
<literal name="trunc_ln131" val="!1"/>
<literal name="empty_129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.case.089:0 %store_ln135 = store i32 %empty_130, i6 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_2_0_addr

]]></Node>
<StgValue><ssdm name="store_ln135"/></StgValue>
</operation>

<operation id="460" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln129" val="1"/>
<literal name="trunc_ln131" val="!0"/>
<literal name="trunc_ln131" val="!1"/>
<literal name="empty_129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="0" op_0_bw="0">
<![CDATA[
.case.089:1 %br_ln0 = br void %.exit88

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="461" st_id="45" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln129" val="1"/>
<literal name="trunc_ln131" val="!0"/>
<literal name="trunc_ln131" val="!1"/>
<literal name="empty_129" val="!0"/>
<literal name="empty_129" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.case.291:0 %store_ln135 = store i32 %empty_130, i6 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_2_2_addr

]]></Node>
<StgValue><ssdm name="store_ln135"/></StgValue>
</operation>

<operation id="462" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln129" val="1"/>
<literal name="trunc_ln131" val="!0"/>
<literal name="trunc_ln131" val="!1"/>
<literal name="empty_129" val="!0"/>
<literal name="empty_129" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="0" op_0_bw="0">
<![CDATA[
.case.291:1 %br_ln0 = br void %.exit88

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="463" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln129" val="1"/>
<literal name="trunc_ln131" val="!0"/>
<literal name="trunc_ln131" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="0" op_0_bw="0">
<![CDATA[
.exit88:0 %br_ln0 = br void %.exit73

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="464" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="0" op_0_bw="0">
<![CDATA[
.exit73:0 %br_ln0 = br void %.exit49

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="465" st_id="45" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.exit49:0 %next_urem2531 = add i4 %phi_urem2530, i4 1

]]></Node>
<StgValue><ssdm name="next_urem2531"/></StgValue>
</operation>

<operation id="466" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.exit49:1 %empty_131 = icmp_ult  i4 %next_urem2531, i4 3

]]></Node>
<StgValue><ssdm name="empty_131"/></StgValue>
</operation>

<operation id="467" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.exit49:2 %idx_urem2532 = select i1 %empty_131, i4 %next_urem2531, i4 0

]]></Node>
<StgValue><ssdm name="idx_urem2532"/></StgValue>
</operation>

<operation id="468" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="0" op_0_bw="0">
<![CDATA[
.exit49:3 %br_ln0 = br void %load-store-loop.0.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="469" st_id="46" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body8.1.i:3 %empty_135 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w1_addr_1, i32 9

]]></Node>
<StgValue><ssdm name="empty_135"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="470" st_id="47" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body8.1.i:3 %empty_135 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w1_addr_1, i32 9

]]></Node>
<StgValue><ssdm name="empty_135"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="471" st_id="48" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body8.1.i:3 %empty_135 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w1_addr_1, i32 9

]]></Node>
<StgValue><ssdm name="empty_135"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="472" st_id="49" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body8.1.i:3 %empty_135 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w1_addr_1, i32 9

]]></Node>
<StgValue><ssdm name="empty_135"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="473" st_id="50" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body8.1.i:3 %empty_135 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w1_addr_1, i32 9

]]></Node>
<StgValue><ssdm name="empty_135"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="474" st_id="51" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body8.1.i:3 %empty_135 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w1_addr_1, i32 9

]]></Node>
<StgValue><ssdm name="empty_135"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="475" st_id="52" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body8.1.i:3 %empty_135 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w1_addr_1, i32 9

]]></Node>
<StgValue><ssdm name="empty_135"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="476" st_id="53" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body8.1.i:3 %empty_135 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w1_addr_1, i32 9

]]></Node>
<StgValue><ssdm name="empty_135"/></StgValue>
</operation>

<operation id="477" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="0" op_0_bw="0">
<![CDATA[
for.body8.1.i:4 %br_ln135 = br void %load-store-loop.1.i

]]></Node>
<StgValue><ssdm name="br_ln135"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="478" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
load-store-loop.1.i:0 %loop_index_1_i = phi i4 0, void %for.body8.1.i, i4 %empty_136, void %.exit868

]]></Node>
<StgValue><ssdm name="loop_index_1_i"/></StgValue>
</operation>

<operation id="479" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
load-store-loop.1.i:1 %phi_mul2533 = phi i8 0, void %for.body8.1.i, i8 %next_mul2534, void %.exit868

]]></Node>
<StgValue><ssdm name="phi_mul2533"/></StgValue>
</operation>

<operation id="480" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
load-store-loop.1.i:2 %phi_urem2535 = phi i4 0, void %for.body8.1.i, i4 %idx_urem2537, void %.exit868

]]></Node>
<StgValue><ssdm name="phi_urem2535"/></StgValue>
</operation>

<operation id="481" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
load-store-loop.1.i:3 %exitcond9415 = icmp_eq  i4 %loop_index_1_i, i4 9

]]></Node>
<StgValue><ssdm name="exitcond9415"/></StgValue>
</operation>

<operation id="482" st_id="54" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
load-store-loop.1.i:4 %empty_136 = add i4 %loop_index_1_i, i4 1

]]></Node>
<StgValue><ssdm name="empty_136"/></StgValue>
</operation>

<operation id="483" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
load-store-loop.1.i:5 %br_ln0 = br i1 %exitcond9415, void %load-store-loop.1.i.split, void %for.inc.1.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="484" st_id="54" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9415" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
load-store-loop.1.i.split:1 %next_mul2534 = add i8 %phi_mul2533, i8 22

]]></Node>
<StgValue><ssdm name="next_mul2534"/></StgValue>
</operation>

<operation id="485" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9415" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
load-store-loop.1.i.split:2 %tmp_181 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %phi_mul2533, i32 6, i32 7

]]></Node>
<StgValue><ssdm name="tmp_181"/></StgValue>
</operation>

<operation id="486" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9415" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="6" op_0_bw="2">
<![CDATA[
load-store-loop.1.i.split:3 %tmp_200_cast = zext i2 %tmp_181

]]></Node>
<StgValue><ssdm name="tmp_200_cast"/></StgValue>
</operation>

<operation id="487" st_id="54" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9415" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
load-store-loop.1.i.split:4 %empty_137 = add i6 %empty_134, i6 %tmp_200_cast

]]></Node>
<StgValue><ssdm name="empty_137"/></StgValue>
</operation>

<operation id="488" st_id="54" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9415" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc.1.i:0 %add_ln131_4 = add i4 %k, i4 2

]]></Node>
<StgValue><ssdm name="add_ln131_4"/></StgValue>
</operation>

<operation id="489" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9415" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="0" op_0_bw="0">
<![CDATA[
for.inc.1.i:1 %br_ln131 = br void %for.body8.0.i

]]></Node>
<StgValue><ssdm name="br_ln131"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="490" st_id="55" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
load-store-loop.1.i.split:25 %w1_addr_1_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %w1_addr_1

]]></Node>
<StgValue><ssdm name="w1_addr_1_read"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="491" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
load-store-loop.1.i.split:0 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="492" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="64" op_0_bw="6">
<![CDATA[
load-store-loop.1.i.split:5 %p_cast2580 = zext i6 %empty_137

]]></Node>
<StgValue><ssdm name="p_cast2580"/></StgValue>
</operation>

<operation id="493" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.1.i.split:6 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_0_addr_1 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_0, i64 0, i64 %p_cast2580

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_0_addr_1"/></StgValue>
</operation>

<operation id="494" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.1.i.split:7 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_1_addr_1 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_1, i64 0, i64 %p_cast2580

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_1_addr_1"/></StgValue>
</operation>

<operation id="495" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.1.i.split:8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_2_addr_1 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_2, i64 0, i64 %p_cast2580

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_2_addr_1"/></StgValue>
</operation>

<operation id="496" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.1.i.split:9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_1_0_addr_1 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_1_0, i64 0, i64 %p_cast2580

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_1_0_addr_1"/></StgValue>
</operation>

<operation id="497" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.1.i.split:10 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_1_1_addr_1 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_1_1, i64 0, i64 %p_cast2580

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_1_1_addr_1"/></StgValue>
</operation>

<operation id="498" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.1.i.split:11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_1_2_addr_1 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_1_2, i64 0, i64 %p_cast2580

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_1_2_addr_1"/></StgValue>
</operation>

<operation id="499" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.1.i.split:12 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_2_0_addr_1 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_2_0, i64 0, i64 %p_cast2580

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_2_0_addr_1"/></StgValue>
</operation>

<operation id="500" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.1.i.split:13 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_2_1_addr_1 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_2_1, i64 0, i64 %p_cast2580

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_2_1_addr_1"/></StgValue>
</operation>

<operation id="501" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.1.i.split:14 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_2_2_addr_1 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_2_2, i64 0, i64 %p_cast2580

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_2_2_addr_1"/></StgValue>
</operation>

<operation id="502" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.1.i.split:15 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_0_addr_1 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_0, i64 0, i64 %p_cast2580

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_0_addr_1"/></StgValue>
</operation>

<operation id="503" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.1.i.split:16 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_1_addr_1 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_1, i64 0, i64 %p_cast2580

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_1_addr_1"/></StgValue>
</operation>

<operation id="504" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.1.i.split:17 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_2_addr_1 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_2, i64 0, i64 %p_cast2580

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_2_addr_1"/></StgValue>
</operation>

<operation id="505" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.1.i.split:18 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_1_0_addr_1 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_1_0, i64 0, i64 %p_cast2580

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_1_0_addr_1"/></StgValue>
</operation>

<operation id="506" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.1.i.split:19 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_1_1_addr_1 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_1_1, i64 0, i64 %p_cast2580

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_1_1_addr_1"/></StgValue>
</operation>

<operation id="507" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.1.i.split:20 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_1_2_addr_1 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_1_2, i64 0, i64 %p_cast2580

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_1_2_addr_1"/></StgValue>
</operation>

<operation id="508" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.1.i.split:21 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_2_0_addr_1 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_2_0, i64 0, i64 %p_cast2580

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_2_0_addr_1"/></StgValue>
</operation>

<operation id="509" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.1.i.split:22 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_2_1_addr_1 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_2_1, i64 0, i64 %p_cast2580

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_2_1_addr_1"/></StgValue>
</operation>

<operation id="510" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.1.i.split:23 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_2_2_addr_1 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_2_2, i64 0, i64 %p_cast2580

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_2_2_addr_1"/></StgValue>
</operation>

<operation id="511" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="2" op_0_bw="4">
<![CDATA[
load-store-loop.1.i.split:24 %empty_138 = trunc i4 %phi_urem2535

]]></Node>
<StgValue><ssdm name="empty_138"/></StgValue>
</operation>

<operation id="512" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="32">
<![CDATA[
load-store-loop.1.i.split:26 %empty_139 = bitcast i32 %w1_addr_1_read

]]></Node>
<StgValue><ssdm name="empty_139"/></StgValue>
</operation>

<operation id="513" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
load-store-loop.1.i.split:27 %br_ln129 = br i1 %trunc_ln129, void %.case.0869, void %.case.1870

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>

<operation id="514" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
.case.0869:0 %switch_ln131 = switch i2 %trunc_ln131, void %.case.0873, i2 1, void %.case.2875, i2 0, void %.case.1874

]]></Node>
<StgValue><ssdm name="switch_ln131"/></StgValue>
</operation>

<operation id="515" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln129" val="0"/>
<literal name="trunc_ln131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
.case.1874:0 %switch_ln0 = switch i2 %empty_138, void %.case.2885, i2 0, void %.case.0883, i2 1, void %.case.1884

]]></Node>
<StgValue><ssdm name="switch_ln0"/></StgValue>
</operation>

<operation id="516" st_id="56" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln129" val="0"/>
<literal name="trunc_ln131" val="0"/>
<literal name="empty_138" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.case.1884:0 %store_ln135 = store i32 %empty_139, i6 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_1_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln135"/></StgValue>
</operation>

<operation id="517" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln129" val="0"/>
<literal name="trunc_ln131" val="0"/>
<literal name="empty_138" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="0" op_0_bw="0">
<![CDATA[
.case.1884:1 %br_ln0 = br void %.exit882

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="518" st_id="56" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln129" val="0"/>
<literal name="trunc_ln131" val="0"/>
<literal name="empty_138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.case.0883:0 %store_ln135 = store i32 %empty_139, i6 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_1_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln135"/></StgValue>
</operation>

<operation id="519" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln129" val="0"/>
<literal name="trunc_ln131" val="0"/>
<literal name="empty_138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="0" op_0_bw="0">
<![CDATA[
.case.0883:1 %br_ln0 = br void %.exit882

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="520" st_id="56" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln129" val="0"/>
<literal name="trunc_ln131" val="0"/>
<literal name="empty_138" val="!0"/>
<literal name="empty_138" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.case.2885:0 %store_ln135 = store i32 %empty_139, i6 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_1_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln135"/></StgValue>
</operation>

<operation id="521" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln129" val="0"/>
<literal name="trunc_ln131" val="0"/>
<literal name="empty_138" val="!0"/>
<literal name="empty_138" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="0" op_0_bw="0">
<![CDATA[
.case.2885:1 %br_ln0 = br void %.exit882

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="522" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln129" val="0"/>
<literal name="trunc_ln131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="0" op_0_bw="0">
<![CDATA[
.exit882:0 %br_ln0 = br void %.exit872

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="523" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln129" val="0"/>
<literal name="trunc_ln131" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
.case.2875:0 %switch_ln0 = switch i2 %empty_138, void %.case.2890, i2 0, void %.case.0888, i2 1, void %.case.1889

]]></Node>
<StgValue><ssdm name="switch_ln0"/></StgValue>
</operation>

<operation id="524" st_id="56" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln129" val="0"/>
<literal name="trunc_ln131" val="1"/>
<literal name="empty_138" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.case.1889:0 %store_ln135 = store i32 %empty_139, i6 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_2_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln135"/></StgValue>
</operation>

<operation id="525" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln129" val="0"/>
<literal name="trunc_ln131" val="1"/>
<literal name="empty_138" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="0" op_0_bw="0">
<![CDATA[
.case.1889:1 %br_ln0 = br void %.exit887

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="526" st_id="56" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln129" val="0"/>
<literal name="trunc_ln131" val="1"/>
<literal name="empty_138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.case.0888:0 %store_ln135 = store i32 %empty_139, i6 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_2_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln135"/></StgValue>
</operation>

<operation id="527" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln129" val="0"/>
<literal name="trunc_ln131" val="1"/>
<literal name="empty_138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="0" op_0_bw="0">
<![CDATA[
.case.0888:1 %br_ln0 = br void %.exit887

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="528" st_id="56" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln129" val="0"/>
<literal name="trunc_ln131" val="1"/>
<literal name="empty_138" val="!0"/>
<literal name="empty_138" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.case.2890:0 %store_ln135 = store i32 %empty_139, i6 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_2_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln135"/></StgValue>
</operation>

<operation id="529" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln129" val="0"/>
<literal name="trunc_ln131" val="1"/>
<literal name="empty_138" val="!0"/>
<literal name="empty_138" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="0" op_0_bw="0">
<![CDATA[
.case.2890:1 %br_ln0 = br void %.exit887

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="530" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln129" val="0"/>
<literal name="trunc_ln131" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="0" op_0_bw="0">
<![CDATA[
.exit887:0 %br_ln0 = br void %.exit872

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="531" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln129" val="0"/>
<literal name="trunc_ln131" val="!0"/>
<literal name="trunc_ln131" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
.case.0873:0 %switch_ln0 = switch i2 %empty_138, void %.case.2880, i2 0, void %.case.0878, i2 1, void %.case.1879

]]></Node>
<StgValue><ssdm name="switch_ln0"/></StgValue>
</operation>

<operation id="532" st_id="56" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln129" val="0"/>
<literal name="trunc_ln131" val="!0"/>
<literal name="trunc_ln131" val="!1"/>
<literal name="empty_138" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.case.1879:0 %store_ln135 = store i32 %empty_139, i6 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln135"/></StgValue>
</operation>

<operation id="533" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln129" val="0"/>
<literal name="trunc_ln131" val="!0"/>
<literal name="trunc_ln131" val="!1"/>
<literal name="empty_138" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="0" op_0_bw="0">
<![CDATA[
.case.1879:1 %br_ln0 = br void %.exit877

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="534" st_id="56" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln129" val="0"/>
<literal name="trunc_ln131" val="!0"/>
<literal name="trunc_ln131" val="!1"/>
<literal name="empty_138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.case.0878:0 %store_ln135 = store i32 %empty_139, i6 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln135"/></StgValue>
</operation>

<operation id="535" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln129" val="0"/>
<literal name="trunc_ln131" val="!0"/>
<literal name="trunc_ln131" val="!1"/>
<literal name="empty_138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="0" op_0_bw="0">
<![CDATA[
.case.0878:1 %br_ln0 = br void %.exit877

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="536" st_id="56" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln129" val="0"/>
<literal name="trunc_ln131" val="!0"/>
<literal name="trunc_ln131" val="!1"/>
<literal name="empty_138" val="!0"/>
<literal name="empty_138" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.case.2880:0 %store_ln135 = store i32 %empty_139, i6 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln135"/></StgValue>
</operation>

<operation id="537" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln129" val="0"/>
<literal name="trunc_ln131" val="!0"/>
<literal name="trunc_ln131" val="!1"/>
<literal name="empty_138" val="!0"/>
<literal name="empty_138" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="0" op_0_bw="0">
<![CDATA[
.case.2880:1 %br_ln0 = br void %.exit877

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="538" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln129" val="0"/>
<literal name="trunc_ln131" val="!0"/>
<literal name="trunc_ln131" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="0" op_0_bw="0">
<![CDATA[
.exit877:0 %br_ln0 = br void %.exit872

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="539" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="0" op_0_bw="0">
<![CDATA[
.exit872:0 %br_ln0 = br void %.exit868

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="540" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
.case.1870:0 %switch_ln131 = switch i2 %trunc_ln131, void %.case.0893, i2 1, void %.case.2895, i2 0, void %.case.1894

]]></Node>
<StgValue><ssdm name="switch_ln131"/></StgValue>
</operation>

<operation id="541" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln129" val="1"/>
<literal name="trunc_ln131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
.case.1894:0 %switch_ln0 = switch i2 %empty_138, void %.case.2905, i2 0, void %.case.0903, i2 1, void %.case.1904

]]></Node>
<StgValue><ssdm name="switch_ln0"/></StgValue>
</operation>

<operation id="542" st_id="56" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln129" val="1"/>
<literal name="trunc_ln131" val="0"/>
<literal name="empty_138" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.case.1904:0 %store_ln135 = store i32 %empty_139, i6 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_1_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln135"/></StgValue>
</operation>

<operation id="543" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln129" val="1"/>
<literal name="trunc_ln131" val="0"/>
<literal name="empty_138" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="0" op_0_bw="0">
<![CDATA[
.case.1904:1 %br_ln0 = br void %.exit902

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="544" st_id="56" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln129" val="1"/>
<literal name="trunc_ln131" val="0"/>
<literal name="empty_138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.case.0903:0 %store_ln135 = store i32 %empty_139, i6 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_1_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln135"/></StgValue>
</operation>

<operation id="545" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln129" val="1"/>
<literal name="trunc_ln131" val="0"/>
<literal name="empty_138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="0" op_0_bw="0">
<![CDATA[
.case.0903:1 %br_ln0 = br void %.exit902

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="546" st_id="56" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln129" val="1"/>
<literal name="trunc_ln131" val="0"/>
<literal name="empty_138" val="!0"/>
<literal name="empty_138" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.case.2905:0 %store_ln135 = store i32 %empty_139, i6 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_1_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln135"/></StgValue>
</operation>

<operation id="547" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln129" val="1"/>
<literal name="trunc_ln131" val="0"/>
<literal name="empty_138" val="!0"/>
<literal name="empty_138" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="0" op_0_bw="0">
<![CDATA[
.case.2905:1 %br_ln0 = br void %.exit902

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="548" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln129" val="1"/>
<literal name="trunc_ln131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="0" op_0_bw="0">
<![CDATA[
.exit902:0 %br_ln0 = br void %.exit892

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="549" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln129" val="1"/>
<literal name="trunc_ln131" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
.case.2895:0 %switch_ln0 = switch i2 %empty_138, void %.case.2910, i2 0, void %.case.0908, i2 1, void %.case.1909

]]></Node>
<StgValue><ssdm name="switch_ln0"/></StgValue>
</operation>

<operation id="550" st_id="56" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln129" val="1"/>
<literal name="trunc_ln131" val="1"/>
<literal name="empty_138" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.case.1909:0 %store_ln135 = store i32 %empty_139, i6 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_2_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln135"/></StgValue>
</operation>

<operation id="551" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln129" val="1"/>
<literal name="trunc_ln131" val="1"/>
<literal name="empty_138" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="0" op_0_bw="0">
<![CDATA[
.case.1909:1 %br_ln0 = br void %.exit907

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="552" st_id="56" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln129" val="1"/>
<literal name="trunc_ln131" val="1"/>
<literal name="empty_138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.case.0908:0 %store_ln135 = store i32 %empty_139, i6 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_2_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln135"/></StgValue>
</operation>

<operation id="553" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln129" val="1"/>
<literal name="trunc_ln131" val="1"/>
<literal name="empty_138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="0" op_0_bw="0">
<![CDATA[
.case.0908:1 %br_ln0 = br void %.exit907

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="554" st_id="56" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln129" val="1"/>
<literal name="trunc_ln131" val="1"/>
<literal name="empty_138" val="!0"/>
<literal name="empty_138" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.case.2910:0 %store_ln135 = store i32 %empty_139, i6 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_2_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln135"/></StgValue>
</operation>

<operation id="555" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln129" val="1"/>
<literal name="trunc_ln131" val="1"/>
<literal name="empty_138" val="!0"/>
<literal name="empty_138" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="0" op_0_bw="0">
<![CDATA[
.case.2910:1 %br_ln0 = br void %.exit907

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="556" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln129" val="1"/>
<literal name="trunc_ln131" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="0" op_0_bw="0">
<![CDATA[
.exit907:0 %br_ln0 = br void %.exit892

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="557" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln129" val="1"/>
<literal name="trunc_ln131" val="!0"/>
<literal name="trunc_ln131" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
.case.0893:0 %switch_ln0 = switch i2 %empty_138, void %.case.2900, i2 0, void %.case.0898, i2 1, void %.case.1899

]]></Node>
<StgValue><ssdm name="switch_ln0"/></StgValue>
</operation>

<operation id="558" st_id="56" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln129" val="1"/>
<literal name="trunc_ln131" val="!0"/>
<literal name="trunc_ln131" val="!1"/>
<literal name="empty_138" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.case.1899:0 %store_ln135 = store i32 %empty_139, i6 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln135"/></StgValue>
</operation>

<operation id="559" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln129" val="1"/>
<literal name="trunc_ln131" val="!0"/>
<literal name="trunc_ln131" val="!1"/>
<literal name="empty_138" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="0" op_0_bw="0">
<![CDATA[
.case.1899:1 %br_ln0 = br void %.exit897

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="560" st_id="56" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln129" val="1"/>
<literal name="trunc_ln131" val="!0"/>
<literal name="trunc_ln131" val="!1"/>
<literal name="empty_138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.case.0898:0 %store_ln135 = store i32 %empty_139, i6 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln135"/></StgValue>
</operation>

<operation id="561" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln129" val="1"/>
<literal name="trunc_ln131" val="!0"/>
<literal name="trunc_ln131" val="!1"/>
<literal name="empty_138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="0" op_0_bw="0">
<![CDATA[
.case.0898:1 %br_ln0 = br void %.exit897

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="562" st_id="56" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln129" val="1"/>
<literal name="trunc_ln131" val="!0"/>
<literal name="trunc_ln131" val="!1"/>
<literal name="empty_138" val="!0"/>
<literal name="empty_138" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.case.2900:0 %store_ln135 = store i32 %empty_139, i6 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln135"/></StgValue>
</operation>

<operation id="563" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln129" val="1"/>
<literal name="trunc_ln131" val="!0"/>
<literal name="trunc_ln131" val="!1"/>
<literal name="empty_138" val="!0"/>
<literal name="empty_138" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="0" op_0_bw="0">
<![CDATA[
.case.2900:1 %br_ln0 = br void %.exit897

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="564" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln129" val="1"/>
<literal name="trunc_ln131" val="!0"/>
<literal name="trunc_ln131" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="0" op_0_bw="0">
<![CDATA[
.exit897:0 %br_ln0 = br void %.exit892

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="565" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="0" op_0_bw="0">
<![CDATA[
.exit892:0 %br_ln0 = br void %.exit868

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="566" st_id="56" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.exit868:0 %next_urem2536 = add i4 %phi_urem2535, i4 1

]]></Node>
<StgValue><ssdm name="next_urem2536"/></StgValue>
</operation>

<operation id="567" st_id="56" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.exit868:1 %empty_140 = icmp_ult  i4 %next_urem2536, i4 3

]]></Node>
<StgValue><ssdm name="empty_140"/></StgValue>
</operation>

<operation id="568" st_id="56" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.exit868:2 %idx_urem2537 = select i1 %empty_140, i4 %next_urem2536, i4 0

]]></Node>
<StgValue><ssdm name="idx_urem2537"/></StgValue>
</operation>

<operation id="569" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="0" op_0_bw="0">
<![CDATA[
.exit868:3 %br_ln0 = br void %load-store-loop.1.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="570" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
KR0:3 %r = phi i4 %select_ln44_1, void %arrayidx982.exit, i4 0, void %KR0.preheader

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="571" st_id="57" stage="8" lat="8">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="2" op_0_bw="4" op_1_bw="4">
<![CDATA[
KR0:8 %empty_141 = urem i4 %r, i4 3

]]></Node>
<StgValue><ssdm name="empty_141"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="572" st_id="58" stage="7" lat="8">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="2" op_0_bw="4" op_1_bw="4">
<![CDATA[
KR0:8 %empty_141 = urem i4 %r, i4 3

]]></Node>
<StgValue><ssdm name="empty_141"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="573" st_id="59" stage="6" lat="8">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="2" op_0_bw="4" op_1_bw="4">
<![CDATA[
KR0:8 %empty_141 = urem i4 %r, i4 3

]]></Node>
<StgValue><ssdm name="empty_141"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="574" st_id="60" stage="5" lat="8">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="2" op_0_bw="4" op_1_bw="4">
<![CDATA[
KR0:8 %empty_141 = urem i4 %r, i4 3

]]></Node>
<StgValue><ssdm name="empty_141"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="575" st_id="61" stage="4" lat="8">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="2" op_0_bw="4" op_1_bw="4">
<![CDATA[
KR0:8 %empty_141 = urem i4 %r, i4 3

]]></Node>
<StgValue><ssdm name="empty_141"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="576" st_id="62" stage="3" lat="8">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="2" op_0_bw="4" op_1_bw="4">
<![CDATA[
KR0:8 %empty_141 = urem i4 %r, i4 3

]]></Node>
<StgValue><ssdm name="empty_141"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="577" st_id="63" stage="2" lat="8">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="2" op_0_bw="4" op_1_bw="4">
<![CDATA[
KR0:8 %empty_141 = urem i4 %r, i4 3

]]></Node>
<StgValue><ssdm name="empty_141"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="578" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="15" op_0_bw="15" op_1_bw="0" op_2_bw="15" op_3_bw="0">
<![CDATA[
KR0:0 %indvar_flatten22 = phi i15 %add_ln41_2, void %arrayidx982.exit, i15 0, void %KR0.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten22"/></StgValue>
</operation>

<operation id="579" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
KR0:1 %o = phi i4 %select_ln41_10, void %arrayidx982.exit, i4 0, void %KR0.preheader

]]></Node>
<StgValue><ssdm name="o"/></StgValue>
</operation>

<operation id="580" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
KR0:2 %indvar_flatten = phi i12 %select_ln44_4, void %arrayidx982.exit, i12 0, void %KR0.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="581" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
KR0:4 %c = phi i8 %indvars_iv_next110, void %arrayidx982.exit, i8 0, void %KR0.preheader

]]></Node>
<StgValue><ssdm name="c"/></StgValue>
</operation>

<operation id="582" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="9" op_0_bw="4">
<![CDATA[
KR0:5 %r_cast = zext i4 %r

]]></Node>
<StgValue><ssdm name="r_cast"/></StgValue>
</operation>

<operation id="583" st_id="64" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
KR0:6 %mul43 = mul i9 %r_cast, i9 22

]]></Node>
<StgValue><ssdm name="mul43"/></StgValue>
</operation>

<operation id="584" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="3" op_0_bw="3" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
KR0:7 %indvars_iv119_udiv_cast = partselect i3 @_ssdm_op_PartSelect.i3.i9.i32.i32, i9 %mul43, i32 6, i32 8

]]></Node>
<StgValue><ssdm name="indvars_iv119_udiv_cast"/></StgValue>
</operation>

<operation id="585" st_id="64" stage="1" lat="8">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="2" op_0_bw="4" op_1_bw="4">
<![CDATA[
KR0:8 %empty_141 = urem i4 %r, i4 3

]]></Node>
<StgValue><ssdm name="empty_141"/></StgValue>
</operation>

<operation id="586" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="2" op_0_bw="2">
<![CDATA[
KR0:9 %trunc_ln45 = trunc i2 %empty_141

]]></Node>
<StgValue><ssdm name="trunc_ln45"/></StgValue>
</operation>

<operation id="587" st_id="64" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
KR0:10 %icmp_ln41 = icmp_eq  i15 %indvar_flatten22, i15 30600

]]></Node>
<StgValue><ssdm name="icmp_ln41"/></StgValue>
</operation>

<operation id="588" st_id="64" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
KR0:11 %add_ln41_2 = add i15 %indvar_flatten22, i15 1

]]></Node>
<StgValue><ssdm name="add_ln41_2"/></StgValue>
</operation>

<operation id="589" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
KR0:12 %br_ln41 = br i1 %icmp_ln41, void %for.inc112, void %BH.i.preheader

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="590" st_id="64" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc112:0 %add_ln41 = add i4 %o, i4 1

]]></Node>
<StgValue><ssdm name="add_ln41"/></StgValue>
</operation>

<operation id="591" st_id="64" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc112:3 %icmp_ln44 = icmp_eq  i12 %indvar_flatten, i12 3825

]]></Node>
<StgValue><ssdm name="icmp_ln44"/></StgValue>
</operation>

<operation id="592" st_id="64" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc112:5 %select_ln41_10 = select i1 %icmp_ln44, i4 %add_ln41, i4 %o

]]></Node>
<StgValue><ssdm name="select_ln41_10"/></StgValue>
</operation>

<operation id="593" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="1" op_0_bw="4">
<![CDATA[
for.inc112:6 %trunc_ln41 = trunc i4 %select_ln41_10

]]></Node>
<StgValue><ssdm name="trunc_ln41"/></StgValue>
</operation>

<operation id="594" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="2" op_0_bw="2" op_1_bw="4" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc112:7 %zext_ln41_mid2_v = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %select_ln41_10, i32 1, i32 2

]]></Node>
<StgValue><ssdm name="zext_ln41_mid2_v"/></StgValue>
</operation>

<operation id="595" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc112:19 %xor_ln41 = xor i1 %icmp_ln44, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln41"/></StgValue>
</operation>

<operation id="596" st_id="64" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc112:20 %icmp_ln45 = icmp_eq  i8 %c, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln45"/></StgValue>
</operation>

<operation id="597" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc112:21 %and_ln41 = and i1 %icmp_ln45, i1 %xor_ln41

]]></Node>
<StgValue><ssdm name="and_ln41"/></StgValue>
</operation>

<operation id="598" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc112:24 %or_ln44 = or i1 %and_ln41, i1 %icmp_ln44

]]></Node>
<StgValue><ssdm name="or_ln44"/></StgValue>
</operation>

<operation id="599" st_id="64" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc112:25 %select_ln44 = select i1 %or_ln44, i8 0, i8 %c

]]></Node>
<StgValue><ssdm name="select_ln44"/></StgValue>
</operation>

<operation id="600" st_id="64" stage="12" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="2" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc112:50 %urem_ln45 = urem i8 %select_ln44, i8 3

]]></Node>
<StgValue><ssdm name="urem_ln45"/></StgValue>
</operation>

<operation id="601" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="0" op_0_bw="0">
<![CDATA[
BH.i.preheader:0 %br_ln148 = br void %BH.i

]]></Node>
<StgValue><ssdm name="br_ln148"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="602" st_id="65" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc112:4 %select_ln41 = select i1 %icmp_ln44, i4 0, i4 %r

]]></Node>
<StgValue><ssdm name="select_ln41"/></StgValue>
</operation>

<operation id="603" st_id="65" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.inc112:17 %select_ln41_11 = select i1 %icmp_ln44, i3 0, i3 %indvars_iv119_udiv_cast

]]></Node>
<StgValue><ssdm name="select_ln41_11"/></StgValue>
</operation>

<operation id="604" st_id="65" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc112:22 %add_ln44 = add i4 %select_ln41, i4 1

]]></Node>
<StgValue><ssdm name="add_ln44"/></StgValue>
</operation>

<operation id="605" st_id="65" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc112:26 %select_ln44_1 = select i1 %and_ln41, i4 %add_ln44, i4 %select_ln41

]]></Node>
<StgValue><ssdm name="select_ln44_1"/></StgValue>
</operation>

<operation id="606" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="9" op_0_bw="4">
<![CDATA[
for.inc112:33 %add_ln44_cast = zext i4 %add_ln44

]]></Node>
<StgValue><ssdm name="add_ln44_cast"/></StgValue>
</operation>

<operation id="607" st_id="65" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc112:34 %mul65 = mul i9 %add_ln44_cast, i9 22

]]></Node>
<StgValue><ssdm name="mul65"/></StgValue>
</operation>

<operation id="608" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="3" op_0_bw="3" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc112:35 %indvars_iv119_udiv_cast_mid1 = partselect i3 @_ssdm_op_PartSelect.i3.i9.i32.i32, i9 %mul65, i32 6, i32 8

]]></Node>
<StgValue><ssdm name="indvars_iv119_udiv_cast_mid1"/></StgValue>
</operation>

<operation id="609" st_id="65" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.inc112:36 %select_ln44_2 = select i1 %and_ln41, i3 %indvars_iv119_udiv_cast_mid1, i3 %select_ln41_11

]]></Node>
<StgValue><ssdm name="select_ln44_2"/></StgValue>
</operation>

<operation id="610" st_id="65" stage="8" lat="8">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="2" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc112:37 %p_mid1 = urem i4 %add_ln44, i4 3

]]></Node>
<StgValue><ssdm name="p_mid1"/></StgValue>
</operation>

<operation id="611" st_id="65" stage="11" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="2" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc112:50 %urem_ln45 = urem i8 %select_ln44, i8 3

]]></Node>
<StgValue><ssdm name="urem_ln45"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="612" st_id="66" stage="7" lat="8">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="2" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc112:37 %p_mid1 = urem i4 %add_ln44, i4 3

]]></Node>
<StgValue><ssdm name="p_mid1"/></StgValue>
</operation>

<operation id="613" st_id="66" stage="10" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="2" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc112:50 %urem_ln45 = urem i8 %select_ln44, i8 3

]]></Node>
<StgValue><ssdm name="urem_ln45"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="614" st_id="67" stage="6" lat="8">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="2" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc112:37 %p_mid1 = urem i4 %add_ln44, i4 3

]]></Node>
<StgValue><ssdm name="p_mid1"/></StgValue>
</operation>

<operation id="615" st_id="67" stage="9" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="2" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc112:50 %urem_ln45 = urem i8 %select_ln44, i8 3

]]></Node>
<StgValue><ssdm name="urem_ln45"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="616" st_id="68" stage="5" lat="8">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="2" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc112:37 %p_mid1 = urem i4 %add_ln44, i4 3

]]></Node>
<StgValue><ssdm name="p_mid1"/></StgValue>
</operation>

<operation id="617" st_id="68" stage="8" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="2" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc112:50 %urem_ln45 = urem i8 %select_ln44, i8 3

]]></Node>
<StgValue><ssdm name="urem_ln45"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="618" st_id="69" stage="4" lat="8">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="2" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc112:37 %p_mid1 = urem i4 %add_ln44, i4 3

]]></Node>
<StgValue><ssdm name="p_mid1"/></StgValue>
</operation>

<operation id="619" st_id="69" stage="7" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="2" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc112:50 %urem_ln45 = urem i8 %select_ln44, i8 3

]]></Node>
<StgValue><ssdm name="urem_ln45"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="620" st_id="70" stage="3" lat="8">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="2" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc112:37 %p_mid1 = urem i4 %add_ln44, i4 3

]]></Node>
<StgValue><ssdm name="p_mid1"/></StgValue>
</operation>

<operation id="621" st_id="70" stage="6" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="2" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc112:50 %urem_ln45 = urem i8 %select_ln44, i8 3

]]></Node>
<StgValue><ssdm name="urem_ln45"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="622" st_id="71" stage="2" lat="8">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="2" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc112:37 %p_mid1 = urem i4 %add_ln44, i4 3

]]></Node>
<StgValue><ssdm name="p_mid1"/></StgValue>
</operation>

<operation id="623" st_id="71" stage="5" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="2" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc112:50 %urem_ln45 = urem i8 %select_ln44, i8 3

]]></Node>
<StgValue><ssdm name="urem_ln45"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="624" st_id="72" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
for.inc112:18 %select_ln41_12 = select i1 %icmp_ln44, i2 0, i2 %trunc_ln45

]]></Node>
<StgValue><ssdm name="select_ln41_12"/></StgValue>
</operation>

<operation id="625" st_id="72" stage="1" lat="8">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="2" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc112:37 %p_mid1 = urem i4 %add_ln44, i4 3

]]></Node>
<StgValue><ssdm name="p_mid1"/></StgValue>
</operation>

<operation id="626" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="2" op_0_bw="2">
<![CDATA[
for.inc112:38 %trunc_ln45_1 = trunc i2 %p_mid1

]]></Node>
<StgValue><ssdm name="trunc_ln45_1"/></StgValue>
</operation>

<operation id="627" st_id="72" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
for.inc112:39 %select_ln44_3 = select i1 %and_ln41, i2 %trunc_ln45_1, i2 %select_ln41_12

]]></Node>
<StgValue><ssdm name="select_ln44_3"/></StgValue>
</operation>

<operation id="628" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="9" op_0_bw="8">
<![CDATA[
for.inc112:45 %zext_ln45 = zext i8 %select_ln44

]]></Node>
<StgValue><ssdm name="zext_ln45"/></StgValue>
</operation>

<operation id="629" st_id="72" stage="4" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="2" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc112:50 %urem_ln45 = urem i8 %select_ln44, i8 3

]]></Node>
<StgValue><ssdm name="urem_ln45"/></StgValue>
</operation>

<operation id="630" st_id="72" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc112:56 %empty_147 = add i9 %zext_ln45, i9 2

]]></Node>
<StgValue><ssdm name="empty_147"/></StgValue>
</operation>

<operation id="631" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="19" op_0_bw="9">
<![CDATA[
for.inc112:57 %p_cast2565 = zext i9 %empty_147

]]></Node>
<StgValue><ssdm name="p_cast2565"/></StgValue>
</operation>

<operation id="632" st_id="72" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc112:58 %mul56 = mul i19 %p_cast2565, i19 683

]]></Node>
<StgValue><ssdm name="mul56"/></StgValue>
</operation>

<operation id="633" st_id="72" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc112:61 %empty_149 = add i9 %zext_ln45, i9 4

]]></Node>
<StgValue><ssdm name="empty_149"/></StgValue>
</operation>

<operation id="634" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="19" op_0_bw="9">
<![CDATA[
for.inc112:62 %p_cast2566 = zext i9 %empty_149

]]></Node>
<StgValue><ssdm name="p_cast2566"/></StgValue>
</operation>

<operation id="635" st_id="72" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc112:63 %mul53 = mul i19 %p_cast2566, i19 683

]]></Node>
<StgValue><ssdm name="mul53"/></StgValue>
</operation>

<operation id="636" st_id="72" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc112:65 %empty_150 = add i9 %zext_ln45, i9 5

]]></Node>
<StgValue><ssdm name="empty_150"/></StgValue>
</operation>

<operation id="637" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="19" op_0_bw="9">
<![CDATA[
for.inc112:66 %p_cast2567 = zext i9 %empty_150

]]></Node>
<StgValue><ssdm name="p_cast2567"/></StgValue>
</operation>

<operation id="638" st_id="72" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc112:67 %mul50 = mul i19 %p_cast2567, i19 683

]]></Node>
<StgValue><ssdm name="mul50"/></StgValue>
</operation>

<operation id="639" st_id="72" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc112:70 %empty_152 = add i9 %zext_ln45, i9 7

]]></Node>
<StgValue><ssdm name="empty_152"/></StgValue>
</operation>

<operation id="640" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="19" op_0_bw="9">
<![CDATA[
for.inc112:71 %p_cast2568 = zext i9 %empty_152

]]></Node>
<StgValue><ssdm name="p_cast2568"/></StgValue>
</operation>

<operation id="641" st_id="72" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc112:72 %mul47 = mul i19 %p_cast2568, i19 683

]]></Node>
<StgValue><ssdm name="mul47"/></StgValue>
</operation>

<operation id="642" st_id="72" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc112:74 %empty_153 = add i9 %zext_ln45, i9 8

]]></Node>
<StgValue><ssdm name="empty_153"/></StgValue>
</operation>

<operation id="643" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="19" op_0_bw="9">
<![CDATA[
for.inc112:75 %zext_ln73 = zext i9 %empty_153

]]></Node>
<StgValue><ssdm name="zext_ln73"/></StgValue>
</operation>

<operation id="644" st_id="72" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc112:76 %mul_ln73 = mul i19 %zext_ln73, i19 683

]]></Node>
<StgValue><ssdm name="mul_ln73"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="645" st_id="73" stage="3" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="2" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc112:50 %urem_ln45 = urem i8 %select_ln44, i8 3

]]></Node>
<StgValue><ssdm name="urem_ln45"/></StgValue>
</operation>

<operation id="646" st_id="73" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc112:58 %mul56 = mul i19 %p_cast2565, i19 683

]]></Node>
<StgValue><ssdm name="mul56"/></StgValue>
</operation>

<operation id="647" st_id="73" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc112:63 %mul53 = mul i19 %p_cast2566, i19 683

]]></Node>
<StgValue><ssdm name="mul53"/></StgValue>
</operation>

<operation id="648" st_id="73" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc112:67 %mul50 = mul i19 %p_cast2567, i19 683

]]></Node>
<StgValue><ssdm name="mul50"/></StgValue>
</operation>

<operation id="649" st_id="73" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc112:72 %mul47 = mul i19 %p_cast2568, i19 683

]]></Node>
<StgValue><ssdm name="mul47"/></StgValue>
</operation>

<operation id="650" st_id="73" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc112:76 %mul_ln73 = mul i19 %zext_ln73, i19 683

]]></Node>
<StgValue><ssdm name="mul_ln73"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="651" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="7" op_0_bw="2">
<![CDATA[
for.inc112:8 %zext_ln63 = zext i2 %zext_ln41_mid2_v

]]></Node>
<StgValue><ssdm name="zext_ln63"/></StgValue>
</operation>

<operation id="652" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="6" op_0_bw="6" op_1_bw="2" op_2_bw="4">
<![CDATA[
for.inc112:13 %tmp_175 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i4, i2 %zext_ln41_mid2_v, i4 0

]]></Node>
<StgValue><ssdm name="tmp_175"/></StgValue>
</operation>

<operation id="653" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="7" op_0_bw="6">
<![CDATA[
for.inc112:14 %tmp_186_cast = zext i6 %tmp_175

]]></Node>
<StgValue><ssdm name="tmp_186_cast"/></StgValue>
</operation>

<operation id="654" st_id="74" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc112:15 %empty_142 = sub i7 %tmp_186_cast, i7 %zext_ln63

]]></Node>
<StgValue><ssdm name="empty_142"/></StgValue>
</operation>

<operation id="655" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="8" op_0_bw="7">
<![CDATA[
for.inc112:16 %sext_ln41 = sext i7 %empty_142

]]></Node>
<StgValue><ssdm name="sext_ln41"/></StgValue>
</operation>

<operation id="656" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="8" op_0_bw="4">
<![CDATA[
for.inc112:27 %select_ln44_1_cast = zext i4 %select_ln44_1

]]></Node>
<StgValue><ssdm name="select_ln44_1_cast"/></StgValue>
</operation>

<operation id="657" st_id="74" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc112:28 %empty_143 = add i8 %sext_ln41, i8 %select_ln44_1_cast

]]></Node>
<StgValue><ssdm name="empty_143"/></StgValue>
</operation>

<operation id="658" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="14" op_0_bw="8">
<![CDATA[
for.inc112:29 %p_cast2563 = sext i8 %empty_143

]]></Node>
<StgValue><ssdm name="p_cast2563"/></StgValue>
</operation>

<operation id="659" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="6" op_0_bw="8">
<![CDATA[
for.inc112:30 %empty_144 = trunc i8 %empty_143

]]></Node>
<StgValue><ssdm name="empty_144"/></StgValue>
</operation>

<operation id="660" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="14" op_0_bw="14" op_1_bw="6" op_2_bw="8">
<![CDATA[
for.inc112:31 %p_shl = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i6.i8, i6 %empty_144, i8 0

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="661" st_id="74" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc112:32 %empty_145 = sub i14 %p_shl, i14 %p_cast2563

]]></Node>
<StgValue><ssdm name="empty_145"/></StgValue>
</operation>

<operation id="662" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="14" op_0_bw="8">
<![CDATA[
for.inc112:40 %select_ln44_cast = zext i8 %select_ln44

]]></Node>
<StgValue><ssdm name="select_ln44_cast"/></StgValue>
</operation>

<operation id="663" st_id="74" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc112:41 %empty_146 = add i14 %empty_145, i14 %select_ln44_cast

]]></Node>
<StgValue><ssdm name="empty_146"/></StgValue>
</operation>

<operation id="664" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="64" op_0_bw="14">
<![CDATA[
for.inc112:42 %p_cast2573 = zext i14 %empty_146

]]></Node>
<StgValue><ssdm name="p_cast2573"/></StgValue>
</operation>

<operation id="665" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc112:43 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_22 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i64 0, i64 %p_cast2573

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_22"/></StgValue>
</operation>

<operation id="666" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc112:44 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_23 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou, i64 0, i64 %p_cast2573

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_23"/></StgValue>
</operation>

<operation id="667" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="17" op_0_bw="8">
<![CDATA[
for.inc112:47 %zext_ln45_1 = zext i8 %select_ln44

]]></Node>
<StgValue><ssdm name="zext_ln45_1"/></StgValue>
</operation>

<operation id="668" st_id="74" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc112:48 %mul_ln45 = mul i17 %zext_ln45_1, i17 342

]]></Node>
<StgValue><ssdm name="mul_ln45"/></StgValue>
</operation>

<operation id="669" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="7" op_0_bw="7" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc112:49 %udiv_ln3_cast = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %mul_ln45, i32 10, i32 16

]]></Node>
<StgValue><ssdm name="udiv_ln3_cast"/></StgValue>
</operation>

<operation id="670" st_id="74" stage="2" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="2" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc112:50 %urem_ln45 = urem i8 %select_ln44, i8 3

]]></Node>
<StgValue><ssdm name="urem_ln45"/></StgValue>
</operation>

<operation id="671" st_id="74" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc112:52 %indvars_iv_next110 = add i8 %select_ln44, i8 1

]]></Node>
<StgValue><ssdm name="indvars_iv_next110"/></StgValue>
</operation>

<operation id="672" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="17" op_0_bw="8">
<![CDATA[
for.inc112:53 %indvars_iv_next110_cast = zext i8 %indvars_iv_next110

]]></Node>
<StgValue><ssdm name="indvars_iv_next110_cast"/></StgValue>
</operation>

<operation id="673" st_id="74" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc112:54 %mul59 = mul i17 %indvars_iv_next110_cast, i17 342

]]></Node>
<StgValue><ssdm name="mul59"/></StgValue>
</operation>

<operation id="674" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="7" op_0_bw="7" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc112:55 %tmp_188_cast = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %mul59, i32 10, i32 16

]]></Node>
<StgValue><ssdm name="tmp_188_cast"/></StgValue>
</operation>

<operation id="675" st_id="74" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc112:58 %mul56 = mul i19 %p_cast2565, i19 683

]]></Node>
<StgValue><ssdm name="mul56"/></StgValue>
</operation>

<operation id="676" st_id="74" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc112:63 %mul53 = mul i19 %p_cast2566, i19 683

]]></Node>
<StgValue><ssdm name="mul53"/></StgValue>
</operation>

<operation id="677" st_id="74" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc112:67 %mul50 = mul i19 %p_cast2567, i19 683

]]></Node>
<StgValue><ssdm name="mul50"/></StgValue>
</operation>

<operation id="678" st_id="74" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc112:72 %mul47 = mul i19 %p_cast2568, i19 683

]]></Node>
<StgValue><ssdm name="mul47"/></StgValue>
</operation>

<operation id="679" st_id="74" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc112:76 %mul_ln73 = mul i19 %zext_ln73, i19 683

]]></Node>
<StgValue><ssdm name="mul_ln73"/></StgValue>
</operation>

<operation id="680" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="14">
<![CDATA[
for.inc112:78 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_24 = load i14 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_22

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_24"/></StgValue>
</operation>

<operation id="681" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="32" op_0_bw="14">
<![CDATA[
for.inc112:79 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_25 = load i14 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_23

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_25"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="682" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="5" op_0_bw="2">
<![CDATA[
for.inc112:9 %zext_ln63_19 = zext i2 %zext_ln41_mid2_v

]]></Node>
<StgValue><ssdm name="zext_ln63_19"/></StgValue>
</operation>

<operation id="683" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
for.inc112:10 %tmp_164 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %zext_ln41_mid2_v, i2 0

]]></Node>
<StgValue><ssdm name="tmp_164"/></StgValue>
</operation>

<operation id="684" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="5" op_0_bw="4">
<![CDATA[
for.inc112:11 %zext_ln63_20 = zext i4 %tmp_164

]]></Node>
<StgValue><ssdm name="zext_ln63_20"/></StgValue>
</operation>

<operation id="685" st_id="75" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc112:12 %sub_ln63 = sub i5 %zext_ln63_20, i5 %zext_ln63_19

]]></Node>
<StgValue><ssdm name="sub_ln63"/></StgValue>
</operation>

<operation id="686" st_id="75" stage="1" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="2" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc112:50 %urem_ln45 = urem i8 %select_ln44, i8 3

]]></Node>
<StgValue><ssdm name="urem_ln45"/></StgValue>
</operation>

<operation id="687" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="2" op_0_bw="2">
<![CDATA[
for.inc112:51 %trunc_ln45_2 = trunc i2 %urem_ln45

]]></Node>
<StgValue><ssdm name="trunc_ln45_2"/></StgValue>
</operation>

<operation id="688" st_id="75" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc112:58 %mul56 = mul i19 %p_cast2565, i19 683

]]></Node>
<StgValue><ssdm name="mul56"/></StgValue>
</operation>

<operation id="689" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="7" op_0_bw="7" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc112:59 %tmp_189_cast = partselect i7 @_ssdm_op_PartSelect.i7.i19.i32.i32, i19 %mul56, i32 11, i32 17

]]></Node>
<StgValue><ssdm name="tmp_189_cast"/></StgValue>
</operation>

<operation id="690" st_id="75" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc112:60 %empty_148 = add i7 %udiv_ln3_cast, i7 1

]]></Node>
<StgValue><ssdm name="empty_148"/></StgValue>
</operation>

<operation id="691" st_id="75" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc112:63 %mul53 = mul i19 %p_cast2566, i19 683

]]></Node>
<StgValue><ssdm name="mul53"/></StgValue>
</operation>

<operation id="692" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="7" op_0_bw="7" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc112:64 %tmp_190_cast = partselect i7 @_ssdm_op_PartSelect.i7.i19.i32.i32, i19 %mul53, i32 11, i32 17

]]></Node>
<StgValue><ssdm name="tmp_190_cast"/></StgValue>
</operation>

<operation id="693" st_id="75" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc112:67 %mul50 = mul i19 %p_cast2567, i19 683

]]></Node>
<StgValue><ssdm name="mul50"/></StgValue>
</operation>

<operation id="694" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="7" op_0_bw="7" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc112:68 %tmp_191_cast = partselect i7 @_ssdm_op_PartSelect.i7.i19.i32.i32, i19 %mul50, i32 11, i32 17

]]></Node>
<StgValue><ssdm name="tmp_191_cast"/></StgValue>
</operation>

<operation id="695" st_id="75" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc112:69 %empty_151 = add i7 %udiv_ln3_cast, i7 2

]]></Node>
<StgValue><ssdm name="empty_151"/></StgValue>
</operation>

<operation id="696" st_id="75" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc112:72 %mul47 = mul i19 %p_cast2568, i19 683

]]></Node>
<StgValue><ssdm name="mul47"/></StgValue>
</operation>

<operation id="697" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="7" op_0_bw="7" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc112:73 %tmp_192_cast = partselect i7 @_ssdm_op_PartSelect.i7.i19.i32.i32, i19 %mul47, i32 11, i32 17

]]></Node>
<StgValue><ssdm name="tmp_192_cast"/></StgValue>
</operation>

<operation id="698" st_id="75" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc112:76 %mul_ln73 = mul i19 %zext_ln73, i19 683

]]></Node>
<StgValue><ssdm name="mul_ln73"/></StgValue>
</operation>

<operation id="699" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="7" op_0_bw="7" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc112:77 %udiv_ln4_cast = partselect i7 @_ssdm_op_PartSelect.i7.i19.i32.i32, i19 %mul_ln73, i32 11, i32 17

]]></Node>
<StgValue><ssdm name="udiv_ln4_cast"/></StgValue>
</operation>

<operation id="700" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="14">
<![CDATA[
for.inc112:78 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_24 = load i14 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_22

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_24"/></StgValue>
</operation>

<operation id="701" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="32" op_0_bw="14">
<![CDATA[
for.inc112:79 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_25 = load i14 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_23

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_25"/></StgValue>
</operation>

<operation id="702" st_id="75" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc112:80 %tmp = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_24, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_25, i1 %trunc_ln41

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="703" st_id="75" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="5" op_3_bw="4" op_4_bw="3" op_5_bw="7" op_6_bw="7" op_7_bw="7" op_8_bw="7" op_9_bw="7" op_10_bw="7" op_11_bw="7" op_12_bw="7" op_13_bw="7" op_14_bw="1" op_15_bw="2" op_16_bw="2" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="0" op_46_bw="0">
<![CDATA[
for.inc112:81 %call_ln73 = call void @conv1_Pipeline_KR0, i32 %tmp, i5 %sub_ln63, i4 %select_ln44_1, i3 %select_ln44_2, i7 %udiv_ln3_cast, i7 %tmp_188_cast, i7 %tmp_189_cast, i7 %empty_148, i7 %tmp_190_cast, i7 %tmp_191_cast, i7 %empty_151, i7 %tmp_192_cast, i7 %udiv_ln4_cast, i1 %trunc_ln41, i2 %trunc_ln45_2, i2 %select_ln44_3, i32 %p_loc, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_1_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_1_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_1_1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_1_1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_1_2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_1_2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_2_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_2_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_2_1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_2_1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_2_2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_2_2

]]></Node>
<StgValue><ssdm name="call_ln73"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="704" st_id="76" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="5" op_3_bw="4" op_4_bw="3" op_5_bw="7" op_6_bw="7" op_7_bw="7" op_8_bw="7" op_9_bw="7" op_10_bw="7" op_11_bw="7" op_12_bw="7" op_13_bw="7" op_14_bw="1" op_15_bw="2" op_16_bw="2" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="0" op_46_bw="0">
<![CDATA[
for.inc112:81 %call_ln73 = call void @conv1_Pipeline_KR0, i32 %tmp, i5 %sub_ln63, i4 %select_ln44_1, i3 %select_ln44_2, i7 %udiv_ln3_cast, i7 %tmp_188_cast, i7 %tmp_189_cast, i7 %empty_148, i7 %tmp_190_cast, i7 %tmp_191_cast, i7 %empty_151, i7 %tmp_192_cast, i7 %udiv_ln4_cast, i1 %trunc_ln41, i2 %trunc_ln45_2, i2 %select_ln44_3, i32 %p_loc, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_1_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_1_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_1_1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_1_1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_1_2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_1_2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_2_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_2_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_2_1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_2_1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_2_2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_2_2

]]></Node>
<StgValue><ssdm name="call_ln73"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="705" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc112:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @OUT_ROW_COL_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="706" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc112:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 30600, i64 30600, i64 30600

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="707" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc112:23 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @ROW_COL_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="708" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc112:46 %specloopname_ln45 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10

]]></Node>
<StgValue><ssdm name="specloopname_ln45"/></StgValue>
</operation>

<operation id="709" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc112:82 %p_loc_load = load i32 %p_loc

]]></Node>
<StgValue><ssdm name="p_loc_load"/></StgValue>
</operation>

<operation id="710" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc112:83 %br_ln73 = br i1 %trunc_ln41, void %arrayidx982.case.0, void %arrayidx982.case.1

]]></Node>
<StgValue><ssdm name="br_ln73"/></StgValue>
</operation>

<operation id="711" st_id="77" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="0" op_0_bw="32" op_1_bw="14" op_2_bw="0">
<![CDATA[
arrayidx982.case.0:0 %store_ln73 = store i32 %p_loc_load, i14 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_22

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="712" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="0" op_0_bw="0">
<![CDATA[
arrayidx982.case.0:1 %br_ln73 = br void %arrayidx982.exit

]]></Node>
<StgValue><ssdm name="br_ln73"/></StgValue>
</operation>

<operation id="713" st_id="77" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="0" op_0_bw="32" op_1_bw="14" op_2_bw="0">
<![CDATA[
arrayidx982.case.1:0 %store_ln73 = store i32 %p_loc_load, i14 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_23

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="714" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="0" op_0_bw="0">
<![CDATA[
arrayidx982.case.1:1 %br_ln73 = br void %arrayidx982.exit

]]></Node>
<StgValue><ssdm name="br_ln73"/></StgValue>
</operation>

<operation id="715" st_id="77" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayidx982.exit:0 %add_ln44_1 = add i12 %indvar_flatten, i12 1

]]></Node>
<StgValue><ssdm name="add_ln44_1"/></StgValue>
</operation>

<operation id="716" st_id="77" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
arrayidx982.exit:1 %select_ln44_4 = select i1 %icmp_ln44, i12 1, i12 %add_ln44_1

]]></Node>
<StgValue><ssdm name="select_ln44_4"/></StgValue>
</operation>

<operation id="717" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="0" op_0_bw="0">
<![CDATA[
arrayidx982.exit:2 %br_ln45 = br void %KR0

]]></Node>
<StgValue><ssdm name="br_ln45"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="718" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
BH.i:0 %bout_1 = phi i4 %add_ln148_1, void %for.inc48.i, i4 0, void %BH.i.preheader

]]></Node>
<StgValue><ssdm name="bout_1"/></StgValue>
</operation>

<operation id="719" st_id="78" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
BH.i:1 %icmp_ln148 = icmp_eq  i4 %bout_1, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln148"/></StgValue>
</operation>

<operation id="720" st_id="78" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
BH.i:2 %add_ln148_1 = add i4 %bout_1, i4 1

]]></Node>
<StgValue><ssdm name="add_ln148_1"/></StgValue>
</operation>

<operation id="721" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
BH.i:3 %br_ln148 = br i1 %icmp_ln148, void %BH.i.split, void %BH.i.i.preheader

]]></Node>
<StgValue><ssdm name="br_ln148"/></StgValue>
</operation>

<operation id="722" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="1" op_0_bw="4">
<![CDATA[
BH.i.split:0 %trunc_ln148 = trunc i4 %bout_1

]]></Node>
<StgValue><ssdm name="trunc_ln148"/></StgValue>
</operation>

<operation id="723" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="6" op_0_bw="4">
<![CDATA[
BH.i.split:1 %zext_ln148 = zext i4 %bout_1

]]></Node>
<StgValue><ssdm name="zext_ln148"/></StgValue>
</operation>

<operation id="724" st_id="78" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
BH.i.split:4 %add_ln148 = add i6 %zext_ln148, i6 %trunc_ln144

]]></Node>
<StgValue><ssdm name="add_ln148"/></StgValue>
</operation>

<operation id="725" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="64" op_0_bw="6">
<![CDATA[
BH.i.split:5 %zext_ln148_1 = zext i6 %add_ln148

]]></Node>
<StgValue><ssdm name="zext_ln148_1"/></StgValue>
</operation>

<operation id="726" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="24" op_0_bw="6">
<![CDATA[
BH.i.split:6 %zext_ln148_2 = zext i6 %add_ln148

]]></Node>
<StgValue><ssdm name="zext_ln148_2"/></StgValue>
</operation>

<operation id="727" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="2" op_0_bw="2" op_1_bw="4" op_2_bw="32" op_3_bw="32">
<![CDATA[
BH.i.split:7 %lshr_ln1 = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %bout_1, i32 1, i32 2

]]></Node>
<StgValue><ssdm name="lshr_ln1"/></StgValue>
</operation>

<operation id="728" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
BH.i.split:13 %conv1_biases_addr = getelementptr i32 %conv1_biases, i64 0, i64 %zext_ln148_1

]]></Node>
<StgValue><ssdm name="conv1_biases_addr"/></StgValue>
</operation>

<operation id="729" st_id="78" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="32" op_0_bw="6">
<![CDATA[
BH.i.split:14 %conv1_biases_load = load i6 %conv1_biases_addr

]]></Node>
<StgValue><ssdm name="conv1_biases_load"/></StgValue>
</operation>

<operation id="730" st_id="78" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
BH.i.split:16 %mul_ln155 = mul i24 %zext_ln148_2, i24 260100

]]></Node>
<StgValue><ssdm name="mul_ln155"/></StgValue>
</operation>

<operation id="731" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="64" op_0_bw="24">
<![CDATA[
BH.i.split:17 %zext_ln155 = zext i24 %mul_ln155

]]></Node>
<StgValue><ssdm name="zext_ln155"/></StgValue>
</operation>

<operation id="732" st_id="78" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
BH.i.split:18 %add_ln155 = add i64 %zext_ln155, i64 %output_ftmap_read

]]></Node>
<StgValue><ssdm name="add_ln155"/></StgValue>
</operation>

<operation id="733" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="0" op_0_bw="0">
<![CDATA[
BH.i.i.preheader:0 %br_ln85 = br void %BH.i.i

]]></Node>
<StgValue><ssdm name="br_ln85"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="734" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
BH.i.split:2 %speclooptripcount_ln148 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln148"/></StgValue>
</operation>

<operation id="735" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
BH.i.split:3 %specloopname_ln148 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8

]]></Node>
<StgValue><ssdm name="specloopname_ln148"/></StgValue>
</operation>

<operation id="736" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="7" op_0_bw="2">
<![CDATA[
BH.i.split:8 %zext_ln155_7 = zext i2 %lshr_ln1

]]></Node>
<StgValue><ssdm name="zext_ln155_7"/></StgValue>
</operation>

<operation id="737" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="6" op_0_bw="6" op_1_bw="2" op_2_bw="4">
<![CDATA[
BH.i.split:9 %tmp_177 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i4, i2 %lshr_ln1, i4 0

]]></Node>
<StgValue><ssdm name="tmp_177"/></StgValue>
</operation>

<operation id="738" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="7" op_0_bw="6">
<![CDATA[
BH.i.split:10 %zext_ln155_8 = zext i6 %tmp_177

]]></Node>
<StgValue><ssdm name="zext_ln155_8"/></StgValue>
</operation>

<operation id="739" st_id="79" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
BH.i.split:11 %sub_ln155_2 = sub i7 %zext_ln155_8, i7 %zext_ln155_7

]]></Node>
<StgValue><ssdm name="sub_ln155_2"/></StgValue>
</operation>

<operation id="740" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="8" op_0_bw="7">
<![CDATA[
BH.i.split:12 %sext_ln148 = sext i7 %sub_ln155_2

]]></Node>
<StgValue><ssdm name="sext_ln148"/></StgValue>
</operation>

<operation id="741" st_id="79" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="32" op_0_bw="6">
<![CDATA[
BH.i.split:14 %conv1_biases_load = load i6 %conv1_biases_addr

]]></Node>
<StgValue><ssdm name="conv1_biases_load"/></StgValue>
</operation>

<operation id="742" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="32" op_0_bw="32">
<![CDATA[
BH.i.split:15 %empty_154 = bitcast i32 %conv1_biases_load

]]></Node>
<StgValue><ssdm name="empty_154"/></StgValue>
</operation>

<operation id="743" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="0" op_0_bw="0">
<![CDATA[
BH.i.split:19 %br_ln149 = br void %RELU.0.i

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="744" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
RELU.0.i:0 %bh_3 = phi i5 %add_ln149, void %for.body8.1.i80.preheader, i5 0, void %BH.i.split

]]></Node>
<StgValue><ssdm name="bh_3"/></StgValue>
</operation>

<operation id="745" st_id="80" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
RELU.0.i:1 %icmp_ln149 = icmp_ult  i5 %bh_3, i5 15

]]></Node>
<StgValue><ssdm name="icmp_ln149"/></StgValue>
</operation>

<operation id="746" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
RELU.0.i:2 %br_ln149 = br i1 %icmp_ln149, void %for.inc48.i, void %RELU.0.i.split

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="747" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="8" op_0_bw="5">
<![CDATA[
RELU.0.i.split:0 %zext_ln155_9 = zext i5 %bh_3

]]></Node>
<StgValue><ssdm name="zext_ln155_9"/></StgValue>
</operation>

<operation id="748" st_id="80" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
RELU.0.i.split:1 %add_ln155_5 = add i8 %sext_ln148, i8 %zext_ln155_9

]]></Node>
<StgValue><ssdm name="add_ln155_5"/></StgValue>
</operation>

<operation id="749" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="14" op_0_bw="8">
<![CDATA[
RELU.0.i.split:2 %sext_ln155_2 = sext i8 %add_ln155_5

]]></Node>
<StgValue><ssdm name="sext_ln155_2"/></StgValue>
</operation>

<operation id="750" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="6" op_0_bw="8">
<![CDATA[
RELU.0.i.split:3 %trunc_ln155 = trunc i8 %add_ln155_5

]]></Node>
<StgValue><ssdm name="trunc_ln155"/></StgValue>
</operation>

<operation id="751" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="14" op_0_bw="14" op_1_bw="6" op_2_bw="8">
<![CDATA[
RELU.0.i.split:4 %p_shl5 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i6.i8, i6 %trunc_ln155, i8 0

]]></Node>
<StgValue><ssdm name="p_shl5"/></StgValue>
</operation>

<operation id="752" st_id="80" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
RELU.0.i.split:5 %sub_ln155_3 = sub i14 %p_shl5, i14 %sext_ln155_2

]]></Node>
<StgValue><ssdm name="sub_ln155_3"/></StgValue>
</operation>

<operation id="753" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="4" op_0_bw="5">
<![CDATA[
RELU.0.i.split:6 %trunc_ln149 = trunc i5 %bh_3

]]></Node>
<StgValue><ssdm name="trunc_ln149"/></StgValue>
</operation>

<operation id="754" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="9" op_0_bw="5">
<![CDATA[
RELU.0.i.split:7 %zext_ln149 = zext i5 %bh_3

]]></Node>
<StgValue><ssdm name="zext_ln149"/></StgValue>
</operation>

<operation id="755" st_id="80" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="1" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
RELU.0.i.split:10 %call_ln155 = call void @conv1_Pipeline_RELU, i14 %sub_ln155_3, i1 %trunc_ln148, i32 %empty_154, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou

]]></Node>
<StgValue><ssdm name="call_ln155"/></StgValue>
</operation>

<operation id="756" st_id="80" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
RELU.0.i.split:11 %add_ln155_1 = add i9 %zext_ln149, i9 %zext_ln145

]]></Node>
<StgValue><ssdm name="add_ln155_1"/></StgValue>
</operation>

<operation id="757" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="19" op_0_bw="19" op_1_bw="9" op_2_bw="10">
<![CDATA[
RELU.0.i.split:12 %shl_ln3 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i9.i10, i9 %add_ln155_1, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln3"/></StgValue>
</operation>

<operation id="758" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="20" op_0_bw="19">
<![CDATA[
RELU.0.i.split:13 %zext_ln155_2 = zext i19 %shl_ln3

]]></Node>
<StgValue><ssdm name="zext_ln155_2"/></StgValue>
</operation>

<operation id="759" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="11" op_0_bw="11" op_1_bw="9" op_2_bw="2">
<![CDATA[
RELU.0.i.split:14 %shl_ln155_1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln155_1, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln155_1"/></StgValue>
</operation>

<operation id="760" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="20" op_0_bw="11">
<![CDATA[
RELU.0.i.split:15 %zext_ln155_3 = zext i11 %shl_ln155_1

]]></Node>
<StgValue><ssdm name="zext_ln155_3"/></StgValue>
</operation>

<operation id="761" st_id="80" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
RELU.0.i.split:16 %sub_ln155 = sub i20 %zext_ln155_2, i20 %zext_ln155_3

]]></Node>
<StgValue><ssdm name="sub_ln155"/></StgValue>
</operation>

<operation id="762" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="64" op_0_bw="20">
<![CDATA[
RELU.0.i.split:17 %sext_ln155 = sext i20 %sub_ln155

]]></Node>
<StgValue><ssdm name="sext_ln155"/></StgValue>
</operation>

<operation id="763" st_id="80" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
RELU.0.i.split:18 %add_ln155_2 = add i64 %sext_ln155, i64 %add_ln155

]]></Node>
<StgValue><ssdm name="add_ln155_2"/></StgValue>
</operation>

<operation id="764" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
RELU.0.i.split:19 %trunc_ln4 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln155_2, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln4"/></StgValue>
</operation>

<operation id="765" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
RELU.0.i.split:24 %or_ln155 = or i4 %trunc_ln149, i4 1

]]></Node>
<StgValue><ssdm name="or_ln155"/></StgValue>
</operation>

<operation id="766" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="9" op_0_bw="4">
<![CDATA[
RELU.0.i.split:25 %zext_ln155_4 = zext i4 %or_ln155

]]></Node>
<StgValue><ssdm name="zext_ln155_4"/></StgValue>
</operation>

<operation id="767" st_id="80" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
RELU.0.i.split:26 %add_ln155_3 = add i9 %zext_ln155_4, i9 %zext_ln145

]]></Node>
<StgValue><ssdm name="add_ln155_3"/></StgValue>
</operation>

<operation id="768" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="19" op_0_bw="19" op_1_bw="9" op_2_bw="10">
<![CDATA[
RELU.0.i.split:27 %shl_ln155_2 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i9.i10, i9 %add_ln155_3, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln155_2"/></StgValue>
</operation>

<operation id="769" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="20" op_0_bw="19">
<![CDATA[
RELU.0.i.split:28 %zext_ln155_5 = zext i19 %shl_ln155_2

]]></Node>
<StgValue><ssdm name="zext_ln155_5"/></StgValue>
</operation>

<operation id="770" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="11" op_0_bw="11" op_1_bw="9" op_2_bw="2">
<![CDATA[
RELU.0.i.split:29 %shl_ln155_3 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln155_3, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln155_3"/></StgValue>
</operation>

<operation id="771" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="20" op_0_bw="11">
<![CDATA[
RELU.0.i.split:30 %zext_ln155_6 = zext i11 %shl_ln155_3

]]></Node>
<StgValue><ssdm name="zext_ln155_6"/></StgValue>
</operation>

<operation id="772" st_id="80" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
RELU.0.i.split:31 %sub_ln155_1 = sub i20 %zext_ln155_5, i20 %zext_ln155_6

]]></Node>
<StgValue><ssdm name="sub_ln155_1"/></StgValue>
</operation>

<operation id="773" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="64" op_0_bw="20">
<![CDATA[
RELU.0.i.split:32 %sext_ln155_1 = sext i20 %sub_ln155_1

]]></Node>
<StgValue><ssdm name="sext_ln155_1"/></StgValue>
</operation>

<operation id="774" st_id="80" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
RELU.0.i.split:33 %add_ln155_4 = add i64 %sext_ln155_1, i64 %add_ln155

]]></Node>
<StgValue><ssdm name="add_ln155_4"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="775" st_id="81" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="1" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
RELU.0.i.split:10 %call_ln155 = call void @conv1_Pipeline_RELU, i14 %sub_ln155_3, i1 %trunc_ln148, i32 %empty_154, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou

]]></Node>
<StgValue><ssdm name="call_ln155"/></StgValue>
</operation>

<operation id="776" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="64" op_0_bw="62">
<![CDATA[
RELU.0.i.split:20 %sext_ln162 = sext i62 %trunc_ln4

]]></Node>
<StgValue><ssdm name="sext_ln162"/></StgValue>
</operation>

<operation id="777" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
RELU.0.i.split:21 %i2_addr = getelementptr i32 %i2, i64 %sext_ln162

]]></Node>
<StgValue><ssdm name="i2_addr"/></StgValue>
</operation>

<operation id="778" st_id="81" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
RELU.0.i.split:22 %empty_155 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %i2_addr, i32 255

]]></Node>
<StgValue><ssdm name="empty_155"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="779" st_id="82" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="62" op_3_bw="14" op_4_bw="1" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
RELU.0.i.split:23 %call_ln162 = call void @conv1_Pipeline_7, i32 %i2, i62 %trunc_ln4, i14 %sub_ln155_3, i1 %trunc_ln148, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou

]]></Node>
<StgValue><ssdm name="call_ln162"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="780" st_id="83" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="62" op_3_bw="14" op_4_bw="1" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
RELU.0.i.split:23 %call_ln162 = call void @conv1_Pipeline_7, i32 %i2, i62 %trunc_ln4, i14 %sub_ln155_3, i1 %trunc_ln148, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou

]]></Node>
<StgValue><ssdm name="call_ln162"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="781" st_id="84" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
RELU.0.i.split:34 %empty_156 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %i2_addr

]]></Node>
<StgValue><ssdm name="empty_156"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="782" st_id="85" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
RELU.0.i.split:34 %empty_156 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %i2_addr

]]></Node>
<StgValue><ssdm name="empty_156"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="783" st_id="86" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
RELU.0.i.split:34 %empty_156 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %i2_addr

]]></Node>
<StgValue><ssdm name="empty_156"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="784" st_id="87" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
RELU.0.i.split:34 %empty_156 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %i2_addr

]]></Node>
<StgValue><ssdm name="empty_156"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="785" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
RELU.0.i.split:8 %speclooptripcount_ln149 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln149"/></StgValue>
</operation>

<operation id="786" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
RELU.0.i.split:9 %specloopname_ln149 = specloopname void @_ssdm_op_SpecLoopName, void @empty_27

]]></Node>
<StgValue><ssdm name="specloopname_ln149"/></StgValue>
</operation>

<operation id="787" st_id="88" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
RELU.0.i.split:34 %empty_156 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %i2_addr

]]></Node>
<StgValue><ssdm name="empty_156"/></StgValue>
</operation>

<operation id="788" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="8" op_0_bw="4">
<![CDATA[
RELU.0.i.split:35 %zext_ln155_10 = zext i4 %or_ln155

]]></Node>
<StgValue><ssdm name="zext_ln155_10"/></StgValue>
</operation>

<operation id="789" st_id="88" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
RELU.0.i.split:36 %add_ln155_6 = add i8 %sext_ln148, i8 %zext_ln155_10

]]></Node>
<StgValue><ssdm name="add_ln155_6"/></StgValue>
</operation>

<operation id="790" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="14" op_0_bw="8">
<![CDATA[
RELU.0.i.split:37 %sext_ln155_3 = sext i8 %add_ln155_6

]]></Node>
<StgValue><ssdm name="sext_ln155_3"/></StgValue>
</operation>

<operation id="791" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="6" op_0_bw="8">
<![CDATA[
RELU.0.i.split:38 %trunc_ln155_1 = trunc i8 %add_ln155_6

]]></Node>
<StgValue><ssdm name="trunc_ln155_1"/></StgValue>
</operation>

<operation id="792" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="14" op_0_bw="14" op_1_bw="6" op_2_bw="8">
<![CDATA[
RELU.0.i.split:39 %p_shl6 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i6.i8, i6 %trunc_ln155_1, i8 0

]]></Node>
<StgValue><ssdm name="p_shl6"/></StgValue>
</operation>

<operation id="793" st_id="88" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
RELU.0.i.split:40 %sub_ln155_4 = sub i14 %p_shl6, i14 %sext_ln155_3

]]></Node>
<StgValue><ssdm name="sub_ln155_4"/></StgValue>
</operation>

<operation id="794" st_id="88" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
RELU.0.i.split:41 %icmp_ln149_1 = icmp_eq  i4 %or_ln155, i4 15

]]></Node>
<StgValue><ssdm name="icmp_ln149_1"/></StgValue>
</operation>

<operation id="795" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
RELU.0.i.split:42 %br_ln149 = br i1 %icmp_ln149_1, void %for.body8.1.i80.preheader, void %for.inc48.i

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="796" st_id="88" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
<literal name="icmp_ln149_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="1" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
for.body8.1.i80.preheader:0 %call_ln155 = call void @conv1_Pipeline_RELU8, i14 %sub_ln155_4, i1 %trunc_ln148, i32 %empty_154, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou

]]></Node>
<StgValue><ssdm name="call_ln155"/></StgValue>
</operation>

<operation id="797" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
<literal name="icmp_ln149_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body8.1.i80.preheader:1 %trunc_ln162_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln155_4, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln162_1"/></StgValue>
</operation>

<operation id="798" st_id="88" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
<literal name="icmp_ln149_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body8.1.i80.preheader:7 %add_ln149 = add i5 %bh_3, i5 2

]]></Node>
<StgValue><ssdm name="add_ln149"/></StgValue>
</operation>

<operation id="799" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="0" op_0_bw="0">
<![CDATA[
for.inc48.i:0 %br_ln148 = br void %BH.i

]]></Node>
<StgValue><ssdm name="br_ln148"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="800" st_id="89" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="1" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
for.body8.1.i80.preheader:0 %call_ln155 = call void @conv1_Pipeline_RELU8, i14 %sub_ln155_4, i1 %trunc_ln148, i32 %empty_154, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou

]]></Node>
<StgValue><ssdm name="call_ln155"/></StgValue>
</operation>

<operation id="801" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="64" op_0_bw="62">
<![CDATA[
for.body8.1.i80.preheader:2 %sext_ln162_1 = sext i62 %trunc_ln162_1

]]></Node>
<StgValue><ssdm name="sext_ln162_1"/></StgValue>
</operation>

<operation id="802" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.body8.1.i80.preheader:3 %i2_addr_1 = getelementptr i32 %i2, i64 %sext_ln162_1

]]></Node>
<StgValue><ssdm name="i2_addr_1"/></StgValue>
</operation>

<operation id="803" st_id="89" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.body8.1.i80.preheader:4 %empty_157 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %i2_addr_1, i32 255

]]></Node>
<StgValue><ssdm name="empty_157"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="804" st_id="90" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="62" op_3_bw="14" op_4_bw="1" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
for.body8.1.i80.preheader:5 %call_ln162 = call void @conv1_Pipeline_9, i32 %i2, i62 %trunc_ln162_1, i14 %sub_ln155_4, i1 %trunc_ln148, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou

]]></Node>
<StgValue><ssdm name="call_ln162"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="805" st_id="91" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="62" op_3_bw="14" op_4_bw="1" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
for.body8.1.i80.preheader:5 %call_ln162 = call void @conv1_Pipeline_9, i32 %i2, i62 %trunc_ln162_1, i14 %sub_ln155_4, i1 %trunc_ln148, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou

]]></Node>
<StgValue><ssdm name="call_ln162"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="806" st_id="92" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.body8.1.i80.preheader:6 %empty_158 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %i2_addr_1

]]></Node>
<StgValue><ssdm name="empty_158"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="807" st_id="93" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.body8.1.i80.preheader:6 %empty_158 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %i2_addr_1

]]></Node>
<StgValue><ssdm name="empty_158"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="808" st_id="94" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.body8.1.i80.preheader:6 %empty_158 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %i2_addr_1

]]></Node>
<StgValue><ssdm name="empty_158"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="809" st_id="95" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.body8.1.i80.preheader:6 %empty_158 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %i2_addr_1

]]></Node>
<StgValue><ssdm name="empty_158"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="810" st_id="96" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.body8.1.i80.preheader:6 %empty_158 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %i2_addr_1

]]></Node>
<StgValue><ssdm name="empty_158"/></StgValue>
</operation>

<operation id="811" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="0" op_0_bw="0">
<![CDATA[
for.body8.1.i80.preheader:8 %br_ln149 = br void %RELU.0.i

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="812" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
BH.i.i:0 %o_2 = phi i4 %add_ln85, void %for.inc16.i.i, i4 0, void %BH.i.i.preheader

]]></Node>
<StgValue><ssdm name="o_2"/></StgValue>
</operation>

<operation id="813" st_id="97" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
BH.i.i:1 %icmp_ln85 = icmp_eq  i4 %o_2, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln85"/></StgValue>
</operation>

<operation id="814" st_id="97" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
BH.i.i:2 %add_ln85 = add i4 %o_2, i4 1

]]></Node>
<StgValue><ssdm name="add_ln85"/></StgValue>
</operation>

<operation id="815" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
BH.i.i:3 %br_ln85 = br i1 %icmp_ln85, void %BH.i.i.split, void %_Z23export_output_buffer_c1PA15_A255_fPA255_S_Pfii.exit

]]></Node>
<StgValue><ssdm name="br_ln85"/></StgValue>
</operation>

<operation id="816" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="1" op_0_bw="4">
<![CDATA[
BH.i.i.split:0 %trunc_ln85 = trunc i4 %o_2

]]></Node>
<StgValue><ssdm name="trunc_ln85"/></StgValue>
</operation>

<operation id="817" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
BH.i.i.split:1 %speclooptripcount_ln85 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln85"/></StgValue>
</operation>

<operation id="818" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
BH.i.i.split:2 %specloopname_ln85 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln85"/></StgValue>
</operation>

<operation id="819" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="2" op_0_bw="2" op_1_bw="4" op_2_bw="32" op_3_bw="32">
<![CDATA[
BH.i.i.split:3 %lshr_ln2 = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %o_2, i32 1, i32 2

]]></Node>
<StgValue><ssdm name="lshr_ln2"/></StgValue>
</operation>

<operation id="820" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="7" op_0_bw="2">
<![CDATA[
BH.i.i.split:4 %zext_ln90 = zext i2 %lshr_ln2

]]></Node>
<StgValue><ssdm name="zext_ln90"/></StgValue>
</operation>

<operation id="821" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="6" op_0_bw="6" op_1_bw="2" op_2_bw="4">
<![CDATA[
BH.i.i.split:5 %tmp_180 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i4, i2 %lshr_ln2, i4 0

]]></Node>
<StgValue><ssdm name="tmp_180"/></StgValue>
</operation>

<operation id="822" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="7" op_0_bw="6">
<![CDATA[
BH.i.i.split:6 %zext_ln90_8 = zext i6 %tmp_180

]]></Node>
<StgValue><ssdm name="zext_ln90_8"/></StgValue>
</operation>

<operation id="823" st_id="97" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
BH.i.i.split:7 %sub_ln90 = sub i7 %zext_ln90_8, i7 %zext_ln90

]]></Node>
<StgValue><ssdm name="sub_ln90"/></StgValue>
</operation>

<operation id="824" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="8" op_0_bw="7">
<![CDATA[
BH.i.i.split:8 %sext_ln85 = sext i7 %sub_ln90

]]></Node>
<StgValue><ssdm name="sext_ln85"/></StgValue>
</operation>

<operation id="825" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="0" op_0_bw="0">
<![CDATA[
BH.i.i.split:9 %br_ln86 = br void %BW.0.i.i

]]></Node>
<StgValue><ssdm name="br_ln86"/></StgValue>
</operation>

<operation id="826" st_id="97" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_Z23export_output_buffer_c1PA15_A255_fPA255_S_Pfii.exit:0 %add_ln36 = add i7 %out, i7 8

]]></Node>
<StgValue><ssdm name="add_ln36"/></StgValue>
</operation>

<operation id="827" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="0" op_0_bw="0">
<![CDATA[
_Z23export_output_buffer_c1PA15_A255_fPA255_S_Pfii.exit:1 %br_ln36 = br void %OUT

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="828" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
BW.0.i.i:0 %h = phi i5 %add_ln86, void %for.inc.1.i.i.preheader, i5 0, void %BH.i.i.split

]]></Node>
<StgValue><ssdm name="h"/></StgValue>
</operation>

<operation id="829" st_id="98" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
BW.0.i.i:1 %icmp_ln86 = icmp_ult  i5 %h, i5 15

]]></Node>
<StgValue><ssdm name="icmp_ln86"/></StgValue>
</operation>

<operation id="830" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
BW.0.i.i:2 %br_ln86 = br i1 %icmp_ln86, void %for.inc16.i.i, void %BW.0.i.i.split

]]></Node>
<StgValue><ssdm name="br_ln86"/></StgValue>
</operation>

<operation id="831" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="8" op_0_bw="5">
<![CDATA[
BW.0.i.i.split:0 %zext_ln90_9 = zext i5 %h

]]></Node>
<StgValue><ssdm name="zext_ln90_9"/></StgValue>
</operation>

<operation id="832" st_id="98" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
BW.0.i.i.split:1 %add_ln90 = add i8 %sext_ln85, i8 %zext_ln90_9

]]></Node>
<StgValue><ssdm name="add_ln90"/></StgValue>
</operation>

<operation id="833" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="14" op_0_bw="8">
<![CDATA[
BW.0.i.i.split:2 %sext_ln90 = sext i8 %add_ln90

]]></Node>
<StgValue><ssdm name="sext_ln90"/></StgValue>
</operation>

<operation id="834" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="6" op_0_bw="8">
<![CDATA[
BW.0.i.i.split:3 %trunc_ln90 = trunc i8 %add_ln90

]]></Node>
<StgValue><ssdm name="trunc_ln90"/></StgValue>
</operation>

<operation id="835" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="14" op_0_bw="14" op_1_bw="6" op_2_bw="8">
<![CDATA[
BW.0.i.i.split:4 %p_shl7 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i6.i8, i6 %trunc_ln90, i8 0

]]></Node>
<StgValue><ssdm name="p_shl7"/></StgValue>
</operation>

<operation id="836" st_id="98" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
BW.0.i.i.split:5 %sub_ln90_1 = sub i14 %p_shl7, i14 %sext_ln90

]]></Node>
<StgValue><ssdm name="sub_ln90_1"/></StgValue>
</operation>

<operation id="837" st_id="98" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="1" op_3_bw="32" op_4_bw="32">
<![CDATA[
BW.0.i.i.split:9 %call_ln90 = call void @conv1_Pipeline_BW, i14 %sub_ln90_1, i1 %trunc_ln85, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou

]]></Node>
<StgValue><ssdm name="call_ln90"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="838" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="4" op_0_bw="5">
<![CDATA[
BW.0.i.i.split:6 %trunc_ln86 = trunc i5 %h

]]></Node>
<StgValue><ssdm name="trunc_ln86"/></StgValue>
</operation>

<operation id="839" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
BW.0.i.i.split:7 %speclooptripcount_ln86 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln86"/></StgValue>
</operation>

<operation id="840" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
BW.0.i.i.split:8 %specloopname_ln86 = specloopname void @_ssdm_op_SpecLoopName, void @empty_27

]]></Node>
<StgValue><ssdm name="specloopname_ln86"/></StgValue>
</operation>

<operation id="841" st_id="99" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="1" op_3_bw="32" op_4_bw="32">
<![CDATA[
BW.0.i.i.split:9 %call_ln90 = call void @conv1_Pipeline_BW, i14 %sub_ln90_1, i1 %trunc_ln85, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou

]]></Node>
<StgValue><ssdm name="call_ln90"/></StgValue>
</operation>

<operation id="842" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
BW.0.i.i.split:10 %or_ln86 = or i4 %trunc_ln86, i4 1

]]></Node>
<StgValue><ssdm name="or_ln86"/></StgValue>
</operation>

<operation id="843" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="8" op_0_bw="4">
<![CDATA[
BW.0.i.i.split:11 %zext_ln90_10 = zext i4 %or_ln86

]]></Node>
<StgValue><ssdm name="zext_ln90_10"/></StgValue>
</operation>

<operation id="844" st_id="99" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
BW.0.i.i.split:12 %add_ln90_4 = add i8 %sext_ln85, i8 %zext_ln90_10

]]></Node>
<StgValue><ssdm name="add_ln90_4"/></StgValue>
</operation>

<operation id="845" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="14" op_0_bw="8">
<![CDATA[
BW.0.i.i.split:13 %sext_ln90_1 = sext i8 %add_ln90_4

]]></Node>
<StgValue><ssdm name="sext_ln90_1"/></StgValue>
</operation>

<operation id="846" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="6" op_0_bw="8">
<![CDATA[
BW.0.i.i.split:14 %trunc_ln90_1 = trunc i8 %add_ln90_4

]]></Node>
<StgValue><ssdm name="trunc_ln90_1"/></StgValue>
</operation>

<operation id="847" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="14" op_0_bw="14" op_1_bw="6" op_2_bw="8">
<![CDATA[
BW.0.i.i.split:15 %p_shl8 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i6.i8, i6 %trunc_ln90_1, i8 0

]]></Node>
<StgValue><ssdm name="p_shl8"/></StgValue>
</operation>

<operation id="848" st_id="99" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
BW.0.i.i.split:16 %sub_ln90_2 = sub i14 %p_shl8, i14 %sext_ln90_1

]]></Node>
<StgValue><ssdm name="sub_ln90_2"/></StgValue>
</operation>

<operation id="849" st_id="99" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
BW.0.i.i.split:17 %icmp_ln86_1 = icmp_eq  i4 %or_ln86, i4 15

]]></Node>
<StgValue><ssdm name="icmp_ln86_1"/></StgValue>
</operation>

<operation id="850" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
BW.0.i.i.split:18 %br_ln86 = br i1 %icmp_ln86_1, void %for.inc.1.i.i.preheader, void %for.inc16.i.i

]]></Node>
<StgValue><ssdm name="br_ln86"/></StgValue>
</operation>

<operation id="851" st_id="99" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln86_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc.1.i.i.preheader:1 %add_ln86 = add i5 %h, i5 2

]]></Node>
<StgValue><ssdm name="add_ln86"/></StgValue>
</operation>

<operation id="852" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="0" op_0_bw="0">
<![CDATA[
for.inc16.i.i:0 %br_ln85 = br void %BH.i.i

]]></Node>
<StgValue><ssdm name="br_ln85"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="853" st_id="100" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="1" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
for.inc.1.i.i.preheader:0 %call_ln90 = call void @conv1_Pipeline_BW9, i14 %sub_ln90_2, i1 %trunc_ln85, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou

]]></Node>
<StgValue><ssdm name="call_ln90"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="854" st_id="101" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="1" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
for.inc.1.i.i.preheader:0 %call_ln90 = call void @conv1_Pipeline_BW9, i14 %sub_ln90_2, i1 %trunc_ln85, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou

]]></Node>
<StgValue><ssdm name="call_ln90"/></StgValue>
</operation>

<operation id="855" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="0" op_0_bw="0">
<![CDATA[
for.inc.1.i.i.preheader:2 %br_ln86 = br void %BW.0.i.i

]]></Node>
<StgValue><ssdm name="br_ln86"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
