<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_G_G2_S_U_4d650410</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_G_G2_S_U_4d650410'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_G_G2_S_U_4d650410')">rsnoc_z_H_R_G_G2_S_U_4d650410</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 29.84</td>
<td class="s3 cl rt"><a href="mod421.html#Line" > 36.67</a></td>
<td class="s5 cl rt"><a href="mod421.html#Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod421.html#Toggle" >  0.61</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod421.html#Branch" > 32.10</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/baber/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/baber/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod421.html#inst_tag_145656"  onclick="showContent('inst_tag_145656')">config_ss_tb.DUT.flexnoc.dma_axi_m0_I_main.GenericToTransport.Ist</a></td>
<td class="s2 cl rt"> 29.84</td>
<td class="s3 cl rt"><a href="mod421.html#Line" > 36.67</a></td>
<td class="s5 cl rt"><a href="mod421.html#Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod421.html#Toggle" >  0.61</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod421.html#Branch" > 32.10</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_rsnoc_z_H_R_G_G2_S_U_4d650410'>
<hr>
<a name="inst_tag_145656"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy6.html#tag_urg_inst_145656" >config_ss_tb.DUT.flexnoc.dma_axi_m0_I_main.GenericToTransport.Ist</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 29.84</td>
<td class="s3 cl rt"><a href="mod421.html#Line" > 36.67</a></td>
<td class="s5 cl rt"><a href="mod421.html#Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod421.html#Toggle" >  0.61</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod421.html#Branch" > 32.10</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.78</td>
<td class="s3 cl rt"> 38.61</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  1.18</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 25.07</td>
<td class="s5 cl rt"> 55.96</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.38</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 43.92</td>
<td class="wht cl rt"></td>
<td><a href="mod887.html#inst_tag_292605" >GenericToTransport</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod386.html#inst_tag_140443" id="tag_urg_inst_140443">Icb</a></td>
<td class="s4 cl rt"> 47.71</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.47</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod903.html#inst_tag_298230" id="tag_urg_inst_298230">ud</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod903.html#inst_tag_298229" id="tag_urg_inst_298229">ud222</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod232_0.html#inst_tag_44961" id="tag_urg_inst_44961">ursrrerg</a></td>
<td class="s6 cl rt"> 61.11</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 41.67</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_G_G2_S_U_4d650410'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod421.html" >rsnoc_z_H_R_G_G2_S_U_4d650410</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s3"><td class="lf">TOTAL</td><td></td><td>150</td><td>55</td><td>36.67</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>91225</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s1"><td class="lf">ALWAYS</td><td>91248</td><td>17</td><td>3</td><td>17.65</td></tr>
<tr class="s1"><td class="lf">ALWAYS</td><td>91286</td><td>17</td><td>3</td><td>17.65</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>91306</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s1"><td class="lf">ALWAYS</td><td>91328</td><td>17</td><td>3</td><td>17.65</td></tr>
<tr class="s1"><td class="lf">ALWAYS</td><td>91365</td><td>17</td><td>3</td><td>17.65</td></tr>
<tr class="s1"><td class="lf">ALWAYS</td><td>91402</td><td>17</td><td>3</td><td>17.65</td></tr>
<tr class="s1"><td class="lf">ALWAYS</td><td>91439</td><td>17</td><td>3</td><td>17.65</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>91490</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>91508</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>91514</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>91521</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>91526</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>91542</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>91550</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>91557</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>91563</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>91570</td><td>4</td><td>3</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
91224                   		;
91225      1/1          	always @( uRsp_Status_caseSel ) begin
91226      1/1          		case ( uRsp_Status_caseSel )
91227      1/1          			5'b00001 : Rsp_Status = 2'b10 ;
91228      <font color = "red">0/1     ==>  			5'b00010 : Rsp_Status = 2'b01 ;</font>
                        MISSING_ELSE
91229                   			5'b00100 : Rsp_Status = 2'b10 ;
91230                   			5'b01000 : Rsp_Status = 2'b01 ;
91231                   			5'b10000 : Rsp_Status = 2'b11 ;
91232                   			default  : Rsp_Status = 2'b00 ;
91233                   		endcase
91234                   	end
91235                   	rsnoc_z_H_R_G_T2_P_U_ddbfd77c Ip(
91236                   		.Cxt_AddLd0( CxtPkt_AddLd0 )
91237                   	,	.Cxt_Addr4Be( CxtPkt_Addr4Be )
91238                   	,	.Cxt_Echo( CxtPkt_Echo )
91239                   	,	.Cxt_Head( CxtPkt_Head )
91240                   	,	.Cxt_Len1( CxtPkt_Len1 )
91241                   	,	.Cxt_OpcT( CxtPkt_OpcT )
91242                   	,	.Cxt_RdAlign( CxtPkt_RdAlign )
91243                   	,	.Cxt_RouteIdZ( CxtPkt_RouteIdZ )
91244                   	,	.CxtUsed( CxtUsed )
91245                   	,	.Rx_ConnId( RxPkt_ConnId )
91246                   	,	.Rx_CxtId( RxPkt_CxtId )
91247                   	,	.Rx_Head( RxPkt_Head )
91248      1/1          	,	.Rx_Last( RxPkt_Last )
91249      <font color = "red">0/1     ==>  	,	.Rx_Opc( RxPkt_Opc )</font>
91250      <font color = "red">0/1     ==>  	,	.Rx_Pld( RxPkt_Pld )</font>
91251      <font color = "red">0/1     ==>  	,	.Rx_Rdy( RxPkt_Rdy )</font>
91252      <font color = "red">0/1     ==>  	,	.Rx_Status( RxPkt_Status )</font>
91253      <font color = "red">0/1     ==>  	,	.Rx_Vld( RxPkt_Vld )</font>
91254      <font color = "red">0/1     ==>  	,	.Sys_Clk( Sys_Clk )</font>
91255      <font color = "red">0/1     ==>  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )</font>
91256      <font color = "red">0/1     ==>  	,	.Sys_Clk_En( Sys_Clk_En )</font>
91257      <font color = "red">0/1     ==>  	,	.Sys_Clk_EnS( Sys_Clk_EnS )</font>
91258      <font color = "red">0/1     ==>  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )</font>
91259      <font color = "red">0/1     ==>  	,	.Sys_Clk_RstN( Sys_Clk_RstN )</font>
91260      <font color = "red">0/1     ==>  	,	.Sys_Clk_Tm( Sys_Clk_Tm )</font>
91261      <font color = "red">0/1     ==>  	,	.Sys_Pwr_Idle( )</font>
91262      1/1          	,	.Sys_Pwr_WakeUp( )
91263      <font color = "red">0/1     ==>  	,	.Tx_Data( TxPkt_Data )</font>
91264      1/1          	,	.Tx_Head( TxPkt_Head )
91265                   	,	.Tx_Rdy( TxPkt_Rdy )
91266                   	,	.Tx_Tail( TxPkt_Tail )
91267                   	,	.Tx_Vld( TxPkt_Vld )
91268                   	,	.TxCxtId( TxPktCxtId )
91269                   	,	.TxLast( TxPktLast )
91270                   	);
91271                   	assign CtxFreeId = TxPktCxtId &amp; { 16 { ( NextTxPkt &amp; TxPktLast ) }  };
91272                   	assign CxtFreeVld = NextTxPkt &amp; TxPktLast;
91273                   	rsnoc_z_H_R_U_C_C_A_5b665566 Ica(
91274                   		.CxtUsed( CxtUsed )
91275                   	,	.FreeCxt( CtxFreeId )
91276                   	,	.FreeVld( CxtFreeVld )
91277                   	,	.NewCxt( CxtId )
91278                   	,	.NewRdy( CxtRdy )
91279                   	,	.NewVld( CxtEn )
91280                   	,	.Sys_Clk( Sys_Clk )
91281                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
91282                   	,	.Sys_Clk_En( Sys_Clk_En )
91283                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
91284                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
91285                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
91286      1/1          	,	.Sys_Clk_Tm( Sys_Clk_Tm )
91287      <font color = "red">0/1     ==>  	,	.Sys_Pwr_Idle( Pwr_CxtAlloc_Idle )</font>
91288      <font color = "red">0/1     ==>  	,	.Sys_Pwr_WakeUp( Pwr_CxtAlloc_WakeUp )</font>
91289      <font color = "red">0/1     ==>  	);</font>
91290      <font color = "red">0/1     ==>  	assign Req1_AddMdL = Req1_AddNttp [30:8];</font>
91291      <font color = "red">0/1     ==>  	assign u_324d = Pld_Data [143:0];</font>
91292      <font color = "red">0/1     ==>  	assign u_2393 = u_324d;</font>
91293      <font color = "red">0/1     ==>  	assign u_e423 = u_2393 [142:139];</font>
91294      <font color = "red">0/1     ==>  	assign u_b175 = u_e423;</font>
91295      <font color = "red">0/1     ==>  	assign ReqPreStrm = Req1_Pre &amp; u_b175 == 4'b1101;</font>
91296      <font color = "red">0/1     ==>  	assign ReqHeadXfer = ReqHead &amp; NextTrn;</font>
91297      <font color = "red">0/1     ==>  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )</font>
91298      <font color = "red">0/1     ==>  		if ( ! Sys_Clk_RstN )</font>
91299      <font color = "red">0/1     ==>  			Req1_Strm &lt;= #1.0 ( 1'b0 );</font>
91300      1/1          		else if ( ReqHeadXfer )
91301      <font color = "red">0/1     ==>  			Req1_Strm &lt;= #1.0 ( ReqPreStrm );</font>
91302      1/1          	rsnoc_z_H_R_G_T2_O_U_df6a4b35 Io(
91303                   		.Cxt_0( Cxt_0 )
91304                   	,	.Cxt_1( Cxt_1 )
91305                   	,	.Cxt_10( Cxt_10 )
91306      1/1          	,	.Cxt_11( Cxt_11 )
91307      1/1          	,	.Cxt_12( Cxt_12 )
91308      1/1          	,	.Cxt_13( Cxt_13 )
91309      <font color = "red">0/1     ==>  	,	.Cxt_14( Cxt_14 )</font>
                        MISSING_ELSE
91310                   	,	.Cxt_15( Cxt_15 )
91311                   	,	.Cxt_2( Cxt_2 )
91312                   	,	.Cxt_3( Cxt_3 )
91313                   	,	.Cxt_4( Cxt_4 )
91314                   	,	.Cxt_5( Cxt_5 )
91315                   	,	.Cxt_6( Cxt_6 )
91316                   	,	.Cxt_7( Cxt_7 )
91317                   	,	.Cxt_8( Cxt_8 )
91318                   	,	.Cxt_9( Cxt_9 )
91319                   	,	.CxtUsed( CxtUsed )
91320                   	,	.Rdy( OrdRdy )
91321                   	,	.Req_AddLd0( Req1_AddLd0 )
91322                   	,	.Req_AddMdL( Req1_AddMdL )
91323                   	,	.Req_Len1( Req1_Len1 )
91324                   	,	.Req_OpcT( Req1_OpcT )
91325                   	,	.Req_RouteId( Req1_RouteId )
91326                   	,	.Req_SeqId( Req1_SeqId )
91327                   	,	.Req_Strm( Req1_Strm )
91328      1/1          	,	.ReqRdy( TrnRdy )
91329      <font color = "red">0/1     ==>  	,	.ReqVld( ReqHead &amp; TrnVld &amp; ~ Req1_Urg )</font>
91330      <font color = "red">0/1     ==>  	,	.Sys_Clk( Sys_Clk )</font>
91331      <font color = "red">0/1     ==>  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )</font>
91332      <font color = "red">0/1     ==>  	,	.Sys_Clk_En( Sys_Clk_En )</font>
91333      <font color = "red">0/1     ==>  	,	.Sys_Clk_EnS( Sys_Clk_EnS )</font>
91334      <font color = "red">0/1     ==>  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )</font>
91335      <font color = "red">0/1     ==>  	,	.Sys_Clk_RstN( Sys_Clk_RstN )</font>
91336      <font color = "red">0/1     ==>  	,	.Sys_Clk_Tm( Sys_Clk_Tm )</font>
91337      <font color = "red">0/1     ==>  	,	.Sys_Pwr_Idle( )</font>
91338      <font color = "red">0/1     ==>  	,	.Sys_Pwr_WakeUp( )</font>
91339      <font color = "red">0/1     ==>  	);</font>
91340      <font color = "red">0/1     ==>  	rsnoc_z_H_R_U_C_C_Ca_27a5125f Iraa(</font>
91341      <font color = "red">0/1     ==>  		.GetConn( RspRdAlignId )</font>
91342      1/1          	,	.GetId( Rsp_ConnId )
91343      <font color = "red">0/1     ==>  	,	.GetVld( )</font>
91344      1/1          	,	.NewConn( )
91345                   	,	.NewId( Req1_ConnId )
91346                   	,	.NewOk( RdPool_Rdy )
91347                   	,	.NewVld( CxtEn &amp; Req1_RdAlign )
91348                   	,	.PopConn( RspRdAlignId )
91349                   	,	.PopVld( NextRsp &amp; Rsp_Last &amp; CxtRsp1_RdAlign )
91350                   	,	.Sys_Clk( Sys_Clk )
91351                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
91352                   	,	.Sys_Clk_En( Sys_Clk_En )
91353                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
91354                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
91355                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
91356                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
91357                   	,	.Sys_Pwr_Idle( Pwr_RdAlignerAlloc_Idle )
91358                   	,	.Sys_Pwr_WakeUp( Pwr_RdAlignerAlloc_WakeUp )
91359                   	);
91360                   	assign RdPoolRdy = RdPool_Rdy | ~ Req1_RdAlign;
91361                   	assign Req1_Abort = Req1_Pre &amp; ~ Req1_Lock;
91362                   	assign TrnGate = ReqHead &amp; ( ~ CxtRdy | ~ OrdRdy | ~ RdPoolRdy ) &amp; ~ ( Req1_Abort | Req1_Urg );
91363                   	assign TrnRdy = ReqRdy &amp; ~ TrnGate;
91364                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
91365      1/1          		if ( ! Sys_Clk_RstN )
91366      <font color = "red">0/1     ==>  			ReqHead &lt;= #1.0 ( 1'b1 );</font>
91367      <font color = "red">0/1     ==>  		else if ( NextTrn )</font>
91368      <font color = "red">0/1     ==>  			ReqHead &lt;= #1.0 ( Pld_Last );</font>
91369      <font color = "red">0/1     ==>  	rsnoc_z_H_R_G_T2_T_U_ddbfd77c It(</font>
91370      <font color = "red">0/1     ==>  		.AddrBase( IdInfo_0_AddrBase )</font>
91371      <font color = "red">0/1     ==>  	,	.Cmd_Echo( Req1_Echo )</font>
91372      <font color = "red">0/1     ==>  	,	.Cmd_KeyId( Req1_KeyId )</font>
91373      <font color = "red">0/1     ==>  	,	.Cmd_Len1( Req1_Len1 )</font>
91374      <font color = "red">0/1     ==>  	,	.Cmd_Lock( Req1_Lock )</font>
91375      <font color = "red">0/1     ==>  	,	.Cmd_OpcT( Req1_OpcT )</font>
91376      <font color = "red">0/1     ==>  	,	.Cmd_RawAddr( Req1_RawAddr )</font>
91377      <font color = "red">0/1     ==>  	,	.Cmd_RouteId( Req1_RouteId )</font>
91378      <font color = "red">0/1     ==>  	,	.Cmd_Status( Req1_Status )</font>
91379      1/1          	,	.Cmd_User( Req1_User )
91380      <font color = "red">0/1     ==>  	,	.HitId( Translation_0_Id )</font>
91381      1/1          	,	.Pld_Data( Pld_Data )
91382                   	,	.Pld_Last( Pld_Last )
91383                   	,	.Rdy( TrnRdy )
91384                   	,	.Rx_Data( RxErr_Data )
91385                   	,	.Rx_Head( RxErr_Head )
91386                   	,	.Rx_Rdy( RxErr_Rdy )
91387                   	,	.Rx_Tail( RxErr_Tail )
91388                   	,	.Rx_Vld( RxErr_Vld )
91389                   	,	.Sys_Clk( Sys_Clk )
91390                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
91391                   	,	.Sys_Clk_En( Sys_Clk_En )
91392                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
91393                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
91394                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
91395                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
91396                   	,	.Sys_Pwr_Idle( Pwr_Trn_Idle )
91397                   	,	.Sys_Pwr_WakeUp( Pwr_Trn_WakeUp )
91398                   	,	.Vld( TrnVld )
91399                   	);
91400                   	assign WrapTrWr = Req1_OpcT == 4'b0101;
91401                   	assign WrapTrRd = Req1_OpcT == 4'b0001;
91402      1/1          	assign u_a337 = Req1_Len1 [6:4];
91403      <font color = "red">0/1     ==>  	assign WrapGn = ( WrapTrRd | WrapTrWr ) &amp; ~ ( u_a337 == 3'b0 );</font>
91404      <font color = "red">0/1     ==>  	assign ADo = Req1_RawAddr &amp; 32'b11111111111111111111111111110000;</font>
91405      <font color = "red">0/1     ==>  	assign AUp = Req1_RawAddr &amp; ~ { 25'b0 , Req1_Len1 } | ADo + 32'b00000000000000000000000000010000 &amp; { 25'b0 , Req1_Len1 };</font>
91406      <font color = "red">0/1     ==>  	assign u_6147 = Req1_RawAddr [3:0];</font>
91407      <font color = "red">0/1     ==>  	assign u_31b = u_6147 == 4'b0;</font>
91408      <font color = "red">0/1     ==>  	assign u_7885 = u_31b ? ADo : AUp;</font>
91409      <font color = "red">0/1     ==>  	assign u_e72b = Req1_RawAddr &amp; ~ { 28'b0 , Req1_Len1 [3:0] &amp; { 4 { ( WrapTrRd | WrapTrWr ) }  } };</font>
91410      <font color = "red">0/1     ==>  	assign PipeIn_Addr = Req1_Addr;</font>
91411      <font color = "red">0/1     ==>  	assign u_cb9b_0 = PipeIn_Addr;</font>
91412      <font color = "red">0/1     ==>  	assign Req1_BurstType = WrapGn ? 1'b1 : 1'b0;</font>
91413      <font color = "red">0/1     ==>  	assign PipeIn_BurstType = Req1_BurstType;</font>
91414      <font color = "red">0/1     ==>  	assign u_cb9b_1 = PipeIn_BurstType;</font>
91415      <font color = "red">0/1     ==>  	assign PipeIn_OfsAddr = Req1_RawAddr [3:2];</font>
91416      1/1          	assign u_cb9b_10 = PipeIn_OfsAddr;
91417      <font color = "red">0/1     ==>  	assign u_cb9b_11 = PipeIn_Opc;</font>
91418      1/1          	assign PipeIn_SeqId = Req1_SeqId;
91419                   	assign u_cb9b_13 = PipeIn_SeqId;
91420                   	assign PipeIn_Urg = Req1_Urg;
91421                   	assign u_cb9b_17 = PipeIn_Urg;
91422                   	assign PipeIn_User = Req1_User;
91423                   	assign u_cb9b_19 = PipeIn_User;
91424                   	assign PipeIn_Data = Pld_Data;
91425                   	assign u_cb9b_2 = PipeIn_Data;
91426                   	assign PipeIn_WrAlign = Req1_OpcT == 4'b0101 &amp; Req1_Addr != Req1_RawAddr;
91427                   	assign u_cb9b_20 = PipeIn_WrAlign;
91428                   	assign Req1_Fail = Req1_Status == 2'b11;
91429                   	assign PipeIn_Fail = Req1_Fail;
91430                   	assign u_cb9b_4 = PipeIn_Fail;
91431                   	assign PipeIn_Head = ReqHead;
91432                   	assign u_cb9b_6 = PipeIn_Head;
91433                   	assign PipeIn_Last = Pld_Last;
91434                   	assign u_cb9b_7 = PipeIn_Last;
91435                   	assign PipeIn_Len1 = Req1_Len1;
91436                   	assign u_cb9b_8 = PipeIn_Len1;
91437                   	assign PipeIn_Lock = Req1_Lock;
91438                   	assign u_cb9b_9 = PipeIn_Lock;
91439      1/1          	assign ReqVld = TrnVld &amp; ~ TrnGate;
91440      <font color = "red">0/1     ==>  	assign PipeOut_Urg = u_d4d9_17;</font>
91441      <font color = "red">0/1     ==>  	assign PipeOut_Head = u_d4d9_6;</font>
91442      <font color = "red">0/1     ==>  	assign PipeOutHead = PipeOut_Head;</font>
91443      <font color = "red">0/1     ==>  	assign PipeOutRdy = PostRdy | PipeOut_Urg &amp; PipeOutHead;</font>
91444      <font color = "red">0/1     ==>  	assign uReq1_Addr_caseSel = { WrapTrWr &amp; WrapGn , WrapTrRd &amp; WrapGn } ;</font>
91445      <font color = "red">0/1     ==>  	always @( ADo or uReq1_Addr_caseSel or u_7885 or u_e72b ) begin</font>
91446      <font color = "red">0/1     ==>  		case ( uReq1_Addr_caseSel )</font>
91447      <font color = "red">0/1     ==>  			2'b01   : Req1_Addr = ADo ;</font>
91448      <font color = "red">0/1     ==>  			2'b10   : Req1_Addr = u_7885 ;</font>
91449      <font color = "red">0/1     ==>  			2'b0    : Req1_Addr = u_e72b ;</font>
91450      <font color = "red">0/1     ==>  			default : Req1_Addr = 32'b0 ;</font>
91451      <font color = "red">0/1     ==>  		endcase</font>
91452      <font color = "red">0/1     ==>  	end</font>
91453      1/1          	assign uReq1_Opc_caseSel =
91454      <font color = "red">0/1     ==>  		{		Req1_OpcT == 4'b1000</font>
91455      1/1          			,	Req1_OpcT == 4'b0110
91456                   			,	( Req1_OpcT == 4'b0100 | Req1_OpcT == 4'b0101 )
91457                   			,	Req1_OpcT == 4'b0011
91458                   			,	Req1_OpcT == 4'b0010
91459                   			,	( Req1_OpcT == 4'b0000 | Req1_OpcT == 4'b0001 )
91460                   		}
91461                   		;
91462                   	always @( uReq1_Opc_caseSel ) begin
91463                   		case ( uReq1_Opc_caseSel )
91464                   			6'b000001 : Req1_Opc = 3'b000 ;
91465                   			6'b000010 : Req1_Opc = 3'b010 ;
91466                   			6'b000100 : Req1_Opc = 3'b001 ;
91467                   			6'b001000 : Req1_Opc = 3'b100 ;
91468                   			6'b010000 : Req1_Opc = 3'b101 ;
91469                   			6'b100000 : Req1_Opc = 3'b110 ;
91470                   			default   : Req1_Opc = 3'b000 ;
91471                   		endcase
91472                   	end
91473                   	assign uPipeIn_Opc_caseSel = { Req1_Opc == 3'b101 , Req1_Opc == 3'b010 , Req1_Opc == 3'b001 } ;
91474                   	always @( Req1_Opc or uPipeIn_Opc_caseSel ) begin
91475                   		case ( uPipeIn_Opc_caseSel )
91476                   			3'b001  : PipeIn_Opc = 3'b000 ;
91477                   			3'b010  : PipeIn_Opc = 3'b000 ;
91478                   			3'b100  : PipeIn_Opc = 3'b100 ;
91479                   			3'b0    : PipeIn_Opc = Req1_Opc ;
91480                   			default : PipeIn_Opc = 3'b000 ;
91481                   		endcase
91482                   	end
91483                   	rsnoc_z_H_R_U_P_N_e5534060_A321146010117123041101081 Ifpa(
91484                   		.Rx_0( u_cb9b_0 )
91485                   	,	.Rx_1( u_cb9b_1 )
91486                   	,	.Rx_10( u_cb9b_10 )
91487                   	,	.Rx_11( u_cb9b_11 )
91488                   	,	.Rx_13( u_cb9b_13 )
91489                   	,	.Rx_14( 1'b0 )
91490      1/1          	,	.Rx_15( 1'b0 )
91491      1/1          	,	.Rx_17( u_cb9b_17 )
91492      1/1          	,	.Rx_19( u_cb9b_19 )
91493      <font color = "red">0/1     ==>  	,	.Rx_2( u_cb9b_2 )</font>
                        MISSING_ELSE
91494                   	,	.Rx_20( u_cb9b_20 )
91495                   	,	.Rx_4( u_cb9b_4 )
91496                   	,	.Rx_6( u_cb9b_6 )
91497                   	,	.Rx_7( u_cb9b_7 )
91498                   	,	.Rx_8( u_cb9b_8 )
91499                   	,	.Rx_9( u_cb9b_9 )
91500                   	,	.RxRdy( ReqRdy )
91501                   	,	.RxVld( ReqVld )
91502                   	,	.Sys_Clk( Sys_Clk )
91503                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
91504                   	,	.Sys_Clk_En( Sys_Clk_En )
91505                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
91506                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
91507                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
91508      1/1          	,	.Sys_Clk_Tm( Sys_Clk_Tm )
91509      1/1          	,	.Sys_Pwr_Idle( Pwr_FwdPostAlloc_Idle )
91510      1/1          	,	.Sys_Pwr_WakeUp( Pwr_FwdPostAlloc_WakeUp )
91511      <font color = "red">0/1     ==>  	,	.Tx_0( u_d4d9_0 )</font>
                        MISSING_ELSE
91512                   	,	.Tx_1( u_d4d9_1 )
91513                   	,	.Tx_10( u_d4d9_10 )
91514      1/1          	,	.Tx_11( u_d4d9_11 )
91515      1/1          	,	.Tx_13( u_d4d9_13 )
91516      1/1          	,	.Tx_14( u_d4d9_14 )
91517      1/1          	,	.Tx_15( u_d4d9_15 )
91518                   	,	.Tx_17( u_d4d9_17 )
91519                   	,	.Tx_19( u_d4d9_19 )
91520                   	,	.Tx_2( u_d4d9_2 )
91521      1/1          	,	.Tx_20( u_d4d9_20 )
91522      1/1          	,	.Tx_4( u_d4d9_4 )
91523      1/1          	,	.Tx_6( u_d4d9_6 )
91524      <font color = "red">0/1     ==>  	,	.Tx_7( u_d4d9_7 )</font>
                        MISSING_ELSE
91525                   	,	.Tx_8( u_d4d9_8 )
91526      1/1          	,	.Tx_9( u_d4d9_9 )
91527      1/1          	,	.TxRdy( PipeOutRdy )
91528      1/1          	,	.TxVld( PipeOutVld )
91529      <font color = "red">0/1     ==>  	);</font>
                        MISSING_ELSE
91530                   	assign PipeOut_OfsAddr = u_d4d9_10;
91531                   	assign PipeOut_Len1 = u_d4d9_8;
91532                   	assign PipeOut_Data = u_d4d9_2;
91533                   	assign PipeOut_Addr = u_d4d9_0;
91534                   	assign RxGenHdr_Addr = PipeOut_Addr;
91535                   	assign PipeOut_BurstType = u_d4d9_1;
91536                   	assign RxGenHdr_BurstType = PipeOut_BurstType;
91537                   	assign PipeOut_Fail = u_d4d9_4;
91538                   	assign RxGenHdr_Fail = PipeOut_Fail;
91539                   	assign RxGenHdr_Len1 = PipeOut_Len1;
91540                   	assign PipeOut_Lock = u_d4d9_9;
91541                   	assign RxGenHdr_Lock = PipeOut_Lock;
91542      1/1          	assign PipeOut_Opc = u_d4d9_11;
91543      1/1          	assign RxGenHdr_Opc = PipeOut_Opc;
91544      1/1          	assign PipeOut_SeqId = u_d4d9_13;
91545      <font color = "red">0/1     ==>  	assign RxGenHdr_SeqId = PipeOut_SeqId;</font>
                        MISSING_ELSE
91546                   	assign PipeOut_SeqUnOrdered = u_d4d9_14;
91547                   	assign RxGenHdr_SeqUnOrdered = PipeOut_SeqUnOrdered;
91548                   	assign PipeOut_SeqUnique = u_d4d9_15;
91549                   	assign RxGenHdr_SeqUnique = PipeOut_SeqUnique;
91550      1/1          	assign PipeOut_User = u_d4d9_19;
91551      1/1          	assign RxGenHdr_User = PipeOut_User;
91552      1/1          	assign PipeOut_Last = u_d4d9_7;
91553      <font color = "red">0/1     ==>  	assign PostVld = PipeOutVld &amp; ~ ( PipeOut_Urg &amp; PipeOutHead );</font>
                        MISSING_ELSE
91554                   	assign PipeOut_WrAlign = u_d4d9_20;
91555                   	rsnoc_z_H_R_U_A_Ww_D144592 Iww(
91556                   		.Addr( PipeOut_OfsAddr )
91557      1/1          	,	.Len1( PipeOut_Len1 [3:2] )
91558      1/1          	,	.Purge( )
91559      1/1          	,	.RxData( PipeOut_Data [143:0] )
91560      <font color = "red">0/1     ==>  	,		.RxHdr(</font>
                        MISSING_ELSE
91561                   			{
91562                   		RxGenHdr_Addr
91563      1/1          			,
91564      1/1          			RxGenHdr_BurstType
91565      1/1          			,
91566      <font color = "red">0/1     ==>  			RxGenHdr_Fail</font>
                        MISSING_ELSE
91567                   			,
91568                   			RxGenHdr_Len1
91569                   			,
91570      1/1          			RxGenHdr_Lock
91571      1/1          			,
91572      1/1          			RxGenHdr_Opc
91573      <font color = "red">0/1     ==>  			,</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod421.html" >rsnoc_z_H_R_G_G2_S_U_4d650410</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>30</td><td>15</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>30</td><td>15</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       91216
 EXPRESSION (Idle ? GenRx_Req_Addr : Acc_Addr)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       91218
 EXPRESSION (Idle ? Gen_CrossB1 : Acc_CrossB1)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       91221
 EXPRESSION (Idle ? GenRx_Req_Len1 : Acc_Len1)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       91222
 EXPRESSION (Idle ? Gen_MaxLen1 : Acc_MaxLen1)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       91223
 EXPRESSION (Idle ? Gen_Width1 : Acc_Width1)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       91478
 EXPRESSION (CmdTx_Vld ? ((Cur_Len1S[5:2] | {4 {(Err | RxWrap)}})) : u_3873)
             ----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       91485
 EXPRESSION (Idle ? 1'b0 : 1'b0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       91530
 EXPRESSION (Idle ? CmdRx_MatchId : Acc_MatchId)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       91540
 EXPRESSION (Idle ? GenRx_Req_BurstType : Ret_BurstType)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       91547
 EXPRESSION (Err ? GenRx_Req_Len1 : Cur_Len1S)
             -1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       91548
 EXPRESSION (Idle ? GenRx_Req_Lock : Ret_Lock)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       91554
 EXPRESSION (Idle ? GenRx_Req_Opc : Ret_Opc)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       91555
 EXPRESSION (Idle ? GenRx_Req_SeqId : Ret_SeqId)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       91561
 EXPRESSION (Idle ? GenRx_Req_SeqUnOrdered : Ret_SeqUnOrdered)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       91568
 EXPRESSION (Idle ? GenRx_Req_User : Ret_User)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod421.html" >rsnoc_z_H_R_G_G2_S_U_4d650410</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">111</td>
<td class="rt">4</td>
<td class="rt">3.60  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">1634</td>
<td class="rt">10</td>
<td class="rt">0.61  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">817</td>
<td class="rt">6</td>
<td class="rt">0.73  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">817</td>
<td class="rt">4</td>
<td class="rt">0.49  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">57</td>
<td class="rt">4</td>
<td class="rt">7.02  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">518</td>
<td class="rt">10</td>
<td class="rt">1.93  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">259</td>
<td class="rt">6</td>
<td class="rt">2.32  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">259</td>
<td class="rt">4</td>
<td class="rt">1.54  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">54</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">1116</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">558</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">558</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>CmdRx_CurIsWrite</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CmdRx_MatchId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CmdRx_StrmLen1MSB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CmdRx_StrmRatio</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CmdRx_StrmType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CmdRx_StrmValid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CmdRx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CmdTx_CurIsWrite</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CmdTx_Err</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CmdTx_MatchId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CmdTx_Split</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CmdTx_StrmLen1MSB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CmdTx_StrmRatio</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CmdTx_StrmType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CmdTx_StrmValid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CmdTx_SubWord</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CmdTx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenRx_Req_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenRx_Req_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenTx_Req_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenTx_Req_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_Found</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Translation_Key[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_MatchId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>u_221[14:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_3873[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_64[14:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6afb</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_9b73</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b175[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_fa7a</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Acc_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Acc_CrossB1[62:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Acc_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Acc_MatchId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Acc_MaxLen1[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Acc_Width1[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Bypass</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cur_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cur_AddrInc[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cur_BurstAlign</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cur_CrossB1[62:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cur_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cur_Len1Dec[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cur_Len1S[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cur_MaxLen1[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cur_NextAddr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cur_NextLen1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cur_Strm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cur_Width1[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CurSplit</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>End</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Err</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen_CrossB1[62:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen_MaxLen1[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen_Width1[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Len1S_Cross[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>NextTx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_Split_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Ret_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Ret_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Ret_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Ret_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Ret_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Ret_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxPre</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxPreStrm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxWrap</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Split_Cross</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WdCnt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uAcc_CrossB1_caseSel[13:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uAcc_MaxLen1_caseSel[13:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uAcc_Width1_caseSel[13:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uCur_Len1S_caseSel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uGen_CrossB1_caseSel[13:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uGen_MaxLen1_caseSel[13:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uGen_Width1_caseSel[13:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod421.html" >rsnoc_z_H_R_G_G2_S_U_4d650410</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Branches</td>
<td></td>
<td class="rt">162</td>
<td class="rt">52</td>
<td class="rt">32.10 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">91216</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">91218</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">91221</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">91222</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">91223</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">91478</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">91485</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">91530</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">91540</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">91547</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">91548</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">91554</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">91555</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">91561</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">91568</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">91225</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">91248</td>
<td class="rt">16</td>
<td class="rt">2</td>
<td class="rt">12.50 </td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">91286</td>
<td class="rt">16</td>
<td class="rt">2</td>
<td class="rt">12.50 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">91306</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">91328</td>
<td class="rt">16</td>
<td class="rt">2</td>
<td class="rt">12.50 </td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">91365</td>
<td class="rt">16</td>
<td class="rt">2</td>
<td class="rt">12.50 </td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">91402</td>
<td class="rt">16</td>
<td class="rt">2</td>
<td class="rt">12.50 </td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">91439</td>
<td class="rt">16</td>
<td class="rt">2</td>
<td class="rt">12.50 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">91490</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">91508</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">91514</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">91521</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">91526</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">91542</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">91550</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">91557</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">91563</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">91570</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
91216      				&
           				 
91217      				Rsp_Last
           				        
91218      			,			( CxtRsp1_OpcT == 4'b0000 | CxtRsp1_OpcT == 4'b0001 | CxtRsp1_OpcT == 4'b0010 | CxtRsp1_OpcT == 4'b0011 ) & Rsp_Head
           			 			                                                                                                                    
91219      				&	( ~ ( Rsp2_Status == 2'b01 ) | ~ Rsp_Last )
           				 	                                           
91220      			,		( CxtRsp1_OpcT == 4'b0100 | CxtRsp1_OpcT == 4'b0101 | CxtRsp1_OpcT == 4'b0110 ) & Rsp2_Status == 2'b01
           			 		                                                                                                      
91221      			,		( CxtRsp1_OpcT == 4'b0100 | CxtRsp1_OpcT == 4'b0101 | CxtRsp1_OpcT == 4'b0110 )
           			 		                                                                               
91222      				&	( Rsp2_Status == 2'b00 | Rsp2_Status == 2'b10 )
           				 	                                               
91223      		}
           		 
91224      		;
           		 
91225      	always @( uRsp_Status_caseSel ) begin
           	                                     
91226      		case ( uRsp_Status_caseSel )
           		                            
91227      			5'b00001 : Rsp_Status = 2'b10 ;
           			                               
91228      			5'b00010 : Rsp_Status = 2'b01 ;
           			                               
91229      			5'b00100 : Rsp_Status = 2'b10 ;
           			                               
91230      			5'b01000 : Rsp_Status = 2'b01 ;
           			                               
91231      			5'b10000 : Rsp_Status = 2'b11 ;
           			                               
91232      			default  : Rsp_Status = 2'b00 ;
           			                               
91233      		endcase
           		       
91234      	end
           	   
91235      	rsnoc_z_H_R_G_T2_P_U_ddbfd77c Ip(
           	                                 
91236      		.Cxt_AddLd0( CxtPkt_AddLd0 )
           		                            
91237      	,	.Cxt_Addr4Be( CxtPkt_Addr4Be )
           	 	                              
91238      	,	.Cxt_Echo( CxtPkt_Echo )
           	 	                        
91239      	,	.Cxt_Head( CxtPkt_Head )
           	 	                        
91240      	,	.Cxt_Len1( CxtPkt_Len1 )
           	 	                        
91241      	,	.Cxt_OpcT( CxtPkt_OpcT )
           	 	                        
91242      	,	.Cxt_RdAlign( CxtPkt_RdAlign )
           	 	                              
91243      	,	.Cxt_RouteIdZ( CxtPkt_RouteIdZ )
           	 	                                
91244      	,	.CxtUsed( CxtUsed )
           	 	                   
91245      	,	.Rx_ConnId( RxPkt_ConnId )
           	 	                          
91246      	,	.Rx_CxtId( RxPkt_CxtId )
           	 	                        
91247      	,	.Rx_Head( RxPkt_Head )
           	 	                      
91248      	,	.Rx_Last( RxPkt_Last )
           	 	                      
91249      	,	.Rx_Opc( RxPkt_Opc )
           	 	                    
91250      	,	.Rx_Pld( RxPkt_Pld )
           	 	                    
91251      	,	.Rx_Rdy( RxPkt_Rdy )
           	 	                    
91252      	,	.Rx_Status( RxPkt_Status )
           	 	                          
91253      	,	.Rx_Vld( RxPkt_Vld )
           	 	                    
91254      	,	.Sys_Clk( Sys_Clk )
           	 	                   
91255      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
91256      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
91257      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
91258      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
91259      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
91260      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
91261      	,	.Sys_Pwr_Idle( )
           	 	                
91262      	,	.Sys_Pwr_WakeUp( )
           	 	                  
91263      	,	.Tx_Data( TxPkt_Data )
           	 	                      
91264      	,	.Tx_Head( TxPkt_Head )
           	 	                      
91265      	,	.Tx_Rdy( TxPkt_Rdy )
           	 	                    
91266      	,	.Tx_Tail( TxPkt_Tail )
           	 	                      
91267      	,	.Tx_Vld( TxPkt_Vld )
           	 	                    
91268      	,	.TxCxtId( TxPktCxtId )
           	 	                      
91269      	,	.TxLast( TxPktLast )
           	 	                    
91270      	);
           	  
91271      	assign CtxFreeId = TxPktCxtId & { 16 { ( NextTxPkt & TxPktLast ) }  };
           	                                                                      
91272      	assign CxtFreeVld = NextTxPkt & TxPktLast;
           	                                          
91273      	rsnoc_z_H_R_U_C_C_A_5b665566 Ica(
           	                                 
91274      		.CxtUsed( CxtUsed )
           		                   
91275      	,	.FreeCxt( CtxFreeId )
           	 	                     
91276      	,	.FreeVld( CxtFreeVld )
           	 	                      
91277      	,	.NewCxt( CxtId )
           	 	                
91278      	,	.NewRdy( CxtRdy )
           	 	                 
91279      	,	.NewVld( CxtEn )
           	 	                
91280      	,	.Sys_Clk( Sys_Clk )
           	 	                   
91281      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
91282      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
91283      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
91284      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
91285      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
91286      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
91287      	,	.Sys_Pwr_Idle( Pwr_CxtAlloc_Idle )
           	 	                                  
91288      	,	.Sys_Pwr_WakeUp( Pwr_CxtAlloc_WakeUp )
           	 	                                      
91289      	);
           	  
91290      	assign Req1_AddMdL = Req1_AddNttp [30:8];
           	                                         
91291      	assign u_324d = Pld_Data [143:0];
           	                                 
91292      	assign u_2393 = u_324d;
           	                       
91293      	assign u_e423 = u_2393 [142:139];
           	                                 
91294      	assign u_b175 = u_e423;
           	                       
91295      	assign ReqPreStrm = Req1_Pre & u_b175 == 4'b1101;
           	                                                 
91296      	assign ReqHeadXfer = ReqHead & NextTrn;
           	                                       
91297      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
91298      		if ( ! Sys_Clk_RstN )
           		                     
91299      			Req1_Strm <= #1.0 ( 1'b0 );
           			                           
91300      		else if ( ReqHeadXfer )
           		                       
91301      			Req1_Strm <= #1.0 ( ReqPreStrm );
           			                                 
91302      	rsnoc_z_H_R_G_T2_O_U_df6a4b35 Io(
           	                                 
91303      		.Cxt_0( Cxt_0 )
           		               
91304      	,	.Cxt_1( Cxt_1 )
           	 	               
91305      	,	.Cxt_10( Cxt_10 )
           	 	                 
91306      	,	.Cxt_11( Cxt_11 )
           	 	                 
91307      	,	.Cxt_12( Cxt_12 )
           	 	                 
91308      	,	.Cxt_13( Cxt_13 )
           	 	                 
91309      	,	.Cxt_14( Cxt_14 )
           	 	                 
91310      	,	.Cxt_15( Cxt_15 )
           	 	                 
91311      	,	.Cxt_2( Cxt_2 )
           	 	               
91312      	,	.Cxt_3( Cxt_3 )
           	 	               
91313      	,	.Cxt_4( Cxt_4 )
           	 	               
91314      	,	.Cxt_5( Cxt_5 )
           	 	               
91315      	,	.Cxt_6( Cxt_6 )
           	 	               
91316      	,	.Cxt_7( Cxt_7 )
           	 	               
91317      	,	.Cxt_8( Cxt_8 )
           	 	               
91318      	,	.Cxt_9( Cxt_9 )
           	 	               
91319      	,	.CxtUsed( CxtUsed )
           	 	                   
91320      	,	.Rdy( OrdRdy )
           	 	              
91321      	,	.Req_AddLd0( Req1_AddLd0 )
           	 	                          
91322      	,	.Req_AddMdL( Req1_AddMdL )
           	 	                          
91323      	,	.Req_Len1( Req1_Len1 )
           	 	                      
91324      	,	.Req_OpcT( Req1_OpcT )
           	 	                      
91325      	,	.Req_RouteId( Req1_RouteId )
           	 	                            
91326      	,	.Req_SeqId( Req1_SeqId )
           	 	                        
91327      	,	.Req_Strm( Req1_Strm )
           	 	                      
91328      	,	.ReqRdy( TrnRdy )
           	 	                 
91329      	,	.ReqVld( ReqHead & TrnVld & ~ Req1_Urg )
           	 	                                        
91330      	,	.Sys_Clk( Sys_Clk )
           	 	                   
91331      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
91332      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
91333      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
91334      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
91335      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
91336      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
91337      	,	.Sys_Pwr_Idle( )
           	 	                
91338      	,	.Sys_Pwr_WakeUp( )
           	 	                  
91339      	);
           	  
91340      	rsnoc_z_H_R_U_C_C_Ca_27a5125f Iraa(
           	                                   
91341      		.GetConn( RspRdAlignId )
           		                        
91342      	,	.GetId( Rsp_ConnId )
           	 	                    
91343      	,	.GetVld( )
           	 	          
91344      	,	.NewConn( )
           	 	           
91345      	,	.NewId( Req1_ConnId )
           	 	                     
91346      	,	.NewOk( RdPool_Rdy )
           	 	                    
91347      	,	.NewVld( CxtEn & Req1_RdAlign )
           	 	                               
91348      	,	.PopConn( RspRdAlignId )
           	 	                        
91349      	,	.PopVld( NextRsp & Rsp_Last & CxtRsp1_RdAlign )
           	 	                                               
91350      	,	.Sys_Clk( Sys_Clk )
           	 	                   
91351      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
91352      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
91353      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
91354      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
91355      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
91356      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
91357      	,	.Sys_Pwr_Idle( Pwr_RdAlignerAlloc_Idle )
           	 	                                        
91358      	,	.Sys_Pwr_WakeUp( Pwr_RdAlignerAlloc_WakeUp )
           	 	                                            
91359      	);
           	  
91360      	assign RdPoolRdy = RdPool_Rdy | ~ Req1_RdAlign;
           	                                               
91361      	assign Req1_Abort = Req1_Pre & ~ Req1_Lock;
           	                                           
91362      	assign TrnGate = ReqHead & ( ~ CxtRdy | ~ OrdRdy | ~ RdPoolRdy ) & ~ ( Req1_Abort | Req1_Urg );
           	                                                                                               
91363      	assign TrnRdy = ReqRdy & ~ TrnGate;
           	                                   
91364      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
91365      		if ( ! Sys_Clk_RstN )
           		                     
91366      			ReqHead <= #1.0 ( 1'b1 );
           			                         
91367      		else if ( NextTrn )
           		                   
91368      			ReqHead <= #1.0 ( Pld_Last );
           			                             
91369      	rsnoc_z_H_R_G_T2_T_U_ddbfd77c It(
           	                                 
91370      		.AddrBase( IdInfo_0_AddrBase )
           		                              
91371      	,	.Cmd_Echo( Req1_Echo )
           	 	                      
91372      	,	.Cmd_KeyId( Req1_KeyId )
           	 	                        
91373      	,	.Cmd_Len1( Req1_Len1 )
           	 	                      
91374      	,	.Cmd_Lock( Req1_Lock )
           	 	                      
91375      	,	.Cmd_OpcT( Req1_OpcT )
           	 	                      
91376      	,	.Cmd_RawAddr( Req1_RawAddr )
           	 	                            
91377      	,	.Cmd_RouteId( Req1_RouteId )
           	 	                            
91378      	,	.Cmd_Status( Req1_Status )
           	 	                          
91379      	,	.Cmd_User( Req1_User )
           	 	                      
91380      	,	.HitId( Translation_0_Id )
           	 	                          
91381      	,	.Pld_Data( Pld_Data )
           	 	                     
91382      	,	.Pld_Last( Pld_Last )
           	 	                     
91383      	,	.Rdy( TrnRdy )
           	 	              
91384      	,	.Rx_Data( RxErr_Data )
           	 	                      
91385      	,	.Rx_Head( RxErr_Head )
           	 	                      
91386      	,	.Rx_Rdy( RxErr_Rdy )
           	 	                    
91387      	,	.Rx_Tail( RxErr_Tail )
           	 	                      
91388      	,	.Rx_Vld( RxErr_Vld )
           	 	                    
91389      	,	.Sys_Clk( Sys_Clk )
           	 	                   
91390      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
91391      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
91392      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
91393      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
91394      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
91395      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
91396      	,	.Sys_Pwr_Idle( Pwr_Trn_Idle )
           	 	                             
91397      	,	.Sys_Pwr_WakeUp( Pwr_Trn_WakeUp )
           	 	                                 
91398      	,	.Vld( TrnVld )
           	 	              
91399      	);
           	  
91400      	assign WrapTrWr = Req1_OpcT == 4'b0101;
           	                                       
91401      	assign WrapTrRd = Req1_OpcT == 4'b0001;
           	                                       
91402      	assign u_a337 = Req1_Len1 [6:4];
           	                                
91403      	assign WrapGn = ( WrapTrRd | WrapTrWr ) & ~ ( u_a337 == 3'b0 );
           	                                                               
91404      	assign ADo = Req1_RawAddr & 32'b11111111111111111111111111110000;
           	                                                                 
91405      	assign AUp = Req1_RawAddr & ~ { 25'b0 , Req1_Len1 } | ADo + 32'b00000000000000000000000000010000 & { 25'b0 , Req1_Len1 };
           	                                                                                                                         
91406      	assign u_6147 = Req1_RawAddr [3:0];
           	                                   
91407      	assign u_31b = u_6147 == 4'b0;
           	                              
91408      	assign u_7885 = u_31b ? ADo : AUp;
           	                      <font color = "red">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
91218      			,			( CxtRsp1_OpcT == 4'b0000 | CxtRsp1_OpcT == 4'b0001 | CxtRsp1_OpcT == 4'b0010 | CxtRsp1_OpcT == 4'b0011 ) & Rsp_Head
           			 			                                                                                                                    
91219      				&	( ~ ( Rsp2_Status == 2'b01 ) | ~ Rsp_Last )
           				 	                                           
91220      			,		( CxtRsp1_OpcT == 4'b0100 | CxtRsp1_OpcT == 4'b0101 | CxtRsp1_OpcT == 4'b0110 ) & Rsp2_Status == 2'b01
           			 		                                                                                                      
91221      			,		( CxtRsp1_OpcT == 4'b0100 | CxtRsp1_OpcT == 4'b0101 | CxtRsp1_OpcT == 4'b0110 )
           			 		                                                                               
91222      				&	( Rsp2_Status == 2'b00 | Rsp2_Status == 2'b10 )
           				 	                                               
91223      		}
           		 
91224      		;
           		 
91225      	always @( uRsp_Status_caseSel ) begin
           	                                     
91226      		case ( uRsp_Status_caseSel )
           		                            
91227      			5'b00001 : Rsp_Status = 2'b10 ;
           			                               
91228      			5'b00010 : Rsp_Status = 2'b01 ;
           			                               
91229      			5'b00100 : Rsp_Status = 2'b10 ;
           			                               
91230      			5'b01000 : Rsp_Status = 2'b01 ;
           			                               
91231      			5'b10000 : Rsp_Status = 2'b11 ;
           			                               
91232      			default  : Rsp_Status = 2'b00 ;
           			                               
91233      		endcase
           		       
91234      	end
           	   
91235      	rsnoc_z_H_R_G_T2_P_U_ddbfd77c Ip(
           	                                 
91236      		.Cxt_AddLd0( CxtPkt_AddLd0 )
           		                            
91237      	,	.Cxt_Addr4Be( CxtPkt_Addr4Be )
           	 	                              
91238      	,	.Cxt_Echo( CxtPkt_Echo )
           	 	                        
91239      	,	.Cxt_Head( CxtPkt_Head )
           	 	                        
91240      	,	.Cxt_Len1( CxtPkt_Len1 )
           	 	                        
91241      	,	.Cxt_OpcT( CxtPkt_OpcT )
           	 	                        
91242      	,	.Cxt_RdAlign( CxtPkt_RdAlign )
           	 	                              
91243      	,	.Cxt_RouteIdZ( CxtPkt_RouteIdZ )
           	 	                                
91244      	,	.CxtUsed( CxtUsed )
           	 	                   
91245      	,	.Rx_ConnId( RxPkt_ConnId )
           	 	                          
91246      	,	.Rx_CxtId( RxPkt_CxtId )
           	 	                        
91247      	,	.Rx_Head( RxPkt_Head )
           	 	                      
91248      	,	.Rx_Last( RxPkt_Last )
           	 	                      
91249      	,	.Rx_Opc( RxPkt_Opc )
           	 	                    
91250      	,	.Rx_Pld( RxPkt_Pld )
           	 	                    
91251      	,	.Rx_Rdy( RxPkt_Rdy )
           	 	                    
91252      	,	.Rx_Status( RxPkt_Status )
           	 	                          
91253      	,	.Rx_Vld( RxPkt_Vld )
           	 	                    
91254      	,	.Sys_Clk( Sys_Clk )
           	 	                   
91255      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
91256      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
91257      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
91258      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
91259      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
91260      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
91261      	,	.Sys_Pwr_Idle( )
           	 	                
91262      	,	.Sys_Pwr_WakeUp( )
           	 	                  
91263      	,	.Tx_Data( TxPkt_Data )
           	 	                      
91264      	,	.Tx_Head( TxPkt_Head )
           	 	                      
91265      	,	.Tx_Rdy( TxPkt_Rdy )
           	 	                    
91266      	,	.Tx_Tail( TxPkt_Tail )
           	 	                      
91267      	,	.Tx_Vld( TxPkt_Vld )
           	 	                    
91268      	,	.TxCxtId( TxPktCxtId )
           	 	                      
91269      	,	.TxLast( TxPktLast )
           	 	                    
91270      	);
           	  
91271      	assign CtxFreeId = TxPktCxtId & { 16 { ( NextTxPkt & TxPktLast ) }  };
           	                                                                      
91272      	assign CxtFreeVld = NextTxPkt & TxPktLast;
           	                                          
91273      	rsnoc_z_H_R_U_C_C_A_5b665566 Ica(
           	                                 
91274      		.CxtUsed( CxtUsed )
           		                   
91275      	,	.FreeCxt( CtxFreeId )
           	 	                     
91276      	,	.FreeVld( CxtFreeVld )
           	 	                      
91277      	,	.NewCxt( CxtId )
           	 	                
91278      	,	.NewRdy( CxtRdy )
           	 	                 
91279      	,	.NewVld( CxtEn )
           	 	                
91280      	,	.Sys_Clk( Sys_Clk )
           	 	                   
91281      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
91282      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
91283      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
91284      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
91285      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
91286      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
91287      	,	.Sys_Pwr_Idle( Pwr_CxtAlloc_Idle )
           	 	                                  
91288      	,	.Sys_Pwr_WakeUp( Pwr_CxtAlloc_WakeUp )
           	 	                                      
91289      	);
           	  
91290      	assign Req1_AddMdL = Req1_AddNttp [30:8];
           	                                         
91291      	assign u_324d = Pld_Data [143:0];
           	                                 
91292      	assign u_2393 = u_324d;
           	                       
91293      	assign u_e423 = u_2393 [142:139];
           	                                 
91294      	assign u_b175 = u_e423;
           	                       
91295      	assign ReqPreStrm = Req1_Pre & u_b175 == 4'b1101;
           	                                                 
91296      	assign ReqHeadXfer = ReqHead & NextTrn;
           	                                       
91297      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
91298      		if ( ! Sys_Clk_RstN )
           		                     
91299      			Req1_Strm <= #1.0 ( 1'b0 );
           			                           
91300      		else if ( ReqHeadXfer )
           		                       
91301      			Req1_Strm <= #1.0 ( ReqPreStrm );
           			                                 
91302      	rsnoc_z_H_R_G_T2_O_U_df6a4b35 Io(
           	                                 
91303      		.Cxt_0( Cxt_0 )
           		               
91304      	,	.Cxt_1( Cxt_1 )
           	 	               
91305      	,	.Cxt_10( Cxt_10 )
           	 	                 
91306      	,	.Cxt_11( Cxt_11 )
           	 	                 
91307      	,	.Cxt_12( Cxt_12 )
           	 	                 
91308      	,	.Cxt_13( Cxt_13 )
           	 	                 
91309      	,	.Cxt_14( Cxt_14 )
           	 	                 
91310      	,	.Cxt_15( Cxt_15 )
           	 	                 
91311      	,	.Cxt_2( Cxt_2 )
           	 	               
91312      	,	.Cxt_3( Cxt_3 )
           	 	               
91313      	,	.Cxt_4( Cxt_4 )
           	 	               
91314      	,	.Cxt_5( Cxt_5 )
           	 	               
91315      	,	.Cxt_6( Cxt_6 )
           	 	               
91316      	,	.Cxt_7( Cxt_7 )
           	 	               
91317      	,	.Cxt_8( Cxt_8 )
           	 	               
91318      	,	.Cxt_9( Cxt_9 )
           	 	               
91319      	,	.CxtUsed( CxtUsed )
           	 	                   
91320      	,	.Rdy( OrdRdy )
           	 	              
91321      	,	.Req_AddLd0( Req1_AddLd0 )
           	 	                          
91322      	,	.Req_AddMdL( Req1_AddMdL )
           	 	                          
91323      	,	.Req_Len1( Req1_Len1 )
           	 	                      
91324      	,	.Req_OpcT( Req1_OpcT )
           	 	                      
91325      	,	.Req_RouteId( Req1_RouteId )
           	 	                            
91326      	,	.Req_SeqId( Req1_SeqId )
           	 	                        
91327      	,	.Req_Strm( Req1_Strm )
           	 	                      
91328      	,	.ReqRdy( TrnRdy )
           	 	                 
91329      	,	.ReqVld( ReqHead & TrnVld & ~ Req1_Urg )
           	 	                                        
91330      	,	.Sys_Clk( Sys_Clk )
           	 	                   
91331      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
91332      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
91333      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
91334      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
91335      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
91336      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
91337      	,	.Sys_Pwr_Idle( )
           	 	                
91338      	,	.Sys_Pwr_WakeUp( )
           	 	                  
91339      	);
           	  
91340      	rsnoc_z_H_R_U_C_C_Ca_27a5125f Iraa(
           	                                   
91341      		.GetConn( RspRdAlignId )
           		                        
91342      	,	.GetId( Rsp_ConnId )
           	 	                    
91343      	,	.GetVld( )
           	 	          
91344      	,	.NewConn( )
           	 	           
91345      	,	.NewId( Req1_ConnId )
           	 	                     
91346      	,	.NewOk( RdPool_Rdy )
           	 	                    
91347      	,	.NewVld( CxtEn & Req1_RdAlign )
           	 	                               
91348      	,	.PopConn( RspRdAlignId )
           	 	                        
91349      	,	.PopVld( NextRsp & Rsp_Last & CxtRsp1_RdAlign )
           	 	                                               
91350      	,	.Sys_Clk( Sys_Clk )
           	 	                   
91351      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
91352      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
91353      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
91354      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
91355      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
91356      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
91357      	,	.Sys_Pwr_Idle( Pwr_RdAlignerAlloc_Idle )
           	 	                                        
91358      	,	.Sys_Pwr_WakeUp( Pwr_RdAlignerAlloc_WakeUp )
           	 	                                            
91359      	);
           	  
91360      	assign RdPoolRdy = RdPool_Rdy | ~ Req1_RdAlign;
           	                                               
91361      	assign Req1_Abort = Req1_Pre & ~ Req1_Lock;
           	                                           
91362      	assign TrnGate = ReqHead & ( ~ CxtRdy | ~ OrdRdy | ~ RdPoolRdy ) & ~ ( Req1_Abort | Req1_Urg );
           	                                                                                               
91363      	assign TrnRdy = ReqRdy & ~ TrnGate;
           	                                   
91364      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
91365      		if ( ! Sys_Clk_RstN )
           		                     
91366      			ReqHead <= #1.0 ( 1'b1 );
           			                         
91367      		else if ( NextTrn )
           		                   
91368      			ReqHead <= #1.0 ( Pld_Last );
           			                             
91369      	rsnoc_z_H_R_G_T2_T_U_ddbfd77c It(
           	                                 
91370      		.AddrBase( IdInfo_0_AddrBase )
           		                              
91371      	,	.Cmd_Echo( Req1_Echo )
           	 	                      
91372      	,	.Cmd_KeyId( Req1_KeyId )
           	 	                        
91373      	,	.Cmd_Len1( Req1_Len1 )
           	 	                      
91374      	,	.Cmd_Lock( Req1_Lock )
           	 	                      
91375      	,	.Cmd_OpcT( Req1_OpcT )
           	 	                      
91376      	,	.Cmd_RawAddr( Req1_RawAddr )
           	 	                            
91377      	,	.Cmd_RouteId( Req1_RouteId )
           	 	                            
91378      	,	.Cmd_Status( Req1_Status )
           	 	                          
91379      	,	.Cmd_User( Req1_User )
           	 	                      
91380      	,	.HitId( Translation_0_Id )
           	 	                          
91381      	,	.Pld_Data( Pld_Data )
           	 	                     
91382      	,	.Pld_Last( Pld_Last )
           	 	                     
91383      	,	.Rdy( TrnRdy )
           	 	              
91384      	,	.Rx_Data( RxErr_Data )
           	 	                      
91385      	,	.Rx_Head( RxErr_Head )
           	 	                      
91386      	,	.Rx_Rdy( RxErr_Rdy )
           	 	                    
91387      	,	.Rx_Tail( RxErr_Tail )
           	 	                      
91388      	,	.Rx_Vld( RxErr_Vld )
           	 	                    
91389      	,	.Sys_Clk( Sys_Clk )
           	 	                   
91390      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
91391      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
91392      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
91393      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
91394      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
91395      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
91396      	,	.Sys_Pwr_Idle( Pwr_Trn_Idle )
           	 	                             
91397      	,	.Sys_Pwr_WakeUp( Pwr_Trn_WakeUp )
           	 	                                 
91398      	,	.Vld( TrnVld )
           	 	              
91399      	);
           	  
91400      	assign WrapTrWr = Req1_OpcT == 4'b0101;
           	                                       
91401      	assign WrapTrRd = Req1_OpcT == 4'b0001;
           	                                       
91402      	assign u_a337 = Req1_Len1 [6:4];
           	                                
91403      	assign WrapGn = ( WrapTrRd | WrapTrWr ) & ~ ( u_a337 == 3'b0 );
           	                                                               
91404      	assign ADo = Req1_RawAddr & 32'b11111111111111111111111111110000;
           	                                                                 
91405      	assign AUp = Req1_RawAddr & ~ { 25'b0 , Req1_Len1 } | ADo + 32'b00000000000000000000000000010000 & { 25'b0 , Req1_Len1 };
           	                                                                                                                         
91406      	assign u_6147 = Req1_RawAddr [3:0];
           	                                   
91407      	assign u_31b = u_6147 == 4'b0;
           	                              
91408      	assign u_7885 = u_31b ? ADo : AUp;
           	                      <font color = "red">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
91221      			,		( CxtRsp1_OpcT == 4'b0100 | CxtRsp1_OpcT == 4'b0101 | CxtRsp1_OpcT == 4'b0110 )
           			 		                                                                               
91222      				&	( Rsp2_Status == 2'b00 | Rsp2_Status == 2'b10 )
           				 	                                               
91223      		}
           		 
91224      		;
           		 
91225      	always @( uRsp_Status_caseSel ) begin
           	                                     
91226      		case ( uRsp_Status_caseSel )
           		                            
91227      			5'b00001 : Rsp_Status = 2'b10 ;
           			                               
91228      			5'b00010 : Rsp_Status = 2'b01 ;
           			                               
91229      			5'b00100 : Rsp_Status = 2'b10 ;
           			                               
91230      			5'b01000 : Rsp_Status = 2'b01 ;
           			                               
91231      			5'b10000 : Rsp_Status = 2'b11 ;
           			                               
91232      			default  : Rsp_Status = 2'b00 ;
           			                               
91233      		endcase
           		       
91234      	end
           	   
91235      	rsnoc_z_H_R_G_T2_P_U_ddbfd77c Ip(
           	                                 
91236      		.Cxt_AddLd0( CxtPkt_AddLd0 )
           		                            
91237      	,	.Cxt_Addr4Be( CxtPkt_Addr4Be )
           	 	                              
91238      	,	.Cxt_Echo( CxtPkt_Echo )
           	 	                        
91239      	,	.Cxt_Head( CxtPkt_Head )
           	 	                        
91240      	,	.Cxt_Len1( CxtPkt_Len1 )
           	 	                        
91241      	,	.Cxt_OpcT( CxtPkt_OpcT )
           	 	                        
91242      	,	.Cxt_RdAlign( CxtPkt_RdAlign )
           	 	                              
91243      	,	.Cxt_RouteIdZ( CxtPkt_RouteIdZ )
           	 	                                
91244      	,	.CxtUsed( CxtUsed )
           	 	                   
91245      	,	.Rx_ConnId( RxPkt_ConnId )
           	 	                          
91246      	,	.Rx_CxtId( RxPkt_CxtId )
           	 	                        
91247      	,	.Rx_Head( RxPkt_Head )
           	 	                      
91248      	,	.Rx_Last( RxPkt_Last )
           	 	                      
91249      	,	.Rx_Opc( RxPkt_Opc )
           	 	                    
91250      	,	.Rx_Pld( RxPkt_Pld )
           	 	                    
91251      	,	.Rx_Rdy( RxPkt_Rdy )
           	 	                    
91252      	,	.Rx_Status( RxPkt_Status )
           	 	                          
91253      	,	.Rx_Vld( RxPkt_Vld )
           	 	                    
91254      	,	.Sys_Clk( Sys_Clk )
           	 	                   
91255      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
91256      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
91257      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
91258      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
91259      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
91260      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
91261      	,	.Sys_Pwr_Idle( )
           	 	                
91262      	,	.Sys_Pwr_WakeUp( )
           	 	                  
91263      	,	.Tx_Data( TxPkt_Data )
           	 	                      
91264      	,	.Tx_Head( TxPkt_Head )
           	 	                      
91265      	,	.Tx_Rdy( TxPkt_Rdy )
           	 	                    
91266      	,	.Tx_Tail( TxPkt_Tail )
           	 	                      
91267      	,	.Tx_Vld( TxPkt_Vld )
           	 	                    
91268      	,	.TxCxtId( TxPktCxtId )
           	 	                      
91269      	,	.TxLast( TxPktLast )
           	 	                    
91270      	);
           	  
91271      	assign CtxFreeId = TxPktCxtId & { 16 { ( NextTxPkt & TxPktLast ) }  };
           	                                                                      
91272      	assign CxtFreeVld = NextTxPkt & TxPktLast;
           	                                          
91273      	rsnoc_z_H_R_U_C_C_A_5b665566 Ica(
           	                                 
91274      		.CxtUsed( CxtUsed )
           		                   
91275      	,	.FreeCxt( CtxFreeId )
           	 	                     
91276      	,	.FreeVld( CxtFreeVld )
           	 	                      
91277      	,	.NewCxt( CxtId )
           	 	                
91278      	,	.NewRdy( CxtRdy )
           	 	                 
91279      	,	.NewVld( CxtEn )
           	 	                
91280      	,	.Sys_Clk( Sys_Clk )
           	 	                   
91281      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
91282      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
91283      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
91284      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
91285      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
91286      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
91287      	,	.Sys_Pwr_Idle( Pwr_CxtAlloc_Idle )
           	 	                                  
91288      	,	.Sys_Pwr_WakeUp( Pwr_CxtAlloc_WakeUp )
           	 	                                      
91289      	);
           	  
91290      	assign Req1_AddMdL = Req1_AddNttp [30:8];
           	                                         
91291      	assign u_324d = Pld_Data [143:0];
           	                                 
91292      	assign u_2393 = u_324d;
           	                       
91293      	assign u_e423 = u_2393 [142:139];
           	                                 
91294      	assign u_b175 = u_e423;
           	                       
91295      	assign ReqPreStrm = Req1_Pre & u_b175 == 4'b1101;
           	                                                 
91296      	assign ReqHeadXfer = ReqHead & NextTrn;
           	                                       
91297      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
91298      		if ( ! Sys_Clk_RstN )
           		                     
91299      			Req1_Strm <= #1.0 ( 1'b0 );
           			                           
91300      		else if ( ReqHeadXfer )
           		                       
91301      			Req1_Strm <= #1.0 ( ReqPreStrm );
           			                                 
91302      	rsnoc_z_H_R_G_T2_O_U_df6a4b35 Io(
           	                                 
91303      		.Cxt_0( Cxt_0 )
           		               
91304      	,	.Cxt_1( Cxt_1 )
           	 	               
91305      	,	.Cxt_10( Cxt_10 )
           	 	                 
91306      	,	.Cxt_11( Cxt_11 )
           	 	                 
91307      	,	.Cxt_12( Cxt_12 )
           	 	                 
91308      	,	.Cxt_13( Cxt_13 )
           	 	                 
91309      	,	.Cxt_14( Cxt_14 )
           	 	                 
91310      	,	.Cxt_15( Cxt_15 )
           	 	                 
91311      	,	.Cxt_2( Cxt_2 )
           	 	               
91312      	,	.Cxt_3( Cxt_3 )
           	 	               
91313      	,	.Cxt_4( Cxt_4 )
           	 	               
91314      	,	.Cxt_5( Cxt_5 )
           	 	               
91315      	,	.Cxt_6( Cxt_6 )
           	 	               
91316      	,	.Cxt_7( Cxt_7 )
           	 	               
91317      	,	.Cxt_8( Cxt_8 )
           	 	               
91318      	,	.Cxt_9( Cxt_9 )
           	 	               
91319      	,	.CxtUsed( CxtUsed )
           	 	                   
91320      	,	.Rdy( OrdRdy )
           	 	              
91321      	,	.Req_AddLd0( Req1_AddLd0 )
           	 	                          
91322      	,	.Req_AddMdL( Req1_AddMdL )
           	 	                          
91323      	,	.Req_Len1( Req1_Len1 )
           	 	                      
91324      	,	.Req_OpcT( Req1_OpcT )
           	 	                      
91325      	,	.Req_RouteId( Req1_RouteId )
           	 	                            
91326      	,	.Req_SeqId( Req1_SeqId )
           	 	                        
91327      	,	.Req_Strm( Req1_Strm )
           	 	                      
91328      	,	.ReqRdy( TrnRdy )
           	 	                 
91329      	,	.ReqVld( ReqHead & TrnVld & ~ Req1_Urg )
           	 	                                        
91330      	,	.Sys_Clk( Sys_Clk )
           	 	                   
91331      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
91332      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
91333      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
91334      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
91335      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
91336      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
91337      	,	.Sys_Pwr_Idle( )
           	 	                
91338      	,	.Sys_Pwr_WakeUp( )
           	 	                  
91339      	);
           	  
91340      	rsnoc_z_H_R_U_C_C_Ca_27a5125f Iraa(
           	                                   
91341      		.GetConn( RspRdAlignId )
           		                        
91342      	,	.GetId( Rsp_ConnId )
           	 	                    
91343      	,	.GetVld( )
           	 	          
91344      	,	.NewConn( )
           	 	           
91345      	,	.NewId( Req1_ConnId )
           	 	                     
91346      	,	.NewOk( RdPool_Rdy )
           	 	                    
91347      	,	.NewVld( CxtEn & Req1_RdAlign )
           	 	                               
91348      	,	.PopConn( RspRdAlignId )
           	 	                        
91349      	,	.PopVld( NextRsp & Rsp_Last & CxtRsp1_RdAlign )
           	 	                                               
91350      	,	.Sys_Clk( Sys_Clk )
           	 	                   
91351      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
91352      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
91353      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
91354      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
91355      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
91356      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
91357      	,	.Sys_Pwr_Idle( Pwr_RdAlignerAlloc_Idle )
           	 	                                        
91358      	,	.Sys_Pwr_WakeUp( Pwr_RdAlignerAlloc_WakeUp )
           	 	                                            
91359      	);
           	  
91360      	assign RdPoolRdy = RdPool_Rdy | ~ Req1_RdAlign;
           	                                               
91361      	assign Req1_Abort = Req1_Pre & ~ Req1_Lock;
           	                                           
91362      	assign TrnGate = ReqHead & ( ~ CxtRdy | ~ OrdRdy | ~ RdPoolRdy ) & ~ ( Req1_Abort | Req1_Urg );
           	                                                                                               
91363      	assign TrnRdy = ReqRdy & ~ TrnGate;
           	                                   
91364      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
91365      		if ( ! Sys_Clk_RstN )
           		                     
91366      			ReqHead <= #1.0 ( 1'b1 );
           			                         
91367      		else if ( NextTrn )
           		                   
91368      			ReqHead <= #1.0 ( Pld_Last );
           			                             
91369      	rsnoc_z_H_R_G_T2_T_U_ddbfd77c It(
           	                                 
91370      		.AddrBase( IdInfo_0_AddrBase )
           		                              
91371      	,	.Cmd_Echo( Req1_Echo )
           	 	                      
91372      	,	.Cmd_KeyId( Req1_KeyId )
           	 	                        
91373      	,	.Cmd_Len1( Req1_Len1 )
           	 	                      
91374      	,	.Cmd_Lock( Req1_Lock )
           	 	                      
91375      	,	.Cmd_OpcT( Req1_OpcT )
           	 	                      
91376      	,	.Cmd_RawAddr( Req1_RawAddr )
           	 	                            
91377      	,	.Cmd_RouteId( Req1_RouteId )
           	 	                            
91378      	,	.Cmd_Status( Req1_Status )
           	 	                          
91379      	,	.Cmd_User( Req1_User )
           	 	                      
91380      	,	.HitId( Translation_0_Id )
           	 	                          
91381      	,	.Pld_Data( Pld_Data )
           	 	                     
91382      	,	.Pld_Last( Pld_Last )
           	 	                     
91383      	,	.Rdy( TrnRdy )
           	 	              
91384      	,	.Rx_Data( RxErr_Data )
           	 	                      
91385      	,	.Rx_Head( RxErr_Head )
           	 	                      
91386      	,	.Rx_Rdy( RxErr_Rdy )
           	 	                    
91387      	,	.Rx_Tail( RxErr_Tail )
           	 	                      
91388      	,	.Rx_Vld( RxErr_Vld )
           	 	                    
91389      	,	.Sys_Clk( Sys_Clk )
           	 	                   
91390      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
91391      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
91392      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
91393      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
91394      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
91395      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
91396      	,	.Sys_Pwr_Idle( Pwr_Trn_Idle )
           	 	                             
91397      	,	.Sys_Pwr_WakeUp( Pwr_Trn_WakeUp )
           	 	                                 
91398      	,	.Vld( TrnVld )
           	 	              
91399      	);
           	  
91400      	assign WrapTrWr = Req1_OpcT == 4'b0101;
           	                                       
91401      	assign WrapTrRd = Req1_OpcT == 4'b0001;
           	                                       
91402      	assign u_a337 = Req1_Len1 [6:4];
           	                                
91403      	assign WrapGn = ( WrapTrRd | WrapTrWr ) & ~ ( u_a337 == 3'b0 );
           	                                                               
91404      	assign ADo = Req1_RawAddr & 32'b11111111111111111111111111110000;
           	                                                                 
91405      	assign AUp = Req1_RawAddr & ~ { 25'b0 , Req1_Len1 } | ADo + 32'b00000000000000000000000000010000 & { 25'b0 , Req1_Len1 };
           	                                                                                                                         
91406      	assign u_6147 = Req1_RawAddr [3:0];
           	                                   
91407      	assign u_31b = u_6147 == 4'b0;
           	                              
91408      	assign u_7885 = u_31b ? ADo : AUp;
           	                      <font color = "red">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
91222      				&	( Rsp2_Status == 2'b00 | Rsp2_Status == 2'b10 )
           				 	                                               
91223      		}
           		 
91224      		;
           		 
91225      	always @( uRsp_Status_caseSel ) begin
           	                                     
91226      		case ( uRsp_Status_caseSel )
           		                            
91227      			5'b00001 : Rsp_Status = 2'b10 ;
           			                               
91228      			5'b00010 : Rsp_Status = 2'b01 ;
           			                               
91229      			5'b00100 : Rsp_Status = 2'b10 ;
           			                               
91230      			5'b01000 : Rsp_Status = 2'b01 ;
           			                               
91231      			5'b10000 : Rsp_Status = 2'b11 ;
           			                               
91232      			default  : Rsp_Status = 2'b00 ;
           			                               
91233      		endcase
           		       
91234      	end
           	   
91235      	rsnoc_z_H_R_G_T2_P_U_ddbfd77c Ip(
           	                                 
91236      		.Cxt_AddLd0( CxtPkt_AddLd0 )
           		                            
91237      	,	.Cxt_Addr4Be( CxtPkt_Addr4Be )
           	 	                              
91238      	,	.Cxt_Echo( CxtPkt_Echo )
           	 	                        
91239      	,	.Cxt_Head( CxtPkt_Head )
           	 	                        
91240      	,	.Cxt_Len1( CxtPkt_Len1 )
           	 	                        
91241      	,	.Cxt_OpcT( CxtPkt_OpcT )
           	 	                        
91242      	,	.Cxt_RdAlign( CxtPkt_RdAlign )
           	 	                              
91243      	,	.Cxt_RouteIdZ( CxtPkt_RouteIdZ )
           	 	                                
91244      	,	.CxtUsed( CxtUsed )
           	 	                   
91245      	,	.Rx_ConnId( RxPkt_ConnId )
           	 	                          
91246      	,	.Rx_CxtId( RxPkt_CxtId )
           	 	                        
91247      	,	.Rx_Head( RxPkt_Head )
           	 	                      
91248      	,	.Rx_Last( RxPkt_Last )
           	 	                      
91249      	,	.Rx_Opc( RxPkt_Opc )
           	 	                    
91250      	,	.Rx_Pld( RxPkt_Pld )
           	 	                    
91251      	,	.Rx_Rdy( RxPkt_Rdy )
           	 	                    
91252      	,	.Rx_Status( RxPkt_Status )
           	 	                          
91253      	,	.Rx_Vld( RxPkt_Vld )
           	 	                    
91254      	,	.Sys_Clk( Sys_Clk )
           	 	                   
91255      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
91256      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
91257      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
91258      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
91259      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
91260      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
91261      	,	.Sys_Pwr_Idle( )
           	 	                
91262      	,	.Sys_Pwr_WakeUp( )
           	 	                  
91263      	,	.Tx_Data( TxPkt_Data )
           	 	                      
91264      	,	.Tx_Head( TxPkt_Head )
           	 	                      
91265      	,	.Tx_Rdy( TxPkt_Rdy )
           	 	                    
91266      	,	.Tx_Tail( TxPkt_Tail )
           	 	                      
91267      	,	.Tx_Vld( TxPkt_Vld )
           	 	                    
91268      	,	.TxCxtId( TxPktCxtId )
           	 	                      
91269      	,	.TxLast( TxPktLast )
           	 	                    
91270      	);
           	  
91271      	assign CtxFreeId = TxPktCxtId & { 16 { ( NextTxPkt & TxPktLast ) }  };
           	                                                                      
91272      	assign CxtFreeVld = NextTxPkt & TxPktLast;
           	                                          
91273      	rsnoc_z_H_R_U_C_C_A_5b665566 Ica(
           	                                 
91274      		.CxtUsed( CxtUsed )
           		                   
91275      	,	.FreeCxt( CtxFreeId )
           	 	                     
91276      	,	.FreeVld( CxtFreeVld )
           	 	                      
91277      	,	.NewCxt( CxtId )
           	 	                
91278      	,	.NewRdy( CxtRdy )
           	 	                 
91279      	,	.NewVld( CxtEn )
           	 	                
91280      	,	.Sys_Clk( Sys_Clk )
           	 	                   
91281      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
91282      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
91283      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
91284      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
91285      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
91286      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
91287      	,	.Sys_Pwr_Idle( Pwr_CxtAlloc_Idle )
           	 	                                  
91288      	,	.Sys_Pwr_WakeUp( Pwr_CxtAlloc_WakeUp )
           	 	                                      
91289      	);
           	  
91290      	assign Req1_AddMdL = Req1_AddNttp [30:8];
           	                                         
91291      	assign u_324d = Pld_Data [143:0];
           	                                 
91292      	assign u_2393 = u_324d;
           	                       
91293      	assign u_e423 = u_2393 [142:139];
           	                                 
91294      	assign u_b175 = u_e423;
           	                       
91295      	assign ReqPreStrm = Req1_Pre & u_b175 == 4'b1101;
           	                                                 
91296      	assign ReqHeadXfer = ReqHead & NextTrn;
           	                                       
91297      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
91298      		if ( ! Sys_Clk_RstN )
           		                     
91299      			Req1_Strm <= #1.0 ( 1'b0 );
           			                           
91300      		else if ( ReqHeadXfer )
           		                       
91301      			Req1_Strm <= #1.0 ( ReqPreStrm );
           			                                 
91302      	rsnoc_z_H_R_G_T2_O_U_df6a4b35 Io(
           	                                 
91303      		.Cxt_0( Cxt_0 )
           		               
91304      	,	.Cxt_1( Cxt_1 )
           	 	               
91305      	,	.Cxt_10( Cxt_10 )
           	 	                 
91306      	,	.Cxt_11( Cxt_11 )
           	 	                 
91307      	,	.Cxt_12( Cxt_12 )
           	 	                 
91308      	,	.Cxt_13( Cxt_13 )
           	 	                 
91309      	,	.Cxt_14( Cxt_14 )
           	 	                 
91310      	,	.Cxt_15( Cxt_15 )
           	 	                 
91311      	,	.Cxt_2( Cxt_2 )
           	 	               
91312      	,	.Cxt_3( Cxt_3 )
           	 	               
91313      	,	.Cxt_4( Cxt_4 )
           	 	               
91314      	,	.Cxt_5( Cxt_5 )
           	 	               
91315      	,	.Cxt_6( Cxt_6 )
           	 	               
91316      	,	.Cxt_7( Cxt_7 )
           	 	               
91317      	,	.Cxt_8( Cxt_8 )
           	 	               
91318      	,	.Cxt_9( Cxt_9 )
           	 	               
91319      	,	.CxtUsed( CxtUsed )
           	 	                   
91320      	,	.Rdy( OrdRdy )
           	 	              
91321      	,	.Req_AddLd0( Req1_AddLd0 )
           	 	                          
91322      	,	.Req_AddMdL( Req1_AddMdL )
           	 	                          
91323      	,	.Req_Len1( Req1_Len1 )
           	 	                      
91324      	,	.Req_OpcT( Req1_OpcT )
           	 	                      
91325      	,	.Req_RouteId( Req1_RouteId )
           	 	                            
91326      	,	.Req_SeqId( Req1_SeqId )
           	 	                        
91327      	,	.Req_Strm( Req1_Strm )
           	 	                      
91328      	,	.ReqRdy( TrnRdy )
           	 	                 
91329      	,	.ReqVld( ReqHead & TrnVld & ~ Req1_Urg )
           	 	                                        
91330      	,	.Sys_Clk( Sys_Clk )
           	 	                   
91331      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
91332      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
91333      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
91334      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
91335      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
91336      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
91337      	,	.Sys_Pwr_Idle( )
           	 	                
91338      	,	.Sys_Pwr_WakeUp( )
           	 	                  
91339      	);
           	  
91340      	rsnoc_z_H_R_U_C_C_Ca_27a5125f Iraa(
           	                                   
91341      		.GetConn( RspRdAlignId )
           		                        
91342      	,	.GetId( Rsp_ConnId )
           	 	                    
91343      	,	.GetVld( )
           	 	          
91344      	,	.NewConn( )
           	 	           
91345      	,	.NewId( Req1_ConnId )
           	 	                     
91346      	,	.NewOk( RdPool_Rdy )
           	 	                    
91347      	,	.NewVld( CxtEn & Req1_RdAlign )
           	 	                               
91348      	,	.PopConn( RspRdAlignId )
           	 	                        
91349      	,	.PopVld( NextRsp & Rsp_Last & CxtRsp1_RdAlign )
           	 	                                               
91350      	,	.Sys_Clk( Sys_Clk )
           	 	                   
91351      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
91352      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
91353      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
91354      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
91355      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
91356      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
91357      	,	.Sys_Pwr_Idle( Pwr_RdAlignerAlloc_Idle )
           	 	                                        
91358      	,	.Sys_Pwr_WakeUp( Pwr_RdAlignerAlloc_WakeUp )
           	 	                                            
91359      	);
           	  
91360      	assign RdPoolRdy = RdPool_Rdy | ~ Req1_RdAlign;
           	                                               
91361      	assign Req1_Abort = Req1_Pre & ~ Req1_Lock;
           	                                           
91362      	assign TrnGate = ReqHead & ( ~ CxtRdy | ~ OrdRdy | ~ RdPoolRdy ) & ~ ( Req1_Abort | Req1_Urg );
           	                                                                                               
91363      	assign TrnRdy = ReqRdy & ~ TrnGate;
           	                                   
91364      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
91365      		if ( ! Sys_Clk_RstN )
           		                     
91366      			ReqHead <= #1.0 ( 1'b1 );
           			                         
91367      		else if ( NextTrn )
           		                   
91368      			ReqHead <= #1.0 ( Pld_Last );
           			                             
91369      	rsnoc_z_H_R_G_T2_T_U_ddbfd77c It(
           	                                 
91370      		.AddrBase( IdInfo_0_AddrBase )
           		                              
91371      	,	.Cmd_Echo( Req1_Echo )
           	 	                      
91372      	,	.Cmd_KeyId( Req1_KeyId )
           	 	                        
91373      	,	.Cmd_Len1( Req1_Len1 )
           	 	                      
91374      	,	.Cmd_Lock( Req1_Lock )
           	 	                      
91375      	,	.Cmd_OpcT( Req1_OpcT )
           	 	                      
91376      	,	.Cmd_RawAddr( Req1_RawAddr )
           	 	                            
91377      	,	.Cmd_RouteId( Req1_RouteId )
           	 	                            
91378      	,	.Cmd_Status( Req1_Status )
           	 	                          
91379      	,	.Cmd_User( Req1_User )
           	 	                      
91380      	,	.HitId( Translation_0_Id )
           	 	                          
91381      	,	.Pld_Data( Pld_Data )
           	 	                     
91382      	,	.Pld_Last( Pld_Last )
           	 	                     
91383      	,	.Rdy( TrnRdy )
           	 	              
91384      	,	.Rx_Data( RxErr_Data )
           	 	                      
91385      	,	.Rx_Head( RxErr_Head )
           	 	                      
91386      	,	.Rx_Rdy( RxErr_Rdy )
           	 	                    
91387      	,	.Rx_Tail( RxErr_Tail )
           	 	                      
91388      	,	.Rx_Vld( RxErr_Vld )
           	 	                    
91389      	,	.Sys_Clk( Sys_Clk )
           	 	                   
91390      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
91391      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
91392      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
91393      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
91394      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
91395      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
91396      	,	.Sys_Pwr_Idle( Pwr_Trn_Idle )
           	 	                             
91397      	,	.Sys_Pwr_WakeUp( Pwr_Trn_WakeUp )
           	 	                                 
91398      	,	.Vld( TrnVld )
           	 	              
91399      	);
           	  
91400      	assign WrapTrWr = Req1_OpcT == 4'b0101;
           	                                       
91401      	assign WrapTrRd = Req1_OpcT == 4'b0001;
           	                                       
91402      	assign u_a337 = Req1_Len1 [6:4];
           	                                
91403      	assign WrapGn = ( WrapTrRd | WrapTrWr ) & ~ ( u_a337 == 3'b0 );
           	                                                               
91404      	assign ADo = Req1_RawAddr & 32'b11111111111111111111111111110000;
           	                                                                 
91405      	assign AUp = Req1_RawAddr & ~ { 25'b0 , Req1_Len1 } | ADo + 32'b00000000000000000000000000010000 & { 25'b0 , Req1_Len1 };
           	                                                                                                                         
91406      	assign u_6147 = Req1_RawAddr [3:0];
           	                                   
91407      	assign u_31b = u_6147 == 4'b0;
           	                              
91408      	assign u_7885 = u_31b ? ADo : AUp;
           	                      <font color = "red">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
91223      		}
           		 
91224      		;
           		 
91225      	always @( uRsp_Status_caseSel ) begin
           	                                     
91226      		case ( uRsp_Status_caseSel )
           		                            
91227      			5'b00001 : Rsp_Status = 2'b10 ;
           			                               
91228      			5'b00010 : Rsp_Status = 2'b01 ;
           			                               
91229      			5'b00100 : Rsp_Status = 2'b10 ;
           			                               
91230      			5'b01000 : Rsp_Status = 2'b01 ;
           			                               
91231      			5'b10000 : Rsp_Status = 2'b11 ;
           			                               
91232      			default  : Rsp_Status = 2'b00 ;
           			                               
91233      		endcase
           		       
91234      	end
           	   
91235      	rsnoc_z_H_R_G_T2_P_U_ddbfd77c Ip(
           	                                 
91236      		.Cxt_AddLd0( CxtPkt_AddLd0 )
           		                            
91237      	,	.Cxt_Addr4Be( CxtPkt_Addr4Be )
           	 	                              
91238      	,	.Cxt_Echo( CxtPkt_Echo )
           	 	                        
91239      	,	.Cxt_Head( CxtPkt_Head )
           	 	                        
91240      	,	.Cxt_Len1( CxtPkt_Len1 )
           	 	                        
91241      	,	.Cxt_OpcT( CxtPkt_OpcT )
           	 	                        
91242      	,	.Cxt_RdAlign( CxtPkt_RdAlign )
           	 	                              
91243      	,	.Cxt_RouteIdZ( CxtPkt_RouteIdZ )
           	 	                                
91244      	,	.CxtUsed( CxtUsed )
           	 	                   
91245      	,	.Rx_ConnId( RxPkt_ConnId )
           	 	                          
91246      	,	.Rx_CxtId( RxPkt_CxtId )
           	 	                        
91247      	,	.Rx_Head( RxPkt_Head )
           	 	                      
91248      	,	.Rx_Last( RxPkt_Last )
           	 	                      
91249      	,	.Rx_Opc( RxPkt_Opc )
           	 	                    
91250      	,	.Rx_Pld( RxPkt_Pld )
           	 	                    
91251      	,	.Rx_Rdy( RxPkt_Rdy )
           	 	                    
91252      	,	.Rx_Status( RxPkt_Status )
           	 	                          
91253      	,	.Rx_Vld( RxPkt_Vld )
           	 	                    
91254      	,	.Sys_Clk( Sys_Clk )
           	 	                   
91255      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
91256      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
91257      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
91258      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
91259      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
91260      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
91261      	,	.Sys_Pwr_Idle( )
           	 	                
91262      	,	.Sys_Pwr_WakeUp( )
           	 	                  
91263      	,	.Tx_Data( TxPkt_Data )
           	 	                      
91264      	,	.Tx_Head( TxPkt_Head )
           	 	                      
91265      	,	.Tx_Rdy( TxPkt_Rdy )
           	 	                    
91266      	,	.Tx_Tail( TxPkt_Tail )
           	 	                      
91267      	,	.Tx_Vld( TxPkt_Vld )
           	 	                    
91268      	,	.TxCxtId( TxPktCxtId )
           	 	                      
91269      	,	.TxLast( TxPktLast )
           	 	                    
91270      	);
           	  
91271      	assign CtxFreeId = TxPktCxtId & { 16 { ( NextTxPkt & TxPktLast ) }  };
           	                                                                      
91272      	assign CxtFreeVld = NextTxPkt & TxPktLast;
           	                                          
91273      	rsnoc_z_H_R_U_C_C_A_5b665566 Ica(
           	                                 
91274      		.CxtUsed( CxtUsed )
           		                   
91275      	,	.FreeCxt( CtxFreeId )
           	 	                     
91276      	,	.FreeVld( CxtFreeVld )
           	 	                      
91277      	,	.NewCxt( CxtId )
           	 	                
91278      	,	.NewRdy( CxtRdy )
           	 	                 
91279      	,	.NewVld( CxtEn )
           	 	                
91280      	,	.Sys_Clk( Sys_Clk )
           	 	                   
91281      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
91282      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
91283      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
91284      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
91285      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
91286      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
91287      	,	.Sys_Pwr_Idle( Pwr_CxtAlloc_Idle )
           	 	                                  
91288      	,	.Sys_Pwr_WakeUp( Pwr_CxtAlloc_WakeUp )
           	 	                                      
91289      	);
           	  
91290      	assign Req1_AddMdL = Req1_AddNttp [30:8];
           	                                         
91291      	assign u_324d = Pld_Data [143:0];
           	                                 
91292      	assign u_2393 = u_324d;
           	                       
91293      	assign u_e423 = u_2393 [142:139];
           	                                 
91294      	assign u_b175 = u_e423;
           	                       
91295      	assign ReqPreStrm = Req1_Pre & u_b175 == 4'b1101;
           	                                                 
91296      	assign ReqHeadXfer = ReqHead & NextTrn;
           	                                       
91297      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
91298      		if ( ! Sys_Clk_RstN )
           		                     
91299      			Req1_Strm <= #1.0 ( 1'b0 );
           			                           
91300      		else if ( ReqHeadXfer )
           		                       
91301      			Req1_Strm <= #1.0 ( ReqPreStrm );
           			                                 
91302      	rsnoc_z_H_R_G_T2_O_U_df6a4b35 Io(
           	                                 
91303      		.Cxt_0( Cxt_0 )
           		               
91304      	,	.Cxt_1( Cxt_1 )
           	 	               
91305      	,	.Cxt_10( Cxt_10 )
           	 	                 
91306      	,	.Cxt_11( Cxt_11 )
           	 	                 
91307      	,	.Cxt_12( Cxt_12 )
           	 	                 
91308      	,	.Cxt_13( Cxt_13 )
           	 	                 
91309      	,	.Cxt_14( Cxt_14 )
           	 	                 
91310      	,	.Cxt_15( Cxt_15 )
           	 	                 
91311      	,	.Cxt_2( Cxt_2 )
           	 	               
91312      	,	.Cxt_3( Cxt_3 )
           	 	               
91313      	,	.Cxt_4( Cxt_4 )
           	 	               
91314      	,	.Cxt_5( Cxt_5 )
           	 	               
91315      	,	.Cxt_6( Cxt_6 )
           	 	               
91316      	,	.Cxt_7( Cxt_7 )
           	 	               
91317      	,	.Cxt_8( Cxt_8 )
           	 	               
91318      	,	.Cxt_9( Cxt_9 )
           	 	               
91319      	,	.CxtUsed( CxtUsed )
           	 	                   
91320      	,	.Rdy( OrdRdy )
           	 	              
91321      	,	.Req_AddLd0( Req1_AddLd0 )
           	 	                          
91322      	,	.Req_AddMdL( Req1_AddMdL )
           	 	                          
91323      	,	.Req_Len1( Req1_Len1 )
           	 	                      
91324      	,	.Req_OpcT( Req1_OpcT )
           	 	                      
91325      	,	.Req_RouteId( Req1_RouteId )
           	 	                            
91326      	,	.Req_SeqId( Req1_SeqId )
           	 	                        
91327      	,	.Req_Strm( Req1_Strm )
           	 	                      
91328      	,	.ReqRdy( TrnRdy )
           	 	                 
91329      	,	.ReqVld( ReqHead & TrnVld & ~ Req1_Urg )
           	 	                                        
91330      	,	.Sys_Clk( Sys_Clk )
           	 	                   
91331      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
91332      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
91333      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
91334      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
91335      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
91336      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
91337      	,	.Sys_Pwr_Idle( )
           	 	                
91338      	,	.Sys_Pwr_WakeUp( )
           	 	                  
91339      	);
           	  
91340      	rsnoc_z_H_R_U_C_C_Ca_27a5125f Iraa(
           	                                   
91341      		.GetConn( RspRdAlignId )
           		                        
91342      	,	.GetId( Rsp_ConnId )
           	 	                    
91343      	,	.GetVld( )
           	 	          
91344      	,	.NewConn( )
           	 	           
91345      	,	.NewId( Req1_ConnId )
           	 	                     
91346      	,	.NewOk( RdPool_Rdy )
           	 	                    
91347      	,	.NewVld( CxtEn & Req1_RdAlign )
           	 	                               
91348      	,	.PopConn( RspRdAlignId )
           	 	                        
91349      	,	.PopVld( NextRsp & Rsp_Last & CxtRsp1_RdAlign )
           	 	                                               
91350      	,	.Sys_Clk( Sys_Clk )
           	 	                   
91351      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
91352      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
91353      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
91354      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
91355      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
91356      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
91357      	,	.Sys_Pwr_Idle( Pwr_RdAlignerAlloc_Idle )
           	 	                                        
91358      	,	.Sys_Pwr_WakeUp( Pwr_RdAlignerAlloc_WakeUp )
           	 	                                            
91359      	);
           	  
91360      	assign RdPoolRdy = RdPool_Rdy | ~ Req1_RdAlign;
           	                                               
91361      	assign Req1_Abort = Req1_Pre & ~ Req1_Lock;
           	                                           
91362      	assign TrnGate = ReqHead & ( ~ CxtRdy | ~ OrdRdy | ~ RdPoolRdy ) & ~ ( Req1_Abort | Req1_Urg );
           	                                                                                               
91363      	assign TrnRdy = ReqRdy & ~ TrnGate;
           	                                   
91364      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
91365      		if ( ! Sys_Clk_RstN )
           		                     
91366      			ReqHead <= #1.0 ( 1'b1 );
           			                         
91367      		else if ( NextTrn )
           		                   
91368      			ReqHead <= #1.0 ( Pld_Last );
           			                             
91369      	rsnoc_z_H_R_G_T2_T_U_ddbfd77c It(
           	                                 
91370      		.AddrBase( IdInfo_0_AddrBase )
           		                              
91371      	,	.Cmd_Echo( Req1_Echo )
           	 	                      
91372      	,	.Cmd_KeyId( Req1_KeyId )
           	 	                        
91373      	,	.Cmd_Len1( Req1_Len1 )
           	 	                      
91374      	,	.Cmd_Lock( Req1_Lock )
           	 	                      
91375      	,	.Cmd_OpcT( Req1_OpcT )
           	 	                      
91376      	,	.Cmd_RawAddr( Req1_RawAddr )
           	 	                            
91377      	,	.Cmd_RouteId( Req1_RouteId )
           	 	                            
91378      	,	.Cmd_Status( Req1_Status )
           	 	                          
91379      	,	.Cmd_User( Req1_User )
           	 	                      
91380      	,	.HitId( Translation_0_Id )
           	 	                          
91381      	,	.Pld_Data( Pld_Data )
           	 	                     
91382      	,	.Pld_Last( Pld_Last )
           	 	                     
91383      	,	.Rdy( TrnRdy )
           	 	              
91384      	,	.Rx_Data( RxErr_Data )
           	 	                      
91385      	,	.Rx_Head( RxErr_Head )
           	 	                      
91386      	,	.Rx_Rdy( RxErr_Rdy )
           	 	                    
91387      	,	.Rx_Tail( RxErr_Tail )
           	 	                      
91388      	,	.Rx_Vld( RxErr_Vld )
           	 	                    
91389      	,	.Sys_Clk( Sys_Clk )
           	 	                   
91390      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
91391      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
91392      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
91393      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
91394      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
91395      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
91396      	,	.Sys_Pwr_Idle( Pwr_Trn_Idle )
           	 	                             
91397      	,	.Sys_Pwr_WakeUp( Pwr_Trn_WakeUp )
           	 	                                 
91398      	,	.Vld( TrnVld )
           	 	              
91399      	);
           	  
91400      	assign WrapTrWr = Req1_OpcT == 4'b0101;
           	                                       
91401      	assign WrapTrRd = Req1_OpcT == 4'b0001;
           	                                       
91402      	assign u_a337 = Req1_Len1 [6:4];
           	                                
91403      	assign WrapGn = ( WrapTrRd | WrapTrWr ) & ~ ( u_a337 == 3'b0 );
           	                                                               
91404      	assign ADo = Req1_RawAddr & 32'b11111111111111111111111111110000;
           	                                                                 
91405      	assign AUp = Req1_RawAddr & ~ { 25'b0 , Req1_Len1 } | ADo + 32'b00000000000000000000000000010000 & { 25'b0 , Req1_Len1 };
           	                                                                                                                         
91406      	assign u_6147 = Req1_RawAddr [3:0];
           	                                   
91407      	assign u_31b = u_6147 == 4'b0;
           	                              
91408      	assign u_7885 = u_31b ? ADo : AUp;
           	                      <font color = "red">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
91478      			3'b100  : PipeIn_Opc = 3'b100 ;
           			                               
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (CmdTx_Vld) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
91485      	,	.Rx_1( u_cb9b_1 )
           	 	                 
91486      	,	.Rx_10( u_cb9b_10 )
           	 	                   
91487      	,	.Rx_11( u_cb9b_11 )
           	 	                   
91488      	,	.Rx_13( u_cb9b_13 )
           	 	                   
91489      	,	.Rx_14( 1'b0 )
           	 	              
91490      	,	.Rx_15( 1'b0 )
           	 	              
91491      	,	.Rx_17( u_cb9b_17 )
           	 	                   
91492      	,	.Rx_19( u_cb9b_19 )
           	 	                   
91493      	,	.Rx_2( u_cb9b_2 )
           	 	                 
91494      	,	.Rx_20( u_cb9b_20 )
           	 	                   
91495      	,	.Rx_4( u_cb9b_4 )
           	 	                 
91496      	,	.Rx_6( u_cb9b_6 )
           	 	                 
91497      	,	.Rx_7( u_cb9b_7 )
           	 	                 
91498      	,	.Rx_8( u_cb9b_8 )
           	 	                 
91499      	,	.Rx_9( u_cb9b_9 )
           	 	                 
91500      	,	.RxRdy( ReqRdy )
           	 	                
91501      	,	.RxVld( ReqVld )
           	 	                
91502      	,	.Sys_Clk( Sys_Clk )
           	 	                   
91503      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
91504      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
91505      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
91506      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
91507      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
91508      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
91509      	,	.Sys_Pwr_Idle( Pwr_FwdPostAlloc_Idle )
           	 	                                      
91510      	,	.Sys_Pwr_WakeUp( Pwr_FwdPostAlloc_WakeUp )
           	 	                                          
91511      	,	.Tx_0( u_d4d9_0 )
           	 	                 
91512      	,	.Tx_1( u_d4d9_1 )
           	 	                 
91513      	,	.Tx_10( u_d4d9_10 )
           	 	                   
91514      	,	.Tx_11( u_d4d9_11 )
           	 	                   
91515      	,	.Tx_13( u_d4d9_13 )
           	 	                   
91516      	,	.Tx_14( u_d4d9_14 )
           	 	                   
91517      	,	.Tx_15( u_d4d9_15 )
           	 	                   
91518      	,	.Tx_17( u_d4d9_17 )
           	 	                   
91519      	,	.Tx_19( u_d4d9_19 )
           	 	                   
91520      	,	.Tx_2( u_d4d9_2 )
           	 	                 
91521      	,	.Tx_20( u_d4d9_20 )
           	 	                   
91522      	,	.Tx_4( u_d4d9_4 )
           	 	                 
91523      	,	.Tx_6( u_d4d9_6 )
           	 	                 
91524      	,	.Tx_7( u_d4d9_7 )
           	 	                 
91525      	,	.Tx_8( u_d4d9_8 )
           	 	                 
91526      	,	.Tx_9( u_d4d9_9 )
           	 	                 
91527      	,	.TxRdy( PipeOutRdy )
           	 	                    
91528      	,	.TxVld( PipeOutVld )
           	 	                    
91529      	);
           	  
91530      	assign PipeOut_OfsAddr = u_d4d9_10;
           	                                   
91531      	assign PipeOut_Len1 = u_d4d9_8;
           	                               
91532      	assign PipeOut_Data = u_d4d9_2;
           	                               
91533      	assign PipeOut_Addr = u_d4d9_0;
           	                               
91534      	assign RxGenHdr_Addr = PipeOut_Addr;
           	                                    
91535      	assign PipeOut_BurstType = u_d4d9_1;
           	                                    
91536      	assign RxGenHdr_BurstType = PipeOut_BurstType;
           	                                              
91537      	assign PipeOut_Fail = u_d4d9_4;
           	                               
91538      	assign RxGenHdr_Fail = PipeOut_Fail;
           	                                    
91539      	assign RxGenHdr_Len1 = PipeOut_Len1;
           	                                    
91540      	assign PipeOut_Lock = u_d4d9_9;
           	                               
91541      	assign RxGenHdr_Lock = PipeOut_Lock;
           	                                    
91542      	assign PipeOut_Opc = u_d4d9_11;
           	                               
91543      	assign RxGenHdr_Opc = PipeOut_Opc;
           	                                  
91544      	assign PipeOut_SeqId = u_d4d9_13;
           	                                 
91545      	assign RxGenHdr_SeqId = PipeOut_SeqId;
           	                                      
91546      	assign PipeOut_SeqUnOrdered = u_d4d9_14;
           	                                        
91547      	assign RxGenHdr_SeqUnOrdered = PipeOut_SeqUnOrdered;
           	                                                    
91548      	assign PipeOut_SeqUnique = u_d4d9_15;
           	                                     
91549      	assign RxGenHdr_SeqUnique = PipeOut_SeqUnique;
           	                                              
91550      	assign PipeOut_User = u_d4d9_19;
           	                                
91551      	assign RxGenHdr_User = PipeOut_User;
           	                                    
91552      	assign PipeOut_Last = u_d4d9_7;
           	                               
91553      	assign PostVld = PipeOutVld & ~ ( PipeOut_Urg & PipeOutHead );
           	                                                              
91554      	assign PipeOut_WrAlign = u_d4d9_20;
           	                                   
91555      	rsnoc_z_H_R_U_A_Ww_D144592 Iww(
           	                               
91556      		.Addr( PipeOut_OfsAddr )
           		                        
91557      	,	.Len1( PipeOut_Len1 [3:2] )
           	 	                           
91558      	,	.Purge( )
           	 	         
91559      	,	.RxData( PipeOut_Data [143:0] )
           	 	                               
91560      	,		.RxHdr(
           	 		       
91561      			{
           			 
91562      		RxGenHdr_Addr
           		             
91563      			,
           			 
91564      			RxGenHdr_BurstType
           			                  
91565      			,
           			 
91566      			RxGenHdr_Fail
           			             
91567      			,
           			 
91568      			RxGenHdr_Len1
           			             
91569      			,
           			 
91570      			RxGenHdr_Lock
           			             
91571      			,
           			 
91572      			RxGenHdr_Opc
           			            
91573      			,
           			 
91574      			RxGenHdr_SeqId
           			              
91575      			,
           			 
91576      			RxGenHdr_SeqUnOrdered
           			                     
91577      			,
           			 
91578      			RxGenHdr_SeqUnique
           			                  
91579      			,
           			 
91580      			RxGenHdr_User
           			             
91581      			}
           			 
91582      		)
           		 
91583      	,	.RxHead( PipeOut_Head )
           	 	                       
91584      	,	.RxRdy( PostRdy )
           	 	                 
91585      	,	.RxTail( PipeOut_Last )
           	 	                       
91586      	,	.RxVld( PostVld )
           	 	                 
91587      	,	.Sys_Clk( Sys_Clk )
           	 	                   
91588      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
91589      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
91590      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
91591      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
91592      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
91593      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
91594      	,	.Sys_Pwr_Idle( )
           	 	                
91595      	,	.Sys_Pwr_WakeUp( )
           	 	                  
91596      	,	.TxData( GenReqDatum )
           	 	                      
91597      	,	.TxHdr( TxGenHdr )
           	 	                  
91598      	,	.TxHead( GenLclHead )
           	 	                     
91599      	,	.TxRdy( GenLcl_Req_Rdy )
           	 	                        
91600      	,	.TxTail( GenLcl_Req_Last )
           	 	                          
91601      	,	.TxVld( GenLcl_Req_Vld )
           	 	                        
91602      	,	.Wrap( PipeOut_WrAlign )
           	 	                        
91603      	);
           	  
91604      	assign TxGen_Addr = TxGenHdr [58:27];
           	                                     
91605      	assign GenLcl_Req_Addr = TxGen_Addr;
           	                                    
91606      	assign MyDatum = GenReqDatum;
           	                             
91607      	assign MyData = { 2'b0 , MyDatum };
           	                                   
91608      	rsnoc_z_H_R_N_T_U_P_Ps_40d03d68 ups(
           	                                    
91609      		.Be( GenLclReqBe ) , .Data( GenLclReqData ) , .LastWord( ) , .Payload( MyData ) , .WordErr( )
           		                                                                                             
91610      	);
           	  
91611      	assign TxGen_Fail = TxGenHdr [25];
           	                                  
91612      	assign NullBe = TxGen_Fail;
           	                           
91613      	assign NullBePld = NullBe & PipeOutHead | u_43f9;
           	                                                 
91614      	assign GenLcl_Req_Be = GenLclReqBe & ~ { 16 { NullBePld }  };
           	                                                             
91615      	assign TxGen_BurstType = TxGenHdr [26];
           	                                       
91616      	assign GenLcl_Req_BurstType = TxGen_BurstType;
           	                                              
91617      	assign GenLcl_Req_Data = GenLclReqData & ~ { 128 { NullBePld }  };
           	                                                                  
91618      	assign TxGen_Len1 = TxGenHdr [24:18];
           	                                     
91619      	assign GenLcl_Req_Len1 = TxGen_Len1;
           	                                    
91620      	assign TxGen_Lock = TxGenHdr [17];
           	                                  
91621      	assign GenLcl_Req_Lock = TxGen_Lock;
           	                                    
91622      	assign TxGen_Opc = TxGenHdr [16:14];
           	                                    
91623      	assign GenLcl_Req_Opc = TxGen_Opc;
           	                                  
91624      	assign TxGen_SeqId = TxGenHdr [13:10];
           	                                      
91625      	assign GenLcl_Req_SeqId = TxGen_SeqId;
           	                                      
91626      	assign TxGen_SeqUnOrdered = TxGenHdr [9];
           	                                         
91627      	assign GenLcl_Req_SeqUnOrdered = TxGen_SeqUnOrdered;
           	                                                    
91628      	assign TxGen_SeqUnique = TxGenHdr [8];
           	                                      
91629      	assign GenLcl_Req_SeqUnique = TxGen_SeqUnique;
           	                                              
91630      	assign TxGen_User = TxGenHdr [7:0];
           	                                   
91631      	assign GenLcl_Req_User = TxGen_User;
           	                                    
91632      	assign GenLcl_Rsp_Rdy = Rsp0_Rdy;
           	                                 
91633      	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg(
           	                                        
91634      		.Clk( Sys_Clk )
           		               
91635      	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
91636      	,	.Clk_En( Sys_Clk_En )
           	 	                     
91637      	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
91638      	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
91639      	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
91640      	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
91641      	,	.En( GenLcl_Req_Vld )
           	 	                     
91642      	,	.O( u_43f9 )
           	 	            
91643      	,	.Reset( GenLcl_Req_Last & GenLcl_Req_Rdy )
           	 	                                          
91644      	,	.Set( NullBe & PipeOutHead )
           	 	                            
91645      	);
           	  
91646      	rsnoc_z_H_R_G_U_P_U_9f65c03b uu9f65c03b(
           	                                        
91647      		.GenLcl_Req_Addr( GenLcl_Req_Addr )
           		                                   
91648      	,	.GenLcl_Req_Be( GenLcl_Req_Be )
           	 	                               
91649      	,	.GenLcl_Req_BurstType( GenLcl_Req_BurstType )
           	 	                                             
91650      	,	.GenLcl_Req_Data( GenLcl_Req_Data )
           	 	                                   
91651      	,	.GenLcl_Req_Last( GenLcl_Req_Last )
           	 	                                   
91652      	,	.GenLcl_Req_Len1( GenLcl_Req_Len1 )
           	 	                                   
91653      	,	.GenLcl_Req_Lock( GenLcl_Req_Lock )
           	 	                                   
91654      	,	.GenLcl_Req_Opc( GenLcl_Req_Opc )
           	 	                                 
91655      	,	.GenLcl_Req_Rdy( GenLcl_Req_Rdy )
           	 	                                 
91656      	,	.GenLcl_Req_SeqId( GenLcl_Req_SeqId )
           	 	                                     
91657      	,	.GenLcl_Req_SeqUnOrdered( GenLcl_Req_SeqUnOrdered )
           	 	                                                   
91658      	,	.GenLcl_Req_SeqUnique( GenLcl_Req_SeqUnique )
           	 	                                             
91659      	,	.GenLcl_Req_User( GenLcl_Req_User )
           	 	                                   
91660      	,	.GenLcl_Req_Vld( GenLcl_Req_Vld )
           	 	                                 
91661      	,	.GenLcl_Rsp_Data( GenLcl_Rsp_Data )
           	 	                                   
91662      	,	.GenLcl_Rsp_Last( GenLcl_Rsp_Last )
           	 	                                   
91663      	,	.GenLcl_Rsp_Opc( GenLcl_Rsp_Opc )
           	 	                                 
91664      	,	.GenLcl_Rsp_Rdy( GenLcl_Rsp_Rdy )
           	 	                                 
91665      	,	.GenLcl_Rsp_SeqId( GenLcl_Rsp_SeqId )
           	 	                                     
91666      	,	.GenLcl_Rsp_SeqUnOrdered( GenLcl_Rsp_SeqUnOrdered )
           	 	                                                   
91667      	,	.GenLcl_Rsp_Status( GenLcl_Rsp_Status )
           	 	                                       
91668      	,	.GenLcl_Rsp_Vld( GenLcl_Rsp_Vld )
           	 	                                 
91669      	,	.GenPrt_Req_Addr( u_Req_Addr )
           	 	                              
91670      	,	.GenPrt_Req_Be( u_Req_Be )
           	 	                          
91671      	,	.GenPrt_Req_BurstType( u_Req_BurstType )
           	 	                                        
91672      	,	.GenPrt_Req_Data( u_Req_Data )
           	 	                              
91673      	,	.GenPrt_Req_Last( u_Req_Last )
           	 	                              
91674      	,	.GenPrt_Req_Len1( u_Req_Len1 )
           	 	                              
91675      	,	.GenPrt_Req_Lock( u_Req_Lock )
           	 	                              
91676      	,	.GenPrt_Req_Opc( u_Req_Opc )
           	 	                            
91677      	,	.GenPrt_Req_Rdy( u_Req_Rdy )
           	 	                            
91678      	,	.GenPrt_Req_SeqId( u_Req_SeqId )
           	 	                                
91679      	,	.GenPrt_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
           	 	                                              
91680      	,	.GenPrt_Req_SeqUnique( u_Req_SeqUnique )
           	 	                                        
91681      	,	.GenPrt_Req_User( u_Req_User )
           	 	                              
91682      	,	.GenPrt_Req_Vld( u_Req_Vld )
           	 	                            
91683      	,	.GenPrt_Rsp_Data( u_Rsp_Data )
           	 	                              
91684      	,	.GenPrt_Rsp_Last( u_Rsp_Last )
           	 	                              
91685      	,	.GenPrt_Rsp_Opc( u_Rsp_Opc )
           	 	                            
91686      	,	.GenPrt_Rsp_Rdy( u_Rsp_Rdy )
           	 	                            
91687      	,	.GenPrt_Rsp_SeqId( u_Rsp_SeqId )
           	 	                                
91688      	,	.GenPrt_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
           	 	                                              
91689      	,	.GenPrt_Rsp_Status( u_Rsp_Status )
           	 	                                  
91690      	,	.GenPrt_Rsp_Vld( u_Rsp_Vld )
           	 	                            
91691      	);
           	  
91692      	rsnoc_z_H_R_G_U_Q_U_d46ee3a7fe uud46ee3a7fe(
           	                                            
91693      		.GenLcl_Req_Addr( u_Req_Addr )
           		                              
91694      	,	.GenLcl_Req_Be( u_Req_Be )
           	 	                          
91695      	,	.GenLcl_Req_BurstType( u_Req_BurstType )
           	 	                                        
91696      	,	.GenLcl_Req_Data( u_Req_Data )
           	 	                              
91697      	,	.GenLcl_Req_Last( u_Req_Last )
           	 	                              
91698      	,	.GenLcl_Req_Len1( u_Req_Len1 )
           	 	                              
91699      	,	.GenLcl_Req_Lock( u_Req_Lock )
           	 	                              
91700      	,	.GenLcl_Req_Opc( u_Req_Opc )
           	 	                            
91701      	,	.GenLcl_Req_Rdy( u_Req_Rdy )
           	 	                            
91702      	,	.GenLcl_Req_SeqId( u_Req_SeqId )
           	 	                                
91703      	,	.GenLcl_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
           	 	                                              
91704      	,	.GenLcl_Req_SeqUnique( u_Req_SeqUnique )
           	 	                                        
91705      	,	.GenLcl_Req_User( u_Req_User )
           	 	                              
91706      	,	.GenLcl_Req_Vld( u_Req_Vld )
           	 	                            
91707      	,	.GenLcl_Rsp_Data( u_Rsp_Data )
           	 	                              
91708      	,	.GenLcl_Rsp_Last( u_Rsp_Last )
           	 	                              
91709      	,	.GenLcl_Rsp_Opc( u_Rsp_Opc )
           	 	                            
91710      	,	.GenLcl_Rsp_Rdy( u_Rsp_Rdy )
           	 	                            
91711      	,	.GenLcl_Rsp_SeqId( u_Rsp_SeqId )
           	 	                                
91712      	,	.GenLcl_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
           	 	                                              
91713      	,	.GenLcl_Rsp_Status( u_Rsp_Status )
           	 	                                  
91714      	,	.GenLcl_Rsp_Vld( u_Rsp_Vld )
           	 	                            
91715      	,	.GenPrt_Req_Addr( Gen_Req_Addr )
           	 	                                
91716      	,	.GenPrt_Req_Be( Gen_Req_Be )
           	 	                            
91717      	,	.GenPrt_Req_BurstType( Gen_Req_BurstType )
           	 	                                          
91718      	,	.GenPrt_Req_Data( Gen_Req_Data )
           	 	                                
91719      	,	.GenPrt_Req_Last( Gen_Req_Last )
           	 	                                
91720      	,	.GenPrt_Req_Len1( Gen_Req_Len1 )
           	 	                                
91721      	,	.GenPrt_Req_Lock( Gen_Req_Lock )
           	 	                                
91722      	,	.GenPrt_Req_Opc( Gen_Req_Opc )
           	 	                              
91723      	,	.GenPrt_Req_Rdy( Gen_Req_Rdy )
           	 	                              
91724      	,	.GenPrt_Req_SeqId( Gen_Req_SeqId )
           	 	                                  
91725      	,	.GenPrt_Req_SeqUnOrdered( Gen_Req_SeqUnOrdered )
           	 	                                                
91726      	,	.GenPrt_Req_SeqUnique( Gen_Req_SeqUnique )
           	 	                                          
91727      	,	.GenPrt_Req_User( Gen_Req_User )
           	 	                                
91728      	,	.GenPrt_Req_Vld( Gen_Req_Vld )
           	 	                              
91729      	,	.GenPrt_Rsp_Data( Gen_Rsp_Data )
           	 	                                
91730      	,	.GenPrt_Rsp_Last( Gen_Rsp_Last )
           	 	                                
91731      	,	.GenPrt_Rsp_Opc( Gen_Rsp_Opc )
           	 	                              
91732      	,	.GenPrt_Rsp_Rdy( Gen_Rsp_Rdy )
           	 	                              
91733      	,	.GenPrt_Rsp_SeqId( Gen_Rsp_SeqId )
           	 	                                  
91734      	,	.GenPrt_Rsp_SeqUnOrdered( Gen_Rsp_SeqUnOrdered )
           	 	                                                
91735      	,	.GenPrt_Rsp_Status( Gen_Rsp_Status )
           	 	                                    
91736      	,	.GenPrt_Rsp_Vld( Gen_Rsp_Vld )
           	 	                              
91737      	,	.Sys_Clk( Sys_Clk )
           	 	                   
91738      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
91739      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
91740      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
91741      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
91742      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
91743      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
91744      	,	.Sys_Pwr_Idle( u_72_Idle )
           	 	                          
91745      	,	.Sys_Pwr_WakeUp( u_72_WakeUp )
           	 	                              
91746      	);
           	  
91747      	assign IdInfo_0_Id = Translation_0_Id;
           	                                      
91748      	assign IdInfo_1_Id = Req1_KeyId;
           	                                
91749      	rsnoc_z_H_R_U_A_Pc_I16 upc_0( .I( CxtUsed ) , .O( u_239 ) );
           	                                                            
91750      	always @( u_239 ) begin
           	                       
91751      		case ( u_239 )
           		              
91752      			5'b10000 : u_1c51 = 2'b11 ;
           			                           
91753      			5'b01111 : u_1c51 = 2'b11 ;
           			                           
91754      			5'b01110 : u_1c51 = 2'b11 ;
           			                           
91755      			5'b01101 : u_1c51 = 2'b11 ;
           			                           
91756      			5'b01100 : u_1c51 = 2'b10 ;
           			                           
91757      			5'b01011 : u_1c51 = 2'b10 ;
           			                           
91758      			5'b01010 : u_1c51 = 2'b10 ;
           			                           
91759      			5'b01001 : u_1c51 = 2'b10 ;
           			                           
91760      			5'b01000 : u_1c51 = 2'b01 ;
           			                           
91761      			5'b00111 : u_1c51 = 2'b01 ;
           			                           
91762      			5'b00110 : u_1c51 = 2'b01 ;
           			                           
91763      			5'b00101 : u_1c51 = 2'b01 ;
           			                           
91764      			5'b00100 : u_1c51 = 2'b0 ;
           			                          
91765      			5'b00011 : u_1c51 = 2'b0 ;
           			                          
91766      			5'b00010 : u_1c51 = 2'b0 ;
           			                          
91767      			5'b00001 : u_1c51 = 2'b0 ;
           			                          
91768      			5'b0     : u_1c51 = 2'b0 ;
           			                          
91769      			default  : u_1c51 = 2'b0 ;
           			                          
91770      		endcase
           		       
91771      	end
           	   
91772      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
91773      		if ( ! Sys_Clk_RstN )
           		                     
91774      			Load <= #1.0 ( 2'b0 );
           			                      
91775      		else	Load <= #1.0 ( u_1c51 ^ { 1'b0 , u_1c51 [1] } );
           		    	                                                
91776      	assign Sys_Pwr_Idle = Pwr_CxtAlloc_Idle & Pwr_Err_Idle & Pwr_FwdPostAlloc_Idle & Pwr_RdAlignerAlloc_Idle & Pwr_RspPipe_Idle & Pwr_Trn_Idle;
           	                                                                                                                                           
91777      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
91778      		if ( ! Sys_Clk_RstN )
           		                     
91779      			NoPendingTrans <= #1.0 ( 1'b1 );
           			                                
91780      		else	NoPendingTrans <= #1.0 ( Sys_Pwr_Idle );
           		    	                                        
91781      	assign RxInt_Rdy = RxIn_Rdy;
           	                            
91782      	assign Rx_Rdy = RxInt_Rdy;
           	                          
91783      	assign WakeUp_Rx = Rx_Vld;
           	                          
91784      	assign Sys_Pwr_WakeUp = WakeUp_Rx;
           	                                  
91785      	assign u_6124 = RxIn_Data [214:201];
           	                                    
91786      	assign Translation_0_Aperture = u_6124 [13:5];
           	                                              
91787      	assign TxBypData = TxIn_Data [145:0];
           	                                     
91788      	assign TxLcl_Data =
           	                   
91789      		{			{	TxIn_Data [215]
           		 			 	               
91790      			,	TxIn_Data [214:201]
           			 	                   
91791      			,	TxIn_Data [200:197]
           			 	                   
91792      			,	TxIn_Data [196:195]
           			 	                   
91793      			,	TxIn_Data [194:188]
           			 	                   
91794      			,	TxIn_Data [187:157]
           			 	                   
91795      			,	TxIn_Data [156:149]
           			 	                   
91796      			,	TxIn_Data [148:146]
           			 	                   
91797      			}
           			 
91798      		,
           		 
91799      		TxBypData
           		         
91800      		};
           		  
91801      	assign Tx_Data = { TxLcl_Data [215:146] , TxLcl_Data [145:0] };
           	                                                               
91802      	assign TxLcl_Head = TxIn_Head;
           	                              
91803      	assign Tx_Head = TxLcl_Head;
           	                            
91804      	assign TxLcl_Tail = TxIn_Tail;
           	                              
91805      	assign Tx_Tail = TxLcl_Tail;
           	                            
91806      	assign TxLcl_Vld = TxIn_Vld;
           	                            
91807      	assign Tx_Vld = TxLcl_Vld;
           	                          
91808      	assign WakeUp_Other = 1'b0;
           	                           
91809      	assign u_7447_Data_Datum6_Be = RxIn_Data [62];
           	                                              
91810      	assign Dbg_Rx_Data_Datum6_Be = u_7447_Data_Datum6_Be;
           	                                                     
91811      	assign u_7447_Data_Datum6_Byte = RxIn_Data [61:54];
           	                                                   
91812      	assign Dbg_Rx_Data_Datum6_Byte = u_7447_Data_Datum6_Byte;
           	                                                         
91813      	assign u_7447_Data_Datum9_Be = RxIn_Data [89];
           	                                              
91814      	assign Dbg_Rx_Data_Datum9_Be = u_7447_Data_Datum9_Be;
           	                                                     
91815      	assign u_7447_Data_Datum9_Byte = RxIn_Data [88:81];
           	                                                   
91816      	assign Dbg_Rx_Data_Datum9_Byte = u_7447_Data_Datum9_Byte;
           	                                                         
91817      	assign u_7447_Data_Datum15_Be = RxIn_Data [143];
           	                                                
91818      	assign Dbg_Rx_Data_Datum15_Be = u_7447_Data_Datum15_Be;
           	                                                       
91819      	assign u_7447_Data_Datum15_Byte = RxIn_Data [142:135];
           	                                                      
91820      	assign Dbg_Rx_Data_Datum15_Byte = u_7447_Data_Datum15_Byte;
           	                                                           
91821      	assign u_7447_Data_Err = RxIn_Data [144];
           	                                         
91822      	assign Dbg_Rx_Data_Err = u_7447_Data_Err;
           	                                         
91823      	assign u_7447_Data_Datum11_Be = RxIn_Data [107];
           	                                                
91824      	assign Dbg_Rx_Data_Datum11_Be = u_7447_Data_Datum11_Be;
           	                                                       
91825      	assign u_7447_Data_Datum11_Byte = RxIn_Data [106:99];
           	                                                     
91826      	assign Dbg_Rx_Data_Datum11_Byte = u_7447_Data_Datum11_Byte;
           	                                                           
91827      	assign u_7447_Data_Datum10_Be = RxIn_Data [98];
           	                                               
91828      	assign Dbg_Rx_Data_Datum10_Be = u_7447_Data_Datum10_Be;
           	                                                       
91829      	assign u_7447_Data_Datum10_Byte = RxIn_Data [97:90];
           	                                                    
91830      	assign Dbg_Rx_Data_Datum10_Byte = u_7447_Data_Datum10_Byte;
           	                                                           
91831      	assign u_7447_Data_Datum13_Be = RxIn_Data [125];
           	                                                
91832      	assign Dbg_Rx_Data_Datum13_Be = u_7447_Data_Datum13_Be;
           	                                                       
91833      	assign u_7447_Data_Datum13_Byte = RxIn_Data [124:117];
           	                                                      
91834      	assign Dbg_Rx_Data_Datum13_Byte = u_7447_Data_Datum13_Byte;
           	                                                           
91835      	assign u_7447_Data_Datum12_Be = RxIn_Data [116];
           	                                                
91836      	assign Dbg_Rx_Data_Datum12_Be = u_7447_Data_Datum12_Be;
           	                                                       
91837      	assign u_7447_Data_Datum12_Byte = RxIn_Data [115:108];
           	                                                      
91838      	assign Dbg_Rx_Data_Datum12_Byte = u_7447_Data_Datum12_Byte;
           	                                                           
91839      	assign u_7447_Data_Datum1_Be = RxIn_Data [17];
           	                                              
91840      	assign Dbg_Rx_Data_Datum1_Be = u_7447_Data_Datum1_Be;
           	                                                     
91841      	assign u_7447_Data_Datum1_Byte = RxIn_Data [16:9];
           	                                                  
91842      	assign Dbg_Rx_Data_Datum1_Byte = u_7447_Data_Datum1_Byte;
           	                                                         
91843      	assign u_7447_Data_Datum0_Be = RxIn_Data [8];
           	                                             
91844      	assign Dbg_Rx_Data_Datum0_Be = u_7447_Data_Datum0_Be;
           	                                                     
91845      	assign u_7447_Data_Datum0_Byte = RxIn_Data [7:0];
           	                                                 
91846      	assign Dbg_Rx_Data_Datum0_Byte = u_7447_Data_Datum0_Byte;
           	                                                         
91847      	assign u_7447_Data_Datum3_Be = RxIn_Data [35];
           	                                              
91848      	assign Dbg_Rx_Data_Datum3_Be = u_7447_Data_Datum3_Be;
           	                                                     
91849      	assign u_7447_Data_Datum3_Byte = RxIn_Data [34:27];
           	                                                   
91850      	assign Dbg_Rx_Data_Datum3_Byte = u_7447_Data_Datum3_Byte;
           	                                                         
91851      	assign u_7447_Data_Datum14_Be = RxIn_Data [134];
           	                                                
91852      	assign Dbg_Rx_Data_Datum14_Be = u_7447_Data_Datum14_Be;
           	                                                       
91853      	assign u_7447_Data_Datum14_Byte = RxIn_Data [133:126];
           	                                                      
91854      	assign Dbg_Rx_Data_Datum14_Byte = u_7447_Data_Datum14_Byte;
           	                                                           
91855      	assign u_7447_Data_Datum5_Be = RxIn_Data [53];
           	                                              
91856      	assign Dbg_Rx_Data_Datum5_Be = u_7447_Data_Datum5_Be;
           	                                                     
91857      	assign u_7447_Data_Datum5_Byte = RxIn_Data [52:45];
           	                                                   
91858      	assign Dbg_Rx_Data_Datum5_Byte = u_7447_Data_Datum5_Byte;
           	                                                         
91859      	assign u_7447_Data_Datum4_Be = RxIn_Data [44];
           	                                              
91860      	assign Dbg_Rx_Data_Datum4_Be = u_7447_Data_Datum4_Be;
           	                                                     
91861      	assign u_7447_Data_Datum4_Byte = RxIn_Data [43:36];
           	                                                   
91862      	assign Dbg_Rx_Data_Datum4_Byte = u_7447_Data_Datum4_Byte;
           	                                                         
91863      	assign u_7447_Data_Last = RxIn_Data [145];
           	                                          
91864      	assign Dbg_Rx_Data_Last = u_7447_Data_Last;
           	                                           
91865      	assign u_7447_Data_Datum2_Be = RxIn_Data [26];
           	                                              
91866      	assign Dbg_Rx_Data_Datum2_Be = u_7447_Data_Datum2_Be;
           	                                                     
91867      	assign u_7447_Data_Datum2_Byte = RxIn_Data [25:18];
           	                                                   
91868      	assign Dbg_Rx_Data_Datum2_Byte = u_7447_Data_Datum2_Byte;
           	                                                         
91869      	assign u_7447_Data_Datum7_Be = RxIn_Data [71];
           	                                              
91870      	assign Dbg_Rx_Data_Datum7_Be = u_7447_Data_Datum7_Be;
           	                                                     
91871      	assign u_7447_Data_Datum7_Byte = RxIn_Data [70:63];
           	                                                   
91872      	assign Dbg_Rx_Data_Datum7_Byte = u_7447_Data_Datum7_Byte;
           	                                                         
91873      	assign u_7447_Data_Datum8_Be = RxIn_Data [80];
           	                                              
91874      	assign Dbg_Rx_Data_Datum8_Be = u_7447_Data_Datum8_Be;
           	                                                     
91875      	assign u_7447_Data_Datum8_Byte = RxIn_Data [79:72];
           	                                                   
91876      	assign Dbg_Rx_Data_Datum8_Byte = u_7447_Data_Datum8_Byte;
           	                                                         
91877      	assign u_7447_Hdr_Status = RxIn_Data [196:195];
           	                                               
91878      	assign Dbg_Rx_Hdr_Status = u_7447_Hdr_Status;
           	                                             
91879      	assign u_7447_Hdr_Addr = RxIn_Data [187:157];
           	                                             
91880      	assign Dbg_Rx_Hdr_Addr = u_7447_Hdr_Addr;
           	                                         
91881      	assign u_7447_Hdr_Lock = RxIn_Data [215];
           	                                         
91882      	assign Dbg_Rx_Hdr_Lock = u_7447_Hdr_Lock;
           	                                         
91883      	assign u_7447_Hdr_Echo = RxIn_Data [148:146];
           	                                             
91884      	assign Dbg_Rx_Hdr_Echo = u_7447_Hdr_Echo;
           	                                         
91885      	assign u_7447_Hdr_Len1 = RxIn_Data [194:188];
           	                                             
91886      	assign Dbg_Rx_Hdr_Len1 = u_7447_Hdr_Len1;
           	                                         
91887      	assign u_7447_Hdr_User = RxIn_Data [156:149];
           	                                             
91888      	assign Dbg_Rx_Hdr_User = u_7447_Hdr_User;
           	                                         
91889      	assign u_7447_Hdr_Opc = RxIn_Data [200:197];
           	                                            
91890      	assign Dbg_Rx_Hdr_Opc = u_7447_Hdr_Opc;
           	                                       
91891      	assign u_7447_Hdr_RouteId = RxIn_Data [214:201];
           	                                                
91892      	assign Dbg_Rx_Hdr_RouteId = u_7447_Hdr_RouteId;
           	                                               
91893      	assign u_46ad_Data_Datum6_Be = TxIn_Data [62];
           	                                              
91894      	assign Dbg_Tx_Data_Datum6_Be = u_46ad_Data_Datum6_Be;
           	                                                     
91895      	assign u_46ad_Data_Datum6_Byte = TxIn_Data [61:54];
           	                                                   
91896      	assign Dbg_Tx_Data_Datum6_Byte = u_46ad_Data_Datum6_Byte;
           	                                                         
91897      	assign u_46ad_Data_Datum9_Be = TxIn_Data [89];
           	                                              
91898      	assign Dbg_Tx_Data_Datum9_Be = u_46ad_Data_Datum9_Be;
           	                                                     
91899      	assign u_46ad_Data_Datum9_Byte = TxIn_Data [88:81];
           	                                                   
91900      	assign Dbg_Tx_Data_Datum9_Byte = u_46ad_Data_Datum9_Byte;
           	                                                         
91901      	assign u_46ad_Data_Datum15_Be = TxIn_Data [143];
           	                                                
91902      	assign Dbg_Tx_Data_Datum15_Be = u_46ad_Data_Datum15_Be;
           	                                                       
91903      	assign u_46ad_Data_Datum15_Byte = TxIn_Data [142:135];
           	                                                      
91904      	assign Dbg_Tx_Data_Datum15_Byte = u_46ad_Data_Datum15_Byte;
           	                                                           
91905      	assign u_46ad_Data_Err = TxIn_Data [144];
           	                                         
91906      	assign Dbg_Tx_Data_Err = u_46ad_Data_Err;
           	                                         
91907      	assign u_46ad_Data_Datum11_Be = TxIn_Data [107];
           	                                                
91908      	assign Dbg_Tx_Data_Datum11_Be = u_46ad_Data_Datum11_Be;
           	                                                       
91909      	assign u_46ad_Data_Datum11_Byte = TxIn_Data [106:99];
           	                                                     
91910      	assign Dbg_Tx_Data_Datum11_Byte = u_46ad_Data_Datum11_Byte;
           	                                                           
91911      	assign u_46ad_Data_Datum10_Be = TxIn_Data [98];
           	                                               
91912      	assign Dbg_Tx_Data_Datum10_Be = u_46ad_Data_Datum10_Be;
           	                                                       
91913      	assign u_46ad_Data_Datum10_Byte = TxIn_Data [97:90];
           	                                                    
91914      	assign Dbg_Tx_Data_Datum10_Byte = u_46ad_Data_Datum10_Byte;
           	                                                           
91915      	assign u_46ad_Data_Datum13_Be = TxIn_Data [125];
           	                                                
91916      	assign Dbg_Tx_Data_Datum13_Be = u_46ad_Data_Datum13_Be;
           	                                                       
91917      	assign u_46ad_Data_Datum13_Byte = TxIn_Data [124:117];
           	                                                      
91918      	assign Dbg_Tx_Data_Datum13_Byte = u_46ad_Data_Datum13_Byte;
           	                                                           
91919      	assign u_46ad_Data_Datum12_Be = TxIn_Data [116];
           	                                                
91920      	assign Dbg_Tx_Data_Datum12_Be = u_46ad_Data_Datum12_Be;
           	                                                       
91921      	assign u_46ad_Data_Datum12_Byte = TxIn_Data [115:108];
           	                                                      
91922      	assign Dbg_Tx_Data_Datum12_Byte = u_46ad_Data_Datum12_Byte;
           	                                                           
91923      	assign u_46ad_Data_Datum1_Be = TxIn_Data [17];
           	                                              
91924      	assign Dbg_Tx_Data_Datum1_Be = u_46ad_Data_Datum1_Be;
           	                                                     
91925      	assign u_46ad_Data_Datum1_Byte = TxIn_Data [16:9];
           	                                                  
91926      	assign Dbg_Tx_Data_Datum1_Byte = u_46ad_Data_Datum1_Byte;
           	                                                         
91927      	assign u_46ad_Data_Datum0_Be = TxIn_Data [8];
           	                                             
91928      	assign Dbg_Tx_Data_Datum0_Be = u_46ad_Data_Datum0_Be;
           	                                                     
91929      	assign u_46ad_Data_Datum0_Byte = TxIn_Data [7:0];
           	                                                 
91930      	assign Dbg_Tx_Data_Datum0_Byte = u_46ad_Data_Datum0_Byte;
           	                                                         
91931      	assign u_46ad_Data_Datum3_Be = TxIn_Data [35];
           	                                              
91932      	assign Dbg_Tx_Data_Datum3_Be = u_46ad_Data_Datum3_Be;
           	                                                     
91933      	assign u_46ad_Data_Datum3_Byte = TxIn_Data [34:27];
           	                                                   
91934      	assign Dbg_Tx_Data_Datum3_Byte = u_46ad_Data_Datum3_Byte;
           	                                                         
91935      	assign u_46ad_Data_Datum14_Be = TxIn_Data [134];
           	                                                
91936      	assign Dbg_Tx_Data_Datum14_Be = u_46ad_Data_Datum14_Be;
           	                                                       
91937      	assign u_46ad_Data_Datum14_Byte = TxIn_Data [133:126];
           	                                                      
91938      	assign Dbg_Tx_Data_Datum14_Byte = u_46ad_Data_Datum14_Byte;
           	                                                           
91939      	assign u_46ad_Data_Datum5_Be = TxIn_Data [53];
           	                                              
91940      	assign Dbg_Tx_Data_Datum5_Be = u_46ad_Data_Datum5_Be;
           	                                                     
91941      	assign u_46ad_Data_Datum5_Byte = TxIn_Data [52:45];
           	                                                   
91942      	assign Dbg_Tx_Data_Datum5_Byte = u_46ad_Data_Datum5_Byte;
           	                                                         
91943      	assign u_46ad_Data_Datum4_Be = TxIn_Data [44];
           	                                              
91944      	assign Dbg_Tx_Data_Datum4_Be = u_46ad_Data_Datum4_Be;
           	                                                     
91945      	assign u_46ad_Data_Datum4_Byte = TxIn_Data [43:36];
           	                                                   
91946      	assign Dbg_Tx_Data_Datum4_Byte = u_46ad_Data_Datum4_Byte;
           	                                                         
91947      	assign u_46ad_Data_Last = TxIn_Data [145];
           	                                          
91948      	assign Dbg_Tx_Data_Last = u_46ad_Data_Last;
           	                                           
91949      	assign u_46ad_Data_Datum2_Be = TxIn_Data [26];
           	                                              
91950      	assign Dbg_Tx_Data_Datum2_Be = u_46ad_Data_Datum2_Be;
           	                                                     
91951      	assign u_46ad_Data_Datum2_Byte = TxIn_Data [25:18];
           	                                                   
91952      	assign Dbg_Tx_Data_Datum2_Byte = u_46ad_Data_Datum2_Byte;
           	                                                         
91953      	assign u_46ad_Data_Datum7_Be = TxIn_Data [71];
           	                                              
91954      	assign Dbg_Tx_Data_Datum7_Be = u_46ad_Data_Datum7_Be;
           	                                                     
91955      	assign u_46ad_Data_Datum7_Byte = TxIn_Data [70:63];
           	                                                   
91956      	assign Dbg_Tx_Data_Datum7_Byte = u_46ad_Data_Datum7_Byte;
           	                                                         
91957      	assign u_46ad_Data_Datum8_Be = TxIn_Data [80];
           	                                              
91958      	assign Dbg_Tx_Data_Datum8_Be = u_46ad_Data_Datum8_Be;
           	                                                     
91959      	assign u_46ad_Data_Datum8_Byte = TxIn_Data [79:72];
           	                                                   
91960      	assign Dbg_Tx_Data_Datum8_Byte = u_46ad_Data_Datum8_Byte;
           	                                                         
91961      	assign u_46ad_Hdr_Status = TxIn_Data [196:195];
           	                                               
91962      	assign Dbg_Tx_Hdr_Status = u_46ad_Hdr_Status;
           	                                             
91963      	assign u_46ad_Hdr_Addr = TxIn_Data [187:157];
           	                                             
91964      	assign Dbg_Tx_Hdr_Addr = u_46ad_Hdr_Addr;
           	                                         
91965      	assign u_46ad_Hdr_Lock = TxIn_Data [215];
           	                                         
91966      	assign Dbg_Tx_Hdr_Lock = u_46ad_Hdr_Lock;
           	                                         
91967      	assign u_46ad_Hdr_Echo = TxIn_Data [148:146];
           	                                             
91968      	assign Dbg_Tx_Hdr_Echo = u_46ad_Hdr_Echo;
           	                                         
91969      	assign u_46ad_Hdr_Len1 = TxIn_Data [194:188];
           	                                             
91970      	assign Dbg_Tx_Hdr_Len1 = u_46ad_Hdr_Len1;
           	                                         
91971      	assign u_46ad_Hdr_User = TxIn_Data [156:149];
           	                                             
91972      	assign Dbg_Tx_Hdr_User = u_46ad_Hdr_User;
           	                                         
91973      	assign u_46ad_Hdr_Opc = TxIn_Data [200:197];
           	                                            
91974      	assign Dbg_Tx_Hdr_Opc = u_46ad_Hdr_Opc;
           	                                       
91975      	assign u_46ad_Hdr_RouteId = TxIn_Data [214:201];
           	                                                
91976      	assign Dbg_Tx_Hdr_RouteId = u_46ad_Hdr_RouteId;
           	                                               
91977      	assign IllRsp = Rsp0_Vld & ~ ChainVld;
           	                                      
91978      	// synopsys translate_off
           	                         
91979      	// synthesis translate_off
           	                          
91980      	always @( posedge Sys_Clk )
           	                           
91981      		if ( Sys_Clk == 1'b1 )
           		                      
91982      			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( IllRsp ) !== 1'b0 ) begin
           			                                                              
91983      				dontStop = 0;
           				             
91984      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
91985      				if (!dontStop) begin
           				                    
91986      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - No context associated to the response." );
           					                                                                                                                                   
91987      					$stop;
           					      
91988      				end
           				   
91989      			end
           			   
91990      	// synthesis translate_on
           	                         
91991      	// synopsys translate_on
           	                        
91992      	endmodule
           	         
91993      
           
91994      
           
91995      
           
91996      // FlexNoC version    : 4.7.0
                                        
91997      // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
91998      // Exported Structure : /Specification.Architecture.Structure
                                                                        
91999      // ExportOption       : /verilog
                                           
92000      
           
92001      `timescale 1ps/1ps
                             
92002      module rsnoc_z_H_R_G_T2_Tt_Sp_2528558c (
                                                   
92003      	IdInfo_0_AddrBase
           	                 
92004      ,	IdInfo_0_AddrMask
            	                 
92005      ,	IdInfo_0_Debug
            	              
92006      ,	IdInfo_0_Id
            	           
92007      ,	IdInfo_1_AddrBase
            	                 
92008      ,	IdInfo_1_AddrMask
            	                 
92009      ,	IdInfo_1_Debug
            	              
92010      ,	IdInfo_1_Id
            	           
92011      ,	Translation_0_Aperture
            	                      
92012      ,	Translation_0_Id
            	                
92013      ,	Translation_0_PathFound
            	                       
92014      ,	Translation_0_SubFound
            	                      
92015      );
             
92016      	output [29:0] IdInfo_0_AddrBase       ;
           	                                       
92017      	output [29:0] IdInfo_0_AddrMask       ;
           	                                       
92018      	output        IdInfo_0_Debug          ;
           	                                       
92019      	input         IdInfo_0_Id             ;
           	                                       
92020      	output [29:0] IdInfo_1_AddrBase       ;
           	                                       
92021      	output [29:0] IdInfo_1_AddrMask       ;
           	                                       
92022      	output        IdInfo_1_Debug          ;
           	                                       
92023      	input         IdInfo_1_Id             ;
           	                                       
92024      	input  [8:0]  Translation_0_Aperture  ;
           	                                       
92025      	output        Translation_0_Id        ;
           	                                       
92026      	output        Translation_0_PathFound ;
           	                                       
92027      	output        Translation_0_SubFound  ;
           	                                       
92028      	wire [8:0] u_28b6                    ;
           	                                      
92029      	wire       u_f3ab                    ;
           	                                      
92030      	wire       u_fbdb                    ;
           	                                      
92031      	reg        Translation_0_Id          ;
           	                                      
92032      	wire [1:0] uTranslation_0_Id_caseSel ;
           	                                      
92033      	assign IdInfo_0_AddrBase = IdInfo_0_Id ? 30'b000000000000000000000000000000 : 30'b000000000000000000000000000000;
           	                                       <font color = "red">-1-</font>  
           	                                       <font color = "green">==></font>  
           	                                       <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
91530      	assign PipeOut_OfsAddr = u_d4d9_10;
           	                                   
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (Idle) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
91540      	assign PipeOut_Lock = u_d4d9_9;
           	                               
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (Idle) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
91547      	assign RxGenHdr_SeqUnOrdered = PipeOut_SeqUnOrdered;
           	                                                    
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (Err) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
91548      	assign PipeOut_SeqUnique = u_d4d9_15;
           	                                     
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (Idle) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
91554      	assign PipeOut_WrAlign = u_d4d9_20;
           	                                   
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (Idle) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
91555      	rsnoc_z_H_R_U_A_Ww_D144592 Iww(
           	                               
91556      		.Addr( PipeOut_OfsAddr )
           		                        
91557      	,	.Len1( PipeOut_Len1 [3:2] )
           	 	                           
91558      	,	.Purge( )
           	 	         
91559      	,	.RxData( PipeOut_Data [143:0] )
           	 	                               
91560      	,		.RxHdr(
           	 		       
91561      			{
           			 
91562      		RxGenHdr_Addr
           		             
91563      			,
           			 
91564      			RxGenHdr_BurstType
           			                  
91565      			,
           			 
91566      			RxGenHdr_Fail
           			             
91567      			,
           			 
91568      			RxGenHdr_Len1
           			             
91569      			,
           			 
91570      			RxGenHdr_Lock
           			             
91571      			,
           			 
91572      			RxGenHdr_Opc
           			            
91573      			,
           			 
91574      			RxGenHdr_SeqId
           			              
91575      			,
           			 
91576      			RxGenHdr_SeqUnOrdered
           			                     
91577      			,
           			 
91578      			RxGenHdr_SeqUnique
           			                  
91579      			,
           			 
91580      			RxGenHdr_User
           			             
91581      			}
           			 
91582      		)
           		 
91583      	,	.RxHead( PipeOut_Head )
           	 	                       
91584      	,	.RxRdy( PostRdy )
           	 	                 
91585      	,	.RxTail( PipeOut_Last )
           	 	                       
91586      	,	.RxVld( PostVld )
           	 	                 
91587      	,	.Sys_Clk( Sys_Clk )
           	 	                   
91588      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
91589      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
91590      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
91591      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
91592      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
91593      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
91594      	,	.Sys_Pwr_Idle( )
           	 	                
91595      	,	.Sys_Pwr_WakeUp( )
           	 	                  
91596      	,	.TxData( GenReqDatum )
           	 	                      
91597      	,	.TxHdr( TxGenHdr )
           	 	                  
91598      	,	.TxHead( GenLclHead )
           	 	                     
91599      	,	.TxRdy( GenLcl_Req_Rdy )
           	 	                        
91600      	,	.TxTail( GenLcl_Req_Last )
           	 	                          
91601      	,	.TxVld( GenLcl_Req_Vld )
           	 	                        
91602      	,	.Wrap( PipeOut_WrAlign )
           	 	                        
91603      	);
           	  
91604      	assign TxGen_Addr = TxGenHdr [58:27];
           	                                     
91605      	assign GenLcl_Req_Addr = TxGen_Addr;
           	                                    
91606      	assign MyDatum = GenReqDatum;
           	                             
91607      	assign MyData = { 2'b0 , MyDatum };
           	                                   
91608      	rsnoc_z_H_R_N_T_U_P_Ps_40d03d68 ups(
           	                                    
91609      		.Be( GenLclReqBe ) , .Data( GenLclReqData ) , .LastWord( ) , .Payload( MyData ) , .WordErr( )
           		                                                                                             
91610      	);
           	  
91611      	assign TxGen_Fail = TxGenHdr [25];
           	                                  
91612      	assign NullBe = TxGen_Fail;
           	                           
91613      	assign NullBePld = NullBe & PipeOutHead | u_43f9;
           	                                                 
91614      	assign GenLcl_Req_Be = GenLclReqBe & ~ { 16 { NullBePld }  };
           	                                                             
91615      	assign TxGen_BurstType = TxGenHdr [26];
           	                                       
91616      	assign GenLcl_Req_BurstType = TxGen_BurstType;
           	                                              
91617      	assign GenLcl_Req_Data = GenLclReqData & ~ { 128 { NullBePld }  };
           	                                                                  
91618      	assign TxGen_Len1 = TxGenHdr [24:18];
           	                                     
91619      	assign GenLcl_Req_Len1 = TxGen_Len1;
           	                                    
91620      	assign TxGen_Lock = TxGenHdr [17];
           	                                  
91621      	assign GenLcl_Req_Lock = TxGen_Lock;
           	                                    
91622      	assign TxGen_Opc = TxGenHdr [16:14];
           	                                    
91623      	assign GenLcl_Req_Opc = TxGen_Opc;
           	                                  
91624      	assign TxGen_SeqId = TxGenHdr [13:10];
           	                                      
91625      	assign GenLcl_Req_SeqId = TxGen_SeqId;
           	                                      
91626      	assign TxGen_SeqUnOrdered = TxGenHdr [9];
           	                                         
91627      	assign GenLcl_Req_SeqUnOrdered = TxGen_SeqUnOrdered;
           	                                                    
91628      	assign TxGen_SeqUnique = TxGenHdr [8];
           	                                      
91629      	assign GenLcl_Req_SeqUnique = TxGen_SeqUnique;
           	                                              
91630      	assign TxGen_User = TxGenHdr [7:0];
           	                                   
91631      	assign GenLcl_Req_User = TxGen_User;
           	                                    
91632      	assign GenLcl_Rsp_Rdy = Rsp0_Rdy;
           	                                 
91633      	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg(
           	                                        
91634      		.Clk( Sys_Clk )
           		               
91635      	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
91636      	,	.Clk_En( Sys_Clk_En )
           	 	                     
91637      	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
91638      	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
91639      	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
91640      	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
91641      	,	.En( GenLcl_Req_Vld )
           	 	                     
91642      	,	.O( u_43f9 )
           	 	            
91643      	,	.Reset( GenLcl_Req_Last & GenLcl_Req_Rdy )
           	 	                                          
91644      	,	.Set( NullBe & PipeOutHead )
           	 	                            
91645      	);
           	  
91646      	rsnoc_z_H_R_G_U_P_U_9f65c03b uu9f65c03b(
           	                                        
91647      		.GenLcl_Req_Addr( GenLcl_Req_Addr )
           		                                   
91648      	,	.GenLcl_Req_Be( GenLcl_Req_Be )
           	 	                               
91649      	,	.GenLcl_Req_BurstType( GenLcl_Req_BurstType )
           	 	                                             
91650      	,	.GenLcl_Req_Data( GenLcl_Req_Data )
           	 	                                   
91651      	,	.GenLcl_Req_Last( GenLcl_Req_Last )
           	 	                                   
91652      	,	.GenLcl_Req_Len1( GenLcl_Req_Len1 )
           	 	                                   
91653      	,	.GenLcl_Req_Lock( GenLcl_Req_Lock )
           	 	                                   
91654      	,	.GenLcl_Req_Opc( GenLcl_Req_Opc )
           	 	                                 
91655      	,	.GenLcl_Req_Rdy( GenLcl_Req_Rdy )
           	 	                                 
91656      	,	.GenLcl_Req_SeqId( GenLcl_Req_SeqId )
           	 	                                     
91657      	,	.GenLcl_Req_SeqUnOrdered( GenLcl_Req_SeqUnOrdered )
           	 	                                                   
91658      	,	.GenLcl_Req_SeqUnique( GenLcl_Req_SeqUnique )
           	 	                                             
91659      	,	.GenLcl_Req_User( GenLcl_Req_User )
           	 	                                   
91660      	,	.GenLcl_Req_Vld( GenLcl_Req_Vld )
           	 	                                 
91661      	,	.GenLcl_Rsp_Data( GenLcl_Rsp_Data )
           	 	                                   
91662      	,	.GenLcl_Rsp_Last( GenLcl_Rsp_Last )
           	 	                                   
91663      	,	.GenLcl_Rsp_Opc( GenLcl_Rsp_Opc )
           	 	                                 
91664      	,	.GenLcl_Rsp_Rdy( GenLcl_Rsp_Rdy )
           	 	                                 
91665      	,	.GenLcl_Rsp_SeqId( GenLcl_Rsp_SeqId )
           	 	                                     
91666      	,	.GenLcl_Rsp_SeqUnOrdered( GenLcl_Rsp_SeqUnOrdered )
           	 	                                                   
91667      	,	.GenLcl_Rsp_Status( GenLcl_Rsp_Status )
           	 	                                       
91668      	,	.GenLcl_Rsp_Vld( GenLcl_Rsp_Vld )
           	 	                                 
91669      	,	.GenPrt_Req_Addr( u_Req_Addr )
           	 	                              
91670      	,	.GenPrt_Req_Be( u_Req_Be )
           	 	                          
91671      	,	.GenPrt_Req_BurstType( u_Req_BurstType )
           	 	                                        
91672      	,	.GenPrt_Req_Data( u_Req_Data )
           	 	                              
91673      	,	.GenPrt_Req_Last( u_Req_Last )
           	 	                              
91674      	,	.GenPrt_Req_Len1( u_Req_Len1 )
           	 	                              
91675      	,	.GenPrt_Req_Lock( u_Req_Lock )
           	 	                              
91676      	,	.GenPrt_Req_Opc( u_Req_Opc )
           	 	                            
91677      	,	.GenPrt_Req_Rdy( u_Req_Rdy )
           	 	                            
91678      	,	.GenPrt_Req_SeqId( u_Req_SeqId )
           	 	                                
91679      	,	.GenPrt_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
           	 	                                              
91680      	,	.GenPrt_Req_SeqUnique( u_Req_SeqUnique )
           	 	                                        
91681      	,	.GenPrt_Req_User( u_Req_User )
           	 	                              
91682      	,	.GenPrt_Req_Vld( u_Req_Vld )
           	 	                            
91683      	,	.GenPrt_Rsp_Data( u_Rsp_Data )
           	 	                              
91684      	,	.GenPrt_Rsp_Last( u_Rsp_Last )
           	 	                              
91685      	,	.GenPrt_Rsp_Opc( u_Rsp_Opc )
           	 	                            
91686      	,	.GenPrt_Rsp_Rdy( u_Rsp_Rdy )
           	 	                            
91687      	,	.GenPrt_Rsp_SeqId( u_Rsp_SeqId )
           	 	                                
91688      	,	.GenPrt_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
           	 	                                              
91689      	,	.GenPrt_Rsp_Status( u_Rsp_Status )
           	 	                                  
91690      	,	.GenPrt_Rsp_Vld( u_Rsp_Vld )
           	 	                            
91691      	);
           	  
91692      	rsnoc_z_H_R_G_U_Q_U_d46ee3a7fe uud46ee3a7fe(
           	                                            
91693      		.GenLcl_Req_Addr( u_Req_Addr )
           		                              
91694      	,	.GenLcl_Req_Be( u_Req_Be )
           	 	                          
91695      	,	.GenLcl_Req_BurstType( u_Req_BurstType )
           	 	                                        
91696      	,	.GenLcl_Req_Data( u_Req_Data )
           	 	                              
91697      	,	.GenLcl_Req_Last( u_Req_Last )
           	 	                              
91698      	,	.GenLcl_Req_Len1( u_Req_Len1 )
           	 	                              
91699      	,	.GenLcl_Req_Lock( u_Req_Lock )
           	 	                              
91700      	,	.GenLcl_Req_Opc( u_Req_Opc )
           	 	                            
91701      	,	.GenLcl_Req_Rdy( u_Req_Rdy )
           	 	                            
91702      	,	.GenLcl_Req_SeqId( u_Req_SeqId )
           	 	                                
91703      	,	.GenLcl_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
           	 	                                              
91704      	,	.GenLcl_Req_SeqUnique( u_Req_SeqUnique )
           	 	                                        
91705      	,	.GenLcl_Req_User( u_Req_User )
           	 	                              
91706      	,	.GenLcl_Req_Vld( u_Req_Vld )
           	 	                            
91707      	,	.GenLcl_Rsp_Data( u_Rsp_Data )
           	 	                              
91708      	,	.GenLcl_Rsp_Last( u_Rsp_Last )
           	 	                              
91709      	,	.GenLcl_Rsp_Opc( u_Rsp_Opc )
           	 	                            
91710      	,	.GenLcl_Rsp_Rdy( u_Rsp_Rdy )
           	 	                            
91711      	,	.GenLcl_Rsp_SeqId( u_Rsp_SeqId )
           	 	                                
91712      	,	.GenLcl_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
           	 	                                              
91713      	,	.GenLcl_Rsp_Status( u_Rsp_Status )
           	 	                                  
91714      	,	.GenLcl_Rsp_Vld( u_Rsp_Vld )
           	 	                            
91715      	,	.GenPrt_Req_Addr( Gen_Req_Addr )
           	 	                                
91716      	,	.GenPrt_Req_Be( Gen_Req_Be )
           	 	                            
91717      	,	.GenPrt_Req_BurstType( Gen_Req_BurstType )
           	 	                                          
91718      	,	.GenPrt_Req_Data( Gen_Req_Data )
           	 	                                
91719      	,	.GenPrt_Req_Last( Gen_Req_Last )
           	 	                                
91720      	,	.GenPrt_Req_Len1( Gen_Req_Len1 )
           	 	                                
91721      	,	.GenPrt_Req_Lock( Gen_Req_Lock )
           	 	                                
91722      	,	.GenPrt_Req_Opc( Gen_Req_Opc )
           	 	                              
91723      	,	.GenPrt_Req_Rdy( Gen_Req_Rdy )
           	 	                              
91724      	,	.GenPrt_Req_SeqId( Gen_Req_SeqId )
           	 	                                  
91725      	,	.GenPrt_Req_SeqUnOrdered( Gen_Req_SeqUnOrdered )
           	 	                                                
91726      	,	.GenPrt_Req_SeqUnique( Gen_Req_SeqUnique )
           	 	                                          
91727      	,	.GenPrt_Req_User( Gen_Req_User )
           	 	                                
91728      	,	.GenPrt_Req_Vld( Gen_Req_Vld )
           	 	                              
91729      	,	.GenPrt_Rsp_Data( Gen_Rsp_Data )
           	 	                                
91730      	,	.GenPrt_Rsp_Last( Gen_Rsp_Last )
           	 	                                
91731      	,	.GenPrt_Rsp_Opc( Gen_Rsp_Opc )
           	 	                              
91732      	,	.GenPrt_Rsp_Rdy( Gen_Rsp_Rdy )
           	 	                              
91733      	,	.GenPrt_Rsp_SeqId( Gen_Rsp_SeqId )
           	 	                                  
91734      	,	.GenPrt_Rsp_SeqUnOrdered( Gen_Rsp_SeqUnOrdered )
           	 	                                                
91735      	,	.GenPrt_Rsp_Status( Gen_Rsp_Status )
           	 	                                    
91736      	,	.GenPrt_Rsp_Vld( Gen_Rsp_Vld )
           	 	                              
91737      	,	.Sys_Clk( Sys_Clk )
           	 	                   
91738      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
91739      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
91740      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
91741      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
91742      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
91743      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
91744      	,	.Sys_Pwr_Idle( u_72_Idle )
           	 	                          
91745      	,	.Sys_Pwr_WakeUp( u_72_WakeUp )
           	 	                              
91746      	);
           	  
91747      	assign IdInfo_0_Id = Translation_0_Id;
           	                                      
91748      	assign IdInfo_1_Id = Req1_KeyId;
           	                                
91749      	rsnoc_z_H_R_U_A_Pc_I16 upc_0( .I( CxtUsed ) , .O( u_239 ) );
           	                                                            
91750      	always @( u_239 ) begin
           	                       
91751      		case ( u_239 )
           		              
91752      			5'b10000 : u_1c51 = 2'b11 ;
           			                           
91753      			5'b01111 : u_1c51 = 2'b11 ;
           			                           
91754      			5'b01110 : u_1c51 = 2'b11 ;
           			                           
91755      			5'b01101 : u_1c51 = 2'b11 ;
           			                           
91756      			5'b01100 : u_1c51 = 2'b10 ;
           			                           
91757      			5'b01011 : u_1c51 = 2'b10 ;
           			                           
91758      			5'b01010 : u_1c51 = 2'b10 ;
           			                           
91759      			5'b01001 : u_1c51 = 2'b10 ;
           			                           
91760      			5'b01000 : u_1c51 = 2'b01 ;
           			                           
91761      			5'b00111 : u_1c51 = 2'b01 ;
           			                           
91762      			5'b00110 : u_1c51 = 2'b01 ;
           			                           
91763      			5'b00101 : u_1c51 = 2'b01 ;
           			                           
91764      			5'b00100 : u_1c51 = 2'b0 ;
           			                          
91765      			5'b00011 : u_1c51 = 2'b0 ;
           			                          
91766      			5'b00010 : u_1c51 = 2'b0 ;
           			                          
91767      			5'b00001 : u_1c51 = 2'b0 ;
           			                          
91768      			5'b0     : u_1c51 = 2'b0 ;
           			                          
91769      			default  : u_1c51 = 2'b0 ;
           			                          
91770      		endcase
           		       
91771      	end
           	   
91772      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
91773      		if ( ! Sys_Clk_RstN )
           		                     
91774      			Load <= #1.0 ( 2'b0 );
           			                      
91775      		else	Load <= #1.0 ( u_1c51 ^ { 1'b0 , u_1c51 [1] } );
           		    	                                                
91776      	assign Sys_Pwr_Idle = Pwr_CxtAlloc_Idle & Pwr_Err_Idle & Pwr_FwdPostAlloc_Idle & Pwr_RdAlignerAlloc_Idle & Pwr_RspPipe_Idle & Pwr_Trn_Idle;
           	                                                                                                                                           
91777      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
91778      		if ( ! Sys_Clk_RstN )
           		                     
91779      			NoPendingTrans <= #1.0 ( 1'b1 );
           			                                
91780      		else	NoPendingTrans <= #1.0 ( Sys_Pwr_Idle );
           		    	                                        
91781      	assign RxInt_Rdy = RxIn_Rdy;
           	                            
91782      	assign Rx_Rdy = RxInt_Rdy;
           	                          
91783      	assign WakeUp_Rx = Rx_Vld;
           	                          
91784      	assign Sys_Pwr_WakeUp = WakeUp_Rx;
           	                                  
91785      	assign u_6124 = RxIn_Data [214:201];
           	                                    
91786      	assign Translation_0_Aperture = u_6124 [13:5];
           	                                              
91787      	assign TxBypData = TxIn_Data [145:0];
           	                                     
91788      	assign TxLcl_Data =
           	                   
91789      		{			{	TxIn_Data [215]
           		 			 	               
91790      			,	TxIn_Data [214:201]
           			 	                   
91791      			,	TxIn_Data [200:197]
           			 	                   
91792      			,	TxIn_Data [196:195]
           			 	                   
91793      			,	TxIn_Data [194:188]
           			 	                   
91794      			,	TxIn_Data [187:157]
           			 	                   
91795      			,	TxIn_Data [156:149]
           			 	                   
91796      			,	TxIn_Data [148:146]
           			 	                   
91797      			}
           			 
91798      		,
           		 
91799      		TxBypData
           		         
91800      		};
           		  
91801      	assign Tx_Data = { TxLcl_Data [215:146] , TxLcl_Data [145:0] };
           	                                                               
91802      	assign TxLcl_Head = TxIn_Head;
           	                              
91803      	assign Tx_Head = TxLcl_Head;
           	                            
91804      	assign TxLcl_Tail = TxIn_Tail;
           	                              
91805      	assign Tx_Tail = TxLcl_Tail;
           	                            
91806      	assign TxLcl_Vld = TxIn_Vld;
           	                            
91807      	assign Tx_Vld = TxLcl_Vld;
           	                          
91808      	assign WakeUp_Other = 1'b0;
           	                           
91809      	assign u_7447_Data_Datum6_Be = RxIn_Data [62];
           	                                              
91810      	assign Dbg_Rx_Data_Datum6_Be = u_7447_Data_Datum6_Be;
           	                                                     
91811      	assign u_7447_Data_Datum6_Byte = RxIn_Data [61:54];
           	                                                   
91812      	assign Dbg_Rx_Data_Datum6_Byte = u_7447_Data_Datum6_Byte;
           	                                                         
91813      	assign u_7447_Data_Datum9_Be = RxIn_Data [89];
           	                                              
91814      	assign Dbg_Rx_Data_Datum9_Be = u_7447_Data_Datum9_Be;
           	                                                     
91815      	assign u_7447_Data_Datum9_Byte = RxIn_Data [88:81];
           	                                                   
91816      	assign Dbg_Rx_Data_Datum9_Byte = u_7447_Data_Datum9_Byte;
           	                                                         
91817      	assign u_7447_Data_Datum15_Be = RxIn_Data [143];
           	                                                
91818      	assign Dbg_Rx_Data_Datum15_Be = u_7447_Data_Datum15_Be;
           	                                                       
91819      	assign u_7447_Data_Datum15_Byte = RxIn_Data [142:135];
           	                                                      
91820      	assign Dbg_Rx_Data_Datum15_Byte = u_7447_Data_Datum15_Byte;
           	                                                           
91821      	assign u_7447_Data_Err = RxIn_Data [144];
           	                                         
91822      	assign Dbg_Rx_Data_Err = u_7447_Data_Err;
           	                                         
91823      	assign u_7447_Data_Datum11_Be = RxIn_Data [107];
           	                                                
91824      	assign Dbg_Rx_Data_Datum11_Be = u_7447_Data_Datum11_Be;
           	                                                       
91825      	assign u_7447_Data_Datum11_Byte = RxIn_Data [106:99];
           	                                                     
91826      	assign Dbg_Rx_Data_Datum11_Byte = u_7447_Data_Datum11_Byte;
           	                                                           
91827      	assign u_7447_Data_Datum10_Be = RxIn_Data [98];
           	                                               
91828      	assign Dbg_Rx_Data_Datum10_Be = u_7447_Data_Datum10_Be;
           	                                                       
91829      	assign u_7447_Data_Datum10_Byte = RxIn_Data [97:90];
           	                                                    
91830      	assign Dbg_Rx_Data_Datum10_Byte = u_7447_Data_Datum10_Byte;
           	                                                           
91831      	assign u_7447_Data_Datum13_Be = RxIn_Data [125];
           	                                                
91832      	assign Dbg_Rx_Data_Datum13_Be = u_7447_Data_Datum13_Be;
           	                                                       
91833      	assign u_7447_Data_Datum13_Byte = RxIn_Data [124:117];
           	                                                      
91834      	assign Dbg_Rx_Data_Datum13_Byte = u_7447_Data_Datum13_Byte;
           	                                                           
91835      	assign u_7447_Data_Datum12_Be = RxIn_Data [116];
           	                                                
91836      	assign Dbg_Rx_Data_Datum12_Be = u_7447_Data_Datum12_Be;
           	                                                       
91837      	assign u_7447_Data_Datum12_Byte = RxIn_Data [115:108];
           	                                                      
91838      	assign Dbg_Rx_Data_Datum12_Byte = u_7447_Data_Datum12_Byte;
           	                                                           
91839      	assign u_7447_Data_Datum1_Be = RxIn_Data [17];
           	                                              
91840      	assign Dbg_Rx_Data_Datum1_Be = u_7447_Data_Datum1_Be;
           	                                                     
91841      	assign u_7447_Data_Datum1_Byte = RxIn_Data [16:9];
           	                                                  
91842      	assign Dbg_Rx_Data_Datum1_Byte = u_7447_Data_Datum1_Byte;
           	                                                         
91843      	assign u_7447_Data_Datum0_Be = RxIn_Data [8];
           	                                             
91844      	assign Dbg_Rx_Data_Datum0_Be = u_7447_Data_Datum0_Be;
           	                                                     
91845      	assign u_7447_Data_Datum0_Byte = RxIn_Data [7:0];
           	                                                 
91846      	assign Dbg_Rx_Data_Datum0_Byte = u_7447_Data_Datum0_Byte;
           	                                                         
91847      	assign u_7447_Data_Datum3_Be = RxIn_Data [35];
           	                                              
91848      	assign Dbg_Rx_Data_Datum3_Be = u_7447_Data_Datum3_Be;
           	                                                     
91849      	assign u_7447_Data_Datum3_Byte = RxIn_Data [34:27];
           	                                                   
91850      	assign Dbg_Rx_Data_Datum3_Byte = u_7447_Data_Datum3_Byte;
           	                                                         
91851      	assign u_7447_Data_Datum14_Be = RxIn_Data [134];
           	                                                
91852      	assign Dbg_Rx_Data_Datum14_Be = u_7447_Data_Datum14_Be;
           	                                                       
91853      	assign u_7447_Data_Datum14_Byte = RxIn_Data [133:126];
           	                                                      
91854      	assign Dbg_Rx_Data_Datum14_Byte = u_7447_Data_Datum14_Byte;
           	                                                           
91855      	assign u_7447_Data_Datum5_Be = RxIn_Data [53];
           	                                              
91856      	assign Dbg_Rx_Data_Datum5_Be = u_7447_Data_Datum5_Be;
           	                                                     
91857      	assign u_7447_Data_Datum5_Byte = RxIn_Data [52:45];
           	                                                   
91858      	assign Dbg_Rx_Data_Datum5_Byte = u_7447_Data_Datum5_Byte;
           	                                                         
91859      	assign u_7447_Data_Datum4_Be = RxIn_Data [44];
           	                                              
91860      	assign Dbg_Rx_Data_Datum4_Be = u_7447_Data_Datum4_Be;
           	                                                     
91861      	assign u_7447_Data_Datum4_Byte = RxIn_Data [43:36];
           	                                                   
91862      	assign Dbg_Rx_Data_Datum4_Byte = u_7447_Data_Datum4_Byte;
           	                                                         
91863      	assign u_7447_Data_Last = RxIn_Data [145];
           	                                          
91864      	assign Dbg_Rx_Data_Last = u_7447_Data_Last;
           	                                           
91865      	assign u_7447_Data_Datum2_Be = RxIn_Data [26];
           	                                              
91866      	assign Dbg_Rx_Data_Datum2_Be = u_7447_Data_Datum2_Be;
           	                                                     
91867      	assign u_7447_Data_Datum2_Byte = RxIn_Data [25:18];
           	                                                   
91868      	assign Dbg_Rx_Data_Datum2_Byte = u_7447_Data_Datum2_Byte;
           	                                                         
91869      	assign u_7447_Data_Datum7_Be = RxIn_Data [71];
           	                                              
91870      	assign Dbg_Rx_Data_Datum7_Be = u_7447_Data_Datum7_Be;
           	                                                     
91871      	assign u_7447_Data_Datum7_Byte = RxIn_Data [70:63];
           	                                                   
91872      	assign Dbg_Rx_Data_Datum7_Byte = u_7447_Data_Datum7_Byte;
           	                                                         
91873      	assign u_7447_Data_Datum8_Be = RxIn_Data [80];
           	                                              
91874      	assign Dbg_Rx_Data_Datum8_Be = u_7447_Data_Datum8_Be;
           	                                                     
91875      	assign u_7447_Data_Datum8_Byte = RxIn_Data [79:72];
           	                                                   
91876      	assign Dbg_Rx_Data_Datum8_Byte = u_7447_Data_Datum8_Byte;
           	                                                         
91877      	assign u_7447_Hdr_Status = RxIn_Data [196:195];
           	                                               
91878      	assign Dbg_Rx_Hdr_Status = u_7447_Hdr_Status;
           	                                             
91879      	assign u_7447_Hdr_Addr = RxIn_Data [187:157];
           	                                             
91880      	assign Dbg_Rx_Hdr_Addr = u_7447_Hdr_Addr;
           	                                         
91881      	assign u_7447_Hdr_Lock = RxIn_Data [215];
           	                                         
91882      	assign Dbg_Rx_Hdr_Lock = u_7447_Hdr_Lock;
           	                                         
91883      	assign u_7447_Hdr_Echo = RxIn_Data [148:146];
           	                                             
91884      	assign Dbg_Rx_Hdr_Echo = u_7447_Hdr_Echo;
           	                                         
91885      	assign u_7447_Hdr_Len1 = RxIn_Data [194:188];
           	                                             
91886      	assign Dbg_Rx_Hdr_Len1 = u_7447_Hdr_Len1;
           	                                         
91887      	assign u_7447_Hdr_User = RxIn_Data [156:149];
           	                                             
91888      	assign Dbg_Rx_Hdr_User = u_7447_Hdr_User;
           	                                         
91889      	assign u_7447_Hdr_Opc = RxIn_Data [200:197];
           	                                            
91890      	assign Dbg_Rx_Hdr_Opc = u_7447_Hdr_Opc;
           	                                       
91891      	assign u_7447_Hdr_RouteId = RxIn_Data [214:201];
           	                                                
91892      	assign Dbg_Rx_Hdr_RouteId = u_7447_Hdr_RouteId;
           	                                               
91893      	assign u_46ad_Data_Datum6_Be = TxIn_Data [62];
           	                                              
91894      	assign Dbg_Tx_Data_Datum6_Be = u_46ad_Data_Datum6_Be;
           	                                                     
91895      	assign u_46ad_Data_Datum6_Byte = TxIn_Data [61:54];
           	                                                   
91896      	assign Dbg_Tx_Data_Datum6_Byte = u_46ad_Data_Datum6_Byte;
           	                                                         
91897      	assign u_46ad_Data_Datum9_Be = TxIn_Data [89];
           	                                              
91898      	assign Dbg_Tx_Data_Datum9_Be = u_46ad_Data_Datum9_Be;
           	                                                     
91899      	assign u_46ad_Data_Datum9_Byte = TxIn_Data [88:81];
           	                                                   
91900      	assign Dbg_Tx_Data_Datum9_Byte = u_46ad_Data_Datum9_Byte;
           	                                                         
91901      	assign u_46ad_Data_Datum15_Be = TxIn_Data [143];
           	                                                
91902      	assign Dbg_Tx_Data_Datum15_Be = u_46ad_Data_Datum15_Be;
           	                                                       
91903      	assign u_46ad_Data_Datum15_Byte = TxIn_Data [142:135];
           	                                                      
91904      	assign Dbg_Tx_Data_Datum15_Byte = u_46ad_Data_Datum15_Byte;
           	                                                           
91905      	assign u_46ad_Data_Err = TxIn_Data [144];
           	                                         
91906      	assign Dbg_Tx_Data_Err = u_46ad_Data_Err;
           	                                         
91907      	assign u_46ad_Data_Datum11_Be = TxIn_Data [107];
           	                                                
91908      	assign Dbg_Tx_Data_Datum11_Be = u_46ad_Data_Datum11_Be;
           	                                                       
91909      	assign u_46ad_Data_Datum11_Byte = TxIn_Data [106:99];
           	                                                     
91910      	assign Dbg_Tx_Data_Datum11_Byte = u_46ad_Data_Datum11_Byte;
           	                                                           
91911      	assign u_46ad_Data_Datum10_Be = TxIn_Data [98];
           	                                               
91912      	assign Dbg_Tx_Data_Datum10_Be = u_46ad_Data_Datum10_Be;
           	                                                       
91913      	assign u_46ad_Data_Datum10_Byte = TxIn_Data [97:90];
           	                                                    
91914      	assign Dbg_Tx_Data_Datum10_Byte = u_46ad_Data_Datum10_Byte;
           	                                                           
91915      	assign u_46ad_Data_Datum13_Be = TxIn_Data [125];
           	                                                
91916      	assign Dbg_Tx_Data_Datum13_Be = u_46ad_Data_Datum13_Be;
           	                                                       
91917      	assign u_46ad_Data_Datum13_Byte = TxIn_Data [124:117];
           	                                                      
91918      	assign Dbg_Tx_Data_Datum13_Byte = u_46ad_Data_Datum13_Byte;
           	                                                           
91919      	assign u_46ad_Data_Datum12_Be = TxIn_Data [116];
           	                                                
91920      	assign Dbg_Tx_Data_Datum12_Be = u_46ad_Data_Datum12_Be;
           	                                                       
91921      	assign u_46ad_Data_Datum12_Byte = TxIn_Data [115:108];
           	                                                      
91922      	assign Dbg_Tx_Data_Datum12_Byte = u_46ad_Data_Datum12_Byte;
           	                                                           
91923      	assign u_46ad_Data_Datum1_Be = TxIn_Data [17];
           	                                              
91924      	assign Dbg_Tx_Data_Datum1_Be = u_46ad_Data_Datum1_Be;
           	                                                     
91925      	assign u_46ad_Data_Datum1_Byte = TxIn_Data [16:9];
           	                                                  
91926      	assign Dbg_Tx_Data_Datum1_Byte = u_46ad_Data_Datum1_Byte;
           	                                                         
91927      	assign u_46ad_Data_Datum0_Be = TxIn_Data [8];
           	                                             
91928      	assign Dbg_Tx_Data_Datum0_Be = u_46ad_Data_Datum0_Be;
           	                                                     
91929      	assign u_46ad_Data_Datum0_Byte = TxIn_Data [7:0];
           	                                                 
91930      	assign Dbg_Tx_Data_Datum0_Byte = u_46ad_Data_Datum0_Byte;
           	                                                         
91931      	assign u_46ad_Data_Datum3_Be = TxIn_Data [35];
           	                                              
91932      	assign Dbg_Tx_Data_Datum3_Be = u_46ad_Data_Datum3_Be;
           	                                                     
91933      	assign u_46ad_Data_Datum3_Byte = TxIn_Data [34:27];
           	                                                   
91934      	assign Dbg_Tx_Data_Datum3_Byte = u_46ad_Data_Datum3_Byte;
           	                                                         
91935      	assign u_46ad_Data_Datum14_Be = TxIn_Data [134];
           	                                                
91936      	assign Dbg_Tx_Data_Datum14_Be = u_46ad_Data_Datum14_Be;
           	                                                       
91937      	assign u_46ad_Data_Datum14_Byte = TxIn_Data [133:126];
           	                                                      
91938      	assign Dbg_Tx_Data_Datum14_Byte = u_46ad_Data_Datum14_Byte;
           	                                                           
91939      	assign u_46ad_Data_Datum5_Be = TxIn_Data [53];
           	                                              
91940      	assign Dbg_Tx_Data_Datum5_Be = u_46ad_Data_Datum5_Be;
           	                                                     
91941      	assign u_46ad_Data_Datum5_Byte = TxIn_Data [52:45];
           	                                                   
91942      	assign Dbg_Tx_Data_Datum5_Byte = u_46ad_Data_Datum5_Byte;
           	                                                         
91943      	assign u_46ad_Data_Datum4_Be = TxIn_Data [44];
           	                                              
91944      	assign Dbg_Tx_Data_Datum4_Be = u_46ad_Data_Datum4_Be;
           	                                                     
91945      	assign u_46ad_Data_Datum4_Byte = TxIn_Data [43:36];
           	                                                   
91946      	assign Dbg_Tx_Data_Datum4_Byte = u_46ad_Data_Datum4_Byte;
           	                                                         
91947      	assign u_46ad_Data_Last = TxIn_Data [145];
           	                                          
91948      	assign Dbg_Tx_Data_Last = u_46ad_Data_Last;
           	                                           
91949      	assign u_46ad_Data_Datum2_Be = TxIn_Data [26];
           	                                              
91950      	assign Dbg_Tx_Data_Datum2_Be = u_46ad_Data_Datum2_Be;
           	                                                     
91951      	assign u_46ad_Data_Datum2_Byte = TxIn_Data [25:18];
           	                                                   
91952      	assign Dbg_Tx_Data_Datum2_Byte = u_46ad_Data_Datum2_Byte;
           	                                                         
91953      	assign u_46ad_Data_Datum7_Be = TxIn_Data [71];
           	                                              
91954      	assign Dbg_Tx_Data_Datum7_Be = u_46ad_Data_Datum7_Be;
           	                                                     
91955      	assign u_46ad_Data_Datum7_Byte = TxIn_Data [70:63];
           	                                                   
91956      	assign Dbg_Tx_Data_Datum7_Byte = u_46ad_Data_Datum7_Byte;
           	                                                         
91957      	assign u_46ad_Data_Datum8_Be = TxIn_Data [80];
           	                                              
91958      	assign Dbg_Tx_Data_Datum8_Be = u_46ad_Data_Datum8_Be;
           	                                                     
91959      	assign u_46ad_Data_Datum8_Byte = TxIn_Data [79:72];
           	                                                   
91960      	assign Dbg_Tx_Data_Datum8_Byte = u_46ad_Data_Datum8_Byte;
           	                                                         
91961      	assign u_46ad_Hdr_Status = TxIn_Data [196:195];
           	                                               
91962      	assign Dbg_Tx_Hdr_Status = u_46ad_Hdr_Status;
           	                                             
91963      	assign u_46ad_Hdr_Addr = TxIn_Data [187:157];
           	                                             
91964      	assign Dbg_Tx_Hdr_Addr = u_46ad_Hdr_Addr;
           	                                         
91965      	assign u_46ad_Hdr_Lock = TxIn_Data [215];
           	                                         
91966      	assign Dbg_Tx_Hdr_Lock = u_46ad_Hdr_Lock;
           	                                         
91967      	assign u_46ad_Hdr_Echo = TxIn_Data [148:146];
           	                                             
91968      	assign Dbg_Tx_Hdr_Echo = u_46ad_Hdr_Echo;
           	                                         
91969      	assign u_46ad_Hdr_Len1 = TxIn_Data [194:188];
           	                                             
91970      	assign Dbg_Tx_Hdr_Len1 = u_46ad_Hdr_Len1;
           	                                         
91971      	assign u_46ad_Hdr_User = TxIn_Data [156:149];
           	                                             
91972      	assign Dbg_Tx_Hdr_User = u_46ad_Hdr_User;
           	                                         
91973      	assign u_46ad_Hdr_Opc = TxIn_Data [200:197];
           	                                            
91974      	assign Dbg_Tx_Hdr_Opc = u_46ad_Hdr_Opc;
           	                                       
91975      	assign u_46ad_Hdr_RouteId = TxIn_Data [214:201];
           	                                                
91976      	assign Dbg_Tx_Hdr_RouteId = u_46ad_Hdr_RouteId;
           	                                               
91977      	assign IllRsp = Rsp0_Vld & ~ ChainVld;
           	                                      
91978      	// synopsys translate_off
           	                         
91979      	// synthesis translate_off
           	                          
91980      	always @( posedge Sys_Clk )
           	                           
91981      		if ( Sys_Clk == 1'b1 )
           		                      
91982      			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( IllRsp ) !== 1'b0 ) begin
           			                                                              
91983      				dontStop = 0;
           				             
91984      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
91985      				if (!dontStop) begin
           				                    
91986      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - No context associated to the response." );
           					                                                                                                                                   
91987      					$stop;
           					      
91988      				end
           				   
91989      			end
           			   
91990      	// synthesis translate_on
           	                         
91991      	// synopsys translate_on
           	                        
91992      	endmodule
           	         
91993      
           
91994      
           
91995      
           
91996      // FlexNoC version    : 4.7.0
                                        
91997      // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
91998      // Exported Structure : /Specification.Architecture.Structure
                                                                        
91999      // ExportOption       : /verilog
                                           
92000      
           
92001      `timescale 1ps/1ps
                             
92002      module rsnoc_z_H_R_G_T2_Tt_Sp_2528558c (
                                                   
92003      	IdInfo_0_AddrBase
           	                 
92004      ,	IdInfo_0_AddrMask
            	                 
92005      ,	IdInfo_0_Debug
            	              
92006      ,	IdInfo_0_Id
            	           
92007      ,	IdInfo_1_AddrBase
            	                 
92008      ,	IdInfo_1_AddrMask
            	                 
92009      ,	IdInfo_1_Debug
            	              
92010      ,	IdInfo_1_Id
            	           
92011      ,	Translation_0_Aperture
            	                      
92012      ,	Translation_0_Id
            	                
92013      ,	Translation_0_PathFound
            	                       
92014      ,	Translation_0_SubFound
            	                      
92015      );
             
92016      	output [29:0] IdInfo_0_AddrBase       ;
           	                                       
92017      	output [29:0] IdInfo_0_AddrMask       ;
           	                                       
92018      	output        IdInfo_0_Debug          ;
           	                                       
92019      	input         IdInfo_0_Id             ;
           	                                       
92020      	output [29:0] IdInfo_1_AddrBase       ;
           	                                       
92021      	output [29:0] IdInfo_1_AddrMask       ;
           	                                       
92022      	output        IdInfo_1_Debug          ;
           	                                       
92023      	input         IdInfo_1_Id             ;
           	                                       
92024      	input  [8:0]  Translation_0_Aperture  ;
           	                                       
92025      	output        Translation_0_Id        ;
           	                                       
92026      	output        Translation_0_PathFound ;
           	                                       
92027      	output        Translation_0_SubFound  ;
           	                                       
92028      	wire [8:0] u_28b6                    ;
           	                                      
92029      	wire       u_f3ab                    ;
           	                                      
92030      	wire       u_fbdb                    ;
           	                                      
92031      	reg        Translation_0_Id          ;
           	                                      
92032      	wire [1:0] uTranslation_0_Id_caseSel ;
           	                                      
92033      	assign IdInfo_0_AddrBase = IdInfo_0_Id ? 30'b000000000000000000000000000000 : 30'b000000000000000000000000000000;
           	                                       <font color = "red">-1-</font>  
           	                                       <font color = "green">==></font>  
           	                                       <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
91561      			{
           			 
91562      		RxGenHdr_Addr
           		             
91563      			,
           			 
91564      			RxGenHdr_BurstType
           			                  
91565      			,
           			 
91566      			RxGenHdr_Fail
           			             
91567      			,
           			 
91568      			RxGenHdr_Len1
           			             
91569      			,
           			 
91570      			RxGenHdr_Lock
           			             
91571      			,
           			 
91572      			RxGenHdr_Opc
           			            
91573      			,
           			 
91574      			RxGenHdr_SeqId
           			              
91575      			,
           			 
91576      			RxGenHdr_SeqUnOrdered
           			                     
91577      			,
           			 
91578      			RxGenHdr_SeqUnique
           			                  
91579      			,
           			 
91580      			RxGenHdr_User
           			             
91581      			}
           			 
91582      		)
           		 
91583      	,	.RxHead( PipeOut_Head )
           	 	                       
91584      	,	.RxRdy( PostRdy )
           	 	                 
91585      	,	.RxTail( PipeOut_Last )
           	 	                       
91586      	,	.RxVld( PostVld )
           	 	                 
91587      	,	.Sys_Clk( Sys_Clk )
           	 	                   
91588      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
91589      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
91590      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
91591      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
91592      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
91593      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
91594      	,	.Sys_Pwr_Idle( )
           	 	                
91595      	,	.Sys_Pwr_WakeUp( )
           	 	                  
91596      	,	.TxData( GenReqDatum )
           	 	                      
91597      	,	.TxHdr( TxGenHdr )
           	 	                  
91598      	,	.TxHead( GenLclHead )
           	 	                     
91599      	,	.TxRdy( GenLcl_Req_Rdy )
           	 	                        
91600      	,	.TxTail( GenLcl_Req_Last )
           	 	                          
91601      	,	.TxVld( GenLcl_Req_Vld )
           	 	                        
91602      	,	.Wrap( PipeOut_WrAlign )
           	 	                        
91603      	);
           	  
91604      	assign TxGen_Addr = TxGenHdr [58:27];
           	                                     
91605      	assign GenLcl_Req_Addr = TxGen_Addr;
           	                                    
91606      	assign MyDatum = GenReqDatum;
           	                             
91607      	assign MyData = { 2'b0 , MyDatum };
           	                                   
91608      	rsnoc_z_H_R_N_T_U_P_Ps_40d03d68 ups(
           	                                    
91609      		.Be( GenLclReqBe ) , .Data( GenLclReqData ) , .LastWord( ) , .Payload( MyData ) , .WordErr( )
           		                                                                                             
91610      	);
           	  
91611      	assign TxGen_Fail = TxGenHdr [25];
           	                                  
91612      	assign NullBe = TxGen_Fail;
           	                           
91613      	assign NullBePld = NullBe & PipeOutHead | u_43f9;
           	                                                 
91614      	assign GenLcl_Req_Be = GenLclReqBe & ~ { 16 { NullBePld }  };
           	                                                             
91615      	assign TxGen_BurstType = TxGenHdr [26];
           	                                       
91616      	assign GenLcl_Req_BurstType = TxGen_BurstType;
           	                                              
91617      	assign GenLcl_Req_Data = GenLclReqData & ~ { 128 { NullBePld }  };
           	                                                                  
91618      	assign TxGen_Len1 = TxGenHdr [24:18];
           	                                     
91619      	assign GenLcl_Req_Len1 = TxGen_Len1;
           	                                    
91620      	assign TxGen_Lock = TxGenHdr [17];
           	                                  
91621      	assign GenLcl_Req_Lock = TxGen_Lock;
           	                                    
91622      	assign TxGen_Opc = TxGenHdr [16:14];
           	                                    
91623      	assign GenLcl_Req_Opc = TxGen_Opc;
           	                                  
91624      	assign TxGen_SeqId = TxGenHdr [13:10];
           	                                      
91625      	assign GenLcl_Req_SeqId = TxGen_SeqId;
           	                                      
91626      	assign TxGen_SeqUnOrdered = TxGenHdr [9];
           	                                         
91627      	assign GenLcl_Req_SeqUnOrdered = TxGen_SeqUnOrdered;
           	                                                    
91628      	assign TxGen_SeqUnique = TxGenHdr [8];
           	                                      
91629      	assign GenLcl_Req_SeqUnique = TxGen_SeqUnique;
           	                                              
91630      	assign TxGen_User = TxGenHdr [7:0];
           	                                   
91631      	assign GenLcl_Req_User = TxGen_User;
           	                                    
91632      	assign GenLcl_Rsp_Rdy = Rsp0_Rdy;
           	                                 
91633      	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg(
           	                                        
91634      		.Clk( Sys_Clk )
           		               
91635      	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
91636      	,	.Clk_En( Sys_Clk_En )
           	 	                     
91637      	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
91638      	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
91639      	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
91640      	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
91641      	,	.En( GenLcl_Req_Vld )
           	 	                     
91642      	,	.O( u_43f9 )
           	 	            
91643      	,	.Reset( GenLcl_Req_Last & GenLcl_Req_Rdy )
           	 	                                          
91644      	,	.Set( NullBe & PipeOutHead )
           	 	                            
91645      	);
           	  
91646      	rsnoc_z_H_R_G_U_P_U_9f65c03b uu9f65c03b(
           	                                        
91647      		.GenLcl_Req_Addr( GenLcl_Req_Addr )
           		                                   
91648      	,	.GenLcl_Req_Be( GenLcl_Req_Be )
           	 	                               
91649      	,	.GenLcl_Req_BurstType( GenLcl_Req_BurstType )
           	 	                                             
91650      	,	.GenLcl_Req_Data( GenLcl_Req_Data )
           	 	                                   
91651      	,	.GenLcl_Req_Last( GenLcl_Req_Last )
           	 	                                   
91652      	,	.GenLcl_Req_Len1( GenLcl_Req_Len1 )
           	 	                                   
91653      	,	.GenLcl_Req_Lock( GenLcl_Req_Lock )
           	 	                                   
91654      	,	.GenLcl_Req_Opc( GenLcl_Req_Opc )
           	 	                                 
91655      	,	.GenLcl_Req_Rdy( GenLcl_Req_Rdy )
           	 	                                 
91656      	,	.GenLcl_Req_SeqId( GenLcl_Req_SeqId )
           	 	                                     
91657      	,	.GenLcl_Req_SeqUnOrdered( GenLcl_Req_SeqUnOrdered )
           	 	                                                   
91658      	,	.GenLcl_Req_SeqUnique( GenLcl_Req_SeqUnique )
           	 	                                             
91659      	,	.GenLcl_Req_User( GenLcl_Req_User )
           	 	                                   
91660      	,	.GenLcl_Req_Vld( GenLcl_Req_Vld )
           	 	                                 
91661      	,	.GenLcl_Rsp_Data( GenLcl_Rsp_Data )
           	 	                                   
91662      	,	.GenLcl_Rsp_Last( GenLcl_Rsp_Last )
           	 	                                   
91663      	,	.GenLcl_Rsp_Opc( GenLcl_Rsp_Opc )
           	 	                                 
91664      	,	.GenLcl_Rsp_Rdy( GenLcl_Rsp_Rdy )
           	 	                                 
91665      	,	.GenLcl_Rsp_SeqId( GenLcl_Rsp_SeqId )
           	 	                                     
91666      	,	.GenLcl_Rsp_SeqUnOrdered( GenLcl_Rsp_SeqUnOrdered )
           	 	                                                   
91667      	,	.GenLcl_Rsp_Status( GenLcl_Rsp_Status )
           	 	                                       
91668      	,	.GenLcl_Rsp_Vld( GenLcl_Rsp_Vld )
           	 	                                 
91669      	,	.GenPrt_Req_Addr( u_Req_Addr )
           	 	                              
91670      	,	.GenPrt_Req_Be( u_Req_Be )
           	 	                          
91671      	,	.GenPrt_Req_BurstType( u_Req_BurstType )
           	 	                                        
91672      	,	.GenPrt_Req_Data( u_Req_Data )
           	 	                              
91673      	,	.GenPrt_Req_Last( u_Req_Last )
           	 	                              
91674      	,	.GenPrt_Req_Len1( u_Req_Len1 )
           	 	                              
91675      	,	.GenPrt_Req_Lock( u_Req_Lock )
           	 	                              
91676      	,	.GenPrt_Req_Opc( u_Req_Opc )
           	 	                            
91677      	,	.GenPrt_Req_Rdy( u_Req_Rdy )
           	 	                            
91678      	,	.GenPrt_Req_SeqId( u_Req_SeqId )
           	 	                                
91679      	,	.GenPrt_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
           	 	                                              
91680      	,	.GenPrt_Req_SeqUnique( u_Req_SeqUnique )
           	 	                                        
91681      	,	.GenPrt_Req_User( u_Req_User )
           	 	                              
91682      	,	.GenPrt_Req_Vld( u_Req_Vld )
           	 	                            
91683      	,	.GenPrt_Rsp_Data( u_Rsp_Data )
           	 	                              
91684      	,	.GenPrt_Rsp_Last( u_Rsp_Last )
           	 	                              
91685      	,	.GenPrt_Rsp_Opc( u_Rsp_Opc )
           	 	                            
91686      	,	.GenPrt_Rsp_Rdy( u_Rsp_Rdy )
           	 	                            
91687      	,	.GenPrt_Rsp_SeqId( u_Rsp_SeqId )
           	 	                                
91688      	,	.GenPrt_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
           	 	                                              
91689      	,	.GenPrt_Rsp_Status( u_Rsp_Status )
           	 	                                  
91690      	,	.GenPrt_Rsp_Vld( u_Rsp_Vld )
           	 	                            
91691      	);
           	  
91692      	rsnoc_z_H_R_G_U_Q_U_d46ee3a7fe uud46ee3a7fe(
           	                                            
91693      		.GenLcl_Req_Addr( u_Req_Addr )
           		                              
91694      	,	.GenLcl_Req_Be( u_Req_Be )
           	 	                          
91695      	,	.GenLcl_Req_BurstType( u_Req_BurstType )
           	 	                                        
91696      	,	.GenLcl_Req_Data( u_Req_Data )
           	 	                              
91697      	,	.GenLcl_Req_Last( u_Req_Last )
           	 	                              
91698      	,	.GenLcl_Req_Len1( u_Req_Len1 )
           	 	                              
91699      	,	.GenLcl_Req_Lock( u_Req_Lock )
           	 	                              
91700      	,	.GenLcl_Req_Opc( u_Req_Opc )
           	 	                            
91701      	,	.GenLcl_Req_Rdy( u_Req_Rdy )
           	 	                            
91702      	,	.GenLcl_Req_SeqId( u_Req_SeqId )
           	 	                                
91703      	,	.GenLcl_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
           	 	                                              
91704      	,	.GenLcl_Req_SeqUnique( u_Req_SeqUnique )
           	 	                                        
91705      	,	.GenLcl_Req_User( u_Req_User )
           	 	                              
91706      	,	.GenLcl_Req_Vld( u_Req_Vld )
           	 	                            
91707      	,	.GenLcl_Rsp_Data( u_Rsp_Data )
           	 	                              
91708      	,	.GenLcl_Rsp_Last( u_Rsp_Last )
           	 	                              
91709      	,	.GenLcl_Rsp_Opc( u_Rsp_Opc )
           	 	                            
91710      	,	.GenLcl_Rsp_Rdy( u_Rsp_Rdy )
           	 	                            
91711      	,	.GenLcl_Rsp_SeqId( u_Rsp_SeqId )
           	 	                                
91712      	,	.GenLcl_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
           	 	                                              
91713      	,	.GenLcl_Rsp_Status( u_Rsp_Status )
           	 	                                  
91714      	,	.GenLcl_Rsp_Vld( u_Rsp_Vld )
           	 	                            
91715      	,	.GenPrt_Req_Addr( Gen_Req_Addr )
           	 	                                
91716      	,	.GenPrt_Req_Be( Gen_Req_Be )
           	 	                            
91717      	,	.GenPrt_Req_BurstType( Gen_Req_BurstType )
           	 	                                          
91718      	,	.GenPrt_Req_Data( Gen_Req_Data )
           	 	                                
91719      	,	.GenPrt_Req_Last( Gen_Req_Last )
           	 	                                
91720      	,	.GenPrt_Req_Len1( Gen_Req_Len1 )
           	 	                                
91721      	,	.GenPrt_Req_Lock( Gen_Req_Lock )
           	 	                                
91722      	,	.GenPrt_Req_Opc( Gen_Req_Opc )
           	 	                              
91723      	,	.GenPrt_Req_Rdy( Gen_Req_Rdy )
           	 	                              
91724      	,	.GenPrt_Req_SeqId( Gen_Req_SeqId )
           	 	                                  
91725      	,	.GenPrt_Req_SeqUnOrdered( Gen_Req_SeqUnOrdered )
           	 	                                                
91726      	,	.GenPrt_Req_SeqUnique( Gen_Req_SeqUnique )
           	 	                                          
91727      	,	.GenPrt_Req_User( Gen_Req_User )
           	 	                                
91728      	,	.GenPrt_Req_Vld( Gen_Req_Vld )
           	 	                              
91729      	,	.GenPrt_Rsp_Data( Gen_Rsp_Data )
           	 	                                
91730      	,	.GenPrt_Rsp_Last( Gen_Rsp_Last )
           	 	                                
91731      	,	.GenPrt_Rsp_Opc( Gen_Rsp_Opc )
           	 	                              
91732      	,	.GenPrt_Rsp_Rdy( Gen_Rsp_Rdy )
           	 	                              
91733      	,	.GenPrt_Rsp_SeqId( Gen_Rsp_SeqId )
           	 	                                  
91734      	,	.GenPrt_Rsp_SeqUnOrdered( Gen_Rsp_SeqUnOrdered )
           	 	                                                
91735      	,	.GenPrt_Rsp_Status( Gen_Rsp_Status )
           	 	                                    
91736      	,	.GenPrt_Rsp_Vld( Gen_Rsp_Vld )
           	 	                              
91737      	,	.Sys_Clk( Sys_Clk )
           	 	                   
91738      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
91739      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
91740      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
91741      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
91742      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
91743      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
91744      	,	.Sys_Pwr_Idle( u_72_Idle )
           	 	                          
91745      	,	.Sys_Pwr_WakeUp( u_72_WakeUp )
           	 	                              
91746      	);
           	  
91747      	assign IdInfo_0_Id = Translation_0_Id;
           	                                      
91748      	assign IdInfo_1_Id = Req1_KeyId;
           	                                
91749      	rsnoc_z_H_R_U_A_Pc_I16 upc_0( .I( CxtUsed ) , .O( u_239 ) );
           	                                                            
91750      	always @( u_239 ) begin
           	                       
91751      		case ( u_239 )
           		              
91752      			5'b10000 : u_1c51 = 2'b11 ;
           			                           
91753      			5'b01111 : u_1c51 = 2'b11 ;
           			                           
91754      			5'b01110 : u_1c51 = 2'b11 ;
           			                           
91755      			5'b01101 : u_1c51 = 2'b11 ;
           			                           
91756      			5'b01100 : u_1c51 = 2'b10 ;
           			                           
91757      			5'b01011 : u_1c51 = 2'b10 ;
           			                           
91758      			5'b01010 : u_1c51 = 2'b10 ;
           			                           
91759      			5'b01001 : u_1c51 = 2'b10 ;
           			                           
91760      			5'b01000 : u_1c51 = 2'b01 ;
           			                           
91761      			5'b00111 : u_1c51 = 2'b01 ;
           			                           
91762      			5'b00110 : u_1c51 = 2'b01 ;
           			                           
91763      			5'b00101 : u_1c51 = 2'b01 ;
           			                           
91764      			5'b00100 : u_1c51 = 2'b0 ;
           			                          
91765      			5'b00011 : u_1c51 = 2'b0 ;
           			                          
91766      			5'b00010 : u_1c51 = 2'b0 ;
           			                          
91767      			5'b00001 : u_1c51 = 2'b0 ;
           			                          
91768      			5'b0     : u_1c51 = 2'b0 ;
           			                          
91769      			default  : u_1c51 = 2'b0 ;
           			                          
91770      		endcase
           		       
91771      	end
           	   
91772      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
91773      		if ( ! Sys_Clk_RstN )
           		                     
91774      			Load <= #1.0 ( 2'b0 );
           			                      
91775      		else	Load <= #1.0 ( u_1c51 ^ { 1'b0 , u_1c51 [1] } );
           		    	                                                
91776      	assign Sys_Pwr_Idle = Pwr_CxtAlloc_Idle & Pwr_Err_Idle & Pwr_FwdPostAlloc_Idle & Pwr_RdAlignerAlloc_Idle & Pwr_RspPipe_Idle & Pwr_Trn_Idle;
           	                                                                                                                                           
91777      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
91778      		if ( ! Sys_Clk_RstN )
           		                     
91779      			NoPendingTrans <= #1.0 ( 1'b1 );
           			                                
91780      		else	NoPendingTrans <= #1.0 ( Sys_Pwr_Idle );
           		    	                                        
91781      	assign RxInt_Rdy = RxIn_Rdy;
           	                            
91782      	assign Rx_Rdy = RxInt_Rdy;
           	                          
91783      	assign WakeUp_Rx = Rx_Vld;
           	                          
91784      	assign Sys_Pwr_WakeUp = WakeUp_Rx;
           	                                  
91785      	assign u_6124 = RxIn_Data [214:201];
           	                                    
91786      	assign Translation_0_Aperture = u_6124 [13:5];
           	                                              
91787      	assign TxBypData = TxIn_Data [145:0];
           	                                     
91788      	assign TxLcl_Data =
           	                   
91789      		{			{	TxIn_Data [215]
           		 			 	               
91790      			,	TxIn_Data [214:201]
           			 	                   
91791      			,	TxIn_Data [200:197]
           			 	                   
91792      			,	TxIn_Data [196:195]
           			 	                   
91793      			,	TxIn_Data [194:188]
           			 	                   
91794      			,	TxIn_Data [187:157]
           			 	                   
91795      			,	TxIn_Data [156:149]
           			 	                   
91796      			,	TxIn_Data [148:146]
           			 	                   
91797      			}
           			 
91798      		,
           		 
91799      		TxBypData
           		         
91800      		};
           		  
91801      	assign Tx_Data = { TxLcl_Data [215:146] , TxLcl_Data [145:0] };
           	                                                               
91802      	assign TxLcl_Head = TxIn_Head;
           	                              
91803      	assign Tx_Head = TxLcl_Head;
           	                            
91804      	assign TxLcl_Tail = TxIn_Tail;
           	                              
91805      	assign Tx_Tail = TxLcl_Tail;
           	                            
91806      	assign TxLcl_Vld = TxIn_Vld;
           	                            
91807      	assign Tx_Vld = TxLcl_Vld;
           	                          
91808      	assign WakeUp_Other = 1'b0;
           	                           
91809      	assign u_7447_Data_Datum6_Be = RxIn_Data [62];
           	                                              
91810      	assign Dbg_Rx_Data_Datum6_Be = u_7447_Data_Datum6_Be;
           	                                                     
91811      	assign u_7447_Data_Datum6_Byte = RxIn_Data [61:54];
           	                                                   
91812      	assign Dbg_Rx_Data_Datum6_Byte = u_7447_Data_Datum6_Byte;
           	                                                         
91813      	assign u_7447_Data_Datum9_Be = RxIn_Data [89];
           	                                              
91814      	assign Dbg_Rx_Data_Datum9_Be = u_7447_Data_Datum9_Be;
           	                                                     
91815      	assign u_7447_Data_Datum9_Byte = RxIn_Data [88:81];
           	                                                   
91816      	assign Dbg_Rx_Data_Datum9_Byte = u_7447_Data_Datum9_Byte;
           	                                                         
91817      	assign u_7447_Data_Datum15_Be = RxIn_Data [143];
           	                                                
91818      	assign Dbg_Rx_Data_Datum15_Be = u_7447_Data_Datum15_Be;
           	                                                       
91819      	assign u_7447_Data_Datum15_Byte = RxIn_Data [142:135];
           	                                                      
91820      	assign Dbg_Rx_Data_Datum15_Byte = u_7447_Data_Datum15_Byte;
           	                                                           
91821      	assign u_7447_Data_Err = RxIn_Data [144];
           	                                         
91822      	assign Dbg_Rx_Data_Err = u_7447_Data_Err;
           	                                         
91823      	assign u_7447_Data_Datum11_Be = RxIn_Data [107];
           	                                                
91824      	assign Dbg_Rx_Data_Datum11_Be = u_7447_Data_Datum11_Be;
           	                                                       
91825      	assign u_7447_Data_Datum11_Byte = RxIn_Data [106:99];
           	                                                     
91826      	assign Dbg_Rx_Data_Datum11_Byte = u_7447_Data_Datum11_Byte;
           	                                                           
91827      	assign u_7447_Data_Datum10_Be = RxIn_Data [98];
           	                                               
91828      	assign Dbg_Rx_Data_Datum10_Be = u_7447_Data_Datum10_Be;
           	                                                       
91829      	assign u_7447_Data_Datum10_Byte = RxIn_Data [97:90];
           	                                                    
91830      	assign Dbg_Rx_Data_Datum10_Byte = u_7447_Data_Datum10_Byte;
           	                                                           
91831      	assign u_7447_Data_Datum13_Be = RxIn_Data [125];
           	                                                
91832      	assign Dbg_Rx_Data_Datum13_Be = u_7447_Data_Datum13_Be;
           	                                                       
91833      	assign u_7447_Data_Datum13_Byte = RxIn_Data [124:117];
           	                                                      
91834      	assign Dbg_Rx_Data_Datum13_Byte = u_7447_Data_Datum13_Byte;
           	                                                           
91835      	assign u_7447_Data_Datum12_Be = RxIn_Data [116];
           	                                                
91836      	assign Dbg_Rx_Data_Datum12_Be = u_7447_Data_Datum12_Be;
           	                                                       
91837      	assign u_7447_Data_Datum12_Byte = RxIn_Data [115:108];
           	                                                      
91838      	assign Dbg_Rx_Data_Datum12_Byte = u_7447_Data_Datum12_Byte;
           	                                                           
91839      	assign u_7447_Data_Datum1_Be = RxIn_Data [17];
           	                                              
91840      	assign Dbg_Rx_Data_Datum1_Be = u_7447_Data_Datum1_Be;
           	                                                     
91841      	assign u_7447_Data_Datum1_Byte = RxIn_Data [16:9];
           	                                                  
91842      	assign Dbg_Rx_Data_Datum1_Byte = u_7447_Data_Datum1_Byte;
           	                                                         
91843      	assign u_7447_Data_Datum0_Be = RxIn_Data [8];
           	                                             
91844      	assign Dbg_Rx_Data_Datum0_Be = u_7447_Data_Datum0_Be;
           	                                                     
91845      	assign u_7447_Data_Datum0_Byte = RxIn_Data [7:0];
           	                                                 
91846      	assign Dbg_Rx_Data_Datum0_Byte = u_7447_Data_Datum0_Byte;
           	                                                         
91847      	assign u_7447_Data_Datum3_Be = RxIn_Data [35];
           	                                              
91848      	assign Dbg_Rx_Data_Datum3_Be = u_7447_Data_Datum3_Be;
           	                                                     
91849      	assign u_7447_Data_Datum3_Byte = RxIn_Data [34:27];
           	                                                   
91850      	assign Dbg_Rx_Data_Datum3_Byte = u_7447_Data_Datum3_Byte;
           	                                                         
91851      	assign u_7447_Data_Datum14_Be = RxIn_Data [134];
           	                                                
91852      	assign Dbg_Rx_Data_Datum14_Be = u_7447_Data_Datum14_Be;
           	                                                       
91853      	assign u_7447_Data_Datum14_Byte = RxIn_Data [133:126];
           	                                                      
91854      	assign Dbg_Rx_Data_Datum14_Byte = u_7447_Data_Datum14_Byte;
           	                                                           
91855      	assign u_7447_Data_Datum5_Be = RxIn_Data [53];
           	                                              
91856      	assign Dbg_Rx_Data_Datum5_Be = u_7447_Data_Datum5_Be;
           	                                                     
91857      	assign u_7447_Data_Datum5_Byte = RxIn_Data [52:45];
           	                                                   
91858      	assign Dbg_Rx_Data_Datum5_Byte = u_7447_Data_Datum5_Byte;
           	                                                         
91859      	assign u_7447_Data_Datum4_Be = RxIn_Data [44];
           	                                              
91860      	assign Dbg_Rx_Data_Datum4_Be = u_7447_Data_Datum4_Be;
           	                                                     
91861      	assign u_7447_Data_Datum4_Byte = RxIn_Data [43:36];
           	                                                   
91862      	assign Dbg_Rx_Data_Datum4_Byte = u_7447_Data_Datum4_Byte;
           	                                                         
91863      	assign u_7447_Data_Last = RxIn_Data [145];
           	                                          
91864      	assign Dbg_Rx_Data_Last = u_7447_Data_Last;
           	                                           
91865      	assign u_7447_Data_Datum2_Be = RxIn_Data [26];
           	                                              
91866      	assign Dbg_Rx_Data_Datum2_Be = u_7447_Data_Datum2_Be;
           	                                                     
91867      	assign u_7447_Data_Datum2_Byte = RxIn_Data [25:18];
           	                                                   
91868      	assign Dbg_Rx_Data_Datum2_Byte = u_7447_Data_Datum2_Byte;
           	                                                         
91869      	assign u_7447_Data_Datum7_Be = RxIn_Data [71];
           	                                              
91870      	assign Dbg_Rx_Data_Datum7_Be = u_7447_Data_Datum7_Be;
           	                                                     
91871      	assign u_7447_Data_Datum7_Byte = RxIn_Data [70:63];
           	                                                   
91872      	assign Dbg_Rx_Data_Datum7_Byte = u_7447_Data_Datum7_Byte;
           	                                                         
91873      	assign u_7447_Data_Datum8_Be = RxIn_Data [80];
           	                                              
91874      	assign Dbg_Rx_Data_Datum8_Be = u_7447_Data_Datum8_Be;
           	                                                     
91875      	assign u_7447_Data_Datum8_Byte = RxIn_Data [79:72];
           	                                                   
91876      	assign Dbg_Rx_Data_Datum8_Byte = u_7447_Data_Datum8_Byte;
           	                                                         
91877      	assign u_7447_Hdr_Status = RxIn_Data [196:195];
           	                                               
91878      	assign Dbg_Rx_Hdr_Status = u_7447_Hdr_Status;
           	                                             
91879      	assign u_7447_Hdr_Addr = RxIn_Data [187:157];
           	                                             
91880      	assign Dbg_Rx_Hdr_Addr = u_7447_Hdr_Addr;
           	                                         
91881      	assign u_7447_Hdr_Lock = RxIn_Data [215];
           	                                         
91882      	assign Dbg_Rx_Hdr_Lock = u_7447_Hdr_Lock;
           	                                         
91883      	assign u_7447_Hdr_Echo = RxIn_Data [148:146];
           	                                             
91884      	assign Dbg_Rx_Hdr_Echo = u_7447_Hdr_Echo;
           	                                         
91885      	assign u_7447_Hdr_Len1 = RxIn_Data [194:188];
           	                                             
91886      	assign Dbg_Rx_Hdr_Len1 = u_7447_Hdr_Len1;
           	                                         
91887      	assign u_7447_Hdr_User = RxIn_Data [156:149];
           	                                             
91888      	assign Dbg_Rx_Hdr_User = u_7447_Hdr_User;
           	                                         
91889      	assign u_7447_Hdr_Opc = RxIn_Data [200:197];
           	                                            
91890      	assign Dbg_Rx_Hdr_Opc = u_7447_Hdr_Opc;
           	                                       
91891      	assign u_7447_Hdr_RouteId = RxIn_Data [214:201];
           	                                                
91892      	assign Dbg_Rx_Hdr_RouteId = u_7447_Hdr_RouteId;
           	                                               
91893      	assign u_46ad_Data_Datum6_Be = TxIn_Data [62];
           	                                              
91894      	assign Dbg_Tx_Data_Datum6_Be = u_46ad_Data_Datum6_Be;
           	                                                     
91895      	assign u_46ad_Data_Datum6_Byte = TxIn_Data [61:54];
           	                                                   
91896      	assign Dbg_Tx_Data_Datum6_Byte = u_46ad_Data_Datum6_Byte;
           	                                                         
91897      	assign u_46ad_Data_Datum9_Be = TxIn_Data [89];
           	                                              
91898      	assign Dbg_Tx_Data_Datum9_Be = u_46ad_Data_Datum9_Be;
           	                                                     
91899      	assign u_46ad_Data_Datum9_Byte = TxIn_Data [88:81];
           	                                                   
91900      	assign Dbg_Tx_Data_Datum9_Byte = u_46ad_Data_Datum9_Byte;
           	                                                         
91901      	assign u_46ad_Data_Datum15_Be = TxIn_Data [143];
           	                                                
91902      	assign Dbg_Tx_Data_Datum15_Be = u_46ad_Data_Datum15_Be;
           	                                                       
91903      	assign u_46ad_Data_Datum15_Byte = TxIn_Data [142:135];
           	                                                      
91904      	assign Dbg_Tx_Data_Datum15_Byte = u_46ad_Data_Datum15_Byte;
           	                                                           
91905      	assign u_46ad_Data_Err = TxIn_Data [144];
           	                                         
91906      	assign Dbg_Tx_Data_Err = u_46ad_Data_Err;
           	                                         
91907      	assign u_46ad_Data_Datum11_Be = TxIn_Data [107];
           	                                                
91908      	assign Dbg_Tx_Data_Datum11_Be = u_46ad_Data_Datum11_Be;
           	                                                       
91909      	assign u_46ad_Data_Datum11_Byte = TxIn_Data [106:99];
           	                                                     
91910      	assign Dbg_Tx_Data_Datum11_Byte = u_46ad_Data_Datum11_Byte;
           	                                                           
91911      	assign u_46ad_Data_Datum10_Be = TxIn_Data [98];
           	                                               
91912      	assign Dbg_Tx_Data_Datum10_Be = u_46ad_Data_Datum10_Be;
           	                                                       
91913      	assign u_46ad_Data_Datum10_Byte = TxIn_Data [97:90];
           	                                                    
91914      	assign Dbg_Tx_Data_Datum10_Byte = u_46ad_Data_Datum10_Byte;
           	                                                           
91915      	assign u_46ad_Data_Datum13_Be = TxIn_Data [125];
           	                                                
91916      	assign Dbg_Tx_Data_Datum13_Be = u_46ad_Data_Datum13_Be;
           	                                                       
91917      	assign u_46ad_Data_Datum13_Byte = TxIn_Data [124:117];
           	                                                      
91918      	assign Dbg_Tx_Data_Datum13_Byte = u_46ad_Data_Datum13_Byte;
           	                                                           
91919      	assign u_46ad_Data_Datum12_Be = TxIn_Data [116];
           	                                                
91920      	assign Dbg_Tx_Data_Datum12_Be = u_46ad_Data_Datum12_Be;
           	                                                       
91921      	assign u_46ad_Data_Datum12_Byte = TxIn_Data [115:108];
           	                                                      
91922      	assign Dbg_Tx_Data_Datum12_Byte = u_46ad_Data_Datum12_Byte;
           	                                                           
91923      	assign u_46ad_Data_Datum1_Be = TxIn_Data [17];
           	                                              
91924      	assign Dbg_Tx_Data_Datum1_Be = u_46ad_Data_Datum1_Be;
           	                                                     
91925      	assign u_46ad_Data_Datum1_Byte = TxIn_Data [16:9];
           	                                                  
91926      	assign Dbg_Tx_Data_Datum1_Byte = u_46ad_Data_Datum1_Byte;
           	                                                         
91927      	assign u_46ad_Data_Datum0_Be = TxIn_Data [8];
           	                                             
91928      	assign Dbg_Tx_Data_Datum0_Be = u_46ad_Data_Datum0_Be;
           	                                                     
91929      	assign u_46ad_Data_Datum0_Byte = TxIn_Data [7:0];
           	                                                 
91930      	assign Dbg_Tx_Data_Datum0_Byte = u_46ad_Data_Datum0_Byte;
           	                                                         
91931      	assign u_46ad_Data_Datum3_Be = TxIn_Data [35];
           	                                              
91932      	assign Dbg_Tx_Data_Datum3_Be = u_46ad_Data_Datum3_Be;
           	                                                     
91933      	assign u_46ad_Data_Datum3_Byte = TxIn_Data [34:27];
           	                                                   
91934      	assign Dbg_Tx_Data_Datum3_Byte = u_46ad_Data_Datum3_Byte;
           	                                                         
91935      	assign u_46ad_Data_Datum14_Be = TxIn_Data [134];
           	                                                
91936      	assign Dbg_Tx_Data_Datum14_Be = u_46ad_Data_Datum14_Be;
           	                                                       
91937      	assign u_46ad_Data_Datum14_Byte = TxIn_Data [133:126];
           	                                                      
91938      	assign Dbg_Tx_Data_Datum14_Byte = u_46ad_Data_Datum14_Byte;
           	                                                           
91939      	assign u_46ad_Data_Datum5_Be = TxIn_Data [53];
           	                                              
91940      	assign Dbg_Tx_Data_Datum5_Be = u_46ad_Data_Datum5_Be;
           	                                                     
91941      	assign u_46ad_Data_Datum5_Byte = TxIn_Data [52:45];
           	                                                   
91942      	assign Dbg_Tx_Data_Datum5_Byte = u_46ad_Data_Datum5_Byte;
           	                                                         
91943      	assign u_46ad_Data_Datum4_Be = TxIn_Data [44];
           	                                              
91944      	assign Dbg_Tx_Data_Datum4_Be = u_46ad_Data_Datum4_Be;
           	                                                     
91945      	assign u_46ad_Data_Datum4_Byte = TxIn_Data [43:36];
           	                                                   
91946      	assign Dbg_Tx_Data_Datum4_Byte = u_46ad_Data_Datum4_Byte;
           	                                                         
91947      	assign u_46ad_Data_Last = TxIn_Data [145];
           	                                          
91948      	assign Dbg_Tx_Data_Last = u_46ad_Data_Last;
           	                                           
91949      	assign u_46ad_Data_Datum2_Be = TxIn_Data [26];
           	                                              
91950      	assign Dbg_Tx_Data_Datum2_Be = u_46ad_Data_Datum2_Be;
           	                                                     
91951      	assign u_46ad_Data_Datum2_Byte = TxIn_Data [25:18];
           	                                                   
91952      	assign Dbg_Tx_Data_Datum2_Byte = u_46ad_Data_Datum2_Byte;
           	                                                         
91953      	assign u_46ad_Data_Datum7_Be = TxIn_Data [71];
           	                                              
91954      	assign Dbg_Tx_Data_Datum7_Be = u_46ad_Data_Datum7_Be;
           	                                                     
91955      	assign u_46ad_Data_Datum7_Byte = TxIn_Data [70:63];
           	                                                   
91956      	assign Dbg_Tx_Data_Datum7_Byte = u_46ad_Data_Datum7_Byte;
           	                                                         
91957      	assign u_46ad_Data_Datum8_Be = TxIn_Data [80];
           	                                              
91958      	assign Dbg_Tx_Data_Datum8_Be = u_46ad_Data_Datum8_Be;
           	                                                     
91959      	assign u_46ad_Data_Datum8_Byte = TxIn_Data [79:72];
           	                                                   
91960      	assign Dbg_Tx_Data_Datum8_Byte = u_46ad_Data_Datum8_Byte;
           	                                                         
91961      	assign u_46ad_Hdr_Status = TxIn_Data [196:195];
           	                                               
91962      	assign Dbg_Tx_Hdr_Status = u_46ad_Hdr_Status;
           	                                             
91963      	assign u_46ad_Hdr_Addr = TxIn_Data [187:157];
           	                                             
91964      	assign Dbg_Tx_Hdr_Addr = u_46ad_Hdr_Addr;
           	                                         
91965      	assign u_46ad_Hdr_Lock = TxIn_Data [215];
           	                                         
91966      	assign Dbg_Tx_Hdr_Lock = u_46ad_Hdr_Lock;
           	                                         
91967      	assign u_46ad_Hdr_Echo = TxIn_Data [148:146];
           	                                             
91968      	assign Dbg_Tx_Hdr_Echo = u_46ad_Hdr_Echo;
           	                                         
91969      	assign u_46ad_Hdr_Len1 = TxIn_Data [194:188];
           	                                             
91970      	assign Dbg_Tx_Hdr_Len1 = u_46ad_Hdr_Len1;
           	                                         
91971      	assign u_46ad_Hdr_User = TxIn_Data [156:149];
           	                                             
91972      	assign Dbg_Tx_Hdr_User = u_46ad_Hdr_User;
           	                                         
91973      	assign u_46ad_Hdr_Opc = TxIn_Data [200:197];
           	                                            
91974      	assign Dbg_Tx_Hdr_Opc = u_46ad_Hdr_Opc;
           	                                       
91975      	assign u_46ad_Hdr_RouteId = TxIn_Data [214:201];
           	                                                
91976      	assign Dbg_Tx_Hdr_RouteId = u_46ad_Hdr_RouteId;
           	                                               
91977      	assign IllRsp = Rsp0_Vld & ~ ChainVld;
           	                                      
91978      	// synopsys translate_off
           	                         
91979      	// synthesis translate_off
           	                          
91980      	always @( posedge Sys_Clk )
           	                           
91981      		if ( Sys_Clk == 1'b1 )
           		                      
91982      			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( IllRsp ) !== 1'b0 ) begin
           			                                                              
91983      				dontStop = 0;
           				             
91984      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
91985      				if (!dontStop) begin
           				                    
91986      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - No context associated to the response." );
           					                                                                                                                                   
91987      					$stop;
           					      
91988      				end
           				   
91989      			end
           			   
91990      	// synthesis translate_on
           	                         
91991      	// synopsys translate_on
           	                        
91992      	endmodule
           	         
91993      
           
91994      
           
91995      
           
91996      // FlexNoC version    : 4.7.0
                                        
91997      // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
91998      // Exported Structure : /Specification.Architecture.Structure
                                                                        
91999      // ExportOption       : /verilog
                                           
92000      
           
92001      `timescale 1ps/1ps
                             
92002      module rsnoc_z_H_R_G_T2_Tt_Sp_2528558c (
                                                   
92003      	IdInfo_0_AddrBase
           	                 
92004      ,	IdInfo_0_AddrMask
            	                 
92005      ,	IdInfo_0_Debug
            	              
92006      ,	IdInfo_0_Id
            	           
92007      ,	IdInfo_1_AddrBase
            	                 
92008      ,	IdInfo_1_AddrMask
            	                 
92009      ,	IdInfo_1_Debug
            	              
92010      ,	IdInfo_1_Id
            	           
92011      ,	Translation_0_Aperture
            	                      
92012      ,	Translation_0_Id
            	                
92013      ,	Translation_0_PathFound
            	                       
92014      ,	Translation_0_SubFound
            	                      
92015      );
             
92016      	output [29:0] IdInfo_0_AddrBase       ;
           	                                       
92017      	output [29:0] IdInfo_0_AddrMask       ;
           	                                       
92018      	output        IdInfo_0_Debug          ;
           	                                       
92019      	input         IdInfo_0_Id             ;
           	                                       
92020      	output [29:0] IdInfo_1_AddrBase       ;
           	                                       
92021      	output [29:0] IdInfo_1_AddrMask       ;
           	                                       
92022      	output        IdInfo_1_Debug          ;
           	                                       
92023      	input         IdInfo_1_Id             ;
           	                                       
92024      	input  [8:0]  Translation_0_Aperture  ;
           	                                       
92025      	output        Translation_0_Id        ;
           	                                       
92026      	output        Translation_0_PathFound ;
           	                                       
92027      	output        Translation_0_SubFound  ;
           	                                       
92028      	wire [8:0] u_28b6                    ;
           	                                      
92029      	wire       u_f3ab                    ;
           	                                      
92030      	wire       u_fbdb                    ;
           	                                      
92031      	reg        Translation_0_Id          ;
           	                                      
92032      	wire [1:0] uTranslation_0_Id_caseSel ;
           	                                      
92033      	assign IdInfo_0_AddrBase = IdInfo_0_Id ? 30'b000000000000000000000000000000 : 30'b000000000000000000000000000000;
           	                                       <font color = "red">-1-</font>  
           	                                       <font color = "green">==></font>  
           	                                       <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
91568      			RxGenHdr_Len1
           			             
91569      			,
           			 
91570      			RxGenHdr_Lock
           			             
91571      			,
           			 
91572      			RxGenHdr_Opc
           			            
91573      			,
           			 
91574      			RxGenHdr_SeqId
           			              
91575      			,
           			 
91576      			RxGenHdr_SeqUnOrdered
           			                     
91577      			,
           			 
91578      			RxGenHdr_SeqUnique
           			                  
91579      			,
           			 
91580      			RxGenHdr_User
           			             
91581      			}
           			 
91582      		)
           		 
91583      	,	.RxHead( PipeOut_Head )
           	 	                       
91584      	,	.RxRdy( PostRdy )
           	 	                 
91585      	,	.RxTail( PipeOut_Last )
           	 	                       
91586      	,	.RxVld( PostVld )
           	 	                 
91587      	,	.Sys_Clk( Sys_Clk )
           	 	                   
91588      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
91589      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
91590      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
91591      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
91592      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
91593      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
91594      	,	.Sys_Pwr_Idle( )
           	 	                
91595      	,	.Sys_Pwr_WakeUp( )
           	 	                  
91596      	,	.TxData( GenReqDatum )
           	 	                      
91597      	,	.TxHdr( TxGenHdr )
           	 	                  
91598      	,	.TxHead( GenLclHead )
           	 	                     
91599      	,	.TxRdy( GenLcl_Req_Rdy )
           	 	                        
91600      	,	.TxTail( GenLcl_Req_Last )
           	 	                          
91601      	,	.TxVld( GenLcl_Req_Vld )
           	 	                        
91602      	,	.Wrap( PipeOut_WrAlign )
           	 	                        
91603      	);
           	  
91604      	assign TxGen_Addr = TxGenHdr [58:27];
           	                                     
91605      	assign GenLcl_Req_Addr = TxGen_Addr;
           	                                    
91606      	assign MyDatum = GenReqDatum;
           	                             
91607      	assign MyData = { 2'b0 , MyDatum };
           	                                   
91608      	rsnoc_z_H_R_N_T_U_P_Ps_40d03d68 ups(
           	                                    
91609      		.Be( GenLclReqBe ) , .Data( GenLclReqData ) , .LastWord( ) , .Payload( MyData ) , .WordErr( )
           		                                                                                             
91610      	);
           	  
91611      	assign TxGen_Fail = TxGenHdr [25];
           	                                  
91612      	assign NullBe = TxGen_Fail;
           	                           
91613      	assign NullBePld = NullBe & PipeOutHead | u_43f9;
           	                                                 
91614      	assign GenLcl_Req_Be = GenLclReqBe & ~ { 16 { NullBePld }  };
           	                                                             
91615      	assign TxGen_BurstType = TxGenHdr [26];
           	                                       
91616      	assign GenLcl_Req_BurstType = TxGen_BurstType;
           	                                              
91617      	assign GenLcl_Req_Data = GenLclReqData & ~ { 128 { NullBePld }  };
           	                                                                  
91618      	assign TxGen_Len1 = TxGenHdr [24:18];
           	                                     
91619      	assign GenLcl_Req_Len1 = TxGen_Len1;
           	                                    
91620      	assign TxGen_Lock = TxGenHdr [17];
           	                                  
91621      	assign GenLcl_Req_Lock = TxGen_Lock;
           	                                    
91622      	assign TxGen_Opc = TxGenHdr [16:14];
           	                                    
91623      	assign GenLcl_Req_Opc = TxGen_Opc;
           	                                  
91624      	assign TxGen_SeqId = TxGenHdr [13:10];
           	                                      
91625      	assign GenLcl_Req_SeqId = TxGen_SeqId;
           	                                      
91626      	assign TxGen_SeqUnOrdered = TxGenHdr [9];
           	                                         
91627      	assign GenLcl_Req_SeqUnOrdered = TxGen_SeqUnOrdered;
           	                                                    
91628      	assign TxGen_SeqUnique = TxGenHdr [8];
           	                                      
91629      	assign GenLcl_Req_SeqUnique = TxGen_SeqUnique;
           	                                              
91630      	assign TxGen_User = TxGenHdr [7:0];
           	                                   
91631      	assign GenLcl_Req_User = TxGen_User;
           	                                    
91632      	assign GenLcl_Rsp_Rdy = Rsp0_Rdy;
           	                                 
91633      	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg(
           	                                        
91634      		.Clk( Sys_Clk )
           		               
91635      	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
91636      	,	.Clk_En( Sys_Clk_En )
           	 	                     
91637      	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
91638      	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
91639      	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
91640      	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
91641      	,	.En( GenLcl_Req_Vld )
           	 	                     
91642      	,	.O( u_43f9 )
           	 	            
91643      	,	.Reset( GenLcl_Req_Last & GenLcl_Req_Rdy )
           	 	                                          
91644      	,	.Set( NullBe & PipeOutHead )
           	 	                            
91645      	);
           	  
91646      	rsnoc_z_H_R_G_U_P_U_9f65c03b uu9f65c03b(
           	                                        
91647      		.GenLcl_Req_Addr( GenLcl_Req_Addr )
           		                                   
91648      	,	.GenLcl_Req_Be( GenLcl_Req_Be )
           	 	                               
91649      	,	.GenLcl_Req_BurstType( GenLcl_Req_BurstType )
           	 	                                             
91650      	,	.GenLcl_Req_Data( GenLcl_Req_Data )
           	 	                                   
91651      	,	.GenLcl_Req_Last( GenLcl_Req_Last )
           	 	                                   
91652      	,	.GenLcl_Req_Len1( GenLcl_Req_Len1 )
           	 	                                   
91653      	,	.GenLcl_Req_Lock( GenLcl_Req_Lock )
           	 	                                   
91654      	,	.GenLcl_Req_Opc( GenLcl_Req_Opc )
           	 	                                 
91655      	,	.GenLcl_Req_Rdy( GenLcl_Req_Rdy )
           	 	                                 
91656      	,	.GenLcl_Req_SeqId( GenLcl_Req_SeqId )
           	 	                                     
91657      	,	.GenLcl_Req_SeqUnOrdered( GenLcl_Req_SeqUnOrdered )
           	 	                                                   
91658      	,	.GenLcl_Req_SeqUnique( GenLcl_Req_SeqUnique )
           	 	                                             
91659      	,	.GenLcl_Req_User( GenLcl_Req_User )
           	 	                                   
91660      	,	.GenLcl_Req_Vld( GenLcl_Req_Vld )
           	 	                                 
91661      	,	.GenLcl_Rsp_Data( GenLcl_Rsp_Data )
           	 	                                   
91662      	,	.GenLcl_Rsp_Last( GenLcl_Rsp_Last )
           	 	                                   
91663      	,	.GenLcl_Rsp_Opc( GenLcl_Rsp_Opc )
           	 	                                 
91664      	,	.GenLcl_Rsp_Rdy( GenLcl_Rsp_Rdy )
           	 	                                 
91665      	,	.GenLcl_Rsp_SeqId( GenLcl_Rsp_SeqId )
           	 	                                     
91666      	,	.GenLcl_Rsp_SeqUnOrdered( GenLcl_Rsp_SeqUnOrdered )
           	 	                                                   
91667      	,	.GenLcl_Rsp_Status( GenLcl_Rsp_Status )
           	 	                                       
91668      	,	.GenLcl_Rsp_Vld( GenLcl_Rsp_Vld )
           	 	                                 
91669      	,	.GenPrt_Req_Addr( u_Req_Addr )
           	 	                              
91670      	,	.GenPrt_Req_Be( u_Req_Be )
           	 	                          
91671      	,	.GenPrt_Req_BurstType( u_Req_BurstType )
           	 	                                        
91672      	,	.GenPrt_Req_Data( u_Req_Data )
           	 	                              
91673      	,	.GenPrt_Req_Last( u_Req_Last )
           	 	                              
91674      	,	.GenPrt_Req_Len1( u_Req_Len1 )
           	 	                              
91675      	,	.GenPrt_Req_Lock( u_Req_Lock )
           	 	                              
91676      	,	.GenPrt_Req_Opc( u_Req_Opc )
           	 	                            
91677      	,	.GenPrt_Req_Rdy( u_Req_Rdy )
           	 	                            
91678      	,	.GenPrt_Req_SeqId( u_Req_SeqId )
           	 	                                
91679      	,	.GenPrt_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
           	 	                                              
91680      	,	.GenPrt_Req_SeqUnique( u_Req_SeqUnique )
           	 	                                        
91681      	,	.GenPrt_Req_User( u_Req_User )
           	 	                              
91682      	,	.GenPrt_Req_Vld( u_Req_Vld )
           	 	                            
91683      	,	.GenPrt_Rsp_Data( u_Rsp_Data )
           	 	                              
91684      	,	.GenPrt_Rsp_Last( u_Rsp_Last )
           	 	                              
91685      	,	.GenPrt_Rsp_Opc( u_Rsp_Opc )
           	 	                            
91686      	,	.GenPrt_Rsp_Rdy( u_Rsp_Rdy )
           	 	                            
91687      	,	.GenPrt_Rsp_SeqId( u_Rsp_SeqId )
           	 	                                
91688      	,	.GenPrt_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
           	 	                                              
91689      	,	.GenPrt_Rsp_Status( u_Rsp_Status )
           	 	                                  
91690      	,	.GenPrt_Rsp_Vld( u_Rsp_Vld )
           	 	                            
91691      	);
           	  
91692      	rsnoc_z_H_R_G_U_Q_U_d46ee3a7fe uud46ee3a7fe(
           	                                            
91693      		.GenLcl_Req_Addr( u_Req_Addr )
           		                              
91694      	,	.GenLcl_Req_Be( u_Req_Be )
           	 	                          
91695      	,	.GenLcl_Req_BurstType( u_Req_BurstType )
           	 	                                        
91696      	,	.GenLcl_Req_Data( u_Req_Data )
           	 	                              
91697      	,	.GenLcl_Req_Last( u_Req_Last )
           	 	                              
91698      	,	.GenLcl_Req_Len1( u_Req_Len1 )
           	 	                              
91699      	,	.GenLcl_Req_Lock( u_Req_Lock )
           	 	                              
91700      	,	.GenLcl_Req_Opc( u_Req_Opc )
           	 	                            
91701      	,	.GenLcl_Req_Rdy( u_Req_Rdy )
           	 	                            
91702      	,	.GenLcl_Req_SeqId( u_Req_SeqId )
           	 	                                
91703      	,	.GenLcl_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
           	 	                                              
91704      	,	.GenLcl_Req_SeqUnique( u_Req_SeqUnique )
           	 	                                        
91705      	,	.GenLcl_Req_User( u_Req_User )
           	 	                              
91706      	,	.GenLcl_Req_Vld( u_Req_Vld )
           	 	                            
91707      	,	.GenLcl_Rsp_Data( u_Rsp_Data )
           	 	                              
91708      	,	.GenLcl_Rsp_Last( u_Rsp_Last )
           	 	                              
91709      	,	.GenLcl_Rsp_Opc( u_Rsp_Opc )
           	 	                            
91710      	,	.GenLcl_Rsp_Rdy( u_Rsp_Rdy )
           	 	                            
91711      	,	.GenLcl_Rsp_SeqId( u_Rsp_SeqId )
           	 	                                
91712      	,	.GenLcl_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
           	 	                                              
91713      	,	.GenLcl_Rsp_Status( u_Rsp_Status )
           	 	                                  
91714      	,	.GenLcl_Rsp_Vld( u_Rsp_Vld )
           	 	                            
91715      	,	.GenPrt_Req_Addr( Gen_Req_Addr )
           	 	                                
91716      	,	.GenPrt_Req_Be( Gen_Req_Be )
           	 	                            
91717      	,	.GenPrt_Req_BurstType( Gen_Req_BurstType )
           	 	                                          
91718      	,	.GenPrt_Req_Data( Gen_Req_Data )
           	 	                                
91719      	,	.GenPrt_Req_Last( Gen_Req_Last )
           	 	                                
91720      	,	.GenPrt_Req_Len1( Gen_Req_Len1 )
           	 	                                
91721      	,	.GenPrt_Req_Lock( Gen_Req_Lock )
           	 	                                
91722      	,	.GenPrt_Req_Opc( Gen_Req_Opc )
           	 	                              
91723      	,	.GenPrt_Req_Rdy( Gen_Req_Rdy )
           	 	                              
91724      	,	.GenPrt_Req_SeqId( Gen_Req_SeqId )
           	 	                                  
91725      	,	.GenPrt_Req_SeqUnOrdered( Gen_Req_SeqUnOrdered )
           	 	                                                
91726      	,	.GenPrt_Req_SeqUnique( Gen_Req_SeqUnique )
           	 	                                          
91727      	,	.GenPrt_Req_User( Gen_Req_User )
           	 	                                
91728      	,	.GenPrt_Req_Vld( Gen_Req_Vld )
           	 	                              
91729      	,	.GenPrt_Rsp_Data( Gen_Rsp_Data )
           	 	                                
91730      	,	.GenPrt_Rsp_Last( Gen_Rsp_Last )
           	 	                                
91731      	,	.GenPrt_Rsp_Opc( Gen_Rsp_Opc )
           	 	                              
91732      	,	.GenPrt_Rsp_Rdy( Gen_Rsp_Rdy )
           	 	                              
91733      	,	.GenPrt_Rsp_SeqId( Gen_Rsp_SeqId )
           	 	                                  
91734      	,	.GenPrt_Rsp_SeqUnOrdered( Gen_Rsp_SeqUnOrdered )
           	 	                                                
91735      	,	.GenPrt_Rsp_Status( Gen_Rsp_Status )
           	 	                                    
91736      	,	.GenPrt_Rsp_Vld( Gen_Rsp_Vld )
           	 	                              
91737      	,	.Sys_Clk( Sys_Clk )
           	 	                   
91738      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
91739      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
91740      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
91741      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
91742      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
91743      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
91744      	,	.Sys_Pwr_Idle( u_72_Idle )
           	 	                          
91745      	,	.Sys_Pwr_WakeUp( u_72_WakeUp )
           	 	                              
91746      	);
           	  
91747      	assign IdInfo_0_Id = Translation_0_Id;
           	                                      
91748      	assign IdInfo_1_Id = Req1_KeyId;
           	                                
91749      	rsnoc_z_H_R_U_A_Pc_I16 upc_0( .I( CxtUsed ) , .O( u_239 ) );
           	                                                            
91750      	always @( u_239 ) begin
           	                       
91751      		case ( u_239 )
           		              
91752      			5'b10000 : u_1c51 = 2'b11 ;
           			                           
91753      			5'b01111 : u_1c51 = 2'b11 ;
           			                           
91754      			5'b01110 : u_1c51 = 2'b11 ;
           			                           
91755      			5'b01101 : u_1c51 = 2'b11 ;
           			                           
91756      			5'b01100 : u_1c51 = 2'b10 ;
           			                           
91757      			5'b01011 : u_1c51 = 2'b10 ;
           			                           
91758      			5'b01010 : u_1c51 = 2'b10 ;
           			                           
91759      			5'b01001 : u_1c51 = 2'b10 ;
           			                           
91760      			5'b01000 : u_1c51 = 2'b01 ;
           			                           
91761      			5'b00111 : u_1c51 = 2'b01 ;
           			                           
91762      			5'b00110 : u_1c51 = 2'b01 ;
           			                           
91763      			5'b00101 : u_1c51 = 2'b01 ;
           			                           
91764      			5'b00100 : u_1c51 = 2'b0 ;
           			                          
91765      			5'b00011 : u_1c51 = 2'b0 ;
           			                          
91766      			5'b00010 : u_1c51 = 2'b0 ;
           			                          
91767      			5'b00001 : u_1c51 = 2'b0 ;
           			                          
91768      			5'b0     : u_1c51 = 2'b0 ;
           			                          
91769      			default  : u_1c51 = 2'b0 ;
           			                          
91770      		endcase
           		       
91771      	end
           	   
91772      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
91773      		if ( ! Sys_Clk_RstN )
           		                     
91774      			Load <= #1.0 ( 2'b0 );
           			                      
91775      		else	Load <= #1.0 ( u_1c51 ^ { 1'b0 , u_1c51 [1] } );
           		    	                                                
91776      	assign Sys_Pwr_Idle = Pwr_CxtAlloc_Idle & Pwr_Err_Idle & Pwr_FwdPostAlloc_Idle & Pwr_RdAlignerAlloc_Idle & Pwr_RspPipe_Idle & Pwr_Trn_Idle;
           	                                                                                                                                           
91777      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
91778      		if ( ! Sys_Clk_RstN )
           		                     
91779      			NoPendingTrans <= #1.0 ( 1'b1 );
           			                                
91780      		else	NoPendingTrans <= #1.0 ( Sys_Pwr_Idle );
           		    	                                        
91781      	assign RxInt_Rdy = RxIn_Rdy;
           	                            
91782      	assign Rx_Rdy = RxInt_Rdy;
           	                          
91783      	assign WakeUp_Rx = Rx_Vld;
           	                          
91784      	assign Sys_Pwr_WakeUp = WakeUp_Rx;
           	                                  
91785      	assign u_6124 = RxIn_Data [214:201];
           	                                    
91786      	assign Translation_0_Aperture = u_6124 [13:5];
           	                                              
91787      	assign TxBypData = TxIn_Data [145:0];
           	                                     
91788      	assign TxLcl_Data =
           	                   
91789      		{			{	TxIn_Data [215]
           		 			 	               
91790      			,	TxIn_Data [214:201]
           			 	                   
91791      			,	TxIn_Data [200:197]
           			 	                   
91792      			,	TxIn_Data [196:195]
           			 	                   
91793      			,	TxIn_Data [194:188]
           			 	                   
91794      			,	TxIn_Data [187:157]
           			 	                   
91795      			,	TxIn_Data [156:149]
           			 	                   
91796      			,	TxIn_Data [148:146]
           			 	                   
91797      			}
           			 
91798      		,
           		 
91799      		TxBypData
           		         
91800      		};
           		  
91801      	assign Tx_Data = { TxLcl_Data [215:146] , TxLcl_Data [145:0] };
           	                                                               
91802      	assign TxLcl_Head = TxIn_Head;
           	                              
91803      	assign Tx_Head = TxLcl_Head;
           	                            
91804      	assign TxLcl_Tail = TxIn_Tail;
           	                              
91805      	assign Tx_Tail = TxLcl_Tail;
           	                            
91806      	assign TxLcl_Vld = TxIn_Vld;
           	                            
91807      	assign Tx_Vld = TxLcl_Vld;
           	                          
91808      	assign WakeUp_Other = 1'b0;
           	                           
91809      	assign u_7447_Data_Datum6_Be = RxIn_Data [62];
           	                                              
91810      	assign Dbg_Rx_Data_Datum6_Be = u_7447_Data_Datum6_Be;
           	                                                     
91811      	assign u_7447_Data_Datum6_Byte = RxIn_Data [61:54];
           	                                                   
91812      	assign Dbg_Rx_Data_Datum6_Byte = u_7447_Data_Datum6_Byte;
           	                                                         
91813      	assign u_7447_Data_Datum9_Be = RxIn_Data [89];
           	                                              
91814      	assign Dbg_Rx_Data_Datum9_Be = u_7447_Data_Datum9_Be;
           	                                                     
91815      	assign u_7447_Data_Datum9_Byte = RxIn_Data [88:81];
           	                                                   
91816      	assign Dbg_Rx_Data_Datum9_Byte = u_7447_Data_Datum9_Byte;
           	                                                         
91817      	assign u_7447_Data_Datum15_Be = RxIn_Data [143];
           	                                                
91818      	assign Dbg_Rx_Data_Datum15_Be = u_7447_Data_Datum15_Be;
           	                                                       
91819      	assign u_7447_Data_Datum15_Byte = RxIn_Data [142:135];
           	                                                      
91820      	assign Dbg_Rx_Data_Datum15_Byte = u_7447_Data_Datum15_Byte;
           	                                                           
91821      	assign u_7447_Data_Err = RxIn_Data [144];
           	                                         
91822      	assign Dbg_Rx_Data_Err = u_7447_Data_Err;
           	                                         
91823      	assign u_7447_Data_Datum11_Be = RxIn_Data [107];
           	                                                
91824      	assign Dbg_Rx_Data_Datum11_Be = u_7447_Data_Datum11_Be;
           	                                                       
91825      	assign u_7447_Data_Datum11_Byte = RxIn_Data [106:99];
           	                                                     
91826      	assign Dbg_Rx_Data_Datum11_Byte = u_7447_Data_Datum11_Byte;
           	                                                           
91827      	assign u_7447_Data_Datum10_Be = RxIn_Data [98];
           	                                               
91828      	assign Dbg_Rx_Data_Datum10_Be = u_7447_Data_Datum10_Be;
           	                                                       
91829      	assign u_7447_Data_Datum10_Byte = RxIn_Data [97:90];
           	                                                    
91830      	assign Dbg_Rx_Data_Datum10_Byte = u_7447_Data_Datum10_Byte;
           	                                                           
91831      	assign u_7447_Data_Datum13_Be = RxIn_Data [125];
           	                                                
91832      	assign Dbg_Rx_Data_Datum13_Be = u_7447_Data_Datum13_Be;
           	                                                       
91833      	assign u_7447_Data_Datum13_Byte = RxIn_Data [124:117];
           	                                                      
91834      	assign Dbg_Rx_Data_Datum13_Byte = u_7447_Data_Datum13_Byte;
           	                                                           
91835      	assign u_7447_Data_Datum12_Be = RxIn_Data [116];
           	                                                
91836      	assign Dbg_Rx_Data_Datum12_Be = u_7447_Data_Datum12_Be;
           	                                                       
91837      	assign u_7447_Data_Datum12_Byte = RxIn_Data [115:108];
           	                                                      
91838      	assign Dbg_Rx_Data_Datum12_Byte = u_7447_Data_Datum12_Byte;
           	                                                           
91839      	assign u_7447_Data_Datum1_Be = RxIn_Data [17];
           	                                              
91840      	assign Dbg_Rx_Data_Datum1_Be = u_7447_Data_Datum1_Be;
           	                                                     
91841      	assign u_7447_Data_Datum1_Byte = RxIn_Data [16:9];
           	                                                  
91842      	assign Dbg_Rx_Data_Datum1_Byte = u_7447_Data_Datum1_Byte;
           	                                                         
91843      	assign u_7447_Data_Datum0_Be = RxIn_Data [8];
           	                                             
91844      	assign Dbg_Rx_Data_Datum0_Be = u_7447_Data_Datum0_Be;
           	                                                     
91845      	assign u_7447_Data_Datum0_Byte = RxIn_Data [7:0];
           	                                                 
91846      	assign Dbg_Rx_Data_Datum0_Byte = u_7447_Data_Datum0_Byte;
           	                                                         
91847      	assign u_7447_Data_Datum3_Be = RxIn_Data [35];
           	                                              
91848      	assign Dbg_Rx_Data_Datum3_Be = u_7447_Data_Datum3_Be;
           	                                                     
91849      	assign u_7447_Data_Datum3_Byte = RxIn_Data [34:27];
           	                                                   
91850      	assign Dbg_Rx_Data_Datum3_Byte = u_7447_Data_Datum3_Byte;
           	                                                         
91851      	assign u_7447_Data_Datum14_Be = RxIn_Data [134];
           	                                                
91852      	assign Dbg_Rx_Data_Datum14_Be = u_7447_Data_Datum14_Be;
           	                                                       
91853      	assign u_7447_Data_Datum14_Byte = RxIn_Data [133:126];
           	                                                      
91854      	assign Dbg_Rx_Data_Datum14_Byte = u_7447_Data_Datum14_Byte;
           	                                                           
91855      	assign u_7447_Data_Datum5_Be = RxIn_Data [53];
           	                                              
91856      	assign Dbg_Rx_Data_Datum5_Be = u_7447_Data_Datum5_Be;
           	                                                     
91857      	assign u_7447_Data_Datum5_Byte = RxIn_Data [52:45];
           	                                                   
91858      	assign Dbg_Rx_Data_Datum5_Byte = u_7447_Data_Datum5_Byte;
           	                                                         
91859      	assign u_7447_Data_Datum4_Be = RxIn_Data [44];
           	                                              
91860      	assign Dbg_Rx_Data_Datum4_Be = u_7447_Data_Datum4_Be;
           	                                                     
91861      	assign u_7447_Data_Datum4_Byte = RxIn_Data [43:36];
           	                                                   
91862      	assign Dbg_Rx_Data_Datum4_Byte = u_7447_Data_Datum4_Byte;
           	                                                         
91863      	assign u_7447_Data_Last = RxIn_Data [145];
           	                                          
91864      	assign Dbg_Rx_Data_Last = u_7447_Data_Last;
           	                                           
91865      	assign u_7447_Data_Datum2_Be = RxIn_Data [26];
           	                                              
91866      	assign Dbg_Rx_Data_Datum2_Be = u_7447_Data_Datum2_Be;
           	                                                     
91867      	assign u_7447_Data_Datum2_Byte = RxIn_Data [25:18];
           	                                                   
91868      	assign Dbg_Rx_Data_Datum2_Byte = u_7447_Data_Datum2_Byte;
           	                                                         
91869      	assign u_7447_Data_Datum7_Be = RxIn_Data [71];
           	                                              
91870      	assign Dbg_Rx_Data_Datum7_Be = u_7447_Data_Datum7_Be;
           	                                                     
91871      	assign u_7447_Data_Datum7_Byte = RxIn_Data [70:63];
           	                                                   
91872      	assign Dbg_Rx_Data_Datum7_Byte = u_7447_Data_Datum7_Byte;
           	                                                         
91873      	assign u_7447_Data_Datum8_Be = RxIn_Data [80];
           	                                              
91874      	assign Dbg_Rx_Data_Datum8_Be = u_7447_Data_Datum8_Be;
           	                                                     
91875      	assign u_7447_Data_Datum8_Byte = RxIn_Data [79:72];
           	                                                   
91876      	assign Dbg_Rx_Data_Datum8_Byte = u_7447_Data_Datum8_Byte;
           	                                                         
91877      	assign u_7447_Hdr_Status = RxIn_Data [196:195];
           	                                               
91878      	assign Dbg_Rx_Hdr_Status = u_7447_Hdr_Status;
           	                                             
91879      	assign u_7447_Hdr_Addr = RxIn_Data [187:157];
           	                                             
91880      	assign Dbg_Rx_Hdr_Addr = u_7447_Hdr_Addr;
           	                                         
91881      	assign u_7447_Hdr_Lock = RxIn_Data [215];
           	                                         
91882      	assign Dbg_Rx_Hdr_Lock = u_7447_Hdr_Lock;
           	                                         
91883      	assign u_7447_Hdr_Echo = RxIn_Data [148:146];
           	                                             
91884      	assign Dbg_Rx_Hdr_Echo = u_7447_Hdr_Echo;
           	                                         
91885      	assign u_7447_Hdr_Len1 = RxIn_Data [194:188];
           	                                             
91886      	assign Dbg_Rx_Hdr_Len1 = u_7447_Hdr_Len1;
           	                                         
91887      	assign u_7447_Hdr_User = RxIn_Data [156:149];
           	                                             
91888      	assign Dbg_Rx_Hdr_User = u_7447_Hdr_User;
           	                                         
91889      	assign u_7447_Hdr_Opc = RxIn_Data [200:197];
           	                                            
91890      	assign Dbg_Rx_Hdr_Opc = u_7447_Hdr_Opc;
           	                                       
91891      	assign u_7447_Hdr_RouteId = RxIn_Data [214:201];
           	                                                
91892      	assign Dbg_Rx_Hdr_RouteId = u_7447_Hdr_RouteId;
           	                                               
91893      	assign u_46ad_Data_Datum6_Be = TxIn_Data [62];
           	                                              
91894      	assign Dbg_Tx_Data_Datum6_Be = u_46ad_Data_Datum6_Be;
           	                                                     
91895      	assign u_46ad_Data_Datum6_Byte = TxIn_Data [61:54];
           	                                                   
91896      	assign Dbg_Tx_Data_Datum6_Byte = u_46ad_Data_Datum6_Byte;
           	                                                         
91897      	assign u_46ad_Data_Datum9_Be = TxIn_Data [89];
           	                                              
91898      	assign Dbg_Tx_Data_Datum9_Be = u_46ad_Data_Datum9_Be;
           	                                                     
91899      	assign u_46ad_Data_Datum9_Byte = TxIn_Data [88:81];
           	                                                   
91900      	assign Dbg_Tx_Data_Datum9_Byte = u_46ad_Data_Datum9_Byte;
           	                                                         
91901      	assign u_46ad_Data_Datum15_Be = TxIn_Data [143];
           	                                                
91902      	assign Dbg_Tx_Data_Datum15_Be = u_46ad_Data_Datum15_Be;
           	                                                       
91903      	assign u_46ad_Data_Datum15_Byte = TxIn_Data [142:135];
           	                                                      
91904      	assign Dbg_Tx_Data_Datum15_Byte = u_46ad_Data_Datum15_Byte;
           	                                                           
91905      	assign u_46ad_Data_Err = TxIn_Data [144];
           	                                         
91906      	assign Dbg_Tx_Data_Err = u_46ad_Data_Err;
           	                                         
91907      	assign u_46ad_Data_Datum11_Be = TxIn_Data [107];
           	                                                
91908      	assign Dbg_Tx_Data_Datum11_Be = u_46ad_Data_Datum11_Be;
           	                                                       
91909      	assign u_46ad_Data_Datum11_Byte = TxIn_Data [106:99];
           	                                                     
91910      	assign Dbg_Tx_Data_Datum11_Byte = u_46ad_Data_Datum11_Byte;
           	                                                           
91911      	assign u_46ad_Data_Datum10_Be = TxIn_Data [98];
           	                                               
91912      	assign Dbg_Tx_Data_Datum10_Be = u_46ad_Data_Datum10_Be;
           	                                                       
91913      	assign u_46ad_Data_Datum10_Byte = TxIn_Data [97:90];
           	                                                    
91914      	assign Dbg_Tx_Data_Datum10_Byte = u_46ad_Data_Datum10_Byte;
           	                                                           
91915      	assign u_46ad_Data_Datum13_Be = TxIn_Data [125];
           	                                                
91916      	assign Dbg_Tx_Data_Datum13_Be = u_46ad_Data_Datum13_Be;
           	                                                       
91917      	assign u_46ad_Data_Datum13_Byte = TxIn_Data [124:117];
           	                                                      
91918      	assign Dbg_Tx_Data_Datum13_Byte = u_46ad_Data_Datum13_Byte;
           	                                                           
91919      	assign u_46ad_Data_Datum12_Be = TxIn_Data [116];
           	                                                
91920      	assign Dbg_Tx_Data_Datum12_Be = u_46ad_Data_Datum12_Be;
           	                                                       
91921      	assign u_46ad_Data_Datum12_Byte = TxIn_Data [115:108];
           	                                                      
91922      	assign Dbg_Tx_Data_Datum12_Byte = u_46ad_Data_Datum12_Byte;
           	                                                           
91923      	assign u_46ad_Data_Datum1_Be = TxIn_Data [17];
           	                                              
91924      	assign Dbg_Tx_Data_Datum1_Be = u_46ad_Data_Datum1_Be;
           	                                                     
91925      	assign u_46ad_Data_Datum1_Byte = TxIn_Data [16:9];
           	                                                  
91926      	assign Dbg_Tx_Data_Datum1_Byte = u_46ad_Data_Datum1_Byte;
           	                                                         
91927      	assign u_46ad_Data_Datum0_Be = TxIn_Data [8];
           	                                             
91928      	assign Dbg_Tx_Data_Datum0_Be = u_46ad_Data_Datum0_Be;
           	                                                     
91929      	assign u_46ad_Data_Datum0_Byte = TxIn_Data [7:0];
           	                                                 
91930      	assign Dbg_Tx_Data_Datum0_Byte = u_46ad_Data_Datum0_Byte;
           	                                                         
91931      	assign u_46ad_Data_Datum3_Be = TxIn_Data [35];
           	                                              
91932      	assign Dbg_Tx_Data_Datum3_Be = u_46ad_Data_Datum3_Be;
           	                                                     
91933      	assign u_46ad_Data_Datum3_Byte = TxIn_Data [34:27];
           	                                                   
91934      	assign Dbg_Tx_Data_Datum3_Byte = u_46ad_Data_Datum3_Byte;
           	                                                         
91935      	assign u_46ad_Data_Datum14_Be = TxIn_Data [134];
           	                                                
91936      	assign Dbg_Tx_Data_Datum14_Be = u_46ad_Data_Datum14_Be;
           	                                                       
91937      	assign u_46ad_Data_Datum14_Byte = TxIn_Data [133:126];
           	                                                      
91938      	assign Dbg_Tx_Data_Datum14_Byte = u_46ad_Data_Datum14_Byte;
           	                                                           
91939      	assign u_46ad_Data_Datum5_Be = TxIn_Data [53];
           	                                              
91940      	assign Dbg_Tx_Data_Datum5_Be = u_46ad_Data_Datum5_Be;
           	                                                     
91941      	assign u_46ad_Data_Datum5_Byte = TxIn_Data [52:45];
           	                                                   
91942      	assign Dbg_Tx_Data_Datum5_Byte = u_46ad_Data_Datum5_Byte;
           	                                                         
91943      	assign u_46ad_Data_Datum4_Be = TxIn_Data [44];
           	                                              
91944      	assign Dbg_Tx_Data_Datum4_Be = u_46ad_Data_Datum4_Be;
           	                                                     
91945      	assign u_46ad_Data_Datum4_Byte = TxIn_Data [43:36];
           	                                                   
91946      	assign Dbg_Tx_Data_Datum4_Byte = u_46ad_Data_Datum4_Byte;
           	                                                         
91947      	assign u_46ad_Data_Last = TxIn_Data [145];
           	                                          
91948      	assign Dbg_Tx_Data_Last = u_46ad_Data_Last;
           	                                           
91949      	assign u_46ad_Data_Datum2_Be = TxIn_Data [26];
           	                                              
91950      	assign Dbg_Tx_Data_Datum2_Be = u_46ad_Data_Datum2_Be;
           	                                                     
91951      	assign u_46ad_Data_Datum2_Byte = TxIn_Data [25:18];
           	                                                   
91952      	assign Dbg_Tx_Data_Datum2_Byte = u_46ad_Data_Datum2_Byte;
           	                                                         
91953      	assign u_46ad_Data_Datum7_Be = TxIn_Data [71];
           	                                              
91954      	assign Dbg_Tx_Data_Datum7_Be = u_46ad_Data_Datum7_Be;
           	                                                     
91955      	assign u_46ad_Data_Datum7_Byte = TxIn_Data [70:63];
           	                                                   
91956      	assign Dbg_Tx_Data_Datum7_Byte = u_46ad_Data_Datum7_Byte;
           	                                                         
91957      	assign u_46ad_Data_Datum8_Be = TxIn_Data [80];
           	                                              
91958      	assign Dbg_Tx_Data_Datum8_Be = u_46ad_Data_Datum8_Be;
           	                                                     
91959      	assign u_46ad_Data_Datum8_Byte = TxIn_Data [79:72];
           	                                                   
91960      	assign Dbg_Tx_Data_Datum8_Byte = u_46ad_Data_Datum8_Byte;
           	                                                         
91961      	assign u_46ad_Hdr_Status = TxIn_Data [196:195];
           	                                               
91962      	assign Dbg_Tx_Hdr_Status = u_46ad_Hdr_Status;
           	                                             
91963      	assign u_46ad_Hdr_Addr = TxIn_Data [187:157];
           	                                             
91964      	assign Dbg_Tx_Hdr_Addr = u_46ad_Hdr_Addr;
           	                                         
91965      	assign u_46ad_Hdr_Lock = TxIn_Data [215];
           	                                         
91966      	assign Dbg_Tx_Hdr_Lock = u_46ad_Hdr_Lock;
           	                                         
91967      	assign u_46ad_Hdr_Echo = TxIn_Data [148:146];
           	                                             
91968      	assign Dbg_Tx_Hdr_Echo = u_46ad_Hdr_Echo;
           	                                         
91969      	assign u_46ad_Hdr_Len1 = TxIn_Data [194:188];
           	                                             
91970      	assign Dbg_Tx_Hdr_Len1 = u_46ad_Hdr_Len1;
           	                                         
91971      	assign u_46ad_Hdr_User = TxIn_Data [156:149];
           	                                             
91972      	assign Dbg_Tx_Hdr_User = u_46ad_Hdr_User;
           	                                         
91973      	assign u_46ad_Hdr_Opc = TxIn_Data [200:197];
           	                                            
91974      	assign Dbg_Tx_Hdr_Opc = u_46ad_Hdr_Opc;
           	                                       
91975      	assign u_46ad_Hdr_RouteId = TxIn_Data [214:201];
           	                                                
91976      	assign Dbg_Tx_Hdr_RouteId = u_46ad_Hdr_RouteId;
           	                                               
91977      	assign IllRsp = Rsp0_Vld & ~ ChainVld;
           	                                      
91978      	// synopsys translate_off
           	                         
91979      	// synthesis translate_off
           	                          
91980      	always @( posedge Sys_Clk )
           	                           
91981      		if ( Sys_Clk == 1'b1 )
           		                      
91982      			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( IllRsp ) !== 1'b0 ) begin
           			                                                              
91983      				dontStop = 0;
           				             
91984      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
91985      				if (!dontStop) begin
           				                    
91986      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - No context associated to the response." );
           					                                                                                                                                   
91987      					$stop;
           					      
91988      				end
           				   
91989      			end
           			   
91990      	// synthesis translate_on
           	                         
91991      	// synopsys translate_on
           	                        
91992      	endmodule
           	         
91993      
           
91994      
           
91995      
           
91996      // FlexNoC version    : 4.7.0
                                        
91997      // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
91998      // Exported Structure : /Specification.Architecture.Structure
                                                                        
91999      // ExportOption       : /verilog
                                           
92000      
           
92001      `timescale 1ps/1ps
                             
92002      module rsnoc_z_H_R_G_T2_Tt_Sp_2528558c (
                                                   
92003      	IdInfo_0_AddrBase
           	                 
92004      ,	IdInfo_0_AddrMask
            	                 
92005      ,	IdInfo_0_Debug
            	              
92006      ,	IdInfo_0_Id
            	           
92007      ,	IdInfo_1_AddrBase
            	                 
92008      ,	IdInfo_1_AddrMask
            	                 
92009      ,	IdInfo_1_Debug
            	              
92010      ,	IdInfo_1_Id
            	           
92011      ,	Translation_0_Aperture
            	                      
92012      ,	Translation_0_Id
            	                
92013      ,	Translation_0_PathFound
            	                       
92014      ,	Translation_0_SubFound
            	                      
92015      );
             
92016      	output [29:0] IdInfo_0_AddrBase       ;
           	                                       
92017      	output [29:0] IdInfo_0_AddrMask       ;
           	                                       
92018      	output        IdInfo_0_Debug          ;
           	                                       
92019      	input         IdInfo_0_Id             ;
           	                                       
92020      	output [29:0] IdInfo_1_AddrBase       ;
           	                                       
92021      	output [29:0] IdInfo_1_AddrMask       ;
           	                                       
92022      	output        IdInfo_1_Debug          ;
           	                                       
92023      	input         IdInfo_1_Id             ;
           	                                       
92024      	input  [8:0]  Translation_0_Aperture  ;
           	                                       
92025      	output        Translation_0_Id        ;
           	                                       
92026      	output        Translation_0_PathFound ;
           	                                       
92027      	output        Translation_0_SubFound  ;
           	                                       
92028      	wire [8:0] u_28b6                    ;
           	                                      
92029      	wire       u_f3ab                    ;
           	                                      
92030      	wire       u_fbdb                    ;
           	                                      
92031      	reg        Translation_0_Id          ;
           	                                      
92032      	wire [1:0] uTranslation_0_Id_caseSel ;
           	                                      
92033      	assign IdInfo_0_AddrBase = IdInfo_0_Id ? 30'b000000000000000000000000000000 : 30'b000000000000000000000000000000;
           	                                       <font color = "red">-1-</font>  
           	                                       <font color = "green">==></font>  
           	                                       <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
91225      	always @( uRsp_Status_caseSel ) begin
           	<font color = "green">-1-</font>                                     
91226      		case ( uRsp_Status_caseSel )
           <font color = "green">		==></font>
91227      			5'b00001 : Rsp_Status = 2'b10 ;
           			<font color = "red">-2-</font>                               
91228      			5'b00010 : Rsp_Status = 2'b01 ;
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
91248      	,	.Rx_Last( RxPkt_Last )
           	<font color = "red">-1-</font> 	                      
91249      	,	.Rx_Opc( RxPkt_Opc )
           <font color = "red">	==></font>
91250      	,	.Rx_Pld( RxPkt_Pld )
           <font color = "red">	==></font>
91251      	,	.Rx_Rdy( RxPkt_Rdy )
           <font color = "red">	==></font>
91252      	,	.Rx_Status( RxPkt_Status )
           <font color = "red">	==></font>
91253      	,	.Rx_Vld( RxPkt_Vld )
           <font color = "red">	==></font>
91254      	,	.Sys_Clk( Sys_Clk )
           <font color = "red">	==></font>
91255      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           <font color = "red">	==></font>
91256      	,	.Sys_Clk_En( Sys_Clk_En )
           <font color = "red">	==></font>
91257      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           <font color = "red">	==></font>
91258      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           <font color = "red">	==></font>
91259      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           <font color = "red">	==></font>
91260      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           <font color = "red">	==></font>
91261      	,	.Sys_Pwr_Idle( )
           <font color = "red">	==></font>
91262      	,	.Sys_Pwr_WakeUp( )
           <font color = "green">	==></font>
91263      	,	.Tx_Data( TxPkt_Data )
           <font color = "red">	==></font>
91264      	,	.Tx_Head( TxPkt_Head )
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>14'b00000000000001 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00000000000010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00000000000100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00000000001000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00000000010000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00000000100000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00000001000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00000010000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00000100000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00001000000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00010000000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00100000000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b01000000000000 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>14'b10000000000000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00000000000000 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
91286      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	<font color = "red">-1-</font> 	                         
91287      	,	.Sys_Pwr_Idle( Pwr_CxtAlloc_Idle )
           <font color = "red">	==></font>
91288      	,	.Sys_Pwr_WakeUp( Pwr_CxtAlloc_WakeUp )
           <font color = "red">	==></font>
91289      	);
           <font color = "red">	==></font>
91290      	assign Req1_AddMdL = Req1_AddNttp [30:8];
           <font color = "red">	==></font>
91291      	assign u_324d = Pld_Data [143:0];
           <font color = "red">	==></font>
91292      	assign u_2393 = u_324d;
           <font color = "red">	==></font>
91293      	assign u_e423 = u_2393 [142:139];
           <font color = "red">	==></font>
91294      	assign u_b175 = u_e423;
           <font color = "red">	==></font>
91295      	assign ReqPreStrm = Req1_Pre & u_b175 == 4'b1101;
           <font color = "red">	==></font>
91296      	assign ReqHeadXfer = ReqHead & NextTrn;
           <font color = "red">	==></font>
91297      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           <font color = "red">	==></font>
91298      		if ( ! Sys_Clk_RstN )
           <font color = "red">		==></font>
91299      			Req1_Strm <= #1.0 ( 1'b0 );
           <font color = "red">			==></font>
91300      		else if ( ReqHeadXfer )
           <font color = "green">		==></font>
91301      			Req1_Strm <= #1.0 ( ReqPreStrm );
           <font color = "red">			==></font>
91302      	rsnoc_z_H_R_G_T2_O_U_df6a4b35 Io(
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>14'b00000000000001 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00000000000010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00000000000100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00000000001000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00000000010000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00000000100000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00000001000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00000010000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00000100000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00001000000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00010000000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00100000000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b01000000000000 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>14'b10000000000000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00000000000000 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
91306      	,	.Cxt_11( Cxt_11 )
           	<font color = "green">-1-</font> 	                 
91307      	,	.Cxt_12( Cxt_12 )
           <font color = "green">	==></font>
91308      	,	.Cxt_13( Cxt_13 )
           	<font color = "red">-2-</font> 	                 
91309      	,	.Cxt_14( Cxt_14 )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
91328      	,	.ReqRdy( TrnRdy )
           	<font color = "red">-1-</font> 	                 
91329      	,	.ReqVld( ReqHead & TrnVld & ~ Req1_Urg )
           <font color = "red">	==></font>
91330      	,	.Sys_Clk( Sys_Clk )
           <font color = "red">	==></font>
91331      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           <font color = "red">	==></font>
91332      	,	.Sys_Clk_En( Sys_Clk_En )
           <font color = "red">	==></font>
91333      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           <font color = "red">	==></font>
91334      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           <font color = "red">	==></font>
91335      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           <font color = "red">	==></font>
91336      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           <font color = "red">	==></font>
91337      	,	.Sys_Pwr_Idle( )
           <font color = "red">	==></font>
91338      	,	.Sys_Pwr_WakeUp( )
           <font color = "red">	==></font>
91339      	);
           <font color = "red">	==></font>
91340      	rsnoc_z_H_R_U_C_C_Ca_27a5125f Iraa(
           <font color = "red">	==></font>
91341      		.GetConn( RspRdAlignId )
           <font color = "red">		==></font>
91342      	,	.GetId( Rsp_ConnId )
           <font color = "green">	==></font>
91343      	,	.GetVld( )
           <font color = "red">	==></font>
91344      	,	.NewConn( )
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>14'b00000000000001 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00000000000010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00000000000100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00000000001000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00000000010000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00000000100000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00000001000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00000010000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00000100000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00001000000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00010000000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00100000000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b01000000000000 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>14'b10000000000000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00000000000000 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
91365      		if ( ! Sys_Clk_RstN )
           		<font color = "red">-1-</font>                     
91366      			ReqHead <= #1.0 ( 1'b1 );
           <font color = "red">			==></font>
91367      		else if ( NextTrn )
           <font color = "red">		==></font>
91368      			ReqHead <= #1.0 ( Pld_Last );
           <font color = "red">			==></font>
91369      	rsnoc_z_H_R_G_T2_T_U_ddbfd77c It(
           <font color = "red">	==></font>
91370      		.AddrBase( IdInfo_0_AddrBase )
           <font color = "red">		==></font>
91371      	,	.Cmd_Echo( Req1_Echo )
           <font color = "red">	==></font>
91372      	,	.Cmd_KeyId( Req1_KeyId )
           <font color = "red">	==></font>
91373      	,	.Cmd_Len1( Req1_Len1 )
           <font color = "red">	==></font>
91374      	,	.Cmd_Lock( Req1_Lock )
           <font color = "red">	==></font>
91375      	,	.Cmd_OpcT( Req1_OpcT )
           <font color = "red">	==></font>
91376      	,	.Cmd_RawAddr( Req1_RawAddr )
           <font color = "red">	==></font>
91377      	,	.Cmd_RouteId( Req1_RouteId )
           <font color = "red">	==></font>
91378      	,	.Cmd_Status( Req1_Status )
           <font color = "red">	==></font>
91379      	,	.Cmd_User( Req1_User )
           <font color = "green">	==></font>
91380      	,	.HitId( Translation_0_Id )
           <font color = "red">	==></font>
91381      	,	.Pld_Data( Pld_Data )
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>14'b00000000000001 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00000000000010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00000000000100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00000000001000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00000000010000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00000000100000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00000001000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00000010000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00000100000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00001000000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00010000000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00100000000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b01000000000000 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>14'b10000000000000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00000000000000 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
91402      	assign u_a337 = Req1_Len1 [6:4];
           	<font color = "red">-1-</font>                                
91403      	assign WrapGn = ( WrapTrRd | WrapTrWr ) & ~ ( u_a337 == 3'b0 );
           <font color = "red">	==></font>
91404      	assign ADo = Req1_RawAddr & 32'b11111111111111111111111111110000;
           <font color = "red">	==></font>
91405      	assign AUp = Req1_RawAddr & ~ { 25'b0 , Req1_Len1 } | ADo + 32'b00000000000000000000000000010000 & { 25'b0 , Req1_Len1 };
           <font color = "red">	==></font>
91406      	assign u_6147 = Req1_RawAddr [3:0];
           <font color = "red">	==></font>
91407      	assign u_31b = u_6147 == 4'b0;
           <font color = "red">	==></font>
91408      	assign u_7885 = u_31b ? ADo : AUp;
           <font color = "red">	==></font>
91409      	assign u_e72b = Req1_RawAddr & ~ { 28'b0 , Req1_Len1 [3:0] & { 4 { ( WrapTrRd | WrapTrWr ) }  } };
           <font color = "red">	==></font>
91410      	assign PipeIn_Addr = Req1_Addr;
           <font color = "red">	==></font>
91411      	assign u_cb9b_0 = PipeIn_Addr;
           <font color = "red">	==></font>
91412      	assign Req1_BurstType = WrapGn ? 1'b1 : 1'b0;
           <font color = "red">	==></font>
91413      	assign PipeIn_BurstType = Req1_BurstType;
           <font color = "red">	==></font>
91414      	assign u_cb9b_1 = PipeIn_BurstType;
           <font color = "red">	==></font>
91415      	assign PipeIn_OfsAddr = Req1_RawAddr [3:2];
           <font color = "red">	==></font>
91416      	assign u_cb9b_10 = PipeIn_OfsAddr;
           <font color = "green">	==></font>
91417      	assign u_cb9b_11 = PipeIn_Opc;
           <font color = "red">	==></font>
91418      	assign PipeIn_SeqId = Req1_SeqId;
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>14'b00000000000001 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00000000000010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00000000000100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00000000001000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00000000010000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00000000100000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00000001000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00000010000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00000100000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00001000000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00010000000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00100000000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b01000000000000 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>14'b10000000000000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00000000000000 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
91439      	assign ReqVld = TrnVld & ~ TrnGate;
           	<font color = "red">-1-</font>                                   
91440      	assign PipeOut_Urg = u_d4d9_17;
           <font color = "red">	==></font>
91441      	assign PipeOut_Head = u_d4d9_6;
           <font color = "red">	==></font>
91442      	assign PipeOutHead = PipeOut_Head;
           <font color = "red">	==></font>
91443      	assign PipeOutRdy = PostRdy | PipeOut_Urg & PipeOutHead;
           <font color = "red">	==></font>
91444      	assign uReq1_Addr_caseSel = { WrapTrWr & WrapGn , WrapTrRd & WrapGn } ;
           <font color = "red">	==></font>
91445      	always @( ADo or uReq1_Addr_caseSel or u_7885 or u_e72b ) begin
           <font color = "red">	==></font>
91446      		case ( uReq1_Addr_caseSel )
           <font color = "red">		==></font>
91447      			2'b01   : Req1_Addr = ADo ;
           <font color = "red">			==></font>
91448      			2'b10   : Req1_Addr = u_7885 ;
           <font color = "red">			==></font>
91449      			2'b0    : Req1_Addr = u_e72b ;
           <font color = "red">			==></font>
91450      			default : Req1_Addr = 32'b0 ;
           <font color = "red">			==></font>
91451      		endcase
           <font color = "red">		==></font>
91452      	end
           <font color = "red">	==></font>
91453      	assign uReq1_Opc_caseSel =
           <font color = "green">	==></font>
91454      		{		Req1_OpcT == 4'b1000
           <font color = "red">		==></font>
91455      			,	Req1_OpcT == 4'b0110
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>14'b00000000000001 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00000000000010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00000000000100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00000000001000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00000000010000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00000000100000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00000001000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00000010000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00000100000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00001000000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00010000000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00100000000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b01000000000000 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>14'b10000000000000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00000000000000 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
91490      	,	.Rx_15( 1'b0 )
           	<font color = "green">-1-</font> 	              
91491      	,	.Rx_17( u_cb9b_17 )
           <font color = "green">	==></font>
91492      	,	.Rx_19( u_cb9b_19 )
           	<font color = "red">-2-</font> 	                   
91493      	,	.Rx_2( u_cb9b_2 )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
91508      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	<font color = "green">-1-</font> 	                         
91509      	,	.Sys_Pwr_Idle( Pwr_FwdPostAlloc_Idle )
           <font color = "green">	==></font>
91510      	,	.Sys_Pwr_WakeUp( Pwr_FwdPostAlloc_WakeUp )
           	<font color = "red">-2-</font> 	                                          
91511      	,	.Tx_0( u_d4d9_0 )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
91514      	,	.Tx_11( u_d4d9_11 )
           	<font color = "green">-1-</font> 	                   
91515      	,	.Tx_13( u_d4d9_13 )
           <font color = "green">	==></font>
91516      	,	.Tx_14( u_d4d9_14 )
           <font color = "green">	==></font>
91517      	,	.Tx_15( u_d4d9_15 )
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1'b0 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
91521      	,	.Tx_20( u_d4d9_20 )
           	<font color = "green">-1-</font> 	                   
91522      	,	.Tx_4( u_d4d9_4 )
           <font color = "green">	==></font>
91523      	,	.Tx_6( u_d4d9_6 )
           	<font color = "red">-2-</font> 	                 
91524      	,	.Tx_7( u_d4d9_7 )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
91526      	,	.Tx_9( u_d4d9_9 )
           	<font color = "green">-1-</font> 	                 
91527      	,	.TxRdy( PipeOutRdy )
           <font color = "green">	==></font>
91528      	,	.TxVld( PipeOutVld )
           	<font color = "red">-2-</font> 	                    
91529      	);
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
91542      	assign PipeOut_Opc = u_d4d9_11;
           	<font color = "green">-1-</font>                               
91543      	assign RxGenHdr_Opc = PipeOut_Opc;
           <font color = "green">	==></font>
91544      	assign PipeOut_SeqId = u_d4d9_13;
           	<font color = "red">-2-</font>                                 
91545      	assign RxGenHdr_SeqId = PipeOut_SeqId;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
91550      	assign PipeOut_User = u_d4d9_19;
           	<font color = "green">-1-</font>                                
91551      	assign RxGenHdr_User = PipeOut_User;
           <font color = "green">	==></font>
91552      	assign PipeOut_Last = u_d4d9_7;
           	<font color = "red">-2-</font>                               
91553      	assign PostVld = PipeOutVld & ~ ( PipeOut_Urg & PipeOutHead );
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
91557      	,	.Len1( PipeOut_Len1 [3:2] )
           	<font color = "green">-1-</font> 	                           
91558      	,	.Purge( )
           <font color = "green">	==></font>
91559      	,	.RxData( PipeOut_Data [143:0] )
           	<font color = "red">-2-</font> 	                               
91560      	,		.RxHdr(
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
91563      			,
           			<font color = "green">-1-</font> 
91564      			RxGenHdr_BurstType
           <font color = "green">			==></font>
91565      			,
           			<font color = "red">-2-</font> 
91566      			RxGenHdr_Fail
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
91570      			RxGenHdr_Lock
           			<font color = "green">-1-</font>             
91571      			,
           <font color = "green">			==></font>
91572      			RxGenHdr_Opc
           			<font color = "red">-2-</font>            
91573      			,
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_145656">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_G_G2_S_U_4d650410">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
