
ubuntu-preinstalled/info:     file format elf32-littlearm


Disassembly of section .init:

00002fcc <.init>:
    2fcc:	push	{r3, lr}
    2fd0:	bl	4e44 <pclose@plt+0x1834>
    2fd4:	pop	{r3, pc}

Disassembly of section .plt:

00002fd8 <calloc@plt-0x14>:
    2fd8:	push	{lr}		; (str lr, [sp, #-4]!)
    2fdc:	ldr	lr, [pc, #4]	; 2fe8 <calloc@plt-0x4>
    2fe0:	add	lr, pc, lr
    2fe4:	ldr	pc, [lr, #8]!
    2fe8:	andeq	r8, r3, r4, lsl #25

00002fec <calloc@plt>:
    2fec:	add	ip, pc, #0, 12
    2ff0:	add	ip, ip, #56, 20	; 0x38000
    2ff4:	ldr	pc, [ip, #3204]!	; 0xc84

00002ff8 <wctype@plt>:
    2ff8:	add	ip, pc, #0, 12
    2ffc:	add	ip, ip, #56, 20	; 0x38000
    3000:	ldr	pc, [ip, #3196]!	; 0xc7c

00003004 <strstr@plt>:
    3004:	add	ip, pc, #0, 12
    3008:	add	ip, ip, #56, 20	; 0x38000
    300c:	ldr	pc, [ip, #3188]!	; 0xc74

00003010 <raise@plt>:
    3010:	add	ip, pc, #0, 12
    3014:	add	ip, ip, #56, 20	; 0x38000
    3018:	ldr	pc, [ip, #3180]!	; 0xc6c

0000301c <wcrtomb@plt>:
    301c:	add	ip, pc, #0, 12
    3020:	add	ip, ip, #56, 20	; 0x38000
    3024:	ldr	pc, [ip, #3172]!	; 0xc64

00003028 <getpwnam@plt>:
    3028:	add	ip, pc, #0, 12
    302c:	add	ip, ip, #56, 20	; 0x38000
    3030:	ldr	pc, [ip, #3164]!	; 0xc5c

00003034 <tputs@plt>:
    3034:			; <UNDEFINED> instruction: 0xe7fd4778
    3038:	add	ip, pc, #0, 12
    303c:	add	ip, ip, #56, 20	; 0x38000
    3040:	ldr	pc, [ip, #3152]!	; 0xc50

00003044 <iconv_close@plt>:
    3044:			; <UNDEFINED> instruction: 0xe7fd4778
    3048:	add	ip, pc, #0, 12
    304c:	add	ip, ip, #56, 20	; 0x38000
    3050:	ldr	pc, [ip, #3140]!	; 0xc44

00003054 <iswctype@plt>:
    3054:	add	ip, pc, #0, 12
    3058:	add	ip, ip, #56, 20	; 0x38000
    305c:	ldr	pc, [ip, #3132]!	; 0xc3c

00003060 <setbuf@plt>:
    3060:	add	ip, pc, #0, 12
    3064:	add	ip, ip, #56, 20	; 0x38000
    3068:	ldr	pc, [ip, #3124]!	; 0xc34

0000306c <iconv@plt>:
    306c:	add	ip, pc, #0, 12
    3070:	add	ip, ip, #56, 20	; 0x38000
    3074:	ldr	pc, [ip, #3116]!	; 0xc2c

00003078 <strcasestr@plt>:
    3078:	add	ip, pc, #0, 12
    307c:	add	ip, ip, #56, 20	; 0x38000
    3080:	ldr	pc, [ip, #3108]!	; 0xc24

00003084 <strcmp@plt>:
    3084:	add	ip, pc, #0, 12
    3088:	add	ip, ip, #56, 20	; 0x38000
    308c:	ldr	pc, [ip, #3100]!	; 0xc1c

00003090 <__cxa_finalize@plt>:
    3090:	add	ip, pc, #0, 12
    3094:	add	ip, ip, #56, 20	; 0x38000
    3098:	ldr	pc, [ip, #3092]!	; 0xc14

0000309c <strtol@plt>:
    309c:	add	ip, pc, #0, 12
    30a0:	add	ip, ip, #56, 20	; 0x38000
    30a4:	ldr	pc, [ip, #3084]!	; 0xc0c

000030a8 <getpwuid@plt>:
    30a8:	add	ip, pc, #0, 12
    30ac:	add	ip, ip, #56, 20	; 0x38000
    30b0:	ldr	pc, [ip, #3076]!	; 0xc04

000030b4 <strcspn@plt>:
    30b4:	add	ip, pc, #0, 12
    30b8:	add	ip, ip, #56, 20	; 0x38000
    30bc:	ldr	pc, [ip, #3068]!	; 0xbfc

000030c0 <fopen@plt>:
    30c0:	add	ip, pc, #0, 12
    30c4:	add	ip, ip, #56, 20	; 0x38000
    30c8:	ldr	pc, [ip, #3060]!	; 0xbf4

000030cc <read@plt>:
    30cc:	add	ip, pc, #0, 12
    30d0:	add	ip, ip, #56, 20	; 0x38000
    30d4:	ldr	pc, [ip, #3052]!	; 0xbec

000030d8 <__read_chk@plt>:
    30d8:	add	ip, pc, #0, 12
    30dc:	add	ip, ip, #56, 20	; 0x38000
    30e0:	ldr	pc, [ip, #3044]!	; 0xbe4

000030e4 <fflush@plt>:
    30e4:			; <UNDEFINED> instruction: 0xe7fd4778
    30e8:	add	ip, pc, #0, 12
    30ec:	add	ip, ip, #56, 20	; 0x38000
    30f0:	ldr	pc, [ip, #3032]!	; 0xbd8

000030f4 <wcwidth@plt>:
    30f4:	add	ip, pc, #0, 12
    30f8:	add	ip, ip, #56, 20	; 0x38000
    30fc:	ldr	pc, [ip, #3024]!	; 0xbd0

00003100 <getuid@plt>:
    3100:	add	ip, pc, #0, 12
    3104:	add	ip, ip, #56, 20	; 0x38000
    3108:	ldr	pc, [ip, #3016]!	; 0xbc8

0000310c <sigprocmask@plt>:
    310c:	add	ip, pc, #0, 12
    3110:	add	ip, ip, #56, 20	; 0x38000
    3114:	ldr	pc, [ip, #3008]!	; 0xbc0

00003118 <memmove@plt>:
    3118:	add	ip, pc, #0, 12
    311c:	add	ip, ip, #56, 20	; 0x38000
    3120:	ldr	pc, [ip, #3000]!	; 0xbb8

00003124 <free@plt>:
    3124:			; <UNDEFINED> instruction: 0xe7fd4778
    3128:	add	ip, pc, #0, 12
    312c:	add	ip, ip, #56, 20	; 0x38000
    3130:	ldr	pc, [ip, #2988]!	; 0xbac

00003134 <__vsnprintf_chk@plt>:
    3134:	add	ip, pc, #0, 12
    3138:	add	ip, ip, #56, 20	; 0x38000
    313c:	ldr	pc, [ip, #2980]!	; 0xba4

00003140 <memcpy@plt>:
    3140:			; <UNDEFINED> instruction: 0xe7fd4778
    3144:	add	ip, pc, #0, 12
    3148:	add	ip, ip, #56, 20	; 0x38000
    314c:	ldr	pc, [ip, #2968]!	; 0xb98

00003150 <towlower@plt>:
    3150:	add	ip, pc, #0, 12
    3154:	add	ip, ip, #56, 20	; 0x38000
    3158:	ldr	pc, [ip, #2960]!	; 0xb90

0000315c <mbsinit@plt>:
    315c:	add	ip, pc, #0, 12
    3160:	add	ip, ip, #56, 20	; 0x38000
    3164:	ldr	pc, [ip, #2952]!	; 0xb88

00003168 <signal@plt>:
    3168:			; <UNDEFINED> instruction: 0xe7fd4778
    316c:	add	ip, pc, #0, 12
    3170:	add	ip, ip, #56, 20	; 0x38000
    3174:	ldr	pc, [ip, #2940]!	; 0xb7c

00003178 <tgoto@plt>:
    3178:	add	ip, pc, #0, 12
    317c:	add	ip, ip, #56, 20	; 0x38000
    3180:	ldr	pc, [ip, #2932]!	; 0xb74

00003184 <memcmp@plt>:
    3184:	add	ip, pc, #0, 12
    3188:	add	ip, ip, #56, 20	; 0x38000
    318c:	ldr	pc, [ip, #2924]!	; 0xb6c

00003190 <select@plt>:
    3190:	add	ip, pc, #0, 12
    3194:	add	ip, ip, #56, 20	; 0x38000
    3198:	ldr	pc, [ip, #2916]!	; 0xb64

0000319c <sleep@plt>:
    319c:	add	ip, pc, #0, 12
    31a0:	add	ip, ip, #56, 20	; 0x38000
    31a4:	ldr	pc, [ip, #2908]!	; 0xb5c

000031a8 <stpcpy@plt>:
    31a8:	add	ip, pc, #0, 12
    31ac:	add	ip, ip, #56, 20	; 0x38000
    31b0:	ldr	pc, [ip, #2900]!	; 0xb54

000031b4 <dcgettext@plt>:
    31b4:			; <UNDEFINED> instruction: 0xe7fd4778
    31b8:	add	ip, pc, #0, 12
    31bc:	add	ip, ip, #56, 20	; 0x38000
    31c0:	ldr	pc, [ip, #2888]!	; 0xb48

000031c4 <__stack_chk_fail@plt>:
    31c4:	add	ip, pc, #0, 12
    31c8:	add	ip, ip, #56, 20	; 0x38000
    31cc:	ldr	pc, [ip, #2880]!	; 0xb40

000031d0 <dup2@plt>:
    31d0:	add	ip, pc, #0, 12
    31d4:	add	ip, ip, #56, 20	; 0x38000
    31d8:	ldr	pc, [ip, #2872]!	; 0xb38

000031dc <realloc@plt>:
    31dc:	add	ip, pc, #0, 12
    31e0:	add	ip, ip, #56, 20	; 0x38000
    31e4:	ldr	pc, [ip, #2864]!	; 0xb30

000031e8 <__fdelt_chk@plt>:
    31e8:	add	ip, pc, #0, 12
    31ec:	add	ip, ip, #56, 20	; 0x38000
    31f0:	ldr	pc, [ip, #2856]!	; 0xb28

000031f4 <wait@plt>:
    31f4:	add	ip, pc, #0, 12
    31f8:	add	ip, ip, #56, 20	; 0x38000
    31fc:	ldr	pc, [ip, #2848]!	; 0xb20

00003200 <textdomain@plt>:
    3200:	add	ip, pc, #0, 12
    3204:	add	ip, ip, #56, 20	; 0x38000
    3208:	ldr	pc, [ip, #2840]!	; 0xb18

0000320c <iswcntrl@plt>:
    320c:	add	ip, pc, #0, 12
    3210:	add	ip, ip, #56, 20	; 0x38000
    3214:	ldr	pc, [ip, #2832]!	; 0xb10

00003218 <strcasecmp@plt>:
    3218:	add	ip, pc, #0, 12
    321c:	add	ip, ip, #56, 20	; 0x38000
    3220:	ldr	pc, [ip, #2824]!	; 0xb08

00003224 <iswprint@plt>:
    3224:	add	ip, pc, #0, 12
    3228:	add	ip, ip, #56, 20	; 0x38000
    322c:	ldr	pc, [ip, #2816]!	; 0xb00

00003230 <__xstat@plt>:
    3230:	add	ip, pc, #0, 12
    3234:	add	ip, ip, #56, 20	; 0x38000
    3238:	ldr	pc, [ip, #2808]!	; 0xaf8

0000323c <sigaction@plt>:
    323c:			; <UNDEFINED> instruction: 0xe7fd4778
    3240:	add	ip, pc, #0, 12
    3244:	add	ip, ip, #56, 20	; 0x38000
    3248:	ldr	pc, [ip, #2796]!	; 0xaec

0000324c <__memcpy_chk@plt>:
    324c:	add	ip, pc, #0, 12
    3250:	add	ip, ip, #56, 20	; 0x38000
    3254:	ldr	pc, [ip, #2788]!	; 0xae4

00003258 <fwrite@plt>:
    3258:			; <UNDEFINED> instruction: 0xe7fd4778
    325c:	add	ip, pc, #0, 12
    3260:	add	ip, ip, #56, 20	; 0x38000
    3264:	ldr	pc, [ip, #2776]!	; 0xad8

00003268 <strcat@plt>:
    3268:	add	ip, pc, #0, 12
    326c:	add	ip, ip, #56, 20	; 0x38000
    3270:	ldr	pc, [ip, #2768]!	; 0xad0

00003274 <ioctl@plt>:
    3274:	add	ip, pc, #0, 12
    3278:	add	ip, ip, #56, 20	; 0x38000
    327c:	ldr	pc, [ip, #2760]!	; 0xac8

00003280 <__stpcpy_chk@plt>:
    3280:	add	ip, pc, #0, 12
    3284:	add	ip, ip, #56, 20	; 0x38000
    3288:	ldr	pc, [ip, #2752]!	; 0xac0

0000328c <__ctype_get_mb_cur_max@plt>:
    328c:	add	ip, pc, #0, 12
    3290:	add	ip, ip, #56, 20	; 0x38000
    3294:	ldr	pc, [ip, #2744]!	; 0xab8

00003298 <tcsetattr@plt>:
    3298:	add	ip, pc, #0, 12
    329c:	add	ip, ip, #56, 20	; 0x38000
    32a0:	ldr	pc, [ip, #2736]!	; 0xab0

000032a4 <strcpy@plt>:
    32a4:	add	ip, pc, #0, 12
    32a8:	add	ip, ip, #56, 20	; 0x38000
    32ac:	ldr	pc, [ip, #2728]!	; 0xaa8

000032b0 <__strcpy_chk@plt>:
    32b0:	add	ip, pc, #0, 12
    32b4:	add	ip, ip, #56, 20	; 0x38000
    32b8:	ldr	pc, [ip, #2720]!	; 0xaa0

000032bc <mbrtowc@plt>:
    32bc:	add	ip, pc, #0, 12
    32c0:	add	ip, ip, #56, 20	; 0x38000
    32c4:	ldr	pc, [ip, #2712]!	; 0xa98

000032c8 <error@plt>:
    32c8:	add	ip, pc, #0, 12
    32cc:	add	ip, ip, #56, 20	; 0x38000
    32d0:	ldr	pc, [ip, #2704]!	; 0xa90

000032d4 <tcflow@plt>:
    32d4:	add	ip, pc, #0, 12
    32d8:	add	ip, ip, #56, 20	; 0x38000
    32dc:	ldr	pc, [ip, #2696]!	; 0xa88

000032e0 <__asprintf_chk@plt>:
    32e0:	add	ip, pc, #0, 12
    32e4:	add	ip, ip, #56, 20	; 0x38000
    32e8:	ldr	pc, [ip, #2688]!	; 0xa80

000032ec <getenv@plt>:
    32ec:	add	ip, pc, #0, 12
    32f0:	add	ip, ip, #56, 20	; 0x38000
    32f4:	ldr	pc, [ip, #2680]!	; 0xa78

000032f8 <puts@plt>:
    32f8:	add	ip, pc, #0, 12
    32fc:	add	ip, ip, #56, 20	; 0x38000
    3300:	ldr	pc, [ip, #2672]!	; 0xa70

00003304 <malloc@plt>:
    3304:	add	ip, pc, #0, 12
    3308:	add	ip, ip, #56, 20	; 0x38000
    330c:	ldr	pc, [ip, #2664]!	; 0xa68

00003310 <iconv_open@plt>:
    3310:	add	ip, pc, #0, 12
    3314:	add	ip, ip, #56, 20	; 0x38000
    3318:	ldr	pc, [ip, #2656]!	; 0xa60

0000331c <sigaddset@plt>:
    331c:	add	ip, pc, #0, 12
    3320:	add	ip, ip, #56, 20	; 0x38000
    3324:	ldr	pc, [ip, #2648]!	; 0xa58

00003328 <__libc_start_main@plt>:
    3328:	add	ip, pc, #0, 12
    332c:	add	ip, ip, #56, 20	; 0x38000
    3330:	ldr	pc, [ip, #2640]!	; 0xa50

00003334 <strerror@plt>:
    3334:	add	ip, pc, #0, 12
    3338:	add	ip, ip, #56, 20	; 0x38000
    333c:	ldr	pc, [ip, #2632]!	; 0xa48

00003340 <__vfprintf_chk@plt>:
    3340:	add	ip, pc, #0, 12
    3344:	add	ip, ip, #56, 20	; 0x38000
    3348:	ldr	pc, [ip, #2624]!	; 0xa40

0000334c <__ctype_tolower_loc@plt>:
    334c:	add	ip, pc, #0, 12
    3350:	add	ip, ip, #56, 20	; 0x38000
    3354:	ldr	pc, [ip, #2616]!	; 0xa38

00003358 <__ctype_toupper_loc@plt>:
    3358:	add	ip, pc, #0, 12
    335c:	add	ip, ip, #56, 20	; 0x38000
    3360:	ldr	pc, [ip, #2608]!	; 0xa30

00003364 <__gmon_start__@plt>:
    3364:	add	ip, pc, #0, 12
    3368:	add	ip, ip, #56, 20	; 0x38000
    336c:	ldr	pc, [ip, #2600]!	; 0xa28

00003370 <open@plt>:
    3370:	add	ip, pc, #0, 12
    3374:	add	ip, ip, #56, 20	; 0x38000
    3378:	ldr	pc, [ip, #2592]!	; 0xa20

0000337c <getopt_long@plt>:
    337c:	add	ip, pc, #0, 12
    3380:	add	ip, ip, #56, 20	; 0x38000
    3384:	ldr	pc, [ip, #2584]!	; 0xa18

00003388 <kill@plt>:
    3388:	add	ip, pc, #0, 12
    338c:	add	ip, ip, #56, 20	; 0x38000
    3390:	ldr	pc, [ip, #2576]!	; 0xa10

00003394 <__ctype_b_loc@plt>:
    3394:	add	ip, pc, #0, 12
    3398:	add	ip, ip, #56, 20	; 0x38000
    339c:	ldr	pc, [ip, #2568]!	; 0xa08

000033a0 <getpid@plt>:
    33a0:	add	ip, pc, #0, 12
    33a4:	add	ip, ip, #56, 20	; 0x38000
    33a8:	ldr	pc, [ip, #2560]!	; 0xa00

000033ac <exit@plt>:
    33ac:	add	ip, pc, #0, 12
    33b0:	add	ip, ip, #56, 20	; 0x38000
    33b4:	ldr	pc, [ip, #2552]!	; 0x9f8

000033b8 <iswspace@plt>:
    33b8:	add	ip, pc, #0, 12
    33bc:	add	ip, ip, #56, 20	; 0x38000
    33c0:	ldr	pc, [ip, #2544]!	; 0x9f0

000033c4 <strlen@plt>:
    33c4:	add	ip, pc, #0, 12
    33c8:	add	ip, ip, #56, 20	; 0x38000
    33cc:	ldr	pc, [ip, #2536]!	; 0x9e8

000033d0 <strchr@plt>:
    33d0:	add	ip, pc, #0, 12
    33d4:	add	ip, ip, #56, 20	; 0x38000
    33d8:	ldr	pc, [ip, #2528]!	; 0x9e0

000033dc <memrchr@plt>:
    33dc:	add	ip, pc, #0, 12
    33e0:	add	ip, ip, #56, 20	; 0x38000
    33e4:	ldr	pc, [ip, #2520]!	; 0x9d8

000033e8 <execv@plt>:
    33e8:	add	ip, pc, #0, 12
    33ec:	add	ip, ip, #56, 20	; 0x38000
    33f0:	ldr	pc, [ip, #2512]!	; 0x9d0

000033f4 <cfgetospeed@plt>:
    33f4:	add	ip, pc, #0, 12
    33f8:	add	ip, ip, #56, 20	; 0x38000
    33fc:	ldr	pc, [ip, #2504]!	; 0x9c8

00003400 <__errno_location@plt>:
    3400:	add	ip, pc, #0, 12
    3404:	add	ip, ip, #56, 20	; 0x38000
    3408:	ldr	pc, [ip, #2496]!	; 0x9c0

0000340c <iswalnum@plt>:
    340c:	add	ip, pc, #0, 12
    3410:	add	ip, ip, #56, 20	; 0x38000
    3414:	ldr	pc, [ip, #2488]!	; 0x9b8

00003418 <tgetnum@plt>:
    3418:	add	ip, pc, #0, 12
    341c:	add	ip, ip, #56, 20	; 0x38000
    3420:	ldr	pc, [ip, #2480]!	; 0x9b0

00003424 <__strcat_chk@plt>:
    3424:	add	ip, pc, #0, 12
    3428:	add	ip, ip, #56, 20	; 0x38000
    342c:	ldr	pc, [ip, #2472]!	; 0x9a8

00003430 <strncasecmp@plt>:
    3430:	add	ip, pc, #0, 12
    3434:	add	ip, ip, #56, 20	; 0x38000
    3438:	ldr	pc, [ip, #2464]!	; 0x9a0

0000343c <__sprintf_chk@plt>:
    343c:	add	ip, pc, #0, 12
    3440:	add	ip, ip, #56, 20	; 0x38000
    3444:	ldr	pc, [ip, #2456]!	; 0x998

00003448 <setvbuf@plt>:
    3448:			; <UNDEFINED> instruction: 0xe7fd4778
    344c:	add	ip, pc, #0, 12
    3450:	add	ip, ip, #56, 20	; 0x38000
    3454:	ldr	pc, [ip, #2444]!	; 0x98c

00003458 <memset@plt>:
    3458:			; <UNDEFINED> instruction: 0xe7fd4778
    345c:	add	ip, pc, #0, 12
    3460:	add	ip, ip, #56, 20	; 0x38000
    3464:	ldr	pc, [ip, #2432]!	; 0x980

00003468 <strncpy@plt>:
    3468:	add	ip, pc, #0, 12
    346c:	add	ip, ip, #56, 20	; 0x38000
    3470:	ldr	pc, [ip, #2424]!	; 0x978

00003474 <btowc@plt>:
    3474:	add	ip, pc, #0, 12
    3478:	add	ip, ip, #56, 20	; 0x38000
    347c:	ldr	pc, [ip, #2416]!	; 0x970

00003480 <fgetc@plt>:
    3480:	add	ip, pc, #0, 12
    3484:	add	ip, ip, #56, 20	; 0x38000
    3488:	ldr	pc, [ip, #2408]!	; 0x968

0000348c <__printf_chk@plt>:
    348c:			; <UNDEFINED> instruction: 0xe7fd4778
    3490:	add	ip, pc, #0, 12
    3494:	add	ip, ip, #56, 20	; 0x38000
    3498:	ldr	pc, [ip, #2396]!	; 0x95c

0000349c <tgetstr@plt>:
    349c:	add	ip, pc, #0, 12
    34a0:	add	ip, ip, #56, 20	; 0x38000
    34a4:	ldr	pc, [ip, #2388]!	; 0x954

000034a8 <fileno@plt>:
    34a8:	add	ip, pc, #0, 12
    34ac:	add	ip, ip, #56, 20	; 0x38000
    34b0:	ldr	pc, [ip, #2380]!	; 0x94c

000034b4 <__mbrlen@plt>:
    34b4:	add	ip, pc, #0, 12
    34b8:	add	ip, ip, #56, 20	; 0x38000
    34bc:	ldr	pc, [ip, #2372]!	; 0x944

000034c0 <__fprintf_chk@plt>:
    34c0:	add	ip, pc, #0, 12
    34c4:	add	ip, ip, #56, 20	; 0x38000
    34c8:	ldr	pc, [ip, #2364]!	; 0x93c

000034cc <memchr@plt>:
    34cc:	add	ip, pc, #0, 12
    34d0:	add	ip, ip, #56, 20	; 0x38000
    34d4:	ldr	pc, [ip, #2356]!	; 0x934

000034d8 <access@plt>:
    34d8:	add	ip, pc, #0, 12
    34dc:	add	ip, ip, #56, 20	; 0x38000
    34e0:	ldr	pc, [ip, #2348]!	; 0x92c

000034e4 <fclose@plt>:
    34e4:	add	ip, pc, #0, 12
    34e8:	add	ip, ip, #56, 20	; 0x38000
    34ec:	ldr	pc, [ip, #2340]!	; 0x924

000034f0 <pipe@plt>:
    34f0:	add	ip, pc, #0, 12
    34f4:	add	ip, ip, #56, 20	; 0x38000
    34f8:	ldr	pc, [ip, #2332]!	; 0x91c

000034fc <__fread_chk@plt>:
    34fc:	add	ip, pc, #0, 12
    3500:	add	ip, ip, #56, 20	; 0x38000
    3504:	ldr	pc, [ip, #2324]!	; 0x914

00003508 <strtok@plt>:
    3508:	add	ip, pc, #0, 12
    350c:	add	ip, ip, #56, 20	; 0x38000
    3510:	ldr	pc, [ip, #2316]!	; 0x90c

00003514 <setlocale@plt>:
    3514:	add	ip, pc, #0, 12
    3518:	add	ip, ip, #56, 20	; 0x38000
    351c:	ldr	pc, [ip, #2308]!	; 0x904

00003520 <sigemptyset@plt>:
    3520:	add	ip, pc, #0, 12
    3524:	add	ip, ip, #56, 20	; 0x38000
    3528:	ldr	pc, [ip, #2300]!	; 0x8fc

0000352c <popen@plt>:
    352c:	add	ip, pc, #0, 12
    3530:	add	ip, ip, #56, 20	; 0x38000
    3534:	ldr	pc, [ip, #2292]!	; 0x8f4

00003538 <fork@plt>:
    3538:	add	ip, pc, #0, 12
    353c:	add	ip, ip, #56, 20	; 0x38000
    3540:	ldr	pc, [ip, #2284]!	; 0x8ec

00003544 <endpwent@plt>:
    3544:	add	ip, pc, #0, 12
    3548:	add	ip, ip, #56, 20	; 0x38000
    354c:	ldr	pc, [ip, #2276]!	; 0x8e4

00003550 <nl_langinfo@plt>:
    3550:	add	ip, pc, #0, 12
    3554:	add	ip, ip, #56, 20	; 0x38000
    3558:	ldr	pc, [ip, #2268]!	; 0x8dc

0000355c <fputc@plt>:
    355c:	add	ip, pc, #0, 12
    3560:	add	ip, ip, #56, 20	; 0x38000
    3564:	ldr	pc, [ip, #2260]!	; 0x8d4

00003568 <putc@plt>:
    3568:	add	ip, pc, #0, 12
    356c:	add	ip, ip, #56, 20	; 0x38000
    3570:	ldr	pc, [ip, #2252]!	; 0x8cc

00003574 <qsort@plt>:
    3574:	add	ip, pc, #0, 12
    3578:	add	ip, ip, #56, 20	; 0x38000
    357c:	ldr	pc, [ip, #2244]!	; 0x8c4

00003580 <bindtextdomain@plt>:
    3580:	add	ip, pc, #0, 12
    3584:	add	ip, ip, #56, 20	; 0x38000
    3588:	ldr	pc, [ip, #2236]!	; 0x8bc

0000358c <isatty@plt>:
    358c:	add	ip, pc, #0, 12
    3590:	add	ip, ip, #56, 20	; 0x38000
    3594:	ldr	pc, [ip, #2228]!	; 0x8b4

00003598 <tgetent@plt>:
    3598:	add	ip, pc, #0, 12
    359c:	add	ip, ip, #56, 20	; 0x38000
    35a0:	ldr	pc, [ip, #2220]!	; 0x8ac

000035a4 <towupper@plt>:
    35a4:	add	ip, pc, #0, 12
    35a8:	add	ip, ip, #56, 20	; 0x38000
    35ac:	ldr	pc, [ip, #2212]!	; 0x8a4

000035b0 <freopen@plt>:
    35b0:	add	ip, pc, #0, 12
    35b4:	add	ip, ip, #56, 20	; 0x38000
    35b8:	ldr	pc, [ip, #2204]!	; 0x89c

000035bc <strncmp@plt>:
    35bc:	add	ip, pc, #0, 12
    35c0:	add	ip, ip, #56, 20	; 0x38000
    35c4:	ldr	pc, [ip, #2196]!	; 0x894

000035c8 <abort@plt>:
    35c8:	add	ip, pc, #0, 12
    35cc:	add	ip, ip, #56, 20	; 0x38000
    35d0:	ldr	pc, [ip, #2188]!	; 0x88c

000035d4 <close@plt>:
    35d4:	add	ip, pc, #0, 12
    35d8:	add	ip, ip, #56, 20	; 0x38000
    35dc:	ldr	pc, [ip, #2180]!	; 0x884

000035e0 <dcngettext@plt>:
    35e0:	add	ip, pc, #0, 12
    35e4:	add	ip, ip, #56, 20	; 0x38000
    35e8:	ldr	pc, [ip, #2172]!	; 0x87c

000035ec <strspn@plt>:
    35ec:	add	ip, pc, #0, 12
    35f0:	add	ip, ip, #56, 20	; 0x38000
    35f4:	ldr	pc, [ip, #2164]!	; 0x874

000035f8 <__assert_fail@plt>:
    35f8:	add	ip, pc, #0, 12
    35fc:	add	ip, ip, #56, 20	; 0x38000
    3600:	ldr	pc, [ip, #2156]!	; 0x86c

00003604 <tcgetattr@plt>:
    3604:	add	ip, pc, #0, 12
    3608:	add	ip, ip, #56, 20	; 0x38000
    360c:	ldr	pc, [ip, #2148]!	; 0x864

00003610 <pclose@plt>:
    3610:	add	ip, pc, #0, 12
    3614:	add	ip, ip, #56, 20	; 0x38000
    3618:	ldr	pc, [ip, #2140]!	; 0x85c

Disassembly of section .text:

00003620 <.text>:
    3620:	svcmi	0x00f0e92d
    3624:	stc	6, cr4, [sp, #-56]!	; 0xffffffc8
    3628:	strmi	r8, [r7], -r2, lsl #22
    362c:	ldccs	8, cr15, [r0, #-892]	; 0xfffffc84
    3630:			; <UNDEFINED> instruction: 0xf8df2006
    3634:	strcs	r3, [r0, #-3344]	; 0xfffff2f0
    3638:			; <UNDEFINED> instruction: 0xf8df447a
    363c:	addlt	r1, pc, ip, lsl #26
    3640:	stcmi	8, cr15, [r8, #-892]	; 0xfffffc84
    3644:	ldrbtmi	r5, [r9], #-2259	; 0xfffff72d
    3648:	sxtabmi	r4, sl, ip, ror #8
    364c:	movwls	r6, #55323	; 0xd81b
    3650:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    3654:			; <UNDEFINED> instruction: 0xf7ff950a
    3658:			; <UNDEFINED> instruction: 0xf8dfef5e
    365c:			; <UNDEFINED> instruction: 0x46201cf4
    3660:	ldclls	8, cr15, [r0], #892	; 0x37c
    3664:			; <UNDEFINED> instruction: 0xf10d4479
    3668:			; <UNDEFINED> instruction: 0xf7ff0824
    366c:	strtmi	lr, [r0], -sl, lsl #31
    3670:	stcl	7, cr15, [r6, #1020]	; 0x3fc
    3674:	stclne	8, cr15, [r0], #892	; 0x37c
    3678:	andcs	r4, r5, #40, 12	; 0x2800000
    367c:			; <UNDEFINED> instruction: 0xf8df4479
    3680:			; <UNDEFINED> instruction: 0xf7ff4cdc
    3684:			; <UNDEFINED> instruction: 0xf8dfed9a
    3688:	ldrbtmi	r3, [ip], #-3288	; 0xfffff328
    368c:	ldclne	8, cr15, [r4], {223}	; 0xdf
    3690:	ldrbtmi	r2, [r9], #517	; 0x205
    3694:	ldrbtmi	r5, [r9], #-2275	; 0xfffff71d
    3698:	strtmi	r4, [r8], -r4, lsl #13
    369c:	andgt	pc, r0, r3, asr #17
    36a0:	stc	7, cr15, [sl, #1020]	; 0x3fc
    36a4:	stclcc	8, cr15, [r0], {223}	; 0xdf
    36a8:			; <UNDEFINED> instruction: 0xf8df2205
    36ac:	stmiapl	r3!, {r6, r7, sl, fp, ip}^
    36b0:	sxtab16mi	r4, r4, r9, ror #8
    36b4:			; <UNDEFINED> instruction: 0xf8c34628
    36b8:			; <UNDEFINED> instruction: 0xf7ffc000
    36bc:			; <UNDEFINED> instruction: 0xf8dfed7e
    36c0:	andcs	r3, r5, #176, 24	; 0xb000
    36c4:	stcne	8, cr15, [ip], #892	; 0x37c
    36c8:	ldrbtmi	r5, [r9], #-2275	; 0xfffff71d
    36cc:	strtmi	r4, [r8], -r4, lsl #13
    36d0:	andgt	pc, r0, r3, asr #17
    36d4:	ldcl	7, cr15, [r0, #-1020]!	; 0xfffffc04
    36d8:	ldccc	8, cr15, [ip], {223}	; 0xdf
    36dc:			; <UNDEFINED> instruction: 0xf8df2205
    36e0:	stmiapl	r3!, {r2, r3, r4, r7, sl, fp, ip}^
    36e4:	sxtab16mi	r4, r4, r9, ror #8
    36e8:			; <UNDEFINED> instruction: 0xf8c34628
    36ec:			; <UNDEFINED> instruction: 0xf7ffc000
    36f0:			; <UNDEFINED> instruction: 0xf8dfed64
    36f4:	andcs	r3, r5, #140, 24	; 0x8c00
    36f8:	stcne	8, cr15, [r8], {223}	; 0xdf
    36fc:	ldrbtmi	r5, [r9], #-2275	; 0xfffff71d
    3700:	strtmi	r4, [r8], -r4, lsl #13
    3704:	andgt	pc, r0, r3, asr #17
    3708:	ldcl	7, cr15, [r6, #-1020]	; 0xfffffc04
    370c:	ldclcc	8, cr15, [r8], #-892	; 0xfffffc84
    3710:			; <UNDEFINED> instruction: 0xf8df2205
    3714:	stmiapl	r3!, {r3, r4, r5, r6, sl, fp, ip}^
    3718:	sxtab16mi	r4, r4, r9, ror #8
    371c:			; <UNDEFINED> instruction: 0xf8c34628
    3720:			; <UNDEFINED> instruction: 0xf7ffc000
    3724:			; <UNDEFINED> instruction: 0xf8dfed4a
    3728:	andcs	r3, r5, #104, 24	; 0x6800
    372c:	stclne	8, cr15, [r4], #-892	; 0xfffffc84
    3730:	ldrbtmi	r5, [r9], #-2275	; 0xfffff71d
    3734:	strtmi	r4, [r8], -r4, lsl #13
    3738:	andgt	pc, r0, r3, asr #17
    373c:	ldc	7, cr15, [ip, #-1020]!	; 0xfffffc04
    3740:	mrrccc	8, 13, pc, r4, cr15	; <UNPREDICTABLE>
    3744:			; <UNDEFINED> instruction: 0xf8df2205
    3748:	stmiapl	r3!, {r2, r4, r6, sl, fp, ip}^
    374c:	sxtab16mi	r4, r4, r9, ror #8
    3750:			; <UNDEFINED> instruction: 0xf8c34628
    3754:			; <UNDEFINED> instruction: 0xf7ffc000
    3758:			; <UNDEFINED> instruction: 0xf8dfed30
    375c:	andcs	r3, r5, #68, 24	; 0x4400
    3760:	mcrrne	8, 13, pc, r0, cr15	; <UNPREDICTABLE>
    3764:	ldrbtmi	r5, [r9], #-2275	; 0xfffff71d
    3768:	strtmi	r4, [r8], -r4, lsl #13
    376c:	andgt	pc, r0, r3, asr #17
    3770:	stc	7, cr15, [r2, #-1020]!	; 0xfffffc04
    3774:	ldccc	8, cr15, [r0], #-892	; 0xfffffc84
    3778:			; <UNDEFINED> instruction: 0xf8df2205
    377c:	stmiapl	r3!, {r4, r5, sl, fp, ip}^
    3780:	sxtab16mi	r4, r4, r9, ror #8
    3784:			; <UNDEFINED> instruction: 0xf8c34628
    3788:			; <UNDEFINED> instruction: 0xf7ffc000
    378c:			; <UNDEFINED> instruction: 0xf8dfed16
    3790:	andcs	r3, r5, #32, 24	; 0x2000
    3794:	ldcne	8, cr15, [ip], {223}	; 0xdf
    3798:	ldrbtmi	r5, [r9], #-2275	; 0xfffff71d
    379c:	strtmi	r4, [r8], -r4, lsl #13
    37a0:	andgt	pc, r0, r3, asr #17
    37a4:	stc	7, cr15, [r8, #-1020]	; 0xfffffc04
    37a8:	stccc	8, cr15, [ip], {223}	; 0xdf
    37ac:			; <UNDEFINED> instruction: 0xf8df2205
    37b0:	stmiapl	r3!, {r2, r3, sl, fp, ip}^
    37b4:	sxtab16mi	r4, r4, r9, ror #8
    37b8:			; <UNDEFINED> instruction: 0xf8c34628
    37bc:			; <UNDEFINED> instruction: 0xf7ffc000
    37c0:			; <UNDEFINED> instruction: 0xf8dfecfc
    37c4:	andcs	r3, r5, #252, 22	; 0x3f000
    37c8:	blne	ffe41b4c <pclose@plt+0xffe3e53c>
    37cc:	ldrbtmi	r5, [r9], #-2275	; 0xfffff71d
    37d0:	strtmi	r4, [r8], -r4, lsl #13
    37d4:	andgt	pc, r0, r3, asr #17
    37d8:	stcl	7, cr15, [lr], #1020	; 0x3fc
    37dc:	blcc	ffa41b60 <pclose@plt+0xffa3e550>
    37e0:			; <UNDEFINED> instruction: 0xf8df2205
    37e4:	stmiapl	r3!, {r3, r5, r6, r7, r8, r9, fp, ip}^
    37e8:	sxtab16mi	r4, r4, r9, ror #8
    37ec:			; <UNDEFINED> instruction: 0xf8c34628
    37f0:			; <UNDEFINED> instruction: 0xf7ffc000
    37f4:			; <UNDEFINED> instruction: 0xf8dfece2
    37f8:	andcs	r3, r5, #216, 22	; 0x36000
    37fc:	blne	ff541b80 <pclose@plt+0xff53e570>
    3800:	ldrbtmi	r5, [r9], #-2275	; 0xfffff71d
    3804:	strtmi	r4, [r8], -r4, lsl #13
    3808:	andgt	pc, r0, r3, asr #17
    380c:	ldcl	7, cr15, [r4], {255}	; 0xff
    3810:	blcc	ff141b94 <pclose@plt+0xff13e584>
    3814:	andeq	pc, r4, #1073741826	; 0x40000002
    3818:	blpl	ff041b9c <pclose@plt+0xff03e58c>
    381c:	ldrbtmi	r5, [sp], #-2275	; 0xfffff71d
    3820:	andsvs	r9, r8, r4, lsl #4
    3824:	blcs	fee41ba8 <pclose@plt+0xfee3e598>
    3828:	ldrtmi	r4, [r1], -fp, lsr #12
    382c:	ldrbtmi	r4, [sl], #-1592	; 0xfffff9c8
    3830:	andhi	pc, r0, sp, asr #17
    3834:	stc	7, cr15, [r2, #1020]!	; 0x3fc
    3838:			; <UNDEFINED> instruction: 0xf0001c43
    383c:	ldmdblt	r0!, {r0, r1, r3, r9, pc}
    3840:	bl	16a06c <pclose@plt+0x166a5c>
    3844:	ldmvs	r3, {r1, r9, ip}
    3848:	mvnle	r2, r0, lsl #22
    384c:	ldmdacs	r8!, {r4, r6, r7, fp, sp, lr}^
    3850:	rscshi	pc, r8, r0, lsl #4
    3854:			; <UNDEFINED> instruction: 0xf853a302
    3858:	ldrmi	r2, [r3], #-32	; 0xffffffe0
    385c:	svclt	0x00004718
    3860:			; <UNDEFINED> instruction: 0xffffffc5
    3864:	andeq	r0, r0, r5, ror #3
    3868:	andeq	r0, r0, r3, ror #7
    386c:	ldrdeq	r0, [r0], -r5
    3870:	andeq	r0, r0, pc, lsr #7
    3874:	andeq	r0, r0, r3, lsr #7
    3878:	andeq	r0, r0, r5, ror #3
    387c:	andeq	r0, r0, r5, ror #3
    3880:	andeq	r0, r0, r5, ror #3
    3884:	andeq	r0, r0, r5, ror #3
    3888:	andeq	r0, r0, r5, ror #3
    388c:	andeq	r0, r0, r5, ror #3
    3890:	andeq	r0, r0, r5, ror #3
    3894:	andeq	r0, r0, r5, ror #3
    3898:	andeq	r0, r0, r5, ror #3
    389c:	andeq	r0, r0, r5, ror #3
    38a0:	andeq	r0, r0, r5, ror #3
    38a4:	andeq	r0, r0, r5, ror #3
    38a8:	andeq	r0, r0, r5, ror #3
    38ac:	andeq	r0, r0, r5, ror #3
    38b0:	andeq	r0, r0, r5, ror #3
    38b4:	andeq	r0, r0, r5, ror #3
    38b8:	andeq	r0, r0, r5, ror #3
    38bc:	andeq	r0, r0, r5, ror #3
    38c0:	andeq	r0, r0, r5, ror #3
    38c4:	andeq	r0, r0, r5, ror #3
    38c8:	andeq	r0, r0, r5, ror #3
    38cc:	andeq	r0, r0, r5, ror #3
    38d0:	andeq	r0, r0, r5, ror #3
    38d4:	andeq	r0, r0, r5, ror #3
    38d8:	andeq	r0, r0, r5, ror #3
    38dc:	andeq	r0, r0, r5, ror #3
    38e0:	andeq	r0, r0, r5, ror #3
    38e4:	andeq	r0, r0, r5, ror #3
    38e8:	andeq	r0, r0, r5, ror #3
    38ec:	andeq	r0, r0, r5, ror #3
    38f0:	andeq	r0, r0, r5, ror #3
    38f4:	andeq	r0, r0, r5, ror #3
    38f8:	andeq	r0, r0, r5, ror #3
    38fc:	andeq	r0, r0, r5, ror #3
    3900:	andeq	r0, r0, r5, ror #3
    3904:	andeq	r0, r0, r5, ror #3
    3908:	andeq	r0, r0, r5, ror #3
    390c:	andeq	r0, r0, r5, ror #3
    3910:	andeq	r0, r0, r5, ror #3
    3914:	andeq	r0, r0, r5, ror #3
    3918:	andeq	r0, r0, r5, ror #3
    391c:	andeq	r0, r0, r5, ror #3
    3920:	andeq	r0, r0, r5, ror #3
    3924:	andeq	r0, r0, r5, ror #3
    3928:	andeq	r0, r0, r5, ror #3
    392c:	andeq	r0, r0, r5, ror #3
    3930:	andeq	r0, r0, r5, ror #3
    3934:	andeq	r0, r0, r5, ror #3
    3938:	andeq	r0, r0, r5, ror #3
    393c:	andeq	r0, r0, r5, ror #3
    3940:	andeq	r0, r0, r5, ror #3
    3944:	andeq	r0, r0, r5, ror #3
    3948:	andeq	r0, r0, r5, ror #3
    394c:	andeq	r0, r0, r5, ror #3
    3950:	andeq	r0, r0, r5, ror #3
    3954:	andeq	r0, r0, r5, ror #3
    3958:	andeq	r0, r0, r5, ror #3
    395c:	andeq	r0, r0, r5, ror #3
    3960:	andeq	r0, r0, r5, ror #3
    3964:	andeq	r0, r0, r5, ror #3
    3968:	andeq	r0, r0, r5, ror #3
    396c:	andeq	r0, r0, r5, ror #3
    3970:	andeq	r0, r0, r5, ror #3
    3974:	andeq	r0, r0, r5, ror #3
    3978:	andeq	r0, r0, r5, ror #3
    397c:	andeq	r0, r0, r5, ror #3
    3980:	andeq	r0, r0, r5, ror #3
    3984:	andeq	r0, r0, r5, ror #3
    3988:	andeq	r0, r0, r5, ror #3
    398c:	andeq	r0, r0, r5, ror #3
    3990:	andeq	r0, r0, r5, ror #3
    3994:	andeq	r0, r0, r5, ror #3
    3998:	andeq	r0, r0, r5, ror #3
    399c:	muleq	r0, r7, r3
    39a0:	andeq	r0, r0, r5, ror #3
    39a4:	andeq	r0, r0, r5, ror #3
    39a8:	andeq	r0, r0, fp, lsl #7
    39ac:	andeq	r0, r0, r5, ror #3
    39b0:	andeq	r0, r0, r5, ror #3
    39b4:	andeq	r0, r0, r5, ror #3
    39b8:	andeq	r0, r0, r5, ror #3
    39bc:	andeq	r0, r0, r5, ror #3
    39c0:	andeq	r0, r0, r5, ror #3
    39c4:	andeq	r0, r0, r5, ror #3
    39c8:	andeq	r0, r0, r5, ror #3
    39cc:	andeq	r0, r0, r5, ror #3
    39d0:	andeq	r0, r0, r5, ror #3
    39d4:	andeq	r0, r0, r5, ror #3
    39d8:	andeq	r0, r0, r5, ror #3
    39dc:	andeq	r0, r0, r5, ror #3
    39e0:	andeq	r0, r0, r5, ror #3
    39e4:	andeq	r0, r0, pc, ror r3
    39e8:	andeq	r0, r0, r5, ror #3
    39ec:	andeq	r0, r0, r5, ror #3
    39f0:	andeq	r0, r0, r1, ror r3
    39f4:	andeq	r0, r0, r5, ror #3
    39f8:	andeq	r0, r0, sp, asr #6
    39fc:	andeq	r0, r0, r5, ror #3
    3a00:	andeq	r0, r0, r1, asr #6
    3a04:	andeq	r0, r0, r5, ror #3
    3a08:	andeq	r0, r0, r5, ror #3
    3a0c:	andeq	r0, r0, fp, lsl r3
    3a10:	andeq	r0, r0, r5, ror #3
    3a14:	andeq	r0, r0, r5, ror #3
    3a18:	andeq	r0, r0, sp, asr #5
    3a1c:	andeq	r0, r0, r9, lsr #5
    3a20:	andeq	r0, r0, r5, ror #3
    3a24:	andeq	r0, r0, r5, ror #3
    3a28:	andeq	r0, r0, r5, ror #3
    3a2c:	muleq	r0, sp, r2
    3a30:	andeq	r0, r0, r5, ror #3
    3a34:	andeq	r0, r0, r5, ror #3
    3a38:	andeq	r0, r0, r7, asr #4
    3a3c:	andeq	r0, r0, fp, lsr r2
    3a40:	andeq	r0, r0, fp, lsl #4
    3a44:	ldmibcc	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    3a48:			; <UNDEFINED> instruction: 0xf8df2205
    3a4c:	mulcs	r0, ip, r9
    3a50:	ldrbtmi	r5, [r9], #-2275	; 0xfffff71d
    3a54:			; <UNDEFINED> instruction: 0xf7ff681c
    3a58:			; <UNDEFINED> instruction: 0x2101ebb0
    3a5c:	strtmi	r4, [r0], -r2, lsl #12
    3a60:	stc	7, cr15, [lr, #-1020]!	; 0xfffffc04
    3a64:			; <UNDEFINED> instruction: 0xf7ff2001
    3a68:			; <UNDEFINED> instruction: 0xf8dfeca2
    3a6c:	andcs	r3, sl, #128, 18	; 0x200000
    3a70:	stmiapl	r3!, {r2, r3, r8, fp, sp, pc}^
    3a74:	ldrdlt	pc, [r0], -r3
    3a78:			; <UNDEFINED> instruction: 0xf7ff4658
    3a7c:	bls	33e6c4 <pclose@plt+0x33b0b4>
    3a80:	blcs	21ad4 <pclose@plt+0x1e4c4>
    3a84:	sbchi	pc, ip, r1, asr #32
    3a88:	stmdbcc	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    3a8c:	svclt	0x00b82800
    3a90:	rscscc	pc, pc, pc, asr #32
    3a94:	andsvs	r5, r8, r3, ror #17
    3a98:			; <UNDEFINED> instruction: 0xf8dfe6c4
    3a9c:	andcs	r3, r1, #88, 18	; 0x160000
    3aa0:	subsvs	r4, sl, #2063597568	; 0x7b000000
    3aa4:			; <UNDEFINED> instruction: 0xf8dfe6be
    3aa8:	teqcs	sp, r4, asr #18
    3aac:	ldmdavs	r8, {r0, r1, r5, r6, r7, fp, ip, lr}
    3ab0:			; <UNDEFINED> instruction: 0xf7ff9303
    3ab4:	strmi	lr, [r3], lr, lsl #25
    3ab8:			; <UNDEFINED> instruction: 0xf0002800
    3abc:	movwcs	r8, #1638	; 0x666
    3ac0:	blcc	81af4 <pclose@plt+0x7e4e4>
    3ac4:	ldmdavs	r8, {r0, r1, r8, r9, fp, ip, pc}
    3ac8:	mrc2	0, 3, pc, cr14, cr5, {0}
    3acc:			; <UNDEFINED> instruction: 0xf0002800
    3ad0:	andcs	r8, r2, #116391936	; 0x6f00000
    3ad4:			; <UNDEFINED> instruction: 0xf0164659
    3ad8:	stmdacs	r0, {r0, r1, r3, r4, r7, fp, ip, sp, lr, pc}
    3adc:	mcrge	4, 5, pc, cr2, cr15, {3}	; <UNPREDICTABLE>
    3ae0:	ldmdbne	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    3ae4:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    3ae8:	bl	19c1aec <pclose@plt+0x19be4dc>
    3aec:	ldrbmi	r9, [r9], -r3, lsl #22
    3af0:			; <UNDEFINED> instruction: 0xf00f681a
    3af4:	andcs	pc, r1, sp, lsl #16
    3af8:	mrrc	7, 15, pc, r8, cr15	; <UNPREDICTABLE>
    3afc:	ldmcc	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    3b00:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    3b04:	pkhbt	r6, sp, sl, lsl #4
    3b08:	ldmcc	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    3b0c:	ldmibvs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
    3b10:			; <UNDEFINED> instruction: 0xf7ffb108
    3b14:			; <UNDEFINED> instruction: 0xf8dfeb0a
    3b18:	stmiapl	r3!, {r2, r4, r6, r7, fp, ip, sp}^
    3b1c:			; <UNDEFINED> instruction: 0xf0186818
    3b20:			; <UNDEFINED> instruction: 0xf8dffa3d
    3b24:	ldrbtmi	r3, [fp], #-2272	; 0xfffff720
    3b28:			; <UNDEFINED> instruction: 0xe67b6198
    3b2c:	ldmcs	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    3b30:	ldmib	r2, {r1, r3, r4, r5, r6, sl, lr}^
    3b34:	movwcc	r1, #8961	; 0x2301
    3b38:	movwle	r4, #41611	; 0xa28b
    3b3c:	movwcs	fp, #43273	; 0xa909
    3b40:	stmdbls	r4, {r0, r1, r4, r6, sp, lr}
    3b44:			; <UNDEFINED> instruction: 0xf8d92204
    3b48:			; <UNDEFINED> instruction: 0xf018000c
    3b4c:			; <UNDEFINED> instruction: 0xf8c9f9ab
    3b50:			; <UNDEFINED> instruction: 0xf8df000c
    3b54:			; <UNDEFINED> instruction: 0xf04f28b8
    3b58:			; <UNDEFINED> instruction: 0xf8df0c00
    3b5c:	ldrbtmi	r1, [sl], #-2192	; 0xfffff770
    3b60:	mrrcne	8, 9, r6, r8, cr3
    3b64:	stmdapl	r0!, {r4, r7, sp, lr}^
    3b68:	stmdavs	r2, {r0, r4, r6, r7, fp, sp, lr}
    3b6c:	addeq	lr, r3, r1, lsl #22
    3b70:	eorcs	pc, r3, r1, asr #16
    3b74:	andgt	pc, r4, r0, asr #17
    3b78:			; <UNDEFINED> instruction: 0xf8dfe654
    3b7c:	movwcs	fp, #6292	; 0x1894
    3b80:			; <UNDEFINED> instruction: 0xf8db44fb
    3b84:			; <UNDEFINED> instruction: 0xf8cb002c
    3b88:			; <UNDEFINED> instruction: 0xf7ff3028
    3b8c:			; <UNDEFINED> instruction: 0xf8dfeace
    3b90:	stmiapl	r3!, {r2, r3, r4, r6, fp, ip, sp}^
    3b94:			; <UNDEFINED> instruction: 0xf0186818
    3b98:			; <UNDEFINED> instruction: 0xf8cbfa01
    3b9c:	strb	r0, [r1], -ip, lsr #32
    3ba0:	ldmdacc	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    3ba4:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    3ba8:			; <UNDEFINED> instruction: 0xe63b615a
    3bac:	stmdacc	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    3bb0:	ldmdbvs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
    3bb4:			; <UNDEFINED> instruction: 0xf7ffb108
    3bb8:			; <UNDEFINED> instruction: 0xf8dfeab8
    3bbc:	stmiapl	r3!, {r4, r5, fp, ip, sp}^
    3bc0:			; <UNDEFINED> instruction: 0xf0186818
    3bc4:			; <UNDEFINED> instruction: 0xf8dff9eb
    3bc8:	ldrbtmi	r3, [fp], #-2132	; 0xfffff7ac
    3bcc:			; <UNDEFINED> instruction: 0xe6296118
    3bd0:	ldmdacc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    3bd4:	ldmdavs	r8, {r0, r1, r5, r6, r7, fp, ip, lr}
    3bd8:	cdp2	0, 9, cr15, cr4, cr10, {0}
    3bdc:			; <UNDEFINED> instruction: 0xf8dfe622
    3be0:	andcs	r3, r1, #64, 16	; 0x400000
    3be4:	andsvs	r4, sl, fp, ror r4
    3be8:			; <UNDEFINED> instruction: 0xf8dfe61c
    3bec:	andcs	r3, r1, #56, 16	; 0x380000
    3bf0:	andsvs	r4, sl, fp, ror r4
    3bf4:			; <UNDEFINED> instruction: 0xf8dfe616
    3bf8:	andcs	r3, r1, #48, 16	; 0x300000
    3bfc:	bicsvs	r4, sl, fp, ror r4
    3c00:			; <UNDEFINED> instruction: 0xf8dfe610
    3c04:	stmiapl	r3!, {r3, r5, r6, r7, r8, r9, sl, ip, sp}^
    3c08:	ldrdge	pc, [r0], -r3
    3c0c:			; <UNDEFINED> instruction: 0xf8dfe60a
    3c10:	movwcs	fp, #6172	; 0x181c
    3c14:			; <UNDEFINED> instruction: 0xf8db44fb
    3c18:			; <UNDEFINED> instruction: 0xf8cb0034
    3c1c:			; <UNDEFINED> instruction: 0xf7ff3030
    3c20:			; <UNDEFINED> instruction: 0xf8dfea84
    3c24:	stmiapl	r3!, {r3, r6, r7, r8, r9, sl, ip, sp}^
    3c28:			; <UNDEFINED> instruction: 0xf0186818
    3c2c:			; <UNDEFINED> instruction: 0xf8cbf9b7
    3c30:	ldrb	r0, [r7, #52]!	; 0x34
    3c34:	sbfxcc	pc, pc, #17, #21
    3c38:	ldmdavs	r8, {r0, r1, r5, r6, r7, fp, ip, lr}
    3c3c:	stc2	0, cr15, [r2], {14}
    3c40:			; <UNDEFINED> instruction: 0xf002e5f0
    3c44:			; <UNDEFINED> instruction: 0xf8dffff9
    3c48:	stmiapl	r3!, {r2, r5, r7, r8, r9, sl, ip, sp}^
    3c4c:			; <UNDEFINED> instruction: 0xf0036818
    3c50:	strb	pc, [r7, #2051]!	; 0x803	; <UNPREDICTABLE>
    3c54:			; <UNDEFINED> instruction: 0x37d8f8df
    3c58:	stmdavs	r8!, {r0, r2, r5, r6, r7, fp, ip, lr}
    3c5c:	stc	7, cr15, [r4], #-1020	; 0xfffffc04
    3c60:	ldc	7, cr15, [r4], {255}	; 0xff
    3c64:			; <UNDEFINED> instruction: 0xf8dfb938
    3c68:	ldrbtmi	r8, [r8], #1996	; 0x7cc
    3c6c:			; <UNDEFINED> instruction: 0x3018f8d8
    3c70:			; <UNDEFINED> instruction: 0xf0002b00
    3c74:			; <UNDEFINED> instruction: 0xf8df8224
    3c78:	ldrbtmi	r9, [r9], #1984	; 0x7c0
    3c7c:	ldrsbthi	pc, [r8], -r9	; <UNPREDICTABLE>
    3c80:	svceq	0x0000f1b8
    3c84:	adchi	pc, r1, r0, asr #32
    3c88:			; <UNDEFINED> instruction: 0x3014f8d9
    3c8c:			; <UNDEFINED> instruction: 0xf0402b00
    3c90:			; <UNDEFINED> instruction: 0xf8df8154
    3c94:			; <UNDEFINED> instruction: 0xf8d937a8
    3c98:	stmiapl	r3!, {r4}^
    3c9c:	bne	ffe9dd10 <pclose@plt+0xffe9a700>
    3ca0:	bl	1a84b4 <pclose@plt+0x1a4ea4>
    3ca4:	stmdacs	r0, {r0, r1, r7, r8, r9, fp}
    3ca8:	ldrbhi	pc, [pc], #-0	; 3cb0 <pclose@plt+0x6a0>	; <UNPREDICTABLE>
    3cac:			; <UNDEFINED> instruction: 0xf976f018
    3cb0:			; <UNDEFINED> instruction: 0xf0064606
    3cb4:	addmi	pc, r6, #740	; 0x2e4
    3cb8:	movwcs	sp, #5
    3cbc:	stccc	8, cr15, [r1], {-0}
    3cc0:			; <UNDEFINED> instruction: 0xf00a4630
    3cc4:			; <UNDEFINED> instruction: 0x4630fe1f
    3cc8:	b	bc1ccc <pclose@plt+0xbbe6bc>
    3ccc:			; <UNDEFINED> instruction: 0x6770f8df
    3cd0:			; <UNDEFINED> instruction: 0xf00e4650
    3cd4:	ldrbtmi	pc, [lr], #-3021	; 0xfffff433	; <UNPREDICTABLE>
    3cd8:	cdp2	0, 12, cr15, cr10, cr10, {0}
    3cdc:	blcs	1e7b0 <pclose@plt+0x1b1a0>
    3ce0:	strthi	pc, [r8], #-64	; 0xffffffc0
    3ce4:	movwcs	lr, #63958	; 0xf9d6
    3ce8:	addsmi	r3, r3, #134217728	; 0x8000000
    3cec:	stmdblt	sl, {r2, r3, r8, r9, ip, lr, pc}
    3cf0:	mvnsvs	r2, #134217728	; 0x8000000
    3cf4:			; <UNDEFINED> instruction: 0x674cf8df
    3cf8:	ldrbtmi	r2, [lr], #-516	; 0xfffffdfc
    3cfc:	teqeq	ip, r6, lsl #2	; <UNPREDICTABLE>
    3d00:			; <UNDEFINED> instruction: 0xf0186c70
    3d04:	ldrbtvs	pc, [r0], #-2255	; 0xfffff731	; <UNPREDICTABLE>
    3d08:			; <UNDEFINED> instruction: 0x673cf8df
    3d0c:	ldrbtmi	r2, [lr], #-768	; 0xfffffd00
    3d10:	andseq	lr, r0, #3506176	; 0x358000
    3d14:	bl	9dde0 <pclose@plt+0x9a7d0>
    3d18:	ldmdbvs	r7!, {r7, sl, fp}
    3d1c:	eorcc	pc, r0, r2, asr #16
    3d20:	andcc	pc, r4, ip, asr #17
    3d24:	rsbsle	r2, r2, r0, lsl #18
    3d28:	blcs	1e9fc <pclose@plt+0x1b3ec>
    3d2c:	svccs	0x0000d16f
    3d30:	strhi	pc, [r3]
    3d34:			; <UNDEFINED> instruction: 0x3714f8df
    3d38:	ldmdaeq	r0!, {r0, r2, r3, r8, ip, sp, lr, pc}
    3d3c:	andls	r2, ip, #0, 4
    3d40:			; <UNDEFINED> instruction: 0x4640447b
    3d44:			; <UNDEFINED> instruction: 0x9708f8df
    3d48:	ldrbpl	pc, [r4], -r5, asr #4	; <UNPREDICTABLE>
    3d4c:			; <UNDEFINED> instruction: 0xf00a691f
    3d50:			; <UNDEFINED> instruction: 0xf8dffd95
    3d54:	vabdl.s8	<illegal reg q10.5>, d1, d0
    3d58:	ldrbtmi	r5, [r9], #1621	; 0x655
    3d5c:	ldrbtmi	r4, [sp], #-1698	; 0xfffff95e
    3d60:	stmdbcs	r0, {r0, r9, sl, lr}
    3d64:	ldrbthi	pc, [r4], #-0	; <UNPREDICTABLE>
    3d68:			; <UNDEFINED> instruction: 0xf0014638
    3d6c:	strmi	pc, [r4], -r3, lsr #21
    3d70:	ldmib	r9, {r4, r5, r8, r9, ip, sp, pc}^
    3d74:	movwcc	r2, #8975	; 0x230f
    3d78:	tstle	r7, #805306377	; 0x30000009
    3d7c:	ldrdeq	pc, [r4], #-137	; 0xffffff77
    3d80:			; <UNDEFINED> instruction: 0xf0402a00
    3d84:	andcs	r8, r2, #48, 8	; 0x30000000
    3d88:	eorscs	pc, ip, r9, asr #17
    3d8c:			; <UNDEFINED> instruction: 0xf0002800
    3d90:	cfldr64ne	mvdx8, [r3], {73}	; 0x49
    3d94:	subseq	lr, r2, #3072	; 0xc00
    3d98:			; <UNDEFINED> instruction: 0xf8df0091
    3d9c:	ldrbtmi	fp, [fp], #1724	; 0x6bc
    3da0:	eorscs	pc, ip, fp, asr #17
    3da4:			; <UNDEFINED> instruction: 0xf852f018
    3da8:	subeq	pc, r4, fp, asr #17
    3dac:	andcs	r6, r0, fp, lsr #24
    3db0:	mrrcne	12, 6, r6, r9, cr10
    3db4:	bl	9ce60 <pclose@plt+0x99850>
    3db8:			; <UNDEFINED> instruction: 0xf8420183
    3dbc:	subvs	r4, r8, r3, lsr #32
    3dc0:			; <UNDEFINED> instruction: 0xf00a4640
    3dc4:	strmi	pc, [r1], -fp, asr #26
    3dc8:			; <UNDEFINED> instruction: 0xf8dfe7cb
    3dcc:	mulcs	r1, r0, r6
    3dd0:	pkhtbcs	pc, ip, pc, asr #17	; <UNPREDICTABLE>
    3dd4:	pkhtbne	pc, ip, pc, asr #17	; <UNPREDICTABLE>
    3dd8:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    3ddc:			; <UNDEFINED> instruction: 0xf7ff4479
    3de0:			; <UNDEFINED> instruction: 0xf8dfeb58
    3de4:	ldrbtmi	r0, [r8], #-1668	; 0xfffff97c
    3de8:	b	fe1c1dec <pclose@plt+0xfe1be7dc>
    3dec:			; <UNDEFINED> instruction: 0x167cf8df
    3df0:	andcs	r2, r0, r5, lsl #4
    3df4:			; <UNDEFINED> instruction: 0xf7ff4479
    3df8:			; <UNDEFINED> instruction: 0xf8dfe9e0
    3dfc:	ldrbtmi	r2, [sl], #-1652	; 0xfffff98c
    3e00:	andcs	r4, r1, r1, lsl #12
    3e04:	bl	1141e08 <pclose@plt+0x113e7f8>
    3e08:			; <UNDEFINED> instruction: 0xf7ff2000
    3e0c:			; <UNDEFINED> instruction: 0xf8dfead0
    3e10:	ldrbtmi	r3, [fp], #-1636	; 0xfffff99c
    3e14:	blcs	1e588 <pclose@plt+0x1af78>
    3e18:	rscshi	pc, r2, r0, asr #32
    3e1c:			; <UNDEFINED> instruction: 0xf0402f00
    3e20:			; <UNDEFINED> instruction: 0xf8db8102
    3e24:	stmdacs	r0, {}	; <UNPREDICTABLE>
    3e28:	ldrbhi	pc, [r9], #0	; <UNPREDICTABLE>
    3e2c:	blcs	a21e40 <pclose@plt+0xa1e830>
    3e30:	strbhi	pc, [r7, #-0]	; <UNPREDICTABLE>
    3e34:			; <UNDEFINED> instruction: 0x1640f8df
    3e38:			; <UNDEFINED> instruction: 0xf0174479
    3e3c:	stmdblt	r0!, {r0, r1, r2, r4, r6, r9, fp, ip, sp, lr, pc}
    3e40:			; <UNDEFINED> instruction: 0x3638f8df
    3e44:			; <UNDEFINED> instruction: 0xf8cb447b
    3e48:			; <UNDEFINED> instruction: 0xf8db3000
    3e4c:	mrscs	r0, (UNDEF: 0)
    3e50:	blx	53fe5c <pclose@plt+0x53c84c>
    3e54:	cmplt	r0, r6, lsl #12
    3e58:	tstcs	r0, r0, asr #16
    3e5c:	cdp2	0, 3, cr15, cr14, cr4, {0}
    3e60:			; <UNDEFINED> instruction: 0x761cf8df
    3e64:	ldrbtvs	r4, [r8], #1151	; 0x47f
    3e68:			; <UNDEFINED> instruction: 0xf0402800
    3e6c:			; <UNDEFINED> instruction: 0xf8db84ef
    3e70:	mrscs	r0, (UNDEF: 0)
    3e74:	cdp2	0, 3, cr15, cr2, cr4, {0}
    3e78:			; <UNDEFINED> instruction: 0x3608f8df
    3e7c:	ldrbvs	r4, [r8], #1147	; 0x47b
    3e80:			; <UNDEFINED> instruction: 0xf0002800
    3e84:	ldmib	r3, {r0, r3, r4, r7, r8, sl, pc}^
    3e88:	andcc	r1, r2, #-268435456	; 0xf0000000
    3e8c:	movwle	r4, #49802	; 0xc28a
    3e90:	andcs	fp, r2, #147456	; 0x24000
    3e94:			; <UNDEFINED> instruction: 0xf8df63da
    3e98:	andcs	r6, r4, #240, 10	; 0x3c000000
    3e9c:			; <UNDEFINED> instruction: 0xf106447e
    3ea0:	ldfvse	f0, [r0], #-240	; 0xffffff10
    3ea4:			; <UNDEFINED> instruction: 0xfffef017
    3ea8:			; <UNDEFINED> instruction: 0xf8df6470
    3eac:			; <UNDEFINED> instruction: 0xf8df65e0
    3eb0:	ldrbtmi	r1, [lr], #-1504	; 0xfffffa20
    3eb4:	ldrbtmi	r9, [r9], #-2819	; 0xfffff4fd
    3eb8:	bleq	14202c <pclose@plt+0x13ea1c>
    3ebc:	ldmdavc	r0, {r1, r2, r4, r6, r7, r8, fp, sp, lr, pc}
    3ec0:	movwls	r3, #15105	; 0x3b01
    3ec4:	ldrtvs	r1, [r3], #-3195	; 0xfffff385
    3ec8:	ldc2	0, cr15, [ip], #-24	; 0xffffffe8
    3ecc:	ldclvs	12, cr6, [r3], #-200	; 0xffffff38
    3ed0:			; <UNDEFINED> instruction: 0xf8482100
    3ed4:			; <UNDEFINED> instruction: 0xf8430027
    3ed8:			; <UNDEFINED> instruction: 0xf8df1022
    3edc:	ldrbtmi	r6, [lr], #-1464	; 0xfffffa48
    3ee0:	blcs	1ebb4 <pclose@plt+0x1b5a4>
    3ee4:	rscshi	pc, r6, r0
    3ee8:	ldclvs	8, cr6, [r0], #204	; 0xcc
    3eec:			; <UNDEFINED> instruction: 0xf0002b00
    3ef0:	stmdacs	r0, {r1, r7, r8, r9, pc}
    3ef4:	rschi	pc, lr, r0
    3ef8:	ldc2l	0, cr15, [sl, #-48]	; 0xffffffd0
    3efc:			; <UNDEFINED> instruction: 0xf0002800
    3f00:	blvs	1c642ac <pclose@plt+0x1c60c9c>
    3f04:			; <UNDEFINED> instruction: 0xfff8f005
    3f08:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    3f0c:	rschi	pc, r2, r0
    3f10:			; <UNDEFINED> instruction: 0x2e0069b6
    3f14:	strbthi	pc, [fp], -r0	; <UNPREDICTABLE>
    3f18:	ldrbne	pc, [ip, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    3f1c:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    3f20:	ldm	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3f24:			; <UNDEFINED> instruction: 0xf0402800
    3f28:	stmdavs	r9!, {r0, r2, r3, r5, r6, r7, r8, sl, pc}
    3f2c:			; <UNDEFINED> instruction: 0x4638b111
    3f30:	ldc2l	0, cr15, [ip, #-72]	; 0xffffffb8
    3f34:			; <UNDEFINED> instruction: 0xf7ff2000
    3f38:			; <UNDEFINED> instruction: 0xf8dfea3a
    3f3c:	andcs	r1, r5, #96, 10	; 0x18000000
    3f40:			; <UNDEFINED> instruction: 0xf8df4640
    3f44:	ldrbtmi	r4, [r9], #-1372	; 0xfffffaa4
    3f48:	ldmdb	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3f4c:	ldrbcc	pc, [r4, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    3f50:	ldrbtmi	r4, [fp], #-1148	; 0xfffffb84
    3f54:			; <UNDEFINED> instruction: 0x4601681a
    3f58:			; <UNDEFINED> instruction: 0xf7ff2001
    3f5c:			; <UNDEFINED> instruction: 0x4620ea9a
    3f60:	stmib	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3f64:	strbne	pc, [r0, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    3f68:	strbmi	r2, [r0], -r5, lsl #4
    3f6c:			; <UNDEFINED> instruction: 0xf7ff4479
    3f70:			; <UNDEFINED> instruction: 0xf7ffe924
    3f74:			; <UNDEFINED> instruction: 0xf8dfe9c2
    3f78:	andcs	r1, r5, #52, 10	; 0xd000000
    3f7c:	ldrbtmi	r4, [r9], #-1600	; 0xfffff9c0
    3f80:	ldmdb	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3f84:	ldmib	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3f88:	strne	pc, [r4, #-2271]!	; 0xfffff721
    3f8c:	strbmi	r2, [r0], -r5, lsl #4
    3f90:			; <UNDEFINED> instruction: 0xf7ff4479
    3f94:			; <UNDEFINED> instruction: 0xf7ffe912
    3f98:			; <UNDEFINED> instruction: 0xf8dfe9b0
    3f9c:	andcs	r1, r5, #24, 10	; 0x6000000
    3fa0:	ldrbtmi	r4, [r9], #-1600	; 0xfffff9c0
    3fa4:	stmdb	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3fa8:	stmib	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3fac:	strne	pc, [r8, #-2271]	; 0xfffff721
    3fb0:	strbmi	r2, [r0], -r5, lsl #4
    3fb4:			; <UNDEFINED> instruction: 0xf7ff4479
    3fb8:			; <UNDEFINED> instruction: 0xf7ffe900
    3fbc:			; <UNDEFINED> instruction: 0xf8dfe99e
    3fc0:	andcs	r1, r5, #252, 8	; 0xfc000000
    3fc4:	ldrbtmi	r4, [r9], #-1600	; 0xfffff9c0
    3fc8:	ldm	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3fcc:	ldmib	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3fd0:	strbtne	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    3fd4:	strbmi	r2, [r0], -r5, lsl #4
    3fd8:			; <UNDEFINED> instruction: 0xf7ff4479
    3fdc:			; <UNDEFINED> instruction: 0xf7ffe8ee
    3fe0:	strtmi	lr, [r0], -ip, lsl #19
    3fe4:	stmib	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3fe8:	ldrbne	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    3fec:	strbmi	r2, [r0], -r5, lsl #4
    3ff0:			; <UNDEFINED> instruction: 0xf7ff4479
    3ff4:			; <UNDEFINED> instruction: 0xf7ffe8e2
    3ff8:	strbmi	lr, [r0], -r0, lsl #19
    3ffc:	ldmib	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4000:	ldrdeq	pc, [r0], -fp
    4004:			; <UNDEFINED> instruction: 0xf0002800
    4008:	ldrbmi	r8, [fp], -r7, ror #7
    400c:			; <UNDEFINED> instruction: 0xf8534619
    4010:	bcs	fc28 <pclose@plt+0xc618>
    4014:			; <UNDEFINED> instruction: 0xf8dfd1fa
    4018:	stmdavs	sl, {r4, r5, r7, sl, ip, sp}
    401c:	ldrvs	r4, [sl], #1147	; 0x47b
    4020:			; <UNDEFINED> instruction: 0xf43f2f00
    4024:	ldmdavc	lr!, {r0, r1, r8, r9, sl, fp, sp, pc}
    4028:	eorle	r2, r8, pc, lsr #28
    402c:	ldrtmi	r2, [r8], -pc, lsr #2
    4030:	stmib	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4034:			; <UNDEFINED> instruction: 0xf0002800
    4038:	cfsh64cs	mvdx8, mvdx14, #15
    403c:	ldmdavc	fp!, {r1, r8, ip, lr, pc}^
    4040:	andsle	r2, ip, pc, lsr #22
    4044:	strcc	pc, [r4], #2271	; 0x8df
    4048:			; <UNDEFINED> instruction: 0xf8df2101
    404c:	stmdage	ip, {r2, r7, sl, sp}
    4050:	smlsdxls	r0, fp, r4, r4
    4054:			; <UNDEFINED> instruction: 0xf7ff447a
    4058:	ldrtmi	lr, [r8], -r4, asr #18
    405c:	stmda	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4060:			; <UNDEFINED> instruction: 0xf8df9f0c
    4064:	ldmdavc	sl!, {r4, r5, r6, sl, ip, sp}
    4068:	bcs	bd525c <pclose@plt+0xbd1c4c>
    406c:	andle	r6, r6, pc, lsl r1
    4070:	ldrtmi	r2, [r8], -pc, lsr #2
    4074:	stmib	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4078:			; <UNDEFINED> instruction: 0xf0002800
    407c:	andcs	r8, r0, #-318767104	; 0xed000000
    4080:			; <UNDEFINED> instruction: 0x46104639
    4084:	blx	fecc009e <pclose@plt+0xfecbca8e>
    4088:	strbcc	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    408c:	ldrbvs	r4, [r8], #1147	; 0x47b
    4090:	strbcc	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    4094:	cfldrdvs	mvd4, [fp], {123}	; 0x7b
    4098:			; <UNDEFINED> instruction: 0xf47f2b00
    409c:			; <UNDEFINED> instruction: 0xf8dfaf1e
    40a0:	stmiapl	r2!, {r6, sl, ip, sp}^
    40a4:	stmdblt	fp, {r0, r1, r4, fp, sp, lr}
    40a8:	andsvs	r2, r3, r2, lsl #6
    40ac:	ldrtcc	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    40b0:	ldrbtmi	r6, [fp], #-2065	; 0xfffff7ef
    40b4:			; <UNDEFINED> instruction: 0xf0046918
    40b8:	andls	pc, sl, r7, lsl #29
    40bc:			; <UNDEFINED> instruction: 0xf8dfe70d
    40c0:	ldrbtmi	r0, [r8], #-1064	; 0xfffffbd8
    40c4:			; <UNDEFINED> instruction: 0xff6af017
    40c8:			; <UNDEFINED> instruction: 0xf8c82301
    40cc:			; <UNDEFINED> instruction: 0xf8c83020
    40d0:	ldrb	r0, [r0, #24]
    40d4:	ldrcc	pc, [r4], #-2271	; 0xfffff721
    40d8:	cfldrdvs	mvd4, [fp], {123}	; 0x7b
    40dc:	cmplt	r5, sp, lsl r8
    40e0:	strne	pc, [ip], #-2271	; 0xfffff721
    40e4:	ldrbtmi	r6, [r9], #-2152	; 0xfffff798
    40e8:	svc	0x00ccf7fe
    40ec:			; <UNDEFINED> instruction: 0xf0002800
    40f0:			; <UNDEFINED> instruction: 0xf8df811a
    40f4:	ldrbtmi	r6, [lr], #-1024	; 0xfffffc00
    40f8:	blcs	1e4cc <pclose@plt+0x1aebc>
    40fc:	adchi	pc, sl, r0
    4100:			; <UNDEFINED> instruction: 0xb11b68b3
    4104:	blcs	1f1d8 <pclose@plt+0x1bbc8>
    4108:	strthi	pc, [pc], #64	; 4110 <pclose@plt+0xb00>
    410c:			; <UNDEFINED> instruction: 0xf04f4bfa
    4110:			; <UNDEFINED> instruction: 0xf8df0800
    4114:	ldrbtmi	r9, [fp], #-1000	; 0xfffffc18
    4118:	teqcc	ip, #4, 6	; 0x10000000
    411c:			; <UNDEFINED> instruction: 0xf8cd44f9
    4120:	mcr	0, 0, fp, cr8, cr12, {0}
    4124:	and	r3, r6, r0, lsl sl
    4128:	stmiapl	r3!, {r0, r2, r4, r5, r6, r7, r8, r9, fp, lr}^
    412c:	stccs	8, cr6, [r0, #-116]	; 0xffffff8c
    4130:			; <UNDEFINED> instruction: 0xf108d16a
    4134:			; <UNDEFINED> instruction: 0xf8d90804
    4138:			; <UNDEFINED> instruction: 0xf853300c
    413c:	stmdacs	r0, {r3}
    4140:	addhi	pc, r6, r0
    4144:			; <UNDEFINED> instruction: 0xf9aef006
    4148:	stmiapl	r3!, {r1, r2, r3, r5, r6, r7, r8, r9, fp, lr}^
    414c:	svccs	0x0000681f
    4150:			; <UNDEFINED> instruction: 0xf8d9d1ea
    4154:	svccs	0x0000704c
    4158:	ldrtmi	sp, [r8], -fp, ror #1
    415c:	stc2	0, cr15, [r8], #-48	; 0xffffffd0
    4160:	rscle	r2, r6, r0, lsl #16
    4164:	ldrdcc	pc, [ip], -r9
    4168:	ldrdlt	pc, [ip], #-128	; 0xffffff80	; <UNPREDICTABLE>
    416c:	andeq	lr, r8, #3072	; 0xc00
    4170:			; <UNDEFINED> instruction: 0xf8539205
    4174:			; <UNDEFINED> instruction: 0xf1aba008
    4178:	and	r0, r6, r4, lsl #12
    417c:			; <UNDEFINED> instruction: 0x4650685d
    4180:			; <UNDEFINED> instruction: 0xf7fe4629
    4184:	stmdacs	r0, {r7, r8, r9, sl, fp, sp, lr, pc}
    4188:			; <UNDEFINED> instruction: 0xf856d03e
    418c:	blcs	13da4 <pclose@plt+0x10794>
    4190:			; <UNDEFINED> instruction: 0x4650d1f4
    4194:			; <UNDEFINED> instruction: 0xf7ff461e
    4198:			; <UNDEFINED> instruction: 0xf04fe916
    419c:	strls	r3, [r6], #-1023	; 0xfffffc01
    41a0:	mcr	6, 0, r4, cr8, cr12, {0}
    41a4:	muls	r1, r0, sl
    41a8:			; <UNDEFINED> instruction: 0x46506855
    41ac:			; <UNDEFINED> instruction: 0xf0174629
    41b0:	movtlt	pc, #2205	; 0x89d	; <UNPREDICTABLE>
    41b4:	tstle	r8, r1, ror #24
    41b8:	bcs	fe43fa20 <pclose@plt+0xfe43c410>
    41bc:	ldrbmi	r4, [r0], -r9, lsr #12
    41c0:	blx	fea40226 <pclose@plt+0xfea3cc16>
    41c4:	svclt	0x00082800
    41c8:			; <UNDEFINED> instruction: 0x36014634
    41cc:	eorcs	pc, r6, fp, asr r8	; <UNPREDICTABLE>
    41d0:	mvnle	r2, r0, lsl #20
    41d4:	mrrcne	6, 2, r4, sl, cr3
    41d8:	andle	r9, r3, r6, lsl #24
    41dc:	eorcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    41e0:	stmiblt	sp, {r0, r2, r3, r4, r6, fp, sp, lr}
    41e4:			; <UNDEFINED> instruction: 0xf7fe980a
    41e8:	stmibmi	r7, {r5, r7, r8, r9, sl, fp, sp, lr, pc}^
    41ec:	andcs	r2, r0, r5, lsl #4
    41f0:			; <UNDEFINED> instruction: 0xf7fe4479
    41f4:	blls	180184 <pclose@plt+0x17cb74>
    41f8:	ldmdavs	fp, {r0, r8, sp}
    41fc:	stmdage	sl, {r1, r9, sl, lr}
    4200:	stmda	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4204:	stcls	7, cr14, [r6], {149}	; 0x95
    4208:	ldrbtmi	r4, [sl], #-2752	; 0xfffff540
    420c:	movwne	lr, #63954	; 0xf9d2
    4210:	addmi	r3, fp, #134217728	; 0x8000000
    4214:	stmdblt	r9, {r1, r3, r8, r9, ip, lr, pc}
    4218:	bicsvs	r2, r3, #134217728	; 0x8000000
    421c:	andcs	r9, r4, #4, 28	; 0x40
    4220:	bne	43fa88 <pclose@plt+0x43c478>
    4224:			; <UNDEFINED> instruction: 0xf0176c70
    4228:	ldrbtvs	pc, [r0], #-3645	; 0xfffff1c3	; <UNPREDICTABLE>
    422c:			; <UNDEFINED> instruction: 0x46294eb8
    4230:	ldrbtmi	r4, [lr], #-1592	; 0xfffff9c8
    4234:			; <UNDEFINED> instruction: 0x5710e9d6
    4238:	ldrtvs	r1, [r3], #-3179	; 0xfffff395
    423c:	blx	fe0c025c <pclose@plt+0xfe0bcc4c>
    4240:	ldclvs	12, cr6, [r3], #-200	; 0xffffff38
    4244:			; <UNDEFINED> instruction: 0xf8472100
    4248:			; <UNDEFINED> instruction: 0xf8430025
    424c:	ldrb	r1, [r0, -r2, lsr #32]!
    4250:			; <UNDEFINED> instruction: 0xb01cf8dd
    4254:	ldrbtmi	r4, [fp], #-2991	; 0xfffff451
    4258:			; <UNDEFINED> instruction: 0xb19a69da
    425c:	stmdacs	r0, {r3, r4, sl, fp, sp, lr}
    4260:	ldrbhi	pc, [r4], #0	; <UNPREDICTABLE>
    4264:	stmdacs	r0, {r3, r4, r7, sl, fp, sp, lr}
    4268:	sbchi	pc, pc, #0
    426c:	mrc2	0, 4, pc, cr6, cr7, {0}
    4270:	stcmi	6, cr4, [r9, #24]!
    4274:	cfstrsvs	mvf4, [fp], #-500	; 0xfffffe0c
    4278:			; <UNDEFINED> instruction: 0xf0402b00
    427c:	ldrtmi	r8, [r0], -sl, ror #6
    4280:	svc	0x0052f7fe
    4284:	ldrbtmi	r4, [fp], #-2981	; 0xfffff45b
    4288:	bcs	1f2f8 <pclose@plt+0x1bce8>
    428c:	addhi	pc, sl, #64	; 0x40
    4290:	bcs	1f600 <pclose@plt+0x1bff0>
    4294:	orrhi	pc, r4, r0
    4298:	bcs	9f208 <pclose@plt+0x9bbf8>
    429c:	stmdblt	sl, {r0, r1, r3, fp, ip, lr, pc}
    42a0:	bicsvs	r2, sl, #536870912	; 0x20000000
    42a4:	andcs	r4, r4, #10112	; 0x2780
    42a8:			; <UNDEFINED> instruction: 0xf105447d
    42ac:	stfvse	f0, [r8], #-240	; 0xffffff10
    42b0:	ldc2l	0, cr15, [r8, #92]!	; 0x5c
    42b4:	cfldrsmi	mvf6, [fp, #416]	; 0x1a0
    42b8:	ldrbtmi	r4, [sp], #-2459	; 0xfffff665
    42bc:	cfstrsvs	mvf4, [lr], #-484	; 0xfffffe1c
    42c0:	stclvs	12, cr6, [pc], #-928	; 3f28 <pclose@plt+0x918>
    42c4:	strtvs	r1, [fp], #-3187	; 0xfffff38d
    42c8:	blx	f402e8 <pclose@plt+0xf3ccd8>
    42cc:			; <UNDEFINED> instruction: 0x3110e9d5
    42d0:			; <UNDEFINED> instruction: 0xf8db2500
    42d4:			; <UNDEFINED> instruction: 0xf8472000
    42d8:			; <UNDEFINED> instruction: 0xf8410026
    42dc:	tstlt	r2, #35	; 0x23
    42e0:	cdpmi	3, 9, cr11, cr2, cr11, {0}
    42e4:	ldrbtmi	r2, [lr], #-512	; 0xfffffe00
    42e8:	ldmdavs	fp, {r0, r1, r4, r5, r6, sl, fp, sp, lr}
    42ec:	ldrdeq	lr, [r1, -r3]
    42f0:	ldc2	0, cr15, [r2, #48]!	; 0x30
    42f4:	svcge	0x000ab1b8
    42f8:	ldrbmi	r2, [r9], -r1, lsl #6
    42fc:			; <UNDEFINED> instruction: 0xf011463a
    4300:	strmi	pc, [r5], -r3, asr #25
    4304:			; <UNDEFINED> instruction: 0xf0002800
    4308:	ldclvs	3, cr8, [r3], #-756	; 0xfffffd0c
    430c:			; <UNDEFINED> instruction: 0xf0066818
    4310:	stmiavs	r9!, {r0, r1, r9, fp, ip, sp, lr, pc}
    4314:	ldclvs	8, cr6, [r6], #-160	; 0xffffff60
    4318:	blx	540338 <pclose@plt+0x53cd28>
    431c:	strtmi	r4, [r8], -r3, lsl #12
    4320:			; <UNDEFINED> instruction: 0xf00e6033
    4324:	blmi	fe0c38d0 <pclose@plt+0xfe0c02c0>
    4328:	bvs	169551c <pclose@plt+0x1691f0c>
    432c:			; <UNDEFINED> instruction: 0xf0002a00
    4330:	ldfvsp	f0, [r8], {59}	; 0x3b
    4334:			; <UNDEFINED> instruction: 0xf43f2800
    4338:			; <UNDEFINED> instruction: 0xf7feadfd
    433c:	ldrb	lr, [r9, #4062]!	; 0xfde
    4340:	andeq	r8, r3, r0, lsr r6
    4344:	andeq	r0, r0, r0, ror #4
    4348:	andeq	r4, r2, r6, lsr #16
    434c:	muleq	r2, r0, r9
    4350:	andeq	r2, r2, r0, ror #18
    4354:	andeq	sl, r3, r6, lsl #23
    4358:	andeq	r2, r2, r4, ror #18
    435c:	ldrdeq	r8, [r3], -lr
    4360:	andeq	r0, r0, r8, lsr #4
    4364:	andeq	r2, r2, r2, ror #18
    4368:	andeq	r0, r0, r4, ror #4
    436c:	andeq	r2, r2, r4, ror #18
    4370:	andeq	r0, r0, r0, lsl r3
    4374:	andeq	r2, r2, r2, ror #18
    4378:	andeq	r0, r0, ip, lsl #7
    437c:	andeq	r2, r2, r8, ror r9
    4380:	strdeq	r0, [r0], -ip
    4384:	andeq	r2, r2, lr, ror r9
    4388:	andeq	r0, r0, r4, ror r3
    438c:	andeq	r2, r2, ip, ror r9
    4390:	andeq	r0, r0, r8, lsl #7
    4394:	andeq	r2, r2, lr, ror r9
    4398:	andeq	r0, r0, r4, ror r2
    439c:	andeq	r2, r2, r8, lsl #19
    43a0:	andeq	r0, r0, ip, ror r3
    43a4:	andeq	r2, r2, lr, lsl #19
    43a8:	andeq	r0, r0, ip, lsl #6
    43ac:	andeq	r2, r2, r0, lsr #19
    43b0:	andeq	r0, r0, r0, lsr #4
    43b4:			; <UNDEFINED> instruction: 0x000229ba
    43b8:	andeq	r0, r0, r4, lsl r2
    43bc:	ldrdeq	r2, [r2], -r0
    43c0:	andeq	r0, r0, r4, lsl #5
    43c4:	andeq	r2, r2, r6, ror #19
    43c8:	andeq	r0, r0, ip, asr r2
    43cc:	ldrdeq	r2, [r2], -ip
    43d0:	andeq	r0, r0, ip, lsl r2
    43d4:	andeq	r2, r2, r6, ror #19
    43d8:	andeq	r0, r0, r4, asr #6
    43dc:	andeq	r8, r3, r2, ror #18
    43e0:	strdeq	r2, [r2], -r6
    43e4:	andeq	r0, r0, r4, lsr #5
    43e8:	andeq	r2, r2, r2, ror #16
    43ec:	andeq	r0, r0, r0, ror r3
    43f0:	andeq	r0, r0, r8, asr r2
    43f4:	andeq	sl, r3, r8, ror r7
    43f8:	muleq	r2, r2, r7
    43fc:	andeq	sl, r3, r6, lsl r7
    4400:	andeq	sl, r3, ip, lsl #14
    4404:	strdeq	sl, [r3], -r2
    4408:	andeq	sl, r3, r8, ror #13
    440c:			; <UNDEFINED> instruction: 0x0003a6ba
    4410:	muleq	r3, r8, r6
    4414:	andeq	sl, r3, r2, ror r6
    4418:	andeq	sl, r3, r8, ror #12
    441c:	andeq	sl, r3, lr, asr #12
    4420:	andeq	sl, r3, r4, lsr r6
    4424:	andeq	r8, r3, ip, lsl #11
    4428:	andeq	sl, r3, ip, lsl r6
    442c:	andeq	sl, r3, r4, lsl #12
    4430:	andeq	r0, r0, r4, lsr #6
    4434:	andeq	sl, r3, lr, lsr #11
    4438:	muleq	r3, lr, r5
    443c:	andeq	r0, r0, ip, ror r2
    4440:	andeq	sl, r3, r2, asr #10
    4444:	andeq	sl, r3, lr, lsl r5
    4448:	andeq	sl, r3, sl, lsl #10
    444c:	ldrdeq	sl, [r3], -r8
    4450:			; <UNDEFINED> instruction: 0x0003a4be
    4454:			; <UNDEFINED> instruction: 0x0003a4ba
    4458:	andeq	sl, r3, sl, ror r4
    445c:	andeq	r2, r2, r0, lsl #10
    4460:	strdeq	r2, [r2], -lr
    4464:	andeq	r2, r2, r0, lsl #10
    4468:	andeq	r4, r2, r6, lsl #1
    446c:	strdeq	r2, [r2], -ip
    4470:	andeq	r2, r2, sl, ror #11
    4474:	andeq	sl, r3, r6, lsl #8
    4478:	andeq	r2, r2, ip, lsl lr
    447c:	andeq	r2, r2, r8, lsl lr
    4480:			; <UNDEFINED> instruction: 0x0003a3b4
    4484:	muleq	r3, ip, r3
    4488:	andeq	sl, r3, ip, ror r3
    448c:	andeq	sl, r3, r6, ror #6
    4490:			; <UNDEFINED> instruction: 0x000218b6
    4494:	andeq	sl, r3, sl, lsr r3
    4498:	andeq	r1, r2, r2, ror #31
    449c:	andeq	r2, r2, sl, lsr #9
    44a0:	andeq	r3, r2, ip, lsl pc
    44a4:	andeq	r8, r3, lr, asr #7
    44a8:	ldrdeq	r2, [r2], -r0
    44ac:	andeq	r2, r2, sl, asr #11
    44b0:	andeq	r2, r2, r0, asr #13
    44b4:	andeq	r2, r2, lr, ror #13
    44b8:	andeq	r2, r2, r4, ror #15
    44bc:	andeq	r2, r2, r2, lsl #18
    44c0:	andeq	r2, r2, r4, lsr #18
    44c4:	andeq	r2, r2, ip, lsr #23
    44c8:	strdeq	sl, [r3], -ip
    44cc:			; <UNDEFINED> instruction: 0x000219b0
    44d0:			; <UNDEFINED> instruction: 0x000219b0
    44d4:			; <UNDEFINED> instruction: 0x0003a1b0
    44d8:	andeq	sl, r3, ip, lsl #3
    44dc:	andeq	sl, r3, r4, lsl #3
    44e0:	andeq	r0, r0, r4, lsl #6
    44e4:	andeq	sl, r3, r6, ror #2
    44e8:	andeq	r1, r2, lr, lsr lr
    44ec:	andeq	sl, r3, r0, asr #2
    44f0:	andeq	r2, r2, r2, ror #22
    44f4:	andeq	sl, r3, r2, lsr #2
    44f8:	andeq	sl, r3, r2, lsl #2
    44fc:	strdeq	sl, [r3], -ip
    4500:	strdeq	r0, [r0], -r8
    4504:	muleq	r0, r4, r2
    4508:	strdeq	r1, [r2], -r0
    450c:	andeq	sl, r3, lr
    4510:	andeq	r9, r3, r6, ror #31
    4514:	andeq	r9, r3, r2, asr #31
    4518:	andeq	r9, r3, r4, lsr #31
    451c:	muleq	r3, r2, pc	; <UNPREDICTABLE>
    4520:	andeq	r9, r3, r0, ror pc
    4524:	andeq	r9, r3, lr, asr pc
    4528:			; <UNDEFINED> instruction: 0x000214b0
    452c:	andeq	r9, r3, r2, lsr pc
    4530:	strdeq	r9, [r3], -r0
    4534:	strdcs	r6, [r0, -r0]
    4538:	blx	fe540554 <pclose@plt+0xfe53cf44>
    453c:			; <UNDEFINED> instruction: 0xf0002800
    4540:			; <UNDEFINED> instruction: 0xf8df8159
    4544:	svcne	0x000477d8
    4548:	and	r4, r9, pc, ror r4
    454c:			; <UNDEFINED> instruction: 0x463a681e
    4550:	tstcs	r1, r8, lsr #16
    4554:	ldmvs	lr, {r0, r9, sl, ip, pc}
    4558:	ldmdavs	fp, {r9, sl, ip, pc}^
    455c:	svc	0x00b0f7fe
    4560:	svccc	0x0004f854
    4564:	mvnsle	r2, r0, lsl #22
    4568:			; <UNDEFINED> instruction: 0xf856e4e4
    456c:	cdpcs	0, 0, cr6, cr0, cr3, {1}
    4570:	blge	feb41674 <pclose@plt+0xfeb3e064>
    4574:	ldrtmi	r2, [r0], -pc, lsr #2
    4578:	svc	0x002af7fe
    457c:			; <UNDEFINED> instruction: 0xf43f2800
    4580:	ldrtmi	sl, [r0], -r5, lsr #23
    4584:	bleq	1409b8 <pclose@plt+0x13d3a8>
    4588:	stc2	0, cr15, [r8, #-92]	; 0xffffffa4
    458c:	blcc	6b1a0 <pclose@plt+0x67b90>
    4590:			; <UNDEFINED> instruction: 0xf8c99303
    4594:	stmdacs	r0, {r4}
    4598:	blge	fe64169c <pclose@plt+0xfe63e08c>
    459c:	bllt	fe1c25a0 <pclose@plt+0xfe1bef90>
    45a0:	blcs	1ef14 <pclose@plt+0x1b904>
    45a4:	cfstrdge	mvd15, [r6], {127}	; 0x7f
    45a8:			; <UNDEFINED> instruction: 0x3774f8df
    45ac:	ldrbtmi	r9, [fp], #-2570	; 0xfffff5f6
    45b0:	stmdbcs	r0, {r0, r3, r4, r7, r8, fp, sp, lr}
    45b4:	mrshi	pc, (UNDEF: 1)	; <UNPREDICTABLE>
    45b8:			; <UNDEFINED> instruction: 0xf8dfb12a
    45bc:	ldrmi	r0, [r1], -r8, ror #14
    45c0:			; <UNDEFINED> instruction: 0xf00e4478
    45c4:			; <UNDEFINED> instruction: 0xf8dffaa5
    45c8:	strcs	r2, [r0, #-1888]	; 0xfffff8a0
    45cc:	smmlscc	ip, pc, r8, pc	; <UNPREDICTABLE>
    45d0:	ldrbtmi	r5, [fp], #-2212	; 0xfffff75c
    45d4:	bvs	69f73c <pclose@plt+0x69c12c>
    45d8:	mlavs	r5, r9, r9, r6
    45dc:			; <UNDEFINED> instruction: 0xf902f012
    45e0:			; <UNDEFINED> instruction: 0xf7fe4628
    45e4:	stmdacs	r0, {r2, r5, r6, r7, r9, sl, fp, sp, lr, pc}
    45e8:	tsthi	ip, r0	; <UNPREDICTABLE>
    45ec:			; <UNDEFINED> instruction: 0xf67f42b2
    45f0:			; <UNDEFINED> instruction: 0xf017abd0
    45f4:	stmdacs	r0, {r0, r1, r2, r3, r4, r6, r7, sl, fp, ip, sp, lr, pc}
    45f8:	cfstrdge	mvd15, [ip, #-252]!	; 0xffffff04
    45fc:	svccs	0x000069b7
    4600:	cfstrdge	mvd15, [r8, #-508]!	; 0xfffffe04
    4604:			; <UNDEFINED> instruction: 0xf9d4f00c
    4608:			; <UNDEFINED> instruction: 0xf0002800
    460c:	blvs	1c64f94 <pclose@plt+0x1c61984>
    4610:	ldrtmi	sl, [sl], -ip, lsl #22
    4614:	blge	2e9220 <pclose@plt+0x2e5c10>
    4618:	movwcs	r9, #4864	; 0x1300
    461c:			; <UNDEFINED> instruction: 0xffc4f004
    4620:	stmdacs	r0, {r0, r2, r9, sl, lr}
    4624:	subshi	pc, r3, #0
    4628:	blx	ffc40668 <pclose@plt+0xffc3d058>
    462c:	ldrdeq	lr, [fp, -sp]
    4630:			; <UNDEFINED> instruction: 0xf880f005
    4634:	usatcc	pc, #24, pc, asr #17	; <UNPREDICTABLE>
    4638:	stmiapl	r3!, {r0, r3, r5, r9, sl, lr}^
    463c:			; <UNDEFINED> instruction: 0xf0106818
    4640:			; <UNDEFINED> instruction: 0xf012f92f
    4644:			; <UNDEFINED> instruction: 0xf00dfec5
    4648:	ldrtmi	pc, [r8], -r3, lsr #30	; <UNPREDICTABLE>
    464c:	mcr	7, 5, pc, cr14, cr14, {7}	; <UNPREDICTABLE>
    4650:	usatcc	pc, #0, pc, asr #17	; <UNPREDICTABLE>
    4654:	usatls	pc, #0, pc, asr #17	; <UNPREDICTABLE>
    4658:	movwls	r4, #13435	; 0x347b
    465c:	ldrbtmi	r3, [r9], #828	; 0x33c
    4660:	mvfe	f1, #4.0
    4664:			; <UNDEFINED> instruction: 0xf8cd3a10
    4668:	andcs	sl, r0, #16
    466c:	ldrtmi	r4, [r8], -r1, asr #12
    4670:			; <UNDEFINED> instruction: 0xf9a6f004
    4674:	stmdacs	r0, {r0, r1, r7, r9, sl, lr}
    4678:	ldmib	r9, {r1, r3, r4, r5, ip, lr, pc}^
    467c:	orrslt	r4, r4, r0, lsl sl
    4680:	streq	pc, [r4], -sl, lsr #3
    4684:	and	r2, r2, r0, lsl #10
    4688:	adcmi	r3, r5, #4194304	; 0x400000
    468c:			; <UNDEFINED> instruction: 0xf856d00b
    4690:	ldrbmi	r3, [r8], -r4, lsl #30
    4694:			; <UNDEFINED> instruction: 0xf7fe6859
    4698:	stmdacs	r0, {r1, r2, r4, r5, r6, r7, sl, fp, sp, lr, pc}
    469c:			; <UNDEFINED> instruction: 0x4658d1f4
    46a0:	stcl	7, cr15, [r2, #-1016]	; 0xfffffc08
    46a4:			; <UNDEFINED> instruction: 0xf8dfe7e1
    46a8:	strcc	r2, [r2], #-1684	; 0xfffff96c
    46ac:	blvs	ff45589c <pclose@plt+0xff45228c>
    46b0:	movwle	r4, #41612	; 0xa28c
    46b4:	tstcs	r2, r9, lsl #18
    46b8:	mrc	3, 0, r6, cr8, cr1, {6}
    46bc:			; <UNDEFINED> instruction: 0x46501a10
    46c0:			; <UNDEFINED> instruction: 0xf0172204
    46c4:	blls	103688 <pclose@plt+0x100078>
    46c8:			; <UNDEFINED> instruction: 0xf8df6458
    46cc:	tstcs	r0, r4, ror r6
    46d0:	ldrbtmi	r4, [ip], #-1624	; 0xfffff9a8
    46d4:			; <UNDEFINED> instruction: 0x5610e9d4
    46d8:	strtvs	r1, [r2], #-3178	; 0xfffff396
    46dc:			; <UNDEFINED> instruction: 0xf832f006
    46e0:	stclvs	12, cr6, [r2], #-132	; 0xffffff7c
    46e4:			; <UNDEFINED> instruction: 0xf8462300
    46e8:			; <UNDEFINED> instruction: 0xf8420025
    46ec:	ldrb	r3, [r6, r1, lsr #32]
    46f0:	stcls	6, cr4, [r4], {56}	; 0x38
    46f4:	ldc2l	0, cr15, [r8, #40]!	; 0x28
    46f8:			; <UNDEFINED> instruction: 0xf7feb350
    46fc:			; <UNDEFINED> instruction: 0xf8dfed16
    4700:	ldrbtmi	r3, [fp], #-1604	; 0xfffff9bc
    4704:	andne	lr, pc, #3457024	; 0x34c000
    4708:	addmi	r3, sl, #536870912	; 0x20000000
    470c:	stmdblt	r9, {r2, r3, r8, r9, ip, lr, pc}
    4710:	bicsvs	r2, sl, #536870912	; 0x20000000
    4714:			; <UNDEFINED> instruction: 0x5630f8df
    4718:	ldrbtmi	r2, [sp], #-516	; 0xfffffdfc
    471c:	teqeq	ip, r5, lsl #2	; <UNPREDICTABLE>
    4720:			; <UNDEFINED> instruction: 0xf0176c68
    4724:	strbtvs	pc, [r8], #-3007	; 0xfffff441	; <UNPREDICTABLE>
    4728:			; <UNDEFINED> instruction: 0x5620f8df
    472c:			; <UNDEFINED> instruction: 0xf8df4639
    4730:	ldrbtmi	r0, [sp], #-1568	; 0xfffff9e0
    4734:	ldmib	r5, {r3, r4, r5, r6, sl, lr}^
    4738:	ldclne	7, cr6, [r3], #-64	; 0xffffffc0
    473c:			; <UNDEFINED> instruction: 0xf006642b
    4740:	stcvs	8, cr15, [sl], #-4
    4744:	tstcs	r0, fp, ror #24
    4748:	eoreq	pc, r6, r7, asr #16
    474c:	eorne	pc, r2, r3, asr #16
    4750:			; <UNDEFINED> instruction: 0x3600f8df
    4754:			; <UNDEFINED> instruction: 0x5600f8df
    4758:	ldrbtmi	r4, [sp], #-1147	; 0xfffffb85
    475c:	bcs	5f7cc <pclose@plt+0x5c1bc>
    4760:	andcs	fp, r0, #4, 30
    4764:	bvs	1adc7d4 <pclose@plt+0x1ad91c4>
    4768:			; <UNDEFINED> instruction: 0xf43f2b00
    476c:	stclvs	15, cr10, [fp], #-116	; 0xffffff8c
    4770:	strcs	fp, [r0], #-427	; 0xfffffe55
    4774:	ldmdavs	r8, {r1, sp, lr, pc}^
    4778:	ldc	7, cr15, [lr, #1016]!	; 0x3f8
    477c:	ldmdbpl	fp, {r0, r1, r3, r5, r6, sl, fp, sp, lr}
    4780:	blcs	11798 <pclose@plt+0xe188>
    4784:			; <UNDEFINED> instruction: 0xf7ffd1f7
    4788:			; <UNDEFINED> instruction: 0xf8dfbbd5
    478c:	andcs	r1, r5, #208, 10	; 0x34000000
    4790:			; <UNDEFINED> instruction: 0xf7fe4479
    4794:	blls	ffbe4 <pclose@plt+0xfc5d4>
    4798:			; <UNDEFINED> instruction: 0xf00e6819
    479c:			; <UNDEFINED> instruction: 0x2001f9b9
    47a0:	mcr	7, 0, pc, cr4, cr14, {7}	; <UNPREDICTABLE>
    47a4:	ldrdcc	pc, [r0], -fp
    47a8:			; <UNDEFINED> instruction: 0xf43f2b00
    47ac:	ldr	sl, [r8, #3516]	; 0xdbc
    47b0:	strne	pc, [ip, #2271]!	; 0x8df
    47b4:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    47b8:	ldcvs	7, cr14, [r8], {235}	; 0xeb
    47bc:	cmnle	r6, r0, lsl #16
    47c0:			; <UNDEFINED> instruction: 0xf43f2a00
    47c4:			; <UNDEFINED> instruction: 0xf8dfabb7
    47c8:			; <UNDEFINED> instruction: 0x4611059c
    47cc:			; <UNDEFINED> instruction: 0xf00e4478
    47d0:	mulcs	r1, pc, r9	; <UNPREDICTABLE>
    47d4:	stcl	7, cr15, [sl, #1016]!	; 0x3f8
    47d8:			; <UNDEFINED> instruction: 0xf47f2f00
    47dc:			; <UNDEFINED> instruction: 0xf8dfac24
    47e0:	ldrbtmi	r0, [r8], #-1416	; 0xfffffa78
    47e4:	blx	ff6c084a <pclose@plt+0xff6bd23a>
    47e8:	strcc	pc, [r0, #2271]	; 0x8df
    47ec:	ldrbvs	r4, [r8], #1147	; 0x47b
    47f0:	bllt	1d027f4 <pclose@plt+0x1cff1e4>
    47f4:	ldrbne	pc, [r8, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    47f8:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    47fc:	ldcl	7, cr15, [ip], {254}	; 0xfe
    4800:			; <UNDEFINED> instruction: 0xf00e6af1
    4804:			; <UNDEFINED> instruction: 0xf7fff985
    4808:	mrrcvs	11, 9, fp, fp, cr5	; <UNPREDICTABLE>
    480c:	blcs	1e880 <pclose@plt+0x1b270>
    4810:	teqhi	r4, r0	; <UNPREDICTABLE>
    4814:	stmdacs	r0, {r3, r4, r6, fp, sp, lr}
    4818:	teqhi	r0, r0	; <UNPREDICTABLE>
    481c:	mrc2	0, 3, pc, cr8, cr1, {0}
    4820:	str	r4, [r6, #-1542]!	; 0xfffff9fa
    4824:	svclt	0x00140f93
    4828:	andcs	r2, r0, r1
    482c:			; <UNDEFINED> instruction: 0xf53f0091
    4830:	stmdacs	r0, {r5, r6, r7, r9, sl, fp, sp, pc}
    4834:	bge	fec81938 <pclose@plt+0xfec7e328>
    4838:			; <UNDEFINED> instruction: 0xf8dbe6db
    483c:	stmdacs	r0, {}	; <UNPREDICTABLE>
    4840:			; <UNDEFINED> instruction: 0xf017d0ad
    4844:	teqvs	r0, fp, lsr #23	; <UNPREDICTABLE>
    4848:	blt	1d4284c <pclose@plt+0x1d3f23c>
    484c:			; <UNDEFINED> instruction: 0xf10b4630
    4850:			; <UNDEFINED> instruction: 0xf0050b04
    4854:	blls	104488 <pclose@plt+0x100e78>
    4858:	movwls	r3, #15105	; 0x3b01
    485c:	stmdavs	r0, {r1, r2, r9, sl, lr}^
    4860:	stcl	7, cr15, [r2], #-1016	; 0xfffffc08
    4864:			; <UNDEFINED> instruction: 0xf0176cf8
    4868:	ldmib	r7, {r0, r3, r4, r7, r8, r9, fp, ip, sp, lr, pc}^
    486c:	movwcc	r2, #8975	; 0x230f
    4870:			; <UNDEFINED> instruction: 0x60704293
    4874:	stmdblt	sl, {r2, r3, r8, r9, ip, lr, pc}
    4878:	mvnsvs	r2, #134217728	; 0x8000000
    487c:	ldrbtvc	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    4880:	ldrbtmi	r2, [pc], #-516	; 4888 <pclose@plt+0x1278>
    4884:	teqeq	ip, r7, lsl #2	; <UNPREDICTABLE>
    4888:			; <UNDEFINED> instruction: 0xf0176c78
    488c:	ldrbtvs	pc, [r8], #-2827	; 0xfffff4f5	; <UNPREDICTABLE>
    4890:	strbtcs	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    4894:	ldmib	r2, {r1, r3, r4, r5, r6, sl, lr}^
    4898:	andcs	r3, r0, r0, lsl r1
    489c:	ldrvs	r1, [r7], #-3167	; 0xfffff3a1
    48a0:	addeq	lr, r3, #1024	; 0x400
    48a4:	eorvs	pc, r3, r1, asr #16
    48a8:			; <UNDEFINED> instruction: 0xf7ff6050
    48ac:	ldmdavs	ip, {r1, r2, r4, r8, r9, fp, ip, sp, pc}
    48b0:	tstlt	r4, r8, asr ip
    48b4:			; <UNDEFINED> instruction: 0xf0126919
    48b8:			; <UNDEFINED> instruction: 0xf00dfe17
    48bc:			; <UNDEFINED> instruction: 0xf7fffde9
    48c0:			; <UNDEFINED> instruction: 0xf005bb39
    48c4:			; <UNDEFINED> instruction: 0xf8dffdef
    48c8:	stmiapl	r3!, {r2, r4, r5, r7, sl, ip, sp}^
    48cc:	stmdacs	r0, {r3, r4, fp, sp, lr}
    48d0:	tstcs	r0, r8, lsr r0
    48d4:			; <UNDEFINED> instruction: 0xf902f004
    48d8:	strtcc	pc, [r4], #2271	; 0x8df
    48dc:	ldrbvs	r4, [r8], #1147	; 0x47b
    48e0:	ldmib	r3, {r7, r8, r9, ip, sp, pc}^
    48e4:	andcc	r1, r2, #-268435456	; 0xf0000000
    48e8:	movwle	r4, #49802	; 0xc28a
    48ec:	andcs	fp, r2, #147456	; 0x24000
    48f0:			; <UNDEFINED> instruction: 0xf8df63da
    48f4:	andcs	r6, r4, #144, 8	; 0x90000000
    48f8:			; <UNDEFINED> instruction: 0xf106447e
    48fc:	ldfvse	f0, [r0], #-240	; 0xffffff10
    4900:	blx	ff440964 <pclose@plt+0xff43d354>
    4904:			; <UNDEFINED> instruction: 0xf8df6470
    4908:			; <UNDEFINED> instruction: 0xf8df3480
    490c:	stmiapl	r3!, {r7, sl, sp, lr}^
    4910:	cfldrsvs	mvf4, [r7], #-504	; 0xfffffe08
    4914:	ldclvs	8, cr6, [r0], #100	; 0x64
    4918:			; <UNDEFINED> instruction: 0xf8d61c7b
    491c:	ldrtvs	r8, [r3], #-68	; 0xffffffbc
    4920:			; <UNDEFINED> instruction: 0xff10f005
    4924:	tstgt	r0, #3506176	; 0x358000
    4928:	tsteq	r4, fp, lsl #2	; <UNPREDICTABLE>
    492c:	strcs	r9, [r0], -r3, lsl #20
    4930:			; <UNDEFINED> instruction: 0xf8480092
    4934:	ldrbmi	r0, [r8], -r7, lsr #32
    4938:	eorvs	pc, ip, r3, asr #16
    493c:	bl	ffb4293c <pclose@plt+0xffb3f32c>
    4940:	blt	ff302944 <pclose@plt+0xff2ff334>
    4944:	ldrdeq	pc, [r0], -fp
    4948:			; <UNDEFINED> instruction: 0xf43f2800
    494c:			; <UNDEFINED> instruction: 0xf7ffaa7e
    4950:			; <UNDEFINED> instruction: 0x6c6bba71
    4954:	ldmib	r3, {r0, r1, r3, r4, fp, sp, lr}^
    4958:			; <UNDEFINED> instruction: 0xf00c0101
    495c:	stmdacs	r0, {r0, r2, r3, r6, r8, r9, fp, ip, sp, lr, pc}
    4960:	cfstrsge	mvf15, [sp], {63}	; 0x3f
    4964:			; <UNDEFINED> instruction: 0xf0114631
    4968:	strmi	pc, [r7], -r1, lsl #26
    496c:			; <UNDEFINED> instruction: 0xf43f2800
    4970:	stclvs	12, cr10, [fp], #-536	; 0xfffffde8
    4974:			; <UNDEFINED> instruction: 0xf0056818
    4978:	blvs	ffb044bc <pclose@plt+0xffb00eac>
    497c:	strtvs	r2, [sl], #-512	; 0xfffffe00
    4980:	stmdale	ip, {r1, r8, r9, fp, sp}
    4984:	movwcs	fp, #10507	; 0x290b
    4988:			; <UNDEFINED> instruction: 0xf8df63eb
    498c:	andcs	r5, r4, #4, 8	; 0x4000000
    4990:			; <UNDEFINED> instruction: 0xf105447d
    4994:	stfvse	f0, [r8], #-240	; 0xffffff10
    4998:	blx	fe1409fc <pclose@plt+0xfe13d3ec>
    499c:	bmi	fff5db44 <pclose@plt+0xfff5a534>
    49a0:	ldrbtmi	r2, [sl], #-0
    49a4:			; <UNDEFINED> instruction: 0x3110e9d2
    49a8:	ldrvs	r1, [r5], #-3165	; 0xfffff3a3
    49ac:	addeq	lr, r3, #1024	; 0x400
    49b0:	eorvc	pc, r3, r1, asr #16
    49b4:	strbt	r6, [r2], #-80	; 0xffffffb0
    49b8:	andcs	r4, r5, #4046848	; 0x3dc000
    49bc:	ldrbtmi	r4, [r9], #-3831	; 0xfffff109
    49c0:	bl	ffec29c0 <pclose@plt+0xffebf3b0>
    49c4:			; <UNDEFINED> instruction: 0xf8db447e
    49c8:	mrscs	r3, (UNDEF: 1)
    49cc:	strmi	r9, [r2], -r0, lsl #12
    49d0:			; <UNDEFINED> instruction: 0xf7fea80a
    49d4:	blmi	ffcbfbf4 <pclose@plt+0xffcbc5e4>
    49d8:	ldmdavs	r3!, {r1, r2, r5, r6, r7, fp, ip, lr}
    49dc:	vqdmulh.s<illegal width 8>	d2, d0, d2
    49e0:			; <UNDEFINED> instruction: 0xf8db808c
    49e4:			; <UNDEFINED> instruction: 0xf00a0000
    49e8:			; <UNDEFINED> instruction: 0x4607fc7f
    49ec:			; <UNDEFINED> instruction: 0xf0002800
    49f0:	blmi	ffb24c3c <pclose@plt+0xffb2162c>
    49f4:	ldmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    49f8:	andcc	r1, r2, #-268435456	; 0xf0000000
    49fc:	movwle	r4, #45706	; 0xb28a
    4a00:	andcs	fp, r2, #147456	; 0x24000
    4a04:	mcrmi	3, 7, r6, cr8, cr10, {6}
    4a08:	ldrbtmi	r2, [lr], #-516	; 0xfffffdfc
    4a0c:	teqeq	ip, r6, lsl #2	; <UNPREDICTABLE>
    4a10:			; <UNDEFINED> instruction: 0xf0176c70
    4a14:	ldrbtvs	pc, [r0], #-2631	; 0xfffff5b9	; <UNPREDICTABLE>
    4a18:			; <UNDEFINED> instruction: 0xf8df4ee4
    4a1c:	ldrbtmi	r8, [lr], #-916	; 0xfffffc6c
    4a20:	ldrdne	pc, [r0], -fp
    4a24:			; <UNDEFINED> instruction: 0xf8d644f8
    4a28:	strbmi	r9, [r0], -r0, asr #32
    4a2c:	ldrdge	pc, [r4], #-134	; 0xffffff7a
    4a30:	movweq	pc, #4361	; 0x1109	; <UNPREDICTABLE>
    4a34:			; <UNDEFINED> instruction: 0xf0056433
    4a38:	ldcvs	14, cr15, [r2], #-532	; 0xfffffdec
    4a3c:			; <UNDEFINED> instruction: 0xf8c66c73
    4a40:	strmi	r8, [r1], -ip, asr #32
    4a44:			; <UNDEFINED> instruction: 0xf84a4638
    4a48:	tstcs	r0, r9, lsr #32
    4a4c:	eorne	pc, r2, r3, asr #16
    4a50:	bl	1ac2a50 <pclose@plt+0x1abf440>
    4a54:	blt	1082a58 <pclose@plt+0x107f448>
    4a58:	tstcs	r0, r8, lsr r6
    4a5c:			; <UNDEFINED> instruction: 0xf83ef004
    4a60:	ldrbtmi	r4, [fp], #-3028	; 0xfffff42c
    4a64:			; <UNDEFINED> instruction: 0xf7ff64d8
    4a68:			; <UNDEFINED> instruction: 0x4628bb13
    4a6c:	cdp2	0, 5, cr15, cr4, cr5, {0}
    4a70:	movwcs	r6, #3186	; 0xc72
    4a74:	andsvs	r6, r3, r3, lsr r4
    4a78:	bllt	1242a7c <pclose@plt+0x123f46c>
    4a7c:	ldrbtmi	r4, [r8], #-2254	; 0xfffff732
    4a80:	bllt	ffd42a84 <pclose@plt+0xffd3f474>
    4a84:	blcs	6b698 <pclose@plt+0x68088>
    4a88:	addhi	pc, r1, r0
    4a8c:	blcs	2b6a0 <pclose@plt+0x28090>
    4a90:	cfstrdge	mvd15, [r9], {63}	; 0x3f
    4a94:			; <UNDEFINED> instruction: 0x46026c73
    4a98:	ldmib	r3, {r0, r1, r3, r4, fp, sp, lr}^
    4a9c:			; <UNDEFINED> instruction: 0xf00c0101
    4aa0:			; <UNDEFINED> instruction: 0x4606f9db
    4aa4:			; <UNDEFINED> instruction: 0xf7fe980a
    4aa8:	strtmi	lr, [fp], -r0, asr #22
    4aac:			; <UNDEFINED> instruction: 0x463a4630
    4ab0:	strls	r4, [sl, #-1625]	; 0xfffff9a7
    4ab4:			; <UNDEFINED> instruction: 0xf8e8f011
    4ab8:	stmdacs	r0, {r0, r2, r9, sl, lr}
    4abc:	cfldrsge	mvf15, [r3], #-252	; 0xffffff04
    4ac0:	blcs	6b6d4 <pclose@plt+0x680c4>
    4ac4:	sbcshi	pc, r6, r0, asr #6
    4ac8:	ldrbtmi	r4, [lr], #-3772	; 0xfffff144
    4acc:	blmi	fef3db48 <pclose@plt+0xfef3a538>
    4ad0:	ldmibmi	ip!, {r0, r2, r9, sp}
    4ad4:	stmiapl	r3!, {sp}^
    4ad8:	ldmdavs	ip, {r0, r3, r4, r5, r6, sl, lr}
    4adc:	bl	1b42adc <pclose@plt+0x1b3f4cc>
    4ae0:			; <UNDEFINED> instruction: 0x21014bb9
    4ae4:	blvs	16d5cd8 <pclose@plt+0x16d26c8>
    4ae8:	strtmi	r4, [r0], -r2, lsl #12
    4aec:	stcl	7, cr15, [r8], #1016	; 0x3f8
    4af0:			; <UNDEFINED> instruction: 0xf8a2f002
    4af4:			; <UNDEFINED> instruction: 0xf7fe2001
    4af8:	ldmmi	r4!, {r1, r3, r4, r6, sl, fp, sp, lr, pc}
    4afc:			; <UNDEFINED> instruction: 0xf00d4478
    4b00:	strb	pc, [lr, -r1, asr #31]!	; <UNPREDICTABLE>
    4b04:			; <UNDEFINED> instruction: 0x463049b2
    4b08:			; <UNDEFINED> instruction: 0xf7fe4479
    4b0c:			; <UNDEFINED> instruction: 0x4601eada
    4b10:	blt	342b14 <pclose@plt+0x33f504>
    4b14:	ldrdeq	pc, [r0], -fp
    4b18:			; <UNDEFINED> instruction: 0xf0002101
    4b1c:	strmi	pc, [r6], -pc, lsr #23
    4b20:			; <UNDEFINED> instruction: 0xf43f2800
    4b24:	stmdavs	r0, {r1, r3, r4, r6, r7, r8, fp, sp, pc}^
    4b28:			; <UNDEFINED> instruction: 0xf0034639
    4b2c:			; <UNDEFINED> instruction: 0xf8dfffd7
    4b30:	ldrbtmi	r8, [r8], #676	; 0x2a4
    4b34:	subeq	pc, ip, r8, asr #17
    4b38:			; <UNDEFINED> instruction: 0xf43f2800
    4b3c:	stmdals	sl, {r1, r2, r3, r6, r7, r8, fp, sp, pc}
    4b40:	bleq	140f74 <pclose@plt+0x13d964>
    4b44:	b	ffc42b44 <pclose@plt+0xffc3f534>
    4b48:	smladxls	sl, r0, r6, r4
    4b4c:	stc2	0, cr15, [lr, #20]
    4b50:	blcc	6b764 <pclose@plt+0x68154>
    4b54:	strmi	r9, [r6], -r3, lsl #6
    4b58:			; <UNDEFINED> instruction: 0xf7fe6840
    4b5c:	ldmib	r8, {r1, r2, r5, r6, r7, r9, fp, sp, lr, pc}^
    4b60:			; <UNDEFINED> instruction: 0xf8d8130f
    4b64:	movwcc	r2, #8268	; 0x204c
    4b68:	rsbsvs	r4, r2, fp, lsl #5
    4b6c:	ldmdblt	r1, {r2, r3, r8, r9, ip, lr, pc}
    4b70:			; <UNDEFINED> instruction: 0xf8c82302
    4b74:	svcmi	0x0098303c
    4b78:	ldrbtmi	r2, [pc], #-516	; 4b80 <pclose@plt+0x1570>
    4b7c:	teqeq	ip, r7, lsl #2	; <UNPREDICTABLE>
    4b80:			; <UNDEFINED> instruction: 0xf0176c78
    4b84:	ldrbtvs	pc, [r8], #-2447	; 0xfffff671	; <UNPREDICTABLE>
    4b88:	ldrbtmi	r4, [sl], #-2708	; 0xfffff56c
    4b8c:			; <UNDEFINED> instruction: 0xf8dbe683
    4b90:	stccs	0, cr5, [r0, #-0]
    4b94:	adchi	pc, fp, r0
    4b98:	stmiapl	r6!, {r0, r7, r8, r9, fp, lr}^
    4b9c:	blcs	9ec70 <pclose@plt+0x9b660>
    4ba0:	adchi	pc, r0, r0, lsl #4
    4ba4:	eorshi	pc, r8, #14614528	; 0xdf0000
    4ba8:			; <UNDEFINED> instruction: 0xf8d844f8
    4bac:	ldmdavs	fp, {r2, r6, ip, sp}
    4bb0:			; <UNDEFINED> instruction: 0xf00b6858
    4bb4:	stmdacs	r0, {r0, r2, r3, r4, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    4bb8:			; <UNDEFINED> instruction: 0xf8dbd046
    4bbc:	andcs	r1, r0, #0
    4bc0:			; <UNDEFINED> instruction: 0xff0cf004
    4bc4:	stmdacs	r0, {r0, r2, r9, sl, lr}
    4bc8:	stmdals	sl, {r1, r2, r3, r4, r5, ip, lr, pc}
    4bcc:	b	feb42bcc <pclose@plt+0xfeb3f5bc>
    4bd0:	ldrdcc	pc, [r4], #-136	; 0xffffff78
    4bd4:	andls	r2, sl, #0, 4
    4bd8:			; <UNDEFINED> instruction: 0xf0056818
    4bdc:			; <UNDEFINED> instruction: 0x4628fd9d
    4be0:	ldrdvs	pc, [r4], #-136	; 0xffffff78
    4be4:	stc2l	0, cr15, [r2, #-20]	; 0xffffffec
    4be8:			; <UNDEFINED> instruction: 0xf7ff6030
    4bec:			; <UNDEFINED> instruction: 0xf00ebb9c
    4bf0:	blmi	1402c2c <pclose@plt+0x13ff61c>
    4bf4:	stmiapl	r3!, {r0, r3, r4, r5, r9, sl, lr}^
    4bf8:			; <UNDEFINED> instruction: 0xf00e6818
    4bfc:			; <UNDEFINED> instruction: 0xf012faf7
    4c00:			; <UNDEFINED> instruction: 0xf00dfbe7
    4c04:	ldrtmi	pc, [r0], -r5, asr #24	; <UNPREDICTABLE>
    4c08:	bl	ff442c08 <pclose@plt+0xff43f5f8>
    4c0c:	andcs	r4, r5, #1916928	; 0x1d4000
    4c10:			; <UNDEFINED> instruction: 0xf7fe4479
    4c14:			; <UNDEFINED> instruction: 0xf00dead2
    4c18:	andcs	pc, r1, fp, ror pc	; <UNPREDICTABLE>
    4c1c:	bl	ff1c2c1c <pclose@plt+0xff1bf60c>
    4c20:	andcs	r4, r5, #6592	; 0x19c0
    4c24:	andlt	pc, ip, sp, asr #17
    4c28:	stmdbmi	pc!, {sp}^	; <UNPREDICTABLE>
    4c2c:	ldrbtmi	r5, [r9], #-2404	; 0xfffff69c
    4c30:			; <UNDEFINED> instruction: 0xf7fe6824
    4c34:	blls	ff744 <pclose@plt+0xfc134>
    4c38:	strmi	r2, [r2], -r1, lsl #2
    4c3c:			; <UNDEFINED> instruction: 0xf7fe4620
    4c40:	andcs	lr, r1, r0, asr #24
    4c44:	bl	fecc2c44 <pclose@plt+0xfecbf634>
    4c48:	andcs	r4, r0, #104, 22	; 0x1a000
    4c4c:	cfldrdvs	mvd4, [fp], {123}	; 0x7b
    4c50:	ldmib	r3, {r0, r1, r3, r4, fp, sp, lr}^
    4c54:			; <UNDEFINED> instruction: 0xf00c0101
    4c58:			; <UNDEFINED> instruction: 0x4605f8ff
    4c5c:			; <UNDEFINED> instruction: 0xf7fe980a
    4c60:	movwcs	lr, #2660	; 0xa64
    4c64:	ldrtmi	r4, [sl], -r8, lsr #12
    4c68:	movwls	r4, #42585	; 0xa659
    4c6c:			; <UNDEFINED> instruction: 0xf80cf011
    4c70:	cmnlt	r0, r5, lsl #12
    4c74:	blcs	2b8a4 <pclose@plt+0x28294>
    4c78:	svcge	0x0026f43f
    4c7c:			; <UNDEFINED> instruction: 0xf00e4628
    4c80:	blls	102f74 <pclose@plt+0xff964>
    4c84:			; <UNDEFINED> instruction: 0xf47f2b01
    4c88:	blmi	116f9c8 <pclose@plt+0x116c3b8>
    4c8c:	ldmdavs	r3!, {r1, r2, r5, r6, r7, fp, ip, lr}
    4c90:	stmdale	r2!, {r1, r8, r9, fp, sp}
    4c94:	ldrbtmi	r4, [lr], #-3670	; 0xfffff1aa
    4c98:	ldmdavs	fp, {r0, r1, r4, r5, r6, sl, fp, sp, lr}
    4c9c:			; <UNDEFINED> instruction: 0xf00b6858
    4ca0:	stmdacs	r0, {r0, r1, r2, r7, r9, sl, fp, ip, sp, lr, pc}
    4ca4:	blge	1001da8 <pclose@plt+0xffe798>
    4ca8:	ldrdne	pc, [r0], -fp
    4cac:			; <UNDEFINED> instruction: 0xf0042201
    4cb0:			; <UNDEFINED> instruction: 0x4605fe95
    4cb4:			; <UNDEFINED> instruction: 0xf43f2800
    4cb8:	stmdals	sl, {r1, r2, r4, r5, r8, r9, fp, sp, pc}
    4cbc:	b	d42cbc <pclose@plt+0xd3f6ac>
    4cc0:	andcs	r6, r0, #29440	; 0x7300
    4cc4:	ldmdavs	r8, {r1, r3, r9, ip, pc}
    4cc8:	stc2	0, cr15, [r6, #-20]!	; 0xffffffec
    4ccc:	ldclvs	6, cr4, [r6], #-160	; 0xffffff60
    4cd0:	stc2l	0, cr15, [ip], {5}
    4cd4:			; <UNDEFINED> instruction: 0xf7ff6030
    4cd8:	stmdami	r6, {r1, r2, r5, r8, r9, fp, ip, sp, pc}^
    4cdc:			; <UNDEFINED> instruction: 0xf00d4478
    4ce0:			; <UNDEFINED> instruction: 0xe7d7fed1
    4ce4:	ldrbtmi	r4, [r8], #-2116	; 0xfffff7bc
    4ce8:	cdp2	0, 12, cr15, cr12, cr13, {0}
    4cec:	ldclvs	7, cr14, [r3], #-360	; 0xfffffe98
    4cf0:	ldmdavs	fp, {r1, r3, r5, r9, sl, lr}
    4cf4:	ldrdeq	lr, [r1, -r3]
    4cf8:			; <UNDEFINED> instruction: 0xf8aef00c
    4cfc:	stmdals	sl, {r1, r2, r9, sl, lr}
    4d00:	b	4c2d00 <pclose@plt+0x4bf6f0>
    4d04:	ldrtmi	r4, [r0], -fp, lsr #12
    4d08:			; <UNDEFINED> instruction: 0x4659463a
    4d0c:			; <UNDEFINED> instruction: 0xf010950a
    4d10:			; <UNDEFINED> instruction: 0x4605ffbb
    4d14:	adcsle	r2, r8, r0, lsl #16
    4d18:	svclt	0x0000e7ac
    4d1c:	strdeq	r2, [r2], -r0
    4d20:	andeq	r9, r3, sl, ror #24
    4d24:	andeq	r1, r2, ip, ror r4
    4d28:	andeq	r0, r0, ip, lsl #5
    4d2c:	andeq	r9, r3, r6, asr #24
    4d30:	andeq	r0, r0, r4, ror #5
    4d34:	andeq	r9, r3, r0, asr #23
    4d38:			; <UNDEFINED> instruction: 0x00039bba
    4d3c:	andeq	r9, r3, ip, ror #22
    4d40:	andeq	r9, r3, r6, asr #22
    4d44:	andeq	r9, r3, r6, lsl fp
    4d48:	strdeq	r9, [r3], -lr
    4d4c:	andeq	r9, r3, r6, ror #21
    4d50:	andeq	r2, r2, r4, lsl r5
    4d54:	andeq	r9, r3, r0, asr #21
    4d58:			; <UNDEFINED> instruction: 0x00039abe
    4d5c:	andeq	r1, r2, ip, lsr #21
    4d60:	andeq	r1, r2, sl, lsr #21
    4d64:	andeq	r1, r2, r0, ror r2
    4d68:	andeq	r0, r2, r6, lsl #31
    4d6c:	andeq	r9, r3, ip, lsr #20
    4d70:	andeq	r1, r2, lr, lsl #9
    4d74:	muleq	r3, r6, r9
    4d78:	andeq	r9, r3, r4, lsl #19
    4d7c:	muleq	r0, r4, r2
    4d80:	andeq	r9, r3, ip, lsr r9
    4d84:	andeq	r9, r3, r0, lsr #18
    4d88:	strdeq	r0, [r0], -r8
    4d8c:	andeq	r9, r3, r8, lsl #18
    4d90:	andeq	r9, r3, r8, lsl #17
    4d94:	andeq	r9, r3, r6, ror r8
    4d98:	andeq	r2, r2, sl, lsr #5
    4d9c:	andeq	r2, r2, r4, asr #5
    4da0:	andeq	r0, r0, r8, asr r2
    4da4:	andeq	r9, r3, r4, lsr #16
    4da8:	andeq	r9, r3, lr, lsl #16
    4dac:	strdeq	r9, [r3], -sl
    4db0:	andeq	r2, r2, r4, lsr #4
    4db4:			; <UNDEFINED> instruction: 0x000397b6
    4db8:	andeq	r3, r2, lr, ror #7
    4dbc:	andeq	r9, r3, lr, asr #14
    4dc0:	andeq	r0, r0, r4, lsr #5
    4dc4:	ldrdeq	r2, [r2], -ip
    4dc8:	andeq	r9, r3, r4, lsr r7
    4dcc:	muleq	r2, r8, r1
    4dd0:	andeq	r1, r2, r8, lsl r7
    4dd4:	andeq	r9, r3, r6, ror #13
    4dd8:	muleq	r3, lr, r6
    4ddc:	andeq	r9, r3, lr, lsl #13
    4de0:	andeq	r9, r3, r0, ror r6
    4de4:	andeq	r2, r2, r8, asr #1
    4de8:	andeq	r1, r2, r2, ror r6
    4dec:	andeq	r9, r3, ip, asr #11
    4df0:	andeq	r9, r3, r2, lsl #11
    4df4:	andeq	r2, r2, r8, lsr #32
    4df8:	andeq	r2, r2, sl
    4dfc:	bleq	40f40 <pclose@plt+0x3d930>
    4e00:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    4e04:	strbtmi	fp, [sl], -r2, lsl #24
    4e08:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    4e0c:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    4e10:	ldrmi	sl, [sl], #776	; 0x308
    4e14:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    4e18:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    4e1c:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    4e20:			; <UNDEFINED> instruction: 0xf85a4b06
    4e24:	stmdami	r6, {r0, r1, ip, sp}
    4e28:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    4e2c:	b	1f42e2c <pclose@plt+0x1f3f81c>
    4e30:	bl	ff2c2e30 <pclose@plt+0xff2bf820>
    4e34:	andeq	r6, r3, r8, lsr lr
    4e38:	andeq	r0, r0, r0, lsl r2
    4e3c:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    4e40:	andeq	r0, r0, ip, lsr #6
    4e44:	ldr	r3, [pc, #20]	; 4e60 <pclose@plt+0x1850>
    4e48:	ldr	r2, [pc, #20]	; 4e64 <pclose@plt+0x1854>
    4e4c:	add	r3, pc, r3
    4e50:	ldr	r2, [r3, r2]
    4e54:	cmp	r2, #0
    4e58:	bxeq	lr
    4e5c:	b	3364 <__gmon_start__@plt>
    4e60:	andeq	r6, r3, r8, lsl lr
    4e64:	andeq	r0, r0, ip, asr #5
    4e68:	blmi	1d6e88 <pclose@plt+0x1d3878>
    4e6c:	bmi	1d6054 <pclose@plt+0x1d2a44>
    4e70:	addmi	r4, r3, #2063597568	; 0x7b000000
    4e74:	andle	r4, r3, sl, ror r4
    4e78:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    4e7c:	ldrmi	fp, [r8, -r3, lsl #2]
    4e80:	svclt	0x00004770
    4e84:	andeq	r9, r3, r4, asr r1
    4e88:	andeq	r9, r3, r0, asr r1
    4e8c:	strdeq	r6, [r3], -r4
    4e90:	andeq	r0, r0, r0, asr #4
    4e94:	stmdbmi	r9, {r3, fp, lr}
    4e98:	bmi	256080 <pclose@plt+0x252a70>
    4e9c:	bne	256088 <pclose@plt+0x252a78>
    4ea0:	svceq	0x00cb447a
    4ea4:			; <UNDEFINED> instruction: 0x01a1eb03
    4ea8:	andle	r1, r3, r9, asr #32
    4eac:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    4eb0:	ldrmi	fp, [r8, -r3, lsl #2]
    4eb4:	svclt	0x00004770
    4eb8:	andeq	r9, r3, r8, lsr #2
    4ebc:	andeq	r9, r3, r4, lsr #2
    4ec0:	andeq	r6, r3, r8, asr #27
    4ec4:	andeq	r0, r0, r0, ror #6
    4ec8:	blmi	2b22f0 <pclose@plt+0x2aece0>
    4ecc:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    4ed0:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    4ed4:	blmi	273488 <pclose@plt+0x26fe78>
    4ed8:	ldrdlt	r5, [r3, -r3]!
    4edc:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    4ee0:			; <UNDEFINED> instruction: 0xf7fe6818
    4ee4:			; <UNDEFINED> instruction: 0xf7ffe8d6
    4ee8:	blmi	1c4dec <pclose@plt+0x1c17dc>
    4eec:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    4ef0:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    4ef4:	strdeq	r9, [r3], -r2
    4ef8:	muleq	r3, r8, sp
    4efc:	andeq	r0, r0, r4, lsr r2
    4f00:	andeq	r7, r3, r2, lsr #2
    4f04:	ldrdeq	r9, [r3], -r2
    4f08:	svclt	0x0000e7c4
    4f0c:	svcmi	0x00f8e92d
    4f10:	svcls	0x000a4680
    4f14:			; <UNDEFINED> instruction: 0xf8d1469b
    4f18:	ldrmi	r9, [r4], -r0
    4f1c:	bl	256758 <pclose@plt+0x253148>
    4f20:	andcc	r0, r1, r7
    4f24:			; <UNDEFINED> instruction: 0xff6ef016
    4f28:	ldrdge	pc, [r0], -r8
    4f2c:	ldrbmi	r4, [r1], -r2, lsr #12
    4f30:			; <UNDEFINED> instruction: 0xf7fe4606
    4f34:	ldrtmi	lr, [sl], -r8, lsl #18
    4f38:	ldmdbne	r0!, {r0, r3, r4, r6, r9, sl, lr}
    4f3c:	stmdb	r2, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4f40:	bl	fea4b6c8 <pclose@plt+0xfea480b8>
    4f44:	bl	28575c <pclose@plt+0x28214c>
    4f48:	andcc	r0, r1, #4, 2
    4f4c:			; <UNDEFINED> instruction: 0xf7fe4430
    4f50:			; <UNDEFINED> instruction: 0x4650e8fa
    4f54:	stmia	r8!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4f58:			; <UNDEFINED> instruction: 0xf8c8682b
    4f5c:	ldrmi	r6, [pc], #-0	; 4f64 <pclose@plt+0x1954>
    4f60:	pop	{r0, r1, r2, r3, r5, sp, lr}
    4f64:	svclt	0x00008ff8
    4f68:	svcmi	0x00f0e92d
    4f6c:	vpush	{s8-s176}
    4f70:	blmi	fea67b80 <pclose@plt+0xfea64570>
    4f74:			; <UNDEFINED> instruction: 0xf8df447a
    4f78:	ldmpl	r3, {r2, r5, r7, r9, pc}^
    4f7c:	ldrbtmi	fp, [r8], #179	; 0xb3
    4f80:	beq	d413bc <pclose@plt+0xd3ddac>
    4f84:	teqls	r1, #1769472	; 0x1b0000
    4f88:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    4f8c:			; <UNDEFINED> instruction: 0xff16f00b
    4f90:	stmiami	r3!, {r0, r1, r7, r9, sl, lr}
    4f94:			; <UNDEFINED> instruction: 0xf0174478
    4f98:	strmi	pc, [r3], -r1, lsl #16
    4f9c:			; <UNDEFINED> instruction: 0xf8cb4640
    4fa0:			; <UNDEFINED> instruction: 0xf0163008
    4fa4:			; <UNDEFINED> instruction: 0xf8cbfffb
    4fa8:	ldmmi	lr, {}	; <UNPREDICTABLE>
    4fac:			; <UNDEFINED> instruction: 0xf0164478
    4fb0:			; <UNDEFINED> instruction: 0xf8cbfff5
    4fb4:			; <UNDEFINED> instruction: 0xf7fe000c
    4fb8:	strmi	lr, [r3], -r6, lsl #20
    4fbc:			; <UNDEFINED> instruction: 0xf8cb4650
    4fc0:			; <UNDEFINED> instruction: 0xf0093010
    4fc4:	stmdacs	r0, {r0, r1, r3, r4, r6, sl, fp, ip, sp, lr, pc}
    4fc8:	tstcs	r3, #78	; 0x4e
    4fcc:	orreq	pc, r0, #192, 4
    4fd0:	svcge	0x001a9305
    4fd4:			; <UNDEFINED> instruction: 0x46464b94
    4fd8:			; <UNDEFINED> instruction: 0x465746b8
    4fdc:	movwls	r4, #9339	; 0x247b
    4fe0:	ldrbtmi	r4, [fp], #-2962	; 0xfffff46e
    4fe4:	ldrbmi	r9, [fp], -r3, lsl #6
    4fe8:	ldrmi	r4, [r9], r3, lsl #13
    4fec:	mulcc	r0, fp, r8
    4ff0:	rsbsle	r2, lr, lr, ror fp
    4ff4:	strcs	r9, [r3], #-2818	; 0xfffff4fe
    4ff8:			; <UNDEFINED> instruction: 0xf1034635
    4ffc:	ldrbmi	r0, [r8], -r4, lsl #20
    5000:	stmib	r0!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5004:	andcc	r4, r3, r0, lsr #8
    5008:	mrc2	0, 7, pc, cr12, cr6, {0}
    500c:			; <UNDEFINED> instruction: 0x46044659
    5010:	stmia	sl, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5014:			; <UNDEFINED> instruction: 0xf8104629
    5018:	blcs	bd4024 <pclose@plt+0xbd0a14>
    501c:	blls	f4c9c <pclose@plt+0xf168c>
    5020:	andhi	r8, r3, fp, lsl r8
    5024:			; <UNDEFINED> instruction: 0xf7fe4620
    5028:	strbmi	lr, [r2], -r0, lsr #18
    502c:	andcs	r4, r3, r1, lsr #12
    5030:	ldm	lr!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5034:	stmdblt	r8!, {r0, r2, r9, sl, lr}
    5038:			; <UNDEFINED> instruction: 0xf4039b1e
    503c:			; <UNDEFINED> instruction: 0xf5b34370
    5040:	eorle	r4, fp, r0, lsl #30
    5044:			; <UNDEFINED> instruction: 0xf7fe4620
    5048:			; <UNDEFINED> instruction: 0xf85ae870
    504c:			; <UNDEFINED> instruction: 0xb1255b04
    5050:			; <UNDEFINED> instruction: 0xf7fe4628
    5054:			; <UNDEFINED> instruction: 0x4604e9b8
    5058:			; <UNDEFINED> instruction: 0x4638e7d1
    505c:	blx	fffc108a <pclose@plt+0xfffbda7a>
    5060:	stmdacs	r0, {r0, r1, r7, r9, sl, lr}
    5064:	strbmi	sp, [fp], r2, asr #3
    5068:			; <UNDEFINED> instruction: 0x301cf8db
    506c:	ldrmi	r2, [r1], -r0, lsl #4
    5070:	vst1.16	{d20-d22}, [r3 :64], r8
    5074:			; <UNDEFINED> instruction: 0xf8cb6380
    5078:			; <UNDEFINED> instruction: 0xf006301c
    507c:	bmi	1b435b8 <pclose@plt+0x1b3ffa8>
    5080:	ldrbtmi	r4, [sl], #-2917	; 0xfffff49b
    5084:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    5088:	subsmi	r9, sl, r1, lsr fp
    508c:	adcshi	pc, sp, r0, asr #32
    5090:	eorslt	r4, r3, r8, asr r6
    5094:	blhi	c0390 <pclose@plt+0xbcd80>
    5098:	svchi	0x00f0e8bd
    509c:	stmdbge	lr, {r0, r1, r2, r3, r8, r9, fp, sp, pc}
    50a0:	strtmi	r4, [r0], -r2, asr #12
    50a4:	stc2	0, cr15, [r6, #12]
    50a8:	andls	r4, r4, r4, lsl #13
    50ac:	sbcle	r2, r9, r0, lsl #16
    50b0:	bge	42b4f0 <pclose@plt+0x427ee0>
    50b4:	stmib	sp, {r0, r1, r2, r3, r4, r6, r8, r9, fp, lr}^
    50b8:			; <UNDEFINED> instruction: 0xf04fc512
    50bc:	ldrbtmi	r0, [fp], #-3075	; 0xfffff3fd
    50c0:	movwls	r9, #28934	; 0x7106
    50c4:			; <UNDEFINED> instruction: 0x4618a912
    50c8:	ldrls	r9, [r7, #-2822]	; 0xfffff4fa
    50cc:			; <UNDEFINED> instruction: 0xf8d99314
    50d0:			; <UNDEFINED> instruction: 0xf8cd300c
    50d4:			; <UNDEFINED> instruction: 0xf8cdc054
    50d8:	tstls	r6, #100	; 0x64
    50dc:			; <UNDEFINED> instruction: 0x3010f8d9
    50e0:			; <UNDEFINED> instruction: 0xf00c9318
    50e4:	andls	pc, sl, r1, lsr r8	; <UNPREDICTABLE>
    50e8:	stmdals	r4, {r6, r8, ip, sp, pc}
    50ec:	ldmda	ip, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    50f0:	ldrbmi	lr, [r8], -r8, lsr #15
    50f4:			; <UNDEFINED> instruction: 0xf924f014
    50f8:	ldrb	r4, [fp, -r3, lsl #13]!
    50fc:			; <UNDEFINED> instruction: 0xf1099b04
    5100:	ldmdals	r0, {r2, r3, sl, fp}
    5104:			; <UNDEFINED> instruction: 0xf8cda911
    5108:	ldrmi	ip, [r8], #-36	; 0xffffffdc
    510c:	ldmdbge	r6, {r0, r1, r3, r8, ip, pc}
    5110:			; <UNDEFINED> instruction: 0xf00c9108
    5114:	blls	443fc8 <pclose@plt+0x4409b8>
    5118:	bhi	300894 <pclose@plt+0x2fd284>
    511c:	bhi	240798 <pclose@plt+0x23d188>
    5120:	bcs	fe440988 <pclose@plt+0xfe43d378>
    5124:	bne	44098c <pclose@plt+0x43d37c>
    5128:	blls	1d6190 <pclose@plt+0x1d2b80>
    512c:			; <UNDEFINED> instruction: 0x46189010
    5130:			; <UNDEFINED> instruction: 0xf00c930b
    5134:			; <UNDEFINED> instruction: 0xf109f809
    5138:	movwls	r0, #29456	; 0x7310
    513c:			; <UNDEFINED> instruction: 0xf8d9b1d8
    5140:	tstcs	r8, r0, lsl r0
    5144:	stmdals	r9, {r0, r1, r3, r8, r9, fp, ip, pc}
    5148:	stmdbls	r7, {r8, ip, pc}
    514c:			; <UNDEFINED> instruction: 0xf7ff9217
    5150:	blls	304ccc <pclose@plt+0x3016bc>
    5154:	bcs	fe4409bc <pclose@plt+0xfe43d3ac>
    5158:	bne	4409c0 <pclose@plt+0x43d3b0>
    515c:	blls	2969c4 <pclose@plt+0x2933b4>
    5160:			; <UNDEFINED> instruction: 0xf8d99317
    5164:	tstls	r6, #12
    5168:			; <UNDEFINED> instruction: 0x3010f8d9
    516c:			; <UNDEFINED> instruction: 0xf00b9318
    5170:	stmdacs	r0, {r0, r1, r3, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    5174:	blls	4796a8 <pclose@plt+0x476098>
    5178:	tstls	r7, #8, 16	; 0x80000
    517c:	blx	fe7411b6 <pclose@plt+0xfe73dba6>
    5180:	andsls	r1, r1, r2, asr #24
    5184:	ldmdals	r8, {r8, ip, lr, pc}
    5188:	andsls	r2, r7, r0, lsl #16
    518c:	ldmdbls	r6, {r4, r5, r8, sl, fp, ip, lr, pc}
    5190:	strmi	r1, [ip], sl, lsl #16
    5194:	stccc	8, cr15, [r1, #-72]	; 0xffffffb8
    5198:	sbcslt	r3, fp, #9216	; 0x2400
    519c:	ldmdble	ip, {r0, r1, r2, r4, r8, r9, fp, sp}
    51a0:	stcle	13, cr2, [r5, #-4]!
    51a4:	andcs	r1, sl, #17152	; 0x4300
    51a8:			; <UNDEFINED> instruction: 0xf80c9317
    51ac:	ldmib	sp, {sp}^
    51b0:	mrrcne	3, 1, r1, r8, cr6
    51b4:	strbpl	r9, [sl], #23
    51b8:			; <UNDEFINED> instruction: 0xf8dd9a17
    51bc:	stcls	0, cr12, [r6, #-256]	; 0xffffff00
    51c0:	stmdals	r9, {r2, r8, r9, fp, ip, pc}
    51c4:	streq	lr, [ip, #-2981]	; 0xfffff45b
    51c8:	strbtmi	r9, [r3], #-2311	; 0xfffff6f9
    51cc:			; <UNDEFINED> instruction: 0xf7ff9500
    51d0:	stmdals	r4, {r0, r2, r3, r4, r7, r9, sl, fp, ip, sp, lr, pc}
    51d4:	svc	0x00a8f7fd
    51d8:	stmdbls	r5, {r2, r4, r5, r8, r9, sl, sp, lr, pc}
    51dc:	vpmax.u8	d15, d3, d17
    51e0:	ldrble	r0, [sp, #2011]	; 0x7db
    51e4:	strcc	r3, [r1, #-2049]	; 0xfffff7ff
    51e8:	stmdacs	r0, {r0, r1, r2, r4, ip, pc}
    51ec:			; <UNDEFINED> instruction: 0xe7d7d1d2
    51f0:			; <UNDEFINED> instruction: 0x46024b11
    51f4:	andcs	r9, r2, r7, lsl #18
    51f8:	andls	r4, r0, fp, ror r4
    51fc:			; <UNDEFINED> instruction: 0xf7ff9809
    5200:	bls	604c1c <pclose@plt+0x60160c>
    5204:	andsls	r3, r7, #536870912	; 0x20000000
    5208:			; <UNDEFINED> instruction: 0xf7fde7d7
    520c:			; <UNDEFINED> instruction: 0xf7feefdc
    5210:	svclt	0x0000e9dc
    5214:	strdeq	r6, [r3], -r4
    5218:	andeq	r0, r0, r0, ror #4
    521c:	andeq	r0, r2, sl, ror #15
    5220:	ldrdeq	r0, [r2], -r8
    5224:	andeq	r0, r2, r4, asr #15
    5228:	andeq	r6, r3, r4, asr #16
    522c:	muleq	r2, r6, r8
    5230:	andeq	r6, r3, r6, ror #23
    5234:			; <UNDEFINED> instruction: 0x000207be
    5238:	andeq	r1, r2, ip, lsr lr
    523c:	cfstr32mi	mvfx11, [sp], {112}	; 0x70
    5240:	stmdavs	r3!, {r2, r3, r4, r5, r6, sl, lr}
    5244:	eorscs	fp, r4, fp, lsl #3
    5248:	ldc2l	0, cr15, [ip, #88]	; 0x58
    524c:	ldrbtmi	r4, [fp], #-2826	; 0xfffff4f6
    5250:			; <UNDEFINED> instruction: 0x4606681d
    5254:	stcgt	6, cr4, [pc, #-16]	; 524c <pclose@plt+0x1c3c>
    5258:	cfstrsgt	mvf12, [pc, #-60]	; 5224 <pclose@plt+0x1c14>
    525c:	cfstrsgt	mvf12, [pc, #-60]	; 5228 <pclose@plt+0x1c18>
    5260:	ldrtmi	ip, [r0], -pc, lsl #8
    5264:	eorvs	r6, r3, fp, lsr #16
    5268:			; <UNDEFINED> instruction: 0xf7ffbd70
    526c:	eorvs	pc, r0, sp, ror lr	; <UNPREDICTABLE>
    5270:	svclt	0x0000e7e9
    5274:	andeq	r8, r3, r4, lsl #27
    5278:	andeq	r8, r3, r6, ror sp
    527c:			; <UNDEFINED> instruction: 0x4604b530
    5280:	addlt	r4, r3, fp, lsl #26
    5284:	ldrbtmi	r4, [sp], #-1546	; 0xfffff9f6
    5288:			; <UNDEFINED> instruction: 0xb1286828
    528c:	andlt	r4, r3, r1, lsr #12
    5290:	ldrhtmi	lr, [r0], -sp
    5294:	ldmdblt	lr!, {r0, r2, ip, sp, lr, pc}
    5298:			; <UNDEFINED> instruction: 0xf7ff9101
    529c:	bls	84c38 <pclose@plt+0x81628>
    52a0:	eorvs	r4, r8, r1, lsr #12
    52a4:	pop	{r0, r1, ip, sp, pc}
    52a8:			; <UNDEFINED> instruction: 0xf0054030
    52ac:	svclt	0x0000b933
    52b0:	andeq	r8, r3, lr, lsr sp
    52b4:	blmi	cd7b84 <pclose@plt+0xcd4574>
    52b8:	push	{r1, r3, r4, r5, r6, sl, lr}
    52bc:			; <UNDEFINED> instruction: 0xb09b4ff0
    52c0:			; <UNDEFINED> instruction: 0xf10d4e31
    52c4:			; <UNDEFINED> instruction: 0x4c310908
    52c8:			; <UNDEFINED> instruction: 0xf8df4680
    52cc:	ldrbtmi	sl, [lr], #-196	; 0xffffff3c
    52d0:	ldrdlt	pc, [r0], #143	; 0x8f
    52d4:	ldmpl	r3, {r2, r3, r4, r5, r6, sl, lr}^
    52d8:			; <UNDEFINED> instruction: 0x360444fa
    52dc:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, r7, sl, lr}
    52e0:			; <UNDEFINED> instruction: 0xf04f9319
    52e4:	strmi	r0, [pc], -r0, lsl #6
    52e8:	strbmi	r4, [sl], -r1, lsr #12
    52ec:			; <UNDEFINED> instruction: 0xf0034638
    52f0:			; <UNDEFINED> instruction: 0x4604fa7d
    52f4:	eorsle	r2, ip, r0, lsl #16
    52f8:	blcs	be330c <pclose@plt+0xbdfcfc>
    52fc:	strmi	sp, [r3], -r9
    5300:	tstcs	r1, sl, asr r6
    5304:			; <UNDEFINED> instruction: 0xf7fda801
    5308:	strtmi	lr, [r0], -ip, ror #31
    530c:	svc	0x000cf7fd
    5310:	ldrbmi	r9, [r1], -r1, lsl #24
    5314:			; <UNDEFINED> instruction: 0xf00b4620
    5318:	strmi	pc, [r5], -pc, ror #28
    531c:			; <UNDEFINED> instruction: 0xf7fd4620
    5320:	strtmi	lr, [r8], -r4, lsl #30
    5324:	strbmi	r2, [r1], -r1, lsl #4
    5328:			; <UNDEFINED> instruction: 0xf8f4f005
    532c:	stmdavs	r3, {r4, r5, r6, r7, r8, ip, sp, pc}^
    5330:			; <UNDEFINED> instruction: 0xf005b1e3
    5334:			; <UNDEFINED> instruction: 0x464af99b
    5338:	ldrtmi	r4, [r8], -r4, lsl #12
    533c:			; <UNDEFINED> instruction: 0xf0036861
    5340:			; <UNDEFINED> instruction: 0x4606fa55
    5344:	stmdavs	r0!, {r3, r4, r8, ip, sp, pc}^
    5348:	mcr	7, 7, pc, cr14, cr13, {7}	; <UNPREDICTABLE>
    534c:	strtmi	r6, [r8], -r6, rrx
    5350:	ldc2l	0, cr15, [r2, #-52]	; 0xffffffcc
    5354:	blmi	2d7b9c <pclose@plt+0x2d458c>
    5358:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    535c:	blls	65f3cc <pclose@plt+0x65bdbc>
    5360:	qaddle	r4, sl, fp
    5364:	andslt	r4, fp, r0, lsr #12
    5368:	svchi	0x00f0e8bd
    536c:			; <UNDEFINED> instruction: 0xf00d4628
    5370:			; <UNDEFINED> instruction: 0xf856fd43
    5374:			; <UNDEFINED> instruction: 0x2c004b04
    5378:			; <UNDEFINED> instruction: 0xe7ebd1b6
    537c:	svc	0x0022f7fd
    5380:			; <UNDEFINED> instruction: 0x000369b0
    5384:	andeq	r0, r0, r0, ror #4
    5388:	andeq	r6, r3, r2, asr r5
    538c:	muleq	r2, r4, r4
    5390:	muleq	r2, r4, r4
    5394:	andeq	r0, r2, ip, lsr #11
    5398:	andeq	r6, r3, r0, lsl r9
    539c:	adccs	r4, sl, #4, 18	; 0x10000
    53a0:	strlt	r4, [r8, #-2052]	; 0xfffff7fc
    53a4:	blmi	116590 <pclose@plt+0x112f80>
    53a8:	ldrbtmi	r4, [fp], #-1144	; 0xfffffb88
    53ac:	stmdb	r4!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    53b0:	strdeq	r0, [r2], -r8
    53b4:	andeq	r0, r2, ip, lsl #10
    53b8:	andeq	r0, r2, lr, asr r5
    53bc:	ldrlt	fp, [r0, #-130]!	; 0xffffff7e
    53c0:	ldcmi	0, cr11, [ip, #-532]	; 0xfffffdec
    53c4:	movwls	r4, #38508	; 0x966c
    53c8:	andeq	lr, r6, r4, lsl #17
    53cc:	ldcmi	6, cr4, [sl], {10}
    53d0:	ldmdbmi	sl, {r0, r2, r3, r4, r5, r6, sl, lr}
    53d4:	andeq	lr, r2, #32, 20	; 0x20000
    53d8:	stmdapl	r1!, {r2, r3, r4, r5, r6, sl, lr}^
    53dc:	stmdavs	r9, {r0, sl, fp, ip, pc}
    53e0:			; <UNDEFINED> instruction: 0xf04f9103
    53e4:	stmdavs	r9!, {r8}
    53e8:	stmdbcs	r2, {r1, r5, r8, r9, lr}
    53ec:	andeq	lr, r3, r2, lsr #20
    53f0:	andsle	r9, sl, r2
    53f4:	ldmdbmi	r2, {r2, r8, sl, ip, sp}
    53f8:	andcs	r4, r1, #201326595	; 0xc000003
    53fc:			; <UNDEFINED> instruction: 0x46284479
    5400:			; <UNDEFINED> instruction: 0xf0059302
    5404:	stmdbge	r2, {r0, r2, r8, sl, fp, ip, sp, lr, pc}
    5408:	andcs	r4, r4, #40, 12	; 0x2800000
    540c:	stc2	0, cr15, [r0, #-20]	; 0xffffffec
    5410:	blmi	297c48 <pclose@plt+0x294638>
    5414:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    5418:	blls	df488 <pclose@plt+0xdbe78>
    541c:	qaddle	r4, sl, r7
    5420:	pop	{r0, r2, ip, sp, pc}
    5424:	andlt	r4, r2, r0, lsr r0
    5428:			; <UNDEFINED> instruction: 0xf0134770
    542c:			; <UNDEFINED> instruction: 0xe7effa3f
    5430:	mcr	7, 6, pc, cr8, cr13, {7}	; <UNPREDICTABLE>
    5434:	strdeq	r8, [r3], -r8	; <UNPREDICTABLE>
    5438:	muleq	r3, r0, r8
    543c:	andeq	r0, r0, r0, ror #4
    5440:	andeq	r0, r2, ip, asr #9
    5444:	andeq	r6, r3, r4, asr r8
    5448:			; <UNDEFINED> instruction: 0x4604b510
    544c:	blx	bc149e <pclose@plt+0xbbde8e>
    5450:	cmplt	fp, r3, lsr #16
    5454:	ldmdavs	fp, {r9, sp}
    5458:	stmdavs	r1!, {r1, r3, r4, ip, sp, lr}
    545c:	svccc	0x0004f854
    5460:	andcs	lr, r1, #3162112	; 0x304000
    5464:	mvnsle	r2, r0, lsl #22
    5468:			; <UNDEFINED> instruction: 0x4010e8bd
    546c:	bllt	17414bc <pclose@plt+0x173deac>
    5470:	mvnsmi	lr, #737280	; 0xb4000
    5474:	blmi	7d6c94 <pclose@plt+0x7d3684>
    5478:	ldrbtmi	r4, [fp], #-1551	; 0xfffff9f1
    547c:	cmnlt	sp, sp, lsl r9
    5480:	strtmi	r6, [r8], ip, lsr #16
    5484:	stmdavs	r0!, {r2, r3, r6, r8, ip, sp, pc}
    5488:	mcr	7, 2, pc, cr14, cr13, {7}	; <UNPREDICTABLE>
    548c:			; <UNDEFINED> instruction: 0xf7fd4620
    5490:			; <UNDEFINED> instruction: 0xf858ee4c
    5494:	stccs	15, cr4, [r0], {4}
    5498:			; <UNDEFINED> instruction: 0x4628d1f5
    549c:	mcr	7, 2, pc, cr4, cr13, {7}	; <UNPREDICTABLE>
    54a0:	adceq	r1, r4, ip, ror ip
    54a4:			; <UNDEFINED> instruction: 0xf0164620
    54a8:	svccs	0x0000fcad
    54ac:	ldcle	6, cr4, [pc, #-20]	; 54a0 <pclose@plt+0x1e90>
    54b0:	strcc	r3, [r1], -r4, lsl #24
    54b4:	strmi	r4, [r0], r4, lsl #8
    54b8:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    54bc:			; <UNDEFINED> instruction: 0xf016200c
    54c0:	strmi	pc, [r7], -r1, lsr #25
    54c4:			; <UNDEFINED> instruction: 0xf8c84630
    54c8:			; <UNDEFINED> instruction: 0xf0167000
    54cc:			; <UNDEFINED> instruction: 0xf858fc9b
    54d0:	strbmi	r3, [r4, #-2820]	; 0xfffff4fc
    54d4:	stmib	r3, {r3, r4, r5, sp, lr}^
    54d8:	mvnle	r9, r1, lsl #18
    54dc:	strtmi	r4, [r8], -r6, lsl #22
    54e0:	eorvs	r2, r2, r0, lsl #4
    54e4:	tstvs	sp, fp, ror r4
    54e8:	mvnsmi	lr, #12386304	; 0xbd0000
    54ec:	svclt	0x00acf7ff
    54f0:	ldrb	r4, [r3, r4, lsl #12]!
    54f4:	andeq	r8, r3, lr, asr #22
    54f8:	andeq	r8, r3, r4, ror #21
    54fc:	svcmi	0x00f0e92d
    5500:	stc	6, cr4, [sp, #-520]!	; 0xfffffdf8
    5504:			; <UNDEFINED> instruction: 0xf8df8b04
    5508:			; <UNDEFINED> instruction: 0xf8df0b68
    550c:			; <UNDEFINED> instruction: 0xf8df3b68
    5510:	ldrbtmi	r1, [r8], #-2920	; 0xfffff498
    5514:	blcs	1943898 <pclose@plt+0x1940288>
    5518:	rsclt	r4, sp, fp, ror r4
    551c:	ldrbtmi	r5, [sl], #-2113	; 0xfffff7bf
    5520:	stmdavs	r9, {r0, r1, r3, r4, fp, sp, lr}
    5524:			; <UNDEFINED> instruction: 0xf04f916b
    5528:	mrscs	r0, (UNDEF: 16)
    552c:	smlabtne	r5, r2, r9, lr
    5530:	blne	13438b4 <pclose@plt+0x13402a4>
    5534:	tstls	r8, r9, ror r4
    5538:			; <UNDEFINED> instruction: 0xf10ab113
    553c:	cmpvs	r3, r8, asr r3
    5540:	blcc	10438c4 <pclose@plt+0x10402b4>
    5544:			; <UNDEFINED> instruction: 0x4018f8da
    5548:	ldmvs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    554c:	tstmi	r3, #442368	; 0x6c000
    5550:			; <UNDEFINED> instruction: 0xf8dfd004
    5554:	bvs	89422c <pclose@plt+0x890c1c>
    5558:	orrsvs	r4, sl, fp, ror r4
    555c:	ldrsbtcc	pc, [ip], -sl	; <UNPREDICTABLE>
    5560:	bleq	fe04199c <pclose@plt+0xfe03e38c>
    5564:			; <UNDEFINED> instruction: 0x001cf8da
    5568:	stmiavs	r2!, {r1, r5, r8, sl, fp, sp, pc}^
    556c:	stmdbvs	r7!, {r8, sp}
    5570:	eorgt	pc, r0, r3, asr r8	; <UNPREDICTABLE>
    5574:	blmi	5438f8 <pclose@plt+0x5402e8>
    5578:	streq	lr, [ip], -r2, lsl #22
    557c:	streq	lr, [ip, -r7, lsr #23]
    5580:	ldrbtmi	r1, [ip], #-2547	; 0xfffff60d
    5584:			; <UNDEFINED> instruction: 0xf88b429e
    5588:	eorvs	r1, r9, r0, lsl r0
    558c:			; <UNDEFINED> instruction: 0xf8cb950e
    5590:			; <UNDEFINED> instruction: 0xf8cb6014
    5594:			; <UNDEFINED> instruction: 0xf88b3000
    5598:	stmib	r4, {r2, ip}^
    559c:	eorvs	r1, r1, r7, lsl #2
    55a0:	smlabtne	r9, r4, r9, lr
    55a4:			; <UNDEFINED> instruction: 0xf0c09123
    55a8:			; <UNDEFINED> instruction: 0xf8db8738
    55ac:			; <UNDEFINED> instruction: 0x460a7018
    55b0:	mulsls	ip, fp, r8
    55b4:	strmi	r4, [ip], -r8, lsl #12
    55b8:	tstne	r0, sp, asr #19
    55bc:	ldfged	f1, [r1, #-72]!	; 0xffffffb8
    55c0:	bne	ff343944 <pclose@plt+0xff340334>
    55c4:			; <UNDEFINED> instruction: 0xf10d9514
    55c8:			; <UNDEFINED> instruction: 0xf8df0ca4
    55cc:	ldrbtmi	r5, [r9], #-2760	; 0xfffff538
    55d0:			; <UNDEFINED> instruction: 0x31249107
    55d4:	strls	r4, [ip, #-1149]	; 0xfffffb83
    55d8:	cdp	13, 0, cr9, cr8, cr12, {0}
    55dc:			; <UNDEFINED> instruction: 0xf8cd1a10
    55e0:	ldmdbge	r6, {r2, r4, r6, lr, pc}
    55e4:			; <UNDEFINED> instruction: 0x91094694
    55e8:	tsteq	r8, r5, lsl #2	; <UNPREDICTABLE>
    55ec:	tstls	pc, sp, asr #12
    55f0:			; <UNDEFINED> instruction: 0xf88d932f
    55f4:	stmdacs	r0, {r6, r7}
    55f8:	msrhi	SPSR_fs, #0
    55fc:	ldm	r3, {r1, r2, r3, r8, r9, fp, ip, pc}
    5600:	blls	505614 <pclose@plt+0x502004>
    5604:	andeq	lr, r3, r3, lsl #17
    5608:			; <UNDEFINED> instruction: 0xf88d9b15
    560c:	addsmi	ip, lr, #204	; 0xcc
    5610:	shadd16ls	fp, r4, r8
    5614:	strbhi	pc, [r6], -r0	; <UNPREDICTABLE>
    5618:			; <UNDEFINED> instruction: 0xf88d9735
    561c:	ldrsblt	r5, [r5, -r8]
    5620:	ldrdcc	pc, [r0], -fp	; <UNPREDICTABLE>
    5624:			; <UNDEFINED> instruction: 0xf8df9337
    5628:	andcs	r3, r0, #112, 20	; 0x70000
    562c:	ldrdne	pc, [ip], -sl
    5630:	ldrbtmi	r9, [fp], #-2057	; 0xfffff7f7
    5634:	sbcsvs	r4, sl, #140, 4	; 0xc0000008
    5638:	sbcsvs	r6, sl, r2
    563c:	cmnhi	r5, r0	; <UNPREDICTABLE>
    5640:	bcc	16439c4 <pclose@plt+0x16403b4>
    5644:	ldmpl	r3, {r3, r9, fp, ip, pc}^
    5648:	andlt	pc, r8, sp, asr #17
    564c:	bls	36a288 <pclose@plt+0x366c78>
    5650:			; <UNDEFINED> instruction: 0x3010f8da
    5654:	strtmi	r6, [r3], #-2066	; 0xfffff7ee
    5658:	vrshr.s64	d4, d3, #64
    565c:			; <UNDEFINED> instruction: 0xf8da8351
    5660:			; <UNDEFINED> instruction: 0xf10d301c
    5664:			; <UNDEFINED> instruction: 0xf8da095c
    5668:			; <UNDEFINED> instruction: 0xf10d203c
    566c:	ldrmi	r0, [ip], #-2148	; 0xfffff79c
    5670:	ldrdne	pc, [r0], -sl	; <UNPREDICTABLE>
    5674:	ldcge	3, cr2, [r8, #-0]
    5678:	eoreq	pc, r4, r2, asr r8	; <UNPREDICTABLE>
    567c:	adceq	sl, r4, sl, lsl lr
    5680:	addmi	r9, r1, #4, 10	; 0x1000000
    5684:			; <UNDEFINED> instruction: 0xf8c99603
    5688:	tstls	r8, #0
    568c:	andcc	pc, r0, r8, asr #17
    5690:	svclt	0x00b8931a
    5694:	blle	1aa2c8 <pclose@plt+0x1a6cb8>
    5698:	stmdavs	r3!, {r2, r4, sl, lr}^
    569c:	svclt	0x00ac4299
    56a0:	movwcs	r2, #4864	; 0x1300
    56a4:	svcls	0x0002930b
    56a8:	movwls	sl, #27454	; 0x6b3e
    56ac:	svcgt	0x000f461e
    56b0:	svcgt	0x000fc60f
    56b4:	ldrsbtlt	pc, [r8], #141	; 0x8d	; <UNPREDICTABLE>
    56b8:	svcgt	0x000fc60f
    56bc:	strmi	r9, [fp, #3395]!	; 0xd43
    56c0:	strtmi	ip, [ip], -pc, lsl #12
    56c4:	muleq	r7, r7, r8
    56c8:	andeq	lr, r7, r6, lsl #17
    56cc:	adchi	pc, r1, r0, asr #4
    56d0:	stmibcs	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    56d4:			; <UNDEFINED> instruction: 0xf89d2600
    56d8:	ldrtmi	r3, [r7], -r8, lsl #2
    56dc:	andls	r4, sl, #2046820352	; 0x7a000000
    56e0:	stmibcs	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    56e4:	ldrbtmi	r9, [sl], #-1541	; 0xfffff9fb
    56e8:	stmiblt	r3!, {r0, r1, r4, r9, ip, pc}^
    56ec:	smlalscc	pc, ip, sp, r8	; <UNPREDICTABLE>
    56f0:			; <UNDEFINED> instruction: 0xf0402b00
    56f4:	stmdbls	r8, {r3, r4, r6, r7, r8, pc}
    56f8:	stmibcs	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    56fc:	stmpl	sl, {r0, r1, r5, fp, ip, sp, lr}
    5700:	tsteq	pc, r3	; <UNPREDICTABLE>
    5704:			; <UNDEFINED> instruction: 0xf852095b
    5708:	sbcmi	r3, fp, r3, lsr #32
    570c:			; <UNDEFINED> instruction: 0xf14007d8
    5710:	movwcs	r8, #4500	; 0x1194
    5714:	stmdavc	r2!, {r2, r6, r8, r9, ip, pc}
    5718:			; <UNDEFINED> instruction: 0xf88d462c
    571c:	subls	r3, r6, #20, 2
    5720:			; <UNDEFINED> instruction: 0xf88d2301
    5724:	blls	1d1b4c <pclose@plt+0x1ce53c>
    5728:			; <UNDEFINED> instruction: 0xb1206958
    572c:			; <UNDEFINED> instruction: 0xf842f00c
    5730:			; <UNDEFINED> instruction: 0xf0402800
    5734:	blls	2a5cc0 <pclose@plt+0x2a26b0>
    5738:			; <UNDEFINED> instruction: 0xb1296999
    573c:			; <UNDEFINED> instruction: 0xf8516a9b
    5740:	bcs	d7d4 <pclose@plt+0xa1c4>
    5744:			; <UNDEFINED> instruction: 0x81b1f040
    5748:	ldrdpl	pc, [r0], -r8
    574c:			; <UNDEFINED> instruction: 0xf0402f00
    5750:	blls	165c94 <pclose@plt+0x162684>
    5754:	eorle	r4, r3, fp, lsr #5
    5758:	ldmdbne	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    575c:	bge	7b03d4 <pclose@plt+0x7acdc4>
    5760:	ldrbtmi	r2, [r9], #-0
    5764:			; <UNDEFINED> instruction: 0x601846b4
    5768:	ldrd	pc, [r0], -r1	; <UNPREDICTABLE>
    576c:	mcrcs	0, 0, r6, cr0, cr0, {0}
    5770:	tsthi	r3, r0, asr #32	; <UNPREDICTABLE>
    5774:			; <UNDEFINED> instruction: 0xf8dfb135
    5778:	ldrbtmi	r1, [r9], #-2360	; 0xfffff6c8
    577c:	strmi	ip, [sp], -r3, lsl #18
    5780:	andeq	lr, r3, r2, lsl #17
    5784:	svceq	0x0000f1be
    5788:	tsthi	fp, r0, asr #32	; <UNPREDICTABLE>
    578c:			; <UNDEFINED> instruction: 0x46606055
    5790:	vstrls	s24, [r3, #-24]	; 0xffffffe8
    5794:	strls	r2, [r0], #-1024	; 0xfffffc00
    5798:	stmdavs	fp!, {r2, r3, r5, r6, sp, lr}
    579c:	mcr2	7, 0, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
    57a0:	ldmdbmi	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    57a4:	bls	1170d8 <pclose@plt+0x113ac8>
    57a8:	ldrbtmi	r9, [ip], #-3337	; 0xfffff2f7
    57ac:	andls	r9, r0, #393216	; 0x60000
    57b0:	bvs	ff89705c <pclose@plt+0xff893a4c>
    57b4:	ldc2	0, cr15, [ip, #24]!
    57b8:	strmi	r6, [r1], -fp, lsr #16
    57bc:	bvs	ff8f44f0 <pclose@plt+0xff8f0ee0>
    57c0:	ldrdpl	pc, [r0], -r9
    57c4:	ldrdcs	pc, [r8], -sl
    57c8:	addsmi	r4, r3, #721420288	; 0x2b000000
    57cc:	orrlt	sp, r0, r1, lsr #4
    57d0:	bls	11f864 <pclose@plt+0x11c254>
    57d4:	ldmdavs	r2, {r1, r8, r9, fp, sp}
    57d8:	adcshi	pc, r8, r0
    57dc:			; <UNDEFINED> instruction: 0xf0051d20
    57e0:			; <UNDEFINED> instruction: 0xf8dffb17
    57e4:			; <UNDEFINED> instruction: 0xf8d928d4
    57e8:	ldrbtmi	r1, [sl], #-0
    57ec:	strmi	r6, [fp], #-2771	; 0xfffff52d
    57f0:	sfmls	f6, 2, [r3, #-844]	; 0xfffffcb4
    57f4:	mcrrls	3, 0, r2, r4, cr0
    57f8:	ldrsbtlt	pc, [r8], #141	; 0x8d	; <UNPREDICTABLE>
    57fc:			; <UNDEFINED> instruction: 0xf88d442c
    5800:			; <UNDEFINED> instruction: 0xf8d83108
    5804:	strmi	r3, [r3, #0]!
    5808:	strbls	r4, [r3], #-1573	; 0xfffff9db
    580c:			; <UNDEFINED> instruction: 0xf63f9305
    5810:			; <UNDEFINED> instruction: 0xf8dfaf6d
    5814:	ldrbtmi	r3, [fp], #-2216	; 0xfffff758
    5818:	blcs	1f88c <pclose@plt+0x1c27c>
    581c:			; <UNDEFINED> instruction: 0x81a3f040
    5820:	stcls	14, cr9, [r2], {6}
    5824:	ldmpl	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    5828:	ldrbtmi	ip, [sp], #-3599	; 0xfffff1f1
    582c:	cdpgt	4, 0, cr12, cr15, cr15, {0}
    5830:	cdpgt	4, 0, cr12, cr15, cr15, {0}
    5834:	ldm	r6, {r0, r1, r2, r3, sl, lr, pc}
    5838:	stm	r4, {r0, r1, r2}
    583c:	stcne	0, cr0, [r8, #-28]!	; 0xffffffe4
    5840:			; <UNDEFINED> instruction: 0xf0062100
    5844:	stmdavs	ip!, {r0, r1, r2, r5, r8, sl, fp, ip, sp, lr, pc}
    5848:			; <UNDEFINED> instruction: 0xf0002c00
    584c:	sfmcs	f0, 1, [r1], {94}	; 0x5e
    5850:	ldrhi	pc, [r5, #-64]	; 0xffffffc0
    5854:			; <UNDEFINED> instruction: 0x801cf8d5
    5858:			; <UNDEFINED> instruction: 0x3010f8da
    585c:	strbmi	r6, [r3], #-2346	; 0xfffff6d6
    5860:			; <UNDEFINED> instruction: 0xf852686e
    5864:	ldrtmi	r7, [r0], -r3, lsr #32
    5868:			; <UNDEFINED> instruction: 0x4621683c
    586c:	stc	7, cr15, [sl], {253}	; 0xfd
    5870:			; <UNDEFINED> instruction: 0xf0002800
    5874:			; <UNDEFINED> instruction: 0xf8df850c
    5878:	bls	2139b0 <pclose@plt+0x2103a0>
    587c:	ldmpl	r3, {r0, r3, r5, r6, r7, fp, sp, lr}^
    5880:	addsmi	r6, r9, #1769472	; 0x1b0000
    5884:	cmnhi	r8, r0, lsl #4	; <UNPREDICTABLE>
    5888:	ldrtmi	r4, [r1], -r0, lsr #12
    588c:	stc	7, cr15, [sl, #-1012]	; 0xfffffc0c
    5890:	smullmi	pc, r0, sp, r8	; <UNPREDICTABLE>
    5894:	movwcs	r9, #2562	; 0xa02
    5898:	rsbsvs	r9, fp, pc, lsr #26
    589c:	tstvc	r4, r1, lsl #6
    58a0:	adcsvs	r6, fp, r5, lsl r0
    58a4:			; <UNDEFINED> instruction: 0xf0002c00
    58a8:	blls	525e04 <pclose@plt+0x5227f4>
    58ac:	muleq	r3, r3, r8
    58b0:	stm	r3, {r1, r2, r3, r8, r9, fp, ip, pc}
    58b4:	blls	858c8 <pclose@plt+0x822b8>
    58b8:	smullvs	pc, ip, sp, r8	; <UNPREDICTABLE>
    58bc:			; <UNDEFINED> instruction: 0x1734e9dd
    58c0:	blge	e22940 <pclose@plt+0xe1f330>
    58c4:	svclt	0x001c4299
    58c8:	cmpvs	r9, r2, lsl #22
    58cc:	bichi	pc, r8, r0
    58d0:			; <UNDEFINED> instruction: 0xf89d9a02
    58d4:	ldrsbvs	r3, [r7, r8]
    58d8:	tstlt	fp, r3, lsl r7
    58dc:	andsvs	r9, r3, #56320	; 0xdc00
    58e0:	svclt	0x0098428d
    58e4:	streq	pc, [r1], -r6, asr #32
    58e8:			; <UNDEFINED> instruction: 0xf0002e00
    58ec:			; <UNDEFINED> instruction: 0xf8df81a1
    58f0:	ldrdcs	r5, [r0], -r8
    58f4:			; <UNDEFINED> instruction: 0x1010f8da
    58f8:	bls	456af4 <pclose@plt+0x4534e4>
    58fc:	adcvs	r6, sl, #3850240	; 0x3ac000
    5900:	blls	49696c <pclose@plt+0x49335c>
    5904:			; <UNDEFINED> instruction: 0xf012626b
    5908:	ldmdbls	r0, {r0, r6, r7, r8, sl, fp, ip, sp, lr, pc}
    590c:	stmibvs	ip!, {r1, r8, r9, sp}^
    5910:	ldrdcs	pc, [ip], -sl
    5914:	stmdbls	r9, {r0, r3, r5, r9, sp, lr}
    5918:	eorvs	r4, fp, r2, lsr #5
    591c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    5920:	rscvs	r6, fp, fp, ror #5
    5924:			; <UNDEFINED> instruction: 0xf47f600b
    5928:			; <UNDEFINED> instruction: 0xf8dfae92
    592c:			; <UNDEFINED> instruction: 0xf8df27a0
    5930:	ldrbtmi	r3, [sl], #-1864	; 0xfffff8b8
    5934:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    5938:	subsmi	r9, sl, fp, ror #22
    593c:	ldrbhi	pc, [r1], r0, asr #32	; <UNPREDICTABLE>
    5940:	rsblt	r4, sp, r0, lsr #12
    5944:	blhi	140c40 <pclose@plt+0x13d630>
    5948:	svchi	0x00f0e8bd
    594c:			; <UNDEFINED> instruction: 0xf0124611
    5950:	strb	pc, [r6, -r9, asr #28]	; <UNPREDICTABLE>
    5954:			; <UNDEFINED> instruction: 0x0778f8df
    5958:	stmdavc	r1!, {r0, r8, r9, sl, sp}
    595c:			; <UNDEFINED> instruction: 0xf7fd4478
    5960:	stmdacs	r0, {r3, r4, r5, r8, sl, fp, sp, lr, pc}
    5964:	strthi	pc, [lr], r0, asr #32
    5968:			; <UNDEFINED> instruction: 0x1768f8df
    596c:	blge	7301ec <pclose@plt+0x72cbdc>
    5970:	ldrbtmi	r2, [r9], #-1793	; 0xfffff8ff
    5974:			; <UNDEFINED> instruction: 0xf8d16016
    5978:			; <UNDEFINED> instruction: 0xf1bee020
    597c:			; <UNDEFINED> instruction: 0xf0000f00
    5980:			; <UNDEFINED> instruction: 0xf8df80b7
    5984:	ldrbtmi	r6, [lr], #-1876	; 0xfffff8ac
    5988:	stmdbcs	r0, {r0, r4, r5, r8, fp, sp, lr}
    598c:	adcshi	pc, r0, r0
    5990:	ldrdeq	lr, [r4, -r6]
    5994:	strmi	r2, [ip], r1, lsl #12
    5998:	andeq	lr, r3, r3, lsl #17
    599c:			; <UNDEFINED> instruction: 0xf47f2d00
    59a0:			; <UNDEFINED> instruction: 0xf8c3aeea
    59a4:	strtmi	ip, [r8], -r4
    59a8:	muleq	r6, r3, r8
    59ac:			; <UNDEFINED> instruction: 0x4684e6f1
    59b0:			; <UNDEFINED> instruction: 0x0728f8df
    59b4:	ldrdpl	pc, [r0], -r8
    59b8:	addvs	r4, r3, #120, 8	; 0x78000000
    59bc:			; <UNDEFINED> instruction: 0xf8dfb9c7
    59c0:	ldrbtmi	r7, [pc], #-1824	; 59c8 <pclose@plt+0x23b8>
    59c4:	stmdblt	r8, {r3, r4, r5, fp, sp, lr}
    59c8:	eorsvs	r2, r8, r1
    59cc:			; <UNDEFINED> instruction: 0xf8da980b
    59d0:	stmdacs	r0, {r5, ip, sp, lr}
    59d4:	sbcshi	pc, r8, r0, asr #32
    59d8:	vqrshl.u8	d4, d28, d16
    59dc:	ldmdbvs	r0, {r8, pc}
    59e0:	vqsub.u8	d20, d16, d24
    59e4:			; <UNDEFINED> instruction: 0xf8df8181
    59e8:	andcs	r3, r1, #252, 12	; 0xfc00000
    59ec:	andsvs	r4, sl, #2063597568	; 0x7b000000
    59f0:	adcle	r2, pc, r0, lsl #28
    59f4:			; <UNDEFINED> instruction: 0xe6ac4637
    59f8:	bvs	166c61c <pclose@plt+0x166900c>
    59fc:			; <UNDEFINED> instruction: 0xf00b6958
    5a00:	stmdacs	r0, {r0, r1, r4, r8, r9, sl, fp, ip, sp, lr, pc}
    5a04:	mrcge	4, 4, APSR_nzcv, cr7, cr15, {3}
    5a08:			; <UNDEFINED> instruction: 0x0018f8da
    5a0c:	bls	1d7318 <pclose@plt+0x1d3d08>
    5a10:	bcc	441278 <pclose@plt+0x43dc68>
    5a14:	ldmdbvs	r2, {r6, r7, fp, sp, lr}^
    5a18:			; <UNDEFINED> instruction: 0xf8d81a20
    5a1c:			; <UNDEFINED> instruction: 0xf00b5000
    5a20:			; <UNDEFINED> instruction: 0xf8d8fecf
    5a24:	blcs	11a2c <pclose@plt+0xe41c>
    5a28:	mcrge	4, 4, pc, cr5, cr15, {1}	; <UNPREDICTABLE>
    5a2c:	ldmdavs	r3, {r0, r1, r2, r9, fp, ip, pc}
    5a30:	svclt	0x0004432b
    5a34:	andsvs	r2, r3, r1, lsl #6
    5a38:	stclge	6, cr14, [r0, #-500]	; 0xfffffe0c
    5a3c:			; <UNDEFINED> instruction: 0xf7fd4628
    5a40:	stmdacs	r0, {r1, r2, r3, r7, r8, r9, fp, sp, lr, pc}
    5a44:	strthi	pc, [r9], -r0
    5a48:			; <UNDEFINED> instruction: 0xf88d2301
    5a4c:			; <UNDEFINED> instruction: 0x462130fc
    5a50:	andeq	lr, r4, #175104	; 0x2ac00
    5a54:	strtmi	sl, [fp], -r6, asr #16
    5a58:	blx	ff2c1ab8 <pclose@plt+0xff2be4a8>
    5a5c:	subls	r1, r4, r1, asr #24
    5a60:	stcne	0, cr13, [r2], {26}
    5a64:	subsle	r9, r4, r3, asr #24
    5a68:	movwcs	fp, #6472	; 0x1948
    5a6c:	stmdavc	r3!, {r2, r6, r8, r9, ip, pc}
    5a70:			; <UNDEFINED> instruction: 0xf0402b00
    5a74:	blls	11a72e8 <pclose@plt+0x11a3cd8>
    5a78:			; <UNDEFINED> instruction: 0xf0402b00
    5a7c:	strtmi	r8, [r8], -lr, asr #11
    5a80:			; <UNDEFINED> instruction: 0xf88d2301
    5a84:			; <UNDEFINED> instruction: 0xf7fd3114
    5a88:	stmdacs	r0, {r1, r3, r5, r6, r8, r9, fp, sp, lr, pc}
    5a8c:	mcrge	4, 2, pc, cr8, cr15, {1}	; <UNPREDICTABLE>
    5a90:			; <UNDEFINED> instruction: 0xf88d2300
    5a94:			; <UNDEFINED> instruction: 0xe64330fc
    5a98:	mcrrls	3, 0, r2, r3, cr1
    5a9c:	movwcs	r9, #836	; 0x344
    5aa0:	tstcc	r4, sp, lsl #17	; <UNPREDICTABLE>
    5aa4:	stclge	6, cr14, [r0, #-240]	; 0xffffff10
    5aa8:			; <UNDEFINED> instruction: 0xf8dae7d1
    5aac:	bl	45b14 <pclose@plt+0x42504>
    5ab0:	ldrtmi	r0, [lr], r3, lsl #11
    5ab4:	stmiavs	r0, {r2, r3, r5, r7, r9, sl, lr}^
    5ab8:	bleq	40950 <pclose@plt+0x3d340>
    5abc:	ldmdbvs	r5, {r0, r3, sp, lr, pc}
    5ac0:			; <UNDEFINED> instruction: 0xf6ff45ab
    5ac4:			; <UNDEFINED> instruction: 0xf85caf74
    5ac8:	movwcc	r2, #7940	; 0x1f04
    5acc:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    5ad0:	ldmvs	r0, {r1, r3, r4, r5, r7, r8, ip, sp, pc}^
    5ad4:	ble	ffc970e8 <pclose@plt+0xffc93ad8>
    5ad8:			; <UNDEFINED> instruction: 0xf8df4684
    5adc:	ldrbtmi	r0, [r8], #-1548	; 0xfffff9f4
    5ae0:	orrlt	r6, r7, #805306376	; 0x30000008
    5ae4:	svceq	0x0000f1be
    5ae8:			; <UNDEFINED> instruction: 0xf8d8d01a
    5aec:	ldrb	r5, [pc, -r0]!
    5af0:	strcs	r9, [r1], -pc, lsl #18
    5af4:	stmdbgt	r3, {r2, r3, sl, fp, ip, pc}
    5af8:	ldrdgt	pc, [ip], -r4
    5afc:	andeq	lr, r3, r3, lsl #17
    5b00:			; <UNDEFINED> instruction: 0xf8dfe638
    5b04:	ldrbtmi	r2, [sl], #-1512	; 0xfffffa18
    5b08:	stmdblt	pc, {r0, r1, r4, r7, r9, sp, lr}^	; <UNPREDICTABLE>
    5b0c:	ldrdpl	pc, [r0], -r8
    5b10:	blls	fbf394 <pclose@plt+0xfbbd84>
    5b14:			; <UNDEFINED> instruction: 0xf88d2200
    5b18:	blne	6cdf70 <pclose@plt+0x6ca960>
    5b1c:	ldrb	r9, [pc, #836]!	; 5e68 <pclose@plt+0x2858>
    5b20:	strbcc	pc, [ip, #2271]	; 0x8df	; <UNPREDICTABLE>
    5b24:	ldrbtmi	r2, [fp], #-1024	; 0xfffffc00
    5b28:	mcrcs	2, 0, r6, cr0, cr12, {0}
    5b2c:	strbhi	pc, [r7]	; <UNPREDICTABLE>
    5b30:	ldrdvs	pc, [r0], -r8
    5b34:	bge	7b07ac <pclose@plt+0x7ad19c>
    5b38:	andsvs	r6, r4, ip, lsl r0
    5b3c:			; <UNDEFINED> instruction: 0x4637b976
    5b40:			; <UNDEFINED> instruction: 0x463546b4
    5b44:			; <UNDEFINED> instruction: 0xf8d8e622
    5b48:			; <UNDEFINED> instruction: 0xf1be5000
    5b4c:			; <UNDEFINED> instruction: 0xf43f0f00
    5b50:	ldr	sl, [r4, -r0, lsl #28]!
    5b54:	andsvs	r9, ip, lr, lsl #22
    5b58:	ssat	r6, #13, ip, asr #0
    5b5c:	strtmi	r4, [r6], -r6, lsr #13
    5b60:	strtmi	r4, [r7], -r4, lsr #13
    5b64:	bls	ff388 <pclose@plt+0xfbd78>
    5b68:	ldmdavs	r3, {sp}
    5b6c:	andls	r6, r0, r0, asr r0
    5b70:			; <UNDEFINED> instruction: 0xf7ffca06
    5b74:	ldrb	pc, [r3], -r3, lsr #24	; <UNPREDICTABLE>
    5b78:	tstcc	r1, r0, lsr #12
    5b7c:			; <UNDEFINED> instruction: 0xf966f016
    5b80:	strmi	r6, [r4], -lr, ror #16
    5b84:			; <UNDEFINED> instruction: 0xe67f6038
    5b88:	adcsmi	r6, r8, #16, 18	; 0x40000
    5b8c:			; <UNDEFINED> instruction: 0xf8dfdd07
    5b90:	andcs	r3, r1, #100, 10	; 0x19000000
    5b94:	mrsls	r2, (UNDEF: 27)
    5b98:	andsvs	r4, sl, #2063597568	; 0x7b000000
    5b9c:	mrrcne	7, 2, lr, r8, cr8
    5ba0:	eor	pc, r0, r1, asr r8	; <UNPREDICTABLE>
    5ba4:	svceq	0x0000f1be
    5ba8:			; <UNDEFINED> instruction: 0xf8dfd011
    5bac:			; <UNDEFINED> instruction: 0xf8dab54c
    5bb0:	ldrbtmi	r0, [fp], #28
    5bb4:	ldrsbtgt	pc, [ip], -sl	; <UNPREDICTABLE>
    5bb8:	ldrd	pc, [ip], -lr
    5bbc:			; <UNDEFINED> instruction: 0xb01cf8db
    5bc0:			; <UNDEFINED> instruction: 0xf1004458
    5bc4:			; <UNDEFINED> instruction: 0xf85c0b01
    5bc8:	ldrbmi	fp, [lr, #43]	; 0x2b
    5bcc:			; <UNDEFINED> instruction: 0xf8dfdb15
    5bd0:	andcs	r3, r1, #44, 10	; 0xb000000
    5bd4:	mrsls	r2, (UNDEF: 27)
    5bd8:	andsvs	r4, sl, #2063597568	; 0x7b000000
    5bdc:			; <UNDEFINED> instruction: 0xf8dfe708
    5be0:	ldrbtmi	lr, [lr], #1312	; 0x520
    5be4:			; <UNDEFINED> instruction: 0xe01cf8de
    5be8:			; <UNDEFINED> instruction: 0x001cf8da
    5bec:	ldrsbtgt	pc, [ip], -sl	; <UNPREDICTABLE>
    5bf0:			; <UNDEFINED> instruction: 0xf1004470
    5bf4:			; <UNDEFINED> instruction: 0xf85c0e01
    5bf8:	ldrbmi	fp, [pc, #-46]	; 5bd2 <pclose@plt+0x25c2>
    5bfc:	mrcge	6, 7, APSR_nzcv, cr8, cr15, {7}
    5c00:			; <UNDEFINED> instruction: 0xf85c3002
    5c04:	adcsmi	r0, r8, #32
    5c08:	mrcge	7, 7, APSR_nzcv, cr2, cr15, {3}
    5c0c:	ldrbmi	r6, [sl, #-2322]	; 0xfffff6ee
    5c10:	mcrge	6, 7, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
    5c14:			; <UNDEFINED> instruction: 0xf8513301
    5c18:	tstlt	fp, r3, lsr #32
    5c1c:	addsmi	r6, r8, #14352384	; 0xdb0000
    5c20:	mcrge	7, 7, pc, cr6, cr15, {1}	; <UNPREDICTABLE>
    5c24:	ldrbcc	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    5c28:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    5c2c:			; <UNDEFINED> instruction: 0xe6df621a
    5c30:	stmdals	r8, {r2, r4, r5, r6, r8, r9, fp, ip, sp, pc}
    5c34:	ldrbtcs	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    5c38:	stmpl	r2, {r0, r1, r3, fp, ip, sp, lr}
    5c3c:	andseq	pc, pc, r3
    5c40:			; <UNDEFINED> instruction: 0xf852095b
    5c44:	sbcmi	r3, r3, r3, lsr #32
    5c48:	ldrle	r0, [r6, #-2008]	; 0xfffff828
    5c4c:	teqls	r5, #67108864	; 0x4000000
    5c50:			; <UNDEFINED> instruction: 0xf88d780a
    5c54:	eorsls	r3, r7, #216	; 0xd8
    5c58:			; <UNDEFINED> instruction: 0xf88d2301
    5c5c:	strb	r3, [r6], -ip, asr #1
    5c60:	ldrsbhi	pc, [r4], #-141	; 0xffffff73	; <UNPREDICTABLE>
    5c64:	tstcs	r8, #60817408	; 0x3a00000
    5c68:	strbmi	r9, [r0], -r3, lsl #2
    5c6c:	b	ffbc3c68 <pclose@plt+0xffbc0658>
    5c70:	stmdbls	r3, {r1, r9, fp, ip, pc}
    5c74:	andshi	pc, r4, r2, asr #17
    5c78:	ldmdals	r4, {r1, r3, r5, r9, sl, sp, lr, pc}
    5c7c:			; <UNDEFINED> instruction: 0xf7fd9103
    5c80:	stmdacs	r0, {r1, r2, r3, r5, r6, r9, fp, sp, lr, pc}
    5c84:	strhi	pc, [r9, #-0]
    5c88:	movwcs	r9, #6403	; 0x1903
    5c8c:	sbccc	pc, r0, sp, lsl #17
    5c90:	blls	50c640 <pclose@plt+0x509030>
    5c94:			; <UNDEFINED> instruction: 0xf016a837
    5c98:	mcrrne	9, 10, pc, r2, cr11	; <UNPREDICTABLE>
    5c9c:	andsle	r9, sp, r5, lsr r0
    5ca0:	eorle	r1, r5, r3, lsl #25
    5ca4:	blls	d341ec <pclose@plt+0xd30bdc>
    5ca8:	eorsls	r2, r5, #268435456	; 0x10000000
    5cac:	blcs	23d20 <pclose@plt+0x20710>
    5cb0:	ldrbthi	pc, [ip], #64	; 0x40	; <UNPREDICTABLE>
    5cb4:	blcs	2c998 <pclose@plt+0x29388>
    5cb8:	strthi	pc, [pc], #64	; 5cc0 <pclose@plt+0x26b0>
    5cbc:	movwcs	r9, #6164	; 0x1814
    5cc0:	sbcscc	pc, r8, sp, lsl #17
    5cc4:	b	12c3cc0 <pclose@plt+0x12c06b0>
    5cc8:	sbcle	r2, r5, r0, lsl #16
    5ccc:			; <UNDEFINED> instruction: 0xf88d2300
    5cd0:	strb	r3, [r1, r0, asr #1]
    5cd4:	andsvs	r9, r8, r4, lsl fp
    5cd8:	ldr	r6, [r5], #88	; 0x58
    5cdc:	teqls	r5, #67108864	; 0x4000000
    5ce0:			; <UNDEFINED> instruction: 0xf88d2300
    5ce4:	sbfx	r3, r8, #1, #24
    5ce8:	ldr	pc, [ip], #-2271	; 0xfffff721
    5cec:			; <UNDEFINED> instruction: 0xe77944fe
    5cf0:	tstcs	r0, pc, lsr #22
    5cf4:			; <UNDEFINED> instruction: 0xf88d9a34
    5cf8:	bne	fe6ca060 <pclose@plt+0xfe6c6a50>
    5cfc:			; <UNDEFINED> instruction: 0xe7ab9335
    5d00:	strcc	pc, [r8], #-2271	; 0xfffff721
    5d04:	ldmibvs	ip, {r0, r1, r3, r4, r5, r6, sl, lr}^
    5d08:			; <UNDEFINED> instruction: 0xf8dae60f
    5d0c:	stmibvs	sl!, {r4, ip}^
    5d10:	stmne	sl, {r0, r1, r3, r5, r8, fp, sp, lr}
    5d14:	ldrdlt	pc, [r8], -sp
    5d18:			; <UNDEFINED> instruction: 0xf853920a
    5d1c:	movwls	r3, #20514	; 0x5022
    5d20:			; <UNDEFINED> instruction: 0xf0002b00
    5d24:	stmdavs	sl!, {r0, r1, r2, r3, r4, r6, r7, pc}^
    5d28:	stmiavs	lr!, {r0, r1, r3, r4, r7, fp, sp, lr}^
    5d2c:	bvs	ffaaa54c <pclose@plt+0xffaa6f3c>
    5d30:	blcs	2a564 <pclose@plt+0x26f54>
    5d34:			; <UNDEFINED> instruction: 0x83aff040
    5d38:	vmlacc.f64	d9, d1, d5
    5d3c:			; <UNDEFINED> instruction: 0xf50daf5e
    5d40:	ldmdavs	fp, {r1, r2, r3, r4, r7, r8, fp, ip, sp, lr}
    5d44:	bvc	fe44156c <pclose@plt+0xfe43df5c>
    5d48:	movwls	r4, #9752	; 0x2618
    5d4c:	bl	ec3d48 <pclose@plt+0xec0738>
    5d50:	tstcs	r0, r2, lsl #22
    5d54:	andne	pc, r4, r9, asr #17
    5d58:			; <UNDEFINED> instruction: 0xf88d915e
    5d5c:	cmnls	r1, #128, 2
    5d60:			; <UNDEFINED> instruction: 0xf88d6079
    5d64:	cmpls	pc, r8, lsr r1	; <UNPREDICTABLE>
    5d68:	smlalbbne	pc, r4, sp, r8	; <UNPREDICTABLE>
    5d6c:	cmnne	r4, sp, lsl #17	; <UNPREDICTABLE>
    5d70:	stmdals	r6, {r0, r2, r3, r4, fp, ip}
    5d74:	stmibne	r2, {r2, r3, r4, r6, r8, sl, ip, pc}
    5d78:	addsmi	r9, r0, #-805306364	; 0xd0000004
    5d7c:	svclt	0x00229052
    5d80:	ldrbcc	pc, [pc, pc, asr #32]!	; <UNPREDICTABLE>
    5d84:	strls	r4, [r2, -r8, lsl #13]
    5d88:	blge	157a6e8 <pclose@plt+0x15770d8>
    5d8c:	strmi	r4, [lr], -r8, lsl #13
    5d90:	vmla.f16	s18, s18, s12
    5d94:	strcs	r3, [r1, #-2576]	; 0xfffff5f0
    5d98:	ldrbcc	pc, [pc, pc, asr #32]!	; <UNPREDICTABLE>
    5d9c:			; <UNDEFINED> instruction: 0xf89d9702
    5da0:	blcs	12288 <pclose@plt+0xec78>
    5da4:	tsthi	r0, r0, asr #32	; <UNPREDICTABLE>
    5da8:	stmdavc	fp, {r0, r1, r2, r3, r4, r5, r7, fp, lr}
    5dac:	stmdals	r8, {r2, r7, r9, sl, lr}
    5db0:	andeq	pc, ip, r0, asr r8	; <UNPREDICTABLE>
    5db4:	ldceq	0, cr15, [pc], {3}
    5db8:			; <UNDEFINED> instruction: 0xf850095b
    5dbc:	blx	8d1e50 <pclose@plt+0x8ce840>
    5dc0:	ldrbeq	pc, [r8, ip, lsl #6]	; <UNPREDICTABLE>
    5dc4:	rschi	pc, r4, r0, asr #2
    5dc8:	stmdavc	fp, {r0, r1, r4, r6, r8, sl, ip, pc}
    5dcc:	cmppl	r0, sp, lsl #17	; <UNPREDICTABLE>
    5dd0:	stmdbls	r1!, {r0, r2, r4, r6, r8, r9, ip, pc}^
    5dd4:			; <UNDEFINED> instruction: 0xf88d9a5c
    5dd8:	addsmi	r5, r1, #68, 2
    5ddc:	msrhi	SPSR_sxc, #128	; 0x80
    5de0:			; <UNDEFINED> instruction: 0x3180f89d
    5de4:			; <UNDEFINED> instruction: 0xf0402b00
    5de8:			; <UNDEFINED> instruction: 0xf89d819b
    5dec:	blcs	123c4 <pclose@plt+0xedb4>
    5df0:	tsthi	lr, r0, asr #32	; <UNPREDICTABLE>
    5df4:	stmdavc	fp, {r2, r3, r5, r7, fp, lr}
    5df8:	stmdals	r8, {r2, r7, r9, sl, lr}
    5dfc:	andeq	pc, ip, r0, asr r8	; <UNPREDICTABLE>
    5e00:	ldceq	0, cr15, [pc], {3}
    5e04:			; <UNDEFINED> instruction: 0xf850095b
    5e08:	blx	8d1e9c <pclose@plt+0x8ce88c>
    5e0c:	ldrbeq	pc, [r8, ip, lsl #6]	; <UNPREDICTABLE>
    5e10:	rscshi	pc, r1, r0, asr #2
    5e14:			; <UNDEFINED> instruction: 0xf89d9562
    5e18:	stmdavc	r8, {r4, r6, r8, ip, sp}
    5e1c:	orrpl	pc, ip, sp, lsl #17
    5e20:	orrpl	pc, r0, sp, lsl #17
    5e24:	blcs	29fbc <pclose@plt+0x269ac>
    5e28:	orrhi	pc, r1, r0, asr #32
    5e2c:	blls	136bf7c <pclose@plt+0x136896c>
    5e30:			; <UNDEFINED> instruction: 0xd3214298
    5e34:	ldrmi	r4, [r5], -fp, lsl #12
    5e38:	subsle	r4, r3, #-1342177270	; 0xb000000a
    5e3c:			; <UNDEFINED> instruction: 0x2180f89d
    5e40:			; <UNDEFINED> instruction: 0xf89db9d2
    5e44:	bcs	e41c <pclose@plt+0xae0c>
    5e48:	movthi	pc, #12352	; 0x3040	; <UNPREDICTABLE>
    5e4c:	ldmibmi	r6, {r3, fp, ip, pc}
    5e50:	stmdapl	r1, {r1, r3, r4, fp, ip, sp, lr}^
    5e54:	andseq	pc, pc, r2
    5e58:			; <UNDEFINED> instruction: 0xf8510952
    5e5c:	sbcmi	r2, r2, r2, lsr #32
    5e60:			; <UNDEFINED> instruction: 0xf14007d2
    5e64:	andcs	r8, r1, #-1476395008	; 0xa8000000
    5e68:	ldmdavc	fp, {r1, r5, r6, r9, ip, pc}
    5e6c:	orrcs	pc, ip, sp, lsl #17
    5e70:	movwcs	r9, #4964	; 0x1364
    5e74:	orrcc	pc, r0, sp, lsl #17
    5e78:			; <UNDEFINED> instruction: 0xf0001c7d
    5e7c:	blls	1a6758 <pclose@plt+0x1a3148>
    5e80:	bls	97768 <pclose@plt+0x94158>
    5e84:	ldmne	ip, {r1, r3, r8, fp, ip, pc}
    5e88:	blx	41eda <pclose@plt+0x3e8ca>
    5e8c:			; <UNDEFINED> instruction: 0xf0124620
    5e90:	blmi	fe344cfc <pclose@plt+0xfe3416ec>
    5e94:	ldmpl	r5, {r3, r9, fp, ip, pc}^
    5e98:	stmdavs	fp!, {r0, r1, r3, r9, fp, ip, pc}
    5e9c:	ble	d690c <pclose@plt+0xd32fc>
    5ea0:	ldmdavs	fp, {r0, r2, r8, r9, fp, ip, pc}^
    5ea4:	blle	96914 <pclose@plt+0x93304>
    5ea8:	ldmvs	fp, {r0, r2, r8, r9, fp, ip, pc}
    5eac:			; <UNDEFINED> instruction: 0xf012b10b
    5eb0:	bls	244d94 <pclose@plt+0x241784>
    5eb4:	ldmpl	r3, {r1, r2, r4, r7, r8, r9, fp, lr}^
    5eb8:			; <UNDEFINED> instruction: 0xf7fd6818
    5ebc:	stmdals	r6, {r1, r2, r4, r8, fp, sp, lr, pc}
    5ec0:	b	fe043ebc <pclose@plt+0xfe0408ac>
    5ec4:	addsmi	r6, r8, #2818048	; 0x2b0000
    5ec8:			; <UNDEFINED> instruction: 0x83b5f200
    5ecc:	ldmdavs	r8, {r0, r2, r8, r9, fp, ip, pc}
    5ed0:	strtmi	r9, [r1], -r2, lsl #22
    5ed4:			; <UNDEFINED> instruction: 0xf7fd4418
    5ed8:	bls	180678 <pclose@plt+0x17d068>
    5edc:	movwcs	r9, #2315	; 0x90b
    5ee0:			; <UNDEFINED> instruction: 0x60516093
    5ee4:	blx	16c1f1e <pclose@plt+0x16be90e>
    5ee8:	stmdacs	r0, {r1, r2, r9, sl, lr}
    5eec:	addhi	pc, lr, #64	; 0x40
    5ef0:	ldrbtmi	r4, [fp], #-2952	; 0xfffff478
    5ef4:	blls	26066c <pclose@plt+0x25d05c>
    5ef8:	blcs	1ff6c <pclose@plt+0x1c95c>
    5efc:	cmphi	fp, r0	; <UNPREDICTABLE>
    5f00:			; <UNDEFINED> instruction: 0x3014f8db
    5f04:			; <UNDEFINED> instruction: 0xf8db2100
    5f08:			; <UNDEFINED> instruction: 0xf88b2018
    5f0c:	ldrmi	r1, [r3], #-16
    5f10:	andscc	pc, r4, fp, asr #17
    5f14:	strcc	r4, [r1], #-2944	; 0xfffff480
    5f18:	bicsvs	r4, ip, fp, ror r4
    5f1c:			; <UNDEFINED> instruction: 0xf47f2e00
    5f20:			; <UNDEFINED> instruction: 0xf8dbad04
    5f24:			; <UNDEFINED> instruction: 0xf8db6014
    5f28:	addsmi	r3, lr, #0
    5f2c:	cfldrdge	mvd15, [sp], #764	; 0x2fc
    5f30:	mulspl	r0, fp, r8
    5f34:	muleq	r4, fp, r8
    5f38:			; <UNDEFINED> instruction: 0xf0402d00
    5f3c:	stmdacs	r0, {r1, r2, r3, r5, r7, r8, pc}
    5f40:	msrhi	SPSR_fs, r0, asr #32
    5f44:	ldmdbmi	r8, {r3, r8, r9, sl, fp, ip, pc}^
    5f48:	ldmdapl	r9!, {r1, r4, r5, fp, ip, sp, lr}^
    5f4c:	ldreq	pc, [pc, -r2]
    5f50:			; <UNDEFINED> instruction: 0xf8510952
    5f54:	rscsmi	r2, sl, r2, lsr #32
    5f58:	andeq	pc, r1, #18
    5f5c:	cmphi	r3, r0	; <UNPREDICTABLE>
    5f60:			; <UNDEFINED> instruction: 0xf8cb2701
    5f64:	ldmdavc	r1!, {r3, r4, ip, sp, lr}
    5f68:			; <UNDEFINED> instruction: 0xf88b4615
    5f6c:			; <UNDEFINED> instruction: 0xf8cb701c
    5f70:	andcs	r1, r1, #32
    5f74:	andscs	pc, r0, fp, lsl #17
    5f78:			; <UNDEFINED> instruction: 0xf04f4968
    5f7c:	ldrbtmi	r0, [r9], #-3073	; 0xfffff3ff
    5f80:	andsls	r6, r2, #303104	; 0x4a000
    5f84:	andsls	r6, r1, #565248	; 0x8a000
    5f88:	andsls	r6, r0, #40960	; 0xa000
    5f8c:	bllt	c43f90 <pclose@plt+0xc40980>
    5f90:	stmib	sp, {r3, r6, r9, sl, lr}^
    5f94:			; <UNDEFINED> instruction: 0xf7fd1203
    5f98:	stmdacs	r0, {r1, r5, r6, r7, fp, sp, lr, pc}
    5f9c:	cmnhi	sp, #0	; <UNPREDICTABLE>
    5fa0:	andne	lr, r3, #3620864	; 0x374000
    5fa4:	teqpl	r8, sp, lsl #17	; <UNPREDICTABLE>
    5fa8:			; <UNDEFINED> instruction: 0xee191a52
    5fac:			; <UNDEFINED> instruction: 0x464b0a10
    5fb0:			; <UNDEFINED> instruction: 0xf81ef016
    5fb4:	subsls	r1, r3, r2, asr #24
    5fb8:			; <UNDEFINED> instruction: 0xf88dbf04
    5fbc:	ldrbls	r6, [r3, #-336]	; 0xfffffeb0
    5fc0:	svcge	0x0007f43f
    5fc4:			; <UNDEFINED> instruction: 0xf0001c83
    5fc8:	stmdblt	r8, {r0, r1, r2, r4, r5, r6, r8, pc}^
    5fcc:	ldrbls	r9, [r3, #-2898]	; 0xfffff4ae
    5fd0:	blcs	24044 <pclose@plt+0x20a34>
    5fd4:	msrhi	SPSR_fx, #64	; 0x40
    5fd8:	blcs	2cd34 <pclose@plt+0x29724>
    5fdc:	tsthi	sp, #64	; 0x40	; <UNPREDICTABLE>
    5fe0:			; <UNDEFINED> instruction: 0xf88d4648
    5fe4:			; <UNDEFINED> instruction: 0xf7fd5150
    5fe8:	stmdacs	r0, {r1, r3, r4, r5, r7, fp, sp, lr, pc}
    5fec:	mrcge	4, 7, APSR_nzcv, cr1, cr15, {1}
    5ff0:	teqvs	r8, sp, lsl #17	; <UNPREDICTABLE>
    5ff4:	cfmsub32	mvax7, mvfx14, mvfx8, mvfx13
    5ff8:	stmib	sp, {r4, r7, r9, fp}^
    5ffc:			; <UNDEFINED> instruction: 0xf7fd2103
    6000:	stmdacs	r0, {r1, r2, r3, r5, r7, fp, sp, lr, pc}
    6004:	movthi	pc, #36864	; 0x9000	; <UNPREDICTABLE>
    6008:	ldrdcs	lr, [r3, -sp]
    600c:	cmnpl	r4, sp, lsl #17	; <UNPREDICTABLE>
    6010:			; <UNDEFINED> instruction: 0xee181a52
    6014:	stmdage	r4!, {r4, r7, r9, fp, ip, sp}^
    6018:			; <UNDEFINED> instruction: 0xffeaf015
    601c:	rsbls	r1, r2, r2, asr #24
    6020:	adcshi	pc, lr, r0
    6024:			; <UNDEFINED> instruction: 0xf0001c83
    6028:	stmdblt	r8, {r1, r2, r3, r6, r8, pc}^
    602c:	strbls	r9, [r2, #-2401]!	; 0xfffff69f
    6030:	blcs	24064 <pclose@plt+0x20a54>
    6034:	teqhi	sl, #64	; 0x40	; <UNPREDICTABLE>
    6038:	blcs	2cdd0 <pclose@plt+0x297c0>
    603c:	rschi	pc, sp, #64	; 0x40
    6040:	beq	fe4418a8 <pclose@plt+0xfe43e298>
    6044:	orrpl	pc, ip, sp, lsl #17
    6048:	stm	r8, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    604c:			; <UNDEFINED> instruction: 0x3150f89d
    6050:			; <UNDEFINED> instruction: 0xf88db108
    6054:			; <UNDEFINED> instruction: 0xf88d6174
    6058:	blcs	1a660 <pclose@plt+0x17050>
    605c:	ldflsp	f5, [r2, #-412]	; 0xfffffe64
    6060:	adcsmi	r9, r5, #1232	; 0x4d0
    6064:	adchi	pc, r5, #192	; 0xc0
    6068:	bls	172c5f4 <pclose@plt+0x1728fe4>
    606c:	svclt	0x0000e6e2
    6070:	andeq	r6, r3, r6, asr r7
    6074:	andeq	r6, r3, ip, ror #21
    6078:	andeq	r0, r0, r0, ror #4
    607c:	andeq	r8, r3, sl, lsr #21
    6080:	andeq	r6, r3, r4, lsr r7
    6084:			; <UNDEFINED> instruction: 0x00036abc
    6088:	andeq	r8, r3, r0, ror sl
    608c:	andeq	r8, r3, r6, asr #20
    6090:	strdeq	r8, [r3], -sl
    6094:	andeq	r6, r3, r0, lsr sl
    6098:	muleq	r3, r6, r9
    609c:	andeq	r0, r0, ip, asr #6
    60a0:	andeq	r8, r3, ip, ror #17
    60a4:	andeq	r8, r3, r2, ror #17
    60a8:	andeq	r0, r0, ip, asr #4
    60ac:	andeq	r8, r3, r6, ror #16
    60b0:	andeq	r6, r3, sl, lsl #17
    60b4:	andeq	r8, r3, lr, lsl r8
    60b8:	ldrdeq	r8, [r3], -lr
    60bc:			; <UNDEFINED> instruction: 0x000387b2
    60c0:	muleq	r3, lr, r7
    60c4:	andeq	r0, r0, r8, asr r3
    60c8:	ldrdeq	r8, [r3], -r0
    60cc:	andeq	r6, r3, r6, lsr r3
    60d0:	andeq	pc, r1, r0, lsr #31
    60d4:	andeq	r8, r3, r6, asr r6
    60d8:	andeq	r6, r3, lr, ror r6
    60dc:	andeq	r8, r3, r0, lsl r6
    60e0:	andeq	r8, r3, r6, lsl #12
    60e4:	ldrdeq	r8, [r3], -ip
    60e8:	andeq	r8, r3, sl, ror #9
    60ec:	andeq	r8, r3, r2, asr #9
    60f0:	andeq	r8, r3, r2, lsr #9
    60f4:	andeq	r8, r3, r0, lsr r4
    60f8:	andeq	r8, r3, r6, lsl r4
    60fc:	strdeq	r8, [r3], -r0
    6100:	andeq	r8, r3, r6, ror #7
    6104:	muleq	r3, lr, r3
    6108:	ldrdeq	r8, [r3], -ip
    610c:	andeq	r8, r3, r4, asr #5
    6110:	andeq	r0, r0, r4, lsr #6
    6114:	ldrdeq	r8, [r3], -r6
    6118:	strheq	r8, [r3], -r0
    611c:	andeq	r8, r3, sl, asr #32
    6120:			; <UNDEFINED> instruction: 0x3150f89d
    6124:			; <UNDEFINED> instruction: 0x018cf89d
    6128:	stmdacs	r0, {r0, r1, r4, r6, r8, r9, ip, sp, pc}
    612c:	ldmdals	r5, {r0, r1, r2, r4, r7, ip, lr, pc}^
    6130:	bne	ff02cec8 <pclose@plt+0xff0298b8>
    6134:	andcs	fp, r1, r8, lsl pc
    6138:	orrsle	r2, r0, r0, lsl #16
    613c:	tstle	r7, fp, ror ip
    6140:	ldmdavc	fp, {r1, r4, r6, r8, r9, fp, ip, pc}
    6144:	blls	90db8 <pclose@plt+0x8d7a8>
    6148:	strbmi	fp, [r7], -r4, lsl #30
    614c:	movwls	r4, #9763	; 0x2623
    6150:	ldmdals	r5, {r0, r1, r4, r6, r8, r9, fp, ip, pc}^
    6154:			; <UNDEFINED> instruction: 0xf7fc441c
    6158:	ldmib	sp, {r1, r2, r3, r6, r7, r8, r9, sl, fp, sp, lr, pc}^
    615c:			; <UNDEFINED> instruction: 0xf88d2152
    6160:	ldrmi	r6, [r1], #-324	; 0xfffffebc
    6164:			; <UNDEFINED> instruction: 0xf88d9a4d
    6168:	addsmi	r6, r1, #128, 2
    616c:	strmi	r9, [r0], #338	; 0x152
    6170:	ldrdcc	lr, [r1], #-157	; 0xffffff63	; <UNPREDICTABLE>
    6174:	cmnls	r1, #50331648	; 0x3000000
    6178:	mrcge	4, 0, APSR_nzcv, cr1, cr15, {7}
    617c:			; <UNDEFINED> instruction: 0xe65b9d5c
    6180:			; <UNDEFINED> instruction: 0xf47f2800
    6184:	bls	14f1ad8 <pclose@plt+0x14ee4c8>
    6188:	addsmi	r9, sl, #100352	; 0x18800
    618c:	svcge	0x0067f47f
    6190:	ldmdals	r2, {r0, r5, r6, r8, fp, ip, pc}^
    6194:	svc	0x00f6f7fc
    6198:	svclt	0x00183800
    619c:	strb	r2, [fp, r1]
    61a0:			; <UNDEFINED> instruction: 0x3150f89d
    61a4:			; <UNDEFINED> instruction: 0xf88d9562
    61a8:			; <UNDEFINED> instruction: 0xf88d618c
    61ac:	blcs	1a7b4 <pclose@plt+0x171a4>
    61b0:	svcge	0x0055f47f
    61b4:			; <UNDEFINED> instruction: 0xf8dfe7e7
    61b8:	bls	213690 <pclose@plt+0x210080>
    61bc:			; <UNDEFINED> instruction: 0x1010f8da
    61c0:	strtmi	r5, [r1], #-2259	; 0xfffff72d
    61c4:	ldmvs	fp, {r0, r1, r3, r4, fp, sp, lr}^
    61c8:	addmi	r3, fp, #1024	; 0x400
    61cc:	mcrge	7, 5, pc, cr2, cr15, {3}	; <UNPREDICTABLE>
    61d0:	ldrdeq	pc, [r8], -sl
    61d4:			; <UNDEFINED> instruction: 0xf0123801
    61d8:			; <UNDEFINED> instruction: 0xf8daf959
    61dc:	ldrbeq	r3, [pc], ip, asr #32
    61e0:	addhi	pc, r9, r0, lsl #2
    61e4:	streq	pc, [r8, #-2271]	; 0xfffff721
    61e8:			; <UNDEFINED> instruction: 0xf0124478
    61ec:	bls	2449a0 <pclose@plt+0x241390>
    61f0:	strcc	pc, [r0, #-2271]	; 0xfffff721
    61f4:	ldmdavs	r8, {r0, r1, r4, r6, r7, fp, ip, lr}
    61f8:	svc	0x0076f7fc
    61fc:	ldrbtcc	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    6200:	ldmibvs	ip, {r0, r1, r3, r4, r5, r6, sl, lr}^
    6204:	stmdals	lr, {r1, r2, r7, r9, sl, sp, lr, pc}
    6208:			; <UNDEFINED> instruction: 0xf7fc9302
    620c:	stmdacs	r0, {r3, r5, r7, r8, r9, sl, fp, sp, lr, pc}
    6210:	subhi	pc, r3, #0
    6214:	andcs	r9, r1, #2048	; 0x800
    6218:	andcs	pc, r4, fp, lsl #17
    621c:	stmdage	r8!, {r1, r3, r4, r7, r8, r9, fp, ip}
    6220:	ldrtmi	r9, [r1], -lr, lsl #22
    6224:	mcr2	0, 7, pc, cr4, cr5, {0}	; <UNPREDICTABLE>
    6228:	strmi	r1, [r7], -r2, asr #24
    622c:	andseq	pc, r8, fp, asr #17
    6230:	sbcshi	pc, fp, r0
    6234:			; <UNDEFINED> instruction: 0xf8db1c83
    6238:			; <UNDEFINED> instruction: 0xf0006014
    623c:	ldmdblt	r8, {r0, r1, r4, r8, pc}^
    6240:			; <UNDEFINED> instruction: 0xf8cb2701
    6244:	ldmdavc	r3!, {r3, r4, ip, sp, lr}
    6248:			; <UNDEFINED> instruction: 0xf0402b00
    624c:			; <UNDEFINED> instruction: 0xf8db822f
    6250:	blcs	122d8 <pclose@plt+0xecc8>
    6254:	mvnhi	pc, r0, asr #32
    6258:	strcs	r9, [r1, #-2062]	; 0xfffff7f2
    625c:	andspl	pc, ip, fp, lsl #17
    6260:	svc	0x007cf7fc
    6264:	ldrcs	pc, [r4], #2271	; 0x8df
    6268:	ldrdcc	pc, [r0], -fp
    626c:	ldmibvs	r4, {r1, r3, r4, r5, r6, sl, lr}^
    6270:	eorsle	r2, r6, r0, lsl #16
    6274:			; <UNDEFINED> instruction: 0xf88b2200
    6278:	ldrmi	r2, [r0], -r4
    627c:			; <UNDEFINED> instruction: 0xf8dde679
    6280:	strcs	fp, [r0], -r8
    6284:			; <UNDEFINED> instruction: 0xf9ccf012
    6288:	eorvs	r6, lr, ip, ror #19
    628c:			; <UNDEFINED> instruction: 0xf8dde633
    6290:	strmi	fp, [r6], -r8
    6294:	eorvs	r4, r8, r4, asr #12
    6298:			; <UNDEFINED> instruction: 0xf8dbe62d
    629c:			; <UNDEFINED> instruction: 0xf89b7018
    62a0:			; <UNDEFINED> instruction: 0xe669501c
    62a4:	ldmdbls	r5, {r3, r4, r5, r9, sl, fp, sp, pc}
    62a8:			; <UNDEFINED> instruction: 0x463a2318
    62ac:			; <UNDEFINED> instruction: 0xf7fc4630
    62b0:	ldrtls	lr, [r4], -lr, asr #31
    62b4:	ldmiblt	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    62b8:	bls	14acff4 <pclose@plt+0x14a99e4>
    62bc:	cmpvs	r0, sp, lsl #17	; <UNPREDICTABLE>
    62c0:	cmpls	r3, #634880	; 0x9b000
    62c4:			; <UNDEFINED> instruction: 0xf89de585
    62c8:	bls	1712810 <pclose@plt+0x170f200>
    62cc:			; <UNDEFINED> instruction: 0xf88d9961
    62d0:	bne	149e908 <pclose@plt+0x149b2f8>
    62d4:	orrpl	pc, r0, sp, lsl #17
    62d8:	blcs	2ac68 <pclose@plt+0x27658>
    62dc:	mrcge	4, 5, APSR_nzcv, cr15, cr15, {3}
    62e0:			; <UNDEFINED> instruction: 0xf89be751
    62e4:	strb	r0, [r4], -r4
    62e8:	svccc	0x00fff1b8
    62ec:	cfldrdge	mvd15, [sl, #252]!	; 0xfc
    62f0:	strls	r4, [r2], #-1607	; 0xfffff9b9
    62f4:			; <UNDEFINED> instruction: 0xf8dfe5c3
    62f8:	ldrbtmi	r0, [r8], #-1032	; 0xfffffbf8
    62fc:			; <UNDEFINED> instruction: 0xf962f012
    6300:			; <UNDEFINED> instruction: 0x4014f8db
    6304:	ldrdvc	pc, [r0], -fp
    6308:			; <UNDEFINED> instruction: 0xf4bf42bc
    630c:			; <UNDEFINED> instruction: 0xf89baf70
    6310:	cmnlt	r3, r0, lsl r0
    6314:			; <UNDEFINED> instruction: 0x5018f8db
    6318:	eorle	r2, r5, r1, lsl #26
    631c:	ldrdvc	pc, [r0], -fp
    6320:	movwcs	r4, #1068	; 0x42c
    6324:	andsmi	pc, r4, fp, asr #17
    6328:			; <UNDEFINED> instruction: 0xf88b42bc
    632c:			; <UNDEFINED> instruction: 0xf4bf3010
    6330:			; <UNDEFINED> instruction: 0xf89baf5e
    6334:	bllt	1ad234c <pclose@plt+0x1aced3c>
    6338:	bmi	ffcac760 <pclose@plt+0xffca9150>
    633c:	stmpl	sl, {r0, r1, r5, fp, ip, sp, lr}
    6340:	tsteq	pc, r3	; <UNPREDICTABLE>
    6344:			; <UNDEFINED> instruction: 0xf852095b
    6348:	sbcmi	r3, fp, r3, lsr #32
    634c:	ldrle	r0, [r8, #-2013]	; 0xfffff823
    6350:			; <UNDEFINED> instruction: 0xf8cb2301
    6354:	stmdavc	r2!, {r3, r4, ip, sp}
    6358:			; <UNDEFINED> instruction: 0x4014f8db
    635c:	andscc	pc, ip, fp, lsl #17
    6360:	andscc	pc, r0, fp, lsl #17
    6364:	eorcs	pc, r0, fp, asr #17
    6368:	blcs	2a43fc <pclose@plt+0x2a0dec>
    636c:	strcc	fp, [r1], #-3841	; 0xfffff0ff
    6370:	andsmi	pc, r4, fp, asr #17
    6374:			; <UNDEFINED> instruction: 0xf88b2300
    6378:			; <UNDEFINED> instruction: 0xf43f3010
    637c:	strcs	sl, [r1, #-3896]	; 0xfffff0c8
    6380:	stmdals	lr, {r2, r3, r6, r7, r8, r9, sl, sp, lr, pc}
    6384:	mcr	7, 7, pc, cr10, cr12, {7}	; <UNPREDICTABLE>
    6388:			; <UNDEFINED> instruction: 0xf0002800
    638c:	movwcs	r8, #4486	; 0x1186
    6390:	andcc	pc, r4, fp, lsl #17
    6394:	blne	eacfd4 <pclose@plt+0xea99c4>
    6398:	strtmi	sl, [r1], -r8, lsr #16
    639c:	mcr2	0, 1, pc, cr8, cr5, {0}	; <UNPREDICTABLE>
    63a0:			; <UNDEFINED> instruction: 0xf8cb4605
    63a4:	stclne	0, cr0, [r8], #-96	; 0xffffffa0
    63a8:	stcne	0, cr13, [r9], #424	; 0x1a8
    63ac:			; <UNDEFINED> instruction: 0x4014f8db
    63b0:	adcshi	pc, r7, r0
    63b4:	strcs	fp, [r1, #-2397]	; 0xfffff6a3
    63b8:	andspl	pc, r8, fp, asr #17
    63bc:	blcs	24450 <pclose@plt+0x20e40>
    63c0:	cmnhi	r4, r0, asr #32	; <UNPREDICTABLE>
    63c4:	ldrdcc	pc, [r0], -fp	; <UNPREDICTABLE>
    63c8:			; <UNDEFINED> instruction: 0xf0402b00
    63cc:	stmdals	lr, {r1, r2, r5, r8, pc}
    63d0:			; <UNDEFINED> instruction: 0xf88b2301
    63d4:			; <UNDEFINED> instruction: 0xf7fc301c
    63d8:	tstlt	r0, r2, asr #29
    63dc:			; <UNDEFINED> instruction: 0xf88b2300
    63e0:	movwcs	r3, #4100	; 0x1004
    63e4:	andscc	pc, r0, fp, lsl #17
    63e8:	bmi	ff200248 <pclose@plt+0xff1fcc38>
    63ec:	ldrmi	r2, [pc], -r1, lsl #6
    63f0:	ldrbtmi	r2, [sl], #-256	; 0xffffff00
    63f4:	andscc	pc, r8, fp, asr #17
    63f8:	muleq	r4, fp, r8
    63fc:	ldrdcc	pc, [r0], -fp
    6400:			; <UNDEFINED> instruction: 0xf8db69d4
    6404:			; <UNDEFINED> instruction: 0xf88b6014
    6408:	ldr	r1, [r2, #28]!
    640c:	andcs	r4, r1, #195584	; 0x2fc00
    6410:	ldrbtmi	r4, [fp], #-1558	; 0xfffff9ea
    6414:	tstvs	sl, #220, 18	; 0x370000
    6418:	ldmmi	sl!, {r0, r2, r3, r5, r6, r8, sl, sp, lr, pc}
    641c:	andpl	pc, ip, r2, lsl r8	; <UNPREDICTABLE>
    6420:	stmdals	r8, {r1, r2, r7, r9, sl, lr}
    6424:	andeq	pc, lr, r0, asr r8	; <UNPREDICTABLE>
    6428:	cdpeq	0, 1, cr15, cr15, cr5, {0}
    642c:			; <UNDEFINED> instruction: 0xf850096d
    6430:	blx	95a4cc <pclose@plt+0x956ebc>
    6434:			; <UNDEFINED> instruction: 0xf015f50e
    6438:	rsbsle	r0, fp, r1, lsl #18
    643c:			; <UNDEFINED> instruction: 0xf8cb2701
    6440:			; <UNDEFINED> instruction: 0xf8127018
    6444:	strmi	r2, [r8], -ip
    6448:			; <UNDEFINED> instruction: 0xf88b460c
    644c:	tstls	r0, ip, lsl r0
    6450:	eorcs	pc, r0, fp, asr #17
    6454:	tstne	r1, sp, asr #19
    6458:			; <UNDEFINED> instruction: 0xf88b2101
    645c:			; <UNDEFINED> instruction: 0x460a1010
    6460:	stmialt	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6464:	smlatbcs	r0, sl, sl, r4
    6468:	ldrdcc	pc, [r0], -fp
    646c:			; <UNDEFINED> instruction: 0xf89b447a
    6470:	blne	fe7c6488 <pclose@plt+0xfe7c2e78>
    6474:	andsne	pc, ip, fp, lsl #17
    6478:			; <UNDEFINED> instruction: 0xf8cb69d4
    647c:	ldrb	r7, [r8, #-24]!	; 0xffffffe8
    6480:			; <UNDEFINED> instruction: 0xf8db2301
    6484:			; <UNDEFINED> instruction: 0xf8cb4014
    6488:			; <UNDEFINED> instruction: 0xf88b3018
    648c:	movwcs	r3, #16
    6490:	andscc	pc, ip, fp, lsl #17
    6494:	stmdbls	sl, {r3, r5, r6, r8, r9, sl, sp, lr, pc}
    6498:			; <UNDEFINED> instruction: 0xf0114620
    649c:			; <UNDEFINED> instruction: 0xf012fff7
    64a0:	bls	1847a4 <pclose@plt+0x181194>
    64a4:	addsvs	r6, r4, r3, lsl r8
    64a8:	subsvs	r7, r4, ip, lsl r0
    64ac:	bls	137f5c4 <pclose@plt+0x137bfb4>
    64b0:	addsmi	r9, sl, #83968	; 0x14800
    64b4:	stclge	6, cr15, [r0], #252	; 0xfc
    64b8:	mrc	5, 0, lr, cr8, cr4, {0}
    64bc:	movwls	r0, #14992	; 0x3a90
    64c0:	mcr	7, 2, pc, cr12, cr12, {7}	; <UNPREDICTABLE>
    64c4:			; <UNDEFINED> instruction: 0xf0002800
    64c8:	blls	e6870 <pclose@plt+0xe3260>
    64cc:			; <UNDEFINED> instruction: 0xf88d2201
    64d0:	bne	ffa8eaa8 <pclose@plt+0xffa8b498>
    64d4:	stmdage	r4!, {r0, r3, r4, r9, sl, lr}^
    64d8:	bcc	fe441d40 <pclose@plt+0xfe43e730>
    64dc:	stc2	0, cr15, [r8, #84]	; 0x54
    64e0:	rsbls	r1, r2, r3, asr #24
    64e4:	sbcshi	pc, r2, r0
    64e8:			; <UNDEFINED> instruction: 0xf0001c86
    64ec:	ldmdblt	r0, {r2, r3, r4, r7, pc}^
    64f0:	andcs	r9, r1, #99328	; 0x18400
    64f4:	ldmdavc	fp, {r1, r5, r6, r9, ip, pc}
    64f8:			; <UNDEFINED> instruction: 0xf0402b00
    64fc:	blls	1926860 <pclose@plt+0x1923250>
    6500:			; <UNDEFINED> instruction: 0xf0402b00
    6504:	cdp	0, 1, cr8, cr8, cr10, {4}
    6508:	movwcs	r0, #6800	; 0x1a90
    650c:	orrcc	pc, ip, sp, lsl #17
    6510:	mcr	7, 1, pc, cr4, cr12, {7}	; <UNPREDICTABLE>
    6514:			; <UNDEFINED> instruction: 0xf43f2800
    6518:	movwcs	sl, #3244	; 0xcac
    651c:	cmncc	r4, sp, lsl #17	; <UNPREDICTABLE>
    6520:			; <UNDEFINED> instruction: 0xf8dbe4a7
    6524:	movwcs	r5, #0
    6528:	andscc	pc, ip, fp, lsl #17
    652c:			; <UNDEFINED> instruction: 0xf8cb1b2d
    6530:	smmla	r6, r8, r0, r5
    6534:			; <UNDEFINED> instruction: 0xf7fc980e
    6538:	stmdacs	r0, {r1, r4, r9, sl, fp, sp, lr, pc}
    653c:	adchi	pc, sp, r0
    6540:			; <UNDEFINED> instruction: 0x4631463a
    6544:	stmdage	r8!, {r1, r2, r3, r8, r9, fp, ip, pc}
    6548:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    654c:	andhi	pc, r4, fp, lsl #17
    6550:	stc2l	0, cr15, [lr, #-84]	; 0xffffffac
    6554:	strmi	r1, [r7], -r6, asr #24
    6558:	andseq	pc, r8, fp, asr #17
    655c:	stcne	0, cr13, [r5], {114}	; 0x72
    6560:			; <UNDEFINED> instruction: 0x6014f8db
    6564:	addhi	pc, r1, r0
    6568:			; <UNDEFINED> instruction: 0xf8cbb950
    656c:	ldmdavc	r3!, {r3, r4, pc}
    6570:			; <UNDEFINED> instruction: 0xf0402b00
    6574:			; <UNDEFINED> instruction: 0xf8db809b
    6578:	strbmi	r3, [r7], -r0, lsr #32
    657c:	cmple	ip, r0, lsl #22
    6580:	strcs	r9, [r1, #-2062]	; 0xfffff7f2
    6584:	andspl	pc, ip, fp, lsl #17
    6588:	stcl	7, cr15, [r8, #1008]!	; 0x3f0
    658c:			; <UNDEFINED> instruction: 0xf8db4a61
    6590:	ldrbtmi	r3, [sl], #-0
    6594:	ldmibvs	r4, {r0, r4, r6, r9, fp, sp, lr}^
    6598:	bvs	fe46a9e8 <pclose@plt+0xfe4673d8>
    659c:	bvs	46a9e8 <pclose@plt+0x4673d8>
    65a0:	stmdacs	r0, {r4, r8, ip, pc}
    65a4:	andcs	sp, r0, #59	; 0x3b
    65a8:	ldrmi	r4, [r0], -r9, lsr #13
    65ac:	andcs	pc, r4, fp, lsl #17
    65b0:			; <UNDEFINED> instruction: 0xf89de752
    65b4:	blcs	12acc <pclose@plt+0xf4bc>
    65b8:	cfldrdge	mvd15, [lr], {127}	; 0x7f
    65bc:	teqcc	r8, sp	; <illegal shifter operand>	; <UNPREDICTABLE>
    65c0:	stmdbls	r8, {r0, r1, r5, r7, r8, fp, ip, sp, pc}
    65c4:	stmdavc	fp!, {r0, r1, r2, r3, r6, r9, fp, lr}
    65c8:			; <UNDEFINED> instruction: 0xf003588a
    65cc:	ldmdbeq	fp, {r0, r1, r2, r3, r4, r8}^
    65d0:	eorcc	pc, r3, r2, asr r8	; <UNPREDICTABLE>
    65d4:	ldrbeq	r4, [r8, fp, asr #1]
    65d8:	cfstr64ge	mvdx15, [lr], {63}	; 0x3f
    65dc:			; <UNDEFINED> instruction: 0xf7fc4648
    65e0:	stmdacs	r0, {r1, r2, r3, r4, r5, r7, r8, sl, fp, sp, lr, pc}
    65e4:	movwcs	sp, #4185	; 0x1059
    65e8:	teqcc	r8, sp, lsl #17	; <UNPREDICTABLE>
    65ec:	blne	1c97e98 <pclose@plt+0x1c94888>
    65f0:			; <UNDEFINED> instruction: 0x464ba855
    65f4:	ldc2l	0, cr15, [ip], #84	; 0x54
    65f8:	subsls	r1, r3, r1, asr #25
    65fc:	ldcge	6, cr15, [ip], #-252	; 0xffffff04
    6600:			; <UNDEFINED> instruction: 0xf47f2800
    6604:	blls	14b16f0 <pclose@plt+0x14ae0e0>
    6608:	subsls	r2, r3, #268435456	; 0x10000000
    660c:	blcs	24680 <pclose@plt+0x21070>
    6610:	blls	157ab48 <pclose@plt+0x1577538>
    6614:			; <UNDEFINED> instruction: 0xf43f2b00
    6618:			; <UNDEFINED> instruction: 0xf7feac2f
    661c:			; <UNDEFINED> instruction: 0xf89bfebf
    6620:	strtmi	r0, [r9], r4
    6624:	blls	174028c <pclose@plt+0x173cc7c>
    6628:	bls	184ea30 <pclose@plt+0x184b420>
    662c:	orrne	pc, ip, sp, lsl #17
    6630:	cmnls	r2, #634880	; 0x9b000
    6634:	cfstrsls	mvf14, [r5, #-116]	; 0xffffff8c
    6638:	stmdavs	r8!, {r0, r6, sl, fp, ip}
    663c:	stc2	0, cr15, [r6], {21}
    6640:	strb	r6, [r5], #-40	; 0xffffffd8
    6644:	strbmi	r6, [r7], -r3, ror #20
    6648:	muleq	r4, fp, r8
    664c:			; <UNDEFINED> instruction: 0x6014f8db
    6650:	bvs	fe8eb2a0 <pclose@plt+0xfe8e7c90>
    6654:	andshi	pc, r8, fp, asr #17
    6658:	andsls	pc, ip, fp, lsl #17
    665c:	bvs	8eb2a8 <pclose@plt+0x8e7c98>
    6660:	tstls	r0, #228, 18	; 0x390000
    6664:	ldrdcc	pc, [r0], -fp
    6668:	bvs	18c0248 <pclose@plt+0x18bcc38>
    666c:	ldrdcc	pc, [r0], -fp
    6670:	muleq	r4, fp, r8
    6674:	blne	fe7eaec4 <pclose@plt+0xfe7e78b4>
    6678:			; <UNDEFINED> instruction: 0xf88b6aa2
    667c:			; <UNDEFINED> instruction: 0xf8cb901c
    6680:	andsls	r7, r1, #24
    6684:	stmibvs	r4!, {r1, r5, r9, fp, sp, lr}^
    6688:	usat	r9, #5, r0, lsl #4
    668c:	cmnls	r2, #67108864	; 0x4000000
    6690:			; <UNDEFINED> instruction: 0xf88d2300
    6694:			; <UNDEFINED> instruction: 0xf7ff318c
    6698:	blmi	7f5650 <pclose@plt+0x7f2040>
    669c:	ldmdbmi	pc, {r1, r2, r3, r7, r9, sp}	; <UNPREDICTABLE>
    66a0:	ldrbtmi	r4, [fp], #-2079	; 0xfffff7e1
    66a4:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    66a8:	svc	0x00a6f7fc
    66ac:	adccs	r4, r9, #29696	; 0x7400
    66b0:	ldmdami	lr, {r0, r2, r3, r4, r8, fp, lr}
    66b4:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    66b8:			; <UNDEFINED> instruction: 0xf7fc4478
    66bc:			; <UNDEFINED> instruction: 0xf8d8ef9e
    66c0:	ldrtmi	r5, [r7], -r0
    66c4:	adcmi	r9, fp, #5120	; 0x1400
    66c8:	blge	73a704 <pclose@plt+0x7370f4>
    66cc:	tstcs	r0, lr, lsl sl
    66d0:	strmi	r4, [ip], lr, lsl #12
    66d4:	andsvs	r6, r1, r9, lsl r0
    66d8:			; <UNDEFINED> instruction: 0xf8d19913
    66dc:			; <UNDEFINED> instruction: 0xf7ffe020
    66e0:			; <UNDEFINED> instruction: 0xf7fcb849
    66e4:			; <UNDEFINED> instruction: 0x2600ed70
    66e8:	ldmdalt	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    66ec:	andeq	r0, r0, r8, lsr r2
    66f0:	andeq	pc, r1, r8, lsl r7	; <UNPREDICTABLE>
    66f4:	andeq	r0, r0, r4, lsr #6
    66f8:	andeq	r7, r3, r8, asr #27
    66fc:	andeq	r7, r3, ip, asr sp
    6700:	andeq	pc, r1, sl, lsl #12
    6704:	andeq	r0, r0, ip, asr #4
    6708:	ldrdeq	r7, [r3], -r6
    670c:			; <UNDEFINED> instruction: 0x00037bb6
    6710:	andeq	r7, r3, ip, asr fp
    6714:	andeq	r7, r3, r6, lsr sl
    6718:	andeq	pc, r1, r6, ror #4
    671c:	strdeq	pc, [r1], -r8
    6720:	andeq	pc, r1, r6, lsr #4
    6724:	andeq	pc, r1, r4, asr r2	; <UNPREDICTABLE>
    6728:	andeq	pc, r1, r6, ror #3
    672c:	andeq	pc, r1, ip, lsr #4
    6730:	mvnsmi	lr, #737280	; 0xb4000
    6734:	mcrrmi	6, 0, r4, lr, cr5
    6738:	teqhi	r8, pc	; <illegal shifter operand>	; <UNPREDICTABLE>
    673c:	ldrbtmi	r4, [r8], #1148	; 0x47c
    6740:			; <UNDEFINED> instruction: 0xf0116927
    6744:	blvs	1944e18 <pclose@plt+0x1941808>
    6748:	cmple	r3, r0, lsl #24
    674c:	blcs	20b00 <pclose@plt+0x1d4f0>
    6750:	stmiavs	fp!, {r2, r3, r6, r8, sl, fp, ip, lr, pc}
    6754:	vstrle	d18, [r9, #-0]
    6758:	blcs	20c0c <pclose@plt+0x1d5fc>
    675c:	bmi	11bd47c <pclose@plt+0x11b9e6c>
    6760:	andvs	pc, r2, r8, asr r8	; <UNPREDICTABLE>
    6764:	ldmvs	r2, {r1, r4, r5, fp, sp, lr}^
    6768:	lfmle	f4, 4, [pc], #-588	; 6524 <pclose@plt+0x2f14>
    676c:	ldreq	r6, [fp, -fp, ror #25]
    6770:	stmibvs	fp!, {r3, r6, r8, sl, ip, lr, pc}
    6774:	blvs	ffaf2cc8 <pclose@plt+0xffaef6b8>
    6778:	rsbsle	r2, r4, r0, lsl #22
    677c:			; <UNDEFINED> instruction: 0xf7fe4628
    6780:	blmi	fc627c <pclose@plt+0xfc2c6c>
    6784:	blvs	6d7978 <pclose@plt+0x6d4368>
    6788:	bllt	1ed7fa0 <pclose@plt+0x1ed4990>
    678c:	blmi	f20b38 <pclose@plt+0xf1d528>
    6790:	svclt	0x0028428c
    6794:	andhi	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    6798:			; <UNDEFINED> instruction: 0xf858d220
    679c:	strcs	r8, [r0], -r3
    67a0:	andcs	r6, r0, fp, lsr #18
    67a4:			; <UNDEFINED> instruction: 0xf8574423
    67a8:	ldmdavs	sl, {r0, r1, r5, ip, sp}^
    67ac:	ldmvs	sl, {r1, r3, r8, fp, ip, sp, pc}
    67b0:	ldmdavs	sl, {r1, r3, r7, r8, ip, sp, pc}
    67b4:	andsvc	r6, r6, lr, asr r0
    67b8:	addsvs	r6, lr, r9, lsr #18
    67bc:			; <UNDEFINED> instruction: 0xf0114421
    67c0:			; <UNDEFINED> instruction: 0xf011fe65
    67c4:			; <UNDEFINED> instruction: 0xf8d8ff2d
    67c8:			; <UNDEFINED> instruction: 0xf7fc0000
    67cc:			; <UNDEFINED> instruction: 0xf00bec8e
    67d0:	ldmdblt	r8!, {r0, r2, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}^
    67d4:	strcc	r6, [r1], #-2281	; 0xfffff717
    67d8:	stmiale	r1!, {r0, r5, r7, r9, lr}^
    67dc:	ldrdeq	pc, [r0], -r8
    67e0:	stc	7, cr15, [r2], {252}	; 0xfc
    67e4:			; <UNDEFINED> instruction: 0xf0236ceb
    67e8:	strbtvs	r0, [fp], #769	; 0x301
    67ec:	mvnsmi	lr, #12386304	; 0xbd0000
    67f0:	ldmiblt	sl, {r0, r4, ip, sp, lr, pc}
    67f4:	andcs	r4, r1, #35840	; 0x8c00
    67f8:	tstvs	sl, #2063597568	; 0x7b000000
    67fc:	mvnsmi	lr, #12386304	; 0xbd0000
    6800:	ldmiblt	r2, {r0, r4, ip, sp, lr, pc}
    6804:			; <UNDEFINED> instruction: 0xf0134628
    6808:	ldmib	r5, {r0, r2, r5, r6, r7, sl, fp, ip, sp, lr, pc}^
    680c:	bl	93020 <pclose@plt+0x8fa10>
    6810:			; <UNDEFINED> instruction: 0xf8570903
    6814:	strbmi	r3, [ip], -r9, lsr #32
    6818:	stmiblt	sl!, {r1, r3, r4, r7, fp, sp, lr}^
    681c:	ldmvs	fp, {r0, r1, r4, r5, fp, sp, lr}^
    6820:	stmible	r6!, {r0, r1, r3, r6, r8, sl, lr}
    6824:	andcs	r4, r0, r9, asr #12
    6828:	mrc2	0, 1, pc, cr0, cr1, {0}
    682c:			; <UNDEFINED> instruction: 0xff40f011
    6830:			; <UNDEFINED> instruction: 0xf0116ba8
    6834:			; <UNDEFINED> instruction: 0xf011fec7
    6838:			; <UNDEFINED> instruction: 0xf857ff4d
    683c:	blvs	fea528e8 <pclose@plt+0xfea4f2d8>
    6840:			; <UNDEFINED> instruction: 0xf7fc6818
    6844:			; <UNDEFINED> instruction: 0xf857ed30
    6848:	blvs	fea1e8f4 <pclose@plt+0xfea1b2e4>
    684c:	adcsvs	r2, r3, r1, lsl #6
    6850:	ldc	7, cr15, [r8, #1008]!	; 0x3f0
    6854:			; <UNDEFINED> instruction: 0xe78c6070
    6858:	blvs	fea608c0 <pclose@plt+0xfea5d2b0>
    685c:	ldc	7, cr15, [r2], {252}	; 0xfc
    6860:	addle	r2, r6, r0, lsl #16
    6864:			; <UNDEFINED> instruction: 0x4628e7da
    6868:	ldc2l	0, cr15, [r2, #-76]	; 0xffffffb4
    686c:	svclt	0x0000e786
    6870:	andeq	r7, r3, ip, lsl #17
    6874:	andeq	r5, r3, sl, lsr #10
    6878:	andeq	r0, r0, r8, lsr r2
    687c:	andeq	r7, r3, r4, asr #16
    6880:	andeq	r0, r0, r4, lsr #6
    6884:	ldrdeq	r7, [r3], -r0
    6888:			; <UNDEFINED> instruction: 0xf011b570
    688c:	tstcs	r0, pc, lsl #18	; <UNPREDICTABLE>
    6890:	bmi	49a0dc <pclose@plt+0x496acc>
    6894:	ldrbtmi	r4, [lr], #-2834	; 0xfffff4ee
    6898:	tstvs	r1, #2046820352	; 0x7a000000
    689c:	ldmdavs	ip, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    68a0:	ldfmid	f3, [r0, #-528]	; 0xfffffdf0
    68a4:	cfstrdvs	mvd4, [r3], #500	; 0x1f4
    68a8:	movweq	pc, #20483	; 0x5003	; <UNPREDICTABLE>
    68ac:	tstle	r6, r5, lsl #22
    68b0:	strtmi	r6, [r0], -r3, ror #17
    68b4:			; <UNDEFINED> instruction: 0xf7ffb11b
    68b8:	blvs	b065ac <pclose@plt+0xb02f9c>
    68bc:	stmdavs	r4!, {r0, r1, r4, r8, fp, ip, sp, pc}
    68c0:	mvnsle	r2, r0, lsl #24
    68c4:	ldmpl	r3!, {r3, r8, r9, fp, lr}^
    68c8:			; <UNDEFINED> instruction: 0xf7ff6818
    68cc:	pop	{r0, r4, r5, r8, r9, sl, fp, ip, sp, lr, pc}
    68d0:			; <UNDEFINED> instruction: 0xf0114070
    68d4:	svclt	0x0000b929
    68d8:	ldrdeq	r5, [r3], -r2
    68dc:	andeq	r7, r3, r0, lsr r7
    68e0:	ldrdeq	r0, [r0], -ip
    68e4:	andeq	r7, r3, r4, lsr #14
    68e8:	andeq	r0, r0, r4, lsr #4
    68ec:	mvnsmi	lr, #737280	; 0xb4000
    68f0:	svcmi	0x007a460e
    68f4:			; <UNDEFINED> instruction: 0xf8df4615
    68f8:			; <UNDEFINED> instruction: 0xf8dfe1e8
    68fc:	ldrbtmi	ip, [pc], #-488	; 6904 <pclose@plt+0x32f4>
    6900:			; <UNDEFINED> instruction: 0xf857463b
    6904:			; <UNDEFINED> instruction: 0xf857100e
    6908:	stmdavs	sl, {r2, r3, ip, sp, lr}
    690c:	tstmi	r3, #3866624	; 0x3b0000
    6910:			; <UNDEFINED> instruction: 0xf8dfd041
    6914:	ldrbtmi	r8, [r8], #468	; 0x1d4
    6918:			; <UNDEFINED> instruction: 0x3010f8d8
    691c:	blcs	20990 <pclose@plt+0x1d380>
    6920:			; <UNDEFINED> instruction: 0x4604d039
    6924:	cdp2	0, 3, cr15, cr10, cr11, {0}
    6928:	ldmdavs	fp!, {r3, r5, r7, r8, r9, fp, ip, sp, pc}
    692c:	cmnle	r4, r0, lsl #22
    6930:	blle	c91d38 <pclose@plt+0xc8e728>
    6934:	stmdbeq	r5, {r1, r2, r5, r7, r8, r9, fp, sp, lr, pc}
    6938:	strtmi	r4, [sl], -r0, lsr #12
    693c:	streq	lr, [r4, -r9, lsr #23]
    6940:			; <UNDEFINED> instruction: 0xf0114649
    6944:	stmdbne	r8!, {r0, r1, r2, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    6948:			; <UNDEFINED> instruction: 0xf0002d00
    694c:	svccs	0x000080c3
    6950:			; <UNDEFINED> instruction: 0xf8d8dd0f
    6954:	bl	4a99c <pclose@plt+0x4738c>
    6958:	bl	47778 <pclose@plt+0x44168>
    695c:	bl	fe8c6f88 <pclose@plt+0xfe8c3978>
    6960:			; <UNDEFINED> instruction: 0xf8530687
    6964:			; <UNDEFINED> instruction: 0xf8512d04
    6968:	addsmi	r5, lr, #4, 26	; 0x100
    696c:	andvs	r6, sl, sp, lsl r0
    6970:	addmi	sp, r4, #-1073741763	; 0xc000003d
    6974:	ldclmi	0, cr13, [sp, #-60]	; 0xffffffc4
    6978:	ldrbtmi	r2, [sp], #-512	; 0xfffffe00
    697c:			; <UNDEFINED> instruction: 0xf853692b
    6980:	ldmdavs	fp, {r2, r5, ip, sp}
    6984:	stmdbvs	fp!, {r1, r3, r4, ip, sp, lr}
    6988:	eorne	pc, r4, r3, asr r8	; <UNPREDICTABLE>
    698c:	addmi	r3, r4, #16777216	; 0x1000000
    6990:	andcs	lr, r1, #3162112	; 0x304000
    6994:	pop	{r0, r1, r4, r5, r6, r7, r8, ip, lr, pc}
    6998:	blne	19e7980 <pclose@plt+0x19e4370>
    699c:	ldrtmi	r4, [r1], -sl, lsr #12
    69a0:			; <UNDEFINED> instruction: 0xf0114638
    69a4:	blne	ffc86708 <pclose@plt+0xffc830f8>
    69a8:	vldrle.16	s4, [r1, #-0]	; <UNPREDICTABLE>
    69ac:	stmdbne	fp, {r4, r6, r9, fp, lr}
    69b0:	ldmdbvs	r1, {r1, r3, r4, r5, r6, sl, lr}
    69b4:	streq	lr, [r4], #2817	; 0xb01
    69b8:	addeq	lr, r7, r1, lsl #22
    69bc:	orreq	lr, r3, r1, lsl #22
    69c0:	stmdavs	r3!, {r1, fp, sp, lr}
    69c4:	blcs	144adc <pclose@plt+0x1414cc>
    69c8:			; <UNDEFINED> instruction: 0xf84042a1
    69cc:	mvnsle	r3, r4, lsl #22
    69d0:	adcsmi	r1, r2, #2785280	; 0x2a8000
    69d4:	mcrrmi	0, 13, sp, r7, cr15
    69d8:	ldrbtmi	r2, [ip], #-256	; 0xffffff00
    69dc:			; <UNDEFINED> instruction: 0xf8536923
    69e0:	ldmdavs	fp, {r1, r5, ip, sp}
    69e4:	stmdbvs	r3!, {r0, r3, r4, ip, sp, lr}
    69e8:	eoreq	pc, r2, r3, asr r8	; <UNPREDICTABLE>
    69ec:	adcsmi	r3, r2, #268435456	; 0x10000000
    69f0:	smlabtne	r1, r0, r9, lr
    69f4:	pop	{r0, r1, r4, r5, r6, r7, r8, ip, lr, pc}
    69f8:			; <UNDEFINED> instruction: 0x462a83f8
    69fc:			; <UNDEFINED> instruction: 0x46204631
    6a00:	mrc2	0, 6, pc, cr8, cr1, {0}
    6a04:			; <UNDEFINED> instruction: 0xf1062d00
    6a08:	sfmle	f3, 4, [r9, #-1020]!	; 0xfffffc04
    6a0c:	addsmi	r1, r3, #704512	; 0xac000
    6a10:			; <UNDEFINED> instruction: 0xf8d8dc10
    6a14:	blne	14a2a5c <pclose@plt+0x149f44c>
    6a18:	orreq	lr, r6, r7, lsl #22
    6a1c:	addeq	lr, r2, #7168	; 0x1c00
    6a20:	streq	lr, [r3, r7, lsl #22]
    6a24:	stceq	8, cr15, [r4, #-324]	; 0xfffffebc
    6a28:	adcsmi	r6, r9, #1376256	; 0x150000
    6a2c:			; <UNDEFINED> instruction: 0xf842600d
    6a30:	mvnsle	r0, r4, lsl #18
    6a34:	svclt	0x00a842b3
    6a38:	addsmi	r4, ip, #53477376	; 0x3300000
    6a3c:	stmdbmi	lr!, {r0, r1, r3, r5, r7, r9, fp, ip, lr, pc}
    6a40:	ldrbtmi	r2, [r9], #-0
    6a44:			; <UNDEFINED> instruction: 0xf852690a
    6a48:	ldmdavs	r2, {r2, r5, sp}
    6a4c:	stmdbvs	sl, {r4, ip, sp, lr}
    6a50:	eorpl	pc, r4, r2, asr r8	; <UNPREDICTABLE>
    6a54:	addsmi	r3, ip, #16777216	; 0x1000000
    6a58:	andeq	lr, r1, r5, asr #19
    6a5c:			; <UNDEFINED> instruction: 0xe79ad1f3
    6a60:	addsmi	r1, ip, #11206656	; 0xab0000
    6a64:	blne	183dac0 <pclose@plt+0x183a4b0>
    6a68:			; <UNDEFINED> instruction: 0x1010f8d8
    6a6c:	addmi	pc, r0, r0, lsl #2
    6a70:			; <UNDEFINED> instruction: 0xf1013801
    6a74:	bl	309a8c <pclose@plt+0x30647c>
    6a78:	bl	49c8c <pclose@plt+0x4667c>
    6a7c:	bl	47894 <pclose@plt+0x44284>
    6a80:			; <UNDEFINED> instruction: 0xf8510180
    6a84:	ldmdavs	r8, {r2, r8, r9, sl, fp, ip, sp, lr}
    6a88:	blvc	144b9c <pclose@plt+0x14158c>
    6a8c:	mulvs	r8, ip, r5
    6a90:	addsmi	sp, r4, #-1073741763	; 0xc000003d
    6a94:	svclt	0x00cc442e
    6a98:	movwcs	r2, #4864	; 0x1300
    6a9c:	bicsvc	lr, r5, #77824	; 0x13000
    6aa0:	svcge	0x0079f43f
    6aa4:	ldrsbgt	pc, [r4], #-143	; 0xffffff71	; <UNPREDICTABLE>
    6aa8:			; <UNDEFINED> instruction: 0xf04f42b4
    6aac:	ldrbtmi	r0, [ip], #1280	; 0x500
    6ab0:			; <UNDEFINED> instruction: 0x4634bfb8
    6ab4:			; <UNDEFINED> instruction: 0x1010f8dc
    6ab8:	eorne	pc, r2, r1, asr r8	; <UNPREDICTABLE>
    6abc:	andvc	r6, sp, r9, lsl #16
    6ac0:			; <UNDEFINED> instruction: 0x1010f8dc
    6ac4:	eorvc	pc, r2, r1, asr r8	; <UNPREDICTABLE>
    6ac8:	adcmi	r3, r2, #4096	; 0x1000
    6acc:	strpl	lr, [r1, #-2503]	; 0xfffff639
    6ad0:			; <UNDEFINED> instruction: 0xe760daf2
    6ad4:	strbmi	r4, [lr], -r7, lsr #12
    6ad8:	strb	r4, [r4, -r4, lsl #12]!
    6adc:	andeq	r5, r3, sl, ror #6
    6ae0:	andeq	r0, r0, r8, asr #5
    6ae4:			; <UNDEFINED> instruction: 0x000002b0
    6ae8:			; <UNDEFINED> instruction: 0x000376b2
    6aec:	andeq	r7, r3, lr, asr #12
    6af0:	andeq	r7, r3, r8, lsl r6
    6af4:	andeq	r7, r3, lr, ror #11
    6af8:	andeq	r7, r3, r6, lsl #11
    6afc:	andeq	r7, r3, sl, lsl r5
    6b00:	svcmi	0x00f0e92d
    6b04:	stmiavs	r6, {r0, r1, r3, r7, r9, sl, lr}^
    6b08:			; <UNDEFINED> instruction: 0xf8d0b083
    6b0c:			; <UNDEFINED> instruction: 0x4607a01c
    6b10:	cdpcc	12, 0, cr6, cr1, cr1, {2}
    6b14:	stmdbeq	sl, {r1, r2, r8, r9, fp, sp, lr, pc}
    6b18:	strbmi	r4, [r9, #-1118]	; 0xfffffba2
    6b1c:	svclt	0x00b84615
    6b20:	ldmibcc	pc!, {r0, r8, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    6b24:	svclt	0x00c8429e
    6b28:	ldrbtcc	pc, [pc], r3, lsl #2	; <UNPREDICTABLE>
    6b2c:	svclt	0x00c845d1
    6b30:	cfldr64le	mvdx4, [pc, #-376]	; 69c0 <pclose@plt+0x33b0>
    6b34:	bl	161a44 <pclose@plt+0x15e434>
    6b38:	movwcs	r0, #395	; 0x18b
    6b3c:	addeq	lr, sl, #2048	; 0x800
    6b40:	movwcc	lr, #4104	; 0x1008
    6b44:			; <UNDEFINED> instruction: 0x0c03eb0b
    6b48:	andeq	lr, r3, sl, lsl #22
    6b4c:	svclt	0x00c84566
    6b50:	cfstr32le	mvfx4, [r7, #-516]	; 0xfffffdfc
    6b54:	blmi	144ca0 <pclose@plt+0x141690>
    6b58:	bleq	144ca8 <pclose@plt+0x141698>
    6b5c:	rscsle	r4, r0, r4, lsl #5
    6b60:			; <UNDEFINED> instruction: 0x0c03eb0b
    6b64:	svclt	0x00c44566
    6b68:	movwls	r2, #4864	; 0x1300
    6b6c:	ldrbmi	sp, [r1, #3389]	; 0xd3d
    6b70:	ldrbmi	fp, [r4], -r8, asr #31
    6b74:	eors	sp, r4, r3, lsl #24
    6b78:	strmi	r3, [r1, #1025]!	; 0x401
    6b7c:	blvs	ffe3ac48 <pclose@plt+0xffe37638>
    6b80:	eorcs	pc, ip, r5, asr r8	; <UNPREDICTABLE>
    6b84:	orreq	lr, r4, r0, lsl #22
    6b88:	eoreq	pc, r4, r0, asr r8	; <UNPREDICTABLE>
    6b8c:	mvnsle	r4, r2, lsl #5
    6b90:	cfstr32le	mvfx4, [sp, #-408]!	; 0xfffffe68
    6b94:	andeq	pc, r1, #12, 2
    6b98:			; <UNDEFINED> instruction: 0x46904296
    6b9c:			; <UNDEFINED> instruction: 0xf855d006
    6ba0:	andcc	r3, r1, #34	; 0x22
    6ba4:	svceq	0x0004f851
    6ba8:	rscsle	r4, r5, r3, lsl #5
    6bac:	bl	32d7b8 <pclose@plt+0x32a1a8>
    6bb0:	ldmib	r7, {r0, r1, r9}^
    6bb4:	bl	fe892fc8 <pclose@plt+0xfe88f9b8>
    6bb8:	bne	fe886bec <pclose@plt+0xfe8835dc>
    6bbc:	bcs	17be4 <pclose@plt+0x145d4>
    6bc0:	svclt	0x00c84419
    6bc4:	bl	fe84d5f0 <pclose@plt+0xfe849fe0>
    6bc8:			; <UNDEFINED> instruction: 0xf1be0e00
    6bcc:	ldclle	15, cr0, [r3]
    6bd0:	strcc	r9, [r1], #-2817	; 0xfffff4ff
    6bd4:	movwls	r4, #5139	; 0x1413
    6bd8:	mcr2	7, 4, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
    6bdc:	strbmi	r4, [r4], r1, lsr #11
    6be0:			; <UNDEFINED> instruction: 0xf10cd1cd
    6be4:	strbmi	r0, [r6, #-3073]!	; 0xfffff3ff
    6be8:	andlt	sp, r3, r1, asr #25
    6bec:	svchi	0x00f0e8bd
    6bf0:	ldrb	r4, [fp, r0, ror #13]
    6bf4:	sbfx	r4, ip, #13, #22
    6bf8:	addlt	fp, r3, r0, lsr r5
    6bfc:			; <UNDEFINED> instruction: 0xf0134604
    6c00:	stmibvs	r2!, {r0, r2, r3, r4, r7, r8, sl, fp, ip, sp, lr, pc}^
    6c04:	vstrmi.16	s12, [sl, #-70]	; 0xffffffba	; <UNPREDICTABLE>
    6c08:			; <UNDEFINED> instruction: 0x4601447d
    6c0c:	bne	fe258494 <pclose@plt+0xfe254e84>
    6c10:	tstls	r1, r9, lsl r4
    6c14:	blx	1942c6c <pclose@plt+0x193f65c>
    6c18:			; <UNDEFINED> instruction: 0xf0119901
    6c1c:	blmi	185d00 <pclose@plt+0x1826f0>
    6c20:	ldmdavs	r8, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    6c24:	pop	{r0, r1, ip, sp, pc}
    6c28:			; <UNDEFINED> instruction: 0xf7fc4030
    6c2c:	svclt	0x0000ba5b
    6c30:	andeq	r5, r3, r0, rrx
    6c34:	andeq	r0, r0, r4, lsr #6
    6c38:	cfstr32mi	mvfx11, [r6], {16}
    6c3c:	stmdavs	r0!, {r2, r3, r4, r5, r6, sl, lr}
    6c40:			; <UNDEFINED> instruction: 0xf7fcb130
    6c44:	stmdavs	r0!, {r1, r4, r6, r9, fp, sp, lr, pc}
    6c48:	mcrr	7, 15, pc, ip, cr12	; <UNPREDICTABLE>
    6c4c:	eorvs	r2, r3, r0, lsl #6
    6c50:	svclt	0x0000bd10
    6c54:	andeq	r7, r3, r4, asr #7
    6c58:	addlt	fp, r3, r0, lsl #10
    6c5c:			; <UNDEFINED> instruction: 0xf7ff9001
    6c60:	stmdbmi	sl, {r0, r1, r3, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    6c64:	ldrbtmi	r9, [r9], #-2049	; 0xfffff7ff
    6c68:	b	ac4c60 <pclose@plt+0xac1650>
    6c6c:	ldrbtmi	r4, [sl], #-2568	; 0xfffff5f8
    6c70:	teqlt	r8, r0, lsl r0
    6c74:	andcs	r2, r2, #67108864	; 0x4000000
    6c78:	andlt	r2, r3, r0, lsl #2
    6c7c:	bl	144df8 <pclose@plt+0x1417e8>
    6c80:	bllt	ff8c4c78 <pclose@plt+0xff8c1668>
    6c84:			; <UNDEFINED> instruction: 0xf85db003
    6c88:	svclt	0x0000fb04
    6c8c:			; <UNDEFINED> instruction: 0x0001f5ba
    6c90:	muleq	r3, r2, r3
    6c94:	strlt	r4, [r0, #-2824]	; 0xfffff4f8
    6c98:	addlt	r4, r3, fp, ror r4
    6c9c:			; <UNDEFINED> instruction: 0xf88d681b
    6ca0:			; <UNDEFINED> instruction: 0xb12b0007
    6ca4:			; <UNDEFINED> instruction: 0xf10d2201
    6ca8:	ldrmi	r0, [r1], -r7
    6cac:	b	ff5c4ca4 <pclose@plt+0xff5c1694>
    6cb0:			; <UNDEFINED> instruction: 0xf85db003
    6cb4:	svclt	0x0000fb04
    6cb8:	andeq	r7, r3, r8, ror #6
    6cbc:	svclt	0x00004770
    6cc0:	rscsmi	lr, r0, #737280	; 0xb4000
    6cc4:			; <UNDEFINED> instruction: 0xf0152050
    6cc8:			; <UNDEFINED> instruction: 0xf8dff89d
    6ccc:	ldrbtmi	r9, [r9], #200	; 0xc8
    6cd0:	strbmi	r4, [r8], -r6, lsl #12
    6cd4:			; <UNDEFINED> instruction: 0xf962f015
    6cd8:	ldrsbtgt	pc, [ip], pc	; <UNPREDICTABLE>
    6cdc:	ldrdvc	pc, [r4, -r9]
    6ce0:	ldreq	pc, [r8], #-262	; 0xfffffefa
    6ce4:	ldrshtvs	r4, [r7], ip
    6ce8:	eorsvs	r4, r5, r5, lsl #12
    6cec:	ldrdpl	pc, [r8, -r9]
    6cf0:			; <UNDEFINED> instruction: 0x000fe8bc
    6cf4:			; <UNDEFINED> instruction: 0xf8d960f5
    6cf8:	teqvs	r5, ip, lsl #2
    6cfc:	ldm	ip!, {r0, r1, r2, r3, sl, lr, pc}
    6d00:	strgt	r0, [pc], #-15	; 6d08 <pclose@plt+0x36f8>
    6d04:			; <UNDEFINED> instruction: 0x000fe8bc
    6d08:	ldrdpl	pc, [r0], -ip
    6d0c:	eorvs	ip, r5, pc, lsl #8
    6d10:	movteq	lr, #27097	; 0x69d9
    6d14:	ldrdcs	pc, [r0, -r9]!
    6d18:	strbpl	lr, [r4], #-2521	; 0xfffff627
    6d1c:	addsmi	r1, r1, #39168	; 0x9900
    6d20:			; <UNDEFINED> instruction: 0xf8d964f0
    6d24:	rsbsvs	r0, r5, r4, lsr #2
    6d28:	tstle	r1, #116, 2
    6d2c:	andcs	fp, r4, #4096000	; 0x3e8000
    6d30:	tstlt	r8, r0, lsl r1
    6d34:	bl	cde88 <pclose@plt+0xca878>
    6d38:	addseq	r0, r1, r2, asr r2
    6d3c:	ldrbtmi	r4, [ip], #-3095	; 0xfffff3e9
    6d40:	smlawtcs	r0, r4, r8, pc	; <UNPREDICTABLE>
    6d44:			; <UNDEFINED> instruction: 0xf882f015
    6d48:			; <UNDEFINED> instruction: 0x311cf8d4
    6d4c:	smlawteq	r4, r4, r8, pc	; <UNPREDICTABLE>
    6d50:	bl	195a4 <pclose@plt+0x15f94>
    6d54:			; <UNDEFINED> instruction: 0xf8400483
    6d58:	tstcs	r0, r3, lsr #32
    6d5c:	movwcc	r4, #5242	; 0x147a
    6d60:			; <UNDEFINED> instruction: 0xf8c26061
    6d64:			; <UNDEFINED> instruction: 0xf8c2311c
    6d68:	pop	{r4, r8, ip}
    6d6c:	teqlt	r8, r0	; <illegal shifter operand>
    6d70:	cmppl	r4, #1342177284	; 0x50000004	; <UNPREDICTABLE>
    6d74:	cmppl	r5, #268435468	; 0x1000000c	; <UNPREDICTABLE>
    6d78:	ldmible	fp, {r1, r3, r4, r7, r9, lr}^
    6d7c:			; <UNDEFINED> instruction: 0xf91af015
    6d80:	svclt	0x00140f93
    6d84:	movwcs	r2, #769	; 0x301
    6d88:	ldrbtle	r0, [r7], #145	; 0x91
    6d8c:	sbcsle	r2, r5, r0, lsl #22
    6d90:	svclt	0x0000e7f4
    6d94:	andeq	r7, r3, r6, lsr r3
    6d98:	andeq	r5, r3, r8, lsr r3
    6d9c:	andeq	r7, r3, r6, asr #5
    6da0:	andeq	r7, r3, r8, lsr #5
    6da4:			; <UNDEFINED> instruction: 0x4601b538
    6da8:	strmi	r4, [r5], -r7, lsl #24
    6dac:	andne	pc, r1, #64, 4
    6db0:			; <UNDEFINED> instruction: 0x4620447c
    6db4:	b	1f44dac <pclose@plt+0x1f4179c>
    6db8:			; <UNDEFINED> instruction: 0xf7fc4628
    6dbc:			; <UNDEFINED> instruction: 0xf8c4eb04
    6dc0:	stmib	r4, {r2, r8}^
    6dc4:	ldclt	0, cr0, [r8, #-264]!	; 0xfffffef8
    6dc8:	andeq	r7, r3, r4, asr r2
    6dcc:	ldrlt	r4, [r8, #-2578]!	; 0xfffff5ee
    6dd0:	ldmdami	r2, {r1, r3, r4, r5, r6, sl, lr}
    6dd4:	ldrdcc	pc, [ip, -r2]
    6dd8:			; <UNDEFINED> instruction: 0xf5b34478
    6ddc:	ldmdale	r8, {r7, r8, r9, sl, fp, ip, sp, lr}
    6de0:	vqshl.s8	d4, d3, d2
    6de4:			; <UNDEFINED> instruction: 0x21201201
    6de8:	blne	84dfc <pclose@plt+0x817ec>
    6dec:			; <UNDEFINED> instruction: 0xd1fb4293
    6df0:	orrvc	pc, r0, #1325400064	; 0x4f000000
    6df4:	strcs	r4, [sl, #-3082]	; 0xfffff3f6
    6df8:	ldrbtmi	r4, [ip], #-2570	; 0xfffff5f6
    6dfc:	strbtpl	r4, [r5], #2314	; 0x90a
    6e00:	stmpl	r3, {r0, r3, r4, r5, r6, sl, lr}
    6e04:			; <UNDEFINED> instruction: 0xf0146818
    6e08:			; <UNDEFINED> instruction: 0xf8d4f82d
    6e0c:	strbtpl	r3, [r5], #268	; 0x10c
    6e10:	blcc	762f8 <pclose@plt+0x72ce8>
    6e14:	svclt	0x0000e7ee
    6e18:	andeq	r7, r3, r4, lsr r2
    6e1c:	muleq	r3, r0, lr
    6e20:	andeq	r7, r3, sl, lsl #4
    6e24:	andeq	r0, r0, r4, lsr #4
    6e28:	andeq	r5, r3, ip, lsl r2
    6e2c:	mvnsmi	lr, #737280	; 0xb4000
    6e30:	andne	pc, r1, #64, 4
    6e34:	stcmi	14, cr4, [r6], #-148	; 0xffffff6c
    6e38:			; <UNDEFINED> instruction: 0xf8df447e
    6e3c:	ldrbtmi	r8, [ip], #-152	; 0xffffff68
    6e40:			; <UNDEFINED> instruction: 0x311cf8d6
    6e44:			; <UNDEFINED> instruction: 0xf8d64630
    6e48:	ldrbtmi	r1, [r8], #292	; 0x124
    6e4c:			; <UNDEFINED> instruction: 0xf8c63b01
    6e50:			; <UNDEFINED> instruction: 0xf851311c
    6e54:			; <UNDEFINED> instruction: 0xf1077023
    6e58:	ldmdavs	r9!, {r3, r4, r8, sl}
    6e5c:	b	a44e54 <pclose@plt+0xa41844>
    6e60:			; <UNDEFINED> instruction: 0xf7fc6838
    6e64:	vstrgt.16	s28, [pc, #-196]	; 6da8 <pclose@plt+0x3798>	; <UNPREDICTABLE>
    6e68:			; <UNDEFINED> instruction: 0x9e02e9d7
    6e6c:			; <UNDEFINED> instruction: 0xc010f8d7
    6e70:	cfstrsgt	mvf12, [pc, #-60]	; 6e3c <pclose@plt+0x382c>
    6e74:	vmlsls.f16	s29, s3, s12	; <UNPREDICTABLE>
    6e78:	smlabtgt	ip, r6, r8, pc	; <UNPREDICTABLE>
    6e7c:	cfstrsgt	mvf12, [pc, #-60]	; 6e48 <pclose@plt+0x3838>
    6e80:	strgt	r6, [pc], #-2093	; 6e88 <pclose@plt+0x3878>
    6e84:	ldmdavs	sl!, {r0, r2, r5, sp, lr}^
    6e88:			; <UNDEFINED> instruction: 0x6cfc697b
    6e8c:	ldrdeq	pc, [r8, -r6]!
    6e90:	movtcs	lr, #18886	; 0x49c6
    6e94:	tstmi	r8, r6, asr #17	; <UNPREDICTABLE>
    6e98:	stmdb	r6, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6e9c:	stmib	r6, {r8, r9, sp}^
    6ea0:	cmnlt	ip, sl, asr #6
    6ea4:			; <UNDEFINED> instruction: 0xf8584b0c
    6ea8:	and	r3, r1, r3
    6eac:	mulle	r7, ip, r2
    6eb0:	blcs	20f24 <pclose@plt+0x1d914>
    6eb4:	blmi	27b6a4 <pclose@plt+0x278094>
    6eb8:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
    6ebc:	tstcs	r8, r3, asr #17	; <UNPREDICTABLE>
    6ec0:	pop	{r3, r4, r5, r9, sl, lr}
    6ec4:			; <UNDEFINED> instruction: 0xf7fc43f8
    6ec8:	svclt	0x0000b92d
    6ecc:	andeq	r7, r3, ip, asr #3
    6ed0:	ldrdeq	r5, [r3], -lr
    6ed4:	andeq	r4, r3, lr, lsl lr
    6ed8:	ldrdeq	r0, [r0], -ip
    6edc:	andeq	r7, r3, sl, asr #2
    6ee0:	push	{r3, r7, r9, lr}
    6ee4:	svclt	0x00cb4ff8
    6ee8:	strmi	r4, [r3], fp, lsl #13
    6eec:	strmi	r4, [lr], -r6, lsl #12
    6ef0:	beq	301d90 <pclose@plt+0x2fe780>
    6ef4:			; <UNDEFINED> instruction: 0xf10a4681
    6ef8:	strmi	r0, [r8], r1
    6efc:			; <UNDEFINED> instruction: 0xff82f014
    6f00:	ldrbmi	r4, [r2], -r7, asr #26
    6f04:	bl	158100 <pclose@plt+0x154af0>
    6f08:	strtmi	r0, [r1], -fp, lsl #8
    6f0c:			; <UNDEFINED> instruction: 0xf7fc4607
    6f10:			; <UNDEFINED> instruction: 0xf8d5eaac
    6f14:	movwcs	r2, #268	; 0x10c
    6f18:	andcc	pc, sl, r7, lsl #16
    6f1c:	mulle	fp, r6, fp
    6f20:			; <UNDEFINED> instruction: 0x462344d3
    6f24:	ldrbtcc	pc, [pc], #267	; 6f2c <pclose@plt+0x391c>	; <UNPREDICTABLE>
    6f28:	strtmi	r4, [ip], #-1054	; 0xfffffbe2
    6f2c:	svcpl	0x0001f814
    6f30:	blpl	84f44 <pclose@plt+0x81934>
    6f34:			; <UNDEFINED> instruction: 0xd1f9429e
    6f38:	bl	fe899428 <pclose@plt+0xfe895e18>
    6f3c:	ldrbtmi	r0, [r9], #-522	; 0xfffffdf6
    6f40:	teqcc	r0, r1	; <illegal shifter operand>	; <UNPREDICTABLE>
    6f44:	teqpl	r4, r1	; <illegal shifter operand>	; <UNPREDICTABLE>
    6f48:	smlabtcs	ip, r1, r8, pc	; <UNPREDICTABLE>
    6f4c:	ldmib	r1, {r0, r1, r5, r8, r9, fp, ip, sp, pc}^
    6f50:	sfmcs	f4, 4, [pc], {79}	; 0x4f
    6f54:	addsmi	sp, r4, #21
    6f58:	streq	lr, [r4], pc, asr #20
    6f5c:	bmi	cbd86c <pclose@plt+0xcba25c>
    6f60:	cfstrdne	mvd4, [r1], #-212	; 0xffffff2c
    6f64:			; <UNDEFINED> instruction: 0xf8c2447a
    6f68:	bmi	c0b460 <pclose@plt+0xc07e50>
    6f6c:	ldrbtmi	r6, [sl], #-47	; 0xffffffd1
    6f70:	teqmi	r8, r2, asr #17	; <UNPREDICTABLE>
    6f74:	movwcc	r4, #6702	; 0x1a2e
    6f78:			; <UNDEFINED> instruction: 0xf8c2447a
    6f7c:	pop	{r4, r5, r8, ip, sp}
    6f80:	bcs	2af68 <pclose@plt+0x27958>
    6f84:	stcle	6, cr4, [ip, #-112]!	; 0xffffff90
    6f88:			; <UNDEFINED> instruction: 0xf7fc6828
    6f8c:	blmi	a812cc <pclose@plt+0xa7dcbc>
    6f90:			; <UNDEFINED> instruction: 0xf8d3447b
    6f94:			; <UNDEFINED> instruction: 0xe7e83130
    6f98:	teqvs	r8, r1	; <illegal shifter operand>	; <UNPREDICTABLE>
    6f9c:	eorpl	pc, r6, r5, asr r8	; <UNPREDICTABLE>
    6fa0:			; <UNDEFINED> instruction: 0xf7fc4628
    6fa4:			; <UNDEFINED> instruction: 0x4604ea10
    6fa8:			; <UNDEFINED> instruction: 0xf7fc4638
    6fac:	strtmi	lr, [r0], #-2572	; 0xfffff5f4
    6fb0:			; <UNDEFINED> instruction: 0xf0143001
    6fb4:	strbmi	pc, [r1, #3879]	; 0xf27	; <UNPREDICTABLE>
    6fb8:	stcle	6, cr4, [r6], #-16
    6fbc:			; <UNDEFINED> instruction: 0xf7fc4629
    6fc0:			; <UNDEFINED> instruction: 0x4639e8f4
    6fc4:	stmdb	lr!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6fc8:			; <UNDEFINED> instruction: 0xf7fc4628
    6fcc:	ldrtmi	lr, [r8], -lr, lsr #17
    6fd0:	stmia	sl!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6fd4:	ldrbtmi	r4, [fp], #-2840	; 0xfffff4e8
    6fd8:	subcc	lr, ip, #3457024	; 0x34c000
    6fdc:	eormi	pc, r6, r2, asr #16
    6fe0:	strtmi	lr, [r6], -r8, asr #15
    6fe4:	ldrsbhi	pc, [r4], #-143	; 0xffffff71	; <UNPREDICTABLE>
    6fe8:	strtmi	r3, [r8], -pc, lsl #4
    6fec:			; <UNDEFINED> instruction: 0x009144f8
    6ff0:	smlalbtcs	pc, r0, r8, r8	; <UNPREDICTABLE>
    6ff4:			; <UNDEFINED> instruction: 0xff2af014
    6ff8:	teqcc	ip, r8	; <illegal shifter operand>	; <UNPREDICTABLE>
    6ffc:	strmi	r4, [r5], -r3, lsr #5
    7000:	teqeq	r4, r8, asr #17	; <UNPREDICTABLE>
    7004:	ldrtmi	sp, [r5], #-8
    7008:			; <UNDEFINED> instruction: 0x4639e7be
    700c:	stmia	ip, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7010:			; <UNDEFINED> instruction: 0xf7fc4629
    7014:	ldrb	lr, [r7, r8, asr #18]
    7018:	teqcc	r0, r8	; <illegal shifter operand>	; <UNPREDICTABLE>
    701c:	svclt	0x0000e79f
    7020:	andeq	r7, r3, r0, lsl #2
    7024:	andeq	r7, r3, r6, asr #1
    7028:	andeq	r7, r3, r0, lsr #1
    702c:	muleq	r3, r6, r0
    7030:	andeq	r7, r3, ip, lsl #1
    7034:	andeq	r7, r3, r4, ror r0
    7038:	andeq	r7, r3, lr, lsr #32
    703c:	andeq	r7, r3, r8, lsl r0
    7040:	svcmi	0x00f0e92d
    7044:	svcmi	0x002e1a9d
    7048:	addlt	r1, r5, ip, lsl #20
    704c:	ldrbtmi	r4, [pc], #-684	; 7054 <pclose@plt+0x3a44>
    7050:	movwls	r4, #9872	; 0x2690
    7054:	stmdbeq	r0, {r0, r1, r2, r8, r9, fp, sp, lr, pc}
    7058:	movweq	lr, #11015	; 0x2b07
    705c:	bleq	81f04 <pclose@plt+0x7e8f4>
    7060:	andeq	lr, r1, #7168	; 0x1c00
    7064:	blle	92b870 <pclose@plt+0x928260>
    7068:	strtmi	r4, [r0], -r2, lsl #13
    706c:			; <UNDEFINED> instruction: 0xf0149302
    7070:	strtmi	pc, [r2], -r9, asr #29
    7074:	strmi	r4, [r6], -r9, asr #12
    7078:	stmda	r4!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    707c:	strtmi	r9, [sl], -r2, lsl #22
    7080:	ldrmi	r4, [r9], -r8, asr #12
    7084:	ldmda	lr, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7088:	andeq	lr, r5, sl, lsl #22
    708c:	ldrbmi	r9, [sl], -r1, lsl #18
    7090:			; <UNDEFINED> instruction: 0xf7fc4438
    7094:	blne	18411a4 <pclose@plt+0x183db94>
    7098:	andeq	lr, r0, r8, lsr #23
    709c:	ldrtmi	r4, [r8], #-1570	; 0xfffff9de
    70a0:			; <UNDEFINED> instruction: 0xf7fc4631
    70a4:			; <UNDEFINED> instruction: 0x4630e850
    70a8:	pop	{r0, r2, ip, sp, pc}
    70ac:			; <UNDEFINED> instruction: 0xf7fc4ff0
    70b0:			; <UNDEFINED> instruction: 0x4628b839
    70b4:	movwls	r4, #13838	; 0x360e
    70b8:	mcr2	0, 5, pc, cr4, cr4, {0}	; <UNPREDICTABLE>
    70bc:	strtmi	r9, [sl], -r3, lsl #22
    70c0:	andls	r4, r3, r9, lsl r6
    70c4:	ldmda	lr!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    70c8:	strtmi	r9, [r2], -r2, lsl #22
    70cc:	blne	6189f8 <pclose@plt+0x6153e8>
    70d0:			; <UNDEFINED> instruction: 0xf7fc4438
    70d4:	blne	a411bc <pclose@plt+0xa3dbac>
    70d8:	stmdbls	r1, {r4, r5, sl, lr}
    70dc:	ldrtmi	r4, [r8], #-1626	; 0xfffff9a6
    70e0:	ldmda	sl, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    70e4:	strtmi	r9, [sl], -r3, lsl #22
    70e8:	ldrmi	r4, [r9], -r8, asr #12
    70ec:			; <UNDEFINED> instruction: 0xf7fc9301
    70f0:	blls	811a0 <pclose@plt+0x7db90>
    70f4:	andlt	r4, r5, r8, lsl r6
    70f8:	svcmi	0x00f0e8bd
    70fc:	ldmdalt	r2, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7100:			; <UNDEFINED> instruction: 0x00036fb6
    7104:	stmdavs	fp, {r1, fp, sp, lr}
    7108:	ldmdavs	r9, {r4, fp, sp, lr}
    710c:	stmialt	lr!, {r2, r4, ip, sp, lr, pc}^
    7110:	cfldr32mi	mvfx11, [r1], {248}	; 0xf8
    7114:			; <UNDEFINED> instruction: 0xf8d4447c
    7118:	ldmiblt	pc!, {r2, r6, r8, ip, sp, lr}	; <UNPREDICTABLE>
    711c:	subvs	lr, r2, #212, 18	; 0x350000
    7120:	mulle	sp, r6, r2
    7124:			; <UNDEFINED> instruction: 0x1c701b96
    7128:	mcr2	0, 3, pc, cr12, cr4, {0}	; <UNPREDICTABLE>
    712c:	ldrdne	pc, [r8, -r4]
    7130:	strtmi	r4, [r1], #-1586	; 0xfffff9ce
    7134:			; <UNDEFINED> instruction: 0xf7fc4605
    7138:			; <UNDEFINED> instruction: 0x4628e998
    713c:	cfldr64lt	mvdx5, [r8, #700]!	; 0x2bc
    7140:	pop	{r1, r2, fp, lr}
    7144:	ldrbtmi	r4, [r8], #-248	; 0xffffff08
    7148:	svclt	0x0028f014
    714c:			; <UNDEFINED> instruction: 0xf8c42500
    7150:	strtmi	r5, [r8], -r4, asr #2
    7154:	svclt	0x0000bdf8
    7158:	strdeq	r6, [r3], -r0
    715c:	andeq	r0, r2, r6, lsr #26
    7160:			; <UNDEFINED> instruction: 0x4604b570
    7164:			; <UNDEFINED> instruction: 0xf0036980
    7168:	stcmi	13, cr15, [ip, #-460]	; 0xfffffe34
    716c:	ldrbtmi	r6, [sp], #-2470	; 0xfffff65a
    7170:	stmdbmi	fp, {r4, r5, r6, r8, ip, sp, pc}
    7174:	ldrbtmi	r6, [r9], #-2224	; 0xfffff750
    7178:	svc	0x0084f7fb
    717c:	blmi	275684 <pclose@plt+0x272074>
    7180:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    7184:	andle	r4, r0, r3, lsr #5
    7188:	stmdavs	r3!, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
    718c:	mvnsle	r2, r0, lsl #22
    7190:	ldrbtmi	r4, [fp], #-2821	; 0xfffff4fb
    7194:	ldrbmi	lr, [r2], -r3, asr #19
    7198:	svclt	0x0000bd70
    719c:	strdeq	r4, [r3], -sl
    71a0:	andeq	lr, r1, r6, lsr #15
    71a4:	ldrdeq	r0, [r0], -ip
    71a8:	andeq	r6, r3, r2, ror lr
    71ac:	push	{r4, r5, r8, r9, ip, sp, pc}
    71b0:	mcrne	7, 2, r4, cr6, cr0, {7}
    71b4:	ldrbtmi	r4, [pc], #-3858	; 71bc <pclose@plt+0x3bac>
    71b8:	ldrdls	pc, [r8, -r7]
    71bc:			; <UNDEFINED> instruction: 0x46b8463d
    71c0:	ldrdcc	pc, [r4, -r7]
    71c4:	beq	101de8 <pclose@plt+0xfe7d8>
    71c8:	and	r4, r7, r4, asr r6
    71cc:	bl	fea961d8 <pclose@plt+0xfea92bc8>
    71d0:	strtmi	r0, [r0], -r4, lsl #2
    71d4:	stmdb	lr!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    71d8:	stcle	8, cr2, [r3], {-0}
    71dc:			; <UNDEFINED> instruction: 0xf04f42ac
    71e0:	ldmle	r3!, {r9}^
    71e4:	streq	lr, [r8], #-2980	; 0xfffff45c
    71e8:	strbmi	r3, [ip, #-3585]	; 0xfffff1ff
    71ec:			; <UNDEFINED> instruction: 0x464cbfb8
    71f0:			; <UNDEFINED> instruction: 0xf8c81c73
    71f4:	mvnle	r4, r4, lsl #2
    71f8:			; <UNDEFINED> instruction: 0x87f0e8bd
    71fc:	svclt	0x00004770
    7200:	andeq	r6, r3, lr, asr #28
    7204:	svcmi	0x00f0e92d
    7208:	mrrcmi	0, 9, fp, fp, cr1	; <UNPREDICTABLE>
    720c:	beq	243648 <pclose@plt+0x240038>
    7210:	blmi	16d9b80 <pclose@plt+0x16d6570>
    7214:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    7218:	ldrdhi	pc, [r8, #-143]!	; 0xffffff71
    721c:	ldrdne	pc, [r4, -r4]
    7220:	ldrbtmi	r5, [r8], #2259	; 0x8d3
    7224:	ldrdcs	pc, [ip, -r4]
    7228:	ldmdavs	fp, {r2, r3, sl, lr}
    722c:			; <UNDEFINED> instruction: 0xf04f930f
    7230:	movwcs	r0, #768	; 0x300
    7234:	bleq	820c4 <pclose@plt+0x7eab4>
    7238:	andcc	pc, r4, sl, asr #17
    723c:	strls	r4, [r5], #-1187	; 0xfffffb5d
    7240:			; <UNDEFINED> instruction: 0xf88d455c
    7244:			; <UNDEFINED> instruction: 0xf8cd3004
    7248:	movwls	fp, #8192	; 0x2000
    724c:	andscc	pc, r0, sp, lsl #17
    7250:	mcrmi	2, 2, sp, cr13, cr10, {2}
    7254:			; <UNDEFINED> instruction: 0xf10d1e45
    7258:	strcs	r0, [r1, -r0, lsr #18]
    725c:	eor	r4, r8, lr, ror r4
    7260:	stmdavc	r2!, {r1, r3, r6, r8, r9, fp, lr}
    7264:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    7268:	tsteq	pc, r2	; <UNPREDICTABLE>
    726c:			; <UNDEFINED> instruction: 0xf8530952
    7270:	sbcmi	r3, fp, r2, lsr #32
    7274:	ldrble	r0, [r2, #-2008]	; 0xfffff828
    7278:	stmdavc	r3!, {r1, r2, r8, r9, sl, ip, pc}
    727c:	andsvc	pc, ip, sp, lsl #17
    7280:	stclne	3, cr9, [fp], #-32	; 0xffffffe0
    7284:	andsvc	pc, r0, sp, lsl #17
    7288:	stcls	0, cr13, [r5], {62}	; 0x3e
    728c:	stmdbls	r6, {r8, r9, sp}
    7290:			; <UNDEFINED> instruction: 0xf8d63d01
    7294:	strmi	r0, [ip], #-268	; 0xfffffef4
    7298:	ldrdlt	pc, [r0], -sp
    729c:	strls	r1, [r5], #-2978	; 0xfffff45e
    72a0:			; <UNDEFINED> instruction: 0xf88d4290
    72a4:	svclt	0x00a83010
    72a8:	ldrbmi	r4, [ip, #-1552]	; 0xfffff9f0
    72ac:	smlabteq	r4, r6, r8, pc	; <UNPREDICTABLE>
    72b0:			; <UNDEFINED> instruction: 0xf89dd22a
    72b4:	blcs	132cc <pclose@plt+0xfcbc>
    72b8:			; <UNDEFINED> instruction: 0x4653d0d2
    72bc:	bl	fead8b48 <pclose@plt+0xfead5538>
    72c0:	strbmi	r0, [r8], -r4, lsl #4
    72c4:	mrc2	0, 4, pc, cr4, cr4, {0}
    72c8:	andls	r1, r6, r1, asr #24
    72cc:	strls	fp, [r6, -r2, lsl #30]
    72d0:			; <UNDEFINED> instruction: 0xf88d2300
    72d4:	sbcsle	r3, r4, ip, lsl r0
    72d8:	eorle	r1, r7, r2, lsl #25
    72dc:	blls	1757a4 <pclose@plt+0x172194>
    72e0:	ldmdavc	fp, {r1, r2, r8, r9, sl, ip, pc}
    72e4:	teqle	fp, r0, lsl #22
    72e8:	bllt	fe0edf10 <pclose@plt+0xfe0ea900>
    72ec:			; <UNDEFINED> instruction: 0xf88d4650
    72f0:			; <UNDEFINED> instruction: 0xf7fb701c
    72f4:	stmdacs	r0, {r2, r4, r5, r8, r9, sl, fp, sp, lr, pc}
    72f8:	movwcs	sp, #195	; 0xc3
    72fc:	andcc	pc, r4, sp, lsl #17
    7300:			; <UNDEFINED> instruction: 0xf88d1c6b
    7304:	bicle	r7, r0, r0, lsl r0
    7308:	blmi	759b94 <pclose@plt+0x756584>
    730c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    7310:	blls	3e1380 <pclose@plt+0x3ddd70>
    7314:	qsuble	r4, sl, ip
    7318:	pop	{r0, r4, ip, sp, pc}
    731c:	usub8mi	r8, r0, r0
    7320:	svc	0x001cf7fb
    7324:			; <UNDEFINED> instruction: 0xf88db150
    7328:	strb	r7, [r6, r4]
    732c:	tstcs	r0, r0, lsl #22
    7330:			; <UNDEFINED> instruction: 0xf88d9a05
    7334:	bne	fe6cb3ac <pclose@plt+0xfe6c7d9c>
    7338:	str	r9, [r2, r6, lsl #6]!
    733c:	addcs	r4, lr, #21504	; 0x5400
    7340:	ldmdami	r6, {r0, r2, r4, r8, fp, lr}
    7344:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    7348:			; <UNDEFINED> instruction: 0xf7fc4478
    734c:	blmi	5418ac <pclose@plt+0x53e29c>
    7350:	ldmdbmi	r4, {r1, r3, r5, r7, r9, sp}
    7354:	ldrbtmi	r4, [fp], #-2068	; 0xfffff7ec
    7358:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    735c:	stmdb	ip, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7360:	adccs	r4, r9, #18432	; 0x4800
    7364:	ldmdami	r3, {r1, r4, r8, fp, lr}
    7368:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    736c:			; <UNDEFINED> instruction: 0xf7fc4478
    7370:			; <UNDEFINED> instruction: 0xf7fbe944
    7374:	svclt	0x0000ef28
    7378:	strdeq	r6, [r3], -r0
    737c:	andeq	r4, r3, r2, asr sl
    7380:	andeq	r0, r0, r0, ror #4
    7384:	andeq	r4, r3, r6, asr #20
    7388:	andeq	r6, r3, r8, lsr #27
    738c:	andeq	r0, r0, ip, asr #4
    7390:	andeq	r4, r3, ip, asr r9
    7394:	andeq	lr, r1, r0, ror r6
    7398:	andeq	lr, r1, r6, asr r5
    739c:	andeq	lr, r1, r4, lsl #11
    73a0:	andeq	lr, r1, lr, asr r6
    73a4:	andeq	lr, r1, r4, asr #10
    73a8:	andeq	lr, r1, sl, asr r5
    73ac:	andeq	lr, r1, ip, asr #12
    73b0:	andeq	lr, r1, r2, lsr r5
    73b4:	andeq	lr, r1, r8, ror r5
    73b8:	mvnsmi	lr, #737280	; 0xb4000
    73bc:	bmi	ada06c <pclose@plt+0xad6a5c>
    73c0:			; <UNDEFINED> instruction: 0xf853447b
    73c4:			; <UNDEFINED> instruction: 0xf8d99002
    73c8:	stccs	0, cr4, [r0], {-0}
    73cc:	stcmi	0, cr13, [r8, #-256]!	; 0xffffff00
    73d0:			; <UNDEFINED> instruction: 0xf8df2600
    73d4:	svcmi	0x002880a0
    73d8:	ldrbtmi	r4, [r8], #1149	; 0x47d
    73dc:	and	r4, r5, pc, ror r4
    73e0:	ldrdcc	pc, [r8, #-135]	; 0xffffff79
    73e4:	andsle	r4, r7, r3, lsr #5
    73e8:	bicslt	r6, r4, r4, lsr #16
    73ec:			; <UNDEFINED> instruction: 0xf00369a0
    73f0:	strtmi	pc, [r9], -pc, lsr #24
    73f4:	rscsle	r2, r3, r0, lsl #16
    73f8:	ldmvs	r8, {r0, r1, r5, r7, r8, fp, sp, lr}
    73fc:	mcr	7, 2, pc, cr2, cr11, {7}	; <UNPREDICTABLE>
    7400:	ldrdcc	pc, [r8, #-136]	; 0xffffff78
    7404:	mvnle	r2, r0, lsl #16
    7408:	strtmi	r4, [r6], -r3, lsr #5
    740c:	strtmi	sp, [r0], -ip, ror #3
    7410:	mvnsmi	lr, #12386304	; 0xbd0000
    7414:	cdplt	0, 2, cr15, cr10, cr11, {0}
    7418:	ldrhtle	r4, [r8], #36	; 0x24
    741c:	stccs	8, cr6, [r0], {36}	; 0x24
    7420:			; <UNDEFINED> instruction: 0xb1aed1e4
    7424:	ldrdcc	pc, [r0], -r9
    7428:			; <UNDEFINED> instruction: 0xd01342b3
    742c:	ldrbtmi	r4, [fp], #-2835	; 0xfffff4ed
    7430:			; <UNDEFINED> instruction: 0x011cf8d3
    7434:			; <UNDEFINED> instruction: 0xf8d3b190
    7438:	movwcs	r2, #292	; 0x124
    743c:	and	r3, r1, r4, lsl #20
    7440:	andle	r4, fp, r3, lsl #5
    7444:	svcne	0x0004f852
    7448:	stclvs	3, cr3, [r9], {1}
    744c:	rscsle	r2, r7, r0, lsl #18
    7450:	mvnshi	lr, #12386304	; 0xbd0000
    7454:	blcs	21528 <pclose@plt+0x1df18>
    7458:	ldrb	sp, [r9, r8, ror #3]!
    745c:	pop	{r4, r5, r9, sl, lr}
    7460:			; <UNDEFINED> instruction: 0xf00d43f8
    7464:	svclt	0x0000b96f
    7468:	andeq	r4, r3, r8, lsr #17
    746c:	ldrdeq	r0, [r0], -ip
    7470:	andeq	lr, r1, r4, asr #10
    7474:	andeq	r6, r3, sl, lsr #24
    7478:	andeq	r6, r3, r8, lsr #24
    747c:	ldrdeq	r6, [r3], -r6	; <UNPREDICTABLE>
    7480:	svcmi	0x00f0e92d
    7484:	stc	12, cr4, [sp, #-840]!	; 0xfffffcb8
    7488:	ldrbtmi	r8, [ip], #-2818	; 0xfffff4fe
    748c:	subcc	lr, r2, #212, 18	; 0x350000
    7490:	bl	fe8b36a4 <pclose@plt+0xfe8b0094>
    7494:			; <UNDEFINED> instruction: 0xf1090903
    7498:			; <UNDEFINED> instruction: 0xf0140001
    749c:			; <UNDEFINED> instruction: 0xf8d4fcb3
    74a0:	strbmi	r1, [sl], -r8, lsl #2
    74a4:	strmi	r4, [r5], -r1, lsr #8
    74a8:	svc	0x00def7fb
    74ac:	ldrdvs	pc, [r8, -r4]!
    74b0:			; <UNDEFINED> instruction: 0xf8052300
    74b4:	teqlt	lr, r9
    74b8:	ldrdcc	pc, [ip, -r4]!
    74bc:			; <UNDEFINED> instruction: 0xf8d4b123
    74c0:	addsmi	r2, r3, #16, 2
    74c4:	cmphi	sl, r0	; <UNPREDICTABLE>
    74c8:	movwhi	pc, #35039	; 0x88df	; <UNPREDICTABLE>
    74cc:			; <UNDEFINED> instruction: 0xf7fb4630
    74d0:	strcs	lr, [r0], -ip, lsr #28
    74d4:			; <UNDEFINED> instruction: 0xf8d844f8
    74d8:			; <UNDEFINED> instruction: 0xf8c82110
    74dc:			; <UNDEFINED> instruction: 0xf8c85128
    74e0:			; <UNDEFINED> instruction: 0xf8d26150
    74e4:			; <UNDEFINED> instruction: 0xf8c8b000
    74e8:			; <UNDEFINED> instruction: 0xf8c8212c
    74ec:			; <UNDEFINED> instruction: 0xf1bb6154
    74f0:			; <UNDEFINED> instruction: 0xf0000f00
    74f4:	blmi	fee279a4 <pclose@plt+0xfee24394>
    74f8:			; <UNDEFINED> instruction: 0xf8df2404
    74fc:	ldrbtmi	sl, [fp], #-736	; 0xfffffd20
    7500:	mcr	4, 0, r4, cr8, cr10, {7}
    7504:			; <UNDEFINED> instruction: 0x46233a10
    7508:			; <UNDEFINED> instruction: 0x469b465c
    750c:	ldrsbcc	pc, [r8, #-136]	; 0xffffff78	; <UNPREDICTABLE>
    7510:			; <UNDEFINED> instruction: 0x4620b11b
    7514:	stmdacs	r0, {r3, r4, r7, r8, r9, sl, lr}
    7518:	stmdavs	r1!, {r0, r3, r4, r5, r8, ip, lr, pc}
    751c:	strtmi	r4, [r8], -sl, asr #12
    7520:			; <UNDEFINED> instruction: 0xf9f8f014
    7524:	bmi	febb62cc <pclose@plt+0xfebb2cbc>
    7528:			; <UNDEFINED> instruction: 0xf8d2447a
    752c:			; <UNDEFINED> instruction: 0xf8d23150
    7530:	ldfnes	f7, [r9], {92}	; 0x5c
    7534:	ldrdeq	pc, [r0, #-130]!	; 0xffffff7e
    7538:	tstle	r7, #-1879048181	; 0x9000000b
    753c:			; <UNDEFINED> instruction: 0xf0402f00
    7540:			; <UNDEFINED> instruction: 0xf04f8113
    7544:	cmpcs	r0, r4, lsl ip
    7548:	tstlt	r8, r7, ror #12
    754c:	bl	ce740 <pclose@plt+0xcb130>
    7550:	adcseq	r0, r9, r7, asr r7
    7554:	ldrbtmi	r4, [sl], #-2723	; 0xfffff55d
    7558:			; <UNDEFINED> instruction: 0xf8c29200
    755c:			; <UNDEFINED> instruction: 0xf014715c
    7560:	bls	4673c <pclose@plt+0x4312c>
    7564:	ldrsbcc	pc, [r0, #-130]	; 0xffffff7e	; <UNPREDICTABLE>
    7568:	msreq	SPSR_, r2, asr #17
    756c:	bl	19fec <pclose@plt+0x169dc>
    7570:			; <UNDEFINED> instruction: 0xf8400183
    7574:	movwcc	r4, #4131	; 0x1023
    7578:	andcs	r4, r0, sl, ror r4
    757c:			; <UNDEFINED> instruction: 0xf8c26048
    7580:	stmdblt	r6!, {r4, r6, r8, ip, sp}
    7584:	ldrsbcc	pc, [r0, #-138]	; 0xffffff76	; <UNPREDICTABLE>
    7588:	vqdmulh.s<illegal width 8>	q1, q0, q10
    758c:	blmi	fe5e7920 <pclose@plt+0xfe5e4310>
    7590:			; <UNDEFINED> instruction: 0xf8d3447b
    7594:			; <UNDEFINED> instruction: 0xf8522110
    7598:			; <UNDEFINED> instruction: 0xf10b400b
    759c:			; <UNDEFINED> instruction: 0x2c000b04
    75a0:			; <UNDEFINED> instruction: 0xf8d3d1b4
    75a4:			; <UNDEFINED> instruction: 0x461f1150
    75a8:			; <UNDEFINED> instruction: 0xf0002900
    75ac:	blmi	fe4278ec <pclose@plt+0xfe4242dc>
    75b0:			; <UNDEFINED> instruction: 0xf8d72204
    75b4:	ldrbtmi	r0, [fp], #-352	; 0xfffffea0
    75b8:	svc	0x00dcf7fb
    75bc:	ldrsbhi	pc, [r0, #-135]	; 0xffffff79	; <UNPREDICTABLE>
    75c0:	svceq	0x0001f1b8
    75c4:	mrshi	pc, (UNDEF: 2)	; <UNPREDICTABLE>
    75c8:	ldrdmi	pc, [r0, #-135]!	; 0xffffff79
    75cc:	bl	1111d8 <pclose@plt+0x10dbc8>
    75d0:			; <UNDEFINED> instruction: 0xf1a80888
    75d4:	and	r0, r4, r4, lsl #16
    75d8:			; <UNDEFINED> instruction: 0xf84445a0
    75dc:	ldrmi	r0, [r8], -r4, lsl #24
    75e0:	stmdavs	r2!, {r1, r2, r3, ip, lr, pc}
    75e4:	svccc	0x0004f854
    75e8:	ldmdavs	r9, {r4, fp, sp, lr}
    75ec:	stcl	7, cr15, [sl, #-1004]	; 0xfffffc14
    75f0:	stmdacs	r0, {r0, r1, r3, r4, r5, r6, sl, fp, ip}
    75f4:	strmi	sp, [r0, #240]!	; 0xf0
    75f8:	andeq	pc, r2, r7, lsl #2
    75fc:	mvnsle	r4, pc, lsl r6
    7600:	ldrtmi	r0, [r8], r0, lsl #1
    7604:	blx	fffc365e <pclose@plt+0xfffc004e>
    7608:	ldrbtmi	r4, [fp], #-2938	; 0xfffff486
    760c:	ldrsbvc	pc, [r0, #-131]	; 0xffffff7d	; <UNPREDICTABLE>
    7610:	ldrdmi	pc, [r0, #-131]!	; 0xffffff7d
    7614:	bl	133b98 <pclose@plt+0x130588>
    7618:	smlabbcs	r0, r7, r7, r0
    761c:			; <UNDEFINED> instruction: 0xf8534623
    7620:	tstlt	r2, r4, lsl #22
    7624:	eorcs	pc, r1, r0, asr #16
    7628:	addsmi	r3, pc, #1073741824	; 0x40000000
    762c:	b	13fbe10 <pclose@plt+0x13f8800>
    7630:	svcne	0x00220788
    7634:			; <UNDEFINED> instruction: 0x0c00eb07
    7638:			; <UNDEFINED> instruction: 0xf8534603
    763c:	ldrmi	r1, [ip, #2820]	; 0xb04
    7640:	svcne	0x0004f842
    7644:			; <UNDEFINED> instruction: 0xf8dfd1f9
    7648:	movwcs	r9, #432	; 0x1b0
    764c:	ldrbtmi	r5, [r9], #483	; 0x1e3
    7650:	cmphi	r0, r9, asr #17	; <UNPREDICTABLE>
    7654:	stcl	7, cr15, [r8, #-1004]!	; 0xfffffc14
    7658:	svceq	0x0001f1b8
    765c:			; <UNDEFINED> instruction: 0xf7fbd072
    7660:			; <UNDEFINED> instruction: 0xf1a7ee76
    7664:	vmla.i8	d16, d8, d4
    7668:	strtmi	r6, [r1], #2208	; 0x8a0
    766c:	stmdaeq	r1, {r6, r7, r9, ip, sp, lr, pc}
    7670:			; <UNDEFINED> instruction: 0xf8d046a6
    7674:			; <UNDEFINED> instruction: 0xf85ec000
    7678:	tstcs	r0, r4, lsl #22
    767c:	stccc	8, cr6, [r1], {28}
    7680:	mrscc	lr, (UNDEF: 1)
    7684:	svccc	0x0001f814
    7688:	eorcs	pc, r3, ip, asr r8	; <UNPREDICTABLE>
    768c:			; <UNDEFINED> instruction: 0xf8deb172
    7690:	ldmdavs	fp, {ip, sp}
    7694:			; <UNDEFINED> instruction: 0xf85c5c5b
    7698:	blx	fec0772c <pclose@plt+0xfec0411c>
    769c:	ldmdbeq	fp, {r7, r8, r9, ip, sp, lr, pc}^
    76a0:	svclt	0x00184290
    76a4:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    76a8:	rscle	r2, sl, r0, lsl #22
    76ac:	svclt	0x00a84588
    76b0:	ldrbmi	r4, [r1, #1672]!	; 0x688
    76b4:			; <UNDEFINED> instruction: 0xf8dfd1df
    76b8:	ldrbtmi	fp, [fp], #324	; 0x144
    76bc:	ldrdeq	pc, [r4, #-139]!	; 0xffffff75
    76c0:	ldc	7, cr15, [r2, #-1004]!	; 0xfffffc14
    76c4:	andeq	pc, r1, r8, lsl #2
    76c8:	blx	fe743722 <pclose@plt+0xfe740112>
    76cc:	ldrsbls	pc, [r0, #-139]	; 0xffffff75	; <UNPREDICTABLE>
    76d0:	svceq	0x0001f1b9
    76d4:			; <UNDEFINED> instruction: 0xf8cb4682
    76d8:	ldmdble	lr, {r2, r5, r6, r8}^
    76dc:	strcs	r4, [r0], #-1576	; 0xfffff9d8
    76e0:	mrc	7, 3, APSR_nzcv, cr0, cr11, {7}
    76e4:	ldrdcc	pc, [r0, #-139]!	; 0xffffff75
    76e8:	andhi	pc, r0, sp, asr #17
    76ec:	svcne	0x001f46b3
    76f0:	strmi	r9, [r0], r1, lsl #6
    76f4:	svccc	0x0004f857
    76f8:	strtmi	r4, [r8], -r2, asr #12
    76fc:			; <UNDEFINED> instruction: 0x4631681e
    7700:	svc	0x005cf7fb
    7704:	subsle	r2, r7, r0, lsl #16
    7708:	strmi	r3, [r1, #1025]!	; 0x401
    770c:	blls	7bedc <pclose@plt+0x788cc>
    7710:			; <UNDEFINED> instruction: 0xf8dd465e
    7714:	ldmdavs	fp, {pc}
    7718:			; <UNDEFINED> instruction: 0x46426819
    771c:			; <UNDEFINED> instruction: 0xf7fb4650
    7720:	blmi	e031b8 <pclose@plt+0xdffba8>
    7724:			; <UNDEFINED> instruction: 0xf80a2200
    7728:	ldrbtmi	r2, [fp], #-8
    772c:	adcsvc	pc, r2, #12582912	; 0xc00000
    7730:	cmpcs	r4, r3, asr #17	; <UNPREDICTABLE>
    7734:	andlt	fp, r3, lr, asr #2
    7738:	blhi	c2a34 <pclose@plt+0xbf424>
    773c:	svcmi	0x00f0e8bd
    7740:	bllt	1145744 <pclose@plt+0x1142134>
    7744:			; <UNDEFINED> instruction: 0xf8c96823
    7748:	andlt	r3, r3, r4, asr r1
    774c:	blhi	c2a48 <pclose@plt+0xbf438>
    7750:	svchi	0x00f0e8bd
    7754:	bne	442fbc <pclose@plt+0x43f9ac>
    7758:	ldrtmi	r2, [r0], -r5, lsl #4
    775c:			; <UNDEFINED> instruction: 0xf7fb2601
    7760:			; <UNDEFINED> instruction: 0xf013ed2c
    7764:	ldr	pc, [r2, -r9, ror #23]
    7768:	vrhadd.s8	<illegal reg q13.5>, <illegal reg q10.5>, q8
    776c:	vorr.i32	<illegal reg q10.5>, #5120	; 0x00001400
    7770:	addsmi	r5, pc, #1409286145	; 0x54000001
    7774:	mcrge	6, 7, pc, cr10, cr15, {3}	; <UNPREDICTABLE>
    7778:	ldc2	0, cr15, [ip], {20}
    777c:	ldrtmi	r4, [r0], -r9, lsr #12
    7780:	stc	7, cr15, [r0], {251}	; 0xfb
    7784:			; <UNDEFINED> instruction: 0xf47f2800
    7788:			; <UNDEFINED> instruction: 0x4628ae9f
    778c:	ldc	0, cr11, [sp], #12
    7790:	pop	{r1, r8, r9, fp, pc}
    7794:			; <UNDEFINED> instruction: 0xf7fb4ff0
    7798:			; <UNDEFINED> instruction: 0xf8dbbcc5
    779c:	ldmibpl	fp, {r5, r6, r8, ip, sp}^
    77a0:			; <UNDEFINED> instruction: 0xe7ba6819
    77a4:	svclt	0x00140fbb
    77a8:	movwcs	r2, #769	; 0x301
    77ac:	strbtle	r0, [r3], #185	; 0xb9
    77b0:			; <UNDEFINED> instruction: 0xf43f2b00
    77b4:	ldrb	sl, [pc, pc, asr #29]
    77b8:	ldrtmi	r4, [r1], -r1, lsr #11
    77bc:	ldrdhi	pc, [r0], -sp
    77c0:	svclt	0x009e465e
    77c4:	ldmdavs	fp, {r0, r8, r9, fp, ip, pc}
    77c8:			; <UNDEFINED> instruction: 0xe7a66819
    77cc:	ldr	r2, [r9, -r8]
    77d0:	andeq	r6, r3, sl, ror fp
    77d4:	andeq	r6, r3, r0, lsr fp
    77d8:	andeq	lr, r1, lr, lsr #8
    77dc:	andeq	r6, r3, r4, lsl #22
    77e0:	ldrdeq	r6, [r3], -ip
    77e4:	andeq	r6, r3, lr, lsr #21
    77e8:	andeq	r6, r3, ip, lsl #21
    77ec:	andeq	r6, r3, r4, ror sl
    77f0:			; <UNDEFINED> instruction: 0xfffffb4b
    77f4:	strdeq	r6, [r3], -sl
    77f8:			; <UNDEFINED> instruction: 0x000369b6
    77fc:	andeq	r6, r3, sl, asr #18
    7800:	ldrdeq	r6, [r3], -sl
    7804:	cfldr32mi	mvfx11, [r0], {112}	; 0x70
    7808:	ldrbtmi	r4, [ip], #-2576	; 0xfffff5f0
    780c:	stmiapl	r5!, {r4, r8, r9, fp, lr}
    7810:	stmdavs	r8!, {r0, r1, r3, r4, r5, r6, sl, lr}
    7814:	addsmi	r6, sl, #2129920	; 0x208000
    7818:			; <UNDEFINED> instruction: 0xf7ffd002
    781c:	stmdavs	r8!, {r0, r1, r2, r4, r6, r7, r9, fp, ip, sp, lr, pc}
    7820:	strcs	r4, [sl, #-2828]	; 0xfffff4f4
    7824:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
    7828:	ldrdvs	pc, [r4, -r3]
    782c:	ldrdne	pc, [ip, -r3]
    7830:	ldrbpl	r6, [sp], #-518	; 0xfffffdfa
    7834:			; <UNDEFINED> instruction: 0xf7fe6302
    7838:	blmi	20762c <pclose@plt+0x20401c>
    783c:	pop	{r0, r1, r5, r6, r7, fp, ip, lr}
    7840:	ldmdavs	r8, {r4, r5, r6, lr}
    7844:	ldmiblt	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7848:	andeq	r4, r3, lr, asr r4
    784c:	andeq	r0, r0, r4, lsr #4
    7850:	andeq	r4, r3, ip, lsl #16
    7854:	ldrdeq	r6, [r3], -lr
    7858:	andeq	r0, r0, r4, ror #5
    785c:	blmi	d9a138 <pclose@plt+0xd96b28>
    7860:	push	{r1, r3, r4, r5, r6, sl, lr}
    7864:	strdlt	r4, [r7], r0
    7868:			; <UNDEFINED> instruction: 0xf10d58d3
    786c:			; <UNDEFINED> instruction: 0x4d330910
    7870:	movwls	r6, #22555	; 0x581b
    7874:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    7878:	ldrbtmi	r4, [sp], #-2865	; 0xfffff4cf
    787c:			; <UNDEFINED> instruction: 0xf8df4a31
    7880:	stmiapl	fp!, {r3, r6, r7, pc}^
    7884:	ldrdge	pc, [r4], #143	; 0x8f
    7888:			; <UNDEFINED> instruction: 0xf8df44f8
    788c:	stmiapl	pc!, {r2, r6, r7, ip, sp, pc}	; <UNPREDICTABLE>
    7890:	ldrbtmi	r4, [fp], #1274	; 0x4fa
    7894:	eor	r9, r1, r3, lsl #6
    7898:			; <UNDEFINED> instruction: 0xf7ff6838
    789c:	blls	105f58 <pclose@plt+0x102948>
    78a0:	ldrmi	r2, [r1], -r0, lsl #4
    78a4:	movwcs	r6, #6168	; 0x1818
    78a8:	andls	pc, r0, sp, asr #17
    78ac:	blx	fe9c38f2 <pclose@plt+0xfe9c02e2>
    78b0:	mvnslt	r4, r6, lsl #12
    78b4:	stmdbls	r4, {r0, r1, r2, r5, r9, fp, lr}
    78b8:	ldmdavs	r0, {r1, r3, r5, r7, fp, ip, lr}
    78bc:	bmi	999784 <pclose@plt+0x996174>
    78c0:			; <UNDEFINED> instruction: 0xf8d2447a
    78c4:			; <UNDEFINED> instruction: 0xf8c21130
    78c8:	adcmi	r6, r1, #128, 2
    78cc:	ldrbmi	sp, [r6, #-23]	; 0xffffffe9
    78d0:	blmi	8bb94c <pclose@plt+0x8b833c>
    78d4:			; <UNDEFINED> instruction: 0xf8d3447b
    78d8:	stmiblt	r3, {r2, r6, r8, ip, sp}^
    78dc:	teqmi	r0, r8	; <illegal shifter operand>	; <UNPREDICTABLE>
    78e0:			; <UNDEFINED> instruction: 0xff90f7ff
    78e4:	cdp2	0, 5, cr15, cr10, cr10, {0}
    78e8:	bicsle	r2, r5, r0, lsl #16
    78ec:			; <UNDEFINED> instruction: 0xffccf7fe
    78f0:			; <UNDEFINED> instruction: 0xf8dbe7d2
    78f4:			; <UNDEFINED> instruction: 0xf8cb2130
    78f8:	addsmi	r0, r4, #128, 2
    78fc:	bmi	63c0a8 <pclose@plt+0x638a98>
    7900:			; <UNDEFINED> instruction: 0xf04f4556
    7904:	ldrbtmi	r0, [sl], #-256	; 0xffffff00
    7908:	teqne	r0, r2, asr #17	; <UNPREDICTABLE>
    790c:	blmi	57c098 <pclose@plt+0x578a88>
    7910:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
    7914:	orrcs	pc, r0, r3, asr #17
    7918:	blmi	1da16c <pclose@plt+0x1d6b5c>
    791c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    7920:	blls	161990 <pclose@plt+0x15e380>
    7924:	qaddle	r4, sl, r2
    7928:	pop	{r0, r1, r2, ip, sp, pc}
    792c:			; <UNDEFINED> instruction: 0xf7fb8ff0
    7930:	svclt	0x0000ec4a
    7934:	andeq	r4, r3, r8, lsl #8
    7938:	andeq	r0, r0, r0, ror #4
    793c:	andeq	r4, r3, lr, ror #7
    7940:			; <UNDEFINED> instruction: 0x000002b8
    7944:	andeq	r0, r0, r4, ror #5
    7948:	andeq	r6, r3, ip, ror r7
    794c:			; <UNDEFINED> instruction: 0xfffff429
    7950:	andeq	r6, r3, r2, ror r7
    7954:	andeq	r0, r0, r4, lsr #4
    7958:	andeq	r6, r3, r4, asr #14
    795c:	andeq	r6, r3, r0, lsr r7
    7960:	strdeq	r6, [r3], -lr
    7964:	strdeq	r6, [r3], -r2
    7968:	andeq	r4, r3, ip, asr #6
    796c:	ldrblt	r4, [r0, #-2850]!	; 0xfffff4de
    7970:	cfstrsmi	mvf4, [r2, #-492]!	; 0xfffffe14
    7974:			; <UNDEFINED> instruction: 0xf8d3b082
    7978:	ldrbtmi	r3, [sp], #-388	; 0xfffffe7c
    797c:			; <UNDEFINED> instruction: 0xf7ffbb83
    7980:			; <UNDEFINED> instruction: 0x4c1ffa11
    7984:	blx	8c5988 <pclose@plt+0x8c2378>
    7988:	ldrbtmi	r4, [ip], #-2846	; 0xfffff4e2
    798c:	ldmdavs	r0!, {r1, r2, r3, r5, r6, r7, fp, ip, lr}
    7990:	blx	ff9c5996 <pclose@plt+0xff9c2386>
    7994:			; <UNDEFINED> instruction: 0xf8d44b1c
    7998:	andcc	r2, r1, #132, 2	; 0x21
    799c:	orrcs	pc, r4, r4, asr #17
    79a0:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    79a4:			; <UNDEFINED> instruction: 0xf7ff6033
    79a8:			; <UNDEFINED> instruction: 0xf013ff59
    79ac:			; <UNDEFINED> instruction: 0xf8d4fa9f
    79b0:			; <UNDEFINED> instruction: 0xf8d42148
    79b4:	eorsvs	r3, r2, r4, lsl #3
    79b8:			; <UNDEFINED> instruction: 0xf8c43b01
    79bc:			; <UNDEFINED> instruction: 0xf7ff3184
    79c0:	ldmdavs	r0!, {r0, r1, r3, r4, r5, r6, r7, sl, fp, ip, sp, lr, pc}
    79c4:			; <UNDEFINED> instruction: 0xf918f7ff
    79c8:	stmiapl	fp!, {r4, r8, r9, fp, lr}^
    79cc:			; <UNDEFINED> instruction: 0xf7fb6818
    79d0:			; <UNDEFINED> instruction: 0xf7ffeb8c
    79d4:			; <UNDEFINED> instruction: 0xf8d4fb9d
    79d8:	ldmdblt	r3!, {r2, r7, r8, ip, sp}
    79dc:	ldcllt	0, cr11, [r0, #-8]!
    79e0:			; <UNDEFINED> instruction: 0xf7ff9001
    79e4:	stmdals	r1, {r0, r2, r3, r5, r6, r8, fp, ip, sp, lr, pc}
    79e8:	andls	lr, r1, r9, asr #15
    79ec:	blx	7c59f0 <pclose@plt+0x7c23e0>
    79f0:	andlt	r9, r2, r1, lsl #16
    79f4:	svclt	0x0000bd70
    79f8:	muleq	r3, r4, r6
    79fc:	andeq	r4, r3, lr, ror #5
    7a00:	andeq	r6, r3, sl, ror r6
    7a04:	andeq	r0, r0, r4, ror #5
    7a08:	andeq	r0, r0, r4, lsr #4
    7a0c:	andeq	r0, r0, r4, lsr #6
    7a10:	blle	91e18 <pclose@plt+0x8e808>
    7a14:			; <UNDEFINED> instruction: 0xf7ff4608
    7a18:	submi	fp, r9, #205824	; 0x32400
    7a1c:	stmdalt	r0, {ip, sp, lr, pc}
    7a20:	blle	91e28 <pclose@plt+0x8e818>
    7a24:			; <UNDEFINED> instruction: 0xf7ff4608
    7a28:	submi	fp, r9, #242688	; 0x3b400
    7a2c:	svclt	0x00f0f7ff
    7a30:	ldrbtmi	r4, [fp], #-2819	; 0xfffff4fd
    7a34:	ldrdcs	pc, [r8, -r3]
    7a38:	smlabtcs	r4, r3, r8, pc	; <UNPREDICTABLE>
    7a3c:	svclt	0x00004770
    7a40:	ldrdeq	r6, [r3], -r2
    7a44:	ldrbtmi	r4, [fp], #-2819	; 0xfffff4fd
    7a48:	ldrdcs	pc, [ip, -r3]
    7a4c:	smlabtcs	r4, r3, r8, pc	; <UNPREDICTABLE>
    7a50:	svclt	0x00004770
    7a54:			; <UNDEFINED> instruction: 0x000365be
    7a58:	svcmi	0x00f8e92d
    7a5c:	bleq	44128 <pclose@plt+0x40b18>
    7a60:	eorsle	sp, r8, r9, ror #22
    7a64:			; <UNDEFINED> instruction: 0xf04f4b37
    7a68:	vaddmi.f32	s0, s14, s0
    7a6c:	svcmi	0x0037447b
    7a70:	ldrsbhi	pc, [ip], #143	; 0x8f	; <UNPREDICTABLE>
    7a74:	ldmib	r3, {r1, r2, r3, r4, r5, r6, sl, lr}^
    7a78:	ldrbtmi	r4, [pc], #-2369	; 7a80 <pclose@plt+0x4470>
    7a7c:	strmi	r4, [r1, #1272]!	; 0x4f8
    7a80:			; <UNDEFINED> instruction: 0xf7fbd04a
    7a84:	ldmdbne	r3!, {r3, r7, sl, fp, sp, lr, pc}
    7a88:	stccc	8, cr15, [r1], {19}
    7a8c:			; <UNDEFINED> instruction: 0xf8316801
    7a90:			; <UNDEFINED> instruction: 0xf4122013
    7a94:			; <UNDEFINED> instruction: 0xf4026f30
    7a98:	eorle	r6, r3, r0, lsr r0
    7a9c:	strtmi	r1, [r4], r3, ror #28
    7aa0:	strd	r1, [r5], -sp
    7aa4:	stccs	8, cr15, [r1, #-84]	; 0xffffffac
    7aa8:	andscs	pc, r2, r1, lsr r8	; <UNPREDICTABLE>
    7aac:	eorsvs	pc, r0, r2, lsl #8
    7ab0:	orrslt	r4, r0, ip, lsl r6
    7ab4:			; <UNDEFINED> instruction: 0x469c4599
    7ab8:	beq	83bfc <pclose@plt+0x805ec>
    7abc:	mvnscc	pc, #-1073741824	; 0xc0000000
    7ac0:			; <UNDEFINED> instruction: 0xf1bbd1f0
    7ac4:	bicsle	r0, sl, r1, lsl #22
    7ac8:	svceq	0x0000f1ba
    7acc:	blmi	87bae0 <pclose@plt+0x8784d0>
    7ad0:			; <UNDEFINED> instruction: 0xf8c3447b
    7ad4:	pop	{r2, r8, lr}
    7ad8:			; <UNDEFINED> instruction: 0xf1bb8ff8
    7adc:	strbtmi	r0, [r4], -r1, lsl #22
    7ae0:	ldrb	sp, [r1, sp, asr #3]!
    7ae4:	ldmne	r0!, {r0, r1, r5, r6, r9, sl, fp, ip}^
    7ae8:			; <UNDEFINED> instruction: 0x46254599
    7aec:			; <UNDEFINED> instruction: 0xf103461c
    7af0:			; <UNDEFINED> instruction: 0xd01a33ff
    7af4:	stccs	8, cr15, [r1, #-64]	; 0xffffffc0
    7af8:	andscs	pc, r2, r1, lsr r8	; <UNPREDICTABLE>
    7afc:	eorsvs	pc, r0, #33554432	; 0x2000000
    7b00:	rscsle	r2, r1, r0, lsl #20
    7b04:			; <UNDEFINED> instruction: 0xf04f4445
    7b08:			; <UNDEFINED> instruction: 0xf8150a01
    7b0c:			; <UNDEFINED> instruction: 0xf8313c02
    7b10:	vst4.8	{d2-d5}, [r2 :64], r3
    7b14:			; <UNDEFINED> instruction: 0xe7c16030
    7b18:	svceq	0x0000f1ba
    7b1c:	blmi	3bbe90 <pclose@plt+0x3b8880>
    7b20:			; <UNDEFINED> instruction: 0xf8c3447b
    7b24:	pop	{r2, r8, ip, pc}
    7b28:			; <UNDEFINED> instruction: 0xf1bb8ff8
    7b2c:			; <UNDEFINED> instruction: 0xf04f0b01
    7b30:			; <UNDEFINED> instruction: 0xd1a40a01
    7b34:			; <UNDEFINED> instruction: 0xf1cbe7c8
    7b38:	ldmfd	sp!, {r8}
    7b3c:			; <UNDEFINED> instruction: 0xf0004ff8
    7b40:	svclt	0x0000b80d
    7b44:	muleq	r3, r8, r5
    7b48:	muleq	r3, r0, r5
    7b4c:	andeq	r6, r3, sl, lsl #11
    7b50:	andeq	r6, r3, r8, lsl #11
    7b54:	andeq	r6, r3, r4, lsr r5
    7b58:	andeq	r6, r3, r4, ror #9
    7b5c:	mvnsmi	lr, #737280	; 0xb4000
    7b60:	stmdbeq	r0, {r0, r4, r5, r7, r8, ip, sp, lr, pc}
    7b64:	eorle	sp, lr, r3, asr #22
    7b68:	movwcs	r4, #2600	; 0xa28
    7b6c:	ldrbtmi	r4, [sl], #-3368	; 0xfffff2d8
    7b70:	ldrbtmi	r4, [sp], #-3624	; 0xfffff1d8
    7b74:	ldrdhi	pc, [ip, -r2]
    7b78:			; <UNDEFINED> instruction: 0xf8d2447e
    7b7c:	strmi	r4, [r0, #260]!	; 0x104
    7b80:			; <UNDEFINED> instruction: 0xf7fbd03b
    7b84:	stcpl	12, cr14, [fp, #-32]!	; 0xffffffe0
    7b88:	stmdavs	r7, {r1, r3, r5, r8, fp, ip}
    7b8c:	andscc	pc, r3, r7, lsr r8	; <UNPREDICTABLE>
    7b90:	teqvs	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
    7b94:	stclne	3, cr11, [r3], #-44	; 0xffffffd4
    7b98:	and	r1, r6, r0, lsr r9
    7b9c:	svccs	0x0001f810
    7ba0:	andscs	pc, r2, r7, lsr r8	; <UNPREDICTABLE>
    7ba4:	eorsvs	pc, r0, #33554432	; 0x2000000
    7ba8:	ldrmi	fp, [r8, #290]	; 0x122
    7bac:			; <UNDEFINED> instruction: 0xf103461c
    7bb0:	ldclle	3, cr0, [r3], #4
    7bb4:	stmdbeq	r1, {r0, r3, r4, r5, r7, r8, ip, sp, lr, pc}
    7bb8:	movweq	pc, #4175	; 0x104f	; <UNPREDICTABLE>
    7bbc:	blmi	5bc340 <pclose@plt+0x5b8d30>
    7bc0:			; <UNDEFINED> instruction: 0xf8c3447b
    7bc4:	pop	{r2, r8, lr}
    7bc8:			; <UNDEFINED> instruction: 0xf81283f8
    7bcc:			; <UNDEFINED> instruction: 0xf8373f01
    7bd0:	vst4.8	{d3-d6}, [r3 :64], r3
    7bd4:	blcs	2089c <pclose@plt+0x1d28c>
    7bd8:	strcc	sp, [r1], #-477	; 0xfffffe23
    7bdc:	cfldr64le	mvdx4, [r4], #640	; 0x280
    7be0:	blmi	3bc34c <pclose@plt+0x3b8d3c>
    7be4:			; <UNDEFINED> instruction: 0xf8c3447b
    7be8:	pop	{r2, r8, pc}
    7bec:			; <UNDEFINED> instruction: 0xf1c983f8
    7bf0:	ldmfd	sp!, {r8}
    7bf4:			; <UNDEFINED> instruction: 0xf7ff43f8
    7bf8:	blcs	378bc <pclose@plt+0x342ac>
    7bfc:	blmi	23bf90 <pclose@plt+0x238980>
    7c00:			; <UNDEFINED> instruction: 0xf8c3447b
    7c04:	pop	{r2, r8, pc}
    7c08:	svclt	0x000083f8
    7c0c:	muleq	r3, r6, r4
    7c10:	muleq	r3, r2, r4
    7c14:	andeq	r6, r3, ip, lsl #9
    7c18:	andeq	r6, r3, r4, asr #8
    7c1c:	andeq	r6, r3, r0, lsr #8
    7c20:	andeq	r6, r3, r4, lsl #8
    7c24:	mvnsmi	lr, sp, lsr #18
    7c28:	svcmi	0x00171e0c
    7c2c:	blle	7d8e30 <pclose@plt+0x7d5820>
    7c30:	ldrbtmi	r4, [lr], #-3606	; 0xfffff1ea
    7c34:	movthi	lr, #6614	; 0x19d6
    7c38:	mulsle	r0, r8, r5
    7c3c:			; <UNDEFINED> instruction: 0xf7ff4605
    7c40:	blmi	5077e4 <pclose@plt+0x5041d4>
    7c44:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
    7c48:	svclt	0x00d82c01
    7c4c:	andsle	r2, r4, r0, lsl #22
    7c50:	ldrdne	pc, [r4, -r6]
    7c54:	pop	{r6, r9, sl, lr}
    7c58:			; <UNDEFINED> instruction: 0xf7ff41f0
    7c5c:			; <UNDEFINED> instruction: 0xf8d6b941
    7c60:	ldrmi	r3, [r8, #268]	; 0x10c
    7c64:	movwcs	fp, #7940	; 0x1f04
    7c68:	smlalbtcc	pc, r4, r6, r8	; <UNPREDICTABLE>
    7c6c:	ldrhhi	lr, [r0, #141]!	; 0x8d
    7c70:	pop	{r0, r5, r6, r9, lr}
    7c74:			; <UNDEFINED> instruction: 0xf00041f0
    7c78:	strtmi	fp, [r1], -sp, lsl #16
    7c7c:	pop	{r3, r5, r9, sl, lr}
    7c80:			; <UNDEFINED> instruction: 0xf00041f0
    7c84:	svclt	0x0000b807
    7c88:	andeq	r4, r3, ip, lsr r0
    7c8c:	ldrdeq	r6, [r3], -r2
    7c90:	strdeq	r0, [r0], -r4
    7c94:	mcrne	5, 0, fp, cr13, cr8, {7}
    7c98:	ldrbtmi	r4, [pc], #-3868	; 7ca0 <pclose@plt+0x4690>
    7c9c:			; <UNDEFINED> instruction: 0x4c1cdb1a
    7ca0:			; <UNDEFINED> instruction: 0xf8d4447c
    7ca4:			; <UNDEFINED> instruction: 0xf8d46104
    7ca8:	addsmi	r3, lr, #12, 2
    7cac:			; <UNDEFINED> instruction: 0xf7ffd011
    7cb0:	blmi	647794 <pclose@plt+0x644184>
    7cb4:	ldrdne	pc, [r4, -r4]
    7cb8:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
    7cbc:	svclt	0x00d82d01
    7cc0:	andle	r2, ip, r0, lsl #22
    7cc4:			; <UNDEFINED> instruction: 0xf7ff4630
    7cc8:	blmi	5060fc <pclose@plt+0x502aec>
    7ccc:			; <UNDEFINED> instruction: 0xf8c3447b
    7cd0:	ldflte	f6, [r8, #16]!
    7cd4:	pop	{r0, r3, r5, r6, r9, lr}
    7cd8:			; <UNDEFINED> instruction: 0xf7ff40f8
    7cdc:			; <UNDEFINED> instruction: 0xf8d4bfa3
    7ce0:	blne	fe348118 <pclose@plt+0xfe344b08>
    7ce4:	andle	r1, sl, r1, asr #20
    7ce8:	stmibne	r3!, {r1, r3, r5, r7, r8, fp, ip}
    7cec:	ldrmi	r3, [r9], #-2561	; 0xfffff5ff
    7cf0:			; <UNDEFINED> instruction: 0xf8144414
    7cf4:			; <UNDEFINED> instruction: 0xf8032f01
    7cf8:	addmi	r2, fp, #1024	; 0x400
    7cfc:	blmi	1fc4e8 <pclose@plt+0x1f8ed8>
    7d00:	ldrbtmi	r1, [fp], #-2880	; 0xfffff4c0
    7d04:	smlabteq	ip, r3, r8, pc	; <UNPREDICTABLE>
    7d08:	svclt	0x0000e7df
    7d0c:	andeq	r3, r3, lr, asr #31
    7d10:	andeq	r6, r3, r4, ror #6
    7d14:	strdeq	r0, [r0], -r4
    7d18:	andeq	r6, r3, r8, lsr r3
    7d1c:	andeq	r6, r3, r2, lsl #6
    7d20:	cfstr32mi	mvfx11, [pc], {16}
    7d24:	ldmib	r4, {r2, r3, r4, r5, r6, sl, lr}^
    7d28:	addsmi	r3, sl, #536870916	; 0x20000004
    7d2c:	movwcs	fp, #7940	; 0x1f04
    7d30:	smlalbtcc	pc, r4, r4, r8	; <UNPREDICTABLE>
    7d34:	ldfltd	f5, [r0, #-0]
    7d38:	ldc2	0, cr15, [r6, #-64]	; 0xffffffc0
    7d3c:	ldrdne	pc, [r8, #-132]	; 0xffffff7c
    7d40:	ldrdcs	pc, [ip, #-132]	; 0xffffff7c
    7d44:	ldrdcc	pc, [r8, -r4]
    7d48:	addsmi	r6, r1, #2244608	; 0x224000
    7d4c:	smlabtcc	r4, r4, r8, pc	; <UNPREDICTABLE>
    7d50:	smlabtcc	ip, r4, r8, pc	; <UNPREDICTABLE>
    7d54:	pop	{r0, r1, r2, r3, r5, r6, r7, ip, lr, pc}
    7d58:			; <UNDEFINED> instruction: 0xf7ff4010
    7d5c:	svclt	0x0000bb2d
    7d60:	andeq	r6, r3, r0, ror #5
    7d64:	cfldrsmi	mvf11, [r0], {112}	; 0x70
    7d68:			; <UNDEFINED> instruction: 0xf8d4447c
    7d6c:	ldfcse	f5, [pc, #48]!	; 7da4 <pclose@plt+0x4794>
    7d70:			; <UNDEFINED> instruction: 0xf8d4d016
    7d74:	strcc	r6, [r1, #-260]	; 0xfffffefc
    7d78:			; <UNDEFINED> instruction: 0xd00642b5
    7d7c:	ldrtmi	r1, [r4], #-2403	; 0xfffff69d
    7d80:	stcne	8, cr15, [r1, #-76]	; 0xffffffb4
    7d84:	subsvc	r4, r9, r3, lsr #5
    7d88:	blmi	23c578 <pclose@plt+0x238f68>
    7d8c:	ldrbtmi	r1, [fp], #-3185	; 0xfffff38f
    7d90:			; <UNDEFINED> instruction: 0xf8c3559a
    7d94:	ldflte	f5, [r0], #-48	; 0xffffffd0
    7d98:	smlabtne	r4, r3, r8, pc	; <UNPREDICTABLE>
    7d9c:	svclt	0x002ef012
    7da0:			; <UNDEFINED> instruction: 0xf010bc70
    7da4:	svclt	0x0000bce1
    7da8:	muleq	r3, ip, r2
    7dac:	andeq	r6, r3, r6, ror r2
    7db0:			; <UNDEFINED> instruction: 0x4604b538
    7db4:			; <UNDEFINED> instruction: 0xf00f460d
    7db8:	ldmcs	pc!, {r0, r3, r4, r5, r7, fp, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    7dbc:			; <UNDEFINED> instruction: 0xbd38d900
    7dc0:	strtmi	r4, [r9], -r2, lsl #12
    7dc4:	pop	{r5, r9, sl, lr}
    7dc8:			; <UNDEFINED> instruction: 0xf7ff4038
    7dcc:	svclt	0x0000bfcb
    7dd0:			; <UNDEFINED> instruction: 0xf7ff2209
    7dd4:	svclt	0x0000bfc7
    7dd8:	subsle	r2, r1, r0, lsl #18
    7ddc:	ldrbmi	lr, [r0, sp, lsr #18]!
    7de0:	stcmi	6, cr4, [r8, #-48]!	; 0xffffffd0
    7de4:	ldrdhi	pc, [r0], pc	; <UNPREDICTABLE>
    7de8:	ldrdls	pc, [r0], pc	; <UNPREDICTABLE>
    7dec:	ldrbtmi	r4, [r8], #1149	; 0x47d
    7df0:			; <UNDEFINED> instruction: 0xf8d544f9
    7df4:	andcs	r6, r1, r4, lsl #2
    7df8:	ldrdcc	pc, [ip, -r5]
    7dfc:	blx	feccec70 <pclose@plt+0xfeccb660>
    7e00:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
    7e04:	bicsvc	lr, r4, #339968	; 0x53000
    7e08:			; <UNDEFINED> instruction: 0xf7ffd023
    7e0c:	andcs	pc, r1, pc, asr #19
    7e10:	ldrdge	pc, [r4, -r5]
    7e14:			; <UNDEFINED> instruction: 0xf9caf7ff
    7e18:	ldrdvc	pc, [r4, -r5]
    7e1c:			; <UNDEFINED> instruction: 0xd00545ba
    7e20:			; <UNDEFINED> instruction: 0x46524633
    7e24:			; <UNDEFINED> instruction: 0x46384651
    7e28:			; <UNDEFINED> instruction: 0xf90af7ff
    7e2c:	svclt	0x00c82c00
    7e30:	smlabtvs	r4, r9, r8, pc	; <UNPREDICTABLE>
    7e34:	stccc	13, cr13, [r1], {4}
    7e38:	bicsle	r2, sl, r0, lsl #24
    7e3c:			; <UNDEFINED> instruction: 0x87f0e8bd
    7e40:	ldrtmi	r3, [lr], #-1025	; 0xfffffbff
    7e44:	streq	lr, [sl], -r6, lsr #23
    7e48:	smlabtvs	r4, r8, r8, pc	; <UNPREDICTABLE>
    7e4c:	bicsle	r2, r0, r0, lsl #24
    7e50:			; <UNDEFINED> instruction: 0xf7ffe7f4
    7e54:			; <UNDEFINED> instruction: 0xf8d5f9d7
    7e58:	adcsmi	r7, lr, #4, 2
    7e5c:	andcs	sp, r1, lr, ror #1
    7e60:	smlabtvs	r4, r5, r8, pc	; <UNPREDICTABLE>
    7e64:			; <UNDEFINED> instruction: 0xf9a2f7ff
    7e68:	ldrdeq	pc, [r4, -r5]
    7e6c:	rscle	r4, r5, r7, lsl #5
    7e70:			; <UNDEFINED> instruction: 0x4632463b
    7e74:			; <UNDEFINED> instruction: 0xf7ff4631
    7e78:			; <UNDEFINED> instruction: 0xf8c5f8e3
    7e7c:	ldrb	r7, [sl, r4, lsl #2]
    7e80:	svclt	0x00004770
    7e84:	andeq	r6, r3, r8, lsl r2
    7e88:	andeq	r6, r3, r6, lsl r2
    7e8c:	andeq	r6, r3, r4, lsl r2
    7e90:	stmdbcs	r0, {r4, r8, sl, ip, sp, pc}
    7e94:	ldrbtmi	r4, [ip], #-3081	; 0xfffff3f7
    7e98:	ldrdeq	pc, [r4, -r4]
    7e9c:			; <UNDEFINED> instruction: 0xf8d4db05
    7ea0:	pop	{r2, r3, r8, ip}
    7ea4:			; <UNDEFINED> instruction: 0xf7ff4010
    7ea8:			; <UNDEFINED> instruction: 0xf8d4b81b
    7eac:			; <UNDEFINED> instruction: 0xf7ff1108
    7eb0:			; <UNDEFINED> instruction: 0xf8d4f817
    7eb4:			; <UNDEFINED> instruction: 0xf8c43108
    7eb8:	ldflts	f3, [r0, #-16]
    7ebc:	andeq	r6, r3, lr, ror #2
    7ec0:	stmdbcs	r0, {r4, r8, sl, ip, sp, pc}
    7ec4:	ldrbtmi	r4, [ip], #-3081	; 0xfffff3f7
    7ec8:	ldrdeq	pc, [r4, -r4]
    7ecc:			; <UNDEFINED> instruction: 0xf8d4db08
    7ed0:			; <UNDEFINED> instruction: 0xf7ff1108
    7ed4:			; <UNDEFINED> instruction: 0xf8d4f805
    7ed8:			; <UNDEFINED> instruction: 0xf8c43108
    7edc:	ldflts	f3, [r0, #-16]
    7ee0:	ldrdne	pc, [ip, -r4]
    7ee4:			; <UNDEFINED> instruction: 0x4010e8bd
    7ee8:	svclt	0x00faf7fe
    7eec:	andeq	r6, r3, lr, lsr r1
    7ef0:	ldrblt	r1, [r0, #-3595]!	; 0xfffff1f5
    7ef4:	blle	59970c <pclose@plt+0x5960fc>
    7ef8:	ldrbtmi	r4, [sp], #-3343	; 0xfffff2f1
    7efc:	ldrdvs	pc, [r4, -r5]
    7f00:	stc2	7, cr15, [sl, #1020]!	; 0x3fc
    7f04:	ldrdne	pc, [r4, -r5]
    7f08:			; <UNDEFINED> instruction: 0xd10442b1
    7f0c:	pop	{r5, r9, sl, lr}
    7f10:			; <UNDEFINED> instruction: 0xf0124070
    7f14:			; <UNDEFINED> instruction: 0x4630be73
    7f18:			; <UNDEFINED> instruction: 0xffe2f7fe
    7f1c:	pop	{r5, r9, sl, lr}
    7f20:			; <UNDEFINED> instruction: 0xf0124070
    7f24:	subsmi	fp, r9, #1712	; 0x6b0
    7f28:			; <UNDEFINED> instruction: 0xf808f000
    7f2c:	pop	{r5, r9, sl, lr}
    7f30:			; <UNDEFINED> instruction: 0xf0124070
    7f34:	svclt	0x0000be63
    7f38:	andeq	r6, r3, sl, lsl #2
    7f3c:	ldrblt	r1, [r0, #-3595]!	; 0xfffff1f5
    7f40:	blle	599758 <pclose@plt+0x596148>
    7f44:	ldrbtmi	r4, [lr], #-3599	; 0xfffff1f1
    7f48:	ldrdpl	pc, [r4, -r6]
    7f4c:	mcr2	7, 0, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
    7f50:	ldrdne	pc, [r4, -r6]
    7f54:	smlatble	r8, r9, r2, r4
    7f58:	strtmi	r4, [r0], -fp, lsl #22
    7f5c:			; <UNDEFINED> instruction: 0xf8c3447b
    7f60:	pop	{r2, r8, ip, lr}
    7f64:			; <UNDEFINED> instruction: 0xf0124070
    7f68:	strtmi	fp, [r8], -r9, asr #28
    7f6c:			; <UNDEFINED> instruction: 0xffb8f7fe
    7f70:	subsmi	lr, r9, #63438848	; 0x3c80000
    7f74:			; <UNDEFINED> instruction: 0xffbcf7ff
    7f78:	pop	{r5, r9, sl, lr}
    7f7c:			; <UNDEFINED> instruction: 0xf0124070
    7f80:	svclt	0x0000be3d
    7f84:	strheq	r6, [r3], -lr
    7f88:	andeq	r6, r3, r8, lsr #1
    7f8c:	strlt	r4, [r0, #-2059]	; 0xfffff7f5
    7f90:	ldrbtmi	fp, [r8], #-131	; 0xffffff7d
    7f94:			; <UNDEFINED> instruction: 0xf0029101
    7f98:	stmdbls	r1, {r0, r1, r4, r5, r6, r9, sl, fp, ip, sp, lr, pc}
    7f9c:	andlt	fp, r3, r0, lsr #2
    7fa0:	bl	14611c <pclose@plt+0x142b0c>
    7fa4:	ldmiblt	r6, {r0, r2, r3, ip, sp, lr, pc}^
    7fa8:	ldrbtmi	r4, [fp], #-2821	; 0xfffff4fb
    7fac:	ldrdeq	pc, [r8, #-131]	; 0xffffff7d
    7fb0:			; <UNDEFINED> instruction: 0xf85db003
    7fb4:			; <UNDEFINED> instruction: 0xf00deb04
    7fb8:	svclt	0x0000b9cd
    7fbc:	andeq	sp, r1, sl, lsl #19
    7fc0:	andeq	r6, r3, sl, asr r0
    7fc4:	bmi	49ac10 <pclose@plt+0x497600>
    7fc8:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    7fcc:	ldrdcc	pc, [r8, #-131]	; 0xffffff7d
    7fd0:	addmi	fp, r3, #16, 10	; 0x4000000
    7fd4:	andle	r4, r9, r4, lsl #12
    7fd8:	ldrbtmi	r4, [fp], #-2830	; 0xfffff4f2
    7fdc:			; <UNDEFINED> instruction: 0x2118f8d3
    7fe0:	svclt	0x000442a2
    7fe4:			; <UNDEFINED> instruction: 0xf8c32200
    7fe8:	ldflts	f2, [r0, #-96]	; 0xffffffa0
    7fec:	blmi	2da41c <pclose@plt+0x2d6e0c>
    7ff0:	ldmpl	r3, {r0, r4, r6, fp, ip, lr}^
    7ff4:	ldmdavs	fp, {r3, fp, sp, lr}
    7ff8:	mulle	r2, r8, r2
    7ffc:			; <UNDEFINED> instruction: 0xf8b0f7ff
    8000:	blmi	201fb0 <pclose@plt+0x1fe9a0>
    8004:	ldmdavs	r8, {r0, r1, r4, r6, r7, fp, ip, lr}
    8008:	svclt	0x0000e7f8
    800c:	andeq	r6, r3, ip, lsr r0
    8010:	muleq	r3, lr, ip
    8014:	andeq	r6, r3, sl, lsr #32
    8018:	andeq	r0, r0, r4, ror #5
    801c:	andeq	r0, r0, r4, lsr #4
    8020:	ldrdeq	r0, [r0], -ip
    8024:	ldrblt	r4, [r0, #2868]!	; 0xb34
    8028:	addlt	r4, r3, fp, ror r4
    802c:			; <UNDEFINED> instruction: 0xf8d34e33
    8030:			; <UNDEFINED> instruction: 0xf013710c
    8034:	ldrbtmi	pc, [lr], #-4019	; 0xfffff04d	; <UNPREDICTABLE>
    8038:	strvc	pc, [r0, r7, asr #11]
    803c:	stmdavc	r2, {r0, r8, r9, sl, ip, sp}
    8040:			; <UNDEFINED> instruction: 0xf1b24605
    8044:	svclt	0x0018030a
    8048:	bcs	10c54 <pclose@plt+0xd644>
    804c:	movwcs	fp, #3848	; 0xf08
    8050:	svclt	0x00d42f00
    8054:			; <UNDEFINED> instruction: 0xf0032300
    8058:			; <UNDEFINED> instruction: 0xb1ab0301
    805c:	b	1bcf16c <pclose@plt+0x1bcbb5c>
    8060:	ldrmi	r0, [r0], -r0, lsl #24
    8064:	blne	860b4 <pclose@plt+0x82aa4>
    8068:	movweq	pc, #41393	; 0xa1b1	; <UNPREDICTABLE>
    806c:	streq	lr, [r2], #-2828	; 0xfffff4f4
    8070:	movwcs	fp, #7960	; 0x1f18
    8074:	svclt	0x00082900
    8078:	adcmi	r2, r7, #0, 6
    807c:	movwcs	fp, #4052	; 0xfd4
    8080:	movweq	pc, #4099	; 0x1003	; <UNPREDICTABLE>
    8084:	mvnle	r2, r0, lsl #22
    8088:	andvc	r2, r3, r0, lsl #6
    808c:	mrc2	7, 4, pc, cr14, cr14, {7}
    8090:	ldrbtmi	r4, [r8], #-2075	; 0xfffff7e5
    8094:	ldrdcc	pc, [r4, r0]
    8098:	ldrdcs	pc, [ip, -r0]
    809c:	bllt	10d90e4 <pclose@plt+0x10d5ad4>
    80a0:	ldrbtmi	r4, [fp], #-2840	; 0xfffff4e8
    80a4:	strcc	lr, [r0, #-2509]	; 0xfffff633
    80a8:	blmi	5d04b4 <pclose@plt+0x5ccea4>
    80ac:	rscscc	pc, pc, #79	; 0x4f
    80b0:			; <UNDEFINED> instruction: 0xf7fb447b
    80b4:	strtmi	lr, [r8], -r4, asr #19
    80b8:	ldmda	r6!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    80bc:	blmi	51a910 <pclose@plt+0x517300>
    80c0:	ldrbtmi	r5, [fp], #-2226	; 0xfffff74e
    80c4:	ldrdcc	pc, [r4, -r3]
    80c8:	andvs	r6, r3, #16, 16	; 0x100000
    80cc:	blx	c460ce <pclose@plt+0xc42abe>
    80d0:	ldmpl	r3!, {r4, r8, r9, fp, lr}^
    80d4:			; <UNDEFINED> instruction: 0xf7fe6818
    80d8:	blmi	40771c <pclose@plt+0x40410c>
    80dc:	ldmdavs	r8, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    80e0:	stmda	r2, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    80e4:	ldc2l	0, cr15, [r2], #-40	; 0xffffffd8
    80e8:	pop	{r0, r1, ip, sp, pc}
    80ec:			; <UNDEFINED> instruction: 0xf7fe40f0
    80f0:	blmi	2b7aac <pclose@plt+0x2b449c>
    80f4:			; <UNDEFINED> instruction: 0xe7d5447b
    80f8:	ldrdeq	r5, [r3], -ip
    80fc:	andeq	r3, r3, r2, lsr ip
    8100:	andeq	r5, r3, r2, ror pc
    8104:	andeq	pc, r1, sl, asr #27
    8108:	muleq	r1, r4, r8
    810c:	andeq	r0, r0, r4, lsr #4
    8110:	andeq	r5, r3, r2, asr #30
    8114:	andeq	r0, r0, r4, ror #5
    8118:	andeq	r0, r0, r4, lsr #6
    811c:	andeq	pc, r1, r4, asr pc	; <UNPREDICTABLE>
    8120:			; <UNDEFINED> instruction: 0x4605b538
    8124:	ldrbtmi	r4, [fp], #-2830	; 0xfffff4f2
    8128:	teqeq	ip, r3	; <illegal shifter operand>	; <UNPREDICTABLE>
    812c:	ldmib	r3, {r4, r5, r6, r8, ip, sp, pc}^
    8130:			; <UNDEFINED> instruction: 0xf853324d
    8134:	stmdavc	r2!, {r1, r5, lr}
    8138:	tstcs	r1, sl, lsr r1
    813c:			; <UNDEFINED> instruction: 0xf7ff4628
    8140:			; <UNDEFINED> instruction: 0xf814fe11
    8144:	bcs	13d50 <pclose@plt+0x10740>
    8148:	ldfltd	f5, [r8, #-988]!	; 0xfffffc24
    814c:	andcs	r4, r5, #81920	; 0x14000
    8150:			; <UNDEFINED> instruction: 0xf7fb4479
    8154:	pop	{r1, r4, r5, fp, sp, lr, pc}
    8158:			; <UNDEFINED> instruction: 0xf7ff4038
    815c:	svclt	0x0000bf63
    8160:	ldrdeq	r5, [r3], -lr
    8164:	strdeq	sp, [r1], -ip
    8168:	mvnsmi	lr, #737280	; 0xb4000
    816c:	stcmi	6, cr4, [r2], #-24	; 0xffffffe8
    8170:	ldrbtmi	r4, [ip], #-2594	; 0xfffff5de
    8174:	ldrbtmi	r4, [sl], #-2850	; 0xfffff4de
    8178:	ldrdeq	pc, [r0, r4]
    817c:	addsmi	r4, r0, #2063597568	; 0x7b000000
    8180:	addsmi	fp, r8, #24, 30	; 0x60
    8184:			; <UNDEFINED> instruction: 0xf8d4d136
    8188:			; <UNDEFINED> instruction: 0xf1b9913c
    818c:	eorsle	r0, r1, r0, lsl #30
    8190:	stmdacc	sp, {r2, r4, r6, r7, r8, fp, sp, lr, pc}^
    8194:			; <UNDEFINED> instruction: 0xf853460f
    8198:			; <UNDEFINED> instruction: 0xf7fb0028
    819c:			; <UNDEFINED> instruction: 0xf8d4e914
    81a0:			; <UNDEFINED> instruction: 0xf8d45104
    81a4:	bl	fe94c5dc <pclose@plt+0xfe948fcc>
    81a8:	blne	134b1b0 <pclose@plt+0x1347ba0>
    81ac:	bl	3c1e8 <pclose@plt+0x38bd8>
    81b0:	strtmi	r0, [r5], #-524	; 0xfffffdf4
    81b4:	strbtmi	r3, [r5], #-2561	; 0xfffff5ff
    81b8:	bl	119248 <pclose@plt+0x115c38>
    81bc:			; <UNDEFINED> instruction: 0xf812030c
    81c0:			; <UNDEFINED> instruction: 0xf8034f01
    81c4:	adcmi	r4, fp, #1024	; 0x400
    81c8:	bmi	3bc9b4 <pclose@plt+0x3b93a4>
    81cc:	movweq	pc, #4536	; 0x11b8	; <UNPREDICTABLE>
    81d0:	andeq	lr, r0, r1, lsr #23
    81d4:			; <UNDEFINED> instruction: 0xf109bf48
    81d8:	ldrbtmi	r3, [sl], #-1023	; 0xfffffc01
    81dc:			; <UNDEFINED> instruction: 0xf8c24639
    81e0:	ldrtmi	r0, [r0], -ip, lsl #2
    81e4:	teqcc	r8, r2, asr #17	; <UNPREDICTABLE>
    81e8:	mvnsmi	lr, #12386304	; 0xbd0000
    81ec:	smlabtgt	r4, r2, r8, pc	; <UNPREDICTABLE>
    81f0:	svclt	0x0096f7ff
    81f4:	mvnshi	lr, #12386304	; 0xbd0000
    81f8:	muleq	r3, r2, lr
    81fc:			; <UNDEFINED> instruction: 0xffffffa7
    8200:			; <UNDEFINED> instruction: 0xffffffe9
    8204:	andeq	r5, r3, sl, lsr #28
    8208:	svcmi	0x00f0e92d
    820c:	stclmi	6, cr4, [sl], #-60	; 0xffffffc4
    8210:			; <UNDEFINED> instruction: 0xf8dfb085
    8214:	ldrmi	r9, [r6], -r8, lsr #3
    8218:			; <UNDEFINED> instruction: 0x461d447c
    821c:			; <UNDEFINED> instruction: 0xf8d444f9
    8220:	stfcss	f4, [r0], {132}	; 0x84
    8224:	adchi	pc, r7, r0, asr #32
    8228:	cdpne	12, 3, cr4, cr3, cr5, {3}
    822c:			; <UNDEFINED> instruction: 0x8194f8df
    8230:	svclt	0x0018447c
    8234:	movwls	r2, #769	; 0x301
    8238:			; <UNDEFINED> instruction: 0xf8c444f8
    823c:			; <UNDEFINED> instruction: 0xf7fe6114
    8240:			; <UNDEFINED> instruction: 0xf7fefdb1
    8244:	blmi	1847958 <pclose@plt+0x1844348>
    8248:	ldrbtmi	r4, [sl], #-2656	; 0xfffff5a0
    824c:			; <UNDEFINED> instruction: 0xf8599202
    8250:	ldmdavs	r0!, {r0, r1, sp, lr}
    8254:			; <UNDEFINED> instruction: 0xf7fe9601
    8258:			; <UNDEFINED> instruction: 0xf8d4ff83
    825c:			; <UNDEFINED> instruction: 0xf8c40128
    8260:			; <UNDEFINED> instruction: 0xf7fa7110
    8264:	blmi	16c3ff4 <pclose@plt+0x16c09e4>
    8268:			; <UNDEFINED> instruction: 0xf8c42200
    826c:			; <UNDEFINED> instruction: 0x464d5158
    8270:	subcs	lr, sl, #196, 18	; 0x310000
    8274:	andcs	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    8278:			; <UNDEFINED> instruction: 0xf8d446b9
    827c:	ldmdavs	r0, {r2, r7, r8, ip, sp}
    8280:			; <UNDEFINED> instruction: 0xf8c43301
    8284:	blmi	14d489c <pclose@plt+0x14d128c>
    8288:	ldrbtmi	r6, [fp], #-48	; 0xffffffd0
    828c:			; <UNDEFINED> instruction: 0xf0129303
    8290:			; <UNDEFINED> instruction: 0xf7fffcb5
    8294:			; <UNDEFINED> instruction: 0xf7fefae3
    8298:	blls	47f8c <pclose@plt+0x4497c>
    829c:	svclt	0x00082800
    82a0:	strmi	r2, [r3], r0, lsl #6
    82a4:	stmdavc	r2, {r0, r1, r7, r8, r9, ip, sp, pc}
    82a8:	svclt	0x00182a00
    82ac:	svceq	0x0000f1b9
    82b0:			; <UNDEFINED> instruction: 0xf8d8d02a
    82b4:	bcs	106fc <pclose@plt+0xd0ec>
    82b8:			; <UNDEFINED> instruction: 0xf7ffd050
    82bc:			; <UNDEFINED> instruction: 0xf8d8f8e1
    82c0:	svccs	0x00017150
    82c4:	svccs	0x0000d06c
    82c8:			; <UNDEFINED> instruction: 0xf8d8d04a
    82cc:	strcs	r4, [r0], -r0, ror #2
    82d0:	strcc	lr, [r1], -r2
    82d4:	ldrhle	r4, [fp], #-39	; 0xffffffd9
    82d8:	ldrbmi	r6, [r9], -r3, lsr #16
    82dc:	strcc	r4, [r4], #-1698	; 0xfffff95e
    82e0:			; <UNDEFINED> instruction: 0xf0136818
    82e4:	stmdacs	r0, {r0, r1, fp, ip, sp, lr, pc}
    82e8:			; <UNDEFINED> instruction: 0x4658d1f3
    82ec:	svc	0x001cf7fa
    82f0:	ldrdcc	pc, [r0], -sl
    82f4:			; <UNDEFINED> instruction: 0xf0136818
    82f8:	bmi	e07c44 <pclose@plt+0xe04634>
    82fc:			; <UNDEFINED> instruction: 0xf8d2447a
    8300:	adcsmi	r2, r2, #80, 2
    8304:	suble	r4, r1, r3, lsl #13
    8308:	ldrbmi	r4, [sp], -r9, lsr #13
    830c:			; <UNDEFINED> instruction: 0x26004c33
    8310:			; <UNDEFINED> instruction: 0xf8d4447c
    8314:	blcc	5492c <pclose@plt+0x5131c>
    8318:	orrcc	pc, r4, r4, asr #17
    831c:	stc2l	0, cr15, [r6, #72]!	; 0x48
    8320:	ldrdcc	pc, [r8, #-132]	; 0xffffff7c
    8324:	eorsvs	r9, fp, r1, lsl #30
    8328:			; <UNDEFINED> instruction: 0xf846f7ff
    832c:			; <UNDEFINED> instruction: 0xf7fe6838
    8330:	blmi	b074c4 <pclose@plt+0xb03eb4>
    8334:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    8338:			; <UNDEFINED> instruction: 0xf7fa6818
    833c:			; <UNDEFINED> instruction: 0xf8d4eed6
    8340:			; <UNDEFINED> instruction: 0xf8c40128
    8344:			; <UNDEFINED> instruction: 0xf7fa6110
    8348:			; <UNDEFINED> instruction: 0xf8d4eef0
    834c:	stmib	r4, {r2, r7, r8, ip, sp}^
    8350:	stmiblt	fp!, {r1, r3, r6, r9, sl, sp, lr}
    8354:	andlt	r4, r5, r8, lsr #12
    8358:	svchi	0x00f0e8bd
    835c:	subscs	lr, r4, #200, 18	; 0x320000
    8360:	andcs	r9, r5, #32768	; 0x8000
    8364:			; <UNDEFINED> instruction: 0xf7fa2000
    8368:			; <UNDEFINED> instruction: 0xf7ffef28
    836c:			; <UNDEFINED> instruction: 0x4658fe5b
    8370:	mrc	7, 6, APSR_nzcv, cr10, cr10, {7}
    8374:	andls	lr, r0, sp, lsl #15
    8378:	stc2	7, cr15, [r2], #1016	; 0x3f8
    837c:	ldrb	r9, [r3, -r0, lsl #16]
    8380:	ldc2l	7, cr15, [r4, #-1016]	; 0xfffffc08
    8384:	andlt	r4, r5, r8, lsr #12
    8388:	svchi	0x00f0e8bd
    838c:	rscle	r2, r7, r0, lsl #28
    8390:	andcs	r9, r5, #49152	; 0xc000
    8394:			; <UNDEFINED> instruction: 0xf7fa2000
    8398:			; <UNDEFINED> instruction: 0xf7ffef10
    839c:	strb	pc, [r6, r3, asr #28]!	; <UNPREDICTABLE>
    83a0:	ssatmi	r4, #10, r8, asr #12
    83a4:	mcr	7, 6, pc, cr0, cr10, {7}	; <UNPREDICTABLE>
    83a8:	ldrdcc	pc, [r0, #-136]!	; 0xffffff78
    83ac:	ldmdavs	r8, {r0, r1, r3, r4, fp, sp, lr}
    83b0:	ldc2l	0, cr15, [r4, #76]!	; 0x4c
    83b4:	str	r4, [r9, r5, lsl #12]!
    83b8:	andeq	r5, r3, ip, ror #27
    83bc:	andeq	r3, r3, ip, asr #20
    83c0:	ldrdeq	r5, [r3], -r4
    83c4:	andeq	r5, r3, ip, asr #27
    83c8:	andeq	r0, r0, r4, ror #5
    83cc:	andeq	sp, r1, r6, lsl r7
    83d0:	andeq	r0, r0, r4, lsr #4
    83d4:	andeq	sp, r1, r6, ror #13
    83d8:	andeq	r5, r3, r8, lsl #26
    83dc:	strdeq	r5, [r3], -r4
    83e0:	andeq	r0, r0, r4, lsr #6
    83e4:	andcs	r2, r1, #0, 6
    83e8:	svclt	0x000ef7ff
    83ec:	ldrmi	r2, [sl], -r0, lsl #6
    83f0:	svclt	0x000af7ff
    83f4:	andcs	r4, r1, #19922944	; 0x1300000
    83f8:	svclt	0x0006f7ff
    83fc:	svcmi	0x00f0e92d
    8400:	vpush	{s8-s180}
    8404:	blmi	feb6b014 <pclose@plt+0xfeb67a04>
    8408:	mcrmi	4, 5, r4, cr13, cr10, {3}
    840c:	ldrdlt	r5, [pc], r3
    8410:	ldmdavs	fp, {r1, r2, r3, r4, r5, r6, sl, lr}
    8414:			; <UNDEFINED> instruction: 0xf04f930d
    8418:	blmi	fea89020 <pclose@plt+0xfea85a10>
    841c:	movwls	r4, #38011	; 0x947b
    8420:			; <UNDEFINED> instruction: 0x3110f8d6
    8424:			; <UNDEFINED> instruction: 0xf0002b00
    8428:			; <UNDEFINED> instruction: 0xf7ff80c2
    842c:			; <UNDEFINED> instruction: 0xf8d6f829
    8430:	blcs	14978 <pclose@plt+0x11368>
    8434:	adcshi	pc, sp, r0
    8438:			; <UNDEFINED> instruction: 0xf0002b01
    843c:	stcge	0, cr8, [sl, #-648]	; 0xfffffd78
    8440:			; <UNDEFINED> instruction: 0xf0024628
    8444:			; <UNDEFINED> instruction: 0xf8d6fc39
    8448:	bmi	fe7d8990 <pclose@plt+0xfe7d5380>
    844c:	ldmibmi	pc, {r0, r2, r8, r9, sp}	; <UNPREDICTABLE>
    8450:	ldrbtmi	r2, [sl], #-0
    8454:	ldrbtmi	r9, [r9], #-768	; 0xfffffd00
    8458:			; <UNDEFINED> instruction: 0xf7fb4623
    845c:	strtmi	lr, [r2], -r2, asr #17
    8460:	strtmi	r4, [r8], -r1, lsl #12
    8464:			; <UNDEFINED> instruction: 0xff3ef003
    8468:	ldrsbmi	pc, [r0, #-134]	; 0xffffff7a	; <UNPREDICTABLE>
    846c:			; <UNDEFINED> instruction: 0xf0002c00
    8470:			; <UNDEFINED> instruction: 0xf8d68111
    8474:	strcs	r6, [r0, -r0, ror #2]
    8478:	stmeq	r4, {r1, r2, r8, r9, fp, sp, lr, pc}
    847c:	blcc	1465dc <pclose@plt+0x142fcc>
    8480:			; <UNDEFINED> instruction: 0xf7fa6818
    8484:	addmi	lr, r7, #160, 30	; 0x280
    8488:			; <UNDEFINED> instruction: 0x4607bf38
    848c:	ldrhle	r4, [r5, #80]!	; 0x50
    8490:	fldmdbxne	sl!, {d4-d74}	;@ Deprecated
    8494:	ldrbtmi	r9, [fp], #-519	; 0xfffffdf9
    8498:			; <UNDEFINED> instruction: 0xf8d34611
    849c:	ldmvs	lr, {r3, r6, r8, ip, sp}
    84a0:			; <UNDEFINED> instruction: 0xf01c4630
    84a4:	strmi	pc, [r3], -r1, lsr #29
    84a8:	andls	r2, r5, r1, lsl #22
    84ac:	rscscc	pc, pc, r4, lsl #2
    84b0:	rschi	pc, lr, r0
    84b4:	stmdbls	r7, {r0, r2, r9, fp, ip, pc}
    84b8:	blx	d9d0e <pclose@plt+0xd66fe>
    84bc:	adcsmi	pc, r3, #67108864	; 0x4000000
    84c0:	addhi	pc, r2, r0
    84c4:	svclt	0x00382a01
    84c8:	andls	r2, r5, #268435456	; 0x10000000
    84cc:	addsmi	r9, ip, #5120	; 0x1400
    84d0:	adcshi	pc, r4, r0, asr #1
    84d4:	stmdane	r8, {r0, r2, r8, fp, ip, pc}
    84d8:	strcs	fp, [r1], -ip, lsr #30
    84dc:			; <UNDEFINED> instruction: 0xf01c2600
    84e0:	andls	pc, r4, r3, lsl #29
    84e4:	cmnle	r3, r0, lsl #28
    84e8:			; <UNDEFINED> instruction: 0xf04f4b7a
    84ec:			; <UNDEFINED> instruction: 0xf8df0900
    84f0:	ldrbtmi	fp, [fp], #-488	; 0xfffffe18
    84f4:	ldrbtmi	r4, [fp], #3705	; 0xe79
    84f8:	bcc	443d20 <pclose@plt+0x440710>
    84fc:	ldrbtmi	r4, [lr], #-2936	; 0xfffff488
    8500:	movwls	r4, #33915	; 0x847b
    8504:	ldmdbmi	r7!, {r0, r1, r2, r3, sp, lr, pc}^
    8508:			; <UNDEFINED> instruction: 0xf8dd4628
    850c:	ldrbtmi	r9, [r9], #-24	; 0xffffffe8
    8510:	cdp2	0, 14, cr15, cr8, cr3, {0}
    8514:			; <UNDEFINED> instruction: 0xf1099b04
    8518:	ldrmi	r0, [r9, #2305]	; 0x901
    851c:	blmi	1cbce84 <pclose@plt+0x1cb9874>
    8520:			; <UNDEFINED> instruction: 0xf8d3447b
    8524:	mrc	1, 0, r4, cr8, cr0, {2}
    8528:			; <UNDEFINED> instruction: 0x46c8aa10
    852c:			; <UNDEFINED> instruction: 0xf8cd2700
    8530:	strmi	r9, [r0, #24]!
    8534:			; <UNDEFINED> instruction: 0xf8dbd2e7
    8538:	strcc	r3, [r1, -r0, ror #2]
    853c:	eorcc	pc, r8, r3, asr r8	; <UNPREDICTABLE>
    8540:			; <UNDEFINED> instruction: 0x4610681a
    8544:			; <UNDEFINED> instruction: 0xf7fa9203
    8548:	bls	104248 <pclose@plt+0x100c38>
    854c:			; <UNDEFINED> instruction: 0x46044651
    8550:			; <UNDEFINED> instruction: 0xf0034628
    8554:	blls	188078 <pclose@plt+0x184a68>
    8558:	smullsle	r4, r4, pc, r2	; <UNPREDICTABLE>
    855c:	blne	72f180 <pclose@plt+0x72bb70>
    8560:			; <UNDEFINED> instruction: 0xf04fd009
    8564:			; <UNDEFINED> instruction: 0xf1090900
    8568:	ldrtmi	r0, [r1], -r1, lsl #18
    856c:			; <UNDEFINED> instruction: 0xf0034628
    8570:	strmi	pc, [r1, #3769]!	; 0xeb9
    8574:	blls	13cd58 <pclose@plt+0x139748>
    8578:	blls	2197e0 <pclose@plt+0x2161d0>
    857c:	ldrsbmi	pc, [r0, #-131]	; 0xffffff7d	; <UNPREDICTABLE>
    8580:	ldmdbmi	sl, {r0, r1, r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
    8584:	andcs	r2, r0, r5, lsl #4
    8588:			; <UNDEFINED> instruction: 0xf7fa4479
    858c:			; <UNDEFINED> instruction: 0xf7ffee16
    8590:	bmi	1607abc <pclose@plt+0x16044ac>
    8594:	ldrbtmi	r4, [sl], #-2889	; 0xfffff4b7
    8598:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    859c:	subsmi	r9, sl, sp, lsl #22
    85a0:	addhi	pc, r7, r0, asr #32
    85a4:	ldc	0, cr11, [sp], #60	; 0x3c
    85a8:	pop	{r1, r8, r9, fp, pc}
    85ac:	stmib	r6, {r4, r5, r6, r7, r8, r9, sl, fp, pc}^
    85b0:			; <UNDEFINED> instruction: 0xf0103354
    85b4:	stmdbmi	pc, {r0, r3, r4, r6, r7, fp, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    85b8:	andcs	r2, r0, r5, lsl #4
    85bc:			; <UNDEFINED> instruction: 0xf7fa4479
    85c0:			; <UNDEFINED> instruction: 0xf7ffedfc
    85c4:	strb	pc, [r4, pc, lsr #26]!	; <UNPREDICTABLE>
    85c8:	blcc	6f1e4 <pclose@plt+0x6bbd4>
    85cc:	ldrb	r9, [sp, -r5, lsl #6]!
    85d0:	cdpmi	6, 4, cr4, cr9, cr8, {1}
    85d4:	mrc2	0, 1, pc, cr4, cr1, {0}
    85d8:	ldrbtmi	r4, [lr], #-3912	; 0xfffff0b8
    85dc:			; <UNDEFINED> instruction: 0x4604447f
    85e0:			; <UNDEFINED> instruction: 0xf0134630
    85e4:			; <UNDEFINED> instruction: 0x4601fcdb
    85e8:			; <UNDEFINED> instruction: 0xf0024620
    85ec:	stmibvs	r3!, {r0, r1, r2, r4, r5, r8, r9, fp, ip, sp, lr, pc}^
    85f0:			; <UNDEFINED> instruction: 0xf8c74630
    85f4:	vst4.32	{d20,d22,d24,d26}, [r3], r8
    85f8:	mvnvs	r7, r0, lsl #7
    85fc:	blx	104460e <pclose@plt+0x1040ffe>
    8600:	mvnslt	r4, r4, lsl #12
    8604:	cmnlt	fp, r3, lsr #19
    8608:	ldrbtmi	r4, [sp], #-3389	; 0xfffff2c3
    860c:	ldmvs	r8, {r0, r3, sp, lr, pc}
    8610:			; <UNDEFINED> instruction: 0xf7fa4629
    8614:	ldmdblt	r8!, {r3, r4, r5, r8, sl, fp, sp, lr, pc}
    8618:			; <UNDEFINED> instruction: 0xf00a4620
    861c:	stmibvs	r3!, {r0, r1, r2, r5, r8, sl, fp, ip, sp, lr, pc}
    8620:	ldmibvs	sl, {r0, r1, r4, r8, ip, sp, pc}^
    8624:	ldrbtle	r0, [r2], #1746	; 0x6d2
    8628:			; <UNDEFINED> instruction: 0x46204b36
    862c:			; <UNDEFINED> instruction: 0xf8d3447b
    8630:			; <UNDEFINED> instruction: 0xf00a1188
    8634:			; <UNDEFINED> instruction: 0xf7fefddb
    8638:	str	pc, [sl, r7, lsr #18]!
    863c:	movwls	r2, #17153	; 0x4301
    8640:			; <UNDEFINED> instruction: 0xf8d7e752
    8644:	blls	118b6c <pclose@plt+0x11555c>
    8648:	subseq	r6, fp, r2, ror #17
    864c:	svclt	0x00d42a05
    8650:	mrscs	r2, (UNDEF: 17)
    8654:	svclt	0x00284293
    8658:	stmdbcs	r0, {r8, sp}
    865c:			; <UNDEFINED> instruction: 0x4620d0d2
    8660:	ldc2l	7, cr15, [lr, #-1016]!	; 0xfffffc08
    8664:	vmlals.f64	d4, d9, d24
    8668:	ldrdcs	pc, [r8, #-135]	; 0xffffff79
    866c:	strdvs	r5, [sl], -r5	; <UNPREDICTABLE>
    8670:	ldc2	0, cr15, [ip], {17}
    8674:	movwcc	r9, #11012	; 0x2b04
    8678:	strmi	r6, [r4], -r1, asr #17
    867c:			; <UNDEFINED> instruction: 0xf0111a59
    8680:	blmi	8c77fc <pclose@plt+0x8c41ec>
    8684:	tstmi	r8, r7, asr #17	; <UNPREDICTABLE>
    8688:	ldmdavs	fp, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    868c:	ldr	r6, [r9, fp, lsr #32]!
    8690:	str	r9, [r9, -r4, lsl #8]!
    8694:	ldrdcc	pc, [r8, #-134]	; 0xffffff7a
    8698:	ldmeq	r3!, {r1, r2, r3, r4, r7, fp, sp, lr}
    869c:	blcs	6d2b8 <pclose@plt+0x69ca8>
    86a0:	movwcs	fp, #20228	; 0x4f04
    86a4:	sbcle	r9, r9, r7, lsl #6
    86a8:			; <UNDEFINED> instruction: 0xf04f2304
    86ac:	movwls	r3, #28927	; 0x70ff
    86b0:			; <UNDEFINED> instruction: 0xf7fae700
    86b4:	svclt	0x0000ed88
    86b8:	andeq	r3, r3, r0, ror #16
    86bc:	andeq	r0, r0, r0, ror #4
    86c0:	strdeq	r5, [r3], -r4
    86c4:	andeq	r3, r3, ip, asr #16
    86c8:	andeq	sp, r1, lr, lsr r5
    86cc:	andeq	sp, r1, lr, asr #10
    86d0:	andeq	r5, r3, lr, ror #22
    86d4:	andeq	sp, r1, sl, asr #10
    86d8:	andeq	r5, r3, lr, lsl #22
    86dc:	andeq	pc, r1, sl, asr #22
    86e0:	andeq	r5, r3, r4, lsl #22
    86e4:	andeq	sp, r1, lr, lsl r8
    86e8:	andeq	r5, r3, r4, ror #21
    86ec:	strdeq	sp, [r1], -r8
    86f0:	ldrdeq	r3, [r3], -r2
    86f4:	andeq	sp, r1, r4, lsr #7
    86f8:	andeq	sp, r1, r2, asr #6
    86fc:	andeq	r5, r3, r8, lsr #20
    8700:	andeq	sp, r1, r2, lsl r3
    8704:	ldrdeq	r5, [r3], -r8
    8708:	andeq	r0, r0, r4, ror #5
    870c:	andeq	r0, r0, r4, lsr #4
    8710:			; <UNDEFINED> instruction: 0x4606b5f8
    8714:			; <UNDEFINED> instruction: 0x460c4d1b
    8718:	ldrbtmi	r4, [sp], #-2843	; 0xfffff4e5
    871c:			; <UNDEFINED> instruction: 0xf8d5447b
    8720:	addsmi	r2, sl, #128, 2
    8724:	ldmib	r5, {r1, r5, ip, lr, pc}^
    8728:			; <UNDEFINED> instruction: 0xf8c52343
    872c:	tstlt	fp, #4, 2
    8730:	mcr2	7, 5, pc, cr6, cr14, {7}	; <UNPREDICTABLE>
    8734:	ldrsbcc	pc, [r0, #-133]	; 0xffffff7b	; <UNPREDICTABLE>
    8738:			; <UNDEFINED> instruction: 0xf8d5b303
    873c:	ldmdavs	fp, {r2, r4, r6, r8, ip, sp}
    8740:	orrslt	r7, sl, sl, lsl r8
    8744:	ldrdcc	pc, [r8, -r5]
    8748:	strcs	r4, [r0], #-1583	; 0xfffff9d1
    874c:	smlabtcc	ip, r5, r8, pc	; <UNPREDICTABLE>
    8750:	smlabtcc	r4, r5, r8, pc	; <UNPREDICTABLE>
    8754:	ldrtmi	r2, [r0], -r1, lsl #2
    8758:			; <UNDEFINED> instruction: 0xf7ff440c
    875c:			; <UNDEFINED> instruction: 0xf8d7fb03
    8760:	ldmdavs	fp, {r2, r4, r6, r8, ip, sp}
    8764:	bcs	1fbd4 <pclose@plt+0x1c5c4>
    8768:	ldfltp	f5, [r8, #976]!	; 0x3d0
    876c:	ldrtmi	r4, [r0], -r1, lsr #12
    8770:	ldrhtmi	lr, [r8], #141	; 0x8d
    8774:	mcrlt	7, 2, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
    8778:	cmpcc	r4, #3227648	; 0x314000
    877c:	ldrhtmi	lr, [r8], #141	; 0x8d
    8780:	svclt	0x00f2f00f
    8784:	andeq	r5, r3, sl, ror #17
    8788:			; <UNDEFINED> instruction: 0xfffffff1
    878c:			; <UNDEFINED> instruction: 0x4605b570
    8790:	mrc	7, 0, APSR_nzcv, cr8, cr10, {7}
    8794:	blcs	100a8 <pclose@plt+0xca98>
    8798:	strtmi	sp, [fp], #-3358	; 0xfffff2e2
    879c:	adcmi	lr, fp, #1
    87a0:			; <UNDEFINED> instruction: 0x461cd01a
    87a4:	stmdavc	r2!, {r0, r8, r9, fp, ip, sp}
    87a8:	mvnsle	r2, lr, lsr #20
    87ac:	strcs	r4, [r0, #-2316]	; 0xfffff6f4
    87b0:	ldrbtmi	r4, [r9], #-3596	; 0xfffff1f4
    87b4:	and	r4, r3, lr, ror r4
    87b8:			; <UNDEFINED> instruction: 0xf8563501
    87bc:	cmnlt	r1, r5, lsr r0
    87c0:			; <UNDEFINED> instruction: 0xf7fa4620
    87c4:	stmdacs	r0, {r5, r6, sl, fp, sp, lr, pc}
    87c8:	blmi	1fcfa8 <pclose@plt+0x1f9998>
    87cc:	bl	d99c0 <pclose@plt+0xd63b0>
    87d0:	stmdavs	r9!, {r0, r2, r6, r7, r8, sl}^
    87d4:	ldcllt	6, cr4, [r0, #-32]!	; 0xffffffe0
    87d8:	strmi	r2, [r8], -r0, lsl #2
    87dc:	svclt	0x0000bd70
    87e0:	andeq	sp, r1, r6, lsl r2
    87e4:	andeq	r3, r3, r8, ror r0
    87e8:	andeq	r3, r3, r0, rrx
    87ec:	svcmi	0x00f0e92d
    87f0:	stmdbmi	r6!, {r1, r3, r7, r9, sl, lr}^
    87f4:	blmi	19b4a68 <pclose@plt+0x19b1458>
    87f8:	ldrbtmi	sl, [r9], #-3074	; 0xfffff3fe
    87fc:	stmiapl	fp, {r0, r2, r9, sl, lr}^
    8800:	tstls	r9, #1769472	; 0x1b0000
    8804:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    8808:	ldrbtmi	r4, [fp], #-2914	; 0xfffff49e
    880c:	tstlt	r2, r1, lsl #6
    8810:			; <UNDEFINED> instruction: 0x46504614
    8814:	ldcl	7, cr15, [r6, #1000]	; 0x3e8
    8818:	stccs	6, cr4, [r0, #-516]	; 0xfffffdfc
    881c:	addshi	pc, r5, r0
    8820:			; <UNDEFINED> instruction: 0xf7fa4628
    8824:	strmi	lr, [r1], #3536	; 0xdd0
    8828:	andseq	pc, lr, r9, lsl #2
    882c:	blx	ffac4880 <pclose@plt+0xffac1270>
    8830:	strmi	r4, [r6], -r9, lsr #12
    8834:	ldc	7, cr15, [r8], #1000	; 0x3e8
    8838:	stccc	8, cr15, [r1], {16}
    883c:	cmnle	r8, pc, lsr #22
    8840:			; <UNDEFINED> instruction: 0xf8df4651
    8844:			; <UNDEFINED> instruction: 0x46308154
    8848:	ldrsblt	pc, [r0, #-143]	; 0xffffff71	; <UNPREDICTABLE>
    884c:	stc	7, cr15, [ip, #-1000]	; 0xfffffc18
    8850:	ldrbtmi	r4, [r8], #2387	; 0x953
    8854:	ldrbtmi	r4, [r9], #-1201	; 0xfffffb4f
    8858:			; <UNDEFINED> instruction: 0xf10844fb
    885c:	and	r0, ip, ip, asr #16
    8860:	vst2.8	{d6,d8}, [r3 :128], r3
    8864:			; <UNDEFINED> instruction: 0xf5b34370
    8868:	rsbsle	r4, r4, r0, lsl #30
    886c:	svcmi	0x0080f5b3
    8870:			; <UNDEFINED> instruction: 0xf858d03c
    8874:	stmdbcs	r0, {r2, r8, r9, fp, ip}
    8878:	strbmi	sp, [r8], -r2, rrx
    887c:	ldc	7, cr15, [r2, #-1000]	; 0xfffffc18
    8880:	ldrtmi	r4, [r1], -r2, lsr #12
    8884:			; <UNDEFINED> instruction: 0xf7fa2003
    8888:			; <UNDEFINED> instruction: 0x4607ecd4
    888c:	rscle	r2, r7, r0, lsl #16
    8890:	stclmi	6, cr4, [r4, #-192]	; 0xffffff40
    8894:	ldc	7, cr15, [r6, #1000]	; 0x3e8
    8898:	ldrbtmi	r4, [sp], #-1625	; 0xfffff9a7
    889c:	and	r1, r3, r7, lsr r8
    88a0:	svcne	0x0008f855
    88a4:	rscle	r2, r4, r0, lsl #18
    88a8:			; <UNDEFINED> instruction: 0xf7fa4638
    88ac:			; <UNDEFINED> instruction: 0x4622ecfc
    88b0:	andcs	r4, r3, r1, lsr r6
    88b4:	ldc	7, cr15, [ip], #1000	; 0x3e8
    88b8:	mvnsle	r2, r0, lsl #16
    88bc:	vst2.8	{d6,d8}, [r3 :128], r3
    88c0:			; <UNDEFINED> instruction: 0xf5b34370
    88c4:	mvnle	r4, r0, lsl #30
    88c8:	bls	5b5ac <pclose@plt+0x57f9c>
    88cc:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    88d0:	cmple	pc, r0, lsl #22
    88d4:	blmi	b9b1b0 <pclose@plt+0xb97ba0>
    88d8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    88dc:	blls	66294c <pclose@plt+0x65f33c>
    88e0:	cmple	r0, sl, asr r0
    88e4:	andslt	r4, fp, r0, lsr r6
    88e8:	svchi	0x00f0e8bd
    88ec:			; <UNDEFINED> instruction: 0xf0134630
    88f0:			; <UNDEFINED> instruction: 0x4622fb55
    88f4:			; <UNDEFINED> instruction: 0x46054651
    88f8:			; <UNDEFINED> instruction: 0xff78f7ff
    88fc:	strtmi	r4, [r8], -r3, lsl #12
    8900:			; <UNDEFINED> instruction: 0xf7fa461d
    8904:	stccs	12, cr14, [r0, #-72]	; 0xffffffb8
    8908:			; <UNDEFINED> instruction: 0x4630d0b3
    890c:			; <UNDEFINED> instruction: 0xf7fa462e
    8910:	blmi	983948 <pclose@plt+0x980338>
    8914:	ldmpl	r3, {r0, r9, fp, ip, pc}^
    8918:	blcs	2298c <pclose@plt+0x1f37c>
    891c:	stmdbmi	r4!, {r1, r3, r4, r6, r7, ip, lr, pc}
    8920:	andcs	r4, r5, #56, 12	; 0x3800000
    8924:			; <UNDEFINED> instruction: 0xf7fa4479
    8928:	strtmi	lr, [r9], -r8, asr #24
    892c:			; <UNDEFINED> instruction: 0xf8aaf00a
    8930:	blmi	842878 <pclose@plt+0x83f268>
    8934:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
    8938:	ldmdahi	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    893c:	ldrb	r8, [pc, -r3]!
    8940:			; <UNDEFINED> instruction: 0x460e4630
    8944:	bl	ffc46934 <pclose@plt+0xffc43324>
    8948:	andscc	lr, lr, r4, asr #15
    894c:	blx	16c49a0 <pclose@plt+0x16c1390>
    8950:	andvc	r4, r5, r6, lsl #12
    8954:	blmi	54272c <pclose@plt+0x53f11c>
    8958:	ldmpl	r3, {r0, r9, fp, ip, pc}^
    895c:	blcs	229d0 <pclose@plt+0x1f3c0>
    8960:	ldmdbmi	r5, {r3, r4, r5, r7, ip, lr, pc}
    8964:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    8968:	stc	7, cr15, [r6], #-1000	; 0xfffffc18
    896c:			; <UNDEFINED> instruction: 0xf00a4631
    8970:	str	pc, [pc, r9, lsl #17]!
    8974:	andcs	r4, r5, #278528	; 0x44000
    8978:			; <UNDEFINED> instruction: 0xf7fa4479
    897c:			; <UNDEFINED> instruction: 0x4631ec1e
    8980:			; <UNDEFINED> instruction: 0xf880f00a
    8984:			; <UNDEFINED> instruction: 0xf7fae7a6
    8988:	svclt	0x0000ec1e
    898c:	andeq	r3, r3, lr, ror #8
    8990:	andeq	r0, r0, r0, ror #4
    8994:	andeq	r3, r3, lr, asr r4
    8998:	ldrdeq	r2, [r3], -sl
    899c:	andeq	sp, r1, r0, ror r1
    89a0:	andeq	sp, r1, r6, ror r1
    89a4:	muleq	r3, r2, pc	; <UNPREDICTABLE>
    89a8:	andeq	r0, r0, r8, asr r2
    89ac:	muleq	r3, r0, r3
    89b0:	strheq	sp, [r1], -r0
    89b4:	andeq	ip, r1, r0, asr #30
    89b8:	andeq	sp, r1, lr, rrx
    89bc:	andeq	sp, r1, ip, asr r0
    89c0:	mvnsmi	lr, #737280	; 0xb4000
    89c4:	ldmdbmi	sp!, {r0, r1, r2, r3, r9, sl, lr}
    89c8:	blmi	f74c44 <pclose@plt+0xf71634>
    89cc:	ldrbtmi	sl, [r9], #-3588	; 0xfffff1fc
    89d0:	ldrsbthi	pc, [r0], #143	; 0x8f	; <UNPREDICTABLE>
    89d4:	stmiapl	fp, {r0, r2, r9, sl, lr}^
    89d8:	ldmdavs	fp, {r3, r4, r5, r6, r7, sl, lr}
    89dc:			; <UNDEFINED> instruction: 0xf04f931b
    89e0:	mrslt	r0, LR_svc
    89e4:	stmdavc	fp!, {r1, r2, r4, r9, sl, lr}
    89e8:	subsle	r2, r1, r0, lsl #22
    89ec:	subsle	r2, ip, lr, lsr #22
    89f0:	blcs	ba6aa4 <pclose@plt+0xba3494>
    89f4:			; <UNDEFINED> instruction: 0xf8dfd046
    89f8:	ldrbtmi	r9, [r9], #208	; 0xd0
    89fc:	stmdavc	r3!, {r0, r3, sp, lr, pc}
    8a00:	andsle	r2, lr, lr, ror fp
    8a04:	ldrtmi	r4, [r2], -r0, lsr #12
    8a08:			; <UNDEFINED> instruction: 0xf7ff4629
    8a0c:	strmi	pc, [r4], -pc, ror #29
    8a10:			; <UNDEFINED> instruction: 0x4638bb38
    8a14:			; <UNDEFINED> instruction: 0xff22f005
    8a18:	stmdacs	r0, {r2, r9, sl, lr}
    8a1c:	blmi	afcb04 <pclose@plt+0xaf94f4>
    8a20:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    8a24:	blcs	22a98 <pclose@plt+0x1f488>
    8a28:	andcs	sp, r5, #233	; 0xe9
    8a2c:	andcs	r4, r0, r9, asr #12
    8a30:	bl	ff0c6a20 <pclose@plt+0xff0c3410>
    8a34:	strtmi	r4, [r9], -r2, lsr #12
    8a38:			; <UNDEFINED> instruction: 0xf824f00a
    8a3c:	blcs	1fa6ad0 <pclose@plt+0x1fa34c0>
    8a40:	strtmi	sp, [r0], -r0, ror #3
    8a44:	ldc2l	0, cr15, [ip], #-64	; 0xffffffc0
    8a48:	strtmi	r4, [r0], -r3, lsl #12
    8a4c:			; <UNDEFINED> instruction: 0xf7fa461c
    8a50:	strtmi	lr, [r0], -ip, ror #22
    8a54:			; <UNDEFINED> instruction: 0x46294632
    8a58:	mcr2	7, 6, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
    8a5c:	stmdacs	r0, {r2, r9, sl, lr}
    8a60:	stmdavc	r3, {r0, r1, r2, r4, r6, r7, ip, lr, pc}
    8a64:	andsle	r2, r4, pc, lsr #22
    8a68:	tstcs	r1, r9, lsl fp
    8a6c:	ldrbtmi	r4, [fp], #-2585	; 0xfffff5e7
    8a70:	ldrbtmi	r9, [sl], #-0
    8a74:			; <UNDEFINED> instruction: 0xf7faa803
    8a78:			; <UNDEFINED> instruction: 0x4620ec34
    8a7c:	bl	1546a6c <pclose@plt+0x154345c>
    8a80:	and	r9, r6, r3, lsl #24
    8a84:	blcs	ba6c38 <pclose@plt+0xba3628>
    8a88:	stmiavc	fp!, {r0, r2, r4, r5, r7, r8, ip, lr, pc}
    8a8c:			; <UNDEFINED> instruction: 0xd1b22b00
    8a90:	bmi	451a98 <pclose@plt+0x44e488>
    8a94:	ldrbtmi	r4, [sl], #-2826	; 0xfffff4f6
    8a98:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    8a9c:	subsmi	r9, sl, fp, lsl fp
    8aa0:	strtmi	sp, [r0], -sl, lsl #2
    8aa4:	pop	{r0, r2, r3, r4, ip, sp, pc}
    8aa8:	stmdavc	fp!, {r4, r5, r6, r7, r8, r9, pc}^
    8aac:	rscle	r2, pc, r0, lsl #22
    8ab0:	blcs	ba6b64 <pclose@plt+0xba3554>
    8ab4:			; <UNDEFINED> instruction: 0xe7e5d19f
    8ab8:	bl	fe146aa8 <pclose@plt+0xfe143498>
    8abc:	muleq	r3, sl, r2
    8ac0:	andeq	r0, r0, r0, ror #4
    8ac4:	muleq	r3, r0, r2
    8ac8:	andeq	ip, r1, sl, ror #31
    8acc:	andeq	r0, r0, r8, asr r2
    8ad0:	muleq	r1, r2, pc	; <UNPREDICTABLE>
    8ad4:	muleq	r1, r2, pc	; <UNPREDICTABLE>
    8ad8:	ldrdeq	r3, [r3], -r2
    8adc:	addslt	fp, sl, r0, ror r5
    8ae0:	strmi	r4, [sp], -ip, lsr #24
    8ae4:	ldrbtmi	r4, [ip], #-2860	; 0xfffff4d4
    8ae8:	vmulmi.f32	s8, s26, s25
    8aec:	ldrbtmi	r5, [sl], #-2275	; 0xfffff71d
    8af0:	ldmdavs	fp, {r2, r9, sl, lr}
    8af4:			; <UNDEFINED> instruction: 0xf04f9319
    8af8:	ldrmi	r0, [r3], -r0, lsl #6
    8afc:	ldmdavs	fp, {r0, r1, r4, r7, r8, fp, ip, lr}
    8b00:	cmnlt	r5, #35840	; 0x8c00
    8b04:	strcs	r4, [r0], -r7, lsr #22
    8b08:	andsvs	r4, lr, fp, ror r4
    8b0c:	eorsle	r2, ip, r0, lsl #24
    8b10:	orrlt	r7, r8, r0, lsr #16
    8b14:	eorle	r2, r9, pc, lsr #16
    8b18:	eorle	r2, r4, lr, lsr #16
    8b1c:	eorle	r2, fp, lr, ror r8
    8b20:	strtmi	sl, [sl], -r1, lsl #18
    8b24:	movwcs	r4, #1568	; 0x620
    8b28:			; <UNDEFINED> instruction: 0xf7ff9301
    8b2c:	ldmdblt	r8, {r0, r3, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    8b30:	andcs	r4, r2, #29696	; 0x7400
    8b34:	andsvs	r4, sl, fp, ror r4
    8b38:	blmi	5db3b0 <pclose@plt+0x5d7da0>
    8b3c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    8b40:	blls	662bb0 <pclose@plt+0x65f5a0>
    8b44:	qsuble	r4, sl, r2
    8b48:	ldcllt	0, cr11, [r0, #-104]!	; 0xffffff98
    8b4c:	andcs	r4, r5, #24, 18	; 0x60000
    8b50:	ldrbtmi	r2, [r9], #-0
    8b54:	bl	c46b44 <pclose@plt+0xc43534>
    8b58:			; <UNDEFINED> instruction: 0xf0094621
    8b5c:	stccs	15, cr15, [r0, #-588]	; 0xfffffdb4
    8b60:	stfged	f5, [r2, #-832]	; 0xfffffcc0
    8b64:	stmdavc	r3!, {r1, r2, r3, r6, r7, r8, r9, sl, sp, lr, pc}^
    8b68:	bicsle	r2, r9, pc, lsr #22
    8b6c:	strtmi	r4, [r1], -sl, lsr #12
    8b70:			; <UNDEFINED> instruction: 0xf7ff2000
    8b74:			; <UNDEFINED> instruction: 0xe7dafe3b
    8b78:			; <UNDEFINED> instruction: 0xf0104620
    8b7c:	strtmi	pc, [sl], -r1, ror #23
    8b80:	ldrtmi	r4, [r0], -r1, lsl #12
    8b84:	mrc2	7, 1, pc, cr2, cr15, {7}
    8b88:			; <UNDEFINED> instruction: 0x4620e7d1
    8b8c:			; <UNDEFINED> instruction: 0xf7fae7d4
    8b90:	svclt	0x0000eb1a
    8b94:	andeq	r3, r3, r2, lsl #3
    8b98:	andeq	r0, r0, r0, ror #4
    8b9c:	andeq	r3, r3, sl, ror r1
    8ba0:	andeq	r0, r0, r8, asr r2
    8ba4:	andeq	r5, r3, r8, lsl #13
    8ba8:	andeq	r5, r3, ip, asr r6
    8bac:	andeq	r3, r3, ip, lsr #2
    8bb0:			; <UNDEFINED> instruction: 0x0001ceba
    8bb4:	svcmi	0x00f0e92d
    8bb8:			; <UNDEFINED> instruction: 0xf8dfb087
    8bbc:	strmi	r9, [r8], r4, ror #3
    8bc0:	strmi	r9, [r1], -r5
    8bc4:	svcmi	0x007744f9
    8bc8:	ldrmi	r2, [lr], -r3
    8bcc:	beq	44d10 <pclose@plt+0x41700>
    8bd0:			; <UNDEFINED> instruction: 0xf8c94614
    8bd4:			; <UNDEFINED> instruction: 0xf7faa000
    8bd8:	stmdals	r5, {r2, r3, r5, r8, r9, fp, sp, lr, pc}
    8bdc:			; <UNDEFINED> instruction: 0xf7ff447f
    8be0:	stmdacs	r0, {r0, r2, r4, r6, r7, r8, sl, fp, ip, sp, lr, pc}
    8be4:	addhi	pc, sl, r0
    8be8:	strcs	r9, [r1, #-2053]	; 0xfffff7fb
    8bec:			; <UNDEFINED> instruction: 0xf8c96035
    8bf0:			; <UNDEFINED> instruction: 0xf7ffa000
    8bf4:	andls	pc, r4, fp, asr #27
    8bf8:			; <UNDEFINED> instruction: 0xf0002800
    8bfc:	stmdals	r5, {r3, r6, r7, pc}
    8c00:	bl	ff846bf0 <pclose@plt+0xff8435e0>
    8c04:	stmdals	r4, {r2, r9, sl, lr}
    8c08:	bl	ff746bf8 <pclose@plt+0xff7435e8>
    8c0c:	andcc	r4, pc, r0, lsr #8
    8c10:			; <UNDEFINED> instruction: 0xf8f8f013
    8c14:	stmdbls	r5, {r2, r5, r6, r8, r9, fp, lr}
    8c18:	rscscc	pc, pc, #79	; 0x4f
    8c1c:	ldrbtmi	r9, [fp], #-3076	; 0xfffff3fc
    8c20:	blmi	18ad82c <pclose@plt+0x18aa21c>
    8c24:	strtmi	r9, [r9], -r2, lsl #2
    8c28:	strls	r4, [r0], #-1147	; 0xfffffb85
    8c2c:			; <UNDEFINED> instruction: 0xf7fa4604
    8c30:	blmi	1803c50 <pclose@plt+0x1800640>
    8c34:	andlt	pc, r3, r7, asr r8	; <UNPREDICTABLE>
    8c38:	ldrdcc	pc, [r0], -fp
    8c3c:	cmnle	r9, r0, lsl #22
    8c40:			; <UNDEFINED> instruction: 0x4620495c
    8c44:			; <UNDEFINED> instruction: 0xf7fa4479
    8c48:	andls	lr, r4, r2, ror ip
    8c4c:			; <UNDEFINED> instruction: 0xf7fa4620
    8c50:	blls	143608 <pclose@plt+0x13fff8>
    8c54:	vst2.8	{d27-d30}, [pc :256], fp
    8c58:	strcs	r3, [r0, -r0, lsl #1]
    8c5c:			; <UNDEFINED> instruction: 0xf8d2f013
    8c60:			; <UNDEFINED> instruction: 0x463e463c
    8c64:	and	r4, r8, r1, lsl #13
    8c68:	andeq	lr, sl, r6, lsl #22
    8c6c:	strbmi	r4, [r9], -sl, lsr #12
    8c70:	b	1a46c60 <pclose@plt+0x1a43650>
    8c74:	svccc	0x0080f5b5
    8c78:	bls	13d114 <pclose@plt+0x139b04>
    8c7c:	orrcc	pc, r0, #1325400064	; 0x4f000000
    8c80:			; <UNDEFINED> instruction: 0x46484619
    8c84:	andls	r4, r0, #169869312	; 0xa200000
    8c88:			; <UNDEFINED> instruction: 0xf7fa2201
    8c8c:	strmi	lr, [r4], #-3128	; 0xfffff3c8
    8c90:	adcsmi	r4, ip, #5242880	; 0x500000
    8c94:			; <UNDEFINED> instruction: 0xf507d3e8
    8c98:	ldrtmi	r3, [r0], -r0, lsl #14
    8c9c:			; <UNDEFINED> instruction: 0xf0134639
    8ca0:			; <UNDEFINED> instruction: 0x4606f8d5
    8ca4:			; <UNDEFINED> instruction: 0xf7fae7e0
    8ca8:	blmi	1103b60 <pclose@plt+0x1100550>
    8cac:	ldrbtmi	r9, [fp], #-3076	; 0xfffff3fc
    8cb0:	andsvs	r6, sl, r2, lsl #16
    8cb4:	ldrdcc	pc, [r0], -fp
    8cb8:			; <UNDEFINED> instruction: 0xf8c8b9eb
    8cbc:	stmdals	r4, {lr}
    8cc0:	pop	{r0, r1, r2, ip, sp, pc}
    8cc4:			; <UNDEFINED> instruction: 0x46488ff0
    8cc8:	b	bc6cb8 <pclose@plt+0xbc36a8>
    8ccc:			; <UNDEFINED> instruction: 0xf7fa9804
    8cd0:	andcc	lr, r1, r0, lsr #25
    8cd4:	tstlt	r6, r6, asr #2
    8cd8:			; <UNDEFINED> instruction: 0xf7fa4630
    8cdc:			; <UNDEFINED> instruction: 0xf7faea26
    8ce0:	blmi	dc3b28 <pclose@plt+0xdc0518>
    8ce4:	strls	r2, [r4], #-1024	; 0xfffffc00
    8ce8:	stmdavs	r2, {r0, r1, r3, r4, r5, r6, sl, lr}
    8cec:			; <UNDEFINED> instruction: 0xf8db601a
    8cf0:	blcs	14cf8 <pclose@plt+0x116e8>
    8cf4:			; <UNDEFINED> instruction: 0xf012d0e1
    8cf8:	ldrb	pc, [lr, pc, lsr #19]	; <UNPREDICTABLE>
    8cfc:	strmi	r6, [r1], -r4, ror #21
    8d00:			; <UNDEFINED> instruction: 0x46056030
    8d04:	sbcsvc	pc, fp, #1325400064	; 0x4f000000
    8d08:			; <UNDEFINED> instruction: 0xf7fa9805
    8d0c:	vmovne.16	d6[0], lr
    8d10:			; <UNDEFINED> instruction: 0x1c60db3f
    8d14:			; <UNDEFINED> instruction: 0xf876f013
    8d18:	strmi	r4, [r1], -r2, lsr #12
    8d1c:	ldrtmi	r9, [r0], -r4
    8d20:	ldmib	r4, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8d24:	smlawble	r5, r4, r2, r4
    8d28:	ldrtmi	r9, [r0], -r4, lsl #22
    8d2c:			; <UNDEFINED> instruction: 0xf7fa551d
    8d30:			; <UNDEFINED> instruction: 0xe7c2ec52
    8d34:			; <UNDEFINED> instruction: 0xf7fa4620
    8d38:	andcc	lr, r5, r6, asr #22
    8d3c:			; <UNDEFINED> instruction: 0xf862f013
    8d40:			; <UNDEFINED> instruction: 0x46294b1f
    8d44:	rscscc	pc, pc, #79	; 0x4f
    8d48:	strls	r4, [r0], #-1147	; 0xfffffb85
    8d4c:			; <UNDEFINED> instruction: 0xf7fa4605
    8d50:	ldmdami	ip, {r1, r2, r4, r5, r6, r8, r9, fp, sp, lr, pc}
    8d54:	ldrbtmi	r4, [r8], #-1577	; 0xfffff9d7
    8d58:			; <UNDEFINED> instruction: 0xf914f012
    8d5c:			; <UNDEFINED> instruction: 0xf7fa4628
    8d60:	strb	lr, [sp, -r4, ror #19]!
    8d64:	ldrtmi	r1, [r0], -r1, ror #24
    8d68:			; <UNDEFINED> instruction: 0xf870f013
    8d6c:	andls	r2, r4, r0, lsl #6
    8d70:	ldr	r5, [pc, r3, lsl #10]
    8d74:	bl	1146d64 <pclose@plt+0x1143754>
    8d78:	ldrtmi	r6, [r0], -r3, lsl #16
    8d7c:	andcc	pc, r0, r9, asr #17
    8d80:	stc	7, cr15, [r8], #-1000	; 0xfffffc18
    8d84:	strls	r9, [r4, #-2052]	; 0xfffff7fc
    8d88:	stmib	lr, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8d8c:	stcls	7, cr14, [r4], {151}	; 0x97
    8d90:			; <UNDEFINED> instruction: 0xf7fae793
    8d94:	strls	lr, [r4, #-2870]	; 0xfffff4ca
    8d98:			; <UNDEFINED> instruction: 0xf8c96803
    8d9c:	str	r3, [lr, r0]
    8da0:	andeq	r5, r3, ip, asr #11
    8da4:	andeq	r3, r3, ip, lsl #1
    8da8:	andeq	pc, r1, lr, asr #4
    8dac:	strdeq	ip, [r1], -ip	; <UNPREDICTABLE>
    8db0:	andeq	r0, r0, r8, ror r3
    8db4:	andeq	r0, r2, r8, lsr #11
    8db8:	andeq	r5, r3, r2, ror #9
    8dbc:	andeq	r5, r3, r8, lsr #9
    8dc0:	andeq	ip, r1, r8, ror #25
    8dc4:	andeq	ip, r1, r6, ror #25
    8dc8:			; <UNDEFINED> instruction: 0x4605b5f0
    8dcc:	strmi	fp, [r8], -r3, lsl #1
    8dd0:			; <UNDEFINED> instruction: 0xf7fab1e9
    8dd4:	svcmi	0x0012eab0
    8dd8:			; <UNDEFINED> instruction: 0x4606447f
    8ddc:			; <UNDEFINED> instruction: 0xf7fa4628
    8de0:			; <UNDEFINED> instruction: 0x4604eaf2
    8de4:			; <UNDEFINED> instruction: 0xf7fa4630
    8de8:	ldmvs	sl!, {r1, r2, r3, r5, r6, r7, r9, fp, sp, lr, pc}
    8dec:	ldmdavs	r8!, {r0, r5, fp, ip}^
    8df0:	addsmi	r1, sl, #704	; 0x2c0
    8df4:	blmi	300230 <pclose@plt+0x2fcc20>
    8df8:	rscscc	pc, pc, #79	; 0x4f
    8dfc:	stmib	sp, {r0, r8, sp}^
    8e00:	ldrbtmi	r5, [fp], #-1536	; 0xfffffa00
    8e04:	bl	6c6df4 <pclose@plt+0x6c37e4>
    8e08:	ldrbtmi	r4, [fp], #-2823	; 0xfffff4f9
    8e0c:	andlt	r6, r3, r8, asr r8
    8e10:	strdcc	fp, [r6, -r0]
    8e14:			; <UNDEFINED> instruction: 0xf01360b9
    8e18:	rsbsvs	pc, r8, r9, lsl r8	; <UNPREDICTABLE>
    8e1c:	svclt	0x0000e7eb
    8e20:			; <UNDEFINED> instruction: 0x000353b8
    8e24:	andeq	ip, r1, r6, lsr ip
    8e28:	andeq	r5, r3, r6, lsl #7
    8e2c:	svcmi	0x00f0e92d
    8e30:	rsbne	pc, r4, #73400320	; 0x4600000
    8e34:	blhi	c42f0 <pclose@plt+0xc0ce0>
    8e38:	rsbseq	pc, r2, #192, 4
    8e3c:			; <UNDEFINED> instruction: 0x46814b30
    8e40:	ldrbtmi	r4, [fp], #-3120	; 0xfffff3d0
    8e44:	adclt	r4, r1, r0, lsr r9
    8e48:	ldrbtmi	r3, [ip], #-844	; 0xfffffcb4
    8e4c:	movwls	r4, #9337	; 0x2479
    8e50:	tsteq	r7, #1073741827	; 0x40000003	; <UNPREDICTABLE>
    8e54:			; <UNDEFINED> instruction: 0xf10d9201
    8e58:	bmi	b0aeb0 <pclose@plt+0xb078a0>
    8e5c:	bcc	444684 <pclose@plt+0x441074>
    8e60:	ldrbtmi	r4, [sl], #-2859	; 0xfffff4d5
    8e64:	ldmpl	r3, {r0, r1, sl, ip, pc}^
    8e68:	tstls	pc, #1769472	; 0x1b0000
    8e6c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    8e70:	eorcs	r9, pc, #1024	; 0x400
    8e74:	beq	4446dc <pclose@plt+0x4410cc>
    8e78:	andcc	pc, r0, r8, asr #17
    8e7c:	b	46e6c <pclose@plt+0x4385c>
    8e80:	strmi	r4, [r7], -r1, asr #12
    8e84:			; <UNDEFINED> instruction: 0xf0124648
    8e88:	movwlt	pc, #2609	; 0xa31	; <UNPREDICTABLE>
    8e8c:	bl	fe9dc718 <pclose@plt+0xfe9d9108>
    8e90:	bl	fea0b6b8 <pclose@plt+0xfea080a8>
    8e94:	stcls	7, cr0, [r3], {7}
    8e98:			; <UNDEFINED> instruction: 0x3732447e
    8e9c:	bleq	852cc <pclose@plt+0x81cbc>
    8ea0:	and	sl, r2, r2, lsl sp
    8ea4:	svcmi	0x0008f856
    8ea8:	teqcs	r2, #252, 2	; 0x3f
    8eac:			; <UNDEFINED> instruction: 0x4641465a
    8eb0:			; <UNDEFINED> instruction: 0xf7fa4628
    8eb4:	strtmi	lr, [r1], -ip, asr #19
    8eb8:	andeq	lr, sl, r5, lsl #22
    8ebc:			; <UNDEFINED> instruction: 0xf7fa463a
    8ec0:			; <UNDEFINED> instruction: 0x4629e9f8
    8ec4:			; <UNDEFINED> instruction: 0xf0124648
    8ec8:	stmdacs	r0, {r0, r4, r9, fp, ip, sp, lr, pc}
    8ecc:	andcs	sp, r1, sl, ror #3
    8ed0:	blmi	3db71c <pclose@plt+0x3d810c>
    8ed4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    8ed8:	blls	7e2f48 <pclose@plt+0x7df938>
    8edc:	qaddle	r4, sl, ip
    8ee0:	ldc	0, cr11, [sp], #132	; 0x84
    8ee4:	pop	{r1, r8, r9, fp, pc}
    8ee8:	blls	aceb0 <pclose@plt+0xa98a0>
    8eec:	blne	147040 <pclose@plt+0x143a30>
    8ef0:	stmdbcs	r0, {r1, r8, r9, ip, pc}
    8ef4:			; <UNDEFINED> instruction: 0x4620d1bc
    8ef8:			; <UNDEFINED> instruction: 0xf7fae7ea
    8efc:	svclt	0x0000e964
    8f00:	andeq	r2, r3, sl, ror #19
    8f04:	andeq	ip, r1, lr, ror fp
    8f08:	andeq	ip, r1, r0, lsl #23
    8f0c:	andeq	r2, r3, r6, lsl #28
    8f10:	andeq	r0, r0, r0, ror #4
    8f14:	muleq	r3, r4, r9
    8f18:	muleq	r3, r4, sp
    8f1c:	blmi	336404 <pclose@plt+0x332df4>
    8f20:	ldrbtmi	r4, [fp], #-2572	; 0xfffff5f4
    8f24:	ldmdavs	ip, {r0, r1, r3, r4, r7, fp, ip, lr}
    8f28:	stfmid	f3, [fp, #-464]	; 0xfffffe30
    8f2c:	stmibvs	r0!, {r0, r2, r3, r4, r5, r6, sl, lr}
    8f30:	cdp2	0, 8, cr15, cr14, cr1, {0}
    8f34:			; <UNDEFINED> instruction: 0xb1204629
    8f38:	ldmvs	r8, {r0, r1, r5, r7, r8, fp, sp, lr}
    8f3c:	stmia	r2!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8f40:	stmdavs	r4!, {r3, r4, r8, ip, sp, pc}
    8f44:	mvnsle	r2, r0, lsl #24
    8f48:	strtmi	r2, [r0], -r0, lsl #8
    8f4c:	svclt	0x0000bd38
    8f50:	andeq	r2, r3, r6, asr #26
    8f54:	ldrdeq	r0, [r0], -ip
    8f58:	andeq	ip, r1, ip, lsl #23
    8f5c:	blmi	1f1b950 <pclose@plt+0x1f18340>
    8f60:	ldmdbmi	ip!, {r1, r3, r4, r5, r6, sl, lr}^
    8f64:	ldrbmi	lr, [r0, sp, lsr #18]!
    8f68:	ldmpl	r3, {r1, r7, ip, sp, pc}^
    8f6c:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    8f70:	ldrbtmi	r4, [r9], #-1541	; 0xfffff9fb
    8f74:	movwls	r6, #6171	; 0x181b
    8f78:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    8f7c:	movwcs	lr, #14800	; 0x39d0
    8f80:			; <UNDEFINED> instruction: 0xf8025cd6
    8f84:	stmiavs	r4, {r0, r1, ip, pc}^
    8f88:			; <UNDEFINED> instruction: 0xf7fa4620
    8f8c:	stmdbvs	fp!, {r2, r3, r4, r5, fp, sp, lr, pc}
    8f90:	stmdacs	r0, {r1, r2, r5, r6, r7, sl, ip, lr}
    8f94:	addhi	pc, r2, r0
    8f98:	blne	123350 <pclose@plt+0x11fd40>
    8f9c:			; <UNDEFINED> instruction: 0xf0001c62
    8fa0:	ssatmi	r8, #9, r2, asr #1
    8fa4:			; <UNDEFINED> instruction: 0xff0af007
    8fa8:	stmiavs	fp!, {r0, r1, r3, r5, r6, r9, fp, lr}
    8fac:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    8fb0:	strbtmi	r4, [r8], -r6, lsl #12
    8fb4:	ldmib	r4, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8fb8:			; <UNDEFINED> instruction: 0x5010f8d8
    8fbc:			; <UNDEFINED> instruction: 0xf8d8e005
    8fc0:	strcc	r2, [r1], #-12
    8fc4:	blcs	2a0318 <pclose@plt+0x29cd08>
    8fc8:	adcmi	sp, r5, #2
    8fcc:	ldclle	6, cr4, [r6], #140	; 0x8c
    8fd0:			; <UNDEFINED> instruction: 0xf7fa9800
    8fd4:	strtmi	lr, [r8], #-2552	; 0xfffff608
    8fd8:	teqvs	r0, r0, lsl #22
    8fdc:			; <UNDEFINED> instruction: 0xf0123001
    8fe0:	stcls	15, cr15, [r0, #-68]	; 0xffffffbc
    8fe4:	rscsvs	r4, r0, r9, lsr #12
    8fe8:	ldmdb	ip, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8fec:			; <UNDEFINED> instruction: 0xf7fa4628
    8ff0:	ldmvs	r3!, {r1, r3, r5, r6, r7, r8, fp, sp, lr, pc}^
    8ff4:	andne	lr, r3, #216, 18	; 0x360000
    8ff8:	strtmi	r1, [r1], #-2834	; 0xfffff4ee
    8ffc:			; <UNDEFINED> instruction: 0xf7fa4418
    9000:	stmdals	r0, {r1, r5, r7, fp, sp, lr, pc}
    9004:	ldmib	lr, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9008:			; <UNDEFINED> instruction: 0x1010f8d8
    900c:	andcs	r6, r0, #15925248	; 0xf30000
    9010:	blne	1a038 <pclose@plt+0x16a28>
    9014:			; <UNDEFINED> instruction: 0xf8d8541a
    9018:	stmdavs	r3, {r5}
    901c:	and	fp, r5, fp, lsl r9
    9020:	svccc	0x0004f850
    9024:	ldmvs	fp, {r0, r1, r4, r8, ip, sp, pc}^
    9028:	lfmle	f4, 2, [r9, #652]!	; 0x28c
    902c:	blx	10c503a <pclose@plt+0x10c1a2a>
    9030:	stmdavs	r5, {r8, r9, sl, fp, ip, pc}
    9034:	eorsvs	r4, r0, #136314880	; 0x8200000
    9038:	ldrtmi	fp, [r8], -sp, lsl #3
    903c:	stmib	r2, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9040:	blne	a33f4 <pclose@plt+0x9fde4>
    9044:	ldrmi	r4, [r3], #-1592	; 0xfffff9c8
    9048:			; <UNDEFINED> instruction: 0xf7fa60eb
    904c:	stmdbvs	fp!, {r2, r3, r4, r5, r7, r8, fp, sp, lr, pc}
    9050:	strmi	r1, [r3], #-2816	; 0xfffff500
    9054:			; <UNDEFINED> instruction: 0xf85a612b
    9058:	stccs	15, cr5, [r0, #-16]
    905c:	ldmdami	pc!, {r0, r2, r3, r5, r6, r7, r8, ip, lr, pc}	; <UNPREDICTABLE>
    9060:			; <UNDEFINED> instruction: 0xf0124478
    9064:	ldmib	r8, {r0, r1, r3, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
    9068:	ldmibvs	r3!, {r9, ip}^
    906c:	vst4.8	{d22-d25}, [r3 :256], r1
    9070:	rsbsvs	r7, r2, r8, lsl #7
    9074:	ldrshtvs	r6, [r0], r3
    9078:			; <UNDEFINED> instruction: 0xf7fa9800
    907c:			; <UNDEFINED> instruction: 0x4648e856
    9080:	cdp2	0, 11, cr15, cr10, cr9, {0}
    9084:	blmi	c9b964 <pclose@plt+0xc98354>
    9088:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    908c:	blls	630fc <pclose@plt+0x5faec>
    9090:	cmple	r6, sl, asr r0
    9094:	andlt	r4, r2, r0, lsr r6
    9098:			; <UNDEFINED> instruction: 0x87f0e8bd
    909c:	vmlacs.f32	s12, s0, s29
    90a0:	stmiavs	r8!, {r4, r5, r6, r7, ip, lr, pc}
    90a4:	stmib	lr, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    90a8:	andcc	r4, fp, r0, lsl #13
    90ac:	mcr2	0, 5, pc, cr10, cr2, {0}	; <UNPREDICTABLE>
    90b0:			; <UNDEFINED> instruction: 0xf10868a9
    90b4:			; <UNDEFINED> instruction: 0xf108090a
    90b8:	strmi	r0, [r7], -r9, lsl #16
    90bc:	ldmda	r4!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    90c0:	ldrbtmi	r4, [sl], #-2600	; 0xfffff5d8
    90c4:	bgt	da8d8 <pclose@plt+0xd72c8>
    90c8:	ldmvc	r2, {r2, r4, fp, pc}
    90cc:	subsvs	r6, r9, r8, lsl r0
    90d0:	addsvc	r8, sl, #28, 2
    90d4:	ldmdblt	fp, {r0, r1, r4, r5, fp, sp, lr}
    90d8:			; <UNDEFINED> instruction: 0xf856e02e
    90dc:	cmplt	fp, #4, 30
    90e0:			; <UNDEFINED> instruction: 0x2c00699c
    90e4:			; <UNDEFINED> instruction: 0xf8d3d1f9
    90e8:			; <UNDEFINED> instruction: 0xf1baa008
    90ec:	rscsle	r0, r4, r0, lsl #30
    90f0:			; <UNDEFINED> instruction: 0x46504639
    90f4:	svc	0x00c6f7f9
    90f8:			; <UNDEFINED> instruction: 0x4642b198
    90fc:			; <UNDEFINED> instruction: 0x46504639
    9100:	b	17470f0 <pclose@plt+0x1743ae0>
    9104:	mvnle	r2, r0, lsl #16
    9108:	andcc	pc, r8, sl, lsl r8	; <UNPREDICTABLE>
    910c:	mvnle	r2, sp, lsr #22
    9110:	stmdb	r0, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9114:	andcs	pc, r9, sl, lsl r8	; <UNPREDICTABLE>
    9118:			; <UNDEFINED> instruction: 0xf8336803
    911c:	ldreq	r3, [fp, #-18]	; 0xffffffee
    9120:	stmdavs	r8!, {r0, r1, r3, r4, r6, r7, r8, sl, ip, lr, pc}
    9124:			; <UNDEFINED> instruction: 0xf0074639
    9128:	strmi	pc, [r0], r7, ror #30
    912c:	ldrtmi	fp, [r8], -r0, lsr #2
    9130:			; <UNDEFINED> instruction: 0xf7f946c1
    9134:			; <UNDEFINED> instruction: 0xe735effa
    9138:			; <UNDEFINED> instruction: 0x26004638
    913c:	svc	0x00f4f7f9
    9140:			; <UNDEFINED> instruction: 0xf7fae7a0
    9144:	strbmi	lr, [lr], -r0, asr #16
    9148:	svclt	0x0000e79c
    914c:	andeq	r2, r3, r8, lsl #26
    9150:	andeq	r0, r0, r0, ror #4
    9154:	andeq	ip, r1, r2, asr fp
    9158:	andeq	ip, r1, r2, asr #22
    915c:	andeq	ip, r1, r8, asr sl
    9160:	andeq	r2, r3, r0, ror #23
    9164:	andeq	ip, r1, r2, lsr #20
    9168:			; <UNDEFINED> instruction: 0x4605b5f8
    916c:	mrc2	7, 6, pc, cr6, cr15, {7}
    9170:	ldrbtmi	r4, [lr], #-3624	; 0xfffff1d8
    9174:	svclt	0x000842a8
    9178:	andsle	r2, sl, r0
    917c:	stmibvs	r8!, {r2, r9, sl, lr}
    9180:	bicslt	r6, r3, r3, lsl #17
    9184:	bcs	aa71f4 <pclose@plt+0xaa3be4>
    9188:			; <UNDEFINED> instruction: 0xf7ffd014
    918c:	strmi	pc, [r5], -r7, ror #29
    9190:			; <UNDEFINED> instruction: 0xb1ecb198
    9194:	strtmi	r4, [r0], -r9, lsr #12
    9198:			; <UNDEFINED> instruction: 0xf828f00a
    919c:	stclvs	12, cr6, [r1], #-908	; 0xfffffc74
    91a0:	stmiavs	r2!, {r5, r9, sl, lr}^
    91a4:	movteq	pc, #67	; 0x43	; <UNPREDICTABLE>
    91a8:	bne	fe26253c <pclose@plt+0xfe25ef2c>
    91ac:	mcr2	0, 6, pc, cr6, cr0, {0}	; <UNPREDICTABLE>
    91b0:	ldcllt	0, cr2, [r8]
    91b4:	blcs	27328 <pclose@plt+0x23d18>
    91b8:	teqlt	ip, r7, ror #3
    91bc:	ldmpl	r3!, {r1, r2, r4, r8, r9, fp, lr}^
    91c0:	ldmdavs	fp, {r0, r1, r3, r4, fp, sp, lr}
    91c4:			; <UNDEFINED> instruction: 0x4620b113
    91c8:	blx	fef451fc <pclose@plt+0xfef41bec>
    91cc:	ldcllt	0, cr2, [r8, #4]!
    91d0:	ldmpl	r3!, {r0, r4, r8, r9, fp, lr}^
    91d4:	tstlt	fp, fp, lsl r8
    91d8:	ldmdavs	fp, {r2, r3, r4, r9, sl, lr}
    91dc:	mvnsle	r2, r0, lsl #22
    91e0:	ldmpl	r6!, {r1, r2, r3, r8, r9, fp, lr}^
    91e4:	eorsvs	r6, r4, r7, lsr r8
    91e8:	mcr2	0, 3, pc, cr0, cr0, {0}	; <UNPREDICTABLE>
    91ec:			; <UNDEFINED> instruction: 0x46046037
    91f0:	bicle	r2, pc, r0, lsl #16
    91f4:	ldrbtmi	r4, [fp], #-2826	; 0xfffff4f6
    91f8:	stmdblt	fp, {r0, r1, r3, r4, fp, sp, lr}
    91fc:	ldcllt	0, cr2, [r8, #8]!
    9200:	andcs	r4, r5, #8, 18	; 0x20000
    9204:			; <UNDEFINED> instruction: 0xf7f94479
    9208:			; <UNDEFINED> instruction: 0xf009efd8
    920c:	andcs	pc, r2, r1, lsl #25
    9210:	svclt	0x0000bdf8
    9214:	strdeq	r2, [r3], -r6
    9218:	ldrdeq	r0, [r0], -ip
    921c:	andeq	r0, r0, r4, ror #5
    9220:	andeq	r4, r3, r6, lsr #31
    9224:	andeq	ip, r1, ip, lsl r9
    9228:	stmdbcs	r0, {r4, r8, sl, ip, sp, pc}
    922c:	ldrbtmi	r4, [ip], #-3092	; 0xfffff3ec
    9230:			; <UNDEFINED> instruction: 0xf7ffdb06
    9234:	stmdacs	r1, {r0, r3, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    9238:	stmdacs	r2, {r0, r3, r4, ip, lr, pc}
    923c:	ldclt	0, cr13, [r0, #-56]	; 0xffffffc8
    9240:	mcr2	7, 3, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
    9244:	rscsle	r2, sl, r0, lsl #16
    9248:	stmiapl	r3!, {r1, r2, r3, r8, r9, fp, lr}^
    924c:	ldmdavs	fp, {r0, r1, r3, r4, fp, sp, lr}
    9250:	rscsle	r2, r4, r0, lsl #22
    9254:			; <UNDEFINED> instruction: 0x4010e8bd
    9258:	blt	1d4528c <pclose@plt+0x1d41c7c>
    925c:	stmdami	fp, {r1, r3, r8, r9, fp, lr}
    9260:	ldrbtmi	r5, [r8], #-2275	; 0xfffff71d
    9264:			; <UNDEFINED> instruction: 0x4010e8bd
    9268:			; <UNDEFINED> instruction: 0xf0096819
    926c:	blmi	2383b8 <pclose@plt+0x234da8>
    9270:	stmiapl	r3!, {r3, fp, lr}^
    9274:	pop	{r3, r4, r5, r6, sl, lr}
    9278:	ldmdavs	r9, {r4, lr}
    927c:	mcrrlt	0, 0, pc, r8, cr9	; <UNPREDICTABLE>
    9280:	andeq	r2, r3, sl, lsr sl
    9284:	ldrdeq	r0, [r0], -ip
    9288:	andeq	r0, r0, ip, lsl r2
    928c:	ldrdeq	ip, [r1], -sl
    9290:	andeq	r0, r0, r8, lsl #7
    9294:	andeq	ip, r1, r8, asr #15
    9298:	svcmi	0x00f0e92d
    929c:	ldcmi	6, cr4, [lr], {5}
    92a0:	ldrbtmi	fp, [ip], #-133	; 0xffffff7b
    92a4:			; <UNDEFINED> instruction: 0xf0002800
    92a8:	blmi	fe729600 <pclose@plt+0xfe725ff0>
    92ac:	ldmdavs	lr, {r0, r1, r3, r4, r5, r6, sl, lr}^
    92b0:	stmdavs	r1, {r1, r2, r4, r5, r8, ip, sp, pc}
    92b4:			; <UNDEFINED> instruction: 0xf7f94630
    92b8:	stmdacs	r0, {r1, r2, r5, r6, r7, r9, sl, fp, sp, lr, pc}
    92bc:	sbchi	pc, pc, r0
    92c0:	stmiapl	r3!, {r0, r1, r2, r4, r7, r8, r9, fp, lr}^
    92c4:	ldmdavs	fp, {r0, r8, r9, ip, pc}
    92c8:			; <UNDEFINED> instruction: 0xf0402b00
    92cc:	ldcmi	0, cr8, [r5], {203}	; 0xcb
    92d0:			; <UNDEFINED> instruction: 0xf7f94630
    92d4:	ldrbtmi	lr, [ip], #-3882	; 0xfffff0d6
    92d8:			; <UNDEFINED> instruction: 0xf7f968a0
    92dc:	stmiavs	r6!, {r1, r2, r5, r8, r9, sl, fp, sp, lr, pc}^
    92e0:	stmib	r4, {r8, r9, sp}^
    92e4:	orrlt	r3, lr, r1, lsl #6
    92e8:			; <UNDEFINED> instruction: 0x46346833
    92ec:	ldmdavs	r8, {r0, r1, r3, r6, r8, ip, sp, pc}
    92f0:	svc	0x001af7f9
    92f4:			; <UNDEFINED> instruction: 0xf7f96820
    92f8:			; <UNDEFINED> instruction: 0xf854ef18
    92fc:	blcs	18f14 <pclose@plt+0x15904>
    9300:	blmi	fe27dadc <pclose@plt+0xfe27a4cc>
    9304:	eorsvs	r2, r2, r0, lsl #4
    9308:	tstvs	sl, fp, ror r4
    930c:	ldrtmi	r6, [lr], -pc, ror #29
    9310:			; <UNDEFINED> instruction: 0xf0002f00
    9314:			; <UNDEFINED> instruction: 0xf8d780b3
    9318:			; <UNDEFINED> instruction: 0xf1baa000
    931c:			; <UNDEFINED> instruction: 0xf0000f00
    9320:	blmi	fe0a96d0 <pclose@plt+0xfe0a60c0>
    9324:			; <UNDEFINED> instruction: 0xf8df2404
    9328:			; <UNDEFINED> instruction: 0xf04f8208
    932c:			; <UNDEFINED> instruction: 0xf8df0900
    9330:	ldrbtmi	fp, [fp], #-516	; 0xfffffdfc
    9334:	strtmi	r9, [fp], -r2, lsl #6
    9338:			; <UNDEFINED> instruction: 0x465544f8
    933c:			; <UNDEFINED> instruction: 0x469a44fb
    9340:	ldmdbpl	sp!, {r2, sp, lr, pc}
    9344:	strcc	r1, [r4], #-2366	; 0xfffff6c2
    9348:	rsbsle	r2, r1, r0, lsl #26
    934c:	strbmi	r6, [r1], -r8, ror #16
    9350:	mrc	7, 4, APSR_nzcv, cr2, cr9, {7}
    9354:	rscsle	r2, r4, r0, lsl #16
    9358:	blcs	23d0c <pclose@plt+0x206fc>
    935c:			; <UNDEFINED> instruction: 0x4631d0f1
    9360:			; <UNDEFINED> instruction: 0xf0074650
    9364:	strmi	pc, [r7], -sp, asr #28
    9368:	subsle	r2, sl, r0, lsl #16
    936c:	ldrdcc	pc, [r4], -fp
    9370:			; <UNDEFINED> instruction: 0xf0002b00
    9374:	bvs	f69624 <pclose@plt+0xf66014>
    9378:	suble	r2, pc, r0, lsl #26
    937c:	blcs	23430 <pclose@plt+0x1fe20>
    9380:	stmdavs	lr!, {r2, r3, r6, ip, lr, pc}^
    9384:	stfned	f3, [fp, #-216]!	; 0xffffff28
    9388:			; <UNDEFINED> instruction: 0xf8532600
    938c:	strcc	r2, [r1], -r4, lsl #30
    9390:	mvnsle	r2, r0, lsl #20
    9394:			; <UNDEFINED> instruction: 0xf012200c
    9398:			; <UNDEFINED> instruction: 0x4602fd35
    939c:	andls	r6, r3, #184, 16	; 0xb80000
    93a0:	ldc2l	0, cr15, [ip, #72]!	; 0x48
    93a4:	bls	ef7b4 <pclose@plt+0xec1a4>
    93a8:	andsvs	r6, r0, fp, lsl #18
    93ac:	cmnle	r6, r0, lsl #22
    93b0:	stmib	r2, {r1, r8, fp, ip, pc}^
    93b4:	stmiavs	r8, {r0, r9, sl, ip, sp}^
    93b8:	ldcne	14, cr4, [r9], {95}	; 0x5f
    93bc:			; <UNDEFINED> instruction: 0xf8d6447e
    93c0:	strbmi	ip, [r1, #-20]!	; 0xffffffec
    93c4:			; <UNDEFINED> instruction: 0xf1bcd317
    93c8:			; <UNDEFINED> instruction: 0xf0400f00
    93cc:			; <UNDEFINED> instruction: 0xf04f808b
    93d0:			; <UNDEFINED> instruction: 0x21280c0a
    93d4:			; <UNDEFINED> instruction: 0xf10cb128
    93d8:	bl	c9fe4 <pclose@plt+0xc69d4>
    93dc:	b	13cc554 <pclose@plt+0x13c8f44>
    93e0:	rdfmid	f0, f6, #4.0
    93e4:	ldrbtmi	r9, [lr], #-515	; 0xfffffdfd
    93e8:	andsgt	pc, r4, r6, asr #17
    93ec:	stc2	0, cr15, [lr, #-72]!	; 0xffffffb8
    93f0:	bls	e38c4 <pclose@plt+0xe02b4>
    93f4:			; <UNDEFINED> instruction: 0xf84060f0
    93f8:	bl	1148c <pclose@plt+0xde7c>
    93fc:	bmi	140ae10 <pclose@plt+0x1407800>
    9400:	strtmi	r2, [r9], -r0
    9404:	ldrbtmi	r6, [sl], #-112	; 0xffffff90
    9408:	movwcc	r4, #5704	; 0x1648
    940c:			; <UNDEFINED> instruction: 0xf0016113
    9410:	strmi	pc, [r3], -r5, asr #17
    9414:	ldrmi	r4, [r9], r8, asr #12
    9418:	mcr	7, 4, pc, cr6, cr9, {7}	; <UNPREDICTABLE>
    941c:			; <UNDEFINED> instruction: 0xf0094638
    9420:			; <UNDEFINED> instruction: 0xf8dafceb
    9424:	ldmdbne	lr!, {r2, r3, r5, r6, ip, sp, lr}
    9428:	strcc	r5, [r4], #-2365	; 0xfffff6c3
    942c:	orrle	r2, sp, r0, lsl #26
    9430:			; <UNDEFINED> instruction: 0xf1b94655
    9434:	eorle	r0, r2, r0, lsl #30
    9438:	streq	pc, [r4], -r9, lsr #3
    943c:	svcmi	0x0004f856
    9440:	stmdavs	r3!, {r2, r3, r5, r6, r7, r8, ip, sp, pc}^
    9444:	mvnsle	r2, r0, lsl #22
    9448:			; <UNDEFINED> instruction: 0xf0126828
    944c:	rsbvs	pc, r0, r7, lsr #27
    9450:	ldcmi	7, cr14, [ip], #-976	; 0xfffffc30
    9454:	stmdavs	r0!, {r2, r3, r4, r5, r6, sl, lr}
    9458:	mcr	7, 3, pc, cr6, cr9, {7}	; <UNPREDICTABLE>
    945c:	andlt	r6, r5, r5, lsr #32
    9460:	svchi	0x00f0e8bd
    9464:	andcs	r4, r5, #56, 18	; 0xe0000
    9468:	ldrbtmi	r2, [r9], #-0
    946c:	mcr	7, 5, pc, cr4, cr9, {7}	; <UNPREDICTABLE>
    9470:	stc2l	0, cr15, [r2, #-68]!	; 0xffffffbc
    9474:	ldrbtmi	r4, [fp], #-2869	; 0xfffff4cb
    9478:			; <UNDEFINED> instruction: 0xe728685e
    947c:	ldcmi	6, cr4, [r4], #-740	; 0xfffffd1c
    9480:	stmdavs	r0!, {r2, r3, r4, r5, r6, sl, lr}
    9484:	mrc	7, 2, APSR_nzcv, cr0, cr9, {7}
    9488:			; <UNDEFINED> instruction: 0xf8c49b01
    948c:	ldmdavs	fp, {ip, pc}
    9490:	rscle	r2, r4, r0, lsl #22
    9494:	pop	{r0, r2, ip, sp, pc}
    9498:			; <UNDEFINED> instruction: 0xf0114ff0
    949c:	stmiavs	r8, {r0, r1, r2, r5, r8, sl, fp, ip, sp, pc}^
    94a0:	cmplt	r1, #4259840	; 0x410000
    94a4:	stfeqd	f7, [r4], {-0}
    94a8:	ldrmi	r2, [lr], r0, lsl #2
    94ac:	svccc	0x0004f85c
    94b0:	blcs	158bc <pclose@plt+0x122ac>
    94b4:	bl	3dca4 <pclose@plt+0x3a694>
    94b8:	ldrbtmi	r0, [r3], -r1, lsl #3
    94bc:	stmvs	r9, {r0, r3, fp, sp, lr}
    94c0:	subsvs	r3, r1, r1, lsl #2
    94c4:	addsvs	r4, r6, lr, lsl #8
    94c8:			; <UNDEFINED> instruction: 0xf8dae776
    94cc:			; <UNDEFINED> instruction: 0xf0120000
    94d0:	strmi	pc, [r3], -r5, ror #26
    94d4:			; <UNDEFINED> instruction: 0xf8cb6868
    94d8:			; <UNDEFINED> instruction: 0xf0123004
    94dc:			; <UNDEFINED> instruction: 0xf8cbfd5f
    94e0:	strb	r0, [r8, -r8]
    94e4:	vand	<illegal reg q13.5>, <illegal reg q2.5>, q4
    94e8:	vorr.i32	<illegal reg q10.5>, #5120	; 0x00001400
    94ec:	ldrmi	r5, [ip, #853]	; 0x355
    94f0:	svcge	0x0071f67f
    94f4:	ldrbmi	lr, [r1], lr
    94f8:	strmi	lr, [r1], -r1, asr #15
    94fc:	b	180347c <pclose@plt+0x17ffe6c>
    9500:	svclt	0x0014739c
    9504:	movwcs	r2, #769	; 0x301
    9508:	orreq	lr, ip, pc, asr sl
    950c:	blcs	3e51c <pclose@plt+0x3af0c>
    9510:	svcge	0x0067f43f
    9514:	stc2l	0, cr15, [lr, #-72]	; 0xffffffb8
    9518:	andeq	r2, r3, r6, asr #19
    951c:	strdeq	r4, [r3], -r4	; <UNPREDICTABLE>
    9520:	andeq	r0, r0, r8, ror r3
    9524:	andeq	r4, r3, sl, asr #29
    9528:	muleq	r3, r8, lr
    952c:	andeq	r4, r3, lr, ror #28
    9530:	andeq	ip, r1, r8, lsr #16
    9534:	andeq	r4, r3, r4, ror #28
    9538:	andeq	r4, r3, r4, ror #27
    953c:			; <UNDEFINED> instruction: 0x00034dba
    9540:	muleq	r3, sl, sp
    9544:	andeq	r4, r3, ip, asr #26
    9548:	ldrdeq	ip, [r1], -sl
    954c:	andeq	r4, r3, sl, lsr #26
    9550:	andeq	r4, r3, r0, lsr #26
    9554:			; <UNDEFINED> instruction: 0x4604b570
    9558:			; <UNDEFINED> instruction: 0xf7fa4616
    955c:	strcs	lr, [r0, #-2096]	; 0xfffff7d0
    9560:			; <UNDEFINED> instruction: 0x5da3b928
    9564:			; <UNDEFINED> instruction: 0xb1a319a2
    9568:	strmi	r2, [r5], -r0, lsr #22
    956c:			; <UNDEFINED> instruction: 0x4628d014
    9570:			; <UNDEFINED> instruction: 0xf7f9bd70
    9574:	stmdavs	r3, {r4, r8, r9, sl, fp, sp, lr, pc}
    9578:	andscc	pc, r6, r3, lsr r8	; <UNPREDICTABLE>
    957c:	ldrble	r0, [r6, #1307]!	; 0x51b
    9580:	svcvs	0x0001f814
    9584:	rscsle	r2, r2, r0, lsl #28
    9588:	mvnsle	r2, lr, lsr lr
    958c:	blcs	27720 <pclose@plt+0x24110>
    9590:	strcs	sp, [r1, #-495]	; 0xfffffe11
    9594:	ldcllt	6, cr4, [r0, #-160]!	; 0xffffff60
    9598:	blcs	f276ec <pclose@plt+0xf240dc>
    959c:	ldmvc	r6, {r0, r1, r2, r5, r6, r7, r8, ip, lr, pc}
    95a0:	mcrcs	12, 0, r1, cr0, cr4, {4}
    95a4:			; <UNDEFINED> instruction: 0xe7e2d1f0
    95a8:	svcmi	0x00f8e92d
    95ac:	strmi	r4, [r8], -r0, lsl #13
    95b0:	ldrmi	r4, [r4], -lr, lsl #12
    95b4:			; <UNDEFINED> instruction: 0xf7f9461d
    95b8:			; <UNDEFINED> instruction: 0xf8dfef06
    95bc:	ldrbtmi	r9, [r9], #336	; 0x150
    95c0:	strbmi	r4, [r0], -r7, lsl #12
    95c4:	mcr2	7, 3, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
    95c8:	ldrdhi	pc, [r0], -r9
    95cc:	svceq	0x0000f1b8
    95d0:	addshi	pc, r1, r0
    95d4:			; <UNDEFINED> instruction: 0x0018f8d9
    95d8:			; <UNDEFINED> instruction: 0xd00342b0
    95dc:	stc	7, cr15, [r4, #996]!	; 0x3e4
    95e0:	andsvs	pc, r8, r9, asr #17
    95e4:	ldrbtmi	r4, [fp], #-2890	; 0xfffff4b6
    95e8:	bcs	23d58 <pclose@plt+0x20748>
    95ec:	bl	13d744 <pclose@plt+0x13a134>
    95f0:			; <UNDEFINED> instruction: 0xf1bb0b05
    95f4:	svclt	0x00a80f00
    95f8:	ble	41af70 <pclose@plt+0x417960>
    95fc:			; <UNDEFINED> instruction: 0xf8d9e016
    9600:	ldrbmi	sl, [r0], -r0
    9604:			; <UNDEFINED> instruction: 0xffa6f7ff
    9608:			; <UNDEFINED> instruction: 0x4631463a
    960c:	ldrbmi	r4, [r0], -r3, lsl #12
    9610:			; <UNDEFINED> instruction: 0xf7f9b91b
    9614:	stmdacs	r0, {r2, r4, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    9618:	stmdbne	r4!, {r2, r5, r6, ip, lr, pc}^
    961c:			; <UNDEFINED> instruction: 0xf858d406
    9620:	ldrtmi	r9, [sl], -r4, lsr #32
    9624:			; <UNDEFINED> instruction: 0xf1b94631
    9628:	mvnle	r0, r0, lsl #30
    962c:			; <UNDEFINED> instruction: 0x462c4b39
    9630:	andcs	r2, r1, #0, 2
    9634:	stmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    9638:	sfmcs	f1, 4, [r0], {7}
    963c:			; <UNDEFINED> instruction: 0xf8dfdb1f
    9640:	ldrbtmi	r9, [r9], #216	; 0xd8
    9644:	stmdbne	r4!, {r0, r1, sp, lr, pc}^
    9648:			; <UNDEFINED> instruction: 0xf8d9d419
    964c:			; <UNDEFINED> instruction: 0xf8588000
    9650:	b	13d56e8 <pclose@plt+0x13d20d8>
    9654:	ldrtmi	r0, [sl], -r4, lsl #21
    9658:	orrlt	r4, r3, r1, lsr r6
    965c:	ldrdhi	pc, [r0], -r3
    9660:			; <UNDEFINED> instruction: 0xf7f94640
    9664:	stmdacs	r0, {r2, r3, r5, r7, r8, r9, sl, fp, sp, lr, pc}
    9668:	strbmi	sp, [r1], -sp, ror #1
    966c:			; <UNDEFINED> instruction: 0xf0074630
    9670:	mcrrne	14, 12, pc, r3, cr15	; <UNPREDICTABLE>
    9674:	blls	2fda18 <pclose@plt+0x2fa408>
    9678:	andsvs	r2, r8, r0, lsl #16
    967c:	blmi	a0071c <pclose@plt+0x9fd10c>
    9680:	addsmi	r2, r4, #0, 4
    9684:	svclt	0x00b8447b
    9688:	andsvs	r4, sl, #152043520	; 0x9100000
    968c:	blls	2bff04 <pclose@plt+0x2bc8f4>
    9690:			; <UNDEFINED> instruction: 0x4648601c
    9694:	svchi	0x00f8e8bd
    9698:	cmplt	r3, fp, lsl sl
    969c:	strb	r4, [ip, ip, lsr #8]
    96a0:	eorcc	pc, r4, r8, asr r8	; <UNPREDICTABLE>
    96a4:			; <UNDEFINED> instruction: 0x4631463a
    96a8:	ldmdavs	r8, {r0, r1, r3, r5, r8, ip, sp, pc}
    96ac:			; <UNDEFINED> instruction: 0xff52f7ff
    96b0:	stmdbne	r4!, {r3, r4, r5, r8, fp, ip, sp, pc}^
    96b4:	blmi	6bee8c <pclose@plt+0x6bb87c>
    96b8:	strtmi	r2, [fp], r1, lsl #4
    96bc:	bicsvs	r4, sl, fp, ror r4
    96c0:	bls	303524 <pclose@plt+0x2fff14>
    96c4:	andsvs	r2, r3, r0, lsl #6
    96c8:	beq	fe14400c <pclose@plt+0xfe1409fc>
    96cc:	ldrbtmi	r4, [fp], #-2837	; 0xfffff4eb
    96d0:			; <UNDEFINED> instruction: 0xf853681b
    96d4:			; <UNDEFINED> instruction: 0xf1b9900a
    96d8:	sbcsle	r0, r8, r0, lsl #30
    96dc:	ldrbtmi	r4, [fp], #-2834	; 0xfffff4ee
    96e0:			; <UNDEFINED> instruction: 0xe7d4625c
    96e4:	bls	2dc330 <pclose@plt+0x2d8d20>
    96e8:	bvs	6da8dc <pclose@plt+0x6d72cc>
    96ec:	blcs	21750 <pclose@plt+0x1e140>
    96f0:			; <UNDEFINED> instruction: 0x465cd0f4
    96f4:	stmdbmi	lr, {r0, r1, r5, r7, r8, r9, sl, sp, lr, pc}
    96f8:	strbmi	r2, [r0], -r5, lsl #4
    96fc:	ldrbtmi	r4, [r9], #-1729	; 0xfffff93f
    9700:	ldcl	7, cr15, [sl, #-996]	; 0xfffffc1c
    9704:	blx	145730 <pclose@plt+0x142120>
    9708:	svclt	0x0000e7c3
    970c:	andeq	r4, r3, r2, ror #23
    9710:			; <UNDEFINED> instruction: 0x00034bba
    9714:	andeq	r4, r3, ip, ror #22
    9718:	andeq	r4, r3, lr, asr fp
    971c:	andeq	r4, r3, ip, lsl fp
    9720:	andeq	r4, r3, r4, ror #21
    9724:	ldrdeq	r4, [r3], -r2
    9728:	andeq	r4, r3, r2, asr #21
    972c:			; <UNDEFINED> instruction: 0x00034ab8
    9730:	andeq	ip, r1, sl, ror #8
    9734:	push	{r2, r4, r5, r8, r9, fp, lr}
    9738:	ldrbtmi	r4, [fp], #-2032	; 0xfffff810
    973c:	ldmvs	sl, {r1, r2, r3, r9, sl, lr}^
    9740:	blcs	23794 <pclose@plt+0x20184>
    9744:	ldmdavs	ip, {r2, r3, r4, r6, ip, lr, pc}^
    9748:	sfmle	f4, 4, [r2], {132}	; 0x84
    974c:	addmi	r6, r4, #156, 16	; 0x9c0000
    9750:			; <UNDEFINED> instruction: 0xf852da53
    9754:	blcs	1936c <pclose@plt+0x15d5c>
    9758:			; <UNDEFINED> instruction: 0xf8dfd1f5
    975c:	ldrbtmi	r9, [r9], #176	; 0xb0
    9760:	ldrbtmi	r4, [ip], #-3115	; 0xfffff3d5
    9764:			; <UNDEFINED> instruction: 0xf8536823
    9768:	ldmdavs	r8, {r5, ip, sp}
    976c:	ldc2	0, cr15, [r6], {18}
    9770:	strmi	r2, [r5], -r0, lsl #28
    9774:	blmi	a00c38 <pclose@plt+0x9fd628>
    9778:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    977c:	stmibvs	r0!, {r0, r1, r3, r4, r6, r8, r9, ip, sp, pc}
    9780:	mcr	7, 1, pc, cr0, cr9, {7}	; <UNPREDICTABLE>
    9784:			; <UNDEFINED> instruction: 0x46821a36
    9788:	mcr	7, 0, pc, cr4, cr9, {7}	; <UNPREDICTABLE>
    978c:			; <UNDEFINED> instruction: 0x5daf19ac
    9790:			; <UNDEFINED> instruction: 0xf8336803
    9794:	vshr.u8	d24, d7, #8
    9798:			; <UNDEFINED> instruction: 0xf1ba2800
    979c:	andsle	r0, sl, r0, lsl #30
    97a0:	ldrmi	r1, [sl], #3691	; 0xe6b
    97a4:			; <UNDEFINED> instruction: 0xf1b84456
    97a8:	andle	r0, ip, r0, lsl #30
    97ac:	stcl	7, cr15, [lr, #996]	; 0x3e4
    97b0:	stmdavs	r3, {r1, r2, r5, r7, r9, lr}
    97b4:	eorcc	pc, r7, r3, asr r8	; <UNPREDICTABLE>
    97b8:	andle	r7, ip, r3, lsr #32
    97bc:	svcvc	0x0001f814
    97c0:	svceq	0x0000f1b8
    97c4:			; <UNDEFINED> instruction: 0xf7f9d1f2
    97c8:	adcmi	lr, r6, #200, 26	; 0x3200
    97cc:			; <UNDEFINED> instruction: 0xf8536803
    97d0:	eorvc	r3, r3, r7, lsr #32
    97d4:	ldmdbmi	r0, {r1, r4, r5, r6, r7, r8, ip, lr, pc}
    97d8:	andcs	r2, r0, r5, lsl #4
    97dc:			; <UNDEFINED> instruction: 0xf7f94479
    97e0:	smlattcs	r0, ip, ip, lr
    97e4:			; <UNDEFINED> instruction: 0xf8f6f003
    97e8:	strtmi	r4, [r9], -sl, asr #12
    97ec:	blx	fe94583a <pclose@plt+0xfe94222a>
    97f0:	pop	{r3, r5, r9, sl, lr}
    97f4:			; <UNDEFINED> instruction: 0xf7f947f0
    97f8:			; <UNDEFINED> instruction: 0xf8d3bc95
    97fc:	str	r9, [pc, r0]!
    9800:			; <UNDEFINED> instruction: 0x9018f8df
    9804:			; <UNDEFINED> instruction: 0xe7ab44f9
    9808:	andeq	r4, r3, r6, ror #20
    980c:	andeq	ip, r1, lr, lsl r4
    9810:	andeq	r4, r3, lr, lsr sl
    9814:	ldrdeq	r2, [r3], -r8
    9818:			; <UNDEFINED> instruction: 0x0001c3b0
    981c:	andeq	ip, r1, r8, ror r3
    9820:	blmi	adc0d0 <pclose@plt+0xad8ac0>
    9824:	ldrbtmi	fp, [sl], #-1392	; 0xfffffa90
    9828:	addlt	r4, r8, sl, lsr #26
    982c:	ldrbtmi	r5, [sp], #-2259	; 0xfffff72d
    9830:	movwls	r6, #30747	; 0x781b
    9834:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    9838:	blcs	23eec <pclose@plt+0x208dc>
    983c:	stmdbcs	r0, {r1, r3, r4, r5, ip, lr, pc}
    9840:	strmi	sl, [r6], -r6, lsl #24
    9844:			; <UNDEFINED> instruction: 0xf04fbfb4
    9848:	movwcs	r3, #5119	; 0x13ff
    984c:			; <UNDEFINED> instruction: 0xf0019303
    9850:	bvs	1ac7efc <pclose@plt+0x1ac48ec>
    9854:	blls	e3f00 <pclose@plt+0xe08f0>
    9858:	cfstrsge	mvf9, [r5], {1}
    985c:			; <UNDEFINED> instruction: 0xf7ff9400
    9860:	strmi	pc, [r4], -r3, lsr #29
    9864:	ldmib	sp, {r3, r7, r8, ip, sp, pc}^
    9868:			; <UNDEFINED> instruction: 0xf7ff0105
    986c:	strtmi	pc, [r1], -r3, ror #30
    9870:			; <UNDEFINED> instruction: 0xf00b4630
    9874:	bmi	6478d0 <pclose@plt+0x6442c0>
    9878:	ldrbtmi	r4, [sl], #-2837	; 0xfffff4eb
    987c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    9880:	subsmi	r9, sl, r7, lsl #22
    9884:	andlt	sp, r8, pc, lsl r1
    9888:	bvs	1af8e50 <pclose@plt+0x1af5840>
    988c:	blcs	120a8 <pclose@plt+0xea98>
    9890:	ldmdbmi	r2, {r0, r1, r3, r8, sl, fp, ip, lr, pc}
    9894:			; <UNDEFINED> instruction: 0xf7f94479
    9898:	ldcmi	12, cr14, [r1], {144}	; 0x90
    989c:	stmibvs	r1!, {r2, r3, r4, r5, r6, sl, lr}
    98a0:			; <UNDEFINED> instruction: 0xf936f009
    98a4:	rsbvs	r2, r3, #0, 6
    98a8:	stmdbmi	lr, {r0, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    98ac:			; <UNDEFINED> instruction: 0xf7f94479
    98b0:	ldrb	lr, [r2, r4, lsl #25]!
    98b4:	ldrmi	r4, [r8], -ip, lsl #18
    98b8:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    98bc:	ldcl	7, cr15, [ip], #-996	; 0xfffffc1c
    98c0:			; <UNDEFINED> instruction: 0xf926f009
    98c4:			; <UNDEFINED> instruction: 0xf7f9e7d7
    98c8:	svclt	0x0000ec7e
    98cc:	andeq	r2, r3, r2, asr #8
    98d0:	andeq	r0, r0, r0, ror #4
    98d4:	andeq	r4, r3, r2, ror r9
    98d8:	andeq	r2, r3, lr, ror #7
    98dc:	andeq	ip, r1, r8, asr r3
    98e0:	andeq	r4, r3, r4, lsl #18
    98e4:	andeq	ip, r1, r8, ror #6
    98e8:	andeq	ip, r1, r2, lsl r3
    98ec:	mvnsmi	lr, sp, lsr #18
    98f0:	strmi	r4, [r6], -sp, lsl #12
    98f4:			; <UNDEFINED> instruction: 0xf956f001
    98f8:			; <UNDEFINED> instruction: 0xf8dfb3a8
    98fc:			; <UNDEFINED> instruction: 0xf7ff80cc
    9900:	ldrbtmi	pc, [r8], #3275	; 0xccb	; <UNPREDICTABLE>
    9904:	ldrdmi	pc, [r0], -r8
    9908:	ldmdbmi	r0!, {r2, r3, r5, r6, r8, r9, ip, sp, pc}
    990c:	andcs	r2, r0, r5, lsl #4
    9910:			; <UNDEFINED> instruction: 0xf7f94479
    9914:			; <UNDEFINED> instruction: 0x4621ec52
    9918:	stc2l	7, cr15, [r8, #-1016]!	; 0xfffffc08
    991c:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    9920:	stmdavc	r3, {r0, r1, r3, r6, ip, lr, pc}
    9924:	stccs	3, cr11, [r0, #-300]	; 0xfffffed4
    9928:			; <UNDEFINED> instruction: 0xf04fdb39
    992c:	movwcs	r3, #767	; 0x2ff
    9930:			; <UNDEFINED> instruction: 0xf8c84614
    9934:	stmib	r8, {r2, r5, sp}^
    9938:			; <UNDEFINED> instruction: 0xf8df3307
    993c:	ldrbtmi	r8, [r8], #148	; 0x94
    9940:			; <UNDEFINED> instruction: 0x0018f8d8
    9944:	bl	ffc47930 <pclose@plt+0xffc44320>
    9948:	ldrtmi	r4, [r0], -r9, lsr #12
    994c:	andsvc	pc, r8, r8, asr #17
    9950:			; <UNDEFINED> instruction: 0xff66f7ff
    9954:	ldrdcc	pc, [r4], -r8	; <UNPREDICTABLE>
    9958:	svclt	0x000442a3
    995c:			; <UNDEFINED> instruction: 0xf8c82300
    9960:	pop	{r2, r5, ip, sp}
    9964:	ldmdbmi	fp, {r4, r5, r6, r7, r8, pc}
    9968:	andcs	r2, r0, r5, lsl #4
    996c:			; <UNDEFINED> instruction: 0xf7f94479
    9970:	pop	{r2, r5, sl, fp, sp, lr, pc}
    9974:			; <UNDEFINED> instruction: 0xf00941f0
    9978:			; <UNDEFINED> instruction: 0xf7f9b8cb
    997c:			; <UNDEFINED> instruction: 0xf8d8ebd6
    9980:	stmdacs	r0, {r2}
    9984:			; <UNDEFINED> instruction: 0xf8d8d0ed
    9988:	stmdbcs	r0, {r3, ip}
    998c:			; <UNDEFINED> instruction: 0xf007d0e9
    9990:			; <UNDEFINED> instruction: 0x4601fb33
    9994:	pop	{r4, r5, r9, sl, lr}
    9998:			; <UNDEFINED> instruction: 0xf00941f0
    999c:			; <UNDEFINED> instruction: 0xf8d8bc27
    99a0:	ldmdavs	ip, {ip, sp}
    99a4:	strcs	fp, [r0], #-300	; 0xfffffed4
    99a8:	svccs	0x0004f853
    99ac:	bcs	169b8 <pclose@plt+0x133a8>
    99b0:	blmi	27e1a0 <pclose@plt+0x27ab90>
    99b4:	subsvs	r4, ip, #2063597568	; 0x7b000000
    99b8:			; <UNDEFINED> instruction: 0x4630e7bf
    99bc:	pop	{r0, r8, sp}
    99c0:			; <UNDEFINED> instruction: 0xf00941f0
    99c4:	svclt	0x0000b9b1
    99c8:	muleq	r3, lr, r8
    99cc:	andeq	ip, r1, ip, lsr r3
    99d0:	andeq	r4, r3, r2, ror #16
    99d4:	andeq	ip, r1, ip, asr #5
    99d8:	andeq	r4, r3, ip, ror #15
    99dc:	mvnsmi	lr, #737280	; 0xb4000
    99e0:	ldcmi	6, cr4, [pc], {13}
    99e4:	ldrmi	r4, [r1], r6, lsl #12
    99e8:	stmibvs	r0!, {r2, r3, r4, r5, r6, sl, lr}
    99ec:	bl	fe7479d8 <pclose@plt+0xfe7443c8>
    99f0:			; <UNDEFINED> instruction: 0xf0124628
    99f4:			; <UNDEFINED> instruction: 0x4603fad3
    99f8:			; <UNDEFINED> instruction: 0x61a34630
    99fc:	mcrr2	7, 15, pc, ip, cr15	; <UNPREDICTABLE>
    9a00:	cmplt	pc, #2555904	; 0x270000
    9a04:	tstlt	r4, #60, 16	; 0x3c0000
    9a08:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    9a0c:	ldmdbeq	fp, {r2, r4, sp, lr, pc}^
    9a10:	svceq	0x0000f1b9
    9a14:	movwcs	fp, #3848	; 0xf08
    9a18:			; <UNDEFINED> instruction: 0xf011b15b
    9a1c:	ldrtmi	pc, [r1], -r7, lsr #29	; <UNPREDICTABLE>
    9a20:	strtmi	r4, [r8], -r2, lsl #12
    9a24:			; <UNDEFINED> instruction: 0xff76f011
    9a28:	svclt	0x000c2800
    9a2c:			; <UNDEFINED> instruction: 0xf04f46a0
    9a30:			; <UNDEFINED> instruction: 0xf8570800
    9a34:	cmnlt	ip, r4, lsl #30
    9a38:	strtmi	r6, [r8], -r6, lsr #16
    9a3c:			; <UNDEFINED> instruction: 0xf7f94631
    9a40:	blx	fee446d0 <pclose@plt+0xfee410c0>
    9a44:	strmi	pc, [r2], -r8, lsl #7
    9a48:	bcs	1b2f0 <pclose@plt+0x17ce0>
    9a4c:			; <UNDEFINED> instruction: 0x4620d1df
    9a50:	mvnshi	lr, #12386304	; 0xbd0000
    9a54:	strtmi	r4, [r0], -r4, asr #12
    9a58:	mvnshi	lr, #12386304	; 0xbd0000
    9a5c:			; <UNDEFINED> instruction: 0xe7f6463c
    9a60:			; <UNDEFINED> instruction: 0x000347b8
    9a64:	svcmi	0x00f0e92d
    9a68:	stc	6, cr4, [sp, #-28]!	; 0xffffffe4
    9a6c:	addlt	r8, r7, r2, lsl #22
    9a70:			; <UNDEFINED> instruction: 0xf7fb9100
    9a74:	andls	pc, r2, r3, ror #23
    9a78:			; <UNDEFINED> instruction: 0xf0002800
    9a7c:			; <UNDEFINED> instruction: 0xf8d080e3
    9a80:			; <UNDEFINED> instruction: 0xf1b88020
    9a84:			; <UNDEFINED> instruction: 0xf0000f00
    9a88:			; <UNDEFINED> instruction: 0xf8d880dd
    9a8c:	stccs	0, cr5, [r0, #-0]
    9a90:	sbchi	pc, ip, r0
    9a94:			; <UNDEFINED> instruction: 0xf04f4b70
    9a98:	vmla.f16	s0, s16, s0
    9a9c:			; <UNDEFINED> instruction: 0x464e7a10
    9aa0:	movwls	r4, #5243	; 0x147b
    9aa4:	strbmi	r4, [r4], -sp, ror #22
    9aa8:	movwls	r4, #17531	; 0x447b
    9aac:	ldrbtmi	r4, [fp], #-2924	; 0xfffff494
    9ab0:	stmdavs	pc!, {r0, r2, r8, r9, ip, pc}^	; <UNPREDICTABLE>
    9ab4:	cmplt	r6, pc, asr r3
    9ab8:			; <UNDEFINED> instruction: 0xf85a46c2
    9abc:	ldmdavs	r9, {r2, r8, r9, fp, ip, sp}^
    9ac0:			; <UNDEFINED> instruction: 0x4638b119
    9ac4:	b	ff7c7ab0 <pclose@plt+0xff7c44a0>
    9ac8:	strmi	fp, [r2, #776]!	; 0x308
    9acc:			; <UNDEFINED> instruction: 0x4638d1f5
    9ad0:	beq	45c14 <pclose@plt+0x42604>
    9ad4:	ldc2l	0, cr15, [sl, #24]!
    9ad8:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    9adc:	addshi	pc, sp, r0
    9ae0:	blcs	306e8 <pclose@plt+0x2d0d8>
    9ae4:	addhi	pc, r4, r0, asr #32
    9ae8:			; <UNDEFINED> instruction: 0xf7ff4638
    9aec:	blls	88a48 <pclose@plt+0x85438>
    9af0:	ldrdlt	pc, [r0], -r3
    9af4:	svceq	0x0000f1bb
    9af8:			; <UNDEFINED> instruction: 0xf1bad14f
    9afc:	andle	r0, r6, r0, lsl #30
    9b00:	ldrdeq	pc, [r0], #-138	; 0xffffff76	; <UNPREDICTABLE>
    9b04:	bl	447af0 <pclose@plt+0x4444e0>
    9b08:			; <UNDEFINED> instruction: 0xf8ca2300
    9b0c:			; <UNDEFINED> instruction: 0xf8543060
    9b10:	strcc	r5, [r1], -r4, lsl #30
    9b14:	bicle	r2, ip, r0, lsl #26
    9b18:	bvc	445380 <pclose@plt+0x441d70>
    9b1c:	svceq	0x0000f1b9
    9b20:	addhi	pc, r4, r0
    9b24:	ldrdlt	pc, [r0], -r9
    9b28:	svceq	0x0000f1bb
    9b2c:	vqadd.s8	<illegal reg q14.5>, <illegal reg q2.5>, q2
    9b30:			; <UNDEFINED> instruction: 0x465c5a54
    9b34:	bpl	1586640 <pclose@plt+0x1583030>
    9b38:	strtmi	r4, [r8], lr, lsr #12
    9b3c:	ands	r4, r7, fp, asr #13
    9b40:	svclt	0x000b2d00
    9b44:	bicvc	pc, r8, pc, asr #8
    9b48:	tstvc	r7, pc, asr #8	; <UNPREDICTABLE>
    9b4c:	ldrcs	r2, [r7], r4, ror #12
    9b50:			; <UNDEFINED> instruction: 0xf0124628
    9b54:			; <UNDEFINED> instruction: 0x4605f97b
    9b58:	orreq	lr, r8, #5120	; 0x1400
    9b5c:	eormi	pc, r8, r5, asr #16
    9b60:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
    9b64:	subsvs	r2, sl, r0, lsl #4
    9b68:	svcmi	0x0004f85b
    9b6c:	eorsle	r2, r3, r0, lsl #24
    9b70:	ldrtmi	r6, [r8], -r1, lsr #16
    9b74:	mcrr2	0, 0, pc, ip, cr7	; <UNPREDICTABLE>
    9b78:	rscsle	r3, r5, r1
    9b7c:	movweq	pc, #8456	; 0x2108	; <UNPREDICTABLE>
    9b80:	mvnle	r4, #805306379	; 0x3000000b
    9b84:	sbcsle	r2, fp, r0, lsl #28
    9b88:	subsle	r2, r1, r0, lsl #26
    9b8c:	ldmdale	r7, {r1, r2, r4, r6, r8, sl, lr}^
    9b90:	bl	d0d64 <pclose@plt+0xcd754>
    9b94:	adcseq	r0, r1, r6, asr r6
    9b98:			; <UNDEFINED> instruction: 0xf8dbe7da
    9b9c:	orrlt	r5, sp, r0
    9ba0:	ldrbmi	r9, [ip], -r3, lsl #8
    9ba4:			; <UNDEFINED> instruction: 0xf854e002
    9ba8:	cmplt	r5, r4, lsl #30
    9bac:	bcs	23d5c <pclose@plt+0x2074c>
    9bb0:	ldmdavs	r8!, {r0, r3, r4, r5, r6, r7, r8, ip, lr, pc}
    9bb4:			; <UNDEFINED> instruction: 0xf9f2f012
    9bb8:			; <UNDEFINED> instruction: 0xf8546068
    9bbc:	stccs	15, cr5, [r0, #-16]
    9bc0:	stflsd	f5, [r3], {244}	; 0xf4
    9bc4:			; <UNDEFINED> instruction: 0x46484659
    9bc8:	stc2l	0, cr15, [r8]
    9bcc:	strbmi	r4, [r8], -r5, lsl #12
    9bd0:	b	feac7bbc <pclose@plt+0xfeac45ac>
    9bd4:	ldr	r4, [r0, r9, lsr #13]
    9bd8:			; <UNDEFINED> instruction: 0xf7f94648
    9bdc:	stmdals	r2, {r1, r2, r5, r7, r9, fp, sp, lr, pc}
    9be0:	b	fe8c7bcc <pclose@plt+0xfe8c45bc>
    9be4:	andlt	r4, r7, r8, lsr #12
    9be8:	blhi	c4ee4 <pclose@plt+0xc18d4>
    9bec:	svchi	0x00f0e8bd
    9bf0:	stmdbls	r4, {r0, r2, r9, sp}
    9bf4:			; <UNDEFINED> instruction: 0xf7f92000
    9bf8:	stmdavs	r9!, {r5, r6, r7, r9, fp, sp, lr, pc}^
    9bfc:			; <UNDEFINED> instruction: 0xf9c2f011
    9c00:			; <UNDEFINED> instruction: 0xf7ff4638
    9c04:	blls	188930 <pclose@plt+0x185320>
    9c08:	ldrdlt	pc, [r0], -r3
    9c0c:	blx	945c58 <pclose@plt+0x942648>
    9c10:	svceq	0x0000f1bb
    9c14:	svcge	0x0071f43f
    9c18:	stmdavs	r8!, {r0, r1, r2, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}^
    9c1c:	cdp2	0, 12, cr15, cr8, cr6, {0}
    9c20:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    9c24:	svcge	0x0073f43f
    9c28:	ldrb	r4, [r9, -r2, lsl #13]
    9c2c:	ldrb	r2, [r6, r0, lsl #10]
    9c30:	svclt	0x00140fb3
    9c34:	movwcs	r2, #769	; 0x301
    9c38:	strle	r0, [r1], #-177	; 0xffffff4f
    9c3c:	addle	r2, r7, r0, lsl #22
    9c40:			; <UNDEFINED> instruction: 0xf9b8f012
    9c44:	strcs	r9, [r0, #-2050]	; 0xfffff7fe
    9c48:	b	1bc7c34 <pclose@plt+0x1bc4624>
    9c4c:	andlt	r4, r7, r8, lsr #12
    9c50:	blhi	c4f4c <pclose@plt+0xc193c>
    9c54:	svchi	0x00f0e8bd
    9c58:	andeq	r4, r3, r0, lsl #14
    9c5c:			; <UNDEFINED> instruction: 0x0001c1b4
    9c60:	strdeq	r4, [r3], -r2
    9c64:	stmibmi	lr, {r0, r2, r3, r7, r8, r9, fp, lr}
    9c68:	ldrbtmi	r4, [fp], #-2702	; 0xfffff572
    9c6c:	push	{r0, r3, r4, r5, r6, sl, lr}
    9c70:	strdlt	r4, [sp], r0
    9c74:	stmpl	sl, {r2, r3, r4, r7, r8, fp, sp, lr}
    9c78:	eorhi	pc, ip, #14614528	; 0xdf0000
    9c7c:	andls	r6, fp, #1179648	; 0x120000
    9c80:	andeq	pc, r0, #79	; 0x4f
    9c84:	cfstrscs	mvf4, [r0], {248}	; 0xf8
    9c88:	rschi	pc, r5, r0
    9c8c:	andcs	r4, r5, #2211840	; 0x21c000
    9c90:	ldrbtmi	r2, [r9], #-0
    9c94:	b	fe447c80 <pclose@plt+0xfe444670>
    9c98:	smlabbcs	r1, r5, sl, r4
    9c9c:	ldrbtmi	r9, [sl], #-1024	; 0xfffffc00
    9ca0:	stmdage	r7, {r0, r1, r9, sl, lr}
    9ca4:	bl	747c90 <pclose@plt+0x744680>
    9ca8:			; <UNDEFINED> instruction: 0xf7fd9807
    9cac:			; <UNDEFINED> instruction: 0x4604fe5f
    9cb0:			; <UNDEFINED> instruction: 0xf7f99807
    9cb4:	blmi	20045a4 <pclose@plt+0x2000f94>
    9cb8:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    9cbc:	ldmdavs	fp, {r2, r8, r9, ip, pc}
    9cc0:	stccs	3, cr9, [r0], {3}
    9cc4:	sbcshi	pc, r7, r0
    9cc8:	stmdavc	r3!, {r0, r1, r3, r4, r5, r6, r8, sl, fp, lr}
    9ccc:	stmibvs	lr!, {r0, r2, r3, r4, r5, r6, sl, lr}
    9cd0:			; <UNDEFINED> instruction: 0xf0002b00
    9cd4:			; <UNDEFINED> instruction: 0x463080b1
    9cd8:	b	9c7cc4 <pclose@plt+0x9c46b4>
    9cdc:	stmdavc	r3!, {r2, r3, r5, r7, r8, sp, lr}
    9ce0:			; <UNDEFINED> instruction: 0xf0002b00
    9ce4:	strtmi	r8, [r0], -sp, lsr #1
    9ce8:			; <UNDEFINED> instruction: 0xf7ff2101
    9cec:			; <UNDEFINED> instruction: 0x9005febb
    9cf0:			; <UNDEFINED> instruction: 0xf0002800
    9cf4:	stcge	0, cr8, [r8], {197}	; 0xc5
    9cf8:			; <UNDEFINED> instruction: 0xf0004620
    9cfc:			; <UNDEFINED> instruction: 0x4620ffdd
    9d00:			; <UNDEFINED> instruction: 0xf002210a
    9d04:	stmdbmi	sp!, {r0, r1, r2, r6, r7, r9, fp, ip, sp, lr, pc}^
    9d08:	andcs	r2, r0, r5, lsl #4
    9d0c:			; <UNDEFINED> instruction: 0xf7f94479
    9d10:	blmi	1b04668 <pclose@plt+0x1b01058>
    9d14:	ldmibvs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    9d18:	strtmi	r4, [r0], -r1, lsl #12
    9d1c:	blx	ff8c5d2c <pclose@plt+0xff8c271c>
    9d20:	strtmi	r4, [r0], -r8, ror #18
    9d24:			; <UNDEFINED> instruction: 0xf0024479
    9d28:	stmdbmi	r7!, {r0, r2, r3, r4, r6, r7, r9, fp, ip, sp, lr, pc}^
    9d2c:	strtmi	r2, [r0], -fp, lsl #4
    9d30:			; <UNDEFINED> instruction: 0xf0014479
    9d34:	strtmi	pc, [r0], -sp, ror #16
    9d38:			; <UNDEFINED> instruction: 0xf002210a
    9d3c:	blls	1887f0 <pclose@plt+0x1851e0>
    9d40:	blcs	23db4 <pclose@plt+0x207a4>
    9d44:			; <UNDEFINED> instruction: 0xf8dfd035
    9d48:			; <UNDEFINED> instruction: 0xf8dfb184
    9d4c:			; <UNDEFINED> instruction: 0xf8dfa184
    9d50:	ldrbtmi	r9, [fp], #388	; 0x184
    9d54:	ldrbtmi	r9, [sl], #3845	; 0xf05
    9d58:	ldmdavs	r8, {r0, r3, r4, r5, r6, r7, sl, lr}^
    9d5c:			; <UNDEFINED> instruction: 0xf00c9d0a
    9d60:	ldmdavs	sl!, {r0, r1, r2, r4, r6, r7, r8, r9, fp, ip, sp, lr, pc}
    9d64:	ldmdavs	r2, {r0, r3, r4, r6, r9, sl, lr}
    9d68:	strmi	r4, [r6], -r3, lsl #12
    9d6c:			; <UNDEFINED> instruction: 0xf0024620
    9d70:	blls	2c885c <pclose@plt+0x2c524c>
    9d74:	blcs	9d0ae8 <pclose@plt+0x9cd4d8>
    9d78:			; <UNDEFINED> instruction: 0x2120d807
    9d7c:			; <UNDEFINED> instruction: 0xf0024620
    9d80:	blls	2c87ac <pclose@plt+0x2c519c>
    9d84:	blcs	9d0af8 <pclose@plt+0x9cd4e8>
    9d88:	ldmdavs	fp!, {r0, r1, r2, r4, r5, r6, r7, r8, fp, ip, lr, pc}
    9d8c:			; <UNDEFINED> instruction: 0x46514632
    9d90:	ldmvs	fp, {r5, r9, sl, lr}
    9d94:	blx	fe9c5da4 <pclose@plt+0xfe9c2794>
    9d98:			; <UNDEFINED> instruction: 0x4649683b
    9d9c:	ldmdbvs	sl, {r5, r9, sl, lr}^
    9da0:	blx	fe845db0 <pclose@plt+0xfe8427a0>
    9da4:			; <UNDEFINED> instruction: 0xf7f94630
    9da8:			; <UNDEFINED> instruction: 0xf857e9c0
    9dac:	blcs	199c4 <pclose@plt+0x163b4>
    9db0:			; <UNDEFINED> instruction: 0x4620d1d3
    9db4:	blx	1145dfc <pclose@plt+0x11427ec>
    9db8:	ldrmi	r2, [r1], -r0, lsl #4
    9dbc:	stmiavs	r4, {r1, r2, r9, sl, lr}^
    9dc0:	blx	feac5dcc <pclose@plt+0xfeac27bc>
    9dc4:	adcmi	r6, r3, #15925248	; 0xf30000
    9dc8:	strtmi	sp, [r0], -r2
    9dcc:	stmib	ip!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9dd0:	ldrbtmi	r4, [r8], #-2113	; 0xfffff7bf
    9dd4:			; <UNDEFINED> instruction: 0xf8e2f012
    9dd8:	ldrtmi	r4, [r0], -r1, lsl #12
    9ddc:			; <UNDEFINED> instruction: 0xff3ef000
    9de0:			; <UNDEFINED> instruction: 0xf8584b3e
    9de4:	ldmdavs	ip, {r0, r1, ip, sp}
    9de8:	svcmi	0x003db174
    9dec:	stmibvs	r5!, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
    9df0:			; <UNDEFINED> instruction: 0xf0004628
    9df4:	msrlt	LR_irq, sp
    9df8:	ldrtmi	r6, [r9], -r8, lsr #17
    9dfc:	stmdb	r2, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9e00:	stmdavs	r4!, {r5, r6, r8, ip, sp, pc}
    9e04:	mvnsle	r2, r0, lsl #24
    9e08:	ldmdavs	ip, {r0, r1, r8, r9, fp, ip, pc}
    9e0c:			; <UNDEFINED> instruction: 0xf010b934
    9e10:	blls	107f4c <pclose@plt+0x10493c>
    9e14:	svclt	0x00182800
    9e18:	ldrmi	r4, [ip], -r3, lsl #12
    9e1c:	strtmi	r6, [r0], -r3, ror #25
    9e20:			; <UNDEFINED> instruction: 0xf0434631
    9e24:	strbtvs	r0, [r3], #784	; 0x310
    9e28:			; <UNDEFINED> instruction: 0xf9e0f009
    9e2c:	ldrdcc	lr, [r4], -sp
    9e30:			; <UNDEFINED> instruction: 0xf7f9601c
    9e34:	and	lr, r3, sl, ror r9
    9e38:			; <UNDEFINED> instruction: 0xf7f94620
    9e3c:	stmiblt	r6, {r1, r2, r4, r5, r6, r8, fp, sp, lr, pc}^
    9e40:	blmi	61c6e8 <pclose@plt+0x6190d8>
    9e44:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    9e48:	blls	2e3eb8 <pclose@plt+0x2e08a8>
    9e4c:	qsuble	r4, sl, r2
    9e50:	pop	{r0, r2, r3, ip, sp, pc}
    9e54:	stmdbmi	r4!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    9e58:	andcs	r4, r5, #32, 12	; 0x2000000
    9e5c:			; <UNDEFINED> instruction: 0xf7f94479
    9e60:	bmi	8c4518 <pclose@plt+0x8c0f08>
    9e64:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    9e68:	stmdage	r7, {r0, r1, r9, sl, lr}
    9e6c:	b	e47e58 <pclose@plt+0xe44848>
    9e70:			; <UNDEFINED> instruction: 0x4634e71a
    9e74:			; <UNDEFINED> instruction: 0x4618e733
    9e78:			; <UNDEFINED> instruction: 0xf0082101
    9e7c:			; <UNDEFINED> instruction: 0xe7dfff55
    9e80:	andcs	r4, r5, #442368	; 0x6c000
    9e84:			; <UNDEFINED> instruction: 0xf7f94479
    9e88:	blmi	6c44f0 <pclose@plt+0x6c0ee0>
    9e8c:	ldmibvs	r9, {r0, r1, r3, r4, r5, r6, sl, lr}
    9e90:	cdp2	0, 3, cr15, cr14, cr8, {0}
    9e94:			; <UNDEFINED> instruction: 0xf7f9e7d4
    9e98:	svclt	0x0000e996
    9e9c:	andeq	r4, r3, r6, lsr r5
    9ea0:	strdeq	r1, [r3], -ip
    9ea4:	andeq	r0, r0, r0, ror #4
    9ea8:	andeq	r1, r3, r4, ror #31
    9eac:	andeq	fp, r1, r6, ror #31
    9eb0:	andeq	lr, r1, r2, lsr #7
    9eb4:	andeq	r0, r0, r4, ror #5
    9eb8:	ldrdeq	r4, [r3], -r4	; <UNPREDICTABLE>
    9ebc:			; <UNDEFINED> instruction: 0x0001bfb0
    9ec0:	andeq	r4, r3, ip, lsl #9
    9ec4:	andeq	fp, r1, r8, asr fp
    9ec8:	andeq	ip, r1, r8, lsr #1
    9ecc:	andeq	fp, r1, sl, lsl #31
    9ed0:	muleq	r1, r2, pc	; <UNPREDICTABLE>
    9ed4:	muleq	r1, r8, pc	; <UNPREDICTABLE>
    9ed8:	andeq	fp, r1, lr, lsr #30
    9edc:	ldrdeq	r0, [r0], -ip
    9ee0:	andeq	fp, r1, r4, lsl pc
    9ee4:	andeq	r1, r3, r4, lsr #28
    9ee8:	andeq	fp, r1, ip, lsl lr
    9eec:	andeq	lr, r1, r2, lsr #4
    9ef0:	andeq	fp, r1, r4, lsl #28
    9ef4:	andeq	r4, r3, r4, lsl r3
    9ef8:	svcmi	0x00f0e92d
    9efc:	stc	6, cr4, [sp, #-28]!	; 0xffffffe4
    9f00:	strmi	r8, [r9], r2, lsl #22
    9f04:	blmi	1a5c8ac <pclose@plt+0x1a5929c>
    9f08:			; <UNDEFINED> instruction: 0xf8df447a
    9f0c:	addlt	fp, sp, r4, lsr #3
    9f10:	ldrdge	pc, [r0, pc]!	; <UNPREDICTABLE>
    9f14:	ldmpl	r3, {r3, r8, sl, fp, sp, pc}^
    9f18:	ldrbtmi	r4, [sl], #1275	; 0x4fb
    9f1c:	ldmdavs	fp, {r3, r5, r9, sl, lr}
    9f20:			; <UNDEFINED> instruction: 0xf04f930b
    9f24:			; <UNDEFINED> instruction: 0xf0000300
    9f28:	stmdbmi	r3!, {r0, r1, r2, r6, r7, r9, sl, fp, ip, sp, lr, pc}^
    9f2c:	ldmdavs	sl!, {r0, r1, r3, r6, r9, sl, lr}
    9f30:			; <UNDEFINED> instruction: 0x46284479
    9f34:			; <UNDEFINED> instruction: 0xf9d6f002
    9f38:	andcs	r4, r5, #96, 18	; 0x180000
    9f3c:	ldrbtmi	r2, [r9], #-0
    9f40:	ldmdb	sl!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9f44:	strmi	r4, [r1], -sl, asr #12
    9f48:			; <UNDEFINED> instruction: 0xf0024628
    9f4c:	ldmdbmi	ip, {r0, r1, r3, r6, r7, r8, fp, ip, sp, lr, pc}^
    9f50:	strtmi	r2, [r8], -fp, lsl #4
    9f54:			; <UNDEFINED> instruction: 0xf0004479
    9f58:	ldmdbmi	sl, {r0, r1, r3, r4, r6, r8, r9, sl, fp, ip, sp, lr, pc}^
    9f5c:	blge	1db804 <pclose@plt+0x1d81f4>
    9f60:	movwls	r4, #21625	; 0x5479
    9f64:			; <UNDEFINED> instruction: 0xf9bef002
    9f68:	bmi	161cccc <pclose@plt+0x16196bc>
    9f6c:	ldrbtmi	r2, [fp], #-256	; 0xffffff00
    9f70:	ldrbtmi	sl, [sl], #-2054	; 0xfffff7fa
    9f74:	andls	r4, r4, r8, lsl #13
    9f78:	bcs	4457a0 <pclose@plt+0x442190>
    9f7c:			; <UNDEFINED> instruction: 0x460a6259
    9f80:	smlabtne	r7, r3, r9, lr
    9f84:			; <UNDEFINED> instruction: 0xf1c0e010
    9f88:			; <UNDEFINED> instruction: 0x2120023e
    9f8c:			; <UNDEFINED> instruction: 0xf0024628
    9f90:	stmdbmi	pc, {r0, r1, r2, r3, r4, r6, r8, fp, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    9f94:	ldmdbvs	r2!, {r3, r5, r9, sl, lr}^
    9f98:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
    9f9c:			; <UNDEFINED> instruction: 0xf0024479
    9fa0:	blmi	134862c <pclose@plt+0x134501c>
    9fa4:	bvs	169b198 <pclose@plt+0x1697b88>
    9fa8:	strbmi	r9, [r9], -r5, lsl #22
    9fac:	movwls	r4, #5688	; 0x1638
    9fb0:	movwls	r9, #2820	; 0xb04
    9fb4:			; <UNDEFINED> instruction: 0xf7ff2301
    9fb8:	stmdacs	r0, {r0, r1, r2, r4, r5, r6, r7, r9, fp, ip, sp, lr, pc}
    9fbc:	bls	1be0a8 <pclose@plt+0x1baa98>
    9fc0:			; <UNDEFINED> instruction: 0xf8db4651
    9fc4:	strtmi	r3, [r8], -r0
    9fc8:			; <UNDEFINED> instruction: 0xf853683c
    9fcc:	strls	r6, [r3], #-34	; 0xffffffde
    9fd0:			; <UNDEFINED> instruction: 0xf0026832
    9fd4:	stmdacs	r8!, {r0, r1, r2, r7, r8, fp, ip, sp, lr, pc}
    9fd8:	ldmdble	fp, {r2, r9, sl, lr}
    9fdc:	teqlt	r2, r2, ror r8
    9fe0:	ldrmi	r9, [r0], -r3, lsl #18
    9fe4:			; <UNDEFINED> instruction: 0xf7f99203
    9fe8:	bls	104128 <pclose@plt+0x100b18>
    9fec:	ldmdbmi	sl!, {r4, r6, r7, r8, fp, ip, sp, pc}
    9ff0:	ldmvs	r2!, {r3, r5, r9, sl, lr}
    9ff4:			; <UNDEFINED> instruction: 0xf0024479
    9ff8:	strtmi	pc, [r0], #-2421	; 0xfffff68b
    9ffc:	stmible	r2, {r0, r2, r3, r4, r5, fp, sp}^
    a000:	tstcs	sl, r8, lsr #12
    a004:			; <UNDEFINED> instruction: 0xf946f002
    a008:			; <UNDEFINED> instruction: 0x2120223e
    a00c:			; <UNDEFINED> instruction: 0xf0024628
    a010:			; <UNDEFINED> instruction: 0xe7bef91f
    a014:	eoreq	pc, r9, #192, 2	; 0x30
    a018:	strtmi	r2, [r8], -r0, lsr #2
    a01c:			; <UNDEFINED> instruction: 0xf918f002
    a020:	ldrb	r4, [fp, r4, lsl #8]
    a024:	bne	44588c <pclose@plt+0x44227c>
    a028:			; <UNDEFINED> instruction: 0xf0024628
    a02c:	strmi	pc, [r4], #-2395	; 0xfffff6a5
    a030:			; <UNDEFINED> instruction: 0x4604e7dd
    a034:	strtmi	r4, [r8], -r1, lsl #12
    a038:			; <UNDEFINED> instruction: 0xf92cf002
    a03c:	svceq	0x0000f1b8
    a040:			; <UNDEFINED> instruction: 0xf006d02c
    a044:	bmi	989b38 <pclose@plt+0x986528>
    a048:	tstcs	r1, fp, asr #12
    a04c:			; <UNDEFINED> instruction: 0x4604447a
    a050:			; <UNDEFINED> instruction: 0xf7f93008
    a054:	ldmdavs	sl!, {r1, r2, r6, r8, fp, sp, lr, pc}
    a058:	blls	2b0080 <pclose@plt+0x2aca70>
    a05c:	blcc	5c4e4 <pclose@plt+0x58ed4>
    a060:	ldrbtmi	r6, [r9], #-34	; 0xffffffde
    a064:	movweq	lr, #14788	; 0x39c4
    a068:	stmda	r4!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a06c:	andcs	r6, r0, #3719168	; 0x38c000
    a070:	orrvc	pc, r8, #1124073472	; 0x43000000
    a074:	mvnvs	r4, r1, lsl r6
    a078:	strtmi	r6, [r0], -r0, lsr #3
    a07c:			; <UNDEFINED> instruction: 0xf94cf001
    a080:	blmi	29c8e8 <pclose@plt+0x2992d8>
    a084:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    a088:	blls	2e40f8 <pclose@plt+0x2e0ae8>
    a08c:	qaddle	r4, sl, r9
    a090:	andlt	r4, sp, r0, lsr #12
    a094:	blhi	c5390 <pclose@plt+0xc1d80>
    a098:	svchi	0x00f0e8bd
    a09c:			; <UNDEFINED> instruction: 0xf0004628
    a0a0:			; <UNDEFINED> instruction: 0xe7edfe11
    a0a4:	stm	lr, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a0a8:	andeq	r1, r3, r0, ror #26
    a0ac:	andeq	r0, r0, r0, ror #4
    a0b0:	andeq	r4, r3, r8, lsl #5
    a0b4:	andeq	fp, r1, r2, ror #28
    a0b8:	ldrdeq	fp, [r1], -ip
    a0bc:	strdeq	fp, [r1], -r2
    a0c0:	andeq	fp, r1, r4, lsl #29
    a0c4:	andeq	fp, r1, r0, lsl lr
    a0c8:	andeq	r4, r3, r2, lsr r2
    a0cc:	andeq	sp, r1, r6, asr #31
    a0d0:	strdeq	fp, [r1], -r0
    a0d4:	strdeq	r4, [r3], -ip
    a0d8:	muleq	r1, r0, sp
    a0dc:	andeq	fp, r1, ip, asr #26
    a0e0:	andeq	fp, r1, sl, asr #25
    a0e4:	andeq	r1, r3, r4, ror #23
    a0e8:	blmi	131ca1c <pclose@plt+0x131940c>
    a0ec:	ldrblt	r4, [r0, #1146]!	; 0x47a
    a0f0:	ldmpl	r3, {r0, r2, r7, ip, sp, pc}^
    a0f4:	ldmdavs	fp, {r1, r2, r9, sl, lr}
    a0f8:			; <UNDEFINED> instruction: 0xf04f9303
    a0fc:			; <UNDEFINED> instruction: 0xf0000300
    a100:	blmi	120964c <pclose@plt+0x120603c>
    a104:			; <UNDEFINED> instruction: 0x4604447b
    a108:	stccs	8, cr6, [r0], {88}	; 0x58
    a10c:	stmdacs	r0, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
    a110:	stmdavs	r1!, {r0, r2, r3, r4, r5, ip, lr, pc}
    a114:	svc	0x00b6f7f8
    a118:	teqle	r8, r0, lsl #16
    a11c:	ldrbtmi	r4, [fp], #-2881	; 0xfffff4bf
    a120:	stccs	8, cr6, [r0, #-116]	; 0xffffff8c
    a124:	ldmibvs	pc, {r0, r1, r2, r5, r6, ip, lr, pc}	; <UNPREDICTABLE>
    a128:	eorsle	r2, ip, r0, lsl #30
    a12c:	andcs	r4, r5, #1015808	; 0xf8000
    a130:	ldrbtmi	r2, [r9], #-0
    a134:	stmda	r0, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a138:	tstcs	r1, ip, lsr sl
    a13c:	ldrbtmi	r9, [sl], #-1792	; 0xfffff900
    a140:	stmdage	r2, {r0, r1, r9, sl, lr}
    a144:	stmia	ip, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a148:	stmdals	r2, {r0, r3, r5, r9, sl, lr}
    a14c:			; <UNDEFINED> instruction: 0xf94ef7fe
    a150:	stmdals	r2, {r0, r2, r9, sl, lr}
    a154:	svc	0x00e8f7f8
    a158:	subsle	r2, r5, r0, lsl #26
    a15c:	stmdavc	fp!, {r2, r4, r5, r8, r9, sl, fp, lr}
    a160:	ldmibvs	r9!, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
    a164:	stmdbcs	r0, {r0, r1, r3, r5, r6, r8, r9, fp, ip, sp, pc}
    a168:	strtmi	sp, [r0], -r1, asr #32
    a16c:	mcr2	7, 6, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
    a170:	orrlt	r4, r8, #1048576	; 0x100000
    a174:			; <UNDEFINED> instruction: 0xf0094630
    a178:	bmi	bc8264 <pclose@plt+0xbc4c54>
    a17c:	ldrbtmi	r4, [sl], #-2855	; 0xfffff4d9
    a180:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    a184:	subsmi	r9, sl, r3, lsl #22
    a188:	andlt	sp, r5, r3, asr #2
    a18c:	stmdbmi	sl!, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
    a190:	andcs	r2, r0, r5, lsl #4
    a194:			; <UNDEFINED> instruction: 0xf7f94479
    a198:			; <UNDEFINED> instruction: 0xf010e810
    a19c:	strtmi	pc, [r0], -sp, asr #29
    a1a0:			; <UNDEFINED> instruction: 0xf87af7ff
    a1a4:	stmdbmi	r5!, {r1, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    a1a8:	andcs	r4, r5, #56, 12	; 0x3800000
    a1ac:			; <UNDEFINED> instruction: 0xf7f94479
    a1b0:	bmi	9041c8 <pclose@plt+0x900bb8>
    a1b4:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    a1b8:	stmdage	r2, {r0, r1, r9, sl, lr}
    a1bc:	ldm	r0, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a1c0:	strmi	lr, [r8], -r2, asr #15
    a1c4:	svc	0x00b0f7f8
    a1c8:	strtmi	r4, [r0], -r9, lsr #12
    a1cc:			; <UNDEFINED> instruction: 0xf7ff61bd
    a1d0:			; <UNDEFINED> instruction: 0x4601fe93
    a1d4:	bicle	r2, sp, r0, lsl #16
    a1d8:	andcs	r4, r5, #425984	; 0x68000
    a1dc:			; <UNDEFINED> instruction: 0xf7f84479
    a1e0:	blmi	686198 <pclose@plt+0x682b88>
    a1e4:	ldmibvs	r9, {r0, r1, r3, r4, r5, r6, sl, lr}
    a1e8:	ldc2	0, cr15, [r2], {8}
    a1ec:	strtmi	lr, [r8], -r5, asr #15
    a1f0:	svc	0x009af7f8
    a1f4:	ldmdbmi	r5, {r0, r6, r7, r8, r9, sl, sp, lr, pc}
    a1f8:	strtmi	r2, [r8], -r5, lsl #4
    a1fc:			; <UNDEFINED> instruction: 0xf7f84479
    a200:			; <UNDEFINED> instruction: 0xf008efdc
    a204:	ldr	pc, [r8, r5, lsl #25]!
    a208:	tstcs	r1, r0, lsr r6
    a20c:	stc2	0, cr15, [ip, #32]
    a210:			; <UNDEFINED> instruction: 0xf7f8e7b3
    a214:	svclt	0x0000efd8
    a218:	andeq	r1, r3, ip, ror fp
    a21c:	andeq	r0, r0, r0, ror #4
    a220:	muleq	r3, ip, r0
    a224:	andeq	r4, r3, r2, lsl #1
    a228:	andeq	fp, r1, r6, ror ip
    a22c:	andeq	sp, r1, r2, lsl #30
    a230:	andeq	r4, r3, r0, asr #32
    a234:	andeq	r1, r3, sl, ror #21
    a238:			; <UNDEFINED> instruction: 0x0001b9b0
    a23c:	strdeq	fp, [r1], -ip
    a240:	ldrdeq	sp, [r1], -r2
    a244:	ldrdeq	fp, [r1], -r8
    a248:			; <UNDEFINED> instruction: 0x00033fbc
    a24c:	andeq	fp, r1, ip, ror #18
    a250:	adccs	r4, sl, #4, 18	; 0x10000
    a254:	strlt	r4, [r8, #-2052]	; 0xfffff7fc
    a258:	blmi	11b444 <pclose@plt+0x117e34>
    a25c:	ldrbtmi	r4, [fp], #-1144	; 0xfffffb88
    a260:	stmib	sl, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a264:	andeq	fp, r1, r4, asr #12
    a268:	andeq	fp, r1, r8, asr r6
    a26c:	andeq	fp, r1, sl, asr #26
    a270:	ldrbmi	lr, [r0, sp, lsr #18]!
    a274:	stmdavc	r3, {r0, r3, r7, r9, sl, lr}^
    a278:			; <UNDEFINED> instruction: 0xf100b373
    a27c:	bicmi	r0, r5, #4096	; 0x1000
    a280:	ldmcc	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    a284:	ldrbmi	r2, [r4], -r1, lsl #12
    a288:			; <UNDEFINED> instruction: 0xf814e002
    a28c:	movwlt	r3, #16129	; 0x3f01
    a290:	bl	154f38 <pclose@plt+0x151928>
    a294:	svclt	0x00080704
    a298:	rscsle	r3, r6, r1, lsl #12
    a29c:	mvnsle	r2, r9, lsr #22
    a2a0:	svccc	0x00fff1b8
    a2a4:	ldrtmi	fp, [r8], r8, lsl #30
    a2a8:	mvnle	r3, r1, lsl #28
    a2ac:			; <UNDEFINED> instruction: 0xf1b946b8
    a2b0:	andle	r0, sl, r0, lsl #30
    a2b4:	tsteq	r1, r8, lsl #2	; <UNPREDICTABLE>
    a2b8:			; <UNDEFINED> instruction: 0xf0112001
    a2bc:	ldrbmi	pc, [r1], -sp, asr #28	; <UNPREDICTABLE>
    a2c0:			; <UNDEFINED> instruction: 0xf8c94642
    a2c4:			; <UNDEFINED> instruction: 0xf7f80000
    a2c8:			; <UNDEFINED> instruction: 0xf108ef3e
    a2cc:	ldmfd	sp!, {r1}
    a2d0:			; <UNDEFINED> instruction: 0xf1b887f0
    a2d4:	strdle	r3, [sl, #255]!	; 0xff
    a2d8:			; <UNDEFINED> instruction: 0xf1b94648
    a2dc:	rscsle	r0, r6, r0, lsl #30
    a2e0:			; <UNDEFINED> instruction: 0xf8c92000
    a2e4:	ldrb	r0, [r2, r0]!
    a2e8:			; <UNDEFINED> instruction: 0x4604b510
    a2ec:			; <UNDEFINED> instruction: 0xf7f86800
    a2f0:	stmdavs	r0!, {r2, r3, r4, r8, r9, sl, fp, sp, lr, pc}^
    a2f4:	svc	0x0018f7f8
    a2f8:			; <UNDEFINED> instruction: 0xf7f868a0
    a2fc:	qadd16mi	lr, r0, r6
    a300:			; <UNDEFINED> instruction: 0x4010e8bd
    a304:	svclt	0x000ef7f8
    a308:	ldrbmi	lr, [r0, sp, lsr #18]!
    a30c:			; <UNDEFINED> instruction: 0xf7f94680
    a310:	andcc	lr, r1, sl, asr r8
    a314:	ldc2l	0, cr15, [r6, #-68]!	; 0xffffffbc
    a318:	mulcs	r0, r8, r8
    a31c:	bcs	1bb40 <pclose@plt+0x18530>
    a320:	strcs	sp, [r0, #-74]	; 0xffffffb6
    a324:			; <UNDEFINED> instruction: 0xf1082013
    a328:	vaddhn.i16	d16, q0, <illegal reg q0.5>
    a32c:	strtmi	r0, [lr], r0, lsl #1
    a330:	b	1bdbbf0 <pclose@plt+0x1bd85e0>
    a334:			; <UNDEFINED> instruction: 0xf04f0c08
    a338:			; <UNDEFINED> instruction: 0xf1a20920
    a33c:	bl	30af68 <pclose@plt+0x307958>
    a340:	sbcslt	r0, fp, #4, 2
    a344:	blx	814fa8 <pclose@plt+0x811998>
    a348:	pushle	{r0, r1, r9, fp, ip, sp, lr, pc}
    a34c:	svclt	0x00182e00
    a350:	svceq	0x0000f1be
    a354:	movweq	lr, #23303	; 0x5b07
    a358:	strcc	fp, [r1, #-3848]	; 0xfffff0f8
    a35c:	stclne	0, cr13, [r9], #-32	; 0xffffffe0
    a360:			; <UNDEFINED> instruction: 0x462e463b
    a364:			; <UNDEFINED> instruction: 0xf807b335
    a368:	ldmdane	fp!, {r0, r2, ip, pc}^
    a36c:	strcs	r3, [r0], -r2, lsl #10
    a370:			; <UNDEFINED> instruction: 0xf814701a
    a374:	bcs	14f80 <pclose@plt+0x11970>
    a378:	ldrdlt	sp, [sp, #31]!
    a37c:			; <UNDEFINED> instruction: 0xf813197b
    a380:	bcs	25538c <pclose@plt+0x251d7c>
    a384:	bcs	839fec <pclose@plt+0x8369dc>
    a388:			; <UNDEFINED> instruction: 0xf105bf06
    a38c:	stmibne	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, sl, ip, sp}^
    a390:			; <UNDEFINED> instruction: 0x4640461d
    a394:	movwcs	r4, #1593	; 0x639
    a398:			; <UNDEFINED> instruction: 0xf7f8702b
    a39c:	ldrtmi	lr, [r8], -r4, lsl #31
    a3a0:			; <UNDEFINED> instruction: 0x47f0e8bd
    a3a4:	mrclt	7, 5, APSR_nzcv, cr14, cr8, {7}
    a3a8:	svceq	0x0001f01a
    a3ac:	strcc	sp, [r1], -lr, asr #1
    a3b0:	ldrb	r4, [lr, lr, lsl #13]
    a3b4:	ldrb	r2, [fp, r1, lsl #10]
    a3b8:			; <UNDEFINED> instruction: 0xe7ea463d
    a3bc:			; <UNDEFINED> instruction: 0x4604b510
    a3c0:	ldrdeq	lr, [r0, -r0]
    a3c4:	stc2l	0, cr15, [r2, #-68]	; 0xffffffbc
    a3c8:	ldclt	0, cr6, [r0, #-128]	; 0xffffff80
    a3cc:	blcs	a283e0 <pclose@plt+0xa24dd0>
    a3d0:	strb	sp, [sp, -r0, lsl #2]
    a3d4:	ldrbmi	r2, [r0, -r0]!
    a3d8:	svcmi	0x00f8e92d
    a3dc:			; <UNDEFINED> instruction: 0xf04f1e16
    a3e0:	strmi	r0, [r7], -r0, lsl #20
    a3e4:	ldrmi	r4, [r9], r8, lsl #13
    a3e8:	ldrbmi	fp, [r4], -r8, lsl #30
    a3ec:	strmi	sp, [r4], -pc
    a3f0:			; <UNDEFINED> instruction: 0x4655dd30
    a3f4:	adcmi	lr, lr, #3
    a3f8:	streq	pc, [r1], #-260	; 0xfffffefc
    a3fc:	strtmi	sp, [r0], -ip, lsr #32
    a400:			; <UNDEFINED> instruction: 0xf7f8210a
    a404:	strcc	lr, [r1, #-4070]	; 0xfffff01a
    a408:	stmdacs	r0, {r2, r9, sl, lr}
    a40c:	ldmdavc	fp!, {r0, r1, r4, r5, r6, r7, r8, ip, lr, pc}
    a410:	eorle	r2, r8, pc, ror fp
    a414:	ldrtmi	r4, [r8], -r1, asr #12
    a418:	mcr	7, 2, pc, cr12, cr8, {7}	; <UNPREDICTABLE>
    a41c:	mulcc	r0, r8, r8
    a420:	ldfpld	f3, [fp], #-332	; 0xfffffeb4
    a424:	strcs	fp, [r0, #-2371]	; 0xfffff6bd
    a428:	andpl	pc, r0, r9, asr #17
    a42c:			; <UNDEFINED> instruction: 0xf884b10c
    a430:	strtmi	sl, [r8], -r0
    a434:	svchi	0x00f8e8bd
    a438:	andcc	r4, r1, r5, lsl #12
    a43c:	stc2l	0, cr15, [r2], #68	; 0x44
    a440:			; <UNDEFINED> instruction: 0x462a4639
    a444:			; <UNDEFINED> instruction: 0xf8c94606
    a448:			; <UNDEFINED> instruction: 0xf7f90000
    a44c:	movwcs	lr, #2062	; 0x80e
    a450:			; <UNDEFINED> instruction: 0xe7eb5573
    a454:	sbcsle	r2, sl, r0, lsl #16
    a458:			; <UNDEFINED> instruction: 0xf8942300
    a45c:	eorvc	sl, r3, r0
    a460:	blcs	1fe8554 <pclose@plt+0x1fe4f44>
    a464:	stmdbmi	lr, {r1, r2, r4, r6, r7, r8, ip, lr, pc}
    a468:	bleq	8688c <pclose@plt+0x8327c>
    a46c:			; <UNDEFINED> instruction: 0x46584479
    a470:	mcr	7, 1, pc, cr0, cr8, {7}	; <UNPREDICTABLE>
    a474:	mulcc	r0, r8, r8
    a478:	andcc	r4, r1, r6, lsl #12
    a47c:	ldfpld	f3, [fp], #-76	; 0xffffffb4
    a480:	sbcsle	r2, r0, r0, lsl #22
    a484:	ldc2	0, cr15, [lr], #68	; 0x44
    a488:			; <UNDEFINED> instruction: 0x46324659
    a48c:			; <UNDEFINED> instruction: 0x46071cb5
    a490:	andeq	pc, r0, r9, asr #17
    a494:	svc	0x00e8f7f8
    a498:	ldrpl	r2, [fp, #768]!	; 0x300
    a49c:	svclt	0x0000e7c6
    a4a0:	andeq	fp, r1, r8, ror r9
    a4a4:			; <UNDEFINED> instruction: 0x4604b570
    a4a8:	ldrbtmi	r4, [sp], #-3351	; 0xfffff2e9
    a4ac:			; <UNDEFINED> instruction: 0xf7f86828
    a4b0:	stmdavs	r8!, {r2, r3, r4, r5, r9, sl, fp, sp, lr, pc}^
    a4b4:	mrc	7, 1, APSR_nzcv, cr8, cr8, {7}
    a4b8:	stmib	r5, {r8, r9, sp}^
    a4bc:	mrslt	r3, LR_mon
    a4c0:	stmdblt	r3, {r0, r1, r5, fp, ip, sp, lr}
    a4c4:			; <UNDEFINED> instruction: 0x4620bd70
    a4c8:			; <UNDEFINED> instruction: 0xf9d0f007
    a4cc:	stmdane	r6!, {r0, r1, r5, sl, fp, ip, lr}
    a4d0:	tstle	r4, r8, lsr #22
    a4d4:			; <UNDEFINED> instruction: 0x46294630
    a4d8:	mcr2	7, 6, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
    a4dc:	ldrtmi	r4, [r0], -r6, lsl #8
    a4e0:			; <UNDEFINED> instruction: 0xf0074c0a
    a4e4:	stmdbmi	sl, {r0, r1, r6, r7, r8, fp, ip, sp, lr, pc}
    a4e8:	andcs	r4, r0, #124, 8	; 0x7c000000
    a4ec:	ldrbtmi	r1, [r9], #-3363	; 0xfffff2dd
    a4f0:			; <UNDEFINED> instruction: 0xf7ff4430
    a4f4:	stmdacs	r0, {r0, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    a4f8:	stmdavs	r0!, {r2, r5, r6, r7, ip, lr, pc}^
    a4fc:	rscle	r2, r1, r0, lsl #16
    a500:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    a504:	svclt	0x0000e700
    a508:	andeq	r3, r3, lr, lsl sp
    a50c:	andeq	r3, r3, r0, ror #25
    a510:	andeq	sp, r1, lr, ror r9
    a514:	svcmi	0x00f8e92d
    a518:	ldrdge	pc, [r0], -r0	; <UNPREDICTABLE>
    a51c:	svceq	0x0000f1ba
    a520:			; <UNDEFINED> instruction: 0xf8dad03a
    a524:			; <UNDEFINED> instruction: 0xb3a44000
    a528:	ldrmi	r4, [r1], lr, lsl #12
    a52c:			; <UNDEFINED> instruction: 0xf04f4657
    a530:	strcs	r3, [r0, #-2303]	; 0xfffff701
    a534:	ldrtmi	r6, [r0], -r3, lsr #19
    a538:	tstle	sp, r1, lsl #22
    a53c:	ldrdlt	pc, [r0], -r4
    a540:			; <UNDEFINED> instruction: 0xf0104659
    a544:			; <UNDEFINED> instruction: 0xf1a8fed3
    a548:	blx	fecd754c <pclose@plt+0xfecd3f3c>
    a54c:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
    a550:	svceq	0x0000f1b9
    a554:	movwcs	fp, #3848	; 0xf08
    a558:	ldrtmi	r4, [r0], -r2, lsl #12
    a55c:	cmplt	fp, sl, asr #3
    a560:	svc	0x0030f7f8
    a564:			; <UNDEFINED> instruction: 0x46024631
    a568:			; <UNDEFINED> instruction: 0xf0114658
    a56c:	stmdacs	r0, {r0, r1, r4, r6, r7, r8, fp, ip, sp, lr, pc}
    a570:	strtmi	fp, [r8], ip, lsl #30
    a574:	ldmcc	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    a578:	svcmi	0x0004f857
    a57c:	cfstr32cs	mvfx3, [r0], {1}
    a580:			; <UNDEFINED> instruction: 0xf1b9d1d8
    a584:	svclt	0x00180f00
    a588:	svccc	0x00fff1b8
    a58c:			; <UNDEFINED> instruction: 0xf85abf18
    a590:	strtmi	r4, [r0], -r8, lsr #32
    a594:	svchi	0x00f8e8bd
    a598:	ubfx	r4, r4, #12, #27
    a59c:			; <UNDEFINED> instruction: 0x460db570
    a5a0:	stmdacs	r0, {r1, r2, r9, sl, lr}
    a5a4:	stmdavs	r2, {r1, r2, r6, ip, lr, pc}
    a5a8:			; <UNDEFINED> instruction: 0x4603b132
    a5ac:			; <UNDEFINED> instruction: 0xf8532200
    a5b0:	andcc	r1, r1, #4, 30
    a5b4:	mvnsle	r2, r0, lsl #18
    a5b8:	eorsle	r2, r0, r0, lsl #26
    a5bc:	blcs	24670 <pclose@plt+0x21060>
    a5c0:	strtmi	sp, [fp], -fp, asr #32
    a5c4:			; <UNDEFINED> instruction: 0xf8532100
    a5c8:	tstcc	r1, r4, lsl #30
    a5cc:	mvnsle	r2, r0, lsl #16
    a5d0:	andcc	r4, r1, #167772160	; 0xa000000
    a5d4:			; <UNDEFINED> instruction: 0xf0110090
    a5d8:	mcrcs	12, 0, pc, cr0, cr5, {0}	; <UNPREDICTABLE>
    a5dc:	ldmdavs	r2!, {r0, r2, r4, r5, ip, lr, pc}
    a5e0:	eorsle	r2, pc, r0, lsl #20
    a5e4:	ldrtmi	r1, [r1], -r4, lsl #30
    a5e8:			; <UNDEFINED> instruction: 0xf8442300
    a5ec:	movwcc	r2, #7940	; 0x1f04
    a5f0:	svccs	0x0004f851
    a5f4:	bcs	a874 <pclose@plt+0x7264>
    a5f8:	strmi	sp, [r6], #-503	; 0xfffffe09
    a5fc:	stmdavs	sl!, {r0, r2, r5, r6, r8, ip, sp, pc}
    a600:	bl	36b50 <pclose@plt+0x33540>
    a604:			; <UNDEFINED> instruction: 0xf8410183
    a608:	movwcc	r2, #6916	; 0x1b04
    a60c:	svccs	0x0004f855
    a610:	mvnsle	r2, r0, lsl #20
    a614:	streq	lr, [r3], r0, lsl #22
    a618:	eorsvs	r2, r3, r0, lsl #6
    a61c:	andcc	fp, r1, #112, 26	; 0x1c00
    a620:			; <UNDEFINED> instruction: 0xf0110090
    a624:	ldmdavs	r2!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}
    a628:	bicsle	r2, fp, r0, lsl #20
    a62c:	movwcs	r4, #1542	; 0x606
    a630:	ldcllt	0, cr6, [r0, #-204]!	; 0xffffff34
    a634:	stmdavs	ip, {r0, r5, r6, r8, ip, sp, pc}
    a638:	stccs	6, cr4, [r0], {2}
    a63c:	andcs	sp, r4, r1, asr #3
    a640:	blx	ff84668e <pclose@plt+0xff84307e>
    a644:	strmi	r4, [r6], -r3, lsr #12
    a648:			; <UNDEFINED> instruction: 0x4633e7d9
    a64c:	ldrb	r4, [r6, r6, lsl #12]
    a650:			; <UNDEFINED> instruction: 0xf0112004
    a654:			; <UNDEFINED> instruction: 0x4606fbd7
    a658:	andcc	lr, r1, #61079552	; 0x3a40000
    a65c:			; <UNDEFINED> instruction: 0xf0110090
    a660:	sbfx	pc, r1, #23, #29
    a664:			; <UNDEFINED> instruction: 0x46064613
    a668:	svclt	0x0000e7c9
    a66c:			; <UNDEFINED> instruction: 0x4605b5f8
    a670:			; <UNDEFINED> instruction: 0xf011201c
    a674:	stmdavs	fp!, {r0, r1, r2, r6, r7, r8, r9, fp, ip, sp, lr, pc}
    a678:	tstlt	fp, r4, lsl #12
    a67c:			; <UNDEFINED> instruction: 0xf0114618
    a680:	strmi	pc, [r3], -sp, lsl #25
    a684:	eorvs	r6, r3, r8, ror #16
    a688:			; <UNDEFINED> instruction: 0xf011b108
    a68c:	stmiavs	fp!, {r0, r1, r2, r7, sl, fp, ip, sp, lr, pc}
    a690:	tstlt	fp, r0, rrx
    a694:			; <UNDEFINED> instruction: 0xf0114618
    a698:	strmi	pc, [r3], -r1, lsl #25
    a69c:	strtmi	r6, [r0], -pc, ror #17
    a6a0:	ldrdvs	lr, [r4, -r5]
    a6a4:	stmib	r4, {r1, r3, r5, r7, r8, fp, sp, lr}^
    a6a8:	stmib	r4, {r1, r8, r9, sl, ip, sp}^
    a6ac:			; <UNDEFINED> instruction: 0x61a26104
    a6b0:	svclt	0x0000bdf8
    a6b4:			; <UNDEFINED> instruction: 0x4605b570
    a6b8:	stmdavs	r3, {r3, r4, r6, r8, r9, ip, sp, pc}
    a6bc:	strmi	fp, [r2], -r3, lsl #6
    a6c0:			; <UNDEFINED> instruction: 0xf8522300
    a6c4:	ldrmi	r1, [r8], -r4, lsl #30
    a6c8:	stmdbcs	r0, {r0, r8, r9, ip, sp}
    a6cc:	strdcc	sp, [r2], -r9
    a6d0:			; <UNDEFINED> instruction: 0xf0110080
    a6d4:	stmdavs	sl!, {r0, r1, r2, r4, r7, r8, r9, fp, ip, sp, lr, pc}
    a6d8:	biclt	r4, r2, r6, lsl #12
    a6dc:	ldrmi	r1, [r0], -r4, lsl #30
    a6e0:			; <UNDEFINED> instruction: 0xffc4f7ff
    a6e4:	svccs	0x0004f855
    a6e8:	movwcc	r4, #34339	; 0x8623
    a6ec:			; <UNDEFINED> instruction: 0xf8441b9b
    a6f0:	bcs	e308 <pclose@plt+0xacf8>
    a6f4:	ldrtmi	sp, [r3], #-499	; 0xfffffe0d
    a6f8:	andsvs	r2, sl, r0, lsl #4
    a6fc:	ldcllt	6, cr4, [r0, #-192]!	; 0xffffff40
    a700:			; <UNDEFINED> instruction: 0xf0112004
    a704:	stmdavs	sl!, {r0, r1, r2, r3, r4, r5, r6, r8, r9, fp, ip, sp, lr, pc}
    a708:	bcs	1bf28 <pclose@plt+0x18918>
    a70c:	strmi	sp, [r3], -r6, ror #3
    a710:			; <UNDEFINED> instruction: 0x4606e7f2
    a714:	svclt	0x0000e7f2
    a718:	strb	fp, [r5, #256]!	; 0x100
    a71c:	svclt	0x00004770
    a720:	ldrlt	fp, [r8, #-376]!	; 0xfffffe88
    a724:	stmdavs	r0, {r0, r2, r9, sl, lr}
    a728:			; <UNDEFINED> instruction: 0x462cb130
    a72c:	ldc2l	7, cr15, [ip, #1020]	; 0x3fc
    a730:	svceq	0x0004f854
    a734:	mvnsle	r2, r0, lsl #16
    a738:	pop	{r3, r5, r9, sl, lr}
    a73c:			; <UNDEFINED> instruction: 0xf7f84038
    a740:			; <UNDEFINED> instruction: 0x4770bcf1
    a744:			; <UNDEFINED> instruction: 0x4606b570
    a748:			; <UNDEFINED> instruction: 0x460d201c
    a74c:	blx	16c679a <pclose@plt+0x16c318a>
    a750:	strmi	r2, [r4], -r0, lsl #6
    a754:	tstlt	lr, r3
    a758:			; <UNDEFINED> instruction: 0xf0114630
    a75c:			; <UNDEFINED> instruction: 0x4606fc1f
    a760:	tstlt	sp, r6, rrx
    a764:			; <UNDEFINED> instruction: 0xf0114628
    a768:			; <UNDEFINED> instruction: 0x4605fc19
    a76c:	strtmi	r2, [r0], -r0, lsl #6
    a770:	stmib	r4, {r0, r2, r5, r7, sp, lr}^
    a774:	stmib	r4, {r0, r1, r8, r9, ip, sp}^
    a778:	ldcllt	3, cr3, [r0, #-20]!	; 0xffffffec
    a77c:	strb	fp, [r3, #256]	; 0x100
    a780:	svclt	0x00004770
    a784:	push	{r2, r7, ip, sp, pc}
    a788:	mcrge	3, 0, r4, cr8, cr8, {7}
    a78c:	stcmi	13, cr4, [sl], #676	; 0x2a4
    a790:	stm	r6, {r0, r2, r3, r4, r5, r6, sl, lr}
    a794:	stmdbpl	fp!, {r0, r1, r2, r3}
    a798:	tstlt	fp, fp, lsl r8
    a79c:	stmdavc	r3!, {r0, r2, r3, sl, fp, ip, pc}
    a7a0:	andle	r2, r4, fp, lsl fp
    a7a4:	ldmfd	sp!, {sp}
    a7a8:	strdlt	r4, [r4], -r8
    a7ac:	addmi	r4, r4, #112, 14	; 0x1c00000
    a7b0:	rscsle	r4, r7, #6291456	; 0x600000
    a7b4:	mlascc	r0, sp, r8, pc	; <UNPREDICTABLE>
    a7b8:	cmnle	sp, r0, lsl #22
    a7bc:	mlacc	r4, sp, r8, pc	; <UNPREDICTABLE>
    a7c0:	blcs	363f0 <pclose@plt+0x32de0>
    a7c4:	addhi	pc, r5, r0, asr #32
    a7c8:	stmiapl	fp!, {r2, r3, r4, r7, r8, r9, fp, lr}^
    a7cc:	tsteq	pc, fp, lsl r8	; <UNPREDICTABLE>
    a7d0:	movwcs	sp, #5493	; 0x1575
    a7d4:			; <UNDEFINED> instruction: 0xf814930e
    a7d8:			; <UNDEFINED> instruction: 0xf88d2b01
    a7dc:	andsls	r3, r0, #60	; 0x3c
    a7e0:	strls	r2, [sp], #-768	; 0xfffffd00
    a7e4:	eorscc	pc, r0, sp, lsl #17
    a7e8:	blcs	16e887c <pclose@plt+0x16e526c>
    a7ec:	mcrls	1, 0, sp, cr8, cr10, {6}
    a7f0:	ldmible	r7, {r1, r2, r5, r7, r9, lr}^
    a7f4:	mlacc	r4, sp, r8, pc	; <UNPREDICTABLE>
    a7f8:	blcs	36428 <pclose@plt+0x32e18>
    a7fc:	adchi	pc, r7, r0, asr #32
    a800:	stmiapl	fp!, {r1, r2, r3, r7, r8, r9, fp, lr}^
    a804:			; <UNDEFINED> instruction: 0x011a689b
    a808:	addshi	pc, r8, r0, asr #2
    a80c:	movwls	r2, #58113	; 0xe301
    a810:			; <UNDEFINED> instruction: 0xf88d7822
    a814:	andsls	r3, r0, #60	; 0x3c
    a818:			; <UNDEFINED> instruction: 0xf04f2300
    a81c:			; <UNDEFINED> instruction: 0xf88d0901
    a820:	bl	1168e8 <pclose@plt+0x1132d8>
    a824:			; <UNDEFINED> instruction: 0xf8cd0809
    a828:			; <UNDEFINED> instruction: 0xf8cd9038
    a82c:			; <UNDEFINED> instruction: 0xf7f88034
    a830:	stmdavc	r3!, {r1, r4, r5, r7, r8, sl, fp, sp, lr, pc}^
    a834:	strmi	r6, [r6], -r2, lsl #16
    a838:	andscs	pc, r3, r2, lsr r8	; <UNPREDICTABLE>
    a83c:	ldrle	r0, [r1, #1300]!	; 0x514
    a840:	strmi	r9, [r0, #3080]!	; 0xc08
    a844:			; <UNDEFINED> instruction: 0xf89dd2ae
    a848:	bcs	128e0 <pclose@plt+0xf2d0>
    a84c:	sbcshi	pc, ip, r0, asr #32
    a850:	ldmdbeq	r8, {r1, r3, r4, r5, r6, r9, fp, lr}^
    a854:	tsteq	pc, r3	; <UNPREDICTABLE>
    a858:			; <UNDEFINED> instruction: 0xf85258aa
    a85c:	sbcmi	r2, sl, r0, lsr #32
    a860:			; <UNDEFINED> instruction: 0xf14007d0
    a864:	strbmi	r8, [r5], -r6, lsr #1
    a868:			; <UNDEFINED> instruction: 0xf88d9310
    a86c:	strcs	r9, [r1], #-60	; 0xffffffc4
    a870:	stmdbne	fp!, {r8, r9, sl, sp}
    a874:	movwls	r9, #54286	; 0xd40e
    a878:	eorsvc	pc, r0, sp, lsl #17
    a87c:	bcs	1b68a2c <pclose@plt+0x1b6541c>
    a880:	addshi	pc, r2, r0
    a884:			; <UNDEFINED> instruction: 0xf8316831
    a888:	ldreq	r2, [r2, #-18]	; 0xffffffee
    a88c:	bls	23febc <pclose@plt+0x23c8ac>
    a890:	addle	r4, r7, #805306377	; 0x30000009
    a894:			; <UNDEFINED> instruction: 0xf010a808
    a898:	blls	389a1c <pclose@plt+0x38640c>
    a89c:	cfldrdne	mvd9, [sl], {14}
    a8a0:	eorsvc	pc, r0, sp, lsl #17
    a8a4:	ldmdavc	fp, {r0, r2, r3, r9, ip, pc}^
    a8a8:			; <UNDEFINED> instruction: 0xf47f2b6d
    a8ac:	bls	5f66a0 <pclose@plt+0x5f3090>
    a8b0:	strtmi	r2, [r0], -r5, lsl #6
    a8b4:			; <UNDEFINED> instruction: 0xe7766013
    a8b8:	strmi	r9, [ip], #-2318	; 0xfffff6f2
    a8bc:	svcge	0x000ae790
    a8c0:			; <UNDEFINED> instruction: 0xf7f84638
    a8c4:	stmdacs	r0, {r2, r3, r6, sl, fp, sp, lr, pc}
    a8c8:	adchi	pc, r0, r0
    a8cc:			; <UNDEFINED> instruction: 0xf88d2301
    a8d0:	blne	c96968 <pclose@plt+0xc93358>
    a8d4:	ldmdage	r0, {r0, r5, r9, sl, lr}
    a8d8:			; <UNDEFINED> instruction: 0xf011463b
    a8dc:	strmi	pc, [r4], -r9, lsl #23
    a8e0:	stclne	0, cr9, [r0], #-56	; 0xffffffc8
    a8e4:	stcne	0, cr13, [r1], #108	; 0x6c
    a8e8:	eorle	r9, r0, sp, lsl #28
    a8ec:	strcs	fp, [r1], #-2380	; 0xfffff6b4
    a8f0:	ldmdavc	r3!, {r1, r2, r3, sl, ip, pc}
    a8f4:			; <UNDEFINED> instruction: 0xf0402b00
    a8f8:	blls	42ab50 <pclose@plt+0x427540>
    a8fc:			; <UNDEFINED> instruction: 0xf0402b00
    a900:	ldrtmi	r8, [r8], -lr, lsl #1
    a904:			; <UNDEFINED> instruction: 0xf88d2301
    a908:			; <UNDEFINED> instruction: 0xf7f8303c
    a90c:	ldrtmi	lr, [r4], #-3112	; 0xfffff3d8
    a910:			; <UNDEFINED> instruction: 0xf43f2800
    a914:	movwcs	sl, #3941	; 0xf65
    a918:	eorcc	pc, r4, sp, lsl #17
    a91c:	stcls	7, cr14, [sp], {96}	; 0x60
    a920:	movwcs	r2, #513	; 0x201
    a924:	ldrmi	r9, [r4], #-526	; 0xfffffdf2
    a928:	eorscc	pc, ip, sp, lsl #17
    a92c:	stcls	7, cr14, [r8], {88}	; 0x58
    a930:			; <UNDEFINED> instruction: 0xf88d2300
    a934:	blne	fe996a2c <pclose@plt+0xfe99341c>
    a938:	ldrb	r9, [r1, -lr, lsl #12]
    a93c:	ldrtmi	sl, [r8], -sl, lsl #30
    a940:	stc	7, cr15, [ip], {248}	; 0xf8
    a944:	rsble	r2, r1, r0, lsl #16
    a948:			; <UNDEFINED> instruction: 0xf88d2301
    a94c:	blne	c969e4 <pclose@plt+0xc933d4>
    a950:	ldrtmi	r4, [fp], -r1, lsr #12
    a954:			; <UNDEFINED> instruction: 0xf011a810
    a958:	mcrrne	11, 4, pc, r3, cr11	; <UNPREDICTABLE>
    a95c:	svclt	0x0002900e
    a960:	stcls	3, cr2, [sp], {-0}
    a964:	eorscc	pc, ip, sp, lsl #17
    a968:	svcge	0x0056f43f
    a96c:	stcls	12, cr1, [sp], {134}	; 0x86
    a970:	movwcs	fp, #3844	; 0xf04
    a974:	eorscc	pc, ip, sp, lsl #17
    a978:	svcge	0x004ef43f
    a97c:	movwcs	fp, #6456	; 0x1938
    a980:	stmdavc	r3!, {r1, r2, r3, r8, r9, ip, pc}
    a984:	cmple	ip, r0, lsl #22
    a988:	blcs	315d0 <pclose@plt+0x2dfc0>
    a98c:	ldrtmi	sp, [r8], -r7, asr #2
    a990:			; <UNDEFINED> instruction: 0xf88d2301
    a994:			; <UNDEFINED> instruction: 0xf7f8303c
    a998:	stmdacs	r0, {r1, r5, r6, r7, r8, r9, fp, sp, lr, pc}
    a99c:	svcge	0x003cf43f
    a9a0:			; <UNDEFINED> instruction: 0xf88d2300
    a9a4:	ldr	r3, [r7, -r4, lsr #32]!
    a9a8:	movwcs	r9, #18967	; 0x4a17
    a9ac:	andsvs	r4, r3, r0, lsr #12
    a9b0:	svcge	0x000ae6f9
    a9b4:			; <UNDEFINED> instruction: 0xf7f84638
    a9b8:	teqlt	r8, #215040	; 0x34800
    a9bc:	eorls	pc, r4, sp, lsl #17
    a9c0:	bl	fe91c2cc <pclose@plt+0xfe918cbc>
    a9c4:	ldmdage	r0, {r3, r9}
    a9c8:			; <UNDEFINED> instruction: 0xf011463b
    a9cc:	fstmiaxne	r1, {d31-d38}	;@ Deprecated
    a9d0:	ldmdale	r4, {r1, r2, r3, ip, pc}
    a9d4:	stmdblt	r8!, {r0, r2, r3, r8, sl, fp, ip, pc}
    a9d8:	movwls	r2, #58113	; 0xe301
    a9dc:	bllt	e8a90 <pclose@plt+0xe5480>
    a9e0:	stmiblt	r3!, {r4, r8, r9, fp, ip, pc}^
    a9e4:	movwcs	r4, #5688	; 0x1638
    a9e8:	eorscc	pc, ip, sp, lsl #17
    a9ec:	bl	fedc89d4 <pclose@plt+0xfedc53c4>
    a9f0:			; <UNDEFINED> instruction: 0xf43f2800
    a9f4:	movwcs	sl, #3900	; 0xf3c
    a9f8:	eorcc	pc, r4, sp, lsl #17
    a9fc:	movwcs	lr, #1847	; 0x737
    aa00:			; <UNDEFINED> instruction: 0xf88d9d0d
    aa04:			; <UNDEFINED> instruction: 0xe732303c
    aa08:	ldrb	sl, [r9, sl, lsl #30]
    aa0c:	addcs	r4, lr, #12, 22	; 0x3000
    aa10:	stmdami	sp, {r2, r3, r8, fp, lr}
    aa14:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    aa18:			; <UNDEFINED> instruction: 0xf7f84478
    aa1c:			; <UNDEFINED> instruction: 0xf7ffedee
    aa20:	blmi	2c9a84 <pclose@plt+0x2c6474>
    aa24:	stmdbmi	sl, {r0, r3, r5, r7, r9, sp}
    aa28:	ldrbtmi	r4, [fp], #-2058	; 0xfffff7f6
    aa2c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    aa30:	stcl	7, cr15, [r2, #992]!	; 0x3e0
    aa34:	ldrdeq	r1, [r3], -r8
    aa38:	andeq	r0, r0, r0, lsr r2
    aa3c:	andeq	r0, r0, ip, asr #4
    aa40:	muleq	r1, r4, r5
    aa44:	andeq	sl, r1, r6, lsl #29
    aa48:			; <UNDEFINED> instruction: 0x0001aeb4
    aa4c:	andeq	fp, r1, lr, ror r5
    aa50:	andeq	sl, r1, r0, ror lr
    aa54:			; <UNDEFINED> instruction: 0x0001aeb6
    aa58:	movwcs	fp, #1392	; 0x570
    aa5c:	addlt	r4, r2, r1, lsr #26
    aa60:	adcvs	r4, fp, sp, ror r4
    aa64:	svcvs	0x0082b160
    aa68:	rscvs	r4, fp, r4, lsl #12
    aa6c:	andcs	fp, lr, r2, asr #2
    aa70:	stcl	7, cr15, [lr, #-992]!	; 0xfffffc20
    aa74:	smlatbls	r1, r1, pc, r6	; <UNPREDICTABLE>
    aa78:			; <UNDEFINED> instruction: 0xf7f84606
    aa7c:	stmdblt	r8, {r1, r2, r3, r6, r7, r8, r9, fp, sp, lr, pc}
    aa80:	ldcllt	0, cr11, [r0, #-8]!
    aa84:	ldrtmi	r9, [r0], -r1, lsl #18
    aa88:	mcrr	7, 15, pc, r2, cr8	; <UNPREDICTABLE>
    aa8c:	andcc	r6, r1, r8, lsr #2
    aa90:	svcvs	0x00a1d0f6
    aa94:	ldrbtmi	r4, [r8], #-2068	; 0xfffff7ec
    aa98:			; <UNDEFINED> instruction: 0xf7f89101
    aa9c:			; <UNDEFINED> instruction: 0xb1a8ebbe
    aaa0:	stmdbls	r1, {r1, r4, sl, fp, lr}
    aaa4:			; <UNDEFINED> instruction: 0x4620447c
    aaa8:	bl	fedc8a90 <pclose@plt+0xfedc5480>
    aaac:	cmnlt	r8, r1, lsl #18
    aab0:	ldmdblt	fp!, {r0, r1, r3, r5, r6, r7, fp, sp, lr}^
    aab4:			; <UNDEFINED> instruction: 0xf7f84620
    aab8:	cmnvs	r8, ip, lsr #24
    aabc:	tstle	r9, r1
    aac0:	andlt	r6, r2, r8, lsr #18
    aac4:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    aac8:	blt	fef48ab0 <pclose@plt+0xfef454a0>
    aacc:	andcs	r4, r1, #8, 22	; 0x2000
    aad0:	sbcsvs	r4, sl, fp, ror r4
    aad4:	andcs	r4, r1, #7168	; 0x1c00
    aad8:	addsvs	r4, sl, fp, ror r4
    aadc:	mullt	r2, sl, r1
    aae0:	svclt	0x0000bd70
    aae4:	andeq	r3, r3, r8, ror #14
    aae8:	andeq	fp, r1, r2, asr r3
    aaec:	andeq	fp, r1, ip, asr #6
    aaf0:	strdeq	r3, [r3], -r8
    aaf4:	strdeq	r3, [r3], -r0
    aaf8:			; <UNDEFINED> instruction: 0xf7ffb508
    aafc:	andcs	pc, r0, #692	; 0x2b4
    ab00:	stmdbmi	r7, {r1, r2, r8, r9, fp, lr}
    ab04:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    ab08:			; <UNDEFINED> instruction: 0x61da6998
    ab0c:	vstrlt.16	s22, [r8, #-0]	; <UNPREDICTABLE>
    ab10:	stmiapl	fp, {r2, r8, r9, fp, lr}^
    ab14:	andcs	lr, r0, #3194880	; 0x30c000
    ab18:	stclt	0, cr6, [r8, #-616]	; 0xfffffd98
    ab1c:	andeq	r3, r3, r4, asr #13
    ab20:	andeq	r1, r3, r2, ror #2
    ab24:	andeq	r0, r0, r8, ror #4
    ab28:	cfstr32mi	mvfx11, [r8], {16}
    ab2c:	stmiavs	r3!, {r2, r3, r4, r5, r6, sl, lr}
    ab30:	vldrlt.16	s22, [r0, #-6]	; <UNPREDICTABLE>
    ab34:			; <UNDEFINED> instruction: 0xf7f86920
    ab38:	stmiavs	r3!, {r3, r7, r9, fp, sp, lr, pc}^
    ab3c:	mvnsle	r2, r0, lsl #22
    ab40:	pop	{r5, r6, r8, fp, sp, lr}
    ab44:			; <UNDEFINED> instruction: 0xf7f84010
    ab48:	svclt	0x0000ba7d
    ab4c:	muleq	r3, ip, r6
    ab50:	bmi	1dcf70 <pclose@plt+0x1d9960>
    ab54:	blmi	1dbd40 <pclose@plt+0x1d8730>
    ab58:	ldrbtmi	r5, [fp], #-2186	; 0xfffff776
    ab5c:	ldmibvs	r9, {r3, r4, r7, r9, fp, sp, lr}^
    ab60:	subsvs	r6, r8, #9568256	; 0x920000
    ab64:	andsvs	r6, sl, #-1879048179	; 0x9000000d
    ab68:	svclt	0x00004770
    ab6c:	andeq	r1, r3, r4, lsl r1
    ab70:	andeq	r0, r0, r8, ror #4
    ab74:	andeq	r3, r3, lr, ror #12
    ab78:	blmi	21cf9c <pclose@plt+0x21998c>
    ab7c:	ldrbtmi	r4, [r9], #-2568	; 0xfffff5f8
    ab80:	ldrlt	r4, [r0], #-1147	; 0xfffffb85
    ab84:	ldmib	r3, {r3, r7, fp, ip, lr}^
    ab88:	bvs	ff69afb0 <pclose@plt+0xff6979a0>
    ab8c:	addsvs	r6, r9, #132	; 0x84
    ab90:	blmi	148d0c <pclose@plt+0x1456fc>
    ab94:			; <UNDEFINED> instruction: 0x477061da
    ab98:	andeq	r1, r3, sl, ror #1
    ab9c:	andeq	r3, r3, r8, asr #12
    aba0:	andeq	r0, r0, r8, ror #4
    aba4:	tstlt	r8, r0, lsl #19
    aba8:	tstlt	r8, r0, lsl #16
    abac:	svclt	0x0000f005
    abb0:	ldrbmi	r2, [r0, -r0]!
    abb4:			; <UNDEFINED> instruction: 0x4606b5f0
    abb8:	addlt	r6, r3, r5, lsl #16
    abbc:	strtmi	fp, [r8], -sp, ror #6
    abc0:	stc	7, cr15, [r0], {248}	; 0xf8
    abc4:	adcmi	r1, r5, #44, 16	; 0x2c0000
    abc8:	strtmi	sp, [r3], -r9, lsl #4
    abcc:	addsmi	lr, sp, #1
    abd0:	ldrmi	sp, [ip], -r1, lsr #32
    abd4:			; <UNDEFINED> instruction: 0xf8143b01
    abd8:	bcs	bd5be4 <pclose@plt+0xbd25d4>
    abdc:			; <UNDEFINED> instruction: 0x4620d1f7
    abe0:			; <UNDEFINED> instruction: 0xf7f84d0f
    abe4:	ldrbtmi	lr, [sp], #-3056	; 0xfffff410
    abe8:	ldmvs	r0!, {r0, r1, r2, r9, sl, lr}
    abec:	bl	ffac8bd4 <pclose@plt+0xffac55c4>
    abf0:	blvs	a10cdc <pclose@plt+0xa0d6cc>
    abf4:			; <UNDEFINED> instruction: 0xf0113103
    abf8:	ldmvs	r3!, {r0, r3, r5, r8, fp, ip, sp, lr, pc}
    abfc:			; <UNDEFINED> instruction: 0xf04f9400
    ac00:	strdcs	r3, [r1, -pc]
    ac04:	movwls	r6, #4904	; 0x1328
    ac08:	ldrbtmi	r4, [fp], #-2822	; 0xfffff4fa
    ac0c:	ldc	7, cr15, [r6], {248}	; 0xf8
    ac10:	andlt	r6, r3, r8, lsr #22
    ac14:			; <UNDEFINED> instruction: 0x462cbdf0
    ac18:	stmvs	r0, {r0, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    ac1c:	ldcllt	0, cr11, [r0, #12]!
    ac20:	andeq	r3, r3, r2, ror #11
    ac24:	andeq	fp, r1, lr, ror #3
    ac28:			; <UNDEFINED> instruction: 0x4604b510
    ac2c:	bl	ff2c8c14 <pclose@plt+0xff2c5604>
    ac30:	addmi	r4, r4, #32, 8	; 0x20000000
    ac34:	strmi	sp, [r3], -r9, lsl #4
    ac38:	adcmi	lr, r3, #1
    ac3c:	ldrmi	sp, [r8], -r6
    ac40:			; <UNDEFINED> instruction: 0xf8103b01
    ac44:	bcs	bd5c50 <pclose@plt+0xbd2640>
    ac48:	ldfltd	f5, [r0, #-988]	; 0xfffffc24
    ac4c:	ldclt	6, cr4, [r0, #-96]	; 0xffffffa0
    ac50:	stmibvs	r0, {r4, r8, ip, sp, pc}^
    ac54:	andne	pc, r0, r0, asr #7
    ac58:	svclt	0x00004770
    ac5c:	stmibvs	r3, {r3, r5, r6, r8, ip, sp, pc}^
    ac60:	ldrlt	r4, [r0], #-2566	; 0xfffff5fa
    ac64:	strcs	r4, [r0], #-1146	; 0xfffffb86
    ac68:	tsteq	r0, #67	; 0x43	; <UNPREDICTABLE>
    ac6c:	addvs	r6, r1, r4, asr #32
    ac70:	blmi	148dec <pclose@plt+0x1457dc>
    ac74:	bicvs	r6, r3, r2
    ac78:			; <UNDEFINED> instruction: 0x47704770
    ac7c:	andeq	sp, r1, r8, lsl #4
    ac80:	blmi	2f8168 <pclose@plt+0x2f4b58>
    ac84:	ldrbtmi	r4, [fp], #-2571	; 0xfffff5f5
    ac88:	ldmdavs	ip, {r0, r1, r3, r4, r7, fp, ip, lr}
    ac8c:	strmi	fp, [r5], -ip, ror #2
    ac90:	teqlt	fp, r3, lsr #19
    ac94:			; <UNDEFINED> instruction: 0x462969da
    ac98:	strle	r0, [r3, #-1746]	; 0xfffff92e
    ac9c:			; <UNDEFINED> instruction: 0xf7f86898
    aca0:			; <UNDEFINED> instruction: 0xb110e9f2
    aca4:	stccs	8, cr6, [r0], {36}	; 0x24
    aca8:			; <UNDEFINED> instruction: 0x4620d1f2
    acac:	svclt	0x0000bd38
    acb0:	andeq	r0, r3, r2, ror #31
    acb4:	ldrdeq	r0, [r0], -ip
    acb8:	andvs	r2, r3, r0, lsl #6
    acbc:	addvs	r6, r3, r3, asr #32
    acc0:	svclt	0x00004770
    acc4:			; <UNDEFINED> instruction: 0xf7f86800
    acc8:	svclt	0x0000ba2d
    accc:	mvnsmi	lr, #737280	; 0xb4000
    acd0:	bmi	a5c52c <pclose@plt+0xa58f1c>
    acd4:	blmi	a5c4ec <pclose@plt+0xa58edc>
    acd8:	ldrbtmi	fp, [sl], #-133	; 0xffffff7b
    acdc:	strmi	r6, [lr], -r0, lsl #16
    ace0:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    ace4:			; <UNDEFINED> instruction: 0xf04f9303
    ace8:	ldmdblt	r0, {r8, r9}^
    acec:	bl	fee02dd0 <pclose@plt+0xfedff7c0>
    acf0:	b	13cea14 <pclose@plt+0x13cb404>
    acf4:	ldmdale	fp!, {r0, r1, r2, r6, r8}
    acf8:	rsbvs	r6, r1, r0, lsr #16
    acfc:			; <UNDEFINED> instruction: 0xf8a6f011
    ad00:	stmiavs	r1!, {r5, sp, lr}
    ad04:	mvnscc	pc, #79	; 0x4f
    ad08:	andcs	r6, r1, #6750208	; 0x670000
    ad0c:	strls	r4, [r1, #-1032]	; 0xfffffbf8
    ad10:			; <UNDEFINED> instruction: 0x96001a79
    ad14:			; <UNDEFINED> instruction: 0xf7f89502
    ad18:			; <UNDEFINED> instruction: 0xf1b0ea0e
    ad1c:	svclt	0x00b80800
    ad20:	blle	ff924ec4 <pclose@plt+0xff9218b4>
    ad24:	ldrdvc	lr, [r1], -r4
    ad28:	stmdbeq	r8, {r8, r9, fp, sp, lr, pc}
    ad2c:	sbcsle	r4, lr, #775946240	; 0x2e400000
    ad30:	ldclne	8, cr6, [sl], #-140	; 0xffffff74
    ad34:	tstcs	r0, r2, lsl sl
    ad38:			; <UNDEFINED> instruction: 0xf7f84418
    ad3c:	stmdacs	r0, {r3, r6, r7, r8, r9, fp, sp, lr, pc}
    ad40:	bmi	3ff09c <pclose@plt+0x3fba8c>
    ad44:	ldrbtmi	r4, [sl], #-2829	; 0xfffff4f3
    ad48:	andls	pc, r8, r4, asr #17
    ad4c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    ad50:	subsmi	r9, sl, r3, lsl #22
    ad54:	strbmi	sp, [r0], -lr, lsl #2
    ad58:	pop	{r0, r2, ip, sp, pc}
    ad5c:	stmdavs	r0!, {r4, r5, r6, r7, r8, r9, pc}^
    ad60:	vst2.8	{d27,d29}, [pc :64], r0
    ad64:	rsbvs	r7, r0, r0
    ad68:			; <UNDEFINED> instruction: 0xf84cf011
    ad6c:	strb	r6, [r8, r0, lsr #32]
    ad70:			; <UNDEFINED> instruction: 0xf920f011
    ad74:	b	9c8d5c <pclose@plt+0x9c574c>
    ad78:	andeq	r0, r3, lr, lsl #31
    ad7c:	andeq	r0, r0, r0, ror #4
    ad80:	andeq	r0, r3, r2, lsr #30
    ad84:	andcc	lr, r1, #208, 18	; 0x340000
    ad88:	addsmi	r4, r9, #285212672	; 0x11000000
    ad8c:			; <UNDEFINED> instruction: 0xf5b1d908
    ad90:	svclt	0x002e7f00
    ad94:	vst4.16	{d22-d25}, [pc], r1
    ad98:	subvs	r7, r3, r0, lsl #6
    ad9c:	bllt	3c8da0 <pclose@plt+0x3c5790>
    ada0:	svclt	0x00004770
    ada4:	ldrdcs	lr, [r1], -r0
    ada8:			; <UNDEFINED> instruction: 0x47701a10
    adac:	ldrsbgt	pc, [r4], #-143	; 0xffffff71	; <UNPREDICTABLE>
    adb0:			; <UNDEFINED> instruction: 0x4604b5f0
    adb4:	ldrbtmi	r6, [ip], #2183	; 0x887
    adb8:	strmi	r6, [r8], -r6, lsl #16
    adbc:			; <UNDEFINED> instruction: 0x461a4611
    adc0:	addlt	r4, r7, r1, lsl fp
    adc4:	ldrtmi	r6, [lr], #-2149	; 0xfffff79b
    adc8:	andcc	pc, r3, ip, asr r8	; <UNPREDICTABLE>
    adcc:	ldmdavs	fp, {r0, r2, r3, r5, r6, r7, r8, r9, fp, ip}
    add0:			; <UNDEFINED> instruction: 0xf04f9305
    add4:	blge	cb9dc <pclose@plt+0xc83cc>
    add8:	blge	12f9e0 <pclose@plt+0x12c3d0>
    addc:	strpl	lr, [r3], -sp, asr #19
    ade0:	stmdb	r4, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    ade4:	blls	124e74 <pclose@plt+0x121864>
    ade8:	bmi	21185c <pclose@plt+0x20e24c>
    adec:	blmi	1a3080 <pclose@plt+0x19fa70>
    adf0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    adf4:	blls	164e64 <pclose@plt+0x161854>
    adf8:	qaddle	r4, sl, r1
    adfc:	ldcllt	0, cr11, [r0, #28]!
    ae00:	stmib	r0!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    ae04:			; <UNDEFINED> instruction: 0x00030eb2
    ae08:	andeq	r0, r0, r0, ror #4
    ae0c:	andeq	r0, r3, r8, ror lr
    ae10:			; <UNDEFINED> instruction: 0x4604b530
    ae14:	movweq	lr, #6608	; 0x19d0
    ae18:	addlt	r4, r3, r5, lsl r6
    ae1c:	addmi	r4, r2, #436207616	; 0x1a000000
    ae20:			; <UNDEFINED> instruction: 0xf5b2d90c
    ae24:	strtmi	r7, [r0], -r0, lsl #30
    ae28:	rsbvs	fp, r2, lr, lsr #30
    ae2c:	movwvc	pc, #1103	; 0x44f	; <UNPREDICTABLE>
    ae30:	tstls	r1, r3, rrx
    ae34:	blx	ff0c8e38 <pclose@plt+0xff0c5828>
    ae38:	stmdbls	r1, {r0, r1, r5, r7, fp, sp, lr}
    ae3c:	strtmi	r6, [sl], -r0, lsr #16
    ae40:			; <UNDEFINED> instruction: 0xf7f84418
    ae44:	stmiavs	r2!, {r7, r8, fp, sp, lr, pc}
    ae48:	strtmi	r4, [sl], #-1576	; 0xfffff9d8
    ae4c:	andlt	r6, r3, r2, lsr #1
    ae50:	svclt	0x0000bd30
    ae54:			; <UNDEFINED> instruction: 0x460cb538
    ae58:	strmi	r4, [r1], -r6, lsl #22
    ae5c:	strtmi	r4, [r2], -r6, lsl #26
    ae60:	ldmdbpl	r8, {r0, r1, r3, r4, r5, r6, sl, lr}^
    ae64:			; <UNDEFINED> instruction: 0xffd4f7ff
    ae68:	ldrbtmi	r4, [fp], #-2820	; 0xfffff4fc
    ae6c:	blne	2655d8 <pclose@plt+0x261fc8>
    ae70:	ldflts	f6, [r8, #-868]!	; 0xfffffc9c
    ae74:	andeq	r0, r3, r8, lsl #28
    ae78:	andeq	r0, r0, r8, ror #4
    ae7c:	andeq	r3, r3, lr, asr r3
    ae80:	ldrbmi	lr, [r0, sp, lsr #18]!
    ae84:	cfmadda32mi	mvax0, mvax4, mvfx5, mvfx7
    ae88:			; <UNDEFINED> instruction: 0xf8dfb082
    ae8c:	pkhbtmi	sl, r9, r4, lsl #1
    ae90:	ldrbtmi	r4, [sl], #1150	; 0x47e
    ae94:	orrlt	r6, sp, r5, lsr r8
    ae98:	ldrdhi	pc, [r0], -r1
    ae9c:			; <UNDEFINED> instruction: 0xf7f84628
    aea0:	strbmi	lr, [r0, #-2706]	; 0xfffff56e
    aea4:	strtmi	r4, [r2], -r4, lsl #12
    aea8:	stmdale	r3, {r3, r5, r9, sl, lr}
    aeac:			; <UNDEFINED> instruction: 0xf7f86839
    aeb0:	biclt	lr, r8, r6, lsl #23
    aeb4:	svcpl	0x0008f856
    aeb8:	mvnle	r2, r0, lsl #26
    aebc:	andcs	r4, r1, #25600	; 0x6400
    aec0:			; <UNDEFINED> instruction: 0xf85a4919
    aec4:	ldrbtmi	r0, [r9], #-3
    aec8:			; <UNDEFINED> instruction: 0xffa2f7ff
    aecc:			; <UNDEFINED> instruction: 0xf8d9683a
    aed0:	mrscs	r3, (UNDEF: 0)
    aed4:	andcc	r9, r1, #1073741824	; 0x40000000
    aed8:	blcc	70ee4 <pclose@plt+0x6d8d4>
    aedc:			; <UNDEFINED> instruction: 0xf8c9603a
    aee0:	andlt	r3, r2, r0
    aee4:			; <UNDEFINED> instruction: 0x87f0e8bd
    aee8:			; <UNDEFINED> instruction: 0x46086871
    aeec:			; <UNDEFINED> instruction: 0xf7f89101
    aef0:	blmi	3458a0 <pclose@plt+0x342290>
    aef4:	strmi	r9, [r2], -r1, lsl #18
    aef8:	andeq	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    aefc:			; <UNDEFINED> instruction: 0xff88f7ff
    af00:			; <UNDEFINED> instruction: 0xf8d9683a
    af04:	mrscs	r3, (UNDEF: 1)
    af08:	strtmi	r9, [r2], #-257	; 0xfffffeff
    af0c:	blne	730f18 <pclose@plt+0x72d908>
    af10:			; <UNDEFINED> instruction: 0xf8c9603a
    af14:	andlt	r4, r2, r0
    af18:			; <UNDEFINED> instruction: 0x87f0e8bd
    af1c:	andeq	r1, r3, r4, asr #3
    af20:	ldrdeq	r0, [r3], -r6
    af24:	andeq	r0, r0, r8, ror #4
    af28:	andeq	sl, r1, sl, lsr pc
    af2c:	svcmi	0x00f0e92d
    af30:	beq	475f8 <pclose@plt+0x43fe8>
    af34:	blhi	c63f0 <pclose@plt+0xc2de0>
    af38:	blmi	ff55da90 <pclose@plt+0xff55a480>
    af3c:	addslt	r4, r7, sl, ror r4
    af40:	bmi	ff521294 <pclose@plt+0xff51dc84>
    af44:	tstls	r5, #1769472	; 0x1b0000
    af48:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    af4c:	vqshl.u8	q10, q13, q0
    af50:	blmi	ff46b1a0 <pclose@plt+0xff467b90>
    af54:	ldmmi	r2, {r0, r4, r6, r7, r8, fp, lr}^
    af58:			; <UNDEFINED> instruction: 0xf8df4479
    af5c:	ldrbtmi	r8, [r8], #-840	; 0xfffffcb8
    af60:			; <UNDEFINED> instruction: 0xf1009102
    af64:	andls	r0, ip, r8, lsr #22
    af68:	andls	pc, r3, r2, asr r8	; <UNPREDICTABLE>
    af6c:	msreq	CPSR_f, #1073741824	; 0x40000000
    af70:	mcr	4, 0, r4, cr8, cr8, {7}
    af74:			; <UNDEFINED> instruction: 0x465b3a10
    af78:	ldrmi	r4, [r8], r3, asr #13
    af7c:	ldrdmi	pc, [r8], -fp
    af80:	andge	pc, ip, sp, asr #17
    af84:			; <UNDEFINED> instruction: 0xf0002c00
    af88:			; <UNDEFINED> instruction: 0xf8db80fa
    af8c:	blcs	17064 <pclose@plt+0x13a54>
    af90:	rscshi	pc, r2, r0
    af94:	ldmib	fp, {r1, r3, r4, fp, sp, lr}^
    af98:			; <UNDEFINED> instruction: 0xf8db300e
    af9c:	ldmvs	r2, {r3, r5, ip}
    afa0:	ldrmi	r1, [r3], #-2578	; 0xfffff5ee
    afa4:	andeq	lr, sl, #1024	; 0x400
    afa8:			; <UNDEFINED> instruction: 0xf0804293
    afac:	bne	16eb348 <pclose@plt+0x16e7d38>
    afb0:	movwls	r3, #21249	; 0x5301
    afb4:	movwls	fp, #16209	; 0x3f51
    afb8:			; <UNDEFINED> instruction: 0xf8cd2300
    afbc:			; <UNDEFINED> instruction: 0xf8cba014
    afc0:			; <UNDEFINED> instruction: 0xf8d93034
    afc4:	stmdbls	r3, {r3, ip, sp}
    afc8:	ldrdcs	pc, [r4], -r9
    afcc:	strmi	r9, [fp], #-776	; 0xfffffcf8
    afd0:	stmdble	ip, {r0, r1, r4, r7, r9, lr}
    afd4:	svcvc	0x0000f5b3
    afd8:	svclt	0x00384648
    afdc:	movwvc	pc, #1103	; 0x44f	; <UNPREDICTABLE>
    afe0:	andcc	pc, r4, r9, asr #17
    afe4:			; <UNDEFINED> instruction: 0xf9eaf7ff
    afe8:	ldrdcc	pc, [r8], -r9
    afec:	blmi	febafc14 <pclose@plt+0xfebac604>
    aff0:	ldrbtmi	sl, [fp], #-3344	; 0xfffff2f0
    aff4:	blmi	feb6fc18 <pclose@plt+0xfeb6c608>
    aff8:	movwls	r4, #17531	; 0x447b
    affc:	movwls	r2, #25344	; 0x6300
    b000:	tstls	r0, #3072	; 0xc00
    b004:	strtmi	r9, [fp], -r2, lsl #18
    b008:	bcs	446870 <pclose@plt+0x443260>
    b00c:	stmdbvs	r9, {r3, r6, r9, sl, lr}
    b010:	mcr2	7, 6, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
    b014:	andle	r3, r9, r1
    b018:	movwcs	r9, #2562	; 0xa02
    b01c:	ldmdbvs	r1, {r3, r6, r9, sl, lr}
    b020:			; <UNDEFINED> instruction: 0xf7ff461a
    b024:	andcc	pc, r1, r3, asr #29
    b028:	tsthi	pc, r0, asr #32	; <UNPREDICTABLE>
    b02c:	stmib	r8!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b030:	strmi	r6, [r4], -r3, lsl #16
    b034:			; <UNDEFINED> instruction: 0xf0002b16
    b038:	blcs	152b278 <pclose@plt+0x1527c68>
    b03c:	blcs	1ff12c <pclose@plt+0x1fbb1c>
    b040:	ldmibmi	fp, {r0, r1, r2, r5, ip, lr, pc}
    b044:	andcs	r2, r0, r5, lsl #4
    b048:			; <UNDEFINED> instruction: 0xf7f84479
    b04c:			; <UNDEFINED> instruction: 0xf007e8b6
    b050:	bmi	fe64a5d4 <pclose@plt+0xfe646fc4>
    b054:	ldrbtmi	r9, [sl], #-2320	; 0xfffff6f0
    b058:	strmi	r6, [fp], #-2707	; 0xfffff56d
    b05c:	blmi	fe5a3ab0 <pclose@plt+0xfe5a04a0>
    b060:	ldrbtmi	r9, [fp], #-2565	; 0xfffff5fb
    b064:	beq	c5f14 <pclose@plt+0xc2904>
    b068:	stmdbcs	r0, {r0, r3, r4, r6, r8, r9, fp, sp, lr}
    b06c:	adcshi	pc, r4, r0, asr #32
    b070:	svceq	0x0000f1ba
    b074:	bmi	fe482284 <pclose@plt+0xfe47ec74>
    b078:	ldrbtmi	r4, [sl], #-2949	; 0xfffff47b
    b07c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    b080:	subsmi	r9, sl, r5, lsl fp
    b084:	rscshi	pc, pc, r0, asr #32
    b088:	ldc	0, cr11, [sp], #92	; 0x5c
    b08c:	pop	{r1, r8, r9, fp, pc}
    b090:	ldmib	r9, {r4, r5, r6, r7, r8, r9, sl, fp, pc}^
    b094:	stmdbls	r3, {r0, r8, r9, sp}
    b098:	addsmi	r4, r3, #184549376	; 0xb000000
    b09c:			; <UNDEFINED> instruction: 0xf5b3d9b2
    b0a0:	strbmi	r7, [r8], -r0, lsl #30
    b0a4:			; <UNDEFINED> instruction: 0xf44fbf38
    b0a8:			; <UNDEFINED> instruction: 0xf8c97300
    b0ac:			; <UNDEFINED> instruction: 0xf7ff3004
    b0b0:	str	pc, [r7, r5, lsl #19]!
    b0b4:	movwcs	r9, #3588	; 0xe04
    b0b8:			; <UNDEFINED> instruction: 0x4648461a
    b0bc:			; <UNDEFINED> instruction: 0xf7ff6931
    b0c0:	ldmvs	r6!, {r0, r2, r4, r5, r6, r9, sl, fp, ip, sp, lr, pc}^
    b0c4:			; <UNDEFINED> instruction: 0xf0402e00
    b0c8:	blls	12b3b8 <pclose@plt+0x127da8>
    b0cc:	ldmdbge	r1, {r2, r4, r8, r9, sl, fp, sp, pc}
    b0d0:	stmib	sp, {r0, r9, sp}^
    b0d4:	ldrmi	sl, [r4], r9, lsl #22
    b0d8:			; <UNDEFINED> instruction: 0x97126a9b
    b0dc:	eorls	pc, ip, sp, asr #17
    b0e0:	movwls	r4, #54969	; 0xd6b9
    b0e4:	blls	41c928 <pclose@plt+0x419318>
    b0e8:	ldrsbtlt	pc, [r0], -sp	; <UNPREDICTABLE>
    b0ec:	movwls	r9, #57615	; 0xe10f
    b0f0:	andsls	sl, r3, #18432	; 0x4800
    b0f4:	mul	sl, sl, r6
    b0f8:	strbmi	r9, [fp, #-2834]	; 0xfffff4ee
    b0fc:	blls	5012d0 <pclose@plt+0x4fdcc0>
    b100:	stfeqd	f7, [r1], {3}
    b104:	subgt	pc, ip, sp, asr #17
    b108:	svceq	0x0004f1bc
    b10c:			; <UNDEFINED> instruction: 0xf8dbd86b
    b110:			; <UNDEFINED> instruction: 0x46530014
    b114:	strtmi	r6, [sl], -r6, lsr #32
    b118:	strls	r4, [r0, -r1, asr #12]
    b11c:	subgt	pc, r4, sp, asr #17
    b120:	svc	0x00a4f7f7
    b124:	mvnle	r1, r3, asr #24
    b128:	blcs	1e51bc <pclose@plt+0x1e1bac>
    b12c:	ldmib	sp, {r2, r5, r6, r7, ip, lr, pc}^
    b130:			; <UNDEFINED> instruction: 0xf8ddab09
    b134:	blls	36f1ec <pclose@plt+0x36bbdc>
    b138:	sfmmi	f2, 2, [r1], #-4
    b13c:	ldrbtmi	r4, [ip], #-1608	; 0xfffff9b8
    b140:	adcvs	r4, r3, #26214400	; 0x1900000
    b144:	mcr2	7, 3, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
    b148:	bls	3a5bdc <pclose@plt+0x3a25cc>
    b14c:	adcvs	r3, r3, #67108864	; 0x4000000
    b150:	andsls	r3, r0, #4096	; 0x1000
    b154:	bls	204eb4 <pclose@plt+0x2018a4>
    b158:	bvs	fe4721a0 <pclose@plt+0xfe46eb90>
    b15c:	blvs	fe4d2ae4 <pclose@plt+0xfe4cf4d4>
    b160:	bne	ff2e61b0 <pclose@plt+0xff2e2ba0>
    b164:	bcc	9c178 <pclose@plt+0x98b68>
    b168:	stmdale	pc!, {r0, r1, r4, r7, r9, lr}^	; <UNPREDICTABLE>
    b16c:	strcc	r9, [r1], #-2822	; 0xfffff4fa
    b170:	movwcc	r9, #5136	; 0x1410
    b174:	strb	r9, [r5, -r6, lsl #6]
    b178:	andsge	pc, r4, sp, asr #17
    b17c:			; <UNDEFINED> instruction: 0xf8dbe721
    b180:	ldrbmi	r1, [r2], -r8, lsr #32
    b184:			; <UNDEFINED> instruction: 0xf7ff4648
    b188:			; <UNDEFINED> instruction: 0xf8dbfe43
    b18c:			; <UNDEFINED> instruction: 0xf8db1034
    b190:	ldrbmi	r0, [r0], #-40	; 0xffffffd8
    b194:	eoreq	pc, r8, fp, asr #17
    b198:			; <UNDEFINED> instruction: 0xf43f2900
    b19c:	strtmi	sl, [r2], ip, ror #30
    b1a0:	strcs	r4, [r0, #-3656]	; 0xfffff1b8
    b1a4:	ldrbtmi	r6, [lr], #-2059	; 0xfffff7f5
    b1a8:	strcs	lr, [lr], #-2518	; 0xfffff62a
    b1ac:	bne	fe02598c <pclose@plt+0xfe02237c>
    b1b0:	blne	fe4c31d4 <pclose@plt+0xfe4bfbc4>
    b1b4:			; <UNDEFINED> instruction: 0xf85160da
    b1b8:	cmnlt	fp, r4, lsl #30
    b1bc:	strcs	r6, [r1, #-2650]	; 0xfffff5a6
    b1c0:	ldmvs	sl, {r1, r5, r6, r8, fp, ip, sp, pc}
    b1c4:	addmi	r1, r7, #23552	; 0x5c00
    b1c8:	stccs	13, cr13, [r0, #-972]	; 0xfffffc34
    b1cc:	svcge	0x0050f43f
    b1d0:	ldrbtmi	r4, [fp], #-2877	; 0xfffff4c3
    b1d4:	smlsld	r6, fp, r9, r3
    b1d8:			; <UNDEFINED> instruction: 0xe7e16a98
    b1dc:	andcs	r4, r0, #60416	; 0xec00
    b1e0:	cmpvs	sl, #2063597568	; 0x7b000000
    b1e4:	andcc	lr, r1, r4, asr #14
    b1e8:			; <UNDEFINED> instruction: 0x464f4653
    b1ec:	ldrdlt	pc, [r8], -sp	; <UNPREDICTABLE>
    b1f0:	ldrdge	pc, [r4], -sp	; <UNPREDICTABLE>
    b1f4:	ldrdls	pc, [ip], -sp	; <UNPREDICTABLE>
    b1f8:	ldcge	0, cr13, [r3], {51}	; 0x33
    b1fc:	movwls	r4, #38424	; 0x9618
    b200:	ldrls	r4, [r2, -r1, lsr #12]
    b204:	mrc2	7, 1, pc, cr12, cr15, {7}
    b208:	blls	271a50 <pclose@plt+0x26e440>
    b20c:			; <UNDEFINED> instruction: 0xf47f2a00
    b210:	stmdbmi	pc!, {r0, r3, r4, r5, r6, r7, r9, sl, fp, sp, pc}	; <UNPREDICTABLE>
    b214:	stmdals	pc, {r2, r9, sl, sp}	; <UNPREDICTABLE>
    b218:			; <UNDEFINED> instruction: 0x97124479
    b21c:	andls	r9, r0, r3, lsl r6
    b220:	ldrmi	r6, [r1], -r8, asr #18
    b224:	svc	0x0022f7f7
    b228:	blls	271a78 <pclose@plt+0x26e468>
    b22c:			; <UNDEFINED> instruction: 0xf67f42ba
    b230:	strtmi	sl, [r1], -r9, ror #29
    b234:			; <UNDEFINED> instruction: 0x97124618
    b238:	mcr2	7, 1, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
    b23c:	blls	144dcc <pclose@plt+0x1417bc>
    b240:			; <UNDEFINED> instruction: 0xf1034629
    b244:			; <UNDEFINED> instruction: 0xf7ff0028
    b248:			; <UNDEFINED> instruction: 0xe6dbfe1b
    b24c:	strbmi	r4, [r8], -r2, lsr #12
    b250:	ldc2l	7, cr15, [lr, #1020]	; 0x3fc
    b254:	andcs	r9, r0, #114688	; 0x1c000
    b258:	bvs	fe2efaa0 <pclose@plt+0xfe2ec490>
    b25c:	addvs	r4, ip, #28, 8	; 0x1c000000
    b260:	stmdavs	r2!, {r4, r6, r7, r9, sl, sp, lr, pc}
    b264:	sbcle	r2, r8, r7, lsl #20
    b268:	stmdbls	r2, {r0, r2, r5, r6, r8, r9, sl, sp, lr, pc}
    b26c:			; <UNDEFINED> instruction: 0xf8d99808
    b270:	stmibvs	sl, {r3, ip, sp}^
    b274:	stmdals	r5, {r0, r1, r3, r4, r9, fp, ip}
    b278:	bne	ff0f2298 <pclose@plt+0xff0eec88>
    b27c:	ldrmi	r4, [r3], #-1028	; 0xfffffbfc
    b280:	bicvs	r9, fp, r5, lsl #8
    b284:			; <UNDEFINED> instruction: 0xf7f7e6eb
    b288:	svclt	0x0000ef9e
    b28c:	andeq	r0, r3, ip, lsr #26
    b290:	andeq	r0, r0, r0, ror #4
    b294:	andeq	r0, r3, ip, lsl sp
    b298:	andeq	r0, r0, r8, ror #4
    b29c:	andeq	r3, r3, r0, ror r2
    b2a0:	andeq	r3, r3, sl, ror #4
    b2a4:	andeq	r3, r3, r8, asr r2
    b2a8:	ldrdeq	r3, [r3], -r6
    b2ac:	ldrdeq	r3, [r3], -r0
    b2b0:			; <UNDEFINED> instruction: 0x0001adbc
    b2b4:	andeq	r3, r3, r2, ror r1
    b2b8:	andeq	r3, r3, r6, ror #2
    b2bc:	andeq	r0, r3, lr, ror #23
    b2c0:	andeq	r3, r3, sl, lsl #1
    b2c4:	andeq	r3, r3, r2, lsr #32
    b2c8:	strdeq	r2, [r3], -r6
    b2cc:	andeq	r2, r3, r8, ror #31
    b2d0:			; <UNDEFINED> instruction: 0x00032fb0
    b2d4:	strmi	r4, [r2], -ip, lsl #22
    b2d8:	ldrbtmi	r4, [fp], #-2316	; 0xfffff6f4
    b2dc:	ldmdavs	fp, {r0, r1, r3, r4, r6, fp, ip, lr}
    b2e0:	blmi	2f77f4 <pclose@plt+0x2f41e4>
    b2e4:	bvs	fe65c4d8 <pclose@plt+0xfe658ec8>
    b2e8:	ldrmi	r6, [r1], #-2520	; 0xfffff628
    b2ec:	ldrmi	r6, [r0], #-665	; 0xfffffd67
    b2f0:			; <UNDEFINED> instruction: 0x477061d8
    b2f4:	ldrbtmi	r4, [fp], #-2823	; 0xfffff4f9
    b2f8:	ldmdblt	r9, {r0, r3, r4, r7, r8, fp, sp, lr}
    b2fc:	ldrmi	r6, [r0], #-2712	; 0xfffff568
    b300:			; <UNDEFINED> instruction: 0x47706298
    b304:	svclt	0x0000e612
    b308:	andeq	r0, r3, lr, lsl #19
    b30c:	andeq	r0, r0, ip, lsl #5
    b310:	andeq	r2, r3, r4, ror #29
    b314:	ldrdeq	r2, [r3], -r2	; <UNPREDICTABLE>
    b318:	svcmi	0x00f0e92d
    b31c:	stc	6, cr4, [sp, #-88]!	; 0xffffffa8
    b320:			; <UNDEFINED> instruction: 0xf8df8b02
    b324:			; <UNDEFINED> instruction: 0xf8df4c08
    b328:	ldrbtmi	r3, [ip], #-3080	; 0xfffff3f8
    b32c:	stcpl	8, cr15, [r4], {223}	; 0xdf
    b330:	ldrbtmi	fp, [sp], #-145	; 0xffffff6f
    b334:	stmiapl	r3!, {r0, r1, r8, sl, ip, pc}^
    b338:	ldmdavs	fp, {sl, sp}
    b33c:			; <UNDEFINED> instruction: 0xf04f930f
    b340:			; <UNDEFINED> instruction: 0xf8df0300
    b344:	strls	r3, [sp], #-3060	; 0xfffff40c
    b348:	stmiapl	fp!, {r0, r3, r8, ip, pc}^
    b34c:			; <UNDEFINED> instruction: 0xf8df460d
    b350:	andls	r4, r0, ip, ror #23
    b354:	movwls	r4, #22024	; 0x5608
    b358:	ldmdavs	fp, {r2, r3, r4, r5, r6, sl, lr}
    b35c:			; <UNDEFINED> instruction: 0x61a3920a
    b360:	blx	ff2c9366 <pclose@plt+0xff2c5d56>
    b364:			; <UNDEFINED> instruction: 0xf0002d00
    b368:	ldmdavs	r3!, {r1, r3, r4, r8, sl, pc}^
    b36c:	andcc	r4, r4, #52428800	; 0x3200000
    b370:	tstlt	fp, r2, ror #6
    b374:			; <UNDEFINED> instruction: 0xb1236a5b
    b378:	blcc	ff1496fc <pclose@plt+0xff1460ec>
    b37c:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
    b380:	blls	240f0 <pclose@plt+0x20ae0>
    b384:	stmdacs	r0, {r3, r4, r6, fp, sp, lr}
    b388:	strhi	pc, [r5, #-0]
    b38c:	blx	e473aa <pclose@plt+0xe43d9a>
    b390:			; <UNDEFINED> instruction: 0xf0002800
    b394:	mcrvs	0, 0, r8, cr0, cr7, {5}
    b398:	ldmdavs	fp, {r1, r3, r8, r9, fp, ip, pc}
    b39c:	strtmi	r6, [r0], #-2204	; 0xfffff764
    b3a0:	blx	fec473c0 <pclose@plt+0xfec43db0>
    b3a4:	blcc	fe749728 <pclose@plt+0xfe746118>
    b3a8:	strtmi	r4, [r0], #-1147	; 0xfffffb85
    b3ac:	ldrdcs	r6, [r4, -r8]
    b3b0:			; <UNDEFINED> instruction: 0xf7f72001
    b3b4:	bls	46c2c <pclose@plt+0x4361c>
    b3b8:	stmdavc	r3!, {r2, r4, r6, r7, fp, sp, lr}
    b3bc:	andls	r2, r4, sl, lsl #22
    b3c0:	adcshi	pc, r2, r0
    b3c4:	blvs	fe049748 <pclose@plt+0xfe046138>
    b3c8:			; <UNDEFINED> instruction: 0xf8df2300
    b3cc:	svcge	0x000eab80
    b3d0:	blls	1f49754 <pclose@plt+0x1f46144>
    b3d4:	ldrbtmi	r4, [sl], #1150	; 0x47e
    b3d8:	ldrbtmi	r6, [r9], #595	; 0x253
    b3dc:	sbcsvs	r6, r3, #805306377	; 0x30000009
    b3e0:			; <UNDEFINED> instruction: 0xf8dfe03f
    b3e4:	andcs	r1, r5, #112, 22	; 0x1c000
    b3e8:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    b3ec:	stmda	r0!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    b3f0:	suble	r2, r1, r0, lsl #16
    b3f4:	blne	1849778 <pclose@plt+0x1846168>
    b3f8:	strtmi	r2, [r0], -r5, lsl #4
    b3fc:			; <UNDEFINED> instruction: 0xf7f84479
    b400:	stmdacs	r0, {r3, r4, fp, sp, lr, pc}
    b404:	orrhi	pc, r5, #64	; 0x40
    b408:	strcc	r9, [r5], #-2816	; 0xfffff500
    b40c:	bleq	a47820 <pclose@plt+0xa44210>
    b410:			; <UNDEFINED> instruction: 0xf0064620
    b414:			; <UNDEFINED> instruction: 0x5c23fa1f
    b418:	stmdaeq	r0, {r2, r8, r9, fp, sp, lr, pc}
    b41c:			; <UNDEFINED> instruction: 0xf0002b28
    b420:			; <UNDEFINED> instruction: 0xf8df86e7
    b424:			; <UNDEFINED> instruction: 0x463b1b38
    b428:	strbmi	r2, [r0], -r1, lsl #4
    b42c:			; <UNDEFINED> instruction: 0xf7fe4479
    b430:			; <UNDEFINED> instruction: 0x4604ffd3
    b434:			; <UNDEFINED> instruction: 0xf0101c60
    b438:	strtmi	pc, [r2], -r5, ror #25
    b43c:	strmi	r4, [r5], -r1, asr #12
    b440:	andeq	pc, r0, fp, asr #17
    b444:	ldmda	r0, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    b448:	strpl	r2, [sl, #-512]!	; 0xfffffe00
    b44c:			; <UNDEFINED> instruction: 0xf7f7980e
    b450:			; <UNDEFINED> instruction: 0xf818ee6c
    b454:	strbmi	r3, [r4], #-4
    b458:	svclt	0x00182b00
    b45c:	rsble	r2, r1, sl, lsl #22
    b460:	strtmi	r3, [r0], -r1, lsl #8
    b464:			; <UNDEFINED> instruction: 0xf9f6f006
    b468:	ldrtmi	r2, [r1], -r5, lsl #4
    b46c:	strtmi	r4, [r0], -r4, lsl #8
    b470:	svc	0x00def7f7
    b474:			; <UNDEFINED> instruction: 0xd1b42800
    b478:	strtmi	r3, [r0], -r5, lsl #8
    b47c:			; <UNDEFINED> instruction: 0xf9eaf006
    b480:	bl	122514 <pclose@plt+0x11ef04>
    b484:	blcs	a0d48c <pclose@plt+0xa09e7c>
    b488:	ldrhi	pc, [r5], r0
    b48c:	andcs	r4, r1, #61865984	; 0x3b00000
    b490:	strbmi	r4, [r0], -r9, asr #12
    b494:			; <UNDEFINED> instruction: 0xffa0f7fe
    b498:	ldrb	r4, [r7, r4, lsl #12]
    b49c:	ldrmi	r4, [r8, #1103]!	; 0x44f
    b4a0:	cdpcs	2, 0, cr13, cr0, cr10, {0}
    b4a4:	strhi	pc, [r8], #0
    b4a8:	andeq	lr, r8, r7, lsr #23
    b4ac:	ldc2	7, cr15, [lr, #-1020]!	; 0xfffffc04
    b4b0:	bcc	feb49834 <pclose@plt+0xfeb46224>
    b4b4:	ldmibvs	lr, {r0, r1, r3, r4, r5, r6, sl, lr}
    b4b8:			; <UNDEFINED> instruction: 0xf8dfb156
    b4bc:	andcs	r3, r1, #168, 20	; 0xa8000
    b4c0:	bne	fe949844 <pclose@plt+0xfe946234>
    b4c4:	ldrbtmi	r9, [r9], #-2051	; 0xfffff7fd
    b4c8:	stmiapl	r0, {r3, r4, r8, ip, sp}^
    b4cc:	stc2	7, cr15, [r0], #1020	; 0x3fc
    b4d0:	blx	ac94d6 <pclose@plt+0xac5ec6>
    b4d4:	bcs	fe549858 <pclose@plt+0xfe546248>
    b4d8:	ldrbtmi	r9, [sl], #-2304	; 0xfffff700
    b4dc:	ldmibvs	r3, {r2, fp, ip, pc}
    b4e0:	blcs	23d08 <pclose@plt+0x206f8>
    b4e4:	ldrhi	pc, [r8], #-0
    b4e8:			; <UNDEFINED> instruction: 0xf8df9803
    b4ec:	stmibvs	fp, {r3, r4, r5, r6, r9, fp, sp}^
    b4f0:	vst2.32	{d21-d22}, [r3], r2
    b4f4:	strmi	r7, [r8], -r0, lsl #7
    b4f8:	ldmdavs	r1, {r0, r1, r3, r6, r7, r8, sp, lr}
    b4fc:	smullvs	r6, r1, r3, r8
    b500:	tstvs	r3, r1, lsl #22
    b504:	bcs	1a49888 <pclose@plt+0x1a46278>
    b508:	bcc	94988c <pclose@plt+0x94627c>
    b50c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    b510:	blls	3e5580 <pclose@plt+0x3e1f70>
    b514:			; <UNDEFINED> instruction: 0xf040405a
    b518:	andslt	r8, r1, sl, ror r6
    b51c:	blhi	c6818 <pclose@plt+0xc3208>
    b520:	svchi	0x00f0e8bd
    b524:	ldmvs	ip, {r8, r9, fp, ip, pc}^
    b528:	strtmi	r9, [r7], -r0, lsl #18
    b52c:	bcc	11498b0 <pclose@plt+0x11462a0>
    b530:			; <UNDEFINED> instruction: 0xf8df46a0
    b534:	andcs	fp, r0, #68, 20	; 0x44000
    b538:			; <UNDEFINED> instruction: 0x9010f8d1
    b53c:			; <UNDEFINED> instruction: 0xf8df447b
    b540:	ldrbtmi	r5, [fp], #2620	; 0xa3c
    b544:	addsvs	r6, ip, #2588672	; 0x278000
    b548:	orrsvs	r4, ip, #2097152000	; 0x7d000000
    b54c:	blt	fe446d74 <pclose@plt+0xfe443764>
    b550:	subls	pc, r0, r3, asr #17
    b554:			; <UNDEFINED> instruction: 0xf8df4648
    b558:			; <UNDEFINED> instruction: 0xf8dd3a28
    b55c:	ldrbtmi	sl, [fp], #-20	; 0xffffffec
    b560:	andls	r9, r1, #536870912	; 0x20000000
    b564:	cdp	2, 0, cr2, cr8, cr1, {0}
    b568:			; <UNDEFINED> instruction: 0xf8df3a10
    b56c:	andls	r3, r7, #24, 20	; 0x18000
    b570:	movwls	r4, #25723	; 0x647b
    b574:	strmi	r3, [r4], #-2051	; 0xfffff7fd
    b578:	addle	r4, pc, #160, 10	; 0x28000000
    b57c:	and	r4, r2, r3, asr #13
    b580:	ldrmi	r4, [fp], r3, lsr #5
    b584:	cdp	0, 1, cr13, cr8, cr10, {4}
    b588:	andcs	r1, r3, #16, 20	; 0x10000
    b58c:			; <UNDEFINED> instruction: 0xf7f74658
    b590:	biclt	lr, r8, r0, asr pc
    b594:	bne	fe446dfc <pclose@plt+0xfe4437ec>
    b598:	ldrbmi	r2, [r8], -r5, lsl #4
    b59c:	svc	0x0048f7f7
    b5a0:	stfvcd	f3, [fp, #-576]!	; 0xfffffdc0
    b5a4:	mulcs	r0, fp, r8
    b5a8:	svclt	0x0018429a
    b5ac:	movweq	pc, #4363	; 0x110b	; <UNPREDICTABLE>
    b5b0:			; <UNDEFINED> instruction: 0xf89bd1e6
    b5b4:			; <UNDEFINED> instruction: 0xf10b1001
    b5b8:	stclvc	3, cr0, [sl, #-4]!
    b5bc:			; <UNDEFINED> instruction: 0xd1df4291
    b5c0:	stcvc	8, cr7, [sl, #356]!	; 0x164
    b5c4:			; <UNDEFINED> instruction: 0xd1db4291
    b5c8:	ldrbmi	r4, [pc, #-1103]	; b181 <pclose@plt+0x7b71>
    b5cc:	svcge	0x0067f67f
    b5d0:			; <UNDEFINED> instruction: 0xf0002e00
    b5d4:	bl	feaebd30 <pclose@plt+0xfeae8720>
    b5d8:			; <UNDEFINED> instruction: 0xf7ff0008
    b5dc:	blls	8a880 <pclose@plt+0x87270>
    b5e0:	mulmi	r0, fp, r8
    b5e4:			; <UNDEFINED> instruction: 0xf0002b00
    b5e8:			; <UNDEFINED> instruction: 0xf00481ad
    b5ec:	blcs	28c570 <pclose@plt+0x288f60>
    b5f0:	stccs	0, cr13, [r0], {25}
    b5f4:	andshi	pc, sl, #0
    b5f8:	stmibmi	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    b5fc:	stmibvs	r6!, {r2, r3, r4, r5, r6, sl, lr}
    b600:			; <UNDEFINED> instruction: 0xf0002e00
    b604:	andcs	r8, r1, sp, lsl #4
    b608:	ldc2	7, cr15, [r0], {255}	; 0xff
    b60c:	ldrdhi	pc, [r8], -r4	; <UNPREDICTABLE>
    b610:			; <UNDEFINED> instruction: 0xf8df69a6
    b614:	bls	19bfc <pclose@plt+0x165ec>
    b618:	ldmvs	r7, {r0, r1, r3, r4, r5, r6, sl, lr}^
    b61c:			; <UNDEFINED> instruction: 0x9010f8d2
    b620:			; <UNDEFINED> instruction: 0x6c186b9c
    b624:	smlatbcs	r0, r6, r7, lr
    b628:			; <UNDEFINED> instruction: 0xf7ff4608
    b62c:			; <UNDEFINED> instruction: 0xf8dff88b
    b630:	ldrbtmi	r2, [sl], #-2400	; 0xfffff6a0
    b634:	blvs	fe4e6094 <pclose@plt+0xfe4e2a84>
    b638:	bne	ffce6684 <pclose@plt+0xffce3074>
    b63c:			; <UNDEFINED> instruction: 0x46041e5a
    b640:	addsmi	r0, r1, #208, 30	; 0x340
    b644:	strmi	fp, [r2], -ip, asr #31
    b648:	andeq	pc, r1, #64	; 0x40
    b64c:			; <UNDEFINED> instruction: 0xf0402a00
    b650:			; <UNDEFINED> instruction: 0xf816819b
    b654:	stmdacs	r8!, {r0, sl, fp}
    b658:	teqhi	r6, #0	; <UNPREDICTABLE>
    b65c:			; <UNDEFINED> instruction: 0xf8df9205
    b660:	stmdals	r3, {r2, r8, fp, ip}
    b664:	stmdbcs	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    b668:	ldrdvc	pc, [r0], -sl
    b66c:	andhi	pc, r1, r0, asr r8	; <UNPREDICTABLE>
    b670:			; <UNDEFINED> instruction: 0xf8d2447a
    b674:			; <UNDEFINED> instruction: 0xf8d8b01c
    b678:	subsvs	r9, r6, #8
    b67c:	eorlt	pc, ip, r2, asr #17
    b680:	eorls	pc, r0, r2, asr #17
    b684:			; <UNDEFINED> instruction: 0xf0402f00
    b688:	ldmibvs	r2, {r1, r7, r8, pc}
    b68c:	svclt	0x00182a00
    b690:	rscvs	r4, r3, fp, asr #12
    b694:	stmdbcs	sl, {r0, r4, r5, fp, ip, sp, lr}
    b698:	rscshi	pc, r9, #0
    b69c:	ldmeq	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    b6a0:			; <UNDEFINED> instruction: 0x61a32300
    b6a4:	ldmdbvc	r1!, {r3, r4, r5, r6, sl, lr}^
    b6a8:	mrc	7, 4, APSR_nzcv, cr2, cr7, {7}
    b6ac:			; <UNDEFINED> instruction: 0xf0002800
    b6b0:	ldmdavc	r3!, {r1, r2, r3, r6, r8, r9, pc}^
    b6b4:			; <UNDEFINED> instruction: 0xf0002b4e
    b6b8:	blls	16bfd0 <pclose@plt+0x1689c0>
    b6bc:			; <UNDEFINED> instruction: 0xf0002b00
    b6c0:	svccs	0x00008278
    b6c4:			; <UNDEFINED> instruction: 0x83a2f040
    b6c8:			; <UNDEFINED> instruction: 0xf7ff2005
    b6cc:			; <UNDEFINED> instruction: 0xf8dffe03
    b6d0:	ldrbtmi	r3, [fp], #-2252	; 0xfffff734
    b6d4:			; <UNDEFINED> instruction: 0xf0066a98
    b6d8:			; <UNDEFINED> instruction: 0xf8dff8c9
    b6dc:	ldrbtmi	r7, [pc], #-2244	; b6e4 <pclose@plt+0x80d4>
    b6e0:			; <UNDEFINED> instruction: 0x468169bb
    b6e4:			; <UNDEFINED> instruction: 0xf0002b00
    b6e8:			; <UNDEFINED> instruction: 0xf7ff8164
    b6ec:			; <UNDEFINED> instruction: 0xf8d7fc1f
    b6f0:			; <UNDEFINED> instruction: 0xf8999028
    b6f4:	blls	3536fc <pclose@plt+0x3500ec>
    b6f8:	svclt	0x001c2a28
    b6fc:	strcs	r4, [r0], -pc, asr #12
    b700:	rscshi	pc, sp, #0
    b704:	bcs	65d94 <pclose@plt+0x62784>
    b708:	andcs	fp, r2, #24, 30	; 0x60
    b70c:			; <UNDEFINED> instruction: 0xf0002b00
    b710:			; <UNDEFINED> instruction: 0xf8998155
    b714:	blcs	1fd771c <pclose@plt+0x1fd410c>
    b718:	cmphi	r0, r0	; <UNPREDICTABLE>
    b71c:	stmne	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    b720:	bleq	47864 <pclose@plt+0x44254>
    b724:			; <UNDEFINED> instruction: 0x46484479
    b728:			; <UNDEFINED> instruction: 0xf7f79108
    b72c:	stmdbls	r8, {r2, r6, r7, sl, fp, sp, lr, pc}
    b730:	andcc	pc, r0, r9, lsl r8	; <UNPREDICTABLE>
    b734:			; <UNDEFINED> instruction: 0xf0002b3a
    b738:			; <UNDEFINED> instruction: 0xf1bb833b
    b73c:			; <UNDEFINED> instruction: 0xf0000f00
    b740:			; <UNDEFINED> instruction: 0xf10b8327
    b744:	ldrbmi	r3, [lr], #-3071	; 0xfffff401
    b748:			; <UNDEFINED> instruction: 0xf0101c70
    b74c:			; <UNDEFINED> instruction: 0xf8dffb5b
    b750:			; <UNDEFINED> instruction: 0x46323858
    b754:	bvs	fe65c948 <pclose@plt+0xfe659338>
    b758:	eorvs	r4, r0, r7, lsl #12
    b75c:	ldcl	7, cr15, [r2], #988	; 0x3dc
    b760:	ldrpl	r2, [fp, #768]!	; 0x300
    b764:	tstlt	r8, r0, lsr #16
    b768:	stc2l	7, cr15, [lr, #1016]	; 0x3f8
    b76c:	ldrdcc	pc, [r0], -sl
    b770:			; <UNDEFINED> instruction: 0xf8d8b113
    b774:	rscvs	r3, r3, r8
    b778:	ldmdavc	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    b77c:	ldmibvs	fp!, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
    b780:			; <UNDEFINED> instruction: 0xf0002b00
    b784:			; <UNDEFINED> instruction: 0x463081d5
    b788:	blx	ff44978e <pclose@plt+0xff44617e>
    b78c:	blcs	25e80 <pclose@plt+0x22870>
    b790:	ldrhi	pc, [pc, #-0]	; b798 <pclose@plt+0x8188>
    b794:	ldrdvs	pc, [r8], -r8
    b798:			; <UNDEFINED> instruction: 0x61262001
    b79c:	ldc2	7, cr15, [sl, #1020]	; 0x3fc
    b7a0:	stmdbcs	r1, {r0, r5, r7, r8, fp, sp, lr}
    b7a4:	adchi	pc, r1, #0
    b7a8:	stmdahi	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    b7ac:			; <UNDEFINED> instruction: 0xf8d844f8
    b7b0:	ldmdavc	fp, {r3, r5, ip, sp}
    b7b4:			; <UNDEFINED> instruction: 0xf0002b3a
    b7b8:	stmdavs	r0!, {r0, r1, r2, r3, r6, r7, r8, pc}^
    b7bc:			; <UNDEFINED> instruction: 0xf7f72700
    b7c0:	stmiavs	r0!, {r2, r4, r5, r7, sl, fp, sp, lr, pc}
    b7c4:			; <UNDEFINED> instruction: 0xf1046067
    b7c8:			; <UNDEFINED> instruction: 0xf7f70904
    b7cc:	stmibvs	r6!, {r1, r2, r3, r5, r7, sl, fp, sp, lr, pc}
    b7d0:	cdpcs	0, 0, cr6, cr0, cr7, {5}
    b7d4:	mvnshi	pc, r0, asr #32
    b7d8:	ldrdlt	pc, [r8], -r8	; <UNPREDICTABLE>
    b7dc:			; <UNDEFINED> instruction: 0xf0064658
    b7e0:			; <UNDEFINED> instruction: 0xf8d8f845
    b7e4:	strmi	r3, [r7], -r8, lsr #32
    b7e8:	ldclpl	8, cr1, [fp, #96]	; 0x60
    b7ec:	tstle	r6, r8, lsr #22
    b7f0:			; <UNDEFINED> instruction: 0xf7fe4649
    b7f4:			; <UNDEFINED> instruction: 0xf8d8fd3d
    b7f8:	strmi	r3, [r7], #-40	; 0xffffffd8
    b7fc:			; <UNDEFINED> instruction: 0xf00619d8
    b800:			; <UNDEFINED> instruction: 0xf8dff835
    b804:			; <UNDEFINED> instruction: 0xf8df97b0
    b808:			; <UNDEFINED> instruction: 0xf10417b0
    b80c:	ldrbtmi	r0, [r9], #776	; 0x308
    b810:	ldrbtmi	r2, [r9], #-514	; 0xfffffdfe
    b814:			; <UNDEFINED> instruction: 0xf8d94407
    b818:	ldrtmi	r0, [r8], #-40	; 0xffffffd8
    b81c:	ldc2l	7, cr15, [ip, #1016]	; 0x3f8
    b820:	ldrtmi	r4, [r8], -r7, lsl #8
    b824:	ldc2l	7, cr15, [r6, #-1020]	; 0xfffffc04
    b828:	ldrbmi	r2, [r8], -sl, lsl #2
    b82c:	ldcl	7, cr15, [r0, #988]	; 0x3dc
    b830:	stmdacs	r0, {r7, r9, sl, lr}
    b834:	cmphi	r3, #0	; <UNPREDICTABLE>
    b838:	ldrdcc	pc, [r8], -r9	; <UNPREDICTABLE>
    b83c:			; <UNDEFINED> instruction: 0xf0c04298
    b840:			; <UNDEFINED> instruction: 0xf8d4846c
    b844:			; <UNDEFINED> instruction: 0xf1b88008
    b848:			; <UNDEFINED> instruction: 0xf0000f00
    b84c:	strbmi	r8, [r0], -pc, lsr #6
    b850:	ldc2l	7, cr15, [sl, #-1016]	; 0xfffffc08
    b854:	ldrdhi	pc, [r4], -r4
    b858:	ldrdcc	pc, [r8], -r9	; <UNPREDICTABLE>
    b85c:	svceq	0x0000f1b8
    b860:	ldrbthi	pc, [pc], #-0	; b868 <pclose@plt+0x8258>	; <UNPREDICTABLE>
    b864:	ldrdcs	pc, [r0], -sl
    b868:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    b86c:	ldmdavc	r9, {r3, r6, r7, r9, sl, lr}
    b870:			; <UNDEFINED> instruction: 0xf000290a
    b874:	bcs	2c530 <pclose@plt+0x28f20>
    b878:	msrhi	CPSR_xc, #64	; 0x40
    b87c:	tstlt	sl, r5, lsl #20
    b880:	bcs	ba98f0 <pclose@plt+0xba62e0>
    b884:	strhi	pc, [r0], #0
    b888:			; <UNDEFINED> instruction: 0x1730f8df
    b88c:	movwls	r4, #22040	; 0x5618
    b890:			; <UNDEFINED> instruction: 0xf7f74479
    b894:			; <UNDEFINED> instruction: 0xf8dfeeac
    b898:	blls	151540 <pclose@plt+0x14df30>
    b89c:	stmibvs	sl, {r0, r3, r4, r5, r6, sl, lr}
    b8a0:			; <UNDEFINED> instruction: 0xf0002a00
    b8a4:			; <UNDEFINED> instruction: 0xf7ff830b
    b8a8:			; <UNDEFINED> instruction: 0xf1b8fb41
    b8ac:			; <UNDEFINED> instruction: 0xf0000f00
    b8b0:			; <UNDEFINED> instruction: 0xf8df8167
    b8b4:	ldrbtmi	r3, [fp], #-1808	; 0xfffff8f0
    b8b8:	ldmdavc	fp, {r0, r1, r3, r4, r7, r9, fp, sp, lr}
    b8bc:			; <UNDEFINED> instruction: 0xf0002b0a
    b8c0:			; <UNDEFINED> instruction: 0xf8da815f
    b8c4:	blcs	178cc <pclose@plt+0x142bc>
    b8c8:	strbhi	pc, [r4], #-64	; 0xffffffc0	; <UNPREDICTABLE>
    b8cc:	svceq	0x0000f1b9
    b8d0:			; <UNDEFINED> instruction: 0xf8dfdd11
    b8d4:	ldrbtmi	r7, [pc], #-1780	; b8dc <pclose@plt+0x82cc>
    b8d8:	strcc	lr, [r1], -r2
    b8dc:			; <UNDEFINED> instruction: 0xd00a45b1
    b8e0:	ldrdcc	pc, [r0], -sl
    b8e4:	rscsle	r2, r8, r0, lsl #22
    b8e8:	tstcs	r1, r1, lsl #12
    b8ec:			; <UNDEFINED> instruction: 0xf7ff4638
    b8f0:	ldrmi	pc, [r1, #2737]!	; 0xab1
    b8f4:			; <UNDEFINED> instruction: 0xf8dfd1f4
    b8f8:			; <UNDEFINED> instruction: 0xf8df36d4
    b8fc:	ldrbtmi	r1, [fp], #-1748	; 0xfffff92c
    b900:	bvs	fe61caec <pclose@plt+0xfe6194dc>
    b904:	mrc	7, 3, APSR_nzcv, cr2, cr7, {7}
    b908:	stc2l	7, cr15, [r4], #1020	; 0x3fc
    b90c:	bls	1f251c <pclose@plt+0x1eef0c>
    b910:	addsmi	r3, r3, #134217728	; 0x8000000
    b914:	teqhi	sl, r0, asr #1	; <UNPREDICTABLE>
    b918:	blcs	32530 <pclose@plt+0x2ef20>
    b91c:	strhi	pc, [r8], #-0
    b920:	vpmax.s8	d25, d5, d7
    b924:	vorr.i32	<illegal reg q10.5>, #5120	; 0x00001400
    b928:	addsmi	r5, sl, #1409286145	; 0x54000001
    b92c:	strhi	pc, [fp], #-512	; 0xfffffe00
    b930:	bl	d2a84 <pclose@plt+0xcf474>
    b934:	movwls	r0, #29522	; 0x7352
    b938:	stmdals	r4, {r0, r3, r4, r7}
    b93c:	blx	fe1c7984 <pclose@plt+0xfe1c4374>
    b940:			; <UNDEFINED> instruction: 0xe1239004
    b944:			; <UNDEFINED> instruction: 0xf43f2c2a
    b948:			; <UNDEFINED> instruction: 0xf8dfae6e
    b94c:	ldrbmi	r1, [r8], -r8, lsl #13
    b950:	ldrbtmi	r2, [r9], #-520	; 0xfffffdf8
    b954:	mrc	7, 1, APSR_nzcv, cr2, cr7, {7}
    b958:			; <UNDEFINED> instruction: 0xf47f2800
    b95c:			; <UNDEFINED> instruction: 0xf8dfae4a
    b960:	andcs	r4, r8, r8, ror r6
    b964:	ldc2	7, cr15, [r6], #1020	; 0x3fc
    b968:			; <UNDEFINED> instruction: 0xf8d4447c
    b96c:			; <UNDEFINED> instruction: 0xf8988028
    b970:	blcs	297978 <pclose@plt+0x294368>
    b974:	bichi	pc, r2, #0
    b978:	stmibvs	r6!, {r0, r8, r9, sp}
    b97c:	strb	r9, [r8], -r1, lsl #6
    b980:			; <UNDEFINED> instruction: 0xf8c39b06
    b984:	strt	fp, [sl], -r8, lsr #32
    b988:	andls	r2, r5, #0, 4
    b98c:	ldmdavc	r3!, {r0, r1, r2, r5, r6, r9, sl, sp, lr, pc}
    b990:			; <UNDEFINED> instruction: 0xf47f2b0a
    b994:	ldmibvs	r2, {r0, r1, r7, r9, sl, fp, sp, pc}
    b998:			; <UNDEFINED> instruction: 0x61a32301
    b99c:			; <UNDEFINED> instruction: 0xf0002a00
    b9a0:	andcs	r8, r3, sp, ror r1
    b9a4:	blx	ff0c99a8 <pclose@plt+0xff0c6398>
    b9a8:			; <UNDEFINED> instruction: 0x3630f8df
    b9ac:	bvs	fe61cba0 <pclose@plt+0xfe619590>
    b9b0:	bvs	fee453fc <pclose@plt+0xfee41dec>
    b9b4:			; <UNDEFINED> instruction: 0xf8c74481
    b9b8:	ldr	r9, [sl], r8, lsr #32
    b9bc:			; <UNDEFINED> instruction: 0x1620f8df
    b9c0:	movweq	pc, #33028	; 0x8104	; <UNPREDICTABLE>
    b9c4:	ldrbtmi	r4, [r9], #-1608	; 0xfffff9b8
    b9c8:	stc2	7, cr15, [r6, #-1016]	; 0xfffffc08
    b9cc:	strmi	r6, [r7], -r3, lsr #17
    b9d0:			; <UNDEFINED> instruction: 0x4618b113
    b9d4:	ldc2	7, cr15, [r8], {254}	; 0xfe
    b9d8:	svccs	0x0000443e
    b9dc:	mrcge	4, 5, APSR_nzcv, cr4, cr15, {3}
    b9e0:			; <UNDEFINED> instruction: 0x3600f8df
    b9e4:	ldmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    b9e8:	ldmibvs	r9, {r0, r3, r8, r9, sl, sp}
    b9ec:	bl	fe9e6254 <pclose@plt+0xfe9e2c44>
    b9f0:	bvs	ff6cea00 <pclose@plt+0xff6cb3f0>
    b9f4:	ldrbvs	pc, [r0, #2271]!	; 0x8df	; <UNPREDICTABLE>
    b9f8:	andeq	pc, r8, r8, asr #17
    b9fc:	adcsvs	r4, r2, #2113929216	; 0x7e000000
    ba00:	stmdbcs	r0, {r0, r1, r4, r5, r6, r7, r8, sp, lr}
    ba04:			; <UNDEFINED> instruction: 0x4660d07f
    ba08:	blx	fe449a0c <pclose@plt+0xfe4463fc>
    ba0c:			; <UNDEFINED> instruction: 0x462069b6
    ba10:	stc2l	7, cr15, [sl], #-1016	; 0xfffffc08
    ba14:	ldrbcc	pc, [r4, #2271]	; 0x8df	; <UNPREDICTABLE>
    ba18:			; <UNDEFINED> instruction: 0xf8d3447b
    ba1c:	ldrb	r8, [r8, #40]!	; 0x28
    ba20:			; <UNDEFINED> instruction: 0xf1036aa3
    ba24:			; <UNDEFINED> instruction: 0xf8c40801
    ba28:	ldrb	r8, [r2, #40]!	; 0x28
    ba2c:			; <UNDEFINED> instruction: 0xf8df200c
    ba30:			; <UNDEFINED> instruction: 0xf01095c0
    ba34:	blge	38a1d8 <pclose@plt+0x386bc8>
    ba38:			; <UNDEFINED> instruction: 0xf8d944f9
    ba3c:			; <UNDEFINED> instruction: 0xf8d98028
    ba40:			; <UNDEFINED> instruction: 0xf8d96038
    ba44:			; <UNDEFINED> instruction: 0xf8cd1040
    ba48:	ldrtmi	r8, [r1], #-56	; 0xffffffc8
    ba4c:	strmi	r4, [r2], -r7, lsl #12
    ba50:	stmdage	lr, {r2, r3, r4, r5, sp, lr}
    ba54:	adcsvs	r6, ip, ip, ror r0
    ba58:	blx	ff447a90 <pclose@plt+0xff444480>
    ba5c:			; <UNDEFINED> instruction: 0xf0002800
    ba60:	blls	36bef0 <pclose@plt+0x3688e0>
    ba64:	bls	37ef8 <pclose@plt+0x348e8>
    ba68:	vst2.<illegal width 64>	{d22,d24}, [r3 :64], r3
    ba6c:	bicsvs	r7, r3, r0, lsl #6
    ba70:	strmi	pc, [r0, #2271]	; 0x8df
    ba74:	stmibvs	r3!, {r2, r3, r4, r5, r6, sl, lr}
    ba78:	bvs	fe83886c <pclose@plt+0xfe83525c>
    ba7c:	andeq	lr, r0, r8, lsr #23
    ba80:	ldrbmi	pc, [r4, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    ba84:	blx	14c9a88 <pclose@plt+0x14c6478>
    ba88:	ldrbtmi	r6, [ip], #-2104	; 0xfffff7c8
    ba8c:	ldrdhi	pc, [r8], -r7
    ba90:	blcs	26124 <pclose@plt+0x22b14>
    ba94:			; <UNDEFINED> instruction: 0xf8dfd030
    ba98:	strmi	r3, [r1], -ip, asr #9
    ba9c:	strbmi	r9, [r2], -r3, lsl #16
    baa0:			; <UNDEFINED> instruction: 0xf7ff58c0
    baa4:	ldmib	r4, {r0, r2, r4, r5, r7, r8, fp, ip, sp, lr, pc}^
    baa8:	stmdbls	lr, {r1, r2, r9, sp, lr}
    baac:	bl	fe8a6540 <pclose@plt+0xfe8a2f30>
    bab0:	mvnvs	r0, r8, lsl #4
    bab4:	vmlscs.f32	s2, s1, s22
    bab8:	mrshi	pc, (UNDEF: 4)	; <UNPREDICTABLE>
    babc:	ldrmi	r6, [sl], #-2104	; 0xfffff7c8
    bac0:	mvnvs	r6, r1, lsr #5
    bac4:	bl	c49aa8 <pclose@plt+0xc46498>
    bac8:			; <UNDEFINED> instruction: 0xf7f74638
    bacc:			; <UNDEFINED> instruction: 0xf8dfeb2e
    bad0:	ldrbtmi	r3, [fp], #-1324	; 0xfffffad4
    bad4:	ldrdhi	pc, [r8], -r3	; <UNPREDICTABLE>
    bad8:	stmdals	r9, {r0, r1, r3, r4, r7, r8, sl, sp, lr, pc}
    badc:			; <UNDEFINED> instruction: 0x61a32301
    bae0:			; <UNDEFINED> instruction: 0xf80af7ff
    bae4:	ldmvs	r8, {r8, r9, fp, ip, pc}^
    bae8:	adcvs	r6, r0, #2670592	; 0x28c000
    baec:			; <UNDEFINED> instruction: 0xf0402b00
    baf0:	ldmdavs	r8!, {r2, r3, r4, r5, r6, r8, r9, pc}
    baf4:	eorhi	pc, r8, r4, asr #17
    baf8:	strb	r2, [r3, r0, lsl #12]!
    bafc:			; <UNDEFINED> instruction: 0xf8c81db7
    bb00:			; <UNDEFINED> instruction: 0xf8c39008
    bb04:			; <UNDEFINED> instruction: 0xf8dfb01c
    bb08:			; <UNDEFINED> instruction: 0x260034f8
    bb0c:	addsvs	r4, pc, #2063597568	; 0x7b000000
    bb10:			; <UNDEFINED> instruction: 0xf8dfe77d
    bb14:	andcs	r1, r9, #240, 8	; 0xf0000000
    bb18:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    bb1c:	stc	7, cr15, [r8], {247}	; 0xf7
    bb20:			; <UNDEFINED> instruction: 0xf0402800
    bb24:	blls	2bfc8 <pclose@plt+0x289b8>
    bb28:			; <UNDEFINED> instruction: 0xf1033409
    bb2c:	strbt	r0, [pc], #-2856	; bb34 <pclose@plt+0x8524>
    bb30:	ldrmi	r6, [r6], #-2746	; 0xfffff546
    bb34:			; <UNDEFINED> instruction: 0xf8df62be
    bb38:	ldrbtmi	r3, [fp], #-1232	; 0xfffffb30
    bb3c:	bne	feda69ac <pclose@plt+0xfeda339c>
    bb40:	svccs	0x0000e62a
    bb44:	cmphi	r7, r0, asr #32	; <UNPREDICTABLE>
    bb48:			; <UNDEFINED> instruction: 0xf7ff2005
    bb4c:			; <UNDEFINED> instruction: 0xf8dffbc3
    bb50:	ldrbtmi	r3, [fp], #-1212	; 0xfffffb44
    bb54:	ldr	r6, [lr, #2712]!	; 0xa98
    bb58:			; <UNDEFINED> instruction: 0xf7ff2001
    bb5c:	stmibvs	r1!, {r0, r1, r3, r4, r5, r7, r8, r9, fp, ip, sp, lr, pc}
    bb60:			; <UNDEFINED> instruction: 0xf0002901
    bb64:	stmdavs	r7!, {r1, r2, r3, r5, r8, pc}
    bb68:			; <UNDEFINED> instruction: 0xf7f74638
    bb6c:	stmdacs	r1, {r2, r3, r5, sl, fp, sp, lr, pc}
    bb70:	stmdble	r5, {r1, r2, r9, sl, lr}
    bb74:			; <UNDEFINED> instruction: 0xf813183b
    bb78:	ldmdbcs	pc!, {r0, sl, fp, ip}^	; <UNPREDICTABLE>
    bb7c:	rscshi	pc, r4, #0
    bb80:	bls	1f2790 <pclose@plt+0x1ef180>
    bb84:	addsmi	r3, r3, #134217728	; 0x8000000
    bb88:	mcrge	4, 6, pc, cr6, cr15, {5}	; <UNPREDICTABLE>
    bb8c:	tstcs	r0, r2, lsl #20
    bb90:			; <UNDEFINED> instruction: 0xf8df9804
    bb94:			; <UNDEFINED> instruction: 0xf840347c
    bb98:	ldrbtmi	r4, [fp], #-34	; 0xffffffde
    bb9c:	ldrmi	r4, [r0], -r4, lsl #12
    bba0:	addeq	lr, r2, #4, 22	; 0x1000
    bba4:	ldrdhi	pc, [r8], -r3	; <UNPREDICTABLE>
    bba8:			; <UNDEFINED> instruction: 0x6051699e
    bbac:	andls	r1, r2, #16896	; 0x4200
    bbb0:			; <UNDEFINED> instruction: 0xf8dfe52f
    bbb4:	andcs	r6, r5, r0, ror #8
    bbb8:	blx	fe349bbe <pclose@plt+0xfe3465ae>
    bbbc:	bvs	fec1cdbc <pclose@plt+0xfec197ac>
    bbc0:	cdp2	0, 4, cr15, cr8, cr5, {0}
    bbc4:	blx	fe1c9bca <pclose@plt+0xfe1c65ba>
    bbc8:	str	r6, [r4, #2736]	; 0xab0
    bbcc:	ldrdeq	pc, [r8], -r8	; <UNPREDICTABLE>
    bbd0:	cdp2	0, 4, cr15, cr0, cr5, {0}
    bbd4:	ldrdvs	pc, [r8], -r8	; <UNPREDICTABLE>
    bbd8:	ldmdane	r0!, {r0, r1, r2, r9, sl, lr}
    bbdc:	blcs	a233b0 <pclose@plt+0xa1fda0>
    bbe0:	strbmi	sp, [r9], -r6, lsl #2
    bbe4:	blx	1149be6 <pclose@plt+0x11465d6>
    bbe8:	ldrdvs	pc, [r8], -r8	; <UNPREDICTABLE>
    bbec:	ldmibne	r0!, {r0, r1, r2, sl, lr}^
    bbf0:	strtne	pc, [r4], #-2271	; 0xfffff721
    bbf4:			; <UNDEFINED> instruction: 0xf7f74479
    bbf8:			; <UNDEFINED> instruction: 0xf8dfecfa
    bbfc:			; <UNDEFINED> instruction: 0xf1041420
    bc00:	andcs	r0, r2, #8, 6	; 0x20000000
    bc04:	strmi	r4, [r7], #-1145	; 0xfffffb87
    bc08:			; <UNDEFINED> instruction: 0xf7fe19f0
    bc0c:			; <UNDEFINED> instruction: 0xf8dffbe5
    bc10:	ldrbtmi	r3, [fp], #-1040	; 0xfffffbf0
    bc14:	stmdaeq	r0, {r0, r1, r2, r8, r9, fp, sp, lr, pc}
    bc18:			; <UNDEFINED> instruction: 0xf8176a9f
    bc1c:	blcs	b97c44 <pclose@plt+0xb94634>
    bc20:	svclt	0x00089b00
    bc24:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
    bc28:	ldrbeq	r6, [r2, #-2526]!	; 0xfffff622
    bc2c:	blmi	fff81064 <pclose@plt+0xfff7da54>
    bc30:	ldrbtmi	r2, [fp], #-266	; 0xfffffef6
    bc34:	bne	ee6a9c <pclose@plt+0xee348c>
    bc38:	ldrmi	r9, [sl], -fp, lsl #6
    bc3c:	bl	ff3c9c20 <pclose@plt+0xff3c6610>
    bc40:	andcc	fp, r1, r0, lsl r1
    bc44:	movwls	r1, #47675	; 0xba3b
    bc48:			; <UNDEFINED> instruction: 0x7600f416
    bc4c:	rschi	pc, r7, r0
    bc50:	ldrbtmi	r4, [lr], #-3829	; 0xfffff10b
    bc54:	blcs	26328 <pclose@plt+0x22d18>
    bc58:	sbcshi	pc, lr, r0
    bc5c:			; <UNDEFINED> instruction: 0xf7ff4640
    bc60:	bvs	fee0a1fc <pclose@plt+0xfee06bec>
    bc64:			; <UNDEFINED> instruction: 0xf0054638
    bc68:	ldcpl	13, cr15, [fp], #-980	; 0xfffffc2c
    bc6c:	blcs	291d6c <pclose@plt+0x28e75c>
    bc70:	subshi	pc, r8, #0
    bc74:	andcs	r4, r6, #3883008	; 0x3b4000
    bc78:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    bc7c:	ldc	7, cr15, [lr], {247}	; 0xf7
    bc80:	stmdacs	r0, {r1, r9, sl, lr}
    bc84:	rschi	pc, fp, r0
    bc88:	cmnvs	r3, r0, lsl #6
    bc8c:	movwcc	lr, #6008	; 0x1778
    bc90:	movwcs	r6, #4323	; 0x10e3
    bc94:	bcs	24328 <pclose@plt+0x20d18>
    bc98:	mcrge	4, 4, pc, cr3, cr15, {3}	; <UNPREDICTABLE>
    bc9c:	vldmiane	r0!, {d20-<overflow reg d69>}
    bca0:	addsvs	r4, r8, #2063597568	; 0x7b000000
    bca4:			; <UNDEFINED> instruction: 0xf8d9e517
    bca8:			; <UNDEFINED> instruction: 0xf8d93028
    bcac:	bl	fea23d14 <pclose@plt+0xfea20704>
    bcb0:			; <UNDEFINED> instruction: 0xf1080803
    bcb4:	cdpcs	8, 0, cr0, cr0, cr1, {0}
    bcb8:			; <UNDEFINED> instruction: 0x4640d075
    bcbc:			; <UNDEFINED> instruction: 0xf936f7ff
    bcc0:			; <UNDEFINED> instruction: 0x6018f8d9
    bcc4:			; <UNDEFINED> instruction: 0xe6fd6838
    bcc8:	addmi	r1, r1, #88, 24	; 0x5800
    bccc:	smlabtcs	r0, ip, pc, fp	; <UNPREDICTABLE>
    bcd0:	b	14540dc <pclose@plt+0x1450acc>
    bcd4:			; <UNDEFINED> instruction: 0xf47f71d0
    bcd8:	ldmdavc	r2!, {r0, r6, r7, sl, fp, sp, pc}^
    bcdc:	rsbeq	pc, lr, #-2147483608	; 0x80000028
    bce0:			; <UNDEFINED> instruction: 0xf282fab2
    bce4:	andls	r0, r5, #1343488	; 0x148000
    bce8:			; <UNDEFINED> instruction: 0xf8dae4b9
    bcec:	blcs	17cf4 <pclose@plt+0x146e4>
    bcf0:	cfldrdge	mvd15, [sl, #-252]	; 0xffffff04
    bcf4:	ldrbtmi	r4, [r8], #-2255	; 0xfffff731
    bcf8:			; <UNDEFINED> instruction: 0xf8acf7ff
    bcfc:	cfstr32ne	mvfx14, [r1, #-336]!	; 0xfffffeb0
    bd00:	movwls	r4, #34376	; 0x8648
    bd04:	blx	fed49d04 <pclose@plt+0xfed466f4>
    bd08:	blls	21e43c <pclose@plt+0x21ae2c>
    bd0c:	bvs	fe3dcef8 <pclose@plt+0xfe3d98e8>
    bd10:	bl	1dd530 <pclose@plt+0x1d9f20>
    bd14:	ldrbt	r0, [r5], #2304	; 0x900
    bd18:	ldrdcc	lr, [r9, -sp]
    bd1c:	svclt	0x00182b00
    bd20:			; <UNDEFINED> instruction: 0xf43f2900
    bd24:	stmdavs	fp, {r0, r1, r2, r3, r5, r6, r7, r8, r9, fp, sp, pc}^
    bd28:	blcs	18140 <pclose@plt+0x14b30>
    bd2c:	blge	ffac8e30 <pclose@plt+0xffac5820>
    bd30:	ldrd	r6, [r7], -r0
    bd34:	bne	4a5fa4 <pclose@plt+0x4a2994>
    bd38:			; <UNDEFINED> instruction: 0xf85160da
    bd3c:	blcs	1b954 <pclose@plt+0x18344>
    bd40:	blge	ff848e44 <pclose@plt+0xff845834>
    bd44:	bcs	266b4 <pclose@plt+0x230a4>
    bd48:			; <UNDEFINED> instruction: 0xf7ffd0f4
    bd4c:	blmi	feefacc0 <pclose@plt+0xfeef76b0>
    bd50:	ldmibvs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    bd54:			; <UNDEFINED> instruction: 0xf43f2a00
    bd58:	ldrdcs	sl, [r6], -r1
    bd5c:			; <UNDEFINED> instruction: 0xf7ff9305
    bd60:	blls	18a0fc <pclose@plt+0x186aec>
    bd64:	bvs	16a67e8 <pclose@plt+0x16a31d8>
    bd68:	bvs	6263d4 <pclose@plt+0x622dc4>
    bd6c:			; <UNDEFINED> instruction: 0x0c02eba7
    bd70:			; <UNDEFINED> instruction: 0xe63f6adb
    bd74:	andcs	r4, r5, #2916352	; 0x2c8000
    bd78:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    bd7c:	bl	1649d60 <pclose@plt+0x1646750>
    bd80:	teqle	r4, r0, lsl #16
    bd84:	strcc	r9, [r5], #-2816	; 0xfffff500
    bd88:	bleq	b4819c <pclose@plt+0xb44b8c>
    bd8c:	bllt	1049d90 <pclose@plt+0x1046780>
    bd90:	ldrbtmi	r4, [fp], #-2988	; 0xfffff454
    bd94:	blls	285d38 <pclose@plt+0x282728>
    bd98:			; <UNDEFINED> instruction: 0xf7ff6e18
    bd9c:	blls	27a998 <pclose@plt+0x277388>
    bda0:			; <UNDEFINED> instruction: 0xf7ff6363
    bda4:	strbmi	fp, [r3], #-2820	; 0xfffff4fc
    bda8:			; <UNDEFINED> instruction: 0xf8c96838
    bdac:	str	r3, [r9], r8, lsr #32
    bdb0:	strmi	r3, [r3], #1
    bdb4:	ldrt	r4, [r6], #1153	; 0x481
    bdb8:	ldrbtmi	r4, [fp], #-2979	; 0xfffff45d
    bdbc:			; <UNDEFINED> instruction: 0xf7ff629f
    bdc0:			; <UNDEFINED> instruction: 0xf8dabb87
    bdc4:	blcs	17dcc <pclose@plt+0x147bc>
    bdc8:	mcrge	4, 6, pc, cr13, cr15, {1}	; <UNPREDICTABLE>
    bdcc:	ldrbtmi	r4, [r8], #-2207	; 0xfffff761
    bdd0:			; <UNDEFINED> instruction: 0xf840f7ff
    bdd4:	ldmmi	lr, {r0, r1, r2, r6, r7, r9, sl, sp, lr, pc}
    bdd8:	ldrbtmi	r2, [r8], #-259	; 0xfffffefd
    bddc:			; <UNDEFINED> instruction: 0xf83af7ff
    bde0:			; <UNDEFINED> instruction: 0xf7ff2005
    bde4:	blmi	fe70a7c8 <pclose@plt+0xfe7071b8>
    bde8:	bvs	fe61cfdc <pclose@plt+0xfe6199cc>
    bdec:	ldmibmi	sl, {r0, r1, r4, r5, r6, sl, sp, lr, pc}
    bdf0:	strtmi	r2, [r0], -r3, lsl #4
    bdf4:			; <UNDEFINED> instruction: 0xf7f74479
    bdf8:	stmdacs	r0, {r2, r3, r4, r8, r9, fp, sp, lr, pc}
    bdfc:	blge	f89000 <pclose@plt+0xf859f0>
    be00:	strcc	r9, [r3], #-2816	; 0xfffff500
    be04:	bleq	948218 <pclose@plt+0x944c08>
    be08:	bllt	c9e0c <pclose@plt+0xc67fc>
    be0c:			; <UNDEFINED> instruction: 0x21034893
    be10:			; <UNDEFINED> instruction: 0xf7ff4478
    be14:	ldrb	pc, [r7], #-2079	; 0xfffff7e1	; <UNPREDICTABLE>
    be18:	adcsvs	r4, r7, #1191182336	; 0x47000000
    be1c:	strbmi	lr, [r0], -r2, lsr #14
    be20:	blx	1649e24 <pclose@plt+0x1646814>
    be24:	ldmibvs	fp, {r8, r9, fp, ip, pc}^
    be28:	ldrle	r0, [lr], #-1371	; 0xfffffaa5
    be2c:	svceq	0x0000f1b8
    be30:			; <UNDEFINED> instruction: 0x81b8f340
    be34:	ldrbtmi	r4, [pc], #-3978	; be3c <pclose@plt+0x882c>
    be38:	strcc	lr, [r1], -r2
    be3c:			; <UNDEFINED> instruction: 0xd00a45b0
    be40:	ldrdcc	pc, [r0], -sl
    be44:	rscsle	r2, r8, r0, lsl #22
    be48:	tstcs	r1, r1, lsl #12
    be4c:			; <UNDEFINED> instruction: 0xf7ff4638
    be50:	ldrmi	pc, [r0, #2049]!	; 0x801
    be54:	blmi	fe10062c <pclose@plt+0xfe0fd01c>
    be58:	bvs	fe7dd04c <pclose@plt+0xfe7d9a3c>
    be5c:	ldcne	7, cr14, [r0, #8]!
    be60:			; <UNDEFINED> instruction: 0xf7f74611
    be64:	cmnvs	r0, ip, lsl r9
    be68:			; <UNDEFINED> instruction: 0xf8dfe68a
    be6c:			; <UNDEFINED> instruction: 0xf8df91fc
    be70:	ldrbtmi	fp, [r9], #508	; 0x1fc
    be74:			; <UNDEFINED> instruction: 0xf8d944fb
    be78:	ldrbmi	r7, [r9], -r8, lsr #32
    be7c:			; <UNDEFINED> instruction: 0xf7f74638
    be80:			; <UNDEFINED> instruction: 0x5c3bebb6
    be84:	bicsle	r2, r1, sl, lsl #22
    be88:	blx	949e8c <pclose@plt+0x94687c>
    be8c:	ldrdvc	pc, [r8], -r9	; <UNPREDICTABLE>
    be90:	ldclne	6, cr4, [r8], #-356	; 0xfffffe9c
    be94:	bl	feac9e78 <pclose@plt+0xfeac6868>
    be98:	addsmi	r9, r8, #11264	; 0x2c00
    be9c:	mcrge	4, 7, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
    bea0:			; <UNDEFINED> instruction: 0xf7ff1c58
    bea4:			; <UNDEFINED> instruction: 0xf8d9fa17
    bea8:	ldrb	r7, [fp], r8, lsr #32
    beac:	bcs	2603c <pclose@plt+0x22a2c>
    beb0:	cmphi	r7, r0	; <UNPREDICTABLE>
    beb4:	ldrdcs	pc, [r0], -sl
    beb8:	ldrb	r4, [r8], #1729	; 0x6c1
    bebc:	addvs	r4, fp, #50331648	; 0x3000000
    bec0:	stmdami	fp!, {r0, r1, r4, r5, r6, r7, sl, sp, lr, pc}^
    bec4:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    bec8:			; <UNDEFINED> instruction: 0xffc4f7fe
    becc:	ldrdcs	pc, [r0], -sl
    bed0:			; <UNDEFINED> instruction: 0xf0402a00
    bed4:	blmi	19ec2a8 <pclose@plt+0x19e8c98>
    bed8:	bvs	fe6dd0cc <pclose@plt+0xfe6d9abc>
    bedc:	strmi	lr, [r1], lr, asr #9
    bee0:	smlatblt	r8, r0, r8, r6
    bee4:	blx	449ee4 <pclose@plt+0x4468d4>
    bee8:	blcs	2607c <pclose@plt+0x22a6c>
    beec:	msrhi	CPSR_fsc, r0
    bef0:	ldrdcs	pc, [r0], -sl
    bef4:	svceq	0x0000f1b8
    bef8:	cmphi	r8, r0	; <UNPREDICTABLE>
    befc:	streq	lr, [r9, -r7, lsr #23]
    bf00:	ldrbvc	lr, [r7, r7, lsl #22]
    bf04:	strbeq	lr, [r7, -fp, lsl #22]!
    bf08:	movwle	r4, #13752	; 0x35b8
    bf0c:	ldrbtmi	r4, [fp], #-2906	; 0xfffff4a6
    bf10:	strt	r6, [ip], #2715	; 0xa9b
    bf14:			; <UNDEFINED> instruction: 0xf0402a00
    bf18:			; <UNDEFINED> instruction: 0xf1b9813f
    bf1c:	vpmax.f32	d16, d0, d0
    bf20:			; <UNDEFINED> instruction: 0xf8df80bd
    bf24:	smlsdcs	r0, r8, r1, r8
    bf28:	strd	r4, [ip], r8	; <UNPREDICTABLE>
    bf2c:	andeq	r0, r3, lr, lsr r9
    bf30:	andeq	r0, r0, r0, ror #4
    bf34:	andeq	r0, r3, r6, lsr r9
    bf38:	andeq	r0, r0, ip, lsl #5
    bf3c:	andeq	r2, r3, r0, ror lr
    bf40:	andeq	r2, r3, sl, asr #28
    bf44:	andeq	r2, r3, r0, lsr #28
    bf48:	andeq	sl, r1, ip, asr sl
    bf4c:	ldrdeq	sl, [r1], -r2
    bf50:	andeq	sl, r1, lr, asr #21
    bf54:	andeq	sl, r1, lr, asr #20
    bf58:	andeq	sl, r1, r4, asr #20
    bf5c:	andeq	sl, r1, ip, ror sl
    bf60:	andeq	r2, r3, r4, lsl sp
    bf64:	andeq	r0, r0, r8, ror #4
    bf68:	andeq	sl, r1, r2, ror #21
    bf6c:	andeq	r2, r3, lr, ror #25
    bf70:	andeq	r0, r3, ip, asr r7
    bf74:	andeq	r2, r3, ip, lsl #25
    bf78:	andeq	sl, r1, lr, asr r9
    bf7c:	andeq	sl, r1, r0, ror #20
    bf80:	andeq	sl, r1, lr, lsr r9
    bf84:	andeq	r2, r3, r8, asr ip
    bf88:	andeq	r2, r3, ip, asr #23
    bf8c:			; <UNDEFINED> instruction: 0x00032bb0
    bf90:	muleq	r3, r6, fp
    bf94:	andeq	r2, r3, r8, asr fp
    bf98:			; <UNDEFINED> instruction: 0x0001a7bc
    bf9c:	strdeq	r2, [r3], -r6
    bfa0:	andeq	r2, r3, sl, ror #21
    bfa4:	andeq	sl, r1, ip, asr #14
    bfa8:	andeq	r2, r3, r4, ror sl
    bfac:	andeq	r2, r3, ip, asr #20
    bfb0:	andeq	r2, r3, ip, lsl sl
    bfb4:			; <UNDEFINED> instruction: 0x000329ba
    bfb8:	andeq	sl, r1, r2, ror #12
    bfbc:	strdeq	sl, [r1], -r8
    bfc0:	andeq	r2, r3, ip, lsr #18
    bfc4:	andeq	r2, r3, r2, lsl r9
    bfc8:	andeq	ip, r1, r2, ror r7
    bfcc:	andeq	r2, r3, sl, asr #17
    bfd0:	andeq	ip, r1, r8, asr #14
    bfd4:	andeq	r9, r1, sl, lsr #30
    bfd8:	andeq	r2, r3, r0, ror #16
    bfdc:	andeq	r2, r3, ip, lsl r8
    bfe0:	andeq	sl, r1, r6, ror r4
    bfe4:	andeq	r2, r3, r4, ror #15
    bfe8:	andeq	r2, r3, ip, asr #15
    bfec:			; <UNDEFINED> instruction: 0x000327b0
    bff0:	muleq	r3, r0, r7
    bff4:	andeq	r2, r3, r4, asr r7
    bff8:	andeq	r2, r3, lr, lsr r7
    bffc:	strdeq	r2, [r3], -r6
    c000:			; <UNDEFINED> instruction: 0x000326bc
    c004:	andeq	sl, r1, lr, lsr #6
    c008:	andeq	r2, r3, lr, lsl #13
    c00c:	andeq	r2, r3, r6, ror r6
    c010:	andeq	r2, r3, lr, lsr #12
    c014:	andeq	r2, r3, ip, lsl #12
    c018:	andeq	ip, r1, r4, asr r4
    c01c:	andeq	sl, r1, r8, lsl #5
    c020:			; <UNDEFINED> instruction: 0x000325b6
    c024:	muleq	r3, r6, r5
    c028:	andeq	r2, r3, r6, ror r5
    c02c:	andeq	sl, r1, sl, lsl r2
    c030:	andeq	r2, r3, r8, lsr #10
    c034:	andeq	ip, r1, r2, asr r3
    c038:			; <UNDEFINED> instruction: 0x000324bc
    c03c:	andeq	r2, r3, r8, ror r4
    c040:	ldrdeq	sl, [r1], -sl	; <UNPREDICTABLE>
    c044:	andeq	r2, r3, r6, lsr r4
    c048:	andeq	r2, r3, lr, lsl #8
    c04c:	andeq	ip, r1, sl, ror r2
    c050:	andeq	sl, r1, lr, lsl #1
    c054:	andeq	r2, r3, r0, ror #7
    c058:	andeq	sl, r1, r8, rrx
    c05c:	andeq	sl, r1, ip, asr r0
    c060:	andeq	ip, r1, r2, lsl r2
    c064:	andeq	r2, r3, r0, ror r3
    c068:	andeq	r2, r3, r6, asr r3
    c06c:	ldrdeq	ip, [r1], -r4
    c070:	andeq	ip, r1, r2, lsl #3
    c074:	strdeq	r2, [r3], -r0
    c078:			; <UNDEFINED> instruction: 0x000322ba
    c07c:	andeq	ip, r1, r0, lsr #2
    c080:	ldrmi	r3, [r9, #1793]!	; 0x701
    c084:			; <UNDEFINED> instruction: 0xf8dad00a
    c088:	blcs	18090 <pclose@plt+0x14a80>
    c08c:			; <UNDEFINED> instruction: 0x3701d0f8
    c090:	strbmi	r2, [r0], -r1, lsl #2
    c094:	mrc2	7, 6, pc, cr14, cr14, {7}
    c098:	ldrhle	r4, [r4, #89]!	; 0x59
    c09c:			; <UNDEFINED> instruction: 0xf04f4b5d
    c0a0:	ldmdbmi	sp, {fp}^
    c0a4:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    c0a8:			; <UNDEFINED> instruction: 0xf7f76a98
    c0ac:			; <UNDEFINED> instruction: 0xf7ffeaa0
    c0b0:			; <UNDEFINED> instruction: 0xf8daf911
    c0b4:	bcs	140bc <pclose@plt+0x10aac>
    c0b8:	svcge	0x000df43f
    c0bc:	tstcs	r1, r7, asr r8
    c0c0:			; <UNDEFINED> instruction: 0xf7fe4478
    c0c4:	stmdavs	r7!, {r0, r1, r2, r6, r7, r9, sl, fp, ip, sp, lr, pc}^
    c0c8:			; <UNDEFINED> instruction: 0xf7f74638
    c0cc:			; <UNDEFINED> instruction: 0xf8dae97c
    c0d0:	strmi	r3, [r1], -r0
    c0d4:			; <UNDEFINED> instruction: 0xf0002b00
    c0d8:	ldrtmi	r8, [r8], -r3, lsl #1
    c0dc:	mrc2	7, 5, pc, cr10, cr14, {7}
    c0e0:	ldrdcc	pc, [r0], -sl
    c0e4:	rsbsle	r2, r6, r0, lsl #22
    c0e8:	tstcs	r8, sp, asr #16
    c0ec:			; <UNDEFINED> instruction: 0xf7fe4478
    c0f0:	blmi	134bbbc <pclose@plt+0x13485ac>
    c0f4:	bvs	fe6dd2e8 <pclose@plt+0xfe6d9cd8>
    c0f8:	bllt	ff04a0fc <pclose@plt+0xff046aec>
    c0fc:	strbmi	r4, [r0], -sl, asr #18
    c100:			; <UNDEFINED> instruction: 0xf7f74479
    c104:	movwcs	lr, #6772	; 0x1a74
    c108:	stmdacc	r1, {r0, r8, r9, ip, pc}
    c10c:			; <UNDEFINED> instruction: 0xf8e2f7ff
    c110:	ldrdhi	pc, [r8], -r4	; <UNPREDICTABLE>
    c114:			; <UNDEFINED> instruction: 0xf7ff69a6
    c118:	andcc	fp, r1, ip, ror sl
    c11c:	blx	fe6c813a <pclose@plt+0xfe6c4b2a>
    c120:	ldrb	r4, [sp], r1, lsl #13
    c124:			; <UNDEFINED> instruction: 0xf0051c70
    c128:	mulcc	r1, r5, fp
    c12c:	str	r4, [r1, #1030]!	; 0x406
    c130:	ldrmi	r9, [r3], -r7, lsl #20
    c134:	svclt	0x00140f9b
    c138:	movwcs	r2, #769	; 0x301
    c13c:	strle	r0, [r2], #-145	; 0xffffff6f
    c140:			; <UNDEFINED> instruction: 0xf43f2b00
    c144:			; <UNDEFINED> instruction: 0xf00fabfa
    c148:	blmi	e4be24 <pclose@plt+0xe48814>
    c14c:	bvs	fe6dd340 <pclose@plt+0xfe6d9d30>
    c150:	bllt	fe54a154 <pclose@plt+0xfe546b44>
    c154:	tstcs	r1, r6, lsr r8
    c158:			; <UNDEFINED> instruction: 0xf7fe4478
    c15c:			; <UNDEFINED> instruction: 0xf7fffe7b
    c160:			; <UNDEFINED> instruction: 0x46c1bbb5
    c164:	bllt	fe2ca168 <pclose@plt+0xfe2c6b58>
    c168:			; <UNDEFINED> instruction: 0xf7f74638
    c16c:	blne	ff0c663c <pclose@plt+0xff0c302c>
    c170:	bne	fec9d97c <pclose@plt+0xfec9a36c>
    c174:	bcc	58580 <pclose@plt+0x54f70>
    c178:	svc	0x00cef7f6
    c17c:	andcs	r6, r0, #2293760	; 0x230000
    c180:			; <UNDEFINED> instruction: 0xf8034433
    c184:	ldrbt	r2, [fp], #3074	; 0xc02
    c188:			; <UNDEFINED> instruction: 0xf7ff2001
    c18c:	blmi	a8a420 <pclose@plt+0xa86e10>
    c190:	bvs	fe6dd384 <pclose@plt+0xfe6d9d74>
    c194:	bllt	1e4a198 <pclose@plt+0x1e46b88>
    c198:	tstcs	r1, r7, lsr #16
    c19c:			; <UNDEFINED> instruction: 0xf7fe4478
    c1a0:	ssat	pc, #27, r9, asr #28	; <UNPREDICTABLE>
    c1a4:	ldrbtmi	r4, [fp], #-2853	; 0xfffff4db
    c1a8:	ldrb	r6, [fp, #-2719]	; 0xfffff561
    c1ac:	ldrbtmi	r4, [fp], #-2852	; 0xfffff4dc
    c1b0:			; <UNDEFINED> instruction: 0xf7ff6a9b
    c1b4:	tstcs	r0, ip, asr fp
    c1b8:			; <UNDEFINED> instruction: 0xf7fe4640
    c1bc:			; <UNDEFINED> instruction: 0x463bf859
    c1c0:	ldrbmi	r2, [r1], -r1, lsl #4
    c1c4:	strbmi	r4, [r0], #-1540	; 0xfffff9fc
    c1c8:			; <UNDEFINED> instruction: 0xf906f7fe
    c1cc:			; <UNDEFINED> instruction: 0xf7ff4404
    c1d0:	bvs	fefba6cc <pclose@plt+0xfefb70bc>
    c1d4:	blmi	705498 <pclose@plt+0x701e88>
    c1d8:	bvs	fe6dd3cc <pclose@plt+0xfe6d9dbc>
    c1dc:	bllt	13ca1e0 <pclose@plt+0x13c6bd0>
    c1e0:	ldrbtmi	r4, [fp], #-2841	; 0xfffff4e7
    c1e4:			; <UNDEFINED> instruction: 0xf7ff6a9b
    c1e8:	bl	fea3af14 <pclose@plt+0xfea37904>
    c1ec:	strb	r0, [r7], #-0
    c1f0:	strbmi	r2, [r0], -r0, lsl #2
    c1f4:			; <UNDEFINED> instruction: 0xf83cf7fe
    c1f8:			; <UNDEFINED> instruction: 0x463b4914
    c1fc:	ldrbtmi	r2, [r9], #-513	; 0xfffffdff
    c200:	strbmi	r4, [r0], #-1540	; 0xfffff9fc
    c204:			; <UNDEFINED> instruction: 0xf8e8f7fe
    c208:			; <UNDEFINED> instruction: 0xf7ff4404
    c20c:			; <UNDEFINED> instruction: 0xf7f6b913
    c210:	svclt	0x0000efda
    c214:	andeq	r2, r3, r4, lsr #2
    c218:	andeq	fp, r1, r2, lsr #31
    c21c:			; <UNDEFINED> instruction: 0x00019db8
    c220:	muleq	r1, r0, sp
    c224:	ldrdeq	r2, [r3], -r4
    c228:	andeq	r9, r1, ip, lsr #24
    c22c:	andeq	r2, r3, ip, ror r0
    c230:	ldrdeq	r9, [r1], -r4
    c234:	andeq	r2, r3, r8, lsr r0
    c238:	muleq	r1, r0, fp
    c23c:	andeq	r2, r3, r2, lsr #32
    c240:	andeq	r2, r3, sl, lsl r0
    c244:	strdeq	r1, [r3], -r0
    c248:	andeq	r1, r3, r6, ror #31
    c24c:	andeq	r9, r1, sl, lsr #25
    c250:			; <UNDEFINED> instruction: 0x4616b570
    c254:	ldmib	r0, {r0, r2, r9, sl, lr}^
    c258:	strmi	r0, [ip], -r1, lsl #4
    c25c:	addmi	r1, r3, #11730944	; 0xb30000
    c260:			; <UNDEFINED> instruction: 0xf5b3d909
    c264:	strtmi	r7, [r8], -r0, lsl #30
    c268:			; <UNDEFINED> instruction: 0xf44fbf38
    c26c:	rsbvs	r7, fp, r0, lsl #6
    c270:			; <UNDEFINED> instruction: 0xf8a4f7fe
    c274:	stmdavs	fp!, {r1, r3, r5, r7, fp, sp, lr}
    c278:	teqlt	r6, r3, lsl r4
    c27c:	ldmibne	r8, {r0, r5, r6, r7, r9, ip, sp, pc}
    c280:	blne	8a294 <pclose@plt+0x86c84>
    c284:	mvnsle	r4, r3, lsl #5
    c288:	ldrtmi	r6, [r2], #-2218	; 0xfffff756
    c28c:	adcvs	r4, sl, r0, lsr r6
    c290:	svclt	0x0000bd70
    c294:	addlt	fp, r3, r0, lsl #10
    c298:	ldrsbtgt	pc, [ip], -pc	; <UNPREDICTABLE>
    c29c:			; <UNDEFINED> instruction: 0xf88d460b
    c2a0:	andcs	r3, r1, #3
    c2a4:	ldrbtmi	r4, [ip], #2829	; 0xb0d
    c2a8:	tsteq	r3, sp, lsl #2	; <UNPREDICTABLE>
    c2ac:	andcc	pc, r3, ip, asr r8	; <UNPREDICTABLE>
    c2b0:	movwls	r6, #6171	; 0x181b
    c2b4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    c2b8:	stc2	7, cr15, [sl, #1016]!	; 0x3f8
    c2bc:	blmi	1deae4 <pclose@plt+0x1db4d4>
    c2c0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    c2c4:	blls	66334 <pclose@plt+0x62d24>
    c2c8:	qaddle	r4, sl, r2
    c2cc:			; <UNDEFINED> instruction: 0xf85db003
    c2d0:			; <UNDEFINED> instruction: 0xf7f6fb04
    c2d4:	svclt	0x0000ef78
    c2d8:	andeq	pc, r2, r2, asr #19
    c2dc:	andeq	r0, r0, r0, ror #4
    c2e0:	andeq	pc, r2, r8, lsr #19
    c2e4:	stmdbmi	pc, {r1, r2, r3, sl, ip, sp, pc}	; <UNPREDICTABLE>
    c2e8:	addlt	fp, r2, r0, lsl #10
    c2ec:	bge	def2c <pclose@plt+0xdb91c>
    c2f0:	stmiapl	fp, {r0, r3, r4, r5, r6, sl, lr}^
    c2f4:	blne	14a444 <pclose@plt+0x146e34>
    c2f8:	movwls	r6, #6171	; 0x181b
    c2fc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    c300:			; <UNDEFINED> instruction: 0xf7fe9200
    c304:	bmi	28b698 <pclose@plt+0x288088>
    c308:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    c30c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    c310:	subsmi	r9, sl, r1, lsl #22
    c314:	andlt	sp, r2, r4, lsl #2
    c318:	bl	14a494 <pclose@plt+0x146e84>
    c31c:	ldrbmi	fp, [r0, -r3]!
    c320:	svc	0x0050f7f6
    c324:	andeq	pc, r2, r8, ror r9	; <UNPREDICTABLE>
    c328:	andeq	r0, r0, r0, ror #4
    c32c:	andeq	pc, r2, lr, asr r9	; <UNPREDICTABLE>
    c330:	svcmi	0x00f0e92d
    c334:	bmi	1c5dd80 <pclose@plt+0x1c5a770>
    c338:	blmi	1c5dbbc <pclose@plt+0x1c5a5ac>
    c33c:	ldrbtmi	r4, [sl], #-1540	; 0xfffff9fc
    c340:			; <UNDEFINED> instruction: 0xf8d04d70
    c344:	addslt	sl, r3, r8, lsl r0
    c348:	ldrbtmi	r7, [sp], #-3840	; 0xfffff100
    c34c:	pkhtbmi	r5, r8, r3, asr #17
    c350:	ldmdavs	fp, {r1, r2, r5, r6, r8, fp, sp, lr}
    c354:			; <UNDEFINED> instruction: 0xf04f9311
    c358:			; <UNDEFINED> instruction: 0xf8dd0300
    c35c:	movwcs	fp, #112	; 0x70
    c360:	subge	pc, r0, sp, asr #17
    c364:			; <UNDEFINED> instruction: 0xb12864eb
    c368:	strtmi	r6, [r8], -r5, lsr #20
    c36c:	svc	0x005af7f6
    c370:	cmple	r9, r0, lsl #16
    c374:	svceq	0x0001f1ba
    c378:	eorsle	r7, r0, r5, lsr r8
    c37c:	stmda	sl, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    c380:	svclt	0x008c2d7e
    c384:	movwcs	r2, #4864	; 0x1300
    c388:			; <UNDEFINED> instruction: 0xf8326802
    c38c:	b	4d43e8 <pclose@plt+0x4d0dd8>
    c390:			; <UNDEFINED> instruction: 0xf0400352
    c394:	ldclcs	0, cr8, [pc, #-556]!	; c170 <pclose@plt+0x8b60>
    c398:	bmi	17007e8 <pclose@plt+0x16fd1d8>
    c39c:	ldrbtmi	r6, [sl], #-59	; 0xffffffc5
    c3a0:	andcc	pc, r0, fp, asr #17
    c3a4:	bmi	1667504 <pclose@plt+0x1663ef4>
    c3a8:	ldrbtmi	r4, [sl], #-2901	; 0xfffff4ab
    c3ac:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    c3b0:	subsmi	r9, sl, r1, lsl fp
    c3b4:	addshi	pc, pc, r0, asr #32
    c3b8:	andslt	r4, r3, r0, lsr r6
    c3bc:	svchi	0x00f0e8bd
    c3c0:	movwcs	r4, #19539	; 0x4c53
    c3c4:	ldrbtmi	r4, [ip], #-2387	; 0xfffff6ad
    c3c8:			; <UNDEFINED> instruction: 0xf104603b
    c3cc:			; <UNDEFINED> instruction: 0xf8cb0044
    c3d0:	ldrbtmi	r3, [r9], #-0
    c3d4:			; <UNDEFINED> instruction: 0xf7ff7832
    c3d8:	stclvs	15, cr15, [r6], #-532	; 0xfffffdec
    c3dc:	stccs	7, cr14, [sp, #-908]	; 0xfffffc74
    c3e0:	stccs	15, cr11, [sl, #-96]	; 0xffffffa0
    c3e4:			; <UNDEFINED> instruction: 0xf04fbf0c
    c3e8:			; <UNDEFINED> instruction: 0xf04f0a01
    c3ec:			; <UNDEFINED> instruction: 0xd1230a00
    c3f0:	tstle	r7, sp, lsl #26
    c3f4:	blcs	2aa5c8 <pclose@plt+0x2a6fb8>
    c3f8:	movwcs	fp, #3842	; 0xf02
    c3fc:			; <UNDEFINED> instruction: 0xf8cb603b
    c400:	sbcsle	r3, r0, r0
    c404:	stmdami	r4, {r0, r9, sp}^
    c408:			; <UNDEFINED> instruction: 0xf10d603a
    c40c:			; <UNDEFINED> instruction: 0xf8cb013f
    c410:	ldrbtmi	r2, [r8], #-0
    c414:	subcc	r7, r4, r3, lsr r8
    c418:			; <UNDEFINED> instruction: 0xf88d2420
    c41c:			; <UNDEFINED> instruction: 0xf8c8403f
    c420:			; <UNDEFINED> instruction: 0xf7fe3000
    c424:			; <UNDEFINED> instruction: 0xe7befcf5
    c428:			; <UNDEFINED> instruction: 0xf7f64628
    c42c:	blls	447dc4 <pclose@plt+0x4447b4>
    c430:			; <UNDEFINED> instruction: 0xf8cb6038
    c434:	ldr	r3, [r6, r0]!
    c438:	ldfeqd	f7, [r0], {4}
    c43c:	movwls	sl, #47888	; 0xbb10
    c440:	ldm	ip!, {r0, r2, r3, r5, r6, r9, sl, lr}
    c444:	strgt	r0, [pc, #-15]	; c43d <pclose@plt+0x8e2d>
    c448:			; <UNDEFINED> instruction: 0x000fe8bc
    c44c:	ldm	ip, {r0, r1, r2, r3, r8, sl, lr, pc}
    c450:	stm	r5, {r0, r1, r2}
    c454:	ldm	r4, {r0, r1, r2}
    c458:			; <UNDEFINED> instruction: 0xf7fe000f
    c45c:	pkhbtmi	pc, r0, r3, lsl #19	; <UNPREDICTABLE>
    c460:	cmple	r1, r0, lsl #16
    c464:	stccs	8, cr7, [r9, #-212]	; 0xffffff2c
    c468:			; <UNDEFINED> instruction: 0xf109d188
    c46c:			; <UNDEFINED> instruction: 0xf0030308
    c470:	bl	fe8cd458 <pclose@plt+0xfe8c9e48>
    c474:	eorsvs	r0, fp, r9, lsl #6
    c478:	andcc	pc, r0, fp, asr #17
    c47c:	stfmid	f3, [r7], #-588	; 0xfffffdb4
    c480:	ldrteq	pc, [pc], -sp, lsl #2	; <UNPREDICTABLE>
    c484:	ldrbtmi	r2, [ip], #-1312	; 0xfffffae0
    c488:	andcs	r3, r1, #68, 8	; 0x44000000
    c48c:			; <UNDEFINED> instruction: 0x46204631
    c490:	eorspl	pc, pc, sp, lsl #17
    c494:	ldc2	7, cr15, [ip], #1016	; 0x3f8
    c498:	ldrdcc	pc, [r0], -fp
    c49c:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
    c4a0:	ldmle	r2!, {r0, r1, r6, r8, sl, lr}^
    c4a4:	ldrbtmi	r4, [fp], #-2846	; 0xfffff4e2
    c4a8:			; <UNDEFINED> instruction: 0xe77c6c5e
    c4ac:			; <UNDEFINED> instruction: 0xf10d4c1d
    c4b0:	movwcs	r0, #8511	; 0x213f
    c4b4:	ldrbtmi	r2, [ip], #-513	; 0xfffffdff
    c4b8:			; <UNDEFINED> instruction: 0xf104603b
    c4bc:			; <UNDEFINED> instruction: 0xf8cb0544
    c4c0:	mrsls	r3, (UNDEF: 13)
    c4c4:			; <UNDEFINED> instruction: 0x4628235e
    c4c8:	eorscc	pc, pc, sp, lsl #17
    c4cc:	stc2	7, cr15, [r0], #1016	; 0x3f8
    c4d0:	stmdbls	sp, {r0, r1, r4, r5, fp, ip, sp, lr}
    c4d4:	andcs	r4, r1, #40, 12	; 0x2800000
    c4d8:	movteq	pc, #67	; 0x43	; <UNPREDICTABLE>
    c4dc:	eorscc	pc, pc, sp, lsl #17
    c4e0:	ldc2	7, cr15, [r6], {254}	; 0xfe
    c4e4:	ldrb	r6, [lr, -r6, ror #24]
    c4e8:			; <UNDEFINED> instruction: 0xf8c79b10
    c4ec:			; <UNDEFINED> instruction: 0xf8cba000
    c4f0:			; <UNDEFINED> instruction: 0x61a33000
    c4f4:			; <UNDEFINED> instruction: 0xf7f6e757
    c4f8:	svclt	0x0000ee66
    c4fc:	andeq	pc, r2, sl, lsr #18
    c500:	andeq	r0, r0, r0, ror #4
    c504:	andeq	r1, r3, lr, ror lr
    c508:	andeq	r1, r3, sl, lsr #28
    c50c:			; <UNDEFINED> instruction: 0x0002f8be
    c510:	andeq	r1, r3, r2, lsl #28
    c514:	ldrdeq	r9, [r1], -lr
    c518:			; <UNDEFINED> instruction: 0x00031db6
    c51c:	andeq	r1, r3, r2, asr #26
    c520:	andeq	r1, r3, r2, lsr #26
    c524:	andeq	r1, r3, r2, lsl sp
    c528:			; <UNDEFINED> instruction: 0x4606b570
    c52c:	strmi	r6, [sp], -r4, lsl #16
    c530:	and	fp, r9, r4, lsl r9
    c534:	teqlt	ip, r4, lsr #16
    c538:	strtmi	r1, [r9], -r0, lsr #26
    c53c:	stc	7, cr15, [r2, #984]!	; 0x3d8
    c540:	mvnsle	r2, r0, lsl #16
    c544:	ldcllt	0, cr2, [r0, #-4]!
    c548:			; <UNDEFINED> instruction: 0xf7f64628
    c54c:	andcc	lr, r8, ip, lsr pc
    c550:	mrrc2	0, 0, pc, r8, cr15	; <UNPREDICTABLE>
    c554:	strmi	r4, [r4], -r9, lsr #12
    c558:			; <UNDEFINED> instruction: 0xf7f63004
    c55c:	ldmdavs	r3!, {r2, r5, r7, r9, sl, fp, sp, lr, pc}
    c560:	eorsvs	r2, r4, r0
    c564:	ldcllt	0, cr6, [r0, #-140]!	; 0xffffff74
    c568:	ldrlt	fp, [r0, #-320]	; 0xfffffec0
    c56c:	strtmi	r4, [r0], -r4, lsl #12
    c570:			; <UNDEFINED> instruction: 0xf7f66824
    c574:	stccs	13, cr14, [r0], {218}	; 0xda
    c578:	ldfltd	f5, [r0, #-996]	; 0xfffffc1c
    c57c:	svclt	0x00004770
    c580:	ldrbmi	lr, [r0, sp, lsr #18]!
    c584:	ldrsbthi	pc, [r8], #143	; 0x8f	; <UNPREDICTABLE>
    c588:	ldrbtmi	r4, [r8], #2878	; 0xb3e
    c58c:	andls	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    c590:	ldrdmi	pc, [r0], -r9
    c594:	mrcmi	3, 1, fp, cr12, cr12, {0}
    c598:	svcmi	0x003d4d3c
    c59c:	ldrbtmi	r4, [sp], #-1150	; 0xfffffb82
    c5a0:	stmibvs	r3!, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
    c5a4:	ldmdavs	r8, {r0, r1, r4, r5, r7, r8, ip, sp, pc}
    c5a8:			; <UNDEFINED> instruction: 0xf7feb1a0
    c5ac:			; <UNDEFINED> instruction: 0x4601fb3d
    c5b0:			; <UNDEFINED> instruction: 0xf00e4630
    c5b4:			; <UNDEFINED> instruction: 0x4629fe9b
    c5b8:	stmibvs	r3!, {r5, r6, r8, fp, ip, sp, pc}
    c5bc:	ldrdge	pc, [r8], -r3
    c5c0:			; <UNDEFINED> instruction: 0xf7f64650
    c5c4:	ldrtmi	lr, [r9], -r0, ror #26
    c5c8:	ldrbmi	r4, [r0], -r3, lsl #12
    c5cc:			; <UNDEFINED> instruction: 0xf7f6b383
    c5d0:	cmnlt	r8, #5760	; 0x1680
    c5d4:	stccs	8, cr6, [r0], {36}	; 0x24
    c5d8:			; <UNDEFINED> instruction: 0xf8d9d1e3
    c5dc:	stmdavs	r3!, {lr}
    c5e0:	stmdami	ip!, {r0, r1, r5, r6, r7, r8, ip, sp, pc}
    c5e4:			; <UNDEFINED> instruction: 0xf7fe4478
    c5e8:			; <UNDEFINED> instruction: 0xb1b8fb4b
    c5ec:			; <UNDEFINED> instruction: 0xf8584a2a
    c5f0:	stmdavs	r2!, {r1, lr}
    c5f4:	eorsle	r4, pc, r2, lsl #5
    c5f8:	blcs	5e694c <pclose@plt+0x5e333c>
    c5fc:	mcrmi	13, 1, sp, cr7, cr5, {0}
    c600:	cfstrsmi	mvf4, [r7, #-504]!	; 0xfffffe08
    c604:	ldrbtmi	r4, [sp], #-1585	; 0xfffff9cf
    c608:			; <UNDEFINED> instruction: 0xf0044628
    c60c:			; <UNDEFINED> instruction: 0x4601fcf5
    c610:	stmdavs	r0!, {r5, r7, r8, ip, sp, pc}
    c614:			; <UNDEFINED> instruction: 0x47f0e8bd
    c618:	stcllt	0, cr15, [r8, #24]!
    c61c:			; <UNDEFINED> instruction: 0xf8584b1e
    c620:	stmdavs	r2!, {r0, r1, lr}
    c624:	blcs	5e6978 <pclose@plt+0x5e3368>
    c628:	cdpmi	12, 1, cr13, cr14, cr9, {7}
    c62c:			; <UNDEFINED> instruction: 0xe7e8447e
    c630:			; <UNDEFINED> instruction: 0xf8584b19
    c634:	andsvs	r3, ip, r3
    c638:			; <UNDEFINED> instruction: 0x87f0e8bd
    c63c:	ldmdami	fp, {r1, r3, r4, r8, fp, lr}
    c640:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    c644:	ldc2l	0, cr15, [r8], {4}
    c648:	stmdacs	r0, {r0, r9, sl, lr}
    c64c:	blmi	640dd8 <pclose@plt+0x63d7c8>
    c650:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    c654:			; <UNDEFINED> instruction: 0xb1296819
    c658:	pop	{r1, r2, r4, fp, lr}
    c65c:	ldrbtmi	r4, [r8], #-2032	; 0xfffff810
    c660:	blt	15c8680 <pclose@plt+0x15c5070>
    c664:			; <UNDEFINED> instruction: 0x46324b14
    c668:			; <UNDEFINED> instruction: 0xf8584629
    c66c:	pop	{r0, r1, ip, sp}
    c670:	ldmdavs	r8, {r4, r5, r6, r7, r8, r9, sl, lr}
    c674:	blt	1348694 <pclose@plt+0x1345084>
    c678:			; <UNDEFINED> instruction: 0xf864f008
    c67c:	ldr	r6, [fp, r2, lsr #16]!
    c680:	ldrdeq	pc, [r2], -lr
    c684:	ldrdeq	r0, [r0], -ip
    c688:			; <UNDEFINED> instruction: 0x0001a6b8
    c68c:	andeq	sl, r1, r2, lsr #17
    c690:	andeq	sl, r1, ip, lsl #17
    c694:	andeq	sl, r1, r4, ror #16
    c698:	andeq	r0, r0, r4, ror #5
    c69c:	andeq	sl, r1, r0, asr #16
    c6a0:	andeq	sl, r1, lr, asr #12
    c6a4:	andeq	sl, r1, r0, lsl #16
    c6a8:	andeq	r9, r1, ip, lsr #2
    c6ac:	andeq	sl, r1, sl, lsl r6
    c6b0:	andeq	r0, r0, ip, lsr #5
    c6b4:	ldrdeq	r9, [r1], -lr
    c6b8:	andeq	r0, r0, r4, ror #4
    c6bc:	ldrbmi	r6, [r0, -r0, asr #16]!
    c6c0:			; <UNDEFINED> instruction: 0x4606b5f8
    c6c4:	bmi	2df2f4 <pclose@plt+0x2dbce4>
    c6c8:	ldmpl	pc, {r0, r1, r3, r4, r5, r6, sl, lr}	; <UNPREDICTABLE>
    c6cc:	cmnlt	r0, r8, lsr r8
    c6d0:	strcs	r4, [r0, #-1596]	; 0xfffff9c4
    c6d4:			; <UNDEFINED> instruction: 0xf854e003
    c6d8:	strcc	r0, [r1, #-3856]	; 0xfffff0f0
    c6dc:	stmdavs	r0!, {r3, r4, r5, r8, ip, sp, pc}^
    c6e0:			; <UNDEFINED> instruction: 0xf7f64631
    c6e4:	stmdacs	r0, {r4, r6, r7, sl, fp, sp, lr, pc}
    c6e8:	bl	200ec4 <pclose@plt+0x1fd8b4>
    c6ec:	ldcllt	0, cr1, [r8, #20]!
    c6f0:	andeq	pc, r2, r0, lsr #11
    c6f4:	andeq	r0, r0, r4, lsr r3
    c6f8:			; <UNDEFINED> instruction: 0xf5b04a57
    c6fc:	blmi	15ec520 <pclose@plt+0x15e8f10>
    c700:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
    c704:	ldmpl	r3, {r0, r3, r7, ip, sp, pc}^
    c708:	movwls	r6, #30747	; 0x781b
    c70c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    c710:	ldmdacs	pc, {r1, r6, sl, fp, ip, lr, pc}	; <UNPREDICTABLE>
    c714:			; <UNDEFINED> instruction: 0xf1a0dc1f
    c718:	blcs	48d344 <pclose@plt+0x489d34>
    c71c:	ldm	pc, {r0, r1, r2, r4, r6, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    c720:	beq	608734 <pclose@plt+0x605124>
    c724:			; <UNDEFINED> instruction: 0x566e5656
    c728:			; <UNDEFINED> instruction: 0x56565656
    c72c:			; <UNDEFINED> instruction: 0x56565656
    c730:			; <UNDEFINED> instruction: 0x56565656
    c734:	stmdami	sl, {r0, r1, r4, r6}^
    c738:	bmi	129d920 <pclose@plt+0x129a310>
    c73c:	ldrbtmi	r4, [sl], #-2887	; 0xfffff4b9
    c740:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    c744:	subsmi	r9, sl, r7, lsl #22
    c748:	addhi	pc, r3, r0, asr #32
    c74c:	ldclt	0, cr11, [r0, #-36]!	; 0xffffffdc
    c750:	ldrbtmi	r4, [r8], #-2117	; 0xfffff7bb
    c754:	ldmcs	pc!, {r0, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}^	; <UNPREDICTABLE>
    c758:	stmdacs	r0!, {r1, r3, sl, fp, ip, lr, pc}
    c75c:	ldmdacs	pc!, {r0, r2, r4, r6, ip, lr, pc}^	; <UNPREDICTABLE>
    c760:	blmi	10c08a8 <pclose@plt+0x10bd298>
    c764:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
    c768:			; <UNDEFINED> instruction: 0x46187018
    c76c:	ubfx	r7, sl, #0, #5
    c770:	addvc	pc, r0, r0, lsr #11
    c774:	stmdale	lr, {r1, r2, r3, fp, sp}^
    c778:			; <UNDEFINED> instruction: 0xf000e8df
    c77c:	cmppl	r0, #720896	; 0xb0000
    c780:	svcpl	0x005c5956
    c784:	cfstr64mi	mvdx6, [sp, #-392]	; 0xfffffe78
    c788:	subeq	r6, sl, sp, asr #16
    c78c:	ldrbtmi	r4, [r8], #-2104	; 0xfffff7c8
    c790:	ldmdami	r8!, {r0, r1, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    c794:			; <UNDEFINED> instruction: 0xe7d04478
    c798:	orrvc	pc, r7, #1862270976	; 0x6f000000
    c79c:			; <UNDEFINED> instruction: 0xf7ff4418
    c7a0:	ldcmi	15, cr15, [r5], #-684	; 0xfffffd54
    c7a4:	blmi	d77bb4 <pclose@plt+0xd745a4>
    c7a8:	tstcs	r1, ip, ror r4
    c7ac:			; <UNDEFINED> instruction: 0x4602447b
    c7b0:	andls	r4, r0, #40, 12	; 0x2800000
    c7b4:			; <UNDEFINED> instruction: 0xf7f62214
    c7b8:	strtmi	lr, [r9], -r2, asr #28
    c7bc:	andscs	r4, lr, #32, 12	; 0x2000000
    c7c0:	ldcl	7, cr15, [r6, #-984]!	; 0xfffffc28
    c7c4:	ldr	r4, [r8, r0, lsr #12]!
    c7c8:	ldrbtmi	r4, [r8], #-2093	; 0xfffff7d3
    c7cc:			; <UNDEFINED> instruction: 0xf040e7b5
    c7d0:			; <UNDEFINED> instruction: 0xf1040440
    c7d4:			; <UNDEFINED> instruction: 0xf5b30380
    c7d8:	andle	r7, r4, #192, 30	; 0x300
    c7dc:	ldc	7, cr15, [r6, #984]!	; 0x3d8
    c7e0:			; <UNDEFINED> instruction: 0xf8536803
    c7e4:	stmdami	r7!, {r2, r5, lr}
    c7e8:	blmi	9d5068 <pclose@plt+0x9d1a58>
    c7ec:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    c7f0:	ldrbtmi	r9, [fp], #-1024	; 0xfffffc00
    c7f4:			; <UNDEFINED> instruction: 0xf7f64604
    c7f8:	strtmi	lr, [r0], -r2, lsr #28
    c7fc:	stmdami	r3!, {r0, r2, r3, r4, r7, r8, r9, sl, sp, lr, pc}
    c800:			; <UNDEFINED> instruction: 0xe79a4478
    c804:	ldrbtmi	r4, [r8], #-2082	; 0xfffff7de
    c808:	stmdami	r2!, {r0, r1, r2, r4, r7, r8, r9, sl, sp, lr, pc}
    c80c:			; <UNDEFINED> instruction: 0xe7944478
    c810:	ldrbtmi	r4, [r8], #-2081	; 0xfffff7df
    c814:	stmdami	r1!, {r0, r4, r7, r8, r9, sl, sp, lr, pc}
    c818:			; <UNDEFINED> instruction: 0xe78e4478
    c81c:	ldrbtmi	r4, [r8], #-2080	; 0xfffff7e0
    c820:	stmdami	r0!, {r0, r1, r3, r7, r8, r9, sl, sp, lr, pc}
    c824:			; <UNDEFINED> instruction: 0xe7884478
    c828:	ldrbtmi	r4, [r8], #-2079	; 0xfffff7e1
    c82c:	ldmdami	pc, {r0, r2, r7, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
    c830:			; <UNDEFINED> instruction: 0xe7824478
    c834:	ldrbtmi	r4, [r8], #-2078	; 0xfffff7e2
    c838:	ldmdami	lr, {r0, r1, r2, r3, r4, r5, r6, r8, r9, sl, sp, lr, pc}
    c83c:			; <UNDEFINED> instruction: 0xe77c4478
    c840:	ldrbtmi	r4, [r8], #-2077	; 0xfffff7e3
    c844:	ldmdami	sp, {r0, r3, r4, r5, r6, r8, r9, sl, sp, lr, pc}
    c848:			; <UNDEFINED> instruction: 0xe7764478
    c84c:	ldrbtmi	r4, [r8], #-2076	; 0xfffff7e4
    c850:			; <UNDEFINED> instruction: 0xf7f6e773
    c854:	svclt	0x0000ecb8
    c858:	andeq	pc, r2, r8, ror #10
    c85c:	andeq	r0, r0, r0, ror #4
    c860:	muleq	r1, r0, r7
    c864:	andeq	pc, r2, sl, lsr #10
    c868:	andeq	sl, r1, r2, lsl #14
    c86c:	andeq	r1, r3, lr, lsl #22
    c870:	andeq	sl, r1, lr, asr #13
    c874:	ldrdeq	sl, [r1], -r0
    c878:	andeq	r1, r3, ip, asr #21
    c87c:	andeq	sl, r1, r4, lsr #14
    c880:	andeq	sl, r1, r2, lsl #14
    c884:	andeq	r1, r3, r6, lsl #21
    c888:	andeq	sl, r1, r6, ror #13
    c88c:	andeq	sl, r1, r8, asr r6
    c890:			; <UNDEFINED> instruction: 0x0001a6be
    c894:	andeq	sl, r1, ip, lsl #13
    c898:	andeq	sl, r1, sl, ror #12
    c89c:	andeq	sl, r1, r4, asr r6
    c8a0:	andeq	sl, r1, r2, lsr #13
    c8a4:	muleq	r1, r4, r6
    c8a8:	andeq	sl, r1, r6, lsl #13
    c8ac:	andeq	sl, r1, r8, ror r6
    c8b0:	andeq	sl, r1, sl, ror #12
    c8b4:	andeq	sl, r1, r0, ror #12
    c8b8:	andeq	sl, r1, r2, lsl #13
    c8bc:	andeq	sl, r1, ip, asr #12
    c8c0:	andeq	sl, r1, lr, lsr r6
    c8c4:			; <UNDEFINED> instruction: 0x4604b5f8
    c8c8:	ldrbtmi	r4, [fp], #-2836	; 0xfffff4ec
    c8cc:	mvnslt	r6, sl, lsl sl
    c8d0:	addsvs	r2, sl, #0, 4
    c8d4:	biclt	r6, r0, r0, lsr #16
    c8d8:	mrcmi	15, 0, r4, cr2, cr1, {0}
    c8dc:	ldrbtmi	r4, [lr], #-1151	; 0xfffffb81
    c8e0:	streq	pc, [r0, #-263]!	; 0xfffffef9
    c8e4:			; <UNDEFINED> instruction: 0xf7ffe002
    c8e8:	stmdavs	r0!, {r0, r2, r4, r6, r7, sl, fp, ip, sp, lr, pc}
    c8ec:			; <UNDEFINED> instruction: 0xff04f7ff
    c8f0:			; <UNDEFINED> instruction: 0x46024631
    c8f4:			; <UNDEFINED> instruction: 0xf7ff4628
    c8f8:			; <UNDEFINED> instruction: 0xf854fcf5
    c8fc:			; <UNDEFINED> instruction: 0x21203f04
    c900:	blcs	1e1a8 <pclose@plt+0x1ab98>
    c904:	bvs	e410c8 <pclose@plt+0xe3dab8>
    c908:	stmdami	r7, {r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
    c90c:	cfldrdlt	mvd4, [r8, #480]!	; 0x1e0
    c910:	eoreq	pc, r0, r3, lsl #2
    c914:			; <UNDEFINED> instruction: 0xf9d0f7fe
    c918:	svclt	0x0000e7dc
    c91c:	andeq	r1, r3, sl, lsr #19
    c920:	muleq	r3, r8, r9
    c924:	andeq	r9, r1, lr, asr r1
    c928:	andeq	fp, r1, r0, ror #10
    c92c:			; <UNDEFINED> instruction: 0x4604b5f0
    c930:	addlt	r4, r3, r2, lsr #26
    c934:	strmi	r4, [lr], -r2, lsr #30
    c938:	ldrbtmi	r4, [pc], #-1149	; c940 <pclose@plt+0x9330>
    c93c:	blcs	274f0 <pclose@plt+0x23ee0>
    c940:	ldmvs	r3!, {r0, r4, r5, ip, lr, pc}
    c944:	and	fp, ip, r3, lsl r9
    c948:	cmplt	r3, fp, lsl r8
    c94c:	addsmi	r6, r4, #5898240	; 0x5a0000
    c950:	ldmvs	r8, {r1, r3, r4, r5, r6, r7, r8, ip, lr, pc}
    c954:			; <UNDEFINED> instruction: 0xffb6f7ff
    c958:	tstlt	r0, r5, lsl #12
    c95c:	andlt	r4, r3, r8, lsr #12
    c960:	ldmdavs	r5!, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}^
    c964:	rscsle	r2, r9, r0, lsl #26
    c968:	ldmpl	fp!, {r1, r2, r4, r8, r9, fp, lr}^
    c96c:	ssatcc	pc, #9, r3, asr #17	; <UNPREDICTABLE>
    c970:	ands	fp, lr, r3, lsl r9
    c974:	mvnlt	r6, fp, lsl r8
    c978:	addsmi	r6, r4, #5898240	; 0x5a0000
    c97c:	ldmvs	r8, {r1, r3, r4, r5, r6, r7, r8, ip, lr, pc}
    c980:			; <UNDEFINED> instruction: 0xffa0f7ff
    c984:	ldfmid	f3, [r0], {168}	; 0xa8
    c988:	rscscc	pc, pc, #79	; 0x4f
    c98c:	tstcs	r1, pc, lsl #22
    c990:	strls	r4, [r1, #-1148]	; 0xfffffb84
    c994:	ldrbtmi	r9, [fp], #-0
    c998:			; <UNDEFINED> instruction: 0xf7f66b20
    c99c:	blvs	987ee4 <pclose@plt+0x9848d4>
    c9a0:	andlt	r4, r3, r8, lsr #12
    c9a4:	strdcs	fp, [r4], #-208	; 0xffffff30	; <UNPREDICTABLE>
    c9a8:			; <UNDEFINED> instruction: 0xf00f62e8
    c9ac:	msrvs	CPSR_f, #176128	; 0x2b000
    c9b0:	stcmi	7, cr14, [r7, #-796]	; 0xfffffce4
    c9b4:			; <UNDEFINED> instruction: 0x4628447d
    c9b8:	ldcllt	0, cr11, [r0, #12]!
    c9bc:	andeq	r1, r3, ip, lsr r9
    c9c0:	andeq	pc, r2, lr, lsr #6
    c9c4:	andeq	r0, r0, r4, lsr r3
    c9c8:	andeq	r1, r3, r4, ror #17
    c9cc:	andeq	sl, r1, sl, asr #10
    c9d0:			; <UNDEFINED> instruction: 0x0001b4b8
    c9d4:	svcmi	0x00f0e92d
    c9d8:	ldcmi	0, cr11, [r8], {139}	; 0x8b
    c9dc:	blmi	fe61e1fc <pclose@plt+0xfe61abec>
    c9e0:	tstls	r5, ip, ror r4
    c9e4:	ldrbtmi	r3, [fp], #-1076	; 0xfffffbcc
    c9e8:	strtmi	r9, [r0], -r2, lsl #6
    c9ec:			; <UNDEFINED> instruction: 0xf96af7fe
    c9f0:			; <UNDEFINED> instruction: 0xf7fe4620
    c9f4:	ldrtmi	pc, [r0], -r1, ror #18	; <UNPREDICTABLE>
    c9f8:	stcl	7, cr15, [r4], #984	; 0x3d8
    c9fc:	strtmi	r4, [r0], -r1, lsl #12
    ca00:			; <UNDEFINED> instruction: 0xf9c0f7fe
    ca04:	blcs	2aad8 <pclose@plt+0x274c8>
    ca08:	mrshi	pc, CPSR	; <UNPREDICTABLE>
    ca0c:	strcs	r4, [r0, -sp, lsl #19]
    ca10:	ldrtmi	r4, [sp], -sp, lsl #21
    ca14:	stmmi	sp, {r0, r3, r4, r5, r6, sl, lr}
    ca18:	ldrbtmi	r3, [sl], #-308	; 0xfffffecc
    ca1c:	eorscc	r9, r4, #-1073741824	; 0xc0000000
    ca20:	ldrtmi	r4, [r9], fp, lsl #19
    ca24:	ldrtmi	r9, [fp], r7, lsl #4
    ca28:	ldrbtmi	r4, [r8], #-1562	; 0xfffff9e6
    ca2c:	andls	r4, r4, r9, ror r4
    ca30:	strls	r9, [r0], -r6, lsl #2
    ca34:	bcs	1713bec <pclose@plt+0x17105dc>
    ca38:	bl	1b3640 <pclose@plt+0x1b0030>
    ca3c:	vldmdbpl	r1!, {s0-s3}
    ca40:	qadd16mi	fp, r5, ip
    ca44:	movwls	r4, #5803	; 0x16ab
    ca48:			; <UNDEFINED> instruction: 0x460abf18
    ca4c:	bcs	40a9c <pclose@plt+0x3d48c>
    ca50:			; <UNDEFINED> instruction: 0xf8ddd1f0
    ca54:	ldrbmi	fp, [r8], -r4
    ca58:			; <UNDEFINED> instruction: 0xf7f64c7e
    ca5c:			; <UNDEFINED> instruction: 0x4659ecb4
    ca60:	cfstrdne	mvd4, [r2], {124}	; 0x7c
    ca64:	eorseq	pc, r4, r4, lsl #2
    ca68:			; <UNDEFINED> instruction: 0xf9d2f7fe
    ca6c:	andlt	r6, fp, r0, ror #22
    ca70:	svchi	0x00f0e8bd
    ca74:	svclt	0x001c2925
    ca78:			; <UNDEFINED> instruction: 0xf04f46a0
    ca7c:	andle	r0, fp, r0, lsl #18
    ca80:	suble	r2, fp, fp, asr r9
    ca84:	strtmi	r4, [r5], -r8, asr #12
    ca88:	bl	13caa68 <pclose@plt+0x13c7458>
    ca8c:	mulcs	r0, sl, r8
    ca90:	bcs	1e524 <pclose@plt+0x1af14>
    ca94:	ldrb	sp, [ip, lr, asr #3]
    ca98:	stmdaeq	r2, {r0, r2, r8, ip, sp, lr, pc}
    ca9c:	andls	pc, r8, r6, lsl r8	; <UNPREDICTABLE>
    caa0:	svceq	0x002df1b9
    caa4:			; <UNDEFINED> instruction: 0xf105bf04
    caa8:			; <UNDEFINED> instruction: 0xf8160803
    caac:			; <UNDEFINED> instruction: 0xf7f69008
    cab0:			; <UNDEFINED> instruction: 0xf8d0ec72
    cab4:			; <UNDEFINED> instruction: 0xf83cc000
    cab8:			; <UNDEFINED> instruction: 0xf4199019
    cabc:	rscle	r6, r1, r0, lsl #18
    cac0:	tsteq	r1, r8, lsl #2	; <UNPREDICTABLE>
    cac4:	and	r1, r0, r2, ror r8
    cac8:	ldrmi	r3, [r3], -r1, lsl #2
    cacc:	bleq	8ab1c <pclose@plt+0x8750c>
    cad0:	strmi	r4, [r8], r1, asr #13
    cad4:	ands	pc, r0, ip, lsr r8	; <UNPREDICTABLE>
    cad8:	svcvs	0x0000f41e
    cadc:	stmdacs	lr!, {r2, r4, r5, r6, r7, r8, ip, lr, pc}
    cae0:	addhi	pc, r2, r0
    cae4:	andeq	lr, r5, #168, 22	; 0x2a000
    cae8:	ldcne	3, cr9, [r0], {9}
    caec:			; <UNDEFINED> instruction: 0xf00f9208
    caf0:			; <UNDEFINED> instruction: 0xf10bf989
    caf4:	bls	20cf00 <pclose@plt+0x2098f0>
    caf8:			; <UNDEFINED> instruction: 0x46814431
    cafc:	ldc	7, cr15, [r4], #984	; 0x3d8
    cb00:	tstcs	r0, r8, lsl #20
    cb04:			; <UNDEFINED> instruction: 0xf04f9b09
    cb08:	bl	24fcdc <pclose@plt+0x24c6cc>
    cb0c:			; <UNDEFINED> instruction: 0xf8000002
    cb10:			; <UNDEFINED> instruction: 0xf809cc01
    cb14:	ldmdavc	r9, {r1, ip}
    cb18:			; <UNDEFINED> instruction: 0xd1b3295b
    cb1c:			; <UNDEFINED> instruction: 0xf1081bea
    cb20:	stmdbls	r0, {r0, r8, r9, sl}
    cb24:	beq	207744 <pclose@plt+0x204134>
    cb28:			; <UNDEFINED> instruction: 0xf7fe9803
    cb2c:			; <UNDEFINED> instruction: 0xf816f971
    cb30:			; <UNDEFINED> instruction: 0xf1bbb007
    cb34:	svclt	0x0018015d
    cb38:			; <UNDEFINED> instruction: 0xf1bb2101
    cb3c:	svclt	0x00080f00
    cb40:	stmdbcs	r0, {r8, sp}
    cb44:			; <UNDEFINED> instruction: 0xf108d073
    cb48:	ldrtmi	r0, [r3], #-770	; 0xfffffcfe
    cb4c:			; <UNDEFINED> instruction: 0x461d781a
    cb50:	movwcc	r4, #5689	; 0x1639
    cb54:	svclt	0x00182a00
    cb58:			; <UNDEFINED> instruction: 0xf1072a5d
    cb5c:	mvnsle	r0, r1, lsl #14
    cb60:	bleq	2479ec <pclose@plt+0x2443dc>
    cb64:	andeq	lr, r8, r7, lsr #23
    cb68:			; <UNDEFINED> instruction: 0xf94cf00f
    cb6c:			; <UNDEFINED> instruction: 0x465a4651
    cb70:	sxtab16mi	r1, r0, ip, ror #24
    cb74:	ldcl	7, cr15, [r8], #-984	; 0xfffffc28
    cb78:	movwcs	r7, #2090	; 0x82a
    cb7c:	strbmi	r9, [r0], -r4, lsl #18
    cb80:	andcc	pc, fp, r8, lsl #16
    cb84:	svclt	0x00082a5d
    cb88:			; <UNDEFINED> instruction: 0xf7f64627
    cb8c:	stmdblt	r0!, {r2, r3, r4, r5, r6, r9, fp, sp, lr, pc}
    cb90:	teqlt	r3, #5120	; 0x1400
    cb94:	ldrbtmi	r4, [r8], #-2096	; 0xfffff7d0
    cb98:	strbmi	lr, [r0], -r0
    cb9c:	ldc2	7, cr15, [r0, #1020]	; 0x3fc
    cba0:	strbmi	r4, [r0], -r5, lsl #12
    cba4:	b	ff04ab84 <pclose@plt+0xff047574>
    cba8:	suble	r2, r4, r0, lsl #26
    cbac:	strtmi	r9, [r9], -r2, lsl #20
    cbb0:	ldmpl	r3, {r1, r3, r5, r8, r9, fp, lr}^
    cbb4:			; <UNDEFINED> instruction: 0xf7ff6818
    cbb8:			; <UNDEFINED> instruction: 0x4605feb9
    cbbc:			; <UNDEFINED> instruction: 0xf7f6b388
    cbc0:	ldmibne	r3!, {r1, sl, fp, sp, lr, pc}^
    cbc4:	beq	1477e4 <pclose@plt+0x1441d4>
    cbc8:	movwls	r9, #4864	; 0x1300
    cbcc:	svceq	0x0000f1b9
    cbd0:	blls	1c0c5c <pclose@plt+0x1bd64c>
    cbd4:	strbmi	r4, [r9], -sl, lsr #12
    cbd8:	eorseq	pc, r4, r3, lsl #2
    cbdc:	blx	fe0cabe2 <pclose@plt+0xfe0c75d2>
    cbe0:	ldmdami	pc, {r4, r6, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
    cbe4:			; <UNDEFINED> instruction: 0xe7d94478
    cbe8:	andeq	lr, r9, #6144	; 0x1800
    cbec:			; <UNDEFINED> instruction: 0xf83c7892
    cbf0:	ldreq	r2, [r0, #-18]	; 0xffffffee
    cbf4:	svcge	0x0076f57f
    cbf8:	andeq	pc, r3, #1073741826	; 0x40000002
    cbfc:	stmdaeq	r2, {r0, r3, r8, ip, sp, lr, pc}
    cc00:	ldmdavc	r1, {r1, r4, r5, sl, lr}
    cc04:			; <UNDEFINED> instruction: 0xf1084613
    cc08:	andcc	r0, r1, #65536	; 0x10000
    cc0c:	andsne	pc, r1, ip, lsr r8	; <UNPREDICTABLE>
    cc10:	ldrbtle	r0, [r6], #1289	; 0x509
    cc14:	strmi	lr, [r2], -r6, ror #14
    cc18:	stmdals	r7, {r0, r3, r5, r9, sl, lr}
    cc1c:			; <UNDEFINED> instruction: 0xf8f8f7fe
    cc20:	ldcmi	7, cr14, [r0, #-192]	; 0xffffff40
    cc24:	ldrbtmi	r2, [sp], #-3
    cc28:	ldrtmi	lr, [r3], fp, asr #15
    cc2c:	pkhbtmi	lr, fp, r3, lsl #14
    cc30:	andcs	r4, r1, r5, asr r6
    cc34:			; <UNDEFINED> instruction: 0xf7f6e798
    cc38:	svclt	0x0000ecc8
    cc3c:	muleq	r3, r4, r8
    cc40:	andeq	pc, r2, r2, lsl #5
    cc44:	andeq	r1, r3, r0, ror #16
    cc48:	andeq	r1, r3, sl, asr r8
    cc4c:	andeq	sl, r1, r2, ror #9
    cc50:	andeq	r1, r3, r8, asr #16
    cc54:	andeq	r1, r3, r4, lsl r8
    cc58:	andeq	sl, r1, r2, asr r3
    cc5c:	andeq	r0, r0, r0, ror #5
    cc60:	andeq	sl, r1, r4, lsl r3
    cc64:	andeq	sl, r1, r2, ror #5
    cc68:	strlt	r6, [r8, #-2240]	; 0xfffff740
    cc6c:	stmdblt	r3!, {r0, r1, fp, ip, sp, lr}
    cc70:			; <UNDEFINED> instruction: 0x4008e8bd
    cc74:			; <UNDEFINED> instruction: 0xf7ff2100
    cc78:	strmi	fp, [r1], -sp, lsr #29
    cc7c:	andcs	r2, r0, r5, lsl #4
    cc80:	b	fe6cac60 <pclose@plt+0xfe6c7650>
    cc84:			; <UNDEFINED> instruction: 0x4008e8bd
    cc88:			; <UNDEFINED> instruction: 0xf7ff2100
    cc8c:	svclt	0x0000bea3
    cc90:	svcmi	0x00f0e92d
    cc94:	umulllt	r1, r7, r4, ip
    cc98:	adceq	r4, r4, r5, lsl #12
    cc9c:	andls	r4, r4, #31457280	; 0x1e00000
    cca0:	stmdaeq	r8, {r2, r5, r7, r8, ip, sp, lr, pc}
    cca4:	tstls	r1, r0, lsr #12
    cca8:			; <UNDEFINED> instruction: 0xf8acf00f
    ccac:	strbmi	r4, [r2], -r9, ror #22
    ccb0:	ldrbtmi	r9, [fp], #-2305	; 0xfffff6ff
    ccb4:	ldrdge	pc, [r0, pc]!	; <UNPREDICTABLE>
    ccb8:			; <UNDEFINED> instruction: 0xf8df9305
    ccbc:	ldrbtmi	r9, [sl], #416	; 0x1a0
    ccc0:			; <UNDEFINED> instruction: 0x460744f9
    ccc4:	b	fcaca4 <pclose@plt+0xfc7694>
    ccc8:	movweq	lr, #35591	; 0x8b07
    cccc:	ldmdbne	fp!, {r0, r8, r9, ip, pc}
    ccd0:	ldrmi	r2, [r4], -r0, lsl #4
    ccd4:	stccs	8, cr15, [r4], {67}	; 0x43
    ccd8:	eorle	r2, r8, r0, lsl #25
    ccdc:	orrne	pc, pc, #64, 4
    cce0:	mlale	fp, ip, r2, r4
    cce4:	strtmi	r0, [r1], -r3, ror #1
    cce8:	bl	199cf4 <pclose@plt+0x1966e4>
    ccec:	fldmiaxpl	r3!, {d16}	;@ Deprecated
    ccf0:	blcs	734fc <pclose@plt+0x6feec>
    ccf4:	ldrdeq	pc, [r4], -fp
    ccf8:	eorle	r6, r6, r1, lsl r0
    ccfc:	cmnlt	r0, r2, lsl #2
    cd00:			; <UNDEFINED> instruction: 0xf8594b57
    cd04:	stmdavs	r3, {r0, r1, sp}
    cd08:	mulle	r6, r3, r2
    cd0c:	ldrdhi	pc, [r8], -r5
    cd10:			; <UNDEFINED> instruction: 0xffaaf7ff
    cd14:	andls	r7, r3, r3, lsl #16
    cd18:	vmul.i8	<illegal reg q13.5>, q8, <illegal reg q13.5>
    cd1c:	addsmi	r2, ip, #1946157056	; 0x74000000
    cd20:			; <UNDEFINED> instruction: 0x4638ddda
    cd24:	pop	{r0, r1, r2, ip, sp, pc}
    cd28:			; <UNDEFINED> instruction: 0xf7f64ff0
    cd2c:	vmul.i8	<illegal reg q13.5>, q8, <illegal reg q13.5>
    cd30:	vst3.8	{d17-d19}, [pc], r1
    cd34:	vst2.8	{d22-d25}, [pc], r0
    cd38:	ldrb	r7, [r6, r0, lsl #3]
    cd3c:	strvc	pc, [r4], #-1103	; 0xfffffbb1
    cd40:	cmneq	r8, #268435460	; 0x10000004	; <UNPREDICTABLE>
    cd44:	tstcs	pc, r0, asr #4	; <UNPREDICTABLE>
    cd48:	bls	146c8c <pclose@plt+0x14367c>
    cd4c:	ldrtmi	r4, [r9], -r3, lsl #12
    cd50:	andcc	r4, r1, #40, 12	; 0x2800000
    cd54:			; <UNDEFINED> instruction: 0xff9cf7ff
    cd58:	vaba.s8	q15, q8, <illegal reg q7.5>
    cd5c:	addsmi	r2, ip, #1946157056	; 0x74000000
    cd60:	ldrdeq	pc, [r4], -fp
    cd64:	stmdbls	r2, {r0, r1, r2, r5, r6, sl, fp, ip, lr, pc}
    cd68:	stfeqd	f7, [r4], {6}
    cd6c:	vmax.s8	d20, d0, d18
    cd70:	and	r2, r6, lr, lsl lr
    cd74:	eorscc	pc, r2, ip, asr r8	; <UNPREDICTABLE>
    cd78:			; <UNDEFINED> instruction: 0xd1064298
    cd7c:	ldrbmi	r3, [r2, #-513]!	; 0xfffffdff
    cd80:			; <UNDEFINED> instruction: 0xf816d065
    cd84:	blcs	18e54 <pclose@plt+0x15844>
    cd88:	mrcne	0, 2, sp, cr3, cr4, {7}
    cd8c:			; <UNDEFINED> instruction: 0xf8d04299
    cd90:	movwls	fp, #8196	; 0x2004
    cd94:			; <UNDEFINED> instruction: 0x4638d051
    cd98:			; <UNDEFINED> instruction: 0xf7ff4614
    cd9c:	ldmdbmi	r1!, {r0, r1, r4, r7, r8, sl, fp, ip, sp, lr, pc}
    cda0:			; <UNDEFINED> instruction: 0x46024479
    cda4:			; <UNDEFINED> instruction: 0xf7ff4628
    cda8:	blls	8b824 <pclose@plt+0x88214>
    cdac:			; <UNDEFINED> instruction: 0x461a4638
    cdb0:	andsvs	r9, r3, r2, lsl #22
    cdb4:	stc2	7, cr15, [r6, #1020]	; 0x3fc
    cdb8:	ldrbtmi	r4, [r9], #-2347	; 0xfffff6d5
    cdbc:	strtmi	r4, [r8], -r2, lsl #12
    cdc0:	blx	fe44adc4 <pclose@plt+0xfe4477b4>
    cdc4:	ldrbmi	lr, [r1], -r3
    cdc8:			; <UNDEFINED> instruction: 0xf7ff4628
    cdcc:	stmiavs	fp!, {r0, r1, r3, r7, r9, fp, ip, sp, lr, pc}
    cdd0:	movweq	lr, #35747	; 0x8ba3
    cdd4:	ldmible	r6!, {r0, r1, r2, r8, r9, fp, sp}^
    cdd8:	ldrbmi	r9, [sl], -r5, lsl #18
    cddc:			; <UNDEFINED> instruction: 0xf7ff4628
    cde0:	stmdals	r3, {r0, r7, r9, fp, ip, sp, lr, pc}
    cde4:	b	ffbcadc4 <pclose@plt+0xffbc77b4>
    cde8:			; <UNDEFINED> instruction: 0xf8594b20
    cdec:	ldmdavs	fp, {r0, r1, ip, sp}
    cdf0:	mlacc	r8, fp, r8, r6
    cdf4:	movwle	r4, #45720	; 0xb298
    cdf8:			; <UNDEFINED> instruction: 0x4628491d
    cdfc:			; <UNDEFINED> instruction: 0xf7ff4479
    ce00:	ldmdbmi	ip, {r0, r4, r5, r6, r9, fp, ip, sp, lr, pc}
    ce04:	bls	de6ac <pclose@plt+0xdb09c>
    ce08:			; <UNDEFINED> instruction: 0xf7ff4479
    ce0c:	str	pc, [r4, fp, ror #20]
    ce10:	bl	fe8e70c4 <pclose@plt+0xfe8e3ab4>
    ce14:			; <UNDEFINED> instruction: 0xf1b80808
    ce18:	ldclle	15, cr0, [r2], #156	; 0x9c
    ce1c:	ldrsblt	pc, [r8], #-143	; 0xffffff71	; <UNPREDICTABLE>
    ce20:			; <UNDEFINED> instruction: 0xf10844fb
    ce24:	ldrbmi	r0, [r9], -r1, lsl #16
    ce28:			; <UNDEFINED> instruction: 0xf7ff4628
    ce2c:			; <UNDEFINED> instruction: 0xf1b8fa5b
    ce30:	mvnsle	r0, r8, lsr #30
    ce34:			; <UNDEFINED> instruction: 0xf8d0e7e5
    ce38:	ldrtmi	fp, [r8], -r4
    ce3c:	stc2l	7, cr15, [r2, #-1020]	; 0xfffffc04
    ce40:	ldrbtmi	r4, [r9], #-2318	; 0xfffff6f2
    ce44:	strtmi	r4, [r8], -r2, lsl #12
    ce48:	blx	134ae4c <pclose@plt+0x134783c>
    ce4c:	vaba.s8	d30, d16, d31
    ce50:			; <UNDEFINED> instruction: 0xe79b231d
    ce54:	andeq	fp, r1, r6, lsl #5
    ce58:	andeq	fp, r1, sl, lsl #7
    ce5c:	andeq	lr, r2, r8, lsr #31
    ce60:	andeq	r0, r0, r8, lsl r2
    ce64:	andeq	sl, r1, r8, ror r1
    ce68:	andeq	r8, r1, r2, lsl #25
    ce6c:	andeq	r0, r0, r8, lsr r2
    ce70:	andeq	sl, r1, r4, lsr #2
    ce74:	andeq	r9, r1, ip, lsr lr
    ce78:	andeq	fp, r1, r8, lsr #4
    ce7c:	strdeq	r8, [r1], -sl
    ce80:	blmi	179f7fc <pclose@plt+0x179c1ec>
    ce84:	push	{r1, r3, r4, r5, r6, sl, lr}
    ce88:	ldrshtlt	r4, [r9], r0
    ce8c:	mcrge	8, 0, r5, cr5, cr3, {6}
    ce90:	andcs	r4, r0, #364	; 0x16c
    ce94:	teqls	r7, #1769472	; 0x1b0000
    ce98:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    ce9c:	ldrbtmi	r4, [pc], #-2905	; cea4 <pclose@plt+0x9894>
    cea0:	ldrdls	pc, [r4, #-143]!	; 0xffffff71
    cea4:			; <UNDEFINED> instruction: 0x46904635
    cea8:	ldrbtmi	r5, [r9], #2299	; 0x8fb
    ceac:			; <UNDEFINED> instruction: 0xf8d39205
    ceb0:	andcs	sl, r5, #0
    ceb4:	andcs	r4, r0, r9, asr #12
    ceb8:	ldmdb	lr!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    cebc:	ldrtmi	r4, [r0], -r4, lsl #12
    cec0:	stc2	7, cr15, [r0, #-1020]	; 0xfffffc04
    cec4:	strtmi	r4, [r0], -r1, lsl #12
    cec8:			; <UNDEFINED> instruction: 0xf85cf00e
    cecc:	blx	1d48eea <pclose@plt+0x1d458da>
    ced0:			; <UNDEFINED> instruction: 0xf00e4604
    ced4:	bl	2cb1e0 <pclose@plt+0x2c7bd0>
    ced8:			; <UNDEFINED> instruction: 0xf8450bc4
    cedc:			; <UNDEFINED> instruction: 0xf8c54b04
    cee0:			; <UNDEFINED> instruction: 0xf8db8000
    cee4:	bcs	14efc <pclose@plt+0x118ec>
    cee8:			; <UNDEFINED> instruction: 0xf81ad057
    ceec:	blcs	58fc4 <pclose@plt+0x559b4>
    cef0:	blmi	11c10a8 <pclose@plt+0x11bda98>
    cef4:	ldmpl	fp!, {r1, r4, fp, sp, lr}^
    cef8:	mlasle	r8, sl, r2, r4
    cefc:			; <UNDEFINED> instruction: 0xf7ff4630
    cf00:			; <UNDEFINED> instruction: 0xf8dbfce1
    cf04:	ldmdavs	lr, {r2, ip, sp}^
    cf08:	ldrmi	r4, [r8], -r5, lsl #12
    cf0c:	mcr2	7, 5, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
    cf10:	strtmi	r4, [r8], -r7, lsl #12
    cf14:	b	15caef4 <pclose@plt+0x15c78e4>
    cf18:	ldrtmi	r4, [r8], -r4, lsl #12
    cf1c:	b	14caefc <pclose@plt+0x14c78ec>
    cf20:	ldrtmi	r4, [r0], -r0, lsl #13
    cf24:	b	13caf04 <pclose@plt+0x13c78f4>
    cf28:	strcc	r4, [sl], #-1092	; 0xfffffbbc
    cf2c:			; <UNDEFINED> instruction: 0xf00e4420
    cf30:	blmi	e0ccdc <pclose@plt+0xe096cc>
    cf34:	rscscc	pc, pc, #79	; 0x4f
    cf38:	ldrbtmi	r2, [fp], #-257	; 0xfffffeff
    cf3c:	strls	r9, [r1], -r2, lsl #14
    cf40:	strmi	r9, [r4], -r0, lsl #10
    cf44:	b	1ecaf24 <pclose@plt+0x1ec7914>
    cf48:			; <UNDEFINED> instruction: 0x46214832
    cf4c:			; <UNDEFINED> instruction: 0xf00d4478
    cf50:	bmi	c8cf24 <pclose@plt+0xc89914>
    cf54:	ldrbtmi	r4, [sl], #-2857	; 0xfffff4d7
    cf58:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    cf5c:	subsmi	r9, sl, r7, lsr fp
    cf60:	strtmi	sp, [r0], -r7, asr #2
    cf64:	pop	{r0, r3, r4, r5, ip, sp, pc}
    cf68:			; <UNDEFINED> instruction: 0xf7f64ff0
    cf6c:			; <UNDEFINED> instruction: 0xf5b4b8db
    cf70:	stcle	15, cr7, [sp, #-540]!	; 0xfffffde4
    cf74:	orreq	pc, pc, #164, 2	; 0x29
    cf78:	addvc	pc, r7, #1862270976	; 0x6f000000
    cf7c:	svcvc	0x00c0f5b3
    cf80:	adcsle	r4, fp, #20, 8	; 0x14000000
    cf84:	stmib	r2!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    cf88:			; <UNDEFINED> instruction: 0xf8536803
    cf8c:	bl	299024 <pclose@plt+0x295a14>
    cf90:			; <UNDEFINED> instruction: 0xf8da0ac3
    cf94:	blcs	1b18c <pclose@plt+0x17b7c>
    cf98:	stmdbmi	r0!, {r4, r5, r7, r8, ip, lr, pc}
    cf9c:	andcs	r2, r0, r5, lsl #4
    cfa0:			; <UNDEFINED> instruction: 0xf7f64479
    cfa4:	strmi	lr, [r4], -sl, lsl #18
    cfa8:			; <UNDEFINED> instruction: 0xf7ff4630
    cfac:	strmi	pc, [r1], -fp, lsl #25
    cfb0:			; <UNDEFINED> instruction: 0xf00d4620
    cfb4:	bmi	6ccf58 <pclose@plt+0x6c9948>
    cfb8:	ldrbtmi	r4, [sl], #-2832	; 0xfffff4f0
    cfbc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    cfc0:	subsmi	r9, sl, r7, lsr fp
    cfc4:	eorslt	sp, r9, r5, lsl r1
    cfc8:	svchi	0x00f0e8bd
    cfcc:			; <UNDEFINED> instruction: 0xe7704692
    cfd0:	orreq	pc, r0, #4, 2
    cfd4:	svcvc	0x00c0f5b3
    cfd8:			; <UNDEFINED> instruction: 0xf7f6d290
    cfdc:	stmdavs	r3, {r3, r4, r5, r7, r8, fp, sp, lr, pc}
    cfe0:	eorcc	pc, r4, r3, asr r8	; <UNPREDICTABLE>
    cfe4:	beq	ff107c14 <pclose@plt+0xff104604>
    cfe8:	ldrdcc	pc, [r4], -sl
    cfec:	orrle	r2, r5, r0, lsl #22
    cff0:			; <UNDEFINED> instruction: 0xf7f6e7d3
    cff4:	svclt	0x0000e8e8
    cff8:	andeq	lr, r2, r4, ror #27
    cffc:	andeq	r0, r0, r0, ror #4
    d000:	andeq	lr, r2, sl, asr #27
    d004:	andeq	r0, r0, r0, ror #5
    d008:	andeq	sl, r1, lr, ror r0
    d00c:	andeq	r0, r0, r8, lsl r2
    d010:	andeq	sl, r1, r2, lsl r0
    d014:	strdeq	r8, [r1], -r0
    d018:	andeq	lr, r2, r2, lsl sp
    d01c:	muleq	r1, ip, pc	; <UNPREDICTABLE>
    d020:	andeq	lr, r2, lr, lsr #25
    d024:	blmi	ff45fb6c <pclose@plt+0xff45c55c>
    d028:	ldmmi	r1, {r1, r3, r4, r5, r6, sl, lr}^
    d02c:	svcmi	0x00f0e92d
    d030:	ldmpl	r3, {r0, r2, r3, r7, ip, sp, pc}^
    d034:	svcmi	0x00cf4478
    d038:	movwls	r6, #47131	; 0xb81b
    d03c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    d040:	mrc2	7, 0, pc, cr14, cr13, {7}
    d044:			; <UNDEFINED> instruction: 0x4606447f
    d048:			; <UNDEFINED> instruction: 0xf0002800
    d04c:	blmi	ff2ad528 <pclose@plt+0xff2a9f18>
    d050:	andlt	pc, r3, r7, asr r8	; <UNPREDICTABLE>
    d054:	ldrdcc	pc, [r0], -fp
    d058:			; <UNDEFINED> instruction: 0xf0004298
    d05c:	blmi	ff1ed610 <pclose@plt+0xff1ea000>
    d060:	andls	r2, r2, #0, 4
    d064:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
    d068:	blx	fece70dc <pclose@plt+0xfece3acc>
    d06c:	b	140b680 <pclose@plt+0x1408070>
    d070:			; <UNDEFINED> instruction: 0xf0011959
    d074:	vstrmi	d31, [r2, #636]	; 0x27c
    d078:	movwhi	pc, #35039	; 0x88df	; <UNPREDICTABLE>
    d07c:	ldrbtmi	sl, [sp], #-3080	; 0xfffff3f8
    d080:			; <UNDEFINED> instruction: 0xf10844f8
    d084:	strmi	r0, [r2], r4, lsl #16
    d088:			; <UNDEFINED> instruction: 0xf7fd4620
    d08c:			; <UNDEFINED> instruction: 0x4629fe15
    d090:	andcs	r2, r0, r5, lsl #4
    d094:	ldm	r0, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    d098:			; <UNDEFINED> instruction: 0xf7ff4649
    d09c:	movwcs	pc, #3227	; 0xc9b	; <UNPREDICTABLE>
    d0a0:	movwls	r4, #1562	; 0x61a
    d0a4:	strtmi	r4, [r0], -r1, lsl #12
    d0a8:			; <UNDEFINED> instruction: 0xf91cf7ff
    d0ac:	blne	14b214 <pclose@plt+0x147c04>
    d0b0:	mvnle	r2, r0, lsl #18
    d0b4:	ldmibmi	r4!, {r0, r2, r3, r9, sl, lr}
    d0b8:			; <UNDEFINED> instruction: 0xf8df4620
    d0bc:	ldrbtmi	r8, [r9], #-720	; 0xfffffd30
    d0c0:			; <UNDEFINED> instruction: 0xf910f7ff
    d0c4:	andcs	r4, r5, #2916352	; 0x2c8000
    d0c8:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    d0cc:			; <UNDEFINED> instruction: 0xf7f644f8
    d0d0:	bmi	fec472a8 <pclose@plt+0xfec43c98>
    d0d4:			; <UNDEFINED> instruction: 0x4601447a
    d0d8:			; <UNDEFINED> instruction: 0xf7ff4620
    d0dc:	stmibmi	lr!, {r0, r1, r8, fp, ip, sp, lr, pc}
    d0e0:	strtmi	r2, [r8], -r5, lsl #4
    d0e4:			; <UNDEFINED> instruction: 0xf7f64479
    d0e8:	strmi	lr, [r1], -r8, ror #16
    d0ec:			; <UNDEFINED> instruction: 0xf7ff4620
    d0f0:	stmibmi	sl!, {r0, r3, r4, r5, r6, r7, fp, ip, sp, lr, pc}
    d0f4:			; <UNDEFINED> instruction: 0x46204652
    d0f8:			; <UNDEFINED> instruction: 0xf7ff4479
    d0fc:			; <UNDEFINED> instruction: 0x4641f8f3
    d100:			; <UNDEFINED> instruction: 0xf7ff4620
    d104:	ldrbmi	pc, [r0], -pc, ror #17	; <UNPREDICTABLE>
    d108:	stmda	lr, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    d10c:	andcs	r4, r5, #164, 18	; 0x290000
    d110:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    d114:	ldmda	r0, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d118:	strtmi	r4, [r0], -r1, lsl #12
    d11c:			; <UNDEFINED> instruction: 0xf8e2f7ff
    d120:	strtmi	r4, [sl], -r0, lsr #23
    d124:	strtmi	r4, [r0], -r9, lsr #12
    d128:	andge	pc, r3, r7, asr r8	; <UNPREDICTABLE>
    d12c:	ldrdcc	pc, [r0], -sl
    d130:	stc2	7, cr15, [lr, #1020]!	; 0x3fc
    d134:	strtmi	r4, [r0], -r1, asr #12
    d138:			; <UNDEFINED> instruction: 0xf8d4f7ff
    d13c:	andcs	r4, r5, #2523136	; 0x268000
    d140:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    d144:	ldmda	r8!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    d148:	strtmi	r4, [r0], -r1, lsl #12
    d14c:			; <UNDEFINED> instruction: 0xf8caf7ff
    d150:			; <UNDEFINED> instruction: 0x462a4b96
    d154:	strtmi	r4, [r0], -r9, lsr #12
    d158:	movwls	r5, #14587	; 0x38fb
    d15c:			; <UNDEFINED> instruction: 0xf7ff681b
    d160:	blmi	fe50c7c4 <pclose@plt+0xfe5091b4>
    d164:	ldrdeq	pc, [r0], -sl
    d168:			; <UNDEFINED> instruction: 0xf50558fd
    d16c:			; <UNDEFINED> instruction: 0xf7ff61d4
    d170:	pkhtbmi	pc, r0, sp, asr #23	; <UNPREDICTABLE>
    d174:			; <UNDEFINED> instruction: 0xf00eb110
    d178:	pkhbtmi	pc, r0, r1, lsl #30	; <UNPREDICTABLE>
    d17c:	blcs	27230 <pclose@plt+0x23c20>
    d180:	stmibmi	ip, {r1, r2, r6, ip, lr, pc}
    d184:	bmi	fe31a59c <pclose@plt+0xfe316f8c>
    d188:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    d18c:	tstls	r4, r9, ror r4
    d190:	ldrbtmi	r4, [r9], #-2442	; 0xfffff676
    d194:	ldmpl	pc!, {r0, r2, r8, ip, pc}	; <UNPREDICTABLE>
    d198:	ldrbtmi	r4, [sl], #-2697	; 0xfffff577
    d19c:	and	r9, r3, r6, lsl #4
    d1a0:	ldrcc	r6, [r0, #-2283]	; 0xfffff715
    d1a4:	eorsle	r2, r3, r0, lsl #22
    d1a8:	ldrhtle	r4, [r9], #43	; 0x2b
    d1ac:			; <UNDEFINED> instruction: 0xf8da686b
    d1b0:	ldrmi	r1, [sl], -r0
    d1b4:	and	fp, pc, fp, lsl r9	; <UNPREDICTABLE>
    d1b8:	bcs	27208 <pclose@plt+0x23bf8>
    d1bc:	ldmdavs	r0, {r0, r2, r4, r6, ip, lr, pc}^
    d1c0:	mvnsle	r4, r1, lsl #5
    d1c4:			; <UNDEFINED> instruction: 0xf7ff6890
    d1c8:	stmdacs	r0, {r0, r2, r3, r4, r5, r6, r8, r9, fp, ip, sp, lr, pc}
    d1cc:	bls	101974 <pclose@plt+0xfe364>
    d1d0:	ldmdavs	r1, {r0, r1, r3, r5, r6, fp, sp, lr}
    d1d4:	cmple	lr, r0, lsl #22
    d1d8:	svceq	0x0000f1b9
    d1dc:	stmiavs	r9!, {r1, r2, r4, r6, ip, lr, pc}
    d1e0:	stmdals	r5, {r0, r1, r3, r5, fp, sp, lr}
    d1e4:	bcs	2b214 <pclose@plt+0x27c04>
    d1e8:	addshi	pc, sp, r0, asr #32
    d1ec:	movwls	r2, #28928	; 0x7100
    d1f0:	blx	ffc4b1f6 <pclose@plt+0xffc47be6>
    d1f4:	blls	1da63c <pclose@plt+0x1d702c>
    d1f8:	stmdbls	r4, {r1, r6, r9, sl, lr}
    d1fc:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    d200:	strtmi	r9, [r0], -r0
    d204:			; <UNDEFINED> instruction: 0xf86ef7ff
    d208:	stccc	8, cr15, [r4], {85}	; 0x55
    d20c:	bicle	r2, fp, r0, lsl #22
    d210:	stclmi	6, cr4, [ip, #-256]!	; 0xffffff00
    d214:	svc	0x0088f7f5
    d218:			; <UNDEFINED> instruction: 0xf00d4620
    d21c:	ldrbtmi	pc, [sp], #-2065	; 0xfffff7ef	; <UNPREDICTABLE>
    d220:	stmdami	r9!, {r2, r9, sl, lr}^
    d224:	ldrbtmi	r6, [r8], #-1068	; 0xfffffbd4
    d228:	cdp2	0, 11, cr15, cr8, cr14, {0}
    d22c:	strtmi	r4, [r0], -r1, lsl #12
    d230:	ldc2	7, cr15, [r4, #-1012]	; 0xfffffc0c
    d234:	subsle	r2, sp, r0, lsl #28
    d238:	ldrdcc	pc, [r0], -fp
    d23c:	addsmi	r4, lr, #48, 12	; 0x3000000
    d240:	svclt	0x00184b62
    d244:	andvs	pc, r0, fp, asr #17
    d248:	cfldrsvs	mvf4, [r9], {123}	; 0x7b
    d24c:			; <UNDEFINED> instruction: 0xffcef005
    d250:	andvs	pc, r0, fp, asr #17
    d254:	blmi	115fbd4 <pclose@plt+0x115c5c4>
    d258:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    d25c:	blls	2e72cc <pclose@plt+0x2e3cbc>
    d260:	cmnle	lr, sl, asr r0
    d264:	pop	{r0, r2, r3, ip, sp, pc}
    d268:	bls	f1230 <pclose@plt+0xedc20>
    d26c:	and	r6, r2, r1, lsl r8
    d270:	blcs	272e4 <pclose@plt+0x23cd4>
    d274:	ldmdavs	sl, {r4, r5, r7, ip, lr, pc}^
    d278:	mvnsle	r4, sl, lsl #5
    d27c:			; <UNDEFINED> instruction: 0xf7ff6898
    d280:	stmdacs	r0, {r0, r5, r8, r9, fp, ip, sp, lr, pc}
    d284:			; <UNDEFINED> instruction: 0xf1b9d18c
    d288:			; <UNDEFINED> instruction: 0xd1a80f00
    d28c:	strtmi	r9, [r0], -r6, lsl #18
    d290:			; <UNDEFINED> instruction: 0xf828f7ff
    d294:	svceq	0x0000f1b8
    d298:			; <UNDEFINED> instruction: 0xf898d003
    d29c:	blcs	192a4 <pclose@plt+0x15c94>
    d2a0:	stmdbmi	ip, {r0, r1, r3, r6, r8, ip, lr, pc}^
    d2a4:	andcs	r2, r0, r5, lsl #4
    d2a8:			; <UNDEFINED> instruction: 0xf7f54479
    d2ac:	strmi	lr, [r1], -r6, lsl #31
    d2b0:			; <UNDEFINED> instruction: 0xf7ff4620
    d2b4:			; <UNDEFINED> instruction: 0xe792f817
    d2b8:	ldmpl	fp!, {r4, r5, r8, r9, fp, lr}^
    d2bc:	blcs	27330 <pclose@plt+0x23d20>
    d2c0:	strmi	sp, [r2], -r7, asr #32
    d2c4:	addsmi	r6, r1, #14221312	; 0xd90000
    d2c8:	ldrmi	fp, [r8], -r8, asr #31
    d2cc:	svclt	0x00c8681b
    d2d0:	blcs	1eb00 <pclose@plt+0x1b4f0>
    d2d4:	strdls	sp, [r2], -r6
    d2d8:	eorsle	r2, sl, r0, lsl #16
    d2dc:	blmi	9b3aec <pclose@plt+0x9b04dc>
    d2e0:			; <UNDEFINED> instruction: 0xf85768d2
    d2e4:	bcs	5f92f8 <pclose@plt+0x5f5ce8>
    d2e8:			; <UNDEFINED> instruction: 0xf04fbfcc
    d2ec:			; <UNDEFINED> instruction: 0xf04f0900
    d2f0:	ldrt	r0, [lr], r1, lsl #18
    d2f4:	ldmvs	r3, {r1, r9, fp, ip, pc}^
    d2f8:	vstrle	d2, [sl, #-92]	; 0xffffffa4
    d2fc:	andcs	pc, r0, fp, asr #17
    d300:	ldc2l	0, cr15, [r4, #48]	; 0x30
    d304:	strmi	r6, [r6], -r9, lsr #24
    d308:			; <UNDEFINED> instruction: 0xff70f005
    d30c:	adcle	r2, r1, r0, lsl #28
    d310:	stcvs	7, cr14, [r9], #-632	; 0xfffffd88
    d314:	ldrdeq	pc, [r0], -fp
    d318:			; <UNDEFINED> instruction: 0xff68f005
    d31c:	ldrdvs	pc, [r0], -fp
    d320:	addsle	r2, r7, r0, lsl #28
    d324:	andcs	lr, r5, #148, 14	; 0x2500000
    d328:	movwls	r2, #28672	; 0x7000
    d32c:	svc	0x0044f7f5
    d330:	ldrb	r9, [fp, -r7, lsl #22]
    d334:	blx	1c9358 <pclose@plt+0x1c5d48>
    d338:	stmdbmi	r7!, {r2, r3, r7, r8, r9, sl, sp, lr, pc}
    d33c:	andcs	r4, r5, #72, 12	; 0x4800000
    d340:			; <UNDEFINED> instruction: 0xf7f54479
    d344:			; <UNDEFINED> instruction: 0x4642ef3a
    d348:	strtmi	r4, [r0], -r1, lsl #12
    d34c:			; <UNDEFINED> instruction: 0xffcaf7fe
    d350:	blmi	8c706c <pclose@plt+0x8c3a5c>
    d354:	ldmpl	fp!, {r1, r5, fp, lr}^
    d358:	ldmdavs	r9, {r3, r4, r5, r6, sl, lr}
    d35c:	blx	ff64937a <pclose@plt+0xff645d6a>
    d360:			; <UNDEFINED> instruction: 0xf7f5e778
    d364:	svclt	0x0000ef30
    d368:	andeq	lr, r2, r0, asr #24
    d36c:	andeq	r0, r0, r0, ror #4
    d370:	andeq	r9, r1, r4, lsl lr
    d374:	andeq	lr, r2, r4, lsr #24
    d378:	andeq	r0, r0, r4, ror #5
    d37c:	ldrdeq	r0, [r0], -ip
    d380:	ldrdeq	r9, [r1], -lr
    d384:	andeq	lr, r2, ip, lsl #16
    d388:			; <UNDEFINED> instruction: 0x00019eba
    d38c:	andeq	r9, r1, r4, lsl #30
    d390:	andeq	r9, r1, r6, asr #29
    d394:	andeq	r9, r1, r4, lsl #4
    d398:	andeq	r9, r1, ip, asr #29
    d39c:	andeq	r9, r1, ip, asr #22
    d3a0:	ldrdeq	r9, [r1], -r6
    d3a4:	andeq	r0, r0, r0, ror #5
    d3a8:	andeq	r9, r1, lr, asr #29
    d3ac:			; <UNDEFINED> instruction: 0x000002b8
    d3b0:	andeq	r0, r0, r4, lsr r3
    d3b4:	andeq	r9, r1, r8, lsl pc
    d3b8:	andeq	r0, r0, r8, lsl r2
    d3bc:	ldrdeq	sl, [r1], -sl	; <UNPREDICTABLE>
    d3c0:	andeq	r9, r1, r6, lsr lr
    d3c4:	andeq	r1, r3, r6, asr r0
    d3c8:	andeq	r9, r1, r2, lsr #24
    d3cc:	andeq	r1, r3, ip, lsr #32
    d3d0:	andeq	lr, r2, r0, lsl sl
    d3d4:	andeq	r9, r1, r8, asr #27
    d3d8:	strdeq	r9, [r1], -r8
    d3dc:	andeq	r0, r0, r4, asr #6
    d3e0:	andeq	r8, r1, r4, ror #13
    d3e4:			; <UNDEFINED> instruction: 0x460db570
    d3e8:	strmi	r4, [r4], -lr, lsr #18
    d3ec:	andcs	r4, r5, #736	; 0x2e0
    d3f0:	andcs	r4, r0, r9, ror r4
    d3f4:	mcr	7, 7, pc, cr0, cr5, {7}	; <UNPREDICTABLE>
    d3f8:	ldrbtmi	r4, [lr], #-1569	; 0xfffff9df
    d3fc:	blx	1ec940a <pclose@plt+0x1ec5dfa>
    d400:	eorsle	r2, lr, r0, lsl #16
    d404:	strmi	r7, [r4], -r3, lsl #16
    d408:			; <UNDEFINED> instruction: 0xf7ffb1db
    d40c:			; <UNDEFINED> instruction: 0x4605f959
    d410:	blmi	9ba158 <pclose@plt+0x9b6b48>
    d414:	ldmpl	r3!, {r0, r9, sl, lr}^
    d418:			; <UNDEFINED> instruction: 0xf7ff6818
    d41c:	strmi	pc, [r6], -r7, lsl #21
    d420:	stmdavc	r3, {r5, r7, r8, ip, sp, pc}
    d424:	stmdavs	r9!, {r0, r1, r4, r7, r8, ip, sp, pc}^
    d428:	stcl	7, cr15, [ip, #980]!	; 0x3d4
    d42c:	orrlt	r2, r0, #1342177280	; 0x50000000
    d430:	andcs	r4, r0, pc, lsl r9
    d434:			; <UNDEFINED> instruction: 0xf7f54479
    d438:	ldrtmi	lr, [r2], -r0, asr #29
    d43c:			; <UNDEFINED> instruction: 0xf00d4621
    d440:			; <UNDEFINED> instruction: 0x4620fd7b
    d444:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    d448:	mcrlt	7, 3, pc, cr12, cr5, {7}	; <UNPREDICTABLE>
    d44c:	andcs	r4, r5, #409600	; 0x64000
    d450:	ldrbtmi	r2, [r9], #-0
    d454:	mrc	7, 5, APSR_nzcv, cr0, cr5, {7}
    d458:			; <UNDEFINED> instruction: 0xf0054621
    d45c:			; <UNDEFINED> instruction: 0x4620fb59
    d460:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    d464:	mrclt	7, 2, APSR_nzcv, cr14, cr5, {7}
    d468:	andcs	r4, r5, #311296	; 0x4c000
    d46c:			; <UNDEFINED> instruction: 0xf7f54479
    d470:	strtmi	lr, [r1], -r4, lsr #29
    d474:	blx	1349492 <pclose@plt+0x1345e82>
    d478:	pop	{r5, r9, sl, lr}
    d47c:			; <UNDEFINED> instruction: 0xf7f54070
    d480:	blmi	3bcdcc <pclose@plt+0x3b97bc>
    d484:	ldmpl	r3!, {r0, r3, r5, r9, sl, lr}^
    d488:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    d48c:			; <UNDEFINED> instruction: 0xf0056818
    d490:	stmdbmi	fp, {r0, r1, r3, r6, sl, fp, ip, sp, pc}
    d494:			; <UNDEFINED> instruction: 0xf7f54479
    d498:			; <UNDEFINED> instruction: 0x4632ee90
    d49c:			; <UNDEFINED> instruction: 0xf00d4621
    d4a0:	strb	pc, [lr, fp, asr #26]	; <UNPREDICTABLE>
    d4a4:	andeq	r9, r1, r4, asr #25
    d4a8:	andeq	lr, r2, lr, ror #16
    d4ac:	andeq	r0, r0, r0, ror #5
    d4b0:	andeq	r9, r1, ip, lsr #25
    d4b4:	andeq	r9, r1, r6, ror ip
    d4b8:			; <UNDEFINED> instruction: 0x00019cb0
    d4bc:	andeq	r0, r0, r4, ror #5
    d4c0:	andeq	r9, r1, ip, ror #24
    d4c4:	bmi	8fa4fc <pclose@plt+0x8f6eec>
    d4c8:	ldrbtmi	r4, [sl], #-2851	; 0xfffff4dd
    d4cc:	mvnsmi	lr, #737280	; 0xb4000
    d4d0:	ldmpl	r3, {r0, r2, r7, ip, sp, pc}^
    d4d4:	stcmi	14, cr10, [r1], #-48	; 0xffffffd0
    d4d8:	ldmdavs	fp, {r3, r7, r9, sl, lr}
    d4dc:			; <UNDEFINED> instruction: 0xf04f9303
    d4e0:	ldcmi	3, cr0, [pc, #-0]	; d4e8 <pclose@plt+0x9ed8>
    d4e4:	ldrbtmi	r4, [ip], #-2847	; 0xfffff4e1
    d4e8:	tstcs	r1, pc, lsl sl
    d4ec:	strmi	r5, [r7], -r5, ror #18
    d4f0:	ldrbtmi	r5, [sl], #-2275	; 0xfffff71d
    d4f4:	blmi	14b654 <pclose@plt+0x148044>
    d4f8:	ldmdavs	fp, {r3, r5, fp, sp, lr}
    d4fc:	svc	0x00e0f7f5
    d500:	andcs	r4, r5, #425984	; 0x68000
    d504:	ldrbtmi	r2, [r9], #-0
    d508:	ldrdls	pc, [r0], -r5
    d50c:	mrc	7, 2, APSR_nzcv, cr4, cr5, {7}
    d510:	tstcs	r1, fp, lsr r6
    d514:	andhi	pc, r0, sp, asr #17
    d518:	strbmi	r4, [r8], -r2, lsl #12
    d51c:	svc	0x00d0f7f5
    d520:	ldrtmi	r4, [r3], -r2, lsr #12
    d524:	stmdavs	r8!, {r0, r8, sp}
    d528:			; <UNDEFINED> instruction: 0xf7f59602
    d52c:	stmdavs	r9!, {r1, r3, r8, r9, sl, fp, sp, lr, pc}
    d530:			; <UNDEFINED> instruction: 0xf7f6200a
    d534:	bmi	3c758c <pclose@plt+0x3c3f7c>
    d538:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    d53c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    d540:	subsmi	r9, sl, r3, lsl #22
    d544:	andlt	sp, r5, r4, lsl #2
    d548:	mvnsmi	lr, #12386304	; 0xbd0000
    d54c:	ldrbmi	fp, [r0, -r2]!
    d550:	mrc	7, 1, APSR_nzcv, cr8, cr5, {7}
    d554:	muleq	r2, lr, r7
    d558:	andeq	r0, r0, r0, ror #4
    d55c:	andeq	lr, r2, r2, lsl #15
    d560:	andeq	r0, r0, r4, lsr #5
    d564:	andeq	r0, r0, r0, asr r3
    d568:	muleq	r1, r6, fp
    d56c:	andeq	sl, r1, r2, lsr #6
    d570:	andeq	lr, r2, lr, lsr #14
    d574:	svcmi	0x00f0e92d
    d578:	cfstrs	mvf2, [sp, #-0]
    d57c:	strmi	r8, [r5], -r2, lsl #22
    d580:	strtmi	r4, [r1], r6, lsr #12
    d584:	bne	448dac <pclose@plt+0x44579c>
    d588:	stmib	sp, {r0, r5, r6, r7, ip, sp, pc}^
    d58c:			; <UNDEFINED> instruction: 0xf8df2308
    d590:			; <UNDEFINED> instruction: 0xf8df2b8c
    d594:	ldrbtmi	r3, [sl], #-2956	; 0xfffff474
    d598:	ldmpl	r3, {r1, sl, ip, pc}^
    d59c:	rsbvs	pc, r9, #73400320	; 0x4600000
    d5a0:	rsbvc	pc, r6, #207618048	; 0xc600000
    d5a4:	cmpls	pc, #1769472	; 0x1b0000
    d5a8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    d5ac:	blcc	1d4b930 <pclose@plt+0x1d48320>
    d5b0:			; <UNDEFINED> instruction: 0xf6469204
    d5b4:	ldrbtmi	r6, [fp], #-617	; 0xfffffd97
    d5b8:	rsbsne	pc, r6, #1610612748	; 0x6000000c
    d5bc:	vcgt.s8	d25, d7, d1
    d5c0:	strls	r4, [r0], #-883	; 0xfffffc8d
    d5c4:	msreq	SPSR_fsxc, #1879048204	; 0x7000000c
    d5c8:	movwls	r9, #25091	; 0x6203
    d5cc:	msrne	SPSR_fs, #73400320	; 0x4600000
    d5d0:	msreq	SPSR_s, #192, 4
    d5d4:	strtmi	r9, [r8], -r5, lsl #6
    d5d8:	svc	0x0052f7f5
    d5dc:	strmi	r1, [r4], -r3, asr #24
    d5e0:	orrlt	sp, lr, #23
    d5e4:	svcge	0x00202c0a
    d5e8:	movwcs	fp, #3864	; 0xf18
    d5ec:			; <UNDEFINED> instruction: 0x4628d053
    d5f0:			; <UNDEFINED> instruction: 0xf7f554fc
    d5f4:	strmi	lr, [r4], -r6, asr #30
    d5f8:	andle	r1, sl, r0, ror #24
    d5fc:	stmdacs	sl, {r5, r9, sl, lr}
    d600:	cdpcs	0, 0, cr13, cr8, cr10, {2}
    d604:	subshi	pc, r6, #64, 4
    d608:			; <UNDEFINED> instruction: 0xf7f54628
    d60c:	mcrrne	15, 3, lr, r4, cr10
    d610:	strcs	sp, [r1], #-501	; 0xfffffe0b
    d614:	blcs	44b998 <pclose@plt+0x448388>
    d618:	blcc	14b99c <pclose@plt+0x14838c>
    d61c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    d620:	blls	17e7690 <pclose@plt+0x17e4080>
    d624:			; <UNDEFINED> instruction: 0xf040405a
    d628:			; <UNDEFINED> instruction: 0x46208577
    d62c:	ldc	0, cr11, [sp], #388	; 0x184
    d630:	pop	{r1, r8, r9, fp, pc}
    d634:	ldmdbvc	lr!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    d638:	strtmi	fp, [r8], -r6, lsr #23
    d63c:	svc	0x0020f7f5
    d640:	strmi	r1, [r4], -r7, asr #24
    d644:	strls	sp, [r0], -r5, ror #1
    d648:	bvs	ff84b9cc <pclose@plt+0xff8483bc>
    d64c:	cfstrscs	mvf4, [r3], #-504	; 0xfffffe08
    d650:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
    d654:	addhi	pc, r9, r0
    d658:	suble	r2, sl, sl, lsl #24
    d65c:	blcs	74264 <pclose@plt+0x70c54>
    d660:			; <UNDEFINED> instruction: 0xf10dd849
    d664:			; <UNDEFINED> instruction: 0xf04f0b30
    d668:	vpmax.s8	d16, d0, d0
    d66c:			; <UNDEFINED> instruction: 0xf7f51819
    d670:	stmdavs	r3, {r1, r4, r7, r9, sl, fp, sp, lr, pc}
    d674:	andscc	pc, r4, r3, lsr r8	; <UNPREDICTABLE>
    d678:	movwpl	pc, #1043	; 0x413	; <UNPREDICTABLE>
    d67c:	addhi	pc, r1, r0
    d680:	svceq	0x0000f1ba
    d684:	adchi	pc, r3, r0, asr #32
    d688:	bne	fe94ba0c <pclose@plt+0xfe9483fc>
    d68c:	cdp	2, 1, cr2, cr8, cr5, {0}
    d690:	ldrbtmi	r8, [r9], #-2576	; 0xfffff5f0
    d694:			; <UNDEFINED> instruction: 0x2600e0b3
    d698:	ldrpl	r2, [fp, #768]!	; 0x300
    d69c:	bls	127790 <pclose@plt+0x124180>
    d6a0:	smullle	r4, r8, r3, r2
    d6a4:	bne	fe34ba28 <pclose@plt+0xfe348418>
    d6a8:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    d6ac:	stcl	7, cr15, [sl], #980	; 0x3d4
    d6b0:	subsle	r2, ip, r0, lsl #16
    d6b4:	vtst.8	d22, d6, d26
    d6b8:	vbic.i32	<illegal reg q8.5>, #1536	; 0x00000600
    d6bc:	addsmi	r0, sl, #-939524095	; 0xc8000001
    d6c0:	andshi	pc, r5, #0
    d6c4:	addsmi	r9, sl, #6144	; 0x1800
    d6c8:	ldrthi	pc, [sp], #-0	; <UNPREDICTABLE>
    d6cc:	bls	162d8 <pclose@plt+0x12cc8>
    d6d0:	movweq	pc, #4227	; 0x1083	; <UNPREDICTABLE>
    d6d4:	svclt	0x008c2a01
    d6d8:			; <UNDEFINED> instruction: 0xf0032300
    d6dc:	blcs	e2e8 <pclose@plt+0xacd8>
    d6e0:	strbhi	pc, [r3], #-64	; 0xffffffc0	; <UNPREDICTABLE>
    d6e4:			; <UNDEFINED> instruction: 0xf7f54628
    d6e8:	mcrrne	14, 12, lr, r2, cr12
    d6ec:			; <UNDEFINED> instruction: 0xd1ab4604
    d6f0:	strcs	lr, [r0], -pc, lsl #15
    d6f4:	blcs	c74b8 <pclose@plt+0xc3ea8>
    d6f8:	ldfcsd	f5, [sp], #-676	; 0xfffffd5c
    d6fc:			; <UNDEFINED> instruction: 0xf7f5d079
    d700:	stmdavs	r3, {r1, r3, r6, r9, sl, fp, sp, lr, pc}
    d704:	andscc	pc, r4, r3, lsr r8	; <UNPREDICTABLE>
    d708:	smuadpl	r0, r3, r4
    d70c:	teqhi	r9, r0, asr #32	; <UNPREDICTABLE>
    d710:	ldrtmi	sl, [fp], -r0, ror #20
    d714:			; <UNDEFINED> instruction: 0x46284413
    d718:			; <UNDEFINED> instruction: 0xf8033701
    d71c:			; <UNDEFINED> instruction: 0xf7f54ca4
    d720:			; <UNDEFINED> instruction: 0x4604eeb0
    d724:			; <UNDEFINED> instruction: 0xf43f1c60
    d728:	ldccs	15, cr10, [sp], #-464	; 0xfffffe30
    d72c:	rschi	pc, r5, r0
    d730:			; <UNDEFINED> instruction: 0xf0002c0a
    d734:			; <UNDEFINED> instruction: 0xf7f58126
    d738:	stmdavs	r3, {r1, r2, r3, r5, r9, sl, fp, sp, lr, pc}
    d73c:	andscc	pc, r4, r3, lsr r8	; <UNPREDICTABLE>
    d740:	andpl	pc, r0, r3, lsl r4	; <UNPREDICTABLE>
    d744:	tsthi	sp, r0, asr #32	; <UNPREDICTABLE>
    d748:	stmible	r1!, {r1, r2, r3, r6, r8, r9, sl, fp, sp}^
    d74c:	bhi	448fb4 <pclose@plt+0x4459a4>
    d750:			; <UNDEFINED> instruction: 0xf8df2205
    d754:	ldrbtmi	r1, [r9], #-2532	; 0xfffff61c
    d758:			; <UNDEFINED> instruction: 0xf7f54604
    d75c:	strbmi	lr, [r9], -lr, lsr #26
    d760:	strbmi	r4, [r0], -r2, lsl #12
    d764:	mcr2	7, 5, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
    d768:			; <UNDEFINED> instruction: 0x2601e754
    d76c:			; <UNDEFINED> instruction: 0x4628e733
    d770:	mcr	7, 4, pc, cr6, cr5, {7}	; <UNPREDICTABLE>
    d774:	stclne	6, cr4, [r0], #-16
    d778:	svcge	0x004bf43f
    d77c:	movwls	r2, #769	; 0x301
    d780:	mrrccs	7, 6, lr, ip, cr2
    d784:			; <UNDEFINED> instruction: 0x81bdf000
    d788:			; <UNDEFINED> instruction: 0xf0002c5e
    d78c:			; <UNDEFINED> instruction: 0xf1ba83c2
    d790:	vrecps.f32	d0, d0, d3
    d794:			; <UNDEFINED> instruction: 0xf5b48431
    d798:	bls	ad5bc <pclose@plt+0xa9fac>
    d79c:	movwcs	fp, #4044	; 0xfcc
    d7a0:	bcs	163ac <pclose@plt+0x12d9c>
    d7a4:	movwcs	fp, #3848	; 0xf08
    d7a8:			; <UNDEFINED> instruction: 0xf0402b00
    d7ac:	strtmi	r8, [r8], -r3, asr #7
    d7b0:	eormi	pc, sl, fp, asr #16
    d7b4:	mcr	7, 3, pc, cr4, cr5, {7}	; <UNPREDICTABLE>
    d7b8:	beq	89be8 <pclose@plt+0x865d8>
    d7bc:	strmi	r1, [r4], -r7, asr #24
    d7c0:	svcge	0x0027f43f
    d7c4:			; <UNDEFINED> instruction: 0xf0402c0a
    d7c8:	movwcs	r8, #1185	; 0x4a1
    d7cc:			; <UNDEFINED> instruction: 0xf7f59302
    d7d0:	rsbeq	lr, r7, r2, ror #27
    d7d4:	blpl	ff6e77e8 <pclose@plt+0xff6e41d8>
    d7d8:	movwpl	pc, #1043	; 0x413	; <UNPREDICTABLE>
    d7dc:	stccs	0, cr13, [sl], {17}
    d7e0:	tsthi	lr, r0	; <UNPREDICTABLE>
    d7e4:			; <UNDEFINED> instruction: 0xf7f54628
    d7e8:	strmi	lr, [r4], -ip, asr #28
    d7ec:	mvnle	r1, r0, ror #24
    d7f0:	cdp	7, 1, cr14, cr8, cr15, {0}
    d7f4:	andcs	r8, r5, #16, 20	; 0x10000
    d7f8:	stmdbne	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    d7fc:	andcs	r4, r0, r9, ror r4
    d800:	stccs	7, cr14, [sl], {170}	; 0xaa
    d804:	mrshi	pc, (UNDEF: 12)	; <UNPREDICTABLE>
    d808:	strtmi	sl, [r8], -r0, ror #20
    d80c:	cfldrdne	mvd4, [pc], {26}
    d810:	ldclmi	8, cr15, [r4], #8
    d814:	mrc	7, 1, APSR_nzcv, cr4, cr5, {7}
    d818:	strmi	r1, [r4], -r2, asr #24
    d81c:	mrcge	4, 7, APSR_nzcv, cr9, cr15, {1}
    d820:	andle	r2, r8, sl, lsl #16
    d824:	ldc	7, cr15, [r6, #980]!	; 0x3d4
    d828:			; <UNDEFINED> instruction: 0xf8336803
    d82c:			; <UNDEFINED> instruction: 0xf4133014
    d830:			; <UNDEFINED> instruction: 0xf0005300
    d834:	blge	182dcd0 <pclose@plt+0x182a6c0>
    d838:	ldrtmi	r2, [fp], #-512	; 0xfffffe00
    d83c:	svcge	0x00239903
    d840:	ldclcs	8, cr15, [r4], #12
    d844:	addmi	r9, fp, #35840	; 0x8c00
    d848:	rscshi	pc, r1, r0
    d84c:	ldmcc	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    d850:	ldmpl	r3, {r0, r9, fp, ip, pc}^
    d854:	movwls	r6, #30808	; 0x7858
    d858:			; <UNDEFINED> instruction: 0xf0002800
    d85c:	ldrmi	r8, [fp], pc, lsr #2
    d860:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    d864:			; <UNDEFINED> instruction: 0xf8dbe008
    d868:			; <UNDEFINED> instruction: 0xf10b0014
    d86c:			; <UNDEFINED> instruction: 0xf1080b10
    d870:	stmdacs	r0, {r0, fp}
    d874:	msrhi	CPSR_x, r0
    d878:			; <UNDEFINED> instruction: 0xf7f54639
    d87c:	stmdacs	r0, {r2, sl, fp, sp, lr, pc}
    d880:			; <UNDEFINED> instruction: 0xf1b8d1f1
    d884:			; <UNDEFINED> instruction: 0xf0400f22
    d888:			; <UNDEFINED> instruction: 0xf8dd8083
    d88c:	blge	335954 <pclose@plt+0x332344>
    d890:	svceq	0x0031f1ba
    d894:	ldmdavs	sl, {r2, r8, ip, lr, pc}^
    d898:	movwmi	r9, #43264	; 0xa900
    d89c:	cmnhi	r4, #0	; <UNPREDICTABLE>
    d8a0:	stmiane	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    d8a4:	andcs	r2, r0, r5, lsl #4
    d8a8:			; <UNDEFINED> instruction: 0xf7f54479
    d8ac:	strbmi	lr, [r9], -r6, lsl #25
    d8b0:	cfmsub32	mvax0, mvfx4, mvfx8, mvfx2
    d8b4:			; <UNDEFINED> instruction: 0xf7ff0a10
    d8b8:	stccs	14, cr15, [r3], #-20	; 0xffffffec
    d8bc:	stccs	0, cr13, [sl], {19}
    d8c0:			; <UNDEFINED> instruction: 0xf7f5d057
    d8c4:	stmdavs	r3, {r3, r5, r6, r8, sl, fp, sp, lr, pc}
    d8c8:	andscc	pc, r4, r3, lsr r8	; <UNPREDICTABLE>
    d8cc:	andpl	pc, r0, r3, lsl r4	; <UNPREDICTABLE>
    d8d0:	rschi	pc, r1, r0
    d8d4:			; <UNDEFINED> instruction: 0xf7f54628
    d8d8:	mcrrne	13, 13, lr, r3, cr4
    d8dc:			; <UNDEFINED> instruction: 0xf43f4604
    d8e0:	stccs	14, cr10, [r3], #-608	; 0xfffffda0
    d8e4:	strtmi	sp, [r8], -fp, ror #3
    d8e8:	stcl	7, cr15, [sl, #980]	; 0x3d4
    d8ec:			; <UNDEFINED> instruction: 0xf43f1c41
    d8f0:	stmdacs	sl, {r4, r7, r9, sl, fp, sp, pc}
    d8f4:	mvnsle	r4, r8, lsr #12
    d8f8:			; <UNDEFINED> instruction: 0x4628e03c
    d8fc:	stcl	7, cr15, [r0, #980]	; 0x3d4
    d900:	strmi	r1, [r3], -r4, asr #24
    d904:	mcrge	4, 4, pc, cr5, cr15, {1}	; <UNPREDICTABLE>
    d908:			; <UNDEFINED> instruction: 0xf04f2b0a
    d90c:	andsle	r0, r1, r0, lsl #4
    d910:	vpmax.s8	q1, q0, q7
    d914:	stmdbge	r0!, {r1, r2, r3, r5, r7, pc}^
    d918:	ldrmi	r4, [r1], #-1576	; 0xfffff9d8
    d91c:			; <UNDEFINED> instruction: 0xf8011c54
    d920:			; <UNDEFINED> instruction: 0xf7f53c54
    d924:	mcrrne	13, 10, lr, r1, cr14
    d928:			; <UNDEFINED> instruction: 0xf43f4603
    d92c:	blcs	2b92fc <pclose@plt+0x2b5cec>
    d930:	mvnle	r4, r2, lsr #12
    d934:			; <UNDEFINED> instruction: 0xac37ab60
    d938:	ldrmi	r4, [sl], #-1055	; 0xfffffbe1
    d93c:	movwcs	r4, #1568	; 0x620
    d940:	stccc	8, cr15, [r4], #28
    d944:	mrrccc	8, 0, pc, r4, cr2	; <UNPREDICTABLE>
    d948:			; <UNDEFINED> instruction: 0xff3ef00b
    d94c:			; <UNDEFINED> instruction: 0xf0002800
    d950:	svcge	0x004b80c4
    d954:	ldrtmi	r2, [r9], -r1, lsl #4
    d958:			; <UNDEFINED> instruction: 0xf95af00c
    d95c:			; <UNDEFINED> instruction: 0xf8dfb948
    d960:	andcs	r1, r5, #232, 14	; 0x3a00000
    d964:			; <UNDEFINED> instruction: 0xf7f54479
    d968:	strtmi	lr, [r2], -r8, lsr #24
    d96c:			; <UNDEFINED> instruction: 0xf0054639
    d970:	strtmi	pc, [r8], -pc, asr #17
    d974:	stc	7, cr15, [r4, #980]	; 0x3d4
    d978:	strmi	r1, [r4], -r2, asr #24
    d97c:	mcrge	4, 3, pc, cr7, cr15, {3}	; <UNPREDICTABLE>
    d980:			; <UNDEFINED> instruction: 0xf8dfe647
    d984:	andcs	r1, r5, #200, 14	; 0x3200000
    d988:	bhi	4491f0 <pclose@plt+0x445be0>
    d98c:			; <UNDEFINED> instruction: 0xe7364479
    d990:	svceq	0x0079f1b8
    d994:	bleq	a49dd0 <pclose@plt+0xa467c0>
    d998:	andeq	pc, r0, fp, lsl #17
    d99c:	sbcshi	pc, r9, #0
    d9a0:	bl	f45c4 <pclose@plt+0xf0fb4>
    d9a4:			; <UNDEFINED> instruction: 0xf1ba1308
    d9a8:			; <UNDEFINED> instruction: 0xf8cb0f13
    d9ac:	stmdale	pc, {r2, ip, sp}^	; <UNPREDICTABLE>
    d9b0:	blge	3341c0 <pclose@plt+0x330bb0>
    d9b4:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    d9b8:	vpmax.s8	d18, d0, d0
    d9bc:	svclt	0x0008120f
    d9c0:			; <UNDEFINED> instruction: 0xf8432200
    d9c4:	bls	15a74 <pclose@plt+0x12464>
    d9c8:			; <UNDEFINED> instruction: 0x0784f8df
    d9cc:			; <UNDEFINED> instruction: 0xf8dfb10a
    d9d0:	ldrmi	r0, [r9], -r4, lsl #15
    d9d4:	stmdals	r1, {r0, r1, r9, sl, lr}
    d9d8:	stmiapl	r3, {r1, r3, r4, r6, r9, sl, lr}^
    d9dc:			; <UNDEFINED> instruction: 0xf0006818
    d9e0:			; <UNDEFINED> instruction: 0xf1b8fd1b
    d9e4:			; <UNDEFINED> instruction: 0xf0400f00
    d9e8:			; <UNDEFINED> instruction: 0xf8cd82bd
    d9ec:	strb	r8, [r4, -r8]!
    d9f0:	svceq	0x0013f1ba
    d9f4:	cmphi	r0, #0, 4	; <UNPREDICTABLE>
    d9f8:	svcvc	0x0087f5b0
    d9fc:	svclt	0x00cc9a02
    da00:	movwcs	r2, #4864	; 0x1300
    da04:	svclt	0x00082a00
    da08:	blcs	16610 <pclose@plt+0x13000>
    da0c:	cmnhi	r8, #64	; 0x40	; <UNPREDICTABLE>
    da10:	stccs	6, cr4, [sl], {3}
    da14:	eorcc	pc, sl, fp, asr #16
    da18:	beq	89e48 <pclose@plt+0x86838>
    da1c:	cmnhi	r6, #64	; 0x40	; <UNPREDICTABLE>
    da20:			; <UNDEFINED> instruction: 0x1734f8df
    da24:	cdp	2, 1, cr2, cr8, cr5, {0}
    da28:	ldrbtmi	r8, [r9], #-2576	; 0xfffff5f0
    da2c:	ldmdavs	fp!, {r0, r1, r2, r5, r6, r7, r9, sl, sp, lr, pc}^
    da30:	addmi	r9, fp, #81920	; 0x14000
    da34:	svcge	0x000af47f
    da38:			; <UNDEFINED> instruction: 0x3720f8df
    da3c:	svceq	0x0013f1ba
    da40:	bleq	a49e7c <pclose@plt+0xa4686c>
    da44:	andcs	pc, r0, fp, lsl #17
    da48:			; <UNDEFINED> instruction: 0xf8cb447b
    da4c:	stmible	pc!, {r2, ip, sp}	; <UNPREDICTABLE>
    da50:	ldrtmi	r2, [r1], -r5, lsl #4
    da54:	blge	315a5c <pclose@plt+0x31244c>
    da58:			; <UNDEFINED> instruction: 0xf7f59302
    da5c:	strbmi	lr, [r9], -lr, lsr #23
    da60:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    da64:	cfmsub32	mvax0, mvfx4, mvfx8, mvfx2
    da68:			; <UNDEFINED> instruction: 0xf7ff0a10
    da6c:	blls	ccf20 <pclose@plt+0xc9910>
    da70:			; <UNDEFINED> instruction: 0xf8dfe7a9
    da74:	andcs	r1, r5, #236, 12	; 0xec00000
    da78:	bhi	4492e0 <pclose@plt+0x445cd0>
    da7c:	sxtah	r4, lr, r9, ror #8
    da80:	vmax.f32	q9, q0, q7
    da84:			; <UNDEFINED> instruction: 0xf8df8340
    da88:			; <UNDEFINED> instruction: 0x461816dc
    da8c:	bhi	4492f4 <pclose@plt+0x445ce4>
    da90:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    da94:			; <UNDEFINED> instruction: 0xf8dfe660
    da98:	andcs	r1, r5, #208, 12	; 0xd000000
    da9c:	ldrbtmi	r4, [r9], #-1540	; 0xfffff9fc
    daa0:	bl	fe2cba7c <pclose@plt+0xfe2c846c>
    daa4:			; <UNDEFINED> instruction: 0x4649463b
    daa8:	cfmsub32	mvax0, mvfx4, mvfx8, mvfx2
    daac:			; <UNDEFINED> instruction: 0xf7ff0a10
    dab0:	str	pc, [pc, #3337]!	; e7c1 <pclose@plt+0xb1b1>
    dab4:			; <UNDEFINED> instruction: 0x46044633
    dab8:	ldr	r3, [r8, #1537]	; 0x601
    dabc:	ssatne	pc, #13, pc, asr #17	; <UNPREDICTABLE>
    dac0:	andcs	r2, r0, r5, lsl #4
    dac4:			; <UNDEFINED> instruction: 0xf7f54479
    dac8:			; <UNDEFINED> instruction: 0x463beb78
    dacc:	strmi	r4, [r2], -r9, asr #12
    dad0:	beq	449338 <pclose@plt+0x445d28>
    dad4:	ldc2l	7, cr15, [r6], #1020	; 0x3fc
    dad8:			; <UNDEFINED> instruction: 0xf8dfe6ef
    dadc:	andcs	r1, r5, #148, 12	; 0x9400000
    dae0:			; <UNDEFINED> instruction: 0xf7f54479
    dae4:	strtmi	lr, [r1], -sl, ror #22
    dae8:			; <UNDEFINED> instruction: 0xf812f005
    daec:	strtmi	lr, [r8], -r1, asr #14
    daf0:	stcl	7, cr15, [r6], {245}	; 0xf5
    daf4:	strmi	r1, [r4], -r1, asr #24
    daf8:	cfstrsge	mvf15, [fp, #252]	; 0xfc
    dafc:	movwls	r2, #770	; 0x302
    db00:	strtmi	lr, [r8], -r2, lsr #11
    db04:	ldc	7, cr15, [ip], #980	; 0x3d4
    db08:	strmi	r1, [r2], -r1, asr #24
    db0c:	cfstrsge	mvf15, [r1, #252]	; 0xfc
    db10:	teqeq	r0, #160, 2	; 0x28	; <UNPREDICTABLE>
    db14:	vqdmulh.s<illegal width 8>	q1, q0, q2
    db18:	ldm	pc, {r0, r1, r2, r3, r8, pc}^	; <UNPREDICTABLE>
    db1c:	sbcseq	pc, sp, r3, lsl r0	; <UNPREDICTABLE>
    db20:	ldrsbeq	r0, [sp], #13
    db24:	ldrsbeq	r0, [sp], #13
    db28:	ldrsbeq	r0, [sp], #13
    db2c:	ldrdeq	r0, [sp, -sp]
    db30:	tsteq	sp, sp, lsl #2
    db34:	tsteq	sp, sp, lsl #2
    db38:	tsteq	sp, sp, lsl #2
    db3c:	tsteq	sp, sp, lsl #2
    db40:	tsteq	sp, sp, lsl #2
    db44:	tsteq	sp, sp, lsl #2
    db48:	tsteq	sp, sp, lsl #2
    db4c:	tsteq	sp, sp, lsl #2
    db50:	tsteq	sp, sp, lsl #2
    db54:	tsteq	sp, sp, lsl #2
    db58:	tsteq	sp, sp, lsl #2
    db5c:	tsteq	sp, sp, lsl #2
    db60:	tsteq	sp, sp, lsl #2
    db64:	tsteq	sp, sp, lsl #2
    db68:	tsteq	sp, sp, lsl #2
    db6c:	tsteq	sp, sp, lsl #2
    db70:	tsteq	sp, sp, lsl #2
    db74:	tsteq	sp, sp, lsl #2
    db78:	tsteq	sp, sp, lsl #2
    db7c:	tsteq	sp, sp, lsl #2
    db80:	sbceq	r0, pc, sp, lsl #2
    db84:	tsteq	sp, sp, lsl #2
    db88:	smlabteq	sp, r1, r0, r0
    db8c:	tsteq	sp, sp, lsl #2
    db90:	tsteq	sp, sp, lsl #2
    db94:	tsteq	sp, r5, asr #32
    db98:	teqeq	sp, sl, asr #2
    db9c:	tsteq	sp, sp, lsl #2
    dba0:			; <UNDEFINED> instruction: 0x012f010d
    dba4:			; <UNDEFINED> instruction: 0x0121010d
    dba8:			; <UNDEFINED> instruction: 0xf7f54628
    dbac:	mcrrne	12, 6, lr, r7, cr10
    dbb0:			; <UNDEFINED> instruction: 0xf43f4604
    dbb4:			; <UNDEFINED> instruction: 0xf1a0ad2e
    dbb8:	blcs	d0e8d0 <pclose@plt+0xd0b2c0>
    dbbc:	svcge	0x0018f63f
    dbc0:			; <UNDEFINED> instruction: 0xf852a202
    dbc4:	ldrmi	r3, [sl], #-35	; 0xffffffdd
    dbc8:	svclt	0x00004710
    dbcc:	muleq	r0, pc, r2	; <UNPREDICTABLE>
    dbd0:			; <UNDEFINED> instruction: 0xfffffe25
    dbd4:			; <UNDEFINED> instruction: 0xfffffe25
    dbd8:			; <UNDEFINED> instruction: 0xfffffe25
    dbdc:			; <UNDEFINED> instruction: 0xfffffe25
    dbe0:			; <UNDEFINED> instruction: 0xfffffe25
    dbe4:			; <UNDEFINED> instruction: 0xfffffe25
    dbe8:			; <UNDEFINED> instruction: 0xfffffe25
    dbec:			; <UNDEFINED> instruction: 0xfffffe25
    dbf0:			; <UNDEFINED> instruction: 0xfffffe25
    dbf4:			; <UNDEFINED> instruction: 0xfffffe25
    dbf8:			; <UNDEFINED> instruction: 0xfffffe25
    dbfc:			; <UNDEFINED> instruction: 0xfffffe25
    dc00:			; <UNDEFINED> instruction: 0xfffffe25
    dc04:			; <UNDEFINED> instruction: 0xfffffe25
    dc08:			; <UNDEFINED> instruction: 0xfffffe25
    dc0c:			; <UNDEFINED> instruction: 0xfffffe25
    dc10:	strdeq	r0, [r0], -sp
    dc14:			; <UNDEFINED> instruction: 0xfffffe25
    dc18:			; <UNDEFINED> instruction: 0xfffffe25
    dc1c:			; <UNDEFINED> instruction: 0xfffffe25
    dc20:			; <UNDEFINED> instruction: 0xfffffe25
    dc24:			; <UNDEFINED> instruction: 0xfffffe25
    dc28:			; <UNDEFINED> instruction: 0xfffffe25
    dc2c:			; <UNDEFINED> instruction: 0xfffffe25
    dc30:			; <UNDEFINED> instruction: 0xfffffe25
    dc34:			; <UNDEFINED> instruction: 0xfffffe25
    dc38:			; <UNDEFINED> instruction: 0xfffffe25
    dc3c:			; <UNDEFINED> instruction: 0xfffffe25
    dc40:			; <UNDEFINED> instruction: 0xfffffe25
    dc44:			; <UNDEFINED> instruction: 0xfffffe25
    dc48:			; <UNDEFINED> instruction: 0xfffffe25
    dc4c:			; <UNDEFINED> instruction: 0x000002bd
    dc50:	ldrdeq	r0, [r0], -sp
    dc54:			; <UNDEFINED> instruction: 0xfffffe25
    dc58:			; <UNDEFINED> instruction: 0xfffffe25
    dc5c:	andeq	r0, r0, r1, lsl #5
    dc60:			; <UNDEFINED> instruction: 0xfffffe25
    dc64:			; <UNDEFINED> instruction: 0xfffffe25
    dc68:			; <UNDEFINED> instruction: 0xfffffe25
    dc6c:	andeq	r0, r0, r3, ror #4
    dc70:			; <UNDEFINED> instruction: 0xfffffe25
    dc74:			; <UNDEFINED> instruction: 0xfffffe25
    dc78:			; <UNDEFINED> instruction: 0xfffffe25
    dc7c:			; <UNDEFINED> instruction: 0xfffffe25
    dc80:			; <UNDEFINED> instruction: 0xfffffe25
    dc84:	andeq	r0, r0, r7, lsr #4
    dc88:			; <UNDEFINED> instruction: 0xfffffe25
    dc8c:			; <UNDEFINED> instruction: 0xfffffe25
    dc90:	andeq	r0, r0, r5, asr #4
    dc94:			; <UNDEFINED> instruction: 0xfffffe25
    dc98:			; <UNDEFINED> instruction: 0xfffffe25
    dc9c:	andeq	r0, r0, r9, lsl #4
    dca0:	svceq	0x0013f1ba
    dca4:	bicshi	pc, ip, r0, lsl #4
    dca8:	strtmi	r9, [r8], -r2, lsl #22
    dcac:	svclt	0x000c2b00
    dcb0:	vst2.8	{d18-d21}, [pc :64], fp
    dcb4:			; <UNDEFINED> instruction: 0xf84b7395
    dcb8:	ldrb	r3, [fp, #-42]!	; 0xffffffd6
    dcbc:	svceq	0x0013f1ba
    dcc0:	bicshi	pc, r5, r0, lsl #4
    dcc4:	strtmi	r9, [r8], -r2, lsl #22
    dcc8:	vqdmulh.s<illegal width 8>	d18, d0, d0
    dccc:	svclt	0x00081317
    dcd0:			; <UNDEFINED> instruction: 0xf84b2308
    dcd4:	strb	r3, [sp, #-42]!	; 0xffffffd6
    dcd8:	sbcslt	r4, pc, #40, 12	; 0x2800000
    dcdc:	bl	ff44bcb8 <pclose@plt+0xff4486a8>
    dce0:			; <UNDEFINED> instruction: 0xf43f1c41
    dce4:	andcs	sl, r1, #38400	; 0x9600
    dce8:			; <UNDEFINED> instruction: 0xf1a04614
    dcec:	blcs	1ce9b4 <pclose@plt+0x1cb3a4>
    dcf0:	rscshi	pc, r9, r0, asr #4
    dcf4:	andcs	r4, r1, #4, 12	; 0x400000
    dcf8:			; <UNDEFINED> instruction: 0xf0002f00
    dcfc:			; <UNDEFINED> instruction: 0xf1ba811e
    dd00:	vrecps.f32	d0, d0, d3
    dd04:	blls	ae1b0 <pclose@plt+0xaaba0>
    dd08:	vrhadd.s8	d11, d7, d11
    dd0c:			; <UNDEFINED> instruction: 0xf84b170f
    dd10:			; <UNDEFINED> instruction: 0xf10a702a
    dd14:	bcs	10520 <pclose@plt+0xcf10>
    dd18:	cfldrdge	mvd15, [r4, #-508]	; 0xfffffe04
    dd1c:	andls	r4, r2, #40, 12	; 0x2800000
    dd20:	bl	febcbcfc <pclose@plt+0xfebc86ec>
    dd24:	mcrrne	10, 0, r9, r3, cr2
    dd28:			; <UNDEFINED> instruction: 0xf43f4604
    dd2c:	stmdacs	sl, {r1, r4, r5, r6, sl, fp, sp, pc}
    dd30:	mvnhi	pc, r0, asr #32
    dd34:	strb	r9, [sl, #-514]	; 0xfffffdfe
    dd38:	svceq	0x0013f1ba
    dd3c:	cmnhi	fp, r0, lsl #4	; <UNPREDICTABLE>
    dd40:	svcvc	0x0087f5b2
    dd44:	svclt	0x00cc9902
    dd48:	movwcs	r2, #4864	; 0x1300
    dd4c:	svclt	0x00082900
    dd50:	blcs	16958 <pclose@plt+0x13348>
    dd54:	bicshi	pc, r1, r0, asr #32
    dd58:			; <UNDEFINED> instruction: 0xf84b4628
    dd5c:	str	r2, [r9, #-42]!	; 0xffffffd6
    dd60:	svceq	0x0013f1ba
    dd64:	cmphi	r9, r0, lsl #4	; <UNPREDICTABLE>
    dd68:	strtmi	r9, [r8], -r2, lsl #22
    dd6c:	svclt	0x000c2b00
    dd70:	vst2.8	{d18-d21}, [pc], r9
    dd74:			; <UNDEFINED> instruction: 0xf84b738c
    dd78:	ldr	r3, [fp, #-42]	; 0xffffffd6
    dd7c:	svceq	0x0013f1ba
    dd80:	msrhi	(UNDEF: 96), r0
    dd84:	strtmi	r9, [r8], -r2, lsl #22
    dd88:	svclt	0x000c2b00
    dd8c:	vst2.8	{d18-d21}, [pc]!
    dd90:			; <UNDEFINED> instruction: 0xf84b738e
    dd94:	str	r3, [sp, #-42]	; 0xffffffd6
    dd98:	svceq	0x0013f1ba
    dd9c:	cmphi	r9, r0, lsl #4	; <UNPREDICTABLE>
    dda0:	strtmi	r9, [r8], -r2, lsl #22
    dda4:	svclt	0x000c2b00
    dda8:	strbmi	r2, [r3], -sl, lsl #6
    ddac:	eorcc	pc, sl, fp, asr #16
    ddb0:	strtmi	lr, [r8], -r0, lsl #10
    ddb4:	bl	194bd90 <pclose@plt+0x1948780>
    ddb8:	stclne	6, cr4, [r0], #-16
    ddbc:	cfstrsge	mvf15, [r9], #-252	; 0xffffff04
    ddc0:			; <UNDEFINED> instruction: 0xf0402c0a
    ddc4:	movwcs	r8, #4519	; 0x11a7
    ddc8:			; <UNDEFINED> instruction: 0xf1ba9302
    ddcc:			; <UNDEFINED> instruction: 0xf43f0f00
    ddd0:	ldrbt	sl, [ip], #3163	; 0xc5b
    ddd4:	svceq	0x0013f1ba
    ddd8:	orrhi	pc, r1, r0, lsl #4
    dddc:	strtmi	r9, [r8], -r2, lsl #22
    dde0:	vqdmulh.s<illegal width 8>	d18, d0, d0
    dde4:	svclt	0x00082317
    dde8:	orrvc	pc, r4, #1325400064	; 0x4f000000
    ddec:	eorcc	pc, sl, fp, asr #16
    ddf0:			; <UNDEFINED> instruction: 0xf1bae4e0
    ddf4:	vrecps.f32	d0, d0, d3
    ddf8:	blls	ae3ac <pclose@plt+0xaad9c>
    ddfc:	blcs	1f6a4 <pclose@plt+0x1c094>
    de00:	movwcs	pc, #62016	; 0xf240	; <UNPREDICTABLE>
    de04:			; <UNDEFINED> instruction: 0xf44fbf08
    de08:			; <UNDEFINED> instruction: 0xf84b7380
    de0c:	ldrb	r3, [r1], #42	; 0x2a
    de10:	svceq	0x0013f1ba
    de14:	msrhi	(UNDEF: 106), r0
    de18:	strtmi	r9, [r8], -r2, lsl #22
    de1c:	vqdmulh.s<illegal width 8>	d18, d0, d0
    de20:	svclt	0x00082311
    de24:	orrvc	pc, r1, #1325400064	; 0x4f000000
    de28:	eorcc	pc, sl, fp, asr #16
    de2c:			; <UNDEFINED> instruction: 0xf1bae4c2
    de30:	vrecps.f32	d0, d0, d3
    de34:	blls	ae354 <pclose@plt+0xaad44>
    de38:	blcs	1f6e0 <pclose@plt+0x1c0d0>
    de3c:	movwne	pc, #4672	; 0x1240	; <UNPREDICTABLE>
    de40:			; <UNDEFINED> instruction: 0xf44fbf18
    de44:			; <UNDEFINED> instruction: 0xf84b7304
    de48:	ldrt	r3, [r3], #42	; 0x2a
    de4c:	svceq	0x0013f1ba
    de50:	tsthi	r4, r0, lsl #4	; <UNPREDICTABLE>
    de54:	strtmi	r9, [r8], -r2, lsl #22
    de58:	vqdmulh.s<illegal width 8>	d18, d0, d0
    de5c:	svclt	0x00082315
    de60:	orrvc	pc, r3, #1325400064	; 0x4f000000
    de64:	eorcc	pc, sl, fp, asr #16
    de68:			; <UNDEFINED> instruction: 0xf1bae4a4
    de6c:	vrecps.f32	d0, d0, d3
    de70:	blls	ae2e0 <pclose@plt+0xaacd0>
    de74:	blcs	1f71c <pclose@plt+0x1c10c>
    de78:	movwne	pc, #21056	; 0x5240	; <UNPREDICTABLE>
    de7c:			; <UNDEFINED> instruction: 0xf44fbf18
    de80:			; <UNDEFINED> instruction: 0xf84b7305
    de84:	ldr	r3, [r5], #42	; 0x2a
    de88:	svceq	0x0013f1ba
    de8c:	rscshi	pc, sp, r0, lsl #4
    de90:	vmla.i8	d25, d0, d2
    de94:	vcge.s8	d18, d0, d2
    de98:	strtmi	r1, [r8], -r3, lsl #4
    de9c:	svclt	0x00082900
    dea0:			; <UNDEFINED> instruction: 0xf84b4613
    dea4:	str	r3, [r5], #42	; 0x2a
    dea8:	svceq	0x0013f1ba
    deac:	mrshi	pc, R10_usr	; <UNPREDICTABLE>
    deb0:	vmla.i8	d25, d0, d2
    deb4:	vcge.s8	d18, d0, d6
    deb8:	strtmi	r1, [r8], -r7, lsl #4
    debc:	svclt	0x00082900
    dec0:			; <UNDEFINED> instruction: 0xf84b4613
    dec4:	ldrbt	r3, [r5], #-42	; 0xffffffd6
    dec8:	svceq	0x0013f1ba
    decc:	adchi	pc, ip, r0, lsl #4
    ded0:	strtmi	r9, [r8], -r2, lsl #22
    ded4:	vqdmulh.s<illegal width 8>	d18, d0, d0
    ded8:	svclt	0x00082313
    dedc:	orrvc	pc, r2, #1325400064	; 0x4f000000
    dee0:	eorcc	pc, sl, fp, asr #16
    dee4:	strcc	lr, [r1], #-1126	; 0xfffffb9a
    dee8:	sfmcs	f3, 1, [r3], {228}	; 0xe4
    deec:	bl	43f18 <pclose@plt+0x40908>
    def0:			; <UNDEFINED> instruction: 0xf1a707c7
    def4:			; <UNDEFINED> instruction: 0xf0070730
    def8:	strdle	r0, [r2, -pc]
    defc:	andcs	r4, r0, #4, 12	; 0x400000
    df00:			; <UNDEFINED> instruction: 0x4628e6fa
    df04:	b	fef4bee0 <pclose@plt+0xfef488d0>
    df08:			; <UNDEFINED> instruction: 0xf47f1c42
    df0c:			; <UNDEFINED> instruction: 0xf7ffaeee
    df10:	strtmi	fp, [r8], -r0, lsl #23
    df14:			; <UNDEFINED> instruction: 0xf7f59307
    df18:	mcrrne	10, 11, lr, r3, cr4
    df1c:	blge	1e8b020 <pclose@plt+0x1e87a10>
    df20:	ldreq	pc, [pc], #-16	; df28 <pclose@plt+0xa918>
    df24:			; <UNDEFINED> instruction: 0xf1bad052
    df28:	ldmdale	pc, {r0, r1, r4, r8, r9, sl, fp}^	; <UNPREDICTABLE>
    df2c:	blcs	34b3c <pclose@plt+0x3152c>
    df30:	cfldrsge	mvf15, [sp], #-252	; 0xffffff04
    df34:	strne	pc, [pc], #-516	; df3c <pclose@plt+0xa92c>
    df38:	stmibmi	lr, {r0, r3, r4, r5, sl, sp, lr, pc}
    df3c:	cdp	2, 1, cr2, cr8, cr5, {0}
    df40:	ldrbtmi	r8, [r9], #-2576	; 0xfffff5f0
    df44:	ldmdbvc	fp!, {r0, r1, r3, r4, r6, sl, sp, lr, pc}
    df48:			; <UNDEFINED> instruction: 0xf43f2b00
    df4c:			; <UNDEFINED> instruction: 0xf7ffabc0
    df50:	blmi	fe27ce4c <pclose@plt+0xfe27983c>
    df54:	str	r4, [r6, #-1147]!	; 0xfffffb85
    df58:	andcs	r4, r5, #136, 18	; 0x220000
    df5c:	bhi	4497c4 <pclose@plt+0x4461b4>
    df60:	strb	r4, [ip], #-1145	; 0xfffffb87
    df64:			; <UNDEFINED> instruction: 0xf7ff2400
    df68:	blls	3ccc4 <pclose@plt+0x396b4>
    df6c:	strtmi	r2, [r8], -r1, lsl #12
    df70:	cmple	r8, r0, lsl #22
    df74:	andsvs	r9, lr, r8, lsl #22
    df78:	b	fe0cbf54 <pclose@plt+0xfe0c8944>
    df7c:	strmi	r1, [r4], -r3, asr #24
    df80:	blge	18cb184 <pclose@plt+0x18c7b74>
    df84:	bllt	118bf88 <pclose@plt+0x1188978>
    df88:			; <UNDEFINED> instruction: 0xf10d4971
    df8c:			; <UNDEFINED> instruction: 0xf88b0b28
    df90:	ldrmi	r2, [r8], r0
    df94:	strmi	r9, [sl], -r7, lsl #16
    df98:			; <UNDEFINED> instruction: 0xf5009901
    df9c:			; <UNDEFINED> instruction: 0xf8cb7008
    dfa0:	stmpl	sl, {r2}
    dfa4:	strtmi	r9, [r6], -r0, lsl #12
    dfa8:			; <UNDEFINED> instruction: 0x46924654
    dfac:	andmi	pc, r0, r8, asr #17
    dfb0:			; <UNDEFINED> instruction: 0xf8da465a
    dfb4:	strcc	r0, [r1], #-0
    dfb8:			; <UNDEFINED> instruction: 0xf0004641
    dfbc:			; <UNDEFINED> instruction: 0x2c3afa2d
    dfc0:			; <UNDEFINED> instruction: 0x4634d1f4
    dfc4:	cdpls	3, 0, cr2, cr0, cr0, {0}
    dfc8:	ldrbt	r9, [r6], #-768	; 0xfffffd00
    dfcc:	strmi	r4, [r2], ip, ror #18
    dfd0:	strtmi	r2, [r0], -r5, lsl #4
    dfd4:			; <UNDEFINED> instruction: 0xf7f54479
    dfd8:			; <UNDEFINED> instruction: 0x4653e8f0
    dfdc:	strmi	r4, [r2], -r9, asr #12
    dfe0:	beq	449848 <pclose@plt+0x446238>
    dfe4:	blx	1bcbfe8 <pclose@plt+0x1bc89d8>
    dfe8:	bllt	54bfec <pclose@plt+0x5489dc>
    dfec:	andcs	r4, r5, #1654784	; 0x194000
    dff0:	bhi	449858 <pclose@plt+0x446248>
    dff4:	str	r4, [r2], #-1145	; 0xfffffb87
    dff8:	andcs	r4, r5, #1622016	; 0x18c000
    dffc:	bhi	449864 <pclose@plt+0x446254>
    e000:			; <UNDEFINED> instruction: 0xf7ff4479
    e004:	blls	27cffc <pclose@plt+0x2799ec>
    e008:			; <UNDEFINED> instruction: 0xf7f5601e
    e00c:	vmovne	s21, s22, lr, r7
    e010:			; <UNDEFINED> instruction: 0xf47f4604
    e014:			; <UNDEFINED> instruction: 0xf7ffab18
    e018:	ldmdbmi	ip, {r2, r3, r4, r5, r6, r7, r9, fp, ip, sp, pc}^
    e01c:	cdp	2, 1, cr2, cr8, cr5, {0}
    e020:	ldrbtmi	r8, [r9], #-2576	; 0xfffff5f0
    e024:	bllt	ffb0c028 <pclose@plt+0xffb08a18>
    e028:	andcs	r4, r5, #1458176	; 0x164000
    e02c:	bhi	449894 <pclose@plt+0x446284>
    e030:			; <UNDEFINED> instruction: 0xf7ff4479
    e034:	ldmdbmi	r7, {r2, r5, r6, r7, r8, r9, fp, ip, sp, pc}^
    e038:	cdp	2, 1, cr2, cr8, cr5, {0}
    e03c:	ldrbtmi	r8, [r9], #-2576	; 0xfffff5f0
    e040:	bllt	ff78c044 <pclose@plt+0xff788a34>
    e044:	andcs	r4, r5, #84, 18	; 0x150000
    e048:	bhi	4498b0 <pclose@plt+0x4462a0>
    e04c:			; <UNDEFINED> instruction: 0xf7ff4479
    e050:	ldmdbmi	r2, {r1, r2, r4, r6, r7, r8, r9, fp, ip, sp, pc}^
    e054:	cdp	2, 1, cr2, cr8, cr5, {0}
    e058:	ldrbtmi	r8, [r9], #-2576	; 0xfffff5f0
    e05c:	bllt	ff40c060 <pclose@plt+0xff408a50>
    e060:	andcs	r4, r5, #1294336	; 0x13c000
    e064:	bhi	4498cc <pclose@plt+0x4462bc>
    e068:			; <UNDEFINED> instruction: 0xf7ff4479
    e06c:	stmdbmi	sp, {r3, r6, r7, r8, r9, fp, ip, sp, pc}^
    e070:	cdp	2, 1, cr2, cr8, cr5, {0}
    e074:	ldrbtmi	r8, [r9], #-2576	; 0xfffff5f0
    e078:	bllt	ff08c07c <pclose@plt+0xff088a6c>
    e07c:	andcs	r4, r5, #1212416	; 0x128000
    e080:	bhi	4498e8 <pclose@plt+0x4462d8>
    e084:			; <UNDEFINED> instruction: 0xf7ff4479
    e088:	stmdbmi	r8, {r1, r3, r4, r5, r7, r8, r9, fp, ip, sp, pc}^
    e08c:	cdp	2, 1, cr2, cr8, cr5, {0}
    e090:	ldrbtmi	r8, [r9], #-2576	; 0xfffff5f0
    e094:	bllt	fed0c098 <pclose@plt+0xfed08a88>
    e098:	andcs	r4, r5, #1130496	; 0x114000
    e09c:	bhi	449904 <pclose@plt+0x4462f4>
    e0a0:			; <UNDEFINED> instruction: 0xf7ff4479
    e0a4:	stmdbmi	r3, {r2, r3, r5, r7, r8, r9, fp, ip, sp, pc}^
    e0a8:	cdp	2, 1, cr2, cr8, cr5, {0}
    e0ac:	ldrbtmi	r8, [r9], #-2576	; 0xfffff5f0
    e0b0:	bllt	fe98c0b4 <pclose@plt+0xfe988aa4>
    e0b4:	andcs	r4, r5, #64, 18	; 0x100000
    e0b8:	bhi	449920 <pclose@plt+0x446310>
    e0bc:			; <UNDEFINED> instruction: 0xf7ff4479
    e0c0:	ldmdbmi	lr!, {r1, r2, r3, r4, r7, r8, r9, fp, ip, sp, pc}
    e0c4:	cdp	2, 1, cr2, cr8, cr5, {0}
    e0c8:	ldrbtmi	r8, [r9], #-2576	; 0xfffff5f0
    e0cc:	bllt	fe60c0d0 <pclose@plt+0xfe608ac0>
    e0d0:	andcs	r4, r5, #966656	; 0xec000
    e0d4:	bhi	44993c <pclose@plt+0x44632c>
    e0d8:			; <UNDEFINED> instruction: 0xf7ff4479
    e0dc:	ldmdbmi	r9!, {r4, r7, r8, r9, fp, ip, sp, pc}
    e0e0:	cdp	2, 1, cr2, cr8, cr5, {0}
    e0e4:	ldrbtmi	r8, [r9], #-2576	; 0xfffff5f0
    e0e8:	bllt	fe28c0ec <pclose@plt+0xfe288adc>
    e0ec:	andcs	r4, r5, #884736	; 0xd8000
    e0f0:	bhi	449958 <pclose@plt+0x446348>
    e0f4:			; <UNDEFINED> instruction: 0xf7ff4479
    e0f8:	vqdmulh.s<illegal width 8>	d11, d18, d2
    e0fc:	strt	r1, [fp], -pc, lsl #4
    e100:	movwne	pc, #61952	; 0xf200	; <UNPREDICTABLE>
    e104:	ldrtmi	lr, [fp], -r5, lsl #9
    e108:	bllt	1fcc10c <pclose@plt+0x1fc8afc>
    e10c:	andls	r2, r2, #0, 4
    e110:	blt	feb8c114 <pclose@plt+0xfeb88b04>
    e114:	ldrb	r2, [sl, r1, lsl #4]!
    e118:	ldmda	r4, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    e11c:	ldrdeq	lr, [r2], -r2
    e120:	andeq	r0, r0, r0, ror #4
    e124:			; <UNDEFINED> instruction: 0x0002e6b2
    e128:	andeq	lr, r2, ip, asr #12
    e12c:	andeq	sl, r1, ip, lsl r2
    e130:			; <UNDEFINED> instruction: 0x0001a1be
    e134:	andeq	sl, r1, lr, lsl #3
    e138:	andeq	sl, r1, r6, asr #4
    e13c:	andeq	sl, r1, ip, asr r1
    e140:	andeq	r0, r0, r4, lsr r3
    e144:	andeq	sl, r1, r4, lsr r0
    e148:	andeq	r8, r1, r4, lsl r9
    e14c:	andeq	r9, r1, r4, ror #31
    e150:	andeq	r0, r0, r0, ror #5
    e154:			; <UNDEFINED> instruction: 0x000002b8
    e158:	muleq	r1, lr, lr
    e15c:	andeq	r0, r3, r0, ror r8
    e160:	andeq	r9, r1, r8, lsr pc
    e164:	andeq	r9, r1, r6, lsl #29
    e168:	muleq	r1, r2, lr
    e16c:	andeq	r9, r1, r0, asr #28
    e170:	andeq	r8, r1, r0, lsl #15
    e174:	andeq	r9, r1, lr, lsr r9
    e178:	andeq	r0, r3, r4, ror #6
    e17c:	andeq	r9, r1, r8, lsl #18
    e180:	ldrdeq	r9, [r1], -r0
    e184:	andeq	r9, r1, r4, ror r8
    e188:	andeq	r9, r1, r8, ror #16
    e18c:	andeq	r9, r1, r6, asr #16
    e190:	andeq	r9, r1, r8, lsr r8
    e194:	andeq	r9, r1, sl, lsr #16
    e198:	andeq	r9, r1, ip, lsl r8
    e19c:	andeq	r9, r1, lr, lsl #16
    e1a0:	andeq	r9, r1, r0, lsl #16
    e1a4:	strdeq	r9, [r1], -r2
    e1a8:	andeq	r9, r1, r4, ror #15
    e1ac:	ldrdeq	r9, [r1], -r6
    e1b0:	andeq	r9, r1, r8, asr #15
    e1b4:			; <UNDEFINED> instruction: 0x000197ba
    e1b8:	andeq	r9, r1, ip, lsr #15
    e1bc:	muleq	r1, lr, r7
    e1c0:	muleq	r1, r0, r7
    e1c4:	andeq	r9, r1, r2, lsl #15
    e1c8:	andeq	r9, r1, r4, ror r7
    e1cc:	vqrshl.s8	d27, d0, d1
    e1d0:			; <UNDEFINED> instruction: 0xf00d00f0
    e1d4:	movwcs	pc, #3607	; 0xe17	; <UNPREDICTABLE>
    e1d8:	vmin.s8	d20, d0, d10
    e1dc:	stfnes	f2, [r4, #-120]	; 0xffffff88
    e1e0:	eorscs	pc, r3, r0, lsl #16
    e1e4:	eorscs	pc, r3, r4, asr #16
    e1e8:	addmi	r3, fp, #67108864	; 0x4000000
    e1ec:	ldfltd	f5, [r0, #-992]	; 0xfffffc20
    e1f0:	svcmi	0x00f0e92d
    e1f4:	stmdavs	pc, {r0, r1, r7, ip, sp, pc}	; <UNPREDICTABLE>
    e1f8:	ldrsbtge	pc, [r0], #143	; 0x8f	; <UNPREDICTABLE>
    e1fc:	orrlt	r4, pc, #-100663296	; 0xfa000000
    e200:	streq	pc, [r8], #-257	; 0xfffffeff
    e204:	strmi	r4, [r0], fp, lsl #13
    e208:			; <UNDEFINED> instruction: 0x46064691
    e20c:			; <UNDEFINED> instruction: 0xf854e004
    e210:	teqlt	pc, #4, 24	; 0x400
    e214:	strcc	r6, [r4], #-2158	; 0xfffff792
    e218:	eorscc	pc, r7, r6, lsl r8	; <UNPREDICTABLE>
    e21c:	strbeq	lr, [r7, #2822]	; 0xb06
    e220:	blcs	7ae94 <pclose@plt+0x77884>
    e224:			; <UNDEFINED> instruction: 0xf854d0f3
    e228:	svccs	0x00007c04
    e22c:	blmi	c429fc <pclose@plt+0xc3f3ec>
    e230:	ldrdvc	pc, [r4], -r9
    e234:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    e238:	orrsvs	pc, r8, #12582912	; 0xc00000
    e23c:	svclt	0x0018429f
    e240:	andle	r2, r7, r0, lsl #30
    e244:	ldmdblt	r3, {r0, r1, r3, r4, r5, r7, fp, sp, lr}
    e248:	ldmdavs	fp, {r0, r5, sp, lr, pc}
    e24c:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, r7, r8, ip, sp, pc}^
    e250:			; <UNDEFINED> instruction: 0xd1fa4590
    e254:	muleq	r3, r9, r8
    e258:	stcvc	8, cr15, [r4], {84}	; 0x54
    e25c:	andeq	lr, r3, r5, lsl #17
    e260:	bicsle	r2, r8, r0, lsl #30
    e264:	pop	{r0, r1, ip, sp, pc}
    e268:	stmdavs	fp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}^
    e26c:	mvnsle	r2, r0, lsl #22
    e270:	stccc	8, cr15, [r4], {84}	; 0x54
    e274:	sbcsle	r2, sl, r0, lsl #22
    e278:	movweq	pc, #4175	; 0x104f	; <UNPREDICTABLE>
    e27c:			; <UNDEFINED> instruction: 0xf7ff702b
    e280:			; <UNDEFINED> instruction: 0xf854ffa5
    e284:	rsbvs	r7, r8, r4, lsl #24
    e288:	bicle	r2, r3, r0, lsl #30
    e28c:	andcs	lr, ip, pc, asr #15
    e290:	ldc2	0, cr15, [r8, #52]!	; 0x34
    e294:			; <UNDEFINED> instruction: 0xf8db68b9
    e298:	strmi	r2, [r3], -r0
    e29c:	stmdane	r0, {r6, r7, r8, fp, sp, lr, pc}
    e2a0:	ldrbmi	fp, [r9], -sl, lsl #6
    e2a4:			; <UNDEFINED> instruction: 0xf8512200
    e2a8:	ldrmi	r0, [r4], r4, lsl #30
    e2ac:	stmdacs	r0, {r0, r9, ip, sp}
    e2b0:			; <UNDEFINED> instruction: 0xf10cd1f9
    e2b4:	addseq	r0, r2, r2, lsl #4
    e2b8:	movwls	r4, #5648	; 0x1610
    e2bc:			; <UNDEFINED> instruction: 0xf00d9200
    e2c0:	blls	8d94c <pclose@plt+0x8a33c>
    e2c4:	bls	1fc30 <pclose@plt+0x1c620>
    e2c8:	addsvs	r9, r8, r0, lsl #6
    e2cc:	svc	0x003af7f4
    e2d0:	ldm	r9, {r8, r9, fp, ip, pc}
    e2d4:	adcsvs	r0, fp, r3
    e2d8:	stcvc	8, cr15, [r4], {84}	; 0x54
    e2dc:	andeq	lr, r3, r5, lsl #17
    e2e0:	orrsle	r2, r8, r0, lsl #30
    e2e4:	andcs	lr, r4, #49807360	; 0x2f80000
    e2e8:	svclt	0x0000e7e6
    e2ec:	andeq	sp, r2, ip, ror #20
    e2f0:	andeq	r0, r0, r4, lsr r3
    e2f4:	ldrbmi	lr, [r0, sp, lsr #18]!
    e2f8:	strmi	r4, [sp], -pc, lsl #12
    e2fc:	blmi	10a0808 <pclose@plt+0x109d1f8>
    e300:	ldrbtmi	fp, [r9], #-132	; 0xffffff7c
    e304:	ldrdls	pc, [r4, -pc]
    e308:			; <UNDEFINED> instruction: 0xf10d4616
    e30c:	stmiapl	fp, {r2, r9, fp}^
    e310:	andcs	r4, r0, #4, 12	; 0x400000
    e314:	ldmdavs	fp, {r0, r3, r4, r5, r6, r7, sl, lr}
    e318:			; <UNDEFINED> instruction: 0xf04f9303
    e31c:	bcs	ef24 <pclose@plt+0xb914>
    e320:	stcne	0, cr13, [r9, #-232]!	; 0xffffff18
    e324:	blne	ff2e83d4 <pclose@plt+0xff2e4dc4>
    e328:	bcs	1259c <pclose@plt+0xef8c>
    e32c:			; <UNDEFINED> instruction: 0x460dd03f
    e330:	addsmi	r2, lr, #268435456	; 0x10000000
    e334:	bcs	44708 <pclose@plt+0x410f8>
    e338:			; <UNDEFINED> instruction: 0xf8d4d162
    e33c:	blcs	1a6b4 <pclose@plt+0x170a4>
    e340:			; <UNDEFINED> instruction: 0xf894d054
    e344:	blcs	5a6ac <pclose@plt+0x5709c>
    e348:			; <UNDEFINED> instruction: 0xf8d4d11b
    e34c:			; <UNDEFINED> instruction: 0xf60400dc
    e350:			; <UNDEFINED> instruction: 0xf1000284
    e354:			; <UNDEFINED> instruction: 0xf6000308
    e358:	and	r0, r3, r8, ror r0
    e35c:	andcc	r3, r8, #8, 6	; 0x20000000
    e360:	mulle	lr, r8, r2
    e364:	stcne	8, cr15, [r4], {18}
    e368:	mvnsle	r2, r0, lsl #18
    e36c:	stmdbcs	r0, {r0, r3, r4, r6, fp, sp, lr}
    e370:			; <UNDEFINED> instruction: 0x7019d1f4
    e374:	ldmdavs	r1, {r3, r8, r9, ip, sp}
    e378:			; <UNDEFINED> instruction: 0xf8433208
    e37c:	addsmi	r1, r8, #4, 24	; 0x400
    e380:	bmi	902b48 <pclose@plt+0x8ff538>
    e384:	ldrbtmi	r4, [sl], #-2848	; 0xfffff4e0
    e388:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    e38c:	subsmi	r9, sl, r3, lsl #22
    e390:	andlt	sp, r4, r4, lsr r1
    e394:			; <UNDEFINED> instruction: 0x87f0e8bd
    e398:	stcne	6, cr4, [sp, #-164]	; 0xffffff5c
    e39c:	blne	ffae83cc <pclose@plt+0xffae4dbc>
    e3a0:	bcs	12614 <pclose@plt+0xf004>
    e3a4:	addsmi	sp, lr, #197	; 0xc5
    e3a8:	strmi	sp, [r8], sl, lsr #18
    e3ac:	addsmi	lr, lr, #48496640	; 0x2e40000
    e3b0:	stmdavs	fp!, {r1, r2, r5, r8, fp, ip, lr, pc}^
    e3b4:	andcs	pc, r4, sp, lsl #17
    e3b8:	stmdale	r4, {r2, r4, r5, r6, r8, r9, fp, sp}
    e3bc:			; <UNDEFINED> instruction: 0xf8594a15
    e3c0:	bl	963d0 <pclose@plt+0x92dc0>
    e3c4:			; <UNDEFINED> instruction: 0xf8d81203
    e3c8:	andls	r3, r2, #0
    e3cc:	ldrbmi	fp, [r2], -r3, lsr #2
    e3d0:	strtmi	r4, [r0], -r1, asr #12
    e3d4:			; <UNDEFINED> instruction: 0xff0cf7ff
    e3d8:	tsteq	r8, r5, lsl #2	; <UNPREDICTABLE>
    e3dc:	bl	fed95310 <pclose@plt+0xfed91d00>
    e3e0:	ldmle	sl, {r0, r1, r5, r7, r8, r9, sl, fp}^
    e3e4:	ldrsbcc	pc, [ip], #132	; 0x84	; <UNPREDICTABLE>
    e3e8:			; <UNDEFINED> instruction: 0xd1aa2b00
    e3ec:			; <UNDEFINED> instruction: 0xf8842301
    e3f0:			; <UNDEFINED> instruction: 0xf7ff30d8
    e3f4:			; <UNDEFINED> instruction: 0xf8c4feeb
    e3f8:	sbfx	r0, ip, #1, #3
    e3fc:	mcr	7, 7, pc, cr2, cr4, {7}	; <UNPREDICTABLE>
    e400:	stmia	r2!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    e404:	andeq	sp, r2, r6, ror #18
    e408:	andeq	r0, r0, r0, ror #4
    e40c:	andeq	sp, r2, r4, asr r9
    e410:	andeq	sp, r2, r2, ror #17
    e414:	andeq	r0, r0, r4, lsr r3
    e418:	stmdavs	fp, {r0, r4, r8, ip, sp, pc}
    e41c:	strbt	fp, [r7], r3, lsl #2
    e420:	svclt	0x00004770
    e424:	svcmi	0x00f0e92d
    e428:	stclmi	6, cr4, [r9, #-524]!	; 0xfffffdf4
    e42c:	stclmi	0, cr11, [r9], #-524	; 0xfffffdf4
    e430:	ldrbtmi	r4, [ip], #-1149	; 0xfffffb83
    e434:	blcs	284e8 <pclose@plt+0x24ed8>
    e438:	adcshi	pc, r3, r0
    e43c:	stmiapl	r3!, {r1, r2, r5, r6, r8, r9, fp, lr}^
    e440:	blcs	284b4 <pclose@plt+0x24ea4>
    e444:	mcrmi	0, 3, sp, cr5, cr10, {2}
    e448:	beq	fe6ca58c <pclose@plt+0xfe6c6f7c>
    e44c:	ldmibvc	r8!, {r0, r1, r2, r3, r6, sl, ip, sp, lr, pc}^
    e450:	vqshl.s8	q2, q15, q3
    e454:			; <UNDEFINED> instruction: 0xf60678dc
    e458:			; <UNDEFINED> instruction: 0xf1bb2644
    e45c:	subsle	r0, r9, r0, lsl #30
    e460:			; <UNDEFINED> instruction: 0xf00d4658
    e464:	ldmdbmi	lr, {r0, r1, r3, r4, r7, r8, sl, fp, ip, sp, lr, pc}^
    e468:	andls	r4, r1, r9, ror r4
    e46c:	mcr	7, 1, pc, cr8, cr4, {7}	; <UNPREDICTABLE>
    e470:	ldrmi	r9, [pc], -r1, lsl #22
    e474:	stmdacs	r0, {r0, r2, r9, sl, lr}
    e478:	addshi	pc, sl, r0
    e47c:	ldrdlt	pc, [r4, #-143]!	; 0xffffff71
    e480:			; <UNDEFINED> instruction: 0x46284639
    e484:			; <UNDEFINED> instruction: 0xf10b44fb
    e488:			; <UNDEFINED> instruction: 0xf10b0308
    e48c:			; <UNDEFINED> instruction: 0xf7ff020c
    e490:			; <UNDEFINED> instruction: 0x4638f871
    e494:	mcr	7, 2, pc, cr8, cr4, {7}	; <UNPREDICTABLE>
    e498:	ldrdcc	pc, [ip], -fp
    e49c:	rsbsle	r2, r5, r0, lsl #22
    e4a0:	ldrdcc	pc, [r8], -fp
    e4a4:	rsble	r2, r9, r0, lsl #22
    e4a8:	ldrbtmi	r4, [fp], #-2895	; 0xfffff4b1
    e4ac:			; <UNDEFINED> instruction: 0xf103681b
    e4b0:	ldrd	r0, [r5], -r0	; <UNPREDICTABLE>
    e4b4:	bcs	fe14c808 <pclose@plt+0xfe1491f8>
    e4b8:	movwcc	fp, #33170	; 0x8192
    e4bc:	mulsle	sl, r8, r2
    e4c0:	andcs	pc, ip, #13828096	; 0xd30000
    e4c4:	mvnsle	r2, r0, lsl #20
    e4c8:			; <UNDEFINED> instruction: 0xf8834948
    e4cc:	stmdapl	r2!, {r3, r9, sp}^
    e4d0:	addsvs	pc, r8, #8388608	; 0x800000
    e4d4:	andcs	pc, ip, #12779520	; 0xc30000
    e4d8:	bcs	fe14c82c <pclose@plt+0xfe14921c>
    e4dc:	mvnle	r2, r0, lsl #20
    e4e0:	movwcc	r4, #35138	; 0x8942
    e4e4:	bcs	1e4c6f8 <pclose@plt+0x1e490e8>
    e4e8:			; <UNDEFINED> instruction: 0xf5025862
    e4ec:			; <UNDEFINED> instruction: 0xf8c36298
    e4f0:	addsmi	r2, r8, #124, 20	; 0x7c000
    e4f4:	andlt	sp, r3, r4, ror #3
    e4f8:	svchi	0x00f0e8bd
    e4fc:	ldrsbthi	pc, [r0], #143	; 0x8f	; <UNPREDICTABLE>
    e500:	beq	fe0ca644 <pclose@plt+0xfe0c7034>
    e504:	ldmdbne	r5!, {r6, r9, ip, sp, lr, pc}^
    e508:			; <UNDEFINED> instruction: 0xf50844f8
    e50c:			; <UNDEFINED> instruction: 0xf1bb7602
    e510:			; <UNDEFINED> instruction: 0xd1a50f00
    e514:	ldrbtmi	r4, [r8], #-2103	; 0xfffff7c9
    e518:	mcr	7, 7, pc, cr8, cr4, {7}	; <UNPREDICTABLE>
    e51c:	bicslt	r4, r8, r7, lsl #12
    e520:	svc	0x0050f7f4
    e524:			; <UNDEFINED> instruction: 0xf00d300a
    e528:	ldrtmi	pc, [r9], -sp, ror #24	; <UNPREDICTABLE>
    e52c:			; <UNDEFINED> instruction: 0xf7f44605
    e530:	blmi	c89e28 <pclose@plt+0xc86818>
    e534:	cdpeq	0, 2, cr15, cr15, cr15, {2}
    e538:	ldrbtmi	r4, [fp], #-1583	; 0xfffff9d1
    e53c:	blne	109ff54 <pclose@plt+0x109c944>
    e540:	andcc	ip, r1, #3072	; 0xc00
    e544:	and	pc, r0, ip, lsl #17
    e548:			; <UNDEFINED> instruction: 0x0c02eb05
    e54c:	adcpl	r7, r8, fp, lsl r8
    e550:	andne	pc, r4, ip, asr #17
    e554:	andcc	pc, r8, ip, lsl #17
    e558:	ldrtmi	r4, [r8], -r8, lsr #18
    e55c:			; <UNDEFINED> instruction: 0xf7f44479
    e560:			; <UNDEFINED> instruction: 0x4605edb0
    e564:	orrle	r2, r9, r0, lsl #16
    e568:			; <UNDEFINED> instruction: 0xf7f44638
    e56c:	blmi	949cec <pclose@plt+0x9466dc>
    e570:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
    e574:	ldrtmi	r4, [r1], -sl, asr #12
    e578:	mrc2	7, 5, pc, cr12, cr15, {7}
    e57c:	ldrbmi	r4, [r2], -r1, lsr #22
    e580:	ldrbtmi	r4, [fp], #-1601	; 0xfffff9bf
    e584:			; <UNDEFINED> instruction: 0xf7ff6858
    e588:			; <UNDEFINED> instruction: 0xe78dfeb5
    e58c:	ldrdcc	pc, [r8], -fp
    e590:	ldrdeq	pc, [r0], -fp
    e594:	rscle	r2, sp, r0, lsl #22
    e598:	ldrtmi	r4, [r1], -sl, asr #12
    e59c:	mcr2	7, 5, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
    e5a0:			; <UNDEFINED> instruction: 0xf7ffe782
    e5a4:	eorvs	pc, r8, r3, lsl lr	; <UNPREDICTABLE>
    e5a8:	mrc2	7, 0, pc, cr0, cr15, {7}
    e5ac:	strb	r6, [r5, -r8, rrx]
    e5b0:			; <UNDEFINED> instruction: 0xf7f44618
    e5b4:	ldmdbmi	r4, {r1, r3, r4, r5, r7, r8, sl, fp, sp, lr, pc}
    e5b8:	strtmi	r2, [r8], -r5, lsl #4
    e5bc:			; <UNDEFINED> instruction: 0xf7f44479
    e5c0:			; <UNDEFINED> instruction: 0x4659edfc
    e5c4:	blx	fe94a5dc <pclose@plt+0xfe946fcc>
    e5c8:	ldrbtmi	r4, [fp], #-2832	; 0xfffff4f0
    e5cc:	bfi	r6, r8, #16, #2
    e5d0:	muleq	r2, r8, lr
    e5d4:	andeq	sp, r2, r6, lsr r8
    e5d8:	andeq	r0, r0, r8, lsl #6
    e5dc:	ldrdeq	sp, [r2], -r4
    e5e0:	andeq	sl, r1, r4, lsl #27
    e5e4:	andeq	pc, r2, r4, asr #28
    e5e8:	andeq	pc, r2, lr, lsl lr	; <UNPREDICTABLE>
    e5ec:	andeq	r0, r0, r4, lsr r3
    e5f0:	andeq	sp, r2, ip, lsl lr
    e5f4:	andeq	r9, r1, lr, lsr #9
    e5f8:	muleq	r1, r2, r4
    e5fc:	muleq	r1, r0, ip
    e600:	andeq	pc, r2, r8, asr sp	; <UNPREDICTABLE>
    e604:	andeq	pc, r2, r6, asr #26
    e608:	andeq	r9, r1, ip, lsl r4
    e60c:	strdeq	pc, [r2], -lr
    e610:	svcmi	0x00f0e92d
    e614:	mrrcmi	0, 9, fp, sl, cr9
    e618:	blmi	16a0028 <pclose@plt+0x169ca18>
    e61c:	ldrbtmi	r4, [ip], #-1642	; 0xfffff996
    e620:	ldrbmi	r2, [r1], -r3
    e624:	ldrdlt	pc, [r0, #-143]!	; 0xffffff71
    e628:	ldrbtmi	r5, [fp], #2275	; 0x8e3
    e62c:	tstls	r7, #1769472	; 0x1b0000
    e630:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    e634:	ldcl	7, cr15, [ip, #976]!	; 0x3d0
    e638:			; <UNDEFINED> instruction: 0xf0003001
    e63c:	blmi	14ee850 <pclose@plt+0x14eb240>
    e640:	ldmdavs	pc, {r0, r1, r3, r4, r5, r6, sl, lr}	; <UNPREDICTABLE>
    e644:	eorsle	r2, r4, r0, lsl #30
    e648:	strcs	r6, [r0], #-2141	; 0xfffff7a3
    e64c:	ldmib	sp, {r0, r1, r9, sl, fp, ip, pc}^
    e650:	vstrcc.16	s16, [r4, #-0]	; <UNPREDICTABLE>
    e654:	strcc	lr, [r1], #-2
    e658:	strhtle	r4, [sl], -ip
    e65c:	svcne	0x0004f855
    e660:	addsmi	r6, lr, #180224	; 0x2c000
    e664:	ldmib	r1, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}^
    e668:	ldrmi	r2, [r9, #770]	; 0x302
    e66c:	ldrmi	fp, [r0, #3848]	; 0xf08
    e670:	stmdblt	lr!, {r0, r4, r5, r6, r7, r8, ip, lr, pc}
    e674:	ldrbmi	r6, [r0], -r9, lsl #16
    e678:	stc	7, cr15, [r4, #-976]	; 0xfffffc30
    e67c:	mvnle	r2, r0, lsl #16
    e680:			; <UNDEFINED> instruction: 0xf85b4b43
    e684:	ldmdavs	fp, {r0, r1, ip, sp}
    e688:	stmdble	r4, {r0, r8, r9, fp, sp}
    e68c:	ldrbmi	r4, [r1], -r1, asr #16
    e690:			; <UNDEFINED> instruction: 0xf0044478
    e694:	bmi	104ce78 <pclose@plt+0x1049868>
    e698:	ldrbtmi	r4, [sl], #-2874	; 0xfffff4c6
    e69c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    e6a0:	subsmi	r9, sl, r7, lsl fp
    e6a4:	ldrbmi	sp, [r0], -r9, ror #2
    e6a8:	pop	{r0, r3, r4, ip, sp, pc}
    e6ac:			; <UNDEFINED> instruction: 0xf7f44ff0
    e6b0:	blmi	dfdb9c <pclose@plt+0xdfa58c>
    e6b4:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    e6b8:	blcs	6872c <pclose@plt+0x6511c>
    e6bc:	andscs	sp, r8, ip, lsr r8
    e6c0:			; <UNDEFINED> instruction: 0xf00d4d36
    e6c4:	ldmib	sp, {r0, r1, r2, r3, r4, r7, r8, r9, fp, ip, sp, lr, pc}^
    e6c8:	ldrbtmi	r2, [sp], #-768	; 0xfffffd00
    e6cc:	strmi	r6, [r4], -r9, lsr #16
    e6d0:	stmib	r4, {r0, r1, fp, ip, pc}^
    e6d4:	stmiavs	fp!, {r1, r8, r9, sp}
    e6d8:	stfnes	f6, [r8], {32}
    e6dc:			; <UNDEFINED> instruction: 0xf8c44298
    e6e0:	stmdavs	r8!, {sp, pc}^
    e6e4:	sfmmi	f5, 1, [lr, #-80]!	; 0xffffffb0
    e6e8:	orreq	lr, r1, #0, 22
    e6ec:	sfmne	f2, 2, [lr], {-0}
    e6f0:	eorvs	r4, lr, sp, ror r4
    e6f4:	eormi	pc, r1, r0, asr #16
    e6f8:	bmi	aa6868 <pclose@plt+0xaa3258>
    e6fc:	ldrbtmi	r4, [sl], #-2849	; 0xfffff4df
    e700:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    e704:	subsmi	r9, sl, r7, lsl fp
    e708:	andslt	sp, r9, r7, lsr r1
    e70c:	svchi	0x00f0e8bd
    e710:	movtlt	fp, #803	; 0x323
    e714:	subspl	pc, r4, #1342177284	; 0x50000004
    e718:	subspl	pc, r5, #268435468	; 0x1000000c
    e71c:	stmdale	sl!, {r0, r1, r4, r7, r9, lr}
    e720:	bl	95890 <pclose@plt+0x92280>
    e724:	addseq	r0, r9, r3, asr r3
    e728:	ldrbtmi	r4, [sp], #-3359	; 0xfffff2e1
    e72c:			; <UNDEFINED> instruction: 0xf00d60ab
    e730:	stmdavs	r9!, {r0, r2, r3, r7, r8, r9, fp, ip, sp, lr, pc}
    e734:	ldrb	r6, [r6, r8, rrx]
    e738:			; <UNDEFINED> instruction: 0x4651481c
    e73c:			; <UNDEFINED> instruction: 0xf0044478
    e740:	ldr	pc, [ip, r1, lsr #19]!
    e744:			; <UNDEFINED> instruction: 0xf85b4b12
    e748:	ldmdavs	fp, {r0, r1, ip, sp}
    e74c:	stmible	r2!, {r0, r8, r9, fp, sp}
    e750:			; <UNDEFINED> instruction: 0x46514817
    e754:			; <UNDEFINED> instruction: 0xf0044478
    e758:			; <UNDEFINED> instruction: 0xe79cf995
    e75c:			; <UNDEFINED> instruction: 0x21202308
    e760:	bicsle	r2, sp, r0, lsl #16
    e764:	svceq	0x009ae7e0
    e768:	andcs	fp, r1, #20, 30	; 0x50
    e76c:	addseq	r2, r9, r0, lsl #4
    e770:	bcs	4377c <pclose@plt+0x4016c>
    e774:			; <UNDEFINED> instruction: 0xf00dd0d8
    e778:			; <UNDEFINED> instruction: 0xf7f4fc1d
    e77c:	svclt	0x0000ed24
    e780:	andeq	sp, r2, sl, asr #12
    e784:	andeq	r0, r0, r0, ror #4
    e788:	andeq	sp, r2, lr, lsr r6
    e78c:	muleq	r2, r8, ip
    e790:	andeq	r0, r0, r8, asr r2
    e794:	muleq	r1, r4, r3
    e798:	andeq	sp, r2, lr, asr #11
    e79c:	andeq	pc, r2, lr, lsl #24
    e7a0:	andeq	pc, r2, r8, ror #23
    e7a4:	andeq	sp, r2, sl, ror #10
    e7a8:	andeq	pc, r2, lr, lsr #23
    e7ac:	andeq	r9, r1, r8, lsl r3
    e7b0:	andeq	r9, r1, r0, lsr #5
    e7b4:	blmi	8a1040 <pclose@plt+0x89da30>
    e7b8:	mvnsmi	lr, sp, lsr #18
    e7bc:	svcmi	0x0021447a
    e7c0:	ldmpl	r3, {r2, r7, ip, sp, pc}^
    e7c4:	ldmdavs	fp, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
    e7c8:			; <UNDEFINED> instruction: 0xf04f9303
    e7cc:	ldmdavs	fp!, {r8, r9}^
    e7d0:	ldmdavs	fp, {r0, r1, r5, r6, r8, r9, ip, sp, pc}
    e7d4:	ldmdavs	ip, {r0, r1, r3, r5, r6, r8, r9, ip, sp, pc}
    e7d8:	strbtmi	fp, [lr], -ip, lsr #6
    e7dc:	ldrdhi	pc, [r8], #-143	; 0xffffff71	; <UNPREDICTABLE>
    e7e0:	strcs	r4, [r4, #-1584]	; 0xfffff9d0
    e7e4:			; <UNDEFINED> instruction: 0xf7fc44f8
    e7e8:	and	pc, r8, r7, ror #20
    e7ec:	cmnlt	r3, fp, asr r9
    e7f0:	strcc	r6, [r4, #-2076]	; 0xfffff7e4
    e7f4:	teqcs	sl, ip, asr r1
    e7f8:			; <UNDEFINED> instruction: 0xf7fd4630
    e7fc:	strtmi	pc, [r2], -fp, asr #26
    e800:	ldrtmi	r4, [r0], -r1, asr #12
    e804:	stc2l	7, cr15, [lr, #-1012]!	; 0xfffffc0c
    e808:	blcs	289fc <pclose@plt+0x253ec>
    e80c:	stmdals	r0, {r1, r2, r3, r5, r6, r7, r8, ip, lr, pc}
    e810:	blmi	2e1050 <pclose@plt+0x2dda40>
    e814:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    e818:	blls	e8888 <pclose@plt+0xe5278>
    e81c:	qaddle	r4, sl, fp
    e820:	pop	{r2, ip, sp, pc}
    e824:	stmdami	sl, {r4, r5, r6, r7, r8, pc}
    e828:			; <UNDEFINED> instruction: 0xe7f14478
    e82c:	ldrbtmi	r4, [r8], #-2057	; 0xfffff7f7
    e830:	stmdami	r9, {r1, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    e834:			; <UNDEFINED> instruction: 0xe7eb4478
    e838:	stcl	7, cr15, [r4], {244}	; 0xf4
    e83c:	andeq	sp, r2, ip, lsr #9
    e840:	andeq	r0, r0, r0, ror #4
    e844:	andeq	pc, r2, r4, lsl fp	; <UNPREDICTABLE>
    e848:	andeq	r7, r1, r8, asr r2
    e84c:	andeq	sp, r2, r4, asr r4
    e850:	andeq	r9, r1, r4, asr #12
    e854:	andeq	r9, r1, lr, lsr r6
    e858:	andeq	r9, r1, r8, lsr r6
    e85c:	ldrbtmi	r4, [fp], #-2822	; 0xfffff4fa
    e860:	teqlt	fp, fp, asr r8
    e864:	mrrcne	8, 0, r6, r1, cr2
    e868:			; <UNDEFINED> instruction: 0xf8536001
    e86c:	tstlt	fp, r2, lsr #32
    e870:			; <UNDEFINED> instruction: 0x47706818
    e874:	ldrbmi	r2, [r0, -r0]!
    e878:	andeq	pc, r2, sl, ror sl	; <UNPREDICTABLE>
    e87c:	andcs	r4, r0, #6144	; 0x1800
    e880:	ldrbtmi	r6, [fp], #-2
    e884:			; <UNDEFINED> instruction: 0xb12b685b
    e888:	andcs	r6, r1, #1769472	; 0x1b0000
    e88c:	tstlt	fp, r2
    e890:			; <UNDEFINED> instruction: 0x47706818
    e894:	ldrbmi	r2, [r0, -r0]!
    e898:	andeq	pc, r2, r6, asr sl	; <UNPREDICTABLE>
    e89c:	mvnsmi	lr, sp, lsr #18
    e8a0:	stmdavs	pc, {r2, r9, sl, lr}	; <UNPREDICTABLE>
    e8a4:			; <UNDEFINED> instruction: 0x460eb318
    e8a8:	stc	7, cr15, [ip, #976]	; 0x3d0
    e8ac:	svclt	0x009842b8
    e8b0:	ldmdble	ip, {sl, sp}
    e8b4:	bl	12603c <pclose@plt+0x122a2c>
    e8b8:	bicslt	r0, r8, r7, lsl #16
    e8bc:	andsle	r2, sp, sl, lsr r8
    e8c0:	streq	pc, [r1], #-452	; 0xfffffe3c
    e8c4:	stmiane	r5!, {r0, r1, r6, r9, sl, lr}^
    e8c8:	svceq	0x0001f813
    e8cc:	svclt	0x0018283a
    e8d0:	mvnsle	r2, r0, lsl #16
    e8d4:			; <UNDEFINED> instruction: 0x1c781bef
    e8d8:	blx	fe54a914 <pclose@plt+0xfe547304>
    e8dc:	ldrtmi	r4, [sl], -r1, asr #12
    e8e0:	strmi	r3, [r4], -r1, lsl #10
    e8e4:	stcl	7, cr15, [r0, #976]	; 0x3d0
    e8e8:	eorsvs	r2, r5, r0, lsl #6
    e8ec:	strtmi	r5, [r0], -r3, ror #11
    e8f0:	ldrhhi	lr, [r0, #141]!	; 0x8d
    e8f4:	strtmi	r4, [r0], -r4, lsl #12
    e8f8:	ldrhhi	lr, [r0, #141]!	; 0x8d
    e8fc:	andcs	r4, r1, sp, lsr r6
    e900:	strb	r2, [r9, r0, lsl #14]!
    e904:	blmi	156125c <pclose@plt+0x155dc4c>
    e908:	push	{r1, r3, r4, r5, r6, sl, lr}
    e90c:			; <UNDEFINED> instruction: 0xb09d4ff0
    e910:			; <UNDEFINED> instruction: 0xf10d58d3
    e914:	vnmlsmi.f16	s1, s4, s16	; <UNPREDICTABLE>
    e918:	ldmdavs	fp, {r7, r9, sl, lr}
    e91c:			; <UNDEFINED> instruction: 0xf04f931b
    e920:	movwcs	r0, #768	; 0x300
    e924:	movwls	r4, #9342	; 0x247e
    e928:	ldrbtmi	r4, [fp], #-2894	; 0xfffff4b2
    e92c:	strbmi	r9, [r9], -r1, lsl #6
    e930:			; <UNDEFINED> instruction: 0xf7ff4640
    e934:			; <UNDEFINED> instruction: 0x4604ffb3
    e938:	eorsle	r2, pc, r0, lsl #16
    e93c:	ldrtmi	r4, [r0], -r1, lsr #12
    e940:	bl	fe84c918 <pclose@plt+0xfe849308>
    e944:	strtmi	r4, [r0], -r5, lsl #12
    e948:			; <UNDEFINED> instruction: 0xf7f4bb7d
    e94c:	ldrtmi	lr, [r0], -lr, ror #23
    e950:			; <UNDEFINED> instruction: 0xf7f49503
    e954:	svcge	0x0003eccc
    e958:	ldrtmi	r4, [r9], -r5, lsl #12
    e95c:			; <UNDEFINED> instruction: 0xf7ff4628
    e960:			; <UNDEFINED> instruction: 0x4604ff9d
    e964:	rscle	r2, r2, r0, lsl #16
    e968:	bicslt	r7, r3, r3, lsl #16
    e96c:	strmi	r2, [r2], -r0, lsl #6
    e970:	mul	r4, fp, r6
    e974:	svclt	0x0008292f
    e978:	bleq	cad8c <pclose@plt+0xc777c>
    e97c:			; <UNDEFINED> instruction: 0xf8124603
    e980:	mrrcne	15, 0, r1, r8, cr1
    e984:	mvnsle	r2, r0, lsl #18
    e988:	andcc	pc, fp, r4, lsl r8	; <UNPREDICTABLE>
    e98c:	andeq	lr, fp, #4, 22	; 0x1000
    e990:	blcc	bbae84 <pclose@plt+0xbb7874>
    e994:	ldmdavc	r3, {r3, r8, r9, sl, fp, ip, sp, pc}^
    e998:	svclt	0x00182b00
    e99c:	svceq	0x0000f1bb
    e9a0:			; <UNDEFINED> instruction: 0x4620d117
    e9a4:	bl	ff04c97c <pclose@plt+0xff04936c>
    e9a8:			; <UNDEFINED> instruction: 0xf7ffe7d7
    e9ac:			; <UNDEFINED> instruction: 0x4649fe31
    e9b0:			; <UNDEFINED> instruction: 0xf7ff4640
    e9b4:			; <UNDEFINED> instruction: 0x4604ff73
    e9b8:			; <UNDEFINED> instruction: 0xd1bf2800
    e9bc:	blmi	9e126c <pclose@plt+0x9ddc5c>
    e9c0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    e9c4:	blls	6e8a34 <pclose@plt+0x6e5424>
    e9c8:	qdaddle	r4, sl, r3
    e9cc:	pop	{r0, r2, r3, r4, ip, sp, pc}
    e9d0:			; <UNDEFINED> instruction: 0xf10b8ff0
    e9d4:	strtmi	r0, [r0], -fp, lsl #2
    e9d8:	blx	e4aa14 <pclose@plt+0xe47404>
    e9dc:	ldrdgt	pc, [r4], -sp
    e9e0:	andls	sl, r0, #4, 20	; 0x4000
    e9e4:	ldm	ip!, {r2, r9, sl, lr}
    e9e8:	bl	10e9fc <pclose@plt+0x10b3ec>
    e9ec:			; <UNDEFINED> instruction: 0xf8bc0a0b
    e9f0:			; <UNDEFINED> instruction: 0xf89ce000
    e9f4:			; <UNDEFINED> instruction: 0xf844c002
    e9f8:	andcs	r0, r3, fp
    e9fc:	andne	pc, r4, sl, asr #17
    ea00:			; <UNDEFINED> instruction: 0xf8aa4621
    ea04:			; <UNDEFINED> instruction: 0xf88ae008
    ea08:			; <UNDEFINED> instruction: 0xf7f4c00a
    ea0c:	bls	49a5c <pclose@plt+0x4644c>
    ea10:	stmdbls	r8, {r3, r5, r8, fp, ip, sp, pc}
    ea14:	cmnmi	r0, r1, lsl #8	; <UNPREDICTABLE>
    ea18:	svcmi	0x0080f5b1
    ea1c:			; <UNDEFINED> instruction: 0xf8dfd016
    ea20:	strtmi	ip, [r1], -ip, asr #32
    ea24:			; <UNDEFINED> instruction: 0xf8dc44fc
    ea28:			; <UNDEFINED> instruction: 0xf89c0000
    ea2c:			; <UNDEFINED> instruction: 0xf8cac004
    ea30:	andcs	r0, r3, r0
    ea34:	andgt	pc, r4, sl, lsl #17
    ea38:	bl	ffecca10 <pclose@plt+0xffec9400>
    ea3c:	lslsle	r2, r0, #16
    ea40:			; <UNDEFINED> instruction: 0xf4039b08
    ea44:			; <UNDEFINED> instruction: 0xf5b34370
    ea48:			; <UNDEFINED> instruction: 0xd1aa4f80
    ea4c:			; <UNDEFINED> instruction: 0xf7ff4620
    ea50:			; <UNDEFINED> instruction: 0xe782fddf
    ea54:	bl	fedcca2c <pclose@plt+0xfedc941c>
    ea58:	andeq	sp, r2, r0, ror #6
    ea5c:	andeq	r0, r0, r0, ror #4
    ea60:	andeq	r9, r1, r8, lsr #2
    ea64:	andeq	r9, r1, r2, asr #2
    ea68:	andeq	sp, r2, r8, lsr #5
    ea6c:	andeq	r8, r1, r0, lsr r2
    ea70:	ldrlt	r4, [r8, #-2073]!	; 0xfffff7e7
    ea74:			; <UNDEFINED> instruction: 0xf7f44478
    ea78:	ldcmi	12, cr14, [r8, #-232]	; 0xffffff18
    ea7c:	cmnlt	r8, sp, ror r4
    ea80:			; <UNDEFINED> instruction: 0xf7ff4604
    ea84:	blmi	5ce788 <pclose@plt+0x5cb178>
    ea88:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    ea8c:			; <UNDEFINED> instruction: 0x4620b1f3
    ea90:	ldc	7, cr15, [r8], {244}	; 0xf4
    ea94:	mcrne	1, 2, fp, cr3, cr8, {0}
    ea98:	bcs	ea5e28 <pclose@plt+0xea2818>
    ea9c:	ldclt	0, cr13, [r8, #-56]!	; 0xffffffc8
    eaa0:	stmiapl	fp!, {r0, r1, r2, r3, r8, r9, fp, lr}^
    eaa4:	ldmdblt	fp, {r0, r1, r3, r4, fp, sp, lr}
    eaa8:	ldrbtmi	r4, [r8], #-2062	; 0xfffff7f2
    eaac:			; <UNDEFINED> instruction: 0xff2af7ff
    eab0:	pop	{r0, r2, r3, fp, lr}
    eab4:	ldrbtmi	r4, [r8], #-56	; 0xffffffc8
    eab8:	svclt	0x0024f7ff
    eabc:	andcs	r4, r0, #720896	; 0xb0000
    eac0:	ldrbtmi	r5, [r8], #-1250	; 0xfffffb1e
    eac4:	ldrhtmi	lr, [r8], -sp
    eac8:	svclt	0x001cf7ff
    eacc:	ldrbtmi	r4, [r8], #-2056	; 0xfffff7f8
    ead0:			; <UNDEFINED> instruction: 0xff18f7ff
    ead4:	svclt	0x0000e7db
    ead8:	ldrdeq	r8, [r1], -r4
    eadc:	andeq	sp, r2, ip, ror #3
    eae0:	andeq	r0, r0, r4, lsl #7
    eae4:	andeq	r9, r1, r6, lsr #2
    eae8:	andeq	r8, r1, r2, asr #31
    eaec:			; <UNDEFINED> instruction: 0x00018fb6
    eaf0:	andeq	r9, r1, r2, lsl #2
    eaf4:	svcmi	0x00f8e92d
    eaf8:	blmi	b20500 <pclose@plt+0xb1cef0>
    eafc:	ldrbtmi	r4, [fp], #-2604	; 0xfffff5d4
    eb00:	ldmdavs	sp!, {r0, r1, r2, r3, r4, r7, fp, ip, lr}
    eb04:			; <UNDEFINED> instruction: 0xf04fb3dd
    eb08:	vpmax.s8	d16, d5, d0
    eb0c:			; <UNDEFINED> instruction: 0x46555954
    eb10:	ldmdbpl	r5, {r0, r6, r7, r9, ip, sp, lr, pc}^
    eb14:			; <UNDEFINED> instruction: 0x46d34656
    eb18:	stccs	0, cr14, [r0, #-92]	; 0xffffffa4
    eb1c:			; <UNDEFINED> instruction: 0x41b4f240
    eb20:	bne	b8b428 <pclose@plt+0xb87e18>
    eb24:			; <UNDEFINED> instruction: 0xf44fbf04
    eb28:			; <UNDEFINED> instruction: 0xf04f7148
    eb2c:	strtmi	r0, [r8], -r8, asr #21
    eb30:			; <UNDEFINED> instruction: 0xf98cf00d
    eb34:			; <UNDEFINED> instruction: 0xf8574605
    eb38:	bl	15a780 <pclose@plt+0x157170>
    eb3c:			; <UNDEFINED> instruction: 0xf8450386
    eb40:	strcc	r4, [r1], -r6, lsr #32
    eb44:	andlt	pc, r4, r3, asr #17
    eb48:	andscs	fp, ip, sl, asr #3
    eb4c:			; <UNDEFINED> instruction: 0xf95af00d
    eb50:	ldmdavs	r8!, {r2, r9, sl, lr}^
    eb54:	blx	8cab90 <pclose@plt+0x8c7580>
    eb58:	ldrmi	r1, [sl, #3251]	; 0xcb3
    eb5c:	bllt	89274 <pclose@plt+0x85c64>
    eb60:	stmiale	r8!, {r5, sp, lr}^
    eb64:	svceq	0x0000f1ba
    eb68:	ldrsblt	sp, [sp, r7]
    eb6c:	ldmdale	fp, {r1, r3, r6, r7, r8, sl, lr}
    eb70:	movweq	pc, #4362	; 0x110a	; <UNPREDICTABLE>
    eb74:	beq	16c9788 <pclose@plt+0x16c6178>
    eb78:	orreq	lr, sl, pc, asr #20
    eb7c:			; <UNDEFINED> instruction: 0x4629e7d7
    eb80:			; <UNDEFINED> instruction: 0xf7f94640
    eb84:	strmi	pc, [r4], -pc, lsr #24
    eb88:			; <UNDEFINED> instruction: 0xf7fb4628
    eb8c:	strtmi	pc, [r0], -r9, asr #27
    eb90:	svchi	0x00f8e8bd
    eb94:	orrsvc	lr, sl, #389120	; 0x5f000
    eb98:	movwcs	fp, #7956	; 0x1f14
    eb9c:	b	17d77a4 <pclose@plt+0x17d4194>
    eba0:	strle	r0, [r1], #-394	; 0xfffffe76
    eba4:	sbcle	r2, r2, r0, lsl #22
    eba8:	blx	14abe4 <pclose@plt+0x1475d4>
    ebac:	andeq	sp, r2, sl, ror #2
    ebb0:	andeq	r0, r0, r4, lsr r3
    ebb4:			; <UNDEFINED> instruction: 0x460db570
    ebb8:			; <UNDEFINED> instruction: 0x46044914
    ebbc:	andcs	r4, r5, #20, 28	; 0x140
    ebc0:	andcs	r4, r0, r9, ror r4
    ebc4:	b	ffe4cb9c <pclose@plt+0xffe4958c>
    ebc8:	ldrbtmi	r4, [lr], #-1569	; 0xfffff9df
    ebcc:			; <UNDEFINED> instruction: 0xff92f7ff
    ebd0:	stmdavc	r3, {r3, r4, r7, r8, ip, sp, pc}
    ebd4:	cmplt	r3, r4, lsl #12
    ebd8:	ldc2l	7, cr15, [r2, #-1012]!	; 0xfffffc0c
    ebdc:			; <UNDEFINED> instruction: 0xf7feb160
    ebe0:	strtmi	pc, [r1], -r3, asr #16
    ebe4:	stmdami	fp, {r1, r9, sl, lr}
    ebe8:			; <UNDEFINED> instruction: 0xf00c4478
    ebec:	strtmi	pc, [r0], -r5, lsr #19
    ebf0:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    ebf4:	blt	fe5ccbcc <pclose@plt+0xfe5c95bc>
    ebf8:	blmi	1fe1c0 <pclose@plt+0x1fabb0>
    ebfc:	ldmpl	r3!, {r0, r3, r5, r9, sl, lr}^
    ec00:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    ec04:			; <UNDEFINED> instruction: 0xf0046818
    ec08:	svclt	0x0000b88f
    ec0c:	andeq	r9, r1, r0, lsr #32
    ec10:	muleq	r2, lr, r0
    ec14:	andeq	r9, r1, ip
    ec18:	andeq	r0, r0, r4, ror #5
    ec1c:	blmi	1021520 <pclose@plt+0x101df10>
    ec20:	ldrblt	r4, [r0, #1146]!	; 0x47a
    ec24:	ldmpl	r3, {r0, r2, r7, ip, sp, pc}^
    ec28:	ldcmi	6, cr4, [lr, #-56]!	; 0xffffffc8
    ec2c:	bmi	fa0444 <pclose@plt+0xf9ce34>
    ec30:	movwls	r6, #14363	; 0x381b
    ec34:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    ec38:	blmi	f1fe34 <pclose@plt+0xf1c824>
    ec3c:	stmiapl	r9!, {r1, r3, r5, r7, fp, ip, lr}^
    ec40:			; <UNDEFINED> instruction: 0xf5016810
    ec44:			; <UNDEFINED> instruction: 0xf7fd61d4
    ec48:	stmdacs	r0, {r0, r4, r5, r6, r9, sl, fp, ip, sp, lr, pc}
    ec4c:	bmi	e42de4 <pclose@plt+0xe3f7d4>
    ec50:	ldmdavs	r2, {r1, r3, r5, r7, fp, ip, lr}
    ec54:	svclt	0x00082e01
    ec58:	suble	r2, ip, r0, lsl #20
    ec5c:			; <UNDEFINED> instruction: 0x46334a35
    ec60:	mrscs	r9, (UNDEF: 1)
    ec64:	stmdage	r2, {r1, r3, r4, r5, r6, sl, lr}
    ec68:	bl	eccc40 <pclose@plt+0xec9630>
    ec6c:	stmdals	r2, {r0, r5, r9, sl, lr}
    ec70:			; <UNDEFINED> instruction: 0xff40f7ff
    ec74:	stmdals	r2, {r2, r9, sl, lr}
    ec78:	b	15ccc50 <pclose@plt+0x15c9640>
    ec7c:	suble	r2, r2, r0, lsl #24
    ec80:	blcs	2cd14 <pclose@plt+0x29704>
    ec84:	bmi	b42d58 <pclose@plt+0xb3f748>
    ec88:	stmiapl	pc!, {r2, r3, r5, r8, r9, fp, lr}	; <UNPREDICTABLE>
    ec8c:	ldmdavs	sl!, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    ec90:	addsmi	r6, sl, #1769472	; 0x1b0000
    ec94:	stmdbmi	sl!, {r0, r1, r2, ip, lr, pc}
    ec98:	strtmi	r2, [r0], -sl, lsl #4
    ec9c:			; <UNDEFINED> instruction: 0xf7f44479
    eca0:	strmi	lr, [r5], -lr, lsl #25
    eca4:			; <UNDEFINED> instruction: 0x4620b1b8
    eca8:	stc2	7, cr15, [sl, #-1012]	; 0xfffffc0c
    ecac:	strtmi	r4, [r0], -r5, lsl #12
    ecb0:	b	eccc88 <pclose@plt+0xec9678>
    ecb4:	stmdavs	fp!, {r0, r2, r3, r5, r8, ip, sp, pc}
    ecb8:	ldmdavs	r8!, {r0, r1, r3, r4, r8, ip, sp, pc}
    ecbc:	andcs	r4, r0, #51380224	; 0x3100000
    ecc0:	bmi	820b28 <pclose@plt+0x81d518>
    ecc4:	ldrbtmi	r4, [sl], #-2838	; 0xfffff4ea
    ecc8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    eccc:	subsmi	r9, sl, r3, lsl #22
    ecd0:	andlt	sp, r5, r0, lsr #2
    ecd4:			; <UNDEFINED> instruction: 0x4620bdf0
    ecd8:	b	9cccb0 <pclose@plt+0x9c96a0>
    ecdc:	andcs	r4, r5, #425984	; 0x68000
    ece0:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    ece4:	b	1a4ccbc <pclose@plt+0x1a496ac>
    ece8:			; <UNDEFINED> instruction: 0xff12f003
    ecec:	strtmi	lr, [r0], -r9, ror #15
    ecf0:	b	6cccc8 <pclose@plt+0x6c96b8>
    ecf4:	bmi	588c90 <pclose@plt+0x585680>
    ecf8:	tstcs	r1, r3, lsl #12
    ecfc:	ldrbtmi	sl, [sl], #-2050	; 0xfffff7fe
    ed00:	b	ffbcccd8 <pclose@plt+0xffbc96c8>
    ed04:	blmi	348bd4 <pclose@plt+0x3455c4>
    ed08:	stmiapl	fp!, {r0, r4, r5, r9, sl, lr}^
    ed0c:			; <UNDEFINED> instruction: 0xf0046818
    ed10:	ldrb	pc, [r6, fp, lsl #16]	; <UNPREDICTABLE>
    ed14:	b	15cccec <pclose@plt+0x15c96dc>
    ed18:	mrrc	7, 15, pc, r6, cr4	; <UNPREDICTABLE>
    ed1c:	andeq	sp, r2, r8, asr #32
    ed20:	andeq	r0, r0, r0, ror #4
    ed24:	andeq	sp, r2, r0, lsr r0
    ed28:	andeq	r0, r0, r0, ror #5
    ed2c:	andeq	r0, r0, r4, lsr r3
    ed30:	muleq	r0, ip, r2
    ed34:	muleq	r1, r8, pc	; <UNPREDICTABLE>
    ed38:	andeq	r0, r0, r4, ror #5
    ed3c:	andeq	r0, r0, r4, lsr #4
    ed40:	andeq	r8, r1, ip, ror #30
    ed44:	andeq	ip, r2, r2, lsr #31
    ed48:	andeq	r8, r1, r2, lsr pc
    ed4c:	andeq	r8, r1, r6, lsl #30
    ed50:	blmi	de1630 <pclose@plt+0xdde020>
    ed54:	push	{r1, r3, r4, r5, r6, sl, lr}
    ed58:			; <UNDEFINED> instruction: 0xb09943f0
    ed5c:	mcrne	8, 2, r5, cr14, cr3, {6}
    ed60:			; <UNDEFINED> instruction: 0x460c4d34
    ed64:	ldmdavs	fp, {r2, r4, r5, r9, fp, lr}
    ed68:			; <UNDEFINED> instruction: 0xf04f9317
    ed6c:	ldrbtmi	r0, [sp], #-768	; 0xfffffd00
    ed70:	svclt	0x00184b32
    ed74:	stmiapl	sl!, {r0, r9, sl, sp}
    ed78:	ldmdavs	r3, {r0, r1, r2, r3, r5, r6, r7, fp, ip, lr}
    ed7c:	ldrdhi	pc, [r0], -r7
    ed80:	svclt	0x00182b00
    ed84:	teqlt	lr, #1048576	; 0x100000
    ed88:	mrrc2	0, 0, pc, ip, cr9	; <UNPREDICTABLE>
    ed8c:	stmiapl	fp!, {r2, r3, r5, r8, r9, fp, lr}^
    ed90:			; <UNDEFINED> instruction: 0xf7f66818
    ed94:	strbmi	pc, [r4, #-2905]	; 0xfffff4a7	; <UNPREDICTABLE>
    ed98:	andsle	r6, r4, ip, lsr r0
    ed9c:	strtmi	r4, [r1], -r9, lsr #22
    eda0:	stmdavs	r0!, {r2, r3, r5, r6, r7, fp, ip, lr}
    eda4:	blx	194cd86 <pclose@plt+0x1949776>
    eda8:	ldmdavs	r9!, {r5, fp, sp, lr}
    edac:	stc2	0, cr15, [lr, #44]!	; 0x2c
    edb0:	blmi	7e164c <pclose@plt+0x7de03c>
    edb4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    edb8:	blls	5e8e28 <pclose@plt+0x5e5818>
    edbc:	teqle	r3, sl, asr r0
    edc0:	pop	{r0, r3, r4, ip, sp, pc}
    edc4:	blmi	86fd8c <pclose@plt+0x86c77c>
    edc8:	stmiapl	fp!, {r0, r8, sp}^
    edcc:			; <UNDEFINED> instruction: 0xf00b6818
    edd0:			; <UNDEFINED> instruction: 0xf7f7f9d5
    edd4:	ubfx	pc, r9, #26, #12
    edd8:	andcs	r4, r5, #475136	; 0x74000
    eddc:	stcge	6, cr4, [r3], {48}	; 0x30
    ede0:			; <UNDEFINED> instruction: 0xf7f44479
    ede4:	subscs	lr, r0, #3833856	; 0x3a8000
    ede8:			; <UNDEFINED> instruction: 0xf8cd2101
    edec:	strmi	r8, [r3], -r0
    edf0:			; <UNDEFINED> instruction: 0xf7f44620
    edf4:	strtmi	lr, [r0], -r4, lsr #22
    edf8:	ldc2	7, cr15, [r8, #992]!	; 0x3e0
    edfc:	cmnlt	r0, r1, lsl #13
    ee00:	strbmi	r7, [r4], -r3, lsl #16
    ee04:			; <UNDEFINED> instruction: 0x4648b91b
    ee08:	stmib	lr, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    ee0c:			; <UNDEFINED> instruction: 0x4631e7bc
    ee10:			; <UNDEFINED> instruction: 0xf7f4220a
    ee14:	strmi	lr, [r4], -r4, asr #18
    ee18:	blmi	3c8df4 <pclose@plt+0x3c57e4>
    ee1c:	stmiapl	fp!, {r0, r8, sp}^
    ee20:			; <UNDEFINED> instruction: 0xf0036818
    ee24:	strb	pc, [r3, r1, lsl #31]	; <UNPREDICTABLE>
    ee28:	stmib	ip, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    ee2c:	andeq	ip, r2, r4, lsl pc
    ee30:	andeq	r0, r0, r0, ror #4
    ee34:	strdeq	ip, [r2], -sl
    ee38:	muleq	r0, ip, r2
    ee3c:	andeq	r0, r0, ip, asr #6
    ee40:	andeq	r0, r0, ip, lsl r3
    ee44:	andeq	r0, r0, r8, asr r3
    ee48:			; <UNDEFINED> instruction: 0x0002ceb4
    ee4c:	ldrdeq	r0, [r0], -ip
    ee50:	andeq	r8, r1, r0, ror #28
    ee54:	andeq	r0, r0, r4, ror #5
    ee58:	svcmi	0x00f0e92d
    ee5c:	stc	6, cr4, [sp, #-20]!	; 0xffffffec
    ee60:	strcs	r8, [r0, -r2, lsl #22]
    ee64:	blmi	fe5618bc <pclose@plt+0xfe55e2ac>
    ee68:			; <UNDEFINED> instruction: 0xf8df447a
    ee6c:	adclt	fp, r3, r4, asr r2
    ee70:			; <UNDEFINED> instruction: 0xf10d58d3
    ee74:	ldrbtmi	r0, [fp], #2384	; 0x950
    ee78:			; <UNDEFINED> instruction: 0x9321681b
    ee7c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    ee80:			; <UNDEFINED> instruction: 0xf7f4900f
    ee84:	strmi	lr, [r4], -r0, lsr #21
    ee88:			; <UNDEFINED> instruction: 0xf00c3001
    ee8c:	stmdbne	fp!, {r0, r1, r3, r4, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    ee90:			; <UNDEFINED> instruction: 0xf8c942ab
    ee94:	ldrls	r7, [r7, #-4]
    ee98:			; <UNDEFINED> instruction: 0xf88d9312
    ee9c:	ldrls	r7, [r4, -ip, asr #32]
    eea0:	subsvc	pc, r8, sp, lsl #17
    eea4:	svclt	0x00984682
    eea8:	vmax.s8	d20, d0, d5
    eeac:	bge	6af130 <pclose@plt+0x6abb20>
    eeb0:	ldrtmi	r9, [r8], pc, lsl #24
    eeb4:	cfmadd32	mvax0, mvfx4, mvfx8, mvfx5
    eeb8:			; <UNDEFINED> instruction: 0x26012a10
    eebc:	eor	r9, sl, sp
    eec0:	stmdavc	r2!, {r7, r8, fp, lr}
    eec4:	andne	pc, r1, fp, asr r8	; <UNPREDICTABLE>
    eec8:	andseq	pc, pc, r2
    eecc:			; <UNDEFINED> instruction: 0xf8510952
    eed0:	sbcmi	r2, r2, r2, lsr #32
    eed4:	ldrble	r0, [r0, #-2002]!	; 0xfffff82e
    eed8:	stmdavc	r3!, {r3, r4, r9, sl, ip, pc}
    eedc:			; <UNDEFINED> instruction: 0xf88d9c17
    eee0:			; <UNDEFINED> instruction: 0xf88d6064
    eee4:	tstls	sl, #88	; 0x58
    eee8:	stmdavc	r3!, {r0, r4, r9, sl, ip, pc}
    eeec:	mvnseq	pc, #3
    eef0:	teqle	pc, r8, lsl #22
    eef4:	tstcs	r1, sp, lsl #22
    eef8:	addsmi	r4, sp, #989855744	; 0x3b000000
    eefc:	blne	ffb7eb94 <pclose@plt+0xffb7b584>
    ef00:	andle	r4, r0, #144703488	; 0x8a00000
    ef04:	blls	4a0934 <pclose@plt+0x49d324>
    ef08:	ldrbmi	r4, [r7], -ip, lsl #8
    ef0c:	addsmi	r9, ip, #385875968	; 0x17000000
    ef10:	subshi	pc, r8, sp, lsl #17
    ef14:			; <UNDEFINED> instruction: 0xf89dd268
    ef18:	bcs	17050 <pclose@plt+0x13a40>
    ef1c:	blne	6c3264 <pclose@plt+0x6bfc54>
    ef20:	beq	44a788 <pclose@plt+0x447178>
    ef24:	strbmi	r4, [fp], -r1, lsr #12
    ef28:			; <UNDEFINED> instruction: 0xf862f00d
    ef2c:	svccc	0x00fff1b0
    ef30:	andsls	r4, r8, r2, lsl #13
    ef34:			; <UNDEFINED> instruction: 0xf110d050
    ef38:	ldcls	15, cr0, [r7], {2}
    ef3c:	stmdacs	r0, {r2, r3, r5, r6, ip, lr, pc}
    ef40:	addhi	pc, r1, r0, asr #32
    ef44:	stmdavc	r3!, {r3, r4, r9, sl, ip, pc}
    ef48:			; <UNDEFINED> instruction: 0xf0402b00
    ef4c:	blls	6af1fc <pclose@plt+0x6abbec>
    ef50:			; <UNDEFINED> instruction: 0xf0402b00
    ef54:			; <UNDEFINED> instruction: 0x4648809d
    ef58:	rsbvs	pc, r4, sp, lsl #17
    ef5c:	ldm	lr!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    ef60:	cmnle	sl, r0, lsl #16
    ef64:	subsvs	pc, r8, sp, lsl #17
    ef68:	stmdavc	r3!, {r0, r4, r9, sl, ip, pc}
    ef6c:	mvnseq	pc, #3
    ef70:	adcsle	r2, pc, r8, lsl #22
    ef74:	ldfeqp	f7, [r8], {13}
    ef78:	movwls	sl, #47889	; 0xbb11
    ef7c:	ldm	ip!, {r0, r1, r2, r3, r5, r6, r9, sl, lr}
    ef80:	strgt	r0, [pc, -pc]
    ef84:			; <UNDEFINED> instruction: 0x000fe8bc
    ef88:	blge	4c0bcc <pclose@plt+0x4bd5bc>
    ef8c:	muleq	r7, ip, r8
    ef90:	andeq	lr, r7, r7, lsl #17
    ef94:			; <UNDEFINED> instruction: 0xf7fbcb0f
    ef98:	stmdacs	r0, {r0, r2, r4, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}
    ef9c:	blmi	12c352c <pclose@plt+0x12bff1c>
    efa0:	ldrdge	pc, [r4], #-141	; 0xffffff73
    efa4:			; <UNDEFINED> instruction: 0xf85b9817
    efa8:	ldmdbls	r8, {r0, r1, ip, sp}
    efac:	ldmdblt	r3!, {r0, r1, r3, r4, fp, sp, lr}^
    efb0:	mlscc	r4, sp, r8, pc	; <UNPREDICTABLE>
    efb4:			; <UNDEFINED> instruction: 0x4604b95b
    efb8:	strbmi	lr, [r8], -r5, lsr #15
    efbc:			; <UNDEFINED> instruction: 0xf7f4930e
    efc0:	blls	3c9300 <pclose@plt+0x3c5cf0>
    efc4:	subsle	r2, sl, r0, lsl #16
    efc8:	subvs	pc, ip, sp, lsl #17
    efcc:	stmdavc	r3!, {r0, r1, r2, r5, r7, r8, r9, sl, sp, lr, pc}
    efd0:			; <UNDEFINED> instruction: 0xf8054604
    efd4:	ldr	r3, [r6, r1, lsl #22]
    efd8:			; <UNDEFINED> instruction: 0x96189c17
    efdc:	rsbhi	pc, r4, sp, lsl #17
    efe0:	subsvs	pc, r8, sp, lsl #17
    efe4:	usada8	r0, r1, r6, r9
    efe8:	ldrsbtge	pc, [r4], -sp	; <UNPREDICTABLE>
    efec:	stmdals	pc, {r8, r9, sp}	; <UNPREDICTABLE>
    eff0:	ldrbmi	r7, [r1], -fp, lsr #32
    eff4:	ldmdb	r6, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    eff8:	blmi	c218d0 <pclose@plt+0xc1e2c0>
    effc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    f000:	blls	869070 <pclose@plt+0x865a60>
    f004:	cmple	r5, sl, asr r0
    f008:	eorlt	r4, r3, r0, asr r6
    f00c:	blhi	ca308 <pclose@plt+0xc6cf8>
    f010:	svcmi	0x00f0e8bd
    f014:	stmlt	r6, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    f018:			; <UNDEFINED> instruction: 0xf88d9a12
    f01c:	bl	fe8af1b4 <pclose@plt+0xfe8abba4>
    f020:			; <UNDEFINED> instruction: 0xf8cd0a04
    f024:			; <UNDEFINED> instruction: 0xf1baa060
    f028:			; <UNDEFINED> instruction: 0xf88d0f01
    f02c:			; <UNDEFINED> instruction: 0xf8cd6058
    f030:			; <UNDEFINED> instruction: 0xf43fa044
    f034:	qsaxmi	sl, r1, sl
    f038:	ldrbmi	r4, [r2], -r8, lsr #12
    f03c:			; <UNDEFINED> instruction: 0xf7f44455
    f040:	ldrbmi	lr, [r1], -r2, lsl #17
    f044:			; <UNDEFINED> instruction: 0x4648e75f
    f048:	rsbvs	pc, r4, sp, lsl #17
    f04c:	stm	r6, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    f050:	rscle	r2, r8, r0, lsl #16
    f054:	subhi	pc, ip, sp, lsl #17
    f058:			; <UNDEFINED> instruction: 0xf04fe7e5
    f05c:			; <UNDEFINED> instruction: 0xf88d0a01
    f060:	strb	r8, [r0, ip, asr #32]!
    f064:	ldrdge	pc, [r4], #-141	; 0xffffff73
    f068:	strtmi	r4, [r8], -r1, lsr #12
    f06c:			; <UNDEFINED> instruction: 0x46524455
    f070:	stmda	r8!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    f074:			; <UNDEFINED> instruction: 0x46519c17
    f078:	rsbge	pc, r0, sp, asr #17
    f07c:	blmi	548d90 <pclose@plt+0x545780>
    f080:	ldmdbmi	r4, {r1, r2, r3, r7, r9, sp}
    f084:	ldrbtmi	r4, [fp], #-2068	; 0xfffff7ec
    f088:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    f08c:	b	fed4d064 <pclose@plt+0xfed49a54>
    f090:	adccs	r4, sl, #18432	; 0x4800
    f094:	ldmdami	r3, {r1, r4, r8, fp, lr}
    f098:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    f09c:			; <UNDEFINED> instruction: 0xf7f44478
    f0a0:	blmi	489b58 <pclose@plt+0x486548>
    f0a4:	ldmdbmi	r1, {r0, r3, r5, r7, r9, sp}
    f0a8:	ldrbtmi	r4, [fp], #-2065	; 0xfffff7ef
    f0ac:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    f0b0:	b	fe8cd088 <pclose@plt+0xfe8c9a78>
    f0b4:	stm	r6, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    f0b8:	andeq	ip, r2, r0, lsl #28
    f0bc:	andeq	r0, r0, r0, ror #4
    f0c0:	strdeq	ip, [r2], -r2
    f0c4:	andeq	r0, r0, ip, asr #4
    f0c8:	andeq	r0, r0, r8, asr #6
    f0cc:	andeq	ip, r2, ip, ror #24
    f0d0:	andeq	r8, r1, r2, lsl ip
    f0d4:	andeq	r6, r1, r4, lsl r8
    f0d8:	andeq	r6, r1, r2, asr #16
    f0dc:	andeq	r8, r1, r0, lsl #24
    f0e0:	andeq	r6, r1, r2, lsl #16
    f0e4:	andeq	r6, r1, r8, lsl r8
    f0e8:	andeq	r8, r1, lr, ror #23
    f0ec:	strdeq	r6, [r1], -r0
    f0f0:	andeq	r6, r1, r6, lsr r8
    f0f4:	blmi	1ca1ac0 <pclose@plt+0x1c9e4b0>
    f0f8:	push	{r1, r3, r4, r5, r6, sl, lr}
    f0fc:	strdlt	r4, [r8], r0	; <UNPREDICTABLE>
    f100:	stmdage	r5, {r0, r1, r4, r6, r7, fp, ip, lr}
    f104:	cdpmi	4, 6, cr2, cr15, cr0, {0}
    f108:			; <UNDEFINED> instruction: 0x9327681b
    f10c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    f110:			; <UNDEFINED> instruction: 0xf7f49402
    f114:	ldrbtmi	lr, [lr], #-2542	; 0xfffff612
    f118:	b	3cd0f0 <pclose@plt+0x3c9ae0>
    f11c:	rsbsle	r1, r5, r3, asr #24
    f120:	stmdacs	r0, {r0, r2, r9, sl, lr}
    f124:	stmdals	r6, {r1, r2, r3, r4, r5, r6, ip, lr, pc}
    f128:	b	154d100 <pclose@plt+0x1549af0>
    f12c:			; <UNDEFINED> instruction: 0x8014f8dd
    f130:	stmdbge	r6!, {r1, r2, r8, r9, fp, sp, pc}
    f134:	andcs	r4, pc, r2, lsr #12
    f138:	andls	r9, r3, r4, lsl #8
    f13c:	svccs	0x0004f843
    f140:	mvnsle	r4, fp, lsl #5
    f144:	strcs	r4, [r1], #-1600	; 0xfffff9c0
    f148:	stmda	lr, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    f14c:			; <UNDEFINED> instruction: 0xf1d8aa28
    f150:			; <UNDEFINED> instruction: 0xf0030300
    f154:	bl	8fdd8 <pclose@plt+0x8c7c8>
    f158:			; <UNDEFINED> instruction: 0xf0080080
    f15c:	svclt	0x0058021f
    f160:	movwcs	r4, #602	; 0x25a
    f164:	stcne	8, cr15, [r4], {80}	; 0x50
    f168:			; <UNDEFINED> instruction: 0x461a4094
    f16c:	stmdbge	r3, {r2, r3, r8, r9, lr}
    f170:	stmdbge	r7, {r8, ip, pc}
    f174:	stcmi	8, cr15, [r4], {64}	; 0x40
    f178:	andeq	pc, r1, r8, lsl #2
    f17c:	stmda	r8, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    f180:	stmdacs	r1, {r0, ip, sp}
    f184:			; <UNDEFINED> instruction: 0x2600d978
    f188:			; <UNDEFINED> instruction: 0x46374634
    f18c:	vmin.s8	d4, d23, d17
    f190:	adcsmi	r3, r5, #1069547520	; 0x3fc00000
    f194:	ldrtmi	fp, [r2], r8, lsr #31
    f198:			; <UNDEFINED> instruction: 0xf50adb10
    f19c:	strtmi	r6, [r0], -r0, lsl #21
    f1a0:			; <UNDEFINED> instruction: 0xf00c4651
    f1a4:	strmi	pc, [sl, #3667]!	; 0xe53
    f1a8:	ldclle	6, cr4, [r6, #16]!
    f1ac:			; <UNDEFINED> instruction: 0xf5061bad
    f1b0:	vld1.32	{d6-d8}, [r5], r0
    f1b4:			; <UNDEFINED> instruction: 0xf025757f
    f1b8:	strtmi	r0, [lr], #-1283	; 0xfffffafd
    f1bc:	vmla.i8	<illegal reg q8.5>, q8, <illegal reg q8.5>
    f1c0:			; <UNDEFINED> instruction: 0x464032ff
    f1c4:	andls	pc, r7, r4, lsl #16
    f1c8:	svc	0x0080f7f3
    f1cc:	blle	d91d4 <pclose@plt+0xd5bc4>
    f1d0:			; <UNDEFINED> instruction: 0xf8044407
    f1d4:	bicsle	r9, sl, r7
    f1d8:	rsble	r2, r5, r0, lsl #24
    f1dc:	blcs	2d270 <pclose@plt+0x29c60>
    f1e0:	stmdals	r5, {r0, r1, r2, r4, r6, ip, lr, pc}
    f1e4:			; <UNDEFINED> instruction: 0xf7f42503
    f1e8:	stmdage	r2, {r1, r2, r4, r5, r6, r7, r8, fp, sp, lr, pc}
    f1ec:	stmda	r2, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    f1f0:	tstcs	sl, r0, lsr #12
    f1f4:	stmia	ip!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    f1f8:	stmdacs	r0, {r0, r1, r9, sl, lr}
    f1fc:	stccc	0, cr13, [r1, #-272]	; 0xfffffef0
    f200:	andeq	pc, r1, r0, lsl #2
    f204:			; <UNDEFINED> instruction: 0x4620d1f5
    f208:	mcr2	7, 1, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
    f20c:	blmi	b21acc <pclose@plt+0xb1e4bc>
    f210:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    f214:	blls	9e9284 <pclose@plt+0x9e5c74>
    f218:	qdaddle	r4, sl, ip
    f21c:	eorlt	r4, r8, r0, lsr #12
    f220:			; <UNDEFINED> instruction: 0x87f0e8bd
    f224:			; <UNDEFINED> instruction: 0xf7f49805
    f228:	blmi	a49988 <pclose@plt+0xa46378>
    f22c:	stmdbmi	r9!, {r3, r5, sl, fp, lr}
    f230:	ldrbtmi	r5, [ip], #-2291	; 0xfffff70d
    f234:			; <UNDEFINED> instruction: 0x46204479
    f238:			; <UNDEFINED> instruction: 0xf7f4681a
    f23c:	blmi	9c992c <pclose@plt+0x9c631c>
    f240:	strtmi	r4, [r0], -r6, lsr #18
    f244:	ldrbtmi	r5, [r9], #-2291	; 0xfffff70d
    f248:			; <UNDEFINED> instruction: 0xf7f4681a
    f24c:	blmi	94991c <pclose@plt+0x94630c>
    f250:	ldmpl	r3!, {r1, r2, sl, fp, ip, pc}^
    f254:			; <UNDEFINED> instruction: 0xf7f46818
    f258:	strmi	lr, [r1], -r8, lsr #18
    f25c:			; <UNDEFINED> instruction: 0xf7f34620
    f260:	stmdbmi	r0!, {r3, r4, r5, r7, r8, r9, sl, fp, sp, lr, pc}
    f264:	stmdavs	r8, {r0, r3, r4, r5, r6, sl, lr}
    f268:	ldm	lr!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    f26c:			; <UNDEFINED> instruction: 0xf7f49806
    f270:			; <UNDEFINED> instruction: 0x4628e9b2
    f274:	ldm	sl, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    f278:	strcs	r9, [r0], #-2053	; 0xfffff7fb
    f27c:	stmib	sl!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    f280:			; <UNDEFINED> instruction: 0xf7f3a802
    f284:			; <UNDEFINED> instruction: 0xe7c1efb8
    f288:	ldrmi	r4, [ip], -r0, lsr #12
    f28c:	svc	0x004cf7f3
    f290:			; <UNDEFINED> instruction: 0x4620e7bc
    f294:			; <UNDEFINED> instruction: 0xf7f3461c
    f298:	stmdals	r5, {r3, r6, r8, r9, sl, fp, sp, lr, pc}
    f29c:	ldmib	sl, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    f2a0:			; <UNDEFINED> instruction: 0xf7f3a802
    f2a4:	ldr	lr, [r1, r8, lsr #31]!
    f2a8:			; <UNDEFINED> instruction: 0xf7f49805
    f2ac:	stmdage	r2, {r2, r4, r7, r8, fp, sp, lr, pc}
    f2b0:	svc	0x00a0f7f3
    f2b4:			; <UNDEFINED> instruction: 0xf7f3e7aa
    f2b8:	svclt	0x0000ef86
    f2bc:	andeq	ip, r2, r0, ror fp
    f2c0:	andeq	r0, r0, r0, ror #4
    f2c4:	andeq	ip, r2, r2, asr fp
    f2c8:	andeq	ip, r2, r8, asr sl
    f2cc:	andeq	r0, r0, r4, lsr #5
    f2d0:	andeq	r8, r1, sl, lsr #20
    f2d4:	andeq	r6, r1, ip, ror #31
    f2d8:	andeq	r0, r0, ip, ror #5
    f2dc:	andeq	r9, r1, r6, lsr #31
    f2e0:	andeq	r0, r0, r4, lsr #6
    f2e4:	andeq	pc, r2, r0, lsl #1
    f2e8:	svcmi	0x00f0e92d
    f2ec:	stc	6, cr4, [sp, #-24]!	; 0xffffffe8
    f2f0:			; <UNDEFINED> instruction: 0xf8df8b02
    f2f4:			; <UNDEFINED> instruction: 0xf8df15dc
    f2f8:	ldrbtmi	r2, [r9], #-1500	; 0xfffffa24
    f2fc:	ldrbcc	pc, [r8, #2271]	; 0x8df	; <UNPREDICTABLE>
    f300:	stmpl	sl, {r0, r5, r7, ip, sp, pc}
    f304:	ldmdavs	r2, {r0, r1, r3, r4, r5, r6, sl, lr}
    f308:			; <UNDEFINED> instruction: 0xf04f921f
    f30c:	ldmdbvs	sl, {r9}
    f310:	eorle	r2, pc, r0, lsl #20
    f314:	stmdavs	ip!, {r0, r2, r3, r4, r6, r8, fp, sp, lr}
    f318:	eor	fp, fp, ip, lsl r9
    f31c:	svcmi	0x0004f855
    f320:	stmiavs	r0!, {r2, r6, r8, r9, ip, sp, pc}
    f324:			; <UNDEFINED> instruction: 0xf7f34631
    f328:	stmdacs	r0, {r1, r2, r3, r5, r7, r9, sl, fp, sp, lr, pc}
    f32c:			; <UNDEFINED> instruction: 0xf8d4d1f6
    f330:			; <UNDEFINED> instruction: 0xf1b8800c
    f334:	subsle	r0, lr, r0, lsl #30
    f338:			; <UNDEFINED> instruction: 0xf00c2034
    f33c:	strmi	pc, [r0], r3, ror #26
    f340:	strbmi	ip, [r5], -pc, lsl #24
    f344:	cfstr32gt	mvfx12, [pc], {15}
    f348:	cfstr32gt	mvfx12, [pc], {15}
    f34c:	stmdavs	r3!, {r0, r1, r2, r3, r8, sl, lr, pc}
    f350:			; <UNDEFINED> instruction: 0xf8df602b
    f354:			; <UNDEFINED> instruction: 0xf8df2588
    f358:	ldrbtmi	r3, [sl], #-1404	; 0xfffffa84
    f35c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    f360:	subsmi	r9, sl, pc, lsl fp
    f364:	adcshi	pc, r1, #64	; 0x40
    f368:	eorlt	r4, r1, r0, asr #12
    f36c:	blhi	ca668 <pclose@plt+0xc7058>
    f370:	svchi	0x00f0e8bd
    f374:	stc2	0, cr15, [r2, #-4]!
    f378:	strbcc	pc, [r4, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    f37c:			; <UNDEFINED> instruction: 0x4604447b
    f380:	eorvs	r4, r3, r0, lsr r6
    f384:	cdp2	0, 0, cr15, cr10, cr12, {0}
    f388:	ldrbne	pc, [r8, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    f38c:	ldrbtmi	r6, [r9], #-2531	; 0xfffff61d
    f390:			; <UNDEFINED> instruction: 0x1c95690a
    f394:			; <UNDEFINED> instruction: 0xf04360a0
    f398:	stmibvs	fp, {r0, r6}
    f39c:	addsmi	r6, sp, #224, 2	; 0x38
    f3a0:	tstle	r8, #72, 18	; 0x120000
    f3a4:			; <UNDEFINED> instruction: 0xf0002b00
    f3a8:	stmdacs	r0, {r1, r2, r3, r5, r7, r8, pc}
    f3ac:	rsbhi	pc, r4, #0
    f3b0:	subspl	pc, r4, #1342177284	; 0x50000004
    f3b4:	subspl	pc, r5, #268435468	; 0x1000000c
    f3b8:	vqsub.s8	d4, d16, d3
    f3bc:	lfmne	f0, 3, [sl], {102}	; 0x66
    f3c0:	cmpeq	r3, #2048	; 0x800
    f3c4:			; <UNDEFINED> instruction: 0xf8df0099
    f3c8:	ldrbtmi	r5, [sp], #-1312	; 0xfffffae0
    f3cc:			; <UNDEFINED> instruction: 0xf00c61ab
    f3d0:	stmdbvs	sl!, {r0, r2, r3, r4, r5, r8, sl, fp, ip, sp, lr, pc}
    f3d4:			; <UNDEFINED> instruction: 0xf8df6168
    f3d8:	bl	24830 <pclose@plt+0x21220>
    f3dc:			; <UNDEFINED> instruction: 0xf8d40382
    f3e0:	mrrcne	0, 0, r8, r7, cr12
    f3e4:	tstcs	r0, sp, ror r4
    f3e8:			; <UNDEFINED> instruction: 0xf840612f
    f3ec:	subsvs	r4, r9, r2, lsr #32
    f3f0:	svceq	0x0000f1b8
    f3f4:			; <UNDEFINED> instruction: 0xf8dfd1a0
    f3f8:	ldrbtmi	r5, [sp], #-1272	; 0xfffffb08
    f3fc:	blcs	294b0 <pclose@plt+0x25ea0>
    f400:	bicshi	pc, r5, r0
    f404:	strbtcc	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    f408:	ldmibvs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}^
    f40c:			; <UNDEFINED> instruction: 0xf7f3b108
    f410:			; <UNDEFINED> instruction: 0xf8dfee8c
    f414:	ldrbtmi	r3, [fp], #-1252	; 0xfffffb1c
    f418:	tstlt	r8, r8, lsl sl
    f41c:	mcr	7, 4, pc, cr4, cr3, {7}	; <UNPREDICTABLE>
    f420:	movwcs	r7, #2097	; 0x831
    f424:	ldrbcs	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    f428:	streq	pc, [r8, #-433]!	; 0xfffffe4f
    f42c:	svclt	0x0018447a
    f430:	addsmi	r2, r9, #4194304	; 0x400000
    f434:	ldrmi	fp, [sp], -r8, lsl #30
    f438:	movwcc	lr, #31170	; 0x79c2
    f43c:			; <UNDEFINED> instruction: 0xf0002d00
    f440:	lfmne	f0, 3, [r1], #-92	; 0xffffffa4
    f444:	mrrcne	8, 0, r7, sp, cr8
    f448:			; <UNDEFINED> instruction: 0x460f461a
    f44c:	svclt	0x00182800
    f450:			; <UNDEFINED> instruction: 0xf1012828
    f454:	strtmi	r0, [fp], -r1, lsl #2
    f458:			; <UNDEFINED> instruction: 0xf102d1f4
    f45c:	strbmi	r0, [fp], -r2, lsl #18
    f460:	movwls	r4, #1560	; 0x618
    f464:	stc2l	0, cr15, [lr], {12}
    f468:	ldrlt	pc, [r4], #2271	; 0x8df
    f46c:	ldrtmi	r4, [r1], -sl, lsr #12
    f470:			; <UNDEFINED> instruction: 0x468244fb
    f474:	andseq	pc, ip, fp, asr #17
    f478:	svc	0x00f6f7f3
    f47c:	tstcs	r0, sl, lsr r8
    f480:	bcs	a36088 <pclose@plt+0xa32a78>
    f484:	andne	pc, r5, sl, lsl #16
    f488:	mrshi	pc, (UNDEF: 68)	; <UNPREDICTABLE>
    f48c:	ldrdvc	pc, [r0], -fp	; <UNPREDICTABLE>
    f490:			; <UNDEFINED> instruction: 0xf8dfb917
    f494:	ldrbtmi	r7, [pc], #-1136	; f49c <pclose@plt+0xbe8c>
    f498:	strbtvs	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    f49c:	ldrbtmi	r2, [lr], #-768	; 0xfffffd00
    f4a0:	bvc	89bc0 <pclose@plt+0x865b0>
    f4a4:			; <UNDEFINED> instruction: 0xf7ff60f3
    f4a8:	strmi	pc, [r5], -r5, lsr #28
    f4ac:			; <UNDEFINED> instruction: 0xf0002800
    f4b0:			; <UNDEFINED> instruction: 0x46288170
    f4b4:			; <UNDEFINED> instruction: 0xf7f32700
    f4b8:	smlabbcs	r4, r6, pc, lr	; <UNPREDICTABLE>
    f4bc:	ldrcs	r6, [r3], -r7, lsr #3
    f4c0:	vmla.i<illegal width 8>	d22, d16, d1[5]
    f4c4:	strls	r0, [r3, -r0, lsl #13]
    f4c8:	stmdbeq	r0!, {r0, r2, r3, r8, ip, sp, lr, pc}
    f4cc:	andcs	r6, r1, r0, lsr #2
    f4d0:	stc	7, cr15, [ip, #972]	; 0x3cc
    f4d4:			; <UNDEFINED> instruction: 0xf8df9709
    f4d8:	stmdbvs	r3!, {r2, r4, r5, sl, ip}
    f4dc:	smlsdxls	fp, r9, r4, r4
    f4e0:	svcge	0x00079508
    f4e4:	strmi	r9, [r2], -sl, lsl #6
    f4e8:	andls	r4, r0, #40, 12	; 0x2800000
    f4ec:	andls	r2, r2, #268435456	; 0x10000000
    f4f0:	stcl	7, cr15, [r0, #972]!	; 0x3cc
    f4f4:	ldrcc	pc, [r8], #-2271	; 0xfffff721
    f4f8:	ldrbtmi	r9, [fp], #-1025	; 0xfffffbff
    f4fc:	mulls	r9, r8, r6
    f500:	strcc	lr, [r1, #-1]
    f504:	ldrtmi	r9, [sl], -r9, lsl #10
    f508:	strbmi	r4, [r0], -r9, asr #12
    f50c:	cdp2	0, 1, cr15, cr12, cr1, {0}
    f510:			; <UNDEFINED> instruction: 0xf0402800
    f514:	stflsd	f0, [r7, #-172]	; 0xffffff54
    f518:	rscsle	r2, r2, r0, lsl #26
    f51c:	stccs	14, cr1, [r0], {108}	; 0x6c
    f520:	msrhi	(UNDEF: 59), r0
    f524:	ldrdlt	pc, [r0], -sp	; <UNPREDICTABLE>
    f528:			; <UNDEFINED> instruction: 0xf7f3e01b
    f52c:			; <UNDEFINED> instruction: 0xf00aef34
    f530:			; <UNDEFINED> instruction: 0xf1aa03bf
    f534:	blcs	6cf9f0 <pclose@plt+0x6cc3e0>
    f538:	stmdbcs	r1, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
    f53c:	movwcs	fp, #8076	; 0x1f8c
    f540:			; <UNDEFINED> instruction: 0xf1ba2300
    f544:	svclt	0x000c0f5f
    f548:			; <UNDEFINED> instruction: 0xf0032300
    f54c:	stmdavs	r2, {r0, r8, r9}
    f550:	andscs	pc, sl, r2, lsr r8	; <UNPREDICTABLE>
    f554:	andeq	pc, r8, #130	; 0x82
    f558:	bicseq	lr, r2, #77824	; 0x13000
    f55c:	stfccd	f5, [r1], {209}	; 0xd1
    f560:			; <UNDEFINED> instruction: 0xf81bd0cf
    f564:			; <UNDEFINED> instruction: 0xf1aaa004
    f568:	sbcslt	r0, fp, #603979776	; 0x24000000
    f56c:	ldmle	ip, {r0, r1, r2, r4, r8, r9, fp, sp}^
    f570:	vpmax.s8	d15, d3, d22
    f574:	ldrble	r0, [r8, #2001]	; 0x7d1
    f578:	vpmax.u8	d15, d3, d22
    f57c:	strble	r0, [r0, #2010]	; 0x7da
    f580:	beq	8b998 <pclose@plt+0x88388>
    f584:	adcsle	r4, ip, r5, asr r5
    f588:	andcc	pc, sl, fp, lsl r8	; <UNPREDICTABLE>
    f58c:	tstle	r3, fp, lsl fp
    f590:	movweq	lr, #19211	; 0x4b0b
    f594:	blcs	16ed808 <pclose@plt+0x16ea1f8>
    f598:	ldmibmi	lr, {r1, r2, r3, r8, ip, lr, pc}^
    f59c:	beq	10b9b4 <pclose@plt+0x1083a4>
    f5a0:	andeq	lr, sl, fp, lsl #22
    f5a4:			; <UNDEFINED> instruction: 0xf7f44479
    f5a8:	ldrbmi	lr, [r0], #-2082	; 0xfffff7de
    f5ac:	andcc	pc, r0, fp, lsl r8	; <UNPREDICTABLE>
    f5b0:			; <UNDEFINED> instruction: 0xd1a62b6d
    f5b4:	beq	8b9bc <pclose@plt+0x883ac>
    f5b8:	mcr	7, 7, pc, cr12, cr3, {7}	; <UNPREDICTABLE>
    f5bc:			; <UNDEFINED> instruction: 0xf8d04555
    f5c0:	vhadd.u8	d28, d0, d0
    f5c4:			; <UNDEFINED> instruction: 0xf10a8164
    f5c8:			; <UNDEFINED> instruction: 0x465130ff
    f5cc:			; <UNDEFINED> instruction: 0xf8104458
    f5d0:			; <UNDEFINED> instruction: 0xf1a44f01
    f5d4:			; <UNDEFINED> instruction: 0xf83c032d
    f5d8:	mrrccs	0, 1, r2, pc, cr4	; <UNPREDICTABLE>
    f5dc:	blcs	7f244 <pclose@plt+0x7bc34>
    f5e0:	andeq	pc, r8, #130	; 0x82
    f5e4:	movwcs	fp, #8076	; 0x1f8c
    f5e8:	b	4d81f0 <pclose@plt+0x4d4be0>
    f5ec:	ldrdle	r0, [r3, -r2]
    f5f0:	addmi	r3, sp, #1073741824	; 0x40000000
    f5f4:	strtmi	sp, [r9], -fp, ror #3
    f5f8:			; <UNDEFINED> instruction: 0xf89b44ab
    f5fc:			; <UNDEFINED> instruction: 0xf83c2001
    f600:	vst1.8			; <UNDEFINED> instruction: 0xf4833012
    f604:	vsubw.u8	q11, <illegal reg q1.5>, d0
    f608:	bcs	c18510 <pclose@plt+0xc14f00>
    f60c:			; <UNDEFINED> instruction: 0xf043bf08
    f610:	blcs	1021c <pclose@plt+0xcc0c>
    f614:	svcge	0x0075f47f
    f618:	mulcc	r2, fp, r8
    f61c:			; <UNDEFINED> instruction: 0xf43f2b00
    f620:	blcs	a7b3e8 <pclose@plt+0xa77dd8>
    f624:	stclne	15, cr11, [fp], #32
    f628:			; <UNDEFINED> instruction: 0xf83cd00a
    f62c:	ldrbeq	r3, [fp, #-19]	; 0xffffffed
    f630:	svcge	0x0067f57f
    f634:	mulcc	r3, fp, r8
    f638:			; <UNDEFINED> instruction: 0xf47f2b29
    f63c:	stcne	15, cr10, [fp, #-392]!	; 0xfffffe78
    f640:			; <UNDEFINED> instruction: 0xf43f2b00
    f644:	bl	fe87b3c4 <pclose@plt+0xfe877db4>
    f648:	andscs	r0, ip, sl, lsl #4
    f64c:	bleq	ca260 <pclose@plt+0xc6c50>
    f650:	andls	r4, r4, #28, 12	; 0x1c00000
    f654:	blx	ff5cb68e <pclose@plt+0xff5c807e>
    f658:	bleq	18a50c <pclose@plt+0x186efc>
    f65c:	tsteq	r1, fp, lsl #2	; <UNPREDICTABLE>
    f660:	andcs	r4, r1, r3, lsl #12
    f664:			; <UNDEFINED> instruction: 0xf00c469b
    f668:	stmdbls	r8, {r0, r1, r2, r4, r5, r6, sl, fp, ip, sp, lr, pc}
    f66c:			; <UNDEFINED> instruction: 0xf8cb9a04
    f670:	stmib	sp, {}^	; <UNPREDICTABLE>
    f674:	ldrbmi	r1, [r1], #-4
    f678:	mrc	7, 7, APSR_nzcv, cr6, cr3, {7}
    f67c:	ldrmi	r9, [r8], -r5, lsl #22
    f680:	mcr	7, 5, pc, cr0, cr3, {7}	; <UNPREDICTABLE>
    f684:	blne	18b629c <pclose@plt+0x18b2c8c>
    f688:	blls	155bf4 <pclose@plt+0x1525e4>
    f68c:			; <UNDEFINED> instruction: 0xf7f34418
    f690:	stmiami	r1!, {r2, r3, r5, r6, r7, r9, sl, fp, sp, lr, pc}
    f694:			; <UNDEFINED> instruction: 0xf00c4478
    f698:	strmi	pc, [r3], -r1, lsl #25
    f69c:	ldrdeq	pc, [r0], -fp
    f6a0:	andcc	pc, r4, fp, asr #17
    f6a4:	ldc2l	0, cr15, [sl], #-48	; 0xffffffd0
    f6a8:	andcs	r9, r0, #3072	; 0xc00
    f6ac:	andcs	lr, r5, #3325952	; 0x32c000
    f6b0:	movwcc	r9, #10754	; 0x2a02
    f6b4:	strge	lr, [r3], #-2507	; 0xfffff635
    f6b8:			; <UNDEFINED> instruction: 0xf8cb4293
    f6bc:	tstle	r4, #8
    f6c0:	blcs	362c8 <pclose@plt+0x32cb8>
    f6c4:	rscshi	pc, r6, r0
    f6c8:	vpmax.s8	d25, d5, d2
    f6cc:	vorr.i32	<illegal reg q10.5>, #5120	; 0x00001400
    f6d0:	addsmi	r5, sl, #1409286145	; 0x54000001
    f6d4:	sbcshi	pc, r9, r0, lsl #4
    f6d8:	bl	d682c <pclose@plt+0xd321c>
    f6dc:	movwls	r0, #9042	; 0x2352
    f6e0:	stmdals	r0, {r0, r3, r4, r7}
    f6e4:	blx	feccb71e <pclose@plt+0xfecc810e>
    f6e8:	bls	f36f0 <pclose@plt+0xf00e0>
    f6ec:	vstrls.16	s18, [r7, #-0]	; <UNPREDICTABLE>
    f6f0:	orreq	lr, r2, #1024	; 0x400
    f6f4:	ldrmi	r4, [r1], -r8, lsl #12
    f6f8:	eorlt	pc, r2, r0, asr #16
    f6fc:	subsvs	r2, sl, r0, lsl #4
    f700:	movwls	r1, #15435	; 0x3c4b
    f704:	cmncs	r4, #265289728	; 0xfd00000
    f708:	bicvc	pc, r8, pc, asr #8
    f70c:			; <UNDEFINED> instruction: 0xf47f2800
    f710:			; <UNDEFINED> instruction: 0xe658ae56
    f714:	ldmne	r1!, {r1, r4, r5, r6, r7, sl, fp, ip, lr}^
    f718:	msreq	CPSR_fc, #-2147483604	; 0x8000002c
    f71c:	movwcs	fp, #7960	; 0x1f18
    f720:	svclt	0x00082a00
    f724:	blcs	1832c <pclose@plt+0x14d1c>
    f728:	adcshi	pc, fp, r0
    f72c:	movweq	lr, #39686	; 0x9b06
    f730:	streq	pc, [r1], -r6, asr #3
    f734:			; <UNDEFINED> instruction: 0xf81318f0
    f738:	bcs	1b344 <pclose@plt+0x17d34>
    f73c:	bcs	a7f3a4 <pclose@plt+0xa7bd94>
    f740:	bl	fe843f28 <pclose@plt+0xfe840918>
    f744:			; <UNDEFINED> instruction: 0xf1090909
    f748:	tstls	r0, r1
    f74c:	blx	16cb786 <pclose@plt+0x16c8176>
    f750:			; <UNDEFINED> instruction: 0x464a4d72
    f754:	ldrbtmi	r9, [sp], #-2304	; 0xfffff700
    f758:	eorvs	r4, r8, #7340032	; 0x700000
    f75c:	mcr	7, 4, pc, cr4, cr3, {7}	; <UNPREDICTABLE>
    f760:			; <UNDEFINED> instruction: 0xf8d52300
    f764:			; <UNDEFINED> instruction: 0xf807a01c
    f768:	ldr	r3, [r5], r9
    f76c:	bls	36778 <pclose@plt+0x33168>
    f770:	ldrbtmi	r4, [fp], #-2923	; 0xfffff495
    f774:	movwcs	lr, #35268	; 0x89c4
    f778:			; <UNDEFINED> instruction: 0xf43fe5de
    f77c:			; <UNDEFINED> instruction: 0xf8ddaec2
    f780:			; <UNDEFINED> instruction: 0xf81bb020
    f784:	blcc	25b79c <pclose@plt+0x25818c>
    f788:	blcs	5fc2fc <pclose@plt+0x5f8cec>
    f78c:	mrcge	6, 5, APSR_nzcv, cr9, cr15, {1}
    f790:	bvs	d09360 <pclose@plt+0xd05d50>
    f794:			; <UNDEFINED> instruction: 0xf43f2b00
    f798:	blmi	18baf10 <pclose@plt+0x18b7900>
    f79c:	rsbsvs	r4, r3, fp, ror r4
    f7a0:	stc2	7, cr15, [r8], #1020	; 0x3fc
    f7a4:	stmdacs	r0, {r0, r2, r9, sl, lr}
    f7a8:	mcrge	4, 4, pc, cr3, cr15, {3}	; <UNPREDICTABLE>
    f7ac:	ldmdami	lr, {r0, r4, r6, r7, r8, sl, sp, lr, pc}^
    f7b0:			; <UNDEFINED> instruction: 0xf7f34478
    f7b4:			; <UNDEFINED> instruction: 0xb108ed9c
    f7b8:	strt	r6, [r3], -r8, lsr #32
    f7bc:	svcge	0x0007485b
    f7c0:			; <UNDEFINED> instruction: 0xf10d4d5b
    f7c4:	ldrbtmi	r0, [r8], #-2592	; 0xfffff5e0
    f7c8:	bvs	44aff0 <pclose@plt+0x4479e0>
    f7cc:	stc	7, cr15, [lr, #972]	; 0x3cc
    f7d0:			; <UNDEFINED> instruction: 0xf8cd4b58
    f7d4:	ldrbtmi	r8, [sp], #-28	; 0xffffffe4
    f7d8:			; <UNDEFINED> instruction: 0xf8cd447b
    f7dc:	strtmi	r8, [r0], r0
    f7e0:	pkhbtmi	r4, r1, ip, lsl #12
    f7e4:	ldrbmi	lr, [r8], -r2
    f7e8:	ldc	7, cr15, [lr], {243}	; 0xf3
    f7ec:			; <UNDEFINED> instruction: 0x46484639
    f7f0:			; <UNDEFINED> instruction: 0xf854f7ff
    f7f4:	stmdacs	r0, {r1, r2, r9, sl, lr}
    f7f8:	ldmdavc	r3!, {r1, r2, r4, r6, ip, lr, pc}
    f7fc:	suble	r2, r8, lr, ror fp
    f800:			; <UNDEFINED> instruction: 0xf7f34630
    f804:	eorcc	lr, r5, r0, ror #27
    f808:	blx	fff4b840 <pclose@plt+0xfff48230>
    f80c:			; <UNDEFINED> instruction: 0x46834631
    f810:	stcl	7, cr15, [sl], {243}	; 0xf3
    f814:	stccs	8, cr15, [r1], {16}
    f818:	movweq	lr, #48032	; 0xbba0
    f81c:	bcs	be1028 <pclose@plt+0xbdda18>
    f820:	stmdahi	sl!, {r2, ip, lr, pc}
    f824:	bl	2dc430 <pclose@plt+0x2d8e20>
    f828:	andhi	r0, r2, r3, lsl #2
    f82c:	andvs	r6, r8, r0, lsr #16
    f830:			; <UNDEFINED> instruction: 0xf7f34630
    f834:			; <UNDEFINED> instruction: 0x4652ec7a
    f838:	andcs	r4, r3, r9, asr r6
    f83c:	ldcl	7, cr15, [r8], #972	; 0x3cc
    f840:	bicsle	r2, r0, r0, lsl #16
    f844:			; <UNDEFINED> instruction: 0xf4039b0c
    f848:			; <UNDEFINED> instruction: 0xf5b34370
    f84c:	bicle	r4, sl, r0, lsl #30
    f850:	ldrbmi	r2, [r8], -r1, lsl #2
    f854:	mcr	7, 2, pc, cr0, cr3, {7}	; <UNPREDICTABLE>
    f858:	bicle	r2, r4, r0, lsl #16
    f85c:			; <UNDEFINED> instruction: 0x46444a36
    f860:	bvs	44b0c8 <pclose@plt+0x447ab8>
    f864:			; <UNDEFINED> instruction: 0xf8dd447a
    f868:			; <UNDEFINED> instruction: 0xf8c28000
    f86c:	strb	fp, [r9]
    f870:	ldrtmi	r2, [r7], -r1, lsl #6
    f874:	ldrb	r4, [r3, #1689]!	; 0x699
    f878:	svclt	0x00140f9a
    f87c:	andcs	r2, r0, #268435456	; 0x10000000
    f880:	strle	r0, [r2], #-153	; 0xffffff67
    f884:			; <UNDEFINED> instruction: 0xf43f2a00
    f888:			; <UNDEFINED> instruction: 0xf00cad9e
    f88c:			; <UNDEFINED> instruction: 0x4651fb93
    f890:			; <UNDEFINED> instruction: 0xf009e6b2
    f894:	pkhtbmi	pc, r3, r5, asr #26	; <UNPREDICTABLE>
    f898:			; <UNDEFINED> instruction: 0xf7f34630
    f89c:	ldrbmi	lr, [lr], -r6, asr #24
    f8a0:	ldrmi	lr, [r9], lr, lsr #15
    f8a4:	ldrb	r2, [r0, -r1]
    f8a8:			; <UNDEFINED> instruction: 0xf8dd4b24
    f8ac:	ldrbtmi	r8, [fp], #-0
    f8b0:	strb	r6, [lr, #-24]	; 0xffffffe8
    f8b4:	svceq	0x009b4613
    f8b8:	movwcs	fp, #7956	; 0x1f14
    f8bc:	addseq	r2, r1, r0, lsl #6
    f8c0:	blcs	44c54 <pclose@plt+0x41644>
    f8c4:	svcge	0x000df43f
    f8c8:			; <UNDEFINED> instruction: 0xf7f3e7df
    f8cc:	svclt	0x0000ec7c
    f8d0:	andeq	ip, r2, lr, ror #18
    f8d4:	andeq	r0, r0, r0, ror #4
    f8d8:	andeq	lr, r2, r0, ror #31
    f8dc:	andeq	ip, r2, lr, lsl #18
    f8e0:	andeq	r7, r1, ip, asr #17
    f8e4:	andeq	lr, r2, r6, asr pc
    f8e8:	andeq	lr, r2, sl, lsl pc
    f8ec:	andeq	lr, r2, r0, lsl #30
    f8f0:	andeq	lr, r2, sl, ror #29
    f8f4:	ldrdeq	lr, [r2], -ip
    f8f8:	andeq	lr, r2, lr, asr #29
    f8fc:			; <UNDEFINED> instruction: 0x0002eeb8
    f900:	andeq	lr, r2, r4, ror lr
    f904:	ldrdeq	r8, [r1], -r2
    f908:	andeq	lr, r2, r6, asr #28
    f90c:	andeq	r6, r1, r0, asr r8
    f910:	andeq	r6, r1, lr, ror r9
    f914:	andeq	r8, r1, r0, ror #13
    f918:			; <UNDEFINED> instruction: 0x000175b4
    f91c:	andeq	lr, r2, lr, lsl #23
    f920:	andeq	r8, r1, lr, lsl r5
    f924:	andeq	r8, r1, ip, asr #9
    f928:			; <UNDEFINED> instruction: 0x000184bc
    f92c:	andeq	r8, r1, r6, lsl #5
    f930:	andeq	r6, r1, r2, lsr #1
    f934:	andeq	r8, r1, r8, lsr #9
    f938:	andeq	lr, r2, r0, lsl #21
    f93c:	andeq	lr, r2, r6, lsr sl
    f940:	stmdavs	r9, {fp, sp, lr}
    f944:	ldcllt	0, cr15, [r2], {11}
    f948:	svcmi	0x00f0e92d
    f94c:			; <UNDEFINED> instruction: 0xed2d49e7
    f950:	bmi	ff9f2560 <pclose@plt+0xff9eef50>
    f954:	blmi	ff9e0b40 <pclose@plt+0xff9dd530>
    f958:	addlt	r5, fp, sl, lsl #17
    f95c:	ldmdavs	r2, {r0, r1, r3, r4, r5, r6, sl, lr}
    f960:			; <UNDEFINED> instruction: 0xf04f9209
    f964:	bmi	ff91016c <pclose@plt+0xff90cb5c>
    f968:			; <UNDEFINED> instruction: 0xf8d3589b
    f96c:			; <UNDEFINED> instruction: 0xf1b99000
    f970:			; <UNDEFINED> instruction: 0xf0000f00
    f974:	blmi	ff86ffa8 <pclose@plt+0xff86c998>
    f978:	ldrbtmi	r4, [fp], #-2785	; 0xfffff51f
    f97c:	orrge	pc, r4, #14614528	; 0xdf0000
    f980:	andls	r4, r2, #2046820352	; 0x7a000000
    f984:	bcc	44b1ac <pclose@plt+0x447b9c>
    f988:	movwcs	r4, #2783	; 0xadf
    f98c:			; <UNDEFINED> instruction: 0x461e44fa
    f990:	movwls	r4, #17530	; 0x447a
    f994:	movwls	r9, #4613	; 0x1205
    f998:			; <UNDEFINED> instruction: 0x7094f8d9
    f99c:	svccs	0x00002500
    f9a0:	adchi	pc, r1, r0
    f9a4:			; <UNDEFINED> instruction: 0x3090f8d9
    f9a8:	bne	44b210 <pclose@plt+0x447c00>
    f9ac:	eorcc	pc, r5, r3, asr r8	; <UNPREDICTABLE>
    f9b0:	stmiavs	r0!, {r2, r3, r4, fp, sp, lr}
    f9b4:	bl	19cd988 <pclose@plt+0x19ca378>
    f9b8:			; <UNDEFINED> instruction: 0xf0002800
    f9bc:	blls	afc04 <pclose@plt+0xac5f4>
    f9c0:	blcs	29a34 <pclose@plt+0x26424>
    f9c4:	cmphi	r1, r0	; <UNPREDICTABLE>
    f9c8:	movwcs	r9, #2562	; 0xa02
    f9cc:	stmdavs	r7!, {r0, r1, r4, r7, sp, lr}^
    f9d0:			; <UNDEFINED> instruction: 0xf0002f00
    f9d4:	ldmdavc	fp!, {r3, r5, r8, pc}
    f9d8:			; <UNDEFINED> instruction: 0xf0402b00
    f9dc:	stmibmi	fp, {r2, r3, r5, r8, pc}^
    f9e0:	stmiavs	r2!, {r0, r1, r3, r6, r7, fp, lr}
    f9e4:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    f9e8:	ldc2l	7, cr15, [ip], #-1008	; 0xfffffc10
    f9ec:			; <UNDEFINED> instruction: 0xf8d39b05
    f9f0:			; <UNDEFINED> instruction: 0xf1b88008
    f9f4:	stcle	15, cr0, [r8], {35}	; 0x23
    f9f8:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
    f9fc:	ldrbmi	r2, [r0], -r0, lsr #2
    fa00:	mcrr2	7, 15, pc, r8, cr12	; <UNPREDICTABLE>
    fa04:	svceq	0x0024f1b8
    fa08:	stmdbvs	r1!, {r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    fa0c:	svclt	0x00d82900
    fa10:	sfmle	f2, 4, [fp, #-4]
    fa14:	andcs	r6, r1, #14876672	; 0xe30000
    fa18:	blcc	60a84 <pclose@plt+0x5d474>
    fa1c:			; <UNDEFINED> instruction: 0xf8133901
    fa20:	stmdacs	sl, {r0, r8, r9, sl, fp}
    fa24:	andcc	fp, r1, #8, 30
    fa28:			; <UNDEFINED> instruction: 0xd1f84299
    fa2c:	rsclt	pc, r4, #14614528	; 0xdf0000
    fa30:	ldrbtmi	r4, [fp], #2489	; 0x9b9
    fa34:			; <UNDEFINED> instruction: 0x46584479
    fa38:	mrrc2	7, 15, pc, r4, cr12	; <UNPREDICTABLE>
    fa3c:			; <UNDEFINED> instruction: 0x21204658
    fa40:	stc2	7, cr15, [r8], #-1008	; 0xfffffc10
    fa44:	ldrdhi	pc, [r8], -fp
    fa48:	svceq	0x002bf1b8
    fa4c:			; <UNDEFINED> instruction: 0xf108dc08
    fa50:			; <UNDEFINED> instruction: 0x21200801
    fa54:			; <UNDEFINED> instruction: 0xf7fc4658
    fa58:			; <UNDEFINED> instruction: 0xf1b8fc1d
    fa5c:	mvnsle	r0, ip, lsr #30
    fa60:	stmibmi	pc!, {r1, r2, r3, r5, r7, r8, r9, fp, lr}	; <UNPREDICTABLE>
    fa64:	stmdbvs	r2!, {r0, r1, r3, r4, r5, r6, sl, lr}
    fa68:	movwls	r4, #13433	; 0x3479
    fa6c:			; <UNDEFINED> instruction: 0xf7fc4618
    fa70:	blls	10eb5c <pclose@plt+0x10b54c>
    fa74:	ldmvs	ip, {r0, r1, r2, r3, r4, r5, r6, r8, ip, sp, pc}
    fa78:	stcle	12, cr2, [r7], {50}	; 0x32
    fa7c:	strcc	r4, [r1], #-1688	; 0xfffff968
    fa80:	strbmi	r2, [r0], -r0, lsr #2
    fa84:	stc2	7, cr15, [r6], {252}	; 0xfc
    fa88:	mvnsle	r2, r3, lsr ip
    fa8c:	ldrtmi	r4, [r9], -r5, lsr #17
    fa90:			; <UNDEFINED> instruction: 0xf7fc4478
    fa94:	blmi	fe94eb38 <pclose@plt+0xfe94b528>
    fa98:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
    fa9c:	blx	1fcbad4 <pclose@plt+0x1fc84c4>
    faa0:	vldmiane	r3!, {s18-s21}
    faa4:			; <UNDEFINED> instruction: 0x46114293
    faa8:	movwle	r4, #58884	; 0xe604
    faac:	bcs	366b8 <pclose@plt+0x330a8>
    fab0:	sbchi	pc, sp, r0, asr #32
    fab4:	svclt	0x000b2b00
    fab8:	cmncs	ip, r0, asr r1
    fabc:	tstcs	pc, #20, 6	; 0x50000000
    fac0:	stmdals	r1, {r2, r8, r9, ip, pc}
    fac4:			; <UNDEFINED> instruction: 0xf9c2f00c
    fac8:	bls	73ad4 <pclose@plt+0x704c4>
    facc:			; <UNDEFINED> instruction: 0x7094f8d9
    fad0:	orreq	lr, r6, #2048	; 0x800
    fad4:	eormi	pc, r6, r2, asr #16
    fad8:	andcs	r3, r0, #1048576	; 0x100000
    fadc:	strcc	r6, [r1, #-90]	; 0xffffffa6
    fae0:			; <UNDEFINED> instruction: 0xf63f42af
    fae4:			; <UNDEFINED> instruction: 0xf8d9af5f
    fae8:			; <UNDEFINED> instruction: 0xf1b99000
    faec:			; <UNDEFINED> instruction: 0xf47f0f00
    faf0:	stcls	15, cr10, [r1, #-332]	; 0xfffffeb4
    faf4:			; <UNDEFINED> instruction: 0xf0002d00
    faf8:	blmi	fe32fe24 <pclose@plt+0xfe32c814>
    fafc:	ldrtmi	r2, [r1], -r4, lsl #4
    fb00:	ldrbtmi	r4, [fp], #-1576	; 0xfffff9d8
    fb04:	ldc	7, cr15, [r6, #-972]!	; 0xfffffc34
    fb08:			; <UNDEFINED> instruction: 0xf0002e01
    fb0c:	bl	16fea4 <pclose@plt+0x16c894>
    fb10:	strcs	r0, [r1], #-2694	; 0xfffff57a
    fb14:	beq	14c1c4 <pclose@plt+0x148bb4>
    fb18:			; <UNDEFINED> instruction: 0xe00446b1
    fb1c:			; <UNDEFINED> instruction: 0xf10445aa
    fb20:	strbmi	r0, [r4], -r2
    fb24:	stmdavs	lr!, {r1, r4, ip, lr, pc}
    fb28:	stmdaeq	r1, {r2, r8, ip, sp, lr, pc}
    fb2c:	svcne	0x0004f855
    fb30:			; <UNDEFINED> instruction: 0xf7f34630
    fb34:	strmi	lr, [r7], -r8, lsr #21
    fb38:	mvnle	r2, r0, lsl #16
    fb3c:			; <UNDEFINED> instruction: 0xf7f34630
    fb40:	strmi	lr, [sl, #2804]!	; 0xaf4
    fb44:			; <UNDEFINED> instruction: 0xf8454640
    fb48:	mvnle	r7, r4, lsl #24
    fb4c:	strbmi	r0, [lr], -r0, lsl #1
    fb50:			; <UNDEFINED> instruction: 0xf958f00c
    fb54:	cfmadd32cs	mvax0, mvfx4, mvfx0, mvfx7
    fb58:	sbchi	pc, r3, r0
    fb5c:	strcs	r9, [r0, #-2817]	; 0xfffff4ff
    fb60:			; <UNDEFINED> instruction: 0xf1a34629
    fb64:			; <UNDEFINED> instruction: 0xf85c0c04
    fb68:	adceq	r0, fp, r4, lsl #30
    fb6c:			; <UNDEFINED> instruction: 0xb11818fa
    fb70:	strcc	r1, [r1, #-3354]	; 0xfffff2e6
    fb74:	rscspl	r4, r8, sl, lsr r4
    fb78:	adcsmi	r3, r1, #1073741824	; 0x40000000
    fb7c:	mcrge	3, 0, sp, cr6, cr3, {7}
    fb80:	stmdals	r1, {r8, sl, sp}
    fb84:			; <UNDEFINED> instruction: 0xf7f36015
    fb88:			; <UNDEFINED> instruction: 0x4630ead0
    fb8c:			; <UNDEFINED> instruction: 0xf894f7fb
    fb90:	ldrtmi	r4, [r0], -r7, ror #18
    fb94:			; <UNDEFINED> instruction: 0x819cf8df
    fb98:			; <UNDEFINED> instruction: 0xf7fc4479
    fb9c:	stmdbmi	r6!, {r0, r1, r5, r7, r8, r9, fp, ip, sp, lr, pc}^
    fba0:	strtmi	r2, [r8], -r5, lsl #4
    fba4:	ldrbtmi	r4, [r8], #1145	; 0x479
    fba8:	bl	1cdb7c <pclose@plt+0x1ca56c>
    fbac:			; <UNDEFINED> instruction: 0xf7fc4629
    fbb0:	stmdbmi	r2!, {r0, r4, r8, r9, sl, fp, ip, sp, lr, pc}^
    fbb4:			; <UNDEFINED> instruction: 0x46024479
    fbb8:			; <UNDEFINED> instruction: 0xf7fc4630
    fbbc:	stmdbmi	r0!, {r0, r1, r4, r7, r8, r9, fp, ip, sp, lr, pc}^
    fbc0:	strtmi	r2, [r8], -r5, lsl #4
    fbc4:			; <UNDEFINED> instruction: 0xf7f34479
    fbc8:			; <UNDEFINED> instruction: 0x4641eaf8
    fbcc:	ldrtmi	r4, [r0], -r2, lsl #12
    fbd0:	blx	fe24dbca <pclose@plt+0xfe24a5ba>
    fbd4:	bl	1fc218 <pclose@plt+0x1f8c08>
    fbd8:	ldrtmi	r0, [ip], -r4, lsl #19
    fbdc:	blpl	14dd34 <pclose@plt+0x14a724>
    fbe0:	ldrtmi	r4, [r0], -r1, asr #12
    fbe4:			; <UNDEFINED> instruction: 0xf7fc462a
    fbe8:			; <UNDEFINED> instruction: 0x4628fb7d
    fbec:	b	fe74dbc0 <pclose@plt+0xfe74a5b0>
    fbf0:	mvnsle	r4, r1, lsr #11
    fbf4:			; <UNDEFINED> instruction: 0xf7f34638
    fbf8:			; <UNDEFINED> instruction: 0x4630ea98
    fbfc:	blx	84bc2e <pclose@plt+0x84861e>
    fc00:	ldrmi	r2, [r1], -r0, lsl #4
    fc04:			; <UNDEFINED> instruction: 0xf7fb4604
    fc08:	bmi	13cea2c <pclose@plt+0x13cb41c>
    fc0c:	ldrbtmi	r4, [sl], #-2872	; 0xfffff4c8
    fc10:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    fc14:	subsmi	r9, sl, r9, lsl #22
    fc18:	strtmi	sp, [r0], -r5, ror #2
    fc1c:	ldc	0, cr11, [sp], #44	; 0x2c
    fc20:	pop	{r1, r8, r9, fp, pc}
    fc24:	stmdavs	r7!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    fc28:			; <UNDEFINED> instruction: 0xf43f2f00
    fc2c:	ldmdavc	fp!, {r3, r4, r6, r7, r9, sl, fp, sp, pc}
    fc30:			; <UNDEFINED> instruction: 0xf43f2b00
    fc34:	stmdavs	r0!, {r2, r4, r6, r7, r9, sl, fp, sp, pc}
    fc38:			; <UNDEFINED> instruction: 0xfff6f7fa
    fc3c:	stmiavs	r3!, {r1, r6, r8, fp, lr}
    fc40:			; <UNDEFINED> instruction: 0x46024479
    fc44:	ldrbtmi	r4, [r8], #-2113	; 0xfffff7bf
    fc48:	blx	134dc42 <pclose@plt+0x134a632>
    fc4c:	orrlt	lr, r3, lr, asr #13
    fc50:	vpmax.s8	d25, d5, d4
    fc54:	vorr.i32	<illegal reg q10.5>, #5120	; 0x00001400
    fc58:	addsmi	r5, sl, #1409286145	; 0x54000001
    fc5c:	mrrcne	8, 1, sp, r3, cr4
    fc60:	cmpeq	r2, #3072	; 0xc00
    fc64:	addseq	r9, r9, r4, lsl #6
    fc68:	stmdals	r2, {r0, r1, r3, r5, r8, r9, sl, sp, lr, pc}
    fc6c:			; <UNDEFINED> instruction: 0xf824f7fb
    fc70:	bls	14972c <pclose@plt+0x14611c>
    fc74:	svceq	0x009b4613
    fc78:	movwcs	fp, #7956	; 0x1f14
    fc7c:	addseq	r2, r1, r0, lsl #6
    fc80:	blcs	44c90 <pclose@plt+0x41680>
    fc84:	svcge	0x001df43f
    fc88:			; <UNDEFINED> instruction: 0xf994f00c
    fc8c:	ldrtmi	sl, [r0], -r6, lsl #28
    fc90:			; <UNDEFINED> instruction: 0xf812f7fb
    fc94:	ldrtmi	r4, [r0], -lr, lsr #18
    fc98:			; <UNDEFINED> instruction: 0xf7fc4479
    fc9c:	pushmi	{r0, r1, r5, r8, r9, fp, ip, sp, lr, pc}
    fca0:	andcs	r2, r0, r5, lsl #4
    fca4:			; <UNDEFINED> instruction: 0xf7f34479
    fca8:	smlabbcs	r0, r8, sl, lr
    fcac:	mrc2	7, 4, pc, cr2, cr12, {7}
    fcb0:	ldrbtmi	r4, [r9], #-2345	; 0xfffff6d7
    fcb4:	ldrtmi	r4, [r0], -r2, lsl #12
    fcb8:	blx	54dcb2 <pclose@plt+0x54a6a2>
    fcbc:	andcs	r4, r5, #638976	; 0x9c000
    fcc0:	ldrbtmi	r2, [r9], #-0
    fcc4:	b	1e4dc98 <pclose@plt+0x1e4a688>
    fcc8:	ldrbtmi	r4, [r9], #-2341	; 0xfffff6db
    fccc:	ldrtmi	r4, [r0], -r2, lsl #12
    fcd0:	blx	24dcca <pclose@plt+0x24a6ba>
    fcd4:	mulcs	r8, r1, r7
    fcd8:			; <UNDEFINED> instruction: 0xf00c4634
    fcdc:			; <UNDEFINED> instruction: 0x4607f893
    fce0:			; <UNDEFINED> instruction: 0x4602e73c
    fce4:			; <UNDEFINED> instruction: 0xf7f3e74b
    fce8:	svclt	0x0000ea6e
    fcec:	andeq	ip, r2, r4, lsl r3
    fcf0:	andeq	r0, r0, r0, ror #4
    fcf4:	andeq	ip, r2, ip, lsl #6
    fcf8:	ldrdeq	r0, [r0], -ip
    fcfc:	andeq	r8, r1, r2, lsr r3
    fd00:	andeq	lr, r2, r8, lsl #19
    fd04:	andeq	lr, r2, ip, ror r9
    fd08:	andeq	lr, r2, r8, ror r9
    fd0c:	ldrdeq	r8, [r1], -r4
    fd10:	andeq	lr, r2, r2, lsr #18
    fd14:	ldrdeq	lr, [r2], -r6
    fd18:	muleq	r1, r8, r2
    fd1c:	andeq	lr, r2, r4, lsr #17
    fd20:	andeq	r8, r1, r8, ror #4
    fd24:	andeq	lr, r2, r8, ror r8
    fd28:	andeq	lr, r2, r0, ror r8
    fd2c:			; <UNDEFINED> instruction: 0xfffffe3b
    fd30:	muleq	r1, r4, r1
    fd34:	muleq	r1, lr, r0
    fd38:	andeq	r8, r1, r0, lsr r1
    fd3c:	andeq	r5, r1, r8, lsl #29
    fd40:	muleq	r1, r0, r1
    fd44:	andeq	ip, r2, sl, asr r0
    fd48:	andeq	r8, r1, r0, lsl #1
    fd4c:	andeq	lr, r2, r2, asr #13
    fd50:	muleq	r1, r4, r0
    fd54:	andeq	r8, r1, r0, lsr r0
    fd58:	andeq	r5, r1, sl, lsl #27
    fd5c:	muleq	r1, r2, r0
    fd60:	andeq	r6, r1, sl, ror pc
    fd64:	mvnsmi	lr, #737280	; 0xb4000
    fd68:			; <UNDEFINED> instruction: 0xf8df4681
    fd6c:	blmi	86ff84 <pclose@plt+0x86c974>
    fd70:			; <UNDEFINED> instruction: 0xf85844f8
    fd74:	ldmdavs	r4!, {r0, r1, sp, lr}
    fd78:	svcmi	0x001fb174
    fd7c:	stmibvs	r5!, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
    fd80:			; <UNDEFINED> instruction: 0xf7fa4628
    fd84:	ldrtmi	pc, [r9], -r5, ror #30	; <UNPREDICTABLE>
    fd88:	stmiavs	r8!, {r3, r4, r8, ip, sp, pc}
    fd8c:	ldmdb	sl!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    fd90:	stmdavs	r4!, {r3, r5, r8, ip, sp, pc}
    fd94:	mvnsle	r2, r0, lsl #24
    fd98:	ldrdmi	pc, [r0], -r9
    fd9c:	stfvsp	f3, [r3], #912	; 0x390
    fda0:	tsteq	r0, #67	; 0x43	; <UNPREDICTABLE>
    fda4:			; <UNDEFINED> instruction: 0xf7ff64e3
    fda8:	strmi	pc, [r5], -pc, asr #27
    fdac:	ldrbtmi	r4, [r8], #-2067	; 0xfffff7ed
    fdb0:			; <UNDEFINED> instruction: 0xf8f4f00c
    fdb4:	strtmi	r4, [r8], -r1, lsl #12
    fdb8:			; <UNDEFINED> instruction: 0xff50f7fa
    fdbc:	strtmi	r6, [r9], -fp, ror #19
    fdc0:	vst1.8	{d20-d22}, [r3 :128], r0
    fdc4:	mvnvs	r7, r0, lsl #7
    fdc8:	blx	44bddc <pclose@plt+0x4487cc>
    fdcc:			; <UNDEFINED> instruction: 0xf8584b0c
    fdd0:	andsvs	r3, ip, r3
    fdd4:	mvnshi	lr, #12386304	; 0xbd0000
    fdd8:	strbmi	r6, [ip, #-2100]	; 0xfffff7cc
    fddc:	stccs	15, cr11, [r0], {24}
    fde0:			; <UNDEFINED> instruction: 0xf00ad1dd
    fde4:	stmdacs	r0, {r0, r1, r5, r6, fp, ip, sp, lr, pc}
    fde8:			; <UNDEFINED> instruction: 0x4604bf14
    fdec:	ldrb	r4, [r6, ip, asr #12]
    fdf0:	strdeq	fp, [r2], -r8
    fdf4:	ldrdeq	r0, [r0], -ip
    fdf8:	andeq	r7, r1, r0, lsr pc
    fdfc:	strdeq	r7, [r1], -lr
    fe00:	andeq	r0, r0, r4, ror #5
    fe04:			; <UNDEFINED> instruction: 0xf7ffb570
    fe08:	andcs	pc, r5, #10176	; 0x27c0
    fe0c:	ldrbtmi	r4, [r9], #-2336	; 0xfffff6e0
    fe10:	andcs	r4, r0, r5, lsl #12
    fe14:	ldmib	r0, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    fe18:			; <UNDEFINED> instruction: 0xf7f86a29
    fe1c:	blmi	78e9b0 <pclose@plt+0x78b3a0>
    fe20:	ldrbtmi	r4, [fp], #-2589	; 0xfffff5e3
    fe24:	ldmdavs	lr, {r0, r1, r3, r4, r7, fp, ip, lr}
    fe28:			; <UNDEFINED> instruction: 0xb3204604
    fe2c:	ldmdblt	fp!, {r0, r1, fp, ip, sp, lr}
    fe30:			; <UNDEFINED> instruction: 0xf7f34620
    fe34:			; <UNDEFINED> instruction: 0x4628e97a
    fe38:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    fe3c:	ldmdblt	r2!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    fe40:	andcs	r4, r0, #1048576	; 0x100000
    fe44:			; <UNDEFINED> instruction: 0xf7fa4628
    fe48:	strmi	pc, [r1], -r5, ror #22
    fe4c:			; <UNDEFINED> instruction: 0x4630b150
    fe50:	stc2	0, cr15, [r6, #-16]!
    fe54:			; <UNDEFINED> instruction: 0xf7f34620
    fe58:	strtmi	lr, [r8], -r8, ror #18
    fe5c:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    fe60:	stmdblt	r0!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    fe64:	andcs	r4, r5, #212992	; 0x34000
    fe68:			; <UNDEFINED> instruction: 0xf7f34479
    fe6c:	strtmi	lr, [r1], -r6, lsr #19
    fe70:	cdp2	0, 4, cr15, cr14, cr2, {0}
    fe74:			; <UNDEFINED> instruction: 0x4630e7dc
    fe78:			; <UNDEFINED> instruction: 0xf0024621
    fe7c:	qsaxmi	pc, r0, r5	; <UNPREDICTABLE>
    fe80:	ldmdb	r2, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    fe84:	pop	{r3, r5, r9, sl, lr}
    fe88:			; <UNDEFINED> instruction: 0xf7f34070
    fe8c:	svclt	0x0000b94b
    fe90:	ldrdeq	r7, [r1], -r6
    fe94:	andeq	fp, r2, r6, asr #28
    fe98:	andeq	r0, r0, r4, ror #5
    fe9c:	muleq	r1, r4, pc	; <UNPREDICTABLE>
    fea0:	addlt	fp, r3, r0, lsr r5
    fea4:	ldrsb	pc, [r8], #-143	; 0xffffff71	; <UNPREDICTABLE>
    fea8:			; <UNDEFINED> instruction: 0xf8df4604
    feac:			; <UNDEFINED> instruction: 0xf100c058
    feb0:	ldrbtmi	r0, [lr], #520	; 0x208
    feb4:			; <UNDEFINED> instruction: 0xf1006f45
    feb8:	strbtmi	r0, [fp], -r4, ror #2
    febc:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
    fec0:	streq	pc, [r8, #-37]	; 0xffffffdb
    fec4:			; <UNDEFINED> instruction: 0xf8dc6840
    fec8:			; <UNDEFINED> instruction: 0xf8cdc000
    fecc:			; <UNDEFINED> instruction: 0xf04fc004
    fed0:	strbvs	r0, [r5, -r0, lsl #24]!
    fed4:	mcr2	7, 3, pc, cr14, cr8, {7}	; <UNPREDICTABLE>
    fed8:	strtvs	r9, [r0], -r0, lsl #22
    fedc:	svcvs	0x0063b11b
    fee0:	movweq	pc, #32835	; 0x8043	; <UNPREDICTABLE>
    fee4:	bmi	229c78 <pclose@plt+0x226668>
    fee8:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
    feec:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    fef0:	subsmi	r9, sl, r1, lsl #22
    fef4:	andlt	sp, r3, r1, lsl #2
    fef8:			; <UNDEFINED> instruction: 0xf7f3bd30
    fefc:	svclt	0x0000e964
    ff00:			; <UNDEFINED> instruction: 0x0002bdb6
    ff04:	andeq	r0, r0, r0, ror #4
    ff08:	andeq	fp, r2, lr, ror sp
    ff0c:			; <UNDEFINED> instruction: 0x4605b570
    ff10:	orrslt	r6, r0, r0, asr #29
    ff14:	cmplt	ip, r4, lsl #16
    ff18:	stmdavs	r0!, {r2, r9, sl, sp}^
    ff1c:	stmdb	r4, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    ff20:			; <UNDEFINED> instruction: 0xf7f34620
    ff24:	vfmavs.f16	s29, s16, s4	; <UNPREDICTABLE>
    ff28:	strcc	r5, [r4], -r4, lsl #19
    ff2c:	mvnsle	r2, r0, lsl #24
    ff30:	ldm	sl!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    ff34:	stmib	r5, {r8, r9, sp}^
    ff38:	mcrvs	3, 5, r3, cr11, cr11, {0}
    ff3c:	ldmdavs	r8, {r0, r1, r4, r5, r6, r8, ip, sp, pc}
    ff40:	strcs	fp, [r4], #-312	; 0xfffffec8
    ff44:	ldm	r0!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    ff48:	ldmdbpl	r8, {r0, r1, r3, r5, r7, r9, sl, fp, sp, lr}
    ff4c:	stmdacs	r0, {r2, sl, ip, sp}
    ff50:			; <UNDEFINED> instruction: 0x4618d1f8
    ff54:	stmia	r8!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    ff58:	strtvs	r2, [fp], r0, lsl #6
    ff5c:	svclt	0x0000bd70
    ff60:	addcs	fp, r0, r8, lsl #10
    ff64:			; <UNDEFINED> instruction: 0xff4ef00b
    ff68:	stmib	r0, {r9, sp}^
    ff6c:	strvs	r2, [r2], -r0, lsl #4
    ff70:	andscs	lr, sl, #192, 18	; 0x300000
    ff74:	andscs	lr, ip, #192, 18	; 0x300000
    ff78:	stclt	7, cr6, [r8, #-520]	; 0xfffffdf8
    ff7c:	subcs	fp, r8, r0, lsl r5
    ff80:			; <UNDEFINED> instruction: 0xff40f00b
    ff84:	tstcs	r0, r8, lsr r2
    ff88:	andscc	r4, r0, r4, lsl #12
    ff8c:	b	19cdf60 <pclose@plt+0x19ca950>
    ff90:	mvnscc	pc, #79	; 0x4f
    ff94:	strtmi	r2, [r0], -r0, lsl #4
    ff98:	andcs	lr, r0, #196, 18	; 0x310000
    ff9c:	movwcc	lr, #10692	; 0x29c4
    ffa0:	lfmlt	f6, 4, [r0, #-396]	; 0xfffffe74
    ffa4:	svcmi	0x00f0e92d
    ffa8:	stc	6, cr4, [sp, #-512]!	; 0xfffffe00
    ffac:	vldmdbmi	sl!, {d24}
    ffb0:	stmdbgt	pc, {r1, r3, r4, r5, r6, sl, fp, lr}	; <UNPREDICTABLE>
    ffb4:	addlt	r4, fp, sp, ror r4
    ffb8:	vmlage.f16	s10, s10, s25	; <UNPREDICTABLE>
    ffbc:	strls	r6, [r9], #-2084	; 0xfffff7dc
    ffc0:	streq	pc, [r0], #-79	; 0xffffffb1
    ffc4:	stm	r6, {r2, r3, r6, sl, fp, ip}
    ffc8:	tstls	r4, pc
    ffcc:	adcshi	pc, r5, r0
    ffd0:	vshl.s8	d20, d8, d5
    ffd4:	tstls	r6, r4, asr r3
    ffd8:	cmppl	r5, #268435468	; 0x1000000c	; <UNPREDICTABLE>
    ffdc:			; <UNDEFINED> instruction: 0xf0019303
    ffe0:	blls	1cf22c <pclose@plt+0x1cbc1c>
    ffe4:	ldmdbeq	r0, {r0, r2, r3, r8, ip, sp, lr, pc}
    ffe8:			; <UNDEFINED> instruction: 0xa1b4f8df
    ffec:	ldrbtmi	r2, [sl], #1792	; 0x700
    fff0:	blmi	1b21058 <pclose@plt+0x1b1da48>
    fff4:	andls	r3, r6, sl
    fff8:	mcr	4, 0, r4, cr8, cr11, {3}
    fffc:			; <UNDEFINED> instruction: 0x464a3a10
   10000:			; <UNDEFINED> instruction: 0x46504631
   10004:			; <UNDEFINED> instruction: 0xf8a0f001
   10008:	stmdacs	r0, {r2, r9, sl, lr}
   1000c:	addshi	pc, r5, r0, asr #32
   10010:	movwcc	r9, #6916	; 0x1b04
   10014:	ldmdblt	pc!, {r1, r2, r8, r9, ip, pc}	; <UNPREDICTABLE>
   10018:	ldrtmi	r4, [r1], -r3, ror #16
   1001c:			; <UNDEFINED> instruction: 0xf0014478
   10020:	stmdacs	r0, {r0, r1, r2, r4, r5, r9, fp, ip, sp, lr, pc}
   10024:	blls	1c47d8 <pclose@plt+0x1c11c8>
   10028:	vnmls.f16	s18, s16, s10
   1002c:	ldrmi	r0, [r9], #-2576	; 0xfffff5f0
   10030:			; <UNDEFINED> instruction: 0xf9eef001
   10034:	stclne	6, cr4, [r8], #-20	; 0xffffffec
   10038:	movwcs	fp, #3868	; 0xf1c
   1003c:			; <UNDEFINED> instruction: 0xf0009301
   10040:			; <UNDEFINED> instruction: 0xf7ff8089
   10044:			; <UNDEFINED> instruction: 0xf8d8ff9b
   10048:			; <UNDEFINED> instruction: 0x07d32074
   1004c:	ldrle	r4, [r0, #-1667]	; 0xfffff97d
   10050:	ldrdne	pc, [r4], -r8
   10054:			; <UNDEFINED> instruction: 0xf8db0792
   10058:			; <UNDEFINED> instruction: 0xf8cb0010
   1005c:			; <UNDEFINED> instruction: 0xf0401000
   10060:	svclt	0x00480101
   10064:	andeq	pc, r3, r0, asr #32
   10068:	andsne	pc, r0, fp, asr #17
   1006c:			; <UNDEFINED> instruction: 0xf8cbbf48
   10070:	ldmib	sp, {r4}^
   10074:	ldrmi	r1, [r5], #-517	; 0xfffffdfb
   10078:	strmi	r9, [sp], #-1286	; 0xfffffafa
   1007c:			; <UNDEFINED> instruction: 0xf0014628
   10080:			; <UNDEFINED> instruction: 0x5c2bfbe9
   10084:	blcs	1fd6130 <pclose@plt+0x1fd2b20>
   10088:	blcs	3fcf0 <pclose@plt+0x3c6e0>
   1008c:			; <UNDEFINED> instruction: 0xf1c1d009
   10090:	strmi	r0, [sl], -r1
   10094:			; <UNDEFINED> instruction: 0xf8121884
   10098:	blcs	1fca4 <pclose@plt+0x1c694>
   1009c:	blcs	1fffd04 <pclose@plt+0x1ffc6f4>
   100a0:	blcs	2004888 <pclose@plt+0x2001278>
   100a4:	stfnep	f5, [r5], #-684	; 0xfffffd54
   100a8:	strtmi	r9, [r8], -r2, lsl #2
   100ac:	cdp2	0, 10, cr15, cr10, cr11, {0}
   100b0:	stmdbls	r2, {r1, r5, r9, sl, lr}
   100b4:	andeq	pc, r4, fp, asr #17
   100b8:	ldmib	r6, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   100bc:	ldrdcc	pc, [r4], -fp
   100c0:			; <UNDEFINED> instruction: 0xf04f9902
   100c4:	andcs	r0, sl, #0, 24
   100c8:			; <UNDEFINED> instruction: 0xf8031948
   100cc:	strbtmi	ip, [r1], -r4
   100d0:	svc	0x00e4f7f2
   100d4:	ldrsbtcc	pc, [r0], #-136	; 0xffffff78	; <UNPREDICTABLE>
   100d8:	ldrdne	pc, [r4], -r8
   100dc:	stcls	12, cr1, [r1], {186}	; 0xba
   100e0:			; <UNDEFINED> instruction: 0xf104429a
   100e4:			; <UNDEFINED> instruction: 0xf8cb35ff
   100e8:			; <UNDEFINED> instruction: 0xf8cb1000
   100ec:			; <UNDEFINED> instruction: 0xf8cb5024
   100f0:			; <UNDEFINED> instruction: 0xf8d80008
   100f4:	tstle	r0, #108	; 0x6c
   100f8:	eorsle	r2, r8, r0, lsl #22
   100fc:	eorsle	r2, pc, r0, lsl #16
   10100:	addsmi	r9, r3, #12288	; 0x3000
   10104:	mrrcne	8, 4, sp, sl, cr4
   10108:	cmpeq	r3, #2048	; 0x800
   1010c:			; <UNDEFINED> instruction: 0xf8c80099
   10110:			; <UNDEFINED> instruction: 0xf00b3070
   10114:			; <UNDEFINED> instruction: 0xf8c8fe9b
   10118:			; <UNDEFINED> instruction: 0xf840006c
   1011c:	bl	3c1c0 <pclose@plt+0x38bb0>
   10120:	movwcs	r0, #135	; 0x87
   10124:	subvs	r4, r3, sl, asr #12
   10128:			; <UNDEFINED> instruction: 0x46504631
   1012c:			; <UNDEFINED> instruction: 0xf0013701
   10130:	strmi	pc, [r4], -fp, lsl #16
   10134:			; <UNDEFINED> instruction: 0xf43f2800
   10138:	bmi	73beec <pclose@plt+0x7388dc>
   1013c:	ldrbtmi	r4, [sl], #-2839	; 0xfffff4e9
   10140:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   10144:	subsmi	r9, sl, r9, lsl #22
   10148:	andlt	sp, fp, r4, lsr #2
   1014c:	blhi	cb448 <pclose@plt+0xc7e38>
   10150:	svchi	0x00f0e8bd
   10154:	movwne	lr, #23005	; 0x59dd
   10158:	ldrmi	r4, [r9], #-2069	; 0xfffff7eb
   1015c:			; <UNDEFINED> instruction: 0xf0014478
   10160:	mcrrne	9, 5, pc, r1, cr7	; <UNPREDICTABLE>
   10164:	rscle	r4, r8, r5, lsl #12
   10168:	movwls	r2, #4865	; 0x1301
   1016c:	cmncs	r4, #27525120	; 0x1a40000
   10170:	rsbscc	pc, r0, r8, asr #17
   10174:	bicle	r2, r6, r0, lsl #16
   10178:	bicvc	pc, r8, pc, asr #8
   1017c:	strb	r2, [r6, r0]
   10180:	svclt	0x00140f9a
   10184:	andcs	r2, r0, #268435456	; 0x10000000
   10188:	strle	r0, [r1], #-153	; 0xffffff67
   1018c:	rscsle	r2, r5, r0, lsl #20
   10190:			; <UNDEFINED> instruction: 0xff10f00b
   10194:	ldmda	r6, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   10198:			; <UNDEFINED> instruction: 0x0002bcb4
   1019c:	andeq	r0, r0, r0, ror #4
   101a0:	andeq	r5, r1, lr, lsr sp
   101a4:	andeq	r5, r1, r0, asr #28
   101a8:	andeq	r7, r1, r4, lsl #28
   101ac:	andeq	fp, r2, sl, lsr #22
   101b0:	ldrdeq	r7, [r1], -r0
   101b4:	svcmi	0x00f0e92d
   101b8:	stc	6, cr4, [sp, #-16]!
   101bc:	strcs	r8, [r1, -r2, lsl #22]
   101c0:	ldrbcs	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
   101c4:	ldrbcc	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
   101c8:	addslt	r4, r5, sl, ror r4
   101cc:	mcrge	8, 0, r5, cr7, cr3, {6}
   101d0:	tstls	r3, #1769472	; 0x1b0000
   101d4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   101d8:	mrc2	7, 4, pc, cr8, cr15, {7}
   101dc:	tstne	r8, #212, 18	; 0x350000
   101e0:	svcvs	0x00624630
   101e4:	tstls	r7, sl, lsl #14
   101e8:	andeq	pc, r1, #34	; 0x22
   101ec:	ldrtne	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
   101f0:			; <UNDEFINED> instruction: 0xf5b39308
   101f4:			; <UNDEFINED> instruction: 0x6762737a
   101f8:	svclt	0x00484479
   101fc:	movwls	r2, #37632	; 0x9300
   10200:	blx	fe7cc20e <pclose@plt+0xfe7c8bfe>
   10204:	strmi	r1, [r3], -r2, asr #19
   10208:	vqsub.s8	d4, d16, d26
   1020c:	cdpvs	0, 6, cr8, cr2, cr6, {5}
   10210:	ldrmi	r2, [pc], -r0, lsl #6
   10214:	movwcs	r9, #4880	; 0x1310
   10218:	strls	pc, [r8], #2271	; 0x8df
   1021c:	tstcs	r1, #3358720	; 0x334000
   10220:	beq	f4c65c <pclose@plt+0xf4904c>
   10224:	strcc	pc, [r0], #2271	; 0x8df
   10228:	mcrvs	4, 1, r4, cr1, cr9, {7}
   1022c:	mcr	4, 0, r4, cr8, cr11, {3}
   10230:	tstls	pc, r0, lsl sl	; <UNPREDICTABLE>
   10234:			; <UNDEFINED> instruction: 0xf0014650
   10238:			; <UNDEFINED> instruction: 0xf1b0fb3f
   1023c:			; <UNDEFINED> instruction: 0x46803fff
   10240:	stmdals	pc, {r0, r1, r5, r6, ip, lr, pc}	; <UNPREDICTABLE>
   10244:	subhi	pc, r0, sp, asr #17
   10248:			; <UNDEFINED> instruction: 0xf0014440
   1024c:	blls	44efc0 <pclose@plt+0x44b9b0>
   10250:	strmi	r9, [r1], -pc, lsl #28
   10254:	strmi	r4, [lr], #-1049	; 0xfffffbe7
   10258:			; <UNDEFINED> instruction: 0x46489110
   1025c:			; <UNDEFINED> instruction: 0xf0014631
   10260:	mcrrne	8, 13, pc, r2, cr7	; <UNPREDICTABLE>
   10264:	svclt	0x00184605
   10268:	bleq	4c3ac <pclose@plt+0x48d9c>
   1026c:	ldmdbne	r0!, {r0, r1, r2, r3, r4, r6, ip, lr, pc}^
   10270:	blx	ffc4c27c <pclose@plt+0xffc48c6c>
   10274:			; <UNDEFINED> instruction: 0xf7ff4405
   10278:			; <UNDEFINED> instruction: 0xf8dffe81
   1027c:	andcs	r1, r0, #48, 8	; 0x30000000
   10280:			; <UNDEFINED> instruction: 0x46034479
   10284:			; <UNDEFINED> instruction: 0x461d1970
   10288:			; <UNDEFINED> instruction: 0xf7fa3304
   1028c:	stmdavs	fp!, {r0, r2, r5, r7, fp, ip, sp, lr, pc}^
   10290:	suble	r2, r8, r0, lsl #22
   10294:	blcs	2e308 <pclose@plt+0x2acf8>
   10298:	svcvs	0x0061d045
   1029c:	strbeq	r6, [r8, r3, ror #16]
   102a0:	andhi	pc, r8, r5, asr #17
   102a4:	stmdbvs	sl!, {r0, r1, r3, r8, sl, ip, lr, pc}
   102a8:	eorvs	r0, fp, r9, lsl #15
   102ac:	movweq	pc, #4162	; 0x1042	; <UNPREDICTABLE>
   102b0:			; <UNDEFINED> instruction: 0xf042bf48
   102b4:			; <UNDEFINED> instruction: 0x612b0203
   102b8:	svclt	0x00486863
   102bc:	svcvs	0x0026612a
   102c0:			; <UNDEFINED> instruction: 0xf10b1cba
   102c4:	mcrvs	1, 7, r3, cr0, cr15, {7}
   102c8:	strhtvs	r4, [fp], -r2
   102cc:	movwle	r6, #57961	; 0xe269
   102d0:	teqle	r8, r0, lsl #28
   102d4:	vst1.16	{d18-d20}, [pc :128], r4
   102d8:	strvs	r7, [r6, -r8, asr #3]!
   102dc:	ldfnep	f3, [r3], #-96	; 0xffffffa0
   102e0:	ldrbeq	lr, [r6], -r3, lsl #22
   102e4:			; <UNDEFINED> instruction: 0x672600b1
   102e8:	ldc2	0, cr15, [r0, #44]!	; 0x2c
   102ec:			; <UNDEFINED> instruction: 0xf84066e0
   102f0:	bl	24394 <pclose@plt+0x20d84>
   102f4:	movwcs	r0, #135	; 0x87
   102f8:	subvs	r3, r3, r1, lsl #14
   102fc:			; <UNDEFINED> instruction: 0xf0014650
   10300:			; <UNDEFINED> instruction: 0xf1b0fadb
   10304:			; <UNDEFINED> instruction: 0x46803fff
   10308:	bmi	ffa8497c <pclose@plt+0xffa8136c>
   1030c:	ldrbtmi	r4, [sl], #-3043	; 0xfffff41d
   10310:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   10314:	subsmi	r9, sl, r3, lsl fp
   10318:			; <UNDEFINED> instruction: 0x81bbf040
   1031c:	ldc	0, cr11, [sp], #84	; 0x54
   10320:	pop	{r1, r8, r9, fp, pc}
   10324:	qsub8mi	r8, r8, r0
   10328:	mrc	7, 7, APSR_nzcv, cr14, cr2, {7}
   1032c:	cdp	7, 1, cr14, cr8, cr2, {4}
   10330:			; <UNDEFINED> instruction: 0x46310a10
   10334:			; <UNDEFINED> instruction: 0xf86cf001
   10338:	strmi	r1, [r5], -r3, asr #24
   1033c:			; <UNDEFINED> instruction: 0xf04fbf18
   10340:	orrsle	r0, r4, r1, lsl #22
   10344:	stmdacs	r0, {r1, r2, r4, r5, r6, r8, r9, sl, sp, lr, pc}
   10348:	msrhi	SPSR_fxc, r0
   1034c:	cmppl	r4, #1342177284	; 0x50000004	; <UNPREDICTABLE>
   10350:	cmppl	r5, #268435468	; 0x1000000c	; <UNPREDICTABLE>
   10354:	stmible	r2, {r1, r2, r3, r4, r7, r9, lr}^
   10358:	ldmibmi	r6, {r2, r3, r5, r6, r8, sp, lr, pc}^
   1035c:	mrcne	6, 2, r4, cr13, cr0, {1}
   10360:	beq	4c4a4 <pclose@plt+0x48e94>
   10364:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
   10368:			; <UNDEFINED> instruction: 0xf0015a08
   1036c:			; <UNDEFINED> instruction: 0xf1b0fae9
   10370:			; <UNDEFINED> instruction: 0x46803fff
   10374:	svcge	0x004bf43f
   10378:	cdpvs	15, 2, cr6, cr0, cr3, {3}
   1037c:			; <UNDEFINED> instruction: 0x6763433b
   10380:			; <UNDEFINED> instruction: 0xf8df4440
   10384:			; <UNDEFINED> instruction: 0xf0019334
   10388:			; <UNDEFINED> instruction: 0x6e23fabd
   1038c:			; <UNDEFINED> instruction: 0x464944f9
   10390:	strbmi	r9, [r0], #-771	; 0xfffffcfd
   10394:	bleq	2cc79c <pclose@plt+0x2c918c>
   10398:	andeq	lr, fp, r3, lsl #22
   1039c:	stmdb	r6!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   103a0:	bl	2f6fb4 <pclose@plt+0x2f39a4>
   103a4:	stmiami	r5, {r8}^
   103a8:	ldrbtmi	r4, [r8], #-1049	; 0xfffffbe7
   103ac:			; <UNDEFINED> instruction: 0xf89af001
   103b0:			; <UNDEFINED> instruction: 0xf0002800
   103b4:	absvssp	f0, f2
   103b8:	stmibmi	r1, {r0, r1, r3, fp, sp, pc}^
   103bc:	ldrbtmi	r9, [r9], #-1806	; 0xfffff8f2
   103c0:	bhi	34aafc <pclose@plt+0x3474ec>
   103c4:			; <UNDEFINED> instruction: 0xf001930b
   103c8:			; <UNDEFINED> instruction: 0x4607fabb
   103cc:	addsle	r1, ip, r8, ror ip
   103d0:	ldrtmi	r6, [r8], #-3616	; 0xfffff1e0
   103d4:	blx	fe5cc3e0 <pclose@plt+0xfe5c8dd0>
   103d8:	strbmi	r6, [r9], -r3, lsr #28
   103dc:			; <UNDEFINED> instruction: 0xf1004438
   103e0:	ldmibne	r8, {r0, r3, r8, r9, sl}^
   103e4:	stmdb	r2, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   103e8:	ldrtmi	r6, [r1], -r3, ror #30
   103ec:	strhi	lr, [r8, #-2509]	; 0xfffff633
   103f0:	movweq	pc, #8259	; 0x2043	; <UNPREDICTABLE>
   103f4:	strmi	r6, [r2], -r3, ror #14
   103f8:	ldrmi	r4, [r7], #-1568	; 0xfffff9e0
   103fc:	stmdavc	ip, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
   10400:	ldc2l	7, cr15, [r0, #1020]	; 0x3fc
   10404:	blcs	2bf98 <pclose@plt+0x28988>
   10408:	svcge	0x007ff43f
   1040c:			; <UNDEFINED> instruction: 0x360be9dd
   10410:	ldrmi	r9, [lr], #-2573	; 0xfffff5f3
   10414:	movwls	r4, #13331	; 0x3413
   10418:			; <UNDEFINED> instruction: 0xf080429e
   1041c:			; <UNDEFINED> instruction: 0xf8df8131
   10420:	ldrbmi	fp, [r1], r4, lsr #5
   10424:	vmin.s8	q10, <illegal reg q10.5>, q0
   10428:	ldrbtmi	r5, [fp], #852	; 0x354
   1042c:	cmppl	r5, #268435468	; 0x1000000c	; <UNPREDICTABLE>
   10430:	movwls	r9, #17413	; 0x4405
   10434:			; <UNDEFINED> instruction: 0x46584631
   10438:			; <UNDEFINED> instruction: 0xffeaf000
   1043c:	strmi	r1, [r4], -r1, asr #24
   10440:	andcs	sp, r8, sl, lsr r0
   10444:	ldc2l	0, cr15, [lr], {11}
   10448:	strtmi	r4, [r0], -r7, lsl #12
   1044c:	ldc2l	0, cr15, [sl], {11}
   10450:	ldrtmi	r1, [r1], -r2, ror #28
   10454:	strtmi	r4, [r5], #-1541	; 0xfffff9fb
   10458:			; <UNDEFINED> instruction: 0xf7f36038
   1045c:	tstcs	r0, r6, lsl #16
   10460:	ldmdbne	r0!, {r1, r3, r9, sp}
   10464:	stcne	8, cr15, [r1], {5}
   10468:	mrc	7, 0, APSR_nzcv, cr8, cr2, {7}
   1046c:	andeq	pc, r2, #1073741826	; 0x40000002
   10470:	rsbsvs	r4, r8, r2, asr r5
   10474:			; <UNDEFINED> instruction: 0xf1bad310
   10478:			; <UNDEFINED> instruction: 0xf0400f00
   1047c:			; <UNDEFINED> instruction: 0xf1b880c5
   10480:	svclt	0x000b0f00
   10484:	cmpcs	r0, r8, lsr #2
   10488:	beq	2cc5cc <pclose@plt+0x2c8fbc>
   1048c:	beq	44c5d0 <pclose@plt+0x448fc0>
   10490:			; <UNDEFINED> instruction: 0xf00b4640
   10494:	pkhtbmi	pc, r0, fp, asr #25	; <UNPREDICTABLE>
   10498:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
   1049c:	bl	218ca4 <pclose@plt+0x215694>
   104a0:			; <UNDEFINED> instruction: 0xf8410189
   104a4:			; <UNDEFINED> instruction: 0xf8487c04
   104a8:			; <UNDEFINED> instruction: 0xf8162029
   104ac:	blcs	29f0b8 <pclose@plt+0x29baa8>
   104b0:	blls	104ca4 <pclose@plt+0x101694>
   104b4:	pople	{r0, r1, r4, r5, r7, r9, lr}
   104b8:	stcls	6, cr4, [r5], {71}	; 0x47
   104bc:			; <UNDEFINED> instruction: 0xf0002f00
   104c0:	mcrvs	0, 1, r8, cr1, cr15, {6}
   104c4:	cdpvs	8, 6, cr10, cr2, cr15, {0}
   104c8:	strcs	r2, [r0, #-769]	; 0xfffffcff
   104cc:	tstls	pc, r0, lsl r5	; <UNPREDICTABLE>
   104d0:	tstcs	r1, #3358720	; 0x334000
   104d4:			; <UNDEFINED> instruction: 0xf9f0f001
   104d8:	stmdavs	r0!, {r1, r7, r9, sl, lr}^
   104dc:	ldc2l	0, cr15, [lr, #-44]	; 0xffffffd4
   104e0:	svccc	0x00fff1ba
   104e4:	strtmi	fp, [sl], r8, lsl #30
   104e8:			; <UNDEFINED> instruction: 0xf7fa4681
   104ec:	strmi	pc, [r1, #2973]	; 0xb9d
   104f0:			; <UNDEFINED> instruction: 0xf800bf38
   104f4:	strbmi	r5, [r8], -r1, lsl #24
   104f8:	svc	0x0064f7f2
   104fc:	ldrdcc	pc, [r0], -r8
   10500:	blcs	21d1c <pclose@plt+0x1e70c>
   10504:	addshi	pc, r8, r0
   10508:	movwcs	r4, #1602	; 0x642
   1050c:	svcne	0x0004f852
   10510:	movwcc	r4, #5656	; 0x1618
   10514:	mvnsle	r2, r0, lsl #18
   10518:	addeq	r3, r0, r2
   1051c:	ldc2l	0, cr15, [r2], #-44	; 0xffffffd4
   10520:			; <UNDEFINED> instruction: 0x4602683b
   10524:	blcs	29fac <pclose@plt+0x2699c>
   10528:	adchi	pc, lr, r0
   1052c:			; <UNDEFINED> instruction: 0xb198f8df
   10530:	ldrtmi	r1, [r8], sl, lsr #25
   10534:	ldrbtmi	r9, [fp], #1796	; 0x704
   10538:	strcs	r4, [r0], -pc, asr #12
   1053c:	strls	r4, [r3], #-1681	; 0xfffff96f
   10540:			; <UNDEFINED> instruction: 0xf7f26818
   10544:	strbmi	lr, [r8], #-3904	; 0xfffff0c0
   10548:	mrrc2	0, 0, pc, ip, cr11	; <UNPREDICTABLE>
   1054c:	ldrdgt	pc, [r0], -r8
   10550:			; <UNDEFINED> instruction: 0xf04f465b
   10554:	strdcs	r3, [r1, -pc]
   10558:	ldrdmi	pc, [r0], -ip
   1055c:	strvc	lr, [r0], #-2509	; 0xfffff633
   10560:			; <UNDEFINED> instruction: 0xf7f24605
   10564:	blls	10c31c <pclose@plt+0x108d0c>
   10568:			; <UNDEFINED> instruction: 0xf8586e9a
   1056c:	orrspl	r3, r5, r4, lsl #30
   10570:	blcs	1dd88 <pclose@plt+0x1a778>
   10574:	ldrtmi	sp, [r9], r4, ror #3
   10578:			; <UNDEFINED> instruction: 0x4703e9dd
   1057c:			; <UNDEFINED> instruction: 0x46484416
   10580:	eorsvs	r2, r3, r0, lsl #6
   10584:			; <UNDEFINED> instruction: 0xf7f29203
   10588:	mcrvs	13, 7, lr, cr5, cr0, {6}
   1058c:	stmdavs	r8!, {r1, r2, r3, r4, r5, fp, sp, lr}
   10590:	rsbsle	r2, fp, r0, lsl #16
   10594:			; <UNDEFINED> instruction: 0xf06f9a03
   10598:	cdpcs	12, 0, cr4, cr0, cr0, {2}
   1059c:			; <UNDEFINED> instruction: 0xf8d0d05e
   105a0:	ldrtmi	r8, [lr], r8
   105a4:	movwcs	r4, #1585	; 0x631
   105a8:			; <UNDEFINED> instruction: 0xf85ee003
   105ac:	movwcc	r1, #7940	; 0x1f04
   105b0:	stmdavs	r9, {r0, r5, r8, ip, sp, pc}^
   105b4:	ble	ffe21bdc <pclose@plt+0xffe1e5cc>
   105b8:	eorsle	r2, pc, r0, lsl #22
   105bc:			; <UNDEFINED> instruction: 0xf8574463
   105c0:			; <UNDEFINED> instruction: 0xf852e023
   105c4:			; <UNDEFINED> instruction: 0xf8de1023
   105c8:	andvs	r3, r1, r4
   105cc:	movweq	lr, #15272	; 0x3ba8
   105d0:	addvs	r4, r3, r3, asr r4
   105d4:	svceq	0x0004f855
   105d8:	bicsle	r2, lr, r0, lsl #16
   105dc:	ldmdavs	r0!, {r2, r3, r4, r5, r9, sl, lr}
   105e0:	stc	7, cr15, [r2, #968]!	; 0x3c8
   105e4:			; <UNDEFINED> instruction: 0xf7f26820
   105e8:			; <UNDEFINED> instruction: 0xf854eda0
   105ec:	cdpcs	15, 0, cr6, cr0, cr4, {0}
   105f0:			; <UNDEFINED> instruction: 0x4638d1f5
   105f4:	ldc	7, cr15, [r8, #968]	; 0x3c8
   105f8:	ldrtmi	lr, [r1], -r7, lsl #13
   105fc:	stmib	sp, {r5, r9, sl, lr}^
   10600:			; <UNDEFINED> instruction: 0xf7ff8508
   10604:	str	pc, [r0], pc, asr #25
   10608:	svceq	0x0000f1b8
   1060c:	blls	1446c4 <pclose@plt+0x1410b4>
   10610:	stmdale	pc, {r1, r3, r4, r7, r8, sl, lr}	; <UNPREDICTABLE>
   10614:	andeq	pc, r1, #-2147483646	; 0x80000002
   10618:	beq	16cb228 <pclose@plt+0x16c7c18>
   1061c:	orreq	lr, sl, pc, asr #20
   10620:	svceq	0x00b3e736
   10624:	movwcs	fp, #7956	; 0x1f14
   10628:	adcseq	r2, r1, r0, lsl #6
   1062c:	blcs	4563c <pclose@plt+0x4202c>
   10630:	mrcge	4, 2, APSR_nzcv, cr9, cr15, {1}
   10634:	ldc2	0, cr15, [lr], #44	; 0x2c
   10638:	strb	r2, [pc, -r4]!
   1063c:	ldmdavs	r0!, {r0, r2, r3, r4, r9, sl, lr}
   10640:	ldcl	7, cr15, [r2, #-968]!	; 0xfffffc38
   10644:			; <UNDEFINED> instruction: 0xf7f26838
   10648:	mcrvs	13, 5, lr, cr3, cr0, {3}
   1064c:	strcc	r5, [r4, #-2392]	; 0xfffff6a8
   10650:	stcl	7, cr15, [sl, #-968]!	; 0xfffffc38
   10654:	svcvs	0x0004f857
   10658:	mvnsle	r2, r0, lsl #28
   1065c:	strtmi	r2, [r0], -r0, lsl #6
   10660:			; <UNDEFINED> instruction: 0xf7ff66a3
   10664:			; <UNDEFINED> instruction: 0xe650fc53
   10668:	orrsvc	lr, sl, #389120	; 0x5f000
   1066c:	andcs	fp, r1, #20, 30	; 0x50
   10670:	b	17d8e78 <pclose@plt+0x17d5868>
   10674:	ldrble	r0, [sp], #394	; 0x18a
   10678:			; <UNDEFINED> instruction: 0xf43f2a00
   1067c:	ldrb	sl, [r9, r9, lsl #30]
   10680:			; <UNDEFINED> instruction: 0xf7ff4620
   10684:	strb	pc, [r0], -r3, asr #24	; <UNPREDICTABLE>
   10688:	ldrb	r4, [r8, -r6, lsl #12]!
   1068c:	adcsle	r2, r0, r0, lsl #28
   10690:			; <UNDEFINED> instruction: 0xf7f2e7a4
   10694:	svclt	0x0000ed98
   10698:	andeq	fp, r2, r0, lsr #21
   1069c:	andeq	r0, r0, r0, ror #4
   106a0:	andeq	r7, r1, ip, lsr ip
   106a4:	andeq	r5, r1, r0, lsl ip
   106a8:	andeq	r7, r1, r0, lsl #24
   106ac:	andeq	r7, r1, r8, ror #23
   106b0:	andeq	fp, r2, sl, asr r9
   106b4:	andeq	r7, r1, r0, ror #21
   106b8:	andeq	r7, r1, r4, asr #21
   106bc:	andeq	r7, r1, r6, ror sl
   106c0:	muleq	r1, r6, sl
   106c4:	andeq	r5, r1, r2, lsl sl
   106c8:	andeq	r7, r1, sl, lsr #18
   106cc:	blmi	f22fc0 <pclose@plt+0xf1f9b0>
   106d0:	push	{r1, r3, r4, r5, r6, sl, lr}
   106d4:			; <UNDEFINED> instruction: 0xb09841f0
   106d8:			; <UNDEFINED> instruction: 0x460758d3
   106dc:	tstls	r7, #1769472	; 0x1b0000
   106e0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   106e4:	blcs	bee6f8 <pclose@plt+0xbeb0e8>
   106e8:			; <UNDEFINED> instruction: 0xf04fbf08
   106ec:	andle	r0, ip, r1, lsl #16
   106f0:	svclt	0x00092b2e
   106f4:	mulhi	r1, r0, r8
   106f8:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   106fc:	stmdaeq	pc!, {r3, r5, r7, r8, ip, sp, lr, pc}	; <UNPREDICTABLE>
   10700:			; <UNDEFINED> instruction: 0xf888fab8
   10704:	b	140032c <pclose@plt+0x13fcd1c>
   10708:	blmi	b96870 <pclose@plt+0xb93260>
   1070c:	ldmdavs	sp, {r0, r1, r3, r4, r5, r6, sl, lr}
   10710:	teqlt	sp, #44, 12	; 0x2c00000
   10714:	ldmdblt	ip, {r2, r3, r5, fp, sp, lr}^
   10718:			; <UNDEFINED> instruction: 0xf1b8e024
   1071c:	tstle	r4, r0, lsl #30
   10720:	ldrtmi	r6, [r8], -r1, lsr #16
   10724:	stc	7, cr15, [lr], #968	; 0x3c8
   10728:			; <UNDEFINED> instruction: 0xf855b148
   1072c:	biclt	r4, ip, r4, lsl #30
   10730:	ldrtmi	r6, [r8], -r6, ror #16
   10734:			; <UNDEFINED> instruction: 0xf7f24631
   10738:	stmdacs	r0, {r1, r2, r5, r7, sl, fp, sp, lr, pc}
   1073c:	ldrtmi	sp, [r1], -sp, ror #3
   10740:	andcs	r4, r3, sl, ror #12
   10744:	ldcl	7, cr15, [r4, #-968]!	; 0xfffffc38
   10748:	andsle	r3, r7, r1
   1074c:	blvs	18f6f80 <pclose@plt+0x18f3970>
   10750:			; <UNDEFINED> instruction: 0xd113429a
   10754:	vstmiavs	r3!, {s18-s33}
   10758:			; <UNDEFINED> instruction: 0xd10f429a
   1075c:	tstlt	r3, #560	; 0x230
   10760:	mvnlt	r6, r3, ror #29
   10764:	blmi	5a2fcc <pclose@plt+0x59f9bc>
   10768:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1076c:	blls	5ea7dc <pclose@plt+0x5e71cc>
   10770:	qsuble	r4, sl, r0
   10774:	andslt	r4, r8, r0, lsr #12
   10778:	ldrhhi	lr, [r0, #141]!	; 0x8d
   1077c:	tstcs	r0, r5, lsr #16
   10780:			; <UNDEFINED> instruction: 0xf1046f62
   10784:	blmi	4507ac <pclose@plt+0x44d19c>
   10788:	addpl	pc, r0, #1107296256	; 0x42000000
   1078c:	ldrbtmi	r6, [fp], #-1890	; 0xfffff89e
   10790:	subscs	r7, r8, #41	; 0x29
   10794:	strmi	r6, [ip], -r3, rrx
   10798:	mcr	7, 3, pc, cr0, cr2, {7}	; <UNPREDICTABLE>
   1079c:	strtmi	lr, [r0], -r2, ror #15
   107a0:	stc2	7, cr15, [r8, #-1020]	; 0xfffffc04
   107a4:			; <UNDEFINED> instruction: 0x4620e7de
   107a8:	blx	1ece7ae <pclose@plt+0x1ecb19e>
   107ac:	blcs	2c040 <pclose@plt+0x28a30>
   107b0:			; <UNDEFINED> instruction: 0x461cd1d6
   107b4:			; <UNDEFINED> instruction: 0xf7f2e7d6
   107b8:	svclt	0x0000ed06
   107bc:	muleq	r2, r8, r5
   107c0:	andeq	r0, r0, r0, ror #4
   107c4:	andeq	sp, r2, r8, lsl #24
   107c8:	andeq	fp, r2, r0, lsl #10
   107cc:	ldrdeq	r7, [r1], -lr
   107d0:	mvnsmi	lr, sp, lsr #18
   107d4:	stclmi	0, cr11, [sp, #-648]!	; 0xfffffd78
   107d8:	stmdaeq	r8!, {r0, r2, r3, r8, ip, sp, lr, pc}
   107dc:	blge	e3994 <pclose@plt+0xe0384>
   107e0:			; <UNDEFINED> instruction: 0x460e447d
   107e4:	stmdbge	r2, {r1, r6, r9, sl, lr}
   107e8:	strmi	r5, [r7], -ip, lsr #18
   107ec:	strtls	r6, [r1], #-2084	; 0xfffff7dc
   107f0:	streq	pc, [r0], #-79	; 0xffffffb1
   107f4:			; <UNDEFINED> instruction: 0xf9def7f8
   107f8:	stmdacs	r0, {r0, r2, r9, sl, lr}
   107fc:	adcshi	pc, r8, r0
   10800:	blx	febce806 <pclose@plt+0xfebcb1f6>
   10804:	ldrtmi	r4, [r8], -r4, lsl #12
   10808:	blx	ff24c83e <pclose@plt+0xff24922e>
   1080c:			; <UNDEFINED> instruction: 0xf7fa6060
   10810:	eorvs	pc, r0, fp, lsl #20
   10814:	blx	ff0cc84a <pclose@plt+0xff0c923a>
   10818:	eorvs	r2, r0, lr, lsr #2
   1081c:	ldcl	7, cr15, [r8, #968]	; 0x3c8
   10820:	movwcs	fp, #264	; 0x108
   10824:	subscs	r7, r8, #3
   10828:	andeq	pc, r8, r4, lsl #2
   1082c:			; <UNDEFINED> instruction: 0xf7f24641
   10830:	ldmib	sp, {r1, r3, r7, sl, fp, sp, lr, pc}^
   10834:	stmib	r4, {r1, r9, ip, sp}^
   10838:	tstlt	sl, r8, lsl r3
   1083c:			; <UNDEFINED> instruction: 0xf0426f62
   10840:	strbvs	r0, [r2, -r8, lsl #4]!
   10844:	stmdbge	r6, {r0, r1, r4, r6, fp, lr}
   10848:	movwpl	lr, #27085	; 0x69cd
   1084c:	cmnvc	sl, #750780416	; 0x2cc00000	; <UNPREDICTABLE>
   10850:	ldrbtmi	sl, [r8], #-2564	; 0xfffff5fc
   10854:	movwcs	fp, #3912	; 0xf48
   10858:	movwcs	r9, #776	; 0x308
   1085c:	smlatbls	r1, r3, r7, r6
   10860:	movwls	r2, #37633	; 0x9301
   10864:	stc2	0, cr15, [r6, #-0]
   10868:	eorsle	r2, r4, r0, lsl #16
   1086c:	rsble	r2, r0, r0, lsl #28
   10870:			; <UNDEFINED> instruction: 0xf4436f63
   10874:	strbvs	r6, [r3, -r0, lsl #6]!
   10878:	ldrbtmi	r4, [r9], #-2375	; 0xfffff6b9
   1087c:	andcc	lr, r1, #3424256	; 0x344000
   10880:	ldcne	8, cr6, [sp], {8}
   10884:	andsle	r4, r5, #1342177289	; 0x50000009
   10888:	bl	23da0 <pclose@plt+0x20790>
   1088c:	lfmne	f0, 2, [lr], {131}	; 0x83
   10890:	ldrbtmi	r2, [sp], #-256	; 0xffffff00
   10894:			; <UNDEFINED> instruction: 0xf840606e
   10898:	subsvs	r4, r1, r3, lsr #32
   1089c:	blmi	f231a4 <pclose@plt+0xf1fb94>
   108a0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   108a4:	blls	86a914 <pclose@plt+0x867304>
   108a8:	qdsuble	r4, sl, sp
   108ac:	eorlt	r4, r2, r0, lsr #12
   108b0:	ldrhhi	lr, [r0, #141]!	; 0x8d
   108b4:	cmple	r3, r0, lsl #20
   108b8:			; <UNDEFINED> instruction: 0x2128220a
   108bc:	ldfnep	f3, [r3], {24}
   108c0:	subseq	lr, r2, #3072	; 0xc00
   108c4:	ldcmi	0, cr0, [r7, #-580]!	; 0xfffffdbc
   108c8:	adcvs	r4, sl, sp, ror r4
   108cc:	blx	fefcc900 <pclose@plt+0xfefc92f0>
   108d0:	eorvs	r6, r8, fp, ror #16
   108d4:	stcls	7, cr14, [r4, #-864]	; 0xfffffca0
   108d8:	vmulvs.f32	s21, s6, s10
   108dc:	stmdbls	r1, {r1, r4, r5, fp, lr}
   108e0:	stmib	sp, {r3, r4, r5, r6, sl, lr}^
   108e4:			; <UNDEFINED> instruction: 0xf0005307
   108e8:	strmi	pc, [r5], -pc, lsr #24
   108ec:			; <UNDEFINED> instruction: 0xd1bd2800
   108f0:	vmulvs.f64	d9, d0, d5
   108f4:	movwls	r3, #21255	; 0x5307
   108f8:			; <UNDEFINED> instruction: 0xf0004418
   108fc:	blls	1907b0 <pclose@plt+0x18d1a0>
   10900:	stmdbmi	sl!, {r1, r5, r9, sl, fp, sp, lr}
   10904:	strmi	r4, [r3], #-1145	; 0xfffffb87
   10908:	ldmne	r0, {r0, r2, r8, r9, ip, pc}^
   1090c:	bl	ff4ce8dc <pclose@plt+0xff4cb2cc>
   10910:	andcc	r4, r1, r7, lsl #12
   10914:	blx	1dcc948 <pclose@plt+0x1dc9338>
   10918:	blls	16c1a4 <pclose@plt+0x168b94>
   1091c:	ldrmi	r4, [r9], #-1594	; 0xfffff9c6
   10920:			; <UNDEFINED> instruction: 0xf7f24680
   10924:			; <UNDEFINED> instruction: 0xf808eda2
   10928:			; <UNDEFINED> instruction: 0xf8c45007
   1092c:	mcrcs	0, 0, r8, cr0, cr8, {3}
   10930:			; <UNDEFINED> instruction: 0x4620d19e
   10934:	ldc2	7, cr15, [lr], #-1020	; 0xfffffc04
   10938:	blcs	2c4cc <pclose@plt+0x28ebc>
   1093c:	stmdavs	r0!, {r2, r3, r4, r7, r8, ip, lr, pc}^
   10940:	bl	ffcce910 <pclose@plt+0xffccb300>
   10944:			; <UNDEFINED> instruction: 0xf7f26820
   10948:	vmovvs.16	d16[3], lr
   1094c:	bl	ffb4e91c <pclose@plt+0xffb4b30c>
   10950:			; <UNDEFINED> instruction: 0xf7f26fa0
   10954:	strtmi	lr, [r0], -sl, ror #23
   10958:	bl	ff9ce928 <pclose@plt+0xff9cb318>
   1095c:			; <UNDEFINED> instruction: 0xe79d4634
   10960:	vrhadd.s8	<illegal reg q13.5>, <illegal reg q2.5>, q0
   10964:	vorr.i32	<illegal reg q10.5>, #5120	; 0x00001400
   10968:	addsmi	r5, sl, #1409286145	; 0x54000001
   1096c:	and	sp, r9, r7, lsr #19
   10970:	ldr	r4, [r3, r4, lsl #12]
   10974:	svclt	0x00140f93
   10978:	movwcs	r2, #769	; 0x301
   1097c:	strle	r0, [r1], #-145	; 0xffffff6f
   10980:	adcle	r2, r0, r0, lsl #22
   10984:	blx	5cc9ba <pclose@plt+0x5c93aa>
   10988:	ldc	7, cr15, [ip], {242}	; 0xf2
   1098c:	andeq	fp, r2, r8, lsl #9
   10990:	andeq	r0, r0, r0, ror #4
   10994:	andeq	r7, r1, lr, lsl r6
   10998:	muleq	r2, sl, sl
   1099c:	andeq	sp, r2, r2, lsl #21
   109a0:	andeq	fp, r2, r8, asr #7
   109a4:	andeq	sp, r2, ip, asr #20
   109a8:	andeq	r7, r1, r0, lsr #11
   109ac:	andeq	r7, r1, ip, asr #10
   109b0:			; <UNDEFINED> instruction: 0x4605b538
   109b4:	mcr2	7, 4, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
   109b8:	tstlt	r8, r4, lsl #12
   109bc:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
   109c0:	blcs	beea74 <pclose@plt+0xbeb464>
   109c4:	blcs	bc49dc <pclose@plt+0xbc13cc>
   109c8:	stmdavc	fp!, {r0, r1, r2, r8, ip, lr, pc}^
   109cc:	tstle	r4, pc, lsr #22
   109d0:			; <UNDEFINED> instruction: 0xf00b4628
   109d4:	strmi	pc, [r5], -r3, ror #21
   109d8:	strtmi	lr, [r8], -r4
   109dc:			; <UNDEFINED> instruction: 0xf7f82100
   109e0:			; <UNDEFINED> instruction: 0x4605f87d
   109e4:	stccs	6, cr4, [r0, #-176]	; 0xffffff50
   109e8:	smlattcs	r0, r8, r0, sp
   109ec:			; <UNDEFINED> instruction: 0xf7ff4628
   109f0:	strmi	pc, [r4], -pc, ror #29
   109f4:			; <UNDEFINED> instruction: 0xf7f24628
   109f8:			; <UNDEFINED> instruction: 0x4620eb98
   109fc:	svclt	0x0000bd38
   10a00:	ldmdbmi	r2!, {r0, r4, r5, r8, r9, fp, lr}
   10a04:	ldrbtmi	r4, [fp], #-2610	; 0xfffff5ce
   10a08:	push	{r0, r3, r4, r5, r6, sl, lr}
   10a0c:			; <UNDEFINED> instruction: 0xb09841f0
   10a10:	pkhbtmi	r6, r0, lr, lsl #16
   10a14:	ldmdavs	r2, {r1, r3, r7, fp, ip, lr}
   10a18:			; <UNDEFINED> instruction: 0xf04f9217
   10a1c:	cdpcs	2, 0, cr0, cr0, cr0, {0}
   10a20:	ldmdavs	r4!, {r0, r2, r3, r6, ip, lr, pc}
   10a24:			; <UNDEFINED> instruction: 0xf7f2b194
   10a28:	strmi	lr, [r7], -lr, asr #25
   10a2c:	ldrtmi	r6, [sl], -r5, ror #16
   10a30:	strtmi	r4, [r8], -r1, asr #12
   10a34:	stcl	7, cr15, [r2, #968]	; 0x3c8
   10a38:			; <UNDEFINED> instruction: 0x5debb920
   10a3c:	svclt	0x00182b2e
   10a40:	andsle	r2, ip, r0, lsl #22
   10a44:	svcmi	0x0004f856
   10a48:	mvnle	r2, r0, lsl #24
   10a4c:	tstcs	r0, r0, asr #12
   10a50:			; <UNDEFINED> instruction: 0xf844f7f8
   10a54:	teqlt	r0, r5, lsl #12
   10a58:			; <UNDEFINED> instruction: 0xf7ff2101
   10a5c:			; <UNDEFINED> instruction: 0x4604feb9
   10a60:			; <UNDEFINED> instruction: 0xf7f24628
   10a64:	bmi	70b7f4 <pclose@plt+0x7081e4>
   10a68:	ldrbtmi	r4, [sl], #-2841	; 0xfffff4e7
   10a6c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   10a70:	subsmi	r9, sl, r7, lsl fp
   10a74:	strtmi	sp, [r0], -r5, lsr #2
   10a78:	pop	{r3, r4, ip, sp, pc}
   10a7c:			; <UNDEFINED> instruction: 0x462981f0
   10a80:	andcs	r4, r3, sl, ror #12
   10a84:	bl	ff54ea54 <pclose@plt+0xff54b444>
   10a88:	andle	r3, r3, r1
   10a8c:	blvs	18f72c0 <pclose@plt+0x18f3cb0>
   10a90:	mulle	pc, sl, r2	; <UNPREDICTABLE>
   10a94:	tstcs	r0, r0, lsr #16
   10a98:	blmi	3ec828 <pclose@plt+0x3e9218>
   10a9c:	addpl	pc, r0, #1107296256	; 0x42000000
   10aa0:	ldrbtmi	r6, [fp], #-1890	; 0xfffff89e
   10aa4:	subscs	r7, r8, #1
   10aa8:	andeq	pc, r8, r4, lsl #2
   10aac:			; <UNDEFINED> instruction: 0xf7f26063
   10ab0:			; <UNDEFINED> instruction: 0xe7cbecd6
   10ab4:	vstmiavs	r3!, {s18-s33}
   10ab8:			; <UNDEFINED> instruction: 0xd1eb429a
   10abc:			; <UNDEFINED> instruction: 0x4634e7d3
   10ac0:			; <UNDEFINED> instruction: 0xf7f2e7c4
   10ac4:	svclt	0x0000eb80
   10ac8:	andeq	sp, r2, lr, lsl #18
   10acc:	andeq	fp, r2, r0, ror #4
   10ad0:	andeq	r0, r0, r0, ror #4
   10ad4:	strdeq	fp, [r2], -lr
   10ad8:	andeq	r7, r1, sl, asr #7
   10adc:	svcmi	0x00f0e92d
   10ae0:	stmdavs	sp, {r4, r7, r9, sl, lr}
   10ae4:	bmi	febfcd18 <pclose@plt+0xfebf9708>
   10ae8:	blmi	febe2320 <pclose@plt+0xfebded10>
   10aec:	ldrbtmi	r4, [sl], #-1543	; 0xfffff9f9
   10af0:			; <UNDEFINED> instruction: 0xf8df682e
   10af4:	ldmpl	r3, {r3, r4, r5, r7, r9, sp, pc}^
   10af8:	ldrtmi	r6, [r1], -r0, asr #16
   10afc:	ldmdavs	fp, {r1, r3, r4, r5, r6, r7, sl, lr}
   10b00:			; <UNDEFINED> instruction: 0xf04f9309
   10b04:			; <UNDEFINED> instruction: 0xf7f20300
   10b08:	stmdacs	r0, {r1, r2, r3, r4, r5, r7, r9, fp, sp, lr, pc}
   10b0c:			; <UNDEFINED> instruction: 0x463ed176
   10b10:	blcs	2c3e4 <pclose@plt+0x28dd4>
   10b14:	addshi	pc, sp, r0
   10b18:	blcs	2adcc <pclose@plt+0x277bc>
   10b1c:	vmovvs.s8	sp, d2[7]
   10b20:	rsbsle	r4, r1, #805306377	; 0x30000009
   10b24:	ldrdls	pc, [r4], -r5	; <UNPREDICTABLE>
   10b28:	svceq	0x0000f1b9
   10b2c:			; <UNDEFINED> instruction: 0x4649d07b
   10b30:			; <UNDEFINED> instruction: 0xd1213101
   10b34:			; <UNDEFINED> instruction: 0xf8d668e9
   10b38:	mcrrne	0, 6, fp, r8, cr0
   10b3c:	addshi	pc, r3, r0
   10b40:	andeq	lr, r1, fp, lsl #22
   10b44:	tstls	r1, r2, lsl #4
   10b48:	cdp2	0, 13, cr15, cr12, cr0, {0}
   10b4c:	bls	b6f58 <pclose@plt+0xb3948>
   10b50:	addmi	r4, r2, #8, 8	; 0x8000000
   10b54:	msrhi	SP_irq, r0
   10b58:	ldfccp	f7, [pc]	; 10b60 <pclose@plt+0xd550>
   10b5c:	ldrbmi	r4, [ip], #1537	; 0x601
   10b60:	tstcc	r1, r2
   10b64:	rsbsle	r4, ip, sl, lsl #5
   10b68:	svccc	0x0001f81c
   10b6c:	svclt	0x00182b1f
   10b70:	mvnsle	r2, ip, lsl #22
   10b74:	rsbvs	r1, r8, #8, 20	; 0x8000
   10b78:			; <UNDEFINED> instruction: 0xf00b2034
   10b7c:	eorscs	pc, r4, #1097728	; 0x10c000
   10b80:	strmi	r2, [r2], r0, lsl #2
   10b84:	stcl	7, cr15, [sl], #-968	; 0xfffffc38
   10b88:	blcs	2b93c <pclose@plt+0x2832c>
   10b8c:	adchi	pc, r4, r0
   10b90:	ldreq	pc, [r4, -r5, lsl #2]
   10b94:	svcgt	0x000f4654
   10b98:	svcgt	0x000fc40f
   10b9c:	ldrdgt	pc, [ip], -sl
   10ba0:	svcgt	0x000fc40f
   10ba4:	ldmdavs	fp!, {r0, r1, r2, r3, sl, lr, pc}
   10ba8:			; <UNDEFINED> instruction: 0xf1bc6023
   10bac:			; <UNDEFINED> instruction: 0xf0000f00
   10bb0:	svcvs	0x007380b9
   10bb4:	svclt	0x0042071b
   10bb8:			; <UNDEFINED> instruction: 0x301cf8da
   10bbc:	movweq	pc, #32835	; 0x8043	; <UNPREDICTABLE>
   10bc0:	andscc	pc, ip, sl, asr #17
   10bc4:	svceq	0x0000f1b9
   10bc8:	stmiavs	sp!, {r5, r8, ip, lr, pc}^
   10bcc:	blls	ec494 <pclose@plt+0xe8e84>
   10bd0:	ldmvs	ip, {r3, r5, sl, lr}^
   10bd4:	cdp2	0, 9, cr15, cr6, cr0, {0}
   10bd8:			; <UNDEFINED> instruction: 0x2010f8da
   10bdc:	bne	821c84 <pclose@plt+0x81e674>
   10be0:	andseq	pc, r4, sl, asr #17
   10be4:	svclt	0x00244290
   10be8:	rscscc	pc, pc, #-2147483648	; 0x80000000
   10bec:	andscs	pc, r4, sl, asr #17
   10bf0:	stmdacs	r0, {r2, r3, r9, ip, lr, pc}
   10bf4:			; <UNDEFINED> instruction: 0xf8cabfb8
   10bf8:	and	r9, r7, r4, lsl r0
   10bfc:			; <UNDEFINED> instruction: 0xf7ff4630
   10c00:			; <UNDEFINED> instruction: 0x4606feff
   10c04:	orrle	r2, r3, r0, lsl #16
   10c08:	beq	4cd4c <pclose@plt+0x4973c>
   10c0c:	blmi	19a35b4 <pclose@plt+0x199ffa4>
   10c10:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   10c14:	blls	26ac84 <pclose@plt+0x267674>
   10c18:			; <UNDEFINED> instruction: 0xf040405a
   10c1c:	ldrbmi	r8, [r0], -r0, asr #1
   10c20:	pop	{r0, r1, r3, ip, sp, pc}
   10c24:			; <UNDEFINED> instruction: 0xf8d78ff0
   10c28:	bl	fe940de0 <pclose@plt+0xfe93d7d0>
   10c2c:	adcne	r0, r3, ip, lsl #8
   10c30:	strbtle	r2, [r9], #2817	; 0xb01
   10c34:	bl	31fc4c <pclose@plt+0x31c63c>
   10c38:	and	r0, r1, r4, lsl #6
   10c3c:	rscle	r4, r3, r4, lsr #11
   10c40:			; <UNDEFINED> instruction: 0x461c6818
   10c44:	bvs	105f85c <pclose@plt+0x105c24c>
   10c48:	rscsle	r2, r7, r0, lsl #18
   10c4c:	strmi	r9, [r5], -r3, lsl #10
   10c50:	ldrtmi	lr, [r0], -lr, ror #14
   10c54:			; <UNDEFINED> instruction: 0xf924f7ff
   10c58:	blcs	2c52c <pclose@plt+0x28f1c>
   10c5c:	svcge	0x005cf47f
   10c60:	bne	44abb0 <pclose@plt+0x4475a0>
   10c64:	stmiavs	r9!, {r0, r1, r2, r7, r8, r9, sl, sp, lr, pc}
   10c68:	andslt	pc, r4, sp, asr #17
   10c6c:			; <UNDEFINED> instruction: 0xf1012900
   10c70:	stmib	sp, {r0, r8, r9}^
   10c74:	blle	55894 <pclose@plt+0x52284>
   10c78:	stmdale	r0!, {r1, r3, r7, r9, lr}^
   10c7c:			; <UNDEFINED> instruction: 0xf85a4b4d
   10c80:	ldmdavs	r9, {r0, r1, ip, sp}
   10c84:			; <UNDEFINED> instruction: 0xd1bf2900
   10c88:	andcc	lr, r6, #3620864	; 0x374000
   10c8c:			; <UNDEFINED> instruction: 0xf5a36e70
   10c90:			; <UNDEFINED> instruction: 0xf502737a
   10c94:	blcs	2d684 <pclose@plt+0x2a074>
   10c98:	andls	r9, r7, #402653184	; 0x18000000
   10c9c:			; <UNDEFINED> instruction: 0x9106bfb8
   10ca0:	addmi	sp, r3, #2048	; 0x800
   10ca4:	andls	fp, r6, r8, lsl #31
   10ca8:	stmdbge	r5, {r1, r7, r9, lr}
   10cac:	andls	fp, r7, r8, lsl #31
   10cb0:			; <UNDEFINED> instruction: 0xf0006868
   10cb4:	mcrrne	14, 9, pc, r1, cr3	; <UNPREDICTABLE>
   10cb8:	stmdbvs	fp!, {r1, r2, r5, r7, ip, lr, pc}
   10cbc:	svclt	0x004407da
   10cc0:	movweq	pc, #16451	; 0x4043	; <UNPREDICTABLE>
   10cc4:	bls	169178 <pclose@plt+0x165b68>
   10cc8:	ldrdlt	pc, [r0], #-134	; 0xffffff7a	; <UNPREDICTABLE>
   10ccc:	mrcvs	4, 3, r4, cr2, cr0, {0}
   10cd0:	smlatbeq	fp, r0, fp, lr
   10cd4:	ldr	r6, [r3, -r9, ror #1]!
   10cd8:	cdpvs	8, 3, cr6, cr0, cr11, {7}
   10cdc:			; <UNDEFINED> instruction: 0xf8ca4418
   10ce0:			; <UNDEFINED> instruction: 0xf000000c
   10ce4:	bvs	1ad0528 <pclose@plt+0x1accf18>
   10ce8:	ldrdcc	pc, [ip], -sl
   10cec:	stmdavs	r9!, {r0, r1, r2, r4, r5, r7, r9, lr}^
   10cf0:	stmdbvs	fp!, {r3, r4, sl, lr}
   10cf4:	andeq	pc, ip, sl, asr #17
   10cf8:	andscs	pc, r0, sl, asr #17
   10cfc:	svclt	0x00186878
   10d00:			; <UNDEFINED> instruction: 0xf8ca682a
   10d04:			; <UNDEFINED> instruction: 0xf8ca1008
   10d08:			; <UNDEFINED> instruction: 0xf8ca301c
   10d0c:	svclt	0x00180000
   10d10:	andcs	pc, r4, sl, asr #17
   10d14:	svceq	0x0000f1b8
   10d18:	vst4.8	{d29-d32}, [r3 :64], r8
   10d1c:			; <UNDEFINED> instruction: 0xf8ca5300
   10d20:	smlald	r3, r6, ip, r0
   10d24:	cdpvs	8, 3, cr6, cr0, cr11, {7}
   10d28:			; <UNDEFINED> instruction: 0xf8ca4418
   10d2c:			; <UNDEFINED> instruction: 0xf000000c
   10d30:			; <UNDEFINED> instruction: 0xf8dafde9
   10d34:	ldrmi	r3, [r8], #-12
   10d38:	andeq	pc, ip, sl, asr #17
   10d3c:	stmdavs	r8!, {r0, r3, r4, r5, r8, r9, sl, sp, lr, pc}^
   10d40:			; <UNDEFINED> instruction: 0xf000a905
   10d44:	mcrrne	14, 4, pc, r3, cr11	; <UNPREDICTABLE>
   10d48:			; <UNDEFINED> instruction: 0xe797d1bd
   10d4c:	ldrtmi	r4, [r9], -r2, lsr #12
   10d50:			; <UNDEFINED> instruction: 0x46574650
   10d54:	blx	ff84ed44 <pclose@plt+0xff84b734>
   10d58:	ldrdeq	pc, [ip], -sl
   10d5c:	ldc2l	0, cr15, [r2]
   10d60:	ldrdcc	pc, [ip], -sl
   10d64:	ldrbtmi	r4, [r9], #-2324	; 0xfffff6ec
   10d68:	ldmdane	r8, {r2, r9, sl, lr}
   10d6c:	stmib	r2!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   10d70:			; <UNDEFINED> instruction: 0xf8ca4420
   10d74:	svcgt	0x000f0018
   10d78:	ldreq	pc, [r4], #-261	; 0xfffffefb
   10d7c:	svcgt	0x000fc40f
   10d80:	svcgt	0x000fc40f
   10d84:			; <UNDEFINED> instruction: 0xc01cf8da
   10d88:	svcvc	0x0080f41c
   10d8c:	ldmdavs	fp!, {r0, r1, r2, r3, sl, lr, pc}
   10d90:	svclt	0x00086023
   10d94:	eorhi	pc, r0, r5, asr #17
   10d98:	andcs	lr, r0, fp, lsl #14
   10d9c:			; <UNDEFINED> instruction: 0xf7f2e6eb
   10da0:	svclt	0x0000ea12
   10da4:	andeq	fp, r2, sl, ror r1
   10da8:	andeq	r0, r0, r0, ror #4
   10dac:	andeq	fp, r2, ip, ror #2
   10db0:	andeq	fp, r2, r8, asr r0
   10db4:	andeq	r0, r0, r8, lsr r3
   10db8:	andeq	r4, r1, r6, asr #31
   10dbc:	eorscs	fp, r4, r8, lsl #10
   10dc0:			; <UNDEFINED> instruction: 0xf820f00b
   10dc4:			; <UNDEFINED> instruction: 0xf04f2200
   10dc8:	stmib	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, ip, sp}^
   10dcc:	mrsvs	r2, R9_usr
   10dd0:	andcs	lr, r2, #192, 18	; 0x300000
   10dd4:	andcs	lr, r5, #192, 18	; 0x300000
   10dd8:	andcs	lr, r7, #192, 18	; 0x300000
   10ddc:	andcs	lr, r9, #192, 18	; 0x300000
   10de0:	sfmlt	f6, 4, [r8, #-776]	; 0xfffffcf8
   10de4:	cmnlt	r0, #248, 10	; 0x3e000000
   10de8:	strmi	r6, [sp], -r3, lsl #28
   10dec:	cmnlt	fp, #6291456	; 0x600000
   10df0:	blcs	aaeea4 <pclose@plt+0xaab894>
   10df4:	mrcvs	0, 7, sp, cr4, cr3, {0}
   10df8:	stmdavs	r3!, {r2, r3, r5, r8, r9, ip, sp, pc}
   10dfc:	eor	fp, r2, fp, lsl r9
   10e00:	svccc	0x0004f854
   10e04:	ldmdavs	r9, {r0, r1, r3, r4, r5, r6, r7, r8, ip, sp, pc}^
   10e08:			; <UNDEFINED> instruction: 0xf7f24628
   10e0c:	stmdacs	r0, {r2, r3, r4, r5, r8, fp, sp, lr, pc}
   10e10:			; <UNDEFINED> instruction: 0x4602d1f6
   10e14:	ldrtmi	r4, [r0], -r1, lsr #12
   10e18:	ldrhtmi	lr, [r8], #141	; 0x8d
   10e1c:	stmdavc	pc!, {r1, r2, r3, r4, r6, r9, sl, sp, lr, pc}^	; <UNPREDICTABLE>
   10e20:	mvnle	r2, r0, lsl #30
   10e24:			; <UNDEFINED> instruction: 0xffcaf7ff
   10e28:			; <UNDEFINED> instruction: 0x46046873
   10e2c:	eorvs	r4, r3, r9, lsl #16
   10e30:			; <UNDEFINED> instruction: 0xf00b4478
   10e34:	ldmib	r6, {r0, r1, r4, r5, r7, fp, ip, sp, lr, pc}^
   10e38:			; <UNDEFINED> instruction: 0x61a72318
   10e3c:	stmib	r4, {r0, r1, r5, r8, sp, lr}^
   10e40:	strtmi	r0, [r0], -r2, lsl #4
   10e44:	strcs	fp, [r0], #-3576	; 0xfffff208
   10e48:	ldcllt	6, cr4, [r8, #128]!	; 0x80
   10e4c:			; <UNDEFINED> instruction: 0xf828f7ff
   10e50:	svclt	0x0000e7ce
   10e54:	ldrdeq	r7, [r1], -r0
   10e58:	push	{r1, r2, r3, r4, r6, r8, r9, fp, lr}
   10e5c:	ldrbtmi	r4, [fp], #-1008	; 0xfffffc10
   10e60:	ldrsbhi	pc, [r4, #-143]!	; 0xffffff71	; <UNPREDICTABLE>
   10e64:			; <UNDEFINED> instruction: 0xf04fb083
   10e68:	strmi	r0, [lr], -r0, lsl #18
   10e6c:	andls	pc, ip, r3, asr #17
   10e70:	ldrbtmi	r4, [r8], #1559	; 0x617
   10e74:	suble	r2, sl, r0, lsl #16
   10e78:			; <UNDEFINED> instruction: 0xf890f00b
   10e7c:	bl	fede3be0 <pclose@plt+0xfede05d0>
   10e80:			; <UNDEFINED> instruction: 0xf8580409
   10e84:	svclt	0x00183003
   10e88:	strmi	r2, [r5], -r1, lsl #8
   10e8c:	strbmi	r6, [r8, #-2072]	; 0xfffff7e8
   10e90:			; <UNDEFINED> instruction: 0x464cbf18
   10e94:	cmple	r8, r0, lsl #24
   10e98:	ldmdavc	r3!, {r1, r2, r4, r8, ip, sp, pc}
   10e9c:	cmple	r7, r0, lsl #22
   10ea0:	ldrbtmi	r4, [r8], #-2127	; 0xfffff7b1
   10ea4:			; <UNDEFINED> instruction: 0xf87af00b
   10ea8:	strtmi	r4, [r8], -r7, lsl #12
   10eac:			; <UNDEFINED> instruction: 0xffbef7f7
   10eb0:	cmple	r6, r0, lsl #16
   10eb4:	strtmi	r4, [r8], -fp, asr #18
   10eb8:			; <UNDEFINED> instruction: 0xf00a4479
   10ebc:	stmdacs	r0, {r0, r1, r2, r4, r9, fp, ip, sp, lr, pc}
   10ec0:	cmnlt	r4, #109	; 0x6d
   10ec4:			; <UNDEFINED> instruction: 0x46204639
   10ec8:			; <UNDEFINED> instruction: 0xff8cf7ff
   10ecc:			; <UNDEFINED> instruction: 0xf380fab0
   10ed0:	ldmdbeq	fp, {r1, r2, r9, sl, lr}^
   10ed4:	svclt	0x00082f00
   10ed8:	cmnlt	r3, r0, lsl #6
   10edc:	ldrtmi	r4, [r8], -r2, asr #18
   10ee0:	ldrbtmi	r2, [r9], #-1536	; 0xfffffa00
   10ee4:			; <UNDEFINED> instruction: 0xf00a9101
   10ee8:	ldmdblt	r0!, {r0, r9, fp, ip, sp, lr, pc}
   10eec:	strtmi	r9, [r0], -r1, lsl #18
   10ef0:			; <UNDEFINED> instruction: 0xff78f7ff
   10ef4:	stmdacs	r0, {r1, r2, r9, sl, lr}
   10ef8:			; <UNDEFINED> instruction: 0x4628d05c
   10efc:	ldmdb	r4, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   10f00:			; <UNDEFINED> instruction: 0xf7f24638
   10f04:			; <UNDEFINED> instruction: 0x4630e912
   10f08:	pop	{r0, r1, ip, sp, pc}
   10f0c:			; <UNDEFINED> instruction: 0x460483f0
   10f10:	suble	r2, r9, r0, lsl #20
   10f14:			; <UNDEFINED> instruction: 0xf00b6810
   10f18:	strmi	pc, [r5], -r1, asr #16
   10f1c:			; <UNDEFINED> instruction: 0x4628e7bc
   10f20:	stc2l	7, cr15, [r6, #-1020]	; 0xfffffc04
   10f24:	strmi	r2, [r6], -r1, lsl #6
   10f28:	sbcsle	r2, r3, r0, lsl #16
   10f2c:	strb	r4, [r9, r4, lsl #12]
   10f30:			; <UNDEFINED> instruction: 0xf00b4630
   10f34:			; <UNDEFINED> instruction: 0x4607f833
   10f38:			; <UNDEFINED> instruction: 0xf7f74628
   10f3c:	stmdacs	r0, {r0, r1, r2, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   10f40:			; <UNDEFINED> instruction: 0xf7f4d0b8
   10f44:			; <UNDEFINED> instruction: 0x4606f97b
   10f48:	ldmdavs	ip!, {r0, r1, r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}
   10f4c:	adcle	r2, r3, r0, lsl #24
   10f50:			; <UNDEFINED> instruction: 0xf7f24620
   10f54:	strtmi	lr, [r0], #-2616	; 0xfffff5c8
   10f58:	movwle	r4, #8836	; 0x2284
   10f5c:	addmi	lr, r4, #29
   10f60:	pkhbtmi	sp, r0, fp
   10f64:			; <UNDEFINED> instruction: 0xf8983801
   10f68:			; <UNDEFINED> instruction: 0xf1b99000
   10f6c:	mvnsle	r0, pc, lsr #30
   10f70:	andsle	r4, r2, #68, 10	; 0x11000000
   10f74:			; <UNDEFINED> instruction: 0xf8882200
   10f78:	ldmdavs	r8!, {sp}
   10f7c:			; <UNDEFINED> instruction: 0xf7f74629
   10f80:			; <UNDEFINED> instruction: 0xf888fc35
   10f84:	strmi	r9, [r7], -r0
   10f88:	tstlt	r0, r4, lsl #12
   10f8c:	ldc2	7, cr15, [r0, #-1020]	; 0xfffffc04
   10f90:	ldrtmi	r4, [r8], -r4, lsl #12
   10f94:	stmia	r8, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   10f98:	strcs	lr, [r0], #-1918	; 0xfffff882
   10f9c:			; <UNDEFINED> instruction: 0x4638e77c
   10fa0:			; <UNDEFINED> instruction: 0xf9a2f7fe
   10fa4:	str	r4, [r8, r6, lsl #12]!
   10fa8:	ldrbtmi	r4, [r8], #-2064	; 0xfffff7f0
   10fac:			; <UNDEFINED> instruction: 0xfff6f00a
   10fb0:	ldrb	r4, [r1, -r5, lsl #12]!
   10fb4:	strtmi	r4, [r0], -lr, lsl #18
   10fb8:			; <UNDEFINED> instruction: 0xf7ff4479
   10fbc:			; <UNDEFINED> instruction: 0x4606ff13
   10fc0:	orrsle	r2, sl, r0, lsl #16
   10fc4:	strtmi	r4, [r0], -fp, lsl #18
   10fc8:			; <UNDEFINED> instruction: 0xf7ff4479
   10fcc:	strmi	pc, [r6], -fp, lsl #30
   10fd0:	svclt	0x0000e793
   10fd4:			; <UNDEFINED> instruction: 0x0002d4b6
   10fd8:	strdeq	sl, [r2], -r6
   10fdc:	andeq	r0, r0, r4, ror #6
   10fe0:	andeq	r4, r1, sl, asr #17
   10fe4:	muleq	r1, r0, sp
   10fe8:	andeq	r4, r1, sl, lsl #17
   10fec:			; <UNDEFINED> instruction: 0x000147be
   10ff0:	ldrdeq	r6, [r1], -r0
   10ff4:	andeq	r6, r1, r4, asr #29
   10ff8:			; <UNDEFINED> instruction: 0xf7ff2200
   10ffc:	svclt	0x0000bf2d
   11000:	strb	r2, [fp, #-512]!	; 0xfffffe00
   11004:	strb	r2, [r9, #-513]!	; 0xfffffdff
   11008:	blmi	1363940 <pclose@plt+0x1360330>
   1100c:	push	{r1, r3, r4, r5, r6, sl, lr}
   11010:	strdlt	r4, [fp], r0
   11014:	ldmpl	r3, {r2, r6, r7, fp, sp, lr}^
   11018:	movwls	r6, #38939	; 0x981b
   1101c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   11020:	stccs	0, cr9, [r0], {3}
   11024:	ldmib	r0, {r1, r2, r4, r6, r8, ip, lr, pc}^
   11028:	ldmib	r0, {r2, r3, r8, fp, sp, pc}^
   1102c:	stmvs	r7, {r8, sl, sp, lr}
   11030:	andcs	pc, r9, sl, lsl r8	; <UNPREDICTABLE>
   11034:	andmi	pc, r9, sl, lsl #16
   11038:	sfmcs	f1, 1, [r0, #-16]
   1103c:			; <UNDEFINED> instruction: 0xf1b9d155
   11040:	suble	r0, r0, r0, lsl #30
   11044:	movwcs	r4, #22057	; 0x5629
   11048:	bls	f5c58 <pclose@plt+0xf2648>
   1104c:			; <UNDEFINED> instruction: 0x23aaf64a
   11050:	ldmdaeq	ip, {r0, r2, r3, r8, ip, sp, lr, pc}
   11054:			; <UNDEFINED> instruction: 0x23aaf6c0
   11058:	bleq	44d468 <pclose@plt+0x449e58>
   1105c:	ands	r9, r4, r5, lsl #6
   11060:	muleq	r3, r8, r8
   11064:	sbceq	lr, r5, #6144	; 0x1800
   11068:	andeq	lr, r3, r2, lsl #17
   1106c:	strmi	r4, [ip], #-1056	; 0xfffffbe0
   11070:	eorseq	pc, r5, r6, asr #16
   11074:	strcc	r6, [r1, #-84]	; 0xffffffac
   11078:	stmdblt	r2, {r3, r9, fp, ip, pc}
   1107c:	strbmi	r3, [ip, #-1025]	; 0xfffffbff
   11080:	eorle	r4, r0, #34603008	; 0x2100000
   11084:	adcmi	r9, fp, #2048	; 0x800
   11088:	movwcs	sp, #6429	; 0x191d
   1108c:	movwls	r4, #1105	; 0x451
   11090:	strbmi	r2, [r3], -r1, lsl #4
   11094:			; <UNDEFINED> instruction: 0xf0144658
   11098:	stmiblt	r0, {r0, r2, fp, ip, sp, lr, pc}
   1109c:	bicsle	r4, pc, pc, lsr #5
   110a0:	teqle	r5, r0, lsl #30
   110a4:	svclt	0x000b2e00
   110a8:	bicvc	pc, r8, pc, asr #8
   110ac:	tstvc	r8, pc, asr #8	; <UNPREDICTABLE>
   110b0:	smlaldxcs	r2, ip, r2, r7
   110b4:			; <UNDEFINED> instruction: 0xf00a4630
   110b8:	strmi	pc, [r6], -r9, asr #29
   110bc:	blls	10b004 <pclose@plt+0x1079f4>
   110c0:	movwcs	r4, #5658	; 0x161a
   110c4:	blls	129418 <pclose@plt+0x125e08>
   110c8:	andcc	pc, r9, sl, lsl #16
   110cc:	andsvs	r9, lr, r3, lsl #22
   110d0:			; <UNDEFINED> instruction: 0x605d609f
   110d4:	blmi	6a3948 <pclose@plt+0x6a0338>
   110d8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   110dc:	blls	26b14c <pclose@plt+0x267b3c>
   110e0:	qsuble	r4, sl, r8
   110e4:	pop	{r0, r1, r3, ip, sp, pc}
   110e8:			; <UNDEFINED> instruction: 0xf1058ff0
   110ec:	blcc	65cf4 <pclose@plt+0x626e4>
   110f0:	sbceq	lr, r3, #6144	; 0x1800
   110f4:	eorscc	pc, r3, r6, asr r8	; <UNPREDICTABLE>
   110f8:	adcmi	r6, r3, #84, 16	; 0x540000
   110fc:	strcc	fp, [r1], #-3848	; 0xfffff0f8
   11100:	strtmi	r4, [r1], -r1, lsr #11
   11104:			; <UNDEFINED> instruction: 0x1d6bd9df
   11108:	adcmi	r9, fp, #134217728	; 0x8000000
   1110c:	bfi	sp, sp, #17, #10
   11110:	blls	17d610 <pclose@plt+0x17a000>
   11114:	andle	r4, ip, #-268435447	; 0xf0000009
   11118:	bl	98308 <pclose@plt+0x94cf8>
   1111c:	rscseq	r0, r9, r7, asr r7
   11120:	svceq	0x007be7c8
   11124:	andcs	fp, r1, #20, 30	; 0x50
   11128:	rscseq	r2, r9, r0, lsl #4
   1112c:	bcs	46138 <pclose@plt+0x42b28>
   11130:			; <UNDEFINED> instruction: 0xf00ad0c0
   11134:			; <UNDEFINED> instruction: 0xf7f2ff3f
   11138:	svclt	0x0000e846
   1113c:	andeq	sl, r2, ip, asr ip
   11140:	andeq	r0, r0, r0, ror #4
   11144:	muleq	r2, r0, fp
   11148:	svcmi	0x00f0e92d
   1114c:	strmi	fp, [r9], r3, lsl #1
   11150:	andls	r4, r1, #128, 12	; 0x8000000
   11154:	ldmdb	r6!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   11158:	ldrdcc	pc, [ip], -r9
   1115c:	tsteq	r1, r3, lsl r0	; <UNPREDICTABLE>
   11160:	rsbsle	r4, r6, r3, lsl #13
   11164:			; <UNDEFINED> instruction: 0xf00a4640
   11168:			; <UNDEFINED> instruction: 0x4601ff19
   1116c:	svceq	0x0000f1bb
   11170:	andls	sp, r0, r3, lsr #32
   11174:	stmdb	lr, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   11178:			; <UNDEFINED> instruction: 0xf10b9900
   1117c:	strmi	r3, [sp], #-1535	; 0xfffffa01
   11180:	strmi	r1, [sl], ip, asr #28
   11184:	and	r6, r7, r6, lsl #16
   11188:	stmia	r6!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1118c:			; <UNDEFINED> instruction: 0xf8536803
   11190:	eorvc	r3, r3, r7, lsr #32
   11194:	andle	r4, pc, ip, lsr #5
   11198:	svcvc	0x0001f814
   1119c:	andscc	pc, r7, r6, lsr r8	; <UNPREDICTABLE>
   111a0:	ldrbtle	r0, [r1], #1433	; 0x599
   111a4:	ldrble	r0, [r5, #1498]!	; 0x5da
   111a8:	ldm	r0, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   111ac:	stmdavs	r3, {r2, r3, r5, r7, r9, lr}
   111b0:	eorcc	pc, r7, r3, asr r8	; <UNPREDICTABLE>
   111b4:	mvnle	r7, r3, lsr #32
   111b8:			; <UNDEFINED> instruction: 0xf8d94651
   111bc:			; <UNDEFINED> instruction: 0xf8d93008
   111c0:			; <UNDEFINED> instruction: 0xf8d90000
   111c4:			; <UNDEFINED> instruction: 0xf1032004
   111c8:	bl	feb141d4 <pclose@plt+0xfeb10bc4>
   111cc:	strmi	r0, [r4], #3083	; 0xc0b
   111d0:	beq	cbdd8 <pclose@plt+0xc87c8>
   111d4:	andls	r4, r0, r2, ror #11
   111d8:			; <UNDEFINED> instruction: 0xf10bd221
   111dc:			; <UNDEFINED> instruction: 0xf89830ff
   111e0:	ldrbmi	lr, [r0], #-0
   111e4:			; <UNDEFINED> instruction: 0xf1bb4675
   111e8:	andsle	r0, r2, r0, lsl #30
   111ec:	mvnscc	pc, #-2147483646	; 0x80000002
   111f0:	strmi	r4, [ip], -r6, asr #12
   111f4:			; <UNDEFINED> instruction: 0xf8134675
   111f8:	adcmi	r2, sl, #1, 30
   111fc:	cmplt	r1, r3
   11200:	adcsmi	r7, sl, #2555904	; 0x270000
   11204:	addsmi	sp, r8, #1073741825	; 0x40000001
   11208:	svcpl	0x0001f816
   1120c:	streq	pc, [r1], #-260	; 0xfffffefc
   11210:	strdlt	sp, [r5, #-17]!	; 0xffffffef
   11214:	beq	8d644 <pclose@plt+0x8a034>
   11218:	strbmi	r3, [r2, #1]!
   1121c:	tstlt	r1, r2, ror #7
   11220:			; <UNDEFINED> instruction: 0xf7f14608
   11224:	andcs	lr, r1, r2, lsl #31
   11228:	pop	{r0, r1, ip, sp, pc}
   1122c:			; <UNDEFINED> instruction: 0xb1118ff0
   11230:			; <UNDEFINED> instruction: 0xf7f14608
   11234:			; <UNDEFINED> instruction: 0xf8d9ef7a
   11238:	andcs	r3, r0, ip
   1123c:	ldreq	r9, [fp, r1, lsl #20]
   11240:	svclt	0x00489b00
   11244:	bl	feaa25b4 <pclose@plt+0xfea9efa4>
   11248:	andsvs	r0, r3, r3, lsl #6
   1124c:	pop	{r0, r1, ip, sp, pc}
   11250:			; <UNDEFINED> instruction: 0xf8d98ff0
   11254:			; <UNDEFINED> instruction: 0xf8d93008
   11258:			; <UNDEFINED> instruction: 0xf8d90000
   1125c:			; <UNDEFINED> instruction: 0xf1032004
   11260:	bl	feb1426c <pclose@plt+0xfeb10c5c>
   11264:	strmi	r0, [r4], #3083	; 0xc0b
   11268:	beq	cbe70 <pclose@plt+0xc8860>
   1126c:	ldrdls	r4, [r0], -r4	; <UNPREDICTABLE>
   11270:			; <UNDEFINED> instruction: 0xe7d8d8b3
   11274:	svcmi	0x00f0e92d
   11278:	strmi	fp, [r8], r5, lsl #1
   1127c:	andls	r4, r1, #4, 12	; 0x400000
   11280:	stmia	r0!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   11284:	andcc	r4, r1, r2, lsl #13
   11288:	ldc2	0, cr15, [ip, #40]!	; 0x28
   1128c:	strmi	r7, [r3], r2, lsr #16
   11290:			; <UNDEFINED> instruction: 0xf0002a00
   11294:	bl	31550 <pclose@plt+0x2df40>
   11298:	strtmi	r0, [r0], -sl, lsl #2
   1129c:	stccs	8, cr15, [r1, #-4]
   112a0:	movweq	lr, #7082	; 0x1baa
   112a4:	svccs	0x0001f810
   112a8:	bcs	2241c <pclose@plt+0x1ee0c>
   112ac:	bl	305a8c <pclose@plt+0x30247c>
   112b0:			; <UNDEFINED> instruction: 0xf8d80203
   112b4:	tstcs	r0, ip
   112b8:			; <UNDEFINED> instruction: 0xf0137011
   112bc:			; <UNDEFINED> instruction: 0xf0000101
   112c0:	ldrbmi	r8, [r8], -r3, lsl #1
   112c4:	cdp2	0, 6, cr15, cr10, cr10, {0}
   112c8:			; <UNDEFINED> instruction: 0xf1ba4601
   112cc:	eorle	r0, r3, r0, lsl #30
   112d0:			; <UNDEFINED> instruction: 0xf7f29000
   112d4:	stmdbls	r0, {r5, r6, fp, sp, lr, pc}
   112d8:	ldrbcc	pc, [pc, #266]!	; 113ea <pclose@plt+0xddda>	; <UNPREDICTABLE>
   112dc:	cdpne	4, 4, cr4, cr12, cr13, {0}
   112e0:	stmdavs	r6, {r0, r3, r7, r9, sl, lr}
   112e4:			; <UNDEFINED> instruction: 0xf7f2e007
   112e8:	stmdavs	r3, {r3, r4, r5, fp, sp, lr, pc}
   112ec:	eorcc	pc, r7, r3, asr r8	; <UNPREDICTABLE>
   112f0:	adcmi	r7, ip, #35	; 0x23
   112f4:			; <UNDEFINED> instruction: 0xf814d00f
   112f8:			; <UNDEFINED> instruction: 0xf8367f01
   112fc:	ldreq	r3, [r9, #23]
   11300:	ldrbeq	sp, [sl, #1265]	; 0x4f1
   11304:			; <UNDEFINED> instruction: 0xf7f2d5f5
   11308:	adcmi	lr, ip, #2228224	; 0x220000
   1130c:			; <UNDEFINED> instruction: 0xf8536803
   11310:	eorvc	r3, r3, r7, lsr #32
   11314:	strbmi	sp, [r9], -pc, ror #3
   11318:	movwcs	lr, #6616	; 0x19d8
   1131c:	ldrdeq	pc, [r0], -r8
   11320:	ldrbmi	r3, [r3], #-2561	; 0xfffff5ff
   11324:	stmdbeq	r2, {r8, r9, fp, sp, lr, pc}
   11328:			; <UNDEFINED> instruction: 0x0c03eb00
   1132c:	andls	r4, r0, r1, ror #11
   11330:			; <UNDEFINED> instruction: 0xf1cad924
   11334:			; <UNDEFINED> instruction: 0xf89b0001
   11338:	strbmi	lr, [r8], #-0
   1133c:	movweq	pc, #458	; 0x1ca	; <UNPREDICTABLE>
   11340:	ldrbtmi	r9, [r5], -r2, lsl #6
   11344:	svceq	0x0000f1ba
   11348:			; <UNDEFINED> instruction: 0xf109d012
   1134c:	ldrbmi	r0, [lr], -r1, lsl #6
   11350:	ldrbtmi	r4, [r5], -ip, lsl #12
   11354:	stccs	8, cr15, [r1, #-76]	; 0xffffffb4
   11358:	andle	r4, r3, sl, lsr #5
   1135c:	stmdavc	r7!, {r0, r6, r8, ip, sp, pc}
   11360:			; <UNDEFINED> instruction: 0xd1054297
   11364:			; <UNDEFINED> instruction: 0xf8164298
   11368:			; <UNDEFINED> instruction: 0xf1045f01
   1136c:	mvnsle	r0, r1, lsl #8
   11370:			; <UNDEFINED> instruction: 0xf109b18d
   11374:	stmdacc	r1, {r0, r1, r2, r3, r4, r5, r6, r7, r8, fp, ip, sp}
   11378:	stmiale	r2!, {r0, r5, r6, r7, r8, sl, lr}^
   1137c:	tstls	r0, r8, asr r6
   11380:	mrc	7, 6, APSR_nzcv, cr2, cr1, {7}
   11384:	cmnlt	r9, #0, 18
   11388:			; <UNDEFINED> instruction: 0xf7f14608
   1138c:	andcs	lr, r1, lr, asr #29
   11390:	pop	{r0, r2, ip, sp, pc}
   11394:	usub8mi	r8, r8, r0
   11398:			; <UNDEFINED> instruction: 0xf7f19103
   1139c:	stmdbls	r3, {r1, r2, r6, r7, r9, sl, fp, sp, lr, pc}
   113a0:			; <UNDEFINED> instruction: 0x4608b111
   113a4:	mcr	7, 6, pc, cr0, cr1, {7}	; <UNPREDICTABLE>
   113a8:	ldrdcc	pc, [ip], -r8
   113ac:	bls	193b4 <pclose@plt+0x15da4>
   113b0:	svclt	0x0044079b
   113b4:	ldrmi	r9, [r9], #2818	; 0xb02
   113b8:	movweq	pc, #4361	; 0x1109	; <UNPREDICTABLE>
   113bc:	bls	57e30 <pclose@plt+0x54820>
   113c0:	andlt	r6, r5, r3, lsl r0
   113c4:	svchi	0x00f0e8bd
   113c8:	movwcs	lr, #6616	; 0x19d8
   113cc:	ldrdeq	pc, [r0], -r8
   113d0:	ldrbmi	r3, [r3], #-2561	; 0xfffff5ff
   113d4:	stmdbeq	r2, {r8, r9, fp, sp, lr, pc}
   113d8:			; <UNDEFINED> instruction: 0x0c03eb00
   113dc:	andls	r4, r0, r1, ror #11
   113e0:	ldrbmi	sp, [r8], -r7, lsr #17
   113e4:	mcr	7, 5, pc, cr0, cr1, {7}	; <UNPREDICTABLE>
   113e8:	andlt	r2, r5, r1
   113ec:	svchi	0x00f0e8bd
   113f0:	ldrb	r4, [lr, -r2, lsl #12]
   113f4:	ldmib	r1, {r4, sl, ip, sp, pc}^
   113f8:	addsmi	r4, ip, #67108864	; 0x4000000
   113fc:			; <UNDEFINED> instruction: 0xf85ddd03
   11400:			; <UNDEFINED> instruction: 0xf7ff4b04
   11404:			; <UNDEFINED> instruction: 0xf85dbf37
   11408:			; <UNDEFINED> instruction: 0xf7ff4b04
   1140c:	svclt	0x0000be9d
   11410:			; <UNDEFINED> instruction: 0x460eb570
   11414:	addlt	r7, r6, fp, lsl #16
   11418:	bmi	6e3888 <pclose@plt+0x6e0278>
   1141c:	streq	pc, [sl], #-435	; 0xfffffe4d
   11420:	svclt	0x00184479
   11424:	blcs	1a430 <pclose@plt+0x16e20>
   11428:	strcs	fp, [r0], #-3848	; 0xfffff0f8
   1142c:	ldmdavs	r2, {r1, r3, r7, fp, ip, lr}
   11430:			; <UNDEFINED> instruction: 0xf04f9205
   11434:	mrslt	r0, (UNDEF: 108)
   11438:	streq	pc, [r1, #-454]	; 0xfffffe3a
   1143c:	stmiane	ip!, {r0, r1, r4, r5, r9, sl, lr}^
   11440:	svccs	0x0001f813
   11444:	svclt	0x00182a00
   11448:	mvnsle	r2, sl, lsl #20
   1144c:	strbtmi	sl, [sl], -r1, lsl #18
   11450:	strls	r2, [r3], #-771	; 0xfffffcfd
   11454:	strcs	r9, [r0], #-1537	; 0xfffff9ff
   11458:	strls	r9, [r2], #-772	; 0xfffffcfc
   1145c:	mrc2	7, 3, pc, cr4, cr15, {7}
   11460:	stmdals	r0, {r4, r6, r8, fp, ip, sp, pc}
   11464:	blmi	223c90 <pclose@plt+0x220680>
   11468:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1146c:	blls	16b4dc <pclose@plt+0x167ecc>
   11470:	qaddle	r4, sl, r4
   11474:	ldcllt	0, cr11, [r0, #-24]!	; 0xffffffe8
   11478:	rscscc	pc, pc, pc, asr #32
   1147c:			; <UNDEFINED> instruction: 0xf7f1e7f2
   11480:	svclt	0x0000eea2
   11484:	andeq	sl, r2, r8, asr #16
   11488:	andeq	r0, r0, r0, ror #4
   1148c:	andeq	sl, r2, r0, lsl #16
   11490:	addlt	fp, r2, r0, lsl r5
   11494:	blmi	4644dc <pclose@plt+0x460ecc>
   11498:	ldrbtmi	r4, [ip], #-1642	; 0xfffff996
   1149c:	strmi	r5, [ip], -r3, ror #17
   114a0:	movwls	r6, #6171	; 0x181b
   114a4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   114a8:			; <UNDEFINED> instruction: 0xffa4f7ff
   114ac:	stmdavs	r0!, {r3, r4, r5, r6, r8, fp, ip, sp, pc}^
   114b0:	bne	ff0380b8 <pclose@plt+0xff034aa8>
   114b4:			; <UNDEFINED> instruction: 0xf080fab0
   114b8:	bmi	2539c0 <pclose@plt+0x2503b0>
   114bc:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
   114c0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   114c4:	subsmi	r9, sl, r1, lsl #22
   114c8:	andlt	sp, r2, r3, lsl #2
   114cc:	andcs	fp, r0, r0, lsl sp
   114d0:			; <UNDEFINED> instruction: 0xf7f1e7f3
   114d4:	svclt	0x0000ee78
   114d8:	andeq	sl, r2, lr, asr #15
   114dc:	andeq	r0, r0, r0, ror #4
   114e0:	andeq	sl, r2, sl, lsr #15
   114e4:	addlt	fp, r3, r0, lsr r5
   114e8:	andls	r4, r1, ip, lsl #12
   114ec:	svc	0x006af7f1
   114f0:	strmi	r9, [r5], -r1, lsl #18
   114f4:	strtmi	r4, [r0], -r2, lsl #12
   114f8:	svc	0x009af7f1
   114fc:			; <UNDEFINED> instruction: 0x5d62b990
   11500:	bcs	297a88 <pclose@plt+0x294478>
   11504:	andcs	fp, r1, r8, lsl #30
   11508:			; <UNDEFINED> instruction: 0xf1b2d00a
   1150c:	svclt	0x0004030d
   11510:	blcc	2af624 <pclose@plt+0x2ac014>
   11514:			; <UNDEFINED> instruction: 0xf083fab3
   11518:	bcs	13a20 <pclose@plt+0x10410>
   1151c:	andcs	fp, r1, r8, lsl #30
   11520:	ldclt	0, cr11, [r0, #-12]!
   11524:	andlt	r2, r3, r0
   11528:	svclt	0x0000bd30
   1152c:	svcmi	0x00f8e92d
   11530:	stmdavs	r6, {r1, r3, r4, r7, r9, sl, lr}^
   11534:	stmdavs	r3, {r0, r1, r2, r9, sl, lr}
   11538:	ldrmi	r4, [r0], r9, lsl #13
   1153c:	blcc	d680 <pclose@plt+0xa070>
   11540:	and	r2, sl, r0, lsl #8
   11544:	eorspl	pc, r4, r3, asr r8	; <UNPREDICTABLE>
   11548:	ble	4e2a64 <pclose@plt+0x4df454>
   1154c:	blle	e2a88 <pclose@plt+0xdf478>
   11550:	svceq	0x0000f1ba
   11554:	ldcle	6, cr4, [sl], {163}	; 0xa3
   11558:	adcsmi	r3, r4, #16777216	; 0x1000000
   1155c:	ldmvs	sl!, {r1, r4, r5, r6, r7, r8, r9, ip, lr, pc}^
   11560:	adcsmi	fp, r4, #1081344	; 0x108000
   11564:	mvnle	r4, r8, lsr r6
   11568:	stc2l	7, cr15, [lr, #-1020]	; 0xfffffc04
   1156c:			; <UNDEFINED> instruction: 0x3600e9d7
   11570:	strhle	r4, [r7, #36]!	; 0x24
   11574:	svccc	0x00fff1bb
   11578:	andcs	fp, r1, r8, lsl #30
   1157c:	pop	{r0, r8, ip, lr, pc}
   11580:	blls	2b5568 <pclose@plt+0x2b1f58>
   11584:			; <UNDEFINED> instruction: 0xf8c32000
   11588:	pop	{ip, sp, pc}
   1158c:	blls	2b5574 <pclose@plt+0x2b1f64>
   11590:	andsvs	r2, ip, r0
   11594:	svchi	0x00f8e8bd
   11598:	ldrblt	r6, [r0, #-2187]!	; 0xfffff775
   1159c:			; <UNDEFINED> instruction: 0x460c4293
   115a0:	ldrmi	r4, [r5], -r6, lsl #12
   115a4:	strtmi	sp, [r0], -r5, lsl #16
   115a8:	stc2	7, cr15, [lr, #-1020]!	; 0xfffffc04
   115ac:	adcmi	r6, fp, #10682368	; 0xa30000
   115b0:	stmdavs	r2!, {r0, r3, r4, r5, r6, r7, r8, fp, ip, lr, pc}
   115b4:	strbeq	lr, [r5, #2818]	; 0xb02
   115b8:	muleq	r3, r5, r8
   115bc:	andeq	lr, r3, r6, lsl #17
   115c0:	ldcllt	6, cr4, [r0, #-192]!	; 0xffffff40
   115c4:			; <UNDEFINED> instruction: 0x4604b510
   115c8:			; <UNDEFINED> instruction: 0xf7f16800
   115cc:	movwcs	lr, #3502	; 0xdae
   115d0:	andseq	pc, r0, r4, lsl #2
   115d4:	stmib	r4, {r0, r1, r5, sp, lr}^
   115d8:	rsbvs	r3, r3, r2, lsl #6
   115dc:	movwcc	lr, #51652	; 0xc9c4
   115e0:			; <UNDEFINED> instruction: 0x4010e8bd
   115e4:	stcllt	0, cr15, [ip, #-76]	; 0xffffffb4
   115e8:	svcmi	0x00f0e92d
   115ec:	bmi	1b23038 <pclose@plt+0x1b1fa28>
   115f0:	blmi	1b23058 <pclose@plt+0x1b1fa48>
   115f4:	ldrbtmi	fp, [sl], #-141	; 0xffffff73
   115f8:	strmi	r4, [r4], -sp, lsl #12
   115fc:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   11600:			; <UNDEFINED> instruction: 0xf04f930b
   11604:			; <UNDEFINED> instruction: 0xf7f10300
   11608:	svcls	0x0017eede
   1160c:	ldrdcc	fp, [r1], -sp
   11610:	blx	ffe4d642 <pclose@plt+0xffe4a032>
   11614:	strmi	r7, [r6], -r5, lsr #16
   11618:			; <UNDEFINED> instruction: 0xf0002d00
   1161c:			; <UNDEFINED> instruction: 0x460380ba
   11620:	cdpeq	0, 0, cr15, cr10, cr15, {2}
   11624:	stceq	0, cr15, [r9], {79}	; 0x4f
   11628:	stmdavc	r2!, {r2, r3, r4, r6, r8, sl, fp, sp}^
   1162c:	andeq	pc, r1, r4, lsl #2
   11630:	tsteq	r1, r3, lsl #2	; <UNPREDICTABLE>
   11634:	andsvc	sp, sp, r6, rrx
   11638:			; <UNDEFINED> instruction: 0x46044615
   1163c:	stccs	6, cr4, [r0, #-44]	; 0xffffffd4
   11640:			; <UNDEFINED> instruction: 0x4619d1f2
   11644:	subeq	lr, r0, sp, rrx
   11648:			; <UNDEFINED> instruction: 0xf00a3001
   1164c:			; <UNDEFINED> instruction: 0xf894fbdb
   11650:	strmi	fp, [r6], -r0
   11654:	svceq	0x0000f1bb
   11658:	addshi	pc, sp, r0
   1165c:	ldrdge	pc, [r8, #-143]	; 0xffffff71
   11660:	ldrbtmi	r4, [sl], #1541	; 0x605
   11664:			; <UNDEFINED> instruction: 0xf04fe00a
   11668:			; <UNDEFINED> instruction: 0xf805025c
   1166c:			; <UNDEFINED> instruction: 0xf8832b02
   11670:			; <UNDEFINED> instruction: 0xf814b000
   11674:			; <UNDEFINED> instruction: 0xf1bbbf01
   11678:	andsle	r0, r0, r0, lsl #30
   1167c:			; <UNDEFINED> instruction: 0x46504659
   11680:	mcr	7, 5, pc, cr6, cr1, {7}	; <UNPREDICTABLE>
   11684:	stmdacs	r0, {r0, r1, r3, r5, r6, sl, fp, ip}
   11688:	ldrmi	sp, [r9], -sp, ror #3
   1168c:			; <UNDEFINED> instruction: 0xf883462b
   11690:	strmi	fp, [sp], -r0
   11694:	svclt	0x0001f814
   11698:	svceq	0x0000f1bb
   1169c:	movwcs	sp, #494	; 0x1ee
   116a0:			; <UNDEFINED> instruction: 0xf1b9702b
   116a4:	stcge	15, cr0, [r3], {-0}
   116a8:	svclt	0x00144631
   116ac:	andcs	r2, r5, #1879048192	; 0x70000000
   116b0:			; <UNDEFINED> instruction: 0xf0134620
   116b4:	strmi	pc, [r5], -r5, ror #24
   116b8:			; <UNDEFINED> instruction: 0xf7f14630
   116bc:	stccs	13, cr14, [r0, #-216]	; 0xffffff28
   116c0:	stfgtd	f5, [pc], {73}	; 0x49
   116c4:	ldreq	pc, [r0], -r7, lsl #2
   116c8:	strpl	lr, [r0, #-2503]	; 0xfffff639
   116cc:	strpl	lr, [r2, #-2503]	; 0xfffff639
   116d0:	ldm	r4, {r0, r1, r2, r3, r9, sl, lr, pc}
   116d4:	stm	r6, {r0, r1, r2, r3}
   116d8:	ldrtmi	r0, [r8], -pc
   116dc:			; <UNDEFINED> instruction: 0xf8c79b16
   116e0:	cmnvs	fp, #48	; 0x30
   116e4:	ldc2	7, cr15, [r0], {255}	; 0xff
   116e8:			; <UNDEFINED> instruction: 0x4628687b
   116ec:	bmi	bfe4c0 <pclose@plt+0xbfaeb0>
   116f0:	ldrbtmi	r4, [sl], #-2860	; 0xfffff4d4
   116f4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   116f8:	subsmi	r9, sl, fp, lsl #22
   116fc:	andlt	sp, sp, sp, asr #2
   11700:	svchi	0x00f0e8bd
   11704:	andsle	r2, r8, lr, ror #20
   11708:	andle	r2, sp, r4, ror sl
   1170c:	andsvc	fp, sp, r2, asr #2
   11710:			; <UNDEFINED> instruction: 0xf8143302
   11714:			; <UNDEFINED> instruction: 0xf8035f02
   11718:	stccs	12, cr2, [r0, #-4]
   1171c:	ldr	sp, [r0, r4, lsl #3]
   11720:	movwcs	r7, #29
   11724:	ldr	r7, [ip, fp]!
   11728:	svcpl	0x0002f814
   1172c:	andgt	pc, r0, r3, lsl #17
   11730:	stccs	6, cr4, [r0, #-44]	; 0xffffffd4
   11734:	svcge	0x0078f47f
   11738:			; <UNDEFINED> instruction: 0xf814e783
   1173c:			; <UNDEFINED> instruction: 0xf8835f02
   11740:	strmi	lr, [fp], -r0
   11744:			; <UNDEFINED> instruction: 0xf47f2d00
   11748:	ldrb	sl, [sl, -pc, ror #30]!
   1174c:			; <UNDEFINED> instruction: 0xf7ff4638
   11750:	andcs	pc, r1, r9, lsr pc	; <UNPREDICTABLE>
   11754:	movwcs	lr, #1995	; 0x7cb
   11758:	ldrmi	r4, [sl], -r1, lsr #12
   1175c:			; <UNDEFINED> instruction: 0xf0134628
   11760:	andls	pc, r1, r5, ror #24
   11764:	blx	13cd796 <pclose@plt+0x13ca186>
   11768:	strtmi	r9, [r1], -r1, lsl #22
   1176c:	strtmi	r4, [r8], -r6, lsl #12
   11770:			; <UNDEFINED> instruction: 0xf0134632
   11774:	stmdbmi	lr, {r0, r1, r3, r4, r6, sl, fp, ip, sp, lr, pc}
   11778:	andcs	r2, r0, r5, lsl #4
   1177c:			; <UNDEFINED> instruction: 0xf7f14479
   11780:			; <UNDEFINED> instruction: 0x4631ed1c
   11784:			; <UNDEFINED> instruction: 0xf9c4f001
   11788:			; <UNDEFINED> instruction: 0xf7f14630
   1178c:	andcs	lr, r2, lr, asr #25
   11790:	strmi	lr, [r1], -sp, lsr #15
   11794:	strmi	lr, [r5], -r5, asr #15
   11798:			; <UNDEFINED> instruction: 0xf7f1e781
   1179c:	svclt	0x0000ed14
   117a0:	andeq	sl, r2, r2, ror r6
   117a4:	andeq	r0, r0, r0, ror #4
   117a8:	andeq	r6, r1, lr, lsr #16
   117ac:	andeq	sl, r2, r6, ror r5
   117b0:	andeq	r6, r1, r4, lsr #14
   117b4:	stmdacc	r0, {fp, sp, lr}
   117b8:	andcs	fp, r1, r8, lsl pc
   117bc:	svclt	0x00004770
   117c0:	mvnsmi	lr, #737280	; 0xb4000
   117c4:	ldmdavs	sp, {r3, r7, r9, sl, lr}
   117c8:	stmdavs	pc, {r0, r3, r4, r7, r9, sl, lr}	; <UNPREDICTABLE>
   117cc:	ldrmi	r4, [r4], -r6, lsl #12
   117d0:	addsmi	r6, sp, #6488064	; 0x630000
   117d4:	stmiavs	r2!, {r0, r1, r8, r9, ip, lr, pc}^
   117d8:	addsmi	fp, sp, #-2147483602	; 0x8000002e
   117dc:	stmiavs	r3!, {r1, r2, r3, r4, ip, lr, pc}
   117e0:	movwle	r4, #21149	; 0x529d
   117e4:			; <UNDEFINED> instruction: 0xf7ff4620
   117e8:	stmiavs	r2!, {r0, r1, r2, r3, sl, fp, ip, sp, lr, pc}
   117ec:	rscsle	r4, r9, #1342177289	; 0x50000009
   117f0:	bl	ab880 <pclose@plt+0xa8270>
   117f4:			; <UNDEFINED> instruction: 0xf85201c5
   117f8:	addsmi	r3, lr, #53	; 0x35
   117fc:	stmdavs	fp, {r1, r2, r3, r8, r9, fp, ip, lr, pc}^
   11800:	blle	2a2280 <pclose@plt+0x29ec70>
   11804:	strcs	r3, [r0, -r1, lsl #10]
   11808:	strtmi	lr, [r0], -r2, ror #15
   1180c:	blx	fff4f812 <pclose@plt+0xfff4c202>
   11810:	blcs	2bba4 <pclose@plt+0x28594>
   11814:	stmdavs	r3!, {r0, r1, r5, r6, r7, ip, lr, pc}^
   11818:			; <UNDEFINED> instruction: 0x2701e7df
   1181c:	andpl	pc, r0, r9, asr #17
   11820:	andvc	pc, r0, r8, asr #17
   11824:	mvnshi	lr, #12386304	; 0xbd0000
   11828:			; <UNDEFINED> instruction: 0x460cb538
   1182c:	adcmi	r6, r1, #4259840	; 0x410000
   11830:	stmiavs	r3, {r0, r1, r3, fp, ip, lr, pc}^
   11834:			; <UNDEFINED> instruction: 0xb1234605
   11838:	blx	fec181c0 <pclose@plt+0xfec14bb0>
   1183c:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
   11840:			; <UNDEFINED> instruction: 0xf7ffbd38
   11844:	stmiavs	fp!, {r0, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}^
   11848:	andcs	fp, r0, fp, lsl #18
   1184c:	stmdavs	r9!, {r3, r4, r5, r8, sl, fp, ip, sp, pc}^
   11850:	svclt	0x0000e7f2
   11854:	sqtnesm	f3, #0.0
   11858:	smlabteq	r1, r0, r1, pc	; <UNPREDICTABLE>
   1185c:			; <UNDEFINED> instruction: 0xf81318c8
   11860:	bcs	25d46c <pclose@plt+0x259e5c>
   11864:	bcs	8414cc <pclose@plt+0x83debc>
   11868:			; <UNDEFINED> instruction: 0x4770d0f8
   1186c:	ldrtlt	fp, [r0], #-416	; 0xfffffe60
   11870:	ldrcs	r1, [r3, #-3650]	; 0xfffff1be
   11874:	smlabteq	r1, r0, r1, pc	; <UNPREDICTABLE>
   11878:	streq	pc, [r0, #704]	; 0x2c0
   1187c:			; <UNDEFINED> instruction: 0xf8121888
   11880:	blcc	26148c <pclose@plt+0x25de7c>
   11884:	blcs	5fe3f8 <pclose@plt+0x5fade8>
   11888:	vst1.8	{d15-d16}, [r3 :128], r5
   1188c:			; <UNDEFINED> instruction: 0xbc30d901
   11890:			; <UNDEFINED> instruction: 0x07e34770
   11894:	udf	#44354	; 0xad42
   11898:	svclt	0x00004770
   1189c:	mcrne	1, 2, fp, cr3, cr8, {2}
   118a0:	smlabteq	r1, r0, r1, pc	; <UNPREDICTABLE>
   118a4:	bcs	2898b0 <pclose@plt+0x2862a0>
   118a8:	stmiane	r8, {r0, r2, ip, lr, pc}^
   118ac:	svccs	0x0001f813
   118b0:	svceq	0x00dff012
   118b4:			; <UNDEFINED> instruction: 0x4770d1f7
   118b8:	ldmib	r0, {r0, r1, r9, sl, lr}^
   118bc:	ldmvs	r9, {sp}
   118c0:	cfldrdne	mvd11, [r6], {240}	; 0xf0
   118c4:	addmi	r1, r8, #38656	; 0x9700
   118c8:	strcs	fp, [r1], #-4020	; 0xfffff04c
   118cc:	ldrbtcc	pc, [pc], #79	; 118d4 <pclose@plt+0xe2c4>	; <UNPREDICTABLE>
   118d0:	addmi	lr, r1, #2
   118d4:	andsle	r4, r0, r0, lsr #8
   118d8:	blcs	7e892c <pclose@plt+0x7e531c>
   118dc:	ldfpld	f5, [r3], #-996	; 0xfffffc1c
   118e0:	blcs	3189fc <pclose@plt+0x3153ec>
   118e4:	stcne	15, cr11, [r5], {4}
   118e8:	blcs	3689dc <pclose@plt+0x3653cc>
   118ec:	stmiane	sp!, {r2, r8, r9, sl, fp, ip, sp, pc}
   118f0:	blcs	2afaa4 <pclose@plt+0x2ac494>
   118f4:	ldfltp	f5, [r0], #948	; 0x3b4
   118f8:			; <UNDEFINED> instruction: 0xf04f4770
   118fc:	ldcllt	0, cr3, [r0], #1020	; 0x3fc
   11900:	svclt	0x00004770
   11904:			; <UNDEFINED> instruction: 0xf1a37803
   11908:	blx	fecd2540 <pclose@plt+0xfeccef30>
   1190c:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
   11910:	bcs	7e8c20 <pclose@plt+0x7e5610>
   11914:	movwcs	fp, #3864	; 0xf18
   11918:	ldfnep	f5, [r9], {15}
   1191c:	bcs	328a2c <pclose@plt+0x32541c>
   11920:	ldcne	15, cr11, [r9], {8}
   11924:	movweq	pc, #4353	; 0x1101	; <UNPREDICTABLE>
   11928:	mcrrpl	15, 0, fp, r2, cr8
   1192c:	svclt	0x00042a0d
   11930:	stcne	12, cr5, [fp], {194}	; 0xc2
   11934:	svclt	0x00182a0a
   11938:	ldrmi	r2, [r8], -r0, lsl #6
   1193c:	svclt	0x00004770
   11940:	blmi	9241d4 <pclose@plt+0x920bc4>
   11944:	push	{r1, r3, r4, r5, r6, sl, lr}
   11948:	strdlt	r4, [r6], r0
   1194c:			; <UNDEFINED> instruction: 0xf10d6846
   11950:	stmdavs	r5, {r2, r8, fp}
   11954:	ldmpl	r3, {r0, r1, r2, r3, r9, sl, lr}^
   11958:	ldrdhi	pc, [r8], -r0
   1195c:	movwls	r6, #22555	; 0x581b
   11960:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   11964:	stmib	sp, {r0, r8, r9, sp}^
   11968:	strbmi	r5, [r6, #-1537]	; 0xfffff9ff
   1196c:			; <UNDEFINED> instruction: 0x461ebfb4
   11970:	ldrbtcc	pc, [pc], pc, asr #32	; <UNPREDICTABLE>
   11974:	movwhi	lr, #14797	; 0x39cd
   11978:			; <UNDEFINED> instruction: 0xf7ff4648
   1197c:	mcrrne	15, 9, pc, r3, cr13	; <UNPREDICTABLE>
   11980:	andsle	r4, r0, r4, lsl #12
   11984:			; <UNDEFINED> instruction: 0xf7ff1928
   11988:	bl	151884 <pclose@plt+0x14e274>
   1198c:	ldrtmi	r0, [r8], -r0, lsl #20
   11990:	tsteq	sl, r5, lsl #22
   11994:	stc2	7, cr15, [r6, #1020]!	; 0x3fc
   11998:			; <UNDEFINED> instruction: 0x2e01b938
   1199c:	stccc	0, cr13, [r1], {17}
   119a0:	strmi	r9, [r0, #1026]!	; 0x402
   119a4:			; <UNDEFINED> instruction: 0xf04fdbe8
   119a8:	bmi	2dedac <pclose@plt+0x2db79c>
   119ac:	ldrbtmi	r4, [sl], #-2825	; 0xfffff4f7
   119b0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   119b4:	subsmi	r9, sl, r5, lsl #22
   119b8:	strtmi	sp, [r0], -r8, lsl #2
   119bc:	pop	{r1, r2, ip, sp, pc}
   119c0:	ldrbmi	r8, [r0, #2032]	; 0x7f0
   119c4:	andge	pc, r8, sp, asr #17
   119c8:	ubfx	sp, r6, #25, #13
   119cc:	bl	ffecf998 <pclose@plt+0xffecc388>
   119d0:	andeq	sl, r2, r4, lsr #6
   119d4:	andeq	r0, r0, r0, ror #4
   119d8:			; <UNDEFINED> instruction: 0x0002a2ba
   119dc:	blmi	e242c0 <pclose@plt+0xe20cb0>
   119e0:	push	{r1, r3, r4, r5, r6, sl, lr}
   119e4:			; <UNDEFINED> instruction: 0x46074ff0
   119e8:	addlt	r4, r7, r6, lsr lr
   119ec:	ldrsbhi	pc, [r8], #143	; 0x8f	; <UNPREDICTABLE>
   119f0:	ldmpl	r3, {r0, r8, sl, fp, sp, pc}^
   119f4:	stmdavs	ip, {r1, r2, r3, r4, r5, r6, sl, lr}
   119f8:	stmdavs	r8, {r3, r4, r5, r6, r7, sl, lr}^
   119fc:	stmvs	sl, {r0, r3, r5, r6, r7, r9, sl, lr}
   11a00:	movwls	r6, #22555	; 0x581b
   11a04:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   11a08:	strls	r2, [r1], #-768	; 0xfffffd00
   11a0c:	stmib	sp, {r2, r8, r9, ip, pc}^
   11a10:	strtmi	r0, [r8], -r2, lsl #4
   11a14:			; <UNDEFINED> instruction: 0xff50f7ff
   11a18:	strmi	r1, [r4], -r3, asr #24
   11a1c:			; <UNDEFINED> instruction: 0xf8ddd03c
   11a20:	strls	sl, [r2], #-4
   11a24:	andeq	lr, r4, sl, lsl #22
   11a28:			; <UNDEFINED> instruction: 0xff6cf7ff
   11a2c:	ldrtmi	r1, [r0], -r3, lsr #16
   11a30:	tsteq	r3, sl, lsl #22
   11a34:			; <UNDEFINED> instruction: 0xf7ff9302
   11a38:	mcrrne	12, 14, pc, r2, cr11	; <UNPREDICTABLE>
   11a3c:	ldmib	sp, {r0, r3, r5, r6, r7, ip, lr, pc}^
   11a40:	bl	4a64c <pclose@plt+0x4703c>
   11a44:			; <UNDEFINED> instruction: 0xf8cd0c03
   11a48:	bl	7c1a70 <pclose@plt+0x7be460>
   11a4c:	andle	r0, ip, ip
   11a50:			; <UNDEFINED> instruction: 0xf1c01e43
   11a54:	stmiane	r1, {r0}^
   11a58:	svccs	0x0001f813
   11a5c:	svclt	0x00182a09
   11a60:	rscsle	r2, r8, r0, lsr #20
   11a64:	bl	3a2c9c <pclose@plt+0x39f68c>
   11a68:	strbmi	r0, [fp], -ip
   11a6c:	strbmi	r2, [r1], -r0, lsl #4
   11a70:	andgt	pc, r8, sp, asr #17
   11a74:	ldc2	7, cr15, [r0], #992	; 0x3e0
   11a78:	ldrdge	pc, [r0], -sp
   11a7c:	svceq	0x0000f1ba
   11a80:			; <UNDEFINED> instruction: 0x4639d016
   11a84:			; <UNDEFINED> instruction: 0xf7f14650
   11a88:			; <UNDEFINED> instruction: 0x4683eafe
   11a8c:			; <UNDEFINED> instruction: 0xf7f14650
   11a90:			; <UNDEFINED> instruction: 0xf1bbeb4c
   11a94:			; <UNDEFINED> instruction: 0xd1bc0f00
   11a98:	blmi	2642d0 <pclose@plt+0x260cc0>
   11a9c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   11aa0:	blls	16bb10 <pclose@plt+0x168500>
   11aa4:	qaddle	r4, sl, r6
   11aa8:	andlt	r4, r7, r0, lsr #12
   11aac:	svchi	0x00f0e8bd
   11ab0:	ldrbtcc	pc, [pc], #79	; 11ab8 <pclose@plt+0xe4a8>	; <UNPREDICTABLE>
   11ab4:			; <UNDEFINED> instruction: 0xf7f1e7f0
   11ab8:	svclt	0x0000eb86
   11abc:	andeq	sl, r2, r8, lsl #5
   11ac0:	andeq	r0, r0, r0, ror #4
   11ac4:	andeq	r4, r1, r4, asr #8
   11ac8:			; <UNDEFINED> instruction: 0x000144b0
   11acc:	andeq	sl, r2, ip, asr #3
   11ad0:	svclt	0x00004770
   11ad4:	blx	fec2c0dc <pclose@plt+0xfec28acc>
   11ad8:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
   11adc:	svclt	0x00004770
   11ae0:			; <UNDEFINED> instruction: 0xf1a06980
   11ae4:	blx	fec11af0 <pclose@plt+0xfec0e4e0>
   11ae8:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
   11aec:	svclt	0x00004770
   11af0:	ldrbmi	r2, [r0, -r1]!
   11af4:	push	{r0, r2, r3, r4, r6, r9, fp, lr}
   11af8:	ldrbtmi	r4, [sl], #-4080	; 0xfffff010
   11afc:			; <UNDEFINED> instruction: 0xf5ad4c5c
   11b00:	blmi	1730f24 <pclose@plt+0x172d914>
   11b04:	ldrbtmi	r4, [ip], #-1664	; 0xfffff980
   11b08:	svcge	0x00049001
   11b0c:	ldmpl	r3, {r8, sl, sp}^
   11b10:	ldmdavs	fp, {r5, fp, sp, lr}
   11b14:			; <UNDEFINED> instruction: 0xf04f9385
   11b18:			; <UNDEFINED> instruction: 0xf7f10300
   11b1c:	eorsvs	lr, sp, r6, asr #25
   11b20:			; <UNDEFINED> instruction: 0xf7f14606
   11b24:	stmdavs	r2!, {r1, r2, r3, r5, r6, sl, fp, sp, lr, pc}^
   11b28:	stmiavs	r3!, {r0, r6, r9, sl, lr}
   11b2c:	ldrbtmi	r4, [ip], #-3154	; 0xfffff3ae
   11b30:	tstlt	r9, r5
   11b34:			; <UNDEFINED> instruction: 0xd070429a
   11b38:	vqsub.s8	d20, d21, d10
   11b3c:	svclt	0x00cc411b
   11b40:	bne	fe6d869c <pclose@plt+0xfe6d508c>
   11b44:			; <UNDEFINED> instruction: 0x463a4630
   11b48:			; <UNDEFINED> instruction: 0xf5c3bfd8
   11b4c:			; <UNDEFINED> instruction: 0xf7f17500
   11b50:	ldmdavs	sl!, {r1, r4, r7, r8, r9, fp, sp, lr, pc}
   11b54:	svclt	0x00c442aa
   11b58:			; <UNDEFINED> instruction: 0x462a603d
   11b5c:	suble	r2, r5, r0, lsl #20
   11b60:	beq	54df9c <pclose@plt+0x54a98c>
   11b64:	vst1.8	{d20-d22}, [pc :256], r0
   11b68:	ldrbmi	r7, [r1], -r0, lsl #6
   11b6c:	b	fed4fb38 <pclose@plt+0xfed4c528>
   11b70:	strmi	r2, [r2], -r0, lsl #16
   11b74:	ldcle	0, cr6, [r9, #-224]!	; 0xffffff20
   11b78:	bl	ffbcfb44 <pclose@plt+0xffbcc534>
   11b7c:			; <UNDEFINED> instruction: 0xf8df4b3f
   11b80:			; <UNDEFINED> instruction: 0xf10db100
   11b84:	mrcmi	5, 1, r0, cr15, cr3, {0}
   11b88:	andhi	pc, r3, r4, asr r8	; <UNPREDICTABLE>
   11b8c:	ldrbtmi	r4, [lr], #-1275	; 0xfffffb05
   11b90:	ands	r4, r0, r1, lsl #13
   11b94:	strcc	r6, [r2], #-2227	; 0xfffff74d
   11b98:	streq	lr, [sl], #-2980	; 0xfffff45c
   11b9c:	bl	198d0c <pclose@plt+0x1956fc>
   11ba0:			; <UNDEFINED> instruction: 0xf5b20c03
   11ba4:			; <UNDEFINED> instruction: 0xf88c7f00
   11ba8:	svclt	0x00a8000c
   11bac:	adcsvs	r2, r2, r0, lsl #4
   11bb0:	adcmi	r6, r2, #3801088	; 0x3a0000
   11bb4:			; <UNDEFINED> instruction: 0xf8d8dd1a
   11bb8:	strtmi	r2, [ip], -r0
   11bbc:	svceq	0x0001f815
   11bc0:			; <UNDEFINED> instruction: 0xf7f5b112
   11bc4:	stmdavc	r8!, {r0, r1, r2, r5, r6, fp, ip, sp, lr, pc}
   11bc8:	ldrdcs	pc, [r0], -r9
   11bcc:			; <UNDEFINED> instruction: 0x219cf8d2
   11bd0:	subeq	pc, r0, #34	; 0x22
   11bd4:			; <UNDEFINED> instruction: 0xd1dd4290
   11bd8:	ldrdcs	pc, [r4], -fp
   11bdc:	bl	fe91ebec <pclose@plt+0xfe91b5dc>
   11be0:			; <UNDEFINED> instruction: 0xf8cb040a
   11be4:	ldmdavs	sl!, {r3, sp}
   11be8:	sfmle	f4, 2, [r4], #648	; 0x288
   11bec:			; <UNDEFINED> instruction: 0xf0839b01
   11bf0:	bcs	13bfc <pclose@plt+0x105ec>
   11bf4:			; <UNDEFINED> instruction: 0xf04fbfcc
   11bf8:			; <UNDEFINED> instruction: 0xf0080800
   11bfc:			; <UNDEFINED> instruction: 0xf0880801
   11c00:	bmi	851c0c <pclose@plt+0x84e5fc>
   11c04:	ldrbtmi	r4, [sl], #-2843	; 0xfffff4e5
   11c08:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   11c0c:	subsmi	r9, sl, r5, lsl #23
   11c10:			; <UNDEFINED> instruction: 0xf50dd12a
   11c14:	pop	{r0, r1, r2, r8, sl, fp, ip, sp, lr}
   11c18:			; <UNDEFINED> instruction: 0xf10d8ff0
   11c1c:	andcs	r0, r1, #245760	; 0x3c000
   11c20:			; <UNDEFINED> instruction: 0x46494630
   11c24:	b	14cfbf0 <pclose@plt+0x14cc5e0>
   11c28:	svclt	0x00d842a8
   11c2c:	stclle	6, cr4, [r8, #160]!	; 0xa0
   11c30:			; <UNDEFINED> instruction: 0xf8994b12
   11c34:			; <UNDEFINED> instruction: 0xf8540000
   11c38:			; <UNDEFINED> instruction: 0xf8d88003
   11c3c:	tstlt	fp, r0
   11c40:			; <UNDEFINED> instruction: 0xf828f7f5
   11c44:	muleq	r0, r9, r8
   11c48:	ldrbtmi	r4, [sl], #-2576	; 0xfffff5f0
   11c4c:	ldmne	r1, {r0, r1, r4, r7, fp, sp, lr}^
   11c50:			; <UNDEFINED> instruction: 0xf5b33301
   11c54:	addsvs	r7, r3, r0, lsl #30
   11c58:	svclt	0x00a47308
   11c5c:	addsvs	r2, r3, r0, lsl #6
   11c60:	ldrbtmi	r4, [sl], #-2571	; 0xfffff5f5
   11c64:			; <UNDEFINED> instruction: 0xe7676852
   11c68:	b	feb4fc34 <pclose@plt+0xfeb4c624>
   11c6c:	andeq	sl, r2, lr, ror #2
   11c70:	andeq	ip, r2, lr, lsl r8
   11c74:	andeq	r0, r0, r0, ror #4
   11c78:	andeq	sl, r2, sl, lsr r1
   11c7c:	andeq	r0, r0, r4, asr #5
   11c80:	muleq	r2, r8, r7
   11c84:	muleq	r2, r6, r7
   11c88:	andeq	sl, r2, r2, rrx
   11c8c:	ldrdeq	ip, [r2], -sl
   11c90:	andeq	ip, r2, r2, asr #13
   11c94:			; <UNDEFINED> instruction: 0x4604b570
   11c98:	ldrbtmi	r4, [sp], #-3352	; 0xfffff2e8
   11c9c:	orrlt	r6, fp, fp, lsr #16
   11ca0:			; <UNDEFINED> instruction: 0xf00869c6
   11ca4:	stmibvs	r3!, {r0, r1, r3, r6, r8, sl, fp, ip, sp, lr, pc}^
   11ca8:	lfmle	f4, 4, [r6], {131}	; 0x83
   11cac:	ldrmi	r6, [r3], #-2274	; 0xfffff71e
   11cb0:	svclt	0x00dc4283
   11cb4:	ldmne	r6!, {r0, r1, r3, r5, fp, sp, lr}^
   11cb8:	sfmle	f4, 4, [r3], {134}	; 0x86
   11cbc:	ldrtmi	r6, [r3], #-2275	; 0xfffff71d
   11cc0:	lfmle	f4, 4, [r5], {131}	; 0x83
   11cc4:			; <UNDEFINED> instruction: 0xf0084620
   11cc8:	stclvs	13, cr15, [r3], #844	; 0x34c
   11ccc:	strle	r0, [r7], #-2011	; 0xfffff825
   11cd0:	pop	{r5, r9, sl, lr}
   11cd4:			; <UNDEFINED> instruction: 0xf7f44070
   11cd8:	stmdavs	fp!, {r0, r1, r2, r3, r7, r8, r9, sl, fp, ip, sp, pc}
   11cdc:			; <UNDEFINED> instruction: 0xe7eb1af6
   11ce0:			; <UNDEFINED> instruction: 0xf7f44620
   11ce4:	strtmi	pc, [r0], -r5, lsr #26
   11ce8:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   11cec:	svclt	0x0084f7f4
   11cf0:			; <UNDEFINED> instruction: 0x46204631
   11cf4:	stc2l	0, cr15, [lr, #-32]	; 0xffffffe0
   11cf8:	svclt	0x0000e7e7
   11cfc:	andeq	fp, r2, lr, lsl #17
   11d00:	stmdbvs	r3, {r1, r8, r9, fp, sp, lr}^
   11d04:	svclt	0x0098429a
   11d08:	mvnscc	pc, #-2147483648	; 0x80000000
   11d0c:			; <UNDEFINED> instruction: 0xf8526b42
   11d10:	andvs	r3, r3, #35	; 0x23
   11d14:	svclt	0x0000e7be
   11d18:	svcmi	0x00f0e92d
   11d1c:	stclmi	0, cr11, [r7, #-532]	; 0xfffffdec
   11d20:	blmi	11da138 <pclose@plt+0x11d6b28>
   11d24:	strls	r4, [r3, #-1149]	; 0xfffffb83
   11d28:	stmdavs	r0!, {r2, r3, r5, r6, r7, fp, ip, lr}
   11d2c:			; <UNDEFINED> instruction: 0xf00a9402
   11d30:	blmi	1150184 <pclose@plt+0x114cb74>
   11d34:	stmiapl	fp!, {r0, ip, pc}^
   11d38:	ldrdls	pc, [r0], -r3
   11d3c:	svceq	0x0000f1b9
   11d40:	blmi	1085f28 <pclose@plt+0x1082918>
   11d44:	stmdavs	r5!, {r1, r3, r5, r9, sl, lr}
   11d48:			; <UNDEFINED> instruction: 0xf8d358d3
   11d4c:			; <UNDEFINED> instruction: 0xf8d98000
   11d50:	cmnlt	pc, #144	; 0x90
   11d54:	cmplt	fp, #3866624	; 0x3b0000
   11d58:	ldrdlt	pc, [r0], -r3
   11d5c:			; <UNDEFINED> instruction: 0xf1a8b325
   11d60:	strcs	r0, [r0], #-1540	; 0xfffff9fc
   11d64:			; <UNDEFINED> instruction: 0xf8dbe008
   11d68:	tstlt	r9, r4
   11d6c:			; <UNDEFINED> instruction: 0xf7f16858
   11d70:	lsllt	lr, sl, #19
   11d74:	andsle	r4, r7, r5, lsr #5
   11d78:	svccc	0x0004f856
   11d7c:	beq	fe14c6c0 <pclose@plt+0xfe1490b0>
   11d80:	svcvs	0x005a3401
   11d84:	strbtle	r0, [lr], #1296	; 0x510
   11d88:	ldrbtle	r0, [r3], #1937	; 0x791
   11d8c:	ldrdne	pc, [r0], -fp
   11d90:	rscle	r2, pc, r0, lsl #18
   11d94:			; <UNDEFINED> instruction: 0xf7f16858
   11d98:	stmdacs	r0, {r1, r2, r4, r5, r6, r8, fp, sp, lr, pc}
   11d9c:	blls	8654c <pclose@plt+0x82f3c>
   11da0:	movwcs	r4, #5658	; 0x161a
   11da4:	andcc	pc, sl, r2, asr #16
   11da8:	svccc	0x0004f857
   11dac:	bicsle	r2, r3, r0, lsl #22
   11db0:	ldrdls	pc, [r0], -r9
   11db4:	svceq	0x0000f1b9
   11db8:	tstlt	r5, #1073741874	; 0x40000032
   11dbc:	strcs	r4, [r0], #-3875	; 0xfffff0dd
   11dc0:	ldrbtmi	r9, [pc], #-2817	; 11dc8 <pclose@plt+0xe7b8>
   11dc4:	stmdbhi	r2, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
   11dc8:	ssatmi	r1, #27, sp, lsl #30
   11dcc:	svccc	0x0004f855
   11dd0:	blmi	780424 <pclose@plt+0x77ce14>
   11dd4:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   11dd8:			; <UNDEFINED> instruction: 0xf853681b
   11ddc:	svcvs	0x007e7024
   11de0:	strle	r0, [r9], #-1970	; 0xfffff84e
   11de4:	teqlt	r8, r8, lsr lr
   11de8:	strle	r0, [r2, #-1843]	; 0xfffff8cd
   11dec:	andcs	pc, ip, #14286848	; 0xda0000
   11df0:			; <UNDEFINED> instruction: 0xf416b112
   11df4:	andle	r5, sl, r1, lsl #13
   11df8:	ldrdcc	pc, [r0], -r8
   11dfc:	adcmi	r3, r3, #16777216	; 0x1000000
   11e00:	stmdals	r1, {r2, r5, r6, r7, fp, ip, lr, pc}
   11e04:	pop	{r0, r2, ip, sp, pc}
   11e08:			; <UNDEFINED> instruction: 0xf7f14ff0
   11e0c:			; <UNDEFINED> instruction: 0xf7f1b98b
   11e10:			; <UNDEFINED> instruction: 0x6ef9e98c
   11e14:	stmdbcs	r0, {r1, r2, r3, r4, r5, r9, sl, sp, lr}
   11e18:	stmdavs	sl, {r1, r2, r3, r5, r6, r7, ip, lr, pc}
   11e1c:	rscle	r2, fp, r0, lsl #20
   11e20:			; <UNDEFINED> instruction: 0xf4136b13
   11e24:	svclt	0x00087380
   11e28:			; <UNDEFINED> instruction: 0xf8516213
   11e2c:	bcs	1da44 <pclose@plt+0x1a434>
   11e30:			; <UNDEFINED> instruction: 0xe7e1d1f6
   11e34:	ldmdavs	sp, {r1, r8, r9, fp, ip, pc}
   11e38:	svclt	0x0000e7bf
   11e3c:	andeq	r9, r2, r4, asr #30
   11e40:	andeq	r0, r0, r0, lsl #7
   11e44:	ldrdeq	r0, [r0], -ip
   11e48:	andeq	r0, r0, r8, lsr #5
   11e4c:	andeq	ip, r2, r2, ror #10
   11e50:	svcmi	0x00f0e92d
   11e54:	blmi	177e080 <pclose@plt+0x177aa70>
   11e58:	andls	r2, r6, #0, 16
   11e5c:	bmi	1723698 <pclose@plt+0x1720088>
   11e60:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
   11e64:	andls	r6, r7, #5963776	; 0x5b0000
   11e68:	addhi	pc, r7, r0, asr #5
   11e6c:	cmple	r1, r0, lsl #22
   11e70:			; <UNDEFINED> instruction: 0x46184958
   11e74:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   11e78:	ldmib	lr, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   11e7c:	stmdavc	fp!, {r0, r1, r2, r9, sl, lr}
   11e80:	suble	r2, r1, r0, lsl #22
   11e84:			; <UNDEFINED> instruction: 0x26004a54
   11e88:	ldrsbls	pc, [r0, #-143]	; 0xffffff71	; <UNPREDICTABLE>
   11e8c:			; <UNDEFINED> instruction: 0xf8df46b3
   11e90:	ldrbtmi	r8, [sl], #-336	; 0xfffffeb0
   11e94:			; <UNDEFINED> instruction: 0x463444f9
   11e98:	andls	r4, r5, #248, 8	; 0xf8000000
   11e9c:	blcs	289f00 <pclose@plt+0x2868f0>
   11ea0:			; <UNDEFINED> instruction: 0xf7fad064
   11ea4:	strmi	pc, [r2], r9, lsr #24
   11ea8:	b	fe34fe74 <pclose@plt+0xfe34c864>
   11eac:	movweq	pc, #4363	; 0x110b	; <UNPREDICTABLE>
   11eb0:	adcsmi	r4, r3, #50331648	; 0x3000000
   11eb4:	bl	146718 <pclose@plt+0x143108>
   11eb8:	ldrbmi	r0, [r1], -fp
   11ebc:	ldmib	r2!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   11ec0:			; <UNDEFINED> instruction: 0xf7f14650
   11ec4:			; <UNDEFINED> instruction: 0xf815ea80
   11ec8:	strmi	r3, [r3], #3841	; 0xf01
   11ecc:	blcs	2be6a0 <pclose@plt+0x2bb090>
   11ed0:	blcs	846014 <pclose@plt+0x842a04>
   11ed4:	mvnle	r4, r8, lsl r6
   11ed8:	movweq	pc, #4363	; 0x110b	; <UNPREDICTABLE>
   11edc:	strmi	r2, [r3], #-1
   11ee0:	adcsmi	r4, r3, #211812352	; 0xca00000
   11ee4:	strbtcc	sp, [r4], -r7, ror #7
   11ee8:	ldrtmi	r4, [r1], -r0, lsr #12
   11eec:			; <UNDEFINED> instruction: 0xffaef009
   11ef0:	strb	r4, [r0, r4, lsl #12]!
   11ef4:	andcs	r4, r5, #966656	; 0xec000
   11ef8:	ldrbtmi	r2, [r9], #-0
   11efc:	ldmdb	ip, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   11f00:	strmi	r7, [r7], -fp, lsr #16
   11f04:			; <UNDEFINED> instruction: 0xd1bd2b00
   11f08:			; <UNDEFINED> instruction: 0x461c469b
   11f0c:			; <UNDEFINED> instruction: 0xf7f14638
   11f10:	blls	1cc880 <pclose@plt+0x1c9270>
   11f14:	cfstrdne	mvd4, [r5], {88}	; 0x58
   11f18:	teqle	r7, r0, lsl #22
   11f1c:			; <UNDEFINED> instruction: 0xf0094628
   11f20:	qsub16mi	pc, r3, r1	; <UNPREDICTABLE>
   11f24:	ldmdami	r0!, {r0, r2, r9, sl, lr}
   11f28:	cfstrscs	mvf4, [r0], {120}	; 0x78
   11f2c:	movwls	sp, #8259	; 0x2043
   11f30:	rscscc	pc, pc, #79	; 0x4f
   11f34:	tstcs	r1, sp, lsr #22
   11f38:	strtmi	r9, [r8], -r0
   11f3c:	smlsdxls	r1, fp, r4, r4
   11f40:	b	1f4ff0c <pclose@plt+0x1f4c8fc>
   11f44:	strtmi	r4, [r9], -sl, lsr #16
   11f48:			; <UNDEFINED> instruction: 0xf0084478
   11f4c:	qsub8mi	pc, r0, r5	; <UNPREDICTABLE>
   11f50:	stmia	sl!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   11f54:			; <UNDEFINED> instruction: 0xf7f14628
   11f58:	bls	20c300 <pclose@plt+0x208cf0>
   11f5c:	ldmpl	r3, {r0, r2, r5, r8, r9, fp, lr}^
   11f60:	andlt	r6, r9, r8, lsl r8
   11f64:	svcmi	0x00f0e8bd
   11f68:	mcrlt	7, 2, pc, cr6, cr4, {7}	; <UNPREDICTABLE>
   11f6c:	strbmi	r2, [r2], r2
   11f70:			; <UNDEFINED> instruction: 0xf8dde79c
   11f74:	andcs	sl, r2, r4, lsl r0
   11f78:			; <UNDEFINED> instruction: 0xb1fbe798
   11f7c:	andcs	r4, r5, #491520	; 0x78000
   11f80:	ldrbtmi	r2, [r9], #-0
   11f84:	ldmdb	r8, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   11f88:	ldrb	r4, [r8, -r7, lsl #12]!
   11f8c:	andcs	r4, r5, #442368	; 0x6c000
   11f90:	ldrbtmi	r2, [r9], #-0
   11f94:			; <UNDEFINED> instruction: 0xf7f19105
   11f98:			; <UNDEFINED> instruction: 0xf7f1e910
   11f9c:	strtmi	lr, [r8], #-2580	; 0xfffff5ec
   11fa0:			; <UNDEFINED> instruction: 0xff30f009
   11fa4:	andcs	r9, r5, #81920	; 0x14000
   11fa8:	andcs	r4, r0, r5, lsl #12
   11fac:	stmdb	r4, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   11fb0:	stccs	6, cr4, [r0], {35}	; 0x23
   11fb4:	blmi	4c66a8 <pclose@plt+0x4c3098>
   11fb8:			; <UNDEFINED> instruction: 0xe7b8447b
   11fbc:			; <UNDEFINED> instruction: 0x46184911
   11fc0:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   11fc4:	ldm	r8!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   11fc8:	ldrb	r4, [r8, -r7, lsl #12]
   11fcc:	andeq	fp, r2, r8, asr #13
   11fd0:	andeq	r9, r2, r6, lsl #28
   11fd4:	andeq	r6, r1, sl, lsl #1
   11fd8:	andeq	r6, r1, r2, lsr #32
   11fdc:			; <UNDEFINED> instruction: 0x000161b4
   11fe0:	andeq	r6, r1, r0, lsr #32
   11fe4:	strdeq	r5, [r1], -r2
   11fe8:	andeq	r5, r1, r4, asr #30
   11fec:	ldrdeq	r5, [r1], -ip
   11ff0:	strdeq	r3, [r1], -r4
   11ff4:	andeq	r0, r0, r4, ror #5
   11ff8:	andeq	r5, r1, sl, lsr pc
   11ffc:	andeq	r5, r1, sl, ror pc
   12000:			; <UNDEFINED> instruction: 0x00015eb4
   12004:	andeq	r5, r1, r6, lsl pc
   12008:	ldrblt	r4, [r0, #-2838]!	; 0xfffff4ea
   1200c:			; <UNDEFINED> instruction: 0x4604447b
   12010:			; <UNDEFINED> instruction: 0xf8d34d15
   12014:	ldrbtmi	r0, [sp], #-528	; 0xfffffdf0
   12018:			; <UNDEFINED> instruction: 0xf8d3b110
   1201c:	stmdblt	r3, {r2, r4, r9, ip, sp}
   12020:			; <UNDEFINED> instruction: 0xf7fabd70
   12024:	strmi	pc, [r6], -pc, asr #24
   12028:	blmi	4406e0 <pclose@plt+0x43d0d0>
   1202c:	stmiapl	fp!, {r4, r5, r9, sl, lr}^
   12030:	teqlt	sl, sl, lsl r8
   12034:			; <UNDEFINED> instruction: 0xfff6f7f5
   12038:	andcs	r4, r1, #13312	; 0x3400
   1203c:			; <UNDEFINED> instruction: 0xf8c3447b
   12040:	lfmlt	f2, 2, [r0, #-96]!	; 0xffffffa0
   12044:			; <UNDEFINED> instruction: 0xf0084611
   12048:	blmi	2d1e2c <pclose@plt+0x2ce81c>
   1204c:	ldmdavs	r8, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
   12050:	ldc2l	7, cr15, [r2, #976]	; 0x3d0
   12054:			; <UNDEFINED> instruction: 0xf7f1e7f0
   12058:	blmi	20c738 <pclose@plt+0x209128>
   1205c:	ldmdahi	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   12060:			; <UNDEFINED> instruction: 0xe7e25233
   12064:	andeq	ip, r2, r8, lsl r3
   12068:	andeq	r9, r2, r2, asr ip
   1206c:	andeq	r0, r0, r0, asr #5
   12070:	andeq	ip, r2, r8, ror #5
   12074:	andeq	r0, r0, r4, ror #5
   12078:	andeq	r3, r1, r4, lsr #29
   1207c:	bvs	1bf244 <pclose@plt+0x1bbc34>
   12080:	ldmdbcc	r0!, {r1, r2, r4, r5, r8, r9, ip, sp, pc}
   12084:	tstle	r2, r0, lsr r8
   12088:			; <UNDEFINED> instruction: 0x4632b178
   1208c:	mvnscc	pc, #79	; 0x4f
   12090:			; <UNDEFINED> instruction: 0xf8526984
   12094:	stccs	15, cr0, [r1], {4}
   12098:	strmi	fp, [fp], -r8, lsl #30
   1209c:	stmdacs	r0, {r0, r8, ip, sp}
   120a0:	ldfnep	f5, [sl], {246}	; 0xf6
   120a4:			; <UNDEFINED> instruction: 0xf856d001
   120a8:	ldcllt	0, cr0, [r0], #-140	; 0xffffff74
   120ac:	movwcs	r4, #1904	; 0x770
   120b0:			; <UNDEFINED> instruction: 0x461d4634
   120b4:	ldrb	fp, [r8, r8, lsr #18]!
   120b8:	svceq	0x0004f854
   120bc:	stmdacs	r0, {r0, r8, r9, ip, sp}
   120c0:	stmibvs	r2, {r0, r1, r4, r5, r6, r7, ip, lr, pc}
   120c4:	svclt	0x00082a01
   120c8:	adcmi	r3, r9, #4194304	; 0x400000
   120cc:			; <UNDEFINED> instruction: 0xe7ead1f4
   120d0:			; <UNDEFINED> instruction: 0xe7ea4630
   120d4:	adccs	r4, sl, #4, 18	; 0x10000
   120d8:	strlt	r4, [r8, #-2052]	; 0xfffff7fc
   120dc:	blmi	1232c8 <pclose@plt+0x11fcb8>
   120e0:	ldrbtmi	r4, [fp], #-1144	; 0xfffffb88
   120e4:	b	fe2500b0 <pclose@plt+0xfe24caa0>
   120e8:	andeq	r3, r1, r0, asr #15
   120ec:	ldrdeq	r3, [r1], -r4
   120f0:	muleq	r1, lr, r5
   120f4:			; <UNDEFINED> instruction: 0xb091b5f0
   120f8:	stcge	8, cr6, [r2, #-780]	; 0xfffffcf4
   120fc:	stmdami	r1, {r0, r1, r2, r8, fp, sp, lr}^
   12100:	bmi	1058280 <pclose@plt+0x1054c70>
   12104:	ldrbtmi	r1, [r8], #-2687	; 0xfffff581
   12108:	adcmi	r1, r6, #244, 18	; 0x3d0000
   1210c:			; <UNDEFINED> instruction: 0xf04f5882
   12110:	ldmdavs	r2, {}	; <UNPREDICTABLE>
   12114:			; <UNDEFINED> instruction: 0xf04f920f
   12118:	rsbvs	r0, r8, r0, lsl #4
   1211c:	andeq	pc, r4, sp, lsl #17
   12120:			; <UNDEFINED> instruction: 0xf88d9002
   12124:	ldmdami	r9!, {r4}
   12128:	ldrbtmi	r9, [r8], #-1541	; 0xfffff9fb
   1212c:	movwle	r9, #54272	; 0xd400
   12130:	mulseq	ip, sp, r8
   12134:	ldmiblt	r0!, {r3, sl, fp, ip, pc}^
   12138:	blmi	ce4a14 <pclose@plt+0xce1404>
   1213c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   12140:	blls	3ec1b0 <pclose@plt+0x3e8ba0>
   12144:	qdaddle	r4, sl, r9
   12148:	ldcllt	0, cr11, [r0, #68]!	; 0x44
   1214c:	mrrcpl	12, 3, r4, sl, cr1
   12150:			; <UNDEFINED> instruction: 0xf0025904
   12154:	ldmdbeq	r2, {r0, r1, r2, r3, r4, sl, fp}^
   12158:	eoreq	pc, r2, r4, asr r8	; <UNPREDICTABLE>
   1215c:			; <UNDEFINED> instruction: 0xf00cfa20
   12160:	streq	pc, [r1], #-16
   12164:	andcs	sp, r1, #14
   12168:	lfmpl	f1, 3, [ip], {6}
   1216c:	andscs	pc, ip, sp, lsl #17
   12170:	andscs	pc, r0, sp, lsl #17
   12174:	strtmi	r9, [r0], -r8, lsl #8
   12178:	stmdb	r8, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1217c:	svclt	0x00183800
   12180:	ldrb	r2, [r9, r1]
   12184:			; <UNDEFINED> instruction: 0xf7f04628
   12188:	movtlt	lr, #36842	; 0x8fea
   1218c:			; <UNDEFINED> instruction: 0x4631463a
   12190:	strtmi	sl, [fp], -r8, lsl #16
   12194:			; <UNDEFINED> instruction: 0xf88d2601
   12198:			; <UNDEFINED> instruction: 0xf0096004
   1219c:	mcrrne	15, 2, pc, r2, cr9	; <UNPREDICTABLE>
   121a0:	andsle	r9, r9, r6
   121a4:	andsle	r1, r7, r3, lsl #25
   121a8:	ldmdblt	r8!, {r3, sl, fp, ip, pc}
   121ac:	strls	r9, [r6], -r5, lsl #22
   121b0:	ldmiblt	r3!, {r0, r1, r3, r4, fp, ip, sp, lr}^
   121b4:	tstlt	ip, r8, lsl #24
   121b8:			; <UNDEFINED> instruction: 0xff8cf7ff
   121bc:	strcs	r4, [r1, #-1576]	; 0xfffff9d8
   121c0:	andspl	pc, ip, sp, lsl #17
   121c4:	svc	0x00caf7f0
   121c8:	andspl	pc, r0, sp, lsl #17
   121cc:	sbcsle	r2, r2, r0, lsl #16
   121d0:			; <UNDEFINED> instruction: 0xf88d2300
   121d4:	strb	r3, [lr, r4]
   121d8:	str	r4, [sp, r0, lsr #12]!
   121dc:	svc	0x00f2f7f0
   121e0:	addcs	r4, lr, #13312	; 0x3400
   121e4:	stmdami	lr, {r0, r2, r3, r8, fp, lr}
   121e8:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   121ec:			; <UNDEFINED> instruction: 0xf7f14478
   121f0:	blmi	34ca08 <pclose@plt+0x3493f8>
   121f4:	stmdbmi	ip, {r0, r3, r5, r7, r9, sp}
   121f8:	ldrbtmi	r4, [fp], #-2060	; 0xfffff7f4
   121fc:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   12200:	ldmib	sl!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   12204:	andeq	r9, r2, r2, ror #22
   12208:	andeq	r0, r0, r0, ror #4
   1220c:	andeq	r9, r2, lr, lsr fp
   12210:	andeq	r9, r2, ip, lsr #22
   12214:	andeq	r0, r0, ip, asr #4
   12218:	muleq	r1, r8, r4
   1221c:			; <UNDEFINED> instruction: 0x000136b2
   12220:	andeq	r3, r1, r0, ror #13
   12224:	andeq	r6, r1, r6, lsl #9
   12228:	andeq	r3, r1, r0, lsr #13
   1222c:	andeq	r3, r1, r6, ror #13
   12230:			; <UNDEFINED> instruction: 0x460eb5f8
   12234:	ldrmi	r9, [ip], -r6, lsl #30
   12238:	tstlt	lr, #0, 6
   1223c:	bicslt	r7, r3, r3, lsr r8
   12240:	blx	fedd0242 <pclose@plt+0xfedccc32>
   12244:	eorvs	r4, r0, r5, lsl #12
   12248:	mcrvs	1, 6, fp, cr2, cr8, {4}
   1224c:	eorsvs	r6, sl, r3, lsl r8
   12250:	strcs	fp, [r4], #-379	; 0xfffffe85
   12254:	cdpvs	0, 14, cr14, cr11, cr5, {0}
   12258:	eorsvs	r1, sl, sl, lsl r9
   1225c:	strcc	r5, [r4], #-2331	; 0xfffff6e5
   12260:	ldmdavs	r9, {r0, r1, r3, r4, r5, r8, ip, sp, pc}^
   12264:			; <UNDEFINED> instruction: 0xf7f04630
   12268:	stmdacs	r0, {r1, r2, r3, r8, r9, sl, fp, sp, lr, pc}
   1226c:	strdcs	sp, [r1], -r3
   12270:	strdcs	fp, [r0], -r8
   12274:	mcrmi	13, 0, fp, cr5, cr8, {7}
   12278:			; <UNDEFINED> instruction: 0xe7e1447e
   1227c:	ldmdavs	r8, {r0, r1, r4, fp, sp, lr}
   12280:	bicsle	r2, fp, r0, lsl #28
   12284:	ldrbtmi	r4, [lr], #-3586	; 0xfffff1fe
   12288:	svclt	0x0000e7da
   1228c:	strdeq	r3, [r1], -r4
   12290:	andeq	r3, r1, r6, ror #9
   12294:	svclt	0x00004770
   12298:	svclt	0x00004770
   1229c:	svclt	0x00004770
   122a0:	mvnsmi	lr, #737280	; 0xb4000
   122a4:	eorcs	r4, r0, r5, lsl #12
   122a8:	pkhbtmi	r4, r9, pc, lsl #12	; <UNPREDICTABLE>
   122ac:			; <UNDEFINED> instruction: 0xf0094690
   122b0:	stmibvs	fp!, {r0, r3, r5, r7, r8, sl, fp, ip, sp, lr, pc}
   122b4:	bvs	b6ca74 <pclose@plt+0xb69464>
   122b8:	ldmvs	fp, {r1, r3, r4, fp, sp, lr}
   122bc:	stmdami	r3!, {r2, r9, sl, lr}
   122c0:	movwcs	lr, #2500	; 0x9c4
   122c4:	mvnvs	r4, r8, ror r4
   122c8:			; <UNDEFINED> instruction: 0xf8d09f08
   122cc:			; <UNDEFINED> instruction: 0xf8d0121c
   122d0:	sfmne	f2, 4, [fp], {32}
   122d4:	eoreq	pc, r4, #208, 16	; 0xd00000
   122d8:			; <UNDEFINED> instruction: 0xf8c44293
   122dc:			; <UNDEFINED> instruction: 0xf8c49014
   122e0:			; <UNDEFINED> instruction: 0x61278018
   122e4:	strvs	lr, [r2, #-2500]	; 0xfffff63c
   122e8:	stmiblt	sl!, {r0, r4, r8, r9, ip, lr, pc}^
   122ec:	cmpcs	r0, r4, lsl r2
   122f0:	ldfnep	f3, [r3], {24}
   122f4:	subseq	lr, r2, #3072	; 0xc00
   122f8:	ldcmi	0, cr0, [r5, #-580]	; 0xfffffdbc
   122fc:			; <UNDEFINED> instruction: 0xf8c5447d
   12300:			; <UNDEFINED> instruction: 0xf0092220
   12304:			; <UNDEFINED> instruction: 0xf8d5fda3
   12308:			; <UNDEFINED> instruction: 0xf8c5121c
   1230c:	blmi	452ba4 <pclose@plt+0x44f594>
   12310:	addeq	lr, r1, #0, 22
   12314:	eormi	pc, r1, r0, asr #16
   12318:	ldrbtmi	r3, [fp], #-257	; 0xfffffeff
   1231c:	subsvs	r2, r0, r0
   12320:	andsne	pc, ip, #12779520	; 0xc30000
   12324:	mvnshi	lr, #12386304	; 0xbd0000
   12328:	vand	d27, d5, d24
   1232c:	vorr.i32	<illegal reg q10.5>, #5120	; 0x00001400
   12330:	addsmi	r5, sl, #1409286145	; 0x54000001
   12334:			; <UNDEFINED> instruction: 0xf009d9dd
   12338:	svceq	0x0093fe3d
   1233c:	movwcs	fp, #7956	; 0x1f14
   12340:	addseq	r2, r1, r0, lsl #6
   12344:	blcs	47728 <pclose@plt+0x44118>
   12348:	ubfx	sp, r7, #1, #21
   1234c:	andeq	ip, r2, r0, rrx
   12350:	andeq	ip, r2, r8, lsr #32
   12354:	andeq	ip, r2, sl
   12358:			; <UNDEFINED> instruction: 0xb091b5f0
   1235c:	cdpge	8, 0, cr6, cr2, cr3, {6}
   12360:	ldmdami	r8!, {r0, r1, r2, r8, fp, sp, lr}
   12364:	bmi	e184e0 <pclose@plt+0xe14ed0>
   12368:	ldrbtmi	r1, [r8], #-2687	; 0xfffff581
   1236c:	adcmi	r1, r5, #236, 18	; 0x3b0000
   12370:			; <UNDEFINED> instruction: 0xf04f5882
   12374:	ldmdavs	r2, {}	; <UNPREDICTABLE>
   12378:			; <UNDEFINED> instruction: 0xf04f920f
   1237c:	rsbsvs	r0, r0, r0, lsl #4
   12380:	andeq	pc, r4, sp, lsl #17
   12384:			; <UNDEFINED> instruction: 0xf88d9002
   12388:	ldmdami	r0!, {r4}
   1238c:	ldrbtmi	r9, [r8], #-1285	; 0xfffffafb
   12390:			; <UNDEFINED> instruction: 0xd3259400
   12394:	mulseq	ip, sp, r8
   12398:	bmi	b80b00 <pclose@plt+0xb7d4f0>
   1239c:	ldrbtmi	r4, [sl], #-2858	; 0xfffff4d6
   123a0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   123a4:	subsmi	r9, sl, pc, lsl #22
   123a8:	andslt	sp, r1, r7, lsr r1
   123ac:			; <UNDEFINED> instruction: 0x4630bdf0
   123b0:	mrc	7, 6, APSR_nzcv, cr4, cr0, {7}
   123b4:	eorsle	r2, fp, r0, lsl #16
   123b8:			; <UNDEFINED> instruction: 0x46294633
   123bc:	ldrtmi	sl, [sl], -r8, lsl #16
   123c0:			; <UNDEFINED> instruction: 0xf88d2501
   123c4:			; <UNDEFINED> instruction: 0xf0095004
   123c8:	stclne	14, cr15, [r3], {19}
   123cc:	stmdale	r2!, {r1, r2, ip, pc}
   123d0:	stmdals	r8, {r6, r7, r8, ip, sp, pc}
   123d4:	andeq	pc, sl, r0, lsr #3
   123d8:			; <UNDEFINED> instruction: 0xf080fab0
   123dc:	ldrb	r0, [ip, r0, asr #18]
   123e0:	mrrcpl	12, 1, r4, sl, cr12
   123e4:			; <UNDEFINED> instruction: 0xf0025904
   123e8:	ldmdbeq	r2, {r0, r1, r2, r3, r4, sl, fp}^
   123ec:	eoreq	pc, r2, r4, asr r8	; <UNPREDICTABLE>
   123f0:			; <UNDEFINED> instruction: 0xf00cfa20
   123f4:	streq	pc, [r1], #-16
   123f8:	andcs	sp, r1, #217	; 0xd9
   123fc:	lfmpl	f1, 3, [r8], {6}
   12400:	strb	r9, [r7, r8]!
   12404:	strls	r9, [r6, #-2821]	; 0xfffff4fb
   12408:	stmdblt	r3, {r0, r1, r3, r4, fp, ip, sp, lr}^
   1240c:	stmdacs	r0, {r3, fp, ip, pc}
   12410:			; <UNDEFINED> instruction: 0xf7ffd0e0
   12414:			; <UNDEFINED> instruction: 0x4620fe5f
   12418:			; <UNDEFINED> instruction: 0xf7f0e7bf
   1241c:	blmi	3cdf74 <pclose@plt+0x3ca964>
   12420:	stmdbmi	lr, {r0, r3, r5, r7, r9, sp}
   12424:	ldrbtmi	r4, [fp], #-2062	; 0xfffff7f2
   12428:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   1242c:	stmia	r4!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   12430:	addcs	r4, lr, #12, 22	; 0x3000
   12434:	stmdami	sp, {r2, r3, r8, fp, lr}
   12438:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   1243c:			; <UNDEFINED> instruction: 0xf7f14478
   12440:	svclt	0x0000e8dc
   12444:	strdeq	r9, [r2], -lr
   12448:	andeq	r0, r0, r0, ror #4
   1244c:	ldrdeq	r9, [r2], -sl
   12450:	andeq	r9, r2, sl, asr #17
   12454:	andeq	r0, r0, ip, asr #4
   12458:	andeq	r6, r1, sl, asr r2
   1245c:	andeq	r3, r1, r4, ror r4
   12460:			; <UNDEFINED> instruction: 0x000134ba
   12464:	andeq	r6, r1, r8, asr #4
   12468:	andeq	r3, r1, r2, ror #8
   1246c:	muleq	r1, r0, r4
   12470:			; <UNDEFINED> instruction: 0x4604b510
   12474:	ldrbtmi	r4, [r8], #-2053	; 0xfffff7fb
   12478:	svc	0x0038f7f0
   1247c:	blx	4e49e <pclose@plt+0x4ae8e>
   12480:	pop	{r5, r9, sl, lr}
   12484:			; <UNDEFINED> instruction: 0xf7fb4010
   12488:	svclt	0x0000bfcd
   1248c:	andeq	r5, r1, sl, lsr #21
   12490:	andcs	fp, r0, r0, lsl r5
   12494:	blmi	2e54c4 <pclose@plt+0x2e1eb4>
   12498:	stmiapl	r3!, {r2, r3, r4, r5, r6, sl, lr}^
   1249c:	stmdbcc	r1, {r0, r3, r4, fp, sp, lr}
   124a0:			; <UNDEFINED> instruction: 0xfff4f005
   124a4:			; <UNDEFINED> instruction: 0xf8bcf006
   124a8:	stmiapl	r3!, {r0, r1, r2, r8, r9, fp, lr}^
   124ac:			; <UNDEFINED> instruction: 0xf7f06818
   124b0:			; <UNDEFINED> instruction: 0xf006ee1c
   124b4:	pop	{r0, r3, r4, r6, r7, r9, sl, fp, ip, sp, lr, pc}
   124b8:			; <UNDEFINED> instruction: 0xf7f44010
   124bc:	svclt	0x0000bbbd
   124c0:	ldrdeq	r9, [r2], -r0
   124c4:	andeq	r0, r0, ip, asr #6
   124c8:	andeq	r0, r0, r4, lsr #6
   124cc:	mvnsmi	lr, sp, lsr #18
   124d0:	svcmi	0x00174606
   124d4:	ldrbtmi	r4, [pc], #-3351	; 124dc <pclose@plt+0xeecc>
   124d8:			; <UNDEFINED> instruction: 0x4630447d
   124dc:	blx	2d04e2 <pclose@plt+0x2cced2>
   124e0:	tstlt	r8, r4, lsl #12
   124e4:	ldrhhi	lr, [r0, #141]!	; 0x8d
   124e8:	svc	0x008af7f0
   124ec:	blcs	12c500 <pclose@plt+0x128ef0>
   124f0:	mcrcs	0, 0, sp, cr1, cr3, {7}
   124f4:	blmi	446cd4 <pclose@plt+0x4436c4>
   124f8:			; <UNDEFINED> instruction: 0xf8556838
   124fc:			; <UNDEFINED> instruction: 0xf8d88003
   12500:	addsmi	r3, r8, #0
   12504:			; <UNDEFINED> instruction: 0xf7f0d00f
   12508:			; <UNDEFINED> instruction: 0xf8d8efee
   1250c:	blmi	2da514 <pclose@plt+0x2d6f04>
   12510:	stmiapl	fp!, {r1, r3, r4, r5, sp, lr}^
   12514:			; <UNDEFINED> instruction: 0xf7f4601c
   12518:	blmi	290bfc <pclose@plt+0x28d5ec>
   1251c:	ldmdavs	r8, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
   12520:	blx	1ad04fa <pclose@plt+0x1acceea>
   12524:			; <UNDEFINED> instruction: 0xf7ffe7d9
   12528:			; <UNDEFINED> instruction: 0x4620ffb3
   1252c:	svc	0x003ef7f0
   12530:	andeq	fp, r2, lr, asr #28
   12534:	muleq	r2, r0, r7
   12538:	andeq	r0, r0, ip, ror #5
   1253c:	andeq	r0, r0, r8, ror #5
   12540:	andeq	r0, r0, r4, ror #5
   12544:	ldrblt	r4, [r0, #-2319]!	; 0xfffff6f1
   12548:			; <UNDEFINED> instruction: 0xf7f04479
   1254c:	stcmi	13, cr14, [lr, #-744]	; 0xfffffd18
   12550:			; <UNDEFINED> instruction: 0xb1a8447d
   12554:	strmi	r4, [r4], -sp, lsl #22
   12558:	ldrbtmi	r4, [fp], #-2573	; 0xfffff5f3
   1255c:	ldmdavs	r8, {r1, r2, r3, r5, r7, fp, ip, lr}
   12560:			; <UNDEFINED> instruction: 0xb1206833
   12564:	mulle	r2, r8, r2
   12568:	svc	0x00bcf7f0
   1256c:	bmi	26c640 <pclose@plt+0x269030>
   12570:	ldrbtmi	r4, [sl], #-668	; 0xfffffd64
   12574:	andle	r6, r3, r4, lsl r0
   12578:	andcs	r4, r1, #7168	; 0x1c00
   1257c:	andsvs	r5, sl, fp, ror #17
   12580:	svclt	0x0000bd70
   12584:	andeq	r6, r1, r4, lsr #25
   12588:	andeq	r9, r2, r8, lsl r7
   1258c:	andeq	fp, r2, sl, asr #27
   12590:	andeq	r0, r0, ip, ror #5
   12594:			; <UNDEFINED> instruction: 0x0002bdb2
   12598:	andeq	r0, r0, r8, ror #5
   1259c:	andcs	fp, r0, r8, lsl #10
   125a0:			; <UNDEFINED> instruction: 0xff94f7ff
   125a4:	ldrbtmi	r4, [fp], #-2819	; 0xfffff4fd
   125a8:	ldrdcc	lr, [r1], -r3
   125ac:	svclt	0x00181ac0
   125b0:	stclt	0, cr2, [r8, #-4]
   125b4:	andeq	fp, r2, lr, ror sp
   125b8:	blmi	ff924d4c <pclose@plt+0xff92173c>
   125bc:	svcmi	0x00f0e92d
   125c0:	adclt	r4, sp, r9, ror r4
   125c4:			; <UNDEFINED> instruction: 0xf8df4ae2
   125c8:	ldrbtmi	sl, [sl], #-908	; 0xfffffc74
   125cc:	stmiapl	fp, {r1, r2, r9, ip, pc}^
   125d0:	stmibmi	r1!, {r1, r3, r4, r5, r6, r7, sl, lr}^
   125d4:			; <UNDEFINED> instruction: 0x932b681b
   125d8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   125dc:			; <UNDEFINED> instruction: 0xf8df4bdf
   125e0:	ldrbtmi	fp, [r9], #-896	; 0xfffffc80
   125e4:	ldrbmi	r9, [r0], r7, lsl #2
   125e8:	ldrbtmi	r5, [fp], #2259	; 0x8d3
   125ec:	andcs	r9, r1, r3, lsl #6
   125f0:			; <UNDEFINED> instruction: 0xff6cf7ff
   125f4:	ldrdpl	lr, [r1, -sl]
   125f8:	rscsle	r4, r8, sp, lsl #5
   125fc:			; <UNDEFINED> instruction: 0xf04f9b03
   12600:	strbmi	r0, [pc], -r0, lsl #18
   12604:			; <UNDEFINED> instruction: 0x462b681e
   12608:	andeq	lr, r3, #8, 22	; 0x2000
   1260c:			; <UNDEFINED> instruction: 0xf5b33301
   12610:			; <UNDEFINED> instruction: 0xf8c87f00
   12614:	blvc	51e62c <pclose@plt+0x51b01c>
   12618:	streq	pc, [r1, -r7, lsl #2]
   1261c:	movwcs	fp, #4004	; 0xfa4
   12620:	andcc	pc, r4, r8, asr #17
   12624:	subeq	lr, r4, #4, 22	; 0x1000
   12628:	eorcc	pc, r2, r6, lsl r8	; <UNPREDICTABLE>
   1262c:	addeq	lr, r2, #6144	; 0x1800
   12630:	vqdmulh.s<illegal width 8>	d2, d0, d3
   12634:	ldm	pc, {r0, r2, r7, r8, pc}^	; <UNPREDICTABLE>
   12638:	stcvc	0, cr15, [pc, #-12]	; 12634 <pclose@plt+0xf024>
   1263c:			; <UNDEFINED> instruction: 0xf04f0204
   12640:			; <UNDEFINED> instruction: 0xf8db0901
   12644:	ldmvs	r6, {r2, ip, sp}
   12648:	rsbsle	r4, ip, fp, lsl #5
   1264c:	ldrbtmi	r4, [sl], #-2757	; 0xfffff53b
   12650:	addsmi	r6, r9, #9502720	; 0x910000
   12654:			; <UNDEFINED> instruction: 0x4619d1d8
   12658:	ldrbtmi	r4, [fp], #-3011	; 0xfffff43d
   1265c:			; <UNDEFINED> instruction: 0xf1b9605d
   12660:			; <UNDEFINED> instruction: 0xf0000f00
   12664:	svccs	0x000280b9
   12668:	blmi	ff049a84 <pclose@plt+0xff046474>
   1266c:	ldmvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   12670:			; <UNDEFINED> instruction: 0xf0002b00
   12674:	addmi	r8, sp, #177	; 0xb1
   12678:	teqhi	ip, r0	; <UNPREDICTABLE>
   1267c:			; <UNDEFINED> instruction: 0xf5b31c6b
   12680:			; <UNDEFINED> instruction: 0xf2c07f00
   12684:	stmdbcs	r0, {r3, r6, r7, pc}
   12688:	teqhi	r1, r0	; <UNPREDICTABLE>
   1268c:	andcs	r4, r1, #184, 22	; 0x2e000
   12690:	blvc	623884 <pclose@plt+0x620274>
   12694:	stmdacs	pc, {r1, r3, r4, r6, sp, lr}^	; <UNPREDICTABLE>
   12698:	sbchi	pc, lr, r0
   1269c:			; <UNDEFINED> instruction: 0xf040285b
   126a0:	ldmmi	r4!, {r0, r8, pc}
   126a4:	stmdavs	r3, {r3, r4, r5, r6, sl, lr}^
   126a8:			; <UNDEFINED> instruction: 0xf000428b
   126ac:	stmiane	r2, {r0, r2, r5, r8, pc}^
   126b0:			; <UNDEFINED> instruction: 0xf5b33301
   126b4:	subvs	r7, r3, r0, lsl #30
   126b8:	svclt	0x00a47b12
   126bc:	subvs	r2, r3, r0, lsl #6
   126c0:	teqeq	r0, #-2147483608	; 0x80000028	; <UNPREDICTABLE>
   126c4:	ldmdale	r8, {r0, r1, r2, r3, r8, r9, fp, sp}
   126c8:	strcs	r4, [r0], #-2987	; 0xfffff455
   126cc:	ldrbtmi	r4, [fp], #-3499	; 0xfffff255
   126d0:	ldmdavs	fp, {r0, r2, r3, r4, r5, r6, sl, lr}^
   126d4:			; <UNDEFINED> instruction: 0xf0004299
   126d8:	stmiane	sl!, {r3, r5, r6, r7, pc}^
   126dc:			; <UNDEFINED> instruction: 0xf5b33301
   126e0:			; <UNDEFINED> instruction: 0xf04f7f00
   126e4:	blvc	4936f0 <pclose@plt+0x4900e0>
   126e8:	movwcs	fp, #4008	; 0xfa8
   126ec:	eorseq	pc, r0, r2, lsr #3
   126f0:	stmible	pc!, {r0, r1, r2, r3, fp, sp}^	; <UNPREDICTABLE>
   126f4:	ldrbtmi	r4, [r8], #-2210	; 0xfffff75e
   126f8:	bcc	82a80c <pclose@plt+0x8271fc>
   126fc:			; <UNDEFINED> instruction: 0xf63f2a0f
   12700:	blmi	fe83e4e0 <pclose@plt+0xfe83aed0>
   12704:	stcmi	0, cr2, [r0]
   12708:	ldrbtmi	r4, [ip], #-1147	; 0xfffffb85
   1270c:	addmi	r6, fp, #5963776	; 0x5b0000
   12710:	sbcshi	pc, r2, r0
   12714:	movwcc	r1, #6370	; 0x18e2
   12718:	svcvc	0x0000f5b3
   1271c:	andeq	pc, r1, pc, asr #32
   12720:	svclt	0x00a87b12
   12724:	bcc	81b32c <pclose@plt+0x817d1c>
   12728:	ldmible	r0!, {r0, r1, r2, r3, r9, fp, sp}^
   1272c:	ldrbtmi	r4, [sl], #-2711	; 0xfffff569
   12730:			; <UNDEFINED> instruction: 0xe75c6053
   12734:			; <UNDEFINED> instruction: 0xf5b06850
   12738:			; <UNDEFINED> instruction: 0xf0007f87
   1273c:	mcrrne	0, 8, r8, r3, cr9
   12740:	svcge	0x0055f43f
   12744:	blge	2ca8a8 <pclose@plt+0x2c7298>
   12748:	andcs	sl, r0, #688128	; 0xa8000
   1274c:	svccs	0x0004f843
   12750:	mvnsle	r4, fp, lsl #5
   12754:	ldrbtmi	r4, [r9], #-2446	; 0xfffff672
   12758:	stmdavs	fp, {r0, r2, r8, ip, pc}
   1275c:	movwls	r4, #17944	; 0x4618
   12760:	mcr	7, 5, pc, cr2, cr0, {7}	; <UNPREDICTABLE>
   12764:	strmi	r9, [r4], r4, lsl #22
   12768:			; <UNDEFINED> instruction: 0xf8cd4618
   1276c:			; <UNDEFINED> instruction: 0xf7f0c010
   12770:			; <UNDEFINED> instruction: 0xf7f0ee9c
   12774:			; <UNDEFINED> instruction: 0xf8dfed3a
   12778:	stmdbls	r5, {r2, r3, r4, r9, sp, lr, pc}
   1277c:	ldrbtmi	sl, [lr], #2860	; 0xb2c
   12780:	andls	r2, r9, #0, 4
   12784:	fstmiaxeq	r0, {d14}	;@ Deprecated
   12788:	stmdavs	r8, {r2, r8, r9, fp, ip, pc}
   1278c:			; <UNDEFINED> instruction: 0xf8de1ad1
   12790:	vst4.8	{d18-d21}, [pc], r8
   12794:			; <UNDEFINED> instruction: 0xf0017e7a
   12798:			; <UNDEFINED> instruction: 0xf003011f
   1279c:	svclt	0x0058031f
   127a0:	blx	3a30d6 <pclose@plt+0x39fac6>
   127a4:			; <UNDEFINED> instruction: 0xf85cf202
   127a8:			; <UNDEFINED> instruction: 0xf04f1c84
   127ac:	blx	395fb8 <pclose@plt+0x3929a8>
   127b0:	tstmi	r9, #201326592	; 0xc000000	; <UNPREDICTABLE>
   127b4:	stcne	8, cr15, [r4], {76}	; 0x4c
   127b8:			; <UNDEFINED> instruction: 0xf7f0920a
   127bc:	movwcs	lr, #3702	; 0xe76
   127c0:	ldrmi	sl, [sl], -r9, lsl #18
   127c4:	stmdbge	fp, {r8, ip, pc}
   127c8:			; <UNDEFINED> instruction: 0xf7f03001
   127cc:	ldmiblt	r0!, {r1, r5, r6, r7, sl, fp, sp, lr, pc}^
   127d0:	ldrbtmi	r4, [fp], #-2929	; 0xfffff48f
   127d4:			; <UNDEFINED> instruction: 0xe739685b
   127d8:	andle	r4, fp, sp, lsl #5
   127dc:			; <UNDEFINED> instruction: 0x1c6a4b6f
   127e0:	svcvc	0x0000f5b2
   127e4:	ldrmi	r4, [sp], #-1147	; 0xfffffb85
   127e8:	svclt	0x00a8605a
   127ec:	blvc	b1aff4 <pclose@plt+0xb179e4>
   127f0:	subsvs	fp, sl, r8, lsr #31
   127f4:	bmi	1aa407c <pclose@plt+0x1aa0a6c>
   127f8:	ldrbtmi	r4, [sl], #-2900	; 0xfffff4ac
   127fc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   12800:	subsmi	r9, sl, fp, lsr #22
   12804:	addhi	pc, r2, r0, asr #32
   12808:	pop	{r0, r2, r3, r5, ip, sp, pc}
   1280c:	strdcs	r8, [r0], -r0
   12810:	mrc2	7, 2, pc, cr12, cr15, {7}
   12814:	addmi	lr, fp, #220, 14	; 0x3700000
   12818:	addhi	pc, lr, r0
   1281c:	strcc	r4, [r2, #-2657]	; 0xfffff59f
   12820:	svcvc	0x0000f5b5
   12824:	ldrmi	r4, [r3], #-1146	; 0xfffffb86
   12828:	blvc	62a984 <pclose@plt+0x627374>
   1282c:	movwcs	fp, #3844	; 0xf04
   12830:	stmdacs	pc, {r0, r1, r4, r6, sp, lr}^	; <UNPREDICTABLE>
   12834:	svcge	0x0032f47f
   12838:			; <UNDEFINED> instruction: 0xf7ff2000
   1283c:	blmi	16d2160 <pclose@plt+0x16ceb50>
   12840:	ldmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
   12844:	addsmi	r2, r1, #1073741824	; 0x40000000
   12848:	vst4.16	{d29,d31,d33,d35}, [pc :64], r9
   1284c:	ldrb	r7, [r2, pc, lsr #1]
   12850:	ldrbtmi	r4, [fp], #-2902	; 0xfffff4aa
   12854:	strcs	lr, [r1], #-2515	; 0xfffff62d
   12858:	smullle	r4, ip, r4, r2
   1285c:	ldmne	lr, {r2, r4, r6, r8, sl, fp, lr}
   12860:	mrrcne	15, 0, r9, r1, cr6
   12864:			; <UNDEFINED> instruction: 0xf5b16059
   12868:	blvc	db2470 <pclose@plt+0xdaee60>
   1286c:	eorvc	r5, lr, sp, ror r9
   12870:	addmi	sp, ip, #167936	; 0x29000
   12874:	mcrmi	0, 2, sp, cr15, cr15, {5}
   12878:	cfldrsne	mvf4, [r5], {25}
   1287c:	blvc	3ea9f8 <pclose@plt+0x3e73e8>
   12880:	svcvc	0x0000f5b5
   12884:	mcrls	6, 0, r4, cr6, cr1, {1}
   12888:	andvc	r5, pc, r1, ror r8	; <UNPREDICTABLE>
   1288c:			; <UNDEFINED> instruction: 0x2c00db40
   12890:	bmi	12869d8 <pclose@plt+0x12833c8>
   12894:	subsvs	r2, r9, r1, lsl #2
   12898:			; <UNDEFINED> instruction: 0x46137b19
   1289c:	ldmpl	r3, {r1, r2, r9, fp, ip, pc}^
   128a0:			; <UNDEFINED> instruction: 0xe7a87019
   128a4:	andne	pc, pc, r0, lsl #4
   128a8:	stccs	7, cr14, [r0], {165}	; 0xa5
   128ac:	svcge	0x0025f43f
   128b0:	ldrbtmi	r4, [fp], #-2882	; 0xfffff4be
   128b4:			; <UNDEFINED> instruction: 0xe7206059
   128b8:			; <UNDEFINED> instruction: 0xf43f2800
   128bc:	bmi	103e324 <pclose@plt+0x103ad14>
   128c0:	subsvs	r4, r3, sl, ror r4
   128c4:	andcs	lr, r0, #154140672	; 0x9300000
   128c8:	stccs	0, cr6, [r0], {90}	; 0x5a
   128cc:	bmi	e86b20 <pclose@plt+0xe83510>
   128d0:	stflss	f2, [r6, #-4]
   128d4:	subsvs	r2, r9, r1, lsl #24
   128d8:	stmiapl	sl!, {r0, r3, r4, r8, r9, fp, ip, sp, lr}
   128dc:	addle	r7, sl, r1, lsl r0
   128e0:	tstcs	r2, r5, lsr sl
   128e4:	blvc	166aa50 <pclose@plt+0x1667440>
   128e8:	andsvc	r5, r9, fp, lsr #17
   128ec:	blmi	d8c700 <pclose@plt+0xd890f0>
   128f0:	subsvs	r4, r9, fp, ror r4
   128f4:			; <UNDEFINED> instruction: 0xe77e201b
   128f8:	adcsvc	pc, r5, pc, asr #8
   128fc:	andcc	lr, r1, #32243712	; 0x1ec0000
   12900:	svcvc	0x0000f5b2
   12904:	andcs	fp, r0, #168, 30	; 0x2a0
   12908:			; <UNDEFINED> instruction: 0xe670605a
   1290c:	mrrc	7, 15, pc, sl, cr0	; <UNPREDICTABLE>
   12910:			; <UNDEFINED> instruction: 0xf43f42a5
   12914:	ldrmi	sl, [sp], #-3952	; 0xfffff090
   12918:	andcc	r4, r3, #638976	; 0x9c000
   1291c:	blvc	b2aa8c <pclose@plt+0xb2747c>
   12920:	svcvc	0x0000f5b2
   12924:	stmdapl	r9!, {r1, r2, r8, sl, fp, ip, pc}^
   12928:			; <UNDEFINED> instruction: 0xf47f700c
   1292c:	andcs	sl, r0, #100, 30	; 0x190
   12930:			; <UNDEFINED> instruction: 0xe760605a
   12934:			; <UNDEFINED> instruction: 0xe75e605c
   12938:	ldrbtmi	r4, [fp], #-2851	; 0xfffff4dd
   1293c:			; <UNDEFINED> instruction: 0xe7d96059
   12940:	ldmdavs	fp, {r0, r1, r2, r8, r9, fp, ip, pc}^
   12944:	svclt	0x0000e682
   12948:	andeq	r9, r2, r8, lsr #13
   1294c:	andeq	r0, r0, r0, ror #4
   12950:	muleq	r2, lr, r6
   12954:	andeq	fp, r2, r4, asr sp
   12958:	andeq	fp, r2, r2, asr #26
   1295c:	andeq	r0, r0, r8, lsl r3
   12960:	andeq	fp, r2, sl, lsr sp
   12964:	ldrdeq	fp, [r2], -r6
   12968:	andeq	fp, r2, sl, asr #25
   1296c:			; <UNDEFINED> instruction: 0x0002aebc
   12970:	muleq	r2, r4, ip
   12974:	andeq	fp, r2, r0, lsl #25
   12978:	andeq	fp, r2, r6, asr ip
   1297c:	andeq	fp, r2, r4, asr ip
   12980:	andeq	fp, r2, lr, lsr #24
   12984:	andeq	fp, r2, ip, lsl ip
   12988:	andeq	fp, r2, sl, lsl ip
   1298c:	strdeq	fp, [r2], -r6
   12990:	andeq	fp, r2, lr, asr #23
   12994:	andeq	sl, r2, sl, lsr #27
   12998:	andeq	fp, r2, r2, asr fp
   1299c:	andeq	fp, r2, r0, asr #22
   129a0:	andeq	r9, r2, lr, ror #8
   129a4:	andeq	fp, r2, r0, lsl #22
   129a8:	andeq	fp, r2, r4, ror #21
   129ac:	ldrdeq	fp, [r2], -r2
   129b0:	andeq	r0, r0, r0, ror r2
   129b4:	andeq	r0, r0, r8, ror r2
   129b8:	andeq	r0, r0, r0, asr #6
   129bc:	andeq	fp, r2, r2, ror sl
   129c0:	andeq	fp, r2, r4, ror #20
   129c4:	andeq	fp, r2, r4, lsr sl
   129c8:	andeq	fp, r2, sl, ror #19
   129cc:	bmi	a24e70 <pclose@plt+0xa21860>
   129d0:	blmi	a23bbc <pclose@plt+0xa205ac>
   129d4:	ldrbtmi	fp, [fp], #-1392	; 0xfffffa90
   129d8:	adclt	r5, r6, sl, lsl #17
   129dc:	ldmdavs	r2, {r1, r2, r5, r8, fp, lr}
   129e0:			; <UNDEFINED> instruction: 0xf04f9225
   129e4:	ldmib	r3, {r9}^
   129e8:	ldrbtmi	r2, [r9], #-769	; 0xfffffcff
   129ec:	teqle	r1, sl	; <illegal shifter operand>
   129f0:	bge	93d608 <pclose@plt+0x939ff8>
   129f4:			; <UNDEFINED> instruction: 0xf8432400
   129f8:	addsmi	r4, r3, #4, 30
   129fc:	blmi	8071f0 <pclose@plt+0x803be0>
   12a00:	ldmdavs	r0!, {r1, r2, r3, r6, r7, fp, ip, lr}
   12a04:	ldcl	7, cr15, [r0, #-960]	; 0xfffffc40
   12a08:	ldmdavs	r0!, {r0, r2, r9, sl, lr}
   12a0c:	stcl	7, cr15, [ip, #-960]	; 0xfffffc40
   12a10:	bl	ffad09d8 <pclose@plt+0xffacd3c8>
   12a14:	rsbmi	sl, r9, #38912	; 0x9800
   12a18:	ldreq	pc, [pc, #-5]	; 12a1b <pclose@plt+0xf40b>
   12a1c:	tsteq	pc, r1	; <UNPREDICTABLE>
   12a20:	svclt	0x00589404
   12a24:	sfmge	f4, 4, [r3], {77}	; 0x4d
   12a28:	addeq	lr, r0, #3072	; 0xc00
   12a2c:	blx	db638 <pclose@plt+0xd8028>
   12a30:	ldmdavs	r0!, {r0, r2, r8, sl, ip, sp, lr, pc}
   12a34:	stcne	8, cr15, [r4], {82}	; 0x52
   12a38:	movwls	r2, #13058	; 0x3302
   12a3c:			; <UNDEFINED> instruction: 0xf842430d
   12a40:			; <UNDEFINED> instruction: 0xf7f05c84
   12a44:	movwcs	lr, #3378	; 0xd32
   12a48:	ldrmi	sl, [sl], -r5, lsl #18
   12a4c:	andcc	r9, r1, r0, lsl #8
   12a50:	bl	fe7d0a18 <pclose@plt+0xfe7cd408>
   12a54:	blmi	1a5284 <pclose@plt+0x1a1c74>
   12a58:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   12a5c:	blls	96cacc <pclose@plt+0x9694bc>
   12a60:	qaddle	r4, sl, r1
   12a64:	ldcllt	0, cr11, [r0, #-152]!	; 0xffffff68
   12a68:	bl	feb50a30 <pclose@plt+0xfeb4d420>
   12a6c:	muleq	r2, r8, r2
   12a70:	andeq	r0, r0, r0, ror #4
   12a74:	andeq	fp, r2, lr, asr #18
   12a78:	andeq	r9, r2, lr, ror r2
   12a7c:	andeq	r0, r0, ip, ror #5
   12a80:	andeq	r9, r2, r0, lsl r2
   12a84:	ldmdbmi	fp, {r0, r1, r2, r3, sl, ip, sp, pc}
   12a88:	ldrbtmi	r4, [r9], #-2587	; 0xfffff5e5
   12a8c:	ldrblt	r4, [r0, #-2843]!	; 0xfffff4e5
   12a90:	stmpl	sl, {r1, r7, ip, sp, pc}
   12a94:	ldmdami	sl, {r1, r2, r8, sl, fp, sp, pc}
   12a98:	ldmdavs	r2, {r0, r1, r3, r4, r5, r6, sl, lr}
   12a9c:			; <UNDEFINED> instruction: 0xf04f9201
   12aa0:			; <UNDEFINED> instruction: 0xf8550200
   12aa4:	bmi	5ed6bc <pclose@plt+0x5ea0ac>
   12aa8:	strls	r2, [r0, #-257]	; 0xfffffeff
   12aac:	ldmdapl	r8, {r2, r3, r4, r7, fp, ip, lr}
   12ab0:	stmdavs	r3, {r0, r2, r4, r9, fp, lr}
   12ab4:	stmdavs	r0!, {r1, r3, r4, r5, r6, sl, lr}
   12ab8:	stc	7, cr15, [r2, #-960]	; 0xfffffc40
   12abc:	ldrtmi	r4, [r2], -fp, lsr #12
   12ac0:	stmdavs	r0!, {r0, r8, sp}
   12ac4:	ldc	7, cr15, [ip], #-960	; 0xfffffc40
   12ac8:	andcs	r6, sl, r1, lsr #16
   12acc:	stcl	7, cr15, [r6, #-960]	; 0xfffffc40
   12ad0:			; <UNDEFINED> instruction: 0xf7f06820
   12ad4:	bmi	38d704 <pclose@plt+0x38a0f4>
   12ad8:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
   12adc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   12ae0:	subsmi	r9, sl, r1, lsl #22
   12ae4:	andlt	sp, r2, r4, lsl #2
   12ae8:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   12aec:	ldrbmi	fp, [r0, -r4]!
   12af0:	bl	1a50ab8 <pclose@plt+0x1a4d4a8>
   12af4:	ldrdeq	r9, [r2], -lr
   12af8:	andeq	r0, r0, r0, ror #4
   12afc:	ldrdeq	r9, [r2], -r0
   12b00:	andeq	r0, r0, r0, asr r3
   12b04:	andeq	r0, r0, r4, lsr #5
   12b08:	ldrdeq	r5, [r1], -r4
   12b0c:	andeq	r9, r2, lr, lsl #3
   12b10:	ldmdbmi	r2!, {r0, r1, r2, r3, sl, ip, sp, pc}
   12b14:	ldrbtmi	r4, [r9], #-2610	; 0xfffff5ce
   12b18:	ldrblt	r4, [r0, #2866]!	; 0xb32
   12b1c:	stmpl	sl, {r0, r1, r7, ip, sp, pc}
   12b20:	ldrbtmi	sl, [fp], #-3080	; 0xfffff3f8
   12b24:	andls	r6, r1, #1179648	; 0x120000
   12b28:	andeq	pc, r0, #79	; 0x4f
   12b2c:	blvs	150c84 <pclose@plt+0x14d674>
   12b30:	strls	r4, [r0], #-2605	; 0xfffff5d3
   12b34:	ldmdavs	r2, {r1, r3, r4, r7, fp, ip, lr}
   12b38:	bmi	b3efa8 <pclose@plt+0xb3b998>
   12b3c:	ldmdavs	r2, {r1, r3, r4, r7, fp, ip, lr}
   12b40:	stcmi	3, cr11, [fp, #-136]!	; 0xffffff78
   12b44:	stmdami	fp!, {r0, r8, sp}
   12b48:	ldmdbpl	pc, {r0, r1, r3, r5, r9, fp, lr}^	; <UNPREDICTABLE>
   12b4c:	ldrbtmi	r5, [sl], #-2077	; 0xfffff7e3
   12b50:	stmdavs	r8!, {r0, r1, r3, r4, r5, fp, sp, lr}
   12b54:	ldc	7, cr15, [r4], #960	; 0x3c0
   12b58:	ldrtmi	r4, [r2], -r3, lsr #12
   12b5c:	stmdavs	r8!, {r0, r8, sp}
   12b60:	bl	ffbd0b28 <pclose@plt+0xffbcd518>
   12b64:	andcs	r6, sl, r9, lsr #16
   12b68:	ldcl	7, cr15, [r8], #960	; 0x3c0
   12b6c:			; <UNDEFINED> instruction: 0xf7f06828
   12b70:	bmi	8cd668 <pclose@plt+0x8ca058>
   12b74:	ldrbtmi	r4, [sl], #-2842	; 0xfffff4e6
   12b78:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   12b7c:	subsmi	r9, sl, r1, lsl #22
   12b80:	andlt	sp, r3, sl, lsr #2
   12b84:	ldrhtmi	lr, [r0], #141	; 0x8d
   12b88:	ldrbmi	fp, [r0, -r4]!
   12b8c:	ldmpl	fp, {r2, r3, r4, r9, fp, lr}
   12b90:	ldmdblt	fp, {r0, r1, r3, r4, fp, sp, lr}^
   12b94:	ldrbtmi	r4, [fp], #-2843	; 0xfffff4e5
   12b98:	stmdblt	r3!, {r0, r1, r3, r4, r6, r7, fp, sp, lr}
   12b9c:	ldrtmi	r4, [r0], -r1, lsr #12
   12ba0:			; <UNDEFINED> instruction: 0xf9b0f008
   12ba4:			; <UNDEFINED> instruction: 0xf005e7e5
   12ba8:	ubfx	pc, pc, #27, #24
   12bac:	ldrtmi	r4, [r0], -r1, lsr #12
   12bb0:	blx	17cebd6 <pclose@plt+0x17cb5c6>
   12bb4:	ldrbtmi	r4, [fp], #-2836	; 0xfffff4ec
   12bb8:			; <UNDEFINED> instruction: 0x460468db
   12bbc:	stmiavs	r0!, {r0, r1, r3, r6, r8, fp, ip, sp, pc}^
   12bc0:	blx	c50b9c <pclose@plt+0xc4d58c>
   12bc4:			; <UNDEFINED> instruction: 0xf7f068e0
   12bc8:			; <UNDEFINED> instruction: 0x4620eab0
   12bcc:	b	feb50b94 <pclose@plt+0xfeb4d584>
   12bd0:			; <UNDEFINED> instruction: 0xf005e7cf
   12bd4:	ldrb	pc, [r2, r9, asr #27]!	; <UNPREDICTABLE>
   12bd8:	b	ffd50ba0 <pclose@plt+0xffd4d590>
   12bdc:	andeq	r9, r2, r2, asr r1
   12be0:	andeq	r0, r0, r0, ror #4
   12be4:	andeq	r9, r2, r6, asr #2
   12be8:	andeq	r0, r0, r8, ror r3
   12bec:	andeq	r0, r0, r8, ror #5
   12bf0:	andeq	r0, r0, r0, asr r3
   12bf4:	andeq	r0, r0, r4, lsr #5
   12bf8:	andeq	r5, r1, sl, lsr r5
   12bfc:	strdeq	r9, [r2], -r2
   12c00:	andeq	r0, r0, r0, asr #5
   12c04:	muleq	r2, r2, r9
   12c08:	andeq	sl, r2, r2, ror r9
   12c0c:			; <UNDEFINED> instruction: 0xf006b5f8
   12c10:			; <UNDEFINED> instruction: 0x4c18fa73
   12c14:	movwlt	r4, #1148	; 0x47c
   12c18:	ldc2	0, cr15, [r4, #-20]	; 0xffffffec
   12c1c:	blmi	5e547c <pclose@plt+0x5e1e6c>
   12c20:	stmiapl	r6!, {r0, r1, r2, r4, r8, r9, sl, fp, lr}
   12c24:	ldrbtmi	r5, [pc], #-2277	; 12c2c <pclose@plt+0xf61c>
   12c28:	stmdavs	r8!, {r0, r4, r5, fp, sp, lr}
   12c2c:			; <UNDEFINED> instruction: 0xff86f007
   12c30:	ldc2	0, cr15, [lr, #16]
   12c34:	stmdavs	r8!, {r0, r4, r5, fp, sp, lr}
   12c38:	ldc2	7, cr15, [sl], {242}	; 0xf2
   12c3c:			; <UNDEFINED> instruction: 0xb1216839
   12c40:	andcs	r4, r1, #16, 22	; 0x4000
   12c44:	andsvs	r5, sl, r3, ror #17
   12c48:	blmi	402430 <pclose@plt+0x3fee20>
   12c4c:	stmdavs	r8!, {r0, r2, r5, r6, r7, fp, ip, lr}
   12c50:	b	1d0c18 <pclose@plt+0x1cd608>
   12c54:	eorsvs	r6, fp, fp, lsr #16
   12c58:	stmdami	ip, {r1, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   12c5c:			; <UNDEFINED> instruction: 0xf7f04478
   12c60:	blmi	30d980 <pclose@plt+0x30a370>
   12c64:	strmi	r5, [r1], -r3, ror #17
   12c68:			; <UNDEFINED> instruction: 0xf7ff6818
   12c6c:	andcs	pc, r1, r1, asr pc	; <UNPREDICTABLE>
   12c70:	bl	fe750c38 <pclose@plt+0xfe74d628>
   12c74:	andeq	r9, r2, r4, asr r0
   12c78:	andeq	r0, r0, ip, asr #6
   12c7c:	andeq	r0, r0, r8, asr r3
   12c80:	strdeq	fp, [r2], -lr
   12c84:	andeq	r0, r0, r8, ror r3
   12c88:	andeq	r0, r0, ip, ror #5
   12c8c:	andeq	r5, r1, r4, asr #5
   12c90:	andeq	r0, r0, r0, lsr #4
   12c94:	addlt	fp, r3, r0, lsr r5
   12c98:	mrc2	7, 0, pc, cr4, cr9, {7}
   12c9c:	bmi	7a5918 <pclose@plt+0x7a2308>
   12ca0:	ldmpl	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   12ca4:			; <UNDEFINED> instruction: 0x4604681b
   12ca8:	ldmdbmi	ip, {r0, r1, r3, r4, r6, r8, fp, ip, sp, pc}
   12cac:	andcs	r4, r5, #24, 12	; 0x1800000
   12cb0:			; <UNDEFINED> instruction: 0xf7f04479
   12cb4:	strtmi	lr, [r1], -r2, lsl #21
   12cb8:	pop	{r0, r1, ip, sp, pc}
   12cbc:			; <UNDEFINED> instruction: 0xf7ff4030
   12cc0:			; <UNDEFINED> instruction: 0xf7f0bf27
   12cc4:	ldmdbmi	r6, {r7, r8, r9, fp, sp, lr, pc}
   12cc8:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   12ccc:	andcs	r4, r0, r5, lsl #12
   12cd0:	b	1cd0c98 <pclose@plt+0x1ccd688>
   12cd4:	bl	1dd0c9c <pclose@plt+0x1dcd68c>
   12cd8:	andcc	r4, r1, r8, lsr #8
   12cdc:			; <UNDEFINED> instruction: 0xf892f009
   12ce0:	andcs	r4, r5, #16, 18	; 0x40000
   12ce4:			; <UNDEFINED> instruction: 0x46054479
   12ce8:			; <UNDEFINED> instruction: 0xf7f02000
   12cec:			; <UNDEFINED> instruction: 0xf04fea66
   12cf0:	strdcs	r3, [r1, -pc]
   12cf4:	strmi	r9, [r3], -r0, lsl #8
   12cf8:			; <UNDEFINED> instruction: 0xf7f04628
   12cfc:			; <UNDEFINED> instruction: 0xf005eba0
   12d00:			; <UNDEFINED> instruction: 0x4628fd33
   12d04:			; <UNDEFINED> instruction: 0xf98ef7f5
   12d08:	andlt	r4, r3, r8, lsr #12
   12d0c:	ldrhtmi	lr, [r0], -sp
   12d10:	blt	250cd8 <pclose@plt+0x24d6c8>
   12d14:	andeq	r8, r2, r8, asr #31
   12d18:	andeq	r0, r0, r0, asr #5
   12d1c:	andeq	r5, r1, r8, ror r2
   12d20:	andeq	r5, r1, r6, ror r2
   12d24:	andeq	r5, r1, ip, ror #4
   12d28:	ldrlt	r4, [r0, #-2833]	; 0xfffff4ef
   12d2c:	cfldrsmi	mvf4, [r1], {123}	; 0x7b
   12d30:	ldrbtmi	r6, [ip], #-2267	; 0xfffff725
   12d34:	ldmdbmi	r0, {r0, r1, r3, r6, r7, r8, ip, sp, pc}
   12d38:	andcs	r2, r0, r5, lsl #4
   12d3c:			; <UNDEFINED> instruction: 0xf7f04479
   12d40:			; <UNDEFINED> instruction: 0x4601ea3c
   12d44:	ldrbtmi	r4, [r8], #-2061	; 0xfffff7f3
   12d48:	mcr2	7, 7, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
   12d4c:	stmiapl	r3!, {r2, r3, r8, r9, fp, lr}^
   12d50:	stmdblt	r3!, {r0, r1, r3, r4, fp, sp, lr}
   12d54:	ldrbtmi	r4, [sl], #-2571	; 0xfffff5f5
   12d58:	eorcc	pc, r8, #12713984	; 0xc20000
   12d5c:	blmi	2c21a4 <pclose@plt+0x2beb94>
   12d60:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
   12d64:	eorcs	pc, ip, #12779520	; 0xc30000
   12d68:			; <UNDEFINED> instruction: 0xf005bd10
   12d6c:			; <UNDEFINED> instruction: 0xe7e2fcfd
   12d70:	strdeq	sl, [r2], -ip
   12d74:	andeq	r8, r2, r6, lsr pc
   12d78:	andeq	r5, r1, r4, lsr #4
   12d7c:	strdeq	r2, [r1], -r6
   12d80:	andeq	r0, r0, r0, asr #5
   12d84:	andeq	fp, r2, lr, asr #11
   12d88:	andeq	fp, r2, r2, asr #11
   12d8c:			; <UNDEFINED> instruction: 0x46014b14
   12d90:	ldrbtmi	fp, [fp], #-1296	; 0xfffffaf0
   12d94:	addlt	r4, r2, r3, lsl ip
   12d98:	ldrbtmi	r6, [ip], #-2267	; 0xfffff725
   12d9c:	blmi	4c1510 <pclose@plt+0x4bdf00>
   12da0:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   12da4:	blmi	47f3b8 <pclose@plt+0x47bda8>
   12da8:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   12dac:	ldmdami	r0, {r0, r1, r4, r5, r8, fp, ip, sp, pc}
   12db0:	andlt	r4, r2, r8, ror r4
   12db4:			; <UNDEFINED> instruction: 0x4010e8bd
   12db8:	ldmlt	lr!, {r3, ip, sp, lr, pc}
   12dbc:	andlt	r4, r2, r8, lsl #12
   12dc0:			; <UNDEFINED> instruction: 0x4010e8bd
   12dc4:	stmdblt	lr!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   12dc8:	ldrbtmi	r4, [r8], #-2058	; 0xfffff7f6
   12dcc:	pop	{r1, ip, sp, pc}
   12dd0:			; <UNDEFINED> instruction: 0xf7ff4010
   12dd4:	mulls	r1, sp, lr
   12dd8:	stc2l	0, cr15, [r6], {5}
   12ddc:	ldrb	r9, [lr, r1, lsl #18]
   12de0:	muleq	r2, r6, r7
   12de4:	andeq	r8, r2, lr, asr #29
   12de8:	andeq	r0, r0, r8, ror r3
   12dec:	andeq	r0, r0, r0, asr #5
   12df0:	andeq	r2, r1, ip, lsl #25
   12df4:	andeq	r2, r1, r2, ror ip
   12df8:			; <UNDEFINED> instruction: 0x4604b510
   12dfc:	stmibvs	r3, {r4, r8, ip, sp, pc}^
   12e00:	strle	r0, [r4], #-1755	; 0xfffff925
   12e04:	pop	{r5, r9, sl, lr}
   12e08:			; <UNDEFINED> instruction: 0xf7f04010
   12e0c:	stmiavs	r0, {r0, r1, r3, r7, r8, fp, ip, sp, pc}^
   12e10:	stmib	sl, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   12e14:			; <UNDEFINED> instruction: 0xf7f76a20
   12e18:	bvs	ff85202c <pclose@plt+0xff84ea1c>
   12e1c:	stmib	r4, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   12e20:			; <UNDEFINED> instruction: 0xf7f06aa0
   12e24:	bvs	184d434 <pclose@plt+0x1849e24>
   12e28:	ldmdb	lr!, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   12e2c:			; <UNDEFINED> instruction: 0xf7f068a0
   12e30:			; <UNDEFINED> instruction: 0x4620e97c
   12e34:			; <UNDEFINED> instruction: 0x4010e8bd
   12e38:	ldmdblt	r4!, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   12e3c:	push	{r0, r1, r4, r7, r9, lr}
   12e40:			; <UNDEFINED> instruction: 0x460541f0
   12e44:	ldrmi	r4, [r0], pc, lsl #12
   12e48:	stcle	6, cr4, [lr, #-120]	; 0xffffff88
   12e4c:	stmdavs	r8!, {r2, r4, r9, sl, lr}
   12e50:	eoreq	pc, r4, r0, asr r8	; <UNPREDICTABLE>
   12e54:			; <UNDEFINED> instruction: 0xf7ff6800
   12e58:	stmdavs	r8!, {r0, r1, r2, r3, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   12e5c:	eoreq	pc, r4, r0, asr r8	; <UNPREDICTABLE>
   12e60:			; <UNDEFINED> instruction: 0xf7f03401
   12e64:	adcsmi	lr, r4, #1605632	; 0x188000
   12e68:	ldmdavs	sl!, {r0, r4, r5, r6, r7, r8, ip, lr, pc}
   12e6c:	blne	fe4acf14 <pclose@plt+0xfe4a9904>
   12e70:	orreq	lr, r6, r0, lsl #22
   12e74:	addeq	lr, r8, r0, lsl #22
   12e78:	bl	fe9930c8 <pclose@plt+0xfe98fab8>
   12e7c:			; <UNDEFINED> instruction: 0xf7f00608
   12e80:	ldmdavs	fp!, {r2, r3, r6, r8, fp, sp, lr, pc}
   12e84:	blne	fe7acf34 <pclose@plt+0xfe7a9924>
   12e88:	eorsvs	r2, lr, r0, lsl #6
   12e8c:	eorcc	pc, r6, r2, asr #16
   12e90:	ldrhhi	lr, [r0, #141]!	; 0x8d
   12e94:	ldrbmi	lr, [r0, sp, lsr #18]!
   12e98:			; <UNDEFINED> instruction: 0x461f4616
   12e9c:	strmi	r4, [r9], r0, lsl #13
   12ea0:			; <UNDEFINED> instruction: 0xf8aaf7fe
   12ea4:			; <UNDEFINED> instruction: 0xa114f8df
   12ea8:			; <UNDEFINED> instruction: 0xb32844fa
   12eac:	strmi	r4, [r4], -r4, asr #26
   12eb0:	ldrbtmi	r6, [sp], #-2177	; 0xfffff77f
   12eb4:	andvc	pc, ip, r5, lsl #10
   12eb8:	blx	dd0ea6 <pclose@plt+0xdcd896>
   12ebc:	stmdacs	r0, {r0, r2, r9, sl, lr}
   12ec0:	blmi	1047474 <pclose@plt+0x1043e64>
   12ec4:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   12ec8:	bllt	4ecf3c <pclose@plt+0x4e992c>
   12ecc:	ldrdeq	lr, [r3, -r4]
   12ed0:	andcs	r4, r1, #53477376	; 0x3300000
   12ed4:	stmib	r2, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   12ed8:	cmple	r5, r1, lsl #16
   12edc:	ldmdami	sl!, {r0, r1, r2, r4, r5, r8, ip, sp, pc}
   12ee0:	ldrbtmi	r6, [r8], #-2209	; 0xfffff75f
   12ee4:	blx	fe550ee4 <pclose@plt+0xfe54d8d4>
   12ee8:	suble	r3, r4, r1
   12eec:			; <UNDEFINED> instruction: 0xf7ff4620
   12ef0:	strtmi	pc, [r8], -r3, lsl #31
   12ef4:			; <UNDEFINED> instruction: 0x87f0e8bd
   12ef8:			; <UNDEFINED> instruction: 0xf85a4b34
   12efc:	ldmdavs	r9, {r0, r1, ip, sp}
   12f00:	ldmdami	r3!, {r0, r3, r5, r7, r8, ip, sp, pc}
   12f04:	ldrbtmi	r2, [r8], #-1281	; 0xfffffaff
   12f08:	mcr2	7, 0, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
   12f0c:	pop	{r3, r5, r9, sl, lr}
   12f10:	ldmdbmi	r0!, {r4, r5, r6, r7, r8, r9, sl, pc}
   12f14:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   12f18:	stmdb	lr, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   12f1c:	strtmi	r4, [r0], -r1, lsl #13
   12f20:	mcr2	7, 2, pc, cr8, cr7, {7}	; <UNPREDICTABLE>
   12f24:	strbmi	r4, [r8], -r1, lsl #12
   12f28:	stc2	7, cr15, [ip, #1020]!	; 0x3fc
   12f2c:			; <UNDEFINED> instruction: 0xf1b8e7ce
   12f30:	eorsle	r0, r9, r0, lsl #30
   12f34:	mulcc	r0, r9, r8
   12f38:	eorsle	r2, r5, r8, lsr #22
   12f3c:	strbmi	r4, [r0], -r6, lsr #22
   12f40:			; <UNDEFINED> instruction: 0xf85a2501
   12f44:	ldmdavs	ip, {r0, r1, ip, sp}
   12f48:	mcr2	7, 3, pc, cr14, cr7, {7}	; <UNPREDICTABLE>
   12f4c:	strmi	r4, [r1], -sl, asr #12
   12f50:			; <UNDEFINED> instruction: 0xf7ff4620
   12f54:			; <UNDEFINED> instruction: 0xe7ccfddd
   12f58:			; <UNDEFINED> instruction: 0x46326899
   12f5c:			; <UNDEFINED> instruction: 0x4640463b
   12f60:			; <UNDEFINED> instruction: 0xff98f7ff
   12f64:	tstle	r3, r2, lsl #16
   12f68:	strcs	r4, [r2, #-1568]	; 0xfffff9e0
   12f6c:			; <UNDEFINED> instruction: 0xff44f7ff
   12f70:	pop	{r3, r5, r9, sl, lr}
   12f74:	bvs	8b4f3c <pclose@plt+0x8b192c>
   12f78:	adcsle	r2, r7, r0, lsl #20
   12f7c:	blcs	2cfd0 <pclose@plt+0x299c0>
   12f80:			; <UNDEFINED> instruction: 0x4691d0b4
   12f84:	bcs	6d5f4 <pclose@plt+0x69fe4>
   12f88:	ldmdavs	sl, {r1, r8, ip, lr, pc}^
   12f8c:	rscle	r2, r3, r0, lsl #20
   12f90:	svccc	0x0004f859
   12f94:	mvnsle	r2, r0, lsl #22
   12f98:	strtmi	lr, [r0], -r8, lsr #15
   12f9c:			; <UNDEFINED> instruction: 0xf7ff2500
   12fa0:	strtmi	pc, [r8], -fp, lsr #30
   12fa4:			; <UNDEFINED> instruction: 0x87f0e8bd
   12fa8:	strbmi	r4, [r9], -ip, lsl #22
   12fac:			; <UNDEFINED> instruction: 0xf85a2501
   12fb0:	ldmdavs	r8, {r0, r1, ip, sp}
   12fb4:	stc2	7, cr15, [ip, #1020]!	; 0x3fc
   12fb8:	svclt	0x0000e79b
   12fbc:	andeq	r8, r2, r0, asr #27
   12fc0:	andeq	fp, r2, r2, ror r4
   12fc4:	andeq	r0, r0, r8, asr r2
   12fc8:	andeq	r2, r1, lr, ror ip
   12fcc:	andeq	r0, r0, ip, lsr #5
   12fd0:	andeq	r2, r1, r6, lsr fp
   12fd4:	andeq	r5, r1, r2, asr r0
   12fd8:	andeq	r0, r0, r4, ror #4
   12fdc:	andeq	r0, r0, r8, lsr #4
   12fe0:			; <UNDEFINED> instruction: 0xf8d0b5f8
   12fe4:	stmdblt	ip, {r2, r4, r7, lr}
   12fe8:	ldcllt	6, cr4, [r8, #128]!	; 0x80
   12fec:			; <UNDEFINED> instruction: 0x3090f8d0
   12ff0:	strmi	pc, [r0], #260	; 0x104
   12ff4:	strmi	r3, [r5], -r1, lsl #24
   12ff8:			; <UNDEFINED> instruction: 0xf8532700
   12ffc:	ldmdavs	r8, {r2, r5, ip, sp}
   13000:	mrc2	7, 7, pc, cr10, cr15, {7}
   13004:			; <UNDEFINED> instruction: 0x3090f8d5
   13008:	eoreq	pc, r4, r3, asr r8	; <UNPREDICTABLE>
   1300c:	stm	ip, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   13010:			; <UNDEFINED> instruction: 0x2624e9d5
   13014:			; <UNDEFINED> instruction: 0xf8421e71
   13018:	strmi	r7, [ip], -r4, lsr #32
   1301c:	addsne	pc, r4, r5, asr #17
   13020:			; <UNDEFINED> instruction: 0x4620b911
   13024:	ldflte	f6, [r8, #676]!	; 0x2a4
   13028:	strmi	pc, [r0], r6, lsl #2
   1302c:	subseq	pc, r8, r5, lsl #2
   13030:			; <UNDEFINED> instruction: 0xf8523e02
   13034:	ldmdavs	fp, {r1, r2, r5, ip, sp}
   13038:	strvc	lr, [r7, -r5, asr #19]
   1303c:			; <UNDEFINED> instruction: 0xf7fe61ab
   13040:	blvs	ffa51b4c <pclose@plt+0xffa4e53c>
   13044:	ldmda	r0!, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   13048:	mvnvs	r6, #40, 24	; 0x2800
   1304c:	stmda	ip!, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   13050:			; <UNDEFINED> instruction: 0x2090f8d5
   13054:	strtmi	r6, [r0], -fp, ror #25
   13058:			; <UNDEFINED> instruction: 0xf852642f
   1305c:			; <UNDEFINED> instruction: 0xf0432026
   13060:	strbtvs	r0, [fp], #769	; 0x301
   13064:	eorvs	r6, fp, #9633792	; 0x930000
   13068:	svclt	0x0000bdf8
   1306c:			; <UNDEFINED> instruction: 0x4604b570
   13070:	ldrbtmi	r4, [lr], #-3607	; 0xfffff1e9
   13074:			; <UNDEFINED> instruction: 0xffb4f7ff
   13078:	lslvs	fp, r8, #18
   1307c:			; <UNDEFINED> instruction: 0xf8d4bd70
   13080:			; <UNDEFINED> instruction: 0xf1003090
   13084:	cfstr32cc	mvfx4, [r1, #-512]	; 0xfffffe00
   13088:			; <UNDEFINED> instruction: 0xf8534620
   1308c:	ldmdavs	r9, {r0, r2, r5, ip, sp}
   13090:	cdp2	0, 14, cr15, cr8, cr7, {0}
   13094:	ldmpl	r3!, {r0, r1, r2, r3, r8, r9, fp, lr}^
   13098:	stmiblt	r3!, {r0, r1, r3, r4, fp, sp, lr}
   1309c:			; <UNDEFINED> instruction: 0x3090f8d4
   130a0:			; <UNDEFINED> instruction: 0xf8534620
   130a4:	ldmdavs	r9, {r0, r2, r5, ip, sp}^
   130a8:	blx	1d4f0ce <pclose@plt+0x1d4babe>
   130ac:			; <UNDEFINED> instruction: 0x3090f8d4
   130b0:			; <UNDEFINED> instruction: 0xf8534620
   130b4:	ldmvs	fp, {r0, r2, r5, ip, sp}
   130b8:			; <UNDEFINED> instruction: 0xf0076223
   130bc:	stmibvs	r3!, {r0, r1, r5, r7, r8, sl, fp, ip, sp, lr, pc}
   130c0:	cmpvs	sl, r2, lsr #20
   130c4:			; <UNDEFINED> instruction: 0x4620bd70
   130c8:			; <UNDEFINED> instruction: 0xf84ef7f6
   130cc:	svclt	0x0000e7e6
   130d0:	strdeq	r8, [r2], -r6
   130d4:	andeq	r0, r0, ip, lsl #4
   130d8:			; <UNDEFINED> instruction: 0x4605b538
   130dc:			; <UNDEFINED> instruction: 0x3094f8d0
   130e0:	strcs	fp, [r0], #-403	; 0xfffffe6d
   130e4:			; <UNDEFINED> instruction: 0x3090f8d5
   130e8:	eorcc	pc, r4, r3, asr r8	; <UNPREDICTABLE>
   130ec:			; <UNDEFINED> instruction: 0xf7ff6818
   130f0:			; <UNDEFINED> instruction: 0xf8d5fe83
   130f4:			; <UNDEFINED> instruction: 0xf8533090
   130f8:	strcc	r0, [r1], #-36	; 0xffffffdc
   130fc:	ldmda	r4, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   13100:			; <UNDEFINED> instruction: 0x3094f8d5
   13104:	stmiale	sp!, {r0, r1, r5, r7, r9, lr}^
   13108:			; <UNDEFINED> instruction: 0x0090f8d5
   1310c:	ldrhtmi	lr, [r8], -sp
   13110:	stmdalt	r8, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   13114:			; <UNDEFINED> instruction: 0x3094f8d0
   13118:			; <UNDEFINED> instruction: 0x4604b570
   1311c:			; <UNDEFINED> instruction: 0xf8d0b173
   13120:			; <UNDEFINED> instruction: 0xf1030090
   13124:	blcc	63f2c <pclose@plt+0x6091c>
   13128:			; <UNDEFINED> instruction: 0xf85069a2
   1312c:	ldmdavs	r8, {r0, r1, r5, ip, sp}
   13130:	svclt	0x00044290
   13134:	andeq	lr, r7, #212, 18	; 0x350000
   13138:	andeq	lr, r1, #3194880	; 0x30c000
   1313c:	strcs	r6, [r0, #-417]	; 0xfffffe5f
   13140:	subseq	pc, r8, r4, lsl #2
   13144:	strpl	lr, [r7, #-2500]	; 0xfffff63c
   13148:	blx	f51148 <pclose@plt+0xf4db38>
   1314c:			; <UNDEFINED> instruction: 0xf7ef6be0
   13150:	stcvs	15, cr14, [r0], #-944	; 0xfffffc50
   13154:			; <UNDEFINED> instruction: 0xf7ef63e5
   13158:	stclvs	15, cr14, [r3], #928	; 0x3a0
   1315c:	andcs	r6, ip, r5, lsr #8
   13160:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
   13164:			; <UNDEFINED> instruction: 0xf00864e3
   13168:	stmibvs	r3!, {r0, r2, r3, r6, r9, sl, fp, ip, sp, lr, pc}
   1316c:			; <UNDEFINED> instruction: 0x2094f8d4
   13170:			; <UNDEFINED> instruction: 0x46051c91
   13174:	ldrdvs	lr, [r7], -r4
   13178:			; <UNDEFINED> instruction: 0xf8d4602b
   1317c:	stmib	r5, {r3, r4, r7, ip, sp}^
   13180:	addsmi	r6, r9, #1
   13184:			; <UNDEFINED> instruction: 0x0090f8d4
   13188:	stmiblt	fp, {r4, r8, r9, ip, lr, pc}^
   1318c:			; <UNDEFINED> instruction: 0xf8c42310
   13190:			; <UNDEFINED> instruction: 0xb1e83098
   13194:	bl	9a304 <pclose@plt+0x96cf4>
   13198:	addseq	r0, r9, r3, asr r3
   1319c:	addscc	pc, r8, r4, asr #17
   131a0:	cdp2	0, 5, cr15, cr4, cr8, {0}
   131a4:			; <UNDEFINED> instruction: 0x2094f8d4
   131a8:	addseq	pc, r0, r4, asr #17
   131ac:	orreq	lr, r2, #0, 22
   131b0:			; <UNDEFINED> instruction: 0xf8c41c51
   131b4:	swpcs	r1, r4, [r0]
   131b8:	eorpl	pc, r2, r0, asr #16
   131bc:	ldcllt	0, cr6, [r0, #-356]!	; 0xfffffe9c
   131c0:	vrhadd.s8	<illegal reg q13.5>, <illegal reg q2.5>, q4
   131c4:	vmov.i32	<illegal reg q10.5>, #5120	; 0x00001400
   131c8:	addsmi	r5, r3, #1342177285	; 0x50000005
   131cc:	and	sp, sl, r2, ror #19
   131d0:	andcs	r2, r0, r0, asr #2
   131d4:	svceq	0x009ae7e2
   131d8:	andcs	fp, r1, #20, 30	; 0x50
   131dc:	addseq	r2, r9, r0, lsl #4
   131e0:	bcs	481ec <pclose@plt+0x44bdc>
   131e4:			; <UNDEFINED> instruction: 0xf008d0f5
   131e8:	svclt	0x0000fee5
   131ec:			; <UNDEFINED> instruction: 0x4604b5f8
   131f0:			; <UNDEFINED> instruction: 0x3094f8d0
   131f4:	ldrbtmi	r4, [lr], #-3637	; 0xfffff1cb
   131f8:			; <UNDEFINED> instruction: 0xf8d0b173
   131fc:			; <UNDEFINED> instruction: 0xf1030090
   13200:	blcc	64008 <pclose@plt+0x609f8>
   13204:			; <UNDEFINED> instruction: 0xf85069a2
   13208:	ldmdavs	r8, {r0, r1, r5, ip, sp}
   1320c:	svclt	0x00044290
   13210:	andeq	lr, r7, #212, 18	; 0x350000
   13214:	andeq	lr, r1, #3194880	; 0x30c000
   13218:			; <UNDEFINED> instruction: 0xf0074620
   1321c:	andcs	pc, ip, r3, lsr #28
   13220:	ldc2l	0, cr15, [r0, #32]!
   13224:			; <UNDEFINED> instruction: 0xf8d469a3
   13228:	ldcne	0, cr2, [r1], {148}	; 0x94
   1322c:	ldmib	r4, {r0, r2, r9, sl, lr}^
   13230:	eorvs	r7, fp, r7
   13234:			; <UNDEFINED> instruction: 0x3098f8d4
   13238:	andvc	lr, r1, r5, asr #19
   1323c:			; <UNDEFINED> instruction: 0xf8d44299
   13240:	tstle	r0, #144	; 0x90
   13244:	tstcs	r0, #101376	; 0x18c00
   13248:	addscc	pc, r8, r4, asr #17
   1324c:	mrrcne	3, 8, fp, sl, cr0
   13250:	cmpeq	r3, #2048	; 0x800
   13254:			; <UNDEFINED> instruction: 0xf8c40099
   13258:			; <UNDEFINED> instruction: 0xf0083098
   1325c:			; <UNDEFINED> instruction: 0xf8d4fdf7
   13260:			; <UNDEFINED> instruction: 0xf8c42094
   13264:	blmi	6934ac <pclose@plt+0x68fe9c>
   13268:	orreq	lr, r2, r0, lsl #22
   1326c:			; <UNDEFINED> instruction: 0xf8c41c57
   13270:			; <UNDEFINED> instruction: 0xf8407094
   13274:	andcs	r5, r0, #34	; 0x22
   13278:	ldmpl	r3!, {r1, r3, r6, sp, lr}^
   1327c:	cmnlt	r3, fp, lsl r8
   13280:	ldmibvs	sl, {r0, r1, r5, r7, r8, fp, sp, lr}^
   13284:	strle	r0, [r5, #-1746]	; 0xfffff92e
   13288:	ldmvs	r8, {r1, r4, r8, fp, lr}
   1328c:			; <UNDEFINED> instruction: 0xf7ef4479
   13290:	strdlt	lr, [r0, -sl]!
   13294:	pop	{r5, r9, sl, lr}
   13298:			; <UNDEFINED> instruction: 0xf7f540f8
   1329c:	ldcllt	15, cr11, [r8, #404]!	; 0x194
   132a0:	vrhadd.s8	<illegal reg q13.5>, <illegal reg q2.5>, q4
   132a4:	vmov.i32	<illegal reg q10.5>, #5120	; 0x00001400
   132a8:	addsmi	r5, r3, #1342177285	; 0x50000005
   132ac:	and	sp, sl, pc, asr #19
   132b0:	andcs	r2, r0, r0, asr #2
   132b4:	svceq	0x009ae7cf
   132b8:	andcs	fp, r1, #20, 30	; 0x50
   132bc:	addseq	r2, r9, r0, lsl #4
   132c0:	bcs	482cc <pclose@plt+0x44cbc>
   132c4:			; <UNDEFINED> instruction: 0xf008d0f5
   132c8:	svclt	0x0000fe75
   132cc:	andeq	r8, r2, r2, ror sl
   132d0:	andeq	r0, r0, ip, lsl #4
   132d4:	andeq	r2, r1, ip, lsr #16
   132d8:	blmi	280700 <pclose@plt+0x27d0f0>
   132dc:			; <UNDEFINED> instruction: 0xf8d3447b
   132e0:	tstlt	r9, r4, lsr r2
   132e4:			; <UNDEFINED> instruction: 0x4008e8bd
   132e8:	svclt	0x0080f7ff
   132ec:	stmdbmi	r5, {r3, r9, sl, lr}
   132f0:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   132f4:	svc	0x0060f7ef
   132f8:			; <UNDEFINED> instruction: 0x4008e8bd
   132fc:	stclt	7, cr15, [r8], {255}	; 0xff
   13300:	andeq	fp, r2, r8, asr #32
   13304:	andeq	r4, r1, sl, lsl #25
   13308:	mvnsmi	lr, #737280	; 0xb4000
   1330c:	stmdavc	r3, {r2, r9, sl, lr}
   13310:	cdpmi	6, 4, cr4, cr0, cr9, {4}
   13314:	ldrbtmi	r2, [lr], #-2901	; 0xfffff4ab
   13318:	stmdavc	r3, {r2, r6, r8, ip, lr, pc}^
   1331c:	hvcle	4784	; 0x12b0
   13320:	blcs	31534 <pclose@plt+0x2df24>
   13324:	stmibvs	fp, {r1, r2, r3, r4, r5, r8, ip, lr, pc}
   13328:	vstrcs	s12, [r0, #-372]	; 0xfffffe8c
   1332c:	strtmi	sp, [r8], -r5, asr #32
   13330:			; <UNDEFINED> instruction: 0xf8b8f7f7
   13334:	blmi	e6581c <pclose@plt+0xe6220c>
   13338:			; <UNDEFINED> instruction: 0x2018f8d9
   1333c:	ldmpl	r3!, {r0, r4, r5, r6, fp, ip, lr}^
   13340:	ldmdavs	r8, {r0, r3, fp, sp, lr}
   13344:	stc2	7, cr15, [r8, #1012]	; 0x3f4
   13348:	stmdacs	r0, {r7, r9, sl, lr}
   1334c:	stmdavc	r3!, {r0, r2, r3, r6, ip, lr, pc}
   13350:			; <UNDEFINED> instruction: 0xd1202b55
   13354:	blcs	1c314e8 <pclose@plt+0x1c2ded8>
   13358:	stmiavc	r3!, {r0, r2, r3, r4, r8, ip, lr, pc}
   1335c:			; <UNDEFINED> instruction: 0xf8d9b9db
   13360:	mrcne	0, 2, r3, cr12, cr4, {4}
   13364:			; <UNDEFINED> instruction: 0xf8d9d417
   13368:	bl	1ab5b0 <pclose@plt+0x1a7fa0>
   1336c:			; <UNDEFINED> instruction: 0xf8560683
   13370:	stccc	13, cr7, [r1], {4}
   13374:	stmdavs	r8!, {r0, r2, r3, r4, r5, fp, sp, lr}
   13378:			; <UNDEFINED> instruction: 0xf8d8b158
   1337c:			; <UNDEFINED> instruction: 0xf7ef1000
   13380:	ldmdblt	r0!, {r1, r7, r9, sl, fp, sp, lr, pc}
   13384:			; <UNDEFINED> instruction: 0xb12068a8
   13388:	ldrdne	pc, [r8], -r8
   1338c:	cdp	7, 7, cr15, cr10, cr15, {7}
   13390:	stclne	3, cr11, [r3], #-224	; 0xffffff20
   13394:	strbmi	sp, [r8], -fp, ror #3
   13398:			; <UNDEFINED> instruction: 0xf7ff4641
   1339c:	andcs	pc, r1, r7, lsr #30
   133a0:	mvnshi	lr, #12386304	; 0xbd0000
   133a4:			; <UNDEFINED> instruction: 0x4620491e
   133a8:			; <UNDEFINED> instruction: 0xf7ef4479
   133ac:	stmdblt	r8!, {r2, r3, r5, r6, r9, sl, fp, sp, lr, pc}^
   133b0:			; <UNDEFINED> instruction: 0x3018f8d9
   133b4:	vstrcs	s12, [r0, #-884]	; 0xfffffc8c
   133b8:	blmi	6c7aa4 <pclose@plt+0x6c4494>
   133bc:	ldmpl	r3!, {r0, r5, r9, sl, lr}^
   133c0:			; <UNDEFINED> instruction: 0xf7ff6818
   133c4:	strtmi	pc, [r8], -r5, lsr #23
   133c8:	mvnshi	lr, #12386304	; 0xbd0000
   133cc:			; <UNDEFINED> instruction: 0x46204916
   133d0:			; <UNDEFINED> instruction: 0xf7ef4479
   133d4:	stmdacs	r0, {r3, r4, r6, r9, sl, fp, sp, lr, pc}
   133d8:			; <UNDEFINED> instruction: 0xf8d9d1a7
   133dc:	bvs	fe75f444 <pclose@plt+0xfe75be34>
   133e0:	ldmvs	fp!, {r0, r1, r5, r7, r8, r9, sl, sp, lr, pc}
   133e4:	andscc	pc, r4, r8, asr #17
   133e8:	blmi	44d344 <pclose@plt+0x449d34>
   133ec:	ldmdavs	ip, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
   133f0:	stmdami	pc, {r2, r3, r4, r5, r8, ip, sp, pc}	; <UNPREDICTABLE>
   133f4:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
   133f8:	blx	fe2d13fe <pclose@plt+0xfe2cddee>
   133fc:	pop	{r6, r9, sl, lr}
   13400:	blmi	3343e8 <pclose@plt+0x330dd8>
   13404:	ldmpl	r3!, {r0, r3, r5, r9, sl, lr}^
   13408:			; <UNDEFINED> instruction: 0xf7ff6818
   1340c:	strtmi	pc, [r0], -r1, lsl #23
   13410:	svclt	0x0000e7c6
   13414:	andeq	r8, r2, r2, asr r9
   13418:	strdeq	r0, [r0], -r8
   1341c:	muleq	r0, r4, r2
   13420:	andeq	r4, r1, r4, ror #23
   13424:	andeq	r0, r0, ip, ror r3
   13428:	andeq	r4, r1, r4, asr #23
   1342c:	andeq	r0, r0, ip, lsr #5
   13430:	andeq	r2, r1, r6, asr #12
   13434:	andeq	r0, r0, r8, lsr #4
   13438:	svcmi	0x00f0e92d
   1343c:	bmi	1a64e84 <pclose@plt+0x1a61874>
   13440:	blmi	1a64eac <pclose@plt+0x1a6189c>
   13444:	ldrbeq	pc, [r8, #-256]	; 0xffffff00	; <UNPREDICTABLE>
   13448:	addslt	r4, sp, sl, ror r4
   1344c:	strtmi	r4, [r8], -r4, lsl #12
   13450:			; <UNDEFINED> instruction: 0x460f58d3
   13454:			; <UNDEFINED> instruction: 0xa09cf8dd
   13458:	ldrdlt	pc, [r4], sp	; <UNPREDICTABLE>
   1345c:	tstls	fp, #1769472	; 0x1b0000
   13460:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   13464:			; <UNDEFINED> instruction: 0xf9a6f7fe
   13468:	stfvsd	f3, [r0, #-160]!	; 0xffffff60
   1346c:			; <UNDEFINED> instruction: 0xf7ef4641
   13470:	stmdacs	r0, {r1, r3, r9, sl, fp, sp, lr, pc}
   13474:	strtmi	sp, [r8], -r6, asr #32
   13478:	strls	sl, [r5], -sp, lsl #28
   1347c:			; <UNDEFINED> instruction: 0xf8a2f7fe
   13480:			; <UNDEFINED> instruction: 0xf7ef6d20
   13484:			; <UNDEFINED> instruction: 0x4640ee52
   13488:	stc2	0, cr15, [r8, #32]
   1348c:	stmdbls	r8!, {r0, r1, r3, r4, r5, r8, fp, sp, lr}
   13490:			; <UNDEFINED> instruction: 0xf28afaba
   13494:	blx	fec78ca0 <pclose@plt+0xfec75690>
   13498:			; <UNDEFINED> instruction: 0xf8c4f181
   1349c:	ldmdbeq	r2, {r2, r4, r6, sp, pc}^
   134a0:	strvs	r0, [r0, #-2377]!	; 0xfffff6b7
   134a4:	movwls	r4, #1600	; 0x640
   134a8:			; <UNDEFINED> instruction: 0xf7fe68fb
   134ac:			; <UNDEFINED> instruction: 0x4606f89d
   134b0:	ldmibvs	fp!, {r5, r6, r7, r8, fp, ip, sp, pc}^
   134b4:	movwpl	pc, #1043	; 0x413	; <UNPREDICTABLE>
   134b8:	bls	9c79b0 <pclose@plt+0x9c43a0>
   134bc:	bcs	2dba8 <pclose@plt+0x2a598>
   134c0:			; <UNDEFINED> instruction: 0x8014f8dd
   134c4:			; <UNDEFINED> instruction: 0xf109bfd6
   134c8:	ldmdbvs	sl!, {r0, r9}
   134cc:			; <UNDEFINED> instruction: 0x46404699
   134d0:	addmi	sl, sl, #6144	; 0x1800
   134d4:	blls	9b80dc <pclose@plt+0x9b4acc>
   134d8:			; <UNDEFINED> instruction: 0x460abfb8
   134dc:	svclt	0x00b84549
   134e0:			; <UNDEFINED> instruction: 0xf7fe4649
   134e4:	strmi	pc, [r6], -r3, lsr #16
   134e8:	suble	r2, r1, r0, lsl #16
   134ec:	blmi	fa5df0 <pclose@plt+0xfa27e0>
   134f0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   134f4:	blls	6ed564 <pclose@plt+0x6e9f54>
   134f8:	cmnle	r1, sl, asr r0
   134fc:	andslt	r4, sp, r0, lsr r6
   13500:	svchi	0x00f0e8bd
   13504:	ldrbmi	r6, [r3, #-3427]	; 0xfffff29d
   13508:	blge	387be4 <pclose@plt+0x3845d4>
   1350c:	movwls	r4, #22188	; 0x56ac
   13510:	ldm	ip!, {r1, r2, r3, r4, r9, sl, lr}
   13514:	strgt	r0, [pc], -pc
   13518:			; <UNDEFINED> instruction: 0x000fe8bc
   1351c:	ldm	ip!, {r0, r1, r2, r3, r9, sl, lr, pc}
   13520:	strgt	r0, [pc], -pc
   13524:	ldm	ip, {r0, r1, r3, r4, r5, r6, r7, r8, fp, sp, lr}
   13528:			; <UNDEFINED> instruction: 0xf4130003
   1352c:	stm	r6, {r8, r9, ip, lr}
   13530:	sbcle	r0, r2, r3
   13534:			; <UNDEFINED> instruction: 0xf7fe9805
   13538:	ldmvs	r9!, {r0, r2, r6, fp, ip, sp, lr, pc}
   1353c:			; <UNDEFINED> instruction: 0xf7fd6838
   13540:	blls	a52ab4 <pclose@plt+0xa4f4a4>
   13544:	strbmi	r9, [r2], -r6, lsr #18
   13548:	andlt	pc, ip, sp, asr #17
   1354c:	strbmi	r9, [fp], -r2, lsl #6
   13550:			; <UNDEFINED> instruction: 0xf8cd9100
   13554:	strmi	sl, [r5], -r4
   13558:	strtmi	r4, [r0], -r1, lsl #12
   1355c:			; <UNDEFINED> instruction: 0xff6cf7ff
   13560:	adcmi	r6, fp, #2670592	; 0x28c000
   13564:	sbcle	r4, r1, r6, lsl #12
   13568:			; <UNDEFINED> instruction: 0xf7ef4628
   1356c:	sbfx	lr, lr, #27, #30
   13570:	strbmi	r9, [r1], -r6, lsl #20
   13574:			; <UNDEFINED> instruction: 0xf7fea807
   13578:	stmibvs	r2!, {r0, r1, r2, r3, fp, ip, sp, lr, pc}
   1357c:			; <UNDEFINED> instruction: 0x6ce39907
   13580:			; <UNDEFINED> instruction: 0xf04342ba
   13584:			; <UNDEFINED> instruction: 0xf8cb0301
   13588:	strbtvs	r1, [r3], #0
   1358c:	ldrtmi	sp, [r9], -r3
   13590:			; <UNDEFINED> instruction: 0xf7ff4620
   13594:	svcls	0x0005fe2b
   13598:	ldrsbgt	pc, [r4], #-143	; 0xffffff71	; <UNPREDICTABLE>
   1359c:			; <UNDEFINED> instruction: 0xe018f8dd
   135a0:	ldrbtmi	ip, [ip], #3855	; 0xf0f
   135a4:	eorsgt	pc, r8, #220, 16	; 0xdc0000
   135a8:	svcgt	0x000fc50f
   135ac:	svcgt	0x000fc50f
   135b0:	ldrbtmi	ip, [r2], -pc, lsl #10
   135b4:	ldm	r7, {r1, r2, r5, r8, r9, fp, ip, pc}
   135b8:			; <UNDEFINED> instruction: 0xf1bc0003
   135bc:	svclt	0x00180f00
   135c0:	stm	r5, {r8, r9, fp, sp}
   135c4:	stmdbls	r5, {r0, r1}
   135c8:	stmdage	fp, {r0, r2, sl, fp, ip, lr, pc}
   135cc:			; <UNDEFINED> instruction: 0xffe4f7fd
   135d0:	eorvs	r9, r3, #11264	; 0x2c00
   135d4:	stmdage	r9, {r1, r3, r7, r8, r9, sl, sp, lr, pc}
   135d8:			; <UNDEFINED> instruction: 0xffdef7fd
   135dc:	ldrb	r9, [r8, sl, lsl #22]!
   135e0:	ldcl	7, cr15, [r0, #956]!	; 0x3bc
   135e4:	andeq	r8, r2, r0, lsr #16
   135e8:	andeq	r0, r0, r0, ror #4
   135ec:	andeq	r8, r2, r8, ror r7
   135f0:	andeq	sl, r2, r2, lsl #27
   135f4:	blmi	1aa5fa0 <pclose@plt+0x1aa2990>
   135f8:	push	{r1, r3, r4, r5, r6, sl, lr}
   135fc:	strdlt	r4, [fp], r0
   13600:			; <UNDEFINED> instruction: 0x460658d3
   13604:	beq	64fa40 <pclose@plt+0x64c430>
   13608:	stmdaeq	r0!, {r0, r2, r3, r8, ip, sp, lr, pc}
   1360c:	movwls	r6, #38939	; 0x981b
   13610:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   13614:	vstrvs.16	s12, [r0, #-262]	; 0xfffffefa	; <UNPREDICTABLE>
   13618:	movwls	r6, #23323	; 0x5b1b
   1361c:	ldc2	0, cr15, [lr], #32
   13620:	bvs	cedcec <pclose@plt+0xcea6dc>
   13624:	andcs	r4, r1, #135266304	; 0x8100000
   13628:	blcc	5b630 <pclose@plt+0x58020>
   1362c:	andcs	lr, r1, sp, asr #19
   13630:	andge	pc, ip, sp, asr #17
   13634:	rscscc	pc, pc, pc, asr #32
   13638:	andls	r4, r0, sl, asr #12
   1363c:			; <UNDEFINED> instruction: 0xf7ff4630
   13640:	stmdacs	r0, {r0, r1, r3, r4, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}
   13644:	adchi	pc, r4, r0
   13648:			; <UNDEFINED> instruction: 0x3094f8d6
   1364c:	ldmdble	r9!, {r0, r8, r9, fp, sp}^
   13650:			; <UNDEFINED> instruction: 0x2090f8d6
   13654:	orrmi	pc, r0, #-1073741824	; 0xc0000000
   13658:			; <UNDEFINED> instruction: 0xf8523b02
   1365c:	ldmdavs	fp, {r0, r1, r5, ip, sp}
   13660:	blcs	2e2d4 <pclose@plt+0x2acc4>
   13664:	ldrtmi	sp, [r0], -lr, rrx
   13668:	ldc2	7, cr15, [sl], #1020	; 0x3fc
   1366c:	blvs	2edd38 <pclose@plt+0x2ea728>
   13670:			; <UNDEFINED> instruction: 0xf1036a0a
   13674:	blcc	6447c <pclose@plt+0x60e6c>
   13678:	eorcc	pc, r3, r2, asr r8	; <UNPREDICTABLE>
   1367c:	ldmib	r3, {r0, r1, r3, r4, r6, r8, ip, sp, pc}^
   13680:	bge	1d3a8c <pclose@plt+0x1d047c>
   13684:	andls	r4, r0, #70254592	; 0x4300000
   13688:	andseq	pc, r8, #-2147483647	; 0x80000001
   1368c:	ldc2l	7, cr15, [r0, #1016]	; 0x3f8
   13690:	cmple	pc, r0, lsl #16
   13694:	stmibvs	fp, {r0, r4, r5, r7, r8, fp, sp, lr}^
   13698:	svclt	0x0058059b
   1369c:	strble	r6, [r4], #-2829	; 0xfffff4f3
   136a0:	svceq	0x0063f115
   136a4:			; <UNDEFINED> instruction: 0xf106d072
   136a8:	mcrne	7, 5, r0, cr12, cr8, {0}
   136ac:			; <UNDEFINED> instruction: 0xf10dd43d
   136b0:	and	r0, r1, ip, lsl fp
   136b4:	teqle	r8, #256	; 0x100
   136b8:			; <UNDEFINED> instruction: 0xf8506a08
   136bc:	stmibvs	r5, {r2, r5}
   136c0:	mvnsle	r2, r1, lsl #26
   136c4:	strbmi	r6, [r3], -r1, lsl #17
   136c8:	ldrtmi	r6, [sl], -r0, asr #16
   136cc:	andlt	pc, r0, sp, asr #17
   136d0:	stc2	7, cr15, [lr, #1016]!	; 0x3f8
   136d4:	stmdbls	r7, {r4, r5, r8, r9, ip, sp, pc}
   136d8:	ldmdbvs	fp, {r0, r1, r3, fp, sp, lr}
   136dc:	strle	r0, [r1, #-1115]!	; 0xfffffba5
   136e0:			; <UNDEFINED> instruction: 0xf7fd9808
   136e4:	mvnlt	pc, sp, lsl #25
   136e8:			; <UNDEFINED> instruction: 0x460169b2
   136ec:	ldrtmi	r3, [r0], -r1, lsl #8
   136f0:			; <UNDEFINED> instruction: 0xf7ff6314
   136f4:	ldmibvs	r1!, {r0, r1, r2, r3, r8, sl, fp, ip, sp, lr, pc}
   136f8:	stmdbvs	fp, {r3, r9, fp, sp, lr}
   136fc:	eorsvs	r6, r3, #131072	; 0x20000
   13700:	eorsle	r2, r7, r0, lsl #20
   13704:			; <UNDEFINED> instruction: 0xf8502200
   13708:	ldrmi	r4, [r5], -r4, lsl #30
   1370c:	sfmcs	f3, 4, [r0], {1}
   13710:	stmibvs	sl, {r0, r3, r4, r5, r6, r7, r8, ip, lr, pc}^
   13714:	movwvs	r3, #54530	; 0xd502
   13718:	strble	r0, [r1, #1426]	; 0x592
   1371c:	rsbeq	pc, r2, #111	; 0x6f
   13720:	str	r6, [r0, sl, lsl #6]
   13724:	ldmibvs	r1!, {r0, sl, fp, ip, sp}
   13728:	bvs	d08248 <pclose@plt+0xd04c38>
   1372c:	rsbeq	pc, r2, #111	; 0x6f
   13730:	ldrb	r6, [r8, -sl, lsl #6]!
   13734:	ldmibvs	r1!, {r0, r1, r2, r8, r9, fp, ip, pc}
   13738:	ldmdbvs	r3, {r1, r3, r4, fp, sp, lr}
   1373c:	orrmi	pc, r0, #587202560	; 0x23000000
   13740:			; <UNDEFINED> instruction: 0xe7a86113
   13744:	ldmiblt	r3, {r0, r2, r8, r9, fp, ip, pc}^
   13748:	andcs	r4, r5, #360448	; 0x58000
   1374c:	ldrbtmi	r9, [r9], #-2053	; 0xfffff7fb
   13750:	ldc	7, cr15, [r2, #-956]!	; 0xfffffc44
   13754:			; <UNDEFINED> instruction: 0xf9dcf7ff
   13758:	blmi	465fac <pclose@plt+0x46299c>
   1375c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   13760:	blls	26d7d0 <pclose@plt+0x26a1c0>
   13764:	tstle	r7, sl, asr r0
   13768:	andlt	r4, fp, r8, asr #12
   1376c:	svcmi	0x00f0e8bd
   13770:	ldcllt	7, cr15, [r8], {239}	; 0xef
   13774:	movwvs	r6, #55754	; 0xd9ca
   13778:	ldrle	r0, [r6, #1424]	; 0x590
   1377c:	stmdbmi	fp, {r1, r2, r3, r6, r7, r8, r9, sl, sp, lr, pc}
   13780:	andcs	r2, r0, r5, lsl #4
   13784:			; <UNDEFINED> instruction: 0xf7ef4479
   13788:			; <UNDEFINED> instruction: 0xe7e3ed18
   1378c:	smlaldx	r6, sl, r3, sl
   13790:			; <UNDEFINED> instruction: 0xf7fe4630
   13794:			; <UNDEFINED> instruction: 0xe7dffa7f
   13798:	ldc	7, cr15, [r4, #-956]	; 0xfffffc44
   1379c:	andeq	r8, r2, r0, ror r6
   137a0:	andeq	r0, r0, r0, ror #4
   137a4:	andeq	r4, r1, lr, asr r8
   137a8:	andeq	r8, r2, ip, lsl #10
   137ac:	andeq	r4, r1, r8, lsl r8
   137b0:	svcmi	0x00f0e92d
   137b4:	stc	6, cr4, [sp, #-84]!	; 0xffffffac
   137b8:	strmi	r8, [r4], -r4, lsl #22
   137bc:			; <UNDEFINED> instruction: 0x46084abd
   137c0:			; <UNDEFINED> instruction: 0x8018f8d1
   137c4:	mcr	4, 0, r4, cr9, cr10, {3}
   137c8:	umullslt	r4, r3, r0, sl
   137cc:			; <UNDEFINED> instruction: 0xf8df460c
   137d0:	movwls	sl, #53992	; 0xd2e8
   137d4:	ldrbtmi	r4, [sl], #3001	; 0xbb9
   137d8:	ldmpl	r3, {r0, r1, r3, r8, ip, pc}^
   137dc:	tstls	r1, #1769472	; 0x1b0000
   137e0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   137e4:	movwls	r9, #52000	; 0xcb20
   137e8:			; <UNDEFINED> instruction: 0xf9dcf7f7
   137ec:	stmdacs	r0, {r0, r1, r7, r9, sl, lr}
   137f0:	msrhi	CPSR_fs, r0
   137f4:	movwls	r6, #40643	; 0x9ec3
   137f8:	stmibvs	r3!, {r0, r1, r3, r4, r7, r8, ip, sp, pc}
   137fc:	ldrdls	pc, [r8], -r3
   13800:	mulcc	r0, r9, r8
   13804:			; <UNDEFINED> instruction: 0xf0402b2a
   13808:			; <UNDEFINED> instruction: 0xf89980d4
   1380c:	movwls	r3, #57345	; 0xe001
   13810:			; <UNDEFINED> instruction: 0xf0402b00
   13814:	blls	3b3b54 <pclose@plt+0x3b0544>
   13818:	ldrbtcc	pc, [pc], pc, asr #32	; <UNPREDICTABLE>
   1381c:	movwls	r9, #38407	; 0x9607
   13820:	blls	28b838 <pclose@plt+0x288228>
   13824:	ldrbtcc	pc, [pc], pc, asr #32	; <UNPREDICTABLE>
   13828:	movwls	r9, #58887	; 0xe607
   1382c:			; <UNDEFINED> instruction: 0xf1069b0c
   13830:	bmi	fe8e2034 <pclose@plt+0xfe8dea24>
   13834:	stmibmi	r3!, {r8, r9, sl, sp}
   13838:	ldmdavs	fp, {r1, r3, r4, r5, r6, sl, lr}
   1383c:	ldrbtmi	r9, [r9], #-3079	; 0xfffff3f9
   13840:	b	13f7c5c <pclose@plt+0x13f464c>
   13844:	smlabbls	r8, r9, r1, r0
   13848:	tstls	r6, r1, lsl #2
   1384c:	ldrbmi	r4, [r0], r1, asr #12
   13850:			; <UNDEFINED> instruction: 0x960a4692
   13854:	bls	325acc <pclose@plt+0x3224bc>
   13858:	ldrbtmi	r9, [r8], #-3597	; 0xfffff1f3
   1385c:	andls	r9, r3, #4, 2
   13860:	cfmadd32ls	mvax0, mvfx9, mvfx11, mvfx1
   13864:	cdp	8, 1, cr6, cr9, cr0, {2}
   13868:	strls	r2, [r0, #-2704]	; 0xfffff570
   1386c:	ldrtmi	r9, [r0], -r2
   13870:	stc2l	7, cr15, [r2, #1020]!	; 0x3fc
   13874:	stmdbls	r4, {r0, r1, r4, r5, r7, r8, fp, sp, lr}
   13878:	strmi	r4, [r2], -fp, lsl #5
   1387c:	andls	sp, r4, r4
   13880:			; <UNDEFINED> instruction: 0xf7ff4608
   13884:	bls	152370 <pclose@plt+0x14ed60>
   13888:			; <UNDEFINED> instruction: 0xf0002a02
   1388c:	bcs	33c74 <pclose@plt+0x30664>
   13890:	rscshi	pc, r7, r0
   13894:	blcs	3a4d4 <pclose@plt+0x36ec4>
   13898:	rschi	pc, ip, r0
   1389c:	bls	1fa4bc <pclose@plt+0x1f6eac>
   138a0:	movweq	pc, #4227	; 0x1083	; <UNPREDICTABLE>
   138a4:	svclt	0x001442a2
   138a8:			; <UNDEFINED> instruction: 0xf0032300
   138ac:	blcs	144b8 <pclose@plt+0x10ea8>
   138b0:	rschi	pc, r0, r0, asr #32
   138b4:	blmi	fe17a0e8 <pclose@plt+0xfe176ad8>
   138b8:	mcrls	2, 0, r3, cr10, cr8, {2}
   138bc:	bcs	44f0e4 <pclose@plt+0x44bad4>
   138c0:			; <UNDEFINED> instruction: 0xf8584a83
   138c4:	ldrbtmi	r3, [sl], #-3
   138c8:	bcs	44f0f4 <pclose@plt+0x44bae4>
   138cc:	movwls	sl, #18960	; 0x4a10
   138d0:	bcs	fe44f0f8 <pclose@plt+0xfe44bae8>
   138d4:	ldrdne	pc, [ip], #-139	; 0xffffff75	; <UNPREDICTABLE>
   138d8:	blls	224990 <pclose@plt+0x221380>
   138dc:	and	r1, r9, r8, asr #17
   138e0:			; <UNDEFINED> instruction: 0xf00042b4
   138e4:	bl	73b14 <pclose@plt+0x70504>
   138e8:	ldmdavs	fp, {r2, r7, r8, r9}
   138ec:	tstls	r0, #368640	; 0x5a000
   138f0:	strtmi	fp, [ip], #-2386	; 0xfffff6ae
   138f4:	ble	ffcde8fc <pclose@plt+0xffcdb2ec>
   138f8:	strbmi	r4, [ip], -r3, lsl #12
   138fc:			; <UNDEFINED> instruction: 0x4657681b
   13900:	tstls	r0, #368640	; 0x5a000
   13904:	rscsle	r2, r4, r0, lsl #20
   13908:	ldmdavs	r0, {r2, r9, fp, ip, pc}
   1390c:	ldmdavs	fp, {r5, r7, r8, fp, ip, sp, pc}
   13910:	addsmi	r9, r3, #36864	; 0x9000
   13914:	mrc	0, 0, sp, cr9, cr0, {0}
   13918:	andcs	r1, r5, #16, 20	; 0x10000
   1391c:	movwcc	lr, #39373	; 0x99cd
   13920:	mcrr	7, 14, pc, sl, cr15	; <UNPREDICTABLE>
   13924:	andls	r9, r6, sl, lsl #22
   13928:			; <UNDEFINED> instruction: 0xf7f74618
   1392c:	bls	1d1f28 <pclose@plt+0x1ce918>
   13930:	ldrmi	r4, [r0], -r1, lsl #12
   13934:	blx	4f95a <pclose@plt+0x4c34a>
   13938:	beq	44f1a0 <pclose@plt+0x44bb90>
   1393c:	mcr2	7, 2, pc, cr2, cr13, {7}	; <UNPREDICTABLE>
   13940:	bne	fe44f1a8 <pclose@plt+0xfe44bb98>
   13944:			; <UNDEFINED> instruction: 0xf7fd4658
   13948:	stmdacs	r0, {r0, r2, r3, r4, r6, r8, r9, fp, ip, sp, lr, pc}
   1394c:	blls	147eb8 <pclose@plt+0x1448a8>
   13950:	blcs	2d9c4 <pclose@plt+0x2a3b4>
   13954:	blmi	1807eb0 <pclose@plt+0x18048a0>
   13958:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   1395c:	stmdbcs	r0, {r0, r3, r4, fp, sp, lr}
   13960:	blmi	1787f24 <pclose@plt+0x1784914>
   13964:	ldrdeq	pc, [r0], -fp
   13968:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   1396c:	andls	r6, r6, #1703936	; 0x1a0000
   13970:			; <UNDEFINED> instruction: 0xf95af7f7
   13974:	bls	1ba5bc <pclose@plt+0x1b6fac>
   13978:	ldrmi	r4, [r0], -r1, lsl #12
   1397c:			; <UNDEFINED> instruction: 0xf7ff685a
   13980:	blls	211ca4 <pclose@plt+0x20e694>
   13984:			; <UNDEFINED> instruction: 0xd1a5429c
   13988:	ldmdavs	r8, {r2, r8, r9, fp, ip, pc}
   1398c:	rsble	r2, r4, r0, lsl #16
   13990:	ldrbtcc	pc, [pc], #79	; 13998 <pclose@plt+0x10388>	; <UNPREDICTABLE>
   13994:	blmi	12662e0 <pclose@plt+0x1262cd0>
   13998:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1399c:	blls	46da0c <pclose@plt+0x46a3fc>
   139a0:			; <UNDEFINED> instruction: 0xf040405a
   139a4:	strtmi	r8, [r0], -r1, lsl #1
   139a8:	ldc	0, cr11, [sp], #76	; 0x4c
   139ac:	pop	{r2, r8, r9, fp, pc}
   139b0:	blls	277978 <pclose@plt+0x274368>
   139b4:	stccs	8, cr6, [r0], {28}
   139b8:	svcls	0x0009d0ea
   139bc:	ldrmi	r2, [lr], -r0, lsl #6
   139c0:			; <UNDEFINED> instruction: 0xf04f9309
   139c4:	strls	r3, [r4, #-1023]	; 0xfffffc01
   139c8:			; <UNDEFINED> instruction: 0x463e4635
   139cc:	stmdavs	r1!, {r0, r1, r2, r3, r4, r9, sl, lr}^
   139d0:			; <UNDEFINED> instruction: 0xf7ef4648
   139d4:	ldmdblt	r0, {r3, r4, r6, r8, r9, fp, sp, lr, pc}
   139d8:	strtmi	r6, [pc], -r3, lsr #16
   139dc:			; <UNDEFINED> instruction: 0xf8569309
   139e0:	strcc	r4, [r1, #-3844]	; 0xfffff0fc
   139e4:	mvnsle	r2, r0, lsl #24
   139e8:	movwcc	r4, #5691	; 0x163b
   139ec:	strls	r4, [r7, -lr, lsr #12]
   139f0:	sbcle	r9, sp, r4, lsl #26
   139f4:	movwls	r2, #58113	; 0xe301
   139f8:	svcls	0x0005e718
   139fc:	strcs	r4, [r0], #-1547	; 0xfffff9f5
   13a00:	stccs	7, cr14, [r0, #-460]	; 0xfffffe34
   13a04:			; <UNDEFINED> instruction: 0xf04f9004
   13a08:	strls	r0, [sl], -r0
   13a0c:	blls	4438e4 <pclose@plt+0x4402d4>
   13a10:	andls	r2, r6, r0, lsl #6
   13a14:	bvs	17038fc <pclose@plt+0x17002ec>
   13a18:			; <UNDEFINED> instruction: 0xf7fe930f
   13a1c:			; <UNDEFINED> instruction: 0xf7effd57
   13a20:	bmi	c0ec98 <pclose@plt+0xc0b688>
   13a24:	ldrbtmi	r9, [sl], #-2308	; 0xfffff6fc
   13a28:	ldrmi	r6, [sl], #-2131	; 0xfffff7ad
   13a2c:	blvc	4ba670 <pclose@plt+0x4b7060>
   13a30:			; <UNDEFINED> instruction: 0xf8d06800
   13a34:			; <UNDEFINED> instruction: 0xf020019c
   13a38:	addmi	r0, r2, #64	; 0x40
   13a3c:	svcge	0x000af47f
   13a40:	stmdami	r8!, {r1, r2, r5, r7, r8, r9, sl, sp, lr, pc}
   13a44:			; <UNDEFINED> instruction: 0xf7ff4478
   13a48:	str	pc, [r1, r3, ror #16]!
   13a4c:	mvnscc	pc, #79	; 0x4f
   13a50:	ldrmi	r9, [lr], -r9
   13a54:	andls	r9, lr, r7, lsl #6
   13a58:	stmdbmi	r3!, {r3, r5, r6, r7, r9, sl, sp, lr, pc}
   13a5c:			; <UNDEFINED> instruction: 0xf04f2205
   13a60:	ldrbtmi	r3, [r9], #-1279	; 0xfffffb01
   13a64:	bl	fea51a28 <pclose@plt+0xfea4e418>
   13a68:	stmdami	r0!, {r0, r9, sl, lr}
   13a6c:			; <UNDEFINED> instruction: 0xf7ff4478
   13a70:	str	pc, [pc, pc, asr #16]
   13a74:			; <UNDEFINED> instruction: 0xf8584b15
   13a78:	movwls	r3, #16387	; 0x4003
   13a7c:	strcs	lr, [r1], #-1924	; 0xfffff87c
   13a80:	blmi	4cd8a8 <pclose@plt+0x4ca298>
   13a84:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   13a88:	ldmdblt	ip, {r2, r3, r4, fp, sp, lr}^
   13a8c:			; <UNDEFINED> instruction: 0x4639b177
   13a90:	andcs	r4, r5, #16, 12	; 0x1000000
   13a94:	bl	fe451a58 <pclose@plt+0xfe44e448>
   13a98:	ldmdami	r5, {r0, r9, sl, lr}
   13a9c:			; <UNDEFINED> instruction: 0xf0074478
   13aa0:	ldrb	pc, [r7, -fp, asr #20]!	; <UNPREDICTABLE>
   13aa4:			; <UNDEFINED> instruction: 0xe7754614
   13aa8:	bl	fe351a6c <pclose@plt+0xfe34e45c>
   13aac:	blx	7cfad0 <pclose@plt+0x7cc4c0>
   13ab0:	svclt	0x0000e770
   13ab4:	andeq	r8, r2, r4, lsr #9
   13ab8:	muleq	r2, r2, r4
   13abc:	andeq	r0, r0, r0, ror #4
   13ac0:	andeq	r4, r1, r4, lsl #15
   13ac4:	andeq	r4, r1, lr, lsr #15
   13ac8:	andeq	r9, r2, lr, asr #25
   13acc:	andeq	r0, r0, r0, asr #5
   13ad0:	andeq	r4, r1, sl, asr r7
   13ad4:	andeq	r0, r0, ip, lsr #5
   13ad8:	andeq	r0, r0, r4, ror #4
   13adc:	ldrdeq	r8, [r2], -r0
   13ae0:	strdeq	sl, [r2], -lr
   13ae4:	strdeq	r1, [r1], -r8
   13ae8:	andeq	r4, r1, sl, asr #10
   13aec:	ldrdeq	r1, [r1], -r0
   13af0:	andeq	r1, r1, r0, lsr #31
   13af4:	svcmi	0x00f0e92d
   13af8:	bmi	fe425354 <pclose@plt+0xfe421d44>
   13afc:	blmi	fe41b334 <pclose@plt+0xfe417d24>
   13b00:	ldrbtmi	fp, [sl], #-137	; 0xffffff77
   13b04:	eorslt	pc, ip, #14614528	; 0xdf0000
   13b08:	rsbmi	fp, r4, #184, 30	; 0x2e0
   13b0c:	ldmpl	r3, {r7, r9, sl, lr}^
   13b10:	svclt	0x00b844fb
   13b14:	ldrbtcc	pc, [pc], pc, asr #32	; <UNPREDICTABLE>
   13b18:	movwls	r6, #30747	; 0x781b
   13b1c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   13b20:			; <UNDEFINED> instruction: 0xf04fdb03
   13b24:	svclt	0x00080601
   13b28:	bmi	fe1e5400 <pclose@plt+0xfe1e1df0>
   13b2c:	ldrbtmi	r4, [sl], #-2951	; 0xfffff479
   13b30:			; <UNDEFINED> instruction: 0xf8d2447b
   13b34:	andcs	r9, r5, #60, 4	; 0xc0000003
   13b38:			; <UNDEFINED> instruction: 0xf1b9685f
   13b3c:			; <UNDEFINED> instruction: 0xf0000f00
   13b40:	stmibmi	r3, {r0, r6, r7, pc}
   13b44:	ldrbtmi	r2, [r9], #-0
   13b48:	bl	dd1b0c <pclose@plt+0xdce4fc>
   13b4c:	svccs	0x00004682
   13b50:	addhi	pc, r3, r0
   13b54:	andcs	r4, r5, #2080768	; 0x1fc000
   13b58:	ldrbtmi	r2, [r9], #-0
   13b5c:	bl	b51b20 <pclose@plt+0xb4e510>
   13b60:	stccs	6, cr4, [r0, #-12]
   13b64:	addhi	pc, r3, r0, asr #32
   13b68:			; <UNDEFINED> instruction: 0x1c714a7b
   13b6c:	andls	r4, r4, #2046820352	; 0x7a000000
   13b70:	addhi	pc, r9, r0
   13b74:	ldrbtmi	r4, [r8], #-2169	; 0xfffff787
   13b78:	svcge	0x00069a04
   13b7c:	stmdbeq	r1, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
   13b80:	ldrtmi	r2, [r8], -r1, lsl #2
   13b84:	ldrbmi	r9, [r2], -r0, lsl #4
   13b88:	bl	fead1b4c <pclose@plt+0xfeace53c>
   13b8c:			; <UNDEFINED> instruction: 0xf7f39806
   13b90:	strmi	pc, [r1], sp, ror #29
   13b94:			; <UNDEFINED> instruction: 0xf7ef9806
   13b98:			; <UNDEFINED> instruction: 0xf1b9eac8
   13b9c:	subsle	r0, r1, r0, lsl #30
   13ba0:	mulcc	r0, r9, r8
   13ba4:	blcs	254cc <pclose@plt+0x21ebc>
   13ba8:	addhi	pc, r2, r0
   13bac:	ldc2l	0, cr15, [lr, #28]
   13bb0:	ldrbtmi	r4, [fp], #-2923	; 0xfffff495
   13bb4:	addsmi	r6, r8, #442368	; 0x6c000
   13bb8:			; <UNDEFINED> instruction: 0xf8dfd36e
   13bbc:	ldrbtmi	sl, [sl], #424	; 0x1a8
   13bc0:	eorseq	pc, ip, #14286848	; 0xda0000
   13bc4:	b	fec51b88 <pclose@plt+0xfec4e578>
   13bc8:	eorsls	pc, ip, #13238272	; 0xca0000
   13bcc:			; <UNDEFINED> instruction: 0x2018f8d8
   13bd0:			; <UNDEFINED> instruction: 0xf8d82100
   13bd4:	tstvs	r1, #32
   13bd8:	movwls	r4, #25651	; 0x6433
   13bdc:			; <UNDEFINED> instruction: 0xf899b99d
   13be0:			; <UNDEFINED> instruction: 0xf1baa000
   13be4:	andle	r0, lr, r0, lsl #30
   13be8:	bl	ff551bac <pclose@plt+0xff54e59c>
   13bec:	stmdavs	r1, {r1, r3, r6, r9, sl, lr}
   13bf0:			; <UNDEFINED> instruction: 0xf812e004
   13bf4:			; <UNDEFINED> instruction: 0xf1baaf01
   13bf8:	andle	r0, r4, r0, lsl #30
   13bfc:	andscc	pc, sl, r1, lsr r8	; <UNPREDICTABLE>
   13c00:	ldrble	r0, [r6, #1499]!	; 0x5db
   13c04:	blmi	161d010 <pclose@plt+0x1619a00>
   13c08:	bmi	1622c14 <pclose@plt+0x161f604>
   13c0c:	ldrdge	pc, [r0, #-143]!	; 0xffffff71
   13c10:	ldrbtmi	r4, [sl], #1147	; 0x47b
   13c14:	ldrvs	lr, [r0, #2499]	; 0x9c3
   13c18:	andlt	pc, r2, fp, asr r8	; <UNPREDICTABLE>
   13c1c:	stccc	0, cr14, [r1], {3}
   13c20:			; <UNDEFINED> instruction: 0xf8dad30b
   13c24:			; <UNDEFINED> instruction: 0xf8db923c
   13c28:	strbmi	r1, [r8], -r0
   13c2c:	ldrtmi	r4, [r2], -fp, lsr #12
   13c30:			; <UNDEFINED> instruction: 0xf7ff9700
   13c34:	stmdacs	r0, {r0, r2, r3, r4, r5, r7, r8, sl, fp, ip, sp, lr, pc}
   13c38:			; <UNDEFINED> instruction: 0x4640d0f1
   13c3c:	cdp2	0, 1, cr15, cr8, cr6, {0}
   13c40:			; <UNDEFINED> instruction: 0xf86af7fe
   13c44:	blmi	fa6578 <pclose@plt+0xfa2f68>
   13c48:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   13c4c:	blls	1edcbc <pclose@plt+0x1ea6ac>
   13c50:	cmnle	r1, sl, asr r0
   13c54:	pop	{r0, r3, ip, sp, pc}
   13c58:	stmdbmi	r7, {r4, r5, r6, r7, r8, r9, sl, fp, pc}^
   13c5c:	andcs	r4, r5, #56, 12	; 0x3800000
   13c60:			; <UNDEFINED> instruction: 0xf7ef4479
   13c64:	strmi	lr, [r3], -sl, lsr #21
   13c68:			; <UNDEFINED> instruction: 0xf43f2d00
   13c6c:	stmdbmi	r3, {r0, r2, r3, r4, r5, r6, r8, r9, sl, fp, sp, pc}^
   13c70:	andcs	r2, r0, r5, lsl #4
   13c74:	ldrbtmi	r9, [r9], #-773	; 0xfffffcfb
   13c78:	b	fe7d1c3c <pclose@plt+0xfe7ce62c>
   13c7c:	blls	15ae48 <pclose@plt+0x157838>
   13c80:			; <UNDEFINED> instruction: 0xf47f9004
   13c84:	ldmdbmi	lr!, {r0, r1, r2, r4, r5, r6, r8, r9, sl, fp, sp, pc}
   13c88:	andcs	r2, r0, r5, lsl #4
   13c8c:	ldrbtmi	r9, [r9], #-773	; 0xfffffcfb
   13c90:	b	fe4d1c54 <pclose@plt+0xfe4ce644>
   13c94:	strb	r9, [pc, -r5, lsl #22]!
   13c98:	andcs	r4, r5, #950272	; 0xe8000
   13c9c:	ldrbtmi	r2, [r9], #-0
   13ca0:	b	fe2d1c64 <pclose@plt+0xfe2ce654>
   13ca4:	ldmdami	r8!, {r0, r9, sl, lr}
   13ca8:			; <UNDEFINED> instruction: 0xf7fe4478
   13cac:			; <UNDEFINED> instruction: 0x4648ff31
   13cb0:	b	ed1c74 <pclose@plt+0xece664>
   13cb4:	ldrbtmi	r4, [fp], #-2869	; 0xfffff4cb
   13cb8:	eorsls	pc, ip, #13828096	; 0xd30000
   13cbc:	svceq	0x0000f1b9
   13cc0:	str	sp, [r3, r0, asr #1]
   13cc4:			; <UNDEFINED> instruction: 0x46484932
   13cc8:			; <UNDEFINED> instruction: 0xf7ef4479
   13ccc:			; <UNDEFINED> instruction: 0x4682ea76
   13cd0:	ldmdbmi	r0!, {r0, r1, r2, r3, r4, r5, r7, r8, ip, sp, pc}
   13cd4:	andcs	r4, r5, #72, 12	; 0x4800000
   13cd8:			; <UNDEFINED> instruction: 0xf7ef4479
   13cdc:	strmi	lr, [r3], -lr, ror #20
   13ce0:			; <UNDEFINED> instruction: 0xf8dfb9bd
   13ce4:	ldrbtmi	r9, [r9], #180	; 0xb4
   13ce8:	andsle	r1, ip, r2, ror ip
   13cec:	ldrbtmi	r4, [r8], #-2091	; 0xfffff7d5
   13cf0:	stmib	sp, {r1, r2, r8, r9, sl, fp, sp, pc}^
   13cf4:	ldrbmi	r9, [r2], -r0
   13cf8:	ldrtmi	r2, [r8], -r1, lsl #2
   13cfc:	b	ffc51cc0 <pclose@plt+0xffc4e6b0>
   13d00:	stmdbmi	r7!, {r2, r6, r8, r9, sl, sp, lr, pc}
   13d04:	andcs	r4, r5, #56, 12	; 0x3800000
   13d08:			; <UNDEFINED> instruction: 0xf7ef4479
   13d0c:			; <UNDEFINED> instruction: 0x4603ea56
   13d10:	stmdbmi	r4!, {r1, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   13d14:	andcs	r2, r0, r5, lsl #4
   13d18:	ldrbtmi	r9, [r9], #-772	; 0xfffffcfc
   13d1c:	b	1351ce0 <pclose@plt+0x134e6d0>
   13d20:	strmi	r9, [r1], r4, lsl #22
   13d24:	stmdbmi	r0!, {r5, r6, r7, r8, r9, sl, sp, lr, pc}
   13d28:	andcs	r2, r0, r5, lsl #4
   13d2c:	ldrbtmi	r9, [r9], #-772	; 0xfffffcfc
   13d30:	b	10d1cf4 <pclose@plt+0x10ce6e4>
   13d34:	ldrb	r9, [fp, r4, lsl #22]
   13d38:	b	1151cfc <pclose@plt+0x114e6ec>
   13d3c:	andeq	r8, r2, r6, ror #2
   13d40:	andeq	r0, r0, r0, ror #4
   13d44:	andeq	r8, r2, r8, asr r1
   13d48:	strdeq	sl, [r2], -r6
   13d4c:	strdeq	r9, [r2], -r8
   13d50:	strdeq	r4, [r1], -r6
   13d54:	strdeq	r4, [r1], -r2
   13d58:	andeq	r4, r1, r0, lsl #6
   13d5c:	strdeq	r4, [r1], -r6
   13d60:	andeq	r9, r2, r6, ror r9
   13d64:	andeq	sl, r2, r6, ror #14
   13d68:	andeq	sl, r2, r4, lsl r7
   13d6c:	andeq	r0, r0, r4, ror #5
   13d70:	andeq	sl, r2, r2, lsl r7
   13d74:	andeq	r8, r2, r0, lsr #32
   13d78:	strdeq	r4, [r1], -ip
   13d7c:	andeq	r4, r1, lr, ror #7
   13d80:	andeq	r4, r1, sl, ror #7
   13d84:	strdeq	r4, [r1], -r2
   13d88:	muleq	r1, r4, sp
   13d8c:	andeq	sl, r2, lr, ror #12
   13d90:			; <UNDEFINED> instruction: 0x000143bc
   13d94:	andeq	r4, r1, r4, ror r3
   13d98:	andeq	r4, r1, r6, lsl #3
   13d9c:	andeq	r4, r1, lr, ror r1
   13da0:	andeq	r4, r1, r4, asr r3
   13da4:	andeq	r4, r1, sl, asr #6
   13da8:	andeq	r4, r1, sl, asr #6
   13dac:			; <UNDEFINED> instruction: 0x460cb5f0
   13db0:	addlt	r6, r3, r6, lsl #19
   13db4:	strmi	r6, [r5], -pc, lsl #16
   13db8:			; <UNDEFINED> instruction: 0x46396830
   13dbc:	stmdb	r2!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   13dc0:	stmdblt	r8!, {r0, r5, r6, fp, sp, lr}
   13dc4:			; <UNDEFINED> instruction: 0x910168b0
   13dc8:	ldmdb	ip, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   13dcc:	teqlt	r0, r1, lsl #18
   13dd0:			; <UNDEFINED> instruction: 0xf7fd4638
   13dd4:			; <UNDEFINED> instruction: 0x4601f911
   13dd8:			; <UNDEFINED> instruction: 0xf7ff4628
   13ddc:	ldmib	r4, {r0, r1, r2, r9, fp, ip, sp, lr, pc}^
   13de0:	stmib	r5, {r1, r8, r9, sp}^
   13de4:	andlt	r2, r3, r7, lsl #6
   13de8:	svclt	0x0000bdf0
   13dec:	mvnsmi	lr, sp, lsr #18
   13df0:	ldrbtmi	r4, [ip], #-3092	; 0xfffff3ec
   13df4:	andspl	pc, ip, #212, 16	; 0xd40000
   13df8:	pop	{r0, r2, r3, r8, fp, ip, sp, pc}
   13dfc:			; <UNDEFINED> instruction: 0x461e81f0
   13e00:	eorcc	pc, r4, #212, 16	; 0xd40000
   13e04:			; <UNDEFINED> instruction: 0xf8c43d01
   13e08:	pkhbtmi	r5, r8, ip, lsl #4
   13e0c:			; <UNDEFINED> instruction: 0xf8534617
   13e10:	strtmi	r5, [r9], -r5, lsr #32
   13e14:			; <UNDEFINED> instruction: 0xffcaf7ff
   13e18:	movwcs	lr, #22997	; 0x59d5
   13e1c:			; <UNDEFINED> instruction: 0xf8c44628
   13e20:			; <UNDEFINED> instruction: 0xf8c82248
   13e24:	stmdbvs	fp!, {ip, sp}
   13e28:	eorsvs	r6, sl, sl, ror #19
   13e2c:			; <UNDEFINED> instruction: 0xf7ef6033
   13e30:			; <UNDEFINED> instruction: 0xf8d4e97c
   13e34:			; <UNDEFINED> instruction: 0xf8d4221c
   13e38:	tstcs	r0, r4, lsr #4
   13e3c:	eorne	pc, r2, r3, asr #16
   13e40:	ldrhhi	lr, [r0, #141]!	; 0x8d
   13e44:	andeq	sl, r2, r2, lsr r5
   13e48:	svcmi	0x00f0e92d
   13e4c:	bvs	a5668 <pclose@plt+0xa2058>
   13e50:	stmibvs	r3, {r8, fp, sp}
   13e54:			; <UNDEFINED> instruction: 0xf8dfb099
   13e58:	svclt	0x00b805e4
   13e5c:	ldrbtcc	pc, [pc], #79	; 13e64 <pclose@plt+0x10854>	; <UNPREDICTABLE>
   13e60:	ldrbne	pc, [ip, #2271]	; 0x8df	; <UNPREDICTABLE>
   13e64:	strcs	fp, [r1], #-4008	; 0xfffff058
   13e68:			; <UNDEFINED> instruction: 0xf8df4478
   13e6c:	ldmdavs	pc, {r3, r4, r6, r7, r8, sl, sp, lr}	; <UNPREDICTABLE>
   13e70:	ldrbtmi	r5, [lr], #-2113	; 0xfffff7bf
   13e74:	stmdavs	r9, {r0, r1, r3, r4, r7, fp, sp, lr}
   13e78:			; <UNDEFINED> instruction: 0xf04f9117
   13e7c:	stmibvs	r8!, {r8}^
   13e80:	andsls	r9, r2, #-536870912	; 0xe0000000
   13e84:	subne	pc, ip, #14024704	; 0xd60000
   13e88:			; <UNDEFINED> instruction: 0x2094f8d5
   13e8c:			; <UNDEFINED> instruction: 0xf8df940d
   13e90:	stmib	sp, {r3, r4, r5, r7, r8, sl, lr}^
   13e94:	movwcs	r7, #783	; 0x30f
   13e98:	ldrbtmi	r9, [ip], #-523	; 0xfffffdf5
   13e9c:	andsls	r3, r1, r1, lsl #20
   13ea0:			; <UNDEFINED> instruction: 0xf8c69208
   13ea4:	movwls	r3, #49736	; 0xc248
   13ea8:			; <UNDEFINED> instruction: 0xf0002900
   13eac:			; <UNDEFINED> instruction: 0xf8d68263
   13eb0:	andcs	r3, r0, #80, 4
   13eb4:	ldrlt	pc, [r4, #2271]	; 0x8df
   13eb8:			; <UNDEFINED> instruction: 0x4628701a
   13ebc:	ldrbtmi	r9, [fp], #2574	; 0xa0e
   13ec0:	strcs	r9, [r1, -ip, lsl #22]
   13ec4:	subne	pc, r8, #14352384	; 0xdb0000
   13ec8:	bls	3786d0 <pclose@plt+0x3750c0>
   13ecc:	eorsvc	pc, r8, #13303808	; 0xcb0000
   13ed0:			; <UNDEFINED> instruction: 0xf9e6f7fe
   13ed4:	eorscc	pc, r8, #14352384	; 0xdb0000
   13ed8:			; <UNDEFINED> instruction: 0xf0002b00
   13edc:			; <UNDEFINED> instruction: 0xf8df80a4
   13ee0:			; <UNDEFINED> instruction: 0xf8df2570
   13ee4:			; <UNDEFINED> instruction: 0xf8df3570
   13ee8:	stmiapl	r2!, {r4, r5, r6, r8, sl, sp, pc}
   13eec:	strbls	pc, [ip, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
   13ef0:	andls	r4, r3, #-100663296	; 0xfa000000
   13ef4:	stmiapl	r3!, {r0, r3, r4, r5, r6, r7, sl, lr}^
   13ef8:			; <UNDEFINED> instruction: 0xf8df9304
   13efc:	ldrbtmi	r3, [fp], #-1380	; 0xfffffa9c
   13f00:	ldrbmi	r9, [r3], -r5, lsl #6
   13f04:	ldrmi	r4, [r9], sl, asr #13
   13f08:			; <UNDEFINED> instruction: 0xf8db9a0c
   13f0c:	stmdals	sp, {r4, r6, r9, ip}
   13f10:			; <UNDEFINED> instruction: 0xff9ef7fd
   13f14:			; <UNDEFINED> instruction: 0xf7fe2000
   13f18:	ldmib	fp, {r0, r3, r4, r6, r7, r9, fp, ip, sp, lr, pc}^
   13f1c:	addsmi	r3, sl, #268435456	; 0x10000000
   13f20:	mrshi	pc, (UNDEF: 3)	; <UNPREDICTABLE>
   13f24:			; <UNDEFINED> instruction: 0xf8d39b03
   13f28:	blls	133f30 <pclose@plt+0x130920>
   13f2c:			; <UNDEFINED> instruction: 0xf7fe681f
   13f30:			; <UNDEFINED> instruction: 0xf1a0fb43
   13f34:	strmi	r0, [r6], -r0, lsr #6
   13f38:	stmdble	r2, {r0, r1, r2, r3, r4, r6, r7, r8, r9, fp, sp}^
   13f3c:			; <UNDEFINED> instruction: 0xf8dd4646
   13f40:	orrlt	r8, lr, r4, lsl r0
   13f44:	eorsne	pc, r0, r6, lsl r8	; <UNPREDICTABLE>
   13f48:	ldrmi	r0, [lr], #-195	; 0xffffff3d
   13f4c:	stmdbcs	r0, {r1, r4, r5, r6, fp, sp, lr}
   13f50:	rschi	pc, r6, r0, asr #32
   13f54:	ldmdavs	r3, {r1, r6, r8, ip, sp, pc}
   13f58:			; <UNDEFINED> instruction: 0xf0004553
   13f5c:	strbmi	r8, [fp, #-465]	; 0xfffffe2f
   13f60:			; <UNDEFINED> instruction: 0x81a6f000
   13f64:	rsble	r4, r2, r3, asr #10
   13f68:			; <UNDEFINED> instruction: 0xf0002f00
   13f6c:	ldrdeq	r8, [r3], #21
   13f70:	ldrtmi	r2, [fp], #-1536	; 0xfffffa00
   13f74:	ldmdavs	pc, {r1, r3, r4, fp, ip, sp, lr}^	; <UNPREDICTABLE>
   13f78:			; <UNDEFINED> instruction: 0xf0402a00
   13f7c:			; <UNDEFINED> instruction: 0xb1af80ce
   13f80:	strbtcc	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
   13f84:	stmiapl	r3!, {r0, r3, r4, r5, fp, sp, lr}^
   13f88:			; <UNDEFINED> instruction: 0xf0004299
   13f8c:			; <UNDEFINED> instruction: 0xf8df8135
   13f90:			; <UNDEFINED> instruction: 0xf8df24d8
   13f94:	stmiapl	r2!, {r3, r4, r6, r7, sl, ip, sp}
   13f98:	addsmi	r5, r9, #14876672	; 0xe30000
   13f9c:	addsmi	fp, r1, #24, 30	; 0x60
   13fa0:	movwcs	fp, #7948	; 0x1f0c
   13fa4:			; <UNDEFINED> instruction: 0xf0002300
   13fa8:			; <UNDEFINED> instruction: 0x461f811e
   13fac:	bcs	2587c <pclose@plt+0x2226c>
   13fb0:			; <UNDEFINED> instruction: 0x81b2f000
   13fb4:	blx	51fb6 <pclose@plt+0x4e9a6>
   13fb8:	msreq	CPSR_, #160, 2	; 0x28
   13fbc:	stmiale	r0, {r0, r1, r2, r3, r4, r6, r7, r8, r9, fp, sp}^
   13fc0:			; <UNDEFINED> instruction: 0xf8df4606
   13fc4:	strtmi	r7, [r8], -ip, lsr #9
   13fc8:	ldrbtmi	r9, [pc], #-2574	; 13fd0 <pclose@plt+0x109c0>
   13fcc:			; <UNDEFINED> instruction: 0xf8d79b0c
   13fd0:	andls	r1, r0, #72, 4	; 0x80000004
   13fd4:			; <UNDEFINED> instruction: 0xf7fe9a0d
   13fd8:	ldmib	r7, {r0, r1, r5, r6, r8, fp, ip, sp, lr, pc}^
   13fdc:	ldcne	3, cr2, [r1], {146}	; 0x92
   13fe0:	vrshr.s64	d4, d9, #64
   13fe4:			; <UNDEFINED> instruction: 0xf8d78157
   13fe8:			; <UNDEFINED> instruction: 0xf8df3250
   13fec:	cfldrdne	mvd1, [r7], {136}	; 0x88
   13ff0:	ldrbtmi	r2, [r9], #-0
   13ff4:	subvc	pc, r8, #12648448	; 0xc10000
   13ff8:			; <UNDEFINED> instruction: 0xf8d1549e
   13ffc:	ldrpl	r2, [r8], #584	; 0x248
   14000:	bcs	3a838 <pclose@plt+0x37228>
   14004:	addshi	pc, pc, r0
   14008:	strbtne	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   1400c:	stmdavs	r9, {r0, r3, r4, r5, r6, sl, lr}^
   14010:			; <UNDEFINED> instruction: 0xf0402900
   14014:			; <UNDEFINED> instruction: 0xf8df8098
   14018:	ldrbtmi	r3, [fp], #-1124	; 0xfffffb9c
   1401c:	eorscc	pc, r8, #13828096	; 0xd30000
   14020:			; <UNDEFINED> instruction: 0xf47f2b00
   14024:			; <UNDEFINED> instruction: 0xf8dfaf71
   14028:	stmiapl	r7!, {r3, r4, r6, sl, ip, sp}^
   1402c:			; <UNDEFINED> instruction: 0xf8dfe025
   14030:	ldrbtmi	r6, [lr], #-1108	; 0xfffffbac
   14034:	andscc	pc, ip, #14024704	; 0xd60000
   14038:	blls	3404ac <pclose@plt+0x33ce9c>
   1403c:			; <UNDEFINED> instruction: 0xf0402b00
   14040:			; <UNDEFINED> instruction: 0xf8df81d6
   14044:	ldrbtmi	r3, [fp], #-1092	; 0xfffffbbc
   14048:	andscc	pc, ip, #13828096	; 0xd30000
   1404c:			; <UNDEFINED> instruction: 0xf0402b00
   14050:			; <UNDEFINED> instruction: 0xf8df81ad
   14054:	stmiapl	r7!, {r2, r3, r5, sl, ip, sp}^
   14058:	blcs	2e14c <pclose@plt+0x2ab3c>
   1405c:	cmnhi	r3, r0	; <UNPREDICTABLE>
   14060:	strtcc	pc, [r8], #-2271	; 0xfffff721
   14064:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   14068:			; <UNDEFINED> instruction: 0xf0402b00
   1406c:			; <UNDEFINED> instruction: 0xf8df8174
   14070:	andcs	r3, r0, #32, 8	; 0x20000000
   14074:			; <UNDEFINED> instruction: 0xf8c3447b
   14078:			; <UNDEFINED> instruction: 0xf8df2238
   1407c:	ldrbtmi	r3, [fp], #-1048	; 0xfffffbe8
   14080:	andsvs	pc, ip, #13828096	; 0xd30000
   14084:			; <UNDEFINED> instruction: 0xf8d3b166
   14088:			; <UNDEFINED> instruction: 0xf04f4224
   1408c:	bl	116094 <pclose@plt+0x112a84>
   14090:	stmdavs	r0!, {r1, r2, r7, r9, sl}
   14094:	stmda	r8, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   14098:	blhi	1521b0 <pclose@plt+0x14eba0>
   1409c:	mvnsle	r4, r6, lsr #5
   140a0:	andcs	r4, r0, #259072	; 0x3f400
   140a4:			; <UNDEFINED> instruction: 0x4094f8d5
   140a8:	cfstrscc	mvf4, [r1], {123}	; 0x7b
   140ac:	andscs	pc, ip, #12779520	; 0xc30000
   140b0:	adcmi	r9, r3, #8, 22	; 0x2000
   140b4:	stmdbls	r8, {r0, r1, r2, r3, r4, r9, fp, ip, lr, pc}
   140b8:	ldmeq	r4, {r0, r2, r8, ip, sp, lr, pc}
   140bc:	svccc	0x0090f855
   140c0:	eorcs	pc, r4, r3, asr r8	; <UNPREDICTABLE>
   140c4:	eorcc	pc, r1, r3, asr r8	; <UNPREDICTABLE>
   140c8:	ldrdls	pc, [r0], -r2
   140cc:			; <UNDEFINED> instruction: 0xf8d9681e
   140d0:	ldmvs	r1!, {r3}
   140d4:	svc	0x00d6f7ee
   140d8:			; <UNDEFINED> instruction: 0xf8d9b938
   140dc:	ldmdavs	r0!, {ip}
   140e0:	svc	0x00d0f7ee
   140e4:			; <UNDEFINED> instruction: 0xf0002800
   140e8:	bls	2f46dc <pclose@plt+0x2f10cc>
   140ec:	strbmi	r4, [r1], -r3, lsr #12
   140f0:			; <UNDEFINED> instruction: 0xf7fe4628
   140f4:			; <UNDEFINED> instruction: 0xf7fdfea3
   140f8:	ldmdavs	fp!, {r0, r1, r2, r3, r9, sl, fp, ip, sp, lr, pc}
   140fc:			; <UNDEFINED> instruction: 0xf0002b00
   14100:	bmi	ff9b4618 <pclose@plt+0xff9b1008>
   14104:	ldrbtmi	r4, [sl], #-3022	; 0xfffff432
   14108:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1410c:	subsmi	r9, sl, r7, lsl fp
   14110:	orrshi	pc, r1, r0, asr #32
   14114:	pop	{r0, r3, r4, ip, sp, pc}
   14118:	b	11f80e0 <pclose@plt+0x11f4ad0>
   1411c:	strb	r0, [r6, -r6, lsl #4]
   14120:	svccs	0x00004616
   14124:	svcge	0x0043f43f
   14128:	blmi	ff78ddbc <pclose@plt+0xff78a7ac>
   1412c:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   14130:			; <UNDEFINED> instruction: 0xf43f2b00
   14134:			; <UNDEFINED> instruction: 0xf7f2aef7
   14138:	blmi	ff6d2fdc <pclose@plt+0xff6cf9cc>
   1413c:	ldmdavs	r8, {r0, r1, r5, r6, r7, fp, ip, lr}
   14140:	ldc2l	7, cr15, [sl, #-968]	; 0xfffffc38
   14144:	stmdals	sp, {r1, r2, r3, r5, r6, r7, r9, sl, sp, lr, pc}
   14148:	ldrmi	sl, [r9], -lr, lsl #30
   1414c:	mcr2	7, 4, pc, cr0, cr13, {7}	; <UNPREDICTABLE>
   14150:	ldrbtmi	r4, [fp], #-3029	; 0xfffff42b
   14154:	subshi	pc, r0, #13828096	; 0xd30000
   14158:	mulvs	r0, r8, r8
   1415c:	eorsle	r2, r9, r0, lsl #28
   14160:	ldmdb	r8, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   14164:	stmdavs	r1, {r1, r6, r9, sl, lr}
   14168:			; <UNDEFINED> instruction: 0xf812e002
   1416c:	orrlt	r6, lr, #1, 30
   14170:	andscc	pc, r6, r1, lsr r8	; <UNPREDICTABLE>
   14174:	ldrble	r0, [r8, #1499]!	; 0x5db
   14178:			; <UNDEFINED> instruction: 0xf8d52301
   1417c:			; <UNDEFINED> instruction: 0x4640c018
   14180:	strtmi	r9, [r9], -ip, lsl #28
   14184:			; <UNDEFINED> instruction: 0xf8dc9a0d
   14188:	strls	r8, [r6], -r0
   1418c:	ldrdvs	pc, [r8], -ip
   14190:	stmibvs	pc!, {r8, r9, sl, ip, pc}^	; <UNPREDICTABLE>
   14194:			; <UNDEFINED> instruction: 0xf7ff9607
   14198:	andls	pc, ip, fp, lsl #22
   1419c:	stmibvs	lr!, {r5, r6, r7, r8, fp, ip, sp, pc}
   141a0:	ldmdavs	r0!, {r0, r6, r9, sl, lr}
   141a4:	svc	0x006ef7ee
   141a8:	stmdbls	r7, {r3, r4, r6, r8, fp, ip, sp, pc}
   141ac:			; <UNDEFINED> instruction: 0xf7ee68b0
   141b0:	ldmdblt	r0!, {r1, r3, r5, r6, r8, r9, sl, fp, sp, lr, pc}
   141b4:	adcsmi	r6, r9, #3817472	; 0x3a4000
   141b8:	strtmi	sp, [r8], -r3
   141bc:			; <UNDEFINED> instruction: 0xf00661ef
   141c0:	strtmi	pc, [r8], -r9, ror #21
   141c4:	blx	15501e6 <pclose@plt+0x154cbd6>
   141c8:	blx	17d219a <pclose@plt+0x17ceb8a>
   141cc:			; <UNDEFINED> instruction: 0xf7f24628
   141d0:			; <UNDEFINED> instruction: 0xe720fd13
   141d4:			; <UNDEFINED> instruction: 0xe7d04633
   141d8:	blcs	3adf8 <pclose@plt+0x377e8>
   141dc:	svcge	0x001bf47f
   141e0:	blx	ff0d01f8 <pclose@plt+0xff0ccbe8>
   141e4:	addsmi	lr, r1, #6029312	; 0x5c0000
   141e8:			; <UNDEFINED> instruction: 0xf7fed110
   141ec:	ldmcs	pc!, {r0, r2, r5, r6, r7, r8, fp, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   141f0:			; <UNDEFINED> instruction: 0xf67f4606
   141f4:	str	sl, [lr, -r6, ror #29]
   141f8:			; <UNDEFINED> instruction: 0x460b4a9b
   141fc:	addsmi	r5, r1, #10616832	; 0xa20000
   14200:	bmi	fe6c85d4 <pclose@plt+0xfe6c4fc4>
   14204:	addsmi	r5, r3, #10616832	; 0xa20000
   14208:	addhi	pc, r6, r0, asr #32
   1420c:	ldrbtmi	r4, [fp], #-2983	; 0xfffff459
   14210:			; <UNDEFINED> instruction: 0xf8d39306
   14214:	blcs	20a8c <pclose@plt+0x1d47c>
   14218:	cdpls	0, 0, cr13, cr6, cr2, {7}
   1421c:			; <UNDEFINED> instruction: 0xf8cdaa0c
   14220:	svcge	0x000eb01c
   14224:			; <UNDEFINED> instruction: 0xf10d9409
   14228:			; <UNDEFINED> instruction: 0xf8d60834
   1422c:	ldrmi	r3, [r4], -r8, asr #4
   14230:	eorls	pc, r8, sp, asr #17
   14234:	mul	sl, fp, r6
   14238:	subsls	pc, r0, #14024704	; 0xd60000
   1423c:	smlatbeq	r0, fp, fp, lr
   14240:	strbmi	r2, [r8], #-512	; 0xfffffe00
   14244:	ldmdb	r6!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   14248:	vsub.i8	d2, d0, d0
   1424c:	strtmi	r8, [r8], -sl, lsl #1
   14250:			; <UNDEFINED> instruction: 0x4622463b
   14254:			; <UNDEFINED> instruction: 0xf7ff4641
   14258:			; <UNDEFINED> instruction: 0xf8d6fdc9
   1425c:	stmdacs	r0, {r3, r6, r9}
   14260:	blls	1cb610 <pclose@plt+0x1c8000>
   14264:			; <UNDEFINED> instruction: 0xb01cf8dd
   14268:	stmdbmi	r9, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
   1426c:	subscc	pc, r0, #13828096	; 0xd30000
   14270:	smlabbcs	r0, pc, sl, r4	; <UNPREDICTABLE>
   14274:	ldrbtmi	r5, [sl], #-1049	; 0xfffffbe7
   14278:	subcs	pc, r8, #13762560	; 0xd20000
   1427c:			; <UNDEFINED> instruction: 0xf0002a00
   14280:	bls	3344f0 <pclose@plt+0x330ee0>
   14284:	bcs	3a2c0 <pclose@plt+0x36cb0>
   14288:	svcge	0x005ff43f
   1428c:			; <UNDEFINED> instruction: 0xf7f24628
   14290:	strb	pc, [r0], pc, asr #20	; <UNPREDICTABLE>
   14294:	msreq	SPSR_s, r3, lsl #2
   14298:	subseq	pc, r0, #14090240	; 0xd70000
   1429c:	subne	pc, ip, #13041664	; 0xc70000
   142a0:	ldc2l	0, cr15, [r4, #28]
   142a4:	subcs	pc, r8, #14090240	; 0xd70000
   142a8:			; <UNDEFINED> instruction: 0xf8c74603
   142ac:			; <UNDEFINED> instruction: 0xe69c0250
   142b0:	stmdacs	r0, {r0, r2, r3, fp, ip, pc}
   142b4:	vaddmi.f32	s27, s30, s15
   142b8:			; <UNDEFINED> instruction: 0xf8d6447e
   142bc:	blcs	20be4 <pclose@plt+0x1d5d4>
   142c0:			; <UNDEFINED> instruction: 0xf8d6d166
   142c4:	svccs	0x00007254
   142c8:	mcrge	4, 5, pc, cr5, cr15, {1}	; <UNPREDICTABLE>
   142cc:			; <UNDEFINED> instruction: 0xf7ef4638
   142d0:			; <UNDEFINED> instruction: 0xf8d6e87a
   142d4:			; <UNDEFINED> instruction: 0xf8d6124c
   142d8:			; <UNDEFINED> instruction: 0x46023250
   142dc:	addmi	r3, r8, #1
   142e0:			; <UNDEFINED> instruction: 0x4639d271
   142e4:	movwls	r4, #26136	; 0x6618
   142e8:	svc	0x005ef7ee
   142ec:	svcge	0x000e4a72
   142f0:	ldrbtmi	r9, [sl], #-2822	; 0xfffff4fa
   142f4:	stmdals	sp, {r0, r6, r7, r9, fp, ip}
   142f8:	subne	pc, r8, #12713984	; 0xc20000
   142fc:	str	r9, [r4, -ip, lsl #20]!
   14300:	stmdacs	r0, {r0, r2, r3, fp, ip, pc}
   14304:	blmi	1b8b668 <pclose@plt+0x1b88058>
   14308:	bls	324c10 <pclose@plt+0x321600>
   1430c:	ldrbtmi	sl, [fp], #-3854	; 0xfffff0f2
   14310:			; <UNDEFINED> instruction: 0xf8d3900d
   14314:			; <UNDEFINED> instruction: 0xe7183250
   14318:	ldrbtmi	r4, [lr], #-3689	; 0xfffff197
   1431c:	subcc	pc, r8, #14024704	; 0xd60000
   14320:			; <UNDEFINED> instruction: 0xf43f2b00
   14324:			; <UNDEFINED> instruction: 0xf8d6ae96
   14328:			; <UNDEFINED> instruction: 0xf7ee0254
   1432c:			; <UNDEFINED> instruction: 0xf8d6eefe
   14330:			; <UNDEFINED> instruction: 0xf0070250
   14334:	blmi	14d3c08 <pclose@plt+0x14d05f8>
   14338:	subseq	pc, r4, #12976128	; 0xc60000
   1433c:	ldmdavs	fp!, {r0, r1, r2, r5, r6, r7, fp, ip, lr}
   14340:			; <UNDEFINED> instruction: 0xf47f2b00
   14344:			; <UNDEFINED> instruction: 0xf006ae8d
   14348:	blmi	1453a94 <pclose@plt+0x1450484>
   1434c:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   14350:			; <UNDEFINED> instruction: 0xf43f2b00
   14354:	blmi	14ffd8c <pclose@plt+0x14fc77c>
   14358:	ldmdavs	r8, {r0, r1, r5, r6, r7, fp, ip, lr}
   1435c:			; <UNDEFINED> instruction: 0xff04f7f4
   14360:	bls	1cdd7c <pclose@plt+0x1ca76c>
   14364:			; <UNDEFINED> instruction: 0xf8dd464b
   14368:	ldmib	sp, {r2, r3, r4, ip, sp, pc}^
   1436c:			; <UNDEFINED> instruction: 0xf8d24909
   14370:	ldrb	r0, [sp, -r8, asr #4]!
   14374:			; <UNDEFINED> instruction: 0xf8c62032
   14378:			; <UNDEFINED> instruction: 0xf007024c
   1437c:			; <UNDEFINED> instruction: 0xf8d6fd43
   14380:			; <UNDEFINED> instruction: 0xf8c63248
   14384:	strmi	r0, [r3], #-592	; 0xfffffdb0
   14388:			; <UNDEFINED> instruction: 0xf006e593
   1438c:	ldrt	pc, [r8], pc, lsr #27	; <UNPREDICTABLE>
   14390:			; <UNDEFINED> instruction: 0xf8d69a0c
   14394:	bcs	20cdc <pclose@plt+0x1d6cc>
   14398:	mrcge	4, 6, APSR_nzcv, cr6, cr15, {3}
   1439c:	stmdacs	r0, {r0, r3, r5, r9, fp, sp, lr}
   143a0:	svclt	0x00b8af0e
   143a4:	mvnscc	pc, r1, lsl #2
   143a8:	strb	r9, [lr], lr, lsl #2
   143ac:	strtmi	sl, [r8], -pc, lsl #18
   143b0:	ldc2l	7, cr15, [ip], #1020	; 0x3fc
   143b4:			; <UNDEFINED> instruction: 0xf105e64d
   143b8:			; <UNDEFINED> instruction: 0xf7fd0058
   143bc:	strtmi	pc, [r8], -r3, lsl #18
   143c0:			; <UNDEFINED> instruction: 0xf9b6f7f2
   143c4:	tstcc	sl, r7, lsr #12
   143c8:	ldrmi	r4, [r1], #-1560	; 0xfffff9e8
   143cc:	subne	pc, ip, #12976128	; 0xc60000
   143d0:	ldc2	0, cr15, [ip, #-28]!	; 0xffffffe4
   143d4:	subsvc	pc, r4, #14024704	; 0xd60000
   143d8:			; <UNDEFINED> instruction: 0xf8c64603
   143dc:			; <UNDEFINED> instruction: 0xe7800250
   143e0:	strtmi	r9, [r3], -r8, lsl #20
   143e4:	strtmi	r4, [r8], -r1, asr #12
   143e8:	stc2	7, cr15, [r8, #-1016]!	; 0xfffffc08
   143ec:			; <UNDEFINED> instruction: 0xf004e683
   143f0:			; <UNDEFINED> instruction: 0xf8d6f9bb
   143f4:	orrlt	r3, fp, ip, lsl r2
   143f8:	svcge	0x000e4e32
   143fc:	ldmdaeq	r0!, {r0, r2, r3, r8, ip, sp, lr, pc}
   14400:	and	r4, r8, lr, ror r4
   14404:	ldrtmi	sl, [fp], -sp, lsl #18
   14408:	strtmi	r4, [r8], -r2, asr #12
   1440c:	stc2l	7, cr15, [lr], #1020	; 0x3fc
   14410:	andsne	pc, ip, #14024704	; 0xd60000
   14414:	stmdbls	ip, {r0, r4, r8, ip, sp, pc}
   14418:	mvnsle	r2, r0, lsl #18
   1441c:	andcs	r4, r0, #43008	; 0xa800
   14420:			; <UNDEFINED> instruction: 0xf8d3447b
   14424:			; <UNDEFINED> instruction: 0xf8d31250
   14428:	strbpl	r3, [sl], #584	; 0x248
   1442c:	ldrdcs	lr, [ip], -sp
   14430:	stc2	7, cr15, [lr, #-1012]	; 0xfffffc0c
   14434:			; <UNDEFINED> instruction: 0xf7eee5ef
   14438:	svclt	0x0000eec6
   1443c:	andeq	r7, r2, r0, lsl #28
   14440:	andeq	r0, r0, r0, ror #4
   14444:			; <UNDEFINED> instruction: 0x0002a4b2
   14448:	andeq	r7, r2, lr, asr #27
   1444c:	andeq	sl, r2, r6, ror #8
   14450:	andeq	r0, r0, r0, ror #5
   14454:			; <UNDEFINED> instruction: 0x000002b8
   14458:	ldrdeq	r0, [r0], -sp
   1445c:	ldrdeq	r0, [r0], -r5
   14460:			; <UNDEFINED> instruction: 0xffffee27
   14464:			; <UNDEFINED> instruction: 0x000002b4
   14468:	muleq	r0, r0, r3
   1446c:	muleq	r0, r0, r2
   14470:	andeq	sl, r2, sl, asr r3
   14474:	andeq	sl, r2, r2, lsr r3
   14478:	andeq	r9, r2, ip, lsl r5
   1447c:	andeq	sl, r2, sl, lsl #6
   14480:	andeq	r0, r0, r0, asr #5
   14484:	strdeq	sl, [r2], -r2
   14488:	ldrdeq	sl, [r2], -lr
   1448c:	andeq	r0, r0, ip, lsl #4
   14490:			; <UNDEFINED> instruction: 0x0002a2b0
   14494:	andeq	sl, r2, r6, lsr #5
   14498:	andeq	sl, r2, ip, ror r2
   1449c:	andeq	r7, r2, r2, ror #22
   144a0:			; <UNDEFINED> instruction: 0x000002bc
   144a4:	andeq	r0, r0, r4, ror #5
   144a8:	ldrdeq	sl, [r2], -r2
   144ac:	andeq	sl, r2, r6, lsl r1
   144b0:	andeq	sl, r2, lr, lsr #1
   144b4:	andeq	sl, r2, ip, rrx
   144b8:	andeq	sl, r2, r2, lsr r0
   144bc:	andeq	sl, r2, r6, lsl r0
   144c0:	andeq	sl, r2, sl
   144c4:	andeq	r9, r2, r4, lsr #30
   144c8:	andeq	r9, r2, r4, lsl #30
   144cc:	svclt	0x0000e4bc
   144d0:	ldrt	r4, [r9], #585	; 0x249
   144d4:	ldrlt	r4, [r0], #-2836	; 0xfffff4ec
   144d8:	stmiavs	r2, {r0, r1, r3, r4, r5, r6, sl, lr}^
   144dc:	eorcc	pc, r8, #13828096	; 0xd30000
   144e0:	blcs	2ebf8 <pclose@plt+0x2b5e8>
   144e4:	stmdbcs	r1, {r3, r8, r9, sl, fp, ip, sp, pc}
   144e8:	stmdbcs	r0, {r3, r4, ip, lr, pc}
   144ec:	stmne	r9, {r3, r4, r5, r7, r8, r9, sl, fp, ip, sp, pc}
   144f0:	addmi	r1, sl, #180224	; 0x2c000
   144f4:			; <UNDEFINED> instruction: 0xf102bfdc
   144f8:	ldmdbne	r3, {r0, r1, r2, r3, r4, r5, r6, r7, r9, ip, sp}
   144fc:	adcmi	r6, r3, #16896	; 0x4200
   14500:			; <UNDEFINED> instruction: 0x4623bfb8
   14504:	svclt	0x00a84293
   14508:	mvnscc	pc, #-2147483648	; 0x80000000
   1450c:			; <UNDEFINED> instruction: 0xf85d6bc2
   14510:			; <UNDEFINED> instruction: 0xf8524b04
   14514:	andvs	r3, r3, #35	; 0x23
   14518:	bllt	fef52514 <pclose@plt+0xfef4ef04>
   1451c:	bicsvc	lr, r2, r2, lsl #22
   14520:	stmdbne	fp, {r0, r3, r6, ip}
   14524:	svclt	0x0000e7e5
   14528:	andeq	r9, r2, ip, asr #28
   1452c:	andvs	r2, r2, #0, 4
   14530:	bllt	fec5252c <pclose@plt+0xfec4ef1c>
   14534:	ldmdbvs	r2, {r1, r7, r8, fp, sp, lr}
   14538:	andvs	r3, r2, #4096	; 0x1000
   1453c:	bllt	fead2538 <pclose@plt+0xfeacef28>
   14540:	stmdbcs	r0, {r4, r5, r6, r8, sl, ip, sp, pc}
   14544:	ldrbtmi	r4, [sp], #-3360	; 0xfffff2e0
   14548:	blmi	84b220 <pclose@plt+0x847c10>
   1454c:	stmiapl	fp!, {r2, r9, sl, lr}^
   14550:	stmdavs	r3, {r3, r4, fp, sp, lr}
   14554:	blmi	7c1208 <pclose@plt+0x7bdbf8>
   14558:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
   1455c:	vmlane.f64	d27, d11, d11
   14560:	blmi	742c4c <pclose@plt+0x73f63c>
   14564:	ldmdavs	r3!, {r1, r2, r3, r5, r6, r7, fp, ip, lr}
   14568:	andle	r4, fp, r3, lsr #5
   1456c:	stmiapl	fp!, {r1, r3, r4, r8, r9, fp, lr}^
   14570:	bllt	8ee5e4 <pclose@plt+0x8eafd4>
   14574:			; <UNDEFINED> instruction: 0xf0064620
   14578:			; <UNDEFINED> instruction: 0x6ce3f97b
   1457c:			; <UNDEFINED> instruction: 0xf0436034
   14580:	strbtvs	r0, [r3], #769	; 0x301
   14584:	stmdavs	r2!, {r4, r5, r6, r8, sl, fp, ip, sp, pc}^
   14588:	svclt	0x00182a00
   1458c:	blcc	65de4 <pclose@plt+0x627d4>
   14590:	adcmi	sp, r0, #-1677721597	; 0x9c000003
   14594:			; <UNDEFINED> instruction: 0x4622d1f7
   14598:	stccs	8, cr6, [r0], {36}	; 0x24
   1459c:			; <UNDEFINED> instruction: 0x4614d1fb
   145a0:	blmi	3ce57c <pclose@plt+0x3caf6c>
   145a4:	stmiapl	fp!, {r1, r2, r3, fp, lr}^
   145a8:	pop	{r3, r4, r5, r6, sl, lr}
   145ac:	ldmdavs	r9, {r4, r5, r6, lr}
   145b0:	blt	febd25b0 <pclose@plt+0xfebcefa0>
   145b4:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   145b8:			; <UNDEFINED> instruction: 0xf0004249
   145bc:			; <UNDEFINED> instruction: 0x4620b813
   145c0:	ldc2l	7, cr15, [r2, #976]	; 0x3d0
   145c4:	svclt	0x0000e7d6
   145c8:	andeq	r7, r2, r2, lsr #14
   145cc:	ldrdeq	r0, [r0], -ip
   145d0:	andeq	r0, r0, r0, asr #5
   145d4:	andeq	r0, r0, r4, ror #5
   145d8:	andeq	r0, r0, ip, lsl #4
   145dc:	andeq	r0, r0, ip, asr r2
   145e0:	muleq	r1, r4, r4
   145e4:	stmdbcs	r0, {r4, r5, r6, r8, sl, ip, sp, pc}
   145e8:	ldrbtmi	r4, [sp], #-3356	; 0xfffff2e4
   145ec:	blmi	74b2a8 <pclose@plt+0x747c98>
   145f0:	ldmdavs	sl, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
   145f4:	mvnslt	r6, r3, lsl r8
   145f8:	stmiapl	fp!, {r1, r3, r4, r8, r9, fp, lr}^
   145fc:	ldmiblt	fp, {r0, r1, r3, r4, fp, sp, lr}^
   14600:	strmi	r1, [r4], -fp, asr #28
   14604:	stmdavs	r4!, {r0, r4, r5, r8, ip, sp, pc}
   14608:			; <UNDEFINED> instruction: 0x2c003b01
   1460c:	ldrmi	fp, [r4], -r8, lsl #30
   14610:	mvnsle	r1, r9, asr ip
   14614:	stmiapl	lr!, {r2, r4, r8, r9, fp, lr}^
   14618:	adcmi	r6, r3, #3342336	; 0x330000
   1461c:	blmi	508650 <pclose@plt+0x505040>
   14620:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
   14624:			; <UNDEFINED> instruction: 0x4620b9b3
   14628:			; <UNDEFINED> instruction: 0xf922f006
   1462c:	eorsvs	r6, r4, r3, ror #25
   14630:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
   14634:	cfldrdlt	mvd6, [r0, #-908]!	; 0xfffffc74
   14638:	stmdami	lr, {r0, r2, r3, r8, r9, fp, lr}
   1463c:	ldrbtmi	r5, [r8], #-2283	; 0xfffff715
   14640:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   14644:			; <UNDEFINED> instruction: 0xf7fe6819
   14648:	pop	{r0, r1, r5, r6, r9, fp, ip, sp, pc}
   1464c:	submi	r4, r9, #112	; 0x70
   14650:	svclt	0x0076f7ff
   14654:			; <UNDEFINED> instruction: 0xf7f44620
   14658:	strb	pc, [r4, r7, lsl #27]!	; <UNPREDICTABLE>
   1465c:	andeq	r7, r2, lr, ror r6
   14660:	ldrdeq	r0, [r0], -ip
   14664:	andeq	r0, r0, r0, asr #5
   14668:	andeq	r0, r0, r4, ror #5
   1466c:	andeq	r0, r0, ip, lsl #4
   14670:	andeq	r0, r0, ip, asr r2
   14674:	strdeq	r1, [r1], -lr
   14678:	mvnsmi	lr, sp, lsr #18
   1467c:	stcmi	6, cr4, [sp], #-512	; 0xfffffe00
   14680:			; <UNDEFINED> instruction: 0xf005447c
   14684:	stmdacs	r0, {r0, r1, r4, sl, fp, ip, sp, lr, pc}
   14688:	strmi	sp, [r7], -fp, asr #32
   1468c:			; <UNDEFINED> instruction: 0xf0072034
   14690:			; <UNDEFINED> instruction: 0xf8d8fbb9
   14694:			; <UNDEFINED> instruction: 0x46065018
   14698:	stcgt	6, cr4, [pc, #-16]	; 14690 <pclose@plt+0x11080>
   1469c:	cfstrsgt	mvf12, [pc, #-60]	; 14668 <pclose@plt+0x11058>
   146a0:	cfstrsgt	mvf12, [pc, #-60]	; 1466c <pclose@plt+0x1105c>
   146a4:			; <UNDEFINED> instruction: 0xc01cf8d6
   146a8:	svceq	0x0010f01c
   146ac:	stmdavs	fp!, {r0, r1, r2, r3, sl, lr, pc}
   146b0:	tstle	r8, r3, lsr #32
   146b4:			; <UNDEFINED> instruction: 0x46384631
   146b8:	ldc2	7, cr15, [r8, #1016]	; 0x3f8
   146bc:			; <UNDEFINED> instruction: 0xf7fd4640
   146c0:	blmi	79326c <pclose@plt+0x78fc5c>
   146c4:			; <UNDEFINED> instruction: 0x201cf8d8
   146c8:			; <UNDEFINED> instruction: 0xf8d3447b
   146cc:	mvnsvs	r3, r8, asr r2
   146d0:	pop	{r0, r1, r5, r8, ip, sp, pc}
   146d4:	strdcs	r4, [r0], -r0
   146d8:	stmialt	lr, {r1, r2, ip, sp, lr, pc}^
   146dc:	pop	{r3, r4, r5, r9, sl, lr}
   146e0:			; <UNDEFINED> instruction: 0xf00641f0
   146e4:	bvs	c42a00 <pclose@plt+0xc3f3f0>
   146e8:			; <UNDEFINED> instruction: 0xffe4f7f5
   146ec:	ldmvs	r0!, {r0, r1, r9, sl, lr}
   146f0:			; <UNDEFINED> instruction: 0xf0076233
   146f4:	bvs	1d13848 <pclose@plt+0x1d10238>
   146f8:	ldrhlt	r6, [fp, -r0]
   146fc:			; <UNDEFINED> instruction: 0xf0074618
   14700:	rsbsvs	pc, r0, #19712	; 0x4d00
   14704:			; <UNDEFINED> instruction: 0xb1106af0
   14708:	mcrr2	0, 0, pc, r8, cr7	; <UNPREDICTABLE>
   1470c:	bvs	fec2d2d4 <pclose@plt+0xfec29cc4>
   14710:			; <UNDEFINED> instruction: 0xf007b110
   14714:	adcsvs	pc, r0, #17152	; 0x4300
   14718:			; <UNDEFINED> instruction: 0xf00768f0
   1471c:	rscsvs	pc, r0, pc, lsr ip	; <UNPREDICTABLE>
   14720:	blmi	1ce648 <pclose@plt+0x1cb038>
   14724:	stmiapl	r3!, {r1, r2, fp, lr}^
   14728:	pop	{r3, r4, r5, r6, sl, lr}
   1472c:	ldmdavs	r9, {r4, r5, r6, r7, r8, lr}
   14730:	stmiblt	lr!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   14734:	andeq	r7, r2, r8, ror #11
   14738:	andeq	r9, r2, ip, asr ip
   1473c:	andeq	r0, r0, ip, lsl r2
   14740:	andeq	r1, r1, r4, lsl r3
   14744:	cfstr32mi	mvfx11, [sp, #-224]	; 0xffffff20
   14748:	ldrbtmi	r4, [sp], #-2829	; 0xfffff4f3
   1474c:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
   14750:	tstlt	fp, fp, lsl r8
   14754:	strmi	r6, [r4], -r3, asr #25
   14758:	strle	r0, [r0, #-1947]	; 0xfffff865
   1475c:			; <UNDEFINED> instruction: 0xf7febd38
   14760:			; <UNDEFINED> instruction: 0x4620fcbb
   14764:	stc2	0, cr15, [lr], {5}
   14768:	stmiapl	fp!, {r1, r2, r8, r9, fp, lr}^
   1476c:	blcs	2e7e0 <pclose@plt+0x2b1d0>
   14770:			; <UNDEFINED> instruction: 0x4620d0f4
   14774:	ldrhtmi	lr, [r8], -sp
   14778:	stclt	7, cr15, [r4], #-972	; 0xfffffc34
   1477c:	andeq	r7, r2, lr, lsl r5
   14780:	ldrdeq	r0, [r0], -ip
   14784:	andeq	r0, r0, r0, asr #5
   14788:	cfldr32mi	mvfx11, [lr], {16}
   1478c:	ldrbtmi	r4, [ip], #-2846	; 0xfffff4e2
   14790:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   14794:	mvnslt	r6, fp, lsl r8
   14798:	ldreq	r6, [fp, r3, asr #25]
   1479c:			; <UNDEFINED> instruction: 0xf7ffd40e
   147a0:	blmi	6d46ec <pclose@plt+0x6d10dc>
   147a4:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   147a8:	blmi	68345c <pclose@plt+0x67fe4c>
   147ac:			; <UNDEFINED> instruction: 0xf8d3447b
   147b0:	stmiblt	fp, {r3, r4, r6, r9, ip, sp}^
   147b4:			; <UNDEFINED> instruction: 0x4010e8bd
   147b8:	blt	febd27b4 <pclose@plt+0xfebcf1a4>
   147bc:	andcs	r4, r5, #344064	; 0x54000
   147c0:	ldrbtmi	r2, [r9], #-0
   147c4:	ldcl	7, cr15, [r8], #952	; 0x3b8
   147c8:			; <UNDEFINED> instruction: 0x4010e8bd
   147cc:	ldmdami	r2, {r0, r9, sl, lr}
   147d0:			; <UNDEFINED> instruction: 0xf7fe4478
   147d4:	blmi	482e50 <pclose@plt+0x47f840>
   147d8:	stmiapl	r3!, {r0, r4, fp, lr}^
   147dc:	pop	{r3, r4, r5, r6, sl, lr}
   147e0:	ldmdavs	r9, {r4, lr}
   147e4:	ldmiblt	r4, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   147e8:			; <UNDEFINED> instruction: 0xf0062000
   147ec:	pop	{r0, r2, r6, fp, ip, sp, lr, pc}
   147f0:			; <UNDEFINED> instruction: 0xf7fd4010
   147f4:	blmi	303240 <pclose@plt+0x2ffc30>
   147f8:	ldmdavs	r8, {r0, r1, r5, r6, r7, fp, ip, lr}
   147fc:	ldc2	7, cr15, [r4], #976	; 0x3d0
   14800:	svclt	0x0000e7d3
   14804:	ldrdeq	r7, [r2], -sl
   14808:	ldrdeq	r0, [r0], -ip
   1480c:	andeq	r0, r0, ip, lsl #4
   14810:	andeq	r9, r2, r8, ror fp
   14814:	andeq	r3, r1, r6, ror #17
   14818:	andeq	r1, r1, ip, ror #4
   1481c:	strdeq	r0, [r0], -ip
   14820:	andeq	r1, r1, r0, ror #4
   14824:	andeq	r0, r0, r4, ror #5
   14828:	mvnsmi	lr, #737280	; 0xb4000
   1482c:	blmi	5a6044 <pclose@plt+0x5a2a34>
   14830:	bmi	59dc38 <pclose@plt+0x59a628>
   14834:			; <UNDEFINED> instruction: 0xf8d0447b
   14838:	ldmib	r0, {r2, r3, r4, ip, pc}^
   1483c:	ldmpl	lr, {r0, r1, r8, r9, sl, pc}
   14840:	teqlt	r8, r0, lsr r8
   14844:	andle	r4, r2, r4, lsl #5
   14848:	ldreq	r6, [fp, r3, asr #25]
   1484c:	stmdavs	r0, {r0, r1, r3, r8, sl, ip, lr, pc}
   14850:	mvnsle	r2, r0, lsl #16
   14854:			; <UNDEFINED> instruction: 0x6ce3b95d
   14858:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
   1485c:	pop	{r0, r1, r5, r6, r7, sl, sp, lr}
   14860:			; <UNDEFINED> instruction: 0xf7fd43f8
   14864:	strcc	fp, [r1, #-2649]	; 0xfffff5a7
   14868:			; <UNDEFINED> instruction: 0xff6cf7ff
   1486c:	stmdbvs	r2!, {r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   14870:	tsteq	r7, r8, lsl #22
   14874:	ldrtmi	r6, [r8], -r3, ror #19
   14878:	bl	fe8db7c8 <pclose@plt+0xfe8d81b8>
   1487c:	bne	ff4954a8 <pclose@plt+0xff491e98>
   14880:			; <UNDEFINED> instruction: 0xf834f7f2
   14884:	svclt	0x0000e7e7
   14888:	andeq	r7, r2, r4, lsr r4
   1488c:	ldrdeq	r0, [r0], -ip
   14890:	bllt	15508ac <pclose@plt+0x154d29c>
   14894:			; <UNDEFINED> instruction: 0xf0052001
   14898:	svclt	0x0000bfef
   1489c:	ldmdblt	sl!, {r1, r2, ip, sp, lr, pc}^
   148a0:	svcmi	0x00f0e92d
   148a4:	stmvs	sp, {r0, r1, r3, r9, sl, lr}
   148a8:	stmibvs	r2, {r0, r1, r7, ip, sp, pc}
   148ac:	stmdavs	r8, {r2, r9, sl, lr}^
   148b0:			; <UNDEFINED> instruction: 0xf8d34629
   148b4:			; <UNDEFINED> instruction: 0xf8d3a000
   148b8:			; <UNDEFINED> instruction: 0xf7fc8014
   148bc:	svcmi	0x004ffacd
   148c0:			; <UNDEFINED> instruction: 0x4606447f
   148c4:	eorsle	r2, lr, r0, lsl #16
   148c8:	mvnslt	r6, r5, lsr #19
   148cc:	ldrbeq	r6, [sl], fp, ror #19
   148d0:	stmdbmi	fp, {r2, r3, r4, r8, sl, ip, lr, pc}^
   148d4:	ldrbtmi	r6, [r9], #-2216	; 0xfffff758
   148d8:	bl	ff552898 <pclose@plt+0xff54f288>
   148dc:	blmi	1282fa4 <pclose@plt+0x127f994>
   148e0:			; <UNDEFINED> instruction: 0xf8d358fb
   148e4:			; <UNDEFINED> instruction: 0xf1b99000
   148e8:	andle	r0, pc, r0, lsl #30
   148ec:	ldrdge	pc, [r0], -r5
   148f0:	stmibvs	fp!, {r0, r2, r3, r6, r9, sl, lr}
   148f4:	ldmdavs	r8, {r0, r4, r6, r9, sl, lr}
   148f8:	bl	ff1528b8 <pclose@plt+0xff14f2a8>
   148fc:			; <UNDEFINED> instruction: 0x6cebb910
   14900:	ldrble	r0, [r6, #-1627]!	; 0xfffff9a5
   14904:	ldrdpl	pc, [r0], -r9
   14908:	mvnsle	r2, r0, lsl #26
   1490c:			; <UNDEFINED> instruction: 0x46204631
   14910:	stc2l	7, cr15, [ip], #-1016	; 0xfffffc08
   14914:	svceq	0x0000f1b8
   14918:	andcs	sp, r1, r3, lsl #24
   1491c:	pop	{r0, r1, ip, sp, pc}
   14920:			; <UNDEFINED> instruction: 0xf1088ff0
   14924:			; <UNDEFINED> instruction: 0x462031ff
   14928:	ldc2	0, cr15, [sl], #-20	; 0xffffffec
   1492c:	blle	ffd1c140 <pclose@plt+0xffd18b30>
   14930:	addsmi	r6, sl, #25088	; 0x6200
   14934:	blvs	ff8cc100 <pclose@plt+0xff8c8af0>
   14938:			; <UNDEFINED> instruction: 0xf8524620
   1493c:	eorvs	r3, r3, #35	; 0x23
   14940:			; <UNDEFINED> instruction: 0xff96f005
   14944:	blmi	c4e8f0 <pclose@plt+0xc4b2e0>
   14948:	svclt	0x00181e2a
   1494c:			; <UNDEFINED> instruction: 0xf1ba2201
   14950:	svclt	0x00140f00
   14954:			; <UNDEFINED> instruction: 0xf04f4693
   14958:	ldmpl	fp!, {r8, r9, fp}^
   1495c:	movwls	r6, #6174	; 0x181e
   14960:	ldrtmi	fp, [r0], -lr, lsl #3
   14964:	blx	6d098a <pclose@plt+0x6cd37a>
   14968:			; <UNDEFINED> instruction: 0xf1bb4606
   1496c:			; <UNDEFINED> instruction: 0xd1220f00
   14970:	stmdami	r6!, {r3, r6, r7, r8, ip, sp, pc}
   14974:	ldrbtmi	r4, [r8], #-1585	; 0xfffff9cf
   14978:			; <UNDEFINED> instruction: 0xf8caf7fe
   1497c:			; <UNDEFINED> instruction: 0xf7ee4630
   14980:	ldrdcs	lr, [r0], -r4
   14984:			; <UNDEFINED> instruction: 0xf1bbe7ca
   14988:	andle	r0, ip, r0, lsl #30
   1498c:			; <UNDEFINED> instruction: 0x46284651
   14990:	bl	1e52950 <pclose@plt+0x1e4f340>
   14994:	blmi	7c107c <pclose@plt+0x7bda6c>
   14998:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
   1499c:			; <UNDEFINED> instruction: 0xf7fe4629
   149a0:			; <UNDEFINED> instruction: 0x2000f8b7
   149a4:	blmi	6ce894 <pclose@plt+0x6cb284>
   149a8:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
   149ac:	mvnsle	r2, r0, lsl #26
   149b0:	ldrbtmi	r4, [sp], #-3352	; 0xfffff2e8
   149b4:			; <UNDEFINED> instruction: 0x4651e7f2
   149b8:			; <UNDEFINED> instruction: 0xf7ee4628
   149bc:	tstlt	r0, r4, ror #22
   149c0:	bicsle	r2, r6, r0, lsl #28
   149c4:	ldrtmi	lr, [r0], -r7, ror #15
   149c8:	bl	febd2988 <pclose@plt+0xfebcf378>
   149cc:			; <UNDEFINED> instruction: 0x46504912
   149d0:			; <UNDEFINED> instruction: 0xf7fc4479
   149d4:			; <UNDEFINED> instruction: 0x4606fb11
   149d8:			; <UNDEFINED> instruction: 0xf47f2800
   149dc:	blls	807b8 <pclose@plt+0x7d1a8>
   149e0:	stmdacs	r0, {r3, r4, fp, sp, lr}
   149e4:			; <UNDEFINED> instruction: 0xf007d0d7
   149e8:			; <UNDEFINED> instruction: 0x4606fad9
   149ec:	bicle	r2, r0, r0, lsl #28
   149f0:	blmi	2ce93c <pclose@plt+0x2cb32c>
   149f4:	ldmpl	fp!, {r2, r3, r5, r9, sl, lr}^
   149f8:	usada8	r7, sp, r0, r6
   149fc:	andeq	r7, r2, r8, lsr #7
   14a00:	andeq	r1, r1, r2, ror #3
   14a04:	ldrdeq	r0, [r0], -ip
   14a08:	andeq	r0, r0, ip, lsr #5
   14a0c:	andeq	r1, r1, r6, asr #1
   14a10:	andeq	r0, r0, r8, lsr #4
   14a14:			; <UNDEFINED> instruction: 0x00010dba
   14a18:	muleq	r1, ip, sp
   14a1c:	andeq	r0, r0, r4, ror #5
   14a20:	blmi	5e7280 <pclose@plt+0x5e3c70>
   14a24:	ldrbtmi	fp, [sl], #-1520	; 0xfffffa10
   14a28:	addlt	r4, r9, r6, lsl ip
   14a2c:			; <UNDEFINED> instruction: 0x460f4e16
   14a30:	ldrbtmi	r5, [ip], #-2259	; 0xfffff72d
   14a34:	ldmdavs	fp, {r0, r2, r4, r8, sl, fp, lr}
   14a38:			; <UNDEFINED> instruction: 0xf04f9307
   14a3c:			; <UNDEFINED> instruction: 0xf7f50300
   14a40:			; <UNDEFINED> instruction: 0x4623fd31
   14a44:	bmi	4ab0dc <pclose@plt+0x4a7acc>
   14a48:			; <UNDEFINED> instruction: 0x46694638
   14a4c:	stmdavs	r4!, {r9, sl, sp}
   14a50:	strls	r4, [r1], #-1146	; 0xfffffb86
   14a54:	andls	r5, r0, #92, 18	; 0x170000
   14a58:	stmdavs	r3!, {r0, r2, r9, sl, ip, pc}
   14a5c:			; <UNDEFINED> instruction: 0xf7ff9302
   14a60:	bmi	3546e4 <pclose@plt+0x3510d4>
   14a64:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
   14a68:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   14a6c:	subsmi	r9, sl, r7, lsl #22
   14a70:	andlt	sp, r9, r1, lsl #2
   14a74:			; <UNDEFINED> instruction: 0xf7eebdf0
   14a78:	svclt	0x0000eba6
   14a7c:	andeq	r7, r2, r2, asr #4
   14a80:	andeq	r0, r0, r0, ror #4
   14a84:	andeq	r7, r2, r6, lsr r2
   14a88:	muleq	r0, r4, r2
   14a8c:	strdeq	r0, [r0], -r8
   14a90:	andeq	r3, r1, ip, ror r6
   14a94:	andeq	r7, r2, r2, lsl #4
   14a98:	blmi	1e67480 <pclose@plt+0x1e63e70>
   14a9c:	push	{r1, r3, r4, r5, r6, sl, lr}
   14aa0:	strdlt	r4, [r9], r0
   14aa4:			; <UNDEFINED> instruction: 0x460558d3
   14aa8:	movwls	r6, #30747	; 0x781b
   14aac:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   14ab0:			; <UNDEFINED> instruction: 0xf8d36983
   14ab4:			; <UNDEFINED> instruction: 0xf1baa030
   14ab8:			; <UNDEFINED> instruction: 0xf0400f00
   14abc:			; <UNDEFINED> instruction: 0xf06f809d
   14ac0:	tstvs	sl, #536870918	; 0x20000006
   14ac4:			; <UNDEFINED> instruction: 0xf10d6d28
   14ac8:			; <UNDEFINED> instruction: 0xf0070b10
   14acc:	stmibvs	r9!, {r0, r1, r2, r5, r6, r9, fp, ip, sp, lr, pc}
   14ad0:	ldmdaeq	r4, {r0, r2, r3, r8, ip, sp, lr, pc}
   14ad4:	bvs	ae64e0 <pclose@plt+0xae2ed0>
   14ad8:	strcs	r2, [r1], #-512	; 0xfffffe00
   14adc:	movwcc	r9, #4610	; 0x1202
   14ae0:	strtmi	r4, [r8], -sl, asr #12
   14ae4:	andlt	pc, ip, sp, asr #17
   14ae8:	strls	r9, [r0], #-1025	; 0xfffffbff
   14aec:	stc2	7, cr15, [r4], #1016	; 0x3f8
   14af0:			; <UNDEFINED> instruction: 0xf0002800
   14af4:			; <UNDEFINED> instruction: 0xf10580bc
   14af8:			; <UNDEFINED> instruction: 0xf7fc0058
   14afc:	tstlt	r0, fp, asr lr	; <UNPREDICTABLE>
   14b00:	movwcc	r6, #6699	; 0x1a2b
   14b04:			; <UNDEFINED> instruction: 0xf8d5622b
   14b08:			; <UNDEFINED> instruction: 0xf105c018
   14b0c:			; <UNDEFINED> instruction: 0xf8dc0718
   14b10:			; <UNDEFINED> instruction: 0xf414401c
   14b14:	andsle	r7, r8, r0, lsl #8
   14b18:			; <UNDEFINED> instruction: 0x3094f8d5
   14b1c:	ldmdble	r2, {r0, r8, r9, fp, sp}^
   14b20:			; <UNDEFINED> instruction: 0x2090f8d5
   14b24:	orrmi	pc, r0, #-1073741824	; 0xc0000000
   14b28:			; <UNDEFINED> instruction: 0xf8523b02
   14b2c:	ldmdavs	fp, {r0, r1, r5, ip, sp}
   14b30:	blcs	2f7a4 <pclose@plt+0x2c194>
   14b34:	strtmi	sp, [r8], -r7, asr #32
   14b38:	blx	14d2b38 <pclose@plt+0x14cf528>
   14b3c:			; <UNDEFINED> instruction: 0xc018f8d5
   14b40:			; <UNDEFINED> instruction: 0x401cf8dc
   14b44:	strvc	pc, [r0], #-1044	; 0xfffffbec
   14b48:			; <UNDEFINED> instruction: 0xf8dcd1e6
   14b4c:			; <UNDEFINED> instruction: 0xf1133030
   14b50:	svclt	0x001c0f63
   14b54:			; <UNDEFINED> instruction: 0x461c009a
   14b58:	ldrdcc	pc, [r0], -ip	; <UNPREDICTABLE>
   14b5c:	strtmi	fp, [r2], -r8, lsl #30
   14b60:	bcs	2add0 <pclose@plt+0x277c0>
   14b64:	mcrge	0, 0, sp, cr6, cr8, {6}
   14b68:			; <UNDEFINED> instruction: 0xf8dce005
   14b6c:			; <UNDEFINED> instruction: 0xf8533020
   14b70:	bcs	1cc08 <pclose@plt+0x195f8>
   14b74:	ldmibvs	r3, {r4, r6, r7, ip, lr, pc}
   14b78:	blcs	61b84 <pclose@plt+0x5e574>
   14b7c:	ldmvs	r1, {r0, r2, r4, r5, r6, r7, r8, ip, lr, pc}
   14b80:	ldmdavs	r0, {r0, r1, r6, r9, sl, lr}^
   14b84:			; <UNDEFINED> instruction: 0x9600463a
   14b88:	blx	14d2b86 <pclose@plt+0x14cf576>
   14b8c:	stmdbls	r6, {r6, r7, r8, ip, sp, pc}
   14b90:			; <UNDEFINED> instruction: 0xc018f8d5
   14b94:	ldmdbvs	r3, {r1, r3, fp, sp, lr}
   14b98:	strbtle	r0, [r6], #1112	; 0x458
   14b9c:	orrmi	pc, r0, #1124073472	; 0x43000000
   14ba0:	tstvs	r3, r5, lsl #16
   14ba4:	eorsmi	pc, r0, ip, asr #17
   14ba8:	blx	ad2ba0 <pclose@plt+0xacf590>
   14bac:	teqlt	r8, r1, lsl #12
   14bb0:			; <UNDEFINED> instruction: 0xf7fe4628
   14bb4:	stmibvs	r9!, {r0, r1, r2, r3, r5, r7, r9, fp, ip, sp, lr, pc}
   14bb8:	msreq	SPSR_x, #111	; 0x6f
   14bbc:	str	r6, [sl, fp, lsl #6]
   14bc0:			; <UNDEFINED> instruction: 0xc018f8d5
   14bc4:			; <UNDEFINED> instruction: 0xf1bae7d1
   14bc8:	tstle	r8, r0, lsl #30
   14bcc:	ldrbmi	r4, [r0], -sp, lsr #18
   14bd0:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   14bd4:	b	ffc52b94 <pclose@plt+0xffc4f584>
   14bd8:			; <UNDEFINED> instruction: 0xff9af7fd
   14bdc:	blmi	a2748c <pclose@plt+0xa23e7c>
   14be0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   14be4:	blls	1eec54 <pclose@plt+0x1eb644>
   14be8:	qdaddle	r4, sl, r4
   14bec:	andlt	r4, r9, r8, asr #12
   14bf0:	svcmi	0x00f0e8bd
   14bf4:	blt	fe5d2bb4 <pclose@plt+0xfe5cf5a4>
   14bf8:	beq	90d3c <pclose@plt+0x8d72c>
   14bfc:	stmdbmi	r3!, {r1, r5, r6, r8, r9, sl, sp, lr, pc}
   14c00:	andcs	r2, r0, r5, lsl #4
   14c04:			; <UNDEFINED> instruction: 0xf7ee4479
   14c08:	stmibvs	fp!, {r3, r4, r6, r7, r9, fp, sp, lr, pc}
   14c0c:			; <UNDEFINED> instruction: 0xf0066899
   14c10:	stmibvs	r8!, {r0, r3, r4, r5, r7, r8, fp, ip, sp, lr, pc}
   14c14:	ldmdavs	r3, {r1, r9, fp, sp, lr}
   14c18:	movwcs	fp, #323	; 0x143
   14c1c:	svcne	0x0004f852
   14c20:	movwcc	r4, #5786	; 0x169a
   14c24:	mvnsle	r2, r0, lsl #18
   14c28:	beq	d1058 <pclose@plt+0xcda48>
   14c2c:			; <UNDEFINED> instruction: 0x46294c18
   14c30:	eorsge	pc, r0, r0, asr #17
   14c34:			; <UNDEFINED> instruction: 0x4620447c
   14c38:	mrc2	7, 7, pc, cr2, cr15, {7}
   14c3c:	strtmi	r6, [r1], -lr, lsr #19
   14c40:			; <UNDEFINED> instruction: 0xf7ee68b0
   14c44:	strmi	lr, [r4], -r0, lsr #20
   14c48:	movwcs	fp, #272	; 0x110
   14c4c:			; <UNDEFINED> instruction: 0xe7c56333
   14c50:			; <UNDEFINED> instruction: 0xf06f69b3
   14c54:	strtmi	r0, [r8], -r2, ror #4
   14c58:	eorvs	r6, fp, #-939524096	; 0xc8000000
   14c5c:	stc2l	7, cr15, [sl], {254}	; 0xfe
   14c60:	strtmi	r4, [r0], -ip, lsl #18
   14c64:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   14c68:	b	fe9d2c28 <pclose@plt+0xfe9cf618>
   14c6c:			; <UNDEFINED> instruction: 0x4628e7b4
   14c70:			; <UNDEFINED> instruction: 0xf810f7fd
   14c74:			; <UNDEFINED> instruction: 0xf7eee7b2
   14c78:	svclt	0x0000eaa6
   14c7c:	andeq	r7, r2, ip, asr #3
   14c80:	andeq	r0, r0, r0, ror #4
   14c84:	ldrdeq	r3, [r1], -sl
   14c88:	andeq	r7, r2, r8, lsl #1
   14c8c:	andeq	r3, r1, r0, ror #9
   14c90:	andeq	r0, r1, r8, lsr fp
   14c94:	andeq	r3, r1, r6, lsr r3
   14c98:	mvnsmi	lr, #737280	; 0xb4000
   14c9c:	bmi	12af2bc <pclose@plt+0x12abcac>
   14ca0:	ldrbtmi	r6, [sl], #-2547	; 0xfffff60d
   14ca4:	ldrbeq	pc, [r0, #-19]	; 0xffffffed	; <UNPREDICTABLE>
   14ca8:	stmdbcs	r1, {r3, r8, ip, lr, pc}
   14cac:	suble	r4, pc, r4, lsl #12
   14cb0:	suble	r2, r2, r2, lsl #18
   14cb4:			; <UNDEFINED> instruction: 0x4628b131
   14cb8:	mvnshi	lr, #12386304	; 0xbd0000
   14cbc:	strtmi	r2, [r8], -r1, lsl #10
   14cc0:	mvnshi	lr, #12386304	; 0xbd0000
   14cc4:	svcvs	0x00c0f413
   14cc8:	teqcs	r1, r5, lsl #2
   14ccc:			; <UNDEFINED> instruction: 0xf7fd4630
   14cd0:	stmdacs	r0, {r0, r2, r4, r6, r7, r8, fp, ip, sp, lr, pc}
   14cd4:	bvs	ffd8927c <pclose@plt+0xffd85c6c>
   14cd8:	cmple	lr, r0, lsl #26
   14cdc:			; <UNDEFINED> instruction: 0xf8df6a72
   14ce0:			; <UNDEFINED> instruction: 0xf8d480ec
   14ce4:	ldrbtmi	r7, [r8], #148	; 0x94
   14ce8:	suble	r2, r5, r0, lsl #20
   14cec:	strbmi	r4, [r0], -r1, lsr #12
   14cf0:	blx	2d2cf2 <pclose@plt+0x2cf6e2>
   14cf4:	rscle	r2, r1, r0, lsl #16
   14cf8:	strcc	r6, [r1, #-2470]	; 0xfffff65a
   14cfc:	ldrdls	pc, [ip], -r6	; <UNPREDICTABLE>
   14d00:	svceq	0x0000f1b9
   14d04:	teqcs	r1, pc, lsr #32
   14d08:			; <UNDEFINED> instruction: 0xf7fd4630
   14d0c:	msrlt	CPSR_, r7	; <illegal shifter operand>
   14d10:	strbmi	r6, [r8], -r1, lsl #17
   14d14:	ldmib	r6!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   14d18:	stmdami	sp!, {r3, r5, r8, r9, ip, sp, pc}
   14d1c:	strcs	r4, [r0, #-1569]	; 0xfffff9df
   14d20:			; <UNDEFINED> instruction: 0xf7fe4478
   14d24:			; <UNDEFINED> instruction: 0x4621faf1
   14d28:	svccc	0x0094f851
   14d2c:	addseq	pc, r0, r4, lsl #2
   14d30:	blcc	66620 <pclose@plt+0x63010>
   14d34:			; <UNDEFINED> instruction: 0xf882f7fe
   14d38:	blmi	9cec34 <pclose@plt+0x9cb624>
   14d3c:	stmdami	r6!, {r0, r8, sl, sp}
   14d40:	ldrbtmi	r5, [r8], #-2259	; 0xfffff72d
   14d44:			; <UNDEFINED> instruction: 0xf7fd6819
   14d48:	strtmi	pc, [r8], -r3, ror #29
   14d4c:	mvnshi	lr, #12386304	; 0xbd0000
   14d50:	stmdami	r2!, {r0, r9, sl, lr}
   14d54:			; <UNDEFINED> instruction: 0xf7fe4478
   14d58:	blx	fec538bc <pclose@plt+0xfec502ac>
   14d5c:	stmdbeq	sp!, {r7, r8, sl, ip, sp, lr, pc}^
   14d60:	pop	{r3, r5, r9, sl, lr}
   14d64:	bvs	1db5d4c <pclose@plt+0x1db273c>
   14d68:			; <UNDEFINED> instruction: 0xd1bf2e00
   14d6c:	strtmi	r3, [r0], -r1, lsl #12
   14d70:			; <UNDEFINED> instruction: 0xf97cf7fe
   14d74:	mvnsle	r4, lr, lsr #5
   14d78:	ldrbtmi	r4, [fp], #-2841	; 0xfffff4e7
   14d7c:	subseq	pc, ip, #13828096	; 0xd30000
   14d80:	ldmdbmi	r8, {r3, r4, r5, r7, r8, fp, ip, sp, pc}
   14d84:	strcs	r2, [r1, #-517]	; 0xfffffdfb
   14d88:			; <UNDEFINED> instruction: 0xf7ee4479
   14d8c:			; <UNDEFINED> instruction: 0x4601ea16
   14d90:	ldrbtmi	r4, [r8], #-2069	; 0xfffff7eb
   14d94:	mrc2	7, 5, pc, cr12, cr13, {7}
   14d98:	ldmdami	r4, {r0, r2, r3, r7, r8, r9, sl, sp, lr, pc}
   14d9c:	strcs	r4, [r0, #-1569]	; 0xfffff9df
   14da0:			; <UNDEFINED> instruction: 0xf7fe4478
   14da4:			; <UNDEFINED> instruction: 0xe786fab1
   14da8:	strtmi	r4, [r0], -r1, lsl #12
   14dac:	ldc2l	7, cr15, [r8, #-1020]!	; 0xfffffc04
   14db0:	stmdacs	r1, {r0, r7, r8, r9, sl, sp, lr, pc}
   14db4:	stmdami	lr, {r1, r2, r8, ip, lr, pc}
   14db8:	strcs	r4, [r0, #-1569]	; 0xfffff9df
   14dbc:			; <UNDEFINED> instruction: 0xf7ff4478
   14dc0:	ldrb	pc, [r8, -pc, lsr #28]!	; <UNPREDICTABLE>
   14dc4:	stc	7, cr15, [r0], {238}	; 0xee
   14dc8:	andeq	r6, r2, r6, asr #31
   14dcc:	ldrdeq	r2, [r1], -sl
   14dd0:	andeq	r3, r1, ip, ror #4
   14dd4:	andeq	r0, r0, r4, lsl r2
   14dd8:	strdeq	r0, [r1], -sl
   14ddc:	andeq	r3, r1, r8, lsr r2
   14de0:	andeq	r9, r2, sl, lsr #11
   14de4:	andeq	r3, r1, r0, lsl #7
   14de8:	andeq	r0, r1, sl, lsr #25
   14dec:	andeq	r3, r1, ip, ror #3
   14df0:			; <UNDEFINED> instruction: 0x000109b0
   14df4:			; <UNDEFINED> instruction: 0x4604b510
   14df8:	stc2	0, cr15, [r0], #20
   14dfc:	mcrrne	12, 6, r6, r3, cr2
   14e00:	blle	625854 <pclose@plt+0x622244>
   14e04:	ldrbtmi	r4, [fp], #-2832	; 0xfffff4f0
   14e08:	stmdblt	fp!, {r0, r1, r3, r4, r6, r8, fp, sp, lr}
   14e0c:	andcs	r6, r0, r3, lsr #19
   14e10:	blcc	6f284 <pclose@plt+0x6bc74>
   14e14:	lfmlt	f6, 4, [r0, #-140]	; 0xffffff74
   14e18:	strtmi	r4, [r0], -ip, lsl #22
   14e1c:			; <UNDEFINED> instruction: 0xf8d3447b
   14e20:			; <UNDEFINED> instruction: 0xf7ff1260
   14e24:	stmdacs	r0, {r0, r3, r4, r5, r8, r9, sl, fp, ip, sp, lr, pc}
   14e28:	eorvs	sp, r0, #240, 2	; 0x3c
   14e2c:			; <UNDEFINED> instruction: 0xf0054620
   14e30:	andcs	pc, r1, r9, ror #29
   14e34:	blvs	ff8c427c <pclose@plt+0xff8c0c6c>
   14e38:			; <UNDEFINED> instruction: 0xf8524620
   14e3c:	eorvs	r3, r3, #35	; 0x23
   14e40:	cdp2	0, 14, cr15, cr0, cr5, {0}
   14e44:	ldclt	0, cr2, [r0, #-4]
   14e48:	andeq	r8, r2, r2, lsr #14
   14e4c:	andeq	r9, r2, r8, lsl #10
   14e50:			; <UNDEFINED> instruction: 0x4604b538
   14e54:			; <UNDEFINED> instruction: 0xf06f6980
   14e58:	ldmdblt	r8, {r6, r8, sl, lr}
   14e5c:			; <UNDEFINED> instruction: 0xf7ffe016
   14e60:	stmibvs	r0!, {r0, r3, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   14e64:	andcc	lr, ip, #212, 18	; 0x350000
   14e68:			; <UNDEFINED> instruction: 0xf852442b
   14e6c:			; <UNDEFINED> instruction: 0xf7fd1023
   14e70:			; <UNDEFINED> instruction: 0x4603fa73
   14e74:	blcs	266fc <pclose@plt+0x230ec>
   14e78:	blvs	909244 <pclose@plt+0x905c34>
   14e7c:	blvs	1881350 <pclose@plt+0x187dd40>
   14e80:	bvs	8a5efc <pclose@plt+0x8a28ec>
   14e84:	eorcc	pc, r5, r1, asr r8	; <UNPREDICTABLE>
   14e88:			; <UNDEFINED> instruction: 0xd100429a
   14e8c:	eorvs	fp, r3, #56, 26	; 0xe00
   14e90:	ldrhtmi	lr, [r8], -sp
   14e94:	mrclt	7, 7, APSR_nzcv, cr14, cr12, {7}
   14e98:	andcs	fp, r0, #112, 10	; 0x1c000000
   14e9c:	strmi	r6, [r6], -r5, lsl #20
   14ea0:			; <UNDEFINED> instruction: 0xf0064629
   14ea4:	blvs	c93288 <pclose@plt+0xc8fc78>
   14ea8:	addmi	r1, fp, #17152	; 0x4300
   14eac:	blvs	1d496e4 <pclose@plt+0x1d460d4>
   14eb0:	addeq	lr, r0, #4, 22	; 0x1000
   14eb4:	addmi	lr, fp, #1
   14eb8:			; <UNDEFINED> instruction: 0xf852d206
   14ebc:	movwcc	r4, #7940	; 0x1f04
   14ec0:	rscsle	r4, r8, ip, lsr #5
   14ec4:	lfmlt	f6, 2, [r0, #-208]!	; 0xffffff30
   14ec8:	pop	{r4, r5, r9, sl, lr}
   14ecc:			; <UNDEFINED> instruction: 0xe7914070
   14ed0:	mvnsmi	lr, sp, lsr #18
   14ed4:	blmi	faf4f4 <pclose@plt+0xfabee4>
   14ed8:	ldrbtmi	r6, [fp], #-2548	; 0xfffff60c
   14edc:	ldrbeq	pc, [r0], #-20	; 0xffffffec	; <UNPREDICTABLE>
   14ee0:	strcs	fp, [r1], #-3864	; 0xfffff0e8
   14ee4:	stmdbcs	r1, {r1, r2, r8, ip, lr, pc}
   14ee8:	strmi	r4, [sp], -r7, lsl #12
   14eec:	stmdbcs	r2, {r0, r3, r6, ip, lr, pc}
   14ef0:	tstlt	r1, ip, lsr r0
   14ef4:	pop	{r5, r9, sl, lr}
   14ef8:			; <UNDEFINED> instruction: 0xf8d681f0
   14efc:			; <UNDEFINED> instruction: 0xf1b88024
   14f00:	subsle	r0, r0, r0, lsl #30
   14f04:	andcs	r4, r5, #835584	; 0xcc000
   14f08:	ldrbtmi	r4, [r9], #-1600	; 0xfffff9c0
   14f0c:	b	fe452ecc <pclose@plt+0xfe44f8bc>
   14f10:	subsle	r2, r0, r0, lsl #16
   14f14:	stmdacs	r0, {r4, r5, r7, r9, fp, sp, lr}
   14f18:			; <UNDEFINED> instruction: 0x4641d03e
   14f1c:	ldm	r2!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   14f20:	eorsle	r2, r9, r0, lsl #16
   14f24:	ldrtmi	r4, [r9], -ip, lsr #16
   14f28:			; <UNDEFINED> instruction: 0x6094f8d7
   14f2c:			; <UNDEFINED> instruction: 0xf7fe4478
   14f30:	ldmibvs	r8!, {r0, r1, r3, r5, r6, r7, r8, fp, ip, sp, lr, pc}
   14f34:			; <UNDEFINED> instruction: 0xf41469c4
   14f38:	svclt	0x00187400
   14f3c:	bicsle	r4, r9, ip, lsr #12
   14f40:			; <UNDEFINED> instruction: 0xf7ffe003
   14f44:	teqlt	r8, sp, lsr #25	; <UNPREDICTABLE>
   14f48:	teqcs	r0, r8	; <illegal shifter operand>
   14f4c:			; <UNDEFINED> instruction: 0xf896f7fd
   14f50:	ldrtmi	r4, [r8], -r1, lsl #12
   14f54:	mvnsle	r2, r0, lsl #18
   14f58:			; <UNDEFINED> instruction: 0xf1074639
   14f5c:			; <UNDEFINED> instruction: 0xf8510090
   14f60:	shadd8mi	r3, r2, r4
   14f64:			; <UNDEFINED> instruction: 0xf7fd3b01
   14f68:	strb	pc, [r3, r9, ror #30]	; <UNPREDICTABLE>
   14f6c:	strcs	r4, [r1], #-2587	; 0xfffff5e5
   14f70:	ldmpl	fp, {r0, r1, r3, r4, fp, lr}
   14f74:	ldmdavs	r9, {r3, r4, r5, r6, sl, lr}
   14f78:	stc2l	7, cr15, [sl, #1012]	; 0x3f4
   14f7c:	pop	{r5, r9, sl, lr}
   14f80:			; <UNDEFINED> instruction: 0x460181f0
   14f84:	ldrbtmi	r4, [r8], #-2071	; 0xfffff7e9
   14f88:			; <UNDEFINED> instruction: 0xf9bef7fe
   14f8c:	vst3.32			; <UNDEFINED> instruction: 0xf480fab0
   14f90:	strtmi	r0, [r0], -r4, ror #18
   14f94:	ldrhhi	lr, [r0, #141]!	; 0x8d
   14f98:			; <UNDEFINED> instruction: 0x46394813
   14f9c:	ldrbtmi	r2, [r8], #-1024	; 0xfffffc00
   14fa0:			; <UNDEFINED> instruction: 0xf9b2f7fe
   14fa4:	bvs	fed0ee44 <pclose@plt+0xfed0b834>
   14fa8:	strmi	fp, [r1], -fp, lsr #2
   14fac:	ldrbtmi	r4, [r8], #-2063	; 0xfffff7f1
   14fb0:			; <UNDEFINED> instruction: 0xf9aaf7fe
   14fb4:	stmdbmi	lr, {r1, r2, r3, r4, r7, r8, r9, sl, sp, lr, pc}
   14fb8:	andcs	r2, r0, r5, lsl #4
   14fbc:	ldrbtmi	r2, [r9], #-1025	; 0xfffffbff
   14fc0:	ldm	sl!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   14fc4:	stmdami	fp, {r0, r9, sl, lr}
   14fc8:			; <UNDEFINED> instruction: 0xf7fd4478
   14fcc:	ldr	pc, [r1, r1, lsr #27]
   14fd0:	andeq	r6, r2, lr, lsl #27
   14fd4:	andeq	r2, r1, r6, lsl #27
   14fd8:	andeq	r3, r1, r8, rrx
   14fdc:	andeq	r0, r0, r4, lsl #5
   14fe0:	andeq	r0, r1, r8, asr #21
   14fe4:	andeq	r3, r1, lr
   14fe8:	andeq	r1, r1, r2, lsr #30
   14fec:	andeq	r2, r1, r6, ror #31
   14ff0:	andeq	r3, r1, lr, ror #2
   14ff4:	andeq	r0, r1, r4, ror sl
   14ff8:			; <UNDEFINED> instruction: 0x4604b538
   14ffc:	blx	fe7d101a <pclose@plt+0xfe7cda0a>
   15000:	ldcle	8, cr2, [sp], {-0}
   15004:	ldrbtmi	r4, [fp], #-2842	; 0xfffff4e6
   15008:	ldmdblt	r3, {r0, r1, r3, r4, r6, r8, fp, sp, lr}
   1500c:	eorvs	r2, r0, #0
   15010:	blmi	6444f8 <pclose@plt+0x640ee8>
   15014:	ldrbtmi	r4, [fp], #-1568	; 0xfffff9e0
   15018:	rsbne	pc, r0, #13828096	; 0xd30000
   1501c:			; <UNDEFINED> instruction: 0xff58f7ff
   15020:	mvnsle	r2, r0, lsl #16
   15024:			; <UNDEFINED> instruction: 0x6c6169a3
   15028:	ldmdbvs	fp, {r1, r5, r6, r7, fp, sp, lr}
   1502c:			; <UNDEFINED> instruction: 0xf1034291
   15030:	eorvs	r3, r3, #-67108861	; 0xfc000003
   15034:			; <UNDEFINED> instruction: 0x4620dc16
   15038:	stc2l	0, cr15, [r4, #20]!
   1503c:	ldclt	0, cr2, [r8, #-4]!
   15040:			; <UNDEFINED> instruction: 0xf06f6be2
   15044:	stmdbne	r3, {r6, r8, sl, lr}^
   15048:			; <UNDEFINED> instruction: 0xf8524620
   1504c:	eorvs	r3, r3, #35	; 0x23
   15050:	ldc2l	0, cr15, [r8, #20]
   15054:	movwcs	lr, #51668	; 0xc9d4
   15058:	ldrmi	r2, [r5], #-1
   1505c:	eorcc	pc, r5, r3, asr r8	; <UNPREDICTABLE>
   15060:	lfmlt	f6, 4, [r8, #-140]!	; 0xffffff74
   15064:	strtmi	r1, [r0], -r9, lsl #21
   15068:	blx	fe551086 <pclose@plt+0xfe54da76>
   1506c:	svclt	0x0000e7e3
   15070:	andeq	r8, r2, r2, lsr #10
   15074:	andeq	r9, r2, lr, lsl #6
   15078:	cfrshl64ne	mvdx14, mvdx0, fp
   1507c:	stmdbvs	r3, {r4, r8, r9, fp, ip, lr, pc}^
   15080:	movwcc	r4, #5637	; 0x1605
   15084:	mrcne	0, 3, sp, cr4, cr1, {0}
   15088:	stfccd	f3, [r1], {46}	; 0x2e
   1508c:			; <UNDEFINED> instruction: 0xf7ff4628
   15090:	stclne	15, cr15, [r3], #-716	; 0xfffffd34
   15094:			; <UNDEFINED> instruction: 0x4628d1f9
   15098:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   1509c:	mrclt	7, 1, APSR_nzcv, cr0, cr12, {7}
   150a0:	pop	{r0, r4, r5, r6, r9, lr}
   150a4:			; <UNDEFINED> instruction: 0xf0004070
   150a8:			; <UNDEFINED> instruction: 0xf006b805
   150ac:	msrvs	SPSR_f, r9, lsl r8
   150b0:	svclt	0x0000e7e9
   150b4:	cfrshl64ne	mvdx14, mvdx0, fp
   150b8:	stmdbvs	r3, {r4, r8, r9, fp, ip, lr, pc}^
   150bc:	movwcc	r4, #5637	; 0x1605
   150c0:	mrcne	0, 3, sp, cr4, cr1, {0}
   150c4:	stfccd	f3, [r1], {46}	; 0x2e
   150c8:			; <UNDEFINED> instruction: 0xf7ff4628
   150cc:	stclne	14, cr15, [r3], #-588	; 0xfffffdb4
   150d0:			; <UNDEFINED> instruction: 0x4628d1f9
   150d4:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   150d8:	mrclt	7, 0, APSR_nzcv, cr2, cr12, {7}
   150dc:	pop	{r0, r4, r5, r6, r9, lr}
   150e0:			; <UNDEFINED> instruction: 0xf7ff4070
   150e4:			; <UNDEFINED> instruction: 0xf005bfc9
   150e8:	strdvs	pc, [r8, #-251]!	; 0xffffff05
   150ec:	svclt	0x0000e7e9
   150f0:	ldrblt	r6, [r0, #-2883]!	; 0xfffff4bd
   150f4:	ldmdavs	sp, {r2, r9, sl, lr}
   150f8:	pushlt	{r1, r2, r9, fp, sp, lr}
   150fc:			; <UNDEFINED> instruction: 0xf7ffe010
   15100:	blvs	1914ef4 <pclose@plt+0x19118e4>
   15104:	cmplt	sp, sp, lsl r8
   15108:	vmulne.f16	s13, s19, s1	; <UNPREDICTABLE>
   1510c:			; <UNDEFINED> instruction: 0xf924f7fd
   15110:	strtmi	r4, [r0], -r3, lsl #12
   15114:	rscsle	r2, r2, r0, lsl #22
   15118:	smlatble	r4, lr, r2, r4
   1511c:	lfmlt	f6, 2, [r0, #-152]!	; 0xffffff68
   15120:	adcmi	r2, lr, #0, 10
   15124:			; <UNDEFINED> instruction: 0x4620d0fa
   15128:	pop	{r0, r2, r5, r9, sp, lr}
   1512c:			; <UNDEFINED> instruction: 0xf7fc4070
   15130:	svclt	0x0000bdb1
   15134:	andcs	fp, r0, #112, 10	; 0x1c000000
   15138:	strmi	r6, [r6], -r5, lsl #20
   1513c:			; <UNDEFINED> instruction: 0xf0054629
   15140:	cdpne	15, 4, cr15, cr3, cr9, {5}
   15144:	blvs	1d4a180 <pclose@plt+0x1d46b70>
   15148:	addeq	lr, r0, #4, 22	; 0x1000
   1514c:	mrrcne	0, 0, lr, r9, cr1
   15150:			; <UNDEFINED> instruction: 0xf852d007
   15154:	blcc	6856c <pclose@plt+0x64f5c>
   15158:	rscsle	r4, r8, ip, lsr #5
   1515c:	eorsvs	r2, r4, #1
   15160:			; <UNDEFINED> instruction: 0x4630bd70
   15164:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   15168:	svclt	0x0000e746
   1516c:	blle	3df574 <pclose@plt+0x3dbf64>
   15170:			; <UNDEFINED> instruction: 0xf101b538
   15174:			; <UNDEFINED> instruction: 0x460534ff
   15178:	stccc	0, cr13, [r1], {5}
   1517c:			; <UNDEFINED> instruction: 0xf7ff4628
   15180:	stclne	15, cr15, [r3], #-868	; 0xfffffc9c
   15184:			; <UNDEFINED> instruction: 0x4628d1f9
   15188:	ldrhtmi	lr, [r8], -sp
   1518c:	stclt	7, cr15, [r2, #1008]	; 0x3f0
   15190:			; <UNDEFINED> instruction: 0xf0004249
   15194:	svclt	0x0000b801
   15198:	blle	3df5a0 <pclose@plt+0x3dbf90>
   1519c:			; <UNDEFINED> instruction: 0xf101b538
   151a0:			; <UNDEFINED> instruction: 0x460534ff
   151a4:	stccc	0, cr13, [r1], {5}
   151a8:			; <UNDEFINED> instruction: 0xf7ff4628
   151ac:	stclne	14, cr15, [r3], #-468	; 0xfffffe2c
   151b0:			; <UNDEFINED> instruction: 0x4628d1f9
   151b4:	ldrhtmi	lr, [r8], -sp
   151b8:	stcllt	7, cr15, [ip, #-1008]!	; 0xfffffc10
   151bc:			; <UNDEFINED> instruction: 0xf7ff4249
   151c0:	svclt	0x0000bfd5
   151c4:	blle	a9f5cc <pclose@plt+0xa9bfbc>
   151c8:			; <UNDEFINED> instruction: 0xf101b538
   151cc:			; <UNDEFINED> instruction: 0x460435ff
   151d0:	ands	sp, r9, r5, lsl #2
   151d4:	stmibvs	r0!, {r0, r5, r9, fp, sp, lr}
   151d8:			; <UNDEFINED> instruction: 0xff8cf7fc
   151dc:	strtmi	fp, [r0], -r8, ror #18
   151e0:			; <UNDEFINED> instruction: 0xffa8f7ff
   151e4:	mvnsle	r2, r0, lsl #16
   151e8:			; <UNDEFINED> instruction: 0xf7ff4620
   151ec:	smlaltblt	pc, r8, r3, pc	; <UNPREDICTABLE>
   151f0:	stmibvs	r0!, {r0, r5, r9, fp, sp, lr}
   151f4:			; <UNDEFINED> instruction: 0xff7ef7fc
   151f8:			; <UNDEFINED> instruction: 0x4620b158
   151fc:			; <UNDEFINED> instruction: 0xff9af7ff
   15200:	mvnsle	r2, r0, lsl #16
   15204:	rscle	r3, sl, #1, 26	; 0x40
   15208:	pop	{r5, r9, sl, lr}
   1520c:			; <UNDEFINED> instruction: 0xf7fc4038
   15210:	strtmi	fp, [r0], -r1, asr #26
   15214:	mcr2	7, 2, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
   15218:	rscle	r3, r0, #1, 26	; 0x40
   1521c:	submi	lr, r9, #244, 14	; 0x3d00000
   15220:	stmdalt	r0, {ip, sp, lr, pc}
   15224:	blle	fdf62c <pclose@plt+0xfdc01c>
   15228:			; <UNDEFINED> instruction: 0xf101b5f8
   1522c:	svclt	0x001836ff
   15230:	streq	pc, [r0, -r0, lsl #2]!
   15234:	andsle	r4, r0, r5, lsl #12
   15238:	ldrtmi	r6, [sl], -r9, lsr #20
   1523c:			; <UNDEFINED> instruction: 0xf0054628
   15240:	strmi	pc, [r4], -r9, lsr #30
   15244:	strtmi	r6, [r8], -fp, lsr #22
   15248:	movwle	r4, #45724	; 0xb29c
   1524c:	ldc2l	7, cr15, [r2, #1020]	; 0x3fc
   15250:	stmdacs	r0, {sl, sp}
   15254:	mcrcc	1, 0, sp, cr1, cr6, {7}
   15258:	strtmi	sp, [r8], -lr, ror #5
   1525c:	ldrhtmi	lr, [r8], #141	; 0x8d
   15260:	ldclt	7, cr15, [r8, #-1008]	; 0xfffffc10
   15264:	stmibvs	r8!, {r0, r1, r3, r5, r6, r8, r9, fp, sp, lr}
   15268:	eorne	pc, r4, r3, asr r8	; <UNPREDICTABLE>
   1526c:			; <UNDEFINED> instruction: 0xf7fc6229
   15270:	ldmdblt	r8, {r0, r6, r8, r9, sl, fp, ip, sp, lr, pc}^
   15274:	strb	r3, [r5, r1, lsl #8]!
   15278:	stmibvs	r8!, {r0, r1, r3, r5, r6, r8, r9, fp, sp, lr}
   1527c:	eorne	pc, r4, r3, asr r8	; <UNPREDICTABLE>
   15280:	eorvs	r3, r9, #16777216	; 0x1000000
   15284:			; <UNDEFINED> instruction: 0xff36f7fc
   15288:	rscle	r2, r4, r0, lsl #16
   1528c:	strtmi	r6, [r8], -fp, lsr #22
   15290:	mvnsle	r4, #156, 4	; 0xc0000009
   15294:	stc2	7, cr15, [lr, #1020]!	; 0x3fc
   15298:	sbcsle	r2, ip, r0, lsl #16
   1529c:	strcs	r6, [r0], #-2859	; 0xfffff4d5
   152a0:	addsmi	r4, ip, #40, 12	; 0x2800000
   152a4:	ldrb	sp, [r5, r8, ror #7]!
   152a8:			; <UNDEFINED> instruction: 0xf7ff4249
   152ac:	svclt	0x0000bf8b
   152b0:	stmibvs	r3, {r3, r4, r5, r8, sl, ip, sp, pc}^
   152b4:	vstrle	d2, [r9, #-0]
   152b8:	svclt	0x00b82900
   152bc:	bne	1665be8 <pclose@plt+0x16625d8>
   152c0:	ldrhtmi	lr, [r8], -sp
   152c4:	mvnvc	lr, r1, lsr #20
   152c8:	blt	19512e4 <pclose@plt+0x194dcd4>
   152cc:	tstlt	r2, r5, lsl r6
   152d0:	blmi	3047b8 <pclose@plt+0x3011a8>
   152d4:	ldrbtmi	r4, [fp], #-1540	; 0xfffff9fc
   152d8:	rsbne	pc, r0, #13828096	; 0xd30000
   152dc:	ldc2l	7, cr15, [r8, #1020]!	; 0x3fc
   152e0:	eorvs	fp, r5, #8, 2
   152e4:	stmibvs	r3!, {r3, r4, r5, r8, sl, fp, ip, sp, pc}
   152e8:	ldmdbvs	fp, {r5, r9, sl, lr}
   152ec:	eorvs	r3, r3, #1024	; 0x400
   152f0:	ldc2l	7, cr15, [r0], {252}	; 0xfc
   152f4:	blvs	ff8efa84 <pclose@plt+0xff8ec474>
   152f8:	eorcc	pc, r2, r3, asr r8	; <UNPREDICTABLE>
   152fc:	lfmlt	f6, 4, [r8, #-140]!	; 0xffffff74
   15300:	andeq	r9, r2, lr, asr #32
   15304:	blle	3df70c <pclose@plt+0x3dc0fc>
   15308:			; <UNDEFINED> instruction: 0x4613b570
   1530c:	strmi	r6, [r4], -r6, asr #17
   15310:	stmibvs	r5, {r1, r6, sl, fp, sp, lr}^
   15314:	addsmi	r1, r5, #149504	; 0x24800
   15318:	teqlt	fp, r1, lsl #22
   1531c:	strtmi	fp, [r9], #-3440	; 0xfffff290
   15320:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   15324:	blt	dd1340 <pclose@plt+0xdcdd30>
   15328:	strb	r4, [r1, r9, asr #4]
   1532c:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
   15330:	rsbne	pc, r0, #13828096	; 0xd30000
   15334:	ldc2	7, cr15, [r0], #1020	; 0x3fc
   15338:	eorvs	fp, r0, #8, 18	; 0x20000
   1533c:	stmibvs	r3!, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
   15340:	ldmdbvs	fp, {r5, r9, sl, lr}
   15344:	eorvs	r3, r3, #1024	; 0x400
   15348:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   1534c:	stclt	7, cr15, [r2], #1008	; 0x3f0
   15350:	strdeq	r8, [r2], -r6
   15354:	ldrbtmi	r4, [fp], #-2823	; 0xfffff4f9
   15358:	eorcc	pc, r8, #13828096	; 0xd30000
   1535c:	blmi	1c3870 <pclose@plt+0x1c0260>
   15360:	ldmibvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   15364:	svclt	0x00dc2b00
   15368:	blcc	af67c <pclose@plt+0xac06c>
   1536c:			; <UNDEFINED> instruction: 0xf101fb03
   15370:	strb	r2, [r7, r0, lsl #4]
   15374:	andeq	r8, r2, lr, asr #31
   15378:	andeq	r8, r2, r8, asr #3
   1537c:			; <UNDEFINED> instruction: 0xf7ff4249
   15380:	svclt	0x0000bfe9
   15384:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
   15388:	eorcc	pc, r8, #13828096	; 0xd30000
   1538c:	stmdbcs	r0, {r0, r1, r5, r8, ip, sp, pc}
   15390:	blmi	1cbfa8 <pclose@plt+0x1c8998>
   15394:	orrsvs	r4, r9, fp, ror r4
   15398:	svclt	0x00dcf7ff
   1539c:	submi	r4, sl, #4, 22	; 0x1000
   153a0:	orrsvs	r4, sl, fp, ror r4
   153a4:	svclt	0x00d6f7ff
   153a8:	muleq	r2, lr, pc	; <UNPREDICTABLE>
   153ac:	muleq	r2, r4, r1
   153b0:	andeq	r8, r2, r8, lsl #3
   153b4:			; <UNDEFINED> instruction: 0xf7ff4249
   153b8:	svclt	0x0000bfe5
   153bc:	blmi	327bf0 <pclose@plt+0x3245e0>
   153c0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   153c4:	ldmdavs	fp, {r0, r1, r3, r4, fp, sp, lr}
   153c8:	stmdavs	r3, {r0, r1, r6, r8, ip, sp, pc}
   153cc:			; <UNDEFINED> instruction: 0x4618b113
   153d0:	svclt	0x00c0f7ff
   153d4:	ldrmi	r6, [r8], -r3, asr #16
   153d8:	svclt	0x00bcf7ff
   153dc:	stmdami	r6, {r0, r2, r8, r9, fp, lr}
   153e0:	ldrbtmi	r5, [r8], #-2259	; 0xfffff72d
   153e4:			; <UNDEFINED> instruction: 0xf7fd6819
   153e8:	svclt	0x0000bb93
   153ec:	andeq	r6, r2, r8, lsr #17
   153f0:	ldrdeq	r0, [r0], -ip
   153f4:	andeq	r0, r0, ip, asr r2
   153f8:	andeq	r0, r1, sl, asr r6
   153fc:			; <UNDEFINED> instruction: 0xf7ff4249
   15400:	svclt	0x0000bfdd
   15404:	ldrbtmi	r4, [fp], #-2823	; 0xfffff4f9
   15408:	eorcc	pc, r8, #13828096	; 0xd30000
   1540c:	blmi	1c3920 <pclose@plt+0x1c0310>
   15410:	ldmibvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   15414:	svclt	0x00dc2b00
   15418:	blcc	af72c <pclose@plt+0xac11c>
   1541c:			; <UNDEFINED> instruction: 0xf101fb03
   15420:	strb	r2, [pc, -r1, lsl #4]!
   15424:	andeq	r8, r2, lr, lsl pc
   15428:	andeq	r8, r2, r8, lsl r1
   1542c:			; <UNDEFINED> instruction: 0xf7ff4249
   15430:	svclt	0x0000bfe9
   15434:	ldrbtmi	r4, [fp], #-2833	; 0xfffff4ef
   15438:	eorcc	pc, r8, #13828096	; 0xd30000
   1543c:	stmdbcs	r0, {r0, r1, r3, r4, r5, r8, ip, sp, pc}
   15440:	bmi	40c08c <pclose@plt+0x408a7c>
   15444:	ldrbtmi	r4, [sl], #-1547	; 0xfffff9f5
   15448:			; <UNDEFINED> instruction: 0x21016191
   1544c:	blmi	38d45c <pclose@plt+0x389e4c>
   15450:	ldmibvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   15454:			; <UNDEFINED> instruction: 0xf04f2b00
   15458:	svclt	0x00dc0201
   1545c:	blcc	af770 <pclose@plt+0xac160>
   15460:			; <UNDEFINED> instruction: 0xf103fb01
   15464:	bmi	24f1a4 <pclose@plt+0x24bb94>
   15468:			; <UNDEFINED> instruction: 0xf04f424b
   1546c:	ldrbtmi	r3, [sl], #-511	; 0xfffffe01
   15470:			; <UNDEFINED> instruction: 0xf103fb01
   15474:	andcs	r6, r1, #-1073741788	; 0xc0000024
   15478:	svclt	0x0000e744
   1547c:	andeq	r8, r2, lr, ror #29
   15480:	andeq	r8, r2, r2, ror #1
   15484:	ldrdeq	r8, [r2], -r8	; <UNPREDICTABLE>
   15488:	strheq	r8, [r2], -sl
   1548c:			; <UNDEFINED> instruction: 0xf7ff4249
   15490:	svclt	0x0000bfd1
   15494:	ldr	r2, [r5, -r0, lsl #4]!
   15498:	ldrbtmi	r4, [fp], #-2833	; 0xfffff4ef
   1549c:	eorcs	pc, r8, #13828096	; 0xd30000
   154a0:	stmdbcs	r0, {r1, r3, r4, r5, r6, r8, ip, sp, pc}
   154a4:			; <UNDEFINED> instruction: 0x460adb12
   154a8:	rsbne	pc, r4, #12779520	; 0xc30000
   154ac:	ldmiblt	r2, {r0, r8, sp}
   154b0:	andcs	r6, r1, #12779520	; 0xc30000
   154b4:	bl	e20c0 <pclose@plt+0xdeab0>
   154b8:	ldrsbne	r7, [fp], #-51	; 0xffffffcd
   154bc:			; <UNDEFINED> instruction: 0xf103fb01
   154c0:			; <UNDEFINED> instruction: 0xf8d3e720
   154c4:	bcs	1de5c <pclose@plt+0x1a84c>
   154c8:	strd	sp, [r4], -r2
   154cc:			; <UNDEFINED> instruction: 0xf04f424a
   154d0:			; <UNDEFINED> instruction: 0xf8c331ff
   154d4:	blx	5de6e <pclose@plt+0x5a85e>
   154d8:	andcs	pc, r1, #-2147483648	; 0x80000000
   154dc:	svclt	0x0000e712
   154e0:	andeq	r8, r2, sl, lsl #29
   154e4:			; <UNDEFINED> instruction: 0xf7ff4249
   154e8:	svclt	0x0000bfd7
   154ec:	ldrb	r2, [pc], r0, lsl #4
   154f0:	svcmi	0x00f0e92d
   154f4:	stmibvs	r0, {r7, r9, sl, lr}
   154f8:			; <UNDEFINED> instruction: 0xf8dfb087
   154fc:			; <UNDEFINED> instruction: 0xf8d0b268
   15500:	ldrbtmi	r9, [fp], #32
   15504:	svceq	0x0000f1b9
   15508:			; <UNDEFINED> instruction: 0x469ad078
   1550c:	movweq	pc, #4226	; 0x1082	; <UNPREDICTABLE>
   15510:	strmi	r4, [pc], -fp
   15514:	cmnle	sl, r4, lsl #6
   15518:	movweq	pc, #4225	; 0x1081	; <UNPREDICTABLE>
   1551c:	rsbsle	r4, r0, r3, lsl r2
   15520:	ldrbtmi	r4, [fp], #-2961	; 0xfffff46f
   15524:	strbmi	r9, [r0], -r5, lsl #6
   15528:			; <UNDEFINED> instruction: 0xf0059203
   1552c:			; <UNDEFINED> instruction: 0xf8d8f907
   15530:	bls	e1628 <pclose@plt+0xde018>
   15534:	orreq	lr, r0, r3, lsl #22
   15538:	eoreq	pc, r0, r3, asr r8	; <UNPREDICTABLE>
   1553c:	ldmdblt	r3, {r0, r1, r3, r6, fp, sp, lr}
   15540:			; <UNDEFINED> instruction: 0x3018f8d8
   15544:			; <UNDEFINED> instruction: 0xf8d9691b
   15548:	stccs	0, cr4, [r0], {-0}
   1554c:	strbmi	sp, [lr], -r3, rrx
   15550:	ldclcc	0, cr15, [pc], #316	; 15694 <pclose@plt+0x12084>
   15554:	strmi	r2, [r6], r0, lsl #10
   15558:	addsmi	r6, r9, #14745600	; 0xe10000
   1555c:	tstlt	r7, r5, lsl sl
   15560:	stmdacs	r1, {r5, r7, r8, fp, sp, lr}
   15564:	cmplt	sl, r2
   15568:	stmdblt	r8, {r5, r7, r8, fp, sp, lr}^
   1556c:	stmdbvs	r4!, {r0, r4, r5, r6, r8, sl, lr}
   15570:	strmi	sp, [r6, #2561]!	; 0xa01
   15574:			; <UNDEFINED> instruction: 0xf8d8da04
   15578:	strtmi	r1, [ip], r0, lsr #32
   1557c:	blle	1e6008 <pclose@plt+0x1e29f8>
   15580:	svcmi	0x0004f856
   15584:	cfstr32cs	mvfx3, [r0], {1}
   15588:			; <UNDEFINED> instruction: 0xf1bcd1e6
   1558c:	strdle	r3, [r2], #-255	; 0xffffff01
   15590:	eorpl	pc, ip, r9, asr r8	; <UNPREDICTABLE>
   15594:	svceq	0x0000f1ba
   15598:	blls	149644 <pclose@plt+0x146034>
   1559c:			; <UNDEFINED> instruction: 0xf0402b00
   155a0:	stccs	0, cr8, [r0, #-728]	; 0xfffffd28
   155a4:	sbcshi	pc, r3, r0
   155a8:			; <UNDEFINED> instruction: 0xf7ed6828
   155ac:	stclmi	15, cr14, [pc], #-48	; 15584 <pclose@plt+0x11f74>
   155b0:	andcs	r9, r5, #4, 30
   155b4:	strls	r4, [r3], #-1148	; 0xfffffb84
   155b8:	strmi	r4, [r3], -r1, lsr #12
   155bc:			; <UNDEFINED> instruction: 0x461c4638
   155c0:	ldcl	7, cr15, [sl, #948]!	; 0x3b4
   155c4:	cdp	7, 15, cr15, cr14, cr13, {7}
   155c8:			; <UNDEFINED> instruction: 0xf0064420
   155cc:	stmdbls	r3, {r0, r1, r3, r4, sl, fp, ip, sp, lr, pc}
   155d0:	strmi	r2, [r6], -r5, lsl #4
   155d4:			; <UNDEFINED> instruction: 0xf7ed4638
   155d8:	stmdavs	ip!, {r4, r5, r6, r7, r8, sl, fp, sp, lr, pc}
   155dc:	rscscc	pc, pc, #79	; 0x4f
   155e0:	strls	r2, [r0], #-257	; 0xfffffeff
   155e4:	ldrtmi	r4, [r0], -r3, lsl #12
   155e8:	svc	0x0028f7ed
   155ec:			; <UNDEFINED> instruction: 0xb12de024
   155f0:			; <UNDEFINED> instruction: 0xf0066828
   155f4:			; <UNDEFINED> instruction: 0x4604fcd3
   155f8:	teqle	fp, r0, lsl #16
   155fc:	pop	{r0, r1, r2, ip, sp, pc}
   15600:	andsmi	r8, r1, #240, 30	; 0x3c0
   15604:	blmi	16c99f4 <pclose@plt+0x16c63e4>
   15608:	movwls	r4, #21627	; 0x547b
   1560c:	blmi	168f440 <pclose@plt+0x168be30>
   15610:	movwls	r4, #21627	; 0x547b
   15614:			; <UNDEFINED> instruction: 0xf1bae787
   15618:	rscle	r0, pc, r0, lsl #30
   1561c:	blcs	3c234 <pclose@plt+0x38c24>
   15620:	addshi	pc, r5, r0
   15624:	andcs	r4, r5, #84, 18	; 0x150000
   15628:	andcs	r4, r0, r9, ror r4
   1562c:			; <UNDEFINED> instruction: 0xf7ed4605
   15630:			; <UNDEFINED> instruction: 0xf006edc4
   15634:			; <UNDEFINED> instruction: 0x4606fcb3
   15638:	strbmi	r9, [r9], -r5, lsl #20
   1563c:			; <UNDEFINED> instruction: 0xf7f24630
   15640:			; <UNDEFINED> instruction: 0x4604fed9
   15644:			; <UNDEFINED> instruction: 0xf7ed4630
   15648:	blmi	1350c10 <pclose@plt+0x134d600>
   1564c:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   15650:	ldrdhi	pc, [r0], -r3
   15654:	rsbsle	r2, lr, r0, lsl #24
   15658:	blcs	336ec <pclose@plt+0x300dc>
   1565c:	stmdblt	sp, {r4, r5, r6, ip, lr, pc}^
   15660:			; <UNDEFINED> instruction: 0x3018f8d8
   15664:	ldrdpl	pc, [r0], -r9
   15668:	vstrcs.16	s12, [r0, #-60]	; 0xffffffc4	; <UNPREDICTABLE>
   1566c:	movwcs	sp, #69	; 0x45
   15670:	and	r9, sp, r3, lsl #6
   15674:	strtmi	r6, [r0], -r9, lsr #16
   15678:	stc	7, cr15, [r4, #-948]	; 0xfffffc4c
   1567c:	eorsle	r2, ip, r0, lsl #16
   15680:			; <UNDEFINED> instruction: 0x3018f8d8
   15684:	ldrdpl	pc, [r0], -r9
   15688:	teqlt	sp, #491520	; 0x78000
   1568c:	movwls	r2, #13057	; 0x3301
   15690:			; <UNDEFINED> instruction: 0xf04f46ca
   15694:			; <UNDEFINED> instruction: 0xf04f37ff
   15698:	stmdavs	r9!, {r8, r9, fp}
   1569c:			; <UNDEFINED> instruction: 0xf0054620
   156a0:	ldmdblt	r0, {r0, r2, r5, r9, sl, fp, ip, sp, lr, pc}^
   156a4:			; <UNDEFINED> instruction: 0xf8d8692a
   156a8:	bne	fe6e1730 <pclose@plt+0xfe6de120>
   156ac:	svclt	0x00b82b00
   156b0:	adcsmi	r4, r3, #-1342177275	; 0xb0000005
   156b4:			; <UNDEFINED> instruction: 0x461ebfbc
   156b8:			; <UNDEFINED> instruction: 0xf85a465f
   156bc:			; <UNDEFINED> instruction: 0xf10b5f04
   156c0:	vstrcs	d0, [r0, #-4]
   156c4:	ldfnep	f5, [fp], #-932	; 0xfffffc5c
   156c8:	blls	1096e8 <pclose@plt+0x1060d8>
   156cc:	eorpl	pc, r7, r9, asr r8	; <UNPREDICTABLE>
   156d0:	svclt	0x00182d00
   156d4:	movwls	r2, #13056	; 0x3300
   156d8:	cmnlt	r3, r3, lsl #22
   156dc:	andcs	r4, r5, #40, 18	; 0xa0000
   156e0:	ldrbtmi	r2, [r9], #-0
   156e4:	stcl	7, cr15, [r8, #-948]!	; 0xfffffc4c
   156e8:			; <UNDEFINED> instruction: 0xf7fd4621
   156ec:			; <UNDEFINED> instruction: 0x4620fa11
   156f0:	pop	{r0, r1, r2, ip, sp, pc}
   156f4:			; <UNDEFINED> instruction: 0xf7ed4ff0
   156f8:			; <UNDEFINED> instruction: 0x4629bd15
   156fc:			; <UNDEFINED> instruction: 0xf7ff4640
   15700:	strtmi	pc, [r0], -pc, asr #17
   15704:	pop	{r0, r1, r2, ip, sp, pc}
   15708:			; <UNDEFINED> instruction: 0xf7ed4ff0
   1570c:	stccs	13, cr11, [r0, #-44]	; 0xffffffd4
   15710:	stmdavs	r8!, {r3, r7, ip, lr, pc}
   15714:	cdp	7, 5, cr15, cr6, cr13, {7}
   15718:	andcs	r4, r5, #6656	; 0x1a00
   1571c:	strls	r4, [r3], #-1148	; 0xfffffb84
   15720:	strmi	r4, [r3], -r1, lsr #12
   15724:	ldrmi	r2, [ip], -r0
   15728:	stcl	7, cr15, [r6, #-948]	; 0xfffffc4c
   1572c:	cdp	7, 4, cr15, cr10, cr13, {7}
   15730:			; <UNDEFINED> instruction: 0xf0064420
   15734:	stmdbls	r3, {r0, r1, r2, r5, r6, r8, r9, fp, ip, sp, lr, pc}
   15738:	strmi	r2, [r6], -r5, lsl #4
   1573c:	strb	r2, [sl, -r0]
   15740:			; <UNDEFINED> instruction: 0xf7ed4620
   15744:	stccs	12, cr14, [r0, #-968]	; 0xfffffc38
   15748:	svcge	0x0052f47f
   1574c:	stmdbmi	lr, {r1, r2, r4, r6, r8, r9, sl, sp, lr, pc}
   15750:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   15754:	strtmi	lr, [r1], -r9, ror #14
   15758:	andlt	r4, r7, r0, asr #12
   1575c:	svcmi	0x00f0e8bd
   15760:	blt	ff8d375c <pclose@plt+0xff8d014c>
   15764:	andeq	r6, r2, r6, ror #14
   15768:			; <UNDEFINED> instruction: 0xffffc5bb
   1576c:	ldrdeq	r2, [r1], -r0
   15770:			; <UNDEFINED> instruction: 0xffffc4e5
   15774:			; <UNDEFINED> instruction: 0xffffc4c1
   15778:	andeq	r2, r1, r0, asr fp
   1577c:	andeq	r0, r0, r4, ror #5
   15780:	andeq	r2, r1, r6, asr #21
   15784:	andeq	r2, r1, r8, asr #20
   15788:	andeq	r2, r1, r6, asr #20
   1578c:			; <UNDEFINED> instruction: 0x4605b5f0
   15790:	addlt	r6, r3, r0, lsl #19
   15794:	bvs	129404 <pclose@plt+0x125df4>
   15798:			; <UNDEFINED> instruction: 0xb1a4447f
   1579c:	strmi	r6, [lr], -r2, lsr #16
   157a0:	ands	fp, r0, sl, lsl r9
   157a4:	svccs	0x0004f854
   157a8:	ldmibvs	r2, {r1, r3, r5, r6, r8, ip, sp, pc}
   157ac:	mvnsle	r2, r1, lsl #20
   157b0:			; <UNDEFINED> instruction: 0xf7fcb2f1
   157b4:	strmi	pc, [r1], -r3, ror #24
   157b8:			; <UNDEFINED> instruction: 0x4628b178
   157bc:	pop	{r0, r1, ip, sp, pc}
   157c0:			; <UNDEFINED> instruction: 0xf7ff40f0
   157c4:	blmi	403980 <pclose@plt+0x400370>
   157c8:	ldmpl	fp!, {r0, r1, r2, r3, fp, lr}^
   157cc:	ldmdavs	r9, {r3, r4, r5, r6, sl, lr}
   157d0:	pop	{r0, r1, ip, sp, pc}
   157d4:			; <UNDEFINED> instruction: 0xf7fd40f0
   157d8:			; <UNDEFINED> instruction: 0x2e30b99b
   157dc:	mrccc	0, 1, sp, cr0, cr3, {7}
   157e0:	bmi	29dbfc <pclose@plt+0x29a5ec>
   157e4:	ldrtmi	r9, [r3], -r0, lsl #2
   157e8:	ldrbtmi	r4, [sl], #-2313	; 0xfffff6f7
   157ec:			; <UNDEFINED> instruction: 0xf7ed4479
   157f0:			; <UNDEFINED> instruction: 0x4631eef8
   157f4:	pop	{r0, r1, ip, sp, pc}
   157f8:			; <UNDEFINED> instruction: 0xf7fd40f0
   157fc:	svclt	0x0000b989
   15800:	ldrdeq	r6, [r2], -r0
   15804:	andeq	r0, r0, r4, ror r3
   15808:	andeq	r0, r1, r0, ror r2
   1580c:	ldrdeq	r2, [r1], -lr
   15810:	andeq	r2, r1, r0, lsl #20
   15814:			; <UNDEFINED> instruction: 0xf7ff2130
   15818:	svclt	0x0000bfb9
   1581c:	stmdbmi	fp, {r0, r1, r7, r8, fp, sp, lr}
   15820:	ldrbtmi	r6, [r9], #-2586	; 0xfffff5e6
   15824:	ldmdavs	r3, {r1, r3, r4, r6, r8, ip, sp, pc}
   15828:	and	fp, r8, fp, lsl r9
   1582c:	svccc	0x0004f852
   15830:	ldmibvs	fp, {r0, r1, r3, r5, r8, ip, sp, pc}
   15834:	mvnsle	r2, r1, lsl #22
   15838:	andcs	r4, r0, #26214400	; 0x1900000
   1583c:	blmi	14f1a4 <pclose@plt+0x14bb94>
   15840:	stmiapl	fp, {r2, fp, lr}^
   15844:	ldmdavs	r9, {r3, r4, r5, r6, sl, lr}
   15848:	stmdblt	r2!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1584c:	andeq	r6, r2, r6, asr #8
   15850:	andeq	r0, r0, r4, ror r3
   15854:	strdeq	r0, [r1], -r8
   15858:	ldrlt	r6, [r0], #-2435	; 0xfffff67d
   1585c:			; <UNDEFINED> instruction: 0x4c0d6a1a
   15860:	smclt	42060	; 0xa44c
   15864:	ldmdblt	fp, {r0, r1, r4, fp, sp, lr}
   15868:			; <UNDEFINED> instruction: 0xf852e00a
   1586c:	teqlt	fp, r4, lsl #30
   15870:	stmdbcs	r0, {r0, r3, r4, r7, r8, fp, sp, lr}
   15874:	movwcs	sp, #4601	; 0x11f9
   15878:	blmi	1539f4 <pclose@plt+0x1503e4>
   1587c:			; <UNDEFINED> instruction: 0xe637461a
   15880:	stmdami	r6, {r0, r2, r8, r9, fp, lr}
   15884:	ldrbtmi	r5, [r8], #-2275	; 0xfffff71d
   15888:	blmi	153a04 <pclose@plt+0x1503f4>
   1588c:			; <UNDEFINED> instruction: 0xf7fd6819
   15890:	svclt	0x0000b93f
   15894:	andeq	r6, r2, r8, lsl #8
   15898:	andeq	r0, r0, r4, ror r2
   1589c:			; <UNDEFINED> instruction: 0x000101b6
   158a0:			; <UNDEFINED> instruction: 0x4604b570
   158a4:	addlt	r4, r6, fp, lsl sp
   158a8:	stmdbge	r1, {r0, r1, r7, r8, fp, sp, lr}
   158ac:	ldrbtmi	r4, [sp], #-2074	; 0xfffff7e6
   158b0:	strcs	r4, [r3], -sl, ror #12
   158b4:	strcs	r5, [r0, #-2088]	; 0xfffff7d8
   158b8:	andls	r6, r5, r0, lsl #16
   158bc:	andeq	pc, r0, pc, asr #32
   158c0:	ldmdami	r6, {r1, r8, sl, ip, pc}
   158c4:	movwpl	lr, #14803	; 0x39d3
   158c8:			; <UNDEFINED> instruction: 0x96044478
   158cc:	strls	r9, [r1, #-771]	; 0xfffffcfd
   158d0:	ldc2	7, cr15, [r0, #1004]	; 0x3ec
   158d4:	ldrbtmi	r4, [fp], #-2834	; 0xfffff4ee
   158d8:	blls	43f20 <pclose@plt+0x40910>
   158dc:	eorvs	r4, r3, #32, 12	; 0x2000000
   158e0:			; <UNDEFINED> instruction: 0xffc6f004
   158e4:			; <UNDEFINED> instruction: 0xf0436ce3
   158e8:	strbtvs	r0, [r3], #769	; 0x301
   158ec:	blmi	2a8128 <pclose@plt+0x2a4b18>
   158f0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   158f4:	blls	16f964 <pclose@plt+0x16c354>
   158f8:	qaddle	r4, sl, r9
   158fc:	ldcllt	0, cr11, [r0, #-24]!	; 0xffffffe8
   15900:	stmdami	sl, {r0, r3, r9, fp, lr}
   15904:	ldrbtmi	r5, [r8], #-2203	; 0xfffff765
   15908:			; <UNDEFINED> instruction: 0xf7fd6819
   1590c:	strb	pc, [sp, r1, lsl #18]!	; <UNPREDICTABLE>
   15910:	mrrc	7, 14, pc, r8, cr13	; <UNPREDICTABLE>
   15914:			; <UNDEFINED> instruction: 0x000263ba
   15918:	andeq	r0, r0, r0, ror #4
   1591c:			; <UNDEFINED> instruction: 0x0000ffb4
   15920:	muleq	r2, r2, r3
   15924:	andeq	r6, r2, r8, ror r3
   15928:	andeq	r0, r0, r4, ror r3
   1592c:	andeq	r0, r1, r6, lsr r1
   15930:	push	{r0, r1, r7, r8, fp, sp, lr}
   15934:	strdlt	r4, [r3], r0
   15938:			; <UNDEFINED> instruction: 0xf8df6a1e
   1593c:	andls	r9, r1, ip, rrx
   15940:	cmnlt	r6, #-117440512	; 0xf9000000
   15944:			; <UNDEFINED> instruction: 0x46806834
   15948:	ands	fp, sl, ip, lsl r9
   1594c:	svcmi	0x0004f856
   15950:	stmibvs	r5!, {r2, r3, r4, r5, r7, r8, ip, sp, pc}
   15954:	mvnsle	r2, r1, lsl #26
   15958:	blx	fea51970 <pclose@plt+0xfea4e360>
   1595c:			; <UNDEFINED> instruction: 0x1018f8d8
   15960:			; <UNDEFINED> instruction: 0xf7fd4607
   15964:	strtmi	pc, [r8], -r3, asr #24
   15968:			; <UNDEFINED> instruction: 0xff86f004
   1596c:	strtmi	r4, [r1], -pc, lsl #22
   15970:	cmplt	pc, r8, lsr r6	; <UNPREDICTABLE>
   15974:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   15978:			; <UNDEFINED> instruction: 0xf7fe601f
   1597c:	stmdacs	r0, {r0, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   15980:	andlt	sp, r3, r4, ror #3
   15984:	mvnshi	lr, #12386304	; 0xbd0000
   15988:	blmi	2a79b4 <pclose@plt+0x2a43a4>
   1598c:			; <UNDEFINED> instruction: 0xf8594478
   15990:	ldmdavs	r9, {r0, r1, ip, sp}
   15994:	pop	{r0, r1, ip, sp, pc}
   15998:			; <UNDEFINED> instruction: 0xf7fd43f0
   1599c:	stmdami	r6, {r0, r3, r4, r5, r7, fp, ip, sp, pc}
   159a0:	ldrbtmi	r4, [r8], #-2822	; 0xfffff4fa
   159a4:	svclt	0x0000e7f3
   159a8:	andeq	r6, r2, r8, lsr #6
   159ac:	andeq	r0, r0, r4, ror #5
   159b0:	strheq	r0, [r1], -r0	; <UNPREDICTABLE>
   159b4:	andeq	r0, r0, ip, lsl r2
   159b8:	muleq	r1, sl, r0
   159bc:	andeq	r0, r0, r4, ror r3
   159c0:	svcmi	0x00f0e92d
   159c4:	cdpmi	14, 4, cr1, cr6, cr15, {0}
   159c8:	ldrbtmi	fp, [lr], #-133	; 0xffffff7b
   159cc:	stmibvs	r3, {r0, r1, r2, r4, r5, r6, r8, r9, fp, ip, lr, pc}
   159d0:			; <UNDEFINED> instruction: 0xf8d04604
   159d4:			; <UNDEFINED> instruction: 0xf8d38094
   159d8:			; <UNDEFINED> instruction: 0xf1089008
   159dc:	andls	r3, r2, #-268435441	; 0xf000000f
   159e0:			; <UNDEFINED> instruction: 0xf8dfd04f
   159e4:	ldrmi	sl, [r5], -r0, lsl #2
   159e8:	ldrsbtlt	pc, [ip], #143	; 0x8f	; <UNPREDICTABLE>
   159ec:	ldrbtmi	r4, [sl], #2623	; 0xa3f
   159f0:			; <UNDEFINED> instruction: 0xf8cd44fb
   159f4:	ldrtmi	r8, [r0], ip
   159f8:			; <UNDEFINED> instruction: 0x461f463e
   159fc:	andls	r4, r1, #2046820352	; 0x7a000000
   15a00:	bicslt	r6, fp, fp, lsr sl
   15a04:	stmdacs	r0, {r3, r4, fp, sp, lr}
   15a08:	bvs	a09b38 <pclose@plt+0xa06528>
   15a0c:	and	r4, r3, r1, lsl #12
   15a10:	svcne	0x0004f853
   15a14:	eorsle	r2, r7, r0, lsl #18
   15a18:	adcsmi	r6, r9, #13172736	; 0xc90000
   15a1c:	mcrrne	13, 15, sp, fp, cr8
   15a20:			; <UNDEFINED> instruction: 0x4620d032
   15a24:			; <UNDEFINED> instruction: 0xf0046221
   15a28:			; <UNDEFINED> instruction: 0xf8d4ff23
   15a2c:	mcrcc	0, 0, r5, cr1, cr4, {4}
   15a30:			; <UNDEFINED> instruction: 0xb1ae3d01
   15a34:	bvs	ef00d8 <pclose@plt+0xeecac8>
   15a38:	mvnle	r2, r0, lsl #22
   15a3c:			; <UNDEFINED> instruction: 0x3014f8da
   15a40:	eorsle	r2, r1, r0, lsl #22
   15a44:	strtmi	r9, [r0], -r1, lsl #22
   15a48:	rsbne	pc, r0, #13828096	; 0xd30000
   15a4c:			; <UNDEFINED> instruction: 0xf924f7ff
   15a50:	stmibvs	r7!, {r4, r5, r8, fp, ip, sp, pc}
   15a54:	ldmvs	r8!, {r0, r3, r6, r9, sl, lr}
   15a58:	bl	553a14 <pclose@plt+0x550404>
   15a5c:	bicle	r2, pc, r0, lsl #16
   15a60:			; <UNDEFINED> instruction: 0x3094f8d4
   15a64:			; <UNDEFINED> instruction: 0xf8dd1c6e
   15a68:	addsmi	r8, lr, #12
   15a6c:	strtmi	sp, [r0], -r6, lsl #4
   15a70:	blx	fff53a6c <pclose@plt+0xfff5045c>
   15a74:			; <UNDEFINED> instruction: 0x3094f8d4
   15a78:	ldmle	r8!, {r0, r1, r4, r5, r7, r9, lr}^
   15a7c:	adcmi	r9, fp, #2048	; 0x800
   15a80:	andlt	sp, r5, r3, lsr #2
   15a84:	svchi	0x00f0e8bd
   15a88:	ldrbtmi	r4, [fp], #-2841	; 0xfffff4e7
   15a8c:	blcs	30000 <pclose@plt+0x2c9f0>
   15a90:	stmiavs	r3, {r3, r4, r6, r7, r8, ip, lr, pc}^
   15a94:	cfmadd32cc	mvax1, mvfx4, mvfx1, mvfx0
   15a98:			; <UNDEFINED> instruction: 0xf0046223
   15a9c:	strb	pc, [r8, r9, ror #29]	; <UNPREDICTABLE>
   15aa0:			; <UNDEFINED> instruction: 0x3014f8db
   15aa4:	bicle	r2, sp, r0, lsl #22
   15aa8:	ldmdami	r3, {r1, r4, r8, r9, fp, lr}
   15aac:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   15ab0:	ldmdavs	r9, {r3, r4, r5, r6, sl, lr}
   15ab4:	pop	{r0, r2, ip, sp, pc}
   15ab8:			; <UNDEFINED> instruction: 0xf7fd4ff0
   15abc:	rsbsmi	fp, r9, #2686976	; 0x290000
   15ac0:	pop	{r0, r2, ip, sp, pc}
   15ac4:			; <UNDEFINED> instruction: 0xf0004ff0
   15ac8:			; <UNDEFINED> instruction: 0xf104b819
   15acc:	cps	#20
   15ad0:			; <UNDEFINED> instruction: 0x462b0090
   15ad4:	andlt	r4, r5, r2, asr #12
   15ad8:	svcmi	0x00f0e8bd
   15adc:	stmiblt	lr!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   15ae0:	muleq	r2, lr, r2
   15ae4:	andeq	r7, r2, sl, lsr fp
   15ae8:	andeq	r7, r2, r8, lsr fp
   15aec:	andeq	r8, r2, r8, lsr #18
   15af0:	muleq	r2, lr, sl
   15af4:	andeq	r0, r0, r4, ror r2
   15af8:	andeq	pc, r0, ip, lsl #31
   15afc:	svcmi	0x00f0e92d
   15b00:	blmi	155d33c <pclose@plt+0x1559d2c>
   15b04:	ldrbtmi	fp, [fp], #-133	; 0xffffff7b
   15b08:	vsubw.s8	<illegal reg q12.5>, q0, d1
   15b0c:			; <UNDEFINED> instruction: 0xf8d08093
   15b10:			; <UNDEFINED> instruction: 0xf8d03094
   15b14:	movwls	fp, #12312	; 0x3018
   15b18:	mvnscc	pc, #-1073741824	; 0xc0000000
   15b1c:	ldrdhi	pc, [r8], -fp
   15b20:	rsbsle	r9, r5, r2, lsl #6
   15b24:	teqls	r4, pc	; <illegal shifter operand>	; <UNPREDICTABLE>
   15b28:	svcmi	0x004d465c
   15b2c:			; <UNDEFINED> instruction: 0xf8df461e
   15b30:	ldrbtmi	sl, [r9], #308	; 0x134
   15b34:	sxtab16mi	r4, r3, pc, ror #8	; <UNPREDICTABLE>
   15b38:	bvs	826f28 <pclose@plt+0x823918>
   15b3c:	stmdavs	r4, {r3, r4, r8, r9, ip, sp, pc}
   15b40:	rsble	r2, r8, r0, lsl #24
   15b44:	ldrd	pc, [r0], -fp	; <UNPREDICTABLE>
   15b48:	strtmi	r4, [r2], -r1, lsl #12
   15b4c:	mvnscc	pc, #79	; 0x4f
   15b50:			; <UNDEFINED> instruction: 0xf851e002
   15b54:	cmnlt	sl, #4, 30
   15b58:	ldmvs	r3, {r2, r3, r4, r7, r9, sl, lr}^
   15b5c:	blle	ffe27130 <pclose@plt+0xffe23b20>
   15b60:	svccc	0x00fff1bc
   15b64:	ldrbmi	sp, [r8], -ip, lsr #32
   15b68:	eorgt	pc, r0, fp, asr #17
   15b6c:	cdp2	0, 8, cr15, cr0, cr4, {0}
   15b70:			; <UNDEFINED> instruction: 0xf8db3d01
   15b74:	mcrcc	0, 0, r6, cr1, cr4, {4}
   15b78:	eorsle	r2, r9, r0, lsl #26
   15b7c:			; <UNDEFINED> instruction: 0x4018f8db
   15b80:	stmdacs	r0, {r5, r9, fp, sp, lr}
   15b84:			; <UNDEFINED> instruction: 0xf8d9d1db
   15b88:	blcs	21be0 <pclose@plt+0x1e5d0>
   15b8c:			; <UNDEFINED> instruction: 0xf8d7d047
   15b90:	ldrbmi	r1, [r8], -r0, ror #4
   15b94:	svclt	0x00183900
   15b98:			; <UNDEFINED> instruction: 0xf7ff2101
   15b9c:	bllt	e54208 <pclose@plt+0xe50bf8>
   15ba0:			; <UNDEFINED> instruction: 0x4018f8db
   15ba4:	stmiavs	r0!, {r0, r6, r9, sl, lr}
   15ba8:	b	1b53b64 <pclose@plt+0x1b50554>
   15bac:	stmdbvs	r3!, {r8, r9, ip, sp, pc}
   15bb0:			; <UNDEFINED> instruction: 0xf8cb3b01
   15bb4:	strb	r3, [r0, r0, lsr #32]
   15bb8:			; <UNDEFINED> instruction: 0xf1bc469c
   15bbc:	ldrshle	r3, [r2, #255]	; 0xff
   15bc0:	ldrbtmi	r4, [fp], #-2857	; 0xfffff4d7
   15bc4:	blcs	30138 <pclose@plt+0x2cb28>
   15bc8:	stmdavs	r2, {r0, r5, r6, r7, r8, ip, lr, pc}^
   15bcc:	stfned	f3, [r2, #-232]	; 0xffffff18
   15bd0:	svcne	0x0004f852
   15bd4:	stmdbcs	r0, {r0, r8, r9, ip, sp}
   15bd8:			; <UNDEFINED> instruction: 0xf850d1fa
   15bdc:	stmiavs	r3!, {r0, r1, r5, lr}^
   15be0:	ldrbmi	r3, [r8], -r1, lsl #26
   15be4:	eorcc	pc, r0, fp, asr #17
   15be8:	cdp2	0, 4, cr15, cr2, cr4, {0}
   15bec:	bicle	r2, r5, r0, lsl #26
   15bf0:			; <UNDEFINED> instruction: 0x3094f8db
   15bf4:			; <UNDEFINED> instruction: 0x465c1c75
   15bf8:	andle	r4, r6, #-805306359	; 0xd0000009
   15bfc:			; <UNDEFINED> instruction: 0xf7fd4620
   15c00:			; <UNDEFINED> instruction: 0xf8d4fa35
   15c04:	addsmi	r3, sp, #148	; 0x94
   15c08:	blls	cabf0 <pclose@plt+0xc75e0>
   15c0c:			; <UNDEFINED> instruction: 0xd11742b3
   15c10:	pop	{r0, r2, ip, sp, pc}
   15c14:			; <UNDEFINED> instruction: 0xf8da8ff0
   15c18:	blcs	21c70 <pclose@plt+0x1e660>
   15c1c:	bls	8a300 <pclose@plt+0x86cf0>
   15c20:	ldmdami	r3, {r1, r4, r8, r9, fp, lr}
   15c24:	ldrbtmi	r5, [r8], #-2259	; 0xfffff72d
   15c28:	andlt	r6, r5, r9, lsl r8
   15c2c:	svcmi	0x00f0e8bd
   15c30:	svclt	0x006ef7fc
   15c34:	andlt	r4, r5, r9, ror #4
   15c38:	svcmi	0x00f0e8bd
   15c3c:	mcrlt	7, 6, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
   15c40:			; <UNDEFINED> instruction: 0xf1049a03
   15c44:	cps	#20
   15c48:			; <UNDEFINED> instruction: 0x46330090
   15c4c:	pop	{r0, r2, ip, sp, pc}
   15c50:			; <UNDEFINED> instruction: 0xf7fd4ff0
   15c54:	svclt	0x0000b8f3
   15c58:	andeq	r6, r2, r2, ror #2
   15c5c:	strdeq	r7, [r2], -r6
   15c60:	strdeq	r8, [r2], -r0
   15c64:	strdeq	r7, [r2], -r0
   15c68:	andeq	r7, r2, r6, ror #18
   15c6c:	andeq	r0, r0, r4, ror r2
   15c70:	andeq	pc, r0, r6, lsl lr	; <UNPREDICTABLE>
   15c74:	bvs	6f0288 <pclose@plt+0x6ecc78>
   15c78:	ldmdavs	fp, {r0, r1, r3, r5, r8, ip, sp, pc}
   15c7c:	andcs	fp, r1, #-1073741818	; 0xc0000006
   15c80:	ldrmi	r2, [r1], -r0, lsl #6
   15c84:			; <UNDEFINED> instruction: 0x4770e434
   15c88:	svcmi	0x00f0e92d
   15c8c:	stc	6, cr4, [sp, #-20]!	; 0xffffffec
   15c90:	stmdavs	lr, {r1, r8, r9, fp, pc}
   15c94:	andls	fp, r2, #133	; 0x85
   15c98:	ldrbtmi	r4, [sl], #-2663	; 0xfffff599
   15c9c:	subsle	r2, r7, r0, lsl #28
   15ca0:	blmi	19a770c <pclose@plt+0x19a40fc>
   15ca4:	stmdbmi	r6!, {r3, r7, r9, sl, lr}^
   15ca8:			; <UNDEFINED> instruction: 0xa198f8df
   15cac:	ldrbtmi	r5, [r9], #-2263	; 0xfffff729
   15cb0:	ldrbtmi	r4, [sl], #2917	; 0xb65
   15cb4:	bne	4514dc <pclose@plt+0x44decc>
   15cb8:	mcr	4, 0, r4, cr8, cr11, {3}
   15cbc:	mla	r0, r0, sl, r3
   15cc0:	cmplt	r4, #44, 20	; 0x2c000
   15cc4:			; <UNDEFINED> instruction: 0xf289fab9
   15cc8:			; <UNDEFINED> instruction: 0x46284631
   15ccc:			; <UNDEFINED> instruction: 0xf7f40952
   15cd0:	strmi	pc, [r4], -r1, lsr #24
   15cd4:	rsbsle	r2, r7, r0, lsl #16
   15cd8:	ldmib	r0, {r0, r1, r3, r4, r5, fp, sp, lr}^
   15cdc:	blcs	960e8 <pclose@plt+0x92ad8>
   15ce0:			; <UNDEFINED> instruction: 0x462ad83c
   15ce4:			; <UNDEFINED> instruction: 0xf8b8f7fb
   15ce8:	stmdacs	r0, {r0, r1, r7, r9, sl, lr}
   15cec:	ldmdavs	sl!, {r2, r6, ip, lr, pc}
   15cf0:	stmdale	r1!, {r1, r9, fp, sp}^
   15cf4:	ldrbmi	r4, [sp], -r8, lsr #12
   15cf8:			; <UNDEFINED> instruction: 0xf87ef7fd
   15cfc:	svcvs	0x0004f858
   15d00:	ldmdavs	fp!, {r1, r2, r4, r5, r8, r9, ip, sp, pc}
   15d04:	ldmible	fp, {r1, r8, r9, fp, sp}^
   15d08:	ldrtmi	r6, [r1], -fp, lsr #17
   15d0c:	ldrbmi	r6, [r0], -sl, lsr #16
   15d10:	mrc2	7, 5, pc, cr8, cr12, {7}
   15d14:			; <UNDEFINED> instruction: 0x2c006a2c
   15d18:	mcrls	1, 0, sp, cr2, cr4, {6}
   15d1c:	ldmdavs	r0!, {r1, r2, r4, r7, r8, ip, sp, pc}
   15d20:	b	d3cdc <pclose@plt+0xd06cc>
   15d24:	andcs	r4, r5, #1196032	; 0x124000
   15d28:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   15d2c:	b	1153ce8 <pclose@plt+0x11506d8>
   15d30:	strtmi	r9, [r8], -r2
   15d34:			; <UNDEFINED> instruction: 0xff3ef7f4
   15d38:	tstcs	r1, r2, lsl #20
   15d3c:	ldrtmi	r4, [r0], -r3, lsl #12
   15d40:	b	ff3d3cfc <pclose@plt+0xff3d06ec>
   15d44:	blcs	afe38 <pclose@plt+0xac828>
   15d48:			; <UNDEFINED> instruction: 0xf1b9d868
   15d4c:	cmple	fp, r0, lsl #30
   15d50:	andlt	r4, r5, r8, lsr #12
   15d54:	blhi	d1050 <pclose@plt+0xcda40>
   15d58:	svchi	0x00f0e8bd
   15d5c:	strmi	r4, [r1], -sl, lsl #12
   15d60:	beq	4515c8 <pclose@plt+0x44dfb8>
   15d64:	mcr2	7, 4, pc, cr14, cr12, {7}	; <UNPREDICTABLE>
   15d68:	ldrdeq	lr, [r1, -r4]
   15d6c:			; <UNDEFINED> instruction: 0xf7fb462a
   15d70:	sxtab16mi	pc, r3, r3, ror #16	; <UNPREDICTABLE>
   15d74:			; <UNDEFINED> instruction: 0xd1ba2800
   15d78:	blcs	afe6c <pclose@plt+0xac85c>
   15d7c:	mcrls	8, 0, sp, cr2, cr6, {2}
   15d80:	rscle	r2, r2, r0, lsl #28
   15d84:			; <UNDEFINED> instruction: 0xf7ed6830
   15d88:	ldmdbmi	r1!, {r4, r6, r7, r8, fp, sp, lr, pc}
   15d8c:	andcs	r2, r0, r5, lsl #4
   15d90:			; <UNDEFINED> instruction: 0xf7ed4479
   15d94:	stmdavs	r3!, {r1, r4, r9, fp, sp, lr, pc}
   15d98:	andls	r9, r2, r3, lsl #6
   15d9c:			; <UNDEFINED> instruction: 0xf7f44628
   15da0:	ldmib	sp, {r0, r3, r8, r9, sl, fp, ip, sp, lr, pc}^
   15da4:	tstcs	r1, r2, lsl #6
   15da8:	ldrtmi	r9, [r0], -r0
   15dac:	b	fe653d68 <pclose@plt+0xfe650758>
   15db0:	svceq	0x0000f1b9
   15db4:	eor	sp, r7, ip, asr #1
   15db8:			; <UNDEFINED> instruction: 0xf8db6882
   15dbc:	cdp	0, 1, cr1, cr8, cr0, {0}
   15dc0:			; <UNDEFINED> instruction: 0xf7fc0a90
   15dc4:			; <UNDEFINED> instruction: 0xe795fe5f
   15dc8:	orrslt	r9, fp, r2, lsl #22
   15dcc:			; <UNDEFINED> instruction: 0xf7ed6818
   15dd0:	stmdbmi	r0!, {r2, r3, r5, r7, r8, fp, sp, lr, pc}
   15dd4:	strtmi	r2, [r0], -r5, lsl #4
   15dd8:			; <UNDEFINED> instruction: 0xf7ed4479
   15ddc:	andls	lr, r3, lr, ror #19
   15de0:			; <UNDEFINED> instruction: 0xf7f44628
   15de4:	bls	115988 <pclose@plt+0x112378>
   15de8:	tstcs	r1, r3, lsr r6
   15dec:	stmdals	r2, {ip, pc}
   15df0:	b	1dd3dac <pclose@plt+0x1dd079c>
   15df4:	blcs	afee8 <pclose@plt+0xac8d8>
   15df8:	ldmdami	r7, {r0, r1, r2, r5, r7, r8, fp, ip, lr, pc}
   15dfc:			; <UNDEFINED> instruction: 0xf7fc4478
   15e00:			; <UNDEFINED> instruction: 0xf1b9fe41
   15e04:	adcle	r0, r3, r0, lsl #30
   15e08:	strcs	r4, [r0, #-1576]	; 0xfffff9d8
   15e0c:			; <UNDEFINED> instruction: 0xfff4f7fc
   15e10:	andlt	r4, r5, r8, lsr #12
   15e14:	blhi	d1110 <pclose@plt+0xcdb00>
   15e18:	svchi	0x00f0e8bd
   15e1c:	ldrbtmi	r4, [r8], #-2063	; 0xfffff7f1
   15e20:	mrc2	7, 1, pc, cr0, cr12, {7}
   15e24:	svceq	0x0000f1b9
   15e28:			; <UNDEFINED> instruction: 0xe7edd092
   15e2c:	ldrbtmi	r4, [r8], #-2060	; 0xfffff7f4
   15e30:	mcr2	7, 1, pc, cr8, cr12, {7}	; <UNPREDICTABLE>
   15e34:	svclt	0x0000e7a3
   15e38:	andeq	r5, r2, lr, asr #31
   15e3c:	andeq	r0, r0, r8, asr r2
   15e40:			; <UNDEFINED> instruction: 0x000125b2
   15e44:	andeq	r2, r1, lr, asr r5
   15e48:	andeq	r2, r1, r0, lsl #12
   15e4c:	strdeq	r2, [r1], -lr
   15e50:	strdeq	r2, [r1], -r8
   15e54:	muleq	r1, r0, lr
   15e58:	andeq	r2, r1, r4, asr r4
   15e5c:	andeq	r2, r1, r2, lsr #8
   15e60:	andeq	r2, r1, r2, asr #8
   15e64:	svcmi	0x00f0e92d
   15e68:	sfmmi	f2, 2, [r1], {5}
   15e6c:	blmi	1082088 <pclose@plt+0x107ea78>
   15e70:	ldrbtmi	r4, [ip], #-1541	; 0xfffff9fb
   15e74:	andcs	r4, r0, r0, asr #18
   15e78:	ldrdhi	pc, [r0, -pc]
   15e7c:	ldrbtmi	r5, [r9], #-2275	; 0xfffff71d
   15e80:	ldmdavs	fp, {r3, r4, r5, r6, r7, sl, lr}
   15e84:			; <UNDEFINED> instruction: 0xf04f9303
   15e88:			; <UNDEFINED> instruction: 0xf7ed0300
   15e8c:			; <UNDEFINED> instruction: 0xf7f1e996
   15e90:	strmi	pc, [r4], -sp, ror #26
   15e94:	subsle	r2, r2, r0, lsl #16
   15e98:	ldc2l	7, cr15, [r0], #-976	; 0xfffffc30
   15e9c:	stmdblt	fp!, {r0, r1, r5, fp, ip, sp, lr}^
   15ea0:			; <UNDEFINED> instruction: 0xf7ed4620
   15ea4:	bmi	dd03b4 <pclose@plt+0xdccda4>
   15ea8:	ldrbtmi	r4, [sl], #-2866	; 0xfffff4ce
   15eac:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   15eb0:	subsmi	r9, sl, r3, lsl #22
   15eb4:	andlt	sp, r5, r9, asr r1
   15eb8:	svchi	0x00f0e8bd
   15ebc:	strls	r2, [r2, -r0, lsl #14]
   15ec0:			; <UNDEFINED> instruction: 0xf9bcf7ef
   15ec4:			; <UNDEFINED> instruction: 0x270246bb
   15ec8:	andcs	r4, r8, r2, lsl #13
   15ecc:			; <UNDEFINED> instruction: 0xff9af005
   15ed0:	strmi	r4, [r6], -r3, lsr #12
   15ed4:	ldmdavc	sl, {r2, sp, lr}
   15ed8:	ldmdavc	sl, {r1, sp, lr, pc}
   15edc:	andsle	r2, sp, ip, lsr #20
   15ee0:	movwcc	r4, #5785	; 0x1699
   15ee4:	mvnsle	r2, r0, lsl #20
   15ee8:	strmi	pc, [r0, r7, lsl #2]
   15eec:			; <UNDEFINED> instruction: 0xf8463f01
   15ef0:			; <UNDEFINED> instruction: 0xf1ba2027
   15ef4:	eorle	r0, r7, r0, lsl #30
   15ef8:	movwcs	sl, #2562	; 0xa02
   15efc:			; <UNDEFINED> instruction: 0x46504631
   15f00:	mcr2	7, 6, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
   15f04:	strtmi	r4, [r8], -r1, lsl #12
   15f08:			; <UNDEFINED> instruction: 0xf970f7fd
   15f0c:	tstlt	r8, r2, lsl #16
   15f10:			; <UNDEFINED> instruction: 0xff3cf7fc
   15f14:			; <UNDEFINED> instruction: 0xf7ed4630
   15f18:	strb	lr, [r1, r8, lsl #18]
   15f1c:	ldrtmi	r3, [r0], -r1, lsl #14
   15f20:	andlt	pc, r0, r3, lsl #17
   15f24:	stmdbeq	r2, {r0, r3, r8, ip, sp, lr, pc}
   15f28:	strhls	r0, [r1, -r9]
   15f2c:			; <UNDEFINED> instruction: 0xff8ef005
   15f30:	strbmi	r9, [fp], -r1, lsl #18
   15f34:	strmi	r4, [r6], -r1, lsl #8
   15f38:	stcls	8, cr15, [r8], {65}	; 0x41
   15f3c:	strmi	lr, [r1], -fp, asr #15
   15f40:			; <UNDEFINED> instruction: 0xf7fc4628
   15f44:			; <UNDEFINED> instruction: 0xe7aefef1
   15f48:	ldrbmi	r6, [r1], -fp, lsr #19
   15f4c:			; <UNDEFINED> instruction: 0xf7fb6818
   15f50:	pkhtbmi	pc, r2, r3, asr #16	; <UNPREDICTABLE>
   15f54:	bicle	r2, pc, r0, lsl #16
   15f58:	stmdbmi	fp, {r1, r3, r8, r9, fp, lr}
   15f5c:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   15f60:	ldmdavs	r8, {r0, r3, r4, r5, r6, sl, lr}
   15f64:	ldc2l	7, cr15, [r4, #1008]	; 0x3f0
   15f68:			; <UNDEFINED> instruction: 0xf7ede7d4
   15f6c:	svclt	0x0000e92c
   15f70:	strdeq	r5, [r2], -r6
   15f74:	andeq	r0, r0, r0, ror #4
   15f78:	andeq	r2, r1, sl, asr #8
   15f7c:	andeq	r5, r2, r8, ror #27
   15f80:			; <UNDEFINED> instruction: 0x00025dbe
   15f84:	andeq	r0, r0, r8, lsr #4
   15f88:	andeq	pc, r0, ip, lsl #16
   15f8c:	stmdami	r2, {r0, r9, sl, lr}
   15f90:			; <UNDEFINED> instruction: 0xf7fd4478
   15f94:	svclt	0x0000b9b9
   15f98:	strdeq	r1, [r1], -ip
   15f9c:	stmdami	r2, {r0, r9, sl, lr}
   15fa0:			; <UNDEFINED> instruction: 0xf7fd4478
   15fa4:	svclt	0x0000b9b1
   15fa8:	strdeq	r1, [r1], -r4
   15fac:	stmdami	r2, {r0, r9, sl, lr}
   15fb0:			; <UNDEFINED> instruction: 0xf7fd4478
   15fb4:	svclt	0x0000b9a9
   15fb8:	andeq	r0, r1, r0, lsl pc
   15fbc:			; <UNDEFINED> instruction: 0x460cb5f8
   15fc0:			; <UNDEFINED> instruction: 0xf7f44605
   15fc4:			; <UNDEFINED> instruction: 0xb1b8fdef
   15fc8:			; <UNDEFINED> instruction: 0xb1af6ec7
   15fcc:			; <UNDEFINED> instruction: 0xf04fbb0c
   15fd0:	svcne	0x003934ff
   15fd4:	ldrbtcc	pc, [pc], pc, asr #32	; <UNPREDICTABLE>
   15fd8:	and	r2, r5, r0, lsl #4
   15fdc:	tstlt	fp, fp, asr sl
   15fe0:	ldrmi	r3, [r6], -r1, lsl #24
   15fe4:	mvnslt	r3, r1, lsl #4
   15fe8:	svccc	0x0004f851
   15fec:	mvnsle	r2, r0, lsl #22
   15ff0:	svclt	0x00c82c00
   15ff4:	ldmiblt	sl!, {r1, r4, r5, r6, sl, fp, ip}
   15ff8:	andcs	r4, r5, #20, 18	; 0x50000
   15ffc:	ldrbtmi	r2, [r9], #-0
   16000:	ldm	sl, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   16004:	ldrhtmi	lr, [r8], #141	; 0x8d
   16008:	ldmdami	r1, {r0, r9, sl, lr}
   1600c:			; <UNDEFINED> instruction: 0xf7fc4478
   16010:	stccs	13, cr11, [r1], {127}	; 0x7f
   16014:	blmi	40a790 <pclose@plt+0x407180>
   16018:			; <UNDEFINED> instruction: 0xf8d3447b
   1601c:	blcs	228c4 <pclose@plt+0x1f2b4>
   16020:			; <UNDEFINED> instruction: 0xf04fbf08
   16024:			; <UNDEFINED> instruction: 0xe7d434ff
   16028:	addmi	pc, r0, #-2147483648	; 0x80000000
   1602c:	bcc	70034 <pclose@plt+0x6ca24>
   16030:	eorcc	pc, r2, r7, asr r8	; <UNPREDICTABLE>
   16034:			; <UNDEFINED> instruction: 0xf7fa6859
   16038:			; <UNDEFINED> instruction: 0x4601ffdf
   1603c:	sbcsle	r2, fp, r0, lsl #16
   16040:	pop	{r3, r5, r9, sl, lr}
   16044:			; <UNDEFINED> instruction: 0xf7fd40f8
   16048:	svclt	0x0000b8d1
   1604c:	ldrdeq	r2, [r1], -sl
   16050:	andeq	pc, r0, r0, lsr sl	; <UNPREDICTABLE>
   16054:	andeq	r8, r2, ip, lsl #6
   16058:			; <UNDEFINED> instruction: 0x460cb5f8
   1605c:			; <UNDEFINED> instruction: 0xf7f44606
   16060:	stccs	13, cr15, [r0], {161}	; 0xa1
   16064:	strcs	fp, [r1], #-3848	; 0xfffff0f8
   16068:			; <UNDEFINED> instruction: 0xf8d0b368
   1606c:			; <UNDEFINED> instruction: 0xf04fc06c
   16070:	movwcs	r3, #2047	; 0x7ff
   16074:	smlatbeq	r4, ip, r1, pc	; <UNPREDICTABLE>
   16078:	svceq	0x0000f1bc
   1607c:			; <UNDEFINED> instruction: 0xf851d023
   16080:	mrrcne	15, 0, r2, sp, cr4
   16084:	bvs	14c27f4 <pclose@plt+0x14bf1e4>
   16088:	stfccd	f3, [r1], {154}	; 0x9a
   1608c:			; <UNDEFINED> instruction: 0x462b461f
   16090:			; <UNDEFINED> instruction: 0xf105d1f5
   16094:	stmdavs	r0, {r7, r8, sl, lr}
   16098:			; <UNDEFINED> instruction: 0xf85c3d01
   1609c:	ldmdavs	r9, {r0, r2, r5, ip, sp}^
   160a0:			; <UNDEFINED> instruction: 0xffaaf7fa
   160a4:	cmnlt	r0, r1, lsl #12
   160a8:	pop	{r4, r5, r9, sl, lr}
   160ac:			; <UNDEFINED> instruction: 0xf7fd40f8
   160b0:			; <UNDEFINED> instruction: 0xf851b89d
   160b4:	movwcc	r2, #7940	; 0x1f04
   160b8:	bcs	1d234 <pclose@plt+0x19c24>
   160bc:	stfcsd	f5, [r0], {227}	; 0xe3
   160c0:	ldclne	15, cr11, [fp], #-800	; 0xfffffce0
   160c4:	stmdbmi	r7, {r0, r1, r5, r6, r8, fp, ip, sp, pc}
   160c8:	andcs	r2, r0, r5, lsl #4
   160cc:			; <UNDEFINED> instruction: 0xf7ed4479
   160d0:	pop	{r2, r4, r5, r6, fp, sp, lr, pc}
   160d4:			; <UNDEFINED> instruction: 0x460140f8
   160d8:	ldrbtmi	r4, [r8], #-2051	; 0xfffff7fd
   160dc:	ldclt	7, cr15, [r8, #-1008]	; 0xfffffc10
   160e0:	bfi	r4, sp, #12, #11
   160e4:	andeq	r2, r1, ip, lsl #4
   160e8:	andeq	pc, r0, r2, ror #18
   160ec:	mcrne	5, 0, fp, cr12, cr8, {1}
   160f0:	strmi	sp, [r5], -fp, lsl #22
   160f4:	and	sp, r7, r2, lsl #2
   160f8:	andle	r3, r5, r1, lsl #24
   160fc:	strtmi	r2, [r8], -r0, lsl #2
   16100:	mcr2	7, 7, pc, cr6, cr14, {7}	; <UNPREDICTABLE>
   16104:	rscsle	r2, r7, r0, lsl #16
   16108:	rsbmi	fp, r1, #56, 26	; 0xe00
   1610c:	ldrhtmi	lr, [r8], -sp
   16110:	stmdalt	r0, {ip, sp, lr, pc}
   16114:	mcrne	5, 0, fp, cr12, cr8, {1}
   16118:	strmi	sp, [r5], -fp, lsl #22
   1611c:	and	sp, r7, r2, lsl #2
   16120:	andle	r3, r5, r1, lsl #24
   16124:	strtmi	r2, [r8], -r0, lsl #2
   16128:	ldc2	7, cr15, [r6, #1016]!	; 0x3f8
   1612c:	rscsle	r2, r7, r0, lsl #16
   16130:	rsbmi	fp, r1, #56, 26	; 0xe00
   16134:	ldrhtmi	lr, [r8], -sp
   16138:	svclt	0x00d8f7ff
   1613c:	svcmi	0x00f0e92d
   16140:	blhi	d15fc <pclose@plt+0xcdfec>
   16144:	ldrbtmi	r4, [ip], #-3204	; 0xfffff37c
   16148:	andls	fp, r7, r9, lsl #1
   1614c:	stc2	7, cr15, [sl, #-976]!	; 0xfffffc30
   16150:	strtmi	r4, [r3], -r2, lsl #21
   16154:	stmiapl	r3!, {r0, r1, ip, pc}
   16158:	ldmdavs	fp, {r0, r2, r8, r9, ip, pc}
   1615c:	blcs	279e0 <pclose@plt+0x243d0>
   16160:	sbchi	pc, r5, r0
   16164:	vpmin.s8	q10, <illegal reg q2.5>, q15
   16168:			; <UNDEFINED> instruction: 0xf8df5154
   1616c:	vsra.s64	<illegal reg q13.5>, q12, #63
   16170:	ldrbtmi	r5, [sl], #-341	; 0xfffffeab
   16174:	ldrbtmi	r9, [fp], #262	; 0x106
   16178:	bcs	4519a0 <pclose@plt+0x44e390>
   1617c:	ldrmi	r2, [r7], -r0, lsl #4
   16180:			; <UNDEFINED> instruction: 0x46154691
   16184:	and	r9, r7, r4, lsl #4
   16188:	bls	13cda4 <pclose@plt+0x139794>
   1618c:	andcc	r6, r4, #1769472	; 0x1b0000
   16190:	blcs	3a9a8 <pclose@plt+0x37398>
   16194:	adchi	pc, fp, r0
   16198:	ldmpl	lr, {r2, r9, fp, ip, pc}
   1619c:			; <UNDEFINED> instruction: 0xf0002e00
   161a0:	andscs	r8, ip, r6, lsr #1
   161a4:	cdp2	0, 2, cr15, cr14, cr5, {0}
   161a8:	strmi	r2, [r4], -r0, lsl #6
   161ac:	stmib	r4, {r4, r5, fp, sp, lr}^
   161b0:			; <UNDEFINED> instruction: 0xf7ed3301
   161b4:	andcc	lr, r4, r8, lsl #18
   161b8:	cdp2	0, 2, cr15, cr4, cr5, {0}
   161bc:			; <UNDEFINED> instruction: 0xf04f6833
   161c0:	strdcs	r3, [r1, -pc]
   161c4:	cdp	3, 1, cr9, cr8, cr0, {0}
   161c8:	eorvs	r3, r0, r0, lsl sl
   161cc:	ldmdb	r6!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   161d0:	strbmi	r1, [fp, #-3243]	; 0xfffff355
   161d4:			; <UNDEFINED> instruction: 0xf1b9d30e
   161d8:	cmnle	sp, r0, lsl #30
   161dc:	svclt	0x000b2f00
   161e0:	cmpcs	r0, r8, lsr #2
   161e4:	stmdbeq	sl, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   161e8:	ldmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   161ec:			; <UNDEFINED> instruction: 0xf0054638
   161f0:	strmi	pc, [r7], -sp, lsr #28
   161f4:	bl	1f1dc8 <pclose@plt+0x1ee7b8>
   161f8:			; <UNDEFINED> instruction: 0xf8470185
   161fc:	andcs	r4, r0, #37	; 0x25
   16200:	subvs	r3, sl, r1, lsl #10
   16204:	adcsle	r2, pc, r0, lsl #22
   16208:	blcs	3027c <pclose@plt+0x2cc6c>
   1620c:			; <UNDEFINED> instruction: 0x4690d0bc
   16210:	eor	r9, pc, r2, lsl #14
   16214:			; <UNDEFINED> instruction: 0xf7ed6830
   16218:	mrcvs	8, 7, lr, cr2, cr6, {6}
   1621c:	andcs	pc, r8, r2, asr r8	; <UNPREDICTABLE>
   16220:	ldmdavs	r0, {r1, r7, r9, sl, lr}^
   16224:	stmia	lr, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   16228:	andcc	r4, r4, r0, asr r4
   1622c:	stc2l	0, cr15, [sl, #20]!
   16230:	ldrdgt	pc, [ip], #-134	; 0xffffff7a	; <UNPREDICTABLE>
   16234:			; <UNDEFINED> instruction: 0xf04f465b
   16238:	strdcs	r3, [r1, -pc]
   1623c:	andgt	pc, r8, ip, asr r8	; <UNPREDICTABLE>
   16240:	ldrdvc	pc, [r4], -ip
   16244:	strls	r6, [r1, -r0, lsr #32]
   16248:	smladxls	r0, r7, r8, r6
   1624c:	ldm	r6!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   16250:	ldrmi	r1, [r9, #3243]	; 0xcab
   16254:			; <UNDEFINED> instruction: 0x6ef3d922
   16258:	stmdaeq	r4, {r3, r8, ip, sp, lr, pc}
   1625c:	strcc	r9, [r1, #-2050]	; 0xfffff7fe
   16260:			; <UNDEFINED> instruction: 0xf8532200
   16264:	bl	2228c <pclose@plt+0x1ec7c>
   16268:			; <UNDEFINED> instruction: 0xf8410185
   1626c:			; <UNDEFINED> instruction: 0xf8404c04
   16270:	tstlt	fp, #37	; 0x25
   16274:			; <UNDEFINED> instruction: 0xf005201c
   16278:	movwcs	pc, #3525	; 0xdc5	; <UNPREDICTABLE>
   1627c:	movwcc	lr, #6592	; 0x19c0
   16280:	blls	e7a98 <pclose@plt+0xe4488>
   16284:			; <UNDEFINED> instruction: 0xd1c5429e
   16288:			; <UNDEFINED> instruction: 0xf8536ef3
   1628c:	ldmdavs	r8, {r3, ip, sp}^
   16290:	cdp2	0, 8, cr15, cr4, cr5, {0}
   16294:	ldrmi	r1, [r9, #3243]	; 0xcab
   16298:	ldmle	ip, {r5, sp, lr}^
   1629c:	cmnlt	fp, r2, lsl #22
   162a0:	ldrmi	r9, [r9, #2822]	; 0xb06
   162a4:			; <UNDEFINED> instruction: 0xf109d816
   162a8:	bl	d6eb4 <pclose@plt+0xd38a4>
   162ac:	b	13d8818 <pclose@plt+0x13d5208>
   162b0:	stmdals	r2, {r0, r3, r7, r8}
   162b4:	stc2l	0, cr15, [sl, #20]
   162b8:	strb	r9, [ip, r2]
   162bc:	strb	r4, [r3, -r7, lsl #12]!
   162c0:	orrsvc	lr, r9, #389120	; 0x5f000
   162c4:	movwcs	fp, #7956	; 0x1f14
   162c8:	b	17deed0 <pclose@plt+0x17db8c0>
   162cc:	strle	r0, [r1], #-393	; 0xfffffe77
   162d0:	rscle	r2, lr, r0, lsl #22
   162d4:	cdp2	0, 6, cr15, cr14, cr5, {0}
   162d8:	blls	1c2f7c <pclose@plt+0x1bf96c>
   162dc:	ldmle	r9!, {r0, r3, r4, r7, r8, sl, lr}^
   162e0:	movweq	pc, #4361	; 0x1109	; <UNPREDICTABLE>
   162e4:	ldmdbeq	r9, {r0, r1, r8, r9, fp, sp, lr, pc}^
   162e8:	orreq	lr, r9, pc, asr #20
   162ec:	ldmdbmi	lr, {r1, r2, r3, r4, r5, r6, r8, r9, sl, sp, lr, pc}
   162f0:	andcs	r2, r0, r5, lsl #4
   162f4:			; <UNDEFINED> instruction: 0xf7ec4479
   162f8:	ldrtmi	lr, [r9], -r0, ror #30
   162fc:			; <UNDEFINED> instruction: 0xf876f7f2
   16300:	ldrtmi	r4, [r8], -r4, lsl #12
   16304:	blx	3542dc <pclose@plt+0x350ccc>
   16308:	strtmi	fp, [r0], -ip, ror #3
   1630c:	blx	dd42e4 <pclose@plt+0xdd0cd4>
   16310:	ldmiblt	fp, {r0, r1, r5, fp, ip, sp, lr}
   16314:	andlt	r4, r9, r0, lsr #12
   16318:	blhi	d1614 <pclose@plt+0xce004>
   1631c:	svcmi	0x00f0e8bd
   16320:	svclt	0x0000f7ec
   16324:	orrsvc	lr, r9, #389120	; 0x5f000
   16328:	movwcs	fp, #7956	; 0x1f14
   1632c:	b	17def34 <pclose@plt+0x17db924>
   16330:	strble	r0, [pc], #393	; 16338 <pclose@plt+0x12d28>
   16334:			; <UNDEFINED> instruction: 0xf43f2b00
   16338:			; <UNDEFINED> instruction: 0xe7cbaf59
   1633c:	strtmi	r9, [r0], -r7, lsl #18
   16340:	blx	1bd4342 <pclose@plt+0x1bd0d32>
   16344:	stmdals	r7, {r1, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   16348:	andlt	r4, r9, r1, lsr #12
   1634c:	blhi	d1648 <pclose@plt+0xce038>
   16350:	svcmi	0x00f0e8bd
   16354:	stcllt	7, cr15, [r8], #1008	; 0x3f0
   16358:	andeq	r5, r2, r2, lsr #22
   1635c:	andeq	r0, r0, r8, lsr #5
   16360:	andeq	r2, r1, sl, lsl #3
   16364:	andeq	pc, r0, r2, lsl #25
   16368:	andeq	r2, r1, r0, lsl r0
   1636c:	blmi	18a8cf8 <pclose@plt+0x18a56e8>
   16370:	push	{r1, r3, r4, r5, r6, sl, lr}
   16374:			; <UNDEFINED> instruction: 0x46074ff0
   16378:	addlt	r4, r9, r0, ror #16
   1637c:			; <UNDEFINED> instruction: 0x460e58d3
   16380:	ldmvs	r9!, {r3, r4, r5, r6, sl, lr}
   16384:	movwls	r6, #30747	; 0x781b
   16388:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1638c:	cdp	7, 7, cr15, cr10, cr12, {7}
   16390:	ldrdls	pc, [r0], -r7
   16394:	rsble	r2, r4, r0, lsl #16
   16398:	blcs	30c8c <pclose@plt+0x2d67c>
   1639c:			; <UNDEFINED> instruction: 0xf8dfd043
   163a0:	ldrbtmi	r8, [r8], #352	; 0x160
   163a4:	ldrdge	pc, [r0], -r8
   163a8:	svceq	0x0000f1ba
   163ac:			; <UNDEFINED> instruction: 0x4645d03b
   163b0:			; <UNDEFINED> instruction: 0xf855e004
   163b4:			; <UNDEFINED> instruction: 0xf1baaf04
   163b8:	eorsle	r0, r4, r0, lsl #30
   163bc:			; <UNDEFINED> instruction: 0xf7ed4630
   163c0:	strmi	lr, [r4], -r2, lsl #16
   163c4:			; <UNDEFINED> instruction: 0xf7ec4650
   163c8:	strtmi	lr, [r0], #-4094	; 0xfffff002
   163cc:	ldc2	0, cr15, [sl, #-20]	; 0xffffffec
   163d0:			; <UNDEFINED> instruction: 0xf04f682b
   163d4:	strdcs	r3, [r1, -pc]
   163d8:	strmi	r9, [r4], -r0, lsl #12
   163dc:	stmda	lr!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   163e0:	ldmdavc	sl, {r0, r1, r3, r5, fp, sp, lr}
   163e4:	tstle	r3, r5, lsr #20
   163e8:	bcc	1cf4558 <pclose@plt+0x1cf0f48>
   163ec:	ldmvc	sl, {r3, r8, r9, sl, fp, ip, sp, pc}
   163f0:	ldrtmi	r4, [r8], -r1, lsr #12
   163f4:			; <UNDEFINED> instruction: 0xf88ef7f4
   163f8:	strtmi	r4, [r0], -r2, lsl #13
   163fc:	cdp	7, 9, cr15, cr4, cr12, {7}
   16400:	svceq	0x0000f1ba
   16404:			; <UNDEFINED> instruction: 0xf8dad0d5
   16408:			; <UNDEFINED> instruction: 0xb3200004
   1640c:	ldrdne	pc, [r8], -sl
   16410:	ldc2l	7, cr15, [r2, #1000]!	; 0x3e8
   16414:	teqlt	r0, r4, lsl #12
   16418:			; <UNDEFINED> instruction: 0x46274638
   1641c:	stc2l	7, cr15, [ip], #1008	; 0x3f0
   16420:	blcs	30cb4 <pclose@plt+0x2d6a4>
   16424:	ldmvs	r9!, {r1, r2, r3, r4, r5, r7, r8, ip, lr, pc}
   16428:	ldrtmi	r2, [r8], -r0, lsl #6
   1642c:	strhls	r6, [r3, -fp]
   16430:	stc2l	7, cr15, [r2], #1008	; 0x3f0
   16434:	strbmi	r9, [r8], -r3, lsl #18
   16438:			; <UNDEFINED> instruction: 0xf984f7f4
   1643c:	bmi	c67e44 <pclose@plt+0xc64834>
   16440:	ldrbtmi	r4, [sl], #-2861	; 0xfffff4d3
   16444:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   16448:	subsmi	r9, sl, r7, lsl #22
   1644c:			; <UNDEFINED> instruction: 0x4640d150
   16450:	pop	{r0, r3, ip, sp, pc}
   16454:			; <UNDEFINED> instruction: 0x46488ff0
   16458:	stc2	0, cr15, [r0, #20]!
   1645c:	andeq	pc, r4, sl, asr #17
   16460:			; <UNDEFINED> instruction: 0x4648e7d4
   16464:	blx	fe954454 <pclose@plt+0xfe950e44>
   16468:	stmdacs	r0, {r7, r9, sl, lr}
   1646c:	cdpvs	0, 12, cr13, cr5, cr7, {7}
   16470:	addsle	r2, r1, r0, lsl #26
   16474:	ldrtmi	r4, [r3], -r4, lsr #20
   16478:	stmdage	r5, {r0, r8, sp}
   1647c:			; <UNDEFINED> instruction: 0xf7ec447a
   16480:	bmi	8d2148 <pclose@plt+0x8ceb38>
   16484:	stmdage	r6, {r0, r1, r4, r5, r9, sl, lr}
   16488:	tstcs	r1, sl, ror r4
   1648c:	svc	0x0028f7ec
   16490:			; <UNDEFINED> instruction: 0xf8dd682b
   16494:	orrlt	sl, fp, r4, lsl r0
   16498:			; <UNDEFINED> instruction: 0xb018f8dd
   1649c:	cmplt	ip, ip, asr r8
   164a0:			; <UNDEFINED> instruction: 0x46204651
   164a4:	cdp	7, 11, cr15, cr8, cr12, {7}
   164a8:			; <UNDEFINED> instruction: 0x4659b178
   164ac:			; <UNDEFINED> instruction: 0xf7ec4620
   164b0:	ldrhlt	lr, [r0, #-228]	; 0xffffff1c
   164b4:	svccc	0x0004f855
   164b8:	mvnle	r2, r0, lsl #22
   164bc:			; <UNDEFINED> instruction: 0xf7ec4650
   164c0:	stmdals	r6, {r2, r4, r5, r9, sl, fp, sp, lr, pc}
   164c4:	cdp	7, 3, cr15, cr0, cr12, {7}
   164c8:	strtmi	lr, [r1], -r6, ror #14
   164cc:			; <UNDEFINED> instruction: 0xf7fa4640
   164d0:	strmi	pc, [r4], -r9, lsl #25
   164d4:			; <UNDEFINED> instruction: 0xf7ec9805
   164d8:	stmdals	r6, {r3, r5, r9, sl, fp, sp, lr, pc}
   164dc:	cdp	7, 2, cr15, cr4, cr12, {7}
   164e0:			; <UNDEFINED> instruction: 0xf43f2c00
   164e4:	shsaxmi	sl, r8, r9
   164e8:			; <UNDEFINED> instruction: 0xf7fc4627
   164ec:	ldrb	pc, [r3, -r5, lsl #25]	; <UNPREDICTABLE>
   164f0:	cdp	7, 6, cr15, cr8, cr12, {7}
   164f4:	strdeq	r5, [r2], -r8
   164f8:	andeq	r0, r0, r0, ror #4
   164fc:	andeq	pc, r0, ip, ror #7
   16500:	andeq	r7, r2, r2, lsr #3
   16504:	andeq	r5, r2, r6, lsr #16
   16508:	muleq	r1, r4, lr
   1650c:	muleq	r1, r4, lr
   16510:	mvnsmi	lr, sp, lsr #18
   16514:	blx	fe2544ee <pclose@plt+0xfe250ede>
   16518:	stc2l	0, cr15, [r0, #-20]	; 0xffffffec
   1651c:			; <UNDEFINED> instruction: 0xf7ec4606
   16520:	stmdacc	r1, {r1, r4, r6, r8, r9, sl, fp, sp, lr, pc}
   16524:	stcle	8, cr2, [r4, #-0]
   16528:	ldrdhi	pc, [ip], #-143	; 0xffffff71
   1652c:	svcmi	0x00131834
   16530:	ldrbtmi	r4, [pc], #-1272	; 16538 <pclose@plt+0x12f28>
   16534:	adcsmi	lr, r4, #1
   16538:			; <UNDEFINED> instruction: 0x4625d01b
   1653c:	stmdavc	fp!, {r0, sl, fp, ip, sp}
   16540:	mvnsle	r2, lr, lsr #22
   16544:	strbmi	r2, [r1], -r5, lsl #4
   16548:			; <UNDEFINED> instruction: 0xf7ed4628
   1654c:	andcs	lr, r4, #56, 16	; 0x380000
   16550:			; <UNDEFINED> instruction: 0x46034639
   16554:	cmplt	r3, r8, lsr #12
   16558:	ldmda	r0!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1655c:			; <UNDEFINED> instruction: 0xf7ecb138
   16560:	stmiavc	r2!, {r1, r3, r4, r8, r9, sl, fp, sp, lr, pc}
   16564:			; <UNDEFINED> instruction: 0xf8336803
   16568:	ldreq	r3, [fp, #-18]	; 0xffffffee
   1656c:	movwcs	sp, #1507	; 0x5e3
   16570:	ldrtmi	r7, [r0], -fp, lsr #32
   16574:	ldrhhi	lr, [r0, #141]!	; 0x8d
   16578:	muleq	r0, ip, r4
   1657c:	andeq	pc, r0, lr, ror r5	; <UNPREDICTABLE>
   16580:	andcs	r4, r5, #770048	; 0xbc000
   16584:	mvnsmi	lr, #737280	; 0xb4000
   16588:	addlt	r4, r3, r9, ror r4
   1658c:	andcs	r4, r0, r7, lsl #12
   16590:	ldrsbthi	pc, [r0], pc	; <UNPREDICTABLE>
   16594:	cdp	7, 1, cr15, cr0, cr12, {7}
   16598:	ldrbtmi	r6, [r8], #2491	; 0x9bb
   1659c:	ldrdls	pc, [r0], -r3
   165a0:	strbmi	r4, [r8], -r4, lsl #12
   165a4:			; <UNDEFINED> instruction: 0xffb4f7ff
   165a8:			; <UNDEFINED> instruction: 0xf7ec4605
   165ac:	strmi	lr, [r6], -ip, lsl #30
   165b0:			; <UNDEFINED> instruction: 0xf7ec4620
   165b4:	ldrtmi	lr, [r0], #-3848	; 0xfffff0f8
   165b8:	stc2	0, cr15, [r4], #-20	; 0xffffffec
   165bc:			; <UNDEFINED> instruction: 0xf04f4623
   165c0:	strdcs	r3, [r1, -pc]
   165c4:	strmi	r9, [r6], -r0, lsl #10
   165c8:	svc	0x0038f7ec
   165cc:			; <UNDEFINED> instruction: 0xf7f14630
   165d0:	strmi	pc, [r4], -sp, asr #19
   165d4:			; <UNDEFINED> instruction: 0xf7ec4630
   165d8:	movtlt	lr, #52648	; 0xcda8
   165dc:	strbmi	r7, [r8], -r3, lsr #16
   165e0:	addmi	r2, fp, #0, 2
   165e4:	ssatmi	fp, #2, r4, lsl #30
   165e8:			; <UNDEFINED> instruction: 0xf7fa46a9
   165ec:	strmi	pc, [r6], -r5, lsl #26
   165f0:	ldrtmi	fp, [r0], -r8, lsr #3
   165f4:			; <UNDEFINED> instruction: 0xf7ff4649
   165f8:			; <UNDEFINED> instruction: 0x4606feb9
   165fc:			; <UNDEFINED> instruction: 0x4638b130
   16600:			; <UNDEFINED> instruction: 0xf7fe4631
   16604:	ldrtmi	pc, [r0], -sp, asr #18	; <UNPREDICTABLE>
   16608:			; <UNDEFINED> instruction: 0xf886f7f4
   1660c:			; <UNDEFINED> instruction: 0xf7ec4620
   16610:	strtmi	lr, [r8], -ip, lsl #27
   16614:	pop	{r0, r1, ip, sp, pc}
   16618:			; <UNDEFINED> instruction: 0xf7ec43f0
   1661c:	blmi	2c5c30 <pclose@plt+0x2c2620>
   16620:			; <UNDEFINED> instruction: 0xf858490a
   16624:	ldrbtmi	r3, [r9], #-3
   16628:			; <UNDEFINED> instruction: 0xf7fc6818
   1662c:			; <UNDEFINED> instruction: 0xe7e0fa71
   16630:	ldrtmi	r4, [r8], -r1, lsr #12
   16634:	pop	{r0, r1, ip, sp, pc}
   16638:			; <UNDEFINED> instruction: 0xf7fc43f0
   1663c:	svclt	0x0000bb75
   16640:	andeq	r1, r1, r4, lsr #27
   16644:	andeq	r5, r2, lr, asr #13
   16648:	andeq	r0, r0, r8, lsr #4
   1664c:	andeq	pc, r0, r6, asr #2
   16650:	andcs	r4, r5, #344064	; 0x54000
   16654:	ldrbtmi	fp, [r9], #-1336	; 0xfffffac8
   16658:	andcs	r4, r0, r5, lsl #12
   1665c:	stc	7, cr15, [ip, #944]!	; 0x3b0
   16660:			; <UNDEFINED> instruction: 0xf984f7f1
   16664:	biclt	r4, r0, r4, lsl #12
   16668:			; <UNDEFINED> instruction: 0xf888f7f4
   1666c:	stmdblt	r3!, {r0, r1, r5, fp, ip, sp, lr}
   16670:	pop	{r5, r9, sl, lr}
   16674:			; <UNDEFINED> instruction: 0xf7ec4038
   16678:	stmdami	ip, {r0, r2, r4, r6, r8, sl, fp, ip, sp, pc}
   1667c:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
   16680:	ldc2	7, cr15, [sl], #1000	; 0x3e8
   16684:	stmdacs	r0, {r0, r9, sl, lr}
   16688:			; <UNDEFINED> instruction: 0x4628d0f2
   1668c:	stc2	7, cr15, [lr, #1008]!	; 0x3f0
   16690:	pop	{r5, r9, sl, lr}
   16694:			; <UNDEFINED> instruction: 0xf7ec4038
   16698:	strmi	fp, [r1], -r5, asr #26
   1669c:	pop	{r3, r5, r9, sl, lr}
   166a0:			; <UNDEFINED> instruction: 0xf7fc4038
   166a4:	svclt	0x0000bb41
   166a8:	strdeq	r1, [r1], -r6
   166ac:	andeq	r0, r1, sl, asr #11
   166b0:	stmdami	r2, {r0, r9, sl, lr}
   166b4:			; <UNDEFINED> instruction: 0xf7fe4478
   166b8:	svclt	0x0000b9b3
   166bc:	strheq	pc, [r0], -r8	; <UNPREDICTABLE>
   166c0:	stmdami	r2, {r0, r9, sl, lr}
   166c4:			; <UNDEFINED> instruction: 0xf7fe4478
   166c8:	svclt	0x0000b9ab
   166cc:	andeq	r0, r1, r4, asr #11
   166d0:	ldmdavs	fp, {r0, r1, r7, r8, fp, sp, lr}
   166d4:	ldmdavc	fp, {r0, r1, r3, r8, ip, sp, pc}
   166d8:	ldmdami	r1, {r0, r1, r3, r4, r8, fp, ip, sp, pc}
   166dc:			; <UNDEFINED> instruction: 0xf0044478
   166e0:	ldrblt	fp, [r0, #-3115]!	; 0xfffff3d5
   166e4:	strmi	fp, [r4], -r4, lsl #1
   166e8:			; <UNDEFINED> instruction: 0xf828f004
   166ec:	ldmdavs	lr, {r0, r1, r5, r7, r8, fp, sp, lr}^
   166f0:	orrslt	r4, r6, r5, lsl #12
   166f4:	rsbcs	r6, r4, r3, ror #24
   166f8:			; <UNDEFINED> instruction: 0xf005fb00
   166fc:	ldrmi	r4, [r9], -r9, lsl #24
   16700:			; <UNDEFINED> instruction: 0xf00e9303
   16704:	ldrbtmi	pc, [ip], #-3757	; 0xfffff153	; <UNPREDICTABLE>
   16708:	strtmi	r9, [sl], -r3, lsl #22
   1670c:	andls	r4, r0, r1, lsr r6
   16710:			; <UNDEFINED> instruction: 0xf0044620
   16714:	andlt	pc, r4, r1, lsl ip	; <UNPREDICTABLE>
   16718:	ldmdavs	lr, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
   1671c:	svclt	0x0000e7ea
   16720:	andeq	r1, r1, r8, lsr #25
   16724:	andeq	r1, r1, r6, asr ip
   16728:			; <UNDEFINED> instruction: 0xf8d0b508
   1672c:	blcs	62984 <pclose@plt+0x5f374>
   16730:	pop	{r0, r1, r8, fp, ip, lr, pc}
   16734:			; <UNDEFINED> instruction: 0xf7fc4008
   16738:	stmdbmi	r5, {r0, r3, r4, r7, sl, fp, ip, sp, pc}
   1673c:	andcs	r2, r0, r5, lsl #4
   16740:			; <UNDEFINED> instruction: 0xf7ec4479
   16744:	pop	{r1, r3, r4, r5, r8, sl, fp, sp, lr, pc}
   16748:			; <UNDEFINED> instruction: 0xf7fc4008
   1674c:	svclt	0x0000b9e1
   16750:	andeq	r1, r1, r4, asr ip
   16754:	andcs	r4, r5, #28, 18	; 0x70000
   16758:	ldrbtmi	fp, [r9], #-1392	; 0xfffffa90
   1675c:	andcs	r4, r0, r5, lsl #12
   16760:	stc	7, cr15, [sl, #-944]!	; 0xfffffc50
   16764:			; <UNDEFINED> instruction: 0xf7f14e19
   16768:	ldrbtmi	pc, [lr], #-2305	; 0xfffff6ff	; <UNPREDICTABLE>
   1676c:	stmdavc	r3, {r4, r6, r7, r8, ip, sp, pc}
   16770:	stmdblt	r3, {r2, r9, sl, lr}
   16774:	ldmdbmi	r6, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
   16778:			; <UNDEFINED> instruction: 0xf7fa4479
   1677c:			; <UNDEFINED> instruction: 0x4601fc3d
   16780:			; <UNDEFINED> instruction: 0x4628b138
   16784:	ldc2	7, cr15, [r2, #-1008]!	; 0xfffffc10
   16788:	pop	{r5, r9, sl, lr}
   1678c:			; <UNDEFINED> instruction: 0xf7ec4070
   16790:	blmi	445abc <pclose@plt+0x4424ac>
   16794:	ldmdavs	r9, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
   16798:	stmdami	pc, {r0, r5, r6, r8, ip, sp, pc}	; <UNPREDICTABLE>
   1679c:			; <UNDEFINED> instruction: 0xf7fc4478
   167a0:			; <UNDEFINED> instruction: 0xe7f1f9b7
   167a4:	tstcs	r1, sp, lsl #22
   167a8:	pop	{r0, r1, r4, r5, r6, r7, fp, ip, lr}
   167ac:	ldmdavs	r8, {r4, r5, r6, lr}
   167b0:	blt	feed47a8 <pclose@plt+0xfeed1198>
   167b4:	andcs	r4, r5, #163840	; 0x28000
   167b8:			; <UNDEFINED> instruction: 0xf7ec4479
   167bc:			; <UNDEFINED> instruction: 0x4621ecfe
   167c0:			; <UNDEFINED> instruction: 0xf9a6f7fc
   167c4:	svclt	0x0000e7e0
   167c8:	andeq	r1, r1, r6, asr ip
   167cc:	strdeq	r5, [r2], -lr
   167d0:	andeq	r1, r1, r8, lsl #23
   167d4:	andeq	r0, r0, ip, lsr #5
   167d8:	andeq	pc, r0, r0, lsr #5
   167dc:	andeq	r0, r0, r4, ror #5
   167e0:	andeq	r1, r1, r4, lsl #24
   167e4:	ldrbmi	lr, [r0, sp, lsr #18]!
   167e8:	ldrsbls	pc, [ip], #143	; 0x8f	; <UNPREDICTABLE>
   167ec:	stmdacs	r0, {r0, r3, r4, r5, r6, r7, sl, lr}
   167f0:	stmdavc	fp, {r6, ip, lr, pc}
   167f4:	ldrmi	r4, [r7], -r8, lsl #13
   167f8:	blcs	b68014 <pclose@plt+0xb64a04>
   167fc:	stmdavc	fp, {r2, r3, r4, r5, r8, ip, lr, pc}^
   16800:	teqle	r9, r0, lsl #22
   16804:			; <UNDEFINED> instruction: 0xf8594b31
   16808:			; <UNDEFINED> instruction: 0xf8d33003
   1680c:			; <UNDEFINED> instruction: 0xf1baa000
   16810:	eorsle	r0, sl, r0, lsl #30
   16814:	ldrbtmi	r4, [lr], #-3630	; 0xfffff1d2
   16818:	eorseq	pc, r0, #14024704	; 0xd60000
   1681c:	mcr2	7, 5, pc, cr4, cr5, {7}	; <UNPREDICTABLE>
   16820:	movwcs	r6, #2092	; 0x82c
   16824:	eorscc	pc, r0, #12976128	; 0xc60000
   16828:	ldmib	r4, {r2, r3, r4, r6, r8, ip, sp, pc}^
   1682c:	ldrtmi	r0, [fp], -r1, lsl #2
   16830:			; <UNDEFINED> instruction: 0xf7fc4652
   16834:	stmdacs	r2, {r0, r1, r2, r3, r5, r8, r9, fp, ip, sp, lr, pc}
   16838:			; <UNDEFINED> instruction: 0xf855d032
   1683c:	stccs	15, cr4, [r0], {4}
   16840:	blmi	8cb014 <pclose@plt+0x8c7a04>
   16844:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   16848:	ldrbmi	r6, [r3, #-2075]	; 0xfffff7e5
   1684c:	ldrbmi	sp, [r0], -r2
   16850:	cdp	7, 4, cr15, cr8, cr12, {7}
   16854:			; <UNDEFINED> instruction: 0xf8594b1f
   16858:	ldmdavs	fp, {r0, r1, ip, sp}
   1685c:	ldmdbmi	lr, {r0, r1, r4, r6, r8, ip, sp, pc}
   16860:	andcs	r2, r0, r5, lsl #4
   16864:			; <UNDEFINED> instruction: 0xf7ec4479
   16868:	strbmi	lr, [r1], -r8, lsr #25
   1686c:			; <UNDEFINED> instruction: 0x47f0e8bd
   16870:	stmdblt	r8, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   16874:			; <UNDEFINED> instruction: 0x87f0e8bd
   16878:			; <UNDEFINED> instruction: 0x46404918
   1687c:			; <UNDEFINED> instruction: 0xf7ec4479
   16880:	strmi	lr, [r2], r0, lsr #24
   16884:	svceq	0x0000f1ba
   16888:	ldmdbmi	r5, {r2, r6, r7, r8, ip, lr, pc}
   1688c:	andcs	r4, r5, #80, 12	; 0x5000000
   16890:			; <UNDEFINED> instruction: 0xf7ec4479
   16894:			; <UNDEFINED> instruction: 0x4641ec92
   16898:			; <UNDEFINED> instruction: 0x47f0e8bd
   1689c:	ldmdblt	r8!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   168a0:	andcs	r4, r5, #16, 18	; 0x40000
   168a4:	ldrbtmi	r2, [r9], #-0
   168a8:	stc	7, cr15, [r6], {236}	; 0xec
   168ac:			; <UNDEFINED> instruction: 0xf7ec4604
   168b0:	stmdavs	r0, {r3, r5, r7, r8, sl, fp, sp, lr, pc}
   168b4:	ldc	7, cr15, [lr, #-944]!	; 0xfffffc50
   168b8:	strmi	r4, [r2], -r1, asr #12
   168bc:			; <UNDEFINED> instruction: 0xf7fc4620
   168c0:	andcs	pc, r1, r7, lsr #18
   168c4:	ldcl	7, cr15, [r2, #-944]!	; 0xfffffc50
   168c8:	andeq	r5, r2, ip, ror r4
   168cc:	andeq	r0, r0, r4, lsr #6
   168d0:	andeq	r7, r2, lr, lsl #22
   168d4:	andeq	r0, r0, r8, asr r2
   168d8:	andeq	r1, r1, r8, lsr #23
   168dc:	andeq	pc, r0, r4, lsr #19
   168e0:	andeq	r1, r1, r0, asr #22
   168e4:	andeq	r1, r1, lr, asr #22
   168e8:	mvnsmi	lr, sp, lsr #18
   168ec:	ldmdami	r5!, {r1, r2, r9, sl, lr}
   168f0:	ldrbtmi	r4, [r8], #-3893	; 0xfffff0cb
   168f4:	ldcl	7, cr15, [sl], #944	; 0x3b0
   168f8:	stmdacs	r0, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
   168fc:	stmdavc	r3, {r2, r6, ip, lr, pc}
   16900:	bllt	e8118 <pclose@plt+0xe4b08>
   16904:	ldrbtmi	r4, [ip], #-3121	; 0xfffff3cf
   16908:			; <UNDEFINED> instruction: 0x46204931
   1690c:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   16910:			; <UNDEFINED> instruction: 0xf7ec4479
   16914:	strmi	lr, [r5], -ip, lsl #28
   16918:	suble	r2, r7, r0, lsl #26
   1691c:	ldmpl	ip!, {r0, r2, r3, r5, r8, r9, fp, lr}^
   16920:	bllt	fe8f09b4 <pclose@plt+0xfe8ed3a4>
   16924:			; <UNDEFINED> instruction: 0x462b69b0
   16928:	ldmib	r0, {r0, r9, sp}^
   1692c:			; <UNDEFINED> instruction: 0xf7ec0103
   16930:			; <UNDEFINED> instruction: 0x4628ec96
   16934:	svceq	0x0000f1b8
   16938:			; <UNDEFINED> instruction: 0xf7ecd011
   1693c:	stmdavs	r3!, {r1, r3, r5, r6, r9, sl, fp, sp, lr, pc}
   16940:	pop	{r0, r1, r4, r7, r8, fp, ip, sp, pc}
   16944:	blcs	fb710c <pclose@plt+0xfb3afc>
   16948:	stmdbmi	r3!, {r1, r2, r3, r4, r6, r7, r8, ip, lr, pc}
   1694c:			; <UNDEFINED> instruction: 0xf04f3401
   16950:	ldrbtmi	r0, [r9], #-2048	; 0xfffff800
   16954:			; <UNDEFINED> instruction: 0xf7ec4620
   16958:			; <UNDEFINED> instruction: 0x4605ebb4
   1695c:			; <UNDEFINED> instruction: 0xf7ece7dc
   16960:	stmdavs	r3!, {r1, r6, r7, r8, sl, fp, sp, lr, pc}
   16964:	rscle	r2, ip, r0, lsl #22
   16968:	andcs	r4, r5, #28, 18	; 0x70000
   1696c:	ldrbtmi	r2, [r9], #-0
   16970:	stc	7, cr15, [r2], #-944	; 0xfffffc50
   16974:	ldmibvs	r0!, {r2, r9, sl, lr}
   16978:			; <UNDEFINED> instruction: 0xf91cf7f4
   1697c:	strtmi	r4, [r0], -r1, lsl #12
   16980:	ldrhmi	lr, [r0, #141]!	; 0x8d
   16984:	ldmdalt	lr!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   16988:	ldrbtmi	r4, [ip], #-3093	; 0xfffff3eb
   1698c:	ldmdbmi	r5, {r2, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}
   16990:	andcs	r2, r0, r5, lsl #4
   16994:			; <UNDEFINED> instruction: 0xf7ec4479
   16998:			; <UNDEFINED> instruction: 0x4607ec10
   1699c:			; <UNDEFINED> instruction: 0xf7f469b0
   169a0:	strmi	pc, [r1], -r9, lsl #18
   169a4:			; <UNDEFINED> instruction: 0xf7fc4638
   169a8:	ldr	pc, [fp, sp, ror #16]!
   169ac:	strtmi	r4, [r8], -lr, lsl #18
   169b0:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   169b4:	stc	7, cr15, [r0], {236}	; 0xec
   169b8:	pop	{r0, r5, r9, sl, lr}
   169bc:			; <UNDEFINED> instruction: 0xf7fc41f0
   169c0:	svclt	0x0000b8a7
   169c4:	andeq	r1, r1, sl, lsr #22
   169c8:	andeq	r5, r2, r0, ror r3
   169cc:	andeq	r1, r1, r2, lsl fp
   169d0:	andeq	pc, r0, r0, lsl r9	; <UNPREDICTABLE>
   169d4:	andeq	r0, r0, r8, asr r2
   169d8:	andeq	pc, r0, lr, asr #17
   169dc:	strdeq	r1, [r1], -r2
   169e0:	andeq	r1, r1, lr, lsl #21
   169e4:			; <UNDEFINED> instruction: 0x00011ab8
   169e8:	andeq	r1, r1, lr, ror sl
   169ec:	andcs	fp, r1, #8, 10	; 0x2000000
   169f0:	stmdbvs	r1, {r0, r1, r3, r9, sl, lr}
   169f4:			; <UNDEFINED> instruction: 0xf7ec68c0
   169f8:	stmdacc	r1, {r1, r4, r5, sl, fp, sp, lr, pc}
   169fc:	andcs	fp, r1, r8, lsl pc
   16a00:	svclt	0x0000bd08
   16a04:	blmi	3c3e2c <pclose@plt+0x3c081c>
   16a08:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}^
   16a0c:	svclt	0x000c2800
   16a10:	andcs	r2, r0, #268435456	; 0x10000000
   16a14:			; <UNDEFINED> instruction: 0xf04f605a
   16a18:	tstle	r7, r5, lsl #4
   16a1c:	ldrbtmi	r4, [r9], #-2313	; 0xfffff6f7
   16a20:	bl	ff2d49d8 <pclose@plt+0xff2d13c8>
   16a24:			; <UNDEFINED> instruction: 0x4008e8bd
   16a28:	blt	fe1d2a40 <pclose@plt+0xfe1cf430>
   16a2c:	andcs	r4, r0, r6, lsl #18
   16a30:			; <UNDEFINED> instruction: 0xf7ec4479
   16a34:	pop	{r1, r6, r7, r8, r9, fp, sp, lr, pc}
   16a38:			; <UNDEFINED> instruction: 0xf0044008
   16a3c:	svclt	0x0000ba7d
   16a40:	andeq	r6, r2, r0, lsr #22
   16a44:	andeq	r1, r1, lr, asr sl
   16a48:	andeq	r1, r1, r4, ror sl
   16a4c:	bmi	429690 <pclose@plt+0x426080>
   16a50:	ldrlt	r4, [r0], #-1147	; 0xfffffb85
   16a54:	ldmdavs	r4, {r1, r3, r4, r7, fp, ip, lr}
   16a58:	bmi	3c30f0 <pclose@plt+0x3bfae0>
   16a5c:	ldmdavs	r8, {r0, r1, r3, r4, r7, fp, ip, lr}
   16a60:	streq	lr, [r4], #2816	; 0xb00
   16a64:	blcc	154bac <pclose@plt+0x15159c>
   16a68:	ldrdlt	r6, [r9, #-233]	; 0xffffff17
   16a6c:	teqlt	fp, fp, lsl #16
   16a70:	vld2.8	{d6,d8}, [r2 :64], sl
   16a74:	tstvs	sl, r0, lsl #5
   16a78:	svccc	0x0004f851
   16a7c:	mvnsle	r2, r0, lsl #22
   16a80:	mvnle	r4, r4, lsl #5
   16a84:	blmi	154c00 <pclose@plt+0x1515f0>
   16a88:	svclt	0x00004770
   16a8c:	andeq	r5, r2, r8, lsl r2
   16a90:	andeq	r0, r0, r0, lsl #7
   16a94:	andeq	r0, r0, r8, lsr #5
   16a98:	andcs	fp, r5, #112, 10	; 0x1c000000
   16a9c:	addlt	r4, r2, lr, lsl sp
   16aa0:			; <UNDEFINED> instruction: 0x46044b1e
   16aa4:	ldmdbmi	lr, {r0, r2, r3, r4, r5, r6, sl, lr}
   16aa8:	stmiapl	fp!, {sp}^
   16aac:	ldmdavs	fp, {r0, r3, r4, r5, r6, sl, lr}
   16ab0:			; <UNDEFINED> instruction: 0xf04f9301
   16ab4:			; <UNDEFINED> instruction: 0xf7ec0300
   16ab8:	stmibvs	r3!, {r7, r8, r9, fp, sp, lr, pc}
   16abc:	ldmvs	fp, {r0, r8, sp}
   16ac0:	strbtmi	r4, [r8], -r2, lsl #12
   16ac4:	stc	7, cr15, [ip], {236}	; 0xec
   16ac8:			; <UNDEFINED> instruction: 0xf7f09800
   16acc:	strmi	pc, [r6], -pc, asr #30
   16ad0:			; <UNDEFINED> instruction: 0xf7ec9800
   16ad4:	orrslt	lr, lr, sl, lsr #22
   16ad8:			; <UNDEFINED> instruction: 0xffb8f7ff
   16adc:			; <UNDEFINED> instruction: 0x1094f8d4
   16ae0:			; <UNDEFINED> instruction: 0xf8d4b151
   16ae4:	strcs	r3, [r0, #-144]	; 0xffffff70
   16ae8:	orreq	lr, r1, r3, lsl #22
   16aec:	blcs	154c40 <pclose@plt+0x151630>
   16af0:	ldmdavs	r2, {r0, r1, r3, r7, r9, lr}
   16af4:	mvnsle	r6, r5, lsl r3
   16af8:	strvs	r4, [r6, #-1568]!	; 0xfffff9e0
   16afc:			; <UNDEFINED> instruction: 0xffccf7fd
   16b00:	blmi	1a9328 <pclose@plt+0x1a5d18>
   16b04:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   16b08:	blls	70b78 <pclose@plt+0x6d568>
   16b0c:	qaddle	r4, sl, r1
   16b10:	ldcllt	0, cr11, [r0, #-8]!
   16b14:	bl	15d4acc <pclose@plt+0x15d14bc>
   16b18:	andeq	r5, r2, r4, asr #3
   16b1c:	andeq	r0, r0, r0, ror #4
   16b20:	andeq	r1, r1, ip, lsl sl
   16b24:	andeq	r5, r2, r4, ror #2
   16b28:	strlt	r6, [r8, #-3330]	; 0xfffff2fe
   16b2c:	stmibvs	r3, {r1, r4, r8, ip, sp, pc}
   16b30:	stmdblt	fp, {r0, r1, r3, r4, r8, r9, fp, sp, lr}^
   16b34:	andcs	r4, r5, #98304	; 0x18000
   16b38:	ldrbtmi	r2, [r9], #-0
   16b3c:	bl	f54af4 <pclose@plt+0xf514e4>
   16b40:			; <UNDEFINED> instruction: 0x4008e8bd
   16b44:	svclt	0x00e4f7fb
   16b48:			; <UNDEFINED> instruction: 0x4008e8bd
   16b4c:	svclt	0x00a4f7fd
   16b50:	andeq	r1, r1, r2, lsr #19
   16b54:	strlt	r6, [r8, #-3330]	; 0xfffff2fe
   16b58:	stmibvs	r3, {r1, r4, r8, ip, sp, pc}
   16b5c:	stmdblt	fp, {r0, r1, r3, r4, r8, r9, fp, sp, lr}^
   16b60:	andcs	r4, r5, #98304	; 0x18000
   16b64:	ldrbtmi	r2, [r9], #-0
   16b68:	bl	9d4b20 <pclose@plt+0x9d1510>
   16b6c:			; <UNDEFINED> instruction: 0x4008e8bd
   16b70:	svclt	0x00cef7fb
   16b74:			; <UNDEFINED> instruction: 0x4008e8bd
   16b78:	ldclt	7, cr15, [ip, #-1008]!	; 0xfffffc10
   16b7c:	andeq	r1, r1, r6, ror r9
   16b80:			; <UNDEFINED> instruction: 0xf7fc2201
   16b84:	svclt	0x0000bfb7
   16b88:			; <UNDEFINED> instruction: 0xf7fc2200
   16b8c:	svclt	0x0000bfb3
   16b90:	andcs	r4, r0, #-1879048188	; 0x90000004
   16b94:	svclt	0x00aef7fc
   16b98:	mvnsmi	lr, #737280	; 0xb4000
   16b9c:	ldcmi	0, cr11, [lr], #-532	; 0xfffffdec
   16ba0:	blmi	fa83c0 <pclose@plt+0xfa4db0>
   16ba4:	cfstrsvs	mvf4, [r2, #-496]	; 0xfffffe10
   16ba8:	stmiapl	r3!, {r0, r2, r3, r4, r5, r8, r9, sl, fp, lr}^
   16bac:			; <UNDEFINED> instruction: 0x9018f8d0
   16bb0:	ldmdavs	fp, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
   16bb4:			; <UNDEFINED> instruction: 0xf04f9303
   16bb8:	bvs	d77c0 <pclose@plt+0xd41b0>
   16bbc:	movwls	r3, #8961	; 0x2301
   16bc0:			; <UNDEFINED> instruction: 0xf8d9b11a
   16bc4:	blcs	22c8c <pclose@plt+0x1f67c>
   16bc8:	blmi	dcb154 <pclose@plt+0xdc7b44>
   16bcc:			; <UNDEFINED> instruction: 0xf8d3447b
   16bd0:	bcs	1f4d8 <pclose@plt+0x1bec8>
   16bd4:			; <UNDEFINED> instruction: 0xf8d3d04f
   16bd8:	bcs	1f4d0 <pclose@plt+0x1bec0>
   16bdc:			; <UNDEFINED> instruction: 0xf8d3d04b
   16be0:	bllt	6e3588 <pclose@plt+0x6dff78>
   16be4:	mcrne	13, 2, r4, cr12, cr0, {1}
   16be8:	stmdaeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}
   16bec:	cfstrdne	mvd4, [r3], #-500	; 0xfffffe0c
   16bf0:	stmdbmi	lr!, {r0, r3, r5, ip, lr, pc}
   16bf4:			; <UNDEFINED> instruction: 0xf8d52201
   16bf8:	sfmcc	f3, 4, [r1], {68}	; 0x44
   16bfc:	eorseq	pc, ip, #13959168	; 0xd50000
   16c00:			; <UNDEFINED> instruction: 0xf8cd5879
   16c04:	stmdavs	r9, {pc}
   16c08:	ldc2l	7, cr15, [r2, #1008]	; 0x3f0
   16c0c:	rscle	r2, lr, r0, lsl #16
   16c10:			; <UNDEFINED> instruction: 0xf0034630
   16c14:	bmi	9d64d0 <pclose@plt+0x9d2ec0>
   16c18:	ldrbtmi	r4, [sl], #-2848	; 0xfffff4e0
   16c1c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   16c20:	subsmi	r9, sl, r3, lsl #22
   16c24:	andlt	sp, r5, r6, lsr r1
   16c28:	mvnshi	lr, #12386304	; 0xbd0000
   16c2c:	ldmibvs	r0!, {r0, r1, r4, r5, r6, r7, fp, sp, lr}^
   16c30:	strmi	r6, [r3], #-3186	; 0xfffff38e
   16c34:	svclt	0x00ca429a
   16c38:			; <UNDEFINED> instruction: 0xf8d96bf2
   16c3c:			; <UNDEFINED> instruction: 0xf8523010
   16c40:	movwls	r3, #8227	; 0x2023
   16c44:	ldmibvs	r3!, {r1, r2, r3, r6, r7, r8, r9, sl, sp, lr, pc}
   16c48:	mvnle	r4, fp, asr #10
   16c4c:	ldrbtmi	r4, [fp], #-2841	; 0xfffff4e7
   16c50:	rsbcc	pc, r8, #13828096	; 0xd30000
   16c54:	sbcsle	r2, fp, r0, lsl #22
   16c58:			; <UNDEFINED> instruction: 0xf0034630
   16c5c:	ldmvs	r5!, {r0, r1, r2, r3, r5, r6, r8, sl, fp, ip, sp, lr, pc}^
   16c60:			; <UNDEFINED> instruction: 0x462969f4
   16c64:			; <UNDEFINED> instruction: 0xf00e1b00
   16c68:	blx	195c5e <pclose@plt+0x19264e>
   16c6c:	ldrtmi	r4, [r0], -r0, lsl #2
   16c70:	ldc2	0, cr15, [r0, #12]
   16c74:	ldmdbmi	r0, {r0, r1, r2, r3, r6, r7, r8, r9, sl, sp, lr, pc}
   16c78:	andcs	r2, r0, r5, lsl #4
   16c7c:			; <UNDEFINED> instruction: 0xf7ec4479
   16c80:			; <UNDEFINED> instruction: 0x4601ea9c
   16c84:	ldrbtmi	r4, [r8], #-2061	; 0xfffff7f3
   16c88:			; <UNDEFINED> instruction: 0xff42f7fb
   16c8c:			; <UNDEFINED> instruction: 0xf7fde7c3
   16c90:	strb	pc, [r0, r3, lsl #30]	; <UNPREDICTABLE>
   16c94:	b	fe5d4c4c <pclose@plt+0xfe5d163c>
   16c98:	andeq	r5, r2, r4, asr #1
   16c9c:	andeq	r0, r0, r0, ror #4
   16ca0:	strheq	r5, [r2], -r8
   16ca4:	andeq	r7, r2, r8, asr r7
   16ca8:	andeq	r7, r2, r8, lsr r7
   16cac:	andeq	r0, r0, r4, ror #5
   16cb0:	andeq	r5, r2, lr, asr #32
   16cb4:	ldrdeq	r7, [r2], -r6
   16cb8:	andeq	r1, r1, r4, ror r8
   16cbc:			; <UNDEFINED> instruction: 0x0000edb6
   16cc0:	mvnsmi	lr, #737280	; 0xb4000
   16cc4:	ldcmi	0, cr11, [lr], #-532	; 0xfffffdec
   16cc8:	blmi	fa84e8 <pclose@plt+0xfa4ed8>
   16ccc:	cfstrsvs	mvf4, [r2, #-496]	; 0xfffffe10
   16cd0:	stmiapl	r3!, {r0, r2, r3, r4, r5, r8, r9, sl, fp, lr}^
   16cd4:			; <UNDEFINED> instruction: 0x9018f8d0
   16cd8:	ldmdavs	fp, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
   16cdc:			; <UNDEFINED> instruction: 0xf04f9303
   16ce0:	bvs	d78e8 <pclose@plt+0xd42d8>
   16ce4:	movwls	r3, #11009	; 0x2b01
   16ce8:			; <UNDEFINED> instruction: 0xf8d9b11a
   16cec:	blcs	22db4 <pclose@plt+0x1f7a4>
   16cf0:	blmi	dcb278 <pclose@plt+0xdc7c68>
   16cf4:			; <UNDEFINED> instruction: 0xf8d3447b
   16cf8:	bcs	1f600 <pclose@plt+0x1bff0>
   16cfc:			; <UNDEFINED> instruction: 0xf8d3d04e
   16d00:	bcs	1f5f8 <pclose@plt+0x1bfe8>
   16d04:			; <UNDEFINED> instruction: 0xf8d3d04a
   16d08:	bllt	8e36b0 <pclose@plt+0x8e00a0>
   16d0c:	mcrne	13, 2, r4, cr12, cr0, {1}
   16d10:	stmdaeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}
   16d14:	cfstrdne	mvd4, [r3], #-500	; 0xfffffe0c
   16d18:	stmdbmi	lr!, {r2, r5, ip, lr, pc}
   16d1c:	rscscc	pc, pc, #79	; 0x4f
   16d20:	subcc	pc, r4, #13959168	; 0xd50000
   16d24:			; <UNDEFINED> instruction: 0xf8d54414
   16d28:	ldmdapl	r9!, {r2, r3, r4, r5, r9}^
   16d2c:	andhi	pc, r0, sp, asr #17
   16d30:			; <UNDEFINED> instruction: 0xf7fc6809
   16d34:	stmdacs	r0, {r0, r2, r3, r4, r5, r8, sl, fp, ip, sp, lr, pc}
   16d38:	ldrtmi	sp, [r0], -sp, ror #1
   16d3c:	ldc2	0, cr15, [r8, #12]
   16d40:	blmi	8295dc <pclose@plt+0x825fcc>
   16d44:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   16d48:	blls	f0db8 <pclose@plt+0xed7a8>
   16d4c:	teqle	r4, sl, asr r0
   16d50:	pop	{r0, r2, ip, sp, pc}
   16d54:	ldmibvs	r2!, {r4, r5, r6, r7, r8, r9, pc}^
   16d58:			; <UNDEFINED> instruction: 0xf8536bf3
   16d5c:	blcc	62dec <pclose@plt+0x5f7dc>
   16d60:	ldrb	r9, [r3, r2, lsl #6]
   16d64:	strbmi	r6, [fp, #-2483]	; 0xfffff64d
   16d68:	blmi	74b50c <pclose@plt+0x747efc>
   16d6c:			; <UNDEFINED> instruction: 0xf8d3447b
   16d70:	blcs	23718 <pclose@plt+0x20108>
   16d74:	ldrtmi	sp, [r0], -r1, ror #1
   16d78:	stc2l	0, cr15, [r0], #12
   16d7c:	ldmibvs	r4!, {r0, r2, r4, r5, r6, r7, fp, sp, lr}^
   16d80:	bne	82862c <pclose@plt+0x82501c>
   16d84:	stmdacc	r1, {r2, r5, r6, r8, r9, fp, ip}
   16d88:	blx	1ad2dca <pclose@plt+0x1acf7ba>
   16d8c:	tstmi	r0, r5, lsl #22	; <UNPREDICTABLE>
   16d90:	b	868658 <pclose@plt+0x865048>
   16d94:			; <UNDEFINED> instruction: 0xf00371e1
   16d98:			; <UNDEFINED> instruction: 0xe7d1fcfd
   16d9c:	andcs	r4, r5, #16, 18	; 0x40000
   16da0:	ldrbtmi	r2, [r9], #-0
   16da4:	b	254d5c <pclose@plt+0x25174c>
   16da8:	stmdami	lr, {r0, r9, sl, lr}
   16dac:			; <UNDEFINED> instruction: 0xf7fb4478
   16db0:	strb	pc, [r5, pc, lsr #29]	; <UNPREDICTABLE>
   16db4:	ldc2	7, cr15, [lr], {252}	; 0xfc
   16db8:			; <UNDEFINED> instruction: 0xf7ece7c2
   16dbc:	svclt	0x0000ea04
   16dc0:	muleq	r2, ip, pc	; <UNPREDICTABLE>
   16dc4:	andeq	r0, r0, r0, ror #4
   16dc8:	muleq	r2, r0, pc	; <UNPREDICTABLE>
   16dcc:	andeq	r7, r2, r0, lsr r6
   16dd0:	andeq	r7, r2, r0, lsl r6
   16dd4:	andeq	r0, r0, r4, ror #5
   16dd8:	andeq	r4, r2, r4, lsr #30
   16ddc:			; <UNDEFINED> instruction: 0x000275b8
   16de0:	andeq	r1, r1, lr, asr #14
   16de4:	muleq	r0, r0, ip
   16de8:			; <UNDEFINED> instruction: 0x4604b510
   16dec:			; <UNDEFINED> instruction: 0xf7fa3058
   16df0:	fstmiaxvs	r3!, {d31-d146}	;@ Deprecated
   16df4:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
   16df8:	cfldrslt	mvf6, [r0, #-908]	; 0xfffffc74
   16dfc:	andcs	r4, r5, #98304	; 0x18000
   16e00:	ldrbtmi	fp, [r9], #-1288	; 0xfffffaf8
   16e04:			; <UNDEFINED> instruction: 0xf7ec2000
   16e08:	stmdbmi	r4, {r3, r4, r6, r7, r8, fp, sp, lr, pc}
   16e0c:			; <UNDEFINED> instruction: 0x4008e8bd
   16e10:			; <UNDEFINED> instruction: 0xf0044479
   16e14:	svclt	0x0000b891
   16e18:	andeq	r1, r1, sl, lsl #14
   16e1c:	andeq	pc, r0, r8, asr #9
   16e20:	ldrblt	r4, [r0, #-2844]!	; 0xfffff4e4
   16e24:	mrcmi	4, 0, r4, cr12, cr11, {3}
   16e28:	eorcc	pc, r8, #13828096	; 0xd30000
   16e2c:	blcs	2802c <pclose@plt+0x24a1c>
   16e30:	stmdbcs	r1, {r3, r8, r9, sl, fp, ip, sp, pc}
   16e34:	blmi	68ae48 <pclose@plt+0x687838>
   16e38:	ldmdavs	fp, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
   16e3c:			; <UNDEFINED> instruction: 0xf001b183
   16e40:	blmi	615e4c <pclose@plt+0x61283c>
   16e44:	ldmdavs	r8, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
   16e48:	blx	fffd4e08 <pclose@plt+0xfffd17f8>
   16e4c:	tstcs	r1, r5, lsl fp
   16e50:	ldmdavs	r8, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
   16e54:			; <UNDEFINED> instruction: 0xf992f003
   16e58:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   16e5c:	ldclt	7, cr15, [r4, #-956]	; 0xfffffc44
   16e60:	strmi	r4, [r5], -ip, lsl #12
   16e64:	stc2l	0, cr15, [sl], #-12
   16e68:	stccs	8, cr6, [r0], {235}	; 0xeb
   16e6c:	svclt	0x00b869e9
   16e70:	b	91d208 <pclose@plt+0x919bf8>
   16e74:	addsmi	r7, ip, #228, 8	; 0xe4000000
   16e78:			; <UNDEFINED> instruction: 0xf103bfa8
   16e7c:	bne	1024280 <pclose@plt+0x1020c70>
   16e80:	andle	r4, r6, r4, lsl #5
   16e84:	strtmi	r1, [r8], -r4, lsl #22
   16e88:	pop	{r0, r5, sl, lr}
   16e8c:			; <UNDEFINED> instruction: 0xf0034070
   16e90:	ldcllt	12, cr11, [r0, #-516]!	; 0xfffffdfc
   16e94:	andeq	r7, r2, r0, lsl #10
   16e98:	andeq	r4, r2, ip, lsr lr
   16e9c:	andeq	r0, r0, r0, asr #5
   16ea0:	andeq	r0, r0, ip, lsl r3
   16ea4:	ldrdeq	r0, [r0], -ip
   16ea8:	tstlt	fp, r3, lsl #16
   16eac:	stcllt	7, cr15, [ip], #-1012	; 0xfffffc0c
   16eb0:	blcs	30fc4 <pclose@plt+0x2d9b4>
   16eb4:	blmi	10b6a4 <pclose@plt+0x108094>
   16eb8:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
   16ebc:	rsbcs	pc, ip, #12779520	; 0xc30000
   16ec0:	svclt	0x00004770
   16ec4:	andeq	r7, r2, sl, ror #8
   16ec8:	andcs	r4, r0, #2048	; 0x800
   16ecc:	stmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
   16ed0:	ldrbmi	r2, [r0, -r5, lsl #5]!
   16ed4:	andeq	r7, r2, r8, asr r4
   16ed8:			; <UNDEFINED> instruction: 0x4605b538
   16edc:	ldrbtmi	r4, [ip], #-3089	; 0xfffff3ef
   16ee0:	andscc	pc, r4, #212, 16	; 0xd40000
   16ee4:	rsbsne	pc, r0, #212, 16	; 0xd40000
   16ee8:			; <UNDEFINED> instruction: 0xf8d41c98
   16eec:	addmi	r2, r8, #16, 4
   16ef0:	stmdbmi	sp, {r0, r1, r3, r9, fp, ip, lr, pc}
   16ef4:	addeq	lr, r3, r2, lsl #22
   16ef8:	eorpl	pc, r3, r2, asr #16
   16efc:	ldrbtmi	r3, [r9], #-769	; 0xfffffcff
   16f00:	subvs	r2, r2, r0, lsl #4
   16f04:	andscc	pc, r4, #12648448	; 0xc10000
   16f08:	tstcc	sl, r8, lsr sp
   16f0c:			; <UNDEFINED> instruction: 0xf8c44610
   16f10:	addeq	r1, r9, r0, ror r2
   16f14:			; <UNDEFINED> instruction: 0xff9af004
   16f18:	andscc	pc, r4, #212, 16	; 0xd40000
   16f1c:			; <UNDEFINED> instruction: 0xf8c44602
   16f20:			; <UNDEFINED> instruction: 0xe7e60210
   16f24:	andeq	r7, r2, r6, asr #8
   16f28:	andeq	r7, r2, r6, lsr #8
   16f2c:	adclt	fp, r6, r0, ror r5
   16f30:	bmi	baa3ec <pclose@plt+0xba6ddc>
   16f34:	ldrbtmi	r4, [sp], #-2862	; 0xfffff4d2
   16f38:			; <UNDEFINED> instruction: 0xf8d5447a
   16f3c:	ldmpl	r3, {r3, r4, r9, lr}^
   16f40:			; <UNDEFINED> instruction: 0x9325681b
   16f44:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   16f48:	andcs	fp, r1, r4, ror r1
   16f4c:			; <UNDEFINED> instruction: 0xf85cf7fb
   16f50:	blx	cd4f46 <pclose@plt+0xcd1936>
   16f54:	blmi	9a97f8 <pclose@plt+0x9a61e8>
   16f58:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   16f5c:	blls	970fcc <pclose@plt+0x96d9bc>
   16f60:	teqle	pc, sl, asr r0	; <UNPREDICTABLE>
   16f64:	ldcllt	0, cr11, [r0, #-152]!	; 0xffffff68
   16f68:			; <UNDEFINED> instruction: 0xf7fb4620
   16f6c:	ldmib	r5, {r0, r1, r2, r3, r5, r7, r9, fp, ip, sp, lr, pc}^
   16f70:	addsmi	r3, sl, #268435456	; 0x10000000
   16f74:	blge	14b72c <pclose@plt+0x14811c>
   16f78:			; <UNDEFINED> instruction: 0xf843aa24
   16f7c:	addsmi	r4, r3, #4, 30
   16f80:	ldfmid	f5, [sp, #-1004]	; 0xfffffc14
   16f84:	stmdavs	lr!, {r0, r2, r3, r4, r5, r6, sl, lr}
   16f88:			; <UNDEFINED> instruction: 0xf7ec4630
   16f8c:	strmi	lr, [r4], -lr, lsl #21
   16f90:			; <UNDEFINED> instruction: 0xf7ec4630
   16f94:			; <UNDEFINED> instruction: 0xf7ecea8a
   16f98:	blge	9d1440 <pclose@plt+0x9cde30>
   16f9c:			; <UNDEFINED> instruction: 0xf04f4262
   16fa0:			; <UNDEFINED> instruction: 0xf0020101
   16fa4:			; <UNDEFINED> instruction: 0xf004021f
   16fa8:	svclt	0x0058041f
   16fac:	tstls	r3, r4, asr r2
   16fb0:	vst1.8	{d15-d16}, [r4], r1
   16fb4:	rsccs	pc, lr, #64, 4
   16fb8:	bl	fb7d0 <pclose@plt+0xf81c0>
   16fbc:	stmdavs	r8!, {r7, r8, r9}
   16fc0:	stcvs	8, cr15, [r4], {83}	; 0x53
   16fc4:			; <UNDEFINED> instruction: 0xf8434334
   16fc8:			; <UNDEFINED> instruction: 0xf7ec4c84
   16fcc:	movwcs	lr, #2670	; 0xa6e
   16fd0:	stmdbge	r5, {r0, r1, sl, fp, sp, pc}
   16fd4:	strls	r4, [r0], #-1562	; 0xfffff9e6
   16fd8:			; <UNDEFINED> instruction: 0xf7ec3001
   16fdc:	stmdacs	r0, {r1, r3, r4, r6, r7, fp, sp, lr, pc}
   16fe0:			; <UNDEFINED> instruction: 0xe7b2d1b6
   16fe4:	stmia	lr!, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   16fe8:	andeq	r7, r2, lr, ror #7
   16fec:	andeq	r4, r2, r0, lsr sp
   16ff0:	andeq	r0, r0, r0, ror #4
   16ff4:	andeq	r4, r2, r0, lsl sp
   16ff8:	andeq	r7, r2, r0, lsr #7
   16ffc:	svcmi	0x00f0e92d
   17000:	ldclmi	0, cr11, [lr], {139}	; 0x8b
   17004:	cdpmi	6, 13, cr4, cr14, cr5, {0}
   17008:	tstls	r6, ip, ror r4
   1700c:	stmibpl	r0!, {r2, sl, ip, pc}
   17010:	movwls	r4, #22049	; 0x5621
   17014:	stmdavs	r3, {r2, r4, r9, sl, lr}
   17018:	blcs	3b044 <pclose@plt+0x37a34>
   1701c:	mrshi	pc, (UNDEF: 75)	; <UNPREDICTABLE>
   17020:	msrls	SPSR_, #14614528	; 0xdf0000
   17024:			; <UNDEFINED> instruction: 0xf50944f9
   17028:	blmi	ff5f545c <pclose@plt+0xff5f1e4c>
   1702c:			; <UNDEFINED> instruction: 0xf8c92600
   17030:	ldrbtmi	r6, [fp], #-0
   17034:	strvs	lr, [r5], r3, asr #19
   17038:	blx	fefd502c <pclose@plt+0xfefd1a1c>
   1703c:	svcvc	0x0087f5b0
   17040:			; <UNDEFINED> instruction: 0xf0004683
   17044:	blls	1775b0 <pclose@plt+0x173fa0>
   17048:			; <UNDEFINED> instruction: 0xf1a0b15b
   1704c:	blcs	17d7cd4 <pclose@plt+0x17d46c4>
   17050:	teqhi	ip, r0, asr #4	; <UNPREDICTABLE>
   17054:	bls	129f90 <pclose@plt+0x126980>
   17058:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   1705c:			; <UNDEFINED> instruction: 0xf0402b00
   17060:			; <UNDEFINED> instruction: 0x46588130
   17064:	msrge	CPSR_f, #14614528	; 0xdf0000
   17068:			; <UNDEFINED> instruction: 0xff36f7ff
   1706c:	ldrmi	r2, [r9], -r1, lsl #6
   17070:	tstls	r3, r8, lsl #6
   17074:	stmdbls	r4, {r1, r3, r4, r5, r6, r7, sl, lr}
   17078:	blmi	ff1a0080 <pclose@plt+0xff19ca70>
   1707c:	bmi	ff1e939c <pclose@plt+0xff1e5d8c>
   17080:	andhi	pc, r3, r1, asr r8	; <UNPREDICTABLE>
   17084:	stmdapl	pc, {r1, r2, r6, r7, r8, r9, fp, lr}	; <UNPREDICTABLE>
   17088:	ldrbtmi	r5, [fp], #-2190	; 0xfffff772
   1708c:	blmi	ff17bcb0 <pclose@plt+0xff1786a0>
   17090:	movwls	r4, #9339	; 0x247b
   17094:	ldrdcc	pc, [r0], -r8
   17098:	cmple	r2, r0, lsl #22
   1709c:	ldmdavs	r3!, {r3, r4, r5, fp, sp, lr}
   170a0:	mulle	r1, r8, r2
   170a4:	stc2	7, cr15, [r8, #956]!	; 0x3bc
   170a8:	suble	r2, r4, r0, lsl #24
   170ac:	svcvc	0x0087f5bb
   170b0:			; <UNDEFINED> instruction: 0xf46fbfc6
   170b4:	bl	2f3ad8 <pclose@plt+0x2f04c8>
   170b8:	ldrbmi	r0, [fp], -r2, lsl #6
   170bc:	movwls	r2, #6957	; 0x1b2d
   170c0:	adchi	pc, sp, r0
   170c4:	stmdb	r6!, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   170c8:	stmdavs	r2, {r0, r8, r9, fp, ip, pc}
   170cc:	andscc	pc, r3, r2, lsr r8	; <UNPREDICTABLE>
   170d0:	ldrle	r0, [r0, #-1307]!	; 0xfffffae5
   170d4:	svcvc	0x0088f5bb
   170d8:	adcshi	pc, lr, r0, lsl #5
   170dc:	eoreq	pc, sp, #-1073741782	; 0xc000002a
   170e0:	blx	feca8a54 <pclose@plt+0xfeca5444>
   170e4:	ldmdbeq	r2, {r1, r7, r9, ip, sp, lr, pc}^
   170e8:			; <UNDEFINED> instruction: 0xf0402a00
   170ec:	stccs	0, cr8, [r0], {152}	; 0x98
   170f0:	adchi	pc, r0, r0, asr #32
   170f4:			; <UNDEFINED> instruction: 0xf7ec9301
   170f8:	blls	91638 <pclose@plt+0x8e028>
   170fc:			; <UNDEFINED> instruction: 0xf8326802
   17100:	ldreq	r2, [r1, #-19]	; 0xffffffed
   17104:	addshi	pc, r6, r0, lsl #2
   17108:			; <UNDEFINED> instruction: 0xf7ff2401
   1710c:			; <UNDEFINED> instruction: 0xf5b0ff0f
   17110:	strmi	r7, [r3], r7, lsl #31
   17114:			; <UNDEFINED> instruction: 0xf7ffd0f9
   17118:			; <UNDEFINED> instruction: 0xf8d8fedf
   1711c:	blcs	23124 <pclose@plt+0x1fb14>
   17120:	strhcs	sp, [r0], -ip
   17124:			; <UNDEFINED> instruction: 0xf9d2f7fb
   17128:	andcc	lr, r1, #3571712	; 0x368000
   1712c:			; <UNDEFINED> instruction: 0xd1b5429a
   17130:	blx	fead50f6 <pclose@plt+0xfead1ae6>
   17134:			; <UNDEFINED> instruction: 0xf815e7b2
   17138:	bl	15722c <pclose@plt+0x153c1c>
   1713c:	bllt	618070 <pclose@plt+0x614a60>
   17140:			; <UNDEFINED> instruction: 0xb1b3685b
   17144:			; <UNDEFINED> instruction: 0xb1a4681c
   17148:	addsmi	r9, ip, #2048	; 0x800
   1714c:	blmi	fe5cb350 <pclose@plt+0xfe5c7d40>
   17150:	addsmi	r4, ip, #2063597568	; 0x7b000000
   17154:			; <UNDEFINED> instruction: 0xf5bbd128
   17158:	vpmax.f32	d23, d16, d7
   1715c:			; <UNDEFINED> instruction: 0xf1ab8087
   17160:	vld2.32	{d16-d19}, [pc]
   17164:			; <UNDEFINED> instruction: 0xf5b37287
   17168:	bl	2f7070 <pclose@plt+0x2f3a60>
   1716c:			; <UNDEFINED> instruction: 0xf0c00402
   17170:	blmi	fe3b73e0 <pclose@plt+0xfe3b3dd0>
   17174:	ldrbtmi	r2, [fp], #-1024	; 0xfffffc00
   17178:	andseq	pc, r0, #13828096	; 0xd30000
   1717c:	stc2	7, cr15, [sl, #1004]	; 0x3ec
   17180:	andlt	r4, fp, r0, lsr #12
   17184:	svchi	0x00f0e8bd
   17188:	svclt	0x00182801
   1718c:			; <UNDEFINED> instruction: 0xd1bc2400
   17190:	stccs	8, cr6, [r0, #-372]	; 0xfffffe8c
   17194:	blls	20b550 <pclose@plt+0x207f40>
   17198:	andsmi	pc, r8, #13828096	; 0xd30000
   1719c:	adcsle	r2, r4, r0, lsl #24
   171a0:			; <UNDEFINED> instruction: 0xf7fa2400
   171a4:			; <UNDEFINED> instruction: 0xe7b0ff31
   171a8:	ldrbtmi	r4, [fp], #-2945	; 0xfffff47f
   171ac:			; <UNDEFINED> instruction: 0xd070429c
   171b0:	bls	1a9fb8 <pclose@plt+0x1a69a8>
   171b4:	bne	ff8e83a8 <pclose@plt+0xff8e4d98>
   171b8:	blx	fece19c0 <pclose@plt+0xfecde3b0>
   171bc:	b	1413fd0 <pclose@plt+0x14109c0>
   171c0:	svclt	0x00081353
   171c4:	blcs	1fdcc <pclose@plt+0x1c7bc>
   171c8:	adcshi	pc, r4, r0, asr #32
   171cc:	cmnlt	r3, r5, lsl #22
   171d0:	bmi	1e7d5e8 <pclose@plt+0x1e79fd8>
   171d4:	stmpl	sl, {r0, r3, r4, r5, r6, r8, r9, fp, lr}
   171d8:	addsmi	r5, ip, #13303808	; 0xcb0000
   171dc:	addsmi	fp, r4, #24, 30	; 0x60
   171e0:	blmi	1e0b5fc <pclose@plt+0x1e07fec>
   171e4:	ldmdavs	fp, {r0, r1, r3, r6, r7, fp, ip, lr}
   171e8:			; <UNDEFINED> instruction: 0xf0002b00
   171ec:	blls	2774c4 <pclose@plt+0x273eb4>
   171f0:	stmdacs	r0, {r3, r4, fp, sp, lr}
   171f4:	blls	54b3d8 <pclose@plt+0x547dc8>
   171f8:			; <UNDEFINED> instruction: 0xf0002b00
   171fc:	bls	f74ac <pclose@plt+0xf3e9c>
   17200:	blx	fde2a <pclose@plt+0xfa81a>
   17204:	bls	553e14 <pclose@plt+0x550804>
   17208:	blcs	6f25c <pclose@plt+0x6bc4c>
   1720c:			; <UNDEFINED> instruction: 0xf8d9d0b8
   17210:	blcs	23218 <pclose@plt+0x1fc08>
   17214:	movwcs	sp, #4532	; 0x11b4
   17218:	andcc	pc, r0, r9, asr #17
   1721c:			; <UNDEFINED> instruction: 0xf8d9e7b0
   17220:	strcs	r3, [r1], #-0
   17224:			; <UNDEFINED> instruction: 0xf47f2b00
   17228:			; <UNDEFINED> instruction: 0xf04faf70
   1722c:	strls	r3, [r3], #-1023	; 0xfffffc01
   17230:	strb	r9, [sl, -r8, lsl #6]!
   17234:	ldrdcs	pc, [r0], -r9
   17238:	movtlt	r3, #11056	; 0x2b30
   1723c:	andcs	r9, sl, #49152	; 0xc000
   17240:	movwcc	pc, #6914	; 0x1b02	; <UNPREDICTABLE>
   17244:	strcs	r9, [r1], #-771	; 0xfffffcfd
   17248:	andmi	pc, r0, r9, asr #17
   1724c:			; <UNDEFINED> instruction: 0xf5bbe75d
   17250:	strmi	r7, [r4], -r8, lsl #31
   17254:	svcge	0x0042f6ff
   17258:	addsvc	pc, lr, #717225984	; 0x2ac00000
   1725c:	addvc	pc, r7, pc, ror #8
   17260:			; <UNDEFINED> instruction: 0xf282fab2
   17264:	movweq	lr, #2827	; 0xb0b
   17268:			; <UNDEFINED> instruction: 0xe73d0952
   1726c:	orreq	pc, r0, #-1073741822	; 0xc0000002
   17270:	svcvc	0x00c0f5b3
   17274:	svcge	0x007df4bf
   17278:	stmda	r8!, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1727c:			; <UNDEFINED> instruction: 0xf8536803
   17280:	ldrmi	r3, [fp, #43]	; 0x2b
   17284:	svcge	0x0075f43f
   17288:	strcs	r4, [r0], #-1691	; 0xfffff965
   1728c:	movwls	lr, #14082	; 0x3702
   17290:			; <UNDEFINED> instruction: 0xf8d9e7d9
   17294:	blcs	2329c <pclose@plt+0x1fc8c>
   17298:	svcge	0x0036f47f
   1729c:	strcs	r9, [r1], #-2819	; 0xfffff4fd
   172a0:	movwls	r0, #12443	; 0x309b
   172a4:			; <UNDEFINED> instruction: 0xf7ece731
   172a8:	stmdavs	r3, {r1, r4, r6, fp, sp, lr, pc}
   172ac:	eorcc	pc, r4, r3, asr r8	; <UNPREDICTABLE>
   172b0:	movwne	pc, #61955	; 0xf203	; <UNPREDICTABLE>
   172b4:			; <UNDEFINED> instruction: 0xf8dfe7e5
   172b8:	ldrbtmi	r9, [r9], #268	; 0x10c
   172bc:	stmdbvc	sl, {r0, r3, r8, sl, ip, sp, lr, pc}
   172c0:			; <UNDEFINED> instruction: 0xf1a0e6b3
   172c4:	blcs	1fd80cc <pclose@plt+0x1fd4abc>
   172c8:	mcrge	6, 6, pc, cr11, cr15, {1}	; <UNPREDICTABLE>
   172cc:	ldrbmi	r9, [sl], -r4, lsl #16
   172d0:	tstcs	r1, r2, lsr fp
   172d4:	stmiapl	r3, {sl, sp}^
   172d8:			; <UNDEFINED> instruction: 0xf7f06818
   172dc:	strtmi	pc, [r0], -r3, asr #26
   172e0:	pop	{r0, r1, r3, ip, sp, pc}
   172e4:	blmi	e3b2ac <pclose@plt+0xe37c9c>
   172e8:			; <UNDEFINED> instruction: 0xf8d3447b
   172ec:	blcs	23b54 <pclose@plt+0x20544>
   172f0:			; <UNDEFINED> instruction: 0xf7fad081
   172f4:	ldrb	pc, [lr, -r9, lsl #29]!	; <UNPREDICTABLE>
   172f8:			; <UNDEFINED> instruction: 0xf43f2c00
   172fc:	blmi	d03008 <pclose@plt+0xcff9f8>
   17300:	ldmpl	r3, {r2, r9, fp, ip, pc}^
   17304:			; <UNDEFINED> instruction: 0xf013781b
   17308:			; <UNDEFINED> instruction: 0xf43f0440
   1730c:			; <UNDEFINED> instruction: 0xf013af39
   17310:	eorle	r0, r7, r3, lsl #6
   17314:	svclt	0x00182b01
   17318:			; <UNDEFINED> instruction: 0xf47f4634
   1731c:	ldmdami	lr, {r0, r4, r5, r8, r9, sl, fp, sp, pc}
   17320:	tstcs	r3, sl, lsl r6
   17324:			; <UNDEFINED> instruction: 0x46034634
   17328:	stmiapl	r3, {r2, fp, ip, pc}^
   1732c:			; <UNDEFINED> instruction: 0xf7fd6818
   17330:	str	pc, [r5, -r9, ror #31]!
   17334:	svcvc	0x0088f5bb
   17338:	streq	pc, [r0], #-79	; 0xffffffb1
   1733c:			; <UNDEFINED> instruction: 0xf46fbfa4
   17340:	ldrmi	r7, [fp], #903	; 0x387
   17344:	ldc2l	0, cr15, [r2, #12]
   17348:			; <UNDEFINED> instruction: 0x46596838
   1734c:	blx	7d534c <pclose@plt+0x7d1d3c>
   17350:	ldmdavs	fp, {r1, r2, r4, r8, r9, sl, sp, lr, pc}
   17354:	ldmdavs	r0!, {r0, r3, r4, r6, r8, r9, sl, sp, lr, pc}
   17358:	tstcs	r1, sl, asr r6
   1735c:			; <UNDEFINED> instruction: 0xf7f02400
   17360:	str	pc, [sp, -r1, lsl #26]
   17364:	ldrmi	r4, [ip], -ip, lsl #16
   17368:	tstcs	r3, r1, lsl #4
   1736c:	stmdals	r4, {r0, r1, r9, sl, lr}
   17370:	ldmdavs	r8, {r0, r1, r6, r7, fp, ip, lr}
   17374:			; <UNDEFINED> instruction: 0xff9cf7fd
   17378:	svclt	0x0000e702
   1737c:	andeq	r4, r2, r0, ror #24
   17380:	andeq	r0, r0, r0, asr #5
   17384:	andeq	r7, r2, r0, lsl #6
   17388:	strdeq	r7, [r2], -r2
   1738c:	andeq	r0, r0, r4, asr r3
   17390:			; <UNDEFINED> instruction: 0x000272b0
   17394:			; <UNDEFINED> instruction: 0x000002bc
   17398:	andeq	r0, r0, r4, ror #5
   1739c:	andeq	r0, r0, r4, lsr #4
   173a0:	muleq	r2, sl, r2
   173a4:			; <UNDEFINED> instruction: 0xffffb201
   173a8:			; <UNDEFINED> instruction: 0xffffb149
   173ac:	andeq	r7, r2, lr, lsr #3
   173b0:			; <UNDEFINED> instruction: 0xffffb0eb
   173b4:			; <UNDEFINED> instruction: 0xffffa919
   173b8:	andeq	r0, r0, r4, lsl r3
   173bc:	andeq	r0, r0, r0, asr r2
   173c0:	andeq	r0, r0, r8, lsl #5
   173c4:	andeq	r7, r2, sl, rrx
   173c8:	andeq	r7, r2, ip, lsr r0
   173cc:	andeq	r0, r0, r0, ror r2
   173d0:	andcs	r4, r0, #3538944	; 0x360000
   173d4:	push	{r1, r2, r4, r5, r8, fp, lr}
   173d8:	ldrbtmi	r4, [r8], #-496	; 0xfffffe10
   173dc:	addlt	r4, r4, r5, lsr fp
   173e0:			; <UNDEFINED> instruction: 0xf8df4f35
   173e4:	ldrbtmi	r8, [fp], #-216	; 0xffffff28
   173e8:	ldrbtmi	r5, [pc], #-2113	; 173f0 <pclose@plt+0x13de0>
   173ec:	ldrbtmi	r4, [r8], #3380	; 0xd34
   173f0:	stmdavs	r9, {r4, r9, sl, lr}
   173f4:			; <UNDEFINED> instruction: 0xf04f9103
   173f8:	ldrbtmi	r0, [sp], #-256	; 0xffffff00
   173fc:	rsbcs	pc, ip, #12779520	; 0xc30000
   17400:			; <UNDEFINED> instruction: 0xf7fbb9f0
   17404:	ldmib	r7, {r0, r1, r5, r6, fp, ip, sp, lr, pc}^
   17408:	addsmi	r3, sl, #268435456	; 0x10000000
   1740c:	bmi	b8b4b0 <pclose@plt+0xb87ea0>
   17410:	stmiapl	sl!, {r0, r2, r3, r5, r8, r9, fp, lr}
   17414:	ldmdavs	r3, {r1, r2, r3, r5, r6, r7, fp, ip, lr}
   17418:	stmiblt	r3!, {r4, r5, fp, sp, lr}^
   1741c:	blx	ffb553e2 <pclose@plt+0xffb51dd2>
   17420:	andcs	r4, r1, #2752512	; 0x2a0000
   17424:	ldrmi	r2, [r1], -r0, lsl #6
   17428:	stmdage	r2, {r2, r3, r5, fp, ip, lr}
   1742c:	stmdavs	r0!, {ip, pc}
   17430:	stc2l	7, cr15, [r4, #1020]!	; 0x3fc
   17434:	stmiblt	r8!, {r2, r9, sl, lr}
   17438:	rsbeq	pc, ip, #216, 16	; 0xd80000
   1743c:	rscle	r2, r0, r0, lsl #16
   17440:	blmi	6e9cd4 <pclose@plt+0x6e66c4>
   17444:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   17448:	blls	f14b8 <pclose@plt+0xedea8>
   1744c:	qsuble	r4, sl, sl
   17450:	pop	{r2, ip, sp, pc}
   17454:			; <UNDEFINED> instruction: 0xf7ef81f0
   17458:	ldmdavs	r0!, {r0, r1, r3, r5, r6, r8, fp, ip, sp, lr, pc}
   1745c:			; <UNDEFINED> instruction: 0xf7efe7de
   17460:	bfi	pc, r3, #20, #1	; <UNPREDICTABLE>
   17464:	ldrbtmi	r4, [fp], #-2843	; 0xfffff4e5
   17468:	andscc	pc, r8, #13828096	; 0xd30000
   1746c:	stmdbls	r2, {r0, r1, r6, r7, r8, ip, sp, pc}
   17470:			; <UNDEFINED> instruction: 0x47a06830
   17474:	bmi	66a0dc <pclose@plt+0x666acc>
   17478:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
   1747c:	svclt	0x0018429c
   17480:			; <UNDEFINED> instruction: 0xd1044294
   17484:	ldrbtmi	r4, [fp], #-2838	; 0xfffff4ea
   17488:	rsbeq	pc, ip, #13828096	; 0xd30000
   1748c:	blmi	591374 <pclose@plt+0x58dd64>
   17490:	mvnscc	pc, pc, asr #32
   17494:	ldrbtmi	r6, [fp], #-2098	; 0xfffff7ce
   17498:			; <UNDEFINED> instruction: 0xf8d36151
   1749c:	str	r0, [pc, ip, ror #4]!
   174a0:	stc2	0, cr15, [r4, #-12]!
   174a4:			; <UNDEFINED> instruction: 0xf7ebe7e3
   174a8:	svclt	0x0000ee8e
   174ac:	andeq	r4, r2, lr, lsl #17
   174b0:	andeq	r0, r0, r0, ror #4
   174b4:	andeq	r6, r2, lr, lsr pc
   174b8:	andeq	r6, r2, sl, lsr pc
   174bc:	andeq	r6, r2, r6, lsr pc
   174c0:	andeq	r4, r2, lr, ror #16
   174c4:	andeq	r0, r0, r0, lsl #6
   174c8:	andeq	r0, r0, r4, ror #5
   174cc:	andeq	r0, r0, r0, ror #5
   174d0:	andeq	r4, r2, r4, lsr #16
   174d4:			; <UNDEFINED> instruction: 0x00026ebe
   174d8:			; <UNDEFINED> instruction: 0xffffdbfd
   174dc:			; <UNDEFINED> instruction: 0xffffdc37
   174e0:	muleq	r2, lr, lr
   174e4:	andeq	r6, r2, lr, lsl #29
   174e8:	ldrbmi	lr, [r0, sp, lsr #18]!
   174ec:	bmi	1f28d4c <pclose@plt+0x1f2573c>
   174f0:	blmi	1f43710 <pclose@plt+0x1f40100>
   174f4:	ldrbtmi	r4, [sl], #-1541	; 0xfffff9fb
   174f8:			; <UNDEFINED> instruction: 0x460c4f7b
   174fc:	ldrbtmi	r5, [pc], #-2259	; 17504 <pclose@plt+0x13ef4>
   17500:	movwls	r6, #22555	; 0x581b
   17504:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   17508:	blx	fe0554fe <pclose@plt+0xfe051eee>
   1750c:	rsbsle	r2, fp, r0, lsl #28
   17510:			; <UNDEFINED> instruction: 0xf7fb4630
   17514:	stccs	12, cr15, [r0], {59}	; 0x3b
   17518:	addhi	pc, r7, r0
   1751c:	ldrtmi	sl, [r0], -r2, lsl #28
   17520:	blx	ff2d54f6 <pclose@plt+0xff2d1ee6>
   17524:	ldmdbmi	r2!, {r0, r4, r5, r6, r9, fp, lr}^
   17528:	ldrbtmi	r4, [sl], #-1571	; 0xfffff9dd
   1752c:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
   17530:			; <UNDEFINED> instruction: 0xf7f49400
   17534:	stmdbmi	pc!, {r0, r1, r2, r4, r6, r7, r9, sl, fp, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   17538:	ldrtmi	r2, [r0], -fp, lsl #4
   1753c:	tstcc	r4, r9, ror r4
   17540:	stc2l	7, cr15, [r6], #-972	; 0xfffffc34
   17544:	ldrtmi	r4, [r0], -ip, ror #18
   17548:			; <UNDEFINED> instruction: 0xf7f44479
   1754c:	stmdavs	fp!, {r0, r1, r3, r6, r7, r9, sl, fp, ip, sp, lr, pc}
   17550:			; <UNDEFINED> instruction: 0xf8dfb1fb
   17554:	strcs	sl, [r0], #-424	; 0xfffffe58
   17558:	ldrdls	pc, [r4, pc]!	; <UNPREDICTABLE>
   1755c:	ldrdhi	pc, [r4, pc]!	; <UNPREDICTABLE>
   17560:	ldrbtmi	r4, [r9], #1274	; 0x4fa
   17564:	strcc	r4, [r1], #-1272	; 0xfffffb08
   17568:			; <UNDEFINED> instruction: 0x4651685b
   1756c:			; <UNDEFINED> instruction: 0x46224630
   17570:	mrc2	7, 5, pc, cr8, cr4, {7}
   17574:	ldmvs	sl, {r0, r1, r3, r5, fp, sp, lr}
   17578:			; <UNDEFINED> instruction: 0x4649b11a
   1757c:			; <UNDEFINED> instruction: 0xf7f44630
   17580:			; <UNDEFINED> instruction: 0x4641feb1
   17584:			; <UNDEFINED> instruction: 0xf7f44630
   17588:			; <UNDEFINED> instruction: 0xf855fead
   1758c:	blcs	271a4 <pclose@plt+0x23b94>
   17590:			; <UNDEFINED> instruction: 0xf7f9d1e9
   17594:	mrrcmi	12, 1, pc, ip, cr3	; <UNPREDICTABLE>
   17598:			; <UNDEFINED> instruction: 0x4605447c
   1759c:			; <UNDEFINED> instruction: 0xf8c4485b
   175a0:	ldrbtmi	r5, [r8], #-564	; 0xfffffdcc
   175a4:	ldc2l	0, cr15, [sl], #16
   175a8:	eorsvs	pc, r4, #212, 16	; 0xd40000
   175ac:	ldmdami	r8, {r0, r1, r9, sl, lr}^
   175b0:	ldrbtmi	r6, [r8], #-43	; 0xffffffd5
   175b4:	ldc2l	0, cr15, [r2], #16
   175b8:	blls	bddd0 <pclose@plt+0xba7c0>
   175bc:	eorspl	pc, r4, #212, 16	; 0xd40000
   175c0:	ldrbtmi	r4, [r9], #-2388	; 0xfffff6ac
   175c4:			; <UNDEFINED> instruction: 0x461860b0
   175c8:	andcc	lr, r3, #3227648	; 0x314000
   175cc:	ldcl	7, cr15, [r2, #-940]!	; 0xfffffc54
   175d0:	ldrmi	r2, [r1], -r0, lsl #4
   175d4:	strtmi	r6, [r8], -r8, lsr #3
   175d8:	mrc2	7, 4, pc, cr14, cr3, {7}
   175dc:			; <UNDEFINED> instruction: 0xf8d44b4e
   175e0:	ldmpl	fp!, {r2, r4, r5, r9, ip}^
   175e4:			; <UNDEFINED> instruction: 0xf7fb6818
   175e8:			; <UNDEFINED> instruction: 0xf7fffe01
   175ec:			; <UNDEFINED> instruction: 0xf7fafef1
   175f0:	bmi	12d7334 <pclose@plt+0x12d3d24>
   175f4:	ldrbtmi	r4, [sl], #-2875	; 0xfffff4c5
   175f8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   175fc:	subsmi	r9, sl, r5, lsl #22
   17600:	andlt	sp, r6, ip, ror #2
   17604:			; <UNDEFINED> instruction: 0x87f0e8bd
   17608:	andcs	r4, r5, #1130496	; 0x114000
   1760c:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
   17610:	ldcl	7, cr15, [r2, #940]	; 0x3ac
   17614:			; <UNDEFINED> instruction: 0xf7f54631
   17618:	stmdbmi	r2, {r0, r2, r3, r4, r6, r7, r8, fp, ip, sp, lr, pc}^
   1761c:	ldrbtmi	r4, [r9], #-1586	; 0xfffff9ce
   17620:	stc2	0, cr15, [sl], {3}
   17624:			; <UNDEFINED> instruction: 0xf47f2c00
   17628:	stccs	15, cr10, [r0, #-484]	; 0xfffffe1c
   1762c:	stccc	0, cr13, [r4, #-240]	; 0xffffff10
   17630:	svcne	0x0004f855
   17634:	eorsle	r2, r5, r0, lsl #18
   17638:	blmi	f03e30 <pclose@plt+0xf00820>
   1763c:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
   17640:	eorsle	r2, r4, r0, lsl #22
   17644:	ldrmi	r2, [r1], -r0, lsl #4
   17648:	addmi	r6, r8, #216, 16	; 0xd80000
   1764c:	ldrmi	fp, [sl], -r8, asr #31
   17650:	svclt	0x00c8681b
   17654:	blcs	28e60 <pclose@plt+0x25850>
   17658:	movtlt	sp, #8694	; 0x21f6
   1765c:	ldmpl	lr!, {r1, r2, r3, r5, r8, r9, fp, lr}^
   17660:			; <UNDEFINED> instruction: 0xf0026032
   17664:	stmdavs	r9!, {r0, r1, r5, sl, fp, ip, sp, lr, pc}
   17668:			; <UNDEFINED> instruction: 0xf7fd4604
   1766c:	stmibvs	r3!, {r0, r3, r4, r8, fp, ip, sp, lr, pc}
   17670:	andcs	fp, r1, fp, lsr r3
   17674:			; <UNDEFINED> instruction: 0xf900f003
   17678:	blmi	a115e8 <pclose@plt+0xa0dfd8>
   1767c:	ldmdavs	r4!, {r1, r2, r3, r4, r5, r6, r7, fp, ip, lr}
   17680:			; <UNDEFINED> instruction: 0xf7fd4620
   17684:	stmibvs	r3!, {r0, r2, r3, r8, fp, ip, sp, lr, pc}
   17688:	bicsle	r2, r1, r0, lsl #22
   1768c:	svcne	0x0004f855
   17690:	mvnsle	r2, r0, lsl #18
   17694:			; <UNDEFINED> instruction: 0xf7ed6834
   17698:			; <UNDEFINED> instruction: 0x4601fdd1
   1769c:			; <UNDEFINED> instruction: 0xf7fb4620
   176a0:	str	pc, [r2, r5, lsr #27]!
   176a4:	lslle	r2, r0, #24
   176a8:	ldmpl	lr!, {r0, r1, r3, r4, r8, r9, fp, lr}^
   176ac:			; <UNDEFINED> instruction: 0xf7efe7f2
   176b0:	blmi	7d5a64 <pclose@plt+0x7d2454>
   176b4:	ldmpl	fp!, {r1, r2, r3, r4, fp, lr}^
   176b8:	ldmdavs	r9, {r3, r4, r5, r6, sl, lr}
   176bc:	blx	a556b0 <pclose@plt+0xa520a0>
   176c0:			; <UNDEFINED> instruction: 0x4620e793
   176c4:	ldc2l	0, cr15, [lr], {2}
   176c8:			; <UNDEFINED> instruction: 0xf8def7ef
   176cc:	ldmdami	sl, {r0, r3, r4, r8, r9, fp, lr}
   176d0:	ldrbtmi	r5, [r8], #-2299	; 0xfffff705
   176d4:			; <UNDEFINED> instruction: 0xf7fb6819
   176d8:	usad8	r6, fp, sl
   176dc:	ldcl	7, cr15, [r2, #-940]!	; 0xfffffc54
   176e0:	andeq	r4, r2, r2, ror r7
   176e4:	andeq	r0, r0, r0, ror #4
   176e8:	andeq	r4, r2, sl, ror #14
   176ec:	andeq	lr, r0, lr, lsl #18
   176f0:	andeq	r1, r1, r6, asr r0
   176f4:	andeq	r1, r1, r4, asr #2
   176f8:	andeq	lr, r0, r8, lsr #16
   176fc:	andeq	r1, r1, r0, lsl #1
   17700:	ldrdeq	lr, [r0], -sl
   17704:	andeq	pc, r0, r8, ror #31
   17708:	andeq	r6, r2, ip, lsl #27
   1770c:	andeq	r0, r1, sl, asr #17
   17710:	andeq	r1, r1, sl, lsr r0
   17714:	andeq	lr, r0, sl, ror #14
   17718:	andeq	r0, r0, r4, ror #5
   1771c:	andeq	r4, r2, r2, ror r6
   17720:	andeq	r0, r1, r2, lsl pc
   17724:			; <UNDEFINED> instruction: 0x0000ecba
   17728:	ldrdeq	r0, [r0], -ip
   1772c:	andeq	r0, r0, r0, lsl r3
   17730:	andeq	lr, r0, r4, lsl #7
   17734:	andeq	r0, r0, ip, lsl r2
   17738:	andeq	lr, r0, sl, ror #6
   1773c:	bmi	26a364 <pclose@plt+0x266d54>
   17740:	ldmpl	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   17744:	stmdblt	r3!, {r0, r1, r3, r4, fp, sp, lr}
   17748:	ldrbtmi	r4, [sl], #-2567	; 0xfffff5f9
   1774c:	eorcc	pc, r8, #12713984	; 0xc20000
   17750:	blmi	1a9518 <pclose@plt+0x1a5f08>
   17754:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
   17758:	eorcs	pc, ip, #12779520	; 0xc30000
   1775c:	svclt	0x00004770
   17760:	andeq	r4, r2, r8, lsr #10
   17764:	andeq	r0, r0, r0, asr #5
   17768:	ldrdeq	r6, [r2], -sl
   1776c:	andeq	r6, r2, lr, asr #23
   17770:			; <UNDEFINED> instruction: 0x2114b5f8
   17774:	strcs	r4, [r0, -lr, lsr #22]
   17778:	ldrbtmi	r4, [fp], #-2094	; 0xfffff7d2
   1777c:	vstmdbmi	pc!, {s8-s53}
   17780:	ldrbtmi	r5, [sl], #-2076	; 0xfffff7e4
   17784:	cfstrsne	mvf4, [r6, #-500]!	; 0xfffffe0c
   17788:	ldrtmi	r6, [r0], -r2, lsr #32
   1778c:	addvc	pc, r4, r4, asr #17
   17790:	stcl	7, cr15, [r4, #940]	; 0x3ac
   17794:	tstcs	r6, r0, lsr r6
   17798:	stcl	7, cr15, [r0, #940]	; 0x3ac
   1779c:	tstcs	r5, r0, lsr r6
   177a0:	ldc	7, cr15, [ip, #940]!	; 0x3ac
   177a4:	tstcs	ip, r0, lsr r6
   177a8:	ldc	7, cr15, [r8, #940]!	; 0x3ac
   177ac:	tstcs	r3, r0, lsr r6
   177b0:	ldc	7, cr15, [r4, #940]!	; 0x3ac
   177b4:	tstcs	r2, r0, lsr r6
   177b8:	ldc	7, cr15, [r0, #940]!	; 0x3ac
   177bc:	tstcs	pc, r0, lsr r6	; <UNPREDICTABLE>
   177c0:	stc	7, cr15, [ip, #940]!	; 0x3ac
   177c4:	tstcs	sl, r0, lsr r6
   177c8:	stc	7, cr15, [r8, #940]!	; 0x3ac
   177cc:	strtmi	r4, [sl], -r1, lsr #12
   177d0:			; <UNDEFINED> instruction: 0xf7eb2014
   177d4:			; <UNDEFINED> instruction: 0xf105ed36
   177d8:	strtmi	r0, [r1], -ip, lsl #5
   177dc:			; <UNDEFINED> instruction: 0xf7eb2016
   177e0:			; <UNDEFINED> instruction: 0xf505ed30
   177e4:	strtmi	r7, [r1], -ip, lsl #5
   177e8:			; <UNDEFINED> instruction: 0xf7eb2015
   177ec:			; <UNDEFINED> instruction: 0xf505ed2a
   177f0:			; <UNDEFINED> instruction: 0x462172d2
   177f4:			; <UNDEFINED> instruction: 0xf7eb201c
   177f8:			; <UNDEFINED> instruction: 0xf505ed24
   177fc:	strtmi	r7, [r1], -ip, lsl #4
   17800:			; <UNDEFINED> instruction: 0xf7eb2003
   17804:			; <UNDEFINED> instruction: 0xf505ed1e
   17808:	strtmi	r7, [r1], -pc, lsr #4
   1780c:			; <UNDEFINED> instruction: 0xf7eb2002
   17810:			; <UNDEFINED> instruction: 0xf505ed18
   17814:			; <UNDEFINED> instruction: 0x46217252
   17818:			; <UNDEFINED> instruction: 0xf7eb200f
   1781c:			; <UNDEFINED> instruction: 0xf505ed12
   17820:			; <UNDEFINED> instruction: 0x46217275
   17824:	pop	{r1, r3, sp}
   17828:			; <UNDEFINED> instruction: 0xf7eb40f8
   1782c:	svclt	0x0000bd07
   17830:	andeq	r4, r2, lr, ror #9
   17834:	andeq	r0, r0, ip, lsr r2
   17838:	andeq	r0, r0, fp, asr r1
   1783c:	andeq	r6, r2, r4, lsl lr
   17840:			; <UNDEFINED> instruction: 0xf000b538
   17844:	ldcmi	14, cr15, [r2], {255}	; 0xff
   17848:	ldrbtmi	r4, [ip], #-2834	; 0xfffff4ee
   1784c:	ldmdavs	r8, {r0, r1, r5, r6, r7, fp, ip, lr}
   17850:	ldc2l	7, cr15, [sl, #948]!	; 0x3b4
   17854:	stmiapl	r3!, {r4, r8, r9, fp, lr}^
   17858:	ldmiblt	fp, {r0, r1, r3, r4, fp, sp, lr}
   1785c:	stmiapl	r5!, {r0, r1, r2, r3, r8, r9, fp, lr}^
   17860:	tstcs	r1, pc, lsl #22
   17864:	ldmdavs	r8, {r0, r1, r5, r6, r7, fp, ip, lr}
   17868:	stc2	0, cr15, [r8], {2}
   1786c:			; <UNDEFINED> instruction: 0xf80cf7ef
   17870:			; <UNDEFINED> instruction: 0xf7ef6828
   17874:	blmi	315f80 <pclose@plt+0x312970>
   17878:	ldmdavs	r8, {r0, r1, r5, r6, r7, fp, ip, lr}
   1787c:	ldrhtmi	lr, [r8], -sp
   17880:	ldclt	7, cr15, [r0], #-940	; 0xfffffc54
   17884:	stmiapl	r5!, {r0, r2, r8, r9, fp, lr}^
   17888:			; <UNDEFINED> instruction: 0xf7f16828
   1788c:	strb	pc, [r7, sp, ror #24]!	; <UNPREDICTABLE>
   17890:	andeq	r4, r2, lr, lsl r4
   17894:	andeq	r0, r0, ip, lsl r3
   17898:	andeq	r0, r0, ip, lsl #4
   1789c:	andeq	r0, r0, r4, ror #5
   178a0:	ldrdeq	r0, [r0], -ip
   178a4:	andeq	r0, r0, r4, lsr #6
   178a8:			; <UNDEFINED> instruction: 0xf001b538
   178ac:	blmi	295c30 <pclose@plt+0x292620>
   178b0:	stmdbmi	sl, {r0, r3, r9, fp, lr}
   178b4:	ldmpl	ip, {r0, r1, r3, r4, r5, r6, sl, lr}
   178b8:	stmdavs	r0!, {r0, r2, r3, r4, r6, fp, ip, lr}
   178bc:			; <UNDEFINED> instruction: 0xf7ed6829
   178c0:	stmdavs	r9!, {r0, r1, r2, r4, r6, r7, r8, sl, fp, ip, sp, lr, pc}
   178c4:			; <UNDEFINED> instruction: 0xf0036820
   178c8:	pop	{r0, r5, fp, ip, sp, lr, pc}
   178cc:			; <UNDEFINED> instruction: 0xf7ff4038
   178d0:	svclt	0x0000bfb7
   178d4:			; <UNDEFINED> instruction: 0x000243b4
   178d8:	andeq	r0, r0, r8, asr r3
   178dc:	andeq	r0, r0, ip, asr #6
   178e0:	blmi	18ea270 <pclose@plt+0x18e6c60>
   178e4:	ldrblt	r4, [r0, #1146]!	; 0x47a
   178e8:	ldmpl	r3, {r0, r2, r6, r7, ip, sp, pc}^
   178ec:	stclmi	6, cr4, [r1, #-16]!
   178f0:	movtls	r6, #14363	; 0x381b
   178f4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   178f8:	ldrbtmi	r1, [sp], #-3715	; 0xfffff17d
   178fc:	stmdale	r2, {r1, r3, r4, r8, r9, fp, sp}^
   17900:			; <UNDEFINED> instruction: 0xf003e8df
   17904:	cmpmi	r1, fp, asr #22
   17908:	cmpmi	r1, r1, asr #2
   1790c:	cmpmi	r1, lr, lsl #2
   17910:	cmpmi	r1, r1, asr #22
   17914:	blmi	12e7e20 <pclose@plt+0x12e4810>
   17918:	cmpmi	r1, fp, asr #2
   1791c:	andeq	r4, lr, r1, asr #2
   17920:			; <UNDEFINED> instruction: 0xf000281c
   17924:	stmdacs	sl, {r1, r7, pc}
   17928:	andcs	fp, r0, #24, 30	; 0x60
   1792c:	bmi	14cbd40 <pclose@plt+0x14c8730>
   17930:			; <UNDEFINED> instruction: 0xf502447a
   17934:	blmi	1474310 <pclose@plt+0x1470d00>
   17938:	cdpmi	6, 5, cr4, cr1, cr0, {1}
   1793c:	stmiapl	r9!, {r1, r2, r3, r4, r5, r6, sl, lr}^
   17940:	ldcl	7, cr15, [lr], #-940	; 0xfffffc54
   17944:	strbtcc	pc, [r0], #-2262	; 0xfffff72a	; <UNPREDICTABLE>
   17948:			; <UNDEFINED> instruction: 0xf0402b00
   1794c:	strcs	r8, [r1, -ip, lsl #1]
   17950:	strbtvc	pc, [r0], #-2246	; 0xfffff73a	; <UNPREDICTABLE>
   17954:			; <UNDEFINED> instruction: 0xffa8f7ff
   17958:			; <UNDEFINED> instruction: 0xf8d6aa23
   1795c:	cfstrsge	mvf3, [r3, #-384]	; 0xfffffe80
   17960:	andls	r4, r1, #16, 12	; 0x1000000
   17964:			; <UNDEFINED> instruction: 0xf8c63b01
   17968:			; <UNDEFINED> instruction: 0xf7eb3460
   1796c:			; <UNDEFINED> instruction: 0x4628edda
   17970:	ldcl	7, cr15, [r6, #940]	; 0x3ac
   17974:	strtmi	r4, [r8], -r1, lsr #12
   17978:	ldcl	7, cr15, [r0], {235}	; 0xeb
   1797c:	strtmi	r9, [r9], -r1, lsl #20
   17980:			; <UNDEFINED> instruction: 0xf7eb4638
   17984:	bmi	101289c <pclose@plt+0x100f28c>
   17988:	ldrbtmi	r4, [sl], #-2873	; 0xfffff4c7
   1798c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   17990:	subsmi	r9, sl, r3, asr #22
   17994:	sublt	sp, r5, ip, asr r1
   17998:	ldmdacs	r4, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
   1799c:	ldmdacs	r6, {r1, r6, ip, lr, pc}
   179a0:	mrcmi	1, 1, sp, cr9, cr9, {1}
   179a4:	sxtab16cc	r4, ip, lr, ror #8
   179a8:	andcs	r4, r0, r8, lsr fp
   179ac:	stmiapl	fp!, {r0, r1, r8, r9, sl, fp, sp, pc}^
   179b0:	stmdbcc	r1, {r0, r3, r4, fp, sp, lr}
   179b4:	stc2l	0, cr15, [sl, #-0]
   179b8:	cdp2	0, 3, cr15, cr2, cr0, {0}
   179bc:	stmiapl	fp!, {r2, r4, r5, r8, r9, fp, lr}^
   179c0:			; <UNDEFINED> instruction: 0xf7eb6818
   179c4:			; <UNDEFINED> instruction: 0xf001eb92
   179c8:	ldrtmi	pc, [r1], -pc, asr #24	; <UNPREDICTABLE>
   179cc:	strtmi	r2, [r0], -r0, lsl #4
   179d0:	ldc	7, cr15, [r6], #-940	; 0xfffffc54
   179d4:	andls	sl, r1, #143360	; 0x23000
   179d8:			; <UNDEFINED> instruction: 0xf7eb4610
   179dc:	ldrtmi	lr, [r8], -r2, lsr #27
   179e0:	ldc	7, cr15, [lr, #940]	; 0x3ac
   179e4:	ldrtmi	r4, [r8], -r1, lsr #12
   179e8:	ldc	7, cr15, [r8], {235}	; 0xeb
   179ec:	ldrtmi	r9, [r9], -r1, lsl #20
   179f0:			; <UNDEFINED> instruction: 0xf7eb2001
   179f4:			; <UNDEFINED> instruction: 0xf7ebeb8c
   179f8:			; <UNDEFINED> instruction: 0x4621ecd4
   179fc:	stcl	7, cr15, [r4], {235}	; 0xeb
   17a00:	blx	1ed3a0e <pclose@plt+0x1ed03fe>
   17a04:			; <UNDEFINED> instruction: 0x46324b1d
   17a08:	stmiapl	r9!, {r5, r9, sl, lr}^
   17a0c:	ldc	7, cr15, [r8], {235}	; 0xeb
   17a10:			; <UNDEFINED> instruction: 0xff4af7ff
   17a14:	ldmdacs	r5, {r0, r1, r2, r4, r5, r7, r8, r9, sl, sp, lr, pc}
   17a18:	mnfmie	f5, #4.0
   17a1c:			; <UNDEFINED> instruction: 0xf506447e
   17a20:	strb	r7, [r1, ip, lsl #13]
   17a24:	ldrbtmi	r4, [lr], #-3612	; 0xfffff1e4
   17a28:	bmi	751928 <pclose@plt+0x74e318>
   17a2c:			; <UNDEFINED> instruction: 0xf502447a
   17a30:			; <UNDEFINED> instruction: 0xe78072d2
   17a34:	tstle	r4, r3, lsl #16
   17a38:	ldrbtmi	r4, [lr], #-3609	; 0xfffff1e7
   17a3c:	strvc	pc, [ip], -r6, lsl #10
   17a40:	stmdacs	r2, {r1, r4, r5, r7, r8, r9, sl, sp, lr, pc}
   17a44:	mnfmis	f5, f6
   17a48:			; <UNDEFINED> instruction: 0xf506447e
   17a4c:	str	r7, [fp, pc, lsr #12]!
   17a50:	bl	fee55a04 <pclose@plt+0xfee523f4>
   17a54:			; <UNDEFINED> instruction: 0xf04f280f
   17a58:			; <UNDEFINED> instruction: 0xd1a50600
   17a5c:	ldrbtmi	r4, [lr], #-3602	; 0xfffff1ee
   17a60:	ldrbvc	pc, [r2], -r6, lsl #10	; <UNPREDICTABLE>
   17a64:			; <UNDEFINED> instruction: 0xf7ebe7a0
   17a68:	svclt	0x0000edb0
   17a6c:	andeq	r4, r2, r4, lsl #7
   17a70:	andeq	r0, r0, r0, ror #4
   17a74:	andeq	r4, r2, lr, ror #6
   17a78:	andeq	r6, r2, r8, ror #24
   17a7c:	andeq	r0, r0, ip, lsr r2
   17a80:	andeq	r6, r2, ip, asr ip
   17a84:	ldrdeq	r4, [r2], -lr
   17a88:	strdeq	r6, [r2], -r4
   17a8c:	andeq	r0, r0, ip, asr #6
   17a90:	andeq	r0, r0, r4, lsr #6
   17a94:	andeq	r6, r2, ip, ror fp
   17a98:	andeq	r6, r2, r2, ror fp
   17a9c:	andeq	r6, r2, ip, ror #22
   17aa0:	andeq	r6, r2, lr, asr fp
   17aa4:	andeq	r6, r2, r0, asr fp
   17aa8:	andeq	r6, r2, sl, lsr fp
   17aac:	ldmdbmi	sl, {r0, r3, r4, r8, r9, fp, lr}
   17ab0:	ldrbtmi	r4, [fp], #-2586	; 0xfffff5e6
   17ab4:	ldrlt	r4, [r0, #-1145]!	; 0xfffffb87
   17ab8:			; <UNDEFINED> instruction: 0xf8d3b0c5
   17abc:	stmpl	sl, {r5, r6, sl, lr}
   17ac0:	subls	r6, r3, #1179648	; 0x120000
   17ac4:	andeq	pc, r0, #79	; 0x4f
   17ac8:	blmi	5840a0 <pclose@plt+0x580a90>
   17acc:	bmi	564ad8 <pclose@plt+0x5614c8>
   17ad0:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
   17ad4:	strbtmi	pc, [r0], #-2243	; 0xfffff73d	; <UNPREDICTABLE>
   17ad8:	ldmpl	r3, {r4, r8, r9, fp, lr}^
   17adc:	blls	10f1b4c <pclose@plt+0x10ee53c>
   17ae0:	tstle	r4, sl, asr r0
   17ae4:	ldclt	0, cr11, [r0, #-276]!	; 0xfffffeec
   17ae8:	strtmi	sl, [r8], -r3, lsl #26
   17aec:	ldc	7, cr15, [r8, #-940]	; 0xfffffc54
   17af0:	andls	sl, r1, #143360	; 0x23000
   17af4:			; <UNDEFINED> instruction: 0xf7eb4610
   17af8:			; <UNDEFINED> instruction: 0x4628ed14
   17afc:			; <UNDEFINED> instruction: 0xf7eb211c
   17b00:	bls	92b40 <pclose@plt+0x8f530>
   17b04:	strtmi	r4, [r0], -r9, lsr #12
   17b08:	bl	55abc <pclose@plt+0x524ac>
   17b0c:			; <UNDEFINED> instruction: 0xf7ebe7dd
   17b10:	svclt	0x0000eb5a
   17b14:	andeq	r6, r2, r6, ror #21
   17b18:			; <UNDEFINED> instruction: 0x000241b4
   17b1c:	andeq	r0, r0, r0, ror #4
   17b20:	andeq	r6, r2, r8, asr #21
   17b24:	muleq	r2, r6, r1
   17b28:	blmi	669f90 <pclose@plt+0x666980>
   17b2c:	bmi	668d18 <pclose@plt+0x665708>
   17b30:	ldrbtmi	fp, [sl], #-1296	; 0xfffffaf0
   17b34:	sbclt	r5, r4, fp, asr #17
   17b38:	movtls	r6, #14363	; 0x381b
   17b3c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   17b40:	strbtcc	pc, [r0], #-2258	; 0xfffff72e	; <UNPREDICTABLE>
   17b44:			; <UNDEFINED> instruction: 0xf8c23b01
   17b48:	cmplt	fp, r0, ror #8
   17b4c:	blmi	42a39c <pclose@plt+0x426d8c>
   17b50:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   17b54:	blls	10f1bc4 <pclose@plt+0x10ee5b4>
   17b58:	tstle	r4, sl, asr r0
   17b5c:	ldclt	0, cr11, [r0, #-272]	; 0xfffffef0
   17b60:			; <UNDEFINED> instruction: 0xac03aa23
   17b64:	ldrmi	r9, [r0], -r1, lsl #4
   17b68:	ldcl	7, cr15, [sl], {235}	; 0xeb
   17b6c:			; <UNDEFINED> instruction: 0xf7eb4620
   17b70:			; <UNDEFINED> instruction: 0x4620ecd8
   17b74:			; <UNDEFINED> instruction: 0xf7eb211c
   17b78:	bls	92ac8 <pclose@plt+0x8f4b8>
   17b7c:	andcs	r4, r1, r1, lsr #12
   17b80:	b	ff155b34 <pclose@plt+0xff152524>
   17b84:			; <UNDEFINED> instruction: 0xf7ebe7e2
   17b88:	svclt	0x0000eb1e
   17b8c:	andeq	r4, r2, ip, lsr r1
   17b90:	andeq	r0, r0, r0, ror #4
   17b94:	andeq	r6, r2, r6, ror #20
   17b98:	andeq	r4, r2, r8, lsl r1
   17b9c:			; <UNDEFINED> instruction: 0x4605b570
   17ba0:	strmi	r2, [lr], -ip
   17ba4:			; <UNDEFINED> instruction: 0xf92ef004
   17ba8:	strmi	r2, [r4], -r0, lsl #2
   17bac:	eorvs	r4, r1, r8, lsr #12
   17bb0:	blx	1c55b8a <pclose@plt+0x1c5257a>
   17bb4:	ldmdavs	r3!, {r3, r5, fp, sp, lr}
   17bb8:	svclt	0x00184283
   17bbc:			; <UNDEFINED> instruction: 0xf0046030
   17bc0:	ldmdavs	r6!, {r0, r2, r3, r5, r6, r7, r8, fp, ip, sp, lr, pc}
   17bc4:	ldrtmi	r6, [r0], -r0, rrx
   17bc8:	bl	fff55b7c <pclose@plt+0xfff5256c>
   17bcc:	ldrtmi	r3, [r0], #-1
   17bd0:			; <UNDEFINED> instruction: 0xf9e4f004
   17bd4:	adcvs	r2, fp, r0, lsl #6
   17bd8:	strtmi	r6, [r0], -r0, lsr #1
   17bdc:	svclt	0x0000bd70
   17be0:	adccs	r4, sl, #4, 18	; 0x10000
   17be4:	strlt	r4, [r8, #-2052]	; 0xfffff7fc
   17be8:	blmi	128dd4 <pclose@plt+0x1257c4>
   17bec:	ldrbtmi	r4, [fp], #-1144	; 0xfffffb88
   17bf0:	stc	7, cr15, [r2, #-940]	; 0xfffffc54
   17bf4:			; <UNDEFINED> instruction: 0x0000dcb4
   17bf8:	andeq	sp, r0, r8, asr #25
   17bfc:	andeq	r0, r1, sl, asr #21
   17c00:	blmi	ffcaa7cc <pclose@plt+0xffca71bc>
   17c04:	svcmi	0x00f0e92d
   17c08:	addslt	r4, r9, sl, ror r4
   17c0c:	biclt	pc, r0, #14614528	; 0xdf0000
   17c10:	ldmdbeq	r4, {r0, r2, r3, r8, ip, sp, lr, pc}
   17c14:	beq	a54050 <pclose@plt+0xa50a40>
   17c18:	strcs	r9, [r0], -r0
   17c1c:	strbmi	r9, [r8], -r3, lsl #2
   17c20:	ldrbtmi	r5, [fp], #2259	; 0x8d3
   17c24:	tstls	r7, #1769472	; 0x1b0000
   17c28:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   17c2c:			; <UNDEFINED> instruction: 0xf844f7f3
   17c30:	ldrmi	r9, [r8], -r0, lsl #22
   17c34:			; <UNDEFINED> instruction: 0xf7eb930d
   17c38:	blls	52b58 <pclose@plt+0x4f548>
   17c3c:	andvs	pc, r4, sl, asr #17
   17c40:	eorvs	pc, r4, sp, lsl #17
   17c44:			; <UNDEFINED> instruction: 0xf88d960a
   17c48:	ldmdane	sl, {r4, r5, sp, lr}
   17c4c:	addsmi	r9, sl, #8, 4	; 0x80000000
   17c50:	cmphi	sl, r0, asr #4	; <UNPREDICTABLE>
   17c54:			; <UNDEFINED> instruction: 0x4635a810
   17c58:			; <UNDEFINED> instruction: 0x270146b0
   17c5c:			; <UNDEFINED> instruction: 0x46044619
   17c60:	eors	r9, fp, r2, lsl #12
   17c64:	stmdavc	fp, {r0, r1, r3, r4, r6, r7, fp, lr}
   17c68:	andeq	pc, r0, fp, asr r8	; <UNPREDICTABLE>
   17c6c:	ldceq	0, cr15, [pc], {3}
   17c70:			; <UNDEFINED> instruction: 0xf850095b
   17c74:	blx	8e3d08 <pclose@plt+0x8e06f8>
   17c78:	ldrbeq	pc, [r8, ip, lsl #6]	; <UNPREDICTABLE>
   17c7c:	strls	sp, [lr, -r7, ror #10]
   17c80:			; <UNDEFINED> instruction: 0xf88d780b
   17c84:			; <UNDEFINED> instruction: 0xf88d703c
   17c88:			; <UNDEFINED> instruction: 0x46187030
   17c8c:			; <UNDEFINED> instruction: 0xf7eb9310
   17c90:	stmdbls	sp, {r2, r4, r7, r8, r9, fp, sp, lr, pc}
   17c94:	suble	r2, lr, r0, lsl #16
   17c98:			; <UNDEFINED> instruction: 0xf0002d01
   17c9c:	stccs	0, cr8, [r3, #-836]	; 0xfffffcbc
   17ca0:	rschi	pc, r7, r0
   17ca4:	ldrdne	lr, [sp], -sp
   17ca8:	svclt	0x00142d02
   17cac:	stceq	0, cr15, [r0], {79}	; 0x4f
   17cb0:	stceq	0, cr15, [r1], {6}
   17cb4:	strmi	r4, [r2], -fp, lsl #12
   17cb8:	svceq	0x0000f1bc
   17cbc:	stmdacs	r1, {r2, r6, r8, ip, lr, pc}
   17cc0:	ldrmi	sp, [r9], -r8, rrx
   17cc4:			; <UNDEFINED> instruction: 0xf7f34648
   17cc8:	ldmib	sp, {r0, r1, r5, r7, fp, ip, sp, lr, pc}^
   17ccc:	bls	224108 <pclose@plt+0x220af8>
   17cd0:			; <UNDEFINED> instruction: 0xf88d4419
   17cd4:	addsmi	r8, r1, #48	; 0x30
   17cd8:	rsble	r9, r9, #1073741827	; 0x40000003
   17cdc:	mlacc	r4, sp, r8, pc	; <UNPREDICTABLE>
   17ce0:	adcsle	r2, pc, r0, lsl #22
   17ce4:			; <UNDEFINED> instruction: 0x46531a52
   17ce8:			; <UNDEFINED> instruction: 0xf0044620
   17cec:	mcrrne	9, 8, pc, r2, cr1	; <UNPREDICTABLE>
   17cf0:	eorsle	r9, r9, lr
   17cf4:			; <UNDEFINED> instruction: 0xf0001c83
   17cf8:	blls	437f4c <pclose@plt+0x43493c>
   17cfc:	stmdbls	sp, {r3, r6, r8, fp, ip, sp, pc}
   17d00:	stmdavc	fp, {r1, r2, r3, r8, r9, sl, ip, pc}
   17d04:			; <UNDEFINED> instruction: 0xf0402b00
   17d08:	blls	438254 <pclose@plt+0x434c44>
   17d0c:			; <UNDEFINED> instruction: 0xf0402b00
   17d10:			; <UNDEFINED> instruction: 0x46508156
   17d14:			; <UNDEFINED> instruction: 0xf88d9300
   17d18:			; <UNDEFINED> instruction: 0xf7eb703c
   17d1c:	blls	525a4 <pclose@plt+0x4ef94>
   17d20:			; <UNDEFINED> instruction: 0xf88db108
   17d24:	ldrmi	r8, [r8], -r4, lsr #32
   17d28:	eorsvc	pc, r0, sp, lsl #17
   17d2c:	bl	1155ce0 <pclose@plt+0x11526d0>
   17d30:	stmdacs	r0, {r0, r2, r3, r8, fp, ip, pc}
   17d34:	bls	3cc3fc <pclose@plt+0x3c8dec>
   17d38:	strmi	r2, [fp], -r3, lsl #26
   17d3c:			; <UNDEFINED> instruction: 0xd1b34610
   17d40:	andsle	r2, ip, r1, lsl #20
   17d44:	ldr	r2, [ip, r0, lsl #10]!
   17d48:	strcs	r2, [r2, #-1536]	; 0xfffffa00
   17d4c:			; <UNDEFINED> instruction: 0x4650e7b9
   17d50:	smlabtcs	r0, sp, r9, lr
   17d54:	b	d5d08 <pclose@plt+0xd26f8>
   17d58:			; <UNDEFINED> instruction: 0xf0002800
   17d5c:	ldmib	sp, {r1, r2, r3, r4, r8, pc}^
   17d60:			; <UNDEFINED> instruction: 0xf88d2100
   17d64:	ldr	r7, [sp, r4, lsr #32]!
   17d68:	vstrcs.16	s18, [r3, #-26]	; 0xffffffe6	; <UNPREDICTABLE>
   17d6c:	svclt	0x0018970e
   17d70:			; <UNDEFINED> instruction: 0xf88d4638
   17d74:			; <UNDEFINED> instruction: 0x460b803c
   17d78:	eorsvc	pc, r0, sp, lsl #17
   17d7c:	stmdavc	sl, {r2, r4, r7, r8, ip, lr, pc}
   17d80:			; <UNDEFINED> instruction: 0xf0002a3d
   17d84:	bcs	1737f98 <pclose@plt+0x1734988>
   17d88:	bcs	8cbd98 <pclose@plt+0x8c8788>
   17d8c:	adcshi	pc, r5, r0
   17d90:	ldrb	r2, [r7, r1, lsl #4]
   17d94:	ldmdbcs	sp!, {r0, r3, fp, ip, sp, lr}
   17d98:	ldmdbcs	ip, {r0, r2, r4, r5, r6, ip, lr, pc}^
   17d9c:	stmdbcs	r2!, {r2, r3, r5, r6, ip, lr, pc}
   17da0:	stfcsd	f5, [r1, #-572]	; 0xfffffdc4
   17da4:	adchi	pc, r6, r0
   17da8:	suble	r2, r9, r2, lsl #26
   17dac:	str	r2, [r8, r1, lsl #4]
   17db0:	stccs	12, cr9, [r0], {2}
   17db4:	adchi	pc, r8, r0
   17db8:	strtmi	r4, [r5], -r7, lsl #29
   17dbc:	and	r4, r2, lr, ror r4
   17dc0:	stccs	8, cr6, [r0, #-180]	; 0xffffff4c
   17dc4:	stmdavs	r8!, {r0, r1, r2, r6, ip, lr, pc}^
   17dc8:			; <UNDEFINED> instruction: 0xf7eb4631
   17dcc:	stmdacs	r0, {r2, r3, r4, r6, r8, fp, sp, lr, pc}
   17dd0:	stmiavs	r9!, {r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
   17dd4:	tstls	r0, r8, lsl #12
   17dd8:	b	ffd55d8c <pclose@plt+0xffd5277c>
   17ddc:	strmi	r9, [r2], -r0, lsl #18
   17de0:			; <UNDEFINED> instruction: 0xf7f39803
   17de4:			; <UNDEFINED> instruction: 0x4648f815
   17de8:			; <UNDEFINED> instruction: 0xff6cf7f2
   17dec:	stmdavs	r4!, {r0, r2, r5, r9, sl, lr}
   17df0:			; <UNDEFINED> instruction: 0xf7eb6868
   17df4:	stmiavs	r8!, {r1, r3, r4, r7, r8, fp, sp, lr, pc}
   17df8:	ldmib	r6, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   17dfc:			; <UNDEFINED> instruction: 0xf7eb4628
   17e00:			; <UNDEFINED> instruction: 0x2c00e994
   17e04:	bmi	1d8c5d4 <pclose@plt+0x1d88fc4>
   17e08:	ldrbtmi	r4, [sl], #-2928	; 0xfffff490
   17e0c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   17e10:	subsmi	r9, sl, r7, lsl fp
   17e14:	sbcshi	pc, r5, r0, asr #32
   17e18:	andslt	r2, r9, r0
   17e1c:	svchi	0x00f0e8bd
   17e20:	vstrcs.16	s18, [r3, #-26]	; 0xffffffe6	; <UNPREDICTABLE>
   17e24:			; <UNDEFINED> instruction: 0xf88d9b08
   17e28:	bl	fe8f7f20 <pclose@plt+0xfe8f4910>
   17e2c:	movwls	r0, #58113	; 0xe301
   17e30:	strmi	r9, [fp], -lr, lsl #20
   17e34:	eorsvc	pc, r0, sp, lsl #17
   17e38:			; <UNDEFINED> instruction: 0xf47f4610
   17e3c:			; <UNDEFINED> instruction: 0xe77faf35
   17e40:	strbmi	sl, [r8], -r4, lsl #18
   17e44:	mcr2	7, 5, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
   17e48:	blls	37e658 <pclose@plt+0x37b048>
   17e4c:	stmdbls	lr, {r0, r1, r8, sl, sp}
   17e50:	andls	r6, r2, r2
   17e54:	mcrmi	7, 3, lr, cr2, cr11, {1}
   17e58:	ldrbtmi	r4, [lr], #-1573	; 0xfffff9db
   17e5c:	stmdavs	sp!, {r1, sp, lr, pc}
   17e60:	suble	r2, sp, r0, lsl #26
   17e64:	ldrtmi	r6, [r1], -r8, ror #16
   17e68:	stmdb	ip, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   17e6c:	mvnsle	r2, r0, lsl #16
   17e70:	ldmib	sp, {r0, r1, r2, r3, r5, r7, r8, r9, sl, sp, lr, pc}^
   17e74:	str	r3, [sl, -sp, lsl #2]!
   17e78:	svclt	0x00042d02
   17e7c:	ldrtmi	r4, [r1], -r6, lsl #12
   17e80:	svcge	0x001ff47f
   17e84:	stccs	7, cr14, [r0, #-140]	; 0xffffff74
   17e88:	svcge	0x001bf47f
   17e8c:	strbmi	r2, [r8], -r0, lsl #2
   17e90:			; <UNDEFINED> instruction: 0xf7f49300
   17e94:	vstrls.16	s30, [sp, #-510]	; 0xfffffe02	; <UNPREDICTABLE>
   17e98:	stmdbls	r5, {r3, r9, fp, ip, pc}
   17e9c:	blls	288f8 <pclose@plt+0x252e8>
   17ea0:			; <UNDEFINED> instruction: 0xf4bf9104
   17ea4:			; <UNDEFINED> instruction: 0xf89daf75
   17ea8:	blcs	23f70 <pclose@plt+0x20960>
   17eac:			; <UNDEFINED> instruction: 0xf89dd163
   17eb0:	stmdacs	r0, {r2, r5}
   17eb4:	stmdbmi	r7, {r0, r2, r4, r5, r8, ip, lr, pc}^
   17eb8:			; <UNDEFINED> instruction: 0xf85b782b
   17ebc:			; <UNDEFINED> instruction: 0xf0031001
   17ec0:	ldmdbeq	fp, {r0, r1, r2, r3, r4, sl, fp}^
   17ec4:	eorcc	pc, r3, r1, asr r8	; <UNPREDICTABLE>
   17ec8:	stc2	10, cr15, [ip], {35}	; 0x23	; <UNPREDICTABLE>
   17ecc:	svceq	0x0001f01c
   17ed0:			; <UNDEFINED> instruction: 0x462bd01e
   17ed4:			; <UNDEFINED> instruction: 0xf813970e
   17ed8:			; <UNDEFINED> instruction: 0xf88d2b01
   17edc:			; <UNDEFINED> instruction: 0xf88d703c
   17ee0:	andsls	r0, r0, #48	; 0x30
   17ee4:	ldmdavc	sl, {r0, r2, r3, r8, r9, ip, pc}
   17ee8:	svclt	0x001c2a22
   17eec:	ldrmi	r2, [r5], -r1, lsl #4
   17ef0:	mcrge	4, 7, pc, cr7, cr15, {3}	; <UNPREDICTABLE>
   17ef4:	strcs	r2, [r2, #-257]	; 0xfffffeff
   17ef8:	strcs	lr, [r0, #-1769]	; 0xfffff917
   17efc:	strbt	r2, [r0], r1, lsl #4
   17f00:			; <UNDEFINED> instruction: 0xf7f24648
   17f04:			; <UNDEFINED> instruction: 0xe771fedf
   17f08:			; <UNDEFINED> instruction: 0xf7f24648
   17f0c:			; <UNDEFINED> instruction: 0xe77afedb
   17f10:	andls	r4, r0, #80, 12	; 0x5000000
   17f14:	stmdb	r2!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   17f18:	stmdacs	r0, {r9, fp, ip, pc}
   17f1c:			; <UNDEFINED> instruction: 0xf88dd03d
   17f20:	blne	14b3fb8 <pclose@plt+0x14b09a8>
   17f24:	ldrbmi	r4, [r3], -r9, lsr #12
   17f28:			; <UNDEFINED> instruction: 0xf0044620
   17f2c:	mcrrne	8, 6, pc, r1, cr1	; <UNPREDICTABLE>
   17f30:	andls	r4, lr, r2, lsl #12
   17f34:	stcne	0, cr13, [r3], {34}	; 0x22
   17f38:	eorle	r9, r8, sp, lsl #26
   17f3c:	smladxls	lr, r8, r9, fp
   17f40:	blcs	35ff4 <pclose@plt+0x329e4>
   17f44:	blls	44c414 <pclose@plt+0x448e04>
   17f48:	teqle	r8, r0, lsl #22
   17f4c:	ldrbmi	r2, [r0], -r1, lsl #4
   17f50:			; <UNDEFINED> instruction: 0xf88d9200
   17f54:			; <UNDEFINED> instruction: 0xf7eb703c
   17f58:	bls	52368 <pclose@plt+0x4ed58>
   17f5c:	smlatblt	r8, fp, r8, r1
   17f60:	eorhi	pc, r4, sp, lsl #17
   17f64:	movwls	r2, #55809	; 0xda01
   17f68:	eorshi	pc, r0, sp, lsl #17
   17f6c:	strcs	fp, [r1, #-3864]	; 0xfffff0e8
   17f70:	mcrge	4, 5, pc, cr7, cr15, {3}	; <UNPREDICTABLE>
   17f74:	bls	3d1e58 <pclose@plt+0x3ce848>
   17f78:	ldrb	r1, [r3, fp, lsr #17]!
   17f7c:	strls	r9, [lr, -sp, lsl #22]
   17f80:			; <UNDEFINED> instruction: 0xf88d3301
   17f84:			; <UNDEFINED> instruction: 0xf88d803c
   17f88:	movwls	r8, #53296	; 0xd030
   17f8c:	blls	251e40 <pclose@plt+0x24e830>
   17f90:	eorshi	pc, ip, sp, lsl #17
   17f94:	andls	r1, lr, #92160	; 0x16800
   17f98:	blmi	4d1f30 <pclose@plt+0x4ce920>
   17f9c:	ldmdbmi	r2, {r1, r2, r3, r7, r9, sp}
   17fa0:	ldrbtmi	r4, [fp], #-2066	; 0xfffff7ee
   17fa4:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   17fa8:	bl	9d5f5c <pclose@plt+0x9d294c>
   17fac:	adccs	r4, r9, #16, 22	; 0x4000
   17fb0:	ldmdami	r1, {r4, r8, fp, lr}
   17fb4:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   17fb8:			; <UNDEFINED> instruction: 0xf7eb4478
   17fbc:			; <UNDEFINED> instruction: 0xf7ffeb1e
   17fc0:			; <UNDEFINED> instruction: 0xf7ebfe0f
   17fc4:	svclt	0x0000e900
   17fc8:	andeq	r4, r2, r0, rrx
   17fcc:	andeq	r0, r0, r0, ror #4
   17fd0:	andeq	r4, r2, r6, asr #32
   17fd4:	andeq	r0, r0, ip, asr #4
   17fd8:	andeq	r0, r1, r4, ror #17
   17fdc:	andeq	r3, r2, lr, asr lr
   17fe0:	andeq	r0, r1, lr, asr #16
   17fe4:	andeq	r0, r1, r6, lsl r7
   17fe8:	strdeq	sp, [r0], -r8
   17fec:	andeq	sp, r0, r6, lsr #18
   17ff0:	andeq	r0, r1, r4, lsl #14
   17ff4:	andeq	sp, r0, r6, ror #17
   17ff8:	andeq	sp, r0, ip, lsr #18
   17ffc:	ldrbmi	lr, [r0, sp, lsr #18]!
   18000:	stmdavs	r7, {r2, r3, r6, r7, r9, sl, fp, ip}
   18004:	adcsmi	fp, ip, #130	; 0x82
   18008:	ldrmi	sp, [r0], r7, lsl #18
   1800c:			; <UNDEFINED> instruction: 0x46054a33
   18010:	ldrbtmi	r7, [sl], #-2104	; 0xfffff7c8
   18014:	addmi	r7, r8, #1088	; 0x440
   18018:	strcs	sp, [r0], -r4
   1801c:	andlt	r4, r2, r0, lsr r6
   18020:			; <UNDEFINED> instruction: 0x87f0e8bd
   18024:	ldclvc	8, cr7, [r1, #-480]	; 0xfffffe20
   18028:	mvnsle	r4, r8, lsl #5
   1802c:	ldcvc	8, cr7, [r2, #740]	; 0x2e4
   18030:			; <UNDEFINED> instruction: 0xd1f24291
   18034:	stmdbeq	r3, {r0, r1, r2, r8, ip, sp, lr, pc}
   18038:	strcs	r9, [r0], -r1, lsl #6
   1803c:			; <UNDEFINED> instruction: 0xf7eb4648
   18040:	blls	92750 <pclose@plt+0x8f140>
   18044:	beq	52c70 <pclose@plt+0x4f660>
   18048:	stmible	r7!, {r2, r4, r6, r8, sl, lr}^
   1804c:	mulcs	r1, sl, r8
   18050:	mvnle	r2, r8, lsl #20
   18054:	mulcs	r2, sl, r8
   18058:	bicsle	r2, pc, sp, asr sl	; <UNPREDICTABLE>
   1805c:	andcs	r4, r5, #32, 16	; 0x200000
   18060:	movwls	r4, #5705	; 0x1649
   18064:			; <UNDEFINED> instruction: 0xf7eb4478
   18068:	ldmdblt	r0, {r1, r3, r5, r7, r9, fp, sp, lr, pc}
   1806c:	andcs	r9, r1, #1024	; 0x400
   18070:	ldmdbmi	ip, {r1, r3, r4, sp, lr}
   18074:	cfmsub32mi	mvax2, mvfx4, mvfx12, mvfx8
   18078:			; <UNDEFINED> instruction: 0xf7eb4479
   1807c:	ldrbtmi	lr, [lr], #-2076	; 0xfffff7e4
   18080:	ldmdavs	r0!, {r2, r9, sl, lr}
   18084:	ldmdavs	r2!, {r4, r6, r8, ip, sp, pc}^
   18088:	addsmi	r4, r4, #76546048	; 0x4900000
   1808c:			; <UNDEFINED> instruction: 0xf7ebd302
   18090:			; <UNDEFINED> instruction: 0xb158ea96
   18094:	svceq	0x000cf856
   18098:	mvnsle	r2, r0, lsl #16
   1809c:			; <UNDEFINED> instruction: 0xf10a2601
   180a0:	eorvs	r0, r8, r3
   180a4:	andlt	r4, r2, r0, lsr r6
   180a8:			; <UNDEFINED> instruction: 0x87f0e8bd
   180ac:	blcs	32380 <pclose@plt+0x2ed70>
   180b0:			; <UNDEFINED> instruction: 0xf819d0f4
   180b4:	bl	2600cc <pclose@plt+0x25cabc>
   180b8:	bcs	8180d0 <pclose@plt+0x814ac0>
   180bc:	bcs	287d24 <pclose@plt+0x284714>
   180c0:	strcc	fp, [r4], #-3844	; 0xfffff0fc
   180c4:	tstle	r6, pc, lsr r9
   180c8:			; <UNDEFINED> instruction: 0xf8174638
   180cc:	bcs	262cd8 <pclose@plt+0x25f6c8>
   180d0:	bcs	847d38 <pclose@plt+0x844728>
   180d4:			; <UNDEFINED> instruction: 0x4641d0f8
   180d8:	bfi	r4, r8, #15, #17
   180dc:	andeq	r0, r1, r6, lsr #13
   180e0:	strdeq	r2, [r1], -ip
   180e4:	andeq	sp, r0, r4, lsl #17
   180e8:	andeq	r5, r2, r2, lsl #10
   180ec:	bmi	1aad08 <pclose@plt+0x1a76f8>
   180f0:	ldrlt	r4, [r0, #-1147]	; 0xfffffb85
   180f4:	ldmpl	fp, {r2, r9, sl, lr}
   180f8:			; <UNDEFINED> instruction: 0xf7eb6819
   180fc:			; <UNDEFINED> instruction: 0x4620ea36
   18100:	svclt	0x0000bd10
   18104:	andeq	r3, r2, r8, ror fp
   18108:	andeq	r0, r0, r4, lsr #6
   1810c:	push	{r0, r1, r5, r9, fp, lr}
   18110:	ldrbtmi	r4, [sl], #-1016	; 0xfffffc08
   18114:	stmdavc	fp, {r1, r5, sl, fp, lr}
   18118:	ldmdavs	r6, {r1, r4, r8, fp, ip, lr}
   1811c:			; <UNDEFINED> instruction: 0x4607b373
   18120:			; <UNDEFINED> instruction: 0xf04f460c
   18124:			; <UNDEFINED> instruction: 0xf04f0902
   18128:	and	r0, sl, r0, lsl #16
   1812c:	eorne	pc, r3, r6, lsl #16
   18130:	stccc	8, cr15, [r1], {20}
   18134:	movteq	lr, #15107	; 0x3b03
   18138:	orreq	lr, r3, #6144	; 0x1800
   1813c:	stmdavc	r3!, {r0, r1, r2, r3, r4, r6, sp, lr}
   18140:			; <UNDEFINED> instruction: 0xf814b1e3
   18144:	bl	e3d50 <pclose@plt+0xe0740>
   18148:	tstcs	r1, r3, asr #6
   1814c:	rscle	r2, sp, r0, lsl #20
   18150:	eorls	pc, r3, r6, lsl #16
   18154:	stccc	8, cr15, [r1], {20}
   18158:	movteq	lr, #15107	; 0x3b03
   1815c:	orreq	lr, r3, #6144	; 0x1800
   18160:	andhi	pc, r4, r3, asr #17
   18164:	stccc	8, cr15, [r1], {20}
   18168:	movteq	lr, #15107	; 0x3b03
   1816c:	streq	lr, [r3, #2822]	; 0xb06
   18170:			; <UNDEFINED> instruction: 0xb12b68ab
   18174:	stmdavc	r3!, {r1, r2, r3, r4, r9, sl, lr}
   18178:	mvnle	r2, r0, lsl #22
   1817c:	mvnshi	lr, #12386304	; 0xbd0000
   18180:	subvs	pc, r0, pc, asr #8
   18184:	cdp2	0, 13, cr15, cr12, cr3, {0}
   18188:			; <UNDEFINED> instruction: 0xf81460a8
   1818c:	bl	e7198 <pclose@plt+0xe3b88>
   18190:	bl	198ea4 <pclose@plt+0x195894>
   18194:	ldmvs	r3!, {r0, r1, r7, r9, sl}
   18198:			; <UNDEFINED> instruction: 0xe7ec461e
   1819c:	andeq	r3, r2, r6, asr fp
   181a0:	andeq	r0, r0, r8, lsl r3
   181a4:	vst3.<illegal width 64>	{d27,d29,d31}, [pc :256], r8
   181a8:			; <UNDEFINED> instruction: 0xf0036040
   181ac:	svcmi	0x0030fe2b
   181b0:	andcs	r4, r0, #48, 24	; 0x3000
   181b4:			; <UNDEFINED> instruction: 0x4615447f
   181b8:	strcs	r5, [r1], #-2366	; 0xfffff6c2
   181bc:	strmi	r4, [r3], -r1, lsl #12
   181c0:	subsvs	r6, sl, r0, lsr r0
   181c4:	bcs	fe0249d0 <pclose@plt+0xfe0213c0>
   181c8:	addsvs	r7, sp, ip, lsl r0
   181cc:	movweq	pc, #49411	; 0xc103	; <UNPREDICTABLE>
   181d0:	blmi	a8c9b4 <pclose@plt+0xa893a4>
   181d4:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
   181d8:	vmul.i8	<illegal reg q13.5>, q0, q13
   181dc:	strcs	r1, [r1, #-783]	; 0xfffffcf1
   181e0:	strne	pc, [pc], #576	; 181e8 <pclose@plt+0x14bd8>
   181e4:	strcc	pc, [r4], -r1, asr #17
   181e8:	adcmi	r3, r3, #67108864	; 0x4000000
   181ec:	strpl	pc, [r0], -r1, lsl #17
   181f0:	strcs	pc, [r8], -r1, asr #17
   181f4:	tsteq	ip, r1, lsl #2	; <UNPREDICTABLE>
   181f8:	stfmid	f5, [r0, #-976]!	; 0xfffffc30
   181fc:			; <UNDEFINED> instruction: 0xf8802301
   18200:	vst3.<illegal width 64>	{d19,d21,d23}, [pc :256], r4
   18204:			; <UNDEFINED> instruction: 0xf8c07384
   18208:	movwcs	r3, #1528	; 0x5f8
   1820c:	ldrbcc	pc, [ip, #2240]!	; 0x8c0	; <UNPREDICTABLE>
   18210:	blmi	6e940c <pclose@plt+0x6e5dfc>
   18214:	streq	pc, [ip], #-261	; 0xfffffefb
   18218:	ldrbtmi	r3, [fp], #-1380	; 0xfffffa9c
   1821c:			; <UNDEFINED> instruction: 0xf854e001
   18220:	ldmdavs	r9, {r3, sl, fp, ip, sp}
   18224:			; <UNDEFINED> instruction: 0xf854b119
   18228:			; <UNDEFINED> instruction: 0xf7ff0c0c
   1822c:	strcc	pc, [r8], #-3951	; 0xfffff091
   18230:	mvnsle	r4, ip, lsr #5
   18234:			; <UNDEFINED> instruction: 0xf44f4d13
   18238:	ldmdbmi	r3, {r7, ip, sp, lr}
   1823c:			; <UNDEFINED> instruction: 0xf105447d
   18240:	ldrbtmi	r0, [r9], #-1112	; 0xfffffba8
   18244:	mul	r2, r0, r5
   18248:	ldrdeq	lr, [r2, -r4]
   1824c:			; <UNDEFINED> instruction: 0xf7ff3408
   18250:	adcmi	pc, r5, #372	; 0x174
   18254:	blmi	38ca3c <pclose@plt+0x38942c>
   18258:	ldmdavs	r9, {r0, r1, r3, r4, r5, r6, sl, lr}^
   1825c:	vst4.8	{d27,d29,d31,d33}, [pc :64], r9
   18260:			; <UNDEFINED> instruction: 0xf7ff7087
   18264:	ldmdavs	r3!, {r0, r1, r4, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   18268:			; <UNDEFINED> instruction: 0xf8832203
   1826c:	ldflte	f2, [r8, #272]!	; 0x110
   18270:			; <UNDEFINED> instruction: 0x00023ab4
   18274:	andeq	r0, r0, r8, lsl r3
   18278:	ldrdeq	r5, [r2], -r0
   1827c:	andeq	r3, r2, ip, lsl r7
   18280:	andeq	r6, r2, r2, ror #15
   18284:	strdeq	r3, [r2], -r0
   18288:	andeq	r0, r1, lr, lsl #9
   1828c:	andeq	r6, r2, r4, lsr #15
   18290:	bmi	1aaeac <pclose@plt+0x1a789c>
   18294:	ldmpl	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   18298:			; <UNDEFINED> instruction: 0xb1206818
   1829c:	tstcs	r1, r4, lsl #20
   182a0:			; <UNDEFINED> instruction: 0xf7ea447a
   182a4:	ldrbmi	fp, [r0, -r7, asr #29]!
   182a8:	ldrdeq	r3, [r2], -r4
   182ac:	andeq	r0, r0, r8, asr #4
   182b0:			; <UNDEFINED> instruction: 0xfffffe49
   182b4:	bmi	1aaed0 <pclose@plt+0x1a78c0>
   182b8:	ldmpl	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   182bc:			; <UNDEFINED> instruction: 0xb1206818
   182c0:	tstcs	r1, r4, lsl #20
   182c4:			; <UNDEFINED> instruction: 0xf7ea447a
   182c8:			; <UNDEFINED> instruction: 0x4770beb5
   182cc:			; <UNDEFINED> instruction: 0x000239b0
   182d0:	andeq	r0, r0, r4, asr #4
   182d4:			; <UNDEFINED> instruction: 0xfffffe25
   182d8:	bmi	1aaef4 <pclose@plt+0x1a78e4>
   182dc:	ldmpl	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   182e0:			; <UNDEFINED> instruction: 0xb1206818
   182e4:	tstcs	r1, r4, lsl #20
   182e8:			; <UNDEFINED> instruction: 0xf7ea447a
   182ec:	ldrbmi	fp, [r0, -r3, lsr #29]!
   182f0:	andeq	r3, r2, ip, lsl #19
   182f4:	andeq	r0, r0, r0, lsr #6
   182f8:			; <UNDEFINED> instruction: 0xfffffe01
   182fc:	bmi	1aaf18 <pclose@plt+0x1a7908>
   18300:	ldmpl	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   18304:			; <UNDEFINED> instruction: 0xb1206818
   18308:	tstcs	r1, r4, lsl #20
   1830c:			; <UNDEFINED> instruction: 0xf7ea447a
   18310:			; <UNDEFINED> instruction: 0x4770be91
   18314:	andeq	r3, r2, r8, ror #18
   18318:	andeq	r0, r0, r8, lsr #6
   1831c:			; <UNDEFINED> instruction: 0xfffffddd
   18320:	bmi	1aaf3c <pclose@plt+0x1a792c>
   18324:	ldmpl	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   18328:			; <UNDEFINED> instruction: 0xb1206818
   1832c:	tstcs	r1, r4, lsl #20
   18330:			; <UNDEFINED> instruction: 0xf7ea447a
   18334:			; <UNDEFINED> instruction: 0x4770be7f
   18338:	andeq	r3, r2, r4, asr #18
   1833c:	andeq	r0, r0, ip, ror #4
   18340:			; <UNDEFINED> instruction: 0xfffffdb9
   18344:	bmi	1aaf60 <pclose@plt+0x1a7950>
   18348:	ldmpl	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   1834c:			; <UNDEFINED> instruction: 0xb1206818
   18350:	tstcs	r1, r4, lsl #20
   18354:			; <UNDEFINED> instruction: 0xf7ea447a
   18358:	ldrbmi	fp, [r0, -sp, ror #28]!
   1835c:	andeq	r3, r2, r0, lsr #18
   18360:	muleq	r0, r8, r2
   18364:			; <UNDEFINED> instruction: 0xfffffd95
   18368:	bmi	1aaf84 <pclose@plt+0x1a7974>
   1836c:	ldmpl	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   18370:			; <UNDEFINED> instruction: 0xb1206818
   18374:	tstcs	r1, r4, lsl #20
   18378:			; <UNDEFINED> instruction: 0xf7ea447a
   1837c:			; <UNDEFINED> instruction: 0x4770be5b
   18380:	strdeq	r3, [r2], -ip
   18384:	andeq	r0, r0, r0, lsr r3
   18388:			; <UNDEFINED> instruction: 0xfffffd71
   1838c:	bmi	d6a864 <pclose@plt+0xd67254>
   18390:	blmi	d6957c <pclose@plt+0xd65f6c>
   18394:	addlt	fp, r4, r0, ror r5
   18398:	ldrbtmi	r5, [fp], #-2186	; 0xfffff776
   1839c:			; <UNDEFINED> instruction: 0x26004833
   183a0:	andls	r6, r3, #1179648	; 0x120000
   183a4:	andeq	pc, r0, #79	; 0x4f
   183a8:	bmi	caa874 <pclose@plt+0xca7264>
   183ac:	eorvs	r5, lr, sp, lsl r8
   183b0:	eorvs	r5, r6, ip, asr r8
   183b4:	ldmdavs	r8, {r0, r1, r3, r4, r7, fp, ip, lr}
   183b8:	ldmda	r6!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   183bc:	vpmax.s8	d26, d5, d1
   183c0:			; <UNDEFINED> instruction: 0xf7ea4113
   183c4:	asrlt	lr, r8, pc
   183c8:	blcs	3245c <pclose@plt+0x2ee4c>
   183cc:	stmdavs	fp!, {r0, r3, r4, r8, sl, fp, ip, lr, pc}
   183d0:	vstmdble	r9!, {d2-d1}
   183d4:	blcs	32468 <pclose@plt+0x2ee58>
   183d8:	stmdavs	r8!, {r3, r4, r6, r7, r8, r9, sl, fp, ip, sp, pc}
   183dc:	bmi	9cf8c0 <pclose@plt+0x9cc2b0>
   183e0:	ldrbtmi	r4, [sl], #-2848	; 0xfffff4e0
   183e4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   183e8:	subsmi	r9, sl, r3, lsl #22
   183ec:	andlt	sp, r4, r6, lsr r1
   183f0:			; <UNDEFINED> instruction: 0xf8bdbd70
   183f4:			; <UNDEFINED> instruction: 0xf8bd3006
   183f8:	blcs	20410 <pclose@plt+0x1ce00>
   183fc:	eorvs	r6, sl, r3, lsr #32
   18400:	blmi	7cf79c <pclose@plt+0x7cc18c>
   18404:	ldmvs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
   18408:	andcs	fp, sl, #48, 2
   1840c:			; <UNDEFINED> instruction: 0xf7ea2100
   18410:	stmdacs	r0, {r1, r2, r6, r9, sl, fp, sp, lr, pc}
   18414:	ldclle	0, cr6, [sl], {32}
   18418:	ldrbtmi	r4, [r8], #-2073	; 0xfffff7e7
   1841c:	svc	0x00fcf7ea
   18420:	blcs	324d4 <pclose@plt+0x2eec4>
   18424:	ldclle	0, cr6, [r5], {32}
   18428:	ldrbtmi	r4, [fp], #-2838	; 0xfffff4ea
   1842c:	teqlt	r0, r8	; <illegal shifter operand>
   18430:	tstcs	r0, sl, lsl #4
   18434:	cdp	7, 3, cr15, cr2, cr10, {7}
   18438:	eorvs	r2, r8, r0, lsl #16
   1843c:	ldmdami	r2, {r1, r3, r6, r7, sl, fp, ip, lr, pc}
   18440:			; <UNDEFINED> instruction: 0xf7ea4478
   18444:	stmdavs	r3!, {r1, r3, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
   18448:	eorvs	r2, r8, r0, lsl #22
   1844c:	cmpcs	r0, #256	; 0x100
   18450:	stmdacs	r0, {r0, r1, r5, sp, lr}
   18454:	tstcs	r8, #49920	; 0xc300
   18458:	strb	r6, [r0, fp, lsr #32]
   1845c:	cdp	7, 11, cr15, cr2, cr10, {7}
   18460:	ldrdeq	r3, [r2], -r8
   18464:	andeq	r0, r0, r0, ror #4
   18468:	andeq	r3, r2, lr, asr #17
   1846c:	andeq	r0, r0, ip, asr #6
   18470:	andeq	r0, r0, r8, asr r3
   18474:	andeq	r0, r0, r4, lsr #6
   18478:	andeq	r3, r2, r6, lsl #17
   1847c:	strdeq	r6, [r2], -r8
   18480:			; <UNDEFINED> instruction: 0x000102ba
   18484:	ldrdeq	r6, [r2], -r2
   18488:	muleq	r1, r8, r2
   1848c:	cfstr32mi	mvfx11, [fp, #-448]	; 0xfffffe40
   18490:	stmdbvs	ip!, {r0, r2, r3, r4, r5, r6, sl, lr}
   18494:			; <UNDEFINED> instruction: 0x4623b11c
   18498:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   1849c:			; <UNDEFINED> instruction: 0x46034718
   184a0:	cmplt	r0, r8, ror #18
   184a4:	ldrmi	r4, [r9], -sl, lsl #12
   184a8:	cdp	7, 6, cr15, cr6, cr10, {7}
   184ac:	pop	{r2, r9, fp, lr}
   184b0:	ldrbtmi	r4, [sl], #-112	; 0xffffff90
   184b4:			; <UNDEFINED> instruction: 0xf7ea2101
   184b8:	ldcllt	13, cr11, [r0, #-756]!	; 0xfffffd0c
   184bc:	andeq	r6, r2, ip, ror #10
   184c0:			; <UNDEFINED> instruction: 0xfffffc37
   184c4:	mvnsmi	lr, sp, lsr #18
   184c8:	mvnvc	lr, #32, 20	; 0x20000
   184cc:	andcs	r4, r0, r7, lsl pc
   184d0:	pkhbtmi	r4, r8, r7, lsl #24
   184d4:	mrcmi	4, 0, r4, cr7, cr15, {3}
   184d8:	ldmdbpl	sl!, {r0, r3, r4, r9, sl, lr}
   184dc:	ldmdavs	r5, {r1, r2, r3, r4, r5, r6, sl, lr}
   184e0:			; <UNDEFINED> instruction: 0xf7ff1aed
   184e4:	ldmibvs	r0!, {r0, r1, r4, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   184e8:			; <UNDEFINED> instruction: 0x4642b178
   184ec:			; <UNDEFINED> instruction: 0xf7ea2100
   184f0:	bmi	493e08 <pclose@plt+0x4907f8>
   184f4:	ldrbtmi	r4, [sl], #-1577	; 0xfffff9d7
   184f8:	ldc	7, cr15, [lr, #936]	; 0x3a8
   184fc:	ldmpl	fp!, {r0, r1, r2, r3, r8, r9, fp, lr}^
   18500:	ldrhmi	lr, [r0, #141]!	; 0x8d
   18504:			; <UNDEFINED> instruction: 0xf7ea6818
   18508:			; <UNDEFINED> instruction: 0xf108bded
   1850c:			; <UNDEFINED> instruction: 0xf1b834ff
   18510:	rscsle	r0, r3, r0, lsl #30
   18514:	ldrdhi	pc, [r8], -pc	; <UNPREDICTABLE>
   18518:	ldmibvs	r0!, {r3, r4, r5, r6, r7, sl, lr}^
   1851c:	strbmi	r3, [r2], -r1, lsl #24
   18520:			; <UNDEFINED> instruction: 0xf7ea4629
   18524:	stclne	13, cr14, [r3], #-552	; 0xfffffdd8
   18528:			; <UNDEFINED> instruction: 0xe7e7d1f7
   1852c:	muleq	r2, r4, r7
   18530:	andeq	r0, r0, ip, asr #6
   18534:	andeq	r6, r2, r0, lsr #10
   18538:			; <UNDEFINED> instruction: 0xfffffbf3
   1853c:	andeq	r0, r0, r4, lsr #6
   18540:			; <UNDEFINED> instruction: 0xfffffbd1
   18544:	mvnsmi	lr, sp, lsr #18
   18548:	mvnvc	lr, #32, 20	; 0x20000
   1854c:	andcs	r4, r0, r7, lsl pc
   18550:	pkhbtmi	r4, r8, r7, lsl #24
   18554:	mrcmi	4, 0, r4, cr7, cr15, {3}
   18558:	ldmdbpl	sl!, {r0, r3, r4, r9, sl, lr}
   1855c:	ldmdavs	r5, {r1, r2, r3, r4, r5, r6, sl, lr}
   18560:			; <UNDEFINED> instruction: 0xf7ff1aed
   18564:	bvs	c583b8 <pclose@plt+0xc54da8>
   18568:			; <UNDEFINED> instruction: 0x4642b178
   1856c:			; <UNDEFINED> instruction: 0xf7ea2100
   18570:	bmi	493d88 <pclose@plt+0x490778>
   18574:	ldrbtmi	r4, [sl], #-1577	; 0xfffff9d7
   18578:	ldcl	7, cr15, [lr, #-936]	; 0xfffffc58
   1857c:	ldmpl	fp!, {r0, r1, r2, r3, r8, r9, fp, lr}^
   18580:	ldrhmi	lr, [r0, #141]!	; 0x8d
   18584:			; <UNDEFINED> instruction: 0xf7ea6818
   18588:			; <UNDEFINED> instruction: 0xf108bdad
   1858c:			; <UNDEFINED> instruction: 0xf1b834ff
   18590:	rscsle	r0, r3, r0, lsl #30
   18594:	ldrdhi	pc, [r8], -pc	; <UNPREDICTABLE>
   18598:	bvs	1c29980 <pclose@plt+0x1c26370>
   1859c:	strbmi	r3, [r2], -r1, lsl #24
   185a0:			; <UNDEFINED> instruction: 0xf7ea4629
   185a4:	stclne	13, cr14, [r3], #-296	; 0xfffffed8
   185a8:			; <UNDEFINED> instruction: 0xe7e7d1f7
   185ac:	andeq	r3, r2, r4, lsl r7
   185b0:	andeq	r0, r0, ip, asr #6
   185b4:	andeq	r6, r2, r0, lsr #9
   185b8:			; <UNDEFINED> instruction: 0xfffffb73
   185bc:	andeq	r0, r0, r4, lsr #6
   185c0:			; <UNDEFINED> instruction: 0xfffffb51
   185c4:	strmi	r4, [r2], -r5, lsl #22
   185c8:	bvs	fe6e97bc <pclose@plt+0xfe6e61ac>
   185cc:	ldrmi	fp, [r8, -r3, lsl #2]
   185d0:	andcs	r4, r1, r3, lsl #18
   185d4:			; <UNDEFINED> instruction: 0xf7ea4479
   185d8:	svclt	0x0000bf59
   185dc:	andeq	r6, r2, r4, lsr r4
   185e0:	andeq	sp, r0, r8, ror #8
   185e4:	ldrlt	r4, [r0], #-2827	; 0xfffff4f5
   185e8:	cfstrsmi	mvf4, [fp], {123}	; 0x7b
   185ec:	ldrbtmi	r6, [ip], #-2779	; 0xfffff525
   185f0:			; <UNDEFINED> instruction: 0xf85db113
   185f4:	ldrmi	r4, [r8, -r4, lsl #22]
   185f8:	ldmdblt	r1, {r1, r3, r9, sl, lr}
   185fc:	blmi	156778 <pclose@plt+0x153168>
   18600:	blmi	1aa3c8 <pclose@plt+0x1a6db8>
   18604:	stmiapl	r3!, {r0, r8, sp}^
   18608:	blmi	156784 <pclose@plt+0x153174>
   1860c:			; <UNDEFINED> instruction: 0xf7ea681b
   18610:	svclt	0x0000be23
   18614:	andeq	r6, r2, r4, lsl r4
   18618:	andeq	r3, r2, sl, ror r6
   1861c:	andeq	r0, r0, r4, lsr #6
   18620:	ldrbtmi	r4, [sl], #-2566	; 0xfffff5fa
   18624:	tstlt	r3, r3, lsl fp
   18628:	blvs	142a290 <pclose@plt+0x1426c80>
   1862c:	bmi	144ab4 <pclose@plt+0x1414a4>
   18630:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
   18634:	ldcllt	7, cr15, [lr], #936	; 0x3a8
   18638:	svclt	0x00004770
   1863c:	ldrdeq	r6, [r2], -sl
   18640:			; <UNDEFINED> instruction: 0xfffffab7
   18644:	ldrbtmi	r4, [sl], #-2566	; 0xfffff5fa
   18648:			; <UNDEFINED> instruction: 0xb1036b93
   1864c:	blvs	ff42a2b4 <pclose@plt+0xff426ca4>
   18650:	bmi	144ad8 <pclose@plt+0x1414c8>
   18654:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
   18658:	stcllt	7, cr15, [ip], #936	; 0x3a8
   1865c:	svclt	0x00004770
   18660:			; <UNDEFINED> instruction: 0x000263b6
   18664:			; <UNDEFINED> instruction: 0xfffffa93
   18668:	ldrbtmi	r4, [sl], #-2566	; 0xfffff5fa
   1866c:	tstlt	r3, r3, lsl ip
   18670:	mrrcvs	7, 1, r4, r0, cr8
   18674:	bmi	144afc <pclose@plt+0x1414ec>
   18678:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
   1867c:	ldcllt	7, cr15, [sl], {234}	; 0xea
   18680:	svclt	0x00004770
   18684:	muleq	r2, r2, r3
   18688:			; <UNDEFINED> instruction: 0xfffffa6f
   1868c:	ldrbtmi	r4, [sl], #-2566	; 0xfffff5fa
   18690:			; <UNDEFINED> instruction: 0xb1036c93
   18694:	ldclvs	7, cr4, [r0], {24}
   18698:	bmi	144b20 <pclose@plt+0x141510>
   1869c:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
   186a0:	stcllt	7, cr15, [r8], {234}	; 0xea
   186a4:	svclt	0x00004770
   186a8:	andeq	r6, r2, lr, ror #6
   186ac:			; <UNDEFINED> instruction: 0xfffffa4b
   186b0:	ldrbtmi	r4, [sl], #-2566	; 0xfffff5fa
   186b4:	tstlt	r3, r3, lsl sp
   186b8:	ldclvs	7, cr4, [r0, #-96]	; 0xffffffa0
   186bc:	bmi	144b44 <pclose@plt+0x141534>
   186c0:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
   186c4:	ldclt	7, cr15, [r6], #936	; 0x3a8
   186c8:	svclt	0x00004770
   186cc:	andeq	r6, r2, sl, asr #6
   186d0:			; <UNDEFINED> instruction: 0xfffffa27
   186d4:	ldrbtmi	r4, [sl], #-2566	; 0xfffff5fa
   186d8:			; <UNDEFINED> instruction: 0xb1036d93
   186dc:	ldclvs	7, cr4, [r0, #96]	; 0x60
   186e0:	bmi	144b68 <pclose@plt+0x141558>
   186e4:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
   186e8:	stclt	7, cr15, [r4], #936	; 0x3a8
   186ec:	svclt	0x00004770
   186f0:	andeq	r6, r2, r6, lsr #6
   186f4:			; <UNDEFINED> instruction: 0xfffffa03
   186f8:	ldrbtmi	r4, [fp], #-2818	; 0xfffff4fe
   186fc:	tstlt	r3, fp, lsl lr
   18700:	strb	r4, [r5, #1816]	; 0x718
   18704:	andeq	r6, r2, r2, lsl #6
   18708:	ldrbtmi	r4, [fp], #-2818	; 0xfffff4fe
   1870c:	tstlt	r3, fp, asr lr
   18710:	strb	r4, [pc, #1816]	; 18e30 <pclose@plt+0x15820>
   18714:	strdeq	r6, [r2], -r2
   18718:	ldrbtmi	r4, [fp], #-2818	; 0xfffff4fe
   1871c:			; <UNDEFINED> instruction: 0xb1036e9b
   18720:	ldrb	r4, [r9, #1816]	; 0x718
   18724:	andeq	r6, r2, r2, ror #5
   18728:	ldrbtmi	r4, [fp], #-2818	; 0xfffff4fe
   1872c:	ldrdlt	r6, [r3, -fp]
   18730:	strb	r4, [r3, #1816]!	; 0x718
   18734:	ldrdeq	r6, [r2], -r2
   18738:	ldrbtmi	r4, [fp], #-2818	; 0xfffff4fe
   1873c:	tstlt	r3, fp, lsl pc
   18740:	strb	r4, [sp, #1816]!	; 0x718
   18744:	andeq	r6, r2, r2, asr #5
   18748:	ldrbtmi	r4, [fp], #-2818	; 0xfffff4fe
   1874c:	tstlt	r3, fp, asr pc
   18750:	ldrb	r4, [r7, #1816]!	; 0x718
   18754:			; <UNDEFINED> instruction: 0x000262b2
   18758:	ldrbtmi	r4, [fp], #-2818	; 0xfffff4fe
   1875c:			; <UNDEFINED> instruction: 0xb1036f9b
   18760:			; <UNDEFINED> instruction: 0xe6014718
   18764:	andeq	r6, r2, r2, lsr #5
   18768:	ldrbtmi	r4, [sl], #-2574	; 0xfffff5f2
   1876c:	ldrdlt	r6, [r3, -r3]
   18770:			; <UNDEFINED> instruction: 0xf8d24718
   18774:	cmplt	r3, r0, lsl #1
   18778:	ldrdcc	pc, [r4], r2
   1877c:			; <UNDEFINED> instruction: 0xf8d2b13b
   18780:	cmnlt	r0, r8, lsl #1
   18784:	tstcs	r1, r8, lsl #20
   18788:			; <UNDEFINED> instruction: 0xf7ea447a
   1878c:	blmi	2078e0 <pclose@plt+0x2042d0>
   18790:			; <UNDEFINED> instruction: 0xf8d3447b
   18794:	smlawblt	r0, ip, r0, r0
   18798:	tstcs	r1, r5, lsl #20
   1879c:			; <UNDEFINED> instruction: 0xf7ea447a
   187a0:	ldrbmi	fp, [r0, -r9, asr #24]!
   187a4:	muleq	r2, r2, r2
   187a8:			; <UNDEFINED> instruction: 0xfffff961
   187ac:	andeq	r6, r2, ip, ror #4
   187b0:			; <UNDEFINED> instruction: 0xfffff94d
   187b4:	ldrbmi	lr, [r0, sp, lsr #18]!
   187b8:	ldrbtmi	r4, [lr], #-3616	; 0xfffff1e0
   187bc:			; <UNDEFINED> instruction: 0xf8dfb16a
   187c0:	ldrbtmi	r8, [r8], #128	; 0x80
   187c4:			; <UNDEFINED> instruction: 0x7090f8d8
   187c8:			; <UNDEFINED> instruction: 0x463bb11f
   187cc:			; <UNDEFINED> instruction: 0x47f0e8bd
   187d0:			; <UNDEFINED> instruction: 0x46144718
   187d4:			; <UNDEFINED> instruction: 0x2094f8d8
   187d8:	pop	{r1, r3, r8, fp, ip, sp, pc}
   187dc:			; <UNDEFINED> instruction: 0xf8df87f0
   187e0:	strmi	r9, [r2], -r4, rrx
   187e4:			; <UNDEFINED> instruction: 0xf8d83901
   187e8:	ldrbtmi	r0, [r9], #152	; 0x98
   187ec:	stcl	7, cr15, [r4], {234}	; 0xea
   187f0:			; <UNDEFINED> instruction: 0x464a4639
   187f4:	stc	7, cr15, [r0], #-936	; 0xfffffc58
   187f8:	svclt	0x00d82c00
   187fc:	ldrtmi	r4, [r9], -r2, ror #4
   18800:	strtmi	fp, [r2], -r6, asr #31
   18804:			; <UNDEFINED> instruction: 0x009cf8d8
   18808:	ldrdeq	pc, [r0], r8	; <UNPREDICTABLE>
   1880c:	ldc	7, cr15, [r4], #936	; 0x3a8
   18810:	ldrtmi	r4, [r9], -sl, asr #12
   18814:	ldc	7, cr15, [r0], {234}	; 0xea
   18818:	blmi	32ac4c <pclose@plt+0x32763c>
   1881c:	ldmdapl	r1!, {r9, sp}^
   18820:			; <UNDEFINED> instruction: 0xf8d3447b
   18824:	stmdavs	r9, {r3, r4, r7}
   18828:			; <UNDEFINED> instruction: 0xf7ea3901
   1882c:	bmi	253acc <pclose@plt+0x2504bc>
   18830:			; <UNDEFINED> instruction: 0x47f0e8bd
   18834:	tstcs	r0, sl, ror r4
   18838:	bllt	fff567e8 <pclose@plt+0xfff531d8>
   1883c:	andeq	r3, r2, lr, lsr #9
   18840:	andeq	r6, r2, sl, lsr r2
   18844:			; <UNDEFINED> instruction: 0xfffff8ff
   18848:	andeq	r0, r0, ip, asr #6
   1884c:	ldrdeq	r6, [r2], -ip
   18850:			; <UNDEFINED> instruction: 0xfffff8b5
   18854:	strdlt	fp, [r3], r0
   18858:	ldrbtmi	r4, [pc], #-3859	; 18860 <pclose@plt+0x15250>
   1885c:	ldrdcc	pc, [r4], r7	; <UNPREDICTABLE>
   18860:	svclt	0x00182a00
   18864:	tstle	r1, r0, lsl #22
   18868:	ldcllt	0, cr11, [r0, #12]!
   1886c:			; <UNDEFINED> instruction: 0x3090f8d7
   18870:	andlt	fp, r3, fp, lsl r1
   18874:	ldrhtmi	lr, [r0], #141	; 0x8d
   18878:	bcs	2a4e0 <pclose@plt+0x26ed0>
   1887c:	strmi	r4, [sp], -r6, lsl #12
   18880:	stcle	6, cr4, [r9, #-80]	; 0xffffffb0
   18884:	ldrmi	r4, [r1], -r8, lsl #12
   18888:	mrc2	7, 0, pc, cr12, cr15, {7}
   1888c:	ldrtmi	r4, [r0], -r1, lsr #12
   18890:	pop	{r0, r1, ip, sp, pc}
   18894:			; <UNDEFINED> instruction: 0xe65540f0
   18898:	ldmdane	r0, {r0, r4, r6, r9, lr}
   1889c:			; <UNDEFINED> instruction: 0xf7ff9101
   188a0:	stmdbls	r1, {r0, r4, r9, sl, fp, ip, sp, lr, pc}
   188a4:	ldrb	r1, [r3, r0, ror #18]!
   188a8:	andeq	r6, r2, r2, lsr #3
   188ac:			; <UNDEFINED> instruction: 0xf000b5f8
   188b0:	blmi	171a0f4 <pclose@plt+0x1716ae4>
   188b4:	svcmi	0x005c4604
   188b8:	ldrbtmi	r4, [pc], #-1147	; 188c0 <pclose@plt+0x152b0>
   188bc:	ldrdpl	pc, [r8], r3	; <UNPREDICTABLE>
   188c0:	andeq	lr, r0, #151552	; 0x25000
   188c4:	svcvc	0x00a0f412
   188c8:	svcvs	0x009bd03a
   188cc:	rsble	r2, r3, r0, lsl #22
   188d0:			; <UNDEFINED> instruction: 0x46254798
   188d4:	tstlt	fp, r3, lsr r6
   188d8:	ldrbtle	r0, [r8], #-1824	; 0xfffff8e0
   188dc:	svcpl	0x00f0f415
   188e0:	strbteq	sp, [r1], #1
   188e4:	strbteq	sp, [sl], r9, ror #8
   188e8:	strbteq	sp, [r3], r7, lsl #10
   188ec:	blmi	140de24 <pclose@plt+0x140a814>
   188f0:	mrcvs	4, 4, r4, cr11, cr11, {3}
   188f4:	subsle	r2, sp, r0, lsl #22
   188f8:	ssateq	r4, #16, r8, lsl #15
   188fc:	strteq	sp, [r6], r7, lsl #10
   18900:	blmi	130ddf0 <pclose@plt+0x130a7e0>
   18904:	mrcvs	4, 0, r4, cr11, cr11, {3}
   18908:	subsle	r2, r0, r0, lsl #22
   1890c:			; <UNDEFINED> instruction: 0x06684798
   18910:	strbteq	sp, [r1], -r7, lsl #10
   18914:	blmi	120dd30 <pclose@plt+0x120a720>
   18918:	svcvs	0x001b447b
   1891c:	suble	r2, r0, r0, lsl #22
   18920:	strbeq	r4, [sl, #1944]!	; 0x798
   18924:	strbeq	sp, [r3, #1287]!	; 0x507
   18928:	blmi	110dd44 <pclose@plt+0x110a734>
   1892c:	svcvs	0x005b447b
   18930:	eorsle	r2, r9, r0, lsl #22
   18934:	blmi	106a79c <pclose@plt+0x106718c>
   18938:			; <UNDEFINED> instruction: 0xf8c3447b
   1893c:	ldcllt	0, cr4, [r8, #672]!	; 0x2a0
   18940:	streq	fp, [fp, -r6, lsl #19]!
   18944:	blmi	fcc984 <pclose@plt+0xfc9374>
   18948:			; <UNDEFINED> instruction: 0xf8d3447b
   1894c:	stmdbcs	r0, {r2, r3, r5, r7, ip}
   18950:	strmi	sp, [r8, r6, asr #32]
   18954:	ldrbpl	pc, [r0, #1061]!	; 0x425	; <UNPREDICTABLE>
   18958:	movweq	pc, #61444	; 0xf004	; <UNPREDICTABLE>
   1895c:	streq	pc, [pc, #-37]	; 1893f <pclose@plt+0x1532f>
   18960:	ldr	r4, [r8, r5, rrx]!
   18964:	svcpl	0x00f0f414
   18968:			; <UNDEFINED> instruction: 0xf415d102
   1896c:	strdle	r5, [sl, #240]!	; 0xf0
   18970:			; <UNDEFINED> instruction: 0xf0054065
   18974:	str	r0, [lr, pc, lsl #6]!
   18978:	ldrbtmi	r4, [fp], #-2866	; 0xfffff4ce
   1897c:	blcs	342f0 <pclose@plt+0x30ce0>
   18980:			; <UNDEFINED> instruction: 0xf7ffd1c4
   18984:	bfi	pc, r7, (invalid: 25:2)	; <UNPREDICTABLE>
   18988:	ldrbtmi	r4, [fp], #-2863	; 0xfffff4d1
   1898c:	blcs	34500 <pclose@plt+0x30ef0>
   18990:			; <UNDEFINED> instruction: 0xf7ffd1b2
   18994:			; <UNDEFINED> instruction: 0xe7b0fcb3
   18998:	stc2l	7, cr15, [r6], #1020	; 0x3fc
   1899c:	ldrtmi	r4, [r3], -r5, lsr #12
   189a0:			; <UNDEFINED> instruction: 0xf7ffe799
   189a4:			; <UNDEFINED> instruction: 0xe7bcfcbd
   189a8:	stc2l	7, cr15, [ip], {255}	; 0xff
   189ac:			; <UNDEFINED> instruction: 0xf7ffe7c3
   189b0:	str	pc, [ip, pc, ror #24]!
   189b4:	ldc2	7, cr15, [r0], {255}	; 0xff
   189b8:	blmi	95283c <pclose@plt+0x94f22c>
   189bc:	subcs	pc, r3, r4, asr #7
   189c0:	ldrbtmi	r3, [fp], #-2056	; 0xfffff7f8
   189c4:	ldrsbtvs	pc, [r4], r3	; <UNPREDICTABLE>
   189c8:			; <UNDEFINED> instruction: 0x47b0b1fe
   189cc:	blmi	852800 <pclose@plt+0x84f1f0>
   189d0:	andeq	pc, r8, r6, lsr #3
   189d4:			; <UNDEFINED> instruction: 0xf8d3447b
   189d8:	strhlt	r6, [lr, #-0]
   189dc:			; <UNDEFINED> instruction: 0xe77d47b0
   189e0:	bmi	76b658 <pclose@plt+0x768048>
   189e4:	ldrbtmi	r5, [sl], #-2299	; 0xfffff705
   189e8:			; <UNDEFINED> instruction: 0xf7ea6818
   189ec:	ldr	lr, [r1, r6, lsr #22]!
   189f0:			; <UNDEFINED> instruction: 0x46024b1a
   189f4:	ldmpl	fp!, {r0, r4, r5, r9, sl, lr}^
   189f8:			; <UNDEFINED> instruction: 0xf7ea6818
   189fc:	bmi	6538fc <pclose@plt+0x6502ec>
   18a00:	ldrbtmi	r4, [sl], #-1585	; 0xfffff9cf
   18a04:	bl	6569b4 <pclose@plt+0x6533a4>
   18a08:	blmi	5d27b0 <pclose@plt+0x5cf1a0>
   18a0c:	ldrtmi	r4, [r1], -r2, lsl #12
   18a10:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
   18a14:	bl	fec569c4 <pclose@plt+0xfec533b4>
   18a18:			; <UNDEFINED> instruction: 0x46314a13
   18a1c:			; <UNDEFINED> instruction: 0xf7ea447a
   18a20:	strb	lr, [r0, -ip, lsl #22]!
   18a24:	andeq	r6, r2, r4, asr #2
   18a28:	andeq	r3, r2, lr, lsr #7
   18a2c:	andeq	r6, r2, ip, lsl #2
   18a30:	strdeq	r6, [r2], -r8
   18a34:	andeq	r6, r2, r4, ror #1
   18a38:	ldrdeq	r6, [r2], -r0
   18a3c:	andeq	r6, r2, r4, asr #1
   18a40:	strheq	r6, [r2], -r4
   18a44:	andeq	r6, r2, r2, lsl #1
   18a48:	andeq	r6, r2, r2, ror r0
   18a4c:	andeq	r6, r2, sl, lsr r0
   18a50:	andeq	r6, r2, r8, lsr #32
   18a54:	andeq	r0, r0, ip, ror #6
   18a58:			; <UNDEFINED> instruction: 0xfffff703
   18a5c:	andeq	r0, r0, r4, asr r2
   18a60:			; <UNDEFINED> instruction: 0xfffff6e7
   18a64:	andeq	r0, r0, r0, lsl #5
   18a68:			; <UNDEFINED> instruction: 0xfffff6cd
   18a6c:	ldrbtmi	r4, [fp], #-2819	; 0xfffff4fd
   18a70:	ldrsbtcc	pc, [r8], r3	; <UNPREDICTABLE>
   18a74:	ldrmi	fp, [r8, -r3, lsl #2]
   18a78:	svclt	0x0000e488
   18a7c:	andeq	r5, r2, lr, lsl #31
   18a80:	addslt	fp, r2, r0, ror r5
   18a84:	ldrmi	pc, [r0, #-2271]	; 0xfffff721
   18a88:			; <UNDEFINED> instruction: 0xf8df2100
   18a8c:			; <UNDEFINED> instruction: 0xf8df2510
   18a90:	ldrbtmi	r3, [ip], #-1296	; 0xfffffaf0
   18a94:			; <UNDEFINED> instruction: 0xf8df447a
   18a98:	ldmpl	r3, {r2, r3, r8, sl, ip, lr}^
   18a9c:			; <UNDEFINED> instruction: 0xf8d4447d
   18aa0:	ldmdavs	fp, {r6, r7, sp}
   18aa4:			; <UNDEFINED> instruction: 0xf04f9311
   18aa8:			; <UNDEFINED> instruction: 0xf8c40300
   18aac:	ldrhlt	r1, [sl, #-12]!
   18ab0:			; <UNDEFINED> instruction: 0xf7ff4790
   18ab4:			; <UNDEFINED> instruction: 0xf8dffb77
   18ab8:			; <UNDEFINED> instruction: 0xf8df24f0
   18abc:	ldrbtmi	r3, [sl], #-1252	; 0xfffffb1c
   18ac0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   18ac4:	subsmi	r9, sl, r1, lsl fp
   18ac8:	rsbhi	pc, r3, #64	; 0x40
   18acc:	ldcllt	0, cr11, [r0, #-72]!	; 0xffffffb8
   18ad0:	stmdacs	r0, {r0, r1, r9, sl, lr}
   18ad4:	andshi	pc, ip, #0
   18ad8:	sbccc	pc, r4, r4, asr #17
   18adc:	strbeq	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
   18ae0:	strbmi	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
   18ae4:			; <UNDEFINED> instruction: 0xf7ea4478
   18ae8:	ldrbtmi	lr, [ip], #-3074	; 0xfffff3fe
   18aec:			; <UNDEFINED> instruction: 0xf8df4603
   18af0:	rscvs	r0, r3, r4, asr #9
   18af4:			; <UNDEFINED> instruction: 0xf7ea4478
   18af8:			; <UNDEFINED> instruction: 0xf8d4ebfa
   18afc:	adcvs	r3, r0, r8, asr #1
   18b00:			; <UNDEFINED> instruction: 0xf0002b00
   18b04:			; <UNDEFINED> instruction: 0xf8df8226
   18b08:	ldrbtmi	r4, [ip], #-1200	; 0xfffffb50
   18b0c:	ldrdeq	pc, [ip], #132	; 0x84
   18b10:			; <UNDEFINED> instruction: 0xf0002800
   18b14:			; <UNDEFINED> instruction: 0xf8df8217
   18b18:	strcs	r4, [r0], -r4, lsr #9
   18b1c:	ldmib	r4, {r2, r3, r4, r5, r6, sl, lr}^
   18b20:	cmnvs	r6, #-1006632960	; 0xc4000000
   18b24:	sbcsvs	pc, r0, r4, asr #17
   18b28:	mvnvs	r9, #67108864	; 0x4000000
   18b2c:	ldc	7, cr15, [r4, #-936]!	; 0xfffffc58
   18b30:	vrshr.s64	d20, d16, #64
   18b34:			; <UNDEFINED> instruction: 0xf8df81d0
   18b38:	cfstrsge	mvf0, [r1], {136}	; 0x88
   18b3c:			; <UNDEFINED> instruction: 0x46214478
   18b40:	stc	7, cr15, [ip], #936	; 0x3a8
   18b44:	ldrbtcc	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   18b48:	andsvs	r5, r8, fp, ror #17
   18b4c:	stmdavc	r0, {r8, ip, sp, pc}
   18b50:	ldrbtcs	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   18b54:			; <UNDEFINED> instruction: 0xf8dfae02
   18b58:	stmiapl	sl!, {r2, r4, r5, r6, sl, ip, sp}
   18b5c:	stmiapl	fp!, {r4, ip, sp, lr}^
   18b60:			; <UNDEFINED> instruction: 0xf7ea6818
   18b64:	ldrtmi	lr, [r1], -r2, lsr #25
   18b68:	stcl	7, cr15, [ip, #-936]	; 0xfffffc58
   18b6c:			; <UNDEFINED> instruction: 0xf0403001
   18b70:			; <UNDEFINED> instruction: 0xf8df81ab
   18b74:	andcs	r3, sp, #92, 8	; 0x5c000000
   18b78:	andshi	r5, sl, fp, ror #17
   18b7c:	ldrbeq	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   18b80:			; <UNDEFINED> instruction: 0xf8df4621
   18b84:	ldrbtmi	r6, [r8], #-1108	; 0xfffffbac
   18b88:	stc	7, cr15, [r8], {234}	; 0xea
   18b8c:			; <UNDEFINED> instruction: 0x4621447e
   18b90:			; <UNDEFINED> instruction: 0xf8df4603
   18b94:			; <UNDEFINED> instruction: 0xf8c60448
   18b98:	ldrbtmi	r3, [r8], #-208	; 0xffffff30
   18b9c:	ldcl	7, cr15, [lr], #-936	; 0xfffffc58
   18ba0:	strmi	r4, [r3], -r1, lsr #12
   18ba4:	ldrteq	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   18ba8:	ldrbtmi	r6, [r8], #-883	; 0xfffffc8d
   18bac:	ldcl	7, cr15, [r6], #-936	; 0xfffffc58
   18bb0:	strmi	r4, [r3], -r1, lsr #12
   18bb4:	strteq	pc, [ip], #-2271	; 0xfffff721
   18bb8:	ldrbtmi	r6, [r8], #-1011	; 0xfffffc0d
   18bbc:	stcl	7, cr15, [lr], #-936	; 0xfffffc58
   18bc0:	strmi	r4, [r3], -r1, lsr #12
   18bc4:	strteq	pc, [r0], #-2271	; 0xfffff721
   18bc8:	ldrbtmi	r6, [r8], #-371	; 0xfffffe8d
   18bcc:	stcl	7, cr15, [r6], #-936	; 0xfffffc58
   18bd0:	strmi	r4, [r3], -r1, lsr #12
   18bd4:	ldreq	pc, [r4], #-2271	; 0xfffff721
   18bd8:	ldrbtmi	r6, [r8], #-563	; 0xfffffdcd
   18bdc:	mrrc	7, 14, pc, lr, cr10	; <UNPREDICTABLE>
   18be0:	strmi	r4, [r3], -r1, lsr #12
   18be4:	streq	pc, [r8], #-2271	; 0xfffff721
   18be8:	ldrbtmi	r6, [r8], #-435	; 0xfffffe4d
   18bec:	mrrc	7, 14, pc, r6, cr10	; <UNPREDICTABLE>
   18bf0:	strmi	r4, [r3], -r1, lsr #12
   18bf4:	rsbsvs	r4, r3, #16711680	; 0xff0000
   18bf8:			; <UNDEFINED> instruction: 0xf7ea4478
   18bfc:			; <UNDEFINED> instruction: 0x4621ec50
   18c00:	ldmmi	sp!, {r0, r1, r9, sl, lr}^
   18c04:	ldrbtmi	r6, [r8], #-499	; 0xfffffe0d
   18c08:	mcrr	7, 14, pc, r8, cr10	; <UNPREDICTABLE>
   18c0c:	strmi	r4, [r3], -r1, lsr #12
   18c10:			; <UNDEFINED> instruction: 0xf8c648fa
   18c14:	ldrbtmi	r3, [r8], #-152	; 0xffffff68
   18c18:	mcrr	7, 14, pc, r0, cr10	; <UNPREDICTABLE>
   18c1c:	strmi	r4, [r3], -r1, lsr #12
   18c20:			; <UNDEFINED> instruction: 0xf8c648f7
   18c24:	ldrbtmi	r3, [r8], #-160	; 0xffffff60
   18c28:	ldc	7, cr15, [r8], #-936	; 0xfffffc58
   18c2c:			; <UNDEFINED> instruction: 0xf8c66a33
   18c30:	blcs	18ea8 <pclose@plt+0x15898>
   18c34:	orrshi	pc, r4, r0
   18c38:	strdcs	r4, [r1, -r2]
   18c3c:	ldmibvs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
   18c40:			; <UNDEFINED> instruction: 0xf0002a00
   18c44:	bmi	ffc392c4 <pclose@plt+0xffc35cb4>
   18c48:			; <UNDEFINED> instruction: 0xf8d2447a
   18c4c:			; <UNDEFINED> instruction: 0xf8c23098
   18c50:	smlaltblt	r1, r3, r4, r0
   18c54:			; <UNDEFINED> instruction: 0xf8d23800
   18c58:	svclt	0x001830a0
   18c5c:	blcs	20c68 <pclose@plt+0x1d658>
   18c60:			; <UNDEFINED> instruction: 0x4603bf14
   18c64:	cdpmi	3, 14, cr2, cr9, cr0, {0}
   18c68:	stmiami	r9!, {r0, r5, r9, sl, lr}^
   18c6c:	ldrbtmi	r4, [r8], #-1150	; 0xfffffb82
   18c70:	addscc	pc, r4, r6, asr #17
   18c74:	ldc	7, cr15, [r2], {234}	; 0xea
   18c78:	stmdacs	r0, {r4, r5, r6, r8, sl, sp, lr}
   18c7c:	msrhi	SPSR_, r0
   18c80:	strtmi	r4, [r1], -r4, ror #17
   18c84:			; <UNDEFINED> instruction: 0xf7ea4478
   18c88:	ldrbvs	lr, [r0, #3082]!	; 0xc0a
   18c8c:	strtmi	r4, [r1], -r2, ror #17
   18c90:			; <UNDEFINED> instruction: 0xf7ea4478
   18c94:	blmi	ff893cac <pclose@plt+0xff89069c>
   18c98:	andsvs	r5, r8, fp, ror #17
   18c9c:			; <UNDEFINED> instruction: 0xf0002800
   18ca0:	ldmmi	pc, {r0, r1, r3, r6, r8, pc}^	; <UNPREDICTABLE>
   18ca4:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
   18ca8:	bl	ffe56c58 <pclose@plt+0xffe53648>
   18cac:	stmiapl	fp!, {r0, r2, r3, r4, r6, r7, r8, r9, fp, lr}^
   18cb0:	ldmmi	sp, {r3, r4, sp, lr}^
   18cb4:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
   18cb8:	bl	ffc56c68 <pclose@plt+0xffc53658>
   18cbc:	stmiapl	fp!, {r0, r1, r3, r4, r6, r7, r8, r9, fp, lr}^
   18cc0:	stmdacs	r0, {r3, r4, sp, lr}
   18cc4:	teqhi	r4, r0	; <UNPREDICTABLE>
   18cc8:			; <UNDEFINED> instruction: 0x462148d9
   18ccc:			; <UNDEFINED> instruction: 0xf7ea4478
   18cd0:	blmi	ff653c70 <pclose@plt+0xff650660>
   18cd4:	andsvs	r5, r8, fp, ror #17
   18cd8:			; <UNDEFINED> instruction: 0x462148d7
   18cdc:			; <UNDEFINED> instruction: 0xf7ea4478
   18ce0:	blmi	ff5d3c60 <pclose@plt+0xff5d0650>
   18ce4:	andsvs	r5, r8, fp, ror #17
   18ce8:			; <UNDEFINED> instruction: 0xf0002800
   18cec:	ldmmi	r4, {r0, r2, r3, r4, r8, pc}^
   18cf0:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
   18cf4:	bl	ff4d6ca4 <pclose@plt+0xff4d3694>
   18cf8:	stmiapl	fp!, {r1, r4, r6, r7, r8, r9, fp, lr}^
   18cfc:	ldmmi	r2, {r3, r4, sp, lr}^
   18d00:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
   18d04:	bl	ff2d6cb4 <pclose@plt+0xff2d36a4>
   18d08:			; <UNDEFINED> instruction: 0x46214bd0
   18d0c:	strmi	r5, [r2], -fp, ror #17
   18d10:	andsvs	r4, sl, pc, asr #17
   18d14:			; <UNDEFINED> instruction: 0xf7ea4478
   18d18:	blmi	ff3d3c28 <pclose@plt+0xff3d0618>
   18d1c:	stmiapl	lr!, {r0, r5, r9, sl, lr}^
   18d20:	stmiami	sp, {r1, r9, sl, lr}^
   18d24:	ldrbtmi	r6, [r8], #-50	; 0xffffffce
   18d28:	bl	fee56cd8 <pclose@plt+0xfee536c8>
   18d2c:	strtmi	r4, [r1], -fp, asr #23
   18d30:	strmi	r5, [r2], -fp, ror #17
   18d34:	andsvs	r4, sl, sl, asr #17
   18d38:			; <UNDEFINED> instruction: 0xf7ea4478
   18d3c:	blmi	ff293c04 <pclose@plt+0xff2905f4>
   18d40:	andsvs	r5, r8, fp, ror #17
   18d44:			; <UNDEFINED> instruction: 0xf0002800
   18d48:	blmi	ff1f91b8 <pclose@plt+0xff1f5ba8>
   18d4c:			; <UNDEFINED> instruction: 0xf8d3447b
   18d50:	bcs	21098 <pclose@plt+0x1da88>
   18d54:	mrshi	pc, (UNDEF: 14)	; <UNPREDICTABLE>
   18d58:	ldrbtmi	r4, [fp], #-3012	; 0xfffff43c
   18d5c:	ldrsbtcc	pc, [r8], r3	; <UNPREDICTABLE>
   18d60:			; <UNDEFINED> instruction: 0xf0002b00
   18d64:			; <UNDEFINED> instruction: 0x47988113
   18d68:	strtmi	r4, [r1], -r1, asr #17
   18d6c:	ldrbtmi	r4, [r8], #-3521	; 0xfffff23f
   18d70:	bl	fe556d20 <pclose@plt+0xfe553710>
   18d74:			; <UNDEFINED> instruction: 0x4621447d
   18d78:	ldmmi	pc!, {r0, r1, r9, sl, lr}	; <UNPREDICTABLE>
   18d7c:	ldrbtmi	r6, [r8], #-1131	; 0xfffffb95
   18d80:	bl	fe356d30 <pclose@plt+0xfe353720>
   18d84:	strmi	r4, [r3], -r1, lsr #12
   18d88:	strbtvs	r4, [fp], #2236	; 0x8bc
   18d8c:			; <UNDEFINED> instruction: 0xf7ea4478
   18d90:	strtmi	lr, [r1], -r6, lsl #23
   18d94:	ldmmi	sl!, {r0, r1, r9, sl, lr}
   18d98:	addcc	pc, r8, r5, asr #17
   18d9c:	ldrbtmi	r3, [r8], #-2816	; 0xfffff500
   18da0:	movwcs	fp, #7960	; 0x1f18
   18da4:	addcc	pc, r0, r5, asr #17
   18da8:	bl	1e56d58 <pclose@plt+0x1e53748>
   18dac:			; <UNDEFINED> instruction: 0xf0002800
   18db0:			; <UNDEFINED> instruction: 0xf8c580dc
   18db4:	ldmmi	r3!, {r2, r3, r7}
   18db8:	ldcmi	6, cr4, [r3, #132]!	; 0x84
   18dbc:			; <UNDEFINED> instruction: 0xf7ea4478
   18dc0:	ldrbtmi	lr, [sp], #-2926	; 0xfffff492
   18dc4:	strmi	r4, [r3], -r1, lsr #12
   18dc8:			; <UNDEFINED> instruction: 0xf8c548b0
   18dcc:	ldrbtmi	r3, [r8], #-244	; 0xffffff0c
   18dd0:	bl	1956d80 <pclose@plt+0x1953770>
   18dd4:	strmi	r4, [r3], -r1, lsr #12
   18dd8:			; <UNDEFINED> instruction: 0xf8c548ad
   18ddc:	ldrbtmi	r3, [r8], #-248	; 0xffffff08
   18de0:	bl	1756d90 <pclose@plt+0x1753780>
   18de4:	strmi	r4, [r3], -r1, lsr #12
   18de8:			; <UNDEFINED> instruction: 0xf8c548aa
   18dec:	ldrbtmi	r3, [r8], #-252	; 0xffffff04
   18df0:	bl	1556da0 <pclose@plt+0x1553790>
   18df4:	strmi	r4, [r3], -r1, lsr #12
   18df8:			; <UNDEFINED> instruction: 0xf8c548a7
   18dfc:	ldrbtmi	r3, [r8], #-256	; 0xffffff00
   18e00:	bl	1356db0 <pclose@plt+0x13537a0>
   18e04:	strmi	r4, [r3], -r1, lsr #12
   18e08:			; <UNDEFINED> instruction: 0xf8c548a4
   18e0c:	ldrbtmi	r3, [r8], #-220	; 0xffffff24
   18e10:	bl	1156dc0 <pclose@plt+0x11537b0>
   18e14:	strmi	r4, [r3], -r1, lsr #12
   18e18:			; <UNDEFINED> instruction: 0xf8c548a1
   18e1c:	ldrbtmi	r3, [r8], #-216	; 0xffffff28
   18e20:	bl	f56dd0 <pclose@plt+0xf537c0>
   18e24:	strmi	r4, [r3], -r1, lsr #12
   18e28:	mlavs	fp, lr, r8, r4
   18e2c:			; <UNDEFINED> instruction: 0xf7ea4478
   18e30:			; <UNDEFINED> instruction: 0x4621eb36
   18e34:	ldmmi	ip, {r0, r1, r9, sl, lr}
   18e38:	sbcscc	pc, r4, r5, asr #17
   18e3c:			; <UNDEFINED> instruction: 0xf7ea4478
   18e40:	strtmi	lr, [r1], -lr, lsr #22
   18e44:	ldmmi	r9, {r0, r1, r9, sl, lr}
   18e48:	rsccc	pc, r4, r5, asr #17
   18e4c:			; <UNDEFINED> instruction: 0xf7ea4478
   18e50:	strtmi	lr, [r1], -r6, lsr #22
   18e54:	ldmmi	r6, {r0, r1, r9, sl, lr}
   18e58:	rsccc	pc, r0, r5, asr #17
   18e5c:			; <UNDEFINED> instruction: 0xf7ea4478
   18e60:			; <UNDEFINED> instruction: 0x4621eb1e
   18e64:	ldmmi	r3, {r0, r1, r9, sl, lr}
   18e68:	rsccc	pc, ip, r5, asr #17
   18e6c:			; <UNDEFINED> instruction: 0xf7ea4478
   18e70:			; <UNDEFINED> instruction: 0x4621eb16
   18e74:	ldmmi	r0, {r0, r1, r9, sl, lr}
   18e78:	rsccc	pc, r8, r5, asr #17
   18e7c:			; <UNDEFINED> instruction: 0xf7ea4478
   18e80:	strtmi	lr, [r1], -lr, lsl #22
   18e84:	stmmi	sp, {r0, r1, r9, sl, lr}
   18e88:	smlabtcc	r4, r5, r8, pc	; <UNPREDICTABLE>
   18e8c:			; <UNDEFINED> instruction: 0xf7ea4478
   18e90:	strtmi	lr, [r1], -r6, lsl #22
   18e94:	stmmi	sl, {r0, r1, r9, sl, lr}
   18e98:	rscscc	pc, r0, r5, asr #17
   18e9c:			; <UNDEFINED> instruction: 0xf7ea4478
   18ea0:			; <UNDEFINED> instruction: 0x4621eafe
   18ea4:	stmmi	r7, {r0, r1, r9, sl, lr}
   18ea8:	smlabtcc	r8, r5, r8, pc	; <UNPREDICTABLE>
   18eac:			; <UNDEFINED> instruction: 0xf7ea4478
   18eb0:	strdvs	lr, [r8], #-166	; 0xffffff5a	; <UNPREDICTABLE>
   18eb4:			; <UNDEFINED> instruction: 0xf976f7ff
   18eb8:	blcs	3346c <pclose@plt+0x2fe5c>
   18ebc:	cfldrdge	mvd15, [fp, #508]!	; 0x1fc
   18ec0:			; <UNDEFINED> instruction: 0xf8c52301
   18ec4:	ldrb	r3, [r6, #188]!	; 0xbc
   18ec8:			; <UNDEFINED> instruction: 0xf7ea4630
   18ecc:	blmi	1053924 <pclose@plt+0x1050314>
   18ed0:	andshi	r5, r8, fp, ror #17
   18ed4:	bmi	1f52824 <pclose@plt+0x1f4f214>
   18ed8:			; <UNDEFINED> instruction: 0xf8c42301
   18edc:	ldrhcs	r3, [r0], #-12
   18ee0:	tstcs	r8, sl, ror fp
   18ee4:	andsvs	r5, r0, sl, lsr #17
   18ee8:	blmi	1e6f298 <pclose@plt+0x1e6bc88>
   18eec:	strtvs	lr, [r2], -r4, asr #19
   18ef0:	strbtvs	r4, [r6], #1147	; 0x47b
   18ef4:	eorvs	r6, r6, r6, ror #8
   18ef8:	ldrtvs	lr, [r5], -r4, asr #19
   18efc:	ldrtvs	lr, [r7], -r4, asr #19
   18f00:	ldrtvs	lr, [r9], -r4, asr #19
   18f04:	ldrtvs	lr, [fp], -r4, asr #19
   18f08:			; <UNDEFINED> instruction: 0xf8c46011
   18f0c:	ldrb	r3, [r2, #208]	; 0xd0
   18f10:	ldrbtmi	r4, [r8], #-2160	; 0xfffff790
   18f14:	stmib	sl!, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   18f18:	ldrbtmi	r4, [fp], #-2927	; 0xfffff491
   18f1c:			; <UNDEFINED> instruction: 0xf43f2800
   18f20:			; <UNDEFINED> instruction: 0xf8c4addb
   18f24:	ldrb	r0, [r9, #196]	; 0xc4
   18f28:	stmiapl	fp!, {r1, r2, r6, r8, r9, fp, lr}^
   18f2c:	usat	r6, #6, r8
   18f30:	stmiapl	fp!, {r6, r8, r9, fp, lr}^
   18f34:			; <UNDEFINED> instruction: 0xe6cf6018
   18f38:	stmiapl	fp!, {r1, r3, r4, r5, r8, r9, fp, lr}^
   18f3c:	ssat	r6, #25, r8
   18f40:			; <UNDEFINED> instruction: 0xe6a365f0
   18f44:	andvs	pc, r0, pc, asr #8
   18f48:			; <UNDEFINED> instruction: 0xff5cf002
   18f4c:	sbceq	pc, ip, r4, asr #17
   18f50:	vst3.<illegal width 64>	{d30,d32,d34}, [pc :128], r1
   18f54:			; <UNDEFINED> instruction: 0xf0026000
   18f58:			; <UNDEFINED> instruction: 0xf8c4ff55
   18f5c:	ldrb	r0, [r2, #200]	; 0xc8
   18f60:	stmdbcs	r0, {r0, r4, r5, r6, r9, fp, sp, lr}
   18f64:	mcrge	4, 3, pc, cr8, cr15, {3}	; <UNPREDICTABLE>
   18f68:	blmi	1752924 <pclose@plt+0x174f314>
   18f6c:			; <UNDEFINED> instruction: 0xf8c5447b
   18f70:	str	r3, [r0, -ip, lsl #1]!
   18f74:	ldrbtmi	r4, [sl], #-2650	; 0xfffff5a6
   18f78:	sbcscs	pc, r0, r3, asr #17
   18f7c:	eorsvs	lr, r0, ip, ror #13
   18f80:	ldmibvs	r9, {r0, r1, r5, r6, r7, r9, sl, sp, lr, pc}^
   18f84:	svclt	0x00183900
   18f88:	ldrb	r2, [ip], -r1, lsl #2
   18f8c:			; <UNDEFINED> instruction: 0xf9fef7ff
   18f90:			; <UNDEFINED> instruction: 0xf7eae6ea
   18f94:	svclt	0x0000e918
   18f98:	andeq	r5, r2, sl, ror #30
   18f9c:	ldrdeq	r3, [r2], -r4
   18fa0:	andeq	r0, r0, r0, ror #4
   18fa4:	andeq	r3, r2, ip, asr #3
   18fa8:	andeq	r3, r2, sl, lsr #3
   18fac:	andeq	pc, r0, r0, lsl #24
   18fb0:	andeq	r5, r2, r2, lsl pc
   18fb4:	strdeq	pc, [r0], -r8
   18fb8:	strdeq	r5, [r2], -r2
   18fbc:	andeq	r5, r2, r0, ror #29
   18fc0:			; <UNDEFINED> instruction: 0x0000fbbc
   18fc4:	andeq	r0, r0, r8, ror #6
   18fc8:	ldrdeq	r0, [r0], -r8
   18fcc:	andeq	r0, r0, r4, lsr #6
   18fd0:	andeq	r0, r0, ip, lsr #4
   18fd4:	andeq	pc, r0, r6, ror fp	; <UNPREDICTABLE>
   18fd8:	andeq	r5, r2, r0, ror lr
   18fdc:	andeq	pc, r0, r6, ror #22
   18fe0:	andeq	pc, r0, sl, asr fp	; <UNPREDICTABLE>
   18fe4:	andeq	pc, r0, lr, asr #22
   18fe8:	andeq	pc, r0, r2, asr #22
   18fec:	andeq	pc, r0, r6, lsr fp	; <UNPREDICTABLE>
   18ff0:	andeq	pc, r0, sl, lsr #22
   18ff4:	andeq	pc, r0, r0, lsr #22
   18ff8:	andeq	pc, r0, r6, lsl fp	; <UNPREDICTABLE>
   18ffc:	andeq	pc, r0, sl, lsl #22
   19000:	strdeq	pc, [r0], -lr
   19004:	andeq	r5, r2, r0, asr #27
   19008:			; <UNDEFINED> instruction: 0x00025db4
   1900c:	muleq	r2, r0, sp
   19010:			; <UNDEFINED> instruction: 0x0000faba
   19014:	andeq	pc, r0, r8, lsr #21
   19018:	andeq	pc, r0, r0, lsr #21
   1901c:	andeq	r0, r0, r8, asr #4
   19020:	andeq	pc, r0, lr, lsl #21
   19024:	andeq	r0, r0, r4, asr #4
   19028:	andeq	r0, r1, sl, lsl #6
   1902c:	andeq	r0, r0, r0, lsr #6
   19030:	andeq	pc, r0, r8, asr #24
   19034:	andeq	r0, r0, r8, lsr #6
   19038:	andeq	pc, r0, ip, asr sl	; <UNPREDICTABLE>
   1903c:	andeq	r0, r0, r4, asr r2
   19040:	andeq	pc, r0, sl, asr #20
   19044:	andeq	r0, r0, r0, lsl #5
   19048:	andeq	r1, r1, r6, lsl r7
   1904c:	andeq	r0, r0, ip, ror #6
   19050:	andeq	pc, r0, ip, lsr #20
   19054:	andeq	r0, r0, ip, ror #4
   19058:	andeq	pc, r0, lr, lsl sl	; <UNPREDICTABLE>
   1905c:	muleq	r0, r8, r2
   19060:	strdeq	pc, [r0], -r4
   19064:	andeq	r0, r0, r0, lsr r3
   19068:			; <UNDEFINED> instruction: 0x00025cb0
   1906c:	andeq	r5, r2, r2, lsr #25
   19070:	ldrdeq	pc, [r0], -sl
   19074:	andeq	r5, r2, r8, lsl #25
   19078:	andeq	pc, r0, lr, asr #19
   1907c:	andeq	pc, r0, r4, asr #19
   19080:			; <UNDEFINED> instruction: 0x0000f9b6
   19084:	andeq	pc, r0, r0, lsr #19
   19088:	andeq	r5, r2, sl, lsr ip
   1908c:	andeq	r1, r1, r6, lsr #15
   19090:	andeq	pc, r0, r2, lsl #19
   19094:	andeq	pc, r0, r6, ror r9	; <UNPREDICTABLE>
   19098:	andeq	pc, r0, sl, ror #18
   1909c:	andeq	pc, r0, lr, asr r9	; <UNPREDICTABLE>
   190a0:	andeq	pc, r0, r2, asr r9	; <UNPREDICTABLE>
   190a4:	andeq	pc, r0, r8, asr #18
   190a8:	andeq	pc, r0, ip, lsr r9	; <UNPREDICTABLE>
   190ac:	andeq	pc, r0, r0, lsr r9	; <UNPREDICTABLE>
   190b0:	andeq	pc, r0, r4, lsr #18
   190b4:	andeq	pc, r0, r8, lsl r9	; <UNPREDICTABLE>
   190b8:	andeq	pc, r0, ip, lsl #18
   190bc:	andeq	pc, r0, r0, lsl #18
   190c0:	strdeq	pc, [r0], -r4
   190c4:	andeq	pc, r0, r8, ror #17
   190c8:	andeq	r0, r0, r8, asr r3
   190cc:	andeq	r0, r0, ip, asr #6
   190d0:	andeq	pc, r0, r4, lsl #16
   190d4:	andeq	pc, r0, lr
   190d8:	andeq	pc, r0, r2, asr #15
   190dc:	andeq	pc, r0, ip, ror #15
   190e0:	andeq	pc, r0, lr, ror r7	; <UNPREDICTABLE>
   190e4:	ldrbtmi	r4, [fp], #-2819	; 0xfffff4fd
   190e8:	ldrdcc	pc, [ip, -r3]
   190ec:	ldrmi	fp, [r8, -r3, lsl #2]
   190f0:	stcllt	7, cr15, [r6], {255}	; 0xff
   190f4:	andeq	r5, r2, r6, lsl r9
   190f8:	andcs	r4, r0, ip, asr #22
   190fc:	ldrbtmi	fp, [fp], #-1392	; 0xfffffa90
   19100:			; <UNDEFINED> instruction: 0xf8d34c4b
   19104:	ldrbtmi	r2, [ip], #-188	; 0xffffff44
   19108:			; <UNDEFINED> instruction: 0xf8d3b922
   1910c:	tstlt	r2, r0, lsl r1
   19110:	mulcs	r1, r0, r7
   19114:			; <UNDEFINED> instruction: 0xf8d3bd70
   19118:	stfcss	f5, [r1, #-80]	; 0xffffffb0
   1911c:	blmi	118d2e4 <pclose@plt+0x1189cd4>
   19120:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
   19124:	blmi	1131294 <pclose@plt+0x112dc84>
   19128:			; <UNDEFINED> instruction: 0xf8d3447b
   1912c:	strdlt	r0, [r0, -ip]!
   19130:	tstcs	r1, r2, asr #20
   19134:			; <UNDEFINED> instruction: 0xf7e9447a
   19138:	cdpmi	15, 4, cr14, cr1, cr0, {4}
   1913c:			; <UNDEFINED> instruction: 0xf8d6447e
   19140:	ldrshlt	r5, [r5, #4]!
   19144:	mvnlt	r7, fp, lsr #16
   19148:	andscs	r2, ip, r1, lsl #2
   1914c:	stmda	lr, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   19150:	tstcs	r1, ip, lsr sl
   19154:			; <UNDEFINED> instruction: 0x4603447a
   19158:	ldrmi	r4, [sp], -r8, lsr #12
   1915c:	svc	0x006cf7e9
   19160:	stmiapl	r3!, {r0, r3, r4, r5, r8, r9, fp, lr}^
   19164:			; <UNDEFINED> instruction: 0xf7e96818
   19168:	ldmdbmi	r8!, {r6, r7, r8, r9, sl, fp, sp, lr, pc}
   1916c:	ldrdeq	pc, [r4], #134	; 0x86
   19170:			; <UNDEFINED> instruction: 0xf7e94479
   19174:	stmdacs	r0, {r3, r7, r8, r9, sl, fp, sp, lr, pc}
   19178:			; <UNDEFINED> instruction: 0x4629d053
   1917c:			; <UNDEFINED> instruction: 0xf7e9201c
   19180:	blmi	d15160 <pclose@plt+0xd11b50>
   19184:	ldmdavs	r8, {r0, r1, r5, r6, r7, fp, ip, lr}
   19188:	stmib	lr, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1918c:	stmiapl	r1!, {r0, r4, r5, r8, r9, fp, lr}^
   19190:			; <UNDEFINED> instruction: 0xf7ea4605
   19194:	blmi	c53a7c <pclose@plt+0xc5046c>
   19198:	stmiapl	r4!, {r3, r5, r9, sl, lr}^
   1919c:			; <UNDEFINED> instruction: 0xf7ea4621
   191a0:	ldmib	r4, {r1, r4, r5, r9, fp, sp, lr, pc}^
   191a4:	stmiavs	r3!, {r9, ip}^
   191a8:	addvc	pc, r0, pc, asr #8
   191ac:			; <UNDEFINED> instruction: 0x61bcf421
   191b0:	stclvc	0, cr6, [r1], #-132	; 0xffffff7c
   191b4:	movweq	pc, #40995	; 0xa023	; <UNPREDICTABLE>
   191b8:			; <UNDEFINED> instruction: 0xf02260e3
   191bc:	ldmdbcs	pc!, {r2, r3, r9}^	; <UNPREDICTABLE>
   191c0:	rschi	r6, r0, #98	; 0x62
   191c4:	svclt	0x00044622
   191c8:	strbtvc	r2, [r3], #-1023	; 0xfffffc01
   191cc:	smlatbcs	r0, r3, ip, r7
   191d0:	blcs	1feaa78 <pclose@plt+0x1fe7468>
   191d4:	mvnscs	fp, #4, 30
   191d8:			; <UNDEFINED> instruction: 0xf89474a3
   191dc:	blcs	5a5264 <pclose@plt+0x5a1c54>
   191e0:	mvnscs	fp, #4, 30
   191e4:	eorcc	pc, r0, r4, lsl #17
   191e8:	ldmda	r6, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   191ec:	strtmi	r2, [r8], -r0, lsl #2
   191f0:	ldmda	r0!, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   191f4:	tstcs	r1, r8, lsr #12
   191f8:	stmda	ip!, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   191fc:	ldcllt	0, cr2, [r0, #-4]!
   19200:	stmdacs	r0, {r3, r4, r6, fp, sp, lr}
   19204:	ldmdbmi	r5, {r0, r1, r3, r7, ip, lr, pc}
   19208:			; <UNDEFINED> instruction: 0xf7e94479
   1920c:	stmdacs	r0, {r2, r3, r4, r5, r8, r9, sl, fp, sp, lr, pc}
   19210:	bmi	50d82c <pclose@plt+0x50a21c>
   19214:	ldmdami	r3, {r0, r3, r5, r9, sl, lr}
   19218:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
   1921c:	svc	0x000cf7e9
   19220:	andcs	lr, r1, r1, lsl #15
   19224:	svc	0x00baf7e9
   19228:	svclt	0x0000e7a7
   1922c:	strdeq	r5, [r2], -lr
   19230:	andeq	r2, r2, r2, ror #22
   19234:	ldrdeq	r5, [r2], -sl
   19238:	ldrdeq	r5, [r2], -r4
   1923c:			; <UNDEFINED> instruction: 0xffffefb5
   19240:	andeq	r5, r2, r0, asr #17
   19244:			; <UNDEFINED> instruction: 0xffffef95
   19248:	andeq	r0, r0, r4, lsr #6
   1924c:	andeq	pc, r0, r8, lsr r6	; <UNPREDICTABLE>
   19250:	andeq	r0, r0, ip, ror #5
   19254:	andeq	r0, r0, r0, lsr #5
   19258:	ldrdeq	r0, [r0], -r4
   1925c:	muleq	r0, r0, r5
   19260:			; <UNDEFINED> instruction: 0xffffeed1
   19264:	andeq	pc, r0, r2, lsl #11
   19268:	mcrmi	5, 1, fp, cr9, cr0, {3}
   1926c:	ldrbtmi	r4, [lr], #-3369	; 0xfffff2d7
   19270:			; <UNDEFINED> instruction: 0xf8d6447d
   19274:	tstlt	ip, r8, lsl r1
   19278:	pop	{r0, r1, r5, r9, sl, lr}
   1927c:			; <UNDEFINED> instruction: 0x47184070
   19280:	stmiapl	fp!, {r0, r2, r5, r8, r9, fp, lr}^
   19284:			; <UNDEFINED> instruction: 0xf7ea6818
   19288:	blmi	9536d0 <pclose@plt+0x9500c0>
   1928c:	stmiapl	sl!, {r0, r5, r9, sl, lr}^
   19290:	stmda	r2, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   19294:	teqlt	r3, r3, ror r8
   19298:	tstcs	r1, r1, lsr #20
   1929c:	ldrbtmi	r4, [sl], #-2081	; 0xfffff7df
   192a0:			; <UNDEFINED> instruction: 0xf7e94478
   192a4:	blmi	854dd4 <pclose@plt+0x8517c4>
   192a8:			; <UNDEFINED> instruction: 0xf8d3447b
   192ac:			; <UNDEFINED> instruction: 0xb1200100
   192b0:	tstcs	r1, lr, lsl sl
   192b4:			; <UNDEFINED> instruction: 0xf7e9447a
   192b8:	cdpmi	14, 1, cr14, cr13, cr0, {6}
   192bc:			; <UNDEFINED> instruction: 0xf8d6447e
   192c0:	strdlt	r4, [ip, -r8]
   192c4:	stmdblt	r3, {r0, r1, r5, fp, ip, sp, lr}
   192c8:	tstcs	r1, r0, ror sp
   192cc:			; <UNDEFINED> instruction: 0xf7e9201c
   192d0:	bmi	655010 <pclose@plt+0x651a00>
   192d4:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
   192d8:	strtmi	r4, [r0], -r3, lsl #12
   192dc:			; <UNDEFINED> instruction: 0xf7e9461c
   192e0:	blmi	594d98 <pclose@plt+0x591788>
   192e4:	ldmdavs	r8, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
   192e8:	cdp	7, 15, cr15, cr14, cr9, {7}
   192ec:			; <UNDEFINED> instruction: 0xf8d64913
   192f0:	ldrbtmi	r0, [r9], #-196	; 0xffffff3c
   192f4:	cdp	7, 12, cr15, cr6, cr9, {7}
   192f8:	strtmi	fp, [r1], -r8, lsr #2
   192fc:	pop	{r2, r3, r4, sp}
   19300:			; <UNDEFINED> instruction: 0xf7e94070
   19304:	andcs	fp, r1, r1, lsr pc
   19308:	svc	0x0048f7e9
   1930c:	svclt	0x0000e7f5
   19310:	andeq	r5, r2, lr, lsl #15
   19314:	strdeq	r2, [r2], -r8
   19318:	andeq	r0, r0, ip, ror #5
   1931c:	andeq	r0, r0, r0, lsr #5
   19320:			; <UNDEFINED> instruction: 0xffffee4b
   19324:	andeq	pc, r0, r0, lsl r5	; <UNPREDICTABLE>
   19328:	andeq	r5, r2, r4, asr r7
   1932c:			; <UNDEFINED> instruction: 0xffffee35
   19330:	andeq	r5, r2, r0, asr #14
   19334:			; <UNDEFINED> instruction: 0xffffee13
   19338:	andeq	r0, r0, r4, lsr #6
   1933c:			; <UNDEFINED> instruction: 0x0000f4b6
   19340:	mvnsmi	lr, sp, lsr #18
   19344:			; <UNDEFINED> instruction: 0xf002b3b8
   19348:	strmi	pc, [r4], -r9, lsr #28
   1934c:	stmdavc	r3, {r3, r4, r7, r8, r9, ip, sp, pc}
   19350:	andle	r2, r2, lr, ror fp
   19354:	pop	{r5, r9, sl, lr}
   19358:			; <UNDEFINED> instruction: 0x460781f0
   1935c:	svccc	0x0001f817
   19360:	svclt	0x00182b2f
   19364:			; <UNDEFINED> instruction: 0xd12a2b00
   19368:	ldrbtmi	r4, [r8], #-2117	; 0xfffff7bb
   1936c:	svc	0x00bef7e9
   19370:	stmdacs	r0, {r0, r2, r9, sl, lr}
   19374:	ldrtmi	sp, [r8], -r9, rrx
   19378:	stmda	r4!, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1937c:	strtmi	r4, [r8], -r6, lsl #12
   19380:	stmda	r0!, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   19384:	andcc	r4, r1, r0, lsr r4
   19388:	ldc2	0, cr15, [ip, #-8]!
   1938c:	strmi	r4, [r5], -r9, lsr #12
   19390:	svc	0x0088f7e9
   19394:			; <UNDEFINED> instruction: 0x46284639
   19398:	svc	0x0066f7e9
   1939c:			; <UNDEFINED> instruction: 0xf7e94620
   193a0:	strtmi	lr, [r8], -r4, asr #29
   193a4:	ldc2l	0, cr15, [sl, #8]!
   193a8:	strtmi	r4, [r8], -r4, lsl #12
   193ac:	cdp	7, 11, cr15, cr12, cr9, {7}
   193b0:	pop	{r5, r9, sl, lr}
   193b4:	strcs	r8, [r0], #-496	; 0xfffffe10
   193b8:	pop	{r5, r9, sl, lr}
   193bc:	vand	q12, q8, q8
   193c0:			; <UNDEFINED> instruction: 0xf0021001
   193c4:	stmdavc	r2!, {r0, r1, r2, r3, r4, r8, sl, fp, ip, sp, lr, pc}^
   193c8:	svclt	0x00182a00
   193cc:	strmi	r2, [r6], -pc, lsr #20
   193d0:	cdpne	0, 4, cr13, cr5, cr14, {2}
   193d4:	strtmi	r1, [fp], -r1, lsr #25
   193d8:	svccs	0x0001f805
   193dc:	movwcc	r7, #14346	; 0x380a
   193e0:	blne	fe6eac24 <pclose@plt+0xfe6e7614>
   193e4:	svclt	0x00182a00
   193e8:			; <UNDEFINED> instruction: 0xf1012a2f
   193ec:	mvnsle	r0, r1, lsl #2
   193f0:	ldrtmi	r3, [r3], #-2817	; 0xfffff4ff
   193f4:	ldrtmi	r2, [r0], -r0, lsl #4
   193f8:			; <UNDEFINED> instruction: 0xf7e9701a
   193fc:			; <UNDEFINED> instruction: 0x4605ee16
   19400:	stmdbvs	r0, {r3, r4, r6, r7, r8, ip, sp, pc}^
   19404:	svc	0x00def7e9
   19408:	ldrtmi	r4, [r8], -r0, lsl #13
   1940c:	svc	0x00daf7e9
   19410:	andcc	r4, r1, r0, asr #8
   19414:	ldc2l	0, cr15, [r6], #8
   19418:	strmi	r6, [r5], -r9, ror #18
   1941c:	cdp	7, 12, cr15, cr4, cr9, {7}
   19420:			; <UNDEFINED> instruction: 0xf7e94639
   19424:	strtmi	lr, [r0], -r0, asr #30
   19428:	cdp	7, 7, cr15, cr14, cr9, {7}
   1942c:			; <UNDEFINED> instruction: 0xf0024628
   19430:			; <UNDEFINED> instruction: 0x4604fdb5
   19434:			; <UNDEFINED> instruction: 0xf7e94628
   19438:			; <UNDEFINED> instruction: 0xf7eaee78
   1943c:	ldrtmi	lr, [r0], -r4, lsl #17
   19440:	cdp	7, 7, cr15, cr2, cr9, {7}
   19444:	pop	{r5, r9, sl, lr}
   19448:			; <UNDEFINED> instruction: 0xf7e981f0
   1944c:			; <UNDEFINED> instruction: 0xf7e9ee5a
   19450:	cmnlt	r8, ip, lsr #28
   19454:	ldrtmi	r6, [r8], -r5, asr #18
   19458:	svc	0x00b4f7e9
   1945c:	stccs	6, cr4, [r0, #-24]	; 0xffffffe8
   19460:	ldfnep	f5, [r0], #-564	; 0xfffffdcc
   19464:	stc2l	0, cr15, [lr], {2}
   19468:	strmi	r2, [r5], -r0, lsl #6
   1946c:	ldr	r7, [r1, r3]
   19470:	ldr	r4, [pc, r3, lsl #12]!
   19474:			; <UNDEFINED> instruction: 0xf7e94638
   19478:	strmi	lr, [r6], -r6, lsr #31
   1947c:	svclt	0x0000e7f1
   19480:	andeq	lr, r0, sl, asr r6
   19484:	andcs	r4, r0, #89088	; 0x15c00
   19488:	ldrbtmi	fp, [fp], #-1392	; 0xfffffa90
   1948c:	strmi	r4, [sp], -r4, lsl #12
   19490:	stmdavs	r2, {r1, r3, r4, ip, sp, lr}
   19494:	ldrble	r0, [sl, #-1494]!	; 0xfffffa2a
   19498:	ldrbeq	r6, [r8, #2059]	; 0x80b
   1949c:	addhi	pc, r4, r0, lsl #2
   194a0:	ldrbtmi	r4, [r9], #-2385	; 0xfffff6af
   194a4:	ldrbtmi	r4, [lr], #-3665	; 0xfffff1af
   194a8:			; <UNDEFINED> instruction: 0xf7e94630
   194ac:	stmdavs	r2!, {r1, r2, r3, r4, r5, r6, r9, sl, fp, sp, lr, pc}
   194b0:	ldrle	r0, [r3, #-1617]	; 0xfffff9af
   194b4:	teqlt	r2, r2, lsr r8
   194b8:	ldrtcc	r4, [fp], -sp, asr #18
   194bc:	andcs	r1, r2, #208896	; 0x33000
   194c0:			; <UNDEFINED> instruction: 0xf7e94479
   194c4:	stmdavs	fp!, {r2, r6, r7, r9, sl, fp, sp, lr, pc}
   194c8:	strbtle	r0, [sl], #-1627	; 0xfffff9a5
   194cc:	ldrbtmi	r4, [r9], #-2377	; 0xfffff6b7
   194d0:	eorscs	r4, fp, #4784128	; 0x490000
   194d4:			; <UNDEFINED> instruction: 0xf7e94478
   194d8:	stmdavs	r2!, {r1, r2, r5, r7, r8, r9, sl, fp, sp, lr, pc}
   194dc:	ldrle	r0, [r3, #-1686]	; 0xfffff96a
   194e0:	ldrbtmi	r4, [r8], #-2118	; 0xfffff7ba
   194e4:			; <UNDEFINED> instruction: 0xb1237803
   194e8:	eorscs	r4, fp, #1130496	; 0x114000
   194ec:			; <UNDEFINED> instruction: 0xf7e94479
   194f0:	stmdavs	fp!, {r1, r3, r4, r7, r8, r9, sl, fp, sp, lr, pc}
   194f4:	ldrble	r0, [r1], #-1688	; 0xfffff968
   194f8:	ldrbtmi	r4, [r9], #-2370	; 0xfffff6be
   194fc:	eorscs	r4, fp, #4325376	; 0x420000
   19500:			; <UNDEFINED> instruction: 0xf7e94478
   19504:	stmdavs	r2!, {r4, r7, r8, r9, sl, fp, sp, lr, pc}
   19508:	strle	r0, [pc, #-1745]	; 18e3f <pclose@plt+0x1582f>
   1950c:	ldrbtmi	r4, [r8], #-2111	; 0xfffff7c1
   19510:	blcs	37524 <pclose@plt+0x33f14>
   19514:	stmdavs	fp!, {r5, r6, r8, ip, lr, pc}
   19518:	strble	r0, [r8], #-1754	; 0xfffff926
   1951c:	ldrbtmi	r4, [r9], #-2364	; 0xfffff6c4
   19520:	eorscs	r4, fp, #60, 16	; 0x3c0000
   19524:			; <UNDEFINED> instruction: 0xf7e94478
   19528:	stmdavs	r2!, {r1, r2, r3, r4, r5, r6, r8, r9, sl, fp, sp, lr, pc}
   1952c:	andsle	r0, r4, r3, lsl r7
   19530:	ldrbtmi	r4, [r8], #-2105	; 0xfffff7c7
   19534:	blcs	37548 <pclose@plt+0x33f38>
   19538:	stmdavs	fp!, {r3, r6, r8, ip, lr, pc}
   1953c:	ldrle	r0, [r9, #-1822]!	; 0xfffff8e2
   19540:			; <UNDEFINED> instruction: 0xf0034a36
   19544:	blcc	21a188 <pclose@plt+0x216b78>
   19548:			; <UNDEFINED> instruction: 0xf852447a
   1954c:	ldmdami	r4!, {r0, r1, r5, ip}
   19550:	ldrbtmi	r2, [r8], #-571	; 0xfffffdc5
   19554:	svc	0x0066f7e9
   19558:			; <UNDEFINED> instruction: 0xf4126822
   1955c:			; <UNDEFINED> instruction: 0xd0135ff0
   19560:	ldrbtmi	r4, [r8], #-2096	; 0xfffff7d0
   19564:	bllt	16f7578 <pclose@plt+0x16f3f68>
   19568:	ldrbeq	r6, [r8], #2091	; 0x82b
   1956c:	subscs	lr, r3, #323584	; 0x4f000
   19570:	blmi	b8ea04 <pclose@plt+0xb8b3f4>
   19574:	andeq	pc, pc, #2
   19578:			; <UNDEFINED> instruction: 0xf853447b
   1957c:	stmdami	fp!, {r1, r5, ip}
   19580:	ldrbtmi	r2, [r8], #-571	; 0xfffffdc5
   19584:	svc	0x004ef7e9
   19588:	ldrbtmi	r4, [r8], #-2089	; 0xfffff7d7
   1958c:			; <UNDEFINED> instruction: 0x0651bd70
   19590:			; <UNDEFINED> instruction: 0x0693d499
   19594:	stmdavs	fp!, {r3, r4, r5, r7, r8, sl, ip, lr, pc}
   19598:	strle	r0, [sp, #1688]!	; 0x698
   1959c:	ldrbtmi	r4, [r9], #-2341	; 0xfffff6db
   195a0:	stmdbmi	r5!, {r2, r3, r5, r7, r8, r9, sl, sp, lr, pc}
   195a4:			; <UNDEFINED> instruction: 0xe7934479
   195a8:	ldrbtmi	r4, [r9], #-2340	; 0xfffff6dc
   195ac:	stmdbmi	r4!, {r1, r3, r4, r5, r6, r8, r9, sl, sp, lr, pc}
   195b0:			; <UNDEFINED> instruction: 0xe7b54479
   195b4:	ldrbtmi	r4, [r9], #-2339	; 0xfffff6dd
   195b8:	stmdbmi	r3!, {r0, r3, r6, r7, r8, r9, sl, sp, lr, pc}
   195bc:			; <UNDEFINED> instruction: 0xe7de4479
   195c0:	eorscs	r4, fp, #557056	; 0x88000
   195c4:			; <UNDEFINED> instruction: 0xf7e94479
   195c8:	strb	lr, [sp, lr, lsr #30]
   195cc:	eorscs	r4, fp, #32, 18	; 0x80000
   195d0:			; <UNDEFINED> instruction: 0xf7e94479
   195d4:	ldr	lr, [r0, r8, lsr #30]!
   195d8:	eorscs	r4, fp, #491520	; 0x78000
   195dc:			; <UNDEFINED> instruction: 0xf7e94479
   195e0:	ldr	lr, [r8, r2, lsr #30]
   195e4:	andeq	r5, r2, lr, lsl #13
   195e8:	andeq	pc, r0, lr, lsr r3	; <UNPREDICTABLE>
   195ec:	andeq	r5, r2, r2, ror r6
   195f0:	andeq	pc, r0, r0, lsl #7
   195f4:	andeq	pc, r0, r2, lsr #6
   195f8:	andeq	r5, r2, r4, asr #12
   195fc:	andeq	r5, r2, r6, lsr r6
   19600:	andeq	pc, r0, r4, asr r3	; <UNPREDICTABLE>
   19604:	andeq	pc, r0, sl, lsl #6
   19608:	andeq	r5, r2, r8, lsl r6
   1960c:	andeq	r5, r2, sl, lsl #12
   19610:	strdeq	pc, [r0], -lr
   19614:	strdeq	r5, [r2], -r4
   19618:	andeq	r5, r2, r6, ror #11
   1961c:	andeq	r2, r2, ip, ror r4
   19620:	andeq	r5, r2, r6, asr #11
   19624:			; <UNDEFINED> instruction: 0x000255b6
   19628:	andeq	r2, r2, ip, asr #8
   1962c:	muleq	r2, r6, r5
   19630:	andeq	r5, r2, lr, lsl #11
   19634:	andeq	pc, r0, sl, asr r2	; <UNPREDICTABLE>
   19638:	andeq	pc, r0, r4, asr #4
   1963c:	andeq	pc, r0, lr, lsr #4
   19640:	andeq	pc, r0, r0, ror #4
   19644:	andeq	pc, r0, r2, ror r2	; <UNPREDICTABLE>
   19648:	andeq	pc, r0, r8, ror r2	; <UNPREDICTABLE>
   1964c:	andeq	pc, r0, ip, ror r2	; <UNPREDICTABLE>
   19650:	andeq	pc, r0, r0, ror r2	; <UNPREDICTABLE>
   19654:	andeq	pc, r0, r4, ror #4
   19658:	svcmi	0x00f0e92d
   1965c:	bmi	136aec0 <pclose@plt+0x13678b0>
   19660:	blmi	138587c <pclose@plt+0x138226c>
   19664:	ldrbtmi	r4, [sl], #-1542	; 0xfffff9fa
   19668:	mcrrmi	8, 12, r6, ip, cr5
   1966c:	ldmpl	r3, {r0, r3, r7, r9, sl, lr}^
   19670:	ldmdavs	fp, {r2, r3, r4, r5, r6, sl, lr}
   19674:			; <UNDEFINED> instruction: 0xf04f9303
   19678:	movtlt	r0, #54016	; 0xd300
   1967c:			; <UNDEFINED> instruction: 0xf8d04b48
   19680:	ldrbtmi	r8, [fp], #-8
   19684:	ldrmi	r3, [r8, #828]	; 0x33c
   19688:	blmi	11cd754 <pclose@plt+0x11ca144>
   1968c:	movwcc	r4, #50299	; 0xc47b
   19690:	umaalle	r4, r0, sp, r2
   19694:	biclt	r6, r8, r8, lsr #16
   19698:	and	r2, r3, r0, lsl #8
   1969c:	svceq	0x0004f855
   196a0:	orrslt	r3, r8, r1, lsl #8
   196a4:			; <UNDEFINED> instruction: 0xf7e94649
   196a8:	stmdacs	r0, {r1, r2, r3, r5, r6, r7, sl, fp, sp, lr, pc}
   196ac:	strdcs	sp, [r1], -r6
   196b0:	andmi	pc, r0, r8, asr #17
   196b4:	bmi	f31b98 <pclose@plt+0xf2e588>
   196b8:	ldrbtmi	r4, [sl], #-2871	; 0xfffff4c9
   196bc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   196c0:	subsmi	r9, sl, r3, lsl #22
   196c4:	andlt	sp, r5, r3, ror #2
   196c8:	svchi	0x00f0e8bd
   196cc:	ldrb	r2, [r2, r1]!
   196d0:	andcs	r4, sl, #8, 12	; 0x800000
   196d4:			; <UNDEFINED> instruction: 0xf7e9a902
   196d8:	bls	d4a68 <pclose@plt+0xd1458>
   196dc:			; <UNDEFINED> instruction: 0x46037812
   196e0:	bcs	2af88 <pclose@plt+0x27978>
   196e4:	ldmvs	r2!, {r0, r1, r2, r5, r6, r7, r8, ip, lr, pc}
   196e8:	andsvs	r2, r3, r1
   196ec:	blmi	c13680 <pclose@plt+0xc10070>
   196f0:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
   196f4:	stcl	7, cr15, [r6], {233}	; 0xe9
   196f8:	stmdblt	r8!, {r0, r1, r9, sl, lr}
   196fc:	andcs	r4, r1, ip, lsr #20
   19700:	stmib	r2, {r1, r5, r7, fp, ip, lr}^
   19704:	ldrb	r3, [r6, r0, lsl #6]
   19708:	eorcs	r4, r0, #41984	; 0xa400
   1970c:	stmiapl	r3!, {r0, sp}^
   19710:	andcs	lr, r0, #3194880	; 0x30c000
   19714:	strmi	lr, [r8], -pc, asr #15
   19718:	ldrbtmi	r4, [r9], #-2342	; 0xfffff6da
   1971c:	cdp	7, 15, cr15, cr4, cr9, {7}
   19720:	strmi	r4, [r4], -r1, lsl #13
   19724:	cmnlt	r8, #7340032	; 0x700000
   19728:	ldrdhi	pc, [ip], pc	; <UNPREDICTABLE>
   1972c:	cfstrsmi	mvf2, [r3, #-0]
   19730:	blmi	8eafd4 <pclose@plt+0x8e79c4>
   19734:	ldrbtmi	r4, [sp], #-1272	; 0xfffffb08
   19738:	movwls	r4, #5243	; 0x147b
   1973c:	beq	1055b64 <pclose@plt+0x1052554>
   19740:	bleq	55884 <pclose@plt+0x52274>
   19744:	and	r4, r6, r8, lsr #12
   19748:			; <UNDEFINED> instruction: 0x0014f8da
   1974c:	beq	355b7c <pclose@plt+0x35256c>
   19750:	bleq	95b84 <pclose@plt+0x92574>
   19754:			; <UNDEFINED> instruction: 0x4649b170
   19758:	ldc	7, cr15, [r4], {233}	; 0xe9
   1975c:	mvnsle	r2, r0, lsl #16
   19760:	movwcs	r9, #51713	; 0xca01
   19764:	movwcs	pc, #47875	; 0xbb03	; <UNPREDICTABLE>
   19768:	tstcs	r0, #3457024	; 0x34c000
   1976c:	streq	lr, [r2], #-2596	; 0xfffff5dc
   19770:	tstmi	ip, #1543503872	; 0x5c000000
   19774:	andcs	r4, r0, r3, lsl r9
   19778:			; <UNDEFINED> instruction: 0xf7e94479
   1977c:	strmi	lr, [r1], r6, asr #29
   19780:	bicsle	r2, fp, r0, lsl #16
   19784:			; <UNDEFINED> instruction: 0x200168b3
   19788:	strvc	lr, [r0], #-2499	; 0xfffff63d
   1978c:			; <UNDEFINED> instruction: 0xf7e9e793
   19790:	svclt	0x0000ed1a
   19794:	andeq	r2, r2, r2, lsl #12
   19798:	andeq	r0, r0, r0, ror #4
   1979c:	strdeq	r2, [r2], -r8
   197a0:	muleq	r2, r6, r4
   197a4:	andeq	r4, r2, r0, lsl r1
   197a8:	andeq	r2, r2, lr, lsr #11
   197ac:	andeq	r4, r2, ip, lsr #1
   197b0:	andeq	r0, r0, ip, asr r3
   197b4:	andeq	pc, r0, r6, lsr #2
   197b8:	muleq	r2, r0, r2
   197bc:	andeq	pc, r0, lr, lsl #2
   197c0:	andeq	r2, r2, ip, lsl #5
   197c4:	andeq	pc, r0, r8, asr #1
   197c8:			; <UNDEFINED> instruction: 0x4606b570
   197cc:	ldrbtmi	r4, [ip], #-3082	; 0xfffff3f6
   197d0:	cmnlt	r8, r0, lsr #16
   197d4:	and	r2, r3, r0, lsl #10
   197d8:	svceq	0x0014f854
   197dc:	cmplt	r8, r1, lsl #10
   197e0:			; <UNDEFINED> instruction: 0xf7e94631
   197e4:	stmdacs	r0, {r4, r6, sl, fp, sp, lr, pc}
   197e8:	stmdami	r4, {r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
   197ec:	ldrbtmi	r2, [r8], #-788	; 0xfffffcec
   197f0:	andeq	pc, r5, r3, lsl #22
   197f4:	svclt	0x0000bd70
   197f8:	ldrdeq	r3, [r2], -sl
   197fc:			; <UNDEFINED> instruction: 0x00023dba
   19800:	ldrbmi	lr, [r0, sp, lsr #18]!
   19804:	ldrbtmi	r4, [pc], #-3870	; 1980c <pclose@plt+0x161fc>
   19808:			; <UNDEFINED> instruction: 0xb3b6683e
   1980c:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   19810:	ldmmi	r4!, {r6, r9, ip, sp, lr, pc}
   19814:	strbmi	r4, [sp], -lr, asr #12
   19818:	ands	r4, r6, sl, asr #13
   1981c:	vceq.f32	d18, d0, d0
   19820:	svclt	0x000a192d
   19824:	cmpvc	r8, pc, asr #8	; <UNPREDICTABLE>
   19828:			; <UNDEFINED> instruction: 0xf04f4641
   1982c:	ldrtmi	r0, [r0], -r8, asr #19
   19830:	blx	355842 <pclose@plt+0x352232>
   19834:			; <UNDEFINED> instruction: 0xf8574606
   19838:	bl	1a5490 <pclose@plt+0x1a1e80>
   1983c:			; <UNDEFINED> instruction: 0xf8460385
   19840:	strcc	r4, [r1, #-37]	; 0xffffffdb
   19844:	andge	pc, r4, r3, asr #17
   19848:			; <UNDEFINED> instruction: 0x201cb1ba
   1984c:	blx	ff6d585c <pclose@plt+0xff6d224c>
   19850:	ldmdavs	r8!, {r2, r9, sl, lr}
   19854:	blx	fe8d5866 <pclose@plt+0xfe8d2256>
   19858:	ldrmi	r1, [r9, #3243]	; 0xcab
   1985c:	bge	93f74 <pclose@plt+0x90964>
   19860:	stmiale	r8!, {r5, sp, lr}^
   19864:	svceq	0x0000f1b9
   19868:			; <UNDEFINED> instruction: 0xf109d0d8
   1986c:	tstlt	lr, r1, lsl #6
   19870:	ldmdbeq	r9, {r0, r1, r8, r9, fp, sp, lr, pc}^
   19874:	orreq	lr, r9, pc, asr #20
   19878:			; <UNDEFINED> instruction: 0x4630e7d9
   1987c:			; <UNDEFINED> instruction: 0x87f0e8bd
   19880:	andeq	r3, r2, r2, lsr #27
   19884:			; <UNDEFINED> instruction: 0x4604b570
   19888:			; <UNDEFINED> instruction: 0xffbaf7ff
   1988c:	ldrbtmi	r4, [lr], #-3598	; 0xfffff1f2
   19890:	strtmi	r4, [r0], -r5, lsl #12
   19894:			; <UNDEFINED> instruction: 0xf7ee4629
   19898:	strmi	pc, [r4], -r5, lsr #27
   1989c:			; <UNDEFINED> instruction: 0xf7f04628
   198a0:	cmplt	r4, pc, lsr pc	; <UNPREDICTABLE>
   198a4:	strtmi	r7, [r0], -r3, lsr #16
   198a8:	pop	{r0, r1, r3, r4, r8, ip, sp, pc}
   198ac:			; <UNDEFINED> instruction: 0xf7ff4070
   198b0:			; <UNDEFINED> instruction: 0xf7e9bf8b
   198b4:	andcs	lr, r0, sl, lsr ip
   198b8:	blmi	148e80 <pclose@plt+0x145870>
   198bc:	ldmpl	r3!, {r0, r5, r9, sl, lr}^
   198c0:			; <UNDEFINED> instruction: 0xf7f96818
   198c4:			; <UNDEFINED> instruction: 0xe7f6fa31
   198c8:	ldrdeq	r2, [r2], -sl
   198cc:	andeq	r0, r0, r4, ror #5
   198d0:	andcs	fp, r5, #240, 10	; 0x3c000000
   198d4:	addlt	r4, r5, r3, lsr ip
   198d8:	andcs	r4, r0, r3, lsr fp
   198dc:	ldmdbmi	r3!, {r2, r3, r4, r5, r6, sl, lr}
   198e0:	stmiapl	r3!, {r0, r1, r4, r5, r8, sl, fp, lr}^
   198e4:	ldrbtmi	r4, [sp], #-1145	; 0xfffffb87
   198e8:	movwls	r6, #14363	; 0x381b
   198ec:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   198f0:	stcl	7, cr15, [r2], #-932	; 0xfffffc5c
   198f4:			; <UNDEFINED> instruction: 0xffc6f7ff
   198f8:	strmi	fp, [r4], -r0, asr #6
   198fc:	stmdavs	r7!, {r6, r7, fp, sp, lr}
   19900:	stmdacs	r0, {r1, r2, r5, r7, fp, sp, lr}
   19904:	bmi	b0d9e8 <pclose@plt+0xb0a3d8>
   19908:	eorscc	r4, ip, #2046820352	; 0x7a000000
   1990c:	mlale	r7, r6, r2, r4
   19910:	ldrbtmi	r4, [sl], #-2601	; 0xfffff5d7
   19914:	addsmi	r3, r0, #12, 4	; 0xc0000000
   19918:	ldmdavs	r3!, {r2, r3, r4, r5, ip, lr, pc}
   1991c:	eorpl	pc, r3, r0, asr r8	; <UNPREDICTABLE>
   19920:	andcs	r6, r5, #6356992	; 0x610000
   19924:			; <UNDEFINED> instruction: 0xf7e92000
   19928:	bmi	954a50 <pclose@plt+0x951440>
   1992c:	tstcs	r1, fp, lsr r6
   19930:	strls	r4, [r0, #-1146]	; 0xfffffb86
   19934:	stmdage	r2, {r0, ip, pc}
   19938:	ldcl	7, cr15, [r2], {233}	; 0xe9
   1993c:	stmdbls	r2, {r5, fp, lr}
   19940:			; <UNDEFINED> instruction: 0xf0014478
   19944:	stmdals	r2, {r0, r3, r4, r5, r6, r7, r9, fp, ip, sp, lr, pc}
   19948:	bl	ffbd78f4 <pclose@plt+0xffbd42e4>
   1994c:	blmi	5ac1c8 <pclose@plt+0x5a8bb8>
   19950:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   19954:	blls	f39c4 <pclose@plt+0xf03b4>
   19958:	qsuble	r4, sl, r1
   1995c:	ldcllt	0, cr11, [r0, #20]!
   19960:	blmi	6ac1cc <pclose@plt+0x6a8bbc>
   19964:	ldrbtmi	r5, [fp], #-2218	; 0xfffff756
   19968:	bcc	339b8 <pclose@plt+0x303a8>
   1996c:	andcs	fp, r1, #24, 30	; 0x60
   19970:	eorpl	pc, r2, r3, asr r8	; <UNPREDICTABLE>
   19974:	stmdavs	r1!, {r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
   19978:	ldmdavs	r5!, {r0, r2, r9, sp}
   1997c:	ldc	7, cr15, [ip], {233}	; 0xe9
   19980:			; <UNDEFINED> instruction: 0x463b4a13
   19984:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
   19988:	andls	r9, r1, r0, lsl #10
   1998c:			; <UNDEFINED> instruction: 0xf7e9a802
   19990:	ldrb	lr, [r3, r8, lsr #25]
   19994:			; <UNDEFINED> instruction: 0x46301d31
   19998:	ldc2l	7, cr15, [r4, #-1020]!	; 0xfffffc04
   1999c:	ldr	r4, [pc, r5, lsl #12]!
   199a0:	ldc	7, cr15, [r0], {233}	; 0xe9
   199a4:	andeq	r2, r2, ip, lsl #7
   199a8:	andeq	r0, r0, r0, ror #4
   199ac:	andeq	lr, r0, r8, ror #30
   199b0:	andeq	r2, r2, r2, lsl #7
   199b4:	andeq	r5, r2, r0, lsl r2
   199b8:	andeq	r3, r2, sl, lsl #29
   199bc:	andeq	sp, r0, ip, lsl r6
   199c0:	strdeq	ip, [r0], -ip	; <UNPREDICTABLE>
   199c4:	andeq	r2, r2, r8, lsl r3
   199c8:	andeq	r0, r0, ip, asr r3
   199cc:	andeq	r3, r2, r6, lsr lr
   199d0:	ldrdeq	lr, [r0], -sl
   199d4:	svcmi	0x00f0e92d
   199d8:	ldclmi	6, cr4, [pc, #-48]!	; 199b0 <pclose@plt+0x163a0>
   199dc:	blmi	2005c60 <pclose@plt+0x2002650>
   199e0:	ldrbtmi	r2, [sp], #-517	; 0xfffffdfb
   199e4:	andcs	r4, r0, lr, ror r9
   199e8:	ldrbtmi	r5, [r9], #-2283	; 0xfffff715
   199ec:	ldmdavs	fp, {r0, r2, r3, r4, r5, r6, r8, sl, fp, lr}
   199f0:			; <UNDEFINED> instruction: 0xf04f931d
   199f4:			; <UNDEFINED> instruction: 0xf7e90300
   199f8:	ldrbtmi	lr, [sp], #-3040	; 0xfffff420
   199fc:			; <UNDEFINED> instruction: 0xf7ff9502
   19a00:	stmdacs	r0, {r0, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   19a04:	addhi	pc, r1, r0
   19a08:	strmi	r6, [r7], -r3, asr #17
   19a0c:			; <UNDEFINED> instruction: 0xf0002b00
   19a10:	ldmdavs	lr, {r0, r1, r4, r7, pc}
   19a14:	eorsle	r2, lr, r0, lsl #28
   19a18:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   19a1c:	bpl	1556338 <pclose@plt+0x1552d28>
   19a20:	vmlsl.s<illegal width 8>	q10, d1, d2[1]
   19a24:			; <UNDEFINED> instruction: 0x46455a55
   19a28:	ands	r4, r5, r3, asr #13
   19a2c:	svclt	0x000b2e00
   19a30:	cmpcs	r0, r8, lsr #2
   19a34:	stmdaeq	sl, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   19a38:	ldmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   19a3c:			; <UNDEFINED> instruction: 0xf0024630
   19a40:	strmi	pc, [r6], -r5, lsl #20
   19a44:			; <UNDEFINED> instruction: 0xf10968f9
   19a48:			; <UNDEFINED> instruction: 0xf8460304
   19a4c:	strcc	r4, [r1, #-9]
   19a50:	andlt	pc, r3, r6, asr #16
   19a54:	mvnslt	r5, fp, asr #17
   19a58:	b	13e1ad0 <pclose@plt+0x13de4c0>
   19a5c:			; <UNDEFINED> instruction: 0xf0020985
   19a60:	ldmvs	fp!, {r0, r4, r6, r7, r8, fp, ip, sp, lr, pc}^
   19a64:			; <UNDEFINED> instruction: 0xf8534604
   19a68:			; <UNDEFINED> instruction: 0xf0020025
   19a6c:	vstmiane	fp!, {s30-s180}
   19a70:	stmib	r4, {r0, r1, r6, r8, sl, lr}^
   19a74:	eorvs	fp, r0, r1, lsl #22
   19a78:			; <UNDEFINED> instruction: 0xf1b8d3e4
   19a7c:	sbcsle	r0, r5, r0, lsl #30
   19a80:	suble	r2, sp, r0, lsl #28
   19a84:	ldmdale	r5, {r4, r6, r7, r8, sl, lr}^
   19a88:	movweq	pc, #4360	; 0x1108	; <UNPREDICTABLE>
   19a8c:	ldmdaeq	r8, {r0, r1, r8, r9, fp, sp, lr, pc}^
   19a90:	orreq	lr, r8, pc, asr #20
   19a94:	ldmdbmi	r4, {r1, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
   19a98:	andcs	r2, r0, r5, lsl #4
   19a9c:			; <UNDEFINED> instruction: 0xf7e94479
   19aa0:	bmi	14d48d8 <pclose@plt+0x14d12c8>
   19aa4:	ldrbtmi	r6, [sl], #-2109	; 0xfffff7c3
   19aa8:			; <UNDEFINED> instruction: 0x4603323c
   19aac:	addsmi	r6, r0, #184, 16	; 0xb80000
   19ab0:	bmi	140dc80 <pclose@plt+0x140a670>
   19ab4:	ldrbtmi	r6, [sl], #-2297	; 0xfffff707
   19ab8:	addsmi	r3, r1, #12, 4	; 0xc0000000
   19abc:	stmdavs	r2, {r2, r3, r4, r5, r6, ip, lr, pc}
   19ac0:	eoreq	pc, r2, r1, asr r8	; <UNPREDICTABLE>
   19ac4:	rsbcs	sl, r4, #4, 24	; 0x400
   19ac8:	stmib	sp, {r0, r8, sp}^
   19acc:	strtmi	r5, [r0], -r0
   19ad0:	ldc	7, cr15, [r4], #932	; 0x3a4
   19ad4:	ldmvs	sl!, {r0, r1, r2, r6, r8, r9, fp, lr}^
   19ad8:	ldrbtmi	r4, [fp], #-1568	; 0xfffff9e0
   19adc:	movwcc	r4, #50737	; 0xc631
   19ae0:	mlsle	r5, sl, r2, r4
   19ae4:	ldc2l	7, cr15, [lr], #-952	; 0xfffffc48
   19ae8:	ldrtmi	r4, [r0], -r4, lsl #12
   19aec:	mrc2	7, 0, pc, cr8, cr0, {7}
   19af0:	rsble	r2, r7, r0, lsl #24
   19af4:	blcs	37b88 <pclose@plt+0x34578>
   19af8:	ldmdbvs	fp!, {r1, r3, r6, ip, lr, pc}
   19afc:			; <UNDEFINED> instruction: 0xdc042b04
   19b00:	ldrtmi	r4, [r8], -r1, lsr #12
   19b04:			; <UNDEFINED> instruction: 0xf7ff2204
   19b08:	bmi	f191ac <pclose@plt+0xf15b9c>
   19b0c:	ldrbtmi	r4, [sl], #-2867	; 0xfffff4cd
   19b10:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   19b14:	subsmi	r9, sl, sp, lsl fp
   19b18:	andslt	sp, pc, ip, asr r1	; <UNPREDICTABLE>
   19b1c:	svchi	0x00f0e8bd
   19b20:	orrsvc	lr, r8, #389120	; 0x5f000
   19b24:	movwcs	fp, #7956	; 0x1f14
   19b28:	b	17e2730 <pclose@plt+0x17df120>
   19b2c:	strle	r0, [r1], #-392	; 0xfffffe78
   19b30:	addle	r2, r3, r0, lsl #22
   19b34:	blx	fd5b44 <pclose@plt+0xfd2534>
   19b38:	blmi	c40348 <pclose@plt+0xc3cd38>
   19b3c:	ldmpl	r3, {r4, r5, r8, fp, lr}^
   19b40:	andcs	r4, r5, #2030043136	; 0x79000000
   19b44:	stccs	8, cr6, [r1], {27}
   19b48:	blcs	49770 <pclose@plt+0x46160>
   19b4c:	stmvs	r3, {r3, r8, r9, sl, fp, ip, sp, pc}
   19b50:	andeq	pc, r0, pc, asr #32
   19b54:	ldmdavs	ip, {r3, r8, r9, sl, fp, ip, sp, pc}
   19b58:	bl	bd7b04 <pclose@plt+0xbd44f4>
   19b5c:	tstcs	r1, r4, ror #4
   19b60:	cfstrsge	mvf9, [r4], {1}
   19b64:	strls	r6, [r0, #-2109]	; 0xfffff7c3
   19b68:	strtmi	r4, [r0], -r3, lsl #12
   19b6c:	stcl	7, cr15, [r6], #-932	; 0xfffffc5c
   19b70:			; <UNDEFINED> instruction: 0xf7ed4620
   19b74:			; <UNDEFINED> instruction: 0x4604fefb
   19b78:	sbcle	r2, r6, r0, lsl #16
   19b7c:	ldc2l	7, cr15, [lr, #960]!	; 0x3c0
   19b80:	blcs	134074 <pclose@plt+0x130a64>
   19b84:	ldrtmi	sp, [r8], -r4, lsl #24
   19b88:	strtmi	r2, [r1], -r4, lsl #4
   19b8c:	stc2l	7, cr15, [r4, #-1020]!	; 0xfffffc04
   19b90:			; <UNDEFINED> instruction: 0xf7e94620
   19b94:	ldr	lr, [r8, sl, asr #21]!
   19b98:	ldmdbmi	sl, {r1, fp, ip, pc}
   19b9c:	stmdapl	r1, {r1, r3, r4, r9, fp, lr}^
   19ba0:	stmdavs	r9, {r1, r3, r4, r5, r6, sl, lr}
   19ba4:	svclt	0x00183900
   19ba8:			; <UNDEFINED> instruction: 0xf8522101
   19bac:	str	r0, [r9, r1, lsr #32]
   19bb0:	ldc2	7, cr15, [ip], {238}	; 0xee
   19bb4:	ldr	r4, [r8, r4, lsl #12]
   19bb8:	movwls	r1, #15617	; 0x3d01
   19bbc:	stc2l	7, cr15, [r2], #-1020	; 0xfffffc04
   19bc0:	ldrb	r9, [pc, -r3, lsl #22]!
   19bc4:	strtmi	r9, [r1], -r2, lsl #20
   19bc8:	ldmpl	r3, {r4, r8, r9, fp, lr}^
   19bcc:			; <UNDEFINED> instruction: 0xf7f96818
   19bd0:	ldr	pc, [sl, fp, lsr #17]
   19bd4:	b	ffdd7b80 <pclose@plt+0xffdd4570>
   19bd8:	andeq	r2, r2, r6, lsl #5
   19bdc:	andeq	r0, r0, r0, ror #4
   19be0:	andeq	lr, r0, r6, lsl #29
   19be4:	andeq	r2, r2, lr, ror #4
   19be8:	strdeq	lr, [r0], -ip
   19bec:	andeq	r5, r2, r2, ror r0
   19bf0:	andeq	r3, r2, r6, ror #25
   19bf4:	andeq	r3, r2, r2, asr #25
   19bf8:	andeq	r2, r2, sl, asr r1
   19bfc:	muleq	r0, ip, r2
   19c00:	andeq	lr, r0, r0, asr #26
   19c04:	andeq	r0, r0, ip, asr r3
   19c08:	strdeq	r3, [r2], -ip
   19c0c:	andeq	r0, r0, r4, ror #5
   19c10:	addsmi	r6, r3, #49152	; 0xc000
   19c14:	ldr	sp, [pc, #-3072]	; 1901c <pclose@plt+0x15a0c>
   19c18:	ldrbmi	r2, [r0, -r1]!
   19c1c:	andeq	r0, r0, r0
   19c20:	adccs	r4, sl, #4, 18	; 0x10000
   19c24:	strlt	r4, [r8, #-2052]	; 0xfffff7fc
   19c28:	blmi	12ae14 <pclose@plt+0x127804>
   19c2c:	ldrbtmi	r4, [fp], #-1144	; 0xfffffb88
   19c30:	stcl	7, cr15, [r2], #932	; 0x3a4
   19c34:	andeq	fp, r0, r4, ror ip
   19c38:	andeq	fp, r0, r8, lsl #25
   19c3c:	andeq	pc, r0, r6, asr r4	; <UNPREDICTABLE>
   19c40:	blmi	1b6c5f8 <pclose@plt+0x1b68fe8>
   19c44:	stmiavs	r1, {r1, r3, r4, r5, r6, sl, lr}^
   19c48:	mvnsmi	lr, #737280	; 0xb4000
   19c4c:	ldmpl	r3, {r0, r1, r2, r7, ip, sp, pc}^
   19c50:	mcrrvs	6, 0, r4, r2, cr5
   19c54:	movwls	r6, #22555	; 0x581b
   19c58:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   19c5c:	bne	ff434370 <pclose@plt+0xff430d60>
   19c60:	cmnle	r9, r0, lsl #22
   19c64:	svclt	0x00d54288
   19c68:	svcge	0x0004af04
   19c6c:	movtmi	pc, #5702	; 0x1646	; <UNPREDICTABLE>
   19c70:	cmpvc	r4, #73400320	; 0x4600000	; <UNPREDICTABLE>
   19c74:			; <UNDEFINED> instruction: 0xf2c0bfd4
   19c78:	vqdmlal.s<illegal width 8>	q8, d0, d0[7]
   19c7c:	movwls	r0, #17264	; 0x4370
   19c80:	blcs	34334 <pclose@plt+0x30d24>
   19c84:	ldmvs	lr, {r0, r1, r4, r5, r6, ip, lr, pc}
   19c88:	rsbsle	r2, r3, r0, lsl #28
   19c8c:			; <UNDEFINED> instruction: 0xf7f06818
   19c90:	ldmdbmi	sl, {r0, r1, r3, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
   19c94:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   19c98:	andcs	r4, r0, r0, lsl #13
   19c9c:	b	fe357c48 <pclose@plt+0xfe354638>
   19ca0:	bl	fe457c4c <pclose@plt+0xfe45463c>
   19ca4:	strbmi	r4, [r0], -r4, lsl #12
   19ca8:	bl	fe357c54 <pclose@plt+0xfe354644>
   19cac:	ldrtmi	r4, [r0], -r1, lsl #13
   19cb0:	bl	fe257c5c <pclose@plt+0xfe25464c>
   19cb4:	stmiavs	fp!, {r2, r3, r6, sl, lr}
   19cb8:	strmi	r3, [r1], -sp, lsl #8
   19cbc:	addsmi	r4, r9, #553648128	; 0x21000000
   19cc0:	andeq	pc, r1, pc, asr #32
   19cc4:			; <UNDEFINED> instruction: 0x4619bfb8
   19cc8:			; <UNDEFINED> instruction: 0xf0024401
   19ccc:	strmi	pc, [r4], -r5, asr #18
   19cd0:	bl	1e57c7c <pclose@plt+0x1e5466c>
   19cd4:	ldrbtmi	r4, [fp], #-2890	; 0xfffff4b6
   19cd8:			; <UNDEFINED> instruction: 0x0c00eb04
   19cdc:	blgt	1eb6e8 <pclose@plt+0x1e80d8>
   19ce0:	andeq	pc, r9, r4, asr #16
   19ce4:	andne	pc, r4, ip, asr #17
   19ce8:	andcs	pc, r8, ip, asr #17
   19cec:	mulcc	r0, r8, r8
   19cf0:	cmple	r2, r0, lsl #22
   19cf4:			; <UNDEFINED> instruction: 0xf7e94620
   19cf8:			; <UNDEFINED> instruction: 0x6c6beb66
   19cfc:	rscscc	pc, pc, #79	; 0x4f
   19d00:	strls	r2, [r0], -r1, lsl #2
   19d04:	blmi	ffe910 <pclose@plt+0xffb300>
   19d08:	ldrbtmi	r9, [fp], #-1794	; 0xfffff8fe
   19d0c:			; <UNDEFINED> instruction: 0xf7e94420
   19d10:			; <UNDEFINED> instruction: 0x4620eb96
   19d14:	bl	15d7cc0 <pclose@plt+0x15d46b0>
   19d18:	adcsmi	r6, r0, #11403264	; 0xae0000
   19d1c:	vmlane.f32	s27, s6, s16
   19d20:	strtmi	r1, [r3], #-3698	; 0xfffff18e
   19d24:			; <UNDEFINED> instruction: 0x212d4422
   19d28:	svcne	0x0001f803
   19d2c:			; <UNDEFINED> instruction: 0xd1fb4293
   19d30:	strtmi	r2, [r1], -r0, lsl #6
   19d34:	blvs	fea2f3c8 <pclose@plt+0xfea2bdb8>
   19d38:	b	fed57ce4 <pclose@plt+0xfed546d4>
   19d3c:	blmi	bac60c <pclose@plt+0xba8ffc>
   19d40:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   19d44:	blls	173db4 <pclose@plt+0x1707a4>
   19d48:	qdaddle	r4, sl, lr
   19d4c:	andlt	r4, r7, r0, lsr #12
   19d50:	mvnsmi	lr, #12386304	; 0xbd0000
   19d54:	stmiblt	r6!, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   19d58:	sfmle	f4, 4, [sl], #-544	; 0xfffffde0
   19d5c:	movtvc	pc, #9798	; 0x2646	; <UNPREDICTABLE>
   19d60:	cmneq	r4, #192, 4	; <UNPREDICTABLE>
   19d64:	svcge	0x00049304
   19d68:	blcs	3441c <pclose@plt+0x30e0c>
   19d6c:	absmid	f5, #3.0
   19d70:			; <UNDEFINED> instruction: 0xe78b447e
   19d74:	ldrbtmi	r4, [lr], #-3622	; 0xfffff1da
   19d78:	stmdbmi	r6!, {r3, r7, r8, r9, sl, sp, lr, pc}
   19d7c:	ldrbtmi	r4, [r9], #-1600	; 0xfffff9c0
   19d80:	ldmib	r8, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   19d84:			; <UNDEFINED> instruction: 0xf1094b24
   19d88:			; <UNDEFINED> instruction: 0xf1090c0b
   19d8c:	ldrbtmi	r0, [fp], #-2316	; 0xfffff6f4
   19d90:	ldmdahi	fp, {r0, r6, r9, sl, lr}
   19d94:	andcc	pc, ip, r4, lsr #16
   19d98:	bl	12b5a8 <pclose@plt+0x127f98>
   19d9c:			; <UNDEFINED> instruction: 0xf7e90009
   19da0:	strtmi	lr, [r0], -r4, ror #22
   19da4:	bl	3d7d50 <pclose@plt+0x3d4740>
   19da8:	ldrbtmi	r4, [fp], #-2844	; 0xfffff4e4
   19dac:	eorpl	r8, r3, #1769472	; 0x1b0000
   19db0:	bne	14d3c38 <pclose@plt+0x14d0628>
   19db4:	bcc	fe4555d8 <pclose@plt+0xfe451fc8>
   19db8:	bvs	39543c <pclose@plt+0x391e2c>
   19dbc:	blmi	6459d4 <pclose@plt+0x6423c4>
   19dc0:	ldrtmi	r2, [r8], -r1, lsl #2
   19dc4:	bcs	4555e8 <pclose@plt+0x451fd8>
   19dc8:	mrc	4, 7, r4, cr8, cr11, {3}
   19dcc:	andcs	r7, r4, #946176	; 0xe7000
   19dd0:	bvc	ff2158b8 <pclose@plt+0xff2122a8>
   19dd4:	bvs	fe2158f8 <pclose@plt+0xfe2122e8>
   19dd8:	bvc	fe1d5778 <pclose@plt+0xfe1d2168>
   19ddc:	bvc	ffa159d8 <pclose@plt+0xffa123c8>
   19de0:	bvc	5551c <pclose@plt+0x51f0c>
   19de4:	bl	ad7d90 <pclose@plt+0xad4780>
   19de8:			; <UNDEFINED> instruction: 0xf7e9e74a
   19dec:	svclt	0x0000e9ec
   19df0:	sbcmi	r0, r8, #0
   19df4:	andeq	r2, r2, r4, lsr #32
   19df8:	andeq	r0, r0, r0, ror #4
   19dfc:	andeq	pc, r0, lr, lsr #7
   19e00:	andeq	pc, r0, sl, lsl #7
   19e04:	andeq	pc, r0, r6, lsr #6
   19e08:	andeq	r1, r2, r8, lsr #30
   19e0c:	andeq	pc, r0, ip, lsr #5
   19e10:	andeq	pc, r0, r6, lsr #5
   19e14:	andeq	ip, r0, r6, asr r0
   19e18:	andeq	ip, r0, sl, ror #1
   19e1c:	ldrdeq	lr, [r0], -r6
   19e20:	andeq	pc, r0, r0, ror #4
   19e24:	mvnsmi	lr, sp, lsr #18
   19e28:	mcrrvs	6, 0, r4, r7, cr14
   19e2c:	stcvs	6, cr4, [r3], {4}
   19e30:	ldcne	6, cr4, [r9], #576	; 0x240
   19e34:	addsmi	r6, r9, #201728	; 0x31400
   19e38:	bllt	90ea80 <pclose@plt+0x90b470>
   19e3c:	tstcs	r8, r2, lsl #6
   19e40:	tstlt	sp, r3, lsl #9
   19e44:	bl	a0fb4 <pclose@plt+0x9d9a4>
   19e48:	addseq	r0, r9, r3, asr r3
   19e4c:	strtvs	r4, [r3], #1576	; 0x628
   19e50:			; <UNDEFINED> instruction: 0xfffcf001
   19e54:	stcvs	12, cr6, [r3], #412	; 0x19c
   19e58:	mvnvs	r4, #5242880	; 0x500000
   19e5c:	addseq	r1, r9, sl, ror ip
   19e60:	andcs	r6, r0, #1644167168	; 0x62000000
   19e64:	eorhi	pc, r7, r5, asr #16
   19e68:	stcvs	12, cr6, [r0], #-396	; 0xfffffe74
   19e6c:	eorcs	pc, r3, r5, asr #16
   19e70:			; <UNDEFINED> instruction: 0xffecf001
   19e74:			; <UNDEFINED> instruction: 0xf1036c63
   19e78:	blcc	6ac80 <pclose@plt+0x67670>
   19e7c:			; <UNDEFINED> instruction: 0xf8406420
   19e80:	pop	{r0, r1, r5, sp, lr}
   19e84:	teqlt	r5, r0	; <illegal shifter operand>
   19e88:	subspl	pc, r4, #1342177284	; 0x50000004
   19e8c:	subspl	pc, r5, #268435468	; 0x1000000c
   19e90:	ldmible	r7, {r0, r1, r4, r7, r9, lr}^
   19e94:	svceq	0x009ae007
   19e98:	andcs	fp, r1, #20, 30	; 0x50
   19e9c:	addseq	r2, r9, r0, lsl #4
   19ea0:	bcs	4eeac <pclose@plt+0x4b89c>
   19ea4:			; <UNDEFINED> instruction: 0xf002d0d2
   19ea8:	svclt	0x0000f885
   19eac:	mcrmi	5, 1, fp, cr2, cr8, {7}
   19eb0:	ldmdavs	r3!, {r1, r2, r3, r4, r5, r6, sl, lr}
   19eb4:	blcs	174228 <pclose@plt+0x170c18>
   19eb8:	strcs	fp, [r0], #-4056	; 0xfffff028
   19ebc:	addscs	sp, ip, r9, lsr sp
   19ec0:	ldrbcc	pc, [pc, pc, asr #32]!	; <UNPREDICTABLE>
   19ec4:			; <UNDEFINED> instruction: 0xf83cf002
   19ec8:	ldmdavs	r2!, {r0, r4, r5, fp, sp, lr}^
   19ecc:	stmiavs	fp, {r8, sl, sp}^
   19ed0:	bl	f4120 <pclose@plt+0xf0b10>
   19ed4:	ldrsbne	r7, [fp], #-51	; 0xffffffcd
   19ed8:			; <UNDEFINED> instruction: 0x4604443b
   19edc:	rscvs	r1, r3, r0, asr ip
   19ee0:	ldmib	r1, {r1, r5, r7, sp, lr}^
   19ee4:	rsbvs	r2, r5, #-1073741824	; 0xc0000000
   19ee8:	adcvs	r1, r5, #864256	; 0xd3000
   19eec:	rscvs	r4, r5, #184549376	; 0xb000000
   19ef0:			; <UNDEFINED> instruction: 0x63256123
   19ef4:	cmnvs	r7, r5, ror #6
   19ef8:			; <UNDEFINED> instruction: 0xff84f001
   19efc:	stmiavs	r1!, {r0, r1, r4, r5, fp, sp, lr}^
   19f00:	strbtvs	r2, [r2], #517	; 0x205
   19f04:	ldrdcc	r6, [r1, -sl]
   19f08:	ldclvs	3, cr6, [sp], {229}	; 0xe5
   19f0c:			; <UNDEFINED> instruction: 0xf0451a52
   19f10:	movvs	r0, #1073741824	; 0x40000000
   19f14:			; <UNDEFINED> instruction: 0x072a60da
   19f18:	strle	r6, [r3], #-1241	; 0xfffffb27
   19f1c:			; <UNDEFINED> instruction: 0xf7ff4618
   19f20:	ldmdavs	r3!, {r0, r1, r2, r3, r7, r9, sl, fp, ip, sp, lr, pc}
   19f24:	stmib	r4, {r1, r3, r4, fp, sp, lr}^
   19f28:	andsvs	r2, ip, r0, lsl #6
   19f2c:	tstlt	r3, r3, lsr #16
   19f30:			; <UNDEFINED> instruction: 0x4620605c
   19f34:	svclt	0x0000bdf8
   19f38:	andeq	r4, r2, r8, lsr #25
   19f3c:	ldrbtmi	r4, [fp], #-2896	; 0xfffff4b0
   19f40:	ldmdavs	sl, {r0, r1, r3, r4, r7, fp, sp, lr}
   19f44:	svclt	0x00182900
   19f48:	andle	r2, r5, r0, lsl #20
   19f4c:	mulle	r4, r8, r2
   19f50:	blcs	33fc4 <pclose@plt+0x309b4>
   19f54:			; <UNDEFINED> instruction: 0x4770d1fa
   19f58:	stmdbcs	r0, {r4, r5, r6, r8, r9, sl, lr}
   19f5c:	ldmib	r0, {r4, r5, r6, r7, sl, ip, sp, pc}^
   19f60:	blle	a62f68 <pclose@plt+0xa5f958>
   19f64:	ldmvs	r3, {r1, r5, r8, r9, ip, sp, pc}^
   19f68:			; <UNDEFINED> instruction: 0x2c003b03
   19f6c:	stmiavs	r5!, {r0, r5, r6, ip, lr, pc}^
   19f70:	stmiane	lr!, {r0, r1, r8, sl, fp, ip, sp}^
   19f74:	lfmle	f4, 4, [r9], {177}	; 0xb1
   19f78:	stmiavs	r7, {r1, r2, r3, r4, r6, r9, fp, ip}^
   19f7c:	blle	beaa3c <pclose@plt+0xbe742c>
   19f80:	sbcvs	r4, r7, pc, lsl #8
   19f84:	movwpl	lr, #14802	; 0x39d2
   19f88:	strmi	r1, [fp], #-2669	; 0xfffff593
   19f8c:	ldrsbvs	r6, [r3, -r5]
   19f90:	stfvsp	f3, [r3], #144	; 0x90
   19f94:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
   19f98:	tstlt	sl, r3, ror #9
   19f9c:			; <UNDEFINED> instruction: 0xf0436cd3
   19fa0:	ldrbvs	r0, [r3], #769	; 0x301
   19fa4:			; <UNDEFINED> instruction: 0xf0436cc3
   19fa8:	strbvs	r0, [r3], #769	; 0x301
   19fac:			; <UNDEFINED> instruction: 0x4770bcf0
   19fb0:	stccs	6, cr4, [r0], {19}
   19fb4:	ubfx	sp, fp, #3, #26
   19fb8:	strmi	r6, [fp], #-2243	; 0xfffff73d
   19fbc:			; <UNDEFINED> instruction: 0xddf52b01
   19fc0:	svclt	0x00182a00
   19fc4:	eorle	r2, sl, r0, lsl #24
   19fc8:	ldmvs	r5, {r1, r2, r5, r6, r7, fp, sp, lr}^
   19fcc:	adcmi	r6, lr, #195	; 0xc3
   19fd0:	stmiavs	r5!, {r0, r2, r4, r5, r9, fp, ip, lr, pc}^
   19fd4:	bne	1b743e8 <pclose@plt+0x1b70dd8>
   19fd8:	bne	1672374 <pclose@plt+0x166ed64>
   19fdc:	ldrb	r6, [r8, r1, lsl #2]
   19fe0:	addsmi	r1, lr, #450560	; 0x6e000
   19fe4:	addsmi	sp, sp, #40, 20	; 0x28000
   19fe8:	bne	ffb114dc <pclose@plt+0xffb0decc>
   19fec:	ldrmi	r6, [pc], #-2309	; 19ff4 <pclose@plt+0x169e4>
   19ff0:	sbcvs	r1, r7, r9, asr #21
   19ff4:	streq	lr, [r3, #-2981]	; 0xfffff45b
   19ff8:	bl	fe9b4398 <pclose@plt+0xfe9b0d88>
   19ffc:	rscvs	r0, r6, r3, lsl #12
   1a000:	sbcle	r6, r6, r5, lsl #2
   1a004:	stmdbcc	r1, {r0, r1, r6, r7, fp, sp, lr}
   1a008:	sbcvs	r3, r3, r1, lsl #6
   1a00c:	ldrle	r0, [sp, #-1995]	; 0xfffff835
   1a010:	stmdbvs	r3, {r0, r2, r5, r6, r7, fp, sp, lr}
   1a014:	rscvs	r3, r5, r1, lsl #26
   1a018:	tstvs	r3, r1, lsl #22
   1a01c:	strdvs	lr, [r3], #114	; 0x72
   1a020:	sbcsle	r2, r6, r0, lsl #20
   1a024:	strcc	lr, [r3], #-2514	; 0xfffff62e
   1a028:	bne	16eb060 <pclose@plt+0x16e7a50>
   1a02c:	sbcsvs	r6, r3, r4, lsl r1
   1a030:			; <UNDEFINED> instruction: 0x461ee7b4
   1a034:	ldr	r4, [sp, r5, lsr #12]
   1a038:	sbcvs	r4, r7, pc, lsl #8
   1a03c:	ldmib	r2, {r0, r3, r6, r7, r8, r9, sl, sp, lr, pc}^
   1a040:	bne	1b6ec54 <pclose@plt+0x1b6b644>
   1a044:	sbcsvs	r4, r5, fp, lsl #8
   1a048:			; <UNDEFINED> instruction: 0xe7a26113
   1a04c:	movwpl	lr, #14802	; 0x39d2
   1a050:	movwcc	r3, #7425	; 0x1d01
   1a054:	ldrsbvs	r6, [r3, -r5]
   1a058:	bicsle	r2, r3, r0, lsl #18
   1a05c:	orrsle	r2, r8, r0, lsl #24
   1a060:	blne	1713ed4 <pclose@plt+0x17108c4>
   1a064:	ldrmi	r6, [pc], #-2326	; 1a06c <pclose@plt+0x16a5c>
   1a068:	sbcvs	r1, r7, r9, asr #21
   1a06c:	ldmvs	r5, {r1, r2, r3, r4, sl, lr}^
   1a070:	bl	fe9724d0 <pclose@plt+0xfe96eec0>
   1a074:	sbcsvs	r0, r5, r3, lsl #10
   1a078:	stfcsd	f5, [r0], {196}	; 0xc4
   1a07c:	str	sp, [ip, r9, lsl #3]
   1a080:	andeq	r4, r2, sl, lsl ip
   1a084:	ldmib	r0, {r4, r5, r6, r8, sl, ip, sp, pc}^
   1a088:	b	15b3490 <pclose@plt+0x15afe80>
   1a08c:	suble	r0, r4, r5, lsl #6
   1a090:	strmi	r6, [r4], -r3, asr #25
   1a094:	strble	r0, [r0], #-1944	; 0xfffff868
   1a098:	rsbsvs	fp, r5, r6, lsl #2
   1a09c:	subsle	r2, r0, r0, lsl #26
   1a0a0:	blvs	ff832160 <pclose@plt+0xff82eb50>
   1a0a4:	stmda	r0, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1a0a8:			; <UNDEFINED> instruction: 0xf7e96c20
   1a0ac:	blvs	18541ac <pclose@plt+0x1850b9c>
   1a0b0:	ldmda	sl!, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1a0b4:			; <UNDEFINED> instruction: 0xf7e96ba0
   1a0b8:			; <UNDEFINED> instruction: 0xf104e838
   1a0bc:			; <UNDEFINED> instruction: 0xf7f70058
   1a0c0:	vstmdbvs	r0!, {s30-s158}
   1a0c4:	ldmda	r0!, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1a0c8:	ldrbtmi	r4, [fp], #-2855	; 0xfffff4d9
   1a0cc:	adcmi	r6, r3, #1769472	; 0x1b0000
   1a0d0:	cdpcs	0, 0, cr13, cr0, cr4, {1}
   1a0d4:	blmi	98e19c <pclose@plt+0x98ab8c>
   1a0d8:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   1a0dc:			; <UNDEFINED> instruction: 0xd00342b3
   1a0e0:	adcmi	fp, fp, #1073741829	; 0x40000005
   1a0e4:	strtmi	fp, [lr], -r8, lsl #30
   1a0e8:	stmdbvs	r2!, {r0, r1, r4, r5, r8, fp, sp, lr}
   1a0ec:	sfmle	f4, 4, [r6, #-588]	; 0xfffffdb4
   1a0f0:	bne	fe6f48bc <pclose@plt+0xfe6f12ac>
   1a0f4:	bne	ff2f25c4 <pclose@plt+0xff2eefb4>
   1a0f8:	movwcs	fp, #3912	; 0xf48
   1a0fc:	stmiavs	r1!, {r0, r1, r4, r5, r6, r7, r8, sp, lr}^
   1a100:	ldmvs	r2!, {r5, r9, sl, lr}^
   1a104:	strdcc	r6, [r1, -r3]
   1a108:	rscsvs	r4, r2, sl, lsl #8
   1a10c:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
   1a110:	pop	{r0, r1, r4, r5, r6, r7, sl, sp, lr}
   1a114:			; <UNDEFINED> instruction: 0xf7e94070
   1a118:	ldcllt	8, cr11, [r0, #-20]!	; 0xffffffec
   1a11c:	ldmdblt	lr, {r0, r1, r4, r5, r9, sl, lr}
   1a120:	ldmdavs	sl, {r0, r1, r4, sp, lr, pc}
   1a124:	ldrmi	fp, [r3], -sl, lsl #3
   1a128:			; <UNDEFINED> instruction: 0x06516cda
   1a12c:	bmi	44f518 <pclose@plt+0x44bf08>
   1a130:	andsvs	r4, r3, sl, ror r4
   1a134:	bicle	r2, lr, r0, lsl #28
   1a138:	blmi	3c87b4 <pclose@plt+0x3c51a4>
   1a13c:	ldmvs	lr, {r0, r1, r3, r4, r5, r6, sl, lr}
   1a140:	blmi	394090 <pclose@plt+0x390a80>
   1a144:	addsvs	r4, lr, fp, ror r4
   1a148:	stccs	7, cr14, [r0, #-684]	; 0xfffffd54
   1a14c:	strtmi	sp, [fp], -pc, ror #1
   1a150:	ldmdavs	sl, {r0, r1, sp, lr, pc}^
   1a154:	rscle	r2, sl, r0, lsl #20
   1a158:	ldclvs	6, cr4, [sl], {19}
   1a15c:	strble	r0, [r6, #1618]!	; 0x652
   1a160:			; <UNDEFINED> instruction: 0x462ee7f7
   1a164:	svclt	0x0000e7c0
   1a168:	andeq	r4, r2, lr, lsl #21
   1a16c:	andeq	r4, r2, r0, lsl #21
   1a170:	andeq	r4, r2, r8, lsr #20
   1a174:	andeq	r4, r2, ip, lsl sl
   1a178:	andeq	r4, r2, r4, lsl sl
   1a17c:	stfvsp	f3, [r3], {40}	; 0x28
   1a180:	strbvs	r4, [r3], #779	; 0x30b
   1a184:	stmdacs	r0, {fp, sp, lr}
   1a188:			; <UNDEFINED> instruction: 0x4770d1f9
   1a18c:	bicmi	fp, r9, #48, 2
   1a190:	andmi	r6, fp, r3, asr #25
   1a194:	stmdavs	r0, {r0, r1, r6, r7, sl, sp, lr}
   1a198:	mvnsle	r2, r0, lsl #16
   1a19c:	svclt	0x00004770
   1a1a0:	cfstrdvs	mvd11, [r4], {16}
   1a1a4:	svclt	0x00b8428c
   1a1a8:	blle	3a21b0 <pclose@plt+0x39eba0>
   1a1ac:	strmi	r4, [fp], -r1, lsr #5
   1a1b0:	sfmvs	f5, 1, [r2], {14}
   1a1b4:	addeq	lr, r1, #2048	; 0x800
   1a1b8:	movwcc	lr, #4098	; 0x1002
   1a1bc:	andle	r4, r3, #805306378	; 0x3000000a
   1a1c0:	bleq	158310 <pclose@plt+0x154d00>
   1a1c4:	blle	ffe2abec <pclose@plt+0xffe275dc>
   1a1c8:			; <UNDEFINED> instruction: 0xf85d4618
   1a1cc:	ldrbmi	r4, [r0, -r4, lsl #22]!
   1a1d0:	ldrb	r4, [sl, r8, lsl #12]!
   1a1d4:	ldreq	r6, [fp, -r3, asr #25]
   1a1d8:	ldr	sp, [r1, #-1024]!	; 0xfffffc00
   1a1dc:	svclt	0x00004770
   1a1e0:	ldrlt	r4, [r0], #-1546	; 0xfffff9f6
   1a1e4:	mcr	1, 0, fp, cr7, cr1, {5}
   1a1e8:	vldr	s2, [pc, #576]	; 1a430 <pclose@plt+0x16e20>
   1a1ec:	vmov.32	r5, d8[1]
   1a1f0:	vcvt.f64.f32	d7, s15
   1a1f4:			; <UNDEFINED> instruction: 0xee877ac7
   1a1f8:	vldr	d22, [r0, #20]
   1a1fc:			; <UNDEFINED> instruction: 0xeeb87a11
   1a200:	vcvt.f64.f32	d7, s15
   1a204:	vnmul.f32	s14, s15, s14
   1a208:	vmov.f64	d23, #214	; 0xbeb00000 -0.3437500
   1a20c:	vnmla.f64	d7, d23, d7
   1a210:	umulleq	r1, sl, r0, sl
   1a214:	vstmiavs	r3, {d22-<overflow reg d55>}
   1a218:	stmiapl	r2!, {r0, r6, r7, r8, sp, lr}
   1a21c:	tsteq	r1, r3, asr #32	; <UNPREDICTABLE>
   1a220:	strbvs	r0, [r1], #1819	; 0x71b
   1a224:	strle	r6, [r2], #-514	; 0xfffffdfe
   1a228:	blmi	1583a4 <pclose@plt+0x154d94>
   1a22c:			; <UNDEFINED> instruction: 0xf85de508
   1a230:	ldrbmi	r4, [r0, -r4, lsl #22]!
   1a234:	andhi	pc, r0, pc, lsr #7
   1a238:	andeq	r0, r0, r0
   1a23c:	subsmi	r0, r9, r0
   1a240:			; <UNDEFINED> instruction: 0x4605b538
   1a244:	ldc2	7, cr15, [sl, #984]!	; 0x3d8
   1a248:	strmi	r2, [r4], -sl, lsl #2
   1a24c:			; <UNDEFINED> instruction: 0xf7f24628
   1a250:	stmiavs	fp!, {r0, r5, fp, ip, sp, lr, pc}
   1a254:	tstcs	r0, r8, lsr #12
   1a258:			; <UNDEFINED> instruction: 0xf7f26123
   1a25c:	stmdavs	sl!, {r0, r1, r3, r4, fp, ip, sp, lr, pc}
   1a260:	strtmi	r6, [r0], -r3, ror #19
   1a264:	tsteq	r0, #67	; 0x43	; <UNPREDICTABLE>
   1a268:	mvnvs	r6, r2, ror #1
   1a26c:	svclt	0x0000bd38
   1a270:	blmi	4acabc <pclose@plt+0x4a94ac>
   1a274:	ldrbtmi	fp, [sl], #-1328	; 0xfffffad0
   1a278:	strmi	fp, [r5], -r7, lsl #1
   1a27c:	tstls	r1, r2, lsl #24
   1a280:			; <UNDEFINED> instruction: 0x462058d3
   1a284:	movwls	r6, #22555	; 0x581b
   1a288:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1a28c:	ldc2	7, cr15, [r4, #-960]	; 0xfffffc40
   1a290:	strtmi	r9, [r9], -r1, lsl #20
   1a294:			; <UNDEFINED> instruction: 0xf7f04620
   1a298:			; <UNDEFINED> instruction: 0x4620fd19
   1a29c:			; <UNDEFINED> instruction: 0xffd0f7ff
   1a2a0:	blmi	1acac4 <pclose@plt+0x1a94b4>
   1a2a4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1a2a8:	blls	174318 <pclose@plt+0x170d08>
   1a2ac:	qaddle	r4, sl, r1
   1a2b0:	ldclt	0, cr11, [r0, #-28]!	; 0xffffffe4
   1a2b4:	svc	0x0086f7e8
   1a2b8:	strdeq	r1, [r2], -r2
   1a2bc:	andeq	r0, r0, r0, ror #4
   1a2c0:	andeq	r1, r2, r4, asr #19
   1a2c4:	bmi	407308 <pclose@plt+0x403cf8>
   1a2c8:	addlt	fp, r3, r0, lsl #10
   1a2cc:	blmi	3c46e4 <pclose@plt+0x3c10d4>
   1a2d0:			; <UNDEFINED> instruction: 0xf851447a
   1a2d4:	ldmpl	r3, {r2, r8, r9, fp}^
   1a2d8:	movwls	r6, #6171	; 0x181b
   1a2dc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1a2e0:			; <UNDEFINED> instruction: 0xf7ff9100
   1a2e4:	bmi	29a200 <pclose@plt+0x296bf0>
   1a2e8:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
   1a2ec:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1a2f0:	subsmi	r9, sl, r1, lsl #22
   1a2f4:	andlt	sp, r3, r4, lsl #2
   1a2f8:	bl	158474 <pclose@plt+0x154e64>
   1a2fc:	ldrbmi	fp, [r0, -r4]!
   1a300:	svc	0x0060f7e8
   1a304:	muleq	r2, r8, r9
   1a308:	andeq	r0, r0, r0, ror #4
   1a30c:	andeq	r1, r2, lr, ror r9
   1a310:	svcmi	0x00f0e92d
   1a314:	stc	6, cr2, [sp, #-0]
   1a318:	bmi	ffe3cf28 <pclose@plt+0xffe39918>
   1a31c:	ldrbtmi	r4, [sl], #-3064	; 0xfffff408
   1a320:	addslt	r6, r9, r7, lsl #19
   1a324:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   1a328:			; <UNDEFINED> instruction: 0xf04f9317
   1a32c:	blmi	ffd5af34 <pclose@plt+0xffd57924>
   1a330:	strvs	lr, [pc], -r0, asr #19
   1a334:	stmib	r0, {r0, r1, r3, r4, r5, r6, sl, lr}^
   1a338:	movwls	r6, #9745	; 0x2611
   1a33c:			; <UNDEFINED> instruction: 0xf0002f00
   1a340:	blmi	ffc7a5f8 <pclose@plt+0xffc76fe8>
   1a344:	ldmvs	ip!, {r0, r7, r9, sl, lr}^
   1a348:			; <UNDEFINED> instruction: 0xf8d3447b
   1a34c:			; <UNDEFINED> instruction: 0xf1b88000
   1a350:	andle	r0, r9, r1, lsl #30
   1a354:	andcs	r4, r5, #3883008	; 0x3b4000
   1a358:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   1a35c:	svc	0x0012f7e8
   1a360:	stmdacs	r0, {r0, r2, r9, sl, lr}
   1a364:	cmnhi	pc, r0	; <UNPREDICTABLE>
   1a368:	ldmdbvs	fp!, {r0, r2, r4, r5, r9, sl, lr}
   1a36c:	bleq	a567a8 <pclose@plt+0xa53198>
   1a370:	strls	r2, [sp], #-256	; 0xffffff00
   1a374:			; <UNDEFINED> instruction: 0xf8cb1b5b
   1a378:	strtmi	r1, [r3], #-4
   1a37c:	adcmi	r4, r3, #144703488	; 0x8a00000
   1a380:	eorne	pc, r4, sp, lsl #17
   1a384:	tstls	sl, r8, lsl #6
   1a388:	eorsne	pc, r0, sp, lsl #17
   1a38c:	bge	450970 <pclose@plt+0x44d360>
   1a390:	strmi	r4, [lr], -pc, lsl #12
   1a394:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   1a398:	bcs	455bc0 <pclose@plt+0x4525b0>
   1a39c:			; <UNDEFINED> instruction: 0x462ae01a
   1a3a0:			; <UNDEFINED> instruction: 0x46484651
   1a3a4:	ldc2	7, cr15, [lr, #-1020]!	; 0xfffffc04
   1a3a8:			; <UNDEFINED> instruction: 0x9c0d9b07
   1a3ac:	svclt	0x00182b0a
   1a3b0:			; <UNDEFINED> instruction: 0xf8d92b0d
   1a3b4:	svclt	0x00083018
   1a3b8:	beq	967e8 <pclose@plt+0x931d8>
   1a3bc:	blne	1974738 <pclose@plt+0x1971128>
   1a3c0:	strcs	r9, [r0, -lr, lsl #18]
   1a3c4:	strmi	r9, [sp], #-2824	; 0xfffff4f8
   1a3c8:	addsmi	r4, ip, #12, 8	; 0xc000000
   1a3cc:			; <UNDEFINED> instruction: 0xf88d940d
   1a3d0:	suble	r6, pc, #48	; 0x30
   1a3d4:	mlacs	r4, sp, r8, pc	; <UNPREDICTABLE>
   1a3d8:	cmnle	r6, r0, lsl #20
   1a3dc:	stmibmi	ip, {r1, fp, ip, pc}^
   1a3e0:	stmdapl	r1, {r1, r5, fp, ip, sp, lr}^
   1a3e4:	andseq	pc, pc, r2
   1a3e8:			; <UNDEFINED> instruction: 0xf8510952
   1a3ec:	sbcmi	r2, r2, r2, lsr #32
   1a3f0:	strble	r0, [r0, #-2002]!	; 0xfffff82e
   1a3f4:	eorshi	pc, r8, sp, asr #17
   1a3f8:			; <UNDEFINED> instruction: 0xf88d7823
   1a3fc:	tstls	r0, #60	; 0x3c
   1a400:	blge	184c20 <pclose@plt+0x181610>
   1a404:	stmdbge	r7, {r9, ip, pc}
   1a408:	stmdage	r8, {r1, r3, r4, r5, r9, sl, lr}
   1a40c:			; <UNDEFINED> instruction: 0xf88d463c
   1a410:	stmib	sp, {r4, r5, pc}^
   1a414:	strls	r6, [r7], -r5, lsl #12
   1a418:			; <UNDEFINED> instruction: 0xff8af7f1
   1a41c:	svccs	0x00009f07
   1a420:	blls	18eb1c <pclose@plt+0x18b50c>
   1a424:	ldrdcs	pc, [r8], -r9
   1a428:	addsmi	r4, r4, #28, 8	; 0x1c000000
   1a42c:			; <UNDEFINED> instruction: 0x462ad376
   1a430:			; <UNDEFINED> instruction: 0x46484651
   1a434:			; <UNDEFINED> instruction: 0xf7ff9303
   1a438:	bls	219814 <pclose@plt+0x216204>
   1a43c:	bcs	2c0878 <pclose@plt+0x2bd268>
   1a440:	bcs	38a0a8 <pclose@plt+0x386a98>
   1a444:			; <UNDEFINED> instruction: 0x2018f8d9
   1a448:	svclt	0x00089b03
   1a44c:	beq	9687c <pclose@plt+0x9326c>
   1a450:	ldmvs	r0, {r2, r3, r9, sl, lr}^
   1a454:	blcs	20c90 <pclose@plt+0x1d680>
   1a458:			; <UNDEFINED> instruction: 0xf8d9d0b2
   1a45c:	ldrbeq	r2, [r2], ip, asr #32
   1a460:	cfstrsls	mvf13, [lr], {98}	; 0x62
   1a464:	blls	22bce8 <pclose@plt+0x2286d8>
   1a468:			; <UNDEFINED> instruction: 0xf88d440c
   1a46c:	addsmi	r6, ip, #48	; 0x30
   1a470:			; <UNDEFINED> instruction: 0xd3af940d
   1a474:			; <UNDEFINED> instruction: 0xf0402f00
   1a478:			; <UNDEFINED> instruction: 0xf8d980eb
   1a47c:	ldmvs	sl!, {r3, r4, ip, sp, lr}^
   1a480:			; <UNDEFINED> instruction: 0x46484651
   1a484:			; <UNDEFINED> instruction: 0xf7ff1aa2
   1a488:			; <UNDEFINED> instruction: 0xf8d9fccd
   1a48c:	andcs	r3, r0, #68	; 0x44
   1a490:	eorscs	pc, r0, r9, asr #17
   1a494:			; <UNDEFINED> instruction: 0xf8c93b01
   1a498:	bmi	fe7a65b0 <pclose@plt+0xfe7a2fa0>
   1a49c:	ldrbtmi	r4, [sl], #-2968	; 0xfffff468
   1a4a0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1a4a4:	subsmi	r9, sl, r7, lsl fp
   1a4a8:	msrhi	CPSR_sc, r0, asr #32
   1a4ac:	ldc	0, cr11, [sp], #100	; 0x64
   1a4b0:	pop	{r1, r8, r9, fp, pc}
   1a4b4:	usub8mi	r8, r8, r0
   1a4b8:			; <UNDEFINED> instruction: 0xf7e89303
   1a4bc:	stmdacs	r0, {r4, r6, r9, sl, fp, sp, lr, pc}
   1a4c0:	mrshi	pc, (UNDEF: 5)	; <UNPREDICTABLE>
   1a4c4:			; <UNDEFINED> instruction: 0xf88d9b03
   1a4c8:	blne	6ba560 <pclose@plt+0x6b6f50>
   1a4cc:	cfmsub32	mvax1, mvfx4, mvfx8, mvfx1
   1a4d0:			; <UNDEFINED> instruction: 0x465b0a10
   1a4d4:	stc2	0, cr15, [ip, #4]
   1a4d8:	andls	r1, lr, r4, asr #24
   1a4dc:			; <UNDEFINED> instruction: 0xf88dbf04
   1a4e0:			; <UNDEFINED> instruction: 0xf8cd603c
   1a4e4:	addle	r8, fp, r8, lsr r0
   1a4e8:			; <UNDEFINED> instruction: 0xf0001c81
   1a4ec:	ldmdblt	r0, {r1, r3, r5, r7, pc}^
   1a4f0:			; <UNDEFINED> instruction: 0xf8cd9b0d
   1a4f4:	ldmdavc	fp, {r3, r4, r5, pc}
   1a4f8:			; <UNDEFINED> instruction: 0xf0402b00
   1a4fc:	blls	43a8d0 <pclose@plt+0x4372c0>
   1a500:			; <UNDEFINED> instruction: 0xf0402b00
   1a504:	ldrbmi	r8, [r8], -sp, ror #1
   1a508:	eorshi	pc, ip, sp, lsl #17
   1a50c:	cdp	7, 2, cr15, cr6, cr8, {7}
   1a510:			; <UNDEFINED> instruction: 0xf43f2800
   1a514:			; <UNDEFINED> instruction: 0xf88daf75
   1a518:	ldrb	r6, [r1, -r4, lsr #32]!
   1a51c:	strtmi	r9, [r7], -sp, lsl #20
   1a520:	blls	240960 <pclose@plt+0x23d350>
   1a524:			; <UNDEFINED> instruction: 0xe7501854
   1a528:	addsmi	r9, r9, #8, 22	; 0x2000
   1a52c:	svclt	0x0024461a
   1a530:	stmdane	r4!, {r1, r2, r3, sl, fp, ip, pc}^
   1a534:			; <UNDEFINED> instruction: 0xf89dd25f
   1a538:			; <UNDEFINED> instruction: 0x460c0030
   1a53c:	stcls	3, cr11, [lr, #-96]	; 0xffffffa0
   1a540:	sub	r1, sp, ip, asr #18
   1a544:	ldmdbmi	r2!, {r1, fp, ip, pc}^
   1a548:	stmdapl	r1, {r0, r1, r5, fp, ip, sp, lr}^
   1a54c:	andseq	pc, pc, r3
   1a550:			; <UNDEFINED> instruction: 0xf851095b
   1a554:	sbcmi	r3, r3, r3, lsr #32
   1a558:	strble	r0, [lr, #-2013]	; 0xfffff823
   1a55c:	ldrmi	r9, [r3], -sp, lsl #18
   1a560:	eorshi	pc, r8, sp, asr #17
   1a564:	mcrrne	8, 2, r7, ip, cr0
   1a568:	eorshi	pc, ip, sp, lsl #17
   1a56c:	eorshi	pc, r0, sp, lsl #17
   1a570:	stmdavc	r9, {r4, ip, pc}
   1a574:	subsle	r2, r7, sl, lsl #18
   1a578:			; <UNDEFINED> instruction: 0xf04f42a2
   1a57c:	strls	r0, [sp], #-1281	; 0xfffffaff
   1a580:	eorsvs	pc, r0, sp, lsl #17
   1a584:			; <UNDEFINED> instruction: 0xf89dd933
   1a588:	blcs	26620 <pclose@plt+0x23010>
   1a58c:	blne	4ce8fc <pclose@plt+0x4cb2ec>
   1a590:	cfmsub32	mvax1, mvfx4, mvfx8, mvfx1
   1a594:			; <UNDEFINED> instruction: 0x465b0a10
   1a598:	stc2	0, cr15, [sl, #-4]!
   1a59c:	strmi	r1, [r5], -r4, asr #24
   1a5a0:	eorsle	r9, r4, lr
   1a5a4:	stmdbls	sp, {r3, r5, r7, sl, fp, ip}
   1a5a8:	ldmdblt	r5, {r0, r1, r6, ip, lr, pc}^
   1a5ac:	eorshi	pc, r8, sp, asr #17
   1a5b0:	blcs	385e4 <pclose@plt+0x34fd4>
   1a5b4:	addshi	pc, r6, r0, asr #32
   1a5b8:	blcs	41200 <pclose@plt+0x3dbf0>
   1a5bc:	addshi	pc, r0, r0, asr #32
   1a5c0:	ldrbmi	r2, [r8], -r1, lsl #10
   1a5c4:			; <UNDEFINED> instruction: 0xf88d9103
   1a5c8:			; <UNDEFINED> instruction: 0xf7e8803c
   1a5cc:	bls	255cf4 <pclose@plt+0x2526e4>
   1a5d0:	ldrmi	r9, [r3], -r3, lsl #18
   1a5d4:	tstlt	r8, ip, asr #18
   1a5d8:	eorvs	pc, r4, sp, lsl #17
   1a5dc:	eorshi	pc, r0, sp, lsl #17
   1a5e0:	sbcle	r2, r6, r1, lsl #26
   1a5e4:	strls	r4, [sp], #-674	; 0xfffffd5e
   1a5e8:	eorsvs	pc, r0, sp, lsl #17
   1a5ec:			; <UNDEFINED> instruction: 0xf8d9d8cb
   1a5f0:	strtmi	r2, [ip], #-24	; 0xffffffe8
   1a5f4:	bne	97493c <pclose@plt+0x97132c>
   1a5f8:	ldrbmi	lr, [r8], -r7, ror #13
   1a5fc:			; <UNDEFINED> instruction: 0xf7e89203
   1a600:	bls	115cc0 <pclose@plt+0x1126b0>
   1a604:	rsble	r2, r2, r0, lsl #16
   1a608:	eorhi	pc, r4, sp, lsl #17
   1a60c:	stmdbls	sp, {r0, r1, r2, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}
   1a610:	eorshi	pc, r8, sp, asr #17
   1a614:			; <UNDEFINED> instruction: 0xf88d1c4c
   1a618:			; <UNDEFINED> instruction: 0xf88d603c
   1a61c:	stmdavc	r9, {r4, r5, pc}
   1a620:	stmdbcs	sl, {r3, r9, fp, ip, pc}
   1a624:			; <UNDEFINED> instruction: 0xd1a74613
   1a628:			; <UNDEFINED> instruction: 0x2018f8d9
   1a62c:	bne	974974 <pclose@plt+0x971364>
   1a630:	bls	254164 <pclose@plt+0x250b54>
   1a634:	eorsvs	pc, ip, sp, lsl #17
   1a638:	strls	r1, [lr, #-2645]	; 0xfffff5ab
   1a63c:			; <UNDEFINED> instruction: 0x46134614
   1a640:	blls	254578 <pclose@plt+0x250f68>
   1a644:			; <UNDEFINED> instruction: 0xf88d9a0d
   1a648:	bne	fe6f2740 <pclose@plt+0xfe6ef130>
   1a64c:	ldrb	r9, [r7], lr, lsl #6
   1a650:			; <UNDEFINED> instruction: 0x462a4651
   1a654:			; <UNDEFINED> instruction: 0xf10a4648
   1a658:			; <UNDEFINED> instruction: 0xf7ff0a01
   1a65c:			; <UNDEFINED> instruction: 0x9c0dfbe3
   1a660:			; <UNDEFINED> instruction: 0x7018f8d9
   1a664:	tstcs	sl, fp, lsl #14
   1a668:			; <UNDEFINED> instruction: 0xf7e84620
   1a66c:			; <UNDEFINED> instruction: 0x4606eeb2
   1a670:			; <UNDEFINED> instruction: 0xf43f2800
   1a674:			; <UNDEFINED> instruction: 0xf1b8ae7a
   1a678:	tstle	r3, r0, lsl #30
   1a67c:	strcc	r1, [r1, #-2821]	; 0xfffff4fb
   1a680:	ldrbt	r4, [r2], -ip, lsr #8
   1a684:	svceq	0x0002f1b8
   1a688:	mcrge	4, 3, pc, cr15, cr15, {3}	; <UNPREDICTABLE>
   1a68c:	andvc	r7, r5, r4, lsl #16
   1a690:			; <UNDEFINED> instruction: 0x3018f8d9
   1a694:	ldmvs	pc, {r5, r8, fp, lr}^	; <UNPREDICTABLE>
   1a698:			; <UNDEFINED> instruction: 0x46384479
   1a69c:	ldc	7, cr15, [r2], #928	; 0x3a0
   1a6a0:	blne	ff186b68 <pclose@plt+0xff183558>
   1a6a4:			; <UNDEFINED> instruction: 0xf8d97034
   1a6a8:	ldmvs	ip!, {r3, r4, ip, sp, lr}^
   1a6ac:	ldrb	r4, [ip], -ip, lsr #8
   1a6b0:			; <UNDEFINED> instruction: 0x4638491a
   1a6b4:			; <UNDEFINED> instruction: 0xf7e84479
   1a6b8:	stmdacs	r0, {r1, r2, r5, r7, sl, fp, sp, lr, pc}
   1a6bc:	ldmdbmi	r8, {r0, r4, r5, r6, r7, r8, ip, lr, pc}
   1a6c0:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
   1a6c4:	ldc	7, cr15, [lr], {232}	; 0xe8
   1a6c8:	rscle	r2, fp, r0, lsl #16
   1a6cc:	blmi	594678 <pclose@plt+0x591068>
   1a6d0:	ldmdbmi	r5, {r1, r2, r3, r7, r9, sp}
   1a6d4:	ldrbtmi	r4, [fp], #-2069	; 0xfffff7eb
   1a6d8:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   1a6dc:	svc	0x008cf7e8
   1a6e0:	blx	fe7d86e4 <pclose@plt+0xfe7d50d4>
   1a6e4:	adccs	r4, r9, #18432	; 0x4800
   1a6e8:	ldmdami	r3, {r1, r4, r8, fp, lr}
   1a6ec:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   1a6f0:			; <UNDEFINED> instruction: 0xf7e84478
   1a6f4:			; <UNDEFINED> instruction: 0xf7e8ef82
   1a6f8:	svclt	0x0000ed66
   1a6fc:	andeq	r1, r2, sl, asr #18
   1a700:	andeq	r0, r0, r0, ror #4
   1a704:	andeq	r1, r2, r4, lsr r9
   1a708:	andeq	r3, r2, r0, lsl r5
   1a70c:	ldrdeq	fp, [r0], -r6
   1a710:	andeq	r0, r0, ip, asr #4
   1a714:	andeq	r1, r2, sl, asr #15
   1a718:	ldrdeq	lr, [r0], -r4
   1a71c:	andeq	lr, r0, r0, asr #19
   1a720:			; <UNDEFINED> instruction: 0x0000e9ba
   1a724:	andeq	lr, r0, lr, lsr #19
   1a728:	andeq	fp, r0, r4, asr #3
   1a72c:	strdeq	fp, [r0], -r2
   1a730:	muleq	r0, r8, r9
   1a734:	andeq	fp, r0, lr, lsr #3
   1a738:	strdeq	fp, [r0], -r4
   1a73c:			; <UNDEFINED> instruction: 0x4605b538
   1a740:			; <UNDEFINED> instruction: 0xb3236bc3
   1a744:			; <UNDEFINED> instruction: 0x6c6969eb
   1a748:	blle	65350 <pclose@plt+0x61d40>
   1a74c:	blle	56b180 <pclose@plt+0x567b70>
   1a750:	vldrle.16	s4, [r1, #-0]	; <UNPREDICTABLE>
   1a754:	movwcs	r6, #3052	; 0xbec
   1a758:	stmdavs	r2!, {r3, r5, r9, fp, sp, lr}
   1a75c:	movwcc	lr, #4100	; 0x1004
   1a760:	ble	eb194 <pclose@plt+0xe7b84>
   1a764:	eorcs	pc, r3, r4, asr r8	; <UNPREDICTABLE>
   1a768:	ble	ffe2b1b0 <pclose@plt+0xffe27ba0>
   1a76c:	svclt	0x00c82b00
   1a770:	rscscc	pc, pc, r3, lsl #2
   1a774:	ldclt	13, cr13, [r8, #-0]
   1a778:	ldclt	0, cr2, [r8, #-0]
   1a77c:	bvs	a35734 <pclose@plt+0xa32124>
   1a780:	eorcs	pc, r3, r4, asr r8	; <UNPREDICTABLE>
   1a784:	svclt	0x00c44282
   1a788:	movwcs	r6, #2082	; 0x822
   1a78c:			; <UNDEFINED> instruction: 0xf7ffe7ec
   1a790:			; <UNDEFINED> instruction: 0xe7d7fdbf
   1a794:	cfrshl64ne	mvdx13, mvdx0, fp
   1a798:	svclt	0x00b84604
   1a79c:	blle	123ba4 <pclose@plt+0x120594>
   1a7a0:	adcmi	r6, fp, #17152	; 0x4300
   1a7a4:			; <UNDEFINED> instruction: 0xf103bfb8
   1a7a8:	stmibvs	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, sl, ip, sp}^
   1a7ac:	eorle	r4, fp, lr, lsr #5
   1a7b0:	mvnvs	r4, r0, lsr #12
   1a7b4:			; <UNDEFINED> instruction: 0xffc2f7ff
   1a7b8:	addmi	r6, r3, #3719168	; 0x38c000
   1a7bc:	blvs	ff891c58 <pclose@plt+0xff88e648>
   1a7c0:			; <UNDEFINED> instruction: 0xf8512200
   1a7c4:	cmnvs	r2, r3, lsr #32
   1a7c8:	sfmvs	f6, 2, [r3], #140	; 0x8c
   1a7cc:			; <UNDEFINED> instruction: 0xf04342ae
   1a7d0:	strbtvs	r0, [r3], #769	; 0x301
   1a7d4:	blne	feb11024 <pclose@plt+0xfeb0da14>
   1a7d8:	andsle	r2, r5, r1, lsl #22
   1a7dc:	addsmi	r6, r9, #14745600	; 0xe10000
   1a7e0:	bne	ff311c30 <pclose@plt+0xff30e620>
   1a7e4:	blx	a3016 <pclose@plt+0x9fa06>
   1a7e8:	addsmi	pc, r9, #201326592	; 0xc000000
   1a7ec:	stmdbvs	r0!, {r2, r3, sl, fp, ip, lr, pc}
   1a7f0:	pop	{r1, r4, r5, r6, r8, r9, fp, ip}
   1a7f4:	strmi	r4, [r1], #-112	; 0xffffff90
   1a7f8:	ldmdalt	r8!, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1a7fc:	bcs	615cc <pclose@plt+0x5dfbc>
   1a800:	stmiavs	r1!, {r1, ip, lr, pc}^
   1a804:	sfmle	f4, 4, [ip], {145}	; 0x91
   1a808:	stmiavs	r2!, {r4, r5, r6, r8, sl, fp, ip, sp, pc}^
   1a80c:	addmi	r4, r3, #318767104	; 0x13000000
   1a810:	blvs	ff891b84 <pclose@plt+0xff88e574>
   1a814:	andcs	r3, r0, #1024	; 0x400
   1a818:	eorcc	pc, r3, r1, asr r8	; <UNPREDICTABLE>
   1a81c:	eorvs	r6, r3, #-2147483624	; 0x80000018
   1a820:	bne	fe254774 <pclose@plt+0xfe251164>
   1a824:	blx	e3456 <pclose@plt+0xdfe46>
   1a828:	addsmi	pc, r9, #0, 6
   1a82c:	stmdbvs	r0!, {r2, r3, r5, r6, r7, sl, fp, ip, lr, pc}
   1a830:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   1a834:			; <UNDEFINED> instruction: 0xf7ec4401
   1a838:	svclt	0x0000b859
   1a83c:			; <UNDEFINED> instruction: 0x4604b510
   1a840:			; <UNDEFINED> instruction: 0xff7cf7ff
   1a844:	stmiavs	r3!, {r1, r5, r6, r7, r8, fp, sp, lr}^
   1a848:			; <UNDEFINED> instruction: 0x46014290
   1a84c:	bne	fe0d145c <pclose@plt+0xfe0cde4c>
   1a850:	sfmle	f4, 4, [fp], {147}	; 0x93
   1a854:	strtmi	r3, [r0], -r1, lsl #22
   1a858:			; <UNDEFINED> instruction: 0x4010e8bd
   1a85c:	bicsvc	lr, r3, #3072	; 0xc00
   1a860:	cmneq	r3, r1, lsr #23
   1a864:	mvnvc	lr, r1, lsr #20
   1a868:	svclt	0x0094f7ff
   1a86c:	svclt	0x0000bd10
   1a870:	smlabblt	r3, r3, r9, r6
   1a874:	ldrbmi	lr, [r0, -r2, ror #15]!
   1a878:	ldrblt	r4, [r0, #-2850]!	; 0xfffff4de
   1a87c:	ldmvs	sp, {r0, r1, r3, r4, r5, r6, sl, lr}
   1a880:	eorsle	r2, sp, r0, lsl #26
   1a884:	andcs	r4, r0, r6, lsl #12
   1a888:	strmi	r4, [r1], -ip, lsr #12
   1a88c:	andle	r2, r4, r1, lsl #28
   1a890:	tstlt	r3, r3, lsr #19
   1a894:			; <UNDEFINED> instruction: 0x06db69db
   1a898:	stmiavs	r3!, {r1, sl, ip, lr, pc}^
   1a89c:	ldrmi	r3, [r8], #-257	; 0xfffffeff
   1a8a0:	stccs	8, cr6, [r0], {36}	; 0x24
   1a8a4:	stmdbcs	r1, {r1, r4, r5, r6, r7, r8, ip, lr, pc}
   1a8a8:	blmi	611d58 <pclose@plt+0x60e748>
   1a8ac:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
   1a8b0:			; <UNDEFINED> instruction: 0xb32b68db
   1a8b4:			; <UNDEFINED> instruction: 0xff1ef00a
   1a8b8:	cfmadd32cs	mvax1, mvfx4, mvfx1, mvfx11
   1a8bc:	ldmibvs	sl, {r2, ip, lr, pc}
   1a8c0:	ldmibvs	r2, {r1, r4, r8, ip, sp, pc}^
   1a8c4:	strle	r0, [r1], #-1746	; 0xfffff92e
   1a8c8:	sbcsvs	r4, r8, ip, lsl r6
   1a8cc:	blcs	34940 <pclose@plt+0x31330>
   1a8d0:			; <UNDEFINED> instruction: 0xb114d1f3
   1a8d4:	ldrmi	r6, [r9], #-2275	; 0xfffff71d
   1a8d8:	stmdavs	sl!, {r0, r5, r6, r7, sp, lr}^
   1a8dc:			; <UNDEFINED> instruction: 0xb1224628
   1a8e0:	movwcs	lr, #14802	; 0x39d2
   1a8e4:	movwcc	r4, #5139	; 0x1413
   1a8e8:	stmibvs	fp!, {r0, r1, r3, r5, r8, sp, lr}
   1a8ec:			; <UNDEFINED> instruction: 0xf7ffb10b
   1a8f0:	stclvs	15, cr15, [fp], #660	; 0x294
   1a8f4:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
   1a8f8:	stmdavs	sp!, {r0, r1, r3, r5, r6, r7, sl, sp, lr}
   1a8fc:	mvnle	r2, r0, lsl #26
   1a900:	svclt	0x0000bd70
   1a904:	ldrdeq	r4, [r2], -ip
   1a908:	andeq	r4, r2, ip, lsr #5
   1a90c:	svcmi	0x00f8e92d
   1a910:	blmi	fe06c130 <pclose@plt+0xfe068b20>
   1a914:	ldrbtmi	r4, [fp], #-1549	; 0xfffff9f3
   1a918:	ldmib	r3, {r0, r1, r3, r4, r6, fp, sp, lr}^
   1a91c:	addmi	r2, r2, #32768	; 0x8000
   1a920:	bmi	1fcea48 <pclose@plt+0x1fcb438>
   1a924:	strvs	lr, [r2, #-2499]	; 0xfffff63d
   1a928:	ldmib	r2, {r1, r3, r4, r5, r6, sl, lr}^
   1a92c:	ldmvs	r3, {r1, r9, lr}^
   1a930:	bne	ffaf2b90 <pclose@plt+0xffaef580>
   1a934:	stfcss	f6, [r0], {19}
   1a938:			; <UNDEFINED> instruction: 0x4623d038
   1a93c:	bleq	56a80 <pclose@plt+0x53470>
   1a940:			; <UNDEFINED> instruction: 0xf10b681b
   1a944:	blcs	1d550 <pclose@plt+0x19f40>
   1a948:	mcrne	1, 3, sp, cr15, cr10, {7}
   1a94c:	movteq	lr, #47883	; 0xbb0b
   1a950:	vqsub.u8	d4, d16, d15
   1a954:	stmdavs	r3!, {r0, r2, r3, r4, r6, r7, pc}
   1a958:			; <UNDEFINED> instruction: 0xf8df46da
   1a95c:	ldrbtmi	r8, [r8], #452	; 0x1c4
   1a960:			; <UNDEFINED> instruction: 0x4623b1bb
   1a964:			; <UNDEFINED> instruction: 0x06526cda
   1a968:	ldmdavs	fp, {r1, r5, sl, ip, lr, pc}
   1a96c:	mvnsle	r2, r0, lsl #22
   1a970:			; <UNDEFINED> instruction: 0xf10a4620
   1a974:			; <UNDEFINED> instruction: 0xf7f83aff
   1a978:	strtmi	pc, [r0], -pc, lsr #23
   1a97c:	blx	fe0d8982 <pclose@plt+0xfe0d5372>
   1a980:	movteq	lr, #43786	; 0xab0a
   1a984:	lfmle	f4, 4, [r8], {159}	; 0x9f
   1a988:	ldrdmi	pc, [r8], -r8
   1a98c:	blcs	34a20 <pclose@plt+0x31410>
   1a990:	blvs	fe84f134 <pclose@plt+0xfe84bb24>
   1a994:	stmib	r4, {r1, r8, sl, fp, ip, sp}^
   1a998:			; <UNDEFINED> instruction: 0xf7e86502
   1a99c:	blmi	18958bc <pclose@plt+0x18922ac>
   1a9a0:	ldrbtmi	r1, [fp], #-3184	; 0xfffff390
   1a9a4:			; <UNDEFINED> instruction: 0xf001689c
   1a9a8:	movvs	pc, #184320	; 0x2d000
   1a9ac:	svchi	0x00f8e8bd
   1a9b0:	bfi	r4, ip, #12, #18
   1a9b4:			; <UNDEFINED> instruction: 0xd1b44549
   1a9b8:	blmi	17149a0 <pclose@plt+0x1711390>
   1a9bc:	ldmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
   1a9c0:	ldmvs	r0, {r0, sl, sp}^
   1a9c4:			; <UNDEFINED> instruction: 0xf00a4651
   1a9c8:	stmdbcs	r0, {r0, r2, r4, r7, r9, sl, fp, ip, sp, lr, pc}
   1a9cc:	movwcs	sp, #3332	; 0xd04
   1a9d0:	stmdavs	r4!, {r0, r8, r9, ip, sp}
   1a9d4:			; <UNDEFINED> instruction: 0xd1fb4299
   1a9d8:	andeq	lr, r9, r5, lsr #23
   1a9dc:			; <UNDEFINED> instruction: 0xf00a4659
   1a9e0:	svcmi	0x0052fe89
   1a9e4:	stmdaeq	r1, {r1, r2, r8, ip, sp, lr, pc}
   1a9e8:	ldrbtmi	r4, [pc], #-1573	; 1a9f0 <pclose@plt+0x173e0>
   1a9ec:	strmi	r4, [fp], r1, lsl #13
   1a9f0:	adcmi	lr, r5, #1
   1a9f4:	stmiavs	fp!, {r0, r1, r3, r4, ip, lr, pc}
   1a9f8:			; <UNDEFINED> instruction: 0xd00242b3
   1a9fc:	ldreq	r6, [fp, -fp, ror #25]
   1aa00:	stmiavs	fp!, {r4, r6, r8, sl, ip, lr, pc}^
   1aa04:	blcs	2bb38 <pclose@plt+0x28528>
   1aa08:	rscvs	fp, fp, ip, asr #31
   1aa0c:			; <UNDEFINED> instruction: 0xf1bb44cb
   1aa10:	andle	r0, r6, r0, lsl #30
   1aa14:	ldrbmi	r6, [fp], #-2283	; 0xfffff715
   1aa18:	svclt	0x00c42b00
   1aa1c:			; <UNDEFINED> instruction: 0xf04f60eb
   1aa20:	stmdavs	sp!, {r8, r9, fp}
   1aa24:	mvnle	r2, r0, lsl #26
   1aa28:	adcmi	r6, r5, #12386304	; 0xbd0000
   1aa2c:	blmi	104f1c0 <pclose@plt+0x104bbb0>
   1aa30:	ldmvs	ip, {r0, r1, r3, r4, r5, r6, sl, lr}
   1aa34:	stmdavs	r2!, {r2, r6, r7, r8, ip, sp, pc}^
   1aa38:	ldmib	r2, {r1, r5, r8, ip, sp, pc}^
   1aa3c:	ldrmi	r2, [r3], #-771	; 0xfffffcfd
   1aa40:			; <UNDEFINED> instruction: 0x61233301
   1aa44:	smlaltblt	r6, r3, r3, r9
   1aa48:			; <UNDEFINED> instruction: 0xf7e86be0
   1aa4c:			; <UNDEFINED> instruction: 0x6c20eb6e
   1aa50:	bl	1ad89f8 <pclose@plt+0x1ad53e8>
   1aa54:			; <UNDEFINED> instruction: 0xf7ff4620
   1aa58:	stclvs	12, cr15, [r3], #364	; 0x16c
   1aa5c:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
   1aa60:	stmdavs	r4!, {r0, r1, r5, r6, r7, sl, sp, lr}
   1aa64:	mvnle	r2, r0, lsl #24
   1aa68:			; <UNDEFINED> instruction: 0xf1b94932
   1aa6c:	ldrbtmi	r0, [r9], #-3840	; 0xfffff100
   1aa70:	ldmibvs	r7!, {r1, r2, r3, fp, sp, lr}
   1aa74:	tstlt	r7, pc, lsl fp
   1aa78:			; <UNDEFINED> instruction: 0xf7ff4630
   1aa7c:	blmi	bda600 <pclose@plt+0xbd6ff0>
   1aa80:	ldmvs	ip, {r0, r1, r3, r4, r5, r6, sl, lr}
   1aa84:	addsle	r2, r1, r0, lsl #24
   1aa88:	stmiavs	r3!, {r9, sp}^
   1aa8c:	stmiavs	r3!, {r8, r9, fp, sp}
   1aa90:	strhtvs	fp, [r2], #248	; 0xf8
   1aa94:	svclt	0x00b82b00
   1aa98:	stmdavs	r4!, {r1, r5, r7, sp, lr}
   1aa9c:	mvnsle	r2, r0, lsl #24
   1aaa0:	svchi	0x00f8e8bd
   1aaa4:	adcvs	r6, lr, r8, lsr #23
   1aaa8:	bl	fd8a50 <pclose@plt+0xfd5440>
   1aaac:			; <UNDEFINED> instruction: 0xf0014640
   1aab0:			; <UNDEFINED> instruction: 0x63a8f9a9
   1aab4:	stmvs	ip, {r0, r2, r5, r7, r8, r9, sl, sp, lr, pc}
   1aab8:	teqlt	r2, #14811136	; 0xe20000
   1aabc:			; <UNDEFINED> instruction: 0xb3256825
   1aac0:	ldrdgt	pc, [ip], -r1
   1aac4:	stmdavs	r8, {r0, r1, r5, r9, sl, lr}^
   1aac8:	ldrdne	pc, [ip], -ip
   1aacc:	ldrbmi	r6, [r1], #-2240	; 0xfffff740
   1aad0:	and	r1, r2, r0, asr #20
   1aad4:	biclt	r6, r3, fp, lsl r8
   1aad8:	addsmi	r6, r0, #14286848	; 0xda0000
   1aadc:	bcs	8a984 <pclose@plt+0x87374>
   1aae0:			; <UNDEFINED> instruction: 0x4651dcf8
   1aae4:	cdp2	0, 0, cr15, cr6, cr10, {0}
   1aae8:	strmi	r4, [ip], r3, lsr #12
   1aaec:	strtmi	lr, [fp], -r1
   1aaf0:	ldmdavs	r9, {r0, r2, r3, r5, fp, sp, lr}^
   1aaf4:	ldmib	r1, {r0, r5, r8, ip, sp, pc}^
   1aaf8:	strmi	r1, [sl], #-515	; 0xfffffdfd
   1aafc:	tstvs	sl, r1, lsl #4
   1ab00:	stccs	0, cr6, [r0, #-864]	; 0xfffffca0
   1ab04:	strbtmi	sp, [r0], #-499	; 0xfffffe0d
   1ab08:	svccs	0x000060d8
   1ab0c:			; <UNDEFINED> instruction: 0xe7bbd1b4
   1ab10:	ldrbmi	r4, [sl], r8, lsr #12
   1ab14:	svclt	0x0000e756
   1ab18:	andeq	r4, r2, r2, asr #4
   1ab1c:	andeq	r4, r2, r0, lsr r2
   1ab20:	strdeq	r4, [r2], -sl
   1ab24:			; <UNDEFINED> instruction: 0x000241b6
   1ab28:	muleq	r2, ip, r1
   1ab2c:	andeq	r4, r2, lr, ror #2
   1ab30:	andeq	r4, r2, r8, lsr #2
   1ab34:	andeq	r4, r2, sl, ror #1
   1ab38:	ldrdeq	r4, [r2], -r8
   1ab3c:	addlt	fp, r2, r0, ror r5
   1ab40:	addscs	r4, ip, r5, lsl #12
   1ab44:			; <UNDEFINED> instruction: 0xf0019101
   1ab48:			; <UNDEFINED> instruction: 0x4c11f9fb
   1ab4c:			; <UNDEFINED> instruction: 0x4603447c
   1ab50:	mlsvs	r3, ip, r0, r2
   1ab54:			; <UNDEFINED> instruction: 0xf9f4f001
   1ab58:	addscs	r4, ip, r3, lsl #12
   1ab5c:			; <UNDEFINED> instruction: 0xf00160e3
   1ab60:	stmiavs	r6!, {r0, r1, r2, r3, r5, r6, r7, r8, fp, ip, sp, lr, pc}^
   1ab64:	stmdbls	r1, {r1, r5, r6, fp, sp, lr}
   1ab68:	andcs	r4, r4, r3, lsl #12
   1ab6c:	ldrdcs	r6, [lr], -r8
   1ab70:	strdcs	r6, [r2], -r0
   1ab74:	ldrdcs	r6, [r1], -r0
   1ab78:			; <UNDEFINED> instruction: 0x462860f0
   1ab7c:	ldrdvs	r6, [r3], r2	; <UNPREDICTABLE>
   1ab80:	eorvs	r3, r3, r2, lsl #20
   1ab84:	ldrdlt	r6, [r2], -sl
   1ab88:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   1ab8c:	mrclt	7, 5, APSR_nzcv, cr14, cr15, {7}
   1ab90:	andeq	r4, r2, ip
   1ab94:	push	{r0, r1, r6, r7, sl, fp, sp, lr}
   1ab98:			; <UNDEFINED> instruction: 0x06da41f0
   1ab9c:	svclt	0x004c4a16
   1aba0:	tsteq	r0, #35	; 0x23	; <UNPREDICTABLE>
   1aba4:	tsteq	r0, #67	; 0x43	; <UNPREDICTABLE>
   1aba8:	ldrbtmi	r4, [sl], #-1540	; 0xfffff9fc
   1abac:	ldmvs	r2, {r0, r1, r6, r7, sl, sp, lr}^
   1abb0:	andsle	r4, r5, r2, lsl #5
   1abb4:			; <UNDEFINED> instruction: 0x570fe9d0
   1abb8:	ldrdhi	pc, [r4], #-128	; 0xffffff80
   1abbc:			; <UNDEFINED> instruction: 0xf7ff69c6
   1abc0:	stmibvs	r3!, {r0, r1, r2, r5, r7, r8, r9, fp, ip, sp, lr, pc}
   1abc4:			; <UNDEFINED> instruction: 0x4620b113
   1abc8:	mrc2	7, 1, pc, cr8, cr15, {7}
   1abcc:	adcsmi	r6, r3, #3719168	; 0x38c000
   1abd0:	strtmi	sp, [r8], -fp
   1abd4:	b	fea58b7c <pclose@plt+0xfea5556c>
   1abd8:			; <UNDEFINED> instruction: 0xf7e84638
   1abdc:	vstmiavs	r3!, {s29-s194}
   1abe0:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
   1abe4:	pop	{r0, r1, r5, r6, r7, sl, sp, lr}
   1abe8:			; <UNDEFINED> instruction: 0x464381f0
   1abec:			; <UNDEFINED> instruction: 0x462a4631
   1abf0:			; <UNDEFINED> instruction: 0xf7eb4620
   1abf4:	strb	pc, [ip, r5, lsl #31]!	; <UNPREDICTABLE>
   1abf8:	andeq	r3, r2, lr, lsr #31
   1abfc:	movwvs	r2, #13056	; 0x3300
   1ac00:	svclt	0x00004770
   1ac04:	blmi	fe36d63c <pclose@plt+0xfe36a02c>
   1ac08:	push	{r1, r3, r4, r5, r6, sl, lr}
   1ac0c:			; <UNDEFINED> instruction: 0x46044ff0
   1ac10:			; <UNDEFINED> instruction: 0xb09758d3
   1ac14:	eorlt	pc, r8, #14614528	; 0xdf0000
   1ac18:	tstls	r5, #1769472	; 0x1b0000
   1ac1c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1ac20:	stc2	7, cr15, [ip, #1020]	; 0x3fc
   1ac24:	ldrbtmi	r6, [fp], #2467	; 0x9a3
   1ac28:	tstcs	r0, r2, ror #20
   1ac2c:	addsmi	r9, sl, #-1073741824	; 0xc0000000
   1ac30:	sbcshi	pc, sl, r0
   1ac34:	rsbvs	r2, r3, #0, 4
   1ac38:			; <UNDEFINED> instruction: 0x632262a0
   1ac3c:			; <UNDEFINED> instruction: 0xf0002b00
   1ac40:	stclvs	0, cr8, [r6], #-556	; 0xfffffdd4
   1ac44:	blvs	ff861d68 <pclose@plt+0xff85e758>
   1ac48:	beq	857084 <pclose@plt+0x853a74>
   1ac4c:	ldmib	r3, {r0, r1, r2, r4, r5, r7, r9, lr}^
   1ac50:	vhsub.s8	d21, d5, d3
   1ac54:	vorr.i16	<illegal reg q10.5>, #20	; 0x0014
   1ac58:	svclt	0x00b45955
   1ac5c:	eorcc	pc, r7, r1, asr r8	; <UNPREDICTABLE>
   1ac60:	stmdaeq	r2, {r0, r2, r8, r9, fp, sp, lr, pc}
   1ac64:	eorvs	pc, r0, r1, asr r8	; <UNPREDICTABLE>
   1ac68:	bl	18ab50 <pclose@plt+0x187540>
   1ac6c:	movwcs	r0, #2051	; 0x803
   1ac70:	blne	fe4abd4c <pclose@plt+0xfe4a873c>
   1ac74:			; <UNDEFINED> instruction: 0xf8ca18ae
   1ac78:	adcsmi	r3, r5, #4
   1ac7c:	andscc	pc, ip, sp, lsl #17
   1ac80:	strls	r9, [r6], -fp, lsl #10
   1ac84:			; <UNDEFINED> instruction: 0xf88d9308
   1ac88:	rsble	r3, r5, #40	; 0x28
   1ac8c:	mlacc	r8, sp, r8, pc	; <UNPREDICTABLE>
   1ac90:			; <UNDEFINED> instruction: 0xf89db9db
   1ac94:	blcs	26d0c <pclose@plt+0x236fc>
   1ac98:	bmi	1acf268 <pclose@plt+0x1acbc58>
   1ac9c:			; <UNDEFINED> instruction: 0xf85b782b
   1aca0:			; <UNDEFINED> instruction: 0xf0032002
   1aca4:	ldmdbeq	fp, {r0, r1, r2, r3, r4, r8}^
   1aca8:	eorcc	pc, r3, r2, asr r8	; <UNPREDICTABLE>
   1acac:	ldrbeq	r4, [r9, fp, asr #1]
   1acb0:	movwcs	sp, #5469	; 0x155d
   1acb4:	stmdavc	fp!, {r2, r3, r8, r9, ip, pc}
   1acb8:	andeq	pc, r1, #79	; 0x4f
   1acbc:	eorscs	pc, r4, sp, lsl #17
   1acc0:			; <UNDEFINED> instruction: 0xf04f930e
   1acc4:			; <UNDEFINED> instruction: 0xf88d0301
   1acc8:	strmi	r3, [r8, #40]!	; 0x28
   1accc:	blge	1511e4 <pclose@plt+0x14dbd4>
   1acd0:	stmdbge	r3, {r0, r2, r9, fp, sp, pc}
   1acd4:	stmdage	r6, {r9, ip, pc}
   1acd8:			; <UNDEFINED> instruction: 0xf7f16b22
   1acdc:	svcls	0x0004fb29
   1ace0:	svccc	0x0001463b
   1ace4:	cmplt	fp, #4, 14	; 0x100000
   1ace8:	ldrdcc	lr, [ip], -r4
   1acec:	mcrrne	0, 0, lr, fp, cr9
   1acf0:			; <UNDEFINED> instruction: 0x632346be
   1acf4:			; <UNDEFINED> instruction: 0xf8403f01
   1acf8:	strls	r6, [r4, -r1, lsr #32]
   1acfc:	svceq	0x0000f1be
   1ad00:	stmibvs	r2!, {r1, r2, r3, r4, ip, lr, pc}
   1ad04:	ldmvs	r6, {r0, r5, r6, r7, r9, fp, sp, lr}^
   1ad08:	bl	fe96b774 <pclose@plt+0xfe968164>
   1ad0c:	svclt	0x00180606
   1ad10:	mvnle	r4, r9, lsl r6
   1ad14:	cmpcs	r0, #1884160	; 0x1cc000
   1ad18:	stmdacs	r0, {r0, r1, r5, r6, r7, r9, sp, lr}
   1ad1c:	mrrcne	0, 5, sp, r9, cr2
   1ad20:	cmpeq	r3, #1024	; 0x400
   1ad24:	rscvs	r0, r3, #153	; 0x99
   1ad28:			; <UNDEFINED> instruction: 0xf890f001
   1ad2c:	svcls	0x00046b21
   1ad30:	ldrb	r6, [ip, r0, ror #6]
   1ad34:	rsble	r2, r0, r0, lsl #16
   1ad38:	ldmible	r0!, {r0, r1, r3, r6, r8, sl, lr}^
   1ad3c:			; <UNDEFINED> instruction: 0xf93af001
   1ad40:	tstcs	r0, r3, lsl #22
   1ad44:	andpl	lr, fp, #3620864	; 0x374000
   1ad48:	eorne	pc, r8, sp, lsl #17
   1ad4c:	strls	r4, [fp, #-1045]	; 0xfffffbeb
   1ad50:			; <UNDEFINED> instruction: 0x9e06b913
   1ad54:	orrsle	r4, r9, #1342177291	; 0x5000000b
   1ad58:	blmi	e2d64c <pclose@plt+0xe2a03c>
   1ad5c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1ad60:	blls	574dd0 <pclose@plt+0x5717c0>
   1ad64:	cmple	r1, sl, asr r0
   1ad68:	pop	{r0, r1, r2, r4, ip, sp, pc}
   1ad6c:	usub8mi	r8, r0, r0
   1ad70:	ldmib	r4!, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1ad74:	suble	r2, fp, r0, lsl #16
   1ad78:	movweq	pc, #4175	; 0x104f	; <UNPREDICTABLE>
   1ad7c:	andscc	pc, ip, sp, lsl #17
   1ad80:	stmdage	lr, {r1, r4, r5, r6, r8, r9, fp, ip}
   1ad84:	ldrbmi	r4, [r3], -r9, lsr #12
   1ad88:			; <UNDEFINED> instruction: 0xf932f001
   1ad8c:	andls	r1, ip, r2, asr #24
   1ad90:	stcne	0, cr13, [r3], {28}
   1ad94:	eorle	r9, r0, fp, lsl #26
   1ad98:	movwcs	fp, #6456	; 0x1938
   1ad9c:	stmdavc	fp!, {r2, r3, r8, r9, ip, pc}
   1ada0:	cmple	r0, r0, lsl #22
   1ada4:	blcs	419e4 <pclose@plt+0x3e3d4>
   1ada8:			; <UNDEFINED> instruction: 0x4650d13b
   1adac:	movweq	pc, #4175	; 0x104f	; <UNPREDICTABLE>
   1adb0:	eorscc	pc, r4, sp, lsl #17
   1adb4:	ldmib	r2, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1adb8:	addle	r2, r2, r0, lsl #16
   1adbc:			; <UNDEFINED> instruction: 0xf88d2300
   1adc0:			; <UNDEFINED> instruction: 0xe77e301c
   1adc4:	vst2.16	{d18-d21}, [pc :64], r0
   1adc8:	str	r7, [ip, r0, lsr #3]!
   1adcc:	stcls	3, cr2, [fp, #-4]
   1add0:	movwcs	r9, #780	; 0x30c
   1add4:	eorscc	pc, r4, sp, lsl #17
   1add8:	blls	1d4bac <pclose@plt+0x1d159c>
   1addc:			; <UNDEFINED> instruction: 0xf88d2200
   1ade0:	blne	16e2eb8 <pclose@plt+0x16df8a8>
   1ade4:	strb	r9, [ip, -ip, lsl #6]!
   1ade8:	addmi	r6, r2, #663552	; 0xa2000
   1adec:	svcge	0x0022f47f
   1adf0:	bcs	35a80 <pclose@plt+0x32470>
   1adf4:	svcge	0x001ef43f
   1adf8:	svceq	0x009ae7ae
   1adfc:	andcs	fp, r1, #20, 30	; 0x50
   1ae00:	addseq	r2, r9, r0, lsl #4
   1ae04:	bcs	50074 <pclose@plt+0x4ca64>
   1ae08:			; <UNDEFINED> instruction: 0xe78cd198
   1ae0c:	ldmib	sl, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1ae10:	addcs	r4, lr, #14336	; 0x3800
   1ae14:	stmdami	pc, {r1, r2, r3, r8, fp, lr}	; <UNPREDICTABLE>
   1ae18:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   1ae1c:			; <UNDEFINED> instruction: 0xf7e84478
   1ae20:			; <UNDEFINED> instruction: 0xf7feebec
   1ae24:	blmi	35aa20 <pclose@plt+0x357410>
   1ae28:	stmdbmi	ip, {r0, r3, r5, r7, r9, sp}
   1ae2c:	ldrbtmi	r4, [fp], #-2060	; 0xfffff7f4
   1ae30:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   1ae34:	bl	ff858ddc <pclose@plt+0xff8557cc>
   1ae38:	andeq	r1, r2, r0, rrx
   1ae3c:	andeq	r0, r0, r0, ror #4
   1ae40:	andeq	r1, r2, r2, asr #32
   1ae44:	andeq	r0, r0, ip, asr #4
   1ae48:	andeq	r0, r2, ip, lsl #30
   1ae4c:	andeq	lr, r0, ip, ror #4
   1ae50:	andeq	sl, r0, r2, lsl #21
   1ae54:			; <UNDEFINED> instruction: 0x0000aab0
   1ae58:	andeq	lr, r0, r6, asr r2
   1ae5c:	andeq	sl, r0, ip, ror #20
   1ae60:			; <UNDEFINED> instruction: 0x0000aab2
   1ae64:			; <UNDEFINED> instruction: 0x4604b538
   1ae68:	orrvs	r2, r1, r0, lsl #6
   1ae6c:	movwcc	lr, #31168	; 0x79c0
   1ae70:	blvs	ff02c6ac <pclose@plt+0xff02909c>
   1ae74:	ldmdb	r8, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1ae78:			; <UNDEFINED> instruction: 0xf7e86c20
   1ae7c:			; <UNDEFINED> instruction: 0x4620e956
   1ae80:	blx	11d8e84 <pclose@plt+0x11d5874>
   1ae84:			; <UNDEFINED> instruction: 0xf7ff4620
   1ae88:			; <UNDEFINED> instruction: 0xf104febd
   1ae8c:			; <UNDEFINED> instruction: 0xf7f60058
   1ae90:	fstmiaxvs	r3!, {d31-d106}	;@ Deprecated
   1ae94:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
   1ae98:	teqlt	sp, r3, ror #9
   1ae9c:	stmibvs	r2!, {r0, r3, r5, r6, r8, fp, sp, lr}
   1aea0:	tstlt	sl, r1, lsr #4
   1aea4:			; <UNDEFINED> instruction: 0xf7ff4620
   1aea8:	stclvs	12, cr15, [r3], #804	; 0x324
   1aeac:	strle	r0, [r4], #-1819	; 0xfffff8e5
   1aeb0:	pop	{r5, r9, sl, lr}
   1aeb4:			; <UNDEFINED> instruction: 0xf7fe4038
   1aeb8:	ldclt	14, cr11, [r8, #-780]!	; 0xfffffcf4
   1aebc:	ldrlt	r4, [r0, #-2825]	; 0xfffff4f7
   1aec0:	ldmdbvs	ip, {r0, r1, r3, r4, r5, r6, sl, lr}
   1aec4:	stmiavs	r0!, {r2, r3, r5, r8, ip, sp, pc}^
   1aec8:	stmdb	lr!, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1aecc:			; <UNDEFINED> instruction: 0xf7e84620
   1aed0:	blmi	195388 <pclose@plt+0x191d78>
   1aed4:	pop	{r8, sp}
   1aed8:	ldrbtmi	r4, [fp], #-16
   1aedc:			; <UNDEFINED> instruction: 0x611968d8
   1aee0:	svclt	0x00c0f7ff
   1aee4:	muleq	r2, r8, ip
   1aee8:	andeq	r3, r2, lr, ror ip
   1aeec:			; <UNDEFINED> instruction: 0xf7ffb508
   1aef0:	blmi	11ae8c <pclose@plt+0x11787c>
   1aef4:	ldmvs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}^
   1aef8:			; <UNDEFINED> instruction: 0x4008e8bd
   1aefc:	ldclt	7, cr15, [r8], {235}	; 0xeb
   1af00:	andeq	r3, r2, r4, ror #24
   1af04:	addlt	fp, r2, r0, lsl r5
   1af08:	stmib	sp, {r1, r3, sl, fp, lr}^
   1af0c:			; <UNDEFINED> instruction: 0xf7ff1000
   1af10:	ldmib	sp, {r0, r2, r4, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
   1af14:	ldrbtmi	r1, [ip], #-0
   1af18:			; <UNDEFINED> instruction: 0xf9aaf7ff
   1af1c:	stmiavs	r0!, {r0, r9, sl, lr}^
   1af20:			; <UNDEFINED> instruction: 0xf7ff6121
   1af24:	stmiavs	r0!, {r0, r1, r2, r3, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
   1af28:	pop	{r1, ip, sp, pc}
   1af2c:			; <UNDEFINED> instruction: 0xf7eb4010
   1af30:	svclt	0x0000bbff
   1af34:	andeq	r3, r2, r2, asr #24
   1af38:	bmi	407f7c <pclose@plt+0x40496c>
   1af3c:	addlt	fp, r3, r0, lsl #10
   1af40:	blmi	3c5358 <pclose@plt+0x3c1d48>
   1af44:			; <UNDEFINED> instruction: 0xf851447a
   1af48:	ldmpl	r3, {r2, r8, r9, fp}^
   1af4c:	movwls	r6, #6171	; 0x181b
   1af50:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1af54:			; <UNDEFINED> instruction: 0xf7ff9100
   1af58:	bmi	29aeb4 <pclose@plt+0x2978a4>
   1af5c:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
   1af60:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1af64:	subsmi	r9, sl, r1, lsl #22
   1af68:	andlt	sp, r3, r4, lsl #2
   1af6c:	bl	1590e8 <pclose@plt+0x155ad8>
   1af70:	ldrbmi	fp, [r0, -r4]!
   1af74:	stmdb	r6!, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1af78:	andeq	r0, r2, r4, lsr #26
   1af7c:	andeq	r0, r0, r0, ror #4
   1af80:	andeq	r0, r2, sl, lsl #26
   1af84:	bmi	b87fc8 <pclose@plt+0xb849b8>
   1af88:	blmi	bad444 <pclose@plt+0xba9e34>
   1af8c:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   1af90:	addlt	fp, r2, r0, ror r5
   1af94:	ldmdbvs	r1, {r0, r1, r3, r6, r7, fp, ip, lr}
   1af98:	ldmdavs	fp, {r1, r2, r9, sl, fp, ip, pc}
   1af9c:			; <UNDEFINED> instruction: 0xf04f9301
   1afa0:	cmnlt	r9, r0, lsl #6
   1afa4:	strcc	lr, [r5], #-2514	; 0xfffff62e
   1afa8:			; <UNDEFINED> instruction: 0x1c9d69d0
   1afac:	andsle	r4, pc, #1342177290	; 0x5000000a
   1afb0:	bl	2d84c <pclose@plt+0x2a23c>
   1afb4:			; <UNDEFINED> instruction: 0xf8400483
   1afb8:	movwcc	r1, #4131	; 0x1023
   1afbc:	tstcs	r0, sl, ror r4
   1afc0:	cmpvs	r3, r1, rrx
   1afc4:	stmdbge	r7, {r0, r5, r8, r9, fp, lr}
   1afc8:	andcs	r4, r0, #48, 12	; 0x3000000
   1afcc:	tstls	r0, fp, ror r4
   1afd0:			; <UNDEFINED> instruction: 0xf7ff611a
   1afd4:	bmi	7dae38 <pclose@plt+0x7d7828>
   1afd8:	ldrbtmi	r4, [sl], #-2842	; 0xfffff4e6
   1afdc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1afe0:	subsmi	r9, sl, r1, lsl #22
   1afe4:	andlt	sp, r2, r8, lsr #2
   1afe8:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   1afec:	ldrbmi	fp, [r0, -r4]!
   1aff0:			; <UNDEFINED> instruction: 0xb1b8b19c
   1aff4:	cmppl	r4, #1342177284	; 0x50000004	; <UNPREDICTABLE>
   1aff8:	cmppl	r5, #268435468	; 0x1000000c	; <UNPREDICTABLE>
   1affc:	ldmdale	r9, {r2, r3, r4, r7, r9, lr}
   1b000:	bl	e2194 <pclose@plt+0xdeb84>
   1b004:	adceq	r0, r1, r4, asr r4
   1b008:	ldrbtmi	r4, [sp], #-3346	; 0xfffff2ee
   1b00c:			; <UNDEFINED> instruction: 0xf00061ac
   1b010:	ldmib	r5, {r0, r2, r3, r4, r8, r9, sl, fp, ip, sp, lr, pc}^
   1b014:	mvnvs	r1, r4, lsl #6
   1b018:	strcs	lr, [r4], #-1994	; 0xfffff836
   1b01c:	stmdacs	r0, {r4, r8, sp}
   1b020:	ldrb	sp, [r1, lr, ror #3]!
   1b024:	svclt	0x00140fa3
   1b028:	movwcs	r2, #769	; 0x301
   1b02c:	strle	r0, [r1], #-161	; 0xffffff5f
   1b030:	rscle	r2, r9, r0, lsl #22
   1b034:			; <UNDEFINED> instruction: 0xffbef000
   1b038:	stmia	r4, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1b03c:	andeq	r3, r2, ip, asr #23
   1b040:	ldrdeq	r0, [r2], -sl
   1b044:	andeq	r0, r0, r0, ror #4
   1b048:	muleq	r2, ip, fp
   1b04c:	andeq	r3, r2, ip, lsl #23
   1b050:	andeq	r0, r2, lr, lsl #25
   1b054:	andeq	r3, r2, lr, asr #22
   1b058:			; <UNDEFINED> instruction: 0xf7ffb510
   1b05c:	blmi	31ad20 <pclose@plt+0x317710>
   1b060:	ldmdbvs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}^
   1b064:	ldmdbvs	r9, {r1, r4, r6, r8, fp, ip, sp, pc}
   1b068:	ldrbtmi	r4, [ip], #-3081	; 0xfffff3f7
   1b06c:			; <UNDEFINED> instruction: 0xf7ff68e0
   1b070:	stmiavs	r0!, {r0, r3, r4, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}^
   1b074:			; <UNDEFINED> instruction: 0x4010e8bd
   1b078:	bllt	16d902c <pclose@plt+0x16d5a1c>
   1b07c:	bcc	757e8 <pclose@plt+0x721d8>
   1b080:			; <UNDEFINED> instruction: 0xf851615a
   1b084:	tstvs	r9, r2, lsr #32
   1b088:	svclt	0x0000e7ee
   1b08c:	strdeq	r3, [r2], -r8
   1b090:	andeq	r3, r2, lr, ror #21
   1b094:			; <UNDEFINED> instruction: 0x4605b5f8
   1b098:			; <UNDEFINED> instruction: 0x460e4617
   1b09c:	ldc2	7, cr15, [r2, #1020]!	; 0x3fc
   1b0a0:			; <UNDEFINED> instruction: 0xb1b26b6a
   1b0a4:	adcsmi	r6, r4, #20, 16	; 0x140000
   1b0a8:	blvs	b120fc <pclose@plt+0xb0eaec>
   1b0ac:			; <UNDEFINED> instruction: 0x4619b19b
   1b0b0:	andcs	r4, r0, r5, lsl r6
   1b0b4:	andcc	lr, r1, r5
   1b0b8:	strmi	r4, [r3], -r8, lsl #5
   1b0bc:			; <UNDEFINED> instruction: 0xf855d004
   1b0c0:	adcmi	r4, r6, #4, 30
   1b0c4:	ldclle	6, cr4, [r6], #12
   1b0c8:			; <UNDEFINED> instruction: 0xf852b117
   1b0cc:	eorsvs	r3, fp, r3, lsr #32
   1b0d0:	strdcs	fp, [r0], -r8
   1b0d4:			; <UNDEFINED> instruction: 0x4618bdf8
   1b0d8:	mvnsle	r2, r0, lsl #30
   1b0dc:	svclt	0x0000e7f8
   1b0e0:			; <UNDEFINED> instruction: 0xf1006a01
   1b0e4:			; <UNDEFINED> instruction: 0xf7ff0220
   1b0e8:	svclt	0x0000bfd5
   1b0ec:			; <UNDEFINED> instruction: 0x4604b510
   1b0f0:	stmda	r0, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1b0f4:	blle	250fc <pclose@plt+0x21aec>
   1b0f8:			; <UNDEFINED> instruction: 0x4620bd10
   1b0fc:	stm	r6, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1b100:			; <UNDEFINED> instruction: 0xf080fab0
   1b104:	vldrlt.16	s0, [r0, #-128]	; 0xffffff80	; <UNPREDICTABLE>
   1b108:			; <UNDEFINED> instruction: 0x460bb538
   1b10c:	strmi	r6, [ip], -sl, asr #16
   1b110:	blne	459264 <pclose@plt+0x455c54>
   1b114:	addsmi	r4, r9, #5242880	; 0x500000
   1b118:	andvs	fp, r1, r8, lsl pc
   1b11c:	bvc	90f13c <pclose@plt+0x90bb2c>
   1b120:	eorvc	r6, fp, #106	; 0x6a
   1b124:	stmiavs	r3!, {r0, r1, r3, r8, ip, sp, pc}^
   1b128:	ldclt	0, cr6, [r8, #-940]!	; 0xfffffc54
   1b12c:	tsteq	r0, #0, 2	; <UNPREDICTABLE>
   1b130:			; <UNDEFINED> instruction: 0xf7e84618
   1b134:	stmdavs	r2!, {r3, fp, sp, lr, pc}^
   1b138:	ldrb	r6, [r0, r8, lsr #32]!
   1b13c:			; <UNDEFINED> instruction: 0xf0004b05
   1b140:	stmdbeq	r0, {r0, r1, r2, r3, r4, r9}^
   1b144:			; <UNDEFINED> instruction: 0xf853447b
   1b148:	sbcsmi	r0, r0, r0, lsr #32
   1b14c:	andeq	pc, r1, r0
   1b150:	svclt	0x00004770
   1b154:	muleq	r0, r0, r8
   1b158:	blmi	dfa168 <pclose@plt+0xdf6b58>
   1b15c:	bcs	2c350 <pclose@plt+0x28d40>
   1b160:	stmdbvc	r2, {r6, r8, ip, lr, pc}
   1b164:			; <UNDEFINED> instruction: 0xf100b570
   1b168:	stmdbvs	r5, {r3, r9, sl}^
   1b16c:	ldmiblt	r2, {r2, r9, sl, lr}^
   1b170:	stmdavc	sl!, {r1, r4, r5, r8, fp, lr}
   1b174:			; <UNDEFINED> instruction: 0xf002585b
   1b178:	ldmdbeq	r2, {r0, r1, r2, r3, r4, r8}^
   1b17c:	eorcc	pc, r2, r3, asr r8	; <UNPREDICTABLE>
   1b180:	ldrbeq	r4, [r9, fp, asr #1]
   1b184:	movwcs	sp, #5383	; 0x1507
   1b188:	stmdavc	sl!, {r0, r1, r7, r8, sp, lr}
   1b18c:	andvs	r7, r2, #786432	; 0xc0000
   1b190:	strtvc	r2, [r3], #-769	; 0xfffffcff
   1b194:			; <UNDEFINED> instruction: 0xf100bd70
   1b198:	ldrtmi	r0, [r0], -r8, lsl #12
   1b19c:	svc	0x00def7e7
   1b1a0:	movwcs	fp, #4984	; 0x1378
   1b1a4:	strtmi	r7, [r0], -r3, lsr #2
   1b1a8:			; <UNDEFINED> instruction: 0xf8504629
   1b1ac:	ldrtmi	r2, [r3], -r0, lsr #22
   1b1b0:			; <UNDEFINED> instruction: 0xf0001b52
   1b1b4:	mcrrne	15, 1, pc, r2, cr13	; <UNPREDICTABLE>
   1b1b8:	andsle	r6, fp, r0, lsr #3
   1b1bc:	andsle	r1, r2, r3, lsl #25
   1b1c0:	stmdbvs	r3!, {r4, r5, r8, fp, ip, sp, pc}^
   1b1c4:			; <UNDEFINED> instruction: 0x61a22201
   1b1c8:	bllt	18f923c <pclose@plt+0x18f5c2c>
   1b1cc:	bllt	2f5a60 <pclose@plt+0x2f2450>
   1b1d0:	ldrtmi	r2, [r0], -r1, lsl #6
   1b1d4:			; <UNDEFINED> instruction: 0xf7e77723
   1b1d8:	stmdacs	r0, {r1, r6, r7, r8, r9, sl, fp, sp, lr, pc}
   1b1dc:	movwcs	sp, #216	; 0xd8
   1b1e0:	ldrb	r7, [r5, r3, lsr #2]
   1b1e4:	stmdavs	r3!, {r4, r5, r6, r8, r9, sl, lr}
   1b1e8:	stmdbvs	r2!, {r8, sp}^
   1b1ec:	bne	fe6f8e78 <pclose@plt+0xfe6f5868>
   1b1f0:	strb	r6, [sp, r3, lsr #3]
   1b1f4:	andcs	r2, r1, #0, 6
   1b1f8:	movwcs	r7, #5923	; 0x1723
   1b1fc:	strtvc	r6, [r3], #-418	; 0xfffffe5e
   1b200:	blmi	40a7c8 <pclose@plt+0x4071b8>
   1b204:	stmdbmi	pc, {r1, r2, r3, r7, r9, sp}	; <UNPREDICTABLE>
   1b208:	ldrbtmi	r4, [fp], #-2063	; 0xfffff7f1
   1b20c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   1b210:	ldmib	r2!, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1b214:	adccs	r4, sl, #13312	; 0x3400
   1b218:	stmdami	lr, {r0, r2, r3, r8, fp, lr}
   1b21c:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   1b220:			; <UNDEFINED> instruction: 0xf7e84478
   1b224:	blmi	3559d4 <pclose@plt+0x3523c4>
   1b228:	stmdbmi	ip, {r0, r3, r5, r7, r9, sp}
   1b22c:	ldrbtmi	r4, [fp], #-2060	; 0xfffff7f4
   1b230:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   1b234:	stmib	r0!, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1b238:	andeq	r0, r2, ip, lsl #22
   1b23c:	andeq	r0, r0, ip, asr #4
   1b240:	strdeq	pc, [r0], -r6
   1b244:	andeq	pc, r0, r8, ror #15
   1b248:			; <UNDEFINED> instruction: 0x0000a6be
   1b24c:	andeq	pc, r0, r4, ror #15
   1b250:	ldrdeq	pc, [r0], -r6
   1b254:	muleq	r0, r4, r6
   1b258:	ldrdeq	pc, [r0], -r2
   1b25c:	andeq	pc, r0, r4, asr #15
   1b260:			; <UNDEFINED> instruction: 0x0000a6b2
   1b264:	stmdavs	r3, {r1, r6, r8, fp, sp, lr}
   1b268:	cmpvs	r2, sl, lsl #8
   1b26c:	andvs	r4, r1, r9, lsl r4
   1b270:	svclt	0x00004770
   1b274:			; <UNDEFINED> instruction: 0x460db538
   1b278:			; <UNDEFINED> instruction: 0xf100792b
   1b27c:	stmdavs	r9, {r3, r9}
   1b280:	tstvc	r3, r4, lsl #12
   1b284:			; <UNDEFINED> instruction: 0xb1b36001
   1b288:			; <UNDEFINED> instruction: 0xf853462b
   1b28c:	ldmdavs	fp, {r3, r8, r9, sl, fp, ip}^
   1b290:	subsvs	r6, r3, r1, lsl #1
   1b294:	andne	lr, r5, #3489792	; 0x354000
   1b298:	msreq	CPSR_s, #1073741825	; 0x40000001
   1b29c:	addsmi	r7, r9, #40, 24	; 0x2800
   1b2a0:	cmnvs	r1, r8, lsl pc
   1b2a4:	andle	r7, r9, r0, lsr #8
   1b2a8:			; <UNDEFINED> instruction: 0x61a27f2b
   1b2ac:	tstlt	fp, r3, lsr #14
   1b2b0:	eorvs	r6, r3, #176128	; 0x2b000
   1b2b4:	addvs	fp, r3, r8, lsr sp
   1b2b8:	ubfx	r6, r3, #0, #12
   1b2bc:	msreq	CPSR_s, #4, 2
   1b2c0:			; <UNDEFINED> instruction: 0xf7e74618
   1b2c4:	stmibvs	sl!, {r6, r8, r9, sl, fp, sp, lr, pc}
   1b2c8:	strb	r6, [sp, r0, ror #2]!
   1b2cc:	adcscs	r4, r3, #4, 18	; 0x10000
   1b2d0:	strlt	r4, [r8, #-2052]	; 0xfffff7fc
   1b2d4:	blmi	12c4c0 <pclose@plt+0x128eb0>
   1b2d8:	ldrbtmi	r4, [fp], #-1144	; 0xfffffb88
   1b2dc:	stmib	ip, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1b2e0:	andeq	pc, r0, r0, asr #14
   1b2e4:	ldrdeq	sl, [r0], -ip
   1b2e8:	andeq	pc, r0, r6, asr #14
   1b2ec:	ldrbcs	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   1b2f0:			; <UNDEFINED> instruction: 0xf8df4288
   1b2f4:	ldrbtmi	r3, [sl], #-1104	; 0xfffffbb0
   1b2f8:	svcmi	0x00f0e92d
   1b2fc:	ldmpl	r3, {r0, r1, r2, r3, r4, r7, ip, sp, pc}^
   1b300:	strbvs	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   1b304:	tstls	sp, #1769472	; 0x1b0000
   1b308:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1b30c:			; <UNDEFINED> instruction: 0xf000447e
   1b310:	strmi	r8, [r4], -sp, ror #2
   1b314:			; <UNDEFINED> instruction: 0xf7e74689
   1b318:	stmdacs	r1, {r1, r3, r4, r5, r7, r8, r9, sl, fp, sp, lr, pc}
   1b31c:	adchi	pc, r3, r0, asr #4
   1b320:			; <UNDEFINED> instruction: 0xf10daf02
   1b324:	movwcs	r0, #2112	; 0x840
   1b328:	subls	pc, ip, sp, asr #17
   1b32c:			; <UNDEFINED> instruction: 0x4699607b
   1b330:			; <UNDEFINED> instruction: 0xf10d9310
   1b334:			; <UNDEFINED> instruction: 0xf88d0a20
   1b338:	strcs	r3, [r1, #-72]	; 0xffffffb8
   1b33c:	andcc	pc, r4, sp, lsl #17
   1b340:			; <UNDEFINED> instruction: 0xf88d9302
   1b344:			; <UNDEFINED> instruction: 0xf88d3010
   1b348:			; <UNDEFINED> instruction: 0xf8c8303c
   1b34c:			; <UNDEFINED> instruction: 0xf89d3004
   1b350:	strls	r3, [r5], #-4
   1b354:	cmple	r7, r0, lsl #22
   1b358:	stmdavc	r3!, {r2, r3, r4, r5, r6, r7, r9, fp, lr}
   1b35c:			; <UNDEFINED> instruction: 0xf00358b1
   1b360:	ldmdbeq	fp, {r0, r1, r2, r3, r4, r9}^
   1b364:	eorcc	pc, r3, r1, asr r8	; <UNPREDICTABLE>
   1b368:			; <UNDEFINED> instruction: 0x07da40d3
   1b36c:	rscshi	pc, lr, r0, asr #2
   1b370:	stmdavc	r4!, {r1, r2, r8, sl, ip, pc}
   1b374:	andspl	pc, ip, sp, lsl #17
   1b378:	andspl	pc, r0, sp, lsl #17
   1b37c:	cfstrscs	mvf9, [r0], {8}
   1b380:	mrshi	pc, (UNDEF: 71)	; <UNPREDICTABLE>
   1b384:	umaalcc	pc, r8, sp, r8	; <UNPREDICTABLE>
   1b388:			; <UNDEFINED> instruction: 0xf0402b00
   1b38c:			; <UNDEFINED> instruction: 0xf89d80e8
   1b390:	ldcls	0, cr3, [r3], {60}	; 0x3c
   1b394:			; <UNDEFINED> instruction: 0xf0402b00
   1b398:	bmi	ffb3b610 <pclose@plt+0xffb38000>
   1b39c:	ldmpl	r1!, {r0, r1, r5, fp, ip, sp, lr}
   1b3a0:	andseq	pc, pc, #3
   1b3a4:			; <UNDEFINED> instruction: 0xf851095b
   1b3a8:	sbcsmi	r3, r3, r3, lsr #32
   1b3ac:			; <UNDEFINED> instruction: 0xf14007d8
   1b3b0:	ldrls	r8, [r4, #-136]	; 0xffffff78
   1b3b4:			; <UNDEFINED> instruction: 0xf88d7820
   1b3b8:			; <UNDEFINED> instruction: 0xf88d5054
   1b3bc:	strmi	r5, [r3], r8, asr #32
   1b3c0:			; <UNDEFINED> instruction: 0xf1bb9016
   1b3c4:			; <UNDEFINED> instruction: 0xf0000f00
   1b3c8:			; <UNDEFINED> instruction: 0xf89d818a
   1b3cc:	blcs	27444 <pclose@plt+0x23e34>
   1b3d0:	tsthi	r4, r0	; <UNPREDICTABLE>
   1b3d4:			; <UNDEFINED> instruction: 0xf7e79808
   1b3d8:			; <UNDEFINED> instruction: 0x4604eebc
   1b3dc:			; <UNDEFINED> instruction: 0xf7e74658
   1b3e0:	bne	856ec8 <pclose@plt+0x8538b8>
   1b3e4:	cmnle	r0, r0, lsl #16
   1b3e8:	andscc	lr, r3, #3620864	; 0x374000
   1b3ec:	ldrdmi	lr, [r5, -sp]
   1b3f0:	tstls	r3, #318767104	; 0x13000000
   1b3f4:	mulcc	r4, sp, r8
   1b3f8:			; <UNDEFINED> instruction: 0xf88d440c
   1b3fc:			; <UNDEFINED> instruction: 0xf88d0010
   1b400:	strls	r0, [r5], #-72	; 0xffffffb8
   1b404:	adcle	r2, r7, r0, lsl #22
   1b408:	svc	0x0040f7e7
   1b40c:	strtmi	r4, [r0], -r1, lsl #12
   1b410:	stc2l	0, cr15, [sl]
   1b414:			; <UNDEFINED> instruction: 0x4621463b
   1b418:	ldrbmi	r4, [r0], -r2, lsl #12
   1b41c:	stc2l	0, cr15, [r8]
   1b420:	andls	r1, r6, r3, asr #24
   1b424:			; <UNDEFINED> instruction: 0xf88dbf02
   1b428:	strls	r9, [r6, #-28]	; 0xffffffe4
   1b42c:	andspl	pc, r0, sp, lsl #17
   1b430:	stcne	0, cr13, [r4], {168}	; 0xa8
   1b434:	adchi	pc, r3, r0
   1b438:	stmdblt	r8, {r3, sl, fp, ip, pc}^
   1b43c:	strls	r9, [r6, #-2821]	; 0xfffff4fb
   1b440:	blcs	394b4 <pclose@plt+0x35ea4>
   1b444:	cmnhi	r0, r0, asr #32	; <UNPREDICTABLE>
   1b448:	stccs	12, cr9, [r0], {8}
   1b44c:	cmnhi	r5, r0, asr #32	; <UNPREDICTABLE>
   1b450:			; <UNDEFINED> instruction: 0xf88d4638
   1b454:			; <UNDEFINED> instruction: 0xf7e7501c
   1b458:	smlabblt	r8, r2, lr, lr
   1b45c:	andls	pc, r4, sp, lsl #17
   1b460:	andspl	pc, r0, sp, lsl #17
   1b464:			; <UNDEFINED> instruction: 0xf7e7e78b
   1b468:	mcrne	15, 3, lr, cr5, cr6, {4}
   1b46c:	ldmibcc	pc!, {r0, r3, r8, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   1b470:			; <UNDEFINED> instruction: 0xf8156806
   1b474:	eorlt	r4, r7, #1, 30
   1b478:	andscc	pc, r7, r6, lsr r8	; <UNPREDICTABLE>
   1b47c:	strle	r0, [r4, #-1498]	; 0xfffffa26
   1b480:	svc	0x0064f7e7
   1b484:			; <UNDEFINED> instruction: 0xf8136803
   1b488:			; <UNDEFINED> instruction: 0xf8194027
   1b48c:	andlt	r0, r7, #1, 30
   1b490:	andscc	pc, r7, r6, lsr r8	; <UNPREDICTABLE>
   1b494:	strle	r0, [r4, #-1499]	; 0xfffffa25
   1b498:	svc	0x0058f7e7
   1b49c:			; <UNDEFINED> instruction: 0xf8136803
   1b4a0:	tstlt	ip, r7, lsr #32
   1b4a4:	rscle	r4, r4, r4, lsl #5
   1b4a8:	bmi	fea61d30 <pclose@plt+0xfea5e720>
   1b4ac:	ldrbtmi	r4, [sl], #-2981	; 0xfffff45b
   1b4b0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1b4b4:	subsmi	r9, sl, sp, lsl fp
   1b4b8:	teqhi	r4, r0, asr #32	; <UNPREDICTABLE>
   1b4bc:	pop	{r0, r1, r2, r3, r4, ip, sp, pc}
   1b4c0:			; <UNDEFINED> instruction: 0x46408ff0
   1b4c4:	cdp	7, 4, cr15, cr10, cr7, {7}
   1b4c8:			; <UNDEFINED> instruction: 0xf0002800
   1b4cc:			; <UNDEFINED> instruction: 0xf88d8122
   1b4d0:			; <UNDEFINED> instruction: 0xf7e7503c
   1b4d4:			; <UNDEFINED> instruction: 0x4601eedc
   1b4d8:			; <UNDEFINED> instruction: 0xf0004620
   1b4dc:	strtmi	pc, [r1], -r5, lsl #25
   1b4e0:	strmi	r4, [r2], -r3, asr #12
   1b4e4:			; <UNDEFINED> instruction: 0xf000a816
   1b4e8:	mcrrne	13, 8, pc, r1, cr3	; <UNPREDICTABLE>
   1b4ec:	svclt	0x00029014
   1b4f0:	subsls	pc, r4, sp, lsl #17
   1b4f4:			; <UNDEFINED> instruction: 0xf88d9514
   1b4f8:	eorle	r5, r3, r8, asr #32
   1b4fc:	andsle	r1, r9, r2, lsl #25
   1b500:	ldrsblt	pc, [r8], #-141	; 0xffffff73	; <UNPREDICTABLE>
   1b504:	blls	509a6c <pclose@plt+0x50645c>
   1b508:	ldmdavc	fp, {r2, r4, r8, sl, ip, pc}
   1b50c:			; <UNDEFINED> instruction: 0xf0402b00
   1b510:			; <UNDEFINED> instruction: 0xf8dd810b
   1b514:			; <UNDEFINED> instruction: 0xf1bbb058
   1b518:			; <UNDEFINED> instruction: 0xf0400f00
   1b51c:	strbmi	r8, [r0], -lr, lsl #2
   1b520:	subspl	pc, r4, sp, lsl #17
   1b524:	cdp	7, 1, cr15, cr10, cr7, {7}
   1b528:			; <UNDEFINED> instruction: 0xf88db108
   1b52c:			; <UNDEFINED> instruction: 0xf88d903c
   1b530:	strb	r5, [r6, -r8, asr #32]
   1b534:			; <UNDEFINED> instruction: 0xf7e79813
   1b538:			; <UNDEFINED> instruction: 0xf88def46
   1b53c:			; <UNDEFINED> instruction: 0xf88d9054
   1b540:	andsls	r5, r4, r8, asr #32
   1b544:	mulscc	ip, sp, r8
   1b548:	cmple	pc, r0, lsl #22
   1b54c:	blls	541d6c <pclose@plt+0x53e75c>
   1b550:	addsmi	r9, sl, #327680	; 0x50000
   1b554:	cmple	fp, r3, lsl r9
   1b558:	cdp	7, 1, cr15, cr4, cr7, {7}
   1b55c:			; <UNDEFINED> instruction: 0xf89de742
   1b560:			; <UNDEFINED> instruction: 0xf8dd3054
   1b564:	blcs	476cc <pclose@plt+0x440bc>
   1b568:	str	sp, [sl, -ip, ror #1]!
   1b56c:			; <UNDEFINED> instruction: 0xf7e74638
   1b570:	stmdacs	r0, {r1, r2, r4, r5, r6, r7, r8, sl, fp, sp, lr, pc}
   1b574:	sbchi	pc, sp, r0
   1b578:	andpl	pc, r4, sp, lsl #17
   1b57c:	stmdals	r5, {r2, r6, r8, r9, sl, sp, lr, pc}
   1b580:	svc	0x0020f7e7
   1b584:	andsls	pc, ip, sp, lsl #17
   1b588:	andspl	pc, r0, sp, lsl #17
   1b58c:	ldrbt	r9, [r9], r6
   1b590:			; <UNDEFINED> instruction: 0xf7e74640
   1b594:	stmdacs	r0, {r2, r5, r6, r7, r8, sl, fp, sp, lr, pc}
   1b598:	adcshi	pc, fp, r0
   1b59c:			; <UNDEFINED> instruction: 0xf88d2301
   1b5a0:			; <UNDEFINED> instruction: 0xf7e7303c
   1b5a4:			; <UNDEFINED> instruction: 0x4601ee74
   1b5a8:			; <UNDEFINED> instruction: 0xf0004620
   1b5ac:			; <UNDEFINED> instruction: 0x4621fc1d
   1b5b0:	strmi	r4, [r2], -r3, asr #12
   1b5b4:			; <UNDEFINED> instruction: 0xf000a816
   1b5b8:	stclne	13, cr15, [r1], {27}
   1b5bc:	stmdale	r5!, {r2, r4, ip, pc}
   1b5c0:	ldrsblt	pc, [r8], #-141	; 0xffffff73	; <UNPREDICTABLE>
   1b5c4:	blls	509b4c <pclose@plt+0x50653c>
   1b5c8:	andsls	r2, r4, #268435456	; 0x10000000
   1b5cc:	blcs	39640 <pclose@plt+0x36030>
   1b5d0:	adchi	pc, sl, r0, asr #32
   1b5d4:	ldrsblt	pc, [r8], #-141	; 0xffffff73	; <UNPREDICTABLE>
   1b5d8:	svceq	0x0000f1bb
   1b5dc:	adchi	pc, sp, r0, asr #32
   1b5e0:			; <UNDEFINED> instruction: 0xf88d2301
   1b5e4:			; <UNDEFINED> instruction: 0xf1bb3054
   1b5e8:	tstle	pc, r0, lsl #30
   1b5ec:	ldrb	r2, [ip, -r0]
   1b5f0:	addhi	pc, r8, r0, lsl #1
   1b5f4:	stcl	7, cr15, [r6, #924]	; 0x39c
   1b5f8:	stcle	8, cr2, [r7, #-0]
   1b5fc:	ldrb	r2, [r4, -r1]
   1b600:			; <UNDEFINED> instruction: 0x3054f89d
   1b604:	ldrsblt	pc, [r8], #-141	; 0xffffff73	; <UNPREDICTABLE>
   1b608:	mvnle	r2, r0, lsl #22
   1b60c:	rscscc	pc, pc, pc, asr #32
   1b610:			; <UNDEFINED> instruction: 0xf89de74b
   1b614:	blcs	2765c <pclose@plt+0x2404c>
   1b618:			; <UNDEFINED> instruction: 0xf89dd140
   1b61c:	stcls	0, cr3, [r5], {4}
   1b620:	bmi	12c9c74 <pclose@plt+0x12c6664>
   1b624:	ldmpl	r1!, {r0, r1, r5, fp, ip, sp, lr}
   1b628:	andseq	pc, pc, #3
   1b62c:			; <UNDEFINED> instruction: 0xf851095b
   1b630:	sbcsmi	r3, r3, r3, lsr #32
   1b634:	ldrble	r0, [ip], #-2011	; 0xfffff825
   1b638:			; <UNDEFINED> instruction: 0xf7e74638
   1b63c:	stmdacs	r0, {r4, r7, r8, sl, fp, sp, lr, pc}
   1b640:	movwcs	sp, #4199	; 0x1067
   1b644:	andcc	pc, r4, sp, lsl #17
   1b648:	cdp	7, 2, cr15, cr0, cr7, {7}
   1b64c:	strtmi	r4, [r0], -r1, lsl #12
   1b650:	blx	ff2d765a <pclose@plt+0xff2d404a>
   1b654:			; <UNDEFINED> instruction: 0x4621463b
   1b658:	stmdage	r8, {r1, r9, sl, lr}
   1b65c:	stc2l	0, cr15, [r8], {0}
   1b660:	andls	r1, r6, r5, asr #24
   1b664:	stcne	0, cr13, [r4], {202}	; 0xca
   1b668:	stcls	0, cr13, [r8], {200}	; 0xc8
   1b66c:	blls	189b74 <pclose@plt+0x186564>
   1b670:	andls	r2, r6, #268435456	; 0x10000000
   1b674:	blcs	396e8 <pclose@plt+0x360d8>
   1b678:	stflsd	f5, [r8], {86}	; 0x56
   1b67c:	cmple	ip, r0, lsl #24
   1b680:	strcs	r4, [r1, #-1592]	; 0xfffff9c8
   1b684:	andspl	pc, ip, sp, lsl #17
   1b688:	stcl	7, cr15, [r8, #-924]!	; 0xfffffc64
   1b68c:	andspl	pc, r0, sp, lsl #17
   1b690:	movwcs	fp, #272	; 0x110
   1b694:	andcc	pc, r4, sp, lsl #17
   1b698:			; <UNDEFINED> instruction: 0xd1af2c00
   1b69c:	umaalcc	pc, r8, sp, r8	; <UNPREDICTABLE>
   1b6a0:			; <UNDEFINED> instruction: 0xd1ad2b00
   1b6a4:	mlascc	ip, sp, r8, pc	; <UNPREDICTABLE>
   1b6a8:	blcs	426fc <pclose@plt+0x3f0ec>
   1b6ac:	svcge	0x0079f47f
   1b6b0:	stmdavc	r3!, {r1, r2, r5, r9, fp, lr}
   1b6b4:			; <UNDEFINED> instruction: 0xf00358b1
   1b6b8:	ldmdbeq	fp, {r0, r1, r2, r3, r4, r9}^
   1b6bc:	eorcc	pc, r3, r1, asr r8	; <UNPREDICTABLE>
   1b6c0:			; <UNDEFINED> instruction: 0x07d840d3
   1b6c4:	svcge	0x0064f57f
   1b6c8:	tstls	r4, #67108864	; 0x4000000
   1b6cc:			; <UNDEFINED> instruction: 0xf88d7820
   1b6d0:	pkhtbmi	r3, r3, r4, asr #32
   1b6d4:			; <UNDEFINED> instruction: 0xf1bb9016
   1b6d8:	orrsle	r0, r7, r0, lsl #30
   1b6dc:			; <UNDEFINED> instruction: 0xf89de786
   1b6e0:	blcs	27728 <pclose@plt+0x24118>
   1b6e4:			; <UNDEFINED> instruction: 0xf89dd099
   1b6e8:	blcs	27760 <pclose@plt+0x24150>
   1b6ec:	stcls	0, cr13, [r8], {134}	; 0x86
   1b6f0:	movwcs	lr, #6098	; 0x17d2
   1b6f4:	stmdavc	r4!, {r1, r2, r8, r9, ip, pc}
   1b6f8:	andscc	pc, ip, sp, lsl #17
   1b6fc:	andscc	pc, r0, sp, lsl #17
   1b700:	strb	r9, [r9, r8, lsl #8]
   1b704:			; <UNDEFINED> instruction: 0xf7e7461a
   1b708:	stmdacs	r0, {r1, r2, r3, r4, r5, r8, sl, fp, sp, lr, pc}
   1b70c:	svcge	0x0076f6bf
   1b710:	blmi	455508 <pclose@plt+0x451ef8>
   1b714:	ldmdbmi	r0, {r1, r2, r4, r7, r9, sp}
   1b718:	ldrbtmi	r4, [fp], #-2064	; 0xfffff7f0
   1b71c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   1b720:	svc	0x006af7e7
   1b724:	stcl	7, cr15, [lr, #-924]	; 0xfffffc64
   1b728:	adcscs	r4, r2, #13312	; 0x3400
   1b72c:	stmdami	lr, {r0, r2, r3, r8, fp, lr}
   1b730:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   1b734:			; <UNDEFINED> instruction: 0xf7e74478
   1b738:			; <UNDEFINED> instruction: 0xf7ffef60
   1b73c:	svclt	0x0000fdc7
   1b740:	andeq	r0, r2, r2, ror r9
   1b744:	andeq	r0, r0, r0, ror #4
   1b748:	andeq	r0, r2, ip, asr r9
   1b74c:	andeq	r0, r0, ip, asr #4
   1b750:			; <UNDEFINED> instruction: 0x000207ba
   1b754:	andeq	pc, r0, r6, lsl #6
   1b758:	strdeq	pc, [r0], -r8
   1b75c:	andeq	sl, r0, lr, lsr #3
   1b760:	strdeq	pc, [r0], -r0
   1b764:	andeq	pc, r0, r2, ror #5
   1b768:			; <UNDEFINED> instruction: 0x0000a1b0
   1b76c:	blmi	152e0c0 <pclose@plt+0x152aab0>
   1b770:	push	{r1, r3, r4, r5, r6, sl, lr}
   1b774:			; <UNDEFINED> instruction: 0xb09047f0
   1b778:			; <UNDEFINED> instruction: 0x460458d3
   1b77c:	ldrdls	pc, [r4, #-143]	; 0xffffff71
   1b780:	movwls	r6, #63515	; 0xf81b
   1b784:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1b788:	stc	7, cr15, [r0, #924]	; 0x39c
   1b78c:	stmdacs	r1, {r0, r3, r4, r5, r6, r7, sl, lr}
   1b790:	strtmi	sp, [r0], -pc, lsl #16
   1b794:	cdp	7, 1, cr15, cr6, cr7, {7}
   1b798:	bmi	12ecfb4 <pclose@plt+0x12e99a4>
   1b79c:	ldrbtmi	r4, [sl], #-2888	; 0xfffff4b8
   1b7a0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1b7a4:	subsmi	r9, sl, pc, lsl #22
   1b7a8:			; <UNDEFINED> instruction: 0x4628d174
   1b7ac:	pop	{r4, ip, sp, pc}
   1b7b0:			; <UNDEFINED> instruction: 0xf10d87f0
   1b7b4:	movwcs	r0, #2056	; 0x808
   1b7b8:	movwls	r4, #9757	; 0x261d
   1b7bc:	andscc	pc, r0, sp, lsl #17
   1b7c0:			; <UNDEFINED> instruction: 0xf88d461e
   1b7c4:			; <UNDEFINED> instruction: 0xf10d3004
   1b7c8:			; <UNDEFINED> instruction: 0xf8c80a20
   1b7cc:	strcs	r3, [r1, -r4]
   1b7d0:	mulcc	r4, sp, r8
   1b7d4:	stmiblt	fp!, {r0, r2, sl, ip, pc}^
   1b7d8:	stmdavc	r3!, {r2, r3, r4, r5, r9, fp, lr}
   1b7dc:	andne	pc, r2, r9, asr r8	; <UNPREDICTABLE>
   1b7e0:	andseq	pc, pc, #3
   1b7e4:			; <UNDEFINED> instruction: 0xf851095b
   1b7e8:	sbcsmi	r3, r3, r3, lsr #32
   1b7ec:	ldrle	r0, [r4, #-2009]!	; 0xfffff827
   1b7f0:	stmdavc	r4!, {r1, r2, r8, r9, sl, ip, pc}
   1b7f4:	andsvc	pc, ip, sp, lsl #17
   1b7f8:	cfstrscs	mvf9, [r0], {8}
   1b7fc:	stcls	0, cr13, [r5], {205}	; 0xcd
   1b800:	strcc	r9, [r1, #-2822]	; 0xfffff4fa
   1b804:	andsvs	pc, r0, sp, lsl #17
   1b808:			; <UNDEFINED> instruction: 0xf89d441c
   1b80c:	strls	r3, [r5], #-4
   1b810:	rscle	r2, r1, r0, lsl #22
   1b814:	ldc	7, cr15, [sl, #-924]!	; 0xfffffc64
   1b818:	strtmi	r4, [r0], -r1, lsl #12
   1b81c:	blx	ff957824 <pclose@plt+0xff954214>
   1b820:	strtmi	r4, [r1], -r3, asr #12
   1b824:	ldrbmi	r4, [r0], -r2, lsl #12
   1b828:	blx	ff8d7832 <pclose@plt+0xff8d4222>
   1b82c:	andls	r1, r6, r2, asr #24
   1b830:	stcne	0, cr13, [r3], {26}
   1b834:	stcls	0, cr13, [r8], {29}
   1b838:			; <UNDEFINED> instruction: 0x9c05b928
   1b83c:	stmdavc	r3!, {r1, r2, r8, r9, sl, ip, pc}
   1b840:			; <UNDEFINED> instruction: 0x9c08bb53
   1b844:	strbmi	fp, [r0], -ip, lsl #23
   1b848:	andsvc	pc, ip, sp, lsl #17
   1b84c:	stc	7, cr15, [r6], {231}	; 0xe7
   1b850:	sbcsle	r2, r2, r0, lsl #16
   1b854:	andvs	pc, r4, sp, lsl #17
   1b858:	strbmi	lr, [r0], -pc, asr #15
   1b85c:	ldcl	7, cr15, [lr], #-924	; 0xfffffc64
   1b860:			; <UNDEFINED> instruction: 0xf88db178
   1b864:	ldrb	r7, [r5, r4]
   1b868:	strls	r9, [r6, -r5, lsl #24]
   1b86c:	andsvs	pc, ip, sp, lsl #17
   1b870:	stcls	7, cr14, [r5], {198}	; 0xc6
   1b874:			; <UNDEFINED> instruction: 0xf7e74620
   1b878:			; <UNDEFINED> instruction: 0xf88deda6
   1b87c:	andls	r6, r6, ip, lsl r0
   1b880:	blmi	515780 <pclose@plt+0x512170>
   1b884:	ldmdbmi	r3, {r1, r2, r4, r7, r9, sp}
   1b888:	ldrbtmi	r4, [fp], #-2067	; 0xfffff7ed
   1b88c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   1b890:	cdp	7, 11, cr15, cr2, cr7, {7}
   1b894:	ldc	7, cr15, [r6], {231}	; 0xe7
   1b898:	adcscs	r4, r2, #16, 22	; 0x4000
   1b89c:	ldmdami	r1, {r4, r8, fp, lr}
   1b8a0:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   1b8a4:			; <UNDEFINED> instruction: 0xf7e74478
   1b8a8:	blmi	417350 <pclose@plt+0x413d40>
   1b8ac:	stmdbmi	pc, {r0, r1, r4, r5, r7, r9, sp}	; <UNPREDICTABLE>
   1b8b0:	ldrbtmi	r4, [fp], #-2063	; 0xfffff7f1
   1b8b4:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   1b8b8:	cdp	7, 9, cr15, cr14, cr7, {7}
   1b8bc:	strdeq	r0, [r2], -r8
   1b8c0:	andeq	r0, r0, r0, ror #4
   1b8c4:	ldrdeq	r0, [r2], -ip
   1b8c8:	andeq	r0, r2, sl, asr #9
   1b8cc:	andeq	r0, r0, ip, asr #4
   1b8d0:	andeq	pc, r0, sl, lsr #3
   1b8d4:	andeq	pc, r0, r8, lsl #3
   1b8d8:	andeq	sl, r0, lr, lsr r0
   1b8dc:	muleq	r0, r4, r1
   1b8e0:	andeq	pc, r0, r2, ror r1	; <UNPREDICTABLE>
   1b8e4:	andeq	sl, r0, r0, asr #32
   1b8e8:	andeq	pc, r0, r2, lsl #3
   1b8ec:	andeq	pc, r0, r0, ror #2
   1b8f0:	strdeq	r9, [r0], -lr
   1b8f4:	adcscs	r4, r3, #4, 18	; 0x10000
   1b8f8:	strlt	r4, [r8, #-2052]	; 0xfffff7fc
   1b8fc:	blmi	12cae8 <pclose@plt+0x1294d8>
   1b900:	ldrbtmi	r4, [fp], #-1144	; 0xfffffb88
   1b904:	cdp	7, 7, cr15, cr8, cr7, {7}
   1b908:	andeq	pc, r0, r8, lsl r1	; <UNPREDICTABLE>
   1b90c:			; <UNDEFINED> instruction: 0x00009fb4
   1b910:	andeq	pc, r0, r6, asr #2
   1b914:	svcmi	0x00f0e92d
   1b918:			; <UNDEFINED> instruction: 0xf8df460e
   1b91c:	bcs	20ba4 <pclose@plt+0x1d594>
   1b920:	adcsmi	fp, r0, #24, 30	; 0x60
   1b924:	ldrcc	pc, [r8], #2271	; 0x8df
   1b928:	ldrbtmi	fp, [r9], #-159	; 0xffffff61
   1b92c:	ldrvc	pc, [r4], #2271	; 0x8df
   1b930:			; <UNDEFINED> instruction: 0xf04fbf0c
   1b934:			; <UNDEFINED> instruction: 0xf04f0a01
   1b938:	stmiapl	fp, {r9, fp}^
   1b93c:	ldmdavs	fp, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
   1b940:			; <UNDEFINED> instruction: 0xf04f931d
   1b944:	mrsle	r0, ELR_hyp
   1b948:			; <UNDEFINED> instruction: 0xf8df2000
   1b94c:			; <UNDEFINED> instruction: 0xf8df247c
   1b950:	ldrbtmi	r3, [sl], #-1136	; 0xfffffb90
   1b954:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1b958:	subsmi	r9, sl, sp, lsl fp
   1b95c:	eorhi	pc, r1, #64	; 0x40
   1b960:	pop	{r0, r1, r2, r3, r4, ip, sp, pc}
   1b964:			; <UNDEFINED> instruction: 0x46048ff0
   1b968:			; <UNDEFINED> instruction: 0xf7e74615
   1b96c:	stmdacs	r1, {r4, r7, sl, fp, sp, lr, pc}
   1b970:	tsthi	r9, r0, asr #4	; <UNPREDICTABLE>
   1b974:	andge	pc, r4, sp, lsl #17
   1b978:	stmdaeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}
   1b97c:	mulcc	r4, sp, r8
   1b980:	stmdbeq	r0, {r0, r2, r3, r8, ip, sp, lr, pc}^
   1b984:	andge	pc, r8, sp, asr #17
   1b988:	bleq	857dc4 <pclose@plt+0x8547b4>
   1b98c:	andsge	pc, r0, sp, lsl #17
   1b990:			; <UNDEFINED> instruction: 0x26019613
   1b994:	subge	pc, r0, sp, asr #17
   1b998:	subge	pc, r8, sp, lsl #17
   1b99c:			; <UNDEFINED> instruction: 0xf88d9405
   1b9a0:			; <UNDEFINED> instruction: 0xf8c8a03c
   1b9a4:			; <UNDEFINED> instruction: 0xf8c9a004
   1b9a8:	blcs	439c0 <pclose@plt+0x403b0>
   1b9ac:			; <UNDEFINED> instruction: 0xf8dfd158
   1b9b0:	stmdavc	r3!, {r2, r3, r4, sl, sp}
   1b9b4:			; <UNDEFINED> instruction: 0xf00358b9
   1b9b8:	ldmdbeq	fp, {r0, r1, r2, r3, r4, r9}^
   1b9bc:	eorcc	pc, r3, r1, asr r8	; <UNPREDICTABLE>
   1b9c0:			; <UNDEFINED> instruction: 0x07da40d3
   1b9c4:	sbchi	pc, r0, r0, asr #2
   1b9c8:	stmdavc	r4!, {r1, r2, r9, sl, ip, pc}
   1b9cc:	andsvs	pc, ip, sp, lsl #17
   1b9d0:	andsvs	pc, r0, sp, lsl #17
   1b9d4:	cfstrscs	mvf9, [r0], {8}
   1b9d8:	mrshi	pc, (UNDEF: 76)	; <UNPREDICTABLE>
   1b9dc:	umaalcc	pc, r8, sp, r8	; <UNPREDICTABLE>
   1b9e0:			; <UNDEFINED> instruction: 0xf0402b00
   1b9e4:			; <UNDEFINED> instruction: 0xf89d809c
   1b9e8:	ldcls	0, cr3, [r3], {60}	; 0x3c
   1b9ec:	cmnle	r9, r0, lsl #22
   1b9f0:	stmdavc	r3!, {r1, r2, r4, r5, r6, r7, r9, fp, lr}
   1b9f4:			; <UNDEFINED> instruction: 0xf00358b9
   1b9f8:	ldmdbeq	fp, {r0, r1, r2, r3, r4, r9}^
   1b9fc:	eorcc	pc, r3, r1, asr r8	; <UNPREDICTABLE>
   1ba00:			; <UNDEFINED> instruction: 0x07d940d3
   1ba04:			; <UNDEFINED> instruction: 0x9614d556
   1ba08:			; <UNDEFINED> instruction: 0xf88d7823
   1ba0c:			; <UNDEFINED> instruction: 0xf88d6054
   1ba10:	ldrmi	r6, [sl], r8, asr #32
   1ba14:			; <UNDEFINED> instruction: 0xf1ba9316
   1ba18:			; <UNDEFINED> instruction: 0xf0000f00
   1ba1c:			; <UNDEFINED> instruction: 0xf89d819b
   1ba20:	bcs	23a98 <pclose@plt+0x20488>
   1ba24:	rscshi	pc, r2, r0
   1ba28:			; <UNDEFINED> instruction: 0xf7e79808
   1ba2c:			; <UNDEFINED> instruction: 0x4604eb92
   1ba30:			; <UNDEFINED> instruction: 0xf7e74650
   1ba34:	bne	856874 <pclose@plt+0x853264>
   1ba38:	orrle	r2, r6, r0, lsl #16
   1ba3c:	addle	r3, r3, r1, lsl #26
   1ba40:	andscc	lr, r3, #3620864	; 0x374000
   1ba44:	ldrdmi	lr, [r5, -sp]
   1ba48:	tstls	r3, #318767104	; 0x13000000
   1ba4c:	mulcc	r4, sp, r8
   1ba50:			; <UNDEFINED> instruction: 0xf88d440c
   1ba54:			; <UNDEFINED> instruction: 0xf88d0010
   1ba58:	strls	r0, [r5], #-72	; 0xffffffb8
   1ba5c:	adcle	r2, r6, r0, lsl #22
   1ba60:	ldc	7, cr15, [r4], {231}	; 0xe7
   1ba64:	strtmi	r4, [r0], -r1, lsl #12
   1ba68:			; <UNDEFINED> instruction: 0xf9bef000
   1ba6c:	strtmi	r4, [r1], -r3, asr #12
   1ba70:	ldrbmi	r4, [r8], -r2, lsl #12
   1ba74:	blx	fef57a7c <pclose@plt+0xfef5446c>
   1ba78:	andls	r1, r6, r3, asr #24
   1ba7c:	stcne	0, cr13, [r4], {109}	; 0x6d
   1ba80:	stcls	0, cr13, [r8], {123}	; 0x7b
   1ba84:	blls	189fac <pclose@plt+0x18699c>
   1ba88:	ldmdavc	fp, {r1, r2, r9, sl, ip, pc}
   1ba8c:			; <UNDEFINED> instruction: 0xf0402b00
   1ba90:	stflsd	f0, [r8], {138}	; 0x8a
   1ba94:			; <UNDEFINED> instruction: 0xf0402c00
   1ba98:	strbmi	r8, [r0], -pc, lsl #3
   1ba9c:	andsvs	pc, ip, sp, lsl #17
   1baa0:	bl	1759a44 <pclose@plt+0x1756434>
   1baa4:			; <UNDEFINED> instruction: 0xf04fb118
   1baa8:			; <UNDEFINED> instruction: 0xf88d0300
   1baac:			; <UNDEFINED> instruction: 0xf88d3004
   1bab0:			; <UNDEFINED> instruction: 0xe7906010
   1bab4:			; <UNDEFINED> instruction: 0xf7e74648
   1bab8:	stmdacs	r0, {r1, r4, r6, r8, r9, fp, sp, lr, pc}
   1babc:	msrhi	SPSR_f, r0
   1bac0:	eorsvs	pc, ip, sp, lsl #17
   1bac4:	bl	ff8d9a68 <pclose@plt+0xff8d6458>
   1bac8:	strtmi	r4, [r0], -r1, lsl #12
   1bacc:			; <UNDEFINED> instruction: 0xf98cf000
   1bad0:	strtmi	r4, [r1], -fp, asr #12
   1bad4:	ldmdage	r6, {r1, r9, sl, lr}
   1bad8:	blx	fe2d7ae0 <pclose@plt+0xfe2d44d0>
   1badc:	andsls	r1, r4, r2, asr #24
   1bae0:	stcne	0, cr13, [r3], {67}	; 0x43
   1bae4:			; <UNDEFINED> instruction: 0xf8ddd054
   1bae8:	ldmdblt	r8, {r3, r4, r6, sp, pc}^
   1baec:			; <UNDEFINED> instruction: 0x96149b13
   1baf0:	blcs	39b64 <pclose@plt+0x36554>
   1baf4:	cmphi	r7, r0, asr #32	; <UNPREDICTABLE>
   1baf8:	ldrsbge	pc, [r8], #-141	; 0xffffff73	; <UNPREDICTABLE>
   1bafc:	svceq	0x0000f1ba
   1bb00:	cmphi	sl, r0, asr #32	; <UNPREDICTABLE>
   1bb04:			; <UNDEFINED> instruction: 0xf88d4648
   1bb08:			; <UNDEFINED> instruction: 0xf7e76054
   1bb0c:	tstlt	r8, r8, lsr #22
   1bb10:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1bb14:	eorscc	pc, ip, sp, lsl #17
   1bb18:	subvs	pc, r8, sp, lsl #17
   1bb1c:			; <UNDEFINED> instruction: 0xf89de77b
   1bb20:			; <UNDEFINED> instruction: 0xf8dd3054
   1bb24:	blcs	43c8c <pclose@plt+0x4067c>
   1bb28:	svcge	0x0075f47f
   1bb2c:	mulscc	ip, sp, r8
   1bb30:			; <UNDEFINED> instruction: 0xf0402b00
   1bb34:	bls	1bbdac <pclose@plt+0x1b879c>
   1bb38:	stmdals	r5, {r2, r4, r8, r9, fp, ip, pc}
   1bb3c:	ldmdbls	r3, {r1, r3, r4, r7, r9, lr}
   1bb40:			; <UNDEFINED> instruction: 0xf7e7d15e
   1bb44:	ldrb	lr, [r7, -r0, lsr #22]!
   1bb48:			; <UNDEFINED> instruction: 0xf7e74640
   1bb4c:	stmdacs	r0, {r3, r8, r9, fp, sp, lr, pc}
   1bb50:	tsthi	lr, r0	; <UNPREDICTABLE>
   1bb54:	andvs	pc, r4, sp, lsl #17
   1bb58:			; <UNDEFINED> instruction: 0xf04fe782
   1bb5c:	strls	r0, [r6], -r0, lsl #6
   1bb60:	andscc	pc, ip, sp, lsl #17
   1bb64:	andsvs	pc, r0, sp, lsl #17
   1bb68:			; <UNDEFINED> instruction: 0xf04fe738
   1bb6c:	ldrls	r0, [r4], -r0, lsl #6
   1bb70:	subscc	pc, r4, sp, lsl #17
   1bb74:	subvs	pc, r8, sp, lsl #17
   1bb78:	stmdals	r5, {r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
   1bb7c:	stc	7, cr15, [r2], #-924	; 0xfffffc64
   1bb80:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1bb84:	andsvs	pc, r0, sp, lsl #17
   1bb88:	andscc	pc, ip, sp, lsl #17
   1bb8c:	str	r9, [r5, -r6]!
   1bb90:			; <UNDEFINED> instruction: 0xf7e79813
   1bb94:			; <UNDEFINED> instruction: 0xf04fec18
   1bb98:			; <UNDEFINED> instruction: 0xf88d0300
   1bb9c:			; <UNDEFINED> instruction: 0xf88d6048
   1bba0:	andsls	r3, r4, r4, asr r0
   1bba4:			; <UNDEFINED> instruction: 0xf7e7e7c2
   1bba8:	vstrcc	d14, [r1, #-984]	; 0xfffffc28
   1bbac:	strtmi	r1, [r5], #-3703	; 0xfffff189
   1bbb0:	ldrdls	pc, [r0], -r0
   1bbb4:	bne	d13bd8 <pclose@plt+0xd105c8>
   1bbb8:	movwcs	fp, #7960	; 0x1f18
   1bbbc:	svclt	0x00082e00
   1bbc0:	ldmiblt	fp, {r0, r8, r9, sp}^
   1bbc4:	stmdavc	r6!, {r0, sl, ip, sp}
   1bbc8:			; <UNDEFINED> instruction: 0xf886fa0f
   1bbcc:	andscc	pc, r8, r9, lsr r8	; <UNPREDICTABLE>
   1bbd0:	strle	r0, [r4, #-1498]	; 0xfffffa26
   1bbd4:	bl	feed9b78 <pclose@plt+0xfeed6568>
   1bbd8:			; <UNDEFINED> instruction: 0xf8136803
   1bbdc:			; <UNDEFINED> instruction: 0xf8176028
   1bbe0:	blx	3df7ec <pclose@plt+0x3dc1dc>
   1bbe4:			; <UNDEFINED> instruction: 0xf839f880
   1bbe8:	ldrbeq	r3, [fp, #24]
   1bbec:			; <UNDEFINED> instruction: 0xf7e7d504
   1bbf0:	stmdavs	r3, {r1, r2, r3, r5, r7, r8, r9, fp, sp, lr, pc}
   1bbf4:	eoreq	pc, r8, r3, lsl r8	; <UNPREDICTABLE>
   1bbf8:	bicsle	r4, ip, ip, lsr #5
   1bbfc:			; <UNDEFINED> instruction: 0xe6a41a30
   1bc00:	adcshi	pc, r3, r0, lsl #1
   1bc04:	b	fefd9ba8 <pclose@plt+0xfefd6598>
   1bc08:	ldcle	8, cr2, [r0, #-0]
   1bc0c:	ldr	r2, [ip], r1
   1bc10:			; <UNDEFINED> instruction: 0xf7e74648
   1bc14:	stmdacs	r0, {r2, r5, r7, r9, fp, sp, lr, pc}
   1bc18:	adcshi	pc, sl, r0
   1bc1c:			; <UNDEFINED> instruction: 0xf88d2301
   1bc20:			; <UNDEFINED> instruction: 0xf7e7303c
   1bc24:			; <UNDEFINED> instruction: 0x4601eb34
   1bc28:			; <UNDEFINED> instruction: 0xf0004620
   1bc2c:			; <UNDEFINED> instruction: 0x4621f8dd
   1bc30:	strmi	r4, [r2], -fp, asr #12
   1bc34:			; <UNDEFINED> instruction: 0xf000a816
   1bc38:			; <UNDEFINED> instruction: 0x1cc1f9db
   1bc3c:	ldmdale	r6, {r2, r4, ip, pc}
   1bc40:	ldrsbge	pc, [r8], #-141	; 0xffffff73	; <UNPREDICTABLE>
   1bc44:	blls	50a1cc <pclose@plt+0x506bbc>
   1bc48:	andsls	r2, r4, #268435456	; 0x10000000
   1bc4c:	blcs	39cc0 <pclose@plt+0x366b0>
   1bc50:	adchi	pc, r9, r0, asr #32
   1bc54:	ldrsbge	pc, [r8], #-141	; 0xffffff73	; <UNPREDICTABLE>
   1bc58:	svceq	0x0000f1ba
   1bc5c:	adchi	pc, ip, r0, asr #32
   1bc60:			; <UNDEFINED> instruction: 0xf88d2201
   1bc64:			; <UNDEFINED> instruction: 0xf1ba2054
   1bc68:			; <UNDEFINED> instruction: 0xf43f0f00
   1bc6c:			; <UNDEFINED> instruction: 0xf04fae6d
   1bc70:			; <UNDEFINED> instruction: 0xe66a30ff
   1bc74:	mulscc	r0, sp, r8
   1bc78:			; <UNDEFINED> instruction: 0xf89db9cb
   1bc7c:	stcls	0, cr3, [r5], {4}
   1bc80:	teqle	fp, r0, lsl #22
   1bc84:	stmdavc	r3!, {r0, r4, r6, r9, fp, lr}
   1bc88:			; <UNDEFINED> instruction: 0xf00358b9
   1bc8c:	ldmdbeq	fp, {r0, r1, r2, r3, r4, r9}^
   1bc90:	eorcc	pc, r3, r1, asr r8	; <UNPREDICTABLE>
   1bc94:			; <UNDEFINED> instruction: 0x07de40d3
   1bc98:	andcs	sp, r1, #40, 10	; 0xa000000
   1bc9c:	stmdavc	r4!, {r1, r2, r9, ip, pc}
   1bca0:	andscs	pc, ip, sp, lsl #17
   1bca4:	andscs	pc, r0, sp, lsl #17
   1bca8:	cfstrscs	mvf9, [r0], {8}
   1bcac:			; <UNDEFINED> instruction: 0xf89dd1ae
   1bcb0:	blcs	27dd8 <pclose@plt+0x247c8>
   1bcb4:			; <UNDEFINED> instruction: 0xf89dd160
   1bcb8:	ldcls	0, cr3, [r3], {60}	; 0x3c
   1bcbc:	lslsle	r2, r0, #22
   1bcc0:	stmdavc	r3!, {r1, r6, r9, fp, lr}
   1bcc4:			; <UNDEFINED> instruction: 0xf00358b9
   1bcc8:	ldmdbeq	fp, {r0, r1, r2, r3, r4, r9}^
   1bccc:	eorcc	pc, r3, r1, asr r8	; <UNPREDICTABLE>
   1bcd0:			; <UNDEFINED> instruction: 0x07d840d3
   1bcd4:	andcs	sp, r1, #156, 10	; 0x27000000
   1bcd8:	stmdavc	r3!, {r2, r4, r9, ip, pc}
   1bcdc:	subscs	pc, r4, sp, lsl #17
   1bce0:	tstls	r6, #161480704	; 0x9a00000
   1bce4:	svceq	0x0000f1ba
   1bce8:	strt	sp, [sp], -r1, asr #3
   1bcec:			; <UNDEFINED> instruction: 0xf7e74640
   1bcf0:	stmdacs	r0, {r1, r2, r4, r5, r9, fp, sp, lr, pc}
   1bcf4:	movwcs	sp, #4172	; 0x104c
   1bcf8:	andcc	pc, r4, sp, lsl #17
   1bcfc:	b	ff1d9ca0 <pclose@plt+0xff1d6690>
   1bd00:	strtmi	r4, [r0], -r1, lsl #12
   1bd04:			; <UNDEFINED> instruction: 0xf870f000
   1bd08:	strtmi	r4, [r1], -r3, asr #12
   1bd0c:	stmdage	r8, {r1, r9, sl, lr}
   1bd10:			; <UNDEFINED> instruction: 0xf96ef000
   1bd14:	andls	r1, r6, r5, asr #24
   1bd18:	svcge	0x0078f43f
   1bd1c:			; <UNDEFINED> instruction: 0xf43f1c84
   1bd20:	stcls	15, cr10, [r8], {117}	; 0x75
   1bd24:	blls	18a22c <pclose@plt+0x186c1c>
   1bd28:	andls	r2, r6, #268435456	; 0x10000000
   1bd2c:	blcs	39da0 <pclose@plt+0x36790>
   1bd30:	stflsd	f5, [r8], {57}	; 0x39
   1bd34:	teqle	pc, r0, lsl #24
   1bd38:	strcs	r4, [r1, #-1600]	; 0xfffff9c0
   1bd3c:	andspl	pc, ip, sp, lsl #17
   1bd40:	b	359ce4 <pclose@plt+0x3566d4>
   1bd44:	andspl	pc, r0, sp, lsl #17
   1bd48:	adcle	r2, lr, r0, lsl #16
   1bd4c:			; <UNDEFINED> instruction: 0xf88d2300
   1bd50:	str	r3, [sl, r4]!
   1bd54:	mulscc	r0, sp, r8
   1bd58:	addle	r2, lr, r0, lsl #22
   1bd5c:	mulscc	ip, sp, r8
   1bd60:			; <UNDEFINED> instruction: 0xf43f2b00
   1bd64:	stcls	15, cr10, [r8], {83}	; 0x53
   1bd68:			; <UNDEFINED> instruction: 0x461ae79f
   1bd6c:	b	2d9d10 <pclose@plt+0x2d6700>
   1bd70:			; <UNDEFINED> instruction: 0xf6bf2800
   1bd74:	ldrb	sl, [sl, -fp, asr #30]!
   1bd78:			; <UNDEFINED> instruction: 0x3054f89d
   1bd7c:	ldrsbge	pc, [r8], #-141	; 0xffffff73	; <UNPREDICTABLE>
   1bd80:			; <UNDEFINED> instruction: 0xf43f2b00
   1bd84:			; <UNDEFINED> instruction: 0xf1baaf74
   1bd88:			; <UNDEFINED> instruction: 0xf47f0f00
   1bd8c:	ldrb	sl, [fp, #3952]	; 0xf70
   1bd90:	addscs	r4, r6, #15360	; 0x3c00
   1bd94:	ldmdami	r0, {r0, r1, r2, r3, r8, fp, lr}
   1bd98:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   1bd9c:			; <UNDEFINED> instruction: 0xf7e74478
   1bda0:			; <UNDEFINED> instruction: 0xf7e7ec2c
   1bda4:	blmi	3965ec <pclose@plt+0x392fdc>
   1bda8:	stmdbmi	sp, {r1, r4, r5, r7, r9, sp}
   1bdac:	ldrbtmi	r4, [fp], #-2061	; 0xfffff7f3
   1bdb0:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   1bdb4:	stc	7, cr15, [r0], #-924	; 0xfffffc64
   1bdb8:	ldc2	7, cr15, [ip, #1020]	; 0x3fc
   1bdbc:	andeq	r0, r2, lr, lsr r3
   1bdc0:	andeq	r0, r0, r0, ror #4
   1bdc4:	andeq	r0, r2, ip, lsr #6
   1bdc8:	andeq	r0, r2, r6, lsl r3
   1bdcc:	andeq	r0, r0, ip, asr #4
   1bdd0:			; <UNDEFINED> instruction: 0x0000ecb0
   1bdd4:	andeq	lr, r0, sl, ror ip
   1bdd8:	andeq	r9, r0, r0, lsr fp
   1bddc:	muleq	r0, sl, ip
   1bde0:	andeq	lr, r0, r4, ror #24
   1bde4:	andeq	r9, r0, r2, lsr fp
   1bde8:			; <UNDEFINED> instruction: 0x460cb538
   1bdec:	tstcs	r0, r2, lsr #12
   1bdf0:			; <UNDEFINED> instruction: 0xf7e74605
   1bdf4:	tstlt	r0, ip, ror #22
   1bdf8:	andcc	r1, r1, r0, asr #22
   1bdfc:			; <UNDEFINED> instruction: 0x4620bd38
   1be00:	svclt	0x0000bd38
   1be04:			; <UNDEFINED> instruction: 0x4604b510
   1be08:	b	1f59dac <pclose@plt+0x1f5679c>
   1be0c:	svclt	0x00183c00
   1be10:	stmdacs	r0, {r0, sl, sp}
   1be14:	strcs	fp, [r0], #-3864	; 0xfffff0e8
   1be18:	vldrlt.16	s22, [r0, #-8]	; <UNPREDICTABLE>
   1be1c:			; <UNDEFINED> instruction: 0xf8caf000
   1be20:	stmdami	r0, {r0, r2, r3, r5, r8, fp, sp, lr, pc}
   1be24:			; <UNDEFINED> instruction: 0xbc01fba0
   1be28:	movweq	pc, #444	; 0x1bc	; <UNPREDICTABLE>
   1be2c:	movwcs	fp, #7960	; 0x1f18
   1be30:	svceq	0x0000f1bb
   1be34:	stmdblt	fp!, {r1, r2, r8, r9, fp, ip, lr, pc}
   1be38:			; <UNDEFINED> instruction: 0xf000fb01
   1be3c:	stmdami	r0, {r0, r2, r3, r4, r5, r7, fp, sp, lr, pc}
   1be40:	svclt	0x00e0f7ff
   1be44:			; <UNDEFINED> instruction: 0xf8b6f000
   1be48:	svclt	0x00dcf7ff
   1be4c:	ldrlt	r1, [r0, #-3587]	; 0xfffff1fd
   1be50:	movwcs	fp, #7960	; 0x1f18
   1be54:	svclt	0x00182900
   1be58:	ldmdblt	r3, {r8, r9, sp}^
   1be5c:			; <UNDEFINED> instruction: 0xf7e7460c
   1be60:			; <UNDEFINED> instruction: 0x1e21e9be
   1be64:	tstcs	r1, r8, lsl pc
   1be68:	svclt	0x00182800
   1be6c:	stmdblt	r1!, {r8, sp}
   1be70:			; <UNDEFINED> instruction: 0xf7e7bd10
   1be74:	andcs	lr, r0, sl, asr r9
   1be78:			; <UNDEFINED> instruction: 0xf000bd10
   1be7c:	svclt	0x0000f89b
   1be80:	blx	fe88936a <pclose@plt+0xfe885d5a>
   1be84:	cfsh64ne	mvdx4, mvdx11, #2
   1be88:	movwcs	fp, #7960	; 0x1f18
   1be8c:	blle	1a6e94 <pclose@plt+0x1a3884>
   1be90:	blx	ca346 <pclose@plt+0xc6d36>
   1be94:	pop	{r0, r8, ip, sp, lr, pc}
   1be98:			; <UNDEFINED> instruction: 0xf7ff4038
   1be9c:			; <UNDEFINED> instruction: 0xf000bfd7
   1bea0:	svclt	0x0000f889
   1bea4:			; <UNDEFINED> instruction: 0x460fb5f8
   1bea8:	ldrmi	r6, [r5], -ip, lsl #16
   1beac:	orrslt	r4, r8, r6, lsl #12
   1beb0:	subspl	pc, r4, r5, asr #4
   1beb4:	vmov.i32	d20, #1358954496	; 0x51000000
   1beb8:			; <UNDEFINED> instruction: 0xf0095055
   1bebc:	adcmi	pc, r0, #2441216	; 0x254000
   1bec0:			; <UNDEFINED> instruction: 0x1c63d914
   1bec4:	ldrbeq	lr, [r4], #-2819	; 0xfffff4fd
   1bec8:			; <UNDEFINED> instruction: 0xf104fb05
   1becc:	eorsvs	r4, ip, r0, lsr r6
   1bed0:	ldrhtmi	lr, [r8], #141	; 0x8d
   1bed4:	svclt	0x00baf7ff
   1bed8:	blx	fe948432 <pclose@plt+0xfe944e22>
   1bedc:	cdpne	2, 1, cr1, cr3, cr5, {0}
   1bee0:	movwcs	fp, #7960	; 0x1f18
   1bee4:	blle	662ec <pclose@plt+0x62cdc>
   1bee8:	rscle	r2, sp, r0, lsl #22
   1beec:			; <UNDEFINED> instruction: 0xf862f000
   1bef0:	subcs	r4, r0, r1, lsl r6
   1bef4:			; <UNDEFINED> instruction: 0xf978f009
   1bef8:	svclt	0x00942d40
   1befc:	mcrrne	6, 0, r4, r4, cr4
   1bf00:	svclt	0x0000e7eb
   1bf04:	strmi	fp, [fp], -r8, lsl #10
   1bf08:	cmnlt	r8, r9, lsl #16
   1bf0c:	subspl	pc, r4, #1342177284	; 0x50000004
   1bf10:	subspl	pc, r5, #1342177292	; 0x5000000c
   1bf14:	andsle	r4, r0, #268435465	; 0x10000009
   1bf18:	bl	a3048 <pclose@plt+0x9fa38>
   1bf1c:	andsvs	r0, r9, r1, asr r1
   1bf20:			; <UNDEFINED> instruction: 0x4008e8bd
   1bf24:	svclt	0x0092f7ff
   1bf28:	tstle	r5, r0, lsl #18
   1bf2c:	andsvs	r2, r9, r0, asr #2
   1bf30:			; <UNDEFINED> instruction: 0x4008e8bd
   1bf34:	svclt	0x008af7ff
   1bf38:			; <UNDEFINED> instruction: 0xf000daf1
   1bf3c:	svclt	0x0000f83b
   1bf40:	addlt	fp, r3, r0, lsl #10
   1bf44:			; <UNDEFINED> instruction: 0xf7ff9001
   1bf48:	bls	9bcc4 <pclose@plt+0x986b4>
   1bf4c:	andlt	r2, r3, r0, lsl #2
   1bf50:	bl	15a0cc <pclose@plt+0x156abc>
   1bf54:	blt	fe059ef8 <pclose@plt+0xfe0568e8>
   1bf58:	stmdami	r0, {r0, r2, r3, r5, r8, fp, sp, lr, pc}
   1bf5c:			; <UNDEFINED> instruction: 0xbc01fba0
   1bf60:	movweq	pc, #444	; 0x1bc	; <UNPREDICTABLE>
   1bf64:	movwcs	fp, #7960	; 0x1f18
   1bf68:	svceq	0x0000f1bb
   1bf6c:	stmdblt	r3!, {r0, r2, r8, r9, fp, ip, lr, pc}
   1bf70:	ldmda	ip!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1bf74:	pop	{r3, r8, ip, sp, pc}
   1bf78:			; <UNDEFINED> instruction: 0xf0008800
   1bf7c:	svclt	0x0000f81b
   1bf80:	addlt	fp, r3, r0, lsl #10
   1bf84:	strmi	r9, [r8], -r1
   1bf88:			; <UNDEFINED> instruction: 0xf7ff9100
   1bf8c:	ldmib	sp, {r0, r1, r3, r4, r5, r8, r9, sl, fp, ip, sp, lr, pc}^
   1bf90:	andlt	r2, r3, r0, lsl #2
   1bf94:	bl	15a110 <pclose@plt+0x156b00>
   1bf98:	ldmlt	r2, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1bf9c:			; <UNDEFINED> instruction: 0x4604b510
   1bfa0:	b	459f44 <pclose@plt+0x456934>
   1bfa4:	strtmi	r4, [r0], -r1, lsl #12
   1bfa8:	pop	{r0, r8, ip, sp}
   1bfac:			; <UNDEFINED> instruction: 0xf7ff4010
   1bfb0:	svclt	0x0000bfe7
   1bfb4:	andcs	fp, r5, #8, 10	; 0x2000000
   1bfb8:	andcs	r4, r0, r9, lsl #22
   1bfbc:	ldrbtmi	r4, [fp], #-3081	; 0xfffff3f7
   1bfc0:	ldmdbpl	fp, {r0, r3, r8, fp, lr}
   1bfc4:	ldmdavs	ip, {r0, r3, r4, r5, r6, sl, lr}
   1bfc8:	ldm	r6!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1bfcc:	tstcs	r0, r7, lsl #20
   1bfd0:			; <UNDEFINED> instruction: 0x4603447a
   1bfd4:			; <UNDEFINED> instruction: 0xf7e74620
   1bfd8:			; <UNDEFINED> instruction: 0xf7e7e978
   1bfdc:	svclt	0x0000eaf6
   1bfe0:	andeq	pc, r1, sl, lsr #25
   1bfe4:	andeq	r0, r0, ip, lsr r3
   1bfe8:	muleq	r0, r8, sl
   1bfec:	andeq	r9, r0, ip, ror #20
   1bff0:			; <UNDEFINED> instruction: 0x460fb5f0
   1bff4:			; <UNDEFINED> instruction: 0x46164916
   1bff8:	addlt	r4, r3, r6, lsl sl
   1bffc:			; <UNDEFINED> instruction: 0x466c4479
   1c000:	ldmdavs	r2, {r1, r3, r7, fp, ip, lr}
   1c004:			; <UNDEFINED> instruction: 0xf04f9201
   1c008:	mrslt	r0, R8_usr
   1c00c:	ldrtmi	r4, [r2], -r4, lsl #12
   1c010:			; <UNDEFINED> instruction: 0x46204639
   1c014:	ldmdb	r2, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1c018:	svclt	0x00182e00
   1c01c:	svceq	0x0003f110
   1c020:	stmdale	sl, {r0, r2, r9, sl, lr}
   1c024:	blmi	2ee85c <pclose@plt+0x2eb24c>
   1c028:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1c02c:	blls	7609c <pclose@plt+0x72a8c>
   1c030:	qaddle	r4, sl, fp
   1c034:	andlt	r4, r3, r8, lsr #12
   1c038:	strdcs	fp, [r0], -r0
   1c03c:			; <UNDEFINED> instruction: 0xf8baf009
   1c040:	mvnle	r2, r0, lsl #16
   1c044:	strcs	r7, [r1, #-2107]	; 0xfffff7c5
   1c048:	strb	r6, [fp, r3, lsr #32]!
   1c04c:	ldm	sl!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1c050:	andeq	pc, r1, ip, ror #24
   1c054:	andeq	r0, r0, r0, ror #4
   1c058:	andeq	pc, r1, r0, asr #24
   1c05c:			; <UNDEFINED> instruction: 0xf381fab1
   1c060:	stmdacs	r0, {r0, r1, r3, r4, r6, r8, fp}
   1c064:	sadd16mi	fp, sl, r4
   1c068:	stmiblt	sl!, {r0, r9, sp}
   1c06c:	ldrtlt	r6, [r0], #-2115	; 0xfffff7bd
   1c070:	adcmi	r6, r3, #76, 16	; 0x4c0000
   1c074:	ldrmi	sp, [r0], -sl
   1c078:			; <UNDEFINED> instruction: 0x4770bc30
   1c07c:	stmvs	ip, {r0, r2, r7, fp, sp, lr}
   1c080:	eorpl	pc, r3, r5, asr r8	; <UNPREDICTABLE>
   1c084:	eormi	pc, r3, r4, asr r8	; <UNPREDICTABLE>
   1c088:	mvnsle	r4, r5, lsr #5
   1c08c:	ldrble	r3, [r5, #2817]!	; 0xb01
   1c090:	ldrmi	r2, [r0], -r1, lsl #4
   1c094:			; <UNDEFINED> instruction: 0x4770bc30
   1c098:	ldrmi	r2, [r0], -r0, lsl #4
   1c09c:	svclt	0x00004770
   1c0a0:	ldrbtlt	r6, [r0], #-2699	; 0xfffff575
   1c0a4:	blvs	fe32d8c0 <pclose@plt+0xfe32a2b0>
   1c0a8:	svclt	0x00de429c
   1c0ac:	andcs	r2, r0, r2, lsl #6
   1c0b0:	ldfles	f7, [r8, #-172]	; 0xffffff54
   1c0b4:	stcvs	8, cr6, [lr, #-288]	; 0xfffffee0
   1c0b8:	cdpcs	12, 0, cr5, cr1, cr4, {6}
   1c0bc:	stcle	0, cr7, [r7, #-176]	; 0xffffff50
   1c0c0:	adcsmi	r6, r3, #3375104	; 0x338000
   1c0c4:	stmvs	lr, {r2, ip, lr, pc}
   1c0c8:	eorvs	pc, r3, r6, asr r8	; <UNPREDICTABLE>
   1c0cc:	andsle	r3, r2, r1, lsl #12
   1c0d0:	andle	r2, sl, ip, asr ip
   1c0d4:	andsle	r2, sl, fp, asr ip
   1c0d8:	eorle	r2, pc, sp, asr ip	; <UNPREDICTABLE>
   1c0dc:	tstle	pc, lr, asr ip	; <UNPREDICTABLE>
   1c0e0:	tstcs	r9, #1
   1c0e4:	ldflte	f7, [r0], #-172	; 0xffffff54
   1c0e8:			; <UNDEFINED> instruction: 0x07d24770
   1c0ec:	blvs	2d1500 <pclose@plt+0x2cdef0>
   1c0f0:	addsmi	r3, r3, #67108864	; 0x4000000
   1c0f4:	movwcs	sp, #6951	; 0x1b27
   1c0f8:	ldrmi	r7, [r8], -fp, lsr #2
   1c0fc:			; <UNDEFINED> instruction: 0x4770bc70
   1c100:	mvnsle	r2, sp, lsr #24
   1c104:	andcs	r2, r1, r6, lsl r3
   1c108:	ldflte	f7, [r0], #-172	; 0xffffff54
   1c10c:	blvs	26ded4 <pclose@plt+0x26a8c4>
   1c110:	addmi	r1, ip, #92, 24	; 0x5c00
   1c114:	strmi	sp, [r3], #-2572	; 0xfffff5f4
   1c118:	blcs	eba28c <pclose@plt+0xeb6c7c>
   1c11c:	andsle	r7, sp, fp, lsr #32
   1c120:	andsle	r2, r7, sp, lsr fp
   1c124:	svclt	0x00022b2e
   1c128:	andcs	r2, r2, sl, lsl r3
   1c12c:	sbcsle	r7, sl, fp, lsr #2
   1c130:	subscs	r2, fp, #67108864	; 0x4000000
   1c134:			; <UNDEFINED> instruction: 0x712b4618
   1c138:	ldrb	r7, [r4, sl, lsr #32]
   1c13c:	andcs	r2, r1, r5, lsl r3
   1c140:	ldflte	f7, [r0], #-172	; 0xffffff54
   1c144:	addvs	r4, fp, #112, 14	; 0x1c00000
   1c148:	sfmpl	f2, 2, [r3], {1}
   1c14c:			; <UNDEFINED> instruction: 0x712a4610
   1c150:	strb	r7, [r8, fp, lsr #32]
   1c154:	andcs	r2, r2, ip, lsl r3
   1c158:	strb	r7, [r4, fp, lsr #2]
   1c15c:	strble	r0, [r7, #1875]!	; 0x753
   1c160:	andcs	r2, r2, lr, lsl r3
   1c164:	ldr	r7, [lr, fp, lsr #2]!
   1c168:	blcs	47b99c <pclose@plt+0x47838c>
   1c16c:	stmdbvs	fp, {r1, r2, r8, ip, lr, pc}^
   1c170:	svclt	0x00024298
   1c174:			; <UNDEFINED> instruction: 0xf0437e8b
   1c178:	strvc	r0, [fp], r8, lsl #6
   1c17c:	ldrbmi	r2, [r0, -r0]!
   1c180:	svcmi	0x00f0e92d
   1c184:			; <UNDEFINED> instruction: 0xf8d94681
   1c188:	addlt	sl, fp, r4, asr r0
   1c18c:			; <UNDEFINED> instruction: 0xf04f4618
   1c190:	movwls	r0, #26636	; 0x680c
   1c194:			; <UNDEFINED> instruction: 0xf8da468b
   1c198:			; <UNDEFINED> instruction: 0x46173018
   1c19c:	stmdacc	r0, {r3, r8, r9, fp, ip, sp, lr, pc}
   1c1a0:	ldrdne	pc, [r4], -r8
   1c1a4:			; <UNDEFINED> instruction: 0xdd7c2900
   1c1a8:	tstcs	r4, #20, 16	; 0x140000
   1c1ac:	strcs	r2, [r0], #-513	; 0xfffffdff
   1c1b0:	movwcc	pc, #15104	; 0x3b00	; <UNPREDICTABLE>
   1c1b4:	blx	c0dd8 <pclose@plt+0xbd7c8>
   1c1b8:	movwls	pc, #13063	; 0x3307	; <UNPREDICTABLE>
   1c1bc:	addslt	r4, fp, #1811939331	; 0x6c000003
   1c1c0:	and	r9, r4, r4, lsl #6
   1c1c4:	eorle	r2, r6, r4, lsl #22
   1c1c8:	adcmi	r3, r1, #16777216	; 0x1000000
   1c1cc:			; <UNDEFINED> instruction: 0xf8d8dd69
   1c1d0:			; <UNDEFINED> instruction: 0xf8da3008
   1c1d4:			; <UNDEFINED> instruction: 0xf8532000
   1c1d8:	bl	b0270 <pclose@plt+0xacc60>
   1c1dc:	ldmdbvc	fp, {r0, r2, r6, r7, r8, r9}
   1c1e0:	andle	r2, ip, r8, lsl #22
   1c1e4:	mvnle	r2, r9, lsl #22
   1c1e8:	svceq	0x0002f01b
   1c1ec:			; <UNDEFINED> instruction: 0xf852d0ec
   1c1f0:	adcsmi	r3, fp, #53	; 0x35
   1c1f4:	andcs	sp, r0, r8, ror #3
   1c1f8:	pop	{r0, r1, r3, ip, sp, pc}
   1c1fc:			; <UNDEFINED> instruction: 0xf01b8ff0
   1c200:	rscle	r0, r1, r1, lsl #30
   1c204:	eorscc	pc, r5, r2, asr r8	; <UNPREDICTABLE>
   1c208:	ldrhle	r4, [sp, #43]	; 0x2b
   1c20c:	rscscc	pc, pc, pc, asr #32
   1c210:	pop	{r0, r1, r3, ip, sp, pc}
   1c214:	blls	5401dc <pclose@plt+0x53cbcc>
   1c218:	sbcsle	r3, r5, r1, lsl #6
   1c21c:	stmib	sp, {r2, r3, r8, r9, sp}^
   1c220:	blx	fd24a <pclose@plt+0xf9c3a>
   1c224:			; <UNDEFINED> instruction: 0xf8ddf305
   1c228:	bls	1fc290 <pclose@plt+0x1f8c80>
   1c22c:	ldrsbtvs	pc, [r4], #-137	; 0xffffff77	; <UNPREDICTABLE>
   1c230:			; <UNDEFINED> instruction: 0xf00b4416
   1c234:	movwls	r0, #8706	; 0x2202
   1c238:			; <UNDEFINED> instruction: 0xf8569205
   1c23c:			; <UNDEFINED> instruction: 0x463a3c14
   1c240:			; <UNDEFINED> instruction: 0x46484659
   1c244:			; <UNDEFINED> instruction: 0xd12042ab
   1c248:	stcle	15, cr2, [r4], {31}
   1c24c:	stccc	8, cr15, [r2], {54}	; 0x36
   1c250:	eormi	r9, r3, #768	; 0x300
   1c254:			; <UNDEFINED> instruction: 0xf8dad019
   1c258:	stcls	0, cr3, [r2], {20}
   1c25c:	ldmvs	fp, {r0, r1, r5, sl, lr}
   1c260:	ldrmi	r6, [r8, #2075]	; 0x81b
   1c264:	ldcls	0, cr13, [r4], {34}	; 0x22
   1c268:			; <UNDEFINED> instruction: 0xf7ff9400
   1c26c:	mcrrne	15, 8, pc, r3, cr9	; <UNPREDICTABLE>
   1c270:	ldmdblt	r0, {r2, r3, r6, r7, ip, lr, pc}
   1c274:	blcs	42e90 <pclose@plt+0x3f880>
   1c278:	svccs	0x001fd1bd
   1c27c:			; <UNDEFINED> instruction: 0xf836bfdf
   1c280:	bls	12b290 <pclose@plt+0x127c80>
   1c284:			; <UNDEFINED> instruction: 0xf8264013
   1c288:			; <UNDEFINED> instruction: 0xf8163c02
   1c28c:	ldrcc	r3, [r4], -r4, lsl #24
   1c290:	bicsle	r2, r2, r0, lsl #22
   1c294:	strhi	lr, [r8], #-2525	; 0xfffff623
   1c298:			; <UNDEFINED> instruction: 0xf8d83401
   1c29c:	adcmi	r1, r1, #4
   1c2a0:	b	14134fc <pclose@plt+0x140feec>
   1c2a4:	andlt	r0, fp, fp, rrx
   1c2a8:	svchi	0x00f0e8bd
   1c2ac:	andeq	pc, r0, fp, asr #6
   1c2b0:	pop	{r0, r1, r3, ip, sp, pc}
   1c2b4:	svclt	0x00008ff0
   1c2b8:			; <UNDEFINED> instruction: 0x2614b4f0
   1c2bc:	stcls	15, cr6, [r4], {69}	; 0x45
   1c2c0:	blx	1c3ede <pclose@plt+0x1c08ce>
   1c2c4:	stmvs	sp, {r0, r8, ip, lr}
   1c2c8:	lfmle	f4, 4, [r7], {165}	; 0xa5
   1c2cc:	adcmi	r6, r6, #13500416	; 0xce0000
   1c2d0:	blne	a92f1c <pclose@plt+0xa8f90c>
   1c2d4:	blx	fec6cd74 <pclose@plt+0xfec69764>
   1c2d8:	b	14188e4 <pclose@plt+0x14152d4>
   1c2dc:	andle	r1, r5, r1, asr r1
   1c2e0:	svclt	0x001842a5
   1c2e4:	andle	r2, r3, r0
   1c2e8:			; <UNDEFINED> instruction: 0x4770bcf0
   1c2ec:	tsteq	r2, r1, asr #32	; <UNPREDICTABLE>
   1c2f0:	ldcllt	7, cr9, [r0], #16
   1c2f4:	andcs	lr, r1, r4, asr #14
   1c2f8:			; <UNDEFINED> instruction: 0x4770bcf0
   1c2fc:	rscscc	pc, pc, pc, asr #32
   1c300:	svclt	0x0000e7f2
   1c304:			; <UNDEFINED> instruction: 0x460eb570
   1c308:			; <UNDEFINED> instruction: 0x46044615
   1c30c:	stmdacs	r0, {r6, fp, sp, lr}
   1c310:	stmiavs	r0!, {r0, r1, r3, r4, r5, r6, r7, r8, ip, lr, pc}
   1c314:	mvnsle	r2, r0, lsl #16
   1c318:	strtmi	r4, [r8], -r1, lsr #12
   1c31c:	stmdblt	r0!, {r4, r5, r7, r8, r9, sl, lr}^
   1c320:	cmplt	r3, r3, lsr #16
   1c324:	adcmi	r6, r0, #152, 16	; 0x980000
   1c328:	stmdacs	r0, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
   1c32c:	mvnle	r4, ip, lsl r6
   1c330:	strtmi	r4, [r8], -r1, lsr #12
   1c334:	stmdacs	r0, {r4, r5, r7, r8, r9, sl, lr}
   1c338:	ldcllt	0, cr13, [r0, #-968]!	; 0xfffffc38
   1c33c:			; <UNDEFINED> instruction: 0x4604b5f8
   1c340:			; <UNDEFINED> instruction: 0x460f4616
   1c344:			; <UNDEFINED> instruction: 0x46214630
   1c348:	ldmdblt	r8!, {r3, r4, r5, r7, r8, r9, sl, lr}
   1c34c:	teqlt	r3, r3, ror #16
   1c350:			; <UNDEFINED> instruction: 0x4621461c
   1c354:			; <UNDEFINED> instruction: 0x47b84630
   1c358:	rscsle	r2, r7, r0, lsl #16
   1c35c:	stmiavs	r5!, {r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
   1c360:	svclt	0x0018429d
   1c364:	strtmi	r2, [r3], -r0, lsl #26
   1c368:	stmdavs	r5!, {r0, r3, r8, ip, lr, pc}
   1c36c:	stccs	6, cr4, [r0, #-176]	; 0xffffff50
   1c370:	stmiavs	r5!, {r2, r4, r5, r6, r7, ip, lr, pc}
   1c374:	svclt	0x0018429d
   1c378:	strtmi	r2, [r3], -r0, lsl #26
   1c37c:			; <UNDEFINED> instruction: 0x462bd0f5
   1c380:			; <UNDEFINED> instruction: 0xe7e6461c
   1c384:	ldrlt	r6, [r0, #-3331]!	; 0xfffff2fd
   1c388:	addlt	r2, r3, r1, lsl #22
   1c38c:	strmi	r4, [sp], -r4, lsl #12
   1c390:			; <UNDEFINED> instruction: 0xf1b1dd11
   1c394:	andsle	r4, ip, #128, 30	; 0x200
   1c398:	stmvs	r0, {r0, r3, r7}
   1c39c:			; <UNDEFINED> instruction: 0xf7e69101
   1c3a0:	lslslt	lr, lr, pc
   1c3a4:	adcvs	r6, r0, r3, ror #17
   1c3a8:	stmdbls	r1, {r0, r1, r3, r5, r8, ip, sp, pc}
   1c3ac:			; <UNDEFINED> instruction: 0xf7e64618
   1c3b0:	cmnlt	r0, r6, lsl pc
   1c3b4:			; <UNDEFINED> instruction: 0xf89460e0
   1c3b8:	ldmdblt	fp, {r0, r1, r3, r6, ip, sp}
   1c3bc:	rsbvs	r2, r5, #0
   1c3c0:	ldclt	0, cr11, [r0, #-12]!
   1c3c4:	strtmi	r6, [r9], -r0, ror #16
   1c3c8:	svc	0x0008f7e6
   1c3cc:	rsbvs	fp, r0, r8, lsl #2
   1c3d0:	strdcs	lr, [ip], -r4
   1c3d4:	ldclt	0, cr11, [r0, #-12]!
   1c3d8:			; <UNDEFINED> instruction: 0x460db538
   1c3dc:	movwne	lr, #2512	; 0x9d0
   1c3e0:	stmvs	r2, {r2, r9, sl, lr}
   1c3e4:	mulle	r5, r9, r2
   1c3e8:	mrrcne	0, 0, r2, r9, cr1
   1c3ec:			; <UNDEFINED> instruction: 0xf8426061
   1c3f0:	ldclt	0, cr5, [r8, #-140]!	; 0xffffff74
   1c3f4:	ldrmi	r3, [r0], -r1, lsl #6
   1c3f8:	ldrsbeq	r0, [sl], #-9
   1c3fc:			; <UNDEFINED> instruction: 0xf7e66022
   1c400:	strmi	lr, [r2], -lr, ror #29
   1c404:	rscsle	r2, r4, r0, lsl #16
   1c408:	adcvs	r6, r0, r3, ror #16
   1c40c:	svclt	0x0000e7ec
   1c410:	ldrblt	r6, [r0, #-2051]!	; 0xfffff7fd
   1c414:	strmi	r4, [lr], -r4, lsl #12
   1c418:	ldmib	r0, {r0, r1, r6, r8, ip, sp, pc}^
   1c41c:	stmiblt	r1, {r0, ip}
   1c420:	andcs	r6, r1, r6
   1c424:	strmi	r6, [r3], #-2147	; 0xfffff79d
   1c428:	ldcllt	0, cr6, [r0, #-396]!	; 0xfffffe74
   1c42c:	andcs	r2, r4, r1, lsl #10
   1c430:	strpl	lr, [r0, #-2500]	; 0xfffff63c
   1c434:	svc	0x0066f7e6
   1c438:	cmnlt	r8, #160	; 0xa0
   1c43c:	strtmi	r6, [r8], -r6
   1c440:	addmi	fp, fp, #112, 26	; 0x1c00
   1c444:	stmdavs	r3, {r0, r1, r3, r5, ip, lr, pc}
   1c448:	adcsmi	r4, r3, #13631488	; 0xd00000
   1c44c:	stmdbcs	r0, {r0, r4, r8, sl, fp, ip, lr, pc}
   1c450:	bl	53878 <pclose@plt+0x50268>
   1c454:			; <UNDEFINED> instruction: 0xf8510181
   1c458:			; <UNDEFINED> instruction: 0xf8413c04
   1c45c:	addmi	r3, r1, #4, 18	; 0x10000
   1c460:	strcs	sp, [r0, #-505]	; 0xfffffe07
   1c464:	eorvs	pc, r5, r0, asr #16
   1c468:	stmdavs	r3!, {r0, sp}^
   1c46c:	rsbvs	r4, r3, r3, lsl #8
   1c470:			; <UNDEFINED> instruction: 0xf101bd70
   1c474:	blcc	6d27c <pclose@plt+0x69c6c>
   1c478:	eorcs	pc, r3, r0, asr r8	; <UNPREDICTABLE>
   1c47c:	addsmi	r0, r6, #155	; 0x9b
   1c480:	movwcc	sp, #19184	; 0x4af0
   1c484:			; <UNDEFINED> instruction: 0xf8434403
   1c488:	stmdbcc	r1, {r2, r8, fp, sp}
   1c48c:	stccs	8, cr15, [r4], {83}	; 0x53
   1c490:	adcsmi	r4, r2, #13631488	; 0xd00000
   1c494:			; <UNDEFINED> instruction: 0xe7e5dcf7
   1c498:	eorvs	r6, r0, r0, rrx
   1c49c:	subeq	fp, fp, r0, ror sp
   1c4a0:	eorvs	r0, r3, r9, asr #1
   1c4a4:	cdp	7, 9, cr15, cr10, cr6, {7}
   1c4a8:	adcsle	r2, lr, r0, lsl #16
   1c4ac:	adcvs	r6, r0, r1, ror #16
   1c4b0:	svclt	0x0000e7c9
   1c4b4:	mvnsmi	lr, #737280	; 0xb4000
   1c4b8:	stmvs	ip, {r3, r7, r9, sl, lr}
   1c4bc:			; <UNDEFINED> instruction: 0xf8484607
   1c4c0:			; <UNDEFINED> instruction: 0xf04f2b10
   1c4c4:	strmi	r0, [sp], -r0, lsl #18
   1c4c8:	adceq	r4, r0, r6, lsl r6
   1c4cc:	stmdbmi	r4, {r0, r6, r7, r8, fp, sp, lr, pc}
   1c4d0:	svc	0x0018f7e6
   1c4d4:			; <UNDEFINED> instruction: 0xb1a861a8
   1c4d8:	stcle	12, cr2, [r3], {-0}
   1c4dc:	stmiavs	fp!, {r0, r2, r4, sp, lr, pc}
   1c4e0:	cfldr32le	mvfx4, [r2, #-300]	; 0xfffffed4
   1c4e4:	ldmdavs	fp!, {r0, r3, r5, r6, r7, fp, sp, lr}
   1c4e8:	eorne	pc, r9, r1, asr r8	; <UNPREDICTABLE>
   1c4ec:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
   1c4f0:	biceq	lr, r1, #3072	; 0xc00
   1c4f4:			; <UNDEFINED> instruction: 0x071b791b
   1c4f8:			; <UNDEFINED> instruction: 0x4640d4f1
   1c4fc:			; <UNDEFINED> instruction: 0xff6cf7ff
   1c500:	mvnle	r2, r0, lsl #16
   1c504:	pop	{r2, r3, sp}
   1c508:	ldclvs	3, cr8, [fp], #-992	; 0xfffffc20
   1c50c:	bvs	f24d44 <pclose@plt+0xf21734>
   1c510:	blx	ac592 <pclose@plt+0xa8f82>
   1c514:	stmibne	r7!, {r1, r2, r9, sl, ip, sp, lr, pc}
   1c518:	ldmib	r7, {r0, r1, r5, r7, r8, fp, ip, lr}^
   1c51c:			; <UNDEFINED> instruction: 0xf1031201
   1c520:	addsmi	r0, r9, #65536	; 0x10000
   1c524:			; <UNDEFINED> instruction: 0xf844dd06
   1c528:	andcs	r8, r0, r6
   1c52c:	eorpl	pc, r3, r2, asr #16
   1c530:	mvnshi	lr, #12386304	; 0xbd0000
   1c534:	biceq	lr, r8, pc, asr #20
   1c538:			; <UNDEFINED> instruction: 0xf7e64610
   1c53c:	b	1417e84 <pclose@plt+0x1414874>
   1c540:	strmi	r0, [r2], -r8, asr #16
   1c544:	sbcsle	r2, sp, r0, lsl #16
   1c548:	stmib	r7, {r0, r1, r5, r7, r8, fp, ip, lr}^
   1c54c:			; <UNDEFINED> instruction: 0xf1038001
   1c550:	strb	r0, [r8, r1, lsl #16]!
   1c554:			; <UNDEFINED> instruction: 0x4605b570
   1c558:	blvs	f6e78 <pclose@plt+0xf3868>
   1c55c:	addsmi	r6, lr, #196, 18	; 0x310000
   1c560:	ldrmi	fp, [lr], -r8, lsr #31
   1c564:	lfmle	f4, 4, [r4, #-664]	; 0xfffffd68
   1c568:	cdp	7, 15, cr15, cr6, cr6, {7}
   1c56c:	stmibvs	r9!, {r0, r1, r3, r5, fp, sp, lr}
   1c570:	strtmi	r6, [r3], #-3114	; 0xfffff3d6
   1c574:	ldmdblt	r2, {r0, r1, r3, r4, r6, sl, fp, ip, lr}^
   1c578:	stmdavs	sl!, {r0, fp, sp, lr}^
   1c57c:	eorcc	pc, r3, r1, asr r8	; <UNPREDICTABLE>
   1c580:	strcc	r5, [r1], #-1299	; 0xfffffaed
   1c584:	mvnsle	r4, r6, lsr #5
   1c588:	strvs	lr, [r7], -r5, asr #19
   1c58c:	ldclpl	13, cr11, [r3], {112}	; 0x70
   1c590:			; <UNDEFINED> instruction: 0x4626e7f2
   1c594:	strvs	lr, [r7], -r5, asr #19
   1c598:	svclt	0x0000bd70
   1c59c:	blmi	136eed4 <pclose@plt+0x136b8c4>
   1c5a0:	push	{r1, r3, r4, r5, r6, sl, lr}
   1c5a4:			; <UNDEFINED> instruction: 0xb0974ff0
   1c5a8:			; <UNDEFINED> instruction: 0x460558d3
   1c5ac:	ldmdavs	fp, {r1, r6, r9, fp, sp, lr}
   1c5b0:			; <UNDEFINED> instruction: 0xf04f9315
   1c5b4:	blvs	dd1bc <pclose@plt+0xd9bac>
   1c5b8:	addsmi	r6, sl, #196, 18	; 0x310000
   1c5bc:	ldrmi	fp, [sl], -r8, lsr #31
   1c5c0:	lfmle	f4, 4, [r6, #-648]!	; 0xfffffd78
   1c5c4:	beq	4589cc <pclose@plt+0x4553bc>
   1c5c8:			; <UNDEFINED> instruction: 0xf10daf03
   1c5cc:			; <UNDEFINED> instruction: 0xf10d0908
   1c5d0:			; <UNDEFINED> instruction: 0x46900b14
   1c5d4:	ldrbtcc	pc, [pc], pc, asr #32	; <UNPREDICTABLE>
   1c5d8:	muleq	r3, sl, r8
   1c5dc:	andeq	lr, r4, #168, 22	; 0x2a000
   1c5e0:	stm	r7, {r0, r1, r3, r5, sl, fp, sp, lr}
   1c5e4:	blcs	1c5f8 <pclose@plt+0x18fe8>
   1c5e8:	stmibvs	fp!, {r0, r6, r8, ip, lr, pc}
   1c5ec:	strtmi	r6, [r3], #-2089	; 0xfffff7d7
   1c5f0:			; <UNDEFINED> instruction: 0x46534419
   1c5f4:			; <UNDEFINED> instruction: 0xf7ff4648
   1c5f8:	mcrne	12, 2, pc, cr3, cr11, {7}	; <UNPREDICTABLE>
   1c5fc:	movwcc	r4, #13826	; 0x3602
   1c600:	stcne	8, cr13, [r3], {36}	; 0x24
   1c604:			; <UNDEFINED> instruction: 0xf8ddbf18
   1c608:	subsle	ip, r0, r8
   1c60c:	stmiavs	fp!, {r5, r7, fp, ip}
   1c610:	adceq	r1, r2, r1, ror #24
   1c614:			; <UNDEFINED> instruction: 0xf8434281
   1c618:	ble	9cc6b0 <pclose@plt+0x9c90a0>
   1c61c:	bl	e3a68 <pclose@plt+0xe0458>
   1c620:	strmi	r0, [fp], #-640	; 0xfffffd80
   1c624:	blvs	15a738 <pclose@plt+0x157128>
   1c628:			; <UNDEFINED> instruction: 0xd1fb429a
   1c62c:	strmi	r4, [r0, #1540]!	; 0x604
   1c630:	bmi	a93980 <pclose@plt+0xa90370>
   1c634:	ldrbtmi	r4, [sl], #-2855	; 0xfffff4d9
   1c638:	strmi	lr, [r7], #-2501	; 0xfffff63b
   1c63c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1c640:	subsmi	r9, sl, r5, lsl fp
   1c644:	andslt	sp, r7, r1, asr #2
   1c648:	svchi	0x00f0e8bd
   1c64c:	stmibvs	sl!, {r0, r1, r3, r5, fp, sp, lr}
   1c650:	cfstrsvs	mvf4, [r9], #-140	; 0xffffff74
   1c654:	andgt	pc, r2, r3, lsl r8	; <UNPREDICTABLE>
   1c658:	andgt	pc, r8, sp, asr #17
   1c65c:	ldm	r7, {r0, r7, r8, r9, fp, ip, sp, pc}
   1c660:	andcs	r0, r1, #3
   1c664:	andeq	lr, r3, sl, lsl #17
   1c668:			; <UNDEFINED> instruction: 0x460ce7d0
   1c66c:	stcvs	7, cr14, [r9, #-892]!	; 0xfffffc84
   1c670:	vldrle.16	s4, [sl, #-0]	; <UNPREDICTABLE>
   1c674:	ldfeqd	f7, [r3], {13}
   1c678:	strls	r2, [r1, -r0]
   1c67c:	stcvs	0, cr14, [fp], #-0
   1c680:	stmdavs	r9!, {r0, r1, r2, r3, r5, r6, fp, sp, lr}
   1c684:	vmlaeq.f64	d14, d4, d7
   1c688:	strtmi	r6, [r1], #-2479	; 0xfffff651
   1c68c:	cfstrdpl	mvd4, [r9, #4]
   1c690:			; <UNDEFINED> instruction: 0xf80e5c59
   1c694:	andcc	r1, r1, r0
   1c698:			; <UNDEFINED> instruction: 0xf80c6d2b
   1c69c:	addsmi	r1, r3, #1, 30
   1c6a0:	ldrmi	fp, [r3], -r8, lsr #31
   1c6a4:	sfmle	f4, 2, [sl], #524	; 0x20c
   1c6a8:	ldrbmi	r9, [r9], -r1, lsl #30
   1c6ac:	bvs	1ad6538 <pclose@plt+0x1ad2f28>
   1c6b0:	addsmi	r6, sl, #44032	; 0xac00
   1c6b4:	ldm	r7, {r1, r3, r6, r7, r9, fp, ip, lr, pc}
   1c6b8:	stm	sl, {r0, r1}
   1c6bc:	ldr	r0, [r8, r3]!
   1c6c0:	andgt	pc, ip, r1, lsl r8	; <UNPREDICTABLE>
   1c6c4:	andgt	pc, r8, sp, asr #17
   1c6c8:			; <UNDEFINED> instruction: 0xf7e6e7c9
   1c6cc:	svclt	0x0000ed7c
   1c6d0:	andeq	pc, r1, r8, asr #13
   1c6d4:	andeq	r0, r0, r0, ror #4
   1c6d8:	andeq	pc, r1, r2, lsr r6	; <UNPREDICTABLE>
   1c6dc:	blmi	fffef2dc <pclose@plt+0xfffebccc>
   1c6e0:	bvs	106d8d0 <pclose@plt+0x106a2c0>
   1c6e4:	svcmi	0x00f0e92d
   1c6e8:	ldmpl	r3, {r0, r1, r3, r4, r7, ip, sp, pc}^
   1c6ec:	blvs	adf04 <pclose@plt+0xaa8f4>
   1c6f0:	tstls	r9, #1769472	; 0x1b0000
   1c6f4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1c6f8:	umaalcc	pc, sl, r0, r8	; <UNPREDICTABLE>
   1c6fc:	stmibvs	r5, {r0, r4, r7, r9, lr}^
   1c700:	ldrmi	fp, [r1], -r8, lsr #31
   1c704:	ldmdblt	r3, {r1, r3, r7, r9, sl, lr}
   1c708:	blcs	3771c <pclose@plt+0x3410c>
   1c70c:	bvs	9d08d4 <pclose@plt+0x9cd2c4>
   1c710:	cfstr32le	mvfx4, [lr], {170}	; 0xaa
   1c714:	mvnvs	r2, r0
   1c718:	bmi	ffc74fb8 <pclose@plt+0xffc719a8>
   1c71c:	ldrbtmi	r4, [sl], #-3055	; 0xfffff411
   1c720:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1c724:	subsmi	r9, sl, r9, lsl fp
   1c728:	bichi	pc, sp, r0, asr #32
   1c72c:	pop	{r0, r1, r3, r4, ip, sp, pc}
   1c730:	bl	feac06f8 <pclose@plt+0xfeabd0e8>
   1c734:			; <UNDEFINED> instruction: 0xf1040305
   1c738:			; <UNDEFINED> instruction: 0x46980b10
   1c73c:	movwls	sl, #15111	; 0x3b07
   1c740:	movwls	sl, #19206	; 0x4b06
   1c744:	muleq	r3, fp, r8
   1c748:			; <UNDEFINED> instruction: 0x6c239a03
   1c74c:	andeq	lr, r3, r2, lsl #17
   1c750:			; <UNDEFINED> instruction: 0xf0402b00
   1c754:	stmibvs	r3!, {r0, r2, r4, r5, r6, r7, pc}
   1c758:	ldrtmi	r6, [r3], #-2087	; 0xfffff7d9
   1c75c:			; <UNDEFINED> instruction: 0x4642441f
   1c760:	stmdals	r4, {r0, r1, r3, r4, r6, r9, sl, lr}
   1c764:			; <UNDEFINED> instruction: 0xf7ff4639
   1c768:	cdpne	12, 4, cr15, cr3, cr3, {2}
   1c76c:	movwcc	r9, #17153	; 0x4301
   1c770:	vmax.s8	d4, d16, d0
   1c774:			; <UNDEFINED> instruction: 0xf8dd810e
   1c778:	strls	r9, [r0, #-24]	; 0xffffffe8
   1c77c:			; <UNDEFINED> instruction: 0xf7e64648
   1c780:	strmi	lr, [r1, #3858]	; 0xf12
   1c784:			; <UNDEFINED> instruction: 0xf0004603
   1c788:			; <UNDEFINED> instruction: 0xf10d80fb
   1c78c:	bls	dec24 <pclose@plt+0xdb614>
   1c790:	andls	r4, r2, r1, lsl #12
   1c794:			; <UNDEFINED> instruction: 0xf7e64648
   1c798:	blls	d78a8 <pclose@plt+0xd4298>
   1c79c:	strmi	r4, [r2], -r0, lsl #11
   1c7a0:	msrhi	CPSR_fsx, r0, asr #32
   1c7a4:	strbmi	r6, [r9], -r0, ror #16
   1c7a8:	movwls	r4, #5698	; 0x1642
   1c7ac:			; <UNDEFINED> instruction: 0xf7e64428
   1c7b0:	blls	97ae0 <pclose@plt+0x944d0>
   1c7b4:	umaalcs	pc, ip, r4, r8	; <UNPREDICTABLE>
   1c7b8:			; <UNDEFINED> instruction: 0xf0402a00
   1c7bc:	bl	23cc04 <pclose@plt+0x2395f4>
   1c7c0:	stmdals	r0, {r1, r2, r8}
   1c7c4:	stmiavs	r2!, {r0, r8, sl, ip, sp}
   1c7c8:	strmi	r4, [r0], #1550	; 0x60e
   1c7cc:	b	13edce8 <pclose@plt+0x13ea6d8>
   1c7d0:			; <UNDEFINED> instruction: 0xf8420180
   1c7d4:	ble	fe6e885c <pclose@plt+0xfe6e524c>
   1c7d8:	bl	a3c0c <pclose@plt+0xa05fc>
   1c7dc:	ldrmi	r0, [r3], #-392	; 0xfffffe78
   1c7e0:	rscscc	pc, pc, #79	; 0x4f
   1c7e4:	blcs	15a8f8 <pclose@plt+0x1572e8>
   1c7e8:			; <UNDEFINED> instruction: 0xd1fb4299
   1c7ec:	str	r4, [pc, r5, asr #12]
   1c7f0:	umaalcc	pc, ip, r0, r8	; <UNPREDICTABLE>
   1c7f4:	orrle	r2, sl, r0, lsl #22
   1c7f8:	ble	182d234 <pclose@plt+0x1829c24>
   1c7fc:	bleq	458c04 <pclose@plt+0x4555f4>
   1c800:	ldrbcc	pc, [pc, pc, asr #32]!	; <UNPREDICTABLE>
   1c804:	tstls	r1, r7, lsl #22
   1c808:	blge	1c1410 <pclose@plt+0x1bde00>
   1c80c:	stmdavs	r6!, {r0, r2, r8, r9, ip, pc}
   1c810:			; <UNDEFINED> instruction: 0xf8d446a9
   1c814:	bl	1bc87c <pclose@plt+0x1b926c>
   1c818:			; <UNDEFINED> instruction: 0xf8130308
   1c81c:			; <UNDEFINED> instruction: 0xf01aa005
   1c820:	smlabble	r4, r0, pc, r0	; <UNPREDICTABLE>
   1c824:			; <UNDEFINED> instruction: 0xf7e64658
   1c828:	stmdacs	r0, {r1, r3, r4, r7, sl, fp, sp, lr, pc}
   1c82c:	ldm	fp, {r0, r2, r4, r6, r8, ip, lr, pc}
   1c830:	strtmi	r0, [r8], #3
   1c834:	blls	8303c <pclose@plt+0x7fa2c>
   1c838:	andeq	lr, r3, r2, lsl #17
   1c83c:	tsteq	r8, r6, lsl #22
   1c840:			; <UNDEFINED> instruction: 0x8014f8dd
   1c844:	beq	1976d8 <pclose@plt+0x1940c8>
   1c848:			; <UNDEFINED> instruction: 0x4652465b
   1c84c:			; <UNDEFINED> instruction: 0xf7ff4640
   1c850:	bls	5b794 <pclose@plt+0x58184>
   1c854:	andshi	pc, r0, sp, asr #17
   1c858:	cdpne	2, 4, cr9, cr3, cr3, {0}
   1c85c:	ldcne	6, cr4, [r8, #-24]	; 0xffffffe8
   1c860:	blls	1d298c <pclose@plt+0x1cf37c>
   1c864:	movwls	r4, #9752	; 0x2618
   1c868:	cdp	7, 9, cr15, cr12, cr6, {7}
   1c86c:	addmi	r9, r3, #2048	; 0x800
   1c870:	eorle	r4, r8, r0, lsl #13
   1c874:	strmi	sl, [r1], -r9, lsl #22
   1c878:	ldrmi	r9, [r8], -r0, lsl #20
   1c87c:			; <UNDEFINED> instruction: 0xf7e69302
   1c880:	addmi	lr, r6, #210944	; 0x33800
   1c884:	blls	d0e68 <pclose@plt+0xcd858>
   1c888:	stmdavs	r0!, {r1, r4, r5, r9, sl, lr}^
   1c88c:	strtmi	r4, [r8], #-1561	; 0xfffff9e7
   1c890:	mrrc	7, 14, pc, r8, cr6	; <UNPREDICTABLE>
   1c894:	strcc	r6, [r1, #-2211]	; 0xfffff75d
   1c898:	b	13ed9d8 <pclose@plt+0x13ea3c8>
   1c89c:	adcsmi	r0, r5, #-1879048184	; 0x90000008
   1c8a0:	eorhi	pc, r9, r3, asr #16
   1c8a4:	vldrne	s26, [r1, #-32]	; 0xffffffe0
   1c8a8:	addeq	lr, r6, #3072	; 0xc00
   1c8ac:			; <UNDEFINED> instruction: 0xf843440b
   1c8b0:	addsmi	r7, sl, #4, 22	; 0x1000
   1c8b4:			; <UNDEFINED> instruction: 0x4635d1fb
   1c8b8:	addsmi	r9, sp, #1024	; 0x400
   1c8bc:	andcs	sp, r0, r7, lsr #23
   1c8c0:	eorvs	r6, r5, #1073741881	; 0x40000039
   1c8c4:	stmibvs	r3!, {r0, r3, r5, r8, r9, sl, sp, lr, pc}
   1c8c8:	stmdavs	r0!, {r1, r4, r5, r9, sl, lr}^
   1c8cc:	stmdavs	r3!, {r0, r3, r5, r6, r7, fp, ip}
   1c8d0:	ldrmi	r4, [r9], #-1064	; 0xfffffbd8
   1c8d4:	ldc	7, cr15, [r6], #-920	; 0xfffffc68
   1c8d8:			; <UNDEFINED> instruction: 0xf7e6e7dc
   1c8dc:	stmdavs	r3!, {r1, r2, r3, r4, r5, r8, sl, fp, sp, lr, pc}^
   1c8e0:			; <UNDEFINED> instruction: 0xf8526802
   1c8e4:	ldrbpl	r2, [sl, #-42]	; 0xffffffd6
   1c8e8:	movwcs	lr, #6612	; 0x19d4
   1c8ec:			; <UNDEFINED> instruction: 0xf8435d52
   1c8f0:	strcc	r2, [r1, #-37]	; 0xffffffdb
   1c8f4:	movwcc	lr, #14304	; 0x37e0
   1c8f8:	stmdavs	r3!, {r1, r4, ip, lr, pc}
   1c8fc:	stmibvs	r2!, {r0, r9, sl, ip, sp}
   1c900:	stmdavs	r1!, {r0, r1, r3, r5, sl, lr}^
   1c904:	strbpl	r5, [fp, #-3227]	; 0xfffff365
   1c908:	streq	pc, [r1, #-261]	; 0xfffffefb
   1c90c:			; <UNDEFINED> instruction: 0xf84268a2
   1c910:	bicsle	r3, r1, r9, lsr #32
   1c914:	ldm	r3, {r8, r9, fp, ip, pc}
   1c918:	stm	fp, {r0, r1}
   1c91c:	strb	r0, [fp, r3]
   1c920:	blvs	8f72b0 <pclose@plt+0x8f3ca0>
   1c924:	vrshr.s64	d20, d10, #64
   1c928:	stmdavs	r3!, {r2, r3, r4, r5, r7, pc}
   1c92c:	strtmi	r6, [fp], #-2465	; 0xfffff65f
   1c930:	mrrcpl	8, 6, r6, fp, cr2
   1c934:	strcc	r5, [r1, #-1363]	; 0xfffffaad
   1c938:			; <UNDEFINED> instruction: 0xf84268a2
   1c93c:	ldr	r3, [fp, r9, lsr #32]!
   1c940:	bcs	37dd0 <pclose@plt+0x347c0>
   1c944:	ldrmi	sp, [r0, #3349]	; 0xd15
   1c948:	strbmi	r6, [r1], -r0, lsr #19
   1c94c:	ldrmi	fp, [r1], -r8, lsr #31
   1c950:	ldrtmi	r6, [r0], #-2082	; 0xfffff7de
   1c954:	bl	ae394 <pclose@plt+0xaad84>
   1c958:			; <UNDEFINED> instruction: 0xf10d0c00
   1c95c:	strbtmi	r0, [r2], -r3, lsr #2
   1c960:	blvc	9a9b0 <pclose@plt+0x973a0>
   1c964:	andeq	lr, ip, r2, lsr #23
   1c968:	ldrbmi	r5, [r0, #-3551]!	; 0xfffff221
   1c96c:	svcvc	0x0001f801
   1c970:	svcge	0x0009dbf6
   1c974:			; <UNDEFINED> instruction: 0x46d0e6f3
   1c978:			; <UNDEFINED> instruction: 0xf8dd462e
   1c97c:	strbt	sl, [r1], r4
   1c980:	ldrtmi	r6, [r9], -r0, ror #16
   1c984:	movwls	r4, #5698	; 0x1642
   1c988:			; <UNDEFINED> instruction: 0xf7e64428
   1c98c:	blls	97904 <pclose@plt+0x942f4>
   1c990:	blls	965d8 <pclose@plt+0x92fc8>
   1c994:	tstle	r3, r3, lsl #6
   1c998:	blvs	8f7328 <pclose@plt+0x8f3d18>
   1c99c:	blle	a6d40c <pclose@plt+0xa69dfc>
   1c9a0:	stmibvs	r2!, {r0, r1, r5, fp, sp, lr}
   1c9a4:	ldrtmi	r6, [r3], #-3105	; 0xfffff3df
   1c9a8:	stmdbcs	r0, {r0, r1, r3, r4, r7, sl, fp, ip, lr}
   1c9ac:	addshi	pc, r1, r0, asr #32
   1c9b0:	adceq	r6, sl, r1, ror #16
   1c9b4:			; <UNDEFINED> instruction: 0xf894554b
   1c9b8:	stmdbcs	r0, {r2, r3, r6, ip}
   1c9bc:	addhi	pc, r5, r0, asr #32
   1c9c0:			; <UNDEFINED> instruction: 0xf1b868a1
   1c9c4:			; <UNDEFINED> instruction: 0xf1063fff
   1c9c8:			; <UNDEFINED> instruction: 0xf1050601
   1c9cc:	addpl	r0, fp, r1, lsl #10
   1c9d0:	blls	10c5e0 <pclose@plt+0x108fd0>
   1c9d4:	ldrdeq	lr, [r0, -r3]
   1c9d8:	smlabteq	r0, fp, r9, lr
   1c9dc:	stmiavs	r2!, {r3, r4, r7, r9, sl, sp, lr, pc}^
   1c9e0:	tsteq	r6, r8, lsl #22
   1c9e4:	addeq	lr, r5, #2048	; 0x800
   1c9e8:	blvs	15aaf8 <pclose@plt+0x1574e8>
   1c9ec:	adcsmi	r3, r1, #1048576	; 0x100000
   1c9f0:			; <UNDEFINED> instruction: 0xe6e6d1fa
   1c9f4:	ldm	r3, {r0, r1, r8, r9, fp, ip, pc}
   1c9f8:	stm	fp, {r0, r1}
   1c9fc:	str	r0, [r9], r3
   1ca00:	adcsle	r1, sp, r1, asr #24
   1ca04:	ldmdbne	r7, {r5, r6, r9, fp, sp, lr}^
   1ca08:	ldmle	r3!, {r0, r1, r2, r7, r9, lr}^
   1ca0c:	stmdbcs	r0, {r0, r5, r6, r7, fp, sp, lr}
   1ca10:			; <UNDEFINED> instruction: 0xf894d04d
   1ca14:	ldmdblt	r1, {r2, r3, r6, ip}^
   1ca18:	stmiavs	r0!, {r0, r2, r4, r5, r8, ip, sp, pc}^
   1ca1c:			; <UNDEFINED> instruction: 0xf8403804
   1ca20:	tstcc	r1, r4, lsl #30
   1ca24:	mvnsle	r4, r9, lsr #5
   1ca28:			; <UNDEFINED> instruction: 0xf8842101
   1ca2c:	stmdavs	r0!, {r2, r3, r6, ip}^
   1ca30:	movwls	r4, #9801	; 0x2649
   1ca34:	andls	r4, r0, #40, 8	; 0x28000000
   1ca38:	bl	fe15a9d8 <pclose@plt+0xfe1573c8>
   1ca3c:	ldmib	r4, {r9, fp, ip, pc}^
   1ca40:	blls	a0a50 <pclose@plt+0x9d440>
   1ca44:	svclt	0x00882a01
   1ca48:	ldclcc	0, cr15, [pc], #316	; 1cb8c <pclose@plt+0x1957c>
   1ca4c:	eorcc	pc, r5, r1, asr #16
   1ca50:	movwcs	fp, #8072	; 0x1f88
   1ca54:	eorvs	pc, r5, r0, asr #16
   1ca58:	bl	4c870 <pclose@plt+0x49260>
   1ca5c:	bl	5cc78 <pclose@plt+0x59668>
   1ca60:	stmdble	fp, {r0, r2, r7, r8, sl}
   1ca64:	strbmi	r9, [r3, #-2305]	; 0xfffff6ff
   1ca68:	sasxmi	fp, r9, r8
   1ca6c:	addsmi	r3, r3, #67108864	; 0x4000000
   1ca70:			; <UNDEFINED> instruction: 0xf8404431
   1ca74:			; <UNDEFINED> instruction: 0xf8451f04
   1ca78:	mvnsle	ip, r4, lsl #30
   1ca7c:	bl	fe8b7808 <pclose@plt+0xfe8b41f8>
   1ca80:	blvs	8dd2a8 <pclose@plt+0x8d9c98>
   1ca84:	ldrmi	r4, [r3], #-654	; 0xfffffd72
   1ca88:	ble	b571c <pclose@plt+0xb210c>
   1ca8c:	strmi	r6, [sl], #-2977	; 0xfffff45f
   1ca90:	bvs	18b5920 <pclose@plt+0x18b2310>
   1ca94:	ldrtmi	r4, [sp], -r6, asr #8
   1ca98:	svclt	0x00a84293
   1ca9c:			; <UNDEFINED> instruction: 0x469a4613
   1caa0:	blls	56380 <pclose@plt+0x52d70>
   1caa4:	muleq	r3, r3, r8
   1caa8:	andeq	lr, r3, fp, lsl #17
   1caac:	addeq	lr, r0, r7, lsl #14
   1cab0:	movwls	r9, #514	; 0x202
   1cab4:	stc	7, cr15, [r6], #-920	; 0xfffffc68
   1cab8:	bls	c36c0 <pclose@plt+0xc00b0>
   1cabc:	stmdacs	r0, {r5, r6, r7, sp, lr}
   1cac0:	andcs	sp, ip, r7, lsr #3
   1cac4:			; <UNDEFINED> instruction: 0xf7e6e629
   1cac8:	stmiavs	r1!, {r1, r2, r3, r4, r5, r6, r8, r9, fp, sp, lr, pc}^
   1cacc:	eorvs	pc, r5, r1, asr #16
   1cad0:	stclpl	7, cr14, [fp], {118}	; 0x76
   1cad4:	svclt	0x0000e76c
   1cad8:	andeq	pc, r1, r8, lsl #11
   1cadc:	andeq	r0, r0, r0, ror #4
   1cae0:	andeq	pc, r1, sl, asr #10
   1cae4:			; <UNDEFINED> instruction: 0xf06fb5f8
   1cae8:	bvs	10ed470 <pclose@plt+0x10e9e60>
   1caec:	suble	r4, sl, #805306377	; 0x30000009
   1caf0:	subseq	r6, fp, r2, lsl #22
   1caf4:	addsmi	r4, r3, #4, 12	; 0x400000
   1caf8:	ldrmi	fp, [r3], -r8, lsr #31
   1cafc:	svclt	0x00b84299
   1cb00:			; <UNDEFINED> instruction: 0xf7ff4619
   1cb04:			; <UNDEFINED> instruction: 0x4605fc3f
   1cb08:			; <UNDEFINED> instruction: 0x6e60b9b0
   1cb0c:	bvs	1888ff4 <pclose@plt+0x18859e4>
   1cb10:	addeq	r3, r9, r1, lsl #2
   1cb14:	bl	18daab4 <pclose@plt+0x18d74a4>
   1cb18:	eorsle	r2, r4, r0, lsl #16
   1cb1c:			; <UNDEFINED> instruction: 0xf8946660
   1cb20:	stcvs	0, cr3, [r2, #-288]!	; 0xfffffee0
   1cb24:	bcs	89078 <pclose@plt+0x85a68>
   1cb28:	stcle	6, cr4, [r8, #-128]!	; 0xffffff80
   1cb2c:	ldrhtmi	lr, [r8], #141	; 0x8d
   1cb30:			; <UNDEFINED> instruction: 0x461fe5d4
   1cb34:	strvc	lr, [r7, -r4, asr #19]
   1cb38:	ldcllt	6, cr4, [r8, #160]!	; 0xa0
   1cb3c:			; <UNDEFINED> instruction: 0xdc192a01
   1cb40:	stmdbcs	r0, {r0, r5, sl, fp, sp, lr}
   1cb44:	bvs	1a10f2c <pclose@plt+0x1a0d91c>
   1cb48:	stmibvs	r3!, {r1, r5, r8, r9, fp, sp, lr}^
   1cb4c:	svclt	0x00a84297
   1cb50:	addsmi	r4, pc, #24117248	; 0x1700000
   1cb54:	strb	sp, [ip, r1, lsl #24]!
   1cb58:	stmdavs	r2!, {r0, r5, sl, fp, sp, lr}
   1cb5c:	ldrmi	r6, [sl], #-2470	; 0xfffff65a
   1cb60:	ldcpl	8, cr6, [r2, #384]	; 0x180
   1cb64:	strbpl	r5, [r2], #3210	; 0xc8a
   1cb68:	addsmi	r3, pc, #67108864	; 0x4000000
   1cb6c:	stmib	r4, {r2, r4, r5, r6, r7, r8, ip, lr, pc}^
   1cb70:	strb	r7, [r1, r7, lsl #14]!
   1cb74:			; <UNDEFINED> instruction: 0xf7ff4620
   1cb78:			; <UNDEFINED> instruction: 0x4628fd11
   1cb7c:			; <UNDEFINED> instruction: 0xf7ffbdf8
   1cb80:	strtmi	pc, [r8], -r9, ror #25
   1cb84:	strcs	fp, [ip, #-3576]	; 0xfffff208
   1cb88:	ldcllt	6, cr4, [r8, #160]!	; 0xa0
   1cb8c:	ldrblt	r6, [r0, #-2627]!	; 0xfffff5bd
   1cb90:	cdpvs	2, 8, cr4, cr6, cr11, {4}
   1cb94:	strmi	r4, [sp], -r4, lsl #12
   1cb98:	blvs	d3bd0 <pclose@plt+0xd05c0>
   1cb9c:	ble	26d5f0 <pclose@plt+0x269fe0>
   1cba0:	strtmi	r1, [r0], -r9, ror #24
   1cba4:			; <UNDEFINED> instruction: 0xff9ef7ff
   1cba8:	adcmi	fp, lr, #24, 18	; 0x60000
   1cbac:	andcs	fp, r0, r8, lsr #31
   1cbb0:	fldmdbxlt	r0!, {d29-d34}	;@ Deprecated
   1cbb4:	adcmi	r6, fp, #3719168	; 0x38c000
   1cbb8:	blvs	8d3f9c <pclose@plt+0x8d098c>
   1cbbc:	ble	ffd2d610 <pclose@plt+0xffd2a000>
   1cbc0:	strtmi	r1, [r0], -r9, ror #24
   1cbc4:			; <UNDEFINED> instruction: 0xff8ef7ff
   1cbc8:	rscle	r2, lr, r0, lsl #16
   1cbcc:	mcrvs	7, 3, lr, cr0, cr1, {7}
   1cbd0:	strcc	r1, [r1], -sl, lsr #23
   1cbd4:	addseq	r2, r2, r0, lsl #2
   1cbd8:	addeq	lr, r6, r0, lsl #22
   1cbdc:	ldc	7, cr15, [lr], #-920	; 0xfffffc68
   1cbe0:	strtvs	r2, [r5], r0
   1cbe4:	svclt	0x0000bd70
   1cbe8:			; <UNDEFINED> instruction: 0x4604b510
   1cbec:			; <UNDEFINED> instruction: 0xf7e66800
   1cbf0:	stmdavs	r0!, {r2, r3, r4, r7, r9, fp, sp, lr, pc}^
   1cbf4:	b	fe65ab94 <pclose@plt+0xfe657584>
   1cbf8:			; <UNDEFINED> instruction: 0xf7e668a0
   1cbfc:	stmiavs	r0!, {r1, r2, r4, r7, r9, fp, sp, lr, pc}^
   1cc00:	b	fe4daba0 <pclose@plt+0xfe4d7590>
   1cc04:	pop	{r5, r9, sl, lr}
   1cc08:			; <UNDEFINED> instruction: 0xf7e64010
   1cc0c:	svclt	0x0000ba8b
   1cc10:			; <UNDEFINED> instruction: 0xf0036843
   1cc14:	vld2.<illegal width 64>	{d1-d4}, [r3 :256]
   1cc18:	blcs	19da0c <pclose@plt+0x19a3fc>
   1cc1c:	blcs	110c2c <pclose@plt+0x10d61c>
   1cc20:	ldrbmi	sp, [r0, -r2]!
   1cc24:	ldrb	r6, [pc, r0, lsl #16]
   1cc28:			; <UNDEFINED> instruction: 0xf7e66800
   1cc2c:	svclt	0x0000ba7b
   1cc30:	andseq	pc, r4, r1, lsl #2
   1cc34:			; <UNDEFINED> instruction: 0xf7ffb508
   1cc38:	andcs	pc, r0, fp, ror #31
   1cc3c:	svclt	0x0000bd08
   1cc40:	svcmi	0x00f0e92d
   1cc44:	ldmib	r0, {r0, r2, r7, ip, sp, pc}^
   1cc48:	cdpge	12, 0, cr7, cr2, cr1, {0}
   1cc4c:	ldrmi	r4, [ip, #1540]!	; 0x604
   1cc50:	andeq	lr, r6, r6, lsl #17
   1cc54:	mulpl	ip, sp, r8
   1cc58:			; <UNDEFINED> instruction: 0xf8d0d239
   1cc5c:	stmdbvs	r7, {r2, r3, pc}^
   1cc60:	stccs	8, cr6, [r5, #-140]	; 0xffffff74
   1cc64:	muleq	r3, r6, r8
   1cc68:	biceq	lr, ip, #3072	; 0xc00
   1cc6c:	stm	r3, {r1, r3, r9, sl, lr}
   1cc70:	vhadd.u32	d16, d15, d3
   1cc74:	subsvs	r2, sl, r1, lsl r2
   1cc78:			; <UNDEFINED> instruction: 0xf1a5d023
   1cc7c:	blx	fed5e09c <pclose@plt+0xfed5aa8c>
   1cc80:	stmdbeq	sp!, {r0, r2, r7, r8, sl, ip, sp, lr, pc}^
   1cc84:			; <UNDEFINED> instruction: 0xf04f799a
   1cc88:	vbit	<illegal reg q9.5>, <illegal reg q10.5>, <illegal reg q15.5>
   1cc8c:	orrsvc	r1, sl, r4, lsl #4
   1cc90:	eorne	pc, ip, r8, asr #16
   1cc94:	stmiavs	r1!, {r2, r3, r9, sp}
   1cc98:	blx	a58a2 <pclose@plt+0xa2292>
   1cc9c:	ldmdane	r8!, {r0, r8, ip, sp, lr, pc}^
   1cca0:	subvs	r5, r3, fp, ror r0
   1cca4:	stmiavs	r1!, {r0, r1, r7, sp, lr}
   1cca8:	blx	b7332 <pclose@plt+0xb3d22>
   1ccac:	stmne	r1, {r0, r9, ip, sp, lr, pc}
   1ccb0:	subvs	r5, fp, r3, lsl #1
   1ccb4:	stmiavs	r0!, {r0, r1, r3, r7, sp, lr}
   1ccb8:	adcvs	r1, r3, r3, asr #24
   1ccbc:	pop	{r0, r2, ip, sp, pc}
   1ccc0:	stclvs	15, cr8, [r5, #960]!	; 0x3c0
   1ccc4:	svclt	0x00d42d01
   1ccc8:	strcs	r2, [r1, #-1280]	; 0xfffffb00
   1cccc:	vaba.s8	q15, <illegal reg q10.5>, q5
   1ccd0:	vorr.i32	<illegal reg q10.5>, #5376	; 0x00001500
   1ccd4:	bl	fecf1a30 <pclose@plt+0xfecee420>
   1ccd8:	b	13e09fc <pclose@plt+0x13dd3ec>
   1ccdc:	teqle	sp, #1163264	; 0x11c000
   1cce0:	teqeq	r9, r0, lsl #16
   1cce4:	b	1edac84 <pclose@plt+0x1ed7674>
   1cce8:	eorsle	r2, r7, r0, lsl #16
   1ccec:	strdvs	r0, [r0], -r9	; <UNPREDICTABLE>
   1ccf0:	smlattls	r1, r0, r8, r6
   1ccf4:	b	1cdac94 <pclose@plt+0x1cd7684>
   1ccf8:	strmi	r9, [r0], r1, lsl #18
   1ccfc:			; <UNDEFINED> instruction: 0xf7e66920
   1cd00:	tstcs	r8, lr, ror #20
   1cd04:			; <UNDEFINED> instruction: 0xf107fb01
   1cd08:	strmi	r9, [r2], r1, lsl #2
   1cd0c:			; <UNDEFINED> instruction: 0xf7e66960
   1cd10:	stmdbls	r1, {r1, r2, r5, r6, r9, fp, sp, lr, pc}
   1cd14:	stmibvs	r0!, {r0, r1, r2, r9, sl, lr}
   1cd18:	b	185acb8 <pclose@plt+0x18576a8>
   1cd1c:	svceq	0x0000f1ba
   1cd20:			; <UNDEFINED> instruction: 0xf1b8bf18
   1cd24:	strmi	r0, [r3], r0, lsl #30
   1cd28:	stmdacs	r0, {r2, r3, ip, lr, pc}
   1cd2c:	svccs	0x0000bf18
   1cd30:			; <UNDEFINED> instruction: 0xf8d4d008
   1cd34:	stmib	r4, {r3, lr, pc}^
   1cd38:	stmib	r4, {r0, r1, r9, fp, pc}^
   1cd3c:			; <UNDEFINED> instruction: 0xf8c47005
   1cd40:	str	r9, [sp, r4]
   1cd44:			; <UNDEFINED> instruction: 0xf7e64640
   1cd48:			; <UNDEFINED> instruction: 0x4650e9f0
   1cd4c:	stmib	ip!, {r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1cd50:			; <UNDEFINED> instruction: 0xf7e64638
   1cd54:	ldrbmi	lr, [r8], -sl, ror #19
   1cd58:	stmib	r6!, {r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1cd5c:	rscscc	pc, pc, pc, asr #32
   1cd60:	svclt	0x0000e7ac
   1cd64:	strdeq	fp, [pc], #88	; <UNPREDICTABLE>
   1cd68:	strmi	r6, [sp], -r3, lsl #16
   1cd6c:			; <UNDEFINED> instruction: 0x46064614
   1cd70:	ldm	r3, {r0, r1, r3, r4, r5, sl, lr}
   1cd74:			; <UNDEFINED> instruction: 0xf7ff0006
   1cd78:	mcrrne	15, 6, pc, r3, cr3	; <UNPREDICTABLE>
   1cd7c:	ldmdavs	r3!, {r0, r3, r4, ip, lr, pc}
   1cd80:	andeq	pc, r9, #196, 6	; 0x10000003
   1cd84:	biceq	lr, r0, r3, lsl #22
   1cd88:	stmdavs	ip, {r0, r1, r2, r3, r4, sl, lr}^
   1cd8c:	ldrcs	pc, [r1], #-866	; 0xfffffc9e
   1cd90:	ldmdavs	fp!, {r2, r3, r6, sp, lr}^
   1cd94:	ldrbtcs	pc, [pc], #1060	; 1cd9c <pclose@plt+0x1978c>	; <UNPREDICTABLE>
   1cd98:	vld2.8	{d6,d8}, [r4 :256], r6
   1cd9c:	vmls.i<illegal width 8>	q11, <illegal reg q9.5>, d0[4]
   1cda0:	tstmi	r3, #603979776	; 0x24000000
   1cda4:	vst1.8	{d16-d19}, [r3 :64], fp
   1cda8:			; <UNDEFINED> instruction: 0x43232380
   1cdac:			; <UNDEFINED> instruction: 0xf846604b
   1cdb0:	ldcllt	0, cr5, [r8, #128]!	; 0x80
   1cdb4:	svcmi	0x00f0e92d
   1cdb8:	strmi	fp, [r5], -r5, lsl #1
   1cdbc:	svcls	0x000e4614
   1cdc0:	stmdbeq	ip, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   1cdc4:	movwls	r4, #13963	; 0x368b
   1cdc8:	strtmi	r6, [r6], -fp, lsr #16
   1cdcc:	bl	f7378 <pclose@plt+0xf3d68>
   1cdd0:			; <UNDEFINED> instruction: 0xf89c0ccb
   1cdd4:	bcs	124dec <pclose@plt+0x1217dc>
   1cdd8:	blx	290fd2 <pclose@plt+0x28d9c2>
   1cddc:	bl	9b610 <pclose@plt+0x98000>
   1cde0:	stmdavs	r2, {r1, r3}^
   1cde4:			; <UNDEFINED> instruction: 0xf0002a00
   1cde8:	blx	27d0aa <pclose@plt+0x279a9a>
   1cdec:	stmvs	r6, {r2, fp, ip, sp, lr, pc}
   1cdf0:	ldmdavs	r6!, {r0, r9, fp, sp}
   1cdf4:	andeq	lr, r8, r1, lsl #22
   1cdf8:	stmiavs	ip!, {r0, r1, r2, r6, ip, lr, pc}
   1cdfc:	subvs	r2, r2, r0, lsl #4
   1ce00:	addsmi	r1, r1, #1552	; 0x610
   1ce04:	fstmiaxeq	r1, {d30}	;@ Deprecated
   1ce08:	andcs	fp, r0, #212, 30	; 0x350
   1ce0c:			; <UNDEFINED> instruction: 0xf89c2201
   1ce10:	b	4d4e30 <pclose@plt+0x4d1820>
   1ce14:			; <UNDEFINED> instruction: 0xd07d029e
   1ce18:	bl	f72c8 <pclose@plt+0xf3cb8>
   1ce1c:	bl	fe8ddd34 <pclose@plt+0xfe8da724>
   1ce20:	blcc	41da58 <pclose@plt+0x41a448>
   1ce24:	addeq	lr, r4, #2048	; 0x800
   1ce28:	ldrmi	lr, [ip], #10
   1ce2c:	stmdbcs	r0, {r0, r8, fp, ip, sp}
   1ce30:	mul	r6, ip, r8
   1ce34:	strcs	fp, [r0], #-4052	; 0xfffff02c
   1ce38:	b	525e44 <pclose@plt+0x522834>
   1ce3c:	mlsle	r9, lr, r4, r0
   1ce40:	stcmi	8, cr15, [r4, #-328]	; 0xfffffeb8
   1ce44:	ldrhle	r4, [r0, #36]!	; 0x24
   1ce48:	ldrdmi	pc, [r4], -ip
   1ce4c:	strcs	pc, [r9], #-964	; 0xfffffc3c
   1ce50:	mvnle	r4, r7, lsr #5
   1ce54:	blx	ff75ae58 <pclose@plt+0xff757848>
   1ce58:	stmdbvs	fp!, {r3, r4, r7, r8, ip, sp, pc}^
   1ce5c:			; <UNDEFINED> instruction: 0x4628463a
   1ce60:	ldmvs	fp, {r0, r1, r4, r6, sl, lr}
   1ce64:	ldrdlt	pc, [r4], -r3
   1ce68:			; <UNDEFINED> instruction: 0xf7ff4659
   1ce6c:	mcrrne	15, 7, pc, r2, cr11	; <UNPREDICTABLE>
   1ce70:	andle	r4, r6, r4, lsl #12
   1ce74:	strtmi	r6, [r1], -r8, ror #18
   1ce78:			; <UNDEFINED> instruction: 0xf7ff4440
   1ce7c:	stmdacs	r0, {r0, r3, r6, r7, r9, fp, ip, sp, lr, pc}
   1ce80:	andcs	sp, ip, r2, lsr #3
   1ce84:	pop	{r0, r2, ip, sp, pc}
   1ce88:	blls	100e50 <pclose@plt+0xfd840>
   1ce8c:			; <UNDEFINED> instruction: 0xf04f45a3
   1ce90:	subvs	r0, r2, r0, lsl #4
   1ce94:	movweq	lr, #15275	; 0x3bab
   1ce98:			; <UNDEFINED> instruction: 0xf383fab3
   1ce9c:	cmpne	r3, #323584	; 0x4f000
   1cea0:	movwcs	fp, #3848	; 0xf08
   1cea4:	cmple	r5, r0, lsl #22
   1cea8:	ldrdcc	pc, [r4], -ip
   1ceac:			; <UNDEFINED> instruction: 0x46284631
   1ceb0:	movwcs	pc, #37827	; 0x93c3	; <UNPREDICTABLE>
   1ceb4:			; <UNDEFINED> instruction: 0x463a431f
   1ceb8:			; <UNDEFINED> instruction: 0xff54f7ff
   1cebc:	strmi	r1, [r4], -r1, asr #24
   1cec0:	stmdbvs	r8!, {r0, r1, r2, r3, r4, r6, r7, ip, lr, pc}^
   1cec4:	strbmi	r4, [r0], #-1569	; 0xfffff9df
   1cec8:	blx	fe8daecc <pclose@plt+0xfe8d78bc>
   1cecc:	sbcsle	r2, r8, r0, lsl #16
   1ced0:			; <UNDEFINED> instruction: 0xe77946b3
   1ced4:	b	13f7288 <pclose@plt+0x13f3c78>
   1ced8:	blx	25f90e <pclose@plt+0x25c2fe>
   1cedc:	ldrtmi	pc, [sl], -r4, lsl #16	; <UNPREDICTABLE>
   1cee0:	eorlt	pc, fp, r3, asr r8	; <UNPREDICTABLE>
   1cee4:	movwcs	r4, #1576	; 0x628
   1cee8:	subvs	r4, fp, r1, asr #8
   1ceec:			; <UNDEFINED> instruction: 0xf7ff4659
   1cef0:			; <UNDEFINED> instruction: 0x4604ff39
   1cef4:	sbcle	r1, r4, r0, ror #24
   1cef8:	strtmi	r6, [r1], -fp, ror #17
   1cefc:			; <UNDEFINED> instruction: 0xf8536968
   1cf00:	strbmi	r2, [r0], #-10
   1cf04:	eorcs	pc, r6, r3, asr #16
   1cf08:	blx	fe0daf0c <pclose@plt+0xfe0d78fc>
   1cf0c:			; <UNDEFINED> instruction: 0xf47f2800
   1cf10:	sbfx	sl, fp, #30, #23
   1cf14:			; <UNDEFINED> instruction: 0x4631463a
   1cf18:			; <UNDEFINED> instruction: 0xf7ff4628
   1cf1c:	mcrrne	15, 2, pc, r3, cr3	; <UNPREDICTABLE>
   1cf20:	adcle	r4, lr, r4, lsl #12
   1cf24:	strtmi	r6, [r1], -r8, ror #18
   1cf28:			; <UNDEFINED> instruction: 0xf7ff4440
   1cf2c:	stmdacs	r0, {r0, r4, r5, r6, r9, fp, ip, sp, lr, pc}
   1cf30:	blls	1111d4 <pclose@plt+0x10dbc4>
   1cf34:	ldrtmi	r4, [r1], -r2, lsr #12
   1cf38:	strls	r4, [r0, -r8, lsr #12]
   1cf3c:			; <UNDEFINED> instruction: 0xff3af7ff
   1cf40:	addle	r2, sl, r0, lsl #16
   1cf44:	stmiavs	fp!, {r1, r2, r3, r4, r7, r8, r9, sl, sp, lr, pc}^
   1cf48:			; <UNDEFINED> instruction: 0xf8534610
   1cf4c:			; <UNDEFINED> instruction: 0xf843202b
   1cf50:	ldr	r2, [r7, r4, lsr #32]
   1cf54:			; <UNDEFINED> instruction: 0xf7ff4631
   1cf58:	stmdacs	r0, {r0, r1, r3, r4, r6, r9, fp, ip, sp, lr, pc}
   1cf5c:	mulcs	r0, r1, r0
   1cf60:	svclt	0x0000e790
   1cf64:			; <UNDEFINED> instruction: 0x4604b510
   1cf68:			; <UNDEFINED> instruction: 0xf7e66980
   1cf6c:	bvs	18572ec <pclose@plt+0x1853cdc>
   1cf70:	ldm	sl, {r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1cf74:	vstmdbne	r2!, {s12-s174}
   1cf78:	mulle	r5, r3, r2
   1cf7c:			; <UNDEFINED> instruction: 0xf7e66898
   1cf80:	bvs	fe8572d8 <pclose@plt+0xfe853cc8>
   1cf84:	ldm	r0, {r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1cf88:			; <UNDEFINED> instruction: 0xf7e668e0
   1cf8c:	blvs	8572cc <pclose@plt+0x853cbc>
   1cf90:	stmia	sl, {r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1cf94:			; <UNDEFINED> instruction: 0xf7e66ae0
   1cf98:	strtmi	lr, [r0], -r8, asr #17
   1cf9c:			; <UNDEFINED> instruction: 0x4010e8bd
   1cfa0:	stmialt	r0, {r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1cfa4:			; <UNDEFINED> instruction: 0x4604b510
   1cfa8:			; <UNDEFINED> instruction: 0xf7e66880
   1cfac:	stmiavs	r0!, {r1, r2, r3, r4, r5, r7, fp, sp, lr, pc}^
   1cfb0:	ldm	sl!, {r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1cfb4:	umaalcc	pc, fp, r4, r8	; <UNPREDICTABLE>
   1cfb8:	vldrlt.16	s22, [r0, #-6]	; <UNPREDICTABLE>
   1cfbc:	pop	{r5, r6, fp, sp, lr}
   1cfc0:			; <UNDEFINED> instruction: 0xf7e64010
   1cfc4:	svclt	0x0000b8af
   1cfc8:	mvnsmi	lr, sp, lsr #18
   1cfcc:	stmdavs	r0, {r1, r2, r9, sl, lr}
   1cfd0:	ldmvs	r3!, {r5, r6, r8, ip, sp, pc}
   1cfd4:	strcs	fp, [r0], #-339	; 0xfffffead
   1cfd8:	ldmdavs	r0!, {sp, lr, pc}
   1cfdc:	sbceq	lr, r4, r0, lsl #22
   1cfe0:			; <UNDEFINED> instruction: 0xf7ff3401
   1cfe4:	ldmvs	r3!, {r0, r2, r4, r9, sl, fp, ip, sp, lr, pc}
   1cfe8:	ldmle	r6!, {r0, r1, r5, r7, r9, lr}^
   1cfec:	strcs	r6, [r0], #-2288	; 0xfffff710
   1cff0:	ldm	sl, {r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1cff4:			; <UNDEFINED> instruction: 0x462568b3
   1cff8:	ldmibvs	r3!, {r0, r1, r4, r5, r7, r8, ip, sp, pc}
   1cffc:	ldmdbne	sl, {r0, r8, sl, ip, sp}
   1d000:	ldmvs	r0, {r0, r1, r4, r8, ip, sp, pc}
   1d004:	ldm	r0, {r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1d008:	ldmdbne	sl, {r0, r1, r4, r5, r6, r7, r8, fp, sp, lr}
   1d00c:	ldmvs	r0, {r0, r1, r4, r8, ip, sp, pc}
   1d010:	stm	sl, {r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1d014:	ldmdbne	sl, {r0, r1, r4, r5, r6, r8, fp, sp, lr}
   1d018:	tstlt	r3, ip, lsl #8
   1d01c:			; <UNDEFINED> instruction: 0xf7e66890
   1d020:	ldmvs	r3!, {r2, r7, fp, sp, lr, pc}
   1d024:	stmiale	r8!, {r0, r1, r3, r5, r7, r9, lr}^
   1d028:	smlsdxcs	r0, r0, r9, r6
   1d02c:	ldmda	ip!, {r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1d030:			; <UNDEFINED> instruction: 0xf7e669b0
   1d034:	ldmibvs	r0!, {r1, r3, r4, r5, r6, fp, sp, lr, pc}^
   1d038:	ldmda	r6!, {r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1d03c:			; <UNDEFINED> instruction: 0xf7e66830
   1d040:	bvs	c57218 <pclose@plt+0xc53c08>
   1d044:	stmdaeq	ip, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   1d048:	blx	249792 <pclose@plt+0x246182>
   1d04c:	stmiane	r5, {r0, r1, r2, r8, r9, ip, sp, lr, pc}^
   1d050:	blcs	33364 <pclose@plt+0x2fd54>
   1d054:	strcs	fp, [r0], #-4040	; 0xfffff038
   1d058:	stmiavs	fp!, {r3, r8, sl, fp, ip, lr, pc}
   1d05c:	eoreq	pc, r4, r3, asr r8	; <UNPREDICTABLE>
   1d060:			; <UNDEFINED> instruction: 0xf7ff3401
   1d064:	stmdavs	fp!, {r0, r1, r2, r3, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   1d068:	lfmle	f4, 2, [r6], #652	; 0x28c
   1d06c:	strcc	r6, [r1, -r8, lsr #17]
   1d070:	ldmda	sl, {r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1d074:	adcsmi	r6, fp, #29440	; 0x7300
   1d078:	bvs	c51c84 <pclose@plt+0xc4e674>
   1d07c:	bvs	c57018 <pclose@plt+0xc53a08>
   1d080:	ldmda	r2, {r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1d084:	blvs	ffc2fca8 <pclose@plt+0xffc2c698>
   1d088:	addsmi	r4, r8, #2063597568	; 0x7b000000
   1d08c:			; <UNDEFINED> instruction: 0xf7e6d001
   1d090:			; <UNDEFINED> instruction: 0xf8d6e84c
   1d094:			; <UNDEFINED> instruction: 0xf7e60084
   1d098:	ldrtmi	lr, [r0], -r8, asr #16
   1d09c:	ldrhmi	lr, [r0, #141]!	; 0x8d
   1d0a0:	stmdalt	r0, {r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1d0a4:	andeq	sp, r0, r0, lsr #22
   1d0a8:	push	{r0, r1, r6, r7, r8, r9, sl, fp, sp, lr}
   1d0ac:	blcs	2d874 <pclose@plt+0x2a264>
   1d0b0:	stcle	6, cr4, [r8, #-512]!	; 0xfffffe00
   1d0b4:			; <UNDEFINED> instruction: 0xf8d82700
   1d0b8:			; <UNDEFINED> instruction: 0xf8533084
   1d0bc:	ldmdbvs	r3!, {r0, r1, r2, r5, sp, lr}
   1d0c0:	vstrle	d2, [sp, #-0]
   1d0c4:	ldmdbvs	r3!, {sl, sp}^
   1d0c8:	eorpl	pc, r4, r3, asr r8	; <UNPREDICTABLE>
   1d0cc:	stmdbvs	r8!, {r0, sl, ip, sp}
   1d0d0:	stmda	sl!, {r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1d0d4:			; <UNDEFINED> instruction: 0xf7e64628
   1d0d8:	ldmdbvs	r3!, {r3, r5, fp, sp, lr, pc}
   1d0dc:	lfmle	f4, 2, [r2], #652	; 0x28c
   1d0e0:			; <UNDEFINED> instruction: 0xf7e66970
   1d0e4:	ldmvs	r3!, {r1, r5, fp, sp, lr, pc}
   1d0e8:	ldmvs	r8, {r0, r1, r3, r5, r8, ip, sp, pc}
   1d0ec:	ldmda	ip, {r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1d0f0:			; <UNDEFINED> instruction: 0xf7e668b0
   1d0f4:			; <UNDEFINED> instruction: 0x4630e81a
   1d0f8:			; <UNDEFINED> instruction: 0xf7e63701
   1d0fc:			; <UNDEFINED> instruction: 0xf8d8e816
   1d100:	adcsmi	r3, fp, #124	; 0x7c
   1d104:	movwcs	sp, #3287	; 0xcd7
   1d108:	rsbscc	pc, ip, r8, asr #17
   1d10c:	rsbcc	pc, ip, r8, asr #17
   1d110:	ldrhhi	lr, [r0, #141]!	; 0x8d
   1d114:	mcrrne	9, 12, r6, fp, cr2	; <UNPREDICTABLE>
   1d118:	ble	3adb6c <pclose@plt+0x3aa55c>
   1d11c:	bne	14b7330 <pclose@plt+0x14b3d20>
   1d120:	bl	e512c <pclose@plt+0xe1b1c>
   1d124:	and	r0, r2, r1, lsl #3
   1d128:	addsmi	r3, r0, #1
   1d12c:			; <UNDEFINED> instruction: 0xf851d004
   1d130:	movwcc	r3, #7940	; 0x1f04
   1d134:			; <UNDEFINED> instruction: 0x4770d0f8
   1d138:	andcs	r4, r1, r0, ror r7
   1d13c:	svclt	0x0000e7fb
   1d140:	ldcle	8, cr2, [r8, #-0]
   1d144:	mcrne	4, 2, fp, cr4, cr0, {1}
   1d148:	andcs	r6, r0, sp, lsl #16
   1d14c:			; <UNDEFINED> instruction: 0xf855e005
   1d150:	addsmi	r1, r1, #35	; 0x23
   1d154:	mrrcne	15, 11, fp, r8, cr4
   1d158:	stmdane	r3!, {r2, r3, r4, r9, sl, lr}
   1d15c:	b	13edb74 <pclose@plt+0x13ea564>
   1d160:	ldmle	r4!, {r0, r1, r4, r6, r8, r9}^
   1d164:	eorcc	pc, r0, r5, asr r8	; <UNPREDICTABLE>
   1d168:	svclt	0x0008429a
   1d16c:	andle	r3, r0, r1
   1d170:	ldclt	0, cr2, [r0], #-0
   1d174:	andcs	r4, r0, r0, ror r7
   1d178:	svclt	0x00004770
   1d17c:	ldrbmi	lr, [r0, sp, lsr #18]!
   1d180:			; <UNDEFINED> instruction: 0xf101b082
   1d184:	strmi	r0, [ip], -r8, lsl #20
   1d188:	strmi	r9, [r5], -sl, lsl #30
   1d18c:			; <UNDEFINED> instruction: 0xf04f4698
   1d190:	ldrbmi	r0, [r1], -ip, lsl #18
   1d194:	blx	27731e <pclose@plt+0x273d0e>
   1d198:			; <UNDEFINED> instruction: 0xf7fff602
   1d19c:			; <UNDEFINED> instruction: 0x4603ffd1
   1d1a0:			; <UNDEFINED> instruction: 0x46204611
   1d1a4:	stmdavs	fp!, {r0, r1, r3, r5, r6, r8, r9, fp, ip, sp, pc}
   1d1a8:	fstmiaxeq	r2, {d30}	;@ Deprecated
   1d1ac:	mulgt	r4, ip, r8
   1d1b0:			; <UNDEFINED> instruction: 0xd10345bc
   1d1b4:	eorscc	pc, r2, r3, asr r8	; <UNPREDICTABLE>
   1d1b8:	andsle	r4, r7, r3, asr #10
   1d1bc:			; <UNDEFINED> instruction: 0xf928f7ff
   1d1c0:	stmdbvs	fp!, {r3, r4, r6, r7, r8, ip, sp, pc}^
   1d1c4:	ldmdavs	sl, {r0, r1, r4, r5, sl, lr}^
   1d1c8:	bcs	c9938 <pclose@plt+0xc6328>
   1d1cc:	mulle	r1, fp, r8
   1d1d0:	bfi	r6, sl, #16, #15
   1d1d4:			; <UNDEFINED> instruction: 0x4621685a
   1d1d8:	strtmi	r4, [r8], -r3, asr #12
   1d1dc:			; <UNDEFINED> instruction: 0xf7ff9700
   1d1e0:	ldmdblt	r8, {r0, r2, r3, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
   1d1e4:	ldrmi	r6, [lr], #-2411	; 0xfffff695
   1d1e8:			; <UNDEFINED> instruction: 0xe7f168b3
   1d1ec:	tstle	r8, r9, lsl #30
   1d1f0:			; <UNDEFINED> instruction: 0x46204611
   1d1f4:			; <UNDEFINED> instruction: 0xf90cf7ff
   1d1f8:	andcs	fp, ip, r8, lsl r9
   1d1fc:	pop	{r1, ip, sp, pc}
   1d200:	strdcs	r8, [r0], -r0
   1d204:	pop	{r1, ip, sp, pc}
   1d208:	svclt	0x000087f0
   1d20c:	addsmi	r6, sl, #196608	; 0x30000
   1d210:	stmdavs	fp, {r0, r3, r9, fp, ip, lr, pc}
   1d214:	orreq	lr, r2, #3072	; 0xc00
   1d218:	andcc	r6, r1, #5832704	; 0x590000
   1d21c:	blne	15b330 <pclose@plt+0x157d20>
   1d220:	addmi	r6, sl, #65536	; 0x10000
   1d224:			; <UNDEFINED> instruction: 0x4770dbf8
   1d228:	blcs	13ca5c <pclose@plt+0x13944c>
   1d22c:	blcs	4912b0 <pclose@plt+0x48dca0>
   1d230:	andcs	sp, r0, r1
   1d234:	stmdavs	fp, {r4, r5, r6, r8, r9, sl, lr}^
   1d238:	rscsle	r2, sl, r0, lsl #22
   1d23c:	bcs	47caac <pclose@plt+0x47949c>
   1d240:	ldmdavs	sl, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}^
   1d244:	subvs	r6, sl, fp, asr r9
   1d248:	andsvs	fp, r1, r2, lsl #2
   1d24c:	blcs	7f7778 <pclose@plt+0x7f4168>
   1d250:	ldrdcs	pc, [r4], r0
   1d254:	eorne	pc, r1, r2, asr r8	; <UNPREDICTABLE>
   1d258:	eorne	pc, r3, r2, asr #16
   1d25c:	stcvs	12, cr13, [r2, #-932]	; 0xfffffc5c
   1d260:	blx	6566c <pclose@plt+0x6205c>
   1d264:	b	8d9e78 <pclose@plt+0x8d6868>
   1d268:	strvs	r0, [r2, #-515]	; 0xfffffdfd
   1d26c:	ldrtlt	lr, [r0], #-2017	; 0xfffff81f
   1d270:	ldrdmi	pc, [r4], r0
   1d274:	stmdbvs	sp, {r2, r6, r8, ip, sp, pc}^
   1d278:	sfmvs	f2, 4, [r3, #-4]
   1d27c:	eormi	pc, r5, r4, asr r8	; <UNPREDICTABLE>
   1d280:	tstmi	r3, #162	; 0xa2
   1d284:	strvs	r6, [r3, #-332]	; 0xfffffeb4
   1d288:	ldclt	0, cr2, [r0], #-0
   1d28c:	svclt	0x00004770
   1d290:	stmdavs	sl, {r0, r1, r3, r9, sl, fp, ip, sp, lr}^
   1d294:	svclt	0x00082b0b
   1d298:	andle	r6, r6, r1, lsl r1
   1d29c:	tstle	r6, r0, lsl fp
   1d2a0:	ldmvs	r8, {r0, r1, r3, r7, fp, sp, lr}^
   1d2a4:	stmdbvs	sl, {r4, r8, sp, lr}
   1d2a8:	andcs	r6, r0, sl, lsl r1
   1d2ac:	tstlt	sl, r0, ror r7
   1d2b0:	tstvs	r3, fp, lsl #18
   1d2b4:	blcs	374e8 <pclose@plt+0x33ed8>
   1d2b8:	stmdbvs	sl, {r0, r1, r2, r4, r5, r6, r7, ip, lr, pc}
   1d2bc:	tstvs	sl, r0
   1d2c0:	svclt	0x00004770
   1d2c4:	svcmi	0x00f0e92d
   1d2c8:	cfmadd32	mvax0, mvfx4, mvfx7, mvfx4
   1d2cc:			; <UNDEFINED> instruction: 0x6ec03a90
   1d2d0:	addlt	r6, r7, r3, ror #26
   1d2d4:	strcs	r4, [r0, #-1682]	; 0xfffff96e
   1d2d8:	ldrcs	r9, [r4], -r4, lsl #2
   1d2dc:	ldrdhi	pc, [r0], #-141	; 0xffffff73
   1d2e0:			; <UNDEFINED> instruction: 0xf8dd4601
   1d2e4:	movwls	r9, #20552	; 0x5048
   1d2e8:	svcvs	0x0062e007
   1d2ec:	andcs	pc, r3, #6144	; 0x1800
   1d2f0:	strbmi	r6, [r2, #-2130]	; 0xfffff7ae
   1d2f4:	mrrcne	15, 11, fp, sp, cr4
   1d2f8:	stmdbne	fp, {r0, r3, r4, r9, sl, lr}^
   1d2fc:	b	13edda8 <pclose@plt+0x13ea798>
   1d300:	ldclle	3, cr0, [r2], #396	; 0x18c
   1d304:	lfmle	f4, 2, [fp, #-672]	; 0xfffffd60
   1d308:	tstcs	r4, #392	; 0x188
   1d30c:	movwcs	pc, #23299	; 0x5b03	; <UNPREDICTABLE>
   1d310:	ldrmi	r6, [r8, #2139]	; 0x85b
   1d314:			; <UNDEFINED> instruction: 0xf04fbf18
   1d318:			; <UNDEFINED> instruction: 0x460135ff
   1d31c:	ldrcs	r2, [r4, -r0, lsl #12]
   1d320:	svcvs	0x0062e007
   1d324:	andcs	pc, r3, #7168	; 0x1c00
   1d328:	strbmi	r6, [sl, #-2130]	; 0xfffff7ae
   1d32c:	mrrcne	15, 11, fp, lr, cr4
   1d330:	stmibne	fp, {r0, r3, r4, r9, sl, lr}
   1d334:	b	13ede00 <pclose@plt+0x13ea7f0>
   1d338:	ldclle	3, cr0, [r2], #396	; 0x18c
   1d33c:	sfmle	f4, 2, [r2, #-704]	; 0xfffffd40
   1d340:	tstcs	r4, #392	; 0x188
   1d344:	movwcs	pc, #27395	; 0x6b03	; <UNPREDICTABLE>
   1d348:	ldrmi	r6, [r9, #2139]	; 0x85b
   1d34c:			; <UNDEFINED> instruction: 0xf04fbf18
   1d350:	blls	12af54 <pclose@plt+0x127944>
   1d354:	blcs	373c8 <pclose@plt+0x33db8>
   1d358:			; <UNDEFINED> instruction: 0xf04fdd30
   1d35c:			; <UNDEFINED> instruction: 0xf8da0b00
   1d360:			; <UNDEFINED> instruction: 0xf04f1000
   1d364:	svcvs	0x00670c14
   1d368:	bls	16ebf0 <pclose@plt+0x16b5e0>
   1d36c:	eorne	pc, fp, r1, asr r8	; <UNPREDICTABLE>
   1d370:	bcc	fe458bd4 <pclose@plt+0xfe4555c4>
   1d374:	blx	3373c6 <pclose@plt+0x333db6>
   1d378:			; <UNDEFINED> instruction: 0xf857fc01
   1d37c:			; <UNDEFINED> instruction: 0xf852700c
   1d380:	stmib	sp, {r0, r1, r2, r4, r5, sp}^
   1d384:	andls	r8, r3, #0, 10
   1d388:			; <UNDEFINED> instruction: 0xff96f7fe
   1d38c:	ldrdne	pc, [r0], -sl
   1d390:	blls	483ba4 <pclose@plt+0x480594>
   1d394:	eorne	pc, fp, r1, asr r8	; <UNPREDICTABLE>
   1d398:	strls	lr, [r0], -sp, asr #19
   1d39c:	strtmi	r4, [r0], -r7, lsl #12
   1d3a0:			; <UNDEFINED> instruction: 0xff8af7fe
   1d3a4:	andle	r4, r3, r7, lsl #5
   1d3a8:	andlt	r2, r7, r1
   1d3ac:	svchi	0x00f0e8bd
   1d3b0:			; <UNDEFINED> instruction: 0xf10b9b04
   1d3b4:	ldmdavs	fp, {r0, r8, r9, fp}
   1d3b8:	blle	ff42ea2c <pclose@plt+0xff42b41c>
   1d3bc:	ldrb	r2, [r4, r0]!
   1d3c0:	ldrbcc	pc, [pc, #79]!	; 1d417 <pclose@plt+0x19e07>	; <UNPREDICTABLE>
   1d3c4:			; <UNDEFINED> instruction: 0xf04fe7a9
   1d3c8:			; <UNDEFINED> instruction: 0xe7c236ff
   1d3cc:	mvnsmi	lr, sp, lsr #18
   1d3d0:	rsble	r2, r1, r0, lsl #18
   1d3d4:	strmi	r6, [pc], -sl, asr #16
   1d3d8:	subsle	r2, sp, r0, lsl #20
   1d3dc:			; <UNDEFINED> instruction: 0x3600e9d0
   1d3e0:	bl	1aebf8 <pclose@plt+0x1ab5e8>
   1d3e4:	addmi	r0, fp, #-2147483632	; 0x80000010
   1d3e8:	vmlscs.f64	d13, d0, d23
   1d3ec:			; <UNDEFINED> instruction: 0xf1c2d072
   1d3f0:			; <UNDEFINED> instruction: 0xf1c60e00
   1d3f4:	b	7a03fc <pclose@plt+0x79cdec>
   1d3f8:	bl	1a1030 <pclose@plt+0x19da20>
   1d3fc:			; <UNDEFINED> instruction: 0xf1060842
   1d400:			; <UNDEFINED> instruction: 0xf10230ff
   1d404:	strle	r3, [r2, #-767]!	; 0xfffffd01
   1d408:	ldmvs	r9!, {r1, r2, r5, r7, fp, sp, lr}
   1d40c:	svclt	0x00bbe010
   1d410:	rscscc	pc, pc, #-2147483648	; 0x80000000
   1d414:	ldmcc	pc!, {r3, r8, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   1d418:	rscscc	pc, pc, r0, lsl #2
   1d41c:	vmlseq.f32	s28, s4, s31
   1d420:			; <UNDEFINED> instruction: 0xf846bfb4
   1d424:	b	1be94cc <pclose@plt+0x1be5ebc>
   1d428:	b	7a0430 <pclose@plt+0x79ce20>
   1d42c:	strle	r0, [lr, #-3852]	; 0xfffff0f4
   1d430:	eorcc	pc, r2, r1, asr r8	; <UNPREDICTABLE>
   1d434:	eorpl	pc, r0, r6, asr r8	; <UNPREDICTABLE>
   1d438:			; <UNDEFINED> instruction: 0xd1e8429d
   1d43c:	stmdacc	r1, {r0, r9, fp, ip, sp}
   1d440:	vmlseq.f32	s28, s4, s31
   1d444:			; <UNDEFINED> instruction: 0x0c00ea6f
   1d448:	svceq	0x000cea1e
   1d44c:	bcs	52814 <pclose@plt+0x4f204>
   1d450:	andcc	sp, r1, #9216	; 0x2400
   1d454:	bl	fea376dc <pclose@plt+0xfea340cc>
   1d458:	ldmvs	r9!, {r1, fp}
   1d45c:	bl	1d6ac <pclose@plt+0x1a09c>
   1d460:			; <UNDEFINED> instruction: 0xf7e50088
   1d464:	ldmdavs	sl!, {r4, r5, r6, r9, sl, fp, sp, lr, pc}^
   1d468:	bl	775f4 <pclose@plt+0x73fe4>
   1d46c:	cdpne	2, 5, cr0, cr6, cr2, {2}
   1d470:	andeq	lr, r8, #182272	; 0x2c800
   1d474:	stmiavs	r0!, {r4, ip, lr, pc}
   1d478:	ldrmi	r1, [r1], #-3659	; 0xfffff1b5
   1d47c:			; <UNDEFINED> instruction: 0xf8506061
   1d480:	ldmne	pc, {r1, r2, r5, lr}	; <UNPREDICTABLE>
   1d484:	eorne	pc, r3, r0, asr r8	; <UNPREDICTABLE>
   1d488:	sfmle	f4, 4, [r9, #-560]	; 0xfffffdd0
   1d48c:			; <UNDEFINED> instruction: 0xf1063a01
   1d490:			; <UNDEFINED> instruction: 0xf84036ff
   1d494:	mvnsle	r4, r7, lsr #32
   1d498:	ldrtmi	r2, [r0], -r0, lsl #12
   1d49c:	ldrhhi	lr, [r0, #141]!	; 0x8d
   1d4a0:			; <UNDEFINED> instruction: 0xf8403b01
   1d4a4:	strble	r1, [sl, #39]!	; 0x27
   1d4a8:	bl	1d6f8 <pclose@plt+0x1a0e8>
   1d4ac:	strcs	r0, [r0], -r8, lsl #3
   1d4b0:	cdp	7, 4, cr15, cr8, cr5, {7}
   1d4b4:	pop	{r4, r5, r9, sl, lr}
   1d4b8:	ldrmi	r8, [sl], #-496	; 0xfffffe10
   1d4bc:	sbcseq	r6, r1, r0, lsl #17
   1d4c0:			; <UNDEFINED> instruction: 0xf7e50055
   1d4c4:	cmnlt	r8, ip, lsl #29
   1d4c8:	ldmdavs	sl!, {r1, r2, r5, r6, fp, sp, lr}^
   1d4cc:	eorvs	r6, r5, r0, lsr #1
   1d4d0:	orrle	r2, ip, r0, lsl #28
   1d4d4:	ldmdavs	sl!, {r1, r5, r6, sp, lr}^
   1d4d8:	ldmvs	r9!, {r5, r7, fp, sp, lr}
   1d4dc:			; <UNDEFINED> instruction: 0xf7e50092
   1d4e0:			; <UNDEFINED> instruction: 0xe7daee32
   1d4e4:	ldrb	r2, [r8, ip, lsl #12]
   1d4e8:	svcmi	0x00f0e92d
   1d4ec:	blx	1e7126 <pclose@plt+0x1e3b16>
   1d4f0:	mrrcmi	7, 0, pc, lr, cr2	; <UNPREDICTABLE>
   1d4f4:	bmi	17aef40 <pclose@plt+0x17ab930>
   1d4f8:	stmdbvs	lr, {r2, r3, r4, r5, r6, sl, lr}^
   1d4fc:	stmiapl	r2!, {r0, r1, r2, r3, r7, ip, sp, pc}
   1d500:			; <UNDEFINED> instruction: 0x460c443e
   1d504:	andls	r6, sp, #1179648	; 0x120000
   1d508:	andeq	pc, r0, #79	; 0x4f
   1d50c:	ldmdavs	r0!, {r2, ip, pc}^
   1d510:	movwcs	r9, #773	; 0x305
   1d514:	andls	r3, r7, r1
   1d518:	addeq	r9, r0, r8, lsl #6
   1d51c:	cdp	7, 15, cr15, cr2, cr5, {7}
   1d520:	stmdacs	r0, {r0, r3, ip, pc}
   1d524:	addshi	pc, sp, r0
   1d528:	b	13f75b0 <pclose@plt+0x13f3fa0>
   1d52c:	stmibvs	r2!, {r0, r3, r6, r7, r8, sl}
   1d530:	cmnmi	pc, #1325400064	; 0x4f000000	; <UNPREDICTABLE>
   1d534:	vmul.f<illegal width 8>	d17, d0, d1[0]
   1d538:	ldrtmi	r0, [sl], #-771	; 0xfffffcfd
   1d53c:	cdpcc	0, 15, cr15, cr15, cr15, {2}
   1d540:	ldrdgt	pc, [r4], -r1
   1d544:	and	pc, r4, r2, asr #17
   1d548:	movweq	lr, #14860	; 0x3a0c
   1d54c:	cmple	fp, r0, lsl #22
   1d550:	ldreq	r7, [fp, -fp, lsl #18]
   1d554:	stmdbvs	r0!, {r5, r6, r8, sl, ip, lr, pc}^
   1d558:	ldmdavs	sl, {r0, r1, r6, r7, r8, fp, ip}^
   1d55c:	vldrle	s5, [fp, #-0]
   1d560:			; <UNDEFINED> instruction: 0xf10d2200
   1d564:			; <UNDEFINED> instruction: 0x46150b1c
   1d568:	beq	3596ac <pclose@plt+0x35609c>
   1d56c:	ands	r9, r2, r3, lsl #4
   1d570:	vmlage.f16	s24, s20, s14	; <UNPREDICTABLE>
   1d574:	andeq	lr, r7, r6, lsl #17
   1d578:			; <UNDEFINED> instruction: 0x46584631
   1d57c:			; <UNDEFINED> instruction: 0xff26f7ff
   1d580:	stmibvs	r3!, {r3, r4, r5, r6, r7, r8, fp, ip, sp, pc}
   1d584:	ldmdavs	fp, {r0, r1, r6, sl, lr}^
   1d588:	stmdbvs	r0!, {r0, r1, r6, r8, r9, ip, sp, pc}^
   1d58c:	strcc	r1, [r1, #-2499]	; 0xfffff63d
   1d590:	adcmi	r6, sl, #5898240	; 0x5a0000
   1d594:	ldmvs	fp, {r0, r1, r4, r6, r8, sl, fp, ip, lr, pc}
   1d598:			; <UNDEFINED> instruction: 0xf85369a1
   1d59c:	blx	2a563a <pclose@plt+0x2a202a>
   1d5a0:	strbmi	pc, [r1], #-2050	; 0xfffff7fe	; <UNPREDICTABLE>
   1d5a4:	mrrcne	8, 4, r6, lr, cr11
   1d5a8:	movwcs	fp, #7940	; 0x1f04
   1d5ac:	rscle	r9, sp, r3, lsl #6
   1d5b0:	bicsle	r2, sp, r0, lsl #22
   1d5b4:	strtmi	sl, [r1], -sl, lsl #28
   1d5b8:			; <UNDEFINED> instruction: 0xf7ff4630
   1d5bc:	stmdacs	r0, {r0, r2, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   1d5c0:			; <UNDEFINED> instruction: 0x4603d0da
   1d5c4:	bmi	aafa78 <pclose@plt+0xaac468>
   1d5c8:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
   1d5cc:	bls	377618 <pclose@plt+0x374008>
   1d5d0:	qdaddle	r4, r1, r8
   1d5d4:	andlt	r4, pc, r8, lsl r6	; <UNPREDICTABLE>
   1d5d8:	svchi	0x00f0e8bd
   1d5dc:	movwcs	r9, #6156	; 0x180c
   1d5e0:			; <UNDEFINED> instruction: 0xf7e59303
   1d5e4:	ldrb	lr, [r0, r2, lsr #27]
   1d5e8:			; <UNDEFINED> instruction: 0xb1ab6873
   1d5ec:	ldmdavs	fp, {r0, r1, r4, r5, r7, fp, sp, lr}
   1d5f0:	sbceq	lr, r3, r0, lsl #22
   1d5f4:	ldrbeq	r7, [sl, -r3, lsl #19]
   1d5f8:	vraddhn.i16	d29, q14, q13
   1d5fc:	strbmi	r2, [fp], -r9, lsl #4
   1d600:	strbmi	r9, [r9], -r0, lsl #4
   1d604:	strtmi	r4, [r0], -sl, asr #12
   1d608:	blx	ff55b60e <pclose@plt+0xff557ffe>
   1d60c:	stmdacs	r0, {r0, r1, r9, sl, lr}
   1d610:	stmdavs	r1!, {r3, r4, r6, r7, r8, ip, lr, pc}
   1d614:	ldr	r4, [fp, r9, lsr #8]
   1d618:	strbmi	sl, [r9], -r7, lsl #26
   1d61c:			; <UNDEFINED> instruction: 0xf7fe4628
   1d620:	ldrshlt	pc, [r0, #231]!	; 0xe7	; <UNPREDICTABLE>
   1d624:	ldm	r5, {r2, r5, r7, r8, fp, sp, lr}
   1d628:	strtmi	r0, [r7], #-7
   1d62c:	andeq	lr, r7, r7, lsl #17
   1d630:	ldm	r5, {r8, r9, sp}
   1d634:	stcls	0, cr0, [r4], {7}
   1d638:	andeq	lr, r7, r4, lsl #17
   1d63c:	stcge	7, cr14, [r7, #-776]	; 0xfffffcf8
   1d640:	strtmi	r4, [r8], -r9, asr #12
   1d644:	mcr2	7, 7, pc, cr4, cr14, {7}	; <UNPREDICTABLE>
   1d648:	blls	189bb0 <pclose@plt+0x1865a0>
   1d64c:			; <UNDEFINED> instruction: 0xf0839903
   1d650:	stmibvs	r4!, {r0, r8, r9}
   1d654:	bl	12dec0 <pclose@plt+0x12a8b0>
   1d658:	rscle	r0, r4, r7, lsl #4
   1d65c:	subsvs	r2, r3, r0, lsl #6
   1d660:	movwcs	lr, #51174	; 0xc7e6
   1d664:			; <UNDEFINED> instruction: 0xf7e5e7ae
   1d668:	svclt	0x0000edae
   1d66c:	andeq	lr, r1, r0, ror r7
   1d670:	andeq	r0, r0, r0, ror #4
   1d674:	andeq	lr, r1, r0, lsr #13
   1d678:	svcmi	0x00f0e92d
   1d67c:	bmi	def0d0 <pclose@plt+0xdebac0>
   1d680:	blmi	deef00 <pclose@plt+0xdeb8f0>
   1d684:	stmdavs	ip, {r0, r1, r2, r7, ip, sp, pc}^
   1d688:	sxtab16mi	r4, r0, sl, ror #8
   1d68c:	ldmpl	r3, {r0, r3, r7, r9, sl, lr}^
   1d690:	adceq	r2, r0, r0, lsl #14
   1d694:	movwls	r6, #22555	; 0x581b
   1d698:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1d69c:	strls	r9, [r3, -r2, lsl #8]
   1d6a0:	cdp	7, 3, cr15, cr0, cr5, {7}
   1d6a4:	stmdacs	r0, {r2, ip, pc}
   1d6a8:	adcsmi	sp, ip, #84	; 0x54
   1d6ac:	beq	259ae8 <pclose@plt+0x2564d8>
   1d6b0:			; <UNDEFINED> instruction: 0xf8d9dd30
   1d6b4:			; <UNDEFINED> instruction: 0xf8d83008
   1d6b8:			; <UNDEFINED> instruction: 0xf8531018
   1d6bc:	movwcs	r2, #49191	; 0xc027
   1d6c0:			; <UNDEFINED> instruction: 0x1c02fb03
   1d6c4:	ldrdne	pc, [r4], -ip
   1d6c8:			; <UNDEFINED> instruction: 0xdd2d2900
   1d6cc:	ldrdmi	pc, [r8], -ip
   1d6d0:			; <UNDEFINED> instruction: 0xf8d82000
   1d6d4:			; <UNDEFINED> instruction: 0xf1a45000
   1d6d8:	and	r0, r2, r4, lsl #28
   1d6dc:	addmi	r3, r1, #1
   1d6e0:			; <UNDEFINED> instruction: 0xf85ed022
   1d6e4:	bl	1712fc <pclose@plt+0x16dcec>
   1d6e8:	ldmdbvc	fp, {r2, r6, r7, r8, r9}
   1d6ec:			; <UNDEFINED> instruction: 0xd1f5429e
   1d6f0:	eorscc	pc, r4, r5, asr r8	; <UNPREDICTABLE>
   1d6f4:			; <UNDEFINED> instruction: 0xd1f1459b
   1d6f8:	andsle	r3, r5, r1, lsl #8
   1d6fc:			; <UNDEFINED> instruction: 0x4651465b
   1d700:	strls	r4, [r0], -r0, asr #12
   1d704:	ldc2	7, cr15, [sl, #-1020]!	; 0xfffffc04
   1d708:			; <UNDEFINED> instruction: 0xf8d9b9a0
   1d70c:	strcc	r3, [r1, -r4]
   1d710:	sfmle	f4, 2, [lr], {187}	; 0xbb
   1d714:	ldrdeq	pc, [r8], -r9
   1d718:			; <UNDEFINED> instruction: 0xf7e52400
   1d71c:	ldm	sl, {r1, r2, r8, sl, fp, sp, lr, pc}
   1d720:	stm	r9, {r0, r1, r2}
   1d724:	and	r0, r9, r7
   1d728:	ldrbmi	r4, [r0], -r1, ror #12
   1d72c:	mcr2	7, 2, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
   1d730:	rscle	r2, sl, r0, lsl #16
   1d734:	stmdals	r4, {r2, r9, sl, lr}
   1d738:	ldcl	7, cr15, [r6], #916	; 0x394
   1d73c:	blmi	22ff68 <pclose@plt+0x22c958>
   1d740:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1d744:	blls	1777b4 <pclose@plt+0x1741a4>
   1d748:	qaddle	r4, sl, r5
   1d74c:	andlt	r4, r7, r0, lsr #12
   1d750:	svchi	0x00f0e8bd
   1d754:	ldrb	r2, [r1, ip, lsl #8]!
   1d758:	ldc	7, cr15, [r4, #-916]!	; 0xfffffc6c
   1d75c:	andeq	lr, r1, r0, ror #11
   1d760:	andeq	r0, r0, r0, ror #4
   1d764:	andeq	lr, r1, r8, lsr #10
   1d768:	svcmi	0x00f8e92d
   1d76c:	stmdavs	r9, {r0, r3, r7, r9, sl, lr}^
   1d770:	subsle	r2, r6, r0, lsl #18
   1d774:			; <UNDEFINED> instruction: 0x46936854
   1d778:	subsle	r2, r1, r0, lsl #24
   1d77c:	stmdbne	sp, {r0, r1, r6, fp, sp, lr}
   1d780:	strmi	r6, [r0], r6, lsl #16
   1d784:	stmvs	r0, {r0, r1, r2, r3, r5, r6, r7, fp, ip}
   1d788:	sfmle	f4, 2, [r5], #-732	; 0xfffffd24
   1d78c:	ldrdge	pc, [r8], -r9
   1d790:			; <UNDEFINED> instruction: 0xf8db1e4f
   1d794:			; <UNDEFINED> instruction: 0xf1042008
   1d798:	ldrmi	r3, [r9], #-3327	; 0xfffff301
   1d79c:	strtmi	r3, [r1], #-2817	; 0xfffff4ff
   1d7a0:	eormi	pc, r7, sl, asr r8	; <UNPREDICTABLE>
   1d7a4:	eorpl	pc, ip, r2, asr r8	; <UNPREDICTABLE>
   1d7a8:	andle	r4, r7, ip, lsr #5
   1d7ac:			; <UNDEFINED> instruction: 0xf1bcda3c
   1d7b0:	ldrle	r0, [sl], #-3073	; 0xfffff3ff
   1d7b4:	eorpl	pc, ip, r2, asr r8	; <UNPREDICTABLE>
   1d7b8:	mvnsle	r4, ip, lsr #5
   1d7bc:	blle	2683c4 <pclose@plt+0x264db4>
   1d7c0:	streq	lr, [r3, #2816]	; 0xb00
   1d7c4:	blcc	957d0 <pclose@plt+0x921c0>
   1d7c8:			; <UNDEFINED> instruction: 0xf855d304
   1d7cc:	adcmi	r6, r6, #4, 18	; 0x10000
   1d7d0:	strdle	sp, [r2], -r9
   1d7d4:			; <UNDEFINED> instruction: 0xf8403901
   1d7d8:	svccc	0x00014021
   1d7dc:			; <UNDEFINED> instruction: 0xf1bcd405
   1d7e0:	strle	r0, [r2], #-3073	; 0xfffff3ff
   1d7e4:	eormi	pc, r7, sl, asr r8	; <UNPREDICTABLE>
   1d7e8:			; <UNDEFINED> instruction: 0xf8d8e7e4
   1d7ec:			; <UNDEFINED> instruction: 0xf8d93004
   1d7f0:			; <UNDEFINED> instruction: 0xf8db4004
   1d7f4:	subsmi	r2, sp, #4
   1d7f8:	ldrmi	r4, [r4], #-1052	; 0xfffffbe4
   1d7fc:	bne	18a17b8 <pclose@plt+0x189e1a8>
   1d800:	bcs	2c80c <pclose@plt+0x291fc>
   1d804:	strcs	fp, [r0, #-4052]	; 0xfffff02c
   1d808:	streq	pc, [r1, #-5]
   1d80c:	blcc	63a8c <pclose@plt+0x6047c>
   1d810:	andvs	pc, r4, r8, asr #17
   1d814:	umullseq	fp, r2, r5, r9
   1d818:	orreq	lr, r1, r0, lsl #22
   1d81c:	ldc	7, cr15, [r2], {229}	; 0xe5
   1d820:	strmi	r2, [r8], -r0, lsl #2
   1d824:	svchi	0x00f8e8bd
   1d828:	ldrble	r3, [lr], #3841	; 0xf01
   1d82c:	eormi	pc, r7, sl, asr r8	; <UNPREDICTABLE>
   1d830:	blcc	97720 <pclose@plt+0x94110>
   1d834:	eorpl	pc, r7, r0, asr #16
   1d838:	rscle	r1, ip, sp, asr ip
   1d83c:	eorvs	pc, r4, r0, asr r8	; <UNPREDICTABLE>
   1d840:			; <UNDEFINED> instruction: 0xf850189f
   1d844:	adcmi	r5, lr, #35	; 0x23
   1d848:	bcc	9501c <pclose@plt+0x91a0c>
   1d84c:	ldrbtcc	pc, [pc], #260	; 1d854 <pclose@plt+0x1a244>	; <UNPREDICTABLE>
   1d850:	eorvs	pc, r7, r0, asr #16
   1d854:			; <UNDEFINED> instruction: 0xe7dfd1f2
   1d858:	adceq	r4, r9, r5, lsr r4
   1d85c:	ldc	7, cr15, [lr], #916	; 0x394
   1d860:			; <UNDEFINED> instruction: 0xf8d9b150
   1d864:			; <UNDEFINED> instruction: 0xf8db1004
   1d868:			; <UNDEFINED> instruction: 0xf8d84004
   1d86c:			; <UNDEFINED> instruction: 0xf8c83004
   1d870:			; <UNDEFINED> instruction: 0xf8c80008
   1d874:	str	r5, [r9, r0]
   1d878:	ldrb	r2, [r2, ip, lsl #2]
   1d87c:	mvnsmi	lr, sp, lsr #18
   1d880:	stmdavs	lr, {r7, r9, sl, lr}
   1d884:	cdpcs	0, 1, cr11, cr15, cr4, {4}
   1d888:	cmneq	r5, r5, lsr #32
   1d88c:	strcc	r6, [r1], -r4, lsl #16
   1d890:	andvs	r1, lr, r8, lsr #26
   1d894:	stmdbls	sl, {r0, r1, r2, r5, r6, r8, fp, ip}
   1d898:	adcsvs	r3, sl, r0, lsl r5
   1d89c:	rscsvs	r4, fp, r5, lsr #8
   1d8a0:	stceq	0, cr15, [r0], {79}	; 0x4f
   1d8a4:			; <UNDEFINED> instruction: 0xf8c74404
   1d8a8:	stmdbgt	r3, {r2, lr, pc}
   1d8ac:	mnfeqe	f7, f7
   1d8b0:	ldrbtcc	pc, [pc], pc, asr #32	; <UNPREDICTABLE>
   1d8b4:	andeq	lr, r3, lr, lsl #17
   1d8b8:			; <UNDEFINED> instruction: 0xf0217ba9
   1d8bc:			; <UNDEFINED> instruction: 0x73a9010c
   1d8c0:			; <UNDEFINED> instruction: 0xcc04e9c7
   1d8c4:	tstlt	r2, lr, lsr r2
   1d8c8:	tstlt	r3, r4, lsl r0
   1d8cc:			; <UNDEFINED> instruction: 0x4620601c
   1d8d0:	pop	{r2, ip, sp, pc}
   1d8d4:	vst4.<illegal width 64>	{d24,d26,d28,d30}, [pc :256], r0
   1d8d8:	stmib	sp, {r0, r3, r4, r5, r6, ip, sp, lr}^
   1d8dc:	tstls	r1, r2, lsl #6
   1d8e0:	ldc	7, cr15, [r0, #-916]	; 0xfffffc6c
   1d8e4:	stmdacs	r0, {r2, r9, sl, lr}
   1d8e8:			; <UNDEFINED> instruction: 0xf8d8d0f1
   1d8ec:	andcs	r7, r4, r0
   1d8f0:	movwcs	lr, #10717	; 0x29dd
   1d8f4:	stmdbls	r1, {r0, r9, sl, sp}
   1d8f8:			; <UNDEFINED> instruction: 0xf8c82500
   1d8fc:	eorvs	r4, r7, r0
   1d900:	svclt	0x0000e7c7
   1d904:	blmi	a301a8 <pclose@plt+0xa2cb98>
   1d908:	push	{r1, r3, r4, r5, r6, sl, lr}
   1d90c:	strdlt	r4, [r4], r0
   1d910:			; <UNDEFINED> instruction: 0xf10158d3
   1d914:	stmdavs	r5, {r3, r4, r5, r9, sl}
   1d918:	strbeq	pc, [r0, -r1, lsl #2]	; <UNPREDICTABLE>
   1d91c:	stmdaeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}
   1d920:	movwls	r6, #14363	; 0x381b
   1d924:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1d928:	and	r4, r2, r4, lsl #12
   1d92c:	stmdaeq	r4, {r0, r2, r8, ip, sp, lr, pc}
   1d930:	movwcs	r4, #1564	; 0x61c
   1d934:	tsteq	r4, r4, lsl #2	; <UNPREDICTABLE>
   1d938:	tstls	r0, sl, lsl r6
   1d93c:			; <UNDEFINED> instruction: 0x46394630
   1d940:			; <UNDEFINED> instruction: 0xff9cf7ff
   1d944:	andeq	pc, r0, r8, asr #17
   1d948:	strdvs	fp, [r5], -r0
   1d94c:	ldrdpl	pc, [r0], -r8
   1d950:			; <UNDEFINED> instruction: 0xf0437eab
   1d954:	strtvc	r0, [fp], r4, lsl #6
   1d958:	blcs	37aec <pclose@plt+0x344dc>
   1d95c:	stmiavs	r2!, {r1, r2, r5, r6, r7, r8, ip, lr, pc}
   1d960:	svclt	0x0018429a
   1d964:	andle	r2, r9, r0, lsl #20
   1d968:	stmdaeq	r8, {r0, r2, r8, ip, sp, lr, pc}
   1d96c:			; <UNDEFINED> instruction: 0xe7e04614
   1d970:	stmiavs	r2!, {r2, r4, r9, sl, lr}
   1d974:	svclt	0x0018429a
   1d978:	mvnsle	r2, r0, lsl #20
   1d97c:	strtmi	r6, [r3], -r2, lsr #16
   1d980:	bcs	37a3c <pclose@plt+0x3442c>
   1d984:	stmdals	r2, {r2, r4, r5, r6, r7, r8, ip, lr, pc}
   1d988:	blmi	1f01b0 <pclose@plt+0x1ecba0>
   1d98c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1d990:	blls	f7a00 <pclose@plt+0xf43f0>
   1d994:	qaddle	r4, sl, r2
   1d998:	pop	{r2, ip, sp, pc}
   1d99c:			; <UNDEFINED> instruction: 0xf7e581f0
   1d9a0:	svclt	0x0000ec12
   1d9a4:	andeq	lr, r1, r0, ror #6
   1d9a8:	andeq	r0, r0, r0, ror #4
   1d9ac:	ldrdeq	lr, [r1], -ip
   1d9b0:	svcmi	0x00f0e92d
   1d9b4:	ldmdami	lr, {r7, r9, sl, lr}^
   1d9b8:	bmi	17af214 <pclose@plt+0x17abc04>
   1d9bc:	svcvc	0x000bb089
   1d9c0:	stmdavs	r9, {r3, r4, r5, r6, sl, lr}
   1d9c4:			; <UNDEFINED> instruction: 0xf0135882
   1d9c8:	stmdavs	ip!, {r4, r8, r9, sl}^
   1d9cc:	andls	r6, r7, #1179648	; 0x120000
   1d9d0:	andeq	pc, r0, #79	; 0x4f
   1d9d4:	addhi	pc, r3, r0
   1d9d8:	rsble	r2, r0, r0, lsl #24
   1d9dc:	blcs	7f7f90 <pclose@plt+0x7f4980>
   1d9e0:	stcvs	12, cr13, [sl, #-324]	; 0xfffffebc
   1d9e4:	vpmax.u8	d15, d3, d18
   1d9e8:	strble	r0, [ip, #-2011]	; 0xfffff825
   1d9ec:	ldmdbeq	r8!, {r0, r8, ip, sp, lr, pc}
   1d9f0:	mrscc	r2, SPSR_irq
   1d9f4:			; <UNDEFINED> instruction: 0xf10d461a
   1d9f8:			; <UNDEFINED> instruction: 0x46480a14
   1d9fc:	andge	pc, r0, sp, asr #17
   1da00:	tstls	r3, r8, lsl #12
   1da04:			; <UNDEFINED> instruction: 0xf88d2709
   1da08:			; <UNDEFINED> instruction: 0xf7ff6018
   1da0c:	movwcs	pc, #3895	; 0xf37	; <UNPREDICTABLE>
   1da10:	ldrmi	r9, [sl], -r3, lsl #18
   1da14:	andge	pc, r0, sp, asr #17
   1da18:	andsvc	pc, r8, sp, lsl #17
   1da1c:	strbmi	r4, [r8], -r6, lsl #12
   1da20:			; <UNDEFINED> instruction: 0xff2cf7ff
   1da24:	strmi	r9, [r7], -r3, lsl #18
   1da28:	ldrtmi	r4, [fp], -r2, lsr #12
   1da2c:			; <UNDEFINED> instruction: 0xf8cd4648
   1da30:	mrsls	sl, (UNDEF: 3)
   1da34:			; <UNDEFINED> instruction: 0xf88d2410
   1da38:			; <UNDEFINED> instruction: 0xf7ff4018
   1da3c:	stmdbls	r3, {r0, r1, r2, r3, r4, r8, r9, sl, fp, ip, sp, lr, pc}
   1da40:	strbmi	r4, [r8], -r3, lsl #13
   1da44:			; <UNDEFINED> instruction: 0x4632465b
   1da48:	andge	pc, r0, sp, asr #17
   1da4c:			; <UNDEFINED> instruction: 0xf88d2410
   1da50:			; <UNDEFINED> instruction: 0xf7ff4018
   1da54:			; <UNDEFINED> instruction: 0xf1bbff13
   1da58:	svclt	0x00180f00
   1da5c:	strmi	r2, [r4], -r0, lsl #16
   1da60:	svccs	0x0000d05f
   1da64:	mcrcs	15, 0, fp, cr0, cr8, {0}
   1da68:	stmdbvs	sl!, {r0, r1, r3, r4, r6, ip, lr, pc}^
   1da6c:	cmnvs	sl, fp, lsr #29
   1da70:	biceq	pc, r0, #201326595	; 0xc000003
   1da74:	mrcvc	1, 5, r6, cr10, cr2, {3}
   1da78:	sbceq	pc, r3, #-1946157055	; 0x8c000001
   1da7c:	mrcvc	6, 5, r7, cr2, cr10, {5}
   1da80:	sbceq	pc, r3, #-1946157055	; 0x8c000001
   1da84:	bmi	b3b554 <pclose@plt+0xb37f44>
   1da88:	ldrbtmi	r4, [sl], #-2858	; 0xfffff4d6
   1da8c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1da90:	subsmi	r9, sl, r7, lsl #22
   1da94:	strtmi	sp, [r0], -sl, asr #2
   1da98:	pop	{r0, r3, ip, sp, pc}
   1da9c:			; <UNDEFINED> instruction: 0xf1018ff0
   1daa0:			; <UNDEFINED> instruction: 0x46230938
   1daa4:	strtmi	r3, [r2], -r0, asr #2
   1daa8:	beq	559ee4 <pclose@plt+0x5568d4>
   1daac:			; <UNDEFINED> instruction: 0xf8cd4648
   1dab0:	strcs	sl, [r8], -r0
   1dab4:			; <UNDEFINED> instruction: 0xf88d9103
   1dab8:			; <UNDEFINED> instruction: 0xf7ff6018
   1dabc:	stmdbls	r3, {r0, r1, r2, r3, r4, r6, r7, r9, sl, fp, ip, sp, lr, pc}
   1dac0:	strtmi	r4, [r2], -r3, lsr #12
   1dac4:	andge	pc, r0, sp, asr #17
   1dac8:			; <UNDEFINED> instruction: 0xf88d2409
   1dacc:			; <UNDEFINED> instruction: 0x46064018
   1dad0:			; <UNDEFINED> instruction: 0xf7ff4648
   1dad4:	stmdbls	r3, {r0, r1, r4, r6, r7, r9, sl, fp, ip, sp, lr, pc}
   1dad8:	strmi	r4, [r7], -r3, lsl #13
   1dadc:			; <UNDEFINED> instruction: 0xf101e7b1
   1dae0:			; <UNDEFINED> instruction: 0x463b0938
   1dae4:	ldrtmi	r3, [sl], -r0, asr #2
   1dae8:	beq	559f24 <pclose@plt+0x556914>
   1daec:			; <UNDEFINED> instruction: 0xf8cd4648
   1daf0:	strcs	sl, [r8], -r0
   1daf4:			; <UNDEFINED> instruction: 0xf88d9103
   1daf8:			; <UNDEFINED> instruction: 0xf7ff6018
   1dafc:	stmdbls	r3, {r0, r1, r2, r3, r4, r5, r7, r9, sl, fp, ip, sp, lr, pc}
   1db00:			; <UNDEFINED> instruction: 0x463a463b
   1db04:	andge	pc, r0, sp, asr #17
   1db08:			; <UNDEFINED> instruction: 0xf88d2709
   1db0c:			; <UNDEFINED> instruction: 0x46067018
   1db10:			; <UNDEFINED> instruction: 0xf7ff4648
   1db14:	stmdbls	r3, {r0, r1, r4, r5, r7, r9, sl, fp, ip, sp, lr, pc}
   1db18:	strmi	r4, [r3], r7, lsl #12
   1db1c:	orrle	r2, r3, r0, lsl #24
   1db20:	movwcs	lr, #51087	; 0xc78f
   1db24:			; <UNDEFINED> instruction: 0xf8c82400
   1db28:	str	r3, [ip, r0]!
   1db2c:	bl	12dbac8 <pclose@plt+0x12d84b8>
   1db30:	andeq	lr, r1, r8, lsr #5
   1db34:	andeq	r0, r0, r0, ror #4
   1db38:	ldrdeq	lr, [r1], -lr	; <UNPREDICTABLE>
   1db3c:			; <UNDEFINED> instruction: 0x460cb530
   1db40:	addlt	r6, r3, sl, asr #16
   1db44:			; <UNDEFINED> instruction: 0x46054919
   1db48:	ldrbtmi	r4, [r9], #-2841	; 0xfffff4e7
   1db4c:	ldmdavs	fp, {r0, r1, r3, r6, r7, fp, ip, lr}
   1db50:			; <UNDEFINED> instruction: 0xf04f9301
   1db54:	movwcs	r0, #768	; 0x300
   1db58:	tstlt	r2, r0, lsl #6
   1db5c:	blcs	47d3b0 <pclose@plt+0x479da0>
   1db60:	stmiavs	r2!, {r0, r1, r2, r3, ip, lr, pc}
   1db64:	mrcvc	1, 0, fp, cr3, cr2, {0}
   1db68:	andsle	r2, r3, r1, lsl fp
   1db6c:	blmi	4303b8 <pclose@plt+0x42cda8>
   1db70:	stmdals	r0, {r1, r3, r4, r5, r6, sl, lr}
   1db74:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1db78:	subsmi	r9, sl, r1, lsl #22
   1db7c:	andlt	sp, r3, r3, lsl r1
   1db80:			; <UNDEFINED> instruction: 0x4601bd30
   1db84:			; <UNDEFINED> instruction: 0xf7ff4668
   1db88:	rsbvs	pc, r0, r3, lsl pc	; <UNPREDICTABLE>
   1db8c:	rscle	r2, r8, r0, lsl #16
   1db90:	strb	r6, [r6, r4]!
   1db94:	strbtmi	r4, [r8], -r9, lsr #12
   1db98:			; <UNDEFINED> instruction: 0xff0af7ff
   1db9c:	stmdacs	r0, {r5, r7, sp, lr}
   1dba0:	andvs	sp, r4, r4, ror #1
   1dba4:			; <UNDEFINED> instruction: 0xf7e5e7e2
   1dba8:	svclt	0x0000eb0e
   1dbac:	andeq	lr, r1, lr, lsl r1
   1dbb0:	andeq	r0, r0, r0, ror #4
   1dbb4:	strdeq	lr, [r1], -r8
   1dbb8:	ldrlt	r6, [r0, #-2123]!	; 0xfffff7b5
   1dbbc:	addlt	r2, r3, r0, lsl #22
   1dbc0:	subvs	r4, r3, r4, lsl #12
   1dbc4:	addseq	sp, sl, r0, lsl sp
   1dbc8:	andls	r6, r1, #3
   1dbcc:	ldrmi	r4, [r0], -sp, lsl #12
   1dbd0:	bl	fe65bb6c <pclose@plt+0xfe65855c>
   1dbd4:	strmi	r9, [r3], -r1, lsl #20
   1dbd8:	cmnlt	r0, r0, lsr #1
   1dbdc:			; <UNDEFINED> instruction: 0xf7e568a9
   1dbe0:			; <UNDEFINED> instruction: 0x2000eab2
   1dbe4:	ldclt	0, cr11, [r0, #-12]!
   1dbe8:	andvs	r2, r3, r0, lsl #6
   1dbec:	rsbvs	r4, r3, r8, lsl r6
   1dbf0:	andlt	r6, r3, r3, lsr #1
   1dbf4:	rsbvs	fp, r0, r0, lsr sp
   1dbf8:	eorvs	r2, r3, ip
   1dbfc:	svclt	0x0000e7f2
   1dc00:	ldrbmi	lr, [r0, sp, lsr #18]!
   1dc04:	addlt	r4, r2, r4, lsl #12
   1dc08:	cmplt	r9, r5, lsl r6
   1dc0c:	ldrdls	pc, [r4], -r1
   1dc10:	svclt	0x00182a00
   1dc14:	svceq	0x0000f1b9
   1dc18:			; <UNDEFINED> instruction: 0xf1b9dc0e
   1dc1c:	mcrrle	15, 0, r0, r3, cr0
   1dc20:	stmdavs	fp!, {r0, r2, r4, r8, ip, sp, pc}^
   1dc24:			; <UNDEFINED> instruction: 0xdc3e2b00
   1dc28:	stmib	r4, {r8, r9, sp}^
   1dc2c:	ldrmi	r3, [r8], -r0, lsl #6
   1dc30:	andlt	r6, r2, r3, lsr #1
   1dc34:			; <UNDEFINED> instruction: 0x87f0e8bd
   1dc38:	ldrdge	pc, [r4], -r2
   1dc3c:	svceq	0x0000f1ba
   1dc40:	bl	295110 <pclose@plt+0x291b00>
   1dc44:	eorvs	r0, r0, sl
   1dc48:	addeq	r9, r0, r1, lsl #2
   1dc4c:	bl	16dbbe8 <pclose@plt+0x16d85d8>
   1dc50:	adcvs	r9, r0, r1, lsl #18
   1dc54:	suble	r2, r3, r0, lsl #16
   1dc58:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   1dc5c:	stmvs	r9, {r1, r3, r5, r7, fp, sp, lr}
   1dc60:	stfeqd	f7, [r4], {160}	; 0xa0
   1dc64:	strbmi	r4, [r3], -r5, asr #12
   1dc68:	strmi	lr, [sl, #1]!
   1dc6c:			; <UNDEFINED> instruction: 0xf852dd2d
   1dc70:			; <UNDEFINED> instruction: 0xf1087025
   1dc74:			; <UNDEFINED> instruction: 0xf8510801
   1dc78:	adcsmi	r6, lr, #35	; 0x23
   1dc7c:			; <UNDEFINED> instruction: 0xf84cbfc4
   1dc80:	strcc	r7, [r1, #-40]	; 0xffffffd8
   1dc84:			; <UNDEFINED> instruction: 0xf103dc05
   1dc88:	svclt	0x00080301
   1dc8c:			; <UNDEFINED> instruction: 0xf84c3501
   1dc90:	ldrmi	r6, [r9, #40]	; 0x28
   1dc94:	strmi	sp, [sl, #3305]!	; 0xce9
   1dc98:	andcs	sp, r0, fp, lsl #24
   1dc9c:	andhi	pc, r4, r4, asr #17
   1dca0:	pop	{r1, ip, sp, pc}
   1dca4:			; <UNDEFINED> instruction: 0x462987f0
   1dca8:	andlt	r4, r2, r0, lsr #12
   1dcac:			; <UNDEFINED> instruction: 0x47f0e8bd
   1dcb0:	bl	fead7ac0 <pclose@plt+0xfead44b0>
   1dcb4:	bl	a04d0 <pclose@plt+0x9cec0>
   1dcb8:	bl	1e2d4 <pclose@plt+0x1acc4>
   1dcbc:	ldrbmi	r0, [r0], #136	; 0x88
   1dcc0:	addeq	lr, sl, #323584	; 0x4f000
   1dcc4:	b	fdbc60 <pclose@plt+0xfd8650>
   1dcc8:	bl	fea97c6c <pclose@plt+0xfea9465c>
   1dccc:	bl	5e4e0 <pclose@plt+0x5aed0>
   1dcd0:	bl	1e2e4 <pclose@plt+0x1acd4>
   1dcd4:	ldrmi	r0, [r0], #136	; 0x88
   1dcd8:			; <UNDEFINED> instruction: 0xf7e50092
   1dcdc:			; <UNDEFINED> instruction: 0xe7dcea34
   1dce0:	str	r2, [r6, ip]!
   1dce4:	svcmi	0x00f0e92d
   1dce8:	blhi	d91a4 <pclose@plt+0xd5b94>
   1dcec:	stccs	8, cr6, [r0], {84}	; 0x54
   1dcf0:	svclt	0x0008b085
   1dcf4:	andls	r4, r2, r3, lsl #12
   1dcf8:	andsvs	fp, ip, r8, lsl #30
   1dcfc:	bl	111dd0 <pclose@plt+0x10e7c0>
   1dd00:	ldrmi	r0, [r0], r4, lsl #14
   1dd04:	ldrmi	r4, [fp], r9, lsl #13
   1dd08:	ldmvs	r2, {r0, r1, r2, r8, sl, fp, ip, lr, pc}
   1dd0c:	streq	lr, [r4], #2818	; 0xb02
   1dd10:	blcc	15be60 <pclose@plt+0x158850>
   1dd14:	ldrmi	r4, [pc], #-660	; 1dd1c <pclose@plt+0x1a70c>
   1dd18:			; <UNDEFINED> instruction: 0xf8d9d1fa
   1dd1c:	andcs	r1, ip, #68	; 0x44
   1dd20:	ldrdeq	pc, [r0], -r9	; <UNPREDICTABLE>
   1dd24:	blx	ade12 <pclose@plt+0xaa802>
   1dd28:	stmne	r1, {r0, r9, ip, sp, lr, pc}
   1dd2c:	andge	pc, r2, r0, asr r8	; <UNPREDICTABLE>
   1dd30:	svceq	0x0000f1ba
   1dd34:	stmvs	lr, {r1, r2, r3, r4, r8, sl, fp, ip, lr, pc}
   1dd38:	strbmi	r2, [r1], -r0, lsl #10
   1dd3c:	and	r3, r1, r4, lsl #28
   1dd40:	andsle	r4, r6, r5, asr r5
   1dd44:	svcmi	0x0004f856
   1dd48:	stmdavs	r3!, {r0, r8, sl, ip, sp}
   1dd4c:	ldrhle	r4, [r7, #43]!	; 0x2b
   1dd50:	mlascc	r4, r4, r8, pc	; <UNPREDICTABLE>
   1dd54:	movweq	pc, #61443	; 0xf003	; <UNPREDICTABLE>
   1dd58:	mvnsle	r4, fp, asr r5
   1dd5c:			; <UNDEFINED> instruction: 0xf7fe6aa0
   1dd60:	stmdacs	r0, {r0, r2, r3, r4, r5, r6, r8, fp, ip, sp, lr, pc}
   1dd64:	strtmi	sp, [r0], -ip, ror #1
   1dd68:	ldc	0, cr11, [sp], #20
   1dd6c:	pop	{r1, r8, r9, fp, pc}
   1dd70:			; <UNDEFINED> instruction: 0x46888ff0
   1dd74:	eorscs	r2, r8, r1, lsl #2
   1dd78:	ldmdb	r8!, {r0, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1dd7c:	stmdacs	r0, {r2, r9, sl, lr}
   1dd80:	addhi	pc, r5, r0
   1dd84:	strbmi	r1, [r1], -r3, lsl #26
   1dd88:			; <UNDEFINED> instruction: 0x461d4618
   1dd8c:			; <UNDEFINED> instruction: 0xff14f7ff
   1dd90:	stmdacs	r0, {r1, r7, r9, sl, lr}
   1dd94:	addshi	pc, ip, r0, asr #32
   1dd98:	ldrdcc	pc, [r4], -r8
   1dd9c:	mlascs	r4, r4, r8, pc	; <UNPREDICTABLE>
   1dda0:	adcvs	r2, r5, #0, 22
   1dda4:	andeq	pc, r3, #-1409286143	; 0xac000001
   1dda8:	eorscs	pc, r4, r4, lsl #17
   1ddac:			; <UNDEFINED> instruction: 0xf104dd64
   1ddb0:	strls	r0, [r3, -ip, lsl #4]
   1ddb4:	strtmi	r4, [pc], -r6, lsl #12
   1ddb8:	bcs	4595e0 <pclose@plt+0x455fd0>
   1ddbc:	andeq	pc, r8, #4, 2
   1ddc0:	bcs	fe4595e8 <pclose@plt+0xfe455fd8>
   1ddc4:	andeq	pc, r4, #11
   1ddc8:			; <UNDEFINED> instruction: 0xf8d89201
   1ddcc:			; <UNDEFINED> instruction: 0xf8d91008
   1ddd0:			; <UNDEFINED> instruction: 0xf8512000
   1ddd4:	bl	a1e74 <pclose@plt+0x9e864>
   1ddd8:	ldmdavs	r5, {r0, r6, r7, r9}^
   1dddc:	vorr.i16	d23, #208	; 0x00d0
   1dde0:	stmdacs	r1, {r0, r3, r8, sl, sp}
   1dde4:	stccs	15, cr11, [r0, #-32]	; 0xffffffe0
   1dde8:	ldmibvc	r1, {r1, r6, ip, lr, pc}
   1ddec:			; <UNDEFINED> instruction: 0xf8942802
   1ddf0:	vmvn.i32	d18, #148	; 0x00000094
   1ddf4:	vaddw.u8	<illegal reg q8.5>, q1, d0
   1ddf8:	b	1324f00 <pclose@plt+0x13218f0>
   1ddfc:	vrhadd.u32	d16, d1, d1
   1de00:			; <UNDEFINED> instruction: 0xf8841245
   1de04:	svclt	0x00022034
   1de08:			; <UNDEFINED> instruction: 0xf042b2d2
   1de0c:			; <UNDEFINED> instruction: 0xf8840210
   1de10:	andle	r2, r7, r4, lsr r0
   1de14:	svclt	0x00022804
   1de18:	mlascs	r4, r4, r8, pc	; <UNPREDICTABLE>
   1de1c:	subeq	pc, r0, #66	; 0x42
   1de20:	eorscs	pc, r4, r4, lsl #17
   1de24:	bvs	fe8caac0 <pclose@plt+0xfe8c74b0>
   1de28:	mlasle	lr, r7, r2, r4
   1de2c:	ldrle	r0, [r6, #-2027]!	; 0xfffff815
   1de30:	svceq	0x0001f01b
   1de34:	streq	sp, [fp, sl]!
   1de38:	strbteq	sp, [r9], r8, lsl #8
   1de3c:			; <UNDEFINED> instruction: 0xf01bd502
   1de40:	andle	r0, r3, r2, lsl #30
   1de44:	strle	r0, [r7, #-1642]!	; 0xfffff996
   1de48:	bllt	b04a54 <pclose@plt+0xb01444>
   1de4c:	andeq	lr, sl, #186368	; 0x2d800
   1de50:	stmiavs	r1!, {r1, r3, sl, ip, lr, pc}
   1de54:	ble	1ee884 <pclose@plt+0x1eb274>
   1de58:	vnmls.f16	s6, s16, s2
   1de5c:	umlalvs	r0, r1, r0, sl
   1de60:	bne	4596c8 <pclose@plt+0x4560b8>
   1de64:			; <UNDEFINED> instruction: 0xf9d2f7ff
   1de68:	ldrdcc	pc, [r4], -r8
   1de6c:	beq	9a29c <pclose@plt+0x96c8c>
   1de70:	addsmi	r3, lr, #1048576	; 0x100000
   1de74:	svcls	0x0003dba9
   1de78:			; <UNDEFINED> instruction: 0x4648463a
   1de7c:			; <UNDEFINED> instruction: 0xf7fe4621
   1de80:	stmdacs	r0, {r0, r3, r4, r8, r9, fp, ip, sp, lr, pc}
   1de84:	svcge	0x006ff43f
   1de88:			; <UNDEFINED> instruction: 0xf7ff4620
   1de8c:	bls	dc040 <pclose@plt+0xd8a30>
   1de90:	strcs	r2, [r0], #-780	; 0xfffffcf4
   1de94:			; <UNDEFINED> instruction: 0xe7666013
   1de98:	ldrdcc	pc, [r4], -r8
   1de9c:	streq	lr, [r8, r8, ror #15]!
   1dea0:			; <UNDEFINED> instruction: 0xf01bd5cb
   1dea4:	sbcle	r0, r8, r1, lsl #30
   1dea8:	ldrdcs	lr, [ip], -r0
   1deac:	b	adbe48 <pclose@plt+0xad8838>
   1deb0:	stmdacs	r0, {r5, r7, r9, sp, lr}
   1deb4:	strbmi	sp, [r1], -r8, ror #1
   1deb8:	mrc2	7, 3, pc, cr14, cr15, {7}
   1debc:	stmdacs	r0, {r1, r7, r9, sl, lr}
   1dec0:			; <UNDEFINED> instruction: 0xf894d1e5
   1dec4:			; <UNDEFINED> instruction: 0xf0422034
   1dec8:			; <UNDEFINED> instruction: 0xf8840280
   1decc:			; <UNDEFINED> instruction: 0xe7ad2034
   1ded0:			; <UNDEFINED> instruction: 0xf7e54620
   1ded4:	ldrb	lr, [sl, sl, lsr #18]
   1ded8:	svcmi	0x00f8e92d
   1dedc:	ldmdavs	r6, {r0, r7, r9, sl, lr}^
   1dee0:	svclt	0x00042e00
   1dee4:	ldrtmi	r6, [r4], -r6
   1dee8:	addhi	pc, r7, r0
   1deec:	pkhbtmi	r4, r8, r2, lsl #13
   1def0:	ldmvs	r3, {r0, r1, r2, r8, sl, fp, ip, lr, pc}
   1def4:	orreq	lr, r6, r3, lsl #22
   1def8:	blcs	15c04c <pclose@plt+0x158a3c>
   1defc:	ldrmi	r4, [r6], #-665	; 0xfffffd67
   1df00:			; <UNDEFINED> instruction: 0xf8d8d1fa
   1df04:	movwcs	r2, #49220	; 0xc044
   1df08:	ldrdne	pc, [r0], -r8	; <UNPREDICTABLE>
   1df0c:	blx	edfde <pclose@plt+0xea9ce>
   1df10:	stmiane	sl, {r1, r8, r9, ip, sp, lr, pc}^
   1df14:	andlt	pc, r3, r1, asr r8	; <UNPREDICTABLE>
   1df18:	svceq	0x0000f1bb
   1df1c:	ldmvs	r7, {r4, r8, sl, fp, ip, lr, pc}
   1df20:	svccc	0x00042500
   1df24:	svcmi	0x0004f857
   1df28:	ldrbmi	r3, [r1], -r1, lsl #10
   1df2c:	stmdavs	r3!, {r5, r8, sl, fp, ip}
   1df30:			; <UNDEFINED> instruction: 0xd10342b3
   1df34:			; <UNDEFINED> instruction: 0xf892f7fe
   1df38:	cmple	lr, r0, lsl #16
   1df3c:	mvnsle	r4, sp, asr r5
   1df40:	eorscs	r2, r8, r1, lsl #2
   1df44:	ldmda	r2, {r0, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1df48:	stmdacs	r0, {r2, r9, sl, lr}
   1df4c:	stcne	0, cr13, [r5, #-416]	; 0xfffffe60
   1df50:			; <UNDEFINED> instruction: 0x46284651
   1df54:	mrc2	7, 1, pc, cr0, cr15, {7}
   1df58:	cmple	lr, r0, lsl #16
   1df5c:	ldrdvc	pc, [r4], -sl
   1df60:	svccs	0x000062a5
   1df64:			; <UNDEFINED> instruction: 0xf8dadd43
   1df68:	vst4.8	{d17-d20}, [pc], r8
   1df6c:			; <UNDEFINED> instruction: 0xf8d84e7f
   1df70:	vaddl.s8	q14, d0, d0
   1df74:	bl	61788 <pclose@plt+0x5e178>
   1df78:	ands	r0, r9, r7, lsl #15
   1df7c:	mlascs	r4, r4, r8, pc	; <UNPREDICTABLE>
   1df80:			; <UNDEFINED> instruction: 0xf8932802
   1df84:	vaddl.u8	q13, d2, d6
   1df88:	vmls.f<illegal width 8>	<illegal reg q8.5>, q5, d0[0]
   1df8c:	b	1164794 <pclose@plt+0x1161184>
   1df90:	vrshl.u32	d16, d10, d5
   1df94:			; <UNDEFINED> instruction: 0xf8841245
   1df98:	eorsle	r2, r1, r4, lsr r0
   1df9c:	teqle	r5, r4, lsl #16
   1dfa0:	mlascc	r4, r4, r8, pc	; <UNPREDICTABLE>
   1dfa4:	movteq	pc, #67	; 0x43	; <UNPREDICTABLE>
   1dfa8:	eorscc	pc, r4, r4, lsl #17
   1dfac:	andsle	r4, lr, pc, lsl #5
   1dfb0:	blcc	15c0fc <pclose@plt+0x158aec>
   1dfb4:	biceq	lr, r3, #12, 22	; 0x3000
   1dfb8:	stmdacs	r1, {r3, r4, r8, fp, ip, sp, lr}
   1dfbc:	ldmdavs	sl, {r1, r2, r3, r4, r6, r7, r8, ip, lr, pc}^
   1dfc0:	svceq	0x0002ea1e
   1dfc4:	ldmibvc	sl, {r1, r4, r5, r6, r7, ip, lr, pc}
   1dfc8:	mlascc	r4, r4, r8, pc	; <UNPREDICTABLE>
   1dfcc:	andne	pc, r0, r2, asr #7
   1dfd0:	subne	pc, r0, #201326595	; 0xc000003
   1dfd4:	vcgt.u32	d20, d2, d2
   1dfd8:			; <UNDEFINED> instruction: 0xf8841345
   1dfdc:			; <UNDEFINED> instruction: 0xf8943034
   1dfe0:	addmi	r3, pc, #52	; 0x34
   1dfe4:	orreq	pc, r0, #67	; 0x43
   1dfe8:	eorscc	pc, r4, r4, lsl #17
   1dfec:	ldrtmi	sp, [r2], -r0, ror #3
   1dff0:	strtmi	r4, [r1], -r0, asr #12
   1dff4:	blx	17dbff4 <pclose@plt+0x17d89e4>
   1dff8:			; <UNDEFINED> instruction: 0x4620b9b8
   1dffc:	svchi	0x00f8e8bd
   1e000:			; <UNDEFINED> instruction: 0xf043b2d3
   1e004:			; <UNDEFINED> instruction: 0xf8840310
   1e008:			; <UNDEFINED> instruction: 0xe7cf3034
   1e00c:	rscle	r2, r6, ip, lsl #16
   1e010:	b	7b8184 <pclose@plt+0x7b4b74>
   1e014:	sbcle	r0, r9, r3, lsl #30
   1e018:	strtmi	lr, [r0], -r1, ror #15
   1e01c:	stm	r4, {r0, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1e020:	strcs	r2, [r0], #-780	; 0xfffffcf4
   1e024:	andcc	pc, r0, r9, asr #17
   1e028:	strtmi	lr, [r0], -r7, ror #15
   1e02c:			; <UNDEFINED> instruction: 0xff9af7fe
   1e030:	svclt	0x0000e7f6
   1e034:	ldrbmi	lr, [r0, sp, lsr #18]!
   1e038:	stcmi	6, cr4, [r1], #-512	; 0xfffffe00
   1e03c:	stmdami	r1!, {r1, r2, r3, r4, r9, sl, fp, ip}
   1e040:	ldrbtmi	fp, [ip], #-134	; 0xffffff7a
   1e044:	stmdavs	r0, {r5, fp, ip, lr}
   1e048:			; <UNDEFINED> instruction: 0xf04f9005
   1e04c:	stcle	0, cr0, [r8, #-0]
   1e050:			; <UNDEFINED> instruction: 0xf1a21f0c
   1e054:	svcge	0x00020a04
   1e058:	stmdbeq	r4, {r0, r2, r3, r8, ip, sp, lr, pc}
   1e05c:	ands	r2, r6, r0, lsl #10
   1e060:	andcc	fp, r4, #-2147483612	; 0x80000024
   1e064:	ldrtmi	r3, [r8], -r4, lsl #2
   1e068:	stc2l	7, cr15, [sl, #1020]	; 0x3fc
   1e06c:	stmiblt	r8, {r0, ip, pc}^
   1e070:			; <UNDEFINED> instruction: 0x4641463a
   1e074:			; <UNDEFINED> instruction: 0xf7ff4648
   1e078:	strmi	pc, [r3], -pc, lsr #30
   1e07c:	eorvs	r9, r3, r4, lsl #16
   1e080:	ldmda	r2, {r0, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1e084:	stmdblt	r8!, {r0, fp, ip, pc}^
   1e088:	adcmi	r3, lr, #4194304	; 0x400000
   1e08c:			; <UNDEFINED> instruction: 0xf854d009
   1e090:			; <UNDEFINED> instruction: 0xf85a1f04
   1e094:	stmdbcs	r0, {r2, r8, r9, sl, fp, sp}
   1e098:	strcc	sp, [r1, #-482]	; 0xfffffe1e
   1e09c:	adcmi	r6, lr, #34	; 0x22
   1e0a0:	strdcs	sp, [r0], -r5
   1e0a4:	blmi	1f08cc <pclose@plt+0x1ed2bc>
   1e0a8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1e0ac:	blls	17811c <pclose@plt+0x174b0c>
   1e0b0:	qaddle	r4, sl, r2
   1e0b4:	pop	{r1, r2, ip, sp, pc}
   1e0b8:			; <UNDEFINED> instruction: 0xf7e587f0
   1e0bc:	svclt	0x0000e884
   1e0c0:	andeq	sp, r1, r6, lsr #24
   1e0c4:	andeq	r0, r0, r0, ror #4
   1e0c8:	andeq	sp, r1, r0, asr #23
   1e0cc:	svcmi	0x00f0e92d
   1e0d0:	stc	6, cr4, [sp, #-88]!	; 0xffffffa8
   1e0d4:	strmi	r8, [r7], -r2, lsl #22
   1e0d8:	ldrcs	r4, [r4, #-2683]	; 0xfffff585
   1e0dc:	andcs	r6, r0, r4, asr #29
   1e0e0:	bcc	fe459908 <pclose@plt+0xfe4562f8>
   1e0e4:	addlt	r4, fp, r9, ror fp
   1e0e8:	tstls	r0, sl, ror r4
   1e0ec:	ldmpl	r3, {r0, r5, r9, sl, lr}^
   1e0f0:	movwls	r6, #38939	; 0x981b
   1e0f4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1e0f8:	stmdane	fp, {r0, r3, sp, lr, pc}
   1e0fc:	subsne	r6, fp, sl, ror pc
   1e100:	andcs	pc, r3, #5120	; 0x1400
   1e104:	addsmi	r6, r6, #5373952	; 0x520000
   1e108:	mrrcne	15, 12, fp, r8, cr12
   1e10c:	addmi	r4, r1, #26214400	; 0x1900000
   1e110:	addmi	sp, r4, #62208	; 0xf300
   1e114:	adcshi	pc, r0, r0, asr #6
   1e118:	svcvs	0x007c2314
   1e11c:			; <UNDEFINED> instruction: 0xf000fb03
   1e120:	ldmdavs	fp, {r0, r1, r5, fp, ip}^
   1e124:			; <UNDEFINED> instruction: 0xf040429e
   1e128:			; <UNDEFINED> instruction: 0xf10080a7
   1e12c:	movwls	r0, #13076	; 0x3314
   1e130:	ldrtmi	r9, [r2], r0, lsl #22
   1e134:	ldrsblt	pc, [r4], #-135	; 0xffffff79	; <UNPREDICTABLE>
   1e138:	stmdbeq	r8, {r0, r1, r8, ip, sp, lr, pc}
   1e13c:	vmla.f64	d10, d8, d5
   1e140:	blls	ec988 <pclose@plt+0xe9378>
   1e144:	sub	r4, r6, ip, lsl r4
   1e148:	b	13f9b3c <pclose@plt+0x13f652c>
   1e14c:			; <UNDEFINED> instruction: 0xf8db0885
   1e150:	bl	e2188 <pclose@plt+0xdeb78>
   1e154:	andls	r0, r1, r8
   1e158:	eorvs	pc, r5, r3, asr r8	; <UNPREDICTABLE>
   1e15c:	eorcc	pc, r2, r1, asr r8	; <UNPREDICTABLE>
   1e160:	rsbsle	r2, fp, r0, lsl #28
   1e164:			; <UNDEFINED> instruction: 0xf10668b0
   1e168:	ldrmi	r0, [sl], -ip, lsl #2
   1e16c:			; <UNDEFINED> instruction: 0xf7fe9301
   1e170:	bllt	165e114 <pclose@plt+0x165ab04>
   1e174:	vldmdbne	r1!, {s20-s25}
   1e178:	ldrmi	r9, [r0], -r2, lsl #4
   1e17c:	ldc2	7, cr15, [ip, #-1020]	; 0xfffffc04
   1e180:	bls	c4d8c <pclose@plt+0xc177c>
   1e184:			; <UNDEFINED> instruction: 0x46064619
   1e188:			; <UNDEFINED> instruction: 0x96054610
   1e18c:			; <UNDEFINED> instruction: 0xf940f7fe
   1e190:			; <UNDEFINED> instruction: 0xf0809b05
   1e194:	blcs	1e1a0 <pclose@plt+0x1ab90>
   1e198:			; <UNDEFINED> instruction: 0xf040bf18
   1e19c:			; <UNDEFINED> instruction: 0xf0100001
   1e1a0:	ldrshle	r0, [fp, #-255]!	; 0xffffff01
   1e1a4:	vaddvs.f32	s19, s22, s4
   1e1a8:	movwls	r4, #5187	; 0x1443
   1e1ac:	mrc	6, 0, r4, cr8, cr9, {2}
   1e1b0:			; <UNDEFINED> instruction: 0xf7ff0a10
   1e1b4:	bls	9dc00 <pclose@plt+0x9a5f0>
   1e1b8:	stmdals	r8, {r0, r1, r9, sl, lr}
   1e1bc:			; <UNDEFINED> instruction: 0xf7e46013
   1e1c0:	mrcvs	15, 3, lr, cr11, cr4, {5}
   1e1c4:	eorcc	pc, r5, r3, asr r8	; <UNPREDICTABLE>
   1e1c8:	rsble	r2, r3, r0, lsl #22
   1e1cc:	stccc	8, cr15, [r4], {20}
   1e1d0:	blcs	2b228 <pclose@plt+0x27c18>
   1e1d4:	blls	5231c <pclose@plt+0x4ed0c>
   1e1d8:			; <UNDEFINED> instruction: 0xf8544649
   1e1dc:	ldmdavs	lr, {r2, r4, sl, fp, sp}^
   1e1e0:			; <UNDEFINED> instruction: 0xf7fe4630
   1e1e4:	stmdacs	r0, {r0, r2, r3, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   1e1e8:	ldmdb	r4, {r4, r5, r6, r7, ip, lr, pc}^
   1e1ec:	ldrbmi	r3, [r5], #-1283	; 0xfffffafd
   1e1f0:	strmi	r1, [sl, #2797]!	; 0xaed
   1e1f4:			; <UNDEFINED> instruction: 0xf8dbd1a8
   1e1f8:	strcs	r3, [ip, #-20]	; 0xffffffec
   1e1fc:			; <UNDEFINED> instruction: 0x46494630
   1e200:	andcc	pc, r2, #5120	; 0x1400
   1e204:	ldmdavs	sl, {r0, r1, r4, r7, fp, sp, lr}
   1e208:			; <UNDEFINED> instruction: 0xff9af7fe
   1e20c:	bicsle	r2, sp, r0, lsl #16
   1e210:	andcs	r4, r4, r6, lsl #12
   1e214:	ldrmi	r2, [r0], r1, lsl #6
   1e218:	movwcc	lr, #27085	; 0x69cd
   1e21c:	ldmda	r2!, {r0, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1e220:	stmdacs	r0, {r3, ip, pc}
   1e224:			; <UNDEFINED> instruction: 0xf8c0d049
   1e228:	blls	5be230 <pclose@plt+0x5bac20>
   1e22c:	vnmls.f16	s20, s16, s12
   1e230:			; <UNDEFINED> instruction: 0x46582a90
   1e234:	strls	r9, [r5], -r1, lsl #2
   1e238:	blx	7dc23c <pclose@plt+0x7d8c2c>
   1e23c:	ldmib	sp, {r2, r9, sl, lr}^
   1e240:			; <UNDEFINED> instruction: 0xf7ff0100
   1e244:	strmi	pc, [r5], -r3, asr #17
   1e248:			; <UNDEFINED> instruction: 0xf7e49808
   1e24c:	stmdals	r5, {r1, r2, r3, r5, r6, r8, r9, sl, fp, sp, lr, pc}
   1e250:	movweq	lr, #23108	; 0x5a44
   1e254:			; <UNDEFINED> instruction: 0xd1294303
   1e258:			; <UNDEFINED> instruction: 0xe7726f7c
   1e25c:	movwls	r2, #8196	; 0x2004
   1e260:	stmib	sp, {r0, r8, r9, sp}^
   1e264:			; <UNDEFINED> instruction: 0xf7e53306
   1e268:	andls	lr, r8, lr, asr #16
   1e26c:	blls	ca9f4 <pclose@plt+0xc73e4>
   1e270:	strls	sl, [r5], -r6, lsl #20
   1e274:	ldr	r6, [r9, r3]
   1e278:	bmi	566280 <pclose@plt+0x562c70>
   1e27c:	ldrbtmi	r4, [sl], #-2835	; 0xfffff4ed
   1e280:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1e284:	subsmi	r9, sl, r9, lsl #22
   1e288:	andlt	sp, fp, fp, lsl r1
   1e28c:	blhi	d9588 <pclose@plt+0xd5f78>
   1e290:	svchi	0x00f0e8bd
   1e294:	stmdacs	r0, {r0, r2, fp, ip, pc}
   1e298:			; <UNDEFINED> instruction: 0xe7eed098
   1e29c:			; <UNDEFINED> instruction: 0xf7e49808
   1e2a0:	stmdals	r5, {r2, r6, r8, r9, sl, fp, sp, lr, pc}
   1e2a4:	mvnle	r2, r0, lsl #16
   1e2a8:	strb	r2, [r6, ip]!
   1e2ac:	mvnle	r2, r0, lsl #16
   1e2b0:	svclt	0x00142c00
   1e2b4:	strtmi	r4, [r8], -r0, lsr #12
   1e2b8:	stmib	sp, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
   1e2bc:	strtmi	r6, [lr], -r6, lsl #12
   1e2c0:			; <UNDEFINED> instruction: 0xf7e4e7b3
   1e2c4:	svclt	0x0000ef80
   1e2c8:	andeq	sp, r1, r0, lsl #23
   1e2cc:	andeq	r0, r0, r0, ror #4
   1e2d0:	andeq	sp, r1, sl, ror #19
   1e2d4:	svcmi	0x00f0e92d
   1e2d8:	stmdavs	r9, {r0, r3, r7, r9, sl, lr}
   1e2dc:			; <UNDEFINED> instruction: 0xf8d0b083
   1e2e0:	stmdbcs	r0, {r2, r4, r6, ip, sp, pc}
   1e2e4:	svclt	0x00c29301
   1e2e8:	ldrmi	r4, [r2], r0, lsl #13
   1e2ec:	cfstrsle	mvf2, [r2], {-0}
   1e2f0:	addmi	lr, ip, #45	; 0x2d
   1e2f4:			; <UNDEFINED> instruction: 0xf8dada2b
   1e2f8:			; <UNDEFINED> instruction: 0xf8db3000
   1e2fc:			; <UNDEFINED> instruction: 0xf8536000
   1e300:	strcc	r5, [r1], #-36	; 0xffffffdc
   1e304:	strbeq	lr, [r5, r6, lsl #22]
   1e308:	svccs	0x0008793f
   1e30c:			; <UNDEFINED> instruction: 0xf856d1f1
   1e310:	ldmdacs	pc, {r0, r2, r4, r5}	; <UNPREDICTABLE>
   1e314:			; <UNDEFINED> instruction: 0xf8dbdced
   1e318:	sbcmi	r3, r3, r0, asr r0
   1e31c:	strble	r0, [r8, #2011]!	; 0x7db
   1e320:	tstvs	pc, #216, 18	; 0x360000
   1e324:	ldrdvc	pc, [r4], r8
   1e328:	mulsle	r6, lr, r2
   1e32c:	andcs	r2, r1, r8, lsl r1
   1e330:	cdp	7, 5, cr15, cr12, cr4, {7}
   1e334:			; <UNDEFINED> instruction: 0xf8471c73
   1e338:	cmnlt	r0, r6, lsr #32
   1e33c:	rsbscc	pc, ip, r8, asr #17
   1e340:	ldrdne	pc, [r0], -r9
   1e344:	addmi	r9, ip, #1024	; 0x400
   1e348:	andvs	r6, r3, r5, asr #32
   1e34c:	ldrdcs	sp, [r0], -r3
   1e350:	pop	{r0, r1, ip, sp, pc}
   1e354:	strdcs	r8, [ip], -r0
   1e358:			; <UNDEFINED> instruction: 0x4638e7fa
   1e35c:			; <UNDEFINED> instruction: 0xf7e400f1
   1e360:	rsbseq	lr, r3, lr, lsr pc
   1e364:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
   1e368:			; <UNDEFINED> instruction: 0xf8d8d0f5
   1e36c:	stmib	r8, {r2, r3, r4, r5, r6, sp, lr}^
   1e370:	ldrb	r3, [fp, r0, lsr #32]
   1e374:	ldrlt	r2, [r8, #-2304]!	; 0xfffff700
   1e378:	blle	b6fb94 <pclose@plt+0xb6c584>
   1e37c:	addmi	r6, fp, #3072	; 0xc00
   1e380:	stcvs	0, cr13, [r3, #-240]	; 0xffffff10
   1e384:	vldrle	d2, [r2, #-4]
   1e388:	bl	f859c <pclose@plt+0xf4f8c>
   1e38c:	and	r0, r1, r1, lsl #7
   1e390:	eorle	r1, r1, ip, asr #24
   1e394:	stmdbmi	r4, {r0, r1, r4, r6, fp, ip, sp, lr, pc}
   1e398:			; <UNDEFINED> instruction: 0x1c623901
   1e39c:			; <UNDEFINED> instruction: 0xf895d0f8
   1e3a0:	ldmiblt	fp, {r1, r2, r3, r6, ip, sp}^
   1e3a4:	svclt	0x00182c0a
   1e3a8:	andle	r2, lr, r0
   1e3ac:	stmdavs	r3, {r3, r4, r5, r8, sl, fp, ip, sp, pc}^
   1e3b0:	mrrcpl	12, 4, r6, fp, cr0
   1e3b4:	andseq	pc, pc, #3
   1e3b8:			; <UNDEFINED> instruction: 0xf8501159
   1e3bc:	sbcsmi	r0, r0, r1, lsr #32
   1e3c0:	andeq	pc, r1, r0, lsl r0	; <UNPREDICTABLE>
   1e3c4:	blcs	2d282c <pclose@plt+0x2cf21c>
   1e3c8:			; <UNDEFINED> instruction: 0xf895d1f0
   1e3cc:	blcs	2a508 <pclose@plt+0x26ef8>
   1e3d0:	andcs	fp, r0, ip, lsl #30
   1e3d4:	ldclt	0, cr2, [r8, #-8]!
   1e3d8:	vldmdblt	r8!, {d6-<overflow reg d57>}
   1e3dc:			; <UNDEFINED> instruction: 0xf7e54620
   1e3e0:			; <UNDEFINED> instruction: 0xf1a4e816
   1e3e4:	blx	fecdf168 <pclose@plt+0xfecdbb58>
   1e3e8:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
   1e3ec:	svclt	0x000c2800
   1e3f0:	andcs	r4, r1, r8, lsl r6
   1e3f4:	sbcsle	r2, r5, r0, lsl #16
   1e3f8:	ldclt	0, cr2, [r8, #-4]!
   1e3fc:	svceq	0x0002f012
   1e400:	andcs	fp, r8, r4, lsl pc
   1e404:	ldclt	0, cr2, [r8, #-40]!	; 0xffffffd8
   1e408:	stmdavs	r3, {r3, r4, r5, r8, sl, ip, sp, pc}^
   1e40c:			; <UNDEFINED> instruction: 0x3c01790c
   1e410:	stccs	12, cr5, [r6], {155}	; 0x9b
   1e414:	ldm	pc, {r3, fp, ip, lr, pc}^	; <UNPREDICTABLE>
   1e418:	streq	pc, [r4, -r4]
   1e41c:	smladxeq	ip, r5, r7, r0
   1e420:	stmdavc	ip, {r1, r3}
   1e424:	mulle	ip, ip, r2
   1e428:	ldrmi	r2, [r8], -r0, lsl #6
   1e42c:			; <UNDEFINED> instruction: 0x061dbd38
   1e430:	blcs	2d3820 <pclose@plt+0x2d0210>
   1e434:	stmdblt	r3!, {r3, r4, r5, ip, lr, pc}
   1e438:			; <UNDEFINED> instruction: 0xf8d46d44
   1e43c:	strteq	r4, [r4], -r0, lsl #1
   1e440:	stmdavs	ip, {r0, r1, r4, r5, r6, r7, sl, ip, lr, pc}^
   1e444:	cmnmi	pc, #1325400064	; 0x4f000000	; <UNPREDICTABLE>
   1e448:	movweq	pc, #12992	; 0x32c0	; <UNPREDICTABLE>
   1e44c:			; <UNDEFINED> instruction: 0xb1b34023
   1e450:	stcvs	6, cr4, [r2, #68]	; 0x44
   1e454:			; <UNDEFINED> instruction: 0xff8ef7ff
   1e458:	smlabtcs	r9, r4, r3, pc	; <UNPREDICTABLE>
   1e45c:	andeq	pc, r4, #17
   1e460:	smladeq	fp, ip, r1, sp
   1e464:	strbeq	sp, [r5, r1, lsl #10]
   1e468:	pkhtbeq	sp, ip, lr, asr #9
   1e46c:			; <UNDEFINED> instruction: 0xf010d502
   1e470:	sbcsle	r0, r9, r2, lsl #4
   1e474:	svclt	0x0048060a
   1e478:	biceq	pc, r0, #192, 6
   1e47c:	movwcs	sp, #5333	; 0x14d5
   1e480:	ldclt	6, cr4, [r8, #-96]!	; 0xffffffa0
   1e484:	cmpne	sp, ip, lsl #16
   1e488:	tsteq	pc, #3	; <UNPREDICTABLE>
   1e48c:	eormi	pc, r5, r4, asr r8	; <UNPREDICTABLE>
   1e490:	vpmax.u8	d15, d3, d20
   1e494:	movweq	pc, #4115	; 0x1013	; <UNPREDICTABLE>
   1e498:			; <UNDEFINED> instruction: 0xe7c6d1d3
   1e49c:	movweq	pc, #4112	; 0x1010	; <UNPREDICTABLE>
   1e4a0:	streq	sp, [fp, -r3, asr #1]
   1e4a4:	ldr	sp, [pc, r1, ror #11]!
   1e4a8:			; <UNDEFINED> instruction: 0xf8d36d43
   1e4ac:			; <UNDEFINED> instruction: 0xf0133080
   1e4b0:	bicle	r0, r6, r0, asr #6
   1e4b4:	svclt	0x0000e7b9
   1e4b8:			; <UNDEFINED> instruction: 0x460eb5f8
   1e4bc:			; <UNDEFINED> instruction: 0x46194615
   1e4c0:	strmi	r6, [r4], -r2, lsl #27
   1e4c4:			; <UNDEFINED> instruction: 0xff56f7ff
   1e4c8:	stcle	14, cr2, [ip, #-0]
   1e4cc:			; <UNDEFINED> instruction: 0xf0006d63
   1e4d0:	stmdavs	sp!, {r3, sl, fp}
   1e4d4:	cdpeq	0, 0, cr15, cr2, cr0, {0}
   1e4d8:	streq	pc, [r1, -r0]
   1e4dc:	ldmdavs	r9, {sl, sp}
   1e4e0:			; <UNDEFINED> instruction: 0xf8553d04
   1e4e4:	bl	620fc <pclose@plt+0x5eaec>
   1e4e8:	ldmdavs	r3, {r6, r7, r9}^
   1e4ec:	vorr.i16	d23, #178	; 0x00b2
   1e4f0:	bcs	a711c <pclose@plt+0xa3b0c>
   1e4f4:	cmnlt	r3, r4, lsl r1
   1e4f8:	strle	r0, [sp, #-1882]	; 0xfffff8a6
   1e4fc:	ldreq	fp, [sl, -r7, lsl #3]
   1e500:	ldreq	sp, [sl], lr, lsl #8
   1e504:			; <UNDEFINED> instruction: 0xf1bed502
   1e508:	andle	r0, r9, r0, lsl #30
   1e50c:	strle	r0, [r2, #-1563]	; 0xfffff9e5
   1e510:	svceq	0x0000f1bc
   1e514:	ldcllt	0, cr13, [r8, #16]!
   1e518:	ldrble	r0, [r2, #1818]!	; 0x71a
   1e51c:	rscsle	r2, r0, r0, lsl #30
   1e520:	adcsmi	r3, r4, #16777216	; 0x1000000
   1e524:	ldrdcs	sp, [r0], -sp	; <UNPREDICTABLE>
   1e528:	svclt	0x0000bdf8
   1e52c:	svcmi	0x00f0e92d
   1e530:			; <UNDEFINED> instruction: 0xf8df4691
   1e534:	addlt	r2, r9, r8, asr r5
   1e538:	ldrbcc	pc, [r4, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
   1e53c:	stmibvs	r5, {r2, r9, sl, lr}
   1e540:			; <UNDEFINED> instruction: 0x460e447a
   1e544:	addmi	r5, sp, #13828096	; 0xd30000
   1e548:	blne	138e4b0 <pclose@plt+0x138aea0>
   1e54c:	movwls	r6, #30747	; 0x781b
   1e550:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1e554:	stcvs	13, cr13, [r3, #-104]	; 0xffffff98
   1e558:	blvs	106fe34 <pclose@plt+0x106c824>
   1e55c:	svclt	0x00c42b01
   1e560:	stmib	r0, {r9, sp}^
   1e564:	bvs	ff0a6d7c <pclose@plt+0xff0a376c>
   1e568:	svceq	0x0001f019
   1e56c:	umaalcc	pc, fp, r4, r8	; <UNPREDICTABLE>
   1e570:	andcs	fp, r4, r4, lsl pc
   1e574:			; <UNDEFINED> instruction: 0x63222006
   1e578:	mvnvs	r2, #0, 4
   1e57c:	stmib	r4, {r0, r5, r7, r8, r9, sp, lr}^
   1e580:	eorvs	r2, r2, #1610612736	; 0x60000000
   1e584:	subcs	pc, ip, r4, lsl #17
   1e588:	suble	r2, r7, r0, lsl #22
   1e58c:	suble	r2, r9, r0, lsl #26
   1e590:			; <UNDEFINED> instruction: 0xf8946a23
   1e594:	adcmi	r2, fp, #76	; 0x4c
   1e598:			; <UNDEFINED> instruction: 0x801cf8d4
   1e59c:	addhi	pc, r7, r0, asr #6
   1e5a0:			; <UNDEFINED> instruction: 0xf0402a00
   1e5a4:			; <UNDEFINED> instruction: 0x464a80df
   1e5a8:	strtmi	r1, [r0], -r9, ror #28
   1e5ac:	mcr2	7, 7, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
   1e5b0:	bl	fea39a44 <pclose@plt+0xfea36434>
   1e5b4:	blcs	5edd0 <pclose@plt+0x5b7c0>
   1e5b8:	ldcle	3, cr6, [r7], #-896	; 0xfffffc80
   1e5bc:	umaalcc	pc, fp, r4, r8	; <UNPREDICTABLE>
   1e5c0:			; <UNDEFINED> instruction: 0xf0402b00
   1e5c4:	blvs	87e954 <pclose@plt+0x87b344>
   1e5c8:	mvnvs	r6, r0, lsr #23
   1e5cc:	fstmdbxvs	r2!, {d1-d36}	;@ Deprecated
   1e5d0:	bvs	9e52d8 <pclose@plt+0x9e1cc8>
   1e5d4:	eorvs	r1, r7, #130048	; 0x1fc00
   1e5d8:	stmdavs	r3!, {r0, r1, r4, r8, fp, ip, sp, pc}^
   1e5dc:	rsbvs	r4, r5, sp, lsl r4
   1e5e0:			; <UNDEFINED> instruction: 0x61a62a01
   1e5e4:	svclt	0x00d86321
   1e5e8:	umaalcc	pc, fp, r4, r8	; <UNPREDICTABLE>
   1e5ec:	ldclle	3, cr6, [r9, #-640]	; 0xfffffd80
   1e5f0:	umaalcc	pc, r8, r4, r8	; <UNPREDICTABLE>
   1e5f4:	bllt	4efe7c <pclose@plt+0x4ec86c>
   1e5f8:			; <UNDEFINED> instruction: 0xffd0f7fd
   1e5fc:	adcvs	r2, r0, #0
   1e600:	ldrcs	pc, [r0], #2271	; 0x8df
   1e604:	strcc	pc, [r8], #2271	; 0x8df
   1e608:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1e60c:	blls	1f867c <pclose@plt+0x1f506c>
   1e610:			; <UNDEFINED> instruction: 0xf040405a
   1e614:	andlt	r8, r9, r9, lsr r2
   1e618:	svchi	0x00f0e8bd
   1e61c:	rsbvs	r6, r3, r3, lsr #16
   1e620:			; <UNDEFINED> instruction: 0xd1b52d00
   1e624:	blvs	879ab4 <pclose@plt+0x8764a4>
   1e628:	ldrb	r6, [r9, r0, lsr #23]
   1e62c:	addseq	r6, r2, r0, lsr #17
   1e630:	orreq	lr, r5, r0, lsl #22
   1e634:	ldcl	7, cr15, [r0, #-912]!	; 0xfffffc70
   1e638:	blne	14b8dc8 <pclose@plt+0x14b57b8>
   1e63c:			; <UNDEFINED> instruction: 0xf7fee7be
   1e640:	stmdacs	r0, {r0, r2, r3, r6, fp, ip, sp, lr, pc}
   1e644:			; <UNDEFINED> instruction: 0xe7dbd0da
   1e648:	stcvs	8, cr6, [r7], #-140	; 0xffffff74
   1e64c:	beq	199260 <pclose@plt+0x195c50>
   1e650:			; <UNDEFINED> instruction: 0xf81a448a
   1e654:	eorvs	ip, r0, #256	; 0x100
   1e658:			; <UNDEFINED> instruction: 0xf817b10f
   1e65c:	stclvs	0, cr12, [r0], #-48	; 0xffffffd0
   1e660:	cmnne	ip, pc, asr #20
   1e664:	tsteq	pc, #12	; <UNPREDICTABLE>
   1e668:	eorne	pc, r1, r0, asr r8	; <UNPREDICTABLE>
   1e66c:	vpmax.u8	d15, d3, d17
   1e670:	smuadeq	r1, r3, r0
   1e674:	smladcs	r1, r8, pc, fp	; <UNPREDICTABLE>
   1e678:			; <UNDEFINED> instruction: 0xf1bcd108
   1e67c:	tstle	r5, sl, lsl #30
   1e680:	umaalcc	pc, sp, r4, r8	; <UNPREDICTABLE>
   1e684:	svclt	0x000c2b00
   1e688:	strcs	r2, [r2, -r0, lsl #14]
   1e68c:	umaalcc	pc, fp, r4, r8	; <UNPREDICTABLE>
   1e690:	blvs	fe83931c <pclose@plt+0xfe835d0c>
   1e694:	mvnvs	r1, #74752	; 0x12400
   1e698:	blcs	253a0 <pclose@plt+0x21d90>
   1e69c:			; <UNDEFINED> instruction: 0x61a6d09d
   1e6a0:	movvs	r6, #-2080374784	; 0x84000000
   1e6a4:			; <UNDEFINED> instruction: 0xf0402b00
   1e6a8:	mvnvs	r8, sp, lsl r1
   1e6ac:	bcs	5854c <pclose@plt+0x54f3c>
   1e6b0:	orrhi	pc, sl, r0, asr #32
   1e6b4:	andcs	r6, r0, r2, lsr #26
   1e6b8:	bcs	78d44 <pclose@plt+0x75734>
   1e6bc:	stflee	f6, [r3, #896]	; 0x380
   1e6c0:	umaaleq	pc, r9, r4, r8	; <UNPREDICTABLE>
   1e6c4:			; <UNDEFINED> instruction: 0xf0402800
   1e6c8:	bl	7ea14 <pclose@plt+0x7b404>
   1e6cc:	ldrbmi	r0, [r6, #-2563]	; 0xfffff5fd
   1e6d0:	msrhi	(UNDEF: 57), r0
   1e6d4:	tsteq	r0, #4, 2	; <UNPREDICTABLE>
   1e6d8:			; <UNDEFINED> instruction: 0xf10daa03
   1e6dc:	stmib	sp, {r3, r8, r9, fp}^
   1e6e0:	ldrmi	r5, [r5], -r0, lsl #16
   1e6e4:	ldm	r8, {r3, r4, r7, r9, sl, lr}
   1e6e8:	strbmi	r0, [r3], -r3
   1e6ec:	stm	r5, {r1, r5, r6, r7, r9, fp, sp, lr}
   1e6f0:	bl	fe89e704 <pclose@plt+0xfe89b0f4>
   1e6f4:	stmdavs	r1!, {r1, r3, r8, r9, sl}
   1e6f8:			; <UNDEFINED> instruction: 0x463a4658
   1e6fc:			; <UNDEFINED> instruction: 0xf7fd4451
   1e700:	mcrne	12, 2, pc, cr1, cr7, {3}	; <UNPREDICTABLE>
   1e704:	smlabbcc	r4, r4, r6, r4
   1e708:	svcls	0x0002bf98
   1e70c:	msrhi	(UNDEF: 104), r0
   1e710:	ldrbmi	r4, [r6, #-1250]	; 0xfffffb1e
   1e714:	ldclne	12, cr13, [fp], #-924	; 0xfffffc64
   1e718:	bleq	1d95c8 <pclose@plt+0x1d5fb8>
   1e71c:	stmdapl	r0, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
   1e720:	andslt	pc, ip, r4, asr #17
   1e724:	mrshi	pc, (UNDEF: 3)	; <UNPREDICTABLE>
   1e728:	umaalcc	pc, lr, r4, r8	; <UNPREDICTABLE>
   1e72c:			; <UNDEFINED> instruction: 0xf0402b00
   1e730:	svccs	0x000a8179
   1e734:	movwcs	fp, #3864	; 0xf18
   1e738:			; <UNDEFINED> instruction: 0xf894d105
   1e73c:	blcs	2a878 <pclose@plt+0x27268>
   1e740:	movwcs	fp, #3852	; 0xf0c
   1e744:	mvnvs	r2, #134217728	; 0x8000000
   1e748:	svceq	0x0000f1bb
   1e74c:	cmphi	r7, r0, asr #32	; <UNPREDICTABLE>
   1e750:	umaalcc	pc, fp, r4, r8	; <UNPREDICTABLE>
   1e754:	blvs	fe8393e0 <pclose@plt+0xfe835dd0>
   1e758:	blne	1279be8 <pclose@plt+0x12765d8>
   1e75c:			; <UNDEFINED> instruction: 0xf8c41b40
   1e760:	ldr	fp, [r9, -r0, lsr #32]!
   1e764:	strbmi	r6, [r3], -r7, ror #17
   1e768:	and	r2, r4, r0, lsl #4
   1e76c:	adcshi	pc, r7, r0, lsl #5
   1e770:	addsmi	r1, sl, #18944	; 0x4a00
   1e774:	ldmne	r1, {r1, r4, r9, fp, ip, lr, pc}^
   1e778:	bicsvc	lr, r1, r1, lsl #22
   1e77c:			; <UNDEFINED> instruction: 0xf8571049
   1e780:	adcmi	r0, r8, #33	; 0x21
   1e784:			; <UNDEFINED> instruction: 0x460bddf2
   1e788:	stmdavs	r0!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
   1e78c:			; <UNDEFINED> instruction: 0xf7e41941
   1e790:	stmibvs	r2!, {r2, r6, r7, sl, fp, sp, lr, pc}^
   1e794:	umaalcc	pc, fp, r4, r8	; <UNPREDICTABLE>
   1e798:			; <UNDEFINED> instruction: 0xe7141b52
   1e79c:	svclt	0x00b842a8
   1e7a0:	beq	9abac <pclose@plt+0x9759c>
   1e7a4:	addshi	pc, fp, r0, lsl #5
   1e7a8:	strtmi	r4, [r0], -sl, asr #12
   1e7ac:	stc2l	7, cr15, [r2, #1020]!	; 0x3fc
   1e7b0:	movweq	lr, #43941	; 0xaba5
   1e7b4:			; <UNDEFINED> instruction: 0xf383fab3
   1e7b8:	b	13efcd4 <pclose@plt+0x13ec6c4>
   1e7bc:	svclt	0x00a81353
   1e7c0:	mvnvs	r2, #0, 6
   1e7c4:			; <UNDEFINED> instruction: 0xf0402b00
   1e7c8:	bvs	ff87eaec <pclose@plt+0xff87b4dc>
   1e7cc:	svceq	0x0000f1ba
   1e7d0:			; <UNDEFINED> instruction: 0xf04f6b60
   1e7d4:	bl	fe85f3dc <pclose@plt+0xfe85bdcc>
   1e7d8:			; <UNDEFINED> instruction: 0xf8840106
   1e7dc:	bl	fe82a914 <pclose@plt+0xfe827304>
   1e7e0:	bl	5e800 <pclose@plt+0x5b1f0>
   1e7e4:			; <UNDEFINED> instruction: 0x63230305
   1e7e8:	movweq	lr, #23296	; 0x5b00
   1e7ec:	svclt	0x00c863a3
   1e7f0:	orreq	lr, sl, #7168	; 0x1c00
   1e7f4:	and	sp, r6, r3, lsl #24
   1e7f8:	beq	9aee8 <pclose@plt+0x978d8>
   1e7fc:			; <UNDEFINED> instruction: 0xf853d003
   1e800:	adcmi	r2, sl, #4, 26	; 0x100
   1e804:	strbmi	sp, [r2, #248]	; 0xf8
   1e808:	sbcshi	pc, r6, r0, lsl #5
   1e80c:	b	13f8aa0 <pclose@plt+0x13f5490>
   1e810:	ldrtmi	r0, [ip], sl, lsl #5
   1e814:	and	r4, r5, r3, lsl r4
   1e818:	beq	9ac48 <pclose@plt+0x97638>
   1e81c:	rsbsle	r4, pc, r2, asr #11
   1e820:	addeq	lr, sl, #323584	; 0x4f000
   1e824:	blvc	15c978 <pclose@plt+0x159368>
   1e828:	rscsle	r3, r5, r1, lsl #14
   1e82c:	ldmpl	sl!, {r0, r1, r2, r5, r6, r9, sl, lr}
   1e830:	mvnvs	r1, r2, asr fp
   1e834:	andsle	r2, r4, r0, lsl #20
   1e838:	stmiavs	r1!, {r1, r3, r8, sl, fp, ip, lr, pc}
   1e83c:			; <UNDEFINED> instruction: 0xf04f2300
   1e840:	stmdbcc	r4, {r0, r1, r2, r3, r4, r5, r6, r7, ip, sp}
   1e844:	svceq	0x0004f841
   1e848:	stmibvs	r2!, {r0, r8, r9, ip, sp}^
   1e84c:	lfmle	f4, 2, [r9], #616	; 0x268
   1e850:	stmdavs	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, sp}^
   1e854:	cdp	7, 0, cr15, cr2, cr4, {7}
   1e858:	blvs	fe8394e4 <pclose@plt+0xfe835ed4>
   1e85c:	blne	1278fec <pclose@plt+0x12759dc>
   1e860:	eorvs	r1, r2, #64, 22	; 0x10000
   1e864:	umaalcc	pc, fp, r4, r8	; <UNPREDICTABLE>
   1e868:	ldrt	r6, [r5], r2, lsr #26
   1e86c:	bl	fe978910 <pclose@plt+0xfe975300>
   1e870:	cdpne	12, 6, cr0, cr10, cr2, {0}
   1e874:	bleq	99498 <pclose@plt+0x95e88>
   1e878:	andeq	lr, ip, fp, lsl #22
   1e87c:	addmi	r4, r7, #1509949440	; 0x5a000000
   1e880:			; <UNDEFINED> instruction: 0x4607bf38
   1e884:			; <UNDEFINED> instruction: 0x46bc42ba
   1e888:	ldr	sp, [lr, -r3, lsl #4]
   1e88c:			; <UNDEFINED> instruction: 0xf63f4594
   1e890:	sadd16mi	sl, r7, ip
   1e894:			; <UNDEFINED> instruction: 0xf8124696
   1e898:			; <UNDEFINED> instruction: 0xf0000901
   1e89c:	stmcs	r0, {r6, r7}
   1e8a0:	blvs	912c78 <pclose@plt+0x90f668>
   1e8a4:	ldrbmi	r6, [fp], #-3104	; 0xfffff3e0
   1e8a8:	stmdbls	r0, {r8, r9, sl, ip, pc}
   1e8ac:	stmdacs	r0, {r1, r3, r4, r6, r7, r8, r9, fp, ip}
   1e8b0:	sbcshi	pc, r1, r0, asr #32
   1e8b4:			; <UNDEFINED> instruction: 0xf04fab03
   1e8b8:	stmdage	r2, {r9, fp}
   1e8bc:	andge	pc, ip, sp, asr #17
   1e8c0:	andge	pc, r4, r3, asr #17
   1e8c4:			; <UNDEFINED> instruction: 0xf7fd44ab
   1e8c8:	blls	5d71c <pclose@plt+0x5a10c>
   1e8cc:	bleq	119780 <pclose@plt+0x116170>
   1e8d0:	movwle	r4, #5464	; 0x1558
   1e8d4:	ldmdble	r2!, {r0, r6, r7, sl, fp, ip}
   1e8d8:	bvs	8f8f64 <pclose@plt+0x8f5954>
   1e8dc:			; <UNDEFINED> instruction: 0x468ae6f5
   1e8e0:	strb	r3, [r1, -r1, lsl #18]!
   1e8e4:	umaalcc	pc, r8, r4, r8	; <UNPREDICTABLE>
   1e8e8:	cmnle	r9, r0, lsl #22
   1e8ec:	stmdacs	r0, {r5, sl, fp, sp, lr}
   1e8f0:	mcrge	4, 4, pc, cr4, cr15, {1}	; <UNPREDICTABLE>
   1e8f4:	stmibvs	r3!, {r1, r5, r6, r9, fp, sp, lr}^
   1e8f8:	svclt	0x00a84291
   1e8fc:	addsmi	r4, r9, #17825792	; 0x1100000
   1e900:	adds	sp, lr, r2, lsl #24
   1e904:			; <UNDEFINED> instruction: 0x6c2069a6
   1e908:	strcs	lr, [r0, #-2516]	; 0xfffff62c
   1e90c:	cfldrspl	mvf4, [r2, #104]	; 0x68
   1e910:	strbtpl	r5, [sl], #3202	; 0xc82
   1e914:	addsmi	r3, r9, #67108864	; 0x4000000
   1e918:	stmib	r4, {r2, r4, r5, r6, r7, r8, ip, lr, pc}^
   1e91c:	strbt	r1, [sp], -r7, lsl #2
   1e920:	mvnvs	r2, r0, lsl #4
   1e924:	bl	fead87a0 <pclose@plt+0xfead5190>
   1e928:			; <UNDEFINED> instruction: 0xf8c40b06
   1e92c:			; <UNDEFINED> instruction: 0xf108b01c
   1e930:			; <UNDEFINED> instruction: 0x464a31ff
   1e934:			; <UNDEFINED> instruction: 0xf7ff4620
   1e938:	mvnvs	pc, #1856	; 0x740
   1e93c:	svcls	0x0002e704
   1e940:	bleq	3197c8 <pclose@plt+0x3161b8>
   1e944:	andsge	pc, r0, r4, asr #17
   1e948:			; <UNDEFINED> instruction: 0xf8c41c7a
   1e94c:			; <UNDEFINED> instruction: 0xf8c4b01c
   1e950:			; <UNDEFINED> instruction: 0xf47fa014
   1e954:	ldr	sl, [pc, r9, ror #29]!
   1e958:	eorcc	pc, sl, r7, asr r8	; <UNPREDICTABLE>
   1e95c:			; <UNDEFINED> instruction: 0xf47f42ab
   1e960:	stmiavs	r0!, {r2, r4, r5, r8, r9, sl, fp, sp, pc}
   1e964:	andeq	lr, r5, #168, 22	; 0x2a000
   1e968:	addseq	r0, r2, pc, lsr #1
   1e96c:			; <UNDEFINED> instruction: 0xf7e419c1
   1e970:	stmdavs	r0!, {r2, r4, r6, r7, r8, r9, fp, sp, lr, pc}^
   1e974:	stmdbne	r1, {r1, r5, r6, r7, r8, fp, sp, lr}^
   1e978:			; <UNDEFINED> instruction: 0xf7e41b52
   1e97c:	ldmib	r4, {r1, r2, r3, r6, r7, r8, r9, fp, sp, lr, pc}^
   1e980:	blne	16eb1a4 <pclose@plt+0x16e7b94>
   1e984:	blcs	256d4 <pclose@plt+0x220c4>
   1e988:	eorvs	r6, r2, #-1073741768	; 0xc0000038
   1e98c:	stmiavs	r1!, {r2, r3, r8, sl, fp, ip, lr, pc}^
   1e990:	stmibne	r8, {r9, sp}^
   1e994:			; <UNDEFINED> instruction: 0xf8503904
   1e998:	andcc	r3, r1, #4, 22	; 0x1000
   1e99c:			; <UNDEFINED> instruction: 0xf8411b5b
   1e9a0:	stmibvs	r3!, {r2, r8, r9, sl, fp, ip, sp}^
   1e9a4:	lfmle	f4, 2, [r6], #588	; 0x24c
   1e9a8:	blvs	fe839634 <pclose@plt+0xfe836024>
   1e9ac:	blne	1279e3c <pclose@plt+0x127682c>
   1e9b0:	umaalcc	pc, fp, r4, r8	; <UNPREDICTABLE>
   1e9b4:	str	r1, [pc], -r0, asr #22
   1e9b8:	b	1412c88 <pclose@plt+0x140f678>
   1e9bc:	ldr	r0, [r6, -sl, lsl #5]!
   1e9c0:			; <UNDEFINED> instruction: 0xf7fd4620
   1e9c4:	ldr	pc, [r9], -r7, asr #27
   1e9c8:	andcs	r6, r0, r1, ror #21
   1e9cc:	blne	fe27975c <pclose@plt+0xfe27614c>
   1e9d0:	subeq	pc, ip, r4, lsl #17
   1e9d4:	strtmi	r1, [r9], #-2962	; 0xfffff46e
   1e9d8:			; <UNDEFINED> instruction: 0x6321442a
   1e9dc:	strbt	r6, [r9], -r2, lsr #7
   1e9e0:	svclt	0x00182f00
   1e9e4:	ldm	r5, {fp, sp}
   1e9e8:			; <UNDEFINED> instruction: 0xf04f0003
   1e9ec:	svclt	0x00160c01
   1e9f0:	strcs	r6, [r0, -r2, lsr #16]
   1e9f4:	andvc	pc, sl, r2, lsl r8	; <UNPREDICTABLE>
   1e9f8:	andeq	lr, r3, r8, lsl #17
   1e9fc:	stcle	6, cr14, [fp, #-544]	; 0xfffffde0
   1ea00:	movwcs	r6, #2210	; 0x8a2
   1ea04:	mvnscc	pc, pc, asr #32
   1ea08:			; <UNDEFINED> instruction: 0xf8423a04
   1ea0c:	movwcc	r1, #7940	; 0x1f04
   1ea10:	addsmi	r6, r8, #224, 18	; 0x380000
   1ea14:			; <UNDEFINED> instruction: 0x4683dcf9
   1ea18:	umaalcc	pc, fp, r4, r8	; <UNPREDICTABLE>
   1ea1c:			; <UNDEFINED> instruction: 0xf8d4b99b
   1ea20:			; <UNDEFINED> instruction: 0xe697b01c
   1ea24:			; <UNDEFINED> instruction: 0xf7e44638
   1ea28:			; <UNDEFINED> instruction: 0xf1b7ecf2
   1ea2c:	svclt	0x0018035f
   1ea30:	stmdacs	r0, {r0, r8, r9, sp}
   1ea34:	movwcs	fp, #3864	; 0xf18
   1ea38:			; <UNDEFINED> instruction: 0xf47f2b00
   1ea3c:	movwcs	sl, #7802	; 0x1e7a
   1ea40:	ldrmi	lr, [r9], -r1, lsl #13
   1ea44:	ldrbmi	lr, [sl], -r9, ror #14
   1ea48:	mvnscs	r6, r0, ror #16
   1ea4c:	stc	7, cr15, [r6, #-912]	; 0xfffffc70
   1ea50:			; <UNDEFINED> instruction: 0xb01cf8d4
   1ea54:	bcs	1d844c <pclose@plt+0x1d4e3c>
   1ea58:	stmdbge	r5, {r0, r1, r4, r9, sl, lr}
   1ea5c:	movwcs	fp, #28584	; 0x6fa8
   1ea60:	ldrmi	r2, [sl], r0, lsl #20
   1ea64:	svcge	0x0026f77f
   1ea68:			; <UNDEFINED> instruction: 0xf1039f00
   1ea6c:	strmi	r3, [ip], #3327	; 0xcff
   1ea70:	ldrbmi	r4, [r3], #-1595	; 0xfffff9c5
   1ea74:	stcge	8, cr15, [r1, #-76]	; 0xffffffb4
   1ea78:			; <UNDEFINED> instruction: 0xf810459e
   1ea7c:			; <UNDEFINED> instruction: 0xf80ca00a
   1ea80:	mvnsle	sl, r1, lsl #18
   1ea84:	ldr	r9, [r5, -r0, lsl #14]
   1ea88:	bl	fe75ca20 <pclose@plt+0xfe759410>
   1ea8c:	andeq	sp, r1, r8, lsr #14
   1ea90:	andeq	r0, r0, r0, ror #4
   1ea94:	andeq	sp, r1, r0, ror #12
   1ea98:	svcmi	0x00f0e92d
   1ea9c:	stc	6, cr4, [sp, #-548]!	; 0xfffffddc
   1eaa0:	tstcs	ip, r2, lsl #22
   1eaa4:	strcs	r6, [r0], #-2503	; 0xfffff639
   1eaa8:	pkhtbmi	r4, r0, r8, asr #28
   1eaac:	blx	72016 <pclose@plt+0x6ea06>
   1eab0:	addlt	r7, r9, r9, lsl #14
   1eab4:	stmdage	r4, {r1, r2, r3, r4, r5, r6, sl, lr}
   1eab8:	andls	r9, r3, r4, lsl #8
   1eabc:	stmdavs	sp!, {r0, r2, r4, r5, r6, r8, fp, ip, lr}
   1eac0:			; <UNDEFINED> instruction: 0xf04f9507
   1eac4:	subvs	r0, r4, r0, lsl #10
   1eac8:	ldmdavs	lr!, {r1, r2, sl, ip, pc}^
   1eacc:	adcmi	r9, r6, #536870912	; 0x20000000
   1ead0:	addshi	pc, r8, r0, asr #6
   1ead4:	bcc	fe45a2fc <pclose@plt+0xfe456cec>
   1ead8:	movwcc	r4, #34323	; 0x8613
   1eadc:	bleq	25af00 <pclose@plt+0x2578f0>
   1eae0:	mvfe	f1, f1
   1eae4:	ands	r3, r8, r0, lsl sl
   1eae8:	cmple	r0, r0, lsl #16
   1eaec:	vnmls.f64	d9, d8, d2
   1eaf0:	ldmdavs	r8, {r4, r9, fp, ip}^
   1eaf4:	blx	95caf6 <pclose@plt+0x9594e6>
   1eaf8:	eorsle	r2, r8, r0, lsl #16
   1eafc:			; <UNDEFINED> instruction: 0x201cf8d8
   1eb00:	vnmls.f64	d9, d8, d0
   1eb04:	stmdals	r3, {r4, r7, r9, fp, ip}
   1eb08:			; <UNDEFINED> instruction: 0xf7fe441a
   1eb0c:	stmdacs	r0, {r0, r2, r3, r5, r9, sl, fp, ip, sp, lr, pc}
   1eb10:	ldmdavs	lr!, {r0, r1, r4, r5, r6, r8, ip, lr, pc}^
   1eb14:	adcmi	r3, r6, #16777216	; 0x1000000
   1eb18:	ldmvs	sl!, {r0, r4, r5, r8, sl, fp, ip, lr, pc}
   1eb1c:	eorpl	pc, r4, r2, asr r8	; <UNPREDICTABLE>
   1eb20:	rscsle	r4, r7, r9, lsr #11
   1eb24:	ldrdcs	pc, [r0], -r8
   1eb28:	sbceq	lr, r5, #2048	; 0x800
   1eb2c:			; <UNDEFINED> instruction: 0x07137912
   1eb30:	blls	942f8 <pclose@plt+0x90ce8>
   1eb34:			; <UNDEFINED> instruction: 0xf8d84659
   1eb38:			; <UNDEFINED> instruction: 0x46302014
   1eb3c:	vqrdmulh.s<illegal width 8>	d15, d5, d3
   1eb40:	beq	119750 <pclose@plt+0x116140>
   1eb44:	ldrdpl	pc, [r8], -sl
   1eb48:	stmdavs	sl!, {r8, r9, ip, pc}
   1eb4c:	blx	ffe5cb4c <pclose@plt+0xffe5953c>
   1eb50:	ldrdne	pc, [r4], -sl
   1eb54:			; <UNDEFINED> instruction: 0xdcc72901
   1eb58:	bicsle	r2, fp, r0, lsl #16
   1eb5c:	vnmls.f64	d9, d8, d2
   1eb60:	ldmdavs	r8, {r4, r9, fp, ip}^
   1eb64:	blx	ffb5cb64 <pclose@plt+0xffb59554>
   1eb68:	sbcsle	r2, r3, r0, lsl #16
   1eb6c:	stmdavs	sl!, {r1, r2, r6, r7, r8, r9, sl, sp, lr, pc}^
   1eb70:	vstrle	s5, [pc]	; 1eb78 <pclose@plt+0x1b568>
   1eb74:			; <UNDEFINED> instruction: 0x46304659
   1eb78:	blx	ff8dcb78 <pclose@plt+0xff8d9568>
   1eb7c:	cdpcs	7, 0, cr14, cr0, cr12, {7}
   1eb80:	blls	d602c <pclose@plt+0xd2a1c>
   1eb84:	strcs	sl, [r0], #-3334	; 0xfffff2fa
   1eb88:	stmdaeq	r8, {r0, r1, r8, ip, sp, lr, pc}
   1eb8c:	stmdbeq	r4, {r0, r1, r8, ip, sp, lr, pc}
   1eb90:	ldmvs	fp!, {r1, r3, r4, r7, r9, sl, lr}
   1eb94:	stmdals	r5, {r0, r3, r5, r9, sl, lr}
   1eb98:	eorcs	pc, r4, r3, asr r8	; <UNPREDICTABLE>
   1eb9c:	blx	ff45cb9c <pclose@plt+0xff45958c>
   1eba0:			; <UNDEFINED> instruction: 0xf8dab9b0
   1eba4:	strbmi	fp, [r1], -r4
   1eba8:			; <UNDEFINED> instruction: 0xf7fe4658
   1ebac:	vmlsne.f32	s31, s5, s18
   1ebb0:	svclt	0x00b4455a
   1ebb4:	movwcs	r2, #4864	; 0x1300
   1ebb8:	bicsvc	lr, r2, #339968	; 0x53000
   1ebbc:			; <UNDEFINED> instruction: 0xf10bd108
   1ebc0:			; <UNDEFINED> instruction: 0x464133ff
   1ebc4:			; <UNDEFINED> instruction: 0xf8ca4648
   1ebc8:			; <UNDEFINED> instruction: 0xf7fe3004
   1ebcc:	ldmdavs	lr!, {r0, r1, r2, r3, r4, r8, r9, fp, ip, sp, lr, pc}^
   1ebd0:	adcmi	r3, r6, #16777216	; 0x1000000
   1ebd4:	stmdals	r6, {r0, r2, r3, r4, r6, r7, sl, fp, ip, lr, pc}
   1ebd8:			; <UNDEFINED> instruction: 0xf7e42500
   1ebdc:	bmi	39967c <pclose@plt+0x39606c>
   1ebe0:	ldrbtmi	r4, [sl], #-2827	; 0xfffff4f5
   1ebe4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1ebe8:	subsmi	r9, sl, r7, lsl #22
   1ebec:	strtmi	sp, [r8], -ip, lsl #2
   1ebf0:	ldc	0, cr11, [sp], #36	; 0x24
   1ebf4:	pop	{r1, r8, r9, fp, pc}
   1ebf8:			; <UNDEFINED> instruction: 0x46058ff0
   1ebfc:			; <UNDEFINED> instruction: 0xf7e49806
   1ec00:			; <UNDEFINED> instruction: 0xe7ecea94
   1ec04:	strb	r4, [r7, r0, lsr #12]!
   1ec08:	b	ff75cba0 <pclose@plt+0xff759590>
   1ec0c:			; <UNDEFINED> instruction: 0x0001d1b4
   1ec10:	andeq	r0, r0, r0, ror #4
   1ec14:	andeq	sp, r1, r6, lsl #1
   1ec18:	sbfxcs	pc, pc, #17, #9
   1ec1c:	sbfxcc	pc, pc, #17, #9
   1ec20:	svcmi	0x00f0e92d
   1ec24:	adclt	r4, r9, sl, ror r4
   1ec28:	vst1.32	{d20-d22}, [pc], r2
   1ec2c:	tstls	r4, r0, lsr r0
   1ec30:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   1ec34:			; <UNDEFINED> instruction: 0xf04f9327
   1ec38:			; <UNDEFINED> instruction: 0xf7e40300
   1ec3c:	andls	lr, r1, r4, ror #22
   1ec40:			; <UNDEFINED> instruction: 0xf0002800
   1ec44:	stflsd	f0, [r4, #-172]	; 0xffffff54
   1ec48:	ldmdbeq	ip!, {r0, r2, r3, r8, ip, sp, lr, pc}
   1ec4c:	blls	67c54 <pclose@plt+0x64644>
   1ec50:	strbmi	r4, [r8], -r1, lsr #12
   1ec54:	rscvs	r2, ip, #32, 4
   1ec58:			; <UNDEFINED> instruction: 0xf503632c
   1ec5c:	movwls	r6, #9024	; 0x2340
   1ec60:	bl	fff5cbf8 <pclose@plt+0xfff595e8>
   1ec64:	adcmi	r6, r0, #168, 16	; 0xa80000
   1ec68:	movthi	pc, #17216	; 0x4340	; <UNPREDICTABLE>
   1ec6c:	blge	5f0700 <pclose@plt+0x5ed0f0>
   1ec70:	movwls	r9, #1030	; 0x406
   1ec74:	eorge	pc, r4, sp, asr #17
   1ec78:	stmdbls	r6, {r2, r8, r9, fp, ip, pc}
   1ec7c:	ldrdeq	r6, [fp], sl
   1ec80:	blls	2838a8 <pclose@plt+0x280298>
   1ec84:	eorcs	pc, r1, r2, asr r8	; <UNPREDICTABLE>
   1ec88:	bl	f8cfc <pclose@plt+0xf56ec>
   1ec8c:			; <UNDEFINED> instruction: 0xf89a0ac2
   1ec90:			; <UNDEFINED> instruction: 0xf8da8004
   1ec94:			; <UNDEFINED> instruction: 0xf1b84004
   1ec98:			; <UNDEFINED> instruction: 0xf3c40f01
   1ec9c:			; <UNDEFINED> instruction: 0xf0002409
   1eca0:			; <UNDEFINED> instruction: 0xf1b8810c
   1eca4:			; <UNDEFINED> instruction: 0xf0000f03
   1eca8:			; <UNDEFINED> instruction: 0xf1b88286
   1ecac:			; <UNDEFINED> instruction: 0xf0000f05
   1ecb0:			; <UNDEFINED> instruction: 0xf1b881f7
   1ecb4:			; <UNDEFINED> instruction: 0xf0000f07
   1ecb8:	blls	1bf670 <pclose@plt+0x1bc060>
   1ecbc:	movwls	r3, #25345	; 0x6301
   1ecc0:	blle	ff66f6d4 <pclose@plt+0xff66c0c4>
   1ecc4:	svceq	0x0000f1bb
   1ecc8:	ldrdge	pc, [r4], -sp	; <UNPREDICTABLE>
   1eccc:	cmnhi	r0, #64, 6	; <UNPREDICTABLE>
   1ecd0:	streq	pc, [r1], #-267	; 0xfffffef5
   1ecd4:	strcs	r9, [r0], -ip, lsl #8
   1ecd8:	adceq	r9, r4, sp, lsl #12
   1ecdc:			; <UNDEFINED> instruction: 0xf7e44620
   1ece0:			; <UNDEFINED> instruction: 0x4607eb12
   1ece4:	stmdacs	r0, {r1, r2, r3, ip, pc}
   1ece8:	addhi	pc, r1, #0
   1ecec:			; <UNDEFINED> instruction: 0x13aaf245
   1ecf0:	cmppl	r5, #268435468	; 0x1000000c	; <UNPREDICTABLE>
   1ecf4:			; <UNDEFINED> instruction: 0x960b459b
   1ecf8:	rsbshi	pc, r9, #0, 6
   1ecfc:	blx	168136 <pclose@plt+0x164b26>
   1ed00:	ldrmi	pc, [r8], -fp, lsl #6
   1ed04:			; <UNDEFINED> instruction: 0xf7e49307
   1ed08:	strdls	lr, [r0], -lr	; <UNPREDICTABLE>
   1ed0c:			; <UNDEFINED> instruction: 0xf0002800
   1ed10:	blls	3f6d0 <pclose@plt+0x3c0c0>
   1ed14:	ldmdage	pc, {r2, sl, fp, ip, sp}	; <UNPREDICTABLE>
   1ed18:	strtmi	r4, [r3], #-1585	; 0xfffff9cf
   1ed1c:	movwls	r2, #8736	; 0x2220
   1ed20:	andls	r4, r5, r3, lsr #8
   1ed24:	ldmdbeq	r0!, {r0, r2, r3, r8, ip, sp, lr, pc}
   1ed28:			; <UNDEFINED> instruction: 0xf7e49303
   1ed2c:	blls	99b94 <pclose@plt+0x96584>
   1ed30:			; <UNDEFINED> instruction: 0x960646b0
   1ed34:	ldrmi	pc, [ip], -r3, lsl #12
   1ed38:	movwls	r4, #34332	; 0x861c
   1ed3c:	ldrbmi	r4, [r9], fp, asr #12
   1ed40:	movwcs	r4, #1691	; 0x69b
   1ed44:	stmdavs	r0!, {r0, r2, r3, r8, r9, ip, pc}^
   1ed48:	svclt	0x00c84298
   1ed4c:	ldcle	7, cr2, [r7, #-0]
   1ed50:			; <UNDEFINED> instruction: 0xf8da68a2
   1ed54:			; <UNDEFINED> instruction: 0xf852300c
   1ed58:			; <UNDEFINED> instruction: 0xf8532027
   1ed5c:	mrrcne	0, 2, r3, sl, cr2
   1ed60:			; <UNDEFINED> instruction: 0xf8dad00b
   1ed64:			; <UNDEFINED> instruction: 0x46581018
   1ed68:	tstne	r3, r5, lsl #22	; <UNPREDICTABLE>
   1ed6c:	blx	bdcd6e <pclose@plt+0xbd975e>
   1ed70:	stmdacs	r0, {r0, r1, r3, ip, pc}
   1ed74:	eorshi	pc, r6, #64	; 0x40
   1ed78:	strcc	r6, [r1, -r0, ror #16]
   1ed7c:	sfmle	f4, 2, [r7], #736	; 0x2e0
   1ed80:	movwcs	sl, #3851	; 0xf0b
   1ed84:			; <UNDEFINED> instruction: 0x4651465a
   1ed88:			; <UNDEFINED> instruction: 0xf7fe4638
   1ed8c:	blls	5ec40 <pclose@plt+0x5b630>
   1ed90:	eoreq	pc, r8, r3, asr #16
   1ed94:			; <UNDEFINED> instruction: 0xf0002800
   1ed98:			; <UNDEFINED> instruction: 0xf990828d
   1ed9c:	blcs	2ae74 <pclose@plt+0x27864>
   1eda0:	eorshi	pc, r7, #192, 4
   1eda4:	bls	1059b4 <pclose@plt+0x1023a4>
   1eda8:	eoreq	pc, r8, r3, asr #16
   1edac:			; <UNDEFINED> instruction: 0xf8539b00
   1edb0:			; <UNDEFINED> instruction: 0xf8423028
   1edb4:	stmdbls	r5, {r3, r5, ip, sp}
   1edb8:	eoreq	pc, r0, r6, lsr #3
   1edbc:			; <UNDEFINED> instruction: 0xf850460f
   1edc0:	stmdavs	sl, {r2, r8, r9, sl, fp, ip, sp}
   1edc4:	b	10ef7e4 <pclose@plt+0x10ec1d4>
   1edc8:			; <UNDEFINED> instruction: 0xf8410302
   1edcc:	mvnsle	r3, r4, lsl #22
   1edd0:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
   1edd4:	strbmi	r3, [r8, #1036]	; 0x40c
   1edd8:	strteq	pc, [r0], -r6, lsl #2
   1eddc:	stflsd	f5, [r6, #-708]	; 0xfffffd3c
   1ede0:	stccs	6, cr4, [r0, #-812]	; 0xfffffcd4
   1ede4:	adchi	pc, r3, #64	; 0x40
   1ede8:	orrvc	pc, r0, pc, asr #8
   1edec:			; <UNDEFINED> instruction: 0xf7e42004
   1edf0:	blls	1591f0 <pclose@plt+0x155be0>
   1edf4:	stmdacs	r0, {r3, r4, r6, r7, r9, sp, lr}
   1edf8:	mvnshi	pc, r0
   1edfc:			; <UNDEFINED> instruction: 0xf10a9c01
   1ee00:			; <UNDEFINED> instruction: 0xf8dd0660
   1ee04:	strmi	ip, [r0], r0
   1ee08:	ldrd	pc, [r8], -sp
   1ee0c:			; <UNDEFINED> instruction: 0xf8579004
   1ee10:	strbmi	r3, [r0], -r4, lsl #22
   1ee14:	cmplt	r3, r1, lsl #4
   1ee18:			; <UNDEFINED> instruction: 0xf10007d9
   1ee1c:	ldmdaeq	fp, {r4, r6, r9, pc}^
   1ee20:	subeq	lr, r2, #323584	; 0x4f000
   1ee24:	andeq	pc, r4, r0, lsl #2
   1ee28:	strcc	sp, [r0, #-502]!	; 0xfffffe0a
   1ee2c:	stmeq	r0, {r3, r8, ip, sp, lr, pc}
   1ee30:	svcvc	0x0080f5b5
   1ee34:	streq	pc, [r4], -r6, lsl #2
   1ee38:	streq	pc, [r4], #-260	; 0xfffffefc
   1ee3c:			; <UNDEFINED> instruction: 0xf8ddd1e7
   1ee40:	blls	802e88 <pclose@plt+0x7ff878>
   1ee44:	strle	r0, [sl, #-1368]	; 0xfffffaa8
   1ee48:	movwcs	r9, #2561	; 0xa01
   1ee4c:	stcne	8, cr15, [r0], {210}	; 0xd2
   1ee50:			; <UNDEFINED> instruction: 0xf1000549
   1ee54:	movwcc	r8, #4704	; 0x1260
   1ee58:	ldrbmi	r3, [fp, #-544]	; 0xfffffde0
   1ee5c:	bls	9363c <pclose@plt+0x9002c>
   1ee60:	stmdals	r0, {r0, r1, r2, r8, r9, fp, ip, pc}
   1ee64:			; <UNDEFINED> instruction: 0x461c4413
   1ee68:	ldmdb	lr, {r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1ee6c:			; <UNDEFINED> instruction: 0xf7e4980e
   1ee70:	vstrls.16	s28, [r8, #-184]	; 0xffffff48	; <UNPREDICTABLE>
   1ee74:	strcc	r6, [ip, #-2216]	; 0xfffff758
   1ee78:	ldmdb	r6, {r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1ee7c:	mvnsle	r4, ip, lsr #5
   1ee80:			; <UNDEFINED> instruction: 0xf7e49801
   1ee84:	andcs	lr, r1, r2, asr r9
   1ee88:	stmib	r5, {r0, r3, sp, lr, pc}^
   1ee8c:			; <UNDEFINED> instruction: 0xf1bb0000
   1ee90:			; <UNDEFINED> instruction: 0xf0400f00
   1ee94:	stmdals	r1, {r0, r1, r2, r4, r5, r6, r7, pc}
   1ee98:	stmdb	r6, {r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1ee9c:			; <UNDEFINED> instruction: 0xf8df2000
   1eea0:			; <UNDEFINED> instruction: 0xf8df252c
   1eea4:	ldrbtmi	r3, [sl], #-1316	; 0xfffffadc
   1eea8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1eeac:	subsmi	r9, sl, r7, lsr #22
   1eeb0:	addhi	pc, r5, #64	; 0x40
   1eeb4:	pop	{r0, r3, r5, ip, sp, pc}
   1eeb8:			; <UNDEFINED> instruction: 0xf8138ff0
   1eebc:			; <UNDEFINED> instruction: 0xf0033032
   1eec0:	cmpne	fp, pc, lsl r2
   1eec4:			; <UNDEFINED> instruction: 0xf102fa08
   1eec8:	eorcs	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   1eecc:			; <UNDEFINED> instruction: 0xf849430a
   1eed0:	stccs	0, cr2, [r0], {35}	; 0x23
   1eed4:	strteq	sp, [r7], pc, asr #32
   1eed8:	mrshi	pc, (UNDEF: 20)	; <UNPREDICTABLE>
   1eedc:			; <UNDEFINED> instruction: 0xf1000626
   1eee0:			; <UNDEFINED> instruction: 0x07658111
   1eee4:			; <UNDEFINED> instruction: 0xf1b8d522
   1eee8:			; <UNDEFINED> instruction: 0xf0000f01
   1eeec:	bls	27f408 <pclose@plt+0x27bdf8>
   1eef0:	blcs	7a644 <pclose@plt+0x77034>
   1eef4:	msrhi	(UNDEF: 58), r0
   1eef8:			; <UNDEFINED> instruction: 0xf1026bd6
   1eefc:			; <UNDEFINED> instruction: 0xf1020560
   1ef00:	strbmi	r0, [r8], -r0, lsl #15
   1ef04:	andcs	r3, r0, #4, 28	; 0x40
   1ef08:	svcne	0x0004f856
   1ef0c:	blcc	15d068 <pclose@plt+0x159a58>
   1ef10:	movweq	lr, #6755	; 0x1a63
   1ef14:	adcmi	r6, pc, #65536	; 0x10000
   1ef18:	movweq	lr, #6659	; 0x1a03
   1ef1c:	blcc	15d024 <pclose@plt+0x159a14>
   1ef20:	andeq	lr, r3, #270336	; 0x42000
   1ef24:	bcs	536ec <pclose@plt+0x500dc>
   1ef28:	adchi	pc, r9, r0
   1ef2c:	strle	r0, [r2, #-1828]!	; 0xfffff8dc
   1ef30:	svceq	0x0001f1b8
   1ef34:	mrshi	pc, (UNDEF: 78)	; <UNPREDICTABLE>
   1ef38:	vldrvs	s19, [r3, #36]	; 0x24
   1ef3c:	vqrdmulh.s<illegal width 8>	d18, d0, d1
   1ef40:	blvs	ff57f308 <pclose@plt+0xff57bcf8>
   1ef44:	strbteq	pc, [r0], #-258	; 0xfffffefe	; <UNPREDICTABLE>
   1ef48:	streq	pc, [r0, r2, lsl #2]
   1ef4c:	stccc	6, cr4, [r4, #-288]	; 0xfffffee0
   1ef50:			; <UNDEFINED> instruction: 0xf8542100
   1ef54:			; <UNDEFINED> instruction: 0xf8552b04
   1ef58:	stmdavs	r3, {r2, r8, r9, sl, fp, sp, lr}
   1ef5c:	b	afa54 <pclose@plt+0xac444>
   1ef60:	b	8df780 <pclose@plt+0x8dc170>
   1ef64:			; <UNDEFINED> instruction: 0xf8400302
   1ef68:	b	106db80 <pclose@plt+0x106a570>
   1ef6c:	mvnsle	r0, r3, lsl #2
   1ef70:			; <UNDEFINED> instruction: 0xf0002900
   1ef74:			; <UNDEFINED> instruction: 0xf1bb8084
   1ef78:	vpmax.f32	d16, d0, d0
   1ef7c:	blls	7f668 <pclose@plt+0x7c058>
   1ef80:			; <UNDEFINED> instruction: 0xf8cd2500
   1ef84:			; <UNDEFINED> instruction: 0xf603a014
   1ef88:			; <UNDEFINED> instruction: 0xf8cd441c
   1ef8c:	blge	7fefc4 <pclose@plt+0x7fb9b4>
   1ef90:	and	r9, pc, r7, lsl #6
   1ef94:	stmdals	r2, {r0, r2, r8, r9, fp, ip, pc}
   1ef98:			; <UNDEFINED> instruction: 0xf003781b
   1ef9c:	cmpne	fp, pc, lsl r1
   1efa0:	orreq	lr, r3, #0, 22
   1efa4:	smullmi	r5, fp, fp, r8
   1efa8:	strle	r0, [r7], #-2009	; 0xfffff827
   1efac:	strtcc	r3, [r0], #-1281	; 0xfffffaff
   1efb0:	ble	187052c <pclose@plt+0x186cf1c>
   1efb4:	cmneq	sl, r3, lsl #22
   1efb8:	rscle	r2, fp, r1, lsl #22
   1efbc:	eoreq	pc, r0, #164, 2	; 0x29
   1efc0:	ldrdgt	pc, [r0], -sp
   1efc4:	strbmi	r4, [pc], -r9, asr #12
   1efc8:			; <UNDEFINED> instruction: 0x26004610
   1efcc:	svc	0x0004f850
   1efd0:	blcc	15d134 <pclose@plt+0x159b24>
   1efd4:	b	ef9ec <pclose@plt+0xec3dc>
   1efd8:			; <UNDEFINED> instruction: 0xf84c030e
   1efdc:	b	11adbf4 <pclose@plt+0x11aa5e4>
   1efe0:	mvnsle	r0, r3, lsl #12
   1efe4:	rscle	r2, r1, r0, lsl #28
   1efe8:			; <UNDEFINED> instruction: 0xe01cf8dd
   1efec:	ldrtmi	r2, [r4], r0, lsl #12
   1eff0:	svcvc	0x0004f852
   1eff4:	addsmi	r6, r4, #720896	; 0xb0000
   1eff8:	andeq	lr, r3, r7, lsr #20
   1effc:	movweq	lr, #31267	; 0x7a23
   1f000:			; <UNDEFINED> instruction: 0x0c00ea4c
   1f004:	streq	lr, [r3], -r6, asr #20
   1f008:	bleq	15d148 <pclose@plt+0x159b38>
   1f00c:	blcc	15d118 <pclose@plt+0x159b08>
   1f010:	blls	937d0 <pclose@plt+0x901c0>
   1f014:	blx	a784e <pclose@plt+0xa423e>
   1f018:			; <UNDEFINED> instruction: 0xf1bc3805
   1f01c:	eorle	r0, r1, r0, lsl #30
   1f020:			; <UNDEFINED> instruction: 0xa01cf8dd
   1f024:	ldreq	pc, [ip, -r4, lsr #3]
   1f028:			; <UNDEFINED> instruction: 0xf8dd9a02
   1f02c:	bl	cf034 <pclose@plt+0xcba24>
   1f030:	ldm	sl!, {r0, r1, r3, r6, r9, sl, fp, ip}
   1f034:	stmia	lr!, {r0, r1, r2, r3}
   1f038:	ldm	sl, {r0, r1, r2, r3}
   1f03c:	stm	lr, {r0, r1, r2, r3}
   1f040:	ldm	ip!, {r0, r1, r2, r3}
   1f044:	strgt	r0, [pc, -pc]
   1f048:	muleq	pc, ip, r8	; <UNPREDICTABLE>
   1f04c:	andeq	lr, pc, r7, lsl #17
   1f050:	blls	67888 <pclose@plt+0x64278>
   1f054:	blx	b0962 <pclose@plt+0xad352>
   1f058:			; <UNDEFINED> instruction: 0xf7fe300b
   1f05c:	stmiblt	r8, {r0, r2, r3, r5, r7, r8, sl, fp, ip, sp, lr, pc}
   1f060:	bleq	9b494 <pclose@plt+0x97e84>
   1f064:	strbmi	r9, [r0], -r4, lsl #22
   1f068:	ldmvs	fp, {r3, r9, fp, ip, pc}^
   1f06c:			; <UNDEFINED> instruction: 0xf7fd5899
   1f070:	teqlt	r8, pc, asr #19	; <UNPREDICTABLE>
   1f074:	orrsle	r2, r9, r0, lsl #28
   1f078:			; <UNDEFINED> instruction: 0xf00045ab
   1f07c:	blls	13f44c <pclose@plt+0x13be3c>
   1f080:			; <UNDEFINED> instruction: 0xe61a6898
   1f084:	strcs	r9, [r0], #-3329	; 0xfffff2ff
   1f088:	strcc	r6, [r1], #-2216	; 0xfffff758
   1f08c:	stmda	ip, {r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1f090:			; <UNDEFINED> instruction: 0xf10545a3
   1f094:	cfldr64le	mvdx0, [r7], #48	; 0x30
   1f098:			; <UNDEFINED> instruction: 0xf7e49801
   1f09c:	ldrbt	lr, [sp], r6, asr #16
   1f0a0:	vldrvs	s19, [r3, #36]	; 0x24
   1f0a4:	fldmdbxle	r5!, {d2-d1}	;@ Deprecated
   1f0a8:			; <UNDEFINED> instruction: 0x46496bd0
   1f0ac:	andscc	r1, ip, r2, lsl #30
   1f0b0:	svccc	0x0004f852
   1f0b4:	addmi	r6, r2, #851968	; 0xd0000
   1f0b8:	movweq	lr, #23107	; 0x5a43
   1f0bc:	blcc	15d1c8 <pclose@plt+0x159bb8>
   1f0c0:	blls	2938a0 <pclose@plt+0x290290>
   1f0c4:	ldrdcc	pc, [r0], r3
   1f0c8:	svclt	0x005e065d
   1f0cc:	vld1.8	{d9-d10}, [r2]
   1f0d0:	andls	r6, pc, #128, 4
   1f0d4:			; <UNDEFINED> instruction: 0xf57f0618
   1f0d8:	blls	40acd0 <pclose@plt+0x4076c0>
   1f0dc:	movweq	pc, #4131	; 0x1023	; <UNPREDICTABLE>
   1f0e0:	ldrbt	r9, [r6], pc, lsl #6
   1f0e4:	eorcs	r9, r0, #15360	; 0x3c00
   1f0e8:	strbmi	r2, [r8], -r0, lsl #2
   1f0ec:	strcs	pc, [r0, #963]	; 0x3c3
   1f0f0:	ldmib	r4!, {r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1f0f4:	sbcle	r2, r2, r0, lsl #26
   1f0f8:	vst1.8	{d16-d18}, [pc :128], r6
   1f0fc:	movwls	r6, #62336	; 0xf380
   1f100:	mcrge	5, 7, pc, cr15, cr15, {3}	; <UNPREDICTABLE>
   1f104:	tstcs	r0, r0, lsr #4
   1f108:			; <UNDEFINED> instruction: 0xf7e44648
   1f10c:	blls	1597b4 <pclose@plt+0x1561a4>
   1f110:	ldrb	r6, [r2, #2200]	; 0x898
   1f114:			; <UNDEFINED> instruction: 0xf04f2220
   1f118:			; <UNDEFINED> instruction: 0x464831ff
   1f11c:	ldmib	lr, {r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1f120:	blls	299064 <pclose@plt+0x295a54>
   1f124:	tstcs	r0, sl, asr #12
   1f128:	rsbeq	pc, r0, r3, lsl #2
   1f12c:	streq	pc, [r0], #259	; 0x103
   1f130:	blpl	15d278 <pclose@plt+0x159c68>
   1f134:	addmi	r6, r4, #1245184	; 0x130000
   1f138:	movweq	lr, #23075	; 0x5a23
   1f13c:	blcc	15d24c <pclose@plt+0x159c3c>
   1f140:	tsteq	r3, r1, asr #20
   1f144:	stmdbcs	r0, {r2, r4, r5, r6, r7, r8, ip, lr, pc}
   1f148:			; <UNDEFINED> instruction: 0xe714d099
   1f14c:	strbmi	r9, [r9], -r9, lsl #22
   1f150:			; <UNDEFINED> instruction: 0xf1032200
   1f154:			; <UNDEFINED> instruction: 0xf1030060
   1f158:			; <UNDEFINED> instruction: 0xf8500680
   1f15c:	stmdavs	fp, {r2, r8, r9, fp, ip, lr}
   1f160:	b	efc28 <pclose@plt+0xec618>
   1f164:			; <UNDEFINED> instruction: 0xf8410305
   1f168:	b	10add80 <pclose@plt+0x10aa770>
   1f16c:	mvnsle	r0, r3, lsl #4
   1f170:			; <UNDEFINED> instruction: 0xf47f2a00
   1f174:			; <UNDEFINED> instruction: 0xe782aedb
   1f178:	mulne	r6, sl, r8
   1f17c:	cmpeq	r0, r1, lsl r0	; <UNPREDICTABLE>
   1f180:	mrcge	4, 5, APSR_nzcv, cr5, cr15, {3}
   1f184:	strbmi	r2, [r8], -r0, lsr #4
   1f188:	stmdb	r8!, {r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1f18c:	ldmvs	r8, {r2, r8, r9, fp, ip, pc}
   1f190:	blls	2987e4 <pclose@plt+0x2951d4>
   1f194:	ldrdcs	pc, [r0], r3
   1f198:	mvnscc	pc, #79	; 0x4f
   1f19c:	movwcc	lr, #2505	; 0x9c9
   1f1a0:	stmib	r9, {r0, r4, r6, r9, sl}^
   1f1a4:	svclt	0x005c3302
   1f1a8:	orrvs	pc, r0, #1862270976	; 0x6f000000
   1f1ac:	ldreq	r9, [r3], -pc, lsl #6
   1f1b0:	mcrge	5, 4, pc, cr15, cr15, {3}	; <UNPREDICTABLE>
   1f1b4:			; <UNDEFINED> instruction: 0xf853e791
   1f1b8:			; <UNDEFINED> instruction: 0x46490032
   1f1bc:	andscc	r1, ip, r2, lsl #30
   1f1c0:	svccc	0x0004f852
   1f1c4:	addsmi	r6, r0, #851968	; 0xd0000
   1f1c8:	movweq	lr, #23107	; 0x5a43
   1f1cc:	blcc	15d2d8 <pclose@plt+0x159cc8>
   1f1d0:			; <UNDEFINED> instruction: 0xe67ed1f6
   1f1d4:	mulcc	r6, sl, r8
   1f1d8:			; <UNDEFINED> instruction: 0xf57f0658
   1f1dc:	ldr	sl, [r1, sp, lsr #29]
   1f1e0:	movwlt	r9, #47883	; 0xbb0b
   1f1e4:	stmdals	r0, {r0, r1, r3, r6, r7, r9, sl, lr}
   1f1e8:	svc	0x009ef7e3
   1f1ec:	ldrtmi	r9, [r8], -lr, lsl #30
   1f1f0:			; <UNDEFINED> instruction: 0xf7e39e01
   1f1f4:	strcs	lr, [ip, #-3994]	; 0xfffff066
   1f1f8:	strvs	pc, [fp, #-2821]	; 0xfffff4fb
   1f1fc:	stmiavs	r0!, {r2, r4, r5, r9, sl, lr}
   1f200:			; <UNDEFINED> instruction: 0xf7e3340c
   1f204:	adcmi	lr, r5, #584	; 0x248
   1f208:	stmdals	r1, {r0, r3, r4, r5, r6, r7, r8, ip, lr, pc}
   1f20c:	svc	0x008cf7e3
   1f210:	movwcs	lr, #5700	; 0x1644
   1f214:			; <UNDEFINED> instruction: 0x4651465a
   1f218:			; <UNDEFINED> instruction: 0xf7fe4638
   1f21c:	blls	de7b0 <pclose@plt+0xdb1a0>
   1f220:	eoreq	pc, r8, r3, asr #16
   1f224:	sbcsle	r2, fp, r0, lsl #16
   1f228:			; <UNDEFINED> instruction: 0xf8539b00
   1f22c:	addsmi	r3, r8, #40	; 0x28
   1f230:			; <UNDEFINED> instruction: 0xf8dad006
   1f234:	blcs	ab3ac <pclose@plt+0xa7d9c>
   1f238:	svclt	0x00a89b06
   1f23c:	movwls	r2, #25345	; 0x6301
   1f240:	ldrtmi	r2, [r8], -r2, lsl #6
   1f244:			; <UNDEFINED> instruction: 0x4651465a
   1f248:	stc2l	7, cr15, [ip, #-1016]	; 0xfffffc08
   1f24c:			; <UNDEFINED> instruction: 0xf8439b03
   1f250:	stmdacs	r0, {r3, r5}
   1f254:	cfstrsge	mvf15, [pc, #508]!	; 1f458 <pclose@plt+0x1be48>
   1f258:	blcs	45e8c <pclose@plt+0x4287c>
   1f25c:	cfstrsge	mvf15, [fp, #252]!	; 0xfc
   1f260:	blls	d9168 <pclose@plt+0xd5b58>
   1f264:	strcs	r4, [ip], -sp, asr #12
   1f268:	bl	e8e74 <pclose@plt+0xe5864>
   1f26c:	cfstrsgt	mvf1, [pc, #-300]	; 1f148 <pclose@plt+0x1bb38>
   1f270:			; <UNDEFINED> instruction: 0xf60bfb06
   1f274:	ldm	r5, {r0, r1, r2, r3, sl, lr, pc}
   1f278:	stcls	0, cr0, [r1, #-60]	; 0xffffffc4
   1f27c:	stm	r4, {r0, r2, r4, r5, sl, lr}
   1f280:	andcs	r0, r4, pc
   1f284:	ldmvs	r3, {r2, r9, fp, ip, pc}^
   1f288:	ldmpl	ip, {r3, r9, fp, ip, pc}
   1f28c:	orrspl	r9, pc, r1, lsl #22
   1f290:			; <UNDEFINED> instruction: 0xf7e4606f
   1f294:	adcvs	lr, r8, r8, lsr r8
   1f298:			; <UNDEFINED> instruction: 0xf43f2800
   1f29c:	strdvs	sl, [r4], -r6
   1f2a0:	tstcs	r0, r0, lsr #4
   1f2a4:			; <UNDEFINED> instruction: 0xf7e44648
   1f2a8:	blls	159618 <pclose@plt+0x156008>
   1f2ac:	bleq	9b6e0 <pclose@plt+0x980d0>
   1f2b0:	str	r6, [r2, #-2200]	; 0xfffff768
   1f2b4:	blcs	45ee8 <pclose@plt+0x428d8>
   1f2b8:	cfstrdge	mvd15, [pc, #-252]!	; 1f1c4 <pclose@plt+0x1bbb4>
   1f2bc:			; <UNDEFINED> instruction: 0xf8d4e792
   1f2c0:	andsmi	r1, r1, r0, lsl #24
   1f2c4:	strtmi	sp, [r1], r4, lsr #2
   1f2c8:			; <UNDEFINED> instruction: 0xf8d9469a
   1f2cc:	tstcc	r1, r0, lsr #24
   1f2d0:	stmdbeq	r0!, {r0, r3, r8, ip, sp, lr, pc}
   1f2d4:	rscsle	r4, r8, sl, lsl r2
   1f2d8:	stmibeq	r1, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}
   1f2dc:	ldmdavs	r1!, {r0, r1, r4, r6, r9, sl, lr}
   1f2e0:	svclt	0x0014420a
   1f2e4:	andne	pc, r9, lr, asr r8	; <UNPREDICTABLE>
   1f2e8:	andne	pc, r9, ip, asr r8	; <UNPREDICTABLE>
   1f2ec:	ldr	r6, [r6, #1]
   1f2f0:	strb	r2, [r1], r0, lsl #10
   1f2f4:			; <UNDEFINED> instruction: 0xf7e39801
   1f2f8:			; <UNDEFINED> instruction: 0xf44fef18
   1f2fc:	andcs	r7, r4, r0, lsl #3
   1f300:	cdp	7, 7, cr15, cr4, cr3, {7}
   1f304:	sbcsvs	r9, r8, #4, 22	; 0x1000
   1f308:	svclt	0x00183800
   1f30c:	strb	r2, [r6, #1]
   1f310:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   1f314:	bls	1192a8 <pclose@plt+0x115c98>
   1f318:	eorcc	pc, r3, r2, asr r8	; <UNPREDICTABLE>
   1f31c:			; <UNDEFINED> instruction: 0xf8c99a06
   1f320:	bcs	2b3c8 <pclose@plt+0x27db8>
   1f324:	cfldrsge	mvf15, [fp, #252]	; 0xfc
   1f328:	strtcc	pc, [r8], #-2249	; 0xfffff737
   1f32c:	vst3.32	{d30,d32,d34}, [pc :64], r7
   1f330:	andcs	r7, r4, r0, lsl #2
   1f334:	cdp	7, 5, cr15, cr10, cr3, {7}
   1f338:	strmi	r9, [r1], r4, lsl #22
   1f33c:	stmdacs	r0, {r3, r4, r8, r9, sp, lr}
   1f340:	svcge	0x0051f43f
   1f344:			; <UNDEFINED> instruction: 0xf04f9e01
   1f348:			; <UNDEFINED> instruction: 0xf8dd0c00
   1f34c:	stcls	0, cr10, [r2, #-0]
   1f350:	blcc	15d4b4 <pclose@plt+0x159ea4>
   1f354:	addeq	lr, ip, r9, lsl #22
   1f358:	teqlt	fp, r1, lsl #4
   1f35c:	strle	r0, [ip], #-2012	; 0xfffff824
   1f360:	b	13e14d4 <pclose@plt+0x13ddec4>
   1f364:			; <UNDEFINED> instruction: 0xf1000242
   1f368:	mvnsle	r0, r4
   1f36c:	stfeqd	f7, [r0], #-48	; 0xffffffd0
   1f370:			; <UNDEFINED> instruction: 0xf5bc3604
   1f374:	mvnle	r7, r0, lsl #31
   1f378:			; <UNDEFINED> instruction: 0xf8d6e563
   1f37c:	andsmi	r1, r1, r0, lsl #24
   1f380:			; <UNDEFINED> instruction: 0x4634d113
   1f384:			; <UNDEFINED> instruction: 0xf8d4469e
   1f388:	tstcc	r1, r0, lsr #24
   1f38c:	andsmi	r3, sl, #32, 8	; 0x20000000
   1f390:	strdeq	sp, [r9], r9
   1f394:	stmdane	ip!, {r0, r1, r4, r5, r6, r9, sl, lr}^
   1f398:	vmlaeq.f64	d14, d1, d10
   1f39c:	ldrdne	pc, [r0], -lr
   1f3a0:	stmdavs	r1!, {r0, sp, lr}
   1f3a4:	strne	pc, [r0], #-2240	; 0xfffff740
   1f3a8:			; <UNDEFINED> instruction: 0x462ce7da
   1f3ac:	ubfx	r4, r6, #13, #22
   1f3b0:			; <UNDEFINED> instruction: 0xf7e39801
   1f3b4:			; <UNDEFINED> instruction: 0xf1bbeeba
   1f3b8:	addsle	r0, lr, r0, lsl #30
   1f3bc:			; <UNDEFINED> instruction: 0xf7e3e56e
   1f3c0:	svclt	0x0000ef02
   1f3c4:	andeq	sp, r1, r4, asr #32
   1f3c8:	andeq	r0, r0, r0, ror #4
   1f3cc:	andeq	ip, r1, r2, asr #27
   1f3d0:			; <UNDEFINED> instruction: 0x460cb538
   1f3d4:	blcs	43ec08 <pclose@plt+0x43b5f8>
   1f3d8:	stmdavs	fp, {r1, r2, r8, ip, lr, pc}^
   1f3dc:	ldmvs	sl, {sp}^
   1f3e0:	ldrdvs	r6, [sl], #155	; 0x9b
   1f3e4:	ldflts	f6, [r8, #-812]!	; 0xfffffcd4
   1f3e8:	strmi	r6, [r5], -r1, ror #1
   1f3ec:	andne	lr, r5, #3424256	; 0x344000
   1f3f0:	stc2	7, cr15, [r6], #-1012	; 0xfffffc0c
   1f3f4:	strmi	r1, [r3], -r2, asr #24
   1f3f8:	andle	r6, lr, r0, ror #3
   1f3fc:	bcs	33ec8c <pclose@plt+0x33b67c>
   1f400:	andcs	fp, r0, r8, lsl pc
   1f404:	stmdavs	sl!, {r0, r1, r2, r3, r5, r6, r7, r8, ip, lr, pc}
   1f408:	stmdbvs	r1!, {sp}^
   1f40c:	biceq	lr, r3, #2048	; 0x800
   1f410:	vceq.i32	q11, <illegal reg q0.5>, q5
   1f414:	subsvs	r2, sl, r1, lsl r2
   1f418:	andcs	fp, ip, r8, lsr sp
   1f41c:	svclt	0x0000bd38
   1f420:	ldrblt	r6, [r0, #-2051]!	; 0xfffff7fd
   1f424:	strmi	r2, [r5], -r0, lsl #22
   1f428:	strcs	sp, [r0], #-3344	; 0xfffff2f0
   1f42c:	stmiavs	fp!, {r1, r2, r5, r9, sl, lr}
   1f430:	strtmi	r3, [r3], #-1537	; 0xfffff9ff
   1f434:			; <UNDEFINED> instruction: 0xf7e36958
   1f438:	stmiavs	fp!, {r3, r4, r5, r6, r9, sl, fp, sp, lr, pc}
   1f43c:	ldrcc	r4, [r8], #-1059	; 0xfffffbdd
   1f440:			; <UNDEFINED> instruction: 0xf7e36898
   1f444:	stmdavs	fp!, {r1, r4, r5, r6, r9, sl, fp, sp, lr, pc}
   1f448:	blle	ffc2fec8 <pclose@plt+0xffc2c8b8>
   1f44c:	pop	{r3, r5, r7, fp, sp, lr}
   1f450:			; <UNDEFINED> instruction: 0xf7e34070
   1f454:	svclt	0x0000be67
   1f458:	stmdavs	r4, {r3, r4, r5, r6, r7, r8, sl, ip, sp, pc}
   1f45c:	stccc	14, cr9, [r1], {7}
   1f460:	stccs	0, cr6, [r0], {4}
   1f464:	ldrmi	sp, [r7], -r1, lsr #22
   1f468:	blx	a7cd2 <pclose@plt+0xa46c2>
   1f46c:	strmi	pc, [sp], -r4, lsl #8
   1f470:	sbcseq	r6, sl, r9, lsl #16
   1f474:	bl	85494 <pclose@plt+0x81e84>
   1f478:	stmdbpl	fp, {r2, sl, fp}
   1f47c:	ldrdne	pc, [r8], -ip
   1f480:			; <UNDEFINED> instruction: 0xf7e3603b
   1f484:	ldmvs	r0!, {r5, r6, r9, sl, fp, sp, lr, pc}
   1f488:	cdp	7, 4, cr15, cr14, cr3, {7}
   1f48c:	strtmi	r6, [r3], #-2091	; 0xfffff7d5
   1f490:			; <UNDEFINED> instruction: 0xf7e36898
   1f494:	stmdavs	fp!, {r1, r3, r6, r9, sl, fp, sp, lr, pc}
   1f498:			; <UNDEFINED> instruction: 0xf104441c
   1f49c:	ldm	r3, {r2, r3, r8, r9}
   1f4a0:	stm	r6, {r0, r1, r2}
   1f4a4:	stmdavs	r0!, {r0, r1, r2}^
   1f4a8:	blmi	18ec90 <pclose@plt+0x18b680>
   1f4ac:	subspl	pc, r5, #64, 4
   1f4b0:	stmdami	r5, {r2, r8, fp, lr}
   1f4b4:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   1f4b8:	ldrbtmi	r3, [r8], #-800	; 0xfffffce0
   1f4bc:	ldm	ip, {r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1f4c0:	strdeq	fp, [r0], -r4
   1f4c4:			; <UNDEFINED> instruction: 0x0000b5ba
   1f4c8:	andeq	fp, r0, r2, asr #11
   1f4cc:			; <UNDEFINED> instruction: 0x4605b538
   1f4d0:	strmi	r4, [ip], -r8, lsl #12
   1f4d4:	svc	0x0076f7e3
   1f4d8:	tstle	ip, r1, lsl #16
   1f4dc:	strmi	r7, [r3], -r2, lsr #16
   1f4e0:			; <UNDEFINED> instruction: 0xf0022000
   1f4e4:	cmpne	r2, pc, lsl r1
   1f4e8:			; <UNDEFINED> instruction: 0xf855408b
   1f4ec:	movwmi	r1, #45090	; 0xb022
   1f4f0:	eorcc	pc, r2, r5, asr #16
   1f4f4:	andcs	fp, r3, r8, lsr sp
   1f4f8:	svclt	0x0000bd38
   1f4fc:	svcmi	0x00f8e92d
   1f500:	stcls	6, cr4, [ip], {6}
   1f504:	ldmib	sp, {r0, r2, r3, r9, sl, lr}^
   1f508:	ldrmi	sl, [r1], sl, lsl #14
   1f50c:	ldrmi	r0, [r8], r0, ror #4
   1f510:			; <UNDEFINED> instruction: 0xf8dfd50a
   1f514:			; <UNDEFINED> instruction: 0x463815f8
   1f518:			; <UNDEFINED> instruction: 0xf7e34479
   1f51c:	stmdacs	r0, {r2, r4, r5, r7, r8, sl, fp, sp, lr, pc}
   1f520:			; <UNDEFINED> instruction: 0xf8dfd15e
   1f524:	ldrbtmi	r7, [pc], #-1516	; 1f52c <pclose@plt+0x1bf1c>
   1f528:	ldrdmi	pc, [r0], -r8
   1f52c:	ldrdcc	pc, [r0], -sl
   1f530:	ldrdlt	pc, [r0], -r9
   1f534:	rsble	r4, r6, r3, lsr #5
   1f538:	ldrtmi	r1, [r8], -r3, ror #24
   1f53c:	andcc	pc, r0, r8, asr #17
   1f540:	ldcl	7, cr15, [sl, #-908]	; 0xfffffc74
   1f544:	strbne	pc, [ip, #2271]	; 0x8df	; <UNPREDICTABLE>
   1f548:			; <UNDEFINED> instruction: 0x46034479
   1f54c:			; <UNDEFINED> instruction: 0xf84b4638
   1f550:			; <UNDEFINED> instruction: 0xf7e33024
   1f554:			; <UNDEFINED> instruction: 0x4604ed98
   1f558:			; <UNDEFINED> instruction: 0xf8dfb330
   1f55c:			; <UNDEFINED> instruction: 0x463815bc
   1f560:			; <UNDEFINED> instruction: 0xf7e34479
   1f564:			; <UNDEFINED> instruction: 0x4604ed90
   1f568:	cmple	sp, r0, lsl #16
   1f56c:	svc	0x0012f7e3
   1f570:	cdpcs	8, 0, cr6, cr0, cr3, {0}
   1f574:	tsthi	r1, r0, asr #32	; <UNPREDICTABLE>
   1f578:			; <UNDEFINED> instruction: 0x26011e9a
   1f57c:	svcne	0x0002f832
   1f580:			; <UNDEFINED> instruction: 0xf0041160
   1f584:	strcc	r0, [r1], #-799	; 0xfffffce1
   1f588:	svceq	0x0002f011
   1f58c:	vpmax.u8	d15, d3, d6
   1f590:			; <UNDEFINED> instruction: 0xf855bf1e
   1f594:	movwmi	r1, #45088	; 0xb020
   1f598:	eorcc	pc, r0, r5, asr #16
   1f59c:	svcvc	0x0080f5b4
   1f5a0:	andcs	sp, r0, ip, ror #3
   1f5a4:	svchi	0x00f8e8bd
   1f5a8:	cdp	7, 15, cr15, cr4, cr3, {7}
   1f5ac:	cdpcs	8, 0, cr6, cr0, cr3, {0}
   1f5b0:	sbchi	pc, ip, r0, asr #32
   1f5b4:			; <UNDEFINED> instruction: 0x26011e9a
   1f5b8:	svceq	0x0002f832
   1f5bc:			; <UNDEFINED> instruction: 0xf0041161
   1f5c0:	strcc	r0, [r1], #-799	; 0xfffffce1
   1f5c4:	svceq	0x0008f010
   1f5c8:	vpmax.u8	d15, d3, d6
   1f5cc:			; <UNDEFINED> instruction: 0xf855bf1e
   1f5d0:	movwmi	r0, #12321	; 0x3021
   1f5d4:	eorcc	pc, r1, r5, asr #16
   1f5d8:	svcvc	0x0080f5b4
   1f5dc:	strb	sp, [r0, ip, ror #3]!
   1f5e0:	ldrne	pc, [r8, #-2271]!	; 0xfffff721
   1f5e4:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
   1f5e8:	stcl	7, cr15, [ip, #-908]	; 0xfffffc74
   1f5ec:	orrsle	r2, fp, r0, lsl #16
   1f5f0:	ldrdmi	pc, [r0], -r8
   1f5f4:	ldrdcc	pc, [r0], -sl
   1f5f8:	strvc	pc, [r4, #-2271]!	; 0xfffff721
   1f5fc:			; <UNDEFINED> instruction: 0xf8d942a3
   1f600:	ldrbtmi	fp, [pc], #-0	; 1f608 <pclose@plt+0x1bff8>
   1f604:	mlseq	r4, r8, r1, sp
   1f608:	strcc	r4, [r1], #-1624	; 0xfffff9a8
   1f60c:			; <UNDEFINED> instruction: 0xf7e300a1
   1f610:	strmi	lr, [r3], r6, ror #27
   1f614:			; <UNDEFINED> instruction: 0xf0002800
   1f618:			; <UNDEFINED> instruction: 0xf8c98101
   1f61c:			; <UNDEFINED> instruction: 0xf8ca0000
   1f620:			; <UNDEFINED> instruction: 0xf8d84000
   1f624:	str	r4, [r7, r0]
   1f628:	ldrbtne	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
   1f62c:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
   1f630:	stc	7, cr15, [r8, #-908]!	; 0xfffffc74
   1f634:			; <UNDEFINED> instruction: 0xb3204604
   1f638:	strbtne	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
   1f63c:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
   1f640:	stc	7, cr15, [r0, #-908]!	; 0xfffffc74
   1f644:	stmdacs	r0, {r2, r9, sl, lr}
   1f648:			; <UNDEFINED> instruction: 0xf7e3d137
   1f64c:	stmdavs	r3, {r2, r5, r7, r9, sl, fp, sp, lr, pc}
   1f650:			; <UNDEFINED> instruction: 0xf0402e00
   1f654:	mrcne	1, 4, r8, cr10, cr15, {0}
   1f658:			; <UNDEFINED> instruction: 0xf8322601
   1f65c:	cmnne	r0, r2, lsl #30
   1f660:	tsteq	pc, #4	; <UNPREDICTABLE>
   1f664:			; <UNDEFINED> instruction: 0xf4113401
   1f668:	blx	1b7270 <pclose@plt+0x1b3c60>
   1f66c:	svclt	0x001ef303
   1f670:	eorne	pc, r0, r5, asr r8	; <UNPREDICTABLE>
   1f674:			; <UNDEFINED> instruction: 0xf845430b
   1f678:			; <UNDEFINED> instruction: 0xf5b43020
   1f67c:	mvnle	r7, r0, lsl #31
   1f680:			; <UNDEFINED> instruction: 0xf7e3e78f
   1f684:	stmdavs	r3, {r3, r7, r9, sl, fp, sp, lr, pc}
   1f688:			; <UNDEFINED> instruction: 0xf0402e00
   1f68c:	mrcne	0, 4, r8, cr10, cr0, {5}
   1f690:			; <UNDEFINED> instruction: 0xf8322601
   1f694:	cmnne	r0, r2, lsl #30
   1f698:	tsteq	pc, #4	; <UNPREDICTABLE>
   1f69c:			; <UNDEFINED> instruction: 0xf4113401
   1f6a0:	blx	1bf2a8 <pclose@plt+0x1bbc98>
   1f6a4:	svclt	0x001ef303
   1f6a8:	eorne	pc, r0, r5, asr r8	; <UNPREDICTABLE>
   1f6ac:			; <UNDEFINED> instruction: 0xf845430b
   1f6b0:			; <UNDEFINED> instruction: 0xf5b43020
   1f6b4:	mvnle	r7, r0, lsl #31
   1f6b8:			; <UNDEFINED> instruction: 0xf8dfe773
   1f6bc:			; <UNDEFINED> instruction: 0x46381470
   1f6c0:			; <UNDEFINED> instruction: 0xf7e34479
   1f6c4:	strmi	lr, [r4], -r0, ror #25
   1f6c8:			; <UNDEFINED> instruction: 0xf8dfb320
   1f6cc:	ldrtmi	r1, [r8], -r4, ror #8
   1f6d0:			; <UNDEFINED> instruction: 0xf7e34479
   1f6d4:			; <UNDEFINED> instruction: 0x4604ecd8
   1f6d8:	cmnle	r5, r0, lsl #16
   1f6dc:	cdp	7, 5, cr15, cr10, cr3, {7}
   1f6e0:	cdpcs	8, 0, cr6, cr0, cr3, {0}
   1f6e4:	cmnhi	r3, r0, asr #32	; <UNPREDICTABLE>
   1f6e8:			; <UNDEFINED> instruction: 0x26011e9a
   1f6ec:	svceq	0x0002f832
   1f6f0:			; <UNDEFINED> instruction: 0xf0041161
   1f6f4:	strcc	r0, [r1], #-799	; 0xfffffce1
   1f6f8:	svcvs	0x0000f410
   1f6fc:	vpmax.u8	d15, d3, d6
   1f700:			; <UNDEFINED> instruction: 0xf855bf1e
   1f704:	movwmi	r0, #12321	; 0x3021
   1f708:	eorcc	pc, r1, r5, asr #16
   1f70c:	svcvc	0x0080f5b4
   1f710:	strb	sp, [r6, -ip, ror #3]
   1f714:	cdp	7, 3, cr15, cr14, cr3, {7}
   1f718:	cdpcs	8, 0, cr6, cr0, cr3, {0}
   1f71c:	adchi	pc, r3, r0, asr #32
   1f720:			; <UNDEFINED> instruction: 0x26011e9a
   1f724:	svcne	0x0002f832
   1f728:			; <UNDEFINED> instruction: 0xf0041160
   1f72c:	strcc	r0, [r1], #-799	; 0xfffffce1
   1f730:	svcvs	0x0080f411
   1f734:	vpmax.u8	d15, d3, d6
   1f738:			; <UNDEFINED> instruction: 0xf855bf1e
   1f73c:	movwmi	r1, #45088	; 0xb020
   1f740:	eorcc	pc, r0, r5, asr #16
   1f744:	svcvc	0x0080f5b4
   1f748:	str	sp, [sl, -ip, ror #3]!
   1f74c:			; <UNDEFINED> instruction: 0xf5063b02
   1f750:	strcs	r7, [r1, -r0, lsl #9]
   1f754:	svccs	0x0002f833
   1f758:	strle	r0, [sl, #-1809]	; 0xfffff8ef
   1f75c:			; <UNDEFINED> instruction: 0xf0027832
   1f760:	cmpne	r2, pc, lsl r1
   1f764:			; <UNDEFINED> instruction: 0xf001fa07
   1f768:	eorne	pc, r2, r5, asr r8	; <UNPREDICTABLE>
   1f76c:			; <UNDEFINED> instruction: 0xf8454301
   1f770:	strcc	r1, [r1], -r2, lsr #32
   1f774:	strhle	r4, [sp, #36]!	; 0x24
   1f778:	blcc	d93cc <pclose@plt+0xd5dbc>
   1f77c:	strvc	pc, [r0], #1286	; 0x506
   1f780:			; <UNDEFINED> instruction: 0xf8332701
   1f784:	ldreq	r2, [r2, r2, lsl #30]
   1f788:	ldmdavc	r2!, {r1, r3, r8, sl, ip, lr, pc}
   1f78c:	tsteq	pc, r2	; <UNPREDICTABLE>
   1f790:	blx	1e3ce0 <pclose@plt+0x1e06d0>
   1f794:			; <UNDEFINED> instruction: 0xf855f001
   1f798:	movwmi	r1, #4130	; 0x1022
   1f79c:	eorne	pc, r2, r5, asr #16
   1f7a0:	adcsmi	r3, r4, #1048576	; 0x100000
   1f7a4:	ldrbt	sp, [ip], sp, ror #3
   1f7a8:	ldrtmi	r4, [r8], -r2, ror #19
   1f7ac:			; <UNDEFINED> instruction: 0xf7e34479
   1f7b0:	strmi	lr, [r4], -sl, ror #24
   1f7b4:			; <UNDEFINED> instruction: 0xf7e3bba0
   1f7b8:	stmdavs	r2, {r1, r2, r3, r5, r6, r7, r8, sl, fp, sp, lr, pc}
   1f7bc:	vmlacs.f32	s6, s0, s4
   1f7c0:	rschi	pc, pc, r0, asr #32
   1f7c4:			; <UNDEFINED> instruction: 0xf8322601
   1f7c8:	cmnne	r0, r2, lsl #30
   1f7cc:	tsteq	pc, #4	; <UNPREDICTABLE>
   1f7d0:			; <UNDEFINED> instruction: 0xf4113401
   1f7d4:	blx	1b35dc <pclose@plt+0x1affcc>
   1f7d8:	svclt	0x001ef303
   1f7dc:	eorne	pc, r0, r5, asr r8	; <UNPREDICTABLE>
   1f7e0:			; <UNDEFINED> instruction: 0xf845430b
   1f7e4:			; <UNDEFINED> instruction: 0xf5b43020
   1f7e8:	mvnle	r7, r0, lsl #31
   1f7ec:	blcc	d9358 <pclose@plt+0xd5d48>
   1f7f0:	strvc	pc, [r0], #1286	; 0x506
   1f7f4:			; <UNDEFINED> instruction: 0xf8332701
   1f7f8:	ldreq	r2, [r0, #3842]	; 0xf02
   1f7fc:	ldmdavc	r2!, {r1, r3, r8, sl, ip, lr, pc}
   1f800:	tsteq	pc, r2	; <UNPREDICTABLE>
   1f804:	blx	1e3d54 <pclose@plt+0x1e0744>
   1f808:			; <UNDEFINED> instruction: 0xf855f001
   1f80c:	movwmi	r1, #4130	; 0x1022
   1f810:	eorne	pc, r2, r5, asr #16
   1f814:	adcsmi	r3, r4, #1048576	; 0x100000
   1f818:	strb	sp, [r2], sp, ror #3
   1f81c:	strb	r2, [r1], ip
   1f820:	ldrtmi	r4, [r8], -r5, asr #19
   1f824:			; <UNDEFINED> instruction: 0xf7e34479
   1f828:	strmi	lr, [r4], -lr, lsr #24
   1f82c:	cmple	r8, r0, lsl #16
   1f830:	ldc	7, cr15, [r0, #908]!	; 0x38c
   1f834:	bcc	b9844 <pclose@plt+0xb6234>
   1f838:	cmnle	r4, r0, lsl #28
   1f83c:			; <UNDEFINED> instruction: 0xf8322601
   1f840:	cmnne	r0, r2, lsl #30
   1f844:	tsteq	pc, #4	; <UNPREDICTABLE>
   1f848:			; <UNDEFINED> instruction: 0xf4113401
   1f84c:	blx	1bf654 <pclose@plt+0x1bc044>
   1f850:	svclt	0x001ef303
   1f854:	eorne	pc, r0, r5, asr r8	; <UNPREDICTABLE>
   1f858:			; <UNDEFINED> instruction: 0xf845430b
   1f85c:			; <UNDEFINED> instruction: 0xf5b43020
   1f860:	mvnle	r7, r0, lsl #31
   1f864:	blcc	d92e0 <pclose@plt+0xd5cd0>
   1f868:	strvc	pc, [r0], #1286	; 0x506
   1f86c:			; <UNDEFINED> instruction: 0xf8332701
   1f870:	ldrbeq	r2, [r2, #-3842]	; 0xfffff0fe
   1f874:	ldmdavc	r2!, {r1, r3, r8, sl, ip, lr, pc}
   1f878:	tsteq	pc, r2	; <UNPREDICTABLE>
   1f87c:	blx	1e3dcc <pclose@plt+0x1e07bc>
   1f880:			; <UNDEFINED> instruction: 0xf855f001
   1f884:	movwmi	r1, #4130	; 0x1022
   1f888:	eorne	pc, r2, r5, asr #16
   1f88c:	adcsmi	r3, r4, #1048576	; 0x100000
   1f890:	str	sp, [r6], sp, ror #3
   1f894:			; <UNDEFINED> instruction: 0xf5063b02
   1f898:	strcs	r7, [r1, -r0, lsl #9]
   1f89c:	svccs	0x0002f833
   1f8a0:	strle	r0, [sl, #-1169]	; 0xfffffb6f
   1f8a4:			; <UNDEFINED> instruction: 0xf0027832
   1f8a8:	cmpne	r2, pc, lsl r1
   1f8ac:			; <UNDEFINED> instruction: 0xf001fa07
   1f8b0:	eorne	pc, r2, r5, asr r8	; <UNPREDICTABLE>
   1f8b4:			; <UNDEFINED> instruction: 0xf8454301
   1f8b8:	strcc	r1, [r1], -r2, lsr #32
   1f8bc:	mvnle	r4, r6, lsr #5
   1f8c0:	ldmibmi	lr, {r0, r1, r2, r3, r5, r6, r9, sl, sp, lr, pc}
   1f8c4:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
   1f8c8:	bl	ff75d85c <pclose@plt+0xff75a24c>
   1f8cc:	stmdacs	r0, {r2, r9, sl, lr}
   1f8d0:			; <UNDEFINED> instruction: 0xf7e3d145
   1f8d4:	stmdavs	r3, {r5, r6, r8, sl, fp, sp, lr, pc}
   1f8d8:	bllt	15ae4e8 <pclose@plt+0x15aaed8>
   1f8dc:			; <UNDEFINED> instruction: 0xf8332601
   1f8e0:	cmnne	r0, r2, lsl #30
   1f8e4:	andseq	pc, pc, #4
   1f8e8:			; <UNDEFINED> instruction: 0xf0113401
   1f8ec:	blx	1a34f8 <pclose@plt+0x19fee8>
   1f8f0:	svclt	0x001ef202
   1f8f4:	eorne	pc, r0, r5, asr r8	; <UNPREDICTABLE>
   1f8f8:			; <UNDEFINED> instruction: 0xf845430a
   1f8fc:			; <UNDEFINED> instruction: 0xf5b42020
   1f900:	mvnle	r7, r0, lsl #31
   1f904:			; <UNDEFINED> instruction: 0xf506e64d
   1f908:	strcs	r7, [r1], #-1920	; 0xfffff880
   1f90c:	svccc	0x0002f832
   1f910:	strle	r0, [sl, #-1499]	; 0xfffffa25
   1f914:			; <UNDEFINED> instruction: 0xf0037833
   1f918:	cmpne	fp, pc, lsl r1
   1f91c:			; <UNDEFINED> instruction: 0xf001fa04
   1f920:	eorne	pc, r3, r5, asr r8	; <UNPREDICTABLE>
   1f924:			; <UNDEFINED> instruction: 0xf8454301
   1f928:	strcc	r1, [r1], -r3, lsr #32
   1f92c:	strhle	r4, [sp, #46]!	; 0x2e
   1f930:			; <UNDEFINED> instruction: 0xf506e637
   1f934:	strcs	r7, [r1], #-1920	; 0xfffff880
   1f938:	svccs	0x0002f833
   1f93c:	strle	r0, [sl, #-2000]	; 0xfffff830
   1f940:			; <UNDEFINED> instruction: 0xf0027832
   1f944:	cmpne	r2, pc, lsl r1
   1f948:			; <UNDEFINED> instruction: 0xf001fa04
   1f94c:	eorne	pc, r2, r5, asr r8	; <UNPREDICTABLE>
   1f950:			; <UNDEFINED> instruction: 0xf8454301
   1f954:	strcc	r1, [r1], -r2, lsr #32
   1f958:	strhle	r4, [sp, #39]!	; 0x27
   1f95c:	ldmdbmi	r8!, {r0, r5, r9, sl, sp, lr, pc}^
   1f960:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
   1f964:	bl	fe3dd8f8 <pclose@plt+0xfe3da2e8>
   1f968:	stmdacs	r0, {r2, r9, sl, lr}
   1f96c:			; <UNDEFINED> instruction: 0xf7e3d15c
   1f970:	stmdavs	r3, {r1, r4, r8, sl, fp, sp, lr, pc}
   1f974:	vmlacs.f64	d3, d0, d2
   1f978:	strcs	sp, [r1], -r0, asr #2
   1f97c:	svcne	0x0002f933
   1f980:			; <UNDEFINED> instruction: 0xf0041160
   1f984:	strcc	r0, [r1], #-543	; 0xfffffde1
   1f988:	blx	1a9d90 <pclose@plt+0x1a6780>
   1f98c:	svclt	0x00bef102
   1f990:	eorcs	pc, r0, r5, asr r8	; <UNPREDICTABLE>
   1f994:			; <UNDEFINED> instruction: 0xf845430a
   1f998:			; <UNDEFINED> instruction: 0xf5b42020
   1f99c:	mvnle	r7, r0, lsl #31
   1f9a0:			; <UNDEFINED> instruction: 0xf506e5ff
   1f9a4:	strcs	r7, [r1], #-1920	; 0xfffff880
   1f9a8:	svccc	0x0002f832
   1f9ac:	strle	r0, [sl, #-1113]	; 0xfffffba7
   1f9b0:			; <UNDEFINED> instruction: 0xf0037833
   1f9b4:	cmpne	fp, pc, lsl r1
   1f9b8:			; <UNDEFINED> instruction: 0xf001fa04
   1f9bc:	eorne	pc, r3, r5, asr r8	; <UNPREDICTABLE>
   1f9c0:			; <UNDEFINED> instruction: 0xf8454301
   1f9c4:	strcc	r1, [r1], -r3, lsr #32
   1f9c8:	strhle	r4, [sp, #39]!	; 0x27
   1f9cc:	blcc	d9178 <pclose@plt+0xd5b68>
   1f9d0:	orrvc	pc, r0, r6, lsl #10
   1f9d4:			; <UNDEFINED> instruction: 0xf8332701
   1f9d8:	ldreq	r2, [r0, #-3842]	; 0xfffff0fe
   1f9dc:	ldmdavc	r2!, {r1, r3, r8, sl, ip, lr, pc}
   1f9e0:	andseq	pc, pc, r2
   1f9e4:	blx	1e3f34 <pclose@plt+0x1e0924>
   1f9e8:			; <UNDEFINED> instruction: 0xf855f400
   1f9ec:			; <UNDEFINED> instruction: 0x43200022
   1f9f0:	eoreq	pc, r2, r5, asr #16
   1f9f4:	adcsmi	r3, r1, #1048576	; 0x100000
   1f9f8:	ldrb	sp, [r2, #493]	; 0x1ed
   1f9fc:	strvc	pc, [r0, r6, lsl #10]
   1fa00:			; <UNDEFINED> instruction: 0xf9332401
   1fa04:	bcs	2b614 <pclose@plt+0x28004>
   1fa08:	ldmdavc	r2!, {r1, r3, r9, fp, ip, lr, pc}
   1fa0c:	tsteq	pc, r2	; <UNPREDICTABLE>
   1fa10:	blx	123f60 <pclose@plt+0x120950>
   1fa14:			; <UNDEFINED> instruction: 0xf855f001
   1fa18:	movwmi	r1, #4130	; 0x1022
   1fa1c:	eorne	pc, r2, r5, asr #16
   1fa20:	adcsmi	r3, r7, #1048576	; 0x100000
   1fa24:	ldr	sp, [ip, #493]!	; 0x1ed
   1fa28:	ldrtmi	r4, [r8], -r6, asr #18
   1fa2c:			; <UNDEFINED> instruction: 0xf7e34479
   1fa30:	strmi	lr, [r4], -sl, lsr #22
   1fa34:			; <UNDEFINED> instruction: 0xf7e3b9d0
   1fa38:	stmdavs	r3, {r1, r2, r3, r5, r7, sl, fp, sp, lr, pc}
   1fa3c:	vmlacs.f64	d3, d0, d2
   1fa40:			; <UNDEFINED> instruction: 0x2601d136
   1fa44:	svcne	0x0002f833
   1fa48:			; <UNDEFINED> instruction: 0xf0041160
   1fa4c:	strcc	r0, [r1], #-543	; 0xfffffde1
   1fa50:	svceq	0x0004f011
   1fa54:			; <UNDEFINED> instruction: 0xf102fa06
   1fa58:			; <UNDEFINED> instruction: 0xf855bf1e
   1fa5c:	movwmi	r2, #40992	; 0xa020
   1fa60:	eorcs	pc, r0, r5, asr #16
   1fa64:	svcvc	0x0080f5b4
   1fa68:	ldr	sp, [sl, #492]	; 0x1ec
   1fa6c:			; <UNDEFINED> instruction: 0x46384936
   1fa70:			; <UNDEFINED> instruction: 0xf7e34479
   1fa74:	strmi	lr, [r4], -r8, lsl #22
   1fa78:	cmple	r4, r0, lsl #16
   1fa7c:	stc	7, cr15, [sl], {227}	; 0xe3
   1fa80:	blcc	b9a94 <pclose@plt+0xb6484>
   1fa84:			; <UNDEFINED> instruction: 0x2601bb56
   1fa88:	svcne	0x0002f833
   1fa8c:			; <UNDEFINED> instruction: 0xf0041160
   1fa90:	strcc	r0, [r1], #-543	; 0xfffffde1
   1fa94:	svcpl	0x0080f411
   1fa98:			; <UNDEFINED> instruction: 0xf102fa06
   1fa9c:			; <UNDEFINED> instruction: 0xf855bf1e
   1faa0:	movwmi	r2, #40992	; 0xa020
   1faa4:	eorcs	pc, r0, r5, asr #16
   1faa8:	svcvc	0x0080f5b4
   1faac:	ldrb	sp, [r8, #-492]!	; 0xfffffe14
   1fab0:	strvc	pc, [r0, r6, lsl #10]
   1fab4:			; <UNDEFINED> instruction: 0xf8332401
   1fab8:	ldrbeq	r2, [r1, -r2, lsl #30]
   1fabc:	ldmdavc	r2!, {r1, r3, r8, sl, ip, lr, pc}
   1fac0:	tsteq	pc, r2	; <UNPREDICTABLE>
   1fac4:	blx	124014 <pclose@plt+0x120a04>
   1fac8:			; <UNDEFINED> instruction: 0xf855f001
   1facc:	movwmi	r1, #4130	; 0x1022
   1fad0:	eorne	pc, r2, r5, asr #16
   1fad4:	adcsmi	r3, lr, #1048576	; 0x100000
   1fad8:	strb	sp, [r2, #-493]!	; 0xfffffe13
   1fadc:			; <UNDEFINED> instruction: 0xf8332701
   1fae0:	ldrbeq	r2, [r2], #3842	; 0xf02
   1fae4:	cfldr32pl	mvfx13, [r2, #-40]!	; 0xffffffd8
   1fae8:	tsteq	pc, r2	; <UNPREDICTABLE>
   1faec:	blx	1e403c <pclose@plt+0x1e0a2c>
   1faf0:			; <UNDEFINED> instruction: 0xf855f001
   1faf4:	movwmi	r1, #4130	; 0x1022
   1faf8:	eorne	pc, r2, r5, asr #16
   1fafc:			; <UNDEFINED> instruction: 0xf5b43401
   1fb00:	mvnle	r7, r0, lsl #31
   1fb04:	andcs	lr, r4, sp, asr #10
   1fb08:	svclt	0x0000e54c
   1fb0c:	andeq	fp, r0, r8, ror r5
   1fb10:	andeq	fp, r0, r2, ror #10
   1fb14:	andeq	fp, r0, r8, asr r5
   1fb18:	andeq	fp, r0, r8, asr #10
   1fb1c:			; <UNDEFINED> instruction: 0x0000b4b2
   1fb20:	andeq	fp, r0, r6, lsl #9
   1fb24:	andeq	fp, r0, sl, ror #8
   1fb28:	andeq	fp, r0, r2, ror r4
   1fb2c:	andeq	fp, r0, r8, asr #7
   1fb30:	andeq	fp, r0, r8, ror #7
   1fb34:	andeq	r9, r0, r4, lsr r8
   1fb38:	andeq	fp, r0, ip, ror #4
   1fb3c:	strdeq	fp, [r0], -sl
   1fb40:	andeq	fp, r0, r6, ror #2
   1fb44:	andeq	fp, r0, r4, lsr #1
   1fb48:	andeq	fp, r0, r8, rrx
   1fb4c:	svcmi	0x00f0e92d
   1fb50:	bmi	1af159c <pclose@plt+0x1aedf8c>
   1fb54:	blmi	1af13d0 <pclose@plt+0x1aeddc0>
   1fb58:	ldrbtmi	fp, [sl], #-141	; 0xffffff73
   1fb5c:	strmi	r4, [sl], r0, lsl #13
   1fb60:	ldmpl	r3, {r5, sp}^
   1fb64:			; <UNDEFINED> instruction: 0xf89d2101
   1fb68:			; <UNDEFINED> instruction: 0x2600b058
   1fb6c:	movwls	r6, #47131	; 0xb81b
   1fb70:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1fb74:			; <UNDEFINED> instruction: 0x96069b17
   1fb78:			; <UNDEFINED> instruction: 0xf7e39304
   1fb7c:			; <UNDEFINED> instruction: 0x4604ea38
   1fb80:			; <UNDEFINED> instruction: 0xf0002800
   1fb84:	smlatbcs	r1, r2, r0, r8
   1fb88:			; <UNDEFINED> instruction: 0xf7e32028
   1fb8c:			; <UNDEFINED> instruction: 0x4607ea30
   1fb90:			; <UNDEFINED> instruction: 0xf0002800
   1fb94:	stcvc	0, cr8, [r2], {159}	; 0x9f
   1fb98:	ldfeqd	f7, [r8], {13}
   1fb9c:	msreq	CPSR_s, #-1073741823	; 0xc0000001
   1fba0:	vmin.u32	q10, <illegal reg q5.5>, q0
   1fba4:	strtmi	r0, [r1], -r0, lsl #4
   1fba8:			; <UNDEFINED> instruction: 0xf107743a
   1fbac:	strls	r0, [r2], -ip, lsl #4
   1fbb0:	andls	pc, r4, sp, asr #17
   1fbb4:	andgt	pc, r0, sp, asr #17
   1fbb8:	stc2	7, cr15, [r0], #1020	; 0x3fc
   1fbbc:			; <UNDEFINED> instruction: 0xf0402800
   1fbc0:	stmdavc	fp!, {r0, r4, r7, pc}
   1fbc4:			; <UNDEFINED> instruction: 0x2601b173
   1fbc8:			; <UNDEFINED> instruction: 0xf0031158
   1fbcc:			; <UNDEFINED> instruction: 0xf815021f
   1fbd0:	blx	1af7dc <pclose@plt+0x1ac1cc>
   1fbd4:			; <UNDEFINED> instruction: 0xf854f102
   1fbd8:	movwmi	r2, #40992	; 0xa020
   1fbdc:	eorcs	pc, r0, r4, asr #16
   1fbe0:	mvnsle	r2, r0, lsl #22
   1fbe4:	svceq	0x0000f1bb
   1fbe8:	svcne	0x0023d009
   1fbec:	tsteq	ip, r4, lsl #2	; <UNPREDICTABLE>
   1fbf0:	svccs	0x0004f853
   1fbf4:	b	1bf0660 <pclose@plt+0x1bed050>
   1fbf8:	andsvs	r0, sl, r2, lsl #4
   1fbfc:			; <UNDEFINED> instruction: 0xf8d8d1f8
   1fc00:	blcs	6bd78 <pclose@plt+0x68768>
   1fc04:			; <UNDEFINED> instruction: 0xf8d8dd0e
   1fc08:	svcne	0x0023103c
   1fc0c:	ldreq	pc, [ip, #-260]	; 0xfffffefc
   1fc10:			; <UNDEFINED> instruction: 0xf8533904
   1fc14:			; <UNDEFINED> instruction: 0xf8512f04
   1fc18:	addsmi	r0, sp, #4, 30
   1fc1c:	andeq	lr, r0, #8192	; 0x2000
   1fc20:	mvnsle	r6, sl, lsl r0
   1fc24:	ldreq	pc, [r8, #-264]!	; 0xfffffef8
   1fc28:			; <UNDEFINED> instruction: 0xf1082300
   1fc2c:			; <UNDEFINED> instruction: 0xf10d0140
   1fc30:			; <UNDEFINED> instruction: 0x4628091c
   1fc34:			; <UNDEFINED> instruction: 0xf8cd461a
   1fc38:	strcs	r9, [r3], -r0
   1fc3c:			; <UNDEFINED> instruction: 0xf88d9105
   1fc40:	strls	r6, [r7], #-32	; 0xffffffe0
   1fc44:	mrc2	7, 0, pc, cr10, cr13, {7}
   1fc48:	orrslt	r4, r8, #6291456	; 0x600000
   1fc4c:	ldrsbcc	pc, [ip], #-136	; 0xffffff78	; <UNPREDICTABLE>
   1fc50:	fstmdbxle	fp!, {d2-d1}	;@ Deprecated
   1fc54:			; <UNDEFINED> instruction: 0x0058f898
   1fc58:	ldrmi	r2, [sl], -r0, lsl #6
   1fc5c:	andls	pc, r0, sp, asr #17
   1fc60:	andeq	pc, r2, r0, asr #32
   1fc64:			; <UNDEFINED> instruction: 0xf8889905
   1fc68:			; <UNDEFINED> instruction: 0x46280058
   1fc6c:	stceq	0, cr15, [r6], {79}	; 0x4f
   1fc70:			; <UNDEFINED> instruction: 0xf88d9707
   1fc74:			; <UNDEFINED> instruction: 0xf7fdc020
   1fc78:	strmi	pc, [r3], -r1, lsl #28
   1fc7c:	stfged	f3, [r9], {208}	; 0xd0
   1fc80:	strls	r4, [r0], #-1586	; 0xfffff9ce
   1fc84:	stmdbls	r5, {r3, r5, r9, sl, lr}
   1fc88:			; <UNDEFINED> instruction: 0xf88d240a
   1fc8c:			; <UNDEFINED> instruction: 0xf7fd4028
   1fc90:			; <UNDEFINED> instruction: 0x4606fdf5
   1fc94:	blmi	6f250c <pclose@plt+0x6eeefc>
   1fc98:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1fc9c:	blls	2f9d0c <pclose@plt+0x2f66fc>
   1fca0:	qsuble	r4, sl, fp
   1fca4:	andlt	r4, sp, r0, lsr r6
   1fca8:	svchi	0x00f0e8bd
   1fcac:			; <UNDEFINED> instruction: 0xf7fc4638
   1fcb0:			; <UNDEFINED> instruction: 0xe7efff9b
   1fcb4:	strcs	r4, [r0], -r0, lsr #12
   1fcb8:	b	dddc4c <pclose@plt+0xdda63c>
   1fcbc:			; <UNDEFINED> instruction: 0xf7fc4638
   1fcc0:	bls	15fb14 <pclose@plt+0x15c504>
   1fcc4:	andsvs	r2, r3, ip, lsl #6
   1fcc8:	bls	159c60 <pclose@plt+0x156650>
   1fccc:	strmi	r2, [r6], -ip, lsl #6
   1fcd0:	bfi	r6, r3, #0, #32
   1fcd4:	ldrtmi	r4, [lr], -r0, lsr #12
   1fcd8:	b	9ddc6c <pclose@plt+0x9da65c>
   1fcdc:	movwcs	r9, #51716	; 0xca04
   1fce0:	bfi	r6, r3, #0, #24
   1fce4:	strtmi	r9, [r0], -r5
   1fce8:	b	7ddc7c <pclose@plt+0x7da66c>
   1fcec:			; <UNDEFINED> instruction: 0xf7fc4638
   1fcf0:	blls	15fae4 <pclose@plt+0x15c4d4>
   1fcf4:	blls	171564 <pclose@plt+0x16df54>
   1fcf8:	bfi	r6, r3, #0, #12
   1fcfc:	b	18ddc90 <pclose@plt+0x18da680>
   1fd00:	andeq	ip, r1, lr, lsl #2
   1fd04:	andeq	r0, r0, r0, ror #4
   1fd08:	ldrdeq	fp, [r1], -r0
   1fd0c:	svcmi	0x00f0e92d
   1fd10:	ldrmi	fp, [ip], -sp, asr #1
   1fd14:	andls	r4, r2, #193536	; 0x2f400
   1fd18:			; <UNDEFINED> instruction: 0x90064abd
   1fd1c:	stmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
   1fd20:	ldmpl	r3, {r2, r8, ip, pc}^
   1fd24:	movtls	r6, #47131	; 0xb81b
   1fd28:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1fd2c:	blcs	7b440 <pclose@plt+0x77e30>
   1fd30:	blls	1cf960 <pclose@plt+0x1cc350>
   1fd34:	ldmvs	lr, {r9, sl, sp}^
   1fd38:	svclt	0x00089b04
   1fd3c:	strpl	pc, [r0], r6, asr #7
   1fd40:	stmdbcs	r0, {r0, r3, r4, fp, sp, lr}
   1fd44:	movwcs	sp, #3393	; 0xd41
   1fd48:	strmi	r2, [r2], r1, lsl #10
   1fd4c:	muls	r3, r9, r6
   1fd50:	svceq	0x0003f1b8
   1fd54:	adcshi	pc, fp, r0
   1fd58:	svceq	0x0006f1b8
   1fd5c:			; <UNDEFINED> instruction: 0xf008d041
   1fd60:	blcs	160d5c <pclose@plt+0x15d74c>
   1fd64:	teqhi	r9, r0	; <UNPREDICTABLE>
   1fd68:	svceq	0x0002f1b8
   1fd6c:	mrshi	pc, (UNDEF: 64)	; <UNPREDICTABLE>
   1fd70:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
   1fd74:	ble	a313a0 <pclose@plt+0xa2dd90>
   1fd78:			; <UNDEFINED> instruction: 0xf8da9b02
   1fd7c:	ldmdavs	fp, {}	; <UNPREDICTABLE>
   1fd80:	eorvc	pc, r9, r3, asr r8	; <UNPREDICTABLE>
   1fd84:	movwls	r0, #4347	; 0x10fb
   1fd88:			; <UNDEFINED> instruction: 0xf89318c3
   1fd8c:			; <UNDEFINED> instruction: 0xf1b88004
   1fd90:	bicsle	r0, sp, r1, lsl #30
   1fd94:	eorslt	pc, r7, r0, lsl r8	; <UNPREDICTABLE>
   1fd98:	andhi	pc, fp, r4, lsl #16
   1fd9c:			; <UNDEFINED> instruction: 0xf7e3b136
   1fda0:	stmdavs	r3, {r1, r2, r4, r6, r7, r9, fp, sp, lr, pc}
   1fda4:	eorcc	pc, fp, r3, asr r8	; <UNPREDICTABLE>
   1fda8:	andhi	pc, r3, r4, lsl #16
   1fdac:	ldmvs	fp, {r1, r2, r8, r9, fp, ip, pc}^
   1fdb0:	strle	r0, [r4, #-600]	; 0xfffffda8
   1fdb4:	ldrsbcc	pc, [ip], #-138	; 0xffffff76	; <UNPREDICTABLE>
   1fdb8:	vqrdmulh.s<illegal width 8>	d2, d0, d1
   1fdbc:	blls	1400d4 <pclose@plt+0x13cac4>
   1fdc0:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
   1fdc4:	strmi	r6, [r9, #2073]	; 0x819
   1fdc8:	bmi	fe4d6d28 <pclose@plt+0xfe4d3718>
   1fdcc:	ldrbtmi	r4, [sl], #-2959	; 0xfffff471
   1fdd0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1fdd4:	subsmi	r9, sl, fp, asr #22
   1fdd8:	tsthi	r6, r0, asr #32	; <UNPREDICTABLE>
   1fddc:	pop	{r0, r2, r3, r6, ip, sp, pc}
   1fde0:			; <UNDEFINED> instruction: 0xf8da8ff0
   1fde4:	ldmdavs	fp, {r2, r3, r4, r6, sp}
   1fde8:	vstrle	s4, [r8, #-4]
   1fdec:	bcs	3a75c <pclose@plt+0x3714c>
   1fdf0:	ldfvcd	f5, [sl], {80}	; 0x50
   1fdf4:	strble	r0, [sp], #-2002	; 0xfffff82e
   1fdf8:	bcs	3a668 <pclose@plt+0x37058>
   1fdfc:	ldmdbvs	sl, {r1, r3, r6, r8, ip, lr, pc}^
   1fe00:			; <UNDEFINED> instruction: 0xddb52a00
   1fe04:			; <UNDEFINED> instruction: 0xf8cdaf09
   1fe08:			; <UNDEFINED> instruction: 0xf10d901c
   1fe0c:	strls	r0, [r5], -ip, lsr #22
   1fe10:	svcls	0x000646b9
   1fe14:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   1fe18:	movwcs	r4, #1566	; 0x61e
   1fe1c:	andcc	pc, r0, r9, asr #17
   1fe20:	andcc	pc, r4, r9, asr #17
   1fe24:	ldmdavs	r1!, {r1, r3, r6, r9, sl, lr}
   1fe28:	b	13f1790 <pclose@plt+0x13ee180>
   1fe2c:	movwls	r0, #5000	; 0x1388
   1fe30:	eorne	pc, r8, r1, asr r8	; <UNPREDICTABLE>
   1fe34:	ldm	r2!, {r0, r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1fe38:	andle	r3, ip, r1
   1fe3c:	mulne	r0, fp, r8
   1fe40:	strbtpl	r9, [r5], #-2821	; 0xfffff4fb
   1fe44:	teqlt	r3, r3, lsl #2
   1fe48:	b	fe05dddc <pclose@plt+0xfe05a7cc>
   1fe4c:	stmdavs	r0, {r0, r1, r8, fp, ip, pc}
   1fe50:	eorne	pc, r1, r0, asr r8	; <UNPREDICTABLE>
   1fe54:	ldmvs	r9!, {r0, r2, r5, r6, sl, ip, lr}^
   1fe58:	ldrle	r0, [r2, #-587]	; 0xfffffdb5
   1fe5c:	ldrsbne	pc, [ip], #-138	; 0xffffff76	; <UNPREDICTABLE>
   1fe60:	vstrle.16	s4, [lr, #-2]	; <UNPREDICTABLE>
   1fe64:	blls	79f30 <pclose@plt+0x76920>
   1fe68:			; <UNDEFINED> instruction: 0xf7e358c8
   1fe6c:			; <UNDEFINED> instruction: 0x464ae972
   1fe70:	ldrbmi	r4, [r8], -r1, lsl #12
   1fe74:	ldm	r2, {r0, r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1fe78:	svclt	0x001c3001
   1fe7c:	mulne	r0, fp, r8
   1fe80:	ldmdbvs	r1!, {r0, r2, r5, r6, sl, ip, lr}^
   1fe84:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
   1fe88:	blle	ff1b14b0 <pclose@plt+0xff1adea0>
   1fe8c:			; <UNDEFINED> instruction: 0xf8dd9e05
   1fe90:			; <UNDEFINED> instruction: 0xe794901c
   1fe94:			; <UNDEFINED> instruction: 0xf10d2300
   1fe98:	svcge	0x00090b20
   1fe9c:			; <UNDEFINED> instruction: 0xf88b4698
   1fea0:	ldrtmi	r3, [fp], -r0
   1fea4:	ldrbmi	r2, [r9], -r1, lsl #4
   1fea8:	stmib	r7, {sp}^
   1feac:			; <UNDEFINED> instruction: 0xf7fc8800
   1feb0:	mulcc	r2, pc, r8	; <UNPREDICTABLE>
   1feb4:			; <UNDEFINED> instruction: 0xf89bbf04
   1feb8:	strbtpl	r3, [r5], #0
   1febc:	mulcs	r0, fp, r8
   1fec0:	sbcslt	r3, r2, #268435456	; 0x10000000
   1fec4:	andcs	pc, r0, fp, lsl #17
   1fec8:	mvnle	r2, r0, lsl #20
   1fecc:			; <UNDEFINED> instruction: 0xf04fe777
   1fed0:			; <UNDEFINED> instruction: 0xf8cd0800
   1fed4:			; <UNDEFINED> instruction: 0xf04f9014
   1fed8:	strtmi	r0, [r1], r0, lsr #22
   1fedc:			; <UNDEFINED> instruction: 0xf8cd4644
   1fee0:	blls	87f18 <pclose@plt+0x84908>
   1fee4:	streq	pc, [r0, -fp, lsr #3]!
   1fee8:			; <UNDEFINED> instruction: 0xf85258c2
   1feec:	bl	247f04 <pclose@plt+0x2448f4>
   1fef0:	blx	aa0b14 <pclose@plt+0xa9d504>
   1fef4:	ldrbeq	pc, [r9, r3, lsl #6]	; <UNPREDICTABLE>
   1fef8:	bl	295340 <pclose@plt+0x291d30>
   1fefc:			; <UNDEFINED> instruction: 0xf8090307
   1ff00:	cmplt	lr, r7
   1ff04:	addeq	pc, r0, #-1073741823	; 0xc0000001
   1ff08:	svcvc	0x00c0f5b2
   1ff0c:			; <UNDEFINED> instruction: 0xf7e3d205
   1ff10:	stmdavs	r3, {r1, r2, r3, r4, r9, fp, sp, lr, pc}
   1ff14:	eorcc	pc, r7, r3, asr r8	; <UNPREDICTABLE>
   1ff18:	andsvc	r4, sp, fp, asr #8
   1ff1c:	ldrmi	r3, [fp, #1793]!	; 0x701
   1ff20:			; <UNDEFINED> instruction: 0xf10bd1e5
   1ff24:	strcc	r0, [r4], #-2848	; 0xfffff4e0
   1ff28:	svcvc	0x0090f5bb
   1ff2c:	stmdaeq	r0!, {r3, r5, r7, r8, ip, sp, lr, pc}
   1ff30:	blls	113f40 <pclose@plt+0x110930>
   1ff34:	bfi	r6, r8, #16, #5
   1ff38:	ldmib	sp, {r2, r3, r6, r9, sl, lr}^
   1ff3c:			; <UNDEFINED> instruction: 0xf8dd3904
   1ff40:	ldmdavs	r9, {r2, r3, sp, pc}
   1ff44:			; <UNDEFINED> instruction: 0xf8dae714
   1ff48:			; <UNDEFINED> instruction: 0xf10d2000
   1ff4c:			; <UNDEFINED> instruction: 0x1c7b0b2c
   1ff50:	eorsne	pc, r7, r2, lsl r8	; <UNPREDICTABLE>
   1ff54:	andne	pc, r0, fp, lsl #17
   1ff58:	ldrdne	pc, [r8], -sl
   1ff5c:	andsle	r4, fp, #-1342177272	; 0xb0000008
   1ff60:	strdcs	r2, [r1, -pc]
   1ff64:	eoreq	pc, r0, r0, asr #5
   1ff68:	smlawteq	r0, r0, r2, pc	; <UNPREDICTABLE>
   1ff6c:	stmdaeq	sp!, {r0, r2, r3, r8, ip, sp, lr, pc}
   1ff70:			; <UNDEFINED> instruction: 0xf812e00a
   1ff74:	movwcc	r2, #4147	; 0x1033
   1ff78:	blcs	9dfa0 <pclose@plt+0x9a990>
   1ff7c:	ldrdcs	pc, [r8], -sl
   1ff80:	stmdble	r7, {r1, r3, r4, r7, r9, lr}
   1ff84:	ldrdcs	pc, [r0], -sl
   1ff88:	strbeq	lr, [r3, r2, lsl #22]
   1ff8c:	andmi	r6, r7, pc, ror r8
   1ff90:	rscle	r4, lr, pc, lsl #5
   1ff94:	stmdaeq	fp, {r3, r5, r7, r8, r9, fp, sp, lr, pc}
   1ff98:	stmdage	r8, {r0, r3, r8, r9, sl, fp, sp, pc}
   1ff9c:	stceq	0, cr15, [r0], {79}	; 0x4f
   1ffa0:	ldrbmi	r4, [r9], -r2, asr #12
   1ffa4:	stmib	r7, {r0, r1, r3, r4, r5, r9, sl, lr}^
   1ffa8:	andls	ip, r1, r0, lsl #24
   1ffac:			; <UNDEFINED> instruction: 0xf820f7fc
   1ffb0:			; <UNDEFINED> instruction: 0xf47f4540
   1ffb4:	blls	8bbcc <pclose@plt+0x885bc>
   1ffb8:			; <UNDEFINED> instruction: 0xf7e36818
   1ffbc:	ldrtmi	lr, [sl], -sl, asr #17
   1ffc0:	ldrbmi	r4, [r8], -r1, lsl #12
   1ffc4:	stmda	sl!, {r0, r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1ffc8:			; <UNDEFINED> instruction: 0xf43f3001
   1ffcc:			; <UNDEFINED> instruction: 0xf89baef8
   1ffd0:	strbtpl	r3, [r5], #0
   1ffd4:	ldmdavs	r9, {r2, r8, r9, fp, ip, pc}
   1ffd8:	strtmi	lr, [r0], -sl, asr #13
   1ffdc:	addvc	pc, r0, #1325400064	; 0x4f000000
   1ffe0:			; <UNDEFINED> instruction: 0xf7e32101
   1ffe4:			; <UNDEFINED> instruction: 0xf1b8ea3c
   1ffe8:			; <UNDEFINED> instruction: 0xf47f0f02
   1ffec:	and	sl, r5, lr, ror #29
   1fff0:	vst1.8	{d20-d22}, [pc :128], r0
   1fff4:	smlabbcs	r1, r0, r2, r7
   1fff8:	b	c5df8c <pclose@plt+0xc5a97c>
   1fffc:	svcvc	0x00139a06
   20000:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
   20004:	usat	r7, #0, r3, lsl #14
   20008:	ldm	ip, {r0, r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2000c:	andeq	r0, r0, r0, ror #4
   20010:	andeq	fp, r1, ip, asr #30
   20014:	muleq	r1, sl, lr
   20018:	ldrbmi	lr, [r0, sp, lsr #18]!
   2001c:	bl	31a64 <pclose@plt+0x2e454>
   20020:			; <UNDEFINED> instruction: 0xf8dd02c2
   20024:	ldrmi	r9, [ip], -r0, lsr #32
   20028:			; <UNDEFINED> instruction: 0x2e077916
   2002c:	ldcvs	0, cr13, [fp, #-296]	; 0xfffffed8
   20030:	andsle	r2, r2, r1, lsl #22
   20034:	strmi	r4, [sl], r7, lsl #12
   20038:	strbmi	r4, [r9], -r0, lsr #12
   2003c:			; <UNDEFINED> instruction: 0xf86af7fd
   20040:	strmi	r2, [r5], -r5, lsl #28
   20044:			; <UNDEFINED> instruction: 0xf1a6d00d
   20048:	stmdacs	r1, {r1, r2, r9, sl}
   2004c:			; <UNDEFINED> instruction: 0xf686fab6
   20050:	ldrbne	lr, [r6], -pc, asr #20
   20054:	strcs	fp, [r0], -r8, lsl #30
   20058:	strcs	fp, [r0, #-2486]	; 0xfffff64a
   2005c:	pop	{r3, r5, r9, sl, lr}
   20060:	stmdacs	r1, {r4, r5, r6, r7, r8, r9, sl, pc}
   20064:			; <UNDEFINED> instruction: 0xf8dad0f9
   20068:	ldrbeq	r3, [r8], -r0
   2006c:	stmdavs	r2!, {r2, sl, ip, lr, pc}^
   20070:	andcs	pc, r9, r2, lsl r8	; <UNPREDICTABLE>
   20074:	rscsle	r2, r0, sl, lsl #20
   20078:	strble	r0, [pc, #1561]!	; 20699 <pclose@plt+0x1d089>
   2007c:			; <UNDEFINED> instruction: 0xf8136863
   20080:	blcs	2c0ac <pclose@plt+0x28a9c>
   20084:	strb	sp, [r9, r9, ror #1]!
   20088:	eorsvc	pc, r8, r7, asr r8	; <UNPREDICTABLE>
   2008c:	ldmdbvs	r8!, {r1, r2, r3, r4, r5, r9, fp, sp, lr}^
   20090:	bvs	1f0e4f0 <pclose@plt+0x1f0aee0>
   20094:	rsble	r4, r2, r3, lsl #6
   20098:	stmiavs	r3!, {fp, sp}
   2009c:	ldmdavs	sl!, {r3, r6, r7, r8, r9, sl, fp, ip, sp, pc}
   200a0:	eormi	pc, r9, r3, asr r8	; <UNPREDICTABLE>
   200a4:	movwcs	fp, #4036	; 0xfc4
   200a8:			; <UNDEFINED> instruction: 0xdc023a04
   200ac:	addmi	lr, r3, #51	; 0x33
   200b0:			; <UNDEFINED> instruction: 0xf852d031
   200b4:	movwcc	r1, #7940	; 0x1f04
   200b8:	mvnsle	r4, ip, lsl #5
   200bc:			; <UNDEFINED> instruction: 0x07da7c3b
   200c0:	strb	sp, [fp, fp, asr #9]
   200c4:	bl	fa238 <pclose@plt+0xf6c28>
   200c8:			; <UNDEFINED> instruction: 0xf8130109
   200cc:	bcs	ff0680f8 <pclose@plt+0xff064ae8>
   200d0:	blvs	8567e4 <pclose@plt+0x8531d4>
   200d4:	streq	pc, [r1], #-265	; 0xfffffef7
   200d8:	ble	fefb0af0 <pclose@plt+0xfefad4e0>
   200dc:	stmdavc	ip, {r0, r1, r2, r3, r4, r6, r7, r9, fp, sp}^
   200e0:	bcs	ffc16614 <pclose@plt+0xffc13004>
   200e4:	ldccs	8, cr13, [pc], {64}	; 0x40
   200e8:	bcs	ff84ff50 <pclose@plt+0xff84c940>
   200ec:	strcs	fp, [r3, #-3864]	; 0xfffff0e8
   200f0:	bl	2943c4 <pclose@plt+0x290db4>
   200f4:	addsmi	r0, r0, #1342177280	; 0x50000000
   200f8:			; <UNDEFINED> instruction: 0xf109dbaf
   200fc:	strbmi	r3, [fp], #-2559	; 0xfffff601
   20100:	and	r4, r1, fp, lsr #8
   20104:	adcle	r4, r9, fp, lsl #5
   20108:	svccs	0x0001f811
   2010c:	addeq	pc, r0, #130	; 0x82
   20110:	ldmible	r7!, {r0, r1, r2, r3, r4, r5, r9, fp, sp}^
   20114:	bvs	1f19fa0 <pclose@plt+0x1f16990>
   20118:	vstrle	d2, [pc, #-0]	; 20120 <pclose@plt+0x1cb10>
   2011c:	and	r2, r2, r0, lsl #12
   20120:	addsmi	r6, lr, #503808	; 0x7b000
   20124:	ldmvs	fp!, {r0, r3, r9, fp, ip, lr, pc}^
   20128:			; <UNDEFINED> instruction: 0xf8534620
   2012c:	strcc	r1, [r1], -r6, lsr #32
   20130:	svc	0x0090f7e2
   20134:	rscsle	r2, r3, r0, lsl #16
   20138:	bvs	fda040 <pclose@plt+0xfd6a30>
   2013c:	stcle	14, cr2, [lr, #-0]
   20140:	movwcs	r6, #2170	; 0x87a
   20144:			; <UNDEFINED> instruction: 0xf8523a04
   20148:	addmi	r1, ip, #4, 30
   2014c:	ldmvs	r9!, {r2, r8, r9, ip, lr, pc}
   20150:	eorne	pc, r3, r1, asr r8	; <UNPREDICTABLE>
   20154:	ldmible	r1!, {r2, r3, r7, r9, lr}
   20158:	adcsmi	r3, r3, #67108864	; 0x4000000
   2015c:	ldfvcd	f5, [fp], #-972	; 0xfffffc34
   20160:			; <UNDEFINED> instruction: 0xf57f07db
   20164:			; <UNDEFINED> instruction: 0xe779af7a
   20168:	stmdale	lr, {r0, r1, r2, r4, r5, r6, r7, r9, fp, sp}
   2016c:	svclt	0x00982c8f
   20170:	svclt	0x00182af0
   20174:			; <UNDEFINED> instruction: 0xd1bc2504
   20178:			; <UNDEFINED> instruction: 0xf084e76f
   2017c:	cfldrscs	mvf0, [pc], #-512	; 1ff84 <pclose@plt+0x1c974>
   20180:	strcs	fp, [r2, #-3992]	; 0xfffff068
   20184:	svcge	0x006af67f
   20188:	bcs	fff19f2c <pclose@plt+0xfff1691c>
   2018c:	bcs	ffe561ac <pclose@plt+0xffe52b9c>
   20190:	stfcsd	f5, [r7], {2}
   20194:	svcge	0x0061f67f
   20198:	str	r2, [sl, r5, lsl #10]!
   2019c:			; <UNDEFINED> instruction: 0xf63f2afd
   201a0:	bcs	fff4bf18 <pclose@plt+0xfff48908>
   201a4:	stfcsd	f5, [r3], {2}
   201a8:	svcge	0x0057f67f
   201ac:	str	r2, [r0, r6, lsl #10]!
   201b0:	svcmi	0x00f0e92d
   201b4:	stc	6, cr4, [sp, #-512]!	; 0xfffffe00
   201b8:	strmi	r8, [sp], -r6, lsl #22
   201bc:	stclvs	6, cr4, [r0, #-112]	; 0xffffff90
   201c0:	stmdavs	sp!, {r1, r2, r4, r9, sl, lr}^
   201c4:	addslt	r2, r5, r0, lsl #14
   201c8:	beq	45b9f0 <pclose@plt+0x4583e0>
   201cc:	tstls	r7, r0, lsl #16
   201d0:			; <UNDEFINED> instruction: 0xf8d89b25
   201d4:	ldmdane	sl, {r3, r4, r5, r6, ip}^
   201d8:	blmi	fffb29d4 <pclose@plt+0xfffaf3c4>
   201dc:	ldrbtmi	r4, [r9], #-682	; 0xfffffd56
   201e0:	ldmdavs	fp, {r0, r1, r3, r6, r7, fp, ip, lr}
   201e4:			; <UNDEFINED> instruction: 0xf04f9313
   201e8:			; <UNDEFINED> instruction: 0xf8500300
   201ec:	smladxls	fp, r6, r0, r3
   201f0:	bcc	fe45ba1c <pclose@plt+0xfe45840c>
   201f4:			; <UNDEFINED> instruction: 0x81aff280
   201f8:	ldrdcs	pc, [r4], #-136	; 0xffffff78	; <UNPREDICTABLE>
   201fc:	andls	r9, r9, #7168	; 0x1c00
   20200:			; <UNDEFINED> instruction: 0xf8d8681f
   20204:			; <UNDEFINED> instruction: 0xf8d32028
   20208:	andls	r9, r8, #8
   2020c:	rsbls	pc, r4, r8, asr #17
   20210:	ldrsbcs	pc, [r8], #-136	; 0xffffff78	; <UNPREDICTABLE>
   20214:			; <UNDEFINED> instruction: 0xf0002f00
   20218:	mrcne	1, 3, r8, cr9, cr11, {3}
   2021c:			; <UNDEFINED> instruction: 0xf8c84640
   20220:			; <UNDEFINED> instruction: 0xf7fe7028
   20224:	adcmi	pc, r7, #10944512	; 0xa70000
   20228:			; <UNDEFINED> instruction: 0xf0004605
   2022c:			; <UNDEFINED> instruction: 0xf8598178
   20230:			; <UNDEFINED> instruction: 0xf1bbb027
   20234:			; <UNDEFINED> instruction: 0xf0000f00
   20238:			; <UNDEFINED> instruction: 0xf89b81af
   2023c:			; <UNDEFINED> instruction: 0xf10d3034
   20240:			; <UNDEFINED> instruction: 0xf0130a34
   20244:			; <UNDEFINED> instruction: 0xf0400340
   20248:	movwls	r8, #53520	; 0xd110
   2024c:	movwcc	lr, #6602	; 0x19ca
   20250:	addsmi	r9, pc, #37888	; 0x9400
   20254:	sbcshi	pc, pc, r0, lsl #5
   20258:	movwls	r2, #17152	; 0x4300
   2025c:			; <UNDEFINED> instruction: 0x1c7cab0c
   20260:			; <UNDEFINED> instruction: 0x46d1465e
   20264:	bcc	45ba94 <pclose@plt+0x458484>
   20268:	ldrsbtcc	pc, [r8], #-136	; 0xffffff78	; <UNPREDICTABLE>
   2026c:	bcc	1c684 <pclose@plt+0x19074>
   20270:	addsmi	r9, sl, #4, 20	; 0x4000
   20274:	orrhi	pc, lr, r0, lsl #6
   20278:	ldrdcc	pc, [r4], #-136	; 0xffffff78	; <UNPREDICTABLE>
   2027c:	andls	r0, r5, #162	; 0xa2
   20280:	andls	r2, lr, #0, 4
   20284:	eorne	pc, r4, r3, asr r8	; <UNPREDICTABLE>
   20288:			; <UNDEFINED> instruction: 0xf0002900
   2028c:	tstcc	r4, sp, lsl r1
   20290:			; <UNDEFINED> instruction: 0xf7fd4648
   20294:	mulls	fp, fp, r8
   20298:			; <UNDEFINED> instruction: 0xf0402800
   2029c:	mcrcs	1, 0, r8, cr0, cr15, {0}
   202a0:	addhi	pc, r2, r0
   202a4:	andcs	r6, r0, r3, ror r9
   202a8:	tstcs	r0, r0, lsl sl
   202ac:	tstls	r0, r3, lsl #5
   202b0:	ldrsbvc	pc, [r4], #-136	; 0xffffff78	; <UNPREDICTABLE>
   202b4:	stmib	r2, {r2, r3, r8, ip, pc}^
   202b8:	vhadd.u8	d16, d0, d1
   202bc:			; <UNDEFINED> instruction: 0xf1078184
   202c0:	ldrtmi	r0, [r1], -r0, lsl #7
   202c4:	bls	fe45baec <pclose@plt+0xfe4584dc>
   202c8:	strls	r4, [r6], #-1622	; 0xfffff9aa
   202cc:	bcc	45baf8 <pclose@plt+0x4584e8>
   202d0:	ldrmi	r4, [r4], -r1, lsl #13
   202d4:	ands	r4, r7, sl, lsl #13
   202d8:			; <UNDEFINED> instruction: 0x46404632
   202dc:			; <UNDEFINED> instruction: 0xf894f7fe
   202e0:	adceq	fp, fp, r8, asr r1
   202e4:	ldmvs	fp!, {r0, r1, r8, r9, ip, pc}^
   202e8:	vnmls.f32	s18, s16, s6
   202ec:	ldmpl	r9, {r4, r7, r9, fp}
   202f0:			; <UNDEFINED> instruction: 0xf88ef7fc
   202f4:			; <UNDEFINED> instruction: 0xf0002800
   202f8:			; <UNDEFINED> instruction: 0xf8da80ec
   202fc:			; <UNDEFINED> instruction: 0xf1093014
   20300:	ldrmi	r0, [r9, #2305]	; 0x901
   20304:	rschi	pc, pc, r0, lsl #5
   20308:			; <UNDEFINED> instruction: 0x3018f8da
   2030c:			; <UNDEFINED> instruction: 0xf8536838
   20310:	b	13f43bc <pclose@plt+0x13f0dac>
   20314:	bl	23230 <pclose@plt+0x1fc20>
   20318:	stmibvc	fp, {r0, r1, r3, r8}
   2031c:	ldrble	r0, [fp, #1755]	; 0x6db
   20320:	bne	45bb8c <pclose@plt+0x45857c>
   20324:	strtmi	r4, [sl], -r3, asr #12
   20328:			; <UNDEFINED> instruction: 0xf7ff9600
   2032c:	stmdacs	r1, {r0, r2, r4, r5, r6, r9, sl, fp, ip, sp, lr, pc}
   20330:	sbchi	pc, r4, r0, asr #6
   20334:	ldrdcs	pc, [r4], #-136	; 0xffffff78	; <UNPREDICTABLE>
   20338:	bleq	1daf40 <pclose@plt+0x1d7930>
   2033c:	ldmvs	fp!, {r0, r3, r5, r7}^
   20340:			; <UNDEFINED> instruction: 0xf8529103
   20344:			; <UNDEFINED> instruction: 0xf853102b
   20348:	movwcs	r5, #37	; 0x25
   2034c:			; <UNDEFINED> instruction: 0xb1299311
   20350:	strtmi	r3, [r0], -r4, lsl #2
   20354:			; <UNDEFINED> instruction: 0xf83af7fd
   20358:	stmiblt	r8, {r2, r3, ip, pc}^
   2035c:	strtmi	r4, [r0], -r9, lsr #12
   20360:			; <UNDEFINED> instruction: 0xf856f7fc
   20364:			; <UNDEFINED> instruction: 0xf0002800
   20368:	mrc	0, 0, r8, cr10, cr4, {5}
   2036c:			; <UNDEFINED> instruction: 0x46220a10
   20370:			; <UNDEFINED> instruction: 0xf8d84639
   20374:			; <UNDEFINED> instruction: 0xf7fd5064
   20378:			; <UNDEFINED> instruction: 0xf8d8fdaf
   2037c:			; <UNDEFINED> instruction: 0xf8453064
   20380:			; <UNDEFINED> instruction: 0xf853002b
   20384:	blcs	2c438 <pclose@plt+0x28e28>
   20388:	blls	354a44 <pclose@plt+0x351434>
   2038c:	adcle	r2, sl, r0, lsl #22
   20390:	ssatmi	r9, #19, r2, lsl #16
   20394:			; <UNDEFINED> instruction: 0xf7e29c06
   20398:	blls	35bec0 <pclose@plt+0x3588b0>
   2039c:	bls	fe45bc04 <pclose@plt+0xfe4585f4>
   203a0:	blcs	44fd4 <pclose@plt+0x419c4>
   203a4:	addshi	pc, sl, r0, asr #32
   203a8:	strtmi	r9, [r5], -lr, lsl #22
   203ac:	mrc	1, 0, fp, cr9, cr11, {5}
   203b0:			; <UNDEFINED> instruction: 0x46492a90
   203b4:	beq	45bc1c <pclose@plt+0x45860c>
   203b8:			; <UNDEFINED> instruction: 0xf7fd9b26
   203bc:	andls	pc, fp, sp, asr r9	; <UNPREDICTABLE>
   203c0:			; <UNDEFINED> instruction: 0xf0402800
   203c4:	blls	9c05f8 <pclose@plt+0x9bcfe8>
   203c8:	strbmi	r4, [r9], -r2, lsr #12
   203cc:	movwls	r4, #1600	; 0x640
   203d0:	bcc	fe45bc3c <pclose@plt+0xfe45862c>
   203d4:	mrc2	7, 3, pc, cr10, cr13, {7}
   203d8:	stmdacs	r0, {r0, r1, r3, ip, pc}
   203dc:			; <UNDEFINED> instruction: 0xf8d8d17e
   203e0:			; <UNDEFINED> instruction: 0x46512058
   203e4:			; <UNDEFINED> instruction: 0xf7fd4640
   203e8:	cdp	15, 1, cr15, cr8, cr5, {6}
   203ec:			; <UNDEFINED> instruction: 0x464a1a10
   203f0:	stmdage	fp, {r0, r1, r9, sl, lr}
   203f4:	ldc2l	7, cr15, [r6], #-1012	; 0xfffffc0c
   203f8:	stmdacs	r0, {r1, r2, r9, sl, lr}
   203fc:	andcs	sp, r0, #125	; 0x7d
   20400:	ldrdcc	pc, [r4], #-136	; 0xffffff78	; <UNPREDICTABLE>
   20404:	bls	184c1c <pclose@plt+0x18160c>
   20408:	blls	974670 <pclose@plt+0x971060>
   2040c:	addsmi	r3, sp, #16777216	; 0x1000000
   20410:	svcge	0x002af6ff
   20414:	stmdals	pc, {r0, r1, r2, r3, r5, r9, sl, lr}	; <UNPREDICTABLE>
   20418:	cdp	7, 8, cr15, cr6, cr2, {7}
   2041c:	ldrdcc	pc, [r4], #-136	; 0xffffff78	; <UNPREDICTABLE>
   20420:			; <UNDEFINED> instruction: 0xf8539a25
   20424:	blcs	2c4b4 <pclose@plt+0x28ea4>
   20428:	sbchi	pc, r3, r0
   2042c:			; <UNDEFINED> instruction: 0xf1039a07
   20430:	stmdals	r9, {r2, r3, r8}
   20434:	bls	238498 <pclose@plt+0x234e88>
   20438:	rsbeq	pc, r4, r8, asr #17
   2043c:	eorcs	pc, r8, r8, asr #17
   20440:	ldmvs	r8, {r2, r5, r9, fp, ip, pc}
   20444:	mrc2	7, 3, pc, cr12, cr12, {7}
   20448:			; <UNDEFINED> instruction: 0xf080fab0
   2044c:	bmi	18a2954 <pclose@plt+0x189f344>
   20450:	ldrbtmi	r4, [sl], #-2912	; 0xfffff4a0
   20454:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   20458:	subsmi	r9, sl, r3, lsl fp
   2045c:	adcshi	pc, r5, r0, asr #32
   20460:	ldc	0, cr11, [sp], #84	; 0x54
   20464:	pop	{r1, r2, r8, r9, fp, pc}
   20468:			; <UNDEFINED> instruction: 0xf10b8ff0
   2046c:	ldrbmi	r0, [r0], -r4, lsl #2
   20470:	blx	fe8de46e <pclose@plt+0xfe8dae5e>
   20474:	stmdacs	r0, {r0, r1, r3, ip, pc}
   20478:			; <UNDEFINED> instruction: 0xf89bd1e9
   2047c:			; <UNDEFINED> instruction: 0x065a3034
   20480:	mcrge	5, 7, pc, cr6, cr15, {3}	; <UNPREDICTABLE>
   20484:	cmplt	r3, lr, lsl #22
   20488:	ldrtmi	r9, [sl], -r6, lsr #22
   2048c:			; <UNDEFINED> instruction: 0x46404651
   20490:	cdp	3, 1, cr9, cr9, cr0, {0}
   20494:			; <UNDEFINED> instruction: 0xf7fd3a90
   20498:	andls	pc, fp, r9, lsl lr	; <UNPREDICTABLE>
   2049c:			; <UNDEFINED> instruction: 0xee18b9f0
   204a0:	stmdage	fp, {r4, r9, fp, ip}
   204a4:	ldrbmi	r4, [r2], -fp, lsr #12
   204a8:	ldc2	7, cr15, [ip], {253}	; 0xfd
   204ac:	stmdacs	r0, {r0, r1, r7, r9, sl, lr}
   204b0:			; <UNDEFINED> instruction: 0xf8d8d079
   204b4:			; <UNDEFINED> instruction: 0xf8433064
   204b8:	strb	fp, [r9], r7, lsr #32
   204bc:			; <UNDEFINED> instruction: 0xf47f2800
   204c0:	ldmdavs	r9!, {r4, r8, r9, sl, fp, sp, pc}
   204c4:	smlsd	r7, r9, r4, r4
   204c8:			; <UNDEFINED> instruction: 0xf47f2e00
   204cc:	strtmi	sl, [r5], -fp, ror #29
   204d0:	ldmdals	r2, {r0, r2, r7, r8, r9, sl, sp, lr, pc}
   204d4:	cdp	7, 2, cr15, cr8, cr2, {7}
   204d8:	movwls	r2, #45836	; 0xb30c
   204dc:			; <UNDEFINED> instruction: 0xf7e2980f
   204e0:	stmdals	fp, {r2, r5, r9, sl, fp, sp, lr, pc}
   204e4:	mrc	7, 0, lr, cr8, cr3, {5}
   204e8:	ssatmi	r9, #19, r0, lsl #21
   204ec:	ldmdals	r2, {r1, r2, sl, fp, ip, pc}
   204f0:	cdp	7, 1, cr15, cr10, cr2, {7}
   204f4:	movwls	r2, #45824	; 0xb300
   204f8:	blls	31a258 <pclose@plt+0x316c48>
   204fc:	mvnle	r2, r0, lsl #22
   20500:			; <UNDEFINED> instruction: 0xf8d89a04
   20504:	andcc	r3, r1, #100	; 0x64
   20508:	bls	184d20 <pclose@plt+0x181710>
   2050c:			; <UNDEFINED> instruction: 0xe77c5098
   20510:	strbmi	r1, [r0], -r1, ror #28
   20514:	eormi	pc, r8, r8, asr #17
   20518:			; <UNDEFINED> instruction: 0xff2cf7fd
   2051c:	andcs	r4, r4, r5, lsl #12
   20520:	stmib	sp, {r0, r8, r9, sp}^
   20524:			; <UNDEFINED> instruction: 0xf7e2330d
   20528:	strmi	lr, [r1], -lr, ror #29
   2052c:	stmdacs	r0, {r0, r1, r2, r3, ip, pc}
   20530:			; <UNDEFINED> instruction: 0xf10dd03d
   20534:	andvs	r0, lr, r4, lsr sl
   20538:	bcs	fe45bda4 <pclose@plt+0xfe458794>
   2053c:	cfmsub32	mvax0, mvfx2, mvfx8, mvfx0
   20540:			; <UNDEFINED> instruction: 0x46510a10
   20544:	strtmi	r9, [r7], -r6, lsr #22
   20548:			; <UNDEFINED> instruction: 0xf7fd960b
   2054c:	mulls	fp, r5, r8
   20550:	addsle	r2, r7, r0, lsl #16
   20554:			; <UNDEFINED> instruction: 0xf102e7c2
   20558:			; <UNDEFINED> instruction: 0xf06f0901
   2055c:	blne	16f1164 <pclose@plt+0x16edb54>
   20560:	blle	931a94 <pclose@plt+0x92e484>
   20564:	beq	29b180 <pclose@plt+0x297b70>
   20568:	svcmi	0x0080f1ba
   2056c:	bls	214df0 <pclose@plt+0x2117e0>
   20570:	orreq	lr, sl, pc, asr #20
   20574:			; <UNDEFINED> instruction: 0xf7e26890
   20578:	biclt	lr, r0, r2, lsr lr
   2057c:	b	14071a0 <pclose@plt+0x1403b90>
   20580:	ldrtmi	r0, [r9], -r9, lsl #5
   20584:	bl	387ec <pclose@plt+0x351dc>
   20588:			; <UNDEFINED> instruction: 0xf8c30085
   2058c:			; <UNDEFINED> instruction: 0xf7e2a004
   20590:	ldrt	lr, [r1], -r6, ror #30
   20594:			; <UNDEFINED> instruction: 0xe73e4657
   20598:	beq	d5c9d4 <pclose@plt+0xd593c4>
   2059c:	eorslt	pc, r4, sp, asr #17
   205a0:	bllt	9acd0 <pclose@plt+0x976c0>
   205a4:	blls	319efc <pclose@plt+0x3168ec>
   205a8:	addle	r2, r2, r0, lsl #22
   205ac:	mulcs	ip, r6, r7
   205b0:	blls	21a2ec <pclose@plt+0x216cdc>
   205b4:	andsvs	r2, pc, r1
   205b8:			; <UNDEFINED> instruction: 0xf8c89b09
   205bc:	blls	22c754 <pclose@plt+0x229144>
   205c0:	eorcc	pc, r8, r8, asr #17
   205c4:	andcs	lr, r0, r3, asr #14
   205c8:			; <UNDEFINED> instruction: 0xf7e2e792
   205cc:	svclt	0x0000edfc
   205d0:	andeq	fp, r1, sl, lsl #21
   205d4:	andeq	r0, r0, r0, ror #4
   205d8:	andeq	fp, r1, r6, lsl r8
   205dc:	svcmi	0x00f0e92d
   205e0:	stc	6, cr4, [sp, #-120]!	; 0xffffff88
   205e4:	strmi	r8, [sp], -r4, lsl #22
   205e8:	ldrbtcc	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
   205ec:	svcge	0x0002b093
   205f0:	teqvs	sl, r0, lsl #16
   205f4:	strbtcs	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
   205f8:			; <UNDEFINED> instruction: 0x4078f897
   205fc:	cmnvs	r8, sl, ror r4
   20600:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   20604:			; <UNDEFINED> instruction: 0xf04f63fb
   20608:	movwcs	r0, #768	; 0x300
   2060c:			; <UNDEFINED> instruction: 0x63bb633b
   20610:	cmnvs	fp, #134217728	; 0x8000000
   20614:			; <UNDEFINED> instruction: 0xf0002c00
   20618:	eorscs	r8, r0, r3, lsr r2
   2061c:	cdp	7, 7, cr15, cr2, cr2, {7}
   20620:	stmdacs	r0, {r3, r4, r5, r7, r8, r9, sp, lr}
   20624:	mvnshi	pc, r0
   20628:	teqeq	r0, #-1073741823	; 0xc0000001	; <UNPREDICTABLE>
   2062c:	ldmdbvs	fp!, {r0, r1, r3, r4, r5, r7, r8, sp, lr}
   20630:	eoreq	pc, r4, #-1073741823	; 0xc0000001
   20634:			; <UNDEFINED> instruction: 0xee086979
   20638:	sbcseq	r2, r8, r0, lsl sl
   2063c:			; <UNDEFINED> instruction: 0xf5b02300
   20640:	subsvs	r6, r3, ip, ror pc
   20644:	cdp	12, 0, cr6, cr8, cr12, {4}
   20648:	rsbsvs	r0, fp, #144, 20	; 0x90000
   2064c:			; <UNDEFINED> instruction: 0xf08062fb
   20650:	bl	feb80e94 <pclose@plt+0xfeb7d884>
   20654:	adcsvs	r0, fp, r0, lsl #26
   20658:	vmla.f64	d10, d9, d2
   2065c:	vmov	r3, s16
   20660:			; <UNDEFINED> instruction: 0x46312a90
   20664:	beq	45bed0 <pclose@plt+0x4588c0>
   20668:	stcl	7, cr15, [ip, #-904]!	; 0xfffffc78
   2066c:			; <UNDEFINED> instruction: 0xf8524632
   20670:	rscsvs	r3, sl, r4, lsl #22
   20674:	movwvs	lr, #31175	; 0x79c7
   20678:	stmdbcs	r9, {r1, r2, r3, r4, r5, sp, lr, pc}
   2067c:	sbchi	pc, r5, r0
   20680:			; <UNDEFINED> instruction: 0xd1034293
   20684:	adcmi	r6, r3, #688	; 0x2b0
   20688:	msrhi	SPSR_xc, r0
   2068c:	ldrsbhi	pc, [r4], #-133	; 0xffffff7b	; <UNPREDICTABLE>
   20690:	ldrdeq	pc, [r0], -r8
   20694:	tsteq	r9, r0, lsl #22
   20698:	ldreq	r7, [lr, -fp, lsl #18]
   2069c:	stmibvc	sl, {r0, r1, r3, r6, sl, ip, lr, pc}
   206a0:			; <UNDEFINED> instruction: 0xf10006d2
   206a4:	blcs	1409ec <pclose@plt+0x13d3dc>
   206a8:	sbcshi	pc, lr, r0
   206ac:	ldrdlt	pc, [r0], -r7	; <UNPREDICTABLE>
   206b0:			; <UNDEFINED> instruction: 0x4628465a
   206b4:	mcr2	7, 5, pc, cr8, cr13, {7}	; <UNPREDICTABLE>
   206b8:	rsbsle	r2, r4, r0, lsl #16
   206bc:	ldrdcc	pc, [ip], -r8
   206c0:	andeq	pc, r1, #-1073741822	; 0xc0000002
   206c4:	eormi	pc, sl, r3, asr r8	; <UNPREDICTABLE>
   206c8:	eorsvs	r6, sl, #3063808	; 0x2ec000
   206cc:	stfvsp	f3, [fp, #492]!	; 0x1ec
   206d0:	sfmle	f4, 2, [ip], #-616	; 0xfffffd98
   206d4:			; <UNDEFINED> instruction: 0xf8536e6b
   206d8:	blcs	2c768 <pclose@plt+0x29158>
   206dc:	ldmvs	r8, {r0, r1, r2, r5, r6, ip, lr, pc}
   206e0:	tsteq	ip, r3, lsl #2	; <UNPREDICTABLE>
   206e4:			; <UNDEFINED> instruction: 0xf7fc4622
   206e8:	stmdacs	r0, {r0, r1, r3, r5, r8, sl, fp, ip, sp, lr, pc}
   206ec:	movwcs	sp, #95	; 0x5f
   206f0:	sfmcs	f6, 4, [r0], {187}	; 0xbb
   206f4:	bvs	f1744c <pclose@plt+0xf13e3c>
   206f8:	ldmdavs	r2, {r1, r3, r4, r5, r6, r7, r8, fp, sp, lr}^
   206fc:	blle	1a3116c <pclose@plt+0x1a2db5c>
   20700:	b	13facec <pclose@plt+0x13f76dc>
   20704:	strtmi	r0, [r2], r4, asr #19
   20708:	bl	3a730 <pclose@plt+0x37120>
   2070c:			; <UNDEFINED> instruction: 0xf89c0c09
   20710:	stmdbcs	r8, {r2, ip}
   20714:			; <UNDEFINED> instruction: 0xf850d1b1
   20718:	ldmdbvs	r8!, {r2, r4, r5, ip}
   2071c:	addmi	r3, r8, #1073741824	; 0x40000000
   20720:	ldmibvs	r8!, {r1, r2, r3, r5, r7, r8, sl, fp, ip, lr, pc}^
   20724:	sbceq	lr, r1, #0, 22
   20728:	eorscc	pc, r1, r0, asr #16
   2072c:	mvnscc	pc, pc, asr #32
   20730:	stmdavs	r2, {r0, r4, r6, sp, lr}^
   20734:			; <UNDEFINED> instruction: 0xf8d8e7a4
   20738:			; <UNDEFINED> instruction: 0xf04f0014
   2073c:	bvs	ea3774 <pclose@plt+0xea0164>
   20740:	cdpvs	6, 6, cr4, cr11, cr1, {1}
   20744:	streq	pc, [r4], #-2828	; 0xfffff4f4
   20748:	beq	45bfb0 <pclose@plt+0x4589a0>
   2074c:	eorhi	pc, r2, r3, asr r8	; <UNPREDICTABLE>
   20750:	mrc2	7, 2, pc, cr14, cr11, {7}
   20754:			; <UNDEFINED> instruction: 0xf0002800
   20758:	stmdavs	r3!, {r1, r2, r3, r6, r8, pc}^
   2075c:	vstmdble	r2!, {d2-d1}
   20760:			; <UNDEFINED> instruction: 0xf10868a2
   20764:	ldmibvs	lr!, {r2, r3, r8}^
   20768:	ldrbtcc	pc, [pc], #79	; 20770 <pclose@plt+0x1d160>	; <UNPREDICTABLE>
   2076c:	beq	15cdfc <pclose@plt+0x1597ec>
   20770:	ldrdlt	pc, [r8], -r8
   20774:			; <UNDEFINED> instruction: 0xf04f4699
   20778:			; <UNDEFINED> instruction: 0xf85a0800
   2077c:	ldrbmi	r2, [r8], -r4, lsl #30
   20780:			; <UNDEFINED> instruction: 0xf7fc61f9
   20784:	ldmibvs	r9!, {r0, r2, r3, r4, r6, r7, sl, fp, ip, sp, lr, pc}^
   20788:	stfnep	f3, [r0], #-96	; 0xffffffa0
   2078c:	addshi	pc, r8, r0, asr #32
   20790:			; <UNDEFINED> instruction: 0xf1084614
   20794:	strbmi	r0, [r8, #2049]	; 0x801
   20798:	stfcsd	f5, [r0], {239}	; 0xef
   2079c:	ble	feab8f9c <pclose@plt+0xfeab598c>
   207a0:			; <UNDEFINED> instruction: 0xf0003402
   207a4:	ldmibvs	fp!, {r3, r5, r8, pc}
   207a8:			; <UNDEFINED> instruction: 0xf0002b00
   207ac:	ldmibvs	sl!, {r0, r2, r3, r4, r5, r6, r8, pc}^
   207b0:	ldmdbvs	fp!, {r3, r4, r5, r7, r8, fp, sp, lr}
   207b4:			; <UNDEFINED> instruction: 0xf1079200
   207b8:	strmi	r0, [r1], -r0, lsr #4
   207bc:	bhi	9bdf8 <pclose@plt+0x987e8>
   207c0:			; <UNDEFINED> instruction: 0xf7fe3108
   207c4:	ldmibvs	sl!, {r0, r3, r6, r9, sl, fp, ip, sp, lr, pc}^
   207c8:	ldmdavs	r2, {r0, r1, r3, r4, r5, r9, fp, sp, lr}^
   207cc:			; <UNDEFINED> instruction: 0x4604429a
   207d0:	bvs	ffe57230 <pclose@plt+0xffe53c20>
   207d4:	stc	7, cr15, [r8], #904	; 0x388
   207d8:	blcs	3aacc <pclose@plt+0x374bc>
   207dc:	msrhi	CPSR_fsxc, r0, asr #32
   207e0:			; <UNDEFINED> instruction: 0xb11369bb
   207e4:			; <UNDEFINED> instruction: 0xf7fe4618
   207e8:	andcs	pc, r0, fp, lsl lr	; <UNPREDICTABLE>
   207ec:	blmi	fef332ec <pclose@plt+0xfef2fcdc>
   207f0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   207f4:	blvs	ffefa864 <pclose@plt+0xffef7254>
   207f8:			; <UNDEFINED> instruction: 0xf040405a
   207fc:	strbcc	r8, [r4, -lr, ror #2]
   20800:	ldc	6, cr4, [sp], #756	; 0x2f4
   20804:	pop	{r2, r8, r9, fp, pc}
   20808:			; <UNDEFINED> instruction: 0xf8dc8ff0
   2080c:	ldmdbvs	r8!, {ip}
   20810:	addmi	r3, r8, #1073741824	; 0x40000000
   20814:	svcge	0x0034f77f
   20818:			; <UNDEFINED> instruction: 0xf85069f8
   2081c:	bl	288e8 <pclose@plt+0x252d8>
   20820:	addsmi	r0, r3, #193	; 0xc1
   20824:	rscshi	pc, r2, r0, lsl #6
   20828:	mulcs	r6, ip, r8
   2082c:	strle	r0, [r6, #-1810]	; 0xfffff8ee
   20830:	bvs	45c09c <pclose@plt+0x458a8c>
   20834:	eorscs	pc, r1, r6, asr r8	; <UNPREDICTABLE>
   20838:			; <UNDEFINED> instruction: 0xf0403201
   2083c:	ldmibvs	sl!, {r2, r4, r5, r6, r7, pc}^
   20840:	ldmdavs	r2, {r0, r1, r6, sp, lr}^
   20844:	bvs	fda4bc <pclose@plt+0xfd6eac>
   20848:			; <UNDEFINED> instruction: 0xf1084622
   2084c:	strtmi	r0, [fp], -r0, lsl #3
   20850:			; <UNDEFINED> instruction: 0xf7ff9600
   20854:	strmi	pc, [r2], -r1, ror #23
   20858:	cmnle	r7, r0, lsl #16
   2085c:	ldrdne	pc, [r0], -r8
   20860:	ldrdlt	pc, [r0], -r7	; <UNPREDICTABLE>
   20864:	str	r4, [r3, -r9, asr #8]!
   20868:	ldmibvs	r9!, {r0, r1, r3, fp, sp, lr}^
   2086c:	bl	6d478 <pclose@plt+0x69e68>
   20870:			; <UNDEFINED> instruction: 0xf85102c3
   20874:	ldmibvs	r9!, {r0, r1, r4, r5}
   20878:	bne	6ba9cc <pclose@plt+0x6b73bc>
   2087c:	rsble	r2, r3, r0, lsl #18
   20880:	svccc	0x00fff1b3
   20884:			; <UNDEFINED> instruction: 0xf1b0bf18
   20888:			; <UNDEFINED> instruction: 0xd0903fff
   2088c:			; <UNDEFINED> instruction: 0xf0002a00
   20890:			; <UNDEFINED> instruction: 0xf8d78091
   20894:	stmibvs	fp!, {r5, ip, pc}^
   20898:	bl	fe8faa44 <pclose@plt+0xfe8f7434>
   2089c:	addsmi	r0, sl, #603979776	; 0x24000000
   208a0:	strmi	sp, [r8], #-3205	; 0xfffff37b
   208a4:	rsbsvs	r4, sl, r9, asr #8
   208a8:	stcl	7, cr15, [ip], #-904	; 0xfffffc78
   208ac:	stmdacs	r0, {r1, r3, r4, r5, r6, fp, sp, lr}
   208b0:	svcge	0x007df47f
   208b4:	ldrdcc	pc, [ip], -r8
   208b8:			; <UNDEFINED> instruction: 0xf853444a
   208bc:	str	r4, [r3, -r4, lsr #32]
   208c0:	bvs	fee3230c <pclose@plt+0xfee2ecfc>
   208c4:	msreq	CPSR_fs, r7, lsl #2
   208c8:	mvnsvs	r4, r2, lsr #12
   208cc:	ldc2	7, cr15, [r8], #-1008	; 0xfffffc10
   208d0:			; <UNDEFINED> instruction: 0xf0402800
   208d4:	ldmibvs	r9!, {r1, r2, r3, r7, pc}
   208d8:			; <UNDEFINED> instruction: 0xf43f2900
   208dc:	ldmib	r1, {r1, r3, r8, r9, sl, fp, sp, pc}^
   208e0:			; <UNDEFINED> instruction: 0xf8d78200
   208e4:			; <UNDEFINED> instruction: 0xf108a020
   208e8:	andvs	r0, fp, r1, lsl #6
   208ec:			; <UNDEFINED> instruction: 0xf0004293
   208f0:	stmvs	sl, {r0, r1, r2, r3, r5, r7, pc}
   208f4:	mrc	3, 0, r2, cr8, cr8, {0}
   208f8:	blx	e3342 <pclose@plt+0xdfd32>
   208fc:	bl	dd524 <pclose@plt+0xd9f14>
   20900:			; <UNDEFINED> instruction: 0xf8420803
   20904:			; <UNDEFINED> instruction: 0xf8c8a003
   20908:			; <UNDEFINED> instruction: 0xf7e29004
   2090c:			; <UNDEFINED> instruction: 0xf8c8ecfc
   20910:	cmnlt	r8, r8
   20914:			; <UNDEFINED> instruction: 0xee1869f9
   20918:			; <UNDEFINED> instruction: 0xf7e22a90
   2091c:	mrc	12, 0, lr, cr8, cr4, {0}
   20920:			; <UNDEFINED> instruction: 0xf1081a10
   20924:			; <UNDEFINED> instruction: 0xf7fd000c
   20928:	stmdacs	r0, {r0, r1, r2, r6, r8, fp, ip, sp, lr, pc}
   2092c:	mcrge	4, 7, pc, cr1, cr15, {1}	; <UNPREDICTABLE>
   20930:			; <UNDEFINED> instruction: 0xf7e26af8
   20934:	ldmvs	fp!, {r1, r3, r4, r5, r6, r7, r8, r9, fp, sp, lr, pc}
   20938:			; <UNDEFINED> instruction: 0xf0402b00
   2093c:	ldmibvs	r8!, {r0, r1, r5, r7, pc}
   20940:	stc2l	7, cr15, [lr, #-1016]!	; 0xfffffc08
   20944:	ldrb	r2, [r1, -ip]
   20948:	eorsle	r2, r3, r0, lsl #20
   2094c:	ldrdls	pc, [r0], -r7	; <UNPREDICTABLE>
   20950:	ldmibvs	fp!, {r4, r5, r7, r8, r9, sl, sp, lr, pc}
   20954:			; <UNDEFINED> instruction: 0xf0002b00
   20958:	ldmdbvs	r9!, {r1, r3, r4, r7, pc}
   2095c:	ldmibvs	lr!, {r0, r3, r5, r6, r8, ip, sp, pc}^
   20960:	ldmvs	r8!, {r8, r9, sp}^
   20964:	eorscs	pc, r3, r6, asr r8	; <UNPREDICTABLE>
   20968:	blle	eb170 <pclose@plt+0xe7b60>
   2096c:	eorscs	pc, r3, r0, asr r8	; <UNPREDICTABLE>
   20970:	andle	r3, lr, r1, lsl #4
   20974:	addsmi	r3, r9, #67108864	; 0x4000000
   20978:	bvs	ffe55150 <pclose@plt+0xffe51b40>
   2097c:	bl	ff55e90c <pclose@plt+0xff55b2fc>
   20980:	blcs	3ac74 <pclose@plt+0x37664>
   20984:	addshi	pc, lr, r0, asr #32
   20988:			; <UNDEFINED> instruction: 0xf7fe69b8
   2098c:	andcs	pc, r0, r9, asr #26
   20990:	ldmibvs	r8!, {r2, r3, r5, r8, r9, sl, sp, lr, pc}
   20994:	eoreq	pc, r0, #-1073741823	; 0xc0000001
   20998:	bhi	9bfd4 <pclose@plt+0x989c4>
   2099c:			; <UNDEFINED> instruction: 0x4601693b
   209a0:	tstcc	r8, r0, lsl #12
   209a4:			; <UNDEFINED> instruction: 0xf7fe61fe
   209a8:	b	141ff0c <pclose@plt+0x141c8fc>
   209ac:	strmi	r0, [r4], -r0, asr #19
   209b0:	strbt	r4, [fp], -r2, lsl #13
   209b4:	beq	45c21c <pclose@plt+0x458c0c>
   209b8:			; <UNDEFINED> instruction: 0xf7fb4621
   209bc:	bicslt	pc, r0, r9, lsr #26
   209c0:			; <UNDEFINED> instruction: 0x1014f8d8
   209c4:	cdpvs	3, 6, cr2, cr10, cr12, {0}
   209c8:	ldrdlt	pc, [r0], -r7	; <UNPREDICTABLE>
   209cc:	strne	pc, [r4], #-2819	; 0xfffff4fd
   209d0:	eorcc	pc, fp, r2, asr r8	; <UNPREDICTABLE>
   209d4:	tsteq	ip, r3, lsl #2	; <UNPREDICTABLE>
   209d8:	stmiavs	r3!, {r3, r4, r7, fp, sp, lr}
   209dc:			; <UNDEFINED> instruction: 0x4622681c
   209e0:	blx	febde9da <pclose@plt+0xfebdb3ca>
   209e4:			; <UNDEFINED> instruction: 0xf47f2800
   209e8:			; <UNDEFINED> instruction: 0xf8d8ae84
   209ec:	strbmi	r1, [r9], #-0
   209f0:			; <UNDEFINED> instruction: 0x464ce65e
   209f4:	bvs	ffe5a3f0 <pclose@plt+0xffe56de0>
   209f8:	bl	fe5de988 <pclose@plt+0xfe5db378>
   209fc:	blcs	3acf0 <pclose@plt+0x376e0>
   20a00:	ldmibvs	fp!, {r6, r8, ip, lr, pc}
   20a04:	orrsle	r2, sl, r0, lsl #22
   20a08:	strbt	r2, [pc], ip
   20a0c:	strdvs	r6, [r3], #-158	; 0xffffff62
   20a10:	bcs	fe45c278 <pclose@plt+0xfe458c68>
   20a14:	beq	45c280 <pclose@plt+0x458c70>
   20a18:	rsbsvs	r4, fp, r1, lsr r6
   20a1c:	bl	fe4de9ac <pclose@plt+0xfe4db39c>
   20a20:	ldmdavs	fp!, {r1, r4, r5, r6, fp, sp, lr}^
   20a24:	ldmibvs	lr!, {r2, r3, r5, r9, sl, sp, lr, pc}^
   20a28:	bcs	fe45c290 <pclose@plt+0xfe458c80>
   20a2c:	bne	45c298 <pclose@plt+0x458c88>
   20a30:	rsbsvs	r4, fp, r0, lsr r6
   20a34:	bl	fe1de9c4 <pclose@plt+0xfe1db3b4>
   20a38:	ldmdavs	fp!, {r1, r4, r5, r6, fp, sp, lr}^
   20a3c:	cfmsub32	mvax1, mvfx14, mvfx9, mvfx0
   20a40:			; <UNDEFINED> instruction: 0xf7e20a10
   20a44:	ldmibvs	fp!, {r1, r4, r5, r6, r8, r9, fp, sp, lr, pc}
   20a48:			; <UNDEFINED> instruction: 0xf47f2b00
   20a4c:	strb	sl, [ip], fp, asr #29
   20a50:	teqcs	r0, lr	; <illegal shifter operand>
   20a54:			; <UNDEFINED> instruction: 0xf103fb01
   20a58:			; <UNDEFINED> instruction: 0xf7e268b0
   20a5c:	strmi	lr, [r2], -r0, asr #23
   20a60:			; <UNDEFINED> instruction: 0xf43f2800
   20a64:	ldmdavs	r3!, {r0, r2, r5, r6, r8, r9, sl, fp, sp, pc}^
   20a68:	ldrheq	r6, [fp], #-0
   20a6c:	smlsldx	r6, r1, r3, r0
   20a70:	mcrr	7, 14, pc, r8, cr2	; <UNPREDICTABLE>
   20a74:	beq	45c2a0 <pclose@plt+0x458c90>
   20a78:	movwcs	fp, #4936	; 0x1348
   20a7c:	strb	r6, [lr, #187]!	; 0xbb
   20a80:	ldrb	r6, [r4, #444]	; 0x1bc
   20a84:	beq	45c2f0 <pclose@plt+0x458ce0>
   20a88:	bl	13dea18 <pclose@plt+0x13db408>
   20a8c:	bvs	ffe5a978 <pclose@plt+0xffe57368>
   20a90:	bl	12dea20 <pclose@plt+0x12db410>
   20a94:	blcs	3ad88 <pclose@plt+0x37778>
   20a98:	mcrge	4, 5, pc, cr7, cr15, {1}	; <UNPREDICTABLE>
   20a9c:	beq	45c308 <pclose@plt+0x458cf8>
   20aa0:	bl	10dea30 <pclose@plt+0x10db420>
   20aa4:			; <UNDEFINED> instruction: 0xe6a169b8
   20aa8:			; <UNDEFINED> instruction: 0xf7e26af8
   20aac:	ldmvs	fp!, {r1, r2, r3, r4, r5, r8, r9, fp, sp, lr, pc}
   20ab0:	blcs	28abc <pclose@plt+0x254ac>
   20ab4:	mrcge	4, 4, APSR_nzcv, cr10, cr15, {1}
   20ab8:	beq	45c324 <pclose@plt+0x458d14>
   20abc:	bl	d5ea4c <pclose@plt+0xd5b43c>
   20ac0:	ldr	r2, [r3], r1
   20ac4:	beq	45c330 <pclose@plt+0x458d20>
   20ac8:	bl	bdea58 <pclose@plt+0xbdb448>
   20acc:	ldmibvs	r8!, {r2, r3, r4, r6, r8, r9, sl, sp, lr, pc}
   20ad0:	addsle	r2, r9, r0, lsl #16
   20ad4:	stc2	7, cr15, [r4], #1016	; 0x3f8
   20ad8:			; <UNDEFINED> instruction: 0xf7e2e796
   20adc:	svclt	0x0000eb74
   20ae0:	andeq	r0, r0, r0, ror #4
   20ae4:	andeq	fp, r1, ip, ror #12
   20ae8:	andeq	fp, r1, r8, ror r4
   20aec:	svcmi	0x00f0e92d
   20af0:	ldrmi	fp, [r4], r5, lsl #1
   20af4:	svcls	0x000e4615
   20af8:			; <UNDEFINED> instruction: 0xf85c2408
   20afc:	ldrmi	r2, [lr], -r8, lsl #22
   20b00:	strmi	r9, [r8], r0, lsl #6
   20b04:	strbtmi	r6, [r1], -fp, ror #16
   20b08:	strvc	lr, [r1], #-2509	; 0xfffff633
   20b0c:			; <UNDEFINED> instruction: 0xf7ff4604
   20b10:	strmi	pc, [r3], pc, asr #22
   20b14:			; <UNDEFINED> instruction: 0x4658b118
   20b18:	pop	{r0, r2, ip, sp, pc}
   20b1c:	ldmib	r4, {r4, r5, r6, r7, r8, r9, sl, fp, pc}^
   20b20:			; <UNDEFINED> instruction: 0xf8d5321b
   20b24:	addsmi	sl, r3, #4
   20b28:	ldrdls	pc, [r0], -r8
   20b2c:	svclt	0x00b86f60
   20b30:	ble	c7247c <pclose@plt+0xc6ee6c>
   20b34:			; <UNDEFINED> instruction: 0xf04f2b00
   20b38:	blx	323b92 <pclose@plt+0x320582>
   20b3c:	stcle	12, cr15, [r7, #-12]
   20b40:	ldreq	pc, [r4, #-428]	; 0xfffffe54
   20b44:	stmdavs	sl!, {r0, r2, sl, lr}^
   20b48:	svclt	0x00044297
   20b4c:	strtvc	r2, [sl], #-513	; 0xfffffdff
   20b50:	streq	lr, [ip, #-2816]	; 0xfffff500
   20b54:			; <UNDEFINED> instruction: 0xf84045d1
   20b58:			; <UNDEFINED> instruction: 0xf103600c
   20b5c:	rsbvs	r0, pc, r1, lsl #6
   20b60:	ldrbtcc	pc, [pc], pc, asr #32	; <UNPREDICTABLE>
   20b64:	andls	pc, r8, r5, asr #17
   20b68:			; <UNDEFINED> instruction: 0x2600bf18
   20b6c:	andge	pc, ip, r5, asr #17
   20b70:	rsbhi	r2, lr, #0
   20b74:	andeq	lr, r9, #174080	; 0x2a800
   20b78:	ldrtmi	r6, [r9], #-1763	; 0xfffff91d
   20b7c:	strtmi	r7, [r0], -r8, lsr #8
   20b80:	addsmi	r6, r3, #652	; 0x28c
   20b84:			; <UNDEFINED> instruction: 0x67a2bfb8
   20b88:	ldrdcc	pc, [r0], -r8
   20b8c:	andlt	r1, r5, r9, asr #21
   20b90:	svcmi	0x00f0e8bd
   20b94:	svclt	0x00faf7fb
   20b98:	blx	69042 <pclose@plt+0x65a32>
   20b9c:			; <UNDEFINED> instruction: 0xf7e2f102
   20ba0:	orrslt	lr, r0, lr, lsl fp
   20ba4:			; <UNDEFINED> instruction: 0xf04f6ee3
   20ba8:	svcvs	0x00220c14
   20bac:			; <UNDEFINED> instruction: 0x67604659
   20bb0:	andeq	pc, r3, ip, lsl #22
   20bb4:	vqdmulh.s<illegal width 8>	d15, d2, d12
   20bb8:	mrrc	7, 14, pc, r0, cr2	; <UNPREDICTABLE>
   20bbc:	stmdavs	r9!, {r1, r5, r8, r9, sl, fp, sp, lr}^
   20bc0:	subseq	r6, r2, r3, ror #29
   20bc4:	strvs	r6, [r2, -r0, ror #30]!
   20bc8:	svcvs	0x0060e7b4
   20bcc:	bleq	35cd10 <pclose@plt+0x359700>
   20bd0:	b	feadeb60 <pclose@plt+0xfeadb550>
   20bd4:	svclt	0x0000e79f
   20bd8:	svcmi	0x00f0e92d
   20bdc:	blhi	dc098 <pclose@plt+0xd8a88>
   20be0:	strbtcc	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
   20be4:			; <UNDEFINED> instruction: 0xf8d0680e
   20be8:	addslt	fp, r9, r8, lsr #32
   20bec:	andls	r2, sl, #0, 28
   20bf0:	ldrbcs	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
   20bf4:	ldrbtmi	r9, [sl], #-271	; 0xfffffef1
   20bf8:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   20bfc:			; <UNDEFINED> instruction: 0xf04f9317
   20c00:	stclvs	3, cr0, [r3, #-0]
   20c04:	vcgt.u8	d25, d0, d7
   20c08:	b	1400f9c <pclose@plt+0x13fd98c>
   20c0c:	strmi	r0, [r2], fp, lsl #7
   20c10:	movwcs	r9, #780	; 0x30c
   20c14:	ands	r9, r1, r5, lsl #6
   20c18:	strle	r0, [r9, #-1988]	; 0xfffff83c
   20c1c:	strle	r0, [r7], #-1818	; 0xfffff8e6
   20c20:	strle	r0, [r1, #-1695]	; 0xfffff961
   20c24:	strle	r0, [r3, #-1925]	; 0xfffff87b
   20c28:	strle	r0, [r9, #-1564]!	; 0xfffff9e4
   20c2c:	strtle	r0, [r7], #-1792	; 0xfffff900
   20c30:	movwcc	r9, #6917	; 0x1b05
   20c34:	adcsmi	r9, r3, #335544320	; 0x14000000
   20c38:	sbchi	pc, sl, r0, lsl #5
   20c3c:	stmdbls	r5, {r1, r3, r8, r9, fp, ip, pc}
   20c40:	blls	1facb0 <pclose@plt+0x1f76a0>
   20c44:	eorls	pc, r1, r2, asr r8	; <UNPREDICTABLE>
   20c48:	bl	facbc <pclose@plt+0xf76ac>
   20c4c:	ldmdbvc	sl, {r0, r3, r6, r7, r8, r9}
   20c50:	mvnle	r2, r4, lsl #20
   20c54:	vst2.16	{d22-d23}, [pc :64], ip
   20c58:	vbic.i32	q10, #3840	; 0x00000f00
   20c5c:	eormi	r0, r3, r3, lsl #6
   20c60:			; <UNDEFINED> instruction: 0xf8dab173
   20c64:			; <UNDEFINED> instruction: 0x46592058
   20c68:			; <UNDEFINED> instruction: 0xf7fd4650
   20c6c:	strbeq	pc, [r5, #-2947]!	; 0xfffff47d	; <UNPREDICTABLE>
   20c70:	movwcs	pc, #37828	; 0x93c4	; <UNPREDICTABLE>
   20c74:			; <UNDEFINED> instruction: 0x0719d4d0
   20c78:			; <UNDEFINED> instruction: 0x07c2d5d2
   20c7c:			; <UNDEFINED> instruction: 0xe7cfd4d8
   20c80:	ldrdne	pc, [ip], #-138	; 0xffffff76	; <UNPREDICTABLE>
   20c84:	ldrcs	r2, [r4], -r0, lsl #4
   20c88:	strmi	r4, [sp], -ip, lsl #12
   20c8c:	stmiane	fp!, {r1, r3, sp, lr, pc}
   20c90:	ldrsbteq	pc, [r4], #-138	; 0xffffff76	; <UNPREDICTABLE>
   20c94:	blx	1a4e0a <pclose@plt+0x1a17fa>
   20c98:	stmdavs	r0, {r0, r1}^
   20c9c:	svclt	0x00cc4583
   20ca0:			; <UNDEFINED> instruction: 0x461d1c5a
   20ca4:	lfmle	f4, 2, [r2], #596	; 0x254
   20ca8:	vqsub.u8	d20, d16, d1
   20cac:			; <UNDEFINED> instruction: 0xf8da80bd
   20cb0:	andscs	r3, r4, r4, ror r0
   20cb4:	andcc	pc, r2, #0, 22
   20cb8:	ldrmi	r6, [fp, #2131]	; 0x853
   20cbc:	adcshi	pc, r4, r0, asr #32
   20cc0:	and	r4, r5, r2, lsl #8
   20cc4:	stccc	8, cr15, [r4], {18}
   20cc8:	blcs	2d520 <pclose@plt+0x29f10>
   20ccc:	adchi	pc, ip, r0
   20cd0:	ldccc	8, cr15, [r4], {82}	; 0x52
   20cd4:			; <UNDEFINED> instruction: 0xd1f54599
   20cd8:			; <UNDEFINED> instruction: 0xf04f428c
   20cdc:	tstls	r3, #0, 6
   20ce0:	movwcs	sp, #51822	; 0xca6e
   20ce4:			; <UNDEFINED> instruction: 0x801cf8dd
   20ce8:	vqrdmulh.s<illegal width 8>	d15, d9, d3
   20cec:	addeq	lr, r9, #323584	; 0x4f000
   20cf0:	movwls	r9, #45581	; 0xb20d
   20cf4:	vmov.32	d8[0], sl
   20cf8:	blge	4ef540 <pclose@plt+0x4ebf30>
   20cfc:	bcc	fe45c524 <pclose@plt+0xfe458f14>
   20d00:			; <UNDEFINED> instruction: 0xf8da2314
   20d04:	blx	e8ede <pclose@plt+0xe58ce>
   20d08:	ldmne	r0, {r2, r8, r9, ip, sp, lr, pc}^
   20d0c:	ldrmi	r5, [r9, #2259]	; 0x8d3
   20d10:	stmdavs	r3, {r0, r1, r4, r6, r8, ip, lr, pc}^
   20d14:			; <UNDEFINED> instruction: 0xd150459b
   20d18:	movwpl	lr, #10704	; 0x29d0
   20d1c:			; <UNDEFINED> instruction: 0x6018f8d8
   20d20:	andls	r1, r6, #92160	; 0x16800
   20d24:			; <UNDEFINED> instruction: 0xf8d8d163
   20d28:	andcs	r1, ip, #20
   20d2c:	strmi	r9, [r1], #-2059	; 0xfffff7f5
   20d30:	stmdavs	r9, {r0, r3, r7, fp, sp, lr}
   20d34:	strvs	pc, [r1], -r2, lsl #22
   20d38:	blne	1771eac <pclose@plt+0x176e89c>
   20d3c:	ldrsbcs	pc, [r8], #-138	; 0xffffff76	; <UNPREDICTABLE>
   20d40:	ldrbmi	r1, [r0], -r9, ror #28
   20d44:	blx	5ded42 <pclose@plt+0x5db732>
   20d48:	ldrdvc	pc, [r4], #-138	; 0xffffff76	; <UNPREDICTABLE>
   20d4c:			; <UNDEFINED> instruction: 0xf8579a0c
   20d50:	ldmpl	sl!, {r0, r2, r5, ip}
   20d54:	bcs	32568 <pclose@plt+0x2ef58>
   20d58:	ldmvs	r2, {r0, r4, r6, ip, lr, pc}
   20d5c:	stmdbcs	r0, {r3, r9, ip, pc}
   20d60:	mrc	0, 0, sp, cr8, cr0, {2}
   20d64:			; <UNDEFINED> instruction: 0x46320a10
   20d68:	movwls	r6, #39561	; 0x9a89
   20d6c:			; <UNDEFINED> instruction: 0xff48f7fc
   20d70:	andsls	r9, r3, r9, lsl #22
   20d74:			; <UNDEFINED> instruction: 0xf0402800
   20d78:	cdp	0, 1, cr8, cr8, cr2, {7}
   20d7c:			; <UNDEFINED> instruction: 0x46412a10
   20d80:	beq	fe45c5e8 <pclose@plt+0xfe458fd8>
   20d84:	ldrdvc	pc, [r4], #-138	; 0xffffff76	; <UNPREDICTABLE>
   20d88:			; <UNDEFINED> instruction: 0xffacf7fc
   20d8c:	ldmdals	r6, {r0, r1, r9, sl, lr}
   20d90:	eorcc	pc, r5, r7, asr #16
   20d94:	stmib	r8, {r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   20d98:	ldrdcc	pc, [r4], #-138	; 0xffffff76	; <UNPREDICTABLE>
   20d9c:	eorcs	pc, r5, r3, asr r8	; <UNPREDICTABLE>
   20da0:	eorsle	r2, sp, r0, lsl #20
   20da4:	ldmdblt	r2!, {r1, r2, r9, fp, ip, pc}
   20da8:	ldmpl	fp, {r2, r3, r9, fp, ip, pc}
   20dac:	ldmvs	fp, {r3, r9, fp, ip, pc}
   20db0:	vqsub.u8	d4, d16, d3
   20db4:			; <UNDEFINED> instruction: 0xf8da809a
   20db8:	strcc	r1, [r1], #-108	; 0xffffff94
   20dbc:	blle	fe7f17f4 <pclose@plt+0xfe7ee1e4>
   20dc0:	ldmdavs	lr, {r0, r1, r2, r3, r8, r9, fp, ip, pc}
   20dc4:	movwcc	r9, #6917	; 0x1b05
   20dc8:	adcsmi	r9, r3, #335544320	; 0x14000000
   20dcc:	svcge	0x0036f6ff
   20dd0:	bmi	ff028dd8 <pclose@plt+0xff0257c8>
   20dd4:	ldrbtmi	r4, [sl], #-3005	; 0xfffff443
   20dd8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   20ddc:	subsmi	r9, sl, r7, lsl fp
   20de0:	cmnhi	r1, r0, asr #32	; <UNPREDICTABLE>
   20de4:	ldc	0, cr11, [sp], #100	; 0x64
   20de8:	pop	{r1, r8, r9, fp, pc}
   20dec:			; <UNDEFINED> instruction: 0xf8d88ff0
   20df0:	andcs	r1, ip, ip
   20df4:	stmpl	sl, {r0, r2, r3, r9, fp, ip, pc}
   20df8:	strvs	pc, [r2], -r0, lsl #22
   20dfc:	andls	lr, r8, #156, 14	; 0x2700000
   20e00:			; <UNDEFINED> instruction: 0xd1ae2900
   20e04:	mrc	6, 0, r4, cr8, cr2, {1}
   20e08:			; <UNDEFINED> instruction: 0x46410a90
   20e0c:			; <UNDEFINED> instruction: 0xff6af7fc
   20e10:	ldrdcc	pc, [r4], #-138	; 0xffffff76	; <UNPREDICTABLE>
   20e14:	eoreq	pc, r5, r7, asr #16
   20e18:	eorcs	pc, r5, r3, asr r8	; <UNPREDICTABLE>
   20e1c:	bicle	r2, r1, r0, lsl #20
   20e20:	stmdacs	r0, {r0, r1, r4, fp, ip, pc}
   20e24:			; <UNDEFINED> instruction: 0xe7d4d0be
   20e28:	ldrsbcc	pc, [r4], #-138	; 0xffffff76	; <UNPREDICTABLE>
   20e2c:	ldrsbteq	pc, [ip], #-138	; 0xffffff76	; <UNPREDICTABLE>
   20e30:	stmdacs	r0, {r1, r2, r3, r8, r9, ip, pc}
   20e34:			; <UNDEFINED> instruction: 0xf853681b
   20e38:	andls	r2, sp, #57	; 0x39
   20e3c:	svcge	0x004cf77f
   20e40:	ldrdcs	pc, [r4], -sl
   20e44:			; <UNDEFINED> instruction: 0xf8cd2100
   20e48:	stmib	sp, {r2, r3, r5, ip, pc}^
   20e4c:	ldrmi	r1, [r1], r8, lsl #22
   20e50:			; <UNDEFINED> instruction: 0xf8da9411
   20e54:	stmdbls	r8, {r2, r7, sp}
   20e58:	eormi	pc, r1, r2, asr r8	; <UNPREDICTABLE>
   20e5c:			; <UNDEFINED> instruction: 0xf8536862
   20e60:	bls	36cf30 <pclose@plt+0x369920>
   20e64:	mulle	r8, sl, r2
   20e68:	movwcc	r9, #6920	; 0x1b08
   20e6c:	addmi	r9, r3, #8, 6	; 0x20000000
   20e70:	smlabbhi	fp, r0, r2, pc	; <UNPREDICTABLE>
   20e74:	ldmdavs	fp, {r1, r2, r3, r8, r9, fp, ip, pc}
   20e78:	stmdbvs	r1!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   20e7c:	ldrdhi	pc, [r0], -r4
   20e80:	vmls.i8	d18, d0, d0
   20e84:			; <UNDEFINED> instruction: 0x46478118
   20e88:	strcs	r9, [r0], -r9, lsl #26
   20e8c:	and	r4, r4, r0, lsr #13
   20e90:			; <UNDEFINED> instruction: 0x1010f8d8
   20e94:	addmi	r3, lr, #1048576	; 0x100000
   20e98:			; <UNDEFINED> instruction: 0xf8d8da56
   20e9c:	ssatmi	r2, #28, r4
   20ea0:			; <UNDEFINED> instruction: 0xf852462b
   20ea4:	stmdavs	r7!, {r1, r2, r5, lr}^
   20ea8:	andeq	lr, fp, #171008	; 0x29c00
   20eac:	ldrmi	r2, [r5], #-2560	; 0xfffff600
   20eb0:			; <UNDEFINED> instruction: 0xf8dadd0e
   20eb4:	adcmi	r0, r8, #28
   20eb8:	bl	297b78 <pclose@plt+0x294568>
   20ebc:	bl	260ed0 <pclose@plt+0x25d8c0>
   20ec0:	movwls	r0, #24843	; 0x610b
   20ec4:	ldmdb	lr, {r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   20ec8:	stmdacs	r0, {r1, r2, r8, r9, fp, ip, pc}
   20ecc:	sbchi	pc, r0, r0, asr #32
   20ed0:	strtmi	r9, [r2], -r9, lsl #22
   20ed4:	ldrbmi	r4, [r0], -r1, asr #12
   20ed8:	blls	305ae0 <pclose@plt+0x3024d0>
   20edc:	mcr2	7, 0, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
   20ee0:	ldrdls	pc, [r4], -sl
   20ee4:	ldmible	r3, {r0, fp, sp}^
   20ee8:	ldcne	7, cr14, [r1, #-460]!	; 0xfffffe34
   20eec:	andeq	pc, r8, #-2147483647	; 0x80000001
   20ef0:			; <UNDEFINED> instruction: 0x4650465b
   20ef4:	tstls	r6, r8, lsl #4
   20ef8:			; <UNDEFINED> instruction: 0xf9ecf7fd
   20efc:	stmdacs	r0, {r0, r1, r4, ip, pc}
   20f00:	svcge	0x0067f47f
   20f04:	ldrbmi	r9, [r0], -r8, lsl #20
   20f08:			; <UNDEFINED> instruction: 0xf7ff9906
   20f0c:	andsls	pc, r3, r5, ror #28
   20f10:			; <UNDEFINED> instruction: 0xf43f2800
   20f14:			; <UNDEFINED> instruction: 0xe75caf50
   20f18:	ldrsbteq	pc, [r0], -sl	; <UNPREDICTABLE>
   20f1c:	adcmi	r9, r8, #1610612736	; 0x60000000
   20f20:	sbchi	pc, sp, r0, asr #5
   20f24:	ldrbmi	r4, [r0], -r9, lsr #12
   20f28:			; <UNDEFINED> instruction: 0xf7fb9310
   20f2c:	stmdacs	r0, {r0, r1, r2, r3, r5, r9, sl, fp, ip, sp, lr, pc}
   20f30:	svcge	0x004ff47f
   20f34:	ldrdls	pc, [r4], -sl
   20f38:	blls	447758 <pclose@plt+0x444148>
   20f3c:	ldmdals	r6, {r0, r2, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}
   20f40:	ldm	r2!, {r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   20f44:	smlald	r9, r4, r3, r8
   20f48:	ldrtmi	r4, [r8], r4, asr #12
   20f4c:	streq	pc, [r1, -r8, lsl #2]
   20f50:	blls	272a04 <pclose@plt+0x26f3f4>
   20f54:	svclt	0x00a442bb
   20f58:	ldrdhi	pc, [r4], -sp	; <UNPREDICTABLE>
   20f5c:	blle	1a08798 <pclose@plt+0x1a05188>
   20f60:	bne	ffefaff4 <pclose@plt+0xffef79e4>
   20f64:	vstrle	d2, [lr, #-0]
   20f68:			; <UNDEFINED> instruction: 0x301cf8da
   20f6c:	cfldr64le	mvdx4, [ip, #-364]!	; 0xfffffe94
   20f70:	streq	pc, [r1, #-267]	; 0xfffffef5
   20f74:	movweq	lr, #31497	; 0x7b09
   20f78:	andcs	pc, fp, r9, lsl r8	; <UNPREDICTABLE>
   20f7c:	stccc	8, cr15, [r1], {19}
   20f80:			; <UNDEFINED> instruction: 0xd155429a
   20f84:			; <UNDEFINED> instruction: 0xf8da46ab
   20f88:			; <UNDEFINED> instruction: 0xf8533064
   20f8c:	blcs	2d030 <pclose@plt+0x29a20>
   20f90:			; <UNDEFINED> instruction: 0xf8d3d04b
   20f94:			; <UNDEFINED> instruction: 0xf1bcc008
   20f98:	stclle	15, cr0, [r6, #-0]
   20f9c:	ldmvs	sl, {r1, r2, r3, r8, fp, ip, pc}^
   20fa0:	stmdavs	r8, {r8, r9, sp}
   20fa4:	and	r3, r2, r4, lsl #20
   20fa8:	ldrmi	r3, [ip, #769]	; 0x301
   20fac:			; <UNDEFINED> instruction: 0xf852d03d
   20fb0:	bl	38bc8 <pclose@plt+0x355b8>
   20fb4:	stmdbvc	r9, {r0, r2, r6, r7, r8}
   20fb8:	mvnsle	r2, r9, lsl #18
   20fbc:	eorsne	pc, r5, r0, asr r8	; <UNPREDICTABLE>
   20fc0:	mvnsle	r4, lr, lsl #5
   20fc4:	eorsle	r1, r0, r9, ror #24
   20fc8:	stmdavs	r3!, {r0, r5, r7, fp, sp, lr}
   20fcc:	stmdavs	r2!, {r0, r3, r4, r7, r8, r9, ip, sp, pc}^
   20fd0:	strls	r2, [r0, #-9]
   20fd4:	andvc	lr, r1, sp, asr #19
   20fd8:			; <UNDEFINED> instruction: 0xf7ff4650
   20fdc:	stmdacs	r1, {r0, r3, r5, r6, r7, fp, ip, sp, lr, pc}
   20fe0:	stmdacs	r0, {r0, r1, r5, ip, lr, pc}
   20fe4:	mrcge	4, 7, APSR_nzcv, cr5, cr15, {3}
   20fe8:	movwcs	lr, #14804	; 0x39d4
   20fec:			; <UNDEFINED> instruction: 0xd0544293
   20ff0:	andcs	r2, r1, r4, lsl r1
   20ff4:	svc	0x00faf7e1
   20ff8:			; <UNDEFINED> instruction: 0xf8d4b340
   20ffc:			; <UNDEFINED> instruction: 0x4602e010
   21000:			; <UNDEFINED> instruction: 0xf10e6961
   21004:	blls	2e4010 <pclose@plt+0x2e0a00>
   21008:	eoreq	pc, lr, r1, asr #16
   2100c:	andvs	r4, r5, r1, lsr #12
   21010:	ldrbmi	r6, [r0], -r7, asr #32
   21014:	andsgt	pc, r0, r4, asr #17
   21018:	andhi	pc, r0, sp, asr #17
   2101c:	stc2l	7, cr15, [r6, #-1020]!	; 0xfffffc04
   21020:	ldrdls	pc, [r4], -sl
   21024:			; <UNDEFINED> instruction: 0xf63f2801
   21028:			; <UNDEFINED> instruction: 0x3701aed4
   2102c:	ble	fe5f2714 <pclose@plt+0xfe5ef104>
   21030:	ldrsbteq	pc, [ip], #-138	; 0xffffff76	; <UNPREDICTABLE>
   21034:	bne	ffe9ac9c <pclose@plt+0xffe9768c>
   21038:	tstcc	r1, ip
   2103c:			; <UNDEFINED> instruction: 0xf7e19306
   21040:	blls	1dcfa0 <pclose@plt+0x1d9990>
   21044:	adcvs	r4, r0, r1, lsl #12
   21048:	bicle	r2, r0, r0, lsl #16
   2104c:	strb	r2, [r0], ip
   21050:			; <UNDEFINED> instruction: 0x1010f8d8
   21054:			; <UNDEFINED> instruction: 0x4644465f
   21058:	addmi	r4, lr, #162529280	; 0x9b00000
   2105c:	vmlscs.f64	d13, d16, d24
   21060:	svcge	0x0077f43f
   21064:	ssatmi	r4, #25, sp, asr #12
   21068:			; <UNDEFINED> instruction: 0xf8dae770
   2106c:	ldrbmi	r3, [fp, #-48]	; 0xffffffd0
   21070:			; <UNDEFINED> instruction: 0xf10bddde
   21074:	ldrbmi	r0, [r0], -r1, lsl #10
   21078:			; <UNDEFINED> instruction: 0xf7fb4629
   2107c:	stmdacs	r0, {r0, r1, r4, r5, r8, sl, fp, ip, sp, lr, pc}
   21080:	mcrge	4, 5, pc, cr7, cr15, {3}	; <UNPREDICTABLE>
   21084:	ldrdls	pc, [r4], -sl
   21088:			; <UNDEFINED> instruction: 0xf8dde774
   2108c:			; <UNDEFINED> instruction: 0xf8ddb024
   21090:	ldcls	0, cr9, [r1], {44}	; 0x2c
   21094:	ldrdne	pc, [ip], #-138	; 0xffffff76	; <UNPREDICTABLE>
   21098:	subseq	lr, fp, lr, lsl r6
   2109c:			; <UNDEFINED> instruction: 0xf1036960
   210a0:	b	13e34ac <pclose@plt+0x13dfe9c>
   210a4:			; <UNDEFINED> instruction: 0xf7e20189
   210a8:	stmdacs	r0, {r1, r3, r4, r7, fp, sp, lr, pc}
   210ac:	cmnvs	r0, lr, asr #1
   210b0:	andls	pc, ip, r4, asr #17
   210b4:			; <UNDEFINED> instruction: 0xf8dde79c
   210b8:	strbmi	fp, [r7], -r4, lsr #32
   210bc:	ldrbmi	lr, [pc], -r9, asr #14
   210c0:	ldrmi	r4, [fp], r4, asr #12
   210c4:			; <UNDEFINED> instruction: 0xf7e2e7c9
   210c8:	svclt	0x0000e87e
   210cc:	andeq	r0, r0, r0, ror #4
   210d0:	andeq	fp, r1, r2, ror r0
   210d4:	muleq	r1, r2, lr
   210d8:	ldrbmi	lr, [r0, sp, lsr #18]!
   210dc:	stmdami	r4, {r0, r1, r2, r9, sl, lr}^
   210e0:	bvs	fe3b2918 <pclose@plt+0xfe3af308>
   210e4:	cdpvs	0, 8, cr11, cr11, cr6, {4}
   210e8:	stmdbmi	r2, {r3, r4, r5, r6, sl, lr}^
   210ec:			; <UNDEFINED> instruction: 0xf8d442b3
   210f0:			; <UNDEFINED> instruction: 0xf8d48054
   210f4:	stmdapl	r1, {r2, r5, r6, ip, pc}^
   210f8:	tstls	r5, r9, lsl #16
   210fc:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
   21100:			; <UNDEFINED> instruction: 0x4615da13
   21104:	eorcs	pc, r6, r9, asr #16
   21108:			; <UNDEFINED> instruction: 0xf8d866a6
   2110c:	blcs	2d244 <pclose@plt+0x29c34>
   21110:	bmi	e95648 <pclose@plt+0xe92038>
   21114:	ldrbtmi	r4, [sl], #-2871	; 0xfffff4c9
   21118:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   2111c:	subsmi	r9, sl, r5, lsl #22
   21120:	strtmi	sp, [r8], -r3, ror #2
   21124:	pop	{r1, r2, ip, sp, pc}
   21128:			; <UNDEFINED> instruction: 0xf85987f0
   2112c:	blcs	2d1cc <pclose@plt+0x29bbc>
   21130:	bvs	fe715218 <pclose@plt+0xfe711c08>
   21134:			; <UNDEFINED> instruction: 0xf8d2b312
   21138:	stcge	0, cr9, [r2, #-160]	; 0xffffff60
   2113c:			; <UNDEFINED> instruction: 0x4628461a
   21140:			; <UNDEFINED> instruction: 0xf7fc4649
   21144:	eorsvs	pc, r8, sp, asr sp	; <UNPREDICTABLE>
   21148:	cmple	ip, r0, lsl #16
   2114c:	strtmi	r6, [r0], -r1, lsr #21
   21150:	stmdbcc	r1, {r1, r5, r7, r8, sl, fp, sp, lr}
   21154:			; <UNDEFINED> instruction: 0xf90ef7fd
   21158:	strbmi	r4, [r1], -sl, lsr #12
   2115c:	ldrdge	pc, [r4], #-132	; 0xffffff7c	; <UNPREDICTABLE>
   21160:	ldrtmi	r4, [r8], -r3, lsl #12
   21164:	ldc2	7, cr15, [lr, #1008]!	; 0x3f0
   21168:			; <UNDEFINED> instruction: 0xf84a4605
   2116c:			; <UNDEFINED> instruction: 0xf1b90026
   21170:	sbcle	r0, sl, r0, lsl #30
   21174:			; <UNDEFINED> instruction: 0xf7e19804
   21178:			; <UNDEFINED> instruction: 0xe7c6efd8
   2117c:	muleq	r7, r3, r8
   21180:	stm	r5, {r1, r8, sl, fp, sp, pc}
   21184:	cdpne	0, 7, cr0, cr1, cr7, {0}
   21188:	strtmi	r6, [r0], -r2, lsr #27
   2118c:			; <UNDEFINED> instruction: 0xf8f2f7fd
   21190:	strbmi	r4, [r1], -sl, lsr #12
   21194:	ldrtmi	r4, [r8], -r3, lsl #12
   21198:	stc2	7, cr15, [r4, #1008]!	; 0x3f0
   2119c:			; <UNDEFINED> instruction: 0xf8494605
   211a0:	ldr	r0, [r2, r6, lsr #32]!
   211a4:			; <UNDEFINED> instruction: 0xf8494615
   211a8:	str	r2, [lr, r6, lsr #32]!
   211ac:			; <UNDEFINED> instruction: 0xf105b1dd
   211b0:			; <UNDEFINED> instruction: 0xf1050108
   211b4:	ldrtmi	r0, [r3], -ip, lsl #4
   211b8:	stmib	sp, {r5, r9, sl, lr}^
   211bc:			; <UNDEFINED> instruction: 0xf7fd2100
   211c0:	eorsvs	pc, r8, r9, lsl #17
   211c4:			; <UNDEFINED> instruction: 0xf895b978
   211c8:	ldmib	sp, {r2, r4, r5, ip, sp}^
   211cc:			; <UNDEFINED> instruction: 0xf0132100
   211d0:	addsle	r0, lr, r0, asr #30
   211d4:			; <UNDEFINED> instruction: 0xf7ff4620
   211d8:	ldrshtvs	pc, [r8], -pc	; <UNPREDICTABLE>
   211dc:			; <UNDEFINED> instruction: 0x6e63b918
   211e0:	eorpl	pc, r6, r3, asr r8	; <UNPREDICTABLE>
   211e4:	strcs	lr, [r0, #-1941]	; 0xfffff86b
   211e8:			; <UNDEFINED> instruction: 0xf7e1e793
   211ec:	svclt	0x0000efec
   211f0:	andeq	sl, r1, r0, lsl #23
   211f4:	andeq	r0, r0, r0, ror #4
   211f8:	andeq	sl, r1, r2, asr fp
   211fc:	svcmi	0x00f0e92d
   21200:	stc	6, cr4, [sp, #-516]!	; 0xfffffdfc
   21204:	andcs	r8, r4, r4, lsl #22
   21208:			; <UNDEFINED> instruction: 0x468a4a7c
   2120c:	ldrbtmi	r4, [sl], #-2940	; 0xfffff484
   21210:	ldrdlt	pc, [ip], -r1
   21214:	stmvs	ip, {r0, r1, r2, r3, r7, ip, sp, pc}
   21218:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   2121c:			; <UNDEFINED> instruction: 0xf04f930d
   21220:	movwcs	r0, #4864	; 0x1300
   21224:	movwcc	lr, #43469	; 0xa9cd
   21228:	stmda	ip!, {r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2122c:	stmdacs	r0, {r2, r3, ip, pc}
   21230:	sbcshi	pc, pc, r0
   21234:	strmi	sl, [r3], -sl, lsl #20
   21238:			; <UNDEFINED> instruction: 0x4651601c
   2123c:	mcr	6, 0, r4, cr8, cr5, {0}
   21240:			; <UNDEFINED> instruction: 0x46482a10
   21244:			; <UNDEFINED> instruction: 0x462b465a
   21248:			; <UNDEFINED> instruction: 0xff8cf000
   2124c:			; <UNDEFINED> instruction: 0xf0402800
   21250:			; <UNDEFINED> instruction: 0xf10a80a6
   21254:			; <UNDEFINED> instruction: 0x465d0318
   21258:	cdp	0, 0, cr9, cr9, cr6, {0}
   2125c:	vstrcs	s6, [r0, #-64]	; 0xffffffc0
   21260:	sbchi	pc, r5, r0, asr #6
   21264:	ldrdeq	pc, [r0], -sl
   21268:	movwls	r0, #20651	; 0x50ab
   2126c:	eorcc	pc, r5, r0, asr r8	; <UNPREDICTABLE>
   21270:			; <UNDEFINED> instruction: 0xf0002b00
   21274:	movwcs	r8, #170	; 0xaa
   21278:	bls	1c5e98 <pclose@plt+0x1c2888>
   2127c:	ldrsbtcc	pc, [r8], #-137	; 0xffffff77	; <UNPREDICTABLE>
   21280:	vrshr.s64	d20, d3, #64
   21284:	andcs	r8, r0, #171	; 0xab
   21288:	ldrdcc	pc, [r4], #-137	; 0xffffff77	; <UNPREDICTABLE>
   2128c:	sfmcc	f1, 1, [r1, #-44]	; 0xffffffd4
   21290:	ldrmi	r9, [r3], #-2565	; 0xfffff5fb
   21294:	stcvc	8, cr15, [r4], {83}	; 0x53
   21298:	rsbsle	r2, r6, r0, lsl #30
   2129c:			; <UNDEFINED> instruction: 0xf8d9697b
   212a0:	blcs	4d3f8 <pclose@plt+0x49de8>
   212a4:			; <UNDEFINED> instruction: 0xf10add71
   212a8:			; <UNDEFINED> instruction: 0xf04f0314
   212ac:	cdp	8, 0, cr0, cr8, cr0, {0}
   212b0:			; <UNDEFINED> instruction: 0x46433a90
   212b4:			; <UNDEFINED> instruction: 0x461f46b8
   212b8:			; <UNDEFINED> instruction: 0x462ae033
   212bc:			; <UNDEFINED> instruction: 0xf7fd4648
   212c0:	movtlt	pc, #34979	; 0x88a3	; <UNPREDICTABLE>
   212c4:	ldrdcc	pc, [r0], -sl
   212c8:	ldmpl	fp, {r0, r2, r9, fp, ip, pc}
   212cc:			; <UNDEFINED> instruction: 0xf8dbb323
   212d0:			; <UNDEFINED> instruction: 0xf103200c
   212d4:	ldmvs	r8, {r2, r3, r8}
   212d8:	eorcs	pc, r6, r2, asr r8	; <UNPREDICTABLE>
   212dc:			; <UNDEFINED> instruction: 0xff30f7fb
   212e0:	strcs	fp, [r1], #-464	; 0xfffffe30
   212e4:			; <UNDEFINED> instruction: 0x3014f8da
   212e8:			; <UNDEFINED> instruction: 0xf8dbb17b
   212ec:	strtmi	r3, [ip], #-12
   212f0:	bcs	45cb5c <pclose@plt+0x45954c>
   212f4:	cfmsub32	mvax2, mvfx4, mvfx8, mvfx8
   212f8:			; <UNDEFINED> instruction: 0xf8531a90
   212fc:	strls	r3, [r0], #-38	; 0xffffffda
   21300:	strvs	lr, [r1, #-2509]	; 0xfffff633
   21304:			; <UNDEFINED> instruction: 0xffdef7fb
   21308:			; <UNDEFINED> instruction: 0xee18b930
   2130c:			; <UNDEFINED> instruction: 0x46310a10
   21310:			; <UNDEFINED> instruction: 0xf87ef7fb
   21314:	suble	r2, r6, r0, lsl #16
   21318:			; <UNDEFINED> instruction: 0x3014f8d8
   2131c:	addsmi	r3, pc, #262144	; 0x40000
   21320:			; <UNDEFINED> instruction: 0xf8d8da33
   21324:			; <UNDEFINED> instruction: 0xf8db3018
   21328:			; <UNDEFINED> instruction: 0xf8531000
   2132c:	rscseq	r6, r3, r7, lsr #32
   21330:	ldrmi	r9, [r9], #-775	; 0xfffffcf9
   21334:	ldrbeq	r7, [fp], fp, lsl #19
   21338:			; <UNDEFINED> instruction: 0xf8d9d5bf
   2133c:			; <UNDEFINED> instruction: 0x464b1054
   21340:	ldrdeq	pc, [ip], -sl
   21344:	tstls	r9, r2, lsr r6
   21348:			; <UNDEFINED> instruction: 0xf8519008
   2134c:	strls	r0, [r0, #-2944]	; 0xfffff480
   21350:	mcr2	7, 3, pc, cr2, cr14, {7}	; <UNPREDICTABLE>
   21354:	stcle	14, cr1, [r4, #-16]!
   21358:	stmdbne	fp!, {r3, fp, ip, pc}
   2135c:	blle	ff071dc4 <pclose@plt+0xff06e7b4>
   21360:	ldrdcs	pc, [r0], -sl
   21364:	eorcc	pc, r3, r2, asr r8	; <UNPREDICTABLE>
   21368:	bls	28d8bc <pclose@plt+0x28a2ac>
   2136c:	tsteq	ip, r3, lsl #2	; <UNPREDICTABLE>
   21370:	ldmvs	r2, {r3, r4, r7, fp, sp, lr}^
   21374:	eorcs	pc, r6, r2, asr r8	; <UNPREDICTABLE>
   21378:	mcr2	7, 7, pc, cr2, cr11, {7}	; <UNPREDICTABLE>
   2137c:			; <UNDEFINED> instruction: 0xd1b12800
   21380:	ldrdne	pc, [r0], -fp
   21384:	ldrmi	r9, [r9], #-2823	; 0xfffff4f9
   21388:	mrc	7, 0, lr, cr8, cr7, {4}
   2138c:			; <UNDEFINED> instruction: 0x462a3a10
   21390:			; <UNDEFINED> instruction: 0x46484651
   21394:	cdp2	0, 14, cr15, cr6, cr0, {0}
   21398:			; <UNDEFINED> instruction: 0xf43f2800
   2139c:	strmi	sl, [r4], -r0, ror #30
   213a0:	rscle	lr, sp, r2
   213a4:	strcs	lr, [ip], #-1950	; 0xfffff862
   213a8:			; <UNDEFINED> instruction: 0xf7e1980c
   213ac:	bmi	59ceac <pclose@plt+0x59989c>
   213b0:	ldrbtmi	r4, [sl], #-2835	; 0xfffff4ed
   213b4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   213b8:	subsmi	r9, sl, sp, lsl #22
   213bc:			; <UNDEFINED> instruction: 0x4620d11b
   213c0:	ldc	0, cr11, [sp], #60	; 0x3c
   213c4:	pop	{r2, r8, r9, fp, pc}
   213c8:	blls	1c5390 <pclose@plt+0x1c1d80>
   213cc:	movwls	r3, #25345	; 0x6301
   213d0:			; <UNDEFINED> instruction: 0xf8d99a06
   213d4:	addsmi	r3, r3, #120	; 0x78
   213d8:	svcge	0x0055f6bf
   213dc:	bls	1697e4 <pclose@plt+0x1661d4>
   213e0:			; <UNDEFINED> instruction: 0xf7e2460c
   213e4:	stmdals	ip, {r2, r3, r4, r5, fp, sp, lr, pc}
   213e8:	cdp	7, 9, cr15, cr14, cr1, {7}
   213ec:	strcs	lr, [r0], #-2015	; 0xfffff821
   213f0:	strcs	lr, [ip], #-2010	; 0xfffff826
   213f4:			; <UNDEFINED> instruction: 0xf7e1e7db
   213f8:	svclt	0x0000eee6
   213fc:	andeq	sl, r1, sl, asr sl
   21400:	andeq	r0, r0, r0, ror #4
   21404:			; <UNDEFINED> instruction: 0x0001a8b6
   21408:	svcmi	0x00f0e92d
   2140c:	stc	6, cr4, [sp, #-52]!	; 0xffffffcc
   21410:	ldrmi	r8, [r4], -r2, lsl #22
   21414:			; <UNDEFINED> instruction: 0xf8df461e
   21418:	strmi	r3, [r7], -r8, asr #22
   2141c:	smlabbcs	r0, r8, r2, r2
   21420:	ldrdge	pc, [r0], -r7
   21424:			; <UNDEFINED> instruction: 0xf10db0cd
   21428:	stmib	sp, {r2, r5, r7, fp}^
   2142c:			; <UNDEFINED> instruction: 0xf8df4511
   21430:	andls	r4, r9, r4, lsr fp
   21434:	ldrbtmi	r4, [ip], #-1600	; 0xfffff9c0
   21438:	stmiapl	r3!, {r3, r4, r6, r8, sl, fp, ip, pc}^
   2143c:	movtls	r6, #47131	; 0xb81b
   21440:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   21444:	tstls	sl, #93184	; 0x16c00
   21448:	stmda	r8, {r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2144c:			; <UNDEFINED> instruction: 0xf8cd693a
   21450:	andls	sl, sp, #248	; 0xf8
   21454:	svcvc	0x003ab14a
   21458:	svclt	0x00181b73
   2145c:	b	4ea068 <pclose@plt+0x4e6a58>
   21460:	svclt	0x000803d2
   21464:			; <UNDEFINED> instruction: 0xf040930d
   21468:	blls	28196c <pclose@plt+0x27e35c>
   2146c:	ldmibvs	fp, {r1, r3, r4, r6, r9, fp, ip, pc}
   21470:	svclt	0x00244293
   21474:	tstls	ip, #0, 6
   21478:	bcc	95c98 <pclose@plt+0x92688>
   2147c:	bne	ff4e7ee8 <pclose@plt+0xff4e48d8>
   21480:	blls	16c60f8 <pclose@plt+0x16c2ae8>
   21484:	cmpls	sl, #184549376	; 0xb000000
   21488:	stmiavs	r3!, {r0, r3, sl, fp, ip, pc}
   2148c:			; <UNDEFINED> instruction: 0xf0002b00
   21490:			; <UNDEFINED> instruction: 0xf8da83c0
   21494:	blcs	2d52c <pclose@plt+0x29f1c>
   21498:			; <UNDEFINED> instruction: 0x83bbf000
   2149c:	ldrdcs	pc, [r8], -sl	; <UNPREDICTABLE>
   214a0:			; <UNDEFINED> instruction: 0xf0002a00
   214a4:			; <UNDEFINED> instruction: 0xf8da83b6
   214a8:	stmdacs	r0, {r2, r3, r5}
   214ac:			; <UNDEFINED> instruction: 0x83b1f000
   214b0:	ldrsbtne	pc, [r0], -sl	; <UNPREDICTABLE>
   214b4:			; <UNDEFINED> instruction: 0xf0002900
   214b8:	ldmvs	fp, {r2, r3, r5, r7, r8, r9, pc}
   214bc:	ldmvs	r3, {r0, r1, r3, r7, r8, fp, ip, sp, pc}
   214c0:	stmvs	r3, {r0, r1, r3, r4, r5, r6, r8, fp, ip, sp, pc}
   214c4:			; <UNDEFINED> instruction: 0xf994b11b
   214c8:	blcs	2d540 <pclose@plt+0x29f30>
   214cc:	vstrcc	d13, [r0, #-36]	; 0xffffffdc
   214d0:	strcs	fp, [r1, #-3864]	; 0xfffff0e8
   214d4:	svclt	0x00082e00
   214d8:	cfstr32cs	mvfx2, [r0, #-0]
   214dc:	orrshi	pc, r9, #64	; 0x40
   214e0:	blls	16b2da0 <pclose@plt+0x16af790>
   214e4:			; <UNDEFINED> instruction: 0xf0402b00
   214e8:			; <UNDEFINED> instruction: 0xf8da80fb
   214ec:	blcc	2d624 <pclose@plt+0x2a014>
   214f0:	movwcs	fp, #7960	; 0x1f18
   214f4:	movwls	r9, #21263	; 0x530f
   214f8:	strbmi	r9, [r0], -r9, lsl #20
   214fc:			; <UNDEFINED> instruction: 0xf8da9f11
   21500:	ldclne	0, cr3, [r9], #-32	; 0xffffffe0
   21504:			; <UNDEFINED> instruction: 0xf8d26957
   21508:	movwcc	lr, #4108	; 0x100c
   2150c:			; <UNDEFINED> instruction: 0xf8da9a12
   21510:			; <UNDEFINED> instruction: 0x9710405c
   21514:	streq	pc, [r0, lr, lsl #8]
   21518:	eorls	r4, r9, #805306378	; 0x3000000a
   2151c:	svclt	0x00b89a10
   21520:	ldrtls	r4, [sp], #-1571	; 0xfffff9dd
   21524:			; <UNDEFINED> instruction: 0x0c07ea52
   21528:			; <UNDEFINED> instruction: 0xf3ce9f11
   2152c:			; <UNDEFINED> instruction: 0xf88d5280
   21530:	svclt	0x001420ec
   21534:	strcs	r2, [r0], #-1025	; 0xfffffbff
   21538:	bls	431fa4 <pclose@plt+0x42e994>
   2153c:	ldrvc	lr, [r4, -sp, asr #19]!
   21540:	ldrmi	fp, [r9], -r8, lsr #31
   21544:			; <UNDEFINED> instruction: 0x3058f89a
   21548:	stmib	sp, {r0, r3, r4, r5, r9, ip, pc}^
   2154c:	vbic.i32	d23, #-1241513984	; 0xb6000000
   21550:			; <UNDEFINED> instruction: 0xf88d0280
   21554:	vmla.i<illegal width 8>	q10, <illegal reg q9.5>, d3[7]
   21558:			; <UNDEFINED> instruction: 0xf88d03c0
   2155c:			; <UNDEFINED> instruction: 0xf88d20ed
   21560:			; <UNDEFINED> instruction: 0xf7fa30ee
   21564:	andls	pc, sl, pc, lsl #30
   21568:			; <UNDEFINED> instruction: 0xf0402800
   2156c:			; <UNDEFINED> instruction: 0xf89d8377
   21570:			; <UNDEFINED> instruction: 0xf10a20ef
   21574:			; <UNDEFINED> instruction: 0xf89a0160
   21578:	teqls	sl, r8, asr r0
   2157c:	movwne	pc, #963	; 0x3c3	; <UNPREDICTABLE>
   21580:	rscscc	pc, r2, sp, lsl #17
   21584:			; <UNDEFINED> instruction: 0xf8dab932
   21588:	bls	4ad700 <pclose@plt+0x4aa0f0>
   2158c:	eorls	r2, sl, #1024	; 0x400
   21590:	strbhi	pc, [r0], #832	; 0x340	; <UNPREDICTABLE>
   21594:	blls	26999c <pclose@plt+0x26638c>
   21598:	rscscc	pc, pc, #79	; 0x4f
   2159c:	teqls	r1, r0, lsr r1
   215a0:	vmov.f32	d23, #-27	; 0xc1d80000
   215a4:			; <UNDEFINED> instruction: 0xf88d13c0
   215a8:	blls	166d974 <pclose@plt+0x166a364>
   215ac:	ldrdvc	pc, [ip], #-138	; 0xffffff76
   215b0:	rsbseq	r9, ip, r7, lsr r3
   215b4:	blls	1746294 <pclose@plt+0x1742c84>
   215b8:	stmib	sp, {sl, fp, sp}^
   215bc:	lfmle	f3, 4, [r7, #-252]	; 0xffffff04
   215c0:	bicmi	pc, ip, #76, 12	; 0x4c00000
   215c4:	bicmi	pc, ip, #192, 12	; 0xc000000
   215c8:	vqsub.u8	d4, d16, d12
   215cc:			; <UNDEFINED> instruction: 0x201484b2
   215d0:			; <UNDEFINED> instruction: 0xf004fb00
   215d4:	cdp	7, 9, cr15, cr6, cr1, {7}
   215d8:	rscseq	r4, r8, r3, lsl #12
   215dc:	ldrmi	r9, [pc], -r6, asr #6
   215e0:	cdp	7, 9, cr15, cr0, cr1, {7}
   215e4:	svclt	0x00182f00
   215e8:	subls	r2, sl, r0, lsl #16
   215ec:	strthi	pc, [r1], #0
   215f0:	movtls	r2, #29441	; 0x7301
   215f4:	strbls	r9, [r5], #-2906	; 0xfffff4a6
   215f8:	strbls	r2, [r9], #-2817	; 0xfffff4ff
   215fc:	strhi	pc, [sp], #576	; 0x240
   21600:			; <UNDEFINED> instruction: 0xf06f9832
   21604:	addsmi	r4, r8, #64, 6
   21608:	ldrhi	pc, [r3], #128	; 0x80
   2160c:	addeq	r3, r0, r1
   21610:	cdp	7, 7, cr15, cr8, cr1, {7}
   21614:	stmdacs	r0, {r1, r6, ip, pc}
   21618:	bichi	pc, r5, #0
   2161c:			; <UNDEFINED> instruction: 0xf8da9b5c
   21620:			; <UNDEFINED> instruction: 0xf013205c
   21624:	ldrls	r0, [pc], -r1, lsl #30
   21628:	movwcs	fp, #20244	; 0x4f14
   2162c:	teqls	r8, #402653184	; 0x18000000
   21630:	svclt	0x00cc42ae
   21634:	mvnscc	pc, #79	; 0x4f
   21638:	adcmi	r2, lr, #67108864	; 0x4000000
   2163c:			; <UNDEFINED> instruction: 0x46339318
   21640:	svclt	0x00a89217
   21644:	adcmi	r4, lr, #45088768	; 0x2b00000
   21648:			; <UNDEFINED> instruction: 0x46339314
   2164c:			; <UNDEFINED> instruction: 0x462bbfb8
   21650:	blls	386290 <pclose@plt+0x382c80>
   21654:			; <UNDEFINED> instruction: 0xf0002b00
   21658:	bcs	82820 <pclose@plt+0x7f210>
   2165c:	andcs	fp, r4, r8, lsl #30
   21660:	blls	295688 <pclose@plt+0x292078>
   21664:	ldmvs	fp, {r4, r9, fp, ip, pc}^
   21668:	orreq	pc, r0, #50331648	; 0x3000000
   2166c:	svclt	0x000c4313
   21670:	andcs	r2, r0, r4
   21674:	bls	4482a4 <pclose@plt+0x444c94>
   21678:	svclt	0x00d842ae
   2167c:	bcs	2a28c <pclose@plt+0x26c7c>
   21680:			; <UNDEFINED> instruction: 0xf040bf18
   21684:	tstmi	r8, #1
   21688:	bls	5482c8 <pclose@plt+0x544cb8>
   2168c:	svclt	0x00d4429e
   21690:	movwcs	r2, #4864	; 0x1300
   21694:	svclt	0x00b84296
   21698:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
   2169c:	blcs	46318 <pclose@plt+0x42d08>
   216a0:			; <UNDEFINED> instruction: 0x81bef040
   216a4:	tstls	r6, #3, 30
   216a8:			; <UNDEFINED> instruction: 0xf8cdab1f
   216ac:	adcmi	sl, lr, #76	; 0x4c
   216b0:	movwcs	fp, #4040	; 0xfc8
   216b4:	blcc	46320 <pclose@plt+0x42d10>
   216b8:	vst1.64	{d20-d22}, [pc], r2
   216bc:	vmvn.i32	q10, #3840	; 0x00000f00
   216c0:	svclt	0x00180203
   216c4:	andls	r2, ip, #67108864	; 0x4000000
   216c8:	blls	5c633c <pclose@plt+0x5c2d2c>
   216cc:	vqdmulh.s<illegal width 8>	d2, d0, d4
   216d0:	ldm	pc, {r1, r4, r8, sl, pc}^	; <UNPREDICTABLE>
   216d4:	andseq	pc, r0, r3, lsl r0	; <UNPREDICTABLE>
   216d8:			; <UNDEFINED> instruction: 0x01a90010
   216dc:	eoreq	r0, lr, fp, ror r1
   216e0:	movwls	r2, #62209	; 0xf301
   216e4:	str	r9, [r7, -r5, lsl #6]
   216e8:			; <UNDEFINED> instruction: 0xf0129b0d
   216ec:	svclt	0x00180f01
   216f0:	movwls	r2, #54016	; 0xd300
   216f4:	blls	55b1e0 <pclose@plt+0x557bd0>
   216f8:	vqsub.u8	d4, d16, d19
   216fc:	stflsd	f0, [sp], {142}	; 0x8e
   21700:	ldmdbls	r0, {sp}
   21704:	svcls	0x00144633
   21708:			; <UNDEFINED> instruction: 0x5c11e9dd
   2170c:	blcc	99724 <pclose@plt+0x96114>
   21710:	adcsmi	r2, fp, #1
   21714:	addshi	pc, sp, #192, 4
   21718:	svclt	0x00b442ab
   2171c:	andcs	pc, r3, ip, lsl r8	; <UNPREDICTABLE>
   21720:	mrslt	r2, R9_usr
   21724:	stcpl	12, cr5, [r2], #552	; 0x228
   21728:	rscsle	r2, r0, r0, lsl #20
   2172c:	ldrmi	fp, [lr], -r8, lsl #2
   21730:	bls	17463b4 <pclose@plt+0x1742da4>
   21734:			; <UNDEFINED> instruction: 0x46504631
   21738:	mrc2	7, 7, pc, cr8, cr12, {7}
   2173c:	stmdacs	r0, {r1, r3, ip, pc}
   21740:	strhi	pc, [r9], #-64	; 0xffffffc0
   21744:	blcs	883a8 <pclose@plt+0x84d98>
   21748:	blls	c55768 <pclose@plt+0xc52158>
   2174c:	blls	b0dbe0 <pclose@plt+0xb0a5d0>
   21750:	movwcc	r6, #6171	; 0x181b
   21754:	subhi	pc, ip, #0
   21758:	movwcs	r9, #3134	; 0xc3e
   2175c:	movtls	r9, #17223	; 0x4347
   21760:			; <UNDEFINED> instruction: 0x93206a67
   21764:			; <UNDEFINED> instruction: 0xf9979343
   21768:	bls	ced840 <pclose@plt+0xcea230>
   2176c:	ldrmi	r2, [r1], -r0, lsl #22
   21770:	ble	685f84 <pclose@plt+0x682974>
   21774:	stmdbcc	r1, {r0, r1, r2, r3, r4, r5, r9, fp, ip, pc}
   21778:			; <UNDEFINED> instruction: 0xf7fc4650
   2177c:			; <UNDEFINED> instruction: 0x07c3fdfb
   21780:	bvs	fea114a8 <pclose@plt+0xfea0de98>
   21784:	rscshi	pc, r6, #0, 2
   21788:			; <UNDEFINED> instruction: 0xf000b170
   2178c:	blcs	1a23ac <pclose@plt+0x19ed9c>
   21790:	blvs	a113b8 <pclose@plt+0xa0dda8>
   21794:	rschi	pc, lr, #0
   21798:	svclt	0x00480786
   2179c:			; <UNDEFINED> instruction: 0xf1006ae7
   217a0:	strbeq	r8, [r5, -r9, ror #5]
   217a4:	sbcshi	pc, pc, #0, 2
   217a8:	blcs	484b8 <pclose@plt+0x44ea8>
   217ac:	movwhi	pc, #57344	; 0xe000	; <UNPREDICTABLE>
   217b0:	stmdbls	r3, {r1, r5, r6, r7, sl, fp, sp, lr}
   217b4:	eorvc	pc, r1, r3, asr #16
   217b8:			; <UNDEFINED> instruction: 0xf0402a00
   217bc:	bls	70282c <pclose@plt+0x6ff21c>
   217c0:	mlascc	r4, r7, r8, pc	; <UNPREDICTABLE>
   217c4:	ldrbeq	r9, [ip], r4, lsl #4
   217c8:	andne	pc, r0, r3, asr #7
   217cc:	andls	fp, r7, ip, asr pc
   217d0:	ldmibcc	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   217d4:	mvnhi	pc, #0, 2
   217d8:	fldmdbxls	r3!, {d9-d35}	;@ Deprecated
   217dc:	blls	672290 <pclose@plt+0x66ec80>
   217e0:			; <UNDEFINED> instruction: 0xf8cdbfc8
   217e4:	movwls	r9, #45080	; 0xb018
   217e8:	blge	851700 <pclose@plt+0x84e0f0>
   217ec:	bcc	45d014 <pclose@plt+0x459a04>
   217f0:	cmphi	r9, r0, asr #6	; <UNPREDICTABLE>
   217f4:			; <UNDEFINED> instruction: 0xf1059b32
   217f8:	ldrmi	r0, [r9, #2305]	; 0x901
   217fc:	blls	c58118 <pclose@plt+0xc54b08>
   21800:	vshl.s64	d4, d9, #0
   21804:			; <UNDEFINED> instruction: 0xf89781d2
   21808:			; <UNDEFINED> instruction: 0x46293034
   2180c:	strble	r0, [sp], #-1688	; 0xfffff968
   21810:	mcrrne	11, 2, r9, sl, cr10
   21814:	lfmpl	f1, 3, [ip], {51}	; 0x33
   21818:	blcs	3c40c <pclose@plt+0x38dfc>
   2181c:			; <UNDEFINED> instruction: 0x81b4f000
   21820:	eormi	pc, r4, r3, asr r8	; <UNPREDICTABLE>
   21824:	teqlt	r3, r2, asr #22
   21828:	cfmsub32	mvax1, mvfx4, mvfx8, mvfx2
   2182c:			; <UNDEFINED> instruction: 0x46510a10
   21830:	mrrc2	7, 15, pc, r2, cr15	; <UNPREDICTABLE>
   21834:	stccs	6, cr4, [r0], {4}
   21838:	tsthi	r3, r0	; <UNPREDICTABLE>
   2183c:	stmdbls	r3, {r2, r9, fp, ip, pc}
   21840:	mlascc	r4, r4, r8, pc	; <UNPREDICTABLE>
   21844:	svclt	0x001442a7
   21848:			; <UNDEFINED> instruction: 0xf0022200
   2184c:	bcs	22058 <pclose@plt+0x1ea48>
   21850:			; <UNDEFINED> instruction: 0x4649bf18
   21854:			; <UNDEFINED> instruction: 0x06d89d33
   21858:	tstls	r3, r4, lsl #4
   2185c:	ldreq	sp, [r9], -fp, lsl #10
   21860:	msrhi	SPSR_fc, r0, lsl #2
   21864:	blcs	48480 <pclose@plt+0x44e70>
   21868:			; <UNDEFINED> instruction: 0x83acf000
   2186c:	strls	r9, [r6, #-2821]	; 0xfffff4fb
   21870:	movwcs	r9, #775	; 0x307
   21874:	blls	e064a8 <pclose@plt+0xe02e98>
   21878:	vhsub.u8	d20, d16, d27
   2187c:	blls	cc1de8 <pclose@plt+0xcbe7d8>
   21880:	stmdbeq	r1, {r0, r2, r8, ip, sp, lr, pc}
   21884:	ldrmi	r4, [r9, #1575]	; 0x627
   21888:	bls	d98774 <pclose@plt+0xd95164>
   2188c:	ble	fedb22e0 <pclose@plt+0xfedaecd0>
   21890:	ldrbmi	r1, [r0], -r9, lsr #25
   21894:			; <UNDEFINED> instruction: 0xf926f7fb
   21898:	stmdacs	r0, {r5, ip, pc}
   2189c:	msrhi	SPSR_fs, #64	; 0x40
   218a0:	mlascc	r4, r7, r8, pc	; <UNPREDICTABLE>
   218a4:			; <UNDEFINED> instruction: 0x06989d33
   218a8:	ldrle	r4, [r1, #1577]!	; 0x629
   218ac:	ldrdlt	pc, [r8], -r7
   218b0:			; <UNDEFINED> instruction: 0xf1bb9e3e
   218b4:	vpmax.f32	d16, d0, d0
   218b8:			; <UNDEFINED> instruction: 0xf10681c9
   218bc:			; <UNDEFINED> instruction: 0xf8cd0380
   218c0:			; <UNDEFINED> instruction: 0xf04f9054
   218c4:	strtmi	r0, [r9], r0, lsl #16
   218c8:	bcc	fe45d0f0 <pclose@plt+0xfe459ae0>
   218cc:	subs	r4, lr, fp, asr r6
   218d0:	ldrble	r0, [r7, #-1988]	; 0xfffff83c
   218d4:	ldrble	r0, [r5], #-1809	; 0xfffff8ef
   218d8:	strle	r0, [r1, #-1681]	; 0xfffff96f
   218dc:	ldrble	r0, [r1, #-1924]	; 0xfffff87c
   218e0:	strle	r0, [r1, #-1553]	; 0xfffff9ef
   218e4:	strble	r0, [sp, #-1794]	; 0xfffff8fe
   218e8:	mrc	6, 0, r4, cr8, cr3, {2}
   218ec:			; <UNDEFINED> instruction: 0x46581a90
   218f0:			; <UNDEFINED> instruction: 0xf8cd462a
   218f4:			; <UNDEFINED> instruction: 0xf7fe9000
   218f8:	strmi	pc, [r3], -pc, lsl #23
   218fc:	eorsle	r2, lr, r0, lsl #16
   21900:			; <UNDEFINED> instruction: 0x46509c33
   21904:	ldrmi	r9, [ip], #-2631	; 0xfffff5b9
   21908:			; <UNDEFINED> instruction: 0x46214293
   2190c:			; <UNDEFINED> instruction: 0x4613bfb8
   21910:			; <UNDEFINED> instruction: 0xf7fb9347
   21914:	eorls	pc, r1, fp, lsr r9	; <UNPREDICTABLE>
   21918:			; <UNDEFINED> instruction: 0xf0402800
   2191c:	ldmvs	r3!, {r0, r1, r3, r7, r8, pc}^
   21920:			; <UNDEFINED> instruction: 0xf8dd200c
   21924:	ldmibvs	r1!, {r3, r8, ip, sp, pc}
   21928:	eorcs	pc, r5, r3, asr r8	; <UNPREDICTABLE>
   2192c:	eorcc	pc, r4, fp, asr r8	; <UNPREDICTABLE>
   21930:	andne	pc, r2, #0, 22
   21934:			; <UNDEFINED> instruction: 0xf0002b00
   21938:	stfged	f0, [r2, #-36]!	; 0xffffffdc
   2193c:			; <UNDEFINED> instruction: 0x46286a99
   21940:			; <UNDEFINED> instruction: 0xf95ef7fc
   21944:	stmdacs	r0, {r0, r5, ip, pc}
   21948:	cmnhi	r4, r0, asr #32	; <UNPREDICTABLE>
   2194c:			; <UNDEFINED> instruction: 0x1e619a3f
   21950:			; <UNDEFINED> instruction: 0xf7fc4650
   21954:	strtmi	pc, [sl], -pc, lsl #26
   21958:			; <UNDEFINED> instruction: 0xf8dd4631
   2195c:	strmi	fp, [r3], -r8, lsl #2
   21960:			; <UNDEFINED> instruction: 0xf7fca821
   21964:			; <UNDEFINED> instruction: 0x4603f9bf
   21968:			; <UNDEFINED> instruction: 0xf84b9824
   2196c:			; <UNDEFINED> instruction: 0xf7e13024
   21970:	blls	10dc8e8 <pclose@plt+0x10d92d8>
   21974:	eorcs	pc, r4, r3, asr r8	; <UNPREDICTABLE>
   21978:			; <UNDEFINED> instruction: 0xf0002a00
   2197c:			; <UNDEFINED> instruction: 0xf8dd80fe
   21980:	ldmvs	fp!, {r2, r3, r6, r7, ip, pc}
   21984:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
   21988:	vshl.s64	d4, d8, #0
   2198c:	ldmvs	sl!, {r2, r3, r4, r6, r8, pc}^
   21990:	ldrdlt	pc, [r0], -r6
   21994:	eorpl	pc, r8, r2, asr r8	; <UNPREDICTABLE>
   21998:	sbceq	lr, r5, #11264	; 0x2c00
   2199c:			; <UNDEFINED> instruction: 0x06c17990
   219a0:	ldmdavs	r4, {r4, r5, r6, r7, r8, sl, ip, lr, pc}^
   219a4:	blls	3465cc <pclose@plt+0x342fbc>
   219a8:	addsle	r4, sp, r3, lsr #4
   219ac:			; <UNDEFINED> instruction: 0x46499a3f
   219b0:			; <UNDEFINED> instruction: 0xf7fc4650
   219b4:	pldw	[r4], #-3295	; 0xfffff321
   219b8:	blls	23d7c0 <pclose@plt+0x23a1b0>
   219bc:	andcs	pc, r9, #196, 6	; 0x10000003
   219c0:	ldreq	sp, [r1, -r6, lsl #3]
   219c4:	strbeq	sp, [r4, r8, lsl #11]
   219c8:			; <UNDEFINED> instruction: 0xe785d4dc
   219cc:	adcsmi	r9, r3, #14336	; 0x3800
   219d0:	blls	4d8ee0 <pclose@plt+0x4d58d0>
   219d4:	stcls	14, cr1, [sp], {114}	; 0x72
   219d8:	ldcls	0, cr2, [r0, #-0]
   219dc:	svcls	0x000e441a
   219e0:			; <UNDEFINED> instruction: 0xf8124633
   219e4:	stclpl	15, cr1, [r9], #-4
   219e8:	stmdbcs	r0, {r0, r5, r6, sl, fp, ip, lr}
   219ec:	sbcshi	pc, r5, #64	; 0x40
   219f0:	andcs	r3, r1, r1, lsl #6
   219f4:	ldrhle	r4, [r4, #43]!	; 0x2b
   219f8:	vmlals.f64	d9, d14, d14
   219fc:	blls	486680 <pclose@plt+0x483070>
   21a00:	addsmi	r9, lr, #16, 20	; 0x10000
   21a04:	blls	4d18e4 <pclose@plt+0x4ce2d4>
   21a08:	ldcpl	3, cr2, [fp]
   21a0c:	ldfplp	f3, [r3], {2}
   21a10:	vldmiapl	r3, {s19-s31}
   21a14:			; <UNDEFINED> instruction: 0xf47f2b00
   21a18:	ldrbmi	sl, [r0], ip, lsl #29
   21a1c:	ldrdge	pc, [ip], #-141	; 0xffffff73
   21a20:	stmdals	r2, {r0, r8, r9, sp}^
   21a24:	tst	sl, sl, lsl #6
   21a28:	adcsmi	r9, r3, #14336	; 0x3800
   21a2c:	blls	4d8e84 <pclose@plt+0x4d5874>
   21a30:	ldmib	sp, {r1, r4, r5, r6, r9, sl, fp, ip}^
   21a34:	tstcs	r0, sp, lsl #10
   21a38:			; <UNDEFINED> instruction: 0x4633441a
   21a3c:	svceq	0x0001f812
   21a40:	stmdblt	r0!, {r5, sl, fp, ip, lr}
   21a44:	tstcs	r1, r1, lsl #6
   21a48:	mvnsle	r4, fp, lsr #5
   21a4c:	stmdbcs	r0, {r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}
   21a50:	mcrge	4, 3, pc, cr15, cr15, {1}	; <UNPREDICTABLE>
   21a54:	tstls	pc, #31457280	; 0x1e00000
   21a58:	adcsmi	r9, r3, #14336	; 0x3800
   21a5c:	mcrge	4, 3, pc, cr9, cr15, {3}	; <UNPREDICTABLE>
   21a60:	blls	85b99c <pclose@plt+0x85838c>
   21a64:	blcs	47b74 <pclose@plt+0x44564>
   21a68:	orrshi	pc, sl, r0, asr #32
   21a6c:	subsle	r2, pc, r0, lsl #16
   21a70:	bls	2086b4 <pclose@plt+0x2050a4>
   21a74:	movweq	pc, #4227	; 0x1083	; <UNPREDICTABLE>
   21a78:	cmple	r9, sl, lsl r2
   21a7c:	bpl	45d2e4 <pclose@plt+0x459cd4>
   21a80:	andcs	r9, r0, #52224	; 0xcc00
   21a84:	bl	49398 <pclose@plt+0x45d88>
   21a88:	and	r0, r4, r3, lsl #1
   21a8c:	svcne	0x0004f850
   21a90:	stmdbcs	r0, {r0, r9, sp}
   21a94:			; <UNDEFINED> instruction: 0x461cd13b
   21a98:	addsmi	r3, lr, #67108864	; 0x4000000
   21a9c:			; <UNDEFINED> instruction: 0xf8dddaf6
   21aa0:	tstlt	r2, r8, lsl r0
   21aa4:	bls	306b78 <pclose@plt+0x303568>
   21aa8:	ldmdavs	r3, {r1, r3, r4, r8, ip, sp, pc}
   21aac:	strmi	r9, [fp], #-2307	; 0xfffff6fd
   21ab0:			; <UNDEFINED> instruction: 0xf1b96013
   21ab4:			; <UNDEFINED> instruction: 0xf0003fff
   21ab8:			; <UNDEFINED> instruction: 0xf1198097
   21abc:			; <UNDEFINED> instruction: 0xf0000f02
   21ac0:	blls	28239c <pclose@plt+0x27ed8c>
   21ac4:	smlabtls	r0, sp, r8, pc	; <UNPREDICTABLE>
   21ac8:			; <UNDEFINED> instruction: 0x06da7f1b
   21acc:	sbcshi	pc, r2, r0, lsl #2
   21ad0:	blcs	88840 <pclose@plt+0x85230>
   21ad4:	andshi	pc, r6, #64, 4
   21ad8:	strbmi	r9, [fp], -r2, asr #24
   21adc:			; <UNDEFINED> instruction: 0xf8544650
   21ae0:			; <UNDEFINED> instruction: 0xf1011029
   21ae4:	stmvs	r9, {r2, r3, r9}
   21ae8:	stc2l	7, cr15, [r6], #1008	; 0x3f0
   21aec:			; <UNDEFINED> instruction: 0xf8939b13
   21af0:	andls	r3, r3, r8, asr r0
   21af4:	ldrbeq	r9, [r8, r1, asr #32]
   21af8:	sbchi	pc, lr, r0, lsl #2
   21afc:	fldmiaxvs	fp, {d25-d33}	;@ Deprecated
   21b00:			; <UNDEFINED> instruction: 0xf0402b00
   21b04:	ldrbmi	r8, [r0], r7, asr #1
   21b08:	ldrdge	pc, [ip], #-141	; 0xffffff73
   21b0c:	andcs	lr, r0, #1073741856	; 0x40000020
   21b10:			; <UNDEFINED> instruction: 0x46284651
   21b14:			; <UNDEFINED> instruction: 0xf7ff9333
   21b18:	blls	86069c <pclose@plt+0x85d08c>
   21b1c:	stmdacs	r0, {r0, r1, r5, r8, fp, ip, sp, pc}
   21b20:	subhi	pc, lr, #64	; 0x40
   21b24:	str	r9, [fp, r2, asr #16]!
   21b28:	stmdacs	r0, {r2, r9, sl, lr}
   21b2c:	mcrge	4, 4, pc, cr6, cr15, {3}	; <UNPREDICTABLE>
   21b30:			; <UNDEFINED> instruction: 0x9018f8dd
   21b34:	stmiavs	r1!, {r0, r1, r2, r4, r5, r7, r8, r9, sl, sp, lr, pc}
   21b38:	andeq	pc, ip, #4, 2
   21b3c:	ldrbmi	r4, [r0], -fp, lsr #12
   21b40:	ldc2	7, cr15, [sl], #1008	; 0x3f0
   21b44:			; <UNDEFINED> instruction: 0xf43f2800
   21b48:	pkhbt	sl, fp, r6, lsl #29
   21b4c:	vstmdbge	r2!, {s24-s30}
   21b50:	andeq	lr, r7, r5, lsl #17
   21b54:	bls	fe94e0 <pclose@plt+0xfe5ed0>
   21b58:			; <UNDEFINED> instruction: 0xf7fc4650
   21b5c:	strtmi	pc, [sl], -fp, lsl #24
   21b60:			; <UNDEFINED> instruction: 0x46034631
   21b64:			; <UNDEFINED> instruction: 0xf7fca821
   21b68:	blls	10dfe64 <pclose@plt+0x10dc854>
   21b6c:	eoreq	pc, r4, fp, asr #16
   21b70:	eorcs	pc, r4, r3, asr r8	; <UNPREDICTABLE>
   21b74:			; <UNDEFINED> instruction: 0xf47f2a00
   21b78:	stmdals	r1!, {r1, r8, r9, sl, fp, sp, pc}
   21b7c:			; <UNDEFINED> instruction: 0xf43f2800
   21b80:			; <UNDEFINED> instruction: 0xf8ddaefe
   21b84:	subs	r9, r8, r4, asr r0
   21b88:	vstrcs	d6, [r0, #-244]	; 0xffffff0c
   21b8c:	msrhi	CPSR_xc, r0
   21b90:			; <UNDEFINED> instruction: 0x46509933
   21b94:	stmdbcc	r1, {r0, r1, r2, r3, r4, r5, r9, fp, ip, pc}
   21b98:	blx	ffb5fb92 <pclose@plt+0xffb5c582>
   21b9c:	svclt	0x004807c6
   21ba0:	strvc	pc, [r0], #1284	; 0x504
   21ba4:	eormi	pc, r4, r5, asr r8	; <UNPREDICTABLE>
   21ba8:	bls	d9b4a0 <pclose@plt+0xd97e90>
   21bac:			; <UNDEFINED> instruction: 0xf6bf4293
   21bb0:	strbt	sl, [sp], -sl, lsr #28
   21bb4:	stmdbge	r2!, {r0, r1, r8, r9, fp, ip, pc}
   21bb8:	stmib	sp, {r4, r6, r9, sl, lr}^
   21bbc:	stmib	sp, {r1, r5, r9, sl, lr}^
   21bc0:	stmib	sp, {r1, r2, r5, r9, sl, sp, lr}^
   21bc4:	strtls	r3, [r8], -r4, lsr #18
   21bc8:	blx	65fbce <pclose@plt+0x65c5be>
   21bcc:	stmdals	r8!, {r0, r2, r9, sl, lr}
   21bd0:	b	feadfb5c <pclose@plt+0xfeadc54c>
   21bd4:			; <UNDEFINED> instruction: 0xf0402d00
   21bd8:	stmdavs	r3!, {r0, r6, r9, pc}
   21bdc:			; <UNDEFINED> instruction: 0xf0402b00
   21be0:	strtmi	r8, [r0], -lr, lsl #2
   21be4:	b	fe85fb70 <pclose@plt+0xfe85c560>
   21be8:			; <UNDEFINED> instruction: 0xf7fb4650
   21bec:	mrcls	10, 0, APSR_nzcv, cr15, cr13, {2}
   21bf0:	bls	548858 <pclose@plt+0x545248>
   21bf4:	blls	3b2c74 <pclose@plt+0x3af664>
   21bf8:	addsmi	r9, lr, #32505856	; 0x1f00000
   21bfc:	movwcs	fp, #4052	; 0xfd4
   21c00:	addsmi	r2, r6, #67108864	; 0x4000000
   21c04:			; <UNDEFINED> instruction: 0xf043bfb8
   21c08:	blcs	22814 <pclose@plt+0x1f204>
   21c0c:	cfldrdge	mvd15, [sp, #-252]	; 0xffffff04
   21c10:	movwcs	lr, #5891	; 0x1703
   21c14:	bmi	ff546844 <pclose@plt+0xff543234>
   21c18:	ldrbtmi	r4, [sl], #-3025	; 0xfffff42f
   21c1c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   21c20:	subsmi	r9, sl, fp, asr #22
   21c24:	rsbhi	pc, r5, #64	; 0x40
   21c28:	sublt	r9, sp, sl, lsl #16
   21c2c:	blhi	dcf28 <pclose@plt+0xd9918>
   21c30:	svchi	0x00f0e8bd
   21c34:	ldrsbls	pc, [r4], #-141	; 0xffffff73	; <UNPREDICTABLE>
   21c38:	eorls	r9, r0, r2, asr #22
   21c3c:			; <UNDEFINED> instruction: 0xf0002b00
   21c40:	strcs	r8, [r0], #-215	; 0xffffff29
   21c44:			; <UNDEFINED> instruction: 0x4649e5f0
   21c48:	ldrsbls	pc, [r4], #-141	; 0xffffff73	; <UNPREDICTABLE>
   21c4c:	nopls	{0}	; <UNPREDICTABLE>
   21c50:			; <UNDEFINED> instruction: 0x46d0e5de
   21c54:	ldrdge	pc, [ip], #-141	; 0xffffff73
   21c58:	andls	r9, sl, pc, lsl r3
   21c5c:			; <UNDEFINED> instruction: 0xf7e19842
   21c60:			; <UNDEFINED> instruction: 0xf8daea64
   21c64:	blcs	2dd9c <pclose@plt+0x2a78c>
   21c68:	adchi	pc, r6, r0, asr #32
   21c6c:			; <UNDEFINED> instruction: 0xf7fb4640
   21c70:	bfi	pc, r9, (invalid: 19:16)	; <UNPREDICTABLE>
   21c74:	fldmiaxvs	fp, {d25-d33}	;@ Deprecated
   21c78:			; <UNDEFINED> instruction: 0xf43f2b00
   21c7c:	mcrrls	15, 4, sl, r2, cr4
   21c80:	ldrbmi	r4, [r0], -fp, asr #12
   21c84:	eorne	pc, r9, r4, asr r8	; <UNPREDICTABLE>
   21c88:	andeq	pc, ip, #1073741824	; 0x40000000
   21c8c:			; <UNDEFINED> instruction: 0xf7fc6889
   21c90:	subls	pc, r1, r3, lsl ip	; <UNPREDICTABLE>
   21c94:	movwls	r9, #15169	; 0x3b41
   21c98:	movwls	r9, #19262	; 0x4b3e
   21c9c:	movtmi	pc, #111	; 0x6f	; <UNPREDICTABLE>
   21ca0:			; <UNDEFINED> instruction: 0xf0804599
   21ca4:			; <UNDEFINED> instruction: 0xf1098191
   21ca8:	b	13e48b4 <pclose@plt+0x13e12a4>
   21cac:	strtmi	r0, [r8], -fp, lsl #11
   21cb0:	bl	a5fc3c <pclose@plt+0xa5c62c>
   21cb4:	stmdacs	r0, {r2, r9, sl, lr}
   21cb8:	teqhi	r8, r0	; <UNPREDICTABLE>
   21cbc:	vldmiavs	lr, {d25-d26}
   21cc0:			; <UNDEFINED> instruction: 0xf43f2e00
   21cc4:	qsub16mi	sl, r8, r7
   21cc8:	bl	75fc54 <pclose@plt+0x75c644>
   21ccc:	beq	45d4f4 <pclose@plt+0x459ee4>
   21cd0:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
   21cd4:			; <UNDEFINED> instruction: 0x81b8f000
   21cd8:			; <UNDEFINED> instruction: 0xf10dab22
   21cdc:			; <UNDEFINED> instruction: 0x26000898
   21ce0:	cfmadd32	mvax2, mvfx4, mvfx8, mvfx13
   21ce4:	b	13f072c <pclose@plt+0x13ed11c>
   21ce8:	smlabbcs	r0, fp, r2, r0
   21cec:	andls	r4, r6, #56, 12	; 0x3800000
   21cf0:	bl	fed5fc7c <pclose@plt+0xfed5c66c>
   21cf4:	stmib	sp, {r0, r1, r8, r9, fp, ip, pc}^
   21cf8:	ldrbmi	r4, [r0], -r2, lsr #14
   21cfc:	bne	fe45d564 <pclose@plt+0xfe459f54>
   21d00:	strcc	lr, [r4, #-2509]!	; 0xfffff633
   21d04:	strvs	lr, [r0], -r8, asr #19
   21d08:	andvs	pc, r8, r8, asr #17
   21d0c:	blx	1ddfd10 <pclose@plt+0x1ddc700>
   21d10:	stmdals	r8!, {r0, r7, r9, sl, lr}
   21d14:	b	25fca0 <pclose@plt+0x25c690>
   21d18:	svceq	0x0000f1b9
   21d1c:	orrhi	pc, r3, r0, asr #32
   21d20:	stmdbcs	r0, {r0, r5, fp, sp, lr}
   21d24:	orrshi	pc, sp, r0, asr #32
   21d28:	stmdbcs	r0, {r0, r3, r4, r5, fp, sp, lr}
   21d2c:	orrshi	pc, r9, r0, asr #32
   21d30:	movwle	r3, #56577	; 0xdd01
   21d34:	blls	10c8554 <pclose@plt+0x10c4f44>
   21d38:	ldrmi	r3, [sl], #-2564	; 0xfffff5fc
   21d3c:	stcne	8, cr15, [r4, #-328]	; 0xfffffeb8
   21d40:			; <UNDEFINED> instruction: 0xf891b121
   21d44:			; <UNDEFINED> instruction: 0x06db3034
   21d48:	rscshi	pc, sl, r0, lsl #2
   21d4c:	rscsle	r3, r5, #1, 26	; 0x40
   21d50:			; <UNDEFINED> instruction: 0xf7e14620
   21d54:	ldrtmi	lr, [r8], -sl, ror #19
   21d58:	stmib	r6!, {r0, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   21d5c:			; <UNDEFINED> instruction: 0xf7fb4650
   21d60:	vnmlsls.f16	s30, s31, s7	; <UNPREDICTABLE>
   21d64:	bvs	feedba7c <pclose@plt+0xfeed846c>
   21d68:	strtmi	r4, [r1], -r3, lsl #12
   21d6c:			; <UNDEFINED> instruction: 0xf7fba820
   21d70:			; <UNDEFINED> instruction: 0x4607ffb9
   21d74:			; <UNDEFINED> instruction: 0xf47f2f00
   21d78:	blls	84d1dc <pclose@plt+0x849bcc>
   21d7c:			; <UNDEFINED> instruction: 0xf8dd46d0
   21d80:	blcs	349eb8 <pclose@plt+0x3468a8>
   21d84:			; <UNDEFINED> instruction: 0xf43f930a
   21d88:	blmi	1e4db34 <pclose@plt+0x1e4a524>
   21d8c:	eorsmi	pc, r5, #64, 4
   21d90:	ldmdami	r8!, {r0, r1, r2, r4, r5, r6, r8, fp, lr}^
   21d94:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   21d98:	ldrbtmi	r3, [r8], #-816	; 0xfffffcd0
   21d9c:	stc	7, cr15, [ip], #-900	; 0xfffffc7c
   21da0:			; <UNDEFINED> instruction: 0xf8dd46d0
   21da4:	movwcs	sl, #49228	; 0xc04c
   21da8:			; <UNDEFINED> instruction: 0xf7e1930a
   21dac:			; <UNDEFINED> instruction: 0xf8dae9be
   21db0:	blcs	2dee8 <pclose@plt+0x2a8d8>
   21db4:	svcge	0x005af43f
   21db8:			; <UNDEFINED> instruction: 0xf7fb4640
   21dbc:	stmdals	sl, {r0, r2, r4, r5, r6, r8, fp, ip, sp, lr, pc}^
   21dc0:	ldmib	r2!, {r0, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   21dc4:			; <UNDEFINED> instruction: 0xf7e19846
   21dc8:			; <UNDEFINED> instruction: 0xe74fe9b0
   21dcc:	movwls	r9, #19227	; 0x4b1b
   21dd0:	mlascc	r4, r7, r8, pc	; <UNPREDICTABLE>
   21dd4:	ldmdals	lr!, {r0, r1, r2, r4, r5, r6, r7, sl, sp, lr, pc}
   21dd8:			; <UNDEFINED> instruction: 0xf7fc4639
   21ddc:	stmdacs	r0, {r0, r2, r3, r4, r8, r9, sl, fp, ip, sp, lr, pc}
   21de0:	cfldrsge	mvf15, [sl, #-508]	; 0xfffffe04
   21de4:	andcs	r9, ip, #67584	; 0x10800
   21de8:	blcs	46670 <pclose@plt+0x43060>
   21dec:	svcge	0x0029f47f
   21df0:	movwcs	r4, #50896	; 0xc6d0
   21df4:	ldrdge	pc, [ip], #-141	; 0xffffff73
   21df8:	movwls	r2, #40960	; 0xa000
   21dfc:	stmdals	r2, {r0, r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
   21e00:			; <UNDEFINED> instruction: 0xf8dd46d0
   21e04:			; <UNDEFINED> instruction: 0xf7e1a04c
   21e08:	blls	11c450 <pclose@plt+0x118e40>
   21e0c:	stmib	sp, {r1, r6, sl, ip, pc}^
   21e10:	blls	16c6b18 <pclose@plt+0x16c3508>
   21e14:			; <UNDEFINED> instruction: 0xf43f2b00
   21e18:	blls	16cdaa4 <pclose@plt+0x16ca494>
   21e1c:	vqdmulh.s<illegal width 8>	d18, d0, d1
   21e20:	bls	16c23b0 <pclose@plt+0x16beda0>
   21e24:			; <UNDEFINED> instruction: 0xf1a39b1a
   21e28:	bl	62250 <pclose@plt+0x5ec40>
   21e2c:			; <UNDEFINED> instruction: 0xf04f01c2
   21e30:	ldrshvs	r3, [sl], #47	; 0x2f
   21e34:	svccs	0x0008f843
   21e38:			; <UNDEFINED> instruction: 0xd1fa4299
   21e3c:	andcs	r9, r0, r9, lsl #22
   21e40:			; <UNDEFINED> instruction: 0x9c1a9a5a
   21e44:	bcc	81ab8 <pclose@plt+0x7e4a8>
   21e48:			; <UNDEFINED> instruction: 0xf0839940
   21e4c:	svclt	0x00180310
   21e50:	eorvs	r2, r0, r1, lsl #4
   21e54:	tstne	r3, #73728	; 0x12000
   21e58:			; <UNDEFINED> instruction: 0xf0406061
   21e5c:			; <UNDEFINED> instruction: 0xf89d812b
   21e60:	strdcs	r5, [r0, -r0]
   21e64:			; <UNDEFINED> instruction: 0x9e309a1a
   21e68:			; <UNDEFINED> instruction: 0xf8dd9f2c
   21e6c:	ldcls	0, cr12, [pc], {196}	; 0xc4
   21e70:	ldrd	pc, [r8, #-141]!	; 0xffffff73
   21e74:			; <UNDEFINED> instruction: 0xf852e001
   21e78:	mrrcne	15, 0, r3, r8, cr8
   21e7c:	ldmdavs	r0, {r0, r1, r2, ip, lr, pc}^
   21e80:			; <UNDEFINED> instruction: 0xf0402d00
   21e84:	strtmi	r8, [r3], #-267	; 0xfffffef5
   21e88:	stmib	r2, {r5, sl, lr}^
   21e8c:	mrscc	r3, (UNDEF: 1)
   21e90:	mvnsle	r4, r1, ror r5
   21e94:	blcs	48b0c <pclose@plt+0x454fc>
   21e98:	bls	16d92dc <pclose@plt+0x16d5ccc>
   21e9c:	ldmdals	sl, {r2, r3, r4, r8, r9, fp, ip, pc}
   21ea0:			; <UNDEFINED> instruction: 0x46194413
   21ea4:	biceq	lr, r2, #0, 22
   21ea8:	biceq	lr, r1, r0, lsl #22
   21eac:	rscscc	pc, pc, #79	; 0x4f
   21eb0:	andcs	lr, r0, #3194880	; 0x30c000
   21eb4:	addsmi	r3, r9, #8, 6	; 0x20000000
   21eb8:			; <UNDEFINED> instruction: 0xf8dad1fa
   21ebc:	stmdals	r2, {r2, r7, ip}^
   21ec0:			; <UNDEFINED> instruction: 0xf43f2900
   21ec4:	blls	16cd9fc <pclose@plt+0x16ca3ec>
   21ec8:			; <UNDEFINED> instruction: 0xf67f2b01
   21ecc:	svcls	0x001aaec8
   21ed0:	vnmlsne.f16	s7, s24, s8	; <UNPREDICTABLE>
   21ed4:			; <UNDEFINED> instruction: 0xf1072300
   21ed8:			; <UNDEFINED> instruction: 0xf1070608
   21edc:			; <UNDEFINED> instruction: 0xf851050c
   21ee0:	addsmi	r2, sl, #4, 30
   21ee4:	andcc	sp, r1, #10
   21ee8:	eorscs	pc, r2, r7, asr r8	; <UNPREDICTABLE>
   21eec:	eorscs	pc, r3, r6, asr #16
   21ef0:	bl	1fbf20 <pclose@plt+0x1f8910>
   21ef4:	ldmvs	r2, {r1, r6, r7, r9}^
   21ef8:	eorscs	pc, r3, r5, asr #16
   21efc:	addsmi	r3, ip, #67108864	; 0x4000000
   21f00:	strt	sp, [ip], sp, ror #3
   21f04:	vldmiavs	r3, {s19-s37}
   21f08:			; <UNDEFINED> instruction: 0xf47f2b00
   21f0c:			; <UNDEFINED> instruction: 0x46d0aeb8
   21f10:			; <UNDEFINED> instruction: 0xe77e4692
   21f14:			; <UNDEFINED> instruction: 0xf7ff9911
   21f18:			; <UNDEFINED> instruction: 0xf89abb3e
   21f1c:			; <UNDEFINED> instruction: 0xf0133058
   21f20:			; <UNDEFINED> instruction: 0xf47f0302
   21f24:	movtls	sl, #11117	; 0x2b6d
   21f28:	bllt	1e5ff2c <pclose@plt+0x1e5c91c>
   21f2c:			; <UNDEFINED> instruction: 0xf8dd46d0
   21f30:	movwcs	sl, #49228	; 0xc04c
   21f34:	movwls	r9, #43074	; 0xa842
   21f38:	mulcs	r8, r1, r6
   21f3c:	bllt	fe95ff40 <pclose@plt+0xfe95c930>
   21f40:	andeq	pc, ip, #1073741824	; 0x40000000
   21f44:	stmvs	r9, {r0, r1, r3, r5, r9, sl, lr}
   21f48:			; <UNDEFINED> instruction: 0xf7fc4650
   21f4c:			; <UNDEFINED> instruction: 0xf105fab5
   21f50:	andls	r0, r3, r1, lsl #22
   21f54:	ldrbmi	lr, [r0], r7, asr #13
   21f58:			; <UNDEFINED> instruction: 0xf8dd9842
   21f5c:	ldrbt	sl, [lr], -ip, asr #32
   21f60:	andeq	r0, r0, r0, ror #4
   21f64:	andeq	sl, r1, r2, lsr r8
   21f68:	andeq	sl, r1, lr, asr #32
   21f6c:	andeq	r8, r0, r4, lsl lr
   21f70:	ldrdeq	r8, [r0], -sl
   21f74:	andeq	r8, r0, r6, asr #26
   21f78:	ldrbmi	r2, [r0], ip, lsl #16
   21f7c:	ldrdge	pc, [ip], #-141	; 0xffffff73
   21f80:	mcrge	4, 3, pc, cr11, cr15, {1}	; <UNPREDICTABLE>
   21f84:	vpadd.i8	q10, q0, q10
   21f88:	ldmdbmi	r4!, {r2, r3, r5, r6, r9, lr}^
   21f8c:	ldrbtmi	r4, [fp], #-2164	; 0xfffff78c
   21f90:	teqcc	r0, #2030043136	; 0x79000000
   21f94:			; <UNDEFINED> instruction: 0xf7e14478
   21f98:	stmdacs	r0, {r4, r5, r8, r9, fp, sp, lr, pc}
   21f9c:	blge	ff29f0a0 <pclose@plt+0xff29ba90>
   21fa0:	tstls	pc, #31457280	; 0x1e00000
   21fa4:			; <UNDEFINED> instruction: 0xf997e558
   21fa8:	blcs	2e080 <pclose@plt+0x2aa70>
   21fac:	blls	198c00 <pclose@plt+0x1955f0>
   21fb0:	ldrdls	pc, [ip], -sp
   21fb4:			; <UNDEFINED> instruction: 0xf43f2b00
   21fb8:	blls	18d5b0 <pclose@plt+0x189fa0>
   21fbc:	str	r9, [fp], #-775	; 0xfffffcf9
   21fc0:	ldrt	r4, [fp], #-1540	; 0xfffff9fc
   21fc4:	ldrb	r4, [r4, #-1705]!	; 0xfffff957
   21fc8:	movwcs	r4, #50896	; 0xc6d0
   21fcc:	ldrdge	pc, [ip], #-141	; 0xffffff73
   21fd0:	movwls	r4, #42528	; 0xa620
   21fd4:	blls	11b8e8 <pclose@plt+0x1182d8>
   21fd8:	andeq	pc, ip, #-1073741823	; 0xc0000001
   21fdc:			; <UNDEFINED> instruction: 0x465068b9
   21fe0:	blx	1adffd8 <pclose@plt+0x1adc9c8>
   21fe4:	stmdacs	r0, {r0, r1, r2, ip, pc}
   21fe8:			; <UNDEFINED> instruction: 0xf04fd1e1
   21fec:			; <UNDEFINED> instruction: 0xf7ff39ff
   21ff0:			; <UNDEFINED> instruction: 0xf107bbf3
   21ff4:			; <UNDEFINED> instruction: 0xf1070108
   21ff8:	movwcs	r0, #524	; 0x20c
   21ffc:	tstls	r6, r0, asr r6
   22000:			; <UNDEFINED> instruction: 0xf7fc9204
   22004:	strmi	pc, [r1], r7, ror #18
   22008:	stmdacs	r0, {r5, ip, pc}
   2200c:	cfldrdge	mvd15, [r1, #-508]	; 0xfffffe04
   22010:	mlascc	r4, r7, r8, pc	; <UNPREDICTABLE>
   22014:			; <UNDEFINED> instruction: 0xf0139a04
   22018:	stmdbls	r6, {r6, r8, r9, sl, fp}
   2201c:	andcs	sp, r0, #-1073741812	; 0xc000000c
   22020:			; <UNDEFINED> instruction: 0xf7ff9204
   22024:			; <UNDEFINED> instruction: 0x464dbbd0
   22028:			; <UNDEFINED> instruction: 0xf7e14620
   2202c:	mrc	8, 0, lr, cr8, cr14, {3}
   22030:			; <UNDEFINED> instruction: 0xf7e10a10
   22034:	stccs	8, cr14, [r1, #-488]	; 0xfffffe18
   22038:	cfldrdge	mvd15, [r6, #252]	; 0xfc
   2203c:	stmdals	r2, {r4, r6, r7, r9, sl, lr}^
   22040:	ldrdge	pc, [ip], #-141	; 0xffffff73
   22044:	str	r9, [sl], -sl, lsl #10
   22048:	movwcs	r4, #50720	; 0xc620
   2204c:	movwls	r4, #42704	; 0xa6d0
   22050:	ldrdge	pc, [ip], #-141	; 0xffffff73
   22054:	stmda	r8!, {r0, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   22058:	str	r9, [r0], -r2, asr #16
   2205c:	bvs	45d884 <pclose@plt+0x45a274>
   22060:	stmdals	r4, {r1, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   22064:			; <UNDEFINED> instruction: 0x463a465b
   22068:			; <UNDEFINED> instruction: 0xf7fb4621
   2206c:	strtmi	pc, [r9], r3, ror #31
   22070:	ldrtmi	r4, [r8], -r5, lsl #12
   22074:	ldmda	r8, {r0, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   22078:			; <UNDEFINED> instruction: 0xf43f2d00
   2207c:	movwcs	sl, #3776	; 0xec0
   22080:	bcc	45d8a8 <pclose@plt+0x45a298>
   22084:			; <UNDEFINED> instruction: 0x4650e7d0
   22088:	stc2	7, cr15, [r6, #1016]!	; 0x3f8
   2208c:	eorls	r4, r0, r1, lsl #13
   22090:			; <UNDEFINED> instruction: 0xf47f2800
   22094:			; <UNDEFINED> instruction: 0xf897ad0e
   22098:			; <UNDEFINED> instruction: 0xe7c03034
   2209c:	svclt	0x0014429e
   220a0:	eorcc	pc, r3, r7, asr r8	; <UNPREDICTABLE>
   220a4:	addmi	r4, r6, #103809024	; 0x6300000
   220a8:	svclt	0x000c6013
   220ac:			; <UNDEFINED> instruction: 0xf8574660
   220b0:	strbt	r0, [r8], r0, lsr #32
   220b4:			; <UNDEFINED> instruction: 0x3058f89a
   220b8:	strle	r0, [r6, #-2012]	; 0xfffff824
   220bc:	ldrdcc	pc, [ip], #-138	; 0xffffff76
   220c0:	svclt	0x00d42b00
   220c4:	movwcs	r2, #4864	; 0x1300
   220c8:	blls	786d44 <pclose@plt+0x783734>
   220cc:	ldcls	6, cr4, [sl], {65}	; 0x41
   220d0:	movwls	r9, #2057	; 0x809
   220d4:			; <UNDEFINED> instruction: 0x46239a5a
   220d8:	blx	fe0600d8 <pclose@plt+0xfe05cac8>
   220dc:			; <UNDEFINED> instruction: 0xf47f2800
   220e0:	stmdavs	r3!, {r2, r3, r4, r5, r7, r8, sl, fp, sp, pc}
   220e4:	bls	105bbd8 <pclose@plt+0x10585c8>
   220e8:	ldmdbls	sl, {r8, r9, sp}
   220ec:	andcc	lr, r0, #3162112	; 0x304000
   220f0:			; <UNDEFINED> instruction: 0xf7e1e6b5
   220f4:	bls	c1c29c <pclose@plt+0xc18c8c>
   220f8:	ldmdbls	r1!, {r0, r2, r3, sl, fp, ip, pc}
   220fc:	addsmi	r1, r9, #733184	; 0xb3000
   22100:	ldmdbls	r1, {r1, r3, r4, r8, fp, ip, lr, pc}
   22104:	svclt	0x00c942b1
   22108:	strtmi	r9, [r3], -sl, lsr #18
   2210c:	ldmdbne	fp, {r0, r1, r3, r6, r7, sl, fp, ip, lr}
   22110:	blcs	40184 <pclose@plt+0x3cb74>
   22114:	blge	39f318 <pclose@plt+0x39bd08>
   22118:	ldmdbls	r4, {r3, r4, r8, r9, fp, ip, pc}
   2211c:	blls	3b319c <pclose@plt+0x3afb8c>
   22120:	addsmi	r9, lr, #32505856	; 0x1f00000
   22124:	movwcs	fp, #4052	; 0xfd4
   22128:	addmi	r2, lr, #67108864	; 0x4000000
   2212c:			; <UNDEFINED> instruction: 0xf043bfb8
   22130:	blcs	22d3c <pclose@plt+0x1f72c>
   22134:	ldrbt	sp, [r0], #-225	; 0xffffff1f
   22138:			; <UNDEFINED> instruction: 0x46319a5c
   2213c:			; <UNDEFINED> instruction: 0xf7fc4650
   22140:	ldmdblt	r0, {r0, r2, r4, r5, r6, r7, r8, fp, ip, sp, lr, pc}
   22144:	bne	fed08a08 <pclose@plt+0xfed053f8>
   22148:			; <UNDEFINED> instruction: 0x46d0e7db
   2214c:			; <UNDEFINED> instruction: 0xf8dd900a
   22150:	stmdals	r2, {r2, r3, r6, sp, pc}^
   22154:	svclt	0x0000e583
   22158:	andeq	r8, r0, sl, lsl ip
   2215c:	andeq	r8, r0, r0, ror #21
   22160:	andeq	r8, r0, ip, asr #22
   22164:	svcmi	0x00f0e92d
   22168:	stc	6, cr4, [sp, #-584]!	; 0xfffffdb8
   2216c:	strmi	r8, [r3], r4, lsl #22
   22170:	strmi	r6, [ip], -r2, asr #28
   22174:	strbtvs	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
   22178:			; <UNDEFINED> instruction: 0xf8df461d
   2217c:	b	13e3514 <pclose@plt+0x13dff04>
   22180:			; <UNDEFINED> instruction: 0xf852038a
   22184:	addslt	r1, r9, sl, lsr #32
   22188:	ldrmi	r4, [sl], #-1150	; 0xfffffb82
   2218c:	strcs	r9, [r0, -r6, lsl #6]
   22190:	ldmdapl	r0!, {r0, r2, r8, ip, pc}
   22194:	stmdavs	r0, {r0, r1, r3, r5, r6, fp, sp, lr}
   22198:			; <UNDEFINED> instruction: 0xf04f9017
   2219c:			; <UNDEFINED> instruction: 0xf8db0000
   221a0:	smlsdls	pc, r4, r0, r6	; <UNPREDICTABLE>
   221a4:			; <UNDEFINED> instruction: 0xf0002900
   221a8:	ldmiblt	r3, {r0, r2, r3, r6, r8, pc}^
   221ac:			; <UNDEFINED> instruction: 0xf8416821
   221b0:	ldmdavs	r3, {r1, r3, r5, ip, sp}
   221b4:	mlascc	r4, r3, r8, pc	; <UNPREDICTABLE>
   221b8:	subeq	pc, r0, r3, lsl r0	; <UNPREDICTABLE>
   221bc:	strmi	sp, [r3], -r8, asr #2
   221c0:	strtne	pc, [r0], #2271	; 0x8df
   221c4:	ldrcs	pc, [r8], #2271	; 0x8df
   221c8:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
   221cc:	bls	5fc218 <pclose@plt+0x5f8c08>
   221d0:			; <UNDEFINED> instruction: 0xf0404051
   221d4:			; <UNDEFINED> instruction: 0x4618823e
   221d8:	ldc	0, cr11, [sp], #100	; 0x64
   221dc:	pop	{r2, r8, r9, fp, pc}
   221e0:	ldmdage	r0, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   221e4:	ldrtmi	r4, [r1], -sl, lsr #12
   221e8:			; <UNDEFINED> instruction: 0xf7fb9710
   221ec:	blls	461bc8 <pclose@plt+0x45e5b8>
   221f0:	blcs	33bf8 <pclose@plt+0x305e8>
   221f4:	strmi	sp, [r7], -r4, ror #3
   221f8:	svcls	0x001cf857
   221fc:	svceq	0x0000f1b9
   22200:	rscshi	pc, pc, r0, asr #32
   22204:	stmib	r8, {r3, r5, r6, fp, sp, lr}^
   22208:	addeq	r0, r0, r7, lsl #6
   2220c:	ldmda	sl!, {r0, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   22210:	eoreq	pc, r4, r8, asr #17
   22214:	stmdavs	fp!, {r4, r6, r7, r8, ip, sp, pc}^
   22218:	subls	pc, r0, sp, asr #17
   2221c:	vqrdmulh.s<illegal width 8>	d18, d0, d0
   22220:			; <UNDEFINED> instruction: 0xf04f80f0
   22224:	and	r0, r5, ip, lsl #16
   22228:			; <UNDEFINED> instruction: 0xf109686b
   2222c:	ldrmi	r0, [r9, #2305]	; 0x901
   22230:	rschi	pc, r7, r0, lsl #5
   22234:	ldrtmi	r6, [r8], -sl, lsr #17
   22238:			; <UNDEFINED> instruction: 0xf85269f3
   2223c:	blx	2262ea <pclose@plt+0x222cda>
   22240:			; <UNDEFINED> instruction: 0xf7fb3101
   22244:	andsls	pc, r0, r3, asr #17
   22248:	rscle	r2, sp, r0, lsl #16
   2224c:	ldr	r2, [r7, ip, lsl #6]!
   22250:	ldrdpl	pc, [ip], #-139	; 0xffffff75	; <UNPREDICTABLE>
   22254:	andscs	r2, r4, r0, lsl #12
   22258:	and	r4, sl, r9, lsr #12
   2225c:			; <UNDEFINED> instruction: 0xf8db198b
   22260:	subsne	r2, fp, r4, ror r0
   22264:	andcs	pc, r3, #0, 22
   22268:	ldrmi	r6, [r2, #2130]	; 0x852
   2226c:	mrrcne	15, 12, fp, lr, cr12
   22270:	adcsmi	r4, r1, #26214400	; 0x1900000
   22274:	adcsmi	sp, r5, #61952	; 0xf200
   22278:	vmax.u8	d25, d0, d10
   2227c:	stmdbls	sl, {r0, r2, r4, r5, r6, r7, pc}
   22280:			; <UNDEFINED> instruction: 0xf8db2214
   22284:	blx	ae45e <pclose@plt+0xaae4e>
   22288:	ldrmi	pc, [r3], #-513	; 0xfffffdff
   2228c:	andls	r6, ip, #5963776	; 0x5b0000
   22290:			; <UNDEFINED> instruction: 0xf040459a
   22294:	blls	182640 <pclose@plt+0x17f030>
   22298:	ldrsbls	pc, [r4], #-139	; 0xffffff75	; <UNPREDICTABLE>
   2229c:	movwcs	r6, #2200	; 0x898
   222a0:	addsmi	r9, r8, #16, 6	; 0x40000000
   222a4:	rschi	pc, r0, r0, asr #6
   222a8:	andseq	pc, r8, #4, 2
   222ac:	mcr	6, 0, r4, cr8, cr8, {4}
   222b0:	mul	r6, r0, sl
   222b4:	andsle	r2, r5, r4, lsl #22
   222b8:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
   222bc:	vabal.s8	q2, d16, d0
   222c0:	blls	182604 <pclose@plt+0x17eff4>
   222c4:	ldmvs	r9, {r1, r5, r7, fp, sp, lr}^
   222c8:	ldrdcc	pc, [r0], -r9
   222cc:	eorvs	pc, r8, r1, asr r8	; <UNPREDICTABLE>
   222d0:	bl	f2d30 <pclose@plt+0xef720>
   222d4:	ldmdbvc	fp, {r1, r2, r6, r7, r8, r9}
   222d8:	stmiavs	r2!, {r2, r3, r5, r6, r7, r8, ip, lr, pc}^
   222dc:	smlalle	r4, fp, r2, r5
   222e0:	mvnle	r2, r4, lsl #22
   222e4:	movwls	r0, #28851	; 0x70b3
   222e8:			; <UNDEFINED> instruction: 0xf8db230c
   222ec:	blx	f64c6 <pclose@plt+0xf2eb6>
   222f0:			; <UNDEFINED> instruction: 0xf8cdf306
   222f4:	svcls	0x000a8034
   222f8:			; <UNDEFINED> instruction: 0x465646b0
   222fc:	blls	346f24 <pclose@plt+0x343914>
   22300:			; <UNDEFINED> instruction: 0xf104441d
   22304:	mcr	3, 0, r0, cr8, cr4, {0}
   22308:	blge	430b50 <pclose@plt+0x42d540>
   2230c:	bcc	45db38 <pclose@plt+0x45a528>
   22310:			; <UNDEFINED> instruction: 0xf8d9e066
   22314:	blls	1ea34c <pclose@plt+0x1e6d3c>
   22318:	stmiavs	r1!, {r1, r4, r6, r7, fp, ip, lr}^
   2231c:	cfldr64le	mvdx4, [sl], {138}	; 0x8a
   22320:			; <UNDEFINED> instruction: 0xf8516821
   22324:	stmdacs	r0, {r1, r3, r5}
   22328:			; <UNDEFINED> instruction: 0xf100d055
   2232c:	stmvs	r0, {r2, r3, r8}
   22330:			; <UNDEFINED> instruction: 0xff06f7fa
   22334:	suble	r2, lr, r0, lsl #16
   22338:	strbmi	r9, [r3], -r1, lsl #4
   2233c:	bcs	fe45dba4 <pclose@plt+0xfe45a594>
   22340:	mrc	6, 0, r4, cr8, cr8, {2}
   22344:			; <UNDEFINED> instruction: 0xf8cd1a10
   22348:	strls	sl, [r0], -r8
   2234c:			; <UNDEFINED> instruction: 0xffbaf7fa
   22350:	cmple	r0, r0, lsl #16
   22354:	blcs	48f9c <pclose@plt+0x4598c>
   22358:	addhi	pc, r8, r0
   2235c:			; <UNDEFINED> instruction: 0x4628ad14
   22360:	stmib	sp, {r0, r3, r4, r5, r9, sl, lr}^
   22364:			; <UNDEFINED> instruction: 0xf7fa8612
   22368:	stmdacs	r0, {r0, r1, r4, r6, fp, ip, sp, lr, pc}
   2236c:	msrhi	SPSR_fx, r0
   22370:			; <UNDEFINED> instruction: 0x46589b10
   22374:	vnmls.f32	s18, s18, s12
   22378:	ldmpl	sp, {r4, r9, fp, ip}
   2237c:			; <UNDEFINED> instruction: 0xff3ef7fe
   22380:			; <UNDEFINED> instruction: 0xf0402800
   22384:	stmdavs	r1!, {r1, r2, r7, pc}^
   22388:	teqlt	r1, r0, lsl sl
   2238c:			; <UNDEFINED> instruction: 0x46481c73
   22390:	mrc2	7, 2, pc, cr0, cr11, {7}
   22394:	cmnle	ip, r0, lsl #16
   22398:	blls	588be0 <pclose@plt+0x5855d0>
   2239c:	stmdals	r6, {r1, r2, r4, r8, fp, sp, pc}
   223a0:	movwls	r9, #37131	; 0x910b
   223a4:			; <UNDEFINED> instruction: 0x463a5015
   223a8:			; <UNDEFINED> instruction: 0xf7fa4618
   223ac:	blls	2a1ed8 <pclose@plt+0x29e8c8>
   223b0:	addsmi	r1, r3, #1056	; 0x420
   223b4:	andcs	fp, r0, ip, asr #31
   223b8:	b	142a3c4 <pclose@plt+0x1426db4>
   223bc:	ldrdle	r7, [r5, -r2]
   223c0:	ldmdage	r5, {r0, r1, r3, r8, fp, ip, pc}
   223c4:	tstls	r5, #1024	; 0x400
   223c8:			; <UNDEFINED> instruction: 0xff20f7fa
   223cc:	ldrsbtcc	pc, [r4], #-139	; 0xffffff75	; <UNPREDICTABLE>
   223d0:	blx	16b82a <pclose@plt+0x16821a>
   223d4:	cfstr32vc	mvfx3, [fp], #-28	; 0xffffffe4
   223d8:	ldrcc	r3, [r4, #-1793]	; 0xfffff8ff
   223dc:	rsble	r2, r3, r0, lsl #22
   223e0:	ldrmi	r6, [r8, #2091]	; 0x82b
   223e4:	ldmib	r5, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}^
   223e8:	bne	ff4aebf8 <pclose@plt+0xff4ab5e8>
   223ec:	beq	dd00c <pclose@plt+0xd99fc>
   223f0:	orrle	r2, lr, r0, lsl #20
   223f4:			; <UNDEFINED> instruction: 0x2014f8d9
   223f8:	ldrmi	r9, [sl], #-2824	; 0xfffff4f8
   223fc:	ldmdavs	r2, {r1, r4, r7, fp, sp, lr}
   22400:	blls	19c234 <pclose@plt+0x198c24>
   22404:			; <UNDEFINED> instruction: 0x4628463a
   22408:	ldrmi	r3, [r9], -r4, lsl #6
   2240c:	bcc	45dc34 <pclose@plt+0x45a624>
   22410:			; <UNDEFINED> instruction: 0xf9aaf7fb
   22414:	stmdacs	r0, {r0, r1, r2, r3, ip, pc}
   22418:	mrcge	4, 6, APSR_nzcv, cr1, cr15, {3}
   2241c:	blcs	3c9b0 <pclose@plt+0x393a0>
   22420:	strtmi	sp, [sl], -r8, asr #2
   22424:	ldrtmi	sl, [r1], -pc, lsl #16
   22428:			; <UNDEFINED> instruction: 0xf7fb6825
   2242c:	blls	421988 <pclose@plt+0x41e378>
   22430:	eoreq	pc, sl, r5, asr #16
   22434:			; <UNDEFINED> instruction: 0xf47f2b00
   22438:			; <UNDEFINED> instruction: 0xf8dbaec3
   2243c:	blls	1aa5d4 <pclose@plt+0x1a6fc4>
   22440:	ssat	r4, #23, sl, lsl #8
   22444:	ldmdblt	r3, {r2, r5, fp, sp, lr}
   22448:	eorcc	pc, sl, r4, asr #16
   2244c:	stmdage	pc, {r3, r4, r5, r7, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
   22450:	ldrtmi	r4, [r1], -sl, lsr #12
   22454:	stc2l	7, cr15, [r0, #-1004]	; 0xfffffc14
   22458:			; <UNDEFINED> instruction: 0xf8449b0f
   2245c:	strt	r0, [pc], sl, lsr #32
   22460:	blcs	490a8 <pclose@plt+0x45a98>
   22464:	rscshi	pc, r7, r0, asr #32
   22468:	strt	r2, [r9], r0, lsl #6
   2246c:	b	45dcd8 <pclose@plt+0x45a6c8>
   22470:	ldm	ip!, {r2, r5, r7, r9, sl, lr}
   22474:	ldcge	0, cr0, [r4, #-60]	; 0xffffffc4
   22478:	andeq	lr, pc, lr, lsr #17
   2247c:	muleq	r7, ip, r8
   22480:	andeq	lr, r7, lr, lsl #17
   22484:	strtmi	r4, [r8], -r1, ror #12
   22488:	blx	fe5e047e <pclose@plt+0xfe5dce6e>
   2248c:			; <UNDEFINED> instruction: 0xf43f2800
   22490:	strmi	sl, [r3], -r6, ror #30
   22494:	bcs	48cdc <pclose@plt+0x456cc>
   22498:	mrcge	4, 4, APSR_nzcv, cr2, cr15, {1}
   2249c:	movwls	r9, #22550	; 0x5816
   224a0:	cdp	7, 4, cr15, cr2, cr0, {7}
   224a4:	str	r9, [fp], r5, lsl #22
   224a8:	ldrtmi	r9, [r2], r5, lsl #22
   224ac:	ldrsbthi	pc, [r4], -sp	; <UNPREDICTABLE>
   224b0:			; <UNDEFINED> instruction: 0xe7016898
   224b4:	ldrsbtcc	pc, [r4], #-139	; 0xffffff75	; <UNPREDICTABLE>
   224b8:	stclle	3, cr9, [pc, #-32]	; 224a0 <pclose@plt+0x1ee90>
   224bc:	andsge	pc, ip, sp, asr #17
   224c0:	strmi	r4, [r2], r1, lsr #13
   224c4:	eorlt	pc, r8, sp, asr #17
   224c8:			; <UNDEFINED> instruction: 0x3018f8d9
   224cc:	svcls	0x00082214
   224d0:			; <UNDEFINED> instruction: 0xf8539807
   224d4:	blx	ae586 <pclose@plt+0xaaf76>
   224d8:	ldmne	sl!, {r0, r1, r8, r9, ip, sp, lr, pc}^
   224dc:	addmi	r6, r8, #9502720	; 0x910000
   224e0:	ldmdavs	r1, {r0, r4, r5, r8, sl, fp, ip, lr, pc}^
   224e4:	sfmle	f4, 4, [lr], #-544	; 0xfffffde0
   224e8:	ldmpl	r9!, {r1, r4, r6, r7, fp, sp, lr}^
   224ec:	addsmi	r6, r0, #3342336	; 0x330000
   224f0:			; <UNDEFINED> instruction: 0xf853686f
   224f4:	eorsle	r4, r4, r1, lsr r0
   224f8:	svclt	0x00c42f00
   224fc:	blt	45dd64 <pclose@plt+0x45a754>
   22500:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   22504:	ands	sp, lr, r5, lsl #24
   22508:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
   2250c:	ble	6b3bf4 <pclose@plt+0x6b05e4>
   22510:	stmiavs	sl!, {r0, r1, r4, r5, fp, sp, lr}
   22514:	eorne	pc, r8, r2, asr r8	; <UNPREDICTABLE>
   22518:	sbceq	lr, r1, #3072	; 0xc00
   2251c:	stmdacc	r8, {r4, r8, fp, ip, sp, lr}
   22520:	ldmle	r1!, {r0, fp, sp}^
   22524:	eorscc	pc, r1, r3, asr r8	; <UNPREDICTABLE>
   22528:			; <UNDEFINED> instruction: 0xd1ed429c
   2252c:			; <UNDEFINED> instruction: 0x462a465b
   22530:			; <UNDEFINED> instruction: 0xf7fc4630
   22534:	stmdacs	r0, {r0, r4, r5, r7, r9, fp, ip, sp, lr, pc}
   22538:	mcrge	4, 2, pc, cr1, cr15, {3}	; <UNPREDICTABLE>
   2253c:			; <UNDEFINED> instruction: 0xf108686f
   22540:	ldrmi	r0, [r8, #2049]!	; 0x801
   22544:			; <UNDEFINED> instruction: 0xf8d9dbe4
   22548:			; <UNDEFINED> instruction: 0xf10a3014
   2254c:	ldrmi	r0, [sl, #2561]	; 0xa01
   22550:			; <UNDEFINED> instruction: 0xf8dddbba
   22554:	strbmi	fp, [ip], -r8, lsr #32
   22558:			; <UNDEFINED> instruction: 0xa01cf8dd
   2255c:	movwls	r2, #62208	; 0xf300
   22560:	svccs	0x0000e75f
   22564:	stmiavs	r9!, {r0, r1, r2, r3, r5, r6, r7, r8, sl, fp, ip, lr, pc}
   22568:	ldmcc	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   2256c:	eorge	pc, r4, sp, asr #17
   22570:	bl	74090 <pclose@plt+0x70a80>
   22574:	strmi	r0, [ip], r7, lsl #5
   22578:	mul	r8, r2, r6
   2257c:	tstle	r4, r9, lsl #16
   22580:	ldrdeq	pc, [r0], -fp
   22584:	svclt	0x00084284
   22588:	strbmi	r4, [r2, #1680]!	; 0x690
   2258c:			; <UNDEFINED> instruction: 0xf85cd00e
   22590:	bl	ed1a8 <pclose@plt+0xe9b98>
   22594:			; <UNDEFINED> instruction: 0xf89b0bc2
   22598:	stmdacs	r8, {r2}
   2259c:			; <UNDEFINED> instruction: 0xf853d1ee
   225a0:	addmi	r0, r4, #50	; 0x32
   225a4:	ldrmi	fp, [r6], r8, lsl #30
   225a8:	mvnsle	r4, r2, ror #11
   225ac:	svceq	0x0000f1be
   225b0:	ldrdge	pc, [r4], -sp	; <UNPREDICTABLE>
   225b4:			; <UNDEFINED> instruction: 0xf1b8da34
   225b8:	blle	ff1261c0 <pclose@plt+0xff122bb0>
   225bc:	eorls	pc, ip, sp, asr #17
   225c0:	cfmuls	mvf2, mvf8, mvf0
   225c4:	ssatmi	r9, #28, r0, lsl #20
   225c8:	eorge	pc, r4, sp, asr #17
   225cc:	strcc	lr, [r1], #-3
   225d0:	cfldr32le	mvfx4, [r9, #-652]!	; 0xfffffd74
   225d4:			; <UNDEFINED> instruction: 0xf85168a9
   225d8:	movwcs	r7, #49188	; 0xc024
   225dc:			; <UNDEFINED> instruction: 0x464269f0
   225e0:	blx	2211f4 <pclose@plt+0x21dbe4>
   225e4:			; <UNDEFINED> instruction: 0xf1004450
   225e8:	stmdavs	r0, {r3, r8}^
   225ec:	stc2	7, cr15, [r8, #1000]!	; 0x3e8
   225f0:	mvnle	r2, r0, lsl #16
   225f4:	bl	7ccc0 <pclose@plt+0x796b0>
   225f8:			; <UNDEFINED> instruction: 0xf103030a
   225fc:	ldmdavs	r8, {r3, r8}^
   22600:	ldc2	7, cr15, [lr, #1000]	; 0x3e8
   22604:	mvnle	r2, r0, lsl #16
   22608:			; <UNDEFINED> instruction: 0x464b4639
   2260c:	ldrtmi	r4, [r0], -sl, lsr #12
   22610:	blx	10e0608 <pclose@plt+0x10dcff8>
   22614:			; <UNDEFINED> instruction: 0xf47f2800
   22618:			; <UNDEFINED> instruction: 0xf8d5add2
   2261c:	ldrb	fp, [r7, r4]
   22620:	bcc	45de88 <pclose@plt+0x45a878>
   22624:			; <UNDEFINED> instruction: 0x462a4671
   22628:			; <UNDEFINED> instruction: 0xf7fc4630
   2262c:	stmdacs	r0, {r0, r2, r4, r5, r9, fp, ip, sp, lr, pc}
   22630:	cfstrdge	mvd15, [r5, #508]	; 0x1fc
   22634:	svceq	0x0000f1b8
   22638:	stmdavs	pc!, {r0, r2, r7, r8, r9, fp, ip, lr, pc}^	; <UNPREDICTABLE>
   2263c:	stcle	15, cr2, [r2]
   22640:	ldr	r6, [fp, r9, lsr #17]!
   22644:	str	r2, [r5, -ip, lsl #6]!
   22648:	ldrdge	pc, [r4], -sp	; <UNPREDICTABLE>
   2264c:	ldrdls	pc, [ip], -sp	; <UNPREDICTABLE>
   22650:			; <UNDEFINED> instruction: 0xf7e0e779
   22654:	movwcs	lr, #3512	; 0xdb8
   22658:	svclt	0x0000e720
   2265c:	andeq	r9, r1, r0, ror #21
   22660:	andeq	r0, r0, r0, ror #4
   22664:	andeq	r9, r1, r0, lsr #21
   22668:	mvnsmi	lr, #737280	; 0xb4000
   2266c:	bmi	17b3ecc <pclose@plt+0x17b08bc>
   22670:	blmi	17b40d8 <pclose@plt+0x17b0ac8>
   22674:	ldrbtmi	fp, [sl], #-135	; 0xffffff79
   22678:	ldrdls	pc, [r8], -r1	; <UNPREDICTABLE>
   2267c:	mlasvc	ip, sp, r8, pc	; <UNPREDICTABLE>
   22680:	ldmpl	r3, {r2, r3, r9, sl, lr}^
   22684:	ldmdavs	fp, {r0, r2, r9, sl, lr}
   22688:			; <UNDEFINED> instruction: 0xf04f9305
   2268c:	stcvs	3, cr0, [fp, #-0]
   22690:	andle	r2, r5, r1, lsl #22
   22694:	strtmi	r4, [r0], -r9, asr #12
   22698:	ldc2	7, cr15, [ip, #-1000]!	; 0xfffffc18
   2269c:	stcle	8, cr2, [r1], #-4
   226a0:	bl	280b68 <pclose@plt+0x27d558>
   226a4:	adcvs	r0, r3, #8, 6	; 0x20000000
   226a8:	rscseq	pc, fp, #0
   226ac:	svclt	0x0018281c
   226b0:	eorle	r2, r2, sl, lsl sl
   226b4:	svclt	0x000c2816
   226b8:			; <UNDEFINED> instruction: 0xf0474638
   226bc:	stmdacs	r0, {r0}
   226c0:	ldmdavc	r2!, {r0, r2, r3, r4, r5, r6, ip, lr, pc}
   226c4:	ldrmi	r2, [r8], -r0, lsl #6
   226c8:			; <UNDEFINED> instruction: 0x712a602b
   226cc:	blmi	11f4ff4 <pclose@plt+0x11f19e4>
   226d0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   226d4:	blls	17c744 <pclose@plt+0x179134>
   226d8:			; <UNDEFINED> instruction: 0xf040405a
   226dc:	andlt	r8, r7, r3, lsl #1
   226e0:	mvnshi	lr, #12386304	; 0xbd0000
   226e4:	andcs	r6, r1, #10682368	; 0xa30000
   226e8:	bl	27a798 <pclose@plt+0x277188>
   226ec:	andcs	r0, r0, r0, lsl #4
   226f0:	eorcc	pc, r9, r3, asr r8	; <UNPREDICTABLE>
   226f4:	adcvs	r6, r2, #107	; 0x6b
   226f8:	blvs	fe8dc6a0 <pclose@plt+0xfe8d9090>
   226fc:	ble	ab3150 <pclose@plt+0xaafb40>
   22700:	mulhi	r0, r6, r8
   22704:	and	r2, r8, r0, lsl #14
   22708:			; <UNDEFINED> instruction: 0xf803686b
   2270c:	strcc	r9, [r1, -r7]
   22710:	eorle	r2, r0, r0, lsr #30
   22714:	bvs	fe900bdc <pclose@plt+0xfe8fd5cc>
   22718:	ldmdacs	lr, {r1, r5, r7, r8, r9, fp, sp, lr}
   2271c:	stmdavs	r1!, {r0, r2, r3, r4, ip, lr, pc}^
   22720:	adcvs	r1, r0, #88, 24	; 0x5800
   22724:	andls	pc, r3, r1, lsl r8	; <UNPREDICTABLE>
   22728:	ble	533170 <pclose@plt+0x52fb60>
   2272c:	mvnle	r4, r8, asr #11
   22730:	ldcpl	8, cr6, [fp], {99}	; 0x63
   22734:	mvnle	r2, sp, asr fp
   22738:	mcrrne	8, 6, r6, r3, cr10
   2273c:	adcvs	r2, r3, #0
   22740:	ldmdbvc	r3!, {r4, r6, r7, r8, sl, ip, lr}
   22744:	suble	r2, sl, ip, lsl fp
   22748:	suble	r2, r5, lr, lsl fp
   2274c:	svclt	0x00042b1a
   22750:	eorvs	r2, fp, r3, lsl #6
   22754:			; <UNDEFINED> instruction: 0x2007e7ba
   22758:			; <UNDEFINED> instruction: 0xf894e7b8
   2275c:	stmdbcs	r0, {r0, r1, r3, r6, ip}
   22760:			; <UNDEFINED> instruction: 0xf894d0dd
   22764:	tstlt	r1, #76	; 0x4c
   22768:	b	13fcef4 <pclose@plt+0x13f98e4>
   2276c:	addmi	r0, fp, #33536	; 0x8300
   22770:	stmiavs	r1!, {r2, ip, lr, pc}
   22774:	eorne	pc, r3, r1, asr r8	; <UNPREDICTABLE>
   22778:	sbcsle	r3, r0, r1, lsl #2
   2277c:	stmdavs	r0!, {r0, r5, r6, r7, fp, sp, lr}
   22780:	andne	pc, ip, r1, asr r8	; <UNPREDICTABLE>
   22784:	stmibvs	r1!, {r3, sl, lr}
   22788:	andls	pc, r1, r0, lsl r8	; <UNPREDICTABLE>
   2278c:	svceq	0x0080f019
   22790:	stfvsd	f5, [r0, #-788]!	; 0xfffffcec
   22794:	andle	r2, r7, r1, lsl #16
   22798:			; <UNDEFINED> instruction: 0x46204619
   2279c:	movwls	r9, #513	; 0x201
   227a0:	ldc2	7, cr15, [r8], #1000	; 0x3e8
   227a4:	andcc	lr, r0, #3620864	; 0x374000
   227a8:	adcvs	r4, r0, #24, 8	; 0x18000000
   227ac:	stmdavs	r1!, {r2, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}
   227b0:	adcvs	r1, r0, #88, 24	; 0x5800
   227b4:	stmibvs	r3!, {r0, r3, r4, sl, lr}
   227b8:	andls	pc, r3, r1, lsl r8	; <UNPREDICTABLE>
   227bc:	bls	3dc694 <pclose@plt+0x3d9084>
   227c0:	strtmi	sl, [r1], -r3, lsl #16
   227c4:	stc2l	7, cr15, [ip], #-996	; 0xfffffc1c
   227c8:	mulscc	r0, sp, r8
   227cc:	svclt	0x00182b15
   227d0:			; <UNDEFINED> instruction: 0xf43f200b
   227d4:			; <UNDEFINED> instruction: 0xe779af76
   227d8:	eorvs	r2, fp, r4, lsl #6
   227dc:	movwcs	lr, #10102	; 0x2776
   227e0:	ldrb	r6, [r3, -fp, lsr #32]!
   227e4:	stcl	7, cr15, [lr], #896	; 0x380
   227e8:	strdeq	r9, [r1], -r2
   227ec:	andeq	r0, r0, r0, ror #4
   227f0:	muleq	r1, r8, r5
   227f4:	ldrbmi	lr, [r0, sp, lsr #18]!
   227f8:	blvs	fe2f4034 <pclose@plt+0xfe2f0a24>
   227fc:	bvs	fe3f4244 <pclose@plt+0xfe3f0c34>
   22800:			; <UNDEFINED> instruction: 0xf8df4606
   22804:	addlt	r1, r4, r0, lsl #12
   22808:	ldrbcs	pc, [ip, #2271]!	; 0x8df	; <UNPREDICTABLE>
   2280c:	ldrbtmi	r4, [r9], #-699	; 0xfffffd45
   22810:	movwcs	fp, #12252	; 0x2fdc
   22814:	stmpl	sl, {sp}
   22818:	andls	r6, r3, #1179648	; 0x120000
   2281c:	andeq	pc, r0, #79	; 0x4f
   22820:	teqvc	r3, r8	; <illegal shifter operand>
   22824:	addhi	pc, sl, r0, asr #6
   22828:	ldrdls	pc, [r4], -r5
   2282c:	ldmibvc	r3!, {r1, r3, r5, r8, sl, fp, sp, lr}
   22830:	andmi	pc, r7, r9, lsl r8	; <UNPREDICTABLE>
   22834:			; <UNDEFINED> instruction: 0xf0232a01
   22838:			; <UNDEFINED> instruction: 0x71b30360
   2283c:	vqadd.u8	d23, d0, d20
   22840:	stmibvs	fp!, {r0, r1, r3, r4, r7, pc}^
   22844:	mulle	r5, pc, r2	; <UNPREDICTABLE>
   22848:			; <UNDEFINED> instruction: 0xf85368ab
   2284c:	movwcc	r3, #4135	; 0x1027
   22850:	orrhi	pc, r6, r0
   22854:			; <UNDEFINED> instruction: 0xf0002c5c
   22858:	stmiavs	fp!, {r0, r2, r3, r4, r5, r6, r7, pc}
   2285c:	teqvc	r2, r1, lsl #4
   22860:	eorge	pc, r7, r3, asr r8	; <UNPREDICTABLE>
   22864:			; <UNDEFINED> instruction: 0xf1aa4650
   22868:			; <UNDEFINED> instruction: 0xf7e00a5f
   2286c:	blx	feeddfb4 <pclose@plt+0xfeeda9a4>
   22870:	ldmibvc	r3!, {r1, r3, r7, r9, fp, ip, sp, lr, pc}
   22874:	bne	16dd1b8 <pclose@plt+0x16d9ba8>
   22878:	svclt	0x00182800
   2287c:	beq	9e9c0 <pclose@plt+0x9b3b0>
   22880:	vqrdmlsh.s32	d18, d10, d31
   22884:			; <UNDEFINED> instruction: 0x71b31386
   22888:	addshi	pc, r2, r0, lsl #4
   2288c:	ldmdble	r1!, {r0, r3, sl, fp, sp}^
   22890:	ldccs	12, cr3, [r5], #-40	; 0xffffffd8
   22894:	ldm	pc, {r1, r2, r3, r5, r6, fp, ip, lr, pc}^	; <UNPREDICTABLE>
   22898:	cmneq	r9, r4, lsl r0	; <UNPREDICTABLE>
   2289c:	rsbeq	r0, sp, sp, rrx
   228a0:	rsbeq	r0, sp, sp, rrx
   228a4:	rsbeq	r0, sp, sp, rrx
   228a8:	rsbeq	r0, sp, sp, rrx
   228ac:	rsbeq	r0, sp, sp, rrx
   228b0:	rsbeq	r0, sp, sp, rrx
   228b4:	rsbeq	r0, sp, sp, rrx
   228b8:	rsbeq	r0, sp, sp, rrx
   228bc:	rsbeq	r0, sp, sp, rrx
   228c0:	rsbeq	r0, sp, sp, rrx
   228c4:	rsbeq	r0, sp, sp, rrx
   228c8:	rsbeq	r0, sp, sp, rrx
   228cc:	eorseq	r0, r6, sp, rrx
   228d0:	rsbeq	r0, sp, sp, rrx
   228d4:	orreq	r0, r1, sp, rrx
   228d8:	orrseq	r0, r1, r9, lsl #3
   228dc:	mlseq	sp, r5, r1, r0
   228e0:	orrseq	r0, pc, sp, rrx
   228e4:	rsbeq	r0, sp, sp, rrx
   228e8:	rsbeq	r0, sp, sp, rrx
   228ec:	rsbeq	r0, sp, sp, rrx
   228f0:	rsbeq	r0, sp, sp, rrx
   228f4:	rsbeq	r0, sp, sp, rrx
   228f8:	rsbeq	r0, sp, sp, rrx
   228fc:	rsbeq	r0, sp, sp, rrx
   22900:	rsbeq	r0, sp, sp, rrx
   22904:			; <UNDEFINED> instruction: 0xf01801a3
   22908:	tstle	r2, r8, lsl #30
   2290c:	strcc	r6, [r1, -fp, lsr #22]
   22910:	mulle	lr, pc, r2	; <UNPREDICTABLE>
   22914:	stmdage	r1, {r1, r6, r9, sl, lr}
   22918:	adcvs	r4, pc, #42991616	; 0x2900000
   2291c:			; <UNDEFINED> instruction: 0xff6af7ff
   22920:	mulcc	r8, sp, r8
   22924:	blcc	27d3d4 <pclose@plt+0x279dc4>
   22928:			; <UNDEFINED> instruction: 0xf1022b01
   2292c:	adcvs	r3, sl, #-268435441	; 0xf000000f
   22930:	andcs	sp, r1, r0, lsr #16
   22934:			; <UNDEFINED> instruction: 0x2320220c
   22938:	eorsvs	r7, r3, r2, lsr r1
   2293c:	strbcs	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
   22940:	strbcc	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
   22944:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   22948:	blls	fc9b8 <pclose@plt+0xf93a8>
   2294c:			; <UNDEFINED> instruction: 0xf040405a
   22950:	andlt	r8, r4, r6, asr r2
   22954:			; <UNDEFINED> instruction: 0x87f0e8bd
   22958:	vst1.16	{d4[1]}, [r8]
   2295c:	vsubw.u8	q11, <illegal reg q1.5>, d0
   22960:			; <UNDEFINED> instruction: 0xf81723c0
   22964:	bcs	2ad970 <pclose@plt+0x2aa360>
   22968:			; <UNDEFINED> instruction: 0xf043bf18
   2296c:	blcs	23578 <pclose@plt+0x1ff68>
   22970:	cmphi	r4, r0	; <UNPREDICTABLE>
   22974:	strb	r2, [r1, r1]!
   22978:	rsble	r2, fp, ip, asr ip
   2297c:	stc	7, cr15, [sl, #-896]	; 0xfffffc80
   22980:	vld2.16	{d6-d7}, [r2 :256], r2
   22984:			; <UNDEFINED> instruction: 0xf0220280
   22988:	stmdavs	r3, {r0, r1, r2, r3, r4, r5, r6, r7, r9}
   2298c:	andscc	pc, r4, r3, lsr r8	; <UNPREDICTABLE>
   22990:	biceq	pc, r0, #201326595	; 0xc000003
   22994:	svclt	0x00082c5f
   22998:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
   2299c:	b	13edaa0 <pclose@plt+0x13ea490>
   229a0:			; <UNDEFINED> instruction: 0xf0435383
   229a4:	b	10e35b0 <pclose@plt+0x10dffa0>
   229a8:	rsbsvs	r0, r3, r2, lsl #6
   229ac:	svcge	0x006ef67f
   229b0:	rsclt	r3, r3, #23296	; 0x5b00
   229b4:	ldmle	sp, {r1, r5, r8, r9, fp, sp}^
   229b8:	ldmle	fp, {r1, r5, sl, fp, sp}^
   229bc:			; <UNDEFINED> instruction: 0xf853a302
   229c0:	ldrmi	r2, [r3], #-36	; 0xffffffdc
   229c4:	svclt	0x00004718
   229c8:	andeq	r0, r0, sp, lsr #4
   229cc:			; <UNDEFINED> instruction: 0xffffffad
   229d0:			; <UNDEFINED> instruction: 0xffffffad
   229d4:	andeq	r0, r0, r5, lsr r2
   229d8:			; <UNDEFINED> instruction: 0xffffffad
   229dc:			; <UNDEFINED> instruction: 0xffffffad
   229e0:			; <UNDEFINED> instruction: 0xffffffad
   229e4:			; <UNDEFINED> instruction: 0xffffffad
   229e8:			; <UNDEFINED> instruction: 0xffffffad
   229ec:			; <UNDEFINED> instruction: 0xffffffad
   229f0:			; <UNDEFINED> instruction: 0xffffffad
   229f4:			; <UNDEFINED> instruction: 0xffffffad
   229f8:			; <UNDEFINED> instruction: 0xffffffad
   229fc:			; <UNDEFINED> instruction: 0xffffffad
   22a00:			; <UNDEFINED> instruction: 0xffffffad
   22a04:			; <UNDEFINED> instruction: 0xffffffad
   22a08:			; <UNDEFINED> instruction: 0xffffffad
   22a0c:			; <UNDEFINED> instruction: 0xffffffad
   22a10:			; <UNDEFINED> instruction: 0xffffffad
   22a14:			; <UNDEFINED> instruction: 0xffffffad
   22a18:			; <UNDEFINED> instruction: 0xffffffad
   22a1c:			; <UNDEFINED> instruction: 0xffffffad
   22a20:			; <UNDEFINED> instruction: 0xffffffad
   22a24:			; <UNDEFINED> instruction: 0xffffffad
   22a28:			; <UNDEFINED> instruction: 0xffffffad
   22a2c:			; <UNDEFINED> instruction: 0xffffffad
   22a30:			; <UNDEFINED> instruction: 0xffffffad
   22a34:			; <UNDEFINED> instruction: 0xffffffad
   22a38:			; <UNDEFINED> instruction: 0xffffffad
   22a3c:			; <UNDEFINED> instruction: 0xffffffad
   22a40:			; <UNDEFINED> instruction: 0xffffffad
   22a44:			; <UNDEFINED> instruction: 0xffffffad
   22a48:	andeq	r0, r0, r1, ror #4
   22a4c:	andeq	r0, r0, r7, ror r2
   22a50:	andeq	r0, r0, pc, lsr #3
   22a54:			; <UNDEFINED> instruction: 0x1c7b6b29
   22a58:	blle	f348c <pclose@plt+0xefe7c>
   22a5c:	andcs	r2, r1, r4, lsr #6
   22a60:			; <UNDEFINED> instruction: 0xe76b7133
   22a64:	umaalne	pc, fp, r5, r8	; <UNPREDICTABLE>
   22a68:			; <UNDEFINED> instruction: 0xf0402900
   22a6c:			; <UNDEFINED> instruction: 0xf81981a1
   22a70:	tstcs	r1, r3
   22a74:	eorsvc	r4, r7, sl, lsl #5
   22a78:	veor	d23, d0, d17
   22a7c:	stmiavs	r8!, {r0, r1, r4, r5, r6, r7, pc}
   22a80:	addeq	lr, r3, r0, lsl #22
   22a84:	strtmi	r6, [r0], -r4, lsl #16
   22a88:	ldrbeq	pc, [pc], #-420	; 22a90 <pclose@plt+0x1f480>	; <UNPREDICTABLE>
   22a8c:	ldc	7, cr15, [lr], #896	; 0x380
   22a90:	vst3.32			; <UNDEFINED> instruction: 0xf484fab4
   22a94:	stmdbeq	r4!, {r0, r1, r4, r5, r7, r8, fp, ip, sp, lr}^
   22a98:	svclt	0x00182800
   22a9c:	vshl.u32	d18, d1, d4
   22aa0:			; <UNDEFINED> instruction: 0x71b31386
   22aa4:	msreq	CPSR_sxc, #-1073741783	; 0xc0000029
   22aa8:	vpadd.i8	q1, q0, q3
   22aac:	ldm	pc, {r0, r3, r4, r6, r7, pc}^	; <UNPREDICTABLE>
   22ab0:	teqeq	r9, r3, lsl r0	; <UNPREDICTABLE>
   22ab4:			; <UNDEFINED> instruction: 0x012b0132
   22ab8:	ldrdeq	r0, [r0, -r7]!
   22abc:	ldrsbeq	r0, [r7], #7
   22ac0:	ldrsbeq	r0, [r7], #7
   22ac4:	ldrdeq	r0, [r9], #7	; <UNPREDICTABLE>
   22ac8:	rsceq	r0, r9, r9, ror #1
   22acc:	rsceq	r0, r9, r9, ror #1
   22ad0:	rsceq	r0, r9, r9, ror #1
   22ad4:	rsceq	r0, r9, r9, ror #1
   22ad8:	ldrsbeq	r0, [r7], #7
   22adc:	sbcseq	r0, r7, r3, lsl #2
   22ae0:	tsteq	ip, r7, lsl r1
   22ae4:	ldrsbeq	r0, [r7], #7
   22ae8:	sbcseq	r0, r7, r4, ror r1
   22aec:	ldrsbeq	r0, [r7], #7
   22af0:	ldrsbeq	r0, [r7], #7
   22af4:	ldrsbeq	r0, [r7], #7
   22af8:	ldrsbeq	r0, [r7], #7
   22afc:	ldrsbeq	r0, [r7], #7
   22b00:	ldrsbeq	r0, [r7], #7
   22b04:	ldrsbeq	r0, [r7], #7
   22b08:	ldrdeq	r0, [ip, #-7]!
   22b0c:	ldrsbeq	r0, [r7], #7
   22b10:	ldrdeq	r0, [r4, #-7]!
   22b14:	ldrsbeq	r0, [r7], #7
   22b18:	ldrsbeq	r0, [r7], #7
   22b1c:	ldrsbeq	r0, [r7], #7
   22b20:	ldrsbeq	r0, [r7], #7
   22b24:	sbcseq	r0, r7, sl, asr r1
   22b28:	sbcseq	r0, r7, r0, asr r1
   22b2c:	ldrsbeq	r0, [r7], #7
   22b30:	ldrsbeq	r0, [r7], #7
   22b34:	ldrsbeq	r0, [r7], #7
   22b38:	ldrsbeq	r0, [r7], #7
   22b3c:	ldrsbeq	r0, [r7], #7
   22b40:	ldrsbeq	r0, [r7], #7
   22b44:	ldrsbeq	r0, [r7], #7
   22b48:	ldrdeq	r0, [r9, #-7]
   22b4c:	ldrsbeq	r0, [r7], #7
   22b50:	ldrdeq	r0, [r2, #-7]
   22b54:	ldrsbeq	r0, [r7], #7
   22b58:	ldrdeq	r0, [sp], #7
   22b5c:	ldrshteq	r0, [r2], #12
   22b60:	andcs	r6, r1, r3, ror r8
   22b64:	movwne	pc, #1059	; 0x423	; <UNPREDICTABLE>
   22b68:	mvnseq	pc, #35	; 0x23
   22b6c:	movwne	pc, #1091	; 0x443	; <UNPREDICTABLE>
   22b70:	rsbsvs	r4, r3, r3, lsl #6
   22b74:	vst1.64	{d14-d16}, [r8 :128], r2
   22b78:			; <UNDEFINED> instruction: 0xf5b25290
   22b7c:	svclt	0x00025f90
   22b80:	andcs	r2, r1, r8, lsl r3
   22b84:			; <UNDEFINED> instruction: 0xf47f7133
   22b88:			; <UNDEFINED> instruction: 0xe6d7aef5
   22b8c:	svcvs	0x0000f418
   22b90:	mrcge	4, 7, APSR_nzcv, cr0, cr15, {1}
   22b94:	andcs	r2, r1, sl, lsl #6
   22b98:			; <UNDEFINED> instruction: 0xe6cf7133
   22b9c:	svcpl	0x0000f418
   22ba0:	mcrge	4, 7, pc, cr8, cr15, {1}	; <UNPREDICTABLE>
   22ba4:	andcs	r2, r1, r8, lsl #6
   22ba8:			; <UNDEFINED> instruction: 0xe6c77133
   22bac:	svcpl	0x0000f418
   22bb0:	mcrge	4, 7, pc, cr0, cr15, {1}	; <UNPREDICTABLE>
   22bb4:	andcs	r2, r1, r9, lsl #6
   22bb8:			; <UNDEFINED> instruction: 0xe6bf7133
   22bbc:	andcs	r2, r1, fp, lsl #6
   22bc0:			; <UNDEFINED> instruction: 0xe6bb7133
   22bc4:	movwmi	pc, #8768	; 0x2240	; <UNPREDICTABLE>
   22bc8:	svceq	0x0003ea18
   22bcc:	mrcge	4, 6, APSR_nzcv, cr2, cr15, {3}
   22bd0:	andcs	r2, r1, r2, lsl r3
   22bd4:			; <UNDEFINED> instruction: 0xe6b17133
   22bd8:	andcs	r2, r1, r5, lsl #6
   22bdc:			; <UNDEFINED> instruction: 0xe6ad7133
   22be0:	movwmi	pc, #8768	; 0x2240	; <UNPREDICTABLE>
   22be4:	svceq	0x0003ea18
   22be8:	mcrge	4, 6, pc, cr4, cr15, {3}	; <UNPREDICTABLE>
   22bec:	andcs	r2, r1, r3, lsl r3
   22bf0:			; <UNDEFINED> instruction: 0xe6a37133
   22bf4:	andcs	r2, r1, r4, lsl r3
   22bf8:			; <UNDEFINED> instruction: 0xe69f7133
   22bfc:			; <UNDEFINED> instruction: 0xf04f1e3a
   22c00:	vsubw.s8	q8, q0, d8
   22c04:	b	223a0c <pclose@plt+0x2203fc>
   22c08:	svclt	0x00180303
   22c0c:	blcs	2b418 <pclose@plt+0x27e08>
   22c10:	ldrmi	fp, [r3], -ip, lsl #30
   22c14:	blcs	2b81c <pclose@plt+0x2820c>
   22c18:	mrcge	4, 4, APSR_nzcv, cr14, cr15, {3}
   22c1c:	tstcs	r0, #12, 4	; 0xc0000000
   22c20:	teqvc	r2, r1
   22c24:			; <UNDEFINED> instruction: 0xe6896033
   22c28:	addspl	pc, r0, #8, 8	; 0x8000000
   22c2c:	svcpl	0x0090f5b2
   22c30:	tstcs	r7, #2, 30
   22c34:	teqvc	r3, r1
   22c38:	mrcge	4, 4, APSR_nzcv, cr12, cr15, {3}
   22c3c:	vst1.16	{d14-d16}, [r8 :256], lr
   22c40:			; <UNDEFINED> instruction: 0xf5b24204
   22c44:			; <UNDEFINED> instruction: 0xf47f4f00
   22c48:			; <UNDEFINED> instruction: 0xe7a3ae95
   22c4c:	addspl	pc, r0, #8, 8	; 0x8000000
   22c50:	svcvc	0x0000f5b2
   22c54:	tstcs	r7, #2, 30
   22c58:	teqvc	r3, r2
   22c5c:	mcrge	4, 3, pc, cr14, cr15, {1}	; <UNPREDICTABLE>
   22c60:	strbt	r2, [fp], -r2
   22c64:	bl	fe5e0bec <pclose@plt+0xfe5dd5dc>
   22c68:	stmdavs	r3, {r1, r4, r5, r7, r8, fp, ip, sp, lr}
   22c6c:	andscc	pc, r7, r3, lsr r8	; <UNPREDICTABLE>
   22c70:	biceq	pc, r0, #201326595	; 0xc000003
   22c74:	svclt	0x00082f5f
   22c78:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
   22c7c:	addne	pc, r6, #-1946157055	; 0x8c000001
   22c80:			; <UNDEFINED> instruction: 0xe70f71b2
   22c84:	svcmi	0x0080f418
   22c88:	svccc	0x0031d1ea
   22c8c:	andcs	r2, r2, r4, lsl #6
   22c90:	teqvc	r3, r7, lsr r0
   22c94:	vst1.16	{d14-d16}, [r8 :64], r2
   22c98:			; <UNDEFINED> instruction: 0xf5b25290
   22c9c:	svclt	0x00027f00
   22ca0:	andcs	r2, r2, r8, lsl r3
   22ca4:	bicsle	r7, fp, r3, lsr r1
   22ca8:			; <UNDEFINED> instruction: 0xf418e648
   22cac:	bicsle	r4, r7, r4, lsl #30
   22cb0:	andcs	r2, r2, sl, lsl #6
   22cb4:			; <UNDEFINED> instruction: 0xe6417133
   22cb8:	svccs	0x0000f418
   22cbc:	andcs	sp, ip, #208, 2	; 0x34
   22cc0:	andcs	r2, r2, r6, lsl #6
   22cc4:	eorsvs	r7, r3, r2, lsr r1
   22cc8:	vmin.s8	d30, d0, d24
   22ccc:	b	2334dc <pclose@plt+0x22fecc>
   22cd0:	bcs	a34e0 <pclose@plt+0x9fed0>
   22cd4:	tstcs	r3, #2, 30
   22cd8:	teqvc	r3, r0, lsl r6
   22cdc:	strt	sp, [sp], -r0, asr #3
   22ce0:	svccs	0x0000f418
   22ce4:	andcs	sp, ip, #188, 2	; 0x2f
   22ce8:	andcs	r2, r2, r9, lsl #6
   22cec:	eorsvs	r7, r3, r2, lsr r1
   22cf0:	vmax.s8	d30, d0, d20
   22cf4:	b	233504 <pclose@plt+0x22fef4>
   22cf8:	bcs	a3508 <pclose@plt+0x9fef8>
   22cfc:	tstcs	r2, #2, 30
   22d00:	teqvc	r3, r0, lsl r6
   22d04:	ldr	sp, [r9], -ip, lsr #3
   22d08:	svcpl	0x0000f418
   22d0c:	movwcs	sp, #37288	; 0x91a8
   22d10:	teqvc	r3, r2
   22d14:			; <UNDEFINED> instruction: 0xf418e612
   22d18:			; <UNDEFINED> instruction: 0xd1a15f00
   22d1c:	andcs	r2, r2, r8, lsl #6
   22d20:			; <UNDEFINED> instruction: 0xe60b7133
   22d24:	svccs	0x0000f418
   22d28:	andcs	sp, ip, #-2147483610	; 0x80000026
   22d2c:	andcs	r2, r2, r0, lsl #7
   22d30:	eorsvs	r7, r3, r2, lsr r1
   22d34:			; <UNDEFINED> instruction: 0xf418e602
   22d38:	orrsle	r2, r1, r0, lsl #30
   22d3c:	andcs	r2, r2, r0, lsr #6
   22d40:	ldrb	r7, [fp, #307]!	; 0x133
   22d44:	svccs	0x0000f418
   22d48:			; <UNDEFINED> instruction: 0x2322d18a
   22d4c:	teqvc	r3, r2
   22d50:			; <UNDEFINED> instruction: 0xf418e5f4
   22d54:	orrle	r2, r3, r0, lsl #30
   22d58:	vst1.8	{d18-d21}, [pc], ip
   22d5c:	andcs	r7, r2, r0, lsl #7
   22d60:	eorsvs	r7, r3, r2, lsr r1
   22d64:			; <UNDEFINED> instruction: 0xf418e5ea
   22d68:			; <UNDEFINED> instruction: 0xf47f2f00
   22d6c:	andcs	sl, ip, #484	; 0x1e4
   22d70:	andcs	r2, r2, r0, asr #6
   22d74:	eorsvs	r7, r3, r2, lsr r1
   22d78:			; <UNDEFINED> instruction: 0xf418e5e0
   22d7c:			; <UNDEFINED> instruction: 0xf47f2f00
   22d80:			; <UNDEFINED> instruction: 0x2321af6f
   22d84:	teqvc	r3, r2
   22d88:			; <UNDEFINED> instruction: 0xf418e5d8
   22d8c:			; <UNDEFINED> instruction: 0xf47f2f00
   22d90:			; <UNDEFINED> instruction: 0x2323af67
   22d94:	teqvc	r3, r2
   22d98:			; <UNDEFINED> instruction: 0xf418e5d0
   22d9c:			; <UNDEFINED> instruction: 0xf47f2f00
   22da0:	andcs	sl, ip, #380	; 0x17c
   22da4:	movwvc	pc, #1103	; 0x44f	; <UNPREDICTABLE>
   22da8:	teqvc	r2, r2
   22dac:	strb	r6, [r5, #51]	; 0x33
   22db0:	vstrle	s4, [sp, #-4]
   22db4:	bl	7d060 <pclose@plt+0x79a50>
   22db8:			; <UNDEFINED> instruction: 0xf8510083
   22dbc:	tstcc	r1, r3, lsr #32
   22dc0:	stmibvs	r9!, {r0, r1, r2, r4, ip, lr, pc}^
   22dc4:	adcsmi	r3, r9, #524288	; 0x80000
   22dc8:	stmdavs	r1, {r1, ip, lr, pc}^
   22dcc:	andsle	r3, r0, r1, lsl #2
   22dd0:	umaaleq	pc, ip, r5, r8	; <UNPREDICTABLE>
   22dd4:	stmibvs	ip!, {r0, r3, r5, fp, sp, lr}
   22dd8:	stmiavs	r8!, {r6, r8, ip, sp, pc}^
   22ddc:			; <UNDEFINED> instruction: 0xf8504421
   22de0:	stcpl	0, cr0, [pc], {35}	; 0x23
   22de4:			; <UNDEFINED> instruction: 0xf57f0639
   22de8:	strb	sl, [r0], -r4, asr #28
   22dec:	cfstrspl	mvf4, [pc, #-100]	; 22d90 <pclose@plt+0x1f780>
   22df0:			; <UNDEFINED> instruction: 0xf819e63f
   22df4:	movwcs	r7, #4099	; 0x1003
   22df8:	eorsvc	r7, r7, r3, lsr r1
   22dfc:			; <UNDEFINED> instruction: 0xf7e0e642
   22e00:	svclt	0x0000e9e2
   22e04:	andeq	r9, r1, sl, asr r4
   22e08:	andeq	r0, r0, r0, ror #4
   22e0c:	andeq	r9, r1, r4, lsr #6
   22e10:	ldrbmi	lr, [r0, sp, lsr #18]!
   22e14:	strmi	r4, [sp], -r6, lsl #12
   22e18:			; <UNDEFINED> instruction: 0xf04f4692
   22e1c:			; <UNDEFINED> instruction: 0xf04f37ff
   22e20:	vadd.i8	d16, d8, d10
   22e24:			; <UNDEFINED> instruction: 0x46520930
   22e28:			; <UNDEFINED> instruction: 0x46284631
   22e2c:	stc2l	7, cr15, [r2], #1020	; 0x3fc
   22e30:	bvs	fed012e8 <pclose@plt+0xfecfdcd8>
   22e34:	stmdavc	sl!, {r1, sl, fp, sp}
   22e38:	adcsvs	r4, r3, #50331648	; 0x3000000
   22e3c:	ldccs	0, cr13, [r8], {32}
   22e40:	bcs	b52aa8 <pclose@plt+0xb4f498>
   22e44:	stccs	0, cr13, [r1], {30}
   22e48:			; <UNDEFINED> instruction: 0xf06fd002
   22e4c:	strb	r0, [sl, r1, lsl #14]!
   22e50:	teqeq	r0, r2, lsr #3	; <UNPREDICTABLE>
   22e54:	blcs	28f988 <pclose@plt+0x28c378>
   22e58:	movwcs	fp, #3980	; 0xf8c
   22e5c:	ldcne	3, cr2, [r8], #4
   22e60:	movwcs	fp, #3848	; 0xf08
   22e64:	rscsle	r2, r0, r0, lsl #22
   22e68:	andcs	pc, r7, #8, 22	; 0x2000
   22e6c:	svclt	0x00083701
   22e70:	sbcsle	r4, r8, pc, lsl #12
   22e74:	svclt	0x00a8454a
   22e78:			; <UNDEFINED> instruction: 0xf1a2464a
   22e7c:			; <UNDEFINED> instruction: 0xe7d20730
   22e80:	streq	pc, [r1, -pc, rrx]
   22e84:	pop	{r3, r4, r5, r9, sl, lr}
   22e88:	svclt	0x000087f0
   22e8c:	svcmi	0x00f0e92d
   22e90:	stc	6, cr4, [sp, #-512]!	; 0xfffffe00
   22e94:	strmi	r8, [ip], -r2, lsl #22
   22e98:	bleq	fe46121c <pclose@plt+0xfe45dc0c>
   22e9c:	ldmdbvc	r1, {r1, r2, r4, r9, sl, lr}
   22ea0:	bcc	45e6c8 <pclose@plt+0x45b0b8>
   22ea4:	blcc	fe261228 <pclose@plt+0xfe25dc18>
   22ea8:	adclt	r4, r9, r8, ror r4
   22eac:			; <UNDEFINED> instruction: 0xf8d41e4a
   22eb0:	stmiapl	r3, {ip, sp, pc}^
   22eb4:			; <UNDEFINED> instruction: 0x9327681b
   22eb8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   22ebc:	movwls	r9, #31541	; 0x7b35
   22ec0:	ldmdale	r9, {r0, r1, r5, r9, fp, sp}^
   22ec4:			; <UNDEFINED> instruction: 0xf012e8df
   22ec8:	subseq	r0, r8, r6, ror r2
   22ecc:	sbceq	r0, sp, #88	; 0x58
   22ed0:	ldrsheq	r0, [r8], #-34	; 0xffffffde
   22ed4:	eoreq	r0, r4, r8, asr r0
   22ed8:	ldrsheq	r0, [r8], #-49	; 0xffffffcf
   22edc:	movweq	r0, #41072	; 0xa070
   22ee0:	subseq	r0, r8, r8, asr r0
   22ee4:	subseq	r0, r8, r8, asr r0
   22ee8:	rsbseq	r0, r0, r8, asr r0
   22eec:	orreq	r0, r1, #112	; 0x70
   22ef0:	subseq	r0, r8, r8, asr r0
   22ef4:	rsbseq	r0, sp, fp, rrx
   22ef8:	subseq	r0, r8, r8, asr r0
   22efc:	subseq	r0, r8, r8, asr r0
   22f00:	subseq	r0, r8, r8, asr r0
   22f04:	rsbeq	r0, r6, #88	; 0x58
   22f08:	subeq	r0, r7, #1610612742	; 0x60000006
   22f0c:	mvneq	r0, #1879048196	; 0x70000004
   22f10:	bvc	45e778 <pclose@plt+0x45b168>
   22f14:	stmibvs	r5!, {r0, r6, r9, sl, lr}
   22f18:	stclne	6, cr4, [fp], #-192	; 0xffffff40
   22f1c:	vst4.32	{d22,d24,d26,d28}, [r7 :128], r3
   22f20:			; <UNDEFINED> instruction: 0xf7ff0200
   22f24:	ldmdbvc	r2!, {r0, r1, r2, r5, r6, sl, fp, ip, sp, lr, pc}
   22f28:	ldrdcc	pc, [r8], -r8	; <UNPREDICTABLE>
   22f2c:	svclt	0x00082a09
   22f30:	ldrmi	r2, [r8], #-512	; 0xfffffe00
   22f34:	eoreq	pc, r8, r8, asr #17
   22f38:	bichi	pc, r2, #0
   22f3c:	strtmi	r9, [r1], -r7, lsl #22
   22f40:			; <UNDEFINED> instruction: 0x46409a34
   22f44:	movwls	r3, #4609	; 0x1201
   22f48:	ldrtmi	r9, [r2], -r0, lsl #4
   22f4c:	bcc	45e7b4 <pclose@plt+0x45b1a4>
   22f50:			; <UNDEFINED> instruction: 0xff90f000
   22f54:	ldmdavs	fp, {r0, r1, r2, r8, r9, fp, ip, pc}
   22f58:	stmdblt	fp!, {r1, r9, sl, lr}^
   22f5c:	stmdbcs	r9, {r0, r4, r5, r8, fp, ip, sp, lr}
   22f60:			; <UNDEFINED> instruction: 0x83aef000
   22f64:			; <UNDEFINED> instruction: 0xf8dfb128
   22f68:	ldrmi	r1, [sl], -ip, asr #21
   22f6c:			; <UNDEFINED> instruction: 0xf7f94479
   22f70:	bls	22169c <pclose@plt+0x21e08c>
   22f74:	andsvs	r2, r3, r8, lsl #6
   22f78:	movwls	r2, #25344	; 0x6300
   22f7c:	bcs	fee61300 <pclose@plt+0xfee5dcf0>
   22f80:	bcc	feb61304 <pclose@plt+0xfeb5dcf4>
   22f84:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   22f88:	blls	9fcff8 <pclose@plt+0x9f99e8>
   22f8c:			; <UNDEFINED> instruction: 0xf040405a
   22f90:	stmdals	r6, {r0, r1, r4, r5, r6, r9, sl, pc}
   22f94:	ldc	0, cr11, [sp], #164	; 0xa4
   22f98:	pop	{r1, r8, r9, fp, pc}
   22f9c:	mrc	15, 0, r8, cr8, cr0, {7}
   22fa0:	bicseq	r3, pc, r0, lsl sl	; <UNPREDICTABLE>
   22fa4:	bichi	pc, r1, r0, lsl #2
   22fa8:	bcc	45e810 <pclose@plt+0x45b200>
   22fac:	bcs	45e814 <pclose@plt+0x45b204>
   22fb0:			; <UNDEFINED> instruction: 0xf100069d
   22fb4:			; <UNDEFINED> instruction: 0x06d881ba
   22fb8:	strthi	pc, [fp], #-256	; 0xffffff00
   22fbc:			; <UNDEFINED> instruction: 0xf0002909
   22fc0:	movwcs	r8, #884	; 0x374
   22fc4:	strls	r2, [r0], -r1
   22fc8:	cmpeq	r0, fp, lsl #2	; <UNPREDICTABLE>
   22fcc:			; <UNDEFINED> instruction: 0x461a7130
   22fd0:	eorseq	pc, r8, fp, lsl #2
   22fd4:	mrrc2	7, 15, pc, r2, cr10	; <UNPREDICTABLE>
   22fd8:	stmdacs	r0, {r1, r2, ip, pc}
   22fdc:	eorshi	pc, fp, #0
   22fe0:	bcs	45e848 <pclose@plt+0x45b238>
   22fe4:	ldrtmi	r4, [r0], -r1, asr #12
   22fe8:	stc2	7, cr15, [r4], {255}	; 0xff
   22fec:			; <UNDEFINED> instruction: 0xf8d87933
   22ff0:	blcs	5eb098 <pclose@plt+0x5e7a88>
   22ff4:	streq	lr, [r2, #-2816]	; 0xfffff500
   22ff8:	eorpl	pc, r8, r8, asr #17
   22ffc:	vst2.32	{d29-d30}, [pc :256], lr
   23000:	vsubl.s8	q11, d0, d0
   23004:			; <UNDEFINED> instruction: 0xf1a3028c
   23008:	sbcsmi	r0, sl, r2, lsl r4
   2300c:	vst3.32			; <UNDEFINED> instruction: 0xf484fab4
   23010:	b	13e4f60 <pclose@plt+0x13e1950>
   23014:	ldrle	r1, [r1, #1108]!	; 0x454
   23018:	bcs	86139c <pclose@plt+0x85dd8c>
   2301c:	ldm	r6, {r0, r1, r2, r4, r8, r9, fp, sp}
   23020:	ldrbtmi	r0, [sl], #-3
   23024:	bcs	fe45e84c <pclose@plt+0xfe45b23c>
   23028:	andls	sl, r8, #77824	; 0x13000
   2302c:	stm	r2, {r3, r9, fp, ip, pc}
   23030:			; <UNDEFINED> instruction: 0xf0000003
   23034:	blcs	5032c8 <pclose@plt+0x4ffcb8>
   23038:	bcs	45e8a0 <pclose@plt+0x45b290>
   2303c:	ldrtmi	r4, [r0], -r1, asr #12
   23040:	movwcs	fp, #7948	; 0x1f0c
   23044:	mvnscc	pc, #79	; 0x4f
   23048:			; <UNDEFINED> instruction: 0xf7ff9305
   2304c:			; <UNDEFINED> instruction: 0xf8d8fbd3
   23050:	ldrmi	r3, [r8], #-40	; 0xffffffd8
   23054:			; <UNDEFINED> instruction: 0xf8c89b06
   23058:	blcs	23100 <pclose@plt+0x1faf0>
   2305c:	rscshi	pc, r6, r0
   23060:			; <UNDEFINED> instruction: 0xf0402c00
   23064:	stcls	3, cr8, [r6, #-260]	; 0xfffffefc
   23068:	cdpvc	4, 2, cr9, cr11, cr9, {0}
   2306c:			; <UNDEFINED> instruction: 0xf0002b11
   23070:	blls	183410 <pclose@plt+0x17fe00>
   23074:	ldmdbeq	r8!, {r0, r1, r3, r8, ip, sp, lr, pc}
   23078:	beq	105f4ac <pclose@plt+0x105be9c>
   2307c:	movwcc	r4, #5674	; 0x162a
   23080:			; <UNDEFINED> instruction: 0x4648af15
   23084:			; <UNDEFINED> instruction: 0xf04f4651
   23088:	strls	r0, [r0, -r0, lsl #6]
   2308c:			; <UNDEFINED> instruction: 0xf04fbf0c
   23090:			; <UNDEFINED> instruction: 0xf04f0c0b
   23094:			; <UNDEFINED> instruction: 0xf88d0c0a
   23098:			; <UNDEFINED> instruction: 0xf7fac058
   2309c:	strmi	pc, [r2], -pc, ror #23
   230a0:			; <UNDEFINED> instruction: 0xf0002800
   230a4:	blls	1833ac <pclose@plt+0x17fd9c>
   230a8:	addsmi	r3, ip, #33554432	; 0x2000000
   230ac:	strls	sp, [sl], -lr, lsr #24
   230b0:	strtmi	r4, [r8], -r6, lsl #12
   230b4:			; <UNDEFINED> instruction: 0xf7fa4659
   230b8:	ldrtmi	pc, [r2], -r5, lsr #24	; <UNPREDICTABLE>
   230bc:	smlsdls	r0, r1, r6, r4
   230c0:	ldreq	pc, [r0], -pc, asr #32
   230c4:	subsvs	pc, r8, sp, lsl #17
   230c8:	strmi	r4, [r5], -r3, lsl #12
   230cc:			; <UNDEFINED> instruction: 0xf7fa4648
   230d0:	blx	fec6202c <pclose@plt+0xfec5ea1c>
   230d4:	strmi	pc, [r2], -r0, lsl #7
   230d8:	vstrcs.16	s0, [r0, #-182]	; 0xffffff4a	; <UNPREDICTABLE>
   230dc:	movwcs	fp, #7944	; 0x1f08
   230e0:			; <UNDEFINED> instruction: 0xf0402b00
   230e4:	ldrbmi	r8, [r1], -r0, lsr #1
   230e8:	strls	r4, [r0, -r8, asr #12]
   230ec:	streq	pc, [sl], -pc, asr #32
   230f0:	subsvs	pc, r8, sp, lsl #17
   230f4:	blx	ff0e10e6 <pclose@plt+0xff0ddad6>
   230f8:	stmdacs	r0, {r1, r2, r9, sl, lr}
   230fc:	addshi	pc, r3, r0
   23100:	strcc	r9, [r1], #-2821	; 0xfffff4fb
   23104:	lfmle	f4, 2, [r4, #624]	; 0x270
   23108:	strmi	r9, [r2], -sl, lsl #28
   2310c:	stmdbcs	r0, {r0, r3, r8, fp, ip, pc}
   23110:	mrshi	pc, (UNDEF: 0)	; <UNPREDICTABLE>
   23114:			; <UNDEFINED> instruction: 0x46484613
   23118:	strls	r4, [r0, -sl, lsl #12]
   2311c:	ldrcs	r4, [r0], #-1617	; 0xfffff9af
   23120:	subsmi	pc, r8, sp, lsl #17
   23124:	blx	feae1116 <pclose@plt+0xfeaddb06>
   23128:	ldmdavs	fp, {r0, r1, r2, r8, r9, fp, ip, pc}
   2312c:	cmple	sl, r0, lsl #22
   23130:	cdp	0, 1, cr9, cr8, cr6, {0}
   23134:	ldmdbvc	r3!, {r4, r9, fp, sp}
   23138:	strle	r0, [r4, #-465]	; 0xfffffe2f
   2313c:	svclt	0x00182b17
   23140:			; <UNDEFINED> instruction: 0xf0002b0b
   23144:	blcs	6034f0 <pclose@plt+0x5ffee0>
   23148:	svcge	0x0018f63f
   2314c:	andvs	pc, r0, #1325400064	; 0x4f000000
   23150:	addeq	pc, ip, #192, 4
   23154:	ldreq	pc, [r2], #-419	; 0xfffffe5d
   23158:	blx	fed334c8 <pclose@plt+0xfed2feb8>
   2315c:	ldrbeq	pc, [r2, r4, lsl #9]	; <UNPREDICTABLE>
   23160:	ldrbne	lr, [r4], #-2639	; 0xfffff5b1
   23164:	svcge	0x000af57f
   23168:	muleq	r3, r6, r8
   2316c:	bls	22ddd0 <pclose@plt+0x22a7c0>
   23170:	ldrdpl	pc, [r8], -r8	; <UNPREDICTABLE>
   23174:	andeq	lr, r3, r2, lsl #17
   23178:	svcge	0x005df47f
   2317c:	bcs	45e9e4 <pclose@plt+0x45b3d4>
   23180:			; <UNDEFINED> instruction: 0x46404631
   23184:	mcr2	7, 2, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
   23188:	strmi	r1, [r4], -r3, asr #24
   2318c:	stcne	0, cr13, [r7], {102}	; 0x66
   23190:	ldmdbvc	r3!, {r1, r2, ip, lr, pc}
   23194:			; <UNDEFINED> instruction: 0xf0002b18
   23198:	blcs	8341c <pclose@plt+0x7fe0c>
   2319c:	adchi	pc, r9, r0
   231a0:	bcc	45ea08 <pclose@plt+0x45b3f8>
   231a4:			; <UNDEFINED> instruction: 0xf1400298
   231a8:	blls	2441dc <pclose@plt+0x240bcc>
   231ac:	eorpl	pc, r8, r8, asr #17
   231b0:	muleq	r3, r3, r8
   231b4:	stm	r6, {r0, r8, r9, sp}
   231b8:	teqvc	r3, r3
   231bc:	stmdals	r6, {r0, r1, r2, r8, r9, fp, ip, pc}
   231c0:	blcs	3d234 <pclose@plt+0x39c24>
   231c4:	stmdacs	r0, {r2, r4, r5, r7, ip, lr, pc}
   231c8:			; <UNDEFINED> instruction: 0xe09dd1b2
   231cc:			; <UNDEFINED> instruction: 0xf3402c00
   231d0:	cfstr32cs	mvfx8, [r1], {68}	; 0x44
   231d4:	strbhi	pc, [ip, #-0]	; <UNPREDICTABLE>
   231d8:			; <UNDEFINED> instruction: 0xf10b9b06
   231dc:			; <UNDEFINED> instruction: 0xf8cd0938
   231e0:			; <UNDEFINED> instruction: 0xf10b8028
   231e4:	strls	r0, [fp], -r0, asr #20
   231e8:	strcs	sl, [r2, #-3861]	; 0xfffff0eb
   231ec:			; <UNDEFINED> instruction: 0x461e4698
   231f0:	strcc	lr, [r1, #-3]
   231f4:	vsubl.s8	q10, d16, d28
   231f8:			; <UNDEFINED> instruction: 0x4640809e
   231fc:			; <UNDEFINED> instruction: 0xf7fa4659
   23200:	ldrtmi	pc, [r2], -r1, lsl #23	; <UNPREDICTABLE>
   23204:	smlsdls	r0, r1, r6, r4
   23208:	ldreq	pc, [r0], -pc, asr #32
   2320c:	subsvs	pc, r8, sp, lsl #17
   23210:	strmi	r4, [r3], -r0, lsl #13
   23214:			; <UNDEFINED> instruction: 0xf7fa4648
   23218:	stmdacs	r0, {r0, r4, r5, r8, r9, fp, ip, sp, lr, pc}
   2321c:			; <UNDEFINED> instruction: 0xf1b8bf18
   23220:	strmi	r0, [r6], -r0, lsl #30
   23224:	bls	2179c0 <pclose@plt+0x2143b0>
   23228:	andsvs	r2, r3, ip, lsl #6
   2322c:	ldmdane	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   23230:	stmdals	r6, {r9, sp}
   23234:	andls	r4, r6, #2030043136	; 0x79000000
   23238:			; <UNDEFINED> instruction: 0xf864f7f9
   2323c:	mrc	6, 0, lr, cr8, cr14, {4}
   23240:			; <UNDEFINED> instruction: 0x46281a90
   23244:			; <UNDEFINED> instruction: 0xf7f9696a
   23248:			; <UNDEFINED> instruction: 0xe712f85d
   2324c:	ldmdavs	fp, {r0, r1, r2, r8, r9, fp, ip, pc}
   23250:			; <UNDEFINED> instruction: 0xf47f2b00
   23254:	movwcs	sl, #3729	; 0xe91
   23258:	strb	r9, [sl, -r6, lsl #6]!
   2325c:	blcs	81730 <pclose@plt+0x7e120>
   23260:	ldmdavc	r3!, {r0, r1, r2, r3, r6, r8, ip, lr, pc}
   23264:	cmple	ip, ip, lsr #22
   23268:	cfmuls	mvf2, mvf8, mvf0
   2326c:			; <UNDEFINED> instruction: 0x46312a10
   23270:			; <UNDEFINED> instruction: 0xf7ff4640
   23274:	strmi	pc, [r3], -sp, asr #27
   23278:	andls	r3, r5, r2, lsl #6
   2327c:	bls	1974c4 <pclose@plt+0x193eb4>
   23280:	svccc	0x00fff1b2
   23284:	addsmi	fp, r4, #24, 30	; 0x60
   23288:	ldmdbvc	r3!, {r0, r1, r3, r4, r5, sl, fp, ip, lr, pc}
   2328c:	teqle	r8, r8, lsl fp
   23290:			; <UNDEFINED> instruction: 0xd1223201
   23294:	svcmi	0x0000f5b4
   23298:	strcs	fp, [r0, #-4020]	; 0xfffff04c
   2329c:	bllt	96c6a8 <pclose@plt+0x969098>
   232a0:	bcs	45eb08 <pclose@plt+0x45b4f8>
   232a4:	ldrtmi	r4, [r0], -r1, asr #12
   232a8:	blx	fe9612ac <pclose@plt+0xfe95dc9c>
   232ac:	ldrdcc	pc, [r8], -r8	; <UNPREDICTABLE>
   232b0:			; <UNDEFINED> instruction: 0xf8c84418
   232b4:	stmdals	r6, {r3, r5}
   232b8:	sbcle	r2, r7, r0, lsl #16
   232bc:			; <UNDEFINED> instruction: 0x43239b05
   232c0:			; <UNDEFINED> instruction: 0xf8dfd184
   232c4:	strtmi	r1, [sl], -r0, lsl #15
   232c8:			; <UNDEFINED> instruction: 0xf7f94479
   232cc:	blls	221340 <pclose@plt+0x21dd30>
   232d0:	blcs	3d344 <pclose@plt+0x39d34>
   232d4:			; <UNDEFINED> instruction: 0xe7a9d0bf
   232d8:	blls	1872f4 <pclose@plt+0x183ce4>
   232dc:	svcmi	0x0000f5b3
   232e0:	strcs	fp, [r0, #-4020]	; 0xfffff04c
   232e4:	cfstr32cs	mvfx2, [r0, #-4]
   232e8:	bls	217658 <pclose@plt+0x214048>
   232ec:	andsvs	r2, r3, pc, lsl #6
   232f0:	ldmdavc	r3!, {r1, r3, sp, lr, pc}
   232f4:	adcsle	r2, r8, ip, lsr #22
   232f8:	bcc	45eb60 <pclose@plt+0x45b550>
   232fc:			; <UNDEFINED> instruction: 0xf53f029b
   23300:	bls	20f058 <pclose@plt+0x20ba48>
   23304:	andsvs	r2, r3, sl, lsl #6
   23308:	blcs	49f28 <pclose@plt+0x46918>
   2330c:	mrcge	4, 1, APSR_nzcv, cr4, cr15, {1}
   23310:	bls	29d148 <pclose@plt+0x299b38>
   23314:	str	r9, [ip, -r6, lsl #4]
   23318:	teqlt	r3, r6, lsl #22
   2331c:			; <UNDEFINED> instruction: 0x1728f8df
   23320:	andcs	r4, r0, #24, 12	; 0x1800000
   23324:			; <UNDEFINED> instruction: 0xf7f84479
   23328:	andcs	pc, r0, #948	; 0x3b4
   2332c:	bls	207b4c <pclose@plt+0x20453c>
   23330:	andsvs	r2, r3, sp, lsl #6
   23334:	strbmi	lr, [r3], -r2, lsr #12
   23338:			; <UNDEFINED> instruction: 0x860ae9dd
   2333c:	bls	187368 <pclose@plt+0x183d58>
   23340:	rscle	r4, r6, r2, lsr #5
   23344:			; <UNDEFINED> instruction: 0x46594618
   23348:	blx	ff761338 <pclose@plt+0xff75dd28>
   2334c:	stmdacs	r0, {r0, r2, r9, sl, lr}
   23350:	mcrge	4, 4, pc, cr11, cr15, {3}	; <UNPREDICTABLE>
   23354:			; <UNDEFINED> instruction: 0xf8dfe767
   23358:			; <UNDEFINED> instruction: 0xf1a136f4
   2335c:			; <UNDEFINED> instruction: 0xf8df0123
   23360:	blx	fec6cf28 <pclose@plt+0xfec69918>
   23364:	stflsd	f7, [r7], {129}	; 0x81
   23368:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
   2336c:	stmdbeq	r9, {r3, r4, r6, r9, sl, lr}^
   23370:	strne	lr, [r0], #-2509	; 0xfffff633
   23374:	ldrdne	pc, [r0], #-136	; 0xffffff78
   23378:	blx	ffa61372 <pclose@plt+0xffa5dd62>
   2337c:	blx	fec3d40c <pclose@plt+0xfec39dfc>
   23380:	andls	pc, r6, r0, lsl #7
   23384:	bcs	258f8 <pclose@plt+0x222e8>
   23388:	movwcs	fp, #3848	; 0xf08
   2338c:			; <UNDEFINED> instruction: 0xf43f2b00
   23390:	ldrb	sl, [r1, #3623]!	; 0xe27
   23394:			; <UNDEFINED> instruction: 0xf1a19c07
   23398:			; <UNDEFINED> instruction: 0xf8df0121
   2339c:	blx	fec70e84 <pclose@plt+0xfec6d874>
   233a0:			; <UNDEFINED> instruction: 0xf8dff181
   233a4:			; <UNDEFINED> instruction: 0x465826b4
   233a8:	ldrbtmi	r0, [fp], #-2377	; 0xfffff6b7
   233ac:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
   233b0:	ldrb	r1, [pc, r0, lsl #8]
   233b4:	ldrteq	pc, [r8], #-267	; 0xfffffef5	; <UNPREDICTABLE>
   233b8:	strbeq	pc, [r0, #-267]	; 0xfffffef5	; <UNPREDICTABLE>
   233bc:	strls	r2, [r0], -r0, lsl #6
   233c0:	strtmi	r4, [r9], -r0, lsr #12
   233c4:			; <UNDEFINED> instruction: 0xf7fa461a
   233c8:	andls	pc, r6, r9, asr sl	; <UNPREDICTABLE>
   233cc:	suble	r2, r2, r0, lsl #16
   233d0:	ldrsbcc	pc, [ip], #-139	; 0xffffff75	; <UNPREDICTABLE>
   233d4:			; <UNDEFINED> instruction: 0xf77f2b01
   233d8:			; <UNDEFINED> instruction: 0xf8cdae03
   233dc:			; <UNDEFINED> instruction: 0xf04fb020
   233e0:	vmov.f16	r0, s16
   233e4:	svcge	0x0015ba10
   233e8:			; <UNDEFINED> instruction: 0xa018f8dd
   233ec:			; <UNDEFINED> instruction: 0xf8d89705
   233f0:			; <UNDEFINED> instruction: 0xf8d83028
   233f4:	addsmi	r2, sl, #56	; 0x38
   233f8:	eorhi	pc, r7, #64, 6
   233fc:			; <UNDEFINED> instruction: 0x201cf8d8
   23400:			; <UNDEFINED> instruction: 0xf0004293
   23404:			; <UNDEFINED> instruction: 0xf8d88222
   23408:			; <UNDEFINED> instruction: 0xf8522008
   2340c:	movwcc	r3, #4131	; 0x1023
   23410:	andshi	pc, fp, #64	; 0x40
   23414:			; <UNDEFINED> instruction: 0x4641465a
   23418:			; <UNDEFINED> instruction: 0xf7ff4630
   2341c:			; <UNDEFINED> instruction: 0xf8d8f9eb
   23420:	movwcs	r1, #40	; 0x28
   23424:	ldrmi	r9, [sl], -r0, lsl #12
   23428:	strtmi	r4, [r9], -r8, lsl #8
   2342c:	eoreq	pc, r8, r8, asr #17
   23430:			; <UNDEFINED> instruction: 0xf7fa4620
   23434:	blls	1a1cc8 <pclose@plt+0x19e6b8>
   23438:			; <UNDEFINED> instruction: 0x46294652
   2343c:	subsls	pc, r8, sp, lsl #17
   23440:	strmi	r9, [r7], -r0, lsl #6
   23444:	strtmi	r4, [r0], -r3, lsl #12
   23448:	blx	661438 <pclose@plt+0x65de28>
   2344c:	svclt	0x00182800
   23450:	strmi	r2, [r2], r0, lsl #30
   23454:	andcs	sp, r0, #-1073741774	; 0xc0000032
   23458:	bls	207c78 <pclose@plt+0x204668>
   2345c:	andsvs	r2, r3, ip, lsl #6
   23460:	ldmdavs	r2!, {r2, r3, r7, r8, sl, sp, lr, pc}
   23464:			; <UNDEFINED> instruction: 0xf8db2401
   23468:	addsmi	r3, r4, r4, asr r0
   2346c:			; <UNDEFINED> instruction: 0xf0004023
   23470:			; <UNDEFINED> instruction: 0xf8db82b3
   23474:	movwcs	r0, #80	; 0x50
   23478:	cmpeq	r0, fp, lsl #2	; <UNPREDICTABLE>
   2347c:			; <UNDEFINED> instruction: 0x4320461a
   23480:	subseq	pc, r0, fp, asr #17
   23484:	eorseq	pc, r8, fp, lsl #2
   23488:			; <UNDEFINED> instruction: 0xf7fa9600
   2348c:	strdls	pc, [r6], -r7
   23490:	rscle	r2, r0, r0, lsl #16
   23494:	ldrdcs	pc, [ip], #-139	; 0xffffff75
   23498:			; <UNDEFINED> instruction: 0x3058f89b
   2349c:			; <UNDEFINED> instruction: 0xf8cb3201
   234a0:			; <UNDEFINED> instruction: 0xf043204c
   234a4:			; <UNDEFINED> instruction: 0xf88b0302
   234a8:	ldr	r3, [r9, #88]	; 0x58
   234ac:			; <UNDEFINED> instruction: 0xf10b2300
   234b0:			; <UNDEFINED> instruction: 0xf10b0140
   234b4:			; <UNDEFINED> instruction: 0x461a0038
   234b8:			; <UNDEFINED> instruction: 0xf7fa9600
   234bc:	ldrdls	pc, [r6], -pc	; <UNPREDICTABLE>
   234c0:	sbcle	r2, r8, r0, lsl #16
   234c4:	ldrsbcc	pc, [ip], #-139	; 0xffffff75	; <UNPREDICTABLE>
   234c8:			; <UNDEFINED> instruction: 0xf77f2b01
   234cc:			; <UNDEFINED> instruction: 0xf89bad89
   234d0:			; <UNDEFINED> instruction: 0xf0433058
   234d4:			; <UNDEFINED> instruction: 0xf88b0302
   234d8:	str	r3, [r1, #88]	; 0x58
   234dc:	vtst.8	d22, d0, d21
   234e0:	andsmi	r3, sp, #1006632960	; 0x3c000000
   234e4:			; <UNDEFINED> instruction: 0xf89bd02b
   234e8:			; <UNDEFINED> instruction: 0xf0133058
   234ec:			; <UNDEFINED> instruction: 0xd1260410
   234f0:	tsteq	r0, #67	; 0x43	; <UNPREDICTABLE>
   234f4:	subscc	pc, r8, fp, lsl #17
   234f8:	andeq	pc, r8, #19
   234fc:	orrshi	pc, ip, #64	; 0x40
   23500:	vaddw.s8	q9, q0, d0
   23504:			; <UNDEFINED> instruction: 0xf8cb31ff
   23508:			; <UNDEFINED> instruction: 0xf64f1064
   2350c:	vsra.s64	<illegal reg q11.5>, q15, #56
   23510:			; <UNDEFINED> instruction: 0xf8cb71ff
   23514:			; <UNDEFINED> instruction: 0xf64f1068
   23518:	vsra.s64	<illegal reg q11.5>, q15, #64
   2351c:			; <UNDEFINED> instruction: 0xf8cb71ff
   23520:	ldrbeq	r1, [r9, -ip, rrx]
   23524:	rsbcs	pc, r0, fp, asr #17
   23528:	cmphi	r7, #64, 2	; <UNPREDICTABLE>
   2352c:	rsbscs	pc, r0, fp, asr #17
   23530:	rsbscs	pc, r4, fp, asr #17
   23534:	rsbscs	pc, r8, fp, asr #17
   23538:	rsbscs	pc, ip, fp, asr #17
   2353c:			; <UNDEFINED> instruction: 0xf5a56835
   23540:			; <UNDEFINED> instruction: 0xf10b7380
   23544:			; <UNDEFINED> instruction: 0xf4330738
   23548:			; <UNDEFINED> instruction: 0xf10b7380
   2354c:			; <UNDEFINED> instruction: 0xf0400140
   23550:			; <UNDEFINED> instruction: 0xf5b5812e
   23554:	strls	r7, [r0], -r0, lsl #31
   23558:	cmnhi	sp, r0	; <UNPREDICTABLE>
   2355c:	ldrtmi	r2, [r8], -r5, lsl #4
   23560:			; <UNDEFINED> instruction: 0x461a6032
   23564:			; <UNDEFINED> instruction: 0xf7fa9105
   23568:	stmdbls	r5, {r0, r3, r7, r8, fp, ip, sp, lr, pc}
   2356c:	eorsvs	r2, r3, sl, lsl #6
   23570:	movwcs	r4, #1540	; 0x604
   23574:			; <UNDEFINED> instruction: 0x461a4638
   23578:	tstls	r5, r0, lsl #12
   2357c:			; <UNDEFINED> instruction: 0xf97ef7fa
   23580:	strtmi	r9, [r2], -r5, lsl #18
   23584:	ldrtmi	r4, [r8], -r5, lsl #12
   23588:	svcge	0x0015462b
   2358c:	strcs	r9, [sl, -r0, lsl #14]
   23590:	subsvc	pc, r8, sp, lsl #17
   23594:			; <UNDEFINED> instruction: 0xf972f7fa
   23598:			; <UNDEFINED> instruction: 0xf385fab5
   2359c:			; <UNDEFINED> instruction: 0x2c00095b
   235a0:	movwcs	fp, #7944	; 0x1f08
   235a4:	svclt	0x00082800
   235a8:	andls	r2, r6, r1, lsl #6
   235ac:			; <UNDEFINED> instruction: 0xf47f2b00
   235b0:	mrc	15, 0, sl, cr8, cr2, {2}
   235b4:			; <UNDEFINED> instruction: 0x46302a10
   235b8:			; <UNDEFINED> instruction: 0xf7ff4641
   235bc:			; <UNDEFINED> instruction: 0xf8d8f91b
   235c0:	ldrmi	r3, [r8], #-40	; 0xffffffd8
   235c4:	eoreq	pc, r8, r8, asr #17
   235c8:	ldrdcs	lr, [r1, -r8]
   235cc:	strcs	r2, [r0, -r0, lsr #32]
   235d0:			; <UNDEFINED> instruction: 0xf7df9710
   235d4:	tstcs	r1, ip, lsl #26
   235d8:	eorcs	r4, r8, r5, lsl #12
   235dc:	stc	7, cr15, [r6, #-892]	; 0xfffffc84
   235e0:	vst3.32			; <UNDEFINED> instruction: 0xf480fab0
   235e4:	stmdbeq	r4!, {r1, r7, r9, sl, lr}^
   235e8:	svclt	0x000842bd
   235ec:	cfstrscs	mvf2, [r0], {1}
   235f0:	mvnshi	pc, r0, asr #32
   235f4:	bcs	45ee5c <pclose@plt+0x45b84c>
   235f8:	ldrtmi	r4, [r0], -r1, asr #12
   235fc:	ldc2l	7, cr15, [r0, #-992]	; 0xfffffc20
   23600:	blcs	c1ad4 <pclose@plt+0xbe4c4>
   23604:			; <UNDEFINED> instruction: 0xf0004681
   23608:	blcs	683d9c <pclose@plt+0x68078c>
   2360c:	strls	fp, [sl], #-3864	; 0xfffff0e8
   23610:	sbcshi	pc, r8, r0
   23614:	bcs	45ee7c <pclose@plt+0x45b86c>
   23618:			; <UNDEFINED> instruction: 0xf8cd2b15
   2361c:			; <UNDEFINED> instruction: 0xf04fb014
   23620:	mufe	f0, f0, f0
   23624:	svclt	0x0004ba10
   23628:	teqvc	r3, r1, lsl #6
   2362c:	movwls	sl, #27415	; 0x6b17
   23630:	tstls	r9, r1, lsl fp
   23634:	bcc	fe45ee5c <pclose@plt+0xfe45b84c>
   23638:	vaddw.u8	<illegal reg q12.5>, q1, d8
   2363c:	movwls	r4, #49920	; 0xc300
   23640:	movwmi	pc, #962	; 0x3c2	; <UNPREDICTABLE>
   23644:	movwcs	r9, #4877	; 0x130d
   23648:	ldrtmi	r9, [r2], -r6, lsl #24
   2364c:	strbmi	r9, [r1], -r1, lsl #6
   23650:	beq	fe45eeb8 <pclose@plt+0xfe45b8a8>
   23654:			; <UNDEFINED> instruction: 0xf8cd464b
   23658:	ldrls	fp, [r2], #-0
   2365c:	ldrls	r2, [r1], #-1027	; 0xfffffbfd
   23660:			; <UNDEFINED> instruction: 0xf802f7ff
   23664:			; <UNDEFINED> instruction: 0xf0402800
   23668:	ldrbmi	r8, [sl], -fp, ror #1
   2366c:	ldrtmi	r4, [r0], -r1, asr #12
   23670:	ldc2	7, cr15, [r6, #-992]	; 0xfffffc20
   23674:	vmovne.32	r9, d10[0]
   23678:	andeq	pc, r2, #50	; 0x32
   2367c:	andle	r4, r6, r1, lsl #13
   23680:	bcs	c1b50 <pclose@plt+0xbe540>
   23684:	adcshi	pc, pc, r0
   23688:			; <UNDEFINED> instruction: 0xf0002a16
   2368c:	blcs	143a54 <pclose@plt+0x140444>
   23690:	teqhi	r9, #0, 4	; <UNPREDICTABLE>
   23694:			; <UNDEFINED> instruction: 0xf003e8df
   23698:	mcrmi	14, 3, r6, cr5, cr13, {3}
   2369c:	andcs	r0, r0, #52	; 0x34
   236a0:	bls	207ec0 <pclose@plt+0x2048b0>
   236a4:	andsvs	r2, r3, r5, lsl #6
   236a8:	cdp	4, 1, cr14, cr8, cr8, {3}
   236ac:			; <UNDEFINED> instruction: 0xf4133a10
   236b0:			; <UNDEFINED> instruction: 0xf47f3300
   236b4:	bls	20e8d4 <pclose@plt+0x20b2c4>
   236b8:	tstcs	r0, #402653184	; 0x18000000
   236bc:	ldrb	r6, [sp], #-19	; 0xffffffed
   236c0:	ldmdble	r5, {r3, r8, sl, fp, sp}
   236c4:			; <UNDEFINED> instruction: 0xf10bac15
   236c8:	strls	r0, [r0], #-320	; 0xfffffec0
   236cc:	eorseq	pc, r8, fp, lsl #2
   236d0:	ldrcs	r2, [r1], #-768	; 0xfffffd00
   236d4:	subsmi	pc, r8, sp, lsl #17
   236d8:			; <UNDEFINED> instruction: 0xf8d0f7fa
   236dc:	stmdacs	r0, {r1, r2, ip, pc}
   236e0:	mrcge	4, 5, APSR_nzcv, cr9, cr15, {1}
   236e4:	ldrbt	r6, [fp], #-325	; 0xfffffebb
   236e8:	strcs	r9, [r1], #-2822	; 0xfffff4fa
   236ec:	strt	r9, [r6], -r9, lsl #6
   236f0:	ldrsbcc	pc, [r4], #-139	; 0xffffff75	; <UNPREDICTABLE>
   236f4:	adcmi	r2, r9, r1, lsl #2
   236f8:			; <UNDEFINED> instruction: 0xf8cb430b
   236fc:	ubfx	r3, r4, #0, #2
   23700:			; <UNDEFINED> instruction: 0xf10a9912
   23704:	bge	42439c <pclose@plt+0x420d8c>
   23708:	andlt	pc, r8, sp, asr #17
   2370c:			; <UNDEFINED> instruction: 0xf10a9200
   23710:	tstls	r1, ip, lsl #4
   23714:			; <UNDEFINED> instruction: 0xf8d84629
   23718:			; <UNDEFINED> instruction: 0xf7fb0040
   2371c:	blls	2232e0 <pclose@plt+0x21fcd0>
   23720:	ldmdblt	r8!, {r3, r4, sp, lr}^
   23724:	blcs	c1bf8 <pclose@plt+0xbe5e8>
   23728:	blcs	5978e4 <pclose@plt+0x5942d4>
   2372c:	orrshi	pc, r6, r0
   23730:	str	r2, [r9, r0, lsl #6]
   23734:			; <UNDEFINED> instruction: 0x46289912
   23738:	mcr2	7, 6, pc, cr8, cr11, {7}	; <UNPREDICTABLE>
   2373c:	andsvs	r9, r8, r7, lsl #22
   23740:	rscle	r2, pc, r0, lsl #16
   23744:			; <UNDEFINED> instruction: 0xb014f8dd
   23748:			; <UNDEFINED> instruction: 0xf7df4628
   2374c:	ldrbmi	lr, [r0], -lr, ror #25
   23750:	blx	12e173c <pclose@plt+0x12de12c>
   23754:	ldmdavs	r8, {r0, r1, r2, r8, r9, fp, ip, pc}
   23758:			; <UNDEFINED> instruction: 0xf47f2800
   2375c:	andls	sl, r6, sp, lsl #24
   23760:	ldmdbls	r2, {r1, r2, r3, r4, r5, sl, sp, lr, pc}
   23764:			; <UNDEFINED> instruction: 0xf7fb4628
   23768:	blls	223234 <pclose@plt+0x21fc24>
   2376c:	stmdacs	r0, {r3, r4, sp, lr}
   23770:	ubfx	sp, r8, #1, #8
   23774:			; <UNDEFINED> instruction: 0x3014f8da
   23778:			; <UNDEFINED> instruction: 0xf8da9a08
   2377c:	addsmi	r0, r3, #0
   23780:	mrshi	pc, (UNDEF: 70)	; <UNPREDICTABLE>
   23784:	vmovne	r9, r9, s4, s5
   23788:	andsne	pc, r4, sl, asr #17
   2378c:	eorcs	pc, r3, r0, asr #16
   23790:			; <UNDEFINED> instruction: 0xf89de7c8
   23794:	andcs	r3, r1, #72	; 0x48
   23798:	tsteq	pc, r3	; <UNPREDICTABLE>
   2379c:	blx	a7d10 <pclose@plt+0xa4700>
   237a0:			; <UNDEFINED> instruction: 0xf855f101
   237a4:	movwmi	r2, #40995	; 0xa023
   237a8:	eorcs	pc, r3, r5, asr #16
   237ac:	movwcs	lr, #1978	; 0x7ba
   237b0:			; <UNDEFINED> instruction: 0x461a4638
   237b4:			; <UNDEFINED> instruction: 0xf7fa9600
   237b8:	andls	pc, r6, r1, ror #16
   237bc:			; <UNDEFINED> instruction: 0xf47f2800
   237c0:			; <UNDEFINED> instruction: 0xe648aef8
   237c4:	mulscc	r0, sl, r8
   237c8:			; <UNDEFINED> instruction: 0xf0434641
   237cc:			; <UNDEFINED> instruction: 0xf88a0301
   237d0:	mrc	0, 0, r3, cr8, cr0, {0}
   237d4:	ldrbeq	r3, [sl, #2576]	; 0xa10
   237d8:	bcs	45f040 <pclose@plt+0x45ba30>
   237dc:	stmdavs	fp!, {r1, r6, r8, r9, sl, fp, ip, sp, pc}
   237e0:	orrvs	pc, r0, #1124073472	; 0x43000000
   237e4:			; <UNDEFINED> instruction: 0xf8d8602b
   237e8:	strmi	r3, [r3], #-40	; 0xffffffd8
   237ec:			; <UNDEFINED> instruction: 0xf8c84630
   237f0:			; <UNDEFINED> instruction: 0xf7f83028
   237f4:	ldmdbvc	r3!, {r0, r2, r4, r6, sl, fp, ip, sp, lr, pc}
   237f8:	strmi	r2, [r1], r2, lsl #22
   237fc:	rschi	pc, r8, r0
   23800:	andls	r2, sl, #268435456	; 0x10000000
   23804:	bls	21d424 <pclose@plt+0x219e14>
   23808:			; <UNDEFINED> instruction: 0xf8dd2307
   2380c:	andsvs	fp, r3, r4, lsl r0
   23810:			; <UNDEFINED> instruction: 0x4641e79a
   23814:			; <UNDEFINED> instruction: 0xf7fe4630
   23818:	bls	2237d4 <pclose@plt+0x2201c4>
   2381c:			; <UNDEFINED> instruction: 0xf8d89934
   23820:	cdp	0, 1, cr5, cr8, cr8, {1}
   23824:	andls	r3, r1, #16, 20	; 0x10000
   23828:	tstls	r0, r2, lsr r6
   2382c:	strmi	r4, [r5], #-1569	; 0xfffff9df
   23830:			; <UNDEFINED> instruction: 0xf8c84640
   23834:			; <UNDEFINED> instruction: 0xf7ff5028
   23838:	andls	pc, r6, r9, lsr #22
   2383c:	bllt	fe7e1840 <pclose@plt+0xfe7de230>
   23840:			; <UNDEFINED> instruction: 0xf8dd9b07
   23844:	andsvs	fp, r8, r4, lsl r0
   23848:			; <UNDEFINED> instruction: 0xf8dde77e
   2384c:			; <UNDEFINED> instruction: 0xf8cdb020
   23850:			; <UNDEFINED> instruction: 0xf7ffa018
   23854:	andcs	fp, r6, #201728	; 0x31400
   23858:	eorsvs	r4, r2, r8, lsr r6
   2385c:	tstls	r5, sl, lsl r6
   23860:			; <UNDEFINED> instruction: 0xf80cf7fa
   23864:	stmdbls	r5, {r0, r3, r8, r9, sp}
   23868:			; <UNDEFINED> instruction: 0x46046033
   2386c:			; <UNDEFINED> instruction: 0xf8d8e681
   23870:	svcge	0x00153028
   23874:			; <UNDEFINED> instruction: 0x4641465a
   23878:	ldrtmi	r4, [r8], -r3, lsl #8
   2387c:	eorcc	pc, r8, r8, asr #17
   23880:	stc2	7, cr15, [lr], {248}	; 0xf8
   23884:			; <UNDEFINED> instruction: 0x2058f89d
   23888:	strmi	r2, [r3], -r2, lsl #20
   2388c:	bcs	597b80 <pclose@plt+0x594570>
   23890:	adcshi	pc, r4, r0
   23894:	ldmdage	r3, {r0, r8, sp}
   23898:	ldrtmi	r9, [sl], -r1, lsl #2
   2389c:			; <UNDEFINED> instruction: 0xf8cd4641
   238a0:	ldrls	fp, [r3], #-0
   238a4:	ldrls	sl, [r4], #-3103	; 0xfffff3e1
   238a8:	mrc2	7, 6, pc, cr14, cr14, {7}
   238ac:	bicle	r2, r7, r0, lsl #16
   238b0:			; <UNDEFINED> instruction: 0x4641465a
   238b4:			; <UNDEFINED> instruction: 0xf7f84630
   238b8:	blls	1a288c <pclose@plt+0x19f27c>
   238bc:	ldclvs	15, cr9, [fp, #68]	; 0x44
   238c0:	blcs	ab3b0 <pclose@plt+0xa7da0>
   238c4:	ldrbmi	fp, [r3], -ip, lsr #31
   238c8:			; <UNDEFINED> instruction: 0xf0322300
   238cc:	strmi	r0, [r1], r2, lsl #4
   238d0:	cmnhi	r4, r0	; <UNPREDICTABLE>
   238d4:			; <UNDEFINED> instruction: 0x1e919a13
   238d8:	tsteq	r2, r1, lsr r0	; <UNPREDICTABLE>
   238dc:	msrhi	SPSR_fsx, r0
   238e0:	svclt	0x000c2f03
   238e4:	tstcs	r0, r1, lsl #2
   238e8:			; <UNDEFINED> instruction: 0xf000910b
   238ec:	bcs	1040b4 <pclose@plt+0x100aa4>
   238f0:	bicshi	pc, sp, r0
   238f4:			; <UNDEFINED> instruction: 0xf0402f00
   238f8:			; <UNDEFINED> instruction: 0xf89d8167
   238fc:	stmdbls	fp, {r3, r6, lr}
   23900:	svclt	0x00082f00
   23904:	strmi	r2, [r8], -r1, lsl #2
   23908:			; <UNDEFINED> instruction: 0xf0002a00
   2390c:	bcs	103ea0 <pclose@plt+0x100890>
   23910:	cmphi	r0, r0, asr #32	; <UNPREDICTABLE>
   23914:	stmdavc	pc, {r2, r4, r8, fp, ip, pc}	; <UNPREDICTABLE>
   23918:			; <UNDEFINED> instruction: 0xf0002800
   2391c:	blcs	43e24 <pclose@plt+0x40814>
   23920:	mrshi	pc, (UNDEF: 66)	; <UNPREDICTABLE>
   23924:	movwls	r4, #46624	; 0xb620
   23928:	stc	7, cr15, [r4, #892]!	; 0x37c
   2392c:	blls	30a180 <pclose@plt+0x306b70>
   23930:	svclt	0x00182a03
   23934:	strmi	r2, [r4], -r0, lsl #20
   23938:	msrhi	CPSR_fsxc, r0, asr #32
   2393c:	movwls	r4, #46648	; 0xb638
   23940:	ldc	7, cr15, [r8, #892]	; 0x37c
   23944:	strmi	r9, [r7], -fp, lsl #22
   23948:	svccc	0x00fff1b7
   2394c:			; <UNDEFINED> instruction: 0xf1b4bf18
   23950:			; <UNDEFINED> instruction: 0xf0003fff
   23954:	bls	343f4c <pclose@plt+0x34093c>
   23958:	svclt	0x002c42a7
   2395c:			; <UNDEFINED> instruction: 0xf0022200
   23960:	bcs	2416c <pclose@plt+0x20b5c>
   23964:	msrhi	CPSR_fx, r0, asr #32
   23968:	bvs	64ff1c <pclose@plt+0x64c90c>
   2396c:	ldmdavs	sl, {r0, r3, r8, fp, ip, pc}^
   23970:			; <UNDEFINED> instruction: 0xf0004288
   23974:			; <UNDEFINED> instruction: 0xf8428183
   23978:	ldmvs	r9, {r5, lr}
   2397c:	vmovne	r6, r0, s20, s21
   23980:			; <UNDEFINED> instruction: 0xf8416218
   23984:	movwcs	r7, #34	; 0x22
   23988:	stceq	0, cr15, [r1], {79}	; 0x4f
   2398c:	svclt	0x008c429c
   23990:	andcs	r2, r1, #0, 4
   23994:	svclt	0x0038429f
   23998:	mrslt	r2, (UNDEF: 106)
   2399c:			; <UNDEFINED> instruction: 0xf0031158
   239a0:	blx	324224 <pclose@plt+0x320c14>
   239a4:			; <UNDEFINED> instruction: 0xf855f102
   239a8:	movwmi	r2, #40992	; 0xa020
   239ac:	eorcs	pc, r0, r5, asr #16
   239b0:			; <UNDEFINED> instruction: 0xf5b33301
   239b4:	mvnle	r7, r0, lsl #31
   239b8:	movwcs	r9, #2567	; 0xa07
   239bc:	ssat	r6, #18, r3
   239c0:	blcs	c1e94 <pclose@plt+0xbe884>
   239c4:	cfldrsge	mvf15, [sp], {127}	; 0x7f
   239c8:	movwcs	r9, #39431	; 0x9a07
   239cc:	ldr	r6, [fp], #19
   239d0:	movwcs	r9, #10759	; 0x2a07
   239d4:	ssat	r6, #24, r3
   239d8:	movwls	r9, #27143	; 0x6a07
   239dc:	andsvs	r2, r3, r6, lsl #6
   239e0:	blt	ff3619e4 <pclose@plt+0xff35e3d4>
   239e4:	strls	r4, [r6, -r8, lsr #12]
   239e8:	bl	fe7e196c <pclose@plt+0xfe7de35c>
   239ec:			; <UNDEFINED> instruction: 0xf7df4650
   239f0:	bls	21e868 <pclose@plt+0x21b258>
   239f4:	andsvs	r2, r3, ip, lsl #6
   239f8:	blt	ff0619fc <pclose@plt+0xff05e3ec>
   239fc:	ldrdcc	pc, [r8], -r8	; <UNPREDICTABLE>
   23a00:	bl	fe8ec20c <pclose@plt+0xfe8e8bfc>
   23a04:			; <UNDEFINED> instruction: 0xf8c80309
   23a08:	blls	46fab0 <pclose@plt+0x46c4a0>
   23a0c:			; <UNDEFINED> instruction: 0xe63e7132
   23a10:	movwcc	r0, #4179	; 0x1053
   23a14:	addseq	r9, r9, r8, lsl #6
   23a18:	bl	ff86199c <pclose@plt+0xff85e38c>
   23a1c:			; <UNDEFINED> instruction: 0xf0002800
   23a20:			; <UNDEFINED> instruction: 0xf8da8124
   23a24:			; <UNDEFINED> instruction: 0xf8ca3014
   23a28:	strt	r0, [fp], r0
   23a2c:	andeq	r8, r1, r0, asr #27
   23a30:	andeq	r0, r0, r0, ror #4
   23a34:			; <UNDEFINED> instruction: 0xffff9cc1
   23a38:	andeq	r8, r1, r4, ror #25
   23a3c:			; <UNDEFINED> instruction: 0xffff9143
   23a40:			; <UNDEFINED> instruction: 0xffff99f9
   23a44:			; <UNDEFINED> instruction: 0xffff9965
   23a48:			; <UNDEFINED> instruction: 0xffff9909
   23a4c:	andeq	r4, r0, r4, lsl #22
   23a50:	andeq	r7, r0, r6, asr #14
   23a54:	andeq	r7, r0, r6, asr r7
   23a58:	strdeq	r7, [r0], -r4
   23a5c:	ldrdcc	pc, [r8], -r8	; <UNPREDICTABLE>
   23a60:			; <UNDEFINED> instruction: 0xb014f8dd
   23a64:			; <UNDEFINED> instruction: 0xf8c8444b
   23a68:	blls	2afb10 <pclose@plt+0x2ac500>
   23a6c:	svcne	0x002bb14b
   23a70:	tsteq	ip, r5, lsl #2	; <UNPREDICTABLE>
   23a74:	svccs	0x0004f853
   23a78:	b	1bf44e4 <pclose@plt+0x1bf0ed4>
   23a7c:	andsvs	r0, sl, r2, lsl #4
   23a80:			; <UNDEFINED> instruction: 0xf8dbd1f8
   23a84:	stmdacs	r1, {r2, r3, r4, r6}
   23a88:			; <UNDEFINED> instruction: 0xf8dbdd0e
   23a8c:	svcne	0x002a303c
   23a90:	ldreq	pc, [ip], #-261	; 0xfffffefb
   23a94:			; <UNDEFINED> instruction: 0xf8523b04
   23a98:			; <UNDEFINED> instruction: 0xf8531f04
   23a9c:	addsmi	r7, r4, #4, 30
   23aa0:	tsteq	r7, r1, lsl #20
   23aa4:	mvnsle	r6, r1, lsl r0
   23aa8:			; <UNDEFINED> instruction: 0x3014f8da
   23aac:			; <UNDEFINED> instruction: 0xf8dabb5b
   23ab0:	bllt	10efb18 <pclose@plt+0x10ec508>
   23ab4:			; <UNDEFINED> instruction: 0x301cf8da
   23ab8:			; <UNDEFINED> instruction: 0xf8dabb2b
   23abc:	bllt	4efb44 <pclose@plt+0x4ec534>
   23ac0:	stcle	8, cr2, [r6, #-4]
   23ac4:	ldrdcc	pc, [r4], -sl	; <UNPREDICTABLE>
   23ac8:			; <UNDEFINED> instruction: 0xf89ab9eb
   23acc:	bfieq	r3, r0, #0, #28
   23ad0:	blge	518b3c <pclose@plt+0x51552c>
   23ad4:			; <UNDEFINED> instruction: 0x461c4650
   23ad8:			; <UNDEFINED> instruction: 0xf886f7f9
   23adc:	strls	r2, [r0], #-768	; 0xfffffd00
   23ae0:	cmpeq	r0, fp, lsl #2	; <UNPREDICTABLE>
   23ae4:	eorseq	pc, r8, fp, lsl #2
   23ae8:	strcs	r4, [r3], #-1562	; 0xfffff9e6
   23aec:			; <UNDEFINED> instruction: 0xf88d9513
   23af0:			; <UNDEFINED> instruction: 0xf7f94050
   23af4:	andls	pc, r6, r3, asr #29
   23af8:			; <UNDEFINED> instruction: 0xf47f2800
   23afc:	bls	20e4c8 <pclose@plt+0x20aeb8>
   23b00:	andsvs	r2, r3, ip, lsl #6
   23b04:			; <UNDEFINED> instruction: 0xf89be620
   23b08:			; <UNDEFINED> instruction: 0xf10b2058
   23b0c:	movwcs	r0, #1080	; 0x438
   23b10:			; <UNDEFINED> instruction: 0xf10baf13
   23b14:			; <UNDEFINED> instruction: 0xf0420140
   23b18:	strtmi	r0, [r0], -r2, lsl #4
   23b1c:	subscs	pc, r8, fp, lsl #17
   23b20:	ldrmi	r9, [sl], -r0, lsl #14
   23b24:	strcs	r9, [r6, -r8, lsl #14]
   23b28:			; <UNDEFINED> instruction: 0xf8cd9105
   23b2c:			; <UNDEFINED> instruction: 0xf88da04c
   23b30:			; <UNDEFINED> instruction: 0xf7f97050
   23b34:	andls	pc, r6, r3, lsr #29
   23b38:	rscle	r2, r0, r0, lsl #16
   23b3c:	svcne	0x002b9905
   23b40:	andseq	pc, ip, #1073741825	; 0x40000001
   23b44:	svceq	0x0004f853
   23b48:	addsmi	fp, sl, #48, 18	; 0xc0000
   23b4c:			; <UNDEFINED> instruction: 0x4628d1fa
   23b50:	b	ffae1ad4 <pclose@plt+0xffade4c4>
   23b54:	blt	1161b58 <pclose@plt+0x115e548>
   23b58:	movwcs	r9, #2568	; 0xa08
   23b5c:	tstls	r5, r0, lsr #12
   23b60:	ldrls	r2, [r3, #-1795]	; 0xfffff8fd
   23b64:	ldrmi	r9, [sl], -r0, lsl #4
   23b68:	subsvc	pc, r0, sp, lsl #17
   23b6c:	mcr2	7, 4, pc, cr6, cr9, {7}	; <UNPREDICTABLE>
   23b70:	strmi	r9, [r2], -r5, lsl #18
   23b74:	sbcle	r2, r2, r0, lsl #16
   23b78:	blls	1b5400 <pclose@plt+0x1b1df0>
   23b7c:	strls	sl, [r0], #-3093	; 0xfffff3eb
   23b80:			; <UNDEFINED> instruction: 0xf88d240a
   23b84:			; <UNDEFINED> instruction: 0xf7f94058
   23b88:	andls	pc, r6, r9, ror lr	; <UNPREDICTABLE>
   23b8c:			; <UNDEFINED> instruction: 0xf47f2800
   23b90:	ldr	sl, [r4, r7, lsr #20]!
   23b94:	cmnle	r4, r0, lsl #16
   23b98:	svcls	0x00149c12
   23b9c:	ldcls	6, cr14, [r2], {212}	; 0xd4
   23ba0:			; <UNDEFINED> instruction: 0xf47f2b00
   23ba4:	strb	sl, [pc], fp, asr #29
   23ba8:	bcs	10ffd8 <pclose@plt+0x10c9c8>
   23bac:	blls	398388 <pclose@plt+0x394d78>
   23bb0:			; <UNDEFINED> instruction: 0xf43f2b00
   23bb4:	adcmi	sl, r7, #232, 28	; 0xe80
   23bb8:	mcrge	4, 7, pc, cr5, cr15, {5}	; <UNPREDICTABLE>
   23bbc:	movwcs	r9, #47623	; 0xba07
   23bc0:			; <UNDEFINED> instruction: 0xb014f8dd
   23bc4:	ldr	r6, [pc, #19]!	; 23bdf <pclose@plt+0x205cf>
   23bc8:	mlaeq	ip, sp, r8, pc	; <UNPREDICTABLE>
   23bcc:	bcs	2cbd4 <pclose@plt+0x295c4>
   23bd0:	ldrmi	sp, [r4], -r0, ror #3
   23bd4:			; <UNDEFINED> instruction: 0x7050f89d
   23bd8:	strcs	lr, [r0], #1694	; 0x69e
   23bdc:	stmdbeq	r4, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   23be0:	bl	ff661b64 <pclose@plt+0xff65e554>
   23be4:	movwmi	pc, #260	; 0x104	; <UNPREDICTABLE>
   23be8:			; <UNDEFINED> instruction: 0xf10b3b01
   23bec:	stmdavs	r7, {r7, r9, sl, fp}
   23bf0:	andseq	pc, r8, r9, lsl #2
   23bf4:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   23bf8:	addeq	lr, r0, fp, lsl #22
   23bfc:	strbeq	lr, [r3, -r7, lsl #22]
   23c00:			; <UNDEFINED> instruction: 0x210046bc
   23c04:	svccs	0x0002f83c
   23c08:	vmul.i<illegal width 8>	<illegal reg q8.5>, q1, d3[4]
   23c0c:	blcs	17e4714 <pclose@plt+0x17e1104>
   23c10:	sadd16mi	fp, r3, r4
   23c14:	movweq	pc, #4162	; 0x1042	; <UNPREDICTABLE>
   23c18:	stmdavs	r3, {r0, r1, r5, r8, ip, sp, pc}
   23c1c:	vpmax.s8	d15, d1, d9
   23c20:	andvs	r4, r3, r3, lsl r3
   23c24:	stmdbcs	r0!, {r0, r8, ip, sp}
   23c28:	andcc	sp, r4, ip, ror #3
   23c2c:	strmi	r3, [r6, #1056]	; 0x420
   23c30:	strbeq	pc, [r0, -r7, lsl #2]	; <UNPREDICTABLE>
   23c34:	str	sp, [r2], #484	; 0x1e4
   23c38:	ldrb	r4, [r1, r1, lsr #13]
   23c3c:	stmib	sp, {r2, r4, fp, ip, pc}^
   23c40:			; <UNDEFINED> instruction: 0xf7df320e
   23c44:	ldmib	sp, {r6, r7, r8, r9, fp, sp, lr, pc}^
   23c48:	stmdacs	r1, {r1, r2, r3, r9, ip, sp}
   23c4c:	bls	21a17c <pclose@plt+0x216b6c>
   23c50:			; <UNDEFINED> instruction: 0xf8dd2303
   23c54:	andsvs	fp, r3, r4, lsl r0
   23c58:	strls	lr, [r9, #-1398]	; 0xfffffa8a
   23c5c:			; <UNDEFINED> instruction: 0xf7ff9d06
   23c60:	blcs	52478 <pclose@plt+0x4ee68>
   23c64:			; <UNDEFINED> instruction: 0x2700d099
   23c68:			; <UNDEFINED> instruction: 0xf8dde65c
   23c6c:	smlald	fp, r6, r4, r0
   23c70:	movwls	r9, #39686	; 0x9b06
   23c74:	bllt	1921c78 <pclose@plt+0x191e668>
   23c78:	b	fe961bfc <pclose@plt+0xfe95e5ec>
   23c7c:	movwls	r0, #57417	; 0xe049
   23c80:	ldrmi	r1, [r0], -fp, asr #24
   23c84:	addseq	r9, r9, r9, lsl #6
   23c88:			; <UNDEFINED> instruction: 0xf7df910b
   23c8c:	blls	3de734 <pclose@plt+0x3db124>
   23c90:	strmi	r9, [r2], -fp, lsl #18
   23c94:	andls	r6, fp, #152, 16	; 0x980000
   23c98:	b	fe861c1c <pclose@plt+0xfe85e60c>
   23c9c:	strmi	r9, [r1], -fp, lsl #20
   23ca0:	blls	3d0910 <pclose@plt+0x3cd300>
   23ca4:	bvs	6508cc <pclose@plt+0x64d2bc>
   23ca8:	smlabtcs	r1, r3, r9, lr
   23cac:	ldmdals	r4, {r0, r1, r5, r6, r9, sl, sp, lr, pc}
   23cb0:	andcc	lr, lr, #3358720	; 0x334000
   23cb4:	bl	fe1e1c38 <pclose@plt+0xfe1de628>
   23cb8:	stmiale	r8, {r0, fp, sp}^
   23cbc:	andcc	lr, lr, #3620864	; 0x374000
   23cc0:			; <UNDEFINED> instruction: 0xf43f2f00
   23cc4:			; <UNDEFINED> instruction: 0xf89dae1a
   23cc8:	strcs	r0, [r0], #-44	; 0xffffffd4
   23ccc:	ldmdals	r2, {r1, r5, r9, sl, sp, lr, pc}
   23cd0:	andcc	lr, lr, #3358720	; 0x334000
   23cd4:	bl	1de1c58 <pclose@plt+0x1dde648>
   23cd8:	andcc	lr, lr, #3620864	; 0x374000
   23cdc:	ldmle	r6!, {r0, fp, sp}
   23ce0:	adcle	r2, fp, r3, lsl #20
   23ce4:	stmdavc	ip, {r1, r4, r8, fp, ip, pc}
   23ce8:	ldrmi	lr, [r0], -r9, lsl #12
   23cec:			; <UNDEFINED> instruction: 0xb014f8dd
   23cf0:			; <UNDEFINED> instruction: 0xf7df9105
   23cf4:	stmdbls	r5, {r1, r3, r4, r9, fp, sp, lr, pc}
   23cf8:			; <UNDEFINED> instruction: 0xf7df4608
   23cfc:	bls	21e55c <pclose@plt+0x21af4c>
   23d00:	andsvs	r2, r3, ip, lsl #6
   23d04:	blmi	19d18c <pclose@plt+0x199b7c>
   23d08:	rscmi	pc, sp, #64, 12	; 0x4000000
   23d0c:	stmdami	r5, {r2, r8, fp, lr}
   23d10:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   23d14:	ldrbtmi	r3, [r8], #-832	; 0xfffffcc0
   23d18:	stcl	7, cr15, [lr], #-892	; 0xfffffc84
   23d1c:	muleq	r0, r8, lr
   23d20:	andeq	r6, r0, r2, ror #27
   23d24:	andeq	r1, r0, lr, lsr #23
   23d28:	svcmi	0x00f0e92d
   23d2c:	stc	6, cr4, [sp, #-616]!	; 0xfffffd98
   23d30:	strmi	r8, [pc], -r2, lsl #22
   23d34:	strmi	r4, [r1], sl, asr #26
   23d38:	ldrbtmi	r4, [sp], #-3146	; 0xfffff3b6
   23d3c:	ldmib	sp, {r0, r3, r7, ip, sp, pc}^
   23d40:	stmib	sp, {r2, r4, r9, sl, ip, sp, pc}^
   23d44:	stmdbpl	ip!, {r9, sl, ip, sp, pc}
   23d48:	stmdavs	r4!, {r0, r2, r4, r9, sl, lr}
   23d4c:			; <UNDEFINED> instruction: 0xf04f9407
   23d50:	stmdavs	ip, {sl}
   23d54:			; <UNDEFINED> instruction: 0xf7ff9402
   23d58:	ldmdavs	r2!, {r0, r3, r4, r7, fp, ip, sp, lr, pc}
   23d5c:			; <UNDEFINED> instruction: 0xf380fab0
   23d60:	bcs	262d4 <pclose@plt+0x22cc4>
   23d64:	movwcs	fp, #3848	; 0xf08
   23d68:	cmnle	r5, r0, lsl #22
   23d6c:	strmi	r7, [r4], -fp, lsr #18
   23d70:	rscseq	pc, r7, #3
   23d74:	suble	r2, r6, r2, lsl #20
   23d78:	blx	fef0a588 <pclose@plt+0xfef06f78>
   23d7c:	b	1421fb0 <pclose@plt+0x141e9a0>
   23d80:			; <UNDEFINED> instruction: 0x46111858
   23d84:	cmpcc	r0, r8, lsr r2
   23d88:	bcs	fe45f5b0 <pclose@plt+0xfe45bfa0>
   23d8c:	bne	45f5b4 <pclose@plt+0x45bfa4>
   23d90:	stmdbvc	fp!, {r0, r1, r2, sp, lr, pc}
   23d94:	svclt	0x00082c00
   23d98:			; <UNDEFINED> instruction: 0xf0034604
   23d9c:	bcs	a4980 <pclose@plt+0xa1370>
   23da0:	blcs	297e6c <pclose@plt+0x29485c>
   23da4:	strbmi	fp, [r3], -ip, lsl #30
   23da8:	movweq	pc, #4168	; 0x1048	; <UNPREDICTABLE>
   23dac:			; <UNDEFINED> instruction: 0x4653b35b
   23db0:	ldrtmi	r4, [r9], -sl, lsr #12
   23db4:	strls	r4, [r1], -r8, asr #12
   23db8:	andlt	pc, r0, sp, asr #17
   23dbc:			; <UNDEFINED> instruction: 0xf866f7ff
   23dc0:	blx	fec3de8c <pclose@plt+0xfec3a87c>
   23dc4:	strmi	pc, [r3], -r0, lsl #5
   23dc8:	stmdbcs	r0, {r1, r4, r6, r8, fp}
   23dcc:	andcs	fp, r0, #8, 30
   23dd0:			; <UNDEFINED> instruction: 0x2c00bb3a
   23dd4:	stmdacs	r0, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
   23dd8:	bge	19814c <pclose@plt+0x194b3c>
   23ddc:	andls	r9, r0, #2
   23de0:	cfmsub32	mvax1, mvfx4, mvfx8, mvfx2
   23de4:			; <UNDEFINED> instruction: 0xf04f1a10
   23de8:	mrc	12, 0, r0, cr8, cr0, {0}
   23dec:			; <UNDEFINED> instruction: 0xf88d0a90
   23df0:			; <UNDEFINED> instruction: 0xf7f9c018
   23df4:	blls	e3308 <pclose@plt+0xdfcf8>
   23df8:	stmdbvc	fp!, {r5, r6, r7, r8, ip, sp, pc}
   23dfc:			; <UNDEFINED> instruction: 0xf0034604
   23e00:	bcs	a49e4 <pclose@plt+0xa13d4>
   23e04:	bmi	658540 <pclose@plt+0x654f30>
   23e08:	ldrbtmi	r4, [sl], #-2838	; 0xfffff4ea
   23e0c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   23e10:	subsmi	r9, sl, r7, lsl #22
   23e14:	strtmi	sp, [r0], -r2, lsr #2
   23e18:	ldc	0, cr11, [sp], #36	; 0x24
   23e1c:	pop	{r1, r8, r9, fp, pc}
   23e20:	strdlt	r8, [ip, #240]	; 0xf0
   23e24:	andcs	r4, r0, #278528	; 0x44000
   23e28:	ldrmi	r4, [r4], -r0, lsr #12
   23e2c:			; <UNDEFINED> instruction: 0xf7f84479
   23e30:	strb	pc, [r8, r9, ror #20]!	; <UNPREDICTABLE>
   23e34:	strmi	r4, [r2], -lr, lsl #18
   23e38:	ldrbtmi	r4, [r9], #-1560	; 0xfffff9e8
   23e3c:	smlabtcs	r2, sp, r9, lr
   23e40:	blx	1861e28 <pclose@plt+0x185e818>
   23e44:	ldrdcs	lr, [r2, -sp]
   23e48:			; <UNDEFINED> instruction: 0xf7f84620
   23e4c:	bls	e27c0 <pclose@plt+0xdf1b0>
   23e50:	eorsvs	r2, r3, ip, lsl #6
   23e54:	bfi	r4, r4, #12, #11
   23e58:	ldrb	r2, [r4, r0, lsl #8]
   23e5c:	ldmib	r2!, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   23e60:	andeq	r7, r1, lr, lsr #30
   23e64:	andeq	r0, r0, r0, ror #4
   23e68:	andeq	r7, r1, lr, asr lr
   23e6c:			; <UNDEFINED> instruction: 0xffff8e01
   23e70:			; <UNDEFINED> instruction: 0xffff8df3
   23e74:	svcmi	0x00f0e92d
   23e78:	cdpmi	0, 4, cr11, cr3, cr9, {4}
   23e7c:	mcrrmi	6, 9, r4, r3, cr11
   23e80:	ldrbtmi	r4, [lr], #-1674	; 0xfffff976
   23e84:			; <UNDEFINED> instruction: 0xf8dd680d
   23e88:	strmi	r8, [r7], -ip, asr #32
   23e8c:			; <UNDEFINED> instruction: 0x46165934
   23e90:	strls	r6, [r7], #-2084	; 0xfffff7dc
   23e94:	streq	pc, [r0], #-79	; 0xffffffb1
   23e98:			; <UNDEFINED> instruction: 0xf8cd6d6c
   23e9c:	strls	r8, [r3], #-4
   23ea0:	strls	r9, [r0], #-3090	; 0xfffff3ee
   23ea4:			; <UNDEFINED> instruction: 0xff40f7ff
   23ea8:	ldrdcs	pc, [r0], -r8
   23eac:			; <UNDEFINED> instruction: 0xf380fab0
   23eb0:	bcs	26424 <pclose@plt+0x22e14>
   23eb4:	movwcs	fp, #3848	; 0xf08
   23eb8:	cmnle	r1, r0, lsl #22
   23ebc:	stmdbeq	r0, {r0, r1, r3, r6, sl, ip, sp, lr, pc}
   23ec0:	eors	r4, r3, r4, lsl #12
   23ec4:	blx	fed0ab14 <pclose@plt+0xfed07504>
   23ec8:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
   23ecc:	svclt	0x00182909
   23ed0:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
   23ed4:	stfvsp	f3, [fp, #-876]!	; 0xfffffc94
   23ed8:	bls	f5824 <pclose@plt+0xf2214>
   23edc:	movwls	r9, #10258	; 0x2812
   23ee0:	strbvs	r4, [sl, #-1627]!	; 0xfffff9a5
   23ee4:	andls	r4, r0, r2, lsr r6
   23ee8:			; <UNDEFINED> instruction: 0xf8cd4638
   23eec:			; <UNDEFINED> instruction: 0xf7ff8004
   23ef0:			; <UNDEFINED> instruction: 0xf8d8ff1b
   23ef4:	blx	fec27efc <pclose@plt+0xfec248ec>
   23ef8:	strmi	pc, [r3], -r0, lsl #5
   23efc:	stmdbcs	r0, {r1, r4, r6, r8, fp}
   23f00:	andcs	fp, r0, #8, 30
   23f04:	vstmdbvs	sl!, {d27-<overflow reg d43>}
   23f08:	movwmi	r9, #43266	; 0xa902
   23f0c:	stmdage	r5, {r1, r3, r5, r6, r8, sl, sp, lr}
   23f10:	andls	r4, r0, r2, lsr #12
   23f14:	cmpeq	r0, r5, lsl #2	; <UNPREDICTABLE>
   23f18:	eorseq	pc, r8, r5, lsl #2
   23f1c:	streq	pc, [sl], #-79	; 0xffffffb1
   23f20:	andsmi	pc, r8, sp, lsl #17
   23f24:	stc2	7, cr15, [sl], #996	; 0x3e4
   23f28:			; <UNDEFINED> instruction: 0xb3284604
   23f2c:	blcs	2c2400 <pclose@plt+0x2bedf0>
   23f30:			; <UNDEFINED> instruction: 0x464ad116
   23f34:			; <UNDEFINED> instruction: 0x46304639
   23f38:	mrrc2	7, 15, pc, ip, cr14	; <UNPREDICTABLE>
   23f3c:	bvs	feec2408 <pclose@plt+0xfeebedf8>
   23f40:	mvnseq	pc, #1
   23f44:	ldrmi	r2, [r0], #-2818	; 0xfffff4fe
   23f48:			; <UNDEFINED> instruction: 0xd1bb62b8
   23f4c:	ldrb	r2, [lr, r0, lsl #6]
   23f50:	stmdbmi	pc, {r2, r4, r5, r7, r8, ip, sp, pc}	; <UNPREDICTABLE>
   23f54:	andcs	r4, r0, #32, 12	; 0x2000000
   23f58:			; <UNDEFINED> instruction: 0x46144479
   23f5c:			; <UNDEFINED> instruction: 0xf9d2f7f8
   23f60:	blmi	2b6798 <pclose@plt+0x2b3188>
   23f64:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   23f68:	blls	1fdfd8 <pclose@plt+0x1fa9c8>
   23f6c:	qaddle	r4, sl, r9
   23f70:	andlt	r4, r9, r0, lsr #12
   23f74:	svchi	0x00f0e8bd
   23f78:			; <UNDEFINED> instruction: 0xf8c8230c
   23f7c:	strb	r3, [pc, r0]!
   23f80:	strb	r2, [sp, r0, lsl #8]!
   23f84:	ldmdb	lr, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   23f88:	andeq	r7, r1, r6, ror #27
   23f8c:	andeq	r0, r0, r0, ror #4
   23f90:			; <UNDEFINED> instruction: 0xffff8cd5
   23f94:	andeq	r7, r1, r4, lsl #26
   23f98:	svcmi	0x00f0e92d
   23f9c:	stc	6, cr4, [sp, #-16]!
   23fa0:	ldrmi	r8, [r5], -r4, lsl #22
   23fa4:	blcs	1062328 <pclose@plt+0x105ed18>
   23fa8:	stmdavs	r6!, {r0, r1, r2, r3, r4, r9, sl, lr}^
   23fac:	ldrbtmi	r4, [sl], #-1672	; 0xfffff978
   23fb0:	cdpcs	0, 8, cr11, cr7, cr3, {5}
   23fb4:	svcvc	0x00009002
   23fb8:			; <UNDEFINED> instruction: 0xf8df60e3
   23fbc:			; <UNDEFINED> instruction: 0xf0203b30
   23fc0:	ldmpl	r3, {r0, r1, r2, r3, r5, r6}^
   23fc4:			; <UNDEFINED> instruction: 0x9321681b
   23fc8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   23fcc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   23fd0:	adcvs	r7, r3, r0, lsr #14
   23fd4:	movwls	r6, #24995	; 0x61a3
   23fd8:	vadd.i8	d22, d0, d20
   23fdc:	blls	c5258 <pclose@plt+0xc1c48>
   23fe0:	smlabbcs	r0, r8, r2, r2
   23fe4:	addsvs	r4, sl, r0, lsr #12
   23fe8:	b	e61f6c <pclose@plt+0xe5e95c>
   23fec:			; <UNDEFINED> instruction: 0x23aaf64a
   23ff0:			; <UNDEFINED> instruction: 0x23aaf6c0
   23ff4:	addsmi	r2, sp, #-268435455	; 0xf0000001
   23ff8:			; <UNDEFINED> instruction: 0xf0806422
   23ffc:			; <UNDEFINED> instruction: 0xf10581dd
   24000:			; <UNDEFINED> instruction: 0xf8c40a01
   24004:	b	140c01c <pclose@plt+0x1408a0c>
   24008:			; <UNDEFINED> instruction: 0xf7df00ca
   2400c:	eorvs	lr, r0, ip, ror r9
   24010:			; <UNDEFINED> instruction: 0xf0002d00
   24014:	smlabbcs	r1, pc, r4, r8	; <UNPREDICTABLE>
   24018:	addmi	r0, sp, #73	; 0x49
   2401c:	mcrne	2, 2, sp, cr14, cr12, {7}
   24020:			; <UNDEFINED> instruction: 0xf7de200c
   24024:	strbtvs	lr, [r6], #-4068	; 0xfffff01c
   24028:			; <UNDEFINED> instruction: 0xf7df6220
   2402c:			; <UNDEFINED> instruction: 0x4603e930
   24030:	strbvs	r2, [r3, #14]!
   24034:	b	fe361fb8 <pclose@plt+0xfe35e9a8>
   24038:			; <UNDEFINED> instruction: 0xf0037803
   2403c:	blcs	1564fc0 <pclose@plt+0x15619b0>
   24040:	stmdavc	r3, {r1, r3, r4, r8, ip, lr, pc}^
   24044:	bicseq	pc, pc, #3
   24048:	tstle	r5, r4, asr fp
   2404c:			; <UNDEFINED> instruction: 0xf0037883
   24050:	blcs	11a4fd4 <pclose@plt+0x11a19c4>
   24054:	stmiavc	r3, {r4, r8, ip, lr, pc}^
   24058:	svclt	0x000c2b2d
   2405c:	movwcs	r2, #13060	; 0x3304
   24060:	stclpl	8, cr1, [r3], {194}	; 0xc2
   24064:	tstle	r7, r8, lsr fp
   24068:	stmdblt	fp!, {r0, r1, r4, r6, fp, ip, sp, lr}
   2406c:			; <UNDEFINED> instruction: 0x3058f894
   24070:	movweq	pc, #16451	; 0x4043	; <UNPREDICTABLE>
   24074:	subscc	pc, r8, r4, lsl #17
   24078:			; <UNDEFINED> instruction: 0xf8946de2
   2407c:	bcs	701e4 <pclose@plt+0x6cbd4>
   24080:	biceq	pc, r3, #-1140850687	; 0xbc000001
   24084:	subscc	pc, r8, r4, lsl #17
   24088:	sbcslt	sp, lr, #8, 26	; 0x200
   2408c:			; <UNDEFINED> instruction: 0x0604f016
   24090:			; <UNDEFINED> instruction: 0x81acf000
   24094:	bcc	1662418 <pclose@plt+0x165ee08>
   24098:	mvnvs	r4, #2063597568	; 0x7b000000
   2409c:	blcs	3e130 <pclose@plt+0x3ab20>
   240a0:	orrhi	pc, sl, r0
   240a4:	blcs	3e938 <pclose@plt+0x3b328>
   240a8:	orrhi	pc, r6, r0
   240ac:	tstcs	r0, r2, lsl #28
   240b0:	stmdage	sp, {r2, r3, r6, r9, sp}
   240b4:	orreq	pc, r0, #117440512	; 0x7000000
   240b8:	ldmdbvs	r6!, {r1, r2, r8, ip, pc}^
   240bc:			; <UNDEFINED> instruction: 0xf7df9303
   240c0:	stmdbls	r3, {r1, r2, r3, r6, r7, r8, fp, sp, lr, pc}
   240c4:	cdpne	13, 0, cr6, cr8, cr2, {7}
   240c8:	stmdbeq	r1, {r1, r2, r6, r9, fp, sp, lr, pc}
   240cc:			; <UNDEFINED> instruction: 0x3058f894
   240d0:	andcs	fp, r1, r8, lsl pc
   240d4:			; <UNDEFINED> instruction: 0x0100f1b9
   240d8:	mcrge	6, 0, r9, cr12, cr12, {0}
   240dc:	tstcs	r1, r8, lsl pc
   240e0:	rsbseq	pc, r8, sp, lsl #17
   240e4:	eorshi	pc, r0, sp, asr #17
   240e8:	addeq	pc, r0, r3, asr #7
   240ec:	ldrpl	lr, [r7, #-2509]	; 0xfffff633
   240f0:	biceq	pc, r0, #201326595	; 0xc000003
   240f4:	ldrpl	lr, [r9, #-2509]	; 0xfffff633
   240f8:	rsbsne	pc, fp, sp, lsl #17
   240fc:	rsbseq	pc, r9, sp, lsl #17
   24100:	rsbscc	pc, sl, sp, lsl #17
   24104:	sfmcs	f1, 1, [r0, #-128]	; 0xffffff80
   24108:	cmphi	r8, r0, asr #32	; <UNPREDICTABLE>
   2410c:			; <UNDEFINED> instruction: 0xf8ddb109
   24110:	blls	1041e8 <pclose@plt+0x100bd8>
   24114:	eorshi	pc, r4, sp, asr #17
   24118:	eorsle	r2, r6, r0, lsl #22
   2411c:	vpmax.u8	d18, d0, d1
   24120:			; <UNDEFINED> instruction: 0x463083f5
   24124:	blx	ff6e210c <pclose@plt+0xff6deafc>
   24128:	blls	552730 <pclose@plt+0x54f120>
   2412c:	vqsub.u8	d20, d16, d13
   24130:	blls	5051e4 <pclose@plt+0x501bd4>
   24134:	ldmdbls	r5, {r1, r5, r6, r7, r8, sl, fp, sp, lr}
   24138:	addsmi	r4, r9, #318767104	; 0x13000000
   2413c:	strthi	pc, [r4], #-768	; 0xfffffd00
   24140:	ldrtmi	r0, [r0], -r9, asr #32
   24144:			; <UNDEFINED> instruction: 0xf91ef7f8
   24148:	rscle	r2, sl, r0, lsl #16
   2414c:	andls	r9, r6, r2, lsl #22
   24150:	blvs	febfe1cc <pclose@plt+0xfebfabbc>
   24154:	ldrtmi	fp, [r8], -pc, lsr #2
   24158:			; <UNDEFINED> instruction: 0xf7de683f
   2415c:	svccs	0x0000efe6
   24160:	tstcs	pc, #1073741886	; 0x4000003e
   24164:	strtvs	r2, [fp], #-1792	; 0xfffff900
   24168:	stmib	r5, {r3, r5, r8, fp, sp, lr}^
   2416c:			; <UNDEFINED> instruction: 0xf7de770d
   24170:			; <UNDEFINED> instruction: 0x4630efdc
   24174:			; <UNDEFINED> instruction: 0xf7f8612f
   24178:	qadd16mi	pc, r0, r5	; <UNPREDICTABLE>
   2417c:			; <UNDEFINED> instruction: 0xff24f7f8
   24180:	stmdals	r6, {r1, r8, r9, fp, ip, pc}
   24184:	subsvs	r6, pc, pc, lsl r0	; <UNPREDICTABLE>
   24188:	bcs	9c610 <pclose@plt+0x99000>
   2418c:	cmphi	r4, #0, 6	; <UNPREDICTABLE>
   24190:			; <UNDEFINED> instruction: 0xf1b99a15
   24194:			; <UNDEFINED> instruction: 0xf0000f00
   24198:	lfmls	f0, 1, [r8, #-216]	; 0xffffff28
   2419c:	addsmi	r9, r5, #19456	; 0x4c00
   241a0:	ldrmi	fp, [r5], -r8, lsr #31
   241a4:	vqsub.u8	d20, d16, d13
   241a8:	ssatmi	r8, #5, r7, asr #8
   241ac:	and	r4, r0, r1, asr #12
   241b0:	bls	34a5ec <pclose@plt+0x346fdc>
   241b4:	ldrmi	r9, [sl], #-3090	; 0xfffff3ee
   241b8:	ldcpl	8, cr9, [r2, #-112]	; 0xffffff90
   241bc:	strbpl	r5, [sl], #3202	; 0xc82
   241c0:	addsmi	r3, sp, #67108864	; 0x4000000
   241c4:			; <UNDEFINED> instruction: 0x4664d1f4
   241c8:	ldrls	r2, [r3, #-768]	; 0xfffffd00
   241cc:	movwls	r9, #25876	; 0x6514
   241d0:	vstrge	d9, [r7, #-8]
   241d4:	andeq	pc, r0, #1191182336	; 0x47000000
   241d8:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   241dc:	ldrtmi	r4, [r1], -r8, lsr #12
   241e0:	ldrdls	pc, [r0], -r3
   241e4:	bpl	45fa10 <pclose@plt+0x45c400>
   241e8:	andshi	pc, r8, r3, asr #17
   241ec:	addvc	pc, r0, r9, asr #17
   241f0:	blx	621f2 <pclose@plt+0x5ebe2>
   241f4:	stmdbge	r6, {r1, r2, r4, r8, sl, fp, ip, pc}
   241f8:	tstls	r1, fp, lsr r6
   241fc:	bcs	45fa68 <pclose@plt+0x45c458>
   24200:			; <UNDEFINED> instruction: 0xf8cd9902
   24204:	strmi	r8, [r5], #-0
   24208:	ldrls	r4, [r6, #-1584]	; 0xfffff9d0
   2420c:	mrc2	7, 1, pc, cr2, cr15, {7}
   24210:	strmi	r9, [r5], -r6, lsl #22
   24214:			; <UNDEFINED> instruction: 0xf0402b00
   24218:	bge	285084 <pclose@plt+0x281a74>
   2421c:	ldreq	pc, [r8, -r9, lsl #2]!
   24220:	cmpeq	r0, r9, lsl #2	; <UNPREDICTABLE>
   24224:	cdp	2, 0, cr9, cr8, cr0, {0}
   24228:			; <UNDEFINED> instruction: 0x46382a90
   2422c:			; <UNDEFINED> instruction: 0xf04f461a
   24230:	tstls	r4, r2, lsl #24
   24234:	eorgt	pc, r8, sp, lsl #17
   24238:	blx	862226 <pclose@plt+0x85ec16>
   2423c:	strmi	r9, [r0], r4, lsl #18
   24240:	cmplt	sp, r3, lsl #12
   24244:	strtmi	r4, [sl], -r3, asr #12
   24248:	bhi	5f984 <pclose@plt+0x5c374>
   2424c:	ldrcs	r4, [r0, #-1592]	; 0xfffff9c8
   24250:	eorpl	pc, r8, sp, lsl #17
   24254:	blx	4e2242 <pclose@plt+0x4dec32>
   24258:	strmi	r4, [r0], r3, asr #12
   2425c:			; <UNDEFINED> instruction: 0xf788fab8
   24260:	ldmdbeq	pc!, {r1, r9, fp, ip, pc}^	; <UNPREDICTABLE>
   24264:	svclt	0x00082b00
   24268:	ldmdavs	r5, {r0, r8, r9, sl, sp}
   2426c:			; <UNDEFINED> instruction: 0xf0402f00
   24270:	stmdavs	fp!, {r0, r2, r7, r8, r9, pc}^
   24274:	bleq	3603b8 <pclose@plt+0x35cda8>
   24278:	eorshi	pc, r4, r4, asr #17
   2427c:	beq	fe11ebc0 <pclose@plt+0xfe11b5b0>
   24280:			; <UNDEFINED> instruction: 0xf803fb0b
   24284:			; <UNDEFINED> instruction: 0xf7df4650
   24288:			; <UNDEFINED> instruction: 0x4681e83e
   2428c:			; <UNDEFINED> instruction: 0xf8c54650
   24290:			; <UNDEFINED> instruction: 0xf7df900c
   24294:			; <UNDEFINED> instruction: 0x4682e838
   24298:			; <UNDEFINED> instruction: 0xf8c54640
   2429c:			; <UNDEFINED> instruction: 0xf7dfa010
   242a0:			; <UNDEFINED> instruction: 0x4603e832
   242a4:	cmnvs	fp, r0, asr #12
   242a8:			; <UNDEFINED> instruction: 0xf7df9304
   242ac:	blls	15e364 <pclose@plt+0x15ad54>
   242b0:			; <UNDEFINED> instruction: 0xf1b961a8
   242b4:			; <UNDEFINED> instruction: 0xf0000f00
   242b8:			; <UNDEFINED> instruction: 0xf1ba82bc
   242bc:			; <UNDEFINED> instruction: 0xf0000f00
   242c0:	blcs	44da8 <pclose@plt+0x41798>
   242c4:	adcshi	pc, r5, #0
   242c8:			; <UNDEFINED> instruction: 0xf0002800
   242cc:	blls	c4d9c <pclose@plt+0xc178c>
   242d0:			; <UNDEFINED> instruction: 0x8018f8d3
   242d4:	addeq	lr, r8, pc, asr #20
   242d8:	ldmda	r4, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   242dc:	addeq	pc, r4, r5, asr #17
   242e0:	stmdacc	r4, {r3, r8, r9, ip, sp, pc}
   242e4:	svceq	0x0000f1b8
   242e8:			; <UNDEFINED> instruction: 0xf840d004
   242ec:	strcc	r7, [r1, -r4, lsl #30]
   242f0:	mvnsle	r4, r7, asr #10
   242f4:	ubfxne	pc, pc, #17, #29
   242f8:	blvs	1a35ba8 <pclose@plt+0x1a32598>
   242fc:			; <UNDEFINED> instruction: 0xf7f84479
   24300:	blls	e237c <pclose@plt+0xded6c>
   24304:	svccs	0x0000699f
   24308:	tsthi	r8, #0	; <UNPREDICTABLE>
   2430c:	ldrdeq	pc, [r4], r5
   24310:	svcne	0x00022300
   24314:	movwcc	lr, #4099	; 0x1003
   24318:			; <UNDEFINED> instruction: 0xf00042bb
   2431c:			; <UNDEFINED> instruction: 0xf8528311
   24320:	addmi	r1, fp, #4, 30
   24324:			; <UNDEFINED> instruction: 0xf8dfd0f7
   24328:	bls	aa270 <pclose@plt+0xa6c60>
   2432c:	ldrbtmi	r6, [r9], #-2920	; 0xfffff498
   24330:			; <UNDEFINED> instruction: 0xffe8f7f7
   24334:			; <UNDEFINED> instruction: 0xf47f2800
   24338:			; <UNDEFINED> instruction: 0xf8dfaf09
   2433c:	strtmi	r1, [sl], -r0, asr #15
   24340:	ldrbtmi	r6, [r9], #-2920	; 0xfffff498
   24344:			; <UNDEFINED> instruction: 0xffdef7f7
   24348:	stmdacs	r0, {r0, r2, ip, pc}
   2434c:	cmnhi	r6, #64	; 0x40	; <UNPREDICTABLE>
   24350:	sbfxne	pc, pc, #17, #13
   24354:	blvs	1a35c04 <pclose@plt+0x1a325f4>
   24358:	bvs	45fb80 <pclose@plt+0x45c570>
   2435c:			; <UNDEFINED> instruction: 0xf04f4479
   24360:			; <UNDEFINED> instruction: 0xf7f70b0c
   24364:			; <UNDEFINED> instruction: 0xf8d5ffeb
   24368:	strls	r8, [r4], #-52	; 0xffffffcc
   2436c:	mulsne	r8, r8, r8
   24370:			; <UNDEFINED> instruction: 0x301cf8d8
   24374:	bcs	3abda4 <pclose@plt+0x3a8794>
   24378:	ldm	pc, {r1, r4, r5, r6, fp, ip, lr, pc}^	; <UNPREDICTABLE>
   2437c:	teqeq	r1, r2, lsl r0	; <UNPREDICTABLE>
   24380:			; <UNDEFINED> instruction: 0x01200071
   24384:	rsbseq	r0, r1, r1, ror r0
   24388:	rsbseq	r0, pc, r1, ror r0	; <UNPREDICTABLE>
   2438c:	rsceq	r0, r3, pc, ror r0
   24390:	rsbseq	r0, pc, r3, ror #1
   24394:	rsbseq	r0, r1, r1, ror r0
   24398:	addseq	r0, r4, r1, ror r0
   2439c:			; <UNDEFINED> instruction: 0x46304651
   243a0:			; <UNDEFINED> instruction: 0xfff0f7f7
   243a4:			; <UNDEFINED> instruction: 0xf47f2800
   243a8:			; <UNDEFINED> instruction: 0xf89daed1
   243ac:	stclvs	0, cr1, [r2, #492]!	; 0x1ec
   243b0:			; <UNDEFINED> instruction: 0xf43f2900
   243b4:	strt	sl, [sl], lr, lsr #29
   243b8:	movwcs	r4, #50720	; 0xc620
   243bc:			; <UNDEFINED> instruction: 0xf7f89306
   243c0:	bls	e3bd4 <pclose@plt+0xe05c4>
   243c4:	stmdals	r6, {r8, r9, sp}
   243c8:	subsvs	r6, r3, r3, lsl r0
   243cc:			; <UNDEFINED> instruction: 0x2734f8df
   243d0:			; <UNDEFINED> instruction: 0x3718f8df
   243d4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   243d8:	blls	87e448 <pclose@plt+0x87ae38>
   243dc:			; <UNDEFINED> instruction: 0xf040405a
   243e0:	eorlt	r8, r3, ip, asr r3
   243e4:	blhi	15f6e0 <pclose@plt+0x15c0d0>
   243e8:	svchi	0x00f0e8bd
   243ec:	eorcs	r2, r0, r1, lsl #2
   243f0:	ldcl	7, cr15, [ip, #888]!	; 0x378
   243f4:	stmdacs	r0, {r5, r6, r7, r8, r9, sp, lr}
   243f8:	b	1418778 <pclose@plt+0x1415168>
   243fc:			; <UNDEFINED> instruction: 0xf04f09c6
   24400:	and	r0, sp, r0, lsl #22
   24404:			; <UNDEFINED> instruction: 0xf894b929
   24408:			; <UNDEFINED> instruction: 0xf0433058
   2440c:			; <UNDEFINED> instruction: 0xf8840308
   24410:			; <UNDEFINED> instruction: 0xf10b3058
   24414:			; <UNDEFINED> instruction: 0xf1090b01
   24418:			; <UNDEFINED> instruction: 0xf1bb0901
   2441c:	andsle	r0, fp, r0, lsr #30
   24420:			; <UNDEFINED> instruction: 0xf7df4648
   24424:			; <UNDEFINED> instruction: 0xf029e828
   24428:	stfnee	f0, [r3], {127}	; 0x7f
   2442c:			; <UNDEFINED> instruction: 0xf8d4d0ea
   24430:	movwcs	ip, #4156	; 0x103c
   24434:	vpmax.s8	d15, d11, d3
   24438:	andcc	pc, r6, ip, asr r8	; <UNPREDICTABLE>
   2443c:			; <UNDEFINED> instruction: 0xf84c4313
   24440:	stmdbcs	r0, {r1, r2, ip, sp}
   24444:	strbmi	sp, [r8, #-485]	; 0xfffffe1b
   24448:			; <UNDEFINED> instruction: 0xf10bd1dd
   2444c:			; <UNDEFINED> instruction: 0xf1090b01
   24450:			; <UNDEFINED> instruction: 0xf1bb0901
   24454:	mvnle	r0, r0, lsr #30
   24458:	cfmadda32cs	mvax0, mvax3, mvfx0, mvfx4
   2445c:	ldr	sp, [sp], -sp, asr #3
   24460:			; <UNDEFINED> instruction: 0xf1000708
   24464:			; <UNDEFINED> instruction: 0xf8d88327
   24468:	stmiavs	sl!, {r4, ip}^
   2446c:	ldrdvc	pc, [r4], -r8
   24470:			; <UNDEFINED> instruction: 0xf84269c9
   24474:	mvnlt	r1, r3, lsr #32
   24478:			; <UNDEFINED> instruction: 0xe77746b8
   2447c:	vqrdmulh.s<illegal width 8>	d15, d3, d11
   24480:			; <UNDEFINED> instruction: 0x1010f8d8
   24484:	andcs	r6, r4, sl, ror #18
   24488:	bl	bebcc <pclose@plt+0xbb5bc>
   2448c:	tstcs	r1, r3, lsl #18
   24490:			; <UNDEFINED> instruction: 0xf8c950d1
   24494:			; <UNDEFINED> instruction: 0xf7de1004
   24498:			; <UNDEFINED> instruction: 0xf8c9ef36
   2449c:	stmdacs	r0, {r3}
   244a0:	sbchi	pc, r1, #0
   244a4:			; <UNDEFINED> instruction: 0xf8d86007
   244a8:	svccs	0x00007004
   244ac:	and	sp, r0, r4, ror #3
   244b0:			; <UNDEFINED> instruction: 0xf8d84698
   244b4:	blne	ff7f04dc <pclose@plt+0xff7ececc>
   244b8:			; <UNDEFINED> instruction: 0xf787fab7
   244bc:	blcs	26ac0 <pclose@plt+0x234b0>
   244c0:	shadd16mi	fp, sl, r4
   244c4:	bcs	2ccd0 <pclose@plt+0x296c0>
   244c8:	andshi	pc, r3, #0
   244cc:	ldrdcc	pc, [r0], -r8
   244d0:	blcs	35df4 <pclose@plt+0x327e4>
   244d4:	mnf<illegal precision>z	f5, #4.0
   244d8:			; <UNDEFINED> instruction: 0x46176a10
   244dc:	ldrmi	r9, [r9], r4, lsl #24
   244e0:	ldrmi	r6, [fp], sl, lsr #17
   244e4:	beq	360628 <pclose@plt+0x35d018>
   244e8:	mulle	r9, r3, r5
   244ec:			; <UNDEFINED> instruction: 0xf80bfb0a
   244f0:	strbmi	r6, [r3], #-2475	; 0xfffff655
   244f4:	orrlt	r6, r3, fp, asr r8
   244f8:	bleq	a092c <pclose@plt+0x9d31c>
   244fc:			; <UNDEFINED> instruction: 0xd1f54593
   24500:	svceq	0x0000f1b9
   24504:	addshi	pc, r2, r0
   24508:			; <UNDEFINED> instruction: 0xf04f69ab
   2450c:	strbmi	r0, [r8], r0, lsl #18
   24510:	strbmi	r4, [r3], #-1739	; 0xfffff935
   24514:	blcs	3e688 <pclose@plt+0x3b078>
   24518:	mnf<illegal precision>z	f5, #0.5
   2451c:	movwcs	r0, #6800	; 0x1a90
   24520:			; <UNDEFINED> instruction: 0x4629465a
   24524:			; <UNDEFINED> instruction: 0xffe0f7f8
   24528:			; <UNDEFINED> instruction: 0xf47f2800
   2452c:	stmibvs	fp!, {r0, r1, r2, r3, r9, sl, fp, sp, pc}
   24530:	bleq	a0964 <pclose@plt+0x9d354>
   24534:			; <UNDEFINED> instruction: 0xf8d34443
   24538:			; <UNDEFINED> instruction: 0xf1b88004
   2453c:	rsble	r0, r7, r0, lsl #30
   24540:	ldrb	r6, [r1, sl, lsr #17]
   24544:			; <UNDEFINED> instruction: 0x2058f895
   24548:	andeq	pc, r1, #66	; 0x42
   2454c:	subscs	pc, r8, r5, lsl #17
   24550:	ldrdvc	pc, [r4], -r8
   24554:			; <UNDEFINED> instruction: 0xf0002f00
   24558:	ldmvs	sl!, {r2, r4, r6, r7, r8, pc}^
   2455c:			; <UNDEFINED> instruction: 0x901cf8d2
   24560:	ldrdcs	pc, [r8], -r8
   24564:			; <UNDEFINED> instruction: 0xf0002a00
   24568:	ldmvs	r2, {r0, r1, r2, r6, r7, r8, pc}^
   2456c:			; <UNDEFINED> instruction: 0xa01cf8d2
   24570:	svceq	0x0000f1b9
   24574:	addshi	pc, r3, #192, 4
   24578:	svceq	0x0000f1ba
   2457c:	adchi	pc, r5, #192, 4
   24580:	vqrdmulh.s<illegal width 8>	d15, d3, d11
   24584:	strcs	r6, [r2], -sl, ror #18
   24588:	ldmne	r4, {r3, sp}^
   2458c:			; <UNDEFINED> instruction: 0xf7de50d6
   24590:	strhtvs	lr, [r0], sl
   24594:			; <UNDEFINED> instruction: 0xf0002800
   24598:	ldrbmi	r8, [r1, #596]	; 0x254
   2459c:	movwcs	fp, #7938	; 0x1f02
   245a0:			; <UNDEFINED> instruction: 0xf8c06063
   245a4:			; <UNDEFINED> instruction: 0xf43f9000
   245a8:	rsbvs	sl, r6, r6, ror #30
   245ac:	stmib	r0, {r2, r4, r5, r7, r8, r9, sl, fp, ip, sp, pc}^
   245b0:	stmib	r0, {r9, fp, ip, pc}^
   245b4:	svccs	0x0000a900
   245b8:	svcge	0x005ef47f
   245bc:			; <UNDEFINED> instruction: 0xf8d8e779
   245c0:	stmiavs	sl!, {r4, ip}^
   245c4:			; <UNDEFINED> instruction: 0xf84269cf
   245c8:			; <UNDEFINED> instruction: 0xf8987023
   245cc:	stmdacs	r4, {r3, r4}
   245d0:	svcge	0x0069f47f
   245d4:	vqrdmulh.s<illegal width 8>	d15, d3, d11
   245d8:	bl	beb88 <pclose@plt+0xbb578>
   245dc:	ldrb	r0, [r6, -r3, lsl #18]
   245e0:			; <UNDEFINED> instruction: 0x3010f8d8
   245e4:			; <UNDEFINED> instruction: 0xf43f2b00
   245e8:			; <UNDEFINED> instruction: 0xf8dfaf5e
   245ec:	vqrshl.s8	d19, d12, d0
   245f0:			; <UNDEFINED> instruction: 0xf8df529f
   245f4:			; <UNDEFINED> instruction: 0xf8df1518
   245f8:	ldrbtmi	r0, [fp], #-1304	; 0xfffffae8
   245fc:	cmpcc	r4, #2030043136	; 0x79000000
   24600:			; <UNDEFINED> instruction: 0xf7de4478
   24604:	blls	1205f4 <pclose@plt+0x11cfe4>
   24608:	andscs	lr, r3, #3358720	; 0x334000
   2460c:	ldrb	r9, [pc, #774]	; 2491a <pclose@plt+0x2130a>
   24610:			; <UNDEFINED> instruction: 0xf7de980b
   24614:	stmiavs	sl!, {r1, r3, r7, r8, sl, fp, sp, lr, pc}
   24618:	svclt	0x001c455a
   2461c:			; <UNDEFINED> instruction: 0xf80bfb0a
   24620:			; <UNDEFINED> instruction: 0xf47f46b9
   24624:	strbmi	sl, [r1], r5, ror #30
   24628:	strb	r4, [r1, -r3, asr #13]!
   2462c:	svcvc	0x00139a02
   24630:	strle	r0, [r5], #-1753	; 0xfffff927
   24634:			; <UNDEFINED> instruction: 0xb11b6993
   24638:			; <UNDEFINED> instruction: 0x3058f895
   2463c:	strle	r0, [r2], #-2011	; 0xfffff825
   24640:	blcs	3f9f4 <pclose@plt+0x3c3e4>
   24644:	strcs	sp, [ip, -ip, asr #32]
   24648:			; <UNDEFINED> instruction: 0xf00bfb07
   2464c:	mrc	7, 2, APSR_nzcv, cr10, cr14, {6}
   24650:	stmdacs	r0, {r3, r5, r6, r7, r8, sp, lr}
   24654:	andhi	pc, r3, #0
   24658:	strmi	r2, [ip], r0, lsl #2
   2465c:	svceq	0x0000f1bb
   24660:	eors	sp, sp, r1, lsl #2
   24664:	blx	1fee0e <pclose@plt+0x1fb7fe>
   24668:	tstcc	r1, r1, lsl #4	; <UNPREDICTABLE>
   2466c:			; <UNDEFINED> instruction: 0xf8401883
   24670:			; <UNDEFINED> instruction: 0xf8c3c002
   24674:			; <UNDEFINED> instruction: 0xf8c3c004
   24678:	stmiavs	fp!, {r3, lr, pc}
   2467c:	ldmle	r1!, {r0, r1, r3, r7, r9, lr}^
   24680:	stmibvs	sl!, {r0, r1, r4, r5, r6, r8, r9, ip, sp, pc}
   24684:	strmi	r2, [pc], -r0, lsl #2
   24688:	andsls	pc, r0, sp, asr #17
   2468c:	stmdaeq	ip, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   24690:	ldrmi	r4, [r9], -r9, lsl #13
   24694:	ldmib	r0, {r4, r6, r7, r8, fp, ip}^
   24698:	blcs	306a4 <pclose@plt+0x2d094>
   2469c:			; <UNDEFINED> instruction: 0xf1a0bfc4
   246a0:			; <UNDEFINED> instruction: 0xf04f0b04
   246a4:			; <UNDEFINED> instruction: 0xdc070a00
   246a8:	stmibvs	sl!, {r0, r1, r4, sp, lr, pc}
   246ac:	beq	a0adc <pclose@plt+0x9d4cc>
   246b0:	ldmdavs	fp, {r0, r1, r4, r6, r7, r8, fp, ip}^
   246b4:	ble	2f5d24 <pclose@plt+0x2f2714>
   246b8:	svceq	0x0004f85b
   246bc:	stmibvs	fp!, {r0, r3, r6, r9, sl, lr}^
   246c0:	andcc	pc, r0, r8, lsl #22
   246c4:	mcr2	7, 4, pc, cr8, cr7, {7}	; <UNPREDICTABLE>
   246c8:	mvnle	r2, r0, lsl #16
   246cc:	ldr	r2, [sp, #-12]!
   246d0:			; <UNDEFINED> instruction: 0xf10968a9
   246d4:	strcc	r0, [ip, -r1, lsl #18]
   246d8:	ldmle	fp, {r0, r3, r6, r8, sl, lr}^
   246dc:			; <UNDEFINED> instruction: 0x9010f8dd
   246e0:	tstcs	r0, r3, lsl #22
   246e4:			; <UNDEFINED> instruction: 0x2058f894
   246e8:			; <UNDEFINED> instruction: 0xf383fab3
   246ec:	ldmdbeq	fp, {r1, r2, r8, ip, pc}^
   246f0:	orrseq	lr, r2, #77824	; 0x13000
   246f4:	adchi	pc, r6, r0, asr #32
   246f8:			; <UNDEFINED> instruction: 0xf04f6b63
   246fc:	stmibvs	r1!, {r2, r3, r8, r9, fp}
   24700:	beq	fe45ff68 <pclose@plt+0xfe45c958>
   24704:	ldmibvs	fp, {r0, r1, r3, r4, r6, r7, fp, sp, lr}^
   24708:	tstne	r3, fp, lsl #22	; <UNPREDICTABLE>
   2470c:			; <UNDEFINED> instruction: 0xf7f964a3
   24710:			; <UNDEFINED> instruction: 0x4607fa53
   24714:	stmdacs	r0, {r0, r1, r2, ip, pc}
   24718:	stfvsp	f5, [r3], #396	; 0x18c
   2471c:	vstrle	d18, [sl, #-0]
   24720:	ldrdhi	pc, [r8], -sp	; <UNPREDICTABLE>
   24724:	svceq	0x0000f1b8
   24728:	strbmi	sp, [r7], -r5, asr #26
   2472c:	stmdbeq	ip!, {r0, r2, r3, r8, ip, sp, lr, pc}
   24730:	bhi	fe45ff98 <pclose@plt+0xfe45c988>
   24734:	cfmadd32	mvax0, mvfx4, mvfx8, mvfx5
   24738:	pkhbtmi	r6, r2, r0, lsl #20
   2473c:	strcc	lr, [r1, #-2]
   24740:	lfmle	f4, 4, [r5, #-700]!	; 0xfffffd44
   24744:			; <UNDEFINED> instruction: 0xf8d49b0b
   24748:			; <UNDEFINED> instruction: 0xf853c000
   2474c:	bl	32c7e8 <pclose@plt+0x3291d8>
   24750:			; <UNDEFINED> instruction: 0xf89e0ec2
   24754:	stmdbcs	r4, {r2, ip}
   24758:	blcc	158f24 <pclose@plt+0x155914>
   2475c:	and	r2, r2, r0
   24760:	addmi	r3, r7, #1
   24764:			; <UNDEFINED> instruction: 0xf853d0eb
   24768:	bl	32c380 <pclose@plt+0x328d70>
   2476c:	ldmdbvc	r6!, {r0, r6, r7, r9, sl}
   24770:	mvnsle	r2, r9, lsl #28
   24774:	eorsvs	pc, r1, ip, asr r8	; <UNPREDICTABLE>
   24778:	ldrdne	pc, [r0], -lr
   2477c:	mvnle	r4, lr, lsl #5
   24780:	strbmi	r6, [r9], -r3, ror #18
   24784:	blx	2f606e <pclose@plt+0x2f2a5e>
   24788:	ldmvs	fp, {r1, r8, r9, ip, sp}
   2478c:			; <UNDEFINED> instruction: 0xf7f8681a
   24790:	stmdacs	r0, {r0, r1, r2, r4, r6, r7, sl, fp, ip, sp, lr, pc}
   24794:	stmibvs	r1!, {r0, r1, r4, r6, r7, r8, ip, lr, pc}
   24798:	blx	2f60a2 <pclose@plt+0x2f2a92>
   2479c:			; <UNDEFINED> instruction: 0xf7f81102
   247a0:	stmdacs	r0, {r0, r2, r4, r9, sl, fp, ip, sp, lr, pc}
   247a4:	cmphi	r1, r0, asr #32	; <UNPREDICTABLE>
   247a8:	strcs	r9, [r1, #-3850]	; 0xfffff0f6
   247ac:	sfmle	f4, 2, [r9], {175}	; 0xaf
   247b0:	bvs	460018 <pclose@plt+0x45ca08>
   247b4:	mrc	6, 0, r4, cr8, cr7, {2}
   247b8:	movwcs	r2, #2704	; 0xa90
   247bc:	beq	460028 <pclose@plt+0x45ca18>
   247c0:			; <UNDEFINED> instruction: 0xf7f94621
   247c4:	rsbvs	pc, r0, #585728	; 0x8f000
   247c8:			; <UNDEFINED> instruction: 0xf0002800
   247cc:			; <UNDEFINED> instruction: 0xf9908090
   247d0:	blcs	308a8 <pclose@plt+0x2d298>
   247d4:	stmib	r4, {r3, r5, r6, r8, r9, fp, ip, lr, pc}^
   247d8:	adcvs	r0, r0, #11
   247dc:			; <UNDEFINED> instruction: 0xf7de980b
   247e0:	blls	dfa78 <pclose@plt+0xdc468>
   247e4:			; <UNDEFINED> instruction: 0xf8d39706
   247e8:			; <UNDEFINED> instruction: 0xf8d88000
   247ec:			; <UNDEFINED> instruction: 0xb12d5038
   247f0:	stmdavs	sp!, {r3, r5, r9, sl, lr}
   247f4:	ldc	7, cr15, [r8], {222}	; 0xde
   247f8:	mvnsle	r2, r0, lsl #26
   247fc:			; <UNDEFINED> instruction: 0xf8d8231f
   24800:	strcs	r0, [r0, #-16]
   24804:	subcc	pc, r0, r8, asr #17
   24808:	strpl	lr, [sp, #-2504]	; 0xfffff638
   2480c:	stc	7, cr15, [ip], {222}	; 0xde
   24810:			; <UNDEFINED> instruction: 0xf8c84630
   24814:			; <UNDEFINED> instruction: 0xf7f85010
   24818:	stmdals	r6, {r0, r2, r6, r7, r8, r9, fp, ip, sp, lr, pc}
   2481c:			; <UNDEFINED> instruction: 0xf43f2800
   24820:			; <UNDEFINED> instruction: 0x4620add5
   24824:	blx	ff46280e <pclose@plt+0xff45f1fe>
   24828:	stmdals	r6, {r1, r8, r9, fp, ip, pc}
   2482c:	subsvs	r6, sp, sp, lsl r0
   24830:			; <UNDEFINED> instruction: 0xf8cde5cc
   24834:	str	fp, [ip], #24
   24838:			; <UNDEFINED> instruction: 0xf7f74630
   2483c:	blls	124300 <pclose@plt+0x120cf0>
   24840:	strb	r9, [r5], #774	; 0x306
   24844:	ldmdbvs	r2, {r1, r9, fp, ip, pc}^
   24848:			; <UNDEFINED> instruction: 0xf47f2a00
   2484c:	stmiavs	r5!, {r0, r2, r4, r6, r8, r9, sl, fp, sp, pc}
   24850:			; <UNDEFINED> instruction: 0xf0002d00
   24854:	stmdavs	r0!, {r1, r2, r3, r8, pc}
   24858:	svcls	0x00054690
   2485c:	strmi	r4, [r2], -r6, lsl #13
   24860:	stmdbcc	r1, {r0, r4, r8, fp, ip, sp, lr}
   24864:	vmla.i8	d2, d0, d11
   24868:	vand	d8, d15, d29
   2486c:			; <UNDEFINED> instruction: 0xf85c0c0c
   24870:	strmi	r1, [ip], #33	; 0x21
   24874:	svclt	0x00004760
   24878:	andeq	r0, r0, fp, ror #2
   2487c:	andeq	r0, r0, r9, lsl r1
   24880:	andeq	r0, r0, pc, lsl #3
   24884:	andeq	r0, r0, r9, lsl r1
   24888:	andeq	r0, r0, r7, lsl r1
   2488c:			; <UNDEFINED> instruction: 0xfffffe81
   24890:	andeq	r0, r0, sp, ror #4
   24894:	andeq	r0, r0, r9, lsl r1
   24898:	andeq	r0, r0, r9, lsl r1
   2489c:	andeq	r0, r0, r9, lsl r1
   248a0:	andeq	r0, r0, r9, lsl r1
   248a4:	andeq	r0, r0, r9, ror r1
   248a8:	bcs	fe460110 <pclose@plt+0xfe45cb00>
   248ac:	strtmi	r2, [r1], -r1, lsl #6
   248b0:	beq	46011c <pclose@plt+0x45cb0c>
   248b4:	blx	5e28a0 <pclose@plt+0x5df290>
   248b8:	bcs	fe460120 <pclose@plt+0xfe45cb10>
   248bc:	strtmi	r2, [r1], -r2, lsl #6
   248c0:	cdp	2, 1, cr6, cr9, cr0, {5}
   248c4:			; <UNDEFINED> instruction: 0xf7f90a10
   248c8:	movwcs	pc, #27149	; 0x6a0d	; <UNPREDICTABLE>
   248cc:	bcs	fe460134 <pclose@plt+0xfe45cb24>
   248d0:	rscvs	r4, r0, #34603008	; 0x2100000
   248d4:	beq	460140 <pclose@plt+0x45cb30>
   248d8:	blx	1628c4 <pclose@plt+0x15f2b4>
   248dc:			; <UNDEFINED> instruction: 0x63206aa3
   248e0:	bvs	ff910d94 <pclose@plt+0xff90d784>
   248e4:	svclt	0x00182800
   248e8:			; <UNDEFINED> instruction: 0xf47f2b00
   248ec:	svcls	0x0007af77
   248f0:			; <UNDEFINED> instruction: 0x461fe777
   248f4:	ldr	r4, [r9, #-1720]!	; 0xfffff948
   248f8:			; <UNDEFINED> instruction: 0x2010f8d8
   248fc:			; <UNDEFINED> instruction: 0xa01cf8d2
   24900:			; <UNDEFINED> instruction: 0xf8d8e636
   24904:			; <UNDEFINED> instruction: 0xf8d22010
   24908:			; <UNDEFINED> instruction: 0xe629901c
   2490c:			; <UNDEFINED> instruction: 0xf7f74630
   24910:	movwcs	pc, #3617	; 0xe21	; <UNPREDICTABLE>
   24914:	ldrb	r9, [fp], #-774	; 0xfffffcfa
   24918:	orrcs	r4, r8, r0, lsr #12
   2491c:	mrrc	7, 13, pc, lr, cr14	; <UNPREDICTABLE>
   24920:	stmdacs	r0, {r2, r9, sl, lr}
   24924:	sbcshi	pc, ip, r0
   24928:	orrcs	r9, r8, #8192	; 0x2000
   2492c:	subsvs	r6, r3, r0, lsl r0
   24930:	bllt	15a2934 <pclose@plt+0x159f324>
   24934:	tstcs	r1, lr, lsr #12
   24938:	bllt	1ce293c <pclose@plt+0x1cdf32c>
   2493c:	ldrdeq	pc, [r4], r5
   24940:	bl	ffce28c0 <pclose@plt+0xffcdf2b0>
   24944:			; <UNDEFINED> instruction: 0xf8c52300
   24948:	strbt	r3, [ip], #132	; 0x84
   2494c:			; <UNDEFINED> instruction: 0xf0002800
   24950:	blge	284b84 <pclose@plt+0x281574>
   24954:	ldreq	pc, [r8, -r9, lsl #2]!
   24958:	cmpeq	r0, r9, lsl #2	; <UNPREDICTABLE>
   2495c:	movwls	r4, #1602	; 0x642
   24960:	bcc	fe460188 <pclose@plt+0xfe45cb78>
   24964:			; <UNDEFINED> instruction: 0x46434638
   24968:	stceq	0, cr15, [r2], {79}	; 0x4f
   2496c:			; <UNDEFINED> instruction: 0xf88d9104
   24970:			; <UNDEFINED> instruction: 0xf7f8c028
   24974:	stmdbls	r4, {r0, r1, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   24978:	strbt	r4, [r3], #-1664	; 0xfffff980
   2497c:	movwls	r2, #25356	; 0x630c
   24980:	cmnvs	r3, #0, 6
   24984:	bllt	ff9a2988 <pclose@plt+0xff99f378>
   24988:	movwls	r2, #25344	; 0x6300
   2498c:	ldrmi	lr, [r8], r0, lsr #8
   24990:	andcc	r3, r8, #262144	; 0x40000
   24994:			; <UNDEFINED> instruction: 0xf47f42af
   24998:	b	129072c <pclose@plt+0x128d11c>
   2499c:	strls	r0, [r5, -r8, lsl #18]
   249a0:	ldmibeq	pc!, {r0, r3, r4, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   249a4:	strbmi	fp, [r8], r8, lsl #30
   249a8:	blls	198b40 <pclose@plt+0x195530>
   249ac:	bl	2d1d0 <pclose@plt+0x29bc0>
   249b0:	and	r0, r7, r3, asr #1
   249b4:	svclt	0x00082b05
   249b8:	andcs	pc, r4, lr, lsl #17
   249bc:	mvfeqe	f7, #0.5
   249c0:	subsle	r4, r7, r0, ror r5
   249c4:	mulcc	r4, lr, r8
   249c8:	mvnsle	r2, r1, lsl #22
   249cc:	mulcc	r0, lr, r9
   249d0:	ble	ffcef5d8 <pclose@plt+0xffcebfc8>
   249d4:	mulcc	r6, lr, r8
   249d8:	movtne	pc, #21359	; 0x536f	; <UNPREDICTABLE>
   249dc:	andcc	pc, r6, lr, lsl #17
   249e0:			; <UNDEFINED> instruction: 0xf910e7ec
   249e4:	b	e68ac8 <pclose@plt+0xe654b8>
   249e8:	svclt	0x00280921
   249ec:	bfi	r4, r9, #13, #3
   249f0:	eorsne	pc, r7, r0, asr r8	; <UNPREDICTABLE>
   249f4:	sbcle	r2, fp, r0, asr #18
   249f8:	ldmdbcc	r0, {r0, r1, r3, r5, fp, ip, lr, pc}
   249fc:	tsteq	r0, r1, lsr r0	; <UNPREDICTABLE>
   24a00:	mrcge	4, 3, APSR_nzcv, cr10, cr15, {3}
   24a04:			; <UNDEFINED> instruction: 0xf850e7c4
   24a08:			; <UNDEFINED> instruction: 0x469ac037
   24a0c:	tsteq	ip, ip, lsl #2	; <UNPREDICTABLE>
   24a10:	ldfeqd	f7, [ip], {12}
   24a14:	svccc	0x0004f851
   24a18:			; <UNDEFINED> instruction: 0xf47f2b00
   24a1c:	strmi	sl, [ip, #3693]	; 0xe6d
   24a20:			; <UNDEFINED> instruction: 0x4653d1f8
   24a24:	stcls	7, cr14, [r4], {180}	; 0xb4
   24a28:			; <UNDEFINED> instruction: 0xf8c94603
   24a2c:	andcs	r0, ip, r4
   24a30:	bvs	460298 <pclose@plt+0x45cc88>
   24a34:	andcc	pc, r0, r9, asr #17
   24a38:	bllt	fe262a3c <pclose@plt+0xfe25f42c>
   24a3c:			; <UNDEFINED> instruction: 0xf7ff9805
   24a40:	vnmls.f64	d11, d24, d5
   24a44:			; <UNDEFINED> instruction: 0x9c046a10
   24a48:	cfmsub32	mvax2, mvfx14, mvfx8, mvfx0
   24a4c:			; <UNDEFINED> instruction: 0x46076a10
   24a50:	stmibcs	r0, {r0, r1, r2, r6, r7, r9, sl, sp, lr, pc}
   24a54:			; <UNDEFINED> instruction: 0xe64fd09c
   24a58:			; <UNDEFINED> instruction: 0xf7ff461d
   24a5c:	blls	d3938 <pclose@plt+0xd0328>
   24a60:	ldmdavs	sp, {r1, r2, r8, r9, sl, ip, pc}
   24a64:	bllt	1da2a68 <pclose@plt+0x1d9f458>
   24a68:	cmnvs	r0, #2048	; 0x800
   24a6c:			; <UNDEFINED> instruction: 0xf7ff681d
   24a70:			; <UNDEFINED> instruction: 0x46a8bb70
   24a74:	andcs	r6, r1, #58112	; 0xe300
   24a78:	blcs	3e208 <pclose@plt+0x3abf8>
   24a7c:			; <UNDEFINED> instruction: 0x4643bfd4
   24a80:	movweq	pc, #4168	; 0x1048	; <UNPREDICTABLE>
   24a84:			; <UNDEFINED> instruction: 0x2058f894
   24a88:			; <UNDEFINED> instruction: 0xf022005b
   24a8c:			; <UNDEFINED> instruction: 0xf0030206
   24a90:	tstmi	r3, #402653184	; 0x18000000
   24a94:	subscc	pc, r8, r4, lsl #17
   24a98:			; <UNDEFINED> instruction: 0xf7dee62e
   24a9c:	blmi	79f8f4 <pclose@plt+0x79c2e4>
   24aa0:	adcpl	pc, pc, #64, 4
   24aa4:	ldmdami	sp, {r2, r3, r4, r8, fp, lr}
   24aa8:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   24aac:	ldrbtmi	r3, [r8], #-852	; 0xfffffcac
   24ab0:	stc	7, cr15, [r2, #888]!	; 0x378
   24ab4:	vpadd.i8	d20, d0, d10
   24ab8:	ldmdbmi	sl, {r1, r6, r7, r9, ip, lr}
   24abc:	ldrbtmi	r4, [fp], #-2074	; 0xfffff7e6
   24ac0:	cmpcc	r4, #2030043136	; 0x79000000
   24ac4:			; <UNDEFINED> instruction: 0xf7de4478
   24ac8:	blmi	660130 <pclose@plt+0x65cb20>
   24acc:	adcsvs	pc, r6, #1325400064	; 0x4f000000
   24ad0:	ldmdami	r8, {r0, r1, r2, r4, r8, fp, lr}
   24ad4:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   24ad8:	ldrbtmi	r3, [r8], #-852	; 0xfffffcac
   24adc:	stc	7, cr15, [ip, #888]	; 0x378
   24ae0:	ldrbt	r2, [r3], #-12
   24ae4:	ldcl	7, cr15, [r0, #-888]!	; 0xfffffc88
   24ae8:			; <UNDEFINED> instruction: 0x00017cba
   24aec:	andeq	r0, r0, r0, ror #4
   24af0:	andeq	r6, r0, r0, lsl fp
   24af4:			; <UNDEFINED> instruction: 0xffff8f29
   24af8:			; <UNDEFINED> instruction: 0xffff980b
   24afc:			; <UNDEFINED> instruction: 0xffffb08b
   24b00:			; <UNDEFINED> instruction: 0xffff8f31
   24b04:	muleq	r1, r4, r8
   24b08:	andeq	r6, r0, lr, lsr #11
   24b0c:	strdeq	r6, [r0], -r8
   24b10:	andeq	r6, r0, r4, lsl #10
   24b14:	andeq	r6, r0, r0, lsl #2
   24b18:	andeq	r6, r0, sl, asr #32
   24b1c:	andeq	r6, r0, sl, rrx
   24b20:	andeq	r6, r0, sl, ror #1
   24b24:	andeq	r6, r0, r4, lsr r0
   24b28:	andeq	r6, r0, ip, rrx
   24b2c:	ldrdeq	r6, [r0], -r4
   24b30:	andeq	r6, r0, lr, lsl r0
   24b34:	andeq	r6, r0, sl, asr #32
   24b38:			; <UNDEFINED> instruction: 0x4615b5f8
   24b3c:	vmovmi.32	r4, d3[0]
   24b40:	svcvc	0x0014447b
   24b44:	strmi	r4, [r1], -sl, lsl #12
   24b48:			; <UNDEFINED> instruction: 0xf004599f
   24b4c:	strtmi	r0, [r8], -pc, ror #12
   24b50:	vmvn.i16	d22, #187	; 0x00bb
   24b54:			; <UNDEFINED> instruction: 0x01246440
   24b58:	ldrbteq	pc, [pc], #-100	; 24b60 <pclose@plt+0x21550>	; <UNPREDICTABLE>
   24b5c:			; <UNDEFINED> instruction: 0x772c4334
   24b60:	blx	6e2b64 <pclose@plt+0x6df554>
   24b64:	stmdbmi	sl, {r4, r5, r6, r8, ip, sp, pc}
   24b68:	andcs	r4, r5, #3145728	; 0x300000
   24b6c:	ldrbtmi	r2, [r9], #-0
   24b70:	orreq	lr, r3, #1024	; 0x400
   24b74:			; <UNDEFINED> instruction: 0xf8d33164
   24b78:	ldrmi	r3, [r9], #-484	; 0xfffffe1c
   24b7c:	ldrhtmi	lr, [r8], #141	; 0x8d
   24b80:	bllt	662b00 <pclose@plt+0x65f4f0>
   24b84:	svclt	0x0000bdf8
   24b88:	andeq	r7, r1, r8, lsr #2
   24b8c:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   24b90:	andeq	r6, r0, sl, lsr r0
   24b94:	bmi	1377a8 <pclose@plt+0x134198>
   24b98:	ldmpl	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   24b9c:	andsvs	r6, r8, sl, lsl r8
   24ba0:			; <UNDEFINED> instruction: 0x47704610
   24ba4:	ldrdeq	r7, [r1], -r0
   24ba8:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   24bac:	vst3.16	{d27,d29,d31}, [pc :256], r0
   24bb0:	stmdbvs	r6, {r7, r9, ip, sp, lr}
   24bb4:	stmdavs	r5, {r2, r9, sl, lr}
   24bb8:	ldrtmi	r2, [r0], -r0, lsl #2
   24bbc:	mcrr	7, 13, pc, lr, cr14	; <UNPREDICTABLE>
   24bc0:	ldrtmi	r6, [r3], -r9, ror #20
   24bc4:			; <UNDEFINED> instruction: 0xf1014620
   24bc8:	tstcc	r8, ip, lsl #4
   24bcc:			; <UNDEFINED> instruction: 0xf89ef7fb
   24bd0:	ldrdcc	lr, [r9], -r5
   24bd4:	andle	r4, r8, r3, lsl #5
   24bd8:	andeq	pc, ip, #0, 2
   24bdc:	mrseq	pc, (UNDEF: 24)	; <UNPREDICTABLE>
   24be0:			; <UNDEFINED> instruction: 0x46204633
   24be4:			; <UNDEFINED> instruction: 0xf892f7fb
   24be8:	bvs	ffa7f590 <pclose@plt+0xffa7bf80>
   24bec:	andle	r4, r7, r1, lsl #5
   24bf0:	andeq	pc, ip, #1073741824	; 0x40000000
   24bf4:	tstcc	r8, r0, lsr #12
   24bf8:			; <UNDEFINED> instruction: 0xf7fb4633
   24bfc:	bvs	1a62e20 <pclose@plt+0x1a5f810>
   24c00:	addmi	r6, r1, #41984	; 0xa400
   24c04:			; <UNDEFINED> instruction: 0xf101d006
   24c08:	ldrtmi	r0, [r3], -ip, lsl #4
   24c0c:	strtmi	r3, [r0], -r8, lsl #2
   24c10:			; <UNDEFINED> instruction: 0xf87cf7fb
   24c14:	andcs	r7, r0, r3, lsr #30
   24c18:	movweq	pc, #32835	; 0x8043	; <UNPREDICTABLE>
   24c1c:	ldcllt	7, cr7, [r0, #-140]!	; 0xffffff74
   24c20:	svcmi	0x00f0e92d
   24c24:	addsmi	fp, r3, #139	; 0x8b
   24c28:	ldcls	6, cr4, [r4], {154}	; 0x9a
   24c2c:			; <UNDEFINED> instruction: 0x2700bfd4
   24c30:	ldmdbne	lr, {r0, r8, r9, sl, sp}
   24c34:			; <UNDEFINED> instruction: 0x305cf89d
   24c38:	ldrsbhi	pc, [r8], #-141	; 0xffffff73	; <UNPREDICTABLE>
   24c3c:	b	1609860 <pclose@plt+0x1606250>
   24c40:			; <UNDEFINED> instruction: 0xf04073da
   24c44:	addsmi	r8, r6, #232	; 0xe8
   24c48:	vmax.u8	d4, d0, d5
   24c4c:	stccs	0, cr8, [r0], {221}	; 0xdd
   24c50:	ldrmi	fp, [r2, #4008]!	; 0xfa8
   24c54:	sbcshi	pc, r8, r0, lsl #6
   24c58:	vmull.p8	q9, d0, d0
   24c5c:	ldrmi	r8, [r2, #215]!	; 0xd7
   24c60:	andcs	fp, r0, ip, asr #31
   24c64:	b	42cc70 <pclose@plt+0x429660>
   24c68:			; <UNDEFINED> instruction: 0xf04073d4
   24c6c:	svcvc	0x002c80cf
   24c70:	vorr.i32	q10, #12976128	; 0x00c60000
   24c74:	vstrle	d1, [r4, #-260]	; 0xfffffefc
   24c78:	tstlt	r0, r8, lsr #18
   24c7c:			; <UNDEFINED> instruction: 0xf1400723
   24c80:	vaddl.u8	q12, d20, d20
   24c84:			; <UNDEFINED> instruction: 0xf1b81000
   24c88:	svclt	0x00080f00
   24c8c:	andeq	pc, r1, r0, asr #32
   24c90:	rscseq	pc, pc, r0, lsl r0	; <UNPREDICTABLE>
   24c94:	addshi	pc, r2, r0, asr #32
   24c98:	streq	pc, [r6], #-4
   24c9c:			; <UNDEFINED> instruction: 0x2c0469af
   24ca0:	sbchi	pc, r2, r0
   24ca4:	stmdbeq	r1, {r0, r1, r2, r8, ip, sp, lr, pc}
   24ca8:	b	13f65ec <pclose@plt+0x13f2fdc>
   24cac:	stmib	sp, {r0, r3, r6, r7}^
   24cb0:			; <UNDEFINED> instruction: 0xf7de1208
   24cb4:	strmi	lr, [r4], -r8, lsr #22
   24cb8:			; <UNDEFINED> instruction: 0xf0002800
   24cbc:	strhls	r8, [r3], -r2
   24cc0:	ldmdals	r5, {r0, r1, r4, r6, r9, sl, lr}
   24cc4:	stmdbls	r8, {r0, r3, r9, fp, ip, pc}
   24cc8:	strtmi	r9, [r8], -r1
   24ccc:	andslt	pc, r0, sp, asr #17
   24cd0:	andls	pc, r8, sp, asr #17
   24cd4:			; <UNDEFINED> instruction: 0xf7fc9600
   24cd8:	msrlt	(UNDEF: 120), r7
   24cdc:	svclt	0x00082801
   24ce0:	ldrbcc	pc, [pc, #79]!	; 24d37 <pclose@plt+0x21727>	; <UNPREDICTABLE>
   24ce4:			; <UNDEFINED> instruction: 0xf06fd001
   24ce8:	strtmi	r0, [r0], -r1, lsl #10
   24cec:	b	762c6c <pclose@plt+0x75f65c>
   24cf0:	andlt	r4, fp, r8, lsr #12
   24cf4:	svchi	0x00f0e8bd
   24cf8:	svceq	0x0000f1b8
   24cfc:	svcvc	0x002ad049
   24d00:			; <UNDEFINED> instruction: 0xf0121c7e
   24d04:			; <UNDEFINED> instruction: 0xf3c20f06
   24d08:	rsble	r0, r7, r1, asr #22
   24d0c:	svceq	0x0001f1bb
   24d10:	addshi	pc, sl, r0
   24d14:	svceq	0x0002f1bb
   24d18:	sbchi	pc, r4, r0, asr #32
   24d1c:	ldrdcs	pc, [r0], -r8
   24d20:	svclt	0x00984591
   24d24:	vmin.s8	q2, q8, q6
   24d28:	svccs	0x000080c9
   24d2c:	adchi	pc, r8, r0, asr #6
   24d30:	ldrdvs	pc, [r8], -r8
   24d34:	vdiveq.f64	d30, d7, d4
   24d38:	ldrdne	pc, [r4], -r8
   24d3c:	cfmadd32cc	mvax1, mvfx4, mvfx4, mvfx2
   24d40:	stmdbeq	r4, {r0, r5, r7, r8, ip, sp, lr, pc}
   24d44:	ldmdavs	r0, {r0, r3, r4, r5, r9, sl, lr}
   24d48:			; <UNDEFINED> instruction: 0xf8493208
   24d4c:			; <UNDEFINED> instruction: 0xf8520f04
   24d50:	ldrbmi	r0, [r2, #-3076]!	; 0xfffff3fc
   24d54:	svceq	0x0004f846
   24d58:			; <UNDEFINED> instruction: 0xf8d8d1f5
   24d5c:	addmi	r2, sl, #0
   24d60:			; <UNDEFINED> instruction: 0xf8d8d90f
   24d64:			; <UNDEFINED> instruction: 0xf04f3008
   24d68:			; <UNDEFINED> instruction: 0xf8d830ff
   24d6c:			; <UNDEFINED> instruction: 0xf8436004
   24d70:	strcc	r0, [r1, -r1, lsr #32]
   24d74:	eoreq	pc, r1, r6, asr #16
   24d78:	ldrdcs	pc, [r0], -r8
   24d7c:	adcsmi	r4, sl, #59768832	; 0x3900000
   24d80:	svcvc	0x002ad8f5
   24d84:	subeq	pc, r2, #108, 6	; 0xb0000001
   24d88:			; <UNDEFINED> instruction: 0xf002772a
   24d8c:	bcs	255ac <pclose@plt+0x21f9c>
   24d90:	blls	21903c <pclose@plt+0x215a2c>
   24d94:	blcs	3ee30 <pclose@plt+0x3b820>
   24d98:	strmi	sp, [sl, #167]!	; 0xa7
   24d9c:	stmdavs	r3!, {r2, r8, r9, sl, fp, ip, sp, pc}^
   24da0:	adcle	r1, r2, sp, asr fp
   24da4:			; <UNDEFINED> instruction: 0xf44f4b4b
   24da8:	stmdbmi	fp, {r0, r1, r2, r3, r4, r6, r7, r9, ip, sp, lr}^
   24dac:	ldrbtmi	r4, [fp], #-2123	; 0xfffff7b5
   24db0:			; <UNDEFINED> instruction: 0xf5034479
   24db4:	ldrbtmi	r7, [r8], #-782	; 0xfffffcf2
   24db8:	ldc	7, cr15, [lr], {222}	; 0xde
   24dbc:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   24dc0:	strbmi	r2, [pc], -r8
   24dc4:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   24dc8:			; <UNDEFINED> instruction: 0x4628e771
   24dcc:	andne	lr, r8, #3358720	; 0x334000
   24dd0:	mcr2	7, 7, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
   24dd4:	ldmib	sp, {r2, r3, r5, r8, r9, sl, fp, ip, sp, lr}^
   24dd8:	ldrb	r1, [r2, -r8, lsl #4]
   24ddc:	bleq	fe1df720 <pclose@plt+0xfe1dc110>
   24de0:			; <UNDEFINED> instruction: 0xf7de4658
   24de4:	pkhbtmi	lr, r1, r0, lsl #21
   24de8:	andeq	pc, r4, r8, asr #17
   24dec:	suble	r2, sl, r0, lsl #16
   24df0:			; <UNDEFINED> instruction: 0xf7de4658
   24df4:			; <UNDEFINED> instruction: 0xf8c8ea88
   24df8:	stmdacs	r0, {r3}
   24dfc:			; <UNDEFINED> instruction: 0xf8c8d046
   24e00:			; <UNDEFINED> instruction: 0xf04f6000
   24e04:	ldr	r0, [r0, r1, lsl #24]
   24e08:			; <UNDEFINED> instruction: 0xe7304616
   24e0c:	strcs	r7, [r0], -ip, lsr #30
   24e10:	blne	10a1d28 <pclose@plt+0x109e718>
   24e14:			; <UNDEFINED> instruction: 0xf04fe735
   24e18:			; <UNDEFINED> instruction: 0x462835ff
   24e1c:	pop	{r0, r1, r3, ip, sp, pc}
   24e20:			; <UNDEFINED> instruction: 0xf06f8ff0
   24e24:	strb	r0, [r3, -r1, lsl #10]!
   24e28:	ldrdls	pc, [r0], -r8
   24e2c:			; <UNDEFINED> instruction: 0xf63f45b9
   24e30:			; <UNDEFINED> instruction: 0xf1b9af39
   24e34:	strbmi	r0, [pc], -r0, lsl #30
   24e38:	svcge	0x0037f73f
   24e3c:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   24e40:	strbmi	r4, [pc], -r0, lsl #13
   24e44:	ldr	r2, [r2, -r8]!
   24e48:	ldrdcs	pc, [r0], -r8
   24e4c:	sbcsle	r4, r8, #536870923	; 0x2000000b
   24e50:			; <UNDEFINED> instruction: 0xf8d800b1
   24e54:	tstls	r9, r4
   24e58:	stmib	r0, {r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   24e5c:	orrslt	r9, r0, r8
   24e60:			; <UNDEFINED> instruction: 0xf8d89909
   24e64:			; <UNDEFINED> instruction: 0xf7de0008
   24e68:	bls	25f558 <pclose@plt+0x25bf48>
   24e6c:	lsllt	r4, r1, #13
   24e70:			; <UNDEFINED> instruction: 0xf8c846dc
   24e74:			; <UNDEFINED> instruction: 0xf8c82004
   24e78:			; <UNDEFINED> instruction: 0xf8c80008
   24e7c:	ldrb	r6, [r4, -r0]
   24e80:	ldrtmi	r2, [r9], -r0, lsl #14
   24e84:			; <UNDEFINED> instruction: 0xf04fe769
   24e88:	ldrb	r0, [sl, -r0, lsl #24]!
   24e8c:	strbmi	r9, [r8], -r8
   24e90:	stmdb	sl, {r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   24e94:	ldrmi	r9, [r4], r8, lsl #20
   24e98:			; <UNDEFINED> instruction: 0x4610e773
   24e9c:	stmdb	r4, {r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   24ea0:	strb	r4, [lr, -ip, asr #13]!
   24ea4:	vqdmulh.s<illegal width 8>	d20, d0, d14
   24ea8:	stmdbmi	lr, {r0, r3, r4, r5, r6, r7, r9, ip}
   24eac:	ldrbtmi	r4, [fp], #-2062	; 0xfffff7f2
   24eb0:			; <UNDEFINED> instruction: 0xf5034479
   24eb4:	ldrbtmi	r7, [r8], #-778	; 0xfffffcf6
   24eb8:	bl	fe7e2e38 <pclose@plt+0xfe7df828>
   24ebc:	vqdmulh.s<illegal width 8>	d20, d0, d11
   24ec0:	stmdbmi	fp, {r0, r1, r3, r4, r5, r6, r7, r9, ip}
   24ec4:	ldrbtmi	r4, [fp], #-2059	; 0xfffff7f5
   24ec8:			; <UNDEFINED> instruction: 0xf5034479
   24ecc:	ldrbtmi	r7, [r8], #-778	; 0xfffffcf6
   24ed0:	bl	fe4e2e50 <pclose@plt+0xfe4df840>
   24ed4:	strdeq	r5, [r0], -sl
   24ed8:	andeq	r5, r0, r0, asr #25
   24edc:	ldrdeq	r5, [r0], -r6
   24ee0:	strdeq	r5, [r0], -sl
   24ee4:	andeq	r5, r0, r0, asr #23
   24ee8:	muleq	r0, lr, ip
   24eec:	andeq	r5, r0, r2, ror #25
   24ef0:	andeq	r5, r0, r8, lsr #23
   24ef4:	andeq	r5, r0, r6, lsr #25
   24ef8:	svcmi	0x00f0e92d
   24efc:	ldrmi	fp, [lr], -r5, lsl #1
   24f00:	stcls	6, cr4, [lr, #-80]	; 0xffffffb0
   24f04:			; <UNDEFINED> instruction: 0x432a9b12
   24f08:	umaallt	pc, ip, sp, r8	; <UNPREDICTABLE>
   24f0c:	strtle	r4, [lr], #-787	; 0xfffffced
   24f10:	stmdaeq	r5, {r2, r4, r8, r9, fp, sp, lr, pc}
   24f14:	strmi	sp, [r7], -fp, lsr #12
   24f18:	cmnlt	r5, #143654912	; 0x8900000
   24f1c:	stmiblt	ip!, {r1, r5, r7, r9, sl, lr}
   24f20:			; <UNDEFINED> instruction: 0x46429b11
   24f24:			; <UNDEFINED> instruction: 0x46384631
   24f28:	andlt	pc, ip, sp, asr #17
   24f2c:	blls	4c9b3c <pclose@plt+0x4c652c>
   24f30:	blls	449b3c <pclose@plt+0x44652c>
   24f34:	blls	409b3c <pclose@plt+0x40652c>
   24f38:	mrc2	7, 3, pc, cr2, cr15, {7}
   24f3c:	ldrbmi	r4, [r0], -r4, lsl #12
   24f40:	ldm	r2!, {r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   24f44:	andlt	r4, r5, r0, lsr #12
   24f48:	svchi	0x00f0e8bd
   24f4c:			; <UNDEFINED> instruction: 0xf7de4640
   24f50:	pkhtbmi	lr, r2, sl, asr #19
   24f54:			; <UNDEFINED> instruction: 0x4649b158
   24f58:			; <UNDEFINED> instruction: 0xf7de4622
   24f5c:			; <UNDEFINED> instruction: 0x4631e8f4
   24f60:	andeq	lr, r4, sl, lsl #22
   24f64:			; <UNDEFINED> instruction: 0xf7de462a
   24f68:	ldrbmi	lr, [r6], -lr, ror #17
   24f6c:			; <UNDEFINED> instruction: 0xf06fe7d8
   24f70:	strtmi	r0, [r0], -r1, lsl #8
   24f74:	pop	{r0, r2, ip, sp, pc}
   24f78:			; <UNDEFINED> instruction: 0x460e8ff0
   24f7c:	strb	r4, [pc, sl, lsr #13]
   24f80:			; <UNDEFINED> instruction: 0xf012b5f8
   24f84:	vmax.f32	d16, d0, d1
   24f88:	vqdmlal.s<illegal width 8>	q9, d16, d2[1]
   24f8c:	strmi	r1, [r4], -r1, lsl #6
   24f90:			; <UNDEFINED> instruction: 0xf04f4615
   24f94:	stmib	r0, {r9}^
   24f98:	addvs	r2, r2, r0, lsl #4
   24f9c:	addvc	pc, r0, pc, asr #8
   24fa0:	ldrbcs	pc, [ip, fp, asr #4]!	; <UNPREDICTABLE>
   24fa4:	vsubhn.i16	d20, q0, q7
   24fa8:	svclt	0x00080703
   24fac:			; <UNDEFINED> instruction: 0xf7de461f
   24fb0:			; <UNDEFINED> instruction: 0x6120e9aa
   24fb4:			; <UNDEFINED> instruction: 0xf015b3b8
   24fb8:	b	13e4fd0 <pclose@plt+0x13e19c0>
   24fbc:	vst2.16	{d5-d8}, [r3], r5
   24fc0:	vsubw.u8	q8, <illegal reg q10.5>, d0
   24fc4:	svclt	0x001802c0
   24fc8:	b	11ecfd4 <pclose@plt+0x11e99c4>
   24fcc:	svcvc	0x00230703
   24fd0:	strbne	lr, [r0, #2639]	; 0xa4f
   24fd4:	strne	lr, [r2, #-2629]	; 0xfffff5bb
   24fd8:			; <UNDEFINED> instruction: 0xf027bf18
   24fdc:			; <UNDEFINED> instruction: 0xf0030740
   24fe0:	ldrtmi	r0, [r0], -pc, ror #6
   24fe4:	streq	lr, [r3, #-2629]	; 0xfffff5bb
   24fe8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   24fec:	svclt	0x00187725
   24ff0:	strvc	pc, [r0, r7, asr #8]
   24ff4:			; <UNDEFINED> instruction: 0xf7de6163
   24ff8:	ldrtmi	lr, [fp], -r6, ror #19
   24ffc:			; <UNDEFINED> instruction: 0x46024631
   25000:			; <UNDEFINED> instruction: 0xf7fe4620
   25004:	ldmdacs	r0, {r0, r3, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   25008:	andle	r4, r5, r5, lsl #12
   2500c:	strtmi	fp, [r0], -r8, lsr #18
   25010:	stc2l	7, cr15, [ip, #1020]	; 0x3fc
   25014:	ldcllt	6, cr4, [r8, #160]!	; 0xa0
   25018:	stmdbvs	r0!, {r3, r8, sl, sp}
   2501c:	stm	r4, {r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   25020:			; <UNDEFINED> instruction: 0x61232300
   25024:	strcs	lr, [ip, #-2038]	; 0xfffff80a
   25028:	ldcllt	6, cr4, [r8, #160]!	; 0xa0
   2502c:	ldrblt	r2, [r8, #2064]!	; 0x810
   25030:	ldmdbmi	r2, {r0, r5, fp, ip, lr, pc}
   25034:	ldrmi	r4, [sp], -r4, lsl #12
   25038:	ldrbtmi	r4, [r9], #-1558	; 0xfffff9ea
   2503c:	bl	6d858 <pclose@plt+0x6a248>
   25040:	smulbbcc	r4, r4, r4
   25044:			; <UNDEFINED> instruction: 0xf8d42000
   25048:	ldrmi	r3, [r9], #-484	; 0xfffffe1c
   2504c:	ldm	r4!, {r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   25050:			; <UNDEFINED> instruction: 0xf7de4607
   25054:	mcrrne	9, 11, lr, r4, cr8	; <UNPREDICTABLE>
   25058:	adcmi	fp, ip, #1073741847	; 0x40000017
   2505c:	svclt	0x00884639
   25060:	rscscc	pc, pc, #1073741825	; 0x40000001
   25064:	svclt	0x008a4630
   25068:	strtmi	r2, [r2], -r0, lsl #6
   2506c:			; <UNDEFINED> instruction: 0xf7de54b3
   25070:	strtmi	lr, [r0], -sl, ror #16
   25074:			; <UNDEFINED> instruction: 0xf7debdf8
   25078:	svclt	0x0000eaa8
   2507c:	andeq	r5, r0, lr, ror #22
   25080:			; <UNDEFINED> instruction: 0x4604b538
   25084:	tstlt	r8, r0, lsl #16
   25088:			; <UNDEFINED> instruction: 0xff9ef7f7
   2508c:	stmdbvs	r0!, {r8, sl, sp}
   25090:	strpl	lr, [r0, #-2500]	; 0xfffff63c
   25094:	stmda	r8, {r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   25098:			; <UNDEFINED> instruction: 0x61256960
   2509c:	stmda	r4, {r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   250a0:	ldflts	f6, [r8, #-404]!	; 0xfffffe6c
   250a4:	rscsmi	lr, r0, #737280	; 0xb4000
   250a8:	ldrmi	fp, [lr], -r8, lsl #1
   250ac:			; <UNDEFINED> instruction: 0xf0359d0e
   250b0:	svclt	0x00180307
   250b4:			; <UNDEFINED> instruction: 0xd1212002
   250b8:	stmdbeq	r4, {r0, r2, r4, ip, sp, lr, pc}
   250bc:	ldrmi	r4, [r7], -r4, lsl #12
   250c0:			; <UNDEFINED> instruction: 0x4608d11f
   250c4:			; <UNDEFINED> instruction: 0xf7de9107
   250c8:	stmdbls	r7, {r1, r2, r3, r4, r5, r6, r8, fp, sp, lr, pc}
   250cc:	svcvc	0x00234602
   250d0:			; <UNDEFINED> instruction: 0xf0139504
   250d4:			; <UNDEFINED> instruction: 0x464b0f10
   250d8:	stmib	sp, {r0, r1, r3, r4, r8, r9, sl, fp, ip, sp, pc}^
   250dc:	strtmi	r2, [r0], -r0, lsl #4
   250e0:	strcs	r4, [r0], #-1568	; 0xfffff9e0
   250e4:	stmib	sp, {r0, r3, r8, r9, sl, fp, ip, sp, pc}^
   250e8:	stmib	sp, {r1, r9, sl, ip, sp, lr}^
   250ec:	andls	r4, r1, #33554432	; 0x2000000
   250f0:			; <UNDEFINED> instruction: 0xf7fc9200
   250f4:	stmdacc	r0, {r0, r3, r7, r8, fp, ip, sp, lr, pc}
   250f8:	andcs	fp, r1, r8, lsl pc
   250fc:	pop	{r3, ip, sp, pc}
   25100:	ldmib	r6, {r4, r5, r6, r7, r9, pc}^
   25104:	strb	r9, [r2, r0, lsl #4]!
   25108:	addlt	fp, r5, r0, lsr r5
   2510c:	cfstrsls	mvf2, [r8, #-4]
   25110:	strcs	r9, [r0], #-1027	; 0xfffffbfd
   25114:	strls	r9, [r2, #-513]	; 0xfffffdff
   25118:			; <UNDEFINED> instruction: 0xf7ff9400
   2511c:	andlt	pc, r5, r1, lsl #27
   25120:	svclt	0x0000bd30
   25124:	addlt	fp, r5, r0, lsr r5
   25128:	strmi	lr, [r8, #-2525]	; 0xfffff623
   2512c:	andmi	lr, r0, #3358720	; 0x334000
   25130:	stmib	sp, {sl, sp}^
   25134:			; <UNDEFINED> instruction: 0xf7ff5402
   25138:	andlt	pc, r5, r3, ror sp	; <UNPREDICTABLE>
   2513c:	svclt	0x0000bd30
   25140:	addlt	fp, r6, r0, ror r5
   25144:	cfstrsls	mvf2, [sl, #-4]
   25148:	strls	r9, [r5], #-3595	; 0xfffff1f5
   2514c:	cfstr32ls	mvfx9, [ip], {-0}
   25150:	strls	r9, [r1], -sp, lsl #26
   25154:	strcs	r9, [r0], #-1027	; 0xfffffbfd
   25158:	strls	r9, [r2], #-1284	; 0xfffffafc
   2515c:	mcr2	7, 6, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
   25160:	ldcllt	0, cr11, [r0, #-24]!	; 0xffffffe8
   25164:	addlt	fp, r6, r0, ror r5
   25168:	stcls	6, cr2, [sl, #-0]
   2516c:	strls	r9, [r5], -fp, lsl #24
   25170:	cfsh32ls	mvfx9, mvfx12, #0
   25174:	strls	r9, [r1], #-3341	; 0xfffff2f3
   25178:	stmib	sp, {r1, r2, r3, sl, fp, ip, pc}^
   2517c:	strls	r6, [r4], #-1282	; 0xfffffafe
   25180:	mrc2	7, 5, pc, cr10, cr15, {7}
   25184:	ldcllt	0, cr11, [r0, #-24]!	; 0xffffffe8
   25188:	ldrtlt	fp, [r0], #-346	; 0xfffffea6
   2518c:	svcvc	0x00042501
   25190:	strbeq	pc, [r2], #-869	; 0xfffffc9b	; <UNPREDICTABLE>
   25194:	stmib	r1, {r2, r8, r9, sl, ip, sp, lr}^
   25198:	blls	adda0 <pclose@plt+0xaa790>
   2519c:	addvs	fp, fp, r0, lsr ip
   251a0:	svcvc	0x00034770
   251a4:	movteq	pc, #9058	; 0x2362	; <UNPREDICTABLE>
   251a8:	andvs	r7, sl, r3, lsl #14
   251ac:	andcs	lr, r1, #3162112	; 0x304000
   251b0:	svclt	0x00004770
   251b4:	tstcs	r0, r8, lsl #10
   251b8:	stmib	ip!, {r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   251bc:	stmdavc	r3, {r4, r5, r6, r8, ip, sp, pc}
   251c0:	tstle	r3, r3, asr #22
   251c4:	stmdblt	fp, {r0, r1, r6, fp, ip, sp, lr}
   251c8:	stclt	6, cr4, [r8, #-96]	; 0xffffffa0
   251cc:	ldrbtmi	r4, [r9], #-2308	; 0xfffff6fc
   251d0:	svc	0x0058f7dd
   251d4:	svclt	0x00183800
   251d8:	stclt	0, cr2, [r8, #-4]
   251dc:	stclt	0, cr2, [r8, #-4]
   251e0:	andeq	r5, r0, r2, lsr #24
   251e4:	andeq	r0, r0, r0
   251e8:	svclt	0x00081e4a
   251ec:			; <UNDEFINED> instruction: 0xf0c04770
   251f0:	addmi	r8, r8, #36, 2
   251f4:	tsthi	r6, r0, asr #4	; <UNPREDICTABLE>
   251f8:			; <UNDEFINED> instruction: 0xf0004211
   251fc:	blx	fec45660 <pclose@plt+0xfec42050>
   25200:	blx	feca2008 <pclose@plt+0xfec9e9f8>
   25204:	bl	fe8e1c10 <pclose@plt+0xfe8de600>
   25208:			; <UNDEFINED> instruction: 0xf1c30303
   2520c:	andge	r0, r4, #2080374784	; 0x7c000000
   25210:	movwne	lr, #15106	; 0x3b02
   25214:	andeq	pc, r0, #79	; 0x4f
   25218:	svclt	0x0000469f
   2521c:	andhi	pc, r0, pc, lsr #7
   25220:	svcvc	0x00c1ebb0
   25224:	bl	10d4e2c <pclose@plt+0x10d181c>
   25228:	svclt	0x00280202
   2522c:	sbcvc	lr, r1, r0, lsr #23
   25230:	svcvc	0x0081ebb0
   25234:	bl	10d4e3c <pclose@plt+0x10d182c>
   25238:	svclt	0x00280202
   2523c:	addvc	lr, r1, r0, lsr #23
   25240:	svcvc	0x0041ebb0
   25244:	bl	10d4e4c <pclose@plt+0x10d183c>
   25248:	svclt	0x00280202
   2524c:	subvc	lr, r1, r0, lsr #23
   25250:	svcvc	0x0001ebb0
   25254:	bl	10d4e5c <pclose@plt+0x10d184c>
   25258:	svclt	0x00280202
   2525c:	andvc	lr, r1, r0, lsr #23
   25260:	svcvs	0x00c1ebb0
   25264:	bl	10d4e6c <pclose@plt+0x10d185c>
   25268:	svclt	0x00280202
   2526c:	sbcvs	lr, r1, r0, lsr #23
   25270:	svcvs	0x0081ebb0
   25274:	bl	10d4e7c <pclose@plt+0x10d186c>
   25278:	svclt	0x00280202
   2527c:	addvs	lr, r1, r0, lsr #23
   25280:	svcvs	0x0041ebb0
   25284:	bl	10d4e8c <pclose@plt+0x10d187c>
   25288:	svclt	0x00280202
   2528c:	subvs	lr, r1, r0, lsr #23
   25290:	svcvs	0x0001ebb0
   25294:	bl	10d4e9c <pclose@plt+0x10d188c>
   25298:	svclt	0x00280202
   2529c:	andvs	lr, r1, r0, lsr #23
   252a0:	svcpl	0x00c1ebb0
   252a4:	bl	10d4eac <pclose@plt+0x10d189c>
   252a8:	svclt	0x00280202
   252ac:	sbcpl	lr, r1, r0, lsr #23
   252b0:	svcpl	0x0081ebb0
   252b4:	bl	10d4ebc <pclose@plt+0x10d18ac>
   252b8:	svclt	0x00280202
   252bc:	addpl	lr, r1, r0, lsr #23
   252c0:	svcpl	0x0041ebb0
   252c4:	bl	10d4ecc <pclose@plt+0x10d18bc>
   252c8:	svclt	0x00280202
   252cc:	subpl	lr, r1, r0, lsr #23
   252d0:	svcpl	0x0001ebb0
   252d4:	bl	10d4edc <pclose@plt+0x10d18cc>
   252d8:	svclt	0x00280202
   252dc:	andpl	lr, r1, r0, lsr #23
   252e0:	svcmi	0x00c1ebb0
   252e4:	bl	10d4eec <pclose@plt+0x10d18dc>
   252e8:	svclt	0x00280202
   252ec:	sbcmi	lr, r1, r0, lsr #23
   252f0:	svcmi	0x0081ebb0
   252f4:	bl	10d4efc <pclose@plt+0x10d18ec>
   252f8:	svclt	0x00280202
   252fc:	addmi	lr, r1, r0, lsr #23
   25300:	svcmi	0x0041ebb0
   25304:	bl	10d4f0c <pclose@plt+0x10d18fc>
   25308:	svclt	0x00280202
   2530c:	submi	lr, r1, r0, lsr #23
   25310:	svcmi	0x0001ebb0
   25314:	bl	10d4f1c <pclose@plt+0x10d190c>
   25318:	svclt	0x00280202
   2531c:	andmi	lr, r1, r0, lsr #23
   25320:	svccc	0x00c1ebb0
   25324:	bl	10d4f2c <pclose@plt+0x10d191c>
   25328:	svclt	0x00280202
   2532c:	sbccc	lr, r1, r0, lsr #23
   25330:	svccc	0x0081ebb0
   25334:	bl	10d4f3c <pclose@plt+0x10d192c>
   25338:	svclt	0x00280202
   2533c:	addcc	lr, r1, r0, lsr #23
   25340:	svccc	0x0041ebb0
   25344:	bl	10d4f4c <pclose@plt+0x10d193c>
   25348:	svclt	0x00280202
   2534c:	subcc	lr, r1, r0, lsr #23
   25350:	svccc	0x0001ebb0
   25354:	bl	10d4f5c <pclose@plt+0x10d194c>
   25358:	svclt	0x00280202
   2535c:	andcc	lr, r1, r0, lsr #23
   25360:	svccs	0x00c1ebb0
   25364:	bl	10d4f6c <pclose@plt+0x10d195c>
   25368:	svclt	0x00280202
   2536c:	sbccs	lr, r1, r0, lsr #23
   25370:	svccs	0x0081ebb0
   25374:	bl	10d4f7c <pclose@plt+0x10d196c>
   25378:	svclt	0x00280202
   2537c:	addcs	lr, r1, r0, lsr #23
   25380:	svccs	0x0041ebb0
   25384:	bl	10d4f8c <pclose@plt+0x10d197c>
   25388:	svclt	0x00280202
   2538c:	subcs	lr, r1, r0, lsr #23
   25390:	svccs	0x0001ebb0
   25394:	bl	10d4f9c <pclose@plt+0x10d198c>
   25398:	svclt	0x00280202
   2539c:	andcs	lr, r1, r0, lsr #23
   253a0:	svcne	0x00c1ebb0
   253a4:	bl	10d4fac <pclose@plt+0x10d199c>
   253a8:	svclt	0x00280202
   253ac:	sbcne	lr, r1, r0, lsr #23
   253b0:	svcne	0x0081ebb0
   253b4:	bl	10d4fbc <pclose@plt+0x10d19ac>
   253b8:	svclt	0x00280202
   253bc:	addne	lr, r1, r0, lsr #23
   253c0:	svcne	0x0041ebb0
   253c4:	bl	10d4fcc <pclose@plt+0x10d19bc>
   253c8:	svclt	0x00280202
   253cc:	subne	lr, r1, r0, lsr #23
   253d0:	svcne	0x0001ebb0
   253d4:	bl	10d4fdc <pclose@plt+0x10d19cc>
   253d8:	svclt	0x00280202
   253dc:	andne	lr, r1, r0, lsr #23
   253e0:	svceq	0x00c1ebb0
   253e4:	bl	10d4fec <pclose@plt+0x10d19dc>
   253e8:	svclt	0x00280202
   253ec:	sbceq	lr, r1, r0, lsr #23
   253f0:	svceq	0x0081ebb0
   253f4:	bl	10d4ffc <pclose@plt+0x10d19ec>
   253f8:	svclt	0x00280202
   253fc:	addeq	lr, r1, r0, lsr #23
   25400:	svceq	0x0041ebb0
   25404:	bl	10d500c <pclose@plt+0x10d19fc>
   25408:	svclt	0x00280202
   2540c:	subeq	lr, r1, r0, lsr #23
   25410:	svceq	0x0001ebb0
   25414:	bl	10d501c <pclose@plt+0x10d1a0c>
   25418:	svclt	0x00280202
   2541c:	andeq	lr, r1, r0, lsr #23
   25420:			; <UNDEFINED> instruction: 0x47704610
   25424:	andcs	fp, r1, ip, lsl #30
   25428:	ldrbmi	r2, [r0, -r0]!
   2542c:			; <UNDEFINED> instruction: 0xf281fab1
   25430:	andseq	pc, pc, #-2147483600	; 0x80000030
   25434:			; <UNDEFINED> instruction: 0xf002fa20
   25438:	tstlt	r8, r0, ror r7
   2543c:	rscscc	pc, pc, pc, asr #32
   25440:	stmdblt	r6!, {ip, sp, lr, pc}^
   25444:	rscsle	r2, r8, r0, lsl #18
   25448:	andmi	lr, r3, sp, lsr #18
   2544c:	mcr2	7, 6, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
   25450:			; <UNDEFINED> instruction: 0x4006e8bd
   25454:	vqrdmulh.s<illegal width 8>	d15, d0, d2
   25458:	smlatbeq	r3, r1, fp, lr
   2545c:	svclt	0x00004770
   25460:			; <UNDEFINED> instruction: 0xf0002900
   25464:	b	fe045964 <pclose@plt+0xfe042354>
   25468:	svclt	0x00480c01
   2546c:	cdpne	2, 4, cr4, cr10, cr9, {2}
   25470:	tsthi	pc, r0	; <UNPREDICTABLE>
   25474:	svclt	0x00480003
   25478:	addmi	r4, fp, #805306372	; 0x30000004
   2547c:	tsthi	lr, r0, asr #4	; <UNPREDICTABLE>
   25480:			; <UNDEFINED> instruction: 0xf0004211
   25484:	blx	fed05918 <pclose@plt+0xfed02308>
   25488:	blx	feca1e9c <pclose@plt+0xfec9e88c>
   2548c:	bl	fe861698 <pclose@plt+0xfe85e088>
   25490:			; <UNDEFINED> instruction: 0xf1c20202
   25494:	andge	r0, r4, pc, lsl r2
   25498:	andne	lr, r2, #0, 22
   2549c:	andeq	pc, r0, pc, asr #32
   254a0:	svclt	0x00004697
   254a4:	andhi	pc, r0, pc, lsr #7
   254a8:	svcvc	0x00c1ebb3
   254ac:	bl	10550b4 <pclose@plt+0x1051aa4>
   254b0:	svclt	0x00280000
   254b4:	bicvc	lr, r1, #166912	; 0x28c00
   254b8:	svcvc	0x0081ebb3
   254bc:	bl	10550c4 <pclose@plt+0x1051ab4>
   254c0:	svclt	0x00280000
   254c4:	orrvc	lr, r1, #166912	; 0x28c00
   254c8:	svcvc	0x0041ebb3
   254cc:	bl	10550d4 <pclose@plt+0x1051ac4>
   254d0:	svclt	0x00280000
   254d4:	movtvc	lr, #7075	; 0x1ba3
   254d8:	svcvc	0x0001ebb3
   254dc:	bl	10550e4 <pclose@plt+0x1051ad4>
   254e0:	svclt	0x00280000
   254e4:	movwvc	lr, #7075	; 0x1ba3
   254e8:	svcvs	0x00c1ebb3
   254ec:	bl	10550f4 <pclose@plt+0x1051ae4>
   254f0:	svclt	0x00280000
   254f4:	bicvs	lr, r1, #166912	; 0x28c00
   254f8:	svcvs	0x0081ebb3
   254fc:	bl	1055104 <pclose@plt+0x1051af4>
   25500:	svclt	0x00280000
   25504:	orrvs	lr, r1, #166912	; 0x28c00
   25508:	svcvs	0x0041ebb3
   2550c:	bl	1055114 <pclose@plt+0x1051b04>
   25510:	svclt	0x00280000
   25514:	movtvs	lr, #7075	; 0x1ba3
   25518:	svcvs	0x0001ebb3
   2551c:	bl	1055124 <pclose@plt+0x1051b14>
   25520:	svclt	0x00280000
   25524:	movwvs	lr, #7075	; 0x1ba3
   25528:	svcpl	0x00c1ebb3
   2552c:	bl	1055134 <pclose@plt+0x1051b24>
   25530:	svclt	0x00280000
   25534:	bicpl	lr, r1, #166912	; 0x28c00
   25538:	svcpl	0x0081ebb3
   2553c:	bl	1055144 <pclose@plt+0x1051b34>
   25540:	svclt	0x00280000
   25544:	orrpl	lr, r1, #166912	; 0x28c00
   25548:	svcpl	0x0041ebb3
   2554c:	bl	1055154 <pclose@plt+0x1051b44>
   25550:	svclt	0x00280000
   25554:	movtpl	lr, #7075	; 0x1ba3
   25558:	svcpl	0x0001ebb3
   2555c:	bl	1055164 <pclose@plt+0x1051b54>
   25560:	svclt	0x00280000
   25564:	movwpl	lr, #7075	; 0x1ba3
   25568:	svcmi	0x00c1ebb3
   2556c:	bl	1055174 <pclose@plt+0x1051b64>
   25570:	svclt	0x00280000
   25574:	bicmi	lr, r1, #166912	; 0x28c00
   25578:	svcmi	0x0081ebb3
   2557c:	bl	1055184 <pclose@plt+0x1051b74>
   25580:	svclt	0x00280000
   25584:	orrmi	lr, r1, #166912	; 0x28c00
   25588:	svcmi	0x0041ebb3
   2558c:	bl	1055194 <pclose@plt+0x1051b84>
   25590:	svclt	0x00280000
   25594:	movtmi	lr, #7075	; 0x1ba3
   25598:	svcmi	0x0001ebb3
   2559c:	bl	10551a4 <pclose@plt+0x1051b94>
   255a0:	svclt	0x00280000
   255a4:	movwmi	lr, #7075	; 0x1ba3
   255a8:	svccc	0x00c1ebb3
   255ac:	bl	10551b4 <pclose@plt+0x1051ba4>
   255b0:	svclt	0x00280000
   255b4:	biccc	lr, r1, #166912	; 0x28c00
   255b8:	svccc	0x0081ebb3
   255bc:	bl	10551c4 <pclose@plt+0x1051bb4>
   255c0:	svclt	0x00280000
   255c4:	orrcc	lr, r1, #166912	; 0x28c00
   255c8:	svccc	0x0041ebb3
   255cc:	bl	10551d4 <pclose@plt+0x1051bc4>
   255d0:	svclt	0x00280000
   255d4:	movtcc	lr, #7075	; 0x1ba3
   255d8:	svccc	0x0001ebb3
   255dc:	bl	10551e4 <pclose@plt+0x1051bd4>
   255e0:	svclt	0x00280000
   255e4:	movwcc	lr, #7075	; 0x1ba3
   255e8:	svccs	0x00c1ebb3
   255ec:	bl	10551f4 <pclose@plt+0x1051be4>
   255f0:	svclt	0x00280000
   255f4:	biccs	lr, r1, #166912	; 0x28c00
   255f8:	svccs	0x0081ebb3
   255fc:	bl	1055204 <pclose@plt+0x1051bf4>
   25600:	svclt	0x00280000
   25604:	orrcs	lr, r1, #166912	; 0x28c00
   25608:	svccs	0x0041ebb3
   2560c:	bl	1055214 <pclose@plt+0x1051c04>
   25610:	svclt	0x00280000
   25614:	movtcs	lr, #7075	; 0x1ba3
   25618:	svccs	0x0001ebb3
   2561c:	bl	1055224 <pclose@plt+0x1051c14>
   25620:	svclt	0x00280000
   25624:	movwcs	lr, #7075	; 0x1ba3
   25628:	svcne	0x00c1ebb3
   2562c:	bl	1055234 <pclose@plt+0x1051c24>
   25630:	svclt	0x00280000
   25634:	bicne	lr, r1, #166912	; 0x28c00
   25638:	svcne	0x0081ebb3
   2563c:	bl	1055244 <pclose@plt+0x1051c34>
   25640:	svclt	0x00280000
   25644:	orrne	lr, r1, #166912	; 0x28c00
   25648:	svcne	0x0041ebb3
   2564c:	bl	1055254 <pclose@plt+0x1051c44>
   25650:	svclt	0x00280000
   25654:	movtne	lr, #7075	; 0x1ba3
   25658:	svcne	0x0001ebb3
   2565c:	bl	1055264 <pclose@plt+0x1051c54>
   25660:	svclt	0x00280000
   25664:	movwne	lr, #7075	; 0x1ba3
   25668:	svceq	0x00c1ebb3
   2566c:	bl	1055274 <pclose@plt+0x1051c64>
   25670:	svclt	0x00280000
   25674:	biceq	lr, r1, #166912	; 0x28c00
   25678:	svceq	0x0081ebb3
   2567c:	bl	1055284 <pclose@plt+0x1051c74>
   25680:	svclt	0x00280000
   25684:	orreq	lr, r1, #166912	; 0x28c00
   25688:	svceq	0x0041ebb3
   2568c:	bl	1055294 <pclose@plt+0x1051c84>
   25690:	svclt	0x00280000
   25694:	movteq	lr, #7075	; 0x1ba3
   25698:	svceq	0x0001ebb3
   2569c:	bl	10552a4 <pclose@plt+0x1051c94>
   256a0:	svclt	0x00280000
   256a4:	movweq	lr, #7075	; 0x1ba3
   256a8:	svceq	0x0000f1bc
   256ac:	submi	fp, r0, #72, 30	; 0x120
   256b0:	b	fe737478 <pclose@plt+0xfe733e68>
   256b4:	svclt	0x00480f00
   256b8:	ldrbmi	r4, [r0, -r0, asr #4]!
   256bc:	andcs	fp, r0, r8, lsr pc
   256c0:	b	14152d8 <pclose@plt+0x1411cc8>
   256c4:			; <UNDEFINED> instruction: 0xf04070ec
   256c8:	ldrbmi	r0, [r0, -r1]!
   256cc:			; <UNDEFINED> instruction: 0xf281fab1
   256d0:	andseq	pc, pc, #-2147483600	; 0x80000030
   256d4:	svceq	0x0000f1bc
   256d8:			; <UNDEFINED> instruction: 0xf002fa23
   256dc:	submi	fp, r0, #72, 30	; 0x120
   256e0:	stmdacs	r0, {r4, r5, r6, r8, r9, sl, lr}
   256e4:			; <UNDEFINED> instruction: 0xf06fbfc8
   256e8:	svclt	0x00b84000
   256ec:	andmi	pc, r0, pc, asr #32
   256f0:	stmdalt	lr, {ip, sp, lr, pc}
   256f4:	rscsle	r2, r4, r0, lsl #18
   256f8:	andmi	lr, r3, sp, lsr #18
   256fc:	mrc2	7, 5, pc, cr3, cr15, {7}
   25700:			; <UNDEFINED> instruction: 0x4006e8bd
   25704:	vqrdmulh.s<illegal width 8>	d15, d0, d2
   25708:	smlatbeq	r3, r1, fp, lr
   2570c:	svclt	0x00004770
   25710:			; <UNDEFINED> instruction: 0xf04fb502
   25714:			; <UNDEFINED> instruction: 0xf7dd0008
   25718:	stclt	12, cr14, [r2, #-496]	; 0xfffffe10
   2571c:	mvnsmi	lr, #737280	; 0xb4000
   25720:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
   25724:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
   25728:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
   2572c:	mcrr	7, 13, pc, lr, cr13	; <UNPREDICTABLE>
   25730:	blne	1db692c <pclose@plt+0x1db331c>
   25734:	strhle	r1, [sl], -r6
   25738:	strcs	r3, [r0], #-3332	; 0xfffff2fc
   2573c:	svccc	0x0004f855
   25740:	strbmi	r3, [sl], -r1, lsl #8
   25744:	ldrtmi	r4, [r8], -r1, asr #12
   25748:	adcmi	r4, r6, #152, 14	; 0x2600000
   2574c:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
   25750:	svclt	0x000083f8
   25754:	strdeq	r6, [r1], -r2
   25758:	andeq	r6, r1, r8, ror #1
   2575c:	svclt	0x00004770

Disassembly of section .fini:

00025760 <.fini>:
   25760:	push	{r3, lr}
   25764:	pop	{r3, pc}
