// Individual bit access constants
const char B0 = 0;
const char B1 = 1;
const char B2 = 2;
const char B3 = 3;
const char B4 = 4;
const char B5 = 5;
const char B6 = 6;
const char B7 = 7;

const unsigned long __FLASH_SIZE = 0x00001000;

// Working space registers
rx unsigned short R0  absolute 0x0070;
rx unsigned short R1  absolute 0x0071;
rx unsigned short R2  absolute 0x0072;
rx unsigned short R3  absolute 0x0073;
rx unsigned short R4  absolute 0x0074;
rx unsigned short R5  absolute 0x0075;
rx unsigned short R6  absolute 0x0076;
rx unsigned short R7  absolute 0x0077;
rx unsigned short R8  absolute 0x0078;
rx unsigned short R9  absolute 0x0079;
rx unsigned short R10 absolute 0x007A;
rx unsigned short R11 absolute 0x007B;
rx unsigned short R12 absolute 0x007C;
rx unsigned short R13 absolute 0x007D;
rx unsigned short R14 absolute 0x007E;
rx unsigned short R15 absolute 0x007F;

const register unsigned short int W = 0;
const register unsigned short int F = 1;

// Special function registers (SFRs)

const signed int   PORT_TO_TRIS_OFFSET    =     128;

const unsigned short ICS_AUTO                  =     0;
const unsigned short ICS_OFF                   =     3;

sfr unsigned short volatile INDF0            absolute 0x000;
sfr unsigned short volatile INDF1            absolute 0x001;
sfr unsigned short volatile PCL              absolute 0x002;
sfr unsigned short volatile STATUS           absolute 0x003;
    const register unsigned short int CARRY = 0;
    const register unsigned short int C = 0;
    sbit  CARRY_bit at STATUS.B0;
    sbit  C_bit at STATUS.B0;
    const register unsigned short int DC = 1;
    sbit  DC_bit at STATUS.B1;
    const register unsigned short int ZERO = 2;
    const register unsigned short int Z = 2;
    sbit  ZERO_bit at STATUS.B2;
    sbit  Z_bit at STATUS.B2;
    const register unsigned short int nPD = 3;
    sbit  nPD_bit at STATUS.B3;
    const register unsigned short int nTO = 4;
    sbit  nTO_bit at STATUS.B4;

sfr unsigned int            FSR0             absolute 0x004;
sfr unsigned short          FSR0L            absolute 0x004;
register unsigned short     *FSR0PTR         absolute 0x004;
sfr unsigned short          FSR0H            absolute 0x005;
sfr unsigned int            FSR1             absolute 0x006;
sfr unsigned short          FSR1L            absolute 0x006;
register unsigned short     *FSR1PTR         absolute 0x006;
sfr unsigned short          FSR1H            absolute 0x007;
sfr unsigned short          BSR              absolute 0x008;
    const register unsigned short int BSR0 = 0;
    sbit  BSR0_bit at BSR.B0;
    const register unsigned short int BSR1 = 1;
    sbit  BSR1_bit at BSR.B1;
    const register unsigned short int BSR2 = 2;
    sbit  BSR2_bit at BSR.B2;
    const register unsigned short int BSR3 = 3;
    sbit  BSR3_bit at BSR.B3;
    const register unsigned short int BSR4 = 4;
    sbit  BSR4_bit at BSR.B4;

sfr unsigned short volatile WREG             absolute 0x009;
sfr unsigned short volatile PCLATH           absolute 0x00A;
sfr unsigned short volatile INTCON           absolute 0x00B;
    const register unsigned short int IOCIF = 0;
    sbit  IOCIF_bit at INTCON.B0;
    const register unsigned short int INTF = 1;
    sbit  INTF_bit at INTCON.B1;
    const register unsigned short int T0IF = 2;
    sbit  T0IF_bit at INTCON.B2;
    const register unsigned short int IOCIE = 3;
    sbit  IOCIE_bit at INTCON.B3;
    const register unsigned short int INTE = 4;
    sbit  INTE_bit at INTCON.B4;
    const register unsigned short int T0IE = 5;
    sbit  T0IE_bit at INTCON.B5;
    const register unsigned short int PEIE = 6;
    sbit  PEIE_bit at INTCON.B6;
    const register unsigned short int GIE = 7;
    sbit  GIE_bit at INTCON.B7;
    const register unsigned short int TMR0IE = 5;
    sbit  TMR0IE_bit at INTCON.B5;
    const register unsigned short int TMR0IF = 2;
    sbit  TMR0IF_bit at INTCON.B2;

sfr unsigned short volatile PORTA            absolute 0x00C;
    const register unsigned short int RA0 = 0;
    sbit  RA0_bit at PORTA.B0;
    const register unsigned short int RA1 = 1;
    sbit  RA1_bit at PORTA.B1;
    const register unsigned short int RA2 = 2;
    sbit  RA2_bit at PORTA.B2;
    const register unsigned short int RA3 = 3;
    sbit  RA3_bit at PORTA.B3;
    const register unsigned short int RA4 = 4;
    sbit  RA4_bit at PORTA.B4;
    const register unsigned short int RA5 = 5;
    sbit  RA5_bit at PORTA.B5;

sfr unsigned short volatile PORTC            absolute 0x00E;
    const register unsigned short int RC0 = 0;
    sbit  RC0_bit at PORTC.B0;
    const register unsigned short int RC1 = 1;
    sbit  RC1_bit at PORTC.B1;
    const register unsigned short int RC2 = 2;
    sbit  RC2_bit at PORTC.B2;
    const register unsigned short int RC3 = 3;
    sbit  RC3_bit at PORTC.B3;
    const register unsigned short int RC4 = 4;
    sbit  RC4_bit at PORTC.B4;
    const register unsigned short int RC5 = 5;
    sbit  RC5_bit at PORTC.B5;

sfr unsigned short volatile PIR1             absolute 0x011;
    const register unsigned short int TMR1IF = 0;
    sbit  TMR1IF_bit at PIR1.B0;
    const register unsigned short int TMR2IF = 1;
    sbit  TMR2IF_bit at PIR1.B1;
    const register unsigned short int CCP1IF = 2;
    sbit  CCP1IF_bit at PIR1.B2;
    const register unsigned short int SSP1IF = 3;
    sbit  SSP1IF_bit at PIR1.B3;
    const register unsigned short int TXIF = 4;
    sbit  TXIF_bit at PIR1.B4;
    const register unsigned short int RCIF = 5;
    sbit  RCIF_bit at PIR1.B5;
    const register unsigned short int ADIF = 6;
    sbit  ADIF_bit at PIR1.B6;
    const register unsigned short int TMR1GIF = 7;
    sbit  TMR1GIF_bit at PIR1.B7;
    const register unsigned short int CCPIF = 2;
    sbit  CCPIF_bit at PIR1.B2;

sfr unsigned short volatile PIR2             absolute 0x012;
    const register unsigned short int BCL1IF = 3;
    sbit  BCL1IF_bit at PIR2.B3;
    const register unsigned short int C1IF = 5;
    sbit  C1IF_bit at PIR2.B5;
    const register unsigned short int C2IF = 6;
    sbit  C2IF_bit at PIR2.B6;
    const register unsigned short int OSFIF = 7;
    sbit  OSFIF_bit at PIR2.B7;

sfr unsigned short volatile PIR3             absolute 0x013;
    const register unsigned short int CLC1IF = 0;
    sbit  CLC1IF_bit at PIR3.B0;
    const register unsigned short int CLC2IF = 1;
    sbit  CLC2IF_bit at PIR3.B1;
    const register unsigned short int CLC3IF = 2;
    sbit  CLC3IF_bit at PIR3.B2;
    const register unsigned short int ZCDIF = 4;
    sbit  ZCDIF_bit at PIR3.B4;
    const register unsigned short int COG1IF = 5;
    sbit  COG1IF_bit at PIR3.B5;
    const register unsigned short int PWM5IF = 6;
    sbit  PWM5IF_bit at PIR3.B6;

sfr unsigned short volatile PIR4             absolute 0x014;
    const register unsigned short int TMR4IF = 0;
    sbit  TMR4IF_bit at PIR4.B0;
    const register unsigned short int TMR6IF = 1;
    sbit  TMR6IF_bit at PIR4.B1;
    const register unsigned short int TMR3IF = 2;
    sbit  TMR3IF_bit at PIR4.B2;
    const register unsigned short int TMR3GIF = 3;
    sbit  TMR3GIF_bit at PIR4.B3;
    const register unsigned short int TMR5IF = 4;
    sbit  TMR5IF_bit at PIR4.B4;
    const register unsigned short int TMR5GIF = 5;
    sbit  TMR5GIF_bit at PIR4.B5;

sfr unsigned short volatile TMR0             absolute 0x015;
sfr unsigned int   volatile TMR1             absolute 0x016;
sfr unsigned short volatile TMR1L            absolute 0x016;
sfr unsigned short volatile TMR1H            absolute 0x017;
sfr unsigned short volatile T1CON            absolute 0x018;
    const register unsigned short int T1ON = 0;
    sbit  T1ON_bit at T1CON.B0;
    const register unsigned short int nT1SYNC = 2;
    sbit  nT1SYNC_bit at T1CON.B2;
    const register unsigned short int OSCEN = 3;
    sbit  OSCEN_bit at T1CON.B3;
    const register unsigned short int T1CKPS0 = 4;
    sbit  T1CKPS0_bit at T1CON.B4;
    const register unsigned short int T1CKPS1 = 5;
    sbit  T1CKPS1_bit at T1CON.B5;
    const register unsigned short int T1CS0 = 6;
    sbit  T1CS0_bit at T1CON.B6;
    const register unsigned short int T1CS1 = 7;
    sbit  T1CS1_bit at T1CON.B7;
    const register unsigned short int SOSCEN = 3;
    sbit  SOSCEN_bit at T1CON.B3;
    const register unsigned short int T1OSCEN = 3;
    sbit  T1OSCEN_bit at T1CON.B3;
    const register unsigned short int TMR1CS0 = 6;
    sbit  TMR1CS0_bit at T1CON.B6;
    const register unsigned short int TMR1CS1 = 7;
    sbit  TMR1CS1_bit at T1CON.B7;
    const register unsigned short int TMR1ON = 0;
    sbit  TMR1ON_bit at T1CON.B0;

sfr unsigned short volatile T1GCON           absolute 0x019;
    const register unsigned short int T1GSS0 = 0;
    sbit  T1GSS0_bit at T1GCON.B0;
    const register unsigned short int T1GSS1 = 1;
    sbit  T1GSS1_bit at T1GCON.B1;
    const register unsigned short int T1GVAL = 2;
    sbit  T1GVAL_bit at T1GCON.B2;
    const register unsigned short int T1GGO_nDONE = 3;
    sbit  T1GGO_nDONE_bit at T1GCON.B3;
    const register unsigned short int T1GSPM = 4;
    sbit  T1GSPM_bit at T1GCON.B4;
    const register unsigned short int T1GTM = 5;
    sbit  T1GTM_bit at T1GCON.B5;
    const register unsigned short int T1GPOL = 6;
    sbit  T1GPOL_bit at T1GCON.B6;
    const register unsigned short int T1GE = 7;
    sbit  T1GE_bit at T1GCON.B7;
    const register unsigned short int TMR1GE = 7;
    sbit  TMR1GE_bit at T1GCON.B7;

sfr unsigned short volatile T2TMR            absolute 0x01A;
sfr unsigned short volatile TMR2             absolute 0x01A;
sfr unsigned short volatile T2PR             absolute 0x01B;
sfr unsigned short volatile PR2              absolute 0x01B;
sfr unsigned short volatile T2CON            absolute 0x01C;
    const register unsigned short int T2OUTPS0 = 0;
    sbit  T2OUTPS0_bit at T2CON.B0;
    const register unsigned short int T2OUTPS1 = 1;
    sbit  T2OUTPS1_bit at T2CON.B1;
    const register unsigned short int T2OUTPS2 = 2;
    sbit  T2OUTPS2_bit at T2CON.B2;
    const register unsigned short int T2OUTPS3 = 3;
    sbit  T2OUTPS3_bit at T2CON.B3;
    const register unsigned short int T2CKPS0 = 4;
    sbit  T2CKPS0_bit at T2CON.B4;
    const register unsigned short int T2CKPS1 = 5;
    sbit  T2CKPS1_bit at T2CON.B5;
    const register unsigned short int T2CKPS2 = 6;
    sbit  T2CKPS2_bit at T2CON.B6;
    const register unsigned short int T2ON = 7;
    sbit  T2ON_bit at T2CON.B7;
    const register unsigned short int TMR2ON = 7;
    sbit  TMR2ON_bit at T2CON.B7;

sfr unsigned short volatile T2HLT            absolute 0x01D;
    const register unsigned short int T2MODE0 = 0;
    sbit  T2MODE0_bit at T2HLT.B0;
    const register unsigned short int T2MODE1 = 1;
    sbit  T2MODE1_bit at T2HLT.B1;
    const register unsigned short int T2MODE2 = 2;
    sbit  T2MODE2_bit at T2HLT.B2;
    const register unsigned short int T2MODE3 = 3;
    sbit  T2MODE3_bit at T2HLT.B3;
    const register unsigned short int T2MODE4 = 4;
    sbit  T2MODE4_bit at T2HLT.B4;
    const register unsigned short int T2CKSYNC = 5;
    sbit  T2CKSYNC_bit at T2HLT.B5;
    const register unsigned short int T2CKPOL = 6;
    sbit  T2CKPOL_bit at T2HLT.B6;
    const register unsigned short int T2PSYNC = 7;
    sbit  T2PSYNC_bit at T2HLT.B7;

sfr unsigned short volatile T2CLKCON         absolute 0x01E;
    const register unsigned short int T2CS0 = 0;
    sbit  T2CS0_bit at T2CLKCON.B0;
    const register unsigned short int T2CS1 = 1;
    sbit  T2CS1_bit at T2CLKCON.B1;
    const register unsigned short int T2CS2 = 2;
    sbit  T2CS2_bit at T2CLKCON.B2;
    const register unsigned short int T2CS3 = 3;
    sbit  T2CS3_bit at T2CLKCON.B3;

sfr unsigned short volatile T2RST            absolute 0x01F;
    const register unsigned short int T2RSEL0 = 0;
    sbit  T2RSEL0_bit at T2RST.B0;
    const register unsigned short int T2RSEL1 = 1;
    sbit  T2RSEL1_bit at T2RST.B1;
    const register unsigned short int T2RSEL2 = 2;
    sbit  T2RSEL2_bit at T2RST.B2;
    const register unsigned short int T2RSEL3 = 3;
    sbit  T2RSEL3_bit at T2RST.B3;

sfr unsigned short volatile TRISA            absolute 0x08C;
    const register unsigned short int TRISA0 = 0;
    sbit  TRISA0_bit at TRISA.B0;
    const register unsigned short int TRISA1 = 1;
    sbit  TRISA1_bit at TRISA.B1;
    const register unsigned short int TRISA2 = 2;
    sbit  TRISA2_bit at TRISA.B2;
    const register unsigned short int TRISA4 = 4;
    sbit  TRISA4_bit at TRISA.B4;
    const register unsigned short int TRISA5 = 5;
    sbit  TRISA5_bit at TRISA.B5;

sfr unsigned short volatile TRISC            absolute 0x08E;
    const register unsigned short int TRISC0 = 0;
    sbit  TRISC0_bit at TRISC.B0;
    const register unsigned short int TRISC1 = 1;
    sbit  TRISC1_bit at TRISC.B1;
    const register unsigned short int TRISC2 = 2;
    sbit  TRISC2_bit at TRISC.B2;
    const register unsigned short int TRISC3 = 3;
    sbit  TRISC3_bit at TRISC.B3;
    const register unsigned short int TRISC4 = 4;
    sbit  TRISC4_bit at TRISC.B4;
    const register unsigned short int TRISC5 = 5;
    sbit  TRISC5_bit at TRISC.B5;

sfr unsigned short volatile PIE1             absolute 0x091;
    const register unsigned short int TMR1IE = 0;
    sbit  TMR1IE_bit at PIE1.B0;
    const register unsigned short int TMR2IE = 1;
    sbit  TMR2IE_bit at PIE1.B1;
    const register unsigned short int CCP1IE = 2;
    sbit  CCP1IE_bit at PIE1.B2;
    const register unsigned short int SSP1IE = 3;
    sbit  SSP1IE_bit at PIE1.B3;
    const register unsigned short int TXIE = 4;
    sbit  TXIE_bit at PIE1.B4;
    const register unsigned short int RCIE = 5;
    sbit  RCIE_bit at PIE1.B5;
    const register unsigned short int ADIE = 6;
    sbit  ADIE_bit at PIE1.B6;
    const register unsigned short int TMR1GIE = 7;
    sbit  TMR1GIE_bit at PIE1.B7;
    const register unsigned short int CCPIE = 2;
    sbit  CCPIE_bit at PIE1.B2;

sfr unsigned short volatile PIE2             absolute 0x092;
    const register unsigned short int BCL1IE = 3;
    sbit  BCL1IE_bit at PIE2.B3;
    const register unsigned short int C1IE = 5;
    sbit  C1IE_bit at PIE2.B5;
    const register unsigned short int C2IE = 6;
    sbit  C2IE_bit at PIE2.B6;
    const register unsigned short int OSFIE = 7;
    sbit  OSFIE_bit at PIE2.B7;

sfr unsigned short volatile PIE3             absolute 0x093;
    const register unsigned short int CLC1IE = 0;
    sbit  CLC1IE_bit at PIE3.B0;
    const register unsigned short int CLC2IE = 1;
    sbit  CLC2IE_bit at PIE3.B1;
    const register unsigned short int CLC3IE = 2;
    sbit  CLC3IE_bit at PIE3.B2;
    const register unsigned short int ZCDIE = 4;
    sbit  ZCDIE_bit at PIE3.B4;
    const register unsigned short int COGIE = 5;
    sbit  COGIE_bit at PIE3.B5;
    const register unsigned short int PWM5IE = 6;
    sbit  PWM5IE_bit at PIE3.B6;

sfr unsigned short volatile PIE4             absolute 0x094;
    const register unsigned short int TMR4IE = 0;
    sbit  TMR4IE_bit at PIE4.B0;
    const register unsigned short int TMR6IE = 1;
    sbit  TMR6IE_bit at PIE4.B1;
    const register unsigned short int TMR3IE = 2;
    sbit  TMR3IE_bit at PIE4.B2;
    const register unsigned short int TMR3GIE = 3;
    sbit  TMR3GIE_bit at PIE4.B3;
    const register unsigned short int TMR5IE = 4;
    sbit  TMR5IE_bit at PIE4.B4;
    const register unsigned short int TMR5GIE = 5;
    sbit  TMR5GIE_bit at PIE4.B5;

sfr unsigned short volatile OPTION_REG       absolute 0x095;
    const register unsigned short int PSA = 3;
    sbit  PSA_bit at OPTION_REG.B3;
    const register unsigned short int T0SE = 4;
    sbit  T0SE_bit at OPTION_REG.B4;
    const register unsigned short int T0CS = 5;
    sbit  T0CS_bit at OPTION_REG.B5;
    const register unsigned short int INTEDG = 6;
    sbit  INTEDG_bit at OPTION_REG.B6;
    const register unsigned short int nWPUEN = 7;
    sbit  nWPUEN_bit at OPTION_REG.B7;
    const register unsigned short int TMR0CS = 5;
    sbit  TMR0CS_bit at OPTION_REG.B5;
    const register unsigned short int TMR0SE = 4;
    sbit  TMR0SE_bit at OPTION_REG.B4;

sfr unsigned short volatile PCON             absolute 0x096;
    const register unsigned short int nBOR = 0;
    sbit  nBOR_bit at PCON.B0;
    const register unsigned short int nPOR = 1;
    sbit  nPOR_bit at PCON.B1;
    const register unsigned short int nRI = 2;
    sbit  nRI_bit at PCON.B2;
    const register unsigned short int nRMCLR = 3;
    sbit  nRMCLR_bit at PCON.B3;
    const register unsigned short int nRWDT = 4;
    sbit  nRWDT_bit at PCON.B4;
    const register unsigned short int STKUNF = 6;
    sbit  STKUNF_bit at PCON.B6;
    const register unsigned short int STKOVF = 7;
    sbit  STKOVF_bit at PCON.B7;

sfr unsigned short          WDTCON           absolute 0x097;
    const register unsigned short int SWDTEN = 0;
    sbit  SWDTEN_bit at WDTCON.B0;
    const register unsigned short int WDTPS0 = 1;
    sbit  WDTPS0_bit at WDTCON.B1;
    const register unsigned short int WDTPS1 = 2;
    sbit  WDTPS1_bit at WDTCON.B2;
    const register unsigned short int WDTPS2 = 3;
    sbit  WDTPS2_bit at WDTCON.B3;
    const register unsigned short int WDTPS3 = 4;
    sbit  WDTPS3_bit at WDTCON.B4;
    const register unsigned short int WDTPS4 = 5;
    sbit  WDTPS4_bit at WDTCON.B5;

sfr unsigned short volatile OSCTUNE          absolute 0x098;
    const register unsigned short int TUN0 = 0;
    sbit  TUN0_bit at OSCTUNE.B0;
    const register unsigned short int TUN1 = 1;
    sbit  TUN1_bit at OSCTUNE.B1;
    const register unsigned short int TUN2 = 2;
    sbit  TUN2_bit at OSCTUNE.B2;
    const register unsigned short int TUN3 = 3;
    sbit  TUN3_bit at OSCTUNE.B3;
    const register unsigned short int TUN4 = 4;
    sbit  TUN4_bit at OSCTUNE.B4;
    const register unsigned short int TUN5 = 5;
    sbit  TUN5_bit at OSCTUNE.B5;

sfr unsigned short volatile OSCCON           absolute 0x099;
    const register unsigned short int SCS0 = 0;
    sbit  SCS0_bit at OSCCON.B0;
    const register unsigned short int SCS1 = 1;
    sbit  SCS1_bit at OSCCON.B1;
    const register unsigned short int IRCF0 = 3;
    sbit  IRCF0_bit at OSCCON.B3;
    const register unsigned short int IRCF1 = 4;
    sbit  IRCF1_bit at OSCCON.B4;
    const register unsigned short int IRCF2 = 5;
    sbit  IRCF2_bit at OSCCON.B5;
    const register unsigned short int IRCF3 = 6;
    sbit  IRCF3_bit at OSCCON.B6;
    const register unsigned short int SPLLEN = 7;
    sbit  SPLLEN_bit at OSCCON.B7;

sfr unsigned short volatile OSCSTAT          absolute 0x09A;
    const register unsigned short int HFIOFS = 0;
    sbit  HFIOFS_bit at OSCSTAT.B0;
    const register unsigned short int LFIOFR = 1;
    sbit  LFIOFR_bit at OSCSTAT.B1;
    const register unsigned short int MFIOFR = 2;
    sbit  MFIOFR_bit at OSCSTAT.B2;
    const register unsigned short int HFIOFL = 3;
    sbit  HFIOFL_bit at OSCSTAT.B3;
    const register unsigned short int HFIOFR = 4;
    sbit  HFIOFR_bit at OSCSTAT.B4;
    const register unsigned short int OSTS = 5;
    sbit  OSTS_bit at OSCSTAT.B5;
    const register unsigned short int PLLR = 6;
    sbit  PLLR_bit at OSCSTAT.B6;
    const register unsigned short int SOSCR = 7;
    sbit  SOSCR_bit at OSCSTAT.B7;

sfr unsigned int   volatile ADRES            absolute 0x09B;
sfr unsigned short volatile ADRESL           absolute 0x09B;
sfr unsigned short volatile ADRESH           absolute 0x09C;
sfr unsigned short volatile ADCON0           absolute 0x09D;
    const register unsigned short int ADON = 0;
    sbit  ADON_bit at ADCON0.B0;
    const register unsigned short int ADGO = 1;
    sbit  ADGO_bit at ADCON0.B1;
    const register unsigned short int CHS0 = 2;
    sbit  CHS0_bit at ADCON0.B2;
    const register unsigned short int CHS1 = 3;
    sbit  CHS1_bit at ADCON0.B3;
    const register unsigned short int CHS2 = 4;
    sbit  CHS2_bit at ADCON0.B4;
    const register unsigned short int CHS3 = 5;
    sbit  CHS3_bit at ADCON0.B5;
    const register unsigned short int CHS4 = 6;
    sbit  CHS4_bit at ADCON0.B6;
    const register unsigned short int GO_nDONE = 1;
    sbit  GO_nDONE_bit at ADCON0.B1;
    const register unsigned short int GO_NOT_DONE = 1;
    sbit  GO_NOT_DONE_bit at ADCON0.B1;

sfr unsigned short volatile ADCON1           absolute 0x09E;
    const register unsigned short int ADPREF0 = 0;
    sbit  ADPREF0_bit at ADCON1.B0;
    const register unsigned short int ADPREF1 = 1;
    sbit  ADPREF1_bit at ADCON1.B1;
    const register unsigned short int ADNREF = 2;
    sbit  ADNREF_bit at ADCON1.B2;
    const register unsigned short int ADFM = 7;
    sbit  ADFM_bit at ADCON1.B7;

sfr unsigned short volatile ADCON2           absolute 0x09F;
    const register unsigned short int TRIGSEL0 = 3;
    sbit  TRIGSEL0_bit at ADCON2.B3;
    const register unsigned short int TRIGSEL1 = 4;
    sbit  TRIGSEL1_bit at ADCON2.B4;
    const register unsigned short int TRIGSEL2 = 5;
    sbit  TRIGSEL2_bit at ADCON2.B5;
    const register unsigned short int TRIGSEL3 = 6;
    sbit  TRIGSEL3_bit at ADCON2.B6;
    const register unsigned short int TRIGSEL4 = 7;
    sbit  TRIGSEL4_bit at ADCON2.B7;

sfr unsigned short volatile LATA             absolute 0x10C;
    const register unsigned short int LATA0 = 0;
    sbit  LATA0_bit at LATA.B0;
    const register unsigned short int LATA1 = 1;
    sbit  LATA1_bit at LATA.B1;
    const register unsigned short int LATA2 = 2;
    sbit  LATA2_bit at LATA.B2;
    const register unsigned short int LATA4 = 4;
    sbit  LATA4_bit at LATA.B4;
    const register unsigned short int LATA5 = 5;
    sbit  LATA5_bit at LATA.B5;

sfr unsigned short volatile LATC             absolute 0x10E;
    const register unsigned short int LATC0 = 0;
    sbit  LATC0_bit at LATC.B0;
    const register unsigned short int LATC1 = 1;
    sbit  LATC1_bit at LATC.B1;
    const register unsigned short int LATC2 = 2;
    sbit  LATC2_bit at LATC.B2;
    const register unsigned short int LATC3 = 3;
    sbit  LATC3_bit at LATC.B3;
    const register unsigned short int LATC4 = 4;
    sbit  LATC4_bit at LATC.B4;
    const register unsigned short int LATC5 = 5;
    sbit  LATC5_bit at LATC.B5;

sfr unsigned short volatile CMOUT            absolute 0x10F;
    const register unsigned short int MC1OUT = 0;
    sbit  MC1OUT_bit at CMOUT.B0;
    const register unsigned short int MC2OUT = 1;
    sbit  MC2OUT_bit at CMOUT.B1;

sfr unsigned short volatile CM1CON0          absolute 0x110;
    const register unsigned short int C1SYNC = 0;
    sbit  C1SYNC_bit at CM1CON0.B0;
    const register unsigned short int C1HYS = 1;
    sbit  C1HYS_bit at CM1CON0.B1;
    const register unsigned short int C1SP = 2;
    sbit  C1SP_bit at CM1CON0.B2;
    const register unsigned short int C1ZLF = 3;
    sbit  C1ZLF_bit at CM1CON0.B3;
    const register unsigned short int C1POL = 4;
    sbit  C1POL_bit at CM1CON0.B4;
    const register unsigned short int C1OUT = 6;
    sbit  C1OUT_bit at CM1CON0.B6;
    const register unsigned short int C1ON = 7;
    sbit  C1ON_bit at CM1CON0.B7;

sfr unsigned short volatile CM1CON1          absolute 0x111;
    const register unsigned short int C1INTN = 0;
    sbit  C1INTN_bit at CM1CON1.B0;
    const register unsigned short int C1INTP = 1;
    sbit  C1INTP_bit at CM1CON1.B1;

sfr unsigned short volatile CM1NSEL          absolute 0x112;
    const register unsigned short int C1NCH0 = 0;
    sbit  C1NCH0_bit at CM1NSEL.B0;
    const register unsigned short int C1NCH1 = 1;
    sbit  C1NCH1_bit at CM1NSEL.B1;
    const register unsigned short int C1NCH2 = 2;
    sbit  C1NCH2_bit at CM1NSEL.B2;

sfr unsigned short volatile CM1PSEL          absolute 0x113;
    const register unsigned short int C1PCH0 = 0;
    sbit  C1PCH0_bit at CM1PSEL.B0;
    const register unsigned short int C1PCH1 = 1;
    sbit  C1PCH1_bit at CM1PSEL.B1;
    const register unsigned short int C1PCH2 = 2;
    sbit  C1PCH2_bit at CM1PSEL.B2;
    const register unsigned short int C1PCH3 = 3;
    sbit  C1PCH3_bit at CM1PSEL.B3;

sfr unsigned short volatile CM2CON0          absolute 0x114;
    const register unsigned short int C2SYNC = 0;
    sbit  C2SYNC_bit at CM2CON0.B0;
    const register unsigned short int C2HYS = 1;
    sbit  C2HYS_bit at CM2CON0.B1;
    const register unsigned short int C2SP = 2;
    sbit  C2SP_bit at CM2CON0.B2;
    const register unsigned short int C2ZLF = 3;
    sbit  C2ZLF_bit at CM2CON0.B3;
    const register unsigned short int C2POL = 4;
    sbit  C2POL_bit at CM2CON0.B4;
    const register unsigned short int C2OUT = 6;
    sbit  C2OUT_bit at CM2CON0.B6;
    const register unsigned short int C2ON = 7;
    sbit  C2ON_bit at CM2CON0.B7;

sfr unsigned short volatile CM2CON1          absolute 0x115;
    const register unsigned short int C2INTN = 0;
    sbit  C2INTN_bit at CM2CON1.B0;
    const register unsigned short int C2INTP = 1;
    sbit  C2INTP_bit at CM2CON1.B1;

sfr unsigned short volatile CM2NSEL          absolute 0x116;
    const register unsigned short int C2NCH0 = 0;
    sbit  C2NCH0_bit at CM2NSEL.B0;
    const register unsigned short int C2NCH1 = 1;
    sbit  C2NCH1_bit at CM2NSEL.B1;
    const register unsigned short int C2NCH2 = 2;
    sbit  C2NCH2_bit at CM2NSEL.B2;

sfr unsigned short volatile CM2PSEL          absolute 0x117;
    const register unsigned short int C2PCH0 = 0;
    sbit  C2PCH0_bit at CM2PSEL.B0;
    const register unsigned short int C2PCH1 = 1;
    sbit  C2PCH1_bit at CM2PSEL.B1;
    const register unsigned short int C2PCH2 = 2;
    sbit  C2PCH2_bit at CM2PSEL.B2;
    const register unsigned short int C2PCH3 = 3;
    sbit  C2PCH3_bit at CM2PSEL.B3;

sfr unsigned short volatile ANSELA           absolute 0x18C;
    const register unsigned short int ANSA0 = 0;
    sbit  ANSA0_bit at ANSELA.B0;
    const register unsigned short int ANSA1 = 1;
    sbit  ANSA1_bit at ANSELA.B1;
    const register unsigned short int ANSA2 = 2;
    sbit  ANSA2_bit at ANSELA.B2;
    const register unsigned short int ANSA4 = 4;
    sbit  ANSA4_bit at ANSELA.B4;

sfr unsigned short volatile ANSELC           absolute 0x18E;
    const register unsigned short int ANSC0 = 0;
    sbit  ANSC0_bit at ANSELC.B0;
    const register unsigned short int ANSC1 = 1;
    sbit  ANSC1_bit at ANSELC.B1;
    const register unsigned short int ANSC2 = 2;
    sbit  ANSC2_bit at ANSELC.B2;
    const register unsigned short int ANSC3 = 3;
    sbit  ANSC3_bit at ANSELC.B3;

sfr unsigned int   volatile PMADR            absolute 0x191;
sfr unsigned short volatile PMADRL           absolute 0x191;
sfr unsigned short volatile PMADRH           absolute 0x192;
sfr unsigned int   volatile PMDAT            absolute 0x193;
sfr unsigned short volatile PMDATL           absolute 0x193;
sfr unsigned short volatile PMDATH           absolute 0x194;
sfr unsigned short volatile PMCON1           absolute 0x195;
    const register unsigned short int RD = 0;
    sbit  RD_bit at PMCON1.B0;
    const register unsigned short int WR = 1;
    sbit  WR_bit at PMCON1.B1;
    const register unsigned short int WREN = 2;
    sbit  WREN_bit at PMCON1.B2;
    const register unsigned short int WRERR = 3;
    sbit  WRERR_bit at PMCON1.B3;
    const register unsigned short int FREE = 4;
    sbit  FREE_bit at PMCON1.B4;
    const register unsigned short int LWLO = 5;
    sbit  LWLO_bit at PMCON1.B5;
    const register unsigned short int CFGS = 6;
    sbit  CFGS_bit at PMCON1.B6;

sfr unsigned short volatile PMCON2           absolute 0x196;
sfr unsigned short volatile VREGCON          absolute 0x197;
    const register unsigned short int VREGPM = 1;
    sbit  VREGPM_bit at VREGCON.B1;

sfr unsigned short volatile RC1REG           absolute 0x199;
sfr unsigned short volatile RCREG            absolute 0x199;
sfr unsigned short volatile RCREG1           absolute 0x199;
sfr unsigned short volatile TX1REG           absolute 0x19A;
sfr unsigned short volatile TXREG1           absolute 0x19A;
sfr unsigned short volatile TXREG            absolute 0x19A;
sfr unsigned int   volatile SP1BRG           absolute 0x19B;
sfr unsigned short volatile SP1BRGL          absolute 0x19B;
sfr unsigned int            SPBRG            absolute 0x19B;
sfr unsigned int            SPBRG1           absolute 0x19B;
sfr unsigned short volatile SPBRGL           absolute 0x19B;
sfr unsigned short volatile SP1BRGH          absolute 0x19C;
sfr unsigned short          SPBRGH           absolute 0x19C;
sfr unsigned short          SPBRGH1          absolute 0x19C;
sfr unsigned short volatile RC1STA           absolute 0x19D;
    const register unsigned short int RX9D = 0;
    sbit  RX9D_bit at RC1STA.B0;
    const register unsigned short int OERR = 1;
    sbit  OERR_bit at RC1STA.B1;
    const register unsigned short int FERR = 2;
    sbit  FERR_bit at RC1STA.B2;
    const register unsigned short int ADDEN = 3;
    sbit  ADDEN_bit at RC1STA.B3;
    const register unsigned short int CREN = 4;
    sbit  CREN_bit at RC1STA.B4;
    const register unsigned short int SREN = 5;
    sbit  SREN_bit at RC1STA.B5;
    const register unsigned short int RX9 = 6;
    sbit  RX9_bit at RC1STA.B6;
    const register unsigned short int SPEN = 7;
    sbit  SPEN_bit at RC1STA.B7;

sfr unsigned short volatile RCSTA1           absolute 0x19D;
sfr unsigned short volatile RCSTA            absolute 0x19D;
sfr unsigned short volatile TX1STA           absolute 0x19E;
    const register unsigned short int TX9D = 0;
    sbit  TX9D_bit at TX1STA.B0;
    const register unsigned short int TRMT = 1;
    sbit  TRMT_bit at TX1STA.B1;
    const register unsigned short int BRGH = 2;
    sbit  BRGH_bit at TX1STA.B2;
    const register unsigned short int SENDB = 3;
    sbit  SENDB_bit at TX1STA.B3;
    const register unsigned short int TXEN = 5;
    sbit  TXEN_bit at TX1STA.B5;
    const register unsigned short int TX9 = 6;
    sbit  TX9_bit at TX1STA.B6;
    const register unsigned short int CSRC = 7;
    sbit  CSRC_bit at TX1STA.B7;

sfr unsigned short volatile TXSTA1           absolute 0x19E;
sfr unsigned short volatile TXSTA            absolute 0x19E;
sfr unsigned short volatile BAUD1CON         absolute 0x19F;
    const register unsigned short int ABDEN = 0;
    sbit  ABDEN_bit at BAUD1CON.B0;
    const register unsigned short int WUE = 1;
    sbit  WUE_bit at BAUD1CON.B1;
    const register unsigned short int BRG16 = 3;
    sbit  BRG16_bit at BAUD1CON.B3;
    const register unsigned short int SCKP = 4;
    sbit  SCKP_bit at BAUD1CON.B4;
    const register unsigned short int RCIDL = 6;
    sbit  RCIDL_bit at BAUD1CON.B6;
    const register unsigned short int ABDOVF = 7;
    sbit  ABDOVF_bit at BAUD1CON.B7;

sfr unsigned short          BAUDCON1         absolute 0x19F;
sfr unsigned short          BAUDCTL1         absolute 0x19F;
sfr unsigned short          BAUDCON          absolute 0x19F;
sfr unsigned short          BAUDCTL          absolute 0x19F;
sfr unsigned short          WPUA             absolute 0x20C;
    const register unsigned short int WPUA0 = 0;
    sbit  WPUA0_bit at WPUA.B0;
    const register unsigned short int WPUA1 = 1;
    sbit  WPUA1_bit at WPUA.B1;
    const register unsigned short int WPUA2 = 2;
    sbit  WPUA2_bit at WPUA.B2;
    const register unsigned short int WPUA3 = 3;
    sbit  WPUA3_bit at WPUA.B3;
    const register unsigned short int WPUA4 = 4;
    sbit  WPUA4_bit at WPUA.B4;
    const register unsigned short int WPUA5 = 5;
    sbit  WPUA5_bit at WPUA.B5;

sfr unsigned short volatile WPUC             absolute 0x20E;
    const register unsigned short int WPUC0 = 0;
    sbit  WPUC0_bit at WPUC.B0;
    const register unsigned short int WPUC1 = 1;
    sbit  WPUC1_bit at WPUC.B1;
    const register unsigned short int WPUC2 = 2;
    sbit  WPUC2_bit at WPUC.B2;
    const register unsigned short int WPUC3 = 3;
    sbit  WPUC3_bit at WPUC.B3;
    const register unsigned short int WPUC4 = 4;
    sbit  WPUC4_bit at WPUC.B4;
    const register unsigned short int WPUC5 = 5;
    sbit  WPUC5_bit at WPUC.B5;

sfr unsigned short volatile SSP1BUF          absolute 0x211;
    const register unsigned short int BUF0 = 0;
    sbit  BUF0_bit at SSP1BUF.B0;
    const register unsigned short int BUF1 = 1;
    sbit  BUF1_bit at SSP1BUF.B1;
    const register unsigned short int BUF2 = 2;
    sbit  BUF2_bit at SSP1BUF.B2;
    const register unsigned short int BUF3 = 3;
    sbit  BUF3_bit at SSP1BUF.B3;
    const register unsigned short int BUF4 = 4;
    sbit  BUF4_bit at SSP1BUF.B4;
    const register unsigned short int BUF5 = 5;
    sbit  BUF5_bit at SSP1BUF.B5;
    const register unsigned short int BUF6 = 6;
    sbit  BUF6_bit at SSP1BUF.B6;
    const register unsigned short int BUF7 = 7;
    sbit  BUF7_bit at SSP1BUF.B7;
    const register unsigned short int SSP1BUF0 = 0;
    sbit  SSP1BUF0_bit at SSP1BUF.B0;
    const register unsigned short int SSP1BUF1 = 1;
    sbit  SSP1BUF1_bit at SSP1BUF.B1;
    const register unsigned short int SSP1BUF2 = 2;
    sbit  SSP1BUF2_bit at SSP1BUF.B2;
    const register unsigned short int SSP1BUF3 = 3;
    sbit  SSP1BUF3_bit at SSP1BUF.B3;
    const register unsigned short int SSP1BUF4 = 4;
    sbit  SSP1BUF4_bit at SSP1BUF.B4;
    const register unsigned short int SSP1BUF5 = 5;
    sbit  SSP1BUF5_bit at SSP1BUF.B5;
    const register unsigned short int SSP1BUF6 = 6;
    sbit  SSP1BUF6_bit at SSP1BUF.B6;
    const register unsigned short int SSP1BUF7 = 7;
    sbit  SSP1BUF7_bit at SSP1BUF.B7;

sfr unsigned short volatile SSPBUF           absolute 0x211;
sfr unsigned short volatile SSP1ADD          absolute 0x212;
    const register unsigned short int ADD0 = 0;
    sbit  ADD0_bit at SSP1ADD.B0;
    const register unsigned short int ADD1 = 1;
    sbit  ADD1_bit at SSP1ADD.B1;
    const register unsigned short int ADD2 = 2;
    sbit  ADD2_bit at SSP1ADD.B2;
    const register unsigned short int ADD3 = 3;
    sbit  ADD3_bit at SSP1ADD.B3;
    const register unsigned short int ADD4 = 4;
    sbit  ADD4_bit at SSP1ADD.B4;
    const register unsigned short int ADD5 = 5;
    sbit  ADD5_bit at SSP1ADD.B5;
    const register unsigned short int ADD6 = 6;
    sbit  ADD6_bit at SSP1ADD.B6;
    const register unsigned short int ADD7 = 7;
    sbit  ADD7_bit at SSP1ADD.B7;
    const register unsigned short int SSP1ADD0 = 0;
    sbit  SSP1ADD0_bit at SSP1ADD.B0;
    const register unsigned short int SSP1ADD1 = 1;
    sbit  SSP1ADD1_bit at SSP1ADD.B1;
    const register unsigned short int SSP1ADD2 = 2;
    sbit  SSP1ADD2_bit at SSP1ADD.B2;
    const register unsigned short int SSP1ADD3 = 3;
    sbit  SSP1ADD3_bit at SSP1ADD.B3;
    const register unsigned short int SSP1ADD4 = 4;
    sbit  SSP1ADD4_bit at SSP1ADD.B4;
    const register unsigned short int SSP1ADD5 = 5;
    sbit  SSP1ADD5_bit at SSP1ADD.B5;
    const register unsigned short int SSP1ADD6 = 6;
    sbit  SSP1ADD6_bit at SSP1ADD.B6;
    const register unsigned short int SSP1ADD7 = 7;
    sbit  SSP1ADD7_bit at SSP1ADD.B7;

sfr unsigned short volatile SSPADD           absolute 0x212;
sfr unsigned short volatile SSP1MSK          absolute 0x213;
    const register unsigned short int MSK0 = 0;
    sbit  MSK0_bit at SSP1MSK.B0;
    const register unsigned short int MSK1 = 1;
    sbit  MSK1_bit at SSP1MSK.B1;
    const register unsigned short int MSK2 = 2;
    sbit  MSK2_bit at SSP1MSK.B2;
    const register unsigned short int MSK3 = 3;
    sbit  MSK3_bit at SSP1MSK.B3;
    const register unsigned short int MSK4 = 4;
    sbit  MSK4_bit at SSP1MSK.B4;
    const register unsigned short int MSK5 = 5;
    sbit  MSK5_bit at SSP1MSK.B5;
    const register unsigned short int MSK6 = 6;
    sbit  MSK6_bit at SSP1MSK.B6;
    const register unsigned short int MSK7 = 7;
    sbit  MSK7_bit at SSP1MSK.B7;
    const register unsigned short int SSP1MSK0 = 0;
    sbit  SSP1MSK0_bit at SSP1MSK.B0;
    const register unsigned short int SSP1MSK1 = 1;
    sbit  SSP1MSK1_bit at SSP1MSK.B1;
    const register unsigned short int SSP1MSK2 = 2;
    sbit  SSP1MSK2_bit at SSP1MSK.B2;
    const register unsigned short int SSP1MSK3 = 3;
    sbit  SSP1MSK3_bit at SSP1MSK.B3;
    const register unsigned short int SSP1MSK4 = 4;
    sbit  SSP1MSK4_bit at SSP1MSK.B4;
    const register unsigned short int SSP1MSK5 = 5;
    sbit  SSP1MSK5_bit at SSP1MSK.B5;
    const register unsigned short int SSP1MSK6 = 6;
    sbit  SSP1MSK6_bit at SSP1MSK.B6;
    const register unsigned short int SSP1MSK7 = 7;
    sbit  SSP1MSK7_bit at SSP1MSK.B7;

sfr unsigned short volatile SSPMSK           absolute 0x213;
sfr unsigned short volatile SSP1STAT         absolute 0x214;
    const register unsigned short int BF = 0;
    sbit  BF_bit at SSP1STAT.B0;
    const register unsigned short int UA = 1;
    sbit  UA_bit at SSP1STAT.B1;
    const register unsigned short int R_nW = 2;
    sbit  R_nW_bit at SSP1STAT.B2;
    const register unsigned short int D_nA = 5;
    sbit  D_nA_bit at SSP1STAT.B5;
    const register unsigned short int CKE = 6;
    sbit  CKE_bit at SSP1STAT.B6;
    const register unsigned short int SMP = 7;
    sbit  SMP_bit at SSP1STAT.B7;

sfr unsigned short volatile SSPSTAT          absolute 0x214;
sfr unsigned short volatile SSP1CON1         absolute 0x215;
    const register unsigned short int SSPM0 = 0;
    sbit  SSPM0_bit at SSP1CON1.B0;
    const register unsigned short int SSPM1 = 1;
    sbit  SSPM1_bit at SSP1CON1.B1;
    const register unsigned short int SSPM2 = 2;
    sbit  SSPM2_bit at SSP1CON1.B2;
    const register unsigned short int SSPM3 = 3;
    sbit  SSPM3_bit at SSP1CON1.B3;
    const register unsigned short int CKP = 4;
    sbit  CKP_bit at SSP1CON1.B4;
    const register unsigned short int SSPEN = 5;
    sbit  SSPEN_bit at SSP1CON1.B5;
    const register unsigned short int SSPOV = 6;
    sbit  SSPOV_bit at SSP1CON1.B6;
    const register unsigned short int WCOL = 7;
    sbit  WCOL_bit at SSP1CON1.B7;

sfr unsigned short volatile SSPCON           absolute 0x215;
sfr unsigned short volatile SSPCON1          absolute 0x215;
sfr unsigned short volatile SSP1CON          absolute 0x215;
sfr unsigned short volatile SSP1CON2         absolute 0x216;
    const register unsigned short int SEN = 0;
    sbit  SEN_bit at SSP1CON2.B0;
    const register unsigned short int RSEN = 1;
    sbit  RSEN_bit at SSP1CON2.B1;
    const register unsigned short int PEN = 2;
    sbit  PEN_bit at SSP1CON2.B2;
    const register unsigned short int RCEN = 3;
    sbit  RCEN_bit at SSP1CON2.B3;
    const register unsigned short int ACKEN = 4;
    sbit  ACKEN_bit at SSP1CON2.B4;
    const register unsigned short int ACKDT = 5;
    sbit  ACKDT_bit at SSP1CON2.B5;
    const register unsigned short int ACKSTAT = 6;
    sbit  ACKSTAT_bit at SSP1CON2.B6;
    const register unsigned short int GCEN = 7;
    sbit  GCEN_bit at SSP1CON2.B7;

sfr unsigned short volatile SSPCON2          absolute 0x216;
sfr unsigned short volatile SSP1CON3         absolute 0x217;
    const register unsigned short int DHEN = 0;
    sbit  DHEN_bit at SSP1CON3.B0;
    const register unsigned short int AHEN = 1;
    sbit  AHEN_bit at SSP1CON3.B1;
    const register unsigned short int SBCDE = 2;
    sbit  SBCDE_bit at SSP1CON3.B2;
    const register unsigned short int SDAHT = 3;
    sbit  SDAHT_bit at SSP1CON3.B3;
    const register unsigned short int BOEN = 4;
    sbit  BOEN_bit at SSP1CON3.B4;
    const register unsigned short int SCIE = 5;
    sbit  SCIE_bit at SSP1CON3.B5;
    const register unsigned short int PCIE = 6;
    sbit  PCIE_bit at SSP1CON3.B6;
    const register unsigned short int ACKTIM = 7;
    sbit  ACKTIM_bit at SSP1CON3.B7;

sfr unsigned short volatile SSPCON3          absolute 0x217;
sfr unsigned short volatile BORCON           absolute 0x21D;
    const register unsigned short int BORRDY = 0;
    sbit  BORRDY_bit at BORCON.B0;
    const register unsigned short int BORFS = 6;
    sbit  BORFS_bit at BORCON.B6;
    const register unsigned short int SBOREN = 7;
    sbit  SBOREN_bit at BORCON.B7;

sfr unsigned short volatile FVRCON           absolute 0x21E;
    const register unsigned short int TSRNG = 4;
    sbit  TSRNG_bit at FVRCON.B4;
    const register unsigned short int TSEN = 5;
    sbit  TSEN_bit at FVRCON.B5;
    const register unsigned short int FVRRDY = 6;
    sbit  FVRRDY_bit at FVRCON.B6;
    const register unsigned short int FVREN = 7;
    sbit  FVREN_bit at FVRCON.B7;

sfr unsigned short volatile ZCD1CON          absolute 0x21F;
    const register unsigned short int ZCD1INTN = 0;
    sbit  ZCD1INTN_bit at ZCD1CON.B0;
    const register unsigned short int ZCD1INTP = 1;
    sbit  ZCD1INTP_bit at ZCD1CON.B1;
    const register unsigned short int ZCD1POL = 4;
    sbit  ZCD1POL_bit at ZCD1CON.B4;
    const register unsigned short int ZCD1OUT = 5;
    sbit  ZCD1OUT_bit at ZCD1CON.B5;
    const register unsigned short int ZCD1EN = 7;
    sbit  ZCD1EN_bit at ZCD1CON.B7;

sfr unsigned short volatile ODCONA           absolute 0x28C;
    const register unsigned short int ODA0 = 0;
    sbit  ODA0_bit at ODCONA.B0;
    const register unsigned short int ODA1 = 1;
    sbit  ODA1_bit at ODCONA.B1;
    const register unsigned short int ODA2 = 2;
    sbit  ODA2_bit at ODCONA.B2;
    const register unsigned short int ODA4 = 4;
    sbit  ODA4_bit at ODCONA.B4;
    const register unsigned short int ODA5 = 5;
    sbit  ODA5_bit at ODCONA.B5;

sfr unsigned short volatile ODCONC           absolute 0x28E;
    const register unsigned short int ODC0 = 0;
    sbit  ODC0_bit at ODCONC.B0;
    const register unsigned short int ODC1 = 1;
    sbit  ODC1_bit at ODCONC.B1;
    const register unsigned short int ODC2 = 2;
    sbit  ODC2_bit at ODCONC.B2;
    const register unsigned short int ODC3 = 3;
    sbit  ODC3_bit at ODCONC.B3;
    const register unsigned short int ODC4 = 4;
    sbit  ODC4_bit at ODCONC.B4;
    const register unsigned short int ODC5 = 5;
    sbit  ODC5_bit at ODCONC.B5;

sfr unsigned int   volatile CCPR1            absolute 0x291;
sfr unsigned short volatile CCPR1L           absolute 0x291;
sfr unsigned short volatile CCPR1H           absolute 0x292;
sfr unsigned short volatile CCP1CON          absolute 0x293;
    const register unsigned short int CCP1MODE0 = 0;
    sbit  CCP1MODE0_bit at CCP1CON.B0;
    const register unsigned short int CCP1MODE1 = 1;
    sbit  CCP1MODE1_bit at CCP1CON.B1;
    const register unsigned short int CCP1MODE2 = 2;
    sbit  CCP1MODE2_bit at CCP1CON.B2;
    const register unsigned short int CCP1MODE3 = 3;
    sbit  CCP1MODE3_bit at CCP1CON.B3;
    const register unsigned short int CCP1FMT = 4;
    sbit  CCP1FMT_bit at CCP1CON.B4;
    const register unsigned short int CCP1OUT = 5;
    sbit  CCP1OUT_bit at CCP1CON.B5;
    const register unsigned short int CCP1EN = 7;
    sbit  CCP1EN_bit at CCP1CON.B7;
    const register unsigned short int FMT = 4;
    sbit  FMT_bit at CCP1CON.B4;
    const register unsigned short int P1M1 = 7;
    sbit  P1M1_bit at CCP1CON.B7;

sfr unsigned short volatile CCP1CAP          absolute 0x294;
    const register unsigned short int CCP1CTS0 = 0;
    sbit  CCP1CTS0_bit at CCP1CAP.B0;
    const register unsigned short int CCP1CTS1 = 1;
    sbit  CCP1CTS1_bit at CCP1CAP.B1;
    const register unsigned short int CCP1CTS2 = 2;
    sbit  CCP1CTS2_bit at CCP1CAP.B2;
    const register unsigned short int CTS0 = 0;
    sbit  CTS0_bit at CCP1CAP.B0;
    const register unsigned short int CTS1 = 1;
    sbit  CTS1_bit at CCP1CAP.B1;
    const register unsigned short int CTS2 = 2;
    sbit  CTS2_bit at CCP1CAP.B2;

sfr unsigned short volatile CCPTMRS          absolute 0x29E;
    const register unsigned short int C1TSEL0 = 0;
    sbit  C1TSEL0_bit at CCPTMRS.B0;
    const register unsigned short int C1TSEL1 = 1;
    sbit  C1TSEL1_bit at CCPTMRS.B1;
    const register unsigned short int P3TSEL0 = 4;
    sbit  P3TSEL0_bit at CCPTMRS.B4;
    const register unsigned short int P3TSEL1 = 5;
    sbit  P3TSEL1_bit at CCPTMRS.B5;

sfr unsigned short volatile SLRCONA          absolute 0x30C;
    const register unsigned short int SLRA0 = 0;
    sbit  SLRA0_bit at SLRCONA.B0;
    const register unsigned short int SLRA1 = 1;
    sbit  SLRA1_bit at SLRCONA.B1;
    const register unsigned short int SLRA2 = 2;
    sbit  SLRA2_bit at SLRCONA.B2;
    const register unsigned short int SLRA4 = 4;
    sbit  SLRA4_bit at SLRCONA.B4;
    const register unsigned short int SLRA5 = 5;
    sbit  SLRA5_bit at SLRCONA.B5;

sfr unsigned short volatile SLRCONC          absolute 0x30E;
    const register unsigned short int SLRC0 = 0;
    sbit  SLRC0_bit at SLRCONC.B0;
    const register unsigned short int SLRC1 = 1;
    sbit  SLRC1_bit at SLRCONC.B1;
    const register unsigned short int SLRC2 = 2;
    sbit  SLRC2_bit at SLRCONC.B2;
    const register unsigned short int SLRC3 = 3;
    sbit  SLRC3_bit at SLRCONC.B3;
    const register unsigned short int SLRC4 = 4;
    sbit  SLRC4_bit at SLRCONC.B4;
    const register unsigned short int SLRC5 = 5;
    sbit  SLRC5_bit at SLRCONC.B5;

sfr unsigned short volatile INLVLA           absolute 0x38C;
    const register unsigned short int INLVLA0 = 0;
    sbit  INLVLA0_bit at INLVLA.B0;
    const register unsigned short int INLVLA1 = 1;
    sbit  INLVLA1_bit at INLVLA.B1;
    const register unsigned short int INLVLA2 = 2;
    sbit  INLVLA2_bit at INLVLA.B2;
    const register unsigned short int INLVLA3 = 3;
    sbit  INLVLA3_bit at INLVLA.B3;
    const register unsigned short int INLVLA4 = 4;
    sbit  INLVLA4_bit at INLVLA.B4;
    const register unsigned short int INLVLA5 = 5;
    sbit  INLVLA5_bit at INLVLA.B5;

sfr unsigned short volatile INLVLC           absolute 0x38E;
    const register unsigned short int INLVLC0 = 0;
    sbit  INLVLC0_bit at INLVLC.B0;
    const register unsigned short int INLVLC1 = 1;
    sbit  INLVLC1_bit at INLVLC.B1;
    const register unsigned short int INLVLC2 = 2;
    sbit  INLVLC2_bit at INLVLC.B2;
    const register unsigned short int INLVLC3 = 3;
    sbit  INLVLC3_bit at INLVLC.B3;
    const register unsigned short int INLVLC4 = 4;
    sbit  INLVLC4_bit at INLVLC.B4;
    const register unsigned short int INLVLC5 = 5;
    sbit  INLVLC5_bit at INLVLC.B5;

sfr unsigned short volatile IOCAP            absolute 0x391;
    const register unsigned short int IOCAP0 = 0;
    sbit  IOCAP0_bit at IOCAP.B0;
    const register unsigned short int IOCAP1 = 1;
    sbit  IOCAP1_bit at IOCAP.B1;
    const register unsigned short int IOCAP2 = 2;
    sbit  IOCAP2_bit at IOCAP.B2;
    const register unsigned short int IOCAP3 = 3;
    sbit  IOCAP3_bit at IOCAP.B3;
    const register unsigned short int IOCAP4 = 4;
    sbit  IOCAP4_bit at IOCAP.B4;
    const register unsigned short int IOCAP5 = 5;
    sbit  IOCAP5_bit at IOCAP.B5;

sfr unsigned short volatile IOCAN            absolute 0x392;
    const register unsigned short int IOCAN0 = 0;
    sbit  IOCAN0_bit at IOCAN.B0;
    const register unsigned short int IOCAN1 = 1;
    sbit  IOCAN1_bit at IOCAN.B1;
    const register unsigned short int IOCAN2 = 2;
    sbit  IOCAN2_bit at IOCAN.B2;
    const register unsigned short int IOCAN3 = 3;
    sbit  IOCAN3_bit at IOCAN.B3;
    const register unsigned short int IOCAN4 = 4;
    sbit  IOCAN4_bit at IOCAN.B4;
    const register unsigned short int IOCAN5 = 5;
    sbit  IOCAN5_bit at IOCAN.B5;

sfr unsigned short volatile IOCAF            absolute 0x393;
    const register unsigned short int IOCAF0 = 0;
    sbit  IOCAF0_bit at IOCAF.B0;
    const register unsigned short int IOCAF1 = 1;
    sbit  IOCAF1_bit at IOCAF.B1;
    const register unsigned short int IOCAF2 = 2;
    sbit  IOCAF2_bit at IOCAF.B2;
    const register unsigned short int IOCAF3 = 3;
    sbit  IOCAF3_bit at IOCAF.B3;
    const register unsigned short int IOCAF4 = 4;
    sbit  IOCAF4_bit at IOCAF.B4;
    const register unsigned short int IOCAF5 = 5;
    sbit  IOCAF5_bit at IOCAF.B5;

sfr unsigned short volatile IOCCP            absolute 0x397;
    const register unsigned short int IOCCP0 = 0;
    sbit  IOCCP0_bit at IOCCP.B0;
    const register unsigned short int IOCCP1 = 1;
    sbit  IOCCP1_bit at IOCCP.B1;
    const register unsigned short int IOCCP2 = 2;
    sbit  IOCCP2_bit at IOCCP.B2;
    const register unsigned short int IOCCP3 = 3;
    sbit  IOCCP3_bit at IOCCP.B3;
    const register unsigned short int IOCCP4 = 4;
    sbit  IOCCP4_bit at IOCCP.B4;
    const register unsigned short int IOCCP5 = 5;
    sbit  IOCCP5_bit at IOCCP.B5;

sfr unsigned short volatile IOCCN            absolute 0x398;
    const register unsigned short int IOCCN0 = 0;
    sbit  IOCCN0_bit at IOCCN.B0;
    const register unsigned short int IOCCN1 = 1;
    sbit  IOCCN1_bit at IOCCN.B1;
    const register unsigned short int IOCCN2 = 2;
    sbit  IOCCN2_bit at IOCCN.B2;
    const register unsigned short int IOCCN3 = 3;
    sbit  IOCCN3_bit at IOCCN.B3;
    const register unsigned short int IOCCN4 = 4;
    sbit  IOCCN4_bit at IOCCN.B4;
    const register unsigned short int IOCCN5 = 5;
    sbit  IOCCN5_bit at IOCCN.B5;

sfr unsigned short volatile IOCCF            absolute 0x399;
    const register unsigned short int IOCCF0 = 0;
    sbit  IOCCF0_bit at IOCCF.B0;
    const register unsigned short int IOCCF1 = 1;
    sbit  IOCCF1_bit at IOCCF.B1;
    const register unsigned short int IOCCF2 = 2;
    sbit  IOCCF2_bit at IOCCF.B2;
    const register unsigned short int IOCCF3 = 3;
    sbit  IOCCF3_bit at IOCCF.B3;
    const register unsigned short int IOCCF4 = 4;
    sbit  IOCCF4_bit at IOCCF.B4;
    const register unsigned short int IOCCF5 = 5;
    sbit  IOCCF5_bit at IOCCF.B5;

sfr unsigned short volatile MD1CON0          absolute 0x39B;
    const register unsigned short int BIT_ = 0;
    sbit  BIT_bit at MD1CON0.B0;
    const register unsigned short int MD1OPOL = 4;
    sbit  MD1OPOL_bit at MD1CON0.B4;
    const register unsigned short int MD1OUT = 5;
    sbit  MD1OUT_bit at MD1CON0.B5;
    const register unsigned short int MD1EN = 7;
    sbit  MD1EN_bit at MD1CON0.B7;
    const register unsigned short int MD1BIT = 0;
    sbit  MD1BIT_bit at MD1CON0.B0;
    const register unsigned short int OPOL = 4;
    sbit  OPOL_bit at MD1CON0.B4;

sfr unsigned short volatile MD1CON1          absolute 0x39C;
    const register unsigned short int CLSYNC = 0;
    sbit  CLSYNC_bit at MD1CON1.B0;
    const register unsigned short int CLPOL = 1;
    sbit  CLPOL_bit at MD1CON1.B1;
    const register unsigned short int CHSYNC = 4;
    sbit  CHSYNC_bit at MD1CON1.B4;
    const register unsigned short int CHPOL = 5;
    sbit  CHPOL_bit at MD1CON1.B5;
    const register unsigned short int MD1CHPOL = 5;
    sbit  MD1CHPOL_bit at MD1CON1.B5;
    const register unsigned short int MD1CHSYNC = 4;
    sbit  MD1CHSYNC_bit at MD1CON1.B4;
    const register unsigned short int MD1CLPOL = 1;
    sbit  MD1CLPOL_bit at MD1CON1.B1;
    const register unsigned short int MD1CLSYNC = 0;
    sbit  MD1CLSYNC_bit at MD1CON1.B0;

sfr unsigned short volatile MD1SRC           absolute 0x39D;
    const register unsigned short int MD1MS0 = 0;
    sbit  MD1MS0_bit at MD1SRC.B0;
    const register unsigned short int MD1MS1 = 1;
    sbit  MD1MS1_bit at MD1SRC.B1;
    const register unsigned short int MD1MS2 = 2;
    sbit  MD1MS2_bit at MD1SRC.B2;
    const register unsigned short int MD1MS3 = 3;
    sbit  MD1MS3_bit at MD1SRC.B3;
    const register unsigned short int MD1MS4 = 4;
    sbit  MD1MS4_bit at MD1SRC.B4;
    const register unsigned short int MS0 = 0;
    sbit  MS0_bit at MD1SRC.B0;
    const register unsigned short int MS1 = 1;
    sbit  MS1_bit at MD1SRC.B1;
    const register unsigned short int MS2 = 2;
    sbit  MS2_bit at MD1SRC.B2;
    const register unsigned short int MS3 = 3;
    sbit  MS3_bit at MD1SRC.B3;
    const register unsigned short int MS4 = 4;
    sbit  MS4_bit at MD1SRC.B4;

sfr unsigned short volatile MD1CARL          absolute 0x39E;
    const register unsigned short int CL0 = 0;
    sbit  CL0_bit at MD1CARL.B0;
    const register unsigned short int CL1 = 1;
    sbit  CL1_bit at MD1CARL.B1;
    const register unsigned short int CL2 = 2;
    sbit  CL2_bit at MD1CARL.B2;
    const register unsigned short int CL3 = 3;
    sbit  CL3_bit at MD1CARL.B3;
    const register unsigned short int MD1CL0 = 0;
    sbit  MD1CL0_bit at MD1CARL.B0;
    const register unsigned short int MD1CL1 = 1;
    sbit  MD1CL1_bit at MD1CARL.B1;
    const register unsigned short int MD1CL2 = 2;
    sbit  MD1CL2_bit at MD1CARL.B2;
    const register unsigned short int MD1CL3 = 3;
    sbit  MD1CL3_bit at MD1CARL.B3;

sfr unsigned short volatile MD1CARH          absolute 0x39F;
    const register unsigned short int CH0 = 0;
    sbit  CH0_bit at MD1CARH.B0;
    const register unsigned short int CH1 = 1;
    sbit  CH1_bit at MD1CARH.B1;
    const register unsigned short int CH2 = 2;
    sbit  CH2_bit at MD1CARH.B2;
    const register unsigned short int CH3 = 3;
    sbit  CH3_bit at MD1CARH.B3;
    const register unsigned short int MD1CH0 = 0;
    sbit  MD1CH0_bit at MD1CARH.B0;
    const register unsigned short int MD1CH1 = 1;
    sbit  MD1CH1_bit at MD1CARH.B1;
    const register unsigned short int MD1CH2 = 2;
    sbit  MD1CH2_bit at MD1CARH.B2;
    const register unsigned short int MD1CH3 = 3;
    sbit  MD1CH3_bit at MD1CARH.B3;

sfr unsigned short volatile HIDRVC           absolute 0x40E;
    const register unsigned short int HIDC4 = 4;
    sbit  HIDC4_bit at HIDRVC.B4;
    const register unsigned short int HIDC5 = 5;
    sbit  HIDC5_bit at HIDRVC.B5;

sfr unsigned short volatile T4TMR            absolute 0x413;
sfr unsigned short volatile TMR4             absolute 0x413;
sfr unsigned short volatile T4PR             absolute 0x414;
sfr unsigned short volatile PR4              absolute 0x414;
sfr unsigned short volatile T4CON            absolute 0x415;
    const register unsigned short int T4OUTPS0 = 0;
    sbit  T4OUTPS0_bit at T4CON.B0;
    const register unsigned short int T4OUTPS1 = 1;
    sbit  T4OUTPS1_bit at T4CON.B1;
    const register unsigned short int T4OUTPS2 = 2;
    sbit  T4OUTPS2_bit at T4CON.B2;
    const register unsigned short int T4OUTPS3 = 3;
    sbit  T4OUTPS3_bit at T4CON.B3;
    const register unsigned short int T4CKPS0 = 4;
    sbit  T4CKPS0_bit at T4CON.B4;
    const register unsigned short int T4CKPS1 = 5;
    sbit  T4CKPS1_bit at T4CON.B5;
    const register unsigned short int T4CKPS2 = 6;
    sbit  T4CKPS2_bit at T4CON.B6;
    const register unsigned short int T4ON = 7;
    sbit  T4ON_bit at T4CON.B7;
    const register unsigned short int TMR4ON = 7;
    sbit  TMR4ON_bit at T4CON.B7;

sfr unsigned short volatile T4HLT            absolute 0x416;
    const register unsigned short int T4MODE0 = 0;
    sbit  T4MODE0_bit at T4HLT.B0;
    const register unsigned short int T4MODE1 = 1;
    sbit  T4MODE1_bit at T4HLT.B1;
    const register unsigned short int T4MODE2 = 2;
    sbit  T4MODE2_bit at T4HLT.B2;
    const register unsigned short int T4MODE3 = 3;
    sbit  T4MODE3_bit at T4HLT.B3;
    const register unsigned short int T4MODE4 = 4;
    sbit  T4MODE4_bit at T4HLT.B4;
    const register unsigned short int T4CKSYNC = 5;
    sbit  T4CKSYNC_bit at T4HLT.B5;
    const register unsigned short int T4CKPOL = 6;
    sbit  T4CKPOL_bit at T4HLT.B6;
    const register unsigned short int T4PSYNC = 7;
    sbit  T4PSYNC_bit at T4HLT.B7;

sfr unsigned short volatile T4CLKCON         absolute 0x417;
    const register unsigned short int T4CS0 = 0;
    sbit  T4CS0_bit at T4CLKCON.B0;
    const register unsigned short int T4CS1 = 1;
    sbit  T4CS1_bit at T4CLKCON.B1;
    const register unsigned short int T4CS2 = 2;
    sbit  T4CS2_bit at T4CLKCON.B2;
    const register unsigned short int T4CS3 = 3;
    sbit  T4CS3_bit at T4CLKCON.B3;

sfr unsigned short volatile T4RST            absolute 0x418;
    const register unsigned short int T4RSEL0 = 0;
    sbit  T4RSEL0_bit at T4RST.B0;
    const register unsigned short int T4RSEL1 = 1;
    sbit  T4RSEL1_bit at T4RST.B1;
    const register unsigned short int T4RSEL2 = 2;
    sbit  T4RSEL2_bit at T4RST.B2;
    const register unsigned short int T4RSEL3 = 3;
    sbit  T4RSEL3_bit at T4RST.B3;

sfr unsigned short volatile T6TMR            absolute 0x41A;
sfr unsigned short volatile TMR6             absolute 0x41A;
sfr unsigned short volatile T6PR             absolute 0x41B;
sfr unsigned short volatile PR6              absolute 0x41B;
sfr unsigned short volatile T6CON            absolute 0x41C;
    const register unsigned short int T6OUTPS0 = 0;
    sbit  T6OUTPS0_bit at T6CON.B0;
    const register unsigned short int T6OUTPS1 = 1;
    sbit  T6OUTPS1_bit at T6CON.B1;
    const register unsigned short int T6OUTPS2 = 2;
    sbit  T6OUTPS2_bit at T6CON.B2;
    const register unsigned short int T6OUTPS3 = 3;
    sbit  T6OUTPS3_bit at T6CON.B3;
    const register unsigned short int T6CKPS0 = 4;
    sbit  T6CKPS0_bit at T6CON.B4;
    const register unsigned short int T6CKPS1 = 5;
    sbit  T6CKPS1_bit at T6CON.B5;
    const register unsigned short int T6CKPS2 = 6;
    sbit  T6CKPS2_bit at T6CON.B6;
    const register unsigned short int T6ON = 7;
    sbit  T6ON_bit at T6CON.B7;
    const register unsigned short int TMR6ON = 7;
    sbit  TMR6ON_bit at T6CON.B7;

sfr unsigned short volatile T6HLT            absolute 0x41D;
    const register unsigned short int T6MODE0 = 0;
    sbit  T6MODE0_bit at T6HLT.B0;
    const register unsigned short int T6MODE1 = 1;
    sbit  T6MODE1_bit at T6HLT.B1;
    const register unsigned short int T6MODE2 = 2;
    sbit  T6MODE2_bit at T6HLT.B2;
    const register unsigned short int T6MODE3 = 3;
    sbit  T6MODE3_bit at T6HLT.B3;
    const register unsigned short int T6MODE4 = 4;
    sbit  T6MODE4_bit at T6HLT.B4;
    const register unsigned short int T6CKSYNC = 5;
    sbit  T6CKSYNC_bit at T6HLT.B5;
    const register unsigned short int T6CKPOL = 6;
    sbit  T6CKPOL_bit at T6HLT.B6;
    const register unsigned short int T6PSYNC = 7;
    sbit  T6PSYNC_bit at T6HLT.B7;

sfr unsigned short volatile T6CLKCON         absolute 0x41E;
    const register unsigned short int T6CS0 = 0;
    sbit  T6CS0_bit at T6CLKCON.B0;
    const register unsigned short int T6CS1 = 1;
    sbit  T6CS1_bit at T6CLKCON.B1;
    const register unsigned short int T6CS2 = 2;
    sbit  T6CS2_bit at T6CLKCON.B2;
    const register unsigned short int T6CS3 = 3;
    sbit  T6CS3_bit at T6CLKCON.B3;

sfr unsigned short volatile T6RST            absolute 0x41F;
    const register unsigned short int T6RSEL0 = 0;
    sbit  T6RSEL0_bit at T6RST.B0;
    const register unsigned short int T6RSEL1 = 1;
    sbit  T6RSEL1_bit at T6RST.B1;
    const register unsigned short int T6RSEL2 = 2;
    sbit  T6RSEL2_bit at T6RST.B2;
    const register unsigned short int T6RSEL3 = 3;
    sbit  T6RSEL3_bit at T6RST.B3;

sfr unsigned int   volatile TMR3             absolute 0x493;
sfr unsigned short volatile TMR3L            absolute 0x493;
sfr unsigned short volatile TMR3H            absolute 0x494;
sfr unsigned short volatile T3CON            absolute 0x495;
    const register unsigned short int T3ON = 0;
    sbit  T3ON_bit at T3CON.B0;
    const register unsigned short int nT3SYNC = 2;
    sbit  nT3SYNC_bit at T3CON.B2;
    const register unsigned short int T3CKPS0 = 4;
    sbit  T3CKPS0_bit at T3CON.B4;
    const register unsigned short int T3CKPS1 = 5;
    sbit  T3CKPS1_bit at T3CON.B5;
    const register unsigned short int T3CS0 = 6;
    sbit  T3CS0_bit at T3CON.B6;
    const register unsigned short int T3CS1 = 7;
    sbit  T3CS1_bit at T3CON.B7;
    const register unsigned short int TMR3CS0 = 6;
    sbit  TMR3CS0_bit at T3CON.B6;
    const register unsigned short int TMR3CS1 = 7;
    sbit  TMR3CS1_bit at T3CON.B7;
    const register unsigned short int TMR3ON = 0;
    sbit  TMR3ON_bit at T3CON.B0;

sfr unsigned short volatile T3GCON           absolute 0x496;
    const register unsigned short int T3GSS0 = 0;
    sbit  T3GSS0_bit at T3GCON.B0;
    const register unsigned short int T3GSS1 = 1;
    sbit  T3GSS1_bit at T3GCON.B1;
    const register unsigned short int T3GVAL = 2;
    sbit  T3GVAL_bit at T3GCON.B2;
    const register unsigned short int T3GGO_nDONE = 3;
    sbit  T3GGO_nDONE_bit at T3GCON.B3;
    const register unsigned short int T3GSPM = 4;
    sbit  T3GSPM_bit at T3GCON.B4;
    const register unsigned short int T3GTM = 5;
    sbit  T3GTM_bit at T3GCON.B5;
    const register unsigned short int T3GPOL = 6;
    sbit  T3GPOL_bit at T3GCON.B6;
    const register unsigned short int T3GE = 7;
    sbit  T3GE_bit at T3GCON.B7;
    const register unsigned short int TMR3GE = 7;
    sbit  TMR3GE_bit at T3GCON.B7;

sfr unsigned int   volatile TMR5             absolute 0x49A;
sfr unsigned short volatile TMR5L            absolute 0x49A;
sfr unsigned short volatile TMR5H            absolute 0x49B;
sfr unsigned short volatile T5CON            absolute 0x49C;
    const register unsigned short int T5ON = 0;
    sbit  T5ON_bit at T5CON.B0;
    const register unsigned short int nT5SYNC = 2;
    sbit  nT5SYNC_bit at T5CON.B2;
    const register unsigned short int T5CKPS0 = 4;
    sbit  T5CKPS0_bit at T5CON.B4;
    const register unsigned short int T5CKPS1 = 5;
    sbit  T5CKPS1_bit at T5CON.B5;
    const register unsigned short int T5CS0 = 6;
    sbit  T5CS0_bit at T5CON.B6;
    const register unsigned short int T5CS1 = 7;
    sbit  T5CS1_bit at T5CON.B7;
    const register unsigned short int TMR5CS0 = 6;
    sbit  TMR5CS0_bit at T5CON.B6;
    const register unsigned short int TMR5CS1 = 7;
    sbit  TMR5CS1_bit at T5CON.B7;
    const register unsigned short int TMR5ON = 0;
    sbit  TMR5ON_bit at T5CON.B0;

sfr unsigned short volatile T5GCON           absolute 0x49D;
    const register unsigned short int T5GSS0 = 0;
    sbit  T5GSS0_bit at T5GCON.B0;
    const register unsigned short int T5GSS1 = 1;
    sbit  T5GSS1_bit at T5GCON.B1;
    const register unsigned short int T5GVAL = 2;
    sbit  T5GVAL_bit at T5GCON.B2;
    const register unsigned short int T5GGO_nDONE = 3;
    sbit  T5GGO_nDONE_bit at T5GCON.B3;
    const register unsigned short int T5GSPM = 4;
    sbit  T5GSPM_bit at T5GCON.B4;
    const register unsigned short int T5GTM = 5;
    sbit  T5GTM_bit at T5GCON.B5;
    const register unsigned short int T5GPOL = 6;
    sbit  T5GPOL_bit at T5GCON.B6;
    const register unsigned short int T5GE = 7;
    sbit  T5GE_bit at T5GCON.B7;
    const register unsigned short int TMR5GE = 7;
    sbit  TMR5GE_bit at T5GCON.B7;

sfr unsigned short volatile OPA1NCHS         absolute 0x50F;
sfr unsigned short volatile OPA1PCHS         absolute 0x510;
sfr unsigned short volatile OPA1CON          absolute 0x511;
    const register unsigned short int OPA1ORM0 = 0;
    sbit  OPA1ORM0_bit at OPA1CON.B0;
    const register unsigned short int OPA1ORM1 = 1;
    sbit  OPA1ORM1_bit at OPA1CON.B1;
    const register unsigned short int OPA1ORPOL = 2;
    sbit  OPA1ORPOL_bit at OPA1CON.B2;
    const register unsigned short int OPA1UG = 4;
    sbit  OPA1UG_bit at OPA1CON.B4;
    const register unsigned short int OPA1EN = 7;
    sbit  OPA1EN_bit at OPA1CON.B7;
    const register unsigned short int ORM0 = 0;
    sbit  ORM0_bit at OPA1CON.B0;
    const register unsigned short int ORM1 = 1;
    sbit  ORM1_bit at OPA1CON.B1;
    const register unsigned short int ORPOL = 2;
    sbit  ORPOL_bit at OPA1CON.B2;
    const register unsigned short int UG = 4;
    sbit  UG_bit at OPA1CON.B4;

sfr unsigned short volatile OPA1ORS          absolute 0x512;
sfr unsigned short volatile DACLD            absolute 0x590;
    const register unsigned short int DAC1LD = 0;
    sbit  DAC1LD_bit at DACLD.B0;

sfr unsigned short volatile DAC1CON0         absolute 0x591;
    const register unsigned short int DAC1NSS0 = 0;
    sbit  DAC1NSS0_bit at DAC1CON0.B0;
    const register unsigned short int DAC1PSS0 = 2;
    sbit  DAC1PSS0_bit at DAC1CON0.B2;
    const register unsigned short int DAC1PSS1 = 3;
    sbit  DAC1PSS1_bit at DAC1CON0.B3;
    const register unsigned short int DAC1OE1 = 5;
    sbit  DAC1OE1_bit at DAC1CON0.B5;
    const register unsigned short int DAC1FM = 6;
    sbit  DAC1FM_bit at DAC1CON0.B6;
    const register unsigned short int DAC1EN = 7;
    sbit  DAC1EN_bit at DAC1CON0.B7;
    const register unsigned short int DACFM = 6;
    sbit  DACFM_bit at DAC1CON0.B6;
    const register unsigned short int DACNSS0 = 0;
    sbit  DACNSS0_bit at DAC1CON0.B0;
    const register unsigned short int DACOE = 5;
    sbit  DACOE_bit at DAC1CON0.B5;
    const register unsigned short int FM = 6;
    sbit  FM_bit at DAC1CON0.B6;
    const register unsigned short int NSS0 = 0;
    sbit  NSS0_bit at DAC1CON0.B0;
    const register unsigned short int OE = 5;
    sbit  OE_bit at DAC1CON0.B5;

sfr unsigned int   volatile DAC1REF          absolute 0x592;
sfr unsigned short volatile DAC1REFL         absolute 0x592;
    const register unsigned short int DAC1R0 = 0;
    sbit  DAC1R0_bit at DAC1REFL.B0;
    const register unsigned short int DAC1R1 = 1;
    sbit  DAC1R1_bit at DAC1REFL.B1;
    const register unsigned short int DAC1R2 = 2;
    sbit  DAC1R2_bit at DAC1REFL.B2;
    const register unsigned short int DAC1R3 = 3;
    sbit  DAC1R3_bit at DAC1REFL.B3;
    const register unsigned short int DAC1R4 = 4;
    sbit  DAC1R4_bit at DAC1REFL.B4;
    const register unsigned short int DAC1R5 = 5;
    sbit  DAC1R5_bit at DAC1REFL.B5;
    const register unsigned short int DAC1R6 = 6;
    sbit  DAC1R6_bit at DAC1REFL.B6;
    const register unsigned short int DAC1R7 = 7;
    sbit  DAC1R7_bit at DAC1REFL.B7;
    const register unsigned short int DAC1REF0 = 0;
    sbit  DAC1REF0_bit at DAC1REFL.B0;
    const register unsigned short int DAC1REF1 = 1;
    sbit  DAC1REF1_bit at DAC1REFL.B1;
    const register unsigned short int DAC1REF2 = 2;
    sbit  DAC1REF2_bit at DAC1REFL.B2;
    const register unsigned short int DAC1REF3 = 3;
    sbit  DAC1REF3_bit at DAC1REFL.B3;
    const register unsigned short int DAC1REF4 = 4;
    sbit  DAC1REF4_bit at DAC1REFL.B4;
    const register unsigned short int DAC1REF5 = 5;
    sbit  DAC1REF5_bit at DAC1REFL.B5;
    const register unsigned short int DAC1REF6 = 6;
    sbit  DAC1REF6_bit at DAC1REFL.B6;
    const register unsigned short int DAC1REF7 = 7;
    sbit  DAC1REF7_bit at DAC1REFL.B7;
    const register unsigned short int R5_ = 5;
    sbit  R5_bit at DAC1REFL.B5;
    const register unsigned short int R6_ = 6;
    sbit  R6_bit at DAC1REFL.B6;
    const register unsigned short int R7_ = 7;
    sbit  R7_bit at DAC1REFL.B7;
    const register unsigned short int REF6 = 6;
    sbit  REF6_bit at DAC1REFL.B6;
    const register unsigned short int REF7 = 7;
    sbit  REF7_bit at DAC1REFL.B7;

sfr unsigned short volatile DAC1CON1         absolute 0x592;
sfr unsigned short volatile DAC1REFH         absolute 0x593;
    const register unsigned short int DAC1R8 = 0;
    sbit  DAC1R8_bit at DAC1REFH.B0;
    const register unsigned short int DAC1R9 = 1;
    sbit  DAC1R9_bit at DAC1REFH.B1;
    const register unsigned short int DAC1R10 = 2;
    sbit  DAC1R10_bit at DAC1REFH.B2;
    const register unsigned short int DAC1R11 = 3;
    sbit  DAC1R11_bit at DAC1REFH.B3;
    const register unsigned short int DAC1R12 = 4;
    sbit  DAC1R12_bit at DAC1REFH.B4;
    const register unsigned short int DAC1R13 = 5;
    sbit  DAC1R13_bit at DAC1REFH.B5;
    const register unsigned short int DAC1R14 = 6;
    sbit  DAC1R14_bit at DAC1REFH.B6;
    const register unsigned short int DAC1R15 = 7;
    sbit  DAC1R15_bit at DAC1REFH.B7;
    const register unsigned short int DAC1REF10 = 2;
    sbit  DAC1REF10_bit at DAC1REFH.B2;
    const register unsigned short int DAC1REF11 = 3;
    sbit  DAC1REF11_bit at DAC1REFH.B3;
    const register unsigned short int DAC1REF12 = 4;
    sbit  DAC1REF12_bit at DAC1REFH.B4;
    const register unsigned short int DAC1REF13 = 5;
    sbit  DAC1REF13_bit at DAC1REFH.B5;
    const register unsigned short int DAC1REF14 = 6;
    sbit  DAC1REF14_bit at DAC1REFH.B6;
    const register unsigned short int DAC1REF15 = 7;
    sbit  DAC1REF15_bit at DAC1REFH.B7;
    const register unsigned short int DAC1REF8 = 0;
    sbit  DAC1REF8_bit at DAC1REFH.B0;
    const register unsigned short int DAC1REF9 = 1;
    sbit  DAC1REF9_bit at DAC1REFH.B1;
    const register unsigned short int R10_ = 2;
    sbit  R10_bit at DAC1REFH.B2;
    const register unsigned short int R11_ = 3;
    sbit  R11_bit at DAC1REFH.B3;
    const register unsigned short int R12_ = 4;
    sbit  R12_bit at DAC1REFH.B4;
    const register unsigned short int R13_ = 5;
    sbit  R13_bit at DAC1REFH.B5;
    const register unsigned short int R14_ = 6;
    sbit  R14_bit at DAC1REFH.B6;
    const register unsigned short int R15_ = 7;
    sbit  R15_bit at DAC1REFH.B7;
    const register unsigned short int R8_ = 0;
    sbit  R8_bit at DAC1REFH.B0;
    const register unsigned short int R9_ = 1;
    sbit  R9_bit at DAC1REFH.B1;
    const register unsigned short int REF10 = 2;
    sbit  REF10_bit at DAC1REFH.B2;
    const register unsigned short int REF11 = 3;
    sbit  REF11_bit at DAC1REFH.B3;
    const register unsigned short int REF12 = 4;
    sbit  REF12_bit at DAC1REFH.B4;
    const register unsigned short int REF13 = 5;
    sbit  REF13_bit at DAC1REFH.B5;
    const register unsigned short int REF14 = 6;
    sbit  REF14_bit at DAC1REFH.B6;
    const register unsigned short int REF15 = 7;
    sbit  REF15_bit at DAC1REFH.B7;
    const register unsigned short int REF8 = 0;
    sbit  REF8_bit at DAC1REFH.B0;
    const register unsigned short int REF9 = 1;
    sbit  REF9_bit at DAC1REFH.B1;

sfr unsigned short volatile DAC1CON2         absolute 0x593;
sfr unsigned short volatile DAC3CON0         absolute 0x597;
    const register unsigned short int DAC3NSS = 0;
    sbit  DAC3NSS_bit at DAC3CON0.B0;
    const register unsigned short int DAC3PSS0 = 2;
    sbit  DAC3PSS0_bit at DAC3CON0.B2;
    const register unsigned short int DAC3PSS1 = 3;
    sbit  DAC3PSS1_bit at DAC3CON0.B3;
    const register unsigned short int DAC3OE1 = 5;
    sbit  DAC3OE1_bit at DAC3CON0.B5;
    const register unsigned short int DAC3EN = 7;
    sbit  DAC3EN_bit at DAC3CON0.B7;
    const register unsigned short int DACNSS = 0;
    sbit  DACNSS_bit at DAC3CON0.B0;
    const register unsigned short int NSS = 0;
    sbit  NSS_bit at DAC3CON0.B0;

sfr unsigned short volatile DAC3REF          absolute 0x598;
    const register unsigned short int DAC3R0 = 0;
    sbit  DAC3R0_bit at DAC3REF.B0;
    const register unsigned short int DAC3R1 = 1;
    sbit  DAC3R1_bit at DAC3REF.B1;
    const register unsigned short int DAC3R2 = 2;
    sbit  DAC3R2_bit at DAC3REF.B2;
    const register unsigned short int DAC3R3 = 3;
    sbit  DAC3R3_bit at DAC3REF.B3;
    const register unsigned short int DAC3R4 = 4;
    sbit  DAC3R4_bit at DAC3REF.B4;
    const register unsigned short int DAC3REF5 = 5;
    sbit  DAC3REF5_bit at DAC3REF.B5;
    const register unsigned short int DAC3REF0 = 0;
    sbit  DAC3REF0_bit at DAC3REF.B0;
    const register unsigned short int DAC3REF1 = 1;
    sbit  DAC3REF1_bit at DAC3REF.B1;
    const register unsigned short int DAC3REF2 = 2;
    sbit  DAC3REF2_bit at DAC3REF.B2;
    const register unsigned short int DAC3REF3 = 3;
    sbit  DAC3REF3_bit at DAC3REF.B3;
    const register unsigned short int DAC3REF4 = 4;
    sbit  DAC3REF4_bit at DAC3REF.B4;
    const register unsigned short int DACR0 = 0;
    sbit  DACR0_bit at DAC3REF.B0;
    const register unsigned short int DACR1 = 1;
    sbit  DACR1_bit at DAC3REF.B1;
    const register unsigned short int DACR2 = 2;
    sbit  DACR2_bit at DAC3REF.B2;
    const register unsigned short int DACR3 = 3;
    sbit  DACR3_bit at DAC3REF.B3;
    const register unsigned short int DACR4 = 4;
    sbit  DACR4_bit at DAC3REF.B4;

sfr unsigned short volatile DAC3CON1         absolute 0x598;
sfr unsigned int   volatile PWM3DC           absolute 0x617;
sfr unsigned short volatile PWM3DCL          absolute 0x617;
    const register unsigned short int DC0 = 6;
    sbit  DC0_bit at PWM3DCL.B6;
    const register unsigned short int DC1 = 7;
    sbit  DC1_bit at PWM3DCL.B7;
    const register unsigned short int PWM3DC0 = 6;
    sbit  PWM3DC0_bit at PWM3DCL.B6;
    const register unsigned short int PWM3DC1 = 7;
    sbit  PWM3DC1_bit at PWM3DCL.B7;
    const register unsigned short int PWMPW0 = 6;
    sbit  PWMPW0_bit at PWM3DCL.B6;
    const register unsigned short int PWMPW1 = 7;
    sbit  PWMPW1_bit at PWM3DCL.B7;

sfr unsigned short volatile PWM3DCH          absolute 0x618;
    const register unsigned short int DC2 = 0;
    sbit  DC2_bit at PWM3DCH.B0;
    const register unsigned short int DC3 = 1;
    sbit  DC3_bit at PWM3DCH.B1;
    const register unsigned short int DC4 = 2;
    sbit  DC4_bit at PWM3DCH.B2;
    const register unsigned short int DC5 = 3;
    sbit  DC5_bit at PWM3DCH.B3;
    const register unsigned short int DC6 = 4;
    sbit  DC6_bit at PWM3DCH.B4;
    const register unsigned short int DC7 = 5;
    sbit  DC7_bit at PWM3DCH.B5;
    const register unsigned short int DC8 = 6;
    sbit  DC8_bit at PWM3DCH.B6;
    const register unsigned short int DC9 = 7;
    sbit  DC9_bit at PWM3DCH.B7;
    const register unsigned short int PWM3DC2 = 0;
    sbit  PWM3DC2_bit at PWM3DCH.B0;
    const register unsigned short int PWM3DC3 = 1;
    sbit  PWM3DC3_bit at PWM3DCH.B1;
    const register unsigned short int PWM3DC4 = 2;
    sbit  PWM3DC4_bit at PWM3DCH.B2;
    const register unsigned short int PWM3DC5 = 3;
    sbit  PWM3DC5_bit at PWM3DCH.B3;
    const register unsigned short int PWM3DC6 = 4;
    sbit  PWM3DC6_bit at PWM3DCH.B4;
    const register unsigned short int PWM3DC7 = 5;
    sbit  PWM3DC7_bit at PWM3DCH.B5;
    const register unsigned short int PWM3DC8 = 6;
    sbit  PWM3DC8_bit at PWM3DCH.B6;
    const register unsigned short int PWM3DC9 = 7;
    sbit  PWM3DC9_bit at PWM3DCH.B7;
    const register unsigned short int PWMPW2 = 0;
    sbit  PWMPW2_bit at PWM3DCH.B0;
    const register unsigned short int PWMPW3 = 1;
    sbit  PWMPW3_bit at PWM3DCH.B1;
    const register unsigned short int PWMPW4 = 2;
    sbit  PWMPW4_bit at PWM3DCH.B2;
    const register unsigned short int PWMPW5 = 3;
    sbit  PWMPW5_bit at PWM3DCH.B3;
    const register unsigned short int PWMPW6 = 4;
    sbit  PWMPW6_bit at PWM3DCH.B4;
    const register unsigned short int PWMPW7 = 5;
    sbit  PWMPW7_bit at PWM3DCH.B5;
    const register unsigned short int PWMPW8 = 6;
    sbit  PWMPW8_bit at PWM3DCH.B6;
    const register unsigned short int PWMPW9 = 7;
    sbit  PWMPW9_bit at PWM3DCH.B7;

sfr unsigned short          PWM3CON          absolute 0x619;
    const register unsigned short int PWM3POL = 4;
    sbit  PWM3POL_bit at PWM3CON.B4;
    const register unsigned short int PWM3OUT = 5;
    sbit  PWM3OUT_bit at PWM3CON.B5;
    const register unsigned short int PWM3EN = 7;
    sbit  PWM3EN_bit at PWM3CON.B7;

sfr unsigned short volatile COG1PHR          absolute 0x68D;
    const register unsigned short int G1PHR0 = 0;
    sbit  G1PHR0_bit at COG1PHR.B0;
    const register unsigned short int G1PHR1 = 1;
    sbit  G1PHR1_bit at COG1PHR.B1;
    const register unsigned short int G1PHR2 = 2;
    sbit  G1PHR2_bit at COG1PHR.B2;
    const register unsigned short int G1PHR3 = 3;
    sbit  G1PHR3_bit at COG1PHR.B3;
    const register unsigned short int G1PHR4 = 4;
    sbit  G1PHR4_bit at COG1PHR.B4;
    const register unsigned short int G1PHR5 = 5;
    sbit  G1PHR5_bit at COG1PHR.B5;
    const register unsigned short int PHR0 = 0;
    sbit  PHR0_bit at COG1PHR.B0;
    const register unsigned short int PHR1 = 1;
    sbit  PHR1_bit at COG1PHR.B1;
    const register unsigned short int PHR2 = 2;
    sbit  PHR2_bit at COG1PHR.B2;
    const register unsigned short int PHR3 = 3;
    sbit  PHR3_bit at COG1PHR.B3;
    const register unsigned short int PHR4 = 4;
    sbit  PHR4_bit at COG1PHR.B4;
    const register unsigned short int PHR5 = 5;
    sbit  PHR5_bit at COG1PHR.B5;

sfr unsigned short volatile COG1PHF          absolute 0x68E;
    const register unsigned short int G1PHF0 = 0;
    sbit  G1PHF0_bit at COG1PHF.B0;
    const register unsigned short int G1PHF1 = 1;
    sbit  G1PHF1_bit at COG1PHF.B1;
    const register unsigned short int G1PHF2 = 2;
    sbit  G1PHF2_bit at COG1PHF.B2;
    const register unsigned short int G1PHF3 = 3;
    sbit  G1PHF3_bit at COG1PHF.B3;
    const register unsigned short int G1PHF4 = 4;
    sbit  G1PHF4_bit at COG1PHF.B4;
    const register unsigned short int G1PHF5 = 5;
    sbit  G1PHF5_bit at COG1PHF.B5;
    const register unsigned short int PHF0 = 0;
    sbit  PHF0_bit at COG1PHF.B0;
    const register unsigned short int PHF1 = 1;
    sbit  PHF1_bit at COG1PHF.B1;
    const register unsigned short int PHF2 = 2;
    sbit  PHF2_bit at COG1PHF.B2;
    const register unsigned short int PHF3 = 3;
    sbit  PHF3_bit at COG1PHF.B3;
    const register unsigned short int PHF4 = 4;
    sbit  PHF4_bit at COG1PHF.B4;
    const register unsigned short int PHF5 = 5;
    sbit  PHF5_bit at COG1PHF.B5;

sfr unsigned short volatile COG1BLKR         absolute 0x68F;
    const register unsigned short int BLKR0 = 0;
    sbit  BLKR0_bit at COG1BLKR.B0;
    const register unsigned short int BLKR1 = 1;
    sbit  BLKR1_bit at COG1BLKR.B1;
    const register unsigned short int BLKR2 = 2;
    sbit  BLKR2_bit at COG1BLKR.B2;
    const register unsigned short int BLKR3 = 3;
    sbit  BLKR3_bit at COG1BLKR.B3;
    const register unsigned short int BLKR4 = 4;
    sbit  BLKR4_bit at COG1BLKR.B4;
    const register unsigned short int BLKR5 = 5;
    sbit  BLKR5_bit at COG1BLKR.B5;
    const register unsigned short int G1BLKR0 = 0;
    sbit  G1BLKR0_bit at COG1BLKR.B0;
    const register unsigned short int G1BLKR1 = 1;
    sbit  G1BLKR1_bit at COG1BLKR.B1;
    const register unsigned short int G1BLKR2 = 2;
    sbit  G1BLKR2_bit at COG1BLKR.B2;
    const register unsigned short int G1BLKR3 = 3;
    sbit  G1BLKR3_bit at COG1BLKR.B3;
    const register unsigned short int G1BLKR4 = 4;
    sbit  G1BLKR4_bit at COG1BLKR.B4;
    const register unsigned short int G1BLKR5 = 5;
    sbit  G1BLKR5_bit at COG1BLKR.B5;

sfr unsigned short volatile COG1BLKF         absolute 0x690;
    const register unsigned short int BLKF0 = 0;
    sbit  BLKF0_bit at COG1BLKF.B0;
    const register unsigned short int BLKF1 = 1;
    sbit  BLKF1_bit at COG1BLKF.B1;
    const register unsigned short int BLKF2 = 2;
    sbit  BLKF2_bit at COG1BLKF.B2;
    const register unsigned short int BLKF3 = 3;
    sbit  BLKF3_bit at COG1BLKF.B3;
    const register unsigned short int BLKF4 = 4;
    sbit  BLKF4_bit at COG1BLKF.B4;
    const register unsigned short int BLKF5 = 5;
    sbit  BLKF5_bit at COG1BLKF.B5;
    const register unsigned short int G1BLKF0 = 0;
    sbit  G1BLKF0_bit at COG1BLKF.B0;
    const register unsigned short int G1BLKF1 = 1;
    sbit  G1BLKF1_bit at COG1BLKF.B1;
    const register unsigned short int G1BLKF2 = 2;
    sbit  G1BLKF2_bit at COG1BLKF.B2;
    const register unsigned short int G1BLKF3 = 3;
    sbit  G1BLKF3_bit at COG1BLKF.B3;
    const register unsigned short int G1BLKF4 = 4;
    sbit  G1BLKF4_bit at COG1BLKF.B4;
    const register unsigned short int G1BLKF5 = 5;
    sbit  G1BLKF5_bit at COG1BLKF.B5;

sfr unsigned short volatile COG1DBR          absolute 0x691;
    const register unsigned short int DBR0 = 0;
    sbit  DBR0_bit at COG1DBR.B0;
    const register unsigned short int DBR1 = 1;
    sbit  DBR1_bit at COG1DBR.B1;
    const register unsigned short int DBR2 = 2;
    sbit  DBR2_bit at COG1DBR.B2;
    const register unsigned short int DBR3 = 3;
    sbit  DBR3_bit at COG1DBR.B3;
    const register unsigned short int DBR4 = 4;
    sbit  DBR4_bit at COG1DBR.B4;
    const register unsigned short int DBR5 = 5;
    sbit  DBR5_bit at COG1DBR.B5;
    const register unsigned short int G1DBR0 = 0;
    sbit  G1DBR0_bit at COG1DBR.B0;
    const register unsigned short int G1DBR1 = 1;
    sbit  G1DBR1_bit at COG1DBR.B1;
    const register unsigned short int G1DBR2 = 2;
    sbit  G1DBR2_bit at COG1DBR.B2;
    const register unsigned short int G1DBR3 = 3;
    sbit  G1DBR3_bit at COG1DBR.B3;
    const register unsigned short int G1DBR4 = 4;
    sbit  G1DBR4_bit at COG1DBR.B4;
    const register unsigned short int G1DBR5 = 5;
    sbit  G1DBR5_bit at COG1DBR.B5;

sfr unsigned short volatile COG1DBF          absolute 0x692;
    const register unsigned short int DBF0 = 0;
    sbit  DBF0_bit at COG1DBF.B0;
    const register unsigned short int DBF1 = 1;
    sbit  DBF1_bit at COG1DBF.B1;
    const register unsigned short int DBF2 = 2;
    sbit  DBF2_bit at COG1DBF.B2;
    const register unsigned short int DBF3 = 3;
    sbit  DBF3_bit at COG1DBF.B3;
    const register unsigned short int DBF4 = 4;
    sbit  DBF4_bit at COG1DBF.B4;
    const register unsigned short int DBF5 = 5;
    sbit  DBF5_bit at COG1DBF.B5;
    const register unsigned short int G1DBF0 = 0;
    sbit  G1DBF0_bit at COG1DBF.B0;
    const register unsigned short int G1DBF1 = 1;
    sbit  G1DBF1_bit at COG1DBF.B1;
    const register unsigned short int G1DBF2 = 2;
    sbit  G1DBF2_bit at COG1DBF.B2;
    const register unsigned short int G1DBF3 = 3;
    sbit  G1DBF3_bit at COG1DBF.B3;
    const register unsigned short int G1DBF4 = 4;
    sbit  G1DBF4_bit at COG1DBF.B4;
    const register unsigned short int G1DBF5 = 5;
    sbit  G1DBF5_bit at COG1DBF.B5;

sfr unsigned short volatile COG1CON0         absolute 0x693;
    const register unsigned short int G1MD0 = 0;
    sbit  G1MD0_bit at COG1CON0.B0;
    const register unsigned short int G1MD1 = 1;
    sbit  G1MD1_bit at COG1CON0.B1;
    const register unsigned short int G1MD2 = 2;
    sbit  G1MD2_bit at COG1CON0.B2;
    const register unsigned short int G1CS0 = 3;
    sbit  G1CS0_bit at COG1CON0.B3;
    const register unsigned short int G1CS1 = 4;
    sbit  G1CS1_bit at COG1CON0.B4;
    const register unsigned short int G1LD = 6;
    sbit  G1LD_bit at COG1CON0.B6;
    const register unsigned short int G1EN = 7;
    sbit  G1EN_bit at COG1CON0.B7;
    const register unsigned short int LD = 6;
    sbit  LD_bit at COG1CON0.B6;
    const register unsigned short int MD0 = 0;
    sbit  MD0_bit at COG1CON0.B0;
    const register unsigned short int MD1 = 1;
    sbit  MD1_bit at COG1CON0.B1;
    const register unsigned short int MD2 = 2;
    sbit  MD2_bit at COG1CON0.B2;

sfr unsigned short volatile COG1CON1         absolute 0x694;
    const register unsigned short int G1POLA = 0;
    sbit  G1POLA_bit at COG1CON1.B0;
    const register unsigned short int G1POLB = 1;
    sbit  G1POLB_bit at COG1CON1.B1;
    const register unsigned short int G1POLC = 2;
    sbit  G1POLC_bit at COG1CON1.B2;
    const register unsigned short int G1POLD = 3;
    sbit  G1POLD_bit at COG1CON1.B3;
    const register unsigned short int FDBS = 6;
    sbit  FDBS_bit at COG1CON1.B6;
    const register unsigned short int G1RDBS = 7;
    sbit  G1RDBS_bit at COG1CON1.B7;
    const register unsigned short int G1FDBS = 6;
    sbit  G1FDBS_bit at COG1CON1.B6;
    const register unsigned short int POLA = 0;
    sbit  POLA_bit at COG1CON1.B0;
    const register unsigned short int POLB = 1;
    sbit  POLB_bit at COG1CON1.B1;
    const register unsigned short int POLC = 2;
    sbit  POLC_bit at COG1CON1.B2;
    const register unsigned short int POLD = 3;
    sbit  POLD_bit at COG1CON1.B3;
    const register unsigned short int RDBS = 7;
    sbit  RDBS_bit at COG1CON1.B7;

sfr unsigned short volatile COG1RIS0         absolute 0x695;
    const register unsigned short int G1RIS0 = 0;
    sbit  G1RIS0_bit at COG1RIS0.B0;
    const register unsigned short int G1RIS1 = 1;
    sbit  G1RIS1_bit at COG1RIS0.B1;
    const register unsigned short int G1RIS2 = 2;
    sbit  G1RIS2_bit at COG1RIS0.B2;
    const register unsigned short int G1RIS3 = 3;
    sbit  G1RIS3_bit at COG1RIS0.B3;
    const register unsigned short int G1RIS4 = 4;
    sbit  G1RIS4_bit at COG1RIS0.B4;
    const register unsigned short int G1RIS5 = 5;
    sbit  G1RIS5_bit at COG1RIS0.B5;
    const register unsigned short int G1RIS6 = 6;
    sbit  G1RIS6_bit at COG1RIS0.B6;
    const register unsigned short int G1RIS7 = 7;
    sbit  G1RIS7_bit at COG1RIS0.B7;
    const register unsigned short int RIS0 = 0;
    sbit  RIS0_bit at COG1RIS0.B0;
    const register unsigned short int RIS1 = 1;
    sbit  RIS1_bit at COG1RIS0.B1;
    const register unsigned short int RIS2 = 2;
    sbit  RIS2_bit at COG1RIS0.B2;
    const register unsigned short int RIS3 = 3;
    sbit  RIS3_bit at COG1RIS0.B3;
    const register unsigned short int RIS4 = 4;
    sbit  RIS4_bit at COG1RIS0.B4;
    const register unsigned short int RIS5 = 5;
    sbit  RIS5_bit at COG1RIS0.B5;
    const register unsigned short int RIS6 = 6;
    sbit  RIS6_bit at COG1RIS0.B6;
    const register unsigned short int RIS7 = 7;
    sbit  RIS7_bit at COG1RIS0.B7;

sfr unsigned short volatile COG1RIS1         absolute 0x696;
    const register unsigned short int G1RIS8 = 0;
    sbit  G1RIS8_bit at COG1RIS1.B0;
    const register unsigned short int G1RIS9 = 1;
    sbit  G1RIS9_bit at COG1RIS1.B1;
    const register unsigned short int G1RIS10 = 2;
    sbit  G1RIS10_bit at COG1RIS1.B2;
    const register unsigned short int G1RIS11 = 3;
    sbit  G1RIS11_bit at COG1RIS1.B3;
    const register unsigned short int G1RIS12 = 4;
    sbit  G1RIS12_bit at COG1RIS1.B4;
    const register unsigned short int G1RIS13 = 5;
    sbit  G1RIS13_bit at COG1RIS1.B5;
    const register unsigned short int G1RIS14 = 6;
    sbit  G1RIS14_bit at COG1RIS1.B6;
    const register unsigned short int RIS10 = 2;
    sbit  RIS10_bit at COG1RIS1.B2;
    const register unsigned short int RIS11 = 3;
    sbit  RIS11_bit at COG1RIS1.B3;
    const register unsigned short int RIS12 = 4;
    sbit  RIS12_bit at COG1RIS1.B4;
    const register unsigned short int RIS13 = 5;
    sbit  RIS13_bit at COG1RIS1.B5;
    const register unsigned short int RIS14 = 6;
    sbit  RIS14_bit at COG1RIS1.B6;
    const register unsigned short int RIS8 = 0;
    sbit  RIS8_bit at COG1RIS1.B0;
    const register unsigned short int RIS9 = 1;
    sbit  RIS9_bit at COG1RIS1.B1;

sfr unsigned short volatile COG1RSIM0        absolute 0x697;
    const register unsigned short int G1RSIM0 = 0;
    sbit  G1RSIM0_bit at COG1RSIM0.B0;
    const register unsigned short int G1RSIM1 = 1;
    sbit  G1RSIM1_bit at COG1RSIM0.B1;
    const register unsigned short int G1RSIM2 = 2;
    sbit  G1RSIM2_bit at COG1RSIM0.B2;
    const register unsigned short int G1RSIM3 = 3;
    sbit  G1RSIM3_bit at COG1RSIM0.B3;
    const register unsigned short int G1RSIM4 = 4;
    sbit  G1RSIM4_bit at COG1RSIM0.B4;
    const register unsigned short int G1RSIM5 = 5;
    sbit  G1RSIM5_bit at COG1RSIM0.B5;
    const register unsigned short int G1RSIM6 = 6;
    sbit  G1RSIM6_bit at COG1RSIM0.B6;
    const register unsigned short int G1RSIM7 = 7;
    sbit  G1RSIM7_bit at COG1RSIM0.B7;
    const register unsigned short int RSIM0 = 0;
    sbit  RSIM0_bit at COG1RSIM0.B0;
    const register unsigned short int RSIM1 = 1;
    sbit  RSIM1_bit at COG1RSIM0.B1;
    const register unsigned short int RSIM2 = 2;
    sbit  RSIM2_bit at COG1RSIM0.B2;
    const register unsigned short int RSIM3 = 3;
    sbit  RSIM3_bit at COG1RSIM0.B3;
    const register unsigned short int RSIM4 = 4;
    sbit  RSIM4_bit at COG1RSIM0.B4;
    const register unsigned short int RSIM5 = 5;
    sbit  RSIM5_bit at COG1RSIM0.B5;
    const register unsigned short int RSIM6 = 6;
    sbit  RSIM6_bit at COG1RSIM0.B6;
    const register unsigned short int RSIM7 = 7;
    sbit  RSIM7_bit at COG1RSIM0.B7;

sfr unsigned short volatile COG1RSIM1        absolute 0x698;
    const register unsigned short int G1RSIM8 = 0;
    sbit  G1RSIM8_bit at COG1RSIM1.B0;
    const register unsigned short int G1RSIM9 = 1;
    sbit  G1RSIM9_bit at COG1RSIM1.B1;
    const register unsigned short int G1RSIM10 = 2;
    sbit  G1RSIM10_bit at COG1RSIM1.B2;
    const register unsigned short int G1RSIM11 = 3;
    sbit  G1RSIM11_bit at COG1RSIM1.B3;
    const register unsigned short int G1RSIM12 = 4;
    sbit  G1RSIM12_bit at COG1RSIM1.B4;
    const register unsigned short int G1RSIM13 = 5;
    sbit  G1RSIM13_bit at COG1RSIM1.B5;
    const register unsigned short int G1RSIM14 = 6;
    sbit  G1RSIM14_bit at COG1RSIM1.B6;
    const register unsigned short int RSIM10 = 2;
    sbit  RSIM10_bit at COG1RSIM1.B2;
    const register unsigned short int RSIM11 = 3;
    sbit  RSIM11_bit at COG1RSIM1.B3;
    const register unsigned short int RSIM12 = 4;
    sbit  RSIM12_bit at COG1RSIM1.B4;
    const register unsigned short int RSIM13 = 5;
    sbit  RSIM13_bit at COG1RSIM1.B5;
    const register unsigned short int RSIM14 = 6;
    sbit  RSIM14_bit at COG1RSIM1.B6;
    const register unsigned short int RSIM8 = 0;
    sbit  RSIM8_bit at COG1RSIM1.B0;
    const register unsigned short int RSIM9 = 1;
    sbit  RSIM9_bit at COG1RSIM1.B1;

sfr unsigned short volatile COG1FIS0         absolute 0x699;
    const register unsigned short int FIS0 = 0;
    sbit  FIS0_bit at COG1FIS0.B0;
    const register unsigned short int FIS1 = 1;
    sbit  FIS1_bit at COG1FIS0.B1;
    const register unsigned short int FIS2 = 2;
    sbit  FIS2_bit at COG1FIS0.B2;
    const register unsigned short int FIS3 = 3;
    sbit  FIS3_bit at COG1FIS0.B3;
    const register unsigned short int FIS4 = 4;
    sbit  FIS4_bit at COG1FIS0.B4;
    const register unsigned short int FIS5 = 5;
    sbit  FIS5_bit at COG1FIS0.B5;
    const register unsigned short int FIS6 = 6;
    sbit  FIS6_bit at COG1FIS0.B6;
    const register unsigned short int FIS7 = 7;
    sbit  FIS7_bit at COG1FIS0.B7;
    const register unsigned short int G1FIS0 = 0;
    sbit  G1FIS0_bit at COG1FIS0.B0;
    const register unsigned short int G1FIS1 = 1;
    sbit  G1FIS1_bit at COG1FIS0.B1;
    const register unsigned short int G1FIS2 = 2;
    sbit  G1FIS2_bit at COG1FIS0.B2;
    const register unsigned short int G1FIS3 = 3;
    sbit  G1FIS3_bit at COG1FIS0.B3;
    const register unsigned short int G1FIS4 = 4;
    sbit  G1FIS4_bit at COG1FIS0.B4;
    const register unsigned short int G1FIS5 = 5;
    sbit  G1FIS5_bit at COG1FIS0.B5;
    const register unsigned short int G1FIS6 = 6;
    sbit  G1FIS6_bit at COG1FIS0.B6;
    const register unsigned short int G1FIS7 = 7;
    sbit  G1FIS7_bit at COG1FIS0.B7;

sfr unsigned short volatile COG1FIS1         absolute 0x69A;
    const register unsigned short int FIS8 = 0;
    sbit  FIS8_bit at COG1FIS1.B0;
    const register unsigned short int FIS9 = 1;
    sbit  FIS9_bit at COG1FIS1.B1;
    const register unsigned short int FIS10 = 2;
    sbit  FIS10_bit at COG1FIS1.B2;
    const register unsigned short int FIS11 = 3;
    sbit  FIS11_bit at COG1FIS1.B3;
    const register unsigned short int FIS12 = 4;
    sbit  FIS12_bit at COG1FIS1.B4;
    const register unsigned short int FIS13 = 5;
    sbit  FIS13_bit at COG1FIS1.B5;
    const register unsigned short int FIS14 = 6;
    sbit  FIS14_bit at COG1FIS1.B6;
    const register unsigned short int G1FIS10 = 2;
    sbit  G1FIS10_bit at COG1FIS1.B2;
    const register unsigned short int G1FIS11 = 3;
    sbit  G1FIS11_bit at COG1FIS1.B3;
    const register unsigned short int G1FIS12 = 4;
    sbit  G1FIS12_bit at COG1FIS1.B4;
    const register unsigned short int G1FIS13 = 5;
    sbit  G1FIS13_bit at COG1FIS1.B5;
    const register unsigned short int G1FIS14 = 6;
    sbit  G1FIS14_bit at COG1FIS1.B6;
    const register unsigned short int G1FIS8 = 0;
    sbit  G1FIS8_bit at COG1FIS1.B0;
    const register unsigned short int G1FIS9 = 1;
    sbit  G1FIS9_bit at COG1FIS1.B1;

sfr unsigned short volatile COG1FSIM0        absolute 0x69B;
    const register unsigned short int FSIM0 = 0;
    sbit  FSIM0_bit at COG1FSIM0.B0;
    const register unsigned short int FSIM1 = 1;
    sbit  FSIM1_bit at COG1FSIM0.B1;
    const register unsigned short int FSIM2 = 2;
    sbit  FSIM2_bit at COG1FSIM0.B2;
    const register unsigned short int FSIM3 = 3;
    sbit  FSIM3_bit at COG1FSIM0.B3;
    const register unsigned short int FSIM4 = 4;
    sbit  FSIM4_bit at COG1FSIM0.B4;
    const register unsigned short int FSIM5 = 5;
    sbit  FSIM5_bit at COG1FSIM0.B5;
    const register unsigned short int FSIM6 = 6;
    sbit  FSIM6_bit at COG1FSIM0.B6;
    const register unsigned short int FSIM7 = 7;
    sbit  FSIM7_bit at COG1FSIM0.B7;
    const register unsigned short int G1FSIM0 = 0;
    sbit  G1FSIM0_bit at COG1FSIM0.B0;
    const register unsigned short int G1FSIM1 = 1;
    sbit  G1FSIM1_bit at COG1FSIM0.B1;
    const register unsigned short int G1FSIM2 = 2;
    sbit  G1FSIM2_bit at COG1FSIM0.B2;
    const register unsigned short int G1FSIM3 = 3;
    sbit  G1FSIM3_bit at COG1FSIM0.B3;
    const register unsigned short int G1FSIM4 = 4;
    sbit  G1FSIM4_bit at COG1FSIM0.B4;
    const register unsigned short int G1FSIM5 = 5;
    sbit  G1FSIM5_bit at COG1FSIM0.B5;
    const register unsigned short int G1FSIM6 = 6;
    sbit  G1FSIM6_bit at COG1FSIM0.B6;
    const register unsigned short int G1FSIM7 = 7;
    sbit  G1FSIM7_bit at COG1FSIM0.B7;

sfr unsigned short volatile COG1FSIM1        absolute 0x69C;
    const register unsigned short int FSIM8 = 0;
    sbit  FSIM8_bit at COG1FSIM1.B0;
    const register unsigned short int FSIM9 = 1;
    sbit  FSIM9_bit at COG1FSIM1.B1;
    const register unsigned short int FSIM10 = 2;
    sbit  FSIM10_bit at COG1FSIM1.B2;
    const register unsigned short int FSIM11 = 3;
    sbit  FSIM11_bit at COG1FSIM1.B3;
    const register unsigned short int FSIM12 = 4;
    sbit  FSIM12_bit at COG1FSIM1.B4;
    const register unsigned short int FSIM13 = 5;
    sbit  FSIM13_bit at COG1FSIM1.B5;
    const register unsigned short int FSIM14 = 6;
    sbit  FSIM14_bit at COG1FSIM1.B6;
    const register unsigned short int G1FSIM10 = 2;
    sbit  G1FSIM10_bit at COG1FSIM1.B2;
    const register unsigned short int G1FSIM11 = 3;
    sbit  G1FSIM11_bit at COG1FSIM1.B3;
    const register unsigned short int G1FSIM12 = 4;
    sbit  G1FSIM12_bit at COG1FSIM1.B4;
    const register unsigned short int G1FSIM13 = 5;
    sbit  G1FSIM13_bit at COG1FSIM1.B5;
    const register unsigned short int G1FSIM14 = 6;
    sbit  G1FSIM14_bit at COG1FSIM1.B6;
    const register unsigned short int G1FSIM8 = 0;
    sbit  G1FSIM8_bit at COG1FSIM1.B0;
    const register unsigned short int G1FSIM9 = 1;
    sbit  G1FSIM9_bit at COG1FSIM1.B1;

sfr unsigned short volatile COG1ASD0         absolute 0x69D;
    const register unsigned short int ASDAC0 = 2;
    sbit  ASDAC0_bit at COG1ASD0.B2;
    const register unsigned short int ASDAC1 = 3;
    sbit  ASDAC1_bit at COG1ASD0.B3;
    const register unsigned short int ASDBD0 = 4;
    sbit  ASDBD0_bit at COG1ASD0.B4;
    const register unsigned short int ASDBD1 = 5;
    sbit  ASDBD1_bit at COG1ASD0.B5;
    const register unsigned short int ARSEN = 6;
    sbit  ARSEN_bit at COG1ASD0.B6;
    const register unsigned short int ASE = 7;
    sbit  ASE_bit at COG1ASD0.B7;
    const register unsigned short int ASREN = 6;
    sbit  ASREN_bit at COG1ASD0.B6;
    const register unsigned short int G1ARSEN = 6;
    sbit  G1ARSEN_bit at COG1ASD0.B6;
    const register unsigned short int G1ASDAC0 = 2;
    sbit  G1ASDAC0_bit at COG1ASD0.B2;
    const register unsigned short int G1ASDAC1 = 3;
    sbit  G1ASDAC1_bit at COG1ASD0.B3;
    const register unsigned short int G1ASDBD0 = 4;
    sbit  G1ASDBD0_bit at COG1ASD0.B4;
    const register unsigned short int G1ASDBD1 = 5;
    sbit  G1ASDBD1_bit at COG1ASD0.B5;
    const register unsigned short int G1ASE = 7;
    sbit  G1ASE_bit at COG1ASD0.B7;
    const register unsigned short int G1ASREN = 6;
    sbit  G1ASREN_bit at COG1ASD0.B6;

sfr unsigned short volatile COG1ASD1         absolute 0x69E;
    const register unsigned short int AS0E = 0;
    sbit  AS0E_bit at COG1ASD1.B0;
    const register unsigned short int AS1E = 1;
    sbit  AS1E_bit at COG1ASD1.B1;
    const register unsigned short int AS2E = 2;
    sbit  AS2E_bit at COG1ASD1.B2;
    const register unsigned short int AS3E = 3;
    sbit  AS3E_bit at COG1ASD1.B3;
    const register unsigned short int AS4E = 4;
    sbit  AS4E_bit at COG1ASD1.B4;
    const register unsigned short int AS5E = 5;
    sbit  AS5E_bit at COG1ASD1.B5;
    const register unsigned short int AS6E = 6;
    sbit  AS6E_bit at COG1ASD1.B6;
    const register unsigned short int AS7E = 7;
    sbit  AS7E_bit at COG1ASD1.B7;
    const register unsigned short int G1AS0E = 0;
    sbit  G1AS0E_bit at COG1ASD1.B0;
    const register unsigned short int G1AS1E = 1;
    sbit  G1AS1E_bit at COG1ASD1.B1;
    const register unsigned short int G1AS2E = 2;
    sbit  G1AS2E_bit at COG1ASD1.B2;
    const register unsigned short int G1AS3E = 3;
    sbit  G1AS3E_bit at COG1ASD1.B3;
    const register unsigned short int G1AS4E = 4;
    sbit  G1AS4E_bit at COG1ASD1.B4;
    const register unsigned short int G1AS5E = 5;
    sbit  G1AS5E_bit at COG1ASD1.B5;
    const register unsigned short int G1AS6E = 6;
    sbit  G1AS6E_bit at COG1ASD1.B6;
    const register unsigned short int G1AS7E = 7;
    sbit  G1AS7E_bit at COG1ASD1.B7;

sfr unsigned short volatile COG1STR          absolute 0x69F;
    const register unsigned short int G1STRA = 0;
    sbit  G1STRA_bit at COG1STR.B0;
    const register unsigned short int G1STRB = 1;
    sbit  G1STRB_bit at COG1STR.B1;
    const register unsigned short int G1STRC = 2;
    sbit  G1STRC_bit at COG1STR.B2;
    const register unsigned short int G1STRD = 3;
    sbit  G1STRD_bit at COG1STR.B3;
    const register unsigned short int G1SDATA = 4;
    sbit  G1SDATA_bit at COG1STR.B4;
    const register unsigned short int G1SDATB = 5;
    sbit  G1SDATB_bit at COG1STR.B5;
    const register unsigned short int G1SDATC = 6;
    sbit  G1SDATC_bit at COG1STR.B6;
    const register unsigned short int G1SDATD = 7;
    sbit  G1SDATD_bit at COG1STR.B7;
    const register unsigned short int SDATA = 4;
    sbit  SDATA_bit at COG1STR.B4;
    const register unsigned short int SDATB = 5;
    sbit  SDATB_bit at COG1STR.B5;
    const register unsigned short int SDATC = 6;
    sbit  SDATC_bit at COG1STR.B6;
    const register unsigned short int SDATD = 7;
    sbit  SDATD_bit at COG1STR.B7;
    const register unsigned short int STRA = 0;
    sbit  STRA_bit at COG1STR.B0;
    const register unsigned short int STRB = 1;
    sbit  STRB_bit at COG1STR.B1;
    const register unsigned short int STRC = 2;
    sbit  STRC_bit at COG1STR.B2;
    const register unsigned short int STRD = 3;
    sbit  STRD_bit at COG1STR.B3;

sfr unsigned short volatile PRG1RTSS         absolute 0x794;
    const register unsigned short int RG1RTSS0 = 0;
    sbit  RG1RTSS0_bit at PRG1RTSS.B0;
    const register unsigned short int RG1RTSS1 = 1;
    sbit  RG1RTSS1_bit at PRG1RTSS.B1;
    const register unsigned short int RG1RTSS2 = 2;
    sbit  RG1RTSS2_bit at PRG1RTSS.B2;
    const register unsigned short int RG1RTSS3 = 3;
    sbit  RG1RTSS3_bit at PRG1RTSS.B3;
    const register unsigned short int RTSS0 = 0;
    sbit  RTSS0_bit at PRG1RTSS.B0;
    const register unsigned short int RTSS1 = 1;
    sbit  RTSS1_bit at PRG1RTSS.B1;
    const register unsigned short int RTSS2 = 2;
    sbit  RTSS2_bit at PRG1RTSS.B2;
    const register unsigned short int RTSS3 = 3;
    sbit  RTSS3_bit at PRG1RTSS.B3;

sfr unsigned short volatile PRG1FTSS         absolute 0x795;
    const register unsigned short int FTSS0 = 0;
    sbit  FTSS0_bit at PRG1FTSS.B0;
    const register unsigned short int FTSS1 = 1;
    sbit  FTSS1_bit at PRG1FTSS.B1;
    const register unsigned short int FTSS2 = 2;
    sbit  FTSS2_bit at PRG1FTSS.B2;
    const register unsigned short int FTSS3 = 3;
    sbit  FTSS3_bit at PRG1FTSS.B3;
    const register unsigned short int RG1FTSS0 = 0;
    sbit  RG1FTSS0_bit at PRG1FTSS.B0;
    const register unsigned short int RG1FTSS1 = 1;
    sbit  RG1FTSS1_bit at PRG1FTSS.B1;
    const register unsigned short int RG1FTSS2 = 2;
    sbit  RG1FTSS2_bit at PRG1FTSS.B2;
    const register unsigned short int RG1FTSS3 = 3;
    sbit  RG1FTSS3_bit at PRG1FTSS.B3;

sfr unsigned short volatile PRG1INS          absolute 0x796;
    const register unsigned short int INS0 = 0;
    sbit  INS0_bit at PRG1INS.B0;
    const register unsigned short int INS1 = 1;
    sbit  INS1_bit at PRG1INS.B1;
    const register unsigned short int INS2 = 2;
    sbit  INS2_bit at PRG1INS.B2;
    const register unsigned short int INS3 = 3;
    sbit  INS3_bit at PRG1INS.B3;
    const register unsigned short int RG1INS0 = 0;
    sbit  RG1INS0_bit at PRG1INS.B0;
    const register unsigned short int RG1INS1 = 1;
    sbit  RG1INS1_bit at PRG1INS.B1;
    const register unsigned short int RG1INS2 = 2;
    sbit  RG1INS2_bit at PRG1INS.B2;
    const register unsigned short int RG1INS3 = 3;
    sbit  RG1INS3_bit at PRG1INS.B3;

sfr unsigned short volatile PRG1CON0         absolute 0x797;
    const register unsigned short int RG1GO = 0;
    sbit  RG1GO_bit at PRG1CON0.B0;
    const register unsigned short int OS = 1;
    sbit  OS_bit at PRG1CON0.B1;
    const register unsigned short int RG1MODE0 = 2;
    sbit  RG1MODE0_bit at PRG1CON0.B2;
    const register unsigned short int RG1MODE1 = 3;
    sbit  RG1MODE1_bit at PRG1CON0.B3;
    const register unsigned short int REDG = 4;
    sbit  REDG_bit at PRG1CON0.B4;
    const register unsigned short int FEDG = 5;
    sbit  FEDG_bit at PRG1CON0.B5;
    const register unsigned short int RG1EN = 7;
    sbit  RG1EN_bit at PRG1CON0.B7;
    const register unsigned short int RG1FEDG = 5;
    sbit  RG1FEDG_bit at PRG1CON0.B5;
    const register unsigned short int RG1OS = 1;
    sbit  RG1OS_bit at PRG1CON0.B1;
    const register unsigned short int RG1REDG = 4;
    sbit  RG1REDG_bit at PRG1CON0.B4;

sfr unsigned short volatile PRG1CON1         absolute 0x798;
    const register unsigned short int RG1RPOL = 0;
    sbit  RG1RPOL_bit at PRG1CON1.B0;
    const register unsigned short int FPOL = 1;
    sbit  FPOL_bit at PRG1CON1.B1;
    const register unsigned short int RDY = 2;
    sbit  RDY_bit at PRG1CON1.B2;
    const register unsigned short int RG1FPOL = 1;
    sbit  RG1FPOL_bit at PRG1CON1.B1;
    const register unsigned short int RG1RDY = 2;
    sbit  RG1RDY_bit at PRG1CON1.B2;
    const register unsigned short int RPOL = 0;
    sbit  RPOL_bit at PRG1CON1.B0;

sfr unsigned short volatile PRG1CON2         absolute 0x799;
    const register unsigned short int ISET0 = 0;
    sbit  ISET0_bit at PRG1CON2.B0;
    const register unsigned short int ISET1 = 1;
    sbit  ISET1_bit at PRG1CON2.B1;
    const register unsigned short int ISET2 = 2;
    sbit  ISET2_bit at PRG1CON2.B2;
    const register unsigned short int ISET3 = 3;
    sbit  ISET3_bit at PRG1CON2.B3;
    const register unsigned short int ISET4 = 4;
    sbit  ISET4_bit at PRG1CON2.B4;
    const register unsigned short int RG1ISET0 = 0;
    sbit  RG1ISET0_bit at PRG1CON2.B0;
    const register unsigned short int RG1ISET1 = 1;
    sbit  RG1ISET1_bit at PRG1CON2.B1;
    const register unsigned short int RG1ISET2 = 2;
    sbit  RG1ISET2_bit at PRG1CON2.B2;
    const register unsigned short int RG1ISET3 = 3;
    sbit  RG1ISET3_bit at PRG1CON2.B3;
    const register unsigned short int RG1ISET4 = 4;
    sbit  RG1ISET4_bit at PRG1CON2.B4;

sfr unsigned short volatile PWMEN            absolute 0xD8E;
    const register unsigned short int MPWM5EN = 4;
    sbit  MPWM5EN_bit at PWMEN.B4;

sfr unsigned short volatile PWMLD            absolute 0xD8F;
    const register unsigned short int MPWM5LD = 4;
    sbit  MPWM5LD_bit at PWMLD.B4;

sfr unsigned short volatile PWMOUT           absolute 0xD90;
    const register unsigned short int MPWM5OUT = 4;
    sbit  MPWM5OUT_bit at PWMOUT.B4;

sfr unsigned int   volatile PWM5PH           absolute 0xD91;
sfr unsigned short volatile PWM5PHL          absolute 0xD91;
    const register unsigned short int PWM5PHL0 = 0;
    sbit  PWM5PHL0_bit at PWM5PHL.B0;
    const register unsigned short int PWM5PHL1 = 1;
    sbit  PWM5PHL1_bit at PWM5PHL.B1;
    const register unsigned short int PWM5PHL2 = 2;
    sbit  PWM5PHL2_bit at PWM5PHL.B2;
    const register unsigned short int PWM5PHL3 = 3;
    sbit  PWM5PHL3_bit at PWM5PHL.B3;
    const register unsigned short int PWM5PHL4 = 4;
    sbit  PWM5PHL4_bit at PWM5PHL.B4;
    const register unsigned short int PWM5PHL5 = 5;
    sbit  PWM5PHL5_bit at PWM5PHL.B5;
    const register unsigned short int PWM5PHL6 = 6;
    sbit  PWM5PHL6_bit at PWM5PHL.B6;
    const register unsigned short int PWM5PHL7 = 7;
    sbit  PWM5PHL7_bit at PWM5PHL.B7;

sfr unsigned short volatile PWM5PHH          absolute 0xD92;
    const register unsigned short int PWM5PHH0 = 0;
    sbit  PWM5PHH0_bit at PWM5PHH.B0;
    const register unsigned short int PWM5PHH1 = 1;
    sbit  PWM5PHH1_bit at PWM5PHH.B1;
    const register unsigned short int PWM5PHH2 = 2;
    sbit  PWM5PHH2_bit at PWM5PHH.B2;
    const register unsigned short int PWM5PHH3 = 3;
    sbit  PWM5PHH3_bit at PWM5PHH.B3;
    const register unsigned short int PWM5PHH4 = 4;
    sbit  PWM5PHH4_bit at PWM5PHH.B4;
    const register unsigned short int PWM5PHH5 = 5;
    sbit  PWM5PHH5_bit at PWM5PHH.B5;
    const register unsigned short int PWM5PHH6 = 6;
    sbit  PWM5PHH6_bit at PWM5PHH.B6;
    const register unsigned short int PWM5PHH7 = 7;
    sbit  PWM5PHH7_bit at PWM5PHH.B7;

sfr unsigned int   volatile PWM5DC           absolute 0xD93;
sfr unsigned short volatile PWM5DCL          absolute 0xD93;
    const register unsigned short int PWM5DCL0 = 0;
    sbit  PWM5DCL0_bit at PWM5DCL.B0;
    const register unsigned short int PWM5DCL1 = 1;
    sbit  PWM5DCL1_bit at PWM5DCL.B1;
    const register unsigned short int PWM5DCL2 = 2;
    sbit  PWM5DCL2_bit at PWM5DCL.B2;
    const register unsigned short int PWM5DCL3 = 3;
    sbit  PWM5DCL3_bit at PWM5DCL.B3;
    const register unsigned short int PWM5DCL4 = 4;
    sbit  PWM5DCL4_bit at PWM5DCL.B4;
    const register unsigned short int PWM5DCL5 = 5;
    sbit  PWM5DCL5_bit at PWM5DCL.B5;
    const register unsigned short int PWM5DCL6 = 6;
    sbit  PWM5DCL6_bit at PWM5DCL.B6;
    const register unsigned short int PWM5DCL7 = 7;
    sbit  PWM5DCL7_bit at PWM5DCL.B7;

sfr unsigned short volatile PWM5DCH          absolute 0xD94;
    const register unsigned short int PWM5DCH0 = 0;
    sbit  PWM5DCH0_bit at PWM5DCH.B0;
    const register unsigned short int PWM5DCH1 = 1;
    sbit  PWM5DCH1_bit at PWM5DCH.B1;
    const register unsigned short int PWM5DCH2 = 2;
    sbit  PWM5DCH2_bit at PWM5DCH.B2;
    const register unsigned short int PWM5DCH3 = 3;
    sbit  PWM5DCH3_bit at PWM5DCH.B3;
    const register unsigned short int PWM5DCH4 = 4;
    sbit  PWM5DCH4_bit at PWM5DCH.B4;
    const register unsigned short int PWM5DCH5 = 5;
    sbit  PWM5DCH5_bit at PWM5DCH.B5;
    const register unsigned short int PWM5DCH6 = 6;
    sbit  PWM5DCH6_bit at PWM5DCH.B6;
    const register unsigned short int PWM5DCH7 = 7;
    sbit  PWM5DCH7_bit at PWM5DCH.B7;

sfr unsigned int   volatile PWM5PR           absolute 0xD95;
sfr unsigned short volatile PWM5PRL          absolute 0xD95;
    const register unsigned short int PWM5PRL0 = 0;
    sbit  PWM5PRL0_bit at PWM5PRL.B0;
    const register unsigned short int PWM5PRL1 = 1;
    sbit  PWM5PRL1_bit at PWM5PRL.B1;
    const register unsigned short int PWM5PRL2 = 2;
    sbit  PWM5PRL2_bit at PWM5PRL.B2;
    const register unsigned short int PWM5PRL3 = 3;
    sbit  PWM5PRL3_bit at PWM5PRL.B3;
    const register unsigned short int PWM5PRL4 = 4;
    sbit  PWM5PRL4_bit at PWM5PRL.B4;
    const register unsigned short int PWM5PRL5 = 5;
    sbit  PWM5PRL5_bit at PWM5PRL.B5;
    const register unsigned short int PWM5PRL6 = 6;
    sbit  PWM5PRL6_bit at PWM5PRL.B6;
    const register unsigned short int PWM5PRL7 = 7;
    sbit  PWM5PRL7_bit at PWM5PRL.B7;

sfr unsigned short volatile PWM5PRH          absolute 0xD96;
    const register unsigned short int PWM5PRH0 = 0;
    sbit  PWM5PRH0_bit at PWM5PRH.B0;
    const register unsigned short int PWM5PRH1 = 1;
    sbit  PWM5PRH1_bit at PWM5PRH.B1;
    const register unsigned short int PWM5PRH2 = 2;
    sbit  PWM5PRH2_bit at PWM5PRH.B2;
    const register unsigned short int PWM5PRH3 = 3;
    sbit  PWM5PRH3_bit at PWM5PRH.B3;
    const register unsigned short int PWM5PRH4 = 4;
    sbit  PWM5PRH4_bit at PWM5PRH.B4;
    const register unsigned short int PWM5PRH5 = 5;
    sbit  PWM5PRH5_bit at PWM5PRH.B5;
    const register unsigned short int PWM5PRH6 = 6;
    sbit  PWM5PRH6_bit at PWM5PRH.B6;
    const register unsigned short int PWM5PRH7 = 7;
    sbit  PWM5PRH7_bit at PWM5PRH.B7;

sfr unsigned int   volatile PWM5OF           absolute 0xD97;
sfr unsigned short volatile PWM5OFL          absolute 0xD97;
    const register unsigned short int PWM5OFL0 = 0;
    sbit  PWM5OFL0_bit at PWM5OFL.B0;
    const register unsigned short int PWM5OFL1 = 1;
    sbit  PWM5OFL1_bit at PWM5OFL.B1;
    const register unsigned short int PWM5OFL2 = 2;
    sbit  PWM5OFL2_bit at PWM5OFL.B2;
    const register unsigned short int PWM5OFL3 = 3;
    sbit  PWM5OFL3_bit at PWM5OFL.B3;
    const register unsigned short int PWM5OFL4 = 4;
    sbit  PWM5OFL4_bit at PWM5OFL.B4;
    const register unsigned short int PWM5OFL5 = 5;
    sbit  PWM5OFL5_bit at PWM5OFL.B5;
    const register unsigned short int PWM5OFL6 = 6;
    sbit  PWM5OFL6_bit at PWM5OFL.B6;
    const register unsigned short int PWM5OFL7 = 7;
    sbit  PWM5OFL7_bit at PWM5OFL.B7;

sfr unsigned short volatile PWM5OFH          absolute 0xD98;
    const register unsigned short int PWM5OFH0 = 0;
    sbit  PWM5OFH0_bit at PWM5OFH.B0;
    const register unsigned short int PWM5OFH1 = 1;
    sbit  PWM5OFH1_bit at PWM5OFH.B1;
    const register unsigned short int PWM5OFH2 = 2;
    sbit  PWM5OFH2_bit at PWM5OFH.B2;
    const register unsigned short int PWM5OFH3 = 3;
    sbit  PWM5OFH3_bit at PWM5OFH.B3;
    const register unsigned short int PWM5OFH4 = 4;
    sbit  PWM5OFH4_bit at PWM5OFH.B4;
    const register unsigned short int PWM5OFH5 = 5;
    sbit  PWM5OFH5_bit at PWM5OFH.B5;
    const register unsigned short int PWM5OFH6 = 6;
    sbit  PWM5OFH6_bit at PWM5OFH.B6;
    const register unsigned short int PWM5OFH7 = 7;
    sbit  PWM5OFH7_bit at PWM5OFH.B7;

sfr unsigned int   volatile PWM5TMR          absolute 0xD99;
sfr unsigned short volatile PWM5TMRL         absolute 0xD99;
    const register unsigned short int PWM5TMRL0 = 0;
    sbit  PWM5TMRL0_bit at PWM5TMRL.B0;
    const register unsigned short int PWM5TMRL1 = 1;
    sbit  PWM5TMRL1_bit at PWM5TMRL.B1;
    const register unsigned short int PWM5TMRL2 = 2;
    sbit  PWM5TMRL2_bit at PWM5TMRL.B2;
    const register unsigned short int PWM5TMRL3 = 3;
    sbit  PWM5TMRL3_bit at PWM5TMRL.B3;
    const register unsigned short int PWM5TMRL4 = 4;
    sbit  PWM5TMRL4_bit at PWM5TMRL.B4;
    const register unsigned short int PWM5TMRL5 = 5;
    sbit  PWM5TMRL5_bit at PWM5TMRL.B5;
    const register unsigned short int PWM5TMRL6 = 6;
    sbit  PWM5TMRL6_bit at PWM5TMRL.B6;
    const register unsigned short int PWM5TMRL7 = 7;
    sbit  PWM5TMRL7_bit at PWM5TMRL.B7;

sfr unsigned short volatile PWM5TMRH         absolute 0xD9A;
    const register unsigned short int PWM5TMRH0 = 0;
    sbit  PWM5TMRH0_bit at PWM5TMRH.B0;
    const register unsigned short int PWM5TMRH1 = 1;
    sbit  PWM5TMRH1_bit at PWM5TMRH.B1;
    const register unsigned short int PWM5TMRH2 = 2;
    sbit  PWM5TMRH2_bit at PWM5TMRH.B2;
    const register unsigned short int PWM5TMRH3 = 3;
    sbit  PWM5TMRH3_bit at PWM5TMRH.B3;
    const register unsigned short int PWM5TMRH4 = 4;
    sbit  PWM5TMRH4_bit at PWM5TMRH.B4;
    const register unsigned short int PWM5TMRH5 = 5;
    sbit  PWM5TMRH5_bit at PWM5TMRH.B5;
    const register unsigned short int PWM5TMRH6 = 6;
    sbit  PWM5TMRH6_bit at PWM5TMRH.B6;
    const register unsigned short int PWM5TMRH7 = 7;
    sbit  PWM5TMRH7_bit at PWM5TMRH.B7;

sfr unsigned short volatile PWM5CON          absolute 0xD9B;
    const register unsigned short int PWM5MODE0 = 2;
    sbit  PWM5MODE0_bit at PWM5CON.B2;
    const register unsigned short int PWM5MODE1 = 3;
    sbit  PWM5MODE1_bit at PWM5CON.B3;
    const register unsigned short int PWM5POL = 4;
    sbit  PWM5POL_bit at PWM5CON.B4;
    const register unsigned short int PWM5OUT = 5;
    sbit  PWM5OUT_bit at PWM5CON.B5;
    const register unsigned short int PWM5EN = 7;
    sbit  PWM5EN_bit at PWM5CON.B7;

sfr unsigned short volatile PWM5INTE         absolute 0xD9C;
    const register unsigned short int PRIE = 0;
    sbit  PRIE_bit at PWM5INTE.B0;
    const register unsigned short int DCIE = 1;
    sbit  DCIE_bit at PWM5INTE.B1;
    const register unsigned short int PHIE = 2;
    sbit  PHIE_bit at PWM5INTE.B2;
    const register unsigned short int OFIE = 3;
    sbit  OFIE_bit at PWM5INTE.B3;
    const register unsigned short int PWM5DCIE = 1;
    sbit  PWM5DCIE_bit at PWM5INTE.B1;
    const register unsigned short int PWM5OFIE = 3;
    sbit  PWM5OFIE_bit at PWM5INTE.B3;
    const register unsigned short int PWM5PHIE = 2;
    sbit  PWM5PHIE_bit at PWM5INTE.B2;
    const register unsigned short int PWM5PRIE = 0;
    sbit  PWM5PRIE_bit at PWM5INTE.B0;

sfr unsigned short volatile PWM5INTCON       absolute 0xD9C;
sfr unsigned short volatile PWM5INTF         absolute 0xD9D;
    const register unsigned short int PRIF = 0;
    sbit  PRIF_bit at PWM5INTF.B0;
    const register unsigned short int DCIF = 1;
    sbit  DCIF_bit at PWM5INTF.B1;
    const register unsigned short int PHIF = 2;
    sbit  PHIF_bit at PWM5INTF.B2;
    const register unsigned short int OFIF = 3;
    sbit  OFIF_bit at PWM5INTF.B3;
    const register unsigned short int PWM5DCIF = 1;
    sbit  PWM5DCIF_bit at PWM5INTF.B1;
    const register unsigned short int PWM5OFIF = 3;
    sbit  PWM5OFIF_bit at PWM5INTF.B3;
    const register unsigned short int PWM5PHIF = 2;
    sbit  PWM5PHIF_bit at PWM5INTF.B2;
    const register unsigned short int PWM5PRIF = 0;
    sbit  PWM5PRIF_bit at PWM5INTF.B0;

sfr unsigned short volatile PWM5INTFLG       absolute 0xD9D;
sfr unsigned short volatile PWM5CLKCON       absolute 0xD9E;
    const register unsigned short int PWM5CS0 = 0;
    sbit  PWM5CS0_bit at PWM5CLKCON.B0;
    const register unsigned short int PWM5CS1 = 1;
    sbit  PWM5CS1_bit at PWM5CLKCON.B1;
    const register unsigned short int PWM5CS2 = 2;
    sbit  PWM5CS2_bit at PWM5CLKCON.B2;
    const register unsigned short int PWM5PS0 = 4;
    sbit  PWM5PS0_bit at PWM5CLKCON.B4;
    const register unsigned short int PWM5PS1 = 5;
    sbit  PWM5PS1_bit at PWM5CLKCON.B5;
    const register unsigned short int PWM5PS2 = 6;
    sbit  PWM5PS2_bit at PWM5CLKCON.B6;

sfr unsigned short volatile PWM5LDCON        absolute 0xD9F;
    const register unsigned short int LDA = 7;
    sbit  LDA_bit at PWM5LDCON.B7;
    const register unsigned short int PWM5LD = 7;
    sbit  PWM5LD_bit at PWM5LDCON.B7;

sfr unsigned short volatile PWM5OFCON        absolute 0xDA0;
    const register unsigned short int OFO = 4;
    sbit  OFO_bit at PWM5OFCON.B4;
    const register unsigned short int PWM5OFMC = 4;
    sbit  PWM5OFMC_bit at PWM5OFCON.B4;

sfr unsigned short volatile PPSLOCK          absolute 0xE0F;
    const register unsigned short int PPSLOCKED = 0;
    sbit  PPSLOCKED_bit at PPSLOCK.B0;

sfr unsigned short volatile INTPPS           absolute 0xE10;
sfr unsigned short volatile T0CKIPPS         absolute 0xE11;
sfr unsigned short volatile T1CKIPPS         absolute 0xE12;
sfr unsigned short volatile T1GPPS           absolute 0xE13;
sfr unsigned short volatile CCP1PPS          absolute 0xE14;
sfr unsigned short volatile COG1INPPS        absolute 0xE16;
sfr unsigned short volatile T2INPPS          absolute 0xE19;
sfr unsigned short volatile T2CKIPPS         absolute 0xE19;
sfr unsigned short volatile T2PPS            absolute 0xE19;
sfr unsigned short volatile T3CKIPPS         absolute 0xE1A;
sfr unsigned short volatile T3GPPS           absolute 0xE1B;
sfr unsigned short volatile T4INPPS          absolute 0xE1C;
sfr unsigned short volatile T4CKIPPS         absolute 0xE1C;
sfr unsigned short volatile T4PPS            absolute 0xE1C;
sfr unsigned short volatile T5CKIPPS         absolute 0xE1D;
sfr unsigned short volatile T5GPPS           absolute 0xE1E;
sfr unsigned short volatile T6INPPS          absolute 0xE1F;
sfr unsigned short volatile T6CKIPPS         absolute 0xE1F;
sfr unsigned short volatile T6PPS            absolute 0xE1F;
sfr unsigned short volatile SSPCLKPPS        absolute 0xE20;
sfr unsigned short volatile SSPDATPPS        absolute 0xE21;
sfr unsigned short volatile SSPSSPPS         absolute 0xE22;
sfr unsigned short volatile RXPPS            absolute 0xE24;
sfr unsigned short volatile CKPPS            absolute 0xE25;
sfr unsigned short volatile CLCIN0PPS        absolute 0xE28;
sfr unsigned short volatile CLCIN1PPS        absolute 0xE29;
sfr unsigned short volatile CLCIN2PPS        absolute 0xE2A;
sfr unsigned short volatile CLCIN3PPS        absolute 0xE2B;
sfr unsigned short volatile PRG1RPPS         absolute 0xE2C;
sfr unsigned short volatile PRG1FPPS         absolute 0xE2D;
sfr unsigned short volatile MD1CHPPS         absolute 0xE30;
sfr unsigned short volatile MD1CLPPS         absolute 0xE31;
sfr unsigned short volatile MD1MODPPS        absolute 0xE32;
sfr unsigned short volatile RA0PPS           absolute 0xE90;
sfr unsigned short volatile RA1PPS           absolute 0xE91;
sfr unsigned short volatile RA2PPS           absolute 0xE92;
sfr unsigned short volatile RA4PPS           absolute 0xE94;
sfr unsigned short volatile RA5PPS           absolute 0xE95;
sfr unsigned short volatile RC0PPS           absolute 0xEA0;
sfr unsigned short volatile RC1PPS           absolute 0xEA1;
sfr unsigned short volatile RC2PPS           absolute 0xEA2;
sfr unsigned short volatile RC3PPS           absolute 0xEA3;
sfr unsigned short volatile RC4PPS           absolute 0xEA4;
sfr unsigned short volatile RC5PPS           absolute 0xEA5;
sfr unsigned short volatile CLCDATA          absolute 0xF0F;
    const register unsigned short int MCLC1OUT = 0;
    sbit  MCLC1OUT_bit at CLCDATA.B0;
    const register unsigned short int MCLC2OUT = 1;
    sbit  MCLC2OUT_bit at CLCDATA.B1;
    const register unsigned short int MCLC3OUT = 2;
    sbit  MCLC3OUT_bit at CLCDATA.B2;

sfr unsigned short volatile CLC1CON          absolute 0xF10;
    const register unsigned short int LC1MODE0 = 0;
    sbit  LC1MODE0_bit at CLC1CON.B0;
    const register unsigned short int LC1MODE1 = 1;
    sbit  LC1MODE1_bit at CLC1CON.B1;
    const register unsigned short int LC1MODE2 = 2;
    sbit  LC1MODE2_bit at CLC1CON.B2;
    const register unsigned short int LC1INTN = 3;
    sbit  LC1INTN_bit at CLC1CON.B3;
    const register unsigned short int LC1INTP = 4;
    sbit  LC1INTP_bit at CLC1CON.B4;
    const register unsigned short int LC1OUT = 5;
    sbit  LC1OUT_bit at CLC1CON.B5;
    const register unsigned short int LC1EN = 7;
    sbit  LC1EN_bit at CLC1CON.B7;

sfr unsigned short volatile CLC1POL          absolute 0xF11;
    const register unsigned short int LC1G1POL = 0;
    sbit  LC1G1POL_bit at CLC1POL.B0;
    const register unsigned short int LC1G2POL = 1;
    sbit  LC1G2POL_bit at CLC1POL.B1;
    const register unsigned short int LC1G3POL = 2;
    sbit  LC1G3POL_bit at CLC1POL.B2;
    const register unsigned short int LC1G4POL = 3;
    sbit  LC1G4POL_bit at CLC1POL.B3;
    const register unsigned short int LC1POL = 7;
    sbit  LC1POL_bit at CLC1POL.B7;

sfr unsigned short volatile CLC1SEL0         absolute 0xF12;
    const register unsigned short int LC1D1S0 = 0;
    sbit  LC1D1S0_bit at CLC1SEL0.B0;
    const register unsigned short int LC1D1S1 = 1;
    sbit  LC1D1S1_bit at CLC1SEL0.B1;
    const register unsigned short int LC1D1S2 = 2;
    sbit  LC1D1S2_bit at CLC1SEL0.B2;
    const register unsigned short int LC1D1S3 = 3;
    sbit  LC1D1S3_bit at CLC1SEL0.B3;
    const register unsigned short int LC1D1S4 = 4;
    sbit  LC1D1S4_bit at CLC1SEL0.B4;

sfr unsigned short volatile CLC1SEL1         absolute 0xF13;
    const register unsigned short int LC1D2S0 = 0;
    sbit  LC1D2S0_bit at CLC1SEL1.B0;
    const register unsigned short int LC1D2S1 = 1;
    sbit  LC1D2S1_bit at CLC1SEL1.B1;
    const register unsigned short int LC1D2S2 = 2;
    sbit  LC1D2S2_bit at CLC1SEL1.B2;
    const register unsigned short int LC1D2S3 = 3;
    sbit  LC1D2S3_bit at CLC1SEL1.B3;
    const register unsigned short int LC1D2S4 = 4;
    sbit  LC1D2S4_bit at CLC1SEL1.B4;

sfr unsigned short volatile CLC1SEL2         absolute 0xF14;
    const register unsigned short int LC1D3S0 = 0;
    sbit  LC1D3S0_bit at CLC1SEL2.B0;
    const register unsigned short int LC1D3S1 = 1;
    sbit  LC1D3S1_bit at CLC1SEL2.B1;
    const register unsigned short int LC1D3S2 = 2;
    sbit  LC1D3S2_bit at CLC1SEL2.B2;
    const register unsigned short int LC1D3S3 = 3;
    sbit  LC1D3S3_bit at CLC1SEL2.B3;
    const register unsigned short int LC1D3S4 = 4;
    sbit  LC1D3S4_bit at CLC1SEL2.B4;

sfr unsigned short volatile CLC1SEL3         absolute 0xF15;
    const register unsigned short int LC1D4S0 = 0;
    sbit  LC1D4S0_bit at CLC1SEL3.B0;
    const register unsigned short int LC1D4S1 = 1;
    sbit  LC1D4S1_bit at CLC1SEL3.B1;
    const register unsigned short int LC1D4S2 = 2;
    sbit  LC1D4S2_bit at CLC1SEL3.B2;
    const register unsigned short int LC1D4S3 = 3;
    sbit  LC1D4S3_bit at CLC1SEL3.B3;
    const register unsigned short int LC1D4S4 = 4;
    sbit  LC1D4S4_bit at CLC1SEL3.B4;

sfr unsigned short volatile CLC1GLS0         absolute 0xF16;
    const register unsigned short int LC1G1D1N = 0;
    sbit  LC1G1D1N_bit at CLC1GLS0.B0;
    const register unsigned short int LC1G1D1T = 1;
    sbit  LC1G1D1T_bit at CLC1GLS0.B1;
    const register unsigned short int LC1G1D2N = 2;
    sbit  LC1G1D2N_bit at CLC1GLS0.B2;
    const register unsigned short int LC1G1D2T = 3;
    sbit  LC1G1D2T_bit at CLC1GLS0.B3;
    const register unsigned short int LC1G1D3N = 4;
    sbit  LC1G1D3N_bit at CLC1GLS0.B4;
    const register unsigned short int LC1G1D3T = 5;
    sbit  LC1G1D3T_bit at CLC1GLS0.B5;
    const register unsigned short int LC1G1D4N = 6;
    sbit  LC1G1D4N_bit at CLC1GLS0.B6;
    const register unsigned short int LC1G1D4T = 7;
    sbit  LC1G1D4T_bit at CLC1GLS0.B7;

sfr unsigned short volatile CLC1GLS1         absolute 0xF17;
    const register unsigned short int LC1G2D1N = 0;
    sbit  LC1G2D1N_bit at CLC1GLS1.B0;
    const register unsigned short int LC1G2D1T = 1;
    sbit  LC1G2D1T_bit at CLC1GLS1.B1;
    const register unsigned short int LC1G2D2N = 2;
    sbit  LC1G2D2N_bit at CLC1GLS1.B2;
    const register unsigned short int LC1G2D2T = 3;
    sbit  LC1G2D2T_bit at CLC1GLS1.B3;
    const register unsigned short int LC1G2D3N = 4;
    sbit  LC1G2D3N_bit at CLC1GLS1.B4;
    const register unsigned short int LC1G2D3T = 5;
    sbit  LC1G2D3T_bit at CLC1GLS1.B5;
    const register unsigned short int LC1G2D4N = 6;
    sbit  LC1G2D4N_bit at CLC1GLS1.B6;
    const register unsigned short int LC1G2D4T = 7;
    sbit  LC1G2D4T_bit at CLC1GLS1.B7;

sfr unsigned short volatile CLC1GLS2         absolute 0xF18;
    const register unsigned short int LC1G3D1N = 0;
    sbit  LC1G3D1N_bit at CLC1GLS2.B0;
    const register unsigned short int LC1G3D1T = 1;
    sbit  LC1G3D1T_bit at CLC1GLS2.B1;
    const register unsigned short int LC1G3D2N = 2;
    sbit  LC1G3D2N_bit at CLC1GLS2.B2;
    const register unsigned short int LC1G3D2T = 3;
    sbit  LC1G3D2T_bit at CLC1GLS2.B3;
    const register unsigned short int LC1G3D3N = 4;
    sbit  LC1G3D3N_bit at CLC1GLS2.B4;
    const register unsigned short int LC1G3D3T = 5;
    sbit  LC1G3D3T_bit at CLC1GLS2.B5;
    const register unsigned short int LC1G3D4N = 6;
    sbit  LC1G3D4N_bit at CLC1GLS2.B6;
    const register unsigned short int LC1G3D4T = 7;
    sbit  LC1G3D4T_bit at CLC1GLS2.B7;

sfr unsigned short volatile CLC1GLS3         absolute 0xF19;
    const register unsigned short int LC1G4D1N = 0;
    sbit  LC1G4D1N_bit at CLC1GLS3.B0;
    const register unsigned short int LC1G4D1T = 1;
    sbit  LC1G4D1T_bit at CLC1GLS3.B1;
    const register unsigned short int LC1G4D2N = 2;
    sbit  LC1G4D2N_bit at CLC1GLS3.B2;
    const register unsigned short int LC1G4D2T = 3;
    sbit  LC1G4D2T_bit at CLC1GLS3.B3;
    const register unsigned short int LC1G4D3N = 4;
    sbit  LC1G4D3N_bit at CLC1GLS3.B4;
    const register unsigned short int LC1G4D3T = 5;
    sbit  LC1G4D3T_bit at CLC1GLS3.B5;
    const register unsigned short int LC1G4D4N = 6;
    sbit  LC1G4D4N_bit at CLC1GLS3.B6;
    const register unsigned short int LC1G4D4T = 7;
    sbit  LC1G4D4T_bit at CLC1GLS3.B7;

sfr unsigned short volatile CLC2CON          absolute 0xF1A;
    const register unsigned short int LC2MODE0 = 0;
    sbit  LC2MODE0_bit at CLC2CON.B0;
    const register unsigned short int LC2MODE1 = 1;
    sbit  LC2MODE1_bit at CLC2CON.B1;
    const register unsigned short int LC2MODE2 = 2;
    sbit  LC2MODE2_bit at CLC2CON.B2;
    const register unsigned short int LC2INTN = 3;
    sbit  LC2INTN_bit at CLC2CON.B3;
    const register unsigned short int LC2INTP = 4;
    sbit  LC2INTP_bit at CLC2CON.B4;
    const register unsigned short int LC2OUT = 5;
    sbit  LC2OUT_bit at CLC2CON.B5;
    const register unsigned short int LC2EN = 7;
    sbit  LC2EN_bit at CLC2CON.B7;

sfr unsigned short volatile CLC2POL          absolute 0xF1B;
    const register unsigned short int LC2G1POL = 0;
    sbit  LC2G1POL_bit at CLC2POL.B0;
    const register unsigned short int LC2G2POL = 1;
    sbit  LC2G2POL_bit at CLC2POL.B1;
    const register unsigned short int LC2G3POL = 2;
    sbit  LC2G3POL_bit at CLC2POL.B2;
    const register unsigned short int LC2G4POL = 3;
    sbit  LC2G4POL_bit at CLC2POL.B3;
    const register unsigned short int LC2POL = 7;
    sbit  LC2POL_bit at CLC2POL.B7;

sfr unsigned short volatile CLC2SEL0         absolute 0xF1C;
    const register unsigned short int LC2D1S0 = 0;
    sbit  LC2D1S0_bit at CLC2SEL0.B0;
    const register unsigned short int LC2D1S1 = 1;
    sbit  LC2D1S1_bit at CLC2SEL0.B1;
    const register unsigned short int LC2D1S2 = 2;
    sbit  LC2D1S2_bit at CLC2SEL0.B2;
    const register unsigned short int LC2D1S3 = 3;
    sbit  LC2D1S3_bit at CLC2SEL0.B3;
    const register unsigned short int LC2D1S4 = 4;
    sbit  LC2D1S4_bit at CLC2SEL0.B4;

sfr unsigned short volatile CLC2SEL1         absolute 0xF1D;
    const register unsigned short int LC2D2S0 = 0;
    sbit  LC2D2S0_bit at CLC2SEL1.B0;
    const register unsigned short int LC2D2S1 = 1;
    sbit  LC2D2S1_bit at CLC2SEL1.B1;
    const register unsigned short int LC2D2S2 = 2;
    sbit  LC2D2S2_bit at CLC2SEL1.B2;
    const register unsigned short int LC2D2S3 = 3;
    sbit  LC2D2S3_bit at CLC2SEL1.B3;
    const register unsigned short int LC2D2S4 = 4;
    sbit  LC2D2S4_bit at CLC2SEL1.B4;

sfr unsigned short volatile CLC2SEL2         absolute 0xF1E;
    const register unsigned short int LC2D3S0 = 0;
    sbit  LC2D3S0_bit at CLC2SEL2.B0;
    const register unsigned short int LC2D3S1 = 1;
    sbit  LC2D3S1_bit at CLC2SEL2.B1;
    const register unsigned short int LC2D3S2 = 2;
    sbit  LC2D3S2_bit at CLC2SEL2.B2;
    const register unsigned short int LC2D3S3 = 3;
    sbit  LC2D3S3_bit at CLC2SEL2.B3;
    const register unsigned short int LC2D3S4 = 4;
    sbit  LC2D3S4_bit at CLC2SEL2.B4;

sfr unsigned short volatile CLC2SEL3         absolute 0xF1F;
    const register unsigned short int LC2D4S0 = 0;
    sbit  LC2D4S0_bit at CLC2SEL3.B0;
    const register unsigned short int LC2D4S1 = 1;
    sbit  LC2D4S1_bit at CLC2SEL3.B1;
    const register unsigned short int LC2D4S2 = 2;
    sbit  LC2D4S2_bit at CLC2SEL3.B2;
    const register unsigned short int LC2D4S3 = 3;
    sbit  LC2D4S3_bit at CLC2SEL3.B3;
    const register unsigned short int LC2D4S4 = 4;
    sbit  LC2D4S4_bit at CLC2SEL3.B4;

sfr unsigned short volatile CLC2GLS0         absolute 0xF20;
    const register unsigned short int LC2G1D1N = 0;
    sbit  LC2G1D1N_bit at CLC2GLS0.B0;
    const register unsigned short int LC2G1D1T = 1;
    sbit  LC2G1D1T_bit at CLC2GLS0.B1;
    const register unsigned short int LC2G1D2N = 2;
    sbit  LC2G1D2N_bit at CLC2GLS0.B2;
    const register unsigned short int LC2G1D2T = 3;
    sbit  LC2G1D2T_bit at CLC2GLS0.B3;
    const register unsigned short int LC2G1D3N = 4;
    sbit  LC2G1D3N_bit at CLC2GLS0.B4;
    const register unsigned short int LC2G1D3T = 5;
    sbit  LC2G1D3T_bit at CLC2GLS0.B5;
    const register unsigned short int LC2G1D4N = 6;
    sbit  LC2G1D4N_bit at CLC2GLS0.B6;
    const register unsigned short int LC2G1D4T = 7;
    sbit  LC2G1D4T_bit at CLC2GLS0.B7;

sfr unsigned short volatile CLC2GLS1         absolute 0xF21;
    const register unsigned short int LC2G2D1N = 0;
    sbit  LC2G2D1N_bit at CLC2GLS1.B0;
    const register unsigned short int LC2G2D1T = 1;
    sbit  LC2G2D1T_bit at CLC2GLS1.B1;
    const register unsigned short int LC2G2D2N = 2;
    sbit  LC2G2D2N_bit at CLC2GLS1.B2;
    const register unsigned short int LC2G2D2T = 3;
    sbit  LC2G2D2T_bit at CLC2GLS1.B3;
    const register unsigned short int LC2G2D3N = 4;
    sbit  LC2G2D3N_bit at CLC2GLS1.B4;
    const register unsigned short int LC2G2D3T = 5;
    sbit  LC2G2D3T_bit at CLC2GLS1.B5;
    const register unsigned short int LC2G2D4N = 6;
    sbit  LC2G2D4N_bit at CLC2GLS1.B6;
    const register unsigned short int LC2G2D4T = 7;
    sbit  LC2G2D4T_bit at CLC2GLS1.B7;

sfr unsigned short volatile CLC2GLS2         absolute 0xF22;
    const register unsigned short int LC2G3D1N = 0;
    sbit  LC2G3D1N_bit at CLC2GLS2.B0;
    const register unsigned short int LC2G3D1T = 1;
    sbit  LC2G3D1T_bit at CLC2GLS2.B1;
    const register unsigned short int LC2G3D2N = 2;
    sbit  LC2G3D2N_bit at CLC2GLS2.B2;
    const register unsigned short int LC2G3D2T = 3;
    sbit  LC2G3D2T_bit at CLC2GLS2.B3;
    const register unsigned short int LC2G3D3N = 4;
    sbit  LC2G3D3N_bit at CLC2GLS2.B4;
    const register unsigned short int LC2G3D3T = 5;
    sbit  LC2G3D3T_bit at CLC2GLS2.B5;
    const register unsigned short int LC2G3D4N = 6;
    sbit  LC2G3D4N_bit at CLC2GLS2.B6;
    const register unsigned short int LC2G3D4T = 7;
    sbit  LC2G3D4T_bit at CLC2GLS2.B7;

sfr unsigned short volatile CLC2GLS3         absolute 0xF23;
    const register unsigned short int LC2G4D1N = 0;
    sbit  LC2G4D1N_bit at CLC2GLS3.B0;
    const register unsigned short int LC2G4D1T = 1;
    sbit  LC2G4D1T_bit at CLC2GLS3.B1;
    const register unsigned short int LC2G4D2N = 2;
    sbit  LC2G4D2N_bit at CLC2GLS3.B2;
    const register unsigned short int LC2G4D2T = 3;
    sbit  LC2G4D2T_bit at CLC2GLS3.B3;
    const register unsigned short int LC2G4D3N = 4;
    sbit  LC2G4D3N_bit at CLC2GLS3.B4;
    const register unsigned short int LC2G4D3T = 5;
    sbit  LC2G4D3T_bit at CLC2GLS3.B5;
    const register unsigned short int LC2G4D4N = 6;
    sbit  LC2G4D4N_bit at CLC2GLS3.B6;
    const register unsigned short int LC2G4D4T = 7;
    sbit  LC2G4D4T_bit at CLC2GLS3.B7;

sfr unsigned short volatile CLC3CON          absolute 0xF24;
    const register unsigned short int LC3MODE0 = 0;
    sbit  LC3MODE0_bit at CLC3CON.B0;
    const register unsigned short int LC3MODE1 = 1;
    sbit  LC3MODE1_bit at CLC3CON.B1;
    const register unsigned short int LC3MODE2 = 2;
    sbit  LC3MODE2_bit at CLC3CON.B2;
    const register unsigned short int LC3INTN = 3;
    sbit  LC3INTN_bit at CLC3CON.B3;
    const register unsigned short int LC3INTP = 4;
    sbit  LC3INTP_bit at CLC3CON.B4;
    const register unsigned short int LC3OUT = 5;
    sbit  LC3OUT_bit at CLC3CON.B5;
    const register unsigned short int LC3EN = 7;
    sbit  LC3EN_bit at CLC3CON.B7;

sfr unsigned short volatile CLC3POL          absolute 0xF25;
    const register unsigned short int LC3G1POL = 0;
    sbit  LC3G1POL_bit at CLC3POL.B0;
    const register unsigned short int LC3G2POL = 1;
    sbit  LC3G2POL_bit at CLC3POL.B1;
    const register unsigned short int LC3G3POL = 2;
    sbit  LC3G3POL_bit at CLC3POL.B2;
    const register unsigned short int LC3G4POL = 3;
    sbit  LC3G4POL_bit at CLC3POL.B3;
    const register unsigned short int LC3POL = 7;
    sbit  LC3POL_bit at CLC3POL.B7;

sfr unsigned short volatile CLC3SEL0         absolute 0xF26;
    const register unsigned short int LC3D1S0 = 0;
    sbit  LC3D1S0_bit at CLC3SEL0.B0;
    const register unsigned short int LC3D1S1 = 1;
    sbit  LC3D1S1_bit at CLC3SEL0.B1;
    const register unsigned short int LC3D1S2 = 2;
    sbit  LC3D1S2_bit at CLC3SEL0.B2;
    const register unsigned short int LC3D1S3 = 3;
    sbit  LC3D1S3_bit at CLC3SEL0.B3;
    const register unsigned short int LC3D1S4 = 4;
    sbit  LC3D1S4_bit at CLC3SEL0.B4;

sfr unsigned short volatile CLC3SEL1         absolute 0xF27;
    const register unsigned short int LC3D2S0 = 0;
    sbit  LC3D2S0_bit at CLC3SEL1.B0;
    const register unsigned short int LC3D2S1 = 1;
    sbit  LC3D2S1_bit at CLC3SEL1.B1;
    const register unsigned short int LC3D2S2 = 2;
    sbit  LC3D2S2_bit at CLC3SEL1.B2;
    const register unsigned short int LC3D2S3 = 3;
    sbit  LC3D2S3_bit at CLC3SEL1.B3;
    const register unsigned short int LC3D2S4 = 4;
    sbit  LC3D2S4_bit at CLC3SEL1.B4;

sfr unsigned short volatile CLC3SEL2         absolute 0xF28;
    const register unsigned short int LC3D3S0 = 0;
    sbit  LC3D3S0_bit at CLC3SEL2.B0;
    const register unsigned short int LC3D3S1 = 1;
    sbit  LC3D3S1_bit at CLC3SEL2.B1;
    const register unsigned short int LC3D3S2 = 2;
    sbit  LC3D3S2_bit at CLC3SEL2.B2;
    const register unsigned short int LC3D3S3 = 3;
    sbit  LC3D3S3_bit at CLC3SEL2.B3;
    const register unsigned short int LC3D3S4 = 4;
    sbit  LC3D3S4_bit at CLC3SEL2.B4;

sfr unsigned short volatile CLC3SEL3         absolute 0xF29;
    const register unsigned short int LC3D4S0 = 0;
    sbit  LC3D4S0_bit at CLC3SEL3.B0;
    const register unsigned short int LC3D4S1 = 1;
    sbit  LC3D4S1_bit at CLC3SEL3.B1;
    const register unsigned short int LC3D4S2 = 2;
    sbit  LC3D4S2_bit at CLC3SEL3.B2;
    const register unsigned short int LC3D4S3 = 3;
    sbit  LC3D4S3_bit at CLC3SEL3.B3;
    const register unsigned short int LC3D4S4 = 4;
    sbit  LC3D4S4_bit at CLC3SEL3.B4;

sfr unsigned short volatile CLC3GLS0         absolute 0xF2A;
    const register unsigned short int LC3G1D1N = 0;
    sbit  LC3G1D1N_bit at CLC3GLS0.B0;
    const register unsigned short int LC3G1D1T = 1;
    sbit  LC3G1D1T_bit at CLC3GLS0.B1;
    const register unsigned short int LC3G1D2N = 2;
    sbit  LC3G1D2N_bit at CLC3GLS0.B2;
    const register unsigned short int LC3G1D2T = 3;
    sbit  LC3G1D2T_bit at CLC3GLS0.B3;
    const register unsigned short int LC3G1D3N = 4;
    sbit  LC3G1D3N_bit at CLC3GLS0.B4;
    const register unsigned short int LC3G1D3T = 5;
    sbit  LC3G1D3T_bit at CLC3GLS0.B5;
    const register unsigned short int LC3G1D4N = 6;
    sbit  LC3G1D4N_bit at CLC3GLS0.B6;
    const register unsigned short int LC3G1D4T = 7;
    sbit  LC3G1D4T_bit at CLC3GLS0.B7;

sfr unsigned short volatile CLC3GLS1         absolute 0xF2B;
    const register unsigned short int LC3G2D1N = 0;
    sbit  LC3G2D1N_bit at CLC3GLS1.B0;
    const register unsigned short int LC3G2D1T = 1;
    sbit  LC3G2D1T_bit at CLC3GLS1.B1;
    const register unsigned short int LC3G2D2N = 2;
    sbit  LC3G2D2N_bit at CLC3GLS1.B2;
    const register unsigned short int LC3G2D2T = 3;
    sbit  LC3G2D2T_bit at CLC3GLS1.B3;
    const register unsigned short int LC3G2D3N = 4;
    sbit  LC3G2D3N_bit at CLC3GLS1.B4;
    const register unsigned short int LC3G2D3T = 5;
    sbit  LC3G2D3T_bit at CLC3GLS1.B5;
    const register unsigned short int LC3G2D4N = 6;
    sbit  LC3G2D4N_bit at CLC3GLS1.B6;
    const register unsigned short int LC3G2D4T = 7;
    sbit  LC3G2D4T_bit at CLC3GLS1.B7;

sfr unsigned short volatile CLC3GLS2         absolute 0xF2C;
    const register unsigned short int LC3G3D1N = 0;
    sbit  LC3G3D1N_bit at CLC3GLS2.B0;
    const register unsigned short int LC3G3D1T = 1;
    sbit  LC3G3D1T_bit at CLC3GLS2.B1;
    const register unsigned short int LC3G3D2N = 2;
    sbit  LC3G3D2N_bit at CLC3GLS2.B2;
    const register unsigned short int LC3G3D2T = 3;
    sbit  LC3G3D2T_bit at CLC3GLS2.B3;
    const register unsigned short int LC3G3D3N = 4;
    sbit  LC3G3D3N_bit at CLC3GLS2.B4;
    const register unsigned short int LC3G3D3T = 5;
    sbit  LC3G3D3T_bit at CLC3GLS2.B5;
    const register unsigned short int LC3G3D4N = 6;
    sbit  LC3G3D4N_bit at CLC3GLS2.B6;
    const register unsigned short int LC3G3D4T = 7;
    sbit  LC3G3D4T_bit at CLC3GLS2.B7;

sfr unsigned short volatile CLC3GLS3         absolute 0xF2D;
    const register unsigned short int LC3G4D1N = 0;
    sbit  LC3G4D1N_bit at CLC3GLS3.B0;
    const register unsigned short int LC3G4D1T = 1;
    sbit  LC3G4D1T_bit at CLC3GLS3.B1;
    const register unsigned short int LC3G4D2N = 2;
    sbit  LC3G4D2N_bit at CLC3GLS3.B2;
    const register unsigned short int LC3G4D2T = 3;
    sbit  LC3G4D2T_bit at CLC3GLS3.B3;
    const register unsigned short int LC3G4D3N = 4;
    sbit  LC3G4D3N_bit at CLC3GLS3.B4;
    const register unsigned short int LC3G4D3T = 5;
    sbit  LC3G4D3T_bit at CLC3GLS3.B5;
    const register unsigned short int LC3G4D4N = 6;
    sbit  LC3G4D4N_bit at CLC3GLS3.B6;
    const register unsigned short int LC3G4D4T = 7;
    sbit  LC3G4D4T_bit at CLC3GLS3.B7;

sfr unsigned short volatile STATUS_SHAD      absolute 0xFE4;
    const register unsigned short int C_SHAD = 0;
    sbit  C_SHAD_bit at STATUS_SHAD.B0;
    const register unsigned short int DC_SHAD = 1;
    sbit  DC_SHAD_bit at STATUS_SHAD.B1;
    const register unsigned short int Z_SHAD = 2;
    sbit  Z_SHAD_bit at STATUS_SHAD.B2;

sfr unsigned short volatile WREG_SHAD        absolute 0xFE5;
sfr unsigned short volatile BSR_SHAD         absolute 0xFE6;
sfr unsigned short volatile PCLATH_SHAD      absolute 0xFE7;
sfr unsigned short volatile FSR0L_SHAD       absolute 0xFE8;
sfr unsigned short volatile FSR0H_SHAD       absolute 0xFE9;
sfr unsigned short volatile FSR1L_SHAD       absolute 0xFEA;
sfr unsigned short volatile FSR1H_SHAD       absolute 0xFEB;
sfr unsigned short volatile STKPTR           absolute 0xFED;
sfr unsigned short volatile TOSL             absolute 0xFEE;
sfr unsigned short volatile TOSH             absolute 0xFEF;
