<?xml version="1.0" encoding="utf-8" ?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en">
<head>
<meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
<meta name="generator" content="Docutils 0.11: http://docutils.sourceforge.net/" />
<title>mu0 user manual</title>
<style type="text/css">

/*
:Author: David Goodger (goodger@python.org)
:Id: $Id$
:Copyright: This stylesheet has been placed in the public domain.

Default cascading style sheet for the HTML output of Docutils.

See http://docutils.sf.net/docs/howto/html-stylesheets.html for how to
customize this style sheet.
*/

/* used to remove borders from tables and images */
.borderless, table.borderless td, table.borderless th {
  border: 0 }

table.borderless td, table.borderless th {
  /* Override padding for "table.docutils td" with "! important".
     The right padding separates the table cells. */
  padding: 0 0.5em 0 0 ! important }

.first {
  /* Override more specific margin styles with "! important". */
  margin-top: 0 ! important }

.last, .with-subtitle {
  margin-bottom: 0 ! important }

.hidden {
  display: none }

a.toc-backref {
  text-decoration: none ;
  color: black }

blockquote.epigraph {
  margin: 2em 5em ; }

dl.docutils dd {
  margin-bottom: 0.5em }

object[type="image/svg+xml"], object[type="application/x-shockwave-flash"] {
  overflow: hidden;
}

/* Uncomment (and remove this text!) to get bold-faced definition list terms
dl.docutils dt {
  font-weight: bold }
*/

div.abstract {
  margin: 2em 5em }

div.abstract p.topic-title {
  font-weight: bold ;
  text-align: center }

div.admonition, div.attention, div.caution, div.danger, div.error,
div.hint, div.important, div.note, div.tip, div.warning {
  margin: 2em ;
  border: medium outset ;
  padding: 1em }

div.admonition p.admonition-title, div.hint p.admonition-title,
div.important p.admonition-title, div.note p.admonition-title,
div.tip p.admonition-title {
  font-weight: bold ;
  font-family: sans-serif }

div.attention p.admonition-title, div.caution p.admonition-title,
div.danger p.admonition-title, div.error p.admonition-title,
div.warning p.admonition-title, .code .error {
  color: red ;
  font-weight: bold ;
  font-family: sans-serif }

/* Uncomment (and remove this text!) to get reduced vertical space in
   compound paragraphs.
div.compound .compound-first, div.compound .compound-middle {
  margin-bottom: 0.5em }

div.compound .compound-last, div.compound .compound-middle {
  margin-top: 0.5em }
*/

div.dedication {
  margin: 2em 5em ;
  text-align: center ;
  font-style: italic }

div.dedication p.topic-title {
  font-weight: bold ;
  font-style: normal }

div.figure {
  margin-left: 2em ;
  margin-right: 2em }

div.footer, div.header {
  clear: both;
  font-size: smaller }

div.line-block {
  display: block ;
  margin-top: 1em ;
  margin-bottom: 1em }

div.line-block div.line-block {
  margin-top: 0 ;
  margin-bottom: 0 ;
  margin-left: 1.5em }

div.sidebar {
  margin: 0 0 0.5em 1em ;
  border: medium outset ;
  padding: 1em ;
  background-color: #ffffee ;
  width: 40% ;
  float: right ;
  clear: right }

div.sidebar p.rubric {
  font-family: sans-serif ;
  font-size: medium }

div.system-messages {
  margin: 5em }

div.system-messages h1 {
  color: red }

div.system-message {
  border: medium outset ;
  padding: 1em }

div.system-message p.system-message-title {
  color: red ;
  font-weight: bold }

div.topic {
  margin: 2em }

h1.section-subtitle, h2.section-subtitle, h3.section-subtitle,
h4.section-subtitle, h5.section-subtitle, h6.section-subtitle {
  margin-top: 0.4em }

h1.title {
  text-align: center }

h2.subtitle {
  text-align: center }

hr.docutils {
  width: 75% }

img.align-left, .figure.align-left, object.align-left {
  clear: left ;
  float: left ;
  margin-right: 1em }

img.align-right, .figure.align-right, object.align-right {
  clear: right ;
  float: right ;
  margin-left: 1em }

img.align-center, .figure.align-center, object.align-center {
  display: block;
  margin-left: auto;
  margin-right: auto;
}

.align-left {
  text-align: left }

.align-center {
  clear: both ;
  text-align: center }

.align-right {
  text-align: right }

/* reset inner alignment in figures */
div.align-right {
  text-align: inherit }

/* div.align-center * { */
/*   text-align: left } */

ol.simple, ul.simple {
  margin-bottom: 1em }

ol.arabic {
  list-style: decimal }

ol.loweralpha {
  list-style: lower-alpha }

ol.upperalpha {
  list-style: upper-alpha }

ol.lowerroman {
  list-style: lower-roman }

ol.upperroman {
  list-style: upper-roman }

p.attribution {
  text-align: right ;
  margin-left: 50% }

p.caption {
  font-style: italic }

p.credits {
  font-style: italic ;
  font-size: smaller }

p.label {
  white-space: nowrap }

p.rubric {
  font-weight: bold ;
  font-size: larger ;
  color: maroon ;
  text-align: center }

p.sidebar-title {
  font-family: sans-serif ;
  font-weight: bold ;
  font-size: larger }

p.sidebar-subtitle {
  font-family: sans-serif ;
  font-weight: bold }

p.topic-title {
  font-weight: bold }

pre.address {
  margin-bottom: 0 ;
  margin-top: 0 ;
  font: inherit }

pre.literal-block, pre.doctest-block, pre.math, pre.code {
  margin-left: 2em ;
  margin-right: 2em }

pre.code .ln { color: grey; } /* line numbers */
pre.code, code { background-color: #eeeeee }
pre.code .comment, code .comment { color: #5C6576 }
pre.code .keyword, code .keyword { color: #3B0D06; font-weight: bold }
pre.code .literal.string, code .literal.string { color: #0C5404 }
pre.code .name.builtin, code .name.builtin { color: #352B84 }
pre.code .deleted, code .deleted { background-color: #DEB0A1}
pre.code .inserted, code .inserted { background-color: #A3D289}

span.classifier {
  font-family: sans-serif ;
  font-style: oblique }

span.classifier-delimiter {
  font-family: sans-serif ;
  font-weight: bold }

span.interpreted {
  font-family: sans-serif }

span.option {
  white-space: nowrap }

span.pre {
  white-space: pre }

span.problematic {
  color: red }

span.section-subtitle {
  /* font-size relative to parent (h1..h6 element) */
  font-size: 80% }

table.citation {
  border-left: solid 1px gray;
  margin-left: 1px }

table.docinfo {
  margin: 2em 4em }

table.docutils {
  margin-top: 0.5em ;
  margin-bottom: 0.5em }

table.footnote {
  border-left: solid 1px black;
  margin-left: 1px }

table.docutils td, table.docutils th,
table.docinfo td, table.docinfo th {
  padding-left: 0.5em ;
  padding-right: 0.5em ;
  vertical-align: top }

table.docutils th.field-name, table.docinfo th.docinfo-name {
  font-weight: bold ;
  text-align: left ;
  white-space: nowrap ;
  padding-left: 0 }

/* "booktabs" style (no vertical lines) */
table.docutils.booktabs {
  border: 0px;
  border-top: 2px solid;
  border-bottom: 2px solid;
  border-collapse: collapse;
}
table.docutils.booktabs * {
  border: 0px;
}
table.docutils.booktabs th {
  border-bottom: thin solid;
  text-align: left;
}

h1 tt.docutils, h2 tt.docutils, h3 tt.docutils,
h4 tt.docutils, h5 tt.docutils, h6 tt.docutils {
  font-size: 100% }

ul.auto-toc {
  list-style-type: none }

</style>
</head>
<body>
<div class="document" id="mu0-user-manual">
<h1 class="title">mu0 user manual</h1>

<table border="1" class="docutils">
<colgroup>
<col width="25%" />
<col width="75%" />
</colgroup>
<tbody valign="top">
<tr><td><strong>Title</strong></td>
<td>mu0 (HDL models and programming tools for the educational
MU0 processor)</td>
</tr>
<tr><td><strong>Author</strong></td>
<td>Nikolaos Kavvadias (C) 2010, 2011, 2012, 2013, 2014</td>
</tr>
<tr><td><strong>Contact</strong></td>
<td><a class="reference external" href="mailto:nikos&#64;nkavvadias.com">nikos&#64;nkavvadias.com</a></td>
</tr>
<tr><td><strong>Website</strong></td>
<td><a class="reference external" href="http://www.nkavvadias.com">http://www.nkavvadias.com</a></td>
</tr>
<tr><td><strong>Release Date</strong></td>
<td>14 November 2014</td>
</tr>
<tr><td><strong>Version</strong></td>
<td>0.0.0</td>
</tr>
<tr><td><strong>Rev. history</strong></td>
<td>&nbsp;</td>
</tr>
<tr><td><strong>v0.0.0</strong></td>
<td><p class="first">2014-11-14</p>
<p class="last">Initial release.</p>
</td>
</tr>
</tbody>
</table>
<div class="section" id="introduction">
<h1>1. Introduction</h1>
<p>The <tt class="docutils literal">mu0</tt> is an educational computer taught at the University of Manchester
(<a class="reference external" href="http://www.cs.man.ac.uk/~pjj/cs1011/mu0_l1.html">CS1011_MU0</a> and <a class="citation-reference" href="#furber" id="id1">[Furber]</a>). It is based on the <a class="reference external" href="http://en.wikipedia.org/wiki/Manchester_Small-Scale_Experimental_Machine">SSEM</a> computer which was one of
the first computers every built - at the University (and is considered, along
with the Harvard Mark 1 to be the first real computer).</p>
<p>The MU0 is used to illustrate basic programming concepts, and encourages
thorough design due to the fact it only has 8 useful instructions (including a
halting/stop instruction), albeit there is available opcode space for an
additional eight instructions.</p>
<p>The processor can directly address 4096 words, each 16 bits long. Each word is
capable of storing one fixed length command, which consists of 4 bits of opcode
and 12 bits of operand, in all cases except the STOP command which takes no
operand.</p>
<p>The only internal register is known as the accumulator (<tt class="docutils literal">ACC</tt>) and this is
where all processing must take place. It is 16 bits long, and is where both
inputs to calculations and results must be stored. In total, an MU0 processor
has three registers:</p>
<ul class="simple">
<li><tt class="docutils literal">ACC</tt>: the accumulator</li>
<li><tt class="docutils literal">PC</tt>: the program counter</li>
<li><tt class="docutils literal">IR</tt>: the instruction register.</li>
</ul>
<p>The following table illustrates the instruction set of the MU0.</p>
<table border="1" class="docutils">
<colgroup>
<col width="12%" />
<col width="19%" />
<col width="37%" />
<col width="32%" />
</colgroup>
<tbody valign="top">
<tr><td>Opcode</td>
<td>Instruction</td>
<td>Effect</td>
<td>Syntax variant (tools)</td>
</tr>
<tr><td><tt class="docutils literal">0000</tt></td>
<td><tt class="docutils literal">LDA S</tt></td>
<td><tt class="docutils literal">ACC = mem[S]</tt></td>
<td><tt class="docutils literal">ACC&lt;= [S]</tt></td>
</tr>
<tr><td><tt class="docutils literal">0001</tt></td>
<td><tt class="docutils literal">STO S</tt></td>
<td><tt class="docutils literal">mem[S] = ACC</tt></td>
<td><tt class="docutils literal">ACC&gt;= [S]</tt></td>
</tr>
<tr><td><tt class="docutils literal">0010</tt></td>
<td><tt class="docutils literal">ADD S</tt></td>
<td><tt class="docutils literal">ACC += mem[S]</tt></td>
<td><tt class="docutils literal">ACC+&nbsp; [S]</tt></td>
</tr>
<tr><td><tt class="docutils literal">0011</tt></td>
<td><tt class="docutils literal">SUB S</tt></td>
<td><tt class="docutils literal">ACC <span class="pre">-=</span> mem[S]</tt></td>
<td><tt class="docutils literal">ACC-&nbsp; [S]</tt></td>
</tr>
<tr><td><tt class="docutils literal">0100</tt></td>
<td><tt class="docutils literal">JMP S</tt></td>
<td><tt class="docutils literal">pc = S</tt></td>
<td><tt class="docutils literal">PC&lt;=&nbsp; S</tt></td>
</tr>
<tr><td><tt class="docutils literal">0101</tt></td>
<td><tt class="docutils literal">JGE S</tt></td>
<td><tt class="docutils literal">if <span class="pre">ACC&gt;=0</span> pc = S</tt></td>
<td><tt class="docutils literal">IF+VE PC&lt;= S</tt></td>
</tr>
<tr><td><tt class="docutils literal">0110</tt></td>
<td><tt class="docutils literal">STO S</tt></td>
<td><tt class="docutils literal">if <span class="pre">ACC!=0</span> pc = S</tt></td>
<td><tt class="docutils literal"><span class="pre">IF!=0</span> PC&lt;= S</tt></td>
</tr>
<tr><td><tt class="docutils literal">0111</tt></td>
<td><tt class="docutils literal">STP</tt></td>
<td><tt class="docutils literal">stop</tt></td>
<td><tt class="docutils literal">STP</tt></td>
</tr>
</tbody>
</table>
<p>This distribution provides the following:</p>
<ul class="simple">
<li>Behavioral VHDL and Verilog HDL models for the <tt class="docutils literal">mu0</tt>.</li>
<li>Compiler (assembler) and simulator/debugger for the <tt class="docutils literal">mu0</tt> based on the
original work of user <tt class="docutils literal">benjy</tt>: <a class="reference external" href="http://everything2.com/title/MU0">http://everything2.com/title/MU0</a></li>
<li>Scripts for running VHDL simulations with GHDL or Modelsim.</li>
<li>Scripts for running Verilog HDL simulations with Icarus Verilog or Modelsim.</li>
</ul>
<p>Future releases will contain adapted synthesizable models, synthesis scripts
for Xilinx ISE/Vivado and <a class="reference external" href="http://clifford.at/yosys/">YOSYS</a> and more.</p>
<p>The original documentation as written by <tt class="docutils literal">benjy</tt> can be found in the <tt class="docutils literal">/doc</tt>
subdirectory in plain text, HTML and PDF formats.</p>
</div>
<div class="section" id="file-listing">
<h1>2. File listing</h1>
<p>The <tt class="docutils literal">mu0</tt> distribution includes the following files:</p>
<table border="1" class="docutils">
<colgroup>
<col width="30%" />
<col width="70%" />
</colgroup>
<tbody valign="top">
<tr><td>/mu0</td>
<td>Top-level directory</td>
</tr>
<tr><td>AUTHORS</td>
<td>List of authors.</td>
</tr>
<tr><td>LICENSE</td>
<td>The license agreement for using <tt class="docutils literal">mu0</tt>.</td>
</tr>
<tr><td>README.rst</td>
<td>This file.</td>
</tr>
<tr><td>README.html</td>
<td>HTML version of README.</td>
</tr>
<tr><td>README.pdf</td>
<td>PDF version of README.</td>
</tr>
<tr><td>VERSION</td>
<td>Current version of the <tt class="docutils literal">mu0</tt> project.</td>
</tr>
<tr><td>rst2docs.sh</td>
<td>Bash script for generating the HTML and PDF versions.</td>
</tr>
<tr><td>/bench/verilog</td>
<td>Verilog HDL testbench directory</td>
</tr>
<tr><td>mu0_tb.v</td>
<td>Testbench for exercising the Verilog HDL model.</td>
</tr>
<tr><td>/bench/vhdl</td>
<td>VHDL testbench directory</td>
</tr>
<tr><td>mu0_tb.vhd</td>
<td>Testbench for exercising the VHDL model.</td>
</tr>
<tr><td>/doc</td>
<td>Documentation directory</td>
</tr>
<tr><td>mu0-compiler-sim.rst</td>
<td>Detailed documentation on the MU0 assembler and
simulator (authored by user <tt class="docutils literal">benjy</tt>).</td>
</tr>
<tr><td>mu0-compiler-sim.html</td>
<td>HTML version of the above.</td>
</tr>
<tr><td>mu0-compiler-sim.pdf</td>
<td>PDF version of the above.</td>
</tr>
<tr><td>rst2docs.sh</td>
<td>Bash script for generating the HTML and PDF versions.</td>
</tr>
<tr><td>/rtl/verilog</td>
<td>RTL Verilog source code directory for <tt class="docutils literal">mu0</tt></td>
</tr>
<tr><td>mu0_behav.v</td>
<td>Behavioral Verilog HDL model.</td>
</tr>
<tr><td>/rtl/vhdl</td>
<td>RTL VHDL source code directory for <tt class="docutils literal">mu0</tt></td>
</tr>
<tr><td>mu0_behav.vhd</td>
<td>Behavioral VHDL model.</td>
</tr>
<tr><td>/sim/rtl_sim</td>
<td>RTL simulation files directory</td>
</tr>
<tr><td>/sim/rtl_sim/bin</td>
<td>RTL simulation scripts directory</td>
</tr>
<tr><td>mu0_behav.mk</td>
<td>Unix/Cygwin makefile for running a GHDL simulation.</td>
</tr>
<tr><td>mu0_behav_verilog.do</td>
<td>Modelsim <tt class="docutils literal">do</tt> macro for running a Verilog
simulation.</td>
</tr>
<tr><td>mu0_behav_vhdl.do</td>
<td>Modelsim <tt class="docutils literal">do</tt> macro for running a VHDL simulation.</td>
</tr>
<tr><td>/sim/rtl_sim/out</td>
<td>Dumps and other useful output from RTL simulation</td>
</tr>
<tr><td>mu0_behavioral.vcd</td>
<td>VCD (Value Change Dump) file from the last
simulation run.</td>
</tr>
<tr><td>/sim/rtl_sim/run</td>
<td>Files for running RTL simulations</td>
</tr>
<tr><td>ghdl.sh</td>
<td>Bash shell script for running a GHDL simulation.</td>
</tr>
<tr><td>iverilog.sh</td>
<td>Bash shell script for running an Icarus Verilog
simulation.</td>
</tr>
<tr><td>load-program.sh</td>
<td>Bash shell script for loading a new program to the
HDL processor model (either Verilog HDL or VHDL).</td>
</tr>
<tr><td>mti-verilog.sh</td>
<td>Bash shell script for running a Modelsim simulation
of the Verilog HDL model.</td>
</tr>
<tr><td>mti-vhdl.sh</td>
<td>Bash shell script for running a Modelsim simulation
of the VHDL model.</td>
</tr>
<tr><td>multiply.lst</td>
<td>Hexadecimal listing/program generated from
<tt class="docutils literal">multiply.mu0</tt> using the <tt class="docutils literal">mu0</tt> compiler.</td>
</tr>
<tr><td>multiply.mu0</td>
<td>Multiplication test program.</td>
</tr>
<tr><td>odd_even.lst</td>
<td>Hexadecimal listing/program generated from
<tt class="docutils literal">odd_even.mu0</tt> using the <tt class="docutils literal">mu0</tt> compiler.</td>
</tr>
<tr><td>odd_even.mu0</td>
<td>Test program for finding even numbers in a list.</td>
</tr>
<tr><td>prog.lst</td>
<td>The listing/program file currently visible to the
processor models.</td>
</tr>
<tr><td>test1.lst</td>
<td>Sample test listing/program.</td>
</tr>
<tr><td>test2.lst</td>
<td>Another sample test listing/program.</td>
</tr>
<tr><td>/sim/rtl_sim/run</td>
<td>Verilog HDL sources for running RTL simulations</td>
</tr>
<tr><td>/sim/rtl_sim/vhdl</td>
<td>VHDL source files used for running RTL simulations</td>
</tr>
<tr><td>std_logic_textio.vhd</td>
<td>Modified version of a testbench-related package.</td>
</tr>
<tr><td>/sw</td>
<td>Software utilities</td>
</tr>
<tr><td>Makefile</td>
<td>GNU Makefile for building the compiler and debugger.</td>
</tr>
<tr><td>compile_mu0.c</td>
<td>The MU0 compiler (assembler) developed by <tt class="docutils literal">benjy</tt>.</td>
</tr>
<tr><td>execute_mu0.c</td>
<td>The MU0 debugger developed by <tt class="docutils literal">benjy</tt>.</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="usage">
<h1>3. Usage</h1>
<div class="section" id="build-the-mu0-compiler-and-debugger">
<h2>Build the MU0 compiler and debugger</h2>
<p>Here we assume that the <tt class="docutils literal">/mu0</tt> distribution directory is a subdirectory of the
working directory.</p>
<div class="line-block">
<div class="line"><tt class="docutils literal">$ cd mu0</tt></div>
<div class="line"><tt class="docutils literal">$ cd sw</tt></div>
<div class="line"><tt class="docutils literal">$ make clean ; make ; make tidy</tt></div>
</div>
<p>Now the compiler (<tt class="docutils literal">compile_mu0.exe</tt>) and debugger/simulator
(<tt class="docutils literal">execute_mu0.exe</tt>) have been generated.</p>
</div>
<div class="section" id="compile-an-mu0-application">
<h2>Compile an MU0 application</h2>
<div class="line-block">
<div class="line"><tt class="docutils literal">$ cd <span class="pre">../sim/rtl_sim/run</span></tt></div>
<div class="line"><tt class="docutils literal">$ <span class="pre">../../../sw/compile_mu0.exe</span></tt></div>
</div>
<p>A command-prompt appears which looks like this:</p>
<pre class="literal-block">
COMPILE_MU0 - companion program to EXECUTE_MU0
(C) 1994 Benjy

Please enter source filename &gt;
</pre>
<p>The user can enter the file name of an existing <tt class="docutils literal">*.mu0</tt> assembly program
such as <tt class="docutils literal">multiply.mu0</tt>:</p>
<pre class="literal-block">
Please enter source filename &gt; multiply.mu0
</pre>
<p>In the subsequent prompt, the user should enter the preferred filename for the
listing (hexadecimal file) to be produced:</p>
<pre class="literal-block">
Please enter destination filename &gt; multiply.lst
</pre>
<p>By hitting enter again, two-pass assembly will take place and the produced
listing will be available for loading to the processor model(s).</p>
</div>
<div class="section" id="load-the-program">
<h2>Load the program</h2>
<div class="line-block">
<div class="line"><tt class="docutils literal">$ <span class="pre">./load-program</span> multiply.lst</tt></div>
</div>
<p>The above command copies the produced listing, <tt class="docutils literal">multiply.lst</tt> to <tt class="docutils literal">prog.lst</tt>
which is the name of the listing that both the Verilog HDL and VHDL models
expect to read and load to the processor's memory.</p>
</div>
<div class="section" id="run-verilog-hdl-simulation-using-icarus-verilog">
<h2>Run Verilog HDL simulation using Icarus Verilog</h2>
<p>To run a Verilog HDL simulation using Icarus Verilog, the following script
can be used. As with all simulation scripts, the user will have to edit it
in order to provide the correct path to the tools (Icarus Verilog, GHDL,
Modelsim) for his/her setup.</p>
<div class="line-block">
<div class="line"><tt class="docutils literal">$ ./iverilog.sh</tt></div>
</div>
</div>
<div class="section" id="run-verilog-hdl-simulation-using-modelsim">
<h2>Run Verilog HDL simulation using Modelsim</h2>
<div class="line-block">
<div class="line"><tt class="docutils literal">$ <span class="pre">./mti-verilog.sh</span></tt></div>
</div>
</div>
<div class="section" id="run-vhdl-simulation-using-ghdl">
<h2>Run VHDL simulation using GHDL</h2>
<div class="line-block">
<div class="line"><tt class="docutils literal">$ ./ghdl.sh</tt></div>
</div>
</div>
<div class="section" id="run-vhdl-simulation-using-modelsim">
<h2>Run VHDL simulation using Modelsim</h2>
<div class="line-block">
<div class="line"><tt class="docutils literal">$ <span class="pre">./mti-vhdl.sh</span></tt></div>
</div>
</div>
<div class="section" id="visualize-simulation-waveforms">
<h2>Visualize simulation waveforms</h2>
<p>For both VHDL and Verilog HDL simulations, waveform data are produced in the
VCD format. VCD waveforms can be easily viewed using GTKwave.</p>
<div class="line-block">
<div class="line"><tt class="docutils literal">$ gtkwave <span class="pre">../out/mu0_behavioral.vcd</span></tt></div>
</div>
</div>
</div>
<div class="section" id="prerequisites">
<h1>4. Prerequisites</h1>
<ul>
<li><p class="first">Standard UNIX-based tools (tested with gcc-4.8.1 on MinGW/x86) [optional if
you use Modelsim].</p>
<ul class="simple">
<li>make</li>
<li>bash (shell)</li>
</ul>
<p>For this reason, MinGW (<a class="reference external" href="http://www.mingw.org">http://www.mingw.org</a>) or Cygwin
(<a class="reference external" href="http://sources.redhat.com/cygwin">http://sources.redhat.com/cygwin</a>) are suggested, since POSIX emulation
environments of sufficient completeness.</p>
</li>
<li><p class="first">Icarus Verilog simulator (<a class="reference external" href="http://iverilog.icarus.com/">http://iverilog.icarus.com/</a>).
The Windows version can be downloaded from: <a class="reference external" href="http://bleyer.org/icarus/">http://bleyer.org/icarus/</a></p>
</li>
<li><p class="first">GHDL simulator (<a class="reference external" href="http://ghdl.free.fr">http://ghdl.free.fr</a>) [optional if you use Modelsim].
Provides the <tt class="docutils literal">ghdl</tt> executable (has several Windows versions, with
0.29.1 and 0.31 being the latest). It also installs GTKwave on Windows.
Note that the latest version (0.31) from
<a class="reference external" href="http://sourceforge.net/project/ghdl-updates/">http://sourceforge.net/project/ghdl-updates/</a> does not include GTKwave.</p>
</li>
<li><p class="first">Alternatively, a commercial simulator like Mentor Modelsim
(<a class="reference external" href="http://www.model.com">http://www.model.com</a>) can be used.</p>
</li>
</ul>
</div>
<div class="section" id="contact">
<h1>5. Contact</h1>
<p>You may contact me at:</p>
<div class="line-block">
<div class="line">Nikolaos Kavvadias &lt;<a class="reference external" href="mailto:nikos&#64;nkavvadias.com">nikos&#64;nkavvadias.com</a>&gt;</div>
<div class="line">Independent Consultant</div>
<div class="line"><a class="reference external" href="http://www.nkavvadias.com">http://www.nkavvadias.com</a></div>
<div class="line">Kornarou 12 Rd,</div>
<div class="line">35100 Lamia, Fthiotis</div>
<div class="line">Greece</div>
</div>
</div>
<div class="section" id="references">
<h1>References</h1>
<table class="docutils citation" frame="void" id="furber" rules="none">
<colgroup><col class="label" /><col /></colgroup>
<tbody valign="top">
<tr><td class="label"><a class="fn-backref" href="#id1">[Furber]</a></td><td>Stephen Furber, ARM System-on-chip Architecture, 2nd edition, Pearson
Education Limited, 2000.</td></tr>
</tbody>
</table>
</div>
</div>
</body>
</html>
