Analysis for QUEUE_SIZE = 7, ENQ_ENA = 1

Frequency: 100 MHz -> Synthesis: 14s -> 14s
Frequency: 100 MHz -> Implementation: 2m 44s -> 164s
Frequency: 100 MHz -> Power: 5.831 W
Frequency: 100 MHz -> CLB LUTs Used: 281
Frequency: 100 MHz -> CLB LUTs Util%: <0.01 %
Frequency: 100 MHz -> CLB Registers Used: 127
Frequency: 100 MHz -> CLB Registers Util%: <0.01 %
Frequency: 100 MHz -> BRAM Util: 0
Frequency: 100 MHz -> BRAM Util%: 0.00 %
Frequency: 100 MHz -> WNS: 4.877 ns
Frequency: 100 MHz -> Achieved Frequency: 195.198 MHz


Frequency: 150 MHz -> Synthesis: 8s -> 8s
Frequency: 150 MHz -> Implementation: 2m 13s -> 133s
Frequency: 150 MHz -> Power: 5.837 W
Frequency: 150 MHz -> CLB LUTs Used: 281
Frequency: 150 MHz -> CLB LUTs Util%: <0.01 %
Frequency: 150 MHz -> CLB Registers Used: 127
Frequency: 150 MHz -> CLB Registers Util%: <0.01 %
Frequency: 150 MHz -> BRAM Util: 0
Frequency: 150 MHz -> BRAM Util%: 0.00 %
Frequency: 150 MHz -> WNS: 2.633 ns
Frequency: 150 MHz -> Achieved Frequency: 247.913 MHz


Frequency: 200 MHz -> Synthesis: 9s -> 9s
Frequency: 200 MHz -> Implementation: 2m 21s -> 141s
Frequency: 200 MHz -> Power: 5.844 W
Frequency: 200 MHz -> CLB LUTs Used: 281
Frequency: 200 MHz -> CLB LUTs Util%: <0.01 %
Frequency: 200 MHz -> CLB Registers Used: 127
Frequency: 200 MHz -> CLB Registers Util%: <0.01 %
Frequency: 200 MHz -> BRAM Util: 0
Frequency: 200 MHz -> BRAM Util%: 0.00 %
Frequency: 200 MHz -> WNS: 1.245 ns
Frequency: 200 MHz -> Achieved Frequency: 266.312 MHz


Frequency: 250 MHz -> Synthesis: 8s -> 8s
Frequency: 250 MHz -> Implementation: 2m 18s -> 138s
Frequency: 250 MHz -> Power: 5.849 W
Frequency: 250 MHz -> CLB LUTs Used: 282
Frequency: 250 MHz -> CLB LUTs Util%: <0.01 %
Frequency: 250 MHz -> CLB Registers Used: 127
Frequency: 250 MHz -> CLB Registers Util%: <0.01 %
Frequency: 250 MHz -> BRAM Util: 0
Frequency: 250 MHz -> BRAM Util%: 0.00 %
Frequency: 250 MHz -> WNS: 0.653 ns
Frequency: 250 MHz -> Achieved Frequency: 298.775 MHz


Frequency: 300 MHz -> Synthesis: 8s -> 8s
Frequency: 300 MHz -> Implementation: 2m 14s -> 134s
Frequency: 300 MHz -> Power: 5.855 W
Frequency: 300 MHz -> CLB LUTs Used: 285
Frequency: 300 MHz -> CLB LUTs Util%: <0.01 %
Frequency: 300 MHz -> CLB Registers Used: 127
Frequency: 300 MHz -> CLB Registers Util%: <0.01 %
Frequency: 300 MHz -> BRAM Util: 0
Frequency: 300 MHz -> BRAM Util%: 0.00 %
Frequency: 300 MHz -> WNS: 0.520 ns
Frequency: 300 MHz -> Achieved Frequency: 355.450 MHz


Frequency: 350 MHz -> Synthesis: 8s -> 8s
Frequency: 350 MHz -> Implementation: 2m 39s -> 159s
Frequency: 350 MHz -> Power: 5.864 W
Frequency: 350 MHz -> CLB LUTs Used: 286
Frequency: 350 MHz -> CLB LUTs Util%: <0.01 %
Frequency: 350 MHz -> CLB Registers Used: 127
Frequency: 350 MHz -> CLB Registers Util%: <0.01 %
Frequency: 350 MHz -> BRAM Util: 0
Frequency: 350 MHz -> BRAM Util%: 0.00 %
Frequency: 350 MHz -> WNS: 0.244 ns
Frequency: 350 MHz -> Achieved Frequency: 382.681 MHz


Frequency: 400 MHz -> Synthesis: 10s -> 10s
Frequency: 400 MHz -> Implementation: 3m 9s -> 189s
Frequency: 400 MHz -> Power: 5.870 W
Frequency: 400 MHz -> CLB LUTs Used: 285
Frequency: 400 MHz -> CLB LUTs Util%: <0.01 %
Frequency: 400 MHz -> CLB Registers Used: 127
Frequency: 400 MHz -> CLB Registers Util%: <0.01 %
Frequency: 400 MHz -> BRAM Util: 0
Frequency: 400 MHz -> BRAM Util%: 0.00 %
Frequency: 400 MHz -> WNS: 0.009 ns
Frequency: 400 MHz -> Achieved Frequency: 401.445 MHz


Frequency: 450 MHz -> Synthesis: 8s -> 8s
Frequency: 450 MHz -> Implementation: 3m 58s -> 238s
Frequency: 450 MHz -> Power: 5.874 W
Frequency: 450 MHz -> CLB LUTs Used: 293
Frequency: 450 MHz -> CLB LUTs Util%: <0.01 %
Frequency: 450 MHz -> CLB Registers Used: 135
Frequency: 450 MHz -> CLB Registers Util%: <0.01 %
Frequency: 450 MHz -> BRAM Util: 0
Frequency: 450 MHz -> BRAM Util%: 0.00 %
Frequency: 450 MHz -> WNS: -0.168 ns
Frequency: 450 MHz -> Achieved Frequency: 418.371 MHz


Frequency: 500 MHz -> Synthesis: 8s -> 8s
Frequency: 500 MHz -> Implementation: 3m 39s -> 219s
Frequency: 500 MHz -> Power: 5.882 W
Frequency: 500 MHz -> CLB LUTs Used: 292
Frequency: 500 MHz -> CLB LUTs Util%: <0.01 %
Frequency: 500 MHz -> CLB Registers Used: 128
Frequency: 500 MHz -> CLB Registers Util%: <0.01 %
Frequency: 500 MHz -> BRAM Util: 0
Frequency: 500 MHz -> BRAM Util%: 0.00 %
Frequency: 500 MHz -> WNS: -0.538 ns
Frequency: 500 MHz -> Achieved Frequency: 394.011 MHz


Frequency: 550 MHz -> Synthesis: 8s -> 8s
Frequency: 550 MHz -> Implementation: 4m 6s -> 246s
Frequency: 550 MHz -> Power: 5.887 W
Frequency: 550 MHz -> CLB LUTs Used: 288
Frequency: 550 MHz -> CLB LUTs Util%: <0.01 %
Frequency: 550 MHz -> CLB Registers Used: 134
Frequency: 550 MHz -> CLB Registers Util%: <0.01 %
Frequency: 550 MHz -> BRAM Util: 0
Frequency: 550 MHz -> BRAM Util%: 0.00 %
Frequency: 550 MHz -> WNS: -0.752 ns
Frequency: 550 MHz -> Achieved Frequency: 389.078 MHz


Frequency: 600 MHz -> Synthesis: 9s -> 9s
Frequency: 600 MHz -> Implementation: 3m 53s -> 233s
Frequency: 600 MHz -> Power: 5.893 W
Frequency: 600 MHz -> CLB LUTs Used: 292
Frequency: 600 MHz -> CLB LUTs Util%: <0.01 %
Frequency: 600 MHz -> CLB Registers Used: 128
Frequency: 600 MHz -> CLB Registers Util%: <0.01 %
Frequency: 600 MHz -> BRAM Util: 0
Frequency: 600 MHz -> BRAM Util%: 0.00 %
Frequency: 600 MHz -> WNS: -0.840 ns
Frequency: 600 MHz -> Achieved Frequency: 398.936 MHz


Frequency: 650 MHz -> Synthesis: 9s -> 9s
Frequency: 650 MHz -> Implementation: 3m 45s -> 225s
Frequency: 650 MHz -> Power: 5.898 W
Frequency: 650 MHz -> CLB LUTs Used: 290
Frequency: 650 MHz -> CLB LUTs Util%: <0.01 %
Frequency: 650 MHz -> CLB Registers Used: 129
Frequency: 650 MHz -> CLB Registers Util%: <0.01 %
Frequency: 650 MHz -> BRAM Util: 0
Frequency: 650 MHz -> BRAM Util%: 0.00 %
Frequency: 650 MHz -> WNS: -0.910 ns
Frequency: 650 MHz -> Achieved Frequency: 408.420 MHz


Frequency: 700 MHz -> Synthesis: 8s -> 8s
Frequency: 700 MHz -> Implementation: 3m 57s -> 237s
Frequency: 700 MHz -> Power: 5.905 W
Frequency: 700 MHz -> CLB LUTs Used: 294
Frequency: 700 MHz -> CLB LUTs Util%: <0.01 %
Frequency: 700 MHz -> CLB Registers Used: 131
Frequency: 700 MHz -> CLB Registers Util%: <0.01 %
Frequency: 700 MHz -> BRAM Util: 0
Frequency: 700 MHz -> BRAM Util%: 0.00 %
Frequency: 700 MHz -> WNS: -0.973 ns
Frequency: 700 MHz -> Achieved Frequency: 416.394 MHz


Frequency: 750 MHz -> Synthesis: 10s -> 10s
Frequency: 750 MHz -> Implementation: 4m 0s -> 240s
Frequency: 750 MHz -> Power: 5.911 W
Frequency: 750 MHz -> CLB LUTs Used: 299
Frequency: 750 MHz -> CLB LUTs Util%: <0.01 %
Frequency: 750 MHz -> CLB Registers Used: 127
Frequency: 750 MHz -> CLB Registers Util%: <0.01 %
Frequency: 750 MHz -> BRAM Util: 0
Frequency: 750 MHz -> BRAM Util%: 0.00 %
Frequency: 750 MHz -> WNS: -1.117 ns
Frequency: 750 MHz -> Achieved Frequency: 408.108 MHz


WNS exceeded -1 ns, finished

