Energy-efficient fault tolerance approach for internet of things applications.	Teng Xu 0001,Miodrag Potkonjak	10.1145/2966986.2967034
Incorporating cut redistribution with mask assignment to enable 1D gridded design.	Jian Kuang 0001,Evangeline F. Y. Young,Bei Yu 0001	10.1145/2966986.2967048
A flash-based digital circuit design flow.	Monther Abusultan,Sunil P. Khatri	10.1145/2966986.2966990
Encasing block ciphers to foil key recovery attempts via side channel.	Giovanni Agosta,Alessandro Barenghi,Gerardo Pelosi,Michele Scandale	10.1145/2966986.2967033
A machine learning approach to fab-of-origin attestation.	Ali Ahmadi,Mohammad-Mahdi Bidmeshki,Amit Nahar,Bob Orr,Michael Pas,Yiorgos Makris	10.1145/2966986.2966992
Duplex: simultaneous parameter-performance exploration for optimizing analog circuits.	Seyed Nematollah Ahmadyan,Shobha Vasudevan	10.1145/2966986.2967026
Interconnect-aware device targeting from PPA perspective.	Mustafa Badaroglu,Jeff Xu	10.1145/2966986.2980068
A tensor-based volterra series black-box nonlinear system identification and simulation framework.	Kim Batselier,Zhongming Chen,Haotian Liu,Ngai Wong	10.1145/2966986.2966996
Scalable, high-quality, SAT-based multi-layer escape routing.	Sam Bayless,Holger H. Hoos,Alan J. Hu	10.1145/2966986.2967072
Where formal verification can help in functional safety analysis.	Alessandro Bernardini,Wolfgang Ecker,Ulf Schlichtmann	10.1145/2966986.2980087
Multi-objective design optimization for flexible hybrid electronics.	Ganapati Bhat,Ujjwal Gupta,Nicholas Tran,Jaehyun Park 0005,Sule Ozev,Ümit Y. Ogras	10.1145/2966986.2967057
Delay-optimal technology mapping for in-memory computing using ReRAM devices.	Debjyoti Bhattacharjee,Anupam Chattopadhyay	10.1145/2966986.2967020
Exploring aging deceleration in FinFET-based multi-core systems.	Ermao Cai,Dimitrios Stamoulis,Diana Marculescu	10.1145/2966986.2967039
The architecture value engine: measuring and delivering sustainable SoC improvement.	Juan Antonio Carballo,Bangqi Xu	10.1145/2966986.2980066
Approximation-aware rewriting of AIGs for error tolerant applications.	Arun Chandrasekharan,Mathias Soeken,Daniel Große,Rolf Drechsler	10.1145/2966986.2967003
Model-based design of resource-efficient automotive control software.	Wanli Chang 0001,Debayan Roy,Licong Zhang,Samarjit Chakraborty	10.1145/2966986.2980075
Cascade2D: A design-aware partitioning approach to monolithic 3D IC with 2D commercial tools.	Kyungwook Chang,Saurabh Sinha,Brian Cline,Raney Southerland,Michael Doherty,Greg Yeric,Sung Kyu Lim	10.1145/2966986.2967013
Fast physics-based electromigration checking for on-die power grids.	Sandeep Chatterjee,Valeriy Sukharev,Farid N. Najm	10.1145/2966986.2967041
A new tightly-coupled transient electro-thermal simulation method for power electronics.	Quan Chen,Wim Schoenmaker	10.1145/2966986.2966993
Compact oscillation neuron exploiting metal-insulator-transition for neuromorphic computing.	Pai-Yu Chen,Jae-sun Seo,Yu Cao 0001,Shimeng Yu	10.1145/2966986.2967015
Analysis of production data manipulation attacks in petroleum cyber-physical systems.	Xiaodao Chen,Yuchen Zhou,Hong Zhou,Chaowei Wan,Qi Zhu 0002,Wenchao Li 0001,Shiyan Hu	10.1145/2966986.2980091
Synthesis of statically analyzable accelerator networks from sequential programs.	Shaoyi Cheng,John Wawrzynek	10.1145/2966986.2967077
KCAD: kinetic cyber-attack detection method for cyber-physical additive manufacturing systems.	Sujit Rokka Chhetri,Arquimedes Canedo,Mohammad Abdullah Al Faruque	10.1145/2966986.2967050
Efficient yield estimation through generalized importance sampling with application to NBL-assisted SRAM bitcells.	Lorenzo Ciampolini,Jean-Christophe Lafont,Faress Tissafi Drissi,Jean-Paul Morin,David Turgis,Xavier Jonsson,Cyril Desclèves,Joseph Nguyen	10.1145/2966986.2967031
Energy-efficient and reliable 3D network-on-chip (NoC): architectures and optimization algorithms.	Sourav Das,Janardhan Rao Doppa,Partha Pratim Pande,Krishnendu Chakrabarty	10.1145/2966986.2980096
Detailed placement for modern FPGAs using 2D dynamic programming.	Shounak Dhar,Saurabh N. Adya,Love Singhal,Mahesh A. Iyer,David Z. Pan	10.1145/2966986.2967024
Security and privacy threats to on-chip non-volatile memories and countermeasures.	Swaroop Ghosh,Mohammad Nasim Imtiaz Khan,Asmit De,Jae-Won Jang	10.1145/2966986.2980064
A cross-layer approach for resiliency and energy efficiency in near threshold computing.	Mohammad Saber Golanbari,Anteneh Gebregiorgis,Fabian Oboril,Saman Kiamehr,Mehdi Baradaran Tahoori	10.1145/2966986.2980081
An efficient and accurate algorithm for computing RC current response with applications to EM reliability evaluation.	Zhong Guan,Malgorzata Marek-Sadowska	10.1145/2966986.2966999
Adaptive performance prediction for integrated GPUs.	Ujjwal Gupta,Joseph Campbell,Ümit Y. Ogras,Raid Ayoub,Michael Kishinevsky,Francesco Paterna,Suat Gumussoy	10.1145/2966986.2966997
OpenRAM: an open-source memory compiler.	Matthew R. Guthaus,James E. Stine,Samira Ataei,Brian Chen,Bin Wu,Mehedi Sarwar	10.1145/2966986.2980098
Circuit valorization in the IC design ecosystem.	José Pineda de Gyvez,Hamed Fatemi,Maarten Vertregt	10.1145/2966986.2980067
Efficient and accurate analysis of single event transients propagation using SMT-based techniques.	Ghaith Bany Hamad,Ghaith Kazma,Otmane Aït Mohamed,Yvon Savaria	10.1145/2966986.2967027
TinySPICE plus: scaling up statistical SPICE simulations on GPU leveraging shared-memory based sparse matrix solution techniques.	Lengfei Han,Zhuo Feng	10.1145/2966986.2967081
Compiled symbolic simulation for systemC.	Vladimir Herdt,Hoang M. Le,Daniel Große,Rolf Drechsler	10.1145/2966986.2967016
Imprecise security: quality and complexity tradeoffs for hardware information flow tracking.	Wei Hu 0008,Andrew Becker,Armita Ardeshiricham,Yu Tai,Paolo Ienne,Dejun Mu,Ryan Kastner	10.1145/2966986.2967046
Overview of the 2016 CAD contest at ICCAD.	Shih-Hsu Huang,Rung-Bin Lin,Myung-Chul Kim,Shigetoshi Nakatake	10.1145/2966986.2980070
On detecting delay anomalies introduced by hardware trojans.	Dylan Ismari,Jim Plusquellic,Charles Lamech,Swarup Bhunia,Fareena Saqib	10.1145/2966986.2967061
A deterministic approach to stochastic computation.	Devon Jenson,Marc D. Riedel	10.1145/2966986.2966988
OpenDesign flow database: the infrastructure for VLSI design and design automation research.	Jinwook Jung,Iris Hui-Ru Jiang,Gi-Joon Nam,Victor N. Kravets,Laleh Behjat,Yih-Lang Li	10.1145/2966986.2980074
OWARU: free space-aware timing-driven incremental placement.	Jinwook Jung,Gi-Joon Nam,Lakshmi N. Reddy,Iris Hui-Ru Jiang,Youngsoo Shin	10.1145/2966986.2967062
Efficient memory compression in deep neural networks using coarse-grain sparsification for speech applications.	Deepak Kadetotad,Sairam Arunachalam,Chaitali Chakrabarti,Jae-sun Seo	10.1145/2966986.2967028
Measuring progress and value of IC implementation technology.	Andrew B. Kahng,Hyein Lee 0001,Jiajia Li 0002	10.1145/2966986.2980069
Improved flop tray-based design implementation for power reduction.	Andrew B. Kahng,Jiajia Li 0002,Lutong Wang	10.1145/2966986.2967047
Approximation knob: power capping meets energy efficiency.	Anil Kanduri,Mohammad Hashem Haghbayan,Amir-Mohammad Rahmani,Pasi Liljeberg,Axel Jantsch,Nikil D. Dutt,Hannu Tenhunen	10.1145/2966986.2967002
Performance driven routing for modern FPGAs.	PariVallal Kannan,Satish Sivaswamy	10.1145/2966986.2980082
Power delivery in 3D packages: current crowding effects, dynamic IR drop and compensation network using sensors (invited paper).	Sukeshwar Kannan,Mehdi Sadi,Luke England	10.1145/2966986.2980094
Automated error prediction for approximate sequential circuits.	Amrut Kapare,Hari Cherupalli,John Sartori	10.1145/2966986.2967007
Parallel code-specific CPU simulation with dynamic phase convergence modeling for HW/SW co-design.	Warren Kemmerer,Wei Zuo,Deming Chen	10.1145/2966986.2967063
Splitting functions in code management on scratchpad memories.	Youngbin Kim,Jian Cai 0001,Yooseong Kim,Kyoungwoo Lee,Aviral Shrivastava	10.1145/2966986.2967075
Dynamic reliability management for near-threshold dark silicon processors.	Taeyoung Kim 0001,Zeyu Sun 0001,Chase Cook,Jagadeesh Gaddipati,Hai Wang 0002,Hai-Bao Chen,Sheldon X.-D. Tan	10.1145/2966986.2980080
Arbitrary streaming permutations with minimum memory and latency.	Thaddeus Koehn,Peter M. Athanas	10.1145/2966986.2967004
TASA: toolchain-agnostic static software randomisation for critical real-time systems.	Leonidas Kosmidis,Roberto Vargas,David Morales,Eduardo Quiñones,Jaume Abella 0001,Francisco J. Cazorla	10.1145/2966986.2967078
Malicious LUT: a stealthy FPGA trojan injected and triggered by the design flow.	Christian Krieg,Clifford Wolf,Axel Jantsch	10.1145/2966986.2967054
How much cost reduction justifies the adoption of monolithic 3D ICs at 7nm node?	Bon Woong Ku,Peter Debacker,Dragomir Milojevic,Praveen Raghavan,Sung Kyu Lim	10.1145/2966986.2967044
IC thermal analyzer for versatile 3-D structures using multigrid preconditioned krylov methods.	Scott Ladenheim,Yi-Chung Chen,Milan Mihajlovic,Vasilis F. Pavlidis	10.1145/2966986.2967045
Resiliency in dynamically power managed designs.	Liangzhen Lai,Vikas Chandra,Rob Aitken	10.1145/2966986.2980079
Analytic approaches to the collapse operation and equivalence verification of threshold logic circuits.	Nian-Ze Lee,Hao-Yuan Kuo,Yi-Hsiang Lai,Jie-Hong R. Jiang	10.1145/2966986.2967001
UTPlaceF: a routability-driven FPGA placer with physical and congestion aware packing.	Wuxi Li,Shounak Dhar,David Z. Pan	10.1145/2966986.2980083
NVSim-CAM: a circuit-level simulator for emerging nonvolatile memory based content-addressable memory.	Shuangchen Li,Liu Liu 0017,Peng Gu,Cong Xu,Yuan Xie 0001	10.1145/2966986.2967059
Error recovery in a micro-electrode-dot-array digital microfluidic biochip?	Zipeng Li,Kelvin Yi-Tse Lai,Po-Hsien Yu,Krishnendu Chakrabarty,Miroslav Pajic,Tsung-Yi Ho,Chen-Yi Lee	10.1145/2966986.2967035
Control synthesis and delay sensor deployment for efficient ASV designs.	Chaofan Li,Sachin S. Sapatnekar,Jiang Hu	10.1145/2966986.2967017
Provably secure camouflaging strategy for IC protection.	Meng Li 0004,Kaveh Shamsi,Travis Meade,Zheng Zhao 0003,Bei Yu 0001,Yier Jin,David Z. Pan	10.1145/2966986.2967065
A data locality-aware design framework for reconfigurable sparse matrix-vector multiplication kernel.	Sicheng Li,Yandan Wang,Wujie Wen,Yu Wang 0002,Yiran Chen 0001,Hai Li 0001	10.1145/2966986.2966987
SAINT: handling module folding and alignment in fixed-outline floorplans for 3D ICs.	Jai-Ming Lin,Po-Yang Chiu,Yen-Fu Chang	10.1145/2966986.2967071
Redistribution layer routing for integrated fan-out wafer-level chip-scale packages.	Bo-Qiao Lin,Ting-Chou Lin,Yao-Wen Chang	10.1145/2966986.2967070
MrDP: multiple-row detailed placement of heterogeneous-sized cells for advanced nodes.	Yibo Lin,Bei Yu 0001,Xiaoqing Xu,Jhih-Rong Gao,Natarajan Viswanathan,Wen-Hao Liu,Zhuo Li 0001,Charles J. Alpert,David Z. Pan	10.1145/2966986.2967055
An optimization-theoretic approach for attacking physical unclonable functions.	Yuntao Liu 0001,Yang Xie,Chongxi Bao,Ankur Srivastava 0001	10.1145/2966986.2967000
Are proximity attacks a threat to the security of split manufacturing of integrated circuits?	Jonathon Magaña,Daohang Shi,Azadeh Davoodi	10.1145/2966986.2967006
BugMD: automatic mismatch diagnosis for bug triaging.	Biruk Mammo,Milind Furia,Valeria Bertacco,Scott A. Mahlke,Daya Shanker Khudia	10.1145/2966986.2967010
Critical path isolation for time-to-failure extension and lower voltage operation.	Yutaka Masuda,Masanori Hashimoto,Takao Onoye	10.1145/2966986.2967019
LRR-DPUF: learning resilient and reliable digital physical unclonable function.	Jin Miao,Meng Li 0004,Subhendu Roy,Bei Yu 0001	10.1145/2966986.2967051
Efficient synthesis of graph methods: a dynamically scheduled architecture.	Marco Minutoli,Vito Giovanni Castellana,Antonino Tumeo,Marco Lattuada 0001,Fabrizio Ferrandi	10.1145/2966986.2967030
Design of power-efficient approximate multipliers for approximate artificial neural networks.	Vojtech Mrazek,Syed Shakib Sarwar,Lukás Sekanina,Zdenek Vasícek,Kaushik Roy 0001	10.1145/2966986.2967021
Statistical methodology to identify optimal placement of on-chip process monitors for predicting fmax.	Szu-Pang Mu,Wen-Hsiang Chang,Mango C.-T. Chao,Yi-Ming Wang,Ming-Tung Chang,Min-Hsiu Tsai	10.1145/2966986.2967076
The art of semi-formal bug hunting.	Pradeep Kumar Nalla,Raj Kumar Gajavelly,Jason Baumgartner,Hari Mony,Robert Kanzelman,Alexander Ivrii	10.1145/2966986.2967079
A polyhedral model-based framework for dataflow implementation on FPGA devices of iterative stencil loops.	Giuseppe Natale,Giulio Stramondo,Pietro Bressana,Riccardo Cattaneo,Donatella Sciuto,Marco D. Santambrogio	10.1145/2966986.2966995
Scope - quality retaining display rendering workload scaling based on user-smartphone distance.	Kent W. Nixon,Xiang Chen 0010,Yiran Chen 0001	10.1145/2966986.2967073
Design space exploration of drone infrastructure for large-scale delivery services.	Sangyoung Park,Licong Zhang,Samarjit Chakraborty	10.1145/2966986.2967022
GPlace: a congestion-aware placement tool for ultrascale FPGAs.	Ryan Pattison,Ziad Abuowaimer,Shawki Areibi,Gary Gréwal,Anthony Vannelli	10.1145/2966986.2980085
Design technology for fault-free and maximally-parallel wavelength-routed optical networks-on-chip.	Andrea Peano,Luca Ramini,Marco Gavanelli,Maddalena Nonato,Davide Bertozzi	10.1145/2966986.2967023
Fast generation of lexicographic satisfiable assignments: enabling canonicity in SAT-based applications.	Ana Petkovska,Alan Mishchenko,Mathias Soeken,Giovanni De Micheli,Robert K. Brayton,Paolo Ienne	10.1145/2966986.2967040
RippleFPGA: a routability-driven placement for large-scale heterogeneous FPGAs.	Chak-Wa Pui,Gengjie Chen,Wing-Kai Chow,Ka-Chun Lam,Jian Kuang 0001,Peishan Tu,Hang Zhang 0010,Evangeline F. Y. Young,Bei Yu 0001	10.1145/2966986.2980084
BoostNoC: power efficient network-on-chip architecture for near threshold computing.	Chidhambaranathan Rajamanikkam,Rajesh J. S.,Koushik Chakraborty,Sanghamitra Roy	10.1145/2966986.2967009
Multilevel design understanding: from specification to logic (invited paper).	Sandip Ray,Ian G. Harris,Görschwin Fey,Mathias Soeken	10.1145/2966986.2980093
Architectural-space exploration of approximate multipliers.	Semeen Rehman,Walaa El-Harouni,Muhammad Shafique 0001,Akash Kumar 0001,Jörg Henkel	10.1145/2966986.2967005
Exact diagnosis using boolean satisfiability.	Heinz Riener,Görschwin Fey	10.1145/2966986.2967036
Autonomous sensor-context learning in dynamic human-centered internet-of-things environments.	Seyed Ali Rokni,Hassan Ghasemzadeh 0001	10.1145/2966986.2967008
QScale: thermally-efficient QoS management on heterogeneous mobile platforms.	Onur Sahin,Ayse K. Coskun	10.1145/2966986.2967066
Tier partitioning strategy to mitigate BEOL degradation and cost issues in monolithic 3D ICs.	Sandeep Kumar Samal,Deepak Nayak,Motoi Ichihashi,Srinivasa Banna,Sung Kyu Lim	10.1145/2966986.2967080
RC-aware global routing.	Rudolf Scheifele	10.1145/2966986.2967067
Security engineering of nanostructures and nanomaterials.	Davood Shahrjerdi,Bayan Nasri,D. Armstrong,Abdullah Alharbi,Ramesh Karri	10.1145/2966986.2980065
Chip editor: leveraging circuit edit for logic obfuscation and trusted fabrication.	Bicky Shakya,Navid Asadizanjani,Domenic Forte,Mark M. Tehranipoor	10.1145/2966986.2967014
Efficient statistical validation of machine learning systems for autonomous driving.	Weijing Shi,Mohamed Baker Alawieh,Xin Li 0001,Huafeng Yu,Nikos Aréchiga,Nobuyuki Tomatsu	10.1145/2966986.2980077
Framework designs to enhance reliable and timely services of disaster management systems.	Chi-Sheng Shih 0001,Pi-Cheng Hsiu,Yuan-Hao Chang 0001,Tei-Wei Kuo	10.1145/2966986.2980090
A hardware-based technique for efficient implicit information flow tracking.	Jangseop Shin,Hongce Zhang,Jinyong Lee,Ingoo Heo,Yu-Yuan Chen,Ruby B. Lee,Yunheung Paek	10.1145/2966986.2966991
Generation and use of statistical timing macro-models considering slew and load variability.	Debjit Sinha,Vladimir Zolotov,Jin Hu,Sheshashayee K. Raghunathan,Adil Bhanji,Christine M. Casey	10.1145/2966986.2967043
Neural networks designing neural networks: multi-objective hyper-parameter optimization.	Sean C. Smithson,Guang Yang,Warren J. Gross,Brett H. Meyer	10.1145/2966986.2967058
Formal approaches to design of active cell balancing architectures in battery management systems.	Sebastian Steinhorst,Martin Lukasiewycz	10.1145/2966986.2980088
Cost analysis and cost-driven IP reuse methodology for SoC design based on 2.5D/3D integration.	Dylan C. Stow,Itir Akgun,Russell Barnes,Peng Gu,Yuan Xie 0001	10.1145/2966986.2980095
VCR: simultaneous via-template and cut-template-aware routing for directed self-assembly technology.	Yu-Hsuan Su,Yao-Wen Chang	10.1145/2966986.2967082
DSA-compliant routing for two-dimensional patterns using block copolymer lithography.	Yu-Hsuan Su,Yao-Wen Chang	10.1145/2966986.2967025
Voltage-based electromigration immortality check for general multi-branch interconnects.	Zeyu Sun 0001,Ertugrul Demircan,Mehul D. Shroff,Taeyoung Kim 0001,Xin Huang 0003,Sheldon X.-D. Tan	10.1145/2966986.2967083
A novel unified dummy fill insertion framework with SQP-based optimization method.	Yudong Tao,Changhao Yan,Yibo Lin,Sheng-Guo Wang,David Z. Pan,Xuan Zeng 0001	10.1145/2966986.2966994
Testing automotive embedded systems under X-in-the-loop setups.	Ghizlane Tibba,Christoph Malz,Christoph Stoermer,Natarajan Nagarajan,Licong Zhang,Samarjit Chakraborty	10.1145/2966986.2980076
ICCAD-2016 CAD contest in pattern classification for integrated circuit design space analysis and benchmark suite.	Rasit Onur Topaloglu	10.1145/2966986.2980073
Properties first? a new design methodology for hardware, and its perspectives in safety analysis.	Joakim Urdahl,Shrinidhi Udupi,Tobias Ludwig 0002,Dominik Stoffel,Wolfgang Kunz	10.1145/2966986.2980086
Exploiting randomness in sketching for efficient hardware implementation of machine learning applications.	Ye Wang 0014,Constantine Caramanis,Michael Orshansky	10.1145/2966986.2967038
The hype, myths, and realities of testing 3D integrated circuits.	Ran Wang 0002,Sergej Deutsch,Mukesh Agrawal 0001,Krishnendu Chakrabarty	10.1145/2966986.2980097
Control-fluidic CoDesign for paper-based digital microfluidic biochips.	Qin Wang 0005,Zeyan Li,Haena Cheong,Oh-Sun Kwon,Hailong Yao,Tsung-Yi Ho,Kwanwoo Shin,Bing Li 0005,Ulf Schlichtmann,Yici Cai	10.1145/2966986.2967018
Re-architecting the on-chip memory sub-system of machine-learning accelerator for embedded devices.	Ying Wang 0001,Huawei Li 0001,Xiaowei Li 0001	10.1145/2966986.2967068
ICCAD-2016 CAD contest in large-scale identical fault search.	Tangent Wei,Luke Lin	10.1145/2966986.2980071
From biochips to quantum circuits: computer-aided design for emerging technologies.	Robert Wille,Bing Li 0005,Ulf Schlichtmann,Rolf Drechsler	10.1145/2966986.2980099
ICCAD-2016 CAD contest in non-exact projective NPNP boolean matching and benchmark suite.	Chi-An (Rocky) Wu,Chih-Jen (Jacky) Hsu,Kei-Yong Khoo	10.1145/2966986.2980072
Privacy protection via appliance scheduling in smart homes.	Jie Wu 0023,Jinglan Liu,Xiaobo Sharon Hu,Yiyu Shi 0001	10.1145/2966986.2980089
ODESY: a novel 3T-3MTJ cell design with optimized area DEnsity, scalability and latencY.	Linuo Xue,Yuanqing Cheng,Jianlei Yang 0001,Peiyuan Wang,Yuan Xie 0001	10.1145/2966986.2967060
Security of neuromorphic computing: thwarting learning attacks using memristor&apos;s obsolescence effect.	Chaofei Yang,Beiye Liu,Hai Li 0001,Yiran Chen 0001,Wujie Wen,Mark Barnell,Qing Wu,Jeyavijayan Rajendran	10.1145/2966986.2967074
Making split-fabrication more secure.	Ping-Lin Yang,Malgorzata Marek-Sadowska	10.1145/2966986.2967053
Security challenges in smart surveillance systems and the solutions based on emerging nano-devices.	Chaofei Yang,Chunpeng Wu,Hai Li 0001,Yiran Chen 0001,Mark Barnell,Qing Wu	10.1145/2966986.2980092
CamoPerturb: secure IC camouflaging for minterm protection.	Muhammad Yasin,Bodhisatwa Mazumdar,Ozgur Sinanoglu,Jeyavijayan Rajendran	10.1145/2966986.2967012
A fast layer elimination approach for power grid reduction.	Abdul-Amir Yassine,Farid N. Najm	10.1145/2966986.2966989
Allocation of multi-bit flip-flops in logic synthesis for power optimization.	Dongyoun Yi,Taewhan Kim	10.1145/2966986.2966998
Exploiting ferroelectric FETs for low-power non-volatile logic-in-memory circuits.	Xunzhao Yin,Ahmedullah Aziz,Joseph Nahas,Suman Datta,Sumeet Kumar Gupta,Michael T. Niemier,Xiaobo Sharon Hu	10.1145/2966986.2967037
Multibank memory optimization for parallel data access in multiple data arrays.	Shouyi Yin,Zhicong Xie,Chenyue Meng,Leibo Liu,Shaojun Wei	10.1145/2966986.2967056
Joint loop mapping and data placement for coarse-grained reconfigurable architecture with multi-bank memory.	Shouyi Yin,Xianqing Yao,Tianyi Lu,Leibo Liu,Shaojun Wei	10.1145/2966986.2967049
Efficient statistical analysis for correlated rare failure events via asymptotic probability approximation.	Handi Yu,Jun Tao 0001,Changhai Liao,Yangfeng Su,Dian Zhou,Xuan Zeng 0001,Xin Li 0001	10.1145/2966986.2967029
Reconfigurable in-memory computing with resistive memory crossbar.	Yue Zha,Jing Li 0073	10.1145/2966986.2967069
Formulating customized specifications for resource allocation problem of distributed embedded systems.	Xinhai Zhang,Lei Feng 0002,Martin Törngren,De-Jiu Chen	10.1145/2966986.2967042
Caffeine: towards uniformed representation and acceleration for deep convolutional neural networks.	Chen Zhang 0001,Zhenman Fang,Peipei Zhou 0001,Peichen Pan,Jason Cong	10.1145/2966986.2967011
PieceTimer: a holistic timing analysis framework considering setup/hold time interdependency using a piecewise model.	Grace Li Zhang,Bing Li 0005,Ulf Schlichtmann	10.1145/2966986.2967064
Enabling online learning in lithography hotspot detection with information-theoretic feature optimization.	Hang Zhang 0010,Bei Yu 0001,Evangeline F. Y. Young	10.1145/2966986.2967032
Making neural encoding robust and energy efficient: an advanced analog temporal encoder for brain-inspired computing systems.	Chenyuan Zhao,Jialing Li,Yang Yi 0002	10.1145/2966986.2967052
CONVINCE: a cross-layer modeling, exploration and validation framework for next-generation connected vehicles.	Bowen Zheng,Chung-Wei Lin,Huafeng Yu,Hengyi Liang,Qi Zhu 0002	10.1145/2966986.2980078
Proceedings of the 35th International Conference on Computer-Aided Design, ICCAD 2016, Austin, TX, USA, November 7-10, 2016	Frank Liu 0001	10.1145/2966986
