 
****************************************
Report : timing
        -path full
        -delay max
        -nworst 5
        -max_paths 5
        -sort_by group
Design : mini_mips
Version: O-2018.06-SP1
Date   : Mon Apr 14 12:23:08 2025
****************************************

Operating Conditions: typical   Library: osu05_stdcells
Wire Load Model Mode: top

  Startpoint: cont/state_reg[3]
              (rising edge-triggered flip-flop)
  Endpoint: adr[0] (output port clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  cont/state_reg[3]/CLK (DFFSR)                          0.000      0.000 r
  cont/state_reg[3]/Q (DFFSR)                            1.075      1.075 f
  cont/U20/Y (INVX2)                                     0.299      1.374 r
  cont/U74/Y (NAND3X1)                                   0.110      1.484 f
  cont/U72/Y (NOR2X1)                                    0.224      1.709 r
  cont/U70/Y (NOR2X1)                                    0.232      1.940 f
  cont/U69/Y (NAND3X1)                                   0.163      2.103 r
  cont/U15/Y (INVX2)                                     0.097      2.200 f
  cont/U66/Y (NAND2X1)                                   0.219      2.419 r
  cont/alusrcb[0] (controller)                           0.000      2.419 r
  dp/alusrcb[0] (datapath)                               0.000      2.419 r
  dp/mux4_b/sel[0] (mux4)                                0.000      2.419 r
  dp/mux4_b/U28/Y (NOR2X1)                               0.727      3.146 f
  dp/mux4_b/U27/Y (AOI22X1)                              0.219      3.366 r
  dp/mux4_b/U25/Y (NAND2X1)                              0.167      3.533 f
  dp/mux4_b/y[0] (mux4)                                  0.000      3.533 f
  dp/alu/b[0] (alu)                                      0.000      3.533 f
  dp/alu/U24/Y (XOR2X1)                                  0.305      3.837 f
  dp/alu/add_1_root_add_16_2/B[0] (alu_DW01_add_0)       0.000      3.837 f
  dp/alu/add_1_root_add_16_2/U1_0/YC (FAX1)              0.463      4.301 f
  dp/alu/add_1_root_add_16_2/U1_1/YC (FAX1)              0.455      4.755 f
  dp/alu/add_1_root_add_16_2/U1_2/YC (FAX1)              0.454      5.209 f
  dp/alu/add_1_root_add_16_2/U1_3/YC (FAX1)              0.454      5.663 f
  dp/alu/add_1_root_add_16_2/U1_4/YC (FAX1)              0.454      6.117 f
  dp/alu/add_1_root_add_16_2/U1_5/YC (FAX1)              0.454      6.571 f
  dp/alu/add_1_root_add_16_2/U1_6/YC (FAX1)              0.454      7.025 f
  dp/alu/add_1_root_add_16_2/U1_7/YS (FAX1)              0.505      7.530 r
  dp/alu/add_1_root_add_16_2/SUM[7] (alu_DW01_add_0)     0.000      7.530 r
  dp/alu/U38/Y (AOI22X1)                                 0.156      7.686 f
  dp/alu/U37/Y (NAND2X1)                                 0.342      8.028 r
  dp/alu/aluout[0] (alu)                                 0.000      8.028 r
  dp/mux2_pc/b[0] (mux2_2)                               0.000      8.028 r
  dp/mux2_pc/U17/Y (AOI22X1)                             0.112      8.140 f
  dp/mux2_pc/U8/Y (INVX2)                                0.330      8.470 r
  dp/mux2_pc/y[0] (mux2_2)                               0.000      8.470 r
  dp/addr[0] (datapath)                                  0.000      8.470 r
  adr[0] (out)                                           0.000      8.470 r
  data arrival time                                                 8.470
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: cont/state_reg[3]
              (rising edge-triggered flip-flop)
  Endpoint: adr[0] (output port clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  cont/state_reg[3]/CLK (DFFSR)                          0.000      0.000 r
  cont/state_reg[3]/Q (DFFSR)                            1.075      1.075 f
  cont/U20/Y (INVX2)                                     0.299      1.374 r
  cont/U74/Y (NAND3X1)                                   0.110      1.484 f
  cont/U72/Y (NOR2X1)                                    0.224      1.709 r
  cont/U70/Y (NOR2X1)                                    0.232      1.940 f
  cont/U69/Y (NAND3X1)                                   0.163      2.103 r
  cont/U15/Y (INVX2)                                     0.097      2.200 f
  cont/U66/Y (NAND2X1)                                   0.219      2.419 r
  cont/alusrcb[0] (controller)                           0.000      2.419 r
  dp/alusrcb[0] (datapath)                               0.000      2.419 r
  dp/mux4_b/sel[0] (mux4)                                0.000      2.419 r
  dp/mux4_b/U3/Y (INVX2)                                 0.109      2.528 f
  dp/mux4_b/U29/Y (NOR2X1)                               0.477      3.005 r
  dp/mux4_b/U27/Y (AOI22X1)                              0.223      3.228 f
  dp/mux4_b/U25/Y (NAND2X1)                              0.290      3.518 r
  dp/mux4_b/y[0] (mux4)                                  0.000      3.518 r
  dp/alu/b[0] (alu)                                      0.000      3.518 r
  dp/alu/U24/Y (XOR2X1)                                  0.317      3.835 f
  dp/alu/add_1_root_add_16_2/B[0] (alu_DW01_add_0)       0.000      3.835 f
  dp/alu/add_1_root_add_16_2/U1_0/YC (FAX1)              0.463      4.298 f
  dp/alu/add_1_root_add_16_2/U1_1/YC (FAX1)              0.455      4.753 f
  dp/alu/add_1_root_add_16_2/U1_2/YC (FAX1)              0.454      5.207 f
  dp/alu/add_1_root_add_16_2/U1_3/YC (FAX1)              0.454      5.661 f
  dp/alu/add_1_root_add_16_2/U1_4/YC (FAX1)              0.454      6.115 f
  dp/alu/add_1_root_add_16_2/U1_5/YC (FAX1)              0.454      6.569 f
  dp/alu/add_1_root_add_16_2/U1_6/YC (FAX1)              0.454      7.023 f
  dp/alu/add_1_root_add_16_2/U1_7/YS (FAX1)              0.505      7.528 r
  dp/alu/add_1_root_add_16_2/SUM[7] (alu_DW01_add_0)     0.000      7.528 r
  dp/alu/U38/Y (AOI22X1)                                 0.156      7.684 f
  dp/alu/U37/Y (NAND2X1)                                 0.342      8.026 r
  dp/alu/aluout[0] (alu)                                 0.000      8.026 r
  dp/mux2_pc/b[0] (mux2_2)                               0.000      8.026 r
  dp/mux2_pc/U17/Y (AOI22X1)                             0.112      8.138 f
  dp/mux2_pc/U8/Y (INVX2)                                0.330      8.468 r
  dp/mux2_pc/y[0] (mux2_2)                               0.000      8.468 r
  dp/addr[0] (datapath)                                  0.000      8.468 r
  adr[0] (out)                                           0.000      8.468 r
  data arrival time                                                 8.468
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: cont/state_reg[3]
              (rising edge-triggered flip-flop)
  Endpoint: adr[0] (output port clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  cont/state_reg[3]/CLK (DFFSR)                          0.000      0.000 r
  cont/state_reg[3]/Q (DFFSR)                            1.075      1.075 f
  cont/U20/Y (INVX2)                                     0.299      1.374 r
  cont/U74/Y (NAND3X1)                                   0.110      1.484 f
  cont/U72/Y (NOR2X1)                                    0.224      1.709 r
  cont/U70/Y (NOR2X1)                                    0.232      1.940 f
  cont/U69/Y (NAND3X1)                                   0.163      2.103 r
  cont/U15/Y (INVX2)                                     0.097      2.200 f
  cont/U66/Y (NAND2X1)                                   0.219      2.419 r
  cont/alusrcb[0] (controller)                           0.000      2.419 r
  dp/alusrcb[0] (datapath)                               0.000      2.419 r
  dp/mux4_b/sel[0] (mux4)                                0.000      2.419 r
  dp/mux4_b/U28/Y (NOR2X1)                               0.727      3.146 f
  dp/mux4_b/U27/Y (AOI22X1)                              0.219      3.366 r
  dp/mux4_b/U25/Y (NAND2X1)                              0.167      3.533 f
  dp/mux4_b/y[0] (mux4)                                  0.000      3.533 f
  dp/alu/b[0] (alu)                                      0.000      3.533 f
  dp/alu/U24/Y (XOR2X1)                                  0.305      3.837 f
  dp/alu/add_1_root_add_16_2/B[0] (alu_DW01_add_0)       0.000      3.837 f
  dp/alu/add_1_root_add_16_2/U1_0/YC (FAX1)              0.463      4.301 f
  dp/alu/add_1_root_add_16_2/U1_1/YC (FAX1)              0.455      4.755 f
  dp/alu/add_1_root_add_16_2/U1_2/YC (FAX1)              0.454      5.209 f
  dp/alu/add_1_root_add_16_2/U1_3/YC (FAX1)              0.454      5.663 f
  dp/alu/add_1_root_add_16_2/U1_4/YC (FAX1)              0.454      6.117 f
  dp/alu/add_1_root_add_16_2/U1_5/YC (FAX1)              0.454      6.571 f
  dp/alu/add_1_root_add_16_2/U1_6/YC (FAX1)              0.454      7.025 f
  dp/alu/add_1_root_add_16_2/U1_7/YS (FAX1)              0.502      7.528 f
  dp/alu/add_1_root_add_16_2/SUM[7] (alu_DW01_add_0)     0.000      7.528 f
  dp/alu/U38/Y (AOI22X1)                                 0.136      7.664 r
  dp/alu/U37/Y (NAND2X1)                                 0.268      7.932 f
  dp/alu/aluout[0] (alu)                                 0.000      7.932 f
  dp/mux2_pc/b[0] (mux2_2)                               0.000      7.932 f
  dp/mux2_pc/U17/Y (AOI22X1)                             0.195      8.127 r
  dp/mux2_pc/U8/Y (INVX2)                                0.332      8.459 f
  dp/mux2_pc/y[0] (mux2_2)                               0.000      8.459 f
  dp/addr[0] (datapath)                                  0.000      8.459 f
  adr[0] (out)                                           0.000      8.459 f
  data arrival time                                                 8.459
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: cont/state_reg[3]
              (rising edge-triggered flip-flop)
  Endpoint: adr[0] (output port clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  cont/state_reg[3]/CLK (DFFSR)                          0.000      0.000 r
  cont/state_reg[3]/Q (DFFSR)                            1.075      1.075 f
  cont/U20/Y (INVX2)                                     0.299      1.374 r
  cont/U74/Y (NAND3X1)                                   0.110      1.484 f
  cont/U72/Y (NOR2X1)                                    0.224      1.709 r
  cont/U70/Y (NOR2X1)                                    0.232      1.940 f
  cont/U69/Y (NAND3X1)                                   0.163      2.103 r
  cont/U15/Y (INVX2)                                     0.097      2.200 f
  cont/U66/Y (NAND2X1)                                   0.219      2.419 r
  cont/alusrcb[0] (controller)                           0.000      2.419 r
  dp/alusrcb[0] (datapath)                               0.000      2.419 r
  dp/mux4_b/sel[0] (mux4)                                0.000      2.419 r
  dp/mux4_b/U3/Y (INVX2)                                 0.109      2.528 f
  dp/mux4_b/U29/Y (NOR2X1)                               0.477      3.005 r
  dp/mux4_b/U27/Y (AOI22X1)                              0.223      3.228 f
  dp/mux4_b/U25/Y (NAND2X1)                              0.290      3.518 r
  dp/mux4_b/y[0] (mux4)                                  0.000      3.518 r
  dp/alu/b[0] (alu)                                      0.000      3.518 r
  dp/alu/U24/Y (XOR2X1)                                  0.317      3.835 f
  dp/alu/add_1_root_add_16_2/B[0] (alu_DW01_add_0)       0.000      3.835 f
  dp/alu/add_1_root_add_16_2/U1_0/YC (FAX1)              0.463      4.298 f
  dp/alu/add_1_root_add_16_2/U1_1/YC (FAX1)              0.455      4.753 f
  dp/alu/add_1_root_add_16_2/U1_2/YC (FAX1)              0.454      5.207 f
  dp/alu/add_1_root_add_16_2/U1_3/YC (FAX1)              0.454      5.661 f
  dp/alu/add_1_root_add_16_2/U1_4/YC (FAX1)              0.454      6.115 f
  dp/alu/add_1_root_add_16_2/U1_5/YC (FAX1)              0.454      6.569 f
  dp/alu/add_1_root_add_16_2/U1_6/YC (FAX1)              0.454      7.023 f
  dp/alu/add_1_root_add_16_2/U1_7/YS (FAX1)              0.502      7.526 f
  dp/alu/add_1_root_add_16_2/SUM[7] (alu_DW01_add_0)     0.000      7.526 f
  dp/alu/U38/Y (AOI22X1)                                 0.136      7.662 r
  dp/alu/U37/Y (NAND2X1)                                 0.268      7.930 f
  dp/alu/aluout[0] (alu)                                 0.000      7.930 f
  dp/mux2_pc/b[0] (mux2_2)                               0.000      7.930 f
  dp/mux2_pc/U17/Y (AOI22X1)                             0.195      8.125 r
  dp/mux2_pc/U8/Y (INVX2)                                0.332      8.457 f
  dp/mux2_pc/y[0] (mux2_2)                               0.000      8.457 f
  dp/addr[0] (datapath)                                  0.000      8.457 f
  adr[0] (out)                                           0.000      8.457 f
  data arrival time                                                 8.457
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: cont/state_reg[3]
              (rising edge-triggered flip-flop)
  Endpoint: adr[7] (output port clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  cont/state_reg[3]/CLK (DFFSR)                          0.000      0.000 r
  cont/state_reg[3]/Q (DFFSR)                            1.075      1.075 f
  cont/U20/Y (INVX2)                                     0.299      1.374 r
  cont/U74/Y (NAND3X1)                                   0.110      1.484 f
  cont/U72/Y (NOR2X1)                                    0.224      1.709 r
  cont/U70/Y (NOR2X1)                                    0.232      1.940 f
  cont/U69/Y (NAND3X1)                                   0.163      2.103 r
  cont/U15/Y (INVX2)                                     0.097      2.200 f
  cont/U66/Y (NAND2X1)                                   0.219      2.419 r
  cont/alusrcb[0] (controller)                           0.000      2.419 r
  dp/alusrcb[0] (datapath)                               0.000      2.419 r
  dp/mux4_b/sel[0] (mux4)                                0.000      2.419 r
  dp/mux4_b/U28/Y (NOR2X1)                               0.727      3.146 f
  dp/mux4_b/U27/Y (AOI22X1)                              0.219      3.366 r
  dp/mux4_b/U25/Y (NAND2X1)                              0.167      3.533 f
  dp/mux4_b/y[0] (mux4)                                  0.000      3.533 f
  dp/alu/b[0] (alu)                                      0.000      3.533 f
  dp/alu/U24/Y (XOR2X1)                                  0.305      3.837 f
  dp/alu/add_1_root_add_16_2/B[0] (alu_DW01_add_0)       0.000      3.837 f
  dp/alu/add_1_root_add_16_2/U1_0/YC (FAX1)              0.463      4.301 f
  dp/alu/add_1_root_add_16_2/U1_1/YC (FAX1)              0.455      4.755 f
  dp/alu/add_1_root_add_16_2/U1_2/YC (FAX1)              0.454      5.209 f
  dp/alu/add_1_root_add_16_2/U1_3/YC (FAX1)              0.454      5.663 f
  dp/alu/add_1_root_add_16_2/U1_4/YC (FAX1)              0.454      6.117 f
  dp/alu/add_1_root_add_16_2/U1_5/YC (FAX1)              0.454      6.571 f
  dp/alu/add_1_root_add_16_2/U1_6/YC (FAX1)              0.454      7.025 f
  dp/alu/add_1_root_add_16_2/U1_7/YS (FAX1)              0.505      7.530 r
  dp/alu/add_1_root_add_16_2/SUM[7] (alu_DW01_add_0)     0.000      7.530 r
  dp/alu/U47/Y (AOI22X1)                                 0.093      7.623 f
  dp/alu/U46/Y (OAI21X1)                                 0.361      7.984 r
  dp/alu/aluout[7] (alu)                                 0.000      7.984 r
  dp/mux2_pc/b[7] (mux2_2)                               0.000      7.984 r
  dp/mux2_pc/U10/Y (AOI22X1)                             0.154      8.138 f
  dp/mux2_pc/U1/Y (INVX2)                                0.311      8.449 r
  dp/mux2_pc/y[7] (mux2_2)                               0.000      8.449 r
  dp/addr[7] (datapath)                                  0.000      8.449 r
  adr[7] (out)                                           0.000      8.449 r
  data arrival time                                                 8.449
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
