Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: nec_receiver.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "nec_receiver.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "nec_receiver"
Output Format                      : NGC
Target Device                      : xc3s400-5-pq208

---- Source Options
Top Module Name                    : nec_receiver
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/Qazal/Desktop/project8/main.vhd" in Library work.
Architecture asm_with_datapath of Entity nec_receiver is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <nec_receiver> in library <work> (architecture <asm_with_datapath>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <nec_receiver> in library <work> (Architecture <asm_with_datapath>).
INFO:Xst:2679 - Register <data_is_valid> in unit <nec_receiver> has a constant value of 1 during circuit operation. The register is replaced by logic.
Entity <nec_receiver> analyzed. Unit <nec_receiver> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <nec_receiver>.
    Related source file is "C:/Users/Qazal/Desktop/project8/main.vhd".
WARNING:Xst:646 - Signal <repeat_code_received> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Using one-hot encoding for signal <current_state>.
    Found 8-bit register for signal <last_received_command>.
    Found 1-bit register for signal <key_down>.
    Found 22-bit comparator greater for signal <current_bit_value$cmp_gt0000> created at line 131.
    Found 8-bit register for signal <current_state>.
    Found 22-bit comparator greater for signal <key_down$cmp_gt0000> created at line 182.
    Found 22-bit comparator greatequal for signal <next_state$cmp_ge0000> created at line 268.
    Found 22-bit comparator lessequal for signal <next_state$cmp_le0000> created at line 268.
    Found 1-bit register for signal <prior_input_value>.
    Found 5-bit comparator greatequal for signal <pulse_counter_clear$cmp_ge0000> created at line 350.
    Found 5-bit up counter for signal <pulse_counter_value>.
    Found 16-bit register for signal <received_bits>.
    Found 22-bit up counter for signal <time_counter_value>.
    Summary:
	inferred   2 Counter(s).
	inferred  34 D-type flip-flop(s).
	inferred   5 Comparator(s).
Unit <nec_receiver> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 2
 22-bit up counter                                     : 1
 5-bit up counter                                      : 1
# Registers                                            : 5
 1-bit register                                        : 2
 16-bit register                                       : 1
 8-bit register                                        : 2
# Comparators                                          : 5
 22-bit comparator greatequal                          : 1
 22-bit comparator greater                             : 2
 22-bit comparator lessequal                           : 1
 5-bit comparator greatequal                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 2
 22-bit up counter                                     : 1
 5-bit up counter                                      : 1
# Registers                                            : 34
 Flip-Flops                                            : 34
# Comparators                                          : 5
 22-bit comparator greatequal                          : 1
 22-bit comparator greater                             : 2
 22-bit comparator lessequal                           : 1
 5-bit comparator greatequal                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <nec_receiver> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block nec_receiver, actual ratio is 1.

Final Macro Processing ...

Processing Unit <nec_receiver> :
	Found 9-bit shift register for signal <received_bits_7>.
Unit <nec_receiver> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 52
 Flip-Flops                                            : 52
# Shift Registers                                      : 1
 9-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : nec_receiver.ngr
Top Level Output File Name         : nec_receiver
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 12

Cell Usage :
# BELS                             : 193
#      GND                         : 1
#      INV                         : 9
#      LUT1                        : 33
#      LUT2                        : 12
#      LUT2_L                      : 1
#      LUT3                        : 20
#      LUT4                        : 23
#      LUT4_L                      : 1
#      MUXCY                       : 68
#      MUXF5                       : 2
#      VCC                         : 1
#      XORCY                       : 22
# FlipFlops/Latches                : 53
#      FD                          : 2
#      FDE                         : 16
#      FDR                         : 26
#      FDRE                        : 5
#      FDRS                        : 1
#      FDRSE                       : 1
#      FDS                         : 1
#      FDSE                        : 1
# Shift Registers                  : 1
#      SRL16E                      : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 11
#      IBUF                        : 2
#      OBUF                        : 9
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s400pq208-5 

 Number of Slices:                       58  out of   3584     1%  
 Number of Slice Flip Flops:             53  out of   7168     0%  
 Number of 4 input LUTs:                100  out of   7168     1%  
    Number used as logic:                99
    Number used as Shift registers:       1
 Number of IOs:                          12
 Number of bonded IOBs:                  12  out of    141     8%  
 Number of GCLKs:                         1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
gclk                               | BUFGP                  | 54    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 6.957ns (Maximum Frequency: 143.740MHz)
   Minimum input arrival time before clock: 6.758ns
   Maximum output required time after clock: 6.216ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'gclk'
  Clock period: 6.957ns (frequency: 143.740MHz)
  Total number of paths / destination ports: 1732 / 105
-------------------------------------------------------------------------
Delay:               6.957ns (Levels of Logic = 10)
  Source:            time_counter_value_3 (FF)
  Destination:       time_counter_value_0 (FF)
  Source Clock:      gclk rising
  Destination Clock: gclk rising

  Data Path: time_counter_value_3 to time_counter_value_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              6   0.626   1.148  time_counter_value_3 (time_counter_value_3)
     LUT2:I0->O            1   0.479   0.000  Mcompar_next_state_cmp_ge0000_lut<0> (Mcompar_next_state_cmp_ge0000_lut<0>)
     MUXCY:S->O            1   0.435   0.000  Mcompar_next_state_cmp_ge0000_cy<0> (Mcompar_next_state_cmp_ge0000_cy<0>)
     MUXCY:CI->O           1   0.056   0.000  Mcompar_next_state_cmp_ge0000_cy<1> (Mcompar_next_state_cmp_ge0000_cy<1>)
     MUXCY:CI->O           1   0.056   0.000  Mcompar_next_state_cmp_ge0000_cy<2> (Mcompar_next_state_cmp_ge0000_cy<2>)
     MUXCY:CI->O           1   0.056   0.000  Mcompar_next_state_cmp_ge0000_cy<3> (Mcompar_next_state_cmp_ge0000_cy<3>)
     MUXCY:CI->O           1   0.056   0.000  Mcompar_next_state_cmp_ge0000_cy<4> (Mcompar_next_state_cmp_ge0000_cy<4>)
     MUXCY:CI->O           1   0.056   0.000  Mcompar_next_state_cmp_ge0000_cy<5> (Mcompar_next_state_cmp_ge0000_cy<5>)
     MUXCY:CI->O           1   0.056   0.000  Mcompar_next_state_cmp_ge0000_cy<6> (Mcompar_next_state_cmp_ge0000_cy<6>)
     MUXCY:CI->O           3   0.265   0.941  Mcompar_next_state_cmp_ge0000_cy<7> (next_state_cmp_ge0000)
     LUT4:I1->O           22   0.479   1.360  time_counter_clear16 (time_counter_clear)
     FDR:R                     0.892          time_counter_value_0
    ----------------------------------------
    Total                      6.957ns (3.509ns logic, 3.449ns route)
                                       (50.4% logic, 49.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'gclk'
  Total number of paths / destination ports: 107 / 58
-------------------------------------------------------------------------
Offset:              6.758ns (Levels of Logic = 4)
  Source:            nec_in (PAD)
  Destination:       time_counter_value_0 (FF)
  Destination Clock: gclk rising

  Data Path: nec_in to time_counter_value_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            19   0.715   1.528  nec_in_IBUF (nec_in_IBUF)
     LUT3:I0->O            1   0.479   0.704  time_counter_clear2 (time_counter_clear2)
     LUT4_L:I3->LO         1   0.479   0.123  time_counter_clear8_SW1 (N9)
     LUT4:I3->O           22   0.479   1.360  time_counter_clear16 (time_counter_clear)
     FDR:R                     0.892          time_counter_value_0
    ----------------------------------------
    Total                      6.758ns (3.044ns logic, 3.714ns route)
                                       (45.0% logic, 55.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'gclk'
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Offset:              6.216ns (Levels of Logic = 1)
  Source:            key_down (FF)
  Destination:       key_down (PAD)
  Source Clock:      gclk rising

  Data Path: key_down to key_down
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDSE:C->Q             1   0.626   0.681  key_down (key_down_OBUF)
     OBUF:I->O                 4.909          key_down_OBUF (key_down)
    ----------------------------------------
    Total                      6.216ns (5.535ns logic, 0.681ns route)
                                       (89.0% logic, 11.0% route)

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 4.63 secs
 
--> 

Total memory usage is 269344 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    1 (   0 filtered)

