---
// Auto-generated instruction documentation
// Do not edit by hand

[[inst_v_shi_u]]
==== V.SHI.U

*Syntax:* v.shi.u<.local> SrcL.<T>, [SrcR<.ud>, <lc0<<1>, simm]

*Description:* Vector instruction (VEC engine).

*Encoding:*

image::../generated/encodings/enc_v_shi_u.svg[V.SHI.U encoding,width=800]

*Uop-Class:* VEC

*Compression:* L64 (len=64)

*Uop-Class payload:* `{"addr_mode": "BASE_IMM", "agu_kind": "STA", "note": "vector-prefix override: dispatch to VEC (subkind=AGU)", "source": "override", "split": ["AGU", "STD"], "uop_kind": "VEC", "vec_subkind": "AGU"}`
