Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Mon Dec 12 14:36:05 2022
| Host         : LAPTOP-6L5H58HU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     41          
SYNTH-11   Warning           DSP output not registered       3           
TIMING-16  Warning           Large setup violation           12          
TIMING-18  Warning           Missing input or output delay   24          
TIMING-20  Warning           Non-clocked latch               18          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (762)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (76)
5. checking no_input_delay (2)
6. checking no_output_delay (21)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (762)
--------------------------
 There are 11 register/latch pins with no clock driven by root clock pin: ALU/ALU_Result_reg[0]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: ALU/ALU_Result_reg[10]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: ALU/ALU_Result_reg[11]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: ALU/ALU_Result_reg[12]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: ALU/ALU_Result_reg[13]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: ALU/ALU_Result_reg[14]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: ALU/ALU_Result_reg[15]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: ALU/ALU_Result_reg[1]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: ALU/ALU_Result_reg[2]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: ALU/ALU_Result_reg[3]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: ALU/ALU_Result_reg[4]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: ALU/ALU_Result_reg[5]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: ALU/ALU_Result_reg[6]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: ALU/ALU_Result_reg[7]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: ALU/ALU_Result_reg[8]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: ALU/ALU_Result_reg[9]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: inputControl/A_reg_reg[0]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: inputControl/A_reg_reg[10]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: inputControl/A_reg_reg[11]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: inputControl/A_reg_reg[12]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: inputControl/A_reg_reg[13]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: inputControl/A_reg_reg[14]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: inputControl/A_reg_reg[15]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: inputControl/A_reg_reg[1]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: inputControl/A_reg_reg[2]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: inputControl/A_reg_reg[3]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: inputControl/A_reg_reg[4]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: inputControl/A_reg_reg[5]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: inputControl/A_reg_reg[6]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: inputControl/A_reg_reg[7]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: inputControl/A_reg_reg[8]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: inputControl/A_reg_reg[9]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: inputControl/B_reg_reg[0]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: inputControl/B_reg_reg[10]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: inputControl/B_reg_reg[11]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: inputControl/B_reg_reg[12]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: inputControl/B_reg_reg[13]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: inputControl/B_reg_reg[14]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: inputControl/B_reg_reg[15]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: inputControl/B_reg_reg[1]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: inputControl/B_reg_reg[2]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: inputControl/B_reg_reg[3]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: inputControl/B_reg_reg[4]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: inputControl/B_reg_reg[5]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: inputControl/B_reg_reg[6]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: inputControl/B_reg_reg[7]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: inputControl/B_reg_reg[8]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: inputControl/B_reg_reg[9]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: inputControl/opcode_reg_reg[0]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: inputControl/opcode_reg_reg[1]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: inputControl/state_reg[0]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: inputControl/state_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line52/fdivTarget/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line52/genblk1[0].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line52/genblk1[10].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line52/genblk1[11].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line52/genblk1[12].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line52/genblk1[13].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line52/genblk1[14].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line52/genblk1[15].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line52/genblk1[16].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line52/genblk1[17].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line52/genblk1[1].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line52/genblk1[2].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line52/genblk1[3].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line52/genblk1[4].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line52/genblk1[5].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line52/genblk1[6].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line52/genblk1[7].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line52/genblk1[8].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line52/genblk1[9].fDiv/clkDiv_reg/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: uart/baudrate_gen/baud_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: vga_control/cdr/addr_reg_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: vga_control/cdr/addr_reg_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: vga_control/cdr/addr_reg_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: vga_control/cdr/addr_reg_reg[7]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: vga_sync/h_count_reg_reg[5]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: vga_sync/h_count_reg_reg[6]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: vga_sync/h_count_reg_reg[7]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: vga_sync/h_count_reg_reg[8]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: vga_sync/h_count_reg_reg[9]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: vga_sync/v_count_reg_reg[4]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: vga_sync/v_count_reg_reg[5]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: vga_sync/v_count_reg_reg[6]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: vga_sync/v_count_reg_reg[7]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: vga_sync/v_count_reg_reg[8]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: vga_sync/v_count_reg_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (76)
-------------------------------------------------
 There are 76 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (21)
--------------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -24.102     -157.066                     20                  409        0.163        0.000                      0                  409        4.500        0.000                       0                   178  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin       -24.102     -157.066                     20                  409        0.163        0.000                      0                  409        4.500        0.000                       0                   178  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           20  Failing Endpoints,  Worst Slack      -24.102ns,  Total Violation     -157.066ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.163ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -24.102ns  (required time - arrival time)
  Source:                 inputControl/B_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ALU/ALU_Result_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        34.060ns  (logic 22.354ns (65.631%)  route 11.706ns (34.368%))
  Logic Levels:           92  (CARRY4=75 LUT2=1 LUT3=15 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.569     5.090    inputControl/clk_IBUF_BUFG
    SLICE_X8Y4           FDRE                                         r  inputControl/B_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y4           FDRE (Prop_fdre_C_Q)         0.518     5.608 r  inputControl/B_reg_reg[0]/Q
                         net (fo=21, routed)          0.469     6.077    inputControl/B_reg_reg[11]_0[0]
    SLICE_X9Y4           LUT2 (Prop_lut2_I0_O)        0.124     6.201 r  inputControl/ALU_Result[15]_i_38/O
                         net (fo=1, routed)           0.000     6.201    inputControl/ALU_Result[15]_i_38_n_0
    SLICE_X9Y4           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.733 r  inputControl/ALU_Result_reg[15]_i_22/CO[3]
                         net (fo=1, routed)           0.000     6.733    inputControl/ALU_Result_reg[15]_i_22_n_0
    SLICE_X9Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.847 r  inputControl/ALU_Result_reg[15]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.847    inputControl/ALU_Result_reg[15]_i_13_n_0
    SLICE_X9Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.961 r  inputControl/ALU_Result_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.961    inputControl/ALU_Result_reg[15]_i_4_n_0
    SLICE_X9Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.075 r  inputControl/ALU_Result_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.075    inputControl/ALU_Result_reg[15]_i_3_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.346 r  inputControl/ALU_Result_reg[15]_i_2/CO[0]
                         net (fo=20, routed)          0.935     8.281    inputControl/ALU_Result0__0[15]
    SLICE_X10Y4          LUT3 (Prop_lut3_I0_O)        0.373     8.654 r  inputControl/ALU_Result[14]_i_19/O
                         net (fo=1, routed)           0.000     8.654    inputControl/ALU_Result[14]_i_19_n_0
    SLICE_X10Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.187 r  inputControl/ALU_Result_reg[14]_i_11/CO[3]
                         net (fo=1, routed)           0.000     9.187    inputControl/ALU_Result_reg[14]_i_11_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.304 r  inputControl/ALU_Result_reg[14]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.304    inputControl/ALU_Result_reg[14]_i_6_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.421 r  inputControl/ALU_Result_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.421    inputControl/ALU_Result_reg[14]_i_3_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.578 r  inputControl/ALU_Result_reg[14]_i_2/CO[1]
                         net (fo=20, routed)          0.726    10.305    inputControl/ALU_Result0__0[14]
    SLICE_X8Y4           LUT3 (Prop_lut3_I0_O)        0.332    10.637 r  inputControl/ALU_Result[13]_i_23/O
                         net (fo=1, routed)           0.000    10.637    inputControl/ALU_Result[13]_i_23_n_0
    SLICE_X8Y4           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.170 r  inputControl/ALU_Result_reg[13]_i_16/CO[3]
                         net (fo=1, routed)           0.000    11.170    inputControl/ALU_Result_reg[13]_i_16_n_0
    SLICE_X8Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.287 r  inputControl/ALU_Result_reg[13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.287    inputControl/ALU_Result_reg[13]_i_11_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.404 r  inputControl/ALU_Result_reg[13]_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.404    inputControl/ALU_Result_reg[13]_i_6_n_0
    SLICE_X8Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.521 r  inputControl/ALU_Result_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.521    inputControl/ALU_Result_reg[13]_i_3_n_0
    SLICE_X8Y8           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.678 r  inputControl/ALU_Result_reg[13]_i_2/CO[1]
                         net (fo=20, routed)          0.781    12.459    inputControl/ALU_Result0__0[13]
    SLICE_X8Y11          LUT3 (Prop_lut3_I0_O)        0.332    12.791 r  inputControl/ALU_Result[12]_i_19/O
                         net (fo=1, routed)           0.000    12.791    inputControl/ALU_Result[12]_i_19_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.324 r  inputControl/ALU_Result_reg[12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    13.324    inputControl/ALU_Result_reg[12]_i_11_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.441 r  inputControl/ALU_Result_reg[12]_i_6/CO[3]
                         net (fo=1, routed)           0.000    13.441    inputControl/ALU_Result_reg[12]_i_6_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.558 r  inputControl/ALU_Result_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.558    inputControl/ALU_Result_reg[12]_i_3_n_0
    SLICE_X8Y14          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.715 r  inputControl/ALU_Result_reg[12]_i_2/CO[1]
                         net (fo=20, routed)          0.804    14.519    inputControl/ALU_Result0__0[12]
    SLICE_X7Y10          LUT3 (Prop_lut3_I0_O)        0.332    14.851 r  inputControl/ALU_Result[11]_i_23/O
                         net (fo=1, routed)           0.000    14.851    inputControl/ALU_Result[11]_i_23_n_0
    SLICE_X7Y10          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.401 r  inputControl/ALU_Result_reg[11]_i_16/CO[3]
                         net (fo=1, routed)           0.000    15.401    inputControl/ALU_Result_reg[11]_i_16_n_0
    SLICE_X7Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.515 r  inputControl/ALU_Result_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    15.515    inputControl/ALU_Result_reg[11]_i_11_n_0
    SLICE_X7Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.629 r  inputControl/ALU_Result_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.629    inputControl/ALU_Result_reg[11]_i_6_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.743 r  inputControl/ALU_Result_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.743    inputControl/ALU_Result_reg[11]_i_3_n_0
    SLICE_X7Y14          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.900 r  inputControl/ALU_Result_reg[11]_i_2/CO[1]
                         net (fo=20, routed)          0.683    16.582    inputControl/ALU_Result0__0[11]
    SLICE_X7Y15          LUT3 (Prop_lut3_I0_O)        0.329    16.911 r  inputControl/ALU_Result[10]_i_23/O
                         net (fo=1, routed)           0.000    16.911    inputControl/ALU_Result[10]_i_23_n_0
    SLICE_X7Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.461 r  inputControl/ALU_Result_reg[10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    17.461    inputControl/ALU_Result_reg[10]_i_16_n_0
    SLICE_X7Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.575 r  inputControl/ALU_Result_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    17.575    inputControl/ALU_Result_reg[10]_i_11_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.689 r  inputControl/ALU_Result_reg[10]_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.689    inputControl/ALU_Result_reg[10]_i_6_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.803 r  inputControl/ALU_Result_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.803    inputControl/ALU_Result_reg[10]_i_3_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.960 r  inputControl/ALU_Result_reg[10]_i_2/CO[1]
                         net (fo=20, routed)          0.883    18.844    inputControl/ALU_Result0__0[10]
    SLICE_X8Y17          LUT3 (Prop_lut3_I0_O)        0.329    19.173 r  inputControl/ALU_Result[9]_i_23/O
                         net (fo=1, routed)           0.000    19.173    inputControl/ALU_Result[9]_i_23_n_0
    SLICE_X8Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.706 r  inputControl/ALU_Result_reg[9]_i_16/CO[3]
                         net (fo=1, routed)           0.000    19.706    inputControl/ALU_Result_reg[9]_i_16_n_0
    SLICE_X8Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.823 r  inputControl/ALU_Result_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000    19.823    inputControl/ALU_Result_reg[9]_i_11_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.940 r  inputControl/ALU_Result_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.940    inputControl/ALU_Result_reg[9]_i_6_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.057 r  inputControl/ALU_Result_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.057    inputControl/ALU_Result_reg[9]_i_3_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.214 r  inputControl/ALU_Result_reg[9]_i_2/CO[1]
                         net (fo=20, routed)          0.599    20.813    inputControl/ALU_Result0__0[9]
    SLICE_X9Y19          LUT3 (Prop_lut3_I0_O)        0.332    21.145 r  inputControl/ALU_Result[8]_i_23/O
                         net (fo=1, routed)           0.000    21.145    inputControl/ALU_Result[8]_i_23_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.695 r  inputControl/ALU_Result_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.695    inputControl/ALU_Result_reg[8]_i_16_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.809 r  inputControl/ALU_Result_reg[8]_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.809    inputControl/ALU_Result_reg[8]_i_11_n_0
    SLICE_X9Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.923 r  inputControl/ALU_Result_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.923    inputControl/ALU_Result_reg[8]_i_6_n_0
    SLICE_X9Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.037 r  inputControl/ALU_Result_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.037    inputControl/ALU_Result_reg[8]_i_3_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.194 r  inputControl/ALU_Result_reg[8]_i_2/CO[1]
                         net (fo=20, routed)          0.598    22.792    inputControl/ALU_Result0__0[8]
    SLICE_X8Y22          LUT3 (Prop_lut3_I0_O)        0.329    23.121 r  inputControl/ALU_Result[7]_i_23/O
                         net (fo=1, routed)           0.000    23.121    inputControl/ALU_Result[7]_i_23_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.654 r  inputControl/ALU_Result_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    23.654    inputControl/ALU_Result_reg[7]_i_16_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.771 r  inputControl/ALU_Result_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000    23.771    inputControl/ALU_Result_reg[7]_i_11_n_0
    SLICE_X8Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.888 r  inputControl/ALU_Result_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.009    23.897    inputControl/ALU_Result_reg[7]_i_6_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.014 r  inputControl/ALU_Result_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    24.014    inputControl/ALU_Result_reg[7]_i_3_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.171 r  inputControl/ALU_Result_reg[7]_i_2/CO[1]
                         net (fo=20, routed)          0.585    24.756    inputControl/ALU_Result0__0[7]
    SLICE_X9Y25          LUT3 (Prop_lut3_I0_O)        0.332    25.088 r  inputControl/ALU_Result[6]_i_23/O
                         net (fo=1, routed)           0.000    25.088    inputControl/ALU_Result[6]_i_23_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.638 r  inputControl/ALU_Result_reg[6]_i_16/CO[3]
                         net (fo=1, routed)           0.000    25.638    inputControl/ALU_Result_reg[6]_i_16_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.752 r  inputControl/ALU_Result_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.752    inputControl/ALU_Result_reg[6]_i_11_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.866 r  inputControl/ALU_Result_reg[6]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.866    inputControl/ALU_Result_reg[6]_i_6_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.980 r  inputControl/ALU_Result_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    25.980    inputControl/ALU_Result_reg[6]_i_3_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.137 r  inputControl/ALU_Result_reg[6]_i_2/CO[1]
                         net (fo=20, routed)          0.705    26.842    inputControl/ALU_Result0__0[6]
    SLICE_X10Y27         LUT3 (Prop_lut3_I0_O)        0.329    27.171 r  inputControl/ALU_Result[5]_i_23/O
                         net (fo=1, routed)           0.000    27.171    inputControl/ALU_Result[5]_i_23_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.704 r  inputControl/ALU_Result_reg[5]_i_16/CO[3]
                         net (fo=1, routed)           0.000    27.704    inputControl/ALU_Result_reg[5]_i_16_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.821 r  inputControl/ALU_Result_reg[5]_i_11/CO[3]
                         net (fo=1, routed)           0.000    27.821    inputControl/ALU_Result_reg[5]_i_11_n_0
    SLICE_X10Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.938 r  inputControl/ALU_Result_reg[5]_i_6/CO[3]
                         net (fo=1, routed)           0.000    27.938    inputControl/ALU_Result_reg[5]_i_6_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.055 r  inputControl/ALU_Result_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    28.055    inputControl/ALU_Result_reg[5]_i_3_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.212 r  inputControl/ALU_Result_reg[5]_i_2/CO[1]
                         net (fo=20, routed)          0.910    29.121    inputControl/ALU_Result0__0[5]
    SLICE_X11Y33         LUT3 (Prop_lut3_I0_O)        0.332    29.453 r  inputControl/ALU_Result[4]_i_10/O
                         net (fo=1, routed)           0.000    29.453    inputControl/ALU_Result[4]_i_10_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.985 r  inputControl/ALU_Result_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    29.985    inputControl/ALU_Result_reg[4]_i_3_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.142 r  inputControl/ALU_Result_reg[4]_i_2/CO[1]
                         net (fo=20, routed)          0.599    30.741    inputControl/ALU_Result0__0[4]
    SLICE_X10Y33         LUT3 (Prop_lut3_I0_O)        0.329    31.070 r  inputControl/ALU_Result[3]_i_23/O
                         net (fo=1, routed)           0.000    31.070    inputControl/ALU_Result[3]_i_23_n_0
    SLICE_X10Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.603 r  inputControl/ALU_Result_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    31.603    inputControl/ALU_Result_reg[3]_i_16_n_0
    SLICE_X10Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.720 r  inputControl/ALU_Result_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    31.720    inputControl/ALU_Result_reg[3]_i_11_n_0
    SLICE_X10Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.837 r  inputControl/ALU_Result_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.837    inputControl/ALU_Result_reg[3]_i_6_n_0
    SLICE_X10Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.954 r  inputControl/ALU_Result_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    31.954    inputControl/ALU_Result_reg[3]_i_3_n_0
    SLICE_X10Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.111 r  inputControl/ALU_Result_reg[3]_i_2/CO[1]
                         net (fo=20, routed)          0.738    32.849    inputControl/ALU_Result0__0[3]
    SLICE_X9Y34          LUT3 (Prop_lut3_I0_O)        0.332    33.181 r  inputControl/ALU_Result[2]_i_23/O
                         net (fo=1, routed)           0.000    33.181    inputControl/ALU_Result[2]_i_23_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.731 r  inputControl/ALU_Result_reg[2]_i_16/CO[3]
                         net (fo=1, routed)           0.000    33.731    inputControl/ALU_Result_reg[2]_i_16_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.845 r  inputControl/ALU_Result_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    33.845    inputControl/ALU_Result_reg[2]_i_11_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.959 r  inputControl/ALU_Result_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000    33.959    inputControl/ALU_Result_reg[2]_i_6_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.073 r  inputControl/ALU_Result_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    34.073    inputControl/ALU_Result_reg[2]_i_3_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.230 r  inputControl/ALU_Result_reg[2]_i_2/CO[1]
                         net (fo=20, routed)          0.709    34.939    inputControl/ALU_Result0__0[2]
    SLICE_X8Y36          LUT3 (Prop_lut3_I0_O)        0.329    35.268 r  inputControl/ALU_Result[1]_i_23/O
                         net (fo=1, routed)           0.000    35.268    inputControl/ALU_Result[1]_i_23_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.801 r  inputControl/ALU_Result_reg[1]_i_16/CO[3]
                         net (fo=1, routed)           0.000    35.801    inputControl/ALU_Result_reg[1]_i_16_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.918 r  inputControl/ALU_Result_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.000    35.918    inputControl/ALU_Result_reg[1]_i_11_n_0
    SLICE_X8Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.035 r  inputControl/ALU_Result_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000    36.035    inputControl/ALU_Result_reg[1]_i_6_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.152 r  inputControl/ALU_Result_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    36.152    inputControl/ALU_Result_reg[1]_i_3_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.309 r  inputControl/ALU_Result_reg[1]_i_2/CO[1]
                         net (fo=20, routed)          0.675    36.983    inputControl/ALU_Result0__0[1]
    SLICE_X9Y39          LUT3 (Prop_lut3_I0_O)        0.332    37.315 r  inputControl/ALU_Result[0]_i_22/O
                         net (fo=1, routed)           0.000    37.315    inputControl/ALU_Result[0]_i_22_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.865 r  inputControl/ALU_Result_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.865    inputControl/ALU_Result_reg[0]_i_15_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.979 r  inputControl/ALU_Result_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000    37.979    inputControl/ALU_Result_reg[0]_i_10_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.093 r  inputControl/ALU_Result_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    38.093    inputControl/ALU_Result_reg[0]_i_5_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.207 r  inputControl/ALU_Result_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.207    inputControl/ALU_Result_reg[0]_i_3_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    38.478 r  inputControl/ALU_Result_reg[0]_i_2/CO[0]
                         net (fo=1, routed)           0.299    38.777    ALU/ALU_Result0__0[0]
    SLICE_X11Y43         LUT5 (Prop_lut5_I1_O)        0.373    39.150 r  ALU/ALU_Result[0]_i_1/O
                         net (fo=1, routed)           0.000    39.150    ALU/p_0_in[0]
    SLICE_X11Y43         FDRE                                         r  ALU/ALU_Result_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.451    14.792    ALU/clk_IBUF_BUFG
    SLICE_X11Y43         FDRE                                         r  ALU/ALU_Result_reg[0]/C
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X11Y43         FDRE (Setup_fdre_C_D)        0.031    15.048    ALU/ALU_Result_reg[0]
  -------------------------------------------------------------------
                         required time                         15.048    
                         arrival time                         -39.150    
  -------------------------------------------------------------------
                         slack                                -24.102    

Slack (VIOLATED) :        -21.990ns  (required time - arrival time)
  Source:                 inputControl/B_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ALU/ALU_Result_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        31.946ns  (logic 20.818ns (65.166%)  route 11.128ns (34.834%))
  Logic Levels:           86  (CARRY4=70 LUT2=1 LUT3=14 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.569     5.090    inputControl/clk_IBUF_BUFG
    SLICE_X8Y4           FDRE                                         r  inputControl/B_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y4           FDRE (Prop_fdre_C_Q)         0.518     5.608 r  inputControl/B_reg_reg[0]/Q
                         net (fo=21, routed)          0.469     6.077    inputControl/B_reg_reg[11]_0[0]
    SLICE_X9Y4           LUT2 (Prop_lut2_I0_O)        0.124     6.201 r  inputControl/ALU_Result[15]_i_38/O
                         net (fo=1, routed)           0.000     6.201    inputControl/ALU_Result[15]_i_38_n_0
    SLICE_X9Y4           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.733 r  inputControl/ALU_Result_reg[15]_i_22/CO[3]
                         net (fo=1, routed)           0.000     6.733    inputControl/ALU_Result_reg[15]_i_22_n_0
    SLICE_X9Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.847 r  inputControl/ALU_Result_reg[15]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.847    inputControl/ALU_Result_reg[15]_i_13_n_0
    SLICE_X9Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.961 r  inputControl/ALU_Result_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.961    inputControl/ALU_Result_reg[15]_i_4_n_0
    SLICE_X9Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.075 r  inputControl/ALU_Result_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.075    inputControl/ALU_Result_reg[15]_i_3_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.346 r  inputControl/ALU_Result_reg[15]_i_2/CO[0]
                         net (fo=20, routed)          0.935     8.281    inputControl/ALU_Result0__0[15]
    SLICE_X10Y4          LUT3 (Prop_lut3_I0_O)        0.373     8.654 r  inputControl/ALU_Result[14]_i_19/O
                         net (fo=1, routed)           0.000     8.654    inputControl/ALU_Result[14]_i_19_n_0
    SLICE_X10Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.187 r  inputControl/ALU_Result_reg[14]_i_11/CO[3]
                         net (fo=1, routed)           0.000     9.187    inputControl/ALU_Result_reg[14]_i_11_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.304 r  inputControl/ALU_Result_reg[14]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.304    inputControl/ALU_Result_reg[14]_i_6_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.421 r  inputControl/ALU_Result_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.421    inputControl/ALU_Result_reg[14]_i_3_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.578 r  inputControl/ALU_Result_reg[14]_i_2/CO[1]
                         net (fo=20, routed)          0.726    10.305    inputControl/ALU_Result0__0[14]
    SLICE_X8Y4           LUT3 (Prop_lut3_I0_O)        0.332    10.637 r  inputControl/ALU_Result[13]_i_23/O
                         net (fo=1, routed)           0.000    10.637    inputControl/ALU_Result[13]_i_23_n_0
    SLICE_X8Y4           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.170 r  inputControl/ALU_Result_reg[13]_i_16/CO[3]
                         net (fo=1, routed)           0.000    11.170    inputControl/ALU_Result_reg[13]_i_16_n_0
    SLICE_X8Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.287 r  inputControl/ALU_Result_reg[13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.287    inputControl/ALU_Result_reg[13]_i_11_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.404 r  inputControl/ALU_Result_reg[13]_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.404    inputControl/ALU_Result_reg[13]_i_6_n_0
    SLICE_X8Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.521 r  inputControl/ALU_Result_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.521    inputControl/ALU_Result_reg[13]_i_3_n_0
    SLICE_X8Y8           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.678 r  inputControl/ALU_Result_reg[13]_i_2/CO[1]
                         net (fo=20, routed)          0.781    12.459    inputControl/ALU_Result0__0[13]
    SLICE_X8Y11          LUT3 (Prop_lut3_I0_O)        0.332    12.791 r  inputControl/ALU_Result[12]_i_19/O
                         net (fo=1, routed)           0.000    12.791    inputControl/ALU_Result[12]_i_19_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.324 r  inputControl/ALU_Result_reg[12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    13.324    inputControl/ALU_Result_reg[12]_i_11_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.441 r  inputControl/ALU_Result_reg[12]_i_6/CO[3]
                         net (fo=1, routed)           0.000    13.441    inputControl/ALU_Result_reg[12]_i_6_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.558 r  inputControl/ALU_Result_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.558    inputControl/ALU_Result_reg[12]_i_3_n_0
    SLICE_X8Y14          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.715 r  inputControl/ALU_Result_reg[12]_i_2/CO[1]
                         net (fo=20, routed)          0.804    14.519    inputControl/ALU_Result0__0[12]
    SLICE_X7Y10          LUT3 (Prop_lut3_I0_O)        0.332    14.851 r  inputControl/ALU_Result[11]_i_23/O
                         net (fo=1, routed)           0.000    14.851    inputControl/ALU_Result[11]_i_23_n_0
    SLICE_X7Y10          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.401 r  inputControl/ALU_Result_reg[11]_i_16/CO[3]
                         net (fo=1, routed)           0.000    15.401    inputControl/ALU_Result_reg[11]_i_16_n_0
    SLICE_X7Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.515 r  inputControl/ALU_Result_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    15.515    inputControl/ALU_Result_reg[11]_i_11_n_0
    SLICE_X7Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.629 r  inputControl/ALU_Result_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.629    inputControl/ALU_Result_reg[11]_i_6_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.743 r  inputControl/ALU_Result_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.743    inputControl/ALU_Result_reg[11]_i_3_n_0
    SLICE_X7Y14          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.900 r  inputControl/ALU_Result_reg[11]_i_2/CO[1]
                         net (fo=20, routed)          0.683    16.582    inputControl/ALU_Result0__0[11]
    SLICE_X7Y15          LUT3 (Prop_lut3_I0_O)        0.329    16.911 r  inputControl/ALU_Result[10]_i_23/O
                         net (fo=1, routed)           0.000    16.911    inputControl/ALU_Result[10]_i_23_n_0
    SLICE_X7Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.461 r  inputControl/ALU_Result_reg[10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    17.461    inputControl/ALU_Result_reg[10]_i_16_n_0
    SLICE_X7Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.575 r  inputControl/ALU_Result_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    17.575    inputControl/ALU_Result_reg[10]_i_11_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.689 r  inputControl/ALU_Result_reg[10]_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.689    inputControl/ALU_Result_reg[10]_i_6_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.803 r  inputControl/ALU_Result_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.803    inputControl/ALU_Result_reg[10]_i_3_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.960 r  inputControl/ALU_Result_reg[10]_i_2/CO[1]
                         net (fo=20, routed)          0.883    18.844    inputControl/ALU_Result0__0[10]
    SLICE_X8Y17          LUT3 (Prop_lut3_I0_O)        0.329    19.173 r  inputControl/ALU_Result[9]_i_23/O
                         net (fo=1, routed)           0.000    19.173    inputControl/ALU_Result[9]_i_23_n_0
    SLICE_X8Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.706 r  inputControl/ALU_Result_reg[9]_i_16/CO[3]
                         net (fo=1, routed)           0.000    19.706    inputControl/ALU_Result_reg[9]_i_16_n_0
    SLICE_X8Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.823 r  inputControl/ALU_Result_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000    19.823    inputControl/ALU_Result_reg[9]_i_11_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.940 r  inputControl/ALU_Result_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.940    inputControl/ALU_Result_reg[9]_i_6_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.057 r  inputControl/ALU_Result_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.057    inputControl/ALU_Result_reg[9]_i_3_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.214 r  inputControl/ALU_Result_reg[9]_i_2/CO[1]
                         net (fo=20, routed)          0.599    20.813    inputControl/ALU_Result0__0[9]
    SLICE_X9Y19          LUT3 (Prop_lut3_I0_O)        0.332    21.145 r  inputControl/ALU_Result[8]_i_23/O
                         net (fo=1, routed)           0.000    21.145    inputControl/ALU_Result[8]_i_23_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.695 r  inputControl/ALU_Result_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.695    inputControl/ALU_Result_reg[8]_i_16_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.809 r  inputControl/ALU_Result_reg[8]_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.809    inputControl/ALU_Result_reg[8]_i_11_n_0
    SLICE_X9Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.923 r  inputControl/ALU_Result_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.923    inputControl/ALU_Result_reg[8]_i_6_n_0
    SLICE_X9Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.037 r  inputControl/ALU_Result_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.037    inputControl/ALU_Result_reg[8]_i_3_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.194 r  inputControl/ALU_Result_reg[8]_i_2/CO[1]
                         net (fo=20, routed)          0.598    22.792    inputControl/ALU_Result0__0[8]
    SLICE_X8Y22          LUT3 (Prop_lut3_I0_O)        0.329    23.121 r  inputControl/ALU_Result[7]_i_23/O
                         net (fo=1, routed)           0.000    23.121    inputControl/ALU_Result[7]_i_23_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.654 r  inputControl/ALU_Result_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    23.654    inputControl/ALU_Result_reg[7]_i_16_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.771 r  inputControl/ALU_Result_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000    23.771    inputControl/ALU_Result_reg[7]_i_11_n_0
    SLICE_X8Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.888 r  inputControl/ALU_Result_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.009    23.897    inputControl/ALU_Result_reg[7]_i_6_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.014 r  inputControl/ALU_Result_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    24.014    inputControl/ALU_Result_reg[7]_i_3_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.171 r  inputControl/ALU_Result_reg[7]_i_2/CO[1]
                         net (fo=20, routed)          0.585    24.756    inputControl/ALU_Result0__0[7]
    SLICE_X9Y25          LUT3 (Prop_lut3_I0_O)        0.332    25.088 r  inputControl/ALU_Result[6]_i_23/O
                         net (fo=1, routed)           0.000    25.088    inputControl/ALU_Result[6]_i_23_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.638 r  inputControl/ALU_Result_reg[6]_i_16/CO[3]
                         net (fo=1, routed)           0.000    25.638    inputControl/ALU_Result_reg[6]_i_16_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.752 r  inputControl/ALU_Result_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.752    inputControl/ALU_Result_reg[6]_i_11_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.866 r  inputControl/ALU_Result_reg[6]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.866    inputControl/ALU_Result_reg[6]_i_6_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.980 r  inputControl/ALU_Result_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    25.980    inputControl/ALU_Result_reg[6]_i_3_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.137 r  inputControl/ALU_Result_reg[6]_i_2/CO[1]
                         net (fo=20, routed)          0.705    26.842    inputControl/ALU_Result0__0[6]
    SLICE_X10Y27         LUT3 (Prop_lut3_I0_O)        0.329    27.171 r  inputControl/ALU_Result[5]_i_23/O
                         net (fo=1, routed)           0.000    27.171    inputControl/ALU_Result[5]_i_23_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.704 r  inputControl/ALU_Result_reg[5]_i_16/CO[3]
                         net (fo=1, routed)           0.000    27.704    inputControl/ALU_Result_reg[5]_i_16_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.821 r  inputControl/ALU_Result_reg[5]_i_11/CO[3]
                         net (fo=1, routed)           0.000    27.821    inputControl/ALU_Result_reg[5]_i_11_n_0
    SLICE_X10Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.938 r  inputControl/ALU_Result_reg[5]_i_6/CO[3]
                         net (fo=1, routed)           0.000    27.938    inputControl/ALU_Result_reg[5]_i_6_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.055 r  inputControl/ALU_Result_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    28.055    inputControl/ALU_Result_reg[5]_i_3_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.212 r  inputControl/ALU_Result_reg[5]_i_2/CO[1]
                         net (fo=20, routed)          0.910    29.121    inputControl/ALU_Result0__0[5]
    SLICE_X11Y33         LUT3 (Prop_lut3_I0_O)        0.332    29.453 r  inputControl/ALU_Result[4]_i_10/O
                         net (fo=1, routed)           0.000    29.453    inputControl/ALU_Result[4]_i_10_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.985 r  inputControl/ALU_Result_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    29.985    inputControl/ALU_Result_reg[4]_i_3_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.142 r  inputControl/ALU_Result_reg[4]_i_2/CO[1]
                         net (fo=20, routed)          0.599    30.741    inputControl/ALU_Result0__0[4]
    SLICE_X10Y33         LUT3 (Prop_lut3_I0_O)        0.329    31.070 r  inputControl/ALU_Result[3]_i_23/O
                         net (fo=1, routed)           0.000    31.070    inputControl/ALU_Result[3]_i_23_n_0
    SLICE_X10Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.603 r  inputControl/ALU_Result_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    31.603    inputControl/ALU_Result_reg[3]_i_16_n_0
    SLICE_X10Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.720 r  inputControl/ALU_Result_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    31.720    inputControl/ALU_Result_reg[3]_i_11_n_0
    SLICE_X10Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.837 r  inputControl/ALU_Result_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.837    inputControl/ALU_Result_reg[3]_i_6_n_0
    SLICE_X10Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.954 r  inputControl/ALU_Result_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    31.954    inputControl/ALU_Result_reg[3]_i_3_n_0
    SLICE_X10Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.111 r  inputControl/ALU_Result_reg[3]_i_2/CO[1]
                         net (fo=20, routed)          0.738    32.849    inputControl/ALU_Result0__0[3]
    SLICE_X9Y34          LUT3 (Prop_lut3_I0_O)        0.332    33.181 r  inputControl/ALU_Result[2]_i_23/O
                         net (fo=1, routed)           0.000    33.181    inputControl/ALU_Result[2]_i_23_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.731 r  inputControl/ALU_Result_reg[2]_i_16/CO[3]
                         net (fo=1, routed)           0.000    33.731    inputControl/ALU_Result_reg[2]_i_16_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.845 r  inputControl/ALU_Result_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    33.845    inputControl/ALU_Result_reg[2]_i_11_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.959 r  inputControl/ALU_Result_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000    33.959    inputControl/ALU_Result_reg[2]_i_6_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.073 r  inputControl/ALU_Result_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    34.073    inputControl/ALU_Result_reg[2]_i_3_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.230 r  inputControl/ALU_Result_reg[2]_i_2/CO[1]
                         net (fo=20, routed)          0.709    34.939    inputControl/ALU_Result0__0[2]
    SLICE_X8Y36          LUT3 (Prop_lut3_I0_O)        0.329    35.268 r  inputControl/ALU_Result[1]_i_23/O
                         net (fo=1, routed)           0.000    35.268    inputControl/ALU_Result[1]_i_23_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.801 r  inputControl/ALU_Result_reg[1]_i_16/CO[3]
                         net (fo=1, routed)           0.000    35.801    inputControl/ALU_Result_reg[1]_i_16_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.918 r  inputControl/ALU_Result_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.000    35.918    inputControl/ALU_Result_reg[1]_i_11_n_0
    SLICE_X8Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.035 r  inputControl/ALU_Result_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000    36.035    inputControl/ALU_Result_reg[1]_i_6_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.152 r  inputControl/ALU_Result_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    36.152    inputControl/ALU_Result_reg[1]_i_3_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.309 r  inputControl/ALU_Result_reg[1]_i_2/CO[1]
                         net (fo=20, routed)          0.396    36.704    ALU/ALU_Result0__0[1]
    SLICE_X11Y40         LUT5 (Prop_lut5_I1_O)        0.332    37.036 r  ALU/ALU_Result[1]_i_1/O
                         net (fo=1, routed)           0.000    37.036    ALU/p_0_in[1]
    SLICE_X11Y40         FDRE                                         r  ALU/ALU_Result_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.449    14.790    ALU/clk_IBUF_BUFG
    SLICE_X11Y40         FDRE                                         r  ALU/ALU_Result_reg[1]/C
                         clock pessimism              0.260    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X11Y40         FDRE (Setup_fdre_C_D)        0.031    15.046    ALU/ALU_Result_reg[1]
  -------------------------------------------------------------------
                         required time                         15.046    
                         arrival time                         -37.036    
  -------------------------------------------------------------------
                         slack                                -21.990    

Slack (VIOLATED) :        -19.937ns  (required time - arrival time)
  Source:                 inputControl/B_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ALU/ALU_Result_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        29.891ns  (logic 19.445ns (65.052%)  route 10.446ns (34.948%))
  Logic Levels:           80  (CARRY4=65 LUT2=1 LUT3=13 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.569     5.090    inputControl/clk_IBUF_BUFG
    SLICE_X8Y4           FDRE                                         r  inputControl/B_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y4           FDRE (Prop_fdre_C_Q)         0.518     5.608 r  inputControl/B_reg_reg[0]/Q
                         net (fo=21, routed)          0.469     6.077    inputControl/B_reg_reg[11]_0[0]
    SLICE_X9Y4           LUT2 (Prop_lut2_I0_O)        0.124     6.201 r  inputControl/ALU_Result[15]_i_38/O
                         net (fo=1, routed)           0.000     6.201    inputControl/ALU_Result[15]_i_38_n_0
    SLICE_X9Y4           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.733 r  inputControl/ALU_Result_reg[15]_i_22/CO[3]
                         net (fo=1, routed)           0.000     6.733    inputControl/ALU_Result_reg[15]_i_22_n_0
    SLICE_X9Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.847 r  inputControl/ALU_Result_reg[15]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.847    inputControl/ALU_Result_reg[15]_i_13_n_0
    SLICE_X9Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.961 r  inputControl/ALU_Result_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.961    inputControl/ALU_Result_reg[15]_i_4_n_0
    SLICE_X9Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.075 r  inputControl/ALU_Result_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.075    inputControl/ALU_Result_reg[15]_i_3_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.346 r  inputControl/ALU_Result_reg[15]_i_2/CO[0]
                         net (fo=20, routed)          0.935     8.281    inputControl/ALU_Result0__0[15]
    SLICE_X10Y4          LUT3 (Prop_lut3_I0_O)        0.373     8.654 r  inputControl/ALU_Result[14]_i_19/O
                         net (fo=1, routed)           0.000     8.654    inputControl/ALU_Result[14]_i_19_n_0
    SLICE_X10Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.187 r  inputControl/ALU_Result_reg[14]_i_11/CO[3]
                         net (fo=1, routed)           0.000     9.187    inputControl/ALU_Result_reg[14]_i_11_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.304 r  inputControl/ALU_Result_reg[14]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.304    inputControl/ALU_Result_reg[14]_i_6_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.421 r  inputControl/ALU_Result_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.421    inputControl/ALU_Result_reg[14]_i_3_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.578 r  inputControl/ALU_Result_reg[14]_i_2/CO[1]
                         net (fo=20, routed)          0.726    10.305    inputControl/ALU_Result0__0[14]
    SLICE_X8Y4           LUT3 (Prop_lut3_I0_O)        0.332    10.637 r  inputControl/ALU_Result[13]_i_23/O
                         net (fo=1, routed)           0.000    10.637    inputControl/ALU_Result[13]_i_23_n_0
    SLICE_X8Y4           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.170 r  inputControl/ALU_Result_reg[13]_i_16/CO[3]
                         net (fo=1, routed)           0.000    11.170    inputControl/ALU_Result_reg[13]_i_16_n_0
    SLICE_X8Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.287 r  inputControl/ALU_Result_reg[13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.287    inputControl/ALU_Result_reg[13]_i_11_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.404 r  inputControl/ALU_Result_reg[13]_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.404    inputControl/ALU_Result_reg[13]_i_6_n_0
    SLICE_X8Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.521 r  inputControl/ALU_Result_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.521    inputControl/ALU_Result_reg[13]_i_3_n_0
    SLICE_X8Y8           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.678 r  inputControl/ALU_Result_reg[13]_i_2/CO[1]
                         net (fo=20, routed)          0.781    12.459    inputControl/ALU_Result0__0[13]
    SLICE_X8Y11          LUT3 (Prop_lut3_I0_O)        0.332    12.791 r  inputControl/ALU_Result[12]_i_19/O
                         net (fo=1, routed)           0.000    12.791    inputControl/ALU_Result[12]_i_19_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.324 r  inputControl/ALU_Result_reg[12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    13.324    inputControl/ALU_Result_reg[12]_i_11_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.441 r  inputControl/ALU_Result_reg[12]_i_6/CO[3]
                         net (fo=1, routed)           0.000    13.441    inputControl/ALU_Result_reg[12]_i_6_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.558 r  inputControl/ALU_Result_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.558    inputControl/ALU_Result_reg[12]_i_3_n_0
    SLICE_X8Y14          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.715 r  inputControl/ALU_Result_reg[12]_i_2/CO[1]
                         net (fo=20, routed)          0.804    14.519    inputControl/ALU_Result0__0[12]
    SLICE_X7Y10          LUT3 (Prop_lut3_I0_O)        0.332    14.851 r  inputControl/ALU_Result[11]_i_23/O
                         net (fo=1, routed)           0.000    14.851    inputControl/ALU_Result[11]_i_23_n_0
    SLICE_X7Y10          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.401 r  inputControl/ALU_Result_reg[11]_i_16/CO[3]
                         net (fo=1, routed)           0.000    15.401    inputControl/ALU_Result_reg[11]_i_16_n_0
    SLICE_X7Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.515 r  inputControl/ALU_Result_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    15.515    inputControl/ALU_Result_reg[11]_i_11_n_0
    SLICE_X7Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.629 r  inputControl/ALU_Result_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.629    inputControl/ALU_Result_reg[11]_i_6_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.743 r  inputControl/ALU_Result_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.743    inputControl/ALU_Result_reg[11]_i_3_n_0
    SLICE_X7Y14          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.900 r  inputControl/ALU_Result_reg[11]_i_2/CO[1]
                         net (fo=20, routed)          0.683    16.582    inputControl/ALU_Result0__0[11]
    SLICE_X7Y15          LUT3 (Prop_lut3_I0_O)        0.329    16.911 r  inputControl/ALU_Result[10]_i_23/O
                         net (fo=1, routed)           0.000    16.911    inputControl/ALU_Result[10]_i_23_n_0
    SLICE_X7Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.461 r  inputControl/ALU_Result_reg[10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    17.461    inputControl/ALU_Result_reg[10]_i_16_n_0
    SLICE_X7Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.575 r  inputControl/ALU_Result_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    17.575    inputControl/ALU_Result_reg[10]_i_11_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.689 r  inputControl/ALU_Result_reg[10]_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.689    inputControl/ALU_Result_reg[10]_i_6_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.803 r  inputControl/ALU_Result_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.803    inputControl/ALU_Result_reg[10]_i_3_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.960 r  inputControl/ALU_Result_reg[10]_i_2/CO[1]
                         net (fo=20, routed)          0.883    18.844    inputControl/ALU_Result0__0[10]
    SLICE_X8Y17          LUT3 (Prop_lut3_I0_O)        0.329    19.173 r  inputControl/ALU_Result[9]_i_23/O
                         net (fo=1, routed)           0.000    19.173    inputControl/ALU_Result[9]_i_23_n_0
    SLICE_X8Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.706 r  inputControl/ALU_Result_reg[9]_i_16/CO[3]
                         net (fo=1, routed)           0.000    19.706    inputControl/ALU_Result_reg[9]_i_16_n_0
    SLICE_X8Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.823 r  inputControl/ALU_Result_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000    19.823    inputControl/ALU_Result_reg[9]_i_11_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.940 r  inputControl/ALU_Result_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.940    inputControl/ALU_Result_reg[9]_i_6_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.057 r  inputControl/ALU_Result_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.057    inputControl/ALU_Result_reg[9]_i_3_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.214 r  inputControl/ALU_Result_reg[9]_i_2/CO[1]
                         net (fo=20, routed)          0.599    20.813    inputControl/ALU_Result0__0[9]
    SLICE_X9Y19          LUT3 (Prop_lut3_I0_O)        0.332    21.145 r  inputControl/ALU_Result[8]_i_23/O
                         net (fo=1, routed)           0.000    21.145    inputControl/ALU_Result[8]_i_23_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.695 r  inputControl/ALU_Result_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.695    inputControl/ALU_Result_reg[8]_i_16_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.809 r  inputControl/ALU_Result_reg[8]_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.809    inputControl/ALU_Result_reg[8]_i_11_n_0
    SLICE_X9Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.923 r  inputControl/ALU_Result_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.923    inputControl/ALU_Result_reg[8]_i_6_n_0
    SLICE_X9Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.037 r  inputControl/ALU_Result_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.037    inputControl/ALU_Result_reg[8]_i_3_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.194 r  inputControl/ALU_Result_reg[8]_i_2/CO[1]
                         net (fo=20, routed)          0.598    22.792    inputControl/ALU_Result0__0[8]
    SLICE_X8Y22          LUT3 (Prop_lut3_I0_O)        0.329    23.121 r  inputControl/ALU_Result[7]_i_23/O
                         net (fo=1, routed)           0.000    23.121    inputControl/ALU_Result[7]_i_23_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.654 r  inputControl/ALU_Result_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    23.654    inputControl/ALU_Result_reg[7]_i_16_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.771 r  inputControl/ALU_Result_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000    23.771    inputControl/ALU_Result_reg[7]_i_11_n_0
    SLICE_X8Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.888 r  inputControl/ALU_Result_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.009    23.897    inputControl/ALU_Result_reg[7]_i_6_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.014 r  inputControl/ALU_Result_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    24.014    inputControl/ALU_Result_reg[7]_i_3_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.171 r  inputControl/ALU_Result_reg[7]_i_2/CO[1]
                         net (fo=20, routed)          0.585    24.756    inputControl/ALU_Result0__0[7]
    SLICE_X9Y25          LUT3 (Prop_lut3_I0_O)        0.332    25.088 r  inputControl/ALU_Result[6]_i_23/O
                         net (fo=1, routed)           0.000    25.088    inputControl/ALU_Result[6]_i_23_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.638 r  inputControl/ALU_Result_reg[6]_i_16/CO[3]
                         net (fo=1, routed)           0.000    25.638    inputControl/ALU_Result_reg[6]_i_16_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.752 r  inputControl/ALU_Result_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.752    inputControl/ALU_Result_reg[6]_i_11_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.866 r  inputControl/ALU_Result_reg[6]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.866    inputControl/ALU_Result_reg[6]_i_6_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.980 r  inputControl/ALU_Result_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    25.980    inputControl/ALU_Result_reg[6]_i_3_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.137 r  inputControl/ALU_Result_reg[6]_i_2/CO[1]
                         net (fo=20, routed)          0.705    26.842    inputControl/ALU_Result0__0[6]
    SLICE_X10Y27         LUT3 (Prop_lut3_I0_O)        0.329    27.171 r  inputControl/ALU_Result[5]_i_23/O
                         net (fo=1, routed)           0.000    27.171    inputControl/ALU_Result[5]_i_23_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.704 r  inputControl/ALU_Result_reg[5]_i_16/CO[3]
                         net (fo=1, routed)           0.000    27.704    inputControl/ALU_Result_reg[5]_i_16_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.821 r  inputControl/ALU_Result_reg[5]_i_11/CO[3]
                         net (fo=1, routed)           0.000    27.821    inputControl/ALU_Result_reg[5]_i_11_n_0
    SLICE_X10Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.938 r  inputControl/ALU_Result_reg[5]_i_6/CO[3]
                         net (fo=1, routed)           0.000    27.938    inputControl/ALU_Result_reg[5]_i_6_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.055 r  inputControl/ALU_Result_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    28.055    inputControl/ALU_Result_reg[5]_i_3_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.212 r  inputControl/ALU_Result_reg[5]_i_2/CO[1]
                         net (fo=20, routed)          0.910    29.121    inputControl/ALU_Result0__0[5]
    SLICE_X11Y33         LUT3 (Prop_lut3_I0_O)        0.332    29.453 r  inputControl/ALU_Result[4]_i_10/O
                         net (fo=1, routed)           0.000    29.453    inputControl/ALU_Result[4]_i_10_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.985 r  inputControl/ALU_Result_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    29.985    inputControl/ALU_Result_reg[4]_i_3_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.142 r  inputControl/ALU_Result_reg[4]_i_2/CO[1]
                         net (fo=20, routed)          0.599    30.741    inputControl/ALU_Result0__0[4]
    SLICE_X10Y33         LUT3 (Prop_lut3_I0_O)        0.329    31.070 r  inputControl/ALU_Result[3]_i_23/O
                         net (fo=1, routed)           0.000    31.070    inputControl/ALU_Result[3]_i_23_n_0
    SLICE_X10Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.603 r  inputControl/ALU_Result_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    31.603    inputControl/ALU_Result_reg[3]_i_16_n_0
    SLICE_X10Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.720 r  inputControl/ALU_Result_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    31.720    inputControl/ALU_Result_reg[3]_i_11_n_0
    SLICE_X10Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.837 r  inputControl/ALU_Result_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.837    inputControl/ALU_Result_reg[3]_i_6_n_0
    SLICE_X10Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.954 r  inputControl/ALU_Result_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    31.954    inputControl/ALU_Result_reg[3]_i_3_n_0
    SLICE_X10Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.111 r  inputControl/ALU_Result_reg[3]_i_2/CO[1]
                         net (fo=20, routed)          0.738    32.849    inputControl/ALU_Result0__0[3]
    SLICE_X9Y34          LUT3 (Prop_lut3_I0_O)        0.332    33.181 r  inputControl/ALU_Result[2]_i_23/O
                         net (fo=1, routed)           0.000    33.181    inputControl/ALU_Result[2]_i_23_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.731 r  inputControl/ALU_Result_reg[2]_i_16/CO[3]
                         net (fo=1, routed)           0.000    33.731    inputControl/ALU_Result_reg[2]_i_16_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.845 r  inputControl/ALU_Result_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    33.845    inputControl/ALU_Result_reg[2]_i_11_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.959 r  inputControl/ALU_Result_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000    33.959    inputControl/ALU_Result_reg[2]_i_6_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.073 r  inputControl/ALU_Result_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    34.073    inputControl/ALU_Result_reg[2]_i_3_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.230 r  inputControl/ALU_Result_reg[2]_i_2/CO[1]
                         net (fo=20, routed)          0.423    34.653    ALU/ALU_Result0__0[2]
    SLICE_X11Y38         LUT5 (Prop_lut5_I0_O)        0.329    34.982 r  ALU/ALU_Result[2]_i_1/O
                         net (fo=1, routed)           0.000    34.982    ALU/p_0_in[2]
    SLICE_X11Y38         FDRE                                         r  ALU/ALU_Result_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.448    14.789    ALU/clk_IBUF_BUFG
    SLICE_X11Y38         FDRE                                         r  ALU/ALU_Result_reg[2]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X11Y38         FDRE (Setup_fdre_C_D)        0.031    15.045    ALU/ALU_Result_reg[2]
  -------------------------------------------------------------------
                         required time                         15.045    
                         arrival time                         -34.982    
  -------------------------------------------------------------------
                         slack                                -19.937    

Slack (VIOLATED) :        -17.827ns  (required time - arrival time)
  Source:                 inputControl/B_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ALU/ALU_Result_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        27.780ns  (logic 18.067ns (65.036%)  route 9.713ns (34.964%))
  Logic Levels:           74  (CARRY4=60 LUT2=1 LUT3=12 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.569     5.090    inputControl/clk_IBUF_BUFG
    SLICE_X8Y4           FDRE                                         r  inputControl/B_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y4           FDRE (Prop_fdre_C_Q)         0.518     5.608 r  inputControl/B_reg_reg[0]/Q
                         net (fo=21, routed)          0.469     6.077    inputControl/B_reg_reg[11]_0[0]
    SLICE_X9Y4           LUT2 (Prop_lut2_I0_O)        0.124     6.201 r  inputControl/ALU_Result[15]_i_38/O
                         net (fo=1, routed)           0.000     6.201    inputControl/ALU_Result[15]_i_38_n_0
    SLICE_X9Y4           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.733 r  inputControl/ALU_Result_reg[15]_i_22/CO[3]
                         net (fo=1, routed)           0.000     6.733    inputControl/ALU_Result_reg[15]_i_22_n_0
    SLICE_X9Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.847 r  inputControl/ALU_Result_reg[15]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.847    inputControl/ALU_Result_reg[15]_i_13_n_0
    SLICE_X9Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.961 r  inputControl/ALU_Result_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.961    inputControl/ALU_Result_reg[15]_i_4_n_0
    SLICE_X9Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.075 r  inputControl/ALU_Result_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.075    inputControl/ALU_Result_reg[15]_i_3_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.346 r  inputControl/ALU_Result_reg[15]_i_2/CO[0]
                         net (fo=20, routed)          0.935     8.281    inputControl/ALU_Result0__0[15]
    SLICE_X10Y4          LUT3 (Prop_lut3_I0_O)        0.373     8.654 r  inputControl/ALU_Result[14]_i_19/O
                         net (fo=1, routed)           0.000     8.654    inputControl/ALU_Result[14]_i_19_n_0
    SLICE_X10Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.187 r  inputControl/ALU_Result_reg[14]_i_11/CO[3]
                         net (fo=1, routed)           0.000     9.187    inputControl/ALU_Result_reg[14]_i_11_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.304 r  inputControl/ALU_Result_reg[14]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.304    inputControl/ALU_Result_reg[14]_i_6_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.421 r  inputControl/ALU_Result_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.421    inputControl/ALU_Result_reg[14]_i_3_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.578 r  inputControl/ALU_Result_reg[14]_i_2/CO[1]
                         net (fo=20, routed)          0.726    10.305    inputControl/ALU_Result0__0[14]
    SLICE_X8Y4           LUT3 (Prop_lut3_I0_O)        0.332    10.637 r  inputControl/ALU_Result[13]_i_23/O
                         net (fo=1, routed)           0.000    10.637    inputControl/ALU_Result[13]_i_23_n_0
    SLICE_X8Y4           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.170 r  inputControl/ALU_Result_reg[13]_i_16/CO[3]
                         net (fo=1, routed)           0.000    11.170    inputControl/ALU_Result_reg[13]_i_16_n_0
    SLICE_X8Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.287 r  inputControl/ALU_Result_reg[13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.287    inputControl/ALU_Result_reg[13]_i_11_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.404 r  inputControl/ALU_Result_reg[13]_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.404    inputControl/ALU_Result_reg[13]_i_6_n_0
    SLICE_X8Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.521 r  inputControl/ALU_Result_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.521    inputControl/ALU_Result_reg[13]_i_3_n_0
    SLICE_X8Y8           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.678 r  inputControl/ALU_Result_reg[13]_i_2/CO[1]
                         net (fo=20, routed)          0.781    12.459    inputControl/ALU_Result0__0[13]
    SLICE_X8Y11          LUT3 (Prop_lut3_I0_O)        0.332    12.791 r  inputControl/ALU_Result[12]_i_19/O
                         net (fo=1, routed)           0.000    12.791    inputControl/ALU_Result[12]_i_19_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.324 r  inputControl/ALU_Result_reg[12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    13.324    inputControl/ALU_Result_reg[12]_i_11_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.441 r  inputControl/ALU_Result_reg[12]_i_6/CO[3]
                         net (fo=1, routed)           0.000    13.441    inputControl/ALU_Result_reg[12]_i_6_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.558 r  inputControl/ALU_Result_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.558    inputControl/ALU_Result_reg[12]_i_3_n_0
    SLICE_X8Y14          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.715 r  inputControl/ALU_Result_reg[12]_i_2/CO[1]
                         net (fo=20, routed)          0.804    14.519    inputControl/ALU_Result0__0[12]
    SLICE_X7Y10          LUT3 (Prop_lut3_I0_O)        0.332    14.851 r  inputControl/ALU_Result[11]_i_23/O
                         net (fo=1, routed)           0.000    14.851    inputControl/ALU_Result[11]_i_23_n_0
    SLICE_X7Y10          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.401 r  inputControl/ALU_Result_reg[11]_i_16/CO[3]
                         net (fo=1, routed)           0.000    15.401    inputControl/ALU_Result_reg[11]_i_16_n_0
    SLICE_X7Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.515 r  inputControl/ALU_Result_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    15.515    inputControl/ALU_Result_reg[11]_i_11_n_0
    SLICE_X7Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.629 r  inputControl/ALU_Result_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.629    inputControl/ALU_Result_reg[11]_i_6_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.743 r  inputControl/ALU_Result_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.743    inputControl/ALU_Result_reg[11]_i_3_n_0
    SLICE_X7Y14          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.900 r  inputControl/ALU_Result_reg[11]_i_2/CO[1]
                         net (fo=20, routed)          0.683    16.582    inputControl/ALU_Result0__0[11]
    SLICE_X7Y15          LUT3 (Prop_lut3_I0_O)        0.329    16.911 r  inputControl/ALU_Result[10]_i_23/O
                         net (fo=1, routed)           0.000    16.911    inputControl/ALU_Result[10]_i_23_n_0
    SLICE_X7Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.461 r  inputControl/ALU_Result_reg[10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    17.461    inputControl/ALU_Result_reg[10]_i_16_n_0
    SLICE_X7Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.575 r  inputControl/ALU_Result_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    17.575    inputControl/ALU_Result_reg[10]_i_11_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.689 r  inputControl/ALU_Result_reg[10]_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.689    inputControl/ALU_Result_reg[10]_i_6_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.803 r  inputControl/ALU_Result_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.803    inputControl/ALU_Result_reg[10]_i_3_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.960 r  inputControl/ALU_Result_reg[10]_i_2/CO[1]
                         net (fo=20, routed)          0.883    18.844    inputControl/ALU_Result0__0[10]
    SLICE_X8Y17          LUT3 (Prop_lut3_I0_O)        0.329    19.173 r  inputControl/ALU_Result[9]_i_23/O
                         net (fo=1, routed)           0.000    19.173    inputControl/ALU_Result[9]_i_23_n_0
    SLICE_X8Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.706 r  inputControl/ALU_Result_reg[9]_i_16/CO[3]
                         net (fo=1, routed)           0.000    19.706    inputControl/ALU_Result_reg[9]_i_16_n_0
    SLICE_X8Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.823 r  inputControl/ALU_Result_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000    19.823    inputControl/ALU_Result_reg[9]_i_11_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.940 r  inputControl/ALU_Result_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.940    inputControl/ALU_Result_reg[9]_i_6_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.057 r  inputControl/ALU_Result_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.057    inputControl/ALU_Result_reg[9]_i_3_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.214 r  inputControl/ALU_Result_reg[9]_i_2/CO[1]
                         net (fo=20, routed)          0.599    20.813    inputControl/ALU_Result0__0[9]
    SLICE_X9Y19          LUT3 (Prop_lut3_I0_O)        0.332    21.145 r  inputControl/ALU_Result[8]_i_23/O
                         net (fo=1, routed)           0.000    21.145    inputControl/ALU_Result[8]_i_23_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.695 r  inputControl/ALU_Result_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.695    inputControl/ALU_Result_reg[8]_i_16_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.809 r  inputControl/ALU_Result_reg[8]_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.809    inputControl/ALU_Result_reg[8]_i_11_n_0
    SLICE_X9Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.923 r  inputControl/ALU_Result_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.923    inputControl/ALU_Result_reg[8]_i_6_n_0
    SLICE_X9Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.037 r  inputControl/ALU_Result_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.037    inputControl/ALU_Result_reg[8]_i_3_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.194 r  inputControl/ALU_Result_reg[8]_i_2/CO[1]
                         net (fo=20, routed)          0.598    22.792    inputControl/ALU_Result0__0[8]
    SLICE_X8Y22          LUT3 (Prop_lut3_I0_O)        0.329    23.121 r  inputControl/ALU_Result[7]_i_23/O
                         net (fo=1, routed)           0.000    23.121    inputControl/ALU_Result[7]_i_23_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.654 r  inputControl/ALU_Result_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    23.654    inputControl/ALU_Result_reg[7]_i_16_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.771 r  inputControl/ALU_Result_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000    23.771    inputControl/ALU_Result_reg[7]_i_11_n_0
    SLICE_X8Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.888 r  inputControl/ALU_Result_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.009    23.897    inputControl/ALU_Result_reg[7]_i_6_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.014 r  inputControl/ALU_Result_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    24.014    inputControl/ALU_Result_reg[7]_i_3_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.171 r  inputControl/ALU_Result_reg[7]_i_2/CO[1]
                         net (fo=20, routed)          0.585    24.756    inputControl/ALU_Result0__0[7]
    SLICE_X9Y25          LUT3 (Prop_lut3_I0_O)        0.332    25.088 r  inputControl/ALU_Result[6]_i_23/O
                         net (fo=1, routed)           0.000    25.088    inputControl/ALU_Result[6]_i_23_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.638 r  inputControl/ALU_Result_reg[6]_i_16/CO[3]
                         net (fo=1, routed)           0.000    25.638    inputControl/ALU_Result_reg[6]_i_16_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.752 r  inputControl/ALU_Result_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.752    inputControl/ALU_Result_reg[6]_i_11_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.866 r  inputControl/ALU_Result_reg[6]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.866    inputControl/ALU_Result_reg[6]_i_6_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.980 r  inputControl/ALU_Result_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    25.980    inputControl/ALU_Result_reg[6]_i_3_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.137 r  inputControl/ALU_Result_reg[6]_i_2/CO[1]
                         net (fo=20, routed)          0.705    26.842    inputControl/ALU_Result0__0[6]
    SLICE_X10Y27         LUT3 (Prop_lut3_I0_O)        0.329    27.171 r  inputControl/ALU_Result[5]_i_23/O
                         net (fo=1, routed)           0.000    27.171    inputControl/ALU_Result[5]_i_23_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.704 r  inputControl/ALU_Result_reg[5]_i_16/CO[3]
                         net (fo=1, routed)           0.000    27.704    inputControl/ALU_Result_reg[5]_i_16_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.821 r  inputControl/ALU_Result_reg[5]_i_11/CO[3]
                         net (fo=1, routed)           0.000    27.821    inputControl/ALU_Result_reg[5]_i_11_n_0
    SLICE_X10Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.938 r  inputControl/ALU_Result_reg[5]_i_6/CO[3]
                         net (fo=1, routed)           0.000    27.938    inputControl/ALU_Result_reg[5]_i_6_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.055 r  inputControl/ALU_Result_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    28.055    inputControl/ALU_Result_reg[5]_i_3_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.212 r  inputControl/ALU_Result_reg[5]_i_2/CO[1]
                         net (fo=20, routed)          0.910    29.121    inputControl/ALU_Result0__0[5]
    SLICE_X11Y33         LUT3 (Prop_lut3_I0_O)        0.332    29.453 r  inputControl/ALU_Result[4]_i_10/O
                         net (fo=1, routed)           0.000    29.453    inputControl/ALU_Result[4]_i_10_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.985 r  inputControl/ALU_Result_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    29.985    inputControl/ALU_Result_reg[4]_i_3_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.142 r  inputControl/ALU_Result_reg[4]_i_2/CO[1]
                         net (fo=20, routed)          0.599    30.741    inputControl/ALU_Result0__0[4]
    SLICE_X10Y33         LUT3 (Prop_lut3_I0_O)        0.329    31.070 r  inputControl/ALU_Result[3]_i_23/O
                         net (fo=1, routed)           0.000    31.070    inputControl/ALU_Result[3]_i_23_n_0
    SLICE_X10Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.603 r  inputControl/ALU_Result_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    31.603    inputControl/ALU_Result_reg[3]_i_16_n_0
    SLICE_X10Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.720 r  inputControl/ALU_Result_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    31.720    inputControl/ALU_Result_reg[3]_i_11_n_0
    SLICE_X10Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.837 r  inputControl/ALU_Result_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.837    inputControl/ALU_Result_reg[3]_i_6_n_0
    SLICE_X10Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.954 r  inputControl/ALU_Result_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    31.954    inputControl/ALU_Result_reg[3]_i_3_n_0
    SLICE_X10Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.111 r  inputControl/ALU_Result_reg[3]_i_2/CO[1]
                         net (fo=20, routed)          0.428    32.538    ALU/ALU_Result0__0[3]
    SLICE_X11Y37         LUT5 (Prop_lut5_I1_O)        0.332    32.870 r  ALU/ALU_Result[3]_i_1/O
                         net (fo=1, routed)           0.000    32.870    ALU/p_0_in[3]
    SLICE_X11Y37         FDRE                                         r  ALU/ALU_Result_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.447    14.788    ALU/clk_IBUF_BUFG
    SLICE_X11Y37         FDRE                                         r  ALU/ALU_Result_reg[3]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X11Y37         FDRE (Setup_fdre_C_D)        0.031    15.044    ALU/ALU_Result_reg[3]
  -------------------------------------------------------------------
                         required time                         15.044    
                         arrival time                         -32.870    
  -------------------------------------------------------------------
                         slack                                -17.827    

Slack (VIOLATED) :        -15.994ns  (required time - arrival time)
  Source:                 inputControl/B_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ALU/ALU_Result_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        25.946ns  (logic 16.694ns (64.342%)  route 9.252ns (35.658%))
  Logic Levels:           68  (CARRY4=55 LUT2=1 LUT3=11 LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.569     5.090    inputControl/clk_IBUF_BUFG
    SLICE_X8Y4           FDRE                                         r  inputControl/B_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y4           FDRE (Prop_fdre_C_Q)         0.518     5.608 r  inputControl/B_reg_reg[0]/Q
                         net (fo=21, routed)          0.469     6.077    inputControl/B_reg_reg[11]_0[0]
    SLICE_X9Y4           LUT2 (Prop_lut2_I0_O)        0.124     6.201 r  inputControl/ALU_Result[15]_i_38/O
                         net (fo=1, routed)           0.000     6.201    inputControl/ALU_Result[15]_i_38_n_0
    SLICE_X9Y4           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.733 r  inputControl/ALU_Result_reg[15]_i_22/CO[3]
                         net (fo=1, routed)           0.000     6.733    inputControl/ALU_Result_reg[15]_i_22_n_0
    SLICE_X9Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.847 r  inputControl/ALU_Result_reg[15]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.847    inputControl/ALU_Result_reg[15]_i_13_n_0
    SLICE_X9Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.961 r  inputControl/ALU_Result_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.961    inputControl/ALU_Result_reg[15]_i_4_n_0
    SLICE_X9Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.075 r  inputControl/ALU_Result_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.075    inputControl/ALU_Result_reg[15]_i_3_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.346 r  inputControl/ALU_Result_reg[15]_i_2/CO[0]
                         net (fo=20, routed)          0.935     8.281    inputControl/ALU_Result0__0[15]
    SLICE_X10Y4          LUT3 (Prop_lut3_I0_O)        0.373     8.654 r  inputControl/ALU_Result[14]_i_19/O
                         net (fo=1, routed)           0.000     8.654    inputControl/ALU_Result[14]_i_19_n_0
    SLICE_X10Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.187 r  inputControl/ALU_Result_reg[14]_i_11/CO[3]
                         net (fo=1, routed)           0.000     9.187    inputControl/ALU_Result_reg[14]_i_11_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.304 r  inputControl/ALU_Result_reg[14]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.304    inputControl/ALU_Result_reg[14]_i_6_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.421 r  inputControl/ALU_Result_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.421    inputControl/ALU_Result_reg[14]_i_3_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.578 r  inputControl/ALU_Result_reg[14]_i_2/CO[1]
                         net (fo=20, routed)          0.726    10.305    inputControl/ALU_Result0__0[14]
    SLICE_X8Y4           LUT3 (Prop_lut3_I0_O)        0.332    10.637 r  inputControl/ALU_Result[13]_i_23/O
                         net (fo=1, routed)           0.000    10.637    inputControl/ALU_Result[13]_i_23_n_0
    SLICE_X8Y4           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.170 r  inputControl/ALU_Result_reg[13]_i_16/CO[3]
                         net (fo=1, routed)           0.000    11.170    inputControl/ALU_Result_reg[13]_i_16_n_0
    SLICE_X8Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.287 r  inputControl/ALU_Result_reg[13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.287    inputControl/ALU_Result_reg[13]_i_11_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.404 r  inputControl/ALU_Result_reg[13]_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.404    inputControl/ALU_Result_reg[13]_i_6_n_0
    SLICE_X8Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.521 r  inputControl/ALU_Result_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.521    inputControl/ALU_Result_reg[13]_i_3_n_0
    SLICE_X8Y8           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.678 r  inputControl/ALU_Result_reg[13]_i_2/CO[1]
                         net (fo=20, routed)          0.781    12.459    inputControl/ALU_Result0__0[13]
    SLICE_X8Y11          LUT3 (Prop_lut3_I0_O)        0.332    12.791 r  inputControl/ALU_Result[12]_i_19/O
                         net (fo=1, routed)           0.000    12.791    inputControl/ALU_Result[12]_i_19_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.324 r  inputControl/ALU_Result_reg[12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    13.324    inputControl/ALU_Result_reg[12]_i_11_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.441 r  inputControl/ALU_Result_reg[12]_i_6/CO[3]
                         net (fo=1, routed)           0.000    13.441    inputControl/ALU_Result_reg[12]_i_6_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.558 r  inputControl/ALU_Result_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.558    inputControl/ALU_Result_reg[12]_i_3_n_0
    SLICE_X8Y14          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.715 r  inputControl/ALU_Result_reg[12]_i_2/CO[1]
                         net (fo=20, routed)          0.804    14.519    inputControl/ALU_Result0__0[12]
    SLICE_X7Y10          LUT3 (Prop_lut3_I0_O)        0.332    14.851 r  inputControl/ALU_Result[11]_i_23/O
                         net (fo=1, routed)           0.000    14.851    inputControl/ALU_Result[11]_i_23_n_0
    SLICE_X7Y10          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.401 r  inputControl/ALU_Result_reg[11]_i_16/CO[3]
                         net (fo=1, routed)           0.000    15.401    inputControl/ALU_Result_reg[11]_i_16_n_0
    SLICE_X7Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.515 r  inputControl/ALU_Result_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    15.515    inputControl/ALU_Result_reg[11]_i_11_n_0
    SLICE_X7Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.629 r  inputControl/ALU_Result_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.629    inputControl/ALU_Result_reg[11]_i_6_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.743 r  inputControl/ALU_Result_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.743    inputControl/ALU_Result_reg[11]_i_3_n_0
    SLICE_X7Y14          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.900 r  inputControl/ALU_Result_reg[11]_i_2/CO[1]
                         net (fo=20, routed)          0.683    16.582    inputControl/ALU_Result0__0[11]
    SLICE_X7Y15          LUT3 (Prop_lut3_I0_O)        0.329    16.911 r  inputControl/ALU_Result[10]_i_23/O
                         net (fo=1, routed)           0.000    16.911    inputControl/ALU_Result[10]_i_23_n_0
    SLICE_X7Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.461 r  inputControl/ALU_Result_reg[10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    17.461    inputControl/ALU_Result_reg[10]_i_16_n_0
    SLICE_X7Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.575 r  inputControl/ALU_Result_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    17.575    inputControl/ALU_Result_reg[10]_i_11_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.689 r  inputControl/ALU_Result_reg[10]_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.689    inputControl/ALU_Result_reg[10]_i_6_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.803 r  inputControl/ALU_Result_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.803    inputControl/ALU_Result_reg[10]_i_3_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.960 r  inputControl/ALU_Result_reg[10]_i_2/CO[1]
                         net (fo=20, routed)          0.883    18.844    inputControl/ALU_Result0__0[10]
    SLICE_X8Y17          LUT3 (Prop_lut3_I0_O)        0.329    19.173 r  inputControl/ALU_Result[9]_i_23/O
                         net (fo=1, routed)           0.000    19.173    inputControl/ALU_Result[9]_i_23_n_0
    SLICE_X8Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.706 r  inputControl/ALU_Result_reg[9]_i_16/CO[3]
                         net (fo=1, routed)           0.000    19.706    inputControl/ALU_Result_reg[9]_i_16_n_0
    SLICE_X8Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.823 r  inputControl/ALU_Result_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000    19.823    inputControl/ALU_Result_reg[9]_i_11_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.940 r  inputControl/ALU_Result_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.940    inputControl/ALU_Result_reg[9]_i_6_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.057 r  inputControl/ALU_Result_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.057    inputControl/ALU_Result_reg[9]_i_3_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.214 r  inputControl/ALU_Result_reg[9]_i_2/CO[1]
                         net (fo=20, routed)          0.599    20.813    inputControl/ALU_Result0__0[9]
    SLICE_X9Y19          LUT3 (Prop_lut3_I0_O)        0.332    21.145 r  inputControl/ALU_Result[8]_i_23/O
                         net (fo=1, routed)           0.000    21.145    inputControl/ALU_Result[8]_i_23_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.695 r  inputControl/ALU_Result_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.695    inputControl/ALU_Result_reg[8]_i_16_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.809 r  inputControl/ALU_Result_reg[8]_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.809    inputControl/ALU_Result_reg[8]_i_11_n_0
    SLICE_X9Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.923 r  inputControl/ALU_Result_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.923    inputControl/ALU_Result_reg[8]_i_6_n_0
    SLICE_X9Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.037 r  inputControl/ALU_Result_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.037    inputControl/ALU_Result_reg[8]_i_3_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.194 r  inputControl/ALU_Result_reg[8]_i_2/CO[1]
                         net (fo=20, routed)          0.598    22.792    inputControl/ALU_Result0__0[8]
    SLICE_X8Y22          LUT3 (Prop_lut3_I0_O)        0.329    23.121 r  inputControl/ALU_Result[7]_i_23/O
                         net (fo=1, routed)           0.000    23.121    inputControl/ALU_Result[7]_i_23_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.654 r  inputControl/ALU_Result_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    23.654    inputControl/ALU_Result_reg[7]_i_16_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.771 r  inputControl/ALU_Result_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000    23.771    inputControl/ALU_Result_reg[7]_i_11_n_0
    SLICE_X8Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.888 r  inputControl/ALU_Result_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.009    23.897    inputControl/ALU_Result_reg[7]_i_6_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.014 r  inputControl/ALU_Result_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    24.014    inputControl/ALU_Result_reg[7]_i_3_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.171 r  inputControl/ALU_Result_reg[7]_i_2/CO[1]
                         net (fo=20, routed)          0.585    24.756    inputControl/ALU_Result0__0[7]
    SLICE_X9Y25          LUT3 (Prop_lut3_I0_O)        0.332    25.088 r  inputControl/ALU_Result[6]_i_23/O
                         net (fo=1, routed)           0.000    25.088    inputControl/ALU_Result[6]_i_23_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.638 r  inputControl/ALU_Result_reg[6]_i_16/CO[3]
                         net (fo=1, routed)           0.000    25.638    inputControl/ALU_Result_reg[6]_i_16_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.752 r  inputControl/ALU_Result_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.752    inputControl/ALU_Result_reg[6]_i_11_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.866 r  inputControl/ALU_Result_reg[6]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.866    inputControl/ALU_Result_reg[6]_i_6_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.980 r  inputControl/ALU_Result_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    25.980    inputControl/ALU_Result_reg[6]_i_3_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.137 r  inputControl/ALU_Result_reg[6]_i_2/CO[1]
                         net (fo=20, routed)          0.705    26.842    inputControl/ALU_Result0__0[6]
    SLICE_X10Y27         LUT3 (Prop_lut3_I0_O)        0.329    27.171 r  inputControl/ALU_Result[5]_i_23/O
                         net (fo=1, routed)           0.000    27.171    inputControl/ALU_Result[5]_i_23_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.704 r  inputControl/ALU_Result_reg[5]_i_16/CO[3]
                         net (fo=1, routed)           0.000    27.704    inputControl/ALU_Result_reg[5]_i_16_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.821 r  inputControl/ALU_Result_reg[5]_i_11/CO[3]
                         net (fo=1, routed)           0.000    27.821    inputControl/ALU_Result_reg[5]_i_11_n_0
    SLICE_X10Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.938 r  inputControl/ALU_Result_reg[5]_i_6/CO[3]
                         net (fo=1, routed)           0.000    27.938    inputControl/ALU_Result_reg[5]_i_6_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.055 r  inputControl/ALU_Result_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    28.055    inputControl/ALU_Result_reg[5]_i_3_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.212 r  inputControl/ALU_Result_reg[5]_i_2/CO[1]
                         net (fo=20, routed)          0.910    29.121    inputControl/ALU_Result0__0[5]
    SLICE_X11Y33         LUT3 (Prop_lut3_I0_O)        0.332    29.453 r  inputControl/ALU_Result[4]_i_10/O
                         net (fo=1, routed)           0.000    29.453    inputControl/ALU_Result[4]_i_10_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.985 r  inputControl/ALU_Result_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    29.985    inputControl/ALU_Result_reg[4]_i_3_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.142 r  inputControl/ALU_Result_reg[4]_i_2/CO[1]
                         net (fo=20, routed)          0.565    30.707    ALU/ALU_Result0__0[4]
    SLICE_X13Y34         LUT5 (Prop_lut5_I0_O)        0.329    31.036 r  ALU/ALU_Result[4]_i_1/O
                         net (fo=1, routed)           0.000    31.036    ALU/p_0_in[4]
    SLICE_X13Y34         FDRE                                         r  ALU/ALU_Result_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.444    14.785    ALU/clk_IBUF_BUFG
    SLICE_X13Y34         FDRE                                         r  ALU/ALU_Result_reg[4]/C
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X13Y34         FDRE (Setup_fdre_C_D)        0.032    15.042    ALU/ALU_Result_reg[4]
  -------------------------------------------------------------------
                         required time                         15.042    
                         arrival time                         -31.036    
  -------------------------------------------------------------------
                         slack                                -15.994    

Slack (VIOLATED) :        -13.923ns  (required time - arrival time)
  Source:                 inputControl/B_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ALU/ALU_Result_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        23.870ns  (logic 15.676ns (65.674%)  route 8.194ns (34.326%))
  Logic Levels:           65  (CARRY4=53 LUT2=1 LUT3=10 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.569     5.090    inputControl/clk_IBUF_BUFG
    SLICE_X8Y4           FDRE                                         r  inputControl/B_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y4           FDRE (Prop_fdre_C_Q)         0.518     5.608 r  inputControl/B_reg_reg[0]/Q
                         net (fo=21, routed)          0.469     6.077    inputControl/B_reg_reg[11]_0[0]
    SLICE_X9Y4           LUT2 (Prop_lut2_I0_O)        0.124     6.201 r  inputControl/ALU_Result[15]_i_38/O
                         net (fo=1, routed)           0.000     6.201    inputControl/ALU_Result[15]_i_38_n_0
    SLICE_X9Y4           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.733 r  inputControl/ALU_Result_reg[15]_i_22/CO[3]
                         net (fo=1, routed)           0.000     6.733    inputControl/ALU_Result_reg[15]_i_22_n_0
    SLICE_X9Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.847 r  inputControl/ALU_Result_reg[15]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.847    inputControl/ALU_Result_reg[15]_i_13_n_0
    SLICE_X9Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.961 r  inputControl/ALU_Result_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.961    inputControl/ALU_Result_reg[15]_i_4_n_0
    SLICE_X9Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.075 r  inputControl/ALU_Result_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.075    inputControl/ALU_Result_reg[15]_i_3_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.346 r  inputControl/ALU_Result_reg[15]_i_2/CO[0]
                         net (fo=20, routed)          0.935     8.281    inputControl/ALU_Result0__0[15]
    SLICE_X10Y4          LUT3 (Prop_lut3_I0_O)        0.373     8.654 r  inputControl/ALU_Result[14]_i_19/O
                         net (fo=1, routed)           0.000     8.654    inputControl/ALU_Result[14]_i_19_n_0
    SLICE_X10Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.187 r  inputControl/ALU_Result_reg[14]_i_11/CO[3]
                         net (fo=1, routed)           0.000     9.187    inputControl/ALU_Result_reg[14]_i_11_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.304 r  inputControl/ALU_Result_reg[14]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.304    inputControl/ALU_Result_reg[14]_i_6_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.421 r  inputControl/ALU_Result_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.421    inputControl/ALU_Result_reg[14]_i_3_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.578 r  inputControl/ALU_Result_reg[14]_i_2/CO[1]
                         net (fo=20, routed)          0.726    10.305    inputControl/ALU_Result0__0[14]
    SLICE_X8Y4           LUT3 (Prop_lut3_I0_O)        0.332    10.637 r  inputControl/ALU_Result[13]_i_23/O
                         net (fo=1, routed)           0.000    10.637    inputControl/ALU_Result[13]_i_23_n_0
    SLICE_X8Y4           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.170 r  inputControl/ALU_Result_reg[13]_i_16/CO[3]
                         net (fo=1, routed)           0.000    11.170    inputControl/ALU_Result_reg[13]_i_16_n_0
    SLICE_X8Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.287 r  inputControl/ALU_Result_reg[13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.287    inputControl/ALU_Result_reg[13]_i_11_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.404 r  inputControl/ALU_Result_reg[13]_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.404    inputControl/ALU_Result_reg[13]_i_6_n_0
    SLICE_X8Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.521 r  inputControl/ALU_Result_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.521    inputControl/ALU_Result_reg[13]_i_3_n_0
    SLICE_X8Y8           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.678 r  inputControl/ALU_Result_reg[13]_i_2/CO[1]
                         net (fo=20, routed)          0.781    12.459    inputControl/ALU_Result0__0[13]
    SLICE_X8Y11          LUT3 (Prop_lut3_I0_O)        0.332    12.791 r  inputControl/ALU_Result[12]_i_19/O
                         net (fo=1, routed)           0.000    12.791    inputControl/ALU_Result[12]_i_19_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.324 r  inputControl/ALU_Result_reg[12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    13.324    inputControl/ALU_Result_reg[12]_i_11_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.441 r  inputControl/ALU_Result_reg[12]_i_6/CO[3]
                         net (fo=1, routed)           0.000    13.441    inputControl/ALU_Result_reg[12]_i_6_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.558 r  inputControl/ALU_Result_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.558    inputControl/ALU_Result_reg[12]_i_3_n_0
    SLICE_X8Y14          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.715 r  inputControl/ALU_Result_reg[12]_i_2/CO[1]
                         net (fo=20, routed)          0.804    14.519    inputControl/ALU_Result0__0[12]
    SLICE_X7Y10          LUT3 (Prop_lut3_I0_O)        0.332    14.851 r  inputControl/ALU_Result[11]_i_23/O
                         net (fo=1, routed)           0.000    14.851    inputControl/ALU_Result[11]_i_23_n_0
    SLICE_X7Y10          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.401 r  inputControl/ALU_Result_reg[11]_i_16/CO[3]
                         net (fo=1, routed)           0.000    15.401    inputControl/ALU_Result_reg[11]_i_16_n_0
    SLICE_X7Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.515 r  inputControl/ALU_Result_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    15.515    inputControl/ALU_Result_reg[11]_i_11_n_0
    SLICE_X7Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.629 r  inputControl/ALU_Result_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.629    inputControl/ALU_Result_reg[11]_i_6_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.743 r  inputControl/ALU_Result_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.743    inputControl/ALU_Result_reg[11]_i_3_n_0
    SLICE_X7Y14          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.900 r  inputControl/ALU_Result_reg[11]_i_2/CO[1]
                         net (fo=20, routed)          0.683    16.582    inputControl/ALU_Result0__0[11]
    SLICE_X7Y15          LUT3 (Prop_lut3_I0_O)        0.329    16.911 r  inputControl/ALU_Result[10]_i_23/O
                         net (fo=1, routed)           0.000    16.911    inputControl/ALU_Result[10]_i_23_n_0
    SLICE_X7Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.461 r  inputControl/ALU_Result_reg[10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    17.461    inputControl/ALU_Result_reg[10]_i_16_n_0
    SLICE_X7Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.575 r  inputControl/ALU_Result_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    17.575    inputControl/ALU_Result_reg[10]_i_11_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.689 r  inputControl/ALU_Result_reg[10]_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.689    inputControl/ALU_Result_reg[10]_i_6_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.803 r  inputControl/ALU_Result_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.803    inputControl/ALU_Result_reg[10]_i_3_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.960 r  inputControl/ALU_Result_reg[10]_i_2/CO[1]
                         net (fo=20, routed)          0.883    18.844    inputControl/ALU_Result0__0[10]
    SLICE_X8Y17          LUT3 (Prop_lut3_I0_O)        0.329    19.173 r  inputControl/ALU_Result[9]_i_23/O
                         net (fo=1, routed)           0.000    19.173    inputControl/ALU_Result[9]_i_23_n_0
    SLICE_X8Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.706 r  inputControl/ALU_Result_reg[9]_i_16/CO[3]
                         net (fo=1, routed)           0.000    19.706    inputControl/ALU_Result_reg[9]_i_16_n_0
    SLICE_X8Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.823 r  inputControl/ALU_Result_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000    19.823    inputControl/ALU_Result_reg[9]_i_11_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.940 r  inputControl/ALU_Result_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.940    inputControl/ALU_Result_reg[9]_i_6_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.057 r  inputControl/ALU_Result_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.057    inputControl/ALU_Result_reg[9]_i_3_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.214 r  inputControl/ALU_Result_reg[9]_i_2/CO[1]
                         net (fo=20, routed)          0.599    20.813    inputControl/ALU_Result0__0[9]
    SLICE_X9Y19          LUT3 (Prop_lut3_I0_O)        0.332    21.145 r  inputControl/ALU_Result[8]_i_23/O
                         net (fo=1, routed)           0.000    21.145    inputControl/ALU_Result[8]_i_23_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.695 r  inputControl/ALU_Result_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.695    inputControl/ALU_Result_reg[8]_i_16_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.809 r  inputControl/ALU_Result_reg[8]_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.809    inputControl/ALU_Result_reg[8]_i_11_n_0
    SLICE_X9Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.923 r  inputControl/ALU_Result_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.923    inputControl/ALU_Result_reg[8]_i_6_n_0
    SLICE_X9Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.037 r  inputControl/ALU_Result_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.037    inputControl/ALU_Result_reg[8]_i_3_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.194 r  inputControl/ALU_Result_reg[8]_i_2/CO[1]
                         net (fo=20, routed)          0.598    22.792    inputControl/ALU_Result0__0[8]
    SLICE_X8Y22          LUT3 (Prop_lut3_I0_O)        0.329    23.121 r  inputControl/ALU_Result[7]_i_23/O
                         net (fo=1, routed)           0.000    23.121    inputControl/ALU_Result[7]_i_23_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.654 r  inputControl/ALU_Result_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    23.654    inputControl/ALU_Result_reg[7]_i_16_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.771 r  inputControl/ALU_Result_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000    23.771    inputControl/ALU_Result_reg[7]_i_11_n_0
    SLICE_X8Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.888 r  inputControl/ALU_Result_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.009    23.897    inputControl/ALU_Result_reg[7]_i_6_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.014 r  inputControl/ALU_Result_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    24.014    inputControl/ALU_Result_reg[7]_i_3_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.171 r  inputControl/ALU_Result_reg[7]_i_2/CO[1]
                         net (fo=20, routed)          0.585    24.756    inputControl/ALU_Result0__0[7]
    SLICE_X9Y25          LUT3 (Prop_lut3_I0_O)        0.332    25.088 r  inputControl/ALU_Result[6]_i_23/O
                         net (fo=1, routed)           0.000    25.088    inputControl/ALU_Result[6]_i_23_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.638 r  inputControl/ALU_Result_reg[6]_i_16/CO[3]
                         net (fo=1, routed)           0.000    25.638    inputControl/ALU_Result_reg[6]_i_16_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.752 r  inputControl/ALU_Result_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.752    inputControl/ALU_Result_reg[6]_i_11_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.866 r  inputControl/ALU_Result_reg[6]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.866    inputControl/ALU_Result_reg[6]_i_6_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.980 r  inputControl/ALU_Result_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    25.980    inputControl/ALU_Result_reg[6]_i_3_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.137 r  inputControl/ALU_Result_reg[6]_i_2/CO[1]
                         net (fo=20, routed)          0.705    26.842    inputControl/ALU_Result0__0[6]
    SLICE_X10Y27         LUT3 (Prop_lut3_I0_O)        0.329    27.171 r  inputControl/ALU_Result[5]_i_23/O
                         net (fo=1, routed)           0.000    27.171    inputControl/ALU_Result[5]_i_23_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.704 r  inputControl/ALU_Result_reg[5]_i_16/CO[3]
                         net (fo=1, routed)           0.000    27.704    inputControl/ALU_Result_reg[5]_i_16_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.821 r  inputControl/ALU_Result_reg[5]_i_11/CO[3]
                         net (fo=1, routed)           0.000    27.821    inputControl/ALU_Result_reg[5]_i_11_n_0
    SLICE_X10Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.938 r  inputControl/ALU_Result_reg[5]_i_6/CO[3]
                         net (fo=1, routed)           0.000    27.938    inputControl/ALU_Result_reg[5]_i_6_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.055 r  inputControl/ALU_Result_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    28.055    inputControl/ALU_Result_reg[5]_i_3_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.212 r  inputControl/ALU_Result_reg[5]_i_2/CO[1]
                         net (fo=20, routed)          0.416    28.628    ALU/ALU_Result0__0[5]
    SLICE_X9Y31          LUT5 (Prop_lut5_I0_O)        0.332    28.960 r  ALU/ALU_Result[5]_i_1/O
                         net (fo=1, routed)           0.000    28.960    ALU/p_0_in[5]
    SLICE_X9Y31          FDRE                                         r  ALU/ALU_Result_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.440    14.781    ALU/clk_IBUF_BUFG
    SLICE_X9Y31          FDRE                                         r  ALU/ALU_Result_reg[5]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X9Y31          FDRE (Setup_fdre_C_D)        0.031    15.037    ALU/ALU_Result_reg[5]
  -------------------------------------------------------------------
                         required time                         15.037    
                         arrival time                         -28.960    
  -------------------------------------------------------------------
                         slack                                -13.923    

Slack (VIOLATED) :        -11.842ns  (required time - arrival time)
  Source:                 inputControl/B_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ALU/ALU_Result_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        21.788ns  (logic 14.303ns (65.646%)  route 7.485ns (34.354%))
  Logic Levels:           59  (CARRY4=48 LUT2=1 LUT3=9 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.569     5.090    inputControl/clk_IBUF_BUFG
    SLICE_X8Y4           FDRE                                         r  inputControl/B_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y4           FDRE (Prop_fdre_C_Q)         0.518     5.608 r  inputControl/B_reg_reg[0]/Q
                         net (fo=21, routed)          0.469     6.077    inputControl/B_reg_reg[11]_0[0]
    SLICE_X9Y4           LUT2 (Prop_lut2_I0_O)        0.124     6.201 r  inputControl/ALU_Result[15]_i_38/O
                         net (fo=1, routed)           0.000     6.201    inputControl/ALU_Result[15]_i_38_n_0
    SLICE_X9Y4           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.733 r  inputControl/ALU_Result_reg[15]_i_22/CO[3]
                         net (fo=1, routed)           0.000     6.733    inputControl/ALU_Result_reg[15]_i_22_n_0
    SLICE_X9Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.847 r  inputControl/ALU_Result_reg[15]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.847    inputControl/ALU_Result_reg[15]_i_13_n_0
    SLICE_X9Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.961 r  inputControl/ALU_Result_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.961    inputControl/ALU_Result_reg[15]_i_4_n_0
    SLICE_X9Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.075 r  inputControl/ALU_Result_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.075    inputControl/ALU_Result_reg[15]_i_3_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.346 r  inputControl/ALU_Result_reg[15]_i_2/CO[0]
                         net (fo=20, routed)          0.935     8.281    inputControl/ALU_Result0__0[15]
    SLICE_X10Y4          LUT3 (Prop_lut3_I0_O)        0.373     8.654 r  inputControl/ALU_Result[14]_i_19/O
                         net (fo=1, routed)           0.000     8.654    inputControl/ALU_Result[14]_i_19_n_0
    SLICE_X10Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.187 r  inputControl/ALU_Result_reg[14]_i_11/CO[3]
                         net (fo=1, routed)           0.000     9.187    inputControl/ALU_Result_reg[14]_i_11_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.304 r  inputControl/ALU_Result_reg[14]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.304    inputControl/ALU_Result_reg[14]_i_6_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.421 r  inputControl/ALU_Result_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.421    inputControl/ALU_Result_reg[14]_i_3_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.578 r  inputControl/ALU_Result_reg[14]_i_2/CO[1]
                         net (fo=20, routed)          0.726    10.305    inputControl/ALU_Result0__0[14]
    SLICE_X8Y4           LUT3 (Prop_lut3_I0_O)        0.332    10.637 r  inputControl/ALU_Result[13]_i_23/O
                         net (fo=1, routed)           0.000    10.637    inputControl/ALU_Result[13]_i_23_n_0
    SLICE_X8Y4           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.170 r  inputControl/ALU_Result_reg[13]_i_16/CO[3]
                         net (fo=1, routed)           0.000    11.170    inputControl/ALU_Result_reg[13]_i_16_n_0
    SLICE_X8Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.287 r  inputControl/ALU_Result_reg[13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.287    inputControl/ALU_Result_reg[13]_i_11_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.404 r  inputControl/ALU_Result_reg[13]_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.404    inputControl/ALU_Result_reg[13]_i_6_n_0
    SLICE_X8Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.521 r  inputControl/ALU_Result_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.521    inputControl/ALU_Result_reg[13]_i_3_n_0
    SLICE_X8Y8           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.678 r  inputControl/ALU_Result_reg[13]_i_2/CO[1]
                         net (fo=20, routed)          0.781    12.459    inputControl/ALU_Result0__0[13]
    SLICE_X8Y11          LUT3 (Prop_lut3_I0_O)        0.332    12.791 r  inputControl/ALU_Result[12]_i_19/O
                         net (fo=1, routed)           0.000    12.791    inputControl/ALU_Result[12]_i_19_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.324 r  inputControl/ALU_Result_reg[12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    13.324    inputControl/ALU_Result_reg[12]_i_11_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.441 r  inputControl/ALU_Result_reg[12]_i_6/CO[3]
                         net (fo=1, routed)           0.000    13.441    inputControl/ALU_Result_reg[12]_i_6_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.558 r  inputControl/ALU_Result_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.558    inputControl/ALU_Result_reg[12]_i_3_n_0
    SLICE_X8Y14          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.715 r  inputControl/ALU_Result_reg[12]_i_2/CO[1]
                         net (fo=20, routed)          0.804    14.519    inputControl/ALU_Result0__0[12]
    SLICE_X7Y10          LUT3 (Prop_lut3_I0_O)        0.332    14.851 r  inputControl/ALU_Result[11]_i_23/O
                         net (fo=1, routed)           0.000    14.851    inputControl/ALU_Result[11]_i_23_n_0
    SLICE_X7Y10          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.401 r  inputControl/ALU_Result_reg[11]_i_16/CO[3]
                         net (fo=1, routed)           0.000    15.401    inputControl/ALU_Result_reg[11]_i_16_n_0
    SLICE_X7Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.515 r  inputControl/ALU_Result_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    15.515    inputControl/ALU_Result_reg[11]_i_11_n_0
    SLICE_X7Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.629 r  inputControl/ALU_Result_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.629    inputControl/ALU_Result_reg[11]_i_6_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.743 r  inputControl/ALU_Result_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.743    inputControl/ALU_Result_reg[11]_i_3_n_0
    SLICE_X7Y14          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.900 r  inputControl/ALU_Result_reg[11]_i_2/CO[1]
                         net (fo=20, routed)          0.683    16.582    inputControl/ALU_Result0__0[11]
    SLICE_X7Y15          LUT3 (Prop_lut3_I0_O)        0.329    16.911 r  inputControl/ALU_Result[10]_i_23/O
                         net (fo=1, routed)           0.000    16.911    inputControl/ALU_Result[10]_i_23_n_0
    SLICE_X7Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.461 r  inputControl/ALU_Result_reg[10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    17.461    inputControl/ALU_Result_reg[10]_i_16_n_0
    SLICE_X7Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.575 r  inputControl/ALU_Result_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    17.575    inputControl/ALU_Result_reg[10]_i_11_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.689 r  inputControl/ALU_Result_reg[10]_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.689    inputControl/ALU_Result_reg[10]_i_6_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.803 r  inputControl/ALU_Result_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.803    inputControl/ALU_Result_reg[10]_i_3_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.960 r  inputControl/ALU_Result_reg[10]_i_2/CO[1]
                         net (fo=20, routed)          0.883    18.844    inputControl/ALU_Result0__0[10]
    SLICE_X8Y17          LUT3 (Prop_lut3_I0_O)        0.329    19.173 r  inputControl/ALU_Result[9]_i_23/O
                         net (fo=1, routed)           0.000    19.173    inputControl/ALU_Result[9]_i_23_n_0
    SLICE_X8Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.706 r  inputControl/ALU_Result_reg[9]_i_16/CO[3]
                         net (fo=1, routed)           0.000    19.706    inputControl/ALU_Result_reg[9]_i_16_n_0
    SLICE_X8Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.823 r  inputControl/ALU_Result_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000    19.823    inputControl/ALU_Result_reg[9]_i_11_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.940 r  inputControl/ALU_Result_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.940    inputControl/ALU_Result_reg[9]_i_6_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.057 r  inputControl/ALU_Result_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.057    inputControl/ALU_Result_reg[9]_i_3_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.214 r  inputControl/ALU_Result_reg[9]_i_2/CO[1]
                         net (fo=20, routed)          0.599    20.813    inputControl/ALU_Result0__0[9]
    SLICE_X9Y19          LUT3 (Prop_lut3_I0_O)        0.332    21.145 r  inputControl/ALU_Result[8]_i_23/O
                         net (fo=1, routed)           0.000    21.145    inputControl/ALU_Result[8]_i_23_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.695 r  inputControl/ALU_Result_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.695    inputControl/ALU_Result_reg[8]_i_16_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.809 r  inputControl/ALU_Result_reg[8]_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.809    inputControl/ALU_Result_reg[8]_i_11_n_0
    SLICE_X9Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.923 r  inputControl/ALU_Result_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.923    inputControl/ALU_Result_reg[8]_i_6_n_0
    SLICE_X9Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.037 r  inputControl/ALU_Result_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.037    inputControl/ALU_Result_reg[8]_i_3_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.194 r  inputControl/ALU_Result_reg[8]_i_2/CO[1]
                         net (fo=20, routed)          0.598    22.792    inputControl/ALU_Result0__0[8]
    SLICE_X8Y22          LUT3 (Prop_lut3_I0_O)        0.329    23.121 r  inputControl/ALU_Result[7]_i_23/O
                         net (fo=1, routed)           0.000    23.121    inputControl/ALU_Result[7]_i_23_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.654 r  inputControl/ALU_Result_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    23.654    inputControl/ALU_Result_reg[7]_i_16_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.771 r  inputControl/ALU_Result_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000    23.771    inputControl/ALU_Result_reg[7]_i_11_n_0
    SLICE_X8Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.888 r  inputControl/ALU_Result_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.009    23.897    inputControl/ALU_Result_reg[7]_i_6_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.014 r  inputControl/ALU_Result_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    24.014    inputControl/ALU_Result_reg[7]_i_3_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.171 r  inputControl/ALU_Result_reg[7]_i_2/CO[1]
                         net (fo=20, routed)          0.585    24.756    inputControl/ALU_Result0__0[7]
    SLICE_X9Y25          LUT3 (Prop_lut3_I0_O)        0.332    25.088 r  inputControl/ALU_Result[6]_i_23/O
                         net (fo=1, routed)           0.000    25.088    inputControl/ALU_Result[6]_i_23_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.638 r  inputControl/ALU_Result_reg[6]_i_16/CO[3]
                         net (fo=1, routed)           0.000    25.638    inputControl/ALU_Result_reg[6]_i_16_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.752 r  inputControl/ALU_Result_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.752    inputControl/ALU_Result_reg[6]_i_11_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.866 r  inputControl/ALU_Result_reg[6]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.866    inputControl/ALU_Result_reg[6]_i_6_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.980 r  inputControl/ALU_Result_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    25.980    inputControl/ALU_Result_reg[6]_i_3_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.137 r  inputControl/ALU_Result_reg[6]_i_2/CO[1]
                         net (fo=20, routed)          0.412    26.549    ALU/ALU_Result0__0[6]
    SLICE_X11Y29         LUT5 (Prop_lut5_I0_O)        0.329    26.878 r  ALU/ALU_Result[6]_i_1/O
                         net (fo=1, routed)           0.000    26.878    ALU/p_0_in[6]
    SLICE_X11Y29         FDRE                                         r  ALU/ALU_Result_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.440    14.781    ALU/clk_IBUF_BUFG
    SLICE_X11Y29         FDRE                                         r  ALU/ALU_Result_reg[6]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X11Y29         FDRE (Setup_fdre_C_D)        0.031    15.037    ALU/ALU_Result_reg[6]
  -------------------------------------------------------------------
                         required time                         15.037    
                         arrival time                         -26.878    
  -------------------------------------------------------------------
                         slack                                -11.842    

Slack (VIOLATED) :        -10.232ns  (required time - arrival time)
  Source:                 inputControl/B_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ALU/ALU_Result_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.175ns  (logic 12.925ns (64.066%)  route 7.250ns (35.934%))
  Logic Levels:           53  (CARRY4=43 LUT2=1 LUT3=8 LUT5=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.569     5.090    inputControl/clk_IBUF_BUFG
    SLICE_X8Y4           FDRE                                         r  inputControl/B_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y4           FDRE (Prop_fdre_C_Q)         0.518     5.608 r  inputControl/B_reg_reg[0]/Q
                         net (fo=21, routed)          0.469     6.077    inputControl/B_reg_reg[11]_0[0]
    SLICE_X9Y4           LUT2 (Prop_lut2_I0_O)        0.124     6.201 r  inputControl/ALU_Result[15]_i_38/O
                         net (fo=1, routed)           0.000     6.201    inputControl/ALU_Result[15]_i_38_n_0
    SLICE_X9Y4           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.733 r  inputControl/ALU_Result_reg[15]_i_22/CO[3]
                         net (fo=1, routed)           0.000     6.733    inputControl/ALU_Result_reg[15]_i_22_n_0
    SLICE_X9Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.847 r  inputControl/ALU_Result_reg[15]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.847    inputControl/ALU_Result_reg[15]_i_13_n_0
    SLICE_X9Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.961 r  inputControl/ALU_Result_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.961    inputControl/ALU_Result_reg[15]_i_4_n_0
    SLICE_X9Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.075 r  inputControl/ALU_Result_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.075    inputControl/ALU_Result_reg[15]_i_3_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.346 r  inputControl/ALU_Result_reg[15]_i_2/CO[0]
                         net (fo=20, routed)          0.935     8.281    inputControl/ALU_Result0__0[15]
    SLICE_X10Y4          LUT3 (Prop_lut3_I0_O)        0.373     8.654 r  inputControl/ALU_Result[14]_i_19/O
                         net (fo=1, routed)           0.000     8.654    inputControl/ALU_Result[14]_i_19_n_0
    SLICE_X10Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.187 r  inputControl/ALU_Result_reg[14]_i_11/CO[3]
                         net (fo=1, routed)           0.000     9.187    inputControl/ALU_Result_reg[14]_i_11_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.304 r  inputControl/ALU_Result_reg[14]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.304    inputControl/ALU_Result_reg[14]_i_6_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.421 r  inputControl/ALU_Result_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.421    inputControl/ALU_Result_reg[14]_i_3_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.578 r  inputControl/ALU_Result_reg[14]_i_2/CO[1]
                         net (fo=20, routed)          0.726    10.305    inputControl/ALU_Result0__0[14]
    SLICE_X8Y4           LUT3 (Prop_lut3_I0_O)        0.332    10.637 r  inputControl/ALU_Result[13]_i_23/O
                         net (fo=1, routed)           0.000    10.637    inputControl/ALU_Result[13]_i_23_n_0
    SLICE_X8Y4           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.170 r  inputControl/ALU_Result_reg[13]_i_16/CO[3]
                         net (fo=1, routed)           0.000    11.170    inputControl/ALU_Result_reg[13]_i_16_n_0
    SLICE_X8Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.287 r  inputControl/ALU_Result_reg[13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.287    inputControl/ALU_Result_reg[13]_i_11_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.404 r  inputControl/ALU_Result_reg[13]_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.404    inputControl/ALU_Result_reg[13]_i_6_n_0
    SLICE_X8Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.521 r  inputControl/ALU_Result_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.521    inputControl/ALU_Result_reg[13]_i_3_n_0
    SLICE_X8Y8           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.678 r  inputControl/ALU_Result_reg[13]_i_2/CO[1]
                         net (fo=20, routed)          0.781    12.459    inputControl/ALU_Result0__0[13]
    SLICE_X8Y11          LUT3 (Prop_lut3_I0_O)        0.332    12.791 r  inputControl/ALU_Result[12]_i_19/O
                         net (fo=1, routed)           0.000    12.791    inputControl/ALU_Result[12]_i_19_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.324 r  inputControl/ALU_Result_reg[12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    13.324    inputControl/ALU_Result_reg[12]_i_11_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.441 r  inputControl/ALU_Result_reg[12]_i_6/CO[3]
                         net (fo=1, routed)           0.000    13.441    inputControl/ALU_Result_reg[12]_i_6_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.558 r  inputControl/ALU_Result_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.558    inputControl/ALU_Result_reg[12]_i_3_n_0
    SLICE_X8Y14          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.715 r  inputControl/ALU_Result_reg[12]_i_2/CO[1]
                         net (fo=20, routed)          0.804    14.519    inputControl/ALU_Result0__0[12]
    SLICE_X7Y10          LUT3 (Prop_lut3_I0_O)        0.332    14.851 r  inputControl/ALU_Result[11]_i_23/O
                         net (fo=1, routed)           0.000    14.851    inputControl/ALU_Result[11]_i_23_n_0
    SLICE_X7Y10          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.401 r  inputControl/ALU_Result_reg[11]_i_16/CO[3]
                         net (fo=1, routed)           0.000    15.401    inputControl/ALU_Result_reg[11]_i_16_n_0
    SLICE_X7Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.515 r  inputControl/ALU_Result_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    15.515    inputControl/ALU_Result_reg[11]_i_11_n_0
    SLICE_X7Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.629 r  inputControl/ALU_Result_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.629    inputControl/ALU_Result_reg[11]_i_6_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.743 r  inputControl/ALU_Result_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.743    inputControl/ALU_Result_reg[11]_i_3_n_0
    SLICE_X7Y14          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.900 r  inputControl/ALU_Result_reg[11]_i_2/CO[1]
                         net (fo=20, routed)          0.683    16.582    inputControl/ALU_Result0__0[11]
    SLICE_X7Y15          LUT3 (Prop_lut3_I0_O)        0.329    16.911 r  inputControl/ALU_Result[10]_i_23/O
                         net (fo=1, routed)           0.000    16.911    inputControl/ALU_Result[10]_i_23_n_0
    SLICE_X7Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.461 r  inputControl/ALU_Result_reg[10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    17.461    inputControl/ALU_Result_reg[10]_i_16_n_0
    SLICE_X7Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.575 r  inputControl/ALU_Result_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    17.575    inputControl/ALU_Result_reg[10]_i_11_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.689 r  inputControl/ALU_Result_reg[10]_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.689    inputControl/ALU_Result_reg[10]_i_6_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.803 r  inputControl/ALU_Result_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.803    inputControl/ALU_Result_reg[10]_i_3_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.960 r  inputControl/ALU_Result_reg[10]_i_2/CO[1]
                         net (fo=20, routed)          0.883    18.844    inputControl/ALU_Result0__0[10]
    SLICE_X8Y17          LUT3 (Prop_lut3_I0_O)        0.329    19.173 r  inputControl/ALU_Result[9]_i_23/O
                         net (fo=1, routed)           0.000    19.173    inputControl/ALU_Result[9]_i_23_n_0
    SLICE_X8Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.706 r  inputControl/ALU_Result_reg[9]_i_16/CO[3]
                         net (fo=1, routed)           0.000    19.706    inputControl/ALU_Result_reg[9]_i_16_n_0
    SLICE_X8Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.823 r  inputControl/ALU_Result_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000    19.823    inputControl/ALU_Result_reg[9]_i_11_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.940 r  inputControl/ALU_Result_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.940    inputControl/ALU_Result_reg[9]_i_6_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.057 r  inputControl/ALU_Result_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.057    inputControl/ALU_Result_reg[9]_i_3_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.214 r  inputControl/ALU_Result_reg[9]_i_2/CO[1]
                         net (fo=20, routed)          0.599    20.813    inputControl/ALU_Result0__0[9]
    SLICE_X9Y19          LUT3 (Prop_lut3_I0_O)        0.332    21.145 r  inputControl/ALU_Result[8]_i_23/O
                         net (fo=1, routed)           0.000    21.145    inputControl/ALU_Result[8]_i_23_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.695 r  inputControl/ALU_Result_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.695    inputControl/ALU_Result_reg[8]_i_16_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.809 r  inputControl/ALU_Result_reg[8]_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.809    inputControl/ALU_Result_reg[8]_i_11_n_0
    SLICE_X9Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.923 r  inputControl/ALU_Result_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.923    inputControl/ALU_Result_reg[8]_i_6_n_0
    SLICE_X9Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.037 r  inputControl/ALU_Result_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.037    inputControl/ALU_Result_reg[8]_i_3_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.194 r  inputControl/ALU_Result_reg[8]_i_2/CO[1]
                         net (fo=20, routed)          0.598    22.792    inputControl/ALU_Result0__0[8]
    SLICE_X8Y22          LUT3 (Prop_lut3_I0_O)        0.329    23.121 r  inputControl/ALU_Result[7]_i_23/O
                         net (fo=1, routed)           0.000    23.121    inputControl/ALU_Result[7]_i_23_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.654 r  inputControl/ALU_Result_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    23.654    inputControl/ALU_Result_reg[7]_i_16_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.771 r  inputControl/ALU_Result_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000    23.771    inputControl/ALU_Result_reg[7]_i_11_n_0
    SLICE_X8Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.888 r  inputControl/ALU_Result_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.009    23.897    inputControl/ALU_Result_reg[7]_i_6_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.014 r  inputControl/ALU_Result_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    24.014    inputControl/ALU_Result_reg[7]_i_3_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.171 r  inputControl/ALU_Result_reg[7]_i_2/CO[1]
                         net (fo=20, routed)          0.762    24.933    ALU/ALU_Result0__0[7]
    SLICE_X11Y26         LUT5 (Prop_lut5_I1_O)        0.332    25.265 r  ALU/ALU_Result[7]_i_1/O
                         net (fo=1, routed)           0.000    25.265    ALU/p_0_in[7]
    SLICE_X11Y26         FDRE                                         r  ALU/ALU_Result_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.436    14.777    ALU/clk_IBUF_BUFG
    SLICE_X11Y26         FDRE                                         r  ALU/ALU_Result_reg[7]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X11Y26         FDRE (Setup_fdre_C_D)        0.031    15.033    ALU/ALU_Result_reg[7]
  -------------------------------------------------------------------
                         required time                         15.033    
                         arrival time                         -25.265    
  -------------------------------------------------------------------
                         slack                                -10.232    

Slack (VIOLATED) :        -7.929ns  (required time - arrival time)
  Source:                 inputControl/B_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ALU/ALU_Result_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.871ns  (logic 11.552ns (64.640%)  route 6.319ns (35.361%))
  Logic Levels:           47  (CARRY4=38 LUT2=1 LUT3=7 LUT5=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.569     5.090    inputControl/clk_IBUF_BUFG
    SLICE_X8Y4           FDRE                                         r  inputControl/B_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y4           FDRE (Prop_fdre_C_Q)         0.518     5.608 r  inputControl/B_reg_reg[0]/Q
                         net (fo=21, routed)          0.469     6.077    inputControl/B_reg_reg[11]_0[0]
    SLICE_X9Y4           LUT2 (Prop_lut2_I0_O)        0.124     6.201 r  inputControl/ALU_Result[15]_i_38/O
                         net (fo=1, routed)           0.000     6.201    inputControl/ALU_Result[15]_i_38_n_0
    SLICE_X9Y4           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.733 r  inputControl/ALU_Result_reg[15]_i_22/CO[3]
                         net (fo=1, routed)           0.000     6.733    inputControl/ALU_Result_reg[15]_i_22_n_0
    SLICE_X9Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.847 r  inputControl/ALU_Result_reg[15]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.847    inputControl/ALU_Result_reg[15]_i_13_n_0
    SLICE_X9Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.961 r  inputControl/ALU_Result_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.961    inputControl/ALU_Result_reg[15]_i_4_n_0
    SLICE_X9Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.075 r  inputControl/ALU_Result_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.075    inputControl/ALU_Result_reg[15]_i_3_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.346 r  inputControl/ALU_Result_reg[15]_i_2/CO[0]
                         net (fo=20, routed)          0.935     8.281    inputControl/ALU_Result0__0[15]
    SLICE_X10Y4          LUT3 (Prop_lut3_I0_O)        0.373     8.654 r  inputControl/ALU_Result[14]_i_19/O
                         net (fo=1, routed)           0.000     8.654    inputControl/ALU_Result[14]_i_19_n_0
    SLICE_X10Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.187 r  inputControl/ALU_Result_reg[14]_i_11/CO[3]
                         net (fo=1, routed)           0.000     9.187    inputControl/ALU_Result_reg[14]_i_11_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.304 r  inputControl/ALU_Result_reg[14]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.304    inputControl/ALU_Result_reg[14]_i_6_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.421 r  inputControl/ALU_Result_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.421    inputControl/ALU_Result_reg[14]_i_3_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.578 r  inputControl/ALU_Result_reg[14]_i_2/CO[1]
                         net (fo=20, routed)          0.726    10.305    inputControl/ALU_Result0__0[14]
    SLICE_X8Y4           LUT3 (Prop_lut3_I0_O)        0.332    10.637 r  inputControl/ALU_Result[13]_i_23/O
                         net (fo=1, routed)           0.000    10.637    inputControl/ALU_Result[13]_i_23_n_0
    SLICE_X8Y4           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.170 r  inputControl/ALU_Result_reg[13]_i_16/CO[3]
                         net (fo=1, routed)           0.000    11.170    inputControl/ALU_Result_reg[13]_i_16_n_0
    SLICE_X8Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.287 r  inputControl/ALU_Result_reg[13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.287    inputControl/ALU_Result_reg[13]_i_11_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.404 r  inputControl/ALU_Result_reg[13]_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.404    inputControl/ALU_Result_reg[13]_i_6_n_0
    SLICE_X8Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.521 r  inputControl/ALU_Result_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.521    inputControl/ALU_Result_reg[13]_i_3_n_0
    SLICE_X8Y8           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.678 r  inputControl/ALU_Result_reg[13]_i_2/CO[1]
                         net (fo=20, routed)          0.781    12.459    inputControl/ALU_Result0__0[13]
    SLICE_X8Y11          LUT3 (Prop_lut3_I0_O)        0.332    12.791 r  inputControl/ALU_Result[12]_i_19/O
                         net (fo=1, routed)           0.000    12.791    inputControl/ALU_Result[12]_i_19_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.324 r  inputControl/ALU_Result_reg[12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    13.324    inputControl/ALU_Result_reg[12]_i_11_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.441 r  inputControl/ALU_Result_reg[12]_i_6/CO[3]
                         net (fo=1, routed)           0.000    13.441    inputControl/ALU_Result_reg[12]_i_6_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.558 r  inputControl/ALU_Result_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.558    inputControl/ALU_Result_reg[12]_i_3_n_0
    SLICE_X8Y14          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.715 r  inputControl/ALU_Result_reg[12]_i_2/CO[1]
                         net (fo=20, routed)          0.804    14.519    inputControl/ALU_Result0__0[12]
    SLICE_X7Y10          LUT3 (Prop_lut3_I0_O)        0.332    14.851 r  inputControl/ALU_Result[11]_i_23/O
                         net (fo=1, routed)           0.000    14.851    inputControl/ALU_Result[11]_i_23_n_0
    SLICE_X7Y10          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.401 r  inputControl/ALU_Result_reg[11]_i_16/CO[3]
                         net (fo=1, routed)           0.000    15.401    inputControl/ALU_Result_reg[11]_i_16_n_0
    SLICE_X7Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.515 r  inputControl/ALU_Result_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    15.515    inputControl/ALU_Result_reg[11]_i_11_n_0
    SLICE_X7Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.629 r  inputControl/ALU_Result_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.629    inputControl/ALU_Result_reg[11]_i_6_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.743 r  inputControl/ALU_Result_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.743    inputControl/ALU_Result_reg[11]_i_3_n_0
    SLICE_X7Y14          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.900 r  inputControl/ALU_Result_reg[11]_i_2/CO[1]
                         net (fo=20, routed)          0.683    16.582    inputControl/ALU_Result0__0[11]
    SLICE_X7Y15          LUT3 (Prop_lut3_I0_O)        0.329    16.911 r  inputControl/ALU_Result[10]_i_23/O
                         net (fo=1, routed)           0.000    16.911    inputControl/ALU_Result[10]_i_23_n_0
    SLICE_X7Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.461 r  inputControl/ALU_Result_reg[10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    17.461    inputControl/ALU_Result_reg[10]_i_16_n_0
    SLICE_X7Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.575 r  inputControl/ALU_Result_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    17.575    inputControl/ALU_Result_reg[10]_i_11_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.689 r  inputControl/ALU_Result_reg[10]_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.689    inputControl/ALU_Result_reg[10]_i_6_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.803 r  inputControl/ALU_Result_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.803    inputControl/ALU_Result_reg[10]_i_3_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.960 r  inputControl/ALU_Result_reg[10]_i_2/CO[1]
                         net (fo=20, routed)          0.883    18.844    inputControl/ALU_Result0__0[10]
    SLICE_X8Y17          LUT3 (Prop_lut3_I0_O)        0.329    19.173 r  inputControl/ALU_Result[9]_i_23/O
                         net (fo=1, routed)           0.000    19.173    inputControl/ALU_Result[9]_i_23_n_0
    SLICE_X8Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.706 r  inputControl/ALU_Result_reg[9]_i_16/CO[3]
                         net (fo=1, routed)           0.000    19.706    inputControl/ALU_Result_reg[9]_i_16_n_0
    SLICE_X8Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.823 r  inputControl/ALU_Result_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000    19.823    inputControl/ALU_Result_reg[9]_i_11_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.940 r  inputControl/ALU_Result_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.940    inputControl/ALU_Result_reg[9]_i_6_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.057 r  inputControl/ALU_Result_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.057    inputControl/ALU_Result_reg[9]_i_3_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.214 r  inputControl/ALU_Result_reg[9]_i_2/CO[1]
                         net (fo=20, routed)          0.599    20.813    inputControl/ALU_Result0__0[9]
    SLICE_X9Y19          LUT3 (Prop_lut3_I0_O)        0.332    21.145 r  inputControl/ALU_Result[8]_i_23/O
                         net (fo=1, routed)           0.000    21.145    inputControl/ALU_Result[8]_i_23_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.695 r  inputControl/ALU_Result_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.695    inputControl/ALU_Result_reg[8]_i_16_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.809 r  inputControl/ALU_Result_reg[8]_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.809    inputControl/ALU_Result_reg[8]_i_11_n_0
    SLICE_X9Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.923 r  inputControl/ALU_Result_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.923    inputControl/ALU_Result_reg[8]_i_6_n_0
    SLICE_X9Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.037 r  inputControl/ALU_Result_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.037    inputControl/ALU_Result_reg[8]_i_3_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.194 r  inputControl/ALU_Result_reg[8]_i_2/CO[1]
                         net (fo=20, routed)          0.439    22.633    ALU/ALU_Result0__0[8]
    SLICE_X11Y23         LUT5 (Prop_lut5_I0_O)        0.329    22.962 r  ALU/ALU_Result[8]_i_1/O
                         net (fo=1, routed)           0.000    22.962    ALU/p_0_in[8]
    SLICE_X11Y23         FDRE                                         r  ALU/ALU_Result_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.436    14.777    ALU/clk_IBUF_BUFG
    SLICE_X11Y23         FDRE                                         r  ALU/ALU_Result_reg[8]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X11Y23         FDRE (Setup_fdre_C_D)        0.031    15.033    ALU/ALU_Result_reg[8]
  -------------------------------------------------------------------
                         required time                         15.033    
                         arrival time                         -22.962    
  -------------------------------------------------------------------
                         slack                                 -7.929    

Slack (VIOLATED) :        -5.905ns  (required time - arrival time)
  Source:                 inputControl/B_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ALU/ALU_Result_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.851ns  (logic 10.174ns (64.186%)  route 5.677ns (35.814%))
  Logic Levels:           41  (CARRY4=33 LUT2=1 LUT3=6 LUT5=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.569     5.090    inputControl/clk_IBUF_BUFG
    SLICE_X8Y4           FDRE                                         r  inputControl/B_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y4           FDRE (Prop_fdre_C_Q)         0.518     5.608 r  inputControl/B_reg_reg[0]/Q
                         net (fo=21, routed)          0.469     6.077    inputControl/B_reg_reg[11]_0[0]
    SLICE_X9Y4           LUT2 (Prop_lut2_I0_O)        0.124     6.201 r  inputControl/ALU_Result[15]_i_38/O
                         net (fo=1, routed)           0.000     6.201    inputControl/ALU_Result[15]_i_38_n_0
    SLICE_X9Y4           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.733 r  inputControl/ALU_Result_reg[15]_i_22/CO[3]
                         net (fo=1, routed)           0.000     6.733    inputControl/ALU_Result_reg[15]_i_22_n_0
    SLICE_X9Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.847 r  inputControl/ALU_Result_reg[15]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.847    inputControl/ALU_Result_reg[15]_i_13_n_0
    SLICE_X9Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.961 r  inputControl/ALU_Result_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.961    inputControl/ALU_Result_reg[15]_i_4_n_0
    SLICE_X9Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.075 r  inputControl/ALU_Result_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.075    inputControl/ALU_Result_reg[15]_i_3_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.346 r  inputControl/ALU_Result_reg[15]_i_2/CO[0]
                         net (fo=20, routed)          0.935     8.281    inputControl/ALU_Result0__0[15]
    SLICE_X10Y4          LUT3 (Prop_lut3_I0_O)        0.373     8.654 r  inputControl/ALU_Result[14]_i_19/O
                         net (fo=1, routed)           0.000     8.654    inputControl/ALU_Result[14]_i_19_n_0
    SLICE_X10Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.187 r  inputControl/ALU_Result_reg[14]_i_11/CO[3]
                         net (fo=1, routed)           0.000     9.187    inputControl/ALU_Result_reg[14]_i_11_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.304 r  inputControl/ALU_Result_reg[14]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.304    inputControl/ALU_Result_reg[14]_i_6_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.421 r  inputControl/ALU_Result_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.421    inputControl/ALU_Result_reg[14]_i_3_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.578 r  inputControl/ALU_Result_reg[14]_i_2/CO[1]
                         net (fo=20, routed)          0.726    10.305    inputControl/ALU_Result0__0[14]
    SLICE_X8Y4           LUT3 (Prop_lut3_I0_O)        0.332    10.637 r  inputControl/ALU_Result[13]_i_23/O
                         net (fo=1, routed)           0.000    10.637    inputControl/ALU_Result[13]_i_23_n_0
    SLICE_X8Y4           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.170 r  inputControl/ALU_Result_reg[13]_i_16/CO[3]
                         net (fo=1, routed)           0.000    11.170    inputControl/ALU_Result_reg[13]_i_16_n_0
    SLICE_X8Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.287 r  inputControl/ALU_Result_reg[13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.287    inputControl/ALU_Result_reg[13]_i_11_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.404 r  inputControl/ALU_Result_reg[13]_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.404    inputControl/ALU_Result_reg[13]_i_6_n_0
    SLICE_X8Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.521 r  inputControl/ALU_Result_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.521    inputControl/ALU_Result_reg[13]_i_3_n_0
    SLICE_X8Y8           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.678 r  inputControl/ALU_Result_reg[13]_i_2/CO[1]
                         net (fo=20, routed)          0.781    12.459    inputControl/ALU_Result0__0[13]
    SLICE_X8Y11          LUT3 (Prop_lut3_I0_O)        0.332    12.791 r  inputControl/ALU_Result[12]_i_19/O
                         net (fo=1, routed)           0.000    12.791    inputControl/ALU_Result[12]_i_19_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.324 r  inputControl/ALU_Result_reg[12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    13.324    inputControl/ALU_Result_reg[12]_i_11_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.441 r  inputControl/ALU_Result_reg[12]_i_6/CO[3]
                         net (fo=1, routed)           0.000    13.441    inputControl/ALU_Result_reg[12]_i_6_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.558 r  inputControl/ALU_Result_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.558    inputControl/ALU_Result_reg[12]_i_3_n_0
    SLICE_X8Y14          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.715 r  inputControl/ALU_Result_reg[12]_i_2/CO[1]
                         net (fo=20, routed)          0.804    14.519    inputControl/ALU_Result0__0[12]
    SLICE_X7Y10          LUT3 (Prop_lut3_I0_O)        0.332    14.851 r  inputControl/ALU_Result[11]_i_23/O
                         net (fo=1, routed)           0.000    14.851    inputControl/ALU_Result[11]_i_23_n_0
    SLICE_X7Y10          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.401 r  inputControl/ALU_Result_reg[11]_i_16/CO[3]
                         net (fo=1, routed)           0.000    15.401    inputControl/ALU_Result_reg[11]_i_16_n_0
    SLICE_X7Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.515 r  inputControl/ALU_Result_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    15.515    inputControl/ALU_Result_reg[11]_i_11_n_0
    SLICE_X7Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.629 r  inputControl/ALU_Result_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.629    inputControl/ALU_Result_reg[11]_i_6_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.743 r  inputControl/ALU_Result_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.743    inputControl/ALU_Result_reg[11]_i_3_n_0
    SLICE_X7Y14          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.900 r  inputControl/ALU_Result_reg[11]_i_2/CO[1]
                         net (fo=20, routed)          0.683    16.582    inputControl/ALU_Result0__0[11]
    SLICE_X7Y15          LUT3 (Prop_lut3_I0_O)        0.329    16.911 r  inputControl/ALU_Result[10]_i_23/O
                         net (fo=1, routed)           0.000    16.911    inputControl/ALU_Result[10]_i_23_n_0
    SLICE_X7Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.461 r  inputControl/ALU_Result_reg[10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    17.461    inputControl/ALU_Result_reg[10]_i_16_n_0
    SLICE_X7Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.575 r  inputControl/ALU_Result_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    17.575    inputControl/ALU_Result_reg[10]_i_11_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.689 r  inputControl/ALU_Result_reg[10]_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.689    inputControl/ALU_Result_reg[10]_i_6_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.803 r  inputControl/ALU_Result_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.803    inputControl/ALU_Result_reg[10]_i_3_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.960 r  inputControl/ALU_Result_reg[10]_i_2/CO[1]
                         net (fo=20, routed)          0.883    18.844    inputControl/ALU_Result0__0[10]
    SLICE_X8Y17          LUT3 (Prop_lut3_I0_O)        0.329    19.173 r  inputControl/ALU_Result[9]_i_23/O
                         net (fo=1, routed)           0.000    19.173    inputControl/ALU_Result[9]_i_23_n_0
    SLICE_X8Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.706 r  inputControl/ALU_Result_reg[9]_i_16/CO[3]
                         net (fo=1, routed)           0.000    19.706    inputControl/ALU_Result_reg[9]_i_16_n_0
    SLICE_X8Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.823 r  inputControl/ALU_Result_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000    19.823    inputControl/ALU_Result_reg[9]_i_11_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.940 r  inputControl/ALU_Result_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.940    inputControl/ALU_Result_reg[9]_i_6_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.057 r  inputControl/ALU_Result_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.057    inputControl/ALU_Result_reg[9]_i_3_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.214 r  inputControl/ALU_Result_reg[9]_i_2/CO[1]
                         net (fo=20, routed)          0.395    20.609    ALU/ALU_Result0__0[9]
    SLICE_X11Y21         LUT5 (Prop_lut5_I0_O)        0.332    20.941 r  ALU/ALU_Result[9]_i_1/O
                         net (fo=1, routed)           0.000    20.941    ALU/p_0_in[9]
    SLICE_X11Y21         FDRE                                         r  ALU/ALU_Result_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.439    14.780    ALU/clk_IBUF_BUFG
    SLICE_X11Y21         FDRE                                         r  ALU/ALU_Result_reg[9]/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X11Y21         FDRE (Setup_fdre_C_D)        0.031    15.036    ALU/ALU_Result_reg[9]
  -------------------------------------------------------------------
                         required time                         15.036    
                         arrival time                         -20.941    
  -------------------------------------------------------------------
                         slack                                 -5.905    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 vga_sync/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync/v_count_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.186ns (69.450%)  route 0.082ns (30.550%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.589     1.472    vga_sync/clk_IBUF_BUFG
    SLICE_X5Y14          FDCE                                         r  vga_sync/v_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  vga_sync/v_count_reg_reg[2]/Q
                         net (fo=7, routed)           0.082     1.695    vga_sync/y[2]
    SLICE_X4Y14          LUT6 (Prop_lut6_I2_O)        0.045     1.740 r  vga_sync/v_count_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.740    vga_sync/v_count_reg[5]_i_1_n_0
    SLICE_X4Y14          FDCE                                         r  vga_sync/v_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.859     1.986    vga_sync/clk_IBUF_BUFG
    SLICE_X4Y14          FDCE                                         r  vga_sync/v_count_reg_reg[5]/C
                         clock pessimism             -0.501     1.485    
    SLICE_X4Y14          FDCE (Hold_fdce_C_D)         0.092     1.577    vga_sync/v_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 inputControl/opcode_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ALU/ALU_Result_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.684%)  route 0.136ns (42.316%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.564     1.447    inputControl/clk_IBUF_BUFG
    SLICE_X9Y11          FDRE                                         r  inputControl/opcode_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.141     1.588 r  inputControl/opcode_reg_reg[1]/Q
                         net (fo=18, routed)          0.136     1.725    ALU/opcode[1]
    SLICE_X9Y10          LUT5 (Prop_lut5_I2_O)        0.045     1.770 r  ALU/ALU_Result[14]_i_1/O
                         net (fo=1, routed)           0.000     1.770    ALU/p_0_in[14]
    SLICE_X9Y10          FDRE                                         r  ALU/ALU_Result_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.834     1.961    ALU/clk_IBUF_BUFG
    SLICE_X9Y10          FDRE                                         r  ALU/ALU_Result_reg[14]/C
                         clock pessimism             -0.498     1.463    
    SLICE_X9Y10          FDRE (Hold_fdre_C_D)         0.092     1.555    ALU/ALU_Result_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 vga_sync/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync/v_count_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.209ns (60.220%)  route 0.138ns (39.780%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.589     1.472    vga_sync/clk_IBUF_BUFG
    SLICE_X6Y15          FDCE                                         r  vga_sync/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y15          FDCE (Prop_fdce_C_Q)         0.164     1.636 r  vga_sync/v_count_reg_reg[0]/Q
                         net (fo=9, routed)           0.138     1.774    vga_sync/y[0]
    SLICE_X6Y15          LUT6 (Prop_lut6_I2_O)        0.045     1.819 r  vga_sync/v_count_reg[9]_i_2/O
                         net (fo=1, routed)           0.000     1.819    vga_sync/v_count_reg[9]_i_2_n_0
    SLICE_X6Y15          FDCE                                         r  vga_sync/v_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.858     1.985    vga_sync/clk_IBUF_BUFG
    SLICE_X6Y15          FDCE                                         r  vga_sync/v_count_reg_reg[9]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X6Y15          FDCE (Hold_fdce_C_D)         0.121     1.593    vga_sync/v_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 inputControl/rsd_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputControl/rsd_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.288%)  route 0.185ns (56.712%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.562     1.445    inputControl/clk_IBUF_BUFG
    SLICE_X9Y13          FDRE                                         r  inputControl/rsd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y13          FDRE (Prop_fdre_C_Q)         0.141     1.586 r  inputControl/rsd_reg[1]/Q
                         net (fo=2, routed)           0.185     1.771    inputControl/rsd[1]
    SLICE_X9Y12          FDRE                                         r  inputControl/rsd_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.832     1.959    inputControl/clk_IBUF_BUFG
    SLICE_X9Y12          FDRE                                         r  inputControl/rsd_reg[2]/C
                         clock pessimism             -0.498     1.461    
    SLICE_X9Y12          FDRE (Hold_fdre_C_D)         0.075     1.536    inputControl/rsd_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 inputControl/rcd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputControl/rcd_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.164ns (50.137%)  route 0.163ns (49.863%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.564     1.447    inputControl/clk_IBUF_BUFG
    SLICE_X8Y11          FDRE                                         r  inputControl/rcd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y11          FDRE (Prop_fdre_C_Q)         0.164     1.611 r  inputControl/rcd_reg[0]/Q
                         net (fo=1, routed)           0.163     1.774    inputControl/rcd[0]
    SLICE_X8Y11          FDRE                                         r  inputControl/rcd_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.834     1.961    inputControl/clk_IBUF_BUFG
    SLICE_X8Y11          FDRE                                         r  inputControl/rcd_reg[1]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X8Y11          FDRE (Hold_fdre_C_D)         0.090     1.537    inputControl/rcd_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 vga_sync/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync/h_count_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.462%)  route 0.156ns (45.538%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.587     1.470    vga_sync/clk_IBUF_BUFG
    SLICE_X4Y17          FDCE                                         r  vga_sync/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y17          FDCE (Prop_fdce_C_Q)         0.141     1.611 r  vga_sync/h_count_reg_reg[5]/Q
                         net (fo=16, routed)          0.156     1.767    vga_sync/Q[2]
    SLICE_X5Y17          LUT6 (Prop_lut6_I1_O)        0.045     1.812 r  vga_sync/h_count_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     1.812    vga_sync/h_count_reg[8]_i_1_n_0
    SLICE_X5Y17          FDCE                                         r  vga_sync/h_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.856     1.983    vga_sync/clk_IBUF_BUFG
    SLICE_X5Y17          FDCE                                         r  vga_sync/h_count_reg_reg[8]/C
                         clock pessimism             -0.500     1.483    
    SLICE_X5Y17          FDCE (Hold_fdce_C_D)         0.091     1.574    vga_sync/h_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 vga_sync/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync/hsync_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.186ns (46.459%)  route 0.214ns (53.541%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.586     1.469    vga_sync/clk_IBUF_BUFG
    SLICE_X4Y18          FDCE                                         r  vga_sync/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDCE (Prop_fdce_C_Q)         0.141     1.610 r  vga_sync/h_count_reg_reg[4]/Q
                         net (fo=6, routed)           0.214     1.824    vga_sync/Q[1]
    SLICE_X2Y17          LUT6 (Prop_lut6_I2_O)        0.045     1.869 r  vga_sync/hsync_reg_i_1/O
                         net (fo=1, routed)           0.000     1.869    vga_sync/hsync_next
    SLICE_X2Y17          FDCE                                         r  vga_sync/hsync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.858     1.985    vga_sync/clk_IBUF_BUFG
    SLICE_X2Y17          FDCE                                         r  vga_sync/hsync_reg_reg/C
                         clock pessimism             -0.478     1.507    
    SLICE_X2Y17          FDCE (Hold_fdce_C_D)         0.120     1.627    vga_sync/hsync_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 vga_sync/pixel_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync/pixel_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.255%)  route 0.167ns (47.745%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.589     1.472    vga_sync/clk_IBUF_BUFG
    SLICE_X1Y17          FDCE                                         r  vga_sync/pixel_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  vga_sync/pixel_reg_reg[0]/Q
                         net (fo=3, routed)           0.167     1.780    vga_sync/pixel_reg[0]
    SLICE_X1Y17          LUT2 (Prop_lut2_I0_O)        0.042     1.822 r  vga_sync/pixel_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.822    vga_sync/pixel_next[1]
    SLICE_X1Y17          FDCE                                         r  vga_sync/pixel_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.858     1.985    vga_sync/clk_IBUF_BUFG
    SLICE_X1Y17          FDCE                                         r  vga_sync/pixel_reg_reg[1]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X1Y17          FDCE (Hold_fdce_C_D)         0.107     1.579    vga_sync/pixel_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 inputControl/rcd_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputControl/rcd_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.164ns (48.166%)  route 0.176ns (51.834%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.564     1.447    inputControl/clk_IBUF_BUFG
    SLICE_X8Y11          FDRE                                         r  inputControl/rcd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y11          FDRE (Prop_fdre_C_Q)         0.164     1.611 r  inputControl/rcd_reg[1]/Q
                         net (fo=3, routed)           0.176     1.788    inputControl/rcd_reg[2]_0[0]
    SLICE_X10Y10         FDRE                                         r  inputControl/rcd_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.834     1.961    inputControl/clk_IBUF_BUFG
    SLICE_X10Y10         FDRE                                         r  inputControl/rcd_reg[2]/C
                         clock pessimism             -0.478     1.483    
    SLICE_X10Y10         FDRE (Hold_fdre_C_D)         0.059     1.542    inputControl/rcd_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 vga_sync/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync/v_count_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.189ns (51.606%)  route 0.177ns (48.394%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.589     1.472    vga_sync/clk_IBUF_BUFG
    SLICE_X5Y14          FDCE                                         r  vga_sync/v_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  vga_sync/v_count_reg_reg[2]/Q
                         net (fo=7, routed)           0.177     1.790    vga_sync/y[2]
    SLICE_X4Y14          LUT5 (Prop_lut5_I3_O)        0.048     1.838 r  vga_sync/v_count_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.838    vga_sync/v_count_reg[4]_i_1_n_0
    SLICE_X4Y14          FDCE                                         r  vga_sync/v_count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.859     1.986    vga_sync/clk_IBUF_BUFG
    SLICE_X4Y14          FDCE                                         r  vga_sync/v_count_reg_reg[4]/C
                         clock pessimism             -0.501     1.485    
    SLICE_X4Y14          FDCE (Hold_fdce_C_D)         0.107     1.592    vga_sync/v_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.246    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y6    vga_control/cdr/addr_reg_reg_rep/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X11Y43   ALU/ALU_Result_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X5Y19    ALU/ALU_Result_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X6Y14    ALU/ALU_Result_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X9Y14    ALU/ALU_Result_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X9Y12    ALU/ALU_Result_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X9Y10    ALU/ALU_Result_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X9Y10    ALU/ALU_Result_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X11Y40   ALU/ALU_Result_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y43   ALU/ALU_Result_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y43   ALU/ALU_Result_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y19    ALU/ALU_Result_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y19    ALU/ALU_Result_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y14    ALU/ALU_Result_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y14    ALU/ALU_Result_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y14    ALU/ALU_Result_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y14    ALU/ALU_Result_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y12    ALU/ALU_Result_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y12    ALU/ALU_Result_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y43   ALU/ALU_Result_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y43   ALU/ALU_Result_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y19    ALU/ALU_Result_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y19    ALU/ALU_Result_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y14    ALU/ALU_Result_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y14    ALU/ALU_Result_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y14    ALU/ALU_Result_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y14    ALU/ALU_Result_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y12    ALU/ALU_Result_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y12    ALU/ALU_Result_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            75 Endpoints
Min Delay            75 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 q7seg/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.535ns  (logic 4.503ns (42.738%)  route 6.033ns (57.262%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y19          FDRE                         0.000     0.000 r  q7seg/ps_reg[0]/C
    SLICE_X8Y19          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  q7seg/ps_reg[0]/Q
                         net (fo=10, routed)          1.336     1.854    binary2DIG/numberCounter/seg_OBUF[6]_inst_i_1_0[0]
    SLICE_X4Y16          LUT6 (Prop_lut6_I4_O)        0.124     1.978 r  binary2DIG/numberCounter/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.679     3.658    binary2DIG/numberCounter/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X34Y17         LUT4 (Prop_lut4_I2_O)        0.146     3.804 r  binary2DIG/numberCounter/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.017     6.821    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.715    10.535 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.535    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q7seg/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.506ns  (logic 4.533ns (43.150%)  route 5.973ns (56.850%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y19          FDRE                         0.000     0.000 r  q7seg/ps_reg[0]/C
    SLICE_X8Y19          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  q7seg/ps_reg[0]/Q
                         net (fo=10, routed)          1.336     1.854    binary2DIG/numberCounter/seg_OBUF[6]_inst_i_1_0[0]
    SLICE_X4Y16          LUT6 (Prop_lut6_I4_O)        0.124     1.978 r  binary2DIG/numberCounter/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.736     3.715    binary2DIG/numberCounter/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X34Y17         LUT4 (Prop_lut4_I1_O)        0.153     3.868 r  binary2DIG/numberCounter/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.900     6.768    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.738    10.506 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.506    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q7seg/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.196ns  (logic 4.302ns (42.191%)  route 5.894ns (57.810%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y19          FDRE                         0.000     0.000 r  q7seg/ps_reg[0]/C
    SLICE_X8Y19          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  q7seg/ps_reg[0]/Q
                         net (fo=10, routed)          1.336     1.854    binary2DIG/numberCounter/seg_OBUF[6]_inst_i_1_0[0]
    SLICE_X4Y16          LUT6 (Prop_lut6_I4_O)        0.124     1.978 r  binary2DIG/numberCounter/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.671     3.650    binary2DIG/numberCounter/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X34Y17         LUT4 (Prop_lut4_I1_O)        0.124     3.774 r  binary2DIG/numberCounter/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.886     6.660    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    10.196 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.196    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q7seg/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.093ns  (logic 4.295ns (42.555%)  route 5.798ns (57.445%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y19          FDRE                         0.000     0.000 r  q7seg/ps_reg[0]/C
    SLICE_X8Y19          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  q7seg/ps_reg[0]/Q
                         net (fo=10, routed)          1.336     1.854    binary2DIG/numberCounter/seg_OBUF[6]_inst_i_1_0[0]
    SLICE_X4Y16          LUT6 (Prop_lut6_I4_O)        0.124     1.978 f  binary2DIG/numberCounter/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.679     3.658    binary2DIG/numberCounter/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X34Y17         LUT4 (Prop_lut4_I2_O)        0.124     3.782 r  binary2DIG/numberCounter/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.782     6.564    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    10.093 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.093    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_control/bit_addr_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            vgaGreen[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.012ns  (logic 4.719ns (47.139%)  route 5.292ns (52.861%))
  Logic Levels:           5  (LDCE=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y16          LDCE                         0.000     0.000 r  vga_control/bit_addr_reg[0]/G
    SLICE_X5Y16          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  vga_control/bit_addr_reg[0]/Q
                         net (fo=2, routed)           0.957     1.516    vga_control/cdr/Q[0]
    SLICE_X8Y16          LUT6 (Prop_lut6_I4_O)        0.124     1.640 r  vga_control/cdr/vgaRed_OBUF[3]_inst_i_10/O
                         net (fo=1, routed)           0.000     1.640    vga_control/cdr/vgaRed_OBUF[3]_inst_i_10_n_0
    SLICE_X8Y16          MUXF7 (Prop_muxf7_I0_O)      0.209     1.849 r  vga_control/cdr/vgaRed_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           1.180     3.029    vga_sync/vgaBlue[2]
    SLICE_X1Y16          LUT6 (Prop_lut6_I5_O)        0.297     3.326 r  vga_sync/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=6, routed)           3.155     6.481    vgaBlue_OBUF[2]
    D17                  OBUF (Prop_obuf_I_O)         3.530    10.012 r  vgaGreen_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.012    vgaGreen[3]
    D17                                                               r  vgaGreen[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q7seg/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.922ns  (logic 4.301ns (43.351%)  route 5.620ns (56.649%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y19          FDRE                         0.000     0.000 r  q7seg/ps_reg[0]/C
    SLICE_X8Y19          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  q7seg/ps_reg[0]/Q
                         net (fo=10, routed)          1.336     1.854    binary2DIG/numberCounter/seg_OBUF[6]_inst_i_1_0[0]
    SLICE_X4Y16          LUT6 (Prop_lut6_I4_O)        0.124     1.978 r  binary2DIG/numberCounter/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.745     3.724    binary2DIG/numberCounter/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X34Y17         LUT4 (Prop_lut4_I1_O)        0.124     3.848 r  binary2DIG/numberCounter/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.539     6.386    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535     9.922 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.922    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q7seg/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.918ns  (logic 4.270ns (43.058%)  route 5.647ns (56.942%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y19          FDRE                         0.000     0.000 r  q7seg/ps_reg[0]/C
    SLICE_X8Y19          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  q7seg/ps_reg[0]/Q
                         net (fo=10, routed)          1.336     1.854    binary2DIG/numberCounter/seg_OBUF[6]_inst_i_1_0[0]
    SLICE_X4Y16          LUT6 (Prop_lut6_I4_O)        0.124     1.978 r  binary2DIG/numberCounter/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.736     3.715    binary2DIG/numberCounter/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X34Y17         LUT4 (Prop_lut4_I2_O)        0.124     3.839 r  binary2DIG/numberCounter/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.575     6.413    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504     9.918 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.918    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q7seg/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.917ns  (logic 4.538ns (45.758%)  route 5.379ns (54.242%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y19          FDRE                         0.000     0.000 r  q7seg/ps_reg[0]/C
    SLICE_X8Y19          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  q7seg/ps_reg[0]/Q
                         net (fo=10, routed)          1.336     1.854    binary2DIG/numberCounter/seg_OBUF[6]_inst_i_1_0[0]
    SLICE_X4Y16          LUT6 (Prop_lut6_I4_O)        0.124     1.978 r  binary2DIG/numberCounter/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.671     3.650    binary2DIG/numberCounter/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X34Y17         LUT4 (Prop_lut4_I1_O)        0.152     3.802 r  binary2DIG/numberCounter/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.371     6.173    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.744     9.917 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.917    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_control/bit_addr_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.624ns  (logic 4.718ns (49.024%)  route 4.906ns (50.976%))
  Logic Levels:           5  (LDCE=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y16          LDCE                         0.000     0.000 r  vga_control/bit_addr_reg[0]/G
    SLICE_X5Y16          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  vga_control/bit_addr_reg[0]/Q
                         net (fo=2, routed)           0.957     1.516    vga_control/cdr/Q[0]
    SLICE_X8Y16          LUT6 (Prop_lut6_I4_O)        0.124     1.640 r  vga_control/cdr/vgaRed_OBUF[3]_inst_i_10/O
                         net (fo=1, routed)           0.000     1.640    vga_control/cdr/vgaRed_OBUF[3]_inst_i_10_n_0
    SLICE_X8Y16          MUXF7 (Prop_muxf7_I0_O)      0.209     1.849 r  vga_control/cdr/vgaRed_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           1.180     3.029    vga_sync/vgaBlue[2]
    SLICE_X1Y16          LUT6 (Prop_lut6_I5_O)        0.297     3.326 r  vga_sync/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=6, routed)           2.769     6.095    vgaBlue_OBUF[2]
    G17                  OBUF (Prop_obuf_I_O)         3.529     9.624 r  vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.624    vgaGreen[2]
    G17                                                               r  vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_control/bit_addr_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.465ns  (logic 4.713ns (49.793%)  route 4.752ns (50.207%))
  Logic Levels:           5  (LDCE=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y16          LDCE                         0.000     0.000 r  vga_control/bit_addr_reg[0]/G
    SLICE_X5Y16          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  vga_control/bit_addr_reg[0]/Q
                         net (fo=2, routed)           0.957     1.516    vga_control/cdr/Q[0]
    SLICE_X8Y16          LUT6 (Prop_lut6_I4_O)        0.124     1.640 r  vga_control/cdr/vgaRed_OBUF[3]_inst_i_10/O
                         net (fo=1, routed)           0.000     1.640    vga_control/cdr/vgaRed_OBUF[3]_inst_i_10_n_0
    SLICE_X8Y16          MUXF7 (Prop_muxf7_I0_O)      0.209     1.849 r  vga_control/cdr/vgaRed_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           1.180     3.029    vga_sync/vgaBlue[2]
    SLICE_X1Y16          LUT6 (Prop_lut6_I5_O)        0.297     3.326 r  vga_sync/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=6, routed)           2.615     5.941    vgaBlue_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         3.524     9.465 r  vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.465    vgaRed[2]
    J19                                                               r  vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 singlePulser/state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            singlePulser/d_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.294ns  (logic 0.186ns (63.272%)  route 0.108ns (36.728%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE                         0.000     0.000 r  singlePulser/state_reg/C
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  singlePulser/state_reg/Q
                         net (fo=2, routed)           0.108     0.249    singlePulser/p_0_in[0]
    SLICE_X0Y15          LUT2 (Prop_lut2_I1_O)        0.045     0.294 r  singlePulser/d_i_1/O
                         net (fo=1, routed)           0.000     0.294    singlePulser/d_i_1_n_0
    SLICE_X0Y15          FDRE                                         r  singlePulser/d_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/receiver/count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/receiver/count_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.309ns  (logic 0.186ns (60.223%)  route 0.123ns (39.777%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y12         FDRE                         0.000     0.000 r  uart/receiver/count_reg[3]/C
    SLICE_X11Y12         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart/receiver/count_reg[3]/Q
                         net (fo=11, routed)          0.123     0.264    uart/receiver/count_reg[3]
    SLICE_X10Y12         LUT5 (Prop_lut5_I2_O)        0.045     0.309 r  uart/receiver/count[6]_i_1/O
                         net (fo=1, routed)           0.000     0.309    uart/receiver/p_0_in__0[6]
    SLICE_X10Y12         FDRE                                         r  uart/receiver/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/receiver/count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/receiver/count_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.186ns (59.835%)  route 0.125ns (40.165%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y12         FDRE                         0.000     0.000 r  uart/receiver/count_reg[3]/C
    SLICE_X11Y12         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart/receiver/count_reg[3]/Q
                         net (fo=11, routed)          0.125     0.266    uart/receiver/count_reg[3]
    SLICE_X10Y12         LUT6 (Prop_lut6_I1_O)        0.045     0.311 r  uart/receiver/count[7]_i_2/O
                         net (fo=1, routed)           0.000     0.311    uart/receiver/p_0_in__0[7]
    SLICE_X10Y12         FDRE                                         r  uart/receiver/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line52/genblk1[10].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line52/genblk1[10].fDiv/clkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y18          FDRE                         0.000     0.000 r  nolabel_line52/genblk1[10].fDiv/clkDiv_reg/C
    SLICE_X5Y18          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  nolabel_line52/genblk1[10].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.168     0.309    nolabel_line52/genblk1[10].fDiv/clkDiv_reg_0
    SLICE_X5Y18          LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  nolabel_line52/genblk1[10].fDiv/clkDiv_i_1__9/O
                         net (fo=1, routed)           0.000     0.354    nolabel_line52/genblk1[10].fDiv/clkDiv_i_1__9_n_0
    SLICE_X5Y18          FDRE                                         r  nolabel_line52/genblk1[10].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line52/genblk1[1].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line52/genblk1[1].fDiv/clkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y14         FDRE                         0.000     0.000 r  nolabel_line52/genblk1[1].fDiv/clkDiv_reg/C
    SLICE_X13Y14         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  nolabel_line52/genblk1[1].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.168     0.309    nolabel_line52/genblk1[1].fDiv/clkDiv_reg_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  nolabel_line52/genblk1[1].fDiv/clkDiv_i_1__0/O
                         net (fo=1, routed)           0.000     0.354    nolabel_line52/genblk1[1].fDiv/clkDiv_i_1__0_n_0
    SLICE_X13Y14         FDRE                                         r  nolabel_line52/genblk1[1].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line52/genblk1[6].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line52/genblk1[6].fDiv/clkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y17          FDRE                         0.000     0.000 r  nolabel_line52/genblk1[6].fDiv/clkDiv_reg/C
    SLICE_X9Y17          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  nolabel_line52/genblk1[6].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.168     0.309    nolabel_line52/genblk1[6].fDiv/clkDiv_reg_0
    SLICE_X9Y17          LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  nolabel_line52/genblk1[6].fDiv/clkDiv_i_1__5/O
                         net (fo=1, routed)           0.000     0.354    nolabel_line52/genblk1[6].fDiv/clkDiv_i_1__5_n_0
    SLICE_X9Y17          FDRE                                         r  nolabel_line52/genblk1[6].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line52/genblk1[12].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line52/genblk1[12].fDiv/clkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDRE                         0.000     0.000 r  nolabel_line52/genblk1[12].fDiv/clkDiv_reg/C
    SLICE_X3Y18          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  nolabel_line52/genblk1[12].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.168     0.309    nolabel_line52/genblk1[12].fDiv/clkDiv_reg_0
    SLICE_X3Y18          LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  nolabel_line52/genblk1[12].fDiv/clkDiv_i_1__11/O
                         net (fo=1, routed)           0.000     0.354    nolabel_line52/genblk1[12].fDiv/clkDiv_i_1__11_n_0
    SLICE_X3Y18          FDRE                                         r  nolabel_line52/genblk1[12].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line52/genblk1[17].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line52/genblk1[17].fDiv/clkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDRE                         0.000     0.000 r  nolabel_line52/genblk1[17].fDiv/clkDiv_reg/C
    SLICE_X0Y20          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  nolabel_line52/genblk1[17].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.185     0.326    nolabel_line52/genblk1[17].fDiv/clkDiv_reg_0
    SLICE_X0Y20          LUT1 (Prop_lut1_I0_O)        0.045     0.371 r  nolabel_line52/genblk1[17].fDiv/clkDiv_i_1__16/O
                         net (fo=1, routed)           0.000     0.371    nolabel_line52/genblk1[17].fDiv/clkDiv_i_1__16_n_0
    SLICE_X0Y20          FDRE                                         r  nolabel_line52/genblk1[17].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line52/genblk1[15].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line52/genblk1[15].fDiv/clkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y20          FDRE                         0.000     0.000 r  nolabel_line52/genblk1[15].fDiv/clkDiv_reg/C
    SLICE_X2Y20          FDRE (Prop_fdre_C_Q)         0.164     0.164 f  nolabel_line52/genblk1[15].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.175     0.339    nolabel_line52/genblk1[15].fDiv/clkDiv_reg_0
    SLICE_X2Y20          LUT1 (Prop_lut1_I0_O)        0.045     0.384 r  nolabel_line52/genblk1[15].fDiv/clkDiv_i_1__14/O
                         net (fo=1, routed)           0.000     0.384    nolabel_line52/genblk1[15].fDiv/clkDiv_i_1__14_n_0
    SLICE_X2Y20          FDRE                                         r  nolabel_line52/genblk1[15].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line52/genblk1[5].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line52/genblk1[5].fDiv/clkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y17         FDRE                         0.000     0.000 r  nolabel_line52/genblk1[5].fDiv/clkDiv_reg/C
    SLICE_X10Y17         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  nolabel_line52/genblk1[5].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.175     0.339    nolabel_line52/genblk1[5].fDiv/clkDiv_reg_0
    SLICE_X10Y17         LUT1 (Prop_lut1_I0_O)        0.045     0.384 r  nolabel_line52/genblk1[5].fDiv/clkDiv_i_1__4/O
                         net (fo=1, routed)           0.000     0.384    nolabel_line52/genblk1[5].fDiv/clkDiv_i_1__4_n_0
    SLICE_X10Y17         FDRE                                         r  nolabel_line52/genblk1[5].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            35 Endpoints
Min Delay            35 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inputControl/A_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.977ns  (logic 5.758ns (38.448%)  route 9.219ns (61.552%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.557     5.078    inputControl/clk_IBUF_BUFG
    SLICE_X10Y30         FDRE                                         r  inputControl/A_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y30         FDRE (Prop_fdre_C_Q)         0.518     5.596 f  inputControl/A_reg_reg[4]/Q
                         net (fo=19, routed)          2.470     8.066    inputControl/Q[4]
    SLICE_X1Y7           LUT2 (Prop_lut2_I1_O)        0.124     8.190 r  inputControl/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000     8.190    binary2DIG/isNan6_inferred__0/i__carry__0_2[0]
    SLICE_X1Y7           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.722 r  binary2DIG/isNan6_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.722    binary2DIG/isNan6_inferred__0/i__carry_n_0
    SLICE_X1Y8           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.879 f  binary2DIG/isNan6_inferred__0/i__carry__0/CO[1]
                         net (fo=1, routed)           0.653     9.532    inputControl/led_OBUF[2]_inst_i_1_2[0]
    SLICE_X3Y9           LUT6 (Prop_lut6_I5_O)        0.329     9.861 f  inputControl/led_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.991    10.852    inputControl/led_OBUF[2]_inst_i_3_n_0
    SLICE_X5Y13          LUT6 (Prop_lut6_I5_O)        0.124    10.976 f  inputControl/led_OBUF[2]_inst_i_1/O
                         net (fo=12, routed)          1.126    12.102    vga_sync/led_OBUF[0]
    SLICE_X4Y16          LUT4 (Prop_lut4_I2_O)        0.118    12.220 r  vga_sync/vgaRed_OBUF[3]_inst_i_5/O
                         net (fo=5, routed)           0.824    13.044    vga_sync/h_count_reg_reg[7]_0
    SLICE_X1Y16          LUT6 (Prop_lut6_I4_O)        0.326    13.370 r  vga_sync/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=6, routed)           3.155    16.525    vgaBlue_OBUF[2]
    D17                  OBUF (Prop_obuf_I_O)         3.530    20.055 r  vgaGreen_OBUF[3]_inst/O
                         net (fo=0)                   0.000    20.055    vgaGreen[3]
    D17                                                               r  vgaGreen[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputControl/A_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.590ns  (logic 5.757ns (39.461%)  route 8.832ns (60.539%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.557     5.078    inputControl/clk_IBUF_BUFG
    SLICE_X10Y30         FDRE                                         r  inputControl/A_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y30         FDRE (Prop_fdre_C_Q)         0.518     5.596 f  inputControl/A_reg_reg[4]/Q
                         net (fo=19, routed)          2.470     8.066    inputControl/Q[4]
    SLICE_X1Y7           LUT2 (Prop_lut2_I1_O)        0.124     8.190 r  inputControl/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000     8.190    binary2DIG/isNan6_inferred__0/i__carry__0_2[0]
    SLICE_X1Y7           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.722 r  binary2DIG/isNan6_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.722    binary2DIG/isNan6_inferred__0/i__carry_n_0
    SLICE_X1Y8           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.879 f  binary2DIG/isNan6_inferred__0/i__carry__0/CO[1]
                         net (fo=1, routed)           0.653     9.532    inputControl/led_OBUF[2]_inst_i_1_2[0]
    SLICE_X3Y9           LUT6 (Prop_lut6_I5_O)        0.329     9.861 f  inputControl/led_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.991    10.852    inputControl/led_OBUF[2]_inst_i_3_n_0
    SLICE_X5Y13          LUT6 (Prop_lut6_I5_O)        0.124    10.976 f  inputControl/led_OBUF[2]_inst_i_1/O
                         net (fo=12, routed)          1.126    12.102    vga_sync/led_OBUF[0]
    SLICE_X4Y16          LUT4 (Prop_lut4_I2_O)        0.118    12.220 r  vga_sync/vgaRed_OBUF[3]_inst_i_5/O
                         net (fo=5, routed)           0.824    13.044    vga_sync/h_count_reg_reg[7]_0
    SLICE_X1Y16          LUT6 (Prop_lut6_I4_O)        0.326    13.370 r  vga_sync/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=6, routed)           2.769    16.139    vgaBlue_OBUF[2]
    G17                  OBUF (Prop_obuf_I_O)         3.529    19.668 r  vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000    19.668    vgaGreen[2]
    G17                                                               r  vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputControl/A_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.430ns  (logic 5.752ns (39.860%)  route 8.678ns (60.140%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.557     5.078    inputControl/clk_IBUF_BUFG
    SLICE_X10Y30         FDRE                                         r  inputControl/A_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y30         FDRE (Prop_fdre_C_Q)         0.518     5.596 f  inputControl/A_reg_reg[4]/Q
                         net (fo=19, routed)          2.470     8.066    inputControl/Q[4]
    SLICE_X1Y7           LUT2 (Prop_lut2_I1_O)        0.124     8.190 r  inputControl/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000     8.190    binary2DIG/isNan6_inferred__0/i__carry__0_2[0]
    SLICE_X1Y7           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.722 r  binary2DIG/isNan6_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.722    binary2DIG/isNan6_inferred__0/i__carry_n_0
    SLICE_X1Y8           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.879 f  binary2DIG/isNan6_inferred__0/i__carry__0/CO[1]
                         net (fo=1, routed)           0.653     9.532    inputControl/led_OBUF[2]_inst_i_1_2[0]
    SLICE_X3Y9           LUT6 (Prop_lut6_I5_O)        0.329     9.861 f  inputControl/led_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.991    10.852    inputControl/led_OBUF[2]_inst_i_3_n_0
    SLICE_X5Y13          LUT6 (Prop_lut6_I5_O)        0.124    10.976 f  inputControl/led_OBUF[2]_inst_i_1/O
                         net (fo=12, routed)          1.126    12.102    vga_sync/led_OBUF[0]
    SLICE_X4Y16          LUT4 (Prop_lut4_I2_O)        0.118    12.220 r  vga_sync/vgaRed_OBUF[3]_inst_i_5/O
                         net (fo=5, routed)           0.824    13.044    vga_sync/h_count_reg_reg[7]_0
    SLICE_X1Y16          LUT6 (Prop_lut6_I4_O)        0.326    13.370 r  vga_sync/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=6, routed)           2.615    15.985    vgaBlue_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         3.524    19.509 r  vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000    19.509    vgaRed[2]
    J19                                                               r  vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputControl/A_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.279ns  (logic 5.753ns (40.288%)  route 8.526ns (59.712%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.557     5.078    inputControl/clk_IBUF_BUFG
    SLICE_X10Y30         FDRE                                         r  inputControl/A_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y30         FDRE (Prop_fdre_C_Q)         0.518     5.596 f  inputControl/A_reg_reg[4]/Q
                         net (fo=19, routed)          2.470     8.066    inputControl/Q[4]
    SLICE_X1Y7           LUT2 (Prop_lut2_I1_O)        0.124     8.190 r  inputControl/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000     8.190    binary2DIG/isNan6_inferred__0/i__carry__0_2[0]
    SLICE_X1Y7           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.722 r  binary2DIG/isNan6_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.722    binary2DIG/isNan6_inferred__0/i__carry_n_0
    SLICE_X1Y8           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.879 f  binary2DIG/isNan6_inferred__0/i__carry__0/CO[1]
                         net (fo=1, routed)           0.653     9.532    inputControl/led_OBUF[2]_inst_i_1_2[0]
    SLICE_X3Y9           LUT6 (Prop_lut6_I5_O)        0.329     9.861 f  inputControl/led_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.991    10.852    inputControl/led_OBUF[2]_inst_i_3_n_0
    SLICE_X5Y13          LUT6 (Prop_lut6_I5_O)        0.124    10.976 f  inputControl/led_OBUF[2]_inst_i_1/O
                         net (fo=12, routed)          1.126    12.102    vga_sync/led_OBUF[0]
    SLICE_X4Y16          LUT4 (Prop_lut4_I2_O)        0.118    12.220 r  vga_sync/vgaRed_OBUF[3]_inst_i_5/O
                         net (fo=5, routed)           0.824    13.044    vga_sync/h_count_reg_reg[7]_0
    SLICE_X1Y16          LUT6 (Prop_lut6_I4_O)        0.326    13.370 r  vga_sync/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=6, routed)           2.463    15.832    vgaBlue_OBUF[2]
    J18                  OBUF (Prop_obuf_I_O)         3.525    19.357 r  vgaBlue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    19.357    vgaBlue[3]
    J18                                                               r  vgaBlue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputControl/A_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.121ns  (logic 5.747ns (40.697%)  route 8.374ns (59.303%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.557     5.078    inputControl/clk_IBUF_BUFG
    SLICE_X10Y30         FDRE                                         r  inputControl/A_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y30         FDRE (Prop_fdre_C_Q)         0.518     5.596 f  inputControl/A_reg_reg[4]/Q
                         net (fo=19, routed)          2.470     8.066    inputControl/Q[4]
    SLICE_X1Y7           LUT2 (Prop_lut2_I1_O)        0.124     8.190 r  inputControl/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000     8.190    binary2DIG/isNan6_inferred__0/i__carry__0_2[0]
    SLICE_X1Y7           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.722 r  binary2DIG/isNan6_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.722    binary2DIG/isNan6_inferred__0/i__carry_n_0
    SLICE_X1Y8           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.879 f  binary2DIG/isNan6_inferred__0/i__carry__0/CO[1]
                         net (fo=1, routed)           0.653     9.532    inputControl/led_OBUF[2]_inst_i_1_2[0]
    SLICE_X3Y9           LUT6 (Prop_lut6_I5_O)        0.329     9.861 f  inputControl/led_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.991    10.852    inputControl/led_OBUF[2]_inst_i_3_n_0
    SLICE_X5Y13          LUT6 (Prop_lut6_I5_O)        0.124    10.976 f  inputControl/led_OBUF[2]_inst_i_1/O
                         net (fo=12, routed)          1.126    12.102    vga_sync/led_OBUF[0]
    SLICE_X4Y16          LUT4 (Prop_lut4_I2_O)        0.118    12.220 r  vga_sync/vgaRed_OBUF[3]_inst_i_5/O
                         net (fo=5, routed)           0.824    13.044    vga_sync/h_count_reg_reg[7]_0
    SLICE_X1Y16          LUT6 (Prop_lut6_I4_O)        0.326    13.370 r  vga_sync/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=6, routed)           2.311    15.680    vgaBlue_OBUF[2]
    K18                  OBUF (Prop_obuf_I_O)         3.519    19.199 r  vgaBlue_OBUF[2]_inst/O
                         net (fo=0)                   0.000    19.199    vgaBlue[2]
    K18                                                               r  vgaBlue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputControl/A_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.944ns  (logic 5.730ns (41.098%)  route 8.213ns (58.902%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.557     5.078    inputControl/clk_IBUF_BUFG
    SLICE_X10Y30         FDRE                                         r  inputControl/A_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y30         FDRE (Prop_fdre_C_Q)         0.518     5.596 f  inputControl/A_reg_reg[4]/Q
                         net (fo=19, routed)          2.470     8.066    inputControl/Q[4]
    SLICE_X1Y7           LUT2 (Prop_lut2_I1_O)        0.124     8.190 r  inputControl/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000     8.190    binary2DIG/isNan6_inferred__0/i__carry__0_2[0]
    SLICE_X1Y7           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.722 r  binary2DIG/isNan6_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.722    binary2DIG/isNan6_inferred__0/i__carry_n_0
    SLICE_X1Y8           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.879 f  binary2DIG/isNan6_inferred__0/i__carry__0/CO[1]
                         net (fo=1, routed)           0.653     9.532    inputControl/led_OBUF[2]_inst_i_1_2[0]
    SLICE_X3Y9           LUT6 (Prop_lut6_I5_O)        0.329     9.861 f  inputControl/led_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.991    10.852    inputControl/led_OBUF[2]_inst_i_3_n_0
    SLICE_X5Y13          LUT6 (Prop_lut6_I5_O)        0.124    10.976 f  inputControl/led_OBUF[2]_inst_i_1/O
                         net (fo=12, routed)          1.126    12.102    vga_sync/led_OBUF[0]
    SLICE_X4Y16          LUT4 (Prop_lut4_I2_O)        0.118    12.220 r  vga_sync/vgaRed_OBUF[3]_inst_i_5/O
                         net (fo=5, routed)           0.824    13.044    vga_sync/h_count_reg_reg[7]_0
    SLICE_X1Y16          LUT6 (Prop_lut6_I4_O)        0.326    13.370 r  vga_sync/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=6, routed)           2.150    15.519    vgaBlue_OBUF[2]
    N19                  OBUF (Prop_obuf_I_O)         3.502    19.022 r  vgaRed_OBUF[3]_inst/O
                         net (fo=0)                   0.000    19.022    vgaRed[3]
    N19                                                               r  vgaRed[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputControl/A_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.453ns  (logic 5.285ns (46.144%)  route 6.168ns (53.856%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.557     5.078    inputControl/clk_IBUF_BUFG
    SLICE_X10Y30         FDRE                                         r  inputControl/A_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y30         FDRE (Prop_fdre_C_Q)         0.518     5.596 f  inputControl/A_reg_reg[4]/Q
                         net (fo=19, routed)          2.470     8.066    inputControl/Q[4]
    SLICE_X1Y7           LUT2 (Prop_lut2_I1_O)        0.124     8.190 r  inputControl/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000     8.190    binary2DIG/isNan6_inferred__0/i__carry__0_2[0]
    SLICE_X1Y7           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.722 r  binary2DIG/isNan6_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.722    binary2DIG/isNan6_inferred__0/i__carry_n_0
    SLICE_X1Y8           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.879 r  binary2DIG/isNan6_inferred__0/i__carry__0/CO[1]
                         net (fo=1, routed)           0.653     9.532    inputControl/led_OBUF[2]_inst_i_1_2[0]
    SLICE_X3Y9           LUT6 (Prop_lut6_I5_O)        0.329     9.861 r  inputControl/led_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.991    10.852    inputControl/led_OBUF[2]_inst_i_3_n_0
    SLICE_X5Y13          LUT6 (Prop_lut6_I5_O)        0.124    10.976 r  inputControl/led_OBUF[2]_inst_i_1/O
                         net (fo=12, routed)          2.054    13.030    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.501    16.531 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.531    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 binary2DIG/numberCounter/ones_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.508ns  (logic 4.533ns (43.143%)  route 5.974ns (56.857%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.633     5.154    binary2DIG/numberCounter/clk_IBUF_BUFG
    SLICE_X2Y14          FDRE                                         r  binary2DIG/numberCounter/ones_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDRE (Prop_fdre_C_Q)         0.518     5.672 f  binary2DIG/numberCounter/ones_reg[1]/Q
                         net (fo=6, routed)           1.033     6.705    binary2DIG/numberCounter/num0[1]
    SLICE_X3Y15          LUT6 (Prop_lut6_I2_O)        0.124     6.829 r  binary2DIG/numberCounter/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           2.041     8.871    binary2DIG/numberCounter/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X34Y17         LUT4 (Prop_lut4_I2_O)        0.153     9.024 r  binary2DIG/numberCounter/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.900    11.924    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.738    15.662 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.662    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 binary2DIG/numberCounter/ones_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.191ns  (logic 4.507ns (44.224%)  route 5.684ns (55.776%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.633     5.154    binary2DIG/numberCounter/clk_IBUF_BUFG
    SLICE_X2Y14          FDRE                                         r  binary2DIG/numberCounter/ones_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDRE (Prop_fdre_C_Q)         0.518     5.672 f  binary2DIG/numberCounter/ones_reg[1]/Q
                         net (fo=6, routed)           1.033     6.705    binary2DIG/numberCounter/num0[1]
    SLICE_X3Y15          LUT6 (Prop_lut6_I2_O)        0.124     6.829 r  binary2DIG/numberCounter/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.634     8.463    binary2DIG/numberCounter/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X34Y17         LUT4 (Prop_lut4_I1_O)        0.150     8.613 r  binary2DIG/numberCounter/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.017    11.630    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.715    15.345 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.345    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 binary2DIG/numberCounter/ones_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.919ns  (logic 4.270ns (43.051%)  route 5.649ns (56.949%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.633     5.154    binary2DIG/numberCounter/clk_IBUF_BUFG
    SLICE_X2Y14          FDRE                                         r  binary2DIG/numberCounter/ones_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDRE (Prop_fdre_C_Q)         0.518     5.672 f  binary2DIG/numberCounter/ones_reg[1]/Q
                         net (fo=6, routed)           1.033     6.705    binary2DIG/numberCounter/num0[1]
    SLICE_X3Y15          LUT6 (Prop_lut6_I2_O)        0.124     6.829 r  binary2DIG/numberCounter/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           2.041     8.871    binary2DIG/numberCounter/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X34Y17         LUT4 (Prop_lut4_I1_O)        0.124     8.995 r  binary2DIG/numberCounter/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.575    11.569    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    15.074 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.074    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_sync/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_control/bit_addr_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.340ns  (logic 0.141ns (41.433%)  route 0.199ns (58.567%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.586     1.469    vga_sync/clk_IBUF_BUFG
    SLICE_X4Y18          FDCE                                         r  vga_sync/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDCE (Prop_fdce_C_Q)         0.141     1.610 r  vga_sync/h_count_reg_reg[3]/Q
                         net (fo=5, routed)           0.199     1.809    vga_control/Q[0]
    SLICE_X5Y16          LDCE                                         r  vga_control/bit_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync/v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_control/row_addr_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.141ns (36.491%)  route 0.245ns (63.509%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.589     1.472    vga_sync/clk_IBUF_BUFG
    SLICE_X5Y14          FDCE                                         r  vga_sync/v_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  vga_sync/v_count_reg_reg[6]/Q
                         net (fo=8, routed)           0.245     1.859    vga_control/addr_reg_reg_rep[3]
    SLICE_X7Y14          LDCE                                         r  vga_control/row_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync/v_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_control/row_addr_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.449ns  (logic 0.128ns (28.506%)  route 0.321ns (71.494%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.589     1.472    vga_sync/clk_IBUF_BUFG
    SLICE_X4Y14          FDCE                                         r  vga_sync/v_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDCE (Prop_fdce_C_Q)         0.128     1.600 r  vga_sync/v_count_reg_reg[4]/Q
                         net (fo=12, routed)          0.321     1.921    vga_control/addr_reg_reg_rep[1]
    SLICE_X7Y15          LDCE                                         r  vga_control/row_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 binary2DIG/numberCounter/hundreds_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_control/char_addr_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.471ns  (logic 0.186ns (39.495%)  route 0.285ns (60.505%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.591     1.474    binary2DIG/numberCounter/clk_IBUF_BUFG
    SLICE_X3Y15          FDRE                                         r  binary2DIG/numberCounter/hundreds_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  binary2DIG/numberCounter/hundreds_reg[1]/Q
                         net (fo=6, routed)           0.172     1.787    binary2DIG/numberCounter/num2[1]
    SLICE_X2Y15          LUT6 (Prop_lut6_I1_O)        0.045     1.832 r  binary2DIG/numberCounter/char_addr_reg[1]_i_1/O
                         net (fo=1, routed)           0.113     1.945    vga_control/D[1]
    SLICE_X5Y15          LDCE                                         r  vga_control/char_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_control/bit_addr_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.561ns  (logic 0.141ns (25.143%)  route 0.420ns (74.857%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.586     1.469    vga_sync/clk_IBUF_BUFG
    SLICE_X4Y18          FDCE                                         r  vga_sync/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDCE (Prop_fdce_C_Q)         0.141     1.610 r  vga_sync/h_count_reg_reg[4]/Q
                         net (fo=6, routed)           0.420     2.030    vga_control/Q[1]
    SLICE_X7Y16          LDCE                                         r  vga_control/bit_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_control/bit_addr_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.563ns  (logic 0.141ns (25.025%)  route 0.422ns (74.975%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.587     1.470    vga_sync/clk_IBUF_BUFG
    SLICE_X4Y17          FDCE                                         r  vga_sync/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y17          FDCE (Prop_fdce_C_Q)         0.141     1.611 r  vga_sync/h_count_reg_reg[5]/Q
                         net (fo=16, routed)          0.422     2.034    vga_control/Q[2]
    SLICE_X7Y16          LDCE                                         r  vga_control/bit_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_control/row_addr_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.594ns  (logic 0.141ns (23.744%)  route 0.453ns (76.256%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.589     1.472    vga_sync/clk_IBUF_BUFG
    SLICE_X4Y14          FDCE                                         r  vga_sync/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  vga_sync/v_count_reg_reg[5]/Q
                         net (fo=11, routed)          0.453     2.066    vga_control/addr_reg_reg_rep[2]
    SLICE_X7Y15          LDCE                                         r  vga_control/row_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 binary2DIG/numberCounter/hundreds_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_control/char_addr_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.627ns  (logic 0.226ns (36.063%)  route 0.401ns (63.937%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.591     1.474    binary2DIG/numberCounter/clk_IBUF_BUFG
    SLICE_X3Y15          FDRE                                         r  binary2DIG/numberCounter/hundreds_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDRE (Prop_fdre_C_Q)         0.128     1.602 r  binary2DIG/numberCounter/hundreds_reg[3]/Q
                         net (fo=5, routed)           0.210     1.813    binary2DIG/numberCounter/num2[3]
    SLICE_X2Y15          LUT6 (Prop_lut6_I2_O)        0.098     1.911 r  binary2DIG/numberCounter/char_addr_reg[3]_i_1/O
                         net (fo=1, routed)           0.190     2.101    vga_control/D[3]
    SLICE_X5Y15          LDCE                                         r  vga_control/char_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 binary2DIG/numberCounter/hundreds_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_control/char_addr_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.764ns  (logic 0.186ns (24.355%)  route 0.578ns (75.645%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.591     1.474    binary2DIG/numberCounter/clk_IBUF_BUFG
    SLICE_X3Y15          FDRE                                         r  binary2DIG/numberCounter/hundreds_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  binary2DIG/numberCounter/hundreds_reg[0]/Q
                         net (fo=7, routed)           0.313     1.928    inputControl/addr_reg_reg[4]_0[0]
    SLICE_X4Y16          LUT6 (Prop_lut6_I2_O)        0.045     1.973 r  inputControl/char_addr_reg[0]_i_1/O
                         net (fo=1, routed)           0.265     2.238    vga_control/D[0]
    SLICE_X7Y16          LDCE                                         r  vga_control/char_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_control/cdr/addr_reg_reg_rep/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_control/cdr/data_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.767ns  (logic 0.585ns (76.254%)  route 0.182ns (23.746%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.601     1.485    vga_control/cdr/clk_IBUF_BUFG
    RAMB18_X0Y6          RAMB18E1                                     r  vga_control/cdr/addr_reg_reg_rep/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y6          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      0.585     2.070 r  vga_control/cdr/addr_reg_reg_rep/DOADO[1]
                         net (fo=1, routed)           0.182     2.252    vga_control/cdr/addr_reg_reg_rep_n_14
    SLICE_X8Y16          LDCE                                         r  vga_control/cdr/data_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           188 Endpoints
Min Delay           188 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart/receiver/data_out_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inputControl/A_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.959ns  (logic 0.952ns (11.961%)  route 7.007ns (88.039%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y10         FDRE                         0.000     0.000 r  uart/receiver/data_out_reg[3]/C
    SLICE_X11Y10         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  uart/receiver/data_out_reg[3]/Q
                         net (fo=31, routed)          2.648     3.104    uart/receiver/data_out[3]
    SLICE_X7Y0           LUT4 (Prop_lut4_I0_O)        0.124     3.228 f  uart/receiver/A_reg0_i_61/O
                         net (fo=1, routed)           0.727     3.954    uart/receiver/A_reg0_i_61_n_0
    SLICE_X2Y4           LUT6 (Prop_lut6_I0_O)        0.124     4.078 f  uart/receiver/A_reg0_i_20/O
                         net (fo=17, routed)          1.389     5.467    uart/receiver/A_reg0_i_20_n_0
    SLICE_X11Y4          LUT6 (Prop_lut6_I4_O)        0.124     5.591 r  uart/receiver/A_reg0_i_50/O
                         net (fo=1, routed)           0.469     6.060    uart/receiver/A_reg0_i_50_n_0
    SLICE_X11Y4          LUT6 (Prop_lut6_I0_O)        0.124     6.184 r  uart/receiver/A_reg0_i_14/O
                         net (fo=3, routed)           1.775     7.959    inputControl/D[2]
    SLICE_X11Y33         FDRE                                         r  inputControl/A_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.444     4.785    inputControl/clk_IBUF_BUFG
    SLICE_X11Y33         FDRE                                         r  inputControl/A_reg_reg[3]/C

Slack:                    inf
  Source:                 uart/receiver/data_out_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inputControl/B_reg_reg[0]_replica_2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.909ns  (logic 1.474ns (18.637%)  route 6.435ns (81.363%))
  Logic Levels:           5  (FDRE=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y12          FDRE                         0.000     0.000 r  uart/receiver/data_out_reg[7]/C
    SLICE_X8Y12          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  uart/receiver/data_out_reg[7]/Q
                         net (fo=2, routed)           0.825     1.343    uart/receiver/Q[4]
    SLICE_X10Y11         LUT4 (Prop_lut4_I1_O)        0.150     1.493 r  uart/receiver/A_reg0_i_23/O
                         net (fo=4, routed)           0.822     2.316    uart/receiver/A_reg0_i_23_n_0
    SLICE_X10Y9          LUT4 (Prop_lut4_I0_O)        0.354     2.670 f  uart/receiver/A_reg0_i_26/O
                         net (fo=32, routed)          2.219     4.889    inputControl/A_reg_reg[0]_3
    SLICE_X9Y1           LUT5 (Prop_lut5_I0_O)        0.328     5.217 f  inputControl/B_reg0_i_74/O
                         net (fo=1, routed)           0.264     5.481    uart/receiver/B_reg_reg[0]_0
    SLICE_X9Y1           LUT6 (Prop_lut6_I5_O)        0.124     5.605 r  uart/receiver/B_reg0_i_17/O
                         net (fo=8, routed)           2.304     7.909    inputControl/B_reg_reg[15]_21[0]
    SLICE_X7Y13          FDRE                                         r  inputControl/B_reg_reg[0]_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.512     4.853    inputControl/clk_IBUF_BUFG
    SLICE_X7Y13          FDRE                                         r  inputControl/B_reg_reg[0]_replica_2/C

Slack:                    inf
  Source:                 uart/receiver/data_out_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inputControl/A_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.841ns  (logic 0.952ns (12.141%)  route 6.889ns (87.859%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y10         FDRE                         0.000     0.000 r  uart/receiver/data_out_reg[3]/C
    SLICE_X11Y10         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  uart/receiver/data_out_reg[3]/Q
                         net (fo=31, routed)          2.648     3.104    uart/receiver/data_out[3]
    SLICE_X7Y0           LUT4 (Prop_lut4_I0_O)        0.124     3.228 f  uart/receiver/A_reg0_i_61/O
                         net (fo=1, routed)           0.727     3.954    uart/receiver/A_reg0_i_61_n_0
    SLICE_X2Y4           LUT6 (Prop_lut6_I0_O)        0.124     4.078 f  uart/receiver/A_reg0_i_20/O
                         net (fo=17, routed)          1.012     5.090    uart/receiver/A_reg0_i_20_n_0
    SLICE_X6Y6           LUT6 (Prop_lut6_I4_O)        0.124     5.214 r  uart/receiver/A_reg0_i_45/O
                         net (fo=1, routed)           0.670     5.884    uart/receiver/A_reg0_i_45_n_0
    SLICE_X6Y6           LUT6 (Prop_lut6_I1_O)        0.124     6.008 r  uart/receiver/A_reg0_i_11/O
                         net (fo=3, routed)           1.833     7.841    inputControl/D[5]
    SLICE_X8Y25          FDRE                                         r  inputControl/A_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.433     4.774    inputControl/clk_IBUF_BUFG
    SLICE_X8Y25          FDRE                                         r  inputControl/A_reg_reg[6]/C

Slack:                    inf
  Source:                 uart/receiver/data_out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inputControl/A_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.782ns  (logic 0.952ns (12.233%)  route 6.830ns (87.767%))
  Logic Levels:           5  (FDRE=1 LUT2=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y9          FDRE                         0.000     0.000 r  uart/receiver/data_out_reg[0]/C
    SLICE_X11Y9          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  uart/receiver/data_out_reg[0]/Q
                         net (fo=62, routed)          2.535     2.991    uart/receiver/data_out[0]
    SLICE_X6Y6           LUT2 (Prop_lut2_I1_O)        0.124     3.115 r  uart/receiver/A_reg0_i_106/O
                         net (fo=1, routed)           0.641     3.756    inputControl/A_reg0_i_59
    SLICE_X5Y7           LUT6 (Prop_lut6_I5_O)        0.124     3.880 r  inputControl/A_reg0_i_68/O
                         net (fo=17, routed)          1.259     5.139    uart/receiver/A_reg_reg[15]_0
    SLICE_X8Y3           LUT6 (Prop_lut6_I0_O)        0.124     5.263 r  uart/receiver/A_reg0_i_49/O
                         net (fo=1, routed)           0.821     6.084    uart/receiver/A_reg0_i_49_n_0
    SLICE_X8Y2           LUT6 (Prop_lut6_I1_O)        0.124     6.208 r  uart/receiver/A_reg0_i_13/O
                         net (fo=3, routed)           1.574     7.782    inputControl/D[3]
    SLICE_X10Y30         FDRE                                         r  inputControl/A_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.440     4.781    inputControl/clk_IBUF_BUFG
    SLICE_X10Y30         FDRE                                         r  inputControl/A_reg_reg[4]/C

Slack:                    inf
  Source:                 uart/receiver/data_out_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inputControl/B_reg_reg[0]_replica_4/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.780ns  (logic 1.474ns (18.947%)  route 6.306ns (81.053%))
  Logic Levels:           5  (FDRE=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y12          FDRE                         0.000     0.000 r  uart/receiver/data_out_reg[7]/C
    SLICE_X8Y12          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  uart/receiver/data_out_reg[7]/Q
                         net (fo=2, routed)           0.825     1.343    uart/receiver/Q[4]
    SLICE_X10Y11         LUT4 (Prop_lut4_I1_O)        0.150     1.493 r  uart/receiver/A_reg0_i_23/O
                         net (fo=4, routed)           0.822     2.316    uart/receiver/A_reg0_i_23_n_0
    SLICE_X10Y9          LUT4 (Prop_lut4_I0_O)        0.354     2.670 f  uart/receiver/A_reg0_i_26/O
                         net (fo=32, routed)          2.219     4.889    inputControl/A_reg_reg[0]_3
    SLICE_X9Y1           LUT5 (Prop_lut5_I0_O)        0.328     5.217 f  inputControl/B_reg0_i_74/O
                         net (fo=1, routed)           0.264     5.481    uart/receiver/B_reg_reg[0]_0
    SLICE_X9Y1           LUT6 (Prop_lut6_I5_O)        0.124     5.605 r  uart/receiver/B_reg0_i_17/O
                         net (fo=8, routed)           2.174     7.780    inputControl/B_reg_reg[15]_21[0]
    SLICE_X11Y30         FDRE                                         r  inputControl/B_reg_reg[0]_replica_4/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.440     4.781    inputControl/clk_IBUF_BUFG
    SLICE_X11Y30         FDRE                                         r  inputControl/B_reg_reg[0]_replica_4/C

Slack:                    inf
  Source:                 uart/receiver/data_out_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inputControl/A_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.710ns  (logic 0.952ns (12.348%)  route 6.758ns (87.652%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y10         FDRE                         0.000     0.000 r  uart/receiver/data_out_reg[3]/C
    SLICE_X11Y10         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  uart/receiver/data_out_reg[3]/Q
                         net (fo=31, routed)          2.648     3.104    uart/receiver/data_out[3]
    SLICE_X7Y0           LUT4 (Prop_lut4_I0_O)        0.124     3.228 f  uart/receiver/A_reg0_i_61/O
                         net (fo=1, routed)           0.727     3.954    uart/receiver/A_reg0_i_61_n_0
    SLICE_X2Y4           LUT6 (Prop_lut6_I0_O)        0.124     4.078 f  uart/receiver/A_reg0_i_20/O
                         net (fo=17, routed)          1.812     5.891    uart/receiver/A_reg0_i_20_n_0
    SLICE_X12Y8          LUT6 (Prop_lut6_I4_O)        0.124     6.015 r  uart/receiver/A_reg0_i_34/O
                         net (fo=1, routed)           0.466     6.480    uart/receiver/A_reg0_i_34_n_0
    SLICE_X12Y8          LUT6 (Prop_lut6_I0_O)        0.124     6.604 r  uart/receiver/A_reg0_i_6/O
                         net (fo=3, routed)           1.105     7.710    inputControl/D[10]
    SLICE_X6Y10          FDRE                                         r  inputControl/A_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.515     4.856    inputControl/clk_IBUF_BUFG
    SLICE_X6Y10          FDRE                                         r  inputControl/A_reg_reg[11]/C

Slack:                    inf
  Source:                 uart/receiver/data_out_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inputControl/A_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.643ns  (logic 0.952ns (12.456%)  route 6.691ns (87.544%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y10         FDRE                         0.000     0.000 r  uart/receiver/data_out_reg[3]/C
    SLICE_X11Y10         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  uart/receiver/data_out_reg[3]/Q
                         net (fo=31, routed)          2.648     3.104    uart/receiver/data_out[3]
    SLICE_X7Y0           LUT4 (Prop_lut4_I0_O)        0.124     3.228 f  uart/receiver/A_reg0_i_61/O
                         net (fo=1, routed)           0.727     3.954    uart/receiver/A_reg0_i_61_n_0
    SLICE_X2Y4           LUT6 (Prop_lut6_I0_O)        0.124     4.078 f  uart/receiver/A_reg0_i_20/O
                         net (fo=17, routed)          1.789     5.867    uart/receiver/A_reg0_i_20_n_0
    SLICE_X12Y7          LUT6 (Prop_lut6_I4_O)        0.124     5.991 r  uart/receiver/A_reg0_i_38/O
                         net (fo=1, routed)           0.670     6.661    uart/receiver/A_reg0_i_38_n_0
    SLICE_X12Y7          LUT6 (Prop_lut6_I0_O)        0.124     6.785 r  uart/receiver/A_reg0_i_8/O
                         net (fo=3, routed)           0.858     7.643    inputControl/D[8]
    SLICE_X11Y17         FDRE                                         r  inputControl/A_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.443     4.784    inputControl/clk_IBUF_BUFG
    SLICE_X11Y17         FDRE                                         r  inputControl/A_reg_reg[9]/C

Slack:                    inf
  Source:                 uart/receiver/data_out_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inputControl/B_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.622ns  (logic 1.058ns (13.881%)  route 6.564ns (86.119%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y10         FDRE                         0.000     0.000 r  uart/receiver/data_out_reg[3]/C
    SLICE_X11Y10         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  uart/receiver/data_out_reg[3]/Q
                         net (fo=31, routed)          2.648     3.104    uart/receiver/data_out[3]
    SLICE_X7Y0           LUT3 (Prop_lut3_I2_O)        0.152     3.256 r  uart/receiver/A_reg0_i_57/O
                         net (fo=16, routed)          1.929     5.185    uart/receiver/data_out_reg[0]_2
    SLICE_X14Y0          LUT6 (Prop_lut6_I0_O)        0.326     5.511 r  uart/receiver/B_reg0_i_51/O
                         net (fo=1, routed)           0.795     6.306    uart/receiver/B_reg0_i_51_n_0
    SLICE_X12Y0          LUT6 (Prop_lut6_I4_O)        0.124     6.430 r  uart/receiver/B_reg0_i_10/O
                         net (fo=3, routed)           1.191     7.622    inputControl/B_reg_reg[15]_21[7]
    SLICE_X11Y6          FDRE                                         r  inputControl/B_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.451     4.792    inputControl/clk_IBUF_BUFG
    SLICE_X11Y6          FDRE                                         r  inputControl/B_reg_reg[7]/C

Slack:                    inf
  Source:                 uart/receiver/data_out_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inputControl/B_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.593ns  (logic 1.058ns (13.934%)  route 6.535ns (86.066%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y10         FDRE                         0.000     0.000 r  uart/receiver/data_out_reg[3]/C
    SLICE_X11Y10         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  uart/receiver/data_out_reg[3]/Q
                         net (fo=31, routed)          2.648     3.104    uart/receiver/data_out[3]
    SLICE_X7Y0           LUT3 (Prop_lut3_I2_O)        0.152     3.256 r  uart/receiver/A_reg0_i_57/O
                         net (fo=16, routed)          1.888     5.143    uart/receiver/data_out_reg[0]_2
    SLICE_X14Y0          LUT6 (Prop_lut6_I0_O)        0.326     5.469 r  uart/receiver/B_reg0_i_67/O
                         net (fo=1, routed)           0.786     6.255    uart/receiver/B_reg0_i_67_n_0
    SLICE_X12Y0          LUT6 (Prop_lut6_I4_O)        0.124     6.379 r  uart/receiver/B_reg0_i_15/O
                         net (fo=3, routed)           1.213     7.593    inputControl/B_reg_reg[15]_21[2]
    SLICE_X8Y5           FDRE                                         r  inputControl/B_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.450     4.791    inputControl/clk_IBUF_BUFG
    SLICE_X8Y5           FDRE                                         r  inputControl/B_reg_reg[2]/C

Slack:                    inf
  Source:                 uart/receiver/data_out_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inputControl/A_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.498ns  (logic 0.952ns (12.697%)  route 6.546ns (87.303%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y10         FDRE                         0.000     0.000 r  uart/receiver/data_out_reg[3]/C
    SLICE_X11Y10         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  uart/receiver/data_out_reg[3]/Q
                         net (fo=31, routed)          2.648     3.104    uart/receiver/data_out[3]
    SLICE_X7Y0           LUT4 (Prop_lut4_I0_O)        0.124     3.228 f  uart/receiver/A_reg0_i_61/O
                         net (fo=1, routed)           0.727     3.954    uart/receiver/A_reg0_i_61_n_0
    SLICE_X2Y4           LUT6 (Prop_lut6_I0_O)        0.124     4.078 f  uart/receiver/A_reg0_i_20/O
                         net (fo=17, routed)          1.781     5.859    uart/receiver/A_reg0_i_20_n_0
    SLICE_X12Y7          LUT6 (Prop_lut6_I4_O)        0.124     5.983 r  uart/receiver/A_reg0_i_40/O
                         net (fo=1, routed)           0.171     6.154    uart/receiver/A_reg0_i_40_n_0
    SLICE_X12Y7          LUT6 (Prop_lut6_I0_O)        0.124     6.278 r  uart/receiver/A_reg0_i_9/O
                         net (fo=3, routed)           1.220     7.498    inputControl/D[7]
    SLICE_X9Y19          FDRE                                         r  inputControl/A_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.439     4.780    inputControl/clk_IBUF_BUFG
    SLICE_X9Y19          FDRE                                         r  inputControl/A_reg_reg[8]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart/receiver/data_out_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inputControl/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.524%)  route 0.126ns (40.476%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y10         FDRE                         0.000     0.000 r  uart/receiver/data_out_reg[3]/C
    SLICE_X11Y10         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  uart/receiver/data_out_reg[3]/Q
                         net (fo=31, routed)          0.126     0.267    uart/receiver/data_out[3]
    SLICE_X10Y10         LUT5 (Prop_lut5_I1_O)        0.045     0.312 r  uart/receiver/state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.312    inputControl/state_reg[0]_3
    SLICE_X10Y10         FDRE                                         r  inputControl/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.834     1.961    inputControl/clk_IBUF_BUFG
    SLICE_X10Y10         FDRE                                         r  inputControl/state_reg[0]/C

Slack:                    inf
  Source:                 singlePulser/d_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_sync/pixel_reg_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.326%)  route 0.237ns (62.674%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDRE                         0.000     0.000 r  singlePulser/d_reg/C
    SLICE_X0Y15          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  singlePulser/d_reg/Q
                         net (fo=25, routed)          0.237     0.378    vga_sync/AR[0]
    SLICE_X1Y17          FDCE                                         f  vga_sync/pixel_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.858     1.985    vga_sync/clk_IBUF_BUFG
    SLICE_X1Y17          FDCE                                         r  vga_sync/pixel_reg_reg[0]/C

Slack:                    inf
  Source:                 singlePulser/d_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_sync/pixel_reg_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.326%)  route 0.237ns (62.674%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDRE                         0.000     0.000 r  singlePulser/d_reg/C
    SLICE_X0Y15          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  singlePulser/d_reg/Q
                         net (fo=25, routed)          0.237     0.378    vga_sync/AR[0]
    SLICE_X1Y17          FDCE                                         f  vga_sync/pixel_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.858     1.985    vga_sync/clk_IBUF_BUFG
    SLICE_X1Y17          FDCE                                         r  vga_sync/pixel_reg_reg[1]/C

Slack:                    inf
  Source:                 singlePulser/d_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_sync/vsync_reg_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.326%)  route 0.237ns (62.674%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDRE                         0.000     0.000 r  singlePulser/d_reg/C
    SLICE_X0Y15          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  singlePulser/d_reg/Q
                         net (fo=25, routed)          0.237     0.378    vga_sync/AR[0]
    SLICE_X1Y17          FDCE                                         f  vga_sync/vsync_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.858     1.985    vga_sync/clk_IBUF_BUFG
    SLICE_X1Y17          FDCE                                         r  vga_sync/vsync_reg_reg/C

Slack:                    inf
  Source:                 uart/receiver/data_out_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inputControl/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.446ns  (logic 0.209ns (46.825%)  route 0.237ns (53.175%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y11         FDRE                         0.000     0.000 r  uart/receiver/data_out_reg[2]/C
    SLICE_X12Y11         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  uart/receiver/data_out_reg[2]/Q
                         net (fo=31, routed)          0.237     0.401    uart/receiver/data_out[2]
    SLICE_X10Y10         LUT6 (Prop_lut6_I1_O)        0.045     0.446 r  uart/receiver/state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.446    inputControl/state_reg[1]_5
    SLICE_X10Y10         FDRE                                         r  inputControl/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.834     1.961    inputControl/clk_IBUF_BUFG
    SLICE_X10Y10         FDRE                                         r  inputControl/state_reg[1]/C

Slack:                    inf
  Source:                 vga_control/char_addr_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            vga_control/cdr/addr_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.450ns  (logic 0.158ns (35.073%)  route 0.292ns (64.927%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y15          LDCE                         0.000     0.000 r  vga_control/char_addr_reg[3]/G
    SLICE_X5Y15          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  vga_control/char_addr_reg[3]/Q
                         net (fo=2, routed)           0.292     0.450    vga_control/cdr/ADDRARDADDR[7]
    SLICE_X9Y15          FDRE                                         r  vga_control/cdr/addr_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.830     1.957    vga_control/cdr/clk_IBUF_BUFG
    SLICE_X9Y15          FDRE                                         r  vga_control/cdr/addr_reg_reg[7]/C

Slack:                    inf
  Source:                 vga_control/char_addr_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            vga_control/cdr/addr_reg_reg_rep/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.467ns  (logic 0.158ns (33.825%)  route 0.309ns (66.175%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y16          LDCE                         0.000     0.000 r  vga_control/char_addr_reg[2]/G
    SLICE_X7Y16          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  vga_control/char_addr_reg[2]/Q
                         net (fo=2, routed)           0.309     0.467    vga_control/cdr/ADDRARDADDR[6]
    RAMB18_X0Y6          RAMB18E1                                     r  vga_control/cdr/addr_reg_reg_rep/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.869     1.997    vga_control/cdr/clk_IBUF_BUFG
    RAMB18_X0Y6          RAMB18E1                                     r  vga_control/cdr/addr_reg_reg_rep/CLKARDCLK

Slack:                    inf
  Source:                 vga_control/char_addr_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            vga_control/cdr/addr_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.477ns  (logic 0.158ns (33.151%)  route 0.319ns (66.849%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y16          LDCE                         0.000     0.000 r  vga_control/char_addr_reg[2]/G
    SLICE_X7Y16          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  vga_control/char_addr_reg[2]/Q
                         net (fo=2, routed)           0.319     0.477    vga_control/cdr/ADDRARDADDR[6]
    SLICE_X8Y17          FDRE                                         r  vga_control/cdr/addr_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.828     1.955    vga_control/cdr/clk_IBUF_BUFG
    SLICE_X8Y17          FDRE                                         r  vga_control/cdr/addr_reg_reg[6]/C

Slack:                    inf
  Source:                 uart/receiver/data_out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inputControl/opcode_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.489ns  (logic 0.186ns (38.015%)  route 0.303ns (61.985%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y9          FDRE                         0.000     0.000 r  uart/receiver/data_out_reg[0]/C
    SLICE_X11Y9          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart/receiver/data_out_reg[0]/Q
                         net (fo=62, routed)          0.303     0.444    uart/receiver/data_out[0]
    SLICE_X9Y11          LUT6 (Prop_lut6_I2_O)        0.045     0.489 r  uart/receiver/opcode_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.489    inputControl/opcode_reg_reg[0]_1
    SLICE_X9Y11          FDRE                                         r  inputControl/opcode_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.834     1.961    inputControl/clk_IBUF_BUFG
    SLICE_X9Y11          FDRE                                         r  inputControl/opcode_reg_reg[0]/C

Slack:                    inf
  Source:                 singlePulser/d_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_sync/h_count_reg_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.499ns  (logic 0.141ns (28.238%)  route 0.358ns (71.762%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDRE                         0.000     0.000 r  singlePulser/d_reg/C
    SLICE_X0Y15          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  singlePulser/d_reg/Q
                         net (fo=25, routed)          0.358     0.499    vga_sync/AR[0]
    SLICE_X3Y17          FDCE                                         f  vga_sync/h_count_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.858     1.985    vga_sync/clk_IBUF_BUFG
    SLICE_X3Y17          FDCE                                         r  vga_sync/h_count_reg_reg[6]/C





