Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/XILINX/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto be38fea2d92948dabbee0baa1d1cd8b4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot FSM_tb_behav xil_defaultlib.FSM_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.TOP_FSM
Compiling module xil_defaultlib.FSM_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FSM_tb_behav
