
Module1_HelloWorld.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006174  080001bc  080001bc  000101bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000070  08006330  08006330  00016330  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080063a0  080063a0  0002000c  2**0
                  CONTENTS
  4 .ARM          00000008  080063a0  080063a0  000163a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080063a8  080063a8  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080063a8  080063a8  000163a8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080063ac  080063ac  000163ac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  080063b0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000004f8  2000000c  080063bc  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000504  080063bc  00020504  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY
 13 .debug_info   00019257  00000000  00000000  0002007f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002c23  00000000  00000000  000392d6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000015b0  00000000  00000000  0003bf00  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000010ec  00000000  00000000  0003d4b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002cb2b  00000000  00000000  0003e59c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00019b13  00000000  00000000  0006b0c7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00118ed9  00000000  00000000  00084bda  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00005d50  00000000  00000000  0019dab4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000062  00000000  00000000  001a3804  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001bc <__do_global_dtors_aux>:
 80001bc:	b510      	push	{r4, lr}
 80001be:	4c05      	ldr	r4, [pc, #20]	; (80001d4 <__do_global_dtors_aux+0x18>)
 80001c0:	7823      	ldrb	r3, [r4, #0]
 80001c2:	b933      	cbnz	r3, 80001d2 <__do_global_dtors_aux+0x16>
 80001c4:	4b04      	ldr	r3, [pc, #16]	; (80001d8 <__do_global_dtors_aux+0x1c>)
 80001c6:	b113      	cbz	r3, 80001ce <__do_global_dtors_aux+0x12>
 80001c8:	4804      	ldr	r0, [pc, #16]	; (80001dc <__do_global_dtors_aux+0x20>)
 80001ca:	f3af 8000 	nop.w
 80001ce:	2301      	movs	r3, #1
 80001d0:	7023      	strb	r3, [r4, #0]
 80001d2:	bd10      	pop	{r4, pc}
 80001d4:	2000000c 	.word	0x2000000c
 80001d8:	00000000 	.word	0x00000000
 80001dc:	08006318 	.word	0x08006318

080001e0 <frame_dummy>:
 80001e0:	b508      	push	{r3, lr}
 80001e2:	4b03      	ldr	r3, [pc, #12]	; (80001f0 <frame_dummy+0x10>)
 80001e4:	b11b      	cbz	r3, 80001ee <frame_dummy+0xe>
 80001e6:	4903      	ldr	r1, [pc, #12]	; (80001f4 <frame_dummy+0x14>)
 80001e8:	4803      	ldr	r0, [pc, #12]	; (80001f8 <frame_dummy+0x18>)
 80001ea:	f3af 8000 	nop.w
 80001ee:	bd08      	pop	{r3, pc}
 80001f0:	00000000 	.word	0x00000000
 80001f4:	20000010 	.word	0x20000010
 80001f8:	08006318 	.word	0x08006318

080001fc <__aeabi_uldivmod>:
 80001fc:	b953      	cbnz	r3, 8000214 <__aeabi_uldivmod+0x18>
 80001fe:	b94a      	cbnz	r2, 8000214 <__aeabi_uldivmod+0x18>
 8000200:	2900      	cmp	r1, #0
 8000202:	bf08      	it	eq
 8000204:	2800      	cmpeq	r0, #0
 8000206:	bf1c      	itt	ne
 8000208:	f04f 31ff 	movne.w	r1, #4294967295
 800020c:	f04f 30ff 	movne.w	r0, #4294967295
 8000210:	f000 b970 	b.w	80004f4 <__aeabi_idiv0>
 8000214:	f1ad 0c08 	sub.w	ip, sp, #8
 8000218:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800021c:	f000 f806 	bl	800022c <__udivmoddi4>
 8000220:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000224:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000228:	b004      	add	sp, #16
 800022a:	4770      	bx	lr

0800022c <__udivmoddi4>:
 800022c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000230:	9e08      	ldr	r6, [sp, #32]
 8000232:	460d      	mov	r5, r1
 8000234:	4604      	mov	r4, r0
 8000236:	460f      	mov	r7, r1
 8000238:	2b00      	cmp	r3, #0
 800023a:	d14a      	bne.n	80002d2 <__udivmoddi4+0xa6>
 800023c:	428a      	cmp	r2, r1
 800023e:	4694      	mov	ip, r2
 8000240:	d965      	bls.n	800030e <__udivmoddi4+0xe2>
 8000242:	fab2 f382 	clz	r3, r2
 8000246:	b143      	cbz	r3, 800025a <__udivmoddi4+0x2e>
 8000248:	fa02 fc03 	lsl.w	ip, r2, r3
 800024c:	f1c3 0220 	rsb	r2, r3, #32
 8000250:	409f      	lsls	r7, r3
 8000252:	fa20 f202 	lsr.w	r2, r0, r2
 8000256:	4317      	orrs	r7, r2
 8000258:	409c      	lsls	r4, r3
 800025a:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 800025e:	fa1f f58c 	uxth.w	r5, ip
 8000262:	fbb7 f1fe 	udiv	r1, r7, lr
 8000266:	0c22      	lsrs	r2, r4, #16
 8000268:	fb0e 7711 	mls	r7, lr, r1, r7
 800026c:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000270:	fb01 f005 	mul.w	r0, r1, r5
 8000274:	4290      	cmp	r0, r2
 8000276:	d90a      	bls.n	800028e <__udivmoddi4+0x62>
 8000278:	eb1c 0202 	adds.w	r2, ip, r2
 800027c:	f101 37ff 	add.w	r7, r1, #4294967295
 8000280:	f080 811c 	bcs.w	80004bc <__udivmoddi4+0x290>
 8000284:	4290      	cmp	r0, r2
 8000286:	f240 8119 	bls.w	80004bc <__udivmoddi4+0x290>
 800028a:	3902      	subs	r1, #2
 800028c:	4462      	add	r2, ip
 800028e:	1a12      	subs	r2, r2, r0
 8000290:	b2a4      	uxth	r4, r4
 8000292:	fbb2 f0fe 	udiv	r0, r2, lr
 8000296:	fb0e 2210 	mls	r2, lr, r0, r2
 800029a:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800029e:	fb00 f505 	mul.w	r5, r0, r5
 80002a2:	42a5      	cmp	r5, r4
 80002a4:	d90a      	bls.n	80002bc <__udivmoddi4+0x90>
 80002a6:	eb1c 0404 	adds.w	r4, ip, r4
 80002aa:	f100 32ff 	add.w	r2, r0, #4294967295
 80002ae:	f080 8107 	bcs.w	80004c0 <__udivmoddi4+0x294>
 80002b2:	42a5      	cmp	r5, r4
 80002b4:	f240 8104 	bls.w	80004c0 <__udivmoddi4+0x294>
 80002b8:	4464      	add	r4, ip
 80002ba:	3802      	subs	r0, #2
 80002bc:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002c0:	1b64      	subs	r4, r4, r5
 80002c2:	2100      	movs	r1, #0
 80002c4:	b11e      	cbz	r6, 80002ce <__udivmoddi4+0xa2>
 80002c6:	40dc      	lsrs	r4, r3
 80002c8:	2300      	movs	r3, #0
 80002ca:	e9c6 4300 	strd	r4, r3, [r6]
 80002ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002d2:	428b      	cmp	r3, r1
 80002d4:	d908      	bls.n	80002e8 <__udivmoddi4+0xbc>
 80002d6:	2e00      	cmp	r6, #0
 80002d8:	f000 80ed 	beq.w	80004b6 <__udivmoddi4+0x28a>
 80002dc:	2100      	movs	r1, #0
 80002de:	e9c6 0500 	strd	r0, r5, [r6]
 80002e2:	4608      	mov	r0, r1
 80002e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002e8:	fab3 f183 	clz	r1, r3
 80002ec:	2900      	cmp	r1, #0
 80002ee:	d149      	bne.n	8000384 <__udivmoddi4+0x158>
 80002f0:	42ab      	cmp	r3, r5
 80002f2:	d302      	bcc.n	80002fa <__udivmoddi4+0xce>
 80002f4:	4282      	cmp	r2, r0
 80002f6:	f200 80f8 	bhi.w	80004ea <__udivmoddi4+0x2be>
 80002fa:	1a84      	subs	r4, r0, r2
 80002fc:	eb65 0203 	sbc.w	r2, r5, r3
 8000300:	2001      	movs	r0, #1
 8000302:	4617      	mov	r7, r2
 8000304:	2e00      	cmp	r6, #0
 8000306:	d0e2      	beq.n	80002ce <__udivmoddi4+0xa2>
 8000308:	e9c6 4700 	strd	r4, r7, [r6]
 800030c:	e7df      	b.n	80002ce <__udivmoddi4+0xa2>
 800030e:	b902      	cbnz	r2, 8000312 <__udivmoddi4+0xe6>
 8000310:	deff      	udf	#255	; 0xff
 8000312:	fab2 f382 	clz	r3, r2
 8000316:	2b00      	cmp	r3, #0
 8000318:	f040 8090 	bne.w	800043c <__udivmoddi4+0x210>
 800031c:	1a8a      	subs	r2, r1, r2
 800031e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000322:	fa1f fe8c 	uxth.w	lr, ip
 8000326:	2101      	movs	r1, #1
 8000328:	fbb2 f5f7 	udiv	r5, r2, r7
 800032c:	fb07 2015 	mls	r0, r7, r5, r2
 8000330:	0c22      	lsrs	r2, r4, #16
 8000332:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000336:	fb0e f005 	mul.w	r0, lr, r5
 800033a:	4290      	cmp	r0, r2
 800033c:	d908      	bls.n	8000350 <__udivmoddi4+0x124>
 800033e:	eb1c 0202 	adds.w	r2, ip, r2
 8000342:	f105 38ff 	add.w	r8, r5, #4294967295
 8000346:	d202      	bcs.n	800034e <__udivmoddi4+0x122>
 8000348:	4290      	cmp	r0, r2
 800034a:	f200 80cb 	bhi.w	80004e4 <__udivmoddi4+0x2b8>
 800034e:	4645      	mov	r5, r8
 8000350:	1a12      	subs	r2, r2, r0
 8000352:	b2a4      	uxth	r4, r4
 8000354:	fbb2 f0f7 	udiv	r0, r2, r7
 8000358:	fb07 2210 	mls	r2, r7, r0, r2
 800035c:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000360:	fb0e fe00 	mul.w	lr, lr, r0
 8000364:	45a6      	cmp	lr, r4
 8000366:	d908      	bls.n	800037a <__udivmoddi4+0x14e>
 8000368:	eb1c 0404 	adds.w	r4, ip, r4
 800036c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000370:	d202      	bcs.n	8000378 <__udivmoddi4+0x14c>
 8000372:	45a6      	cmp	lr, r4
 8000374:	f200 80bb 	bhi.w	80004ee <__udivmoddi4+0x2c2>
 8000378:	4610      	mov	r0, r2
 800037a:	eba4 040e 	sub.w	r4, r4, lr
 800037e:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000382:	e79f      	b.n	80002c4 <__udivmoddi4+0x98>
 8000384:	f1c1 0720 	rsb	r7, r1, #32
 8000388:	408b      	lsls	r3, r1
 800038a:	fa22 fc07 	lsr.w	ip, r2, r7
 800038e:	ea4c 0c03 	orr.w	ip, ip, r3
 8000392:	fa05 f401 	lsl.w	r4, r5, r1
 8000396:	fa20 f307 	lsr.w	r3, r0, r7
 800039a:	40fd      	lsrs	r5, r7
 800039c:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80003a0:	4323      	orrs	r3, r4
 80003a2:	fbb5 f8f9 	udiv	r8, r5, r9
 80003a6:	fa1f fe8c 	uxth.w	lr, ip
 80003aa:	fb09 5518 	mls	r5, r9, r8, r5
 80003ae:	0c1c      	lsrs	r4, r3, #16
 80003b0:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 80003b4:	fb08 f50e 	mul.w	r5, r8, lr
 80003b8:	42a5      	cmp	r5, r4
 80003ba:	fa02 f201 	lsl.w	r2, r2, r1
 80003be:	fa00 f001 	lsl.w	r0, r0, r1
 80003c2:	d90b      	bls.n	80003dc <__udivmoddi4+0x1b0>
 80003c4:	eb1c 0404 	adds.w	r4, ip, r4
 80003c8:	f108 3aff 	add.w	sl, r8, #4294967295
 80003cc:	f080 8088 	bcs.w	80004e0 <__udivmoddi4+0x2b4>
 80003d0:	42a5      	cmp	r5, r4
 80003d2:	f240 8085 	bls.w	80004e0 <__udivmoddi4+0x2b4>
 80003d6:	f1a8 0802 	sub.w	r8, r8, #2
 80003da:	4464      	add	r4, ip
 80003dc:	1b64      	subs	r4, r4, r5
 80003de:	b29d      	uxth	r5, r3
 80003e0:	fbb4 f3f9 	udiv	r3, r4, r9
 80003e4:	fb09 4413 	mls	r4, r9, r3, r4
 80003e8:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 80003ec:	fb03 fe0e 	mul.w	lr, r3, lr
 80003f0:	45a6      	cmp	lr, r4
 80003f2:	d908      	bls.n	8000406 <__udivmoddi4+0x1da>
 80003f4:	eb1c 0404 	adds.w	r4, ip, r4
 80003f8:	f103 35ff 	add.w	r5, r3, #4294967295
 80003fc:	d26c      	bcs.n	80004d8 <__udivmoddi4+0x2ac>
 80003fe:	45a6      	cmp	lr, r4
 8000400:	d96a      	bls.n	80004d8 <__udivmoddi4+0x2ac>
 8000402:	3b02      	subs	r3, #2
 8000404:	4464      	add	r4, ip
 8000406:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800040a:	fba3 9502 	umull	r9, r5, r3, r2
 800040e:	eba4 040e 	sub.w	r4, r4, lr
 8000412:	42ac      	cmp	r4, r5
 8000414:	46c8      	mov	r8, r9
 8000416:	46ae      	mov	lr, r5
 8000418:	d356      	bcc.n	80004c8 <__udivmoddi4+0x29c>
 800041a:	d053      	beq.n	80004c4 <__udivmoddi4+0x298>
 800041c:	b156      	cbz	r6, 8000434 <__udivmoddi4+0x208>
 800041e:	ebb0 0208 	subs.w	r2, r0, r8
 8000422:	eb64 040e 	sbc.w	r4, r4, lr
 8000426:	fa04 f707 	lsl.w	r7, r4, r7
 800042a:	40ca      	lsrs	r2, r1
 800042c:	40cc      	lsrs	r4, r1
 800042e:	4317      	orrs	r7, r2
 8000430:	e9c6 7400 	strd	r7, r4, [r6]
 8000434:	4618      	mov	r0, r3
 8000436:	2100      	movs	r1, #0
 8000438:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800043c:	f1c3 0120 	rsb	r1, r3, #32
 8000440:	fa02 fc03 	lsl.w	ip, r2, r3
 8000444:	fa20 f201 	lsr.w	r2, r0, r1
 8000448:	fa25 f101 	lsr.w	r1, r5, r1
 800044c:	409d      	lsls	r5, r3
 800044e:	432a      	orrs	r2, r5
 8000450:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000454:	fa1f fe8c 	uxth.w	lr, ip
 8000458:	fbb1 f0f7 	udiv	r0, r1, r7
 800045c:	fb07 1510 	mls	r5, r7, r0, r1
 8000460:	0c11      	lsrs	r1, r2, #16
 8000462:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000466:	fb00 f50e 	mul.w	r5, r0, lr
 800046a:	428d      	cmp	r5, r1
 800046c:	fa04 f403 	lsl.w	r4, r4, r3
 8000470:	d908      	bls.n	8000484 <__udivmoddi4+0x258>
 8000472:	eb1c 0101 	adds.w	r1, ip, r1
 8000476:	f100 38ff 	add.w	r8, r0, #4294967295
 800047a:	d22f      	bcs.n	80004dc <__udivmoddi4+0x2b0>
 800047c:	428d      	cmp	r5, r1
 800047e:	d92d      	bls.n	80004dc <__udivmoddi4+0x2b0>
 8000480:	3802      	subs	r0, #2
 8000482:	4461      	add	r1, ip
 8000484:	1b49      	subs	r1, r1, r5
 8000486:	b292      	uxth	r2, r2
 8000488:	fbb1 f5f7 	udiv	r5, r1, r7
 800048c:	fb07 1115 	mls	r1, r7, r5, r1
 8000490:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000494:	fb05 f10e 	mul.w	r1, r5, lr
 8000498:	4291      	cmp	r1, r2
 800049a:	d908      	bls.n	80004ae <__udivmoddi4+0x282>
 800049c:	eb1c 0202 	adds.w	r2, ip, r2
 80004a0:	f105 38ff 	add.w	r8, r5, #4294967295
 80004a4:	d216      	bcs.n	80004d4 <__udivmoddi4+0x2a8>
 80004a6:	4291      	cmp	r1, r2
 80004a8:	d914      	bls.n	80004d4 <__udivmoddi4+0x2a8>
 80004aa:	3d02      	subs	r5, #2
 80004ac:	4462      	add	r2, ip
 80004ae:	1a52      	subs	r2, r2, r1
 80004b0:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 80004b4:	e738      	b.n	8000328 <__udivmoddi4+0xfc>
 80004b6:	4631      	mov	r1, r6
 80004b8:	4630      	mov	r0, r6
 80004ba:	e708      	b.n	80002ce <__udivmoddi4+0xa2>
 80004bc:	4639      	mov	r1, r7
 80004be:	e6e6      	b.n	800028e <__udivmoddi4+0x62>
 80004c0:	4610      	mov	r0, r2
 80004c2:	e6fb      	b.n	80002bc <__udivmoddi4+0x90>
 80004c4:	4548      	cmp	r0, r9
 80004c6:	d2a9      	bcs.n	800041c <__udivmoddi4+0x1f0>
 80004c8:	ebb9 0802 	subs.w	r8, r9, r2
 80004cc:	eb65 0e0c 	sbc.w	lr, r5, ip
 80004d0:	3b01      	subs	r3, #1
 80004d2:	e7a3      	b.n	800041c <__udivmoddi4+0x1f0>
 80004d4:	4645      	mov	r5, r8
 80004d6:	e7ea      	b.n	80004ae <__udivmoddi4+0x282>
 80004d8:	462b      	mov	r3, r5
 80004da:	e794      	b.n	8000406 <__udivmoddi4+0x1da>
 80004dc:	4640      	mov	r0, r8
 80004de:	e7d1      	b.n	8000484 <__udivmoddi4+0x258>
 80004e0:	46d0      	mov	r8, sl
 80004e2:	e77b      	b.n	80003dc <__udivmoddi4+0x1b0>
 80004e4:	3d02      	subs	r5, #2
 80004e6:	4462      	add	r2, ip
 80004e8:	e732      	b.n	8000350 <__udivmoddi4+0x124>
 80004ea:	4608      	mov	r0, r1
 80004ec:	e70a      	b.n	8000304 <__udivmoddi4+0xd8>
 80004ee:	4464      	add	r4, ip
 80004f0:	3802      	subs	r0, #2
 80004f2:	e742      	b.n	800037a <__udivmoddi4+0x14e>

080004f4 <__aeabi_idiv0>:
 80004f4:	4770      	bx	lr
 80004f6:	bf00      	nop

080004f8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80004f8:	b580      	push	{r7, lr}
 80004fa:	b084      	sub	sp, #16
 80004fc:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80004fe:	f001 f990 	bl	8001822 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000502:	f000 f883 	bl	800060c <SystemClock_Config>

/* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 8000506:	f000 f8e3 	bl	80006d0 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800050a:	f000 fc39 	bl	8000d80 <MX_GPIO_Init>
  MX_ADC1_Init();
 800050e:	f000 f90f 	bl	8000730 <MX_ADC1_Init>
  MX_DFSDM1_Init();
 8000512:	f000 f971 	bl	80007f8 <MX_DFSDM1_Init>
  MX_I2C1_Init();
 8000516:	f000 f9a7 	bl	8000868 <MX_I2C1_Init>
  MX_I2C2_Init();
 800051a:	f000 f9e5 	bl	80008e8 <MX_I2C2_Init>
  MX_OCTOSPI1_Init();
 800051e:	f000 fa23 	bl	8000968 <MX_OCTOSPI1_Init>
  MX_SPI1_Init();
 8000522:	f000 fa77 	bl	8000a14 <MX_SPI1_Init>
  MX_SPI3_Init();
 8000526:	f000 fab3 	bl	8000a90 <MX_SPI3_Init>
  MX_UART4_Init();
 800052a:	f000 faef 	bl	8000b0c <MX_UART4_Init>
  MX_USART1_UART_Init();
 800052e:	f000 fb39 	bl	8000ba4 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8000532:	f000 fb83 	bl	8000c3c <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 8000536:	f000 fbcf 	bl	8000cd8 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_USB_Init();
 800053a:	f000 fc19 	bl	8000d70 <MX_USB_OTG_FS_USB_Init>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
		/* Sending S
		 */
		for (int i=0; i<3; i++)
 800053e:	2300      	movs	r3, #0
 8000540:	60fb      	str	r3, [r7, #12]
 8000542:	e016      	b.n	8000572 <main+0x7a>
		{
		  //light up the LED for a DOT
		  HAL_GPIO_WritePin(GPIOB, LED2_Pin, GPIO_PIN_SET);
 8000544:	2201      	movs	r2, #1
 8000546:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800054a:	482f      	ldr	r0, [pc, #188]	; (8000608 <main+0x110>)
 800054c:	f002 fc94 	bl	8002e78 <HAL_GPIO_WritePin>
		  HAL_Delay(300);
 8000550:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8000554:	f001 f9da 	bl	800190c <HAL_Delay>
		  //turn off the LED for spacing
		  HAL_GPIO_WritePin(GPIOB, LED2_Pin, GPIO_PIN_RESET);
 8000558:	2200      	movs	r2, #0
 800055a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800055e:	482a      	ldr	r0, [pc, #168]	; (8000608 <main+0x110>)
 8000560:	f002 fc8a 	bl	8002e78 <HAL_GPIO_WritePin>
		  HAL_Delay(300);
 8000564:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8000568:	f001 f9d0 	bl	800190c <HAL_Delay>
		for (int i=0; i<3; i++)
 800056c:	68fb      	ldr	r3, [r7, #12]
 800056e:	3301      	adds	r3, #1
 8000570:	60fb      	str	r3, [r7, #12]
 8000572:	68fb      	ldr	r3, [r7, #12]
 8000574:	2b02      	cmp	r3, #2
 8000576:	dde5      	ble.n	8000544 <main+0x4c>
	    }

		//three time units between characters
		HAL_Delay(300*2);
 8000578:	f44f 7016 	mov.w	r0, #600	; 0x258
 800057c:	f001 f9c6 	bl	800190c <HAL_Delay>

		//Sending 'O'
		for (int i=0; i<3; i++)
 8000580:	2300      	movs	r3, #0
 8000582:	60bb      	str	r3, [r7, #8]
 8000584:	e016      	b.n	80005b4 <main+0xbc>
			{
			  //light up the LED for a DASH
			  HAL_GPIO_WritePin(GPIOB, LED2_Pin, GPIO_PIN_SET);
 8000586:	2201      	movs	r2, #1
 8000588:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800058c:	481e      	ldr	r0, [pc, #120]	; (8000608 <main+0x110>)
 800058e:	f002 fc73 	bl	8002e78 <HAL_GPIO_WritePin>
			  HAL_Delay(300*4);
 8000592:	f44f 6096 	mov.w	r0, #1200	; 0x4b0
 8000596:	f001 f9b9 	bl	800190c <HAL_Delay>
			  //turn off the LED for spacing
			  HAL_GPIO_WritePin(GPIOB, LED2_Pin, GPIO_PIN_RESET);
 800059a:	2200      	movs	r2, #0
 800059c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80005a0:	4819      	ldr	r0, [pc, #100]	; (8000608 <main+0x110>)
 80005a2:	f002 fc69 	bl	8002e78 <HAL_GPIO_WritePin>
			  HAL_Delay(300);
 80005a6:	f44f 7096 	mov.w	r0, #300	; 0x12c
 80005aa:	f001 f9af 	bl	800190c <HAL_Delay>
		for (int i=0; i<3; i++)
 80005ae:	68bb      	ldr	r3, [r7, #8]
 80005b0:	3301      	adds	r3, #1
 80005b2:	60bb      	str	r3, [r7, #8]
 80005b4:	68bb      	ldr	r3, [r7, #8]
 80005b6:	2b02      	cmp	r3, #2
 80005b8:	dde5      	ble.n	8000586 <main+0x8e>
		    }

		//three time units between characters
		 HAL_Delay(300*2);
 80005ba:	f44f 7016 	mov.w	r0, #600	; 0x258
 80005be:	f001 f9a5 	bl	800190c <HAL_Delay>

		for (int i=0; i<3; i++)
 80005c2:	2300      	movs	r3, #0
 80005c4:	607b      	str	r3, [r7, #4]
 80005c6:	e016      	b.n	80005f6 <main+0xfe>
			{
			  //light up the LED for a DOT
			  HAL_GPIO_WritePin(GPIOB, LED2_Pin, GPIO_PIN_SET);
 80005c8:	2201      	movs	r2, #1
 80005ca:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80005ce:	480e      	ldr	r0, [pc, #56]	; (8000608 <main+0x110>)
 80005d0:	f002 fc52 	bl	8002e78 <HAL_GPIO_WritePin>
			  HAL_Delay(300);
 80005d4:	f44f 7096 	mov.w	r0, #300	; 0x12c
 80005d8:	f001 f998 	bl	800190c <HAL_Delay>
			  //turn off the LED for spacing
			  HAL_GPIO_WritePin(GPIOB, LED2_Pin, GPIO_PIN_RESET);
 80005dc:	2200      	movs	r2, #0
 80005de:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80005e2:	4809      	ldr	r0, [pc, #36]	; (8000608 <main+0x110>)
 80005e4:	f002 fc48 	bl	8002e78 <HAL_GPIO_WritePin>
			  HAL_Delay(300);
 80005e8:	f44f 7096 	mov.w	r0, #300	; 0x12c
 80005ec:	f001 f98e 	bl	800190c <HAL_Delay>
		for (int i=0; i<3; i++)
 80005f0:	687b      	ldr	r3, [r7, #4]
 80005f2:	3301      	adds	r3, #1
 80005f4:	607b      	str	r3, [r7, #4]
 80005f6:	687b      	ldr	r3, [r7, #4]
 80005f8:	2b02      	cmp	r3, #2
 80005fa:	dde5      	ble.n	80005c8 <main+0xd0>
		    }

		//seven time units between words
		 HAL_Delay(300*6);
 80005fc:	f44f 60e1 	mov.w	r0, #1800	; 0x708
 8000600:	f001 f984 	bl	800190c <HAL_Delay>
		for (int i=0; i<3; i++)
 8000604:	e79b      	b.n	800053e <main+0x46>
 8000606:	bf00      	nop
 8000608:	48000400 	.word	0x48000400

0800060c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800060c:	b580      	push	{r7, lr}
 800060e:	b096      	sub	sp, #88	; 0x58
 8000610:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000612:	f107 0314 	add.w	r3, r7, #20
 8000616:	2244      	movs	r2, #68	; 0x44
 8000618:	2100      	movs	r1, #0
 800061a:	4618      	mov	r0, r3
 800061c:	f005 fe50 	bl	80062c0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000620:	463b      	mov	r3, r7
 8000622:	2200      	movs	r2, #0
 8000624:	601a      	str	r2, [r3, #0]
 8000626:	605a      	str	r2, [r3, #4]
 8000628:	609a      	str	r2, [r3, #8]
 800062a:	60da      	str	r2, [r3, #12]
 800062c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST) != HAL_OK)
 800062e:	2000      	movs	r0, #0
 8000630:	f003 fa96 	bl	8003b60 <HAL_PWREx_ControlVoltageScaling>
 8000634:	4603      	mov	r3, r0
 8000636:	2b00      	cmp	r3, #0
 8000638:	d001      	beq.n	800063e <SystemClock_Config+0x32>
  {
    Error_Handler();
 800063a:	f000 fce3 	bl	8001004 <Error_Handler>
  }

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 800063e:	f003 fa5f 	bl	8003b00 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8000642:	4b22      	ldr	r3, [pc, #136]	; (80006cc <SystemClock_Config+0xc0>)
 8000644:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8000648:	4a20      	ldr	r2, [pc, #128]	; (80006cc <SystemClock_Config+0xc0>)
 800064a:	f023 0318 	bic.w	r3, r3, #24
 800064e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 8000652:	2314      	movs	r3, #20
 8000654:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8000656:	2301      	movs	r3, #1
 8000658:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 800065a:	2301      	movs	r3, #1
 800065c:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 800065e:	2300      	movs	r3, #0
 8000660:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8000662:	2360      	movs	r3, #96	; 0x60
 8000664:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000666:	2302      	movs	r3, #2
 8000668:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 800066a:	2301      	movs	r3, #1
 800066c:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 800066e:	2301      	movs	r3, #1
 8000670:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 60;
 8000672:	233c      	movs	r3, #60	; 0x3c
 8000674:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000676:	2302      	movs	r3, #2
 8000678:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800067a:	2302      	movs	r3, #2
 800067c:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800067e:	2302      	movs	r3, #2
 8000680:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000682:	f107 0314 	add.w	r3, r7, #20
 8000686:	4618      	mov	r0, r3
 8000688:	f003 fb0e 	bl	8003ca8 <HAL_RCC_OscConfig>
 800068c:	4603      	mov	r3, r0
 800068e:	2b00      	cmp	r3, #0
 8000690:	d001      	beq.n	8000696 <SystemClock_Config+0x8a>
  {
    Error_Handler();
 8000692:	f000 fcb7 	bl	8001004 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000696:	230f      	movs	r3, #15
 8000698:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800069a:	2303      	movs	r3, #3
 800069c:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800069e:	2300      	movs	r3, #0
 80006a0:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80006a2:	2300      	movs	r3, #0
 80006a4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80006a6:	2300      	movs	r3, #0
 80006a8:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80006aa:	463b      	mov	r3, r7
 80006ac:	2105      	movs	r1, #5
 80006ae:	4618      	mov	r0, r3
 80006b0:	f003 ff14 	bl	80044dc <HAL_RCC_ClockConfig>
 80006b4:	4603      	mov	r3, r0
 80006b6:	2b00      	cmp	r3, #0
 80006b8:	d001      	beq.n	80006be <SystemClock_Config+0xb2>
  {
    Error_Handler();
 80006ba:	f000 fca3 	bl	8001004 <Error_Handler>
  }

  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 80006be:	f004 fcfb 	bl	80050b8 <HAL_RCCEx_EnableMSIPLLMode>
}
 80006c2:	bf00      	nop
 80006c4:	3758      	adds	r7, #88	; 0x58
 80006c6:	46bd      	mov	sp, r7
 80006c8:	bd80      	pop	{r7, pc}
 80006ca:	bf00      	nop
 80006cc:	40021000 	.word	0x40021000

080006d0 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 80006d0:	b580      	push	{r7, lr}
 80006d2:	b0a6      	sub	sp, #152	; 0x98
 80006d4:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80006d6:	1d3b      	adds	r3, r7, #4
 80006d8:	2294      	movs	r2, #148	; 0x94
 80006da:	2100      	movs	r1, #0
 80006dc:	4618      	mov	r0, r3
 80006de:	f005 fdef 	bl	80062c0 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB|RCC_PERIPHCLK_ADC;
 80006e2:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
 80006e6:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 80006e8:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80006ec:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 80006f0:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 80006f4:	67bb      	str	r3, [r7, #120]	; 0x78
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 80006f6:	2301      	movs	r3, #1
 80006f8:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 80006fa:	2301      	movs	r3, #1
 80006fc:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.PLLSAI1.PLLSAI1N = 24;
 80006fe:	2318      	movs	r3, #24
 8000700:	613b      	str	r3, [r7, #16]
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV2;
 8000702:	2302      	movs	r3, #2
 8000704:	617b      	str	r3, [r7, #20]
  PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8000706:	2302      	movs	r3, #2
 8000708:	61bb      	str	r3, [r7, #24]
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 800070a:	2302      	movs	r3, #2
 800070c:	61fb      	str	r3, [r7, #28]
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_48M2CLK|RCC_PLLSAI1_ADC1CLK;
 800070e:	f04f 7388 	mov.w	r3, #17825792	; 0x1100000
 8000712:	623b      	str	r3, [r7, #32]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000714:	1d3b      	adds	r3, r7, #4
 8000716:	4618      	mov	r0, r3
 8000718:	f004 f99e 	bl	8004a58 <HAL_RCCEx_PeriphCLKConfig>
 800071c:	4603      	mov	r3, r0
 800071e:	2b00      	cmp	r3, #0
 8000720:	d001      	beq.n	8000726 <PeriphCommonClock_Config+0x56>
  {
    Error_Handler();
 8000722:	f000 fc6f 	bl	8001004 <Error_Handler>
  }
}
 8000726:	bf00      	nop
 8000728:	3798      	adds	r7, #152	; 0x98
 800072a:	46bd      	mov	sp, r7
 800072c:	bd80      	pop	{r7, pc}
	...

08000730 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000730:	b580      	push	{r7, lr}
 8000732:	b086      	sub	sp, #24
 8000734:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000736:	463b      	mov	r3, r7
 8000738:	2200      	movs	r2, #0
 800073a:	601a      	str	r2, [r3, #0]
 800073c:	605a      	str	r2, [r3, #4]
 800073e:	609a      	str	r2, [r3, #8]
 8000740:	60da      	str	r2, [r3, #12]
 8000742:	611a      	str	r2, [r3, #16]
 8000744:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000746:	4b29      	ldr	r3, [pc, #164]	; (80007ec <MX_ADC1_Init+0xbc>)
 8000748:	4a29      	ldr	r2, [pc, #164]	; (80007f0 <MX_ADC1_Init+0xc0>)
 800074a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 800074c:	4b27      	ldr	r3, [pc, #156]	; (80007ec <MX_ADC1_Init+0xbc>)
 800074e:	2200      	movs	r2, #0
 8000750:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000752:	4b26      	ldr	r3, [pc, #152]	; (80007ec <MX_ADC1_Init+0xbc>)
 8000754:	2200      	movs	r2, #0
 8000756:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000758:	4b24      	ldr	r3, [pc, #144]	; (80007ec <MX_ADC1_Init+0xbc>)
 800075a:	2200      	movs	r2, #0
 800075c:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800075e:	4b23      	ldr	r3, [pc, #140]	; (80007ec <MX_ADC1_Init+0xbc>)
 8000760:	2200      	movs	r2, #0
 8000762:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000764:	4b21      	ldr	r3, [pc, #132]	; (80007ec <MX_ADC1_Init+0xbc>)
 8000766:	2204      	movs	r2, #4
 8000768:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800076a:	4b20      	ldr	r3, [pc, #128]	; (80007ec <MX_ADC1_Init+0xbc>)
 800076c:	2200      	movs	r2, #0
 800076e:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000770:	4b1e      	ldr	r3, [pc, #120]	; (80007ec <MX_ADC1_Init+0xbc>)
 8000772:	2200      	movs	r2, #0
 8000774:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 8000776:	4b1d      	ldr	r3, [pc, #116]	; (80007ec <MX_ADC1_Init+0xbc>)
 8000778:	2201      	movs	r2, #1
 800077a:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800077c:	4b1b      	ldr	r3, [pc, #108]	; (80007ec <MX_ADC1_Init+0xbc>)
 800077e:	2200      	movs	r2, #0
 8000780:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000784:	4b19      	ldr	r3, [pc, #100]	; (80007ec <MX_ADC1_Init+0xbc>)
 8000786:	2200      	movs	r2, #0
 8000788:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800078a:	4b18      	ldr	r3, [pc, #96]	; (80007ec <MX_ADC1_Init+0xbc>)
 800078c:	2200      	movs	r2, #0
 800078e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000790:	4b16      	ldr	r3, [pc, #88]	; (80007ec <MX_ADC1_Init+0xbc>)
 8000792:	2200      	movs	r2, #0
 8000794:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000798:	4b14      	ldr	r3, [pc, #80]	; (80007ec <MX_ADC1_Init+0xbc>)
 800079a:	2200      	movs	r2, #0
 800079c:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 800079e:	4b13      	ldr	r3, [pc, #76]	; (80007ec <MX_ADC1_Init+0xbc>)
 80007a0:	2200      	movs	r2, #0
 80007a2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80007a6:	4811      	ldr	r0, [pc, #68]	; (80007ec <MX_ADC1_Init+0xbc>)
 80007a8:	f001 fa74 	bl	8001c94 <HAL_ADC_Init>
 80007ac:	4603      	mov	r3, r0
 80007ae:	2b00      	cmp	r3, #0
 80007b0:	d001      	beq.n	80007b6 <MX_ADC1_Init+0x86>
  {
    Error_Handler();
 80007b2:	f000 fc27 	bl	8001004 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80007b6:	4b0f      	ldr	r3, [pc, #60]	; (80007f4 <MX_ADC1_Init+0xc4>)
 80007b8:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80007ba:	2306      	movs	r3, #6
 80007bc:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 80007be:	2300      	movs	r3, #0
 80007c0:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80007c2:	237f      	movs	r3, #127	; 0x7f
 80007c4:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80007c6:	2304      	movs	r3, #4
 80007c8:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 80007ca:	2300      	movs	r3, #0
 80007cc:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80007ce:	463b      	mov	r3, r7
 80007d0:	4619      	mov	r1, r3
 80007d2:	4806      	ldr	r0, [pc, #24]	; (80007ec <MX_ADC1_Init+0xbc>)
 80007d4:	f001 fba4 	bl	8001f20 <HAL_ADC_ConfigChannel>
 80007d8:	4603      	mov	r3, r0
 80007da:	2b00      	cmp	r3, #0
 80007dc:	d001      	beq.n	80007e2 <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 80007de:	f000 fc11 	bl	8001004 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80007e2:	bf00      	nop
 80007e4:	3718      	adds	r7, #24
 80007e6:	46bd      	mov	sp, r7
 80007e8:	bd80      	pop	{r7, pc}
 80007ea:	bf00      	nop
 80007ec:	20000028 	.word	0x20000028
 80007f0:	50040000 	.word	0x50040000
 80007f4:	04300002 	.word	0x04300002

080007f8 <MX_DFSDM1_Init>:
  * @brief DFSDM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DFSDM1_Init(void)
{
 80007f8:	b580      	push	{r7, lr}
 80007fa:	af00      	add	r7, sp, #0
  /* USER CODE END DFSDM1_Init 0 */

  /* USER CODE BEGIN DFSDM1_Init 1 */

  /* USER CODE END DFSDM1_Init 1 */
  hdfsdm1_channel2.Instance = DFSDM1_Channel2;
 80007fc:	4b18      	ldr	r3, [pc, #96]	; (8000860 <MX_DFSDM1_Init+0x68>)
 80007fe:	4a19      	ldr	r2, [pc, #100]	; (8000864 <MX_DFSDM1_Init+0x6c>)
 8000800:	601a      	str	r2, [r3, #0]
  hdfsdm1_channel2.Init.OutputClock.Activation = ENABLE;
 8000802:	4b17      	ldr	r3, [pc, #92]	; (8000860 <MX_DFSDM1_Init+0x68>)
 8000804:	2201      	movs	r2, #1
 8000806:	711a      	strb	r2, [r3, #4]
  hdfsdm1_channel2.Init.OutputClock.Selection = DFSDM_CHANNEL_OUTPUT_CLOCK_SYSTEM;
 8000808:	4b15      	ldr	r3, [pc, #84]	; (8000860 <MX_DFSDM1_Init+0x68>)
 800080a:	2200      	movs	r2, #0
 800080c:	609a      	str	r2, [r3, #8]
  hdfsdm1_channel2.Init.OutputClock.Divider = 2;
 800080e:	4b14      	ldr	r3, [pc, #80]	; (8000860 <MX_DFSDM1_Init+0x68>)
 8000810:	2202      	movs	r2, #2
 8000812:	60da      	str	r2, [r3, #12]
  hdfsdm1_channel2.Init.Input.Multiplexer = DFSDM_CHANNEL_EXTERNAL_INPUTS;
 8000814:	4b12      	ldr	r3, [pc, #72]	; (8000860 <MX_DFSDM1_Init+0x68>)
 8000816:	2200      	movs	r2, #0
 8000818:	611a      	str	r2, [r3, #16]
  hdfsdm1_channel2.Init.Input.DataPacking = DFSDM_CHANNEL_STANDARD_MODE;
 800081a:	4b11      	ldr	r3, [pc, #68]	; (8000860 <MX_DFSDM1_Init+0x68>)
 800081c:	2200      	movs	r2, #0
 800081e:	615a      	str	r2, [r3, #20]
  hdfsdm1_channel2.Init.Input.Pins = DFSDM_CHANNEL_SAME_CHANNEL_PINS;
 8000820:	4b0f      	ldr	r3, [pc, #60]	; (8000860 <MX_DFSDM1_Init+0x68>)
 8000822:	2200      	movs	r2, #0
 8000824:	619a      	str	r2, [r3, #24]
  hdfsdm1_channel2.Init.SerialInterface.Type = DFSDM_CHANNEL_SPI_RISING;
 8000826:	4b0e      	ldr	r3, [pc, #56]	; (8000860 <MX_DFSDM1_Init+0x68>)
 8000828:	2200      	movs	r2, #0
 800082a:	61da      	str	r2, [r3, #28]
  hdfsdm1_channel2.Init.SerialInterface.SpiClock = DFSDM_CHANNEL_SPI_CLOCK_INTERNAL;
 800082c:	4b0c      	ldr	r3, [pc, #48]	; (8000860 <MX_DFSDM1_Init+0x68>)
 800082e:	2204      	movs	r2, #4
 8000830:	621a      	str	r2, [r3, #32]
  hdfsdm1_channel2.Init.Awd.FilterOrder = DFSDM_CHANNEL_FASTSINC_ORDER;
 8000832:	4b0b      	ldr	r3, [pc, #44]	; (8000860 <MX_DFSDM1_Init+0x68>)
 8000834:	2200      	movs	r2, #0
 8000836:	625a      	str	r2, [r3, #36]	; 0x24
  hdfsdm1_channel2.Init.Awd.Oversampling = 1;
 8000838:	4b09      	ldr	r3, [pc, #36]	; (8000860 <MX_DFSDM1_Init+0x68>)
 800083a:	2201      	movs	r2, #1
 800083c:	629a      	str	r2, [r3, #40]	; 0x28
  hdfsdm1_channel2.Init.Offset = 0;
 800083e:	4b08      	ldr	r3, [pc, #32]	; (8000860 <MX_DFSDM1_Init+0x68>)
 8000840:	2200      	movs	r2, #0
 8000842:	62da      	str	r2, [r3, #44]	; 0x2c
  hdfsdm1_channel2.Init.RightBitShift = 0x00;
 8000844:	4b06      	ldr	r3, [pc, #24]	; (8000860 <MX_DFSDM1_Init+0x68>)
 8000846:	2200      	movs	r2, #0
 8000848:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_DFSDM_ChannelInit(&hdfsdm1_channel2) != HAL_OK)
 800084a:	4805      	ldr	r0, [pc, #20]	; (8000860 <MX_DFSDM1_Init+0x68>)
 800084c:	f002 f876 	bl	800293c <HAL_DFSDM_ChannelInit>
 8000850:	4603      	mov	r3, r0
 8000852:	2b00      	cmp	r3, #0
 8000854:	d001      	beq.n	800085a <MX_DFSDM1_Init+0x62>
  {
    Error_Handler();
 8000856:	f000 fbd5 	bl	8001004 <Error_Handler>
  }
  /* USER CODE BEGIN DFSDM1_Init 2 */

  /* USER CODE END DFSDM1_Init 2 */

}
 800085a:	bf00      	nop
 800085c:	bd80      	pop	{r7, pc}
 800085e:	bf00      	nop
 8000860:	20000090 	.word	0x20000090
 8000864:	40016040 	.word	0x40016040

08000868 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000868:	b580      	push	{r7, lr}
 800086a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800086c:	4b1b      	ldr	r3, [pc, #108]	; (80008dc <MX_I2C1_Init+0x74>)
 800086e:	4a1c      	ldr	r2, [pc, #112]	; (80008e0 <MX_I2C1_Init+0x78>)
 8000870:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x307075B1;
 8000872:	4b1a      	ldr	r3, [pc, #104]	; (80008dc <MX_I2C1_Init+0x74>)
 8000874:	4a1b      	ldr	r2, [pc, #108]	; (80008e4 <MX_I2C1_Init+0x7c>)
 8000876:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000878:	4b18      	ldr	r3, [pc, #96]	; (80008dc <MX_I2C1_Init+0x74>)
 800087a:	2200      	movs	r2, #0
 800087c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800087e:	4b17      	ldr	r3, [pc, #92]	; (80008dc <MX_I2C1_Init+0x74>)
 8000880:	2201      	movs	r2, #1
 8000882:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000884:	4b15      	ldr	r3, [pc, #84]	; (80008dc <MX_I2C1_Init+0x74>)
 8000886:	2200      	movs	r2, #0
 8000888:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800088a:	4b14      	ldr	r3, [pc, #80]	; (80008dc <MX_I2C1_Init+0x74>)
 800088c:	2200      	movs	r2, #0
 800088e:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000890:	4b12      	ldr	r3, [pc, #72]	; (80008dc <MX_I2C1_Init+0x74>)
 8000892:	2200      	movs	r2, #0
 8000894:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000896:	4b11      	ldr	r3, [pc, #68]	; (80008dc <MX_I2C1_Init+0x74>)
 8000898:	2200      	movs	r2, #0
 800089a:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800089c:	4b0f      	ldr	r3, [pc, #60]	; (80008dc <MX_I2C1_Init+0x74>)
 800089e:	2200      	movs	r2, #0
 80008a0:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80008a2:	480e      	ldr	r0, [pc, #56]	; (80008dc <MX_I2C1_Init+0x74>)
 80008a4:	f002 fb23 	bl	8002eee <HAL_I2C_Init>
 80008a8:	4603      	mov	r3, r0
 80008aa:	2b00      	cmp	r3, #0
 80008ac:	d001      	beq.n	80008b2 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80008ae:	f000 fba9 	bl	8001004 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80008b2:	2100      	movs	r1, #0
 80008b4:	4809      	ldr	r0, [pc, #36]	; (80008dc <MX_I2C1_Init+0x74>)
 80008b6:	f002 fbb5 	bl	8003024 <HAL_I2CEx_ConfigAnalogFilter>
 80008ba:	4603      	mov	r3, r0
 80008bc:	2b00      	cmp	r3, #0
 80008be:	d001      	beq.n	80008c4 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80008c0:	f000 fba0 	bl	8001004 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80008c4:	2100      	movs	r1, #0
 80008c6:	4805      	ldr	r0, [pc, #20]	; (80008dc <MX_I2C1_Init+0x74>)
 80008c8:	f002 fbf7 	bl	80030ba <HAL_I2CEx_ConfigDigitalFilter>
 80008cc:	4603      	mov	r3, r0
 80008ce:	2b00      	cmp	r3, #0
 80008d0:	d001      	beq.n	80008d6 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80008d2:	f000 fb97 	bl	8001004 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80008d6:	bf00      	nop
 80008d8:	bd80      	pop	{r7, pc}
 80008da:	bf00      	nop
 80008dc:	200000c8 	.word	0x200000c8
 80008e0:	40005400 	.word	0x40005400
 80008e4:	307075b1 	.word	0x307075b1

080008e8 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 80008e8:	b580      	push	{r7, lr}
 80008ea:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80008ec:	4b1b      	ldr	r3, [pc, #108]	; (800095c <MX_I2C2_Init+0x74>)
 80008ee:	4a1c      	ldr	r2, [pc, #112]	; (8000960 <MX_I2C2_Init+0x78>)
 80008f0:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x307075B1;
 80008f2:	4b1a      	ldr	r3, [pc, #104]	; (800095c <MX_I2C2_Init+0x74>)
 80008f4:	4a1b      	ldr	r2, [pc, #108]	; (8000964 <MX_I2C2_Init+0x7c>)
 80008f6:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 80008f8:	4b18      	ldr	r3, [pc, #96]	; (800095c <MX_I2C2_Init+0x74>)
 80008fa:	2200      	movs	r2, #0
 80008fc:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80008fe:	4b17      	ldr	r3, [pc, #92]	; (800095c <MX_I2C2_Init+0x74>)
 8000900:	2201      	movs	r2, #1
 8000902:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000904:	4b15      	ldr	r3, [pc, #84]	; (800095c <MX_I2C2_Init+0x74>)
 8000906:	2200      	movs	r2, #0
 8000908:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 800090a:	4b14      	ldr	r3, [pc, #80]	; (800095c <MX_I2C2_Init+0x74>)
 800090c:	2200      	movs	r2, #0
 800090e:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000910:	4b12      	ldr	r3, [pc, #72]	; (800095c <MX_I2C2_Init+0x74>)
 8000912:	2200      	movs	r2, #0
 8000914:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000916:	4b11      	ldr	r3, [pc, #68]	; (800095c <MX_I2C2_Init+0x74>)
 8000918:	2200      	movs	r2, #0
 800091a:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800091c:	4b0f      	ldr	r3, [pc, #60]	; (800095c <MX_I2C2_Init+0x74>)
 800091e:	2200      	movs	r2, #0
 8000920:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8000922:	480e      	ldr	r0, [pc, #56]	; (800095c <MX_I2C2_Init+0x74>)
 8000924:	f002 fae3 	bl	8002eee <HAL_I2C_Init>
 8000928:	4603      	mov	r3, r0
 800092a:	2b00      	cmp	r3, #0
 800092c:	d001      	beq.n	8000932 <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 800092e:	f000 fb69 	bl	8001004 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000932:	2100      	movs	r1, #0
 8000934:	4809      	ldr	r0, [pc, #36]	; (800095c <MX_I2C2_Init+0x74>)
 8000936:	f002 fb75 	bl	8003024 <HAL_I2CEx_ConfigAnalogFilter>
 800093a:	4603      	mov	r3, r0
 800093c:	2b00      	cmp	r3, #0
 800093e:	d001      	beq.n	8000944 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8000940:	f000 fb60 	bl	8001004 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8000944:	2100      	movs	r1, #0
 8000946:	4805      	ldr	r0, [pc, #20]	; (800095c <MX_I2C2_Init+0x74>)
 8000948:	f002 fbb7 	bl	80030ba <HAL_I2CEx_ConfigDigitalFilter>
 800094c:	4603      	mov	r3, r0
 800094e:	2b00      	cmp	r3, #0
 8000950:	d001      	beq.n	8000956 <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 8000952:	f000 fb57 	bl	8001004 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8000956:	bf00      	nop
 8000958:	bd80      	pop	{r7, pc}
 800095a:	bf00      	nop
 800095c:	2000011c 	.word	0x2000011c
 8000960:	40005800 	.word	0x40005800
 8000964:	307075b1 	.word	0x307075b1

08000968 <MX_OCTOSPI1_Init>:
  * @brief OCTOSPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_OCTOSPI1_Init(void)
{
 8000968:	b580      	push	{r7, lr}
 800096a:	b086      	sub	sp, #24
 800096c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN OCTOSPI1_Init 0 */

  /* USER CODE END OCTOSPI1_Init 0 */

  OSPIM_CfgTypeDef OSPIM_Cfg_Struct = {0};
 800096e:	1d3b      	adds	r3, r7, #4
 8000970:	2200      	movs	r2, #0
 8000972:	601a      	str	r2, [r3, #0]
 8000974:	605a      	str	r2, [r3, #4]
 8000976:	609a      	str	r2, [r3, #8]
 8000978:	60da      	str	r2, [r3, #12]
 800097a:	611a      	str	r2, [r3, #16]

  /* USER CODE BEGIN OCTOSPI1_Init 1 */

  /* USER CODE END OCTOSPI1_Init 1 */
  /* OCTOSPI1 parameter configuration*/
  hospi1.Instance = OCTOSPI1;
 800097c:	4b23      	ldr	r3, [pc, #140]	; (8000a0c <MX_OCTOSPI1_Init+0xa4>)
 800097e:	4a24      	ldr	r2, [pc, #144]	; (8000a10 <MX_OCTOSPI1_Init+0xa8>)
 8000980:	601a      	str	r2, [r3, #0]
  hospi1.Init.FifoThreshold = 1;
 8000982:	4b22      	ldr	r3, [pc, #136]	; (8000a0c <MX_OCTOSPI1_Init+0xa4>)
 8000984:	2201      	movs	r2, #1
 8000986:	605a      	str	r2, [r3, #4]
  hospi1.Init.DualQuad = HAL_OSPI_DUALQUAD_DISABLE;
 8000988:	4b20      	ldr	r3, [pc, #128]	; (8000a0c <MX_OCTOSPI1_Init+0xa4>)
 800098a:	2200      	movs	r2, #0
 800098c:	609a      	str	r2, [r3, #8]
  hospi1.Init.MemoryType = HAL_OSPI_MEMTYPE_MACRONIX;
 800098e:	4b1f      	ldr	r3, [pc, #124]	; (8000a0c <MX_OCTOSPI1_Init+0xa4>)
 8000990:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8000994:	60da      	str	r2, [r3, #12]
  hospi1.Init.DeviceSize = 32;
 8000996:	4b1d      	ldr	r3, [pc, #116]	; (8000a0c <MX_OCTOSPI1_Init+0xa4>)
 8000998:	2220      	movs	r2, #32
 800099a:	611a      	str	r2, [r3, #16]
  hospi1.Init.ChipSelectHighTime = 1;
 800099c:	4b1b      	ldr	r3, [pc, #108]	; (8000a0c <MX_OCTOSPI1_Init+0xa4>)
 800099e:	2201      	movs	r2, #1
 80009a0:	615a      	str	r2, [r3, #20]
  hospi1.Init.FreeRunningClock = HAL_OSPI_FREERUNCLK_DISABLE;
 80009a2:	4b1a      	ldr	r3, [pc, #104]	; (8000a0c <MX_OCTOSPI1_Init+0xa4>)
 80009a4:	2200      	movs	r2, #0
 80009a6:	619a      	str	r2, [r3, #24]
  hospi1.Init.ClockMode = HAL_OSPI_CLOCK_MODE_0;
 80009a8:	4b18      	ldr	r3, [pc, #96]	; (8000a0c <MX_OCTOSPI1_Init+0xa4>)
 80009aa:	2200      	movs	r2, #0
 80009ac:	61da      	str	r2, [r3, #28]
  hospi1.Init.ClockPrescaler = 1;
 80009ae:	4b17      	ldr	r3, [pc, #92]	; (8000a0c <MX_OCTOSPI1_Init+0xa4>)
 80009b0:	2201      	movs	r2, #1
 80009b2:	621a      	str	r2, [r3, #32]
  hospi1.Init.SampleShifting = HAL_OSPI_SAMPLE_SHIFTING_NONE;
 80009b4:	4b15      	ldr	r3, [pc, #84]	; (8000a0c <MX_OCTOSPI1_Init+0xa4>)
 80009b6:	2200      	movs	r2, #0
 80009b8:	625a      	str	r2, [r3, #36]	; 0x24
  hospi1.Init.DelayHoldQuarterCycle = HAL_OSPI_DHQC_DISABLE;
 80009ba:	4b14      	ldr	r3, [pc, #80]	; (8000a0c <MX_OCTOSPI1_Init+0xa4>)
 80009bc:	2200      	movs	r2, #0
 80009be:	629a      	str	r2, [r3, #40]	; 0x28
  hospi1.Init.ChipSelectBoundary = 0;
 80009c0:	4b12      	ldr	r3, [pc, #72]	; (8000a0c <MX_OCTOSPI1_Init+0xa4>)
 80009c2:	2200      	movs	r2, #0
 80009c4:	62da      	str	r2, [r3, #44]	; 0x2c
  hospi1.Init.DelayBlockBypass = HAL_OSPI_DELAY_BLOCK_BYPASSED;
 80009c6:	4b11      	ldr	r3, [pc, #68]	; (8000a0c <MX_OCTOSPI1_Init+0xa4>)
 80009c8:	2208      	movs	r2, #8
 80009ca:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_OSPI_Init(&hospi1) != HAL_OK)
 80009cc:	480f      	ldr	r0, [pc, #60]	; (8000a0c <MX_OCTOSPI1_Init+0xa4>)
 80009ce:	f002 fbc1 	bl	8003154 <HAL_OSPI_Init>
 80009d2:	4603      	mov	r3, r0
 80009d4:	2b00      	cmp	r3, #0
 80009d6:	d001      	beq.n	80009dc <MX_OCTOSPI1_Init+0x74>
  {
    Error_Handler();
 80009d8:	f000 fb14 	bl	8001004 <Error_Handler>
  }
  OSPIM_Cfg_Struct.ClkPort = 1;
 80009dc:	2301      	movs	r3, #1
 80009de:	607b      	str	r3, [r7, #4]
  OSPIM_Cfg_Struct.NCSPort = 1;
 80009e0:	2301      	movs	r3, #1
 80009e2:	60fb      	str	r3, [r7, #12]
  OSPIM_Cfg_Struct.IOLowPort = HAL_OSPIM_IOPORT_1_LOW;
 80009e4:	f04f 1301 	mov.w	r3, #65537	; 0x10001
 80009e8:	613b      	str	r3, [r7, #16]
  if (HAL_OSPIM_Config(&hospi1, &OSPIM_Cfg_Struct, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80009ea:	1d3b      	adds	r3, r7, #4
 80009ec:	f241 3288 	movw	r2, #5000	; 0x1388
 80009f0:	4619      	mov	r1, r3
 80009f2:	4806      	ldr	r0, [pc, #24]	; (8000a0c <MX_OCTOSPI1_Init+0xa4>)
 80009f4:	f002 fc68 	bl	80032c8 <HAL_OSPIM_Config>
 80009f8:	4603      	mov	r3, r0
 80009fa:	2b00      	cmp	r3, #0
 80009fc:	d001      	beq.n	8000a02 <MX_OCTOSPI1_Init+0x9a>
  {
    Error_Handler();
 80009fe:	f000 fb01 	bl	8001004 <Error_Handler>
  }
  /* USER CODE BEGIN OCTOSPI1_Init 2 */

  /* USER CODE END OCTOSPI1_Init 2 */

}
 8000a02:	bf00      	nop
 8000a04:	3718      	adds	r7, #24
 8000a06:	46bd      	mov	sp, r7
 8000a08:	bd80      	pop	{r7, pc}
 8000a0a:	bf00      	nop
 8000a0c:	20000170 	.word	0x20000170
 8000a10:	a0001000 	.word	0xa0001000

08000a14 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000a14:	b580      	push	{r7, lr}
 8000a16:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000a18:	4b1b      	ldr	r3, [pc, #108]	; (8000a88 <MX_SPI1_Init+0x74>)
 8000a1a:	4a1c      	ldr	r2, [pc, #112]	; (8000a8c <MX_SPI1_Init+0x78>)
 8000a1c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000a1e:	4b1a      	ldr	r3, [pc, #104]	; (8000a88 <MX_SPI1_Init+0x74>)
 8000a20:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000a24:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000a26:	4b18      	ldr	r3, [pc, #96]	; (8000a88 <MX_SPI1_Init+0x74>)
 8000a28:	2200      	movs	r2, #0
 8000a2a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 8000a2c:	4b16      	ldr	r3, [pc, #88]	; (8000a88 <MX_SPI1_Init+0x74>)
 8000a2e:	f44f 7240 	mov.w	r2, #768	; 0x300
 8000a32:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000a34:	4b14      	ldr	r3, [pc, #80]	; (8000a88 <MX_SPI1_Init+0x74>)
 8000a36:	2200      	movs	r2, #0
 8000a38:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000a3a:	4b13      	ldr	r3, [pc, #76]	; (8000a88 <MX_SPI1_Init+0x74>)
 8000a3c:	2200      	movs	r2, #0
 8000a3e:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000a40:	4b11      	ldr	r3, [pc, #68]	; (8000a88 <MX_SPI1_Init+0x74>)
 8000a42:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000a46:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8000a48:	4b0f      	ldr	r3, [pc, #60]	; (8000a88 <MX_SPI1_Init+0x74>)
 8000a4a:	2208      	movs	r2, #8
 8000a4c:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000a4e:	4b0e      	ldr	r3, [pc, #56]	; (8000a88 <MX_SPI1_Init+0x74>)
 8000a50:	2200      	movs	r2, #0
 8000a52:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000a54:	4b0c      	ldr	r3, [pc, #48]	; (8000a88 <MX_SPI1_Init+0x74>)
 8000a56:	2200      	movs	r2, #0
 8000a58:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000a5a:	4b0b      	ldr	r3, [pc, #44]	; (8000a88 <MX_SPI1_Init+0x74>)
 8000a5c:	2200      	movs	r2, #0
 8000a5e:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8000a60:	4b09      	ldr	r3, [pc, #36]	; (8000a88 <MX_SPI1_Init+0x74>)
 8000a62:	2207      	movs	r2, #7
 8000a64:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000a66:	4b08      	ldr	r3, [pc, #32]	; (8000a88 <MX_SPI1_Init+0x74>)
 8000a68:	2200      	movs	r2, #0
 8000a6a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000a6c:	4b06      	ldr	r3, [pc, #24]	; (8000a88 <MX_SPI1_Init+0x74>)
 8000a6e:	2208      	movs	r2, #8
 8000a70:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000a72:	4805      	ldr	r0, [pc, #20]	; (8000a88 <MX_SPI1_Init+0x74>)
 8000a74:	f004 fd18 	bl	80054a8 <HAL_SPI_Init>
 8000a78:	4603      	mov	r3, r0
 8000a7a:	2b00      	cmp	r3, #0
 8000a7c:	d001      	beq.n	8000a82 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8000a7e:	f000 fac1 	bl	8001004 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000a82:	bf00      	nop
 8000a84:	bd80      	pop	{r7, pc}
 8000a86:	bf00      	nop
 8000a88:	200001c0 	.word	0x200001c0
 8000a8c:	40013000 	.word	0x40013000

08000a90 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8000a90:	b580      	push	{r7, lr}
 8000a92:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8000a94:	4b1b      	ldr	r3, [pc, #108]	; (8000b04 <MX_SPI3_Init+0x74>)
 8000a96:	4a1c      	ldr	r2, [pc, #112]	; (8000b08 <MX_SPI3_Init+0x78>)
 8000a98:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8000a9a:	4b1a      	ldr	r3, [pc, #104]	; (8000b04 <MX_SPI3_Init+0x74>)
 8000a9c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000aa0:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8000aa2:	4b18      	ldr	r3, [pc, #96]	; (8000b04 <MX_SPI3_Init+0x74>)
 8000aa4:	2200      	movs	r2, #0
 8000aa6:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_4BIT;
 8000aa8:	4b16      	ldr	r3, [pc, #88]	; (8000b04 <MX_SPI3_Init+0x74>)
 8000aaa:	f44f 7240 	mov.w	r2, #768	; 0x300
 8000aae:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000ab0:	4b14      	ldr	r3, [pc, #80]	; (8000b04 <MX_SPI3_Init+0x74>)
 8000ab2:	2200      	movs	r2, #0
 8000ab4:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000ab6:	4b13      	ldr	r3, [pc, #76]	; (8000b04 <MX_SPI3_Init+0x74>)
 8000ab8:	2200      	movs	r2, #0
 8000aba:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8000abc:	4b11      	ldr	r3, [pc, #68]	; (8000b04 <MX_SPI3_Init+0x74>)
 8000abe:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000ac2:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8000ac4:	4b0f      	ldr	r3, [pc, #60]	; (8000b04 <MX_SPI3_Init+0x74>)
 8000ac6:	2208      	movs	r2, #8
 8000ac8:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000aca:	4b0e      	ldr	r3, [pc, #56]	; (8000b04 <MX_SPI3_Init+0x74>)
 8000acc:	2200      	movs	r2, #0
 8000ace:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8000ad0:	4b0c      	ldr	r3, [pc, #48]	; (8000b04 <MX_SPI3_Init+0x74>)
 8000ad2:	2200      	movs	r2, #0
 8000ad4:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000ad6:	4b0b      	ldr	r3, [pc, #44]	; (8000b04 <MX_SPI3_Init+0x74>)
 8000ad8:	2200      	movs	r2, #0
 8000ada:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 7;
 8000adc:	4b09      	ldr	r3, [pc, #36]	; (8000b04 <MX_SPI3_Init+0x74>)
 8000ade:	2207      	movs	r2, #7
 8000ae0:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000ae2:	4b08      	ldr	r3, [pc, #32]	; (8000b04 <MX_SPI3_Init+0x74>)
 8000ae4:	2200      	movs	r2, #0
 8000ae6:	631a      	str	r2, [r3, #48]	; 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000ae8:	4b06      	ldr	r3, [pc, #24]	; (8000b04 <MX_SPI3_Init+0x74>)
 8000aea:	2208      	movs	r2, #8
 8000aec:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8000aee:	4805      	ldr	r0, [pc, #20]	; (8000b04 <MX_SPI3_Init+0x74>)
 8000af0:	f004 fcda 	bl	80054a8 <HAL_SPI_Init>
 8000af4:	4603      	mov	r3, r0
 8000af6:	2b00      	cmp	r3, #0
 8000af8:	d001      	beq.n	8000afe <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 8000afa:	f000 fa83 	bl	8001004 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8000afe:	bf00      	nop
 8000b00:	bd80      	pop	{r7, pc}
 8000b02:	bf00      	nop
 8000b04:	20000224 	.word	0x20000224
 8000b08:	40003c00 	.word	0x40003c00

08000b0c <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 8000b0c:	b580      	push	{r7, lr}
 8000b0e:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8000b10:	4b22      	ldr	r3, [pc, #136]	; (8000b9c <MX_UART4_Init+0x90>)
 8000b12:	4a23      	ldr	r2, [pc, #140]	; (8000ba0 <MX_UART4_Init+0x94>)
 8000b14:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 8000b16:	4b21      	ldr	r3, [pc, #132]	; (8000b9c <MX_UART4_Init+0x90>)
 8000b18:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000b1c:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8000b1e:	4b1f      	ldr	r3, [pc, #124]	; (8000b9c <MX_UART4_Init+0x90>)
 8000b20:	2200      	movs	r2, #0
 8000b22:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8000b24:	4b1d      	ldr	r3, [pc, #116]	; (8000b9c <MX_UART4_Init+0x90>)
 8000b26:	2200      	movs	r2, #0
 8000b28:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8000b2a:	4b1c      	ldr	r3, [pc, #112]	; (8000b9c <MX_UART4_Init+0x90>)
 8000b2c:	2200      	movs	r2, #0
 8000b2e:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8000b30:	4b1a      	ldr	r3, [pc, #104]	; (8000b9c <MX_UART4_Init+0x90>)
 8000b32:	220c      	movs	r2, #12
 8000b34:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000b36:	4b19      	ldr	r3, [pc, #100]	; (8000b9c <MX_UART4_Init+0x90>)
 8000b38:	2200      	movs	r2, #0
 8000b3a:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8000b3c:	4b17      	ldr	r3, [pc, #92]	; (8000b9c <MX_UART4_Init+0x90>)
 8000b3e:	2200      	movs	r2, #0
 8000b40:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000b42:	4b16      	ldr	r3, [pc, #88]	; (8000b9c <MX_UART4_Init+0x90>)
 8000b44:	2200      	movs	r2, #0
 8000b46:	621a      	str	r2, [r3, #32]
  huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000b48:	4b14      	ldr	r3, [pc, #80]	; (8000b9c <MX_UART4_Init+0x90>)
 8000b4a:	2200      	movs	r2, #0
 8000b4c:	625a      	str	r2, [r3, #36]	; 0x24
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000b4e:	4b13      	ldr	r3, [pc, #76]	; (8000b9c <MX_UART4_Init+0x90>)
 8000b50:	2200      	movs	r2, #0
 8000b52:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8000b54:	4811      	ldr	r0, [pc, #68]	; (8000b9c <MX_UART4_Init+0x90>)
 8000b56:	f004 fd4a 	bl	80055ee <HAL_UART_Init>
 8000b5a:	4603      	mov	r3, r0
 8000b5c:	2b00      	cmp	r3, #0
 8000b5e:	d001      	beq.n	8000b64 <MX_UART4_Init+0x58>
  {
    Error_Handler();
 8000b60:	f000 fa50 	bl	8001004 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart4, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000b64:	2100      	movs	r1, #0
 8000b66:	480d      	ldr	r0, [pc, #52]	; (8000b9c <MX_UART4_Init+0x90>)
 8000b68:	f005 fae0 	bl	800612c <HAL_UARTEx_SetTxFifoThreshold>
 8000b6c:	4603      	mov	r3, r0
 8000b6e:	2b00      	cmp	r3, #0
 8000b70:	d001      	beq.n	8000b76 <MX_UART4_Init+0x6a>
  {
    Error_Handler();
 8000b72:	f000 fa47 	bl	8001004 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart4, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000b76:	2100      	movs	r1, #0
 8000b78:	4808      	ldr	r0, [pc, #32]	; (8000b9c <MX_UART4_Init+0x90>)
 8000b7a:	f005 fb15 	bl	80061a8 <HAL_UARTEx_SetRxFifoThreshold>
 8000b7e:	4603      	mov	r3, r0
 8000b80:	2b00      	cmp	r3, #0
 8000b82:	d001      	beq.n	8000b88 <MX_UART4_Init+0x7c>
  {
    Error_Handler();
 8000b84:	f000 fa3e 	bl	8001004 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart4) != HAL_OK)
 8000b88:	4804      	ldr	r0, [pc, #16]	; (8000b9c <MX_UART4_Init+0x90>)
 8000b8a:	f005 fa96 	bl	80060ba <HAL_UARTEx_DisableFifoMode>
 8000b8e:	4603      	mov	r3, r0
 8000b90:	2b00      	cmp	r3, #0
 8000b92:	d001      	beq.n	8000b98 <MX_UART4_Init+0x8c>
  {
    Error_Handler();
 8000b94:	f000 fa36 	bl	8001004 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8000b98:	bf00      	nop
 8000b9a:	bd80      	pop	{r7, pc}
 8000b9c:	20000288 	.word	0x20000288
 8000ba0:	40004c00 	.word	0x40004c00

08000ba4 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000ba4:	b580      	push	{r7, lr}
 8000ba6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000ba8:	4b22      	ldr	r3, [pc, #136]	; (8000c34 <MX_USART1_UART_Init+0x90>)
 8000baa:	4a23      	ldr	r2, [pc, #140]	; (8000c38 <MX_USART1_UART_Init+0x94>)
 8000bac:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000bae:	4b21      	ldr	r3, [pc, #132]	; (8000c34 <MX_USART1_UART_Init+0x90>)
 8000bb0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000bb4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000bb6:	4b1f      	ldr	r3, [pc, #124]	; (8000c34 <MX_USART1_UART_Init+0x90>)
 8000bb8:	2200      	movs	r2, #0
 8000bba:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000bbc:	4b1d      	ldr	r3, [pc, #116]	; (8000c34 <MX_USART1_UART_Init+0x90>)
 8000bbe:	2200      	movs	r2, #0
 8000bc0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000bc2:	4b1c      	ldr	r3, [pc, #112]	; (8000c34 <MX_USART1_UART_Init+0x90>)
 8000bc4:	2200      	movs	r2, #0
 8000bc6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000bc8:	4b1a      	ldr	r3, [pc, #104]	; (8000c34 <MX_USART1_UART_Init+0x90>)
 8000bca:	220c      	movs	r2, #12
 8000bcc:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000bce:	4b19      	ldr	r3, [pc, #100]	; (8000c34 <MX_USART1_UART_Init+0x90>)
 8000bd0:	2200      	movs	r2, #0
 8000bd2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000bd4:	4b17      	ldr	r3, [pc, #92]	; (8000c34 <MX_USART1_UART_Init+0x90>)
 8000bd6:	2200      	movs	r2, #0
 8000bd8:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000bda:	4b16      	ldr	r3, [pc, #88]	; (8000c34 <MX_USART1_UART_Init+0x90>)
 8000bdc:	2200      	movs	r2, #0
 8000bde:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000be0:	4b14      	ldr	r3, [pc, #80]	; (8000c34 <MX_USART1_UART_Init+0x90>)
 8000be2:	2200      	movs	r2, #0
 8000be4:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000be6:	4b13      	ldr	r3, [pc, #76]	; (8000c34 <MX_USART1_UART_Init+0x90>)
 8000be8:	2200      	movs	r2, #0
 8000bea:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000bec:	4811      	ldr	r0, [pc, #68]	; (8000c34 <MX_USART1_UART_Init+0x90>)
 8000bee:	f004 fcfe 	bl	80055ee <HAL_UART_Init>
 8000bf2:	4603      	mov	r3, r0
 8000bf4:	2b00      	cmp	r3, #0
 8000bf6:	d001      	beq.n	8000bfc <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8000bf8:	f000 fa04 	bl	8001004 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000bfc:	2100      	movs	r1, #0
 8000bfe:	480d      	ldr	r0, [pc, #52]	; (8000c34 <MX_USART1_UART_Init+0x90>)
 8000c00:	f005 fa94 	bl	800612c <HAL_UARTEx_SetTxFifoThreshold>
 8000c04:	4603      	mov	r3, r0
 8000c06:	2b00      	cmp	r3, #0
 8000c08:	d001      	beq.n	8000c0e <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8000c0a:	f000 f9fb 	bl	8001004 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000c0e:	2100      	movs	r1, #0
 8000c10:	4808      	ldr	r0, [pc, #32]	; (8000c34 <MX_USART1_UART_Init+0x90>)
 8000c12:	f005 fac9 	bl	80061a8 <HAL_UARTEx_SetRxFifoThreshold>
 8000c16:	4603      	mov	r3, r0
 8000c18:	2b00      	cmp	r3, #0
 8000c1a:	d001      	beq.n	8000c20 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8000c1c:	f000 f9f2 	bl	8001004 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8000c20:	4804      	ldr	r0, [pc, #16]	; (8000c34 <MX_USART1_UART_Init+0x90>)
 8000c22:	f005 fa4a 	bl	80060ba <HAL_UARTEx_DisableFifoMode>
 8000c26:	4603      	mov	r3, r0
 8000c28:	2b00      	cmp	r3, #0
 8000c2a:	d001      	beq.n	8000c30 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8000c2c:	f000 f9ea 	bl	8001004 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000c30:	bf00      	nop
 8000c32:	bd80      	pop	{r7, pc}
 8000c34:	2000031c 	.word	0x2000031c
 8000c38:	40013800 	.word	0x40013800

08000c3c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000c3c:	b580      	push	{r7, lr}
 8000c3e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000c40:	4b23      	ldr	r3, [pc, #140]	; (8000cd0 <MX_USART2_UART_Init+0x94>)
 8000c42:	4a24      	ldr	r2, [pc, #144]	; (8000cd4 <MX_USART2_UART_Init+0x98>)
 8000c44:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000c46:	4b22      	ldr	r3, [pc, #136]	; (8000cd0 <MX_USART2_UART_Init+0x94>)
 8000c48:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000c4c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000c4e:	4b20      	ldr	r3, [pc, #128]	; (8000cd0 <MX_USART2_UART_Init+0x94>)
 8000c50:	2200      	movs	r2, #0
 8000c52:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000c54:	4b1e      	ldr	r3, [pc, #120]	; (8000cd0 <MX_USART2_UART_Init+0x94>)
 8000c56:	2200      	movs	r2, #0
 8000c58:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000c5a:	4b1d      	ldr	r3, [pc, #116]	; (8000cd0 <MX_USART2_UART_Init+0x94>)
 8000c5c:	2200      	movs	r2, #0
 8000c5e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000c60:	4b1b      	ldr	r3, [pc, #108]	; (8000cd0 <MX_USART2_UART_Init+0x94>)
 8000c62:	220c      	movs	r2, #12
 8000c64:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_RTS_CTS;
 8000c66:	4b1a      	ldr	r3, [pc, #104]	; (8000cd0 <MX_USART2_UART_Init+0x94>)
 8000c68:	f44f 7240 	mov.w	r2, #768	; 0x300
 8000c6c:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000c6e:	4b18      	ldr	r3, [pc, #96]	; (8000cd0 <MX_USART2_UART_Init+0x94>)
 8000c70:	2200      	movs	r2, #0
 8000c72:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000c74:	4b16      	ldr	r3, [pc, #88]	; (8000cd0 <MX_USART2_UART_Init+0x94>)
 8000c76:	2200      	movs	r2, #0
 8000c78:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000c7a:	4b15      	ldr	r3, [pc, #84]	; (8000cd0 <MX_USART2_UART_Init+0x94>)
 8000c7c:	2200      	movs	r2, #0
 8000c7e:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000c80:	4b13      	ldr	r3, [pc, #76]	; (8000cd0 <MX_USART2_UART_Init+0x94>)
 8000c82:	2200      	movs	r2, #0
 8000c84:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000c86:	4812      	ldr	r0, [pc, #72]	; (8000cd0 <MX_USART2_UART_Init+0x94>)
 8000c88:	f004 fcb1 	bl	80055ee <HAL_UART_Init>
 8000c8c:	4603      	mov	r3, r0
 8000c8e:	2b00      	cmp	r3, #0
 8000c90:	d001      	beq.n	8000c96 <MX_USART2_UART_Init+0x5a>
  {
    Error_Handler();
 8000c92:	f000 f9b7 	bl	8001004 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000c96:	2100      	movs	r1, #0
 8000c98:	480d      	ldr	r0, [pc, #52]	; (8000cd0 <MX_USART2_UART_Init+0x94>)
 8000c9a:	f005 fa47 	bl	800612c <HAL_UARTEx_SetTxFifoThreshold>
 8000c9e:	4603      	mov	r3, r0
 8000ca0:	2b00      	cmp	r3, #0
 8000ca2:	d001      	beq.n	8000ca8 <MX_USART2_UART_Init+0x6c>
  {
    Error_Handler();
 8000ca4:	f000 f9ae 	bl	8001004 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000ca8:	2100      	movs	r1, #0
 8000caa:	4809      	ldr	r0, [pc, #36]	; (8000cd0 <MX_USART2_UART_Init+0x94>)
 8000cac:	f005 fa7c 	bl	80061a8 <HAL_UARTEx_SetRxFifoThreshold>
 8000cb0:	4603      	mov	r3, r0
 8000cb2:	2b00      	cmp	r3, #0
 8000cb4:	d001      	beq.n	8000cba <MX_USART2_UART_Init+0x7e>
  {
    Error_Handler();
 8000cb6:	f000 f9a5 	bl	8001004 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8000cba:	4805      	ldr	r0, [pc, #20]	; (8000cd0 <MX_USART2_UART_Init+0x94>)
 8000cbc:	f005 f9fd 	bl	80060ba <HAL_UARTEx_DisableFifoMode>
 8000cc0:	4603      	mov	r3, r0
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	d001      	beq.n	8000cca <MX_USART2_UART_Init+0x8e>
  {
    Error_Handler();
 8000cc6:	f000 f99d 	bl	8001004 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000cca:	bf00      	nop
 8000ccc:	bd80      	pop	{r7, pc}
 8000cce:	bf00      	nop
 8000cd0:	200003b0 	.word	0x200003b0
 8000cd4:	40004400 	.word	0x40004400

08000cd8 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000cd8:	b580      	push	{r7, lr}
 8000cda:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000cdc:	4b22      	ldr	r3, [pc, #136]	; (8000d68 <MX_USART3_UART_Init+0x90>)
 8000cde:	4a23      	ldr	r2, [pc, #140]	; (8000d6c <MX_USART3_UART_Init+0x94>)
 8000ce0:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000ce2:	4b21      	ldr	r3, [pc, #132]	; (8000d68 <MX_USART3_UART_Init+0x90>)
 8000ce4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000ce8:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000cea:	4b1f      	ldr	r3, [pc, #124]	; (8000d68 <MX_USART3_UART_Init+0x90>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000cf0:	4b1d      	ldr	r3, [pc, #116]	; (8000d68 <MX_USART3_UART_Init+0x90>)
 8000cf2:	2200      	movs	r2, #0
 8000cf4:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000cf6:	4b1c      	ldr	r3, [pc, #112]	; (8000d68 <MX_USART3_UART_Init+0x90>)
 8000cf8:	2200      	movs	r2, #0
 8000cfa:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000cfc:	4b1a      	ldr	r3, [pc, #104]	; (8000d68 <MX_USART3_UART_Init+0x90>)
 8000cfe:	220c      	movs	r2, #12
 8000d00:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000d02:	4b19      	ldr	r3, [pc, #100]	; (8000d68 <MX_USART3_UART_Init+0x90>)
 8000d04:	2200      	movs	r2, #0
 8000d06:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000d08:	4b17      	ldr	r3, [pc, #92]	; (8000d68 <MX_USART3_UART_Init+0x90>)
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000d0e:	4b16      	ldr	r3, [pc, #88]	; (8000d68 <MX_USART3_UART_Init+0x90>)
 8000d10:	2200      	movs	r2, #0
 8000d12:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000d14:	4b14      	ldr	r3, [pc, #80]	; (8000d68 <MX_USART3_UART_Init+0x90>)
 8000d16:	2200      	movs	r2, #0
 8000d18:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000d1a:	4b13      	ldr	r3, [pc, #76]	; (8000d68 <MX_USART3_UART_Init+0x90>)
 8000d1c:	2200      	movs	r2, #0
 8000d1e:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000d20:	4811      	ldr	r0, [pc, #68]	; (8000d68 <MX_USART3_UART_Init+0x90>)
 8000d22:	f004 fc64 	bl	80055ee <HAL_UART_Init>
 8000d26:	4603      	mov	r3, r0
 8000d28:	2b00      	cmp	r3, #0
 8000d2a:	d001      	beq.n	8000d30 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8000d2c:	f000 f96a 	bl	8001004 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000d30:	2100      	movs	r1, #0
 8000d32:	480d      	ldr	r0, [pc, #52]	; (8000d68 <MX_USART3_UART_Init+0x90>)
 8000d34:	f005 f9fa 	bl	800612c <HAL_UARTEx_SetTxFifoThreshold>
 8000d38:	4603      	mov	r3, r0
 8000d3a:	2b00      	cmp	r3, #0
 8000d3c:	d001      	beq.n	8000d42 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8000d3e:	f000 f961 	bl	8001004 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000d42:	2100      	movs	r1, #0
 8000d44:	4808      	ldr	r0, [pc, #32]	; (8000d68 <MX_USART3_UART_Init+0x90>)
 8000d46:	f005 fa2f 	bl	80061a8 <HAL_UARTEx_SetRxFifoThreshold>
 8000d4a:	4603      	mov	r3, r0
 8000d4c:	2b00      	cmp	r3, #0
 8000d4e:	d001      	beq.n	8000d54 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8000d50:	f000 f958 	bl	8001004 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8000d54:	4804      	ldr	r0, [pc, #16]	; (8000d68 <MX_USART3_UART_Init+0x90>)
 8000d56:	f005 f9b0 	bl	80060ba <HAL_UARTEx_DisableFifoMode>
 8000d5a:	4603      	mov	r3, r0
 8000d5c:	2b00      	cmp	r3, #0
 8000d5e:	d001      	beq.n	8000d64 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8000d60:	f000 f950 	bl	8001004 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000d64:	bf00      	nop
 8000d66:	bd80      	pop	{r7, pc}
 8000d68:	20000444 	.word	0x20000444
 8000d6c:	40004800 	.word	0x40004800

08000d70 <MX_USB_OTG_FS_USB_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_USB_Init(void)
{
 8000d70:	b480      	push	{r7}
 8000d72:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 1 */
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8000d74:	bf00      	nop
 8000d76:	46bd      	mov	sp, r7
 8000d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d7c:	4770      	bx	lr
	...

08000d80 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000d80:	b580      	push	{r7, lr}
 8000d82:	b08c      	sub	sp, #48	; 0x30
 8000d84:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d86:	f107 031c 	add.w	r3, r7, #28
 8000d8a:	2200      	movs	r2, #0
 8000d8c:	601a      	str	r2, [r3, #0]
 8000d8e:	605a      	str	r2, [r3, #4]
 8000d90:	609a      	str	r2, [r3, #8]
 8000d92:	60da      	str	r2, [r3, #12]
 8000d94:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000d96:	4b96      	ldr	r3, [pc, #600]	; (8000ff0 <MX_GPIO_Init+0x270>)
 8000d98:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000d9a:	4a95      	ldr	r2, [pc, #596]	; (8000ff0 <MX_GPIO_Init+0x270>)
 8000d9c:	f043 0310 	orr.w	r3, r3, #16
 8000da0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000da2:	4b93      	ldr	r3, [pc, #588]	; (8000ff0 <MX_GPIO_Init+0x270>)
 8000da4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000da6:	f003 0310 	and.w	r3, r3, #16
 8000daa:	61bb      	str	r3, [r7, #24]
 8000dac:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000dae:	4b90      	ldr	r3, [pc, #576]	; (8000ff0 <MX_GPIO_Init+0x270>)
 8000db0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000db2:	4a8f      	ldr	r2, [pc, #572]	; (8000ff0 <MX_GPIO_Init+0x270>)
 8000db4:	f043 0304 	orr.w	r3, r3, #4
 8000db8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000dba:	4b8d      	ldr	r3, [pc, #564]	; (8000ff0 <MX_GPIO_Init+0x270>)
 8000dbc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000dbe:	f003 0304 	and.w	r3, r3, #4
 8000dc2:	617b      	str	r3, [r7, #20]
 8000dc4:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000dc6:	4b8a      	ldr	r3, [pc, #552]	; (8000ff0 <MX_GPIO_Init+0x270>)
 8000dc8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000dca:	4a89      	ldr	r2, [pc, #548]	; (8000ff0 <MX_GPIO_Init+0x270>)
 8000dcc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000dd0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000dd2:	4b87      	ldr	r3, [pc, #540]	; (8000ff0 <MX_GPIO_Init+0x270>)
 8000dd4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000dd6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000dda:	613b      	str	r3, [r7, #16]
 8000ddc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000dde:	4b84      	ldr	r3, [pc, #528]	; (8000ff0 <MX_GPIO_Init+0x270>)
 8000de0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000de2:	4a83      	ldr	r2, [pc, #524]	; (8000ff0 <MX_GPIO_Init+0x270>)
 8000de4:	f043 0301 	orr.w	r3, r3, #1
 8000de8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000dea:	4b81      	ldr	r3, [pc, #516]	; (8000ff0 <MX_GPIO_Init+0x270>)
 8000dec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000dee:	f003 0301 	and.w	r3, r3, #1
 8000df2:	60fb      	str	r3, [r7, #12]
 8000df4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000df6:	4b7e      	ldr	r3, [pc, #504]	; (8000ff0 <MX_GPIO_Init+0x270>)
 8000df8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000dfa:	4a7d      	ldr	r2, [pc, #500]	; (8000ff0 <MX_GPIO_Init+0x270>)
 8000dfc:	f043 0302 	orr.w	r3, r3, #2
 8000e00:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000e02:	4b7b      	ldr	r3, [pc, #492]	; (8000ff0 <MX_GPIO_Init+0x270>)
 8000e04:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000e06:	f003 0302 	and.w	r3, r3, #2
 8000e0a:	60bb      	str	r3, [r7, #8]
 8000e0c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000e0e:	4b78      	ldr	r3, [pc, #480]	; (8000ff0 <MX_GPIO_Init+0x270>)
 8000e10:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000e12:	4a77      	ldr	r2, [pc, #476]	; (8000ff0 <MX_GPIO_Init+0x270>)
 8000e14:	f043 0308 	orr.w	r3, r3, #8
 8000e18:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000e1a:	4b75      	ldr	r3, [pc, #468]	; (8000ff0 <MX_GPIO_Init+0x270>)
 8000e1c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000e1e:	f003 0308 	and.w	r3, r3, #8
 8000e22:	607b      	str	r3, [r7, #4]
 8000e24:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, ST25DV04K_RF_DISABLE_Pin|ISM43362_RST_Pin|ISM43362_SPI3_CSN_Pin, GPIO_PIN_RESET);
 8000e26:	2200      	movs	r2, #0
 8000e28:	f240 1105 	movw	r1, #261	; 0x105
 8000e2c:	4871      	ldr	r0, [pc, #452]	; (8000ff4 <MX_GPIO_Init+0x274>)
 8000e2e:	f002 f823 	bl	8002e78 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, ARD_D10_Pin|ARD_D4_Pin|ARD_D7_Pin|SPBTLE_RF_RST_Pin
 8000e32:	2200      	movs	r2, #0
 8000e34:	f248 111c 	movw	r1, #33052	; 0x811c
 8000e38:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000e3c:	f002 f81c 	bl	8002e78 <HAL_GPIO_WritePin>
                          |ARD_D9_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, ARD_D8_Pin|ISM43362_BOOT0_Pin|ISM43362_WAKEUP_Pin|LED2_Pin
 8000e40:	2200      	movs	r2, #0
 8000e42:	f24f 0134 	movw	r1, #61492	; 0xf034
 8000e46:	486c      	ldr	r0, [pc, #432]	; (8000ff8 <MX_GPIO_Init+0x278>)
 8000e48:	f002 f816 	bl	8002e78 <HAL_GPIO_WritePin>
                          |SPSGRF_915_SDN_Pin|ARD_D5_Pin|SPSGRF_915_SPI3_CSN_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, SPBTLE_RF_SPI3_CSN_Pin|PMOD_RESET_Pin|PMOD_SPI2_SCK_Pin|STSAFE_A110_RESET_Pin, GPIO_PIN_RESET);
 8000e4c:	2200      	movs	r2, #0
 8000e4e:	f242 0183 	movw	r1, #8323	; 0x2083
 8000e52:	486a      	ldr	r0, [pc, #424]	; (8000ffc <MX_GPIO_Init+0x27c>)
 8000e54:	f002 f810 	bl	8002e78 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, VL53L0X_XSHUT_Pin|LED3_WIFI__LED4_BLE_Pin, GPIO_PIN_RESET);
 8000e58:	2200      	movs	r2, #0
 8000e5a:	f44f 7110 	mov.w	r1, #576	; 0x240
 8000e5e:	4868      	ldr	r0, [pc, #416]	; (8001000 <MX_GPIO_Init+0x280>)
 8000e60:	f002 f80a 	bl	8002e78 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : ST25DV04K_RF_DISABLE_Pin ISM43362_RST_Pin ISM43362_SPI3_CSN_Pin */
  GPIO_InitStruct.Pin = ST25DV04K_RF_DISABLE_Pin|ISM43362_RST_Pin|ISM43362_SPI3_CSN_Pin;
 8000e64:	f240 1305 	movw	r3, #261	; 0x105
 8000e68:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e6a:	2301      	movs	r3, #1
 8000e6c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e6e:	2300      	movs	r3, #0
 8000e70:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e72:	2300      	movs	r3, #0
 8000e74:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000e76:	f107 031c 	add.w	r3, r7, #28
 8000e7a:	4619      	mov	r1, r3
 8000e7c:	485d      	ldr	r0, [pc, #372]	; (8000ff4 <MX_GPIO_Init+0x274>)
 8000e7e:	f001 fe69 	bl	8002b54 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_OTG_FS_OVRCR_EXTI3_Pin ST25DV04K_GPO_Pin SPSGRF_915_GPIO3_EXTI5_Pin SPBTLE_RF_IRQ_EXTI6_Pin
                           ISM43362_DRDY_EXTI1_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_OVRCR_EXTI3_Pin|ST25DV04K_GPO_Pin|SPSGRF_915_GPIO3_EXTI5_Pin|SPBTLE_RF_IRQ_EXTI6_Pin
 8000e82:	237a      	movs	r3, #122	; 0x7a
 8000e84:	61fb      	str	r3, [r7, #28]
                          |ISM43362_DRDY_EXTI1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000e86:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8000e8a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e8c:	2300      	movs	r3, #0
 8000e8e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000e90:	f107 031c 	add.w	r3, r7, #28
 8000e94:	4619      	mov	r1, r3
 8000e96:	4857      	ldr	r0, [pc, #348]	; (8000ff4 <MX_GPIO_Init+0x274>)
 8000e98:	f001 fe5c 	bl	8002b54 <HAL_GPIO_Init>

  /*Configure GPIO pins : BUTTON_EXTI13_Pin VL53L0X_GPIO1_EXTI7_Pin LSM3MDL_DRDY_EXTI8_Pin */
  GPIO_InitStruct.Pin = BUTTON_EXTI13_Pin|VL53L0X_GPIO1_EXTI7_Pin|LSM3MDL_DRDY_EXTI8_Pin;
 8000e9c:	f44f 5306 	mov.w	r3, #8576	; 0x2180
 8000ea0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000ea2:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8000ea6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ea8:	2300      	movs	r3, #0
 8000eaa:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000eac:	f107 031c 	add.w	r3, r7, #28
 8000eb0:	4619      	mov	r1, r3
 8000eb2:	4853      	ldr	r0, [pc, #332]	; (8001000 <MX_GPIO_Init+0x280>)
 8000eb4:	f001 fe4e 	bl	8002b54 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D10_Pin ARD_D4_Pin ARD_D7_Pin SPBTLE_RF_RST_Pin
                           ARD_D9_Pin */
  GPIO_InitStruct.Pin = ARD_D10_Pin|ARD_D4_Pin|ARD_D7_Pin|SPBTLE_RF_RST_Pin
 8000eb8:	f248 131c 	movw	r3, #33052	; 0x811c
 8000ebc:	61fb      	str	r3, [r7, #28]
                          |ARD_D9_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ebe:	2301      	movs	r3, #1
 8000ec0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ec2:	2300      	movs	r3, #0
 8000ec4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ec6:	2300      	movs	r3, #0
 8000ec8:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000eca:	f107 031c 	add.w	r3, r7, #28
 8000ece:	4619      	mov	r1, r3
 8000ed0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000ed4:	f001 fe3e 	bl	8002b54 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D3_Pin */
  GPIO_InitStruct.Pin = ARD_D3_Pin;
 8000ed8:	2301      	movs	r3, #1
 8000eda:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000edc:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8000ee0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ee2:	2300      	movs	r3, #0
 8000ee4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(ARD_D3_GPIO_Port, &GPIO_InitStruct);
 8000ee6:	f107 031c 	add.w	r3, r7, #28
 8000eea:	4619      	mov	r1, r3
 8000eec:	4842      	ldr	r0, [pc, #264]	; (8000ff8 <MX_GPIO_Init+0x278>)
 8000eee:	f001 fe31 	bl	8002b54 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D6_Pin */
  GPIO_InitStruct.Pin = ARD_D6_Pin;
 8000ef2:	2302      	movs	r3, #2
 8000ef4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ef6:	2302      	movs	r3, #2
 8000ef8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000efa:	2300      	movs	r3, #0
 8000efc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000efe:	2300      	movs	r3, #0
 8000f00:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8000f02:	2302      	movs	r3, #2
 8000f04:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(ARD_D6_GPIO_Port, &GPIO_InitStruct);
 8000f06:	f107 031c 	add.w	r3, r7, #28
 8000f0a:	4619      	mov	r1, r3
 8000f0c:	483a      	ldr	r0, [pc, #232]	; (8000ff8 <MX_GPIO_Init+0x278>)
 8000f0e:	f001 fe21 	bl	8002b54 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D8_Pin ISM43362_BOOT0_Pin ISM43362_WAKEUP_Pin LED2_Pin
                           SPSGRF_915_SDN_Pin ARD_D5_Pin SPSGRF_915_SPI3_CSN_Pin */
  GPIO_InitStruct.Pin = ARD_D8_Pin|ISM43362_BOOT0_Pin|ISM43362_WAKEUP_Pin|LED2_Pin
 8000f12:	f24f 0334 	movw	r3, #61492	; 0xf034
 8000f16:	61fb      	str	r3, [r7, #28]
                          |SPSGRF_915_SDN_Pin|ARD_D5_Pin|SPSGRF_915_SPI3_CSN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f18:	2301      	movs	r3, #1
 8000f1a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f1c:	2300      	movs	r3, #0
 8000f1e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f20:	2300      	movs	r3, #0
 8000f22:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f24:	f107 031c 	add.w	r3, r7, #28
 8000f28:	4619      	mov	r1, r3
 8000f2a:	4833      	ldr	r0, [pc, #204]	; (8000ff8 <MX_GPIO_Init+0x278>)
 8000f2c:	f001 fe12 	bl	8002b54 <HAL_GPIO_Init>

  /*Configure GPIO pins : LPS22HB_INT_DRDY_EXTI10_Pin LSM6DSL_INT1_EXTI11_Pin USB_OTG_FS_PWR_EN_Pin ARD_D2_Pin
                           HTS221_DRDY_EXTI15_Pin PMOD_IRQ_EXTI2_Pin */
  GPIO_InitStruct.Pin = LPS22HB_INT_DRDY_EXTI10_Pin|LSM6DSL_INT1_EXTI11_Pin|USB_OTG_FS_PWR_EN_Pin|ARD_D2_Pin
 8000f30:	f64d 4304 	movw	r3, #56324	; 0xdc04
 8000f34:	61fb      	str	r3, [r7, #28]
                          |HTS221_DRDY_EXTI15_Pin|PMOD_IRQ_EXTI2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000f36:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8000f3a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f3c:	2300      	movs	r3, #0
 8000f3e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000f40:	f107 031c 	add.w	r3, r7, #28
 8000f44:	4619      	mov	r1, r3
 8000f46:	482d      	ldr	r0, [pc, #180]	; (8000ffc <MX_GPIO_Init+0x27c>)
 8000f48:	f001 fe04 	bl	8002b54 <HAL_GPIO_Init>

  /*Configure GPIO pins : SPBTLE_RF_SPI3_CSN_Pin PMOD_RESET_Pin PMOD_SPI2_SCK_Pin STSAFE_A110_RESET_Pin */
  GPIO_InitStruct.Pin = SPBTLE_RF_SPI3_CSN_Pin|PMOD_RESET_Pin|PMOD_SPI2_SCK_Pin|STSAFE_A110_RESET_Pin;
 8000f4c:	f242 0383 	movw	r3, #8323	; 0x2083
 8000f50:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f52:	2301      	movs	r3, #1
 8000f54:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f56:	2300      	movs	r3, #0
 8000f58:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f5a:	2300      	movs	r3, #0
 8000f5c:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000f5e:	f107 031c 	add.w	r3, r7, #28
 8000f62:	4619      	mov	r1, r3
 8000f64:	4825      	ldr	r0, [pc, #148]	; (8000ffc <MX_GPIO_Init+0x27c>)
 8000f66:	f001 fdf5 	bl	8002b54 <HAL_GPIO_Init>

  /*Configure GPIO pins : VL53L0X_XSHUT_Pin LED3_WIFI__LED4_BLE_Pin */
  GPIO_InitStruct.Pin = VL53L0X_XSHUT_Pin|LED3_WIFI__LED4_BLE_Pin;
 8000f6a:	f44f 7310 	mov.w	r3, #576	; 0x240
 8000f6e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f70:	2301      	movs	r3, #1
 8000f72:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f74:	2300      	movs	r3, #0
 8000f76:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f78:	2300      	movs	r3, #0
 8000f7a:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000f7c:	f107 031c 	add.w	r3, r7, #28
 8000f80:	4619      	mov	r1, r3
 8000f82:	481f      	ldr	r0, [pc, #124]	; (8001000 <MX_GPIO_Init+0x280>)
 8000f84:	f001 fde6 	bl	8002b54 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OTG_FS_VBUS_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_VBUS_Pin;
 8000f88:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000f8c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f8e:	2300      	movs	r3, #0
 8000f90:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f92:	2300      	movs	r3, #0
 8000f94:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USB_OTG_FS_VBUS_GPIO_Port, &GPIO_InitStruct);
 8000f96:	f107 031c 	add.w	r3, r7, #28
 8000f9a:	4619      	mov	r1, r3
 8000f9c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000fa0:	f001 fdd8 	bl	8002b54 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_OTG_FS_ID_Pin USB_OTG_FS_DM_Pin USB_OTG_FS_DP_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_ID_Pin|USB_OTG_FS_DM_Pin|USB_OTG_FS_DP_Pin;
 8000fa4:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8000fa8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000faa:	2302      	movs	r3, #2
 8000fac:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fae:	2300      	movs	r3, #0
 8000fb0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000fb2:	2303      	movs	r3, #3
 8000fb4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8000fb6:	230a      	movs	r3, #10
 8000fb8:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fba:	f107 031c 	add.w	r3, r7, #28
 8000fbe:	4619      	mov	r1, r3
 8000fc0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000fc4:	f001 fdc6 	bl	8002b54 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8000fc8:	2200      	movs	r2, #0
 8000fca:	2100      	movs	r1, #0
 8000fcc:	2017      	movs	r0, #23
 8000fce:	f001 fc7e 	bl	80028ce <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8000fd2:	2017      	movs	r0, #23
 8000fd4:	f001 fc97 	bl	8002906 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000fd8:	2200      	movs	r2, #0
 8000fda:	2100      	movs	r1, #0
 8000fdc:	2028      	movs	r0, #40	; 0x28
 8000fde:	f001 fc76 	bl	80028ce <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000fe2:	2028      	movs	r0, #40	; 0x28
 8000fe4:	f001 fc8f 	bl	8002906 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000fe8:	bf00      	nop
 8000fea:	3730      	adds	r7, #48	; 0x30
 8000fec:	46bd      	mov	sp, r7
 8000fee:	bd80      	pop	{r7, pc}
 8000ff0:	40021000 	.word	0x40021000
 8000ff4:	48001000 	.word	0x48001000
 8000ff8:	48000400 	.word	0x48000400
 8000ffc:	48000c00 	.word	0x48000c00
 8001000:	48000800 	.word	0x48000800

08001004 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001004:	b480      	push	{r7}
 8001006:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001008:	b672      	cpsid	i
}
 800100a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800100c:	e7fe      	b.n	800100c <Error_Handler+0x8>
	...

08001010 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001010:	b480      	push	{r7}
 8001012:	b083      	sub	sp, #12
 8001014:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001016:	4b0f      	ldr	r3, [pc, #60]	; (8001054 <HAL_MspInit+0x44>)
 8001018:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800101a:	4a0e      	ldr	r2, [pc, #56]	; (8001054 <HAL_MspInit+0x44>)
 800101c:	f043 0301 	orr.w	r3, r3, #1
 8001020:	6613      	str	r3, [r2, #96]	; 0x60
 8001022:	4b0c      	ldr	r3, [pc, #48]	; (8001054 <HAL_MspInit+0x44>)
 8001024:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001026:	f003 0301 	and.w	r3, r3, #1
 800102a:	607b      	str	r3, [r7, #4]
 800102c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800102e:	4b09      	ldr	r3, [pc, #36]	; (8001054 <HAL_MspInit+0x44>)
 8001030:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001032:	4a08      	ldr	r2, [pc, #32]	; (8001054 <HAL_MspInit+0x44>)
 8001034:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001038:	6593      	str	r3, [r2, #88]	; 0x58
 800103a:	4b06      	ldr	r3, [pc, #24]	; (8001054 <HAL_MspInit+0x44>)
 800103c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800103e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001042:	603b      	str	r3, [r7, #0]
 8001044:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001046:	bf00      	nop
 8001048:	370c      	adds	r7, #12
 800104a:	46bd      	mov	sp, r7
 800104c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001050:	4770      	bx	lr
 8001052:	bf00      	nop
 8001054:	40021000 	.word	0x40021000

08001058 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001058:	b580      	push	{r7, lr}
 800105a:	b08a      	sub	sp, #40	; 0x28
 800105c:	af00      	add	r7, sp, #0
 800105e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001060:	f107 0314 	add.w	r3, r7, #20
 8001064:	2200      	movs	r2, #0
 8001066:	601a      	str	r2, [r3, #0]
 8001068:	605a      	str	r2, [r3, #4]
 800106a:	609a      	str	r2, [r3, #8]
 800106c:	60da      	str	r2, [r3, #12]
 800106e:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	681b      	ldr	r3, [r3, #0]
 8001074:	4a15      	ldr	r2, [pc, #84]	; (80010cc <HAL_ADC_MspInit+0x74>)
 8001076:	4293      	cmp	r3, r2
 8001078:	d123      	bne.n	80010c2 <HAL_ADC_MspInit+0x6a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 800107a:	4b15      	ldr	r3, [pc, #84]	; (80010d0 <HAL_ADC_MspInit+0x78>)
 800107c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800107e:	4a14      	ldr	r2, [pc, #80]	; (80010d0 <HAL_ADC_MspInit+0x78>)
 8001080:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001084:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001086:	4b12      	ldr	r3, [pc, #72]	; (80010d0 <HAL_ADC_MspInit+0x78>)
 8001088:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800108a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800108e:	613b      	str	r3, [r7, #16]
 8001090:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001092:	4b0f      	ldr	r3, [pc, #60]	; (80010d0 <HAL_ADC_MspInit+0x78>)
 8001094:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001096:	4a0e      	ldr	r2, [pc, #56]	; (80010d0 <HAL_ADC_MspInit+0x78>)
 8001098:	f043 0304 	orr.w	r3, r3, #4
 800109c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800109e:	4b0c      	ldr	r3, [pc, #48]	; (80010d0 <HAL_ADC_MspInit+0x78>)
 80010a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80010a2:	f003 0304 	and.w	r3, r3, #4
 80010a6:	60fb      	str	r3, [r7, #12]
 80010a8:	68fb      	ldr	r3, [r7, #12]
    PC2     ------> ADC1_IN3
    PC3     ------> ADC1_IN4
    PC4     ------> ADC1_IN13
    PC5     ------> ADC1_IN14
    */
    GPIO_InitStruct.Pin = ARD_A5_Pin|ARD_A4_Pin|ARD_A3_Pin|ARD_A2_Pin
 80010aa:	233f      	movs	r3, #63	; 0x3f
 80010ac:	617b      	str	r3, [r7, #20]
                          |ARD_A1_Pin|ARD_A0_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 80010ae:	230b      	movs	r3, #11
 80010b0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010b2:	2300      	movs	r3, #0
 80010b4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80010b6:	f107 0314 	add.w	r3, r7, #20
 80010ba:	4619      	mov	r1, r3
 80010bc:	4805      	ldr	r0, [pc, #20]	; (80010d4 <HAL_ADC_MspInit+0x7c>)
 80010be:	f001 fd49 	bl	8002b54 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80010c2:	bf00      	nop
 80010c4:	3728      	adds	r7, #40	; 0x28
 80010c6:	46bd      	mov	sp, r7
 80010c8:	bd80      	pop	{r7, pc}
 80010ca:	bf00      	nop
 80010cc:	50040000 	.word	0x50040000
 80010d0:	40021000 	.word	0x40021000
 80010d4:	48000800 	.word	0x48000800

080010d8 <HAL_DFSDM_ChannelMspInit>:
* This function configures the hardware resources used in this example
* @param hdfsdm_channel: DFSDM_Channel handle pointer
* @retval None
*/
void HAL_DFSDM_ChannelMspInit(DFSDM_Channel_HandleTypeDef* hdfsdm_channel)
{
 80010d8:	b580      	push	{r7, lr}
 80010da:	b0ae      	sub	sp, #184	; 0xb8
 80010dc:	af00      	add	r7, sp, #0
 80010de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010e0:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80010e4:	2200      	movs	r2, #0
 80010e6:	601a      	str	r2, [r3, #0]
 80010e8:	605a      	str	r2, [r3, #4]
 80010ea:	609a      	str	r2, [r3, #8]
 80010ec:	60da      	str	r2, [r3, #12]
 80010ee:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80010f0:	f107 0310 	add.w	r3, r7, #16
 80010f4:	2294      	movs	r2, #148	; 0x94
 80010f6:	2100      	movs	r1, #0
 80010f8:	4618      	mov	r0, r3
 80010fa:	f005 f8e1 	bl	80062c0 <memset>
  if(DFSDM1_Init == 0)
 80010fe:	4b25      	ldr	r3, [pc, #148]	; (8001194 <HAL_DFSDM_ChannelMspInit+0xbc>)
 8001100:	681b      	ldr	r3, [r3, #0]
 8001102:	2b00      	cmp	r3, #0
 8001104:	d142      	bne.n	800118c <HAL_DFSDM_ChannelMspInit+0xb4>

  /* USER CODE END DFSDM1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_DFSDM1;
 8001106:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800110a:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Dfsdm1ClockSelection = RCC_DFSDM1CLKSOURCE_PCLK;
 800110c:	2300      	movs	r3, #0
 800110e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001112:	f107 0310 	add.w	r3, r7, #16
 8001116:	4618      	mov	r0, r3
 8001118:	f003 fc9e 	bl	8004a58 <HAL_RCCEx_PeriphCLKConfig>
 800111c:	4603      	mov	r3, r0
 800111e:	2b00      	cmp	r3, #0
 8001120:	d001      	beq.n	8001126 <HAL_DFSDM_ChannelMspInit+0x4e>
    {
      Error_Handler();
 8001122:	f7ff ff6f 	bl	8001004 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_DFSDM1_CLK_ENABLE();
 8001126:	4b1c      	ldr	r3, [pc, #112]	; (8001198 <HAL_DFSDM_ChannelMspInit+0xc0>)
 8001128:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800112a:	4a1b      	ldr	r2, [pc, #108]	; (8001198 <HAL_DFSDM_ChannelMspInit+0xc0>)
 800112c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001130:	6613      	str	r3, [r2, #96]	; 0x60
 8001132:	4b19      	ldr	r3, [pc, #100]	; (8001198 <HAL_DFSDM_ChannelMspInit+0xc0>)
 8001134:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001136:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800113a:	60fb      	str	r3, [r7, #12]
 800113c:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 800113e:	4b16      	ldr	r3, [pc, #88]	; (8001198 <HAL_DFSDM_ChannelMspInit+0xc0>)
 8001140:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001142:	4a15      	ldr	r2, [pc, #84]	; (8001198 <HAL_DFSDM_ChannelMspInit+0xc0>)
 8001144:	f043 0310 	orr.w	r3, r3, #16
 8001148:	64d3      	str	r3, [r2, #76]	; 0x4c
 800114a:	4b13      	ldr	r3, [pc, #76]	; (8001198 <HAL_DFSDM_ChannelMspInit+0xc0>)
 800114c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800114e:	f003 0310 	and.w	r3, r3, #16
 8001152:	60bb      	str	r3, [r7, #8]
 8001154:	68bb      	ldr	r3, [r7, #8]
    /**DFSDM1 GPIO Configuration
    PE7     ------> DFSDM1_DATIN2
    PE9     ------> DFSDM1_CKOUT
    */
    GPIO_InitStruct.Pin = DFSDM1_DATIN2_Pin|DFSDM1_CKOUT_Pin;
 8001156:	f44f 7320 	mov.w	r3, #640	; 0x280
 800115a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800115e:	2302      	movs	r3, #2
 8001160:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001164:	2300      	movs	r3, #0
 8001166:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800116a:	2300      	movs	r3, #0
 800116c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 8001170:	2306      	movs	r3, #6
 8001172:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001176:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 800117a:	4619      	mov	r1, r3
 800117c:	4807      	ldr	r0, [pc, #28]	; (800119c <HAL_DFSDM_ChannelMspInit+0xc4>)
 800117e:	f001 fce9 	bl	8002b54 <HAL_GPIO_Init>

  /* USER CODE BEGIN DFSDM1_MspInit 1 */

  /* USER CODE END DFSDM1_MspInit 1 */
  DFSDM1_Init++;
 8001182:	4b04      	ldr	r3, [pc, #16]	; (8001194 <HAL_DFSDM_ChannelMspInit+0xbc>)
 8001184:	681b      	ldr	r3, [r3, #0]
 8001186:	3301      	adds	r3, #1
 8001188:	4a02      	ldr	r2, [pc, #8]	; (8001194 <HAL_DFSDM_ChannelMspInit+0xbc>)
 800118a:	6013      	str	r3, [r2, #0]
  }

}
 800118c:	bf00      	nop
 800118e:	37b8      	adds	r7, #184	; 0xb8
 8001190:	46bd      	mov	sp, r7
 8001192:	bd80      	pop	{r7, pc}
 8001194:	200004d8 	.word	0x200004d8
 8001198:	40021000 	.word	0x40021000
 800119c:	48001000 	.word	0x48001000

080011a0 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80011a0:	b580      	push	{r7, lr}
 80011a2:	b0b0      	sub	sp, #192	; 0xc0
 80011a4:	af00      	add	r7, sp, #0
 80011a6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011a8:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 80011ac:	2200      	movs	r2, #0
 80011ae:	601a      	str	r2, [r3, #0]
 80011b0:	605a      	str	r2, [r3, #4]
 80011b2:	609a      	str	r2, [r3, #8]
 80011b4:	60da      	str	r2, [r3, #12]
 80011b6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80011b8:	f107 0318 	add.w	r3, r7, #24
 80011bc:	2294      	movs	r2, #148	; 0x94
 80011be:	2100      	movs	r1, #0
 80011c0:	4618      	mov	r0, r3
 80011c2:	f005 f87d 	bl	80062c0 <memset>
  if(hi2c->Instance==I2C1)
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	681b      	ldr	r3, [r3, #0]
 80011ca:	4a42      	ldr	r2, [pc, #264]	; (80012d4 <HAL_I2C_MspInit+0x134>)
 80011cc:	4293      	cmp	r3, r2
 80011ce:	d13c      	bne.n	800124a <HAL_I2C_MspInit+0xaa>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80011d0:	2340      	movs	r3, #64	; 0x40
 80011d2:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80011d4:	2300      	movs	r3, #0
 80011d6:	66fb      	str	r3, [r7, #108]	; 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80011d8:	f107 0318 	add.w	r3, r7, #24
 80011dc:	4618      	mov	r0, r3
 80011de:	f003 fc3b 	bl	8004a58 <HAL_RCCEx_PeriphCLKConfig>
 80011e2:	4603      	mov	r3, r0
 80011e4:	2b00      	cmp	r3, #0
 80011e6:	d001      	beq.n	80011ec <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 80011e8:	f7ff ff0c 	bl	8001004 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80011ec:	4b3a      	ldr	r3, [pc, #232]	; (80012d8 <HAL_I2C_MspInit+0x138>)
 80011ee:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011f0:	4a39      	ldr	r2, [pc, #228]	; (80012d8 <HAL_I2C_MspInit+0x138>)
 80011f2:	f043 0302 	orr.w	r3, r3, #2
 80011f6:	64d3      	str	r3, [r2, #76]	; 0x4c
 80011f8:	4b37      	ldr	r3, [pc, #220]	; (80012d8 <HAL_I2C_MspInit+0x138>)
 80011fa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011fc:	f003 0302 	and.w	r3, r3, #2
 8001200:	617b      	str	r3, [r7, #20]
 8001202:	697b      	ldr	r3, [r7, #20]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = ARD_D15_Pin|ARD_D14_Pin;
 8001204:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001208:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800120c:	2312      	movs	r3, #18
 800120e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001212:	2301      	movs	r3, #1
 8001214:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001218:	2303      	movs	r3, #3
 800121a:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800121e:	2304      	movs	r3, #4
 8001220:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001224:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8001228:	4619      	mov	r1, r3
 800122a:	482c      	ldr	r0, [pc, #176]	; (80012dc <HAL_I2C_MspInit+0x13c>)
 800122c:	f001 fc92 	bl	8002b54 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001230:	4b29      	ldr	r3, [pc, #164]	; (80012d8 <HAL_I2C_MspInit+0x138>)
 8001232:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001234:	4a28      	ldr	r2, [pc, #160]	; (80012d8 <HAL_I2C_MspInit+0x138>)
 8001236:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800123a:	6593      	str	r3, [r2, #88]	; 0x58
 800123c:	4b26      	ldr	r3, [pc, #152]	; (80012d8 <HAL_I2C_MspInit+0x138>)
 800123e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001240:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001244:	613b      	str	r3, [r7, #16]
 8001246:	693b      	ldr	r3, [r7, #16]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8001248:	e040      	b.n	80012cc <HAL_I2C_MspInit+0x12c>
  else if(hi2c->Instance==I2C2)
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	681b      	ldr	r3, [r3, #0]
 800124e:	4a24      	ldr	r2, [pc, #144]	; (80012e0 <HAL_I2C_MspInit+0x140>)
 8001250:	4293      	cmp	r3, r2
 8001252:	d13b      	bne.n	80012cc <HAL_I2C_MspInit+0x12c>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8001254:	2380      	movs	r3, #128	; 0x80
 8001256:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8001258:	2300      	movs	r3, #0
 800125a:	673b      	str	r3, [r7, #112]	; 0x70
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800125c:	f107 0318 	add.w	r3, r7, #24
 8001260:	4618      	mov	r0, r3
 8001262:	f003 fbf9 	bl	8004a58 <HAL_RCCEx_PeriphCLKConfig>
 8001266:	4603      	mov	r3, r0
 8001268:	2b00      	cmp	r3, #0
 800126a:	d001      	beq.n	8001270 <HAL_I2C_MspInit+0xd0>
      Error_Handler();
 800126c:	f7ff feca 	bl	8001004 <Error_Handler>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001270:	4b19      	ldr	r3, [pc, #100]	; (80012d8 <HAL_I2C_MspInit+0x138>)
 8001272:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001274:	4a18      	ldr	r2, [pc, #96]	; (80012d8 <HAL_I2C_MspInit+0x138>)
 8001276:	f043 0302 	orr.w	r3, r3, #2
 800127a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800127c:	4b16      	ldr	r3, [pc, #88]	; (80012d8 <HAL_I2C_MspInit+0x138>)
 800127e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001280:	f003 0302 	and.w	r3, r3, #2
 8001284:	60fb      	str	r3, [r7, #12]
 8001286:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = INTERNAL_I2C2_SCL_Pin|INTERNAL_I2C2_SDA_Pin;
 8001288:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800128c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001290:	2312      	movs	r3, #18
 8001292:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001296:	2301      	movs	r3, #1
 8001298:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800129c:	2303      	movs	r3, #3
 800129e:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80012a2:	2304      	movs	r3, #4
 80012a4:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80012a8:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 80012ac:	4619      	mov	r1, r3
 80012ae:	480b      	ldr	r0, [pc, #44]	; (80012dc <HAL_I2C_MspInit+0x13c>)
 80012b0:	f001 fc50 	bl	8002b54 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 80012b4:	4b08      	ldr	r3, [pc, #32]	; (80012d8 <HAL_I2C_MspInit+0x138>)
 80012b6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80012b8:	4a07      	ldr	r2, [pc, #28]	; (80012d8 <HAL_I2C_MspInit+0x138>)
 80012ba:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80012be:	6593      	str	r3, [r2, #88]	; 0x58
 80012c0:	4b05      	ldr	r3, [pc, #20]	; (80012d8 <HAL_I2C_MspInit+0x138>)
 80012c2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80012c4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80012c8:	60bb      	str	r3, [r7, #8]
 80012ca:	68bb      	ldr	r3, [r7, #8]
}
 80012cc:	bf00      	nop
 80012ce:	37c0      	adds	r7, #192	; 0xc0
 80012d0:	46bd      	mov	sp, r7
 80012d2:	bd80      	pop	{r7, pc}
 80012d4:	40005400 	.word	0x40005400
 80012d8:	40021000 	.word	0x40021000
 80012dc:	48000400 	.word	0x48000400
 80012e0:	40005800 	.word	0x40005800

080012e4 <HAL_OSPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hospi: OSPI handle pointer
* @retval None
*/
void HAL_OSPI_MspInit(OSPI_HandleTypeDef* hospi)
{
 80012e4:	b580      	push	{r7, lr}
 80012e6:	b0b0      	sub	sp, #192	; 0xc0
 80012e8:	af00      	add	r7, sp, #0
 80012ea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012ec:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 80012f0:	2200      	movs	r2, #0
 80012f2:	601a      	str	r2, [r3, #0]
 80012f4:	605a      	str	r2, [r3, #4]
 80012f6:	609a      	str	r2, [r3, #8]
 80012f8:	60da      	str	r2, [r3, #12]
 80012fa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80012fc:	f107 0318 	add.w	r3, r7, #24
 8001300:	2294      	movs	r2, #148	; 0x94
 8001302:	2100      	movs	r1, #0
 8001304:	4618      	mov	r0, r3
 8001306:	f004 ffdb 	bl	80062c0 <memset>
  if(hospi->Instance==OCTOSPI1)
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	681b      	ldr	r3, [r3, #0]
 800130e:	4a28      	ldr	r2, [pc, #160]	; (80013b0 <HAL_OSPI_MspInit+0xcc>)
 8001310:	4293      	cmp	r3, r2
 8001312:	d149      	bne.n	80013a8 <HAL_OSPI_MspInit+0xc4>

  /* USER CODE END OCTOSPI1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_OSPI;
 8001314:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001318:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.OspiClockSelection = RCC_OSPICLKSOURCE_SYSCLK;
 800131a:	2300      	movs	r3, #0
 800131c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001320:	f107 0318 	add.w	r3, r7, #24
 8001324:	4618      	mov	r0, r3
 8001326:	f003 fb97 	bl	8004a58 <HAL_RCCEx_PeriphCLKConfig>
 800132a:	4603      	mov	r3, r0
 800132c:	2b00      	cmp	r3, #0
 800132e:	d001      	beq.n	8001334 <HAL_OSPI_MspInit+0x50>
    {
      Error_Handler();
 8001330:	f7ff fe68 	bl	8001004 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_OSPIM_CLK_ENABLE();
 8001334:	4b1f      	ldr	r3, [pc, #124]	; (80013b4 <HAL_OSPI_MspInit+0xd0>)
 8001336:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001338:	4a1e      	ldr	r2, [pc, #120]	; (80013b4 <HAL_OSPI_MspInit+0xd0>)
 800133a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800133e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001340:	4b1c      	ldr	r3, [pc, #112]	; (80013b4 <HAL_OSPI_MspInit+0xd0>)
 8001342:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001344:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001348:	617b      	str	r3, [r7, #20]
 800134a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_OSPI1_CLK_ENABLE();
 800134c:	4b19      	ldr	r3, [pc, #100]	; (80013b4 <HAL_OSPI_MspInit+0xd0>)
 800134e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001350:	4a18      	ldr	r2, [pc, #96]	; (80013b4 <HAL_OSPI_MspInit+0xd0>)
 8001352:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001356:	6513      	str	r3, [r2, #80]	; 0x50
 8001358:	4b16      	ldr	r3, [pc, #88]	; (80013b4 <HAL_OSPI_MspInit+0xd0>)
 800135a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800135c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001360:	613b      	str	r3, [r7, #16]
 8001362:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001364:	4b13      	ldr	r3, [pc, #76]	; (80013b4 <HAL_OSPI_MspInit+0xd0>)
 8001366:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001368:	4a12      	ldr	r2, [pc, #72]	; (80013b4 <HAL_OSPI_MspInit+0xd0>)
 800136a:	f043 0310 	orr.w	r3, r3, #16
 800136e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001370:	4b10      	ldr	r3, [pc, #64]	; (80013b4 <HAL_OSPI_MspInit+0xd0>)
 8001372:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001374:	f003 0310 	and.w	r3, r3, #16
 8001378:	60fb      	str	r3, [r7, #12]
 800137a:	68fb      	ldr	r3, [r7, #12]
    PE12     ------> OCTOSPIM_P1_IO0
    PE13     ------> OCTOSPIM_P1_IO1
    PE14     ------> OCTOSPIM_P1_IO2
    PE15     ------> OCTOSPIM_P1_IO3
    */
    GPIO_InitStruct.Pin = QUADSPI_CLK_Pin|QUADSPI_NCS_Pin|OQUADSPI_BK1_IO0_Pin|QUADSPI_BK1_IO1_Pin
 800137c:	f44f 437c 	mov.w	r3, #64512	; 0xfc00
 8001380:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
                          |QUAD_SPI_BK1_IO2_Pin|QUAD_SPI_BK1_IO3_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001384:	2302      	movs	r3, #2
 8001386:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800138a:	2300      	movs	r3, #0
 800138c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001390:	2303      	movs	r3, #3
 8001392:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF10_OCTOSPIM_P1;
 8001396:	230a      	movs	r3, #10
 8001398:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800139c:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 80013a0:	4619      	mov	r1, r3
 80013a2:	4805      	ldr	r0, [pc, #20]	; (80013b8 <HAL_OSPI_MspInit+0xd4>)
 80013a4:	f001 fbd6 	bl	8002b54 <HAL_GPIO_Init>
  /* USER CODE BEGIN OCTOSPI1_MspInit 1 */

  /* USER CODE END OCTOSPI1_MspInit 1 */
  }

}
 80013a8:	bf00      	nop
 80013aa:	37c0      	adds	r7, #192	; 0xc0
 80013ac:	46bd      	mov	sp, r7
 80013ae:	bd80      	pop	{r7, pc}
 80013b0:	a0001000 	.word	0xa0001000
 80013b4:	40021000 	.word	0x40021000
 80013b8:	48001000 	.word	0x48001000

080013bc <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80013bc:	b580      	push	{r7, lr}
 80013be:	b08c      	sub	sp, #48	; 0x30
 80013c0:	af00      	add	r7, sp, #0
 80013c2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013c4:	f107 031c 	add.w	r3, r7, #28
 80013c8:	2200      	movs	r2, #0
 80013ca:	601a      	str	r2, [r3, #0]
 80013cc:	605a      	str	r2, [r3, #4]
 80013ce:	609a      	str	r2, [r3, #8]
 80013d0:	60da      	str	r2, [r3, #12]
 80013d2:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	681b      	ldr	r3, [r3, #0]
 80013d8:	4a2f      	ldr	r2, [pc, #188]	; (8001498 <HAL_SPI_MspInit+0xdc>)
 80013da:	4293      	cmp	r3, r2
 80013dc:	d129      	bne.n	8001432 <HAL_SPI_MspInit+0x76>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80013de:	4b2f      	ldr	r3, [pc, #188]	; (800149c <HAL_SPI_MspInit+0xe0>)
 80013e0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80013e2:	4a2e      	ldr	r2, [pc, #184]	; (800149c <HAL_SPI_MspInit+0xe0>)
 80013e4:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80013e8:	6613      	str	r3, [r2, #96]	; 0x60
 80013ea:	4b2c      	ldr	r3, [pc, #176]	; (800149c <HAL_SPI_MspInit+0xe0>)
 80013ec:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80013ee:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80013f2:	61bb      	str	r3, [r7, #24]
 80013f4:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80013f6:	4b29      	ldr	r3, [pc, #164]	; (800149c <HAL_SPI_MspInit+0xe0>)
 80013f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80013fa:	4a28      	ldr	r2, [pc, #160]	; (800149c <HAL_SPI_MspInit+0xe0>)
 80013fc:	f043 0301 	orr.w	r3, r3, #1
 8001400:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001402:	4b26      	ldr	r3, [pc, #152]	; (800149c <HAL_SPI_MspInit+0xe0>)
 8001404:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001406:	f003 0301 	and.w	r3, r3, #1
 800140a:	617b      	str	r3, [r7, #20]
 800140c:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = ARD_D13_Pin|ARD_D12_Pin|ARD_D11_Pin;
 800140e:	23e0      	movs	r3, #224	; 0xe0
 8001410:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001412:	2302      	movs	r3, #2
 8001414:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001416:	2300      	movs	r3, #0
 8001418:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800141a:	2303      	movs	r3, #3
 800141c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800141e:	2305      	movs	r3, #5
 8001420:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001422:	f107 031c 	add.w	r3, r7, #28
 8001426:	4619      	mov	r1, r3
 8001428:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800142c:	f001 fb92 	bl	8002b54 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8001430:	e02d      	b.n	800148e <HAL_SPI_MspInit+0xd2>
  else if(hspi->Instance==SPI3)
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	681b      	ldr	r3, [r3, #0]
 8001436:	4a1a      	ldr	r2, [pc, #104]	; (80014a0 <HAL_SPI_MspInit+0xe4>)
 8001438:	4293      	cmp	r3, r2
 800143a:	d128      	bne.n	800148e <HAL_SPI_MspInit+0xd2>
    __HAL_RCC_SPI3_CLK_ENABLE();
 800143c:	4b17      	ldr	r3, [pc, #92]	; (800149c <HAL_SPI_MspInit+0xe0>)
 800143e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001440:	4a16      	ldr	r2, [pc, #88]	; (800149c <HAL_SPI_MspInit+0xe0>)
 8001442:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001446:	6593      	str	r3, [r2, #88]	; 0x58
 8001448:	4b14      	ldr	r3, [pc, #80]	; (800149c <HAL_SPI_MspInit+0xe0>)
 800144a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800144c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001450:	613b      	str	r3, [r7, #16]
 8001452:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001454:	4b11      	ldr	r3, [pc, #68]	; (800149c <HAL_SPI_MspInit+0xe0>)
 8001456:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001458:	4a10      	ldr	r2, [pc, #64]	; (800149c <HAL_SPI_MspInit+0xe0>)
 800145a:	f043 0304 	orr.w	r3, r3, #4
 800145e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001460:	4b0e      	ldr	r3, [pc, #56]	; (800149c <HAL_SPI_MspInit+0xe0>)
 8001462:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001464:	f003 0304 	and.w	r3, r3, #4
 8001468:	60fb      	str	r3, [r7, #12]
 800146a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = INTERNAL_SPI3_SCK_Pin|INTERNAL_SPI3_MISO_Pin|INTERNAL_SPI3_MOSI_Pin;
 800146c:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8001470:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001472:	2302      	movs	r3, #2
 8001474:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001476:	2300      	movs	r3, #0
 8001478:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800147a:	2303      	movs	r3, #3
 800147c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800147e:	2306      	movs	r3, #6
 8001480:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001482:	f107 031c 	add.w	r3, r7, #28
 8001486:	4619      	mov	r1, r3
 8001488:	4806      	ldr	r0, [pc, #24]	; (80014a4 <HAL_SPI_MspInit+0xe8>)
 800148a:	f001 fb63 	bl	8002b54 <HAL_GPIO_Init>
}
 800148e:	bf00      	nop
 8001490:	3730      	adds	r7, #48	; 0x30
 8001492:	46bd      	mov	sp, r7
 8001494:	bd80      	pop	{r7, pc}
 8001496:	bf00      	nop
 8001498:	40013000 	.word	0x40013000
 800149c:	40021000 	.word	0x40021000
 80014a0:	40003c00 	.word	0x40003c00
 80014a4:	48000800 	.word	0x48000800

080014a8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80014a8:	b580      	push	{r7, lr}
 80014aa:	b0b4      	sub	sp, #208	; 0xd0
 80014ac:	af00      	add	r7, sp, #0
 80014ae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014b0:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 80014b4:	2200      	movs	r2, #0
 80014b6:	601a      	str	r2, [r3, #0]
 80014b8:	605a      	str	r2, [r3, #4]
 80014ba:	609a      	str	r2, [r3, #8]
 80014bc:	60da      	str	r2, [r3, #12]
 80014be:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80014c0:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80014c4:	2294      	movs	r2, #148	; 0x94
 80014c6:	2100      	movs	r1, #0
 80014c8:	4618      	mov	r0, r3
 80014ca:	f004 fef9 	bl	80062c0 <memset>
  if(huart->Instance==UART4)
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	681b      	ldr	r3, [r3, #0]
 80014d2:	4a83      	ldr	r2, [pc, #524]	; (80016e0 <HAL_UART_MspInit+0x238>)
 80014d4:	4293      	cmp	r3, r2
 80014d6:	d13c      	bne.n	8001552 <HAL_UART_MspInit+0xaa>

  /* USER CODE END UART4_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 80014d8:	2308      	movs	r3, #8
 80014da:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInit.Uart4ClockSelection = RCC_UART4CLKSOURCE_PCLK1;
 80014dc:	2300      	movs	r3, #0
 80014de:	673b      	str	r3, [r7, #112]	; 0x70
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80014e0:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80014e4:	4618      	mov	r0, r3
 80014e6:	f003 fab7 	bl	8004a58 <HAL_RCCEx_PeriphCLKConfig>
 80014ea:	4603      	mov	r3, r0
 80014ec:	2b00      	cmp	r3, #0
 80014ee:	d001      	beq.n	80014f4 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80014f0:	f7ff fd88 	bl	8001004 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 80014f4:	4b7b      	ldr	r3, [pc, #492]	; (80016e4 <HAL_UART_MspInit+0x23c>)
 80014f6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80014f8:	4a7a      	ldr	r2, [pc, #488]	; (80016e4 <HAL_UART_MspInit+0x23c>)
 80014fa:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80014fe:	6593      	str	r3, [r2, #88]	; 0x58
 8001500:	4b78      	ldr	r3, [pc, #480]	; (80016e4 <HAL_UART_MspInit+0x23c>)
 8001502:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001504:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001508:	627b      	str	r3, [r7, #36]	; 0x24
 800150a:	6a7b      	ldr	r3, [r7, #36]	; 0x24

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800150c:	4b75      	ldr	r3, [pc, #468]	; (80016e4 <HAL_UART_MspInit+0x23c>)
 800150e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001510:	4a74      	ldr	r2, [pc, #464]	; (80016e4 <HAL_UART_MspInit+0x23c>)
 8001512:	f043 0301 	orr.w	r3, r3, #1
 8001516:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001518:	4b72      	ldr	r3, [pc, #456]	; (80016e4 <HAL_UART_MspInit+0x23c>)
 800151a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800151c:	f003 0301 	and.w	r3, r3, #1
 8001520:	623b      	str	r3, [r7, #32]
 8001522:	6a3b      	ldr	r3, [r7, #32]
    /**UART4 GPIO Configuration
    PA0     ------> UART4_TX
    PA1     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = ARD_D1_Pin|ARD_D0_Pin;
 8001524:	2303      	movs	r3, #3
 8001526:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800152a:	2302      	movs	r3, #2
 800152c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001530:	2300      	movs	r3, #0
 8001532:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001536:	2303      	movs	r3, #3
 8001538:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 800153c:	2308      	movs	r3, #8
 800153e:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001542:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8001546:	4619      	mov	r1, r3
 8001548:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800154c:	f001 fb02 	bl	8002b54 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8001550:	e0c2      	b.n	80016d8 <HAL_UART_MspInit+0x230>
  else if(huart->Instance==USART1)
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	4a64      	ldr	r2, [pc, #400]	; (80016e8 <HAL_UART_MspInit+0x240>)
 8001558:	4293      	cmp	r3, r2
 800155a:	d13b      	bne.n	80015d4 <HAL_UART_MspInit+0x12c>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 800155c:	2301      	movs	r3, #1
 800155e:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8001560:	2300      	movs	r3, #0
 8001562:	667b      	str	r3, [r7, #100]	; 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001564:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001568:	4618      	mov	r0, r3
 800156a:	f003 fa75 	bl	8004a58 <HAL_RCCEx_PeriphCLKConfig>
 800156e:	4603      	mov	r3, r0
 8001570:	2b00      	cmp	r3, #0
 8001572:	d001      	beq.n	8001578 <HAL_UART_MspInit+0xd0>
      Error_Handler();
 8001574:	f7ff fd46 	bl	8001004 <Error_Handler>
    __HAL_RCC_USART1_CLK_ENABLE();
 8001578:	4b5a      	ldr	r3, [pc, #360]	; (80016e4 <HAL_UART_MspInit+0x23c>)
 800157a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800157c:	4a59      	ldr	r2, [pc, #356]	; (80016e4 <HAL_UART_MspInit+0x23c>)
 800157e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001582:	6613      	str	r3, [r2, #96]	; 0x60
 8001584:	4b57      	ldr	r3, [pc, #348]	; (80016e4 <HAL_UART_MspInit+0x23c>)
 8001586:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001588:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800158c:	61fb      	str	r3, [r7, #28]
 800158e:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001590:	4b54      	ldr	r3, [pc, #336]	; (80016e4 <HAL_UART_MspInit+0x23c>)
 8001592:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001594:	4a53      	ldr	r2, [pc, #332]	; (80016e4 <HAL_UART_MspInit+0x23c>)
 8001596:	f043 0302 	orr.w	r3, r3, #2
 800159a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800159c:	4b51      	ldr	r3, [pc, #324]	; (80016e4 <HAL_UART_MspInit+0x23c>)
 800159e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80015a0:	f003 0302 	and.w	r3, r3, #2
 80015a4:	61bb      	str	r3, [r7, #24]
 80015a6:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = ST_LINK_UART1_TX_Pin|ST_LINK_UART1_RX_Pin;
 80015a8:	23c0      	movs	r3, #192	; 0xc0
 80015aa:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015ae:	2302      	movs	r3, #2
 80015b0:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015b4:	2300      	movs	r3, #0
 80015b6:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80015ba:	2303      	movs	r3, #3
 80015bc:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80015c0:	2307      	movs	r3, #7
 80015c2:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80015c6:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 80015ca:	4619      	mov	r1, r3
 80015cc:	4847      	ldr	r0, [pc, #284]	; (80016ec <HAL_UART_MspInit+0x244>)
 80015ce:	f001 fac1 	bl	8002b54 <HAL_GPIO_Init>
}
 80015d2:	e081      	b.n	80016d8 <HAL_UART_MspInit+0x230>
  else if(huart->Instance==USART2)
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	4a45      	ldr	r2, [pc, #276]	; (80016f0 <HAL_UART_MspInit+0x248>)
 80015da:	4293      	cmp	r3, r2
 80015dc:	d13b      	bne.n	8001656 <HAL_UART_MspInit+0x1ae>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80015de:	2302      	movs	r3, #2
 80015e0:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80015e2:	2300      	movs	r3, #0
 80015e4:	66bb      	str	r3, [r7, #104]	; 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80015e6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80015ea:	4618      	mov	r0, r3
 80015ec:	f003 fa34 	bl	8004a58 <HAL_RCCEx_PeriphCLKConfig>
 80015f0:	4603      	mov	r3, r0
 80015f2:	2b00      	cmp	r3, #0
 80015f4:	d001      	beq.n	80015fa <HAL_UART_MspInit+0x152>
      Error_Handler();
 80015f6:	f7ff fd05 	bl	8001004 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 80015fa:	4b3a      	ldr	r3, [pc, #232]	; (80016e4 <HAL_UART_MspInit+0x23c>)
 80015fc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80015fe:	4a39      	ldr	r2, [pc, #228]	; (80016e4 <HAL_UART_MspInit+0x23c>)
 8001600:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001604:	6593      	str	r3, [r2, #88]	; 0x58
 8001606:	4b37      	ldr	r3, [pc, #220]	; (80016e4 <HAL_UART_MspInit+0x23c>)
 8001608:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800160a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800160e:	617b      	str	r3, [r7, #20]
 8001610:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001612:	4b34      	ldr	r3, [pc, #208]	; (80016e4 <HAL_UART_MspInit+0x23c>)
 8001614:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001616:	4a33      	ldr	r2, [pc, #204]	; (80016e4 <HAL_UART_MspInit+0x23c>)
 8001618:	f043 0308 	orr.w	r3, r3, #8
 800161c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800161e:	4b31      	ldr	r3, [pc, #196]	; (80016e4 <HAL_UART_MspInit+0x23c>)
 8001620:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001622:	f003 0308 	and.w	r3, r3, #8
 8001626:	613b      	str	r3, [r7, #16]
 8001628:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = PMOD_UART2_CTS_Pin|PMOD_UART2_RTS_Pin|PMOD_UART2_TX_Pin|PMOD_UART2_RX_Pin;
 800162a:	2378      	movs	r3, #120	; 0x78
 800162c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001630:	2302      	movs	r3, #2
 8001632:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001636:	2300      	movs	r3, #0
 8001638:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800163c:	2303      	movs	r3, #3
 800163e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001642:	2307      	movs	r3, #7
 8001644:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001648:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 800164c:	4619      	mov	r1, r3
 800164e:	4829      	ldr	r0, [pc, #164]	; (80016f4 <HAL_UART_MspInit+0x24c>)
 8001650:	f001 fa80 	bl	8002b54 <HAL_GPIO_Init>
}
 8001654:	e040      	b.n	80016d8 <HAL_UART_MspInit+0x230>
  else if(huart->Instance==USART3)
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	4a27      	ldr	r2, [pc, #156]	; (80016f8 <HAL_UART_MspInit+0x250>)
 800165c:	4293      	cmp	r3, r2
 800165e:	d13b      	bne.n	80016d8 <HAL_UART_MspInit+0x230>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8001660:	2304      	movs	r3, #4
 8001662:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8001664:	2300      	movs	r3, #0
 8001666:	66fb      	str	r3, [r7, #108]	; 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001668:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800166c:	4618      	mov	r0, r3
 800166e:	f003 f9f3 	bl	8004a58 <HAL_RCCEx_PeriphCLKConfig>
 8001672:	4603      	mov	r3, r0
 8001674:	2b00      	cmp	r3, #0
 8001676:	d001      	beq.n	800167c <HAL_UART_MspInit+0x1d4>
      Error_Handler();
 8001678:	f7ff fcc4 	bl	8001004 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 800167c:	4b19      	ldr	r3, [pc, #100]	; (80016e4 <HAL_UART_MspInit+0x23c>)
 800167e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001680:	4a18      	ldr	r2, [pc, #96]	; (80016e4 <HAL_UART_MspInit+0x23c>)
 8001682:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001686:	6593      	str	r3, [r2, #88]	; 0x58
 8001688:	4b16      	ldr	r3, [pc, #88]	; (80016e4 <HAL_UART_MspInit+0x23c>)
 800168a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800168c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001690:	60fb      	str	r3, [r7, #12]
 8001692:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001694:	4b13      	ldr	r3, [pc, #76]	; (80016e4 <HAL_UART_MspInit+0x23c>)
 8001696:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001698:	4a12      	ldr	r2, [pc, #72]	; (80016e4 <HAL_UART_MspInit+0x23c>)
 800169a:	f043 0308 	orr.w	r3, r3, #8
 800169e:	64d3      	str	r3, [r2, #76]	; 0x4c
 80016a0:	4b10      	ldr	r3, [pc, #64]	; (80016e4 <HAL_UART_MspInit+0x23c>)
 80016a2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80016a4:	f003 0308 	and.w	r3, r3, #8
 80016a8:	60bb      	str	r3, [r7, #8]
 80016aa:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = INTERNAL_UART3_TX_Pin|INTERNAL_UART3_RX_Pin;
 80016ac:	f44f 7340 	mov.w	r3, #768	; 0x300
 80016b0:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016b4:	2302      	movs	r3, #2
 80016b6:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016ba:	2300      	movs	r3, #0
 80016bc:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80016c0:	2303      	movs	r3, #3
 80016c2:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80016c6:	2307      	movs	r3, #7
 80016c8:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80016cc:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 80016d0:	4619      	mov	r1, r3
 80016d2:	4808      	ldr	r0, [pc, #32]	; (80016f4 <HAL_UART_MspInit+0x24c>)
 80016d4:	f001 fa3e 	bl	8002b54 <HAL_GPIO_Init>
}
 80016d8:	bf00      	nop
 80016da:	37d0      	adds	r7, #208	; 0xd0
 80016dc:	46bd      	mov	sp, r7
 80016de:	bd80      	pop	{r7, pc}
 80016e0:	40004c00 	.word	0x40004c00
 80016e4:	40021000 	.word	0x40021000
 80016e8:	40013800 	.word	0x40013800
 80016ec:	48000400 	.word	0x48000400
 80016f0:	40004400 	.word	0x40004400
 80016f4:	48000c00 	.word	0x48000c00
 80016f8:	40004800 	.word	0x40004800

080016fc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80016fc:	b480      	push	{r7}
 80016fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001700:	e7fe      	b.n	8001700 <NMI_Handler+0x4>

08001702 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001702:	b480      	push	{r7}
 8001704:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001706:	e7fe      	b.n	8001706 <HardFault_Handler+0x4>

08001708 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001708:	b480      	push	{r7}
 800170a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800170c:	e7fe      	b.n	800170c <MemManage_Handler+0x4>

0800170e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800170e:	b480      	push	{r7}
 8001710:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001712:	e7fe      	b.n	8001712 <BusFault_Handler+0x4>

08001714 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001714:	b480      	push	{r7}
 8001716:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001718:	e7fe      	b.n	8001718 <UsageFault_Handler+0x4>

0800171a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800171a:	b480      	push	{r7}
 800171c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800171e:	bf00      	nop
 8001720:	46bd      	mov	sp, r7
 8001722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001726:	4770      	bx	lr

08001728 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001728:	b480      	push	{r7}
 800172a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800172c:	bf00      	nop
 800172e:	46bd      	mov	sp, r7
 8001730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001734:	4770      	bx	lr

08001736 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001736:	b480      	push	{r7}
 8001738:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800173a:	bf00      	nop
 800173c:	46bd      	mov	sp, r7
 800173e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001742:	4770      	bx	lr

08001744 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001744:	b580      	push	{r7, lr}
 8001746:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001748:	f000 f8c0 	bl	80018cc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800174c:	bf00      	nop
 800174e:	bd80      	pop	{r7, pc}

08001750 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8001750:	b580      	push	{r7, lr}
 8001752:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(SPSGRF_915_GPIO3_EXTI5_Pin);
 8001754:	2020      	movs	r0, #32
 8001756:	f001 fba7 	bl	8002ea8 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(SPBTLE_RF_IRQ_EXTI6_Pin);
 800175a:	2040      	movs	r0, #64	; 0x40
 800175c:	f001 fba4 	bl	8002ea8 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(VL53L0X_GPIO1_EXTI7_Pin);
 8001760:	2080      	movs	r0, #128	; 0x80
 8001762:	f001 fba1 	bl	8002ea8 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(LSM3MDL_DRDY_EXTI8_Pin);
 8001766:	f44f 7080 	mov.w	r0, #256	; 0x100
 800176a:	f001 fb9d 	bl	8002ea8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 800176e:	bf00      	nop
 8001770:	bd80      	pop	{r7, pc}

08001772 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001772:	b580      	push	{r7, lr}
 8001774:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(LPS22HB_INT_DRDY_EXTI10_Pin);
 8001776:	f44f 6080 	mov.w	r0, #1024	; 0x400
 800177a:	f001 fb95 	bl	8002ea8 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(LSM6DSL_INT1_EXTI11_Pin);
 800177e:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8001782:	f001 fb91 	bl	8002ea8 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(USB_OTG_FS_PWR_EN_Pin);
 8001786:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 800178a:	f001 fb8d 	bl	8002ea8 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(BUTTON_EXTI13_Pin);
 800178e:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8001792:	f001 fb89 	bl	8002ea8 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(ARD_D2_Pin);
 8001796:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 800179a:	f001 fb85 	bl	8002ea8 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(HTS221_DRDY_EXTI15_Pin);
 800179e:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 80017a2:	f001 fb81 	bl	8002ea8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80017a6:	bf00      	nop
 80017a8:	bd80      	pop	{r7, pc}
	...

080017ac <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80017ac:	b480      	push	{r7}
 80017ae:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80017b0:	4b06      	ldr	r3, [pc, #24]	; (80017cc <SystemInit+0x20>)
 80017b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80017b6:	4a05      	ldr	r2, [pc, #20]	; (80017cc <SystemInit+0x20>)
 80017b8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80017bc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 80017c0:	bf00      	nop
 80017c2:	46bd      	mov	sp, r7
 80017c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017c8:	4770      	bx	lr
 80017ca:	bf00      	nop
 80017cc:	e000ed00 	.word	0xe000ed00

080017d0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80017d0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001808 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80017d4:	f7ff ffea 	bl	80017ac <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80017d8:	480c      	ldr	r0, [pc, #48]	; (800180c <LoopForever+0x6>)
  ldr r1, =_edata
 80017da:	490d      	ldr	r1, [pc, #52]	; (8001810 <LoopForever+0xa>)
  ldr r2, =_sidata
 80017dc:	4a0d      	ldr	r2, [pc, #52]	; (8001814 <LoopForever+0xe>)
  movs r3, #0
 80017de:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80017e0:	e002      	b.n	80017e8 <LoopCopyDataInit>

080017e2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80017e2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80017e4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80017e6:	3304      	adds	r3, #4

080017e8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80017e8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80017ea:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80017ec:	d3f9      	bcc.n	80017e2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80017ee:	4a0a      	ldr	r2, [pc, #40]	; (8001818 <LoopForever+0x12>)
  ldr r4, =_ebss
 80017f0:	4c0a      	ldr	r4, [pc, #40]	; (800181c <LoopForever+0x16>)
  movs r3, #0
 80017f2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80017f4:	e001      	b.n	80017fa <LoopFillZerobss>

080017f6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80017f6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80017f8:	3204      	adds	r2, #4

080017fa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80017fa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80017fc:	d3fb      	bcc.n	80017f6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80017fe:	f004 fd67 	bl	80062d0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001802:	f7fe fe79 	bl	80004f8 <main>

08001806 <LoopForever>:

LoopForever:
    b LoopForever
 8001806:	e7fe      	b.n	8001806 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001808:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 800180c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001810:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8001814:	080063b0 	.word	0x080063b0
  ldr r2, =_sbss
 8001818:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 800181c:	20000504 	.word	0x20000504

08001820 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001820:	e7fe      	b.n	8001820 <ADC1_IRQHandler>

08001822 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001822:	b580      	push	{r7, lr}
 8001824:	b082      	sub	sp, #8
 8001826:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001828:	2300      	movs	r3, #0
 800182a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800182c:	2003      	movs	r0, #3
 800182e:	f001 f843 	bl	80028b8 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001832:	2000      	movs	r0, #0
 8001834:	f000 f80e 	bl	8001854 <HAL_InitTick>
 8001838:	4603      	mov	r3, r0
 800183a:	2b00      	cmp	r3, #0
 800183c:	d002      	beq.n	8001844 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800183e:	2301      	movs	r3, #1
 8001840:	71fb      	strb	r3, [r7, #7]
 8001842:	e001      	b.n	8001848 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001844:	f7ff fbe4 	bl	8001010 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001848:	79fb      	ldrb	r3, [r7, #7]
}
 800184a:	4618      	mov	r0, r3
 800184c:	3708      	adds	r7, #8
 800184e:	46bd      	mov	sp, r7
 8001850:	bd80      	pop	{r7, pc}
	...

08001854 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001854:	b580      	push	{r7, lr}
 8001856:	b084      	sub	sp, #16
 8001858:	af00      	add	r7, sp, #0
 800185a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800185c:	2300      	movs	r3, #0
 800185e:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001860:	4b17      	ldr	r3, [pc, #92]	; (80018c0 <HAL_InitTick+0x6c>)
 8001862:	781b      	ldrb	r3, [r3, #0]
 8001864:	2b00      	cmp	r3, #0
 8001866:	d023      	beq.n	80018b0 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001868:	4b16      	ldr	r3, [pc, #88]	; (80018c4 <HAL_InitTick+0x70>)
 800186a:	681a      	ldr	r2, [r3, #0]
 800186c:	4b14      	ldr	r3, [pc, #80]	; (80018c0 <HAL_InitTick+0x6c>)
 800186e:	781b      	ldrb	r3, [r3, #0]
 8001870:	4619      	mov	r1, r3
 8001872:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001876:	fbb3 f3f1 	udiv	r3, r3, r1
 800187a:	fbb2 f3f3 	udiv	r3, r2, r3
 800187e:	4618      	mov	r0, r3
 8001880:	f001 f84f 	bl	8002922 <HAL_SYSTICK_Config>
 8001884:	4603      	mov	r3, r0
 8001886:	2b00      	cmp	r3, #0
 8001888:	d10f      	bne.n	80018aa <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	2b0f      	cmp	r3, #15
 800188e:	d809      	bhi.n	80018a4 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001890:	2200      	movs	r2, #0
 8001892:	6879      	ldr	r1, [r7, #4]
 8001894:	f04f 30ff 	mov.w	r0, #4294967295
 8001898:	f001 f819 	bl	80028ce <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800189c:	4a0a      	ldr	r2, [pc, #40]	; (80018c8 <HAL_InitTick+0x74>)
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	6013      	str	r3, [r2, #0]
 80018a2:	e007      	b.n	80018b4 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80018a4:	2301      	movs	r3, #1
 80018a6:	73fb      	strb	r3, [r7, #15]
 80018a8:	e004      	b.n	80018b4 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80018aa:	2301      	movs	r3, #1
 80018ac:	73fb      	strb	r3, [r7, #15]
 80018ae:	e001      	b.n	80018b4 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80018b0:	2301      	movs	r3, #1
 80018b2:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80018b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80018b6:	4618      	mov	r0, r3
 80018b8:	3710      	adds	r7, #16
 80018ba:	46bd      	mov	sp, r7
 80018bc:	bd80      	pop	{r7, pc}
 80018be:	bf00      	nop
 80018c0:	20000008 	.word	0x20000008
 80018c4:	20000000 	.word	0x20000000
 80018c8:	20000004 	.word	0x20000004

080018cc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80018cc:	b480      	push	{r7}
 80018ce:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80018d0:	4b06      	ldr	r3, [pc, #24]	; (80018ec <HAL_IncTick+0x20>)
 80018d2:	781b      	ldrb	r3, [r3, #0]
 80018d4:	461a      	mov	r2, r3
 80018d6:	4b06      	ldr	r3, [pc, #24]	; (80018f0 <HAL_IncTick+0x24>)
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	4413      	add	r3, r2
 80018dc:	4a04      	ldr	r2, [pc, #16]	; (80018f0 <HAL_IncTick+0x24>)
 80018de:	6013      	str	r3, [r2, #0]
}
 80018e0:	bf00      	nop
 80018e2:	46bd      	mov	sp, r7
 80018e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018e8:	4770      	bx	lr
 80018ea:	bf00      	nop
 80018ec:	20000008 	.word	0x20000008
 80018f0:	200004dc 	.word	0x200004dc

080018f4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80018f4:	b480      	push	{r7}
 80018f6:	af00      	add	r7, sp, #0
  return uwTick;
 80018f8:	4b03      	ldr	r3, [pc, #12]	; (8001908 <HAL_GetTick+0x14>)
 80018fa:	681b      	ldr	r3, [r3, #0]
}
 80018fc:	4618      	mov	r0, r3
 80018fe:	46bd      	mov	sp, r7
 8001900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001904:	4770      	bx	lr
 8001906:	bf00      	nop
 8001908:	200004dc 	.word	0x200004dc

0800190c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800190c:	b580      	push	{r7, lr}
 800190e:	b084      	sub	sp, #16
 8001910:	af00      	add	r7, sp, #0
 8001912:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001914:	f7ff ffee 	bl	80018f4 <HAL_GetTick>
 8001918:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800191e:	68fb      	ldr	r3, [r7, #12]
 8001920:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001924:	d005      	beq.n	8001932 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8001926:	4b0a      	ldr	r3, [pc, #40]	; (8001950 <HAL_Delay+0x44>)
 8001928:	781b      	ldrb	r3, [r3, #0]
 800192a:	461a      	mov	r2, r3
 800192c:	68fb      	ldr	r3, [r7, #12]
 800192e:	4413      	add	r3, r2
 8001930:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001932:	bf00      	nop
 8001934:	f7ff ffde 	bl	80018f4 <HAL_GetTick>
 8001938:	4602      	mov	r2, r0
 800193a:	68bb      	ldr	r3, [r7, #8]
 800193c:	1ad3      	subs	r3, r2, r3
 800193e:	68fa      	ldr	r2, [r7, #12]
 8001940:	429a      	cmp	r2, r3
 8001942:	d8f7      	bhi.n	8001934 <HAL_Delay+0x28>
  {
  }
}
 8001944:	bf00      	nop
 8001946:	bf00      	nop
 8001948:	3710      	adds	r7, #16
 800194a:	46bd      	mov	sp, r7
 800194c:	bd80      	pop	{r7, pc}
 800194e:	bf00      	nop
 8001950:	20000008 	.word	0x20000008

08001954 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8001954:	b480      	push	{r7}
 8001956:	b083      	sub	sp, #12
 8001958:	af00      	add	r7, sp, #0
 800195a:	6078      	str	r0, [r7, #4]
 800195c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	689b      	ldr	r3, [r3, #8]
 8001962:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8001966:	683b      	ldr	r3, [r7, #0]
 8001968:	431a      	orrs	r2, r3
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	609a      	str	r2, [r3, #8]
}
 800196e:	bf00      	nop
 8001970:	370c      	adds	r7, #12
 8001972:	46bd      	mov	sp, r7
 8001974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001978:	4770      	bx	lr

0800197a <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800197a:	b480      	push	{r7}
 800197c:	b083      	sub	sp, #12
 800197e:	af00      	add	r7, sp, #0
 8001980:	6078      	str	r0, [r7, #4]
 8001982:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	689b      	ldr	r3, [r3, #8]
 8001988:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 800198c:	683b      	ldr	r3, [r7, #0]
 800198e:	431a      	orrs	r2, r3
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	609a      	str	r2, [r3, #8]
}
 8001994:	bf00      	nop
 8001996:	370c      	adds	r7, #12
 8001998:	46bd      	mov	sp, r7
 800199a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800199e:	4770      	bx	lr

080019a0 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80019a0:	b480      	push	{r7}
 80019a2:	b083      	sub	sp, #12
 80019a4:	af00      	add	r7, sp, #0
 80019a6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	689b      	ldr	r3, [r3, #8]
 80019ac:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 80019b0:	4618      	mov	r0, r3
 80019b2:	370c      	adds	r7, #12
 80019b4:	46bd      	mov	sp, r7
 80019b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ba:	4770      	bx	lr

080019bc <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80019bc:	b480      	push	{r7}
 80019be:	b087      	sub	sp, #28
 80019c0:	af00      	add	r7, sp, #0
 80019c2:	60f8      	str	r0, [r7, #12]
 80019c4:	60b9      	str	r1, [r7, #8]
 80019c6:	607a      	str	r2, [r7, #4]
 80019c8:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80019ca:	68fb      	ldr	r3, [r7, #12]
 80019cc:	3360      	adds	r3, #96	; 0x60
 80019ce:	461a      	mov	r2, r3
 80019d0:	68bb      	ldr	r3, [r7, #8]
 80019d2:	009b      	lsls	r3, r3, #2
 80019d4:	4413      	add	r3, r2
 80019d6:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80019d8:	697b      	ldr	r3, [r7, #20]
 80019da:	681a      	ldr	r2, [r3, #0]
 80019dc:	4b08      	ldr	r3, [pc, #32]	; (8001a00 <LL_ADC_SetOffset+0x44>)
 80019de:	4013      	ands	r3, r2
 80019e0:	687a      	ldr	r2, [r7, #4]
 80019e2:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 80019e6:	683a      	ldr	r2, [r7, #0]
 80019e8:	430a      	orrs	r2, r1
 80019ea:	4313      	orrs	r3, r2
 80019ec:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 80019f0:	697b      	ldr	r3, [r7, #20]
 80019f2:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 80019f4:	bf00      	nop
 80019f6:	371c      	adds	r7, #28
 80019f8:	46bd      	mov	sp, r7
 80019fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019fe:	4770      	bx	lr
 8001a00:	03fff000 	.word	0x03fff000

08001a04 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8001a04:	b480      	push	{r7}
 8001a06:	b085      	sub	sp, #20
 8001a08:	af00      	add	r7, sp, #0
 8001a0a:	6078      	str	r0, [r7, #4]
 8001a0c:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	3360      	adds	r3, #96	; 0x60
 8001a12:	461a      	mov	r2, r3
 8001a14:	683b      	ldr	r3, [r7, #0]
 8001a16:	009b      	lsls	r3, r3, #2
 8001a18:	4413      	add	r3, r2
 8001a1a:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8001a1c:	68fb      	ldr	r3, [r7, #12]
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8001a24:	4618      	mov	r0, r3
 8001a26:	3714      	adds	r7, #20
 8001a28:	46bd      	mov	sp, r7
 8001a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a2e:	4770      	bx	lr

08001a30 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8001a30:	b480      	push	{r7}
 8001a32:	b087      	sub	sp, #28
 8001a34:	af00      	add	r7, sp, #0
 8001a36:	60f8      	str	r0, [r7, #12]
 8001a38:	60b9      	str	r1, [r7, #8]
 8001a3a:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001a3c:	68fb      	ldr	r3, [r7, #12]
 8001a3e:	3360      	adds	r3, #96	; 0x60
 8001a40:	461a      	mov	r2, r3
 8001a42:	68bb      	ldr	r3, [r7, #8]
 8001a44:	009b      	lsls	r3, r3, #2
 8001a46:	4413      	add	r3, r2
 8001a48:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001a4a:	697b      	ldr	r3, [r7, #20]
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	431a      	orrs	r2, r3
 8001a56:	697b      	ldr	r3, [r7, #20]
 8001a58:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8001a5a:	bf00      	nop
 8001a5c:	371c      	adds	r7, #28
 8001a5e:	46bd      	mov	sp, r7
 8001a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a64:	4770      	bx	lr

08001a66 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8001a66:	b480      	push	{r7}
 8001a68:	b083      	sub	sp, #12
 8001a6a:	af00      	add	r7, sp, #0
 8001a6c:	6078      	str	r0, [r7, #4]
 8001a6e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	695b      	ldr	r3, [r3, #20]
 8001a74:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8001a78:	683b      	ldr	r3, [r7, #0]
 8001a7a:	431a      	orrs	r2, r3
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	615a      	str	r2, [r3, #20]
}
 8001a80:	bf00      	nop
 8001a82:	370c      	adds	r7, #12
 8001a84:	46bd      	mov	sp, r7
 8001a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a8a:	4770      	bx	lr

08001a8c <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8001a8c:	b480      	push	{r7}
 8001a8e:	b087      	sub	sp, #28
 8001a90:	af00      	add	r7, sp, #0
 8001a92:	60f8      	str	r0, [r7, #12]
 8001a94:	60b9      	str	r1, [r7, #8]
 8001a96:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8001a98:	68fb      	ldr	r3, [r7, #12]
 8001a9a:	3330      	adds	r3, #48	; 0x30
 8001a9c:	461a      	mov	r2, r3
 8001a9e:	68bb      	ldr	r3, [r7, #8]
 8001aa0:	0a1b      	lsrs	r3, r3, #8
 8001aa2:	009b      	lsls	r3, r3, #2
 8001aa4:	f003 030c 	and.w	r3, r3, #12
 8001aa8:	4413      	add	r3, r2
 8001aaa:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8001aac:	697b      	ldr	r3, [r7, #20]
 8001aae:	681a      	ldr	r2, [r3, #0]
 8001ab0:	68bb      	ldr	r3, [r7, #8]
 8001ab2:	f003 031f 	and.w	r3, r3, #31
 8001ab6:	211f      	movs	r1, #31
 8001ab8:	fa01 f303 	lsl.w	r3, r1, r3
 8001abc:	43db      	mvns	r3, r3
 8001abe:	401a      	ands	r2, r3
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	0e9b      	lsrs	r3, r3, #26
 8001ac4:	f003 011f 	and.w	r1, r3, #31
 8001ac8:	68bb      	ldr	r3, [r7, #8]
 8001aca:	f003 031f 	and.w	r3, r3, #31
 8001ace:	fa01 f303 	lsl.w	r3, r1, r3
 8001ad2:	431a      	orrs	r2, r3
 8001ad4:	697b      	ldr	r3, [r7, #20]
 8001ad6:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8001ad8:	bf00      	nop
 8001ada:	371c      	adds	r7, #28
 8001adc:	46bd      	mov	sp, r7
 8001ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ae2:	4770      	bx	lr

08001ae4 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8001ae4:	b480      	push	{r7}
 8001ae6:	b087      	sub	sp, #28
 8001ae8:	af00      	add	r7, sp, #0
 8001aea:	60f8      	str	r0, [r7, #12]
 8001aec:	60b9      	str	r1, [r7, #8]
 8001aee:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8001af0:	68fb      	ldr	r3, [r7, #12]
 8001af2:	3314      	adds	r3, #20
 8001af4:	461a      	mov	r2, r3
 8001af6:	68bb      	ldr	r3, [r7, #8]
 8001af8:	0e5b      	lsrs	r3, r3, #25
 8001afa:	009b      	lsls	r3, r3, #2
 8001afc:	f003 0304 	and.w	r3, r3, #4
 8001b00:	4413      	add	r3, r2
 8001b02:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8001b04:	697b      	ldr	r3, [r7, #20]
 8001b06:	681a      	ldr	r2, [r3, #0]
 8001b08:	68bb      	ldr	r3, [r7, #8]
 8001b0a:	0d1b      	lsrs	r3, r3, #20
 8001b0c:	f003 031f 	and.w	r3, r3, #31
 8001b10:	2107      	movs	r1, #7
 8001b12:	fa01 f303 	lsl.w	r3, r1, r3
 8001b16:	43db      	mvns	r3, r3
 8001b18:	401a      	ands	r2, r3
 8001b1a:	68bb      	ldr	r3, [r7, #8]
 8001b1c:	0d1b      	lsrs	r3, r3, #20
 8001b1e:	f003 031f 	and.w	r3, r3, #31
 8001b22:	6879      	ldr	r1, [r7, #4]
 8001b24:	fa01 f303 	lsl.w	r3, r1, r3
 8001b28:	431a      	orrs	r2, r3
 8001b2a:	697b      	ldr	r3, [r7, #20]
 8001b2c:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8001b2e:	bf00      	nop
 8001b30:	371c      	adds	r7, #28
 8001b32:	46bd      	mov	sp, r7
 8001b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b38:	4770      	bx	lr
	...

08001b3c <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8001b3c:	b480      	push	{r7}
 8001b3e:	b085      	sub	sp, #20
 8001b40:	af00      	add	r7, sp, #0
 8001b42:	60f8      	str	r0, [r7, #12]
 8001b44:	60b9      	str	r1, [r7, #8]
 8001b46:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8001b48:	68fb      	ldr	r3, [r7, #12]
 8001b4a:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8001b4e:	68bb      	ldr	r3, [r7, #8]
 8001b50:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001b54:	43db      	mvns	r3, r3
 8001b56:	401a      	ands	r2, r3
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	f003 0318 	and.w	r3, r3, #24
 8001b5e:	4908      	ldr	r1, [pc, #32]	; (8001b80 <LL_ADC_SetChannelSingleDiff+0x44>)
 8001b60:	40d9      	lsrs	r1, r3
 8001b62:	68bb      	ldr	r3, [r7, #8]
 8001b64:	400b      	ands	r3, r1
 8001b66:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001b6a:	431a      	orrs	r2, r3
 8001b6c:	68fb      	ldr	r3, [r7, #12]
 8001b6e:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8001b72:	bf00      	nop
 8001b74:	3714      	adds	r7, #20
 8001b76:	46bd      	mov	sp, r7
 8001b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b7c:	4770      	bx	lr
 8001b7e:	bf00      	nop
 8001b80:	0007ffff 	.word	0x0007ffff

08001b84 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8001b84:	b480      	push	{r7}
 8001b86:	b083      	sub	sp, #12
 8001b88:	af00      	add	r7, sp, #0
 8001b8a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	689b      	ldr	r3, [r3, #8]
 8001b90:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8001b94:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001b98:	687a      	ldr	r2, [r7, #4]
 8001b9a:	6093      	str	r3, [r2, #8]
}
 8001b9c:	bf00      	nop
 8001b9e:	370c      	adds	r7, #12
 8001ba0:	46bd      	mov	sp, r7
 8001ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba6:	4770      	bx	lr

08001ba8 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8001ba8:	b480      	push	{r7}
 8001baa:	b083      	sub	sp, #12
 8001bac:	af00      	add	r7, sp, #0
 8001bae:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	689b      	ldr	r3, [r3, #8]
 8001bb4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8001bb8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8001bbc:	d101      	bne.n	8001bc2 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8001bbe:	2301      	movs	r3, #1
 8001bc0:	e000      	b.n	8001bc4 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8001bc2:	2300      	movs	r3, #0
}
 8001bc4:	4618      	mov	r0, r3
 8001bc6:	370c      	adds	r7, #12
 8001bc8:	46bd      	mov	sp, r7
 8001bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bce:	4770      	bx	lr

08001bd0 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8001bd0:	b480      	push	{r7}
 8001bd2:	b083      	sub	sp, #12
 8001bd4:	af00      	add	r7, sp, #0
 8001bd6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	689b      	ldr	r3, [r3, #8]
 8001bdc:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8001be0:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001be4:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8001bec:	bf00      	nop
 8001bee:	370c      	adds	r7, #12
 8001bf0:	46bd      	mov	sp, r7
 8001bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bf6:	4770      	bx	lr

08001bf8 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8001bf8:	b480      	push	{r7}
 8001bfa:	b083      	sub	sp, #12
 8001bfc:	af00      	add	r7, sp, #0
 8001bfe:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	689b      	ldr	r3, [r3, #8]
 8001c04:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c08:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8001c0c:	d101      	bne.n	8001c12 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8001c0e:	2301      	movs	r3, #1
 8001c10:	e000      	b.n	8001c14 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8001c12:	2300      	movs	r3, #0
}
 8001c14:	4618      	mov	r0, r3
 8001c16:	370c      	adds	r7, #12
 8001c18:	46bd      	mov	sp, r7
 8001c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c1e:	4770      	bx	lr

08001c20 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8001c20:	b480      	push	{r7}
 8001c22:	b083      	sub	sp, #12
 8001c24:	af00      	add	r7, sp, #0
 8001c26:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	689b      	ldr	r3, [r3, #8]
 8001c2c:	f003 0301 	and.w	r3, r3, #1
 8001c30:	2b01      	cmp	r3, #1
 8001c32:	d101      	bne.n	8001c38 <LL_ADC_IsEnabled+0x18>
 8001c34:	2301      	movs	r3, #1
 8001c36:	e000      	b.n	8001c3a <LL_ADC_IsEnabled+0x1a>
 8001c38:	2300      	movs	r3, #0
}
 8001c3a:	4618      	mov	r0, r3
 8001c3c:	370c      	adds	r7, #12
 8001c3e:	46bd      	mov	sp, r7
 8001c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c44:	4770      	bx	lr

08001c46 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001c46:	b480      	push	{r7}
 8001c48:	b083      	sub	sp, #12
 8001c4a:	af00      	add	r7, sp, #0
 8001c4c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	689b      	ldr	r3, [r3, #8]
 8001c52:	f003 0304 	and.w	r3, r3, #4
 8001c56:	2b04      	cmp	r3, #4
 8001c58:	d101      	bne.n	8001c5e <LL_ADC_REG_IsConversionOngoing+0x18>
 8001c5a:	2301      	movs	r3, #1
 8001c5c:	e000      	b.n	8001c60 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8001c5e:	2300      	movs	r3, #0
}
 8001c60:	4618      	mov	r0, r3
 8001c62:	370c      	adds	r7, #12
 8001c64:	46bd      	mov	sp, r7
 8001c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c6a:	4770      	bx	lr

08001c6c <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001c6c:	b480      	push	{r7}
 8001c6e:	b083      	sub	sp, #12
 8001c70:	af00      	add	r7, sp, #0
 8001c72:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	689b      	ldr	r3, [r3, #8]
 8001c78:	f003 0308 	and.w	r3, r3, #8
 8001c7c:	2b08      	cmp	r3, #8
 8001c7e:	d101      	bne.n	8001c84 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8001c80:	2301      	movs	r3, #1
 8001c82:	e000      	b.n	8001c86 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8001c84:	2300      	movs	r3, #0
}
 8001c86:	4618      	mov	r0, r3
 8001c88:	370c      	adds	r7, #12
 8001c8a:	46bd      	mov	sp, r7
 8001c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c90:	4770      	bx	lr
	...

08001c94 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001c94:	b580      	push	{r7, lr}
 8001c96:	b088      	sub	sp, #32
 8001c98:	af00      	add	r7, sp, #0
 8001c9a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001c9c:	2300      	movs	r3, #0
 8001c9e:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8001ca0:	2300      	movs	r3, #0
 8001ca2:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	2b00      	cmp	r3, #0
 8001ca8:	d101      	bne.n	8001cae <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8001caa:	2301      	movs	r3, #1
 8001cac:	e129      	b.n	8001f02 <HAL_ADC_Init+0x26e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	691b      	ldr	r3, [r3, #16]
 8001cb2:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001cb8:	2b00      	cmp	r3, #0
 8001cba:	d109      	bne.n	8001cd0 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001cbc:	6878      	ldr	r0, [r7, #4]
 8001cbe:	f7ff f9cb 	bl	8001058 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	2200      	movs	r2, #0
 8001cc6:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	2200      	movs	r2, #0
 8001ccc:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	4618      	mov	r0, r3
 8001cd6:	f7ff ff67 	bl	8001ba8 <LL_ADC_IsDeepPowerDownEnabled>
 8001cda:	4603      	mov	r3, r0
 8001cdc:	2b00      	cmp	r3, #0
 8001cde:	d004      	beq.n	8001cea <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	4618      	mov	r0, r3
 8001ce6:	f7ff ff4d 	bl	8001b84 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	4618      	mov	r0, r3
 8001cf0:	f7ff ff82 	bl	8001bf8 <LL_ADC_IsInternalRegulatorEnabled>
 8001cf4:	4603      	mov	r3, r0
 8001cf6:	2b00      	cmp	r3, #0
 8001cf8:	d115      	bne.n	8001d26 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	4618      	mov	r0, r3
 8001d00:	f7ff ff66 	bl	8001bd0 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001d04:	4b81      	ldr	r3, [pc, #516]	; (8001f0c <HAL_ADC_Init+0x278>)
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	099b      	lsrs	r3, r3, #6
 8001d0a:	4a81      	ldr	r2, [pc, #516]	; (8001f10 <HAL_ADC_Init+0x27c>)
 8001d0c:	fba2 2303 	umull	r2, r3, r2, r3
 8001d10:	099b      	lsrs	r3, r3, #6
 8001d12:	3301      	adds	r3, #1
 8001d14:	005b      	lsls	r3, r3, #1
 8001d16:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001d18:	e002      	b.n	8001d20 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8001d1a:	68fb      	ldr	r3, [r7, #12]
 8001d1c:	3b01      	subs	r3, #1
 8001d1e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001d20:	68fb      	ldr	r3, [r7, #12]
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	d1f9      	bne.n	8001d1a <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	4618      	mov	r0, r3
 8001d2c:	f7ff ff64 	bl	8001bf8 <LL_ADC_IsInternalRegulatorEnabled>
 8001d30:	4603      	mov	r3, r0
 8001d32:	2b00      	cmp	r3, #0
 8001d34:	d10d      	bne.n	8001d52 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d3a:	f043 0210 	orr.w	r2, r3, #16
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	659a      	str	r2, [r3, #88]	; 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001d46:	f043 0201 	orr.w	r2, r3, #1
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8001d4e:	2301      	movs	r3, #1
 8001d50:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	4618      	mov	r0, r3
 8001d58:	f7ff ff75 	bl	8001c46 <LL_ADC_REG_IsConversionOngoing>
 8001d5c:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d62:	f003 0310 	and.w	r3, r3, #16
 8001d66:	2b00      	cmp	r3, #0
 8001d68:	f040 80c2 	bne.w	8001ef0 <HAL_ADC_Init+0x25c>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8001d6c:	697b      	ldr	r3, [r7, #20]
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	f040 80be 	bne.w	8001ef0 <HAL_ADC_Init+0x25c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d78:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8001d7c:	f043 0202 	orr.w	r2, r3, #2
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	659a      	str	r2, [r3, #88]	; 0x58
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	4618      	mov	r0, r3
 8001d8a:	f7ff ff49 	bl	8001c20 <LL_ADC_IsEnabled>
 8001d8e:	4603      	mov	r3, r0
 8001d90:	2b00      	cmp	r3, #0
 8001d92:	d10b      	bne.n	8001dac <HAL_ADC_Init+0x118>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8001d94:	485f      	ldr	r0, [pc, #380]	; (8001f14 <HAL_ADC_Init+0x280>)
 8001d96:	f7ff ff43 	bl	8001c20 <LL_ADC_IsEnabled>
 8001d9a:	4603      	mov	r3, r0
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	d105      	bne.n	8001dac <HAL_ADC_Init+0x118>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	685b      	ldr	r3, [r3, #4]
 8001da4:	4619      	mov	r1, r3
 8001da6:	485c      	ldr	r0, [pc, #368]	; (8001f18 <HAL_ADC_Init+0x284>)
 8001da8:	f7ff fdd4 	bl	8001954 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	7e5b      	ldrb	r3, [r3, #25]
 8001db0:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001db6:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8001dbc:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8001dc2:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001dca:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001dcc:	4313      	orrs	r3, r2
 8001dce:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001dd6:	2b01      	cmp	r3, #1
 8001dd8:	d106      	bne.n	8001de8 <HAL_ADC_Init+0x154>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001dde:	3b01      	subs	r3, #1
 8001de0:	045b      	lsls	r3, r3, #17
 8001de2:	69ba      	ldr	r2, [r7, #24]
 8001de4:	4313      	orrs	r3, r2
 8001de6:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001dec:	2b00      	cmp	r3, #0
 8001dee:	d009      	beq.n	8001e04 <HAL_ADC_Init+0x170>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001df4:	f403 7270 	and.w	r2, r3, #960	; 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001dfc:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001dfe:	69ba      	ldr	r2, [r7, #24]
 8001e00:	4313      	orrs	r3, r2
 8001e02:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	68da      	ldr	r2, [r3, #12]
 8001e0a:	4b44      	ldr	r3, [pc, #272]	; (8001f1c <HAL_ADC_Init+0x288>)
 8001e0c:	4013      	ands	r3, r2
 8001e0e:	687a      	ldr	r2, [r7, #4]
 8001e10:	6812      	ldr	r2, [r2, #0]
 8001e12:	69b9      	ldr	r1, [r7, #24]
 8001e14:	430b      	orrs	r3, r1
 8001e16:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	4618      	mov	r0, r3
 8001e1e:	f7ff ff25 	bl	8001c6c <LL_ADC_INJ_IsConversionOngoing>
 8001e22:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001e24:	697b      	ldr	r3, [r7, #20]
 8001e26:	2b00      	cmp	r3, #0
 8001e28:	d140      	bne.n	8001eac <HAL_ADC_Init+0x218>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001e2a:	693b      	ldr	r3, [r7, #16]
 8001e2c:	2b00      	cmp	r3, #0
 8001e2e:	d13d      	bne.n	8001eac <HAL_ADC_Init+0x218>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	6cda      	ldr	r2, [r3, #76]	; 0x4c
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	7e1b      	ldrb	r3, [r3, #24]
 8001e38:	039b      	lsls	r3, r3, #14
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8001e3a:	431a      	orrs	r2, r3
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8001e42:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8001e44:	4313      	orrs	r3, r2
 8001e46:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	68db      	ldr	r3, [r3, #12]
 8001e4e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8001e52:	f023 0306 	bic.w	r3, r3, #6
 8001e56:	687a      	ldr	r2, [r7, #4]
 8001e58:	6812      	ldr	r2, [r2, #0]
 8001e5a:	69b9      	ldr	r1, [r7, #24]
 8001e5c:	430b      	orrs	r3, r1
 8001e5e:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8001e66:	2b01      	cmp	r3, #1
 8001e68:	d118      	bne.n	8001e9c <HAL_ADC_Init+0x208>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	691b      	ldr	r3, [r3, #16]
 8001e70:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8001e74:	f023 0304 	bic.w	r3, r3, #4
 8001e78:	687a      	ldr	r2, [r7, #4]
 8001e7a:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 8001e7c:	687a      	ldr	r2, [r7, #4]
 8001e7e:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8001e80:	4311      	orrs	r1, r2
 8001e82:	687a      	ldr	r2, [r7, #4]
 8001e84:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8001e86:	4311      	orrs	r1, r2
 8001e88:	687a      	ldr	r2, [r7, #4]
 8001e8a:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8001e8c:	430a      	orrs	r2, r1
 8001e8e:	431a      	orrs	r2, r3
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	f042 0201 	orr.w	r2, r2, #1
 8001e98:	611a      	str	r2, [r3, #16]
 8001e9a:	e007      	b.n	8001eac <HAL_ADC_Init+0x218>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	691a      	ldr	r2, [r3, #16]
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	f022 0201 	bic.w	r2, r2, #1
 8001eaa:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	691b      	ldr	r3, [r3, #16]
 8001eb0:	2b01      	cmp	r3, #1
 8001eb2:	d10c      	bne.n	8001ece <HAL_ADC_Init+0x23a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001eba:	f023 010f 	bic.w	r1, r3, #15
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	69db      	ldr	r3, [r3, #28]
 8001ec2:	1e5a      	subs	r2, r3, #1
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	430a      	orrs	r2, r1
 8001eca:	631a      	str	r2, [r3, #48]	; 0x30
 8001ecc:	e007      	b.n	8001ede <HAL_ADC_Init+0x24a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	f022 020f 	bic.w	r2, r2, #15
 8001edc:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ee2:	f023 0303 	bic.w	r3, r3, #3
 8001ee6:	f043 0201 	orr.w	r2, r3, #1
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	659a      	str	r2, [r3, #88]	; 0x58
 8001eee:	e007      	b.n	8001f00 <HAL_ADC_Init+0x26c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ef4:	f043 0210 	orr.w	r2, r3, #16
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8001efc:	2301      	movs	r3, #1
 8001efe:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8001f00:	7ffb      	ldrb	r3, [r7, #31]
}
 8001f02:	4618      	mov	r0, r3
 8001f04:	3720      	adds	r7, #32
 8001f06:	46bd      	mov	sp, r7
 8001f08:	bd80      	pop	{r7, pc}
 8001f0a:	bf00      	nop
 8001f0c:	20000000 	.word	0x20000000
 8001f10:	053e2d63 	.word	0x053e2d63
 8001f14:	50040000 	.word	0x50040000
 8001f18:	50040300 	.word	0x50040300
 8001f1c:	fff0c007 	.word	0xfff0c007

08001f20 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8001f20:	b580      	push	{r7, lr}
 8001f22:	b0b6      	sub	sp, #216	; 0xd8
 8001f24:	af00      	add	r7, sp, #0
 8001f26:	6078      	str	r0, [r7, #4]
 8001f28:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001f2a:	2300      	movs	r3, #0
 8001f2c:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8001f30:	2300      	movs	r3, #0
 8001f32:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8001f3a:	2b01      	cmp	r3, #1
 8001f3c:	d101      	bne.n	8001f42 <HAL_ADC_ConfigChannel+0x22>
 8001f3e:	2302      	movs	r3, #2
 8001f40:	e3d5      	b.n	80026ee <HAL_ADC_ConfigChannel+0x7ce>
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	2201      	movs	r2, #1
 8001f46:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	4618      	mov	r0, r3
 8001f50:	f7ff fe79 	bl	8001c46 <LL_ADC_REG_IsConversionOngoing>
 8001f54:	4603      	mov	r3, r0
 8001f56:	2b00      	cmp	r3, #0
 8001f58:	f040 83ba 	bne.w	80026d0 <HAL_ADC_ConfigChannel+0x7b0>
  {
#if !defined (USE_FULL_ASSERT)
    uint32_t config_rank = pConfig->Rank;
 8001f5c:	683b      	ldr	r3, [r7, #0]
 8001f5e:	685b      	ldr	r3, [r3, #4]
 8001f60:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (pConfig->Rank <= 5U)
 8001f64:	683b      	ldr	r3, [r7, #0]
 8001f66:	685b      	ldr	r3, [r3, #4]
 8001f68:	2b05      	cmp	r3, #5
 8001f6a:	d824      	bhi.n	8001fb6 <HAL_ADC_ConfigChannel+0x96>
    {
      switch (pConfig->Rank)
 8001f6c:	683b      	ldr	r3, [r7, #0]
 8001f6e:	685b      	ldr	r3, [r3, #4]
 8001f70:	3b02      	subs	r3, #2
 8001f72:	2b03      	cmp	r3, #3
 8001f74:	d81b      	bhi.n	8001fae <HAL_ADC_ConfigChannel+0x8e>
 8001f76:	a201      	add	r2, pc, #4	; (adr r2, 8001f7c <HAL_ADC_ConfigChannel+0x5c>)
 8001f78:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001f7c:	08001f8d 	.word	0x08001f8d
 8001f80:	08001f95 	.word	0x08001f95
 8001f84:	08001f9d 	.word	0x08001f9d
 8001f88:	08001fa5 	.word	0x08001fa5
      {
        case 2U:
          config_rank = ADC_REGULAR_RANK_2;
 8001f8c:	230c      	movs	r3, #12
 8001f8e:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 8001f92:	e010      	b.n	8001fb6 <HAL_ADC_ConfigChannel+0x96>
        case 3U:
          config_rank = ADC_REGULAR_RANK_3;
 8001f94:	2312      	movs	r3, #18
 8001f96:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 8001f9a:	e00c      	b.n	8001fb6 <HAL_ADC_ConfigChannel+0x96>
        case 4U:
          config_rank = ADC_REGULAR_RANK_4;
 8001f9c:	2318      	movs	r3, #24
 8001f9e:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 8001fa2:	e008      	b.n	8001fb6 <HAL_ADC_ConfigChannel+0x96>
        case 5U:
          config_rank = ADC_REGULAR_RANK_5;
 8001fa4:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001fa8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 8001fac:	e003      	b.n	8001fb6 <HAL_ADC_ConfigChannel+0x96>
        /* case 1U */
        default:
          config_rank = ADC_REGULAR_RANK_1;
 8001fae:	2306      	movs	r3, #6
 8001fb0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 8001fb4:	bf00      	nop
      }
    }
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, config_rank, pConfig->Channel);
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	6818      	ldr	r0, [r3, #0]
 8001fba:	683b      	ldr	r3, [r7, #0]
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	461a      	mov	r2, r3
 8001fc0:	f8d7 10d0 	ldr.w	r1, [r7, #208]	; 0xd0
 8001fc4:	f7ff fd62 	bl	8001a8c <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	4618      	mov	r0, r3
 8001fce:	f7ff fe3a 	bl	8001c46 <LL_ADC_REG_IsConversionOngoing>
 8001fd2:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	4618      	mov	r0, r3
 8001fdc:	f7ff fe46 	bl	8001c6c <LL_ADC_INJ_IsConversionOngoing>
 8001fe0:	f8c7 00c8 	str.w	r0, [r7, #200]	; 0xc8
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001fe4:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8001fe8:	2b00      	cmp	r3, #0
 8001fea:	f040 81bf 	bne.w	800236c <HAL_ADC_ConfigChannel+0x44c>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001fee:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	f040 81ba 	bne.w	800236c <HAL_ADC_ConfigChannel+0x44c>
       )
    {
#if defined(ADC_SMPR1_SMPPLUS)
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8001ff8:	683b      	ldr	r3, [r7, #0]
 8001ffa:	689b      	ldr	r3, [r3, #8]
 8001ffc:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8002000:	d10f      	bne.n	8002022 <HAL_ADC_ConfigChannel+0x102>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	6818      	ldr	r0, [r3, #0]
 8002006:	683b      	ldr	r3, [r7, #0]
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	2200      	movs	r2, #0
 800200c:	4619      	mov	r1, r3
 800200e:	f7ff fd69 	bl	8001ae4 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 800201a:	4618      	mov	r0, r3
 800201c:	f7ff fd23 	bl	8001a66 <LL_ADC_SetSamplingTimeCommonConfig>
 8002020:	e00e      	b.n	8002040 <HAL_ADC_ConfigChannel+0x120>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	6818      	ldr	r0, [r3, #0]
 8002026:	683b      	ldr	r3, [r7, #0]
 8002028:	6819      	ldr	r1, [r3, #0]
 800202a:	683b      	ldr	r3, [r7, #0]
 800202c:	689b      	ldr	r3, [r3, #8]
 800202e:	461a      	mov	r2, r3
 8002030:	f7ff fd58 	bl	8001ae4 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	2100      	movs	r1, #0
 800203a:	4618      	mov	r0, r3
 800203c:	f7ff fd13 	bl	8001a66 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8002040:	683b      	ldr	r3, [r7, #0]
 8002042:	695a      	ldr	r2, [r3, #20]
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	68db      	ldr	r3, [r3, #12]
 800204a:	08db      	lsrs	r3, r3, #3
 800204c:	f003 0303 	and.w	r3, r3, #3
 8002050:	005b      	lsls	r3, r3, #1
 8002052:	fa02 f303 	lsl.w	r3, r2, r3
 8002056:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 800205a:	683b      	ldr	r3, [r7, #0]
 800205c:	691b      	ldr	r3, [r3, #16]
 800205e:	2b04      	cmp	r3, #4
 8002060:	d00a      	beq.n	8002078 <HAL_ADC_ConfigChannel+0x158>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	6818      	ldr	r0, [r3, #0]
 8002066:	683b      	ldr	r3, [r7, #0]
 8002068:	6919      	ldr	r1, [r3, #16]
 800206a:	683b      	ldr	r3, [r7, #0]
 800206c:	681a      	ldr	r2, [r3, #0]
 800206e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002072:	f7ff fca3 	bl	80019bc <LL_ADC_SetOffset>
 8002076:	e179      	b.n	800236c <HAL_ADC_ConfigChannel+0x44c>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	2100      	movs	r1, #0
 800207e:	4618      	mov	r0, r3
 8002080:	f7ff fcc0 	bl	8001a04 <LL_ADC_GetOffsetChannel>
 8002084:	4603      	mov	r3, r0
 8002086:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800208a:	2b00      	cmp	r3, #0
 800208c:	d10a      	bne.n	80020a4 <HAL_ADC_ConfigChannel+0x184>
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	2100      	movs	r1, #0
 8002094:	4618      	mov	r0, r3
 8002096:	f7ff fcb5 	bl	8001a04 <LL_ADC_GetOffsetChannel>
 800209a:	4603      	mov	r3, r0
 800209c:	0e9b      	lsrs	r3, r3, #26
 800209e:	f003 021f 	and.w	r2, r3, #31
 80020a2:	e01e      	b.n	80020e2 <HAL_ADC_ConfigChannel+0x1c2>
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	2100      	movs	r1, #0
 80020aa:	4618      	mov	r0, r3
 80020ac:	f7ff fcaa 	bl	8001a04 <LL_ADC_GetOffsetChannel>
 80020b0:	4603      	mov	r3, r0
 80020b2:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020b6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80020ba:	fa93 f3a3 	rbit	r3, r3
 80020be:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80020c2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80020c6:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80020ca:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	d101      	bne.n	80020d6 <HAL_ADC_ConfigChannel+0x1b6>
  {
    return 32U;
 80020d2:	2320      	movs	r3, #32
 80020d4:	e004      	b.n	80020e0 <HAL_ADC_ConfigChannel+0x1c0>
  }
  return __builtin_clz(value);
 80020d6:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80020da:	fab3 f383 	clz	r3, r3
 80020de:	b2db      	uxtb	r3, r3
 80020e0:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80020e2:	683b      	ldr	r3, [r7, #0]
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	d105      	bne.n	80020fa <HAL_ADC_ConfigChannel+0x1da>
 80020ee:	683b      	ldr	r3, [r7, #0]
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	0e9b      	lsrs	r3, r3, #26
 80020f4:	f003 031f 	and.w	r3, r3, #31
 80020f8:	e018      	b.n	800212c <HAL_ADC_ConfigChannel+0x20c>
 80020fa:	683b      	ldr	r3, [r7, #0]
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002102:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002106:	fa93 f3a3 	rbit	r3, r3
 800210a:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  return result;
 800210e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8002112:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  if (value == 0U)
 8002116:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800211a:	2b00      	cmp	r3, #0
 800211c:	d101      	bne.n	8002122 <HAL_ADC_ConfigChannel+0x202>
    return 32U;
 800211e:	2320      	movs	r3, #32
 8002120:	e004      	b.n	800212c <HAL_ADC_ConfigChannel+0x20c>
  return __builtin_clz(value);
 8002122:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8002126:	fab3 f383 	clz	r3, r3
 800212a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800212c:	429a      	cmp	r2, r3
 800212e:	d106      	bne.n	800213e <HAL_ADC_ConfigChannel+0x21e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	2200      	movs	r2, #0
 8002136:	2100      	movs	r1, #0
 8002138:	4618      	mov	r0, r3
 800213a:	f7ff fc79 	bl	8001a30 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	2101      	movs	r1, #1
 8002144:	4618      	mov	r0, r3
 8002146:	f7ff fc5d 	bl	8001a04 <LL_ADC_GetOffsetChannel>
 800214a:	4603      	mov	r3, r0
 800214c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002150:	2b00      	cmp	r3, #0
 8002152:	d10a      	bne.n	800216a <HAL_ADC_ConfigChannel+0x24a>
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	2101      	movs	r1, #1
 800215a:	4618      	mov	r0, r3
 800215c:	f7ff fc52 	bl	8001a04 <LL_ADC_GetOffsetChannel>
 8002160:	4603      	mov	r3, r0
 8002162:	0e9b      	lsrs	r3, r3, #26
 8002164:	f003 021f 	and.w	r2, r3, #31
 8002168:	e01e      	b.n	80021a8 <HAL_ADC_ConfigChannel+0x288>
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	2101      	movs	r1, #1
 8002170:	4618      	mov	r0, r3
 8002172:	f7ff fc47 	bl	8001a04 <LL_ADC_GetOffsetChannel>
 8002176:	4603      	mov	r3, r0
 8002178:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800217c:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8002180:	fa93 f3a3 	rbit	r3, r3
 8002184:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  return result;
 8002188:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800218c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  if (value == 0U)
 8002190:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8002194:	2b00      	cmp	r3, #0
 8002196:	d101      	bne.n	800219c <HAL_ADC_ConfigChannel+0x27c>
    return 32U;
 8002198:	2320      	movs	r3, #32
 800219a:	e004      	b.n	80021a6 <HAL_ADC_ConfigChannel+0x286>
  return __builtin_clz(value);
 800219c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80021a0:	fab3 f383 	clz	r3, r3
 80021a4:	b2db      	uxtb	r3, r3
 80021a6:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80021a8:	683b      	ldr	r3, [r7, #0]
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80021b0:	2b00      	cmp	r3, #0
 80021b2:	d105      	bne.n	80021c0 <HAL_ADC_ConfigChannel+0x2a0>
 80021b4:	683b      	ldr	r3, [r7, #0]
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	0e9b      	lsrs	r3, r3, #26
 80021ba:	f003 031f 	and.w	r3, r3, #31
 80021be:	e018      	b.n	80021f2 <HAL_ADC_ConfigChannel+0x2d2>
 80021c0:	683b      	ldr	r3, [r7, #0]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021c8:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80021cc:	fa93 f3a3 	rbit	r3, r3
 80021d0:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  return result;
 80021d4:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80021d8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  if (value == 0U)
 80021dc:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80021e0:	2b00      	cmp	r3, #0
 80021e2:	d101      	bne.n	80021e8 <HAL_ADC_ConfigChannel+0x2c8>
    return 32U;
 80021e4:	2320      	movs	r3, #32
 80021e6:	e004      	b.n	80021f2 <HAL_ADC_ConfigChannel+0x2d2>
  return __builtin_clz(value);
 80021e8:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80021ec:	fab3 f383 	clz	r3, r3
 80021f0:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80021f2:	429a      	cmp	r2, r3
 80021f4:	d106      	bne.n	8002204 <HAL_ADC_ConfigChannel+0x2e4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	2200      	movs	r2, #0
 80021fc:	2101      	movs	r1, #1
 80021fe:	4618      	mov	r0, r3
 8002200:	f7ff fc16 	bl	8001a30 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	2102      	movs	r1, #2
 800220a:	4618      	mov	r0, r3
 800220c:	f7ff fbfa 	bl	8001a04 <LL_ADC_GetOffsetChannel>
 8002210:	4603      	mov	r3, r0
 8002212:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002216:	2b00      	cmp	r3, #0
 8002218:	d10a      	bne.n	8002230 <HAL_ADC_ConfigChannel+0x310>
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	2102      	movs	r1, #2
 8002220:	4618      	mov	r0, r3
 8002222:	f7ff fbef 	bl	8001a04 <LL_ADC_GetOffsetChannel>
 8002226:	4603      	mov	r3, r0
 8002228:	0e9b      	lsrs	r3, r3, #26
 800222a:	f003 021f 	and.w	r2, r3, #31
 800222e:	e01e      	b.n	800226e <HAL_ADC_ConfigChannel+0x34e>
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	2102      	movs	r1, #2
 8002236:	4618      	mov	r0, r3
 8002238:	f7ff fbe4 	bl	8001a04 <LL_ADC_GetOffsetChannel>
 800223c:	4603      	mov	r3, r0
 800223e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002242:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8002246:	fa93 f3a3 	rbit	r3, r3
 800224a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  return result;
 800224e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8002252:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  if (value == 0U)
 8002256:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800225a:	2b00      	cmp	r3, #0
 800225c:	d101      	bne.n	8002262 <HAL_ADC_ConfigChannel+0x342>
    return 32U;
 800225e:	2320      	movs	r3, #32
 8002260:	e004      	b.n	800226c <HAL_ADC_ConfigChannel+0x34c>
  return __builtin_clz(value);
 8002262:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002266:	fab3 f383 	clz	r3, r3
 800226a:	b2db      	uxtb	r3, r3
 800226c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800226e:	683b      	ldr	r3, [r7, #0]
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002276:	2b00      	cmp	r3, #0
 8002278:	d105      	bne.n	8002286 <HAL_ADC_ConfigChannel+0x366>
 800227a:	683b      	ldr	r3, [r7, #0]
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	0e9b      	lsrs	r3, r3, #26
 8002280:	f003 031f 	and.w	r3, r3, #31
 8002284:	e014      	b.n	80022b0 <HAL_ADC_ConfigChannel+0x390>
 8002286:	683b      	ldr	r3, [r7, #0]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800228c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800228e:	fa93 f3a3 	rbit	r3, r3
 8002292:	67bb      	str	r3, [r7, #120]	; 0x78
  return result;
 8002294:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002296:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  if (value == 0U)
 800229a:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d101      	bne.n	80022a6 <HAL_ADC_ConfigChannel+0x386>
    return 32U;
 80022a2:	2320      	movs	r3, #32
 80022a4:	e004      	b.n	80022b0 <HAL_ADC_ConfigChannel+0x390>
  return __builtin_clz(value);
 80022a6:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80022aa:	fab3 f383 	clz	r3, r3
 80022ae:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80022b0:	429a      	cmp	r2, r3
 80022b2:	d106      	bne.n	80022c2 <HAL_ADC_ConfigChannel+0x3a2>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	2200      	movs	r2, #0
 80022ba:	2102      	movs	r1, #2
 80022bc:	4618      	mov	r0, r3
 80022be:	f7ff fbb7 	bl	8001a30 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	2103      	movs	r1, #3
 80022c8:	4618      	mov	r0, r3
 80022ca:	f7ff fb9b 	bl	8001a04 <LL_ADC_GetOffsetChannel>
 80022ce:	4603      	mov	r3, r0
 80022d0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80022d4:	2b00      	cmp	r3, #0
 80022d6:	d10a      	bne.n	80022ee <HAL_ADC_ConfigChannel+0x3ce>
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	2103      	movs	r1, #3
 80022de:	4618      	mov	r0, r3
 80022e0:	f7ff fb90 	bl	8001a04 <LL_ADC_GetOffsetChannel>
 80022e4:	4603      	mov	r3, r0
 80022e6:	0e9b      	lsrs	r3, r3, #26
 80022e8:	f003 021f 	and.w	r2, r3, #31
 80022ec:	e017      	b.n	800231e <HAL_ADC_ConfigChannel+0x3fe>
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	2103      	movs	r1, #3
 80022f4:	4618      	mov	r0, r3
 80022f6:	f7ff fb85 	bl	8001a04 <LL_ADC_GetOffsetChannel>
 80022fa:	4603      	mov	r3, r0
 80022fc:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022fe:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002300:	fa93 f3a3 	rbit	r3, r3
 8002304:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8002306:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002308:	677b      	str	r3, [r7, #116]	; 0x74
  if (value == 0U)
 800230a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800230c:	2b00      	cmp	r3, #0
 800230e:	d101      	bne.n	8002314 <HAL_ADC_ConfigChannel+0x3f4>
    return 32U;
 8002310:	2320      	movs	r3, #32
 8002312:	e003      	b.n	800231c <HAL_ADC_ConfigChannel+0x3fc>
  return __builtin_clz(value);
 8002314:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002316:	fab3 f383 	clz	r3, r3
 800231a:	b2db      	uxtb	r3, r3
 800231c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800231e:	683b      	ldr	r3, [r7, #0]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002326:	2b00      	cmp	r3, #0
 8002328:	d105      	bne.n	8002336 <HAL_ADC_ConfigChannel+0x416>
 800232a:	683b      	ldr	r3, [r7, #0]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	0e9b      	lsrs	r3, r3, #26
 8002330:	f003 031f 	and.w	r3, r3, #31
 8002334:	e011      	b.n	800235a <HAL_ADC_ConfigChannel+0x43a>
 8002336:	683b      	ldr	r3, [r7, #0]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	667b      	str	r3, [r7, #100]	; 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800233c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800233e:	fa93 f3a3 	rbit	r3, r3
 8002342:	663b      	str	r3, [r7, #96]	; 0x60
  return result;
 8002344:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002346:	66bb      	str	r3, [r7, #104]	; 0x68
  if (value == 0U)
 8002348:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800234a:	2b00      	cmp	r3, #0
 800234c:	d101      	bne.n	8002352 <HAL_ADC_ConfigChannel+0x432>
    return 32U;
 800234e:	2320      	movs	r3, #32
 8002350:	e003      	b.n	800235a <HAL_ADC_ConfigChannel+0x43a>
  return __builtin_clz(value);
 8002352:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002354:	fab3 f383 	clz	r3, r3
 8002358:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800235a:	429a      	cmp	r2, r3
 800235c:	d106      	bne.n	800236c <HAL_ADC_ConfigChannel+0x44c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	2200      	movs	r2, #0
 8002364:	2103      	movs	r1, #3
 8002366:	4618      	mov	r0, r3
 8002368:	f7ff fb62 	bl	8001a30 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	4618      	mov	r0, r3
 8002372:	f7ff fc55 	bl	8001c20 <LL_ADC_IsEnabled>
 8002376:	4603      	mov	r3, r0
 8002378:	2b00      	cmp	r3, #0
 800237a:	f040 813f 	bne.w	80025fc <HAL_ADC_ConfigChannel+0x6dc>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	6818      	ldr	r0, [r3, #0]
 8002382:	683b      	ldr	r3, [r7, #0]
 8002384:	6819      	ldr	r1, [r3, #0]
 8002386:	683b      	ldr	r3, [r7, #0]
 8002388:	68db      	ldr	r3, [r3, #12]
 800238a:	461a      	mov	r2, r3
 800238c:	f7ff fbd6 	bl	8001b3c <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8002390:	683b      	ldr	r3, [r7, #0]
 8002392:	68db      	ldr	r3, [r3, #12]
 8002394:	4a8e      	ldr	r2, [pc, #568]	; (80025d0 <HAL_ADC_ConfigChannel+0x6b0>)
 8002396:	4293      	cmp	r3, r2
 8002398:	f040 8130 	bne.w	80025fc <HAL_ADC_ConfigChannel+0x6dc>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80023a0:	683b      	ldr	r3, [r7, #0]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	d10b      	bne.n	80023c4 <HAL_ADC_ConfigChannel+0x4a4>
 80023ac:	683b      	ldr	r3, [r7, #0]
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	0e9b      	lsrs	r3, r3, #26
 80023b2:	3301      	adds	r3, #1
 80023b4:	f003 031f 	and.w	r3, r3, #31
 80023b8:	2b09      	cmp	r3, #9
 80023ba:	bf94      	ite	ls
 80023bc:	2301      	movls	r3, #1
 80023be:	2300      	movhi	r3, #0
 80023c0:	b2db      	uxtb	r3, r3
 80023c2:	e019      	b.n	80023f8 <HAL_ADC_ConfigChannel+0x4d8>
 80023c4:	683b      	ldr	r3, [r7, #0]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	65bb      	str	r3, [r7, #88]	; 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80023ca:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80023cc:	fa93 f3a3 	rbit	r3, r3
 80023d0:	657b      	str	r3, [r7, #84]	; 0x54
  return result;
 80023d2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80023d4:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (value == 0U)
 80023d6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80023d8:	2b00      	cmp	r3, #0
 80023da:	d101      	bne.n	80023e0 <HAL_ADC_ConfigChannel+0x4c0>
    return 32U;
 80023dc:	2320      	movs	r3, #32
 80023de:	e003      	b.n	80023e8 <HAL_ADC_ConfigChannel+0x4c8>
  return __builtin_clz(value);
 80023e0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80023e2:	fab3 f383 	clz	r3, r3
 80023e6:	b2db      	uxtb	r3, r3
 80023e8:	3301      	adds	r3, #1
 80023ea:	f003 031f 	and.w	r3, r3, #31
 80023ee:	2b09      	cmp	r3, #9
 80023f0:	bf94      	ite	ls
 80023f2:	2301      	movls	r3, #1
 80023f4:	2300      	movhi	r3, #0
 80023f6:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	d079      	beq.n	80024f0 <HAL_ADC_ConfigChannel+0x5d0>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80023fc:	683b      	ldr	r3, [r7, #0]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002404:	2b00      	cmp	r3, #0
 8002406:	d107      	bne.n	8002418 <HAL_ADC_ConfigChannel+0x4f8>
 8002408:	683b      	ldr	r3, [r7, #0]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	0e9b      	lsrs	r3, r3, #26
 800240e:	3301      	adds	r3, #1
 8002410:	069b      	lsls	r3, r3, #26
 8002412:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002416:	e015      	b.n	8002444 <HAL_ADC_ConfigChannel+0x524>
 8002418:	683b      	ldr	r3, [r7, #0]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800241e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002420:	fa93 f3a3 	rbit	r3, r3
 8002424:	64bb      	str	r3, [r7, #72]	; 0x48
  return result;
 8002426:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002428:	653b      	str	r3, [r7, #80]	; 0x50
  if (value == 0U)
 800242a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800242c:	2b00      	cmp	r3, #0
 800242e:	d101      	bne.n	8002434 <HAL_ADC_ConfigChannel+0x514>
    return 32U;
 8002430:	2320      	movs	r3, #32
 8002432:	e003      	b.n	800243c <HAL_ADC_ConfigChannel+0x51c>
  return __builtin_clz(value);
 8002434:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002436:	fab3 f383 	clz	r3, r3
 800243a:	b2db      	uxtb	r3, r3
 800243c:	3301      	adds	r3, #1
 800243e:	069b      	lsls	r3, r3, #26
 8002440:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002444:	683b      	ldr	r3, [r7, #0]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800244c:	2b00      	cmp	r3, #0
 800244e:	d109      	bne.n	8002464 <HAL_ADC_ConfigChannel+0x544>
 8002450:	683b      	ldr	r3, [r7, #0]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	0e9b      	lsrs	r3, r3, #26
 8002456:	3301      	adds	r3, #1
 8002458:	f003 031f 	and.w	r3, r3, #31
 800245c:	2101      	movs	r1, #1
 800245e:	fa01 f303 	lsl.w	r3, r1, r3
 8002462:	e017      	b.n	8002494 <HAL_ADC_ConfigChannel+0x574>
 8002464:	683b      	ldr	r3, [r7, #0]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800246a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800246c:	fa93 f3a3 	rbit	r3, r3
 8002470:	63fb      	str	r3, [r7, #60]	; 0x3c
  return result;
 8002472:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002474:	647b      	str	r3, [r7, #68]	; 0x44
  if (value == 0U)
 8002476:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002478:	2b00      	cmp	r3, #0
 800247a:	d101      	bne.n	8002480 <HAL_ADC_ConfigChannel+0x560>
    return 32U;
 800247c:	2320      	movs	r3, #32
 800247e:	e003      	b.n	8002488 <HAL_ADC_ConfigChannel+0x568>
  return __builtin_clz(value);
 8002480:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002482:	fab3 f383 	clz	r3, r3
 8002486:	b2db      	uxtb	r3, r3
 8002488:	3301      	adds	r3, #1
 800248a:	f003 031f 	and.w	r3, r3, #31
 800248e:	2101      	movs	r1, #1
 8002490:	fa01 f303 	lsl.w	r3, r1, r3
 8002494:	ea42 0103 	orr.w	r1, r2, r3
 8002498:	683b      	ldr	r3, [r7, #0]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80024a0:	2b00      	cmp	r3, #0
 80024a2:	d10a      	bne.n	80024ba <HAL_ADC_ConfigChannel+0x59a>
 80024a4:	683b      	ldr	r3, [r7, #0]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	0e9b      	lsrs	r3, r3, #26
 80024aa:	3301      	adds	r3, #1
 80024ac:	f003 021f 	and.w	r2, r3, #31
 80024b0:	4613      	mov	r3, r2
 80024b2:	005b      	lsls	r3, r3, #1
 80024b4:	4413      	add	r3, r2
 80024b6:	051b      	lsls	r3, r3, #20
 80024b8:	e018      	b.n	80024ec <HAL_ADC_ConfigChannel+0x5cc>
 80024ba:	683b      	ldr	r3, [r7, #0]
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024c0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80024c2:	fa93 f3a3 	rbit	r3, r3
 80024c6:	633b      	str	r3, [r7, #48]	; 0x30
  return result;
 80024c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80024ca:	63bb      	str	r3, [r7, #56]	; 0x38
  if (value == 0U)
 80024cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d101      	bne.n	80024d6 <HAL_ADC_ConfigChannel+0x5b6>
    return 32U;
 80024d2:	2320      	movs	r3, #32
 80024d4:	e003      	b.n	80024de <HAL_ADC_ConfigChannel+0x5be>
  return __builtin_clz(value);
 80024d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80024d8:	fab3 f383 	clz	r3, r3
 80024dc:	b2db      	uxtb	r3, r3
 80024de:	3301      	adds	r3, #1
 80024e0:	f003 021f 	and.w	r2, r3, #31
 80024e4:	4613      	mov	r3, r2
 80024e6:	005b      	lsls	r3, r3, #1
 80024e8:	4413      	add	r3, r2
 80024ea:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80024ec:	430b      	orrs	r3, r1
 80024ee:	e080      	b.n	80025f2 <HAL_ADC_ConfigChannel+0x6d2>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80024f0:	683b      	ldr	r3, [r7, #0]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	d107      	bne.n	800250c <HAL_ADC_ConfigChannel+0x5ec>
 80024fc:	683b      	ldr	r3, [r7, #0]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	0e9b      	lsrs	r3, r3, #26
 8002502:	3301      	adds	r3, #1
 8002504:	069b      	lsls	r3, r3, #26
 8002506:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800250a:	e015      	b.n	8002538 <HAL_ADC_ConfigChannel+0x618>
 800250c:	683b      	ldr	r3, [r7, #0]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002512:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002514:	fa93 f3a3 	rbit	r3, r3
 8002518:	627b      	str	r3, [r7, #36]	; 0x24
  return result;
 800251a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800251c:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (value == 0U)
 800251e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002520:	2b00      	cmp	r3, #0
 8002522:	d101      	bne.n	8002528 <HAL_ADC_ConfigChannel+0x608>
    return 32U;
 8002524:	2320      	movs	r3, #32
 8002526:	e003      	b.n	8002530 <HAL_ADC_ConfigChannel+0x610>
  return __builtin_clz(value);
 8002528:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800252a:	fab3 f383 	clz	r3, r3
 800252e:	b2db      	uxtb	r3, r3
 8002530:	3301      	adds	r3, #1
 8002532:	069b      	lsls	r3, r3, #26
 8002534:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002538:	683b      	ldr	r3, [r7, #0]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002540:	2b00      	cmp	r3, #0
 8002542:	d109      	bne.n	8002558 <HAL_ADC_ConfigChannel+0x638>
 8002544:	683b      	ldr	r3, [r7, #0]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	0e9b      	lsrs	r3, r3, #26
 800254a:	3301      	adds	r3, #1
 800254c:	f003 031f 	and.w	r3, r3, #31
 8002550:	2101      	movs	r1, #1
 8002552:	fa01 f303 	lsl.w	r3, r1, r3
 8002556:	e017      	b.n	8002588 <HAL_ADC_ConfigChannel+0x668>
 8002558:	683b      	ldr	r3, [r7, #0]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800255e:	69fb      	ldr	r3, [r7, #28]
 8002560:	fa93 f3a3 	rbit	r3, r3
 8002564:	61bb      	str	r3, [r7, #24]
  return result;
 8002566:	69bb      	ldr	r3, [r7, #24]
 8002568:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 800256a:	6a3b      	ldr	r3, [r7, #32]
 800256c:	2b00      	cmp	r3, #0
 800256e:	d101      	bne.n	8002574 <HAL_ADC_ConfigChannel+0x654>
    return 32U;
 8002570:	2320      	movs	r3, #32
 8002572:	e003      	b.n	800257c <HAL_ADC_ConfigChannel+0x65c>
  return __builtin_clz(value);
 8002574:	6a3b      	ldr	r3, [r7, #32]
 8002576:	fab3 f383 	clz	r3, r3
 800257a:	b2db      	uxtb	r3, r3
 800257c:	3301      	adds	r3, #1
 800257e:	f003 031f 	and.w	r3, r3, #31
 8002582:	2101      	movs	r1, #1
 8002584:	fa01 f303 	lsl.w	r3, r1, r3
 8002588:	ea42 0103 	orr.w	r1, r2, r3
 800258c:	683b      	ldr	r3, [r7, #0]
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002594:	2b00      	cmp	r3, #0
 8002596:	d10d      	bne.n	80025b4 <HAL_ADC_ConfigChannel+0x694>
 8002598:	683b      	ldr	r3, [r7, #0]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	0e9b      	lsrs	r3, r3, #26
 800259e:	3301      	adds	r3, #1
 80025a0:	f003 021f 	and.w	r2, r3, #31
 80025a4:	4613      	mov	r3, r2
 80025a6:	005b      	lsls	r3, r3, #1
 80025a8:	4413      	add	r3, r2
 80025aa:	3b1e      	subs	r3, #30
 80025ac:	051b      	lsls	r3, r3, #20
 80025ae:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80025b2:	e01d      	b.n	80025f0 <HAL_ADC_ConfigChannel+0x6d0>
 80025b4:	683b      	ldr	r3, [r7, #0]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025ba:	693b      	ldr	r3, [r7, #16]
 80025bc:	fa93 f3a3 	rbit	r3, r3
 80025c0:	60fb      	str	r3, [r7, #12]
  return result;
 80025c2:	68fb      	ldr	r3, [r7, #12]
 80025c4:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 80025c6:	697b      	ldr	r3, [r7, #20]
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	d103      	bne.n	80025d4 <HAL_ADC_ConfigChannel+0x6b4>
    return 32U;
 80025cc:	2320      	movs	r3, #32
 80025ce:	e005      	b.n	80025dc <HAL_ADC_ConfigChannel+0x6bc>
 80025d0:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 80025d4:	697b      	ldr	r3, [r7, #20]
 80025d6:	fab3 f383 	clz	r3, r3
 80025da:	b2db      	uxtb	r3, r3
 80025dc:	3301      	adds	r3, #1
 80025de:	f003 021f 	and.w	r2, r3, #31
 80025e2:	4613      	mov	r3, r2
 80025e4:	005b      	lsls	r3, r3, #1
 80025e6:	4413      	add	r3, r2
 80025e8:	3b1e      	subs	r3, #30
 80025ea:	051b      	lsls	r3, r3, #20
 80025ec:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80025f0:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 80025f2:	683a      	ldr	r2, [r7, #0]
 80025f4:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80025f6:	4619      	mov	r1, r3
 80025f8:	f7ff fa74 	bl	8001ae4 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 80025fc:	683b      	ldr	r3, [r7, #0]
 80025fe:	681a      	ldr	r2, [r3, #0]
 8002600:	4b3d      	ldr	r3, [pc, #244]	; (80026f8 <HAL_ADC_ConfigChannel+0x7d8>)
 8002602:	4013      	ands	r3, r2
 8002604:	2b00      	cmp	r3, #0
 8002606:	d06c      	beq.n	80026e2 <HAL_ADC_ConfigChannel+0x7c2>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002608:	483c      	ldr	r0, [pc, #240]	; (80026fc <HAL_ADC_ConfigChannel+0x7dc>)
 800260a:	f7ff f9c9 	bl	80019a0 <LL_ADC_GetCommonPathInternalCh>
 800260e:	f8c7 00c0 	str.w	r0, [r7, #192]	; 0xc0

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002612:	683b      	ldr	r3, [r7, #0]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	4a3a      	ldr	r2, [pc, #232]	; (8002700 <HAL_ADC_ConfigChannel+0x7e0>)
 8002618:	4293      	cmp	r3, r2
 800261a:	d127      	bne.n	800266c <HAL_ADC_ConfigChannel+0x74c>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800261c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8002620:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002624:	2b00      	cmp	r3, #0
 8002626:	d121      	bne.n	800266c <HAL_ADC_ConfigChannel+0x74c>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	4a35      	ldr	r2, [pc, #212]	; (8002704 <HAL_ADC_ConfigChannel+0x7e4>)
 800262e:	4293      	cmp	r3, r2
 8002630:	d157      	bne.n	80026e2 <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002632:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8002636:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800263a:	4619      	mov	r1, r3
 800263c:	482f      	ldr	r0, [pc, #188]	; (80026fc <HAL_ADC_ConfigChannel+0x7dc>)
 800263e:	f7ff f99c 	bl	800197a <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002642:	4b31      	ldr	r3, [pc, #196]	; (8002708 <HAL_ADC_ConfigChannel+0x7e8>)
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	099b      	lsrs	r3, r3, #6
 8002648:	4a30      	ldr	r2, [pc, #192]	; (800270c <HAL_ADC_ConfigChannel+0x7ec>)
 800264a:	fba2 2303 	umull	r2, r3, r2, r3
 800264e:	099b      	lsrs	r3, r3, #6
 8002650:	1c5a      	adds	r2, r3, #1
 8002652:	4613      	mov	r3, r2
 8002654:	005b      	lsls	r3, r3, #1
 8002656:	4413      	add	r3, r2
 8002658:	009b      	lsls	r3, r3, #2
 800265a:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 800265c:	e002      	b.n	8002664 <HAL_ADC_ConfigChannel+0x744>
          {
            wait_loop_index--;
 800265e:	68bb      	ldr	r3, [r7, #8]
 8002660:	3b01      	subs	r3, #1
 8002662:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8002664:	68bb      	ldr	r3, [r7, #8]
 8002666:	2b00      	cmp	r3, #0
 8002668:	d1f9      	bne.n	800265e <HAL_ADC_ConfigChannel+0x73e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800266a:	e03a      	b.n	80026e2 <HAL_ADC_ConfigChannel+0x7c2>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 800266c:	683b      	ldr	r3, [r7, #0]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	4a27      	ldr	r2, [pc, #156]	; (8002710 <HAL_ADC_ConfigChannel+0x7f0>)
 8002672:	4293      	cmp	r3, r2
 8002674:	d113      	bne.n	800269e <HAL_ADC_ConfigChannel+0x77e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002676:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800267a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800267e:	2b00      	cmp	r3, #0
 8002680:	d10d      	bne.n	800269e <HAL_ADC_ConfigChannel+0x77e>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	4a1f      	ldr	r2, [pc, #124]	; (8002704 <HAL_ADC_ConfigChannel+0x7e4>)
 8002688:	4293      	cmp	r3, r2
 800268a:	d12a      	bne.n	80026e2 <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800268c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8002690:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002694:	4619      	mov	r1, r3
 8002696:	4819      	ldr	r0, [pc, #100]	; (80026fc <HAL_ADC_ConfigChannel+0x7dc>)
 8002698:	f7ff f96f 	bl	800197a <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800269c:	e021      	b.n	80026e2 <HAL_ADC_ConfigChannel+0x7c2>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 800269e:	683b      	ldr	r3, [r7, #0]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	4a1c      	ldr	r2, [pc, #112]	; (8002714 <HAL_ADC_ConfigChannel+0x7f4>)
 80026a4:	4293      	cmp	r3, r2
 80026a6:	d11c      	bne.n	80026e2 <HAL_ADC_ConfigChannel+0x7c2>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80026a8:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80026ac:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80026b0:	2b00      	cmp	r3, #0
 80026b2:	d116      	bne.n	80026e2 <HAL_ADC_ConfigChannel+0x7c2>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	4a12      	ldr	r2, [pc, #72]	; (8002704 <HAL_ADC_ConfigChannel+0x7e4>)
 80026ba:	4293      	cmp	r3, r2
 80026bc:	d111      	bne.n	80026e2 <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80026be:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80026c2:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80026c6:	4619      	mov	r1, r3
 80026c8:	480c      	ldr	r0, [pc, #48]	; (80026fc <HAL_ADC_ConfigChannel+0x7dc>)
 80026ca:	f7ff f956 	bl	800197a <LL_ADC_SetCommonPathInternalCh>
 80026ce:	e008      	b.n	80026e2 <HAL_ADC_ConfigChannel+0x7c2>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80026d4:	f043 0220 	orr.w	r2, r3, #32
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 80026dc:	2301      	movs	r3, #1
 80026de:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	2200      	movs	r2, #0
 80026e6:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Return function status */
  return tmp_hal_status;
 80026ea:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 80026ee:	4618      	mov	r0, r3
 80026f0:	37d8      	adds	r7, #216	; 0xd8
 80026f2:	46bd      	mov	sp, r7
 80026f4:	bd80      	pop	{r7, pc}
 80026f6:	bf00      	nop
 80026f8:	80080000 	.word	0x80080000
 80026fc:	50040300 	.word	0x50040300
 8002700:	c7520000 	.word	0xc7520000
 8002704:	50040000 	.word	0x50040000
 8002708:	20000000 	.word	0x20000000
 800270c:	053e2d63 	.word	0x053e2d63
 8002710:	cb840000 	.word	0xcb840000
 8002714:	80000001 	.word	0x80000001

08002718 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002718:	b480      	push	{r7}
 800271a:	b085      	sub	sp, #20
 800271c:	af00      	add	r7, sp, #0
 800271e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	f003 0307 	and.w	r3, r3, #7
 8002726:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002728:	4b0c      	ldr	r3, [pc, #48]	; (800275c <__NVIC_SetPriorityGrouping+0x44>)
 800272a:	68db      	ldr	r3, [r3, #12]
 800272c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800272e:	68ba      	ldr	r2, [r7, #8]
 8002730:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002734:	4013      	ands	r3, r2
 8002736:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002738:	68fb      	ldr	r3, [r7, #12]
 800273a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800273c:	68bb      	ldr	r3, [r7, #8]
 800273e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002740:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002744:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002748:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800274a:	4a04      	ldr	r2, [pc, #16]	; (800275c <__NVIC_SetPriorityGrouping+0x44>)
 800274c:	68bb      	ldr	r3, [r7, #8]
 800274e:	60d3      	str	r3, [r2, #12]
}
 8002750:	bf00      	nop
 8002752:	3714      	adds	r7, #20
 8002754:	46bd      	mov	sp, r7
 8002756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800275a:	4770      	bx	lr
 800275c:	e000ed00 	.word	0xe000ed00

08002760 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002760:	b480      	push	{r7}
 8002762:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002764:	4b04      	ldr	r3, [pc, #16]	; (8002778 <__NVIC_GetPriorityGrouping+0x18>)
 8002766:	68db      	ldr	r3, [r3, #12]
 8002768:	0a1b      	lsrs	r3, r3, #8
 800276a:	f003 0307 	and.w	r3, r3, #7
}
 800276e:	4618      	mov	r0, r3
 8002770:	46bd      	mov	sp, r7
 8002772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002776:	4770      	bx	lr
 8002778:	e000ed00 	.word	0xe000ed00

0800277c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800277c:	b480      	push	{r7}
 800277e:	b083      	sub	sp, #12
 8002780:	af00      	add	r7, sp, #0
 8002782:	4603      	mov	r3, r0
 8002784:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002786:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800278a:	2b00      	cmp	r3, #0
 800278c:	db0b      	blt.n	80027a6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800278e:	79fb      	ldrb	r3, [r7, #7]
 8002790:	f003 021f 	and.w	r2, r3, #31
 8002794:	4907      	ldr	r1, [pc, #28]	; (80027b4 <__NVIC_EnableIRQ+0x38>)
 8002796:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800279a:	095b      	lsrs	r3, r3, #5
 800279c:	2001      	movs	r0, #1
 800279e:	fa00 f202 	lsl.w	r2, r0, r2
 80027a2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80027a6:	bf00      	nop
 80027a8:	370c      	adds	r7, #12
 80027aa:	46bd      	mov	sp, r7
 80027ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027b0:	4770      	bx	lr
 80027b2:	bf00      	nop
 80027b4:	e000e100 	.word	0xe000e100

080027b8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80027b8:	b480      	push	{r7}
 80027ba:	b083      	sub	sp, #12
 80027bc:	af00      	add	r7, sp, #0
 80027be:	4603      	mov	r3, r0
 80027c0:	6039      	str	r1, [r7, #0]
 80027c2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80027c4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027c8:	2b00      	cmp	r3, #0
 80027ca:	db0a      	blt.n	80027e2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80027cc:	683b      	ldr	r3, [r7, #0]
 80027ce:	b2da      	uxtb	r2, r3
 80027d0:	490c      	ldr	r1, [pc, #48]	; (8002804 <__NVIC_SetPriority+0x4c>)
 80027d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027d6:	0112      	lsls	r2, r2, #4
 80027d8:	b2d2      	uxtb	r2, r2
 80027da:	440b      	add	r3, r1
 80027dc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80027e0:	e00a      	b.n	80027f8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80027e2:	683b      	ldr	r3, [r7, #0]
 80027e4:	b2da      	uxtb	r2, r3
 80027e6:	4908      	ldr	r1, [pc, #32]	; (8002808 <__NVIC_SetPriority+0x50>)
 80027e8:	79fb      	ldrb	r3, [r7, #7]
 80027ea:	f003 030f 	and.w	r3, r3, #15
 80027ee:	3b04      	subs	r3, #4
 80027f0:	0112      	lsls	r2, r2, #4
 80027f2:	b2d2      	uxtb	r2, r2
 80027f4:	440b      	add	r3, r1
 80027f6:	761a      	strb	r2, [r3, #24]
}
 80027f8:	bf00      	nop
 80027fa:	370c      	adds	r7, #12
 80027fc:	46bd      	mov	sp, r7
 80027fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002802:	4770      	bx	lr
 8002804:	e000e100 	.word	0xe000e100
 8002808:	e000ed00 	.word	0xe000ed00

0800280c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800280c:	b480      	push	{r7}
 800280e:	b089      	sub	sp, #36	; 0x24
 8002810:	af00      	add	r7, sp, #0
 8002812:	60f8      	str	r0, [r7, #12]
 8002814:	60b9      	str	r1, [r7, #8]
 8002816:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002818:	68fb      	ldr	r3, [r7, #12]
 800281a:	f003 0307 	and.w	r3, r3, #7
 800281e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002820:	69fb      	ldr	r3, [r7, #28]
 8002822:	f1c3 0307 	rsb	r3, r3, #7
 8002826:	2b04      	cmp	r3, #4
 8002828:	bf28      	it	cs
 800282a:	2304      	movcs	r3, #4
 800282c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800282e:	69fb      	ldr	r3, [r7, #28]
 8002830:	3304      	adds	r3, #4
 8002832:	2b06      	cmp	r3, #6
 8002834:	d902      	bls.n	800283c <NVIC_EncodePriority+0x30>
 8002836:	69fb      	ldr	r3, [r7, #28]
 8002838:	3b03      	subs	r3, #3
 800283a:	e000      	b.n	800283e <NVIC_EncodePriority+0x32>
 800283c:	2300      	movs	r3, #0
 800283e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002840:	f04f 32ff 	mov.w	r2, #4294967295
 8002844:	69bb      	ldr	r3, [r7, #24]
 8002846:	fa02 f303 	lsl.w	r3, r2, r3
 800284a:	43da      	mvns	r2, r3
 800284c:	68bb      	ldr	r3, [r7, #8]
 800284e:	401a      	ands	r2, r3
 8002850:	697b      	ldr	r3, [r7, #20]
 8002852:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002854:	f04f 31ff 	mov.w	r1, #4294967295
 8002858:	697b      	ldr	r3, [r7, #20]
 800285a:	fa01 f303 	lsl.w	r3, r1, r3
 800285e:	43d9      	mvns	r1, r3
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002864:	4313      	orrs	r3, r2
         );
}
 8002866:	4618      	mov	r0, r3
 8002868:	3724      	adds	r7, #36	; 0x24
 800286a:	46bd      	mov	sp, r7
 800286c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002870:	4770      	bx	lr
	...

08002874 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002874:	b580      	push	{r7, lr}
 8002876:	b082      	sub	sp, #8
 8002878:	af00      	add	r7, sp, #0
 800287a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	3b01      	subs	r3, #1
 8002880:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002884:	d301      	bcc.n	800288a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002886:	2301      	movs	r3, #1
 8002888:	e00f      	b.n	80028aa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800288a:	4a0a      	ldr	r2, [pc, #40]	; (80028b4 <SysTick_Config+0x40>)
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	3b01      	subs	r3, #1
 8002890:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002892:	210f      	movs	r1, #15
 8002894:	f04f 30ff 	mov.w	r0, #4294967295
 8002898:	f7ff ff8e 	bl	80027b8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800289c:	4b05      	ldr	r3, [pc, #20]	; (80028b4 <SysTick_Config+0x40>)
 800289e:	2200      	movs	r2, #0
 80028a0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80028a2:	4b04      	ldr	r3, [pc, #16]	; (80028b4 <SysTick_Config+0x40>)
 80028a4:	2207      	movs	r2, #7
 80028a6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80028a8:	2300      	movs	r3, #0
}
 80028aa:	4618      	mov	r0, r3
 80028ac:	3708      	adds	r7, #8
 80028ae:	46bd      	mov	sp, r7
 80028b0:	bd80      	pop	{r7, pc}
 80028b2:	bf00      	nop
 80028b4:	e000e010 	.word	0xe000e010

080028b8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80028b8:	b580      	push	{r7, lr}
 80028ba:	b082      	sub	sp, #8
 80028bc:	af00      	add	r7, sp, #0
 80028be:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80028c0:	6878      	ldr	r0, [r7, #4]
 80028c2:	f7ff ff29 	bl	8002718 <__NVIC_SetPriorityGrouping>
}
 80028c6:	bf00      	nop
 80028c8:	3708      	adds	r7, #8
 80028ca:	46bd      	mov	sp, r7
 80028cc:	bd80      	pop	{r7, pc}

080028ce <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80028ce:	b580      	push	{r7, lr}
 80028d0:	b086      	sub	sp, #24
 80028d2:	af00      	add	r7, sp, #0
 80028d4:	4603      	mov	r3, r0
 80028d6:	60b9      	str	r1, [r7, #8]
 80028d8:	607a      	str	r2, [r7, #4]
 80028da:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80028dc:	2300      	movs	r3, #0
 80028de:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80028e0:	f7ff ff3e 	bl	8002760 <__NVIC_GetPriorityGrouping>
 80028e4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80028e6:	687a      	ldr	r2, [r7, #4]
 80028e8:	68b9      	ldr	r1, [r7, #8]
 80028ea:	6978      	ldr	r0, [r7, #20]
 80028ec:	f7ff ff8e 	bl	800280c <NVIC_EncodePriority>
 80028f0:	4602      	mov	r2, r0
 80028f2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80028f6:	4611      	mov	r1, r2
 80028f8:	4618      	mov	r0, r3
 80028fa:	f7ff ff5d 	bl	80027b8 <__NVIC_SetPriority>
}
 80028fe:	bf00      	nop
 8002900:	3718      	adds	r7, #24
 8002902:	46bd      	mov	sp, r7
 8002904:	bd80      	pop	{r7, pc}

08002906 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002906:	b580      	push	{r7, lr}
 8002908:	b082      	sub	sp, #8
 800290a:	af00      	add	r7, sp, #0
 800290c:	4603      	mov	r3, r0
 800290e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002910:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002914:	4618      	mov	r0, r3
 8002916:	f7ff ff31 	bl	800277c <__NVIC_EnableIRQ>
}
 800291a:	bf00      	nop
 800291c:	3708      	adds	r7, #8
 800291e:	46bd      	mov	sp, r7
 8002920:	bd80      	pop	{r7, pc}

08002922 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002922:	b580      	push	{r7, lr}
 8002924:	b082      	sub	sp, #8
 8002926:	af00      	add	r7, sp, #0
 8002928:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800292a:	6878      	ldr	r0, [r7, #4]
 800292c:	f7ff ffa2 	bl	8002874 <SysTick_Config>
 8002930:	4603      	mov	r3, r0
}
 8002932:	4618      	mov	r0, r3
 8002934:	3708      	adds	r7, #8
 8002936:	46bd      	mov	sp, r7
 8002938:	bd80      	pop	{r7, pc}
	...

0800293c <HAL_DFSDM_ChannelInit>:
  *         in the DFSDM_ChannelInitTypeDef structure and initialize the associated handle.
  * @param  hdfsdm_channel DFSDM channel handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DFSDM_ChannelInit(DFSDM_Channel_HandleTypeDef *hdfsdm_channel)
{
 800293c:	b580      	push	{r7, lr}
 800293e:	b082      	sub	sp, #8
 8002940:	af00      	add	r7, sp, #0
 8002942:	6078      	str	r0, [r7, #4]
  /* Check DFSDM Channel handle */
  if (hdfsdm_channel == NULL)
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	2b00      	cmp	r3, #0
 8002948:	d101      	bne.n	800294e <HAL_DFSDM_ChannelInit+0x12>
  {
    return HAL_ERROR;
 800294a:	2301      	movs	r3, #1
 800294c:	e0ac      	b.n	8002aa8 <HAL_DFSDM_ChannelInit+0x16c>
  assert_param(IS_DFSDM_CHANNEL_FILTER_OVS_RATIO(hdfsdm_channel->Init.Awd.Oversampling));
  assert_param(IS_DFSDM_CHANNEL_OFFSET(hdfsdm_channel->Init.Offset));
  assert_param(IS_DFSDM_CHANNEL_RIGHT_BIT_SHIFT(hdfsdm_channel->Init.RightBitShift));

  /* Check that channel has not been already initialized */
  if (a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] != NULL)
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	4618      	mov	r0, r3
 8002954:	f000 f8b2 	bl	8002abc <DFSDM_GetChannelFromInstance>
 8002958:	4603      	mov	r3, r0
 800295a:	4a55      	ldr	r2, [pc, #340]	; (8002ab0 <HAL_DFSDM_ChannelInit+0x174>)
 800295c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002960:	2b00      	cmp	r3, #0
 8002962:	d001      	beq.n	8002968 <HAL_DFSDM_ChannelInit+0x2c>
  {
    return HAL_ERROR;
 8002964:	2301      	movs	r3, #1
 8002966:	e09f      	b.n	8002aa8 <HAL_DFSDM_ChannelInit+0x16c>
    hdfsdm_channel->MspInitCallback = HAL_DFSDM_ChannelMspInit;
  }
  hdfsdm_channel->MspInitCallback(hdfsdm_channel);
#else
  /* Call MSP init function */
  HAL_DFSDM_ChannelMspInit(hdfsdm_channel);
 8002968:	6878      	ldr	r0, [r7, #4]
 800296a:	f7fe fbb5 	bl	80010d8 <HAL_DFSDM_ChannelMspInit>
#endif

  /* Update the channel counter */
  v_dfsdm1ChannelCounter++;
 800296e:	4b51      	ldr	r3, [pc, #324]	; (8002ab4 <HAL_DFSDM_ChannelInit+0x178>)
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	3301      	adds	r3, #1
 8002974:	4a4f      	ldr	r2, [pc, #316]	; (8002ab4 <HAL_DFSDM_ChannelInit+0x178>)
 8002976:	6013      	str	r3, [r2, #0]

  /* Configure output serial clock and enable global DFSDM interface only for first channel */
  if (v_dfsdm1ChannelCounter == 1U)
 8002978:	4b4e      	ldr	r3, [pc, #312]	; (8002ab4 <HAL_DFSDM_ChannelInit+0x178>)
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	2b01      	cmp	r3, #1
 800297e:	d125      	bne.n	80029cc <HAL_DFSDM_ChannelInit+0x90>
  {
    assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK(hdfsdm_channel->Init.OutputClock.Selection));
    /* Set the output serial clock source */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTSRC);
 8002980:	4b4d      	ldr	r3, [pc, #308]	; (8002ab8 <HAL_DFSDM_ChannelInit+0x17c>)
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	4a4c      	ldr	r2, [pc, #304]	; (8002ab8 <HAL_DFSDM_ChannelInit+0x17c>)
 8002986:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800298a:	6013      	str	r3, [r2, #0]
    DFSDM1_Channel0->CHCFGR1 |= hdfsdm_channel->Init.OutputClock.Selection;
 800298c:	4b4a      	ldr	r3, [pc, #296]	; (8002ab8 <HAL_DFSDM_ChannelInit+0x17c>)
 800298e:	681a      	ldr	r2, [r3, #0]
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	689b      	ldr	r3, [r3, #8]
 8002994:	4948      	ldr	r1, [pc, #288]	; (8002ab8 <HAL_DFSDM_ChannelInit+0x17c>)
 8002996:	4313      	orrs	r3, r2
 8002998:	600b      	str	r3, [r1, #0]

    /* Reset clock divider */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTDIV);
 800299a:	4b47      	ldr	r3, [pc, #284]	; (8002ab8 <HAL_DFSDM_ChannelInit+0x17c>)
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	4a46      	ldr	r2, [pc, #280]	; (8002ab8 <HAL_DFSDM_ChannelInit+0x17c>)
 80029a0:	f423 037f 	bic.w	r3, r3, #16711680	; 0xff0000
 80029a4:	6013      	str	r3, [r2, #0]
    if (hdfsdm_channel->Init.OutputClock.Activation == ENABLE)
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	791b      	ldrb	r3, [r3, #4]
 80029aa:	2b01      	cmp	r3, #1
 80029ac:	d108      	bne.n	80029c0 <HAL_DFSDM_ChannelInit+0x84>
    {
      assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK_DIVIDER(hdfsdm_channel->Init.OutputClock.Divider));
      /* Set the output clock divider */
      DFSDM1_Channel0->CHCFGR1 |= (uint32_t)((hdfsdm_channel->Init.OutputClock.Divider - 1U) <<
 80029ae:	4b42      	ldr	r3, [pc, #264]	; (8002ab8 <HAL_DFSDM_ChannelInit+0x17c>)
 80029b0:	681a      	ldr	r2, [r3, #0]
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	68db      	ldr	r3, [r3, #12]
 80029b6:	3b01      	subs	r3, #1
 80029b8:	041b      	lsls	r3, r3, #16
 80029ba:	493f      	ldr	r1, [pc, #252]	; (8002ab8 <HAL_DFSDM_ChannelInit+0x17c>)
 80029bc:	4313      	orrs	r3, r2
 80029be:	600b      	str	r3, [r1, #0]
                                             DFSDM_CHCFGR1_CKOUTDIV_Pos);
    }

    /* enable the DFSDM global interface */
    DFSDM1_Channel0->CHCFGR1 |= DFSDM_CHCFGR1_DFSDMEN;
 80029c0:	4b3d      	ldr	r3, [pc, #244]	; (8002ab8 <HAL_DFSDM_ChannelInit+0x17c>)
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	4a3c      	ldr	r2, [pc, #240]	; (8002ab8 <HAL_DFSDM_ChannelInit+0x17c>)
 80029c6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80029ca:	6013      	str	r3, [r2, #0]
  }

  /* Set channel input parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_DATPACK | DFSDM_CHCFGR1_DATMPX |
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	681a      	ldr	r2, [r3, #0]
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	f422 4271 	bic.w	r2, r2, #61696	; 0xf100
 80029da:	601a      	str	r2, [r3, #0]
                                         DFSDM_CHCFGR1_CHINSEL);
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	6819      	ldr	r1, [r3, #0]
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	691a      	ldr	r2, [r3, #16]
                                        hdfsdm_channel->Init.Input.DataPacking |
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	695b      	ldr	r3, [r3, #20]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 80029ea:	431a      	orrs	r2, r3
                                        hdfsdm_channel->Init.Input.Pins);
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	699b      	ldr	r3, [r3, #24]
                                        hdfsdm_channel->Init.Input.DataPacking |
 80029f0:	431a      	orrs	r2, r3
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	430a      	orrs	r2, r1
 80029f8:	601a      	str	r2, [r3, #0]

  /* Set serial interface parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_SITP | DFSDM_CHCFGR1_SPICKSEL);
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	681a      	ldr	r2, [r3, #0]
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	f022 020f 	bic.w	r2, r2, #15
 8002a08:	601a      	str	r2, [r3, #0]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	6819      	ldr	r1, [r3, #0]
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	69da      	ldr	r2, [r3, #28]
                                        hdfsdm_channel->Init.SerialInterface.SpiClock);
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	6a1b      	ldr	r3, [r3, #32]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 8002a18:	431a      	orrs	r2, r3
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	430a      	orrs	r2, r1
 8002a20:	601a      	str	r2, [r3, #0]

  /* Set analog watchdog parameters */
  hdfsdm_channel->Instance->CHAWSCDR &= ~(DFSDM_CHAWSCDR_AWFORD | DFSDM_CHAWSCDR_AWFOSR);
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	689a      	ldr	r2, [r3, #8]
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	f422 025f 	bic.w	r2, r2, #14614528	; 0xdf0000
 8002a30:	609a      	str	r2, [r3, #8]
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	6899      	ldr	r1, [r3, #8]
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
                                         ((hdfsdm_channel->Init.Awd.Oversampling - 1U) << DFSDM_CHAWSCDR_AWFOSR_Pos));
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a40:	3b01      	subs	r3, #1
 8002a42:	041b      	lsls	r3, r3, #16
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 8002a44:	431a      	orrs	r2, r3
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	430a      	orrs	r2, r1
 8002a4c:	609a      	str	r2, [r3, #8]

  /* Set channel offset and right bit shift */
  hdfsdm_channel->Instance->CHCFGR2 &= ~(DFSDM_CHCFGR2_OFFSET | DFSDM_CHCFGR2_DTRBS);
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	685a      	ldr	r2, [r3, #4]
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	f002 0207 	and.w	r2, r2, #7
 8002a5c:	605a      	str	r2, [r3, #4]
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	6859      	ldr	r1, [r3, #4]
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a68:	021a      	lsls	r2, r3, #8
                                        (hdfsdm_channel->Init.RightBitShift << DFSDM_CHCFGR2_DTRBS_Pos));
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a6e:	00db      	lsls	r3, r3, #3
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 8002a70:	431a      	orrs	r2, r3
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	430a      	orrs	r2, r1
 8002a78:	605a      	str	r2, [r3, #4]

  /* Enable DFSDM channel */
  hdfsdm_channel->Instance->CHCFGR1 |= DFSDM_CHCFGR1_CHEN;
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	681a      	ldr	r2, [r3, #0]
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002a88:	601a      	str	r2, [r3, #0]

  /* Set DFSDM Channel to ready state */
  hdfsdm_channel->State = HAL_DFSDM_CHANNEL_STATE_READY;
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	2201      	movs	r2, #1
 8002a8e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Store channel handle in DFSDM channel handle table */
  a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] = hdfsdm_channel;
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	4618      	mov	r0, r3
 8002a98:	f000 f810 	bl	8002abc <DFSDM_GetChannelFromInstance>
 8002a9c:	4602      	mov	r2, r0
 8002a9e:	4904      	ldr	r1, [pc, #16]	; (8002ab0 <HAL_DFSDM_ChannelInit+0x174>)
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	f841 3022 	str.w	r3, [r1, r2, lsl #2]

  return HAL_OK;
 8002aa6:	2300      	movs	r3, #0
}
 8002aa8:	4618      	mov	r0, r3
 8002aaa:	3708      	adds	r7, #8
 8002aac:	46bd      	mov	sp, r7
 8002aae:	bd80      	pop	{r7, pc}
 8002ab0:	200004e4 	.word	0x200004e4
 8002ab4:	200004e0 	.word	0x200004e0
 8002ab8:	40016000 	.word	0x40016000

08002abc <DFSDM_GetChannelFromInstance>:
  * @brief  This function allows to get the channel number from channel instance.
  * @param  Instance DFSDM channel instance.
  * @retval Channel number.
  */
static uint32_t DFSDM_GetChannelFromInstance(const DFSDM_Channel_TypeDef *Instance)
{
 8002abc:	b480      	push	{r7}
 8002abe:	b085      	sub	sp, #20
 8002ac0:	af00      	add	r7, sp, #0
 8002ac2:	6078      	str	r0, [r7, #4]
  uint32_t channel;

  /* Get channel from instance */
  if (Instance == DFSDM1_Channel0)
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	4a1c      	ldr	r2, [pc, #112]	; (8002b38 <DFSDM_GetChannelFromInstance+0x7c>)
 8002ac8:	4293      	cmp	r3, r2
 8002aca:	d102      	bne.n	8002ad2 <DFSDM_GetChannelFromInstance+0x16>
  {
    channel = 0;
 8002acc:	2300      	movs	r3, #0
 8002ace:	60fb      	str	r3, [r7, #12]
 8002ad0:	e02b      	b.n	8002b2a <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel1)
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	4a19      	ldr	r2, [pc, #100]	; (8002b3c <DFSDM_GetChannelFromInstance+0x80>)
 8002ad6:	4293      	cmp	r3, r2
 8002ad8:	d102      	bne.n	8002ae0 <DFSDM_GetChannelFromInstance+0x24>
  {
    channel = 1;
 8002ada:	2301      	movs	r3, #1
 8002adc:	60fb      	str	r3, [r7, #12]
 8002ade:	e024      	b.n	8002b2a <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel2)
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	4a17      	ldr	r2, [pc, #92]	; (8002b40 <DFSDM_GetChannelFromInstance+0x84>)
 8002ae4:	4293      	cmp	r3, r2
 8002ae6:	d102      	bne.n	8002aee <DFSDM_GetChannelFromInstance+0x32>
  {
    channel = 2;
 8002ae8:	2302      	movs	r3, #2
 8002aea:	60fb      	str	r3, [r7, #12]
 8002aec:	e01d      	b.n	8002b2a <DFSDM_GetChannelFromInstance+0x6e>
  }
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  else if (Instance == DFSDM1_Channel4)
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	4a14      	ldr	r2, [pc, #80]	; (8002b44 <DFSDM_GetChannelFromInstance+0x88>)
 8002af2:	4293      	cmp	r3, r2
 8002af4:	d102      	bne.n	8002afc <DFSDM_GetChannelFromInstance+0x40>
  {
    channel = 4;
 8002af6:	2304      	movs	r3, #4
 8002af8:	60fb      	str	r3, [r7, #12]
 8002afa:	e016      	b.n	8002b2a <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel5)
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	4a12      	ldr	r2, [pc, #72]	; (8002b48 <DFSDM_GetChannelFromInstance+0x8c>)
 8002b00:	4293      	cmp	r3, r2
 8002b02:	d102      	bne.n	8002b0a <DFSDM_GetChannelFromInstance+0x4e>
  {
    channel = 5;
 8002b04:	2305      	movs	r3, #5
 8002b06:	60fb      	str	r3, [r7, #12]
 8002b08:	e00f      	b.n	8002b2a <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel6)
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	4a0f      	ldr	r2, [pc, #60]	; (8002b4c <DFSDM_GetChannelFromInstance+0x90>)
 8002b0e:	4293      	cmp	r3, r2
 8002b10:	d102      	bne.n	8002b18 <DFSDM_GetChannelFromInstance+0x5c>
  {
    channel = 6;
 8002b12:	2306      	movs	r3, #6
 8002b14:	60fb      	str	r3, [r7, #12]
 8002b16:	e008      	b.n	8002b2a <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel7)
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	4a0d      	ldr	r2, [pc, #52]	; (8002b50 <DFSDM_GetChannelFromInstance+0x94>)
 8002b1c:	4293      	cmp	r3, r2
 8002b1e:	d102      	bne.n	8002b26 <DFSDM_GetChannelFromInstance+0x6a>
  {
    channel = 7;
 8002b20:	2307      	movs	r3, #7
 8002b22:	60fb      	str	r3, [r7, #12]
 8002b24:	e001      	b.n	8002b2a <DFSDM_GetChannelFromInstance+0x6e>
  }
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx || STM32L496xx || STM32L4A6xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  else /* DFSDM1_Channel3 */
  {
    channel = 3;
 8002b26:	2303      	movs	r3, #3
 8002b28:	60fb      	str	r3, [r7, #12]
  }

  return channel;
 8002b2a:	68fb      	ldr	r3, [r7, #12]
}
 8002b2c:	4618      	mov	r0, r3
 8002b2e:	3714      	adds	r7, #20
 8002b30:	46bd      	mov	sp, r7
 8002b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b36:	4770      	bx	lr
 8002b38:	40016000 	.word	0x40016000
 8002b3c:	40016020 	.word	0x40016020
 8002b40:	40016040 	.word	0x40016040
 8002b44:	40016080 	.word	0x40016080
 8002b48:	400160a0 	.word	0x400160a0
 8002b4c:	400160c0 	.word	0x400160c0
 8002b50:	400160e0 	.word	0x400160e0

08002b54 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002b54:	b480      	push	{r7}
 8002b56:	b087      	sub	sp, #28
 8002b58:	af00      	add	r7, sp, #0
 8002b5a:	6078      	str	r0, [r7, #4]
 8002b5c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002b5e:	2300      	movs	r3, #0
 8002b60:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002b62:	e166      	b.n	8002e32 <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002b64:	683b      	ldr	r3, [r7, #0]
 8002b66:	681a      	ldr	r2, [r3, #0]
 8002b68:	2101      	movs	r1, #1
 8002b6a:	697b      	ldr	r3, [r7, #20]
 8002b6c:	fa01 f303 	lsl.w	r3, r1, r3
 8002b70:	4013      	ands	r3, r2
 8002b72:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002b74:	68fb      	ldr	r3, [r7, #12]
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	f000 8158 	beq.w	8002e2c <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002b7c:	683b      	ldr	r3, [r7, #0]
 8002b7e:	685b      	ldr	r3, [r3, #4]
 8002b80:	f003 0303 	and.w	r3, r3, #3
 8002b84:	2b01      	cmp	r3, #1
 8002b86:	d005      	beq.n	8002b94 <HAL_GPIO_Init+0x40>
 8002b88:	683b      	ldr	r3, [r7, #0]
 8002b8a:	685b      	ldr	r3, [r3, #4]
 8002b8c:	f003 0303 	and.w	r3, r3, #3
 8002b90:	2b02      	cmp	r3, #2
 8002b92:	d130      	bne.n	8002bf6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	689b      	ldr	r3, [r3, #8]
 8002b98:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002b9a:	697b      	ldr	r3, [r7, #20]
 8002b9c:	005b      	lsls	r3, r3, #1
 8002b9e:	2203      	movs	r2, #3
 8002ba0:	fa02 f303 	lsl.w	r3, r2, r3
 8002ba4:	43db      	mvns	r3, r3
 8002ba6:	693a      	ldr	r2, [r7, #16]
 8002ba8:	4013      	ands	r3, r2
 8002baa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002bac:	683b      	ldr	r3, [r7, #0]
 8002bae:	68da      	ldr	r2, [r3, #12]
 8002bb0:	697b      	ldr	r3, [r7, #20]
 8002bb2:	005b      	lsls	r3, r3, #1
 8002bb4:	fa02 f303 	lsl.w	r3, r2, r3
 8002bb8:	693a      	ldr	r2, [r7, #16]
 8002bba:	4313      	orrs	r3, r2
 8002bbc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	693a      	ldr	r2, [r7, #16]
 8002bc2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	685b      	ldr	r3, [r3, #4]
 8002bc8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002bca:	2201      	movs	r2, #1
 8002bcc:	697b      	ldr	r3, [r7, #20]
 8002bce:	fa02 f303 	lsl.w	r3, r2, r3
 8002bd2:	43db      	mvns	r3, r3
 8002bd4:	693a      	ldr	r2, [r7, #16]
 8002bd6:	4013      	ands	r3, r2
 8002bd8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002bda:	683b      	ldr	r3, [r7, #0]
 8002bdc:	685b      	ldr	r3, [r3, #4]
 8002bde:	091b      	lsrs	r3, r3, #4
 8002be0:	f003 0201 	and.w	r2, r3, #1
 8002be4:	697b      	ldr	r3, [r7, #20]
 8002be6:	fa02 f303 	lsl.w	r3, r2, r3
 8002bea:	693a      	ldr	r2, [r7, #16]
 8002bec:	4313      	orrs	r3, r2
 8002bee:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	693a      	ldr	r2, [r7, #16]
 8002bf4:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002bf6:	683b      	ldr	r3, [r7, #0]
 8002bf8:	685b      	ldr	r3, [r3, #4]
 8002bfa:	f003 0303 	and.w	r3, r3, #3
 8002bfe:	2b03      	cmp	r3, #3
 8002c00:	d017      	beq.n	8002c32 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	68db      	ldr	r3, [r3, #12]
 8002c06:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002c08:	697b      	ldr	r3, [r7, #20]
 8002c0a:	005b      	lsls	r3, r3, #1
 8002c0c:	2203      	movs	r2, #3
 8002c0e:	fa02 f303 	lsl.w	r3, r2, r3
 8002c12:	43db      	mvns	r3, r3
 8002c14:	693a      	ldr	r2, [r7, #16]
 8002c16:	4013      	ands	r3, r2
 8002c18:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002c1a:	683b      	ldr	r3, [r7, #0]
 8002c1c:	689a      	ldr	r2, [r3, #8]
 8002c1e:	697b      	ldr	r3, [r7, #20]
 8002c20:	005b      	lsls	r3, r3, #1
 8002c22:	fa02 f303 	lsl.w	r3, r2, r3
 8002c26:	693a      	ldr	r2, [r7, #16]
 8002c28:	4313      	orrs	r3, r2
 8002c2a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	693a      	ldr	r2, [r7, #16]
 8002c30:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002c32:	683b      	ldr	r3, [r7, #0]
 8002c34:	685b      	ldr	r3, [r3, #4]
 8002c36:	f003 0303 	and.w	r3, r3, #3
 8002c3a:	2b02      	cmp	r3, #2
 8002c3c:	d123      	bne.n	8002c86 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002c3e:	697b      	ldr	r3, [r7, #20]
 8002c40:	08da      	lsrs	r2, r3, #3
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	3208      	adds	r2, #8
 8002c46:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002c4a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002c4c:	697b      	ldr	r3, [r7, #20]
 8002c4e:	f003 0307 	and.w	r3, r3, #7
 8002c52:	009b      	lsls	r3, r3, #2
 8002c54:	220f      	movs	r2, #15
 8002c56:	fa02 f303 	lsl.w	r3, r2, r3
 8002c5a:	43db      	mvns	r3, r3
 8002c5c:	693a      	ldr	r2, [r7, #16]
 8002c5e:	4013      	ands	r3, r2
 8002c60:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002c62:	683b      	ldr	r3, [r7, #0]
 8002c64:	691a      	ldr	r2, [r3, #16]
 8002c66:	697b      	ldr	r3, [r7, #20]
 8002c68:	f003 0307 	and.w	r3, r3, #7
 8002c6c:	009b      	lsls	r3, r3, #2
 8002c6e:	fa02 f303 	lsl.w	r3, r2, r3
 8002c72:	693a      	ldr	r2, [r7, #16]
 8002c74:	4313      	orrs	r3, r2
 8002c76:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002c78:	697b      	ldr	r3, [r7, #20]
 8002c7a:	08da      	lsrs	r2, r3, #3
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	3208      	adds	r2, #8
 8002c80:	6939      	ldr	r1, [r7, #16]
 8002c82:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002c8c:	697b      	ldr	r3, [r7, #20]
 8002c8e:	005b      	lsls	r3, r3, #1
 8002c90:	2203      	movs	r2, #3
 8002c92:	fa02 f303 	lsl.w	r3, r2, r3
 8002c96:	43db      	mvns	r3, r3
 8002c98:	693a      	ldr	r2, [r7, #16]
 8002c9a:	4013      	ands	r3, r2
 8002c9c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002c9e:	683b      	ldr	r3, [r7, #0]
 8002ca0:	685b      	ldr	r3, [r3, #4]
 8002ca2:	f003 0203 	and.w	r2, r3, #3
 8002ca6:	697b      	ldr	r3, [r7, #20]
 8002ca8:	005b      	lsls	r3, r3, #1
 8002caa:	fa02 f303 	lsl.w	r3, r2, r3
 8002cae:	693a      	ldr	r2, [r7, #16]
 8002cb0:	4313      	orrs	r3, r2
 8002cb2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	693a      	ldr	r2, [r7, #16]
 8002cb8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002cba:	683b      	ldr	r3, [r7, #0]
 8002cbc:	685b      	ldr	r3, [r3, #4]
 8002cbe:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	f000 80b2 	beq.w	8002e2c <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002cc8:	4b61      	ldr	r3, [pc, #388]	; (8002e50 <HAL_GPIO_Init+0x2fc>)
 8002cca:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002ccc:	4a60      	ldr	r2, [pc, #384]	; (8002e50 <HAL_GPIO_Init+0x2fc>)
 8002cce:	f043 0301 	orr.w	r3, r3, #1
 8002cd2:	6613      	str	r3, [r2, #96]	; 0x60
 8002cd4:	4b5e      	ldr	r3, [pc, #376]	; (8002e50 <HAL_GPIO_Init+0x2fc>)
 8002cd6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002cd8:	f003 0301 	and.w	r3, r3, #1
 8002cdc:	60bb      	str	r3, [r7, #8]
 8002cde:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002ce0:	4a5c      	ldr	r2, [pc, #368]	; (8002e54 <HAL_GPIO_Init+0x300>)
 8002ce2:	697b      	ldr	r3, [r7, #20]
 8002ce4:	089b      	lsrs	r3, r3, #2
 8002ce6:	3302      	adds	r3, #2
 8002ce8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002cec:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002cee:	697b      	ldr	r3, [r7, #20]
 8002cf0:	f003 0303 	and.w	r3, r3, #3
 8002cf4:	009b      	lsls	r3, r3, #2
 8002cf6:	220f      	movs	r2, #15
 8002cf8:	fa02 f303 	lsl.w	r3, r2, r3
 8002cfc:	43db      	mvns	r3, r3
 8002cfe:	693a      	ldr	r2, [r7, #16]
 8002d00:	4013      	ands	r3, r2
 8002d02:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8002d0a:	d02b      	beq.n	8002d64 <HAL_GPIO_Init+0x210>
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	4a52      	ldr	r2, [pc, #328]	; (8002e58 <HAL_GPIO_Init+0x304>)
 8002d10:	4293      	cmp	r3, r2
 8002d12:	d025      	beq.n	8002d60 <HAL_GPIO_Init+0x20c>
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	4a51      	ldr	r2, [pc, #324]	; (8002e5c <HAL_GPIO_Init+0x308>)
 8002d18:	4293      	cmp	r3, r2
 8002d1a:	d01f      	beq.n	8002d5c <HAL_GPIO_Init+0x208>
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	4a50      	ldr	r2, [pc, #320]	; (8002e60 <HAL_GPIO_Init+0x30c>)
 8002d20:	4293      	cmp	r3, r2
 8002d22:	d019      	beq.n	8002d58 <HAL_GPIO_Init+0x204>
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	4a4f      	ldr	r2, [pc, #316]	; (8002e64 <HAL_GPIO_Init+0x310>)
 8002d28:	4293      	cmp	r3, r2
 8002d2a:	d013      	beq.n	8002d54 <HAL_GPIO_Init+0x200>
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	4a4e      	ldr	r2, [pc, #312]	; (8002e68 <HAL_GPIO_Init+0x314>)
 8002d30:	4293      	cmp	r3, r2
 8002d32:	d00d      	beq.n	8002d50 <HAL_GPIO_Init+0x1fc>
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	4a4d      	ldr	r2, [pc, #308]	; (8002e6c <HAL_GPIO_Init+0x318>)
 8002d38:	4293      	cmp	r3, r2
 8002d3a:	d007      	beq.n	8002d4c <HAL_GPIO_Init+0x1f8>
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	4a4c      	ldr	r2, [pc, #304]	; (8002e70 <HAL_GPIO_Init+0x31c>)
 8002d40:	4293      	cmp	r3, r2
 8002d42:	d101      	bne.n	8002d48 <HAL_GPIO_Init+0x1f4>
 8002d44:	2307      	movs	r3, #7
 8002d46:	e00e      	b.n	8002d66 <HAL_GPIO_Init+0x212>
 8002d48:	2308      	movs	r3, #8
 8002d4a:	e00c      	b.n	8002d66 <HAL_GPIO_Init+0x212>
 8002d4c:	2306      	movs	r3, #6
 8002d4e:	e00a      	b.n	8002d66 <HAL_GPIO_Init+0x212>
 8002d50:	2305      	movs	r3, #5
 8002d52:	e008      	b.n	8002d66 <HAL_GPIO_Init+0x212>
 8002d54:	2304      	movs	r3, #4
 8002d56:	e006      	b.n	8002d66 <HAL_GPIO_Init+0x212>
 8002d58:	2303      	movs	r3, #3
 8002d5a:	e004      	b.n	8002d66 <HAL_GPIO_Init+0x212>
 8002d5c:	2302      	movs	r3, #2
 8002d5e:	e002      	b.n	8002d66 <HAL_GPIO_Init+0x212>
 8002d60:	2301      	movs	r3, #1
 8002d62:	e000      	b.n	8002d66 <HAL_GPIO_Init+0x212>
 8002d64:	2300      	movs	r3, #0
 8002d66:	697a      	ldr	r2, [r7, #20]
 8002d68:	f002 0203 	and.w	r2, r2, #3
 8002d6c:	0092      	lsls	r2, r2, #2
 8002d6e:	4093      	lsls	r3, r2
 8002d70:	693a      	ldr	r2, [r7, #16]
 8002d72:	4313      	orrs	r3, r2
 8002d74:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002d76:	4937      	ldr	r1, [pc, #220]	; (8002e54 <HAL_GPIO_Init+0x300>)
 8002d78:	697b      	ldr	r3, [r7, #20]
 8002d7a:	089b      	lsrs	r3, r3, #2
 8002d7c:	3302      	adds	r3, #2
 8002d7e:	693a      	ldr	r2, [r7, #16]
 8002d80:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002d84:	4b3b      	ldr	r3, [pc, #236]	; (8002e74 <HAL_GPIO_Init+0x320>)
 8002d86:	689b      	ldr	r3, [r3, #8]
 8002d88:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002d8a:	68fb      	ldr	r3, [r7, #12]
 8002d8c:	43db      	mvns	r3, r3
 8002d8e:	693a      	ldr	r2, [r7, #16]
 8002d90:	4013      	ands	r3, r2
 8002d92:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002d94:	683b      	ldr	r3, [r7, #0]
 8002d96:	685b      	ldr	r3, [r3, #4]
 8002d98:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002d9c:	2b00      	cmp	r3, #0
 8002d9e:	d003      	beq.n	8002da8 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8002da0:	693a      	ldr	r2, [r7, #16]
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	4313      	orrs	r3, r2
 8002da6:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002da8:	4a32      	ldr	r2, [pc, #200]	; (8002e74 <HAL_GPIO_Init+0x320>)
 8002daa:	693b      	ldr	r3, [r7, #16]
 8002dac:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002dae:	4b31      	ldr	r3, [pc, #196]	; (8002e74 <HAL_GPIO_Init+0x320>)
 8002db0:	68db      	ldr	r3, [r3, #12]
 8002db2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	43db      	mvns	r3, r3
 8002db8:	693a      	ldr	r2, [r7, #16]
 8002dba:	4013      	ands	r3, r2
 8002dbc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002dbe:	683b      	ldr	r3, [r7, #0]
 8002dc0:	685b      	ldr	r3, [r3, #4]
 8002dc2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d003      	beq.n	8002dd2 <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 8002dca:	693a      	ldr	r2, [r7, #16]
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	4313      	orrs	r3, r2
 8002dd0:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002dd2:	4a28      	ldr	r2, [pc, #160]	; (8002e74 <HAL_GPIO_Init+0x320>)
 8002dd4:	693b      	ldr	r3, [r7, #16]
 8002dd6:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8002dd8:	4b26      	ldr	r3, [pc, #152]	; (8002e74 <HAL_GPIO_Init+0x320>)
 8002dda:	685b      	ldr	r3, [r3, #4]
 8002ddc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002dde:	68fb      	ldr	r3, [r7, #12]
 8002de0:	43db      	mvns	r3, r3
 8002de2:	693a      	ldr	r2, [r7, #16]
 8002de4:	4013      	ands	r3, r2
 8002de6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002de8:	683b      	ldr	r3, [r7, #0]
 8002dea:	685b      	ldr	r3, [r3, #4]
 8002dec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002df0:	2b00      	cmp	r3, #0
 8002df2:	d003      	beq.n	8002dfc <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 8002df4:	693a      	ldr	r2, [r7, #16]
 8002df6:	68fb      	ldr	r3, [r7, #12]
 8002df8:	4313      	orrs	r3, r2
 8002dfa:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002dfc:	4a1d      	ldr	r2, [pc, #116]	; (8002e74 <HAL_GPIO_Init+0x320>)
 8002dfe:	693b      	ldr	r3, [r7, #16]
 8002e00:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8002e02:	4b1c      	ldr	r3, [pc, #112]	; (8002e74 <HAL_GPIO_Init+0x320>)
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	43db      	mvns	r3, r3
 8002e0c:	693a      	ldr	r2, [r7, #16]
 8002e0e:	4013      	ands	r3, r2
 8002e10:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002e12:	683b      	ldr	r3, [r7, #0]
 8002e14:	685b      	ldr	r3, [r3, #4]
 8002e16:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d003      	beq.n	8002e26 <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 8002e1e:	693a      	ldr	r2, [r7, #16]
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	4313      	orrs	r3, r2
 8002e24:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002e26:	4a13      	ldr	r2, [pc, #76]	; (8002e74 <HAL_GPIO_Init+0x320>)
 8002e28:	693b      	ldr	r3, [r7, #16]
 8002e2a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002e2c:	697b      	ldr	r3, [r7, #20]
 8002e2e:	3301      	adds	r3, #1
 8002e30:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002e32:	683b      	ldr	r3, [r7, #0]
 8002e34:	681a      	ldr	r2, [r3, #0]
 8002e36:	697b      	ldr	r3, [r7, #20]
 8002e38:	fa22 f303 	lsr.w	r3, r2, r3
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	f47f ae91 	bne.w	8002b64 <HAL_GPIO_Init+0x10>
  }
}
 8002e42:	bf00      	nop
 8002e44:	bf00      	nop
 8002e46:	371c      	adds	r7, #28
 8002e48:	46bd      	mov	sp, r7
 8002e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e4e:	4770      	bx	lr
 8002e50:	40021000 	.word	0x40021000
 8002e54:	40010000 	.word	0x40010000
 8002e58:	48000400 	.word	0x48000400
 8002e5c:	48000800 	.word	0x48000800
 8002e60:	48000c00 	.word	0x48000c00
 8002e64:	48001000 	.word	0x48001000
 8002e68:	48001400 	.word	0x48001400
 8002e6c:	48001800 	.word	0x48001800
 8002e70:	48001c00 	.word	0x48001c00
 8002e74:	40010400 	.word	0x40010400

08002e78 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002e78:	b480      	push	{r7}
 8002e7a:	b083      	sub	sp, #12
 8002e7c:	af00      	add	r7, sp, #0
 8002e7e:	6078      	str	r0, [r7, #4]
 8002e80:	460b      	mov	r3, r1
 8002e82:	807b      	strh	r3, [r7, #2]
 8002e84:	4613      	mov	r3, r2
 8002e86:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002e88:	787b      	ldrb	r3, [r7, #1]
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	d003      	beq.n	8002e96 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002e8e:	887a      	ldrh	r2, [r7, #2]
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002e94:	e002      	b.n	8002e9c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002e96:	887a      	ldrh	r2, [r7, #2]
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002e9c:	bf00      	nop
 8002e9e:	370c      	adds	r7, #12
 8002ea0:	46bd      	mov	sp, r7
 8002ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ea6:	4770      	bx	lr

08002ea8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002ea8:	b580      	push	{r7, lr}
 8002eaa:	b082      	sub	sp, #8
 8002eac:	af00      	add	r7, sp, #0
 8002eae:	4603      	mov	r3, r0
 8002eb0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8002eb2:	4b08      	ldr	r3, [pc, #32]	; (8002ed4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002eb4:	695a      	ldr	r2, [r3, #20]
 8002eb6:	88fb      	ldrh	r3, [r7, #6]
 8002eb8:	4013      	ands	r3, r2
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d006      	beq.n	8002ecc <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002ebe:	4a05      	ldr	r2, [pc, #20]	; (8002ed4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002ec0:	88fb      	ldrh	r3, [r7, #6]
 8002ec2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002ec4:	88fb      	ldrh	r3, [r7, #6]
 8002ec6:	4618      	mov	r0, r3
 8002ec8:	f000 f806 	bl	8002ed8 <HAL_GPIO_EXTI_Callback>
  }
}
 8002ecc:	bf00      	nop
 8002ece:	3708      	adds	r7, #8
 8002ed0:	46bd      	mov	sp, r7
 8002ed2:	bd80      	pop	{r7, pc}
 8002ed4:	40010400 	.word	0x40010400

08002ed8 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002ed8:	b480      	push	{r7}
 8002eda:	b083      	sub	sp, #12
 8002edc:	af00      	add	r7, sp, #0
 8002ede:	4603      	mov	r3, r0
 8002ee0:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8002ee2:	bf00      	nop
 8002ee4:	370c      	adds	r7, #12
 8002ee6:	46bd      	mov	sp, r7
 8002ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eec:	4770      	bx	lr

08002eee <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002eee:	b580      	push	{r7, lr}
 8002ef0:	b082      	sub	sp, #8
 8002ef2:	af00      	add	r7, sp, #0
 8002ef4:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	2b00      	cmp	r3, #0
 8002efa:	d101      	bne.n	8002f00 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002efc:	2301      	movs	r3, #1
 8002efe:	e08d      	b.n	800301c <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002f06:	b2db      	uxtb	r3, r3
 8002f08:	2b00      	cmp	r3, #0
 8002f0a:	d106      	bne.n	8002f1a <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	2200      	movs	r2, #0
 8002f10:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8002f14:	6878      	ldr	r0, [r7, #4]
 8002f16:	f7fe f943 	bl	80011a0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	2224      	movs	r2, #36	; 0x24
 8002f1e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	681a      	ldr	r2, [r3, #0]
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	f022 0201 	bic.w	r2, r2, #1
 8002f30:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	685a      	ldr	r2, [r3, #4]
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002f3e:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	689a      	ldr	r2, [r3, #8]
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002f4e:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	68db      	ldr	r3, [r3, #12]
 8002f54:	2b01      	cmp	r3, #1
 8002f56:	d107      	bne.n	8002f68 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	689a      	ldr	r2, [r3, #8]
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002f64:	609a      	str	r2, [r3, #8]
 8002f66:	e006      	b.n	8002f76 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	689a      	ldr	r2, [r3, #8]
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8002f74:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	68db      	ldr	r3, [r3, #12]
 8002f7a:	2b02      	cmp	r3, #2
 8002f7c:	d108      	bne.n	8002f90 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	685a      	ldr	r2, [r3, #4]
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002f8c:	605a      	str	r2, [r3, #4]
 8002f8e:	e007      	b.n	8002fa0 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	685a      	ldr	r2, [r3, #4]
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002f9e:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	685b      	ldr	r3, [r3, #4]
 8002fa6:	687a      	ldr	r2, [r7, #4]
 8002fa8:	6812      	ldr	r2, [r2, #0]
 8002faa:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002fae:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002fb2:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	68da      	ldr	r2, [r3, #12]
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002fc2:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	691a      	ldr	r2, [r3, #16]
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	695b      	ldr	r3, [r3, #20]
 8002fcc:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	699b      	ldr	r3, [r3, #24]
 8002fd4:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	430a      	orrs	r2, r1
 8002fdc:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	69d9      	ldr	r1, [r3, #28]
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	6a1a      	ldr	r2, [r3, #32]
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	430a      	orrs	r2, r1
 8002fec:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	681a      	ldr	r2, [r3, #0]
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	f042 0201 	orr.w	r2, r2, #1
 8002ffc:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	2200      	movs	r2, #0
 8003002:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	2220      	movs	r2, #32
 8003008:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	2200      	movs	r2, #0
 8003010:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	2200      	movs	r2, #0
 8003016:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 800301a:	2300      	movs	r3, #0
}
 800301c:	4618      	mov	r0, r3
 800301e:	3708      	adds	r7, #8
 8003020:	46bd      	mov	sp, r7
 8003022:	bd80      	pop	{r7, pc}

08003024 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003024:	b480      	push	{r7}
 8003026:	b083      	sub	sp, #12
 8003028:	af00      	add	r7, sp, #0
 800302a:	6078      	str	r0, [r7, #4]
 800302c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003034:	b2db      	uxtb	r3, r3
 8003036:	2b20      	cmp	r3, #32
 8003038:	d138      	bne.n	80030ac <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003040:	2b01      	cmp	r3, #1
 8003042:	d101      	bne.n	8003048 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003044:	2302      	movs	r3, #2
 8003046:	e032      	b.n	80030ae <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	2201      	movs	r2, #1
 800304c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	2224      	movs	r2, #36	; 0x24
 8003054:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	681a      	ldr	r2, [r3, #0]
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	f022 0201 	bic.w	r2, r2, #1
 8003066:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	681a      	ldr	r2, [r3, #0]
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8003076:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	6819      	ldr	r1, [r3, #0]
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	683a      	ldr	r2, [r7, #0]
 8003084:	430a      	orrs	r2, r1
 8003086:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	681a      	ldr	r2, [r3, #0]
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	f042 0201 	orr.w	r2, r2, #1
 8003096:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	2220      	movs	r2, #32
 800309c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	2200      	movs	r2, #0
 80030a4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80030a8:	2300      	movs	r3, #0
 80030aa:	e000      	b.n	80030ae <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80030ac:	2302      	movs	r3, #2
  }
}
 80030ae:	4618      	mov	r0, r3
 80030b0:	370c      	adds	r7, #12
 80030b2:	46bd      	mov	sp, r7
 80030b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030b8:	4770      	bx	lr

080030ba <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80030ba:	b480      	push	{r7}
 80030bc:	b085      	sub	sp, #20
 80030be:	af00      	add	r7, sp, #0
 80030c0:	6078      	str	r0, [r7, #4]
 80030c2:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80030ca:	b2db      	uxtb	r3, r3
 80030cc:	2b20      	cmp	r3, #32
 80030ce:	d139      	bne.n	8003144 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80030d6:	2b01      	cmp	r3, #1
 80030d8:	d101      	bne.n	80030de <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80030da:	2302      	movs	r3, #2
 80030dc:	e033      	b.n	8003146 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	2201      	movs	r2, #1
 80030e2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	2224      	movs	r2, #36	; 0x24
 80030ea:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	681a      	ldr	r2, [r3, #0]
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	f022 0201 	bic.w	r2, r2, #1
 80030fc:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003106:	68fb      	ldr	r3, [r7, #12]
 8003108:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800310c:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800310e:	683b      	ldr	r3, [r7, #0]
 8003110:	021b      	lsls	r3, r3, #8
 8003112:	68fa      	ldr	r2, [r7, #12]
 8003114:	4313      	orrs	r3, r2
 8003116:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	68fa      	ldr	r2, [r7, #12]
 800311e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	681a      	ldr	r2, [r3, #0]
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	f042 0201 	orr.w	r2, r2, #1
 800312e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	2220      	movs	r2, #32
 8003134:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	2200      	movs	r2, #0
 800313c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003140:	2300      	movs	r3, #0
 8003142:	e000      	b.n	8003146 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003144:	2302      	movs	r3, #2
  }
}
 8003146:	4618      	mov	r0, r3
 8003148:	3714      	adds	r7, #20
 800314a:	46bd      	mov	sp, r7
 800314c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003150:	4770      	bx	lr
	...

08003154 <HAL_OSPI_Init>:
  *         in the OSPI_InitTypeDef and initialize the associated handle.
  * @param  hospi : OSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_Init(OSPI_HandleTypeDef *hospi)
{
 8003154:	b580      	push	{r7, lr}
 8003156:	b086      	sub	sp, #24
 8003158:	af02      	add	r7, sp, #8
 800315a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800315c:	2300      	movs	r3, #0
 800315e:	73fb      	strb	r3, [r7, #15]
  uint32_t tickstart = HAL_GetTick();
 8003160:	f7fe fbc8 	bl	80018f4 <HAL_GetTick>
 8003164:	60b8      	str	r0, [r7, #8]

  /* Check the OSPI handle allocation */
  if (hospi == NULL)
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	2b00      	cmp	r3, #0
 800316a:	d102      	bne.n	8003172 <HAL_OSPI_Init+0x1e>
  {
    status = HAL_ERROR;
 800316c:	2301      	movs	r3, #1
 800316e:	73fb      	strb	r3, [r7, #15]
 8003170:	e092      	b.n	8003298 <HAL_OSPI_Init+0x144>
#if   defined (OCTOSPI_DCR3_MAXTRAN)
    assert_param(IS_OSPI_MAXTRAN(hospi->Init.MaxTran));
#endif

    /* Initialize error code */
    hospi->ErrorCode = HAL_OSPI_ERROR_NONE;
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	2200      	movs	r2, #0
 8003176:	649a      	str	r2, [r3, #72]	; 0x48

    /* Check if the state is the reset state */
    if (hospi->State == HAL_OSPI_STATE_RESET)
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800317c:	2b00      	cmp	r3, #0
 800317e:	f040 808b 	bne.w	8003298 <HAL_OSPI_Init+0x144>

      /* Init the low level hardware */
      hospi->MspInitCallback(hospi);
#else
      /* Initialization of the low level hardware */
      HAL_OSPI_MspInit(hospi);
 8003182:	6878      	ldr	r0, [r7, #4]
 8003184:	f7fe f8ae 	bl	80012e4 <HAL_OSPI_MspInit>
#endif /* defined (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U) */

      /* Configure the default timeout for the OSPI memory access */
      (void)HAL_OSPI_SetTimeout(hospi, HAL_OSPI_TIMEOUT_DEFAULT_VALUE);
 8003188:	f241 3188 	movw	r1, #5000	; 0x1388
 800318c:	6878      	ldr	r0, [r7, #4]
 800318e:	f000 f88b 	bl	80032a8 <HAL_OSPI_SetTimeout>

      /* Configure memory type, device size, chip select high time, delay block bypass,
         free running clock, clock mode */
      MODIFY_REG(hospi->Instance->DCR1,
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	689a      	ldr	r2, [r3, #8]
 8003198:	4b42      	ldr	r3, [pc, #264]	; (80032a4 <HAL_OSPI_Init+0x150>)
 800319a:	4013      	ands	r3, r2
 800319c:	687a      	ldr	r2, [r7, #4]
 800319e:	68d1      	ldr	r1, [r2, #12]
 80031a0:	687a      	ldr	r2, [r7, #4]
 80031a2:	6912      	ldr	r2, [r2, #16]
 80031a4:	3a01      	subs	r2, #1
 80031a6:	0412      	lsls	r2, r2, #16
 80031a8:	4311      	orrs	r1, r2
 80031aa:	687a      	ldr	r2, [r7, #4]
 80031ac:	6952      	ldr	r2, [r2, #20]
 80031ae:	3a01      	subs	r2, #1
 80031b0:	0212      	lsls	r2, r2, #8
 80031b2:	4311      	orrs	r1, r2
 80031b4:	687a      	ldr	r2, [r7, #4]
 80031b6:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80031b8:	4311      	orrs	r1, r2
 80031ba:	687a      	ldr	r2, [r7, #4]
 80031bc:	69d2      	ldr	r2, [r2, #28]
 80031be:	4311      	orrs	r1, r2
 80031c0:	687a      	ldr	r2, [r7, #4]
 80031c2:	6812      	ldr	r2, [r2, #0]
 80031c4:	430b      	orrs	r3, r1
 80031c6:	6093      	str	r3, [r2, #8]
      /* Configure chip select boundary and maximum transfer */
      hospi->Instance->DCR3 = ((hospi->Init.ChipSelectBoundary << OCTOSPI_DCR3_CSBOUND_Pos) |
                               (hospi->Init.MaxTran << OCTOSPI_DCR3_MAXTRAN_Pos));
#else
      /* Configure chip select boundary */
      hospi->Instance->DCR3 = (hospi->Init.ChipSelectBoundary << OCTOSPI_DCR3_CSBOUND_Pos);
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	0412      	lsls	r2, r2, #16
 80031d2:	611a      	str	r2, [r3, #16]
      /* Configure refresh */
      hospi->Instance->DCR4 = hospi->Init.Refresh;
#endif

      /* Configure FIFO threshold */
      MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FTHRES, ((hospi->Init.FifoThreshold - 1U) << OCTOSPI_CR_FTHRES_Pos));
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	f423 51f8 	bic.w	r1, r3, #7936	; 0x1f00
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	685b      	ldr	r3, [r3, #4]
 80031e2:	3b01      	subs	r3, #1
 80031e4:	021a      	lsls	r2, r3, #8
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	430a      	orrs	r2, r1
 80031ec:	601a      	str	r2, [r3, #0]

      /* Wait till busy flag is reset */
      status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_BUSY, RESET, tickstart, hospi->Timeout);
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80031f2:	9300      	str	r3, [sp, #0]
 80031f4:	68bb      	ldr	r3, [r7, #8]
 80031f6:	2200      	movs	r2, #0
 80031f8:	2120      	movs	r1, #32
 80031fa:	6878      	ldr	r0, [r7, #4]
 80031fc:	f000 fb98 	bl	8003930 <OSPI_WaitFlagStateUntilTimeout>
 8003200:	4603      	mov	r3, r0
 8003202:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 8003204:	7bfb      	ldrb	r3, [r7, #15]
 8003206:	2b00      	cmp	r3, #0
 8003208:	d146      	bne.n	8003298 <HAL_OSPI_Init+0x144>
      {
        /* Configure clock prescaler */
        MODIFY_REG(hospi->Instance->DCR2, OCTOSPI_DCR2_PRESCALER,
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	68db      	ldr	r3, [r3, #12]
 8003210:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	6a1b      	ldr	r3, [r3, #32]
 8003218:	1e5a      	subs	r2, r3, #1
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	430a      	orrs	r2, r1
 8003220:	60da      	str	r2, [r3, #12]
                   ((hospi->Init.ClockPrescaler - 1U) << OCTOSPI_DCR2_PRESCALER_Pos));

        /* Configure Dual Quad mode */
        MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_DQM, hospi->Init.DualQuad);
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	f023 0140 	bic.w	r1, r3, #64	; 0x40
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	689a      	ldr	r2, [r3, #8]
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	430a      	orrs	r2, r1
 8003236:	601a      	str	r2, [r3, #0]

        /* Configure sample shifting and delay hold quarter cycle */
        MODIFY_REG(hospi->Instance->TCR, (OCTOSPI_TCR_SSHIFT | OCTOSPI_TCR_DHQC),
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8003240:	f023 41a0 	bic.w	r1, r3, #1342177280	; 0x50000000
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800324c:	431a      	orrs	r2, r3
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	430a      	orrs	r2, r1
 8003254:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
                   (hospi->Init.SampleShifting | hospi->Init.DelayHoldQuarterCycle));

        /* Enable OctoSPI */
        __HAL_OSPI_ENABLE(hospi);
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	681a      	ldr	r2, [r3, #0]
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	f042 0201 	orr.w	r2, r2, #1
 8003266:	601a      	str	r2, [r3, #0]

        /* Enable free running clock if needed : must be done after OSPI enable */
        if (hospi->Init.FreeRunningClock == HAL_OSPI_FREERUNCLK_ENABLE)
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	699b      	ldr	r3, [r3, #24]
 800326c:	2b02      	cmp	r3, #2
 800326e:	d107      	bne.n	8003280 <HAL_OSPI_Init+0x12c>
        {
          SET_BIT(hospi->Instance->DCR1, OCTOSPI_DCR1_FRCK);
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	689a      	ldr	r2, [r3, #8]
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	f042 0202 	orr.w	r2, r2, #2
 800327e:	609a      	str	r2, [r3, #8]
        }

        /* Initialize the OSPI state */
        if (hospi->Init.MemoryType == HAL_OSPI_MEMTYPE_HYPERBUS)
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	68db      	ldr	r3, [r3, #12]
 8003284:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003288:	d103      	bne.n	8003292 <HAL_OSPI_Init+0x13e>
        {
          hospi->State = HAL_OSPI_STATE_HYPERBUS_INIT;
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	2201      	movs	r2, #1
 800328e:	645a      	str	r2, [r3, #68]	; 0x44
 8003290:	e002      	b.n	8003298 <HAL_OSPI_Init+0x144>
        }
        else
        {
          hospi->State = HAL_OSPI_STATE_READY;
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	2202      	movs	r2, #2
 8003296:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
  }

  /* Return function status */
  return status;
 8003298:	7bfb      	ldrb	r3, [r7, #15]
}
 800329a:	4618      	mov	r0, r3
 800329c:	3710      	adds	r7, #16
 800329e:	46bd      	mov	sp, r7
 80032a0:	bd80      	pop	{r7, pc}
 80032a2:	bf00      	nop
 80032a4:	f8e0f8f4 	.word	0xf8e0f8f4

080032a8 <HAL_OSPI_SetTimeout>:
  * @param  hospi   : OSPI handle.
  * @param  Timeout : Timeout for the memory access.
  * @retval None
  */
HAL_StatusTypeDef HAL_OSPI_SetTimeout(OSPI_HandleTypeDef *hospi, uint32_t Timeout)
{
 80032a8:	b480      	push	{r7}
 80032aa:	b083      	sub	sp, #12
 80032ac:	af00      	add	r7, sp, #0
 80032ae:	6078      	str	r0, [r7, #4]
 80032b0:	6039      	str	r1, [r7, #0]
  hospi->Timeout = Timeout;
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	683a      	ldr	r2, [r7, #0]
 80032b6:	64da      	str	r2, [r3, #76]	; 0x4c
  return HAL_OK;
 80032b8:	2300      	movs	r3, #0
}
 80032ba:	4618      	mov	r0, r3
 80032bc:	370c      	adds	r7, #12
 80032be:	46bd      	mov	sp, r7
 80032c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032c4:	4770      	bx	lr
	...

080032c8 <HAL_OSPIM_Config>:
  * @param  cfg     : Configuration of the IO Manager for the instance
  * @param  Timeout : Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPIM_Config(OSPI_HandleTypeDef *hospi, OSPIM_CfgTypeDef *cfg, uint32_t Timeout)
{
 80032c8:	b580      	push	{r7, lr}
 80032ca:	b092      	sub	sp, #72	; 0x48
 80032cc:	af00      	add	r7, sp, #0
 80032ce:	60f8      	str	r0, [r7, #12]
 80032d0:	60b9      	str	r1, [r7, #8]
 80032d2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80032d4:	2300      	movs	r3, #0
 80032d6:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
  uint32_t instance;
  uint8_t index;
  uint8_t ospi_enabled = 0U;
 80032da:	2300      	movs	r3, #0
 80032dc:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
  assert_param(IS_OSPIM_IO_PORT(cfg->IOHighPort));
#if   defined (OCTOSPIM_CR_MUXEN)
  assert_param(IS_OSPIM_REQ2ACKTIME(cfg->Req2AckTime));
#endif

  if (hospi->Instance == OCTOSPI1)
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	4a08      	ldr	r2, [pc, #32]	; (8003308 <HAL_OSPIM_Config+0x40>)
 80032e6:	4293      	cmp	r3, r2
 80032e8:	d105      	bne.n	80032f6 <HAL_OSPIM_Config+0x2e>
  {
    instance = 0U;
 80032ea:	2300      	movs	r3, #0
 80032ec:	643b      	str	r3, [r7, #64]	; 0x40
    other_instance = 1U;
 80032ee:	2301      	movs	r3, #1
 80032f0:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
 80032f4:	e004      	b.n	8003300 <HAL_OSPIM_Config+0x38>
  }
  else
  {
    instance = 1U;
 80032f6:	2301      	movs	r3, #1
 80032f8:	643b      	str	r3, [r7, #64]	; 0x40
    other_instance = 0U;
 80032fa:	2300      	movs	r3, #0
 80032fc:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
  }

  /**************** Get current configuration of the instances ****************/
  for (index = 0U; index < OSPI_NB_INSTANCE; index++)
 8003300:	2300      	movs	r3, #0
 8003302:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 8003306:	e01f      	b.n	8003348 <HAL_OSPIM_Config+0x80>
 8003308:	a0001000 	.word	0xa0001000
  {
    if (OSPIM_GetConfig(index + 1U, &(IOM_cfg[index])) != HAL_OK)
 800330c:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8003310:	3301      	adds	r3, #1
 8003312:	b2d8      	uxtb	r0, r3
 8003314:	f897 203f 	ldrb.w	r2, [r7, #63]	; 0x3f
 8003318:	f107 0114 	add.w	r1, r7, #20
 800331c:	4613      	mov	r3, r2
 800331e:	009b      	lsls	r3, r3, #2
 8003320:	4413      	add	r3, r2
 8003322:	009b      	lsls	r3, r3, #2
 8003324:	440b      	add	r3, r1
 8003326:	4619      	mov	r1, r3
 8003328:	f000 fb3a 	bl	80039a0 <OSPIM_GetConfig>
 800332c:	4603      	mov	r3, r0
 800332e:	2b00      	cmp	r3, #0
 8003330:	d005      	beq.n	800333e <HAL_OSPIM_Config+0x76>
    {
      status = HAL_ERROR;
 8003332:	2301      	movs	r3, #1
 8003334:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
      hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_PARAM;
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	2208      	movs	r2, #8
 800333c:	649a      	str	r2, [r3, #72]	; 0x48
  for (index = 0U; index < OSPI_NB_INSTANCE; index++)
 800333e:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8003342:	3301      	adds	r3, #1
 8003344:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 8003348:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800334c:	2b01      	cmp	r3, #1
 800334e:	d9dd      	bls.n	800330c <HAL_OSPIM_Config+0x44>
    }
  }

  if (status == HAL_OK)
 8003350:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8003354:	2b00      	cmp	r3, #0
 8003356:	f040 82de 	bne.w	8003916 <HAL_OSPIM_Config+0x64e>
  {
    /********** Disable both OctoSPI to configure OctoSPI IO Manager **********/
    if ((OCTOSPI1->CR & OCTOSPI_CR_EN) != 0U)
 800335a:	4bc6      	ldr	r3, [pc, #792]	; (8003674 <HAL_OSPIM_Config+0x3ac>)
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	f003 0301 	and.w	r3, r3, #1
 8003362:	2b00      	cmp	r3, #0
 8003364:	d00b      	beq.n	800337e <HAL_OSPIM_Config+0xb6>
    {
      CLEAR_BIT(OCTOSPI1->CR, OCTOSPI_CR_EN);
 8003366:	4bc3      	ldr	r3, [pc, #780]	; (8003674 <HAL_OSPIM_Config+0x3ac>)
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	4ac2      	ldr	r2, [pc, #776]	; (8003674 <HAL_OSPIM_Config+0x3ac>)
 800336c:	f023 0301 	bic.w	r3, r3, #1
 8003370:	6013      	str	r3, [r2, #0]
      ospi_enabled |= 0x1U;
 8003372:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 8003376:	f043 0301 	orr.w	r3, r3, #1
 800337a:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
    }
    if ((OCTOSPI2->CR & OCTOSPI_CR_EN) != 0U)
 800337e:	4bbe      	ldr	r3, [pc, #760]	; (8003678 <HAL_OSPIM_Config+0x3b0>)
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	f003 0301 	and.w	r3, r3, #1
 8003386:	2b00      	cmp	r3, #0
 8003388:	d00b      	beq.n	80033a2 <HAL_OSPIM_Config+0xda>
    {
      CLEAR_BIT(OCTOSPI2->CR, OCTOSPI_CR_EN);
 800338a:	4bbb      	ldr	r3, [pc, #748]	; (8003678 <HAL_OSPIM_Config+0x3b0>)
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	4aba      	ldr	r2, [pc, #744]	; (8003678 <HAL_OSPIM_Config+0x3b0>)
 8003390:	f023 0301 	bic.w	r3, r3, #1
 8003394:	6013      	str	r3, [r2, #0]
      ospi_enabled |= 0x2U;
 8003396:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 800339a:	f043 0302 	orr.w	r3, r3, #2
 800339e:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
    }

    /***************** Deactivation of previous configuration *****************/
    CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[instance].NCSPort - 1U)], OCTOSPIM_PCR_NCSEN);
 80033a2:	49b6      	ldr	r1, [pc, #728]	; (800367c <HAL_OSPIM_Config+0x3b4>)
 80033a4:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80033a6:	4613      	mov	r3, r2
 80033a8:	009b      	lsls	r3, r3, #2
 80033aa:	4413      	add	r3, r2
 80033ac:	009b      	lsls	r3, r3, #2
 80033ae:	3348      	adds	r3, #72	; 0x48
 80033b0:	443b      	add	r3, r7
 80033b2:	3b2c      	subs	r3, #44	; 0x2c
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	3b01      	subs	r3, #1
 80033b8:	009b      	lsls	r3, r3, #2
 80033ba:	440b      	add	r3, r1
 80033bc:	6859      	ldr	r1, [r3, #4]
 80033be:	48af      	ldr	r0, [pc, #700]	; (800367c <HAL_OSPIM_Config+0x3b4>)
 80033c0:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80033c2:	4613      	mov	r3, r2
 80033c4:	009b      	lsls	r3, r3, #2
 80033c6:	4413      	add	r3, r2
 80033c8:	009b      	lsls	r3, r3, #2
 80033ca:	3348      	adds	r3, #72	; 0x48
 80033cc:	443b      	add	r3, r7
 80033ce:	3b2c      	subs	r3, #44	; 0x2c
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	3b01      	subs	r3, #1
 80033d4:	f421 7280 	bic.w	r2, r1, #256	; 0x100
 80033d8:	009b      	lsls	r3, r3, #2
 80033da:	4403      	add	r3, r0
 80033dc:	605a      	str	r2, [r3, #4]
      }
    }
    else
    {
#endif
      if (IOM_cfg[instance].ClkPort != 0U)
 80033de:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80033e0:	4613      	mov	r3, r2
 80033e2:	009b      	lsls	r3, r3, #2
 80033e4:	4413      	add	r3, r2
 80033e6:	009b      	lsls	r3, r3, #2
 80033e8:	3348      	adds	r3, #72	; 0x48
 80033ea:	443b      	add	r3, r7
 80033ec:	3b34      	subs	r3, #52	; 0x34
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	2b00      	cmp	r3, #0
 80033f2:	f000 80a1 	beq.w	8003538 <HAL_OSPIM_Config+0x270>
      {
        CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[instance].ClkPort - 1U)], OCTOSPIM_PCR_CLKEN);
 80033f6:	49a1      	ldr	r1, [pc, #644]	; (800367c <HAL_OSPIM_Config+0x3b4>)
 80033f8:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80033fa:	4613      	mov	r3, r2
 80033fc:	009b      	lsls	r3, r3, #2
 80033fe:	4413      	add	r3, r2
 8003400:	009b      	lsls	r3, r3, #2
 8003402:	3348      	adds	r3, #72	; 0x48
 8003404:	443b      	add	r3, r7
 8003406:	3b34      	subs	r3, #52	; 0x34
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	3b01      	subs	r3, #1
 800340c:	009b      	lsls	r3, r3, #2
 800340e:	440b      	add	r3, r1
 8003410:	6859      	ldr	r1, [r3, #4]
 8003412:	489a      	ldr	r0, [pc, #616]	; (800367c <HAL_OSPIM_Config+0x3b4>)
 8003414:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8003416:	4613      	mov	r3, r2
 8003418:	009b      	lsls	r3, r3, #2
 800341a:	4413      	add	r3, r2
 800341c:	009b      	lsls	r3, r3, #2
 800341e:	3348      	adds	r3, #72	; 0x48
 8003420:	443b      	add	r3, r7
 8003422:	3b34      	subs	r3, #52	; 0x34
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	3b01      	subs	r3, #1
 8003428:	f021 0201 	bic.w	r2, r1, #1
 800342c:	009b      	lsls	r3, r3, #2
 800342e:	4403      	add	r3, r0
 8003430:	605a      	str	r2, [r3, #4]
        if (IOM_cfg[instance].DQSPort != 0U)
 8003432:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8003434:	4613      	mov	r3, r2
 8003436:	009b      	lsls	r3, r3, #2
 8003438:	4413      	add	r3, r2
 800343a:	009b      	lsls	r3, r3, #2
 800343c:	3348      	adds	r3, #72	; 0x48
 800343e:	443b      	add	r3, r7
 8003440:	3b30      	subs	r3, #48	; 0x30
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	2b00      	cmp	r3, #0
 8003446:	d01d      	beq.n	8003484 <HAL_OSPIM_Config+0x1bc>
        {
          CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[instance].DQSPort - 1U)], OCTOSPIM_PCR_DQSEN);
 8003448:	498c      	ldr	r1, [pc, #560]	; (800367c <HAL_OSPIM_Config+0x3b4>)
 800344a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800344c:	4613      	mov	r3, r2
 800344e:	009b      	lsls	r3, r3, #2
 8003450:	4413      	add	r3, r2
 8003452:	009b      	lsls	r3, r3, #2
 8003454:	3348      	adds	r3, #72	; 0x48
 8003456:	443b      	add	r3, r7
 8003458:	3b30      	subs	r3, #48	; 0x30
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	3b01      	subs	r3, #1
 800345e:	009b      	lsls	r3, r3, #2
 8003460:	440b      	add	r3, r1
 8003462:	6859      	ldr	r1, [r3, #4]
 8003464:	4885      	ldr	r0, [pc, #532]	; (800367c <HAL_OSPIM_Config+0x3b4>)
 8003466:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8003468:	4613      	mov	r3, r2
 800346a:	009b      	lsls	r3, r3, #2
 800346c:	4413      	add	r3, r2
 800346e:	009b      	lsls	r3, r3, #2
 8003470:	3348      	adds	r3, #72	; 0x48
 8003472:	443b      	add	r3, r7
 8003474:	3b30      	subs	r3, #48	; 0x30
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	3b01      	subs	r3, #1
 800347a:	f021 0210 	bic.w	r2, r1, #16
 800347e:	009b      	lsls	r3, r3, #2
 8003480:	4403      	add	r3, r0
 8003482:	605a      	str	r2, [r3, #4]
        }
        if (IOM_cfg[instance].IOLowPort != HAL_OSPIM_IOPORT_NONE)
 8003484:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8003486:	4613      	mov	r3, r2
 8003488:	009b      	lsls	r3, r3, #2
 800348a:	4413      	add	r3, r2
 800348c:	009b      	lsls	r3, r3, #2
 800348e:	3348      	adds	r3, #72	; 0x48
 8003490:	443b      	add	r3, r7
 8003492:	3b28      	subs	r3, #40	; 0x28
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	2b00      	cmp	r3, #0
 8003498:	d021      	beq.n	80034de <HAL_OSPIM_Config+0x216>
        {
          CLEAR_BIT(OCTOSPIM->PCR[((IOM_cfg[instance].IOLowPort - 1U)& OSPI_IOM_PORT_MASK)], OCTOSPIM_PCR_IOLEN);
 800349a:	4978      	ldr	r1, [pc, #480]	; (800367c <HAL_OSPIM_Config+0x3b4>)
 800349c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800349e:	4613      	mov	r3, r2
 80034a0:	009b      	lsls	r3, r3, #2
 80034a2:	4413      	add	r3, r2
 80034a4:	009b      	lsls	r3, r3, #2
 80034a6:	3348      	adds	r3, #72	; 0x48
 80034a8:	443b      	add	r3, r7
 80034aa:	3b28      	subs	r3, #40	; 0x28
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	3b01      	subs	r3, #1
 80034b0:	f003 0301 	and.w	r3, r3, #1
 80034b4:	009b      	lsls	r3, r3, #2
 80034b6:	440b      	add	r3, r1
 80034b8:	6859      	ldr	r1, [r3, #4]
 80034ba:	4870      	ldr	r0, [pc, #448]	; (800367c <HAL_OSPIM_Config+0x3b4>)
 80034bc:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80034be:	4613      	mov	r3, r2
 80034c0:	009b      	lsls	r3, r3, #2
 80034c2:	4413      	add	r3, r2
 80034c4:	009b      	lsls	r3, r3, #2
 80034c6:	3348      	adds	r3, #72	; 0x48
 80034c8:	443b      	add	r3, r7
 80034ca:	3b28      	subs	r3, #40	; 0x28
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	3b01      	subs	r3, #1
 80034d0:	f003 0301 	and.w	r3, r3, #1
 80034d4:	f421 3280 	bic.w	r2, r1, #65536	; 0x10000
 80034d8:	009b      	lsls	r3, r3, #2
 80034da:	4403      	add	r3, r0
 80034dc:	605a      	str	r2, [r3, #4]
        }
        if (IOM_cfg[instance].IOHighPort != HAL_OSPIM_IOPORT_NONE)
 80034de:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80034e0:	4613      	mov	r3, r2
 80034e2:	009b      	lsls	r3, r3, #2
 80034e4:	4413      	add	r3, r2
 80034e6:	009b      	lsls	r3, r3, #2
 80034e8:	3348      	adds	r3, #72	; 0x48
 80034ea:	443b      	add	r3, r7
 80034ec:	3b24      	subs	r3, #36	; 0x24
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	d021      	beq.n	8003538 <HAL_OSPIM_Config+0x270>
        {
          CLEAR_BIT(OCTOSPIM->PCR[((IOM_cfg[instance].IOHighPort - 1U)& OSPI_IOM_PORT_MASK)], OCTOSPIM_PCR_IOHEN);
 80034f4:	4961      	ldr	r1, [pc, #388]	; (800367c <HAL_OSPIM_Config+0x3b4>)
 80034f6:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80034f8:	4613      	mov	r3, r2
 80034fa:	009b      	lsls	r3, r3, #2
 80034fc:	4413      	add	r3, r2
 80034fe:	009b      	lsls	r3, r3, #2
 8003500:	3348      	adds	r3, #72	; 0x48
 8003502:	443b      	add	r3, r7
 8003504:	3b24      	subs	r3, #36	; 0x24
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	3b01      	subs	r3, #1
 800350a:	f003 0301 	and.w	r3, r3, #1
 800350e:	009b      	lsls	r3, r3, #2
 8003510:	440b      	add	r3, r1
 8003512:	6859      	ldr	r1, [r3, #4]
 8003514:	4859      	ldr	r0, [pc, #356]	; (800367c <HAL_OSPIM_Config+0x3b4>)
 8003516:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8003518:	4613      	mov	r3, r2
 800351a:	009b      	lsls	r3, r3, #2
 800351c:	4413      	add	r3, r2
 800351e:	009b      	lsls	r3, r3, #2
 8003520:	3348      	adds	r3, #72	; 0x48
 8003522:	443b      	add	r3, r7
 8003524:	3b24      	subs	r3, #36	; 0x24
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	3b01      	subs	r3, #1
 800352a:	f003 0301 	and.w	r3, r3, #1
 800352e:	f021 7280 	bic.w	r2, r1, #16777216	; 0x1000000
 8003532:	009b      	lsls	r3, r3, #2
 8003534:	4403      	add	r3, r0
 8003536:	605a      	str	r2, [r3, #4]
#if   defined (OCTOSPIM_CR_MUXEN)
    }
#endif

    /********************* Deactivation of other instance *********************/
    if ((cfg->ClkPort == IOM_cfg[other_instance].ClkPort) || (cfg->DQSPort == IOM_cfg[other_instance].DQSPort)     ||
 8003538:	68bb      	ldr	r3, [r7, #8]
 800353a:	6819      	ldr	r1, [r3, #0]
 800353c:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 8003540:	4613      	mov	r3, r2
 8003542:	009b      	lsls	r3, r3, #2
 8003544:	4413      	add	r3, r2
 8003546:	009b      	lsls	r3, r3, #2
 8003548:	3348      	adds	r3, #72	; 0x48
 800354a:	443b      	add	r3, r7
 800354c:	3b34      	subs	r3, #52	; 0x34
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	4299      	cmp	r1, r3
 8003552:	d038      	beq.n	80035c6 <HAL_OSPIM_Config+0x2fe>
 8003554:	68bb      	ldr	r3, [r7, #8]
 8003556:	6859      	ldr	r1, [r3, #4]
 8003558:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 800355c:	4613      	mov	r3, r2
 800355e:	009b      	lsls	r3, r3, #2
 8003560:	4413      	add	r3, r2
 8003562:	009b      	lsls	r3, r3, #2
 8003564:	3348      	adds	r3, #72	; 0x48
 8003566:	443b      	add	r3, r7
 8003568:	3b30      	subs	r3, #48	; 0x30
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	4299      	cmp	r1, r3
 800356e:	d02a      	beq.n	80035c6 <HAL_OSPIM_Config+0x2fe>
        (cfg->NCSPort == IOM_cfg[other_instance].NCSPort) || (cfg->IOLowPort == IOM_cfg[other_instance].IOLowPort) ||
 8003570:	68bb      	ldr	r3, [r7, #8]
 8003572:	6899      	ldr	r1, [r3, #8]
 8003574:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 8003578:	4613      	mov	r3, r2
 800357a:	009b      	lsls	r3, r3, #2
 800357c:	4413      	add	r3, r2
 800357e:	009b      	lsls	r3, r3, #2
 8003580:	3348      	adds	r3, #72	; 0x48
 8003582:	443b      	add	r3, r7
 8003584:	3b2c      	subs	r3, #44	; 0x2c
 8003586:	681b      	ldr	r3, [r3, #0]
    if ((cfg->ClkPort == IOM_cfg[other_instance].ClkPort) || (cfg->DQSPort == IOM_cfg[other_instance].DQSPort)     ||
 8003588:	4299      	cmp	r1, r3
 800358a:	d01c      	beq.n	80035c6 <HAL_OSPIM_Config+0x2fe>
        (cfg->NCSPort == IOM_cfg[other_instance].NCSPort) || (cfg->IOLowPort == IOM_cfg[other_instance].IOLowPort) ||
 800358c:	68bb      	ldr	r3, [r7, #8]
 800358e:	68d9      	ldr	r1, [r3, #12]
 8003590:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 8003594:	4613      	mov	r3, r2
 8003596:	009b      	lsls	r3, r3, #2
 8003598:	4413      	add	r3, r2
 800359a:	009b      	lsls	r3, r3, #2
 800359c:	3348      	adds	r3, #72	; 0x48
 800359e:	443b      	add	r3, r7
 80035a0:	3b28      	subs	r3, #40	; 0x28
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	4299      	cmp	r1, r3
 80035a6:	d00e      	beq.n	80035c6 <HAL_OSPIM_Config+0x2fe>
        (cfg->IOHighPort == IOM_cfg[other_instance].IOHighPort))
 80035a8:	68bb      	ldr	r3, [r7, #8]
 80035aa:	6919      	ldr	r1, [r3, #16]
 80035ac:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 80035b0:	4613      	mov	r3, r2
 80035b2:	009b      	lsls	r3, r3, #2
 80035b4:	4413      	add	r3, r2
 80035b6:	009b      	lsls	r3, r3, #2
 80035b8:	3348      	adds	r3, #72	; 0x48
 80035ba:	443b      	add	r3, r7
 80035bc:	3b24      	subs	r3, #36	; 0x24
 80035be:	681b      	ldr	r3, [r3, #0]
        (cfg->NCSPort == IOM_cfg[other_instance].NCSPort) || (cfg->IOLowPort == IOM_cfg[other_instance].IOLowPort) ||
 80035c0:	4299      	cmp	r1, r3
 80035c2:	f040 80d3 	bne.w	800376c <HAL_OSPIM_Config+0x4a4>
        SET_BIT(OCTOSPIM->CR, OCTOSPIM_CR_MUXEN);
      }
      else
      {
#endif
        CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[other_instance].ClkPort - 1U)], OCTOSPIM_PCR_CLKEN);
 80035c6:	492d      	ldr	r1, [pc, #180]	; (800367c <HAL_OSPIM_Config+0x3b4>)
 80035c8:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 80035cc:	4613      	mov	r3, r2
 80035ce:	009b      	lsls	r3, r3, #2
 80035d0:	4413      	add	r3, r2
 80035d2:	009b      	lsls	r3, r3, #2
 80035d4:	3348      	adds	r3, #72	; 0x48
 80035d6:	443b      	add	r3, r7
 80035d8:	3b34      	subs	r3, #52	; 0x34
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	3b01      	subs	r3, #1
 80035de:	009b      	lsls	r3, r3, #2
 80035e0:	440b      	add	r3, r1
 80035e2:	6859      	ldr	r1, [r3, #4]
 80035e4:	4825      	ldr	r0, [pc, #148]	; (800367c <HAL_OSPIM_Config+0x3b4>)
 80035e6:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 80035ea:	4613      	mov	r3, r2
 80035ec:	009b      	lsls	r3, r3, #2
 80035ee:	4413      	add	r3, r2
 80035f0:	009b      	lsls	r3, r3, #2
 80035f2:	3348      	adds	r3, #72	; 0x48
 80035f4:	443b      	add	r3, r7
 80035f6:	3b34      	subs	r3, #52	; 0x34
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	3b01      	subs	r3, #1
 80035fc:	f021 0201 	bic.w	r2, r1, #1
 8003600:	009b      	lsls	r3, r3, #2
 8003602:	4403      	add	r3, r0
 8003604:	605a      	str	r2, [r3, #4]
        if (IOM_cfg[other_instance].DQSPort != 0U)
 8003606:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 800360a:	4613      	mov	r3, r2
 800360c:	009b      	lsls	r3, r3, #2
 800360e:	4413      	add	r3, r2
 8003610:	009b      	lsls	r3, r3, #2
 8003612:	3348      	adds	r3, #72	; 0x48
 8003614:	443b      	add	r3, r7
 8003616:	3b30      	subs	r3, #48	; 0x30
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	2b00      	cmp	r3, #0
 800361c:	d01f      	beq.n	800365e <HAL_OSPIM_Config+0x396>
        {
          CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[other_instance].DQSPort - 1U)], OCTOSPIM_PCR_DQSEN);
 800361e:	4917      	ldr	r1, [pc, #92]	; (800367c <HAL_OSPIM_Config+0x3b4>)
 8003620:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 8003624:	4613      	mov	r3, r2
 8003626:	009b      	lsls	r3, r3, #2
 8003628:	4413      	add	r3, r2
 800362a:	009b      	lsls	r3, r3, #2
 800362c:	3348      	adds	r3, #72	; 0x48
 800362e:	443b      	add	r3, r7
 8003630:	3b30      	subs	r3, #48	; 0x30
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	3b01      	subs	r3, #1
 8003636:	009b      	lsls	r3, r3, #2
 8003638:	440b      	add	r3, r1
 800363a:	6859      	ldr	r1, [r3, #4]
 800363c:	480f      	ldr	r0, [pc, #60]	; (800367c <HAL_OSPIM_Config+0x3b4>)
 800363e:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 8003642:	4613      	mov	r3, r2
 8003644:	009b      	lsls	r3, r3, #2
 8003646:	4413      	add	r3, r2
 8003648:	009b      	lsls	r3, r3, #2
 800364a:	3348      	adds	r3, #72	; 0x48
 800364c:	443b      	add	r3, r7
 800364e:	3b30      	subs	r3, #48	; 0x30
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	3b01      	subs	r3, #1
 8003654:	f021 0210 	bic.w	r2, r1, #16
 8003658:	009b      	lsls	r3, r3, #2
 800365a:	4403      	add	r3, r0
 800365c:	605a      	str	r2, [r3, #4]
        }
        CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[other_instance].NCSPort - 1U)], OCTOSPIM_PCR_NCSEN);
 800365e:	4907      	ldr	r1, [pc, #28]	; (800367c <HAL_OSPIM_Config+0x3b4>)
 8003660:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 8003664:	4613      	mov	r3, r2
 8003666:	009b      	lsls	r3, r3, #2
 8003668:	4413      	add	r3, r2
 800366a:	009b      	lsls	r3, r3, #2
 800366c:	3348      	adds	r3, #72	; 0x48
 800366e:	443b      	add	r3, r7
 8003670:	3b2c      	subs	r3, #44	; 0x2c
 8003672:	e005      	b.n	8003680 <HAL_OSPIM_Config+0x3b8>
 8003674:	a0001000 	.word	0xa0001000
 8003678:	a0001400 	.word	0xa0001400
 800367c:	50061c00 	.word	0x50061c00
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	3b01      	subs	r3, #1
 8003684:	009b      	lsls	r3, r3, #2
 8003686:	440b      	add	r3, r1
 8003688:	6859      	ldr	r1, [r3, #4]
 800368a:	48a6      	ldr	r0, [pc, #664]	; (8003924 <HAL_OSPIM_Config+0x65c>)
 800368c:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 8003690:	4613      	mov	r3, r2
 8003692:	009b      	lsls	r3, r3, #2
 8003694:	4413      	add	r3, r2
 8003696:	009b      	lsls	r3, r3, #2
 8003698:	3348      	adds	r3, #72	; 0x48
 800369a:	443b      	add	r3, r7
 800369c:	3b2c      	subs	r3, #44	; 0x2c
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	3b01      	subs	r3, #1
 80036a2:	f421 7280 	bic.w	r2, r1, #256	; 0x100
 80036a6:	009b      	lsls	r3, r3, #2
 80036a8:	4403      	add	r3, r0
 80036aa:	605a      	str	r2, [r3, #4]
        if (IOM_cfg[other_instance].IOLowPort != HAL_OSPIM_IOPORT_NONE)
 80036ac:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 80036b0:	4613      	mov	r3, r2
 80036b2:	009b      	lsls	r3, r3, #2
 80036b4:	4413      	add	r3, r2
 80036b6:	009b      	lsls	r3, r3, #2
 80036b8:	3348      	adds	r3, #72	; 0x48
 80036ba:	443b      	add	r3, r7
 80036bc:	3b28      	subs	r3, #40	; 0x28
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	d023      	beq.n	800370c <HAL_OSPIM_Config+0x444>
        {
          CLEAR_BIT(OCTOSPIM->PCR[((IOM_cfg[other_instance].IOLowPort - 1U)& OSPI_IOM_PORT_MASK)],
 80036c4:	4997      	ldr	r1, [pc, #604]	; (8003924 <HAL_OSPIM_Config+0x65c>)
 80036c6:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 80036ca:	4613      	mov	r3, r2
 80036cc:	009b      	lsls	r3, r3, #2
 80036ce:	4413      	add	r3, r2
 80036d0:	009b      	lsls	r3, r3, #2
 80036d2:	3348      	adds	r3, #72	; 0x48
 80036d4:	443b      	add	r3, r7
 80036d6:	3b28      	subs	r3, #40	; 0x28
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	3b01      	subs	r3, #1
 80036dc:	f003 0301 	and.w	r3, r3, #1
 80036e0:	009b      	lsls	r3, r3, #2
 80036e2:	440b      	add	r3, r1
 80036e4:	6859      	ldr	r1, [r3, #4]
 80036e6:	488f      	ldr	r0, [pc, #572]	; (8003924 <HAL_OSPIM_Config+0x65c>)
 80036e8:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 80036ec:	4613      	mov	r3, r2
 80036ee:	009b      	lsls	r3, r3, #2
 80036f0:	4413      	add	r3, r2
 80036f2:	009b      	lsls	r3, r3, #2
 80036f4:	3348      	adds	r3, #72	; 0x48
 80036f6:	443b      	add	r3, r7
 80036f8:	3b28      	subs	r3, #40	; 0x28
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	3b01      	subs	r3, #1
 80036fe:	f003 0301 	and.w	r3, r3, #1
 8003702:	f421 3280 	bic.w	r2, r1, #65536	; 0x10000
 8003706:	009b      	lsls	r3, r3, #2
 8003708:	4403      	add	r3, r0
 800370a:	605a      	str	r2, [r3, #4]
                    OCTOSPIM_PCR_IOLEN);
        }
        if (IOM_cfg[other_instance].IOHighPort != HAL_OSPIM_IOPORT_NONE)
 800370c:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 8003710:	4613      	mov	r3, r2
 8003712:	009b      	lsls	r3, r3, #2
 8003714:	4413      	add	r3, r2
 8003716:	009b      	lsls	r3, r3, #2
 8003718:	3348      	adds	r3, #72	; 0x48
 800371a:	443b      	add	r3, r7
 800371c:	3b24      	subs	r3, #36	; 0x24
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	2b00      	cmp	r3, #0
 8003722:	d023      	beq.n	800376c <HAL_OSPIM_Config+0x4a4>
        {
          CLEAR_BIT(OCTOSPIM->PCR[((IOM_cfg[other_instance].IOHighPort - 1U)& OSPI_IOM_PORT_MASK)],
 8003724:	497f      	ldr	r1, [pc, #508]	; (8003924 <HAL_OSPIM_Config+0x65c>)
 8003726:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 800372a:	4613      	mov	r3, r2
 800372c:	009b      	lsls	r3, r3, #2
 800372e:	4413      	add	r3, r2
 8003730:	009b      	lsls	r3, r3, #2
 8003732:	3348      	adds	r3, #72	; 0x48
 8003734:	443b      	add	r3, r7
 8003736:	3b24      	subs	r3, #36	; 0x24
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	3b01      	subs	r3, #1
 800373c:	f003 0301 	and.w	r3, r3, #1
 8003740:	009b      	lsls	r3, r3, #2
 8003742:	440b      	add	r3, r1
 8003744:	6859      	ldr	r1, [r3, #4]
 8003746:	4877      	ldr	r0, [pc, #476]	; (8003924 <HAL_OSPIM_Config+0x65c>)
 8003748:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 800374c:	4613      	mov	r3, r2
 800374e:	009b      	lsls	r3, r3, #2
 8003750:	4413      	add	r3, r2
 8003752:	009b      	lsls	r3, r3, #2
 8003754:	3348      	adds	r3, #72	; 0x48
 8003756:	443b      	add	r3, r7
 8003758:	3b24      	subs	r3, #36	; 0x24
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	3b01      	subs	r3, #1
 800375e:	f003 0301 	and.w	r3, r3, #1
 8003762:	f021 7280 	bic.w	r2, r1, #16777216	; 0x1000000
 8003766:	009b      	lsls	r3, r3, #2
 8003768:	4403      	add	r3, r0
 800376a:	605a      	str	r2, [r3, #4]
      }
#endif
    }

    /******************** Activation of new configuration *********************/
    MODIFY_REG(OCTOSPIM->PCR[(cfg->NCSPort - 1U)], (OCTOSPIM_PCR_NCSEN | OCTOSPIM_PCR_NCSSRC),
 800376c:	4a6d      	ldr	r2, [pc, #436]	; (8003924 <HAL_OSPIM_Config+0x65c>)
 800376e:	68bb      	ldr	r3, [r7, #8]
 8003770:	689b      	ldr	r3, [r3, #8]
 8003772:	3b01      	subs	r3, #1
 8003774:	009b      	lsls	r3, r3, #2
 8003776:	4413      	add	r3, r2
 8003778:	685b      	ldr	r3, [r3, #4]
 800377a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800377e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003780:	025b      	lsls	r3, r3, #9
 8003782:	431a      	orrs	r2, r3
 8003784:	4967      	ldr	r1, [pc, #412]	; (8003924 <HAL_OSPIM_Config+0x65c>)
 8003786:	68bb      	ldr	r3, [r7, #8]
 8003788:	689b      	ldr	r3, [r3, #8]
 800378a:	3b01      	subs	r3, #1
 800378c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003790:	009b      	lsls	r3, r3, #2
 8003792:	440b      	add	r3, r1
 8003794:	605a      	str	r2, [r3, #4]
      }
    }
    else
    {
#endif
      MODIFY_REG(OCTOSPIM->PCR[(cfg->ClkPort - 1U)], (OCTOSPIM_PCR_CLKEN | OCTOSPIM_PCR_CLKSRC),
 8003796:	4a63      	ldr	r2, [pc, #396]	; (8003924 <HAL_OSPIM_Config+0x65c>)
 8003798:	68bb      	ldr	r3, [r7, #8]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	3b01      	subs	r3, #1
 800379e:	009b      	lsls	r3, r3, #2
 80037a0:	4413      	add	r3, r2
 80037a2:	685b      	ldr	r3, [r3, #4]
 80037a4:	f023 0203 	bic.w	r2, r3, #3
 80037a8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80037aa:	005b      	lsls	r3, r3, #1
 80037ac:	431a      	orrs	r2, r3
 80037ae:	495d      	ldr	r1, [pc, #372]	; (8003924 <HAL_OSPIM_Config+0x65c>)
 80037b0:	68bb      	ldr	r3, [r7, #8]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	3b01      	subs	r3, #1
 80037b6:	f042 0201 	orr.w	r2, r2, #1
 80037ba:	009b      	lsls	r3, r3, #2
 80037bc:	440b      	add	r3, r1
 80037be:	605a      	str	r2, [r3, #4]
                 (OCTOSPIM_PCR_CLKEN | (instance << OCTOSPIM_PCR_CLKSRC_Pos)));
      if (cfg->DQSPort != 0U)
 80037c0:	68bb      	ldr	r3, [r7, #8]
 80037c2:	685b      	ldr	r3, [r3, #4]
 80037c4:	2b00      	cmp	r3, #0
 80037c6:	d014      	beq.n	80037f2 <HAL_OSPIM_Config+0x52a>
      {
        MODIFY_REG(OCTOSPIM->PCR[(cfg->DQSPort - 1U)], (OCTOSPIM_PCR_DQSEN | OCTOSPIM_PCR_DQSSRC),
 80037c8:	4a56      	ldr	r2, [pc, #344]	; (8003924 <HAL_OSPIM_Config+0x65c>)
 80037ca:	68bb      	ldr	r3, [r7, #8]
 80037cc:	685b      	ldr	r3, [r3, #4]
 80037ce:	3b01      	subs	r3, #1
 80037d0:	009b      	lsls	r3, r3, #2
 80037d2:	4413      	add	r3, r2
 80037d4:	685b      	ldr	r3, [r3, #4]
 80037d6:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80037da:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80037dc:	015b      	lsls	r3, r3, #5
 80037de:	431a      	orrs	r2, r3
 80037e0:	4950      	ldr	r1, [pc, #320]	; (8003924 <HAL_OSPIM_Config+0x65c>)
 80037e2:	68bb      	ldr	r3, [r7, #8]
 80037e4:	685b      	ldr	r3, [r3, #4]
 80037e6:	3b01      	subs	r3, #1
 80037e8:	f042 0210 	orr.w	r2, r2, #16
 80037ec:	009b      	lsls	r3, r3, #2
 80037ee:	440b      	add	r3, r1
 80037f0:	605a      	str	r2, [r3, #4]
                   (OCTOSPIM_PCR_DQSEN | (instance << OCTOSPIM_PCR_DQSSRC_Pos)));
      }

      if ((cfg->IOLowPort & OCTOSPIM_PCR_IOLEN) != 0U)
 80037f2:	68bb      	ldr	r3, [r7, #8]
 80037f4:	68db      	ldr	r3, [r3, #12]
 80037f6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d019      	beq.n	8003832 <HAL_OSPIM_Config+0x56a>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOLowPort - 1U)& OSPI_IOM_PORT_MASK)],
 80037fe:	4a49      	ldr	r2, [pc, #292]	; (8003924 <HAL_OSPIM_Config+0x65c>)
 8003800:	68bb      	ldr	r3, [r7, #8]
 8003802:	68db      	ldr	r3, [r3, #12]
 8003804:	3b01      	subs	r3, #1
 8003806:	f003 0301 	and.w	r3, r3, #1
 800380a:	009b      	lsls	r3, r3, #2
 800380c:	4413      	add	r3, r2
 800380e:	685b      	ldr	r3, [r3, #4]
 8003810:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 8003814:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003816:	049b      	lsls	r3, r3, #18
 8003818:	431a      	orrs	r2, r3
 800381a:	4942      	ldr	r1, [pc, #264]	; (8003924 <HAL_OSPIM_Config+0x65c>)
 800381c:	68bb      	ldr	r3, [r7, #8]
 800381e:	68db      	ldr	r3, [r3, #12]
 8003820:	3b01      	subs	r3, #1
 8003822:	f003 0301 	and.w	r3, r3, #1
 8003826:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800382a:	009b      	lsls	r3, r3, #2
 800382c:	440b      	add	r3, r1
 800382e:	605a      	str	r2, [r3, #4]
 8003830:	e01c      	b.n	800386c <HAL_OSPIM_Config+0x5a4>
                   (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC),
                   (OCTOSPIM_PCR_IOLEN | (instance << (OCTOSPIM_PCR_IOLSRC_Pos + 1U))));
      }
      else if (cfg->IOLowPort != HAL_OSPIM_IOPORT_NONE)
 8003832:	68bb      	ldr	r3, [r7, #8]
 8003834:	68db      	ldr	r3, [r3, #12]
 8003836:	2b00      	cmp	r3, #0
 8003838:	d018      	beq.n	800386c <HAL_OSPIM_Config+0x5a4>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOLowPort - 1U)& OSPI_IOM_PORT_MASK)],
 800383a:	4a3a      	ldr	r2, [pc, #232]	; (8003924 <HAL_OSPIM_Config+0x65c>)
 800383c:	68bb      	ldr	r3, [r7, #8]
 800383e:	68db      	ldr	r3, [r3, #12]
 8003840:	3b01      	subs	r3, #1
 8003842:	f003 0301 	and.w	r3, r3, #1
 8003846:	009b      	lsls	r3, r3, #2
 8003848:	4413      	add	r3, r2
 800384a:	685b      	ldr	r3, [r3, #4]
 800384c:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 8003850:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003852:	069b      	lsls	r3, r3, #26
 8003854:	431a      	orrs	r2, r3
 8003856:	4933      	ldr	r1, [pc, #204]	; (8003924 <HAL_OSPIM_Config+0x65c>)
 8003858:	68bb      	ldr	r3, [r7, #8]
 800385a:	68db      	ldr	r3, [r3, #12]
 800385c:	3b01      	subs	r3, #1
 800385e:	f003 0301 	and.w	r3, r3, #1
 8003862:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 8003866:	009b      	lsls	r3, r3, #2
 8003868:	440b      	add	r3, r1
 800386a:	605a      	str	r2, [r3, #4]
      else
      {
        /* Nothing to do */
      }

      if ((cfg->IOHighPort & OCTOSPIM_PCR_IOLEN) != 0U)
 800386c:	68bb      	ldr	r3, [r7, #8]
 800386e:	691b      	ldr	r3, [r3, #16]
 8003870:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003874:	2b00      	cmp	r3, #0
 8003876:	d019      	beq.n	80038ac <HAL_OSPIM_Config+0x5e4>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOHighPort - 1U)& OSPI_IOM_PORT_MASK)],
 8003878:	4a2a      	ldr	r2, [pc, #168]	; (8003924 <HAL_OSPIM_Config+0x65c>)
 800387a:	68bb      	ldr	r3, [r7, #8]
 800387c:	691b      	ldr	r3, [r3, #16]
 800387e:	3b01      	subs	r3, #1
 8003880:	f003 0301 	and.w	r3, r3, #1
 8003884:	009b      	lsls	r3, r3, #2
 8003886:	4413      	add	r3, r2
 8003888:	685b      	ldr	r3, [r3, #4]
 800388a:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 800388e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003890:	049b      	lsls	r3, r3, #18
 8003892:	431a      	orrs	r2, r3
 8003894:	4923      	ldr	r1, [pc, #140]	; (8003924 <HAL_OSPIM_Config+0x65c>)
 8003896:	68bb      	ldr	r3, [r7, #8]
 8003898:	691b      	ldr	r3, [r3, #16]
 800389a:	3b01      	subs	r3, #1
 800389c:	f003 0301 	and.w	r3, r3, #1
 80038a0:	f442 3240 	orr.w	r2, r2, #196608	; 0x30000
 80038a4:	009b      	lsls	r3, r3, #2
 80038a6:	440b      	add	r3, r1
 80038a8:	605a      	str	r2, [r3, #4]
 80038aa:	e01c      	b.n	80038e6 <HAL_OSPIM_Config+0x61e>
                   (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC),
                   (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC_0 | (instance << (OCTOSPIM_PCR_IOLSRC_Pos + 1U))));
      }
      else if (cfg->IOHighPort != HAL_OSPIM_IOPORT_NONE)
 80038ac:	68bb      	ldr	r3, [r7, #8]
 80038ae:	691b      	ldr	r3, [r3, #16]
 80038b0:	2b00      	cmp	r3, #0
 80038b2:	d018      	beq.n	80038e6 <HAL_OSPIM_Config+0x61e>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOHighPort - 1U)& OSPI_IOM_PORT_MASK)],
 80038b4:	4a1b      	ldr	r2, [pc, #108]	; (8003924 <HAL_OSPIM_Config+0x65c>)
 80038b6:	68bb      	ldr	r3, [r7, #8]
 80038b8:	691b      	ldr	r3, [r3, #16]
 80038ba:	3b01      	subs	r3, #1
 80038bc:	f003 0301 	and.w	r3, r3, #1
 80038c0:	009b      	lsls	r3, r3, #2
 80038c2:	4413      	add	r3, r2
 80038c4:	685b      	ldr	r3, [r3, #4]
 80038c6:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 80038ca:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80038cc:	069b      	lsls	r3, r3, #26
 80038ce:	431a      	orrs	r2, r3
 80038d0:	4914      	ldr	r1, [pc, #80]	; (8003924 <HAL_OSPIM_Config+0x65c>)
 80038d2:	68bb      	ldr	r3, [r7, #8]
 80038d4:	691b      	ldr	r3, [r3, #16]
 80038d6:	3b01      	subs	r3, #1
 80038d8:	f003 0301 	and.w	r3, r3, #1
 80038dc:	f042 7240 	orr.w	r2, r2, #50331648	; 0x3000000
 80038e0:	009b      	lsls	r3, r3, #2
 80038e2:	440b      	add	r3, r1
 80038e4:	605a      	str	r2, [r3, #4]
#if   defined (OCTOSPIM_CR_MUXEN)
    }
#endif

    /******* Re-enable both OctoSPI after configure OctoSPI IO Manager ********/
    if ((ospi_enabled & 0x1U) != 0U)
 80038e6:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 80038ea:	f003 0301 	and.w	r3, r3, #1
 80038ee:	2b00      	cmp	r3, #0
 80038f0:	d005      	beq.n	80038fe <HAL_OSPIM_Config+0x636>
    {
      SET_BIT(OCTOSPI1->CR, OCTOSPI_CR_EN);
 80038f2:	4b0d      	ldr	r3, [pc, #52]	; (8003928 <HAL_OSPIM_Config+0x660>)
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	4a0c      	ldr	r2, [pc, #48]	; (8003928 <HAL_OSPIM_Config+0x660>)
 80038f8:	f043 0301 	orr.w	r3, r3, #1
 80038fc:	6013      	str	r3, [r2, #0]
    }
    if ((ospi_enabled & 0x2U) != 0U)
 80038fe:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 8003902:	f003 0302 	and.w	r3, r3, #2
 8003906:	2b00      	cmp	r3, #0
 8003908:	d005      	beq.n	8003916 <HAL_OSPIM_Config+0x64e>
    {
      SET_BIT(OCTOSPI2->CR, OCTOSPI_CR_EN);
 800390a:	4b08      	ldr	r3, [pc, #32]	; (800392c <HAL_OSPIM_Config+0x664>)
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	4a07      	ldr	r2, [pc, #28]	; (800392c <HAL_OSPIM_Config+0x664>)
 8003910:	f043 0301 	orr.w	r3, r3, #1
 8003914:	6013      	str	r3, [r2, #0]
    }
  }

  /* Return function status */
  return status;
 8003916:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
}
 800391a:	4618      	mov	r0, r3
 800391c:	3748      	adds	r7, #72	; 0x48
 800391e:	46bd      	mov	sp, r7
 8003920:	bd80      	pop	{r7, pc}
 8003922:	bf00      	nop
 8003924:	50061c00 	.word	0x50061c00
 8003928:	a0001000 	.word	0xa0001000
 800392c:	a0001400 	.word	0xa0001400

08003930 <OSPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart : Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef OSPI_WaitFlagStateUntilTimeout(OSPI_HandleTypeDef *hospi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 8003930:	b580      	push	{r7, lr}
 8003932:	b084      	sub	sp, #16
 8003934:	af00      	add	r7, sp, #0
 8003936:	60f8      	str	r0, [r7, #12]
 8003938:	60b9      	str	r1, [r7, #8]
 800393a:	603b      	str	r3, [r7, #0]
 800393c:	4613      	mov	r3, r2
 800393e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while ((__HAL_OSPI_GET_FLAG(hospi, Flag)) != State)
 8003940:	e01a      	b.n	8003978 <OSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003942:	69bb      	ldr	r3, [r7, #24]
 8003944:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003948:	d016      	beq.n	8003978 <OSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800394a:	f7fd ffd3 	bl	80018f4 <HAL_GetTick>
 800394e:	4602      	mov	r2, r0
 8003950:	683b      	ldr	r3, [r7, #0]
 8003952:	1ad3      	subs	r3, r2, r3
 8003954:	69ba      	ldr	r2, [r7, #24]
 8003956:	429a      	cmp	r2, r3
 8003958:	d302      	bcc.n	8003960 <OSPI_WaitFlagStateUntilTimeout+0x30>
 800395a:	69bb      	ldr	r3, [r7, #24]
 800395c:	2b00      	cmp	r3, #0
 800395e:	d10b      	bne.n	8003978 <OSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hospi->State     = HAL_OSPI_STATE_ERROR;
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003966:	645a      	str	r2, [r3, #68]	; 0x44
        hospi->ErrorCode |= HAL_OSPI_ERROR_TIMEOUT;
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800396c:	f043 0201 	orr.w	r2, r3, #1
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	649a      	str	r2, [r3, #72]	; 0x48

        return HAL_ERROR;
 8003974:	2301      	movs	r3, #1
 8003976:	e00e      	b.n	8003996 <OSPI_WaitFlagStateUntilTimeout+0x66>
  while ((__HAL_OSPI_GET_FLAG(hospi, Flag)) != State)
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	6a1a      	ldr	r2, [r3, #32]
 800397e:	68bb      	ldr	r3, [r7, #8]
 8003980:	4013      	ands	r3, r2
 8003982:	2b00      	cmp	r3, #0
 8003984:	bf14      	ite	ne
 8003986:	2301      	movne	r3, #1
 8003988:	2300      	moveq	r3, #0
 800398a:	b2db      	uxtb	r3, r3
 800398c:	461a      	mov	r2, r3
 800398e:	79fb      	ldrb	r3, [r7, #7]
 8003990:	429a      	cmp	r2, r3
 8003992:	d1d6      	bne.n	8003942 <OSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003994:	2300      	movs	r3, #0
}
 8003996:	4618      	mov	r0, r3
 8003998:	3710      	adds	r7, #16
 800399a:	46bd      	mov	sp, r7
 800399c:	bd80      	pop	{r7, pc}
	...

080039a0 <OSPIM_GetConfig>:
  * @param  instance_nb : number of the instance
  * @param  cfg         : configuration of the IO Manager for the instance
  * @retval HAL status
  */
static HAL_StatusTypeDef OSPIM_GetConfig(uint8_t instance_nb, OSPIM_CfgTypeDef *cfg)
{
 80039a0:	b480      	push	{r7}
 80039a2:	b087      	sub	sp, #28
 80039a4:	af00      	add	r7, sp, #0
 80039a6:	4603      	mov	r3, r0
 80039a8:	6039      	str	r1, [r7, #0]
 80039aa:	71fb      	strb	r3, [r7, #7]
  HAL_StatusTypeDef status = HAL_OK;
 80039ac:	2300      	movs	r3, #0
 80039ae:	75fb      	strb	r3, [r7, #23]
  uint32_t reg;
  uint32_t value = 0U;
 80039b0:	2300      	movs	r3, #0
 80039b2:	613b      	str	r3, [r7, #16]
  uint32_t index;

  if ((instance_nb == 0U) || (instance_nb > OSPI_NB_INSTANCE) || (cfg == NULL))
 80039b4:	79fb      	ldrb	r3, [r7, #7]
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	d005      	beq.n	80039c6 <OSPIM_GetConfig+0x26>
 80039ba:	79fb      	ldrb	r3, [r7, #7]
 80039bc:	2b02      	cmp	r3, #2
 80039be:	d802      	bhi.n	80039c6 <OSPIM_GetConfig+0x26>
 80039c0:	683b      	ldr	r3, [r7, #0]
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d102      	bne.n	80039cc <OSPIM_GetConfig+0x2c>
  {
    /* Invalid parameter -> error returned */
    status = HAL_ERROR;
 80039c6:	2301      	movs	r3, #1
 80039c8:	75fb      	strb	r3, [r7, #23]
 80039ca:	e08e      	b.n	8003aea <OSPIM_GetConfig+0x14a>
  }
  else
  {
    /* Initialize the structure */
    cfg->ClkPort    = 0U;
 80039cc:	683b      	ldr	r3, [r7, #0]
 80039ce:	2200      	movs	r2, #0
 80039d0:	601a      	str	r2, [r3, #0]
    cfg->DQSPort    = 0U;
 80039d2:	683b      	ldr	r3, [r7, #0]
 80039d4:	2200      	movs	r2, #0
 80039d6:	605a      	str	r2, [r3, #4]
    cfg->NCSPort    = 0U;
 80039d8:	683b      	ldr	r3, [r7, #0]
 80039da:	2200      	movs	r2, #0
 80039dc:	609a      	str	r2, [r3, #8]
    cfg->IOLowPort  = 0U;
 80039de:	683b      	ldr	r3, [r7, #0]
 80039e0:	2200      	movs	r2, #0
 80039e2:	60da      	str	r2, [r3, #12]
    cfg->IOHighPort = 0U;
 80039e4:	683b      	ldr	r3, [r7, #0]
 80039e6:	2200      	movs	r2, #0
 80039e8:	611a      	str	r2, [r3, #16]

    if (instance_nb == 2U)
 80039ea:	79fb      	ldrb	r3, [r7, #7]
 80039ec:	2b02      	cmp	r3, #2
 80039ee:	d101      	bne.n	80039f4 <OSPIM_GetConfig+0x54>
    {
#if   defined (OCTOSPIM_CR_MUXEN)
      if ((OCTOSPIM->CR & OCTOSPIM_CR_MUXEN) == 0U)
      {
#endif
        value = (OCTOSPIM_PCR_CLKSRC | OCTOSPIM_PCR_DQSSRC | OCTOSPIM_PCR_NCSSRC
 80039f0:	4b41      	ldr	r3, [pc, #260]	; (8003af8 <OSPIM_GetConfig+0x158>)
 80039f2:	613b      	str	r3, [r7, #16]
      }
#endif
    }

    /* Get the information about the instance */
    for (index = 0U; index < OSPI_IOM_NB_PORTS; index ++)
 80039f4:	2300      	movs	r3, #0
 80039f6:	60fb      	str	r3, [r7, #12]
 80039f8:	e074      	b.n	8003ae4 <OSPIM_GetConfig+0x144>
    {
      reg = OCTOSPIM->PCR[index];
 80039fa:	4a40      	ldr	r2, [pc, #256]	; (8003afc <OSPIM_GetConfig+0x15c>)
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	009b      	lsls	r3, r3, #2
 8003a00:	4413      	add	r3, r2
 8003a02:	685b      	ldr	r3, [r3, #4]
 8003a04:	60bb      	str	r3, [r7, #8]

      if ((reg & OCTOSPIM_PCR_CLKEN) != 0U)
 8003a06:	68bb      	ldr	r3, [r7, #8]
 8003a08:	f003 0301 	and.w	r3, r3, #1
 8003a0c:	2b00      	cmp	r3, #0
 8003a0e:	d00a      	beq.n	8003a26 <OSPIM_GetConfig+0x86>
      {
        /* The clock is enabled on this port */
        if ((reg & OCTOSPIM_PCR_CLKSRC) == (value & OCTOSPIM_PCR_CLKSRC))
 8003a10:	68ba      	ldr	r2, [r7, #8]
 8003a12:	693b      	ldr	r3, [r7, #16]
 8003a14:	4053      	eors	r3, r2
 8003a16:	f003 0302 	and.w	r3, r3, #2
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d103      	bne.n	8003a26 <OSPIM_GetConfig+0x86>
        {
          /* The clock correspond to the instance passed as parameter */
          cfg->ClkPort = index + 1U;
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	1c5a      	adds	r2, r3, #1
 8003a22:	683b      	ldr	r3, [r7, #0]
 8003a24:	601a      	str	r2, [r3, #0]
        }
      }

      if ((reg & OCTOSPIM_PCR_DQSEN) != 0U)
 8003a26:	68bb      	ldr	r3, [r7, #8]
 8003a28:	f003 0310 	and.w	r3, r3, #16
 8003a2c:	2b00      	cmp	r3, #0
 8003a2e:	d00a      	beq.n	8003a46 <OSPIM_GetConfig+0xa6>
      {
        /* The DQS is enabled on this port */
        if ((reg & OCTOSPIM_PCR_DQSSRC) == (value & OCTOSPIM_PCR_DQSSRC))
 8003a30:	68ba      	ldr	r2, [r7, #8]
 8003a32:	693b      	ldr	r3, [r7, #16]
 8003a34:	4053      	eors	r3, r2
 8003a36:	f003 0320 	and.w	r3, r3, #32
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d103      	bne.n	8003a46 <OSPIM_GetConfig+0xa6>
        {
          /* The DQS correspond to the instance passed as parameter */
          cfg->DQSPort = index + 1U;
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	1c5a      	adds	r2, r3, #1
 8003a42:	683b      	ldr	r3, [r7, #0]
 8003a44:	605a      	str	r2, [r3, #4]
        }
      }

      if ((reg & OCTOSPIM_PCR_NCSEN) != 0U)
 8003a46:	68bb      	ldr	r3, [r7, #8]
 8003a48:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d00a      	beq.n	8003a66 <OSPIM_GetConfig+0xc6>
      {
        /* The nCS is enabled on this port */
        if ((reg & OCTOSPIM_PCR_NCSSRC) == (value & OCTOSPIM_PCR_NCSSRC))
 8003a50:	68ba      	ldr	r2, [r7, #8]
 8003a52:	693b      	ldr	r3, [r7, #16]
 8003a54:	4053      	eors	r3, r2
 8003a56:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d103      	bne.n	8003a66 <OSPIM_GetConfig+0xc6>
        {
          /* The nCS correspond to the instance passed as parameter */
          cfg->NCSPort = index + 1U;
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	1c5a      	adds	r2, r3, #1
 8003a62:	683b      	ldr	r3, [r7, #0]
 8003a64:	609a      	str	r2, [r3, #8]
        }
      }

      if ((reg & OCTOSPIM_PCR_IOLEN) != 0U)
 8003a66:	68bb      	ldr	r3, [r7, #8]
 8003a68:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003a6c:	2b00      	cmp	r3, #0
 8003a6e:	d018      	beq.n	8003aa2 <OSPIM_GetConfig+0x102>
      {
        /* The IO Low is enabled on this port */
        if ((reg & OCTOSPIM_PCR_IOLSRC_1) == (value & OCTOSPIM_PCR_IOLSRC_1))
 8003a70:	68ba      	ldr	r2, [r7, #8]
 8003a72:	693b      	ldr	r3, [r7, #16]
 8003a74:	4053      	eors	r3, r2
 8003a76:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d111      	bne.n	8003aa2 <OSPIM_GetConfig+0x102>
        {
          /* The IO Low correspond to the instance passed as parameter */
          if ((reg & OCTOSPIM_PCR_IOLSRC_0) == 0U)
 8003a7e:	68bb      	ldr	r3, [r7, #8]
 8003a80:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003a84:	2b00      	cmp	r3, #0
 8003a86:	d106      	bne.n	8003a96 <OSPIM_GetConfig+0xf6>
          {
            cfg->IOLowPort = (OCTOSPIM_PCR_IOLEN | (index + 1U));
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	3301      	adds	r3, #1
 8003a8c:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8003a90:	683b      	ldr	r3, [r7, #0]
 8003a92:	60da      	str	r2, [r3, #12]
 8003a94:	e005      	b.n	8003aa2 <OSPIM_GetConfig+0x102>
          }
          else
          {
            cfg->IOLowPort = (OCTOSPIM_PCR_IOHEN | (index + 1U));
 8003a96:	68fb      	ldr	r3, [r7, #12]
 8003a98:	3301      	adds	r3, #1
 8003a9a:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
 8003a9e:	683b      	ldr	r3, [r7, #0]
 8003aa0:	60da      	str	r2, [r3, #12]
          }
        }
      }

      if ((reg & OCTOSPIM_PCR_IOHEN) != 0U)
 8003aa2:	68bb      	ldr	r3, [r7, #8]
 8003aa4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	d018      	beq.n	8003ade <OSPIM_GetConfig+0x13e>
      {
        /* The IO High is enabled on this port */
        if ((reg & OCTOSPIM_PCR_IOHSRC_1) == (value & OCTOSPIM_PCR_IOHSRC_1))
 8003aac:	68ba      	ldr	r2, [r7, #8]
 8003aae:	693b      	ldr	r3, [r7, #16]
 8003ab0:	4053      	eors	r3, r2
 8003ab2:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d111      	bne.n	8003ade <OSPIM_GetConfig+0x13e>
        {
          /* The IO High correspond to the instance passed as parameter */
          if ((reg & OCTOSPIM_PCR_IOHSRC_0) == 0U)
 8003aba:	68bb      	ldr	r3, [r7, #8]
 8003abc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	d106      	bne.n	8003ad2 <OSPIM_GetConfig+0x132>
          {
            cfg->IOHighPort = (OCTOSPIM_PCR_IOLEN | (index + 1U));
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	3301      	adds	r3, #1
 8003ac8:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8003acc:	683b      	ldr	r3, [r7, #0]
 8003ace:	611a      	str	r2, [r3, #16]
 8003ad0:	e005      	b.n	8003ade <OSPIM_GetConfig+0x13e>
          }
          else
          {
            cfg->IOHighPort = (OCTOSPIM_PCR_IOHEN | (index + 1U));
 8003ad2:	68fb      	ldr	r3, [r7, #12]
 8003ad4:	3301      	adds	r3, #1
 8003ad6:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
 8003ada:	683b      	ldr	r3, [r7, #0]
 8003adc:	611a      	str	r2, [r3, #16]
    for (index = 0U; index < OSPI_IOM_NB_PORTS; index ++)
 8003ade:	68fb      	ldr	r3, [r7, #12]
 8003ae0:	3301      	adds	r3, #1
 8003ae2:	60fb      	str	r3, [r7, #12]
 8003ae4:	68fb      	ldr	r3, [r7, #12]
 8003ae6:	2b01      	cmp	r3, #1
 8003ae8:	d987      	bls.n	80039fa <OSPIM_GetConfig+0x5a>
      }
    }
  }

  /* Return function status */
  return status;
 8003aea:	7dfb      	ldrb	r3, [r7, #23]
}
 8003aec:	4618      	mov	r0, r3
 8003aee:	371c      	adds	r7, #28
 8003af0:	46bd      	mov	sp, r7
 8003af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003af6:	4770      	bx	lr
 8003af8:	04040222 	.word	0x04040222
 8003afc:	50061c00 	.word	0x50061c00

08003b00 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8003b00:	b480      	push	{r7}
 8003b02:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003b04:	4b05      	ldr	r3, [pc, #20]	; (8003b1c <HAL_PWR_EnableBkUpAccess+0x1c>)
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	4a04      	ldr	r2, [pc, #16]	; (8003b1c <HAL_PWR_EnableBkUpAccess+0x1c>)
 8003b0a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003b0e:	6013      	str	r3, [r2, #0]
}
 8003b10:	bf00      	nop
 8003b12:	46bd      	mov	sp, r7
 8003b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b18:	4770      	bx	lr
 8003b1a:	bf00      	nop
 8003b1c:	40007000 	.word	0x40007000

08003b20 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8003b20:	b480      	push	{r7}
 8003b22:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003b24:	4b0d      	ldr	r3, [pc, #52]	; (8003b5c <HAL_PWREx_GetVoltageRange+0x3c>)
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003b2c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003b30:	d102      	bne.n	8003b38 <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 8003b32:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003b36:	e00b      	b.n	8003b50 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 8003b38:	4b08      	ldr	r3, [pc, #32]	; (8003b5c <HAL_PWREx_GetVoltageRange+0x3c>)
 8003b3a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003b3e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b42:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003b46:	d102      	bne.n	8003b4e <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 8003b48:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003b4c:	e000      	b.n	8003b50 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 8003b4e:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 8003b50:	4618      	mov	r0, r3
 8003b52:	46bd      	mov	sp, r7
 8003b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b58:	4770      	bx	lr
 8003b5a:	bf00      	nop
 8003b5c:	40007000 	.word	0x40007000

08003b60 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003b60:	b480      	push	{r7}
 8003b62:	b085      	sub	sp, #20
 8003b64:	af00      	add	r7, sp, #0
 8003b66:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d141      	bne.n	8003bf2 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003b6e:	4b4b      	ldr	r3, [pc, #300]	; (8003c9c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003b76:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003b7a:	d131      	bne.n	8003be0 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003b7c:	4b47      	ldr	r3, [pc, #284]	; (8003c9c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003b7e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003b82:	4a46      	ldr	r2, [pc, #280]	; (8003c9c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003b84:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003b88:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003b8c:	4b43      	ldr	r3, [pc, #268]	; (8003c9c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003b94:	4a41      	ldr	r2, [pc, #260]	; (8003c9c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003b96:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003b9a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8003b9c:	4b40      	ldr	r3, [pc, #256]	; (8003ca0 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	2232      	movs	r2, #50	; 0x32
 8003ba2:	fb02 f303 	mul.w	r3, r2, r3
 8003ba6:	4a3f      	ldr	r2, [pc, #252]	; (8003ca4 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003ba8:	fba2 2303 	umull	r2, r3, r2, r3
 8003bac:	0c9b      	lsrs	r3, r3, #18
 8003bae:	3301      	adds	r3, #1
 8003bb0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003bb2:	e002      	b.n	8003bba <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	3b01      	subs	r3, #1
 8003bb8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003bba:	4b38      	ldr	r3, [pc, #224]	; (8003c9c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003bbc:	695b      	ldr	r3, [r3, #20]
 8003bbe:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003bc2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003bc6:	d102      	bne.n	8003bce <HAL_PWREx_ControlVoltageScaling+0x6e>
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	d1f2      	bne.n	8003bb4 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003bce:	4b33      	ldr	r3, [pc, #204]	; (8003c9c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003bd0:	695b      	ldr	r3, [r3, #20]
 8003bd2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003bd6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003bda:	d158      	bne.n	8003c8e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003bdc:	2303      	movs	r3, #3
 8003bde:	e057      	b.n	8003c90 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003be0:	4b2e      	ldr	r3, [pc, #184]	; (8003c9c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003be2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003be6:	4a2d      	ldr	r2, [pc, #180]	; (8003c9c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003be8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003bec:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8003bf0:	e04d      	b.n	8003c8e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003bf8:	d141      	bne.n	8003c7e <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003bfa:	4b28      	ldr	r3, [pc, #160]	; (8003c9c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003c02:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003c06:	d131      	bne.n	8003c6c <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003c08:	4b24      	ldr	r3, [pc, #144]	; (8003c9c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003c0a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003c0e:	4a23      	ldr	r2, [pc, #140]	; (8003c9c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003c10:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003c14:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003c18:	4b20      	ldr	r3, [pc, #128]	; (8003c9c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003c20:	4a1e      	ldr	r2, [pc, #120]	; (8003c9c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003c22:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003c26:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8003c28:	4b1d      	ldr	r3, [pc, #116]	; (8003ca0 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	2232      	movs	r2, #50	; 0x32
 8003c2e:	fb02 f303 	mul.w	r3, r2, r3
 8003c32:	4a1c      	ldr	r2, [pc, #112]	; (8003ca4 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003c34:	fba2 2303 	umull	r2, r3, r2, r3
 8003c38:	0c9b      	lsrs	r3, r3, #18
 8003c3a:	3301      	adds	r3, #1
 8003c3c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003c3e:	e002      	b.n	8003c46 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	3b01      	subs	r3, #1
 8003c44:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003c46:	4b15      	ldr	r3, [pc, #84]	; (8003c9c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003c48:	695b      	ldr	r3, [r3, #20]
 8003c4a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003c4e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003c52:	d102      	bne.n	8003c5a <HAL_PWREx_ControlVoltageScaling+0xfa>
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	d1f2      	bne.n	8003c40 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003c5a:	4b10      	ldr	r3, [pc, #64]	; (8003c9c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003c5c:	695b      	ldr	r3, [r3, #20]
 8003c5e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003c62:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003c66:	d112      	bne.n	8003c8e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003c68:	2303      	movs	r3, #3
 8003c6a:	e011      	b.n	8003c90 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003c6c:	4b0b      	ldr	r3, [pc, #44]	; (8003c9c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003c6e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003c72:	4a0a      	ldr	r2, [pc, #40]	; (8003c9c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003c74:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003c78:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8003c7c:	e007      	b.n	8003c8e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003c7e:	4b07      	ldr	r3, [pc, #28]	; (8003c9c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003c86:	4a05      	ldr	r2, [pc, #20]	; (8003c9c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003c88:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003c8c:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8003c8e:	2300      	movs	r3, #0
}
 8003c90:	4618      	mov	r0, r3
 8003c92:	3714      	adds	r7, #20
 8003c94:	46bd      	mov	sp, r7
 8003c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c9a:	4770      	bx	lr
 8003c9c:	40007000 	.word	0x40007000
 8003ca0:	20000000 	.word	0x20000000
 8003ca4:	431bde83 	.word	0x431bde83

08003ca8 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003ca8:	b580      	push	{r7, lr}
 8003caa:	b088      	sub	sp, #32
 8003cac:	af00      	add	r7, sp, #0
 8003cae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	d102      	bne.n	8003cbc <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8003cb6:	2301      	movs	r3, #1
 8003cb8:	f000 bc08 	b.w	80044cc <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003cbc:	4b96      	ldr	r3, [pc, #600]	; (8003f18 <HAL_RCC_OscConfig+0x270>)
 8003cbe:	689b      	ldr	r3, [r3, #8]
 8003cc0:	f003 030c 	and.w	r3, r3, #12
 8003cc4:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003cc6:	4b94      	ldr	r3, [pc, #592]	; (8003f18 <HAL_RCC_OscConfig+0x270>)
 8003cc8:	68db      	ldr	r3, [r3, #12]
 8003cca:	f003 0303 	and.w	r3, r3, #3
 8003cce:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	f003 0310 	and.w	r3, r3, #16
 8003cd8:	2b00      	cmp	r3, #0
 8003cda:	f000 80e4 	beq.w	8003ea6 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003cde:	69bb      	ldr	r3, [r7, #24]
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	d007      	beq.n	8003cf4 <HAL_RCC_OscConfig+0x4c>
 8003ce4:	69bb      	ldr	r3, [r7, #24]
 8003ce6:	2b0c      	cmp	r3, #12
 8003ce8:	f040 808b 	bne.w	8003e02 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8003cec:	697b      	ldr	r3, [r7, #20]
 8003cee:	2b01      	cmp	r3, #1
 8003cf0:	f040 8087 	bne.w	8003e02 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003cf4:	4b88      	ldr	r3, [pc, #544]	; (8003f18 <HAL_RCC_OscConfig+0x270>)
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	f003 0302 	and.w	r3, r3, #2
 8003cfc:	2b00      	cmp	r3, #0
 8003cfe:	d005      	beq.n	8003d0c <HAL_RCC_OscConfig+0x64>
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	699b      	ldr	r3, [r3, #24]
 8003d04:	2b00      	cmp	r3, #0
 8003d06:	d101      	bne.n	8003d0c <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8003d08:	2301      	movs	r3, #1
 8003d0a:	e3df      	b.n	80044cc <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	6a1a      	ldr	r2, [r3, #32]
 8003d10:	4b81      	ldr	r3, [pc, #516]	; (8003f18 <HAL_RCC_OscConfig+0x270>)
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	f003 0308 	and.w	r3, r3, #8
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	d004      	beq.n	8003d26 <HAL_RCC_OscConfig+0x7e>
 8003d1c:	4b7e      	ldr	r3, [pc, #504]	; (8003f18 <HAL_RCC_OscConfig+0x270>)
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003d24:	e005      	b.n	8003d32 <HAL_RCC_OscConfig+0x8a>
 8003d26:	4b7c      	ldr	r3, [pc, #496]	; (8003f18 <HAL_RCC_OscConfig+0x270>)
 8003d28:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003d2c:	091b      	lsrs	r3, r3, #4
 8003d2e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003d32:	4293      	cmp	r3, r2
 8003d34:	d223      	bcs.n	8003d7e <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	6a1b      	ldr	r3, [r3, #32]
 8003d3a:	4618      	mov	r0, r3
 8003d3c:	f000 fdcc 	bl	80048d8 <RCC_SetFlashLatencyFromMSIRange>
 8003d40:	4603      	mov	r3, r0
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d001      	beq.n	8003d4a <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8003d46:	2301      	movs	r3, #1
 8003d48:	e3c0      	b.n	80044cc <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003d4a:	4b73      	ldr	r3, [pc, #460]	; (8003f18 <HAL_RCC_OscConfig+0x270>)
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	4a72      	ldr	r2, [pc, #456]	; (8003f18 <HAL_RCC_OscConfig+0x270>)
 8003d50:	f043 0308 	orr.w	r3, r3, #8
 8003d54:	6013      	str	r3, [r2, #0]
 8003d56:	4b70      	ldr	r3, [pc, #448]	; (8003f18 <HAL_RCC_OscConfig+0x270>)
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	6a1b      	ldr	r3, [r3, #32]
 8003d62:	496d      	ldr	r1, [pc, #436]	; (8003f18 <HAL_RCC_OscConfig+0x270>)
 8003d64:	4313      	orrs	r3, r2
 8003d66:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003d68:	4b6b      	ldr	r3, [pc, #428]	; (8003f18 <HAL_RCC_OscConfig+0x270>)
 8003d6a:	685b      	ldr	r3, [r3, #4]
 8003d6c:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	69db      	ldr	r3, [r3, #28]
 8003d74:	021b      	lsls	r3, r3, #8
 8003d76:	4968      	ldr	r1, [pc, #416]	; (8003f18 <HAL_RCC_OscConfig+0x270>)
 8003d78:	4313      	orrs	r3, r2
 8003d7a:	604b      	str	r3, [r1, #4]
 8003d7c:	e025      	b.n	8003dca <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003d7e:	4b66      	ldr	r3, [pc, #408]	; (8003f18 <HAL_RCC_OscConfig+0x270>)
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	4a65      	ldr	r2, [pc, #404]	; (8003f18 <HAL_RCC_OscConfig+0x270>)
 8003d84:	f043 0308 	orr.w	r3, r3, #8
 8003d88:	6013      	str	r3, [r2, #0]
 8003d8a:	4b63      	ldr	r3, [pc, #396]	; (8003f18 <HAL_RCC_OscConfig+0x270>)
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	6a1b      	ldr	r3, [r3, #32]
 8003d96:	4960      	ldr	r1, [pc, #384]	; (8003f18 <HAL_RCC_OscConfig+0x270>)
 8003d98:	4313      	orrs	r3, r2
 8003d9a:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003d9c:	4b5e      	ldr	r3, [pc, #376]	; (8003f18 <HAL_RCC_OscConfig+0x270>)
 8003d9e:	685b      	ldr	r3, [r3, #4]
 8003da0:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	69db      	ldr	r3, [r3, #28]
 8003da8:	021b      	lsls	r3, r3, #8
 8003daa:	495b      	ldr	r1, [pc, #364]	; (8003f18 <HAL_RCC_OscConfig+0x270>)
 8003dac:	4313      	orrs	r3, r2
 8003dae:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003db0:	69bb      	ldr	r3, [r7, #24]
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d109      	bne.n	8003dca <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	6a1b      	ldr	r3, [r3, #32]
 8003dba:	4618      	mov	r0, r3
 8003dbc:	f000 fd8c 	bl	80048d8 <RCC_SetFlashLatencyFromMSIRange>
 8003dc0:	4603      	mov	r3, r0
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d001      	beq.n	8003dca <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8003dc6:	2301      	movs	r3, #1
 8003dc8:	e380      	b.n	80044cc <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003dca:	f000 fcc1 	bl	8004750 <HAL_RCC_GetSysClockFreq>
 8003dce:	4602      	mov	r2, r0
 8003dd0:	4b51      	ldr	r3, [pc, #324]	; (8003f18 <HAL_RCC_OscConfig+0x270>)
 8003dd2:	689b      	ldr	r3, [r3, #8]
 8003dd4:	091b      	lsrs	r3, r3, #4
 8003dd6:	f003 030f 	and.w	r3, r3, #15
 8003dda:	4950      	ldr	r1, [pc, #320]	; (8003f1c <HAL_RCC_OscConfig+0x274>)
 8003ddc:	5ccb      	ldrb	r3, [r1, r3]
 8003dde:	f003 031f 	and.w	r3, r3, #31
 8003de2:	fa22 f303 	lsr.w	r3, r2, r3
 8003de6:	4a4e      	ldr	r2, [pc, #312]	; (8003f20 <HAL_RCC_OscConfig+0x278>)
 8003de8:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8003dea:	4b4e      	ldr	r3, [pc, #312]	; (8003f24 <HAL_RCC_OscConfig+0x27c>)
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	4618      	mov	r0, r3
 8003df0:	f7fd fd30 	bl	8001854 <HAL_InitTick>
 8003df4:	4603      	mov	r3, r0
 8003df6:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8003df8:	7bfb      	ldrb	r3, [r7, #15]
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	d052      	beq.n	8003ea4 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8003dfe:	7bfb      	ldrb	r3, [r7, #15]
 8003e00:	e364      	b.n	80044cc <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	699b      	ldr	r3, [r3, #24]
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	d032      	beq.n	8003e70 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8003e0a:	4b43      	ldr	r3, [pc, #268]	; (8003f18 <HAL_RCC_OscConfig+0x270>)
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	4a42      	ldr	r2, [pc, #264]	; (8003f18 <HAL_RCC_OscConfig+0x270>)
 8003e10:	f043 0301 	orr.w	r3, r3, #1
 8003e14:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003e16:	f7fd fd6d 	bl	80018f4 <HAL_GetTick>
 8003e1a:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003e1c:	e008      	b.n	8003e30 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003e1e:	f7fd fd69 	bl	80018f4 <HAL_GetTick>
 8003e22:	4602      	mov	r2, r0
 8003e24:	693b      	ldr	r3, [r7, #16]
 8003e26:	1ad3      	subs	r3, r2, r3
 8003e28:	2b02      	cmp	r3, #2
 8003e2a:	d901      	bls.n	8003e30 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8003e2c:	2303      	movs	r3, #3
 8003e2e:	e34d      	b.n	80044cc <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003e30:	4b39      	ldr	r3, [pc, #228]	; (8003f18 <HAL_RCC_OscConfig+0x270>)
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	f003 0302 	and.w	r3, r3, #2
 8003e38:	2b00      	cmp	r3, #0
 8003e3a:	d0f0      	beq.n	8003e1e <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003e3c:	4b36      	ldr	r3, [pc, #216]	; (8003f18 <HAL_RCC_OscConfig+0x270>)
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	4a35      	ldr	r2, [pc, #212]	; (8003f18 <HAL_RCC_OscConfig+0x270>)
 8003e42:	f043 0308 	orr.w	r3, r3, #8
 8003e46:	6013      	str	r3, [r2, #0]
 8003e48:	4b33      	ldr	r3, [pc, #204]	; (8003f18 <HAL_RCC_OscConfig+0x270>)
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	6a1b      	ldr	r3, [r3, #32]
 8003e54:	4930      	ldr	r1, [pc, #192]	; (8003f18 <HAL_RCC_OscConfig+0x270>)
 8003e56:	4313      	orrs	r3, r2
 8003e58:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003e5a:	4b2f      	ldr	r3, [pc, #188]	; (8003f18 <HAL_RCC_OscConfig+0x270>)
 8003e5c:	685b      	ldr	r3, [r3, #4]
 8003e5e:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	69db      	ldr	r3, [r3, #28]
 8003e66:	021b      	lsls	r3, r3, #8
 8003e68:	492b      	ldr	r1, [pc, #172]	; (8003f18 <HAL_RCC_OscConfig+0x270>)
 8003e6a:	4313      	orrs	r3, r2
 8003e6c:	604b      	str	r3, [r1, #4]
 8003e6e:	e01a      	b.n	8003ea6 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8003e70:	4b29      	ldr	r3, [pc, #164]	; (8003f18 <HAL_RCC_OscConfig+0x270>)
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	4a28      	ldr	r2, [pc, #160]	; (8003f18 <HAL_RCC_OscConfig+0x270>)
 8003e76:	f023 0301 	bic.w	r3, r3, #1
 8003e7a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003e7c:	f7fd fd3a 	bl	80018f4 <HAL_GetTick>
 8003e80:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003e82:	e008      	b.n	8003e96 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003e84:	f7fd fd36 	bl	80018f4 <HAL_GetTick>
 8003e88:	4602      	mov	r2, r0
 8003e8a:	693b      	ldr	r3, [r7, #16]
 8003e8c:	1ad3      	subs	r3, r2, r3
 8003e8e:	2b02      	cmp	r3, #2
 8003e90:	d901      	bls.n	8003e96 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8003e92:	2303      	movs	r3, #3
 8003e94:	e31a      	b.n	80044cc <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003e96:	4b20      	ldr	r3, [pc, #128]	; (8003f18 <HAL_RCC_OscConfig+0x270>)
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	f003 0302 	and.w	r3, r3, #2
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d1f0      	bne.n	8003e84 <HAL_RCC_OscConfig+0x1dc>
 8003ea2:	e000      	b.n	8003ea6 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003ea4:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	f003 0301 	and.w	r3, r3, #1
 8003eae:	2b00      	cmp	r3, #0
 8003eb0:	d073      	beq.n	8003f9a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8003eb2:	69bb      	ldr	r3, [r7, #24]
 8003eb4:	2b08      	cmp	r3, #8
 8003eb6:	d005      	beq.n	8003ec4 <HAL_RCC_OscConfig+0x21c>
 8003eb8:	69bb      	ldr	r3, [r7, #24]
 8003eba:	2b0c      	cmp	r3, #12
 8003ebc:	d10e      	bne.n	8003edc <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003ebe:	697b      	ldr	r3, [r7, #20]
 8003ec0:	2b03      	cmp	r3, #3
 8003ec2:	d10b      	bne.n	8003edc <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003ec4:	4b14      	ldr	r3, [pc, #80]	; (8003f18 <HAL_RCC_OscConfig+0x270>)
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003ecc:	2b00      	cmp	r3, #0
 8003ece:	d063      	beq.n	8003f98 <HAL_RCC_OscConfig+0x2f0>
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	685b      	ldr	r3, [r3, #4]
 8003ed4:	2b00      	cmp	r3, #0
 8003ed6:	d15f      	bne.n	8003f98 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8003ed8:	2301      	movs	r3, #1
 8003eda:	e2f7      	b.n	80044cc <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	685b      	ldr	r3, [r3, #4]
 8003ee0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003ee4:	d106      	bne.n	8003ef4 <HAL_RCC_OscConfig+0x24c>
 8003ee6:	4b0c      	ldr	r3, [pc, #48]	; (8003f18 <HAL_RCC_OscConfig+0x270>)
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	4a0b      	ldr	r2, [pc, #44]	; (8003f18 <HAL_RCC_OscConfig+0x270>)
 8003eec:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003ef0:	6013      	str	r3, [r2, #0]
 8003ef2:	e025      	b.n	8003f40 <HAL_RCC_OscConfig+0x298>
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	685b      	ldr	r3, [r3, #4]
 8003ef8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003efc:	d114      	bne.n	8003f28 <HAL_RCC_OscConfig+0x280>
 8003efe:	4b06      	ldr	r3, [pc, #24]	; (8003f18 <HAL_RCC_OscConfig+0x270>)
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	4a05      	ldr	r2, [pc, #20]	; (8003f18 <HAL_RCC_OscConfig+0x270>)
 8003f04:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003f08:	6013      	str	r3, [r2, #0]
 8003f0a:	4b03      	ldr	r3, [pc, #12]	; (8003f18 <HAL_RCC_OscConfig+0x270>)
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	4a02      	ldr	r2, [pc, #8]	; (8003f18 <HAL_RCC_OscConfig+0x270>)
 8003f10:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003f14:	6013      	str	r3, [r2, #0]
 8003f16:	e013      	b.n	8003f40 <HAL_RCC_OscConfig+0x298>
 8003f18:	40021000 	.word	0x40021000
 8003f1c:	08006330 	.word	0x08006330
 8003f20:	20000000 	.word	0x20000000
 8003f24:	20000004 	.word	0x20000004
 8003f28:	4ba0      	ldr	r3, [pc, #640]	; (80041ac <HAL_RCC_OscConfig+0x504>)
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	4a9f      	ldr	r2, [pc, #636]	; (80041ac <HAL_RCC_OscConfig+0x504>)
 8003f2e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003f32:	6013      	str	r3, [r2, #0]
 8003f34:	4b9d      	ldr	r3, [pc, #628]	; (80041ac <HAL_RCC_OscConfig+0x504>)
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	4a9c      	ldr	r2, [pc, #624]	; (80041ac <HAL_RCC_OscConfig+0x504>)
 8003f3a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003f3e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	685b      	ldr	r3, [r3, #4]
 8003f44:	2b00      	cmp	r3, #0
 8003f46:	d013      	beq.n	8003f70 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f48:	f7fd fcd4 	bl	80018f4 <HAL_GetTick>
 8003f4c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003f4e:	e008      	b.n	8003f62 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003f50:	f7fd fcd0 	bl	80018f4 <HAL_GetTick>
 8003f54:	4602      	mov	r2, r0
 8003f56:	693b      	ldr	r3, [r7, #16]
 8003f58:	1ad3      	subs	r3, r2, r3
 8003f5a:	2b64      	cmp	r3, #100	; 0x64
 8003f5c:	d901      	bls.n	8003f62 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8003f5e:	2303      	movs	r3, #3
 8003f60:	e2b4      	b.n	80044cc <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003f62:	4b92      	ldr	r3, [pc, #584]	; (80041ac <HAL_RCC_OscConfig+0x504>)
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	d0f0      	beq.n	8003f50 <HAL_RCC_OscConfig+0x2a8>
 8003f6e:	e014      	b.n	8003f9a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f70:	f7fd fcc0 	bl	80018f4 <HAL_GetTick>
 8003f74:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003f76:	e008      	b.n	8003f8a <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003f78:	f7fd fcbc 	bl	80018f4 <HAL_GetTick>
 8003f7c:	4602      	mov	r2, r0
 8003f7e:	693b      	ldr	r3, [r7, #16]
 8003f80:	1ad3      	subs	r3, r2, r3
 8003f82:	2b64      	cmp	r3, #100	; 0x64
 8003f84:	d901      	bls.n	8003f8a <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8003f86:	2303      	movs	r3, #3
 8003f88:	e2a0      	b.n	80044cc <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003f8a:	4b88      	ldr	r3, [pc, #544]	; (80041ac <HAL_RCC_OscConfig+0x504>)
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	d1f0      	bne.n	8003f78 <HAL_RCC_OscConfig+0x2d0>
 8003f96:	e000      	b.n	8003f9a <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003f98:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	f003 0302 	and.w	r3, r3, #2
 8003fa2:	2b00      	cmp	r3, #0
 8003fa4:	d060      	beq.n	8004068 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8003fa6:	69bb      	ldr	r3, [r7, #24]
 8003fa8:	2b04      	cmp	r3, #4
 8003faa:	d005      	beq.n	8003fb8 <HAL_RCC_OscConfig+0x310>
 8003fac:	69bb      	ldr	r3, [r7, #24]
 8003fae:	2b0c      	cmp	r3, #12
 8003fb0:	d119      	bne.n	8003fe6 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003fb2:	697b      	ldr	r3, [r7, #20]
 8003fb4:	2b02      	cmp	r3, #2
 8003fb6:	d116      	bne.n	8003fe6 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003fb8:	4b7c      	ldr	r3, [pc, #496]	; (80041ac <HAL_RCC_OscConfig+0x504>)
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003fc0:	2b00      	cmp	r3, #0
 8003fc2:	d005      	beq.n	8003fd0 <HAL_RCC_OscConfig+0x328>
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	68db      	ldr	r3, [r3, #12]
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	d101      	bne.n	8003fd0 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8003fcc:	2301      	movs	r3, #1
 8003fce:	e27d      	b.n	80044cc <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003fd0:	4b76      	ldr	r3, [pc, #472]	; (80041ac <HAL_RCC_OscConfig+0x504>)
 8003fd2:	685b      	ldr	r3, [r3, #4]
 8003fd4:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	691b      	ldr	r3, [r3, #16]
 8003fdc:	061b      	lsls	r3, r3, #24
 8003fde:	4973      	ldr	r1, [pc, #460]	; (80041ac <HAL_RCC_OscConfig+0x504>)
 8003fe0:	4313      	orrs	r3, r2
 8003fe2:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003fe4:	e040      	b.n	8004068 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	68db      	ldr	r3, [r3, #12]
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	d023      	beq.n	8004036 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003fee:	4b6f      	ldr	r3, [pc, #444]	; (80041ac <HAL_RCC_OscConfig+0x504>)
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	4a6e      	ldr	r2, [pc, #440]	; (80041ac <HAL_RCC_OscConfig+0x504>)
 8003ff4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003ff8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ffa:	f7fd fc7b 	bl	80018f4 <HAL_GetTick>
 8003ffe:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004000:	e008      	b.n	8004014 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004002:	f7fd fc77 	bl	80018f4 <HAL_GetTick>
 8004006:	4602      	mov	r2, r0
 8004008:	693b      	ldr	r3, [r7, #16]
 800400a:	1ad3      	subs	r3, r2, r3
 800400c:	2b02      	cmp	r3, #2
 800400e:	d901      	bls.n	8004014 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8004010:	2303      	movs	r3, #3
 8004012:	e25b      	b.n	80044cc <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004014:	4b65      	ldr	r3, [pc, #404]	; (80041ac <HAL_RCC_OscConfig+0x504>)
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800401c:	2b00      	cmp	r3, #0
 800401e:	d0f0      	beq.n	8004002 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004020:	4b62      	ldr	r3, [pc, #392]	; (80041ac <HAL_RCC_OscConfig+0x504>)
 8004022:	685b      	ldr	r3, [r3, #4]
 8004024:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	691b      	ldr	r3, [r3, #16]
 800402c:	061b      	lsls	r3, r3, #24
 800402e:	495f      	ldr	r1, [pc, #380]	; (80041ac <HAL_RCC_OscConfig+0x504>)
 8004030:	4313      	orrs	r3, r2
 8004032:	604b      	str	r3, [r1, #4]
 8004034:	e018      	b.n	8004068 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004036:	4b5d      	ldr	r3, [pc, #372]	; (80041ac <HAL_RCC_OscConfig+0x504>)
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	4a5c      	ldr	r2, [pc, #368]	; (80041ac <HAL_RCC_OscConfig+0x504>)
 800403c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004040:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004042:	f7fd fc57 	bl	80018f4 <HAL_GetTick>
 8004046:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004048:	e008      	b.n	800405c <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800404a:	f7fd fc53 	bl	80018f4 <HAL_GetTick>
 800404e:	4602      	mov	r2, r0
 8004050:	693b      	ldr	r3, [r7, #16]
 8004052:	1ad3      	subs	r3, r2, r3
 8004054:	2b02      	cmp	r3, #2
 8004056:	d901      	bls.n	800405c <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8004058:	2303      	movs	r3, #3
 800405a:	e237      	b.n	80044cc <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800405c:	4b53      	ldr	r3, [pc, #332]	; (80041ac <HAL_RCC_OscConfig+0x504>)
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004064:	2b00      	cmp	r3, #0
 8004066:	d1f0      	bne.n	800404a <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	f003 0308 	and.w	r3, r3, #8
 8004070:	2b00      	cmp	r3, #0
 8004072:	d03c      	beq.n	80040ee <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	695b      	ldr	r3, [r3, #20]
 8004078:	2b00      	cmp	r3, #0
 800407a:	d01c      	beq.n	80040b6 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800407c:	4b4b      	ldr	r3, [pc, #300]	; (80041ac <HAL_RCC_OscConfig+0x504>)
 800407e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004082:	4a4a      	ldr	r2, [pc, #296]	; (80041ac <HAL_RCC_OscConfig+0x504>)
 8004084:	f043 0301 	orr.w	r3, r3, #1
 8004088:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800408c:	f7fd fc32 	bl	80018f4 <HAL_GetTick>
 8004090:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004092:	e008      	b.n	80040a6 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004094:	f7fd fc2e 	bl	80018f4 <HAL_GetTick>
 8004098:	4602      	mov	r2, r0
 800409a:	693b      	ldr	r3, [r7, #16]
 800409c:	1ad3      	subs	r3, r2, r3
 800409e:	2b02      	cmp	r3, #2
 80040a0:	d901      	bls.n	80040a6 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80040a2:	2303      	movs	r3, #3
 80040a4:	e212      	b.n	80044cc <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80040a6:	4b41      	ldr	r3, [pc, #260]	; (80041ac <HAL_RCC_OscConfig+0x504>)
 80040a8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80040ac:	f003 0302 	and.w	r3, r3, #2
 80040b0:	2b00      	cmp	r3, #0
 80040b2:	d0ef      	beq.n	8004094 <HAL_RCC_OscConfig+0x3ec>
 80040b4:	e01b      	b.n	80040ee <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80040b6:	4b3d      	ldr	r3, [pc, #244]	; (80041ac <HAL_RCC_OscConfig+0x504>)
 80040b8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80040bc:	4a3b      	ldr	r2, [pc, #236]	; (80041ac <HAL_RCC_OscConfig+0x504>)
 80040be:	f023 0301 	bic.w	r3, r3, #1
 80040c2:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80040c6:	f7fd fc15 	bl	80018f4 <HAL_GetTick>
 80040ca:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80040cc:	e008      	b.n	80040e0 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80040ce:	f7fd fc11 	bl	80018f4 <HAL_GetTick>
 80040d2:	4602      	mov	r2, r0
 80040d4:	693b      	ldr	r3, [r7, #16]
 80040d6:	1ad3      	subs	r3, r2, r3
 80040d8:	2b02      	cmp	r3, #2
 80040da:	d901      	bls.n	80040e0 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80040dc:	2303      	movs	r3, #3
 80040de:	e1f5      	b.n	80044cc <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80040e0:	4b32      	ldr	r3, [pc, #200]	; (80041ac <HAL_RCC_OscConfig+0x504>)
 80040e2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80040e6:	f003 0302 	and.w	r3, r3, #2
 80040ea:	2b00      	cmp	r3, #0
 80040ec:	d1ef      	bne.n	80040ce <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	f003 0304 	and.w	r3, r3, #4
 80040f6:	2b00      	cmp	r3, #0
 80040f8:	f000 80a6 	beq.w	8004248 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80040fc:	2300      	movs	r3, #0
 80040fe:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8004100:	4b2a      	ldr	r3, [pc, #168]	; (80041ac <HAL_RCC_OscConfig+0x504>)
 8004102:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004104:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004108:	2b00      	cmp	r3, #0
 800410a:	d10d      	bne.n	8004128 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800410c:	4b27      	ldr	r3, [pc, #156]	; (80041ac <HAL_RCC_OscConfig+0x504>)
 800410e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004110:	4a26      	ldr	r2, [pc, #152]	; (80041ac <HAL_RCC_OscConfig+0x504>)
 8004112:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004116:	6593      	str	r3, [r2, #88]	; 0x58
 8004118:	4b24      	ldr	r3, [pc, #144]	; (80041ac <HAL_RCC_OscConfig+0x504>)
 800411a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800411c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004120:	60bb      	str	r3, [r7, #8]
 8004122:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004124:	2301      	movs	r3, #1
 8004126:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004128:	4b21      	ldr	r3, [pc, #132]	; (80041b0 <HAL_RCC_OscConfig+0x508>)
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004130:	2b00      	cmp	r3, #0
 8004132:	d118      	bne.n	8004166 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004134:	4b1e      	ldr	r3, [pc, #120]	; (80041b0 <HAL_RCC_OscConfig+0x508>)
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	4a1d      	ldr	r2, [pc, #116]	; (80041b0 <HAL_RCC_OscConfig+0x508>)
 800413a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800413e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004140:	f7fd fbd8 	bl	80018f4 <HAL_GetTick>
 8004144:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004146:	e008      	b.n	800415a <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004148:	f7fd fbd4 	bl	80018f4 <HAL_GetTick>
 800414c:	4602      	mov	r2, r0
 800414e:	693b      	ldr	r3, [r7, #16]
 8004150:	1ad3      	subs	r3, r2, r3
 8004152:	2b02      	cmp	r3, #2
 8004154:	d901      	bls.n	800415a <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8004156:	2303      	movs	r3, #3
 8004158:	e1b8      	b.n	80044cc <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800415a:	4b15      	ldr	r3, [pc, #84]	; (80041b0 <HAL_RCC_OscConfig+0x508>)
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004162:	2b00      	cmp	r3, #0
 8004164:	d0f0      	beq.n	8004148 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	689b      	ldr	r3, [r3, #8]
 800416a:	2b01      	cmp	r3, #1
 800416c:	d108      	bne.n	8004180 <HAL_RCC_OscConfig+0x4d8>
 800416e:	4b0f      	ldr	r3, [pc, #60]	; (80041ac <HAL_RCC_OscConfig+0x504>)
 8004170:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004174:	4a0d      	ldr	r2, [pc, #52]	; (80041ac <HAL_RCC_OscConfig+0x504>)
 8004176:	f043 0301 	orr.w	r3, r3, #1
 800417a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800417e:	e029      	b.n	80041d4 <HAL_RCC_OscConfig+0x52c>
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	689b      	ldr	r3, [r3, #8]
 8004184:	2b05      	cmp	r3, #5
 8004186:	d115      	bne.n	80041b4 <HAL_RCC_OscConfig+0x50c>
 8004188:	4b08      	ldr	r3, [pc, #32]	; (80041ac <HAL_RCC_OscConfig+0x504>)
 800418a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800418e:	4a07      	ldr	r2, [pc, #28]	; (80041ac <HAL_RCC_OscConfig+0x504>)
 8004190:	f043 0304 	orr.w	r3, r3, #4
 8004194:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004198:	4b04      	ldr	r3, [pc, #16]	; (80041ac <HAL_RCC_OscConfig+0x504>)
 800419a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800419e:	4a03      	ldr	r2, [pc, #12]	; (80041ac <HAL_RCC_OscConfig+0x504>)
 80041a0:	f043 0301 	orr.w	r3, r3, #1
 80041a4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80041a8:	e014      	b.n	80041d4 <HAL_RCC_OscConfig+0x52c>
 80041aa:	bf00      	nop
 80041ac:	40021000 	.word	0x40021000
 80041b0:	40007000 	.word	0x40007000
 80041b4:	4b9d      	ldr	r3, [pc, #628]	; (800442c <HAL_RCC_OscConfig+0x784>)
 80041b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80041ba:	4a9c      	ldr	r2, [pc, #624]	; (800442c <HAL_RCC_OscConfig+0x784>)
 80041bc:	f023 0301 	bic.w	r3, r3, #1
 80041c0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80041c4:	4b99      	ldr	r3, [pc, #612]	; (800442c <HAL_RCC_OscConfig+0x784>)
 80041c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80041ca:	4a98      	ldr	r2, [pc, #608]	; (800442c <HAL_RCC_OscConfig+0x784>)
 80041cc:	f023 0304 	bic.w	r3, r3, #4
 80041d0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	689b      	ldr	r3, [r3, #8]
 80041d8:	2b00      	cmp	r3, #0
 80041da:	d016      	beq.n	800420a <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80041dc:	f7fd fb8a 	bl	80018f4 <HAL_GetTick>
 80041e0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80041e2:	e00a      	b.n	80041fa <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80041e4:	f7fd fb86 	bl	80018f4 <HAL_GetTick>
 80041e8:	4602      	mov	r2, r0
 80041ea:	693b      	ldr	r3, [r7, #16]
 80041ec:	1ad3      	subs	r3, r2, r3
 80041ee:	f241 3288 	movw	r2, #5000	; 0x1388
 80041f2:	4293      	cmp	r3, r2
 80041f4:	d901      	bls.n	80041fa <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80041f6:	2303      	movs	r3, #3
 80041f8:	e168      	b.n	80044cc <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80041fa:	4b8c      	ldr	r3, [pc, #560]	; (800442c <HAL_RCC_OscConfig+0x784>)
 80041fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004200:	f003 0302 	and.w	r3, r3, #2
 8004204:	2b00      	cmp	r3, #0
 8004206:	d0ed      	beq.n	80041e4 <HAL_RCC_OscConfig+0x53c>
 8004208:	e015      	b.n	8004236 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800420a:	f7fd fb73 	bl	80018f4 <HAL_GetTick>
 800420e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004210:	e00a      	b.n	8004228 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004212:	f7fd fb6f 	bl	80018f4 <HAL_GetTick>
 8004216:	4602      	mov	r2, r0
 8004218:	693b      	ldr	r3, [r7, #16]
 800421a:	1ad3      	subs	r3, r2, r3
 800421c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004220:	4293      	cmp	r3, r2
 8004222:	d901      	bls.n	8004228 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8004224:	2303      	movs	r3, #3
 8004226:	e151      	b.n	80044cc <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004228:	4b80      	ldr	r3, [pc, #512]	; (800442c <HAL_RCC_OscConfig+0x784>)
 800422a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800422e:	f003 0302 	and.w	r3, r3, #2
 8004232:	2b00      	cmp	r3, #0
 8004234:	d1ed      	bne.n	8004212 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004236:	7ffb      	ldrb	r3, [r7, #31]
 8004238:	2b01      	cmp	r3, #1
 800423a:	d105      	bne.n	8004248 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800423c:	4b7b      	ldr	r3, [pc, #492]	; (800442c <HAL_RCC_OscConfig+0x784>)
 800423e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004240:	4a7a      	ldr	r2, [pc, #488]	; (800442c <HAL_RCC_OscConfig+0x784>)
 8004242:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004246:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	f003 0320 	and.w	r3, r3, #32
 8004250:	2b00      	cmp	r3, #0
 8004252:	d03c      	beq.n	80042ce <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004258:	2b00      	cmp	r3, #0
 800425a:	d01c      	beq.n	8004296 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800425c:	4b73      	ldr	r3, [pc, #460]	; (800442c <HAL_RCC_OscConfig+0x784>)
 800425e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004262:	4a72      	ldr	r2, [pc, #456]	; (800442c <HAL_RCC_OscConfig+0x784>)
 8004264:	f043 0301 	orr.w	r3, r3, #1
 8004268:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800426c:	f7fd fb42 	bl	80018f4 <HAL_GetTick>
 8004270:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004272:	e008      	b.n	8004286 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004274:	f7fd fb3e 	bl	80018f4 <HAL_GetTick>
 8004278:	4602      	mov	r2, r0
 800427a:	693b      	ldr	r3, [r7, #16]
 800427c:	1ad3      	subs	r3, r2, r3
 800427e:	2b02      	cmp	r3, #2
 8004280:	d901      	bls.n	8004286 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8004282:	2303      	movs	r3, #3
 8004284:	e122      	b.n	80044cc <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004286:	4b69      	ldr	r3, [pc, #420]	; (800442c <HAL_RCC_OscConfig+0x784>)
 8004288:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800428c:	f003 0302 	and.w	r3, r3, #2
 8004290:	2b00      	cmp	r3, #0
 8004292:	d0ef      	beq.n	8004274 <HAL_RCC_OscConfig+0x5cc>
 8004294:	e01b      	b.n	80042ce <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8004296:	4b65      	ldr	r3, [pc, #404]	; (800442c <HAL_RCC_OscConfig+0x784>)
 8004298:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800429c:	4a63      	ldr	r2, [pc, #396]	; (800442c <HAL_RCC_OscConfig+0x784>)
 800429e:	f023 0301 	bic.w	r3, r3, #1
 80042a2:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80042a6:	f7fd fb25 	bl	80018f4 <HAL_GetTick>
 80042aa:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80042ac:	e008      	b.n	80042c0 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80042ae:	f7fd fb21 	bl	80018f4 <HAL_GetTick>
 80042b2:	4602      	mov	r2, r0
 80042b4:	693b      	ldr	r3, [r7, #16]
 80042b6:	1ad3      	subs	r3, r2, r3
 80042b8:	2b02      	cmp	r3, #2
 80042ba:	d901      	bls.n	80042c0 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 80042bc:	2303      	movs	r3, #3
 80042be:	e105      	b.n	80044cc <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80042c0:	4b5a      	ldr	r3, [pc, #360]	; (800442c <HAL_RCC_OscConfig+0x784>)
 80042c2:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80042c6:	f003 0302 	and.w	r3, r3, #2
 80042ca:	2b00      	cmp	r3, #0
 80042cc:	d1ef      	bne.n	80042ae <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	f000 80f9 	beq.w	80044ca <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80042dc:	2b02      	cmp	r3, #2
 80042de:	f040 80cf 	bne.w	8004480 <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80042e2:	4b52      	ldr	r3, [pc, #328]	; (800442c <HAL_RCC_OscConfig+0x784>)
 80042e4:	68db      	ldr	r3, [r3, #12]
 80042e6:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80042e8:	697b      	ldr	r3, [r7, #20]
 80042ea:	f003 0203 	and.w	r2, r3, #3
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80042f2:	429a      	cmp	r2, r3
 80042f4:	d12c      	bne.n	8004350 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80042f6:	697b      	ldr	r3, [r7, #20]
 80042f8:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004300:	3b01      	subs	r3, #1
 8004302:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004304:	429a      	cmp	r2, r3
 8004306:	d123      	bne.n	8004350 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004308:	697b      	ldr	r3, [r7, #20]
 800430a:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004312:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004314:	429a      	cmp	r2, r3
 8004316:	d11b      	bne.n	8004350 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004318:	697b      	ldr	r3, [r7, #20]
 800431a:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004322:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004324:	429a      	cmp	r2, r3
 8004326:	d113      	bne.n	8004350 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004328:	697b      	ldr	r3, [r7, #20]
 800432a:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004332:	085b      	lsrs	r3, r3, #1
 8004334:	3b01      	subs	r3, #1
 8004336:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004338:	429a      	cmp	r2, r3
 800433a:	d109      	bne.n	8004350 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800433c:	697b      	ldr	r3, [r7, #20]
 800433e:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004346:	085b      	lsrs	r3, r3, #1
 8004348:	3b01      	subs	r3, #1
 800434a:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800434c:	429a      	cmp	r2, r3
 800434e:	d071      	beq.n	8004434 <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004350:	69bb      	ldr	r3, [r7, #24]
 8004352:	2b0c      	cmp	r3, #12
 8004354:	d068      	beq.n	8004428 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8004356:	4b35      	ldr	r3, [pc, #212]	; (800442c <HAL_RCC_OscConfig+0x784>)
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800435e:	2b00      	cmp	r3, #0
 8004360:	d105      	bne.n	800436e <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8004362:	4b32      	ldr	r3, [pc, #200]	; (800442c <HAL_RCC_OscConfig+0x784>)
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800436a:	2b00      	cmp	r3, #0
 800436c:	d001      	beq.n	8004372 <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 800436e:	2301      	movs	r3, #1
 8004370:	e0ac      	b.n	80044cc <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8004372:	4b2e      	ldr	r3, [pc, #184]	; (800442c <HAL_RCC_OscConfig+0x784>)
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	4a2d      	ldr	r2, [pc, #180]	; (800442c <HAL_RCC_OscConfig+0x784>)
 8004378:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800437c:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800437e:	f7fd fab9 	bl	80018f4 <HAL_GetTick>
 8004382:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004384:	e008      	b.n	8004398 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004386:	f7fd fab5 	bl	80018f4 <HAL_GetTick>
 800438a:	4602      	mov	r2, r0
 800438c:	693b      	ldr	r3, [r7, #16]
 800438e:	1ad3      	subs	r3, r2, r3
 8004390:	2b02      	cmp	r3, #2
 8004392:	d901      	bls.n	8004398 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 8004394:	2303      	movs	r3, #3
 8004396:	e099      	b.n	80044cc <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004398:	4b24      	ldr	r3, [pc, #144]	; (800442c <HAL_RCC_OscConfig+0x784>)
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	d1f0      	bne.n	8004386 <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80043a4:	4b21      	ldr	r3, [pc, #132]	; (800442c <HAL_RCC_OscConfig+0x784>)
 80043a6:	68da      	ldr	r2, [r3, #12]
 80043a8:	4b21      	ldr	r3, [pc, #132]	; (8004430 <HAL_RCC_OscConfig+0x788>)
 80043aa:	4013      	ands	r3, r2
 80043ac:	687a      	ldr	r2, [r7, #4]
 80043ae:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 80043b0:	687a      	ldr	r2, [r7, #4]
 80043b2:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80043b4:	3a01      	subs	r2, #1
 80043b6:	0112      	lsls	r2, r2, #4
 80043b8:	4311      	orrs	r1, r2
 80043ba:	687a      	ldr	r2, [r7, #4]
 80043bc:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80043be:	0212      	lsls	r2, r2, #8
 80043c0:	4311      	orrs	r1, r2
 80043c2:	687a      	ldr	r2, [r7, #4]
 80043c4:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80043c6:	0852      	lsrs	r2, r2, #1
 80043c8:	3a01      	subs	r2, #1
 80043ca:	0552      	lsls	r2, r2, #21
 80043cc:	4311      	orrs	r1, r2
 80043ce:	687a      	ldr	r2, [r7, #4]
 80043d0:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80043d2:	0852      	lsrs	r2, r2, #1
 80043d4:	3a01      	subs	r2, #1
 80043d6:	0652      	lsls	r2, r2, #25
 80043d8:	4311      	orrs	r1, r2
 80043da:	687a      	ldr	r2, [r7, #4]
 80043dc:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80043de:	06d2      	lsls	r2, r2, #27
 80043e0:	430a      	orrs	r2, r1
 80043e2:	4912      	ldr	r1, [pc, #72]	; (800442c <HAL_RCC_OscConfig+0x784>)
 80043e4:	4313      	orrs	r3, r2
 80043e6:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80043e8:	4b10      	ldr	r3, [pc, #64]	; (800442c <HAL_RCC_OscConfig+0x784>)
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	4a0f      	ldr	r2, [pc, #60]	; (800442c <HAL_RCC_OscConfig+0x784>)
 80043ee:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80043f2:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80043f4:	4b0d      	ldr	r3, [pc, #52]	; (800442c <HAL_RCC_OscConfig+0x784>)
 80043f6:	68db      	ldr	r3, [r3, #12]
 80043f8:	4a0c      	ldr	r2, [pc, #48]	; (800442c <HAL_RCC_OscConfig+0x784>)
 80043fa:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80043fe:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004400:	f7fd fa78 	bl	80018f4 <HAL_GetTick>
 8004404:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004406:	e008      	b.n	800441a <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004408:	f7fd fa74 	bl	80018f4 <HAL_GetTick>
 800440c:	4602      	mov	r2, r0
 800440e:	693b      	ldr	r3, [r7, #16]
 8004410:	1ad3      	subs	r3, r2, r3
 8004412:	2b02      	cmp	r3, #2
 8004414:	d901      	bls.n	800441a <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 8004416:	2303      	movs	r3, #3
 8004418:	e058      	b.n	80044cc <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800441a:	4b04      	ldr	r3, [pc, #16]	; (800442c <HAL_RCC_OscConfig+0x784>)
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004422:	2b00      	cmp	r3, #0
 8004424:	d0f0      	beq.n	8004408 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004426:	e050      	b.n	80044ca <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8004428:	2301      	movs	r3, #1
 800442a:	e04f      	b.n	80044cc <HAL_RCC_OscConfig+0x824>
 800442c:	40021000 	.word	0x40021000
 8004430:	019d800c 	.word	0x019d800c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004434:	4b27      	ldr	r3, [pc, #156]	; (80044d4 <HAL_RCC_OscConfig+0x82c>)
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800443c:	2b00      	cmp	r3, #0
 800443e:	d144      	bne.n	80044ca <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8004440:	4b24      	ldr	r3, [pc, #144]	; (80044d4 <HAL_RCC_OscConfig+0x82c>)
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	4a23      	ldr	r2, [pc, #140]	; (80044d4 <HAL_RCC_OscConfig+0x82c>)
 8004446:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800444a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800444c:	4b21      	ldr	r3, [pc, #132]	; (80044d4 <HAL_RCC_OscConfig+0x82c>)
 800444e:	68db      	ldr	r3, [r3, #12]
 8004450:	4a20      	ldr	r2, [pc, #128]	; (80044d4 <HAL_RCC_OscConfig+0x82c>)
 8004452:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004456:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8004458:	f7fd fa4c 	bl	80018f4 <HAL_GetTick>
 800445c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800445e:	e008      	b.n	8004472 <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004460:	f7fd fa48 	bl	80018f4 <HAL_GetTick>
 8004464:	4602      	mov	r2, r0
 8004466:	693b      	ldr	r3, [r7, #16]
 8004468:	1ad3      	subs	r3, r2, r3
 800446a:	2b02      	cmp	r3, #2
 800446c:	d901      	bls.n	8004472 <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 800446e:	2303      	movs	r3, #3
 8004470:	e02c      	b.n	80044cc <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004472:	4b18      	ldr	r3, [pc, #96]	; (80044d4 <HAL_RCC_OscConfig+0x82c>)
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800447a:	2b00      	cmp	r3, #0
 800447c:	d0f0      	beq.n	8004460 <HAL_RCC_OscConfig+0x7b8>
 800447e:	e024      	b.n	80044ca <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004480:	69bb      	ldr	r3, [r7, #24]
 8004482:	2b0c      	cmp	r3, #12
 8004484:	d01f      	beq.n	80044c6 <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004486:	4b13      	ldr	r3, [pc, #76]	; (80044d4 <HAL_RCC_OscConfig+0x82c>)
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	4a12      	ldr	r2, [pc, #72]	; (80044d4 <HAL_RCC_OscConfig+0x82c>)
 800448c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004490:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004492:	f7fd fa2f 	bl	80018f4 <HAL_GetTick>
 8004496:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004498:	e008      	b.n	80044ac <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800449a:	f7fd fa2b 	bl	80018f4 <HAL_GetTick>
 800449e:	4602      	mov	r2, r0
 80044a0:	693b      	ldr	r3, [r7, #16]
 80044a2:	1ad3      	subs	r3, r2, r3
 80044a4:	2b02      	cmp	r3, #2
 80044a6:	d901      	bls.n	80044ac <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 80044a8:	2303      	movs	r3, #3
 80044aa:	e00f      	b.n	80044cc <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80044ac:	4b09      	ldr	r3, [pc, #36]	; (80044d4 <HAL_RCC_OscConfig+0x82c>)
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80044b4:	2b00      	cmp	r3, #0
 80044b6:	d1f0      	bne.n	800449a <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80044b8:	4b06      	ldr	r3, [pc, #24]	; (80044d4 <HAL_RCC_OscConfig+0x82c>)
 80044ba:	68da      	ldr	r2, [r3, #12]
 80044bc:	4905      	ldr	r1, [pc, #20]	; (80044d4 <HAL_RCC_OscConfig+0x82c>)
 80044be:	4b06      	ldr	r3, [pc, #24]	; (80044d8 <HAL_RCC_OscConfig+0x830>)
 80044c0:	4013      	ands	r3, r2
 80044c2:	60cb      	str	r3, [r1, #12]
 80044c4:	e001      	b.n	80044ca <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80044c6:	2301      	movs	r3, #1
 80044c8:	e000      	b.n	80044cc <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 80044ca:	2300      	movs	r3, #0
}
 80044cc:	4618      	mov	r0, r3
 80044ce:	3720      	adds	r7, #32
 80044d0:	46bd      	mov	sp, r7
 80044d2:	bd80      	pop	{r7, pc}
 80044d4:	40021000 	.word	0x40021000
 80044d8:	feeefffc 	.word	0xfeeefffc

080044dc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80044dc:	b580      	push	{r7, lr}
 80044de:	b086      	sub	sp, #24
 80044e0:	af00      	add	r7, sp, #0
 80044e2:	6078      	str	r0, [r7, #4]
 80044e4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80044e6:	2300      	movs	r3, #0
 80044e8:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	2b00      	cmp	r3, #0
 80044ee:	d101      	bne.n	80044f4 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80044f0:	2301      	movs	r3, #1
 80044f2:	e11d      	b.n	8004730 <HAL_RCC_ClockConfig+0x254>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80044f4:	4b90      	ldr	r3, [pc, #576]	; (8004738 <HAL_RCC_ClockConfig+0x25c>)
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	f003 030f 	and.w	r3, r3, #15
 80044fc:	683a      	ldr	r2, [r7, #0]
 80044fe:	429a      	cmp	r2, r3
 8004500:	d910      	bls.n	8004524 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004502:	4b8d      	ldr	r3, [pc, #564]	; (8004738 <HAL_RCC_ClockConfig+0x25c>)
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	f023 020f 	bic.w	r2, r3, #15
 800450a:	498b      	ldr	r1, [pc, #556]	; (8004738 <HAL_RCC_ClockConfig+0x25c>)
 800450c:	683b      	ldr	r3, [r7, #0]
 800450e:	4313      	orrs	r3, r2
 8004510:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004512:	4b89      	ldr	r3, [pc, #548]	; (8004738 <HAL_RCC_ClockConfig+0x25c>)
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	f003 030f 	and.w	r3, r3, #15
 800451a:	683a      	ldr	r2, [r7, #0]
 800451c:	429a      	cmp	r2, r3
 800451e:	d001      	beq.n	8004524 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8004520:	2301      	movs	r3, #1
 8004522:	e105      	b.n	8004730 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	f003 0302 	and.w	r3, r3, #2
 800452c:	2b00      	cmp	r3, #0
 800452e:	d010      	beq.n	8004552 <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	689a      	ldr	r2, [r3, #8]
 8004534:	4b81      	ldr	r3, [pc, #516]	; (800473c <HAL_RCC_ClockConfig+0x260>)
 8004536:	689b      	ldr	r3, [r3, #8]
 8004538:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800453c:	429a      	cmp	r2, r3
 800453e:	d908      	bls.n	8004552 <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004540:	4b7e      	ldr	r3, [pc, #504]	; (800473c <HAL_RCC_ClockConfig+0x260>)
 8004542:	689b      	ldr	r3, [r3, #8]
 8004544:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	689b      	ldr	r3, [r3, #8]
 800454c:	497b      	ldr	r1, [pc, #492]	; (800473c <HAL_RCC_ClockConfig+0x260>)
 800454e:	4313      	orrs	r3, r2
 8004550:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	f003 0301 	and.w	r3, r3, #1
 800455a:	2b00      	cmp	r3, #0
 800455c:	d079      	beq.n	8004652 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	685b      	ldr	r3, [r3, #4]
 8004562:	2b03      	cmp	r3, #3
 8004564:	d11e      	bne.n	80045a4 <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004566:	4b75      	ldr	r3, [pc, #468]	; (800473c <HAL_RCC_ClockConfig+0x260>)
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800456e:	2b00      	cmp	r3, #0
 8004570:	d101      	bne.n	8004576 <HAL_RCC_ClockConfig+0x9a>
      {
        return HAL_ERROR;
 8004572:	2301      	movs	r3, #1
 8004574:	e0dc      	b.n	8004730 <HAL_RCC_ClockConfig+0x254>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 8004576:	f000 fa09 	bl	800498c <RCC_GetSysClockFreqFromPLLSource>
 800457a:	4603      	mov	r3, r0
 800457c:	4a70      	ldr	r2, [pc, #448]	; (8004740 <HAL_RCC_ClockConfig+0x264>)
 800457e:	4293      	cmp	r3, r2
 8004580:	d946      	bls.n	8004610 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8004582:	4b6e      	ldr	r3, [pc, #440]	; (800473c <HAL_RCC_ClockConfig+0x260>)
 8004584:	689b      	ldr	r3, [r3, #8]
 8004586:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800458a:	2b00      	cmp	r3, #0
 800458c:	d140      	bne.n	8004610 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800458e:	4b6b      	ldr	r3, [pc, #428]	; (800473c <HAL_RCC_ClockConfig+0x260>)
 8004590:	689b      	ldr	r3, [r3, #8]
 8004592:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004596:	4a69      	ldr	r2, [pc, #420]	; (800473c <HAL_RCC_ClockConfig+0x260>)
 8004598:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800459c:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800459e:	2380      	movs	r3, #128	; 0x80
 80045a0:	617b      	str	r3, [r7, #20]
 80045a2:	e035      	b.n	8004610 <HAL_RCC_ClockConfig+0x134>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	685b      	ldr	r3, [r3, #4]
 80045a8:	2b02      	cmp	r3, #2
 80045aa:	d107      	bne.n	80045bc <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80045ac:	4b63      	ldr	r3, [pc, #396]	; (800473c <HAL_RCC_ClockConfig+0x260>)
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80045b4:	2b00      	cmp	r3, #0
 80045b6:	d115      	bne.n	80045e4 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 80045b8:	2301      	movs	r3, #1
 80045ba:	e0b9      	b.n	8004730 <HAL_RCC_ClockConfig+0x254>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	685b      	ldr	r3, [r3, #4]
 80045c0:	2b00      	cmp	r3, #0
 80045c2:	d107      	bne.n	80045d4 <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80045c4:	4b5d      	ldr	r3, [pc, #372]	; (800473c <HAL_RCC_ClockConfig+0x260>)
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	f003 0302 	and.w	r3, r3, #2
 80045cc:	2b00      	cmp	r3, #0
 80045ce:	d109      	bne.n	80045e4 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 80045d0:	2301      	movs	r3, #1
 80045d2:	e0ad      	b.n	8004730 <HAL_RCC_ClockConfig+0x254>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80045d4:	4b59      	ldr	r3, [pc, #356]	; (800473c <HAL_RCC_ClockConfig+0x260>)
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80045dc:	2b00      	cmp	r3, #0
 80045de:	d101      	bne.n	80045e4 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 80045e0:	2301      	movs	r3, #1
 80045e2:	e0a5      	b.n	8004730 <HAL_RCC_ClockConfig+0x254>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 80045e4:	f000 f8b4 	bl	8004750 <HAL_RCC_GetSysClockFreq>
 80045e8:	4603      	mov	r3, r0
 80045ea:	4a55      	ldr	r2, [pc, #340]	; (8004740 <HAL_RCC_ClockConfig+0x264>)
 80045ec:	4293      	cmp	r3, r2
 80045ee:	d90f      	bls.n	8004610 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 80045f0:	4b52      	ldr	r3, [pc, #328]	; (800473c <HAL_RCC_ClockConfig+0x260>)
 80045f2:	689b      	ldr	r3, [r3, #8]
 80045f4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80045f8:	2b00      	cmp	r3, #0
 80045fa:	d109      	bne.n	8004610 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80045fc:	4b4f      	ldr	r3, [pc, #316]	; (800473c <HAL_RCC_ClockConfig+0x260>)
 80045fe:	689b      	ldr	r3, [r3, #8]
 8004600:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004604:	4a4d      	ldr	r2, [pc, #308]	; (800473c <HAL_RCC_ClockConfig+0x260>)
 8004606:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800460a:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800460c:	2380      	movs	r3, #128	; 0x80
 800460e:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004610:	4b4a      	ldr	r3, [pc, #296]	; (800473c <HAL_RCC_ClockConfig+0x260>)
 8004612:	689b      	ldr	r3, [r3, #8]
 8004614:	f023 0203 	bic.w	r2, r3, #3
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	685b      	ldr	r3, [r3, #4]
 800461c:	4947      	ldr	r1, [pc, #284]	; (800473c <HAL_RCC_ClockConfig+0x260>)
 800461e:	4313      	orrs	r3, r2
 8004620:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004622:	f7fd f967 	bl	80018f4 <HAL_GetTick>
 8004626:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004628:	e00a      	b.n	8004640 <HAL_RCC_ClockConfig+0x164>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800462a:	f7fd f963 	bl	80018f4 <HAL_GetTick>
 800462e:	4602      	mov	r2, r0
 8004630:	693b      	ldr	r3, [r7, #16]
 8004632:	1ad3      	subs	r3, r2, r3
 8004634:	f241 3288 	movw	r2, #5000	; 0x1388
 8004638:	4293      	cmp	r3, r2
 800463a:	d901      	bls.n	8004640 <HAL_RCC_ClockConfig+0x164>
      {
        return HAL_TIMEOUT;
 800463c:	2303      	movs	r3, #3
 800463e:	e077      	b.n	8004730 <HAL_RCC_ClockConfig+0x254>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004640:	4b3e      	ldr	r3, [pc, #248]	; (800473c <HAL_RCC_ClockConfig+0x260>)
 8004642:	689b      	ldr	r3, [r3, #8]
 8004644:	f003 020c 	and.w	r2, r3, #12
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	685b      	ldr	r3, [r3, #4]
 800464c:	009b      	lsls	r3, r3, #2
 800464e:	429a      	cmp	r2, r3
 8004650:	d1eb      	bne.n	800462a <HAL_RCC_ClockConfig+0x14e>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 8004652:	697b      	ldr	r3, [r7, #20]
 8004654:	2b80      	cmp	r3, #128	; 0x80
 8004656:	d105      	bne.n	8004664 <HAL_RCC_ClockConfig+0x188>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8004658:	4b38      	ldr	r3, [pc, #224]	; (800473c <HAL_RCC_ClockConfig+0x260>)
 800465a:	689b      	ldr	r3, [r3, #8]
 800465c:	4a37      	ldr	r2, [pc, #220]	; (800473c <HAL_RCC_ClockConfig+0x260>)
 800465e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004662:	6093      	str	r3, [r2, #8]
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	f003 0302 	and.w	r3, r3, #2
 800466c:	2b00      	cmp	r3, #0
 800466e:	d010      	beq.n	8004692 <HAL_RCC_ClockConfig+0x1b6>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	689a      	ldr	r2, [r3, #8]
 8004674:	4b31      	ldr	r3, [pc, #196]	; (800473c <HAL_RCC_ClockConfig+0x260>)
 8004676:	689b      	ldr	r3, [r3, #8]
 8004678:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800467c:	429a      	cmp	r2, r3
 800467e:	d208      	bcs.n	8004692 <HAL_RCC_ClockConfig+0x1b6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004680:	4b2e      	ldr	r3, [pc, #184]	; (800473c <HAL_RCC_ClockConfig+0x260>)
 8004682:	689b      	ldr	r3, [r3, #8]
 8004684:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	689b      	ldr	r3, [r3, #8]
 800468c:	492b      	ldr	r1, [pc, #172]	; (800473c <HAL_RCC_ClockConfig+0x260>)
 800468e:	4313      	orrs	r3, r2
 8004690:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004692:	4b29      	ldr	r3, [pc, #164]	; (8004738 <HAL_RCC_ClockConfig+0x25c>)
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	f003 030f 	and.w	r3, r3, #15
 800469a:	683a      	ldr	r2, [r7, #0]
 800469c:	429a      	cmp	r2, r3
 800469e:	d210      	bcs.n	80046c2 <HAL_RCC_ClockConfig+0x1e6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80046a0:	4b25      	ldr	r3, [pc, #148]	; (8004738 <HAL_RCC_ClockConfig+0x25c>)
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	f023 020f 	bic.w	r2, r3, #15
 80046a8:	4923      	ldr	r1, [pc, #140]	; (8004738 <HAL_RCC_ClockConfig+0x25c>)
 80046aa:	683b      	ldr	r3, [r7, #0]
 80046ac:	4313      	orrs	r3, r2
 80046ae:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80046b0:	4b21      	ldr	r3, [pc, #132]	; (8004738 <HAL_RCC_ClockConfig+0x25c>)
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	f003 030f 	and.w	r3, r3, #15
 80046b8:	683a      	ldr	r2, [r7, #0]
 80046ba:	429a      	cmp	r2, r3
 80046bc:	d001      	beq.n	80046c2 <HAL_RCC_ClockConfig+0x1e6>
    {
      return HAL_ERROR;
 80046be:	2301      	movs	r3, #1
 80046c0:	e036      	b.n	8004730 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	f003 0304 	and.w	r3, r3, #4
 80046ca:	2b00      	cmp	r3, #0
 80046cc:	d008      	beq.n	80046e0 <HAL_RCC_ClockConfig+0x204>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80046ce:	4b1b      	ldr	r3, [pc, #108]	; (800473c <HAL_RCC_ClockConfig+0x260>)
 80046d0:	689b      	ldr	r3, [r3, #8]
 80046d2:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	68db      	ldr	r3, [r3, #12]
 80046da:	4918      	ldr	r1, [pc, #96]	; (800473c <HAL_RCC_ClockConfig+0x260>)
 80046dc:	4313      	orrs	r3, r2
 80046de:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	f003 0308 	and.w	r3, r3, #8
 80046e8:	2b00      	cmp	r3, #0
 80046ea:	d009      	beq.n	8004700 <HAL_RCC_ClockConfig+0x224>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80046ec:	4b13      	ldr	r3, [pc, #76]	; (800473c <HAL_RCC_ClockConfig+0x260>)
 80046ee:	689b      	ldr	r3, [r3, #8]
 80046f0:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	691b      	ldr	r3, [r3, #16]
 80046f8:	00db      	lsls	r3, r3, #3
 80046fa:	4910      	ldr	r1, [pc, #64]	; (800473c <HAL_RCC_ClockConfig+0x260>)
 80046fc:	4313      	orrs	r3, r2
 80046fe:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004700:	f000 f826 	bl	8004750 <HAL_RCC_GetSysClockFreq>
 8004704:	4602      	mov	r2, r0
 8004706:	4b0d      	ldr	r3, [pc, #52]	; (800473c <HAL_RCC_ClockConfig+0x260>)
 8004708:	689b      	ldr	r3, [r3, #8]
 800470a:	091b      	lsrs	r3, r3, #4
 800470c:	f003 030f 	and.w	r3, r3, #15
 8004710:	490c      	ldr	r1, [pc, #48]	; (8004744 <HAL_RCC_ClockConfig+0x268>)
 8004712:	5ccb      	ldrb	r3, [r1, r3]
 8004714:	f003 031f 	and.w	r3, r3, #31
 8004718:	fa22 f303 	lsr.w	r3, r2, r3
 800471c:	4a0a      	ldr	r2, [pc, #40]	; (8004748 <HAL_RCC_ClockConfig+0x26c>)
 800471e:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8004720:	4b0a      	ldr	r3, [pc, #40]	; (800474c <HAL_RCC_ClockConfig+0x270>)
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	4618      	mov	r0, r3
 8004726:	f7fd f895 	bl	8001854 <HAL_InitTick>
 800472a:	4603      	mov	r3, r0
 800472c:	73fb      	strb	r3, [r7, #15]

  return status;
 800472e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004730:	4618      	mov	r0, r3
 8004732:	3718      	adds	r7, #24
 8004734:	46bd      	mov	sp, r7
 8004736:	bd80      	pop	{r7, pc}
 8004738:	40022000 	.word	0x40022000
 800473c:	40021000 	.word	0x40021000
 8004740:	04c4b400 	.word	0x04c4b400
 8004744:	08006330 	.word	0x08006330
 8004748:	20000000 	.word	0x20000000
 800474c:	20000004 	.word	0x20000004

08004750 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004750:	b480      	push	{r7}
 8004752:	b089      	sub	sp, #36	; 0x24
 8004754:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8004756:	2300      	movs	r3, #0
 8004758:	61fb      	str	r3, [r7, #28]
 800475a:	2300      	movs	r3, #0
 800475c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800475e:	4b3e      	ldr	r3, [pc, #248]	; (8004858 <HAL_RCC_GetSysClockFreq+0x108>)
 8004760:	689b      	ldr	r3, [r3, #8]
 8004762:	f003 030c 	and.w	r3, r3, #12
 8004766:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004768:	4b3b      	ldr	r3, [pc, #236]	; (8004858 <HAL_RCC_GetSysClockFreq+0x108>)
 800476a:	68db      	ldr	r3, [r3, #12]
 800476c:	f003 0303 	and.w	r3, r3, #3
 8004770:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004772:	693b      	ldr	r3, [r7, #16]
 8004774:	2b00      	cmp	r3, #0
 8004776:	d005      	beq.n	8004784 <HAL_RCC_GetSysClockFreq+0x34>
 8004778:	693b      	ldr	r3, [r7, #16]
 800477a:	2b0c      	cmp	r3, #12
 800477c:	d121      	bne.n	80047c2 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	2b01      	cmp	r3, #1
 8004782:	d11e      	bne.n	80047c2 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8004784:	4b34      	ldr	r3, [pc, #208]	; (8004858 <HAL_RCC_GetSysClockFreq+0x108>)
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	f003 0308 	and.w	r3, r3, #8
 800478c:	2b00      	cmp	r3, #0
 800478e:	d107      	bne.n	80047a0 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8004790:	4b31      	ldr	r3, [pc, #196]	; (8004858 <HAL_RCC_GetSysClockFreq+0x108>)
 8004792:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004796:	0a1b      	lsrs	r3, r3, #8
 8004798:	f003 030f 	and.w	r3, r3, #15
 800479c:	61fb      	str	r3, [r7, #28]
 800479e:	e005      	b.n	80047ac <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80047a0:	4b2d      	ldr	r3, [pc, #180]	; (8004858 <HAL_RCC_GetSysClockFreq+0x108>)
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	091b      	lsrs	r3, r3, #4
 80047a6:	f003 030f 	and.w	r3, r3, #15
 80047aa:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80047ac:	4a2b      	ldr	r2, [pc, #172]	; (800485c <HAL_RCC_GetSysClockFreq+0x10c>)
 80047ae:	69fb      	ldr	r3, [r7, #28]
 80047b0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80047b4:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80047b6:	693b      	ldr	r3, [r7, #16]
 80047b8:	2b00      	cmp	r3, #0
 80047ba:	d10d      	bne.n	80047d8 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80047bc:	69fb      	ldr	r3, [r7, #28]
 80047be:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80047c0:	e00a      	b.n	80047d8 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80047c2:	693b      	ldr	r3, [r7, #16]
 80047c4:	2b04      	cmp	r3, #4
 80047c6:	d102      	bne.n	80047ce <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80047c8:	4b25      	ldr	r3, [pc, #148]	; (8004860 <HAL_RCC_GetSysClockFreq+0x110>)
 80047ca:	61bb      	str	r3, [r7, #24]
 80047cc:	e004      	b.n	80047d8 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80047ce:	693b      	ldr	r3, [r7, #16]
 80047d0:	2b08      	cmp	r3, #8
 80047d2:	d101      	bne.n	80047d8 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80047d4:	4b23      	ldr	r3, [pc, #140]	; (8004864 <HAL_RCC_GetSysClockFreq+0x114>)
 80047d6:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80047d8:	693b      	ldr	r3, [r7, #16]
 80047da:	2b0c      	cmp	r3, #12
 80047dc:	d134      	bne.n	8004848 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80047de:	4b1e      	ldr	r3, [pc, #120]	; (8004858 <HAL_RCC_GetSysClockFreq+0x108>)
 80047e0:	68db      	ldr	r3, [r3, #12]
 80047e2:	f003 0303 	and.w	r3, r3, #3
 80047e6:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80047e8:	68bb      	ldr	r3, [r7, #8]
 80047ea:	2b02      	cmp	r3, #2
 80047ec:	d003      	beq.n	80047f6 <HAL_RCC_GetSysClockFreq+0xa6>
 80047ee:	68bb      	ldr	r3, [r7, #8]
 80047f0:	2b03      	cmp	r3, #3
 80047f2:	d003      	beq.n	80047fc <HAL_RCC_GetSysClockFreq+0xac>
 80047f4:	e005      	b.n	8004802 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80047f6:	4b1a      	ldr	r3, [pc, #104]	; (8004860 <HAL_RCC_GetSysClockFreq+0x110>)
 80047f8:	617b      	str	r3, [r7, #20]
      break;
 80047fa:	e005      	b.n	8004808 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80047fc:	4b19      	ldr	r3, [pc, #100]	; (8004864 <HAL_RCC_GetSysClockFreq+0x114>)
 80047fe:	617b      	str	r3, [r7, #20]
      break;
 8004800:	e002      	b.n	8004808 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8004802:	69fb      	ldr	r3, [r7, #28]
 8004804:	617b      	str	r3, [r7, #20]
      break;
 8004806:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004808:	4b13      	ldr	r3, [pc, #76]	; (8004858 <HAL_RCC_GetSysClockFreq+0x108>)
 800480a:	68db      	ldr	r3, [r3, #12]
 800480c:	091b      	lsrs	r3, r3, #4
 800480e:	f003 030f 	and.w	r3, r3, #15
 8004812:	3301      	adds	r3, #1
 8004814:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8004816:	4b10      	ldr	r3, [pc, #64]	; (8004858 <HAL_RCC_GetSysClockFreq+0x108>)
 8004818:	68db      	ldr	r3, [r3, #12]
 800481a:	0a1b      	lsrs	r3, r3, #8
 800481c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004820:	697a      	ldr	r2, [r7, #20]
 8004822:	fb03 f202 	mul.w	r2, r3, r2
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	fbb2 f3f3 	udiv	r3, r2, r3
 800482c:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800482e:	4b0a      	ldr	r3, [pc, #40]	; (8004858 <HAL_RCC_GetSysClockFreq+0x108>)
 8004830:	68db      	ldr	r3, [r3, #12]
 8004832:	0e5b      	lsrs	r3, r3, #25
 8004834:	f003 0303 	and.w	r3, r3, #3
 8004838:	3301      	adds	r3, #1
 800483a:	005b      	lsls	r3, r3, #1
 800483c:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800483e:	697a      	ldr	r2, [r7, #20]
 8004840:	683b      	ldr	r3, [r7, #0]
 8004842:	fbb2 f3f3 	udiv	r3, r2, r3
 8004846:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8004848:	69bb      	ldr	r3, [r7, #24]
}
 800484a:	4618      	mov	r0, r3
 800484c:	3724      	adds	r7, #36	; 0x24
 800484e:	46bd      	mov	sp, r7
 8004850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004854:	4770      	bx	lr
 8004856:	bf00      	nop
 8004858:	40021000 	.word	0x40021000
 800485c:	08006348 	.word	0x08006348
 8004860:	00f42400 	.word	0x00f42400
 8004864:	007a1200 	.word	0x007a1200

08004868 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004868:	b480      	push	{r7}
 800486a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800486c:	4b03      	ldr	r3, [pc, #12]	; (800487c <HAL_RCC_GetHCLKFreq+0x14>)
 800486e:	681b      	ldr	r3, [r3, #0]
}
 8004870:	4618      	mov	r0, r3
 8004872:	46bd      	mov	sp, r7
 8004874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004878:	4770      	bx	lr
 800487a:	bf00      	nop
 800487c:	20000000 	.word	0x20000000

08004880 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004880:	b580      	push	{r7, lr}
 8004882:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8004884:	f7ff fff0 	bl	8004868 <HAL_RCC_GetHCLKFreq>
 8004888:	4602      	mov	r2, r0
 800488a:	4b06      	ldr	r3, [pc, #24]	; (80048a4 <HAL_RCC_GetPCLK1Freq+0x24>)
 800488c:	689b      	ldr	r3, [r3, #8]
 800488e:	0a1b      	lsrs	r3, r3, #8
 8004890:	f003 0307 	and.w	r3, r3, #7
 8004894:	4904      	ldr	r1, [pc, #16]	; (80048a8 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004896:	5ccb      	ldrb	r3, [r1, r3]
 8004898:	f003 031f 	and.w	r3, r3, #31
 800489c:	fa22 f303 	lsr.w	r3, r2, r3
}
 80048a0:	4618      	mov	r0, r3
 80048a2:	bd80      	pop	{r7, pc}
 80048a4:	40021000 	.word	0x40021000
 80048a8:	08006340 	.word	0x08006340

080048ac <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80048ac:	b580      	push	{r7, lr}
 80048ae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80048b0:	f7ff ffda 	bl	8004868 <HAL_RCC_GetHCLKFreq>
 80048b4:	4602      	mov	r2, r0
 80048b6:	4b06      	ldr	r3, [pc, #24]	; (80048d0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80048b8:	689b      	ldr	r3, [r3, #8]
 80048ba:	0adb      	lsrs	r3, r3, #11
 80048bc:	f003 0307 	and.w	r3, r3, #7
 80048c0:	4904      	ldr	r1, [pc, #16]	; (80048d4 <HAL_RCC_GetPCLK2Freq+0x28>)
 80048c2:	5ccb      	ldrb	r3, [r1, r3]
 80048c4:	f003 031f 	and.w	r3, r3, #31
 80048c8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80048cc:	4618      	mov	r0, r3
 80048ce:	bd80      	pop	{r7, pc}
 80048d0:	40021000 	.word	0x40021000
 80048d4:	08006340 	.word	0x08006340

080048d8 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80048d8:	b580      	push	{r7, lr}
 80048da:	b086      	sub	sp, #24
 80048dc:	af00      	add	r7, sp, #0
 80048de:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80048e0:	2300      	movs	r3, #0
 80048e2:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80048e4:	4b27      	ldr	r3, [pc, #156]	; (8004984 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80048e6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80048e8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80048ec:	2b00      	cmp	r3, #0
 80048ee:	d003      	beq.n	80048f8 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80048f0:	f7ff f916 	bl	8003b20 <HAL_PWREx_GetVoltageRange>
 80048f4:	6178      	str	r0, [r7, #20]
 80048f6:	e014      	b.n	8004922 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80048f8:	4b22      	ldr	r3, [pc, #136]	; (8004984 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80048fa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80048fc:	4a21      	ldr	r2, [pc, #132]	; (8004984 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80048fe:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004902:	6593      	str	r3, [r2, #88]	; 0x58
 8004904:	4b1f      	ldr	r3, [pc, #124]	; (8004984 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8004906:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004908:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800490c:	60fb      	str	r3, [r7, #12]
 800490e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8004910:	f7ff f906 	bl	8003b20 <HAL_PWREx_GetVoltageRange>
 8004914:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8004916:	4b1b      	ldr	r3, [pc, #108]	; (8004984 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8004918:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800491a:	4a1a      	ldr	r2, [pc, #104]	; (8004984 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800491c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004920:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004922:	697b      	ldr	r3, [r7, #20]
 8004924:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004928:	d10b      	bne.n	8004942 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	2b80      	cmp	r3, #128	; 0x80
 800492e:	d913      	bls.n	8004958 <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	2ba0      	cmp	r3, #160	; 0xa0
 8004934:	d902      	bls.n	800493c <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004936:	2302      	movs	r3, #2
 8004938:	613b      	str	r3, [r7, #16]
 800493a:	e00d      	b.n	8004958 <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800493c:	2301      	movs	r3, #1
 800493e:	613b      	str	r3, [r7, #16]
 8004940:	e00a      	b.n	8004958 <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	2b7f      	cmp	r3, #127	; 0x7f
 8004946:	d902      	bls.n	800494e <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 8004948:	2302      	movs	r3, #2
 800494a:	613b      	str	r3, [r7, #16]
 800494c:	e004      	b.n	8004958 <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	2b70      	cmp	r3, #112	; 0x70
 8004952:	d101      	bne.n	8004958 <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004954:	2301      	movs	r3, #1
 8004956:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8004958:	4b0b      	ldr	r3, [pc, #44]	; (8004988 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	f023 020f 	bic.w	r2, r3, #15
 8004960:	4909      	ldr	r1, [pc, #36]	; (8004988 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8004962:	693b      	ldr	r3, [r7, #16]
 8004964:	4313      	orrs	r3, r2
 8004966:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8004968:	4b07      	ldr	r3, [pc, #28]	; (8004988 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	f003 030f 	and.w	r3, r3, #15
 8004970:	693a      	ldr	r2, [r7, #16]
 8004972:	429a      	cmp	r2, r3
 8004974:	d001      	beq.n	800497a <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 8004976:	2301      	movs	r3, #1
 8004978:	e000      	b.n	800497c <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 800497a:	2300      	movs	r3, #0
}
 800497c:	4618      	mov	r0, r3
 800497e:	3718      	adds	r7, #24
 8004980:	46bd      	mov	sp, r7
 8004982:	bd80      	pop	{r7, pc}
 8004984:	40021000 	.word	0x40021000
 8004988:	40022000 	.word	0x40022000

0800498c <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 800498c:	b480      	push	{r7}
 800498e:	b087      	sub	sp, #28
 8004990:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004992:	4b2d      	ldr	r3, [pc, #180]	; (8004a48 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8004994:	68db      	ldr	r3, [r3, #12]
 8004996:	f003 0303 	and.w	r3, r3, #3
 800499a:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	2b03      	cmp	r3, #3
 80049a0:	d00b      	beq.n	80049ba <RCC_GetSysClockFreqFromPLLSource+0x2e>
 80049a2:	68fb      	ldr	r3, [r7, #12]
 80049a4:	2b03      	cmp	r3, #3
 80049a6:	d825      	bhi.n	80049f4 <RCC_GetSysClockFreqFromPLLSource+0x68>
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	2b01      	cmp	r3, #1
 80049ac:	d008      	beq.n	80049c0 <RCC_GetSysClockFreqFromPLLSource+0x34>
 80049ae:	68fb      	ldr	r3, [r7, #12]
 80049b0:	2b02      	cmp	r3, #2
 80049b2:	d11f      	bne.n	80049f4 <RCC_GetSysClockFreqFromPLLSource+0x68>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 80049b4:	4b25      	ldr	r3, [pc, #148]	; (8004a4c <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 80049b6:	613b      	str	r3, [r7, #16]
    break;
 80049b8:	e01f      	b.n	80049fa <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 80049ba:	4b25      	ldr	r3, [pc, #148]	; (8004a50 <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 80049bc:	613b      	str	r3, [r7, #16]
    break;
 80049be:	e01c      	b.n	80049fa <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80049c0:	4b21      	ldr	r3, [pc, #132]	; (8004a48 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	f003 0308 	and.w	r3, r3, #8
 80049c8:	2b00      	cmp	r3, #0
 80049ca:	d107      	bne.n	80049dc <RCC_GetSysClockFreqFromPLLSource+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80049cc:	4b1e      	ldr	r3, [pc, #120]	; (8004a48 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80049ce:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80049d2:	0a1b      	lsrs	r3, r3, #8
 80049d4:	f003 030f 	and.w	r3, r3, #15
 80049d8:	617b      	str	r3, [r7, #20]
 80049da:	e005      	b.n	80049e8 <RCC_GetSysClockFreqFromPLLSource+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80049dc:	4b1a      	ldr	r3, [pc, #104]	; (8004a48 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	091b      	lsrs	r3, r3, #4
 80049e2:	f003 030f 	and.w	r3, r3, #15
 80049e6:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
 80049e8:	4a1a      	ldr	r2, [pc, #104]	; (8004a54 <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 80049ea:	697b      	ldr	r3, [r7, #20]
 80049ec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80049f0:	613b      	str	r3, [r7, #16]
    break;
 80049f2:	e002      	b.n	80049fa <RCC_GetSysClockFreqFromPLLSource+0x6e>
  default:
    /* unexpected */
    pllvco = 0;
 80049f4:	2300      	movs	r3, #0
 80049f6:	613b      	str	r3, [r7, #16]
    break;
 80049f8:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80049fa:	4b13      	ldr	r3, [pc, #76]	; (8004a48 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80049fc:	68db      	ldr	r3, [r3, #12]
 80049fe:	091b      	lsrs	r3, r3, #4
 8004a00:	f003 030f 	and.w	r3, r3, #15
 8004a04:	3301      	adds	r3, #1
 8004a06:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8004a08:	4b0f      	ldr	r3, [pc, #60]	; (8004a48 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8004a0a:	68db      	ldr	r3, [r3, #12]
 8004a0c:	0a1b      	lsrs	r3, r3, #8
 8004a0e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004a12:	693a      	ldr	r2, [r7, #16]
 8004a14:	fb03 f202 	mul.w	r2, r3, r2
 8004a18:	68bb      	ldr	r3, [r7, #8]
 8004a1a:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a1e:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004a20:	4b09      	ldr	r3, [pc, #36]	; (8004a48 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8004a22:	68db      	ldr	r3, [r3, #12]
 8004a24:	0e5b      	lsrs	r3, r3, #25
 8004a26:	f003 0303 	and.w	r3, r3, #3
 8004a2a:	3301      	adds	r3, #1
 8004a2c:	005b      	lsls	r3, r3, #1
 8004a2e:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 8004a30:	693a      	ldr	r2, [r7, #16]
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a38:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 8004a3a:	683b      	ldr	r3, [r7, #0]
}
 8004a3c:	4618      	mov	r0, r3
 8004a3e:	371c      	adds	r7, #28
 8004a40:	46bd      	mov	sp, r7
 8004a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a46:	4770      	bx	lr
 8004a48:	40021000 	.word	0x40021000
 8004a4c:	00f42400 	.word	0x00f42400
 8004a50:	007a1200 	.word	0x007a1200
 8004a54:	08006348 	.word	0x08006348

08004a58 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004a58:	b580      	push	{r7, lr}
 8004a5a:	b086      	sub	sp, #24
 8004a5c:	af00      	add	r7, sp, #0
 8004a5e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004a60:	2300      	movs	r3, #0
 8004a62:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004a64:	2300      	movs	r3, #0
 8004a66:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004a70:	2b00      	cmp	r3, #0
 8004a72:	d040      	beq.n	8004af6 <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004a78:	2b80      	cmp	r3, #128	; 0x80
 8004a7a:	d02a      	beq.n	8004ad2 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8004a7c:	2b80      	cmp	r3, #128	; 0x80
 8004a7e:	d825      	bhi.n	8004acc <HAL_RCCEx_PeriphCLKConfig+0x74>
 8004a80:	2b60      	cmp	r3, #96	; 0x60
 8004a82:	d026      	beq.n	8004ad2 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8004a84:	2b60      	cmp	r3, #96	; 0x60
 8004a86:	d821      	bhi.n	8004acc <HAL_RCCEx_PeriphCLKConfig+0x74>
 8004a88:	2b40      	cmp	r3, #64	; 0x40
 8004a8a:	d006      	beq.n	8004a9a <HAL_RCCEx_PeriphCLKConfig+0x42>
 8004a8c:	2b40      	cmp	r3, #64	; 0x40
 8004a8e:	d81d      	bhi.n	8004acc <HAL_RCCEx_PeriphCLKConfig+0x74>
 8004a90:	2b00      	cmp	r3, #0
 8004a92:	d009      	beq.n	8004aa8 <HAL_RCCEx_PeriphCLKConfig+0x50>
 8004a94:	2b20      	cmp	r3, #32
 8004a96:	d010      	beq.n	8004aba <HAL_RCCEx_PeriphCLKConfig+0x62>
 8004a98:	e018      	b.n	8004acc <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004a9a:	4b89      	ldr	r3, [pc, #548]	; (8004cc0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004a9c:	68db      	ldr	r3, [r3, #12]
 8004a9e:	4a88      	ldr	r2, [pc, #544]	; (8004cc0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004aa0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004aa4:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004aa6:	e015      	b.n	8004ad4 <HAL_RCCEx_PeriphCLKConfig+0x7c>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	3304      	adds	r3, #4
 8004aac:	2100      	movs	r1, #0
 8004aae:	4618      	mov	r0, r3
 8004ab0:	f000 fb12 	bl	80050d8 <RCCEx_PLLSAI1_Config>
 8004ab4:	4603      	mov	r3, r0
 8004ab6:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004ab8:	e00c      	b.n	8004ad4 <HAL_RCCEx_PeriphCLKConfig+0x7c>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	3320      	adds	r3, #32
 8004abe:	2100      	movs	r1, #0
 8004ac0:	4618      	mov	r0, r3
 8004ac2:	f000 fbfd 	bl	80052c0 <RCCEx_PLLSAI2_Config>
 8004ac6:	4603      	mov	r3, r0
 8004ac8:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004aca:	e003      	b.n	8004ad4 <HAL_RCCEx_PeriphCLKConfig+0x7c>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004acc:	2301      	movs	r3, #1
 8004ace:	74fb      	strb	r3, [r7, #19]
      break;
 8004ad0:	e000      	b.n	8004ad4 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      break;
 8004ad2:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004ad4:	7cfb      	ldrb	r3, [r7, #19]
 8004ad6:	2b00      	cmp	r3, #0
 8004ad8:	d10b      	bne.n	8004af2 <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004ada:	4b79      	ldr	r3, [pc, #484]	; (8004cc0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004adc:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004ae0:	f023 02e0 	bic.w	r2, r3, #224	; 0xe0
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004ae8:	4975      	ldr	r1, [pc, #468]	; (8004cc0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004aea:	4313      	orrs	r3, r2
 8004aec:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 8004af0:	e001      	b.n	8004af6 <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004af2:	7cfb      	ldrb	r3, [r7, #19]
 8004af4:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004afe:	2b00      	cmp	r3, #0
 8004b00:	d047      	beq.n	8004b92 <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004b06:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004b0a:	d030      	beq.n	8004b6e <HAL_RCCEx_PeriphCLKConfig+0x116>
 8004b0c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004b10:	d82a      	bhi.n	8004b68 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8004b12:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004b16:	d02a      	beq.n	8004b6e <HAL_RCCEx_PeriphCLKConfig+0x116>
 8004b18:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004b1c:	d824      	bhi.n	8004b68 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8004b1e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004b22:	d008      	beq.n	8004b36 <HAL_RCCEx_PeriphCLKConfig+0xde>
 8004b24:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004b28:	d81e      	bhi.n	8004b68 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8004b2a:	2b00      	cmp	r3, #0
 8004b2c:	d00a      	beq.n	8004b44 <HAL_RCCEx_PeriphCLKConfig+0xec>
 8004b2e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004b32:	d010      	beq.n	8004b56 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8004b34:	e018      	b.n	8004b68 <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004b36:	4b62      	ldr	r3, [pc, #392]	; (8004cc0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004b38:	68db      	ldr	r3, [r3, #12]
 8004b3a:	4a61      	ldr	r2, [pc, #388]	; (8004cc0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004b3c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004b40:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004b42:	e015      	b.n	8004b70 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	3304      	adds	r3, #4
 8004b48:	2100      	movs	r1, #0
 8004b4a:	4618      	mov	r0, r3
 8004b4c:	f000 fac4 	bl	80050d8 <RCCEx_PLLSAI1_Config>
 8004b50:	4603      	mov	r3, r0
 8004b52:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004b54:	e00c      	b.n	8004b70 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	3320      	adds	r3, #32
 8004b5a:	2100      	movs	r1, #0
 8004b5c:	4618      	mov	r0, r3
 8004b5e:	f000 fbaf 	bl	80052c0 <RCCEx_PLLSAI2_Config>
 8004b62:	4603      	mov	r3, r0
 8004b64:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004b66:	e003      	b.n	8004b70 <HAL_RCCEx_PeriphCLKConfig+0x118>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004b68:	2301      	movs	r3, #1
 8004b6a:	74fb      	strb	r3, [r7, #19]
      break;
 8004b6c:	e000      	b.n	8004b70 <HAL_RCCEx_PeriphCLKConfig+0x118>
      break;
 8004b6e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004b70:	7cfb      	ldrb	r3, [r7, #19]
 8004b72:	2b00      	cmp	r3, #0
 8004b74:	d10b      	bne.n	8004b8e <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8004b76:	4b52      	ldr	r3, [pc, #328]	; (8004cc0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004b78:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004b7c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004b84:	494e      	ldr	r1, [pc, #312]	; (8004cc0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004b86:	4313      	orrs	r3, r2
 8004b88:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 8004b8c:	e001      	b.n	8004b92 <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004b8e:	7cfb      	ldrb	r3, [r7, #19]
 8004b90:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004b9a:	2b00      	cmp	r3, #0
 8004b9c:	f000 809f 	beq.w	8004cde <HAL_RCCEx_PeriphCLKConfig+0x286>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004ba0:	2300      	movs	r3, #0
 8004ba2:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8004ba4:	4b46      	ldr	r3, [pc, #280]	; (8004cc0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004ba6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004ba8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004bac:	2b00      	cmp	r3, #0
 8004bae:	d101      	bne.n	8004bb4 <HAL_RCCEx_PeriphCLKConfig+0x15c>
 8004bb0:	2301      	movs	r3, #1
 8004bb2:	e000      	b.n	8004bb6 <HAL_RCCEx_PeriphCLKConfig+0x15e>
 8004bb4:	2300      	movs	r3, #0
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	d00d      	beq.n	8004bd6 <HAL_RCCEx_PeriphCLKConfig+0x17e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004bba:	4b41      	ldr	r3, [pc, #260]	; (8004cc0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004bbc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004bbe:	4a40      	ldr	r2, [pc, #256]	; (8004cc0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004bc0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004bc4:	6593      	str	r3, [r2, #88]	; 0x58
 8004bc6:	4b3e      	ldr	r3, [pc, #248]	; (8004cc0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004bc8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004bca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004bce:	60bb      	str	r3, [r7, #8]
 8004bd0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004bd2:	2301      	movs	r3, #1
 8004bd4:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004bd6:	4b3b      	ldr	r3, [pc, #236]	; (8004cc4 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	4a3a      	ldr	r2, [pc, #232]	; (8004cc4 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8004bdc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004be0:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004be2:	f7fc fe87 	bl	80018f4 <HAL_GetTick>
 8004be6:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004be8:	e009      	b.n	8004bfe <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004bea:	f7fc fe83 	bl	80018f4 <HAL_GetTick>
 8004bee:	4602      	mov	r2, r0
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	1ad3      	subs	r3, r2, r3
 8004bf4:	2b02      	cmp	r3, #2
 8004bf6:	d902      	bls.n	8004bfe <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        ret = HAL_TIMEOUT;
 8004bf8:	2303      	movs	r3, #3
 8004bfa:	74fb      	strb	r3, [r7, #19]
        break;
 8004bfc:	e005      	b.n	8004c0a <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004bfe:	4b31      	ldr	r3, [pc, #196]	; (8004cc4 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004c06:	2b00      	cmp	r3, #0
 8004c08:	d0ef      	beq.n	8004bea <HAL_RCCEx_PeriphCLKConfig+0x192>
      }
    }

    if(ret == HAL_OK)
 8004c0a:	7cfb      	ldrb	r3, [r7, #19]
 8004c0c:	2b00      	cmp	r3, #0
 8004c0e:	d15b      	bne.n	8004cc8 <HAL_RCCEx_PeriphCLKConfig+0x270>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004c10:	4b2b      	ldr	r3, [pc, #172]	; (8004cc0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004c12:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004c16:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004c1a:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004c1c:	697b      	ldr	r3, [r7, #20]
 8004c1e:	2b00      	cmp	r3, #0
 8004c20:	d01f      	beq.n	8004c62 <HAL_RCCEx_PeriphCLKConfig+0x20a>
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004c28:	697a      	ldr	r2, [r7, #20]
 8004c2a:	429a      	cmp	r2, r3
 8004c2c:	d019      	beq.n	8004c62 <HAL_RCCEx_PeriphCLKConfig+0x20a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004c2e:	4b24      	ldr	r3, [pc, #144]	; (8004cc0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004c30:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004c34:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004c38:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004c3a:	4b21      	ldr	r3, [pc, #132]	; (8004cc0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004c3c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004c40:	4a1f      	ldr	r2, [pc, #124]	; (8004cc0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004c42:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004c46:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004c4a:	4b1d      	ldr	r3, [pc, #116]	; (8004cc0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004c4c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004c50:	4a1b      	ldr	r2, [pc, #108]	; (8004cc0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004c52:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004c56:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004c5a:	4a19      	ldr	r2, [pc, #100]	; (8004cc0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004c5c:	697b      	ldr	r3, [r7, #20]
 8004c5e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004c62:	697b      	ldr	r3, [r7, #20]
 8004c64:	f003 0301 	and.w	r3, r3, #1
 8004c68:	2b00      	cmp	r3, #0
 8004c6a:	d016      	beq.n	8004c9a <HAL_RCCEx_PeriphCLKConfig+0x242>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c6c:	f7fc fe42 	bl	80018f4 <HAL_GetTick>
 8004c70:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004c72:	e00b      	b.n	8004c8c <HAL_RCCEx_PeriphCLKConfig+0x234>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004c74:	f7fc fe3e 	bl	80018f4 <HAL_GetTick>
 8004c78:	4602      	mov	r2, r0
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	1ad3      	subs	r3, r2, r3
 8004c7e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004c82:	4293      	cmp	r3, r2
 8004c84:	d902      	bls.n	8004c8c <HAL_RCCEx_PeriphCLKConfig+0x234>
          {
            ret = HAL_TIMEOUT;
 8004c86:	2303      	movs	r3, #3
 8004c88:	74fb      	strb	r3, [r7, #19]
            break;
 8004c8a:	e006      	b.n	8004c9a <HAL_RCCEx_PeriphCLKConfig+0x242>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004c8c:	4b0c      	ldr	r3, [pc, #48]	; (8004cc0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004c8e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004c92:	f003 0302 	and.w	r3, r3, #2
 8004c96:	2b00      	cmp	r3, #0
 8004c98:	d0ec      	beq.n	8004c74 <HAL_RCCEx_PeriphCLKConfig+0x21c>
          }
        }
      }

      if(ret == HAL_OK)
 8004c9a:	7cfb      	ldrb	r3, [r7, #19]
 8004c9c:	2b00      	cmp	r3, #0
 8004c9e:	d10c      	bne.n	8004cba <HAL_RCCEx_PeriphCLKConfig+0x262>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004ca0:	4b07      	ldr	r3, [pc, #28]	; (8004cc0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004ca2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004ca6:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004cb0:	4903      	ldr	r1, [pc, #12]	; (8004cc0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004cb2:	4313      	orrs	r3, r2
 8004cb4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8004cb8:	e008      	b.n	8004ccc <HAL_RCCEx_PeriphCLKConfig+0x274>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004cba:	7cfb      	ldrb	r3, [r7, #19]
 8004cbc:	74bb      	strb	r3, [r7, #18]
 8004cbe:	e005      	b.n	8004ccc <HAL_RCCEx_PeriphCLKConfig+0x274>
 8004cc0:	40021000 	.word	0x40021000
 8004cc4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004cc8:	7cfb      	ldrb	r3, [r7, #19]
 8004cca:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004ccc:	7c7b      	ldrb	r3, [r7, #17]
 8004cce:	2b01      	cmp	r3, #1
 8004cd0:	d105      	bne.n	8004cde <HAL_RCCEx_PeriphCLKConfig+0x286>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004cd2:	4ba0      	ldr	r3, [pc, #640]	; (8004f54 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004cd4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004cd6:	4a9f      	ldr	r2, [pc, #636]	; (8004f54 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004cd8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004cdc:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	f003 0301 	and.w	r3, r3, #1
 8004ce6:	2b00      	cmp	r3, #0
 8004ce8:	d00a      	beq.n	8004d00 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004cea:	4b9a      	ldr	r3, [pc, #616]	; (8004f54 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004cec:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004cf0:	f023 0203 	bic.w	r2, r3, #3
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004cf8:	4996      	ldr	r1, [pc, #600]	; (8004f54 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004cfa:	4313      	orrs	r3, r2
 8004cfc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	f003 0302 	and.w	r3, r3, #2
 8004d08:	2b00      	cmp	r3, #0
 8004d0a:	d00a      	beq.n	8004d22 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004d0c:	4b91      	ldr	r3, [pc, #580]	; (8004f54 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004d0e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004d12:	f023 020c 	bic.w	r2, r3, #12
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d1a:	498e      	ldr	r1, [pc, #568]	; (8004f54 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004d1c:	4313      	orrs	r3, r2
 8004d1e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	f003 0304 	and.w	r3, r3, #4
 8004d2a:	2b00      	cmp	r3, #0
 8004d2c:	d00a      	beq.n	8004d44 <HAL_RCCEx_PeriphCLKConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004d2e:	4b89      	ldr	r3, [pc, #548]	; (8004f54 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004d30:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004d34:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d3c:	4985      	ldr	r1, [pc, #532]	; (8004f54 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004d3e:	4313      	orrs	r3, r2
 8004d40:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	f003 0308 	and.w	r3, r3, #8
 8004d4c:	2b00      	cmp	r3, #0
 8004d4e:	d00a      	beq.n	8004d66 <HAL_RCCEx_PeriphCLKConfig+0x30e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004d50:	4b80      	ldr	r3, [pc, #512]	; (8004f54 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004d52:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004d56:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004d5e:	497d      	ldr	r1, [pc, #500]	; (8004f54 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004d60:	4313      	orrs	r3, r2
 8004d62:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	f003 0310 	and.w	r3, r3, #16
 8004d6e:	2b00      	cmp	r3, #0
 8004d70:	d00a      	beq.n	8004d88 <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004d72:	4b78      	ldr	r3, [pc, #480]	; (8004f54 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004d74:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004d78:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004d80:	4974      	ldr	r1, [pc, #464]	; (8004f54 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004d82:	4313      	orrs	r3, r2
 8004d84:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	f003 0320 	and.w	r3, r3, #32
 8004d90:	2b00      	cmp	r3, #0
 8004d92:	d00a      	beq.n	8004daa <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004d94:	4b6f      	ldr	r3, [pc, #444]	; (8004f54 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004d96:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004d9a:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004da2:	496c      	ldr	r1, [pc, #432]	; (8004f54 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004da4:	4313      	orrs	r3, r2
 8004da6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004db2:	2b00      	cmp	r3, #0
 8004db4:	d00a      	beq.n	8004dcc <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004db6:	4b67      	ldr	r3, [pc, #412]	; (8004f54 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004db8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004dbc:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004dc4:	4963      	ldr	r1, [pc, #396]	; (8004f54 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004dc6:	4313      	orrs	r3, r2
 8004dc8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004dd4:	2b00      	cmp	r3, #0
 8004dd6:	d00a      	beq.n	8004dee <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004dd8:	4b5e      	ldr	r3, [pc, #376]	; (8004f54 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004dda:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004dde:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004de6:	495b      	ldr	r1, [pc, #364]	; (8004f54 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004de8:	4313      	orrs	r3, r2
 8004dea:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004df6:	2b00      	cmp	r3, #0
 8004df8:	d00a      	beq.n	8004e10 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004dfa:	4b56      	ldr	r3, [pc, #344]	; (8004f54 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004dfc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004e00:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004e08:	4952      	ldr	r1, [pc, #328]	; (8004f54 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004e0a:	4313      	orrs	r3, r2
 8004e0c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004e18:	2b00      	cmp	r3, #0
 8004e1a:	d00a      	beq.n	8004e32 <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004e1c:	4b4d      	ldr	r3, [pc, #308]	; (8004f54 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004e1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004e22:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004e2a:	494a      	ldr	r1, [pc, #296]	; (8004f54 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004e2c:	4313      	orrs	r3, r2
 8004e2e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004e3a:	2b00      	cmp	r3, #0
 8004e3c:	d00a      	beq.n	8004e54 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004e3e:	4b45      	ldr	r3, [pc, #276]	; (8004f54 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004e40:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004e44:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004e4c:	4941      	ldr	r1, [pc, #260]	; (8004f54 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004e4e:	4313      	orrs	r3, r2
 8004e50:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004e5c:	2b00      	cmp	r3, #0
 8004e5e:	d00a      	beq.n	8004e76 <HAL_RCCEx_PeriphCLKConfig+0x41e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004e60:	4b3c      	ldr	r3, [pc, #240]	; (8004f54 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004e62:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004e66:	f023 0203 	bic.w	r2, r3, #3
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004e6e:	4939      	ldr	r1, [pc, #228]	; (8004f54 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004e70:	4313      	orrs	r3, r2
 8004e72:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	d028      	beq.n	8004ed4 <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004e82:	4b34      	ldr	r3, [pc, #208]	; (8004f54 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004e84:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004e88:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004e90:	4930      	ldr	r1, [pc, #192]	; (8004f54 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004e92:	4313      	orrs	r3, r2
 8004e94:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004e9c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004ea0:	d106      	bne.n	8004eb0 <HAL_RCCEx_PeriphCLKConfig+0x458>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004ea2:	4b2c      	ldr	r3, [pc, #176]	; (8004f54 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004ea4:	68db      	ldr	r3, [r3, #12]
 8004ea6:	4a2b      	ldr	r2, [pc, #172]	; (8004f54 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004ea8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004eac:	60d3      	str	r3, [r2, #12]
 8004eae:	e011      	b.n	8004ed4 <HAL_RCCEx_PeriphCLKConfig+0x47c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004eb4:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004eb8:	d10c      	bne.n	8004ed4 <HAL_RCCEx_PeriphCLKConfig+0x47c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	3304      	adds	r3, #4
 8004ebe:	2101      	movs	r1, #1
 8004ec0:	4618      	mov	r0, r3
 8004ec2:	f000 f909 	bl	80050d8 <RCCEx_PLLSAI1_Config>
 8004ec6:	4603      	mov	r3, r0
 8004ec8:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8004eca:	7cfb      	ldrb	r3, [r7, #19]
 8004ecc:	2b00      	cmp	r3, #0
 8004ece:	d001      	beq.n	8004ed4 <HAL_RCCEx_PeriphCLKConfig+0x47c>
        {
          /* set overall return value */
          status = ret;
 8004ed0:	7cfb      	ldrb	r3, [r7, #19]
 8004ed2:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004edc:	2b00      	cmp	r3, #0
 8004ede:	d04d      	beq.n	8004f7c <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004ee4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004ee8:	d108      	bne.n	8004efc <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 8004eea:	4b1a      	ldr	r3, [pc, #104]	; (8004f54 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004eec:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004ef0:	4a18      	ldr	r2, [pc, #96]	; (8004f54 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004ef2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004ef6:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 8004efa:	e012      	b.n	8004f22 <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 8004efc:	4b15      	ldr	r3, [pc, #84]	; (8004f54 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004efe:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004f02:	4a14      	ldr	r2, [pc, #80]	; (8004f54 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004f04:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004f08:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 8004f0c:	4b11      	ldr	r3, [pc, #68]	; (8004f54 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004f0e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004f12:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004f1a:	490e      	ldr	r1, [pc, #56]	; (8004f54 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004f1c:	4313      	orrs	r3, r2
 8004f1e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004f26:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004f2a:	d106      	bne.n	8004f3a <HAL_RCCEx_PeriphCLKConfig+0x4e2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004f2c:	4b09      	ldr	r3, [pc, #36]	; (8004f54 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004f2e:	68db      	ldr	r3, [r3, #12]
 8004f30:	4a08      	ldr	r2, [pc, #32]	; (8004f54 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004f32:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004f36:	60d3      	str	r3, [r2, #12]
 8004f38:	e020      	b.n	8004f7c <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004f3e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004f42:	d109      	bne.n	8004f58 <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004f44:	4b03      	ldr	r3, [pc, #12]	; (8004f54 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004f46:	68db      	ldr	r3, [r3, #12]
 8004f48:	4a02      	ldr	r2, [pc, #8]	; (8004f54 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004f4a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004f4e:	60d3      	str	r3, [r2, #12]
 8004f50:	e014      	b.n	8004f7c <HAL_RCCEx_PeriphCLKConfig+0x524>
 8004f52:	bf00      	nop
 8004f54:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004f5c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004f60:	d10c      	bne.n	8004f7c <HAL_RCCEx_PeriphCLKConfig+0x524>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	3304      	adds	r3, #4
 8004f66:	2101      	movs	r1, #1
 8004f68:	4618      	mov	r0, r3
 8004f6a:	f000 f8b5 	bl	80050d8 <RCCEx_PLLSAI1_Config>
 8004f6e:	4603      	mov	r3, r0
 8004f70:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004f72:	7cfb      	ldrb	r3, [r7, #19]
 8004f74:	2b00      	cmp	r3, #0
 8004f76:	d001      	beq.n	8004f7c <HAL_RCCEx_PeriphCLKConfig+0x524>
      {
        /* set overall return value */
        status = ret;
 8004f78:	7cfb      	ldrb	r3, [r7, #19]
 8004f7a:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004f84:	2b00      	cmp	r3, #0
 8004f86:	d028      	beq.n	8004fda <HAL_RCCEx_PeriphCLKConfig+0x582>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004f88:	4b4a      	ldr	r3, [pc, #296]	; (80050b4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004f8a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004f8e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004f96:	4947      	ldr	r1, [pc, #284]	; (80050b4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004f98:	4313      	orrs	r3, r2
 8004f9a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004fa2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004fa6:	d106      	bne.n	8004fb6 <HAL_RCCEx_PeriphCLKConfig+0x55e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004fa8:	4b42      	ldr	r3, [pc, #264]	; (80050b4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004faa:	68db      	ldr	r3, [r3, #12]
 8004fac:	4a41      	ldr	r2, [pc, #260]	; (80050b4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004fae:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004fb2:	60d3      	str	r3, [r2, #12]
 8004fb4:	e011      	b.n	8004fda <HAL_RCCEx_PeriphCLKConfig+0x582>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004fba:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004fbe:	d10c      	bne.n	8004fda <HAL_RCCEx_PeriphCLKConfig+0x582>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	3304      	adds	r3, #4
 8004fc4:	2101      	movs	r1, #1
 8004fc6:	4618      	mov	r0, r3
 8004fc8:	f000 f886 	bl	80050d8 <RCCEx_PLLSAI1_Config>
 8004fcc:	4603      	mov	r3, r0
 8004fce:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004fd0:	7cfb      	ldrb	r3, [r7, #19]
 8004fd2:	2b00      	cmp	r3, #0
 8004fd4:	d001      	beq.n	8004fda <HAL_RCCEx_PeriphCLKConfig+0x582>
      {
        /* set overall return value */
        status = ret;
 8004fd6:	7cfb      	ldrb	r3, [r7, #19]
 8004fd8:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004fe2:	2b00      	cmp	r3, #0
 8004fe4:	d01e      	beq.n	8005024 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004fe6:	4b33      	ldr	r3, [pc, #204]	; (80050b4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004fe8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004fec:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004ff6:	492f      	ldr	r1, [pc, #188]	; (80050b4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004ff8:	4313      	orrs	r3, r2
 8004ffa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005004:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8005008:	d10c      	bne.n	8005024 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	3304      	adds	r3, #4
 800500e:	2102      	movs	r1, #2
 8005010:	4618      	mov	r0, r3
 8005012:	f000 f861 	bl	80050d8 <RCCEx_PLLSAI1_Config>
 8005016:	4603      	mov	r3, r0
 8005018:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800501a:	7cfb      	ldrb	r3, [r7, #19]
 800501c:	2b00      	cmp	r3, #0
 800501e:	d001      	beq.n	8005024 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
      {
        /* set overall return value */
        status = ret;
 8005020:	7cfb      	ldrb	r3, [r7, #19]
 8005022:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800502c:	2b00      	cmp	r3, #0
 800502e:	d00b      	beq.n	8005048 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8005030:	4b20      	ldr	r3, [pc, #128]	; (80050b4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005032:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8005036:	f023 0204 	bic.w	r2, r3, #4
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005040:	491c      	ldr	r1, [pc, #112]	; (80050b4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005042:	4313      	orrs	r3, r2
 8005044:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005050:	2b00      	cmp	r3, #0
 8005052:	d00b      	beq.n	800506c <HAL_RCCEx_PeriphCLKConfig+0x614>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8005054:	4b17      	ldr	r3, [pc, #92]	; (80050b4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005056:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800505a:	f023 0218 	bic.w	r2, r3, #24
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005064:	4913      	ldr	r1, [pc, #76]	; (80050b4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005066:	4313      	orrs	r3, r2
 8005068:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005074:	2b00      	cmp	r3, #0
 8005076:	d017      	beq.n	80050a8 <HAL_RCCEx_PeriphCLKConfig+0x650>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8005078:	4b0e      	ldr	r3, [pc, #56]	; (80050b4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800507a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800507e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005088:	490a      	ldr	r1, [pc, #40]	; (80050b4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800508a:	4313      	orrs	r3, r2
 800508c:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005096:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800509a:	d105      	bne.n	80050a8 <HAL_RCCEx_PeriphCLKConfig+0x650>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800509c:	4b05      	ldr	r3, [pc, #20]	; (80050b4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800509e:	68db      	ldr	r3, [r3, #12]
 80050a0:	4a04      	ldr	r2, [pc, #16]	; (80050b4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80050a2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80050a6:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80050a8:	7cbb      	ldrb	r3, [r7, #18]
}
 80050aa:	4618      	mov	r0, r3
 80050ac:	3718      	adds	r7, #24
 80050ae:	46bd      	mov	sp, r7
 80050b0:	bd80      	pop	{r7, pc}
 80050b2:	bf00      	nop
 80050b4:	40021000 	.word	0x40021000

080050b8 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 80050b8:	b480      	push	{r7}
 80050ba:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 80050bc:	4b05      	ldr	r3, [pc, #20]	; (80050d4 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	4a04      	ldr	r2, [pc, #16]	; (80050d4 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 80050c2:	f043 0304 	orr.w	r3, r3, #4
 80050c6:	6013      	str	r3, [r2, #0]
}
 80050c8:	bf00      	nop
 80050ca:	46bd      	mov	sp, r7
 80050cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050d0:	4770      	bx	lr
 80050d2:	bf00      	nop
 80050d4:	40021000 	.word	0x40021000

080050d8 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80050d8:	b580      	push	{r7, lr}
 80050da:	b084      	sub	sp, #16
 80050dc:	af00      	add	r7, sp, #0
 80050de:	6078      	str	r0, [r7, #4]
 80050e0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80050e2:	2300      	movs	r3, #0
 80050e4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80050e6:	4b72      	ldr	r3, [pc, #456]	; (80052b0 <RCCEx_PLLSAI1_Config+0x1d8>)
 80050e8:	68db      	ldr	r3, [r3, #12]
 80050ea:	f003 0303 	and.w	r3, r3, #3
 80050ee:	2b00      	cmp	r3, #0
 80050f0:	d00e      	beq.n	8005110 <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80050f2:	4b6f      	ldr	r3, [pc, #444]	; (80052b0 <RCCEx_PLLSAI1_Config+0x1d8>)
 80050f4:	68db      	ldr	r3, [r3, #12]
 80050f6:	f003 0203 	and.w	r2, r3, #3
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	429a      	cmp	r2, r3
 8005100:	d103      	bne.n	800510a <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	681b      	ldr	r3, [r3, #0]
       ||
 8005106:	2b00      	cmp	r3, #0
 8005108:	d142      	bne.n	8005190 <RCCEx_PLLSAI1_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 800510a:	2301      	movs	r3, #1
 800510c:	73fb      	strb	r3, [r7, #15]
 800510e:	e03f      	b.n	8005190 <RCCEx_PLLSAI1_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	2b03      	cmp	r3, #3
 8005116:	d018      	beq.n	800514a <RCCEx_PLLSAI1_Config+0x72>
 8005118:	2b03      	cmp	r3, #3
 800511a:	d825      	bhi.n	8005168 <RCCEx_PLLSAI1_Config+0x90>
 800511c:	2b01      	cmp	r3, #1
 800511e:	d002      	beq.n	8005126 <RCCEx_PLLSAI1_Config+0x4e>
 8005120:	2b02      	cmp	r3, #2
 8005122:	d009      	beq.n	8005138 <RCCEx_PLLSAI1_Config+0x60>
 8005124:	e020      	b.n	8005168 <RCCEx_PLLSAI1_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8005126:	4b62      	ldr	r3, [pc, #392]	; (80052b0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	f003 0302 	and.w	r3, r3, #2
 800512e:	2b00      	cmp	r3, #0
 8005130:	d11d      	bne.n	800516e <RCCEx_PLLSAI1_Config+0x96>
      {
        status = HAL_ERROR;
 8005132:	2301      	movs	r3, #1
 8005134:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005136:	e01a      	b.n	800516e <RCCEx_PLLSAI1_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005138:	4b5d      	ldr	r3, [pc, #372]	; (80052b0 <RCCEx_PLLSAI1_Config+0x1d8>)
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005140:	2b00      	cmp	r3, #0
 8005142:	d116      	bne.n	8005172 <RCCEx_PLLSAI1_Config+0x9a>
      {
        status = HAL_ERROR;
 8005144:	2301      	movs	r3, #1
 8005146:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005148:	e013      	b.n	8005172 <RCCEx_PLLSAI1_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800514a:	4b59      	ldr	r3, [pc, #356]	; (80052b0 <RCCEx_PLLSAI1_Config+0x1d8>)
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005152:	2b00      	cmp	r3, #0
 8005154:	d10f      	bne.n	8005176 <RCCEx_PLLSAI1_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8005156:	4b56      	ldr	r3, [pc, #344]	; (80052b0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800515e:	2b00      	cmp	r3, #0
 8005160:	d109      	bne.n	8005176 <RCCEx_PLLSAI1_Config+0x9e>
        {
          status = HAL_ERROR;
 8005162:	2301      	movs	r3, #1
 8005164:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8005166:	e006      	b.n	8005176 <RCCEx_PLLSAI1_Config+0x9e>
    default:
      status = HAL_ERROR;
 8005168:	2301      	movs	r3, #1
 800516a:	73fb      	strb	r3, [r7, #15]
      break;
 800516c:	e004      	b.n	8005178 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 800516e:	bf00      	nop
 8005170:	e002      	b.n	8005178 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8005172:	bf00      	nop
 8005174:	e000      	b.n	8005178 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8005176:	bf00      	nop
    }

    if(status == HAL_OK)
 8005178:	7bfb      	ldrb	r3, [r7, #15]
 800517a:	2b00      	cmp	r3, #0
 800517c:	d108      	bne.n	8005190 <RCCEx_PLLSAI1_Config+0xb8>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 800517e:	4b4c      	ldr	r3, [pc, #304]	; (80052b0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005180:	68db      	ldr	r3, [r3, #12]
 8005182:	f023 0203 	bic.w	r2, r3, #3
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	4949      	ldr	r1, [pc, #292]	; (80052b0 <RCCEx_PLLSAI1_Config+0x1d8>)
 800518c:	4313      	orrs	r3, r2
 800518e:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8005190:	7bfb      	ldrb	r3, [r7, #15]
 8005192:	2b00      	cmp	r3, #0
 8005194:	f040 8086 	bne.w	80052a4 <RCCEx_PLLSAI1_Config+0x1cc>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8005198:	4b45      	ldr	r3, [pc, #276]	; (80052b0 <RCCEx_PLLSAI1_Config+0x1d8>)
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	4a44      	ldr	r2, [pc, #272]	; (80052b0 <RCCEx_PLLSAI1_Config+0x1d8>)
 800519e:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80051a2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80051a4:	f7fc fba6 	bl	80018f4 <HAL_GetTick>
 80051a8:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80051aa:	e009      	b.n	80051c0 <RCCEx_PLLSAI1_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80051ac:	f7fc fba2 	bl	80018f4 <HAL_GetTick>
 80051b0:	4602      	mov	r2, r0
 80051b2:	68bb      	ldr	r3, [r7, #8]
 80051b4:	1ad3      	subs	r3, r2, r3
 80051b6:	2b02      	cmp	r3, #2
 80051b8:	d902      	bls.n	80051c0 <RCCEx_PLLSAI1_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 80051ba:	2303      	movs	r3, #3
 80051bc:	73fb      	strb	r3, [r7, #15]
        break;
 80051be:	e005      	b.n	80051cc <RCCEx_PLLSAI1_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80051c0:	4b3b      	ldr	r3, [pc, #236]	; (80052b0 <RCCEx_PLLSAI1_Config+0x1d8>)
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80051c8:	2b00      	cmp	r3, #0
 80051ca:	d1ef      	bne.n	80051ac <RCCEx_PLLSAI1_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 80051cc:	7bfb      	ldrb	r3, [r7, #15]
 80051ce:	2b00      	cmp	r3, #0
 80051d0:	d168      	bne.n	80052a4 <RCCEx_PLLSAI1_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80051d2:	683b      	ldr	r3, [r7, #0]
 80051d4:	2b00      	cmp	r3, #0
 80051d6:	d113      	bne.n	8005200 <RCCEx_PLLSAI1_Config+0x128>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80051d8:	4b35      	ldr	r3, [pc, #212]	; (80052b0 <RCCEx_PLLSAI1_Config+0x1d8>)
 80051da:	691a      	ldr	r2, [r3, #16]
 80051dc:	4b35      	ldr	r3, [pc, #212]	; (80052b4 <RCCEx_PLLSAI1_Config+0x1dc>)
 80051de:	4013      	ands	r3, r2
 80051e0:	687a      	ldr	r2, [r7, #4]
 80051e2:	6892      	ldr	r2, [r2, #8]
 80051e4:	0211      	lsls	r1, r2, #8
 80051e6:	687a      	ldr	r2, [r7, #4]
 80051e8:	68d2      	ldr	r2, [r2, #12]
 80051ea:	06d2      	lsls	r2, r2, #27
 80051ec:	4311      	orrs	r1, r2
 80051ee:	687a      	ldr	r2, [r7, #4]
 80051f0:	6852      	ldr	r2, [r2, #4]
 80051f2:	3a01      	subs	r2, #1
 80051f4:	0112      	lsls	r2, r2, #4
 80051f6:	430a      	orrs	r2, r1
 80051f8:	492d      	ldr	r1, [pc, #180]	; (80052b0 <RCCEx_PLLSAI1_Config+0x1d8>)
 80051fa:	4313      	orrs	r3, r2
 80051fc:	610b      	str	r3, [r1, #16]
 80051fe:	e02d      	b.n	800525c <RCCEx_PLLSAI1_Config+0x184>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8005200:	683b      	ldr	r3, [r7, #0]
 8005202:	2b01      	cmp	r3, #1
 8005204:	d115      	bne.n	8005232 <RCCEx_PLLSAI1_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005206:	4b2a      	ldr	r3, [pc, #168]	; (80052b0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005208:	691a      	ldr	r2, [r3, #16]
 800520a:	4b2b      	ldr	r3, [pc, #172]	; (80052b8 <RCCEx_PLLSAI1_Config+0x1e0>)
 800520c:	4013      	ands	r3, r2
 800520e:	687a      	ldr	r2, [r7, #4]
 8005210:	6892      	ldr	r2, [r2, #8]
 8005212:	0211      	lsls	r1, r2, #8
 8005214:	687a      	ldr	r2, [r7, #4]
 8005216:	6912      	ldr	r2, [r2, #16]
 8005218:	0852      	lsrs	r2, r2, #1
 800521a:	3a01      	subs	r2, #1
 800521c:	0552      	lsls	r2, r2, #21
 800521e:	4311      	orrs	r1, r2
 8005220:	687a      	ldr	r2, [r7, #4]
 8005222:	6852      	ldr	r2, [r2, #4]
 8005224:	3a01      	subs	r2, #1
 8005226:	0112      	lsls	r2, r2, #4
 8005228:	430a      	orrs	r2, r1
 800522a:	4921      	ldr	r1, [pc, #132]	; (80052b0 <RCCEx_PLLSAI1_Config+0x1d8>)
 800522c:	4313      	orrs	r3, r2
 800522e:	610b      	str	r3, [r1, #16]
 8005230:	e014      	b.n	800525c <RCCEx_PLLSAI1_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005232:	4b1f      	ldr	r3, [pc, #124]	; (80052b0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005234:	691a      	ldr	r2, [r3, #16]
 8005236:	4b21      	ldr	r3, [pc, #132]	; (80052bc <RCCEx_PLLSAI1_Config+0x1e4>)
 8005238:	4013      	ands	r3, r2
 800523a:	687a      	ldr	r2, [r7, #4]
 800523c:	6892      	ldr	r2, [r2, #8]
 800523e:	0211      	lsls	r1, r2, #8
 8005240:	687a      	ldr	r2, [r7, #4]
 8005242:	6952      	ldr	r2, [r2, #20]
 8005244:	0852      	lsrs	r2, r2, #1
 8005246:	3a01      	subs	r2, #1
 8005248:	0652      	lsls	r2, r2, #25
 800524a:	4311      	orrs	r1, r2
 800524c:	687a      	ldr	r2, [r7, #4]
 800524e:	6852      	ldr	r2, [r2, #4]
 8005250:	3a01      	subs	r2, #1
 8005252:	0112      	lsls	r2, r2, #4
 8005254:	430a      	orrs	r2, r1
 8005256:	4916      	ldr	r1, [pc, #88]	; (80052b0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005258:	4313      	orrs	r3, r2
 800525a:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800525c:	4b14      	ldr	r3, [pc, #80]	; (80052b0 <RCCEx_PLLSAI1_Config+0x1d8>)
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	4a13      	ldr	r2, [pc, #76]	; (80052b0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005262:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8005266:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005268:	f7fc fb44 	bl	80018f4 <HAL_GetTick>
 800526c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800526e:	e009      	b.n	8005284 <RCCEx_PLLSAI1_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005270:	f7fc fb40 	bl	80018f4 <HAL_GetTick>
 8005274:	4602      	mov	r2, r0
 8005276:	68bb      	ldr	r3, [r7, #8]
 8005278:	1ad3      	subs	r3, r2, r3
 800527a:	2b02      	cmp	r3, #2
 800527c:	d902      	bls.n	8005284 <RCCEx_PLLSAI1_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 800527e:	2303      	movs	r3, #3
 8005280:	73fb      	strb	r3, [r7, #15]
          break;
 8005282:	e005      	b.n	8005290 <RCCEx_PLLSAI1_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005284:	4b0a      	ldr	r3, [pc, #40]	; (80052b0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800528c:	2b00      	cmp	r3, #0
 800528e:	d0ef      	beq.n	8005270 <RCCEx_PLLSAI1_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8005290:	7bfb      	ldrb	r3, [r7, #15]
 8005292:	2b00      	cmp	r3, #0
 8005294:	d106      	bne.n	80052a4 <RCCEx_PLLSAI1_Config+0x1cc>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8005296:	4b06      	ldr	r3, [pc, #24]	; (80052b0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005298:	691a      	ldr	r2, [r3, #16]
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	699b      	ldr	r3, [r3, #24]
 800529e:	4904      	ldr	r1, [pc, #16]	; (80052b0 <RCCEx_PLLSAI1_Config+0x1d8>)
 80052a0:	4313      	orrs	r3, r2
 80052a2:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80052a4:	7bfb      	ldrb	r3, [r7, #15]
}
 80052a6:	4618      	mov	r0, r3
 80052a8:	3710      	adds	r7, #16
 80052aa:	46bd      	mov	sp, r7
 80052ac:	bd80      	pop	{r7, pc}
 80052ae:	bf00      	nop
 80052b0:	40021000 	.word	0x40021000
 80052b4:	07ff800f 	.word	0x07ff800f
 80052b8:	ff9f800f 	.word	0xff9f800f
 80052bc:	f9ff800f 	.word	0xf9ff800f

080052c0 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80052c0:	b580      	push	{r7, lr}
 80052c2:	b084      	sub	sp, #16
 80052c4:	af00      	add	r7, sp, #0
 80052c6:	6078      	str	r0, [r7, #4]
 80052c8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80052ca:	2300      	movs	r3, #0
 80052cc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80052ce:	4b72      	ldr	r3, [pc, #456]	; (8005498 <RCCEx_PLLSAI2_Config+0x1d8>)
 80052d0:	68db      	ldr	r3, [r3, #12]
 80052d2:	f003 0303 	and.w	r3, r3, #3
 80052d6:	2b00      	cmp	r3, #0
 80052d8:	d00e      	beq.n	80052f8 <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80052da:	4b6f      	ldr	r3, [pc, #444]	; (8005498 <RCCEx_PLLSAI2_Config+0x1d8>)
 80052dc:	68db      	ldr	r3, [r3, #12]
 80052de:	f003 0203 	and.w	r2, r3, #3
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	429a      	cmp	r2, r3
 80052e8:	d103      	bne.n	80052f2 <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	681b      	ldr	r3, [r3, #0]
       ||
 80052ee:	2b00      	cmp	r3, #0
 80052f0:	d142      	bne.n	8005378 <RCCEx_PLLSAI2_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 80052f2:	2301      	movs	r3, #1
 80052f4:	73fb      	strb	r3, [r7, #15]
 80052f6:	e03f      	b.n	8005378 <RCCEx_PLLSAI2_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	2b03      	cmp	r3, #3
 80052fe:	d018      	beq.n	8005332 <RCCEx_PLLSAI2_Config+0x72>
 8005300:	2b03      	cmp	r3, #3
 8005302:	d825      	bhi.n	8005350 <RCCEx_PLLSAI2_Config+0x90>
 8005304:	2b01      	cmp	r3, #1
 8005306:	d002      	beq.n	800530e <RCCEx_PLLSAI2_Config+0x4e>
 8005308:	2b02      	cmp	r3, #2
 800530a:	d009      	beq.n	8005320 <RCCEx_PLLSAI2_Config+0x60>
 800530c:	e020      	b.n	8005350 <RCCEx_PLLSAI2_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800530e:	4b62      	ldr	r3, [pc, #392]	; (8005498 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	f003 0302 	and.w	r3, r3, #2
 8005316:	2b00      	cmp	r3, #0
 8005318:	d11d      	bne.n	8005356 <RCCEx_PLLSAI2_Config+0x96>
      {
        status = HAL_ERROR;
 800531a:	2301      	movs	r3, #1
 800531c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800531e:	e01a      	b.n	8005356 <RCCEx_PLLSAI2_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005320:	4b5d      	ldr	r3, [pc, #372]	; (8005498 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005328:	2b00      	cmp	r3, #0
 800532a:	d116      	bne.n	800535a <RCCEx_PLLSAI2_Config+0x9a>
      {
        status = HAL_ERROR;
 800532c:	2301      	movs	r3, #1
 800532e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005330:	e013      	b.n	800535a <RCCEx_PLLSAI2_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8005332:	4b59      	ldr	r3, [pc, #356]	; (8005498 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800533a:	2b00      	cmp	r3, #0
 800533c:	d10f      	bne.n	800535e <RCCEx_PLLSAI2_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800533e:	4b56      	ldr	r3, [pc, #344]	; (8005498 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005346:	2b00      	cmp	r3, #0
 8005348:	d109      	bne.n	800535e <RCCEx_PLLSAI2_Config+0x9e>
        {
          status = HAL_ERROR;
 800534a:	2301      	movs	r3, #1
 800534c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800534e:	e006      	b.n	800535e <RCCEx_PLLSAI2_Config+0x9e>
    default:
      status = HAL_ERROR;
 8005350:	2301      	movs	r3, #1
 8005352:	73fb      	strb	r3, [r7, #15]
      break;
 8005354:	e004      	b.n	8005360 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8005356:	bf00      	nop
 8005358:	e002      	b.n	8005360 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 800535a:	bf00      	nop
 800535c:	e000      	b.n	8005360 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 800535e:	bf00      	nop
    }

    if(status == HAL_OK)
 8005360:	7bfb      	ldrb	r3, [r7, #15]
 8005362:	2b00      	cmp	r3, #0
 8005364:	d108      	bne.n	8005378 <RCCEx_PLLSAI2_Config+0xb8>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 8005366:	4b4c      	ldr	r3, [pc, #304]	; (8005498 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005368:	68db      	ldr	r3, [r3, #12]
 800536a:	f023 0203 	bic.w	r2, r3, #3
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	4949      	ldr	r1, [pc, #292]	; (8005498 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005374:	4313      	orrs	r3, r2
 8005376:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8005378:	7bfb      	ldrb	r3, [r7, #15]
 800537a:	2b00      	cmp	r3, #0
 800537c:	f040 8086 	bne.w	800548c <RCCEx_PLLSAI2_Config+0x1cc>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8005380:	4b45      	ldr	r3, [pc, #276]	; (8005498 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	4a44      	ldr	r2, [pc, #272]	; (8005498 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005386:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800538a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800538c:	f7fc fab2 	bl	80018f4 <HAL_GetTick>
 8005390:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8005392:	e009      	b.n	80053a8 <RCCEx_PLLSAI2_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005394:	f7fc faae 	bl	80018f4 <HAL_GetTick>
 8005398:	4602      	mov	r2, r0
 800539a:	68bb      	ldr	r3, [r7, #8]
 800539c:	1ad3      	subs	r3, r2, r3
 800539e:	2b02      	cmp	r3, #2
 80053a0:	d902      	bls.n	80053a8 <RCCEx_PLLSAI2_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 80053a2:	2303      	movs	r3, #3
 80053a4:	73fb      	strb	r3, [r7, #15]
        break;
 80053a6:	e005      	b.n	80053b4 <RCCEx_PLLSAI2_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80053a8:	4b3b      	ldr	r3, [pc, #236]	; (8005498 <RCCEx_PLLSAI2_Config+0x1d8>)
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80053b0:	2b00      	cmp	r3, #0
 80053b2:	d1ef      	bne.n	8005394 <RCCEx_PLLSAI2_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 80053b4:	7bfb      	ldrb	r3, [r7, #15]
 80053b6:	2b00      	cmp	r3, #0
 80053b8:	d168      	bne.n	800548c <RCCEx_PLLSAI2_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80053ba:	683b      	ldr	r3, [r7, #0]
 80053bc:	2b00      	cmp	r3, #0
 80053be:	d113      	bne.n	80053e8 <RCCEx_PLLSAI2_Config+0x128>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80053c0:	4b35      	ldr	r3, [pc, #212]	; (8005498 <RCCEx_PLLSAI2_Config+0x1d8>)
 80053c2:	695a      	ldr	r2, [r3, #20]
 80053c4:	4b35      	ldr	r3, [pc, #212]	; (800549c <RCCEx_PLLSAI2_Config+0x1dc>)
 80053c6:	4013      	ands	r3, r2
 80053c8:	687a      	ldr	r2, [r7, #4]
 80053ca:	6892      	ldr	r2, [r2, #8]
 80053cc:	0211      	lsls	r1, r2, #8
 80053ce:	687a      	ldr	r2, [r7, #4]
 80053d0:	68d2      	ldr	r2, [r2, #12]
 80053d2:	06d2      	lsls	r2, r2, #27
 80053d4:	4311      	orrs	r1, r2
 80053d6:	687a      	ldr	r2, [r7, #4]
 80053d8:	6852      	ldr	r2, [r2, #4]
 80053da:	3a01      	subs	r2, #1
 80053dc:	0112      	lsls	r2, r2, #4
 80053de:	430a      	orrs	r2, r1
 80053e0:	492d      	ldr	r1, [pc, #180]	; (8005498 <RCCEx_PLLSAI2_Config+0x1d8>)
 80053e2:	4313      	orrs	r3, r2
 80053e4:	614b      	str	r3, [r1, #20]
 80053e6:	e02d      	b.n	8005444 <RCCEx_PLLSAI2_Config+0x184>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 80053e8:	683b      	ldr	r3, [r7, #0]
 80053ea:	2b01      	cmp	r3, #1
 80053ec:	d115      	bne.n	800541a <RCCEx_PLLSAI2_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80053ee:	4b2a      	ldr	r3, [pc, #168]	; (8005498 <RCCEx_PLLSAI2_Config+0x1d8>)
 80053f0:	695a      	ldr	r2, [r3, #20]
 80053f2:	4b2b      	ldr	r3, [pc, #172]	; (80054a0 <RCCEx_PLLSAI2_Config+0x1e0>)
 80053f4:	4013      	ands	r3, r2
 80053f6:	687a      	ldr	r2, [r7, #4]
 80053f8:	6892      	ldr	r2, [r2, #8]
 80053fa:	0211      	lsls	r1, r2, #8
 80053fc:	687a      	ldr	r2, [r7, #4]
 80053fe:	6912      	ldr	r2, [r2, #16]
 8005400:	0852      	lsrs	r2, r2, #1
 8005402:	3a01      	subs	r2, #1
 8005404:	0552      	lsls	r2, r2, #21
 8005406:	4311      	orrs	r1, r2
 8005408:	687a      	ldr	r2, [r7, #4]
 800540a:	6852      	ldr	r2, [r2, #4]
 800540c:	3a01      	subs	r2, #1
 800540e:	0112      	lsls	r2, r2, #4
 8005410:	430a      	orrs	r2, r1
 8005412:	4921      	ldr	r1, [pc, #132]	; (8005498 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005414:	4313      	orrs	r3, r2
 8005416:	614b      	str	r3, [r1, #20]
 8005418:	e014      	b.n	8005444 <RCCEx_PLLSAI2_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800541a:	4b1f      	ldr	r3, [pc, #124]	; (8005498 <RCCEx_PLLSAI2_Config+0x1d8>)
 800541c:	695a      	ldr	r2, [r3, #20]
 800541e:	4b21      	ldr	r3, [pc, #132]	; (80054a4 <RCCEx_PLLSAI2_Config+0x1e4>)
 8005420:	4013      	ands	r3, r2
 8005422:	687a      	ldr	r2, [r7, #4]
 8005424:	6892      	ldr	r2, [r2, #8]
 8005426:	0211      	lsls	r1, r2, #8
 8005428:	687a      	ldr	r2, [r7, #4]
 800542a:	6952      	ldr	r2, [r2, #20]
 800542c:	0852      	lsrs	r2, r2, #1
 800542e:	3a01      	subs	r2, #1
 8005430:	0652      	lsls	r2, r2, #25
 8005432:	4311      	orrs	r1, r2
 8005434:	687a      	ldr	r2, [r7, #4]
 8005436:	6852      	ldr	r2, [r2, #4]
 8005438:	3a01      	subs	r2, #1
 800543a:	0112      	lsls	r2, r2, #4
 800543c:	430a      	orrs	r2, r1
 800543e:	4916      	ldr	r1, [pc, #88]	; (8005498 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005440:	4313      	orrs	r3, r2
 8005442:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8005444:	4b14      	ldr	r3, [pc, #80]	; (8005498 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	4a13      	ldr	r2, [pc, #76]	; (8005498 <RCCEx_PLLSAI2_Config+0x1d8>)
 800544a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800544e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005450:	f7fc fa50 	bl	80018f4 <HAL_GetTick>
 8005454:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8005456:	e009      	b.n	800546c <RCCEx_PLLSAI2_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005458:	f7fc fa4c 	bl	80018f4 <HAL_GetTick>
 800545c:	4602      	mov	r2, r0
 800545e:	68bb      	ldr	r3, [r7, #8]
 8005460:	1ad3      	subs	r3, r2, r3
 8005462:	2b02      	cmp	r3, #2
 8005464:	d902      	bls.n	800546c <RCCEx_PLLSAI2_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8005466:	2303      	movs	r3, #3
 8005468:	73fb      	strb	r3, [r7, #15]
          break;
 800546a:	e005      	b.n	8005478 <RCCEx_PLLSAI2_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800546c:	4b0a      	ldr	r3, [pc, #40]	; (8005498 <RCCEx_PLLSAI2_Config+0x1d8>)
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005474:	2b00      	cmp	r3, #0
 8005476:	d0ef      	beq.n	8005458 <RCCEx_PLLSAI2_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8005478:	7bfb      	ldrb	r3, [r7, #15]
 800547a:	2b00      	cmp	r3, #0
 800547c:	d106      	bne.n	800548c <RCCEx_PLLSAI2_Config+0x1cc>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800547e:	4b06      	ldr	r3, [pc, #24]	; (8005498 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005480:	695a      	ldr	r2, [r3, #20]
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	699b      	ldr	r3, [r3, #24]
 8005486:	4904      	ldr	r1, [pc, #16]	; (8005498 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005488:	4313      	orrs	r3, r2
 800548a:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 800548c:	7bfb      	ldrb	r3, [r7, #15]
}
 800548e:	4618      	mov	r0, r3
 8005490:	3710      	adds	r7, #16
 8005492:	46bd      	mov	sp, r7
 8005494:	bd80      	pop	{r7, pc}
 8005496:	bf00      	nop
 8005498:	40021000 	.word	0x40021000
 800549c:	07ff800f 	.word	0x07ff800f
 80054a0:	ff9f800f 	.word	0xff9f800f
 80054a4:	f9ff800f 	.word	0xf9ff800f

080054a8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80054a8:	b580      	push	{r7, lr}
 80054aa:	b084      	sub	sp, #16
 80054ac:	af00      	add	r7, sp, #0
 80054ae:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	2b00      	cmp	r3, #0
 80054b4:	d101      	bne.n	80054ba <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80054b6:	2301      	movs	r3, #1
 80054b8:	e095      	b.n	80055e6 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054be:	2b00      	cmp	r3, #0
 80054c0:	d108      	bne.n	80054d4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	685b      	ldr	r3, [r3, #4]
 80054c6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80054ca:	d009      	beq.n	80054e0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	2200      	movs	r2, #0
 80054d0:	61da      	str	r2, [r3, #28]
 80054d2:	e005      	b.n	80054e0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	2200      	movs	r2, #0
 80054d8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	2200      	movs	r2, #0
 80054de:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	2200      	movs	r2, #0
 80054e4:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80054ec:	b2db      	uxtb	r3, r3
 80054ee:	2b00      	cmp	r3, #0
 80054f0:	d106      	bne.n	8005500 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	2200      	movs	r2, #0
 80054f6:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80054fa:	6878      	ldr	r0, [r7, #4]
 80054fc:	f7fb ff5e 	bl	80013bc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	2202      	movs	r2, #2
 8005504:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	681a      	ldr	r2, [r3, #0]
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005516:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	68db      	ldr	r3, [r3, #12]
 800551c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005520:	d902      	bls.n	8005528 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8005522:	2300      	movs	r3, #0
 8005524:	60fb      	str	r3, [r7, #12]
 8005526:	e002      	b.n	800552e <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8005528:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800552c:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	68db      	ldr	r3, [r3, #12]
 8005532:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8005536:	d007      	beq.n	8005548 <HAL_SPI_Init+0xa0>
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	68db      	ldr	r3, [r3, #12]
 800553c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005540:	d002      	beq.n	8005548 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	2200      	movs	r2, #0
 8005546:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	685b      	ldr	r3, [r3, #4]
 800554c:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	689b      	ldr	r3, [r3, #8]
 8005554:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8005558:	431a      	orrs	r2, r3
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	691b      	ldr	r3, [r3, #16]
 800555e:	f003 0302 	and.w	r3, r3, #2
 8005562:	431a      	orrs	r2, r3
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	695b      	ldr	r3, [r3, #20]
 8005568:	f003 0301 	and.w	r3, r3, #1
 800556c:	431a      	orrs	r2, r3
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	699b      	ldr	r3, [r3, #24]
 8005572:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005576:	431a      	orrs	r2, r3
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	69db      	ldr	r3, [r3, #28]
 800557c:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005580:	431a      	orrs	r2, r3
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	6a1b      	ldr	r3, [r3, #32]
 8005586:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800558a:	ea42 0103 	orr.w	r1, r2, r3
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005592:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	430a      	orrs	r2, r1
 800559c:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	699b      	ldr	r3, [r3, #24]
 80055a2:	0c1b      	lsrs	r3, r3, #16
 80055a4:	f003 0204 	and.w	r2, r3, #4
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055ac:	f003 0310 	and.w	r3, r3, #16
 80055b0:	431a      	orrs	r2, r3
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80055b6:	f003 0308 	and.w	r3, r3, #8
 80055ba:	431a      	orrs	r2, r3
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	68db      	ldr	r3, [r3, #12]
 80055c0:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 80055c4:	ea42 0103 	orr.w	r1, r2, r3
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	430a      	orrs	r2, r1
 80055d4:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	2200      	movs	r2, #0
 80055da:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	2201      	movs	r2, #1
 80055e0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 80055e4:	2300      	movs	r3, #0
}
 80055e6:	4618      	mov	r0, r3
 80055e8:	3710      	adds	r7, #16
 80055ea:	46bd      	mov	sp, r7
 80055ec:	bd80      	pop	{r7, pc}

080055ee <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80055ee:	b580      	push	{r7, lr}
 80055f0:	b082      	sub	sp, #8
 80055f2:	af00      	add	r7, sp, #0
 80055f4:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	2b00      	cmp	r3, #0
 80055fa:	d101      	bne.n	8005600 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80055fc:	2301      	movs	r3, #1
 80055fe:	e042      	b.n	8005686 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005606:	2b00      	cmp	r3, #0
 8005608:	d106      	bne.n	8005618 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	2200      	movs	r2, #0
 800560e:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005612:	6878      	ldr	r0, [r7, #4]
 8005614:	f7fb ff48 	bl	80014a8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	2224      	movs	r2, #36	; 0x24
 800561c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  __HAL_UART_DISABLE(huart);
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	681a      	ldr	r2, [r3, #0]
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	f022 0201 	bic.w	r2, r2, #1
 800562e:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005634:	2b00      	cmp	r3, #0
 8005636:	d002      	beq.n	800563e <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8005638:	6878      	ldr	r0, [r7, #4]
 800563a:	f000 fb25 	bl	8005c88 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800563e:	6878      	ldr	r0, [r7, #4]
 8005640:	f000 f826 	bl	8005690 <UART_SetConfig>
 8005644:	4603      	mov	r3, r0
 8005646:	2b01      	cmp	r3, #1
 8005648:	d101      	bne.n	800564e <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800564a:	2301      	movs	r3, #1
 800564c:	e01b      	b.n	8005686 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	685a      	ldr	r2, [r3, #4]
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800565c:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	689a      	ldr	r2, [r3, #8]
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800566c:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	681a      	ldr	r2, [r3, #0]
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	f042 0201 	orr.w	r2, r2, #1
 800567c:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800567e:	6878      	ldr	r0, [r7, #4]
 8005680:	f000 fba4 	bl	8005dcc <UART_CheckIdleState>
 8005684:	4603      	mov	r3, r0
}
 8005686:	4618      	mov	r0, r3
 8005688:	3708      	adds	r7, #8
 800568a:	46bd      	mov	sp, r7
 800568c:	bd80      	pop	{r7, pc}
	...

08005690 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005690:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005694:	b08c      	sub	sp, #48	; 0x30
 8005696:	af00      	add	r7, sp, #0
 8005698:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800569a:	2300      	movs	r3, #0
 800569c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80056a0:	697b      	ldr	r3, [r7, #20]
 80056a2:	689a      	ldr	r2, [r3, #8]
 80056a4:	697b      	ldr	r3, [r7, #20]
 80056a6:	691b      	ldr	r3, [r3, #16]
 80056a8:	431a      	orrs	r2, r3
 80056aa:	697b      	ldr	r3, [r7, #20]
 80056ac:	695b      	ldr	r3, [r3, #20]
 80056ae:	431a      	orrs	r2, r3
 80056b0:	697b      	ldr	r3, [r7, #20]
 80056b2:	69db      	ldr	r3, [r3, #28]
 80056b4:	4313      	orrs	r3, r2
 80056b6:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80056b8:	697b      	ldr	r3, [r7, #20]
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	681a      	ldr	r2, [r3, #0]
 80056be:	4baa      	ldr	r3, [pc, #680]	; (8005968 <UART_SetConfig+0x2d8>)
 80056c0:	4013      	ands	r3, r2
 80056c2:	697a      	ldr	r2, [r7, #20]
 80056c4:	6812      	ldr	r2, [r2, #0]
 80056c6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80056c8:	430b      	orrs	r3, r1
 80056ca:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80056cc:	697b      	ldr	r3, [r7, #20]
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	685b      	ldr	r3, [r3, #4]
 80056d2:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80056d6:	697b      	ldr	r3, [r7, #20]
 80056d8:	68da      	ldr	r2, [r3, #12]
 80056da:	697b      	ldr	r3, [r7, #20]
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	430a      	orrs	r2, r1
 80056e0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80056e2:	697b      	ldr	r3, [r7, #20]
 80056e4:	699b      	ldr	r3, [r3, #24]
 80056e6:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80056e8:	697b      	ldr	r3, [r7, #20]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	4a9f      	ldr	r2, [pc, #636]	; (800596c <UART_SetConfig+0x2dc>)
 80056ee:	4293      	cmp	r3, r2
 80056f0:	d004      	beq.n	80056fc <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80056f2:	697b      	ldr	r3, [r7, #20]
 80056f4:	6a1b      	ldr	r3, [r3, #32]
 80056f6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80056f8:	4313      	orrs	r3, r2
 80056fa:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80056fc:	697b      	ldr	r3, [r7, #20]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	689b      	ldr	r3, [r3, #8]
 8005702:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 8005706:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 800570a:	697a      	ldr	r2, [r7, #20]
 800570c:	6812      	ldr	r2, [r2, #0]
 800570e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005710:	430b      	orrs	r3, r1
 8005712:	6093      	str	r3, [r2, #8]

#if defined(USART_PRESC_PRESCALER)
  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8005714:	697b      	ldr	r3, [r7, #20]
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800571a:	f023 010f 	bic.w	r1, r3, #15
 800571e:	697b      	ldr	r3, [r7, #20]
 8005720:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005722:	697b      	ldr	r3, [r7, #20]
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	430a      	orrs	r2, r1
 8005728:	62da      	str	r2, [r3, #44]	; 0x2c
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800572a:	697b      	ldr	r3, [r7, #20]
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	4a90      	ldr	r2, [pc, #576]	; (8005970 <UART_SetConfig+0x2e0>)
 8005730:	4293      	cmp	r3, r2
 8005732:	d125      	bne.n	8005780 <UART_SetConfig+0xf0>
 8005734:	4b8f      	ldr	r3, [pc, #572]	; (8005974 <UART_SetConfig+0x2e4>)
 8005736:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800573a:	f003 0303 	and.w	r3, r3, #3
 800573e:	2b03      	cmp	r3, #3
 8005740:	d81a      	bhi.n	8005778 <UART_SetConfig+0xe8>
 8005742:	a201      	add	r2, pc, #4	; (adr r2, 8005748 <UART_SetConfig+0xb8>)
 8005744:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005748:	08005759 	.word	0x08005759
 800574c:	08005769 	.word	0x08005769
 8005750:	08005761 	.word	0x08005761
 8005754:	08005771 	.word	0x08005771
 8005758:	2301      	movs	r3, #1
 800575a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800575e:	e116      	b.n	800598e <UART_SetConfig+0x2fe>
 8005760:	2302      	movs	r3, #2
 8005762:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005766:	e112      	b.n	800598e <UART_SetConfig+0x2fe>
 8005768:	2304      	movs	r3, #4
 800576a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800576e:	e10e      	b.n	800598e <UART_SetConfig+0x2fe>
 8005770:	2308      	movs	r3, #8
 8005772:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005776:	e10a      	b.n	800598e <UART_SetConfig+0x2fe>
 8005778:	2310      	movs	r3, #16
 800577a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800577e:	e106      	b.n	800598e <UART_SetConfig+0x2fe>
 8005780:	697b      	ldr	r3, [r7, #20]
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	4a7c      	ldr	r2, [pc, #496]	; (8005978 <UART_SetConfig+0x2e8>)
 8005786:	4293      	cmp	r3, r2
 8005788:	d138      	bne.n	80057fc <UART_SetConfig+0x16c>
 800578a:	4b7a      	ldr	r3, [pc, #488]	; (8005974 <UART_SetConfig+0x2e4>)
 800578c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005790:	f003 030c 	and.w	r3, r3, #12
 8005794:	2b0c      	cmp	r3, #12
 8005796:	d82d      	bhi.n	80057f4 <UART_SetConfig+0x164>
 8005798:	a201      	add	r2, pc, #4	; (adr r2, 80057a0 <UART_SetConfig+0x110>)
 800579a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800579e:	bf00      	nop
 80057a0:	080057d5 	.word	0x080057d5
 80057a4:	080057f5 	.word	0x080057f5
 80057a8:	080057f5 	.word	0x080057f5
 80057ac:	080057f5 	.word	0x080057f5
 80057b0:	080057e5 	.word	0x080057e5
 80057b4:	080057f5 	.word	0x080057f5
 80057b8:	080057f5 	.word	0x080057f5
 80057bc:	080057f5 	.word	0x080057f5
 80057c0:	080057dd 	.word	0x080057dd
 80057c4:	080057f5 	.word	0x080057f5
 80057c8:	080057f5 	.word	0x080057f5
 80057cc:	080057f5 	.word	0x080057f5
 80057d0:	080057ed 	.word	0x080057ed
 80057d4:	2300      	movs	r3, #0
 80057d6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80057da:	e0d8      	b.n	800598e <UART_SetConfig+0x2fe>
 80057dc:	2302      	movs	r3, #2
 80057de:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80057e2:	e0d4      	b.n	800598e <UART_SetConfig+0x2fe>
 80057e4:	2304      	movs	r3, #4
 80057e6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80057ea:	e0d0      	b.n	800598e <UART_SetConfig+0x2fe>
 80057ec:	2308      	movs	r3, #8
 80057ee:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80057f2:	e0cc      	b.n	800598e <UART_SetConfig+0x2fe>
 80057f4:	2310      	movs	r3, #16
 80057f6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80057fa:	e0c8      	b.n	800598e <UART_SetConfig+0x2fe>
 80057fc:	697b      	ldr	r3, [r7, #20]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	4a5e      	ldr	r2, [pc, #376]	; (800597c <UART_SetConfig+0x2ec>)
 8005802:	4293      	cmp	r3, r2
 8005804:	d125      	bne.n	8005852 <UART_SetConfig+0x1c2>
 8005806:	4b5b      	ldr	r3, [pc, #364]	; (8005974 <UART_SetConfig+0x2e4>)
 8005808:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800580c:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8005810:	2b30      	cmp	r3, #48	; 0x30
 8005812:	d016      	beq.n	8005842 <UART_SetConfig+0x1b2>
 8005814:	2b30      	cmp	r3, #48	; 0x30
 8005816:	d818      	bhi.n	800584a <UART_SetConfig+0x1ba>
 8005818:	2b20      	cmp	r3, #32
 800581a:	d00a      	beq.n	8005832 <UART_SetConfig+0x1a2>
 800581c:	2b20      	cmp	r3, #32
 800581e:	d814      	bhi.n	800584a <UART_SetConfig+0x1ba>
 8005820:	2b00      	cmp	r3, #0
 8005822:	d002      	beq.n	800582a <UART_SetConfig+0x19a>
 8005824:	2b10      	cmp	r3, #16
 8005826:	d008      	beq.n	800583a <UART_SetConfig+0x1aa>
 8005828:	e00f      	b.n	800584a <UART_SetConfig+0x1ba>
 800582a:	2300      	movs	r3, #0
 800582c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005830:	e0ad      	b.n	800598e <UART_SetConfig+0x2fe>
 8005832:	2302      	movs	r3, #2
 8005834:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005838:	e0a9      	b.n	800598e <UART_SetConfig+0x2fe>
 800583a:	2304      	movs	r3, #4
 800583c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005840:	e0a5      	b.n	800598e <UART_SetConfig+0x2fe>
 8005842:	2308      	movs	r3, #8
 8005844:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005848:	e0a1      	b.n	800598e <UART_SetConfig+0x2fe>
 800584a:	2310      	movs	r3, #16
 800584c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005850:	e09d      	b.n	800598e <UART_SetConfig+0x2fe>
 8005852:	697b      	ldr	r3, [r7, #20]
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	4a4a      	ldr	r2, [pc, #296]	; (8005980 <UART_SetConfig+0x2f0>)
 8005858:	4293      	cmp	r3, r2
 800585a:	d125      	bne.n	80058a8 <UART_SetConfig+0x218>
 800585c:	4b45      	ldr	r3, [pc, #276]	; (8005974 <UART_SetConfig+0x2e4>)
 800585e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005862:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8005866:	2bc0      	cmp	r3, #192	; 0xc0
 8005868:	d016      	beq.n	8005898 <UART_SetConfig+0x208>
 800586a:	2bc0      	cmp	r3, #192	; 0xc0
 800586c:	d818      	bhi.n	80058a0 <UART_SetConfig+0x210>
 800586e:	2b80      	cmp	r3, #128	; 0x80
 8005870:	d00a      	beq.n	8005888 <UART_SetConfig+0x1f8>
 8005872:	2b80      	cmp	r3, #128	; 0x80
 8005874:	d814      	bhi.n	80058a0 <UART_SetConfig+0x210>
 8005876:	2b00      	cmp	r3, #0
 8005878:	d002      	beq.n	8005880 <UART_SetConfig+0x1f0>
 800587a:	2b40      	cmp	r3, #64	; 0x40
 800587c:	d008      	beq.n	8005890 <UART_SetConfig+0x200>
 800587e:	e00f      	b.n	80058a0 <UART_SetConfig+0x210>
 8005880:	2300      	movs	r3, #0
 8005882:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005886:	e082      	b.n	800598e <UART_SetConfig+0x2fe>
 8005888:	2302      	movs	r3, #2
 800588a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800588e:	e07e      	b.n	800598e <UART_SetConfig+0x2fe>
 8005890:	2304      	movs	r3, #4
 8005892:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005896:	e07a      	b.n	800598e <UART_SetConfig+0x2fe>
 8005898:	2308      	movs	r3, #8
 800589a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800589e:	e076      	b.n	800598e <UART_SetConfig+0x2fe>
 80058a0:	2310      	movs	r3, #16
 80058a2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80058a6:	e072      	b.n	800598e <UART_SetConfig+0x2fe>
 80058a8:	697b      	ldr	r3, [r7, #20]
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	4a35      	ldr	r2, [pc, #212]	; (8005984 <UART_SetConfig+0x2f4>)
 80058ae:	4293      	cmp	r3, r2
 80058b0:	d12a      	bne.n	8005908 <UART_SetConfig+0x278>
 80058b2:	4b30      	ldr	r3, [pc, #192]	; (8005974 <UART_SetConfig+0x2e4>)
 80058b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80058b8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80058bc:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80058c0:	d01a      	beq.n	80058f8 <UART_SetConfig+0x268>
 80058c2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80058c6:	d81b      	bhi.n	8005900 <UART_SetConfig+0x270>
 80058c8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80058cc:	d00c      	beq.n	80058e8 <UART_SetConfig+0x258>
 80058ce:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80058d2:	d815      	bhi.n	8005900 <UART_SetConfig+0x270>
 80058d4:	2b00      	cmp	r3, #0
 80058d6:	d003      	beq.n	80058e0 <UART_SetConfig+0x250>
 80058d8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80058dc:	d008      	beq.n	80058f0 <UART_SetConfig+0x260>
 80058de:	e00f      	b.n	8005900 <UART_SetConfig+0x270>
 80058e0:	2300      	movs	r3, #0
 80058e2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80058e6:	e052      	b.n	800598e <UART_SetConfig+0x2fe>
 80058e8:	2302      	movs	r3, #2
 80058ea:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80058ee:	e04e      	b.n	800598e <UART_SetConfig+0x2fe>
 80058f0:	2304      	movs	r3, #4
 80058f2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80058f6:	e04a      	b.n	800598e <UART_SetConfig+0x2fe>
 80058f8:	2308      	movs	r3, #8
 80058fa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80058fe:	e046      	b.n	800598e <UART_SetConfig+0x2fe>
 8005900:	2310      	movs	r3, #16
 8005902:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005906:	e042      	b.n	800598e <UART_SetConfig+0x2fe>
 8005908:	697b      	ldr	r3, [r7, #20]
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	4a17      	ldr	r2, [pc, #92]	; (800596c <UART_SetConfig+0x2dc>)
 800590e:	4293      	cmp	r3, r2
 8005910:	d13a      	bne.n	8005988 <UART_SetConfig+0x2f8>
 8005912:	4b18      	ldr	r3, [pc, #96]	; (8005974 <UART_SetConfig+0x2e4>)
 8005914:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005918:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800591c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8005920:	d01a      	beq.n	8005958 <UART_SetConfig+0x2c8>
 8005922:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8005926:	d81b      	bhi.n	8005960 <UART_SetConfig+0x2d0>
 8005928:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800592c:	d00c      	beq.n	8005948 <UART_SetConfig+0x2b8>
 800592e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005932:	d815      	bhi.n	8005960 <UART_SetConfig+0x2d0>
 8005934:	2b00      	cmp	r3, #0
 8005936:	d003      	beq.n	8005940 <UART_SetConfig+0x2b0>
 8005938:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800593c:	d008      	beq.n	8005950 <UART_SetConfig+0x2c0>
 800593e:	e00f      	b.n	8005960 <UART_SetConfig+0x2d0>
 8005940:	2300      	movs	r3, #0
 8005942:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005946:	e022      	b.n	800598e <UART_SetConfig+0x2fe>
 8005948:	2302      	movs	r3, #2
 800594a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800594e:	e01e      	b.n	800598e <UART_SetConfig+0x2fe>
 8005950:	2304      	movs	r3, #4
 8005952:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005956:	e01a      	b.n	800598e <UART_SetConfig+0x2fe>
 8005958:	2308      	movs	r3, #8
 800595a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800595e:	e016      	b.n	800598e <UART_SetConfig+0x2fe>
 8005960:	2310      	movs	r3, #16
 8005962:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005966:	e012      	b.n	800598e <UART_SetConfig+0x2fe>
 8005968:	cfff69f3 	.word	0xcfff69f3
 800596c:	40008000 	.word	0x40008000
 8005970:	40013800 	.word	0x40013800
 8005974:	40021000 	.word	0x40021000
 8005978:	40004400 	.word	0x40004400
 800597c:	40004800 	.word	0x40004800
 8005980:	40004c00 	.word	0x40004c00
 8005984:	40005000 	.word	0x40005000
 8005988:	2310      	movs	r3, #16
 800598a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800598e:	697b      	ldr	r3, [r7, #20]
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	4aae      	ldr	r2, [pc, #696]	; (8005c4c <UART_SetConfig+0x5bc>)
 8005994:	4293      	cmp	r3, r2
 8005996:	f040 8097 	bne.w	8005ac8 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800599a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800599e:	2b08      	cmp	r3, #8
 80059a0:	d823      	bhi.n	80059ea <UART_SetConfig+0x35a>
 80059a2:	a201      	add	r2, pc, #4	; (adr r2, 80059a8 <UART_SetConfig+0x318>)
 80059a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80059a8:	080059cd 	.word	0x080059cd
 80059ac:	080059eb 	.word	0x080059eb
 80059b0:	080059d5 	.word	0x080059d5
 80059b4:	080059eb 	.word	0x080059eb
 80059b8:	080059db 	.word	0x080059db
 80059bc:	080059eb 	.word	0x080059eb
 80059c0:	080059eb 	.word	0x080059eb
 80059c4:	080059eb 	.word	0x080059eb
 80059c8:	080059e3 	.word	0x080059e3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80059cc:	f7fe ff58 	bl	8004880 <HAL_RCC_GetPCLK1Freq>
 80059d0:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80059d2:	e010      	b.n	80059f6 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80059d4:	4b9e      	ldr	r3, [pc, #632]	; (8005c50 <UART_SetConfig+0x5c0>)
 80059d6:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80059d8:	e00d      	b.n	80059f6 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80059da:	f7fe feb9 	bl	8004750 <HAL_RCC_GetSysClockFreq>
 80059de:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80059e0:	e009      	b.n	80059f6 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80059e2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80059e6:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80059e8:	e005      	b.n	80059f6 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 80059ea:	2300      	movs	r3, #0
 80059ec:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 80059ee:	2301      	movs	r3, #1
 80059f0:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 80059f4:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80059f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059f8:	2b00      	cmp	r3, #0
 80059fa:	f000 8130 	beq.w	8005c5e <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80059fe:	697b      	ldr	r3, [r7, #20]
 8005a00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a02:	4a94      	ldr	r2, [pc, #592]	; (8005c54 <UART_SetConfig+0x5c4>)
 8005a04:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005a08:	461a      	mov	r2, r3
 8005a0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a0c:	fbb3 f3f2 	udiv	r3, r3, r2
 8005a10:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005a12:	697b      	ldr	r3, [r7, #20]
 8005a14:	685a      	ldr	r2, [r3, #4]
 8005a16:	4613      	mov	r3, r2
 8005a18:	005b      	lsls	r3, r3, #1
 8005a1a:	4413      	add	r3, r2
 8005a1c:	69ba      	ldr	r2, [r7, #24]
 8005a1e:	429a      	cmp	r2, r3
 8005a20:	d305      	bcc.n	8005a2e <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8005a22:	697b      	ldr	r3, [r7, #20]
 8005a24:	685b      	ldr	r3, [r3, #4]
 8005a26:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005a28:	69ba      	ldr	r2, [r7, #24]
 8005a2a:	429a      	cmp	r2, r3
 8005a2c:	d903      	bls.n	8005a36 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8005a2e:	2301      	movs	r3, #1
 8005a30:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8005a34:	e113      	b.n	8005c5e <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005a36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a38:	2200      	movs	r2, #0
 8005a3a:	60bb      	str	r3, [r7, #8]
 8005a3c:	60fa      	str	r2, [r7, #12]
 8005a3e:	697b      	ldr	r3, [r7, #20]
 8005a40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a42:	4a84      	ldr	r2, [pc, #528]	; (8005c54 <UART_SetConfig+0x5c4>)
 8005a44:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005a48:	b29b      	uxth	r3, r3
 8005a4a:	2200      	movs	r2, #0
 8005a4c:	603b      	str	r3, [r7, #0]
 8005a4e:	607a      	str	r2, [r7, #4]
 8005a50:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005a54:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8005a58:	f7fa fbd0 	bl	80001fc <__aeabi_uldivmod>
 8005a5c:	4602      	mov	r2, r0
 8005a5e:	460b      	mov	r3, r1
 8005a60:	4610      	mov	r0, r2
 8005a62:	4619      	mov	r1, r3
 8005a64:	f04f 0200 	mov.w	r2, #0
 8005a68:	f04f 0300 	mov.w	r3, #0
 8005a6c:	020b      	lsls	r3, r1, #8
 8005a6e:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8005a72:	0202      	lsls	r2, r0, #8
 8005a74:	6979      	ldr	r1, [r7, #20]
 8005a76:	6849      	ldr	r1, [r1, #4]
 8005a78:	0849      	lsrs	r1, r1, #1
 8005a7a:	2000      	movs	r0, #0
 8005a7c:	460c      	mov	r4, r1
 8005a7e:	4605      	mov	r5, r0
 8005a80:	eb12 0804 	adds.w	r8, r2, r4
 8005a84:	eb43 0905 	adc.w	r9, r3, r5
 8005a88:	697b      	ldr	r3, [r7, #20]
 8005a8a:	685b      	ldr	r3, [r3, #4]
 8005a8c:	2200      	movs	r2, #0
 8005a8e:	469a      	mov	sl, r3
 8005a90:	4693      	mov	fp, r2
 8005a92:	4652      	mov	r2, sl
 8005a94:	465b      	mov	r3, fp
 8005a96:	4640      	mov	r0, r8
 8005a98:	4649      	mov	r1, r9
 8005a9a:	f7fa fbaf 	bl	80001fc <__aeabi_uldivmod>
 8005a9e:	4602      	mov	r2, r0
 8005aa0:	460b      	mov	r3, r1
 8005aa2:	4613      	mov	r3, r2
 8005aa4:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005aa6:	6a3b      	ldr	r3, [r7, #32]
 8005aa8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005aac:	d308      	bcc.n	8005ac0 <UART_SetConfig+0x430>
 8005aae:	6a3b      	ldr	r3, [r7, #32]
 8005ab0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005ab4:	d204      	bcs.n	8005ac0 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8005ab6:	697b      	ldr	r3, [r7, #20]
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	6a3a      	ldr	r2, [r7, #32]
 8005abc:	60da      	str	r2, [r3, #12]
 8005abe:	e0ce      	b.n	8005c5e <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8005ac0:	2301      	movs	r3, #1
 8005ac2:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8005ac6:	e0ca      	b.n	8005c5e <UART_SetConfig+0x5ce>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005ac8:	697b      	ldr	r3, [r7, #20]
 8005aca:	69db      	ldr	r3, [r3, #28]
 8005acc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005ad0:	d166      	bne.n	8005ba0 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8005ad2:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8005ad6:	2b08      	cmp	r3, #8
 8005ad8:	d827      	bhi.n	8005b2a <UART_SetConfig+0x49a>
 8005ada:	a201      	add	r2, pc, #4	; (adr r2, 8005ae0 <UART_SetConfig+0x450>)
 8005adc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005ae0:	08005b05 	.word	0x08005b05
 8005ae4:	08005b0d 	.word	0x08005b0d
 8005ae8:	08005b15 	.word	0x08005b15
 8005aec:	08005b2b 	.word	0x08005b2b
 8005af0:	08005b1b 	.word	0x08005b1b
 8005af4:	08005b2b 	.word	0x08005b2b
 8005af8:	08005b2b 	.word	0x08005b2b
 8005afc:	08005b2b 	.word	0x08005b2b
 8005b00:	08005b23 	.word	0x08005b23
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005b04:	f7fe febc 	bl	8004880 <HAL_RCC_GetPCLK1Freq>
 8005b08:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8005b0a:	e014      	b.n	8005b36 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005b0c:	f7fe fece 	bl	80048ac <HAL_RCC_GetPCLK2Freq>
 8005b10:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8005b12:	e010      	b.n	8005b36 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005b14:	4b4e      	ldr	r3, [pc, #312]	; (8005c50 <UART_SetConfig+0x5c0>)
 8005b16:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8005b18:	e00d      	b.n	8005b36 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005b1a:	f7fe fe19 	bl	8004750 <HAL_RCC_GetSysClockFreq>
 8005b1e:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8005b20:	e009      	b.n	8005b36 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005b22:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005b26:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8005b28:	e005      	b.n	8005b36 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8005b2a:	2300      	movs	r3, #0
 8005b2c:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8005b2e:	2301      	movs	r3, #1
 8005b30:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8005b34:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005b36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b38:	2b00      	cmp	r3, #0
 8005b3a:	f000 8090 	beq.w	8005c5e <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005b3e:	697b      	ldr	r3, [r7, #20]
 8005b40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b42:	4a44      	ldr	r2, [pc, #272]	; (8005c54 <UART_SetConfig+0x5c4>)
 8005b44:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005b48:	461a      	mov	r2, r3
 8005b4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b4c:	fbb3 f3f2 	udiv	r3, r3, r2
 8005b50:	005a      	lsls	r2, r3, #1
 8005b52:	697b      	ldr	r3, [r7, #20]
 8005b54:	685b      	ldr	r3, [r3, #4]
 8005b56:	085b      	lsrs	r3, r3, #1
 8005b58:	441a      	add	r2, r3
 8005b5a:	697b      	ldr	r3, [r7, #20]
 8005b5c:	685b      	ldr	r3, [r3, #4]
 8005b5e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005b62:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005b64:	6a3b      	ldr	r3, [r7, #32]
 8005b66:	2b0f      	cmp	r3, #15
 8005b68:	d916      	bls.n	8005b98 <UART_SetConfig+0x508>
 8005b6a:	6a3b      	ldr	r3, [r7, #32]
 8005b6c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005b70:	d212      	bcs.n	8005b98 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005b72:	6a3b      	ldr	r3, [r7, #32]
 8005b74:	b29b      	uxth	r3, r3
 8005b76:	f023 030f 	bic.w	r3, r3, #15
 8005b7a:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005b7c:	6a3b      	ldr	r3, [r7, #32]
 8005b7e:	085b      	lsrs	r3, r3, #1
 8005b80:	b29b      	uxth	r3, r3
 8005b82:	f003 0307 	and.w	r3, r3, #7
 8005b86:	b29a      	uxth	r2, r3
 8005b88:	8bfb      	ldrh	r3, [r7, #30]
 8005b8a:	4313      	orrs	r3, r2
 8005b8c:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8005b8e:	697b      	ldr	r3, [r7, #20]
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	8bfa      	ldrh	r2, [r7, #30]
 8005b94:	60da      	str	r2, [r3, #12]
 8005b96:	e062      	b.n	8005c5e <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8005b98:	2301      	movs	r3, #1
 8005b9a:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8005b9e:	e05e      	b.n	8005c5e <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005ba0:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8005ba4:	2b08      	cmp	r3, #8
 8005ba6:	d828      	bhi.n	8005bfa <UART_SetConfig+0x56a>
 8005ba8:	a201      	add	r2, pc, #4	; (adr r2, 8005bb0 <UART_SetConfig+0x520>)
 8005baa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005bae:	bf00      	nop
 8005bb0:	08005bd5 	.word	0x08005bd5
 8005bb4:	08005bdd 	.word	0x08005bdd
 8005bb8:	08005be5 	.word	0x08005be5
 8005bbc:	08005bfb 	.word	0x08005bfb
 8005bc0:	08005beb 	.word	0x08005beb
 8005bc4:	08005bfb 	.word	0x08005bfb
 8005bc8:	08005bfb 	.word	0x08005bfb
 8005bcc:	08005bfb 	.word	0x08005bfb
 8005bd0:	08005bf3 	.word	0x08005bf3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005bd4:	f7fe fe54 	bl	8004880 <HAL_RCC_GetPCLK1Freq>
 8005bd8:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8005bda:	e014      	b.n	8005c06 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005bdc:	f7fe fe66 	bl	80048ac <HAL_RCC_GetPCLK2Freq>
 8005be0:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8005be2:	e010      	b.n	8005c06 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005be4:	4b1a      	ldr	r3, [pc, #104]	; (8005c50 <UART_SetConfig+0x5c0>)
 8005be6:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8005be8:	e00d      	b.n	8005c06 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005bea:	f7fe fdb1 	bl	8004750 <HAL_RCC_GetSysClockFreq>
 8005bee:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8005bf0:	e009      	b.n	8005c06 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005bf2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005bf6:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8005bf8:	e005      	b.n	8005c06 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 8005bfa:	2300      	movs	r3, #0
 8005bfc:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8005bfe:	2301      	movs	r3, #1
 8005c00:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8005c04:	bf00      	nop
    }

    if (pclk != 0U)
 8005c06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c08:	2b00      	cmp	r3, #0
 8005c0a:	d028      	beq.n	8005c5e <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005c0c:	697b      	ldr	r3, [r7, #20]
 8005c0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c10:	4a10      	ldr	r2, [pc, #64]	; (8005c54 <UART_SetConfig+0x5c4>)
 8005c12:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005c16:	461a      	mov	r2, r3
 8005c18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c1a:	fbb3 f2f2 	udiv	r2, r3, r2
 8005c1e:	697b      	ldr	r3, [r7, #20]
 8005c20:	685b      	ldr	r3, [r3, #4]
 8005c22:	085b      	lsrs	r3, r3, #1
 8005c24:	441a      	add	r2, r3
 8005c26:	697b      	ldr	r3, [r7, #20]
 8005c28:	685b      	ldr	r3, [r3, #4]
 8005c2a:	fbb2 f3f3 	udiv	r3, r2, r3
 8005c2e:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005c30:	6a3b      	ldr	r3, [r7, #32]
 8005c32:	2b0f      	cmp	r3, #15
 8005c34:	d910      	bls.n	8005c58 <UART_SetConfig+0x5c8>
 8005c36:	6a3b      	ldr	r3, [r7, #32]
 8005c38:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005c3c:	d20c      	bcs.n	8005c58 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005c3e:	6a3b      	ldr	r3, [r7, #32]
 8005c40:	b29a      	uxth	r2, r3
 8005c42:	697b      	ldr	r3, [r7, #20]
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	60da      	str	r2, [r3, #12]
 8005c48:	e009      	b.n	8005c5e <UART_SetConfig+0x5ce>
 8005c4a:	bf00      	nop
 8005c4c:	40008000 	.word	0x40008000
 8005c50:	00f42400 	.word	0x00f42400
 8005c54:	08006378 	.word	0x08006378
      }
      else
      {
        ret = HAL_ERROR;
 8005c58:	2301      	movs	r3, #1
 8005c5a:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
    }
  }

#if defined(USART_CR1_FIFOEN)
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8005c5e:	697b      	ldr	r3, [r7, #20]
 8005c60:	2201      	movs	r2, #1
 8005c62:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8005c66:	697b      	ldr	r3, [r7, #20]
 8005c68:	2201      	movs	r2, #1
 8005c6a:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005c6e:	697b      	ldr	r3, [r7, #20]
 8005c70:	2200      	movs	r2, #0
 8005c72:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 8005c74:	697b      	ldr	r3, [r7, #20]
 8005c76:	2200      	movs	r2, #0
 8005c78:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 8005c7a:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 8005c7e:	4618      	mov	r0, r3
 8005c80:	3730      	adds	r7, #48	; 0x30
 8005c82:	46bd      	mov	sp, r7
 8005c84:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08005c88 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005c88:	b480      	push	{r7}
 8005c8a:	b083      	sub	sp, #12
 8005c8c:	af00      	add	r7, sp, #0
 8005c8e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005c94:	f003 0308 	and.w	r3, r3, #8
 8005c98:	2b00      	cmp	r3, #0
 8005c9a:	d00a      	beq.n	8005cb2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	685b      	ldr	r3, [r3, #4]
 8005ca2:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	430a      	orrs	r2, r1
 8005cb0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005cb6:	f003 0301 	and.w	r3, r3, #1
 8005cba:	2b00      	cmp	r3, #0
 8005cbc:	d00a      	beq.n	8005cd4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	685b      	ldr	r3, [r3, #4]
 8005cc4:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	430a      	orrs	r2, r1
 8005cd2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005cd8:	f003 0302 	and.w	r3, r3, #2
 8005cdc:	2b00      	cmp	r3, #0
 8005cde:	d00a      	beq.n	8005cf6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	685b      	ldr	r3, [r3, #4]
 8005ce6:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	430a      	orrs	r2, r1
 8005cf4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005cfa:	f003 0304 	and.w	r3, r3, #4
 8005cfe:	2b00      	cmp	r3, #0
 8005d00:	d00a      	beq.n	8005d18 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	685b      	ldr	r3, [r3, #4]
 8005d08:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	430a      	orrs	r2, r1
 8005d16:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d1c:	f003 0310 	and.w	r3, r3, #16
 8005d20:	2b00      	cmp	r3, #0
 8005d22:	d00a      	beq.n	8005d3a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	689b      	ldr	r3, [r3, #8]
 8005d2a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	430a      	orrs	r2, r1
 8005d38:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d3e:	f003 0320 	and.w	r3, r3, #32
 8005d42:	2b00      	cmp	r3, #0
 8005d44:	d00a      	beq.n	8005d5c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	689b      	ldr	r3, [r3, #8]
 8005d4c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	430a      	orrs	r2, r1
 8005d5a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d60:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005d64:	2b00      	cmp	r3, #0
 8005d66:	d01a      	beq.n	8005d9e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	685b      	ldr	r3, [r3, #4]
 8005d6e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	430a      	orrs	r2, r1
 8005d7c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005d82:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005d86:	d10a      	bne.n	8005d9e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	685b      	ldr	r3, [r3, #4]
 8005d8e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	430a      	orrs	r2, r1
 8005d9c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005da2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005da6:	2b00      	cmp	r3, #0
 8005da8:	d00a      	beq.n	8005dc0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	685b      	ldr	r3, [r3, #4]
 8005db0:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	430a      	orrs	r2, r1
 8005dbe:	605a      	str	r2, [r3, #4]
  }
}
 8005dc0:	bf00      	nop
 8005dc2:	370c      	adds	r7, #12
 8005dc4:	46bd      	mov	sp, r7
 8005dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dca:	4770      	bx	lr

08005dcc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005dcc:	b580      	push	{r7, lr}
 8005dce:	b098      	sub	sp, #96	; 0x60
 8005dd0:	af02      	add	r7, sp, #8
 8005dd2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	2200      	movs	r2, #0
 8005dd8:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005ddc:	f7fb fd8a 	bl	80018f4 <HAL_GetTick>
 8005de0:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	f003 0308 	and.w	r3, r3, #8
 8005dec:	2b08      	cmp	r3, #8
 8005dee:	d12f      	bne.n	8005e50 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005df0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005df4:	9300      	str	r3, [sp, #0]
 8005df6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005df8:	2200      	movs	r2, #0
 8005dfa:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8005dfe:	6878      	ldr	r0, [r7, #4]
 8005e00:	f000 f88e 	bl	8005f20 <UART_WaitOnFlagUntilTimeout>
 8005e04:	4603      	mov	r3, r0
 8005e06:	2b00      	cmp	r3, #0
 8005e08:	d022      	beq.n	8005e50 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e10:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005e12:	e853 3f00 	ldrex	r3, [r3]
 8005e16:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8005e18:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005e1a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005e1e:	653b      	str	r3, [r7, #80]	; 0x50
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	461a      	mov	r2, r3
 8005e26:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005e28:	647b      	str	r3, [r7, #68]	; 0x44
 8005e2a:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e2c:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8005e2e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005e30:	e841 2300 	strex	r3, r2, [r1]
 8005e34:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8005e36:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005e38:	2b00      	cmp	r3, #0
 8005e3a:	d1e6      	bne.n	8005e0a <UART_CheckIdleState+0x3e>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	2220      	movs	r2, #32
 8005e40:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      __HAL_UNLOCK(huart);
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	2200      	movs	r2, #0
 8005e48:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005e4c:	2303      	movs	r3, #3
 8005e4e:	e063      	b.n	8005f18 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	681b      	ldr	r3, [r3, #0]
 8005e56:	f003 0304 	and.w	r3, r3, #4
 8005e5a:	2b04      	cmp	r3, #4
 8005e5c:	d149      	bne.n	8005ef2 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005e5e:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005e62:	9300      	str	r3, [sp, #0]
 8005e64:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005e66:	2200      	movs	r2, #0
 8005e68:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8005e6c:	6878      	ldr	r0, [r7, #4]
 8005e6e:	f000 f857 	bl	8005f20 <UART_WaitOnFlagUntilTimeout>
 8005e72:	4603      	mov	r3, r0
 8005e74:	2b00      	cmp	r3, #0
 8005e76:	d03c      	beq.n	8005ef2 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e80:	e853 3f00 	ldrex	r3, [r3]
 8005e84:	623b      	str	r3, [r7, #32]
   return(result);
 8005e86:	6a3b      	ldr	r3, [r7, #32]
 8005e88:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005e8c:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	461a      	mov	r2, r3
 8005e94:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005e96:	633b      	str	r3, [r7, #48]	; 0x30
 8005e98:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e9a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005e9c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005e9e:	e841 2300 	strex	r3, r2, [r1]
 8005ea2:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005ea4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005ea6:	2b00      	cmp	r3, #0
 8005ea8:	d1e6      	bne.n	8005e78 <UART_CheckIdleState+0xac>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	3308      	adds	r3, #8
 8005eb0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005eb2:	693b      	ldr	r3, [r7, #16]
 8005eb4:	e853 3f00 	ldrex	r3, [r3]
 8005eb8:	60fb      	str	r3, [r7, #12]
   return(result);
 8005eba:	68fb      	ldr	r3, [r7, #12]
 8005ebc:	f023 0301 	bic.w	r3, r3, #1
 8005ec0:	64bb      	str	r3, [r7, #72]	; 0x48
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	3308      	adds	r3, #8
 8005ec8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005eca:	61fa      	str	r2, [r7, #28]
 8005ecc:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ece:	69b9      	ldr	r1, [r7, #24]
 8005ed0:	69fa      	ldr	r2, [r7, #28]
 8005ed2:	e841 2300 	strex	r3, r2, [r1]
 8005ed6:	617b      	str	r3, [r7, #20]
   return(result);
 8005ed8:	697b      	ldr	r3, [r7, #20]
 8005eda:	2b00      	cmp	r3, #0
 8005edc:	d1e5      	bne.n	8005eaa <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	2220      	movs	r2, #32
 8005ee2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      __HAL_UNLOCK(huart);
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	2200      	movs	r2, #0
 8005eea:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005eee:	2303      	movs	r3, #3
 8005ef0:	e012      	b.n	8005f18 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	2220      	movs	r2, #32
 8005ef6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	2220      	movs	r2, #32
 8005efe:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	2200      	movs	r2, #0
 8005f06:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	2200      	movs	r2, #0
 8005f0c:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	2200      	movs	r2, #0
 8005f12:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8005f16:	2300      	movs	r3, #0
}
 8005f18:	4618      	mov	r0, r3
 8005f1a:	3758      	adds	r7, #88	; 0x58
 8005f1c:	46bd      	mov	sp, r7
 8005f1e:	bd80      	pop	{r7, pc}

08005f20 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005f20:	b580      	push	{r7, lr}
 8005f22:	b084      	sub	sp, #16
 8005f24:	af00      	add	r7, sp, #0
 8005f26:	60f8      	str	r0, [r7, #12]
 8005f28:	60b9      	str	r1, [r7, #8]
 8005f2a:	603b      	str	r3, [r7, #0]
 8005f2c:	4613      	mov	r3, r2
 8005f2e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005f30:	e049      	b.n	8005fc6 <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005f32:	69bb      	ldr	r3, [r7, #24]
 8005f34:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f38:	d045      	beq.n	8005fc6 <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005f3a:	f7fb fcdb 	bl	80018f4 <HAL_GetTick>
 8005f3e:	4602      	mov	r2, r0
 8005f40:	683b      	ldr	r3, [r7, #0]
 8005f42:	1ad3      	subs	r3, r2, r3
 8005f44:	69ba      	ldr	r2, [r7, #24]
 8005f46:	429a      	cmp	r2, r3
 8005f48:	d302      	bcc.n	8005f50 <UART_WaitOnFlagUntilTimeout+0x30>
 8005f4a:	69bb      	ldr	r3, [r7, #24]
 8005f4c:	2b00      	cmp	r3, #0
 8005f4e:	d101      	bne.n	8005f54 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005f50:	2303      	movs	r3, #3
 8005f52:	e048      	b.n	8005fe6 <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8005f54:	68fb      	ldr	r3, [r7, #12]
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	f003 0304 	and.w	r3, r3, #4
 8005f5e:	2b00      	cmp	r3, #0
 8005f60:	d031      	beq.n	8005fc6 <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005f62:	68fb      	ldr	r3, [r7, #12]
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	69db      	ldr	r3, [r3, #28]
 8005f68:	f003 0308 	and.w	r3, r3, #8
 8005f6c:	2b08      	cmp	r3, #8
 8005f6e:	d110      	bne.n	8005f92 <UART_WaitOnFlagUntilTimeout+0x72>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005f70:	68fb      	ldr	r3, [r7, #12]
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	2208      	movs	r2, #8
 8005f76:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005f78:	68f8      	ldr	r0, [r7, #12]
 8005f7a:	f000 f838 	bl	8005fee <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005f7e:	68fb      	ldr	r3, [r7, #12]
 8005f80:	2208      	movs	r2, #8
 8005f82:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005f86:	68fb      	ldr	r3, [r7, #12]
 8005f88:	2200      	movs	r2, #0
 8005f8a:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_ERROR;
 8005f8e:	2301      	movs	r3, #1
 8005f90:	e029      	b.n	8005fe6 <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005f92:	68fb      	ldr	r3, [r7, #12]
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	69db      	ldr	r3, [r3, #28]
 8005f98:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005f9c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005fa0:	d111      	bne.n	8005fc6 <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005fa2:	68fb      	ldr	r3, [r7, #12]
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005faa:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005fac:	68f8      	ldr	r0, [r7, #12]
 8005fae:	f000 f81e 	bl	8005fee <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005fb2:	68fb      	ldr	r3, [r7, #12]
 8005fb4:	2220      	movs	r2, #32
 8005fb6:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005fba:	68fb      	ldr	r3, [r7, #12]
 8005fbc:	2200      	movs	r2, #0
 8005fbe:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_TIMEOUT;
 8005fc2:	2303      	movs	r3, #3
 8005fc4:	e00f      	b.n	8005fe6 <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005fc6:	68fb      	ldr	r3, [r7, #12]
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	69da      	ldr	r2, [r3, #28]
 8005fcc:	68bb      	ldr	r3, [r7, #8]
 8005fce:	4013      	ands	r3, r2
 8005fd0:	68ba      	ldr	r2, [r7, #8]
 8005fd2:	429a      	cmp	r2, r3
 8005fd4:	bf0c      	ite	eq
 8005fd6:	2301      	moveq	r3, #1
 8005fd8:	2300      	movne	r3, #0
 8005fda:	b2db      	uxtb	r3, r3
 8005fdc:	461a      	mov	r2, r3
 8005fde:	79fb      	ldrb	r3, [r7, #7]
 8005fe0:	429a      	cmp	r2, r3
 8005fe2:	d0a6      	beq.n	8005f32 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005fe4:	2300      	movs	r3, #0
}
 8005fe6:	4618      	mov	r0, r3
 8005fe8:	3710      	adds	r7, #16
 8005fea:	46bd      	mov	sp, r7
 8005fec:	bd80      	pop	{r7, pc}

08005fee <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005fee:	b480      	push	{r7}
 8005ff0:	b095      	sub	sp, #84	; 0x54
 8005ff2:	af00      	add	r7, sp, #0
 8005ff4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ffc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005ffe:	e853 3f00 	ldrex	r3, [r3]
 8006002:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8006004:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006006:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800600a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	461a      	mov	r2, r3
 8006012:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006014:	643b      	str	r3, [r7, #64]	; 0x40
 8006016:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006018:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800601a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800601c:	e841 2300 	strex	r3, r2, [r1]
 8006020:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8006022:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006024:	2b00      	cmp	r3, #0
 8006026:	d1e6      	bne.n	8005ff6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	681b      	ldr	r3, [r3, #0]
 800602c:	3308      	adds	r3, #8
 800602e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006030:	6a3b      	ldr	r3, [r7, #32]
 8006032:	e853 3f00 	ldrex	r3, [r3]
 8006036:	61fb      	str	r3, [r7, #28]
   return(result);
 8006038:	69fb      	ldr	r3, [r7, #28]
 800603a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800603e:	f023 0301 	bic.w	r3, r3, #1
 8006042:	64bb      	str	r3, [r7, #72]	; 0x48
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	3308      	adds	r3, #8
 800604a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800604c:	62fa      	str	r2, [r7, #44]	; 0x2c
 800604e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006050:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006052:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006054:	e841 2300 	strex	r3, r2, [r1]
 8006058:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800605a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800605c:	2b00      	cmp	r3, #0
 800605e:	d1e3      	bne.n	8006028 <UART_EndRxTransfer+0x3a>
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006064:	2b01      	cmp	r3, #1
 8006066:	d118      	bne.n	800609a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800606e:	68fb      	ldr	r3, [r7, #12]
 8006070:	e853 3f00 	ldrex	r3, [r3]
 8006074:	60bb      	str	r3, [r7, #8]
   return(result);
 8006076:	68bb      	ldr	r3, [r7, #8]
 8006078:	f023 0310 	bic.w	r3, r3, #16
 800607c:	647b      	str	r3, [r7, #68]	; 0x44
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	681b      	ldr	r3, [r3, #0]
 8006082:	461a      	mov	r2, r3
 8006084:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006086:	61bb      	str	r3, [r7, #24]
 8006088:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800608a:	6979      	ldr	r1, [r7, #20]
 800608c:	69ba      	ldr	r2, [r7, #24]
 800608e:	e841 2300 	strex	r3, r2, [r1]
 8006092:	613b      	str	r3, [r7, #16]
   return(result);
 8006094:	693b      	ldr	r3, [r7, #16]
 8006096:	2b00      	cmp	r3, #0
 8006098:	d1e6      	bne.n	8006068 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	2220      	movs	r2, #32
 800609e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	2200      	movs	r2, #0
 80060a6:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	2200      	movs	r2, #0
 80060ac:	675a      	str	r2, [r3, #116]	; 0x74
}
 80060ae:	bf00      	nop
 80060b0:	3754      	adds	r7, #84	; 0x54
 80060b2:	46bd      	mov	sp, r7
 80060b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060b8:	4770      	bx	lr

080060ba <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80060ba:	b480      	push	{r7}
 80060bc:	b085      	sub	sp, #20
 80060be:	af00      	add	r7, sp, #0
 80060c0:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 80060c8:	2b01      	cmp	r3, #1
 80060ca:	d101      	bne.n	80060d0 <HAL_UARTEx_DisableFifoMode+0x16>
 80060cc:	2302      	movs	r3, #2
 80060ce:	e027      	b.n	8006120 <HAL_UARTEx_DisableFifoMode+0x66>
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	2201      	movs	r2, #1
 80060d4:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	2224      	movs	r2, #36	; 0x24
 80060dc:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	681a      	ldr	r2, [r3, #0]
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	f022 0201 	bic.w	r2, r2, #1
 80060f6:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80060f8:	68fb      	ldr	r3, [r7, #12]
 80060fa:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 80060fe:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	2200      	movs	r2, #0
 8006104:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	68fa      	ldr	r2, [r7, #12]
 800610c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	2220      	movs	r2, #32
 8006112:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	2200      	movs	r2, #0
 800611a:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 800611e:	2300      	movs	r3, #0
}
 8006120:	4618      	mov	r0, r3
 8006122:	3714      	adds	r7, #20
 8006124:	46bd      	mov	sp, r7
 8006126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800612a:	4770      	bx	lr

0800612c <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800612c:	b580      	push	{r7, lr}
 800612e:	b084      	sub	sp, #16
 8006130:	af00      	add	r7, sp, #0
 8006132:	6078      	str	r0, [r7, #4]
 8006134:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800613c:	2b01      	cmp	r3, #1
 800613e:	d101      	bne.n	8006144 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8006140:	2302      	movs	r3, #2
 8006142:	e02d      	b.n	80061a0 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	2201      	movs	r2, #1
 8006148:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	2224      	movs	r2, #36	; 0x24
 8006150:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	681b      	ldr	r3, [r3, #0]
 800615a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	681a      	ldr	r2, [r3, #0]
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	f022 0201 	bic.w	r2, r2, #1
 800616a:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	689b      	ldr	r3, [r3, #8]
 8006172:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	681b      	ldr	r3, [r3, #0]
 800617a:	683a      	ldr	r2, [r7, #0]
 800617c:	430a      	orrs	r2, r1
 800617e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006180:	6878      	ldr	r0, [r7, #4]
 8006182:	f000 f84f 	bl	8006224 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	68fa      	ldr	r2, [r7, #12]
 800618c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	2220      	movs	r2, #32
 8006192:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	2200      	movs	r2, #0
 800619a:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 800619e:	2300      	movs	r3, #0
}
 80061a0:	4618      	mov	r0, r3
 80061a2:	3710      	adds	r7, #16
 80061a4:	46bd      	mov	sp, r7
 80061a6:	bd80      	pop	{r7, pc}

080061a8 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80061a8:	b580      	push	{r7, lr}
 80061aa:	b084      	sub	sp, #16
 80061ac:	af00      	add	r7, sp, #0
 80061ae:	6078      	str	r0, [r7, #4]
 80061b0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 80061b8:	2b01      	cmp	r3, #1
 80061ba:	d101      	bne.n	80061c0 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80061bc:	2302      	movs	r3, #2
 80061be:	e02d      	b.n	800621c <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	2201      	movs	r2, #1
 80061c4:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	2224      	movs	r2, #36	; 0x24
 80061cc:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	681a      	ldr	r2, [r3, #0]
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	f022 0201 	bic.w	r2, r2, #1
 80061e6:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	689b      	ldr	r3, [r3, #8]
 80061ee:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	683a      	ldr	r2, [r7, #0]
 80061f8:	430a      	orrs	r2, r1
 80061fa:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80061fc:	6878      	ldr	r0, [r7, #4]
 80061fe:	f000 f811 	bl	8006224 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	68fa      	ldr	r2, [r7, #12]
 8006208:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	2220      	movs	r2, #32
 800620e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	2200      	movs	r2, #0
 8006216:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 800621a:	2300      	movs	r3, #0
}
 800621c:	4618      	mov	r0, r3
 800621e:	3710      	adds	r7, #16
 8006220:	46bd      	mov	sp, r7
 8006222:	bd80      	pop	{r7, pc}

08006224 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8006224:	b480      	push	{r7}
 8006226:	b085      	sub	sp, #20
 8006228:	af00      	add	r7, sp, #0
 800622a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006230:	2b00      	cmp	r3, #0
 8006232:	d108      	bne.n	8006246 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	2201      	movs	r2, #1
 8006238:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	2201      	movs	r2, #1
 8006240:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8006244:	e031      	b.n	80062aa <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8006246:	2308      	movs	r3, #8
 8006248:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800624a:	2308      	movs	r3, #8
 800624c:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	681b      	ldr	r3, [r3, #0]
 8006252:	689b      	ldr	r3, [r3, #8]
 8006254:	0e5b      	lsrs	r3, r3, #25
 8006256:	b2db      	uxtb	r3, r3
 8006258:	f003 0307 	and.w	r3, r3, #7
 800625c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	681b      	ldr	r3, [r3, #0]
 8006262:	689b      	ldr	r3, [r3, #8]
 8006264:	0f5b      	lsrs	r3, r3, #29
 8006266:	b2db      	uxtb	r3, r3
 8006268:	f003 0307 	and.w	r3, r3, #7
 800626c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800626e:	7bbb      	ldrb	r3, [r7, #14]
 8006270:	7b3a      	ldrb	r2, [r7, #12]
 8006272:	4911      	ldr	r1, [pc, #68]	; (80062b8 <UARTEx_SetNbDataToProcess+0x94>)
 8006274:	5c8a      	ldrb	r2, [r1, r2]
 8006276:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800627a:	7b3a      	ldrb	r2, [r7, #12]
 800627c:	490f      	ldr	r1, [pc, #60]	; (80062bc <UARTEx_SetNbDataToProcess+0x98>)
 800627e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006280:	fb93 f3f2 	sdiv	r3, r3, r2
 8006284:	b29a      	uxth	r2, r3
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800628c:	7bfb      	ldrb	r3, [r7, #15]
 800628e:	7b7a      	ldrb	r2, [r7, #13]
 8006290:	4909      	ldr	r1, [pc, #36]	; (80062b8 <UARTEx_SetNbDataToProcess+0x94>)
 8006292:	5c8a      	ldrb	r2, [r1, r2]
 8006294:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8006298:	7b7a      	ldrb	r2, [r7, #13]
 800629a:	4908      	ldr	r1, [pc, #32]	; (80062bc <UARTEx_SetNbDataToProcess+0x98>)
 800629c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800629e:	fb93 f3f2 	sdiv	r3, r3, r2
 80062a2:	b29a      	uxth	r2, r3
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 80062aa:	bf00      	nop
 80062ac:	3714      	adds	r7, #20
 80062ae:	46bd      	mov	sp, r7
 80062b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062b4:	4770      	bx	lr
 80062b6:	bf00      	nop
 80062b8:	08006390 	.word	0x08006390
 80062bc:	08006398 	.word	0x08006398

080062c0 <memset>:
 80062c0:	4402      	add	r2, r0
 80062c2:	4603      	mov	r3, r0
 80062c4:	4293      	cmp	r3, r2
 80062c6:	d100      	bne.n	80062ca <memset+0xa>
 80062c8:	4770      	bx	lr
 80062ca:	f803 1b01 	strb.w	r1, [r3], #1
 80062ce:	e7f9      	b.n	80062c4 <memset+0x4>

080062d0 <__libc_init_array>:
 80062d0:	b570      	push	{r4, r5, r6, lr}
 80062d2:	4d0d      	ldr	r5, [pc, #52]	; (8006308 <__libc_init_array+0x38>)
 80062d4:	4c0d      	ldr	r4, [pc, #52]	; (800630c <__libc_init_array+0x3c>)
 80062d6:	1b64      	subs	r4, r4, r5
 80062d8:	10a4      	asrs	r4, r4, #2
 80062da:	2600      	movs	r6, #0
 80062dc:	42a6      	cmp	r6, r4
 80062de:	d109      	bne.n	80062f4 <__libc_init_array+0x24>
 80062e0:	4d0b      	ldr	r5, [pc, #44]	; (8006310 <__libc_init_array+0x40>)
 80062e2:	4c0c      	ldr	r4, [pc, #48]	; (8006314 <__libc_init_array+0x44>)
 80062e4:	f000 f818 	bl	8006318 <_init>
 80062e8:	1b64      	subs	r4, r4, r5
 80062ea:	10a4      	asrs	r4, r4, #2
 80062ec:	2600      	movs	r6, #0
 80062ee:	42a6      	cmp	r6, r4
 80062f0:	d105      	bne.n	80062fe <__libc_init_array+0x2e>
 80062f2:	bd70      	pop	{r4, r5, r6, pc}
 80062f4:	f855 3b04 	ldr.w	r3, [r5], #4
 80062f8:	4798      	blx	r3
 80062fa:	3601      	adds	r6, #1
 80062fc:	e7ee      	b.n	80062dc <__libc_init_array+0xc>
 80062fe:	f855 3b04 	ldr.w	r3, [r5], #4
 8006302:	4798      	blx	r3
 8006304:	3601      	adds	r6, #1
 8006306:	e7f2      	b.n	80062ee <__libc_init_array+0x1e>
 8006308:	080063a8 	.word	0x080063a8
 800630c:	080063a8 	.word	0x080063a8
 8006310:	080063a8 	.word	0x080063a8
 8006314:	080063ac 	.word	0x080063ac

08006318 <_init>:
 8006318:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800631a:	bf00      	nop
 800631c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800631e:	bc08      	pop	{r3}
 8006320:	469e      	mov	lr, r3
 8006322:	4770      	bx	lr

08006324 <_fini>:
 8006324:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006326:	bf00      	nop
 8006328:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800632a:	bc08      	pop	{r3}
 800632c:	469e      	mov	lr, r3
 800632e:	4770      	bx	lr
