INFO <35002000> - synthesis: Lattice Synthesis Engine launched.

Synthesis options:
The -a option is iCE40UP.
The -t option is SG48.
The -sp option is High-Performance_1.2V.
The -p option is iCE40UP5K.

###################### Device Information ######################
----------------------------------------------------------------
Lattice Family        | iCE40UP
----------------------------------------------------------------
Device                | iCE40UP5K
----------------------------------------------------------------
Package               | SG48
----------------------------------------------------------------
Performance Grade     | High-Performance_1.2V
----------------------------------------------------------------
################################################################

####################### Device Resources #######################
----------------------------------------------------------------
Logic Cells           | 5280
----------------------------------------------------------------
RAM Blocks            | 30
----------------------------------------------------------------
DSP Blocks            | 8
----------------------------------------------------------------
PLLs                  | 1
----------------------------------------------------------------
I/O Pins              | 56
----------------------------------------------------------------
################################################################

Resolving user-selected strategy settings...


###################### Strategy Settings #######################
----------------------------------------------------------------
Optimization Goal     | Area
----------------------------------------------------------------
Top-level Module Name | iCE_SWS
----------------------------------------------------------------
Target Frequency      | 200.000 MHz
----------------------------------------------------------------
Maximum Fanout        | 1000
----------------------------------------------------------------
Timing Path Count     | 3
----------------------------------------------------------------
RAM Read/Write Check  | False
----------------------------------------------------------------
BRAM Utilization      | 100.0%
----------------------------------------------------------------
DSP Usage             | True
----------------------------------------------------------------
DSP Utilization       | 100.0%
----------------------------------------------------------------
FSM Encoding Style    | Auto
----------------------------------------------------------------
Resolve Mixed Drivers | False
----------------------------------------------------------------
Fix Gated Clocks      | True
----------------------------------------------------------------
Mux Style             | Auto
----------------------------------------------------------------
Use Carry Chain       | True
----------------------------------------------------------------
Carry Chain Length    | Infinite
----------------------------------------------------------------
Loop Limit            | 1950
----------------------------------------------------------------
Use I/O Insertion     | True
----------------------------------------------------------------
Use I/O Registers     | True
----------------------------------------------------------------
Resource Sharing      | True
----------------------------------------------------------------
Propagate Constants   | True
----------------------------------------------------------------
Remove Duplicate Reg  | True
----------------------------------------------------------------
Force GSR             | False
----------------------------------------------------------------
ROM Style             | Auto
----------------------------------------------------------------
RAM Style             | Auto
----------------------------------------------------------------
Remove LOC Properties | False
----------------------------------------------------------------
Partition Flow        | False
----------------------------------------------------------------
################################################################


The -comp option is TRUE.
The -syn option is FALSE.

Output HDL filename: SWS_iCE40_impl_1.vm
-path C:/Users/worbb/Desktop/IMA/FPGA/SWS_iCE40 (searchpath added)
-path C:/Users/worbb/Desktop/IMA/FPGA/SWS_iCE40/impl_1 (searchpath added)
-path C:/lscc/radiant/2024.2/ispfpga/ice40tp/data (searchpath added)
Mixed language design
Verilog design file: C:/lscc/radiant/2024.2/ip/pmi/pmi_iCE40UP.v
VHDL library: pmi
VHDL design file: C:/lscc/radiant/2024.2/ip/pmi/pmi_iCE40UP.vhd
VHDL library: work
VHDL design file: C:/Users/worbb/Desktop/IMA/FPGA/SWS_iCE40/source/impl_1/SWS_top.vhd
VHDL library: work
VHDL design file: C:/Users/worbb/Desktop/IMA/FPGA/SWS_iCE40/source/impl_1/RS232_transmitter.vhd
VHDL library: work
VHDL design file: C:/Users/worbb/Desktop/IMA/FPGA/SWS_iCE40/source/impl_1/RS232_shiftregister.vhd
VHDL library: work
VHDL design file: C:/Users/worbb/Desktop/IMA/FPGA/SWS_iCE40/source/impl_1/RS232_receiver.vhd
VHDL library: work
VHDL design file: C:/Users/worbb/Desktop/IMA/FPGA/SWS_iCE40/source/impl_1/RS232.vhd
VHDL library: work
VHDL design file: C:/Users/worbb/Desktop/IMA/FPGA/SWS_iCE40/source/impl_1/ALU.vhd
VHDL library: work
VHDL design file: C:/Users/worbb/Desktop/IMA/FPGA/SWS_iCE40/source/impl_1/CPU.vhd
VHDL library: work
VHDL design file: C:/Users/worbb/Desktop/IMA/FPGA/SWS_iCE40/source/impl_1/DMA.vhd
VHDL library: work
VHDL design file: C:/Users/worbb/Desktop/IMA/FPGA/SWS_iCE40/source/impl_1/INST_pkg.vhd
VHDL library: work
VHDL design file: C:/Users/worbb/Desktop/IMA/FPGA/SWS_iCE40/source/impl_1/MEM_pkg.vhd
VHDL library: work
VHDL design file: C:/Users/worbb/Desktop/IMA/FPGA/SWS_iCE40/source/impl_1/RAM.vhd
VHDL library: work
VHDL design file: C:/Users/worbb/Desktop/IMA/FPGA/SWS_iCE40/source/impl_1/ROM.vhd
VHDL library: work
VHDL design file: C:/Users/worbb/Desktop/IMA/FPGA/SWS_iCE40/source/impl_1/iCE40_SWS.vhd
VHDL library: work
VHDL design file: C:/Users/worbb/Desktop/IMA/FPGA/SWS_iCE40/source/impl_1/RS232_fifo.vhd
WARNING <35935050> - synthesis: input port TRIM9 is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port TRIM8 is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port TRIM7 is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port TRIM6 is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port TRIM5 is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port TRIM4 is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port TRIM3 is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port TRIM2 is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port TRIM1 is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port TRIM0 is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port I is not connected on this instance. VDB-5050

Compiling design...

Analyzing Verilog file c:/lscc/radiant/2024.2/ip/pmi/pmi_ice40up.v. VERI-1482
INFO <35901328> - synthesis: c:/lscc/radiant/2024.2/ip/pmi/pmi_ice40up.v(1): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/pmi_addsub.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2024.2/ip/pmi/pmi_addsub.v(40): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/../common/adder_subtractor/rtl/lscc_add_sub.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2024.2/ip/pmi/pmi_ice40up.v(2): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/pmi_add.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2024.2/ip/pmi/pmi_add.v(50): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/../common/adder/rtl/lscc_adder.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2024.2/ip/pmi/pmi_ice40up.v(3): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/pmi_complex_mult.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2024.2/ip/pmi/pmi_complex_mult.v(52): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/../common/complex_mult/rtl/lscc_complex_mult.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2024.2/ip/pmi/pmi_ice40up.v(4): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/pmi_counter.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2024.2/ip/pmi/pmi_counter.v(39): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/../common/counter/rtl/lscc_cntr.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2024.2/ip/pmi/pmi_ice40up.v(5): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/pmi_fifo.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2024.2/ip/pmi/pmi_fifo.v(44): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/../common/fifo/rtl/lscc_fifo.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2024.2/ip/pmi/pmi_ice40up.v(6): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/pmi_fifo_dc.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2024.2/ip/pmi/pmi_fifo_dc.v(47): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/../common/fifo_dc/rtl/lscc_fifo_dc.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2024.2/ip/pmi/pmi_ice40up.v(7): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/pmi_mac.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2024.2/ip/pmi/pmi_mac.v(52): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/../common/mult_accumulate/rtl/lscc_mult_accumulate.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2024.2/ip/pmi/pmi_ice40up.v(8): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/pmi_multaddsubsum.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2024.2/ip/pmi/pmi_multaddsubsum.v(53): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/../common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2024.2/ip/pmi/pmi_ice40up.v(9): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/pmi_multaddsub.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2024.2/ip/pmi/pmi_multaddsub.v(52): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/../common/mult_add_sub/rtl/lscc_mult_add_sub.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2024.2/ip/pmi/pmi_ice40up.v(10): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/pmi_mult.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2024.2/ip/pmi/pmi_mult.v(51): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/../common/multiplier/rtl/lscc_multiplier.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2024.2/ip/pmi/pmi_ice40up.v(11): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/pmi_ram_dp.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2024.2/ip/pmi/pmi_ram_dp.v(48): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/../common/ram_dp/rtl/lscc_ram_dp.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2024.2/ip/pmi/pmi_ice40up.v(12): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/pmi_ram_dq.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2024.2/ip/pmi/pmi_ram_dq.v(45): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/../common/ram_dq/rtl/lscc_ram_dq.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2024.2/ip/pmi/pmi_ice40up.v(13): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/pmi_rom.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2024.2/ip/pmi/pmi_rom.v(45): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/../common/rom/rtl/lscc_rom.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2024.2/ip/pmi/pmi_ice40up.v(14): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/pmi_sub.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2024.2/ip/pmi/pmi_sub.v(50): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/../common/subtractor/rtl/lscc_subtractor.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2024.2/ip/pmi/pmi_ice40up.v(15): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/pmi_ram_dp_be.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2024.2/ip/pmi/pmi_ram_dp_be.v(49): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/../common/ram_dp/rtl/lscc_ram_dp.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2024.2/ip/pmi/pmi_ice40up.v(16): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/pmi_ram_dq_be.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2024.2/ip/pmi/pmi_ram_dq_be.v(45): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/../common/ram_dq/rtl/lscc_ram_dq.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2024.2/ip/pmi/pmi_ice40up.v(17): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/pmi_dsp.v. VERI-1328
Analyzing VHDL file c:/lscc/radiant/2024.2/ip/pmi/pmi_ice40up.vhd. VHDL-1481
Analyzing VHDL file c:/lscc/radiant/2024.2/ip/pmi/pmi_ice40up.vhd

INFO <35921014> - synthesis: c:/lscc/radiant/2024.2/ip/pmi/pmi_ice40up.vhd(4): analyzing package components. VHDL-1014
Analyzing VHDL file c:/users/worbb/desktop/ima/fpga/sws_ice40/source/impl_1/inst_pkg.vhd. VHDL-1481
Analyzing VHDL file c:/users/worbb/desktop/ima/fpga/sws_ice40/source/impl_1/inst_pkg.vhd

INFO <35921014> - synthesis: c:/users/worbb/desktop/ima/fpga/sws_ice40/source/impl_1/inst_pkg.vhd(29): analyzing package inst_pkg. VHDL-1014
INFO <35921013> - synthesis: c:/users/worbb/desktop/ima/fpga/sws_ice40/source/impl_1/inst_pkg.vhd(92): analyzing package body inst_pkg. VHDL-1013
Analyzing VHDL file c:/users/worbb/desktop/ima/fpga/sws_ice40/source/impl_1/sws_top.vhd. VHDL-1481
Analyzing VHDL file c:/users/worbb/desktop/ima/fpga/sws_ice40/source/impl_1/sws_top.vhd

INFO <35921012> - synthesis: c:/users/worbb/desktop/ima/fpga/sws_ice40/source/impl_1/sws_top.vhd(27): analyzing entity sws_top. VHDL-1012
INFO <35921010> - synthesis: c:/users/worbb/desktop/ima/fpga/sws_ice40/source/impl_1/sws_top.vhd(39): analyzing architecture sws_top_behavior. VHDL-1010
Analyzing VHDL file c:/users/worbb/desktop/ima/fpga/sws_ice40/source/impl_1/rs232_transmitter.vhd. VHDL-1481
Analyzing VHDL file c:/users/worbb/desktop/ima/fpga/sws_ice40/source/impl_1/rs232_transmitter.vhd

INFO <35921012> - synthesis: c:/users/worbb/desktop/ima/fpga/sws_ice40/source/impl_1/rs232_transmitter.vhd(26): analyzing entity rs232_transmitter. VHDL-1012
INFO <35921010> - synthesis: c:/users/worbb/desktop/ima/fpga/sws_ice40/source/impl_1/rs232_transmitter.vhd(38): analyzing architecture transmitter_behavior. VHDL-1010
Analyzing VHDL file c:/users/worbb/desktop/ima/fpga/sws_ice40/source/impl_1/rs232_shiftregister.vhd. VHDL-1481
Analyzing VHDL file c:/users/worbb/desktop/ima/fpga/sws_ice40/source/impl_1/rs232_shiftregister.vhd

INFO <35921012> - synthesis: c:/users/worbb/desktop/ima/fpga/sws_ice40/source/impl_1/rs232_shiftregister.vhd(25): analyzing entity rs232_shiftregister. VHDL-1012
INFO <35921010> - synthesis: c:/users/worbb/desktop/ima/fpga/sws_ice40/source/impl_1/rs232_shiftregister.vhd(36): analyzing architecture sr_behavior. VHDL-1010
Analyzing VHDL file c:/users/worbb/desktop/ima/fpga/sws_ice40/source/impl_1/rs232_receiver.vhd. VHDL-1481
Analyzing VHDL file c:/users/worbb/desktop/ima/fpga/sws_ice40/source/impl_1/rs232_receiver.vhd

INFO <35921012> - synthesis: c:/users/worbb/desktop/ima/fpga/sws_ice40/source/impl_1/rs232_receiver.vhd(26): analyzing entity rs232_receiver. VHDL-1012
INFO <35921010> - synthesis: c:/users/worbb/desktop/ima/fpga/sws_ice40/source/impl_1/rs232_receiver.vhd(38): analyzing architecture receiver_behavior. VHDL-1010
Analyzing VHDL file c:/users/worbb/desktop/ima/fpga/sws_ice40/source/impl_1/rs232.vhd. VHDL-1481
Analyzing VHDL file c:/users/worbb/desktop/ima/fpga/sws_ice40/source/impl_1/rs232.vhd

INFO <35921012> - synthesis: c:/users/worbb/desktop/ima/fpga/sws_ice40/source/impl_1/rs232.vhd(26): analyzing entity rs232. VHDL-1012
INFO <35921010> - synthesis: c:/users/worbb/desktop/ima/fpga/sws_ice40/source/impl_1/rs232.vhd(47): analyzing architecture rs232_behavior. VHDL-1010
Analyzing VHDL file c:/users/worbb/desktop/ima/fpga/sws_ice40/source/impl_1/alu.vhd. VHDL-1481
Analyzing VHDL file c:/users/worbb/desktop/ima/fpga/sws_ice40/source/impl_1/alu.vhd

INFO <35921012> - synthesis: c:/users/worbb/desktop/ima/fpga/sws_ice40/source/impl_1/alu.vhd(27): analyzing entity alu. VHDL-1012
INFO <35921010> - synthesis: c:/users/worbb/desktop/ima/fpga/sws_ice40/source/impl_1/alu.vhd(42): analyzing architecture alu_behavior. VHDL-1010
Analyzing VHDL file c:/users/worbb/desktop/ima/fpga/sws_ice40/source/impl_1/cpu.vhd. VHDL-1481
Analyzing VHDL file c:/users/worbb/desktop/ima/fpga/sws_ice40/source/impl_1/cpu.vhd

INFO <35921012> - synthesis: c:/users/worbb/desktop/ima/fpga/sws_ice40/source/impl_1/cpu.vhd(28): analyzing entity cpu. VHDL-1012
INFO <35921010> - synthesis: c:/users/worbb/desktop/ima/fpga/sws_ice40/source/impl_1/cpu.vhd(55): analyzing architecture cpu_behavior. VHDL-1010
Analyzing VHDL file c:/users/worbb/desktop/ima/fpga/sws_ice40/source/impl_1/mem_pkg.vhd. VHDL-1481
Analyzing VHDL file c:/users/worbb/desktop/ima/fpga/sws_ice40/source/impl_1/mem_pkg.vhd

INFO <35921014> - synthesis: c:/users/worbb/desktop/ima/fpga/sws_ice40/source/impl_1/mem_pkg.vhd(26): analyzing package mem_pkg. VHDL-1014
INFO <35921013> - synthesis: c:/users/worbb/desktop/ima/fpga/sws_ice40/source/impl_1/mem_pkg.vhd(45): analyzing package body mem_pkg. VHDL-1013
Analyzing VHDL file c:/users/worbb/desktop/ima/fpga/sws_ice40/source/impl_1/dma.vhd. VHDL-1481
Analyzing VHDL file c:/users/worbb/desktop/ima/fpga/sws_ice40/source/impl_1/dma.vhd

INFO <35921012> - synthesis: c:/users/worbb/desktop/ima/fpga/sws_ice40/source/impl_1/dma.vhd(28): analyzing entity dma. VHDL-1012
INFO <35921010> - synthesis: c:/users/worbb/desktop/ima/fpga/sws_ice40/source/impl_1/dma.vhd(57): analyzing architecture dma_behavior. VHDL-1010
Analyzing VHDL file c:/users/worbb/desktop/ima/fpga/sws_ice40/source/impl_1/ram.vhd. VHDL-1481
Analyzing VHDL file c:/users/worbb/desktop/ima/fpga/sws_ice40/source/impl_1/ram.vhd

INFO <35921012> - synthesis: c:/users/worbb/desktop/ima/fpga/sws_ice40/source/impl_1/ram.vhd(28): analyzing entity ram. VHDL-1012
INFO <35921010> - synthesis: c:/users/worbb/desktop/ima/fpga/sws_ice40/source/impl_1/ram.vhd(43): analyzing architecture ram_behavior. VHDL-1010
Analyzing VHDL file c:/users/worbb/desktop/ima/fpga/sws_ice40/source/impl_1/rom.vhd. VHDL-1481
Analyzing VHDL file c:/users/worbb/desktop/ima/fpga/sws_ice40/source/impl_1/rom.vhd

INFO <35921012> - synthesis: c:/users/worbb/desktop/ima/fpga/sws_ice40/source/impl_1/rom.vhd(28): analyzing entity rom. VHDL-1012
INFO <35921010> - synthesis: c:/users/worbb/desktop/ima/fpga/sws_ice40/source/impl_1/rom.vhd(35): analyzing architecture rom_behavior. VHDL-1010
Analyzing VHDL file c:/users/worbb/desktop/ima/fpga/sws_ice40/source/impl_1/ice40_sws.vhd. VHDL-1481
Analyzing VHDL file c:/users/worbb/desktop/ima/fpga/sws_ice40/source/impl_1/ice40_sws.vhd

INFO <35921012> - synthesis: c:/users/worbb/desktop/ima/fpga/sws_ice40/source/impl_1/ice40_sws.vhd(26): analyzing entity ice_sws. VHDL-1012
INFO <35921010> - synthesis: c:/users/worbb/desktop/ima/fpga/sws_ice40/source/impl_1/ice40_sws.vhd(44): analyzing architecture sws_behavior. VHDL-1010
Analyzing VHDL file c:/users/worbb/desktop/ima/fpga/sws_ice40/source/impl_1/rs232_fifo.vhd. VHDL-1481
Analyzing VHDL file c:/users/worbb/desktop/ima/fpga/sws_ice40/source/impl_1/rs232_fifo.vhd

INFO <35921504> - synthesis: The default VHDL library search path is now "C:/Users/worbb/Desktop/IMA/FPGA/SWS_iCE40/impl_1". VHDL-1504
Top module language type = VHDL.
WARNING <35921250> - synthesis: c:/users/worbb/desktop/ima/fpga/sws_ice40/source/impl_1/rs232.vhd(105): rs232_fifo remains a black-box since it has no binding entity. VHDL-1250
INFO <35921172> - synthesis: c:/users/worbb/desktop/ima/fpga/sws_ice40/source/impl_1/alu.vhd(122): others clause is never selected. VHDL-1172
INFO <35921172> - synthesis: c:/users/worbb/desktop/ima/fpga/sws_ice40/source/impl_1/cpu.vhd(131): others clause is never selected. VHDL-1172
INFO <35921172> - synthesis: c:/users/worbb/desktop/ima/fpga/sws_ice40/source/impl_1/cpu.vhd(274): others clause is never selected. VHDL-1172
Top module name (VHDL, mixed language): iCE_SWS
LSE: Compile Design done

