

================================================================
== Vitis HLS Report for 'dense_relu_Pipeline_VITIS_LOOP_146_2'
================================================================
* Date:           Thu Dec 11 00:00:19 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        ecg_cnn
* Solution:       hls (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a100t-csg324-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.277 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       36|       36|  0.360 us|  0.360 us|   34|   34|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_146_2  |       34|       34|         5|          2|          2|    16|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    1|       -|      -|    -|
|Expression       |        -|    -|       0|     29|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|     82|    -|
|Memory           |        0|    -|      47|     47|    -|
|Multiplexer      |        -|    -|       0|     94|    -|
|Register         |        -|    -|      51|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    1|      98|    252|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      270|  240|  126800|  63400|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------+-----------------------+---------+----+---+----+-----+
    |          Instance          |         Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +----------------------------+-----------------------+---------+----+---+----+-----+
    |sparsemux_33_4_12_1_1_U201  |sparsemux_33_4_12_1_1  |        0|   0|  0|  65|    0|
    |sparsemux_9_2_12_1_1_U202   |sparsemux_9_2_12_1_1   |        0|   0|  0|  17|    0|
    +----------------------------+-----------------------+---------+----+---+----+-----+
    |Total                       |                       |        0|   0|  0|  82|    0|
    +----------------------------+-----------------------+---------+----+---+----+-----+

    * DSP: 
    +-------------------------------------+--------------------------------+--------------+
    |               Instance              |             Module             |  Expression  |
    +-------------------------------------+--------------------------------+--------------+
    |mac_muladd_12s_12s_21ns_21_4_1_U203  |mac_muladd_12s_12s_21ns_21_4_1  |  i0 + i1 * i2|
    +-------------------------------------+--------------------------------+--------------+

    * Memory: 
    +----------------+---------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |     Memory     |                             Module                            | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------+---------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |w_local_82_0_U  |dense_relu_Pipeline_VITIS_LOOP_146_2_w_local_82_0_ROM_AUTO_1R  |        0|  12|  12|    0|    64|   12|     1|          768|
    |w_local_82_1_U  |dense_relu_Pipeline_VITIS_LOOP_146_2_w_local_82_1_ROM_AUTO_1R  |        0|  12|  12|    0|    64|   12|     1|          768|
    |w_local_82_2_U  |dense_relu_Pipeline_VITIS_LOOP_146_2_w_local_82_2_ROM_AUTO_1R  |        0|  12|  12|    0|    64|   12|     1|          768|
    |w_local_82_3_U  |dense_relu_Pipeline_VITIS_LOOP_146_2_w_local_82_3_ROM_AUTO_1R  |        0|  11|  11|    0|    64|   11|     1|          704|
    +----------------+---------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total           |                                                               |        0|  47|  47|    0|   256|   47|     4|         3008|
    +----------------+---------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln146_fu_351_p2   |         +|   0|  0|  13|           5|           1|
    |icmp_ln146_fu_345_p2  |      icmp|   0|  0|  14|           5|           6|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  29|          11|           9|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |acc_fu_148                        |   9|          2|   12|         24|
    |ap_NS_fsm                         |  13|          3|    1|          3|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_2              |   9|          2|    5|         10|
    |i_fu_152                          |   9|          2|    5|         10|
    |phi_ln148_fu_144                  |   9|          2|   12|         24|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             |  94|         21|   40|         81|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |acc_fu_148                        |  12|   0|   12|          0|
    |ap_CS_fsm                         |   2|   0|    2|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |i_fu_152                          |   5|   0|    5|          0|
    |icmp_ln146_reg_566                |   1|   0|    1|          0|
    |phi_ln148_fu_144                  |  12|   0|   12|          0|
    |tmp_reg_595                       |  12|   0|   12|          0|
    |trunc_ln146_1_reg_570             |   2|   0|    2|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  51|   0|   51|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |             Source Object            |    C Type    |
+----------------------+-----+-----+------------+--------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  dense_relu_Pipeline_VITIS_LOOP_146_2|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  dense_relu_Pipeline_VITIS_LOOP_146_2|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  dense_relu_Pipeline_VITIS_LOOP_146_2|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  dense_relu_Pipeline_VITIS_LOOP_146_2|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  dense_relu_Pipeline_VITIS_LOOP_146_2|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  dense_relu_Pipeline_VITIS_LOOP_146_2|  return value|
|sext_ln145            |   in|    8|     ap_none|                            sext_ln145|        scalar|
|u                     |   in|    4|     ap_none|                                     u|        scalar|
|input_0_val           |   in|   12|     ap_none|                           input_0_val|        scalar|
|input_1_val           |   in|   12|     ap_none|                           input_1_val|        scalar|
|input_2_val           |   in|   12|     ap_none|                           input_2_val|        scalar|
|input_3_val           |   in|   12|     ap_none|                           input_3_val|        scalar|
|input_4_val           |   in|   12|     ap_none|                           input_4_val|        scalar|
|input_5_val           |   in|   12|     ap_none|                           input_5_val|        scalar|
|input_6_val           |   in|   12|     ap_none|                           input_6_val|        scalar|
|input_7_val           |   in|   12|     ap_none|                           input_7_val|        scalar|
|input_8_val           |   in|   12|     ap_none|                           input_8_val|        scalar|
|input_9_val           |   in|   12|     ap_none|                           input_9_val|        scalar|
|input_10_val          |   in|   12|     ap_none|                          input_10_val|        scalar|
|input_11_val          |   in|   12|     ap_none|                          input_11_val|        scalar|
|input_12_val          |   in|   12|     ap_none|                          input_12_val|        scalar|
|input_13_val          |   in|   12|     ap_none|                          input_13_val|        scalar|
|input_14_val          |   in|   12|     ap_none|                          input_14_val|        scalar|
|input_15_val          |   in|   12|     ap_none|                          input_15_val|        scalar|
|phi_ln148_out         |  out|   12|      ap_vld|                         phi_ln148_out|       pointer|
|phi_ln148_out_ap_vld  |  out|    1|      ap_vld|                         phi_ln148_out|       pointer|
+----------------------+-----+-----+------------+--------------------------------------+--------------+

