# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../fireboy_watergirl_final_project.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../fireboy_watergirl_final_project.gen/sources_1/bd/design_1/ipshared/7698" --include "../../../../fireboy_watergirl_final_project.gen/sources_1/ip/clk_wiz_0" \
"../../../../fireboy_watergirl_final_project.gen/sources_1/ip/map_rom/sim/map_rom.v" \
"../../../../fireboy_watergirl_final_project.gen/sources_1/ip/hdmi_tx_0/hdl/encode.v" \
"../../../../fireboy_watergirl_final_project.gen/sources_1/ip/hdmi_tx_0/hdl/serdes_10_to_1.v" \
"../../../../fireboy_watergirl_final_project.gen/sources_1/ip/hdmi_tx_0/hdl/srldelay.v" \
"../../../../fireboy_watergirl_final_project.gen/sources_1/ip/hdmi_tx_0/hdl/hdmi_tx_v1_0.v" \
"../../../../fireboy_watergirl_final_project.gen/sources_1/ip/hdmi_tx_0/sim/hdmi_tx_0.v" \
"../../../../fireboy_watergirl_final_project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" \
"../../../../fireboy_watergirl_final_project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v" \
"../../../../fireboy_watergirl_final_project.ip_user_files/bd/design_1/ip/design_1_lmb_bram_0_1/sim/design_1_lmb_bram_0.v" \
"../../../../fireboy_watergirl_final_project.ip_user_files/bd/design_1/ip/design_1_xbar_0_1/sim/design_1_xbar_0.v" \
"../../../../fireboy_watergirl_final_project.ip_user_files/bd/design_1/ip/design_1_clk_wiz_1_0_1/design_1_clk_wiz_1_0_clk_wiz.v" \
"../../../../fireboy_watergirl_final_project.ip_user_files/bd/design_1/ip/design_1_clk_wiz_1_0_1/design_1_clk_wiz_1_0.v" \
"../../../../fireboy_watergirl_final_project.ip_user_files/bd/design_1/ip/design_1_xlconcat_0_0/sim/design_1_xlconcat_0_0.v" \
"../../../../fireboy_watergirl_final_project.ip_user_files/bd/design_1/sim/design_1.v" \
"../../../../fireboy_watergirl_final_project.gen/sources_1/ip/girl_right2_rom/sim/girl_right2_rom.v" \
"../../../../fireboy_watergirl_final_project.gen/sources_1/ip/girl_right1_rom/sim/girl_right1_rom.v" \
"../../../../fireboy_watergirl_final_project.gen/sources_1/ip/girl_left2_rom/sim/girl_left2_rom.v" \
"../../../../fireboy_watergirl_final_project.gen/sources_1/ip/girl_left1_rom/sim/girl_left1_rom.v" \
"../../../../fireboy_watergirl_final_project.gen/sources_1/ip/wg_rom/sim/wg_rom.v" \
"../../../../fireboy_watergirl_final_project.gen/sources_1/ip/start_background_rom/sim/start_background_rom.v" \

sv xil_defaultlib  --include "../../../../fireboy_watergirl_final_project.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../fireboy_watergirl_final_project.gen/sources_1/bd/design_1/ipshared/7698" --include "../../../../fireboy_watergirl_final_project.gen/sources_1/ip/clk_wiz_0" \
"../../../../fireboy_watergirl_final_project.srcs/sources_1/imports/src/VGA_controller.sv" \
"../../../../fireboy_watergirl_final_project.srcs/sources_1/new/collision.sv" \
"../../../../fireboy_watergirl_final_project.srcs/sources_1/new/color_mapper.sv" \
"../../../../fireboy_watergirl_final_project.srcs/sources_1/new/game_state.sv" \
"../../../../fireboy_watergirl_final_project.srcs/sources_1/new/hex_driver.sv" \
"../../../../fireboy_watergirl_final_project.srcs/sources_1/new/map.sv" \
"../../../../fireboy_watergirl_final_project.srcs/sources_1/new/start_background.sv" \
"../../../../fireboy_watergirl_final_project.srcs/sources_1/new/top_level.sv" \
"../../../../fireboy_watergirl_final_project.srcs/sources_1/new/watergirl.sv" \
"../../../../fireboy_watergirl_final_project.srcs/sources_1/new/watergirlpos.sv" \
"../../../../fireboy_watergirl_final_project.srcs/sim_1/new/top_level_tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
