--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 591 paths analyzed, 152 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.192ns.
--------------------------------------------------------------------------------
Slack:                  14.808ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_2 (FF)
  Destination:          test_compare/M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.563ns (Levels of Logic = 2)
  Clock Path Skew:      -0.594ns (0.340 - 0.934)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_2 to test_compare/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y61.Q4      Tickq                 1.778   M_state_q[2]_GND_1_o_mux_29_OUT<2>1
                                                       M_state_q_2
    SLICE_X3Y49.B1       net (fanout=16)       1.674   M_state_q[2]
    SLICE_X3Y49.B        Tilo                  0.259   M_state_q_FSM_FFd2_1
                                                       Mram__n0098111
    SLICE_X2Y49.A2       net (fanout=2)        0.503   _n0098[2]
    SLICE_X2Y49.CLK      Tas                   0.349   M_state_q_FSM_FFd1_2
                                                       test_compare/M_state_q_FSM_FFd1-In1
                                                       test_compare/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      4.563ns (2.386ns logic, 2.177ns route)
                                                       (52.3% logic, 47.7% route)

--------------------------------------------------------------------------------
Slack:                  15.032ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_2 (FF)
  Destination:          test_bool/M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.339ns (Levels of Logic = 2)
  Clock Path Skew:      -0.594ns (0.340 - 0.934)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_2 to test_bool/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y61.Q4      Tickq                 1.778   M_state_q[2]_GND_1_o_mux_29_OUT<2>1
                                                       M_state_q_2
    SLICE_X3Y49.D3       net (fanout=16)       1.544   M_state_q[2]
    SLICE_X3Y49.D        Tilo                  0.259   M_state_q_FSM_FFd2_1
                                                       Mram__n009821
    SLICE_X2Y49.B3       net (fanout=2)        0.409   _n0098[1]
    SLICE_X2Y49.CLK      Tas                   0.349   M_state_q_FSM_FFd1_2
                                                       test_bool/M_state_q_FSM_FFd1-In1
                                                       test_bool/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      4.339ns (2.386ns logic, 1.953ns route)
                                                       (55.0% logic, 45.0% route)

--------------------------------------------------------------------------------
Slack:                  15.050ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_2 (FF)
  Destination:          test_compare/M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.321ns (Levels of Logic = 2)
  Clock Path Skew:      -0.594ns (0.340 - 0.934)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_2 to test_compare/M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y61.Q4      Tickq                 1.778   M_state_q[2]_GND_1_o_mux_29_OUT<2>1
                                                       M_state_q_2
    SLICE_X3Y49.B1       net (fanout=16)       1.674   M_state_q[2]
    SLICE_X3Y49.B        Tilo                  0.259   M_state_q_FSM_FFd2_1
                                                       Mram__n0098111
    SLICE_X3Y49.A5       net (fanout=2)        0.237   _n0098[2]
    SLICE_X3Y49.CLK      Tas                   0.373   M_state_q_FSM_FFd2_1
                                                       test_compare/M_state_q_FSM_FFd2-In1
                                                       test_compare/M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      4.321ns (2.410ns logic, 1.911ns route)
                                                       (55.8% logic, 44.2% route)

--------------------------------------------------------------------------------
Slack:                  15.231ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_state_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.773ns (Levels of Logic = 1)
  Clock Path Skew:      0.039ns (0.792 - 0.753)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_state_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y30.AMUX     Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X2Y61.A4       net (fanout=24)       2.798   M_reset_cond_out
    SLICE_X2Y61.AMUX     Tilo                  0.298   M_state_q[1]
                                                       Reset_OR_DriverANDClockEnable1
    SLICE_X2Y61.SR       net (fanout=1)        0.668   Reset_OR_DriverANDClockEnable
    SLICE_X2Y61.CLK      Tsrck                 0.433   M_state_q[1]
                                                       M_state_q_0
    -------------------------------------------------  ---------------------------
    Total                                      4.773ns (1.307ns logic, 3.466ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack:                  15.246ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_state_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.758ns (Levels of Logic = 1)
  Clock Path Skew:      0.039ns (0.792 - 0.753)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_state_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y30.AMUX     Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X2Y61.A4       net (fanout=24)       2.798   M_reset_cond_out
    SLICE_X2Y61.AMUX     Tilo                  0.298   M_state_q[1]
                                                       Reset_OR_DriverANDClockEnable1
    SLICE_X2Y61.SR       net (fanout=1)        0.668   Reset_OR_DriverANDClockEnable
    SLICE_X2Y61.CLK      Tsrck                 0.418   M_state_q[1]
                                                       M_state_q_1
    -------------------------------------------------  ---------------------------
    Total                                      4.758ns (1.292ns logic, 3.466ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack:                  15.267ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_2 (FF)
  Destination:          test_bool/M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.104ns (Levels of Logic = 2)
  Clock Path Skew:      -0.594ns (0.340 - 0.934)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_2 to test_bool/M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y61.Q4      Tickq                 1.778   M_state_q[2]_GND_1_o_mux_29_OUT<2>1
                                                       M_state_q_2
    SLICE_X3Y49.D3       net (fanout=16)       1.544   M_state_q[2]
    SLICE_X3Y49.D        Tilo                  0.259   M_state_q_FSM_FFd2_1
                                                       Mram__n009821
    SLICE_X3Y49.C6       net (fanout=2)        0.150   _n0098[1]
    SLICE_X3Y49.CLK      Tas                   0.373   M_state_q_FSM_FFd2_1
                                                       test_bool/M_state_q_FSM_FFd2-In1
                                                       test_bool/M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      4.104ns (2.410ns logic, 1.694ns route)
                                                       (58.7% logic, 41.3% route)

--------------------------------------------------------------------------------
Slack:                  15.466ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_2 (FF)
  Destination:          test_shifter/M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.905ns (Levels of Logic = 2)
  Clock Path Skew:      -0.594ns (0.340 - 0.934)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_2 to test_shifter/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y61.Q4      Tickq                 1.778   M_state_q[2]_GND_1_o_mux_29_OUT<2>1
                                                       M_state_q_2
    SLICE_X1Y49.B6       net (fanout=16)       1.083   M_state_q[2]
    SLICE_X1Y49.B        Tilo                  0.259   M_state_q_FSM_FFd2_2
                                                       Mram__n009831
    SLICE_X2Y49.C5       net (fanout=2)        0.436   _n0098[0]
    SLICE_X2Y49.CLK      Tas                   0.349   M_state_q_FSM_FFd1_2
                                                       test_shifter/M_state_q_FSM_FFd1-In1
                                                       test_shifter/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      3.905ns (2.386ns logic, 1.519ns route)
                                                       (61.1% logic, 38.9% route)

--------------------------------------------------------------------------------
Slack:                  15.527ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_2 (FF)
  Destination:          test_adder/M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.843ns (Levels of Logic = 2)
  Clock Path Skew:      -0.595ns (0.339 - 0.934)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_2 to test_adder/M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y61.Q4      Tickq                 1.778   M_state_q[2]_GND_1_o_mux_29_OUT<2>1
                                                       M_state_q_2
    SLICE_X3Y50.B6       net (fanout=16)       1.106   M_state_q[2]
    SLICE_X3Y50.B        Tilo                  0.259   M_state_q_FSM_FFd2
                                                       Mram__n009812
    SLICE_X3Y50.C4       net (fanout=2)        0.327   _n0098[3]
    SLICE_X3Y50.CLK      Tas                   0.373   M_state_q_FSM_FFd2
                                                       test_adder/M_state_q_FSM_FFd2-In21
                                                       test_adder/M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      3.843ns (2.410ns logic, 1.433ns route)
                                                       (62.7% logic, 37.3% route)

--------------------------------------------------------------------------------
Slack:                  15.617ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_2 (FF)
  Destination:          test_adder/M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.753ns (Levels of Logic = 2)
  Clock Path Skew:      -0.595ns (0.339 - 0.934)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_2 to test_adder/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y61.Q4      Tickq                 1.778   M_state_q[2]_GND_1_o_mux_29_OUT<2>1
                                                       M_state_q_2
    SLICE_X3Y50.B6       net (fanout=16)       1.106   M_state_q[2]
    SLICE_X3Y50.B        Tilo                  0.259   M_state_q_FSM_FFd2
                                                       Mram__n009812
    SLICE_X3Y50.A5       net (fanout=2)        0.237   _n0098[3]
    SLICE_X3Y50.CLK      Tas                   0.373   M_state_q_FSM_FFd2
                                                       test_adder/M_state_q_FSM_FFd1-In21
                                                       test_adder/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      3.753ns (2.410ns logic, 1.343ns route)
                                                       (64.2% logic, 35.8% route)

--------------------------------------------------------------------------------
Slack:                  15.641ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_2 (FF)
  Destination:          test_shifter/M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.730ns (Levels of Logic = 2)
  Clock Path Skew:      -0.594ns (0.340 - 0.934)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_2 to test_shifter/M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y61.Q4      Tickq                 1.778   M_state_q[2]_GND_1_o_mux_29_OUT<2>1
                                                       M_state_q_2
    SLICE_X1Y49.B6       net (fanout=16)       1.083   M_state_q[2]
    SLICE_X1Y49.B        Tilo                  0.259   M_state_q_FSM_FFd2_2
                                                       Mram__n009831
    SLICE_X1Y49.A5       net (fanout=2)        0.237   _n0098[0]
    SLICE_X1Y49.CLK      Tas                   0.373   M_state_q_FSM_FFd2_2
                                                       test_shifter/M_state_q_FSM_FFd2-In1
                                                       test_shifter/M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      3.730ns (2.410ns logic, 1.320ns route)
                                                       (64.6% logic, 35.4% route)

--------------------------------------------------------------------------------
Slack:                  15.900ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_state_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.604ns (Levels of Logic = 0)
  Clock Path Skew:      0.539ns (1.292 - 0.753)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_state_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y30.AMUX     Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    ILOGIC_X1Y61.SR      net (fanout=24)       3.053   M_reset_cond_out
    ILOGIC_X1Y61.CLK0    Tisrck                0.975   M_state_q[2]_GND_1_o_mux_29_OUT<2>1
                                                       M_state_q_2
    -------------------------------------------------  ---------------------------
    Total                                      4.604ns (1.551ns logic, 3.053ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Slack:                  16.579ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_0 (FF)
  Destination:          test_shifter/M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.371ns (Levels of Logic = 2)
  Clock Path Skew:      -0.015ns (0.340 - 0.355)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_0 to test_shifter/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y61.BMUX     Tshcko                0.535   M_state_q[1]
                                                       M_state_q_0
    SLICE_X1Y49.B4       net (fanout=14)       1.792   M_state_q[0]
    SLICE_X1Y49.B        Tilo                  0.259   M_state_q_FSM_FFd2_2
                                                       Mram__n009831
    SLICE_X2Y49.C5       net (fanout=2)        0.436   _n0098[0]
    SLICE_X2Y49.CLK      Tas                   0.349   M_state_q_FSM_FFd1_2
                                                       test_shifter/M_state_q_FSM_FFd1-In1
                                                       test_shifter/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      3.371ns (1.143ns logic, 2.228ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------
Slack:                  16.624ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          test_shifter/M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.382ns (Levels of Logic = 0)
  Clock Path Skew:      0.041ns (0.794 - 0.753)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to test_shifter/M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y30.AMUX     Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X1Y49.SR       net (fanout=24)       2.396   M_reset_cond_out
    SLICE_X1Y49.CLK      Tsrck                 0.410   M_state_q_FSM_FFd2_2
                                                       test_shifter/M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      3.382ns (0.986ns logic, 2.396ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Slack:                  16.666ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_1 (FF)
  Destination:          test_shifter/M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.284ns (Levels of Logic = 2)
  Clock Path Skew:      -0.015ns (0.340 - 0.355)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_1 to test_shifter/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y61.AQ       Tcko                  0.476   M_state_q[1]
                                                       M_state_q_1
    SLICE_X1Y49.B3       net (fanout=14)       1.764   M_state_q[1]
    SLICE_X1Y49.B        Tilo                  0.259   M_state_q_FSM_FFd2_2
                                                       Mram__n009831
    SLICE_X2Y49.C5       net (fanout=2)        0.436   _n0098[0]
    SLICE_X2Y49.CLK      Tas                   0.349   M_state_q_FSM_FFd1_2
                                                       test_shifter/M_state_q_FSM_FFd1-In1
                                                       test_shifter/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      3.284ns (1.084ns logic, 2.200ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack:                  16.698ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_0 (FF)
  Destination:          test_adder/M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.251ns (Levels of Logic = 2)
  Clock Path Skew:      -0.016ns (0.339 - 0.355)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_0 to test_adder/M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y61.BMUX     Tshcko                0.535   M_state_q[1]
                                                       M_state_q_0
    SLICE_X3Y50.B1       net (fanout=14)       1.757   M_state_q[0]
    SLICE_X3Y50.B        Tilo                  0.259   M_state_q_FSM_FFd2
                                                       Mram__n009812
    SLICE_X3Y50.C4       net (fanout=2)        0.327   _n0098[3]
    SLICE_X3Y50.CLK      Tas                   0.373   M_state_q_FSM_FFd2
                                                       test_adder/M_state_q_FSM_FFd2-In21
                                                       test_adder/M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      3.251ns (1.167ns logic, 2.084ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Slack:                  16.698ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_0 (FF)
  Destination:          test_compare/M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.252ns (Levels of Logic = 2)
  Clock Path Skew:      -0.015ns (0.340 - 0.355)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_0 to test_compare/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y61.BMUX     Tshcko                0.535   M_state_q[1]
                                                       M_state_q_0
    SLICE_X3Y49.B3       net (fanout=14)       1.606   M_state_q[0]
    SLICE_X3Y49.B        Tilo                  0.259   M_state_q_FSM_FFd2_1
                                                       Mram__n0098111
    SLICE_X2Y49.A2       net (fanout=2)        0.503   _n0098[2]
    SLICE_X2Y49.CLK      Tas                   0.349   M_state_q_FSM_FFd1_2
                                                       test_compare/M_state_q_FSM_FFd1-In1
                                                       test_compare/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      3.252ns (1.143ns logic, 2.109ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------
Slack:                  16.711ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_0 (FF)
  Destination:          seg/ctr/M_ctr_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.244ns (Levels of Logic = 5)
  Clock Path Skew:      -0.010ns (0.195 - 0.205)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_0 to seg/ctr/M_ctr_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y45.AQ       Tcko                  0.430   M_ctr_q_2
                                                       seg/ctr/M_ctr_q_0
    SLICE_X6Y43.A2       net (fanout=10)       0.732   M_ctr_q_0
    SLICE_X6Y43.COUT     Topcya                0.472   seg/ctr/Mcount_M_ctr_q_cy[3]
                                                       seg/ctr/Mcount_M_ctr_q_lut<0>_INV_0
                                                       seg/ctr/Mcount_M_ctr_q_cy<3>
    SLICE_X6Y44.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[3]
    SLICE_X6Y44.COUT     Tbyp                  0.091   seg/ctr/Mcount_M_ctr_q_cy[7]
                                                       seg/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X6Y45.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X6Y45.COUT     Tbyp                  0.091   seg/ctr/Mcount_M_ctr_q_cy[11]
                                                       seg/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X6Y46.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X6Y46.CMUX     Tcinc                 0.289   seg/ctr/Mcount_M_ctr_q_cy[15]
                                                       seg/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X7Y46.D2       net (fanout=1)        0.757   seg/ctr/Result[14]
    SLICE_X7Y46.CLK      Tas                   0.373   seg/ctr/M_ctr_q[14]
                                                       seg/ctr/M_ctr_q_14_rstpot
                                                       seg/ctr/M_ctr_q_14
    -------------------------------------------------  ---------------------------
    Total                                      3.244ns (1.746ns logic, 1.498ns route)
                                                       (53.8% logic, 46.2% route)

--------------------------------------------------------------------------------
Slack:                  16.735ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_0 (FF)
  Destination:          seg/ctr/M_ctr_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.214ns (Levels of Logic = 6)
  Clock Path Skew:      -0.016ns (0.332 - 0.348)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_0 to seg/ctr/M_ctr_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y45.AQ       Tcko                  0.430   M_ctr_q_2
                                                       seg/ctr/M_ctr_q_0
    SLICE_X6Y43.A2       net (fanout=10)       0.732   M_ctr_q_0
    SLICE_X6Y43.COUT     Topcya                0.472   seg/ctr/Mcount_M_ctr_q_cy[3]
                                                       seg/ctr/Mcount_M_ctr_q_lut<0>_INV_0
                                                       seg/ctr/Mcount_M_ctr_q_cy<3>
    SLICE_X6Y44.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[3]
    SLICE_X6Y44.COUT     Tbyp                  0.091   seg/ctr/Mcount_M_ctr_q_cy[7]
                                                       seg/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X6Y45.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X6Y45.COUT     Tbyp                  0.091   seg/ctr/Mcount_M_ctr_q_cy[11]
                                                       seg/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X6Y46.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X6Y46.COUT     Tbyp                  0.091   seg/ctr/Mcount_M_ctr_q_cy[15]
                                                       seg/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X6Y47.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[15]
    SLICE_X6Y47.BMUX     Tcinb                 0.277   seg/ctr/Result[17]
                                                       seg/ctr/Mcount_M_ctr_q_xor<17>
    SLICE_X4Y46.B3       net (fanout=1)        0.679   seg/ctr/Result[17]
    SLICE_X4Y46.CLK      Tas                   0.339   seg/ctr/M_ctr_q[15]
                                                       seg/ctr/M_ctr_q_17_rstpot
                                                       seg/ctr/M_ctr_q_17
    -------------------------------------------------  ---------------------------
    Total                                      3.214ns (1.791ns logic, 1.423ns route)
                                                       (55.7% logic, 44.3% route)

--------------------------------------------------------------------------------
Slack:                  16.754ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_0 (FF)
  Destination:          test_shifter/M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.196ns (Levels of Logic = 2)
  Clock Path Skew:      -0.015ns (0.340 - 0.355)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_0 to test_shifter/M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y61.BMUX     Tshcko                0.535   M_state_q[1]
                                                       M_state_q_0
    SLICE_X1Y49.B4       net (fanout=14)       1.792   M_state_q[0]
    SLICE_X1Y49.B        Tilo                  0.259   M_state_q_FSM_FFd2_2
                                                       Mram__n009831
    SLICE_X1Y49.A5       net (fanout=2)        0.237   _n0098[0]
    SLICE_X1Y49.CLK      Tas                   0.373   M_state_q_FSM_FFd2_2
                                                       test_shifter/M_state_q_FSM_FFd2-In1
                                                       test_shifter/M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      3.196ns (1.167ns logic, 2.029ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------
Slack:                  16.788ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_0 (FF)
  Destination:          test_adder/M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.161ns (Levels of Logic = 2)
  Clock Path Skew:      -0.016ns (0.339 - 0.355)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_0 to test_adder/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y61.BMUX     Tshcko                0.535   M_state_q[1]
                                                       M_state_q_0
    SLICE_X3Y50.B1       net (fanout=14)       1.757   M_state_q[0]
    SLICE_X3Y50.B        Tilo                  0.259   M_state_q_FSM_FFd2
                                                       Mram__n009812
    SLICE_X3Y50.A5       net (fanout=2)        0.237   _n0098[3]
    SLICE_X3Y50.CLK      Tas                   0.373   M_state_q_FSM_FFd2
                                                       test_adder/M_state_q_FSM_FFd1-In21
                                                       test_adder/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      3.161ns (1.167ns logic, 1.994ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------
Slack:                  16.815ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_16 (FF)
  Destination:          seg/ctr/M_ctr_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.133ns (Levels of Logic = 2)
  Clock Path Skew:      -0.017ns (0.332 - 0.349)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_16 to seg/ctr/M_ctr_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y46.AQ       Tcko                  0.525   seg/ctr/M_ctr_q[15]
                                                       seg/ctr/M_ctr_q_16
    SLICE_X7Y45.B1       net (fanout=13)       0.776   M_ctr_q_16
    SLICE_X7Y45.B        Tilo                  0.259   M_ctr_q_2
                                                       seg/ctr/GND_13_o_GND_13_o_equal_2_o_01
    SLICE_X7Y46.B2       net (fanout=18)       1.200   seg/ctr/GND_13_o_GND_13_o_equal_2_o_01
    SLICE_X7Y46.CLK      Tas                   0.373   seg/ctr/M_ctr_q[14]
                                                       seg/ctr/M_ctr_q_12_rstpot
                                                       seg/ctr/M_ctr_q_12
    -------------------------------------------------  ---------------------------
    Total                                      3.133ns (1.157ns logic, 1.976ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------
Slack:                  16.818ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_0 (FF)
  Destination:          seg/ctr/M_ctr_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.137ns (Levels of Logic = 5)
  Clock Path Skew:      -0.010ns (0.195 - 0.205)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_0 to seg/ctr/M_ctr_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y45.AQ       Tcko                  0.430   M_ctr_q_2
                                                       seg/ctr/M_ctr_q_0
    SLICE_X6Y43.A2       net (fanout=10)       0.732   M_ctr_q_0
    SLICE_X6Y43.COUT     Topcya                0.472   seg/ctr/Mcount_M_ctr_q_cy[3]
                                                       seg/ctr/Mcount_M_ctr_q_lut<0>_INV_0
                                                       seg/ctr/Mcount_M_ctr_q_cy<3>
    SLICE_X6Y44.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[3]
    SLICE_X6Y44.COUT     Tbyp                  0.091   seg/ctr/Mcount_M_ctr_q_cy[7]
                                                       seg/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X6Y45.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X6Y45.COUT     Tbyp                  0.091   seg/ctr/Mcount_M_ctr_q_cy[11]
                                                       seg/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X6Y46.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X6Y46.AMUX     Tcina                 0.210   seg/ctr/Mcount_M_ctr_q_cy[15]
                                                       seg/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X7Y46.B1       net (fanout=1)        0.729   seg/ctr/Result[12]
    SLICE_X7Y46.CLK      Tas                   0.373   seg/ctr/M_ctr_q[14]
                                                       seg/ctr/M_ctr_q_12_rstpot
                                                       seg/ctr/M_ctr_q_12
    -------------------------------------------------  ---------------------------
    Total                                      3.137ns (1.667ns logic, 1.470ns route)
                                                       (53.1% logic, 46.9% route)

--------------------------------------------------------------------------------
Slack:                  16.841ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_1 (FF)
  Destination:          test_shifter/M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.109ns (Levels of Logic = 2)
  Clock Path Skew:      -0.015ns (0.340 - 0.355)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_1 to test_shifter/M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y61.AQ       Tcko                  0.476   M_state_q[1]
                                                       M_state_q_1
    SLICE_X1Y49.B3       net (fanout=14)       1.764   M_state_q[1]
    SLICE_X1Y49.B        Tilo                  0.259   M_state_q_FSM_FFd2_2
                                                       Mram__n009831
    SLICE_X1Y49.A5       net (fanout=2)        0.237   _n0098[0]
    SLICE_X1Y49.CLK      Tas                   0.373   M_state_q_FSM_FFd2_2
                                                       test_shifter/M_state_q_FSM_FFd2-In1
                                                       test_shifter/M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      3.109ns (1.108ns logic, 2.001ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Slack:                  16.858ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_2 (FF)
  Destination:          seg/ctr/M_ctr_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.097ns (Levels of Logic = 5)
  Clock Path Skew:      -0.010ns (0.195 - 0.205)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_2 to seg/ctr/M_ctr_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y45.DQ       Tcko                  0.430   M_ctr_q_2
                                                       seg/ctr/M_ctr_q_2
    SLICE_X6Y43.C2       net (fanout=10)       0.732   M_ctr_q_2
    SLICE_X6Y43.COUT     Topcyc                0.325   seg/ctr/Mcount_M_ctr_q_cy[3]
                                                       M_ctr_q_2_rt
                                                       seg/ctr/Mcount_M_ctr_q_cy<3>
    SLICE_X6Y44.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[3]
    SLICE_X6Y44.COUT     Tbyp                  0.091   seg/ctr/Mcount_M_ctr_q_cy[7]
                                                       seg/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X6Y45.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X6Y45.COUT     Tbyp                  0.091   seg/ctr/Mcount_M_ctr_q_cy[11]
                                                       seg/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X6Y46.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X6Y46.CMUX     Tcinc                 0.289   seg/ctr/Mcount_M_ctr_q_cy[15]
                                                       seg/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X7Y46.D2       net (fanout=1)        0.757   seg/ctr/Result[14]
    SLICE_X7Y46.CLK      Tas                   0.373   seg/ctr/M_ctr_q[14]
                                                       seg/ctr/M_ctr_q_14_rstpot
                                                       seg/ctr/M_ctr_q_14
    -------------------------------------------------  ---------------------------
    Total                                      3.097ns (1.599ns logic, 1.498ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------
Slack:                  16.861ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          test_adder/M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.144ns (Levels of Logic = 0)
  Clock Path Skew:      0.040ns (0.793 - 0.753)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to test_adder/M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y30.AMUX     Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X3Y50.SR       net (fanout=24)       2.130   M_reset_cond_out
    SLICE_X3Y50.CLK      Tsrck                 0.438   M_state_q_FSM_FFd2
                                                       test_adder/M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      3.144ns (1.014ns logic, 2.130ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Slack:                  16.879ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_1 (FF)
  Destination:          test_bool/M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.071ns (Levels of Logic = 2)
  Clock Path Skew:      -0.015ns (0.340 - 0.355)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_1 to test_bool/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y61.AQ       Tcko                  0.476   M_state_q[1]
                                                       M_state_q_1
    SLICE_X3Y49.D5       net (fanout=14)       1.578   M_state_q[1]
    SLICE_X3Y49.D        Tilo                  0.259   M_state_q_FSM_FFd2_1
                                                       Mram__n009821
    SLICE_X2Y49.B3       net (fanout=2)        0.409   _n0098[1]
    SLICE_X2Y49.CLK      Tas                   0.349   M_state_q_FSM_FFd1_2
                                                       test_bool/M_state_q_FSM_FFd1-In1
                                                       test_bool/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      3.071ns (1.084ns logic, 1.987ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------
Slack:                  16.882ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_2 (FF)
  Destination:          seg/ctr/M_ctr_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.067ns (Levels of Logic = 6)
  Clock Path Skew:      -0.016ns (0.332 - 0.348)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_2 to seg/ctr/M_ctr_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y45.DQ       Tcko                  0.430   M_ctr_q_2
                                                       seg/ctr/M_ctr_q_2
    SLICE_X6Y43.C2       net (fanout=10)       0.732   M_ctr_q_2
    SLICE_X6Y43.COUT     Topcyc                0.325   seg/ctr/Mcount_M_ctr_q_cy[3]
                                                       M_ctr_q_2_rt
                                                       seg/ctr/Mcount_M_ctr_q_cy<3>
    SLICE_X6Y44.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[3]
    SLICE_X6Y44.COUT     Tbyp                  0.091   seg/ctr/Mcount_M_ctr_q_cy[7]
                                                       seg/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X6Y45.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X6Y45.COUT     Tbyp                  0.091   seg/ctr/Mcount_M_ctr_q_cy[11]
                                                       seg/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X6Y46.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X6Y46.COUT     Tbyp                  0.091   seg/ctr/Mcount_M_ctr_q_cy[15]
                                                       seg/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X6Y47.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[15]
    SLICE_X6Y47.BMUX     Tcinb                 0.277   seg/ctr/Result[17]
                                                       seg/ctr/Mcount_M_ctr_q_xor<17>
    SLICE_X4Y46.B3       net (fanout=1)        0.679   seg/ctr/Result[17]
    SLICE_X4Y46.CLK      Tas                   0.339   seg/ctr/M_ctr_q[15]
                                                       seg/ctr/M_ctr_q_17_rstpot
                                                       seg/ctr/M_ctr_q_17
    -------------------------------------------------  ---------------------------
    Total                                      3.067ns (1.644ns logic, 1.423ns route)
                                                       (53.6% logic, 46.4% route)

--------------------------------------------------------------------------------
Slack:                  16.889ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          test_adder/M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.116ns (Levels of Logic = 0)
  Clock Path Skew:      0.040ns (0.793 - 0.753)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to test_adder/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y30.AMUX     Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X3Y50.SR       net (fanout=24)       2.130   M_reset_cond_out
    SLICE_X3Y50.CLK      Tsrck                 0.410   M_state_q_FSM_FFd2
                                                       test_adder/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      3.116ns (0.986ns logic, 2.130ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------
Slack:                  16.893ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_0 (FF)
  Destination:          seg/ctr/M_ctr_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.059ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.192 - 0.205)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_0 to seg/ctr/M_ctr_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y45.AQ       Tcko                  0.430   M_ctr_q_2
                                                       seg/ctr/M_ctr_q_0
    SLICE_X6Y43.A2       net (fanout=10)       0.732   M_ctr_q_0
    SLICE_X6Y43.COUT     Topcya                0.472   seg/ctr/Mcount_M_ctr_q_cy[3]
                                                       seg/ctr/Mcount_M_ctr_q_lut<0>_INV_0
                                                       seg/ctr/Mcount_M_ctr_q_cy<3>
    SLICE_X6Y44.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[3]
    SLICE_X6Y44.CMUX     Tcinc                 0.289   seg/ctr/Mcount_M_ctr_q_cy[7]
                                                       seg/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X7Y44.D1       net (fanout=1)        0.760   seg/ctr/Result[6]
    SLICE_X7Y44.CLK      Tas                   0.373   seg/ctr/M_ctr_q[6]
                                                       seg/ctr/M_ctr_q_6_rstpot
                                                       seg/ctr/M_ctr_q_6
    -------------------------------------------------  ---------------------------
    Total                                      3.059ns (1.564ns logic, 1.495ns route)
                                                       (51.1% logic, 48.9% route)

--------------------------------------------------------------------------------
Slack:                  16.912ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_0 (FF)
  Destination:          seg/ctr/M_ctr_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.037ns (Levels of Logic = 6)
  Clock Path Skew:      -0.016ns (0.332 - 0.348)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_0 to seg/ctr/M_ctr_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y45.AQ       Tcko                  0.430   M_ctr_q_2
                                                       seg/ctr/M_ctr_q_0
    SLICE_X6Y43.A2       net (fanout=10)       0.732   M_ctr_q_0
    SLICE_X6Y43.COUT     Topcya                0.472   seg/ctr/Mcount_M_ctr_q_cy[3]
                                                       seg/ctr/Mcount_M_ctr_q_lut<0>_INV_0
                                                       seg/ctr/Mcount_M_ctr_q_cy<3>
    SLICE_X6Y44.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[3]
    SLICE_X6Y44.COUT     Tbyp                  0.091   seg/ctr/Mcount_M_ctr_q_cy[7]
                                                       seg/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X6Y45.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X6Y45.COUT     Tbyp                  0.091   seg/ctr/Mcount_M_ctr_q_cy[11]
                                                       seg/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X6Y46.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X6Y46.COUT     Tbyp                  0.091   seg/ctr/Mcount_M_ctr_q_cy[15]
                                                       seg/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X6Y47.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[15]
    SLICE_X6Y47.AMUX     Tcina                 0.210   seg/ctr/Result[17]
                                                       seg/ctr/Mcount_M_ctr_q_xor<17>
    SLICE_X4Y46.A4       net (fanout=1)        0.569   seg/ctr/Result[16]
    SLICE_X4Y46.CLK      Tas                   0.339   seg/ctr/M_ctr_q[15]
                                                       seg/ctr/M_ctr_q_16_rstpot
                                                       seg/ctr/M_ctr_q_16
    -------------------------------------------------  ---------------------------
    Total                                      3.037ns (1.724ns logic, 1.313ns route)
                                                       (56.8% logic, 43.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: M_state_q[2]_GND_1_o_mux_29_OUT<2>1/CLK0
  Logical resource: M_state_q_2/CLK0
  Location pin: ILOGIC_X1Y61.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.933ns (Tispwh)
  Physical resource: M_state_q[2]_GND_1_o_mux_29_OUT<2>1/SR
  Logical resource: M_state_q_2/SR
  Location pin: ILOGIC_X1Y61.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_3/CK
  Location pin: SLICE_X4Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: reset_cond/M_stage_q[2]/SR
  Logical resource: reset_cond/M_stage_q_3/SR
  Location pin: SLICE_X4Y30.SR
  Clock network: M_reset_cond_in
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_0/CK
  Location pin: SLICE_X4Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_1/CK
  Location pin: SLICE_X4Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_2/CK
  Location pin: SLICE_X4Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[10]/CLK
  Logical resource: seg/ctr/M_ctr_q_7/CK
  Location pin: SLICE_X4Y45.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[10]/CLK
  Logical resource: seg/ctr/M_ctr_q_8/CK
  Location pin: SLICE_X4Y45.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[10]/CLK
  Logical resource: seg/ctr/M_ctr_q_9/CK
  Location pin: SLICE_X4Y45.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[10]/CLK
  Logical resource: seg/ctr/M_ctr_q_10/CK
  Location pin: SLICE_X4Y45.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[15]/CLK
  Logical resource: seg/ctr/M_ctr_q_16/CK
  Location pin: SLICE_X4Y46.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[15]/CLK
  Logical resource: seg/ctr/M_ctr_q_17/CK
  Location pin: SLICE_X4Y46.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[15]/CLK
  Logical resource: seg/ctr/M_ctr_q_15/CK
  Location pin: SLICE_X4Y46.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.524ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.238ns (Trpw)
  Physical resource: M_state_q[1]/SR
  Logical resource: M_state_q_0/SR
  Location pin: SLICE_X2Y61.SR
  Clock network: Reset_OR_DriverANDClockEnable
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd1_2/CLK
  Logical resource: test_compare/M_state_q_FSM_FFd1/CK
  Location pin: SLICE_X2Y49.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd1_2/CLK
  Logical resource: test_bool/M_state_q_FSM_FFd1/CK
  Location pin: SLICE_X2Y49.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd1_2/CLK
  Logical resource: test_shifter/M_state_q_FSM_FFd1/CK
  Location pin: SLICE_X2Y49.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_state_q[1]/CLK
  Logical resource: M_state_q_1/CK
  Location pin: SLICE_X2Y61.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_state_q[1]/CLK
  Logical resource: M_state_q_0/CK
  Location pin: SLICE_X2Y61.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd2_2/CLK
  Logical resource: test_shifter/M_state_q_FSM_FFd2/CK
  Location pin: SLICE_X1Y49.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd2_1/CLK
  Logical resource: test_compare/M_state_q_FSM_FFd2/CK
  Location pin: SLICE_X3Y49.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd2_1/CLK
  Logical resource: test_bool/M_state_q_FSM_FFd2/CK
  Location pin: SLICE_X3Y49.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd2/CLK
  Logical resource: test_adder/M_state_q_FSM_FFd1/CK
  Location pin: SLICE_X3Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd2/CLK
  Logical resource: test_adder/M_state_q_FSM_FFd2/CK
  Location pin: SLICE_X3Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[6]/CLK
  Logical resource: seg/ctr/M_ctr_q_3/CK
  Location pin: SLICE_X7Y44.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[6]/CLK
  Logical resource: seg/ctr/M_ctr_q_4/CK
  Location pin: SLICE_X7Y44.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[6]/CLK
  Logical resource: seg/ctr/M_ctr_q_5/CK
  Location pin: SLICE_X7Y44.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[6]/CLK
  Logical resource: seg/ctr/M_ctr_q_6/CK
  Location pin: SLICE_X7Y44.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.192|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 591 paths, 0 nets, and 213 connections

Design statistics:
   Minimum period:   5.192ns{1}   (Maximum frequency: 192.604MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Oct 17 17:52:46 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 215 MB



