$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module TOP $end
  $scope module simple_edge_ai_tb_fixed $end
   $var real 64 {$ CLK_PERIOD $end
   $var wire 1 y$ clk $end
   $var wire 1 # rst_n $end
   $var wire 1 $ uart_rx $end
   $var wire 1 2 uart_tx $end
   $var wire 16 % gpio_in [15:0] $end
   $var wire 16 3 gpio_out [15:0] $end
   $var wire 1 4 lcd_spi_clk $end
   $var wire 1 5 lcd_spi_mosi $end
   $var wire 1 6 lcd_spi_cs $end
   $var wire 1 7 lcd_spi_dc $end
   $var wire 1 8 lcd_spi_rst $end
   $var wire 1 9 lcd_backlight $end
   $var wire 1 : trap $end
   $var wire 1 ; compact_irq $end
   $var wire 1 < bitnet_irq $end
   $var wire 1 = uart_tx_irq $end
   $var wire 1 > uart_rx_irq $end
   $var wire 1 ? flash_spi_clk $end
   $var wire 1 @ flash_spi_cs $end
   $var wire 1 A flash_spi_mosi $end
   $var wire 1 & flash_spi_miso $end
   $var wire 1 B psram_spi_clk $end
   $var wire 1 C psram_spi_cs $end
   $var wire 1 D psram_spi_mosi $end
   $var wire 1 ' psram_spi_miso $end
   $var wire 1 E psram_spi_sio2_out $end
   $var wire 1 F psram_spi_sio2_oe $end
   $var wire 1 ( psram_spi_sio2_in $end
   $var wire 1 G psram_spi_sio3_out $end
   $var wire 1 H psram_spi_sio3_oe $end
   $var wire 1 ) psram_spi_sio3_in $end
   $scope module u_SimpleEdgeAiSoC $end
    $var wire 1 y$ clock $end
    $var wire 1 * reset $end
    $var wire 1 2 io_uart_tx $end
    $var wire 1 $ io_uart_rx $end
    $var wire 1 4 io_lcd_spi_clk $end
    $var wire 1 5 io_lcd_spi_mosi $end
    $var wire 1 6 io_lcd_spi_cs $end
    $var wire 1 7 io_lcd_spi_dc $end
    $var wire 1 8 io_lcd_spi_rst $end
    $var wire 1 9 io_lcd_backlight $end
    $var wire 16 3 io_gpio_out [15:0] $end
    $var wire 16 % io_gpio_in [15:0] $end
    $var wire 1 : io_trap $end
    $var wire 1 ; io_compact_irq $end
    $var wire 1 < io_bitnet_irq $end
    $var wire 1 = io_uart_tx_irq $end
    $var wire 1 > io_uart_rx_irq $end
    $var wire 1 ? io_flash_spi_clk $end
    $var wire 1 A io_flash_spi_mosi $end
    $var wire 1 & io_flash_spi_miso $end
    $var wire 1 @ io_flash_spi_cs $end
    $var wire 1 B io_psram_spi_clk $end
    $var wire 1 C io_psram_spi_cs $end
    $var wire 1 D io_psram_spi_mosi $end
    $var wire 1 ' io_psram_spi_miso $end
    $var wire 1 E io_psram_spi_sio2_out $end
    $var wire 1 F io_psram_spi_sio2_oe $end
    $var wire 1 ( io_psram_spi_sio2_in $end
    $var wire 1 G io_psram_spi_sio3_out $end
    $var wire 1 H io_psram_spi_sio3_oe $end
    $var wire 1 ) io_psram_spi_sio3_in $end
    $scope module bitnetAccel $end
     $var wire 1 y$ clock $end
     $var wire 1 * reset $end
     $var wire 32 I io_reg_addr [31:0] $end
     $var wire 32 J io_reg_wdata [31:0] $end
     $var wire 32 K io_reg_rdata [31:0] $end
     $var wire 1 L io_reg_wen $end
     $var wire 1 M io_reg_ren $end
     $var wire 1 N io_reg_valid $end
     $var wire 1 < io_irq $end
     $var wire 32 O ctrl [31:0] $end
     $var wire 32 P status [31:0] $end
     $var wire 32 Q config_0 [31:0] $end
     $var wire 32 R matrixSize [31:0] $end
     $var wire 32 S perfCycles [31:0] $end
     $var wire 32 T sparsitySkipped [31:0] $end
     $var wire 32 U errorCode [31:0] $end
     $var wire 2 V state [1:0] $end
     $var wire 8 W i [7:0] $end
     $var wire 8 X j [7:0] $end
     $var wire 8 Y k [7:0] $end
     $var wire 32 Z accumulator [31:0] $end
     $var wire 3 [ finalizeCounter [2:0] $end
     $scope module activation_ext $end
      $var wire 8 \ R0_addr [7:0] $end
      $var wire 1 ] R0_en $end
      $var wire 1 y$ R0_clk $end
      $var wire 32 ^ R0_data [31:0] $end
      $var wire 8 _ R1_addr [7:0] $end
      $var wire 1 ` R1_en $end
      $var wire 1 y$ R1_clk $end
      $var wire 32 a R1_data [31:0] $end
      $var wire 8 \ W0_addr [7:0] $end
      $var wire 1 b W0_en $end
      $var wire 1 y$ W0_clk $end
      $var wire 32 J W0_data [31:0] $end
     $upscope $end
     $scope module result_ext $end
      $var wire 8 \ R0_addr [7:0] $end
      $var wire 1 c R0_en $end
      $var wire 1 y$ R0_clk $end
      $var wire 32 d R0_data [31:0] $end
      $var wire 8 e W0_addr [7:0] $end
      $var wire 1 f W0_en $end
      $var wire 1 y$ W0_clk $end
      $var wire 32 g W0_data [31:0] $end
     $upscope $end
     $scope module unnamedblk1 $end
      $var wire 1 h isLastElement $end
     $upscope $end
     $scope module weight_ext $end
      $var wire 8 i R0_addr [7:0] $end
      $var wire 1 ` R0_en $end
      $var wire 1 y$ R0_clk $end
      $var wire 2 j R0_data [1:0] $end
      $var wire 8 k R1_addr [7:0] $end
      $var wire 1 l R1_en $end
      $var wire 1 y$ R1_clk $end
      $var wire 2 m R1_data [1:0] $end
      $var wire 8 k W0_addr [7:0] $end
      $var wire 1 n W0_en $end
      $var wire 1 y$ W0_clk $end
      $var wire 2 o W0_data [1:0] $end
     $upscope $end
    $upscope $end
    $scope module compactAccel $end
     $var wire 1 y$ clock $end
     $var wire 1 * reset $end
     $var wire 32 I io_reg_addr [31:0] $end
     $var wire 32 J io_reg_wdata [31:0] $end
     $var wire 32 p io_reg_rdata [31:0] $end
     $var wire 1 q io_reg_wen $end
     $var wire 1 r io_reg_ren $end
     $var wire 1 s io_reg_valid $end
     $var wire 1 ; io_irq $end
     $var wire 32 t ctrl [31:0] $end
     $var wire 32 u status [31:0] $end
     $var wire 32 v matrixSize [31:0] $end
     $var wire 32 w perfCycles [31:0] $end
     $var wire 2 x state [1:0] $end
     $var wire 4 y i [3:0] $end
     $var wire 4 z j [3:0] $end
     $var wire 4 { k [3:0] $end
     $var wire 32 | accumulator [31:0] $end
     $scope module matrixA_ext $end
      $var wire 6 } R0_addr [5:0] $end
      $var wire 1 ~ R0_en $end
      $var wire 1 y$ R0_clk $end
      $var wire 32 !! R0_data [31:0] $end
      $var wire 6 "! W0_addr [5:0] $end
      $var wire 1 #! W0_en $end
      $var wire 1 y$ W0_clk $end
      $var wire 32 J W0_data [31:0] $end
     $upscope $end
     $scope module matrixB_ext $end
      $var wire 6 $! R0_addr [5:0] $end
      $var wire 1 ~ R0_en $end
      $var wire 1 y$ R0_clk $end
      $var wire 32 %! R0_data [31:0] $end
      $var wire 6 "! W0_addr [5:0] $end
      $var wire 1 &! W0_en $end
      $var wire 1 y$ W0_clk $end
      $var wire 32 J W0_data [31:0] $end
     $upscope $end
     $scope module matrixC_ext $end
      $var wire 6 "! R0_addr [5:0] $end
      $var wire 1 '! R0_en $end
      $var wire 1 y$ R0_clk $end
      $var wire 32 (! R0_data [31:0] $end
      $var wire 6 )! W0_addr [5:0] $end
      $var wire 1 *! W0_en $end
      $var wire 1 y$ W0_clk $end
      $var wire 32 +! W0_data [31:0] $end
     $upscope $end
    $upscope $end
    $scope module decoder $end
     $var wire 32 I io_cpu_addr [31:0] $end
     $var wire 32 J io_cpu_wdata [31:0] $end
     $var wire 32 + io_cpu_rdata [31:0] $end
     $var wire 1 ,! io_cpu_wen $end
     $var wire 1 -! io_cpu_ren $end
     $var wire 1 .! io_cpu_valid $end
     $var wire 1 /! io_cpu_ready $end
     $var wire 32 I io_compact_addr [31:0] $end
     $var wire 32 J io_compact_wdata [31:0] $end
     $var wire 32 p io_compact_rdata [31:0] $end
     $var wire 1 q io_compact_wen $end
     $var wire 1 r io_compact_ren $end
     $var wire 1 s io_compact_valid $end
     $var wire 32 I io_bitnet_addr [31:0] $end
     $var wire 32 J io_bitnet_wdata [31:0] $end
     $var wire 32 K io_bitnet_rdata [31:0] $end
     $var wire 1 L io_bitnet_wen $end
     $var wire 1 M io_bitnet_ren $end
     $var wire 1 N io_bitnet_valid $end
     $var wire 32 I io_uart_addr [31:0] $end
     $var wire 32 J io_uart_wdata [31:0] $end
     $var wire 32 0! io_uart_rdata [31:0] $end
     $var wire 1 1! io_uart_wen $end
     $var wire 1 2! io_uart_ren $end
     $var wire 1 3! io_uart_valid $end
     $var wire 32 I io_lcd_addr [31:0] $end
     $var wire 32 J io_lcd_wdata [31:0] $end
     $var wire 32 4! io_lcd_rdata [31:0] $end
     $var wire 1 5! io_lcd_wen $end
     $var wire 1 6! io_lcd_ren $end
     $var wire 1 7! io_lcd_valid $end
     $var wire 1 8! io_lcd_ready $end
     $var wire 32 J io_gpio_wdata [31:0] $end
     $var wire 32 z$ io_gpio_rdata [31:0] $end
     $var wire 1 9! io_gpio_wen $end
     $var wire 1 :! io_gpio_ren $end
     $var wire 1 ;! io_gpio_valid $end
     $var wire 32 I io_flash_addr [31:0] $end
     $var wire 32 J io_flash_wdata [31:0] $end
     $var wire 32 <! io_flash_rdata [31:0] $end
     $var wire 1 =! io_flash_wen $end
     $var wire 1 >! io_flash_ren $end
     $var wire 1 ?! io_flash_valid $end
     $var wire 32 I io_psram_addr [31:0] $end
     $var wire 32 J io_psram_wdata [31:0] $end
     $var wire 32 @! io_psram_rdata [31:0] $end
     $var wire 1 A! io_psram_wen $end
     $var wire 1 B! io_psram_ren $end
     $var wire 1 C! sel_compact $end
     $var wire 1 D! sel_bitnet $end
     $var wire 1 E! sel_uart $end
     $var wire 1 F! sel_lcd $end
     $var wire 1 G! sel_gpio $end
     $var wire 1 H! sel_flash $end
     $var wire 1 I! sel_psram $end
    $upscope $end
    $scope module flash $end
     $var wire 1 y$ clock $end
     $var wire 1 * reset $end
     $var wire 32 I io_addr [31:0] $end
     $var wire 32 J io_wdata [31:0] $end
     $var wire 32 <! io_rdata [31:0] $end
     $var wire 1 =! io_wen $end
     $var wire 1 >! io_ren $end
     $var wire 1 ?! io_valid $end
     $var wire 1 ? io_spi_clk $end
     $var wire 1 A io_spi_mosi $end
     $var wire 1 & io_spi_miso $end
     $var wire 1 @ io_spi_cs $end
     $var wire 8 J! cmdReg [7:0] $end
     $var wire 24 K! addrReg [23:0] $end
     $var wire 32 L! dataReg [31:0] $end
     $var wire 1 M! busyReg $end
     $var wire 1 N! doneReg $end
     $var wire 8 O! spiCounter [7:0] $end
     $var wire 1 ? spiClkReg $end
     $var wire 3 P! state [2:0] $end
     $var wire 8 Q! bitCounter [7:0] $end
     $var wire 32 R! shiftReg [31:0] $end
     $var wire 1 @ csReg $end
     $var wire 1 A mosiReg $end
     $var wire 1 S! spiClkLast $end
     $var wire 1 T! startReq $end
     $scope module unnamedblk1 $end
      $var wire 1 U! spiPosEdge $end
      $var wire 1 V! spiNegEdge $end
     $upscope $end
    $upscope $end
    $scope module gpio $end
     $var wire 1 y$ clock $end
     $var wire 1 * reset $end
     $var wire 32 J io_reg_wdata [31:0] $end
     $var wire 32 z$ io_reg_rdata [31:0] $end
     $var wire 1 9! io_reg_wen $end
     $var wire 1 :! io_reg_ren $end
     $var wire 1 ;! io_reg_valid $end
     $var wire 16 3 io_gpio_out [15:0] $end
     $var wire 16 % io_gpio_in [15:0] $end
     $var wire 16 3 gpioOut [15:0] $end
    $upscope $end
    $scope module lcd $end
     $var wire 1 y$ clock $end
     $var wire 1 * reset $end
     $var wire 32 I io_reg_addr [31:0] $end
     $var wire 32 J io_reg_wdata [31:0] $end
     $var wire 32 4! io_reg_rdata [31:0] $end
     $var wire 1 5! io_reg_wen $end
     $var wire 1 6! io_reg_ren $end
     $var wire 1 7! io_reg_valid $end
     $var wire 1 8! io_reg_ready $end
     $var wire 1 4 io_lcd_spi_clk $end
     $var wire 1 5 io_lcd_spi_mosi $end
     $var wire 1 6 io_lcd_spi_cs $end
     $var wire 1 7 io_lcd_spi_dc $end
     $var wire 1 8 io_lcd_spi_rst $end
     $var wire 1 9 io_lcd_backlight $end
     $scope module lcd $end
      $var wire 1 y$ clock $end
      $var wire 1 * reset $end
      $var wire 32 I io_addr [31:0] $end
      $var wire 32 J io_wdata [31:0] $end
      $var wire 32 4! io_rdata [31:0] $end
      $var wire 1 5! io_wen $end
      $var wire 1 6! io_ren $end
      $var wire 1 7! io_valid $end
      $var wire 1 8! io_ready $end
      $var wire 1 4 io_spi_clk $end
      $var wire 1 5 io_spi_mosi $end
      $var wire 1 6 io_spi_cs $end
      $var wire 1 7 io_spi_dc $end
      $var wire 1 8 io_spi_rst $end
      $var wire 1 9 io_backlight $end
      $var wire 32 W! control [31:0] $end
      $var wire 8 X! spiCounter [7:0] $end
      $var wire 1 4 spiClkReg $end
      $var wire 1 Y! state $end
      $var wire 8 Z! spiShiftReg [7:0] $end
      $var wire 3 [! spiBitCounter [2:0] $end
      $var wire 1 7 spiDC $end
      $var wire 1 6 spiCS $end
      $var wire 1 \! busy $end
      $var wire 8 ]! txData [7:0] $end
      $var wire 1 ^! txValid $end
      $var wire 1 _! txIsData $end
     $upscope $end
    $upscope $end
    $scope module memAdapter $end
     $var wire 1 .! io_mem_valid $end
     $var wire 1 /! io_mem_ready $end
     $var wire 32 I io_mem_addr [31:0] $end
     $var wire 32 J io_mem_wdata [31:0] $end
     $var wire 4 `! io_mem_wstrb [3:0] $end
     $var wire 32 + io_mem_rdata [31:0] $end
     $var wire 32 I io_reg_addr [31:0] $end
     $var wire 32 J io_reg_wdata [31:0] $end
     $var wire 32 + io_reg_rdata [31:0] $end
     $var wire 1 ,! io_reg_wen $end
     $var wire 1 -! io_reg_ren $end
     $var wire 1 .! io_reg_valid $end
     $var wire 1 /! io_reg_ready $end
    $upscope $end
    $scope module psram $end
     $var wire 1 y$ clock $end
     $var wire 1 * reset $end
     $var wire 1 A! io_reg_wen $end
     $var wire 1 B! io_reg_ren $end
     $var wire 32 I io_reg_addr [31:0] $end
     $var wire 32 J io_reg_wdata [31:0] $end
     $var wire 32 @! io_reg_rdata [31:0] $end
     $var wire 1 B io_spi_clk $end
     $var wire 1 C io_spi_cs $end
     $var wire 1 D io_spi_mosi $end
     $var wire 1 ' io_spi_miso $end
     $var wire 1 E io_spi_sio2_out $end
     $var wire 1 F io_spi_sio2_oe $end
     $var wire 1 ( io_spi_sio2_in $end
     $var wire 1 G io_spi_sio3_out $end
     $var wire 1 H io_spi_sio3_oe $end
     $var wire 1 ) io_spi_sio3_in $end
     $var wire 8 a! cmdReg [7:0] $end
     $var wire 24 b! addrReg [23:0] $end
     $var wire 32 c! dataReg [31:0] $end
     $var wire 32 d! ctrlReg [31:0] $end
     $var wire 32 e! statusReg [31:0] $end
     $var wire 32 f! configReg [31:0] $end
     $var wire 3 g! state [2:0] $end
     $var wire 1 h! clkDiv $end
     $var wire 1 i! spiClk $end
     $var wire 1 j! spiClkEn $end
     $var wire 6 k! bitCnt [5:0] $end
     $var wire 32 l! shiftReg [31:0] $end
     $var wire 32 m! dataOut [31:0] $end
     $var wire 1 D mosiReg $end
     $var wire 1 C csReg $end
     $var wire 1 E sio2OutReg $end
     $var wire 1 F sio2OeReg $end
     $var wire 1 G sio3OutReg $end
     $var wire 1 H sio3OeReg $end
    $upscope $end
    $scope module riscv $end
     $var wire 1 }$ ENABLE_COUNTERS [0:0] $end
     $var wire 1 }$ ENABLE_COUNTERS64 [0:0] $end
     $var wire 1 }$ ENABLE_REGS_16_31 [0:0] $end
     $var wire 1 }$ ENABLE_REGS_DUALPORT [0:0] $end
     $var wire 1 ~$ LATCHED_MEM_RDATA [0:0] $end
     $var wire 1 }$ TWO_STAGE_SHIFT [0:0] $end
     $var wire 1 ~$ BARREL_SHIFTER [0:0] $end
     $var wire 1 ~$ TWO_CYCLE_COMPARE [0:0] $end
     $var wire 1 ~$ TWO_CYCLE_ALU [0:0] $end
     $var wire 1 ~$ COMPRESSED_ISA [0:0] $end
     $var wire 1 }$ CATCH_MISALIGN [0:0] $end
     $var wire 1 }$ CATCH_ILLINSN [0:0] $end
     $var wire 1 ~$ ENABLE_PCPI [0:0] $end
     $var wire 1 ~$ ENABLE_MUL [0:0] $end
     $var wire 1 ~$ ENABLE_FAST_MUL [0:0] $end
     $var wire 1 ~$ ENABLE_DIV [0:0] $end
     $var wire 1 ~$ ENABLE_IRQ [0:0] $end
     $var wire 1 }$ ENABLE_IRQ_QREGS [0:0] $end
     $var wire 1 }$ ENABLE_IRQ_TIMER [0:0] $end
     $var wire 1 ~$ ENABLE_TRACE [0:0] $end
     $var wire 1 ~$ REGS_INIT_ZERO [0:0] $end
     $var wire 32 !% MASKED_IRQ [31:0] $end
     $var wire 32 "% LATCHED_IRQ [31:0] $end
     $var wire 32 !% PROGADDR_RESET [31:0] $end
     $var wire 32 #% PROGADDR_IRQ [31:0] $end
     $var wire 32 "% STACKADDR [31:0] $end
     $var wire 1 y$ clk $end
     $var wire 1 # resetn $end
     $var wire 1 : trap $end
     $var wire 1 .! mem_valid $end
     $var wire 1 n! mem_instr $end
     $var wire 1 /! mem_ready $end
     $var wire 32 I mem_addr [31:0] $end
     $var wire 32 J mem_wdata [31:0] $end
     $var wire 4 `! mem_wstrb [3:0] $end
     $var wire 32 + mem_rdata [31:0] $end
     $var wire 1 , mem_la_read $end
     $var wire 1 - mem_la_write $end
     $var wire 32 o! mem_la_addr [31:0] $end
     $var wire 32 p! mem_la_wdata [31:0] $end
     $var wire 4 q! mem_la_wstrb [3:0] $end
     $var wire 1 r! pcpi_valid $end
     $var wire 32 s! pcpi_insn [31:0] $end
     $var wire 32 t! pcpi_rs1 [31:0] $end
     $var wire 32 u! pcpi_rs2 [31:0] $end
     $var wire 1 $% pcpi_wr $end
     $var wire 32 %% pcpi_rd [31:0] $end
     $var wire 1 &% pcpi_wait $end
     $var wire 1 '% pcpi_ready $end
     $var wire 32 v! irq [31:0] $end
     $var wire 32 w! eoi [31:0] $end
     $var wire 1 x! trace_valid $end
     $var wire 36 y! trace_data [35:0] $end
     $var wire 32 (% irq_timer [31:0] $end
     $var wire 32 )% irq_ebreak [31:0] $end
     $var wire 32 *% irq_buserror [31:0] $end
     $var wire 32 +% irqregs_offset [31:0] $end
     $var wire 32 +% regfile_size [31:0] $end
     $var wire 32 ,% regindex_bits [31:0] $end
     $var wire 1 ~$ WITH_PCPI [0:0] $end
     $var wire 36 -% TRACE_BRANCH [35:0] $end
     $var wire 36 /% TRACE_ADDR [35:0] $end
     $var wire 36 1% TRACE_IRQ [35:0] $end
     $var wire 64 {! count_cycle [63:0] $end
     $var wire 64 }! count_instr [63:0] $end
     $var wire 32 !" reg_pc [31:0] $end
     $var wire 32 "" reg_next_pc [31:0] $end
     $var wire 32 t! reg_op1 [31:0] $end
     $var wire 32 u! reg_op2 [31:0] $end
     $var wire 32 #" reg_out [31:0] $end
     $var wire 5 $" reg_sh [4:0] $end
     $var wire 32 %" next_insn_opcode [31:0] $end
     $var wire 32 &" dbg_insn_opcode [31:0] $end
     $var wire 32 '" dbg_insn_addr [31:0] $end
     $var wire 1 .! dbg_mem_valid $end
     $var wire 1 n! dbg_mem_instr $end
     $var wire 1 /! dbg_mem_ready $end
     $var wire 32 I dbg_mem_addr [31:0] $end
     $var wire 32 J dbg_mem_wdata [31:0] $end
     $var wire 4 `! dbg_mem_wstrb [3:0] $end
     $var wire 32 + dbg_mem_rdata [31:0] $end
     $var wire 32 (" next_pc [31:0] $end
     $var wire 1 )" irq_delay $end
     $var wire 1 *" irq_active $end
     $var wire 32 +" irq_mask [31:0] $end
     $var wire 32 ," irq_pending [31:0] $end
     $var wire 32 -" timer [31:0] $end
     $var wire 32 ." cpuregs[0] [31:0] $end
     $var wire 32 /" cpuregs[1] [31:0] $end
     $var wire 32 0" cpuregs[2] [31:0] $end
     $var wire 32 1" cpuregs[3] [31:0] $end
     $var wire 32 2" cpuregs[4] [31:0] $end
     $var wire 32 3" cpuregs[5] [31:0] $end
     $var wire 32 4" cpuregs[6] [31:0] $end
     $var wire 32 5" cpuregs[7] [31:0] $end
     $var wire 32 6" cpuregs[8] [31:0] $end
     $var wire 32 7" cpuregs[9] [31:0] $end
     $var wire 32 8" cpuregs[10] [31:0] $end
     $var wire 32 9" cpuregs[11] [31:0] $end
     $var wire 32 :" cpuregs[12] [31:0] $end
     $var wire 32 ;" cpuregs[13] [31:0] $end
     $var wire 32 <" cpuregs[14] [31:0] $end
     $var wire 32 =" cpuregs[15] [31:0] $end
     $var wire 32 >" cpuregs[16] [31:0] $end
     $var wire 32 ?" cpuregs[17] [31:0] $end
     $var wire 32 @" cpuregs[18] [31:0] $end
     $var wire 32 A" cpuregs[19] [31:0] $end
     $var wire 32 B" cpuregs[20] [31:0] $end
     $var wire 32 C" cpuregs[21] [31:0] $end
     $var wire 32 D" cpuregs[22] [31:0] $end
     $var wire 32 E" cpuregs[23] [31:0] $end
     $var wire 32 F" cpuregs[24] [31:0] $end
     $var wire 32 G" cpuregs[25] [31:0] $end
     $var wire 32 H" cpuregs[26] [31:0] $end
     $var wire 32 I" cpuregs[27] [31:0] $end
     $var wire 32 J" cpuregs[28] [31:0] $end
     $var wire 32 K" cpuregs[29] [31:0] $end
     $var wire 32 L" cpuregs[30] [31:0] $end
     $var wire 32 M" cpuregs[31] [31:0] $end
     $var wire 32 3% i [31:0] $end
     $var wire 1 4% pcpi_mul_wr $end
     $var wire 32 !% pcpi_mul_rd [31:0] $end
     $var wire 1 4% pcpi_mul_wait $end
     $var wire 1 4% pcpi_mul_ready $end
     $var wire 1 4% pcpi_div_wr $end
     $var wire 32 !% pcpi_div_rd [31:0] $end
     $var wire 1 4% pcpi_div_wait $end
     $var wire 1 4% pcpi_div_ready $end
     $var wire 1 4% pcpi_int_wr $end
     $var wire 32 !% pcpi_int_rd [31:0] $end
     $var wire 1 4% pcpi_int_wait $end
     $var wire 1 4% pcpi_int_ready $end
     $var wire 2 N" mem_state [1:0] $end
     $var wire 2 O" mem_wordsize [1:0] $end
     $var wire 32 . mem_rdata_word [31:0] $end
     $var wire 32 P" mem_rdata_q [31:0] $end
     $var wire 1 Q" mem_do_prefetch $end
     $var wire 1 R" mem_do_rinst $end
     $var wire 1 S" mem_do_rdata $end
     $var wire 1 T" mem_do_wdata $end
     $var wire 1 U" mem_xfer $end
     $var wire 1 V" mem_la_secondword $end
     $var wire 1 W" mem_la_firstword_reg $end
     $var wire 1 X" last_mem_valid $end
     $var wire 1 4% mem_la_firstword $end
     $var wire 1 4% mem_la_firstword_xfer $end
     $var wire 1 Y" prefetched_high_word $end
     $var wire 1 / clear_prefetched_high_word $end
     $var wire 16 5% mem_16bit_buffer [15:0] $end
     $var wire 32 0 mem_rdata_latched_noshuffle [31:0] $end
     $var wire 32 0 mem_rdata_latched [31:0] $end
     $var wire 1 4% mem_la_use_prefetched_high_word $end
     $var wire 1 Z" mem_busy $end
     $var wire 1 1 mem_done $end
     $var wire 1 [" instr_lui $end
     $var wire 1 \" instr_auipc $end
     $var wire 1 ]" instr_jal $end
     $var wire 1 ^" instr_jalr $end
     $var wire 1 _" instr_beq $end
     $var wire 1 `" instr_bne $end
     $var wire 1 a" instr_blt $end
     $var wire 1 b" instr_bge $end
     $var wire 1 c" instr_bltu $end
     $var wire 1 d" instr_bgeu $end
     $var wire 1 e" instr_lb $end
     $var wire 1 f" instr_lh $end
     $var wire 1 g" instr_lw $end
     $var wire 1 h" instr_lbu $end
     $var wire 1 i" instr_lhu $end
     $var wire 1 j" instr_sb $end
     $var wire 1 k" instr_sh $end
     $var wire 1 l" instr_sw $end
     $var wire 1 m" instr_addi $end
     $var wire 1 n" instr_slti $end
     $var wire 1 o" instr_sltiu $end
     $var wire 1 p" instr_xori $end
     $var wire 1 q" instr_ori $end
     $var wire 1 r" instr_andi $end
     $var wire 1 s" instr_slli $end
     $var wire 1 t" instr_srli $end
     $var wire 1 u" instr_srai $end
     $var wire 1 v" instr_add $end
     $var wire 1 w" instr_sub $end
     $var wire 1 x" instr_sll $end
     $var wire 1 y" instr_slt $end
     $var wire 1 z" instr_sltu $end
     $var wire 1 {" instr_xor $end
     $var wire 1 |" instr_srl $end
     $var wire 1 }" instr_sra $end
     $var wire 1 ~" instr_or $end
     $var wire 1 !# instr_and $end
     $var wire 1 "# instr_rdcycle $end
     $var wire 1 ## instr_rdcycleh $end
     $var wire 1 $# instr_rdinstr $end
     $var wire 1 %# instr_rdinstrh $end
     $var wire 1 &# instr_ecall_ebreak $end
     $var wire 1 '# instr_fence $end
     $var wire 1 (# instr_getq $end
     $var wire 1 )# instr_setq $end
     $var wire 1 *# instr_retirq $end
     $var wire 1 +# instr_maskirq $end
     $var wire 1 ,# instr_waitirq $end
     $var wire 1 -# instr_timer $end
     $var wire 1 .# instr_trap $end
     $var wire 5 /# decoded_rd [4:0] $end
     $var wire 5 0# decoded_rs1 [4:0] $end
     $var wire 5 1# decoded_rs2 [4:0] $end
     $var wire 32 2# decoded_imm [31:0] $end
     $var wire 32 3# decoded_imm_j [31:0] $end
     $var wire 1 4# decoder_trigger $end
     $var wire 1 5# decoder_trigger_q $end
     $var wire 1 6# decoder_pseudo_trigger $end
     $var wire 1 7# decoder_pseudo_trigger_q $end
     $var wire 1 8# compressed_instr $end
     $var wire 1 9# is_lui_auipc_jal $end
     $var wire 1 :# is_lb_lh_lw_lbu_lhu $end
     $var wire 1 ;# is_slli_srli_srai $end
     $var wire 1 <# is_jalr_addi_slti_sltiu_xori_ori_andi $end
     $var wire 1 =# is_sb_sh_sw $end
     $var wire 1 ># is_sll_srl_sra $end
     $var wire 1 ?# is_lui_auipc_jal_jalr_addi_add_sub $end
     $var wire 1 @# is_slti_blt_slt $end
     $var wire 1 A# is_sltiu_bltu_sltu $end
     $var wire 1 B# is_beq_bne_blt_bge_bltu_bgeu $end
     $var wire 1 C# is_lbu_lhu_lw $end
     $var wire 1 D# is_alu_reg_imm $end
     $var wire 1 E# is_alu_reg_reg $end
     $var wire 1 F# is_compare $end
     $var wire 1 G# is_rdcycle_rdcycleh_rdinstr_rdinstrh $end
     $var wire 64 H# new_ascii_instr [63:0] $end
     $var wire 64 J# dbg_ascii_instr [63:0] $end
     $var wire 32 L# dbg_insn_imm [31:0] $end
     $var wire 5 M# dbg_insn_rs1 [4:0] $end
     $var wire 5 N# dbg_insn_rs2 [4:0] $end
     $var wire 5 O# dbg_insn_rd [4:0] $end
     $var wire 32 P# dbg_rs1val [31:0] $end
     $var wire 32 Q# dbg_rs2val [31:0] $end
     $var wire 1 R# dbg_rs1val_valid $end
     $var wire 1 S# dbg_rs2val_valid $end
     $var wire 64 T# q_ascii_instr [63:0] $end
     $var wire 32 V# q_insn_imm [31:0] $end
     $var wire 32 W# q_insn_opcode [31:0] $end
     $var wire 5 X# q_insn_rs1 [4:0] $end
     $var wire 5 Y# q_insn_rs2 [4:0] $end
     $var wire 5 Z# q_insn_rd [4:0] $end
     $var wire 1 [# dbg_next $end
     $var wire 1 \# launch_next_insn $end
     $var wire 1 ]# dbg_valid_insn $end
     $var wire 64 ^# cached_ascii_instr [63:0] $end
     $var wire 32 `# cached_insn_imm [31:0] $end
     $var wire 32 a# cached_insn_opcode [31:0] $end
     $var wire 5 b# cached_insn_rs1 [4:0] $end
     $var wire 5 c# cached_insn_rs2 [4:0] $end
     $var wire 5 d# cached_insn_rd [4:0] $end
     $var wire 8 6% cpu_state_trap [7:0] $end
     $var wire 8 7% cpu_state_fetch [7:0] $end
     $var wire 8 8% cpu_state_ld_rs1 [7:0] $end
     $var wire 8 9% cpu_state_ld_rs2 [7:0] $end
     $var wire 8 :% cpu_state_exec [7:0] $end
     $var wire 8 ;% cpu_state_shift [7:0] $end
     $var wire 8 <% cpu_state_stmem [7:0] $end
     $var wire 8 =% cpu_state_ldmem [7:0] $end
     $var wire 8 e# cpu_state [7:0] $end
     $var wire 2 f# irq_state [1:0] $end
     $var wire 128 g# dbg_ascii_state [127:0] $end
     $var wire 1 k# set_mem_do_rinst $end
     $var wire 1 l# set_mem_do_rdata $end
     $var wire 1 m# set_mem_do_wdata $end
     $var wire 1 n# latched_store $end
     $var wire 1 o# latched_stalu $end
     $var wire 1 p# latched_branch $end
     $var wire 1 q# latched_compr $end
     $var wire 1 r# latched_trace $end
     $var wire 1 s# latched_is_lu $end
     $var wire 1 t# latched_is_lh $end
     $var wire 1 u# latched_is_lb $end
     $var wire 5 v# latched_rd [4:0] $end
     $var wire 32 w# current_pc [31:0] $end
     $var wire 4 >% pcpi_timeout_counter [3:0] $end
     $var wire 1 x# pcpi_timeout $end
     $var wire 32 y# next_irq_pending [31:0] $end
     $var wire 1 z# do_waitirq $end
     $var wire 32 {# alu_out [31:0] $end
     $var wire 32 |# alu_out_q [31:0] $end
     $var wire 1 }# alu_out_0 $end
     $var wire 1 ~# alu_out_0_q $end
     $var wire 1 !$ alu_wait $end
     $var wire 1 "$ alu_wait_2 $end
     $var wire 32 #$ alu_add_sub [31:0] $end
     $var wire 32 $$ alu_shl [31:0] $end
     $var wire 32 %$ alu_shr [31:0] $end
     $var wire 1 &$ alu_eq $end
     $var wire 1 '$ alu_ltu $end
     $var wire 1 ($ alu_lts $end
     $var wire 1 )$ clear_prefetched_high_word_q $end
     $var wire 1 *$ cpuregs_write $end
     $var wire 32 +$ cpuregs_wrdata [31:0] $end
     $var wire 32 ,$ cpuregs_rs1 [31:0] $end
     $var wire 32 -$ cpuregs_rs2 [31:0] $end
     $var wire 5 ?% decoded_rs [4:0] $end
    $upscope $end
    $scope module uart $end
     $var wire 1 y$ clock $end
     $var wire 1 * reset $end
     $var wire 32 I io_reg_addr [31:0] $end
     $var wire 32 J io_reg_wdata [31:0] $end
     $var wire 32 0! io_reg_rdata [31:0] $end
     $var wire 1 1! io_reg_wen $end
     $var wire 1 2! io_reg_ren $end
     $var wire 1 3! io_reg_valid $end
     $var wire 1 2 io_tx $end
     $var wire 1 $ io_rx $end
     $var wire 1 = io_tx_irq $end
     $var wire 1 > io_rx_irq $end
     $scope module uart $end
      $var wire 1 y$ clock $end
      $var wire 1 * reset $end
      $var wire 32 I io_addr [31:0] $end
      $var wire 32 J io_wdata [31:0] $end
      $var wire 32 0! io_rdata [31:0] $end
      $var wire 1 1! io_wen $end
      $var wire 1 2! io_ren $end
      $var wire 1 3! io_valid $end
      $var wire 1 2 io_tx $end
      $var wire 1 $ io_rx $end
      $var wire 1 = io_tx_irq $end
      $var wire 1 > io_rx_irq $end
      $var wire 32 .$ control [31:0] $end
      $var wire 32 /$ baudDiv [31:0] $end
      $var wire 32 0$ baudCounter [31:0] $end
      $var wire 1 1$ baudTick $end
      $var wire 2 2$ txState [1:0] $end
      $var wire 4 3$ txBitCounter [3:0] $end
      $var wire 8 4$ txShiftReg [7:0] $end
      $var wire 1 2 txReg $end
      $var wire 2 5$ rxState [1:0] $end
      $var wire 4 6$ rxBitCounter [3:0] $end
      $var wire 8 7$ rxShiftReg [7:0] $end
      $var wire 1 8$ rxSync_REG $end
      $var wire 1 9$ rxSync $end
      $var wire 32 :$ rxBaudCounter [31:0] $end
      $var wire 1 ;$ rxBaudTick $end
      $scope module rxFifo $end
       $var wire 1 y$ clock $end
       $var wire 1 * reset $end
       $var wire 1 <$ io_enq_ready $end
       $var wire 1 =$ io_enq_valid $end
       $var wire 8 >$ io_enq_bits [7:0] $end
       $var wire 1 ?$ io_deq_ready $end
       $var wire 1 @$ io_deq_valid $end
       $var wire 8 A$ io_deq_bits [7:0] $end
       $var wire 4 B$ enq_ptr_value [3:0] $end
       $var wire 4 C$ deq_ptr_value [3:0] $end
       $var wire 1 D$ maybe_full $end
       $var wire 1 E$ ptr_match $end
       $var wire 1 F$ empty $end
       $var wire 1 G$ full $end
       $var wire 1 H$ do_enq $end
       $scope module ram_ext $end
        $var wire 4 C$ R0_addr [3:0] $end
        $var wire 1 @% R0_en $end
        $var wire 1 y$ R0_clk $end
        $var wire 8 A$ R0_data [7:0] $end
        $var wire 4 B$ W0_addr [3:0] $end
        $var wire 1 H$ W0_en $end
        $var wire 1 y$ W0_clk $end
        $var wire 8 >$ W0_data [7:0] $end
        $var wire 8 I$ Memory[0] [7:0] $end
        $var wire 8 J$ Memory[1] [7:0] $end
        $var wire 8 K$ Memory[2] [7:0] $end
        $var wire 8 L$ Memory[3] [7:0] $end
        $var wire 8 M$ Memory[4] [7:0] $end
        $var wire 8 N$ Memory[5] [7:0] $end
        $var wire 8 O$ Memory[6] [7:0] $end
        $var wire 8 P$ Memory[7] [7:0] $end
        $var wire 8 Q$ Memory[8] [7:0] $end
        $var wire 8 R$ Memory[9] [7:0] $end
        $var wire 8 S$ Memory[10] [7:0] $end
        $var wire 8 T$ Memory[11] [7:0] $end
        $var wire 8 U$ Memory[12] [7:0] $end
        $var wire 8 V$ Memory[13] [7:0] $end
        $var wire 8 W$ Memory[14] [7:0] $end
        $var wire 8 X$ Memory[15] [7:0] $end
       $upscope $end
       $scope module unnamedblk1 $end
        $var wire 1 Y$ do_deq $end
       $upscope $end
      $upscope $end
      $scope module txFifo $end
       $var wire 1 y$ clock $end
       $var wire 1 * reset $end
       $var wire 1 Z$ io_enq_ready $end
       $var wire 1 [$ io_enq_valid $end
       $var wire 8 \$ io_enq_bits [7:0] $end
       $var wire 1 ]$ io_deq_ready $end
       $var wire 1 ^$ io_deq_valid $end
       $var wire 8 _$ io_deq_bits [7:0] $end
       $var wire 4 `$ enq_ptr_value [3:0] $end
       $var wire 4 a$ deq_ptr_value [3:0] $end
       $var wire 1 b$ maybe_full $end
       $var wire 1 c$ ptr_match $end
       $var wire 1 d$ empty $end
       $var wire 1 e$ full $end
       $var wire 1 f$ do_enq $end
       $scope module ram_ext $end
        $var wire 4 a$ R0_addr [3:0] $end
        $var wire 1 @% R0_en $end
        $var wire 1 y$ R0_clk $end
        $var wire 8 _$ R0_data [7:0] $end
        $var wire 4 `$ W0_addr [3:0] $end
        $var wire 1 f$ W0_en $end
        $var wire 1 y$ W0_clk $end
        $var wire 8 \$ W0_data [7:0] $end
        $var wire 8 g$ Memory[0] [7:0] $end
        $var wire 8 h$ Memory[1] [7:0] $end
        $var wire 8 i$ Memory[2] [7:0] $end
        $var wire 8 j$ Memory[3] [7:0] $end
        $var wire 8 k$ Memory[4] [7:0] $end
        $var wire 8 l$ Memory[5] [7:0] $end
        $var wire 8 m$ Memory[6] [7:0] $end
        $var wire 8 n$ Memory[7] [7:0] $end
        $var wire 8 o$ Memory[8] [7:0] $end
        $var wire 8 p$ Memory[9] [7:0] $end
        $var wire 8 q$ Memory[10] [7:0] $end
        $var wire 8 r$ Memory[11] [7:0] $end
        $var wire 8 s$ Memory[12] [7:0] $end
        $var wire 8 t$ Memory[13] [7:0] $end
        $var wire 8 u$ Memory[14] [7:0] $end
        $var wire 8 v$ Memory[15] [7:0] $end
       $upscope $end
       $scope module unnamedblk1 $end
        $var wire 1 w$ do_deq $end
       $upscope $end
      $upscope $end
      $scope module unnamedblk1 $end
       $var wire 1 x$ rxHalfBaudTick $end
      $upscope $end
     $upscope $end
    $upscope $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
1$
b0000000000000000 %
0&
0'
0(
0)
1*
b00000000000000000000000000000000 +
0,
0-
b00000000000000000000000000000000 .
0/
b00000000000000000000000000000000 0
01
02
b0000000000000000 3
04
05
06
07
08
09
0:
0;
0<
0=
0>
0?
0@
0A
0B
0C
0D
0E
0F
0G
0H
b00000000000000000000000000000000 I
b00000000000000000000000000000000 J
b00000000000000000000000000000000 K
0L
0M
0N
b00000000000000000000000000000000 O
b00000000000000000000000000000000 P
b00000000000000000000000000000000 Q
b00000000000000000000000000000000 R
b00000000000000000000000000000000 S
b00000000000000000000000000000000 T
b00000000000000000000000000000000 U
b00 V
b00000000 W
b00000000 X
b00000000 Y
b00000000000000000000000000000000 Z
b000 [
b11000000 \
0]
b00000000000000000000000000000000 ^
b00000000 _
0`
b00000000000000000000000000000000 a
0b
0c
b00000000000000000000000000000000 d
b00000000 e
0f
b00000000000000000000000000000000 g
0h
b00000000 i
b00 j
b01000000 k
0l
b00 m
0n
b00 o
b00000000000000000000000000000000 p
0q
0r
0s
b00000000000000000000000000000000 t
b00000000000000000000000000000000 u
b00000000000000000000000000000000 v
b00000000000000000000000000000000 w
b00 x
b0000 y
b0000 z
b0000 {
b00000000000000000000000000000000 |
b000000 }
0~
b00000000000000000000000000000000 !!
b000000 "!
0#!
b000000 $!
b00000000000000000000000000000000 %!
0&!
0'!
b00000000000000000000000000000000 (!
b000000 )!
0*!
b00000000000000000000000000000000 +!
0,!
0-!
0.!
1/!
b00000000000000000000000000000000 0!
01!
02!
03!
b00000000000000000000000000000000 4!
05!
06!
07!
18!
09!
0:!
0;!
b00000000000000000000000000000000 <!
0=!
0>!
0?!
b00000000000000000000000000000000 @!
0A!
0B!
0C!
0D!
0E!
0F!
0G!
0H!
0I!
b00000000 J!
b000000000000000000000000 K!
b00000000000000000000000000000000 L!
0M!
0N!
b00000000 O!
b000 P!
b00000000 Q!
b00000000000000000000000000000000 R!
0S!
0T!
0U!
0V!
b00000000000000000000000000000000 W!
b00000000 X!
0Y!
b00000000 Z!
b000 [!
0\!
b00000000 ]!
0^!
0_!
b0000 `!
b00000000 a!
b000000000000000000000000 b!
b00000000000000000000000000000000 c!
b00000000000000000000000000000000 d!
b00000000000000000000000000000000 e!
b00000000000000000000000000000000 f!
b000 g!
0h!
0i!
0j!
b000000 k!
b00000000000000000000000000000000 l!
b00000000000000000000000000000000 m!
0n!
b00000000000000000000000000000000 o!
b00000000000000000000000000000000 p!
b1111 q!
0r!
b00000000000000000000000000000000 s!
b00000000000000000000000000000000 t!
b00000000000000000000000000000000 u!
b00000000000000000000000000000000 v!
b00000000000000000000000000000000 w!
0x!
b000000000000000000000000000000000000 y!
b0000000000000000000000000000000000000000000000000000000000000000 {!
b0000000000000000000000000000000000000000000000000000000000000000 }!
b00000000000000000000000000000000 !"
b00000000000000000000000000000000 ""
b00000000000000000000000000000000 #"
b00000 $"
b00000000000000000000000000000000 %"
b00000000000000000000000000000000 &"
b00000000000000000000000000000000 '"
b00000000000000000000000000000000 ("
0)"
0*"
b00000000000000000000000000000000 +"
b00000000000000000000000000000000 ,"
b00000000000000000000000000000000 -"
b00000000000000000000000000000000 ."
b00000000000000000000000000000000 /"
b00000000000000000000000000000000 0"
b00000000000000000000000000000000 1"
b00000000000000000000000000000000 2"
b00000000000000000000000000000000 3"
b00000000000000000000000000000000 4"
b00000000000000000000000000000000 5"
b00000000000000000000000000000000 6"
b00000000000000000000000000000000 7"
b00000000000000000000000000000000 8"
b00000000000000000000000000000000 9"
b00000000000000000000000000000000 :"
b00000000000000000000000000000000 ;"
b00000000000000000000000000000000 <"
b00000000000000000000000000000000 ="
b00000000000000000000000000000000 >"
b00000000000000000000000000000000 ?"
b00000000000000000000000000000000 @"
b00000000000000000000000000000000 A"
b00000000000000000000000000000000 B"
b00000000000000000000000000000000 C"
b00000000000000000000000000000000 D"
b00000000000000000000000000000000 E"
b00000000000000000000000000000000 F"
b00000000000000000000000000000000 G"
b00000000000000000000000000000000 H"
b00000000000000000000000000000000 I"
b00000000000000000000000000000000 J"
b00000000000000000000000000000000 K"
b00000000000000000000000000000000 L"
b00000000000000000000000000000000 M"
b00 N"
b00 O"
b00000000000000000000000000000000 P"
0Q"
0R"
0S"
0T"
0U"
0V"
0W"
0X"
0Y"
0Z"
0["
0\"
0]"
0^"
0_"
0`"
0a"
0b"
0c"
0d"
0e"
0f"
0g"
0h"
0i"
0j"
0k"
0l"
0m"
0n"
0o"
0p"
0q"
0r"
0s"
0t"
0u"
0v"
0w"
0x"
0y"
0z"
0{"
0|"
0}"
0~"
0!#
0"#
0##
0$#
0%#
0&#
0'#
0(#
0)#
0*#
0+#
0,#
0-#
1.#
b00000 /#
b00000 0#
b00000 1#
b00000000000000000000000000000000 2#
b00000000000000000000000000000000 3#
04#
05#
06#
07#
08#
09#
0:#
0;#
0<#
0=#
0>#
0?#
0@#
0A#
0B#
0C#
0D#
0E#
0F#
0G#
b0000000000000000000000000000000000000000000000000000000000000000 H#
b0000000000000000000000000000000000000000000000000000000000000000 J#
b00000000000000000000000000000000 L#
b00000 M#
b00000 N#
b00000 O#
b00000000000000000000000000000000 P#
b00000000000000000000000000000000 Q#
0R#
0S#
b0000000000000000000000000000000000000000000000000000000000000000 T#
b00000000000000000000000000000000 V#
b00000000000000000000000000000000 W#
b00000 X#
b00000 Y#
b00000 Z#
0[#
0\#
0]#
b0000000000000000000000000000000000000000000000000000000000000000 ^#
b00000000000000000000000000000000 `#
b00000000000000000000000000000000 a#
b00000 b#
b00000 c#
b00000 d#
b00000000 e#
b00 f#
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 g#
0k#
0l#
0m#
0n#
0o#
0p#
0q#
0r#
0s#
0t#
0u#
b00000 v#
b00000000000000000000000000000000 w#
0x#
b00000000000000000000000000000000 y#
0z#
b00000000000000000000000000000000 {#
b00000000000000000000000000000000 |#
0}#
0~#
0!$
0"$
b00000000000000000000000000000000 #$
b00000000000000000000000000000000 $$
b00000000000000000000000000000000 %$
1&$
0'$
0($
0)$
0*$
b00000000000000000000000000000000 +$
b00000000000000000000000000000000 ,$
b00000000000000000000000000000000 -$
b00000000000000000000000000000000 .$
b00000000000000000000000000000000 /$
b00000000000000000000000000000000 0$
01$
b00 2$
b0000 3$
b00000000 4$
b00 5$
b0000 6$
b00000000 7$
08$
09$
b00000000000000000000000000000000 :$
0;$
1<$
0=$
b00000000 >$
0?$
0@$
b00000000 A$
b0000 B$
b0000 C$
0D$
1E$
1F$
0G$
0H$
b00000000 I$
b00000000 J$
b00000000 K$
b00000000 L$
b00000000 M$
b00000000 N$
b00000000 O$
b00000000 P$
b00000000 Q$
b00000000 R$
b00000000 S$
b00000000 T$
b00000000 U$
b00000000 V$
b00000000 W$
b00000000 X$
0Y$
1Z$
0[$
b00000000 \$
0]$
0^$
b00000000 _$
b0000 `$
b0000 a$
0b$
1c$
1d$
0e$
0f$
b00000000 g$
b00000000 h$
b00000000 i$
b00000000 j$
b00000000 k$
b00000000 l$
b00000000 m$
b00000000 n$
b00000000 o$
b00000000 p$
b00000000 q$
b00000000 r$
b00000000 s$
b00000000 t$
b00000000 u$
b00000000 v$
0w$
0x$
0y$
b00000000000000000000000000000000 z$
r10 {$
1}$
0~$
b00000000000000000000000000000000 !%
b11111111111111111111111111111111 "%
b00000000000000000000000000010000 #%
0$%
b00000000000000000000000000000000 %%
0&%
0'%
b00000000000000000000000000000000 (%
b00000000000000000000000000000001 )%
b00000000000000000000000000000010 *%
b00000000000000000000000000100000 +%
b00000000000000000000000000000101 ,%
b000100000000000000000000000000000000 -%
b001000000000000000000000000000000000 /%
b100000000000000000000000000000000000 1%
b00000000000000000000000000000000 3%
04%
b0000000000000000 5%
b10000000 6%
b01000000 7%
b00100000 8%
b00010000 9%
b00001000 :%
b00000100 ;%
b00000010 <%
b00000001 =%
b0000 >%
b00000 ?%
1@%
#5000
12
16
1@
1C
b00000000000000000000000000001000 R
b00000000000000000000000000001000 v
b11111111111111111111111111111111 +"
b01000000 e#
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110011001100101011101000110001101101000 g#
b00000000000000000000001101100100 /$
18$
1y$
#10000
0y$
#15000
19$
1y$
#20000
0y$
#25000
1y$
#30000
0y$
#35000
1y$
#40000
0y$
#45000
1y$
#50000
0y$
#55000
1y$
#60000
0y$
#65000
1y$
#70000
0y$
#75000
1y$
#80000
0y$
#85000
1y$
#90000
0y$
#95000
1y$
#99999
