{
  "module_name": "vega10_enum.h",
  "hash_id": "3b23c61a6e6222117b761f02b4f3b13777d1f470ee39f589fa96bec9ab8ab013",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/include/vega10_enum.h",
  "human_readable_source": " \n#if !defined (_vega10_ENUM_HEADER)\n#define _vega10_ENUM_HEADER\n\n#ifndef _DRIVER_BUILD\n#ifndef GL_ZERO\n#define GL__ZERO                      BLEND_ZERO\n#define GL__ONE                       BLEND_ONE\n#define GL__SRC_COLOR                 BLEND_SRC_COLOR\n#define GL__ONE_MINUS_SRC_COLOR       BLEND_ONE_MINUS_SRC_COLOR\n#define GL__DST_COLOR                 BLEND_DST_COLOR\n#define GL__ONE_MINUS_DST_COLOR       BLEND_ONE_MINUS_DST_COLOR\n#define GL__SRC_ALPHA                 BLEND_SRC_ALPHA\n#define GL__ONE_MINUS_SRC_ALPHA       BLEND_ONE_MINUS_SRC_ALPHA\n#define GL__DST_ALPHA                 BLEND_DST_ALPHA\n#define GL__ONE_MINUS_DST_ALPHA       BLEND_ONE_MINUS_DST_ALPHA\n#define GL__SRC_ALPHA_SATURATE        BLEND_SRC_ALPHA_SATURATE\n#define GL__CONSTANT_COLOR            BLEND_CONSTANT_COLOR\n#define GL__ONE_MINUS_CONSTANT_COLOR  BLEND_ONE_MINUS_CONSTANT_COLOR\n#define GL__CONSTANT_ALPHA            BLEND_CONSTANT_ALPHA\n#define GL__ONE_MINUS_CONSTANT_ALPHA  BLEND_ONE_MINUS_CONSTANT_ALPHA\n#endif\n#endif\n\n \n\n#ifndef ENUMS_GDS_PERFCOUNT_SELECT_H\n#define ENUMS_GDS_PERFCOUNT_SELECT_H\ntypedef enum GDS_PERFCOUNT_SELECT {\n GDS_PERF_SEL_DS_ADDR_CONFL = 0,\n GDS_PERF_SEL_DS_BANK_CONFL = 1,\n GDS_PERF_SEL_WBUF_FLUSH = 2,\n GDS_PERF_SEL_WR_COMP = 3,\n GDS_PERF_SEL_WBUF_WR = 4,\n GDS_PERF_SEL_RBUF_HIT = 5,\n GDS_PERF_SEL_RBUF_MISS = 6,\n GDS_PERF_SEL_SE0_SH0_NORET = 7,\n GDS_PERF_SEL_SE0_SH0_RET = 8,\n GDS_PERF_SEL_SE0_SH0_ORD_CNT = 9,\n GDS_PERF_SEL_SE0_SH0_2COMP_REQ = 10,\n GDS_PERF_SEL_SE0_SH0_ORD_WAVE_VALID = 11,\n GDS_PERF_SEL_SE0_SH0_GDS_DATA_VALID = 12,\n GDS_PERF_SEL_SE0_SH0_GDS_STALL_BY_ORD = 13,\n GDS_PERF_SEL_SE0_SH0_GDS_WR_OP = 14,\n GDS_PERF_SEL_SE0_SH0_GDS_RD_OP = 15,\n GDS_PERF_SEL_SE0_SH0_GDS_ATOM_OP = 16,\n GDS_PERF_SEL_SE0_SH0_GDS_REL_OP = 17,\n GDS_PERF_SEL_SE0_SH0_GDS_CMPXCH_OP = 18,\n GDS_PERF_SEL_SE0_SH0_GDS_BYTE_OP = 19,\n GDS_PERF_SEL_SE0_SH0_GDS_SHORT_OP = 20,\n GDS_PERF_SEL_SE0_SH1_NORET = 21,\n GDS_PERF_SEL_SE0_SH1_RET = 22,\n GDS_PERF_SEL_SE0_SH1_ORD_CNT = 23,\n GDS_PERF_SEL_SE0_SH1_2COMP_REQ = 24,\n GDS_PERF_SEL_SE0_SH1_ORD_WAVE_VALID = 25,\n GDS_PERF_SEL_SE0_SH1_GDS_DATA_VALID = 26,\n GDS_PERF_SEL_SE0_SH1_GDS_STALL_BY_ORD = 27,\n GDS_PERF_SEL_SE0_SH1_GDS_WR_OP = 28,\n GDS_PERF_SEL_SE0_SH1_GDS_RD_OP = 29,\n GDS_PERF_SEL_SE0_SH1_GDS_ATOM_OP = 30,\n GDS_PERF_SEL_SE0_SH1_GDS_REL_OP = 31,\n GDS_PERF_SEL_SE0_SH1_GDS_CMPXCH_OP = 32,\n GDS_PERF_SEL_SE0_SH1_GDS_BYTE_OP = 33,\n GDS_PERF_SEL_SE0_SH1_GDS_SHORT_OP = 34,\n GDS_PERF_SEL_SE1_SH0_NORET = 35,\n GDS_PERF_SEL_SE1_SH0_RET = 36,\n GDS_PERF_SEL_SE1_SH0_ORD_CNT = 37,\n GDS_PERF_SEL_SE1_SH0_2COMP_REQ = 38,\n GDS_PERF_SEL_SE1_SH0_ORD_WAVE_VALID = 39,\n GDS_PERF_SEL_SE1_SH0_GDS_DATA_VALID = 40,\n GDS_PERF_SEL_SE1_SH0_GDS_STALL_BY_ORD = 41,\n GDS_PERF_SEL_SE1_SH0_GDS_WR_OP = 42,\n GDS_PERF_SEL_SE1_SH0_GDS_RD_OP = 43,\n GDS_PERF_SEL_SE1_SH0_GDS_ATOM_OP = 44,\n GDS_PERF_SEL_SE1_SH0_GDS_REL_OP = 45,\n GDS_PERF_SEL_SE1_SH0_GDS_CMPXCH_OP = 46,\n GDS_PERF_SEL_SE1_SH0_GDS_BYTE_OP = 47,\n GDS_PERF_SEL_SE1_SH0_GDS_SHORT_OP = 48,\n GDS_PERF_SEL_SE1_SH1_NORET = 49,\n GDS_PERF_SEL_SE1_SH1_RET = 50,\n GDS_PERF_SEL_SE1_SH1_ORD_CNT = 51,\n GDS_PERF_SEL_SE1_SH1_2COMP_REQ = 52,\n GDS_PERF_SEL_SE1_SH1_ORD_WAVE_VALID = 53,\n GDS_PERF_SEL_SE1_SH1_GDS_DATA_VALID = 54,\n GDS_PERF_SEL_SE1_SH1_GDS_STALL_BY_ORD = 55,\n GDS_PERF_SEL_SE1_SH1_GDS_WR_OP = 56,\n GDS_PERF_SEL_SE1_SH1_GDS_RD_OP = 57,\n GDS_PERF_SEL_SE1_SH1_GDS_ATOM_OP = 58,\n GDS_PERF_SEL_SE1_SH1_GDS_REL_OP = 59,\n GDS_PERF_SEL_SE1_SH1_GDS_CMPXCH_OP = 60,\n GDS_PERF_SEL_SE1_SH1_GDS_BYTE_OP = 61,\n GDS_PERF_SEL_SE1_SH1_GDS_SHORT_OP = 62,\n GDS_PERF_SEL_SE2_SH0_NORET = 63,\n GDS_PERF_SEL_SE2_SH0_RET = 64,\n GDS_PERF_SEL_SE2_SH0_ORD_CNT = 65,\n GDS_PERF_SEL_SE2_SH0_2COMP_REQ = 66,\n GDS_PERF_SEL_SE2_SH0_ORD_WAVE_VALID = 67,\n GDS_PERF_SEL_SE2_SH0_GDS_DATA_VALID = 68,\n GDS_PERF_SEL_SE2_SH0_GDS_STALL_BY_ORD = 69,\n GDS_PERF_SEL_SE2_SH0_GDS_WR_OP = 70,\n GDS_PERF_SEL_SE2_SH0_GDS_RD_OP = 71,\n GDS_PERF_SEL_SE2_SH0_GDS_ATOM_OP = 72,\n GDS_PERF_SEL_SE2_SH0_GDS_REL_OP = 73,\n GDS_PERF_SEL_SE2_SH0_GDS_CMPXCH_OP = 74,\n GDS_PERF_SEL_SE2_SH0_GDS_BYTE_OP = 75,\n GDS_PERF_SEL_SE2_SH0_GDS_SHORT_OP = 76,\n GDS_PERF_SEL_SE2_SH1_NORET = 77,\n GDS_PERF_SEL_SE2_SH1_RET = 78,\n GDS_PERF_SEL_SE2_SH1_ORD_CNT = 79,\n GDS_PERF_SEL_SE2_SH1_2COMP_REQ = 80,\n GDS_PERF_SEL_SE2_SH1_ORD_WAVE_VALID = 81,\n GDS_PERF_SEL_SE2_SH1_GDS_DATA_VALID = 82,\n GDS_PERF_SEL_SE2_SH1_GDS_STALL_BY_ORD = 83,\n GDS_PERF_SEL_SE2_SH1_GDS_WR_OP = 84,\n GDS_PERF_SEL_SE2_SH1_GDS_RD_OP = 85,\n GDS_PERF_SEL_SE2_SH1_GDS_ATOM_OP = 86,\n GDS_PERF_SEL_SE2_SH1_GDS_REL_OP = 87,\n GDS_PERF_SEL_SE2_SH1_GDS_CMPXCH_OP = 88,\n GDS_PERF_SEL_SE2_SH1_GDS_BYTE_OP = 89,\n GDS_PERF_SEL_SE2_SH1_GDS_SHORT_OP = 90,\n GDS_PERF_SEL_SE3_SH0_NORET = 91,\n GDS_PERF_SEL_SE3_SH0_RET = 92,\n GDS_PERF_SEL_SE3_SH0_ORD_CNT = 93,\n GDS_PERF_SEL_SE3_SH0_2COMP_REQ = 94,\n GDS_PERF_SEL_SE3_SH0_ORD_WAVE_VALID = 95,\n GDS_PERF_SEL_SE3_SH0_GDS_DATA_VALID = 96,\n GDS_PERF_SEL_SE3_SH0_GDS_STALL_BY_ORD = 97,\n GDS_PERF_SEL_SE3_SH0_GDS_WR_OP = 98,\n GDS_PERF_SEL_SE3_SH0_GDS_RD_OP = 99,\n GDS_PERF_SEL_SE3_SH0_GDS_ATOM_OP = 100,\n GDS_PERF_SEL_SE3_SH0_GDS_REL_OP = 101,\n GDS_PERF_SEL_SE3_SH0_GDS_CMPXCH_OP = 102,\n GDS_PERF_SEL_SE3_SH0_GDS_BYTE_OP = 103,\n GDS_PERF_SEL_SE3_SH0_GDS_SHORT_OP = 104,\n GDS_PERF_SEL_SE3_SH1_NORET = 105,\n GDS_PERF_SEL_SE3_SH1_RET = 106,\n GDS_PERF_SEL_SE3_SH1_ORD_CNT = 107,\n GDS_PERF_SEL_SE3_SH1_2COMP_REQ = 108,\n GDS_PERF_SEL_SE3_SH1_ORD_WAVE_VALID = 109,\n GDS_PERF_SEL_SE3_SH1_GDS_DATA_VALID = 110,\n GDS_PERF_SEL_SE3_SH1_GDS_STALL_BY_ORD = 111,\n GDS_PERF_SEL_SE3_SH1_GDS_WR_OP = 112,\n GDS_PERF_SEL_SE3_SH1_GDS_RD_OP = 113,\n GDS_PERF_SEL_SE3_SH1_GDS_ATOM_OP = 114,\n GDS_PERF_SEL_SE3_SH1_GDS_REL_OP = 115,\n GDS_PERF_SEL_SE3_SH1_GDS_CMPXCH_OP = 116,\n GDS_PERF_SEL_SE3_SH1_GDS_BYTE_OP = 117,\n GDS_PERF_SEL_SE3_SH1_GDS_SHORT_OP = 118,\n GDS_PERF_SEL_GWS_RELEASED = 119,\n GDS_PERF_SEL_GWS_BYPASS = 120,\n} GDS_PERFCOUNT_SELECT;\n#endif  \n\n \n\n \n\ntypedef enum MEM_PWR_FORCE_CTRL {\nNO_FORCE_REQUEST                         = 0x00000000,\nFORCE_LIGHT_SLEEP_REQUEST                = 0x00000001,\nFORCE_DEEP_SLEEP_REQUEST                 = 0x00000002,\nFORCE_SHUT_DOWN_REQUEST                  = 0x00000003,\n} MEM_PWR_FORCE_CTRL;\n\n \n\ntypedef enum MEM_PWR_FORCE_CTRL2 {\nNO_FORCE_REQ                             = 0x00000000,\nFORCE_LIGHT_SLEEP_REQ                    = 0x00000001,\n} MEM_PWR_FORCE_CTRL2;\n\n \n\ntypedef enum MEM_PWR_DIS_CTRL {\nENABLE_MEM_PWR_CTRL                      = 0x00000000,\nDISABLE_MEM_PWR_CTRL                     = 0x00000001,\n} MEM_PWR_DIS_CTRL;\n\n \n\ntypedef enum MEM_PWR_SEL_CTRL {\nDYNAMIC_SHUT_DOWN_ENABLE                 = 0x00000000,\nDYNAMIC_DEEP_SLEEP_ENABLE                = 0x00000001,\nDYNAMIC_LIGHT_SLEEP_ENABLE               = 0x00000002,\n} MEM_PWR_SEL_CTRL;\n\n \n\ntypedef enum MEM_PWR_SEL_CTRL2 {\nDYNAMIC_DEEP_SLEEP_EN                    = 0x00000000,\nDYNAMIC_LIGHT_SLEEP_EN                   = 0x00000001,\n} MEM_PWR_SEL_CTRL2;\n\n \n\ntypedef enum RowSize {\nADDR_CONFIG_1KB_ROW                      = 0x00000000,\nADDR_CONFIG_2KB_ROW                      = 0x00000001,\nADDR_CONFIG_4KB_ROW                      = 0x00000002,\n} RowSize;\n\n \n\ntypedef enum SurfaceEndian {\nENDIAN_NONE                              = 0x00000000,\nENDIAN_8IN16                             = 0x00000001,\nENDIAN_8IN32                             = 0x00000002,\nENDIAN_8IN64                             = 0x00000003,\n} SurfaceEndian;\n\n \n\ntypedef enum ArrayMode {\nARRAY_LINEAR_GENERAL                     = 0x00000000,\nARRAY_LINEAR_ALIGNED                     = 0x00000001,\nARRAY_1D_TILED_THIN1                     = 0x00000002,\nARRAY_1D_TILED_THICK                     = 0x00000003,\nARRAY_2D_TILED_THIN1                     = 0x00000004,\nARRAY_PRT_TILED_THIN1                    = 0x00000005,\nARRAY_PRT_2D_TILED_THIN1                 = 0x00000006,\nARRAY_2D_TILED_THICK                     = 0x00000007,\nARRAY_2D_TILED_XTHICK                    = 0x00000008,\nARRAY_PRT_TILED_THICK                    = 0x00000009,\nARRAY_PRT_2D_TILED_THICK                 = 0x0000000a,\nARRAY_PRT_3D_TILED_THIN1                 = 0x0000000b,\nARRAY_3D_TILED_THIN1                     = 0x0000000c,\nARRAY_3D_TILED_THICK                     = 0x0000000d,\nARRAY_3D_TILED_XTHICK                    = 0x0000000e,\nARRAY_PRT_3D_TILED_THICK                 = 0x0000000f,\n} ArrayMode;\n\n \n\ntypedef enum NumPipes {\nADDR_CONFIG_1_PIPE                       = 0x00000000,\nADDR_CONFIG_2_PIPE                       = 0x00000001,\nADDR_CONFIG_4_PIPE                       = 0x00000002,\nADDR_CONFIG_8_PIPE                       = 0x00000003,\nADDR_CONFIG_16_PIPE                      = 0x00000004,\nADDR_CONFIG_32_PIPE                      = 0x00000005,\n} NumPipes;\n\n \n\ntypedef enum NumBanksConfig {\nADDR_CONFIG_1_BANK                       = 0x00000000,\nADDR_CONFIG_2_BANK                       = 0x00000001,\nADDR_CONFIG_4_BANK                       = 0x00000002,\nADDR_CONFIG_8_BANK                       = 0x00000003,\nADDR_CONFIG_16_BANK                      = 0x00000004,\n} NumBanksConfig;\n\n \n\ntypedef enum PipeInterleaveSize {\nADDR_CONFIG_PIPE_INTERLEAVE_256B         = 0x00000000,\nADDR_CONFIG_PIPE_INTERLEAVE_512B         = 0x00000001,\nADDR_CONFIG_PIPE_INTERLEAVE_1KB          = 0x00000002,\nADDR_CONFIG_PIPE_INTERLEAVE_2KB          = 0x00000003,\n} PipeInterleaveSize;\n\n \n\ntypedef enum BankInterleaveSize {\nADDR_CONFIG_BANK_INTERLEAVE_1            = 0x00000000,\nADDR_CONFIG_BANK_INTERLEAVE_2            = 0x00000001,\nADDR_CONFIG_BANK_INTERLEAVE_4            = 0x00000002,\nADDR_CONFIG_BANK_INTERLEAVE_8            = 0x00000003,\n} BankInterleaveSize;\n\n \n\ntypedef enum NumShaderEngines {\nADDR_CONFIG_1_SHADER_ENGINE              = 0x00000000,\nADDR_CONFIG_2_SHADER_ENGINE              = 0x00000001,\nADDR_CONFIG_4_SHADER_ENGINE              = 0x00000002,\nADDR_CONFIG_8_SHADER_ENGINE              = 0x00000003,\n} NumShaderEngines;\n\n \n\ntypedef enum NumRbPerShaderEngine {\nADDR_CONFIG_1_RB_PER_SHADER_ENGINE       = 0x00000000,\nADDR_CONFIG_2_RB_PER_SHADER_ENGINE       = 0x00000001,\nADDR_CONFIG_4_RB_PER_SHADER_ENGINE       = 0x00000002,\n} NumRbPerShaderEngine;\n\n \n\ntypedef enum NumGPUs {\nADDR_CONFIG_1_GPU                        = 0x00000000,\nADDR_CONFIG_2_GPU                        = 0x00000001,\nADDR_CONFIG_4_GPU                        = 0x00000002,\nADDR_CONFIG_8_GPU                        = 0x00000003,\n} NumGPUs;\n\n \n\ntypedef enum NumMaxCompressedFragments {\nADDR_CONFIG_1_MAX_COMPRESSED_FRAGMENTS   = 0x00000000,\nADDR_CONFIG_2_MAX_COMPRESSED_FRAGMENTS   = 0x00000001,\nADDR_CONFIG_4_MAX_COMPRESSED_FRAGMENTS   = 0x00000002,\nADDR_CONFIG_8_MAX_COMPRESSED_FRAGMENTS   = 0x00000003,\n} NumMaxCompressedFragments;\n\n \n\ntypedef enum ShaderEngineTileSize {\nADDR_CONFIG_SE_TILE_16                   = 0x00000000,\nADDR_CONFIG_SE_TILE_32                   = 0x00000001,\n} ShaderEngineTileSize;\n\n \n\ntypedef enum MultiGPUTileSize {\nADDR_CONFIG_GPU_TILE_16                  = 0x00000000,\nADDR_CONFIG_GPU_TILE_32                  = 0x00000001,\nADDR_CONFIG_GPU_TILE_64                  = 0x00000002,\nADDR_CONFIG_GPU_TILE_128                 = 0x00000003,\n} MultiGPUTileSize;\n\n \n\ntypedef enum NumLowerPipes {\nADDR_CONFIG_1_LOWER_PIPES                = 0x00000000,\nADDR_CONFIG_2_LOWER_PIPES                = 0x00000001,\n} NumLowerPipes;\n\n \n\ntypedef enum ColorTransform {\nDCC_CT_AUTO                              = 0x00000000,\nDCC_CT_NONE                              = 0x00000001,\nABGR_TO_A_BG_G_RB                        = 0x00000002,\nBGRA_TO_BG_G_RB_A                        = 0x00000003,\n} ColorTransform;\n\n \n\ntypedef enum CompareRef {\nREF_NEVER                                = 0x00000000,\nREF_LESS                                 = 0x00000001,\nREF_EQUAL                                = 0x00000002,\nREF_LEQUAL                               = 0x00000003,\nREF_GREATER                              = 0x00000004,\nREF_NOTEQUAL                             = 0x00000005,\nREF_GEQUAL                               = 0x00000006,\nREF_ALWAYS                               = 0x00000007,\n} CompareRef;\n\n \n\ntypedef enum ReadSize {\nREAD_256_BITS                            = 0x00000000,\nREAD_512_BITS                            = 0x00000001,\n} ReadSize;\n\n \n\ntypedef enum DepthFormat {\nDEPTH_INVALID                            = 0x00000000,\nDEPTH_16                                 = 0x00000001,\nDEPTH_X8_24                              = 0x00000002,\nDEPTH_8_24                               = 0x00000003,\nDEPTH_X8_24_FLOAT                        = 0x00000004,\nDEPTH_8_24_FLOAT                         = 0x00000005,\nDEPTH_32_FLOAT                           = 0x00000006,\nDEPTH_X24_8_32_FLOAT                     = 0x00000007,\n} DepthFormat;\n\n \n\ntypedef enum ZFormat {\nZ_INVALID                                = 0x00000000,\nZ_16                                     = 0x00000001,\nZ_24                                     = 0x00000002,\nZ_32_FLOAT                               = 0x00000003,\n} ZFormat;\n\n \n\ntypedef enum StencilFormat {\nSTENCIL_INVALID                          = 0x00000000,\nSTENCIL_8                                = 0x00000001,\n} StencilFormat;\n\n \n\ntypedef enum CmaskMode {\nCMASK_CLEAR_NONE                         = 0x00000000,\nCMASK_CLEAR_ONE                          = 0x00000001,\nCMASK_CLEAR_ALL                          = 0x00000002,\nCMASK_ANY_EXPANDED                       = 0x00000003,\nCMASK_ALPHA0_FRAG1                       = 0x00000004,\nCMASK_ALPHA0_FRAG2                       = 0x00000005,\nCMASK_ALPHA0_FRAG4                       = 0x00000006,\nCMASK_ALPHA0_FRAGS                       = 0x00000007,\nCMASK_ALPHA1_FRAG1                       = 0x00000008,\nCMASK_ALPHA1_FRAG2                       = 0x00000009,\nCMASK_ALPHA1_FRAG4                       = 0x0000000a,\nCMASK_ALPHA1_FRAGS                       = 0x0000000b,\nCMASK_ALPHAX_FRAG1                       = 0x0000000c,\nCMASK_ALPHAX_FRAG2                       = 0x0000000d,\nCMASK_ALPHAX_FRAG4                       = 0x0000000e,\nCMASK_ALPHAX_FRAGS                       = 0x0000000f,\n} CmaskMode;\n\n \n\ntypedef enum QuadExportFormat {\nEXPORT_UNUSED                            = 0x00000000,\nEXPORT_32_R                              = 0x00000001,\nEXPORT_32_GR                             = 0x00000002,\nEXPORT_32_AR                             = 0x00000003,\nEXPORT_FP16_ABGR                         = 0x00000004,\nEXPORT_UNSIGNED16_ABGR                   = 0x00000005,\nEXPORT_SIGNED16_ABGR                     = 0x00000006,\nEXPORT_32_ABGR                           = 0x00000007,\nEXPORT_32BPP_8PIX                        = 0x00000008,\nEXPORT_16_16_UNSIGNED_8PIX               = 0x00000009,\nEXPORT_16_16_SIGNED_8PIX                 = 0x0000000a,\nEXPORT_16_16_FLOAT_8PIX                  = 0x0000000b,\n} QuadExportFormat;\n\n \n\ntypedef enum QuadExportFormatOld {\nEXPORT_4P_32BPC_ABGR                     = 0x00000000,\nEXPORT_4P_16BPC_ABGR                     = 0x00000001,\nEXPORT_4P_32BPC_GR                       = 0x00000002,\nEXPORT_4P_32BPC_AR                       = 0x00000003,\nEXPORT_2P_32BPC_ABGR                     = 0x00000004,\nEXPORT_8P_32BPC_R                        = 0x00000005,\n} QuadExportFormatOld;\n\n \n\ntypedef enum ColorFormat {\nCOLOR_INVALID                            = 0x00000000,\nCOLOR_8                                  = 0x00000001,\nCOLOR_16                                 = 0x00000002,\nCOLOR_8_8                                = 0x00000003,\nCOLOR_32                                 = 0x00000004,\nCOLOR_16_16                              = 0x00000005,\nCOLOR_10_11_11                           = 0x00000006,\nCOLOR_11_11_10                           = 0x00000007,\nCOLOR_10_10_10_2                         = 0x00000008,\nCOLOR_2_10_10_10                         = 0x00000009,\nCOLOR_8_8_8_8                            = 0x0000000a,\nCOLOR_32_32                              = 0x0000000b,\nCOLOR_16_16_16_16                        = 0x0000000c,\nCOLOR_RESERVED_13                        = 0x0000000d,\nCOLOR_32_32_32_32                        = 0x0000000e,\nCOLOR_RESERVED_15                        = 0x0000000f,\nCOLOR_5_6_5                              = 0x00000010,\nCOLOR_1_5_5_5                            = 0x00000011,\nCOLOR_5_5_5_1                            = 0x00000012,\nCOLOR_4_4_4_4                            = 0x00000013,\nCOLOR_8_24                               = 0x00000014,\nCOLOR_24_8                               = 0x00000015,\nCOLOR_X24_8_32_FLOAT                     = 0x00000016,\nCOLOR_RESERVED_23                        = 0x00000017,\nCOLOR_RESERVED_24                        = 0x00000018,\nCOLOR_RESERVED_25                        = 0x00000019,\nCOLOR_RESERVED_26                        = 0x0000001a,\nCOLOR_RESERVED_27                        = 0x0000001b,\nCOLOR_RESERVED_28                        = 0x0000001c,\nCOLOR_RESERVED_29                        = 0x0000001d,\nCOLOR_RESERVED_30                        = 0x0000001e,\nCOLOR_2_10_10_10_6E4                     = 0x0000001f,\n} ColorFormat;\n\n \n\ntypedef enum SurfaceFormat {\nFMT_INVALID                              = 0x00000000,\nFMT_8                                    = 0x00000001,\nFMT_16                                   = 0x00000002,\nFMT_8_8                                  = 0x00000003,\nFMT_32                                   = 0x00000004,\nFMT_16_16                                = 0x00000005,\nFMT_10_11_11                             = 0x00000006,\nFMT_11_11_10                             = 0x00000007,\nFMT_10_10_10_2                           = 0x00000008,\nFMT_2_10_10_10                           = 0x00000009,\nFMT_8_8_8_8                              = 0x0000000a,\nFMT_32_32                                = 0x0000000b,\nFMT_16_16_16_16                          = 0x0000000c,\nFMT_32_32_32                             = 0x0000000d,\nFMT_32_32_32_32                          = 0x0000000e,\nFMT_RESERVED_4                           = 0x0000000f,\nFMT_5_6_5                                = 0x00000010,\nFMT_1_5_5_5                              = 0x00000011,\nFMT_5_5_5_1                              = 0x00000012,\nFMT_4_4_4_4                              = 0x00000013,\nFMT_8_24                                 = 0x00000014,\nFMT_24_8                                 = 0x00000015,\nFMT_X24_8_32_FLOAT                       = 0x00000016,\nFMT_RESERVED_33                          = 0x00000017,\nFMT_11_11_10_FLOAT                       = 0x00000018,\nFMT_16_FLOAT                             = 0x00000019,\nFMT_32_FLOAT                             = 0x0000001a,\nFMT_16_16_FLOAT                          = 0x0000001b,\nFMT_8_24_FLOAT                           = 0x0000001c,\nFMT_24_8_FLOAT                           = 0x0000001d,\nFMT_32_32_FLOAT                          = 0x0000001e,\nFMT_10_11_11_FLOAT                       = 0x0000001f,\nFMT_16_16_16_16_FLOAT                    = 0x00000020,\nFMT_3_3_2                                = 0x00000021,\nFMT_6_5_5                                = 0x00000022,\nFMT_32_32_32_32_FLOAT                    = 0x00000023,\nFMT_RESERVED_36                          = 0x00000024,\nFMT_1                                    = 0x00000025,\nFMT_1_REVERSED                           = 0x00000026,\nFMT_GB_GR                                = 0x00000027,\nFMT_BG_RG                                = 0x00000028,\nFMT_32_AS_8                              = 0x00000029,\nFMT_32_AS_8_8                            = 0x0000002a,\nFMT_5_9_9_9_SHAREDEXP                    = 0x0000002b,\nFMT_8_8_8                                = 0x0000002c,\nFMT_16_16_16                             = 0x0000002d,\nFMT_16_16_16_FLOAT                       = 0x0000002e,\nFMT_4_4                                  = 0x0000002f,\nFMT_32_32_32_FLOAT                       = 0x00000030,\nFMT_BC1                                  = 0x00000031,\nFMT_BC2                                  = 0x00000032,\nFMT_BC3                                  = 0x00000033,\nFMT_BC4                                  = 0x00000034,\nFMT_BC5                                  = 0x00000035,\nFMT_BC6                                  = 0x00000036,\nFMT_BC7                                  = 0x00000037,\nFMT_32_AS_32_32_32_32                    = 0x00000038,\nFMT_APC3                                 = 0x00000039,\nFMT_APC4                                 = 0x0000003a,\nFMT_APC5                                 = 0x0000003b,\nFMT_APC6                                 = 0x0000003c,\nFMT_APC7                                 = 0x0000003d,\nFMT_CTX1                                 = 0x0000003e,\nFMT_RESERVED_63                          = 0x0000003f,\n} SurfaceFormat;\n\n \n\ntypedef enum BUF_DATA_FORMAT {\nBUF_DATA_FORMAT_INVALID                  = 0x00000000,\nBUF_DATA_FORMAT_8                        = 0x00000001,\nBUF_DATA_FORMAT_16                       = 0x00000002,\nBUF_DATA_FORMAT_8_8                      = 0x00000003,\nBUF_DATA_FORMAT_32                       = 0x00000004,\nBUF_DATA_FORMAT_16_16                    = 0x00000005,\nBUF_DATA_FORMAT_10_11_11                 = 0x00000006,\nBUF_DATA_FORMAT_11_11_10                 = 0x00000007,\nBUF_DATA_FORMAT_10_10_10_2               = 0x00000008,\nBUF_DATA_FORMAT_2_10_10_10               = 0x00000009,\nBUF_DATA_FORMAT_8_8_8_8                  = 0x0000000a,\nBUF_DATA_FORMAT_32_32                    = 0x0000000b,\nBUF_DATA_FORMAT_16_16_16_16              = 0x0000000c,\nBUF_DATA_FORMAT_32_32_32                 = 0x0000000d,\nBUF_DATA_FORMAT_32_32_32_32              = 0x0000000e,\nBUF_DATA_FORMAT_RESERVED_15              = 0x0000000f,\n} BUF_DATA_FORMAT;\n\n \n\ntypedef enum IMG_DATA_FORMAT {\nIMG_DATA_FORMAT_INVALID                  = 0x00000000,\nIMG_DATA_FORMAT_8                        = 0x00000001,\nIMG_DATA_FORMAT_16                       = 0x00000002,\nIMG_DATA_FORMAT_8_8                      = 0x00000003,\nIMG_DATA_FORMAT_32                       = 0x00000004,\nIMG_DATA_FORMAT_16_16                    = 0x00000005,\nIMG_DATA_FORMAT_10_11_11                 = 0x00000006,\nIMG_DATA_FORMAT_11_11_10                 = 0x00000007,\nIMG_DATA_FORMAT_10_10_10_2               = 0x00000008,\nIMG_DATA_FORMAT_2_10_10_10               = 0x00000009,\nIMG_DATA_FORMAT_8_8_8_8                  = 0x0000000a,\nIMG_DATA_FORMAT_32_32                    = 0x0000000b,\nIMG_DATA_FORMAT_16_16_16_16              = 0x0000000c,\nIMG_DATA_FORMAT_32_32_32                 = 0x0000000d,\nIMG_DATA_FORMAT_32_32_32_32              = 0x0000000e,\nIMG_DATA_FORMAT_RESERVED_15              = 0x0000000f,\nIMG_DATA_FORMAT_5_6_5                    = 0x00000010,\nIMG_DATA_FORMAT_1_5_5_5                  = 0x00000011,\nIMG_DATA_FORMAT_5_5_5_1                  = 0x00000012,\nIMG_DATA_FORMAT_4_4_4_4                  = 0x00000013,\nIMG_DATA_FORMAT_8_24                     = 0x00000014,\nIMG_DATA_FORMAT_24_8                     = 0x00000015,\nIMG_DATA_FORMAT_X24_8_32                 = 0x00000016,\nIMG_DATA_FORMAT_8_AS_8_8_8_8             = 0x00000017,\nIMG_DATA_FORMAT_ETC2_RGB                 = 0x00000018,\nIMG_DATA_FORMAT_ETC2_RGBA                = 0x00000019,\nIMG_DATA_FORMAT_ETC2_R                   = 0x0000001a,\nIMG_DATA_FORMAT_ETC2_RG                  = 0x0000001b,\nIMG_DATA_FORMAT_ETC2_RGBA1               = 0x0000001c,\nIMG_DATA_FORMAT_RESERVED_29              = 0x0000001d,\nIMG_DATA_FORMAT_RESERVED_30              = 0x0000001e,\nIMG_DATA_FORMAT_6E4                      = 0x0000001f,\nIMG_DATA_FORMAT_GB_GR                    = 0x00000020,\nIMG_DATA_FORMAT_BG_RG                    = 0x00000021,\nIMG_DATA_FORMAT_5_9_9_9                  = 0x00000022,\nIMG_DATA_FORMAT_BC1                      = 0x00000023,\nIMG_DATA_FORMAT_BC2                      = 0x00000024,\nIMG_DATA_FORMAT_BC3                      = 0x00000025,\nIMG_DATA_FORMAT_BC4                      = 0x00000026,\nIMG_DATA_FORMAT_BC5                      = 0x00000027,\nIMG_DATA_FORMAT_BC6                      = 0x00000028,\nIMG_DATA_FORMAT_BC7                      = 0x00000029,\nIMG_DATA_FORMAT_16_AS_32_32              = 0x0000002a,\nIMG_DATA_FORMAT_16_AS_16_16_16_16        = 0x0000002b,\nIMG_DATA_FORMAT_16_AS_32_32_32_32        = 0x0000002c,\nIMG_DATA_FORMAT_FMASK                    = 0x0000002d,\nIMG_DATA_FORMAT_ASTC_2D_LDR              = 0x0000002e,\nIMG_DATA_FORMAT_ASTC_2D_HDR              = 0x0000002f,\nIMG_DATA_FORMAT_ASTC_2D_LDR_SRGB         = 0x00000030,\nIMG_DATA_FORMAT_ASTC_3D_LDR              = 0x00000031,\nIMG_DATA_FORMAT_ASTC_3D_HDR              = 0x00000032,\nIMG_DATA_FORMAT_ASTC_3D_LDR_SRGB         = 0x00000033,\nIMG_DATA_FORMAT_N_IN_16                  = 0x00000034,\nIMG_DATA_FORMAT_N_IN_16_16               = 0x00000035,\nIMG_DATA_FORMAT_N_IN_16_16_16_16         = 0x00000036,\nIMG_DATA_FORMAT_N_IN_16_AS_16_16_16_16   = 0x00000037,\nIMG_DATA_FORMAT_RESERVED_56              = 0x00000038,\nIMG_DATA_FORMAT_4_4                      = 0x00000039,\nIMG_DATA_FORMAT_6_5_5                    = 0x0000003a,\nIMG_DATA_FORMAT_RESERVED_59              = 0x0000003b,\nIMG_DATA_FORMAT_RESERVED_60              = 0x0000003c,\nIMG_DATA_FORMAT_8_AS_32                  = 0x0000003d,\nIMG_DATA_FORMAT_8_AS_32_32               = 0x0000003e,\nIMG_DATA_FORMAT_32_AS_32_32_32_32        = 0x0000003f,\n} IMG_DATA_FORMAT;\n\n \n\ntypedef enum BUF_NUM_FORMAT {\nBUF_NUM_FORMAT_UNORM                     = 0x00000000,\nBUF_NUM_FORMAT_SNORM                     = 0x00000001,\nBUF_NUM_FORMAT_USCALED                   = 0x00000002,\nBUF_NUM_FORMAT_SSCALED                   = 0x00000003,\nBUF_NUM_FORMAT_UINT                      = 0x00000004,\nBUF_NUM_FORMAT_SINT                      = 0x00000005,\nBUF_NUM_FORMAT_UNORM_UINT                = 0x00000006,\nBUF_NUM_FORMAT_FLOAT                     = 0x00000007,\n} BUF_NUM_FORMAT;\n\n \n\ntypedef enum IMG_NUM_FORMAT {\nIMG_NUM_FORMAT_UNORM                     = 0x00000000,\nIMG_NUM_FORMAT_SNORM                     = 0x00000001,\nIMG_NUM_FORMAT_USCALED                   = 0x00000002,\nIMG_NUM_FORMAT_SSCALED                   = 0x00000003,\nIMG_NUM_FORMAT_UINT                      = 0x00000004,\nIMG_NUM_FORMAT_SINT                      = 0x00000005,\nIMG_NUM_FORMAT_UNORM_UINT                = 0x00000006,\nIMG_NUM_FORMAT_FLOAT                     = 0x00000007,\nIMG_NUM_FORMAT_RESERVED_8                = 0x00000008,\nIMG_NUM_FORMAT_SRGB                      = 0x00000009,\nIMG_NUM_FORMAT_RESERVED_10               = 0x0000000a,\nIMG_NUM_FORMAT_RESERVED_11               = 0x0000000b,\nIMG_NUM_FORMAT_RESERVED_12               = 0x0000000c,\nIMG_NUM_FORMAT_RESERVED_13               = 0x0000000d,\nIMG_NUM_FORMAT_RESERVED_14               = 0x0000000e,\nIMG_NUM_FORMAT_RESERVED_15               = 0x0000000f,\n} IMG_NUM_FORMAT;\n\n \n\ntypedef enum IMG_NUM_FORMAT_FMASK {\nIMG_NUM_FORMAT_FMASK_8_2_1               = 0x00000000,\nIMG_NUM_FORMAT_FMASK_8_4_1               = 0x00000001,\nIMG_NUM_FORMAT_FMASK_8_8_1               = 0x00000002,\nIMG_NUM_FORMAT_FMASK_8_2_2               = 0x00000003,\nIMG_NUM_FORMAT_FMASK_8_4_2               = 0x00000004,\nIMG_NUM_FORMAT_FMASK_8_4_4               = 0x00000005,\nIMG_NUM_FORMAT_FMASK_16_16_1             = 0x00000006,\nIMG_NUM_FORMAT_FMASK_16_8_2              = 0x00000007,\nIMG_NUM_FORMAT_FMASK_32_16_2             = 0x00000008,\nIMG_NUM_FORMAT_FMASK_32_8_4              = 0x00000009,\nIMG_NUM_FORMAT_FMASK_32_8_8              = 0x0000000a,\nIMG_NUM_FORMAT_FMASK_64_16_4             = 0x0000000b,\nIMG_NUM_FORMAT_FMASK_64_16_8             = 0x0000000c,\nIMG_NUM_FORMAT_FMASK_RESERVED_13         = 0x0000000d,\nIMG_NUM_FORMAT_FMASK_RESERVED_14         = 0x0000000e,\nIMG_NUM_FORMAT_FMASK_RESERVED_15         = 0x0000000f,\n} IMG_NUM_FORMAT_FMASK;\n\n \n\ntypedef enum IMG_NUM_FORMAT_N_IN_16 {\nIMG_NUM_FORMAT_N_IN_16_RESERVED_0        = 0x00000000,\nIMG_NUM_FORMAT_N_IN_16_UNORM_10          = 0x00000001,\nIMG_NUM_FORMAT_N_IN_16_UNORM_9           = 0x00000002,\nIMG_NUM_FORMAT_N_IN_16_RESERVED_3        = 0x00000003,\nIMG_NUM_FORMAT_N_IN_16_UINT_10           = 0x00000004,\nIMG_NUM_FORMAT_N_IN_16_UINT_9            = 0x00000005,\nIMG_NUM_FORMAT_N_IN_16_RESERVED_6        = 0x00000006,\nIMG_NUM_FORMAT_N_IN_16_UNORM_UINT_10     = 0x00000007,\nIMG_NUM_FORMAT_N_IN_16_UNORM_UINT_9      = 0x00000008,\nIMG_NUM_FORMAT_N_IN_16_RESERVED_9        = 0x00000009,\nIMG_NUM_FORMAT_N_IN_16_RESERVED_10       = 0x0000000a,\nIMG_NUM_FORMAT_N_IN_16_RESERVED_11       = 0x0000000b,\nIMG_NUM_FORMAT_N_IN_16_RESERVED_12       = 0x0000000c,\nIMG_NUM_FORMAT_N_IN_16_RESERVED_13       = 0x0000000d,\nIMG_NUM_FORMAT_N_IN_16_RESERVED_14       = 0x0000000e,\nIMG_NUM_FORMAT_N_IN_16_RESERVED_15       = 0x0000000f,\n} IMG_NUM_FORMAT_N_IN_16;\n\n \n\ntypedef enum IMG_NUM_FORMAT_ASTC_2D {\nIMG_NUM_FORMAT_ASTC_2D_4x4               = 0x00000000,\nIMG_NUM_FORMAT_ASTC_2D_5x4               = 0x00000001,\nIMG_NUM_FORMAT_ASTC_2D_5x5               = 0x00000002,\nIMG_NUM_FORMAT_ASTC_2D_6x5               = 0x00000003,\nIMG_NUM_FORMAT_ASTC_2D_6x6               = 0x00000004,\nIMG_NUM_FORMAT_ASTC_2D_8x5               = 0x00000005,\nIMG_NUM_FORMAT_ASTC_2D_8x6               = 0x00000006,\nIMG_NUM_FORMAT_ASTC_2D_8x8               = 0x00000007,\nIMG_NUM_FORMAT_ASTC_2D_10x5              = 0x00000008,\nIMG_NUM_FORMAT_ASTC_2D_10x6              = 0x00000009,\nIMG_NUM_FORMAT_ASTC_2D_10x8              = 0x0000000a,\nIMG_NUM_FORMAT_ASTC_2D_10x10             = 0x0000000b,\nIMG_NUM_FORMAT_ASTC_2D_12x10             = 0x0000000c,\nIMG_NUM_FORMAT_ASTC_2D_12x12             = 0x0000000d,\nIMG_NUM_FORMAT_ASTC_2D_RESERVED_14       = 0x0000000e,\nIMG_NUM_FORMAT_ASTC_2D_RESERVED_15       = 0x0000000f,\n} IMG_NUM_FORMAT_ASTC_2D;\n\n \n\ntypedef enum IMG_NUM_FORMAT_ASTC_3D {\nIMG_NUM_FORMAT_ASTC_3D_3x3x3             = 0x00000000,\nIMG_NUM_FORMAT_ASTC_3D_4x3x3             = 0x00000001,\nIMG_NUM_FORMAT_ASTC_3D_4x4x3             = 0x00000002,\nIMG_NUM_FORMAT_ASTC_3D_4x4x4             = 0x00000003,\nIMG_NUM_FORMAT_ASTC_3D_5x4x4             = 0x00000004,\nIMG_NUM_FORMAT_ASTC_3D_5x5x4             = 0x00000005,\nIMG_NUM_FORMAT_ASTC_3D_5x5x5             = 0x00000006,\nIMG_NUM_FORMAT_ASTC_3D_6x5x5             = 0x00000007,\nIMG_NUM_FORMAT_ASTC_3D_6x6x5             = 0x00000008,\nIMG_NUM_FORMAT_ASTC_3D_6x6x6             = 0x00000009,\nIMG_NUM_FORMAT_ASTC_3D_RESERVED_10       = 0x0000000a,\nIMG_NUM_FORMAT_ASTC_3D_RESERVED_11       = 0x0000000b,\nIMG_NUM_FORMAT_ASTC_3D_RESERVED_12       = 0x0000000c,\nIMG_NUM_FORMAT_ASTC_3D_RESERVED_13       = 0x0000000d,\nIMG_NUM_FORMAT_ASTC_3D_RESERVED_14       = 0x0000000e,\nIMG_NUM_FORMAT_ASTC_3D_RESERVED_15       = 0x0000000f,\n} IMG_NUM_FORMAT_ASTC_3D;\n\n \n\ntypedef enum TileType {\nARRAY_COLOR_TILE                         = 0x00000000,\nARRAY_DEPTH_TILE                         = 0x00000001,\n} TileType;\n\n \n\ntypedef enum NonDispTilingOrder {\nADDR_SURF_MICRO_TILING_DISPLAY           = 0x00000000,\nADDR_SURF_MICRO_TILING_NON_DISPLAY       = 0x00000001,\n} NonDispTilingOrder;\n\n \n\ntypedef enum MicroTileMode {\nADDR_SURF_DISPLAY_MICRO_TILING           = 0x00000000,\nADDR_SURF_THIN_MICRO_TILING              = 0x00000001,\nADDR_SURF_DEPTH_MICRO_TILING             = 0x00000002,\nADDR_SURF_ROTATED_MICRO_TILING           = 0x00000003,\nADDR_SURF_THICK_MICRO_TILING             = 0x00000004,\n} MicroTileMode;\n\n \n\ntypedef enum TileSplit {\nADDR_SURF_TILE_SPLIT_64B                 = 0x00000000,\nADDR_SURF_TILE_SPLIT_128B                = 0x00000001,\nADDR_SURF_TILE_SPLIT_256B                = 0x00000002,\nADDR_SURF_TILE_SPLIT_512B                = 0x00000003,\nADDR_SURF_TILE_SPLIT_1KB                 = 0x00000004,\nADDR_SURF_TILE_SPLIT_2KB                 = 0x00000005,\nADDR_SURF_TILE_SPLIT_4KB                 = 0x00000006,\n} TileSplit;\n\n \n\ntypedef enum SampleSplit {\nADDR_SURF_SAMPLE_SPLIT_1                 = 0x00000000,\nADDR_SURF_SAMPLE_SPLIT_2                 = 0x00000001,\nADDR_SURF_SAMPLE_SPLIT_4                 = 0x00000002,\nADDR_SURF_SAMPLE_SPLIT_8                 = 0x00000003,\n} SampleSplit;\n\n \n\ntypedef enum PipeConfig {\nADDR_SURF_P2                             = 0x00000000,\nADDR_SURF_P2_RESERVED0                   = 0x00000001,\nADDR_SURF_P2_RESERVED1                   = 0x00000002,\nADDR_SURF_P2_RESERVED2                   = 0x00000003,\nADDR_SURF_P4_8x16                        = 0x00000004,\nADDR_SURF_P4_16x16                       = 0x00000005,\nADDR_SURF_P4_16x32                       = 0x00000006,\nADDR_SURF_P4_32x32                       = 0x00000007,\nADDR_SURF_P8_16x16_8x16                  = 0x00000008,\nADDR_SURF_P8_16x32_8x16                  = 0x00000009,\nADDR_SURF_P8_32x32_8x16                  = 0x0000000a,\nADDR_SURF_P8_16x32_16x16                 = 0x0000000b,\nADDR_SURF_P8_32x32_16x16                 = 0x0000000c,\nADDR_SURF_P8_32x32_16x32                 = 0x0000000d,\nADDR_SURF_P8_32x64_32x32                 = 0x0000000e,\nADDR_SURF_P8_RESERVED0                   = 0x0000000f,\nADDR_SURF_P16_32x32_8x16                 = 0x00000010,\nADDR_SURF_P16_32x32_16x16                = 0x00000011,\n} PipeConfig;\n\n \n\ntypedef enum SeEnable {\nADDR_CONFIG_DISABLE_SE                   = 0x00000000,\nADDR_CONFIG_ENABLE_SE                    = 0x00000001,\n} SeEnable;\n\n \n\ntypedef enum NumBanks {\nADDR_SURF_2_BANK                         = 0x00000000,\nADDR_SURF_4_BANK                         = 0x00000001,\nADDR_SURF_8_BANK                         = 0x00000002,\nADDR_SURF_16_BANK                        = 0x00000003,\n} NumBanks;\n\n \n\ntypedef enum BankWidth {\nADDR_SURF_BANK_WIDTH_1                   = 0x00000000,\nADDR_SURF_BANK_WIDTH_2                   = 0x00000001,\nADDR_SURF_BANK_WIDTH_4                   = 0x00000002,\nADDR_SURF_BANK_WIDTH_8                   = 0x00000003,\n} BankWidth;\n\n \n\ntypedef enum BankHeight {\nADDR_SURF_BANK_HEIGHT_1                  = 0x00000000,\nADDR_SURF_BANK_HEIGHT_2                  = 0x00000001,\nADDR_SURF_BANK_HEIGHT_4                  = 0x00000002,\nADDR_SURF_BANK_HEIGHT_8                  = 0x00000003,\n} BankHeight;\n\n \n\ntypedef enum BankWidthHeight {\nADDR_SURF_BANK_WH_1                      = 0x00000000,\nADDR_SURF_BANK_WH_2                      = 0x00000001,\nADDR_SURF_BANK_WH_4                      = 0x00000002,\nADDR_SURF_BANK_WH_8                      = 0x00000003,\n} BankWidthHeight;\n\n \n\ntypedef enum MacroTileAspect {\nADDR_SURF_MACRO_ASPECT_1                 = 0x00000000,\nADDR_SURF_MACRO_ASPECT_2                 = 0x00000001,\nADDR_SURF_MACRO_ASPECT_4                 = 0x00000002,\nADDR_SURF_MACRO_ASPECT_8                 = 0x00000003,\n} MacroTileAspect;\n\n \n\ntypedef enum GATCL1RequestType {\nGATCL1_TYPE_NORMAL                       = 0x00000000,\nGATCL1_TYPE_SHOOTDOWN                    = 0x00000001,\nGATCL1_TYPE_BYPASS                       = 0x00000002,\n} GATCL1RequestType;\n\n \n\ntypedef enum UTCL1RequestType {\nUTCL1_TYPE_NORMAL                        = 0x00000000,\nUTCL1_TYPE_SHOOTDOWN                     = 0x00000001,\nUTCL1_TYPE_BYPASS                        = 0x00000002,\n} UTCL1RequestType;\n\n \n\ntypedef enum UTCL1FaultType {\nUTCL1_XNACK_SUCCESS                      = 0x00000000,\nUTCL1_XNACK_RETRY                        = 0x00000001,\nUTCL1_XNACK_PRT                          = 0x00000002,\nUTCL1_XNACK_NO_RETRY                     = 0x00000003,\n} UTCL1FaultType;\n\n \n\ntypedef enum TCC_CACHE_POLICIES {\nTCC_CACHE_POLICY_LRU                     = 0x00000000,\nTCC_CACHE_POLICY_STREAM                  = 0x00000001,\n} TCC_CACHE_POLICIES;\n\n \n\ntypedef enum MTYPE {\nMTYPE_NC                                 = 0x00000000,\nMTYPE_WC                                 = 0x00000001,\nMTYPE_RW                                 = 0x00000001,\nMTYPE_CC                                 = 0x00000002,\nMTYPE_UC                                 = 0x00000003,\n} MTYPE;\n\n \n\ntypedef enum RMI_CID {\nRMI_CID_CC                               = 0x00000000,\nRMI_CID_FC                               = 0x00000001,\nRMI_CID_CM                               = 0x00000002,\nRMI_CID_DC                               = 0x00000003,\nRMI_CID_Z                                = 0x00000004,\nRMI_CID_S                                = 0x00000005,\nRMI_CID_TILE                             = 0x00000006,\nRMI_CID_ZPCPSD                           = 0x00000007,\n} RMI_CID;\n\n \n\ntypedef enum PERFMON_COUNTER_MODE {\nPERFMON_COUNTER_MODE_ACCUM               = 0x00000000,\nPERFMON_COUNTER_MODE_ACTIVE_CYCLES       = 0x00000001,\nPERFMON_COUNTER_MODE_MAX                 = 0x00000002,\nPERFMON_COUNTER_MODE_DIRTY               = 0x00000003,\nPERFMON_COUNTER_MODE_SAMPLE              = 0x00000004,\nPERFMON_COUNTER_MODE_CYCLES_SINCE_FIRST_EVENT  = 0x00000005,\nPERFMON_COUNTER_MODE_CYCLES_SINCE_LAST_EVENT  = 0x00000006,\nPERFMON_COUNTER_MODE_CYCLES_GE_HI        = 0x00000007,\nPERFMON_COUNTER_MODE_CYCLES_EQ_HI        = 0x00000008,\nPERFMON_COUNTER_MODE_INACTIVE_CYCLES     = 0x00000009,\nPERFMON_COUNTER_MODE_RESERVED            = 0x0000000f,\n} PERFMON_COUNTER_MODE;\n\n \n\ntypedef enum PERFMON_SPM_MODE {\nPERFMON_SPM_MODE_OFF                     = 0x00000000,\nPERFMON_SPM_MODE_16BIT_CLAMP             = 0x00000001,\nPERFMON_SPM_MODE_16BIT_NO_CLAMP          = 0x00000002,\nPERFMON_SPM_MODE_32BIT_CLAMP             = 0x00000003,\nPERFMON_SPM_MODE_32BIT_NO_CLAMP          = 0x00000004,\nPERFMON_SPM_MODE_RESERVED_5              = 0x00000005,\nPERFMON_SPM_MODE_RESERVED_6              = 0x00000006,\nPERFMON_SPM_MODE_RESERVED_7              = 0x00000007,\nPERFMON_SPM_MODE_TEST_MODE_0             = 0x00000008,\nPERFMON_SPM_MODE_TEST_MODE_1             = 0x00000009,\nPERFMON_SPM_MODE_TEST_MODE_2             = 0x0000000a,\n} PERFMON_SPM_MODE;\n\n \n\ntypedef enum SurfaceTiling {\nARRAY_LINEAR                             = 0x00000000,\nARRAY_TILED                              = 0x00000001,\n} SurfaceTiling;\n\n \n\ntypedef enum SurfaceArray {\nARRAY_1D                                 = 0x00000000,\nARRAY_2D                                 = 0x00000001,\nARRAY_3D                                 = 0x00000002,\nARRAY_3D_SLICE                           = 0x00000003,\n} SurfaceArray;\n\n \n\ntypedef enum ColorArray {\nARRAY_2D_ALT_COLOR                       = 0x00000000,\nARRAY_2D_COLOR                           = 0x00000001,\nARRAY_3D_SLICE_COLOR                     = 0x00000003,\n} ColorArray;\n\n \n\ntypedef enum DepthArray {\nARRAY_2D_ALT_DEPTH                       = 0x00000000,\nARRAY_2D_DEPTH                           = 0x00000001,\n} DepthArray;\n\n \n\ntypedef enum ENUM_NUM_SIMD_PER_CU {\nNUM_SIMD_PER_CU                          = 0x00000004,\n} ENUM_NUM_SIMD_PER_CU;\n\n \n\ntypedef enum DSM_ENABLE_ERROR_INJECT {\nDSM_ENABLE_ERROR_INJECT_FED_IN           = 0x00000000,\nDSM_ENABLE_ERROR_INJECT_SINGLE           = 0x00000001,\nDSM_ENABLE_ERROR_INJECT_DOUBLE           = 0x00000002,\nDSM_ENABLE_ERROR_INJECT_DOUBLE_LIMITED   = 0x00000003,\n} DSM_ENABLE_ERROR_INJECT;\n\n \n\ntypedef enum DSM_SELECT_INJECT_DELAY {\nDSM_SELECT_INJECT_DELAY_NO_DELAY         = 0x00000000,\nDSM_SELECT_INJECT_DELAY_DELAY_ERROR      = 0x00000001,\n} DSM_SELECT_INJECT_DELAY;\n\n \n\ntypedef enum SWIZZLE_TYPE_ENUM {\nSW_Z                                     = 0x00000000,\nSW_S                                     = 0x00000001,\nSW_D                                     = 0x00000002,\nSW_R                                     = 0x00000003,\nSW_L                                     = 0x00000004,\n} SWIZZLE_TYPE_ENUM;\n\n \n\ntypedef enum TC_MICRO_TILE_MODE {\nMICRO_TILE_MODE_LINEAR                   = 0x00000000,\nMICRO_TILE_MODE_ROTATED                  = 0x00000001,\nMICRO_TILE_MODE_STD_2D                   = 0x00000002,\nMICRO_TILE_MODE_STD_3D                   = 0x00000003,\nMICRO_TILE_MODE_DISPLAY_2D               = 0x00000004,\nMICRO_TILE_MODE_DISPLAY_3D               = 0x00000005,\nMICRO_TILE_MODE_Z_2D                     = 0x00000006,\nMICRO_TILE_MODE_Z_3D                     = 0x00000007,\n} TC_MICRO_TILE_MODE;\n\n \n\ntypedef enum SWIZZLE_MODE_ENUM {\nSW_LINEAR                                = 0x00000000,\nSW_256B_S                                = 0x00000001,\nSW_256B_D                                = 0x00000002,\nSW_256B_R                                = 0x00000003,\nSW_4KB_Z                                 = 0x00000004,\nSW_4KB_S                                 = 0x00000005,\nSW_4KB_D                                 = 0x00000006,\nSW_4KB_R                                 = 0x00000007,\nSW_64KB_Z                                = 0x00000008,\nSW_64KB_S                                = 0x00000009,\nSW_64KB_D                                = 0x0000000a,\nSW_64KB_R                                = 0x0000000b,\nSW_VAR_Z                                 = 0x0000000c,\nSW_VAR_S                                 = 0x0000000d,\nSW_VAR_D                                 = 0x0000000e,\nSW_VAR_R                                 = 0x0000000f,\nSW_RESERVED_16                           = 0x00000010,\nSW_RESERVED_17                           = 0x00000011,\nSW_RESERVED_18                           = 0x00000012,\nSW_RESERVED_19                           = 0x00000013,\nSW_4KB_Z_X                               = 0x00000014,\nSW_4KB_S_X                               = 0x00000015,\nSW_4KB_D_X                               = 0x00000016,\nSW_4KB_R_X                               = 0x00000017,\nSW_64KB_Z_X                              = 0x00000018,\nSW_64KB_S_X                              = 0x00000019,\nSW_64KB_D_X                              = 0x0000001a,\nSW_64KB_R_X                              = 0x0000001b,\nSW_VAR_Z_X                               = 0x0000001c,\nSW_VAR_S_X                               = 0x0000001d,\nSW_VAR_D_X                               = 0x0000001e,\nSW_VAR_R_X                               = 0x0000001f,\nSW_RESERVED_12                           = 0x00000020,\nSW_RESERVED_13                           = 0x00000021,\nSW_RESERVED_14                           = 0x00000022,\nSW_RESERVED_15                           = 0x00000023,\n} SWIZZLE_MODE_ENUM;\n\n \n\ntypedef enum PipeTiling {\nCONFIG_1_PIPE                            = 0x00000000,\nCONFIG_2_PIPE                            = 0x00000001,\nCONFIG_4_PIPE                            = 0x00000002,\nCONFIG_8_PIPE                            = 0x00000003,\n} PipeTiling;\n\n \n\ntypedef enum BankTiling {\nCONFIG_4_BANK                            = 0x00000000,\nCONFIG_8_BANK                            = 0x00000001,\n} BankTiling;\n\n \n\ntypedef enum GroupInterleave {\nCONFIG_256B_GROUP                        = 0x00000000,\nCONFIG_512B_GROUP                        = 0x00000001,\n} GroupInterleave;\n\n \n\ntypedef enum RowTiling {\nCONFIG_1KB_ROW                           = 0x00000000,\nCONFIG_2KB_ROW                           = 0x00000001,\nCONFIG_4KB_ROW                           = 0x00000002,\nCONFIG_8KB_ROW                           = 0x00000003,\nCONFIG_1KB_ROW_OPT                       = 0x00000004,\nCONFIG_2KB_ROW_OPT                       = 0x00000005,\nCONFIG_4KB_ROW_OPT                       = 0x00000006,\nCONFIG_8KB_ROW_OPT                       = 0x00000007,\n} RowTiling;\n\n \n\ntypedef enum BankSwapBytes {\nCONFIG_128B_SWAPS                        = 0x00000000,\nCONFIG_256B_SWAPS                        = 0x00000001,\nCONFIG_512B_SWAPS                        = 0x00000002,\nCONFIG_1KB_SWAPS                         = 0x00000003,\n} BankSwapBytes;\n\n \n\ntypedef enum SampleSplitBytes {\nCONFIG_1KB_SPLIT                         = 0x00000000,\nCONFIG_2KB_SPLIT                         = 0x00000001,\nCONFIG_4KB_SPLIT                         = 0x00000002,\nCONFIG_8KB_SPLIT                         = 0x00000003,\n} SampleSplitBytes;\n\n \n\n \n\ntypedef enum OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS_DESCRIPTOR_ERROR {\nOUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS_DESCRIPTOR_ERROR_STATUS_NOT_SET  = 0x00000000,\nOUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS_DESCRIPTOR_ERROR_STATUS_SET  = 0x00000001,\n} OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS_DESCRIPTOR_ERROR;\n\n \n\ntypedef enum OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS_FIFO_ERROR {\nOUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS_FIFO_ERROR_STATUS_NOT_SET  = 0x00000000,\nOUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS_FIFO_ERROR_STATUS_SET  = 0x00000001,\n} OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS_FIFO_ERROR;\n\n \n\ntypedef enum OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS_BUFFER_COMPLETION_INTERRUPT_STATUS {\nOUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS_BUFFER_COMPLETION_INTERRUPT_STATUS_NOT_SET  = 0x00000000,\nOUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS_BUFFER_COMPLETION_INTERRUPT_STATUS_SET  = 0x00000001,\n} OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS_BUFFER_COMPLETION_INTERRUPT_STATUS;\n\n \n\ntypedef enum OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS_TRAFFIC_PRIORITY {\nOUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS_NO_TRAFFIC_PRIORITY  = 0x00000000,\nOUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS_YES_TRAFFIC_PRIORITY  = 0x00000001,\n} OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS_TRAFFIC_PRIORITY;\n\n \n\ntypedef enum OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS_DESCRIPTOR_ERROR_INTERRUPT_ENABLE {\nOUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS_DESCRIPTOR_ERROR_INTERRUPT_DISABLED  = 0x00000000,\nOUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS_DESCRIPTOR_ERROR_INTERRUPT_ENABLED  = 0x00000001,\n} OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS_DESCRIPTOR_ERROR_INTERRUPT_ENABLE;\n\n \n\ntypedef enum OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS_FIFO_ERROR_INTERRUPT_ENABLE {\nOUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS_FIFO_ERROR_INTERRUPT_DISABLED  = 0x00000000,\nOUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS_FIFO_ERROR_INTERRUPT_ENABLED  = 0x00000001,\n} OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS_FIFO_ERROR_INTERRUPT_ENABLE;\n\n \n\ntypedef enum OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS_INTERRUPT_ON_COMPLETION_ENABLE {\nOUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS_INTERRUPT_ON_COMPLETION_ENABLE_INTERRUPT_DISABLED  = 0x00000000,\nOUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS_INTERRUPT_ON_COMPLETION_ENABLE_INTERRUPT_ENABLED  = 0x00000001,\n} OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS_INTERRUPT_ON_COMPLETION_ENABLE;\n\n \n\ntypedef enum OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS_STREAM_RUN {\nOUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS_STREAM_NOT_RUN  = 0x00000000,\nOUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS_STREAM_DO_RUN  = 0x00000001,\n} OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS_STREAM_RUN;\n\n \n\ntypedef enum OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS_STREAM_RESET {\nOUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS_STREAM_NOT_RESET  = 0x00000000,\nOUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS_STREAM_IS_RESET  = 0x00000001,\n} OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS_STREAM_RESET;\n\n \n\ntypedef enum OUTPUT_STREAM_DESCRIPTOR_FORMAT_SAMPLE_BASE_RATE {\nOUTPUT_STREAM_DESCRIPTOR_FORMAT_SAMPLE_BASE_RATE_48KHZ  = 0x00000000,\nOUTPUT_STREAM_DESCRIPTOR_FORMAT_SAMPLE_BASE_RATE_44P1KHZ  = 0x00000001,\n} OUTPUT_STREAM_DESCRIPTOR_FORMAT_SAMPLE_BASE_RATE;\n\n \n\ntypedef enum OUTPUT_STREAM_DESCRIPTOR_FORMAT_SAMPLE_BASE_MULTIPLE {\nOUTPUT_STREAM_DESCRIPTOR_FORMAT_SAMPLE_BASE_MULTIPLE_BY1  = 0x00000000,\nOUTPUT_STREAM_DESCRIPTOR_FORMAT_SAMPLE_BASE_MULTIPLE_BY2  = 0x00000001,\nOUTPUT_STREAM_DESCRIPTOR_FORMAT_SAMPLE_BASE_MULTIPLE_BY3_RESERVED  = 0x00000002,\nOUTPUT_STREAM_DESCRIPTOR_FORMAT_SAMPLE_BASE_MULTIPLE_BY4  = 0x00000003,\nOUTPUT_STREAM_DESCRIPTOR_FORMAT_SAMPLE_BASE_MULTIPLE_RESERVED  = 0x00000004,\n} OUTPUT_STREAM_DESCRIPTOR_FORMAT_SAMPLE_BASE_MULTIPLE;\n\n \n\ntypedef enum OUTPUT_STREAM_DESCRIPTOR_FORMAT_SAMPLE_BASE_DIVISOR {\nOUTPUT_STREAM_DESCRIPTOR_FORMAT_SAMPLE_BASE_DIVISOR_BY1  = 0x00000000,\nOUTPUT_STREAM_DESCRIPTOR_FORMAT_SAMPLE_BASE_DIVISOR_BY2_RESERVED  = 0x00000001,\nOUTPUT_STREAM_DESCRIPTOR_FORMAT_SAMPLE_BASE_DIVISOR_BY3  = 0x00000002,\nOUTPUT_STREAM_DESCRIPTOR_FORMAT_SAMPLE_BASE_DIVISOR_BY4_RESERVED  = 0x00000003,\nOUTPUT_STREAM_DESCRIPTOR_FORMAT_SAMPLE_BASE_DIVISOR_BY5_RESERVED  = 0x00000004,\nOUTPUT_STREAM_DESCRIPTOR_FORMAT_SAMPLE_BASE_DIVISOR_BY6_RESERVED  = 0x00000005,\nOUTPUT_STREAM_DESCRIPTOR_FORMAT_SAMPLE_BASE_DIVISOR_BY7_RESERVED  = 0x00000006,\nOUTPUT_STREAM_DESCRIPTOR_FORMAT_SAMPLE_BASE_DIVISOR_BY8_RESERVED  = 0x00000007,\n} OUTPUT_STREAM_DESCRIPTOR_FORMAT_SAMPLE_BASE_DIVISOR;\n\n \n\ntypedef enum OUTPUT_STREAM_DESCRIPTOR_FORMAT_BITS_PER_SAMPLE {\nOUTPUT_STREAM_DESCRIPTOR_FORMAT_BITS_PER_SAMPLE_8_RESERVED  = 0x00000000,\nOUTPUT_STREAM_DESCRIPTOR_FORMAT_BITS_PER_SAMPLE_16  = 0x00000001,\nOUTPUT_STREAM_DESCRIPTOR_FORMAT_BITS_PER_SAMPLE_20  = 0x00000002,\nOUTPUT_STREAM_DESCRIPTOR_FORMAT_BITS_PER_SAMPLE_24  = 0x00000003,\nOUTPUT_STREAM_DESCRIPTOR_FORMAT_BITS_PER_SAMPLE_32_RESERVED  = 0x00000004,\nOUTPUT_STREAM_DESCRIPTOR_FORMAT_BITS_PER_SAMPLE_RESERVED  = 0x00000005,\n} OUTPUT_STREAM_DESCRIPTOR_FORMAT_BITS_PER_SAMPLE;\n\n \n\ntypedef enum OUTPUT_STREAM_DESCRIPTOR_FORMAT_NUMBER_OF_CHANNELS {\nOUTPUT_STREAM_DESCRIPTOR_FORMAT_NUMBER_OF_CHANNELS_1  = 0x00000000,\nOUTPUT_STREAM_DESCRIPTOR_FORMAT_NUMBER_OF_CHANNELS_2  = 0x00000001,\nOUTPUT_STREAM_DESCRIPTOR_FORMAT_NUMBER_OF_CHANNELS_3  = 0x00000002,\nOUTPUT_STREAM_DESCRIPTOR_FORMAT_NUMBER_OF_CHANNELS_4  = 0x00000003,\nOUTPUT_STREAM_DESCRIPTOR_FORMAT_NUMBER_OF_CHANNELS_5  = 0x00000004,\nOUTPUT_STREAM_DESCRIPTOR_FORMAT_NUMBER_OF_CHANNELS_6  = 0x00000005,\nOUTPUT_STREAM_DESCRIPTOR_FORMAT_NUMBER_OF_CHANNELS_7  = 0x00000006,\nOUTPUT_STREAM_DESCRIPTOR_FORMAT_NUMBER_OF_CHANNELS_8  = 0x00000007,\nOUTPUT_STREAM_DESCRIPTOR_FORMAT_NUMBER_OF_CHANNELS_9_RESERVED  = 0x00000008,\nOUTPUT_STREAM_DESCRIPTOR_FORMAT_NUMBER_OF_CHANNELS_10_RESERVED  = 0x00000009,\nOUTPUT_STREAM_DESCRIPTOR_FORMAT_NUMBER_OF_CHANNELS_11_RESERVED  = 0x0000000a,\nOUTPUT_STREAM_DESCRIPTOR_FORMAT_NUMBER_OF_CHANNELS_12_RESERVED  = 0x0000000b,\nOUTPUT_STREAM_DESCRIPTOR_FORMAT_NUMBER_OF_CHANNELS_13_RESERVED  = 0x0000000c,\nOUTPUT_STREAM_DESCRIPTOR_FORMAT_NUMBER_OF_CHANNELS_14_RESERVED  = 0x0000000d,\nOUTPUT_STREAM_DESCRIPTOR_FORMAT_NUMBER_OF_CHANNELS_15_RESERVED  = 0x0000000e,\nOUTPUT_STREAM_DESCRIPTOR_FORMAT_NUMBER_OF_CHANNELS_16_RESERVED  = 0x0000000f,\n} OUTPUT_STREAM_DESCRIPTOR_FORMAT_NUMBER_OF_CHANNELS;\n\n \n\n \n\ntypedef enum BLNDV_CONTROL_BLND_MODE {\nBLNDV_CONTROL_BLND_MODE_CURRENT_PIPE_ONLY = 0x00000000,\nBLNDV_CONTROL_BLND_MODE_OTHER_PIPE_ONLY  = 0x00000001,\nBLNDV_CONTROL_BLND_MODE_ALPHA_BLENDING_MODE = 0x00000002,\nBLNDV_CONTROL_BLND_MODE_OTHER_STEREO_TYPE = 0x00000003,\n} BLNDV_CONTROL_BLND_MODE;\n\n \n\ntypedef enum BLNDV_CONTROL_BLND_STEREO_TYPE {\nBLNDV_CONTROL_BLND_STEREO_TYPE_NON_SINGLE_PIPE_STEREO = 0x00000000,\nBLNDV_CONTROL_BLND_STEREO_TYPE_SIDE_BY_SIDE_SINGLE_PIPE_STEREO = 0x00000001,\nBLNDV_CONTROL_BLND_STEREO_TYPE_TOP_BOTTOM_SINGLE_PIPE_STEREO = 0x00000002,\nBLNDV_CONTROL_BLND_STEREO_TYPE_UNUSED    = 0x00000003,\n} BLNDV_CONTROL_BLND_STEREO_TYPE;\n\n \n\ntypedef enum BLNDV_CONTROL_BLND_STEREO_POLARITY {\nBLNDV_CONTROL_BLND_STEREO_POLARITY_LOW   = 0x00000000,\nBLNDV_CONTROL_BLND_STEREO_POLARITY_HIGH  = 0x00000001,\n} BLNDV_CONTROL_BLND_STEREO_POLARITY;\n\n \n\ntypedef enum BLNDV_CONTROL_BLND_FEEDTHROUGH_EN {\nBLNDV_CONTROL_BLND_FEEDTHROUGH_EN_FALSE  = 0x00000000,\nBLNDV_CONTROL_BLND_FEEDTHROUGH_EN_TRUE   = 0x00000001,\n} BLNDV_CONTROL_BLND_FEEDTHROUGH_EN;\n\n \n\ntypedef enum BLNDV_CONTROL_BLND_ALPHA_MODE {\nBLNDV_CONTROL_BLND_ALPHA_MODE_CURRENT_PIXEL_ALPHA = 0x00000000,\nBLNDV_CONTROL_BLND_ALPHA_MODE_PIXEL_ALPHA_COMBINED_GLOBAL_GAIN = 0x00000001,\nBLNDV_CONTROL_BLND_ALPHA_MODE_GLOBAL_ALPHA_ONLY = 0x00000002,\nBLNDV_CONTROL_BLND_ALPHA_MODE_UNUSED     = 0x00000003,\n} BLNDV_CONTROL_BLND_ALPHA_MODE;\n\n \n\ntypedef enum BLNDV_CONTROL_BLND_ACTIVE_OVERLAP_ONLY {\nBLNDV_CONTROL_BLND_ACTIVE_OVERLAP_ONLY_FALSE  = 0x00000000,\nBLNDV_CONTROL_BLND_ACTIVE_OVERLAP_ONLY_TRUE  = 0x00000001,\n} BLNDV_CONTROL_BLND_ACTIVE_OVERLAP_ONLY;\n\n \n\ntypedef enum BLNDV_CONTROL_BLND_MULTIPLIED_MODE {\nBLNDV_CONTROL_BLND_MULTIPLIED_MODE_FALSE = 0x00000000,\nBLNDV_CONTROL_BLND_MULTIPLIED_MODE_TRUE  = 0x00000001,\n} BLNDV_CONTROL_BLND_MULTIPLIED_MODE;\n\n \n\ntypedef enum BLNDV_SM_CONTROL2_SM_MODE {\nBLNDV_SM_CONTROL2_SM_MODE_SINGLE_PLANE   = 0x00000000,\nBLNDV_SM_CONTROL2_SM_MODE_ROW_SUBSAMPLING = 0x00000002,\nBLNDV_SM_CONTROL2_SM_MODE_COLUMN_SUBSAMPLING = 0x00000004,\nBLNDV_SM_CONTROL2_SM_MODE_CHECKERBOARD_SUBSAMPLING = 0x00000006,\n} BLNDV_SM_CONTROL2_SM_MODE;\n\n \n\ntypedef enum BLNDV_SM_CONTROL2_SM_FRAME_ALTERNATE {\nBLNDV_SM_CONTROL2_SM_FRAME_ALTERNATE_FALSE = 0x00000000,\nBLNDV_SM_CONTROL2_SM_FRAME_ALTERNATE_TRUE = 0x00000001,\n} BLNDV_SM_CONTROL2_SM_FRAME_ALTERNATE;\n\n \n\ntypedef enum BLNDV_SM_CONTROL2_SM_FIELD_ALTERNATE {\nBLNDV_SM_CONTROL2_SM_FIELD_ALTERNATE_FALSE = 0x00000000,\nBLNDV_SM_CONTROL2_SM_FIELD_ALTERNATE_TRUE = 0x00000001,\n} BLNDV_SM_CONTROL2_SM_FIELD_ALTERNATE;\n\n \n\ntypedef enum BLNDV_SM_CONTROL2_SM_FORCE_NEXT_FRAME_POL {\nBLNDV_SM_CONTROL2_SM_FORCE_NEXT_FRAME_POL_NO_FORCE = 0x00000000,\nBLNDV_SM_CONTROL2_SM_FORCE_NEXT_FRAME_POL_RESERVED = 0x00000001,\nBLNDV_SM_CONTROL2_SM_FORCE_NEXT_FRAME_POL_FORCE_LOW = 0x00000002,\nBLNDV_SM_CONTROL2_SM_FORCE_NEXT_FRAME_POL_FORCE_HIGH = 0x00000003,\n} BLNDV_SM_CONTROL2_SM_FORCE_NEXT_FRAME_POL;\n\n \n\ntypedef enum BLNDV_SM_CONTROL2_SM_FORCE_NEXT_TOP_POL {\nBLNDV_SM_CONTROL2_SM_FORCE_NEXT_TOP_POL_NO_FORCE = 0x00000000,\nBLNDV_SM_CONTROL2_SM_FORCE_NEXT_TOP_POL_RESERVED = 0x00000001,\nBLNDV_SM_CONTROL2_SM_FORCE_NEXT_TOP_POL_FORCE_LOW = 0x00000002,\nBLNDV_SM_CONTROL2_SM_FORCE_NEXT_TOP_POL_FORCE_HIGH = 0x00000003,\n} BLNDV_SM_CONTROL2_SM_FORCE_NEXT_TOP_POL;\n\n \n\ntypedef enum BLNDV_CONTROL2_PTI_ENABLE {\nBLNDV_CONTROL2_PTI_ENABLE_FALSE          = 0x00000000,\nBLNDV_CONTROL2_PTI_ENABLE_TRUE           = 0x00000001,\n} BLNDV_CONTROL2_PTI_ENABLE;\n\n \n\ntypedef enum BLNDV_CONTROL2_BLND_SUPERAA_DEGAMMA_EN {\nBLNDV_CONTROL2_BLND_SUPERAA_DEGAMMA_EN_FALSE = 0x00000000,\nBLNDV_CONTROL2_BLND_SUPERAA_DEGAMMA_EN_TRUE = 0x00000001,\n} BLNDV_CONTROL2_BLND_SUPERAA_DEGAMMA_EN;\n\n \n\ntypedef enum BLNDV_CONTROL2_BLND_SUPERAA_REGAMMA_EN {\nBLNDV_CONTROL2_BLND_SUPERAA_REGAMMA_EN_FALSE = 0x00000000,\nBLNDV_CONTROL2_BLND_SUPERAA_REGAMMA_EN_TRUE = 0x00000001,\n} BLNDV_CONTROL2_BLND_SUPERAA_REGAMMA_EN;\n\n \n\ntypedef enum BLNDV_UNDERFLOW_INTERRUPT_BLND_UNDERFLOW_INT_ACK {\nBLNDV_UNDERFLOW_INTERRUPT_BLND_UNDERFLOW_INT_ACK_FALSE = 0x00000000,\nBLNDV_UNDERFLOW_INTERRUPT_BLND_UNDERFLOW_INT_ACK_TRUE = 0x00000001,\n} BLNDV_UNDERFLOW_INTERRUPT_BLND_UNDERFLOW_INT_ACK;\n\n \n\ntypedef enum BLNDV_UNDERFLOW_INTERRUPT_BLND_UNDERFLOW_INT_MASK {\nBLNDV_UNDERFLOW_INTERRUPT_BLND_UNDERFLOW_INT_MASK_FALSE = 0x00000000,\nBLNDV_UNDERFLOW_INTERRUPT_BLND_UNDERFLOW_INT_MASK_TRUE = 0x00000001,\n} BLNDV_UNDERFLOW_INTERRUPT_BLND_UNDERFLOW_INT_MASK;\n\n \n\ntypedef enum BLNDV_V_UPDATE_LOCK_BLND_DCP_GRPH_V_UPDATE_LOCK {\nBLNDV_V_UPDATE_LOCK_BLND_DCP_GRPH_V_UPDATE_LOCK_FALSE = 0x00000000,\nBLNDV_V_UPDATE_LOCK_BLND_DCP_GRPH_V_UPDATE_LOCK_TRUE = 0x00000001,\n} BLNDV_V_UPDATE_LOCK_BLND_DCP_GRPH_V_UPDATE_LOCK;\n\n \n\ntypedef enum BLNDV_V_UPDATE_LOCK_BLND_DCP_GRPH_SURF_V_UPDATE_LOCK {\nBLNDV_V_UPDATE_LOCK_BLND_DCP_GRPH_SURF_V_UPDATE_LOCK_FALSE = 0x00000000,\nBLNDV_V_UPDATE_LOCK_BLND_DCP_GRPH_SURF_V_UPDATE_LOCK_TRUE = 0x00000001,\n} BLNDV_V_UPDATE_LOCK_BLND_DCP_GRPH_SURF_V_UPDATE_LOCK;\n\n \n\ntypedef enum BLNDV_V_UPDATE_LOCK_BLND_DCP_CUR_V_UPDATE_LOCK {\nBLNDV_V_UPDATE_LOCK_BLND_DCP_CUR_V_UPDATE_LOCK_FALSE = 0x00000000,\nBLNDV_V_UPDATE_LOCK_BLND_DCP_CUR_V_UPDATE_LOCK_TRUE = 0x00000001,\n} BLNDV_V_UPDATE_LOCK_BLND_DCP_CUR_V_UPDATE_LOCK;\n\n \n\ntypedef enum BLNDV_V_UPDATE_LOCK_BLND_DCP_CUR2_V_UPDATE_LOCK {\nBLNDV_V_UPDATE_LOCK_BLND_DCP_CUR2_V_UPDATE_LOCK_FALSE = 0x00000000,\nBLNDV_V_UPDATE_LOCK_BLND_DCP_CUR2_V_UPDATE_LOCK_TRUE = 0x00000001,\n} BLNDV_V_UPDATE_LOCK_BLND_DCP_CUR2_V_UPDATE_LOCK;\n\n \n\ntypedef enum BLNDV_V_UPDATE_LOCK_BLND_SCL_V_UPDATE_LOCK {\nBLNDV_V_UPDATE_LOCK_BLND_SCL_V_UPDATE_LOCK_FALSE = 0x00000000,\nBLNDV_V_UPDATE_LOCK_BLND_SCL_V_UPDATE_LOCK_TRUE = 0x00000001,\n} BLNDV_V_UPDATE_LOCK_BLND_SCL_V_UPDATE_LOCK;\n\n \n\ntypedef enum BLNDV_V_UPDATE_LOCK_BLND_BLND_V_UPDATE_LOCK {\nBLNDV_V_UPDATE_LOCK_BLND_BLND_V_UPDATE_LOCK_FALSE = 0x00000000,\nBLNDV_V_UPDATE_LOCK_BLND_BLND_V_UPDATE_LOCK_TRUE = 0x00000001,\n} BLNDV_V_UPDATE_LOCK_BLND_BLND_V_UPDATE_LOCK;\n\n \n\ntypedef enum BLNDV_V_UPDATE_LOCK_BLND_V_UPDATE_LOCK_MODE {\nBLNDV_V_UPDATE_LOCK_BLND_V_UPDATE_LOCK_MODE_FALSE = 0x00000000,\nBLNDV_V_UPDATE_LOCK_BLND_V_UPDATE_LOCK_MODE_TRUE = 0x00000001,\n} BLNDV_V_UPDATE_LOCK_BLND_V_UPDATE_LOCK_MODE;\n\n \n\ntypedef enum BLNDV_DEBUG_BLND_CNV_MUX_SELECT {\nBLNDV_DEBUG_BLND_CNV_MUX_SELECT_LOW      = 0x00000000,\nBLNDV_DEBUG_BLND_CNV_MUX_SELECT_HIGH     = 0x00000001,\n} BLNDV_DEBUG_BLND_CNV_MUX_SELECT;\n\n \n\ntypedef enum BLNDV_TEST_DEBUG_INDEX_BLND_TEST_DEBUG_WRITE_EN {\nBLNDV_TEST_DEBUG_INDEX_BLND_TEST_DEBUG_WRITE_EN_FALSE = 0x00000000,\nBLNDV_TEST_DEBUG_INDEX_BLND_TEST_DEBUG_WRITE_EN_TRUE = 0x00000001,\n} BLNDV_TEST_DEBUG_INDEX_BLND_TEST_DEBUG_WRITE_EN;\n\n \n\n \n\ntypedef enum LBV_PIXEL_DEPTH {\nPIXEL_DEPTH_30BPP                        = 0x00000000,\nPIXEL_DEPTH_24BPP                        = 0x00000001,\nPIXEL_DEPTH_18BPP                        = 0x00000002,\nPIXEL_DEPTH_38BPP                        = 0x00000003,\n} LBV_PIXEL_DEPTH;\n\n \n\ntypedef enum LBV_PIXEL_EXPAN_MODE {\nPIXEL_EXPAN_MODE_ZERO_EXP                = 0x00000000,\nPIXEL_EXPAN_MODE_DYN_EXP                 = 0x00000001,\n} LBV_PIXEL_EXPAN_MODE;\n\n \n\ntypedef enum LBV_INTERLEAVE_EN {\nINTERLEAVE_DIS                           = 0x00000000,\nINTERLEAVE_EN                            = 0x00000001,\n} LBV_INTERLEAVE_EN;\n\n \n\ntypedef enum LBV_PIXEL_REDUCE_MODE {\nPIXEL_REDUCE_MODE_TRUNCATION             = 0x00000000,\nPIXEL_REDUCE_MODE_ROUNDING               = 0x00000001,\n} LBV_PIXEL_REDUCE_MODE;\n\n \n\ntypedef enum LBV_DYNAMIC_PIXEL_DEPTH {\nDYNAMIC_PIXEL_DEPTH_36BPP                = 0x00000000,\nDYNAMIC_PIXEL_DEPTH_30BPP                = 0x00000001,\n} LBV_DYNAMIC_PIXEL_DEPTH;\n\n \n\ntypedef enum LBV_DITHER_EN {\nDITHER_DIS                               = 0x00000000,\nDITHER_EN                                = 0x00000001,\n} LBV_DITHER_EN;\n\n \n\ntypedef enum LBV_DOWNSCALE_PREFETCH_EN {\nDOWNSCALE_PREFETCH_DIS                   = 0x00000000,\nDOWNSCALE_PREFETCH_EN                    = 0x00000001,\n} LBV_DOWNSCALE_PREFETCH_EN;\n\n \n\ntypedef enum LBV_MEMORY_CONFIG {\nMEMORY_CONFIG_0                          = 0x00000000,\nMEMORY_CONFIG_1                          = 0x00000001,\nMEMORY_CONFIG_2                          = 0x00000002,\nMEMORY_CONFIG_3                          = 0x00000003,\n} LBV_MEMORY_CONFIG;\n\n \n\ntypedef enum LBV_SYNC_RESET_SEL2 {\nSYNC_RESET_SEL2_VBLANK                   = 0x00000000,\nSYNC_RESET_SEL2_VSYNC                    = 0x00000001,\n} LBV_SYNC_RESET_SEL2;\n\n \n\ntypedef enum LBV_SYNC_DURATION {\nSYNC_DURATION_16                         = 0x00000000,\nSYNC_DURATION_32                         = 0x00000001,\nSYNC_DURATION_64                         = 0x00000002,\nSYNC_DURATION_128                        = 0x00000003,\n} LBV_SYNC_DURATION;\n\n \n\n \n\ntypedef enum CRTC_CONTROL_CRTC_START_POINT_CNTL {\nCRTC_CONTROL_CRTC_START_POINT_CNTL_NORMAL = 0x00000000,\nCRTC_CONTROL_CRTC_START_POINT_CNTL_DP    = 0x00000001,\n} CRTC_CONTROL_CRTC_START_POINT_CNTL;\n\n \n\ntypedef enum CRTC_CONTROL_CRTC_FIELD_NUMBER_CNTL {\nCRTC_CONTROL_CRTC_FIELD_NUMBER_CNTL_NORMAL = 0x00000000,\nCRTC_CONTROL_CRTC_FIELD_NUMBER_CNTL_DP   = 0x00000001,\n} CRTC_CONTROL_CRTC_FIELD_NUMBER_CNTL;\n\n \n\ntypedef enum CRTC_CONTROL_CRTC_DISABLE_POINT_CNTL {\nCRTC_CONTROL_CRTC_DISABLE_POINT_CNTL_DISABLE  = 0x00000000,\nCRTC_CONTROL_CRTC_DISABLE_POINT_CNTL_DISABLE_CURRENT  = 0x00000001,\nCRTC_CONTROL_CRTC_DISABLE_POINT_CNTL_RESERVED  = 0x00000002,\nCRTC_CONTROL_CRTC_DISABLE_POINT_CNTL_DISABLE_FIRST  = 0x00000003,\n} CRTC_CONTROL_CRTC_DISABLE_POINT_CNTL;\n\n \n\ntypedef enum CRTC_CONTROL_CRTC_FIELD_NUMBER_POLARITY {\nCRTC_CONTROL_CRTC_FIELD_NUMBER_POLARITY_FALSE  = 0x00000000,\nCRTC_CONTROL_CRTC_FIELD_NUMBER_POLARITY_TRUE  = 0x00000001,\n} CRTC_CONTROL_CRTC_FIELD_NUMBER_POLARITY;\n\n \n\ntypedef enum CRTC_CONTROL_CRTC_DISP_READ_REQUEST_DISABLE {\nCRTC_CONTROL_CRTC_DISP_READ_REQUEST_DISABLE_FALSE  = 0x00000000,\nCRTC_CONTROL_CRTC_DISP_READ_REQUEST_DISABLE_TRUE  = 0x00000001,\n} CRTC_CONTROL_CRTC_DISP_READ_REQUEST_DISABLE;\n\n \n\ntypedef enum CRTC_CONTROL_CRTC_SOF_PULL_EN {\nCRTC_CONTROL_CRTC_SOF_PULL_EN_FALSE      = 0x00000000,\nCRTC_CONTROL_CRTC_SOF_PULL_EN_TRUE       = 0x00000001,\n} CRTC_CONTROL_CRTC_SOF_PULL_EN;\n\n \n\ntypedef enum CRTC_H_SYNC_B_CNTL_CRTC_H_SYNC_B_POL {\nCRTC_H_SYNC_B_CNTL_CRTC_H_SYNC_B_POL_FALSE  = 0x00000000,\nCRTC_H_SYNC_B_CNTL_CRTC_H_SYNC_B_POL_TRUE  = 0x00000001,\n} CRTC_H_SYNC_B_CNTL_CRTC_H_SYNC_B_POL;\n\n \n\ntypedef enum CRTC_V_TOTAL_CONTROL_CRTC_V_TOTAL_MAX_SEL {\nCRTC_V_TOTAL_CONTROL_CRTC_V_TOTAL_MAX_SEL_FALSE  = 0x00000000,\nCRTC_V_TOTAL_CONTROL_CRTC_V_TOTAL_MAX_SEL_TRUE  = 0x00000001,\n} CRTC_V_TOTAL_CONTROL_CRTC_V_TOTAL_MAX_SEL;\n\n \n\ntypedef enum CRTC_V_TOTAL_CONTROL_CRTC_V_TOTAL_MIN_SEL {\nCRTC_V_TOTAL_CONTROL_CRTC_V_TOTAL_MIN_SEL_FALSE  = 0x00000000,\nCRTC_V_TOTAL_CONTROL_CRTC_V_TOTAL_MIN_SEL_TRUE  = 0x00000001,\n} CRTC_V_TOTAL_CONTROL_CRTC_V_TOTAL_MIN_SEL;\n\n \n\ntypedef enum CRTC_V_TOTAL_CONTROL_CRTC_SET_V_TOTAL_MIN_MASK_EN {\nCRTC_V_TOTAL_CONTROL_CRTC_SET_V_TOTAL_MIN_MASK_EN_FALSE  = 0x00000000,\nCRTC_V_TOTAL_CONTROL_CRTC_SET_V_TOTAL_MIN_MASK_EN_TRUE  = 0x00000001,\n} CRTC_V_TOTAL_CONTROL_CRTC_SET_V_TOTAL_MIN_MASK_EN;\n\n \n\ntypedef enum CRTC_V_TOTAL_CONTROL_CRTC_FORCE_LOCK_TO_MASTER_VSYNC {\nCRTC_V_TOTAL_CONTROL_CRTC_FORCE_LOCK_TO_MASTER_VSYNC_DISABLE = 0x00000000,\nCRTC_V_TOTAL_CONTROL_CRTC_FORCE_LOCK_TO_MASTER_VSYNC_ENABLE  = 0x00000001,\n} CRTC_V_TOTAL_CONTROL_CRTC_FORCE_LOCK_TO_MASTER_VSYNC;\n\n \n\ntypedef enum CRTC_V_TOTAL_CONTROL_CRTC_FORCE_LOCK_ON_EVENT {\nCRTC_V_TOTAL_CONTROL_CRTC_FORCE_LOCK_ON_EVENT_DISABLE = 0x00000000,\nCRTC_V_TOTAL_CONTROL_CRTC_FORCE_LOCK_ON_EVENT_ENABLE  = 0x00000001,\n} CRTC_V_TOTAL_CONTROL_CRTC_FORCE_LOCK_ON_EVENT;\n\n \n\ntypedef enum CRTC_V_TOTAL_INT_STATUS_CRTC_SET_V_TOTAL_MIN_EVENT_OCCURED_ACK {\nCRTC_V_TOTAL_INT_STATUS_CRTC_SET_V_TOTAL_MIN_EVENT_OCCURED_ACK_FALSE = 0x00000000,\nCRTC_V_TOTAL_INT_STATUS_CRTC_SET_V_TOTAL_MIN_EVENT_OCCURED_ACK_TRUE  = 0x00000001,\n} CRTC_V_TOTAL_INT_STATUS_CRTC_SET_V_TOTAL_MIN_EVENT_OCCURED_ACK;\n\n \n\ntypedef enum CRTC_VSYNC_NOM_INT_STATUS_CRTC_VSYNC_NOM_INT_CLEAR {\nCRTC_VSYNC_NOM_INT_STATUS_CRTC_VSYNC_NOM_INT_CLEAR_FALSE = 0x00000000,\nCRTC_VSYNC_NOM_INT_STATUS_CRTC_VSYNC_NOM_INT_CLEAR_TRUE  = 0x00000001,\n} CRTC_VSYNC_NOM_INT_STATUS_CRTC_VSYNC_NOM_INT_CLEAR;\n\n \n\ntypedef enum CRTC_V_SYNC_B_CNTL_CRTC_V_SYNC_B_POL {\nCRTC_V_SYNC_B_CNTL_CRTC_V_SYNC_B_POL_FALSE  = 0x00000000,\nCRTC_V_SYNC_B_CNTL_CRTC_V_SYNC_B_POL_TRUE  = 0x00000001,\n} CRTC_V_SYNC_B_CNTL_CRTC_V_SYNC_B_POL;\n\n \n\ntypedef enum CRTC_DTMTEST_CNTL_CRTC_DTMTEST_CRTC_EN {\nCRTC_DTMTEST_CNTL_CRTC_DTMTEST_CRTC_EN_FALSE  = 0x00000000,\nCRTC_DTMTEST_CNTL_CRTC_DTMTEST_CRTC_EN_TRUE  = 0x00000001,\n} CRTC_DTMTEST_CNTL_CRTC_DTMTEST_CRTC_EN;\n\n \n\ntypedef enum CRTC_TRIGA_CNTL_CRTC_TRIGA_SOURCE_SELECT {\nCRTC_TRIGA_CNTL_CRTC_TRIGA_SOURCE_SELECT_VSYNCA_OTHER  = 0x00000001,\nCRTC_TRIGA_CNTL_CRTC_TRIGA_SOURCE_SELECT_HSYNCA_OTHER  = 0x00000002,\nCRTC_TRIGA_CNTL_CRTC_TRIGA_SOURCE_SELECT_GENERICF  = 0x00000005,\nCRTC_TRIGA_CNTL_CRTC_TRIGA_SOURCE_SELECT_GENERICE  = 0x00000006,\nCRTC_TRIGA_CNTL_CRTC_TRIGA_SOURCE_SELECT_VSYNCA  = 0x00000007,\nCRTC_TRIGA_CNTL_CRTC_TRIGA_SOURCE_SELECT_HSYNCA  = 0x00000008,\nCRTC_TRIGA_CNTL_CRTC_TRIGA_SOURCE_SELECT_VSYNCB  = 0x00000009,\nCRTC_TRIGA_CNTL_CRTC_TRIGA_SOURCE_SELECT_HSYNCB  = 0x0000000a,\nCRTC_TRIGA_CNTL_CRTC_TRIGA_SOURCE_SELECT_HPD1  = 0x0000000b,\nCRTC_TRIGA_CNTL_CRTC_TRIGA_SOURCE_SELECT_HPD2  = 0x0000000c,\nCRTC_TRIGA_CNTL_CRTC_TRIGA_SOURCE_SELECT_GENERICD  = 0x0000000d,\nCRTC_TRIGA_CNTL_CRTC_TRIGA_SOURCE_SELECT_GENERICC  = 0x0000000e,\nCRTC_TRIGA_CNTL_CRTC_TRIGA_SOURCE_SELECT_IGSL0  = 0x00000010,\nCRTC_TRIGA_CNTL_CRTC_TRIGA_SOURCE_SELECT_IGSL1  = 0x00000011,\nCRTC_TRIGA_CNTL_CRTC_TRIGA_SOURCE_SELECT_IGSL2  = 0x00000012,\nCRTC_TRIGA_CNTL_CRTC_TRIGA_SOURCE_SELECT_IBLON  = 0x00000013,\nCRTC_TRIGA_CNTL_CRTC_TRIGA_SOURCE_SELECT_GENERICA  = 0x00000014,\nCRTC_TRIGA_CNTL_CRTC_TRIGA_SOURCE_SELECT_GENERICB  = 0x00000015,\nCRTC_TRIGA_CNTL_CRTC_TRIGA_SOURCE_SELECT_IGSL_ALLOW  = 0x00000016,\nCRTC_TRIGA_CNTL_CRTC_TRIGA_SOURCE_SELECT_MANUAL_FLOW  = 0x00000017,\n} CRTC_TRIGA_CNTL_CRTC_TRIGA_SOURCE_SELECT;\n\n \n\ntypedef enum CRTC_TRIGA_CNTL_CRTC_TRIGA_POLARITY_SELECT {\nCRTC_TRIGA_CNTL_CRTC_TRIGA_POLARITY_SELECT_INTERLACE  = 0x00000001,\nCRTC_TRIGA_CNTL_CRTC_TRIGA_POLARITY_SELECT_GENERICA  = 0x00000002,\nCRTC_TRIGA_CNTL_CRTC_TRIGA_POLARITY_SELECT_GENERICB  = 0x00000003,\nCRTC_TRIGA_CNTL_CRTC_TRIGA_POLARITY_SELECT_HSYNCA  = 0x00000004,\nCRTC_TRIGA_CNTL_CRTC_TRIGA_POLARITY_SELECT_HSYNCB  = 0x00000005,\nCRTC_TRIGA_CNTL_CRTC_TRIGA_POLARITY_SELECT_VIDEO  = 0x00000006,\nCRTC_TRIGA_CNTL_CRTC_TRIGA_POLARITY_SELECT_GENERICC  = 0x00000007,\n} CRTC_TRIGA_CNTL_CRTC_TRIGA_POLARITY_SELECT;\n\n \n\ntypedef enum CRTC_TRIGA_CNTL_CRTC_TRIGA_RESYNC_BYPASS_EN {\nCRTC_TRIGA_CNTL_CRTC_TRIGA_RESYNC_BYPASS_EN_FALSE  = 0x00000000,\nCRTC_TRIGA_CNTL_CRTC_TRIGA_RESYNC_BYPASS_EN_TRUE  = 0x00000001,\n} CRTC_TRIGA_CNTL_CRTC_TRIGA_RESYNC_BYPASS_EN;\n\n \n\ntypedef enum CRTC_TRIGA_CNTL_CRTC_TRIGA_CLEAR {\nCRTC_TRIGA_CNTL_CRTC_TRIGA_CLEAR_FALSE   = 0x00000000,\nCRTC_TRIGA_CNTL_CRTC_TRIGA_CLEAR_TRUE    = 0x00000001,\n} CRTC_TRIGA_CNTL_CRTC_TRIGA_CLEAR;\n\n \n\ntypedef enum CRTC_TRIGB_CNTL_CRTC_TRIGB_SOURCE_SELECT {\nCRTC_TRIGB_CNTL_CRTC_TRIGB_SOURCE_SELECT_VSYNCA_OTHER  = 0x00000001,\nCRTC_TRIGB_CNTL_CRTC_TRIGB_SOURCE_SELECT_HSYNCA_OTHER  = 0x00000002,\nCRTC_TRIGB_CNTL_CRTC_TRIGB_SOURCE_SELECT_GENERICF  = 0x00000005,\nCRTC_TRIGB_CNTL_CRTC_TRIGB_SOURCE_SELECT_GENERICE  = 0x00000006,\nCRTC_TRIGB_CNTL_CRTC_TRIGB_SOURCE_SELECT_VSYNCA  = 0x00000007,\nCRTC_TRIGB_CNTL_CRTC_TRIGB_SOURCE_SELECT_HSYNCA  = 0x00000008,\nCRTC_TRIGB_CNTL_CRTC_TRIGB_SOURCE_SELECT_VSYNCB  = 0x00000009,\nCRTC_TRIGB_CNTL_CRTC_TRIGB_SOURCE_SELECT_HSYNCB  = 0x0000000a,\nCRTC_TRIGB_CNTL_CRTC_TRIGB_SOURCE_SELECT_HPD1  = 0x0000000b,\nCRTC_TRIGB_CNTL_CRTC_TRIGB_SOURCE_SELECT_HPD2  = 0x0000000c,\nCRTC_TRIGB_CNTL_CRTC_TRIGB_SOURCE_SELECT_GENERICD  = 0x0000000d,\nCRTC_TRIGB_CNTL_CRTC_TRIGB_SOURCE_SELECT_GENERICC  = 0x0000000e,\nCRTC_TRIGB_CNTL_CRTC_TRIGB_SOURCE_SELECT_IGSL0  = 0x00000010,\nCRTC_TRIGB_CNTL_CRTC_TRIGB_SOURCE_SELECT_IGSL1  = 0x00000011,\nCRTC_TRIGB_CNTL_CRTC_TRIGB_SOURCE_SELECT_IGSL2  = 0x00000012,\nCRTC_TRIGB_CNTL_CRTC_TRIGB_SOURCE_SELECT_IBLON  = 0x00000013,\nCRTC_TRIGB_CNTL_CRTC_TRIGB_SOURCE_SELECT_GENERICA  = 0x00000014,\nCRTC_TRIGB_CNTL_CRTC_TRIGB_SOURCE_SELECT_GENERICB  = 0x00000015,\nCRTC_TRIGB_CNTL_CRTC_TRIGB_SOURCE_SELECT_IGSL_ALLOW  = 0x00000016,\nCRTC_TRIGB_CNTL_CRTC_TRIGB_SOURCE_SELECT_MANUAL_FLOW  = 0x00000017,\n} CRTC_TRIGB_CNTL_CRTC_TRIGB_SOURCE_SELECT;\n\n \n\ntypedef enum CRTC_TRIGB_CNTL_CRTC_TRIGB_POLARITY_SELECT {\nCRTC_TRIGB_CNTL_CRTC_TRIGB_POLARITY_SELECT_INTERLACE  = 0x00000001,\nCRTC_TRIGB_CNTL_CRTC_TRIGB_POLARITY_SELECT_GENERICA  = 0x00000002,\nCRTC_TRIGB_CNTL_CRTC_TRIGB_POLARITY_SELECT_GENERICB  = 0x00000003,\nCRTC_TRIGB_CNTL_CRTC_TRIGB_POLARITY_SELECT_HSYNCA  = 0x00000004,\nCRTC_TRIGB_CNTL_CRTC_TRIGB_POLARITY_SELECT_HSYNCB  = 0x00000005,\nCRTC_TRIGB_CNTL_CRTC_TRIGB_POLARITY_SELECT_VIDEO  = 0x00000006,\nCRTC_TRIGB_CNTL_CRTC_TRIGB_POLARITY_SELECT_GENERICC  = 0x00000007,\n} CRTC_TRIGB_CNTL_CRTC_TRIGB_POLARITY_SELECT;\n\n \n\ntypedef enum CRTC_TRIGB_CNTL_CRTC_TRIGB_RESYNC_BYPASS_EN {\nCRTC_TRIGB_CNTL_CRTC_TRIGB_RESYNC_BYPASS_EN_FALSE  = 0x00000000,\nCRTC_TRIGB_CNTL_CRTC_TRIGB_RESYNC_BYPASS_EN_TRUE  = 0x00000001,\n} CRTC_TRIGB_CNTL_CRTC_TRIGB_RESYNC_BYPASS_EN;\n\n \n\ntypedef enum CRTC_TRIGB_CNTL_CRTC_TRIGB_CLEAR {\nCRTC_TRIGB_CNTL_CRTC_TRIGB_CLEAR_FALSE   = 0x00000000,\nCRTC_TRIGB_CNTL_CRTC_TRIGB_CLEAR_TRUE    = 0x00000001,\n} CRTC_TRIGB_CNTL_CRTC_TRIGB_CLEAR;\n\n \n\ntypedef enum CRTC_FORCE_COUNT_NOW_CNTL_CRTC_FORCE_COUNT_NOW_MODE {\nCRTC_FORCE_COUNT_NOW_CNTL_CRTC_FORCE_COUNT_NOW_MODE_DISABLE  = 0x00000000,\nCRTC_FORCE_COUNT_NOW_CNTL_CRTC_FORCE_COUNT_NOW_MODE_HCOUNT  = 0x00000001,\nCRTC_FORCE_COUNT_NOW_CNTL_CRTC_FORCE_COUNT_NOW_MODE_HCOUNT_VCOUNT  = 0x00000002,\nCRTC_FORCE_COUNT_NOW_CNTL_CRTC_FORCE_COUNT_NOW_MODE_RESERVED  = 0x00000003,\n} CRTC_FORCE_COUNT_NOW_CNTL_CRTC_FORCE_COUNT_NOW_MODE;\n\n \n\ntypedef enum CRTC_FORCE_COUNT_NOW_CNTL_CRTC_FORCE_COUNT_NOW_CHECK {\nCRTC_FORCE_COUNT_NOW_CNTL_CRTC_FORCE_COUNT_NOW_CHECK_FALSE  = 0x00000000,\nCRTC_FORCE_COUNT_NOW_CNTL_CRTC_FORCE_COUNT_NOW_CHECK_TRUE  = 0x00000001,\n} CRTC_FORCE_COUNT_NOW_CNTL_CRTC_FORCE_COUNT_NOW_CHECK;\n\n \n\ntypedef enum CRTC_FORCE_COUNT_NOW_CNTL_CRTC_FORCE_COUNT_NOW_TRIG_SEL {\nCRTC_FORCE_COUNT_NOW_CNTL_CRTC_FORCE_COUNT_NOW_TRIG_SEL_FALSE  = 0x00000000,\nCRTC_FORCE_COUNT_NOW_CNTL_CRTC_FORCE_COUNT_NOW_TRIG_SEL_TRUE  = 0x00000001,\n} CRTC_FORCE_COUNT_NOW_CNTL_CRTC_FORCE_COUNT_NOW_TRIG_SEL;\n\n \n\ntypedef enum CRTC_FORCE_COUNT_NOW_CNTL_CRTC_FORCE_COUNT_NOW_CLEAR {\nCRTC_FORCE_COUNT_NOW_CNTL_CRTC_FORCE_COUNT_NOW_CLEAR_FALSE = 0x00000000,\nCRTC_FORCE_COUNT_NOW_CNTL_CRTC_FORCE_COUNT_NOW_CLEAR_TRUE  = 0x00000001,\n} CRTC_FORCE_COUNT_NOW_CNTL_CRTC_FORCE_COUNT_NOW_CLEAR;\n\n \n\ntypedef enum CRTC_FLOW_CONTROL_CRTC_FLOW_CONTROL_SOURCE_SELECT {\nCRTC_FLOW_CONTROL_CRTC_FLOW_CONTROL_SOURCE_SELECT_LOGIC0  = 0x00000000,\nCRTC_FLOW_CONTROL_CRTC_FLOW_CONTROL_SOURCE_SELECT_GENERICF  = 0x00000001,\nCRTC_FLOW_CONTROL_CRTC_FLOW_CONTROL_SOURCE_SELECT_GENERICE  = 0x00000002,\nCRTC_FLOW_CONTROL_CRTC_FLOW_CONTROL_SOURCE_SELECT_HPD1  = 0x00000003,\nCRTC_FLOW_CONTROL_CRTC_FLOW_CONTROL_SOURCE_SELECT_HPD2  = 0x00000004,\nCRTC_FLOW_CONTROL_CRTC_FLOW_CONTROL_SOURCE_SELECT_DDC1DATA  = 0x00000005,\nCRTC_FLOW_CONTROL_CRTC_FLOW_CONTROL_SOURCE_SELECT_DDC1CLK  = 0x00000006,\nCRTC_FLOW_CONTROL_CRTC_FLOW_CONTROL_SOURCE_SELECT_DDC2DATA  = 0x00000007,\nCRTC_FLOW_CONTROL_CRTC_FLOW_CONTROL_SOURCE_SELECT_DDC2CLK  = 0x00000008,\nCRTC_FLOW_CONTROL_CRTC_FLOW_CONTROL_SOURCE_SELECT_DVOCLK  = 0x00000009,\nCRTC_FLOW_CONTROL_CRTC_FLOW_CONTROL_SOURCE_SELECT_MANUAL  = 0x0000000a,\nCRTC_FLOW_CONTROL_CRTC_FLOW_CONTROL_SOURCE_SELECT_LOGIC1  = 0x0000000b,\nCRTC_FLOW_CONTROL_CRTC_FLOW_CONTROL_SOURCE_SELECT_GENERICB  = 0x0000000c,\nCRTC_FLOW_CONTROL_CRTC_FLOW_CONTROL_SOURCE_SELECT_GENERICA  = 0x0000000d,\nCRTC_FLOW_CONTROL_CRTC_FLOW_CONTROL_SOURCE_SELECT_GENERICD  = 0x0000000e,\nCRTC_FLOW_CONTROL_CRTC_FLOW_CONTROL_SOURCE_SELECT_GENERICC  = 0x0000000f,\n} CRTC_FLOW_CONTROL_CRTC_FLOW_CONTROL_SOURCE_SELECT;\n\n \n\ntypedef enum CRTC_FLOW_CONTROL_CRTC_FLOW_CONTROL_POLARITY {\nCRTC_FLOW_CONTROL_CRTC_FLOW_CONTROL_POLARITY_FALSE  = 0x00000000,\nCRTC_FLOW_CONTROL_CRTC_FLOW_CONTROL_POLARITY_TRUE  = 0x00000001,\n} CRTC_FLOW_CONTROL_CRTC_FLOW_CONTROL_POLARITY;\n\n \n\ntypedef enum CRTC_FLOW_CONTROL_CRTC_FLOW_CONTROL_GRANULARITY {\nCRTC_FLOW_CONTROL_CRTC_FLOW_CONTROL_GRANULARITY_FALSE  = 0x00000000,\nCRTC_FLOW_CONTROL_CRTC_FLOW_CONTROL_GRANULARITY_TRUE  = 0x00000001,\n} CRTC_FLOW_CONTROL_CRTC_FLOW_CONTROL_GRANULARITY;\n\n \n\ntypedef enum CRTC_STEREO_FORCE_NEXT_EYE_CRTC_STEREO_FORCE_NEXT_EYE {\nCRTC_STEREO_FORCE_NEXT_EYE_CRTC_STEREO_FORCE_NEXT_EYE_NO  = 0x00000000,\nCRTC_STEREO_FORCE_NEXT_EYE_CRTC_STEREO_FORCE_NEXT_EYE_RIGHT  = 0x00000001,\nCRTC_STEREO_FORCE_NEXT_EYE_CRTC_STEREO_FORCE_NEXT_EYE_LEFT  = 0x00000002,\nCRTC_STEREO_FORCE_NEXT_EYE_CRTC_STEREO_FORCE_NEXT_EYE_RESERVED  = 0x00000003,\n} CRTC_STEREO_FORCE_NEXT_EYE_CRTC_STEREO_FORCE_NEXT_EYE;\n\n \n\ntypedef enum CRTC_CONTROL_CRTC_MASTER_EN {\nCRTC_CONTROL_CRTC_MASTER_EN_FALSE        = 0x00000000,\nCRTC_CONTROL_CRTC_MASTER_EN_TRUE         = 0x00000001,\n} CRTC_CONTROL_CRTC_MASTER_EN;\n\n \n\ntypedef enum CRTC_BLANK_CONTROL_CRTC_BLANK_DATA_EN {\nCRTC_BLANK_CONTROL_CRTC_BLANK_DATA_EN_FALSE  = 0x00000000,\nCRTC_BLANK_CONTROL_CRTC_BLANK_DATA_EN_TRUE  = 0x00000001,\n} CRTC_BLANK_CONTROL_CRTC_BLANK_DATA_EN;\n\n \n\ntypedef enum CRTC_BLANK_CONTROL_CRTC_BLANK_DE_MODE {\nCRTC_BLANK_CONTROL_CRTC_BLANK_DE_MODE_FALSE  = 0x00000000,\nCRTC_BLANK_CONTROL_CRTC_BLANK_DE_MODE_TRUE  = 0x00000001,\n} CRTC_BLANK_CONTROL_CRTC_BLANK_DE_MODE;\n\n \n\ntypedef enum CRTC_INTERLACE_CONTROL_CRTC_INTERLACE_ENABLE {\nCRTC_INTERLACE_CONTROL_CRTC_INTERLACE_ENABLE_FALSE  = 0x00000000,\nCRTC_INTERLACE_CONTROL_CRTC_INTERLACE_ENABLE_TRUE  = 0x00000001,\n} CRTC_INTERLACE_CONTROL_CRTC_INTERLACE_ENABLE;\n\n \n\ntypedef enum CRTC_INTERLACE_CONTROL_CRTC_INTERLACE_FORCE_NEXT_FIELD {\nCRTC_INTERLACE_CONTROL_CRTC_INTERLACE_FORCE_NEXT_FIELD_NOT  = 0x00000000,\nCRTC_INTERLACE_CONTROL_CRTC_INTERLACE_FORCE_NEXT_FIELD_ODD  = 0x00000001,\nCRTC_INTERLACE_CONTROL_CRTC_INTERLACE_FORCE_NEXT_FIELD_EVEN  = 0x00000002,\nCRTC_INTERLACE_CONTROL_CRTC_INTERLACE_FORCE_NEXT_FIELD_NOT2  = 0x00000003,\n} CRTC_INTERLACE_CONTROL_CRTC_INTERLACE_FORCE_NEXT_FIELD;\n\n \n\ntypedef enum CRTC_FIELD_INDICATION_CONTROL_CRTC_FIELD_INDICATION_OUTPUT_POLARITY {\nCRTC_FIELD_INDICATION_CONTROL_CRTC_FIELD_INDICATION_OUTPUT_POLARITY_FALSE  = 0x00000000,\nCRTC_FIELD_INDICATION_CONTROL_CRTC_FIELD_INDICATION_OUTPUT_POLARITY_TRUE  = 0x00000001,\n} CRTC_FIELD_INDICATION_CONTROL_CRTC_FIELD_INDICATION_OUTPUT_POLARITY;\n\n \n\ntypedef enum CRTC_FIELD_INDICATION_CONTROL_CRTC_FIELD_ALIGNMENT {\nCRTC_FIELD_INDICATION_CONTROL_CRTC_FIELD_ALIGNMENT_FALSE  = 0x00000000,\nCRTC_FIELD_INDICATION_CONTROL_CRTC_FIELD_ALIGNMENT_TRUE  = 0x00000001,\n} CRTC_FIELD_INDICATION_CONTROL_CRTC_FIELD_ALIGNMENT;\n\n \n\ntypedef enum CRTC_COUNT_CONTROL_CRTC_HORZ_COUNT_BY2_EN {\nCRTC_COUNT_CONTROL_CRTC_HORZ_COUNT_BY2_EN_FALSE  = 0x00000000,\nCRTC_COUNT_CONTROL_CRTC_HORZ_COUNT_BY2_EN_TRUE  = 0x00000001,\n} CRTC_COUNT_CONTROL_CRTC_HORZ_COUNT_BY2_EN;\n\n \n\ntypedef enum CRTC_MANUAL_FORCE_VSYNC_NEXT_LINE_CRTC_MANUAL_FORCE_VSYNC_NEXT_LINE {\nCRTC_MANUAL_FORCE_VSYNC_NEXT_LINE_CRTC_MANUAL_FORCE_VSYNC_NEXT_LINE_FALSE = 0x00000000,\nCRTC_MANUAL_FORCE_VSYNC_NEXT_LINE_CRTC_MANUAL_FORCE_VSYNC_NEXT_LINE_TRUE  = 0x00000001,\n} CRTC_MANUAL_FORCE_VSYNC_NEXT_LINE_CRTC_MANUAL_FORCE_VSYNC_NEXT_LINE;\n\n \n\ntypedef enum CRTC_VERT_SYNC_CONTROL_CRTC_FORCE_VSYNC_NEXT_LINE_CLEAR {\nCRTC_VERT_SYNC_CONTROL_CRTC_FORCE_VSYNC_NEXT_LINE_CLEAR_FALSE = 0x00000000,\nCRTC_VERT_SYNC_CONTROL_CRTC_FORCE_VSYNC_NEXT_LINE_CLEAR_TRUE  = 0x00000001,\n} CRTC_VERT_SYNC_CONTROL_CRTC_FORCE_VSYNC_NEXT_LINE_CLEAR;\n\n \n\ntypedef enum CRTC_VERT_SYNC_CONTROL_CRTC_AUTO_FORCE_VSYNC_MODE {\nCRTC_VERT_SYNC_CONTROL_CRTC_AUTO_FORCE_VSYNC_MODE_DISABLE  = 0x00000000,\nCRTC_VERT_SYNC_CONTROL_CRTC_AUTO_FORCE_VSYNC_MODE_TRIGGERA  = 0x00000001,\nCRTC_VERT_SYNC_CONTROL_CRTC_AUTO_FORCE_VSYNC_MODE_TRIGGERB  = 0x00000002,\nCRTC_VERT_SYNC_CONTROL_CRTC_AUTO_FORCE_VSYNC_MODE_RESERVED  = 0x00000003,\n} CRTC_VERT_SYNC_CONTROL_CRTC_AUTO_FORCE_VSYNC_MODE;\n\n \n\ntypedef enum CRTC_STEREO_CONTROL_CRTC_STEREO_SYNC_OUTPUT_POLARITY {\nCRTC_STEREO_CONTROL_CRTC_STEREO_SYNC_OUTPUT_POLARITY_FALSE  = 0x00000000,\nCRTC_STEREO_CONTROL_CRTC_STEREO_SYNC_OUTPUT_POLARITY_TRUE  = 0x00000001,\n} CRTC_STEREO_CONTROL_CRTC_STEREO_SYNC_OUTPUT_POLARITY;\n\n \n\ntypedef enum CRTC_STEREO_CONTROL_CRTC_STEREO_SYNC_SELECT_POLARITY {\nCRTC_STEREO_CONTROL_CRTC_STEREO_SYNC_SELECT_POLARITY_FALSE  = 0x00000000,\nCRTC_STEREO_CONTROL_CRTC_STEREO_SYNC_SELECT_POLARITY_TRUE  = 0x00000001,\n} CRTC_STEREO_CONTROL_CRTC_STEREO_SYNC_SELECT_POLARITY;\n\n \n\ntypedef enum CRTC_STEREO_CONTROL_CRTC_STEREO_EYE_FLAG_POLARITY {\nCRTC_STEREO_CONTROL_CRTC_STEREO_EYE_FLAG_POLARITY_FALSE  = 0x00000000,\nCRTC_STEREO_CONTROL_CRTC_STEREO_EYE_FLAG_POLARITY_TRUE  = 0x00000001,\n} CRTC_STEREO_CONTROL_CRTC_STEREO_EYE_FLAG_POLARITY;\n\n \n\ntypedef enum CRTC_STEREO_CONTROL_CRTC_STEREO_EN {\nCRTC_STEREO_CONTROL_CRTC_STEREO_EN_FALSE  = 0x00000000,\nCRTC_STEREO_CONTROL_CRTC_STEREO_EN_TRUE  = 0x00000001,\n} CRTC_STEREO_CONTROL_CRTC_STEREO_EN;\n\n \n\ntypedef enum CRTC_SNAPSHOT_STATUS_CRTC_SNAPSHOT_CLEAR {\nCRTC_SNAPSHOT_STATUS_CRTC_SNAPSHOT_CLEAR_FALSE = 0x00000000,\nCRTC_SNAPSHOT_STATUS_CRTC_SNAPSHOT_CLEAR_TRUE  = 0x00000001,\n} CRTC_SNAPSHOT_STATUS_CRTC_SNAPSHOT_CLEAR;\n\n \n\ntypedef enum CRTC_SNAPSHOT_CONTROL_CRTC_AUTO_SNAPSHOT_TRIG_SEL {\nCRTC_SNAPSHOT_CONTROL_CRTC_AUTO_SNAPSHOT_TRIG_SEL_DISABLE  = 0x00000000,\nCRTC_SNAPSHOT_CONTROL_CRTC_AUTO_SNAPSHOT_TRIG_SEL_TRIGGERA  = 0x00000001,\nCRTC_SNAPSHOT_CONTROL_CRTC_AUTO_SNAPSHOT_TRIG_SEL_TRIGGERB  = 0x00000002,\nCRTC_SNAPSHOT_CONTROL_CRTC_AUTO_SNAPSHOT_TRIG_SEL_RESERVED  = 0x00000003,\n} CRTC_SNAPSHOT_CONTROL_CRTC_AUTO_SNAPSHOT_TRIG_SEL;\n\n \n\ntypedef enum CRTC_START_LINE_CONTROL_CRTC_PROGRESSIVE_START_LINE_EARLY {\nCRTC_START_LINE_CONTROL_CRTC_PROGRESSIVE_START_LINE_EARLY_FALSE = 0x00000000,\nCRTC_START_LINE_CONTROL_CRTC_PROGRESSIVE_START_LINE_EARLY_TRUE  = 0x00000001,\n} CRTC_START_LINE_CONTROL_CRTC_PROGRESSIVE_START_LINE_EARLY;\n\n \n\ntypedef enum CRTC_START_LINE_CONTROL_CRTC_INTERLACE_START_LINE_EARLY {\nCRTC_START_LINE_CONTROL_CRTC_INTERLACE_START_LINE_EARLY_FALSE = 0x00000000,\nCRTC_START_LINE_CONTROL_CRTC_INTERLACE_START_LINE_EARLY_TRUE  = 0x00000001,\n} CRTC_START_LINE_CONTROL_CRTC_INTERLACE_START_LINE_EARLY;\n\n \n\ntypedef enum CRTC_START_LINE_CONTROL_CRTC_LEGACY_REQUESTOR_EN {\nCRTC_START_LINE_CONTROL_CRTC_LEGACY_REQUESTOR_EN_FALSE  = 0x00000000,\nCRTC_START_LINE_CONTROL_CRTC_LEGACY_REQUESTOR_EN_TRUE  = 0x00000001,\n} CRTC_START_LINE_CONTROL_CRTC_LEGACY_REQUESTOR_EN;\n\n \n\ntypedef enum CRTC_START_LINE_CONTROL_CRTC_PREFETCH_EN {\nCRTC_START_LINE_CONTROL_CRTC_PREFETCH_EN_FALSE  = 0x00000000,\nCRTC_START_LINE_CONTROL_CRTC_PREFETCH_EN_TRUE  = 0x00000001,\n} CRTC_START_LINE_CONTROL_CRTC_PREFETCH_EN;\n\n \n\ntypedef enum CRTC_INTERRUPT_CONTROL_CRTC_SNAPSHOT_INT_MSK {\nCRTC_INTERRUPT_CONTROL_CRTC_SNAPSHOT_INT_MSK_FALSE  = 0x00000000,\nCRTC_INTERRUPT_CONTROL_CRTC_SNAPSHOT_INT_MSK_TRUE  = 0x00000001,\n} CRTC_INTERRUPT_CONTROL_CRTC_SNAPSHOT_INT_MSK;\n\n \n\ntypedef enum CRTC_INTERRUPT_CONTROL_CRTC_SNAPSHOT_INT_TYPE {\nCRTC_INTERRUPT_CONTROL_CRTC_SNAPSHOT_INT_TYPE_FALSE  = 0x00000000,\nCRTC_INTERRUPT_CONTROL_CRTC_SNAPSHOT_INT_TYPE_TRUE  = 0x00000001,\n} CRTC_INTERRUPT_CONTROL_CRTC_SNAPSHOT_INT_TYPE;\n\n \n\ntypedef enum CRTC_INTERRUPT_CONTROL_CRTC_V_UPDATE_INT_MSK {\nCRTC_INTERRUPT_CONTROL_CRTC_V_UPDATE_INT_MSK_FALSE  = 0x00000000,\nCRTC_INTERRUPT_CONTROL_CRTC_V_UPDATE_INT_MSK_TRUE  = 0x00000001,\n} CRTC_INTERRUPT_CONTROL_CRTC_V_UPDATE_INT_MSK;\n\n \n\ntypedef enum CRTC_INTERRUPT_CONTROL_CRTC_V_UPDATE_INT_TYPE {\nCRTC_INTERRUPT_CONTROL_CRTC_V_UPDATE_INT_TYPE_FALSE  = 0x00000000,\nCRTC_INTERRUPT_CONTROL_CRTC_V_UPDATE_INT_TYPE_TRUE  = 0x00000001,\n} CRTC_INTERRUPT_CONTROL_CRTC_V_UPDATE_INT_TYPE;\n\n \n\ntypedef enum CRTC_INTERRUPT_CONTROL_CRTC_FORCE_COUNT_NOW_INT_MSK {\nCRTC_INTERRUPT_CONTROL_CRTC_FORCE_COUNT_NOW_INT_MSK_FALSE  = 0x00000000,\nCRTC_INTERRUPT_CONTROL_CRTC_FORCE_COUNT_NOW_INT_MSK_TRUE  = 0x00000001,\n} CRTC_INTERRUPT_CONTROL_CRTC_FORCE_COUNT_NOW_INT_MSK;\n\n \n\ntypedef enum CRTC_INTERRUPT_CONTROL_CRTC_FORCE_COUNT_NOW_INT_TYPE {\nCRTC_INTERRUPT_CONTROL_CRTC_FORCE_COUNT_NOW_INT_TYPE_FALSE  = 0x00000000,\nCRTC_INTERRUPT_CONTROL_CRTC_FORCE_COUNT_NOW_INT_TYPE_TRUE  = 0x00000001,\n} CRTC_INTERRUPT_CONTROL_CRTC_FORCE_COUNT_NOW_INT_TYPE;\n\n \n\ntypedef enum CRTC_INTERRUPT_CONTROL_CRTC_FORCE_VSYNC_NEXT_LINE_INT_MSK {\nCRTC_INTERRUPT_CONTROL_CRTC_FORCE_VSYNC_NEXT_LINE_INT_MSK_FALSE  = 0x00000000,\nCRTC_INTERRUPT_CONTROL_CRTC_FORCE_VSYNC_NEXT_LINE_INT_MSK_TRUE  = 0x00000001,\n} CRTC_INTERRUPT_CONTROL_CRTC_FORCE_VSYNC_NEXT_LINE_INT_MSK;\n\n \n\ntypedef enum CRTC_INTERRUPT_CONTROL_CRTC_FORCE_VSYNC_NEXT_LINE_INT_TYPE {\nCRTC_INTERRUPT_CONTROL_CRTC_FORCE_VSYNC_NEXT_LINE_INT_TYPE_FALSE  = 0x00000000,\nCRTC_INTERRUPT_CONTROL_CRTC_FORCE_VSYNC_NEXT_LINE_INT_TYPE_TRUE  = 0x00000001,\n} CRTC_INTERRUPT_CONTROL_CRTC_FORCE_VSYNC_NEXT_LINE_INT_TYPE;\n\n \n\ntypedef enum CRTC_INTERRUPT_CONTROL_CRTC_TRIGA_INT_MSK {\nCRTC_INTERRUPT_CONTROL_CRTC_TRIGA_INT_MSK_FALSE  = 0x00000000,\nCRTC_INTERRUPT_CONTROL_CRTC_TRIGA_INT_MSK_TRUE  = 0x00000001,\n} CRTC_INTERRUPT_CONTROL_CRTC_TRIGA_INT_MSK;\n\n \n\ntypedef enum CRTC_INTERRUPT_CONTROL_CRTC_TRIGA_INT_TYPE {\nCRTC_INTERRUPT_CONTROL_CRTC_TRIGA_INT_TYPE_FALSE  = 0x00000000,\nCRTC_INTERRUPT_CONTROL_CRTC_TRIGA_INT_TYPE_TRUE  = 0x00000001,\n} CRTC_INTERRUPT_CONTROL_CRTC_TRIGA_INT_TYPE;\n\n \n\ntypedef enum CRTC_INTERRUPT_CONTROL_CRTC_TRIGB_INT_MSK {\nCRTC_INTERRUPT_CONTROL_CRTC_TRIGB_INT_MSK_FALSE  = 0x00000000,\nCRTC_INTERRUPT_CONTROL_CRTC_TRIGB_INT_MSK_TRUE  = 0x00000001,\n} CRTC_INTERRUPT_CONTROL_CRTC_TRIGB_INT_MSK;\n\n \n\ntypedef enum CRTC_INTERRUPT_CONTROL_CRTC_TRIGB_INT_TYPE {\nCRTC_INTERRUPT_CONTROL_CRTC_TRIGB_INT_TYPE_FALSE  = 0x00000000,\nCRTC_INTERRUPT_CONTROL_CRTC_TRIGB_INT_TYPE_TRUE  = 0x00000001,\n} CRTC_INTERRUPT_CONTROL_CRTC_TRIGB_INT_TYPE;\n\n \n\ntypedef enum CRTC_INTERRUPT_CONTROL_CRTC_VSYNC_NOM_INT_MSK {\nCRTC_INTERRUPT_CONTROL_CRTC_VSYNC_NOM_INT_MSK_FALSE  = 0x00000000,\nCRTC_INTERRUPT_CONTROL_CRTC_VSYNC_NOM_INT_MSK_TRUE  = 0x00000001,\n} CRTC_INTERRUPT_CONTROL_CRTC_VSYNC_NOM_INT_MSK;\n\n \n\ntypedef enum CRTC_INTERRUPT_CONTROL_CRTC_VSYNC_NOM_INT_TYPE {\nCRTC_INTERRUPT_CONTROL_CRTC_VSYNC_NOM_INT_TYPE_FALSE  = 0x00000000,\nCRTC_INTERRUPT_CONTROL_CRTC_VSYNC_NOM_INT_TYPE_TRUE  = 0x00000001,\n} CRTC_INTERRUPT_CONTROL_CRTC_VSYNC_NOM_INT_TYPE;\n\n \n\ntypedef enum CRTC_INTERRUPT_CONTROL_CRTC_GSL_VSYNC_GAP_INT_MSK {\nCRTC_INTERRUPT_CONTROL_CRTC_GSL_VSYNC_GAP_INT_MSK_FALSE  = 0x00000000,\nCRTC_INTERRUPT_CONTROL_CRTC_GSL_VSYNC_GAP_INT_MSK_TRUE  = 0x00000001,\n} CRTC_INTERRUPT_CONTROL_CRTC_GSL_VSYNC_GAP_INT_MSK;\n\n \n\ntypedef enum CRTC_INTERRUPT_CONTROL_CRTC_GSL_VSYNC_GAP_INT_TYPE {\nCRTC_INTERRUPT_CONTROL_CRTC_GSL_VSYNC_GAP_INT_TYPE_FALSE  = 0x00000000,\nCRTC_INTERRUPT_CONTROL_CRTC_GSL_VSYNC_GAP_INT_TYPE_TRUE  = 0x00000001,\n} CRTC_INTERRUPT_CONTROL_CRTC_GSL_VSYNC_GAP_INT_TYPE;\n\n \n\ntypedef enum CRTC_UPDATE_LOCK_CRTC_UPDATE_LOCK {\nCRTC_UPDATE_LOCK_CRTC_UPDATE_LOCK_FALSE  = 0x00000000,\nCRTC_UPDATE_LOCK_CRTC_UPDATE_LOCK_TRUE   = 0x00000001,\n} CRTC_UPDATE_LOCK_CRTC_UPDATE_LOCK;\n\n \n\ntypedef enum CRTC_DOUBLE_BUFFER_CONTROL_CRTC_UPDATE_INSTANTLY {\nCRTC_DOUBLE_BUFFER_CONTROL_CRTC_UPDATE_INSTANTLY_FALSE  = 0x00000000,\nCRTC_DOUBLE_BUFFER_CONTROL_CRTC_UPDATE_INSTANTLY_TRUE  = 0x00000001,\n} CRTC_DOUBLE_BUFFER_CONTROL_CRTC_UPDATE_INSTANTLY;\n\n \n\ntypedef enum CRTC_DOUBLE_BUFFER_CONTROL_CRTC_BLANK_DATA_DOUBLE_BUFFER_EN {\nCRTC_DOUBLE_BUFFER_CONTROL_CRTC_BLANK_DATA_DOUBLE_BUFFER_EN_FALSE  = 0x00000000,\nCRTC_DOUBLE_BUFFER_CONTROL_CRTC_BLANK_DATA_DOUBLE_BUFFER_EN_TRUE  = 0x00000001,\n} CRTC_DOUBLE_BUFFER_CONTROL_CRTC_BLANK_DATA_DOUBLE_BUFFER_EN;\n\n \n\ntypedef enum CRTC_DOUBLE_BUFFER_CONTROL_CRTC_RANGE_TIMING_DBUF_UPDATE_MODE {\nCRTC_DOUBLE_BUFFER_CONTROL_CRTC_RANGE_TIMING_DBUF_UPDATE_MODE_0  = 0x00000000,\nCRTC_DOUBLE_BUFFER_CONTROL_CRTC_RANGE_TIMING_DBUF_UPDATE_MODE_1  = 0x00000001,\n} CRTC_DOUBLE_BUFFER_CONTROL_CRTC_RANGE_TIMING_DBUF_UPDATE_MODE;\n\n \n\ntypedef enum CRTC_VGA_PARAMETER_CAPTURE_MODE_CRTC_VGA_PARAMETER_CAPTURE_MODE {\nCRTC_VGA_PARAMETER_CAPTURE_MODE_CRTC_VGA_PARAMETER_CAPTURE_MODE_FALSE  = 0x00000000,\nCRTC_VGA_PARAMETER_CAPTURE_MODE_CRTC_VGA_PARAMETER_CAPTURE_MODE_TRUE  = 0x00000001,\n} CRTC_VGA_PARAMETER_CAPTURE_MODE_CRTC_VGA_PARAMETER_CAPTURE_MODE;\n\n \n\ntypedef enum CRTC_TEST_PATTERN_CONTROL_CRTC_TEST_PATTERN_EN {\nCRTC_TEST_PATTERN_CONTROL_CRTC_TEST_PATTERN_EN_FALSE  = 0x00000000,\nCRTC_TEST_PATTERN_CONTROL_CRTC_TEST_PATTERN_EN_TRUE  = 0x00000001,\n} CRTC_TEST_PATTERN_CONTROL_CRTC_TEST_PATTERN_EN;\n\n \n\ntypedef enum CRTC_TEST_PATTERN_CONTROL_CRTC_TEST_PATTERN_MODE {\nCRTC_TEST_PATTERN_CONTROL_CRTC_TEST_PATTERN_MODE_RGB  = 0x00000000,\nCRTC_TEST_PATTERN_CONTROL_CRTC_TEST_PATTERN_MODE_YCBCR601  = 0x00000001,\nCRTC_TEST_PATTERN_CONTROL_CRTC_TEST_PATTERN_MODE_YCBCR709  = 0x00000002,\nCRTC_TEST_PATTERN_CONTROL_CRTC_TEST_PATTERN_MODE_VBARS  = 0x00000003,\nCRTC_TEST_PATTERN_CONTROL_CRTC_TEST_PATTERN_MODE_HBARS  = 0x00000004,\nCRTC_TEST_PATTERN_CONTROL_CRTC_TEST_PATTERN_MODE_SRRGB  = 0x00000005,\nCRTC_TEST_PATTERN_CONTROL_CRTC_TEST_PATTERN_MODE_DRRGB  = 0x00000006,\nCRTC_TEST_PATTERN_CONTROL_CRTC_TEST_PATTERN_MODE_XRBIAS  = 0x00000007,\n} CRTC_TEST_PATTERN_CONTROL_CRTC_TEST_PATTERN_MODE;\n\n \n\ntypedef enum CRTC_TEST_PATTERN_CONTROL_CRTC_TEST_PATTERN_DYNAMIC_RANGE {\nCRTC_TEST_PATTERN_CONTROL_CRTC_TEST_PATTERN_DYNAMIC_RANGE_FALSE  = 0x00000000,\nCRTC_TEST_PATTERN_CONTROL_CRTC_TEST_PATTERN_DYNAMIC_RANGE_TRUE  = 0x00000001,\n} CRTC_TEST_PATTERN_CONTROL_CRTC_TEST_PATTERN_DYNAMIC_RANGE;\n\n \n\ntypedef enum CRTC_TEST_PATTERN_CONTROL_CRTC_TEST_PATTERN_COLOR_FORMAT {\nCRTC_TEST_PATTERN_CONTROL_CRTC_TEST_PATTERN_COLOR_FORMAT_6BPC  = 0x00000000,\nCRTC_TEST_PATTERN_CONTROL_CRTC_TEST_PATTERN_COLOR_FORMAT_8BPC  = 0x00000001,\nCRTC_TEST_PATTERN_CONTROL_CRTC_TEST_PATTERN_COLOR_FORMAT_10BPC  = 0x00000002,\nCRTC_TEST_PATTERN_CONTROL_CRTC_TEST_PATTERN_COLOR_FORMAT_RESERVED  = 0x00000003,\n} CRTC_TEST_PATTERN_CONTROL_CRTC_TEST_PATTERN_COLOR_FORMAT;\n\n \n\ntypedef enum MASTER_UPDATE_LOCK_MASTER_UPDATE_LOCK {\nMASTER_UPDATE_LOCK_MASTER_UPDATE_LOCK_FALSE  = 0x00000000,\nMASTER_UPDATE_LOCK_MASTER_UPDATE_LOCK_TRUE  = 0x00000001,\n} MASTER_UPDATE_LOCK_MASTER_UPDATE_LOCK;\n\n \n\ntypedef enum MASTER_UPDATE_LOCK_GSL_CONTROL_MASTER_UPDATE_LOCK {\nMASTER_UPDATE_LOCK_GSL_CONTROL_MASTER_UPDATE_LOCK_FALSE  = 0x00000000,\nMASTER_UPDATE_LOCK_GSL_CONTROL_MASTER_UPDATE_LOCK_TRUE  = 0x00000001,\n} MASTER_UPDATE_LOCK_GSL_CONTROL_MASTER_UPDATE_LOCK;\n\n \n\ntypedef enum MASTER_UPDATE_LOCK_UNDERFLOW_UPDATE_LOCK {\nMASTER_UPDATE_LOCK_UNDERFLOW_UPDATE_LOCK_FALSE  = 0x00000000,\nMASTER_UPDATE_LOCK_UNDERFLOW_UPDATE_LOCK_TRUE  = 0x00000001,\n} MASTER_UPDATE_LOCK_UNDERFLOW_UPDATE_LOCK;\n\n \n\ntypedef enum MASTER_UPDATE_MODE_MASTER_UPDATE_MODE {\nMASTER_UPDATE_MODE_MASTER_UPDATE_MODE_BETWEEN  = 0x00000000,\nMASTER_UPDATE_MODE_MASTER_UPDATE_MODE_HSYNCA  = 0x00000001,\nMASTER_UPDATE_MODE_MASTER_UPDATE_MODE_VSYNCA  = 0x00000002,\nMASTER_UPDATE_MODE_MASTER_UPDATE_MODE_BEFORE  = 0x00000003,\n} MASTER_UPDATE_MODE_MASTER_UPDATE_MODE;\n\n \n\ntypedef enum MASTER_UPDATE_MODE_MASTER_UPDATE_INTERLACED_MODE {\nMASTER_UPDATE_MODE_MASTER_UPDATE_INTERLACED_MODE_BOTH  = 0x00000000,\nMASTER_UPDATE_MODE_MASTER_UPDATE_INTERLACED_MODE_EVEN  = 0x00000001,\nMASTER_UPDATE_MODE_MASTER_UPDATE_INTERLACED_MODE_ODD  = 0x00000002,\nMASTER_UPDATE_MODE_MASTER_UPDATE_INTERLACED_MODE_RESERVED  = 0x00000003,\n} MASTER_UPDATE_MODE_MASTER_UPDATE_INTERLACED_MODE;\n\n \n\ntypedef enum CRTC_MVP_INBAND_CNTL_INSERT_CRTC_MVP_INBAND_OUT_MODE {\nCRTC_MVP_INBAND_CNTL_INSERT_CRTC_MVP_INBAND_OUT_MODE_DISABLE  = 0x00000000,\nCRTC_MVP_INBAND_CNTL_INSERT_CRTC_MVP_INBAND_OUT_MODE_DEBUG  = 0x00000001,\nCRTC_MVP_INBAND_CNTL_INSERT_CRTC_MVP_INBAND_OUT_MODE_NORMAL  = 0x00000002,\n} CRTC_MVP_INBAND_CNTL_INSERT_CRTC_MVP_INBAND_OUT_MODE;\n\n \n\ntypedef enum CRTC_MVP_STATUS_CRTC_FLIP_NOW_CLEAR {\nCRTC_MVP_STATUS_CRTC_FLIP_NOW_CLEAR_FALSE = 0x00000000,\nCRTC_MVP_STATUS_CRTC_FLIP_NOW_CLEAR_TRUE  = 0x00000001,\n} CRTC_MVP_STATUS_CRTC_FLIP_NOW_CLEAR;\n\n \n\ntypedef enum CRTC_MVP_STATUS_CRTC_AFR_HSYNC_SWITCH_DONE_CLEAR {\nCRTC_MVP_STATUS_CRTC_AFR_HSYNC_SWITCH_DONE_CLEAR_FALSE = 0x00000000,\nCRTC_MVP_STATUS_CRTC_AFR_HSYNC_SWITCH_DONE_CLEAR_TRUE  = 0x00000001,\n} CRTC_MVP_STATUS_CRTC_AFR_HSYNC_SWITCH_DONE_CLEAR;\n\n \n\ntypedef enum CRTC_V_UPDATE_INT_STATUS_CRTC_V_UPDATE_INT_CLEAR {\nCRTC_V_UPDATE_INT_STATUS_CRTC_V_UPDATE_INT_CLEAR_FALSE = 0x00000000,\nCRTC_V_UPDATE_INT_STATUS_CRTC_V_UPDATE_INT_CLEAR_TRUE  = 0x00000001,\n} CRTC_V_UPDATE_INT_STATUS_CRTC_V_UPDATE_INT_CLEAR;\n\n \n\ntypedef enum CRTC_VERTICAL_INTERRUPT0_CONTROL_CRTC_VERTICAL_INTERRUPT0_OUTPUT_POLARITY {\nCRTC_VERTICAL_INTERRUPT0_CONTROL_CRTC_VERTICAL_INTERRUPT0_OUTPUT_POLARITY_FALSE  = 0x00000000,\nCRTC_VERTICAL_INTERRUPT0_CONTROL_CRTC_VERTICAL_INTERRUPT0_OUTPUT_POLARITY_TRUE  = 0x00000001,\n} CRTC_VERTICAL_INTERRUPT0_CONTROL_CRTC_VERTICAL_INTERRUPT0_OUTPUT_POLARITY;\n\n \n\ntypedef enum CRTC_VERTICAL_INTERRUPT0_CONTROL_CRTC_VERTICAL_INTERRUPT0_INT_ENABLE {\nCRTC_VERTICAL_INTERRUPT0_CONTROL_CRTC_VERTICAL_INTERRUPT0_INT_ENABLE_FALSE = 0x00000000,\nCRTC_VERTICAL_INTERRUPT0_CONTROL_CRTC_VERTICAL_INTERRUPT0_INT_ENABLE_TRUE  = 0x00000001,\n} CRTC_VERTICAL_INTERRUPT0_CONTROL_CRTC_VERTICAL_INTERRUPT0_INT_ENABLE;\n\n \n\ntypedef enum CRTC_VERTICAL_INTERRUPT0_CONTROL_CRTC_VERTICAL_INTERRUPT0_CLEAR {\nCRTC_VERTICAL_INTERRUPT0_CONTROL_CRTC_VERTICAL_INTERRUPT0_CLEAR_FALSE = 0x00000000,\nCRTC_VERTICAL_INTERRUPT0_CONTROL_CRTC_VERTICAL_INTERRUPT0_CLEAR_TRUE  = 0x00000001,\n} CRTC_VERTICAL_INTERRUPT0_CONTROL_CRTC_VERTICAL_INTERRUPT0_CLEAR;\n\n \n\ntypedef enum CRTC_VERTICAL_INTERRUPT0_CONTROL_CRTC_VERTICAL_INTERRUPT0_INT_TYPE {\nCRTC_VERTICAL_INTERRUPT0_CONTROL_CRTC_VERTICAL_INTERRUPT0_INT_TYPE_FALSE  = 0x00000000,\nCRTC_VERTICAL_INTERRUPT0_CONTROL_CRTC_VERTICAL_INTERRUPT0_INT_TYPE_TRUE  = 0x00000001,\n} CRTC_VERTICAL_INTERRUPT0_CONTROL_CRTC_VERTICAL_INTERRUPT0_INT_TYPE;\n\n \n\ntypedef enum CRTC_VERTICAL_INTERRUPT1_CONTROL_CRTC_VERTICAL_INTERRUPT1_CLEAR {\nCRTC_VERTICAL_INTERRUPT1_CONTROL_CRTC_VERTICAL_INTERRUPT1_CLEAR_CLEAR_FALSE = 0x00000000,\nCRTC_VERTICAL_INTERRUPT1_CONTROL_CRTC_VERTICAL_INTERRUPT1_CLEAR_TRUE  = 0x00000001,\n} CRTC_VERTICAL_INTERRUPT1_CONTROL_CRTC_VERTICAL_INTERRUPT1_CLEAR;\n\n \n\ntypedef enum CRTC_VERTICAL_INTERRUPT1_CONTROL_CRTC_VERTICAL_INTERRUPT1_INT_ENABLE {\nCRTC_VERTICAL_INTERRUPT1_CONTROL_CRTC_VERTICAL_INTERRUPT1_INT_ENABLE_FALSE = 0x00000000,\nCRTC_VERTICAL_INTERRUPT1_CONTROL_CRTC_VERTICAL_INTERRUPT1_INT_ENABLE_TRUE  = 0x00000001,\n} CRTC_VERTICAL_INTERRUPT1_CONTROL_CRTC_VERTICAL_INTERRUPT1_INT_ENABLE;\n\n \n\ntypedef enum CRTC_VERTICAL_INTERRUPT1_CONTROL_CRTC_VERTICAL_INTERRUPT1_INT_TYPE {\nCRTC_VERTICAL_INTERRUPT1_CONTROL_CRTC_VERTICAL_INTERRUPT1_INT_TYPE_FALSE  = 0x00000000,\nCRTC_VERTICAL_INTERRUPT1_CONTROL_CRTC_VERTICAL_INTERRUPT1_INT_TYPE_TRUE  = 0x00000001,\n} CRTC_VERTICAL_INTERRUPT1_CONTROL_CRTC_VERTICAL_INTERRUPT1_INT_TYPE;\n\n \n\ntypedef enum CRTC_VERTICAL_INTERRUPT2_CONTROL_CRTC_VERTICAL_INTERRUPT2_CLEAR {\nCRTC_VERTICAL_INTERRUPT2_CONTROL_CRTC_VERTICAL_INTERRUPT2_CLEAR_CLEAR_FALSE = 0x00000000,\nCRTC_VERTICAL_INTERRUPT2_CONTROL_CRTC_VERTICAL_INTERRUPT2_CLEAR_TRUE  = 0x00000001,\n} CRTC_VERTICAL_INTERRUPT2_CONTROL_CRTC_VERTICAL_INTERRUPT2_CLEAR;\n\n \n\ntypedef enum CRTC_VERTICAL_INTERRUPT2_CONTROL_CRTC_VERTICAL_INTERRUPT2_INT_ENABLE {\nCRTC_VERTICAL_INTERRUPT2_CONTROL_CRTC_VERTICAL_INTERRUPT2_INT_ENABLE_FALSE = 0x00000000,\nCRTC_VERTICAL_INTERRUPT2_CONTROL_CRTC_VERTICAL_INTERRUPT2_INT_ENABLE_TRUE  = 0x00000001,\n} CRTC_VERTICAL_INTERRUPT2_CONTROL_CRTC_VERTICAL_INTERRUPT2_INT_ENABLE;\n\n \n\ntypedef enum CRTC_VERTICAL_INTERRUPT2_CONTROL_CRTC_VERTICAL_INTERRUPT2_INT_TYPE {\nCRTC_VERTICAL_INTERRUPT2_CONTROL_CRTC_VERTICAL_INTERRUPT2_INT_TYPE_FALSE  = 0x00000000,\nCRTC_VERTICAL_INTERRUPT2_CONTROL_CRTC_VERTICAL_INTERRUPT2_INT_TYPE_TRUE  = 0x00000001,\n} CRTC_VERTICAL_INTERRUPT2_CONTROL_CRTC_VERTICAL_INTERRUPT2_INT_TYPE;\n\n \n\ntypedef enum CRTC_CRC_CNTL_CRTC_CRC_EN {\nCRTC_CRC_CNTL_CRTC_CRC_EN_FALSE          = 0x00000000,\nCRTC_CRC_CNTL_CRTC_CRC_EN_TRUE           = 0x00000001,\n} CRTC_CRC_CNTL_CRTC_CRC_EN;\n\n \n\ntypedef enum CRTC_CRC_CNTL_CRTC_CRC_CONT_EN {\nCRTC_CRC_CNTL_CRTC_CRC_CONT_EN_FALSE     = 0x00000000,\nCRTC_CRC_CNTL_CRTC_CRC_CONT_EN_TRUE      = 0x00000001,\n} CRTC_CRC_CNTL_CRTC_CRC_CONT_EN;\n\n \n\ntypedef enum CRTC_CRC_CNTL_CRTC_CRC_STEREO_MODE {\nCRTC_CRC_CNTL_CRTC_CRC_STEREO_MODE_LEFT  = 0x00000000,\nCRTC_CRC_CNTL_CRTC_CRC_STEREO_MODE_RIGHT  = 0x00000001,\nCRTC_CRC_CNTL_CRTC_CRC_STEREO_MODE_BOTH_EYES  = 0x00000002,\nCRTC_CRC_CNTL_CRTC_CRC_STEREO_MODE_BOTH_FIELDS  = 0x00000003,\n} CRTC_CRC_CNTL_CRTC_CRC_STEREO_MODE;\n\n \n\ntypedef enum CRTC_CRC_CNTL_CRTC_CRC_INTERLACE_MODE {\nCRTC_CRC_CNTL_CRTC_CRC_INTERLACE_MODE_TOP  = 0x00000000,\nCRTC_CRC_CNTL_CRTC_CRC_INTERLACE_MODE_BOTTOM  = 0x00000001,\nCRTC_CRC_CNTL_CRTC_CRC_INTERLACE_MODE_BOTH_BOTTOM  = 0x00000002,\nCRTC_CRC_CNTL_CRTC_CRC_INTERLACE_MODE_BOTH_FIELD  = 0x00000003,\n} CRTC_CRC_CNTL_CRTC_CRC_INTERLACE_MODE;\n\n \n\ntypedef enum CRTC_CRC_CNTL_CRTC_CRC_USE_NEW_AND_REPEATED_PIXELS {\nCRTC_CRC_CNTL_CRTC_CRC_USE_NEW_AND_REPEATED_PIXELS_FALSE = 0x00000000,\nCRTC_CRC_CNTL_CRTC_CRC_USE_NEW_AND_REPEATED_PIXELS_TRUE  = 0x00000001,\n} CRTC_CRC_CNTL_CRTC_CRC_USE_NEW_AND_REPEATED_PIXELS;\n\n \n\ntypedef enum CRTC_CRC_CNTL_CRTC_CRTC_CRC0_SELECT {\nCRTC_CRC_CNTL_CRTC_CRTC_CRC0_SELECT_UAB  = 0x00000000,\nCRTC_CRC_CNTL_CRTC_CRTC_CRC0_SELECT_UA_B  = 0x00000001,\nCRTC_CRC_CNTL_CRTC_CRTC_CRC0_SELECT_U_AB  = 0x00000002,\nCRTC_CRC_CNTL_CRTC_CRTC_CRC0_SELECT_U_A_B  = 0x00000003,\nCRTC_CRC_CNTL_CRTC_CRTC_CRC0_SELECT_IAB  = 0x00000004,\nCRTC_CRC_CNTL_CRTC_CRTC_CRC0_SELECT_IA_B  = 0x00000005,\nCRTC_CRC_CNTL_CRTC_CRTC_CRC0_SELECT_I_AB  = 0x00000006,\nCRTC_CRC_CNTL_CRTC_CRTC_CRC0_SELECT_I_A_B  = 0x00000007,\n} CRTC_CRC_CNTL_CRTC_CRTC_CRC0_SELECT;\n\n \n\ntypedef enum CRTC_CRC_CNTL_CRTC_CRTC_CRC1_SELECT {\nCRTC_CRC_CNTL_CRTC_CRTC_CRC1_SELECT_UAB  = 0x00000000,\nCRTC_CRC_CNTL_CRTC_CRTC_CRC1_SELECT_UA_B  = 0x00000001,\nCRTC_CRC_CNTL_CRTC_CRTC_CRC1_SELECT_U_AB  = 0x00000002,\nCRTC_CRC_CNTL_CRTC_CRTC_CRC1_SELECT_U_A_B  = 0x00000003,\nCRTC_CRC_CNTL_CRTC_CRTC_CRC1_SELECT_IAB  = 0x00000004,\nCRTC_CRC_CNTL_CRTC_CRTC_CRC1_SELECT_IA_B  = 0x00000005,\nCRTC_CRC_CNTL_CRTC_CRTC_CRC1_SELECT_I_AB  = 0x00000006,\nCRTC_CRC_CNTL_CRTC_CRTC_CRC1_SELECT_I_A_B  = 0x00000007,\n} CRTC_CRC_CNTL_CRTC_CRTC_CRC1_SELECT;\n\n \n\ntypedef enum CRTC_EXT_TIMING_SYNC_CONTROL_CRTC_EXT_TIMING_SYNC_ENABLE {\nCRTC_EXT_TIMING_SYNC_CONTROL_CRTC_EXT_TIMING_SYNC_ENABLE_DISABLE  = 0x00000000,\nCRTC_EXT_TIMING_SYNC_CONTROL_CRTC_EXT_TIMING_SYNC_ENABLE_ONESHOT  = 0x00000001,\nCRTC_EXT_TIMING_SYNC_CONTROL_CRTC_EXT_TIMING_SYNC_ENABLE_CONTINUOUS  = 0x00000002,\nCRTC_EXT_TIMING_SYNC_CONTROL_CRTC_EXT_TIMING_SYNC_ENABLE_RESERVED  = 0x00000003,\n} CRTC_EXT_TIMING_SYNC_CONTROL_CRTC_EXT_TIMING_SYNC_ENABLE;\n\n \n\ntypedef enum CRTC_EXT_TIMING_SYNC_CONTROL_CRTC_EXT_TIMING_SYNC_HCOUNT_MODE_ENABLE {\nCRTC_EXT_TIMING_SYNC_CONTROL_CRTC_EXT_TIMING_SYNC_HCOUNT_MODE_ENABLE_FALSE  = 0x00000000,\nCRTC_EXT_TIMING_SYNC_CONTROL_CRTC_EXT_TIMING_SYNC_HCOUNT_MODE_ENABLE_TRUE  = 0x00000001,\n} CRTC_EXT_TIMING_SYNC_CONTROL_CRTC_EXT_TIMING_SYNC_HCOUNT_MODE_ENABLE;\n\n \n\ntypedef enum CRTC_EXT_TIMING_SYNC_CONTROL_CRTC_EXT_TIMING_SYNC_JITTER_FILTERING_ENABLE {\nCRTC_EXT_TIMING_SYNC_CONTROL_CRTC_EXT_TIMING_SYNC_JITTER_FILTERING_ENABLE_FALSE  = 0x00000000,\nCRTC_EXT_TIMING_SYNC_CONTROL_CRTC_EXT_TIMING_SYNC_JITTER_FILTERING_ENABLE_TRUE  = 0x00000001,\n} CRTC_EXT_TIMING_SYNC_CONTROL_CRTC_EXT_TIMING_SYNC_JITTER_FILTERING_ENABLE;\n\n \n\ntypedef enum CRTC_EXT_TIMING_SYNC_CONTROL_CRTC_EXT_TIMING_SYNC_JITTER_FILTERING_WINDOW {\nCRTC_EXT_TIMING_SYNC_CONTROL_CRTC_EXT_TIMING_SYNC_JITTER_FILTERING_WINDOW_1pixel  = 0x00000000,\nCRTC_EXT_TIMING_SYNC_CONTROL_CRTC_EXT_TIMING_SYNC_JITTER_FILTERING_WINDOW_2pixel  = 0x00000001,\nCRTC_EXT_TIMING_SYNC_CONTROL_CRTC_EXT_TIMING_SYNC_JITTER_FILTERING_WINDOW_3pixel  = 0x00000002,\nCRTC_EXT_TIMING_SYNC_CONTROL_CRTC_EXT_TIMING_SYNC_JITTER_FILTERING_WINDOW_4pixel  = 0x00000003,\n} CRTC_EXT_TIMING_SYNC_CONTROL_CRTC_EXT_TIMING_SYNC_JITTER_FILTERING_WINDOW;\n\n \n\ntypedef enum CRTC_EXT_TIMING_SYNC_CONTROL_CRTC_EXT_TIMING_SYNC_WINDOW_ENABLE {\nCRTC_EXT_TIMING_SYNC_CONTROL_CRTC_EXT_TIMING_SYNC_WINDOW_ENABLE_FALSE  = 0x00000000,\nCRTC_EXT_TIMING_SYNC_CONTROL_CRTC_EXT_TIMING_SYNC_WINDOW_ENABLE_TRUE  = 0x00000001,\n} CRTC_EXT_TIMING_SYNC_CONTROL_CRTC_EXT_TIMING_SYNC_WINDOW_ENABLE;\n\n \n\ntypedef enum CRTC_EXT_TIMING_SYNC_CONTROL_CRTC_EXT_TIMING_SYNC_WINDOW_UPDATE {\nCRTC_EXT_TIMING_SYNC_CONTROL_CRTC_EXT_TIMING_SYNC_WINDOW_UPDATE_FALSE = 0x00000000,\nCRTC_EXT_TIMING_SYNC_CONTROL_CRTC_EXT_TIMING_SYNC_WINDOW_UPDATE_TRUE  = 0x00000001,\n} CRTC_EXT_TIMING_SYNC_CONTROL_CRTC_EXT_TIMING_SYNC_WINDOW_UPDATE;\n\n \n\ntypedef enum CRTC_EXT_TIMING_SYNC_CONTROL_CRTC_EXT_TIMING_SYNC_VSYNC_POLARITY {\nCRTC_EXT_TIMING_SYNC_CONTROL_CRTC_EXT_TIMING_SYNC_VSYNC_POLARITY_FALSE  = 0x00000000,\nCRTC_EXT_TIMING_SYNC_CONTROL_CRTC_EXT_TIMING_SYNC_VSYNC_POLARITY_TRUE  = 0x00000001,\n} CRTC_EXT_TIMING_SYNC_CONTROL_CRTC_EXT_TIMING_SYNC_VSYNC_POLARITY;\n\n \n\ntypedef enum CRTC_EXT_TIMING_SYNC_CONTROL_CRTC_EXT_TIMING_SYNC_HSYNC_POLARITY {\nCRTC_EXT_TIMING_SYNC_CONTROL_CRTC_EXT_TIMING_SYNC_HSYNC_POLARITY_FALSE  = 0x00000000,\nCRTC_EXT_TIMING_SYNC_CONTROL_CRTC_EXT_TIMING_SYNC_HSYNC_POLARITY_TRUE  = 0x00000001,\n} CRTC_EXT_TIMING_SYNC_CONTROL_CRTC_EXT_TIMING_SYNC_HSYNC_POLARITY;\n\n \n\ntypedef enum CRTC_EXT_TIMING_SYNC_CONTROL_CRTC_EXT_TIMING_SYNC_INTERLACE_MODE {\nCRTC_EXT_TIMING_SYNC_CONTROL_CRTC_EXT_TIMING_SYNC_INTERLACE_MODE_FALSE  = 0x00000000,\nCRTC_EXT_TIMING_SYNC_CONTROL_CRTC_EXT_TIMING_SYNC_INTERLACE_MODE_TRUE  = 0x00000001,\n} CRTC_EXT_TIMING_SYNC_CONTROL_CRTC_EXT_TIMING_SYNC_INTERLACE_MODE;\n\n \n\ntypedef enum CRTC_EXT_TIMING_SYNC_LOSS_INTERRUPT_CONTROL_CRTC_EXT_TIMING_SYNC_LOSS_INT_ENABLE {\nCRTC_EXT_TIMING_SYNC_LOSS_INTERRUPT_CONTROL_CRTC_EXT_TIMING_SYNC_LOSS_INT_ENABLE_FALSE  = 0x00000000,\nCRTC_EXT_TIMING_SYNC_LOSS_INTERRUPT_CONTROL_CRTC_EXT_TIMING_SYNC_LOSS_INT_ENABLE_TRUE  = 0x00000001,\n} CRTC_EXT_TIMING_SYNC_LOSS_INTERRUPT_CONTROL_CRTC_EXT_TIMING_SYNC_LOSS_INT_ENABLE;\n\n \n\ntypedef enum CRTC_EXT_TIMING_SYNC_LOSS_INTERRUPT_CONTROL_CRTC_EXT_TIMING_SYNC_LOSS_CLEAR {\nCRTC_EXT_TIMING_SYNC_LOSS_INTERRUPT_CONTROL_CRTC_EXT_TIMING_SYNC_LOSS_CLEAR_FALSE = 0x00000000,\nCRTC_EXT_TIMING_SYNC_LOSS_INTERRUPT_CONTROL_CRTC_EXT_TIMING_SYNC_LOSS_CLEAR_TRUE  = 0x00000001,\n} CRTC_EXT_TIMING_SYNC_LOSS_INTERRUPT_CONTROL_CRTC_EXT_TIMING_SYNC_LOSS_CLEAR;\n\n \n\ntypedef enum CRTC_EXT_TIMING_SYNC_LOSS_INTERRUPT_CONTROL_CRTC_EXT_TIMING_SYNC_LOSS_INT_TYPE {\nCRTC_EXT_TIMING_SYNC_LOSS_INTERRUPT_CONTROL_CRTC_EXT_TIMING_SYNC_LOSS_INT_TYPE_FALSE  = 0x00000000,\nCRTC_EXT_TIMING_SYNC_LOSS_INTERRUPT_CONTROL_CRTC_EXT_TIMING_SYNC_LOSS_INT_TYPE_TRUE  = 0x00000001,\n} CRTC_EXT_TIMING_SYNC_LOSS_INTERRUPT_CONTROL_CRTC_EXT_TIMING_SYNC_LOSS_INT_TYPE;\n\n \n\ntypedef enum CRTC_EXT_TIMING_SYNC_LOSS_INTERRUPT_CONTROL_CRTC_EXT_TIMING_SYNC_LOSS_FRAME_COUNT {\nCRTC_EXT_TIMING_SYNC_LOSS_INTERRUPT_CONTROL_CRTC_EXT_TIMING_SYNC_LOSS_FRAME_COUNT_1FRAME  = 0x00000000,\nCRTC_EXT_TIMING_SYNC_LOSS_INTERRUPT_CONTROL_CRTC_EXT_TIMING_SYNC_LOSS_FRAME_COUNT_2FRAME  = 0x00000001,\nCRTC_EXT_TIMING_SYNC_LOSS_INTERRUPT_CONTROL_CRTC_EXT_TIMING_SYNC_LOSS_FRAME_COUNT_4FRAME  = 0x00000002,\nCRTC_EXT_TIMING_SYNC_LOSS_INTERRUPT_CONTROL_CRTC_EXT_TIMING_SYNC_LOSS_FRAME_COUNT_8FRAME  = 0x00000003,\nCRTC_EXT_TIMING_SYNC_LOSS_INTERRUPT_CONTROL_CRTC_EXT_TIMING_SYNC_LOSS_FRAME_COUNT_16FRAME  = 0x00000004,\nCRTC_EXT_TIMING_SYNC_LOSS_INTERRUPT_CONTROL_CRTC_EXT_TIMING_SYNC_LOSS_FRAME_COUNT_32FRAME  = 0x00000005,\nCRTC_EXT_TIMING_SYNC_LOSS_INTERRUPT_CONTROL_CRTC_EXT_TIMING_SYNC_LOSS_FRAME_COUNT_64FRAME  = 0x00000006,\nCRTC_EXT_TIMING_SYNC_LOSS_INTERRUPT_CONTROL_CRTC_EXT_TIMING_SYNC_LOSS_FRAME_COUNT_128FRAME  = 0x00000007,\n} CRTC_EXT_TIMING_SYNC_LOSS_INTERRUPT_CONTROL_CRTC_EXT_TIMING_SYNC_LOSS_FRAME_COUNT;\n\n \n\ntypedef enum CRTC_EXT_TIMING_SYNC_INTERRUPT_CONTROL_CRTC_EXT_TIMING_SYNC_INT_ENABLE {\nCRTC_EXT_TIMING_SYNC_INTERRUPT_CONTROL_CRTC_EXT_TIMING_SYNC_INT_ENABLE_FALSE  = 0x00000000,\nCRTC_EXT_TIMING_SYNC_INTERRUPT_CONTROL_CRTC_EXT_TIMING_SYNC_INT_ENABLE_TRUE  = 0x00000001,\n} CRTC_EXT_TIMING_SYNC_INTERRUPT_CONTROL_CRTC_EXT_TIMING_SYNC_INT_ENABLE;\n\n \n\ntypedef enum CRTC_EXT_TIMING_SYNC_INTERRUPT_CONTROL_CRTC_EXT_TIMING_SYNC_CLEAR {\nCRTC_EXT_TIMING_SYNC_INTERRUPT_CONTROL_CRTC_EXT_TIMING_SYNC_CLEAR_FALSE = 0x00000000,\nCRTC_EXT_TIMING_SYNC_INTERRUPT_CONTROL_CRTC_EXT_TIMING_SYNC_CLEAR_TRUE  = 0x00000001,\n} CRTC_EXT_TIMING_SYNC_INTERRUPT_CONTROL_CRTC_EXT_TIMING_SYNC_CLEAR;\n\n \n\ntypedef enum CRTC_EXT_TIMING_SYNC_INTERRUPT_CONTROL_CRTC_EXT_TIMING_SYNC_INT_TYPE {\nCRTC_EXT_TIMING_SYNC_INTERRUPT_CONTROL_CRTC_EXT_TIMING_SYNC_INT_TYPE_FALSE  = 0x00000000,\nCRTC_EXT_TIMING_SYNC_INTERRUPT_CONTROL_CRTC_EXT_TIMING_SYNC_INT_TYPE_TRUE  = 0x00000001,\n} CRTC_EXT_TIMING_SYNC_INTERRUPT_CONTROL_CRTC_EXT_TIMING_SYNC_INT_TYPE;\n\n \n\ntypedef enum CRTC_EXT_TIMING_SYNC_SIGNAL_INTERRUPT_CONTROL_CRTC_EXT_TIMING_SYNC_SIGNAL_INT_ENABLE {\nCRTC_EXT_TIMING_SYNC_SIGNAL_INTERRUPT_CONTROL_CRTC_EXT_TIMING_SYNC_SIGNAL_INT_ENABLE_FALSE  = 0x00000000,\nCRTC_EXT_TIMING_SYNC_SIGNAL_INTERRUPT_CONTROL_CRTC_EXT_TIMING_SYNC_SIGNAL_INT_ENABLE_TRUE  = 0x00000001,\n} CRTC_EXT_TIMING_SYNC_SIGNAL_INTERRUPT_CONTROL_CRTC_EXT_TIMING_SYNC_SIGNAL_INT_ENABLE;\n\n \n\ntypedef enum CRTC_EXT_TIMING_SYNC_SIGNAL_INTERRUPT_CONTROL_CRTC_EXT_TIMING_SYNC_SIGNAL_CLEAR {\nCRTC_EXT_TIMING_SYNC_SIGNAL_INTERRUPT_CONTROL_CRTC_EXT_TIMING_SYNC_SIGNAL_CLEAR_FALSE = 0x00000000,\nCRTC_EXT_TIMING_SYNC_SIGNAL_INTERRUPT_CONTROL_CRTC_EXT_TIMING_SYNC_SIGNAL_CLEAR_TRUE  = 0x00000001,\n} CRTC_EXT_TIMING_SYNC_SIGNAL_INTERRUPT_CONTROL_CRTC_EXT_TIMING_SYNC_SIGNAL_CLEAR;\n\n \n\ntypedef enum CRTC_EXT_TIMING_SYNC_SIGNAL_INTERRUPT_CONTROL_CRTC_EXT_TIMING_SYNC_SIGNAL_INT_TYPE {\nCRTC_EXT_TIMING_SYNC_SIGNAL_INTERRUPT_CONTROL_CRTC_EXT_TIMING_SYNC_SIGNAL_INT_TYPE_FALSE  = 0x00000000,\nCRTC_EXT_TIMING_SYNC_SIGNAL_INTERRUPT_CONTROL_CRTC_EXT_TIMING_SYNC_SIGNAL_INT_TYPE_TRUE  = 0x00000001,\n} CRTC_EXT_TIMING_SYNC_SIGNAL_INTERRUPT_CONTROL_CRTC_EXT_TIMING_SYNC_SIGNAL_INT_TYPE;\n\n \n\ntypedef enum CRTC_STATIC_SCREEN_CONTROL_CRTC_CPU_SS_INT_ENABLE {\nCRTC_STATIC_SCREEN_CONTROL_CRTC_CPU_SS_INT_ENABLE_FALSE  = 0x00000000,\nCRTC_STATIC_SCREEN_CONTROL_CRTC_CPU_SS_INT_ENABLE_TRUE  = 0x00000001,\n} CRTC_STATIC_SCREEN_CONTROL_CRTC_CPU_SS_INT_ENABLE;\n\n \n\ntypedef enum CRTC_STATIC_SCREEN_CONTROL_CRTC_CPU_SS_INT_CLEAR {\nCRTC_STATIC_SCREEN_CONTROL_CRTC_CPU_SS_INT_CLEAR_FALSE = 0x00000000,\nCRTC_STATIC_SCREEN_CONTROL_CRTC_CPU_SS_INT_CLEAR_TRUE  = 0x00000001,\n} CRTC_STATIC_SCREEN_CONTROL_CRTC_CPU_SS_INT_CLEAR;\n\n \n\ntypedef enum CRTC_STATIC_SCREEN_CONTROL_CRTC_CPU_SS_INT_TYPE {\nCRTC_STATIC_SCREEN_CONTROL_CRTC_CPU_SS_INT_TYPE_FALSE  = 0x00000000,\nCRTC_STATIC_SCREEN_CONTROL_CRTC_CPU_SS_INT_TYPE_TRUE  = 0x00000001,\n} CRTC_STATIC_SCREEN_CONTROL_CRTC_CPU_SS_INT_TYPE;\n\n \n\ntypedef enum CRTC_STATIC_SCREEN_CONTROL_CRTC_STATIC_SCREEN_OVERRIDE {\nCRTC_STATIC_SCREEN_CONTROL_CRTC_STATIC_SCREEN_OVERRIDE_FALSE  = 0x00000000,\nCRTC_STATIC_SCREEN_CONTROL_CRTC_STATIC_SCREEN_OVERRIDE_TRUE  = 0x00000001,\n} CRTC_STATIC_SCREEN_CONTROL_CRTC_STATIC_SCREEN_OVERRIDE;\n\n \n\ntypedef enum CRTC_STATIC_SCREEN_CONTROL_CRTC_STATIC_SCREEN_OVERRIDE_VALUE {\nCRTC_STATIC_SCREEN_CONTROL_CRTC_STATIC_SCREEN_OVERRIDE_VALUE_OFF  = 0x00000000,\nCRTC_STATIC_SCREEN_CONTROL_CRTC_STATIC_SCREEN_OVERRIDE_VALUE_ON  = 0x00000001,\n} CRTC_STATIC_SCREEN_CONTROL_CRTC_STATIC_SCREEN_OVERRIDE_VALUE;\n\n \n\ntypedef enum CRTC_3D_STRUCTURE_CONTROL_CRTC_3D_STRUCTURE_EN {\nCRTC_3D_STRUCTURE_CONTROL_CRTC_3D_STRUCTURE_EN_FALSE  = 0x00000000,\nCRTC_3D_STRUCTURE_CONTROL_CRTC_3D_STRUCTURE_EN_TRUE  = 0x00000001,\n} CRTC_3D_STRUCTURE_CONTROL_CRTC_3D_STRUCTURE_EN;\n\n \n\ntypedef enum CRTC_3D_STRUCTURE_CONTROL_CRTC_3D_STRUCTURE_EN_DB {\nCRTC_3D_STRUCTURE_CONTROL_CRTC_3D_STRUCTURE_EN_DB_FALSE  = 0x00000000,\nCRTC_3D_STRUCTURE_CONTROL_CRTC_3D_STRUCTURE_EN_DB_TRUE  = 0x00000001,\n} CRTC_3D_STRUCTURE_CONTROL_CRTC_3D_STRUCTURE_EN_DB;\n\n \n\ntypedef enum CRTC_3D_STRUCTURE_CONTROL_CRTC_3D_STRUCTURE_V_UPDATE_MODE {\nCRTC_3D_STRUCTURE_CONTROL_CRTC_3D_STRUCTURE_V_UPDATE_MODE_BLOCK_BOTH  = 0x00000000,\nCRTC_3D_STRUCTURE_CONTROL_CRTC_3D_STRUCTURE_V_UPDATE_MODE_BLOCK_INTERLACE  = 0x00000001,\nCRTC_3D_STRUCTURE_CONTROL_CRTC_3D_STRUCTURE_V_UPDATE_MODE_BLOCK_PROGRASSIVE  = 0x00000002,\nCRTC_3D_STRUCTURE_CONTROL_CRTC_3D_STRUCTURE_V_UPDATE_MODE_RESERVED  = 0x00000003,\n} CRTC_3D_STRUCTURE_CONTROL_CRTC_3D_STRUCTURE_V_UPDATE_MODE;\n\n \n\ntypedef enum CRTC_3D_STRUCTURE_CONTROL_CRTC_3D_STRUCTURE_STEREO_SEL_OVR {\nCRTC_3D_STRUCTURE_CONTROL_CRTC_3D_STRUCTURE_STEREO_SEL_OVR_FALSE  = 0x00000000,\nCRTC_3D_STRUCTURE_CONTROL_CRTC_3D_STRUCTURE_STEREO_SEL_OVR_TRUE  = 0x00000001,\n} CRTC_3D_STRUCTURE_CONTROL_CRTC_3D_STRUCTURE_STEREO_SEL_OVR;\n\n \n\ntypedef enum CRTC_V_SYNC_A_POL {\nCRTC_V_SYNC_A_POL_HIGH                   = 0x00000000,\nCRTC_V_SYNC_A_POL_LOW                    = 0x00000001,\n} CRTC_V_SYNC_A_POL;\n\n \n\ntypedef enum CRTC_H_SYNC_A_POL {\nCRTC_H_SYNC_A_POL_HIGH                   = 0x00000000,\nCRTC_H_SYNC_A_POL_LOW                    = 0x00000001,\n} CRTC_H_SYNC_A_POL;\n\n \n\ntypedef enum CRTC_HORZ_REPETITION_COUNT {\nCRTC_HORZ_REPETITION_COUNT_0             = 0x00000000,\nCRTC_HORZ_REPETITION_COUNT_1             = 0x00000001,\nCRTC_HORZ_REPETITION_COUNT_2             = 0x00000002,\nCRTC_HORZ_REPETITION_COUNT_3             = 0x00000003,\nCRTC_HORZ_REPETITION_COUNT_4             = 0x00000004,\nCRTC_HORZ_REPETITION_COUNT_5             = 0x00000005,\nCRTC_HORZ_REPETITION_COUNT_6             = 0x00000006,\nCRTC_HORZ_REPETITION_COUNT_7             = 0x00000007,\nCRTC_HORZ_REPETITION_COUNT_8             = 0x00000008,\nCRTC_HORZ_REPETITION_COUNT_9             = 0x00000009,\nCRTC_HORZ_REPETITION_COUNT_10            = 0x0000000a,\nCRTC_HORZ_REPETITION_COUNT_11            = 0x0000000b,\nCRTC_HORZ_REPETITION_COUNT_12            = 0x0000000c,\nCRTC_HORZ_REPETITION_COUNT_13            = 0x0000000d,\nCRTC_HORZ_REPETITION_COUNT_14            = 0x0000000e,\nCRTC_HORZ_REPETITION_COUNT_15            = 0x0000000f,\n} CRTC_HORZ_REPETITION_COUNT;\n\n \n\ntypedef enum CRTC_DRR_MODE_DBUF_UPDATE_MODE {\nCRTC_DRR_MODE_DBUF_UPDATE_MODE_00_IMMEDIATE  = 0x00000000,\nCRTC_DRR_MODE_DBUF_UPDATE_MODE_01_MANUAL  = 0x00000001,\nCRTC_DRR_MODE_DBUF_UPDATE_MODE_10_DBUF   = 0x00000002,\nCRTC_DRR_MODE_DBUF_UPDATE_MODE_11_SYNCED_DBUF  = 0x00000003,\n} CRTC_DRR_MODE_DBUF_UPDATE_MODE;\n\n \n\n \n\ntypedef enum FMT_CONTROL_PIXEL_ENCODING {\nFMT_CONTROL_PIXEL_ENCODING_RGB444_OR_YCBCR444  = 0x00000000,\nFMT_CONTROL_PIXEL_ENCODING_YCBCR422      = 0x00000001,\nFMT_CONTROL_PIXEL_ENCODING_YCBCR420      = 0x00000002,\nFMT_CONTROL_PIXEL_ENCODING_RESERVED      = 0x00000003,\n} FMT_CONTROL_PIXEL_ENCODING;\n\n \n\ntypedef enum FMT_CONTROL_SUBSAMPLING_MODE {\nFMT_CONTROL_SUBSAMPLING_MODE_DROP        = 0x00000000,\nFMT_CONTROL_SUBSAMPLING_MODE_AVERAGE     = 0x00000001,\nFMT_CONTROL_SUBSAMPLING_MOME_3_TAP       = 0x00000002,\nFMT_CONTROL_SUBSAMPLING_MOME_RESERVED    = 0x00000003,\n} FMT_CONTROL_SUBSAMPLING_MODE;\n\n \n\ntypedef enum FMT_CONTROL_SUBSAMPLING_ORDER {\nFMT_CONTROL_SUBSAMPLING_ORDER_CB_BEFORE_CR  = 0x00000000,\nFMT_CONTROL_SUBSAMPLING_ORDER_CR_BEFORE_CB  = 0x00000001,\n} FMT_CONTROL_SUBSAMPLING_ORDER;\n\n \n\ntypedef enum FMT_CONTROL_CBCR_BIT_REDUCTION_BYPASS {\nFMT_CONTROL_CBCR_BIT_REDUCTION_BYPASS_DISABLE  = 0x00000000,\nFMT_CONTROL_CBCR_BIT_REDUCTION_BYPASS_ENABLE  = 0x00000001,\n} FMT_CONTROL_CBCR_BIT_REDUCTION_BYPASS;\n\n \n\ntypedef enum FMT_BIT_DEPTH_CONTROL_TRUNCATE_MODE {\nFMT_BIT_DEPTH_CONTROL_TRUNCATE_MODE_TRUNCATION  = 0x00000000,\nFMT_BIT_DEPTH_CONTROL_TRUNCATE_MODE_ROUNDING  = 0x00000001,\n} FMT_BIT_DEPTH_CONTROL_TRUNCATE_MODE;\n\n \n\ntypedef enum FMT_BIT_DEPTH_CONTROL_TRUNCATE_DEPTH {\nFMT_BIT_DEPTH_CONTROL_TRUNCATE_DEPTH_18BPP  = 0x00000000,\nFMT_BIT_DEPTH_CONTROL_TRUNCATE_DEPTH_24BPP  = 0x00000001,\nFMT_BIT_DEPTH_CONTROL_TRUNCATE_DEPTH_30BPP  = 0x00000002,\n} FMT_BIT_DEPTH_CONTROL_TRUNCATE_DEPTH;\n\n \n\ntypedef enum FMT_BIT_DEPTH_CONTROL_SPATIAL_DITHER_DEPTH {\nFMT_BIT_DEPTH_CONTROL_SPATIAL_DITHER_DEPTH_18BPP  = 0x00000000,\nFMT_BIT_DEPTH_CONTROL_SPATIAL_DITHER_DEPTH_24BPP  = 0x00000001,\nFMT_BIT_DEPTH_CONTROL_SPATIAL_DITHER_DEPTH_30BPP  = 0x00000002,\n} FMT_BIT_DEPTH_CONTROL_SPATIAL_DITHER_DEPTH;\n\n \n\ntypedef enum FMT_BIT_DEPTH_CONTROL_TEMPORAL_DITHER_DEPTH {\nFMT_BIT_DEPTH_CONTROL_TEMPORAL_DITHER_DEPTH_18BPP  = 0x00000000,\nFMT_BIT_DEPTH_CONTROL_TEMPORAL_DITHER_DEPTH_24BPP  = 0x00000001,\nFMT_BIT_DEPTH_CONTROL_TEMPORAL_DITHER_DEPTH_30BPP  = 0x00000002,\n} FMT_BIT_DEPTH_CONTROL_TEMPORAL_DITHER_DEPTH;\n\n \n\ntypedef enum FMT_BIT_DEPTH_CONTROL_TEMPORAL_LEVEL {\nFMT_BIT_DEPTH_CONTROL_TEMPORAL_LEVEL_GREY_LEVEL2  = 0x00000000,\nFMT_BIT_DEPTH_CONTROL_TEMPORAL_LEVEL_GREY_LEVEL4  = 0x00000001,\n} FMT_BIT_DEPTH_CONTROL_TEMPORAL_LEVEL;\n\n \n\ntypedef enum FMT_BIT_DEPTH_CONTROL_25FRC_SEL {\nFMT_BIT_DEPTH_CONTROL_25FRC_SEL_Ei       = 0x00000000,\nFMT_BIT_DEPTH_CONTROL_25FRC_SEL_Fi       = 0x00000001,\nFMT_BIT_DEPTH_CONTROL_25FRC_SEL_Gi       = 0x00000002,\nFMT_BIT_DEPTH_CONTROL_25FRC_SEL_RESERVED  = 0x00000003,\n} FMT_BIT_DEPTH_CONTROL_25FRC_SEL;\n\n \n\ntypedef enum FMT_BIT_DEPTH_CONTROL_50FRC_SEL {\nFMT_BIT_DEPTH_CONTROL_50FRC_SEL_A        = 0x00000000,\nFMT_BIT_DEPTH_CONTROL_50FRC_SEL_B        = 0x00000001,\nFMT_BIT_DEPTH_CONTROL_50FRC_SEL_C        = 0x00000002,\nFMT_BIT_DEPTH_CONTROL_50FRC_SEL_D        = 0x00000003,\n} FMT_BIT_DEPTH_CONTROL_50FRC_SEL;\n\n \n\ntypedef enum FMT_BIT_DEPTH_CONTROL_75FRC_SEL {\nFMT_BIT_DEPTH_CONTROL_75FRC_SEL_E        = 0x00000000,\nFMT_BIT_DEPTH_CONTROL_75FRC_SEL_F        = 0x00000001,\nFMT_BIT_DEPTH_CONTROL_75FRC_SEL_G        = 0x00000002,\nFMT_BIT_DEPTH_CONTROL_75FRC_SEL_RESERVED  = 0x00000003,\n} FMT_BIT_DEPTH_CONTROL_75FRC_SEL;\n\n \n\ntypedef enum FMT_TEMPORAL_DITHER_PATTERN_CONTROL_SELECT {\nFMT_TEMPORAL_DITHER_PATTERN_CONTROL_SELECT_LEGACY_HARDCODED_PATTERN  = 0x00000000,\nFMT_TEMPORAL_DITHER_PATTERN_CONTROL_SELECT_PROGRAMMABLE_PATTERN  = 0x00000001,\n} FMT_TEMPORAL_DITHER_PATTERN_CONTROL_SELECT;\n\n \n\ntypedef enum FMT_TEMPORAL_DITHER_PATTERN_CONTROL_RGB1_BGR0 {\nFMT_TEMPORAL_DITHER_PATTERN_CONTROL_RGB1_BGR0_BGR  = 0x00000000,\nFMT_TEMPORAL_DITHER_PATTERN_CONTROL_RGB1_BGR0_RGB  = 0x00000001,\n} FMT_TEMPORAL_DITHER_PATTERN_CONTROL_RGB1_BGR0;\n\n \n\ntypedef enum FMT_CLAMP_CNTL_COLOR_FORMAT {\nFMT_CLAMP_CNTL_COLOR_FORMAT_6BPC         = 0x00000000,\nFMT_CLAMP_CNTL_COLOR_FORMAT_8BPC         = 0x00000001,\nFMT_CLAMP_CNTL_COLOR_FORMAT_10BPC        = 0x00000002,\nFMT_CLAMP_CNTL_COLOR_FORMAT_12BPC        = 0x00000003,\nFMT_CLAMP_CNTL_COLOR_FORMAT_RESERVED1    = 0x00000004,\nFMT_CLAMP_CNTL_COLOR_FORMAT_RESERVED2    = 0x00000005,\nFMT_CLAMP_CNTL_COLOR_FORMAT_RESERVED3    = 0x00000006,\nFMT_CLAMP_CNTL_COLOR_FORMAT_PROGRAMMABLE  = 0x00000007,\n} FMT_CLAMP_CNTL_COLOR_FORMAT;\n\n \n\ntypedef enum FMT_CRC_CNTL_CONT_EN {\nFMT_CRC_CNTL_CONT_EN_ONE_SHOT            = 0x00000000,\nFMT_CRC_CNTL_CONT_EN_CONT                = 0x00000001,\n} FMT_CRC_CNTL_CONT_EN;\n\n \n\ntypedef enum FMT_CRC_CNTL_INCLUDE_OVERSCAN {\nFMT_CRC_CNTL_INCLUDE_OVERSCAN_NOT_INCLUDE  = 0x00000000,\nFMT_CRC_CNTL_INCLUDE_OVERSCAN_INCLUDE    = 0x00000001,\n} FMT_CRC_CNTL_INCLUDE_OVERSCAN;\n\n \n\ntypedef enum FMT_CRC_CNTL_ONLY_BLANKB {\nFMT_CRC_CNTL_ONLY_BLANKB_ENTIRE_FIELD    = 0x00000000,\nFMT_CRC_CNTL_ONLY_BLANKB_NON_BLANK       = 0x00000001,\n} FMT_CRC_CNTL_ONLY_BLANKB;\n\n \n\ntypedef enum FMT_CRC_CNTL_PSR_MODE_ENABLE {\nFMT_CRC_CNTL_PSR_MODE_ENABLE_NORMAL      = 0x00000000,\nFMT_CRC_CNTL_PSR_MODE_ENABLE_EDP_PSR_CRC  = 0x00000001,\n} FMT_CRC_CNTL_PSR_MODE_ENABLE;\n\n \n\ntypedef enum FMT_CRC_CNTL_INTERLACE_MODE {\nFMT_CRC_CNTL_INTERLACE_MODE_TOP          = 0x00000000,\nFMT_CRC_CNTL_INTERLACE_MODE_BOTTOM       = 0x00000001,\nFMT_CRC_CNTL_INTERLACE_MODE_BOTH_BOTTOM  = 0x00000002,\nFMT_CRC_CNTL_INTERLACE_MODE_BOTH_EACH    = 0x00000003,\n} FMT_CRC_CNTL_INTERLACE_MODE;\n\n \n\ntypedef enum FMT_CRC_CNTL_EVEN_ODD_PIX_ENABLE {\nFMT_CRC_CNTL_EVEN_ODD_PIX_ENABLE_ALL     = 0x00000000,\nFMT_CRC_CNTL_EVEN_ODD_PIX_ENABLE_ODD_EVEN  = 0x00000001,\n} FMT_CRC_CNTL_EVEN_ODD_PIX_ENABLE;\n\n \n\ntypedef enum FMT_CRC_CNTL_EVEN_ODD_PIX_SELECT {\nFMT_CRC_CNTL_EVEN_ODD_PIX_SELECT_EVEN    = 0x00000000,\nFMT_CRC_CNTL_EVEN_ODD_PIX_SELECT_ODD     = 0x00000001,\n} FMT_CRC_CNTL_EVEN_ODD_PIX_SELECT;\n\n \n\ntypedef enum FMT_DEBUG_CNTL_COLOR_SELECT {\nFMT_DEBUG_CNTL_COLOR_SELECT_BLUE         = 0x00000000,\nFMT_DEBUG_CNTL_COLOR_SELECT_GREEN        = 0x00000001,\nFMT_DEBUG_CNTL_COLOR_SELECT_RED1         = 0x00000002,\nFMT_DEBUG_CNTL_COLOR_SELECT_RED2         = 0x00000003,\n} FMT_DEBUG_CNTL_COLOR_SELECT;\n\n \n\ntypedef enum FMT_SPATIAL_DITHER_MODE {\nFMT_SPATIAL_DITHER_MODE_0                = 0x00000000,\nFMT_SPATIAL_DITHER_MODE_1                = 0x00000001,\nFMT_SPATIAL_DITHER_MODE_2                = 0x00000002,\nFMT_SPATIAL_DITHER_MODE_3                = 0x00000003,\n} FMT_SPATIAL_DITHER_MODE;\n\n \n\ntypedef enum FMT_STEREOSYNC_OVR_POL {\nFMT_STEREOSYNC_OVR_POL_INVERTED          = 0x00000000,\nFMT_STEREOSYNC_OVR_POL_NOT_INVERTED      = 0x00000001,\n} FMT_STEREOSYNC_OVR_POL;\n\n \n\ntypedef enum FMT_DYNAMIC_EXP_MODE {\nFMT_DYNAMIC_EXP_MODE_10to12              = 0x00000000,\nFMT_DYNAMIC_EXP_MODE_8to12               = 0x00000001,\n} FMT_DYNAMIC_EXP_MODE;\n\n \n\n \n\ntypedef enum HPD_INT_CONTROL_ACK {\nHPD_INT_CONTROL_ACK_0                    = 0x00000000,\nHPD_INT_CONTROL_ACK_1                    = 0x00000001,\n} HPD_INT_CONTROL_ACK;\n\n \n\ntypedef enum HPD_INT_CONTROL_POLARITY {\nHPD_INT_CONTROL_GEN_INT_ON_DISCON        = 0x00000000,\nHPD_INT_CONTROL_GEN_INT_ON_CON           = 0x00000001,\n} HPD_INT_CONTROL_POLARITY;\n\n \n\ntypedef enum HPD_INT_CONTROL_RX_INT_ACK {\nHPD_INT_CONTROL_RX_INT_ACK_0             = 0x00000000,\nHPD_INT_CONTROL_RX_INT_ACK_1             = 0x00000001,\n} HPD_INT_CONTROL_RX_INT_ACK;\n\n \n\n \n\ntypedef enum LB_DATA_FORMAT_PIXEL_DEPTH {\nLB_DATA_FORMAT_PIXEL_DEPTH_30BPP         = 0x00000000,\nLB_DATA_FORMAT_PIXEL_DEPTH_24BPP         = 0x00000001,\nLB_DATA_FORMAT_PIXEL_DEPTH_18BPP         = 0x00000002,\nLB_DATA_FORMAT_PIXEL_DEPTH_36BPP         = 0x00000003,\n} LB_DATA_FORMAT_PIXEL_DEPTH;\n\n \n\ntypedef enum LB_DATA_FORMAT_PIXEL_EXPAN_MODE {\nLB_DATA_FORMAT_PIXEL_EXPAN_MODE_ZERO_PIXEL_EXPANSION = 0x00000000,\nLB_DATA_FORMAT_PIXEL_EXPAN_MODE_DYNAMIC_PIXEL_EXPANSION = 0x00000001,\n} LB_DATA_FORMAT_PIXEL_EXPAN_MODE;\n\n \n\ntypedef enum LB_DATA_FORMAT_PIXEL_REDUCE_MODE {\nLB_DATA_FORMAT_PIXEL_REDUCE_MODE_TRUNCATION = 0x00000000,\nLB_DATA_FORMAT_PIXEL_REDUCE_MODE_ROUNDING = 0x00000001,\n} LB_DATA_FORMAT_PIXEL_REDUCE_MODE;\n\n \n\ntypedef enum LB_DATA_FORMAT_DYNAMIC_PIXEL_DEPTH {\nLB_DATA_FORMAT_DYNAMIC_PIXEL_DEPTH_36BPP = 0x00000000,\nLB_DATA_FORMAT_DYNAMIC_PIXEL_DEPTH_30BPP = 0x00000001,\n} LB_DATA_FORMAT_DYNAMIC_PIXEL_DEPTH;\n\n \n\ntypedef enum LB_DATA_FORMAT_INTERLEAVE_EN {\nLB_DATA_FORMAT_INTERLEAVE_DISABLE        = 0x00000000,\nLB_DATA_FORMAT_INTERLEAVE_ENABLE         = 0x00000001,\n} LB_DATA_FORMAT_INTERLEAVE_EN;\n\n \n\ntypedef enum LB_DATA_FORMAT_REQUEST_MODE {\nLB_DATA_FORMAT_REQUEST_MODE_NORMAL       = 0x00000000,\nLB_DATA_FORMAT_REQUEST_MODE_START_OF_LINE  = 0x00000001,\n} LB_DATA_FORMAT_REQUEST_MODE;\n\n \n\ntypedef enum LB_DATA_FORMAT_ALPHA_EN {\nLB_DATA_FORMAT_ALPHA_DISABLE             = 0x00000000,\nLB_DATA_FORMAT_ALPHA_ENABLE              = 0x00000001,\n} LB_DATA_FORMAT_ALPHA_EN;\n\n \n\ntypedef enum LB_VLINE_START_END_VLINE_INV {\nLB_VLINE_START_END_VLINE_NORMAL          = 0x00000000,\nLB_VLINE_START_END_VLINE_INVERSE         = 0x00000001,\n} LB_VLINE_START_END_VLINE_INV;\n\n \n\ntypedef enum LB_VLINE2_START_END_VLINE2_INV {\nLB_VLINE2_START_END_VLINE2_NORMAL        = 0x00000000,\nLB_VLINE2_START_END_VLINE2_INVERSE       = 0x00000001,\n} LB_VLINE2_START_END_VLINE2_INV;\n\n \n\ntypedef enum LB_INTERRUPT_MASK_VBLANK_INTERRUPT_MASK {\nLB_INTERRUPT_MASK_VBLANK_INTERRUPT_DISABLE = 0x00000000,\nLB_INTERRUPT_MASK_VBLANK_INTERRUPT_ENABLE = 0x00000001,\n} LB_INTERRUPT_MASK_VBLANK_INTERRUPT_MASK;\n\n \n\ntypedef enum LB_INTERRUPT_MASK_VLINE_INTERRUPT_MASK {\nLB_INTERRUPT_MASK_VLINE_INTERRUPT_DISABLE = 0x00000000,\nLB_INTERRUPT_MASK_VLINE_INTERRUPT_ENABLE = 0x00000001,\n} LB_INTERRUPT_MASK_VLINE_INTERRUPT_MASK;\n\n \n\ntypedef enum LB_INTERRUPT_MASK_VLINE2_INTERRUPT_MASK {\nLB_INTERRUPT_MASK_VLINE2_INTERRUPT_DISABLE = 0x00000000,\nLB_INTERRUPT_MASK_VLINE2_INTERRUPT_ENABLE = 0x00000001,\n} LB_INTERRUPT_MASK_VLINE2_INTERRUPT_MASK;\n\n \n\ntypedef enum LB_VLINE_STATUS_VLINE_ACK {\nLB_VLINE_STATUS_VLINE_NORMAL             = 0x00000000,\nLB_VLINE_STATUS_VLINE_CLEAR              = 0x00000001,\n} LB_VLINE_STATUS_VLINE_ACK;\n\n \n\ntypedef enum LB_VLINE_STATUS_VLINE_INTERRUPT_TYPE {\nLB_VLINE_STATUS_VLINE_INTERRUPT_TYPE_LEVEL_BASED  = 0x00000000,\nLB_VLINE_STATUS_VLINE_INTERRUPT_TYPE_PULSE_BASED  = 0x00000001,\n} LB_VLINE_STATUS_VLINE_INTERRUPT_TYPE;\n\n \n\ntypedef enum LB_VLINE2_STATUS_VLINE2_ACK {\nLB_VLINE2_STATUS_VLINE2_NORMAL           = 0x00000000,\nLB_VLINE2_STATUS_VLINE2_CLEAR            = 0x00000001,\n} LB_VLINE2_STATUS_VLINE2_ACK;\n\n \n\ntypedef enum LB_VLINE2_STATUS_VLINE2_INTERRUPT_TYPE {\nLB_VLINE2_STATUS_VLINE2_INTERRUPT_TYPE_LEVEL_BASED  = 0x00000000,\nLB_VLINE2_STATUS_VLINE2_INTERRUPT_TYPE_PULSE_BASED  = 0x00000001,\n} LB_VLINE2_STATUS_VLINE2_INTERRUPT_TYPE;\n\n \n\ntypedef enum LB_VBLANK_STATUS_VBLANK_ACK {\nLB_VBLANK_STATUS_VBLANK_NORMAL           = 0x00000000,\nLB_VBLANK_STATUS_VBLANK_CLEAR            = 0x00000001,\n} LB_VBLANK_STATUS_VBLANK_ACK;\n\n \n\ntypedef enum LB_VBLANK_STATUS_VBLANK_INTERRUPT_TYPE {\nLB_VBLANK_STATUS_VBLANK_INTERRUPT_TYPE_LEVEL_BASED  = 0x00000000,\nLB_VBLANK_STATUS_VBLANK_INTERRUPT_TYPE_PULSE_BASED  = 0x00000001,\n} LB_VBLANK_STATUS_VBLANK_INTERRUPT_TYPE;\n\n \n\ntypedef enum LB_SYNC_RESET_SEL_LB_SYNC_RESET_SEL {\nLB_SYNC_RESET_SEL_LB_SYNC_RESET_SEL_DISABLE  = 0x00000000,\nLB_SYNC_RESET_SEL_LB_SYNC_RESET_SEL_FROM_VSYNC_VBLANK  = 0x00000001,\nLB_SYNC_RESET_SEL_LB_SYNC_RESET_SEL_FROM_POWERDOWN_RESET  = 0x00000002,\nLB_SYNC_RESET_SEL_LB_SYNC_RESET_SEL_FROM_VSYNC_VBLANK_POWERDOWN_RESET  = 0x00000003,\n} LB_SYNC_RESET_SEL_LB_SYNC_RESET_SEL;\n\n \n\ntypedef enum LB_SYNC_RESET_SEL_LB_SYNC_RESET_SEL2 {\nLB_SYNC_RESET_SEL_LB_SYNC_RESET_SEL2_USE_VBLANK  = 0x00000000,\nLB_SYNC_RESET_SEL_LB_SYNC_RESET_SEL2_USE_VSYNC  = 0x00000001,\n} LB_SYNC_RESET_SEL_LB_SYNC_RESET_SEL2;\n\n \n\ntypedef enum LB_SYNC_RESET_SEL_LB_SYNC_DURATION {\nLB_SYNC_RESET_SEL_LB_SYNC_DURATION_16_CLOCKS = 0x00000000,\nLB_SYNC_RESET_SEL_LB_SYNC_DURATION_32_CLOCKS = 0x00000001,\nLB_SYNC_RESET_SEL_LB_SYNC_DURATION_64_CLOCKS = 0x00000002,\nLB_SYNC_RESET_SEL_LB_SYNC_DURATION_128_CLOCKS = 0x00000003,\n} LB_SYNC_RESET_SEL_LB_SYNC_DURATION;\n\n \n\ntypedef enum LB_KEYER_COLOR_CTRL_LB_KEYER_COLOR_EN {\nLB_KEYER_COLOR_CTRL_LB_KEYER_COLOR_DISABLE = 0x00000000,\nLB_KEYER_COLOR_CTRL_LB_KEYER_COLOR_ENABLE = 0x00000001,\n} LB_KEYER_COLOR_CTRL_LB_KEYER_COLOR_EN;\n\n \n\ntypedef enum LB_KEYER_COLOR_CTRL_LB_KEYER_COLOR_REP_EN {\nLB_KEYER_COLOR_CTRL_LB_KEYER_COLOR_REPLACEMENT_DISABLE = 0x00000000,\nLB_KEYER_COLOR_CTRL_LB_KEYER_COLOR_REPLACEMENT_ENABLE = 0x00000001,\n} LB_KEYER_COLOR_CTRL_LB_KEYER_COLOR_REP_EN;\n\n \n\ntypedef enum LB_BUFFER_STATUS_LB_BUFFER_EMPTY_ACK {\nLB_BUFFER_STATUS_LB_BUFFER_EMPTY_NORMAL  = 0x00000000,\nLB_BUFFER_STATUS_LB_BUFFER_EMPTY_RESET   = 0x00000001,\n} LB_BUFFER_STATUS_LB_BUFFER_EMPTY_ACK;\n\n \n\ntypedef enum LB_BUFFER_STATUS_LB_BUFFER_FULL_ACK {\nLB_BUFFER_STATUS_LB_BUFFER_FULL_NORMAL   = 0x00000000,\nLB_BUFFER_STATUS_LB_BUFFER_FULL_RESET    = 0x00000001,\n} LB_BUFFER_STATUS_LB_BUFFER_FULL_ACK;\n\n \n\ntypedef enum LB_MVP_AFR_FLIP_MODE_MVP_AFR_FLIP_MODE {\nLB_MVP_AFR_FLIP_MODE_MVP_AFR_FLIP_MODE_REAL_FLIP  = 0x00000002,\nLB_MVP_AFR_FLIP_MODE_MVP_AFR_FLIP_MODE_DUMMY_FLIP  = 0x00000003,\n} LB_MVP_AFR_FLIP_MODE_MVP_AFR_FLIP_MODE;\n\n \n\ntypedef enum LB_MVP_AFR_FLIP_FIFO_CNTL_MVP_AFR_FLIP_FIFO_RESET {\nLB_MVP_AFR_FLIP_FIFO_CNTL_MVP_AFR_FLIP_FIFO_NORMAL = 0x00000000,\nLB_MVP_AFR_FLIP_FIFO_CNTL_MVP_AFR_FLIP_FIFO_RESET_ACTIVE  = 0x00000001,\n} LB_MVP_AFR_FLIP_FIFO_CNTL_MVP_AFR_FLIP_FIFO_RESET;\n\n \n\ntypedef enum LB_MVP_AFR_FLIP_FIFO_CNTL_MVP_AFR_FLIP_FIFO_RESET_ACK {\nLB_MVP_AFR_FLIP_FIFO_CNTL_MVP_AFR_FLIP_FIFO_RESET_ACK_NOT_USED0 = 0x00000000,\nLB_MVP_AFR_FLIP_FIFO_CNTL_MVP_AFR_FLIP_FIFO_RESET_ACK_NOT_USED1 = 0x00000001,\n} LB_MVP_AFR_FLIP_FIFO_CNTL_MVP_AFR_FLIP_FIFO_RESET_ACK;\n\n \n\ntypedef enum LB_MVP_FLIP_LINE_NUM_INSERT_MVP_FLIP_LINE_NUM_INSERT_MODE {\nLB_MVP_FLIP_LINE_NUM_INSERT_MVP_FLIP_LINE_NUM_INSERT_MODE_NO_INSERT  = 0x00000000,\nLB_MVP_FLIP_LINE_NUM_INSERT_MVP_FLIP_LINE_NUM_INSERT_MODE_DEBUG  = 0x00000001,\nLB_MVP_FLIP_LINE_NUM_INSERT_MVP_FLIP_LINE_NUM_INSERT_MODE_HSYNC_MODE  = 0x00000002,\n} LB_MVP_FLIP_LINE_NUM_INSERT_MVP_FLIP_LINE_NUM_INSERT_MODE;\n\n \n\ntypedef enum LB_MVP_FLIP_LINE_NUM_INSERT_MVP_FLIP_AUTO_ENABLE {\nLB_MVP_FLIP_LINE_NUM_INSERT_MVP_FLIP_AUTO_DISABLE  = 0x00000000,\nLB_MVP_FLIP_LINE_NUM_INSERT_MVP_FLIP_AUTO_EN  = 0x00000001,\n} LB_MVP_FLIP_LINE_NUM_INSERT_MVP_FLIP_AUTO_ENABLE;\n\n \n\ntypedef enum LB_DC_MVP_LB_CONTROL_MVP_SWAP_LOCK_IN_MODE {\nALPHA_LB_DC_MVP_LB_CONTROL_MVP_SWAP_LOCK_IN_MODE_MASTER  = 0x00000001,\nALPHA_LB_DC_MVP_LB_CONTROL_MVP_SWAP_LOCK_IN_MODE_SLAVE  = 0x00000002,\n} LB_DC_MVP_LB_CONTROL_MVP_SWAP_LOCK_IN_MODE;\n\n \n\ntypedef enum LB_DC_MVP_LB_CONTROL_DC_MVP_SWAP_LOCK_OUT_SEL {\nLB_DC_MVP_LB_CONTROL_DC_MVP_SWAP_LOCK_OUT_SEL_NOT_USED0 = 0x00000000,\nLB_DC_MVP_LB_CONTROL_DC_MVP_SWAP_LOCK_OUT_SEL_NOT_USED1 = 0x00000001,\n} LB_DC_MVP_LB_CONTROL_DC_MVP_SWAP_LOCK_OUT_SEL;\n\n \n\ntypedef enum LB_DC_MVP_LB_CONTROL_DC_MVP_SWAP_LOCK_OUT_FORCE_ONE {\nLB_DC_MVP_LB_CONTROL_DC_MVP_SWAP_LOCK_OUT_NO_FORCE_ONE = 0x00000000,\nLB_DC_MVP_LB_CONTROL_DC_MVP_SWAP_LOCK_OUT_FORCE_TO_ONE  = 0x00000001,\n} LB_DC_MVP_LB_CONTROL_DC_MVP_SWAP_LOCK_OUT_FORCE_ONE;\n\n \n\ntypedef enum LB_DC_MVP_LB_CONTROL_DC_MVP_SWAP_LOCK_OUT_FORCE_ZERO {\nLB_DC_MVP_LB_CONTROL_DC_MVP_SWAP_LOCK_OUT_NO_FORCE_ZERO = 0x00000000,\nLB_DC_MVP_LB_CONTROL_DC_MVP_SWAP_LOCK_OUT_FORCE_TO_ZERO  = 0x00000001,\n} LB_DC_MVP_LB_CONTROL_DC_MVP_SWAP_LOCK_OUT_FORCE_ZERO;\n\n \n\ntypedef enum LB_TEST_DEBUG_INDEX_LB_TEST_DEBUG_WRITE_EN {\nLB_TEST_DEBUG_INDEX_LB_TEST_DEBUG_WRITE_EN_NOT_USED0 = 0x00000000,\nLB_TEST_DEBUG_INDEX_LB_TEST_DEBUG_WRITE_EN_NOT_USED1 = 0x00000001,\n} LB_TEST_DEBUG_INDEX_LB_TEST_DEBUG_WRITE_EN;\n\n \n\n \n\ntypedef enum HDMI_KEEPOUT_MODE {\nHDMI_KEEPOUT_0_650PIX_AFTER_VSYNC        = 0x00000000,\nHDMI_KEEPOUT_509_650PIX_AFTER_VSYNC      = 0x00000001,\n} HDMI_KEEPOUT_MODE;\n\n \n\ntypedef enum HDMI_DATA_SCRAMBLE_EN {\nHDMI_DATA_SCRAMBLE_DISABLE               = 0x00000000,\nHDMI_DATA_SCRAMBLE_ENABLE                = 0x00000001,\n} HDMI_DATA_SCRAMBLE_EN;\n\n \n\ntypedef enum HDMI_CLOCK_CHANNEL_RATE {\nHDMI_CLOCK_CHANNEL_FREQ_EQUAL_TO_CHAR_RATE  = 0x00000000,\nHDMI_CLOCK_CHANNEL_FREQ_QUARTER_TO_CHAR_RATE  = 0x00000001,\n} HDMI_CLOCK_CHANNEL_RATE;\n\n \n\ntypedef enum HDMI_NO_EXTRA_NULL_PACKET_FILLED {\nHDMI_EXTRA_NULL_PACKET_FILLED_ENABLE     = 0x00000000,\nHDMI_EXTRA_NULL_PACKET_FILLED_DISABLE    = 0x00000001,\n} HDMI_NO_EXTRA_NULL_PACKET_FILLED;\n\n \n\ntypedef enum HDMI_PACKET_GEN_VERSION {\nHDMI_PACKET_GEN_VERSION_OLD              = 0x00000000,\nHDMI_PACKET_GEN_VERSION_NEW              = 0x00000001,\n} HDMI_PACKET_GEN_VERSION;\n\n \n\ntypedef enum HDMI_ERROR_ACK {\nHDMI_ERROR_ACK_INT                       = 0x00000000,\nHDMI_ERROR_NOT_ACK                       = 0x00000001,\n} HDMI_ERROR_ACK;\n\n \n\ntypedef enum HDMI_ERROR_MASK {\nHDMI_ERROR_MASK_INT                      = 0x00000000,\nHDMI_ERROR_NOT_MASK                      = 0x00000001,\n} HDMI_ERROR_MASK;\n\n \n\ntypedef enum HDMI_DEEP_COLOR_DEPTH {\nHDMI_DEEP_COLOR_DEPTH_24BPP              = 0x00000000,\nHDMI_DEEP_COLOR_DEPTH_30BPP              = 0x00000001,\nHDMI_DEEP_COLOR_DEPTH_36BPP              = 0x00000002,\nHDMI_DEEP_COLOR_DEPTH_RESERVED           = 0x00000003,\n} HDMI_DEEP_COLOR_DEPTH;\n\n \n\ntypedef enum HDMI_AUDIO_DELAY_EN {\nHDMI_AUDIO_DELAY_DISABLE                 = 0x00000000,\nHDMI_AUDIO_DELAY_58CLK                   = 0x00000001,\nHDMI_AUDIO_DELAY_56CLK                   = 0x00000002,\nHDMI_AUDIO_DELAY_RESERVED                = 0x00000003,\n} HDMI_AUDIO_DELAY_EN;\n\n \n\ntypedef enum HDMI_AUDIO_SEND_MAX_PACKETS {\nHDMI_NOT_SEND_MAX_AUDIO_PACKETS          = 0x00000000,\nHDMI_SEND_MAX_AUDIO_PACKETS              = 0x00000001,\n} HDMI_AUDIO_SEND_MAX_PACKETS;\n\n \n\ntypedef enum HDMI_ACR_SEND {\nHDMI_ACR_NOT_SEND                        = 0x00000000,\nHDMI_ACR_PKT_SEND                        = 0x00000001,\n} HDMI_ACR_SEND;\n\n \n\ntypedef enum HDMI_ACR_CONT {\nHDMI_ACR_CONT_DISABLE                    = 0x00000000,\nHDMI_ACR_CONT_ENABLE                     = 0x00000001,\n} HDMI_ACR_CONT;\n\n \n\ntypedef enum HDMI_ACR_SELECT {\nHDMI_ACR_SELECT_HW                       = 0x00000000,\nHDMI_ACR_SELECT_32K                      = 0x00000001,\nHDMI_ACR_SELECT_44K                      = 0x00000002,\nHDMI_ACR_SELECT_48K                      = 0x00000003,\n} HDMI_ACR_SELECT;\n\n \n\ntypedef enum HDMI_ACR_SOURCE {\nHDMI_ACR_SOURCE_HW                       = 0x00000000,\nHDMI_ACR_SOURCE_SW                       = 0x00000001,\n} HDMI_ACR_SOURCE;\n\n \n\ntypedef enum HDMI_ACR_N_MULTIPLE {\nHDMI_ACR_0_MULTIPLE_RESERVED             = 0x00000000,\nHDMI_ACR_1_MULTIPLE                      = 0x00000001,\nHDMI_ACR_2_MULTIPLE                      = 0x00000002,\nHDMI_ACR_3_MULTIPLE_RESERVED             = 0x00000003,\nHDMI_ACR_4_MULTIPLE                      = 0x00000004,\nHDMI_ACR_5_MULTIPLE_RESERVED             = 0x00000005,\nHDMI_ACR_6_MULTIPLE_RESERVED             = 0x00000006,\nHDMI_ACR_7_MULTIPLE_RESERVED             = 0x00000007,\n} HDMI_ACR_N_MULTIPLE;\n\n \n\ntypedef enum HDMI_ACR_AUDIO_PRIORITY {\nHDMI_ACR_PKT_HIGH_PRIORITY_THAN_AUDIO_SAMPLE  = 0x00000000,\nHDMI_AUDIO_SAMPLE_HIGH_PRIORITY_THAN_ACR_PKT  = 0x00000001,\n} HDMI_ACR_AUDIO_PRIORITY;\n\n \n\ntypedef enum HDMI_NULL_SEND {\nHDMI_NULL_NOT_SEND                       = 0x00000000,\nHDMI_NULL_PKT_SEND                       = 0x00000001,\n} HDMI_NULL_SEND;\n\n \n\ntypedef enum HDMI_GC_SEND {\nHDMI_GC_NOT_SEND                         = 0x00000000,\nHDMI_GC_PKT_SEND                         = 0x00000001,\n} HDMI_GC_SEND;\n\n \n\ntypedef enum HDMI_GC_CONT {\nHDMI_GC_CONT_DISABLE                     = 0x00000000,\nHDMI_GC_CONT_ENABLE                      = 0x00000001,\n} HDMI_GC_CONT;\n\n \n\ntypedef enum HDMI_ISRC_SEND {\nHDMI_ISRC_NOT_SEND                       = 0x00000000,\nHDMI_ISRC_PKT_SEND                       = 0x00000001,\n} HDMI_ISRC_SEND;\n\n \n\ntypedef enum HDMI_ISRC_CONT {\nHDMI_ISRC_CONT_DISABLE                   = 0x00000000,\nHDMI_ISRC_CONT_ENABLE                    = 0x00000001,\n} HDMI_ISRC_CONT;\n\n \n\ntypedef enum HDMI_AVI_INFO_SEND {\nHDMI_AVI_INFO_NOT_SEND                   = 0x00000000,\nHDMI_AVI_INFO_PKT_SEND                   = 0x00000001,\n} HDMI_AVI_INFO_SEND;\n\n \n\ntypedef enum HDMI_AVI_INFO_CONT {\nHDMI_AVI_INFO_CONT_DISABLE               = 0x00000000,\nHDMI_AVI_INFO_CONT_ENABLE                = 0x00000001,\n} HDMI_AVI_INFO_CONT;\n\n \n\ntypedef enum HDMI_AUDIO_INFO_SEND {\nHDMI_AUDIO_INFO_NOT_SEND                 = 0x00000000,\nHDMI_AUDIO_INFO_PKT_SEND                 = 0x00000001,\n} HDMI_AUDIO_INFO_SEND;\n\n \n\ntypedef enum HDMI_AUDIO_INFO_CONT {\nHDMI_AUDIO_INFO_CONT_DISABLE             = 0x00000000,\nHDMI_AUDIO_INFO_CONT_ENABLE              = 0x00000001,\n} HDMI_AUDIO_INFO_CONT;\n\n \n\ntypedef enum HDMI_MPEG_INFO_SEND {\nHDMI_MPEG_INFO_NOT_SEND                  = 0x00000000,\nHDMI_MPEG_INFO_PKT_SEND                  = 0x00000001,\n} HDMI_MPEG_INFO_SEND;\n\n \n\ntypedef enum HDMI_MPEG_INFO_CONT {\nHDMI_MPEG_INFO_CONT_DISABLE              = 0x00000000,\nHDMI_MPEG_INFO_CONT_ENABLE               = 0x00000001,\n} HDMI_MPEG_INFO_CONT;\n\n \n\ntypedef enum HDMI_GENERIC0_SEND {\nHDMI_GENERIC0_NOT_SEND                   = 0x00000000,\nHDMI_GENERIC0_PKT_SEND                   = 0x00000001,\n} HDMI_GENERIC0_SEND;\n\n \n\ntypedef enum HDMI_GENERIC0_CONT {\nHDMI_GENERIC0_CONT_DISABLE               = 0x00000000,\nHDMI_GENERIC0_CONT_ENABLE                = 0x00000001,\n} HDMI_GENERIC0_CONT;\n\n \n\ntypedef enum HDMI_GENERIC1_SEND {\nHDMI_GENERIC1_NOT_SEND                   = 0x00000000,\nHDMI_GENERIC1_PKT_SEND                   = 0x00000001,\n} HDMI_GENERIC1_SEND;\n\n \n\ntypedef enum HDMI_GENERIC1_CONT {\nHDMI_GENERIC1_CONT_DISABLE               = 0x00000000,\nHDMI_GENERIC1_CONT_ENABLE                = 0x00000001,\n} HDMI_GENERIC1_CONT;\n\n \n\ntypedef enum HDMI_GC_AVMUTE_CONT {\nHDMI_GC_AVMUTE_CONT_DISABLE              = 0x00000000,\nHDMI_GC_AVMUTE_CONT_ENABLE               = 0x00000001,\n} HDMI_GC_AVMUTE_CONT;\n\n \n\ntypedef enum HDMI_PACKING_PHASE_OVERRIDE {\nHDMI_PACKING_PHASE_SET_BY_HW             = 0x00000000,\nHDMI_PACKING_PHASE_SET_BY_SW             = 0x00000001,\n} HDMI_PACKING_PHASE_OVERRIDE;\n\n \n\ntypedef enum HDMI_GENERIC2_SEND {\nHDMI_GENERIC2_NOT_SEND                   = 0x00000000,\nHDMI_GENERIC2_PKT_SEND                   = 0x00000001,\n} HDMI_GENERIC2_SEND;\n\n \n\ntypedef enum HDMI_GENERIC2_CONT {\nHDMI_GENERIC2_CONT_DISABLE               = 0x00000000,\nHDMI_GENERIC2_CONT_ENABLE                = 0x00000001,\n} HDMI_GENERIC2_CONT;\n\n \n\ntypedef enum HDMI_GENERIC3_SEND {\nHDMI_GENERIC3_NOT_SEND                   = 0x00000000,\nHDMI_GENERIC3_PKT_SEND                   = 0x00000001,\n} HDMI_GENERIC3_SEND;\n\n \n\ntypedef enum HDMI_GENERIC3_CONT {\nHDMI_GENERIC3_CONT_DISABLE               = 0x00000000,\nHDMI_GENERIC3_CONT_ENABLE                = 0x00000001,\n} HDMI_GENERIC3_CONT;\n\n \n\ntypedef enum TMDS_PIXEL_ENCODING {\nTMDS_PIXEL_ENCODING_444_OR_420           = 0x00000000,\nTMDS_PIXEL_ENCODING_422                  = 0x00000001,\n} TMDS_PIXEL_ENCODING;\n\n \n\ntypedef enum TMDS_COLOR_FORMAT {\nTMDS_COLOR_FORMAT__24BPP__TWIN30BPP_MSB__DUAL48BPP  = 0x00000000,\nTMDS_COLOR_FORMAT_TWIN30BPP_LSB          = 0x00000001,\nTMDS_COLOR_FORMAT_DUAL30BPP              = 0x00000002,\nTMDS_COLOR_FORMAT_RESERVED               = 0x00000003,\n} TMDS_COLOR_FORMAT;\n\n \n\ntypedef enum TMDS_STEREOSYNC_CTL_SEL_REG {\nTMDS_STEREOSYNC_CTL0                     = 0x00000000,\nTMDS_STEREOSYNC_CTL1                     = 0x00000001,\nTMDS_STEREOSYNC_CTL2                     = 0x00000002,\nTMDS_STEREOSYNC_CTL3                     = 0x00000003,\n} TMDS_STEREOSYNC_CTL_SEL_REG;\n\n \n\ntypedef enum TMDS_CTL0_DATA_SEL {\nTMDS_CTL0_DATA_SEL0_RESERVED             = 0x00000000,\nTMDS_CTL0_DATA_SEL1_DISPLAY_ENABLE       = 0x00000001,\nTMDS_CTL0_DATA_SEL2_VSYNC                = 0x00000002,\nTMDS_CTL0_DATA_SEL3_RESERVED             = 0x00000003,\nTMDS_CTL0_DATA_SEL4_HSYNC                = 0x00000004,\nTMDS_CTL0_DATA_SEL5_SEL7_RESERVED        = 0x00000005,\nTMDS_CTL0_DATA_SEL8_RANDOM_DATA          = 0x00000006,\nTMDS_CTL0_DATA_SEL9_SEL15_RANDOM_DATA    = 0x00000007,\n} TMDS_CTL0_DATA_SEL;\n\n \n\ntypedef enum TMDS_CTL0_DATA_INVERT {\nTMDS_CTL0_DATA_NORMAL                    = 0x00000000,\nTMDS_CTL0_DATA_INVERT_EN                 = 0x00000001,\n} TMDS_CTL0_DATA_INVERT;\n\n \n\ntypedef enum TMDS_CTL0_DATA_MODULATION {\nTMDS_CTL0_DATA_MODULATION_DISABLE        = 0x00000000,\nTMDS_CTL0_DATA_MODULATION_BIT0           = 0x00000001,\nTMDS_CTL0_DATA_MODULATION_BIT1           = 0x00000002,\nTMDS_CTL0_DATA_MODULATION_BIT2           = 0x00000003,\n} TMDS_CTL0_DATA_MODULATION;\n\n \n\ntypedef enum TMDS_CTL0_PATTERN_OUT_EN {\nTMDS_CTL0_PATTERN_OUT_DISABLE            = 0x00000000,\nTMDS_CTL0_PATTERN_OUT_ENABLE             = 0x00000001,\n} TMDS_CTL0_PATTERN_OUT_EN;\n\n \n\ntypedef enum TMDS_CTL1_DATA_SEL {\nTMDS_CTL1_DATA_SEL0_RESERVED             = 0x00000000,\nTMDS_CTL1_DATA_SEL1_DISPLAY_ENABLE       = 0x00000001,\nTMDS_CTL1_DATA_SEL2_VSYNC                = 0x00000002,\nTMDS_CTL1_DATA_SEL3_RESERVED             = 0x00000003,\nTMDS_CTL1_DATA_SEL4_HSYNC                = 0x00000004,\nTMDS_CTL1_DATA_SEL5_SEL7_RESERVED        = 0x00000005,\nTMDS_CTL1_DATA_SEL8_BLANK_TIME           = 0x00000006,\nTMDS_CTL1_DATA_SEL9_SEL15_RESERVED       = 0x00000007,\n} TMDS_CTL1_DATA_SEL;\n\n \n\ntypedef enum TMDS_CTL1_DATA_INVERT {\nTMDS_CTL1_DATA_NORMAL                    = 0x00000000,\nTMDS_CTL1_DATA_INVERT_EN                 = 0x00000001,\n} TMDS_CTL1_DATA_INVERT;\n\n \n\ntypedef enum TMDS_CTL1_DATA_MODULATION {\nTMDS_CTL1_DATA_MODULATION_DISABLE        = 0x00000000,\nTMDS_CTL1_DATA_MODULATION_BIT0           = 0x00000001,\nTMDS_CTL1_DATA_MODULATION_BIT1           = 0x00000002,\nTMDS_CTL1_DATA_MODULATION_BIT2           = 0x00000003,\n} TMDS_CTL1_DATA_MODULATION;\n\n \n\ntypedef enum TMDS_CTL1_PATTERN_OUT_EN {\nTMDS_CTL1_PATTERN_OUT_DISABLE            = 0x00000000,\nTMDS_CTL1_PATTERN_OUT_ENABLE             = 0x00000001,\n} TMDS_CTL1_PATTERN_OUT_EN;\n\n \n\ntypedef enum TMDS_CTL2_DATA_SEL {\nTMDS_CTL2_DATA_SEL0_RESERVED             = 0x00000000,\nTMDS_CTL2_DATA_SEL1_DISPLAY_ENABLE       = 0x00000001,\nTMDS_CTL2_DATA_SEL2_VSYNC                = 0x00000002,\nTMDS_CTL2_DATA_SEL3_RESERVED             = 0x00000003,\nTMDS_CTL2_DATA_SEL4_HSYNC                = 0x00000004,\nTMDS_CTL2_DATA_SEL5_SEL7_RESERVED        = 0x00000005,\nTMDS_CTL2_DATA_SEL8_BLANK_TIME           = 0x00000006,\nTMDS_CTL2_DATA_SEL9_SEL15_RESERVED       = 0x00000007,\n} TMDS_CTL2_DATA_SEL;\n\n \n\ntypedef enum TMDS_CTL2_DATA_INVERT {\nTMDS_CTL2_DATA_NORMAL                    = 0x00000000,\nTMDS_CTL2_DATA_INVERT_EN                 = 0x00000001,\n} TMDS_CTL2_DATA_INVERT;\n\n \n\ntypedef enum TMDS_CTL2_DATA_MODULATION {\nTMDS_CTL2_DATA_MODULATION_DISABLE        = 0x00000000,\nTMDS_CTL2_DATA_MODULATION_BIT0           = 0x00000001,\nTMDS_CTL2_DATA_MODULATION_BIT1           = 0x00000002,\nTMDS_CTL2_DATA_MODULATION_BIT2           = 0x00000003,\n} TMDS_CTL2_DATA_MODULATION;\n\n \n\ntypedef enum TMDS_CTL2_PATTERN_OUT_EN {\nTMDS_CTL2_PATTERN_OUT_DISABLE            = 0x00000000,\nTMDS_CTL2_PATTERN_OUT_ENABLE             = 0x00000001,\n} TMDS_CTL2_PATTERN_OUT_EN;\n\n \n\ntypedef enum TMDS_CTL3_DATA_INVERT {\nTMDS_CTL3_DATA_NORMAL                    = 0x00000000,\nTMDS_CTL3_DATA_INVERT_EN                 = 0x00000001,\n} TMDS_CTL3_DATA_INVERT;\n\n \n\ntypedef enum TMDS_CTL3_DATA_MODULATION {\nTMDS_CTL3_DATA_MODULATION_DISABLE        = 0x00000000,\nTMDS_CTL3_DATA_MODULATION_BIT0           = 0x00000001,\nTMDS_CTL3_DATA_MODULATION_BIT1           = 0x00000002,\nTMDS_CTL3_DATA_MODULATION_BIT2           = 0x00000003,\n} TMDS_CTL3_DATA_MODULATION;\n\n \n\ntypedef enum TMDS_CTL3_PATTERN_OUT_EN {\nTMDS_CTL3_PATTERN_OUT_DISABLE            = 0x00000000,\nTMDS_CTL3_PATTERN_OUT_ENABLE             = 0x00000001,\n} TMDS_CTL3_PATTERN_OUT_EN;\n\n \n\ntypedef enum TMDS_CTL3_DATA_SEL {\nTMDS_CTL3_DATA_SEL0_RESERVED             = 0x00000000,\nTMDS_CTL3_DATA_SEL1_DISPLAY_ENABLE       = 0x00000001,\nTMDS_CTL3_DATA_SEL2_VSYNC                = 0x00000002,\nTMDS_CTL3_DATA_SEL3_RESERVED             = 0x00000003,\nTMDS_CTL3_DATA_SEL4_HSYNC                = 0x00000004,\nTMDS_CTL3_DATA_SEL5_SEL7_RESERVED        = 0x00000005,\nTMDS_CTL3_DATA_SEL8_BLANK_TIME           = 0x00000006,\nTMDS_CTL3_DATA_SEL9_SEL15_RESERVED       = 0x00000007,\n} TMDS_CTL3_DATA_SEL;\n\n \n\ntypedef enum DIG_FE_CNTL_SOURCE_SELECT {\nDIG_FE_SOURCE_FROM_FMT0                  = 0x00000000,\nDIG_FE_SOURCE_FROM_FMT1                  = 0x00000001,\nDIG_FE_SOURCE_FROM_FMT2                  = 0x00000002,\nDIG_FE_SOURCE_FROM_FMT3                  = 0x00000003,\nDIG_FE_SOURCE_FROM_FMT4                  = 0x00000004,\nDIG_FE_SOURCE_FROM_FMT5                  = 0x00000005,\n} DIG_FE_CNTL_SOURCE_SELECT;\n\n \n\ntypedef enum DIG_FE_CNTL_STEREOSYNC_SELECT {\nDIG_FE_STEREOSYNC_FROM_FMT0              = 0x00000000,\nDIG_FE_STEREOSYNC_FROM_FMT1              = 0x00000001,\nDIG_FE_STEREOSYNC_FROM_FMT2              = 0x00000002,\nDIG_FE_STEREOSYNC_FROM_FMT3              = 0x00000003,\nDIG_FE_STEREOSYNC_FROM_FMT4              = 0x00000004,\nDIG_FE_STEREOSYNC_FROM_FMT5              = 0x00000005,\n} DIG_FE_CNTL_STEREOSYNC_SELECT;\n\n \n\ntypedef enum DIG_FIFO_READ_CLOCK_SRC {\nDIG_FIFO_READ_CLOCK_SRC_FROM_DCCG        = 0x00000000,\nDIG_FIFO_READ_CLOCK_SRC_FROM_DISPLAY_PIPE  = 0x00000001,\n} DIG_FIFO_READ_CLOCK_SRC;\n\n \n\ntypedef enum DIG_OUTPUT_CRC_CNTL_LINK_SEL {\nDIG_OUTPUT_CRC_ON_LINK0                  = 0x00000000,\nDIG_OUTPUT_CRC_ON_LINK1                  = 0x00000001,\n} DIG_OUTPUT_CRC_CNTL_LINK_SEL;\n\n \n\ntypedef enum DIG_OUTPUT_CRC_DATA_SEL {\nDIG_OUTPUT_CRC_FOR_FULLFRAME             = 0x00000000,\nDIG_OUTPUT_CRC_FOR_ACTIVEONLY            = 0x00000001,\nDIG_OUTPUT_CRC_FOR_VBI                   = 0x00000002,\nDIG_OUTPUT_CRC_FOR_AUDIO                 = 0x00000003,\n} DIG_OUTPUT_CRC_DATA_SEL;\n\n \n\ntypedef enum DIG_TEST_PATTERN_TEST_PATTERN_OUT_EN {\nDIG_IN_NORMAL_OPERATION                  = 0x00000000,\nDIG_IN_DEBUG_MODE                        = 0x00000001,\n} DIG_TEST_PATTERN_TEST_PATTERN_OUT_EN;\n\n \n\ntypedef enum DIG_TEST_PATTERN_HALF_CLOCK_PATTERN_SEL {\nDIG_10BIT_TEST_PATTERN                   = 0x00000000,\nDIG_ALTERNATING_TEST_PATTERN             = 0x00000001,\n} DIG_TEST_PATTERN_HALF_CLOCK_PATTERN_SEL;\n\n \n\ntypedef enum DIG_TEST_PATTERN_RANDOM_PATTERN_OUT_EN {\nDIG_TEST_PATTERN_NORMAL                  = 0x00000000,\nDIG_TEST_PATTERN_RANDOM                  = 0x00000001,\n} DIG_TEST_PATTERN_RANDOM_PATTERN_OUT_EN;\n\n \n\ntypedef enum DIG_TEST_PATTERN_RANDOM_PATTERN_RESET {\nDIG_RANDOM_PATTERN_ENABLED               = 0x00000000,\nDIG_RANDOM_PATTERN_RESETED               = 0x00000001,\n} DIG_TEST_PATTERN_RANDOM_PATTERN_RESET;\n\n \n\ntypedef enum DIG_TEST_PATTERN_EXTERNAL_RESET_EN {\nDIG_TEST_PATTERN_EXTERNAL_RESET_ENABLE   = 0x00000000,\nDIG_TEST_PATTERN_EXTERNAL_RESET_BY_EXT_SIG  = 0x00000001,\n} DIG_TEST_PATTERN_EXTERNAL_RESET_EN;\n\n \n\ntypedef enum DIG_RANDOM_PATTERN_SEED_RAN_PAT {\nDIG_RANDOM_PATTERN_SEED_RAN_PAT_ALL_PIXELS  = 0x00000000,\nDIG_RANDOM_PATTERN_SEED_RAN_PAT_DE_HIGH  = 0x00000001,\n} DIG_RANDOM_PATTERN_SEED_RAN_PAT;\n\n \n\ntypedef enum DIG_FIFO_STATUS_USE_OVERWRITE_LEVEL {\nDIG_FIFO_USE_OVERWRITE_LEVEL             = 0x00000000,\nDIG_FIFO_USE_CAL_AVERAGE_LEVEL           = 0x00000001,\n} DIG_FIFO_STATUS_USE_OVERWRITE_LEVEL;\n\n \n\ntypedef enum DIG_FIFO_ERROR_ACK {\nDIG_FIFO_ERROR_ACK_INT                   = 0x00000000,\nDIG_FIFO_ERROR_NOT_ACK                   = 0x00000001,\n} DIG_FIFO_ERROR_ACK;\n\n \n\ntypedef enum DIG_FIFO_STATUS_FORCE_RECAL_AVERAGE {\nDIG_FIFO_NOT_FORCE_RECAL_AVERAGE         = 0x00000000,\nDIG_FIFO_FORCE_RECAL_AVERAGE_LEVEL       = 0x00000001,\n} DIG_FIFO_STATUS_FORCE_RECAL_AVERAGE;\n\n \n\ntypedef enum DIG_FIFO_STATUS_FORCE_RECOMP_MINMAX {\nDIG_FIFO_NOT_FORCE_RECOMP_MINMAX         = 0x00000000,\nDIG_FIFO_FORCE_RECOMP_MINMAX             = 0x00000001,\n} DIG_FIFO_STATUS_FORCE_RECOMP_MINMAX;\n\n \n\ntypedef enum AFMT_INTERRUPT_STATUS_CHG_MASK {\nAFMT_INTERRUPT_DISABLE                   = 0x00000000,\nAFMT_INTERRUPT_ENABLE                    = 0x00000001,\n} AFMT_INTERRUPT_STATUS_CHG_MASK;\n\n \n\ntypedef enum HDMI_GC_AVMUTE {\nHDMI_GC_AVMUTE_SET                       = 0x00000000,\nHDMI_GC_AVMUTE_UNSET                     = 0x00000001,\n} HDMI_GC_AVMUTE;\n\n \n\ntypedef enum HDMI_DEFAULT_PAHSE {\nHDMI_DEFAULT_PHASE_IS_0                  = 0x00000000,\nHDMI_DEFAULT_PHASE_IS_1                  = 0x00000001,\n} HDMI_DEFAULT_PAHSE;\n\n \n\ntypedef enum AFMT_AUDIO_PACKET_CONTROL2_AUDIO_LAYOUT_OVRD {\nAFMT_AUDIO_LAYOUT_DETERMINED_BY_AZ_AUDIO_CHANNEL_STATUS  = 0x00000000,\nAFMT_AUDIO_LAYOUT_OVRD_BY_REGISTER       = 0x00000001,\n} AFMT_AUDIO_PACKET_CONTROL2_AUDIO_LAYOUT_OVRD;\n\n \n\ntypedef enum AUDIO_LAYOUT_SELECT {\nAUDIO_LAYOUT_0                           = 0x00000000,\nAUDIO_LAYOUT_1                           = 0x00000001,\n} AUDIO_LAYOUT_SELECT;\n\n \n\ntypedef enum AFMT_AUDIO_CRC_CONTROL_CONT {\nAFMT_AUDIO_CRC_ONESHOT                   = 0x00000000,\nAFMT_AUDIO_CRC_AUTO_RESTART              = 0x00000001,\n} AFMT_AUDIO_CRC_CONTROL_CONT;\n\n \n\ntypedef enum AFMT_AUDIO_CRC_CONTROL_SOURCE {\nAFMT_AUDIO_CRC_SOURCE_FROM_FIFO_INPUT    = 0x00000000,\nAFMT_AUDIO_CRC_SOURCE_FROM_FIFO_OUTPUT   = 0x00000001,\n} AFMT_AUDIO_CRC_CONTROL_SOURCE;\n\n \n\ntypedef enum AFMT_AUDIO_CRC_CONTROL_CH_SEL {\nAFMT_AUDIO_CRC_CH0_SIG                   = 0x00000000,\nAFMT_AUDIO_CRC_CH1_SIG                   = 0x00000001,\nAFMT_AUDIO_CRC_CH2_SIG                   = 0x00000002,\nAFMT_AUDIO_CRC_CH3_SIG                   = 0x00000003,\nAFMT_AUDIO_CRC_CH4_SIG                   = 0x00000004,\nAFMT_AUDIO_CRC_CH5_SIG                   = 0x00000005,\nAFMT_AUDIO_CRC_CH6_SIG                   = 0x00000006,\nAFMT_AUDIO_CRC_CH7_SIG                   = 0x00000007,\nAFMT_AUDIO_CRC_RESERVED_8                = 0x00000008,\nAFMT_AUDIO_CRC_RESERVED_9                = 0x00000009,\nAFMT_AUDIO_CRC_RESERVED_10               = 0x0000000a,\nAFMT_AUDIO_CRC_RESERVED_11               = 0x0000000b,\nAFMT_AUDIO_CRC_RESERVED_12               = 0x0000000c,\nAFMT_AUDIO_CRC_RESERVED_13               = 0x0000000d,\nAFMT_AUDIO_CRC_RESERVED_14               = 0x0000000e,\nAFMT_AUDIO_CRC_AUDIO_SAMPLE_COUNT        = 0x0000000f,\n} AFMT_AUDIO_CRC_CONTROL_CH_SEL;\n\n \n\ntypedef enum AFMT_RAMP_CONTROL0_SIGN {\nAFMT_RAMP_SIGNED                         = 0x00000000,\nAFMT_RAMP_UNSIGNED                       = 0x00000001,\n} AFMT_RAMP_CONTROL0_SIGN;\n\n \n\ntypedef enum AFMT_AUDIO_PACKET_CONTROL_AUDIO_SAMPLE_SEND {\nAFMT_AUDIO_PACKET_SENT_DISABLED          = 0x00000000,\nAFMT_AUDIO_PACKET_SENT_ENABLED           = 0x00000001,\n} AFMT_AUDIO_PACKET_CONTROL_AUDIO_SAMPLE_SEND;\n\n \n\ntypedef enum AFMT_AUDIO_PACKET_CONTROL_RESET_FIFO_WHEN_AUDIO_DIS {\nAFMT_NOT_RESET_AUDIO_FIFO_WHEN_AUDIO_DISABLED_RESERVED  = 0x00000000,\nAFMT_RESET_AUDIO_FIFO_WHEN_AUDIO_DISABLED  = 0x00000001,\n} AFMT_AUDIO_PACKET_CONTROL_RESET_FIFO_WHEN_AUDIO_DIS;\n\n \n\ntypedef enum AFMT_INFOFRAME_CONTROL0_AUDIO_INFO_SOURCE {\nAFMT_INFOFRAME_SOURCE_FROM_AZALIA_BLOCK  = 0x00000000,\nAFMT_INFOFRAME_SOURCE_FROM_AFMT_REGISTERS  = 0x00000001,\n} AFMT_INFOFRAME_CONTROL0_AUDIO_INFO_SOURCE;\n\n \n\ntypedef enum AFMT_AUDIO_SRC_CONTROL_SELECT {\nAFMT_AUDIO_SRC_FROM_AZ_STREAM0           = 0x00000000,\nAFMT_AUDIO_SRC_FROM_AZ_STREAM1           = 0x00000001,\nAFMT_AUDIO_SRC_FROM_AZ_STREAM2           = 0x00000002,\nAFMT_AUDIO_SRC_FROM_AZ_STREAM3           = 0x00000003,\nAFMT_AUDIO_SRC_FROM_AZ_STREAM4           = 0x00000004,\nAFMT_AUDIO_SRC_FROM_AZ_STREAM5           = 0x00000005,\nAFMT_AUDIO_SRC_RESERVED                  = 0x00000006,\n} AFMT_AUDIO_SRC_CONTROL_SELECT;\n\n \n\ntypedef enum DIG_BE_CNTL_MODE {\nDIG_BE_DP_SST_MODE                       = 0x00000000,\nDIG_BE_RESERVED1                         = 0x00000001,\nDIG_BE_TMDS_DVI_MODE                     = 0x00000002,\nDIG_BE_TMDS_HDMI_MODE                    = 0x00000003,\nDIG_BE_SDVO_RESERVED                     = 0x00000004,\nDIG_BE_DP_MST_MODE                       = 0x00000005,\nDIG_BE_RESERVED2                         = 0x00000006,\nDIG_BE_RESERVED3                         = 0x00000007,\n} DIG_BE_CNTL_MODE;\n\n \n\ntypedef enum DIG_BE_CNTL_HPD_SELECT {\nDIG_BE_CNTL_HPD1                         = 0x00000000,\nDIG_BE_CNTL_HPD2                         = 0x00000001,\nDIG_BE_CNTL_HPD3                         = 0x00000002,\nDIG_BE_CNTL_HPD4                         = 0x00000003,\nDIG_BE_CNTL_HPD5                         = 0x00000004,\nDIG_BE_CNTL_HPD6                         = 0x00000005,\n} DIG_BE_CNTL_HPD_SELECT;\n\n \n\ntypedef enum LVTMA_RANDOM_PATTERN_SEED_RAN_PAT {\nLVTMA_RANDOM_PATTERN_SEED_ALL_PIXELS     = 0x00000000,\nLVTMA_RANDOM_PATTERN_SEED_ONLY_DE_HIGH   = 0x00000001,\n} LVTMA_RANDOM_PATTERN_SEED_RAN_PAT;\n\n \n\ntypedef enum TMDS_SYNC_PHASE {\nTMDS_NOT_SYNC_PHASE_ON_FRAME_START       = 0x00000000,\nTMDS_SYNC_PHASE_ON_FRAME_START           = 0x00000001,\n} TMDS_SYNC_PHASE;\n\n \n\ntypedef enum TMDS_DATA_SYNCHRONIZATION_DSINTSEL {\nTMDS_DATA_SYNCHRONIZATION_DSINTSEL_PCLK_TMDS  = 0x00000000,\nTMDS_DATA_SYNCHRONIZATION_DSINTSEL_TMDS_PLL  = 0x00000001,\n} TMDS_DATA_SYNCHRONIZATION_DSINTSEL;\n\n \n\ntypedef enum TMDS_TRANSMITTER_ENABLE_HPD_MASK {\nTMDS_TRANSMITTER_HPD_MASK_NOT_OVERRIDE   = 0x00000000,\nTMDS_TRANSMITTER_HPD_MASK_OVERRIDE       = 0x00000001,\n} TMDS_TRANSMITTER_ENABLE_HPD_MASK;\n\n \n\ntypedef enum TMDS_TRANSMITTER_ENABLE_LNKCEN_HPD_MASK {\nTMDS_TRANSMITTER_LNKCEN_HPD_MASK_NOT_OVERRIDE  = 0x00000000,\nTMDS_TRANSMITTER_LNKCEN_HPD_MASK_OVERRIDE  = 0x00000001,\n} TMDS_TRANSMITTER_ENABLE_LNKCEN_HPD_MASK;\n\n \n\ntypedef enum TMDS_TRANSMITTER_ENABLE_LNKDEN_HPD_MASK {\nTMDS_TRANSMITTER_LNKDEN_HPD_MASK_NOT_OVERRIDE  = 0x00000000,\nTMDS_TRANSMITTER_LNKDEN_HPD_MASK_OVERRIDE  = 0x00000001,\n} TMDS_TRANSMITTER_ENABLE_LNKDEN_HPD_MASK;\n\n \n\ntypedef enum TMDS_TRANSMITTER_CONTROL_PLL_ENABLE_HPD_MASK {\nTMDS_TRANSMITTER_HPD_NOT_OVERRIDE_PLL_ENABLE  = 0x00000000,\nTMDS_TRANSMITTER_HPD_OVERRIDE_PLL_ENABLE_ON_DISCON  = 0x00000001,\nTMDS_TRANSMITTER_HPD_OVERRIDE_PLL_ENABLE_ON_CON  = 0x00000002,\nTMDS_TRANSMITTER_HPD_OVERRIDE_PLL_ENABLE  = 0x00000003,\n} TMDS_TRANSMITTER_CONTROL_PLL_ENABLE_HPD_MASK;\n\n \n\ntypedef enum TMDS_TRANSMITTER_CONTROL_IDSCKSELA {\nTMDS_TRANSMITTER_IDSCKSELA_USE_IPIXCLK   = 0x00000000,\nTMDS_TRANSMITTER_IDSCKSELA_USE_IDCLK     = 0x00000001,\n} TMDS_TRANSMITTER_CONTROL_IDSCKSELA;\n\n \n\ntypedef enum TMDS_TRANSMITTER_CONTROL_IDSCKSELB {\nTMDS_TRANSMITTER_IDSCKSELB_USE_IPIXCLK   = 0x00000000,\nTMDS_TRANSMITTER_IDSCKSELB_USE_IDCLK     = 0x00000001,\n} TMDS_TRANSMITTER_CONTROL_IDSCKSELB;\n\n \n\ntypedef enum TMDS_TRANSMITTER_CONTROL_PLL_PWRUP_SEQ_EN {\nTMDS_TRANSMITTER_PLL_PWRUP_SEQ_DISABLE   = 0x00000000,\nTMDS_TRANSMITTER_PLL_PWRUP_SEQ_ENABLE    = 0x00000001,\n} TMDS_TRANSMITTER_CONTROL_PLL_PWRUP_SEQ_EN;\n\n \n\ntypedef enum TMDS_TRANSMITTER_CONTROL_PLL_RESET_HPD_MASK {\nTMDS_TRANSMITTER_PLL_NOT_RST_ON_HPD      = 0x00000000,\nTMDS_TRANSMITTER_PLL_RST_ON_HPD          = 0x00000001,\n} TMDS_TRANSMITTER_CONTROL_PLL_RESET_HPD_MASK;\n\n \n\ntypedef enum TMDS_TRANSMITTER_CONTROL_TMCLK_FROM_PADS {\nTMDS_TRANSMITTER_TMCLK_FROM_TMDS_TMCLK   = 0x00000000,\nTMDS_TRANSMITTER_TMCLK_FROM_PADS         = 0x00000001,\n} TMDS_TRANSMITTER_CONTROL_TMCLK_FROM_PADS;\n\n \n\ntypedef enum TMDS_TRANSMITTER_CONTROL_TDCLK_FROM_PADS {\nTMDS_TRANSMITTER_TDCLK_FROM_TMDS_TDCLK   = 0x00000000,\nTMDS_TRANSMITTER_TDCLK_FROM_PADS         = 0x00000001,\n} TMDS_TRANSMITTER_CONTROL_TDCLK_FROM_PADS;\n\n \n\ntypedef enum TMDS_TRANSMITTER_CONTROL_PLLSEL_OVERWRITE_EN {\nTMDS_TRANSMITTER_PLLSEL_BY_HW            = 0x00000000,\nTMDS_TRANSMITTER_PLLSEL_OVERWRITE_BY_SW  = 0x00000001,\n} TMDS_TRANSMITTER_CONTROL_PLLSEL_OVERWRITE_EN;\n\n \n\ntypedef enum TMDS_TRANSMITTER_CONTROL_BYPASS_PLLA {\nTMDS_TRANSMITTER_BYPASS_PLLA_COHERENT    = 0x00000000,\nTMDS_TRANSMITTER_BYPASS_PLLA_INCOHERENT  = 0x00000001,\n} TMDS_TRANSMITTER_CONTROL_BYPASS_PLLA;\n\n \n\ntypedef enum TMDS_TRANSMITTER_CONTROL_BYPASS_PLLB {\nTMDS_TRANSMITTER_BYPASS_PLLB_COHERENT    = 0x00000000,\nTMDS_TRANSMITTER_BYPASS_PLLB_INCOHERENT  = 0x00000001,\n} TMDS_TRANSMITTER_CONTROL_BYPASS_PLLB;\n\n \n\ntypedef enum TMDS_REG_TEST_OUTPUTA_CNTLA {\nTMDS_REG_TEST_OUTPUTA_CNTLA_OTDATA0      = 0x00000000,\nTMDS_REG_TEST_OUTPUTA_CNTLA_OTDATA1      = 0x00000001,\nTMDS_REG_TEST_OUTPUTA_CNTLA_OTDATA2      = 0x00000002,\nTMDS_REG_TEST_OUTPUTA_CNTLA_NA           = 0x00000003,\n} TMDS_REG_TEST_OUTPUTA_CNTLA;\n\n \n\ntypedef enum TMDS_REG_TEST_OUTPUTB_CNTLB {\nTMDS_REG_TEST_OUTPUTB_CNTLB_OTDATB0      = 0x00000000,\nTMDS_REG_TEST_OUTPUTB_CNTLB_OTDATB1      = 0x00000001,\nTMDS_REG_TEST_OUTPUTB_CNTLB_OTDATB2      = 0x00000002,\nTMDS_REG_TEST_OUTPUTB_CNTLB_NA           = 0x00000003,\n} TMDS_REG_TEST_OUTPUTB_CNTLB;\n\n \n\n \n\ntypedef enum DCP_GRPH_ENABLE {\nDCP_GRPH_ENABLE_FALSE                    = 0x00000000,\nDCP_GRPH_ENABLE_TRUE                     = 0x00000001,\n} DCP_GRPH_ENABLE;\n\n \n\ntypedef enum DCP_GRPH_KEYER_ALPHA_SEL {\nDCP_GRPH_KEYER_ALPHA_SEL_FALSE           = 0x00000000,\nDCP_GRPH_KEYER_ALPHA_SEL_TRUE            = 0x00000001,\n} DCP_GRPH_KEYER_ALPHA_SEL;\n\n \n\ntypedef enum DCP_GRPH_DEPTH {\nDCP_GRPH_DEPTH_8BPP                      = 0x00000000,\nDCP_GRPH_DEPTH_16BPP                     = 0x00000001,\nDCP_GRPH_DEPTH_32BPP                     = 0x00000002,\nDCP_GRPH_DEPTH_64BPP                     = 0x00000003,\n} DCP_GRPH_DEPTH;\n\n \n\ntypedef enum DCP_GRPH_NUM_BANKS {\nDCP_GRPH_NUM_BANKS_1BANK                 = 0x00000000,\nDCP_GRPH_NUM_BANKS_2BANK                 = 0x00000001,\nDCP_GRPH_NUM_BANKS_4BANK                 = 0x00000002,\nDCP_GRPH_NUM_BANKS_8BANK                 = 0x00000003,\nDCP_GRPH_NUM_BANKS_16BANK                = 0x00000004,\n} DCP_GRPH_NUM_BANKS;\n\n \n\ntypedef enum DCP_GRPH_NUM_PIPES {\nDCP_GRPH_NUM_PIPES_1PIPE                 = 0x00000000,\nDCP_GRPH_NUM_PIPES_2PIPE                 = 0x00000001,\nDCP_GRPH_NUM_PIPES_4PIPE                 = 0x00000002,\nDCP_GRPH_NUM_PIPES_8PIPE                 = 0x00000003,\n} DCP_GRPH_NUM_PIPES;\n\n \n\ntypedef enum DCP_GRPH_FORMAT {\nDCP_GRPH_FORMAT_8BPP                     = 0x00000000,\nDCP_GRPH_FORMAT_16BPP                    = 0x00000001,\nDCP_GRPH_FORMAT_32BPP                    = 0x00000002,\nDCP_GRPH_FORMAT_64BPP                    = 0x00000003,\n} DCP_GRPH_FORMAT;\n\n \n\ntypedef enum DCP_GRPH_ADDRESS_TRANSLATION_ENABLE {\nDCP_GRPH_ADDRESS_TRANSLATION_ENABLE_FALSE  = 0x00000000,\nDCP_GRPH_ADDRESS_TRANSLATION_ENABLE_TRUE  = 0x00000001,\n} DCP_GRPH_ADDRESS_TRANSLATION_ENABLE;\n\n \n\ntypedef enum DCP_GRPH_SW_MODE {\nDCP_GRPH_SW_MODE_0                       = 0x00000000,\nDCP_GRPH_SW_MODE_2                       = 0x00000002,\nDCP_GRPH_SW_MODE_3                       = 0x00000003,\nDCP_GRPH_SW_MODE_22                      = 0x00000016,\nDCP_GRPH_SW_MODE_23                      = 0x00000017,\nDCP_GRPH_SW_MODE_26                      = 0x0000001a,\nDCP_GRPH_SW_MODE_27                      = 0x0000001b,\nDCP_GRPH_SW_MODE_30                      = 0x0000001e,\nDCP_GRPH_SW_MODE_31                      = 0x0000001f,\n} DCP_GRPH_SW_MODE;\n\n \n\ntypedef enum DCP_GRPH_COLOR_EXPANSION_MODE {\nDCP_GRPH_COLOR_EXPANSION_MODE_DEXP       = 0x00000000,\nDCP_GRPH_COLOR_EXPANSION_MODE_ZEXP       = 0x00000001,\n} DCP_GRPH_COLOR_EXPANSION_MODE;\n\n \n\ntypedef enum DCP_GRPH_LUT_10BIT_BYPASS_EN {\nDCP_GRPH_LUT_10BIT_BYPASS_EN_FALSE       = 0x00000000,\nDCP_GRPH_LUT_10BIT_BYPASS_EN_TRUE        = 0x00000001,\n} DCP_GRPH_LUT_10BIT_BYPASS_EN;\n\n \n\ntypedef enum DCP_GRPH_LUT_10BIT_BYPASS_DBL_BUF_EN {\nDCP_GRPH_LUT_10BIT_BYPASS_DBL_BUF_EN_FALSE  = 0x00000000,\nDCP_GRPH_LUT_10BIT_BYPASS_DBL_BUF_EN_TRUE  = 0x00000001,\n} DCP_GRPH_LUT_10BIT_BYPASS_DBL_BUF_EN;\n\n \n\ntypedef enum DCP_GRPH_ENDIAN_SWAP {\nDCP_GRPH_ENDIAN_SWAP_NONE                = 0x00000000,\nDCP_GRPH_ENDIAN_SWAP_8IN16               = 0x00000001,\nDCP_GRPH_ENDIAN_SWAP_8IN32               = 0x00000002,\nDCP_GRPH_ENDIAN_SWAP_8IN64               = 0x00000003,\n} DCP_GRPH_ENDIAN_SWAP;\n\n \n\ntypedef enum DCP_GRPH_RED_CROSSBAR {\nDCP_GRPH_RED_CROSSBAR_FROM_R             = 0x00000000,\nDCP_GRPH_RED_CROSSBAR_FROM_G             = 0x00000001,\nDCP_GRPH_RED_CROSSBAR_FROM_B             = 0x00000002,\nDCP_GRPH_RED_CROSSBAR_FROM_A             = 0x00000003,\n} DCP_GRPH_RED_CROSSBAR;\n\n \n\ntypedef enum DCP_GRPH_GREEN_CROSSBAR {\nDCP_GRPH_GREEN_CROSSBAR_FROM_G           = 0x00000000,\nDCP_GRPH_GREEN_CROSSBAR_FROM_B           = 0x00000001,\nDCP_GRPH_GREEN_CROSSBAR_FROM_A           = 0x00000002,\nDCP_GRPH_GREEN_CROSSBAR_FROM_R           = 0x00000003,\n} DCP_GRPH_GREEN_CROSSBAR;\n\n \n\ntypedef enum DCP_GRPH_BLUE_CROSSBAR {\nDCP_GRPH_BLUE_CROSSBAR_FROM_B            = 0x00000000,\nDCP_GRPH_BLUE_CROSSBAR_FROM_A            = 0x00000001,\nDCP_GRPH_BLUE_CROSSBAR_FROM_R            = 0x00000002,\nDCP_GRPH_BLUE_CROSSBAR_FROM_G            = 0x00000003,\n} DCP_GRPH_BLUE_CROSSBAR;\n\n \n\ntypedef enum DCP_GRPH_ALPHA_CROSSBAR {\nDCP_GRPH_ALPHA_CROSSBAR_FROM_A           = 0x00000000,\nDCP_GRPH_ALPHA_CROSSBAR_FROM_R           = 0x00000001,\nDCP_GRPH_ALPHA_CROSSBAR_FROM_G           = 0x00000002,\nDCP_GRPH_ALPHA_CROSSBAR_FROM_B           = 0x00000003,\n} DCP_GRPH_ALPHA_CROSSBAR;\n\n \n\ntypedef enum DCP_GRPH_PRIMARY_DFQ_ENABLE {\nDCP_GRPH_PRIMARY_DFQ_ENABLE_FALSE        = 0x00000000,\nDCP_GRPH_PRIMARY_DFQ_ENABLE_TRUE         = 0x00000001,\n} DCP_GRPH_PRIMARY_DFQ_ENABLE;\n\n \n\ntypedef enum DCP_GRPH_SECONDARY_DFQ_ENABLE {\nDCP_GRPH_SECONDARY_DFQ_ENABLE_FALSE      = 0x00000000,\nDCP_GRPH_SECONDARY_DFQ_ENABLE_TRUE       = 0x00000001,\n} DCP_GRPH_SECONDARY_DFQ_ENABLE;\n\n \n\ntypedef enum DCP_GRPH_INPUT_GAMMA_MODE {\nDCP_GRPH_INPUT_GAMMA_MODE_LUT            = 0x00000000,\nDCP_GRPH_INPUT_GAMMA_MODE_BYPASS         = 0x00000001,\n} DCP_GRPH_INPUT_GAMMA_MODE;\n\n \n\ntypedef enum DCP_GRPH_MODE_UPDATE_PENDING {\nDCP_GRPH_MODE_UPDATE_PENDING_FALSE       = 0x00000000,\nDCP_GRPH_MODE_UPDATE_PENDING_TRUE        = 0x00000001,\n} DCP_GRPH_MODE_UPDATE_PENDING;\n\n \n\ntypedef enum DCP_GRPH_MODE_UPDATE_TAKEN {\nDCP_GRPH_MODE_UPDATE_TAKEN_FALSE         = 0x00000000,\nDCP_GRPH_MODE_UPDATE_TAKEN_TRUE          = 0x00000001,\n} DCP_GRPH_MODE_UPDATE_TAKEN;\n\n \n\ntypedef enum DCP_GRPH_SURFACE_UPDATE_PENDING {\nDCP_GRPH_SURFACE_UPDATE_PENDING_FALSE    = 0x00000000,\nDCP_GRPH_SURFACE_UPDATE_PENDING_TRUE     = 0x00000001,\n} DCP_GRPH_SURFACE_UPDATE_PENDING;\n\n \n\ntypedef enum DCP_GRPH_SURFACE_UPDATE_TAKEN {\nDCP_GRPH_SURFACE_UPDATE_TAKEN_FALSE      = 0x00000000,\nDCP_GRPH_SURFACE_UPDATE_TAKEN_TRUE       = 0x00000001,\n} DCP_GRPH_SURFACE_UPDATE_TAKEN;\n\n \n\ntypedef enum DCP_GRPH_SURFACE_XDMA_PENDING_ENABLE {\nDCP_GRPH_SURFACE_XDMA_PENDING_ENABLE_FALSE = 0x00000000,\nDCP_GRPH_SURFACE_XDMA_PENDING_ENABLE_TRUE = 0x00000001,\n} DCP_GRPH_SURFACE_XDMA_PENDING_ENABLE;\n\n \n\ntypedef enum DCP_GRPH_UPDATE_LOCK {\nDCP_GRPH_UPDATE_LOCK_FALSE               = 0x00000000,\nDCP_GRPH_UPDATE_LOCK_TRUE                = 0x00000001,\n} DCP_GRPH_UPDATE_LOCK;\n\n \n\ntypedef enum DCP_GRPH_SURFACE_IGNORE_UPDATE_LOCK {\nDCP_GRPH_SURFACE_IGNORE_UPDATE_LOCK_FALSE  = 0x00000000,\nDCP_GRPH_SURFACE_IGNORE_UPDATE_LOCK_TRUE  = 0x00000001,\n} DCP_GRPH_SURFACE_IGNORE_UPDATE_LOCK;\n\n \n\ntypedef enum DCP_GRPH_MODE_DISABLE_MULTIPLE_UPDATE {\nDCP_GRPH_MODE_DISABLE_MULTIPLE_UPDATE_FALSE  = 0x00000000,\nDCP_GRPH_MODE_DISABLE_MULTIPLE_UPDATE_TRUE  = 0x00000001,\n} DCP_GRPH_MODE_DISABLE_MULTIPLE_UPDATE;\n\n \n\ntypedef enum DCP_GRPH_SURFACE_DISABLE_MULTIPLE_UPDATE {\nDCP_GRPH_SURFACE_DISABLE_MULTIPLE_UPDATE_FALSE  = 0x00000000,\nDCP_GRPH_SURFACE_DISABLE_MULTIPLE_UPDATE_TRUE  = 0x00000001,\n} DCP_GRPH_SURFACE_DISABLE_MULTIPLE_UPDATE;\n\n \n\ntypedef enum DCP_GRPH_SURFACE_UPDATE_H_RETRACE_EN {\nDCP_GRPH_SURFACE_UPDATE_H_RETRACE_EN_FALSE  = 0x00000000,\nDCP_GRPH_SURFACE_UPDATE_H_RETRACE_EN_TRUE  = 0x00000001,\n} DCP_GRPH_SURFACE_UPDATE_H_RETRACE_EN;\n\n \n\ntypedef enum DCP_GRPH_XDMA_SUPER_AA_EN {\nDCP_GRPH_XDMA_SUPER_AA_EN_FALSE          = 0x00000000,\nDCP_GRPH_XDMA_SUPER_AA_EN_TRUE           = 0x00000001,\n} DCP_GRPH_XDMA_SUPER_AA_EN;\n\n \n\ntypedef enum DCP_GRPH_DFQ_RESET {\nDCP_GRPH_DFQ_RESET_FALSE                 = 0x00000000,\nDCP_GRPH_DFQ_RESET_TRUE                  = 0x00000001,\n} DCP_GRPH_DFQ_RESET;\n\n \n\ntypedef enum DCP_GRPH_DFQ_SIZE {\nDCP_GRPH_DFQ_SIZE_DEEP1                  = 0x00000000,\nDCP_GRPH_DFQ_SIZE_DEEP2                  = 0x00000001,\nDCP_GRPH_DFQ_SIZE_DEEP3                  = 0x00000002,\nDCP_GRPH_DFQ_SIZE_DEEP4                  = 0x00000003,\nDCP_GRPH_DFQ_SIZE_DEEP5                  = 0x00000004,\nDCP_GRPH_DFQ_SIZE_DEEP6                  = 0x00000005,\nDCP_GRPH_DFQ_SIZE_DEEP7                  = 0x00000006,\nDCP_GRPH_DFQ_SIZE_DEEP8                  = 0x00000007,\n} DCP_GRPH_DFQ_SIZE;\n\n \n\ntypedef enum DCP_GRPH_DFQ_MIN_FREE_ENTRIES {\nDCP_GRPH_DFQ_MIN_FREE_ENTRIES_1          = 0x00000000,\nDCP_GRPH_DFQ_MIN_FREE_ENTRIES_2          = 0x00000001,\nDCP_GRPH_DFQ_MIN_FREE_ENTRIES_3          = 0x00000002,\nDCP_GRPH_DFQ_MIN_FREE_ENTRIES_4          = 0x00000003,\nDCP_GRPH_DFQ_MIN_FREE_ENTRIES_5          = 0x00000004,\nDCP_GRPH_DFQ_MIN_FREE_ENTRIES_6          = 0x00000005,\nDCP_GRPH_DFQ_MIN_FREE_ENTRIES_7          = 0x00000006,\nDCP_GRPH_DFQ_MIN_FREE_ENTRIES_8          = 0x00000007,\n} DCP_GRPH_DFQ_MIN_FREE_ENTRIES;\n\n \n\ntypedef enum DCP_GRPH_DFQ_RESET_ACK {\nDCP_GRPH_DFQ_RESET_ACK_FALSE             = 0x00000000,\nDCP_GRPH_DFQ_RESET_ACK_TRUE              = 0x00000001,\n} DCP_GRPH_DFQ_RESET_ACK;\n\n \n\ntypedef enum DCP_GRPH_PFLIP_INT_CLEAR {\nDCP_GRPH_PFLIP_INT_CLEAR_FALSE           = 0x00000000,\nDCP_GRPH_PFLIP_INT_CLEAR_TRUE            = 0x00000001,\n} DCP_GRPH_PFLIP_INT_CLEAR;\n\n \n\ntypedef enum DCP_GRPH_PFLIP_INT_MASK {\nDCP_GRPH_PFLIP_INT_MASK_FALSE            = 0x00000000,\nDCP_GRPH_PFLIP_INT_MASK_TRUE             = 0x00000001,\n} DCP_GRPH_PFLIP_INT_MASK;\n\n \n\ntypedef enum DCP_GRPH_PFLIP_INT_TYPE {\nDCP_GRPH_PFLIP_INT_TYPE_LEGACY_LEVEL     = 0x00000000,\nDCP_GRPH_PFLIP_INT_TYPE_PULSE            = 0x00000001,\n} DCP_GRPH_PFLIP_INT_TYPE;\n\n \n\ntypedef enum DCP_GRPH_PRESCALE_SELECT {\nDCP_GRPH_PRESCALE_SELECT_FIXED           = 0x00000000,\nDCP_GRPH_PRESCALE_SELECT_FLOATING        = 0x00000001,\n} DCP_GRPH_PRESCALE_SELECT;\n\n \n\ntypedef enum DCP_GRPH_PRESCALE_R_SIGN {\nDCP_GRPH_PRESCALE_R_SIGN_UNSIGNED        = 0x00000000,\nDCP_GRPH_PRESCALE_R_SIGN_SIGNED          = 0x00000001,\n} DCP_GRPH_PRESCALE_R_SIGN;\n\n \n\ntypedef enum DCP_GRPH_PRESCALE_G_SIGN {\nDCP_GRPH_PRESCALE_G_SIGN_UNSIGNED        = 0x00000000,\nDCP_GRPH_PRESCALE_G_SIGN_SIGNED          = 0x00000001,\n} DCP_GRPH_PRESCALE_G_SIGN;\n\n \n\ntypedef enum DCP_GRPH_PRESCALE_B_SIGN {\nDCP_GRPH_PRESCALE_B_SIGN_UNSIGNED        = 0x00000000,\nDCP_GRPH_PRESCALE_B_SIGN_SIGNED          = 0x00000001,\n} DCP_GRPH_PRESCALE_B_SIGN;\n\n \n\ntypedef enum DCP_GRPH_PRESCALE_BYPASS {\nDCP_GRPH_PRESCALE_BYPASS_FALSE           = 0x00000000,\nDCP_GRPH_PRESCALE_BYPASS_TRUE            = 0x00000001,\n} DCP_GRPH_PRESCALE_BYPASS;\n\n \n\ntypedef enum DCP_INPUT_CSC_GRPH_MODE {\nDCP_INPUT_CSC_GRPH_MODE_BYPASS           = 0x00000000,\nDCP_INPUT_CSC_GRPH_MODE_INPUT_CSC_COEF   = 0x00000001,\nDCP_INPUT_CSC_GRPH_MODE_SHARED_COEF      = 0x00000002,\nDCP_INPUT_CSC_GRPH_MODE_RESERVED         = 0x00000003,\n} DCP_INPUT_CSC_GRPH_MODE;\n\n \n\ntypedef enum DCP_OUTPUT_CSC_GRPH_MODE {\nDCP_OUTPUT_CSC_GRPH_MODE_BYPASS          = 0x00000000,\nDCP_OUTPUT_CSC_GRPH_MODE_RGB             = 0x00000001,\nDCP_OUTPUT_CSC_GRPH_MODE_YCBCR601        = 0x00000002,\nDCP_OUTPUT_CSC_GRPH_MODE_YCBCR709        = 0x00000003,\nDCP_OUTPUT_CSC_GRPH_MODE_OUTPUT_CSC_COEF  = 0x00000004,\nDCP_OUTPUT_CSC_GRPH_MODE_SHARED_COEF     = 0x00000005,\nDCP_OUTPUT_CSC_GRPH_MODE_RESERVED0       = 0x00000006,\nDCP_OUTPUT_CSC_GRPH_MODE_RESERVED1       = 0x00000007,\n} DCP_OUTPUT_CSC_GRPH_MODE;\n\n \n\ntypedef enum DCP_DENORM_MODE {\nDCP_DENORM_MODE_UNITY                    = 0x00000000,\nDCP_DENORM_MODE_6BIT                     = 0x00000001,\nDCP_DENORM_MODE_8BIT                     = 0x00000002,\nDCP_DENORM_MODE_10BIT                    = 0x00000003,\nDCP_DENORM_MODE_11BIT                    = 0x00000004,\nDCP_DENORM_MODE_12BIT                    = 0x00000005,\nDCP_DENORM_MODE_RESERVED0                = 0x00000006,\nDCP_DENORM_MODE_RESERVED1                = 0x00000007,\n} DCP_DENORM_MODE;\n\n \n\ntypedef enum DCP_DENORM_14BIT_OUT {\nDCP_DENORM_14BIT_OUT_FALSE               = 0x00000000,\nDCP_DENORM_14BIT_OUT_TRUE                = 0x00000001,\n} DCP_DENORM_14BIT_OUT;\n\n \n\ntypedef enum DCP_OUT_ROUND_TRUNC_MODE {\nDCP_OUT_ROUND_TRUNC_MODE_TRUNCATE_12     = 0x00000000,\nDCP_OUT_ROUND_TRUNC_MODE_TRUNCATE_11     = 0x00000001,\nDCP_OUT_ROUND_TRUNC_MODE_TRUNCATE_10     = 0x00000002,\nDCP_OUT_ROUND_TRUNC_MODE_TRUNCATE_9      = 0x00000003,\nDCP_OUT_ROUND_TRUNC_MODE_TRUNCATE_8      = 0x00000004,\nDCP_OUT_ROUND_TRUNC_MODE_TRUNCATE_RESERVED  = 0x00000005,\nDCP_OUT_ROUND_TRUNC_MODE_TRUNCATE_14     = 0x00000006,\nDCP_OUT_ROUND_TRUNC_MODE_TRUNCATE_13     = 0x00000007,\nDCP_OUT_ROUND_TRUNC_MODE_ROUND_12        = 0x00000008,\nDCP_OUT_ROUND_TRUNC_MODE_ROUND_11        = 0x00000009,\nDCP_OUT_ROUND_TRUNC_MODE_ROUND_10        = 0x0000000a,\nDCP_OUT_ROUND_TRUNC_MODE_ROUND_9         = 0x0000000b,\nDCP_OUT_ROUND_TRUNC_MODE_ROUND_8         = 0x0000000c,\nDCP_OUT_ROUND_TRUNC_MODE_ROUND_RESERVED  = 0x0000000d,\nDCP_OUT_ROUND_TRUNC_MODE_ROUND_14        = 0x0000000e,\nDCP_OUT_ROUND_TRUNC_MODE_ROUND_13        = 0x0000000f,\n} DCP_OUT_ROUND_TRUNC_MODE;\n\n \n\ntypedef enum DCP_KEY_MODE {\nDCP_KEY_MODE_ALPHA0                      = 0x00000000,\nDCP_KEY_MODE_ALPHA1                      = 0x00000001,\nDCP_KEY_MODE_IN_RANGE_ALPHA1             = 0x00000002,\nDCP_KEY_MODE_IN_RANGE_ALPHA0             = 0x00000003,\n} DCP_KEY_MODE;\n\n \n\ntypedef enum DCP_GRPH_DEGAMMA_MODE {\nDCP_GRPH_DEGAMMA_MODE_BYPASS             = 0x00000000,\nDCP_GRPH_DEGAMMA_MODE_ROMA               = 0x00000001,\nDCP_GRPH_DEGAMMA_MODE_ROMB               = 0x00000002,\nDCP_GRPH_DEGAMMA_MODE_RESERVED           = 0x00000003,\n} DCP_GRPH_DEGAMMA_MODE;\n\n \n\ntypedef enum DCP_CURSOR_DEGAMMA_MODE {\nDCP_CURSOR_DEGAMMA_MODE_BYPASS           = 0x00000000,\nDCP_CURSOR_DEGAMMA_MODE_ROMA             = 0x00000001,\nDCP_CURSOR_DEGAMMA_MODE_ROMB             = 0x00000002,\nDCP_CURSOR_DEGAMMA_MODE_RESERVED         = 0x00000003,\n} DCP_CURSOR_DEGAMMA_MODE;\n\n \n\ntypedef enum DCP_GRPH_GAMUT_REMAP_MODE {\nDCP_GRPH_GAMUT_REMAP_MODE_BYPASS         = 0x00000000,\nDCP_GRPH_GAMUT_REMAP_MODE_ROMA           = 0x00000001,\nDCP_GRPH_GAMUT_REMAP_MODE_ROMB           = 0x00000002,\nDCP_GRPH_GAMUT_REMAP_MODE_RESERVED       = 0x00000003,\n} DCP_GRPH_GAMUT_REMAP_MODE;\n\n \n\ntypedef enum DCP_SPATIAL_DITHER_EN {\nDCP_SPATIAL_DITHER_EN_FALSE              = 0x00000000,\nDCP_SPATIAL_DITHER_EN_TRUE               = 0x00000001,\n} DCP_SPATIAL_DITHER_EN;\n\n \n\ntypedef enum DCP_SPATIAL_DITHER_MODE {\nDCP_SPATIAL_DITHER_MODE_BYPASS           = 0x00000000,\nDCP_SPATIAL_DITHER_MODE_ROMA             = 0x00000001,\nDCP_SPATIAL_DITHER_MODE_ROMB             = 0x00000002,\nDCP_SPATIAL_DITHER_MODE_RESERVED         = 0x00000003,\n} DCP_SPATIAL_DITHER_MODE;\n\n \n\ntypedef enum DCP_SPATIAL_DITHER_DEPTH {\nDCP_SPATIAL_DITHER_DEPTH_30BPP           = 0x00000000,\nDCP_SPATIAL_DITHER_DEPTH_24BPP           = 0x00000001,\nDCP_SPATIAL_DITHER_DEPTH_36BPP           = 0x00000002,\nDCP_SPATIAL_DITHER_DEPTH_UNDEFINED       = 0x00000003,\n} DCP_SPATIAL_DITHER_DEPTH;\n\n \n\ntypedef enum DCP_FRAME_RANDOM_ENABLE {\nDCP_FRAME_RANDOM_ENABLE_FALSE            = 0x00000000,\nDCP_FRAME_RANDOM_ENABLE_TRUE             = 0x00000001,\n} DCP_FRAME_RANDOM_ENABLE;\n\n \n\ntypedef enum DCP_RGB_RANDOM_ENABLE {\nDCP_RGB_RANDOM_ENABLE_FALSE              = 0x00000000,\nDCP_RGB_RANDOM_ENABLE_TRUE               = 0x00000001,\n} DCP_RGB_RANDOM_ENABLE;\n\n \n\ntypedef enum DCP_HIGHPASS_RANDOM_ENABLE {\nDCP_HIGHPASS_RANDOM_ENABLE_FALSE         = 0x00000000,\nDCP_HIGHPASS_RANDOM_ENABLE_TRUE          = 0x00000001,\n} DCP_HIGHPASS_RANDOM_ENABLE;\n\n \n\ntypedef enum DCP_CURSOR_EN {\nDCP_CURSOR_EN_FALSE                      = 0x00000000,\nDCP_CURSOR_EN_TRUE                       = 0x00000001,\n} DCP_CURSOR_EN;\n\n \n\ntypedef enum DCP_CUR_INV_TRANS_CLAMP {\nDCP_CUR_INV_TRANS_CLAMP_FALSE            = 0x00000000,\nDCP_CUR_INV_TRANS_CLAMP_TRUE             = 0x00000001,\n} DCP_CUR_INV_TRANS_CLAMP;\n\n \n\ntypedef enum DCP_CURSOR_MODE {\nDCP_CURSOR_MODE_MONO_2BPP                = 0x00000000,\nDCP_CURSOR_MODE_24BPP_1BIT               = 0x00000001,\nDCP_CURSOR_MODE_24BPP_8BIT_PREMULTI      = 0x00000002,\nDCP_CURSOR_MODE_24BPP_8BIT_UNPREMULTI    = 0x00000003,\n} DCP_CURSOR_MODE;\n\n \n\ntypedef enum DCP_CURSOR_MAX_OUTSTANDING_GROUP_NUM {\nDCP_CURSOR_MAX_OUTSTANDING_GROUP_NUM_ONE  = 0x00000000,\nDCP_CURSOR_MAX_OUTSTANDING_GROUP_NUM_TWO  = 0x00000001,\n} DCP_CURSOR_MAX_OUTSTANDING_GROUP_NUM;\n\n \n\ntypedef enum DCP_CURSOR_2X_MAGNIFY {\nDCP_CURSOR_2X_MAGNIFY_FALSE              = 0x00000000,\nDCP_CURSOR_2X_MAGNIFY_TRUE               = 0x00000001,\n} DCP_CURSOR_2X_MAGNIFY;\n\n \n\ntypedef enum DCP_CURSOR_FORCE_MC_ON {\nDCP_CURSOR_FORCE_MC_ON_FALSE             = 0x00000000,\nDCP_CURSOR_FORCE_MC_ON_TRUE              = 0x00000001,\n} DCP_CURSOR_FORCE_MC_ON;\n\n \n\ntypedef enum DCP_CURSOR_URGENT_CONTROL {\nDCP_CURSOR_URGENT_CONTROL_MODE_0         = 0x00000000,\nDCP_CURSOR_URGENT_CONTROL_MODE_1         = 0x00000001,\nDCP_CURSOR_URGENT_CONTROL_MODE_2         = 0x00000002,\nDCP_CURSOR_URGENT_CONTROL_MODE_3         = 0x00000003,\nDCP_CURSOR_URGENT_CONTROL_MODE_4         = 0x00000004,\n} DCP_CURSOR_URGENT_CONTROL;\n\n \n\ntypedef enum DCP_CURSOR_UPDATE_PENDING {\nDCP_CURSOR_UPDATE_PENDING_FALSE          = 0x00000000,\nDCP_CURSOR_UPDATE_PENDING_TRUE           = 0x00000001,\n} DCP_CURSOR_UPDATE_PENDING;\n\n \n\ntypedef enum DCP_CURSOR_UPDATE_TAKEN {\nDCP_CURSOR_UPDATE_TAKEN_FALSE            = 0x00000000,\nDCP_CURSOR_UPDATE_TAKEN_TRUE             = 0x00000001,\n} DCP_CURSOR_UPDATE_TAKEN;\n\n \n\ntypedef enum DCP_CURSOR_UPDATE_LOCK {\nDCP_CURSOR_UPDATE_LOCK_FALSE             = 0x00000000,\nDCP_CURSOR_UPDATE_LOCK_TRUE              = 0x00000001,\n} DCP_CURSOR_UPDATE_LOCK;\n\n \n\ntypedef enum DCP_CURSOR_DISABLE_MULTIPLE_UPDATE {\nDCP_CURSOR_DISABLE_MULTIPLE_UPDATE_FALSE  = 0x00000000,\nDCP_CURSOR_DISABLE_MULTIPLE_UPDATE_TRUE  = 0x00000001,\n} DCP_CURSOR_DISABLE_MULTIPLE_UPDATE;\n\n \n\ntypedef enum DCP_CURSOR_UPDATE_STEREO_MODE {\nDCP_CURSOR_UPDATE_STEREO_MODE_BOTH       = 0x00000000,\nDCP_CURSOR_UPDATE_STEREO_MODE_SECONDARY_ONLY  = 0x00000001,\nDCP_CURSOR_UPDATE_STEREO_MODE_UNDEFINED  = 0x00000002,\nDCP_CURSOR_UPDATE_STEREO_MODE_PRIMARY_ONLY  = 0x00000003,\n} DCP_CURSOR_UPDATE_STEREO_MODE;\n\n \n\ntypedef enum DCP_CUR2_INV_TRANS_CLAMP {\nDCP_CUR2_INV_TRANS_CLAMP_FALSE           = 0x00000000,\nDCP_CUR2_INV_TRANS_CLAMP_TRUE            = 0x00000001,\n} DCP_CUR2_INV_TRANS_CLAMP;\n\n \n\ntypedef enum DCP_CUR_REQUEST_FILTER_DIS {\nDCP_CUR_REQUEST_FILTER_DIS_FALSE         = 0x00000000,\nDCP_CUR_REQUEST_FILTER_DIS_TRUE          = 0x00000001,\n} DCP_CUR_REQUEST_FILTER_DIS;\n\n \n\ntypedef enum DCP_CURSOR_STEREO_EN {\nDCP_CURSOR_STEREO_EN_FALSE               = 0x00000000,\nDCP_CURSOR_STEREO_EN_TRUE                = 0x00000001,\n} DCP_CURSOR_STEREO_EN;\n\n \n\ntypedef enum DCP_CURSOR_STEREO_OFFSET_YNX {\nDCP_CURSOR_STEREO_OFFSET_YNX_X_POSITION  = 0x00000000,\nDCP_CURSOR_STEREO_OFFSET_YNX_Y_POSITION  = 0x00000001,\n} DCP_CURSOR_STEREO_OFFSET_YNX;\n\n \n\ntypedef enum DCP_DC_LUT_RW_MODE {\nDCP_DC_LUT_RW_MODE_256_ENTRY             = 0x00000000,\nDCP_DC_LUT_RW_MODE_PWL                   = 0x00000001,\n} DCP_DC_LUT_RW_MODE;\n\n \n\ntypedef enum DCP_DC_LUT_VGA_ACCESS_ENABLE {\nDCP_DC_LUT_VGA_ACCESS_ENABLE_FALSE       = 0x00000000,\nDCP_DC_LUT_VGA_ACCESS_ENABLE_TRUE        = 0x00000001,\n} DCP_DC_LUT_VGA_ACCESS_ENABLE;\n\n \n\ntypedef enum DCP_DC_LUT_AUTOFILL {\nDCP_DC_LUT_AUTOFILL_FALSE                = 0x00000000,\nDCP_DC_LUT_AUTOFILL_TRUE                 = 0x00000001,\n} DCP_DC_LUT_AUTOFILL;\n\n \n\ntypedef enum DCP_DC_LUT_AUTOFILL_DONE {\nDCP_DC_LUT_AUTOFILL_DONE_FALSE           = 0x00000000,\nDCP_DC_LUT_AUTOFILL_DONE_TRUE            = 0x00000001,\n} DCP_DC_LUT_AUTOFILL_DONE;\n\n \n\ntypedef enum DCP_DC_LUT_INC_B {\nDCP_DC_LUT_INC_B_NA                      = 0x00000000,\nDCP_DC_LUT_INC_B_2                       = 0x00000001,\nDCP_DC_LUT_INC_B_4                       = 0x00000002,\nDCP_DC_LUT_INC_B_8                       = 0x00000003,\nDCP_DC_LUT_INC_B_16                      = 0x00000004,\nDCP_DC_LUT_INC_B_32                      = 0x00000005,\nDCP_DC_LUT_INC_B_64                      = 0x00000006,\nDCP_DC_LUT_INC_B_128                     = 0x00000007,\nDCP_DC_LUT_INC_B_256                     = 0x00000008,\nDCP_DC_LUT_INC_B_512                     = 0x00000009,\n} DCP_DC_LUT_INC_B;\n\n \n\ntypedef enum DCP_DC_LUT_DATA_B_SIGNED_EN {\nDCP_DC_LUT_DATA_B_SIGNED_EN_FALSE        = 0x00000000,\nDCP_DC_LUT_DATA_B_SIGNED_EN_TRUE         = 0x00000001,\n} DCP_DC_LUT_DATA_B_SIGNED_EN;\n\n \n\ntypedef enum DCP_DC_LUT_DATA_B_FLOAT_POINT_EN {\nDCP_DC_LUT_DATA_B_FLOAT_POINT_EN_FALSE   = 0x00000000,\nDCP_DC_LUT_DATA_B_FLOAT_POINT_EN_TRUE    = 0x00000001,\n} DCP_DC_LUT_DATA_B_FLOAT_POINT_EN;\n\n \n\ntypedef enum DCP_DC_LUT_DATA_B_FORMAT {\nDCP_DC_LUT_DATA_B_FORMAT_U0P10           = 0x00000000,\nDCP_DC_LUT_DATA_B_FORMAT_S1P10           = 0x00000001,\nDCP_DC_LUT_DATA_B_FORMAT_U1P11           = 0x00000002,\nDCP_DC_LUT_DATA_B_FORMAT_U0P12           = 0x00000003,\n} DCP_DC_LUT_DATA_B_FORMAT;\n\n \n\ntypedef enum DCP_DC_LUT_INC_G {\nDCP_DC_LUT_INC_G_NA                      = 0x00000000,\nDCP_DC_LUT_INC_G_2                       = 0x00000001,\nDCP_DC_LUT_INC_G_4                       = 0x00000002,\nDCP_DC_LUT_INC_G_8                       = 0x00000003,\nDCP_DC_LUT_INC_G_16                      = 0x00000004,\nDCP_DC_LUT_INC_G_32                      = 0x00000005,\nDCP_DC_LUT_INC_G_64                      = 0x00000006,\nDCP_DC_LUT_INC_G_128                     = 0x00000007,\nDCP_DC_LUT_INC_G_256                     = 0x00000008,\nDCP_DC_LUT_INC_G_512                     = 0x00000009,\n} DCP_DC_LUT_INC_G;\n\n \n\ntypedef enum DCP_DC_LUT_DATA_G_SIGNED_EN {\nDCP_DC_LUT_DATA_G_SIGNED_EN_FALSE        = 0x00000000,\nDCP_DC_LUT_DATA_G_SIGNED_EN_TRUE         = 0x00000001,\n} DCP_DC_LUT_DATA_G_SIGNED_EN;\n\n \n\ntypedef enum DCP_DC_LUT_DATA_G_FLOAT_POINT_EN {\nDCP_DC_LUT_DATA_G_FLOAT_POINT_EN_FALSE   = 0x00000000,\nDCP_DC_LUT_DATA_G_FLOAT_POINT_EN_TRUE    = 0x00000001,\n} DCP_DC_LUT_DATA_G_FLOAT_POINT_EN;\n\n \n\ntypedef enum DCP_DC_LUT_DATA_G_FORMAT {\nDCP_DC_LUT_DATA_G_FORMAT_U0P10           = 0x00000000,\nDCP_DC_LUT_DATA_G_FORMAT_S1P10           = 0x00000001,\nDCP_DC_LUT_DATA_G_FORMAT_U1P11           = 0x00000002,\nDCP_DC_LUT_DATA_G_FORMAT_U0P12           = 0x00000003,\n} DCP_DC_LUT_DATA_G_FORMAT;\n\n \n\ntypedef enum DCP_DC_LUT_INC_R {\nDCP_DC_LUT_INC_R_NA                      = 0x00000000,\nDCP_DC_LUT_INC_R_2                       = 0x00000001,\nDCP_DC_LUT_INC_R_4                       = 0x00000002,\nDCP_DC_LUT_INC_R_8                       = 0x00000003,\nDCP_DC_LUT_INC_R_16                      = 0x00000004,\nDCP_DC_LUT_INC_R_32                      = 0x00000005,\nDCP_DC_LUT_INC_R_64                      = 0x00000006,\nDCP_DC_LUT_INC_R_128                     = 0x00000007,\nDCP_DC_LUT_INC_R_256                     = 0x00000008,\nDCP_DC_LUT_INC_R_512                     = 0x00000009,\n} DCP_DC_LUT_INC_R;\n\n \n\ntypedef enum DCP_DC_LUT_DATA_R_SIGNED_EN {\nDCP_DC_LUT_DATA_R_SIGNED_EN_FALSE        = 0x00000000,\nDCP_DC_LUT_DATA_R_SIGNED_EN_TRUE         = 0x00000001,\n} DCP_DC_LUT_DATA_R_SIGNED_EN;\n\n \n\ntypedef enum DCP_DC_LUT_DATA_R_FLOAT_POINT_EN {\nDCP_DC_LUT_DATA_R_FLOAT_POINT_EN_FALSE   = 0x00000000,\nDCP_DC_LUT_DATA_R_FLOAT_POINT_EN_TRUE    = 0x00000001,\n} DCP_DC_LUT_DATA_R_FLOAT_POINT_EN;\n\n \n\ntypedef enum DCP_DC_LUT_DATA_R_FORMAT {\nDCP_DC_LUT_DATA_R_FORMAT_U0P10           = 0x00000000,\nDCP_DC_LUT_DATA_R_FORMAT_S1P10           = 0x00000001,\nDCP_DC_LUT_DATA_R_FORMAT_U1P11           = 0x00000002,\nDCP_DC_LUT_DATA_R_FORMAT_U0P12           = 0x00000003,\n} DCP_DC_LUT_DATA_R_FORMAT;\n\n \n\ntypedef enum DCP_CRC_ENABLE {\nDCP_CRC_ENABLE_FALSE                     = 0x00000000,\nDCP_CRC_ENABLE_TRUE                      = 0x00000001,\n} DCP_CRC_ENABLE;\n\n \n\ntypedef enum DCP_CRC_SOURCE_SEL {\nDCP_CRC_SOURCE_SEL_OUTPUT_PIX            = 0x00000000,\nDCP_CRC_SOURCE_SEL_INPUT_L32             = 0x00000001,\nDCP_CRC_SOURCE_SEL_INPUT_H32             = 0x00000002,\nDCP_CRC_SOURCE_SEL_OUTPUT_CNTL           = 0x00000004,\n} DCP_CRC_SOURCE_SEL;\n\n \n\ntypedef enum DCP_CRC_LINE_SEL {\nDCP_CRC_LINE_SEL_RESERVED                = 0x00000000,\nDCP_CRC_LINE_SEL_EVEN                    = 0x00000001,\nDCP_CRC_LINE_SEL_ODD                     = 0x00000002,\nDCP_CRC_LINE_SEL_BOTH                    = 0x00000003,\n} DCP_CRC_LINE_SEL;\n\n \n\ntypedef enum DCP_GRPH_FLIP_RATE {\nDCP_GRPH_FLIP_RATE_1FRAME                = 0x00000000,\nDCP_GRPH_FLIP_RATE_2FRAME                = 0x00000001,\nDCP_GRPH_FLIP_RATE_3FRAME                = 0x00000002,\nDCP_GRPH_FLIP_RATE_4FRAME                = 0x00000003,\nDCP_GRPH_FLIP_RATE_5FRAME                = 0x00000004,\nDCP_GRPH_FLIP_RATE_6FRAME                = 0x00000005,\nDCP_GRPH_FLIP_RATE_7FRAME                = 0x00000006,\nDCP_GRPH_FLIP_RATE_8FRAME                = 0x00000007,\n} DCP_GRPH_FLIP_RATE;\n\n \n\ntypedef enum DCP_GRPH_FLIP_RATE_ENABLE {\nDCP_GRPH_FLIP_RATE_ENABLE_FALSE          = 0x00000000,\nDCP_GRPH_FLIP_RATE_ENABLE_TRUE           = 0x00000001,\n} DCP_GRPH_FLIP_RATE_ENABLE;\n\n \n\ntypedef enum DCP_GSL0_EN {\nDCP_GSL0_EN_FALSE                        = 0x00000000,\nDCP_GSL0_EN_TRUE                         = 0x00000001,\n} DCP_GSL0_EN;\n\n \n\ntypedef enum DCP_GSL1_EN {\nDCP_GSL1_EN_FALSE                        = 0x00000000,\nDCP_GSL1_EN_TRUE                         = 0x00000001,\n} DCP_GSL1_EN;\n\n \n\ntypedef enum DCP_GSL2_EN {\nDCP_GSL2_EN_FALSE                        = 0x00000000,\nDCP_GSL2_EN_TRUE                         = 0x00000001,\n} DCP_GSL2_EN;\n\n \n\ntypedef enum DCP_GSL_MASTER_EN {\nDCP_GSL_MASTER_EN_FALSE                  = 0x00000000,\nDCP_GSL_MASTER_EN_TRUE                   = 0x00000001,\n} DCP_GSL_MASTER_EN;\n\n \n\ntypedef enum DCP_GSL_XDMA_GROUP {\nDCP_GSL_XDMA_GROUP_VSYNC                 = 0x00000000,\nDCP_GSL_XDMA_GROUP_HSYNC0                = 0x00000001,\nDCP_GSL_XDMA_GROUP_HSYNC1                = 0x00000002,\nDCP_GSL_XDMA_GROUP_HSYNC2                = 0x00000003,\n} DCP_GSL_XDMA_GROUP;\n\n \n\ntypedef enum DCP_GSL_XDMA_GROUP_UNDERFLOW_EN {\nDCP_GSL_XDMA_GROUP_UNDERFLOW_EN_FALSE    = 0x00000000,\nDCP_GSL_XDMA_GROUP_UNDERFLOW_EN_TRUE     = 0x00000001,\n} DCP_GSL_XDMA_GROUP_UNDERFLOW_EN;\n\n \n\ntypedef enum DCP_GSL_SYNC_SOURCE {\nDCP_GSL_SYNC_SOURCE_FLIP                 = 0x00000000,\nDCP_GSL_SYNC_SOURCE_PHASE0               = 0x00000001,\nDCP_GSL_SYNC_SOURCE_RESET                = 0x00000002,\nDCP_GSL_SYNC_SOURCE_PHASE1               = 0x00000003,\n} DCP_GSL_SYNC_SOURCE;\n\n \n\ntypedef enum DCP_GSL_USE_CHECKPOINT_WINDOW_IN_VSYNC {\nDCP_GSL_USE_CHECKPOINT_WINDOW_IN_VSYNC_DIS  = 0x00000000,\nDCP_GSL_USE_CHECKPOINT_WINDOW_IN_VSYNC_EN  = 0x00000001,\n} DCP_GSL_USE_CHECKPOINT_WINDOW_IN_VSYNC;\n\n \n\ntypedef enum DCP_GSL_DELAY_SURFACE_UPDATE_PENDING {\nDCP_GSL_DELAY_SURFACE_UPDATE_PENDING_FALSE  = 0x00000000,\nDCP_GSL_DELAY_SURFACE_UPDATE_PENDING_TRUE  = 0x00000001,\n} DCP_GSL_DELAY_SURFACE_UPDATE_PENDING;\n\n \n\ntypedef enum DCP_TEST_DEBUG_WRITE_EN {\nDCP_TEST_DEBUG_WRITE_EN_FALSE            = 0x00000000,\nDCP_TEST_DEBUG_WRITE_EN_TRUE             = 0x00000001,\n} DCP_TEST_DEBUG_WRITE_EN;\n\n \n\ntypedef enum DCP_GRPH_STEREOSYNC_FLIP_EN {\nDCP_GRPH_STEREOSYNC_FLIP_EN_FALSE        = 0x00000000,\nDCP_GRPH_STEREOSYNC_FLIP_EN_TRUE         = 0x00000001,\n} DCP_GRPH_STEREOSYNC_FLIP_EN;\n\n \n\ntypedef enum DCP_GRPH_STEREOSYNC_FLIP_MODE {\nDCP_GRPH_STEREOSYNC_FLIP_MODE_FLIP       = 0x00000000,\nDCP_GRPH_STEREOSYNC_FLIP_MODE_PHASE0     = 0x00000001,\nDCP_GRPH_STEREOSYNC_FLIP_MODE_RESET      = 0x00000002,\nDCP_GRPH_STEREOSYNC_FLIP_MODE_PHASE1     = 0x00000003,\n} DCP_GRPH_STEREOSYNC_FLIP_MODE;\n\n \n\ntypedef enum DCP_GRPH_STEREOSYNC_SELECT_DISABLE {\nDCP_GRPH_STEREOSYNC_SELECT_DISABLE_FALSE  = 0x00000000,\nDCP_GRPH_STEREOSYNC_SELECT_DISABLE_TRUE  = 0x00000001,\n} DCP_GRPH_STEREOSYNC_SELECT_DISABLE;\n\n \n\ntypedef enum DCP_GRPH_ROTATION_ANGLE {\nDCP_GRPH_ROTATION_ANGLE_0                = 0x00000000,\nDCP_GRPH_ROTATION_ANGLE_90               = 0x00000001,\nDCP_GRPH_ROTATION_ANGLE_180              = 0x00000002,\nDCP_GRPH_ROTATION_ANGLE_270              = 0x00000003,\n} DCP_GRPH_ROTATION_ANGLE;\n\n \n\ntypedef enum DCP_GRPH_XDMA_CACHE_UNDERFLOW_CNT_EN {\nDCP_GRPH_XDMA_CACHE_UNDERFLOW_CNT_EN_FALSE  = 0x00000000,\nDCP_GRPH_XDMA_CACHE_UNDERFLOW_CNT_EN_TRUE  = 0x00000001,\n} DCP_GRPH_XDMA_CACHE_UNDERFLOW_CNT_EN;\n\n \n\ntypedef enum DCP_GRPH_XDMA_CACHE_UNDERFLOW_CNT_MODE {\nDCP_GRPH_XDMA_CACHE_UNDERFLOW_CNT_MODE_RELY_NUM  = 0x00000000,\nDCP_GRPH_XDMA_CACHE_UNDERFLOW_CNT_MODE_RELY_ENABLE  = 0x00000001,\n} DCP_GRPH_XDMA_CACHE_UNDERFLOW_CNT_MODE;\n\n \n\ntypedef enum DCP_GRPH_REGAMMA_MODE {\nDCP_GRPH_REGAMMA_MODE_BYPASS             = 0x00000000,\nDCP_GRPH_REGAMMA_MODE_SRGB               = 0x00000001,\nDCP_GRPH_REGAMMA_MODE_XVYCC              = 0x00000002,\nDCP_GRPH_REGAMMA_MODE_PROGA              = 0x00000003,\nDCP_GRPH_REGAMMA_MODE_PROGB              = 0x00000004,\n} DCP_GRPH_REGAMMA_MODE;\n\n \n\ntypedef enum DCP_ALPHA_ROUND_TRUNC_MODE {\nDCP_ALPHA_ROUND_TRUNC_MODE_ROUND         = 0x00000000,\nDCP_ALPHA_ROUND_TRUNC_MODE_TRUNC         = 0x00000001,\n} DCP_ALPHA_ROUND_TRUNC_MODE;\n\n \n\ntypedef enum DCP_CURSOR_ALPHA_BLND_ENA {\nDCP_CURSOR_ALPHA_BLND_ENA_FALSE          = 0x00000000,\nDCP_CURSOR_ALPHA_BLND_ENA_TRUE           = 0x00000001,\n} DCP_CURSOR_ALPHA_BLND_ENA;\n\n \n\ntypedef enum DCP_GRPH_XDMA_CACHE_UNDERFLOW_FRAME_MASK {\nDCP_GRPH_XDMA_CACHE_UNDERFLOW_FRAME_MASK_FALSE  = 0x00000000,\nDCP_GRPH_XDMA_CACHE_UNDERFLOW_FRAME_MASK_TRUE  = 0x00000001,\n} DCP_GRPH_XDMA_CACHE_UNDERFLOW_FRAME_MASK;\n\n \n\ntypedef enum DCP_GRPH_XDMA_CACHE_UNDERFLOW_FRAME_ACK {\nDCP_GRPH_XDMA_CACHE_UNDERFLOW_FRAME_ACK_FALSE = 0x00000000,\nDCP_GRPH_XDMA_CACHE_UNDERFLOW_FRAME_ACK_TRUE  = 0x00000001,\n} DCP_GRPH_XDMA_CACHE_UNDERFLOW_FRAME_ACK;\n\n \n\ntypedef enum DCP_GRPH_XDMA_CACHE_UNDERFLOW_INT_MASK {\nDCP_GRPH_XDMA_CACHE_UNDERFLOW_INT_MASK_FALSE  = 0x00000000,\nDCP_GRPH_XDMA_CACHE_UNDERFLOW_INT_MASK_TRUE  = 0x00000001,\n} DCP_GRPH_XDMA_CACHE_UNDERFLOW_INT_MASK;\n\n \n\ntypedef enum DCP_GRPH_XDMA_CACHE_UNDERFLOW_INT_ACK {\nDCP_GRPH_XDMA_CACHE_UNDERFLOW_INT_ACK_FALSE = 0x00000000,\nDCP_GRPH_XDMA_CACHE_UNDERFLOW_INT_ACK_TRUE  = 0x00000001,\n} DCP_GRPH_XDMA_CACHE_UNDERFLOW_INT_ACK;\n\n \n\ntypedef enum DCP_GRPH_SURFACE_COUNTER_EN {\nDCP_GRPH_SURFACE_COUNTER_EN_DISABLE      = 0x00000000,\nDCP_GRPH_SURFACE_COUNTER_EN_ENABLE       = 0x00000001,\n} DCP_GRPH_SURFACE_COUNTER_EN;\n\n \n\ntypedef enum DCP_GRPH_SURFACE_COUNTER_EVENT_SELECT {\nDCP_GRPH_SURFACE_COUNTER_EVENT_SELECT_0  = 0x00000000,\nDCP_GRPH_SURFACE_COUNTER_EVENT_SELECT_1  = 0x00000001,\nDCP_GRPH_SURFACE_COUNTER_EVENT_SELECT_2  = 0x00000002,\nDCP_GRPH_SURFACE_COUNTER_EVENT_SELECT_3  = 0x00000003,\nDCP_GRPH_SURFACE_COUNTER_EVENT_SELECT_4  = 0x00000004,\nDCP_GRPH_SURFACE_COUNTER_EVENT_SELECT_5  = 0x00000005,\nDCP_GRPH_SURFACE_COUNTER_EVENT_SELECT_6  = 0x00000006,\nDCP_GRPH_SURFACE_COUNTER_EVENT_SELECT_7  = 0x00000007,\nDCP_GRPH_SURFACE_COUNTER_EVENT_SELECT_8  = 0x00000008,\nDCP_GRPH_SURFACE_COUNTER_EVENT_SELECT_9  = 0x00000009,\nDCP_GRPH_SURFACE_COUNTER_EVENT_SELECT_10  = 0x0000000a,\nDCP_GRPH_SURFACE_COUNTER_EVENT_SELECT_11  = 0x0000000b,\n} DCP_GRPH_SURFACE_COUNTER_EVENT_SELECT;\n\n \n\ntypedef enum DCP_GRPH_SURFACE_COUNTER_ERR_WRAP_OCCURED {\nDCP_GRPH_SURFACE_COUNTER_ERR_WRAP_OCCURED_NO  = 0x00000000,\nDCP_GRPH_SURFACE_COUNTER_ERR_WRAP_OCCURED_YES  = 0x00000001,\n} DCP_GRPH_SURFACE_COUNTER_ERR_WRAP_OCCURED;\n\n \n\ntypedef enum DCP_GRPH_XDMA_FLIP_TYPE_CLEAR {\nDCP_GRPH_XDMA_FLIP_TYPE_CLEAR_DISABLE    = 0x00000000,\nDCP_GRPH_XDMA_FLIP_TYPE_CLEAR_ENABLE     = 0x00000001,\n} DCP_GRPH_XDMA_FLIP_TYPE_CLEAR;\n\n \n\ntypedef enum DCP_GRPH_XDMA_DRR_MODE_ENABLE {\nDCP_GRPH_XDMA_DRR_MODE_ENABLE_DISABLE    = 0x00000000,\nDCP_GRPH_XDMA_DRR_MODE_ENABLE_ENABLE     = 0x00000001,\n} DCP_GRPH_XDMA_DRR_MODE_ENABLE;\n\n \n\ntypedef enum DCP_GRPH_XDMA_MULTIFLIP_ENABLE {\nDCP_GRPH_XDMA_MULTIFLIP_ENABLE_DISABLE   = 0x00000000,\nDCP_GRPH_XDMA_MULTIFLIP_ENABLE_ENABLE    = 0x00000001,\n} DCP_GRPH_XDMA_MULTIFLIP_ENABLE;\n\n \n\ntypedef enum DCP_GRPH_XDMA_FLIP_TIMEOUT_MASK {\nDCP_GRPH_XDMA_FLIP_TIMEOUT_MASK_FALSE    = 0x00000000,\nDCP_GRPH_XDMA_FLIP_TIMEOUT_MASK_TRUE     = 0x00000001,\n} DCP_GRPH_XDMA_FLIP_TIMEOUT_MASK;\n\n \n\ntypedef enum DCP_GRPH_XDMA_FLIP_TIMEOUT_ACK {\nDCP_GRPH_XDMA_FLIP_TIMEOUT_ACK_FALSE     = 0x00000000,\nDCP_GRPH_XDMA_FLIP_TIMEOUT_ACK_TRUE      = 0x00000001,\n} DCP_GRPH_XDMA_FLIP_TIMEOUT_ACK;\n\n \n\n \n\ntypedef enum PERFCOUNTER_CVALUE_SEL {\nPERFCOUNTER_CVALUE_SEL_47_0              = 0x00000000,\nPERFCOUNTER_CVALUE_SEL_15_0              = 0x00000001,\nPERFCOUNTER_CVALUE_SEL_31_16             = 0x00000002,\nPERFCOUNTER_CVALUE_SEL_47_32             = 0x00000003,\nPERFCOUNTER_CVALUE_SEL_11_0              = 0x00000004,\nPERFCOUNTER_CVALUE_SEL_23_12             = 0x00000005,\nPERFCOUNTER_CVALUE_SEL_35_24             = 0x00000006,\nPERFCOUNTER_CVALUE_SEL_47_36             = 0x00000007,\n} PERFCOUNTER_CVALUE_SEL;\n\n \n\ntypedef enum PERFCOUNTER_INC_MODE {\nPERFCOUNTER_INC_MODE_MULTI_BIT           = 0x00000000,\nPERFCOUNTER_INC_MODE_BOTH_EDGE           = 0x00000001,\nPERFCOUNTER_INC_MODE_LSB                 = 0x00000002,\nPERFCOUNTER_INC_MODE_POS_EDGE            = 0x00000003,\nPERFCOUNTER_INC_MODE_NEG_EDGE            = 0x00000004,\n} PERFCOUNTER_INC_MODE;\n\n \n\ntypedef enum PERFCOUNTER_HW_CNTL_SEL {\nPERFCOUNTER_HW_CNTL_SEL_RUNEN            = 0x00000000,\nPERFCOUNTER_HW_CNTL_SEL_CNTOFF           = 0x00000001,\n} PERFCOUNTER_HW_CNTL_SEL;\n\n \n\ntypedef enum PERFCOUNTER_RUNEN_MODE {\nPERFCOUNTER_RUNEN_MODE_LEVEL             = 0x00000000,\nPERFCOUNTER_RUNEN_MODE_EDGE              = 0x00000001,\n} PERFCOUNTER_RUNEN_MODE;\n\n \n\ntypedef enum PERFCOUNTER_CNTOFF_START_DIS {\nPERFCOUNTER_CNTOFF_START_ENABLE          = 0x00000000,\nPERFCOUNTER_CNTOFF_START_DISABLE         = 0x00000001,\n} PERFCOUNTER_CNTOFF_START_DIS;\n\n \n\ntypedef enum PERFCOUNTER_RESTART_EN {\nPERFCOUNTER_RESTART_DISABLE              = 0x00000000,\nPERFCOUNTER_RESTART_ENABLE               = 0x00000001,\n} PERFCOUNTER_RESTART_EN;\n\n \n\ntypedef enum PERFCOUNTER_INT_EN {\nPERFCOUNTER_INT_DISABLE                  = 0x00000000,\nPERFCOUNTER_INT_ENABLE                   = 0x00000001,\n} PERFCOUNTER_INT_EN;\n\n \n\ntypedef enum PERFCOUNTER_OFF_MASK {\nPERFCOUNTER_OFF_MASK_DISABLE             = 0x00000000,\nPERFCOUNTER_OFF_MASK_ENABLE              = 0x00000001,\n} PERFCOUNTER_OFF_MASK;\n\n \n\ntypedef enum PERFCOUNTER_ACTIVE {\nPERFCOUNTER_IS_IDLE                      = 0x00000000,\nPERFCOUNTER_IS_ACTIVE                    = 0x00000001,\n} PERFCOUNTER_ACTIVE;\n\n \n\ntypedef enum PERFCOUNTER_INT_TYPE {\nPERFCOUNTER_INT_TYPE_LEVEL               = 0x00000000,\nPERFCOUNTER_INT_TYPE_PULSE               = 0x00000001,\n} PERFCOUNTER_INT_TYPE;\n\n \n\ntypedef enum PERFCOUNTER_COUNTED_VALUE_TYPE {\nPERFCOUNTER_COUNTED_VALUE_TYPE_ACC       = 0x00000000,\nPERFCOUNTER_COUNTED_VALUE_TYPE_MAX       = 0x00000001,\nPERFCOUNTER_COUNTED_VALUE_TYPE_MIN       = 0x00000002,\n} PERFCOUNTER_COUNTED_VALUE_TYPE;\n\n \n\ntypedef enum PERFCOUNTER_CNTL_SEL {\nPERFCOUNTER_CNTL_SEL_0                   = 0x00000000,\nPERFCOUNTER_CNTL_SEL_1                   = 0x00000001,\nPERFCOUNTER_CNTL_SEL_2                   = 0x00000002,\nPERFCOUNTER_CNTL_SEL_3                   = 0x00000003,\nPERFCOUNTER_CNTL_SEL_4                   = 0x00000004,\nPERFCOUNTER_CNTL_SEL_5                   = 0x00000005,\nPERFCOUNTER_CNTL_SEL_6                   = 0x00000006,\nPERFCOUNTER_CNTL_SEL_7                   = 0x00000007,\n} PERFCOUNTER_CNTL_SEL;\n\n \n\ntypedef enum PERFCOUNTER_CNT0_STATE {\nPERFCOUNTER_CNT0_STATE_RESET             = 0x00000000,\nPERFCOUNTER_CNT0_STATE_START             = 0x00000001,\nPERFCOUNTER_CNT0_STATE_FREEZE            = 0x00000002,\nPERFCOUNTER_CNT0_STATE_HW                = 0x00000003,\n} PERFCOUNTER_CNT0_STATE;\n\n \n\ntypedef enum PERFCOUNTER_STATE_SEL0 {\nPERFCOUNTER_STATE_SEL0_GLOBAL            = 0x00000000,\nPERFCOUNTER_STATE_SEL0_LOCAL             = 0x00000001,\n} PERFCOUNTER_STATE_SEL0;\n\n \n\ntypedef enum PERFCOUNTER_CNT1_STATE {\nPERFCOUNTER_CNT1_STATE_RESET             = 0x00000000,\nPERFCOUNTER_CNT1_STATE_START             = 0x00000001,\nPERFCOUNTER_CNT1_STATE_FREEZE            = 0x00000002,\nPERFCOUNTER_CNT1_STATE_HW                = 0x00000003,\n} PERFCOUNTER_CNT1_STATE;\n\n \n\ntypedef enum PERFCOUNTER_STATE_SEL1 {\nPERFCOUNTER_STATE_SEL1_GLOBAL            = 0x00000000,\nPERFCOUNTER_STATE_SEL1_LOCAL             = 0x00000001,\n} PERFCOUNTER_STATE_SEL1;\n\n \n\ntypedef enum PERFCOUNTER_CNT2_STATE {\nPERFCOUNTER_CNT2_STATE_RESET             = 0x00000000,\nPERFCOUNTER_CNT2_STATE_START             = 0x00000001,\nPERFCOUNTER_CNT2_STATE_FREEZE            = 0x00000002,\nPERFCOUNTER_CNT2_STATE_HW                = 0x00000003,\n} PERFCOUNTER_CNT2_STATE;\n\n \n\ntypedef enum PERFCOUNTER_STATE_SEL2 {\nPERFCOUNTER_STATE_SEL2_GLOBAL            = 0x00000000,\nPERFCOUNTER_STATE_SEL2_LOCAL             = 0x00000001,\n} PERFCOUNTER_STATE_SEL2;\n\n \n\ntypedef enum PERFCOUNTER_CNT3_STATE {\nPERFCOUNTER_CNT3_STATE_RESET             = 0x00000000,\nPERFCOUNTER_CNT3_STATE_START             = 0x00000001,\nPERFCOUNTER_CNT3_STATE_FREEZE            = 0x00000002,\nPERFCOUNTER_CNT3_STATE_HW                = 0x00000003,\n} PERFCOUNTER_CNT3_STATE;\n\n \n\ntypedef enum PERFCOUNTER_STATE_SEL3 {\nPERFCOUNTER_STATE_SEL3_GLOBAL            = 0x00000000,\nPERFCOUNTER_STATE_SEL3_LOCAL             = 0x00000001,\n} PERFCOUNTER_STATE_SEL3;\n\n \n\ntypedef enum PERFCOUNTER_CNT4_STATE {\nPERFCOUNTER_CNT4_STATE_RESET             = 0x00000000,\nPERFCOUNTER_CNT4_STATE_START             = 0x00000001,\nPERFCOUNTER_CNT4_STATE_FREEZE            = 0x00000002,\nPERFCOUNTER_CNT4_STATE_HW                = 0x00000003,\n} PERFCOUNTER_CNT4_STATE;\n\n \n\ntypedef enum PERFCOUNTER_STATE_SEL4 {\nPERFCOUNTER_STATE_SEL4_GLOBAL            = 0x00000000,\nPERFCOUNTER_STATE_SEL4_LOCAL             = 0x00000001,\n} PERFCOUNTER_STATE_SEL4;\n\n \n\ntypedef enum PERFCOUNTER_CNT5_STATE {\nPERFCOUNTER_CNT5_STATE_RESET             = 0x00000000,\nPERFCOUNTER_CNT5_STATE_START             = 0x00000001,\nPERFCOUNTER_CNT5_STATE_FREEZE            = 0x00000002,\nPERFCOUNTER_CNT5_STATE_HW                = 0x00000003,\n} PERFCOUNTER_CNT5_STATE;\n\n \n\ntypedef enum PERFCOUNTER_STATE_SEL5 {\nPERFCOUNTER_STATE_SEL5_GLOBAL            = 0x00000000,\nPERFCOUNTER_STATE_SEL5_LOCAL             = 0x00000001,\n} PERFCOUNTER_STATE_SEL5;\n\n \n\ntypedef enum PERFCOUNTER_CNT6_STATE {\nPERFCOUNTER_CNT6_STATE_RESET             = 0x00000000,\nPERFCOUNTER_CNT6_STATE_START             = 0x00000001,\nPERFCOUNTER_CNT6_STATE_FREEZE            = 0x00000002,\nPERFCOUNTER_CNT6_STATE_HW                = 0x00000003,\n} PERFCOUNTER_CNT6_STATE;\n\n \n\ntypedef enum PERFCOUNTER_STATE_SEL6 {\nPERFCOUNTER_STATE_SEL6_GLOBAL            = 0x00000000,\nPERFCOUNTER_STATE_SEL6_LOCAL             = 0x00000001,\n} PERFCOUNTER_STATE_SEL6;\n\n \n\ntypedef enum PERFCOUNTER_CNT7_STATE {\nPERFCOUNTER_CNT7_STATE_RESET             = 0x00000000,\nPERFCOUNTER_CNT7_STATE_START             = 0x00000001,\nPERFCOUNTER_CNT7_STATE_FREEZE            = 0x00000002,\nPERFCOUNTER_CNT7_STATE_HW                = 0x00000003,\n} PERFCOUNTER_CNT7_STATE;\n\n \n\ntypedef enum PERFCOUNTER_STATE_SEL7 {\nPERFCOUNTER_STATE_SEL7_GLOBAL            = 0x00000000,\nPERFCOUNTER_STATE_SEL7_LOCAL             = 0x00000001,\n} PERFCOUNTER_STATE_SEL7;\n\n \n\ntypedef enum PERFMON_STATE {\nPERFMON_STATE_RESET                      = 0x00000000,\nPERFMON_STATE_START                      = 0x00000001,\nPERFMON_STATE_FREEZE                     = 0x00000002,\nPERFMON_STATE_HW                         = 0x00000003,\n} PERFMON_STATE;\n\n \n\ntypedef enum PERFMON_CNTOFF_AND_OR {\nPERFMON_CNTOFF_OR                        = 0x00000000,\nPERFMON_CNTOFF_AND                       = 0x00000001,\n} PERFMON_CNTOFF_AND_OR;\n\n \n\ntypedef enum PERFMON_CNTOFF_INT_EN {\nPERFMON_CNTOFF_INT_DISABLE               = 0x00000000,\nPERFMON_CNTOFF_INT_ENABLE                = 0x00000001,\n} PERFMON_CNTOFF_INT_EN;\n\n \n\ntypedef enum PERFMON_CNTOFF_INT_TYPE {\nPERFMON_CNTOFF_INT_TYPE_LEVEL            = 0x00000000,\nPERFMON_CNTOFF_INT_TYPE_PULSE            = 0x00000001,\n} PERFMON_CNTOFF_INT_TYPE;\n\n \n\n \n\ntypedef enum SCL_C_RAM_TAP_PAIR_IDX {\nSCL_C_RAM_TAP_PAIR_ID0                   = 0x00000000,\nSCL_C_RAM_TAP_PAIR_ID1                   = 0x00000001,\nSCL_C_RAM_TAP_PAIR_ID2                   = 0x00000002,\nSCL_C_RAM_TAP_PAIR_ID3                   = 0x00000003,\nSCL_C_RAM_TAP_PAIR_ID4                   = 0x00000004,\n} SCL_C_RAM_TAP_PAIR_IDX;\n\n \n\ntypedef enum SCL_C_RAM_PHASE {\nSCL_C_RAM_PHASE_0                        = 0x00000000,\nSCL_C_RAM_PHASE_1                        = 0x00000001,\nSCL_C_RAM_PHASE_2                        = 0x00000002,\nSCL_C_RAM_PHASE_3                        = 0x00000003,\nSCL_C_RAM_PHASE_4                        = 0x00000004,\nSCL_C_RAM_PHASE_5                        = 0x00000005,\nSCL_C_RAM_PHASE_6                        = 0x00000006,\nSCL_C_RAM_PHASE_7                        = 0x00000007,\nSCL_C_RAM_PHASE_8                        = 0x00000008,\n} SCL_C_RAM_PHASE;\n\n \n\ntypedef enum SCL_C_RAM_FILTER_TYPE {\nSCL_C_RAM_FILTER_TYPE_VERT_LUMA_RGB_LUT  = 0x00000000,\nSCL_C_RAM_FILTER_TYPE_VERT_CHROMA_LUT    = 0x00000001,\nSCL_C_RAM_FILTER_TYPE_HORI_LUMA_RGB_LUT  = 0x00000002,\nSCL_C_RAM_FILTER_TYPE_HORI_CHROMA_LUT    = 0x00000003,\n} SCL_C_RAM_FILTER_TYPE;\n\n \n\ntypedef enum SCL_MODE_SEL {\nSCL_MODE_RGB_BYPASS                      = 0x00000000,\nSCL_MODE_RGB_SCALING                     = 0x00000001,\nSCL_MODE_YCBCR_SCALING                   = 0x00000002,\nSCL_MODE_YCBCR_BYPASS                    = 0x00000003,\n} SCL_MODE_SEL;\n\n \n\ntypedef enum SCL_PSCL_EN {\nSCL_PSCL_DISABLE                         = 0x00000000,\nSCL_PSCL_ENANBLE                         = 0x00000001,\n} SCL_PSCL_EN;\n\n \n\ntypedef enum SCL_V_NUM_OF_TAPS {\nSCL_V_NUM_OF_TAPS_1                      = 0x00000000,\nSCL_V_NUM_OF_TAPS_2                      = 0x00000001,\nSCL_V_NUM_OF_TAPS_3                      = 0x00000002,\nSCL_V_NUM_OF_TAPS_4                      = 0x00000003,\nSCL_V_NUM_OF_TAPS_5                      = 0x00000004,\nSCL_V_NUM_OF_TAPS_6                      = 0x00000005,\n} SCL_V_NUM_OF_TAPS;\n\n \n\ntypedef enum SCL_H_NUM_OF_TAPS {\nSCL_H_NUM_OF_TAPS_1                      = 0x00000000,\nSCL_H_NUM_OF_TAPS_2                      = 0x00000001,\nSCL_H_NUM_OF_TAPS_4                      = 0x00000003,\nSCL_H_NUM_OF_TAPS_6                      = 0x00000005,\nSCL_H_NUM_OF_TAPS_8                      = 0x00000007,\nSCL_H_NUM_OF_TAPS_10                     = 0x00000009,\n} SCL_H_NUM_OF_TAPS;\n\n \n\ntypedef enum SCL_BOUNDARY_MODE {\nSCL_BOUNDARY_MODE_BLACK                  = 0x00000000,\nSCL_BOUNDARY_MODE_EDGE                   = 0x00000001,\n} SCL_BOUNDARY_MODE;\n\n \n\ntypedef enum SCL_EARLY_EOL_MOD {\nSCL_EARLY_EOL_MODE_CRTC                  = 0x00000000,\nSCL_EARLY_EOL_MODE_INTERNAL              = 0x00000001,\n} SCL_EARLY_EOL_MOD;\n\n \n\ntypedef enum SCL_BYPASS_MODE {\nSCL_BYPASS_MODE_MC_MR                    = 0x00000000,\nSCL_BYPASS_MODE_AC_NR                    = 0x00000001,\nSCL_BYPASS_MODE_AC_AR                    = 0x00000002,\nSCL_BYPASS_MODE_RESERVED                 = 0x00000003,\n} SCL_BYPASS_MODE;\n\n \n\ntypedef enum SCL_V_MANUAL_REPLICATE_FACTOR {\nSCL_V_MANUAL_REPLICATE_FACTOR_1          = 0x00000000,\nSCL_V_MANUAL_REPLICATE_FACTOR_2          = 0x00000001,\nSCL_V_MANUAL_REPLICATE_FACTOR_3          = 0x00000002,\nSCL_V_MANUAL_REPLICATE_FACTOR_4          = 0x00000003,\nSCL_V_MANUAL_REPLICATE_FACTOR_5          = 0x00000004,\nSCL_V_MANUAL_REPLICATE_FACTOR_6          = 0x00000005,\nSCL_V_MANUAL_REPLICATE_FACTOR_7          = 0x00000006,\nSCL_V_MANUAL_REPLICATE_FACTOR_8          = 0x00000007,\nSCL_V_MANUAL_REPLICATE_FACTOR_9          = 0x00000008,\nSCL_V_MANUAL_REPLICATE_FACTOR_10         = 0x00000009,\nSCL_V_MANUAL_REPLICATE_FACTOR_11         = 0x0000000a,\nSCL_V_MANUAL_REPLICATE_FACTOR_12         = 0x0000000b,\nSCL_V_MANUAL_REPLICATE_FACTOR_13         = 0x0000000c,\nSCL_V_MANUAL_REPLICATE_FACTOR_14         = 0x0000000d,\nSCL_V_MANUAL_REPLICATE_FACTOR_15         = 0x0000000e,\nSCL_V_MANUAL_REPLICATE_FACTOR_16         = 0x0000000f,\n} SCL_V_MANUAL_REPLICATE_FACTOR;\n\n \n\ntypedef enum SCL_H_MANUAL_REPLICATE_FACTOR {\nSCL_H_MANUAL_REPLICATE_FACTOR_1          = 0x00000000,\nSCL_H_MANUAL_REPLICATE_FACTOR_2          = 0x00000001,\nSCL_H_MANUAL_REPLICATE_FACTOR_3          = 0x00000002,\nSCL_H_MANUAL_REPLICATE_FACTOR_4          = 0x00000003,\nSCL_H_MANUAL_REPLICATE_FACTOR_5          = 0x00000004,\nSCL_H_MANUAL_REPLICATE_FACTOR_6          = 0x00000005,\nSCL_H_MANUAL_REPLICATE_FACTOR_7          = 0x00000006,\nSCL_H_MANUAL_REPLICATE_FACTOR_8          = 0x00000007,\nSCL_H_MANUAL_REPLICATE_FACTOR_9          = 0x00000008,\nSCL_H_MANUAL_REPLICATE_FACTOR_10         = 0x00000009,\nSCL_H_MANUAL_REPLICATE_FACTOR_11         = 0x0000000a,\nSCL_H_MANUAL_REPLICATE_FACTOR_12         = 0x0000000b,\nSCL_H_MANUAL_REPLICATE_FACTOR_13         = 0x0000000c,\nSCL_H_MANUAL_REPLICATE_FACTOR_14         = 0x0000000d,\nSCL_H_MANUAL_REPLICATE_FACTOR_15         = 0x0000000e,\nSCL_H_MANUAL_REPLICATE_FACTOR_16         = 0x0000000f,\n} SCL_H_MANUAL_REPLICATE_FACTOR;\n\n \n\ntypedef enum SCL_V_CALC_AUTO_RATIO_EN {\nSCL_V_CALC_AUTO_RATIO_DISABLE            = 0x00000000,\nSCL_V_CALC_AUTO_RATIO_ENABLE             = 0x00000001,\n} SCL_V_CALC_AUTO_RATIO_EN;\n\n \n\ntypedef enum SCL_H_CALC_AUTO_RATIO_EN {\nSCL_H_CALC_AUTO_RATIO_DISABLE            = 0x00000000,\nSCL_H_CALC_AUTO_RATIO_ENABLE             = 0x00000001,\n} SCL_H_CALC_AUTO_RATIO_EN;\n\n \n\ntypedef enum SCL_H_FILTER_PICK_NEAREST {\nSCL_H_FILTER_PICK_NEAREST_DISABLE        = 0x00000000,\nSCL_H_FILTER_PICK_NEAREST_ENABLE         = 0x00000001,\n} SCL_H_FILTER_PICK_NEAREST;\n\n \n\ntypedef enum SCL_H_2TAP_HARDCODE_COEF_EN {\nSCL_H_2TAP_HARDCODE_COEF_DISABLE         = 0x00000000,\nSCL_H_2TAP_HARDCODE_COEF_ENABLE          = 0x00000001,\n} SCL_H_2TAP_HARDCODE_COEF_EN;\n\n \n\ntypedef enum SCL_V_FILTER_PICK_NEAREST {\nSCL_V_FILTER_PICK_NEAREST_DISABLE        = 0x00000000,\nSCL_V_FILTER_PICK_NEAREST_ENABLE         = 0x00000001,\n} SCL_V_FILTER_PICK_NEAREST;\n\n \n\ntypedef enum SCL_V_2TAP_HARDCODE_COEF_EN {\nSCL_V_2TAP_HARDCODE_COEF_DISABLE         = 0x00000000,\nSCL_V_2TAP_HARDCODE_COEF_ENABLE          = 0x00000001,\n} SCL_V_2TAP_HARDCODE_COEF_EN;\n\n \n\ntypedef enum SCL_UPDATE_TAKEN {\nSCL_UPDATE_TAKEN_NO                      = 0x00000000,\nSCL_UPDATE_TAKEN_YES                     = 0x00000001,\n} SCL_UPDATE_TAKEN;\n\n \n\ntypedef enum SCL_UPDATE_LOCK {\nSCL_UPDATE_UNLOCKED                      = 0x00000000,\nSCL_UPDATE_LOCKED                        = 0x00000001,\n} SCL_UPDATE_LOCK;\n\n \n\ntypedef enum SCL_COEF_UPDATE_COMPLETE {\nSCL_COEF_UPDATE_NOT_COMPLETED            = 0x00000000,\nSCL_COEF_UPDATE_COMPLETED                = 0x00000001,\n} SCL_COEF_UPDATE_COMPLETE;\n\n \n\ntypedef enum SCL_HF_SHARP_SCALE_FACTOR {\nSCL_HF_SHARP_SCALE_FACTOR_0              = 0x00000000,\nSCL_HF_SHARP_SCALE_FACTOR_1              = 0x00000001,\nSCL_HF_SHARP_SCALE_FACTOR_2              = 0x00000002,\nSCL_HF_SHARP_SCALE_FACTOR_3              = 0x00000003,\nSCL_HF_SHARP_SCALE_FACTOR_4              = 0x00000004,\nSCL_HF_SHARP_SCALE_FACTOR_5              = 0x00000005,\nSCL_HF_SHARP_SCALE_FACTOR_6              = 0x00000006,\nSCL_HF_SHARP_SCALE_FACTOR_7              = 0x00000007,\n} SCL_HF_SHARP_SCALE_FACTOR;\n\n \n\ntypedef enum SCL_HF_SHARP_EN {\nSCL_HF_SHARP_DISABLE                     = 0x00000000,\nSCL_HF_SHARP_ENABLE                      = 0x00000001,\n} SCL_HF_SHARP_EN;\n\n \n\ntypedef enum SCL_VF_SHARP_SCALE_FACTOR {\nSCL_VF_SHARP_SCALE_FACTOR_0              = 0x00000000,\nSCL_VF_SHARP_SCALE_FACTOR_1              = 0x00000001,\nSCL_VF_SHARP_SCALE_FACTOR_2              = 0x00000002,\nSCL_VF_SHARP_SCALE_FACTOR_3              = 0x00000003,\nSCL_VF_SHARP_SCALE_FACTOR_4              = 0x00000004,\nSCL_VF_SHARP_SCALE_FACTOR_5              = 0x00000005,\nSCL_VF_SHARP_SCALE_FACTOR_6              = 0x00000006,\nSCL_VF_SHARP_SCALE_FACTOR_7              = 0x00000007,\n} SCL_VF_SHARP_SCALE_FACTOR;\n\n \n\ntypedef enum SCL_VF_SHARP_EN {\nSCL_VF_SHARP_DISABLE                     = 0x00000000,\nSCL_VF_SHARP_ENABLE                      = 0x00000001,\n} SCL_VF_SHARP_EN;\n\n \n\ntypedef enum SCL_ALU_DISABLE {\nSCL_ALU_ENABLED                          = 0x00000000,\nSCL_ALU_DISABLED                         = 0x00000001,\n} SCL_ALU_DISABLE;\n\n \n\ntypedef enum SCL_HOST_CONFLICT_MASK {\nSCL_HOST_CONFLICT_DISABLE_INTERRUPT      = 0x00000000,\nSCL_HOST_CONFLICT_ENABLE_INTERRUPT       = 0x00000001,\n} SCL_HOST_CONFLICT_MASK;\n\n \n\ntypedef enum SCL_SCL_MODE_CHANGE_MASK {\nSCL_MODE_CHANGE_DISABLE_INTERRUPT        = 0x00000000,\nSCL_MODE_CHANGE_ENABLE_INTERRUPT         = 0x00000001,\n} SCL_SCL_MODE_CHANGE_MASK;\n\n \n\n \n\ntypedef enum SCLV_MODE_SEL {\nSCLV_MODE_RGB_BYPASS                     = 0x00000000,\nSCLV_MODE_RGB_SCALING                    = 0x00000001,\nSCLV_MODE_YCBCR_SCALING                  = 0x00000002,\nSCLV_MODE_YCBCR_BYPASS                   = 0x00000003,\n} SCLV_MODE_SEL;\n\n \n\ntypedef enum SCLV_INTERLACE_SOURCE {\nINTERLACE_SOURCE_PROGRESSIVE             = 0x00000000,\nINTERLACE_SOURCE_INTERLEAVE              = 0x00000001,\nINTERLACE_SOURCE_STACK                   = 0x00000002,\n} SCLV_INTERLACE_SOURCE;\n\n \n\ntypedef enum SCLV_UPDATE_LOCK {\nUPDATE_UNLOCKED                          = 0x00000000,\nUPDATE_LOCKED                            = 0x00000001,\n} SCLV_UPDATE_LOCK;\n\n \n\ntypedef enum SCLV_COEF_UPDATE_COMPLETE {\nCOEF_UPDATE_NOT_COMPLETE                 = 0x00000000,\nCOEF_UPDATE_COMPLETE                     = 0x00000001,\n} SCLV_COEF_UPDATE_COMPLETE;\n\n \n\n \n\ntypedef enum DPRX_SD_PIXEL_ENCODING {\nPIXEL_FORMAT_RGB_444                     = 0x00000000,\nPIXEL_FORMAT_YCBCR_444                   = 0x00000001,\nPIXEL_FORMAT_YCBCR_422                   = 0x00000002,\nPIXEL_FORMAT_Y_ONLY                      = 0x00000003,\n} DPRX_SD_PIXEL_ENCODING;\n\n \n\ntypedef enum DPRX_SD_COMPONENT_DEPTH {\nCOMPONENT_DEPTH_6BPC                     = 0x00000000,\nCOMPONENT_DEPTH_8BPC                     = 0x00000001,\nCOMPONENT_DEPTH_10BPC                    = 0x00000002,\nCOMPONENT_DEPTH_12BPC                    = 0x00000003,\nCOMPONENT_DEPTH_16BPC                    = 0x00000004,\n} DPRX_SD_COMPONENT_DEPTH;\n\n \n\n \n\ntypedef enum AZ_LATENCY_COUNTER_CONTROL {\nAZ_LATENCY_COUNTER_NO_RESET              = 0x00000000,\nAZ_LATENCY_COUNTER_RESET_DONE            = 0x00000001,\n} AZ_LATENCY_COUNTER_CONTROL;\n\n \n\n \n\ntypedef enum BLND_CONTROL_BLND_MODE {\nBLND_CONTROL_BLND_MODE_CURRENT_PIPE_ONLY = 0x00000000,\nBLND_CONTROL_BLND_MODE_OTHER_PIPE_ONLY   = 0x00000001,\nBLND_CONTROL_BLND_MODE_ALPHA_BLENDING_MODE = 0x00000002,\nBLND_CONTROL_BLND_MODE_OTHER_STEREO_TYPE = 0x00000003,\n} BLND_CONTROL_BLND_MODE;\n\n \n\ntypedef enum BLND_CONTROL_BLND_STEREO_TYPE {\nBLND_CONTROL_BLND_STEREO_TYPE_NON_SINGLE_PIPE_STEREO = 0x00000000,\nBLND_CONTROL_BLND_STEREO_TYPE_SIDE_BY_SIDE_SINGLE_PIPE_STEREO = 0x00000001,\nBLND_CONTROL_BLND_STEREO_TYPE_TOP_BOTTOM_SINGLE_PIPE_STEREO = 0x00000002,\nBLND_CONTROL_BLND_STEREO_TYPE_UNUSED     = 0x00000003,\n} BLND_CONTROL_BLND_STEREO_TYPE;\n\n \n\ntypedef enum BLND_CONTROL_BLND_STEREO_POLARITY {\nBLND_CONTROL_BLND_STEREO_POLARITY_LOW    = 0x00000000,\nBLND_CONTROL_BLND_STEREO_POLARITY_HIGH   = 0x00000001,\n} BLND_CONTROL_BLND_STEREO_POLARITY;\n\n \n\ntypedef enum BLND_CONTROL_BLND_FEEDTHROUGH_EN {\nBLND_CONTROL_BLND_FEEDTHROUGH_EN_FALSE   = 0x00000000,\nBLND_CONTROL_BLND_FEEDTHROUGH_EN_TRUE    = 0x00000001,\n} BLND_CONTROL_BLND_FEEDTHROUGH_EN;\n\n \n\ntypedef enum BLND_CONTROL_BLND_ALPHA_MODE {\nBLND_CONTROL_BLND_ALPHA_MODE_CURRENT_PIXEL_ALPHA = 0x00000000,\nBLND_CONTROL_BLND_ALPHA_MODE_PIXEL_ALPHA_COMBINED_GLOBAL_GAIN = 0x00000001,\nBLND_CONTROL_BLND_ALPHA_MODE_GLOBAL_ALPHA_ONLY = 0x00000002,\nBLND_CONTROL_BLND_ALPHA_MODE_UNUSED      = 0x00000003,\n} BLND_CONTROL_BLND_ALPHA_MODE;\n\n \n\ntypedef enum BLND_CONTROL_BLND_ACTIVE_OVERLAP_ONLY {\nBLND_CONTROL_BLND_ACTIVE_OVERLAY_ONLY_FALSE  = 0x00000000,\nBLND_CONTROL_BLND_ACTIVE_OVERLAY_ONLY_TRUE  = 0x00000001,\n} BLND_CONTROL_BLND_ACTIVE_OVERLAP_ONLY;\n\n \n\ntypedef enum BLND_CONTROL_BLND_MULTIPLIED_MODE {\nBLND_CONTROL_BLND_MULTIPLIED_MODE_FALSE  = 0x00000000,\nBLND_CONTROL_BLND_MULTIPLIED_MODE_TRUE   = 0x00000001,\n} BLND_CONTROL_BLND_MULTIPLIED_MODE;\n\n \n\ntypedef enum BLND_SM_CONTROL2_SM_MODE {\nBLND_SM_CONTROL2_SM_MODE_SINGLE_PLANE    = 0x00000000,\nBLND_SM_CONTROL2_SM_MODE_ROW_SUBSAMPLING = 0x00000002,\nBLND_SM_CONTROL2_SM_MODE_COLUMN_SUBSAMPLING = 0x00000004,\nBLND_SM_CONTROL2_SM_MODE_CHECKERBOARD_SUBSAMPLING = 0x00000006,\n} BLND_SM_CONTROL2_SM_MODE;\n\n \n\ntypedef enum BLND_SM_CONTROL2_SM_FRAME_ALTERNATE {\nBLND_SM_CONTROL2_SM_FRAME_ALTERNATE_FALSE = 0x00000000,\nBLND_SM_CONTROL2_SM_FRAME_ALTERNATE_TRUE = 0x00000001,\n} BLND_SM_CONTROL2_SM_FRAME_ALTERNATE;\n\n \n\ntypedef enum BLND_SM_CONTROL2_SM_FIELD_ALTERNATE {\nBLND_SM_CONTROL2_SM_FIELD_ALTERNATE_FALSE = 0x00000000,\nBLND_SM_CONTROL2_SM_FIELD_ALTERNATE_TRUE = 0x00000001,\n} BLND_SM_CONTROL2_SM_FIELD_ALTERNATE;\n\n \n\ntypedef enum BLND_SM_CONTROL2_SM_FORCE_NEXT_FRAME_POL {\nBLND_SM_CONTROL2_SM_FORCE_NEXT_FRAME_POL_NO_FORCE = 0x00000000,\nBLND_SM_CONTROL2_SM_FORCE_NEXT_FRAME_POL_RESERVED = 0x00000001,\nBLND_SM_CONTROL2_SM_FORCE_NEXT_FRAME_POL_FORCE_LOW = 0x00000002,\nBLND_SM_CONTROL2_SM_FORCE_NEXT_FRAME_POL_FORCE_HIGH = 0x00000003,\n} BLND_SM_CONTROL2_SM_FORCE_NEXT_FRAME_POL;\n\n \n\ntypedef enum BLND_SM_CONTROL2_SM_FORCE_NEXT_TOP_POL {\nBLND_SM_CONTROL2_SM_FORCE_NEXT_TOP_POL_NO_FORCE = 0x00000000,\nBLND_SM_CONTROL2_SM_FORCE_NEXT_TOP_POL_RESERVED = 0x00000001,\nBLND_SM_CONTROL2_SM_FORCE_NEXT_TOP_POL_FORCE_LOW = 0x00000002,\nBLND_SM_CONTROL2_SM_FORCE_NEXT_TOP_POL_FORCE_HIGH = 0x00000003,\n} BLND_SM_CONTROL2_SM_FORCE_NEXT_TOP_POL;\n\n \n\ntypedef enum BLND_CONTROL2_PTI_ENABLE {\nBLND_CONTROL2_PTI_ENABLE_FALSE           = 0x00000000,\nBLND_CONTROL2_PTI_ENABLE_TRUE            = 0x00000001,\n} BLND_CONTROL2_PTI_ENABLE;\n\n \n\ntypedef enum BLND_CONTROL2_BLND_SUPERAA_DEGAMMA_EN {\nBLND_CONTROL2_BLND_SUPERAA_DEGAMMA_EN_FALSE = 0x00000000,\nBLND_CONTROL2_BLND_SUPERAA_DEGAMMA_EN_TRUE = 0x00000001,\n} BLND_CONTROL2_BLND_SUPERAA_DEGAMMA_EN;\n\n \n\ntypedef enum BLND_CONTROL2_BLND_SUPERAA_REGAMMA_EN {\nBLND_CONTROL2_BLND_SUPERAA_REGAMMA_EN_FALSE = 0x00000000,\nBLND_CONTROL2_BLND_SUPERAA_REGAMMA_EN_TRUE = 0x00000001,\n} BLND_CONTROL2_BLND_SUPERAA_REGAMMA_EN;\n\n \n\ntypedef enum BLND_UNDERFLOW_INTERRUPT_BLND_UNDERFLOW_INT_ACK {\nBLND_UNDERFLOW_INTERRUPT_BLND_UNDERFLOW_INT_ACK_FALSE = 0x00000000,\nBLND_UNDERFLOW_INTERRUPT_BLND_UNDERFLOW_INT_ACK_TRUE = 0x00000001,\n} BLND_UNDERFLOW_INTERRUPT_BLND_UNDERFLOW_INT_ACK;\n\n \n\ntypedef enum BLND_UNDERFLOW_INTERRUPT_BLND_UNDERFLOW_INT_MASK {\nBLND_UNDERFLOW_INTERRUPT_BLND_UNDERFLOW_INT_MASK_FALSE = 0x00000000,\nBLND_UNDERFLOW_INTERRUPT_BLND_UNDERFLOW_INT_MASK_TRUE = 0x00000001,\n} BLND_UNDERFLOW_INTERRUPT_BLND_UNDERFLOW_INT_MASK;\n\n \n\ntypedef enum BLND_V_UPDATE_LOCK_BLND_DCP_GRPH_V_UPDATE_LOCK {\nBLND_V_UPDATE_LOCK_BLND_DCP_GRPH_V_UPDATE_LOCK_FALSE = 0x00000000,\nBLND_V_UPDATE_LOCK_BLND_DCP_GRPH_V_UPDATE_LOCK_TRUE = 0x00000001,\n} BLND_V_UPDATE_LOCK_BLND_DCP_GRPH_V_UPDATE_LOCK;\n\n \n\ntypedef enum BLND_V_UPDATE_LOCK_BLND_DCP_GRPH_SURF_V_UPDATE_LOCK {\nBLND_V_UPDATE_LOCK_BLND_DCP_GRPH_SURF_V_UPDATE_LOCK_FALSE = 0x00000000,\nBLND_V_UPDATE_LOCK_BLND_DCP_GRPH_SURF_V_UPDATE_LOCK_TRUE = 0x00000001,\n} BLND_V_UPDATE_LOCK_BLND_DCP_GRPH_SURF_V_UPDATE_LOCK;\n\n \n\ntypedef enum BLND_V_UPDATE_LOCK_BLND_DCP_CUR_V_UPDATE_LOCK {\nBLND_V_UPDATE_LOCK_BLND_DCP_CUR_V_UPDATE_LOCK_FALSE = 0x00000000,\nBLND_V_UPDATE_LOCK_BLND_DCP_CUR_V_UPDATE_LOCK_TRUE = 0x00000001,\n} BLND_V_UPDATE_LOCK_BLND_DCP_CUR_V_UPDATE_LOCK;\n\n \n\ntypedef enum BLND_V_UPDATE_LOCK_BLND_DCP_CUR2_V_UPDATE_LOCK {\nBLND_V_UPDATE_LOCK_BLND_DCP_CUR2_V_UPDATE_LOCK_FALSE = 0x00000000,\nBLND_V_UPDATE_LOCK_BLND_DCP_CUR2_V_UPDATE_LOCK_TRUE = 0x00000001,\n} BLND_V_UPDATE_LOCK_BLND_DCP_CUR2_V_UPDATE_LOCK;\n\n \n\ntypedef enum BLND_V_UPDATE_LOCK_BLND_SCL_V_UPDATE_LOCK {\nBLND_V_UPDATE_LOCK_BLND_SCL_V_UPDATE_LOCK_FALSE = 0x00000000,\nBLND_V_UPDATE_LOCK_BLND_SCL_V_UPDATE_LOCK_TRUE = 0x00000001,\n} BLND_V_UPDATE_LOCK_BLND_SCL_V_UPDATE_LOCK;\n\n \n\ntypedef enum BLND_V_UPDATE_LOCK_BLND_BLND_V_UPDATE_LOCK {\nBLND_V_UPDATE_LOCK_BLND_BLND_V_UPDATE_LOCK_FALSE = 0x00000000,\nBLND_V_UPDATE_LOCK_BLND_BLND_V_UPDATE_LOCK_TRUE = 0x00000001,\n} BLND_V_UPDATE_LOCK_BLND_BLND_V_UPDATE_LOCK;\n\n \n\ntypedef enum BLND_V_UPDATE_LOCK_BLND_V_UPDATE_LOCK_MODE {\nBLND_V_UPDATE_LOCK_BLND_V_UPDATE_LOCK_MODE_FALSE = 0x00000000,\nBLND_V_UPDATE_LOCK_BLND_V_UPDATE_LOCK_MODE_TRUE = 0x00000001,\n} BLND_V_UPDATE_LOCK_BLND_V_UPDATE_LOCK_MODE;\n\n \n\ntypedef enum BLND_DEBUG_BLND_CNV_MUX_SELECT {\nBLND_DEBUG_BLND_CNV_MUX_SELECT_LOW       = 0x00000000,\nBLND_DEBUG_BLND_CNV_MUX_SELECT_HIGH      = 0x00000001,\n} BLND_DEBUG_BLND_CNV_MUX_SELECT;\n\n \n\ntypedef enum BLND_TEST_DEBUG_INDEX_BLND_TEST_DEBUG_WRITE_EN {\nBLND_TEST_DEBUG_INDEX_BLND_TEST_DEBUG_WRITE_EN_FALSE = 0x00000000,\nBLND_TEST_DEBUG_INDEX_BLND_TEST_DEBUG_WRITE_EN_TRUE = 0x00000001,\n} BLND_TEST_DEBUG_INDEX_BLND_TEST_DEBUG_WRITE_EN;\n\n \n\n \n\ntypedef enum AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_TYPE {\nAZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_TYPE_OUTPUT_CONVERTER_RESERVED  = 0x00000000,\nAZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_TYPE_INPUT_CONVERTER_RESERVED  = 0x00000001,\nAZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_TYPE_MIXER_RESERVED  = 0x00000002,\nAZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_TYPE_SELECTOR_RESERVED  = 0x00000003,\nAZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_TYPE_PIN_RESERVED  = 0x00000004,\nAZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_TYPE_POWER_WIDGET_RESERVED  = 0x00000005,\nAZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_TYPE_VOLUME_KNOB_RESERVED  = 0x00000006,\nAZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_TYPE_BEEP_GENERATOR_RESERVED  = 0x00000007,\nAZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_TYPE_RESERVED_RESERVED  = 0x00000008,\nAZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_TYPE_VENDOR_DEFINED_RESERVED  = 0x00000009,\n} AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_TYPE;\n\n \n\ntypedef enum AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_LR_SWAP {\nAZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_NO_LR_SWAP_CAPABILITY  = 0x00000000,\nAZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_HAVE_LR_SWAP_CAPABILITY  = 0x00000001,\n} AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_LR_SWAP;\n\n \n\ntypedef enum AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_POWER_CONTROL {\nAZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_NO_POWER_CONTROL_CAPABILITY  = 0x00000000,\nAZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_HAVE_POWER_CONTROL_CAPABILITY  = 0x00000001,\n} AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_POWER_CONTROL;\n\n \n\ntypedef enum AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_DIGITAL {\nAZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_IS_ANALOG  = 0x00000000,\nAZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_IS_DIGITAL  = 0x00000001,\n} AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_DIGITAL;\n\n \n\ntypedef enum AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_CONNECTION_LIST {\nAZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_NO_CONNECTION_LIST  = 0x00000000,\nAZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_HAVE_CONNECTION_LIST  = 0x00000001,\n} AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_CONNECTION_LIST;\n\n \n\ntypedef enum AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_UNSOLICITED_RESPONSE_CAPABILITY {\nAZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_NO_UNSOLICITED_RESPONSE_CAPABILITY  = 0x00000000,\nAZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_HAVE_UNSOLICITED_RESPONSE_CAPABILITY  = 0x00000001,\n} AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_UNSOLICITED_RESPONSE_CAPABILITY;\n\n \n\ntypedef enum AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_PROCESSING_WIDGET {\nAZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_PROCESSING_WIDGET_NO_PROCESSING_CAPABILITIES  = 0x00000000,\nAZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_PROCESSING_WIDGET_HAVE_PROCESSING_CAPABILITIES  = 0x00000001,\n} AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_PROCESSING_WIDGET;\n\n \n\ntypedef enum AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_STRIPE {\nAZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_NO_SUPPORT_STRIPING  = 0x00000000,\nAZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_SUPPORT_STRIPING  = 0x00000001,\n} AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_STRIPE;\n\n \n\ntypedef enum AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_FORMAT_OVERRIDE {\nAZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_NO_FORMAT_OVERRIDE  = 0x00000000,\nAZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_SUPPORT_FORMAT_OVERRIDE  = 0x00000001,\n} AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_FORMAT_OVERRIDE;\n\n \n\ntypedef enum AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_AMPLIFIER_PARAMETER_OVERRIDE {\nAZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_NO_AMPLIFIER_PARAMETER  = 0x00000000,\nAZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_HAVE_AMPLIFIER_PARAMETER_OVERRIDE  = 0x00000001,\n} AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_AMPLIFIER_PARAMETER_OVERRIDE;\n\n \n\ntypedef enum AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_OUTPUT_AMPLIFIER_PRESENT {\nAZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_NO_OUTPUT_AMPLIFIER  = 0x00000000,\nAZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_HAVE_OUTPUT_AMPLIFIER  = 0x00000001,\n} AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_OUTPUT_AMPLIFIER_PRESENT;\n\n \n\ntypedef enum AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_INPUT_AMPLIFIER_PRESENT {\nAZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_NO_INPUT_AMPLIFIER  = 0x00000000,\nAZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_HAVE_INPUT_AMPLIFIER  = 0x00000001,\n} AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_INPUT_AMPLIFIER_PRESENT;\n\n \n\ntypedef enum AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_AUDIO_CHANNEL_CAPABILITIES {\nAZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_AUDIO_CHANNEL_CAPABILITIES_MONOPHONIC  = 0x00000000,\nAZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_AUDIO_CHANNEL_CAPABILITIES_STEREO  = 0x00000001,\n} AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_AUDIO_CHANNEL_CAPABILITIES;\n\n \n\ntypedef enum AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_TYPE {\nAZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_TYPE_OUTPUT_CONVERTER_RESERVED  = 0x00000000,\nAZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_TYPE_INPUT_CONVERTER_RESERVED  = 0x00000001,\nAZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_TYPE_MIXER_RESERVED  = 0x00000002,\nAZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_TYPE_SELECTOR_RESERVED  = 0x00000003,\nAZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_TYPE_PIN_RESERVED  = 0x00000004,\nAZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_TYPE_POWER_WIDGET_RESERVED  = 0x00000005,\nAZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_TYPE_VOLUME_KNOB_RESERVED  = 0x00000006,\nAZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_TYPE_BEEP_GENERATOR_RESERVED  = 0x00000007,\nAZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_TYPE_RESERVED_RESERVED  = 0x00000008,\nAZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_TYPE_VENDOR_DEFINED_RESERVED  = 0x00000009,\n} AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_TYPE;\n\n \n\ntypedef enum AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_LR_SWAP {\nAZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_NO_LR_SWAP_CAPABILITY  = 0x00000000,\nAZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_HAVE_LR_SWAP_CAPABILITY  = 0x00000001,\n} AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_LR_SWAP;\n\n \n\ntypedef enum AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_POWER_CONTROL {\nAZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_NO_POWER_CONTROL_CAPABILITY  = 0x00000000,\nAZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_HAVE_POWER_CONTROL_CAPABILITY  = 0x00000001,\n} AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_POWER_CONTROL;\n\n \n\ntypedef enum AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_DIGITAL {\nAZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_IS_ANALOG  = 0x00000000,\nAZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_IS_DIGITAL  = 0x00000001,\n} AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_DIGITAL;\n\n \n\ntypedef enum AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_CONNECTION_LIST {\nAZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_NO_CONNECTION_LIST  = 0x00000000,\nAZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_HAVE_CONNECTION_LIST  = 0x00000001,\n} AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_CONNECTION_LIST;\n\n \n\ntypedef enum AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_UNSOLICITED_RESPONSE_CAPABILITY {\nAZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_NO_UNSOLICITED_RESPONSE_CAPABILITY  = 0x00000000,\nAZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_HAVE_UNSOLICITED_RESPONSE_CAPABILITY  = 0x00000001,\n} AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_UNSOLICITED_RESPONSE_CAPABILITY;\n\n \n\ntypedef enum AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_PROCESSING_WIDGET {\nAZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_PROCESSING_WIDGET_NO_PROCESSING_CAPABILITIES  = 0x00000000,\nAZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_PROCESSING_WIDGET_HAVE_PROCESSING_CAPABILITIES  = 0x00000001,\n} AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_PROCESSING_WIDGET;\n\n \n\ntypedef enum AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_STRIPE {\nAZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_NO_SUPPORT_STRIPING  = 0x00000000,\nAZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_SUPPORT_STRIPING  = 0x00000001,\n} AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_STRIPE;\n\n \n\ntypedef enum AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_AMPLIFIER_PARAMETER_OVERRIDE {\nAZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_NO_AMPLIFIER_PARAMETER  = 0x00000000,\nAZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_HAVE_AMPLIFIER_PARAMETER_OVERRIDE  = 0x00000001,\n} AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_AMPLIFIER_PARAMETER_OVERRIDE;\n\n \n\ntypedef enum AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_OUTPUT_AMPLIFIER_PRESENT {\nAZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_NO_OUTPUT_AMPLIFIER  = 0x00000000,\nAZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_HAVE_OUTPUT_AMPLIFIER  = 0x00000001,\n} AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_OUTPUT_AMPLIFIER_PRESENT;\n\n \n\ntypedef enum AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_INPUT_AMPLIFIER_PRESENT {\nAZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_NO_INPUT_AMPLIFIER_PRESENT  = 0x00000000,\nAZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_HAVE_INPUT_AMPLIFIER  = 0x00000001,\n} AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_INPUT_AMPLIFIER_PRESENT;\n\n \n\ntypedef enum AZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES_EAPD_CAPABLE {\nAZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES_NO_EAPD_PIN  = 0x00000000,\nAZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES_HAVE_EAPD_PIN  = 0x00000001,\n} AZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES_EAPD_CAPABLE;\n\n \n\ntypedef enum AZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES_BALANCED_I_O_PINS {\nAZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES_I_O_PINS_ARE_NOT_BALANCED  = 0x00000000,\nAZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES_I_O_PINS_ARE_BALANCED  = 0x00000001,\n} AZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES_BALANCED_I_O_PINS;\n\n \n\ntypedef enum AZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES_INPUT_CAPABLE {\nAZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES_NO_INPUT_PIN  = 0x00000000,\nAZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES_HAVE_INPUT_PIN  = 0x00000001,\n} AZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES_INPUT_CAPABLE;\n\n \n\ntypedef enum AZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES_OUTPUT_CAPABLE {\nAZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES_NO_OUTPUT_PIN  = 0x00000000,\nAZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES_HAVE_OUTPUT_PIN  = 0x00000001,\n} AZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES_OUTPUT_CAPABLE;\n\n \n\ntypedef enum AZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES_HEADPHONE_DRIVE_CAPABLE {\nAZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES_NO_HEADPHONE_DRIVE_CAPABILITY  = 0x00000000,\nAZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES_HAVE_HEADPHONE_DRIVE_CAPABILITY  = 0x00000001,\n} AZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES_HEADPHONE_DRIVE_CAPABLE;\n\n \n\ntypedef enum AZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES_JACK_DETECTION_CAPABILITY {\nAZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES_NO_JACK_DETECTION_CAPABILITY  = 0x00000000,\nAZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES_HAVE_JACK_DETECTION_CAPABILITY  = 0x00000001,\n} AZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES_JACK_DETECTION_CAPABILITY;\n\n \n\ntypedef enum AZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES_TRIGGER_REQUIRED {\nAZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES_NO_TRIGGER_REQUIRED_FOR_IMPEDANCE_MEASUREMENT  = 0x00000000,\nAZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES_TRIGGER_REQUIRED_FOR_IMPEDANCE_MEASUREMENT  = 0x00000001,\n} AZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES_TRIGGER_REQUIRED;\n\n \n\ntypedef enum AZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES_IMPEDANCE_SENSE_CAPABLE {\nAZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES_NO_IMPEDANCE_SENSE_CAPABILITY  = 0x00000000,\nAZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES_HAVE_IMPEDANCE_SENSE_CAPABILITY  = 0x00000001,\n} AZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES_IMPEDANCE_SENSE_CAPABLE;\n\n \n\ntypedef enum AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_MODE_MULTICHANNEL_MODE {\nAZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_MODE_MULTICHANNEL_PAIR_MODE  = 0x00000000,\nAZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_MODE_MULTICHANNEL_SINGLE_MODE  = 0x00000001,\n} AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_MODE_MULTICHANNEL_MODE;\n\n \n\ntypedef enum AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_HBR_HBR_CAPABLE {\nAZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_HBR_NO_HBR_CAPABLILITY  = 0x00000000,\nAZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_HBR_HAVE_HBR_CAPABLILITY  = 0x00000001,\n} AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_HBR_HBR_CAPABLE;\n\n \n\n \n\ntypedef enum AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_TYPE {\nAZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_TYPE_OUTPUT_CONVERTER_RESERVED  = 0x00000000,\nAZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_TYPE_INPUT_CONVERTER_RESERVED  = 0x00000001,\nAZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_TYPE_MIXER_RESERVED  = 0x00000002,\nAZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_TYPE_SELECTOR_RESERVED  = 0x00000003,\nAZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_TYPE_PIN_RESERVED  = 0x00000004,\nAZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_TYPE_POWER_WIDGET_RESERVED  = 0x00000005,\nAZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_TYPE_VOLUME_KNOB_RESERVED  = 0x00000006,\nAZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_TYPE_BEEP_GENERATOR_RESERVED  = 0x00000007,\nAZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_TYPE_RESERVED  = 0x00000008,\nAZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_TYPE_VENDOR_DEFINED_RESERVED  = 0x00000009,\n} AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_TYPE;\n\n \n\ntypedef enum AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_LR_SWAP {\nAZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_NO_LR_SWAP_CAPABILITY  = 0x00000000,\nAZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_HAVE_LR_SWAP_CAPABILITY  = 0x00000001,\n} AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_LR_SWAP;\n\n \n\ntypedef enum AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_POWER_CONTROL {\nAZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_NO_POWER_CONTROL_CAPABILITY  = 0x00000000,\nAZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_HAVE_POWER_CONTROL_CAPABILITY  = 0x00000001,\n} AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_POWER_CONTROL;\n\n \n\ntypedef enum AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_DIGITAL {\nAZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_CODEC_CONVERTER0_IS_ANALOG  = 0x00000000,\nAZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_CODEC_CONVERTER0_IS_DIGITAL  = 0x00000001,\n} AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_DIGITAL;\n\n \n\ntypedef enum AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_CONNECTION_LIST {\nAZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_NO_CONNECTION_LIST  = 0x00000000,\nAZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_HAVE_CONNECTION_LIST  = 0x00000001,\n} AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_CONNECTION_LIST;\n\n \n\ntypedef enum AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_UNSOLICITED_RESPONSE_CAPABILITY {\nAZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_NO_UNSOLICITED_RESPONSE_CAPABILITY  = 0x00000000,\nAZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_HAVE_UNSOLICITED_RESPONSE_CAPABILITY  = 0x00000001,\n} AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_UNSOLICITED_RESPONSE_CAPABILITY;\n\n \n\ntypedef enum AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_PROCESSING_WIDGET {\nAZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_PROCESSING_WIDGET_CODEC_CONVERTER0_HAVE_NO_PROCESSING_CAPABILITIES  = 0x00000000,\nAZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_PROCESSING_WIDGET_CODEC_CONVERTER0_HAVE_PROCESSING_CAPABILITIES  = 0x00000001,\n} AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_PROCESSING_WIDGET;\n\n \n\ntypedef enum AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_STRIPE {\nAZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_NOT_SUPPORT_STRIPING  = 0x00000000,\nAZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_SUPPORT_STRIPING  = 0x00000001,\n} AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_STRIPE;\n\n \n\ntypedef enum AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_FORMAT_OVERRIDE {\nAZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_NO_FORMAT_OVERRIDE  = 0x00000000,\nAZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_HAVE_FORMAT_OVERRIDE  = 0x00000001,\n} AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_FORMAT_OVERRIDE;\n\n \n\ntypedef enum AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_AMPLIFIER_PARAMETER_OVERRIDE {\nAZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_NO_AMPLIFIER_PARAMETER  = 0x00000000,\nAZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_HAVE_AMPLIFIER_PARAMETER  = 0x00000001,\n} AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_AMPLIFIER_PARAMETER_OVERRIDE;\n\n \n\ntypedef enum AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_OUTPUT_AMPLIFIER_PRESENT {\nAZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_NO_OUTPUT_AMPLIFIER  = 0x00000000,\nAZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_HAVE_OUTPUT_AMPLIFIER  = 0x00000001,\n} AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_OUTPUT_AMPLIFIER_PRESENT;\n\n \n\ntypedef enum AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_INPUT_AMPLIFIER_PRESENT {\nAZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_NO_INPUT_AMPLIFIER  = 0x00000000,\nAZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_HAVE_INPUT_AMPLIFIER  = 0x00000001,\n} AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_INPUT_AMPLIFIER_PRESENT;\n\n \n\ntypedef enum AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_AUDIO_CHANNEL_CAPABILITIES {\nAZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_AUDIO_CHANNEL_CAPABILITIES_MONOPHONIC  = 0x00000000,\nAZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_AUDIO_CHANNEL_CAPABILITIES_STEREO  = 0x00000001,\n} AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_AUDIO_CHANNEL_CAPABILITIES;\n\n \n\ntypedef enum AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_TYPE {\nAZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_TYPE_OUTPUT_CONVERTER_RESERVED  = 0x00000000,\nAZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_TYPE_INPUT_CONVERTER_RESERVED  = 0x00000001,\nAZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_TYPE_MIXER_RESERVED  = 0x00000002,\nAZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_TYPE_SELECTOR_RESERVED  = 0x00000003,\nAZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_TYPE_PIN_RESERVED  = 0x00000004,\nAZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_TYPE_POWER_WIDGET_RESERVED  = 0x00000005,\nAZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_TYPE_VOLUME_KNOB_RESERVED  = 0x00000006,\nAZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_TYPE_BEEP_GENERATOR_RESERVED  = 0x00000007,\nAZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_TYPE_RESERVED  = 0x00000008,\nAZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_TYPE_VENDOR_DEFINED_RESERVED  = 0x00000009,\n} AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_TYPE;\n\n \n\ntypedef enum AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_LR_SWAP {\nAZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_NO_LR_SWAP  = 0x00000000,\nAZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_HAVE_LR_SWAP  = 0x00000001,\n} AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_LR_SWAP;\n\n \n\ntypedef enum AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_POWER_CONTROL {\nAZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_NO_POWER_CONTROL_CAPABILITY  = 0x00000000,\nAZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_HAVE_POWER_CONTROL_CAPABILITY  = 0x00000001,\n} AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_POWER_CONTROL;\n\n \n\ntypedef enum AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_DIGITAL {\nAZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_IS_ANALOG  = 0x00000000,\nAZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_IS_DIGITAL  = 0x00000001,\n} AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_DIGITAL;\n\n \n\ntypedef enum AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_CONNECTION_LIST {\nAZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_NO_CONNECTION_LIST  = 0x00000000,\nAZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_HAVE_CONNECTION_LIST  = 0x00000001,\n} AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_CONNECTION_LIST;\n\n \n\ntypedef enum AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_UNSOLICITED_RESPONSE_CAPABILITY {\nAZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_NO_UNSOLICITED_RESPONSE_CAPABILITY  = 0x00000000,\nAZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_HAVE_UNSOLICITED_RESPONSE_CAPABILITY  = 0x00000001,\n} AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_UNSOLICITED_RESPONSE_CAPABILITY;\n\n \n\ntypedef enum AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_PROCESSING_WIDGET {\nAZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_PROCESSING_WIDGET_NO_PROCESING_CAPABILITIES  = 0x00000000,\nAZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_PROCESSING_WIDGET_HAVE_PROCESING_CAPABILITIES  = 0x00000001,\n} AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_PROCESSING_WIDGET;\n\n \n\ntypedef enum AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_STRIPE {\nAZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_NO_SUPPORT_STRIPING  = 0x00000000,\nAZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_SUPPORT_STRIPING  = 0x00000001,\n} AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_STRIPE;\n\n \n\ntypedef enum AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_AMPLIFIER_PARAMETER_OVERRIDE {\nAZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_NO_AMPLIFIER_PARAMETER  = 0x00000000,\nAZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_HAVE_AMPLIFIER_PARAMETER_OVERRIDE  = 0x00000001,\n} AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_AMPLIFIER_PARAMETER_OVERRIDE;\n\n \n\ntypedef enum AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_OUTPUT_AMPLIFIER_PRESENT {\nAZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_NO_OUTPUT_AMPLIFIER  = 0x00000000,\nAZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_HAVE_OUTPUT_AMPLIFIER  = 0x00000001,\n} AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_OUTPUT_AMPLIFIER_PRESENT;\n\n \n\ntypedef enum AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_INPUT_AMPLIFIER_PRESENT {\nAZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_NO_INPUT_AMPLIFIER  = 0x00000000,\nAZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_HAVE_INPUT_AMPLIFIER  = 0x00000001,\n} AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_INPUT_AMPLIFIER_PRESENT;\n\n \n\ntypedef enum AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES_DP {\nAZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES_DP_NOT_ENABLED  = 0x00000000,\nAZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES_DP_ENABLED  = 0x00000001,\n} AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES_DP;\n\n \n\ntypedef enum AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES_EAPD_CAPABLE {\nAZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES_EAPD_CAPABLE_NO_EAPD_PIN  = 0x00000000,\nAZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES_EAPD_CAPABLE_HAVE_EAPD_PIN  = 0x00000001,\n} AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES_EAPD_CAPABLE;\n\n \n\ntypedef enum AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES_HDMI {\nAZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES_HDMI_NOT_ENABLED  = 0x00000000,\nAZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES_HDMI_ENABLED  = 0x00000001,\n} AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES_HDMI;\n\n \n\ntypedef enum AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES_BALANCED_I_O_PINS {\nAZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES_I_O_PINS_NOT_BALANCED  = 0x00000000,\nAZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES_I_O_PINS_ARE_BALANCED  = 0x00000001,\n} AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES_BALANCED_I_O_PINS;\n\n \n\ntypedef enum AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES_INPUT_CAPABLE {\nAZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES_NO_INPUT_PIN  = 0x00000000,\nAZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES_HAVE_INPUT_PIN  = 0x00000001,\n} AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES_INPUT_CAPABLE;\n\n \n\ntypedef enum AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES_OUTPUT_CAPABLE {\nAZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES_NO_OUTPUT_PIN  = 0x00000000,\nAZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES_HAVE_OUTPUT_PIN  = 0x00000001,\n} AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES_OUTPUT_CAPABLE;\n\n \n\ntypedef enum AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES_HEADPHONE_DRIVE_CAPABLE {\nAZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES_NO_HEADPHONE_DRIVE_CAPABILITY  = 0x00000000,\nAZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES_HAVE_HEADPHONE_DRIVE_CAPABILITY  = 0x00000001,\n} AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES_HEADPHONE_DRIVE_CAPABLE;\n\n \n\ntypedef enum AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES_JACK_DETECTION_CAPABILITY {\nAZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES_NO_JACK_PRESENCE_DETECTION_CAPABILITY  = 0x00000000,\nAZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES_HAVE_JACK_PRESENCE_DETECTION_CAPABILITY  = 0x00000001,\n} AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES_JACK_DETECTION_CAPABILITY;\n\n \n\ntypedef enum AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES_TRIGGER_REQUIRED {\nAZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES_NO_TRIGGER_REQUIRED_FOR_IMPEDANCE_MEASUREMENT  = 0x00000000,\nAZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES_TRIGGER_REQUIRED_FOR_IMPEDANCE_MEASUREMENT  = 0x00000001,\n} AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES_TRIGGER_REQUIRED;\n\n \n\ntypedef enum AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES_IMPEDANCE_SENSE_CAPABLE {\nAZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES_NO_IMPEDANCE_SENSE_CAPABILITY  = 0x00000000,\nAZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES_HAVE_IMPEDANCE_SENSE_CAPABILITY  = 0x00000001,\n} AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES_IMPEDANCE_SENSE_CAPABLE;\n\n \n\ntypedef enum AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_HBR_HBR_CAPABLE {\nAZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_HBR_NO_HBR_CAPABILITY  = 0x00000000,\nAZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_HBR_HAVE_HBR_CAPABILITY  = 0x00000001,\n} AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_HBR_HBR_CAPABLE;\n\n \n\n \n\ntypedef enum UNP_GRPH_EN {\nUNP_GRPH_DISABLED                        = 0x00000000,\nUNP_GRPH_ENABLED                         = 0x00000001,\n} UNP_GRPH_EN;\n\n \n\ntypedef enum UNP_GRPH_DEPTH {\nUNP_GRPH_8BPP                            = 0x00000000,\nUNP_GRPH_16BPP                           = 0x00000001,\nUNP_GRPH_32BPP                           = 0x00000002,\n} UNP_GRPH_DEPTH;\n\n \n\ntypedef enum UNP_GRPH_NUM_BANKS {\nUNP_GRPH_ADDR_SURF_2_BANK                = 0x00000000,\nUNP_GRPH_ADDR_SURF_4_BANK                = 0x00000001,\nUNP_GRPH_ADDR_SURF_8_BANK                = 0x00000002,\nUNP_GRPH_ADDR_SURF_16_BANK               = 0x00000003,\n} UNP_GRPH_NUM_BANKS;\n\n \n\ntypedef enum UNP_GRPH_BANK_WIDTH {\nUNP_GRPH_ADDR_SURF_BANK_WIDTH_1          = 0x00000000,\nUNP_GRPH_ADDR_SURF_BANK_WIDTH_2          = 0x00000001,\nUNP_GRPH_ADDR_SURF_BANK_WIDTH_4          = 0x00000002,\nUNP_GRPH_ADDR_SURF_BANK_WIDTH_8          = 0x00000003,\n} UNP_GRPH_BANK_WIDTH;\n\n \n\ntypedef enum UNP_GRPH_BANK_HEIGHT {\nUNP_GRPH_ADDR_SURF_BANK_HEIGHT_1         = 0x00000000,\nUNP_GRPH_ADDR_SURF_BANK_HEIGHT_2         = 0x00000001,\nUNP_GRPH_ADDR_SURF_BANK_HEIGHT_4         = 0x00000002,\nUNP_GRPH_ADDR_SURF_BANK_HEIGHT_8         = 0x00000003,\n} UNP_GRPH_BANK_HEIGHT;\n\n \n\ntypedef enum UNP_GRPH_TILE_SPLIT {\nUNP_ADDR_SURF_TILE_SPLIT_64B             = 0x00000000,\nUNP_ADDR_SURF_TILE_SPLIT_128B            = 0x00000001,\nUNP_ADDR_SURF_TILE_SPLIT_256B            = 0x00000002,\nUNP_ADDR_SURF_TILE_SPLIT_512B            = 0x00000003,\nUNP_ADDR_SURF_TILE_SPLIT_1KB             = 0x00000004,\nUNP_ADDR_SURF_TILE_SPLIT_2KB             = 0x00000005,\nUNP_ADDR_SURF_TILE_SPLIT_4KB             = 0x00000006,\n} UNP_GRPH_TILE_SPLIT;\n\n \n\ntypedef enum UNP_GRPH_ADDRESS_TRANSLATION_ENABLE {\nUNP_GRPH_ADDRESS_TRANSLATION_ENABLE0     = 0x00000000,\nUNP_GRPH_ADDRESS_TRANSLATION_ENABLE1     = 0x00000001,\n} UNP_GRPH_ADDRESS_TRANSLATION_ENABLE;\n\n \n\ntypedef enum UNP_GRPH_MACRO_TILE_ASPECT {\nUNP_ADDR_SURF_MACRO_ASPECT_1             = 0x00000000,\nUNP_ADDR_SURF_MACRO_ASPECT_2             = 0x00000001,\nUNP_ADDR_SURF_MACRO_ASPECT_4             = 0x00000002,\nUNP_ADDR_SURF_MACRO_ASPECT_8             = 0x00000003,\n} UNP_GRPH_MACRO_TILE_ASPECT;\n\n \n\ntypedef enum UNP_GRPH_COLOR_EXPANSION_MODE {\nUNP_GRPH_DYNAMIC_EXPANSION               = 0x00000000,\nUNP_GRPH_ZERO_EXPANSION                  = 0x00000001,\n} UNP_GRPH_COLOR_EXPANSION_MODE;\n\n \n\ntypedef enum UNP_VIDEO_FORMAT {\nUNP_VIDEO_FORMAT0                        = 0x00000000,\nUNP_VIDEO_FORMAT1                        = 0x00000001,\nUNP_VIDEO_FORMAT_YUV420_YCbCr            = 0x00000002,\nUNP_VIDEO_FORMAT_YUV420_YCrCb            = 0x00000003,\nUNP_VIDEO_FORMAT_YUV422_YCb              = 0x00000004,\nUNP_VIDEO_FORMAT_YUV422_YCr              = 0x00000005,\nUNP_VIDEO_FORMAT_YUV422_CbY              = 0x00000006,\nUNP_VIDEO_FORMAT_YUV422_CrY              = 0x00000007,\n} UNP_VIDEO_FORMAT;\n\n \n\ntypedef enum UNP_GRPH_ENDIAN_SWAP {\nUNP_GRPH_ENDIAN_SWAP_NONE                = 0x00000000,\nUNP_GRPH_ENDIAN_SWAP_8IN16               = 0x00000001,\nUNP_GRPH_ENDIAN_SWAP_8IN32               = 0x00000002,\nUNP_GRPH_ENDIAN_SWAP_8IN43               = 0x00000003,\n} UNP_GRPH_ENDIAN_SWAP;\n\n \n\ntypedef enum UNP_GRPH_RED_CROSSBAR {\nUNP_GRPH_RED_CROSSBAR_R_Cr               = 0x00000000,\nUNP_GRPH_RED_CROSSBAR_G_Y                = 0x00000001,\nUNP_GRPH_RED_CROSSBAR_B_Cb               = 0x00000002,\nUNP_GRPH_RED_CROSSBAR_A                  = 0x00000003,\n} UNP_GRPH_RED_CROSSBAR;\n\n \n\ntypedef enum UNP_GRPH_GREEN_CROSSBAR {\nUNP_UNP_GRPH_GREEN_CROSSBAR_GY_AND_Y     = 0x00000000,\nUNP_UNP_GRPH_GREEN_CROSSBAR_B_Cb_AND_C   = 0x00000001,\nUNP_UNP_GRPH_GREEN_CROSSBAR_A            = 0x00000002,\nUNP_UNP_GRPH_GREEN_CROSSBAR_R_Cr         = 0x00000003,\n} UNP_GRPH_GREEN_CROSSBAR;\n\n \n\ntypedef enum UNP_GRPH_BLUE_CROSSBAR {\nUNP_GRPH_BLUE_CROSSBAR_B_Cb_AND_C        = 0x00000000,\nUNP_GRPH_BLUE_CROSSBAR_A                 = 0x00000001,\nUNP_GRPH_BLUE_CROSSBAR_R_Cr              = 0x00000002,\nUNP_GRPH_BLUE_CROSSBAR_GY_AND_Y          = 0x00000003,\n} UNP_GRPH_BLUE_CROSSBAR;\n\n \n\ntypedef enum UNP_GRPH_MODE_UPDATE_LOCKG {\nUNP_GRPH_UPDATE_LOCK_0                   = 0x00000000,\nUNP_GRPH_UPDATE_LOCK_1                   = 0x00000001,\n} UNP_GRPH_MODE_UPDATE_LOCKG;\n\n \n\ntypedef enum UNP_GRPH_SURFACE_IGNORE_UPDATE_LOCK {\nUNP_GRPH_SURFACE_IGNORE_UPDATE_LOCK_0    = 0x00000000,\nUNP_GRPH_SURFACE_IGNORE_UPDATE_LOCK_1    = 0x00000001,\n} UNP_GRPH_SURFACE_IGNORE_UPDATE_LOCK;\n\n \n\ntypedef enum UNP_GRPH_MODE_DISABLE_MULTIPLE_UPDATE {\nUNP_GRPH_MODE_DISABLE_MULTIPLE_UPDATE_0  = 0x00000000,\nUNP_GRPH_MODE_DISABLE_MULTIPLE_UPDATE_1  = 0x00000001,\n} UNP_GRPH_MODE_DISABLE_MULTIPLE_UPDATE;\n\n \n\ntypedef enum UNP_GRPH_SURFACE_DISABLE_MULTIPLE_UPDATE {\nUNP_GRPH_SURFACE_DISABLE_MULTIPLE_UPDATE_0  = 0x00000000,\nUNP_GRPH_SURFACE_DISABLE_MULTIPLE_UPDATE_1  = 0x00000001,\n} UNP_GRPH_SURFACE_DISABLE_MULTIPLE_UPDATE;\n\n \n\ntypedef enum UNP_GRPH_STEREOSYNC_FLIP_EN {\nUNP_GRPH_STEREOSYNC_FLIP_DISABLE         = 0x00000000,\nUNP_GRPH_STEREOSYNC_FLIP_ENABLE          = 0x00000001,\n} UNP_GRPH_STEREOSYNC_FLIP_EN;\n\n \n\ntypedef enum UNP_GRPH_STEREOSYNC_FLIP_MODE {\nUNP_GRPH_STEREOSYNC_FLIP_MODE_0          = 0x00000000,\nUNP_GRPH_STEREOSYNC_FLIP_MODE_1          = 0x00000001,\nUNP_GRPH_STEREOSYNC_FLIP_MODE_2          = 0x00000002,\nUNP_GRPH_STEREOSYNC_FLIP_MODE_3          = 0x00000003,\n} UNP_GRPH_STEREOSYNC_FLIP_MODE;\n\n \n\ntypedef enum UNP_GRPH_STACK_INTERLACE_FLIP_EN {\nUNP_GRPH_STACK_INTERLACE_FLIP_DISABLE    = 0x00000000,\nUNP_GRPH_STACK_INTERLACE_FLIP_ENABLE     = 0x00000001,\n} UNP_GRPH_STACK_INTERLACE_FLIP_EN;\n\n \n\ntypedef enum UNP_GRPH_STACK_INTERLACE_FLIP_MODE {\nUNP_GRPH_STACK_INTERLACE_FLIP_MODE_0     = 0x00000000,\nUNP_GRPH_STACK_INTERLACE_FLIP_MODE_1     = 0x00000001,\nUNP_GRPH_STACK_INTERLACE_FLIP_MODE_2     = 0x00000002,\nUNP_GRPH_STACK_INTERLACE_FLIP_MODE_3     = 0x00000003,\n} UNP_GRPH_STACK_INTERLACE_FLIP_MODE;\n\n \n\ntypedef enum UNP_GRPH_STEREOSYNC_SELECT_DISABLE {\nUNP_GRPH_STEREOSYNC_SELECT_EN            = 0x00000000,\nUNP_GRPH_STEREOSYNC_SELECT_DIS           = 0x00000001,\n} UNP_GRPH_STEREOSYNC_SELECT_DISABLE;\n\n \n\ntypedef enum UNP_CRC_SOURCE_SEL {\nUNP_CRC_SOURCE_SEL_NP_TO_LBV             = 0x00000000,\nUNP_CRC_SOURCE_SEL_LOWER32               = 0x00000001,\nUNP_CRC_SOURCE_SEL_RESERVED              = 0x00000002,\nUNP_CRC_SOURCE_SEL_LOWER16               = 0x00000003,\nUNP_CRC_SOURCE_SEL_UNP_TO_LBV            = 0x00000004,\n} UNP_CRC_SOURCE_SEL;\n\n \n\ntypedef enum UNP_CRC_LINE_SEL {\nUNP_CRC_LINE_SEL_RESERVED                = 0x00000000,\nUNP_CRC_LINE_SEL_EVEN_ONLY               = 0x00000001,\nUNP_CRC_LINE_SEL_ODD_ONLY                = 0x00000002,\nUNP_CRC_LINE_SEL_ODD_EVEN                = 0x00000003,\n} UNP_CRC_LINE_SEL;\n\n \n\ntypedef enum UNP_ROTATION_ANGLE {\nUNP_ROTATION_ANGLE_0                     = 0x00000000,\nUNP_ROTATION_ANGLE_90                    = 0x00000001,\nUNP_ROTATION_ANGLE_180                   = 0x00000002,\nUNP_ROTATION_ANGLE_270                   = 0x00000003,\nUNP_ROTATION_ANGLE_0m                    = 0x00000004,\nUNP_ROTATION_ANGLE_90m                   = 0x00000005,\nUNP_ROTATION_ANGLE_180m                  = 0x00000006,\nUNP_ROTATION_ANGLE_270m                  = 0x00000007,\n} UNP_ROTATION_ANGLE;\n\n \n\ntypedef enum UNP_PIXEL_DROP {\nUNP_PIXEL_NO_DROP                        = 0x00000000,\nUNP_PIXEL_DROPPING                       = 0x00000001,\n} UNP_PIXEL_DROP;\n\n \n\ntypedef enum UNP_BUFFER_MODE {\nUNP_BUFFER_MODE_LUMA                     = 0x00000000,\nUNP_BUFFER_MODE_LUMA_CHROMA              = 0x00000001,\n} UNP_BUFFER_MODE;\n\n \n\n \n\ntypedef enum DP_LINK_TRAINING_COMPLETE {\nDP_LINK_TRAINING_NOT_COMPLETE            = 0x00000000,\nDP_LINK_TRAINING_ALREADY_COMPLETE        = 0x00000001,\n} DP_LINK_TRAINING_COMPLETE;\n\n \n\ntypedef enum DP_EMBEDDED_PANEL_MODE {\nDP_EXTERNAL_PANEL                        = 0x00000000,\nDP_EMBEDDED_PANEL                        = 0x00000001,\n} DP_EMBEDDED_PANEL_MODE;\n\n \n\ntypedef enum DP_PIXEL_ENCODING {\nDP_PIXEL_ENCODING_RGB444                 = 0x00000000,\nDP_PIXEL_ENCODING_YCBCR422               = 0x00000001,\nDP_PIXEL_ENCODING_YCBCR444               = 0x00000002,\nDP_PIXEL_ENCODING_RGB_WIDE_GAMUT         = 0x00000003,\nDP_PIXEL_ENCODING_Y_ONLY                 = 0x00000004,\nDP_PIXEL_ENCODING_YCBCR420               = 0x00000005,\nDP_PIXEL_ENCODING_RESERVED               = 0x00000006,\n} DP_PIXEL_ENCODING;\n\n \n\ntypedef enum DP_DYN_RANGE {\nDP_DYN_VESA_RANGE                        = 0x00000000,\nDP_DYN_CEA_RANGE                         = 0x00000001,\n} DP_DYN_RANGE;\n\n \n\ntypedef enum DP_YCBCR_RANGE {\nDP_YCBCR_RANGE_BT601_5                   = 0x00000000,\nDP_YCBCR_RANGE_BT709_5                   = 0x00000001,\n} DP_YCBCR_RANGE;\n\n \n\ntypedef enum DP_COMPONENT_DEPTH {\nDP_COMPONENT_DEPTH_6BPC                  = 0x00000000,\nDP_COMPONENT_DEPTH_8BPC                  = 0x00000001,\nDP_COMPONENT_DEPTH_10BPC                 = 0x00000002,\nDP_COMPONENT_DEPTH_12BPC                 = 0x00000003,\nDP_COMPONENT_DEPTH_16BPC_RESERVED        = 0x00000004,\nDP_COMPONENT_DEPTH_RESERVED              = 0x00000005,\n} DP_COMPONENT_DEPTH;\n\n \n\ntypedef enum DP_MSA_MISC0_OVERRIDE_ENABLE {\nMSA_MISC0_OVERRIDE_DISABLE               = 0x00000000,\nMSA_MISC0_OVERRIDE_ENABLE                = 0x00000001,\n} DP_MSA_MISC0_OVERRIDE_ENABLE;\n\n \n\ntypedef enum DP_MSA_MISC1_BIT7_OVERRIDE_ENABLE {\nMSA_MISC1_BIT7_OVERRIDE_DISABLE          = 0x00000000,\nMSA_MISC1_BIT7_OVERRIDE_ENABLE           = 0x00000001,\n} DP_MSA_MISC1_BIT7_OVERRIDE_ENABLE;\n\n \n\ntypedef enum DP_UDI_LANES {\nDP_UDI_1_LANE                            = 0x00000000,\nDP_UDI_2_LANES                           = 0x00000001,\nDP_UDI_LANES_RESERVED                    = 0x00000002,\nDP_UDI_4_LANES                           = 0x00000003,\n} DP_UDI_LANES;\n\n \n\ntypedef enum DP_VID_STREAM_DIS_DEFER {\nDP_VID_STREAM_DIS_NO_DEFER               = 0x00000000,\nDP_VID_STREAM_DIS_DEFER_TO_HBLANK        = 0x00000001,\nDP_VID_STREAM_DIS_DEFER_TO_VBLANK        = 0x00000002,\n} DP_VID_STREAM_DIS_DEFER;\n\n \n\ntypedef enum DP_STEER_OVERFLOW_ACK {\nDP_STEER_OVERFLOW_ACK_NO_EFFECT          = 0x00000000,\nDP_STEER_OVERFLOW_ACK_CLR_INTERRUPT      = 0x00000001,\n} DP_STEER_OVERFLOW_ACK;\n\n \n\ntypedef enum DP_STEER_OVERFLOW_MASK {\nDP_STEER_OVERFLOW_MASKED                 = 0x00000000,\nDP_STEER_OVERFLOW_UNMASK                 = 0x00000001,\n} DP_STEER_OVERFLOW_MASK;\n\n \n\ntypedef enum DP_TU_OVERFLOW_ACK {\nDP_TU_OVERFLOW_ACK_NO_EFFECT             = 0x00000000,\nDP_TU_OVERFLOW_ACK_CLR_INTERRUPT         = 0x00000001,\n} DP_TU_OVERFLOW_ACK;\n\n \n\ntypedef enum DPHY_ALT_SCRAMBLER_RESET_EN {\nDPHY_ALT_SCRAMBLER_REGULAR_RESET_VALUE   = 0x00000000,\nDPHY_ALT_SCRAMBLER_INTERNAL_RESET_SOLUTION  = 0x00000001,\n} DPHY_ALT_SCRAMBLER_RESET_EN;\n\n \n\ntypedef enum DPHY_ALT_SCRAMBLER_RESET_SEL {\nDPHY_ALT_SCRAMBLER_RESET_SEL_EDP_RESET_VALUE  = 0x00000000,\nDPHY_ALT_SCRAMBLER_RESET_SEL_CUSTOM_RESET_VALUE  = 0x00000001,\n} DPHY_ALT_SCRAMBLER_RESET_SEL;\n\n \n\ntypedef enum DP_VID_TIMING_MODE {\nDP_VID_TIMING_MODE_ASYNC                 = 0x00000000,\nDP_VID_TIMING_MODE_SYNC                  = 0x00000001,\n} DP_VID_TIMING_MODE;\n\n \n\ntypedef enum DP_VID_M_N_DOUBLE_BUFFER_MODE {\nDP_VID_M_N_DOUBLE_BUFFER_AFTER_VID_M_UPDATE  = 0x00000000,\nDP_VID_M_N_DOUBLE_BUFFER_AT_FRAME_START  = 0x00000001,\n} DP_VID_M_N_DOUBLE_BUFFER_MODE;\n\n \n\ntypedef enum DP_VID_M_N_GEN_EN {\nDP_VID_M_N_PROGRAMMED_VIA_REG            = 0x00000000,\nDP_VID_M_N_CALC_AUTO                     = 0x00000001,\n} DP_VID_M_N_GEN_EN;\n\n \n\ntypedef enum DP_VID_M_DOUBLE_VALUE_EN {\nDP_VID_M_INPUT_PIXEL_RATE                = 0x00000000,\nDP_VID_M_DOUBLE_INPUT_PIXEL_RATE         = 0x00000001,\n} DP_VID_M_DOUBLE_VALUE_EN;\n\n \n\ntypedef enum DP_VID_ENHANCED_FRAME_MODE {\nVID_NORMAL_FRAME_MODE                    = 0x00000000,\nVID_ENHANCED_MODE                        = 0x00000001,\n} DP_VID_ENHANCED_FRAME_MODE;\n\n \n\ntypedef enum DP_VID_MSA_TOP_FIELD_MODE {\nDP_TOP_FIELD_ONLY                        = 0x00000000,\nDP_TOP_PLUS_BOTTOM_FIELD                 = 0x00000001,\n} DP_VID_MSA_TOP_FIELD_MODE;\n\n \n\ntypedef enum DP_VID_VBID_FIELD_POL {\nDP_VID_VBID_FIELD_POL_NORMAL             = 0x00000000,\nDP_VID_VBID_FIELD_POL_INV                = 0x00000001,\n} DP_VID_VBID_FIELD_POL;\n\n \n\ntypedef enum DP_VID_STREAM_DISABLE_ACK {\nID_STREAM_DISABLE_NO_ACK                 = 0x00000000,\nID_STREAM_DISABLE_ACKED                  = 0x00000001,\n} DP_VID_STREAM_DISABLE_ACK;\n\n \n\ntypedef enum DP_VID_STREAM_DISABLE_MASK {\nVID_STREAM_DISABLE_MASKED                = 0x00000000,\nVID_STREAM_DISABLE_UNMASK                = 0x00000001,\n} DP_VID_STREAM_DISABLE_MASK;\n\n \n\ntypedef enum DPHY_ATEST_SEL_LANE0 {\nDPHY_ATEST_LANE0_PRBS_PATTERN            = 0x00000000,\nDPHY_ATEST_LANE0_REG_PATTERN             = 0x00000001,\n} DPHY_ATEST_SEL_LANE0;\n\n \n\ntypedef enum DPHY_ATEST_SEL_LANE1 {\nDPHY_ATEST_LANE1_PRBS_PATTERN            = 0x00000000,\nDPHY_ATEST_LANE1_REG_PATTERN             = 0x00000001,\n} DPHY_ATEST_SEL_LANE1;\n\n \n\ntypedef enum DPHY_ATEST_SEL_LANE2 {\nDPHY_ATEST_LANE2_PRBS_PATTERN            = 0x00000000,\nDPHY_ATEST_LANE2_REG_PATTERN             = 0x00000001,\n} DPHY_ATEST_SEL_LANE2;\n\n \n\ntypedef enum DPHY_ATEST_SEL_LANE3 {\nDPHY_ATEST_LANE3_PRBS_PATTERN            = 0x00000000,\nDPHY_ATEST_LANE3_REG_PATTERN             = 0x00000001,\n} DPHY_ATEST_SEL_LANE3;\n\n \n\ntypedef enum DPHY_SCRAMBLER_SEL {\nDPHY_SCRAMBLER_SEL_LANE_DATA             = 0x00000000,\nDPHY_SCRAMBLER_SEL_DBG_DATA              = 0x00000001,\n} DPHY_SCRAMBLER_SEL;\n\n \n\ntypedef enum DPHY_BYPASS {\nDPHY_8B10B_OUTPUT                        = 0x00000000,\nDPHY_DBG_OUTPUT                          = 0x00000001,\n} DPHY_BYPASS;\n\n \n\ntypedef enum DPHY_SKEW_BYPASS {\nDPHY_WITH_SKEW                           = 0x00000000,\nDPHY_NO_SKEW                             = 0x00000001,\n} DPHY_SKEW_BYPASS;\n\n \n\ntypedef enum DPHY_TRAINING_PATTERN_SEL {\nDPHY_TRAINING_PATTERN_1                  = 0x00000000,\nDPHY_TRAINING_PATTERN_2                  = 0x00000001,\nDPHY_TRAINING_PATTERN_3                  = 0x00000002,\nDPHY_TRAINING_PATTERN_4                  = 0x00000003,\n} DPHY_TRAINING_PATTERN_SEL;\n\n \n\ntypedef enum DPHY_8B10B_RESET {\nDPHY_8B10B_NOT_RESET                     = 0x00000000,\nDPHY_8B10B_RESETET                       = 0x00000001,\n} DPHY_8B10B_RESET;\n\n \n\ntypedef enum DP_DPHY_8B10B_EXT_DISP {\nDP_DPHY_8B10B_EXT_DISP_ZERO              = 0x00000000,\nDP_DPHY_8B10B_EXT_DISP_ONE               = 0x00000001,\n} DP_DPHY_8B10B_EXT_DISP;\n\n \n\ntypedef enum DPHY_8B10B_CUR_DISP {\nDPHY_8B10B_CUR_DISP_ZERO                 = 0x00000000,\nDPHY_8B10B_CUR_DISP_ONE                  = 0x00000001,\n} DPHY_8B10B_CUR_DISP;\n\n \n\ntypedef enum DPHY_PRBS_EN {\nDPHY_PRBS_DISABLE                        = 0x00000000,\nDPHY_PRBS_ENABLE                         = 0x00000001,\n} DPHY_PRBS_EN;\n\n \n\ntypedef enum DPHY_PRBS_SEL {\nDPHY_PRBS7_SELECTED                      = 0x00000000,\nDPHY_PRBS23_SELECTED                     = 0x00000001,\nDPHY_PRBS11_SELECTED                     = 0x00000002,\n} DPHY_PRBS_SEL;\n\n \n\ntypedef enum DPHY_SCRAMBLER_DIS {\nDPHY_SCR_ENABLED                         = 0x00000000,\nDPHY_SCR_DISABLED                        = 0x00000001,\n} DPHY_SCRAMBLER_DIS;\n\n \n\ntypedef enum DPHY_SCRAMBLER_ADVANCE {\nDPHY_DPHY_SCRAMBLER_ADVANCE_ON_DATA_SYMBOL_ONLY  = 0x00000000,\nDPHY_SCRAMBLER_ADVANCE_ON_BOTH_DATA_AND_CTRL  = 0x00000001,\n} DPHY_SCRAMBLER_ADVANCE;\n\n \n\ntypedef enum DPHY_SCRAMBLER_KCODE {\nDPHY_SCRAMBLER_KCODE_DISABLED            = 0x00000000,\nDPHY_SCRAMBLER_KCODE_ENABLED             = 0x00000001,\n} DPHY_SCRAMBLER_KCODE;\n\n \n\ntypedef enum DPHY_LOAD_BS_COUNT_START {\nDPHY_LOAD_BS_COUNT_STARTED               = 0x00000000,\nDPHY_LOAD_BS_COUNT_NOT_STARTED           = 0x00000001,\n} DPHY_LOAD_BS_COUNT_START;\n\n \n\ntypedef enum DPHY_CRC_EN {\nDPHY_CRC_DISABLED                        = 0x00000000,\nDPHY_CRC_ENABLED                         = 0x00000001,\n} DPHY_CRC_EN;\n\n \n\ntypedef enum DPHY_CRC_CONT_EN {\nDPHY_CRC_ONE_SHOT                        = 0x00000000,\nDPHY_CRC_CONTINUOUS                      = 0x00000001,\n} DPHY_CRC_CONT_EN;\n\n \n\ntypedef enum DPHY_CRC_FIELD {\nDPHY_CRC_START_FROM_TOP_FIELD            = 0x00000000,\nDPHY_CRC_START_FROM_BOTTOM_FIELD         = 0x00000001,\n} DPHY_CRC_FIELD;\n\n \n\ntypedef enum DPHY_CRC_SEL {\nDPHY_CRC_LANE0_SELECTED                  = 0x00000000,\nDPHY_CRC_LANE1_SELECTED                  = 0x00000001,\nDPHY_CRC_LANE2_SELECTED                  = 0x00000002,\nDPHY_CRC_LANE3_SELECTED                  = 0x00000003,\n} DPHY_CRC_SEL;\n\n \n\ntypedef enum DPHY_RX_FAST_TRAINING_CAPABLE {\nDPHY_FAST_TRAINING_NOT_CAPABLE_0         = 0x00000000,\nDPHY_FAST_TRAINING_CAPABLE               = 0x00000001,\n} DPHY_RX_FAST_TRAINING_CAPABLE;\n\n \n\ntypedef enum DP_SEC_COLLISION_ACK {\nDP_SEC_COLLISION_ACK_NO_EFFECT           = 0x00000000,\nDP_SEC_COLLISION_ACK_CLR_FLAG            = 0x00000001,\n} DP_SEC_COLLISION_ACK;\n\n \n\ntypedef enum DP_SEC_AUDIO_MUTE {\nDP_SEC_AUDIO_MUTE_HW_CTRL                = 0x00000000,\nDP_SEC_AUDIO_MUTE_SW_CTRL                = 0x00000001,\n} DP_SEC_AUDIO_MUTE;\n\n \n\ntypedef enum DP_SEC_TIMESTAMP_MODE {\nDP_SEC_TIMESTAMP_PROGRAMMABLE_MODE       = 0x00000000,\nDP_SEC_TIMESTAMP_AUTO_CALC_MODE          = 0x00000001,\n} DP_SEC_TIMESTAMP_MODE;\n\n \n\ntypedef enum DP_SEC_ASP_PRIORITY {\nDP_SEC_ASP_LOW_PRIORITY                  = 0x00000000,\nDP_SEC_ASP_HIGH_PRIORITY                 = 0x00000001,\n} DP_SEC_ASP_PRIORITY;\n\n \n\ntypedef enum DP_SEC_ASP_CHANNEL_COUNT_OVERRIDE {\nDP_SEC_ASP_CHANNEL_COUNT_FROM_AZ         = 0x00000000,\nDP_SEC_ASP_CHANNEL_COUNT_OVERRIDE_ENABLED  = 0x00000001,\n} DP_SEC_ASP_CHANNEL_COUNT_OVERRIDE;\n\n \n\ntypedef enum DP_MSE_SAT_UPDATE_ACT {\nDP_MSE_SAT_UPDATE_NO_ACTION              = 0x00000000,\nDP_MSE_SAT_UPDATE_WITH_TRIGGER           = 0x00000001,\nDP_MSE_SAT_UPDATE_WITHOUT_TRIGGER        = 0x00000002,\n} DP_MSE_SAT_UPDATE_ACT;\n\n \n\ntypedef enum DP_MSE_LINK_LINE {\nDP_MSE_LINK_LINE_32_MTP_LONG             = 0x00000000,\nDP_MSE_LINK_LINE_64_MTP_LONG             = 0x00000001,\nDP_MSE_LINK_LINE_128_MTP_LONG            = 0x00000002,\nDP_MSE_LINK_LINE_256_MTP_LONG            = 0x00000003,\n} DP_MSE_LINK_LINE;\n\n \n\ntypedef enum DP_MSE_BLANK_CODE {\nDP_MSE_BLANK_CODE_SF_FILLED              = 0x00000000,\nDP_MSE_BLANK_CODE_ZERO_FILLED            = 0x00000001,\n} DP_MSE_BLANK_CODE;\n\n \n\ntypedef enum DP_MSE_TIMESTAMP_MODE {\nDP_MSE_TIMESTAMP_CALC_BASED_ON_LINK_RATE  = 0x00000000,\nDP_MSE_TIMESTAMP_CALC_BASED_ON_VC_RATE   = 0x00000001,\n} DP_MSE_TIMESTAMP_MODE;\n\n \n\ntypedef enum DP_MSE_ZERO_ENCODER {\nDP_MSE_NOT_ZERO_FE_ENCODER               = 0x00000000,\nDP_MSE_ZERO_FE_ENCODER                   = 0x00000001,\n} DP_MSE_ZERO_ENCODER;\n\n \n\ntypedef enum DP_MSE_OUTPUT_DPDBG_DATA {\nDP_MSE_OUTPUT_DPDBG_DATA_DIS             = 0x00000000,\nDP_MSE_OUTPUT_DPDBG_DATA_EN              = 0x00000001,\n} DP_MSE_OUTPUT_DPDBG_DATA;\n\n \n\ntypedef enum DP_DPHY_HBR2_PATTERN_CONTROL_MODE {\nDP_DPHY_HBR2_PASS_THROUGH                = 0x00000000,\nDP_DPHY_HBR2_PATTERN_1                   = 0x00000001,\nDP_DPHY_HBR2_PATTERN_2_NEG               = 0x00000002,\nDP_DPHY_HBR2_PATTERN_3                   = 0x00000003,\nDP_DPHY_HBR2_PATTERN_2_POS               = 0x00000006,\n} DP_DPHY_HBR2_PATTERN_CONTROL_MODE;\n\n \n\ntypedef enum DPHY_CRC_MST_PHASE_ERROR_ACK {\nDPHY_CRC_MST_PHASE_ERROR_NO_ACK          = 0x00000000,\nDPHY_CRC_MST_PHASE_ERROR_ACKED           = 0x00000001,\n} DPHY_CRC_MST_PHASE_ERROR_ACK;\n\n \n\ntypedef enum DPHY_SW_FAST_TRAINING_START {\nDPHY_SW_FAST_TRAINING_NOT_STARTED        = 0x00000000,\nDPHY_SW_FAST_TRAINING_STARTED            = 0x00000001,\n} DPHY_SW_FAST_TRAINING_START;\n\n \n\ntypedef enum DP_DPHY_FAST_TRAINING_VBLANK_EDGE_DETECT_EN {\nDP_DPHY_FAST_TRAINING_VBLANK_EDGE_DETECT_DISABLED  = 0x00000000,\nDP_DPHY_FAST_TRAINING_VBLANK_EDGE_DETECT_ENABLED  = 0x00000001,\n} DP_DPHY_FAST_TRAINING_VBLANK_EDGE_DETECT_EN;\n\n \n\ntypedef enum DP_DPHY_FAST_TRAINING_COMPLETE_MASK {\nDP_DPHY_FAST_TRAINING_COMPLETE_MASKED    = 0x00000000,\nDP_DPHY_FAST_TRAINING_COMPLETE_NOT_MASKED  = 0x00000001,\n} DP_DPHY_FAST_TRAINING_COMPLETE_MASK;\n\n \n\ntypedef enum DP_DPHY_FAST_TRAINING_COMPLETE_ACK {\nDP_DPHY_FAST_TRAINING_COMPLETE_NOT_ACKED  = 0x00000000,\nDP_DPHY_FAST_TRAINING_COMPLETE_ACKED     = 0x00000001,\n} DP_DPHY_FAST_TRAINING_COMPLETE_ACK;\n\n \n\ntypedef enum DP_MSA_V_TIMING_OVERRIDE_EN {\nMSA_V_TIMING_OVERRIDE_DISABLED           = 0x00000000,\nMSA_V_TIMING_OVERRIDE_ENABLED            = 0x00000001,\n} DP_MSA_V_TIMING_OVERRIDE_EN;\n\n \n\ntypedef enum DP_SEC_GSP0_PRIORITY {\nSEC_GSP0_PRIORITY_LOW                    = 0x00000000,\nSEC_GSP0_PRIORITY_HIGH                   = 0x00000001,\n} DP_SEC_GSP0_PRIORITY;\n\n \n\ntypedef enum DP_SEC_GSP0_SEND {\nNOT_SENT                                 = 0x00000000,\nFORCE_SENT                               = 0x00000001,\n} DP_SEC_GSP0_SEND;\n\n \n\n \n\ntypedef enum COL_MAN_UPDATE_LOCK {\nCOL_MAN_UPDATE_UNLOCKED                  = 0x00000000,\nCOL_MAN_UPDATE_LOCKED                    = 0x00000001,\n} COL_MAN_UPDATE_LOCK;\n\n \n\ntypedef enum COL_MAN_DISABLE_MULTIPLE_UPDATE {\nCOL_MAN_MULTIPLE_UPDATE                  = 0x00000000,\nCOL_MAN_MULTIPLE_UPDAT_EDISABLE          = 0x00000001,\n} COL_MAN_DISABLE_MULTIPLE_UPDATE;\n\n \n\ntypedef enum COL_MAN_INPUTCSC_MODE {\nINPUTCSC_MODE_BYPASS                     = 0x00000000,\nINPUTCSC_MODE_A                          = 0x00000001,\nINPUTCSC_MODE_B                          = 0x00000002,\nINPUTCSC_MODE_UNITY                      = 0x00000003,\n} COL_MAN_INPUTCSC_MODE;\n\n \n\ntypedef enum COL_MAN_INPUTCSC_TYPE {\nINPUTCSC_TYPE_12_0                       = 0x00000000,\nINPUTCSC_TYPE_10_2                       = 0x00000001,\nINPUTCSC_TYPE_8_4                        = 0x00000002,\n} COL_MAN_INPUTCSC_TYPE;\n\n \n\ntypedef enum COL_MAN_INPUTCSC_CONVERT {\nINPUTCSC_ROUND                           = 0x00000000,\nINPUTCSC_TRUNCATE                        = 0x00000001,\n} COL_MAN_INPUTCSC_CONVERT;\n\n \n\ntypedef enum COL_MAN_PRESCALE_MODE {\nPRESCALE_MODE_BYPASS                     = 0x00000000,\nPRESCALE_MODE_PROGRAM                    = 0x00000001,\nPRESCALE_MODE_UNITY                      = 0x00000002,\n} COL_MAN_PRESCALE_MODE;\n\n \n\ntypedef enum COL_MAN_INPUT_GAMMA_MODE {\nINGAMMA_MODE_BYPASS                      = 0x00000000,\nINGAMMA_MODE_FIX                         = 0x00000001,\nINGAMMA_MODE_FLOAT                       = 0x00000002,\n} COL_MAN_INPUT_GAMMA_MODE;\n\n \n\ntypedef enum COL_MAN_OUTPUT_CSC_MODE {\nCOL_MAN_OUTPUT_CSC_BYPASS                = 0x00000000,\nCOL_MAN_OUTPUT_CSC_RGB                   = 0x00000001,\nCOL_MAN_OUTPUT_CSC_YCrCb601              = 0x00000002,\nCOL_MAN_OUTPUT_CSC_YCrCb709              = 0x00000003,\nCOL_MAN_OUTPUT_CSC_A                     = 0x00000004,\nCOL_MAN_OUTPUT_CSC_B                     = 0x00000005,\nCOL_MAN_OUTPUT_CSC_UNITY                 = 0x00000006,\n} COL_MAN_OUTPUT_CSC_MODE;\n\n \n\ntypedef enum COL_MAN_DENORM_CLAMP_CONTROL {\nDENORM_CLAMP_MODE_UNITY                  = 0x00000000,\nDENORM_CLAMP_MODE_8                      = 0x00000001,\nDENORM_CLAMP_MODE_10                     = 0x00000002,\nDENORM_CLAMP_MODE_12                     = 0x00000003,\n} COL_MAN_DENORM_CLAMP_CONTROL;\n\n \n\ntypedef enum COL_MAN_REGAMMA_MODE_CONTROL {\nCOL_MAN_REGAMMA_MODE_BYPASS              = 0x00000000,\nCOL_MAN_REGAMMA_MODE_ROM_A               = 0x00000001,\nCOL_MAN_REGAMMA_MODE_ROM_B               = 0x00000002,\nCOL_MAN_REGAMMA_MODE_A                   = 0x00000003,\nCOL_MAN_REGAMMA_MODE_B                   = 0x00000004,\n} COL_MAN_REGAMMA_MODE_CONTROL;\n\n \n\ntypedef enum COL_MAN_GLOBAL_PASSTHROUGH_ENABLE {\nCM_GLOBAL_PASSTHROUGH_DISBALE            = 0x00000000,\nCM_GLOBAL_PASSTHROUGH_ENABLE             = 0x00000001,\n} COL_MAN_GLOBAL_PASSTHROUGH_ENABLE;\n\n \n\ntypedef enum COL_MAN_DEGAMMA_MODE {\nDEGAMMA_MODE_BYPASS                      = 0x00000000,\nDEGAMMA_MODE_A                           = 0x00000001,\nDEGAMMA_MODE_B                           = 0x00000002,\n} COL_MAN_DEGAMMA_MODE;\n\n \n\ntypedef enum COL_MAN_GAMUT_REMAP_MODE {\nGAMUT_REMAP_MODE_BYPASS                  = 0x00000000,\nGAMUT_REMAP_MODE_1                       = 0x00000001,\nGAMUT_REMAP_MODE_2                       = 0x00000002,\nGAMUT_REMAP_MODE_3                       = 0x00000003,\n} COL_MAN_GAMUT_REMAP_MODE;\n\n \n\n \n\n \n\ntypedef enum DP_AUX_CONTROL_HPD_SEL {\nDP_AUX_CONTROL_HPD1_SELECTED             = 0x00000000,\nDP_AUX_CONTROL_HPD2_SELECTED             = 0x00000001,\nDP_AUX_CONTROL_HPD3_SELECTED             = 0x00000002,\nDP_AUX_CONTROL_HPD4_SELECTED             = 0x00000003,\nDP_AUX_CONTROL_HPD5_SELECTED             = 0x00000004,\nDP_AUX_CONTROL_HPD6_SELECTED             = 0x00000005,\n} DP_AUX_CONTROL_HPD_SEL;\n\n \n\ntypedef enum DP_AUX_CONTROL_TEST_MODE {\nDP_AUX_CONTROL_TEST_MODE_DISABLE         = 0x00000000,\nDP_AUX_CONTROL_TEST_MODE_ENABLE          = 0x00000001,\n} DP_AUX_CONTROL_TEST_MODE;\n\n \n\ntypedef enum DP_AUX_SW_CONTROL_SW_GO {\nDP_AUX_SW_CONTROL_SW__NOT_GO             = 0x00000000,\nDP_AUX_SW_CONTROL_SW__GO                 = 0x00000001,\n} DP_AUX_SW_CONTROL_SW_GO;\n\n \n\ntypedef enum DP_AUX_SW_CONTROL_LS_READ_TRIG {\nDP_AUX_SW_CONTROL_LS_READ__NOT_TRIG      = 0x00000000,\nDP_AUX_SW_CONTROL_LS_READ__TRIG          = 0x00000001,\n} DP_AUX_SW_CONTROL_LS_READ_TRIG;\n\n \n\ntypedef enum DP_AUX_ARB_CONTROL_ARB_PRIORITY {\nDP_AUX_ARB_CONTROL_ARB_PRIORITY__GTC_LS_SW  = 0x00000000,\nDP_AUX_ARB_CONTROL_ARB_PRIORITY__LS_GTC_SW  = 0x00000001,\nDP_AUX_ARB_CONTROL_ARB_PRIORITY__SW_LS_GTC  = 0x00000002,\nDP_AUX_ARB_CONTROL_ARB_PRIORITY__SW_GTC_LS  = 0x00000003,\n} DP_AUX_ARB_CONTROL_ARB_PRIORITY;\n\n \n\ntypedef enum DP_AUX_ARB_CONTROL_USE_AUX_REG_REQ {\nDP_AUX_ARB_CONTROL__NOT_USE_AUX_REG_REQ  = 0x00000000,\nDP_AUX_ARB_CONTROL__USE_AUX_REG_REQ      = 0x00000001,\n} DP_AUX_ARB_CONTROL_USE_AUX_REG_REQ;\n\n \n\ntypedef enum DP_AUX_ARB_CONTROL_DONE_USING_AUX_REG {\nDP_AUX_ARB_CONTROL__DONE_NOT_USING_AUX_REG = 0x00000000,\nDP_AUX_ARB_CONTROL__DONE_USING_AUX_REG   = 0x00000001,\n} DP_AUX_ARB_CONTROL_DONE_USING_AUX_REG;\n\n \n\ntypedef enum DP_AUX_INT_ACK {\nDP_AUX_INT__NOT_ACK                      = 0x00000000,\nDP_AUX_INT__ACK                          = 0x00000001,\n} DP_AUX_INT_ACK;\n\n \n\ntypedef enum DP_AUX_LS_UPDATE_ACK {\nDP_AUX_INT_LS_UPDATE_NOT_ACK             = 0x00000000,\nDP_AUX_INT_LS_UPDATE_ACK                 = 0x00000001,\n} DP_AUX_LS_UPDATE_ACK;\n\n \n\ntypedef enum DP_AUX_DPHY_TX_REF_CONTROL_TX_REF_SEL {\nDP_AUX_DPHY_TX_REF_CONTROL_TX_REF_SEL__DIVIDED_SYM_CLK  = 0x00000000,\nDP_AUX_DPHY_TX_REF_CONTROL_TX_REF_SEL__FROM_DCCG_MICROSECOND_REF  = 0x00000001,\n} DP_AUX_DPHY_TX_REF_CONTROL_TX_REF_SEL;\n\n \n\ntypedef enum DP_AUX_DPHY_TX_REF_CONTROL_TX_RATE {\nDP_AUX_DPHY_TX_REF_CONTROL_TX_RATE__1MHZ = 0x00000000,\nDP_AUX_DPHY_TX_REF_CONTROL_TX_RATE__2MHZ = 0x00000001,\nDP_AUX_DPHY_TX_REF_CONTROL_TX_RATE__4MHZ = 0x00000002,\nDP_AUX_DPHY_TX_REF_CONTROL_TX_RATE__8MHZ = 0x00000003,\n} DP_AUX_DPHY_TX_REF_CONTROL_TX_RATE;\n\n \n\ntypedef enum DP_AUX_DPHY_TX_CONTROL_PRECHARGE_LEN {\nDP_AUX_DPHY_TX_CONTROL_PRECHARGE_LEN__0US = 0x00000000,\nDP_AUX_DPHY_TX_CONTROL_PRECHARGE_LEN__8US = 0x00000001,\nDP_AUX_DPHY_TX_CONTROL_PRECHARGE_LEN__16US = 0x00000002,\nDP_AUX_DPHY_TX_CONTROL_PRECHARGE_LEN__24US = 0x00000003,\nDP_AUX_DPHY_TX_CONTROL_PRECHARGE_LEN__32US = 0x00000004,\nDP_AUX_DPHY_TX_CONTROL_PRECHARGE_LEN__40US = 0x00000005,\nDP_AUX_DPHY_TX_CONTROL_PRECHARGE_LEN__48US = 0x00000006,\nDP_AUX_DPHY_TX_CONTROL_PRECHARGE_LEN__56US = 0x00000007,\n} DP_AUX_DPHY_TX_CONTROL_PRECHARGE_LEN;\n\n \n\ntypedef enum DP_AUX_DPHY_TX_CONTROL_MODE_DET_CHECK_DELAY {\nDP_AUX_DPHY_TX_CONTROL_MODE_DET_CHECK_DELAY__0 = 0x00000000,\nDP_AUX_DPHY_TX_CONTROL_MODE_DET_CHECK_DELAY__16US = 0x00000001,\nDP_AUX_DPHY_TX_CONTROL_MODE_DET_CHECK_DELAY__32US = 0x00000002,\nDP_AUX_DPHY_TX_CONTROL_MODE_DET_CHECK_DELAY__64US = 0x00000003,\nDP_AUX_DPHY_TX_CONTROL_MODE_DET_CHECK_DELAY__128US = 0x00000004,\nDP_AUX_DPHY_TX_CONTROL_MODE_DET_CHECK_DELAY__256US = 0x00000005,\n} DP_AUX_DPHY_TX_CONTROL_MODE_DET_CHECK_DELAY;\n\n \n\ntypedef enum DP_AUX_DPHY_RX_CONTROL_START_WINDOW {\nDP_AUX_DPHY_RX_CONTROL_START_WINDOW__1TO2_PERIOD  = 0x00000000,\nDP_AUX_DPHY_RX_CONTROL_START_WINDOW__1TO4_PERIOD  = 0x00000001,\nDP_AUX_DPHY_RX_CONTROL_START_WINDOW__1TO8_PERIOD  = 0x00000002,\nDP_AUX_DPHY_RX_CONTROL_START_WINDOW__1TO16_PERIOD  = 0x00000003,\nDP_AUX_DPHY_RX_CONTROL_START_WINDOW__1TO32_PERIOD  = 0x00000004,\nDP_AUX_DPHY_RX_CONTROL_START_WINDOW__1TO64_PERIOD  = 0x00000005,\nDP_AUX_DPHY_RX_CONTROL_START_WINDOW__1TO128_PERIOD  = 0x00000006,\nDP_AUX_DPHY_RX_CONTROL_START_WINDOW__1TO256_PERIOD  = 0x00000007,\n} DP_AUX_DPHY_RX_CONTROL_START_WINDOW;\n\n \n\ntypedef enum DP_AUX_DPHY_RX_CONTROL_RECEIVE_WINDOW {\nDP_AUX_DPHY_RX_CONTROL_RECEIVE_WINDOW__1TO2_PERIOD  = 0x00000000,\nDP_AUX_DPHY_RX_CONTROL_RECEIVE_WINDOW__1TO4_PERIOD  = 0x00000001,\nDP_AUX_DPHY_RX_CONTROL_RECEIVE_WINDOW__1TO8_PERIOD  = 0x00000002,\nDP_AUX_DPHY_RX_CONTROL_RECEIVE_WINDOW__1TO16_PERIOD  = 0x00000003,\nDP_AUX_DPHY_RX_CONTROL_RECEIVE_WINDOW__1TO32_PERIOD  = 0x00000004,\nDP_AUX_DPHY_RX_CONTROL_RECEIVE_WINDOW__1TO64_PERIOD  = 0x00000005,\nDP_AUX_DPHY_RX_CONTROL_RECEIVE_WINDOW__1TO128_PERIOD  = 0x00000006,\nDP_AUX_DPHY_RX_CONTROL_RECEIVE_WINDOW__1TO256_PERIOD  = 0x00000007,\n} DP_AUX_DPHY_RX_CONTROL_RECEIVE_WINDOW;\n\n \n\ntypedef enum DP_AUX_DPHY_RX_CONTROL_HALF_SYM_DETECT_LEN {\nDP_AUX_DPHY_RX_CONTROL_HALF_SYM_DETECT_LEN__6_EDGES = 0x00000000,\nDP_AUX_DPHY_RX_CONTROL_HALF_SYM_DETECT_LEN__10_EDGES = 0x00000001,\nDP_AUX_DPHY_RX_CONTROL_HALF_SYM_DETECT_LEN__18_EDGES = 0x00000002,\nDP_AUX_DPHY_RX_CONTROL_HALF_SYM_DETECT_LEN__RESERVED = 0x00000003,\n} DP_AUX_DPHY_RX_CONTROL_HALF_SYM_DETECT_LEN;\n\n \n\ntypedef enum DP_AUX_DPHY_RX_CONTROL_ALLOW_BELOW_THRESHOLD_PHASE_DETECT {\nDP_AUX_DPHY_RX_CONTROL__NOT_ALLOW_BELOW_THRESHOLD_PHASE_DETECT = 0x00000000,\nDP_AUX_DPHY_RX_CONTROL__ALLOW_BELOW_THRESHOLD_PHASE_DETECT = 0x00000001,\n} DP_AUX_DPHY_RX_CONTROL_ALLOW_BELOW_THRESHOLD_PHASE_DETECT;\n\n \n\ntypedef enum DP_AUX_DPHY_RX_CONTROL_ALLOW_BELOW_THRESHOLD_START {\nDP_AUX_DPHY_RX_CONTROL__NOT_ALLOW_BELOW_THRESHOLD_START = 0x00000000,\nDP_AUX_DPHY_RX_CONTROL__ALLOW_BELOW_THRESHOLD_START = 0x00000001,\n} DP_AUX_DPHY_RX_CONTROL_ALLOW_BELOW_THRESHOLD_START;\n\n \n\ntypedef enum DP_AUX_DPHY_RX_CONTROL_ALLOW_BELOW_THRESHOLD_STOP {\nDP_AUX_DPHY_RX_CONTROL__NOT_ALLOW_BELOW_THRESHOLD_STOP = 0x00000000,\nDP_AUX_DPHY_RX_CONTROL__ALLOW_BELOW_THRESHOLD_STOP = 0x00000001,\n} DP_AUX_DPHY_RX_CONTROL_ALLOW_BELOW_THRESHOLD_STOP;\n\n \n\ntypedef enum DP_AUX_DPHY_RX_CONTROL_PHASE_DETECT_LEN {\nDP_AUX_DPHY_RX_CONTROL_PHASE_DETECT_LEN__2_HALF_SYMBOLS = 0x00000000,\nDP_AUX_DPHY_RX_CONTROL_PHASE_DETECT_LEN__4_HALF_SYMBOLS = 0x00000001,\nDP_AUX_DPHY_RX_CONTROL_PHASE_DETECT_LEN__6_HALF_SYMBOLS = 0x00000002,\nDP_AUX_DPHY_RX_CONTROL_PHASE_DETECT_LEN__8_HALF_SYMBOLS = 0x00000003,\n} DP_AUX_DPHY_RX_CONTROL_PHASE_DETECT_LEN;\n\n \n\ntypedef enum DP_AUX_DPHY_RX_CONTROL_TIMEOUT_LEN {\nDP_AUX_DPHY_RX_CONTROL_TIMEOUT_LEN_450US = 0x00000000,\nDP_AUX_DPHY_RX_CONTROL_TIMEOUT_LEN_500US = 0x00000001,\nDP_AUX_DPHY_RX_CONTROL_TIMEOUT_LEN_550US = 0x00000002,\nDP_AUX_DPHY_RX_CONTROL_TIMEOUT_LEN_600US = 0x00000003,\nDP_AUX_DPHY_RX_CONTROL_TIMEOUT_LEN_650US = 0x00000004,\nDP_AUX_DPHY_RX_CONTROL_TIMEOUT_LEN_700US = 0x00000005,\nDP_AUX_DPHY_RX_CONTROL_TIMEOUT_LEN_750US = 0x00000006,\nDP_AUX_DPHY_RX_CONTROL_TIMEOUT_LEN_800US = 0x00000007,\n} DP_AUX_DPHY_RX_CONTROL_TIMEOUT_LEN;\n\n \n\ntypedef enum DP_AUX_DPHY_RX_DETECTION_THRESHOLD {\nDP_AUX_DPHY_RX_DETECTION_THRESHOLD__1to2  = 0x00000000,\nDP_AUX_DPHY_RX_DETECTION_THRESHOLD__3to4  = 0x00000001,\nDP_AUX_DPHY_RX_DETECTION_THRESHOLD__7to8  = 0x00000002,\nDP_AUX_DPHY_RX_DETECTION_THRESHOLD__15to16  = 0x00000003,\nDP_AUX_DPHY_RX_DETECTION_THRESHOLD__31to32  = 0x00000004,\nDP_AUX_DPHY_RX_DETECTION_THRESHOLD__63to64  = 0x00000005,\nDP_AUX_DPHY_RX_DETECTION_THRESHOLD__127to128  = 0x00000006,\nDP_AUX_DPHY_RX_DETECTION_THRESHOLD__255to256  = 0x00000007,\n} DP_AUX_DPHY_RX_DETECTION_THRESHOLD;\n\n \n\ntypedef enum DP_AUX_GTC_SYNC_CONTROL_GTC_SYNC_BLOCK_REQ {\nDP_AUX_GTC_SYNC_CONTROL_GTC_SYNC_ALLOW_REQ_FROM_OTHER_AUX  = 0x00000000,\nDP_AUX_GTC_SYNC_CONTROL_GTC_SYNC_BLOCK_REQ_FROM_OTHER_AUX  = 0x00000001,\n} DP_AUX_GTC_SYNC_CONTROL_GTC_SYNC_BLOCK_REQ;\n\n \n\ntypedef enum DP_AUX_GTC_SYNC_CONTROL_INTERVAL_RESET_WINDOW {\nDP_AUX_GTC_SYNC_CONTROL_INTERVAL_RESET_WINDOW__300US = 0x00000000,\nDP_AUX_GTC_SYNC_CONTROL_INTERVAL_RESET_WINDOW__400US = 0x00000001,\nDP_AUX_GTC_SYNC_CONTROL_INTERVAL_RESET_WINDOW__500US = 0x00000002,\nDP_AUX_GTC_SYNC_CONTROL_INTERVAL_RESET_WINDOW__600US = 0x00000003,\n} DP_AUX_GTC_SYNC_CONTROL_INTERVAL_RESET_WINDOW;\n\n \n\ntypedef enum DP_AUX_GTC_SYNC_CONTROL_OFFSET_CALC_MAX_ATTEMPT {\nDP_AUX_GTC_SYNC_CONTROL_OFFSET_CALC_MAX_ATTEMPT__4_ATTAMPS = 0x00000000,\nDP_AUX_GTC_SYNC_CONTROL_OFFSET_CALC_MAX_ATTEMPT__8_ATTAMPS = 0x00000001,\nDP_AUX_GTC_SYNC_CONTROL_OFFSET_CALC_MAX_ATTEMPT__16_ATTAMPS = 0x00000002,\nDP_AUX_GTC_SYNC_CONTROL_OFFSET_CALC_MAX_ATTEMPT__RESERVED = 0x00000003,\n} DP_AUX_GTC_SYNC_CONTROL_OFFSET_CALC_MAX_ATTEMPT;\n\n \n\ntypedef enum DP_AUX_GTC_SYNC_ERROR_CONTROL_LOCK_ACQ_TIMEOUT_LEN {\nDP_AUX_GTC_SYNC_ERROR_CONTROL_LOCK_ACQ_TIMEOUT_LEN__0  = 0x00000000,\nDP_AUX_GTC_SYNC_ERROR_CONTROL_LOCK_ACQ_TIMEOUT_LEN__64  = 0x00000001,\nDP_AUX_GTC_SYNC_ERROR_CONTROL_LOCK_ACQ_TIMEOUT_LEN__128  = 0x00000002,\nDP_AUX_GTC_SYNC_ERROR_CONTROL_LOCK_ACQ_TIMEOUT_LEN__256  = 0x00000003,\n} DP_AUX_GTC_SYNC_ERROR_CONTROL_LOCK_ACQ_TIMEOUT_LEN;\n\n \n\ntypedef enum DP_AUX_ERR_OCCURRED_ACK {\nDP_AUX_ERR_OCCURRED__NOT_ACK             = 0x00000000,\nDP_AUX_ERR_OCCURRED__ACK                 = 0x00000001,\n} DP_AUX_ERR_OCCURRED_ACK;\n\n \n\ntypedef enum DP_AUX_POTENTIAL_ERR_REACHED_ACK {\nDP_AUX_POTENTIAL_ERR_REACHED__NOT_ACK    = 0x00000000,\nDP_AUX_POTENTIAL_ERR_REACHED__ACK        = 0x00000001,\n} DP_AUX_POTENTIAL_ERR_REACHED_ACK;\n\n \n\ntypedef enum DP_AUX_DEFINITE_ERR_REACHED_ACK {\nALPHA_DP_AUX_DEFINITE_ERR_REACHED_NOT_ACK = 0x00000000,\nALPHA_DP_AUX_DEFINITE_ERR_REACHED_ACK    = 0x00000001,\n} DP_AUX_DEFINITE_ERR_REACHED_ACK;\n\n \n\ntypedef enum DP_AUX_RESET {\nDP_AUX_RESET_DEASSERTED                  = 0x00000000,\nDP_AUX_RESET_ASSERTED                    = 0x00000001,\n} DP_AUX_RESET;\n\n \n\ntypedef enum DP_AUX_RESET_DONE {\nDP_AUX_RESET_SEQUENCE_NOT_DONE           = 0x00000000,\nDP_AUX_RESET_SEQUENCE_DONE               = 0x00000001,\n} DP_AUX_RESET_DONE;\n\n \n\n \n\ntypedef enum DSI_COMMAND_MODE_SRC_FORMAT {\nDSI_COMMAND_SRC_FORMAT_RGB8BIT           = 0x00000002,\nDSI_COMMAND_SRC_FORMAT_RGB332            = 0x00000003,\nDSI_COMMAND_SRC_FORMAT_RGB444            = 0x00000004,\nDSI_COMMAND_SRC_FORMAT_RGB555            = 0x00000005,\nDSI_COMMAND_SRC_FORMAT_RGB565            = 0x00000006,\nDSI_COMMAND_SRC_FORMAT_RGB888            = 0x00000008,\n} DSI_COMMAND_MODE_SRC_FORMAT;\n\n \n\ntypedef enum DSI_COMMAND_MODE_DST_FORMAT {\nDSI_COMMAND_DST_FORMAT_RGB111            = 0x00000000,\nDSI_COMMAND_DST_FORMAT_RGB332            = 0x00000003,\nDSI_COMMAND_DST_FORMAT_RGB444            = 0x00000004,\nDSI_COMMAND_DST_FORMAT_RGB565            = 0x00000006,\nDSI_COMMAND_DST_FORMAT_RGB666            = 0x00000007,\nDSI_COMMAND_DST_FORMAT_RGB888            = 0x00000008,\n} DSI_COMMAND_MODE_DST_FORMAT;\n\n \n\ntypedef enum DSI_FLAG_CLR {\nDSI_FLAG_NO_CLEAR                        = 0x00000000,\nDSI_FLAG_CLEAR                           = 0x00000001,\n} DSI_FLAG_CLR;\n\n \n\ntypedef enum DSI_BIT_SWAP {\nDSI_BIT_SWAP_DISABLE                     = 0x00000000,\nDSI_BIT_SWAP_ENABLE                      = 0x00000001,\n} DSI_BIT_SWAP;\n\n \n\ntypedef enum DSI_CLK_GATING {\nDSI_CLK_GATING_ENABLE                    = 0x00000000,\nDSI_CLK_GATING_DISABLE                   = 0x00000001,\n} DSI_CLK_GATING;\n\n \n\ntypedef enum DSI_LANE_ULPS_REQUEST {\nDSI_LANE_ULPS_REQUEST_DEASSERT           = 0x00000000,\nDSI_LANE_ULPS_REQUEST_ASSERT             = 0x00000001,\n} DSI_LANE_ULPS_REQUEST;\n\n \n\ntypedef enum DSI_LANE_ULPS_EXIT {\nDSI_LANE_ULPS_EXIT_DEASSERT              = 0x00000000,\nDSI_LANE_ULPS_EXIT_ASSERT                = 0x00000001,\n} DSI_LANE_ULPS_EXIT;\n\n \n\ntypedef enum DSI_LANE_FORCE_TX_STOP {\nDSI_LANE_FORCE_TX_STOP_DEASSERT          = 0x00000000,\nDSI_LANE_FORCE_TX_STOP_ASSERT            = 0x00000001,\n} DSI_LANE_FORCE_TX_STOP;\n\n \n\ntypedef enum DSI_CLOCK_LANE_HS_FORCE_REQUEST {\nDSI_CLOCK_LANE_HS_FORCE_REQUEST_DEASSERT  = 0x00000000,\nDSI_CLOCK_LANE_HS_FORCE_REQUEST_ASSERT   = 0x00000001,\n} DSI_CLOCK_LANE_HS_FORCE_REQUEST;\n\n \n\ntypedef enum DSI_CONTROLLER_EN {\nDSI_CONTROLLER_DISABLE                   = 0x00000000,\nDSI_CONTROLLER_ENABLE                    = 0x00000001,\n} DSI_CONTROLLER_EN;\n\n \n\ntypedef enum DSI_VIDEO_MODE_EN {\nDSI_VIDEO_MODE_DISABLE                   = 0x00000000,\nDSI_VIDEO_MODE_ENABLE                    = 0x00000001,\n} DSI_VIDEO_MODE_EN;\n\n \n\ntypedef enum DSI_CMD_MODE_EN {\nDSI_CMD_MODE_DISABLE                     = 0x00000000,\nDSI_CMD_MODE_ENABLE                      = 0x00000001,\n} DSI_CMD_MODE_EN;\n\n \n\ntypedef enum DSI_DATA_LANE0_EN {\nDSI_DATA_LANE0_DISABLE                   = 0x00000000,\nDSI_DATA_LANE0_ENABLE                    = 0x00000001,\n} DSI_DATA_LANE0_EN;\n\n \n\ntypedef enum DSI_DATA_LANE1_EN {\nDSI_DATA_LANE1_DISABLE                   = 0x00000000,\nDSI_DATA_LANE1_ENABLE                    = 0x00000001,\n} DSI_DATA_LANE1_EN;\n\n \n\ntypedef enum DSI_DATA_LANE2_EN {\nDSI_DATA_LANE2_DISABLE                   = 0x00000000,\nDSI_DATA_LANE2_ENABLE                    = 0x00000001,\n} DSI_DATA_LANE2_EN;\n\n \n\ntypedef enum DSI_DATA_LANE3_EN {\nDSI_DATA_LANE3_DISABLE                   = 0x00000000,\nDSI_DATA_LANE3_ENABLE                    = 0x00000001,\n} DSI_DATA_LANE3_EN;\n\n \n\ntypedef enum DSI_CLOCK_LANE_EN {\nDSI_CLOCK_LANE_DISABLE                   = 0x00000000,\nDSI_CLOCK_LANE_ENABLE                    = 0x00000001,\n} DSI_CLOCK_LANE_EN;\n\n \n\ntypedef enum DSI_PHY_DATA_LANE0_EN {\nDSI_PHY_DATA_LANE0_DISABLE               = 0x00000000,\nDSI_PHY_DATA_LANE0_ENABLE                = 0x00000001,\n} DSI_PHY_DATA_LANE0_EN;\n\n \n\ntypedef enum DSI_PHY_DATA_LANE1_EN {\nDSI_PHY_DATA_LANE1_DISABLE               = 0x00000000,\nDSI_PHY_DATA_LANE1_ENABLE                = 0x00000001,\n} DSI_PHY_DATA_LANE1_EN;\n\n \n\ntypedef enum DSI_PHY_DATA_LANE2_EN {\nDSI_PHY_DATA_LANE2_DISABLE               = 0x00000000,\nDSI_PHY_DATA_LANE2_ENABLE                = 0x00000001,\n} DSI_PHY_DATA_LANE2_EN;\n\n \n\ntypedef enum DSI_PHY_DATA_LANE3_EN {\nDSI_PHY_DATA_LANE3_DISABLE               = 0x00000000,\nDSI_PHY_DATA_LANE3_ENABLE                = 0x00000001,\n} DSI_PHY_DATA_LANE3_EN;\n\n \n\ntypedef enum DSI_RESET_DISPCLK {\nDSI_NO_RESET_ON_DISPCLK_DOMAIN_LOGIC     = 0x00000000,\nDSI_RESET_ON_DISPCLK_DOMAIN_LOGIC        = 0x00000001,\n} DSI_RESET_DISPCLK;\n\n \n\ntypedef enum DSI_RESET_DSICLK {\nDSI_NO_RESET_ON_DSICLK_DOMAIN_LOGIC      = 0x00000000,\nDSI_RESET_ON_DSICLK_DOMAIN_LOGIC         = 0x00000001,\n} DSI_RESET_DSICLK;\n\n \n\ntypedef enum DSI_RESET_BYTECLK {\nDSI_NO_RESET_ON_BYTECLK_DOMAIN_LOGIC     = 0x00000000,\nDSI_RESET_ON_BYTECLK_DOMAIN_LOGIC        = 0x00000001,\n} DSI_RESET_BYTECLK;\n\n \n\ntypedef enum DSI_RESET_ESCCLK {\nDSI_NO_RESET_ON_ESCCLK_DOMAIN_LOGIC      = 0x00000000,\nDSI_RESET_ON_ESCCLK_DOMAIN_LOGIC         = 0x00000001,\n} DSI_RESET_ESCCLK;\n\n \n\ntypedef enum DSI_CRTC_SEL {\nDSI_GET_PIXEL_STREAM_FROM_FMT0           = 0x00000000,\nDSI_GET_PIXEL_STREAM_FROM_FMT1           = 0x00000001,\nDSI_GET_PIXEL_STREAM_FROM_FMT2           = 0x00000002,\nDSI_GET_PIXEL_STREAM_FROM_FMT3           = 0x00000003,\nDSI_GET_PIXEL_STREAM_FROM_FMT4           = 0x00000004,\nDSI_GET_PIXEL_STREAM_FROM_FMT5           = 0x00000005,\n} DSI_CRTC_SEL;\n\n \n\ntypedef enum DSI_PACKET_BYTE_MSB_LSB_FLIP {\nDSI_PACKET_BYTE_MSB_LSB_FLIP_NO_SWAP     = 0x00000000,\nDSI_PACKET_BYTE_MSB_LSB_FLIP_SWAP        = 0x00000001,\n} DSI_PACKET_BYTE_MSB_LSB_FLIP;\n\n \n\ntypedef enum DSI_VIDEO_MODE_DST_FORMAT {\nDSI_VIDEO_DST_FORMAT_RGB565              = 0x00000000,\nDSI_VIDEO_DST_FORMAT_RGB666_PACKED       = 0x00000001,\nDSI_VIDEO_DST_FORMAT_RGB666_LOOSELY_PACKED = 0x00000002,\nDSI_VIDEO_DST_FORMAT_RGB888              = 0x00000003,\n} DSI_VIDEO_MODE_DST_FORMAT;\n\n \n\ntypedef enum DSI_VIDEO_TRAFFIC_MODE {\nDSI_TRAFFIC_MODE_SYNC_PULSES             = 0x00000000,\nDSI_TRAFFIC_MODE_SYNC_EVENTS             = 0x00000001,\nDSI_TRAFFIC_MODE_BURST                   = 0x00000002,\nDSI_TRAFFIC_MODE_RESERVED                = 0x00000003,\n} DSI_VIDEO_TRAFFIC_MODE;\n\n \n\ntypedef enum DSI_VIDEO_BLLP_PWR_MODE {\nDSI_VIDEO_BLLP_PWR_MODE_HS               = 0x00000000,\nDSI_VIDEO_BLLP_PWR_MODE_LP               = 0x00000001,\n} DSI_VIDEO_BLLP_PWR_MODE;\n\n \n\ntypedef enum DSI_VIDEO_EOF_BLLP_PWR_MODE {\nDSI_VIDEO_EOF_BLLP_PWR_MODE_HS           = 0x00000000,\nDSI_VIDEO_EOF_BLLP_PWR_MODE_LP           = 0x00000001,\n} DSI_VIDEO_EOF_BLLP_PWR_MODE;\n\n \n\ntypedef enum DSI_VIDEO_PWR_MODE {\nDSI_VIDEO_PWR_MODE_HS                    = 0x00000000,\nDSI_VIDEO_PWR_MODE_LP                    = 0x00000001,\n} DSI_VIDEO_PWR_MODE;\n\n \n\ntypedef enum DSI_VIDEO_PULSE_MODE_OPT {\nPULSE_MODE_OPT_NO_HSA                    = 0x00000000,\nPULSE_MODE_OPT_SEND                      = 0x00000001,\n} DSI_VIDEO_PULSE_MODE_OPT;\n\n \n\ntypedef enum DSI_RGB_SWAP {\nDSI_SWAP_RGB                             = 0x00000000,\nDSI_SWAP_RBG                             = 0x00000001,\nDSI_SWAP_BGR                             = 0x00000002,\nDSI_SWAP_BRG                             = 0x00000003,\nDSI_SWAP_GRB                             = 0x00000004,\nDSI_SWAP_GBR                             = 0x00000005,\n} DSI_RGB_SWAP;\n\n \n\ntypedef enum DSI_CMD_PACKET_TYPE {\nDSI_CMD_PACKET_TYPE_SHORT                = 0x00000000,\nDSI_CMD_PACKET_TYPE_LONG                 = 0x00000001,\n} DSI_CMD_PACKET_TYPE;\n\n \n\ntypedef enum DSI_CMD_PWR_MODE {\nDSI_CMD_PWR_MODE_HS                      = 0x00000000,\nDSI_CMD_PWR_MODE_LP                      = 0x00000001,\n} DSI_CMD_PWR_MODE;\n\n \n\ntypedef enum DSI_CMD_EMBEDDED_MODE {\nCMD_EMBEDDED_MODE_DISABLE                = 0x00000000,\nCMD_EMBEDDED_MODE_ENABLE                 = 0x00000001,\n} DSI_CMD_EMBEDDED_MODE;\n\n \n\ntypedef enum DSI_CMD_ORDER {\nDSI_CMD_ORDER_COMMAND_FIRST              = 0x00000000,\nDSI_CMD_ORDER_DATA_FIRST                 = 0x00000001,\n} DSI_CMD_ORDER;\n\n \n\ntypedef enum DSI_DATA_BUFFER_ID {\nDSI_DATA_BUFFER_OFFSET0                  = 0x00000000,\nDSI_DATA_BUFFER_OFFSET1                  = 0x00000001,\n} DSI_DATA_BUFFER_ID;\n\n \n\ntypedef enum DSI_DWORD_BYTE_SWAP {\nDWORD_BYTE_SWAP_NO_SWAP                  = 0x00000000,\nDWORD_BYTE_SWAP_BYTE_SWAP                = 0x00000001,\nDWORD_BYTE_SWAP_WORD_SWAP                = 0x00000002,\nDWORD_BYTE_SWAP_BOTH_SWAP                = 0x00000003,\n} DSI_DWORD_BYTE_SWAP;\n\n \n\ntypedef enum DSI_INSERT_DCS_COMMAND {\nDSI_INSERT_DCS_COMMAND_DISABLE           = 0x00000000,\nDSI_INSERT_DCS_COMMAND_ENABLE            = 0x00000001,\n} DSI_INSERT_DCS_COMMAND;\n\n \n\ntypedef enum DSI_DMAFIFO_WRITE_WATERMARK {\nDSI_DMAFIFO_WRITE_WATERMARK_HALF         = 0x00000000,\nDSI_DMAFIFO_WRITE_WATERMARK_FOURTH       = 0x00000001,\nDSI_DMAFIFO_WRITE_WATERMARK_EIGHTH       = 0x00000002,\nDSI_DMAFIFO_WRITE_WATERMARK_SIXTEENTH    = 0x00000003,\n} DSI_DMAFIFO_WRITE_WATERMARK;\n\n \n\ntypedef enum DSI_DMAFIFO_READ_WATERMARK {\nDSI_DMAFIFO_READ_WATERMARK_HALF          = 0x00000000,\nDSI_DMAFIFO_READ_WATERMARK_FOURTH        = 0x00000001,\nDSI_DMAFIFO_READ_WATERMARK_EIGHTH        = 0x00000002,\nDSI_DMAFIFO_READ_WATERMARK_SIXTEENTH     = 0x00000003,\n} DSI_DMAFIFO_READ_WATERMARK;\n\n \n\ntypedef enum DSI_USE_DENG_LENGTH {\nDSI_USE_DENG_LENGTH_DISABLE              = 0x00000000,\nDSI_USE_DENG_LENGTH_ENABLE               = 0x00000001,\n} DSI_USE_DENG_LENGTH;\n\n \n\ntypedef enum DSI_COMMAND_TRIGGER_MODE {\nDSI_COMMAND_TRIGGER_MODE_AUTO            = 0x00000000,\nDSI_COMMAND_TRIGGER_MODE_MANUAL          = 0x00000001,\n} DSI_COMMAND_TRIGGER_MODE;\n\n \n\ntypedef enum DSI_COMMAND_TRIGGER_SEL {\nDSI_COMMAND_TRIGGER_SEL_NONE             = 0x00000000,\nDSI_COMMAND_TRIGGER_SEL_CRTC             = 0x00000001,\nDSI_COMMAND_TRIGGER_SEL_TE               = 0x00000002,\nDSI_COMMAND_TRIGGER_SEL_HW               = 0x00000003,\n} DSI_COMMAND_TRIGGER_SEL;\n\n \n\ntypedef enum DSI_HW_SOURCE_SEL {\nHW_SOURCE_SEL_NONE                       = 0x00000000,\nHW_SOURCE_SEL_DSC_VUP                    = 0x00000001,\nHW_SOURCE_SEL_DSC_VLP                    = 0x00000002,\nHW_SOURCE_SEL_DSC_JPEG                   = 0x00000003,\n} DSI_HW_SOURCE_SEL;\n\n \n\ntypedef enum DSI_COMMAND_TRIGGER_ORDER {\nDSI_COMMAND_TRIGGER_ORDER_DMA            = 0x00000000,\nDSI_COMMAND_TRIGGER_ORDER_DENG           = 0x00000001,\n} DSI_COMMAND_TRIGGER_ORDER;\n\n \n\ntypedef enum DSI_TE_SRC_SEL {\nDSI_TE_SEL_LINK                          = 0x00000000,\nDSI_TE_SEL_PIN                           = 0x00000001,\n} DSI_TE_SRC_SEL;\n\n \n\ntypedef enum DSI_EXT_TE_MUX {\nDSI_XT_TE_MUX_LCDD17                     = 0x00000000,\nDSI_XT_TE_MUX_DCLK                       = 0x00000001,\nDSI_XT_TE_MUX_SS                         = 0x00000002,\nDSI_XT_TE_MUX_GCLK                       = 0x00000003,\nDSI_XT_TE_MUX_GOE                        = 0x00000004,\nDSI_XT_TE_MUX_DINV                       = 0x00000005,\nDSI_XT_TE_MUX_FRAME                      = 0x00000006,\nDSI_XT_TE_MUX_GPIO4                      = 0x00000007,\nDSI_XT_TE_MUX_GPIO5                      = 0x00000008,\n} DSI_EXT_TE_MUX;\n\n \n\ntypedef enum DSI_EXT_TE_MODE {\nDSI_EXT_TE_MODE_VSYNC_EDGE               = 0x00000000,\nDSI_EXT_TE_MODE_VSYNC_WIDTH              = 0x00000001,\nDSI_EXT_TE_MODE_HVSYNC_EDGE              = 0x00000002,\nDSI_EXT_TE_MODE_HVSYNC_WIDTH             = 0x00000003,\n} DSI_EXT_TE_MODE;\n\n \n\ntypedef enum DSI_EXT_RESET_POL {\nDSI_EXT_RESET_POL_HIGH                   = 0x00000000,\nDSI_EXT_RESET_POL_LOW                    = 0x00000001,\n} DSI_EXT_RESET_POL;\n\n \n\ntypedef enum DSI_EXT_TE_POL {\nDSI_EXT_TE_POL_RISING                    = 0x00000000,\nDSI_EXT_TE_POL_FALLING                   = 0x00000001,\n} DSI_EXT_TE_POL;\n\n \n\ntypedef enum DSI_RESET_PANEL {\nDSI_RESET_PANEL_DEASSERT                 = 0x00000000,\nDSI_RESET_PANEL_ASSERT                   = 0x00000001,\n} DSI_RESET_PANEL;\n\n \n\ntypedef enum DSI_CRC_ENABLE {\nDSI_CRC_CAL_DISABLE                      = 0x00000000,\nDSI_CRC_CAL_ENABLE                       = 0x00000001,\n} DSI_CRC_ENABLE;\n\n \n\ntypedef enum DSI_TX_EOT_APPEND {\nDSI_TX_EOT_APPEND_DISABLE                = 0x00000000,\nDSI_TX_EOT_APPEND_ENABLE                 = 0x00000001,\n} DSI_TX_EOT_APPEND;\n\n \n\ntypedef enum DSI_RX_EOT_IGNORE {\nDSI_RX_EOT_IGNORE_DISABLE                = 0x00000000,\nDSI_RX_EOT_IGNORE_ENABLE                 = 0x00000001,\n} DSI_RX_EOT_IGNORE;\n\n \n\ntypedef enum DSI_MIPI_BIST_RESET {\nDSI_MIPI_BIST_RESET_DEASSERT             = 0x00000000,\nDSI_MIPI_BIST_RESET_ASSERT               = 0x00000001,\n} DSI_MIPI_BIST_RESET;\n\n \n\ntypedef enum DSI_MIPI_BIST_VIDEO_FRMT {\nDSI_MIPI_BIST_VIDEO_FRMT_YUV422          = 0x00000000,\nDSI_MIPI_BIST_VIDEO_FRMT_RAW8            = 0x00000001,\n} DSI_MIPI_BIST_VIDEO_FRMT;\n\n \n\ntypedef enum DSI_MIPI_BIST_START {\nDSI_MIPI_BIST_START_DEASSERT             = 0x00000000,\nDSI_MIPI_BIST_START_ASSERT               = 0x00000001,\n} DSI_MIPI_BIST_START;\n\n \n\ntypedef enum DSI_DBG_CLK_SEL {\nDSI_TEST_CLK_SEL_DISPCLK_P               = 0x00000000,\nDSI_TEST_CLK_SEL_DISPCLK_G               = 0x00000001,\nDSI_TEST_CLK_SEL_DISPCLK_R               = 0x00000002,\nDSI_TEST_CLK_SEL_ESCCLK_G                = 0x00000003,\nDSI_TEST_CLK_SEL_BYTECLK_G               = 0x00000004,\nDSI_TEST_CLK_SEL_DSICLK_P                = 0x00000005,\nDSI_TEST_CLK_SEL_DSICLK_R                = 0x00000006,\nDSI_TEST_CLK_SEL_DSICLK_G                = 0x00000007,\nDSI_TEST_CLK_SEL_DSICLK_TRN              = 0x00000008,\n} DSI_DBG_CLK_SEL;\n\n \n\ntypedef enum DSI_DENG_FIFO_USE_OVERWRITE_LEVEL {\nDSI_DENG_FIFO_LEVEL_OVERWRITE            = 0x00000000,\nDSI_DENG_FIFO_LEVEL_CAL_AVERAGE          = 0x00000001,\n} DSI_DENG_FIFO_USE_OVERWRITE_LEVEL;\n\n \n\ntypedef enum DSI_DENG_FIFO_FORCE_RECAL_AVERAGE {\nDSI_DENG_FIFO_FORCE_RECAL_AVERAGE_DEASSERT  = 0x00000000,\nDSI_DENG_FIFO_FORCE_RECAL_AVERAGE_ASSERT  = 0x00000001,\n} DSI_DENG_FIFO_FORCE_RECAL_AVERAGE;\n\n \n\ntypedef enum DSI_DENG_FIFO_FORCE_RECOMP_MINMAX {\nDSI_DENG_FIFO_FORCE_RECOMP_MINMAX_DEASSERT  = 0x00000000,\nDSI_DENG_FIFO_FORCE_RECOMP_MINMAX_ASSERT  = 0x00000001,\n} DSI_DENG_FIFO_FORCE_RECOMP_MINMAX;\n\n \n\ntypedef enum DSI_DENG_FIFO_START {\nDSI_DENG_FIFO_START_DEASSERT             = 0x00000000,\nDSI_DENG_FIFO_START_ASSERT               = 0x00000001,\n} DSI_DENG_FIFO_START;\n\n \n\ntypedef enum DSI_USE_CMDFIFO {\nDSI_CMD_USE_DMAFIFO                      = 0x00000000,\nDSI_CMD_USE_CMDFIFO                      = 0x00000001,\n} DSI_USE_CMDFIFO;\n\n \n\ntypedef enum DSI_CRTC_FREEZE_TRIG {\nDSI_CRTC_FREEZE_TRIG_DEASSERT            = 0x00000000,\nDSI_CRTC_FREEZE_TRIG_ASSERT              = 0x00000001,\n} DSI_CRTC_FREEZE_TRIG;\n\n \n\ntypedef enum DSI_PERF_LATENCY_SEL {\nDSI_PERF_LATENCY_SEL_DATA_LANE0          = 0x00000000,\nDSI_PERF_LATENCY_SEL_DATA_LANE1          = 0x00000001,\nDSI_PERF_LATENCY_SEL_DATA_LANE2          = 0x00000002,\nDSI_PERF_LATENCY_SEL_DATA_LANE3          = 0x00000003,\n} DSI_PERF_LATENCY_SEL;\n\n \n\ntypedef enum DSI_DEBUG_DSICLK_SEL {\nDSI_DEBUG_DSICLK_SEL_VIDEO_ENGINE        = 0x00000000,\nDSI_DEBUG_DSICLK_SEL_CMD_ENGINE          = 0x00000001,\nDSI_DEBUG_DSICLK_SEL_RESYNC_FIFO         = 0x00000002,\nDSI_DEBUG_DSICLK_SEL_CMDFIFO             = 0x00000003,\nDSI_DEBUG_DSICLK_SEL_CMDBUFFER           = 0x00000004,\nDSI_DEBUG_DSICLK_SEL_AFIFO               = 0x00000005,\nDSI_DEBUG_DSICLK_SEL_LANECTRL            = 0x00000006,\n} DSI_DEBUG_DSICLK_SEL;\n\n \n\ntypedef enum DSI_DEBUG_BYTECLK_SEL {\nDSI_DEBUG_BYTECLK_SEL_AFIFO              = 0x00000000,\nDSI_DEBUG_BYTECLK_SEL_LANEFIFO0          = 0x00000001,\nDSI_DEBUG_BYTECLK_SEL_LANEFIFO1          = 0x00000002,\nDSI_DEBUG_BYTECLK_SEL_LANEFIFO2          = 0x00000003,\nDSI_DEBUG_BYTECLK_SEL_LANEFIFO3          = 0x00000004,\nDSI_DEBUG_BYTECLK_SEL_LANEBUF0           = 0x00000005,\nDSI_DEBUG_BYTECLK_SEL_LANEBUF1           = 0x00000006,\nDSI_DEBUG_BYTECLK_SEL_LANEBUF2           = 0x00000007,\nDSI_DEBUG_BYTECLK_SEL_LANEBUF3           = 0x00000008,\nDSI_DEBUG_BYTECLK_SEL_PINGPONG0          = 0x00000009,\nDSI_DEBUG_BYTECLK_SEL_PINGPONG1          = 0x0000000a,\nDSI_DEBUG_BYTECLK_SEL_PINGPING2          = 0x0000000b,\nDSI_DEBUG_BYTECLK_SEL_PINGPING3          = 0x0000000c,\nDSI_DEBUG_BYTECLK_SEL_EOT                = 0x0000000d,\nDSI_DEBUG_BYTECLK_SEL_LANECTRL           = 0x0000000e,\n} DSI_DEBUG_BYTECLK_SEL;\n\n \n\n \n\ntypedef enum DCIOCHIP_HPD_SEL {\nDCIOCHIP_HPD_SEL_ASYNC                   = 0x00000000,\nDCIOCHIP_HPD_SEL_CLOCKED                 = 0x00000001,\n} DCIOCHIP_HPD_SEL;\n\n \n\ntypedef enum DCIOCHIP_PAD_MODE {\nDCIOCHIP_PAD_MODE_DDC                    = 0x00000000,\nDCIOCHIP_PAD_MODE_DP                     = 0x00000001,\n} DCIOCHIP_PAD_MODE;\n\n \n\ntypedef enum DCIOCHIP_AUXSLAVE_PAD_MODE {\nDCIOCHIP_AUXSLAVE_PAD_MODE_I2C           = 0x00000000,\nDCIOCHIP_AUXSLAVE_PAD_MODE_AUX           = 0x00000001,\n} DCIOCHIP_AUXSLAVE_PAD_MODE;\n\n \n\ntypedef enum DCIOCHIP_INVERT {\nDCIOCHIP_POL_NON_INVERT                  = 0x00000000,\nDCIOCHIP_POL_INVERT                      = 0x00000001,\n} DCIOCHIP_INVERT;\n\n \n\ntypedef enum DCIOCHIP_PD_EN {\nDCIOCHIP_PD_EN_NOTALLOW                  = 0x00000000,\nDCIOCHIP_PD_EN_ALLOW                     = 0x00000001,\n} DCIOCHIP_PD_EN;\n\n \n\ntypedef enum DCIOCHIP_GPIO_MASK_EN {\nDCIOCHIP_GPIO_MASK_EN_HARDWARE           = 0x00000000,\nDCIOCHIP_GPIO_MASK_EN_SOFTWARE           = 0x00000001,\n} DCIOCHIP_GPIO_MASK_EN;\n\n \n\ntypedef enum DCIOCHIP_MASK {\nDCIOCHIP_MASK_DISABLE                    = 0x00000000,\nDCIOCHIP_MASK_ENABLE                     = 0x00000001,\n} DCIOCHIP_MASK;\n\n \n\ntypedef enum DCIOCHIP_GPIO_I2C_MASK {\nDCIOCHIP_GPIO_I2C_MASK_DISABLE           = 0x00000000,\nDCIOCHIP_GPIO_I2C_MASK_ENABLE            = 0x00000001,\n} DCIOCHIP_GPIO_I2C_MASK;\n\n \n\ntypedef enum DCIOCHIP_GPIO_I2C_DRIVE {\nDCIOCHIP_GPIO_I2C_DRIVE_LOW              = 0x00000000,\nDCIOCHIP_GPIO_I2C_DRIVE_HIGH             = 0x00000001,\n} DCIOCHIP_GPIO_I2C_DRIVE;\n\n \n\ntypedef enum DCIOCHIP_GPIO_I2C_EN {\nDCIOCHIP_GPIO_I2C_DISABLE                = 0x00000000,\nDCIOCHIP_GPIO_I2C_ENABLE                 = 0x00000001,\n} DCIOCHIP_GPIO_I2C_EN;\n\n \n\ntypedef enum DCIOCHIP_MASK_4BIT {\nDCIOCHIP_MASK_4BIT_DISABLE               = 0x00000000,\nDCIOCHIP_MASK_4BIT_ENABLE                = 0x0000000f,\n} DCIOCHIP_MASK_4BIT;\n\n \n\ntypedef enum DCIOCHIP_ENABLE_4BIT {\nDCIOCHIP_4BIT_DISABLE                    = 0x00000000,\nDCIOCHIP_4BIT_ENABLE                     = 0x0000000f,\n} DCIOCHIP_ENABLE_4BIT;\n\n \n\ntypedef enum DCIOCHIP_MASK_5BIT {\nDCIOCHIP_MASIK_5BIT_DISABLE              = 0x00000000,\nDCIOCHIP_MASIK_5BIT_ENABLE               = 0x0000001f,\n} DCIOCHIP_MASK_5BIT;\n\n \n\ntypedef enum DCIOCHIP_ENABLE_5BIT {\nDCIOCHIP_5BIT_DISABLE                    = 0x00000000,\nDCIOCHIP_5BIT_ENABLE                     = 0x0000001f,\n} DCIOCHIP_ENABLE_5BIT;\n\n \n\ntypedef enum DCIOCHIP_MASK_2BIT {\nDCIOCHIP_MASK_2BIT_DISABLE               = 0x00000000,\nDCIOCHIP_MASK_2BIT_ENABLE                = 0x00000003,\n} DCIOCHIP_MASK_2BIT;\n\n \n\ntypedef enum DCIOCHIP_ENABLE_2BIT {\nDCIOCHIP_2BIT_DISABLE                    = 0x00000000,\nDCIOCHIP_2BIT_ENABLE                     = 0x00000003,\n} DCIOCHIP_ENABLE_2BIT;\n\n \n\ntypedef enum DCIOCHIP_REF_27_SRC_SEL {\nDCIOCHIP_REF_27_SRC_SEL_XTAL_DIVIDER     = 0x00000000,\nDCIOCHIP_REF_27_SRC_SEL_DISP_CLKIN2_DIVIDER  = 0x00000001,\nDCIOCHIP_REF_27_SRC_SEL_XTAL_BYPASS      = 0x00000002,\nDCIOCHIP_REF_27_SRC_SEL_DISP_CLKIN2_BYPASS  = 0x00000003,\n} DCIOCHIP_REF_27_SRC_SEL;\n\n \n\ntypedef enum DCIOCHIP_DVO_VREFPON {\nDCIOCHIP_DVO_VREFPON_DISABLE             = 0x00000000,\nDCIOCHIP_DVO_VREFPON_ENABLE              = 0x00000001,\n} DCIOCHIP_DVO_VREFPON;\n\n \n\ntypedef enum DCIOCHIP_DVO_VREFSEL {\nDCIOCHIP_DVO_VREFSEL_ONCHIP              = 0x00000000,\nDCIOCHIP_DVO_VREFSEL_EXTERNAL            = 0x00000001,\n} DCIOCHIP_DVO_VREFSEL;\n\n \n\ntypedef enum DCIOCHIP_SPDIF1_IMODE {\nDCIOCHIP_SPDIF1_IMODE_OE_A               = 0x00000000,\nDCIOCHIP_SPDIF1_IMODE_TSTE_TSTO          = 0x00000001,\n} DCIOCHIP_SPDIF1_IMODE;\n\n \n\ntypedef enum DCIOCHIP_AUX_FALLSLEWSEL {\nDCIOCHIP_AUX_FALLSLEWSEL_LOW             = 0x00000000,\nDCIOCHIP_AUX_FALLSLEWSEL_HIGH0           = 0x00000001,\nDCIOCHIP_AUX_FALLSLEWSEL_HIGH1           = 0x00000002,\nDCIOCHIP_AUX_FALLSLEWSEL_ULTRAHIGH       = 0x00000003,\n} DCIOCHIP_AUX_FALLSLEWSEL;\n\n \n\ntypedef enum DCIOCHIP_AUX_SPIKESEL {\nDCIOCHIP_AUX_SPIKESEL_50NS               = 0x00000000,\nDCIOCHIP_AUX_SPIKESEL_10NS               = 0x00000001,\n} DCIOCHIP_AUX_SPIKESEL;\n\n \n\ntypedef enum DCIOCHIP_AUX_CSEL0P9 {\nDCIOCHIP_AUX_CSEL_DEC1P0                 = 0x00000000,\nDCIOCHIP_AUX_CSEL_DEC0P9                 = 0x00000001,\n} DCIOCHIP_AUX_CSEL0P9;\n\n \n\ntypedef enum DCIOCHIP_AUX_CSEL1P1 {\nDCIOCHIP_AUX_CSEL_INC1P0                 = 0x00000000,\nDCIOCHIP_AUX_CSEL_INC1P1                 = 0x00000001,\n} DCIOCHIP_AUX_CSEL1P1;\n\n \n\ntypedef enum DCIOCHIP_AUX_RSEL0P9 {\nDCIOCHIP_AUX_RSEL_DEC1P0                 = 0x00000000,\nDCIOCHIP_AUX_RSEL_DEC0P9                 = 0x00000001,\n} DCIOCHIP_AUX_RSEL0P9;\n\n \n\ntypedef enum DCIOCHIP_AUX_RSEL1P1 {\nDCIOCHIP_AUX_RSEL_INC1P0                 = 0x00000000,\nDCIOCHIP_AUX_RSEL_INC1P1                 = 0x00000001,\n} DCIOCHIP_AUX_RSEL1P1;\n\n \n\n \n\ntypedef enum GENERIC_AZ_CONTROLLER_REGISTER_ENABLE_CONTROL {\nGENERIC_AZ_CONTROLLER_REGISTER_DISABLE   = 0x00000000,\nGENERIC_AZ_CONTROLLER_REGISTER_ENABLE    = 0x00000001,\n} GENERIC_AZ_CONTROLLER_REGISTER_ENABLE_CONTROL;\n\n \n\ntypedef enum GENERIC_AZ_CONTROLLER_REGISTER_ENABLE_CONTROL_RESERVED {\nGENERIC_AZ_CONTROLLER_REGISTER_DISABLE_RESERVED  = 0x00000000,\nGENERIC_AZ_CONTROLLER_REGISTER_ENABLE_RESERVED  = 0x00000001,\n} GENERIC_AZ_CONTROLLER_REGISTER_ENABLE_CONTROL_RESERVED;\n\n \n\ntypedef enum GENERIC_AZ_CONTROLLER_REGISTER_STATUS {\nGENERIC_AZ_CONTROLLER_REGISTER_STATUS_NOT_SET  = 0x00000000,\nGENERIC_AZ_CONTROLLER_REGISTER_STATUS_SET  = 0x00000001,\n} GENERIC_AZ_CONTROLLER_REGISTER_STATUS;\n\n \n\ntypedef enum GENERIC_AZ_CONTROLLER_REGISTER_STATUS_RESERVED {\nGENERIC_AZ_CONTROLLER_REGISTER_STATUS_NOT_SET_RESERVED  = 0x00000000,\nGENERIC_AZ_CONTROLLER_REGISTER_STATUS_SET_RESERVED  = 0x00000001,\n} GENERIC_AZ_CONTROLLER_REGISTER_STATUS_RESERVED;\n\n \n\ntypedef enum AZ_GLOBAL_CAPABILITIES {\nAZ_GLOBAL_CAPABILITIES_SIXTY_FOUR_BIT_ADDRESS_NOT_SUPPORTED  = 0x00000000,\nAZ_GLOBAL_CAPABILITIES_SIXTY_FOUR_BIT_ADDRESS_SUPPORTED  = 0x00000001,\n} AZ_GLOBAL_CAPABILITIES;\n\n \n\ntypedef enum GLOBAL_CONTROL_ACCEPT_UNSOLICITED_RESPONSE {\nACCEPT_UNSOLICITED_RESPONSE_NOT_ENABLE   = 0x00000000,\nACCEPT_UNSOLICITED_RESPONSE_ENABLE       = 0x00000001,\n} GLOBAL_CONTROL_ACCEPT_UNSOLICITED_RESPONSE;\n\n \n\ntypedef enum GLOBAL_CONTROL_FLUSH_CONTROL {\nFLUSH_CONTROL_FLUSH_NOT_STARTED          = 0x00000000,\nFLUSH_CONTROL_FLUSH_STARTED              = 0x00000001,\n} GLOBAL_CONTROL_FLUSH_CONTROL;\n\n \n\ntypedef enum GLOBAL_CONTROL_CONTROLLER_RESET {\nCONTROLLER_RESET_AZ_CONTROLLER_IN_RESET  = 0x00000000,\nCONTROLLER_RESET_AZ_CONTROLLER_NOT_IN_RESET  = 0x00000001,\n} GLOBAL_CONTROL_CONTROLLER_RESET;\n\n \n\ntypedef enum AZ_STATE_CHANGE_STATUS {\nAZ_STATE_CHANGE_STATUS_CODEC_NOT_PRESENT  = 0x00000000,\nAZ_STATE_CHANGE_STATUS_CODEC_PRESENT     = 0x00000001,\n} AZ_STATE_CHANGE_STATUS;\n\n \n\ntypedef enum GLOBAL_STATUS_FLUSH_STATUS {\nGLOBAL_STATUS_FLUSH_STATUS_FLUSH_NOT_ENDED  = 0x00000000,\nGLOBAL_STATUS_FLUSH_STATUS_FLUSH_ENDED   = 0x00000001,\n} GLOBAL_STATUS_FLUSH_STATUS;\n\n \n\ntypedef enum STREAM_0_SYNCHRONIZATION {\nSTREAM_0_SYNCHRONIZATION_STEAM_NOT_STOPPED  = 0x00000000,\nSTREAM_0_SYNCHRONIZATION_STEAM_STOPPED   = 0x00000001,\n} STREAM_0_SYNCHRONIZATION;\n\n \n\ntypedef enum STREAM_1_SYNCHRONIZATION {\nSTREAM_1_SYNCHRONIZATION_STEAM_NOT_STOPPED  = 0x00000000,\nSTREAM_1_SYNCHRONIZATION_STEAM_STOPPED   = 0x00000001,\n} STREAM_1_SYNCHRONIZATION;\n\n \n\ntypedef enum STREAM_2_SYNCHRONIZATION {\nSTREAM_2_SYNCHRONIZATION_STEAM_NOT_STOPPED  = 0x00000000,\nSTREAM_2_SYNCHRONIZATION_STEAM_STOPPED   = 0x00000001,\n} STREAM_2_SYNCHRONIZATION;\n\n \n\ntypedef enum STREAM_3_SYNCHRONIZATION {\nSTREAM_3_SYNCHRONIZATION_STEAM_NOT_STOPPED  = 0x00000000,\nSTREAM_3_SYNCHRONIZATION_STEAM_STOPPED   = 0x00000001,\n} STREAM_3_SYNCHRONIZATION;\n\n \n\ntypedef enum STREAM_4_SYNCHRONIZATION {\nSTREAM_4_SYNCHRONIZATION_STEAM_NOT_STOPPED  = 0x00000000,\nSTREAM_4_SYNCHRONIZATION_STEAM_STOPPED   = 0x00000001,\n} STREAM_4_SYNCHRONIZATION;\n\n \n\ntypedef enum STREAM_5_SYNCHRONIZATION {\nSTREAM_5_SYNCHRONIZATION_STEAM_NOT_STOPPED  = 0x00000000,\nSTREAM_5_SYNCHRONIZATION_STEAM_STOPPED   = 0x00000001,\n} STREAM_5_SYNCHRONIZATION;\n\n \n\ntypedef enum STREAM_6_SYNCHRONIZATION {\nSTREAM_6_SYNCHRONIZATION_STEAM_NOT_STOPPED_RESERVED  = 0x00000000,\nSTREAM_6_SYNCHRONIZATION_STEAM_STOPPED_RESERVED  = 0x00000001,\n} STREAM_6_SYNCHRONIZATION;\n\n \n\ntypedef enum STREAM_7_SYNCHRONIZATION {\nSTREAM_7_SYNCHRONIZATION_STEAM_NOT_STOPPED_RESERVED  = 0x00000000,\nSTREAM_7_SYNCHRONIZATION_STEAM_STOPPED_RESERVED  = 0x00000001,\n} STREAM_7_SYNCHRONIZATION;\n\n \n\ntypedef enum STREAM_8_SYNCHRONIZATION {\nSTREAM_8_SYNCHRONIZATION_STEAM_NOT_STOPPED_RESERVED  = 0x00000000,\nSTREAM_8_SYNCHRONIZATION_STEAM_STOPPED_RESERVED  = 0x00000001,\n} STREAM_8_SYNCHRONIZATION;\n\n \n\ntypedef enum STREAM_9_SYNCHRONIZATION {\nSTREAM_9_SYNCHRONIZATION_STEAM_NOT_STOPPED_RESERVED  = 0x00000000,\nSTREAM_9_SYNCHRONIZATION_STEAM_STOPPED_RESERVED  = 0x00000001,\n} STREAM_9_SYNCHRONIZATION;\n\n \n\ntypedef enum STREAM_10_SYNCHRONIZATION {\nSTREAM_10_SYNCHRONIZATION_STEAM_NOT_STOPPED_RESERVED  = 0x00000000,\nSTREAM_10_SYNCHRONIZATION_STEAM_STOPPED_RESERVED  = 0x00000001,\n} STREAM_10_SYNCHRONIZATION;\n\n \n\ntypedef enum STREAM_11_SYNCHRONIZATION {\nSTREAM_11_SYNCHRONIZATION_STEAM_NOT_STOPPED_RESERVED  = 0x00000000,\nSTREAM_11_SYNCHRONIZATION_STEAM_STOPPED_RESERVED  = 0x00000001,\n} STREAM_11_SYNCHRONIZATION;\n\n \n\ntypedef enum STREAM_12_SYNCHRONIZATION {\nSTREAM_12_SYNCHRONIZATION_STEAM_NOT_STOPPED_RESERVED  = 0x00000000,\nSTREAM_12_SYNCHRONIZATION_STEAM_STOPPED_RESERVED  = 0x00000001,\n} STREAM_12_SYNCHRONIZATION;\n\n \n\ntypedef enum STREAM_13_SYNCHRONIZATION {\nSTREAM_13_SYNCHRONIZATION_STEAM_NOT_STOPPED_RESERVED  = 0x00000000,\nSTREAM_13_SYNCHRONIZATION_STEAM_STOPPED_RESERVED  = 0x00000001,\n} STREAM_13_SYNCHRONIZATION;\n\n \n\ntypedef enum STREAM_14_SYNCHRONIZATION {\nSTREAM_14_SYNCHRONIZATION_STEAM_NOT_STOPPED_RESERVED  = 0x00000000,\nSTREAM_14_SYNCHRONIZATION_STEAM_STOPPED_RESERVED  = 0x00000001,\n} STREAM_14_SYNCHRONIZATION;\n\n \n\ntypedef enum STREAM_15_SYNCHRONIZATION {\nSTREAM_15_SYNCHRONIZATION_STEAM_NOT_STOPPED_RESERVED  = 0x00000000,\nSTREAM_15_SYNCHRONIZATION_STEAM_STOPPED_RESERVED  = 0x00000001,\n} STREAM_15_SYNCHRONIZATION;\n\n \n\ntypedef enum CORB_READ_POINTER_RESET {\nCORB_READ_POINTER_RESET_CORB_DMA_IS_NOT_RESET  = 0x00000000,\nCORB_READ_POINTER_RESET_CORB_DMA_IS_RESET  = 0x00000001,\n} CORB_READ_POINTER_RESET;\n\n \n\ntypedef enum AZ_CORB_SIZE {\nAZ_CORB_SIZE_2ENTRIES_RESERVED           = 0x00000000,\nAZ_CORB_SIZE_16ENTRIES_RESERVED          = 0x00000001,\nAZ_CORB_SIZE_256ENTRIES                  = 0x00000002,\nAZ_CORB_SIZE_RESERVED                    = 0x00000003,\n} AZ_CORB_SIZE;\n\n \n\ntypedef enum AZ_RIRB_WRITE_POINTER_RESET {\nAZ_RIRB_WRITE_POINTER_NOT_RESET          = 0x00000000,\nAZ_RIRB_WRITE_POINTER_DO_RESET           = 0x00000001,\n} AZ_RIRB_WRITE_POINTER_RESET;\n\n \n\ntypedef enum RIRB_CONTROL_RESPONSE_OVERRUN_INTERRUPT_CONTROL {\nRIRB_CONTROL_RESPONSE_OVERRUN_INTERRUPT_CONTROL_INTERRUPT_DISABLED  = 0x00000000,\nRIRB_CONTROL_RESPONSE_OVERRUN_INTERRUPT_CONTROL_INTERRUPT_ENABLED  = 0x00000001,\n} RIRB_CONTROL_RESPONSE_OVERRUN_INTERRUPT_CONTROL;\n\n \n\ntypedef enum RIRB_CONTROL_RESPONSE_INTERRUPT_CONTROL {\nRIRB_CONTROL_RESPONSE_INTERRUPT_CONTROL_INTERRUPT_DISABLED  = 0x00000000,\nRIRB_CONTROL_RESPONSE_INTERRUPT_CONTROL_INTERRUPT_ENABLED  = 0x00000001,\n} RIRB_CONTROL_RESPONSE_INTERRUPT_CONTROL;\n\n \n\ntypedef enum AZ_RIRB_SIZE {\nAZ_RIRB_SIZE_2ENTRIES_RESERVED           = 0x00000000,\nAZ_RIRB_SIZE_16ENTRIES_RESERVED          = 0x00000001,\nAZ_RIRB_SIZE_256ENTRIES                  = 0x00000002,\nAZ_RIRB_SIZE_UNDEFINED                   = 0x00000003,\n} AZ_RIRB_SIZE;\n\n \n\ntypedef enum IMMEDIATE_COMMAND_STATUS_IMMEDIATE_RESULT_VALID {\nIMMEDIATE_COMMAND_STATUS_IMMEDIATE_RESULT_VALID_NO_IMMEDIATE_RESPONSE_VALID  = 0x00000000,\nIMMEDIATE_COMMAND_STATUS_IMMEDIATE_RESULT_VALID_IMMEDIATE_RESPONSE_VALID  = 0x00000001,\n} IMMEDIATE_COMMAND_STATUS_IMMEDIATE_RESULT_VALID;\n\n \n\ntypedef enum IMMEDIATE_COMMAND_STATUS_IMMEDIATE_COMMAND_BUSY {\nIMMEDIATE_COMMAND_STATUS_IMMEDIATE_COMMAND_NOT_BUSY  = 0x00000000,\nIMMEDIATE_COMMAND_STATUS_IMMEDIATE_COMMAND_IS_BUSY  = 0x00000001,\n} IMMEDIATE_COMMAND_STATUS_IMMEDIATE_COMMAND_BUSY;\n\n \n\ntypedef enum DMA_POSITION_LOWER_BASE_ADDRESS_BUFFER_ENABLE {\nDMA_POSITION_LOWER_BASE_ADDRESS_BUFFER_ENABLE_DMA_DISABLE  = 0x00000000,\nDMA_POSITION_LOWER_BASE_ADDRESS_BUFFER_ENABLE_DMA_ENABLE  = 0x00000001,\n} DMA_POSITION_LOWER_BASE_ADDRESS_BUFFER_ENABLE;\n\n \n\n \n\ntypedef enum AZALIA_F2_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT_STREAM_TYPE {\nAZALIA_F2_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT_STREAM_TYPE_PCM  = 0x00000000,\nAZALIA_F2_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT_STREAM_TYPE_NOT_PCM  = 0x00000001,\n} AZALIA_F2_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT_STREAM_TYPE;\n\n \n\ntypedef enum AZALIA_F2_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT_SAMPLE_BASE_RATE {\nAZALIA_F2_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT_SAMPLE_BASE_RATE_48KHZ  = 0x00000000,\nAZALIA_F2_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT_SAMPLE_BASE_RATE_44P1KHZ  = 0x00000001,\n} AZALIA_F2_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT_SAMPLE_BASE_RATE;\n\n \n\ntypedef enum AZALIA_F2_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT_SAMPLE_BASE_MULTIPLE {\nAZALIA_F2_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT_SAMPLE_BASE_MULTIPLE_BY1  = 0x00000000,\nAZALIA_F2_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT_SAMPLE_BASE_MULTIPLE_BY2  = 0x00000001,\nAZALIA_F2_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT_SAMPLE_BASE_MULTIPLE_BY3_RESERVED  = 0x00000002,\nAZALIA_F2_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT_SAMPLE_BASE_MULTIPLE_BY4  = 0x00000003,\nAZALIA_F2_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT_SAMPLE_BASE_MULTIPLE_RESERVED  = 0x00000004,\n} AZALIA_F2_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT_SAMPLE_BASE_MULTIPLE;\n\n \n\ntypedef enum AZALIA_F2_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT_SAMPLE_BASE_DIVISOR {\nAZALIA_F2_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT_SAMPLE_BASE_DIVISOR_BY1  = 0x00000000,\nAZALIA_F2_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT_SAMPLE_BASE_DIVISOR_BY2_RESERVED  = 0x00000001,\nAZALIA_F2_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT_SAMPLE_BASE_DIVISOR_BY3  = 0x00000002,\nAZALIA_F2_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT_SAMPLE_BASE_DIVISOR_BY4_RESERVED  = 0x00000003,\nAZALIA_F2_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT_SAMPLE_BASE_DIVISOR_BY5_RESERVED  = 0x00000004,\nAZALIA_F2_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT_SAMPLE_BASE_DIVISOR_BY6_RESERVED  = 0x00000005,\nAZALIA_F2_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT_SAMPLE_BASE_DIVISOR_BY7_RESERVED  = 0x00000006,\nAZALIA_F2_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT_SAMPLE_BASE_DIVISOR_BY8_RESERVED  = 0x00000007,\n} AZALIA_F2_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT_SAMPLE_BASE_DIVISOR;\n\n \n\ntypedef enum AZALIA_F2_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT_BITS_PER_SAMPLE {\nAZALIA_F2_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT_BITS_PER_SAMPLE_8_RESERVED  = 0x00000000,\nAZALIA_F2_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT_BITS_PER_SAMPLE_16  = 0x00000001,\nAZALIA_F2_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT_BITS_PER_SAMPLE_20  = 0x00000002,\nAZALIA_F2_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT_BITS_PER_SAMPLE_24  = 0x00000003,\nAZALIA_F2_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT_BITS_PER_SAMPLE_32_RESERVED  = 0x00000004,\nAZALIA_F2_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT_BITS_PER_SAMPLE_RESERVED  = 0x00000005,\n} AZALIA_F2_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT_BITS_PER_SAMPLE;\n\n \n\ntypedef enum AZALIA_F2_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT_NUMBER_OF_CHANNELS {\nAZALIA_F2_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT_NUMBER_OF_CHANNELS_1  = 0x00000000,\nAZALIA_F2_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT_NUMBER_OF_CHANNELS_2  = 0x00000001,\nAZALIA_F2_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT_NUMBER_OF_CHANNELS_3  = 0x00000002,\nAZALIA_F2_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT_NUMBER_OF_CHANNELS_4  = 0x00000003,\nAZALIA_F2_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT_NUMBER_OF_CHANNELS_5  = 0x00000004,\nAZALIA_F2_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT_NUMBER_OF_CHANNELS_6  = 0x00000005,\nAZALIA_F2_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT_NUMBER_OF_CHANNELS_7  = 0x00000006,\nAZALIA_F2_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT_NUMBER_OF_CHANNELS_8  = 0x00000007,\nAZALIA_F2_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT_NUMBER_OF_CHANNELS_RESERVED  = 0x00000008,\n} AZALIA_F2_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT_NUMBER_OF_CHANNELS;\n\n \n\ntypedef enum AZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER_L {\nAZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER_L_BIT7_NOT_SET  = 0x00000000,\nAZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER_L_BIT7_IS_SET  = 0x00000001,\n} AZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER_L;\n\n \n\ntypedef enum AZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER_PRO {\nAZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER_PRO_BIT_A_NOT_SET  = 0x00000000,\nAZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER_PRO_BIT_A_IS_SET  = 0x00000001,\n} AZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER_PRO;\n\n \n\ntypedef enum AZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER_NON_AUDIO {\nAZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER_NON_AUDIO_BIT_B_NOT_SET  = 0x00000000,\nAZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER_NON_AUDIO_BIT_B_IS_SET  = 0x00000001,\n} AZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER_NON_AUDIO;\n\n \n\ntypedef enum AZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER_COPY {\nAZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER_COPY_BIT_C_IS_SET  = 0x00000000,\nAZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER_COPY_BIT_C_NOT_SET  = 0x00000001,\n} AZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER_COPY;\n\n \n\ntypedef enum AZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER_PRE {\nAZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER_PRE_LSB_OF_D_NOT_SET  = 0x00000000,\nAZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER_PRE_LSB_OF_D_IS_SET  = 0x00000001,\n} AZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER_PRE;\n\n \n\ntypedef enum AZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER_VCFG {\nAZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER_VALIDITY_CFG_NOT_ON  = 0x00000000,\nAZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER_VALIDITY_CFG_ON  = 0x00000001,\n} AZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER_VCFG;\n\n \n\ntypedef enum AZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER_V {\nAZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER_V_BIT28_IS_ZERO  = 0x00000000,\nAZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER_V_BIT28_IS_ONE  = 0x00000001,\n} AZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER_V;\n\n \n\ntypedef enum AZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER_DIGEN {\nAZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER_DIGEN_DIGITAL_TRANSMISSION_DISABLED  = 0x00000000,\nAZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER_DIGEN_DIGITAL_TRANSMISSION_ENABLED  = 0x00000001,\n} AZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER_DIGEN;\n\n \n\ntypedef enum AZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER_3_KEEPALIVE {\nAZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER_3_KEEPALIVE_SILENT_STREAM_NOT_ENABLE  = 0x00000000,\nAZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER_3_KEEPALIVE_SILENT_STREAM_ENABLE  = 0x00000001,\n} AZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER_3_KEEPALIVE;\n\n \n\ntypedef enum AZALIA_F2_CODEC_PIN_CONTROL_WIDGET_CONTROL_OUT_ENABLE {\nAZALIA_F2_CODEC_PIN_CONTROL_WIDGET_CONTROL_OUT_ENABLE_PIN_SHUT_OFF  = 0x00000000,\nAZALIA_F2_CODEC_PIN_CONTROL_WIDGET_CONTROL_OUT_ENABLE_PIN_DRIVEN  = 0x00000001,\n} AZALIA_F2_CODEC_PIN_CONTROL_WIDGET_CONTROL_OUT_ENABLE;\n\n \n\ntypedef enum AZALIA_F2_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE_ENABLE {\nAZALIA_F2_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE_DISABLED  = 0x00000000,\nAZALIA_F2_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE_ENABLED  = 0x00000001,\n} AZALIA_F2_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE_ENABLE;\n\n \n\ntypedef enum AZALIA_F2_CODEC_PIN_CONTROL_DOWN_MIX_INFO_DOWN_MIX_INHIBIT {\nAZALIA_F2_CODEC_PIN_CONTROL_DOWN_MIX_NO_INFO_OR_PERMITTED  = 0x00000000,\nAZALIA_F2_CODEC_PIN_CONTROL_DOWN_MIX_FORBIDDEN  = 0x00000001,\n} AZALIA_F2_CODEC_PIN_CONTROL_DOWN_MIX_INFO_DOWN_MIX_INHIBIT;\n\n \n\ntypedef enum AZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL01_ENABLE_MULTICHANNEL01_MUTE {\nAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL01_ENABLE_MULTICHANNEL01_NOT_MUTED  = 0x00000000,\nAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL01_ENABLE_MULTICHANNEL01_MUTED  = 0x00000001,\n} AZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL01_ENABLE_MULTICHANNEL01_MUTE;\n\n \n\ntypedef enum AZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL23_ENABLE_MULTICHANNEL23_MUTE {\nAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL23_ENABLE_MULTICHANNEL23_NOT_MUTED  = 0x00000000,\nAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL23_ENABLE_MULTICHANNEL23_MUTED  = 0x00000001,\n} AZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL23_ENABLE_MULTICHANNEL23_MUTE;\n\n \n\ntypedef enum AZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL45_ENABLE_MULTICHANNEL45_MUTE {\nAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL45_ENABLE_MULTICHANNEL45_NOT_MUTED  = 0x00000000,\nAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL45_ENABLE_MULTICHANNEL45_MUTED  = 0x00000001,\n} AZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL45_ENABLE_MULTICHANNEL45_MUTE;\n\n \n\ntypedef enum AZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL67_ENABLE_MULTICHANNEL67_MUTE {\nAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL67_ENABLE_MULTICHANNEL67_NOT_MUTED  = 0x00000000,\nAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL67_ENABLE_MULTICHANNEL67_MUTED  = 0x00000001,\n} AZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL67_ENABLE_MULTICHANNEL67_MUTE;\n\n \n\ntypedef enum AZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL1_ENABLE_MULTICHANNEL1_MUTE {\nAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL1_ENABLE_MULTICHANNEL1_NOT_MUTED  = 0x00000000,\nAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL1_ENABLE_MULTICHANNEL1_MUTED  = 0x00000001,\n} AZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL1_ENABLE_MULTICHANNEL1_MUTE;\n\n \n\ntypedef enum AZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL3_ENABLE_MULTICHANNEL3_MUTE {\nAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL3_ENABLE_MULTICHANNEL3_NOT_MUTED  = 0x00000000,\nAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL3_ENABLE_MULTICHANNEL3_MUTED  = 0x00000001,\n} AZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL3_ENABLE_MULTICHANNEL3_MUTE;\n\n \n\ntypedef enum AZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL5_ENABLE_MULTICHANNEL5_MUTE {\nAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL5_ENABLE_MULTICHANNEL5_NOT_MUTED  = 0x00000000,\nAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL5_ENABLE_MULTICHANNEL5_MUTED  = 0x00000001,\n} AZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL5_ENABLE_MULTICHANNEL5_MUTE;\n\n \n\ntypedef enum AZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL7_ENABLE_MULTICHANNEL7_MUTE {\nAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL7_ENABLE_MULTICHANNEL7_NOT_MUTED  = 0x00000000,\nAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL7_ENABLE_MULTICHANNEL7_MUTED  = 0x00000001,\n} AZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL7_ENABLE_MULTICHANNEL7_MUTE;\n\n \n\ntypedef enum AZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL_MODE_MULTICHANNEL_MODE {\nAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL_MODE_MULTICHANNEL_PAIR_MODE  = 0x00000000,\nAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL_MODE_MULTICHANNEL_SINGLE_MODE  = 0x00000001,\n} AZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL_MODE_MULTICHANNEL_MODE;\n\n \n\n \n\ntypedef enum AZALIA_SOFT_RESET_REFCLK_SOFT_RESET {\nAZALIA_SOFT_RESET_REFCLK_SOFT_RESET_NOT_RESET  = 0x00000000,\nAZALIA_SOFT_RESET_REFCLK_SOFT_RESET_RESET_REFCLK_LOGIC  = 0x00000001,\n} AZALIA_SOFT_RESET_REFCLK_SOFT_RESET;\n\n \n\n \n\ntypedef enum CC_RCU_DC_AUDIO_PORT_CONNECTIVITY_PORT_CONNECTIVITY {\nCC_RCU_DC_AUDIO_PORT_CONNECTIVITY_PORT_CONNECTIVITY_ALL  = 0x00000000,\nCC_RCU_DC_AUDIO_PORT_CONNECTIVITY_PORT_CONNECTIVITY_6  = 0x00000001,\nCC_RCU_DC_AUDIO_PORT_CONNECTIVITY_PORT_CONNECTIVITY_5  = 0x00000002,\nCC_RCU_DC_AUDIO_PORT_CONNECTIVITY_PORT_CONNECTIVITY_4  = 0x00000003,\nCC_RCU_DC_AUDIO_PORT_CONNECTIVITY_PORT_CONNECTIVITY_3  = 0x00000004,\nCC_RCU_DC_AUDIO_PORT_CONNECTIVITY_PORT_CONNECTIVITY_2  = 0x00000005,\nCC_RCU_DC_AUDIO_PORT_CONNECTIVITY_PORT_CONNECTIVITY_1  = 0x00000006,\nCC_RCU_DC_AUDIO_PORT_CONNECTIVITY_PORT_CONNECTIVITY_0  = 0x00000007,\n} CC_RCU_DC_AUDIO_PORT_CONNECTIVITY_PORT_CONNECTIVITY;\n\n \n\ntypedef enum CC_RCU_DC_AUDIO_INPUT_PORT_CONNECTIVITY_INPUT_PORT_CONNECTIVITY {\nCC_RCU_DC_AUDIO_INPUT_PORT_CONNECTIVITY_INPUT_PORT_CONNECTIVITY_ALL  = 0x00000000,\nCC_RCU_DC_AUDIO_INPUT_PORT_CONNECTIVITY_INPUT_PORT_CONNECTIVITY_6  = 0x00000001,\nCC_RCU_DC_AUDIO_INPUT_PORT_CONNECTIVITY_INPUT_PORT_CONNECTIVITY_5  = 0x00000002,\nCC_RCU_DC_AUDIO_INPUT_PORT_CONNECTIVITY_INPUT_PORT_CONNECTIVITY_4  = 0x00000003,\nCC_RCU_DC_AUDIO_INPUT_PORT_CONNECTIVITY_INPUT_PORT_CONNECTIVITY_3  = 0x00000004,\nCC_RCU_DC_AUDIO_INPUT_PORT_CONNECTIVITY_INPUT_PORT_CONNECTIVITY_2  = 0x00000005,\nCC_RCU_DC_AUDIO_INPUT_PORT_CONNECTIVITY_INPUT_PORT_CONNECTIVITY_1  = 0x00000006,\nCC_RCU_DC_AUDIO_INPUT_PORT_CONNECTIVITY_INPUT_PORT_CONNECTIVITY_0  = 0x00000007,\n} CC_RCU_DC_AUDIO_INPUT_PORT_CONNECTIVITY_INPUT_PORT_CONNECTIVITY;\n\n \n\n \n\ntypedef enum AZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT_STREAM_TYPE {\nAZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT_STREAM_TYPE_PCM  = 0x00000000,\nAZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT_STREAM_TYPE_NOT_PCM  = 0x00000001,\n} AZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT_STREAM_TYPE;\n\n \n\ntypedef enum AZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT_SAMPLE_BASE_RATE {\nAZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT_SAMPLE_BASE_RATE_48KHZ  = 0x00000000,\nAZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT_SAMPLE_BASE_RATE_44P1KHZ  = 0x00000001,\n} AZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT_SAMPLE_BASE_RATE;\n\n \n\ntypedef enum AZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT_SAMPLE_BASE_MULTIPLE {\nAZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT_SAMPLE_BASE_MULTIPLE_BY1  = 0x00000000,\nAZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT_SAMPLE_BASE_MULTIPLE_BY2  = 0x00000001,\nAZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT_SAMPLE_BASE_MULTIPLE_BY3_RESERVED  = 0x00000002,\nAZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT_SAMPLE_BASE_MULTIPLE_BY4  = 0x00000003,\nAZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT_SAMPLE_BASE_MULTIPLE_RESERVED  = 0x00000004,\n} AZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT_SAMPLE_BASE_MULTIPLE;\n\n \n\ntypedef enum AZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT_SAMPLE_BASE_DIVISOR {\nAZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT_SAMPLE_BASE_DIVISOR_BY1  = 0x00000000,\nAZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT_SAMPLE_BASE_DIVISOR_BY2_RESERVED  = 0x00000001,\nAZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT_SAMPLE_BASE_DIVISOR_BY3  = 0x00000002,\nAZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT_SAMPLE_BASE_DIVISOR_BY4_RESERVED  = 0x00000003,\nAZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT_SAMPLE_BASE_DIVISOR_BY5_RESERVED  = 0x00000004,\nAZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT_SAMPLE_BASE_DIVISOR_BY6_RESERVED  = 0x00000005,\nAZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT_SAMPLE_BASE_DIVISOR_BY7_RESERVED  = 0x00000006,\nAZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT_SAMPLE_BASE_DIVISOR_BY8_RESERVED  = 0x00000007,\n} AZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT_SAMPLE_BASE_DIVISOR;\n\n \n\ntypedef enum AZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT_BITS_PER_SAMPLE {\nAZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT_BITS_PER_SAMPLE_8_RESERVED  = 0x00000000,\nAZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT_BITS_PER_SAMPLE_16  = 0x00000001,\nAZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT_BITS_PER_SAMPLE_20  = 0x00000002,\nAZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT_BITS_PER_SAMPLE_24  = 0x00000003,\nAZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT_BITS_PER_SAMPLE_32_RESERVED  = 0x00000004,\nAZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT_BITS_PER_SAMPLE_RESERVED  = 0x00000005,\n} AZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT_BITS_PER_SAMPLE;\n\n \n\ntypedef enum AZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT_NUMBER_OF_CHANNELS {\nAZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT_NUMBER_OF_CHANNELS_1  = 0x00000000,\nAZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT_NUMBER_OF_CHANNELS_2  = 0x00000001,\nAZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT_NUMBER_OF_CHANNELS_3  = 0x00000002,\nAZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT_NUMBER_OF_CHANNELS_4  = 0x00000003,\nAZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT_NUMBER_OF_CHANNELS_5  = 0x00000004,\nAZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT_NUMBER_OF_CHANNELS_6  = 0x00000005,\nAZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT_NUMBER_OF_CHANNELS_7  = 0x00000006,\nAZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT_NUMBER_OF_CHANNELS_8  = 0x00000007,\nAZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT_NUMBER_OF_CHANNELS_RESERVED  = 0x00000008,\n} AZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT_NUMBER_OF_CHANNELS;\n\n \n\ntypedef enum AZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_DIGITAL_CONVERTER_DIGEN {\nAZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_DIGITAL_CONVERTER_DIGEN_DIGITAL_TRANSMISSION_DISABLED  = 0x00000000,\nAZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_DIGITAL_CONVERTER_DIGEN_DIGITAL_TRANSMISSION_ENABLED  = 0x00000001,\n} AZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_DIGITAL_CONVERTER_DIGEN;\n\n \n\ntypedef enum AZALIA_F2_CODEC_INPUT_PIN_CONTROL_WIDGET_CONTROL_IN_ENABLE {\nAZALIA_F2_CODEC_INPUT_PIN_CONTROL_WIDGET_CONTROL_IN_ENABLE_PIN_SHUT_OFF  = 0x00000000,\nAZALIA_F2_CODEC_INPUT_PIN_CONTROL_WIDGET_CONTROL_IN_ENABLE_PIN_DRIVEN  = 0x00000001,\n} AZALIA_F2_CODEC_INPUT_PIN_CONTROL_WIDGET_CONTROL_IN_ENABLE;\n\n \n\ntypedef enum AZALIA_F2_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE_ENABLE {\nAZALIA_F2_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE_DISABLED  = 0x00000000,\nAZALIA_F2_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE_ENABLED  = 0x00000001,\n} AZALIA_F2_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE_ENABLE;\n\n \n\ntypedef enum AZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL0_ENABLE_MULTICHANNEL0_MUTE {\nAZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL0_ENABLE_MULTICHANNEL0_NOT_MUTED  = 0x00000000,\nAZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL0_ENABLE_MULTICHANNEL0_MUTED  = 0x00000001,\n} AZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL0_ENABLE_MULTICHANNEL0_MUTE;\n\n \n\ntypedef enum AZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL1_ENABLE_MULTICHANNEL1_MUTE {\nAZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL1_ENABLE_MULTICHANNEL1_NOT_MUTED  = 0x00000000,\nAZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL1_ENABLE_MULTICHANNEL1_MUTED  = 0x00000001,\n} AZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL1_ENABLE_MULTICHANNEL1_MUTE;\n\n \n\ntypedef enum AZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL2_ENABLE_MULTICHANNEL2_MUTE {\nAZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL2_ENABLE_MULTICHANNEL2_NOT_MUTED  = 0x00000000,\nAZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL2_ENABLE_MULTICHANNEL2_MUTED  = 0x00000001,\n} AZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL2_ENABLE_MULTICHANNEL2_MUTE;\n\n \n\ntypedef enum AZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL3_ENABLE_MULTICHANNEL3_MUTE {\nAZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL3_ENABLE_MULTICHANNEL3_NOT_MUTED  = 0x00000000,\nAZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL3_ENABLE_MULTICHANNEL3_MUTED  = 0x00000001,\n} AZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL3_ENABLE_MULTICHANNEL3_MUTE;\n\n \n\ntypedef enum AZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL4_ENABLE_MULTICHANNEL4_MUTE {\nAZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL4_ENABLE_MULTICHANNEL4_NOT_MUTED  = 0x00000000,\nAZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL4_ENABLE_MULTICHANNEL4_MUTED  = 0x00000001,\n} AZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL4_ENABLE_MULTICHANNEL4_MUTE;\n\n \n\ntypedef enum AZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL5_ENABLE_MULTICHANNEL5_MUTE {\nAZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL5_ENABLE_MULTICHANNEL5_NOT_MUTED  = 0x00000000,\nAZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL5_ENABLE_MULTICHANNEL5_MUTED  = 0x00000001,\n} AZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL5_ENABLE_MULTICHANNEL5_MUTE;\n\n \n\ntypedef enum AZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL6_ENABLE_MULTICHANNEL6_MUTE {\nAZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL6_ENABLE_MULTICHANNEL6_NOT_MUTED  = 0x00000000,\nAZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL6_ENABLE_MULTICHANNEL6_MUTED  = 0x00000001,\n} AZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL6_ENABLE_MULTICHANNEL6_MUTE;\n\n \n\ntypedef enum AZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL7_ENABLE_MULTICHANNEL7_MUTE {\nAZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL7_ENABLE_MULTICHANNEL7_NOT_MUTED  = 0x00000000,\nAZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL7_ENABLE_MULTICHANNEL7_MUTED  = 0x00000001,\n} AZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL7_ENABLE_MULTICHANNEL7_MUTE;\n\n \n\n \n\ntypedef enum AZALIA_F2_CODEC_FUNCTION_CONTROL_RESET_CODEC_RESET {\nAZALIA_F2_CODEC_FUNCTION_CONTROL_RESET_CODEC_NOT_RESET  = 0x00000000,\nAZALIA_F2_CODEC_FUNCTION_CONTROL_RESET_CODEC_DO_RESET  = 0x00000001,\n} AZALIA_F2_CODEC_FUNCTION_CONTROL_RESET_CODEC_RESET;\n\n \n\n \n\ntypedef enum ENABLE {\nDISABLE_THE_FEATURE                      = 0x00000000,\nENABLE_THE_FEATURE                       = 0x00000001,\n} ENABLE;\n\n \n\ntypedef enum ENABLE_CLOCK {\nDISABLE_THE_CLOCK                        = 0x00000000,\nENABLE_THE_CLOCK                         = 0x00000001,\n} ENABLE_CLOCK;\n\n \n\ntypedef enum FORCE_VBI {\nFORCE_VBI_LOW                            = 0x00000000,\nFORCE_VBI_HIGH                           = 0x00000001,\n} FORCE_VBI;\n\n \n\ntypedef enum OVERRIDE_CGTT_SCLK {\nOVERRIDE_CGTT_SCLK_NOOP                  = 0x00000000,\nSET_OVERRIDE_CGTT_SCLK                   = 0x00000001,\n} OVERRIDE_CGTT_SCLK;\n\n \n\ntypedef enum CLEAR_SMU_INTR {\nSMU_INTR_STATUS_NOOP                     = 0x00000000,\nSMU_INTR_STATUS_CLEAR                    = 0x00000001,\n} CLEAR_SMU_INTR;\n\n \n\ntypedef enum STATIC_SCREEN_SMU_INTR {\nSTATIC_SCREEN_SMU_INTR_NOOP              = 0x00000000,\nSET_STATIC_SCREEN_SMU_INTR               = 0x00000001,\n} STATIC_SCREEN_SMU_INTR;\n\n \n\ntypedef enum JITTER_REMOVE_DISABLE {\nENABLE_JITTER_REMOVAL                    = 0x00000000,\nDISABLE_JITTER_REMOVAL                   = 0x00000001,\n} JITTER_REMOVE_DISABLE;\n\n \n\ntypedef enum DS_REF_SRC {\nDS_REF_IS_XTALIN                         = 0x00000000,\nDS_REF_IS_EXT_GENLOCK                    = 0x00000001,\nDS_REF_IS_PCIE                           = 0x00000002,\n} DS_REF_SRC;\n\n \n\ntypedef enum DISABLE_CLOCK_GATING {\nCLOCK_GATING_ENABLED                     = 0x00000000,\nCLOCK_GATING_DISABLED                    = 0x00000001,\n} DISABLE_CLOCK_GATING;\n\n \n\ntypedef enum DISABLE_CLOCK_GATING_IN_DCO {\nCLOCK_GATING_ENABLED_IN_DCO              = 0x00000000,\nCLOCK_GATING_DISABLED_IN_DCO             = 0x00000001,\n} DISABLE_CLOCK_GATING_IN_DCO;\n\n \n\ntypedef enum DCCG_DEEP_COLOR_CNTL {\nDCCG_DEEP_COLOR_DTO_DISABLE              = 0x00000000,\nDCCG_DEEP_COLOR_DTO_5_4_RATIO            = 0x00000001,\nDCCG_DEEP_COLOR_DTO_3_2_RATIO            = 0x00000002,\nDCCG_DEEP_COLOR_DTO_2_1_RATIO            = 0x00000003,\n} DCCG_DEEP_COLOR_CNTL;\n\n \n\ntypedef enum REFCLK_CLOCK_EN {\nREFCLK_CLOCK_EN_XTALIN_CLK               = 0x00000000,\nREFCLK_CLOCK_EN_ALLOW_SRC_SEL            = 0x00000001,\n} REFCLK_CLOCK_EN;\n\n \n\ntypedef enum REFCLK_SRC_SEL {\nREFCLK_SRC_SEL_PCIE_REFCLK               = 0x00000000,\nREFCLK_SRC_SEL_CPL_REFCLK                = 0x00000001,\n} REFCLK_SRC_SEL;\n\n \n\ntypedef enum DPREFCLK_SRC_SEL {\nDPREFCLK_SRC_SEL_CK                      = 0x00000000,\nDPREFCLK_SRC_SEL_P0PLL                   = 0x00000001,\nDPREFCLK_SRC_SEL_P1PLL                   = 0x00000002,\nDPREFCLK_SRC_SEL_P2PLL                   = 0x00000003,\nDPREFCLK_SRC_SEL_P3PLL                   = 0x00000004,\n} DPREFCLK_SRC_SEL;\n\n \n\ntypedef enum XTAL_REF_SEL {\nXTAL_REF_SEL_1X                          = 0x00000000,\nXTAL_REF_SEL_2X                          = 0x00000001,\n} XTAL_REF_SEL;\n\n \n\ntypedef enum XTAL_REF_CLOCK_SOURCE_SEL {\nXTAL_REF_CLOCK_SOURCE_SEL_XTALIN         = 0x00000000,\nXTAL_REF_CLOCK_SOURCE_SEL_PPLL           = 0x00000001,\n} XTAL_REF_CLOCK_SOURCE_SEL;\n\n \n\ntypedef enum MICROSECOND_TIME_BASE_CLOCK_SOURCE_SEL {\nMICROSECOND_TIME_BASE_CLOCK_IS_XTALIN    = 0x00000000,\nMICROSECOND_TIME_BASE_CLOCK_IS_PPLL_REFCLK  = 0x00000001,\n} MICROSECOND_TIME_BASE_CLOCK_SOURCE_SEL;\n\n \n\ntypedef enum ALLOW_SR_ON_TRANS_REQ {\nALLOW_SR_ON_TRANS_REQ_ENABLE             = 0x00000000,\nALLOW_SR_ON_TRANS_REQ_DISABLE            = 0x00000001,\n} ALLOW_SR_ON_TRANS_REQ;\n\n \n\ntypedef enum MILLISECOND_TIME_BASE_CLOCK_SOURCE_SEL {\nMILLISECOND_TIME_BASE_CLOCK_IS_XTALIN    = 0x00000000,\nMILLISECOND_TIME_BASE_CLOCK_IS_PPLL_REFCLK  = 0x00000001,\n} MILLISECOND_TIME_BASE_CLOCK_SOURCE_SEL;\n\n \n\ntypedef enum PIPE_PIXEL_RATE_SOURCE {\nPIPE_PIXEL_RATE_SOURCE_P0PLL             = 0x00000000,\nPIPE_PIXEL_RATE_SOURCE_P1PLL             = 0x00000001,\nPIPE_PIXEL_RATE_SOURCE_P2PLL             = 0x00000002,\n} PIPE_PIXEL_RATE_SOURCE;\n\n \n\ntypedef enum PIPE_PHYPLL_PIXEL_RATE_SOURCE {\nPIPE_PHYPLL_PIXEL_RATE_SOURCE_UNIPHYA    = 0x00000000,\nPIPE_PHYPLL_PIXEL_RATE_SOURCE_UNIPHYB    = 0x00000001,\nPIPE_PHYPLL_PIXEL_RATE_SOURCE_UNIPHYC    = 0x00000002,\nPIPE_PHYPLL_PIXEL_RATE_SOURCE_UNIPHYD    = 0x00000003,\nPIPE_PHYPLL_PIXEL_RATE_SOURCE_UNIPHYE    = 0x00000004,\nPIPE_PHYPLL_PIXEL_RATE_SOURCE_UNIPHYF    = 0x00000005,\nPIPE_PHYPLL_PIXEL_RATE_SOURCE_UNIPHYG    = 0x00000006,\n} PIPE_PHYPLL_PIXEL_RATE_SOURCE;\n\n \n\ntypedef enum PIPE_PIXEL_RATE_PLL_SOURCE {\nPIPE_PIXEL_RATE_PLL_SOURCE_PHYPLL        = 0x00000000,\nPIPE_PIXEL_RATE_PLL_SOURCE_DISPPLL       = 0x00000001,\n} PIPE_PIXEL_RATE_PLL_SOURCE;\n\n \n\ntypedef enum DP_DTO_DS_DISABLE {\nDP_DTO_DESPREAD_DISABLE                  = 0x00000000,\nDP_DTO_DESPREAD_ENABLE                   = 0x00000001,\n} DP_DTO_DS_DISABLE;\n\n \n\ntypedef enum CRTC_ADD_PIXEL {\nCRTC_ADD_PIXEL_NOOP                      = 0x00000000,\nCRTC_ADD_PIXEL_FORCE                     = 0x00000001,\n} CRTC_ADD_PIXEL;\n\n \n\ntypedef enum CRTC_DROP_PIXEL {\nCRTC_DROP_PIXEL_NOOP                     = 0x00000000,\nCRTC_DROP_PIXEL_FORCE                    = 0x00000001,\n} CRTC_DROP_PIXEL;\n\n \n\ntypedef enum SYMCLK_FE_FORCE_EN {\nSYMCLK_FE_FORCE_EN_DISABLE               = 0x00000000,\nSYMCLK_FE_FORCE_EN_ENABLE                = 0x00000001,\n} SYMCLK_FE_FORCE_EN;\n\n \n\ntypedef enum SYMCLK_FE_FORCE_SRC {\nSYMCLK_FE_FORCE_SRC_UNIPHYA              = 0x00000000,\nSYMCLK_FE_FORCE_SRC_UNIPHYB              = 0x00000001,\nSYMCLK_FE_FORCE_SRC_UNIPHYC              = 0x00000002,\nSYMCLK_FE_FORCE_SRC_UNIPHYD              = 0x00000003,\nSYMCLK_FE_FORCE_SRC_UNIPHYE              = 0x00000004,\nSYMCLK_FE_FORCE_SRC_UNIPHYF              = 0x00000005,\nSYMCLK_FE_FORCE_SRC_UNIPHYG              = 0x00000006,\n} SYMCLK_FE_FORCE_SRC;\n\n \n\ntypedef enum DPDBG_CLK_FORCE_EN {\nDPDBG_CLK_FORCE_EN_DISABLE               = 0x00000000,\nDPDBG_CLK_FORCE_EN_ENABLE                = 0x00000001,\n} DPDBG_CLK_FORCE_EN;\n\n \n\ntypedef enum DVOACLK_COARSE_SKEW_CNTL {\nDVOACLK_COARSE_SKEW_CNTL_NO_ADJUSTMENT   = 0x00000000,\nDVOACLK_COARSE_SKEW_CNTL_DELAY_1_STEP    = 0x00000001,\nDVOACLK_COARSE_SKEW_CNTL_DELAY_2_STEPS   = 0x00000002,\nDVOACLK_COARSE_SKEW_CNTL_DELAY_3_STEPS   = 0x00000003,\nDVOACLK_COARSE_SKEW_CNTL_DELAY_4_STEPS   = 0x00000004,\nDVOACLK_COARSE_SKEW_CNTL_DELAY_5_STEPS   = 0x00000005,\nDVOACLK_COARSE_SKEW_CNTL_DELAY_6_STEPS   = 0x00000006,\nDVOACLK_COARSE_SKEW_CNTL_DELAY_7_STEPS   = 0x00000007,\nDVOACLK_COARSE_SKEW_CNTL_DELAY_8_STEPS   = 0x00000008,\nDVOACLK_COARSE_SKEW_CNTL_DELAY_9_STEPS   = 0x00000009,\nDVOACLK_COARSE_SKEW_CNTL_DELAY_10_STEPS  = 0x0000000a,\nDVOACLK_COARSE_SKEW_CNTL_DELAY_11_STEPS  = 0x0000000b,\nDVOACLK_COARSE_SKEW_CNTL_DELAY_12_STEPS  = 0x0000000c,\nDVOACLK_COARSE_SKEW_CNTL_DELAY_13_STEPS  = 0x0000000d,\nDVOACLK_COARSE_SKEW_CNTL_DELAY_14_STEPS  = 0x0000000e,\nDVOACLK_COARSE_SKEW_CNTL_DELAY_15_STEPS  = 0x0000000f,\nDVOACLK_COARSE_SKEW_CNTL_EARLY_1_STEP    = 0x00000010,\nDVOACLK_COARSE_SKEW_CNTL_EARLY_2_STEPS   = 0x00000011,\nDVOACLK_COARSE_SKEW_CNTL_EARLY_3_STEPS   = 0x00000012,\nDVOACLK_COARSE_SKEW_CNTL_EARLY_4_STEPS   = 0x00000013,\nDVOACLK_COARSE_SKEW_CNTL_EARLY_5_STEPS   = 0x00000014,\nDVOACLK_COARSE_SKEW_CNTL_EARLY_6_STEPS   = 0x00000015,\nDVOACLK_COARSE_SKEW_CNTL_EARLY_7_STEPS   = 0x00000016,\nDVOACLK_COARSE_SKEW_CNTL_EARLY_8_STEPS   = 0x00000017,\nDVOACLK_COARSE_SKEW_CNTL_EARLY_9_STEPS   = 0x00000018,\nDVOACLK_COARSE_SKEW_CNTL_EARLY_10_STEPS  = 0x00000019,\nDVOACLK_COARSE_SKEW_CNTL_EARLY_11_STEPS  = 0x0000001a,\nDVOACLK_COARSE_SKEW_CNTL_EARLY_12_STEPS  = 0x0000001b,\nDVOACLK_COARSE_SKEW_CNTL_EARLY_13_STEPS  = 0x0000001c,\nDVOACLK_COARSE_SKEW_CNTL_EARLY_14_STEPS  = 0x0000001d,\nDVOACLK_COARSE_SKEW_CNTL_EARLY_15_STEPS  = 0x0000001e,\n} DVOACLK_COARSE_SKEW_CNTL;\n\n \n\ntypedef enum DVOACLK_FINE_SKEW_CNTL {\nDVOACLK_FINE_SKEW_CNTL_NO_ADJUSTMENT     = 0x00000000,\nDVOACLK_FINE_SKEW_CNTL_DELAY_1_STEP      = 0x00000001,\nDVOACLK_FINE_SKEW_CNTL_DELAY_2_STEPS     = 0x00000002,\nDVOACLK_FINE_SKEW_CNTL_DELAY_3_STEPS     = 0x00000003,\nDVOACLK_FINE_SKEW_CNTL_EARLY_1_STEP      = 0x00000004,\nDVOACLK_FINE_SKEW_CNTL_EARLY_2_STEPS     = 0x00000005,\nDVOACLK_FINE_SKEW_CNTL_EARLY_3_STEPS     = 0x00000006,\nDVOACLK_FINE_SKEW_CNTL_EARLY_4_STEPS     = 0x00000007,\n} DVOACLK_FINE_SKEW_CNTL;\n\n \n\ntypedef enum DVOACLKD_IN_PHASE {\nDVOACLKD_IN_OPPOSITE_PHASE_WITH_PCLK_DVO  = 0x00000000,\nDVOACLKD_IN_PHASE_WITH_PCLK_DVO          = 0x00000001,\n} DVOACLKD_IN_PHASE;\n\n \n\ntypedef enum DVOACLKC_IN_PHASE {\nDVOACLKC_IN_OPPOSITE_PHASE_WITH_PCLK_DVO  = 0x00000000,\nDVOACLKC_IN_PHASE_WITH_PCLK_DVO          = 0x00000001,\n} DVOACLKC_IN_PHASE;\n\n \n\ntypedef enum DVOACLKC_MVP_IN_PHASE {\nDVOACLKC_MVP_IN_OPPOSITE_PHASE_WITH_PCLK_DVO  = 0x00000000,\nDVOACLKC_MVP_IN_PHASE_WITH_PCLK_DVO      = 0x00000001,\n} DVOACLKC_MVP_IN_PHASE;\n\n \n\ntypedef enum DVOACLKC_MVP_SKEW_PHASE_OVERRIDE {\nDVOACLKC_MVP_SKEW_PHASE_OVERRIDE_DISABLE  = 0x00000000,\nDVOACLKC_MVP_SKEW_PHASE_OVERRIDE_ENABLE  = 0x00000001,\n} DVOACLKC_MVP_SKEW_PHASE_OVERRIDE;\n\n \n\ntypedef enum MVP_CLK_SRC_SEL {\nMVP_CLK_SRC_SEL_RSRV                     = 0x00000000,\nMVP_CLK_SRC_SEL_IO_1                     = 0x00000001,\nMVP_CLK_SRC_SEL_IO_2                     = 0x00000002,\nMVP_CLK_SRC_SEL_REFCLK                   = 0x00000003,\n} MVP_CLK_SRC_SEL;\n\n \n\ntypedef enum DCCG_AUDIO_DTO0_SOURCE_SEL {\nDCCG_AUDIO_DTO0_SOURCE_SEL_CRTC0         = 0x00000000,\nDCCG_AUDIO_DTO0_SOURCE_SEL_CRTC1         = 0x00000001,\nDCCG_AUDIO_DTO0_SOURCE_SEL_CRTC2         = 0x00000002,\nDCCG_AUDIO_DTO0_SOURCE_SEL_CRTC3         = 0x00000003,\nDCCG_AUDIO_DTO0_SOURCE_SEL_CRTC4         = 0x00000004,\nDCCG_AUDIO_DTO0_SOURCE_SEL_CRTC5         = 0x00000005,\nDCCG_AUDIO_DTO0_SOURCE_SEL_RESERVED      = 0x00000006,\n} DCCG_AUDIO_DTO0_SOURCE_SEL;\n\n \n\ntypedef enum DCCG_AUDIO_DTO_SEL {\nDCCG_AUDIO_DTO_SEL_AUDIO_DTO0            = 0x00000000,\nDCCG_AUDIO_DTO_SEL_AUDIO_DTO1            = 0x00000001,\nDCCG_AUDIO_DTO_SEL_NO_AUDIO_DTO          = 0x00000002,\n} DCCG_AUDIO_DTO_SEL;\n\n \n\ntypedef enum DCCG_AUDIO_DTO2_SOURCE_SEL {\nDCCG_AUDIO_DTO2_SOURCE_SEL_AMCLK0        = 0x00000000,\nDCCG_AUDIO_DTO2_SOURCE_SEL_AMCLK1        = 0x00000001,\n} DCCG_AUDIO_DTO2_SOURCE_SEL;\n\n \n\ntypedef enum DCCG_AUDIO_DTO_USE_512FBR_DTO {\nDCCG_AUDIO_DTO_USE_128FBR_FOR_DP         = 0x00000000,\nDCCG_AUDIO_DTO_USE_512FBR_FOR_DP         = 0x00000001,\n} DCCG_AUDIO_DTO_USE_512FBR_DTO;\n\n \n\ntypedef enum DCCG_DBG_EN {\nDCCG_DBG_EN_DISABLE                      = 0x00000000,\nDCCG_DBG_EN_ENABLE                       = 0x00000001,\n} DCCG_DBG_EN;\n\n \n\ntypedef enum DCCG_DBG_BLOCK_SEL {\nDCCG_DBG_BLOCK_SEL_DCCG                  = 0x00000000,\nDCCG_DBG_BLOCK_SEL_PMON                  = 0x00000001,\nDCCG_DBG_BLOCK_SEL_PMON2                 = 0x00000002,\n} DCCG_DBG_BLOCK_SEL;\n\n \n\ntypedef enum DISPCLK_FREQ_RAMP_DONE {\nDISPCLK_FREQ_RAMP_IN_PROGRESS            = 0x00000000,\nDISPCLK_FREQ_RAMP_COMPLETED              = 0x00000001,\n} DISPCLK_FREQ_RAMP_DONE;\n\n \n\ntypedef enum DCCG_FIFO_ERRDET_RESET {\nDCCG_FIFO_ERRDET_RESET_NOOP              = 0x00000000,\nDCCG_FIFO_ERRDET_RESET_FORCE             = 0x00000001,\n} DCCG_FIFO_ERRDET_RESET;\n\n \n\ntypedef enum DCCG_FIFO_ERRDET_STATE {\nDCCG_FIFO_ERRDET_STATE_DETECTION         = 0x00000000,\nDCCG_FIFO_ERRDET_STATE_CALIBRATION       = 0x00000001,\n} DCCG_FIFO_ERRDET_STATE;\n\n \n\ntypedef enum DCCG_FIFO_ERRDET_OVR_EN {\nDCCG_FIFO_ERRDET_OVR_DISABLE             = 0x00000000,\nDCCG_FIFO_ERRDET_OVR_ENABLE              = 0x00000001,\n} DCCG_FIFO_ERRDET_OVR_EN;\n\n \n\ntypedef enum DISPCLK_CHG_FWD_CORR_DISABLE {\nDISPCLK_CHG_FWD_CORR_ENABLE_AT_BEGINNING  = 0x00000000,\nDISPCLK_CHG_FWD_CORR_DISABLE_AT_BEGINNING  = 0x00000001,\n} DISPCLK_CHG_FWD_CORR_DISABLE;\n\n \n\ntypedef enum DC_MEM_GLOBAL_PWR_REQ_DIS {\nDC_MEM_GLOBAL_PWR_REQ_ENABLE             = 0x00000000,\nDC_MEM_GLOBAL_PWR_REQ_DISABLE            = 0x00000001,\n} DC_MEM_GLOBAL_PWR_REQ_DIS;\n\n \n\ntypedef enum DCCG_PERF_RUN {\nDCCG_PERF_RUN_NOOP                       = 0x00000000,\nDCCG_PERF_RUN_START                      = 0x00000001,\n} DCCG_PERF_RUN;\n\n \n\ntypedef enum DCCG_PERF_MODE_VSYNC {\nDCCG_PERF_MODE_VSYNC_NOOP                = 0x00000000,\nDCCG_PERF_MODE_VSYNC_START               = 0x00000001,\n} DCCG_PERF_MODE_VSYNC;\n\n \n\ntypedef enum DCCG_PERF_MODE_HSYNC {\nDCCG_PERF_MODE_HSYNC_NOOP                = 0x00000000,\nDCCG_PERF_MODE_HSYNC_START               = 0x00000001,\n} DCCG_PERF_MODE_HSYNC;\n\n \n\ntypedef enum DCCG_PERF_CRTC_SELECT {\nDCCG_PERF_SEL_CRTC0                      = 0x00000000,\nDCCG_PERF_SEL_CRTC1                      = 0x00000001,\nDCCG_PERF_SEL_CRTC2                      = 0x00000002,\nDCCG_PERF_SEL_CRTC3                      = 0x00000003,\nDCCG_PERF_SEL_CRTC4                      = 0x00000004,\nDCCG_PERF_SEL_CRTC5                      = 0x00000005,\n} DCCG_PERF_CRTC_SELECT;\n\n \n\ntypedef enum CLOCK_BRANCH_SOFT_RESET {\nCLOCK_BRANCH_SOFT_RESET_NOOP             = 0x00000000,\nCLOCK_BRANCH_SOFT_RESET_FORCE            = 0x00000001,\n} CLOCK_BRANCH_SOFT_RESET;\n\n \n\ntypedef enum PLL_CFG_IF_SOFT_RESET {\nPLL_CFG_IF_SOFT_RESET_NOOP               = 0x00000000,\nPLL_CFG_IF_SOFT_RESET_FORCE              = 0x00000001,\n} PLL_CFG_IF_SOFT_RESET;\n\n \n\ntypedef enum DVO_ENABLE_RST {\nDVO_ENABLE_RST_DISABLE                   = 0x00000000,\nDVO_ENABLE_RST_ENABLE                    = 0x00000001,\n} DVO_ENABLE_RST;\n\n \n\n \n\ntypedef enum LptNumPipes {\nLPT_NUM_PIPES_1CH                        = 0x00000000,\nLPT_NUM_PIPES_2CH                        = 0x00000001,\nLPT_NUM_PIPES_4CH                        = 0x00000002,\nLPT_NUM_PIPES_8CH                        = 0x00000003,\n} LptNumPipes;\n\n \n\ntypedef enum LptNumBanks {\nLPT_NUM_BANKS_2BANK                      = 0x00000000,\nLPT_NUM_BANKS_4BANK                      = 0x00000001,\nLPT_NUM_BANKS_8BANK                      = 0x00000002,\nLPT_NUM_BANKS_16BANK                     = 0x00000003,\nLPT_NUM_BANKS_32BANK                     = 0x00000004,\n} LptNumBanks;\n\n \n\ntypedef enum OVERRIDE_CGTT_DCEFCLK {\nOVERRIDE_CGTT_DCEFCLK_NOOP               = 0x00000000,\nSET_OVERRIDE_CGTT_DCEFCLK                = 0x00000001,\n} OVERRIDE_CGTT_DCEFCLK;\n\n \n\n \n\ntypedef enum DCIO_DC_GENERICA_SEL {\nDCIO_GENERICA_SEL_DACA_STEREOSYNC        = 0x00000000,\nDCIO_GENERICA_SEL_STEREOSYNC             = 0x00000001,\nDCIO_GENERICA_SEL_DACA_PIXCLK            = 0x00000002,\nDCIO_GENERICA_SEL_DACB_PIXCLK            = 0x00000003,\nDCIO_GENERICA_SEL_DVOA_CTL3              = 0x00000004,\nDCIO_GENERICA_SEL_P1_PLLCLK              = 0x00000005,\nDCIO_GENERICA_SEL_P2_PLLCLK              = 0x00000006,\nDCIO_GENERICA_SEL_DVOA_STEREOSYNC        = 0x00000007,\nDCIO_GENERICA_SEL_DACA_FIELD_NUMBER      = 0x00000008,\nDCIO_GENERICA_SEL_DACB_FIELD_NUMBER      = 0x00000009,\nDCIO_GENERICA_SEL_GENERICA_DCCG          = 0x0000000a,\nDCIO_GENERICA_SEL_SYNCEN                 = 0x0000000b,\nDCIO_GENERICA_SEL_UNIPHY_REFDIV_CLK      = 0x0000000c,\nDCIO_GENERICA_SEL_UNIPHY_FBDIV_CLK       = 0x0000000d,\nDCIO_GENERICA_SEL_UNIPHY_FBDIV_SSC_CLK   = 0x0000000e,\nDCIO_GENERICA_SEL_UNIPHY_FBDIV_CLK_DIV2  = 0x0000000f,\nDCIO_GENERICA_SEL_GENERICA_DPRX          = 0x00000010,\nDCIO_GENERICA_SEL_GENERICB_DPRX          = 0x00000011,\n} DCIO_DC_GENERICA_SEL;\n\n \n\ntypedef enum DCIO_DC_GENERIC_UNIPHY_REFDIV_CLK_SEL {\nDCIO_UNIPHYA_TEST_REFDIV_CLK             = 0x00000000,\nDCIO_UNIPHYB_TEST_REFDIV_CLK             = 0x00000001,\nDCIO_UNIPHYC_TEST_REFDIV_CLK             = 0x00000002,\nDCIO_UNIPHYD_TEST_REFDIV_CLK             = 0x00000003,\nDCIO_UNIPHYE_TEST_REFDIV_CLK             = 0x00000004,\nDCIO_UNIPHYF_TEST_REFDIV_CLK             = 0x00000005,\nDCIO_UNIPHYG_TEST_REFDIV_CLK             = 0x00000006,\nDCIO_UNIPHYLPA_TEST_REFDIV_CLK           = 0x00000007,\nDCIO_UNIPHYLPB_TEST_REFDIV_CLK           = 0x00000008,\n} DCIO_DC_GENERIC_UNIPHY_REFDIV_CLK_SEL;\n\n \n\ntypedef enum DCIO_DC_GENERIC_UNIPHY_FBDIV_CLK_SEL {\nDCIO_UNIPHYA_FBDIV_CLK                   = 0x00000000,\nDCIO_UNIPHYB_FBDIV_CLK                   = 0x00000001,\nDCIO_UNIPHYC_FBDIV_CLK                   = 0x00000002,\nDCIO_UNIPHYD_FBDIV_CLK                   = 0x00000003,\nDCIO_UNIPHYE_FBDIV_CLK                   = 0x00000004,\nDCIO_UNIPHYF_FBDIV_CLK                   = 0x00000005,\nDCIO_UNIPHYG_FBDIV_CLK                   = 0x00000006,\nDCIO_UNIPHYLPA_FBDIV_CLK                 = 0x00000007,\nDCIO_UNIPHYLPB_FBDIV_CLK                 = 0x00000008,\n} DCIO_DC_GENERIC_UNIPHY_FBDIV_CLK_SEL;\n\n \n\ntypedef enum DCIO_DC_GENERIC_UNIPHY_FBDIV_SSC_CLK_SEL {\nDCIO_UNIPHYA_FBDIV_SSC_CLK               = 0x00000000,\nDCIO_UNIPHYB_FBDIV_SSC_CLK               = 0x00000001,\nDCIO_UNIPHYC_FBDIV_SSC_CLK               = 0x00000002,\nDCIO_UNIPHYD_FBDIV_SSC_CLK               = 0x00000003,\nDCIO_UNIPHYE_FBDIV_SSC_CLK               = 0x00000004,\nDCIO_UNIPHYF_FBDIV_SSC_CLK               = 0x00000005,\nDCIO_UNIPHYG_FBDIV_SSC_CLK               = 0x00000006,\nDCIO_UNIPHYLPA_FBDIV_SSC_CLK             = 0x00000007,\nDCIO_UNIPHYLPB_FBDIV_SSC_CLK             = 0x00000008,\n} DCIO_DC_GENERIC_UNIPHY_FBDIV_SSC_CLK_SEL;\n\n \n\ntypedef enum DCIO_DC_GENERIC_UNIPHY_FBDIV_CLK_DIV2_SEL {\nDCIO_UNIPHYA_TEST_FBDIV_CLK_DIV2         = 0x00000000,\nDCIO_UNIPHYB_TEST_FBDIV_CLK_DIV2         = 0x00000001,\nDCIO_UNIPHYC_TEST_FBDIV_CLK_DIV2         = 0x00000002,\nDCIO_UNIPHYD_TEST_FBDIV_CLK_DIV2         = 0x00000003,\nDCIO_UNIPHYE_TEST_FBDIV_CLK_DIV2         = 0x00000004,\nDCIO_UNIPHYF_TEST_FBDIV_CLK_DIV2         = 0x00000005,\nDCIO_UNIPHYG_TEST_FBDIV_CLK_DIV2         = 0x00000006,\nDCIO_UNIPHYLPA_TEST_FBDIV_CLK_DIV2       = 0x00000007,\nDCIO_UNIPHYLPB_TEST_FBDIV_CLK_DIV2       = 0x00000008,\n} DCIO_DC_GENERIC_UNIPHY_FBDIV_CLK_DIV2_SEL;\n\n \n\ntypedef enum DCIO_DC_GENERICB_SEL {\nDCIO_GENERICB_SEL_DACA_STEREOSYNC        = 0x00000000,\nDCIO_GENERICB_SEL_STEREOSYNC             = 0x00000001,\nDCIO_GENERICB_SEL_DACA_PIXCLK            = 0x00000002,\nDCIO_GENERICB_SEL_DACB_PIXCLK            = 0x00000003,\nDCIO_GENERICB_SEL_DVOA_CTL3              = 0x00000004,\nDCIO_GENERICB_SEL_P1_PLLCLK              = 0x00000005,\nDCIO_GENERICB_SEL_P2_PLLCLK              = 0x00000006,\nDCIO_GENERICB_SEL_DVOA_STEREOSYNC        = 0x00000007,\nDCIO_GENERICB_SEL_DACA_FIELD_NUMBER      = 0x00000008,\nDCIO_GENERICB_SEL_DACB_FIELD_NUMBER      = 0x00000009,\nDCIO_GENERICB_SEL_GENERICB_DCCG          = 0x0000000a,\nDCIO_GENERICB_SEL_SYNCEN                 = 0x0000000b,\nDCIO_GENERICB_SEL_UNIPHY_REFDIV_CLK      = 0x0000000c,\nDCIO_GENERICB_SEL_UNIPHY_FBDIV_CLK       = 0x0000000d,\nDCIO_GENERICB_SEL_UNIPHY_FBDIV_SSC_CLK   = 0x0000000e,\nDCIO_GENERICB_SEL_UNIPHY_FBDIV_CLK_DIV2  = 0x0000000f,\n} DCIO_DC_GENERICB_SEL;\n\n \n\ntypedef enum DCIO_DC_PAD_EXTERN_SIG_SEL {\nDCIO_DC_PAD_EXTERN_SIG_SEL_MVP           = 0x00000000,\nDCIO_DC_PAD_EXTERN_SIG_SEL_VSYNCA        = 0x00000001,\nDCIO_DC_PAD_EXTERN_SIG_SEL_GENLK_CLK     = 0x00000002,\nDCIO_DC_PAD_EXTERN_SIG_SEL_GENLK_VSYNC   = 0x00000003,\nDCIO_DC_PAD_EXTERN_SIG_SEL_GENERICA      = 0x00000004,\nDCIO_DC_PAD_EXTERN_SIG_SEL_GENERICB      = 0x00000005,\nDCIO_DC_PAD_EXTERN_SIG_SEL_GENERICC      = 0x00000006,\nDCIO_DC_PAD_EXTERN_SIG_SEL_HPD1          = 0x00000007,\nDCIO_DC_PAD_EXTERN_SIG_SEL_HPD2          = 0x00000008,\nDCIO_DC_PAD_EXTERN_SIG_SEL_DDC1CLK       = 0x00000009,\nDCIO_DC_PAD_EXTERN_SIG_SEL_DDC1DATA      = 0x0000000a,\nDCIO_DC_PAD_EXTERN_SIG_SEL_DDC2CLK       = 0x0000000b,\nDCIO_DC_PAD_EXTERN_SIG_SEL_DDC2DATA      = 0x0000000c,\nDCIO_DC_PAD_EXTERN_SIG_SEL_VHAD1         = 0x0000000d,\nDCIO_DC_PAD_EXTERN_SIG_SEL_VHAD0         = 0x0000000e,\nDCIO_DC_PAD_EXTERN_SIG_SEL_VPHCTL        = 0x0000000f,\n} DCIO_DC_PAD_EXTERN_SIG_SEL;\n\n \n\ntypedef enum DCIO_DC_PAD_EXTERN_SIG_MVP_PIXEL_SRC_STATUS {\nDCIO_MVP_PIXEL_SRC_STATUS_HSYNCA         = 0x00000000,\nDCIO_MVP_PIXEL_SRC_STATUS_HSYNCA_DUPLICATE  = 0x00000001,\nDCIO_MVP_PIXEL_SRC_STATUS_CRTC           = 0x00000002,\nDCIO_MVP_PIXEL_SRC_STATUS_LB             = 0x00000003,\n} DCIO_DC_PAD_EXTERN_SIG_MVP_PIXEL_SRC_STATUS;\n\n \n\ntypedef enum DCIO_DC_REF_CLK_CNTL_HSYNCA_OUTPUT_SEL {\nDCIO_HSYNCA_OUTPUT_SEL_DISABLE           = 0x00000000,\nDCIO_HSYNCA_OUTPUT_SEL_PPLL1             = 0x00000001,\nDCIO_HSYNCA_OUTPUT_SEL_PPLL2             = 0x00000002,\nDCIO_HSYNCA_OUTPUT_SEL_RESERVED          = 0x00000003,\n} DCIO_DC_REF_CLK_CNTL_HSYNCA_OUTPUT_SEL;\n\n \n\ntypedef enum DCIO_DC_REF_CLK_CNTL_GENLK_CLK_OUTPUT_SEL {\nDCIO_GENLK_CLK_OUTPUT_SEL_DISABLE        = 0x00000000,\nDCIO_GENLK_CLK_OUTPUT_SEL_PPLL1          = 0x00000001,\nDCIO_GENLK_CLK_OUTPUT_SEL_PPLL2          = 0x00000002,\nDCIO_GENLK_CLK_OUTPUT_SEL_RESERVED_VALUE3  = 0x00000003,\n} DCIO_DC_REF_CLK_CNTL_GENLK_CLK_OUTPUT_SEL;\n\n \n\ntypedef enum DCIO_DC_GPIO_VIP_DEBUG {\nDCIO_DC_GPIO_VIP_DEBUG_NORMAL            = 0x00000000,\nDCIO_DC_GPIO_VIP_DEBUG_CG_BIG            = 0x00000001,\n} DCIO_DC_GPIO_VIP_DEBUG;\n\n \n\ntypedef enum DCIO_DC_GPIO_MACRO_DEBUG {\nDCIO_DC_GPIO_MACRO_DEBUG_NORMAL          = 0x00000000,\nDCIO_DC_GPIO_MACRO_DEBUG_CHIP_BIF        = 0x00000001,\nDCIO_DC_GPIO_MACRO_DEBUG_RESERVED_VALUE2  = 0x00000002,\nDCIO_DC_GPIO_MACRO_DEBUG_RESERVED_VALUE3  = 0x00000003,\n} DCIO_DC_GPIO_MACRO_DEBUG;\n\n \n\ntypedef enum DCIO_DC_GPIO_CHIP_DEBUG_OUT_PIN_SEL {\nDCIO_DC_GPIO_CHIP_DEBUG_OUT_PIN_SEL_NORMAL  = 0x00000000,\nDCIO_DC_GPIO_CHIP_DEBUG_OUT_PIN_SEL_SWAP  = 0x00000001,\n} DCIO_DC_GPIO_CHIP_DEBUG_OUT_PIN_SEL;\n\n \n\ntypedef enum DCIO_DC_GPIO_DEBUG_BUS_FLOP_EN {\nDCIO_DC_GPIO_DEBUG_BUS_FLOP_EN_BYPASS    = 0x00000000,\nDCIO_DC_GPIO_DEBUG_BUS_FLOP_EN_ENABLE    = 0x00000001,\n} DCIO_DC_GPIO_DEBUG_BUS_FLOP_EN;\n\n \n\ntypedef enum DCIO_DC_GPIO_DEBUG_DPRX_LOOPBACK_ENABLE {\nDCIO_DPRX_LOOPBACK_ENABLE_NORMAL         = 0x00000000,\nDCIO_DPRX_LOOPBACK_ENABLE_LOOP           = 0x00000001,\n} DCIO_DC_GPIO_DEBUG_DPRX_LOOPBACK_ENABLE;\n\n \n\ntypedef enum DCIO_UNIPHY_LINK_CNTL_MINIMUM_PIXVLD_LOW_DURATION {\nDCIO_UNIPHY_MINIMUM_PIXVLD_LOW_DURATION_3_CLOCKS = 0x00000000,\nDCIO_UNIPHY_MINIMUM_PIXVLD_LOW_DURATION_7_CLOCKS = 0x00000001,\nDCIO_UNIPHY_MINIMUM_PIXVLD_LOW_DURATION_11_CLOCKS = 0x00000002,\nDCIO_UNIPHY_MINIMUM_PIXVLD_LOW_DURATION_15_CLOCKS = 0x00000003,\nDCIO_UNIPHY_MINIMUM_PIXVLD_LOW_DURATION_19_CLOCKS = 0x00000004,\nDCIO_UNIPHY_MINIMUM_PIXVLD_LOW_DURATION_23_CLOCKS = 0x00000005,\nDCIO_UNIPHY_MINIMUM_PIXVLD_LOW_DURATION_27_CLOCKS = 0x00000006,\nDCIO_UNIPHY_MINIMUM_PIXVLD_LOW_DURATION_31_CLOCKS = 0x00000007,\n} DCIO_UNIPHY_LINK_CNTL_MINIMUM_PIXVLD_LOW_DURATION;\n\n \n\ntypedef enum DCIO_UNIPHY_LINK_CNTL_CHANNEL_INVERT {\nDCIO_UNIPHY_CHANNEL_NO_INVERSION         = 0x00000000,\nDCIO_UNIPHY_CHANNEL_INVERTED             = 0x00000001,\n} DCIO_UNIPHY_LINK_CNTL_CHANNEL_INVERT;\n\n \n\ntypedef enum DCIO_UNIPHY_LINK_CNTL_ENABLE_HPD_MASK {\nDCIO_UNIPHY_LINK_ENABLE_HPD_MASK_DISALLOW  = 0x00000000,\nDCIO_UNIPHY_LINK_ENABLE_HPD_MASK_ALLOW   = 0x00000001,\nDCIO_UNIPHY_LINK_ENABLE_HPD_MASK_ALLOW_DEBOUNCED  = 0x00000002,\nDCIO_UNIPHY_LINK_ENABLE_HPD_MASK_ALLOW_TOGGLE_FILTERED  = 0x00000003,\n} DCIO_UNIPHY_LINK_CNTL_ENABLE_HPD_MASK;\n\n \n\ntypedef enum DCIO_UNIPHY_CHANNEL_XBAR_SOURCE {\nDCIO_UNIPHY_CHANNEL_XBAR_SOURCE_CH0      = 0x00000000,\nDCIO_UNIPHY_CHANNEL_XBAR_SOURCE_CH1      = 0x00000001,\nDCIO_UNIPHY_CHANNEL_XBAR_SOURCE_CH2      = 0x00000002,\nDCIO_UNIPHY_CHANNEL_XBAR_SOURCE_CH3      = 0x00000003,\n} DCIO_UNIPHY_CHANNEL_XBAR_SOURCE;\n\n \n\ntypedef enum DCIO_DC_DVODATA_CONFIG_VIP_MUX_EN {\nDCIO_VIP_MUX_EN_DVO                      = 0x00000000,\nDCIO_VIP_MUX_EN_VIP                      = 0x00000001,\n} DCIO_DC_DVODATA_CONFIG_VIP_MUX_EN;\n\n \n\ntypedef enum DCIO_DC_DVODATA_CONFIG_VIP_ALTER_MAPPING_EN {\nDCIO_VIP_ALTER_MAPPING_EN_DEFAULT        = 0x00000000,\nDCIO_VIP_ALTER_MAPPING_EN_ALTERNATIVE    = 0x00000001,\n} DCIO_DC_DVODATA_CONFIG_VIP_ALTER_MAPPING_EN;\n\n \n\ntypedef enum DCIO_DC_DVODATA_CONFIG_DVO_ALTER_MAPPING_EN {\nDCIO_DVO_ALTER_MAPPING_EN_DEFAULT        = 0x00000000,\nDCIO_DVO_ALTER_MAPPING_EN_ALTERNATIVE    = 0x00000001,\n} DCIO_DC_DVODATA_CONFIG_DVO_ALTER_MAPPING_EN;\n\n \n\ntypedef enum DCIO_LVTMA_PWRSEQ_CNTL_DISABLE_SYNCEN_CONTROL_OF_TX_EN {\nDCIO_LVTMA_PWRSEQ_DISABLE_SYNCEN_CONTROL_OF_TX_ENABLE  = 0x00000000,\nDCIO_LVTMA_PWRSEQ_DISABLE_SYNCEN_CONTROL_OF_TX_DISABLE  = 0x00000001,\n} DCIO_LVTMA_PWRSEQ_CNTL_DISABLE_SYNCEN_CONTROL_OF_TX_EN;\n\n \n\ntypedef enum DCIO_LVTMA_PWRSEQ_CNTL_TARGET_STATE {\nDCIO_LVTMA_PWRSEQ_TARGET_STATE_LCD_OFF   = 0x00000000,\nDCIO_LVTMA_PWRSEQ_TARGET_STATE_LCD_ON    = 0x00000001,\n} DCIO_LVTMA_PWRSEQ_CNTL_TARGET_STATE;\n\n \n\ntypedef enum DCIO_LVTMA_PWRSEQ_CNTL_LVTMA_SYNCEN_POL {\nDCIO_LVTMA_SYNCEN_POL_NON_INVERT         = 0x00000000,\nDCIO_LVTMA_SYNCEN_POL_INVERT             = 0x00000001,\n} DCIO_LVTMA_PWRSEQ_CNTL_LVTMA_SYNCEN_POL;\n\n \n\ntypedef enum DCIO_LVTMA_PWRSEQ_CNTL_LVTMA_DIGON {\nDCIO_LVTMA_DIGON_OFF                     = 0x00000000,\nDCIO_LVTMA_DIGON_ON                      = 0x00000001,\n} DCIO_LVTMA_PWRSEQ_CNTL_LVTMA_DIGON;\n\n \n\ntypedef enum DCIO_LVTMA_PWRSEQ_CNTL_LVTMA_DIGON_POL {\nDCIO_LVTMA_DIGON_POL_NON_INVERT          = 0x00000000,\nDCIO_LVTMA_DIGON_POL_INVERT              = 0x00000001,\n} DCIO_LVTMA_PWRSEQ_CNTL_LVTMA_DIGON_POL;\n\n \n\ntypedef enum DCIO_LVTMA_PWRSEQ_CNTL_LVTMA_BLON {\nDCIO_LVTMA_BLON_OFF                      = 0x00000000,\nDCIO_LVTMA_BLON_ON                       = 0x00000001,\n} DCIO_LVTMA_PWRSEQ_CNTL_LVTMA_BLON;\n\n \n\ntypedef enum DCIO_LVTMA_PWRSEQ_CNTL_LVTMA_BLON_POL {\nDCIO_LVTMA_BLON_POL_NON_INVERT           = 0x00000000,\nDCIO_LVTMA_BLON_POL_INVERT               = 0x00000001,\n} DCIO_LVTMA_PWRSEQ_CNTL_LVTMA_BLON_POL;\n\n \n\ntypedef enum DCIO_LVTMA_PWRSEQ_DELAY2_LVTMA_VARY_BL_OVERRIDE_EN {\nDCIO_LVTMA_VARY_BL_OVERRIDE_EN_BLON      = 0x00000000,\nDCIO_LVTMA_VARY_BL_OVERRIDE_EN_SEPARATE  = 0x00000001,\n} DCIO_LVTMA_PWRSEQ_DELAY2_LVTMA_VARY_BL_OVERRIDE_EN;\n\n \n\ntypedef enum DCIO_BL_PWM_CNTL_BL_PWM_FRACTIONAL_EN {\nDCIO_BL_PWM_FRACTIONAL_DISABLE           = 0x00000000,\nDCIO_BL_PWM_FRACTIONAL_ENABLE            = 0x00000001,\n} DCIO_BL_PWM_CNTL_BL_PWM_FRACTIONAL_EN;\n\n \n\ntypedef enum DCIO_BL_PWM_CNTL_BL_PWM_EN {\nDCIO_BL_PWM_DISABLE                      = 0x00000000,\nDCIO_BL_PWM_ENABLE                       = 0x00000001,\n} DCIO_BL_PWM_CNTL_BL_PWM_EN;\n\n \n\ntypedef enum DCIO_BL_PWM_CNTL2_DBG_BL_PWM_INPUT_REFCLK_SELECT {\nDCIO_DBG_BL_PWM_INPUT_REFCLK_SELECT_NORMAL  = 0x00000000,\nDCIO_DBG_BL_PWM_INPUT_REFCLK_SELECT_DEBUG1  = 0x00000001,\nDCIO_DBG_BL_PWM_INPUT_REFCLK_SELECT_DEBUG2  = 0x00000002,\nDCIO_DBG_BL_PWM_INPUT_REFCLK_SELECT_DEBUG3  = 0x00000003,\n} DCIO_BL_PWM_CNTL2_DBG_BL_PWM_INPUT_REFCLK_SELECT;\n\n \n\ntypedef enum DCIO_BL_PWM_CNTL2_BL_PWM_OVERRIDE_BL_OUT_ENABLE {\nDCIO_BL_PWM_OVERRIDE_BL_OUT_DISABLE      = 0x00000000,\nDCIO_BL_PWM_OVERRIDE_BL_OUT_ENABLE       = 0x00000001,\n} DCIO_BL_PWM_CNTL2_BL_PWM_OVERRIDE_BL_OUT_ENABLE;\n\n \n\ntypedef enum DCIO_BL_PWM_CNTL2_BL_PWM_OVERRIDE_LVTMA_PWRSEQ_EN {\nDCIO_BL_PWM_OVERRIDE_LVTMA_PWRSEQ_EN_NORMAL  = 0x00000000,\nDCIO_BL_PWM_OVERRIDE_LVTMA_PWRSEQ_EN_PWM  = 0x00000001,\n} DCIO_BL_PWM_CNTL2_BL_PWM_OVERRIDE_LVTMA_PWRSEQ_EN;\n\n \n\ntypedef enum DCIO_BL_PWM_GRP1_REG_LOCK {\nDCIO_BL_PWM_GRP1_REG_LOCK_DISABLE        = 0x00000000,\nDCIO_BL_PWM_GRP1_REG_LOCK_ENABLE         = 0x00000001,\n} DCIO_BL_PWM_GRP1_REG_LOCK;\n\n \n\ntypedef enum DCIO_BL_PWM_GRP1_UPDATE_AT_FRAME_START {\nDCIO_BL_PWM_GRP1_UPDATE_AT_FRAME_START_DISABLE  = 0x00000000,\nDCIO_BL_PWM_GRP1_UPDATE_AT_FRAME_START_ENABLE  = 0x00000001,\n} DCIO_BL_PWM_GRP1_UPDATE_AT_FRAME_START;\n\n \n\ntypedef enum DCIO_BL_PWM_GRP1_FRAME_START_DISP_SEL {\nDCIO_BL_PWM_GRP1_FRAME_START_DISP_SEL_CONTROLLER1  = 0x00000000,\nDCIO_BL_PWM_GRP1_FRAME_START_DISP_SEL_CONTROLLER2  = 0x00000001,\nDCIO_BL_PWM_GRP1_FRAME_START_DISP_SEL_CONTROLLER3  = 0x00000002,\nDCIO_BL_PWM_GRP1_FRAME_START_DISP_SEL_CONTROLLER4  = 0x00000003,\nDCIO_BL_PWM_GRP1_FRAME_START_DISP_SEL_CONTROLLER5  = 0x00000004,\nDCIO_BL_PWM_GRP1_FRAME_START_DISP_SEL_CONTROLLER6  = 0x00000005,\n} DCIO_BL_PWM_GRP1_FRAME_START_DISP_SEL;\n\n \n\ntypedef enum DCIO_BL_PWM_GRP1_READBACK_DB_REG_VALUE_EN {\nDCIO_BL_PWM_GRP1_READBACK_DB_REG_VALUE_EN_BL_PWM  = 0x00000000,\nDCIO_BL_PWM_GRP1_READBACK_DB_REG_VALUE_EN_BL1_PWM  = 0x00000001,\n} DCIO_BL_PWM_GRP1_READBACK_DB_REG_VALUE_EN;\n\n \n\ntypedef enum DCIO_BL_PWM_GRP1_IGNORE_MASTER_LOCK_EN {\nDCIO_BL_PWM_GRP1_IGNORE_MASTER_LOCK_ENABLE  = 0x00000000,\nDCIO_BL_PWM_GRP1_IGNORE_MASTER_LOCK_DISABLE  = 0x00000001,\n} DCIO_BL_PWM_GRP1_IGNORE_MASTER_LOCK_EN;\n\n \n\ntypedef enum DCIO_GSL_SEL {\nDCIO_GSL_SEL_GROUP_0                     = 0x00000000,\nDCIO_GSL_SEL_GROUP_1                     = 0x00000001,\nDCIO_GSL_SEL_GROUP_2                     = 0x00000002,\n} DCIO_GSL_SEL;\n\n \n\ntypedef enum DCIO_GENLK_CLK_GSL_MASK {\nDCIO_GENLK_CLK_GSL_MASK_NO               = 0x00000000,\nDCIO_GENLK_CLK_GSL_MASK_TIMING           = 0x00000001,\nDCIO_GENLK_CLK_GSL_MASK_STEREO           = 0x00000002,\n} DCIO_GENLK_CLK_GSL_MASK;\n\n \n\ntypedef enum DCIO_GENLK_VSYNC_GSL_MASK {\nDCIO_GENLK_VSYNC_GSL_MASK_NO             = 0x00000000,\nDCIO_GENLK_VSYNC_GSL_MASK_TIMING         = 0x00000001,\nDCIO_GENLK_VSYNC_GSL_MASK_STEREO         = 0x00000002,\n} DCIO_GENLK_VSYNC_GSL_MASK;\n\n \n\ntypedef enum DCIO_SWAPLOCK_A_GSL_MASK {\nDCIO_SWAPLOCK_A_GSL_MASK_NO              = 0x00000000,\nDCIO_SWAPLOCK_A_GSL_MASK_TIMING          = 0x00000001,\nDCIO_SWAPLOCK_A_GSL_MASK_STEREO          = 0x00000002,\n} DCIO_SWAPLOCK_A_GSL_MASK;\n\n \n\ntypedef enum DCIO_SWAPLOCK_B_GSL_MASK {\nDCIO_SWAPLOCK_B_GSL_MASK_NO              = 0x00000000,\nDCIO_SWAPLOCK_B_GSL_MASK_TIMING          = 0x00000001,\nDCIO_SWAPLOCK_B_GSL_MASK_STEREO          = 0x00000002,\n} DCIO_SWAPLOCK_B_GSL_MASK;\n\n \n\ntypedef enum DCIO_GSL_VSYNC_SEL {\nDCIO_GSL_VSYNC_SEL_PIPE0                 = 0x00000000,\nDCIO_GSL_VSYNC_SEL_PIPE1                 = 0x00000001,\nDCIO_GSL_VSYNC_SEL_PIPE2                 = 0x00000002,\nDCIO_GSL_VSYNC_SEL_PIPE3                 = 0x00000003,\nDCIO_GSL_VSYNC_SEL_PIPE4                 = 0x00000004,\nDCIO_GSL_VSYNC_SEL_PIPE5                 = 0x00000005,\n} DCIO_GSL_VSYNC_SEL;\n\n \n\ntypedef enum DCIO_GSL0_TIMING_SYNC_SEL {\nDCIO_GSL0_TIMING_SYNC_SEL_PIPE           = 0x00000000,\nDCIO_GSL0_TIMING_SYNC_SEL_GENCLK_VSYNC   = 0x00000001,\nDCIO_GSL0_TIMING_SYNC_SEL_GENCLK_CLK     = 0x00000002,\nDCIO_GSL0_TIMING_SYNC_SEL_SWAPLOCK_A     = 0x00000003,\nDCIO_GSL0_TIMING_SYNC_SEL_SWAPLOCK_B     = 0x00000004,\n} DCIO_GSL0_TIMING_SYNC_SEL;\n\n \n\ntypedef enum DCIO_GSL0_GLOBAL_UNLOCK_SEL {\nDCIO_GSL0_GLOBAL_UNLOCK_SEL_INVERSION    = 0x00000000,\nDCIO_GSL0_GLOBAL_UNLOCK_SEL_GENCLK_VSYNC  = 0x00000001,\nDCIO_GSL0_GLOBAL_UNLOCK_SEL_GENLK_CLK    = 0x00000002,\nDCIO_GSL0_GLOBAL_UNLOCK_SEL_SWAPLOCK_A   = 0x00000003,\nDCIO_GSL0_GLOBAL_UNLOCK_SEL_SWAPLOCK_B   = 0x00000004,\n} DCIO_GSL0_GLOBAL_UNLOCK_SEL;\n\n \n\ntypedef enum DCIO_GSL1_TIMING_SYNC_SEL {\nDCIO_GSL1_TIMING_SYNC_SEL_PIPE           = 0x00000000,\nDCIO_GSL1_TIMING_SYNC_SEL_GENCLK_VSYNC   = 0x00000001,\nDCIO_GSL1_TIMING_SYNC_SEL_GENCLK_CLK     = 0x00000002,\nDCIO_GSL1_TIMING_SYNC_SEL_SWAPLOCK_A     = 0x00000003,\nDCIO_GSL1_TIMING_SYNC_SEL_SWAPLOCK_B     = 0x00000004,\n} DCIO_GSL1_TIMING_SYNC_SEL;\n\n \n\ntypedef enum DCIO_GSL1_GLOBAL_UNLOCK_SEL {\nDCIO_GSL1_GLOBAL_UNLOCK_SEL_INVERSION    = 0x00000000,\nDCIO_GSL1_GLOBAL_UNLOCK_SEL_GENCLK_VSYNC  = 0x00000001,\nDCIO_GSL1_GLOBAL_UNLOCK_SEL_GENLK_CLK    = 0x00000002,\nDCIO_GSL1_GLOBAL_UNLOCK_SEL_SWAPLOCK_A   = 0x00000003,\nDCIO_GSL1_GLOBAL_UNLOCK_SEL_SWAPLOCK_B   = 0x00000004,\n} DCIO_GSL1_GLOBAL_UNLOCK_SEL;\n\n \n\ntypedef enum DCIO_GSL2_TIMING_SYNC_SEL {\nDCIO_GSL2_TIMING_SYNC_SEL_PIPE           = 0x00000000,\nDCIO_GSL2_TIMING_SYNC_SEL_GENCLK_VSYNC   = 0x00000001,\nDCIO_GSL2_TIMING_SYNC_SEL_GENCLK_CLK     = 0x00000002,\nDCIO_GSL2_TIMING_SYNC_SEL_SWAPLOCK_A     = 0x00000003,\nDCIO_GSL2_TIMING_SYNC_SEL_SWAPLOCK_B     = 0x00000004,\n} DCIO_GSL2_TIMING_SYNC_SEL;\n\n \n\ntypedef enum DCIO_GSL2_GLOBAL_UNLOCK_SEL {\nDCIO_GSL2_GLOBAL_UNLOCK_SEL_INVERSION    = 0x00000000,\nDCIO_GSL2_GLOBAL_UNLOCK_SEL_GENCLK_VSYNC  = 0x00000001,\nDCIO_GSL2_GLOBAL_UNLOCK_SEL_GENLK_CLK    = 0x00000002,\nDCIO_GSL2_GLOBAL_UNLOCK_SEL_SWAPLOCK_A   = 0x00000003,\nDCIO_GSL2_GLOBAL_UNLOCK_SEL_SWAPLOCK_B   = 0x00000004,\n} DCIO_GSL2_GLOBAL_UNLOCK_SEL;\n\n \n\ntypedef enum DCIO_DC_GPU_TIMER_START_POSITION {\nDCIO_GPU_TIMER_START_0_END_27            = 0x00000000,\nDCIO_GPU_TIMER_START_1_END_28            = 0x00000001,\nDCIO_GPU_TIMER_START_2_END_29            = 0x00000002,\nDCIO_GPU_TIMER_START_3_END_30            = 0x00000003,\nDCIO_GPU_TIMER_START_4_END_31            = 0x00000004,\nDCIO_GPU_TIMER_START_6_END_33            = 0x00000005,\nDCIO_GPU_TIMER_START_8_END_35            = 0x00000006,\nDCIO_GPU_TIMER_START_10_END_37           = 0x00000007,\n} DCIO_DC_GPU_TIMER_START_POSITION;\n\n \n\ntypedef enum DCIO_CLOCK_CNTL_DCIO_TEST_CLK_SEL {\nDCIO_TEST_CLK_SEL_DISPCLK                = 0x00000000,\nDCIO_TEST_CLK_SEL_GATED_DISPCLK          = 0x00000001,\nDCIO_TEST_CLK_SEL_SCLK                   = 0x00000002,\n} DCIO_CLOCK_CNTL_DCIO_TEST_CLK_SEL;\n\n \n\ntypedef enum DCIO_CLOCK_CNTL_DISPCLK_R_DCIO_GATE_DIS {\nDCIO_DISPCLK_R_DCIO_GATE_DISABLE         = 0x00000000,\nDCIO_DISPCLK_R_DCIO_GATE_ENABLE          = 0x00000001,\n} DCIO_CLOCK_CNTL_DISPCLK_R_DCIO_GATE_DIS;\n\n \n\ntypedef enum DCIO_DCO_DCFE_EXT_VSYNC_MUX {\nDCIO_EXT_VSYNC_MUX_SWAPLOCKB             = 0x00000000,\nDCIO_EXT_VSYNC_MUX_CRTC0                 = 0x00000001,\nDCIO_EXT_VSYNC_MUX_CRTC1                 = 0x00000002,\nDCIO_EXT_VSYNC_MUX_CRTC2                 = 0x00000003,\nDCIO_EXT_VSYNC_MUX_CRTC3                 = 0x00000004,\nDCIO_EXT_VSYNC_MUX_CRTC4                 = 0x00000005,\nDCIO_EXT_VSYNC_MUX_CRTC5                 = 0x00000006,\nDCIO_EXT_VSYNC_MUX_GENERICB              = 0x00000007,\n} DCIO_DCO_DCFE_EXT_VSYNC_MUX;\n\n \n\ntypedef enum DCIO_DCO_EXT_VSYNC_MASK {\nDCIO_EXT_VSYNC_MASK_NONE                 = 0x00000000,\nDCIO_EXT_VSYNC_MASK_PIPE0                = 0x00000001,\nDCIO_EXT_VSYNC_MASK_PIPE1                = 0x00000002,\nDCIO_EXT_VSYNC_MASK_PIPE2                = 0x00000003,\nDCIO_EXT_VSYNC_MASK_PIPE3                = 0x00000004,\nDCIO_EXT_VSYNC_MASK_PIPE4                = 0x00000005,\nDCIO_EXT_VSYNC_MASK_PIPE5                = 0x00000006,\nDCIO_EXT_VSYNC_MASK_NONE_DUPLICATE       = 0x00000007,\n} DCIO_DCO_EXT_VSYNC_MASK;\n\n \n\ntypedef enum DCIO_DSYNC_SOFT_RESET {\nDCIO_DSYNC_SOFT_RESET_DEASSERT           = 0x00000000,\nDCIO_DSYNC_SOFT_RESET_ASSERT             = 0x00000001,\n} DCIO_DSYNC_SOFT_RESET;\n\n \n\ntypedef enum DCIO_DACA_SOFT_RESET {\nDCIO_DACA_SOFT_RESET_DEASSERT            = 0x00000000,\nDCIO_DACA_SOFT_RESET_ASSERT              = 0x00000001,\n} DCIO_DACA_SOFT_RESET;\n\n \n\ntypedef enum DCIO_DCRXPHY_SOFT_RESET {\nDCIO_DCRXPHY_SOFT_RESET_DEASSERT         = 0x00000000,\nDCIO_DCRXPHY_SOFT_RESET_ASSERT           = 0x00000001,\n} DCIO_DCRXPHY_SOFT_RESET;\n\n \n\ntypedef enum DCIO_DPHY_LANE_SEL {\nDCIO_DPHY_LANE_SEL_LANE0                 = 0x00000000,\nDCIO_DPHY_LANE_SEL_LANE1                 = 0x00000001,\nDCIO_DPHY_LANE_SEL_LANE2                 = 0x00000002,\nDCIO_DPHY_LANE_SEL_LANE3                 = 0x00000003,\n} DCIO_DPHY_LANE_SEL;\n\n \n\ntypedef enum DCIO_DPCS_INTERRUPT_TYPE {\nDCIO_DPCS_INTERRUPT_TYPE_LEVEL_BASED     = 0x00000000,\nDCIO_DPCS_INTERRUPT_TYPE_PULSE_BASED     = 0x00000001,\n} DCIO_DPCS_INTERRUPT_TYPE;\n\n \n\ntypedef enum DCIO_DPCS_INTERRUPT_MASK {\nDCIO_DPCS_INTERRUPT_DISABLE              = 0x00000000,\nDCIO_DPCS_INTERRUPT_ENABLE               = 0x00000001,\n} DCIO_DPCS_INTERRUPT_MASK;\n\n \n\ntypedef enum DCIO_DC_GPU_TIMER_READ_SELECT {\nDCIO_GPU_TIMER_READ_SELECT_LOWER_D1_V_UPDATE  = 0x00000000,\nDCIO_GPU_TIMER_READ_SELECT_UPPER_D1_V_UPDATE  = 0x00000001,\nDCIO_GPU_TIMER_READ_SELECT_LOWER_D2_V_UPDATE  = 0x00000002,\nDCIO_GPU_TIMER_READ_SELECT_UPPER_D2_V_UPDATE  = 0x00000003,\nDCIO_GPU_TIMER_READ_SELECT_LOWER_D3_V_UPDATE  = 0x00000004,\nDCIO_GPU_TIMER_READ_SELECT_UPPER_D3_V_UPDATE  = 0x00000005,\nDCIO_GPU_TIMER_READ_SELECT_LOWER_D4_V_UPDATE  = 0x00000006,\nDCIO_GPU_TIMER_READ_SELECT_UPPER_D4_V_UPDATE  = 0x00000007,\nDCIO_GPU_TIMER_READ_SELECT_LOWER_D5_V_UPDATE  = 0x00000008,\nDCIO_GPU_TIMER_READ_SELECT_UPPER_D5_V_UPDATE  = 0x00000009,\nDCIO_GPU_TIMER_READ_SELECT_LOWER_D6_V_UPDATE  = 0x0000000a,\nDCIO_GPU_TIMER_READ_SELECT_UPPER_D6_V_UPDATE  = 0x0000000b,\nDCIO_GPU_TIMER_READ_SELECT_LOWER_D1_P_FLIP  = 0x0000000c,\nDCIO_GPU_TIMER_READ_SELECT_UPPER_D1_P_FLIP  = 0x0000000d,\nDCIO_GPU_TIMER_READ_SELECT_LOWER_D2_P_FLIP  = 0x0000000e,\nDCIO_GPU_TIMER_READ_SELECT_UPPER_D2_P_FLIP  = 0x0000000f,\nDCIO_GPU_TIMER_READ_SELECT_LOWER_D3_P_FLIP  = 0x00000010,\nDCIO_GPU_TIMER_READ_SELECT_UPPER_D3_P_FLIP  = 0x00000011,\nDCIO_GPU_TIMER_READ_SELECT_LOWER_D4_P_FLIP  = 0x00000012,\nDCIO_GPU_TIMER_READ_SELECT_UPPER_D4_P_FLIP  = 0x00000013,\nDCIO_GPU_TIMER_READ_SELECT_LOWER_D5_P_FLIP  = 0x00000014,\nDCIO_GPU_TIMER_READ_SELECT_UPPER_D5_P_FLIP  = 0x00000015,\nDCIO_GPU_TIMER_READ_SELECT_LOWER_D6_P_FLIP  = 0x00000016,\nDCIO_GPU_TIMER_READ_SELECT_UPPER_D6_P_FLIP  = 0x00000017,\nDCIO_GPU_TIMER_READ_SELECT_LOWER_D1_VSYNC_NOM  = 0x00000018,\nDCIO_GPU_TIMER_READ_SELECT_UPPER_D1_VSYNC_NOM  = 0x00000019,\nDCIO_GPU_TIMER_READ_SELECT_LOWER_D2_VSYNC_NOM  = 0x0000001a,\nDCIO_GPU_TIMER_READ_SELECT_UPPER_D2_VSYNC_NOM  = 0x0000001b,\nDCIO_GPU_TIMER_READ_SELECT_LOWER_D3_VSYNC_NOM  = 0x0000001c,\nDCIO_GPU_TIMER_READ_SELECT_UPPER_D3_VSYNC_NOM  = 0x0000001d,\nDCIO_GPU_TIMER_READ_SELECT_LOWER_D4_VSYNC_NOM  = 0x0000001e,\nDCIO_GPU_TIMER_READ_SELECT_UPPER_D4_VSYNC_NOM  = 0x0000001f,\nDCIO_GPU_TIMER_READ_SELECT_LOWER_D5_VSYNC_NOM  = 0x00000020,\nDCIO_GPU_TIMER_READ_SELECT_UPPER_D5_VSYNC_NOM  = 0x00000021,\nDCIO_GPU_TIMER_READ_SELECT_LOWER_D6_VSYNC_NOM  = 0x00000022,\nDCIO_GPU_TIMER_READ_SELECT_UPPER_D6_VSYNC_NOM  = 0x00000023,\n} DCIO_DC_GPU_TIMER_READ_SELECT;\n\n \n\ntypedef enum DCIO_IMPCAL_STEP_DELAY {\nDCIO_IMPCAL_STEP_DELAY_1us               = 0x00000000,\nDCIO_IMPCAL_STEP_DELAY_2us               = 0x00000001,\nDCIO_IMPCAL_STEP_DELAY_3us               = 0x00000002,\nDCIO_IMPCAL_STEP_DELAY_4us               = 0x00000003,\nDCIO_IMPCAL_STEP_DELAY_5us               = 0x00000004,\nDCIO_IMPCAL_STEP_DELAY_6us               = 0x00000005,\nDCIO_IMPCAL_STEP_DELAY_7us               = 0x00000006,\nDCIO_IMPCAL_STEP_DELAY_8us               = 0x00000007,\nDCIO_IMPCAL_STEP_DELAY_9us               = 0x00000008,\nDCIO_IMPCAL_STEP_DELAY_10us              = 0x00000009,\nDCIO_IMPCAL_STEP_DELAY_11us              = 0x0000000a,\nDCIO_IMPCAL_STEP_DELAY_12us              = 0x0000000b,\nDCIO_IMPCAL_STEP_DELAY_13us              = 0x0000000c,\nDCIO_IMPCAL_STEP_DELAY_14us              = 0x0000000d,\nDCIO_IMPCAL_STEP_DELAY_15us              = 0x0000000e,\nDCIO_IMPCAL_STEP_DELAY_16us              = 0x0000000f,\n} DCIO_IMPCAL_STEP_DELAY;\n\n \n\ntypedef enum DCIO_UNIPHY_IMPCAL_SEL {\nDCIO_UNIPHY_IMPCAL_SEL_TEMPERATURE       = 0x00000000,\nDCIO_UNIPHY_IMPCAL_SEL_BINARY            = 0x00000001,\n} DCIO_UNIPHY_IMPCAL_SEL;\n\n \n\ntypedef enum DCIO_DBG_ASYNC_BLOCK_SEL {\nDCIO_DBG_ASYNC_BLOCK_SEL_OVERRIDE        = 0x00000000,\nDCIO_DBG_ASYNC_BLOCK_SEL_DCCG            = 0x00000001,\nDCIO_DBG_ASYNC_BLOCK_SEL_DCIO            = 0x00000002,\nDCIO_DBG_ASYNC_BLOCK_SEL_DCO             = 0x00000003,\n} DCIO_DBG_ASYNC_BLOCK_SEL;\n\n \n\ntypedef enum DCIO_DBG_ASYNC_4BIT_SEL {\nDCIO_DBG_ASYNC_4BIT_SEL_3TO0             = 0x00000000,\nDCIO_DBG_ASYNC_4BIT_SEL_7TO4             = 0x00000001,\nDCIO_DBG_ASYNC_4BIT_SEL_11TO8            = 0x00000002,\nDCIO_DBG_ASYNC_4BIT_SEL_15TO12           = 0x00000003,\nDCIO_DBG_ASYNC_4BIT_SEL_19TO16           = 0x00000004,\nDCIO_DBG_ASYNC_4BIT_SEL_23TO20           = 0x00000005,\nDCIO_DBG_ASYNC_4BIT_SEL_27TO24           = 0x00000006,\nDCIO_DBG_ASYNC_4BIT_SEL_31TO28           = 0x00000007,\n} DCIO_DBG_ASYNC_4BIT_SEL;\n\n \n\n \n\ntypedef enum AOUT_EN {\nAOUT_DISABLE                             = 0x00000000,\nAOUT_ENABLE                              = 0x00000001,\n} AOUT_EN;\n\n \n\ntypedef enum AOUT_FIFO_START_ADDR {\nAOUT_FIFO_START_ADDR_2                   = 0x00000000,\nAOUT_FIFO_START_ADDR_3                   = 0x00000001,\n} AOUT_FIFO_START_ADDR;\n\n \n\ntypedef enum AOUT_CRC_TEST_EN {\nAOUT_CRC_DISABLE                         = 0x00000000,\nAOUT_CRC_ENABLE                          = 0x00000001,\n} AOUT_CRC_TEST_EN;\n\n \n\ntypedef enum AOUT_CRC_SOFT_RESET {\nAOUT_CRC_NO_RESET                        = 0x00000000,\nAOUT_CRC_RESET                           = 0x00000001,\n} AOUT_CRC_SOFT_RESET;\n\n \n\ntypedef enum AOUT_CRC_CONT_EN {\nAOUT_CRC_ONE_SHOT                        = 0x00000000,\nAOUT_CRC_CONT                            = 0x00000001,\n} AOUT_CRC_CONT_EN;\n\n \n\ntypedef enum I2S_WORD_SIZE {\nI2S_WORD_SIZE_32                         = 0x00000000,\nI2S_WORD_SIZE_16                         = 0x00000001,\n} I2S_WORD_SIZE;\n\n \n\ntypedef enum I2S_SAMPLE_ALIGNMENT {\nI2S_SAMPLE_LEFT_ALIGNED                  = 0x00000000,\nI2S_SAMPLE_RIGHT_ALIGNED                 = 0x00000001,\n} I2S_SAMPLE_ALIGNMENT;\n\n \n\ntypedef enum I2S_SAMPLE_BIT_ORDER {\nI2S_SAMPLE_BIT_ORDER_MSB                 = 0x00000000,\nI2S_SAMPLE_BIT_ORDER_LSB                 = 0x00000001,\n} I2S_SAMPLE_BIT_ORDER;\n\n \n\ntypedef enum I2S_LRCLK_POLARITY {\nI2S_LRCLK_LOW_LEFT                       = 0x00000000,\nI2S_LRCLK_HIGH_LEFT                      = 0x00000001,\n} I2S_LRCLK_POLARITY;\n\n \n\ntypedef enum I2S_WORD_ALIGNMENT {\nI2S_WORD_ALTERNATE_ALIGNMENT             = 0x00000000,\nI2S_WORD_I2S_ALIGNMENT                   = 0x00000001,\n} I2S_WORD_ALIGNMENT;\n\n \n\ntypedef enum SPDIF_INVERT_EN {\nSPDIF_INVERT_DISABLE                     = 0x00000000,\nSPDIF_INVERT_ENABLE                      = 0x00000001,\n} SPDIF_INVERT_EN;\n\n \n\n \n\ntypedef enum DPDBG_EN {\nDPDBG_DISABLE                            = 0x00000000,\nDPDBG_ENABLE                             = 0x00000001,\n} DPDBG_EN;\n\n \n\ntypedef enum DPDBG_INPUT_EN {\nDPDBG_INPUT_DISABLE                      = 0x00000000,\nDPDBG_INPUT_ENABLE                       = 0x00000001,\n} DPDBG_INPUT_EN;\n\n \n\ntypedef enum DPDBG_ERROR_DETECTION_MODE {\nDPDBG_ERROR_DETECTION_MODE_CSC           = 0x00000000,\nDPDBG_ERROR_DETECTION_MODE_RS_ENCODING   = 0x00000001,\n} DPDBG_ERROR_DETECTION_MODE;\n\n \n\ntypedef enum DPDBG_FIFO_OVERFLOW_INTERRUPT_MASK {\nDPDBG_FIFO_OVERFLOW_INT_DISABLE          = 0x00000000,\nDPDBG_FIFO_OVERFLOW_INT_ENABLE           = 0x00000001,\n} DPDBG_FIFO_OVERFLOW_INTERRUPT_MASK;\n\n \n\ntypedef enum DPDBG_FIFO_OVERFLOW_INTERRUPT_TYPE {\nDPDBG_FIFO_OVERFLOW_INT_LEVEL_BASED      = 0x00000000,\nDPDBG_FIFO_OVERFLOW_INT_PULSE_BASED      = 0x00000001,\n} DPDBG_FIFO_OVERFLOW_INTERRUPT_TYPE;\n\n \n\ntypedef enum DPDBG_FIFO_OVERFLOW_INTERRUPT_ACK {\nDPDBG_FIFO_OVERFLOW_INT_NO_ACK           = 0x00000000,\nDPDBG_FIFO_OVERFLOW_INT_CLEAR            = 0x00000001,\n} DPDBG_FIFO_OVERFLOW_INTERRUPT_ACK;\n\n \n\ntypedef enum PM_ASSERT_RESET {\nPM_ASSERT_RESET_0                        = 0x00000000,\nPM_ASSERT_RESET_1                        = 0x00000001,\n} PM_ASSERT_RESET;\n\n \n\ntypedef enum DAC_MUX_SELECT {\nDAC_MUX_SELECT_DACA                      = 0x00000000,\nDAC_MUX_SELECT_DACB                      = 0x00000001,\n} DAC_MUX_SELECT;\n\n \n\ntypedef enum TMDS_DVO_MUX_SELECT {\nTMDS_DVO_MUX_SELECT_B                    = 0x00000000,\nTMDS_DVO_MUX_SELECT_G                    = 0x00000001,\nTMDS_DVO_MUX_SELECT_R                    = 0x00000002,\nTMDS_DVO_MUX_SELECT_RESERVED             = 0x00000003,\n} TMDS_DVO_MUX_SELECT;\n\n \n\ntypedef enum DACA_SOFT_RESET {\nDACA_SOFT_RESET_0                        = 0x00000000,\nDACA_SOFT_RESET_1                        = 0x00000001,\n} DACA_SOFT_RESET;\n\n \n\ntypedef enum I2S0_SPDIF0_SOFT_RESET {\nI2S0_SPDIF0_SOFT_RESET_0                 = 0x00000000,\nI2S0_SPDIF0_SOFT_RESET_1                 = 0x00000001,\n} I2S0_SPDIF0_SOFT_RESET;\n\n \n\ntypedef enum I2S1_SOFT_RESET {\nI2S1_SOFT_RESET_0                        = 0x00000000,\nI2S1_SOFT_RESET_1                        = 0x00000001,\n} I2S1_SOFT_RESET;\n\n \n\ntypedef enum SPDIF1_SOFT_RESET {\nSPDIF1_SOFT_RESET_0                      = 0x00000000,\nSPDIF1_SOFT_RESET_1                      = 0x00000001,\n} SPDIF1_SOFT_RESET;\n\n \n\ntypedef enum DB_CLK_SOFT_RESET {\nDB_CLK_SOFT_RESET_0                      = 0x00000000,\nDB_CLK_SOFT_RESET_1                      = 0x00000001,\n} DB_CLK_SOFT_RESET;\n\n \n\ntypedef enum FMT0_SOFT_RESET {\nFMT0_SOFT_RESET_0                        = 0x00000000,\nFMT0_SOFT_RESET_1                        = 0x00000001,\n} FMT0_SOFT_RESET;\n\n \n\ntypedef enum FMT1_SOFT_RESET {\nFMT1_SOFT_RESET_0                        = 0x00000000,\nFMT1_SOFT_RESET_1                        = 0x00000001,\n} FMT1_SOFT_RESET;\n\n \n\ntypedef enum FMT2_SOFT_RESET {\nFMT2_SOFT_RESET_0                        = 0x00000000,\nFMT2_SOFT_RESET_1                        = 0x00000001,\n} FMT2_SOFT_RESET;\n\n \n\ntypedef enum FMT3_SOFT_RESET {\nFMT3_SOFT_RESET_0                        = 0x00000000,\nFMT3_SOFT_RESET_1                        = 0x00000001,\n} FMT3_SOFT_RESET;\n\n \n\ntypedef enum FMT4_SOFT_RESET {\nFMT4_SOFT_RESET_0                        = 0x00000000,\nFMT4_SOFT_RESET_1                        = 0x00000001,\n} FMT4_SOFT_RESET;\n\n \n\ntypedef enum FMT5_SOFT_RESET {\nFMT5_SOFT_RESET_0                        = 0x00000000,\nFMT5_SOFT_RESET_1                        = 0x00000001,\n} FMT5_SOFT_RESET;\n\n \n\ntypedef enum MVP_SOFT_RESET {\nMVP_SOFT_RESET_0                         = 0x00000000,\nMVP_SOFT_RESET_1                         = 0x00000001,\n} MVP_SOFT_RESET;\n\n \n\ntypedef enum ABM_SOFT_RESET {\nABM_SOFT_RESET_0                         = 0x00000000,\nABM_SOFT_RESET_1                         = 0x00000001,\n} ABM_SOFT_RESET;\n\n \n\ntypedef enum DVO_SOFT_RESET {\nDVO_SOFT_RESET_0                         = 0x00000000,\nDVO_SOFT_RESET_1                         = 0x00000001,\n} DVO_SOFT_RESET;\n\n \n\ntypedef enum DIGA_FE_SOFT_RESET {\nDIGA_FE_SOFT_RESET_0                     = 0x00000000,\nDIGA_FE_SOFT_RESET_1                     = 0x00000001,\n} DIGA_FE_SOFT_RESET;\n\n \n\ntypedef enum DIGA_BE_SOFT_RESET {\nDIGA_BE_SOFT_RESET_0                     = 0x00000000,\nDIGA_BE_SOFT_RESET_1                     = 0x00000001,\n} DIGA_BE_SOFT_RESET;\n\n \n\ntypedef enum DIGB_FE_SOFT_RESET {\nDIGB_FE_SOFT_RESET_0                     = 0x00000000,\nDIGB_FE_SOFT_RESET_1                     = 0x00000001,\n} DIGB_FE_SOFT_RESET;\n\n \n\ntypedef enum DIGB_BE_SOFT_RESET {\nDIGB_BE_SOFT_RESET_0                     = 0x00000000,\nDIGB_BE_SOFT_RESET_1                     = 0x00000001,\n} DIGB_BE_SOFT_RESET;\n\n \n\ntypedef enum DIGC_FE_SOFT_RESET {\nDIGC_FE_SOFT_RESET_0                     = 0x00000000,\nDIGC_FE_SOFT_RESET_1                     = 0x00000001,\n} DIGC_FE_SOFT_RESET;\n\n \n\ntypedef enum DIGC_BE_SOFT_RESET {\nDIGC_BE_SOFT_RESET_0                     = 0x00000000,\nDIGC_BE_SOFT_RESET_1                     = 0x00000001,\n} DIGC_BE_SOFT_RESET;\n\n \n\ntypedef enum DIGD_FE_SOFT_RESET {\nDIGD_FE_SOFT_RESET_0                     = 0x00000000,\nDIGD_FE_SOFT_RESET_1                     = 0x00000001,\n} DIGD_FE_SOFT_RESET;\n\n \n\ntypedef enum DIGD_BE_SOFT_RESET {\nDIGD_BE_SOFT_RESET_0                     = 0x00000000,\nDIGD_BE_SOFT_RESET_1                     = 0x00000001,\n} DIGD_BE_SOFT_RESET;\n\n \n\ntypedef enum DIGE_FE_SOFT_RESET {\nDIGE_FE_SOFT_RESET_0                     = 0x00000000,\nDIGE_FE_SOFT_RESET_1                     = 0x00000001,\n} DIGE_FE_SOFT_RESET;\n\n \n\ntypedef enum DIGE_BE_SOFT_RESET {\nDIGE_BE_SOFT_RESET_0                     = 0x00000000,\nDIGE_BE_SOFT_RESET_1                     = 0x00000001,\n} DIGE_BE_SOFT_RESET;\n\n \n\ntypedef enum DIGF_FE_SOFT_RESET {\nDIGF_FE_SOFT_RESET_0                     = 0x00000000,\nDIGF_FE_SOFT_RESET_1                     = 0x00000001,\n} DIGF_FE_SOFT_RESET;\n\n \n\ntypedef enum DIGF_BE_SOFT_RESET {\nDIGF_BE_SOFT_RESET_0                     = 0x00000000,\nDIGF_BE_SOFT_RESET_1                     = 0x00000001,\n} DIGF_BE_SOFT_RESET;\n\n \n\ntypedef enum DIGG_FE_SOFT_RESET {\nDIGG_FE_SOFT_RESET_0                     = 0x00000000,\nDIGG_FE_SOFT_RESET_1                     = 0x00000001,\n} DIGG_FE_SOFT_RESET;\n\n \n\ntypedef enum DIGG_BE_SOFT_RESET {\nDIGG_BE_SOFT_RESET_0                     = 0x00000000,\nDIGG_BE_SOFT_RESET_1                     = 0x00000001,\n} DIGG_BE_SOFT_RESET;\n\n \n\ntypedef enum DPDBG_SOFT_RESET {\nDPDBG_SOFT_RESET_0                       = 0x00000000,\nDPDBG_SOFT_RESET_1                       = 0x00000001,\n} DPDBG_SOFT_RESET;\n\n \n\ntypedef enum DIGLPA_FE_SOFT_RESET {\nDIGLPA_FE_SOFT_RESET_0                   = 0x00000000,\nDIGLPA_FE_SOFT_RESET_1                   = 0x00000001,\n} DIGLPA_FE_SOFT_RESET;\n\n \n\ntypedef enum DIGLPA_BE_SOFT_RESET {\nDIGLPA_BE_SOFT_RESET_0                   = 0x00000000,\nDIGLPA_BE_SOFT_RESET_1                   = 0x00000001,\n} DIGLPA_BE_SOFT_RESET;\n\n \n\ntypedef enum DIGLPB_FE_SOFT_RESET {\nDIGLPB_FE_SOFT_RESET_0                   = 0x00000000,\nDIGLPB_FE_SOFT_RESET_1                   = 0x00000001,\n} DIGLPB_FE_SOFT_RESET;\n\n \n\ntypedef enum DIGLPB_BE_SOFT_RESET {\nDIGLPB_BE_SOFT_RESET_0                   = 0x00000000,\nDIGLPB_BE_SOFT_RESET_1                   = 0x00000001,\n} DIGLPB_BE_SOFT_RESET;\n\n \n\ntypedef enum GENERICA_STEREOSYNC_SEL {\nGENERICA_STEREOSYNC_SEL_D1               = 0x00000000,\nGENERICA_STEREOSYNC_SEL_D2               = 0x00000001,\nGENERICA_STEREOSYNC_SEL_D3               = 0x00000002,\nGENERICA_STEREOSYNC_SEL_D4               = 0x00000003,\nGENERICA_STEREOSYNC_SEL_D5               = 0x00000004,\nGENERICA_STEREOSYNC_SEL_D6               = 0x00000005,\nGENERICA_STEREOSYNC_SEL_RESERVED         = 0x00000006,\n} GENERICA_STEREOSYNC_SEL;\n\n \n\ntypedef enum GENERICB_STEREOSYNC_SEL {\nGENERICB_STEREOSYNC_SEL_D1               = 0x00000000,\nGENERICB_STEREOSYNC_SEL_D2               = 0x00000001,\nGENERICB_STEREOSYNC_SEL_D3               = 0x00000002,\nGENERICB_STEREOSYNC_SEL_D4               = 0x00000003,\nGENERICB_STEREOSYNC_SEL_D5               = 0x00000004,\nGENERICB_STEREOSYNC_SEL_D6               = 0x00000005,\nGENERICB_STEREOSYNC_SEL_RESERVED         = 0x00000006,\n} GENERICB_STEREOSYNC_SEL;\n\n \n\ntypedef enum DCO_DBG_BLOCK_SEL {\nDCO_DBG_BLOCK_SEL_DCO                    = 0x00000000,\nDCO_DBG_BLOCK_SEL_ABM                    = 0x00000001,\nDCO_DBG_BLOCK_SEL_DVO                    = 0x00000002,\nDCO_DBG_BLOCK_SEL_DAC                    = 0x00000003,\nDCO_DBG_BLOCK_SEL_MVP                    = 0x00000004,\nDCO_DBG_BLOCK_SEL_FMT0                   = 0x00000005,\nDCO_DBG_BLOCK_SEL_FMT1                   = 0x00000006,\nDCO_DBG_BLOCK_SEL_FMT2                   = 0x00000007,\nDCO_DBG_BLOCK_SEL_FMT3                   = 0x00000008,\nDCO_DBG_BLOCK_SEL_FMT4                   = 0x00000009,\nDCO_DBG_BLOCK_SEL_FMT5                   = 0x0000000a,\nDCO_DBG_BLOCK_SEL_DIGFE_A                = 0x0000000b,\nDCO_DBG_BLOCK_SEL_DIGFE_B                = 0x0000000c,\nDCO_DBG_BLOCK_SEL_DIGFE_C                = 0x0000000d,\nDCO_DBG_BLOCK_SEL_DIGFE_D                = 0x0000000e,\nDCO_DBG_BLOCK_SEL_DIGFE_E                = 0x0000000f,\nDCO_DBG_BLOCK_SEL_DIGFE_F                = 0x00000010,\nDCO_DBG_BLOCK_SEL_DIGFE_G                = 0x00000011,\nDCO_DBG_BLOCK_SEL_DIGA                   = 0x00000012,\nDCO_DBG_BLOCK_SEL_DIGB                   = 0x00000013,\nDCO_DBG_BLOCK_SEL_DIGC                   = 0x00000014,\nDCO_DBG_BLOCK_SEL_DIGD                   = 0x00000015,\nDCO_DBG_BLOCK_SEL_DIGE                   = 0x00000016,\nDCO_DBG_BLOCK_SEL_DIGF                   = 0x00000017,\nDCO_DBG_BLOCK_SEL_DIGG                   = 0x00000018,\nDCO_DBG_BLOCK_SEL_DPFE_A                 = 0x00000019,\nDCO_DBG_BLOCK_SEL_DPFE_B                 = 0x0000001a,\nDCO_DBG_BLOCK_SEL_DPFE_C                 = 0x0000001b,\nDCO_DBG_BLOCK_SEL_DPFE_D                 = 0x0000001c,\nDCO_DBG_BLOCK_SEL_DPFE_E                 = 0x0000001d,\nDCO_DBG_BLOCK_SEL_DPFE_F                 = 0x0000001e,\nDCO_DBG_BLOCK_SEL_DPFE_G                 = 0x0000001f,\nDCO_DBG_BLOCK_SEL_DPA                    = 0x00000020,\nDCO_DBG_BLOCK_SEL_DPB                    = 0x00000021,\nDCO_DBG_BLOCK_SEL_DPC                    = 0x00000022,\nDCO_DBG_BLOCK_SEL_DPD                    = 0x00000023,\nDCO_DBG_BLOCK_SEL_DPE                    = 0x00000024,\nDCO_DBG_BLOCK_SEL_DPF                    = 0x00000025,\nDCO_DBG_BLOCK_SEL_DPG                    = 0x00000026,\nDCO_DBG_BLOCK_SEL_AUX0                   = 0x00000027,\nDCO_DBG_BLOCK_SEL_AUX1                   = 0x00000028,\nDCO_DBG_BLOCK_SEL_AUX2                   = 0x00000029,\nDCO_DBG_BLOCK_SEL_AUX3                   = 0x0000002a,\nDCO_DBG_BLOCK_SEL_AUX4                   = 0x0000002b,\nDCO_DBG_BLOCK_SEL_AUX5                   = 0x0000002c,\nDCO_DBG_BLOCK_SEL_PERFMON_DCO            = 0x0000002d,\nDCO_DBG_BLOCK_SEL_AUDIO_OUT              = 0x0000002e,\nDCO_DBG_BLOCK_SEL_DIGLPFEA               = 0x0000002f,\nDCO_DBG_BLOCK_SEL_DIGLPFEB               = 0x00000030,\nDCO_DBG_BLOCK_SEL_DIGLPA                 = 0x00000031,\nDCO_DBG_BLOCK_SEL_DIGLPB                 = 0x00000032,\nDCO_DBG_BLOCK_SEL_DPLPFEA                = 0x00000033,\nDCO_DBG_BLOCK_SEL_DPLPFEB                = 0x00000034,\nDCO_DBG_BLOCK_SEL_DPLPA                  = 0x00000035,\nDCO_DBG_BLOCK_SEL_DPLPB                  = 0x00000036,\n} DCO_DBG_BLOCK_SEL;\n\n \n\ntypedef enum DCO_HDMI_RXSTATUS_TIMER_CONTROL_DCO_HDMI_RXSTATUS_TIMER_TYPE {\nDCO_HDMI_RXSTATUS_TIMER_TYPE_LEVEL       = 0x00000000,\nDCO_HDMI_RXSTATUS_TIMER_TYPE_PULSE       = 0x00000001,\n} DCO_HDMI_RXSTATUS_TIMER_CONTROL_DCO_HDMI_RXSTATUS_TIMER_TYPE;\n\n \n\ntypedef enum FMT420_MEMORY_SOURCE_SEL {\nFMT420_MEMORY_SOURCE_SEL_FMT0            = 0x00000000,\nFMT420_MEMORY_SOURCE_SEL_FMT1            = 0x00000001,\nFMT420_MEMORY_SOURCE_SEL_FMT2            = 0x00000002,\nFMT420_MEMORY_SOURCE_SEL_FMT3            = 0x00000003,\nFMT420_MEMORY_SOURCE_SEL_FMT4            = 0x00000004,\nFMT420_MEMORY_SOURCE_SEL_FMT5            = 0x00000005,\nFMT420_MEMORY_SOURCE_SEL_FMT_RESERVED    = 0x00000006,\n} FMT420_MEMORY_SOURCE_SEL;\n\n \n\n \n\ntypedef enum DOUT_I2C_CONTROL_GO {\nDOUT_I2C_CONTROL_STOP_TRANSFER           = 0x00000000,\nDOUT_I2C_CONTROL_START_TRANSFER          = 0x00000001,\n} DOUT_I2C_CONTROL_GO;\n\n \n\ntypedef enum DOUT_I2C_CONTROL_SOFT_RESET {\nDOUT_I2C_CONTROL_NOT_RESET_I2C_CONTROLLER = 0x00000000,\nDOUT_I2C_CONTROL_RESET_I2C_CONTROLLER    = 0x00000001,\n} DOUT_I2C_CONTROL_SOFT_RESET;\n\n \n\ntypedef enum DOUT_I2C_CONTROL_SEND_RESET {\nDOUT_I2C_CONTROL__NOT_SEND_RESET         = 0x00000000,\nDOUT_I2C_CONTROL__SEND_RESET             = 0x00000001,\n} DOUT_I2C_CONTROL_SEND_RESET;\n\n \n\ntypedef enum DOUT_I2C_CONTROL_SW_STATUS_RESET {\nDOUT_I2C_CONTROL_NOT_RESET_SW_STATUS     = 0x00000000,\nDOUT_I2C_CONTROL_RESET_SW_STATUS         = 0x00000001,\n} DOUT_I2C_CONTROL_SW_STATUS_RESET;\n\n \n\ntypedef enum DOUT_I2C_CONTROL_DDC_SELECT {\nDOUT_I2C_CONTROL_SELECT_DDC1             = 0x00000000,\nDOUT_I2C_CONTROL_SELECT_DDC2             = 0x00000001,\nDOUT_I2C_CONTROL_SELECT_DDC3             = 0x00000002,\nDOUT_I2C_CONTROL_SELECT_DDC4             = 0x00000003,\nDOUT_I2C_CONTROL_SELECT_DDC5             = 0x00000004,\nDOUT_I2C_CONTROL_SELECT_DDC6             = 0x00000005,\nDOUT_I2C_CONTROL_SELECT_DDCVGA           = 0x00000006,\n} DOUT_I2C_CONTROL_DDC_SELECT;\n\n \n\ntypedef enum DOUT_I2C_CONTROL_TRANSACTION_COUNT {\nDOUT_I2C_CONTROL_TRANS0                  = 0x00000000,\nDOUT_I2C_CONTROL_TRANS0_TRANS1           = 0x00000001,\nDOUT_I2C_CONTROL_TRANS0_TRANS1_TRANS2    = 0x00000002,\nDOUT_I2C_CONTROL_TRANS0_TRANS1_TRANS2_TRANS3  = 0x00000003,\n} DOUT_I2C_CONTROL_TRANSACTION_COUNT;\n\n \n\ntypedef enum DOUT_I2C_CONTROL_DBG_REF_SEL {\nDOUT_I2C_CONTROL_NORMAL_DEBUG            = 0x00000000,\nDOUT_I2C_CONTROL_FAST_REFERENCE_DEBUG    = 0x00000001,\n} DOUT_I2C_CONTROL_DBG_REF_SEL;\n\n \n\ntypedef enum DOUT_I2C_ARBITRATION_SW_PRIORITY {\nDOUT_I2C_ARBITRATION_SW_PRIORITY_NORMAL  = 0x00000000,\nDOUT_I2C_ARBITRATION_SW_PRIORITY_HIGH    = 0x00000001,\nDOUT_I2C_ARBITRATION_SW_PRIORITY_0_RESERVED = 0x00000002,\nDOUT_I2C_ARBITRATION_SW_PRIORITY_1_RESERVED = 0x00000003,\n} DOUT_I2C_ARBITRATION_SW_PRIORITY;\n\n \n\ntypedef enum DOUT_I2C_ARBITRATION_NO_QUEUED_SW_GO {\nDOUT_I2C_ARBITRATION_SW_QUEUE_ENABLED    = 0x00000000,\nDOUT_I2C_ARBITRATION_SW_QUEUE_DISABLED   = 0x00000001,\n} DOUT_I2C_ARBITRATION_NO_QUEUED_SW_GO;\n\n \n\ntypedef enum DOUT_I2C_ARBITRATION_ABORT_XFER {\nDOUT_I2C_ARBITRATION_NOT_ABORT_CURRENT_TRANSFER = 0x00000000,\nDOUT_I2C_ARBITRATION_ABORT_CURRENT_TRANSFER  = 0x00000001,\n} DOUT_I2C_ARBITRATION_ABORT_XFER;\n\n \n\ntypedef enum DOUT_I2C_ARBITRATION_USE_I2C_REG_REQ {\nDOUT_I2C_ARBITRATION__NOT_USE_I2C_REG_REQ = 0x00000000,\nDOUT_I2C_ARBITRATION__USE_I2C_REG_REQ    = 0x00000001,\n} DOUT_I2C_ARBITRATION_USE_I2C_REG_REQ;\n\n \n\ntypedef enum DOUT_I2C_ARBITRATION_DONE_USING_I2C_REG {\nDOUT_I2C_ARBITRATION_DONE__NOT_USING_I2C_REG = 0x00000000,\nDOUT_I2C_ARBITRATION_DONE__USING_I2C_REG  = 0x00000001,\n} DOUT_I2C_ARBITRATION_DONE_USING_I2C_REG;\n\n \n\ntypedef enum DOUT_I2C_ACK {\nDOUT_I2C_NO_ACK                          = 0x00000000,\nDOUT_I2C_ACK_TO_CLEAN                    = 0x00000001,\n} DOUT_I2C_ACK;\n\n \n\ntypedef enum DOUT_I2C_DDC_SPEED_THRESHOLD {\nDOUT_I2C_DDC_SPEED_THRESHOLD_BIG_THAN_ZERO  = 0x00000000,\nDOUT_I2C_DDC_SPEED_THRESHOLD_QUATER_OF_TOTAL_SAMPLE  = 0x00000001,\nDOUT_I2C_DDC_SPEED_THRESHOLD_HALF_OF_TOTAL_SAMPLE  = 0x00000002,\nDOUT_I2C_DDC_SPEED_THRESHOLD_THREE_QUATERS_OF_TOTAL_SAMPLE  = 0x00000003,\n} DOUT_I2C_DDC_SPEED_THRESHOLD;\n\n \n\ntypedef enum DOUT_I2C_DDC_SETUP_DATA_DRIVE_EN {\nDOUT_I2C_DDC_SETUP_DATA_DRIVE_BY_EXTERNAL_RESISTOR  = 0x00000000,\nDOUT_I2C_DDC_SETUP_I2C_PAD_DRIVE_SDA     = 0x00000001,\n} DOUT_I2C_DDC_SETUP_DATA_DRIVE_EN;\n\n \n\ntypedef enum DOUT_I2C_DDC_SETUP_DATA_DRIVE_SEL {\nDOUT_I2C_DDC_SETUP_DATA_DRIVE_FOR_10MCLKS  = 0x00000000,\nDOUT_I2C_DDC_SETUP_DATA_DRIVE_FOR_20MCLKS  = 0x00000001,\n} DOUT_I2C_DDC_SETUP_DATA_DRIVE_SEL;\n\n \n\ntypedef enum DOUT_I2C_DDC_SETUP_EDID_DETECT_MODE {\nDOUT_I2C_DDC_SETUP_EDID_DETECT_CONNECT   = 0x00000000,\nDOUT_I2C_DDC_SETUP_EDID_DETECT_DISCONNECT  = 0x00000001,\n} DOUT_I2C_DDC_SETUP_EDID_DETECT_MODE;\n\n \n\ntypedef enum DOUT_I2C_DDC_SETUP_CLK_DRIVE_EN {\nDOUT_I2C_DDC_SETUP_CLK_DRIVE_BY_EXTERNAL_RESISTOR  = 0x00000000,\nDOUT_I2C_DDC_SETUP_I2C_PAD_DRIVE_SCL     = 0x00000001,\n} DOUT_I2C_DDC_SETUP_CLK_DRIVE_EN;\n\n \n\ntypedef enum DOUT_I2C_TRANSACTION_STOP_ON_NACK {\nDOUT_I2C_TRANSACTION_STOP_CURRENT_TRANS  = 0x00000000,\nDOUT_I2C_TRANSACTION_STOP_ALL_TRANS      = 0x00000001,\n} DOUT_I2C_TRANSACTION_STOP_ON_NACK;\n\n \n\ntypedef enum DOUT_I2C_DATA_INDEX_WRITE {\nDOUT_I2C_DATA__NOT_INDEX_WRITE           = 0x00000000,\nDOUT_I2C_DATA__INDEX_WRITE               = 0x00000001,\n} DOUT_I2C_DATA_INDEX_WRITE;\n\n \n\ntypedef enum DOUT_I2C_EDID_DETECT_CTRL_SEND_RESET {\nDOUT_I2C_EDID_NOT_SEND_RESET_BEFORE_EDID_READ_TRACTION = 0x00000000,\nDOUT_I2C_EDID_SEND_RESET_BEFORE_EDID_READ_TRACTION  = 0x00000001,\n} DOUT_I2C_EDID_DETECT_CTRL_SEND_RESET;\n\n \n\ntypedef enum DOUT_I2C_READ_REQUEST_INTERRUPT_TYPE {\nDOUT_I2C_READ_REQUEST_INTERRUPT_TYPE__LEVEL  = 0x00000000,\nDOUT_I2C_READ_REQUEST_INTERRUPT_TYPE__PULSE  = 0x00000001,\n} DOUT_I2C_READ_REQUEST_INTERRUPT_TYPE;\n\n \n\n \n\ntypedef enum FBC_IDLE_MASK_MASK_BITS {\nFBC_IDLE_MASK_DISP_REG_UPDATE            = 0x00000000,\nFBC_IDLE_MASK_RESERVED1                  = 0x00000001,\nFBC_IDLE_MASK_FBC_GRPH_COMP_EN           = 0x00000002,\nFBC_IDLE_MASK_FBC_MIN_COMPRESSION        = 0x00000003,\nFBC_IDLE_MASK_FBC_ALPHA_COMP_EN          = 0x00000004,\nFBC_IDLE_MASK_FBC_ZERO_ALPHA_CHUNK_SKIP_EN  = 0x00000005,\nFBC_IDLE_MASK_FBC_FORCE_COPY_TO_COMP_BUF  = 0x00000006,\nFBC_IDLE_MASK_RESERVED7                  = 0x00000007,\nFBC_IDLE_MASK_RESERVED8                  = 0x00000008,\nFBC_IDLE_MASK_RESERVED9                  = 0x00000009,\nFBC_IDLE_MASK_RESERVED10                 = 0x0000000a,\nFBC_IDLE_MASK_RESERVED11                 = 0x0000000b,\nFBC_IDLE_MASK_RESERVED12                 = 0x0000000c,\nFBC_IDLE_MASK_RESERVED13                 = 0x0000000d,\nFBC_IDLE_MASK_RESERVED14                 = 0x0000000e,\nFBC_IDLE_MASK_RESERVED15                 = 0x0000000f,\nFBC_IDLE_MASK_RESERVED16                 = 0x00000010,\nFBC_IDLE_MASK_RESERVED17                 = 0x00000011,\nFBC_IDLE_MASK_RESERVED18                 = 0x00000012,\nFBC_IDLE_MASK_RESERVED19                 = 0x00000013,\nFBC_IDLE_MASK_RESERVED20                 = 0x00000014,\nFBC_IDLE_MASK_RESERVED21                 = 0x00000015,\nFBC_IDLE_MASK_RESERVED22                 = 0x00000016,\nFBC_IDLE_MASK_RESERVED23                 = 0x00000017,\nFBC_IDLE_MASK_MC_HIT_REGION_0            = 0x00000018,\nFBC_IDLE_MASK_MC_HIT_REGION_1            = 0x00000019,\nFBC_IDLE_MASK_MC_HIT_REGION_2            = 0x0000001a,\nFBC_IDLE_MASK_MC_HIT_REGION_3            = 0x0000001b,\nFBC_IDLE_MASK_MC_WRITE                   = 0x0000001c,\nFBC_IDLE_MASK_RESERVED29                 = 0x0000001d,\nFBC_IDLE_MASK_RESERVED30                 = 0x0000001e,\nFBC_IDLE_MASK_RESERVED31                 = 0x0000001f,\n} FBC_IDLE_MASK_MASK_BITS;\n\n \n\n \n\ntypedef enum DPCSRX_RX_CLOCK_CNTL_DPCS_SYMCLK_RX_SEL {\nDPCSRX_BPHY_PCS_RX0_CLK                  = 0x00000000,\nDPCSRX_BPHY_PCS_RX1_CLK                  = 0x00000001,\nDPCSRX_BPHY_PCS_RX2_CLK                  = 0x00000002,\nDPCSRX_BPHY_PCS_RX3_CLK                  = 0x00000003,\n} DPCSRX_RX_CLOCK_CNTL_DPCS_SYMCLK_RX_SEL;\n\n \n\ntypedef enum DPCSRX_DBG_CFGCLK_SEL {\nDPCSRX_DBG_CFGCLK_SEL_DC_DPCS_INF        = 0x00000000,\nDPCSRX_DBG_CFGCLK_SEL_DPCS_BPHY_INF      = 0x00000001,\nDPCSRX_DBG_CFGCLK_SEL_CBUS_SLAVE         = 0x00000002,\nDPCSRX_DBG_CFGCLK_SEL_CBUS_MASTER        = 0x00000003,\n} DPCSRX_DBG_CFGCLK_SEL;\n\n \n\ntypedef enum DPCSRX_RX_SYMCLK_SEL {\nDPCSRX_DBG_RX_SYMCLK_SEL_OUT0            = 0x00000000,\nDPCSRX_DBG_RX_SYMCLK_SEL_OUT1            = 0x00000001,\nDPCSRX_DBG_RX_SYMCLK_SEL_INT             = 0x00000002,\n} DPCSRX_RX_SYMCLK_SEL;\n\n \n\n \n\ntypedef enum DPCSTX_DBG_CFGCLK_SEL {\nDPCSTX_DBG_CFGCLK_SEL_DC_DPCS_INF        = 0x00000000,\nDPCSTX_DBG_CFGCLK_SEL_DPCS_BPHY_INF      = 0x00000001,\nDPCSTX_DBG_CFGCLK_SEL_CBUS_SLAVE         = 0x00000002,\nDPCSTX_DBG_CFGCLK_SEL_CBUS_MASTER        = 0x00000003,\n} DPCSTX_DBG_CFGCLK_SEL;\n\n \n\ntypedef enum DPCSTX_TX_SYMCLK_SEL {\nDPCSTX_DBG_TX_SYMCLK_SEL_IN0             = 0x00000000,\nDPCSTX_DBG_TX_SYMCLK_SEL_IN1             = 0x00000001,\nDPCSTX_DBG_TX_SYMCLK_SEL_FIFO_WR         = 0x00000002,\n} DPCSTX_TX_SYMCLK_SEL;\n\n \n\ntypedef enum DPCSTX_TX_SYMCLK_DIV2_SEL {\nDPCSTX_DBG_TX_SYMCLK_DIV2_SEL_OUT0       = 0x00000000,\nDPCSTX_DBG_TX_SYMCLK_DIV2_SEL_OUT1       = 0x00000001,\nDPCSTX_DBG_TX_SYMCLK_DIV2_SEL_OUT2       = 0x00000002,\nDPCSTX_DBG_TX_SYMCLK_DIV2_SEL_OUT3       = 0x00000003,\nDPCSTX_DBG_TX_SYMCLK_DIV2_SEL_FIFO_RD    = 0x00000004,\nDPCSTX_DBG_TX_SYMCLK_DIV2_SEL_INT        = 0x00000005,\n} DPCSTX_TX_SYMCLK_DIV2_SEL;\n\n \n\n \n\ntypedef enum SurfaceNumber {\nNUMBER_UNORM                             = 0x00000000,\nNUMBER_SNORM                             = 0x00000001,\nNUMBER_USCALED                           = 0x00000002,\nNUMBER_SSCALED                           = 0x00000003,\nNUMBER_UINT                              = 0x00000004,\nNUMBER_SINT                              = 0x00000005,\nNUMBER_SRGB                              = 0x00000006,\nNUMBER_FLOAT                             = 0x00000007,\n} SurfaceNumber;\n\n \n\ntypedef enum SurfaceSwap {\nSWAP_STD                                 = 0x00000000,\nSWAP_ALT                                 = 0x00000001,\nSWAP_STD_REV                             = 0x00000002,\nSWAP_ALT_REV                             = 0x00000003,\n} SurfaceSwap;\n\n \n\ntypedef enum CBMode {\nCB_DISABLE                               = 0x00000000,\nCB_NORMAL                                = 0x00000001,\nCB_ELIMINATE_FAST_CLEAR                  = 0x00000002,\nCB_RESOLVE                               = 0x00000003,\nCB_DECOMPRESS                            = 0x00000004,\nCB_FMASK_DECOMPRESS                      = 0x00000005,\nCB_DCC_DECOMPRESS                        = 0x00000006,\n} CBMode;\n\n \n\ntypedef enum RoundMode {\nROUND_BY_HALF                            = 0x00000000,\nROUND_TRUNCATE                           = 0x00000001,\n} RoundMode;\n\n \n\ntypedef enum SourceFormat {\nEXPORT_4C_32BPC                          = 0x00000000,\nEXPORT_4C_16BPC                          = 0x00000001,\nEXPORT_2C_32BPC_GR                       = 0x00000002,\nEXPORT_2C_32BPC_AR                       = 0x00000003,\n} SourceFormat;\n\n \n\ntypedef enum BlendOp {\nBLEND_ZERO                               = 0x00000000,\nBLEND_ONE                                = 0x00000001,\nBLEND_SRC_COLOR                          = 0x00000002,\nBLEND_ONE_MINUS_SRC_COLOR                = 0x00000003,\nBLEND_SRC_ALPHA                          = 0x00000004,\nBLEND_ONE_MINUS_SRC_ALPHA                = 0x00000005,\nBLEND_DST_ALPHA                          = 0x00000006,\nBLEND_ONE_MINUS_DST_ALPHA                = 0x00000007,\nBLEND_DST_COLOR                          = 0x00000008,\nBLEND_ONE_MINUS_DST_COLOR                = 0x00000009,\nBLEND_SRC_ALPHA_SATURATE                 = 0x0000000a,\nBLEND_BOTH_SRC_ALPHA                     = 0x0000000b,\nBLEND_BOTH_INV_SRC_ALPHA                 = 0x0000000c,\nBLEND_CONSTANT_COLOR                     = 0x0000000d,\nBLEND_ONE_MINUS_CONSTANT_COLOR           = 0x0000000e,\nBLEND_SRC1_COLOR                         = 0x0000000f,\nBLEND_INV_SRC1_COLOR                     = 0x00000010,\nBLEND_SRC1_ALPHA                         = 0x00000011,\nBLEND_INV_SRC1_ALPHA                     = 0x00000012,\nBLEND_CONSTANT_ALPHA                     = 0x00000013,\nBLEND_ONE_MINUS_CONSTANT_ALPHA           = 0x00000014,\n} BlendOp;\n\n \n\ntypedef enum CombFunc {\nCOMB_DST_PLUS_SRC                        = 0x00000000,\nCOMB_SRC_MINUS_DST                       = 0x00000001,\nCOMB_MIN_DST_SRC                         = 0x00000002,\nCOMB_MAX_DST_SRC                         = 0x00000003,\nCOMB_DST_MINUS_SRC                       = 0x00000004,\n} CombFunc;\n\n \n\ntypedef enum BlendOpt {\nFORCE_OPT_AUTO                           = 0x00000000,\nFORCE_OPT_DISABLE                        = 0x00000001,\nFORCE_OPT_ENABLE_IF_SRC_A_0              = 0x00000002,\nFORCE_OPT_ENABLE_IF_SRC_RGB_0            = 0x00000003,\nFORCE_OPT_ENABLE_IF_SRC_ARGB_0           = 0x00000004,\nFORCE_OPT_ENABLE_IF_SRC_A_1              = 0x00000005,\nFORCE_OPT_ENABLE_IF_SRC_RGB_1            = 0x00000006,\nFORCE_OPT_ENABLE_IF_SRC_ARGB_1           = 0x00000007,\n} BlendOpt;\n\n \n\ntypedef enum CmaskCode {\nCMASK_CLR00_F0                           = 0x00000000,\nCMASK_CLR00_F1                           = 0x00000001,\nCMASK_CLR00_F2                           = 0x00000002,\nCMASK_CLR00_FX                           = 0x00000003,\nCMASK_CLR01_F0                           = 0x00000004,\nCMASK_CLR01_F1                           = 0x00000005,\nCMASK_CLR01_F2                           = 0x00000006,\nCMASK_CLR01_FX                           = 0x00000007,\nCMASK_CLR10_F0                           = 0x00000008,\nCMASK_CLR10_F1                           = 0x00000009,\nCMASK_CLR10_F2                           = 0x0000000a,\nCMASK_CLR10_FX                           = 0x0000000b,\nCMASK_CLR11_F0                           = 0x0000000c,\nCMASK_CLR11_F1                           = 0x0000000d,\nCMASK_CLR11_F2                           = 0x0000000e,\nCMASK_CLR11_FX                           = 0x0000000f,\n} CmaskCode;\n\n \n\ntypedef enum CmaskAddr {\nCMASK_ADDR_TILED                         = 0x00000000,\nCMASK_ADDR_LINEAR                        = 0x00000001,\nCMASK_ADDR_COMPATIBLE                    = 0x00000002,\n} CmaskAddr;\n\n \n\ntypedef enum MemArbMode {\nMEM_ARB_MODE_FIXED                       = 0x00000000,\nMEM_ARB_MODE_AGE                         = 0x00000001,\nMEM_ARB_MODE_WEIGHT                      = 0x00000002,\nMEM_ARB_MODE_BOTH                        = 0x00000003,\n} MemArbMode;\n\n \n\ntypedef enum CBPerfSel {\nCB_PERF_SEL_NONE                         = 0x00000000,\nCB_PERF_SEL_BUSY                         = 0x00000001,\nCB_PERF_SEL_CORE_SCLK_VLD                = 0x00000002,\nCB_PERF_SEL_REG_SCLK0_VLD                = 0x00000003,\nCB_PERF_SEL_REG_SCLK1_VLD                = 0x00000004,\nCB_PERF_SEL_DRAWN_QUAD                   = 0x00000005,\nCB_PERF_SEL_DRAWN_PIXEL                  = 0x00000006,\nCB_PERF_SEL_DRAWN_QUAD_FRAGMENT          = 0x00000007,\nCB_PERF_SEL_DRAWN_TILE                   = 0x00000008,\nCB_PERF_SEL_DB_CB_TILE_VALID_READY       = 0x00000009,\nCB_PERF_SEL_DB_CB_TILE_VALID_READYB      = 0x0000000a,\nCB_PERF_SEL_DB_CB_TILE_VALIDB_READY      = 0x0000000b,\nCB_PERF_SEL_DB_CB_TILE_VALIDB_READYB     = 0x0000000c,\nCB_PERF_SEL_CM_FC_TILE_VALID_READY       = 0x0000000d,\nCB_PERF_SEL_CM_FC_TILE_VALID_READYB      = 0x0000000e,\nCB_PERF_SEL_CM_FC_TILE_VALIDB_READY      = 0x0000000f,\nCB_PERF_SEL_CM_FC_TILE_VALIDB_READYB     = 0x00000010,\nCB_PERF_SEL_MERGE_TILE_ONLY_VALID_READY  = 0x00000011,\nCB_PERF_SEL_MERGE_TILE_ONLY_VALID_READYB  = 0x00000012,\nCB_PERF_SEL_DB_CB_LQUAD_VALID_READY      = 0x00000013,\nCB_PERF_SEL_DB_CB_LQUAD_VALID_READYB     = 0x00000014,\nCB_PERF_SEL_DB_CB_LQUAD_VALIDB_READY     = 0x00000015,\nCB_PERF_SEL_DB_CB_LQUAD_VALIDB_READYB    = 0x00000016,\nCB_PERF_SEL_LQUAD_NO_TILE                = 0x00000017,\nCB_PERF_SEL_LQUAD_FORMAT_IS_EXPORT_32_R  = 0x00000018,\nCB_PERF_SEL_LQUAD_FORMAT_IS_EXPORT_32_AR  = 0x00000019,\nCB_PERF_SEL_LQUAD_FORMAT_IS_EXPORT_32_GR  = 0x0000001a,\nCB_PERF_SEL_LQUAD_FORMAT_IS_EXPORT_32_ABGR  = 0x0000001b,\nCB_PERF_SEL_LQUAD_FORMAT_IS_EXPORT_FP16_ABGR  = 0x0000001c,\nCB_PERF_SEL_LQUAD_FORMAT_IS_EXPORT_SIGNED16_ABGR  = 0x0000001d,\nCB_PERF_SEL_LQUAD_FORMAT_IS_EXPORT_UNSIGNED16_ABGR  = 0x0000001e,\nCB_PERF_SEL_QUAD_KILLED_BY_EXTRA_PIXEL_EXPORT  = 0x0000001f,\nCB_PERF_SEL_QUAD_KILLED_BY_COLOR_INVALID  = 0x00000020,\nCB_PERF_SEL_QUAD_KILLED_BY_NULL_TARGET_SHADER_MASK  = 0x00000021,\nCB_PERF_SEL_QUAD_KILLED_BY_NULL_SAMPLE_MASK  = 0x00000022,\nCB_PERF_SEL_QUAD_KILLED_BY_DISCARD_PIXEL  = 0x00000023,\nCB_PERF_SEL_FC_CLEAR_QUAD_VALID_READY    = 0x00000024,\nCB_PERF_SEL_FC_CLEAR_QUAD_VALID_READYB   = 0x00000025,\nCB_PERF_SEL_FC_CLEAR_QUAD_VALIDB_READY   = 0x00000026,\nCB_PERF_SEL_FC_CLEAR_QUAD_VALIDB_READYB  = 0x00000027,\nCB_PERF_SEL_FOP_IN_VALID_READY           = 0x00000028,\nCB_PERF_SEL_FOP_IN_VALID_READYB          = 0x00000029,\nCB_PERF_SEL_FOP_IN_VALIDB_READY          = 0x0000002a,\nCB_PERF_SEL_FOP_IN_VALIDB_READYB         = 0x0000002b,\nCB_PERF_SEL_FC_CC_QUADFRAG_VALID_READY   = 0x0000002c,\nCB_PERF_SEL_FC_CC_QUADFRAG_VALID_READYB  = 0x0000002d,\nCB_PERF_SEL_FC_CC_QUADFRAG_VALIDB_READY  = 0x0000002e,\nCB_PERF_SEL_FC_CC_QUADFRAG_VALIDB_READYB  = 0x0000002f,\nCB_PERF_SEL_CC_IB_SR_FRAG_VALID_READY    = 0x00000030,\nCB_PERF_SEL_CC_IB_SR_FRAG_VALID_READYB   = 0x00000031,\nCB_PERF_SEL_CC_IB_SR_FRAG_VALIDB_READY   = 0x00000032,\nCB_PERF_SEL_CC_IB_SR_FRAG_VALIDB_READYB  = 0x00000033,\nCB_PERF_SEL_CC_IB_TB_FRAG_VALID_READY    = 0x00000034,\nCB_PERF_SEL_CC_IB_TB_FRAG_VALID_READYB   = 0x00000035,\nCB_PERF_SEL_CC_IB_TB_FRAG_VALIDB_READY   = 0x00000036,\nCB_PERF_SEL_CC_IB_TB_FRAG_VALIDB_READYB  = 0x00000037,\nCB_PERF_SEL_CC_RB_BC_EVENFRAG_VALID_READY  = 0x00000038,\nCB_PERF_SEL_CC_RB_BC_EVENFRAG_VALID_READYB  = 0x00000039,\nCB_PERF_SEL_CC_RB_BC_EVENFRAG_VALIDB_READY  = 0x0000003a,\nCB_PERF_SEL_CC_RB_BC_EVENFRAG_VALIDB_READYB  = 0x0000003b,\nCB_PERF_SEL_CC_RB_BC_ODDFRAG_VALID_READY  = 0x0000003c,\nCB_PERF_SEL_CC_RB_BC_ODDFRAG_VALID_READYB  = 0x0000003d,\nCB_PERF_SEL_CC_RB_BC_ODDFRAG_VALIDB_READY  = 0x0000003e,\nCB_PERF_SEL_CC_RB_BC_ODDFRAG_VALIDB_READYB  = 0x0000003f,\nCB_PERF_SEL_CC_BC_CS_FRAG_VALID          = 0x00000040,\nCB_PERF_SEL_CM_CACHE_HIT                 = 0x00000041,\nCB_PERF_SEL_CM_CACHE_TAG_MISS            = 0x00000042,\nCB_PERF_SEL_CM_CACHE_SECTOR_MISS         = 0x00000043,\nCB_PERF_SEL_CM_CACHE_REEVICTION_STALL    = 0x00000044,\nCB_PERF_SEL_CM_CACHE_EVICT_NONZERO_INFLIGHT_STALL  = 0x00000045,\nCB_PERF_SEL_CM_CACHE_REPLACE_PENDING_EVICT_STALL  = 0x00000046,\nCB_PERF_SEL_CM_CACHE_INFLIGHT_COUNTER_MAXIMUM_STALL  = 0x00000047,\nCB_PERF_SEL_CM_CACHE_READ_OUTPUT_STALL   = 0x00000048,\nCB_PERF_SEL_CM_CACHE_WRITE_OUTPUT_STALL  = 0x00000049,\nCB_PERF_SEL_CM_CACHE_ACK_OUTPUT_STALL    = 0x0000004a,\nCB_PERF_SEL_CM_CACHE_STALL               = 0x0000004b,\nCB_PERF_SEL_CM_CACHE_FLUSH               = 0x0000004c,\nCB_PERF_SEL_CM_CACHE_TAGS_FLUSHED        = 0x0000004d,\nCB_PERF_SEL_CM_CACHE_SECTORS_FLUSHED     = 0x0000004e,\nCB_PERF_SEL_CM_CACHE_DIRTY_SECTORS_FLUSHED  = 0x0000004f,\nCB_PERF_SEL_FC_CACHE_HIT                 = 0x00000050,\nCB_PERF_SEL_FC_CACHE_TAG_MISS            = 0x00000051,\nCB_PERF_SEL_FC_CACHE_SECTOR_MISS         = 0x00000052,\nCB_PERF_SEL_FC_CACHE_REEVICTION_STALL    = 0x00000053,\nCB_PERF_SEL_FC_CACHE_EVICT_NONZERO_INFLIGHT_STALL  = 0x00000054,\nCB_PERF_SEL_FC_CACHE_REPLACE_PENDING_EVICT_STALL  = 0x00000055,\nCB_PERF_SEL_FC_CACHE_INFLIGHT_COUNTER_MAXIMUM_STALL  = 0x00000056,\nCB_PERF_SEL_FC_CACHE_READ_OUTPUT_STALL   = 0x00000057,\nCB_PERF_SEL_FC_CACHE_WRITE_OUTPUT_STALL  = 0x00000058,\nCB_PERF_SEL_FC_CACHE_ACK_OUTPUT_STALL    = 0x00000059,\nCB_PERF_SEL_FC_CACHE_STALL               = 0x0000005a,\nCB_PERF_SEL_FC_CACHE_FLUSH               = 0x0000005b,\nCB_PERF_SEL_FC_CACHE_TAGS_FLUSHED        = 0x0000005c,\nCB_PERF_SEL_FC_CACHE_SECTORS_FLUSHED     = 0x0000005d,\nCB_PERF_SEL_FC_CACHE_DIRTY_SECTORS_FLUSHED  = 0x0000005e,\nCB_PERF_SEL_CC_CACHE_HIT                 = 0x0000005f,\nCB_PERF_SEL_CC_CACHE_TAG_MISS            = 0x00000060,\nCB_PERF_SEL_CC_CACHE_SECTOR_MISS         = 0x00000061,\nCB_PERF_SEL_CC_CACHE_REEVICTION_STALL    = 0x00000062,\nCB_PERF_SEL_CC_CACHE_EVICT_NONZERO_INFLIGHT_STALL  = 0x00000063,\nCB_PERF_SEL_CC_CACHE_REPLACE_PENDING_EVICT_STALL  = 0x00000064,\nCB_PERF_SEL_CC_CACHE_INFLIGHT_COUNTER_MAXIMUM_STALL  = 0x00000065,\nCB_PERF_SEL_CC_CACHE_READ_OUTPUT_STALL   = 0x00000066,\nCB_PERF_SEL_CC_CACHE_WRITE_OUTPUT_STALL  = 0x00000067,\nCB_PERF_SEL_CC_CACHE_ACK_OUTPUT_STALL    = 0x00000068,\nCB_PERF_SEL_CC_CACHE_STALL               = 0x00000069,\nCB_PERF_SEL_CC_CACHE_FLUSH               = 0x0000006a,\nCB_PERF_SEL_CC_CACHE_TAGS_FLUSHED        = 0x0000006b,\nCB_PERF_SEL_CC_CACHE_SECTORS_FLUSHED     = 0x0000006c,\nCB_PERF_SEL_CC_CACHE_DIRTY_SECTORS_FLUSHED  = 0x0000006d,\nCB_PERF_SEL_CC_CACHE_WA_TO_RMW_CONVERSION  = 0x0000006e,\nCB_PERF_SEL_CC_CACHE_READS_SAVED_DUE_TO_DCC  = 0x0000006f,\nCB_PERF_SEL_CB_TAP_WRREQ_VALID_READY     = 0x00000070,\nCB_PERF_SEL_CB_TAP_WRREQ_VALID_READYB    = 0x00000071,\nCB_PERF_SEL_CB_TAP_WRREQ_VALIDB_READY    = 0x00000072,\nCB_PERF_SEL_CB_TAP_WRREQ_VALIDB_READYB   = 0x00000073,\nCB_PERF_SEL_CM_MC_WRITE_REQUEST          = 0x00000074,\nCB_PERF_SEL_FC_MC_WRITE_REQUEST          = 0x00000075,\nCB_PERF_SEL_CC_MC_WRITE_REQUEST          = 0x00000076,\nCB_PERF_SEL_CM_MC_WRITE_REQUESTS_IN_FLIGHT  = 0x00000077,\nCB_PERF_SEL_FC_MC_WRITE_REQUESTS_IN_FLIGHT  = 0x00000078,\nCB_PERF_SEL_CC_MC_WRITE_REQUESTS_IN_FLIGHT  = 0x00000079,\nCB_PERF_SEL_CB_TAP_RDREQ_VALID_READY     = 0x0000007a,\nCB_PERF_SEL_CB_TAP_RDREQ_VALID_READYB    = 0x0000007b,\nCB_PERF_SEL_CB_TAP_RDREQ_VALIDB_READY    = 0x0000007c,\nCB_PERF_SEL_CB_TAP_RDREQ_VALIDB_READYB   = 0x0000007d,\nCB_PERF_SEL_CM_MC_READ_REQUEST           = 0x0000007e,\nCB_PERF_SEL_FC_MC_READ_REQUEST           = 0x0000007f,\nCB_PERF_SEL_CC_MC_READ_REQUEST           = 0x00000080,\nCB_PERF_SEL_CM_MC_READ_REQUESTS_IN_FLIGHT  = 0x00000081,\nCB_PERF_SEL_FC_MC_READ_REQUESTS_IN_FLIGHT  = 0x00000082,\nCB_PERF_SEL_CC_MC_READ_REQUESTS_IN_FLIGHT  = 0x00000083,\nCB_PERF_SEL_CM_TQ_FULL                   = 0x00000084,\nCB_PERF_SEL_CM_TQ_FIFO_TILE_RESIDENCY_STALL  = 0x00000085,\nCB_PERF_SEL_FC_QUAD_RDLAT_FIFO_FULL      = 0x00000086,\nCB_PERF_SEL_FC_TILE_RDLAT_FIFO_FULL      = 0x00000087,\nCB_PERF_SEL_FC_RDLAT_FIFO_QUAD_RESIDENCY_STALL  = 0x00000088,\nCB_PERF_SEL_FOP_FMASK_RAW_STALL          = 0x00000089,\nCB_PERF_SEL_FOP_FMASK_BYPASS_STALL       = 0x0000008a,\nCB_PERF_SEL_CC_SF_FULL                   = 0x0000008b,\nCB_PERF_SEL_CC_RB_FULL                   = 0x0000008c,\nCB_PERF_SEL_CC_EVENFIFO_QUAD_RESIDENCY_STALL  = 0x0000008d,\nCB_PERF_SEL_CC_ODDFIFO_QUAD_RESIDENCY_STALL  = 0x0000008e,\nCB_PERF_SEL_BLENDER_RAW_HAZARD_STALL     = 0x0000008f,\nCB_PERF_SEL_EVENT                        = 0x00000090,\nCB_PERF_SEL_EVENT_CACHE_FLUSH_TS         = 0x00000091,\nCB_PERF_SEL_EVENT_CONTEXT_DONE           = 0x00000092,\nCB_PERF_SEL_EVENT_CACHE_FLUSH            = 0x00000093,\nCB_PERF_SEL_EVENT_CACHE_FLUSH_AND_INV_TS_EVENT  = 0x00000094,\nCB_PERF_SEL_EVENT_CACHE_FLUSH_AND_INV_EVENT  = 0x00000095,\nCB_PERF_SEL_EVENT_FLUSH_AND_INV_CB_DATA_TS  = 0x00000096,\nCB_PERF_SEL_EVENT_FLUSH_AND_INV_CB_META  = 0x00000097,\nCB_PERF_SEL_CC_SURFACE_SYNC              = 0x00000098,\nCB_PERF_SEL_CMASK_READ_DATA_0xC          = 0x00000099,\nCB_PERF_SEL_CMASK_READ_DATA_0xD          = 0x0000009a,\nCB_PERF_SEL_CMASK_READ_DATA_0xE          = 0x0000009b,\nCB_PERF_SEL_CMASK_READ_DATA_0xF          = 0x0000009c,\nCB_PERF_SEL_CMASK_WRITE_DATA_0xC         = 0x0000009d,\nCB_PERF_SEL_CMASK_WRITE_DATA_0xD         = 0x0000009e,\nCB_PERF_SEL_CMASK_WRITE_DATA_0xE         = 0x0000009f,\nCB_PERF_SEL_CMASK_WRITE_DATA_0xF         = 0x000000a0,\nCB_PERF_SEL_TWO_PROBE_QUAD_FRAGMENT      = 0x000000a1,\nCB_PERF_SEL_EXPORT_32_ABGR_QUAD_FRAGMENT  = 0x000000a2,\nCB_PERF_SEL_DUAL_SOURCE_COLOR_QUAD_FRAGMENT  = 0x000000a3,\nCB_PERF_SEL_QUAD_HAS_1_FRAGMENT_BEFORE_UPDATE  = 0x000000a4,\nCB_PERF_SEL_QUAD_HAS_2_FRAGMENTS_BEFORE_UPDATE  = 0x000000a5,\nCB_PERF_SEL_QUAD_HAS_3_FRAGMENTS_BEFORE_UPDATE  = 0x000000a6,\nCB_PERF_SEL_QUAD_HAS_4_FRAGMENTS_BEFORE_UPDATE  = 0x000000a7,\nCB_PERF_SEL_QUAD_HAS_5_FRAGMENTS_BEFORE_UPDATE  = 0x000000a8,\nCB_PERF_SEL_QUAD_HAS_6_FRAGMENTS_BEFORE_UPDATE  = 0x000000a9,\nCB_PERF_SEL_QUAD_HAS_7_FRAGMENTS_BEFORE_UPDATE  = 0x000000aa,\nCB_PERF_SEL_QUAD_HAS_8_FRAGMENTS_BEFORE_UPDATE  = 0x000000ab,\nCB_PERF_SEL_QUAD_HAS_1_FRAGMENT_AFTER_UPDATE  = 0x000000ac,\nCB_PERF_SEL_QUAD_HAS_2_FRAGMENTS_AFTER_UPDATE  = 0x000000ad,\nCB_PERF_SEL_QUAD_HAS_3_FRAGMENTS_AFTER_UPDATE  = 0x000000ae,\nCB_PERF_SEL_QUAD_HAS_4_FRAGMENTS_AFTER_UPDATE  = 0x000000af,\nCB_PERF_SEL_QUAD_HAS_5_FRAGMENTS_AFTER_UPDATE  = 0x000000b0,\nCB_PERF_SEL_QUAD_HAS_6_FRAGMENTS_AFTER_UPDATE  = 0x000000b1,\nCB_PERF_SEL_QUAD_HAS_7_FRAGMENTS_AFTER_UPDATE  = 0x000000b2,\nCB_PERF_SEL_QUAD_HAS_8_FRAGMENTS_AFTER_UPDATE  = 0x000000b3,\nCB_PERF_SEL_QUAD_ADDED_1_FRAGMENT        = 0x000000b4,\nCB_PERF_SEL_QUAD_ADDED_2_FRAGMENTS       = 0x000000b5,\nCB_PERF_SEL_QUAD_ADDED_3_FRAGMENTS       = 0x000000b6,\nCB_PERF_SEL_QUAD_ADDED_4_FRAGMENTS       = 0x000000b7,\nCB_PERF_SEL_QUAD_ADDED_5_FRAGMENTS       = 0x000000b8,\nCB_PERF_SEL_QUAD_ADDED_6_FRAGMENTS       = 0x000000b9,\nCB_PERF_SEL_QUAD_ADDED_7_FRAGMENTS       = 0x000000ba,\nCB_PERF_SEL_QUAD_REMOVED_1_FRAGMENT      = 0x000000bb,\nCB_PERF_SEL_QUAD_REMOVED_2_FRAGMENTS     = 0x000000bc,\nCB_PERF_SEL_QUAD_REMOVED_3_FRAGMENTS     = 0x000000bd,\nCB_PERF_SEL_QUAD_REMOVED_4_FRAGMENTS     = 0x000000be,\nCB_PERF_SEL_QUAD_REMOVED_5_FRAGMENTS     = 0x000000bf,\nCB_PERF_SEL_QUAD_REMOVED_6_FRAGMENTS     = 0x000000c0,\nCB_PERF_SEL_QUAD_REMOVED_7_FRAGMENTS     = 0x000000c1,\nCB_PERF_SEL_QUAD_READS_FRAGMENT_0        = 0x000000c2,\nCB_PERF_SEL_QUAD_READS_FRAGMENT_1        = 0x000000c3,\nCB_PERF_SEL_QUAD_READS_FRAGMENT_2        = 0x000000c4,\nCB_PERF_SEL_QUAD_READS_FRAGMENT_3        = 0x000000c5,\nCB_PERF_SEL_QUAD_READS_FRAGMENT_4        = 0x000000c6,\nCB_PERF_SEL_QUAD_READS_FRAGMENT_5        = 0x000000c7,\nCB_PERF_SEL_QUAD_READS_FRAGMENT_6        = 0x000000c8,\nCB_PERF_SEL_QUAD_READS_FRAGMENT_7        = 0x000000c9,\nCB_PERF_SEL_QUAD_WRITES_FRAGMENT_0       = 0x000000ca,\nCB_PERF_SEL_QUAD_WRITES_FRAGMENT_1       = 0x000000cb,\nCB_PERF_SEL_QUAD_WRITES_FRAGMENT_2       = 0x000000cc,\nCB_PERF_SEL_QUAD_WRITES_FRAGMENT_3       = 0x000000cd,\nCB_PERF_SEL_QUAD_WRITES_FRAGMENT_4       = 0x000000ce,\nCB_PERF_SEL_QUAD_WRITES_FRAGMENT_5       = 0x000000cf,\nCB_PERF_SEL_QUAD_WRITES_FRAGMENT_6       = 0x000000d0,\nCB_PERF_SEL_QUAD_WRITES_FRAGMENT_7       = 0x000000d1,\nCB_PERF_SEL_QUAD_BLEND_OPT_DONT_READ_DST  = 0x000000d2,\nCB_PERF_SEL_QUAD_BLEND_OPT_BLEND_BYPASS  = 0x000000d3,\nCB_PERF_SEL_QUAD_BLEND_OPT_DISCARD_PIXELS  = 0x000000d4,\nCB_PERF_SEL_QUAD_DST_READ_COULD_HAVE_BEEN_OPTIMIZED  = 0x000000d5,\nCB_PERF_SEL_QUAD_BLENDING_COULD_HAVE_BEEN_BYPASSED  = 0x000000d6,\nCB_PERF_SEL_QUAD_COULD_HAVE_BEEN_DISCARDED  = 0x000000d7,\nCB_PERF_SEL_BLEND_OPT_PIXELS_RESULT_EQ_DEST  = 0x000000d8,\nCB_PERF_SEL_DRAWN_BUSY                   = 0x000000d9,\nCB_PERF_SEL_TILE_TO_CMR_REGION_BUSY      = 0x000000da,\nCB_PERF_SEL_CMR_TO_FCR_REGION_BUSY       = 0x000000db,\nCB_PERF_SEL_FCR_TO_CCR_REGION_BUSY       = 0x000000dc,\nCB_PERF_SEL_CCR_TO_CCW_REGION_BUSY       = 0x000000dd,\nCB_PERF_SEL_FC_PF_SLOW_MODE_QUAD_EMPTY_HALF_DROPPED  = 0x000000de,\nCB_PERF_SEL_FC_SEQUENCER_CLEAR           = 0x000000df,\nCB_PERF_SEL_FC_SEQUENCER_ELIMINATE_FAST_CLEAR  = 0x000000e0,\nCB_PERF_SEL_FC_SEQUENCER_FMASK_DECOMPRESS  = 0x000000e1,\nCB_PERF_SEL_FC_SEQUENCER_FMASK_COMPRESSION_DISABLE  = 0x000000e2,\nCB_PERF_SEL_FC_KEYID_RDLAT_FIFO_FULL     = 0x000000e3,\nCB_PERF_SEL_FC_DOC_IS_STALLED            = 0x000000e4,\nCB_PERF_SEL_FC_DOC_MRTS_NOT_COMBINED     = 0x000000e5,\nCB_PERF_SEL_FC_DOC_MRTS_COMBINED         = 0x000000e6,\nCB_PERF_SEL_FC_DOC_QTILE_CAM_MISS        = 0x000000e7,\nCB_PERF_SEL_FC_DOC_QTILE_CAM_HIT         = 0x000000e8,\nCB_PERF_SEL_FC_DOC_CLINE_CAM_MISS        = 0x000000e9,\nCB_PERF_SEL_FC_DOC_CLINE_CAM_HIT         = 0x000000ea,\nCB_PERF_SEL_FC_DOC_QUAD_PTR_FIFO_IS_FULL  = 0x000000eb,\nCB_PERF_SEL_FC_DOC_OVERWROTE_1_SECTOR    = 0x000000ec,\nCB_PERF_SEL_FC_DOC_OVERWROTE_2_SECTORS   = 0x000000ed,\nCB_PERF_SEL_FC_DOC_OVERWROTE_3_SECTORS   = 0x000000ee,\nCB_PERF_SEL_FC_DOC_OVERWROTE_4_SECTORS   = 0x000000ef,\nCB_PERF_SEL_FC_DOC_TOTAL_OVERWRITTEN_SECTORS  = 0x000000f0,\nCB_PERF_SEL_FC_DCC_CACHE_HIT             = 0x000000f1,\nCB_PERF_SEL_FC_DCC_CACHE_TAG_MISS        = 0x000000f2,\nCB_PERF_SEL_FC_DCC_CACHE_SECTOR_MISS     = 0x000000f3,\nCB_PERF_SEL_FC_DCC_CACHE_REEVICTION_STALL  = 0x000000f4,\nCB_PERF_SEL_FC_DCC_CACHE_EVICT_NONZERO_INFLIGHT_STALL  = 0x000000f5,\nCB_PERF_SEL_FC_DCC_CACHE_REPLACE_PENDING_EVICT_STALL  = 0x000000f6,\nCB_PERF_SEL_FC_DCC_CACHE_INFLIGHT_COUNTER_MAXIMUM_STALL  = 0x000000f7,\nCB_PERF_SEL_FC_DCC_CACHE_READ_OUTPUT_STALL  = 0x000000f8,\nCB_PERF_SEL_FC_DCC_CACHE_WRITE_OUTPUT_STALL  = 0x000000f9,\nCB_PERF_SEL_FC_DCC_CACHE_ACK_OUTPUT_STALL  = 0x000000fa,\nCB_PERF_SEL_FC_DCC_CACHE_STALL           = 0x000000fb,\nCB_PERF_SEL_FC_DCC_CACHE_FLUSH           = 0x000000fc,\nCB_PERF_SEL_FC_DCC_CACHE_TAGS_FLUSHED    = 0x000000fd,\nCB_PERF_SEL_FC_DCC_CACHE_SECTORS_FLUSHED  = 0x000000fe,\nCB_PERF_SEL_FC_DCC_CACHE_DIRTY_SECTORS_FLUSHED  = 0x000000ff,\nCB_PERF_SEL_CC_DCC_BEYOND_TILE_SPLIT     = 0x00000100,\nCB_PERF_SEL_FC_MC_DCC_WRITE_REQUEST      = 0x00000101,\nCB_PERF_SEL_FC_MC_DCC_WRITE_REQUESTS_IN_FLIGHT  = 0x00000102,\nCB_PERF_SEL_FC_MC_DCC_READ_REQUEST       = 0x00000103,\nCB_PERF_SEL_FC_MC_DCC_READ_REQUESTS_IN_FLIGHT  = 0x00000104,\nCB_PERF_SEL_CC_DCC_RDREQ_STALL           = 0x00000105,\nCB_PERF_SEL_CC_DCC_DECOMPRESS_TIDS_IN    = 0x00000106,\nCB_PERF_SEL_CC_DCC_DECOMPRESS_TIDS_OUT   = 0x00000107,\nCB_PERF_SEL_CC_DCC_COMPRESS_TIDS_IN      = 0x00000108,\nCB_PERF_SEL_CC_DCC_COMPRESS_TIDS_OUT     = 0x00000109,\nCB_PERF_SEL_FC_DCC_KEY_VALUE__CLEAR      = 0x0000010a,\nCB_PERF_SEL_CC_DCC_KEY_VALUE__4_BLOCKS__2TO1  = 0x0000010b,\nCB_PERF_SEL_CC_DCC_KEY_VALUE__3BLOCKS_2TO1__1BLOCK_2TO2  = 0x0000010c,\nCB_PERF_SEL_CC_DCC_KEY_VALUE__2BLOCKS_2TO1__1BLOCK_2TO2__1BLOCK_2TO1  = 0x0000010d,\nCB_PERF_SEL_CC_DCC_KEY_VALUE__1BLOCK_2TO1__1BLOCK_2TO2__2BLOCKS_2TO1  = 0x0000010e,\nCB_PERF_SEL_CC_DCC_KEY_VALUE__1BLOCK_2TO2__3BLOCKS_2TO1  = 0x0000010f,\nCB_PERF_SEL_CC_DCC_KEY_VALUE__2BLOCKS_2TO1__2BLOCKS_2TO2  = 0x00000110,\nCB_PERF_SEL_CC_DCC_KEY_VALUE__1BLOCK_2TO1__2BLOCKS_2TO2__1BLOCK_2TO1  = 0x00000111,\nCB_PERF_SEL_CC_DCC_KEY_VALUE__1BLOCK_2TO1__1BLOCK_2TO2__1BLOCK_2TO1__1BLOCK_2TO2  = 0x00000112,\nCB_PERF_SEL_CC_DCC_KEY_VALUE__1BLOCK_2TO2__1BLOCK_2TO1__1BLOCK_2TO2__1BLOCK_2TO1  = 0x00000113,\nCB_PERF_SEL_CC_DCC_KEY_VALUE__2BLOCKS_2TO2__2BLOCKS_2TO1  = 0x00000114,\nCB_PERF_SEL_CC_DCC_KEY_VALUE__1BLOCK_2TO2__2BLOCKS_2TO1__1BLOCK_2TO2  = 0x00000115,\nCB_PERF_SEL_CC_DCC_KEY_VALUE__1BLOCK_2TO1__3BLOCKS_2TO2  = 0x00000116,\nCB_PERF_SEL_CC_DCC_KEY_VALUE__1BLOCK_2TO2__1BLOCK_2TO1__2BLOCKS_2TO2  = 0x00000117,\nCB_PERF_SEL_CC_DCC_KEY_VALUE__2BLOCKS_2TO2__1BLOCK_2TO1__1BLOCK_2TO2  = 0x00000118,\nCB_PERF_SEL_CC_DCC_KEY_VALUE__3BLOCKS_2TO2__1BLOCK_2TO1  = 0x00000119,\nCB_PERF_SEL_CC_DCC_KEY_VALUE__2BLOCKS_4TO1  = 0x0000011a,\nCB_PERF_SEL_CC_DCC_KEY_VALUE__1BLOCK_4TO1__1BLOCK_4TO2  = 0x0000011b,\nCB_PERF_SEL_CC_DCC_KEY_VALUE__1BLOCK_4TO1__1BLOCK_4TO3  = 0x0000011c,\nCB_PERF_SEL_CC_DCC_KEY_VALUE__1BLOCK_4TO1__1BLOCK_4TO4  = 0x0000011d,\nCB_PERF_SEL_CC_DCC_KEY_VALUE__1BLOCK_4TO2__1BLOCK_4TO1  = 0x0000011e,\nCB_PERF_SEL_CC_DCC_KEY_VALUE__2BLOCKS_4TO2  = 0x0000011f,\nCB_PERF_SEL_CC_DCC_KEY_VALUE__1BLOCK_4TO2__1BLOCK_4TO3  = 0x00000120,\nCB_PERF_SEL_CC_DCC_KEY_VALUE__1BLOCK_4TO2__1BLOCK_4TO4  = 0x00000121,\nCB_PERF_SEL_CC_DCC_KEY_VALUE__1BLOCK_4TO3__1BLOCK_4TO1  = 0x00000122,\nCB_PERF_SEL_CC_DCC_KEY_VALUE__1BLOCK_4TO3__1BLOCK_4TO2  = 0x00000123,\nCB_PERF_SEL_CC_DCC_KEY_VALUE__2BLOCKS_4TO3  = 0x00000124,\nCB_PERF_SEL_CC_DCC_KEY_VALUE__1BLOCK_4TO3__1BLOCK_4TO4  = 0x00000125,\nCB_PERF_SEL_CC_DCC_KEY_VALUE__1BLOCK_4TO4__1BLOCK_4TO1  = 0x00000126,\nCB_PERF_SEL_CC_DCC_KEY_VALUE__1BLOCK_4TO4__1BLOCK_4TO2  = 0x00000127,\nCB_PERF_SEL_CC_DCC_KEY_VALUE__1BLOCK_4TO4__1BLOCK_4TO3  = 0x00000128,\nCB_PERF_SEL_CC_DCC_KEY_VALUE__2BLOCKS_2TO1__1BLOCK_4TO1  = 0x00000129,\nCB_PERF_SEL_CC_DCC_KEY_VALUE__2BLOCKS_2TO1__1BLOCK_4TO2  = 0x0000012a,\nCB_PERF_SEL_CC_DCC_KEY_VALUE__2BLOCKS_2TO1__1BLOCK_4TO3  = 0x0000012b,\nCB_PERF_SEL_CC_DCC_KEY_VALUE__2BLOCKS_2TO1__1BLOCK_4TO4  = 0x0000012c,\nCB_PERF_SEL_CC_DCC_KEY_VALUE__1BLOCK_2TO1__1BLOCK_2TO2__1BLOCK_4TO1  = 0x0000012d,\nCB_PERF_SEL_CC_DCC_KEY_VALUE__1BLOCK_2TO1__1BLOCK_2TO2__1BLOCK_4TO2  = 0x0000012e,\nCB_PERF_SEL_CC_DCC_KEY_VALUE__1BLOCK_2TO1__1BLOCK_2TO2__1BLOCK_4TO3  = 0x0000012f,\nCB_PERF_SEL_CC_DCC_KEY_VALUE__1BLOCK_2TO1__1BLOCK_2TO2__1BLOCK_4TO4  = 0x00000130,\nCB_PERF_SEL_CC_DCC_KEY_VALUE__1BLOCK_2TO2__1BLOCK_2TO1__1BLOCK_4TO1  = 0x00000131,\nCB_PERF_SEL_CC_DCC_KEY_VALUE__1BLOCK_2TO2__1BLOCK_2TO1__1BLOCK_4TO2  = 0x00000132,\nCB_PERF_SEL_CC_DCC_KEY_VALUE__1BLOCK_2TO2__1BLOCK_2TO1__1BLOCK_4TO3  = 0x00000133,\nCB_PERF_SEL_CC_DCC_KEY_VALUE__1BLOCK_2TO2__1BLOCK_2TO1__1BLOCK_4TO4  = 0x00000134,\nCB_PERF_SEL_CC_DCC_KEY_VALUE__2BLOCKS_2TO2__1BLOCK_4TO1  = 0x00000135,\nCB_PERF_SEL_CC_DCC_KEY_VALUE__2BLOCKS_2TO2__1BLOCK_4TO2  = 0x00000136,\nCB_PERF_SEL_CC_DCC_KEY_VALUE__2BLOCKS_2TO2__1BLOCK_4TO3  = 0x00000137,\nCB_PERF_SEL_CC_DCC_KEY_VALUE__1BLOCK_2TO1__1BLOCK_4TO1__1BLOCK_2TO1  = 0x00000138,\nCB_PERF_SEL_CC_DCC_KEY_VALUE__1BLOCK_2TO1__1BLOCK_4TO2__1BLOCK_2TO1  = 0x00000139,\nCB_PERF_SEL_CC_DCC_KEY_VALUE__1BLOCK_2TO1__1BLOCK_4TO3__1BLOCK_2TO1  = 0x0000013a,\nCB_PERF_SEL_CC_DCC_KEY_VALUE__1BLOCK_2TO1__1BLOCK_4TO4__1BLOCK_2TO1  = 0x0000013b,\nCB_PERF_SEL_CC_DCC_KEY_VALUE__1BLOCK_2TO2__1BLOCK_4TO1__1BLOCK_2TO1  = 0x0000013c,\nCB_PERF_SEL_CC_DCC_KEY_VALUE__1BLOCK_2TO2__1BLOCK_4TO2__1BLOCK_2TO1  = 0x0000013d,\nCB_PERF_SEL_CC_DCC_KEY_VALUE__1BLOCK_2TO2__1BLOCK_4TO3__1BLOCK_2TO1  = 0x0000013e,\nCB_PERF_SEL_CC_DCC_KEY_VALUE__1BLOCK_2TO2__1BLOCK_4TO4__1BLOCK_2TO1  = 0x0000013f,\nCB_PERF_SEL_CC_DCC_KEY_VALUE__1BLOCK_2TO1__1BLOCK_4TO1__1BLOCK_2TO2  = 0x00000140,\nCB_PERF_SEL_CC_DCC_KEY_VALUE__1BLOCK_2TO1__1BLOCK_4TO2__1BLOCK_2TO2  = 0x00000141,\nCB_PERF_SEL_CC_DCC_KEY_VALUE__1BLOCK_2TO1__1BLOCK_4TO3__1BLOCK_2TO2  = 0x00000142,\nCB_PERF_SEL_CC_DCC_KEY_VALUE__1BLOCK_2TO1__1BLOCK_4TO4__1BLOCK_2TO2  = 0x00000143,\nCB_PERF_SEL_CC_DCC_KEY_VALUE__1BLOCK_2TO2__1BLOCK_4TO1__1BLOCK_2TO2  = 0x00000144,\nCB_PERF_SEL_CC_DCC_KEY_VALUE__1BLOCK_2TO2__1BLOCK_4TO2__1BLOCK_2TO2  = 0x00000145,\nCB_PERF_SEL_CC_DCC_KEY_VALUE__1BLOCK_2TO2__1BLOCK_4TO3__1BLOCK_2TO2  = 0x00000146,\nCB_PERF_SEL_CC_DCC_KEY_VALUE__1BLOCK_4TO1__2BLOCKS_2TO1  = 0x00000147,\nCB_PERF_SEL_CC_DCC_KEY_VALUE__1BLOCK_4TO2__2BLOCKS_2TO1  = 0x00000148,\nCB_PERF_SEL_CC_DCC_KEY_VALUE__1BLOCK_4TO3__2BLOCKS_2TO1  = 0x00000149,\nCB_PERF_SEL_CC_DCC_KEY_VALUE__1BLOCK_4TO4__2BLOCKS_2TO1  = 0x0000014a,\nCB_PERF_SEL_CC_DCC_KEY_VALUE__1BLOCK_4TO1__2BLOCKS_2TO2  = 0x0000014b,\nCB_PERF_SEL_CC_DCC_KEY_VALUE__1BLOCK_4TO2__2BLOCKS_2TO2  = 0x0000014c,\nCB_PERF_SEL_CC_DCC_KEY_VALUE__1BLOCK_4TO3__2BLOCKS_2TO2  = 0x0000014d,\nCB_PERF_SEL_CC_DCC_KEY_VALUE__1BLOCK_4TO1__1BLOCK_2TO1__1BLOCK_2TO2  = 0x0000014e,\nCB_PERF_SEL_CC_DCC_KEY_VALUE__1BLOCK_4TO2__1BLOCK_2TO1__1BLOCK_2TO2  = 0x0000014f,\nCB_PERF_SEL_CC_DCC_KEY_VALUE__1BLOCK_4TO3__1BLOCK_2TO1__1BLOCK_2TO2  = 0x00000150,\nCB_PERF_SEL_CC_DCC_KEY_VALUE__1BLOCK_4TO4__1BLOCK_2TO1__1BLOCK_2TO2  = 0x00000151,\nCB_PERF_SEL_CC_DCC_KEY_VALUE__1BLOCK_4TO1__1BLOCK_2TO2__1BLOCK_2TO1  = 0x00000152,\nCB_PERF_SEL_CC_DCC_KEY_VALUE__1BLOCK_4TO2__1BLOCK_2TO2__1BLOCK_2TO1  = 0x00000153,\nCB_PERF_SEL_CC_DCC_KEY_VALUE__1BLOCK_4TO3__1BLOCK_2TO2__1BLOCK_2TO1  = 0x00000154,\nCB_PERF_SEL_CC_DCC_KEY_VALUE__1BLOCK_4TO4__1BLOCK_2TO2__1BLOCK_2TO1  = 0x00000155,\nCB_PERF_SEL_CC_DCC_KEY_VALUE__1BLOCK_2TO1__1BLOCK_6TO1  = 0x00000156,\nCB_PERF_SEL_CC_DCC_KEY_VALUE__1BLOCK_2TO1__1BLOCK_6TO2  = 0x00000157,\nCB_PERF_SEL_CC_DCC_KEY_VALUE__1BLOCK_2TO1__1BLOCK_6TO3  = 0x00000158,\nCB_PERF_SEL_CC_DCC_KEY_VALUE__1BLOCK_2TO1__1BLOCK_6TO4  = 0x00000159,\nCB_PERF_SEL_CC_DCC_KEY_VALUE__1BLOCK_2TO1__1BLOCK_6TO5  = 0x0000015a,\nCB_PERF_SEL_CC_DCC_KEY_VALUE__1BLOCK_2TO1__1BLOCK_6TO6  = 0x0000015b,\nCB_PERF_SEL_CC_DCC_KEY_VALUE__1BLOCK_2TO1__INV0  = 0x0000015c,\nCB_PERF_SEL_CC_DCC_KEY_VALUE__1BLOCK_2TO1__INV1  = 0x0000015d,\nCB_PERF_SEL_CC_DCC_KEY_VALUE__1BLOCK_2TO2__1BLOCK_6TO1  = 0x0000015e,\nCB_PERF_SEL_CC_DCC_KEY_VALUE__1BLOCK_2TO2__1BLOCK_6TO2  = 0x0000015f,\nCB_PERF_SEL_CC_DCC_KEY_VALUE__1BLOCK_2TO2__1BLOCK_6TO3  = 0x00000160,\nCB_PERF_SEL_CC_DCC_KEY_VALUE__1BLOCK_2TO2__1BLOCK_6TO4  = 0x00000161,\nCB_PERF_SEL_CC_DCC_KEY_VALUE__1BLOCK_2TO2__1BLOCK_6TO5  = 0x00000162,\nCB_PERF_SEL_CC_DCC_KEY_VALUE__1BLOCK_2TO2__INV0  = 0x00000163,\nCB_PERF_SEL_CC_DCC_KEY_VALUE__1BLOCK_2TO2__INV1  = 0x00000164,\nCB_PERF_SEL_CC_DCC_KEY_VALUE__1BLOCK_6TO1__1BLOCK_2TO1  = 0x00000165,\nCB_PERF_SEL_CC_DCC_KEY_VALUE__1BLOCK_6TO2__1BLOCK_2TO1  = 0x00000166,\nCB_PERF_SEL_CC_DCC_KEY_VALUE__1BLOCK_6TO3__1BLOCK_2TO1  = 0x00000167,\nCB_PERF_SEL_CC_DCC_KEY_VALUE__1BLOCK_6TO4__1BLOCK_2TO1  = 0x00000168,\nCB_PERF_SEL_CC_DCC_KEY_VALUE__1BLOCK_6TO5__1BLOCK_2TO1  = 0x00000169,\nCB_PERF_SEL_CC_DCC_KEY_VALUE__1BLOCK_6TO6__1BLOCK_2TO1  = 0x0000016a,\nCB_PERF_SEL_CC_DCC_KEY_VALUE__INV0__1BLOCK_2TO1  = 0x0000016b,\nCB_PERF_SEL_CC_DCC_KEY_VALUE__INV1__1BLOCK_2TO1  = 0x0000016c,\nCB_PERF_SEL_CC_DCC_KEY_VALUE__1BLOCK_6TO1__1BLOCK_2TO2  = 0x0000016d,\nCB_PERF_SEL_CC_DCC_KEY_VALUE__1BLOCK_6TO2__1BLOCK_2TO2  = 0x0000016e,\nCB_PERF_SEL_CC_DCC_KEY_VALUE__1BLOCK_6TO3__1BLOCK_2TO2  = 0x0000016f,\nCB_PERF_SEL_CC_DCC_KEY_VALUE__1BLOCK_6TO4__1BLOCK_2TO2  = 0x00000170,\nCB_PERF_SEL_CC_DCC_KEY_VALUE__1BLOCK_6TO5__1BLOCK_2TO2  = 0x00000171,\nCB_PERF_SEL_CC_DCC_KEY_VALUE__INV0__1BLOCK_2TO2  = 0x00000172,\nCB_PERF_SEL_CC_DCC_KEY_VALUE__INV1__1BLOCK_2TO2  = 0x00000173,\nCB_PERF_SEL_CC_DCC_KEY_VALUE__1BLOCK_8TO1  = 0x00000174,\nCB_PERF_SEL_CC_DCC_KEY_VALUE__1BLOCK_8TO2  = 0x00000175,\nCB_PERF_SEL_CC_DCC_KEY_VALUE__1BLOCK_8TO3  = 0x00000176,\nCB_PERF_SEL_CC_DCC_KEY_VALUE__1BLOCK_8TO4  = 0x00000177,\nCB_PERF_SEL_CC_DCC_KEY_VALUE__1BLOCK_8TO5  = 0x00000178,\nCB_PERF_SEL_CC_DCC_KEY_VALUE__1BLOCK_8TO6  = 0x00000179,\nCB_PERF_SEL_CC_DCC_KEY_VALUE__1BLOCK_8TO7  = 0x0000017a,\nCB_PERF_SEL_CC_DCC_KEY_VALUE__UNCOMPRESSED  = 0x0000017b,\nCB_PERF_SEL_CC_DCC_COMPRESS_RATIO_2TO1   = 0x0000017c,\nCB_PERF_SEL_CC_DCC_COMPRESS_RATIO_4TO1   = 0x0000017d,\nCB_PERF_SEL_CC_DCC_COMPRESS_RATIO_4TO2   = 0x0000017e,\nCB_PERF_SEL_CC_DCC_COMPRESS_RATIO_4TO3   = 0x0000017f,\nCB_PERF_SEL_CC_DCC_COMPRESS_RATIO_6TO1   = 0x00000180,\nCB_PERF_SEL_CC_DCC_COMPRESS_RATIO_6TO2   = 0x00000181,\nCB_PERF_SEL_CC_DCC_COMPRESS_RATIO_6TO3   = 0x00000182,\nCB_PERF_SEL_CC_DCC_COMPRESS_RATIO_6TO4   = 0x00000183,\nCB_PERF_SEL_CC_DCC_COMPRESS_RATIO_6TO5   = 0x00000184,\nCB_PERF_SEL_CC_DCC_COMPRESS_RATIO_8TO1   = 0x00000185,\nCB_PERF_SEL_CC_DCC_COMPRESS_RATIO_8TO2   = 0x00000186,\nCB_PERF_SEL_CC_DCC_COMPRESS_RATIO_8TO3   = 0x00000187,\nCB_PERF_SEL_CC_DCC_COMPRESS_RATIO_8TO4   = 0x00000188,\nCB_PERF_SEL_CC_DCC_COMPRESS_RATIO_8TO5   = 0x00000189,\nCB_PERF_SEL_CC_DCC_COMPRESS_RATIO_8TO6   = 0x0000018a,\nCB_PERF_SEL_CC_DCC_COMPRESS_RATIO_8TO7   = 0x0000018b,\nCB_PERF_SEL_RBP_EXPORT_8PIX_LIT_BOTH     = 0x0000018c,\nCB_PERF_SEL_RBP_EXPORT_8PIX_LIT_LEFT     = 0x0000018d,\nCB_PERF_SEL_RBP_EXPORT_8PIX_LIT_RIGHT    = 0x0000018e,\nCB_PERF_SEL_RBP_SPLIT_MICROTILE          = 0x0000018f,\nCB_PERF_SEL_RBP_SPLIT_AA_SAMPLE_MASK     = 0x00000190,\nCB_PERF_SEL_RBP_SPLIT_PARTIAL_TARGET_MASK  = 0x00000191,\nCB_PERF_SEL_RBP_SPLIT_LINEAR_ADDRESSING  = 0x00000192,\nCB_PERF_SEL_RBP_SPLIT_AA_NO_FMASK_COMPRESS  = 0x00000193,\nCB_PERF_SEL_RBP_INSERT_MISSING_LAST_QUAD  = 0x00000194,\n} CBPerfSel;\n\n \n\ntypedef enum CBPerfOpFilterSel {\nCB_PERF_OP_FILTER_SEL_WRITE_ONLY         = 0x00000000,\nCB_PERF_OP_FILTER_SEL_NEEDS_DESTINATION  = 0x00000001,\nCB_PERF_OP_FILTER_SEL_RESOLVE            = 0x00000002,\nCB_PERF_OP_FILTER_SEL_DECOMPRESS         = 0x00000003,\nCB_PERF_OP_FILTER_SEL_FMASK_DECOMPRESS   = 0x00000004,\nCB_PERF_OP_FILTER_SEL_ELIMINATE_FAST_CLEAR  = 0x00000005,\n} CBPerfOpFilterSel;\n\n \n\ntypedef enum CBPerfClearFilterSel {\nCB_PERF_CLEAR_FILTER_SEL_NONCLEAR        = 0x00000000,\nCB_PERF_CLEAR_FILTER_SEL_CLEAR           = 0x00000001,\n} CBPerfClearFilterSel;\n\n \n\n \n\ntypedef enum TC_OP_MASKS {\nTC_OP_MASK_FLUSH_DENROM                  = 0x00000008,\nTC_OP_MASK_64                            = 0x00000020,\nTC_OP_MASK_NO_RTN                        = 0x00000040,\n} TC_OP_MASKS;\n\n \n\ntypedef enum TC_OP {\nTC_OP_READ                               = 0x00000000,\nTC_OP_ATOMIC_FCMPSWAP_RTN_32             = 0x00000001,\nTC_OP_ATOMIC_FMIN_RTN_32                 = 0x00000002,\nTC_OP_ATOMIC_FMAX_RTN_32                 = 0x00000003,\nTC_OP_RESERVED_FOP_RTN_32_0              = 0x00000004,\nTC_OP_RESERVED_FOP_RTN_32_1              = 0x00000005,\nTC_OP_RESERVED_FOP_RTN_32_2              = 0x00000006,\nTC_OP_ATOMIC_SWAP_RTN_32                 = 0x00000007,\nTC_OP_ATOMIC_CMPSWAP_RTN_32              = 0x00000008,\nTC_OP_ATOMIC_FCMPSWAP_FLUSH_DENORM_RTN_32  = 0x00000009,\nTC_OP_ATOMIC_FMIN_FLUSH_DENORM_RTN_32    = 0x0000000a,\nTC_OP_ATOMIC_FMAX_FLUSH_DENORM_RTN_32    = 0x0000000b,\nTC_OP_PROBE_FILTER                       = 0x0000000c,\nTC_OP_RESERVED_FOP_FLUSH_DENORM_RTN_32_1  = 0x0000000d,\nTC_OP_RESERVED_FOP_FLUSH_DENORM_RTN_32_2  = 0x0000000e,\nTC_OP_ATOMIC_ADD_RTN_32                  = 0x0000000f,\nTC_OP_ATOMIC_SUB_RTN_32                  = 0x00000010,\nTC_OP_ATOMIC_SMIN_RTN_32                 = 0x00000011,\nTC_OP_ATOMIC_UMIN_RTN_32                 = 0x00000012,\nTC_OP_ATOMIC_SMAX_RTN_32                 = 0x00000013,\nTC_OP_ATOMIC_UMAX_RTN_32                 = 0x00000014,\nTC_OP_ATOMIC_AND_RTN_32                  = 0x00000015,\nTC_OP_ATOMIC_OR_RTN_32                   = 0x00000016,\nTC_OP_ATOMIC_XOR_RTN_32                  = 0x00000017,\nTC_OP_ATOMIC_INC_RTN_32                  = 0x00000018,\nTC_OP_ATOMIC_DEC_RTN_32                  = 0x00000019,\nTC_OP_WBINVL1_VOL                        = 0x0000001a,\nTC_OP_WBINVL1_SD                         = 0x0000001b,\nTC_OP_RESERVED_NON_FLOAT_RTN_32_0        = 0x0000001c,\nTC_OP_RESERVED_NON_FLOAT_RTN_32_1        = 0x0000001d,\nTC_OP_RESERVED_NON_FLOAT_RTN_32_2        = 0x0000001e,\nTC_OP_RESERVED_NON_FLOAT_RTN_32_3        = 0x0000001f,\nTC_OP_WRITE                              = 0x00000020,\nTC_OP_ATOMIC_FCMPSWAP_RTN_64             = 0x00000021,\nTC_OP_ATOMIC_FMIN_RTN_64                 = 0x00000022,\nTC_OP_ATOMIC_FMAX_RTN_64                 = 0x00000023,\nTC_OP_RESERVED_FOP_RTN_64_0              = 0x00000024,\nTC_OP_RESERVED_FOP_RTN_64_1              = 0x00000025,\nTC_OP_RESERVED_FOP_RTN_64_2              = 0x00000026,\nTC_OP_ATOMIC_SWAP_RTN_64                 = 0x00000027,\nTC_OP_ATOMIC_CMPSWAP_RTN_64              = 0x00000028,\nTC_OP_ATOMIC_FCMPSWAP_FLUSH_DENORM_RTN_64  = 0x00000029,\nTC_OP_ATOMIC_FMIN_FLUSH_DENORM_RTN_64    = 0x0000002a,\nTC_OP_ATOMIC_FMAX_FLUSH_DENORM_RTN_64    = 0x0000002b,\nTC_OP_WBINVL2_SD                         = 0x0000002c,\nTC_OP_RESERVED_FOP_FLUSH_DENORM_RTN_64_0  = 0x0000002d,\nTC_OP_RESERVED_FOP_FLUSH_DENORM_RTN_64_1  = 0x0000002e,\nTC_OP_ATOMIC_ADD_RTN_64                  = 0x0000002f,\nTC_OP_ATOMIC_SUB_RTN_64                  = 0x00000030,\nTC_OP_ATOMIC_SMIN_RTN_64                 = 0x00000031,\nTC_OP_ATOMIC_UMIN_RTN_64                 = 0x00000032,\nTC_OP_ATOMIC_SMAX_RTN_64                 = 0x00000033,\nTC_OP_ATOMIC_UMAX_RTN_64                 = 0x00000034,\nTC_OP_ATOMIC_AND_RTN_64                  = 0x00000035,\nTC_OP_ATOMIC_OR_RTN_64                   = 0x00000036,\nTC_OP_ATOMIC_XOR_RTN_64                  = 0x00000037,\nTC_OP_ATOMIC_INC_RTN_64                  = 0x00000038,\nTC_OP_ATOMIC_DEC_RTN_64                  = 0x00000039,\nTC_OP_WBL2_NC                            = 0x0000003a,\nTC_OP_WBL2_WC                            = 0x0000003b,\nTC_OP_RESERVED_NON_FLOAT_RTN_64_1        = 0x0000003c,\nTC_OP_RESERVED_NON_FLOAT_RTN_64_2        = 0x0000003d,\nTC_OP_RESERVED_NON_FLOAT_RTN_64_3        = 0x0000003e,\nTC_OP_RESERVED_NON_FLOAT_RTN_64_4        = 0x0000003f,\nTC_OP_WBINVL1                            = 0x00000040,\nTC_OP_ATOMIC_FCMPSWAP_32                 = 0x00000041,\nTC_OP_ATOMIC_FMIN_32                     = 0x00000042,\nTC_OP_ATOMIC_FMAX_32                     = 0x00000043,\nTC_OP_RESERVED_FOP_32_0                  = 0x00000044,\nTC_OP_RESERVED_FOP_32_1                  = 0x00000045,\nTC_OP_RESERVED_FOP_32_2                  = 0x00000046,\nTC_OP_ATOMIC_SWAP_32                     = 0x00000047,\nTC_OP_ATOMIC_CMPSWAP_32                  = 0x00000048,\nTC_OP_ATOMIC_FCMPSWAP_FLUSH_DENORM_32    = 0x00000049,\nTC_OP_ATOMIC_FMIN_FLUSH_DENORM_32        = 0x0000004a,\nTC_OP_ATOMIC_FMAX_FLUSH_DENORM_32        = 0x0000004b,\nTC_OP_INV_METADATA                       = 0x0000004c,\nTC_OP_RESERVED_FOP_FLUSH_DENORM_32_1     = 0x0000004d,\nTC_OP_RESERVED_FOP_FLUSH_DENORM_32_2     = 0x0000004e,\nTC_OP_ATOMIC_ADD_32                      = 0x0000004f,\nTC_OP_ATOMIC_SUB_32                      = 0x00000050,\nTC_OP_ATOMIC_SMIN_32                     = 0x00000051,\nTC_OP_ATOMIC_UMIN_32                     = 0x00000052,\nTC_OP_ATOMIC_SMAX_32                     = 0x00000053,\nTC_OP_ATOMIC_UMAX_32                     = 0x00000054,\nTC_OP_ATOMIC_AND_32                      = 0x00000055,\nTC_OP_ATOMIC_OR_32                       = 0x00000056,\nTC_OP_ATOMIC_XOR_32                      = 0x00000057,\nTC_OP_ATOMIC_INC_32                      = 0x00000058,\nTC_OP_ATOMIC_DEC_32                      = 0x00000059,\nTC_OP_INVL2_NC                           = 0x0000005a,\nTC_OP_NOP_RTN0                           = 0x0000005b,\nTC_OP_RESERVED_NON_FLOAT_32_1            = 0x0000005c,\nTC_OP_RESERVED_NON_FLOAT_32_2            = 0x0000005d,\nTC_OP_RESERVED_NON_FLOAT_32_3            = 0x0000005e,\nTC_OP_RESERVED_NON_FLOAT_32_4            = 0x0000005f,\nTC_OP_WBINVL2                            = 0x00000060,\nTC_OP_ATOMIC_FCMPSWAP_64                 = 0x00000061,\nTC_OP_ATOMIC_FMIN_64                     = 0x00000062,\nTC_OP_ATOMIC_FMAX_64                     = 0x00000063,\nTC_OP_RESERVED_FOP_64_0                  = 0x00000064,\nTC_OP_RESERVED_FOP_64_1                  = 0x00000065,\nTC_OP_RESERVED_FOP_64_2                  = 0x00000066,\nTC_OP_ATOMIC_SWAP_64                     = 0x00000067,\nTC_OP_ATOMIC_CMPSWAP_64                  = 0x00000068,\nTC_OP_ATOMIC_FCMPSWAP_FLUSH_DENORM_64    = 0x00000069,\nTC_OP_ATOMIC_FMIN_FLUSH_DENORM_64        = 0x0000006a,\nTC_OP_ATOMIC_FMAX_FLUSH_DENORM_64        = 0x0000006b,\nTC_OP_RESERVED_FOP_FLUSH_DENORM_64_0     = 0x0000006c,\nTC_OP_RESERVED_FOP_FLUSH_DENORM_64_1     = 0x0000006d,\nTC_OP_RESERVED_FOP_FLUSH_DENORM_64_2     = 0x0000006e,\nTC_OP_ATOMIC_ADD_64                      = 0x0000006f,\nTC_OP_ATOMIC_SUB_64                      = 0x00000070,\nTC_OP_ATOMIC_SMIN_64                     = 0x00000071,\nTC_OP_ATOMIC_UMIN_64                     = 0x00000072,\nTC_OP_ATOMIC_SMAX_64                     = 0x00000073,\nTC_OP_ATOMIC_UMAX_64                     = 0x00000074,\nTC_OP_ATOMIC_AND_64                      = 0x00000075,\nTC_OP_ATOMIC_OR_64                       = 0x00000076,\nTC_OP_ATOMIC_XOR_64                      = 0x00000077,\nTC_OP_ATOMIC_INC_64                      = 0x00000078,\nTC_OP_ATOMIC_DEC_64                      = 0x00000079,\nTC_OP_WBINVL2_NC                         = 0x0000007a,\nTC_OP_NOP_ACK                            = 0x0000007b,\nTC_OP_RESERVED_NON_FLOAT_64_1            = 0x0000007c,\nTC_OP_RESERVED_NON_FLOAT_64_2            = 0x0000007d,\nTC_OP_RESERVED_NON_FLOAT_64_3            = 0x0000007e,\nTC_OP_RESERVED_NON_FLOAT_64_4            = 0x0000007f,\n} TC_OP;\n\n \n\ntypedef enum TC_CHUB_REQ_CREDITS_ENUM {\nTC_CHUB_REQ_CREDITS                      = 0x00000010,\n} TC_CHUB_REQ_CREDITS_ENUM;\n\n \n\ntypedef enum CHUB_TC_RET_CREDITS_ENUM {\nCHUB_TC_RET_CREDITS                      = 0x00000020,\n} CHUB_TC_RET_CREDITS_ENUM;\n\n \n\ntypedef enum TC_NACKS {\nTC_NACK_NO_FAULT                         = 0x00000000,\nTC_NACK_PAGE_FAULT                       = 0x00000001,\nTC_NACK_PROTECTION_FAULT                 = 0x00000002,\nTC_NACK_DATA_ERROR                       = 0x00000003,\n} TC_NACKS;\n\n \n\ntypedef enum TC_EA_CID {\nTC_EA_CID_RT                             = 0x00000000,\nTC_EA_CID_FMASK                          = 0x00000001,\nTC_EA_CID_DCC                            = 0x00000002,\nTC_EA_CID_TCPMETA                        = 0x00000003,\nTC_EA_CID_Z                              = 0x00000004,\nTC_EA_CID_STENCIL                        = 0x00000005,\nTC_EA_CID_HTILE                          = 0x00000006,\nTC_EA_CID_MISC                           = 0x00000007,\nTC_EA_CID_TCP                            = 0x00000008,\nTC_EA_CID_SQC                            = 0x00000009,\nTC_EA_CID_CPF                            = 0x0000000a,\nTC_EA_CID_CPG                            = 0x0000000b,\nTC_EA_CID_IA                             = 0x0000000c,\nTC_EA_CID_WD                             = 0x0000000d,\nTC_EA_CID_PA                             = 0x0000000e,\nTC_EA_CID_UTCL2_TPI                      = 0x0000000f,\n} TC_EA_CID;\n\n \n\n \n\ntypedef enum SPI_SAMPLE_CNTL {\nCENTROIDS_ONLY                           = 0x00000000,\nCENTERS_ONLY                             = 0x00000001,\nCENTROIDS_AND_CENTERS                    = 0x00000002,\nUNDEF                                    = 0x00000003,\n} SPI_SAMPLE_CNTL;\n\n \n\ntypedef enum SPI_FOG_MODE {\nSPI_FOG_NONE                             = 0x00000000,\nSPI_FOG_EXP                              = 0x00000001,\nSPI_FOG_EXP2                             = 0x00000002,\nSPI_FOG_LINEAR                           = 0x00000003,\n} SPI_FOG_MODE;\n\n \n\ntypedef enum SPI_PNT_SPRITE_OVERRIDE {\nSPI_PNT_SPRITE_SEL_0                     = 0x00000000,\nSPI_PNT_SPRITE_SEL_1                     = 0x00000001,\nSPI_PNT_SPRITE_SEL_S                     = 0x00000002,\nSPI_PNT_SPRITE_SEL_T                     = 0x00000003,\nSPI_PNT_SPRITE_SEL_NONE                  = 0x00000004,\n} SPI_PNT_SPRITE_OVERRIDE;\n\n \n\ntypedef enum SPI_PERFCNT_SEL {\nSPI_PERF_VS_WINDOW_VALID                 = 0x00000000,\nSPI_PERF_VS_BUSY                         = 0x00000001,\nSPI_PERF_VS_FIRST_WAVE                   = 0x00000002,\nSPI_PERF_VS_LAST_WAVE                    = 0x00000003,\nSPI_PERF_VS_LSHS_DEALLOC                 = 0x00000004,\nSPI_PERF_VS_PC_STALL                     = 0x00000005,\nSPI_PERF_VS_POS0_STALL                   = 0x00000006,\nSPI_PERF_VS_POS1_STALL                   = 0x00000007,\nSPI_PERF_VS_CRAWLER_STALL                = 0x00000008,\nSPI_PERF_VS_EVENT_WAVE                   = 0x00000009,\nSPI_PERF_VS_WAVE                         = 0x0000000a,\nSPI_PERF_VS_PERS_UPD_FULL0               = 0x0000000b,\nSPI_PERF_VS_PERS_UPD_FULL1               = 0x0000000c,\nSPI_PERF_VS_LATE_ALLOC_FULL              = 0x0000000d,\nSPI_PERF_VS_FIRST_SUBGRP                 = 0x0000000e,\nSPI_PERF_VS_LAST_SUBGRP                  = 0x0000000f,\nSPI_PERF_GS_WINDOW_VALID                 = 0x00000010,\nSPI_PERF_GS_BUSY                         = 0x00000011,\nSPI_PERF_GS_CRAWLER_STALL                = 0x00000012,\nSPI_PERF_GS_EVENT_WAVE                   = 0x00000013,\nSPI_PERF_GS_WAVE                         = 0x00000014,\nSPI_PERF_GS_PERS_UPD_FULL0               = 0x00000015,\nSPI_PERF_GS_PERS_UPD_FULL1               = 0x00000016,\nSPI_PERF_GS_FIRST_SUBGRP                 = 0x00000017,\nSPI_PERF_GS_LAST_SUBGRP                  = 0x00000018,\nSPI_PERF_ES_WINDOW_VALID                 = 0x00000019,\nSPI_PERF_ES_BUSY                         = 0x0000001a,\nSPI_PERF_ES_CRAWLER_STALL                = 0x0000001b,\nSPI_PERF_ES_FIRST_WAVE                   = 0x0000001c,\nSPI_PERF_ES_LAST_WAVE                    = 0x0000001d,\nSPI_PERF_ES_LSHS_DEALLOC                 = 0x0000001e,\nSPI_PERF_ES_EVENT_WAVE                   = 0x0000001f,\nSPI_PERF_ES_WAVE                         = 0x00000020,\nSPI_PERF_ES_PERS_UPD_FULL0               = 0x00000021,\nSPI_PERF_ES_PERS_UPD_FULL1               = 0x00000022,\nSPI_PERF_ES_FIRST_SUBGRP                 = 0x00000023,\nSPI_PERF_ES_LAST_SUBGRP                  = 0x00000024,\nSPI_PERF_HS_WINDOW_VALID                 = 0x00000025,\nSPI_PERF_HS_BUSY                         = 0x00000026,\nSPI_PERF_HS_CRAWLER_STALL                = 0x00000027,\nSPI_PERF_HS_FIRST_WAVE                   = 0x00000028,\nSPI_PERF_HS_LAST_WAVE                    = 0x00000029,\nSPI_PERF_HS_LSHS_DEALLOC                 = 0x0000002a,\nSPI_PERF_HS_EVENT_WAVE                   = 0x0000002b,\nSPI_PERF_HS_WAVE                         = 0x0000002c,\nSPI_PERF_HS_PERS_UPD_FULL0               = 0x0000002d,\nSPI_PERF_HS_PERS_UPD_FULL1               = 0x0000002e,\nSPI_PERF_LS_WINDOW_VALID                 = 0x0000002f,\nSPI_PERF_LS_BUSY                         = 0x00000030,\nSPI_PERF_LS_CRAWLER_STALL                = 0x00000031,\nSPI_PERF_LS_FIRST_WAVE                   = 0x00000032,\nSPI_PERF_LS_LAST_WAVE                    = 0x00000033,\nSPI_PERF_OFFCHIP_LDS_STALL_LS            = 0x00000034,\nSPI_PERF_LS_EVENT_WAVE                   = 0x00000035,\nSPI_PERF_LS_WAVE                         = 0x00000036,\nSPI_PERF_LS_PERS_UPD_FULL0               = 0x00000037,\nSPI_PERF_LS_PERS_UPD_FULL1               = 0x00000038,\nSPI_PERF_CSG_WINDOW_VALID                = 0x00000039,\nSPI_PERF_CSG_BUSY                        = 0x0000003a,\nSPI_PERF_CSG_NUM_THREADGROUPS            = 0x0000003b,\nSPI_PERF_CSG_CRAWLER_STALL               = 0x0000003c,\nSPI_PERF_CSG_EVENT_WAVE                  = 0x0000003d,\nSPI_PERF_CSG_WAVE                        = 0x0000003e,\nSPI_PERF_CSN_WINDOW_VALID                = 0x0000003f,\nSPI_PERF_CSN_BUSY                        = 0x00000040,\nSPI_PERF_CSN_NUM_THREADGROUPS            = 0x00000041,\nSPI_PERF_CSN_CRAWLER_STALL               = 0x00000042,\nSPI_PERF_CSN_EVENT_WAVE                  = 0x00000043,\nSPI_PERF_CSN_WAVE                        = 0x00000044,\nSPI_PERF_PS_CTL_WINDOW_VALID             = 0x00000045,\nSPI_PERF_PS_CTL_BUSY                     = 0x00000046,\nSPI_PERF_PS_CTL_ACTIVE                   = 0x00000047,\nSPI_PERF_PS_CTL_DEALLOC_BIN0             = 0x00000048,\nSPI_PERF_PS_CTL_FPOS_BIN1_STALL          = 0x00000049,\nSPI_PERF_PS_CTL_EVENT_WAVE               = 0x0000004a,\nSPI_PERF_PS_CTL_WAVE                     = 0x0000004b,\nSPI_PERF_PS_CTL_OPT_WAVE                 = 0x0000004c,\nSPI_PERF_PS_CTL_PASS_BIN0                = 0x0000004d,\nSPI_PERF_PS_CTL_PASS_BIN1                = 0x0000004e,\nSPI_PERF_PS_CTL_FPOS_BIN2                = 0x0000004f,\nSPI_PERF_PS_CTL_PRIM_BIN0                = 0x00000050,\nSPI_PERF_PS_CTL_PRIM_BIN1                = 0x00000051,\nSPI_PERF_PS_CTL_CNF_BIN2                 = 0x00000052,\nSPI_PERF_PS_CTL_CNF_BIN3                 = 0x00000053,\nSPI_PERF_PS_CTL_CRAWLER_STALL            = 0x00000054,\nSPI_PERF_PS_CTL_LDS_RES_FULL             = 0x00000055,\nSPI_PERF_PS_PERS_UPD_FULL0               = 0x00000056,\nSPI_PERF_PS_PERS_UPD_FULL1               = 0x00000057,\nSPI_PERF_PIX_ALLOC_PEND_CNT              = 0x00000058,\nSPI_PERF_PIX_ALLOC_SCB_STALL             = 0x00000059,\nSPI_PERF_PIX_ALLOC_DB0_STALL             = 0x0000005a,\nSPI_PERF_PIX_ALLOC_DB1_STALL             = 0x0000005b,\nSPI_PERF_PIX_ALLOC_DB2_STALL             = 0x0000005c,\nSPI_PERF_PIX_ALLOC_DB3_STALL             = 0x0000005d,\nSPI_PERF_LDS0_PC_VALID                   = 0x0000005e,\nSPI_PERF_LDS1_PC_VALID                   = 0x0000005f,\nSPI_PERF_RA_PIPE_REQ_BIN2                = 0x00000060,\nSPI_PERF_RA_TASK_REQ_BIN3                = 0x00000061,\nSPI_PERF_RA_WR_CTL_FULL                  = 0x00000062,\nSPI_PERF_RA_REQ_NO_ALLOC                 = 0x00000063,\nSPI_PERF_RA_REQ_NO_ALLOC_PS              = 0x00000064,\nSPI_PERF_RA_REQ_NO_ALLOC_VS              = 0x00000065,\nSPI_PERF_RA_REQ_NO_ALLOC_GS              = 0x00000066,\nSPI_PERF_RA_REQ_NO_ALLOC_ES              = 0x00000067,\nSPI_PERF_RA_REQ_NO_ALLOC_HS              = 0x00000068,\nSPI_PERF_RA_REQ_NO_ALLOC_LS              = 0x00000069,\nSPI_PERF_RA_REQ_NO_ALLOC_CSG             = 0x0000006a,\nSPI_PERF_RA_REQ_NO_ALLOC_CSN             = 0x0000006b,\nSPI_PERF_RA_RES_STALL_PS                 = 0x0000006c,\nSPI_PERF_RA_RES_STALL_VS                 = 0x0000006d,\nSPI_PERF_RA_RES_STALL_GS                 = 0x0000006e,\nSPI_PERF_RA_RES_STALL_ES                 = 0x0000006f,\nSPI_PERF_RA_RES_STALL_HS                 = 0x00000070,\nSPI_PERF_RA_RES_STALL_LS                 = 0x00000071,\nSPI_PERF_RA_RES_STALL_CSG                = 0x00000072,\nSPI_PERF_RA_RES_STALL_CSN                = 0x00000073,\nSPI_PERF_RA_TMP_STALL_PS                 = 0x00000074,\nSPI_PERF_RA_TMP_STALL_VS                 = 0x00000075,\nSPI_PERF_RA_TMP_STALL_GS                 = 0x00000076,\nSPI_PERF_RA_TMP_STALL_ES                 = 0x00000077,\nSPI_PERF_RA_TMP_STALL_HS                 = 0x00000078,\nSPI_PERF_RA_TMP_STALL_LS                 = 0x00000079,\nSPI_PERF_RA_TMP_STALL_CSG                = 0x0000007a,\nSPI_PERF_RA_TMP_STALL_CSN                = 0x0000007b,\nSPI_PERF_RA_WAVE_SIMD_FULL_PS            = 0x0000007c,\nSPI_PERF_RA_WAVE_SIMD_FULL_VS            = 0x0000007d,\nSPI_PERF_RA_WAVE_SIMD_FULL_GS            = 0x0000007e,\nSPI_PERF_RA_WAVE_SIMD_FULL_ES            = 0x0000007f,\nSPI_PERF_RA_WAVE_SIMD_FULL_HS            = 0x00000080,\nSPI_PERF_RA_WAVE_SIMD_FULL_LS            = 0x00000081,\nSPI_PERF_RA_WAVE_SIMD_FULL_CSG           = 0x00000082,\nSPI_PERF_RA_WAVE_SIMD_FULL_CSN           = 0x00000083,\nSPI_PERF_RA_VGPR_SIMD_FULL_PS            = 0x00000084,\nSPI_PERF_RA_VGPR_SIMD_FULL_VS            = 0x00000085,\nSPI_PERF_RA_VGPR_SIMD_FULL_GS            = 0x00000086,\nSPI_PERF_RA_VGPR_SIMD_FULL_ES            = 0x00000087,\nSPI_PERF_RA_VGPR_SIMD_FULL_HS            = 0x00000088,\nSPI_PERF_RA_VGPR_SIMD_FULL_LS            = 0x00000089,\nSPI_PERF_RA_VGPR_SIMD_FULL_CSG           = 0x0000008a,\nSPI_PERF_RA_VGPR_SIMD_FULL_CSN           = 0x0000008b,\nSPI_PERF_RA_SGPR_SIMD_FULL_PS            = 0x0000008c,\nSPI_PERF_RA_SGPR_SIMD_FULL_VS            = 0x0000008d,\nSPI_PERF_RA_SGPR_SIMD_FULL_GS            = 0x0000008e,\nSPI_PERF_RA_SGPR_SIMD_FULL_ES            = 0x0000008f,\nSPI_PERF_RA_SGPR_SIMD_FULL_HS            = 0x00000090,\nSPI_PERF_RA_SGPR_SIMD_FULL_LS            = 0x00000091,\nSPI_PERF_RA_SGPR_SIMD_FULL_CSG           = 0x00000092,\nSPI_PERF_RA_SGPR_SIMD_FULL_CSN           = 0x00000093,\nSPI_PERF_RA_LDS_CU_FULL_PS               = 0x00000094,\nSPI_PERF_RA_LDS_CU_FULL_LS               = 0x00000095,\nSPI_PERF_RA_LDS_CU_FULL_ES               = 0x00000096,\nSPI_PERF_RA_LDS_CU_FULL_CSG              = 0x00000097,\nSPI_PERF_RA_LDS_CU_FULL_CSN              = 0x00000098,\nSPI_PERF_RA_BAR_CU_FULL_HS               = 0x00000099,\nSPI_PERF_RA_BAR_CU_FULL_CSG              = 0x0000009a,\nSPI_PERF_RA_BAR_CU_FULL_CSN              = 0x0000009b,\nSPI_PERF_RA_BULKY_CU_FULL_CSG            = 0x0000009c,\nSPI_PERF_RA_BULKY_CU_FULL_CSN            = 0x0000009d,\nSPI_PERF_RA_TGLIM_CU_FULL_CSG            = 0x0000009e,\nSPI_PERF_RA_TGLIM_CU_FULL_CSN            = 0x0000009f,\nSPI_PERF_RA_WVLIM_STALL_PS               = 0x000000a0,\nSPI_PERF_RA_WVLIM_STALL_VS               = 0x000000a1,\nSPI_PERF_RA_WVLIM_STALL_GS               = 0x000000a2,\nSPI_PERF_RA_WVLIM_STALL_ES               = 0x000000a3,\nSPI_PERF_RA_WVLIM_STALL_HS               = 0x000000a4,\nSPI_PERF_RA_WVLIM_STALL_LS               = 0x000000a5,\nSPI_PERF_RA_WVLIM_STALL_CSG              = 0x000000a6,\nSPI_PERF_RA_WVLIM_STALL_CSN              = 0x000000a7,\nSPI_PERF_RA_PS_LOCK_NA                   = 0x000000a8,\nSPI_PERF_RA_VS_LOCK                      = 0x000000a9,\nSPI_PERF_RA_GS_LOCK                      = 0x000000aa,\nSPI_PERF_RA_ES_LOCK                      = 0x000000ab,\nSPI_PERF_RA_HS_LOCK                      = 0x000000ac,\nSPI_PERF_RA_LS_LOCK                      = 0x000000ad,\nSPI_PERF_RA_CSG_LOCK                     = 0x000000ae,\nSPI_PERF_RA_CSN_LOCK                     = 0x000000af,\nSPI_PERF_RA_RSV_UPD                      = 0x000000b0,\nSPI_PERF_EXP_ARB_COL_CNT                 = 0x000000b1,\nSPI_PERF_EXP_ARB_PAR_CNT                 = 0x000000b2,\nSPI_PERF_EXP_ARB_POS_CNT                 = 0x000000b3,\nSPI_PERF_EXP_ARB_GDS_CNT                 = 0x000000b4,\nSPI_PERF_CLKGATE_BUSY_STALL              = 0x000000b5,\nSPI_PERF_CLKGATE_ACTIVE_STALL            = 0x000000b6,\nSPI_PERF_CLKGATE_ALL_CLOCKS_ON           = 0x000000b7,\nSPI_PERF_CLKGATE_CGTT_DYN_ON             = 0x000000b8,\nSPI_PERF_CLKGATE_CGTT_REG_ON             = 0x000000b9,\nSPI_PERF_NUM_VS_POS_EXPORTS              = 0x000000ba,\nSPI_PERF_NUM_VS_PARAM_EXPORTS            = 0x000000bb,\nSPI_PERF_NUM_PS_COL_EXPORTS              = 0x000000bc,\nSPI_PERF_ES_GRP_FIFO_FULL                = 0x000000bd,\nSPI_PERF_GS_GRP_FIFO_FULL                = 0x000000be,\nSPI_PERF_HS_GRP_FIFO_FULL                = 0x000000bf,\nSPI_PERF_LS_GRP_FIFO_FULL                = 0x000000c0,\nSPI_PERF_VS_ALLOC_CNT                    = 0x000000c1,\nSPI_PERF_VS_LATE_ALLOC_ACCUM             = 0x000000c2,\nSPI_PERF_PC_ALLOC_CNT                    = 0x000000c3,\nSPI_PERF_PC_ALLOC_ACCUM                  = 0x000000c4,\n} SPI_PERFCNT_SEL;\n\n \n\ntypedef enum SPI_SHADER_FORMAT {\nSPI_SHADER_NONE                          = 0x00000000,\nSPI_SHADER_1COMP                         = 0x00000001,\nSPI_SHADER_2COMP                         = 0x00000002,\nSPI_SHADER_4COMPRESS                     = 0x00000003,\nSPI_SHADER_4COMP                         = 0x00000004,\n} SPI_SHADER_FORMAT;\n\n \n\ntypedef enum SPI_SHADER_EX_FORMAT {\nSPI_SHADER_ZERO                          = 0x00000000,\nSPI_SHADER_32_R                          = 0x00000001,\nSPI_SHADER_32_GR                         = 0x00000002,\nSPI_SHADER_32_AR                         = 0x00000003,\nSPI_SHADER_FP16_ABGR                     = 0x00000004,\nSPI_SHADER_UNORM16_ABGR                  = 0x00000005,\nSPI_SHADER_SNORM16_ABGR                  = 0x00000006,\nSPI_SHADER_UINT16_ABGR                   = 0x00000007,\nSPI_SHADER_SINT16_ABGR                   = 0x00000008,\nSPI_SHADER_32_ABGR                       = 0x00000009,\n} SPI_SHADER_EX_FORMAT;\n\n \n\ntypedef enum CLKGATE_SM_MODE {\nON_SEQ                                   = 0x00000000,\nOFF_SEQ                                  = 0x00000001,\nPROG_SEQ                                 = 0x00000002,\nREAD_SEQ                                 = 0x00000003,\nSM_MODE_RESERVED                         = 0x00000004,\n} CLKGATE_SM_MODE;\n\n \n\ntypedef enum CLKGATE_BASE_MODE {\nMULT_8                                   = 0x00000000,\nMULT_16                                  = 0x00000001,\n} CLKGATE_BASE_MODE;\n\n \n\n \n\ntypedef enum SQ_TEX_CLAMP {\nSQ_TEX_WRAP                              = 0x00000000,\nSQ_TEX_MIRROR                            = 0x00000001,\nSQ_TEX_CLAMP_LAST_TEXEL                  = 0x00000002,\nSQ_TEX_MIRROR_ONCE_LAST_TEXEL            = 0x00000003,\nSQ_TEX_CLAMP_HALF_BORDER                 = 0x00000004,\nSQ_TEX_MIRROR_ONCE_HALF_BORDER           = 0x00000005,\nSQ_TEX_CLAMP_BORDER                      = 0x00000006,\nSQ_TEX_MIRROR_ONCE_BORDER                = 0x00000007,\n} SQ_TEX_CLAMP;\n\n \n\ntypedef enum SQ_TEX_XY_FILTER {\nSQ_TEX_XY_FILTER_POINT                   = 0x00000000,\nSQ_TEX_XY_FILTER_BILINEAR                = 0x00000001,\nSQ_TEX_XY_FILTER_ANISO_POINT             = 0x00000002,\nSQ_TEX_XY_FILTER_ANISO_BILINEAR          = 0x00000003,\n} SQ_TEX_XY_FILTER;\n\n \n\ntypedef enum SQ_TEX_Z_FILTER {\nSQ_TEX_Z_FILTER_NONE                     = 0x00000000,\nSQ_TEX_Z_FILTER_POINT                    = 0x00000001,\nSQ_TEX_Z_FILTER_LINEAR                   = 0x00000002,\n} SQ_TEX_Z_FILTER;\n\n \n\ntypedef enum SQ_TEX_MIP_FILTER {\nSQ_TEX_MIP_FILTER_NONE                   = 0x00000000,\nSQ_TEX_MIP_FILTER_POINT                  = 0x00000001,\nSQ_TEX_MIP_FILTER_LINEAR                 = 0x00000002,\nSQ_TEX_MIP_FILTER_POINT_ANISO_ADJ        = 0x00000003,\n} SQ_TEX_MIP_FILTER;\n\n \n\ntypedef enum SQ_TEX_ANISO_RATIO {\nSQ_TEX_ANISO_RATIO_1                     = 0x00000000,\nSQ_TEX_ANISO_RATIO_2                     = 0x00000001,\nSQ_TEX_ANISO_RATIO_4                     = 0x00000002,\nSQ_TEX_ANISO_RATIO_8                     = 0x00000003,\nSQ_TEX_ANISO_RATIO_16                    = 0x00000004,\n} SQ_TEX_ANISO_RATIO;\n\n \n\ntypedef enum SQ_TEX_DEPTH_COMPARE {\nSQ_TEX_DEPTH_COMPARE_NEVER               = 0x00000000,\nSQ_TEX_DEPTH_COMPARE_LESS                = 0x00000001,\nSQ_TEX_DEPTH_COMPARE_EQUAL               = 0x00000002,\nSQ_TEX_DEPTH_COMPARE_LESSEQUAL           = 0x00000003,\nSQ_TEX_DEPTH_COMPARE_GREATER             = 0x00000004,\nSQ_TEX_DEPTH_COMPARE_NOTEQUAL            = 0x00000005,\nSQ_TEX_DEPTH_COMPARE_GREATEREQUAL        = 0x00000006,\nSQ_TEX_DEPTH_COMPARE_ALWAYS              = 0x00000007,\n} SQ_TEX_DEPTH_COMPARE;\n\n \n\ntypedef enum SQ_TEX_BORDER_COLOR {\nSQ_TEX_BORDER_COLOR_TRANS_BLACK          = 0x00000000,\nSQ_TEX_BORDER_COLOR_OPAQUE_BLACK         = 0x00000001,\nSQ_TEX_BORDER_COLOR_OPAQUE_WHITE         = 0x00000002,\nSQ_TEX_BORDER_COLOR_REGISTER             = 0x00000003,\n} SQ_TEX_BORDER_COLOR;\n\n \n\ntypedef enum SQ_RSRC_BUF_TYPE {\nSQ_RSRC_BUF                              = 0x00000000,\nSQ_RSRC_BUF_RSVD_1                       = 0x00000001,\nSQ_RSRC_BUF_RSVD_2                       = 0x00000002,\nSQ_RSRC_BUF_RSVD_3                       = 0x00000003,\n} SQ_RSRC_BUF_TYPE;\n\n \n\ntypedef enum SQ_RSRC_IMG_TYPE {\nSQ_RSRC_IMG_RSVD_0                       = 0x00000000,\nSQ_RSRC_IMG_RSVD_1                       = 0x00000001,\nSQ_RSRC_IMG_RSVD_2                       = 0x00000002,\nSQ_RSRC_IMG_RSVD_3                       = 0x00000003,\nSQ_RSRC_IMG_RSVD_4                       = 0x00000004,\nSQ_RSRC_IMG_RSVD_5                       = 0x00000005,\nSQ_RSRC_IMG_RSVD_6                       = 0x00000006,\nSQ_RSRC_IMG_RSVD_7                       = 0x00000007,\nSQ_RSRC_IMG_1D                           = 0x00000008,\nSQ_RSRC_IMG_2D                           = 0x00000009,\nSQ_RSRC_IMG_3D                           = 0x0000000a,\nSQ_RSRC_IMG_CUBE                         = 0x0000000b,\nSQ_RSRC_IMG_1D_ARRAY                     = 0x0000000c,\nSQ_RSRC_IMG_2D_ARRAY                     = 0x0000000d,\nSQ_RSRC_IMG_2D_MSAA                      = 0x0000000e,\nSQ_RSRC_IMG_2D_MSAA_ARRAY                = 0x0000000f,\n} SQ_RSRC_IMG_TYPE;\n\n \n\ntypedef enum SQ_RSRC_FLAT_TYPE {\nSQ_RSRC_FLAT_RSVD_0                      = 0x00000000,\nSQ_RSRC_FLAT                             = 0x00000001,\nSQ_RSRC_FLAT_RSVD_2                      = 0x00000002,\nSQ_RSRC_FLAT_RSVD_3                      = 0x00000003,\n} SQ_RSRC_FLAT_TYPE;\n\n \n\ntypedef enum SQ_IMG_FILTER_TYPE {\nSQ_IMG_FILTER_MODE_BLEND                 = 0x00000000,\nSQ_IMG_FILTER_MODE_MIN                   = 0x00000001,\nSQ_IMG_FILTER_MODE_MAX                   = 0x00000002,\n} SQ_IMG_FILTER_TYPE;\n\n \n\ntypedef enum SQ_SEL_XYZW01 {\nSQ_SEL_0                                 = 0x00000000,\nSQ_SEL_1                                 = 0x00000001,\nSQ_SEL_RESERVED_0                        = 0x00000002,\nSQ_SEL_RESERVED_1                        = 0x00000003,\nSQ_SEL_X                                 = 0x00000004,\nSQ_SEL_Y                                 = 0x00000005,\nSQ_SEL_Z                                 = 0x00000006,\nSQ_SEL_W                                 = 0x00000007,\n} SQ_SEL_XYZW01;\n\n \n\ntypedef enum SQ_WAVE_TYPE {\nSQ_WAVE_TYPE_PS                          = 0x00000000,\nSQ_WAVE_TYPE_VS                          = 0x00000001,\nSQ_WAVE_TYPE_GS                          = 0x00000002,\nSQ_WAVE_TYPE_ES                          = 0x00000003,\nSQ_WAVE_TYPE_HS                          = 0x00000004,\nSQ_WAVE_TYPE_LS                          = 0x00000005,\nSQ_WAVE_TYPE_CS                          = 0x00000006,\nSQ_WAVE_TYPE_PS1                         = 0x00000007,\n} SQ_WAVE_TYPE;\n\n \n\ntypedef enum SQ_THREAD_TRACE_TOKEN_TYPE {\nSQ_THREAD_TRACE_TOKEN_MISC               = 0x00000000,\nSQ_THREAD_TRACE_TOKEN_TIMESTAMP          = 0x00000001,\nSQ_THREAD_TRACE_TOKEN_REG                = 0x00000002,\nSQ_THREAD_TRACE_TOKEN_WAVE_START         = 0x00000003,\nSQ_THREAD_TRACE_TOKEN_WAVE_ALLOC         = 0x00000004,\nSQ_THREAD_TRACE_TOKEN_REG_CSPRIV         = 0x00000005,\nSQ_THREAD_TRACE_TOKEN_WAVE_END           = 0x00000006,\nSQ_THREAD_TRACE_TOKEN_EVENT              = 0x00000007,\nSQ_THREAD_TRACE_TOKEN_EVENT_CS           = 0x00000008,\nSQ_THREAD_TRACE_TOKEN_EVENT_GFX1         = 0x00000009,\nSQ_THREAD_TRACE_TOKEN_INST               = 0x0000000a,\nSQ_THREAD_TRACE_TOKEN_INST_PC            = 0x0000000b,\nSQ_THREAD_TRACE_TOKEN_INST_USERDATA      = 0x0000000c,\nSQ_THREAD_TRACE_TOKEN_ISSUE              = 0x0000000d,\nSQ_THREAD_TRACE_TOKEN_PERF               = 0x0000000e,\nSQ_THREAD_TRACE_TOKEN_REG_CS             = 0x0000000f,\n} SQ_THREAD_TRACE_TOKEN_TYPE;\n\n \n\ntypedef enum SQ_THREAD_TRACE_MISC_TOKEN_TYPE {\nSQ_THREAD_TRACE_MISC_TOKEN_TIME          = 0x00000000,\nSQ_THREAD_TRACE_MISC_TOKEN_TIME_RESET    = 0x00000001,\nSQ_THREAD_TRACE_MISC_TOKEN_PACKET_LOST   = 0x00000002,\nSQ_THREAD_TRACE_MISC_TOKEN_SURF_SYNC     = 0x00000003,\nSQ_THREAD_TRACE_MISC_TOKEN_TTRACE_STALL_BEGIN  = 0x00000004,\nSQ_THREAD_TRACE_MISC_TOKEN_TTRACE_STALL_END  = 0x00000005,\nSQ_THREAD_TRACE_MISC_TOKEN_SAVECTX       = 0x00000006,\nSQ_THREAD_TRACE_MISC_TOKEN_SHOOT_DOWN    = 0x00000007,\n} SQ_THREAD_TRACE_MISC_TOKEN_TYPE;\n\n \n\ntypedef enum SQ_THREAD_TRACE_INST_TYPE {\nSQ_THREAD_TRACE_INST_TYPE_SMEM_RD        = 0x00000000,\nSQ_THREAD_TRACE_INST_TYPE_SALU_32        = 0x00000001,\nSQ_THREAD_TRACE_INST_TYPE_VMEM_RD        = 0x00000002,\nSQ_THREAD_TRACE_INST_TYPE_VMEM_WR        = 0x00000003,\nSQ_THREAD_TRACE_INST_TYPE_FLAT_WR        = 0x00000004,\nSQ_THREAD_TRACE_INST_TYPE_VALU_32        = 0x00000005,\nSQ_THREAD_TRACE_INST_TYPE_LDS            = 0x00000006,\nSQ_THREAD_TRACE_INST_TYPE_PC             = 0x00000007,\nSQ_THREAD_TRACE_INST_TYPE_EXPREQ_GDS     = 0x00000008,\nSQ_THREAD_TRACE_INST_TYPE_EXPREQ_GFX     = 0x00000009,\nSQ_THREAD_TRACE_INST_TYPE_EXPGNT_PAR_COL  = 0x0000000a,\nSQ_THREAD_TRACE_INST_TYPE_EXPGNT_POS_GDS  = 0x0000000b,\nSQ_THREAD_TRACE_INST_TYPE_JUMP           = 0x0000000c,\nSQ_THREAD_TRACE_INST_TYPE_NEXT           = 0x0000000d,\nSQ_THREAD_TRACE_INST_TYPE_FLAT_RD        = 0x0000000e,\nSQ_THREAD_TRACE_INST_TYPE_OTHER_MSG      = 0x0000000f,\nSQ_THREAD_TRACE_INST_TYPE_SMEM_WR        = 0x00000010,\nSQ_THREAD_TRACE_INST_TYPE_SALU_64        = 0x00000011,\nSQ_THREAD_TRACE_INST_TYPE_VALU_64        = 0x00000012,\nSQ_THREAD_TRACE_INST_TYPE_SMEM_RD_REPLAY  = 0x00000013,\nSQ_THREAD_TRACE_INST_TYPE_SMEM_WR_REPLAY  = 0x00000014,\nSQ_THREAD_TRACE_INST_TYPE_VMEM_RD_REPLAY  = 0x00000015,\nSQ_THREAD_TRACE_INST_TYPE_VMEM_WR_REPLAY  = 0x00000016,\nSQ_THREAD_TRACE_INST_TYPE_FLAT_RD_REPLAY  = 0x00000017,\nSQ_THREAD_TRACE_INST_TYPE_FLAT_WR_REPLAY  = 0x00000018,\nSQ_THREAD_TRACE_INST_TYPE_FATAL_HALT     = 0x00000019,\n} SQ_THREAD_TRACE_INST_TYPE;\n\n \n\ntypedef enum SQ_THREAD_TRACE_REG_TYPE {\nSQ_THREAD_TRACE_REG_TYPE_EVENT           = 0x00000000,\nSQ_THREAD_TRACE_REG_TYPE_DRAW            = 0x00000001,\nSQ_THREAD_TRACE_REG_TYPE_DISPATCH        = 0x00000002,\nSQ_THREAD_TRACE_REG_TYPE_USERDATA        = 0x00000003,\nSQ_THREAD_TRACE_REG_TYPE_MARKER          = 0x00000004,\nSQ_THREAD_TRACE_REG_TYPE_GFXDEC          = 0x00000005,\nSQ_THREAD_TRACE_REG_TYPE_SHDEC           = 0x00000006,\nSQ_THREAD_TRACE_REG_TYPE_OTHER           = 0x00000007,\n} SQ_THREAD_TRACE_REG_TYPE;\n\n \n\ntypedef enum SQ_THREAD_TRACE_REG_OP {\nSQ_THREAD_TRACE_REG_OP_READ              = 0x00000000,\nSQ_THREAD_TRACE_REG_OP_WRITE             = 0x00000001,\n} SQ_THREAD_TRACE_REG_OP;\n\n \n\ntypedef enum SQ_THREAD_TRACE_MODE_SEL {\nSQ_THREAD_TRACE_MODE_OFF                 = 0x00000000,\nSQ_THREAD_TRACE_MODE_ON                  = 0x00000001,\n} SQ_THREAD_TRACE_MODE_SEL;\n\n \n\ntypedef enum SQ_THREAD_TRACE_CAPTURE_MODE {\nSQ_THREAD_TRACE_CAPTURE_MODE_ALL         = 0x00000000,\nSQ_THREAD_TRACE_CAPTURE_MODE_SELECT      = 0x00000001,\nSQ_THREAD_TRACE_CAPTURE_MODE_SELECT_DETAIL  = 0x00000002,\n} SQ_THREAD_TRACE_CAPTURE_MODE;\n\n \n\ntypedef enum SQ_THREAD_TRACE_VM_ID_MASK {\nSQ_THREAD_TRACE_VM_ID_MASK_SINGLE        = 0x00000000,\nSQ_THREAD_TRACE_VM_ID_MASK_ALL           = 0x00000001,\nSQ_THREAD_TRACE_VM_ID_MASK_SINGLE_DETAIL  = 0x00000002,\n} SQ_THREAD_TRACE_VM_ID_MASK;\n\n \n\ntypedef enum SQ_THREAD_TRACE_WAVE_MASK {\nSQ_THREAD_TRACE_WAVE_MASK_NONE           = 0x00000000,\nSQ_THREAD_TRACE_WAVE_MASK_ALL            = 0x00000001,\n} SQ_THREAD_TRACE_WAVE_MASK;\n\n \n\ntypedef enum SQ_THREAD_TRACE_ISSUE {\nSQ_THREAD_TRACE_ISSUE_NULL               = 0x00000000,\nSQ_THREAD_TRACE_ISSUE_STALL              = 0x00000001,\nSQ_THREAD_TRACE_ISSUE_INST               = 0x00000002,\nSQ_THREAD_TRACE_ISSUE_IMMED              = 0x00000003,\n} SQ_THREAD_TRACE_ISSUE;\n\n \n\ntypedef enum SQ_THREAD_TRACE_ISSUE_MASK {\nSQ_THREAD_TRACE_ISSUE_MASK_ALL           = 0x00000000,\nSQ_THREAD_TRACE_ISSUE_MASK_STALLED       = 0x00000001,\nSQ_THREAD_TRACE_ISSUE_MASK_STALLED_AND_IMMED  = 0x00000002,\nSQ_THREAD_TRACE_ISSUE_MASK_IMMED         = 0x00000003,\n} SQ_THREAD_TRACE_ISSUE_MASK;\n\n \n\ntypedef enum SQ_PERF_SEL {\nSQ_PERF_SEL_NONE                         = 0x00000000,\nSQ_PERF_SEL_ACCUM_PREV                   = 0x00000001,\nSQ_PERF_SEL_CYCLES                       = 0x00000002,\nSQ_PERF_SEL_BUSY_CYCLES                  = 0x00000003,\nSQ_PERF_SEL_WAVES                        = 0x00000004,\nSQ_PERF_SEL_LEVEL_WAVES                  = 0x00000005,\nSQ_PERF_SEL_WAVES_EQ_64                  = 0x00000006,\nSQ_PERF_SEL_WAVES_LT_64                  = 0x00000007,\nSQ_PERF_SEL_WAVES_LT_48                  = 0x00000008,\nSQ_PERF_SEL_WAVES_LT_32                  = 0x00000009,\nSQ_PERF_SEL_WAVES_LT_16                  = 0x0000000a,\nSQ_PERF_SEL_WAVES_CU                     = 0x0000000b,\nSQ_PERF_SEL_LEVEL_WAVES_CU               = 0x0000000c,\nSQ_PERF_SEL_BUSY_CU_CYCLES               = 0x0000000d,\nSQ_PERF_SEL_ITEMS                        = 0x0000000e,\nSQ_PERF_SEL_QUADS                        = 0x0000000f,\nSQ_PERF_SEL_EVENTS                       = 0x00000010,\nSQ_PERF_SEL_SURF_SYNCS                   = 0x00000011,\nSQ_PERF_SEL_TTRACE_REQS                  = 0x00000012,\nSQ_PERF_SEL_TTRACE_INFLIGHT_REQS         = 0x00000013,\nSQ_PERF_SEL_TTRACE_STALL                 = 0x00000014,\nSQ_PERF_SEL_MSG_CNTR                     = 0x00000015,\nSQ_PERF_SEL_MSG_PERF                     = 0x00000016,\nSQ_PERF_SEL_MSG_GSCNT                    = 0x00000017,\nSQ_PERF_SEL_MSG_INTERRUPT                = 0x00000018,\nSQ_PERF_SEL_INSTS                        = 0x00000019,\nSQ_PERF_SEL_INSTS_VALU                   = 0x0000001a,\nSQ_PERF_SEL_INSTS_VMEM_WR                = 0x0000001b,\nSQ_PERF_SEL_INSTS_VMEM_RD                = 0x0000001c,\nSQ_PERF_SEL_INSTS_VMEM                   = 0x0000001d,\nSQ_PERF_SEL_INSTS_SALU                   = 0x0000001e,\nSQ_PERF_SEL_INSTS_SMEM                   = 0x0000001f,\nSQ_PERF_SEL_INSTS_FLAT                   = 0x00000020,\nSQ_PERF_SEL_INSTS_FLAT_LDS_ONLY          = 0x00000021,\nSQ_PERF_SEL_INSTS_LDS                    = 0x00000022,\nSQ_PERF_SEL_INSTS_GDS                    = 0x00000023,\nSQ_PERF_SEL_INSTS_EXP                    = 0x00000024,\nSQ_PERF_SEL_INSTS_EXP_GDS                = 0x00000025,\nSQ_PERF_SEL_INSTS_BRANCH                 = 0x00000026,\nSQ_PERF_SEL_INSTS_SENDMSG                = 0x00000027,\nSQ_PERF_SEL_INSTS_VSKIPPED               = 0x00000028,\nSQ_PERF_SEL_INST_LEVEL_VMEM              = 0x00000029,\nSQ_PERF_SEL_INST_LEVEL_SMEM              = 0x0000002a,\nSQ_PERF_SEL_INST_LEVEL_LDS               = 0x0000002b,\nSQ_PERF_SEL_INST_LEVEL_GDS               = 0x0000002c,\nSQ_PERF_SEL_INST_LEVEL_EXP               = 0x0000002d,\nSQ_PERF_SEL_WAVE_CYCLES                  = 0x0000002e,\nSQ_PERF_SEL_WAVE_READY                   = 0x0000002f,\nSQ_PERF_SEL_WAIT_CNT_VM                  = 0x00000030,\nSQ_PERF_SEL_WAIT_CNT_LGKM                = 0x00000031,\nSQ_PERF_SEL_WAIT_CNT_EXP                 = 0x00000032,\nSQ_PERF_SEL_WAIT_CNT_ANY                 = 0x00000033,\nSQ_PERF_SEL_WAIT_BARRIER                 = 0x00000034,\nSQ_PERF_SEL_WAIT_EXP_ALLOC               = 0x00000035,\nSQ_PERF_SEL_WAIT_SLEEP                   = 0x00000036,\nSQ_PERF_SEL_WAIT_SLEEP_XNACK             = 0x00000037,\nSQ_PERF_SEL_WAIT_OTHER                   = 0x00000038,\nSQ_PERF_SEL_WAIT_ANY                     = 0x00000039,\nSQ_PERF_SEL_WAIT_TTRACE                  = 0x0000003a,\nSQ_PERF_SEL_WAIT_IFETCH                  = 0x0000003b,\nSQ_PERF_SEL_WAIT_INST_ANY                = 0x0000003c,\nSQ_PERF_SEL_WAIT_INST_VMEM               = 0x0000003d,\nSQ_PERF_SEL_WAIT_INST_SCA                = 0x0000003e,\nSQ_PERF_SEL_WAIT_INST_LDS                = 0x0000003f,\nSQ_PERF_SEL_WAIT_INST_VALU               = 0x00000040,\nSQ_PERF_SEL_WAIT_INST_EXP_GDS            = 0x00000041,\nSQ_PERF_SEL_WAIT_INST_MISC               = 0x00000042,\nSQ_PERF_SEL_WAIT_INST_FLAT               = 0x00000043,\nSQ_PERF_SEL_ACTIVE_INST_ANY              = 0x00000044,\nSQ_PERF_SEL_ACTIVE_INST_VMEM             = 0x00000045,\nSQ_PERF_SEL_ACTIVE_INST_LDS              = 0x00000046,\nSQ_PERF_SEL_ACTIVE_INST_VALU             = 0x00000047,\nSQ_PERF_SEL_ACTIVE_INST_SCA              = 0x00000048,\nSQ_PERF_SEL_ACTIVE_INST_EXP_GDS          = 0x00000049,\nSQ_PERF_SEL_ACTIVE_INST_MISC             = 0x0000004a,\nSQ_PERF_SEL_ACTIVE_INST_FLAT             = 0x0000004b,\nSQ_PERF_SEL_INST_CYCLES_VMEM_WR          = 0x0000004c,\nSQ_PERF_SEL_INST_CYCLES_VMEM_RD          = 0x0000004d,\nSQ_PERF_SEL_INST_CYCLES_VMEM_ADDR        = 0x0000004e,\nSQ_PERF_SEL_INST_CYCLES_VMEM_DATA        = 0x0000004f,\nSQ_PERF_SEL_INST_CYCLES_VMEM_CMD         = 0x00000050,\nSQ_PERF_SEL_INST_CYCLES_EXP              = 0x00000051,\nSQ_PERF_SEL_INST_CYCLES_GDS              = 0x00000052,\nSQ_PERF_SEL_INST_CYCLES_SMEM             = 0x00000053,\nSQ_PERF_SEL_INST_CYCLES_SALU             = 0x00000054,\nSQ_PERF_SEL_THREAD_CYCLES_VALU           = 0x00000055,\nSQ_PERF_SEL_THREAD_CYCLES_VALU_MAX       = 0x00000056,\nSQ_PERF_SEL_IFETCH                       = 0x00000057,\nSQ_PERF_SEL_IFETCH_LEVEL                 = 0x00000058,\nSQ_PERF_SEL_CBRANCH_FORK                 = 0x00000059,\nSQ_PERF_SEL_CBRANCH_FORK_SPLIT           = 0x0000005a,\nSQ_PERF_SEL_VALU_LDS_DIRECT_RD           = 0x0000005b,\nSQ_PERF_SEL_VALU_LDS_INTERP_OP           = 0x0000005c,\nSQ_PERF_SEL_LDS_BANK_CONFLICT            = 0x0000005d,\nSQ_PERF_SEL_LDS_ADDR_CONFLICT            = 0x0000005e,\nSQ_PERF_SEL_LDS_UNALIGNED_STALL          = 0x0000005f,\nSQ_PERF_SEL_LDS_MEM_VIOLATIONS           = 0x00000060,\nSQ_PERF_SEL_LDS_ATOMIC_RETURN            = 0x00000061,\nSQ_PERF_SEL_LDS_IDX_ACTIVE               = 0x00000062,\nSQ_PERF_SEL_VALU_DEP_STALL               = 0x00000063,\nSQ_PERF_SEL_VALU_STARVE                  = 0x00000064,\nSQ_PERF_SEL_EXP_REQ_FIFO_FULL            = 0x00000065,\nSQ_PERF_SEL_LDS_DATA_FIFO_FULL           = 0x00000066,\nSQ_PERF_SEL_LDS_CMD_FIFO_FULL            = 0x00000067,\nSQ_PERF_SEL_VMEM_TA_ADDR_FIFO_FULL       = 0x00000068,\nSQ_PERF_SEL_VMEM_TA_CMD_FIFO_FULL        = 0x00000069,\nSQ_PERF_SEL_VMEM_EX_DATA_REG_BUSY        = 0x0000006a,\nSQ_PERF_SEL_VMEM_WR_TA_DATA_FIFO_FULL    = 0x0000006b,\nSQ_PERF_SEL_VALU_SRC_C_CONFLICT          = 0x0000006c,\nSQ_PERF_SEL_VMEM_RD_SRC_CD_CONFLICT      = 0x0000006d,\nSQ_PERF_SEL_VMEM_WR_SRC_CD_CONFLICT      = 0x0000006e,\nSQ_PERF_SEL_FLAT_SRC_CD_CONFLICT         = 0x0000006f,\nSQ_PERF_SEL_LDS_SRC_CD_CONFLICT          = 0x00000070,\nSQ_PERF_SEL_SRC_CD_BUSY                  = 0x00000071,\nSQ_PERF_SEL_PT_POWER_STALL               = 0x00000072,\nSQ_PERF_SEL_USER0                        = 0x00000073,\nSQ_PERF_SEL_USER1                        = 0x00000074,\nSQ_PERF_SEL_USER2                        = 0x00000075,\nSQ_PERF_SEL_USER3                        = 0x00000076,\nSQ_PERF_SEL_USER4                        = 0x00000077,\nSQ_PERF_SEL_USER5                        = 0x00000078,\nSQ_PERF_SEL_USER6                        = 0x00000079,\nSQ_PERF_SEL_USER7                        = 0x0000007a,\nSQ_PERF_SEL_USER8                        = 0x0000007b,\nSQ_PERF_SEL_USER9                        = 0x0000007c,\nSQ_PERF_SEL_USER10                       = 0x0000007d,\nSQ_PERF_SEL_USER11                       = 0x0000007e,\nSQ_PERF_SEL_USER12                       = 0x0000007f,\nSQ_PERF_SEL_USER13                       = 0x00000080,\nSQ_PERF_SEL_USER14                       = 0x00000081,\nSQ_PERF_SEL_USER15                       = 0x00000082,\nSQ_PERF_SEL_USER_LEVEL0                  = 0x00000083,\nSQ_PERF_SEL_USER_LEVEL1                  = 0x00000084,\nSQ_PERF_SEL_USER_LEVEL2                  = 0x00000085,\nSQ_PERF_SEL_USER_LEVEL3                  = 0x00000086,\nSQ_PERF_SEL_USER_LEVEL4                  = 0x00000087,\nSQ_PERF_SEL_USER_LEVEL5                  = 0x00000088,\nSQ_PERF_SEL_USER_LEVEL6                  = 0x00000089,\nSQ_PERF_SEL_USER_LEVEL7                  = 0x0000008a,\nSQ_PERF_SEL_USER_LEVEL8                  = 0x0000008b,\nSQ_PERF_SEL_USER_LEVEL9                  = 0x0000008c,\nSQ_PERF_SEL_USER_LEVEL10                 = 0x0000008d,\nSQ_PERF_SEL_USER_LEVEL11                 = 0x0000008e,\nSQ_PERF_SEL_USER_LEVEL12                 = 0x0000008f,\nSQ_PERF_SEL_USER_LEVEL13                 = 0x00000090,\nSQ_PERF_SEL_USER_LEVEL14                 = 0x00000091,\nSQ_PERF_SEL_USER_LEVEL15                 = 0x00000092,\nSQ_PERF_SEL_POWER_VALU                   = 0x00000093,\nSQ_PERF_SEL_POWER_VALU0                  = 0x00000094,\nSQ_PERF_SEL_POWER_VALU1                  = 0x00000095,\nSQ_PERF_SEL_POWER_VALU2                  = 0x00000096,\nSQ_PERF_SEL_POWER_GPR_RD                 = 0x00000097,\nSQ_PERF_SEL_POWER_GPR_WR                 = 0x00000098,\nSQ_PERF_SEL_POWER_LDS_BUSY               = 0x00000099,\nSQ_PERF_SEL_POWER_ALU_BUSY               = 0x0000009a,\nSQ_PERF_SEL_POWER_TEX_BUSY               = 0x0000009b,\nSQ_PERF_SEL_ACCUM_PREV_HIRES             = 0x0000009c,\nSQ_PERF_SEL_WAVES_RESTORED               = 0x0000009d,\nSQ_PERF_SEL_WAVES_SAVED                  = 0x0000009e,\nSQ_PERF_SEL_INSTS_SMEM_NORM              = 0x0000009f,\nSQ_PERF_SEL_ATC_INSTS_VMEM               = 0x000000a0,\nSQ_PERF_SEL_ATC_INST_LEVEL_VMEM          = 0x000000a1,\nSQ_PERF_SEL_ATC_XNACK_FIRST              = 0x000000a2,\nSQ_PERF_SEL_ATC_XNACK_ALL                = 0x000000a3,\nSQ_PERF_SEL_ATC_XNACK_FIFO_FULL          = 0x000000a4,\nSQ_PERF_SEL_ATC_INSTS_SMEM               = 0x000000a5,\nSQ_PERF_SEL_ATC_INST_LEVEL_SMEM          = 0x000000a6,\nSQ_PERF_SEL_IFETCH_XNACK                 = 0x000000a7,\nSQ_PERF_SEL_TLB_SHOOTDOWN                = 0x000000a8,\nSQ_PERF_SEL_TLB_SHOOTDOWN_CYCLES         = 0x000000a9,\nSQ_PERF_SEL_INSTS_VMEM_WR_REPLAY         = 0x000000aa,\nSQ_PERF_SEL_INSTS_VMEM_RD_REPLAY         = 0x000000ab,\nSQ_PERF_SEL_INSTS_VMEM_REPLAY            = 0x000000ac,\nSQ_PERF_SEL_INSTS_SMEM_REPLAY            = 0x000000ad,\nSQ_PERF_SEL_INSTS_SMEM_NORM_REPLAY       = 0x000000ae,\nSQ_PERF_SEL_INSTS_FLAT_REPLAY            = 0x000000af,\nSQ_PERF_SEL_ATC_INSTS_VMEM_REPLAY        = 0x000000b0,\nSQ_PERF_SEL_ATC_INSTS_SMEM_REPLAY        = 0x000000b1,\nSQ_PERF_SEL_UTCL1_TRANSLATION_MISS       = 0x000000b2,\nSQ_PERF_SEL_UTCL1_PERMISSION_MISS        = 0x000000b3,\nSQ_PERF_SEL_UTCL1_REQUEST                = 0x000000b4,\nSQ_PERF_SEL_UTCL1_STALL_MISSFIFO_FULL    = 0x000000b5,\nSQ_PERF_SEL_UTCL1_STALL_INFLIGHT_MAX     = 0x000000b6,\nSQ_PERF_SEL_UTCL1_STALL_LRU_INFLIGHT     = 0x000000b7,\nSQ_PERF_SEL_UTCL1_LFIFO_FULL             = 0x000000b8,\nSQ_PERF_SEL_UTCL1_STALL_LFIFO_NOT_RES    = 0x000000b9,\nSQ_PERF_SEL_UTCL1_STALL_UTCL2_REQ_OUT_OF_CREDITS  = 0x000000ba,\nSQ_PERF_SEL_DUMMY_END                    = 0x000000bb,\nSQ_PERF_SEL_DUMMY_LAST                   = 0x000000ff,\nSQC_PERF_SEL_ICACHE_INPUT_VALID_READY    = 0x00000100,\nSQC_PERF_SEL_ICACHE_INPUT_VALID_READYB   = 0x00000101,\nSQC_PERF_SEL_ICACHE_INPUT_VALIDB         = 0x00000102,\nSQC_PERF_SEL_DCACHE_INPUT_VALID_READY    = 0x00000103,\nSQC_PERF_SEL_DCACHE_INPUT_VALID_READYB   = 0x00000104,\nSQC_PERF_SEL_DCACHE_INPUT_VALIDB         = 0x00000105,\nSQC_PERF_SEL_TC_REQ                      = 0x00000106,\nSQC_PERF_SEL_TC_INST_REQ                 = 0x00000107,\nSQC_PERF_SEL_TC_DATA_READ_REQ            = 0x00000108,\nSQC_PERF_SEL_TC_DATA_WRITE_REQ           = 0x00000109,\nSQC_PERF_SEL_TC_DATA_ATOMIC_REQ          = 0x0000010a,\nSQC_PERF_SEL_TC_STALL                    = 0x0000010b,\nSQC_PERF_SEL_TC_STARVE                   = 0x0000010c,\nSQC_PERF_SEL_ICACHE_BUSY_CYCLES          = 0x0000010d,\nSQC_PERF_SEL_ICACHE_REQ                  = 0x0000010e,\nSQC_PERF_SEL_ICACHE_HITS                 = 0x0000010f,\nSQC_PERF_SEL_ICACHE_MISSES               = 0x00000110,\nSQC_PERF_SEL_ICACHE_MISSES_DUPLICATE     = 0x00000111,\nSQC_PERF_SEL_ICACHE_INVAL_INST           = 0x00000112,\nSQC_PERF_SEL_ICACHE_INVAL_ASYNC          = 0x00000113,\nSQC_PERF_SEL_ICACHE_INPUT_STALL_ARB_NO_GRANT  = 0x00000114,\nSQC_PERF_SEL_ICACHE_INPUT_STALL_BANK_READYB  = 0x00000115,\nSQC_PERF_SEL_ICACHE_CACHE_STALLED        = 0x00000116,\nSQC_PERF_SEL_ICACHE_CACHE_STALL_INFLIGHT_NONZERO  = 0x00000117,\nSQC_PERF_SEL_ICACHE_CACHE_STALL_INFLIGHT_MAX  = 0x00000118,\nSQC_PERF_SEL_ICACHE_CACHE_STALL_OUTPUT   = 0x00000119,\nSQC_PERF_SEL_ICACHE_CACHE_STALL_OUTPUT_MISS_FIFO  = 0x0000011a,\nSQC_PERF_SEL_ICACHE_CACHE_STALL_OUTPUT_HIT_FIFO  = 0x0000011b,\nSQC_PERF_SEL_ICACHE_CACHE_STALL_OUTPUT_TC_IF  = 0x0000011c,\nSQC_PERF_SEL_ICACHE_STALL_OUTXBAR_ARB_NO_GRANT  = 0x0000011d,\nSQC_PERF_SEL_ICACHE_PREFETCH_1           = 0x0000011e,\nSQC_PERF_SEL_ICACHE_PREFETCH_2           = 0x0000011f,\nSQC_PERF_SEL_ICACHE_PREFETCH_FILTERED    = 0x00000120,\nSQC_PERF_SEL_DCACHE_BUSY_CYCLES          = 0x00000121,\nSQC_PERF_SEL_DCACHE_REQ                  = 0x00000122,\nSQC_PERF_SEL_DCACHE_HITS                 = 0x00000123,\nSQC_PERF_SEL_DCACHE_MISSES               = 0x00000124,\nSQC_PERF_SEL_DCACHE_MISSES_DUPLICATE     = 0x00000125,\nSQC_PERF_SEL_DCACHE_HIT_LRU_READ         = 0x00000126,\nSQC_PERF_SEL_DCACHE_MISS_EVICT_READ      = 0x00000127,\nSQC_PERF_SEL_DCACHE_WC_LRU_WRITE         = 0x00000128,\nSQC_PERF_SEL_DCACHE_WT_EVICT_WRITE       = 0x00000129,\nSQC_PERF_SEL_DCACHE_ATOMIC               = 0x0000012a,\nSQC_PERF_SEL_DCACHE_VOLATILE             = 0x0000012b,\nSQC_PERF_SEL_DCACHE_INVAL_INST           = 0x0000012c,\nSQC_PERF_SEL_DCACHE_INVAL_ASYNC          = 0x0000012d,\nSQC_PERF_SEL_DCACHE_INVAL_VOLATILE_INST  = 0x0000012e,\nSQC_PERF_SEL_DCACHE_INVAL_VOLATILE_ASYNC  = 0x0000012f,\nSQC_PERF_SEL_DCACHE_WB_INST              = 0x00000130,\nSQC_PERF_SEL_DCACHE_WB_ASYNC             = 0x00000131,\nSQC_PERF_SEL_DCACHE_WB_VOLATILE_INST     = 0x00000132,\nSQC_PERF_SEL_DCACHE_WB_VOLATILE_ASYNC    = 0x00000133,\nSQC_PERF_SEL_DCACHE_INPUT_STALL_ARB_NO_GRANT  = 0x00000134,\nSQC_PERF_SEL_DCACHE_INPUT_STALL_BANK_READYB  = 0x00000135,\nSQC_PERF_SEL_DCACHE_CACHE_STALLED        = 0x00000136,\nSQC_PERF_SEL_DCACHE_CACHE_STALL_INFLIGHT_MAX  = 0x00000137,\nSQC_PERF_SEL_DCACHE_CACHE_STALL_OUTPUT   = 0x00000138,\nSQC_PERF_SEL_DCACHE_CACHE_STALL_EVICT    = 0x00000139,\nSQC_PERF_SEL_DCACHE_CACHE_STALL_UNORDERED  = 0x0000013a,\nSQC_PERF_SEL_DCACHE_CACHE_STALL_ALLOC_UNAVAILABLE  = 0x0000013b,\nSQC_PERF_SEL_DCACHE_CACHE_STALL_FORCE_EVICT  = 0x0000013c,\nSQC_PERF_SEL_DCACHE_CACHE_STALL_MULTI_FLUSH  = 0x0000013d,\nSQC_PERF_SEL_DCACHE_CACHE_STALL_FLUSH_DONE  = 0x0000013e,\nSQC_PERF_SEL_DCACHE_CACHE_STALL_OUTPUT_MISS_FIFO  = 0x0000013f,\nSQC_PERF_SEL_DCACHE_CACHE_STALL_OUTPUT_HIT_FIFO  = 0x00000140,\nSQC_PERF_SEL_DCACHE_CACHE_STALL_OUTPUT_TC_IF  = 0x00000141,\nSQC_PERF_SEL_DCACHE_STALL_OUTXBAR_ARB_NO_GRANT  = 0x00000142,\nSQC_PERF_SEL_DCACHE_REQ_READ_1           = 0x00000143,\nSQC_PERF_SEL_DCACHE_REQ_READ_2           = 0x00000144,\nSQC_PERF_SEL_DCACHE_REQ_READ_4           = 0x00000145,\nSQC_PERF_SEL_DCACHE_REQ_READ_8           = 0x00000146,\nSQC_PERF_SEL_DCACHE_REQ_READ_16          = 0x00000147,\nSQC_PERF_SEL_DCACHE_REQ_TIME             = 0x00000148,\nSQC_PERF_SEL_DCACHE_REQ_WRITE_1          = 0x00000149,\nSQC_PERF_SEL_DCACHE_REQ_WRITE_2          = 0x0000014a,\nSQC_PERF_SEL_DCACHE_REQ_WRITE_4          = 0x0000014b,\nSQC_PERF_SEL_DCACHE_REQ_ATC_PROBE        = 0x0000014c,\nSQC_PERF_SEL_SQ_DCACHE_REQS              = 0x0000014d,\nSQC_PERF_SEL_DCACHE_FLAT_REQ             = 0x0000014e,\nSQC_PERF_SEL_DCACHE_NONFLAT_REQ          = 0x0000014f,\nSQC_PERF_SEL_ICACHE_INFLIGHT_LEVEL       = 0x00000150,\nSQC_PERF_SEL_DCACHE_INFLIGHT_LEVEL       = 0x00000151,\nSQC_PERF_SEL_TC_INFLIGHT_LEVEL           = 0x00000152,\nSQC_PERF_SEL_ICACHE_TC_INFLIGHT_LEVEL    = 0x00000153,\nSQC_PERF_SEL_DCACHE_TC_INFLIGHT_LEVEL    = 0x00000154,\nSQC_PERF_SEL_ICACHE_GATCL1_TRANSLATION_MISS  = 0x00000155,\nSQC_PERF_SEL_ICACHE_GATCL1_PERMISSION_MISS  = 0x00000156,\nSQC_PERF_SEL_ICACHE_GATCL1_REQUEST       = 0x00000157,\nSQC_PERF_SEL_ICACHE_GATCL1_STALL_INFLIGHT_MAX  = 0x00000158,\nSQC_PERF_SEL_ICACHE_GATCL1_STALL_LRU_INFLIGHT  = 0x00000159,\nSQC_PERF_SEL_ICACHE_GATCL1_LFIFO_FULL    = 0x0000015a,\nSQC_PERF_SEL_ICACHE_GATCL1_STALL_LFIFO_NOT_RES  = 0x0000015b,\nSQC_PERF_SEL_ICACHE_GATCL1_STALL_ATCL2_REQ_OUT_OF_CREDITS  = 0x0000015c,\nSQC_PERF_SEL_ICACHE_GATCL1_ATCL2_INFLIGHT  = 0x0000015d,\nSQC_PERF_SEL_ICACHE_GATCL1_STALL_MISSFIFO_FULL  = 0x0000015e,\nSQC_PERF_SEL_DCACHE_GATCL1_TRANSLATION_MISS  = 0x0000015f,\nSQC_PERF_SEL_DCACHE_GATCL1_PERMISSION_MISS  = 0x00000160,\nSQC_PERF_SEL_DCACHE_GATCL1_REQUEST       = 0x00000161,\nSQC_PERF_SEL_DCACHE_GATCL1_STALL_INFLIGHT_MAX  = 0x00000162,\nSQC_PERF_SEL_DCACHE_GATCL1_STALL_LRU_INFLIGHT  = 0x00000163,\nSQC_PERF_SEL_DCACHE_GATCL1_LFIFO_FULL    = 0x00000164,\nSQC_PERF_SEL_DCACHE_GATCL1_STALL_LFIFO_NOT_RES  = 0x00000165,\nSQC_PERF_SEL_DCACHE_GATCL1_STALL_ATCL2_REQ_OUT_OF_CREDITS  = 0x00000166,\nSQC_PERF_SEL_DCACHE_GATCL1_ATCL2_INFLIGHT  = 0x00000167,\nSQC_PERF_SEL_DCACHE_GATCL1_STALL_MISSFIFO_FULL  = 0x00000168,\nSQC_PERF_SEL_DCACHE_GATCL1_STALL_MULTI_MISS  = 0x00000169,\nSQC_PERF_SEL_DCACHE_GATCL1_HIT_FIFO_FULL  = 0x0000016a,\nSQC_PERF_SEL_DUMMY_LAST                  = 0x0000016b,\n} SQ_PERF_SEL;\n\n \n\ntypedef enum SQ_CAC_POWER_SEL {\nSQ_CAC_POWER_VALU                        = 0x00000000,\nSQ_CAC_POWER_VALU0                       = 0x00000001,\nSQ_CAC_POWER_VALU1                       = 0x00000002,\nSQ_CAC_POWER_VALU2                       = 0x00000003,\nSQ_CAC_POWER_GPR_RD                      = 0x00000004,\nSQ_CAC_POWER_GPR_WR                      = 0x00000005,\nSQ_CAC_POWER_LDS_BUSY                    = 0x00000006,\nSQ_CAC_POWER_ALU_BUSY                    = 0x00000007,\nSQ_CAC_POWER_TEX_BUSY                    = 0x00000008,\n} SQ_CAC_POWER_SEL;\n\n \n\ntypedef enum SQ_IND_CMD_CMD {\nSQ_IND_CMD_CMD_NULL                      = 0x00000000,\nSQ_IND_CMD_CMD_SETHALT                   = 0x00000001,\nSQ_IND_CMD_CMD_SAVECTX                   = 0x00000002,\nSQ_IND_CMD_CMD_KILL                      = 0x00000003,\nSQ_IND_CMD_CMD_DEBUG                     = 0x00000004,\nSQ_IND_CMD_CMD_TRAP                      = 0x00000005,\nSQ_IND_CMD_CMD_SET_SPI_PRIO              = 0x00000006,\nSQ_IND_CMD_CMD_SETFATALHALT              = 0x00000007,\n} SQ_IND_CMD_CMD;\n\n \n\ntypedef enum SQ_IND_CMD_MODE {\nSQ_IND_CMD_MODE_SINGLE                   = 0x00000000,\nSQ_IND_CMD_MODE_BROADCAST                = 0x00000001,\nSQ_IND_CMD_MODE_BROADCAST_QUEUE          = 0x00000002,\nSQ_IND_CMD_MODE_BROADCAST_PIPE           = 0x00000003,\nSQ_IND_CMD_MODE_BROADCAST_ME             = 0x00000004,\n} SQ_IND_CMD_MODE;\n\n \n\ntypedef enum SQ_EDC_INFO_SOURCE {\nSQ_EDC_INFO_SOURCE_INVALID               = 0x00000000,\nSQ_EDC_INFO_SOURCE_INST                  = 0x00000001,\nSQ_EDC_INFO_SOURCE_SGPR                  = 0x00000002,\nSQ_EDC_INFO_SOURCE_VGPR                  = 0x00000003,\nSQ_EDC_INFO_SOURCE_LDS                   = 0x00000004,\nSQ_EDC_INFO_SOURCE_GDS                   = 0x00000005,\nSQ_EDC_INFO_SOURCE_TA                    = 0x00000006,\n} SQ_EDC_INFO_SOURCE;\n\n \n\ntypedef enum SQ_ROUND_MODE {\nSQ_ROUND_NEAREST_EVEN                    = 0x00000000,\nSQ_ROUND_PLUS_INFINITY                   = 0x00000001,\nSQ_ROUND_MINUS_INFINITY                  = 0x00000002,\nSQ_ROUND_TO_ZERO                         = 0x00000003,\n} SQ_ROUND_MODE;\n\n \n\ntypedef enum SQ_INTERRUPT_WORD_ENCODING {\nSQ_INTERRUPT_WORD_ENCODING_AUTO          = 0x00000000,\nSQ_INTERRUPT_WORD_ENCODING_INST          = 0x00000001,\nSQ_INTERRUPT_WORD_ENCODING_ERROR         = 0x00000002,\n} SQ_INTERRUPT_WORD_ENCODING;\n\n \n\ntypedef enum ENUM_SQ_EXPORT_RAT_INST {\nSQ_EXPORT_RAT_INST_NOP                   = 0x00000000,\nSQ_EXPORT_RAT_INST_STORE_TYPED           = 0x00000001,\nSQ_EXPORT_RAT_INST_STORE_RAW             = 0x00000002,\nSQ_EXPORT_RAT_INST_STORE_RAW_FDENORM     = 0x00000003,\nSQ_EXPORT_RAT_INST_CMPXCHG_INT           = 0x00000004,\nSQ_EXPORT_RAT_INST_CMPXCHG_FLT           = 0x00000005,\nSQ_EXPORT_RAT_INST_CMPXCHG_FDENORM       = 0x00000006,\nSQ_EXPORT_RAT_INST_ADD                   = 0x00000007,\nSQ_EXPORT_RAT_INST_SUB                   = 0x00000008,\nSQ_EXPORT_RAT_INST_RSUB                  = 0x00000009,\nSQ_EXPORT_RAT_INST_MIN_INT               = 0x0000000a,\nSQ_EXPORT_RAT_INST_MIN_UINT              = 0x0000000b,\nSQ_EXPORT_RAT_INST_MAX_INT               = 0x0000000c,\nSQ_EXPORT_RAT_INST_MAX_UINT              = 0x0000000d,\nSQ_EXPORT_RAT_INST_AND                   = 0x0000000e,\nSQ_EXPORT_RAT_INST_OR                    = 0x0000000f,\nSQ_EXPORT_RAT_INST_XOR                   = 0x00000010,\nSQ_EXPORT_RAT_INST_MSKOR                 = 0x00000011,\nSQ_EXPORT_RAT_INST_INC_UINT              = 0x00000012,\nSQ_EXPORT_RAT_INST_DEC_UINT              = 0x00000013,\nSQ_EXPORT_RAT_INST_STORE_DWORD           = 0x00000014,\nSQ_EXPORT_RAT_INST_STORE_SHORT           = 0x00000015,\nSQ_EXPORT_RAT_INST_STORE_BYTE            = 0x00000016,\nSQ_EXPORT_RAT_INST_NOP_RTN               = 0x00000020,\nSQ_EXPORT_RAT_INST_XCHG_RTN              = 0x00000022,\nSQ_EXPORT_RAT_INST_XCHG_FDENORM_RTN      = 0x00000023,\nSQ_EXPORT_RAT_INST_CMPXCHG_INT_RTN       = 0x00000024,\nSQ_EXPORT_RAT_INST_CMPXCHG_FLT_RTN       = 0x00000025,\nSQ_EXPORT_RAT_INST_CMPXCHG_FDENORM_RTN   = 0x00000026,\nSQ_EXPORT_RAT_INST_ADD_RTN               = 0x00000027,\nSQ_EXPORT_RAT_INST_SUB_RTN               = 0x00000028,\nSQ_EXPORT_RAT_INST_RSUB_RTN              = 0x00000029,\nSQ_EXPORT_RAT_INST_MIN_INT_RTN           = 0x0000002a,\nSQ_EXPORT_RAT_INST_MIN_UINT_RTN          = 0x0000002b,\nSQ_EXPORT_RAT_INST_MAX_INT_RTN           = 0x0000002c,\nSQ_EXPORT_RAT_INST_MAX_UINT_RTN          = 0x0000002d,\nSQ_EXPORT_RAT_INST_AND_RTN               = 0x0000002e,\nSQ_EXPORT_RAT_INST_OR_RTN                = 0x0000002f,\nSQ_EXPORT_RAT_INST_XOR_RTN               = 0x00000030,\nSQ_EXPORT_RAT_INST_MSKOR_RTN             = 0x00000031,\nSQ_EXPORT_RAT_INST_INC_UINT_RTN          = 0x00000032,\nSQ_EXPORT_RAT_INST_DEC_UINT_RTN          = 0x00000033,\n} ENUM_SQ_EXPORT_RAT_INST;\n\n \n\ntypedef enum SQ_IBUF_ST {\nSQ_IBUF_IB_IDLE                          = 0x00000000,\nSQ_IBUF_IB_INI_WAIT_GNT                  = 0x00000001,\nSQ_IBUF_IB_INI_WAIT_DRET                 = 0x00000002,\nSQ_IBUF_IB_LE_4DW                        = 0x00000003,\nSQ_IBUF_IB_WAIT_DRET                     = 0x00000004,\nSQ_IBUF_IB_EMPTY_WAIT_DRET               = 0x00000005,\nSQ_IBUF_IB_DRET                          = 0x00000006,\nSQ_IBUF_IB_EMPTY_WAIT_GNT                = 0x00000007,\n} SQ_IBUF_ST;\n\n \n\ntypedef enum SQ_INST_STR_ST {\nSQ_INST_STR_IB_WAVE_NORML                = 0x00000000,\nSQ_INST_STR_IB_WAVE2ID_NORMAL_INST_AV    = 0x00000001,\nSQ_INST_STR_IB_WAVE_INTERNAL_INST_AV     = 0x00000002,\nSQ_INST_STR_IB_WAVE_INST_SKIP_AV         = 0x00000003,\nSQ_INST_STR_IB_WAVE_SETVSKIP_ST0         = 0x00000004,\nSQ_INST_STR_IB_WAVE_SETVSKIP_ST1         = 0x00000005,\nSQ_INST_STR_IB_WAVE_NOP_SLEEP_WAIT       = 0x00000006,\nSQ_INST_STR_IB_WAVE_PC_FROM_SGPR_MSG_WAIT  = 0x00000007,\n} SQ_INST_STR_ST;\n\n \n\ntypedef enum SQ_WAVE_IB_ECC_ST {\nSQ_WAVE_IB_ECC_CLEAN                     = 0x00000000,\nSQ_WAVE_IB_ECC_ERR_CONTINUE              = 0x00000001,\nSQ_WAVE_IB_ECC_ERR_HALT                  = 0x00000002,\nSQ_WAVE_IB_ECC_WITH_ERR_MSG              = 0x00000003,\n} SQ_WAVE_IB_ECC_ST;\n\n \n\ntypedef enum SH_MEM_ADDRESS_MODE {\nSH_MEM_ADDRESS_MODE_64                   = 0x00000000,\nSH_MEM_ADDRESS_MODE_32                   = 0x00000001,\n} SH_MEM_ADDRESS_MODE;\n\n \n\ntypedef enum SH_MEM_ALIGNMENT_MODE {\nSH_MEM_ALIGNMENT_MODE_DWORD              = 0x00000000,\nSH_MEM_ALIGNMENT_MODE_DWORD_STRICT       = 0x00000001,\nSH_MEM_ALIGNMENT_MODE_STRICT             = 0x00000002,\nSH_MEM_ALIGNMENT_MODE_UNALIGNED          = 0x00000003,\n} SH_MEM_ALIGNMENT_MODE;\n\n \n\ntypedef enum SQ_THREAD_TRACE_WAVE_START_COUNT_PREFIX {\nSQ_THREAD_TRACE_WAVE_START_COUNT_PREFIX_WREXEC  = 0x00000018,\nSQ_THREAD_TRACE_WAVE_START_COUNT_PREFIX_RESTORE  = 0x00000019,\n} SQ_THREAD_TRACE_WAVE_START_COUNT_PREFIX;\n\n \n\ntypedef enum SQ_LB_CTR_SEL_VALUES {\nSQ_LB_CTR_SEL_ALU_CYCLES                 = 0x00000000,\nSQ_LB_CTR_SEL_ALU_STALLS                 = 0x00000001,\nSQ_LB_CTR_SEL_TEX_CYCLES                 = 0x00000002,\nSQ_LB_CTR_SEL_TEX_STALLS                 = 0x00000003,\nSQ_LB_CTR_SEL_SALU_CYCLES                = 0x00000004,\nSQ_LB_CTR_SEL_SCALAR_STALLS              = 0x00000005,\nSQ_LB_CTR_SEL_SMEM_CYCLES                = 0x00000006,\nSQ_LB_CTR_SEL_ICACHE_STALLS              = 0x00000007,\nSQ_LB_CTR_SEL_DCACHE_STALLS              = 0x00000008,\nSQ_LB_CTR_SEL_RESERVED0                  = 0x00000009,\nSQ_LB_CTR_SEL_RESERVED1                  = 0x0000000a,\nSQ_LB_CTR_SEL_RESERVED2                  = 0x0000000b,\nSQ_LB_CTR_SEL_RESERVED3                  = 0x0000000c,\nSQ_LB_CTR_SEL_RESERVED4                  = 0x0000000d,\nSQ_LB_CTR_SEL_RESERVED5                  = 0x0000000e,\nSQ_LB_CTR_SEL_RESERVED6                  = 0x0000000f,\n} SQ_LB_CTR_SEL_VALUES;\n\n \n\n#define SQ_WAVE_TYPE_PS0               0x00000000\n\n \n\n#define SQIND_GLOBAL_REGS_OFFSET       0x00000000\n#define SQIND_GLOBAL_REGS_SIZE         0x00000008\n#define SQIND_LOCAL_REGS_OFFSET        0x00000008\n#define SQIND_LOCAL_REGS_SIZE          0x00000008\n#define SQIND_WAVE_HWREGS_OFFSET       0x00000010\n#define SQIND_WAVE_HWREGS_SIZE         0x000001f0\n#define SQIND_WAVE_SGPRS_OFFSET        0x00000200\n#define SQIND_WAVE_SGPRS_SIZE          0x00000200\n#define SQIND_WAVE_VGPRS_OFFSET        0x00000400\n#define SQIND_WAVE_VGPRS_SIZE          0x00000100\n\n \n\n#define SQ_GFXDEC_BEGIN                0x0000a000\n#define SQ_GFXDEC_END                  0x0000c000\n#define SQ_GFXDEC_STATE_ID_SHIFT       0x0000000a\n\n \n\n#define SQDEC_BEGIN                    0x00002300\n#define SQDEC_END                      0x000023ff\n\n \n\n#define SQPERFSDEC_BEGIN               0x0000d9c0\n#define SQPERFSDEC_END                 0x0000da40\n\n \n\n#define SQPERFDDEC_BEGIN               0x0000d1c0\n#define SQPERFDDEC_END                 0x0000d240\n\n \n\n#define SQGFXUDEC_BEGIN                0x0000c330\n#define SQGFXUDEC_END                  0x0000c380\n\n \n\n#define SQPWRDEC_BEGIN                 0x0000f08c\n#define SQPWRDEC_END                   0x0000f094\n\n \n\n#define SQ_DISPATCHER_GFX_MIN          0x00000010\n#define SQ_DISPATCHER_GFX_CNT_PER_RING 0x00000008\n\n \n\n#define SQ_MAX_PGM_SGPRS               0x00000068\n#define SQ_MAX_PGM_VGPRS               0x00000100\n\n \n\n#define SQ_THREAD_TRACE_TIME_UNIT      0x00000004\n\n \n\n#define SQ_EX_MODE_EXCP_VALU_BASE      0x00000000\n#define SQ_EX_MODE_EXCP_VALU_SIZE      0x00000007\n#define SQ_EX_MODE_EXCP_INVALID        0x00000000\n#define SQ_EX_MODE_EXCP_INPUT_DENORM   0x00000001\n#define SQ_EX_MODE_EXCP_DIV0           0x00000002\n#define SQ_EX_MODE_EXCP_OVERFLOW       0x00000003\n#define SQ_EX_MODE_EXCP_UNDERFLOW      0x00000004\n#define SQ_EX_MODE_EXCP_INEXACT        0x00000005\n#define SQ_EX_MODE_EXCP_INT_DIV0       0x00000006\n#define SQ_EX_MODE_EXCP_ADDR_WATCH0    0x00000007\n#define SQ_EX_MODE_EXCP_MEM_VIOL       0x00000008\n\n \n\n#define SQ_EX_MODE_EXCP_HI_ADDR_WATCH1 0x00000000\n#define SQ_EX_MODE_EXCP_HI_ADDR_WATCH2 0x00000001\n#define SQ_EX_MODE_EXCP_HI_ADDR_WATCH3 0x00000002\n\n \n\n#define INST_ID_PRIV_START             0x80000000\n#define INST_ID_ECC_INTERRUPT_MSG      0xfffffff0\n#define INST_ID_TTRACE_NEW_PC_MSG      0xfffffff1\n#define INST_ID_HW_TRAP                0xfffffff2\n#define INST_ID_KILL_SEQ               0xfffffff3\n#define INST_ID_SPI_WREXEC             0xfffffff4\n#define INST_ID_HOST_REG_TRAP_MSG      0xfffffffe\n\n \n\n#define SIMM16_WAITCNT_VM_CNT_START    0x00000000\n#define SIMM16_WAITCNT_VM_CNT_SIZE     0x00000004\n#define SIMM16_WAITCNT_EXP_CNT_START   0x00000004\n#define SIMM16_WAITCNT_EXP_CNT_SIZE    0x00000003\n#define SIMM16_WAITCNT_LGKM_CNT_START  0x00000008\n#define SIMM16_WAITCNT_LGKM_CNT_SIZE   0x00000004\n#define SIMM16_WAITCNT_VM_CNT_HI_START 0x0000000e\n#define SIMM16_WAITCNT_VM_CNT_HI_SIZE  0x00000002\n\n \n\n#define SQ_EDC_FUE_CNTL_SQ             0x00000000\n#define SQ_EDC_FUE_CNTL_LDS            0x00000001\n#define SQ_EDC_FUE_CNTL_SIMD0          0x00000002\n#define SQ_EDC_FUE_CNTL_SIMD1          0x00000003\n#define SQ_EDC_FUE_CNTL_SIMD2          0x00000004\n#define SQ_EDC_FUE_CNTL_SIMD3          0x00000005\n#define SQ_EDC_FUE_CNTL_TA             0x00000006\n#define SQ_EDC_FUE_CNTL_TD             0x00000007\n#define SQ_EDC_FUE_CNTL_TCP            0x00000008\n\n \n\n \n\ntypedef enum CSDATA_TYPE {\nCSDATA_TYPE_TG                           = 0x00000000,\nCSDATA_TYPE_STATE                        = 0x00000001,\nCSDATA_TYPE_EVENT                        = 0x00000002,\nCSDATA_TYPE_PRIVATE                      = 0x00000003,\n} CSDATA_TYPE;\n\n \n\n#define CSDATA_TYPE_WIDTH              0x00000002\n\n \n\n#define CSDATA_ADDR_WIDTH              0x00000007\n\n \n\n#define CSDATA_DATA_WIDTH              0x00000020\n\n \n\n \n\ntypedef enum VGT_OUT_PRIM_TYPE {\nVGT_OUT_POINT                            = 0x00000000,\nVGT_OUT_LINE                             = 0x00000001,\nVGT_OUT_TRI                              = 0x00000002,\nVGT_OUT_RECT_V0                          = 0x00000003,\nVGT_OUT_RECT_V1                          = 0x00000004,\nVGT_OUT_RECT_V2                          = 0x00000005,\nVGT_OUT_RECT_V3                          = 0x00000006,\nVGT_OUT_2D_RECT                          = 0x00000007,\nVGT_TE_QUAD                              = 0x00000008,\nVGT_TE_PRIM_INDEX_LINE                   = 0x00000009,\nVGT_TE_PRIM_INDEX_TRI                    = 0x0000000a,\nVGT_TE_PRIM_INDEX_QUAD                   = 0x0000000b,\nVGT_OUT_LINE_ADJ                         = 0x0000000c,\nVGT_OUT_TRI_ADJ                          = 0x0000000d,\nVGT_OUT_PATCH                            = 0x0000000e,\n} VGT_OUT_PRIM_TYPE;\n\n \n\ntypedef enum VGT_DI_PRIM_TYPE {\nDI_PT_NONE                               = 0x00000000,\nDI_PT_POINTLIST                          = 0x00000001,\nDI_PT_LINELIST                           = 0x00000002,\nDI_PT_LINESTRIP                          = 0x00000003,\nDI_PT_TRILIST                            = 0x00000004,\nDI_PT_TRIFAN                             = 0x00000005,\nDI_PT_TRISTRIP                           = 0x00000006,\nDI_PT_2D_RECTANGLE                       = 0x00000007,\nDI_PT_UNUSED_1                           = 0x00000008,\nDI_PT_PATCH                              = 0x00000009,\nDI_PT_LINELIST_ADJ                       = 0x0000000a,\nDI_PT_LINESTRIP_ADJ                      = 0x0000000b,\nDI_PT_TRILIST_ADJ                        = 0x0000000c,\nDI_PT_TRISTRIP_ADJ                       = 0x0000000d,\nDI_PT_UNUSED_3                           = 0x0000000e,\nDI_PT_UNUSED_4                           = 0x0000000f,\nDI_PT_TRI_WITH_WFLAGS                    = 0x00000010,\nDI_PT_RECTLIST                           = 0x00000011,\nDI_PT_LINELOOP                           = 0x00000012,\nDI_PT_QUADLIST                           = 0x00000013,\nDI_PT_QUADSTRIP                          = 0x00000014,\nDI_PT_POLYGON                            = 0x00000015,\n} VGT_DI_PRIM_TYPE;\n\n \n\ntypedef enum VGT_DI_SOURCE_SELECT {\nDI_SRC_SEL_DMA                           = 0x00000000,\nDI_SRC_SEL_IMMEDIATE                     = 0x00000001,\nDI_SRC_SEL_AUTO_INDEX                    = 0x00000002,\nDI_SRC_SEL_RESERVED                      = 0x00000003,\n} VGT_DI_SOURCE_SELECT;\n\n \n\ntypedef enum VGT_DI_MAJOR_MODE_SELECT {\nDI_MAJOR_MODE_0                          = 0x00000000,\nDI_MAJOR_MODE_1                          = 0x00000001,\n} VGT_DI_MAJOR_MODE_SELECT;\n\n \n\ntypedef enum VGT_DI_INDEX_SIZE {\nDI_INDEX_SIZE_16_BIT                     = 0x00000000,\nDI_INDEX_SIZE_32_BIT                     = 0x00000001,\nDI_INDEX_SIZE_8_BIT                      = 0x00000002,\n} VGT_DI_INDEX_SIZE;\n\n \n\ntypedef enum VGT_EVENT_TYPE {\nReserved_0x00                            = 0x00000000,\nSAMPLE_STREAMOUTSTATS1                   = 0x00000001,\nSAMPLE_STREAMOUTSTATS2                   = 0x00000002,\nSAMPLE_STREAMOUTSTATS3                   = 0x00000003,\nCACHE_FLUSH_TS                           = 0x00000004,\nCONTEXT_DONE                             = 0x00000005,\nCACHE_FLUSH                              = 0x00000006,\nCS_PARTIAL_FLUSH                         = 0x00000007,\nVGT_STREAMOUT_SYNC                       = 0x00000008,\nReserved_0x09                            = 0x00000009,\nVGT_STREAMOUT_RESET                      = 0x0000000a,\nEND_OF_PIPE_INCR_DE                      = 0x0000000b,\nEND_OF_PIPE_IB_END                       = 0x0000000c,\nRST_PIX_CNT                              = 0x0000000d,\nBREAK_BATCH                              = 0x0000000e,\nVS_PARTIAL_FLUSH                         = 0x0000000f,\nPS_PARTIAL_FLUSH                         = 0x00000010,\nFLUSH_HS_OUTPUT                          = 0x00000011,\nFLUSH_DFSM                               = 0x00000012,\nRESET_TO_LOWEST_VGT                      = 0x00000013,\nCACHE_FLUSH_AND_INV_TS_EVENT             = 0x00000014,\nZPASS_DONE                               = 0x00000015,\nCACHE_FLUSH_AND_INV_EVENT                = 0x00000016,\nPERFCOUNTER_START                        = 0x00000017,\nPERFCOUNTER_STOP                         = 0x00000018,\nPIPELINESTAT_START                       = 0x00000019,\nPIPELINESTAT_STOP                        = 0x0000001a,\nPERFCOUNTER_SAMPLE                       = 0x0000001b,\nAvailable_0x1c                           = 0x0000001c,\nAvailable_0x1d                           = 0x0000001d,\nSAMPLE_PIPELINESTAT                      = 0x0000001e,\nSO_VGTSTREAMOUT_FLUSH                    = 0x0000001f,\nSAMPLE_STREAMOUTSTATS                    = 0x00000020,\nRESET_VTX_CNT                            = 0x00000021,\nBLOCK_CONTEXT_DONE                       = 0x00000022,\nCS_CONTEXT_DONE                          = 0x00000023,\nVGT_FLUSH                                = 0x00000024,\nTGID_ROLLOVER                            = 0x00000025,\nSQ_NON_EVENT                             = 0x00000026,\nSC_SEND_DB_VPZ                           = 0x00000027,\nBOTTOM_OF_PIPE_TS                        = 0x00000028,\nFLUSH_SX_TS                              = 0x00000029,\nDB_CACHE_FLUSH_AND_INV                   = 0x0000002a,\nFLUSH_AND_INV_DB_DATA_TS                 = 0x0000002b,\nFLUSH_AND_INV_DB_META                    = 0x0000002c,\nFLUSH_AND_INV_CB_DATA_TS                 = 0x0000002d,\nFLUSH_AND_INV_CB_META                    = 0x0000002e,\nCS_DONE                                  = 0x0000002f,\nPS_DONE                                  = 0x00000030,\nFLUSH_AND_INV_CB_PIXEL_DATA              = 0x00000031,\nSX_CB_RAT_ACK_REQUEST                    = 0x00000032,\nTHREAD_TRACE_START                       = 0x00000033,\nTHREAD_TRACE_STOP                        = 0x00000034,\nTHREAD_TRACE_MARKER                      = 0x00000035,\nTHREAD_TRACE_FLUSH                       = 0x00000036,\nTHREAD_TRACE_FINISH                      = 0x00000037,\nPIXEL_PIPE_STAT_CONTROL                  = 0x00000038,\nPIXEL_PIPE_STAT_DUMP                     = 0x00000039,\nPIXEL_PIPE_STAT_RESET                    = 0x0000003a,\nCONTEXT_SUSPEND                          = 0x0000003b,\nOFFCHIP_HS_DEALLOC                       = 0x0000003c,\nENABLE_NGG_PIPELINE                      = 0x0000003d,\nENABLE_LEGACY_PIPELINE                   = 0x0000003e,\nReserved_0x3f                            = 0x0000003f,\n} VGT_EVENT_TYPE;\n\n \n\ntypedef enum VGT_DMA_SWAP_MODE {\nVGT_DMA_SWAP_NONE                        = 0x00000000,\nVGT_DMA_SWAP_16_BIT                      = 0x00000001,\nVGT_DMA_SWAP_32_BIT                      = 0x00000002,\nVGT_DMA_SWAP_WORD                        = 0x00000003,\n} VGT_DMA_SWAP_MODE;\n\n \n\ntypedef enum VGT_INDEX_TYPE_MODE {\nVGT_INDEX_16                             = 0x00000000,\nVGT_INDEX_32                             = 0x00000001,\nVGT_INDEX_8                              = 0x00000002,\n} VGT_INDEX_TYPE_MODE;\n\n \n\ntypedef enum VGT_DMA_BUF_TYPE {\nVGT_DMA_BUF_MEM                          = 0x00000000,\nVGT_DMA_BUF_RING                         = 0x00000001,\nVGT_DMA_BUF_SETUP                        = 0x00000002,\nVGT_DMA_PTR_UPDATE                       = 0x00000003,\n} VGT_DMA_BUF_TYPE;\n\n \n\ntypedef enum VGT_OUTPATH_SELECT {\nVGT_OUTPATH_VTX_REUSE                    = 0x00000000,\nVGT_OUTPATH_TESS_EN                      = 0x00000001,\nVGT_OUTPATH_PASSTHRU                     = 0x00000002,\nVGT_OUTPATH_GS_BLOCK                     = 0x00000003,\nVGT_OUTPATH_HS_BLOCK                     = 0x00000004,\nVGT_OUTPATH_PRIM_GEN                     = 0x00000005,\n} VGT_OUTPATH_SELECT;\n\n \n\ntypedef enum VGT_GRP_PRIM_TYPE {\nVGT_GRP_3D_POINT                         = 0x00000000,\nVGT_GRP_3D_LINE                          = 0x00000001,\nVGT_GRP_3D_TRI                           = 0x00000002,\nVGT_GRP_3D_RECT                          = 0x00000003,\nVGT_GRP_3D_QUAD                          = 0x00000004,\nVGT_GRP_2D_COPY_RECT_V0                  = 0x00000005,\nVGT_GRP_2D_COPY_RECT_V1                  = 0x00000006,\nVGT_GRP_2D_COPY_RECT_V2                  = 0x00000007,\nVGT_GRP_2D_COPY_RECT_V3                  = 0x00000008,\nVGT_GRP_2D_FILL_RECT                     = 0x00000009,\nVGT_GRP_2D_LINE                          = 0x0000000a,\nVGT_GRP_2D_TRI                           = 0x0000000b,\nVGT_GRP_PRIM_INDEX_LINE                  = 0x0000000c,\nVGT_GRP_PRIM_INDEX_TRI                   = 0x0000000d,\nVGT_GRP_PRIM_INDEX_QUAD                  = 0x0000000e,\nVGT_GRP_3D_LINE_ADJ                      = 0x0000000f,\nVGT_GRP_3D_TRI_ADJ                       = 0x00000010,\nVGT_GRP_3D_PATCH                         = 0x00000011,\nVGT_GRP_2D_RECT                          = 0x00000012,\n} VGT_GRP_PRIM_TYPE;\n\n \n\ntypedef enum VGT_GRP_PRIM_ORDER {\nVGT_GRP_LIST                             = 0x00000000,\nVGT_GRP_STRIP                            = 0x00000001,\nVGT_GRP_FAN                              = 0x00000002,\nVGT_GRP_LOOP                             = 0x00000003,\nVGT_GRP_POLYGON                          = 0x00000004,\n} VGT_GRP_PRIM_ORDER;\n\n \n\ntypedef enum VGT_GROUP_CONV_SEL {\nVGT_GRP_INDEX_16                         = 0x00000000,\nVGT_GRP_INDEX_32                         = 0x00000001,\nVGT_GRP_UINT_16                          = 0x00000002,\nVGT_GRP_UINT_32                          = 0x00000003,\nVGT_GRP_SINT_16                          = 0x00000004,\nVGT_GRP_SINT_32                          = 0x00000005,\nVGT_GRP_FLOAT_32                         = 0x00000006,\nVGT_GRP_AUTO_PRIM                        = 0x00000007,\nVGT_GRP_FIX_1_23_TO_FLOAT                = 0x00000008,\n} VGT_GROUP_CONV_SEL;\n\n \n\ntypedef enum VGT_GS_MODE_TYPE {\nGS_OFF                                   = 0x00000000,\nGS_SCENARIO_A                            = 0x00000001,\nGS_SCENARIO_B                            = 0x00000002,\nGS_SCENARIO_G                            = 0x00000003,\nGS_SCENARIO_C                            = 0x00000004,\nSPRITE_EN                                = 0x00000005,\n} VGT_GS_MODE_TYPE;\n\n \n\ntypedef enum VGT_GS_CUT_MODE {\nGS_CUT_1024                              = 0x00000000,\nGS_CUT_512                               = 0x00000001,\nGS_CUT_256                               = 0x00000002,\nGS_CUT_128                               = 0x00000003,\n} VGT_GS_CUT_MODE;\n\n \n\ntypedef enum VGT_GS_OUTPRIM_TYPE {\nPOINTLIST                                = 0x00000000,\nLINESTRIP                                = 0x00000001,\nTRISTRIP                                 = 0x00000002,\nRECTLIST                                 = 0x00000003,\n} VGT_GS_OUTPRIM_TYPE;\n\n \n\ntypedef enum VGT_CACHE_INVALID_MODE {\nVC_ONLY                                  = 0x00000000,\nTC_ONLY                                  = 0x00000001,\nVC_AND_TC                                = 0x00000002,\n} VGT_CACHE_INVALID_MODE;\n\n \n\ntypedef enum VGT_TESS_TYPE {\nTESS_ISOLINE                             = 0x00000000,\nTESS_TRIANGLE                            = 0x00000001,\nTESS_QUAD                                = 0x00000002,\n} VGT_TESS_TYPE;\n\n \n\ntypedef enum VGT_TESS_PARTITION {\nPART_INTEGER                             = 0x00000000,\nPART_POW2                                = 0x00000001,\nPART_FRAC_ODD                            = 0x00000002,\nPART_FRAC_EVEN                           = 0x00000003,\n} VGT_TESS_PARTITION;\n\n \n\ntypedef enum VGT_TESS_TOPOLOGY {\nOUTPUT_POINT                             = 0x00000000,\nOUTPUT_LINE                              = 0x00000001,\nOUTPUT_TRIANGLE_CW                       = 0x00000002,\nOUTPUT_TRIANGLE_CCW                      = 0x00000003,\n} VGT_TESS_TOPOLOGY;\n\n \n\ntypedef enum VGT_RDREQ_POLICY {\nVGT_POLICY_LRU                           = 0x00000000,\nVGT_POLICY_STREAM                        = 0x00000001,\n} VGT_RDREQ_POLICY;\n\n \n\ntypedef enum VGT_DIST_MODE {\nNO_DIST                                  = 0x00000000,\nPATCHES                                  = 0x00000001,\nDONUTS                                   = 0x00000002,\nTRAPEZOIDS                               = 0x00000003,\n} VGT_DIST_MODE;\n\n \n\ntypedef enum VGT_STAGES_LS_EN {\nLS_STAGE_OFF                             = 0x00000000,\nLS_STAGE_ON                              = 0x00000001,\nCS_STAGE_ON                              = 0x00000002,\nRESERVED_LS                              = 0x00000003,\n} VGT_STAGES_LS_EN;\n\n \n\ntypedef enum VGT_STAGES_HS_EN {\nHS_STAGE_OFF                             = 0x00000000,\nHS_STAGE_ON                              = 0x00000001,\n} VGT_STAGES_HS_EN;\n\n \n\ntypedef enum VGT_STAGES_ES_EN {\nES_STAGE_OFF                             = 0x00000000,\nES_STAGE_DS                              = 0x00000001,\nES_STAGE_REAL                            = 0x00000002,\nRESERVED_ES                              = 0x00000003,\n} VGT_STAGES_ES_EN;\n\n \n\ntypedef enum VGT_STAGES_GS_EN {\nGS_STAGE_OFF                             = 0x00000000,\nGS_STAGE_ON                              = 0x00000001,\n} VGT_STAGES_GS_EN;\n\n \n\ntypedef enum VGT_STAGES_VS_EN {\nVS_STAGE_REAL                            = 0x00000000,\nVS_STAGE_DS                              = 0x00000001,\nVS_STAGE_COPY_SHADER                     = 0x00000002,\nRESERVED_VS                              = 0x00000003,\n} VGT_STAGES_VS_EN;\n\n \n\ntypedef enum VGT_PERFCOUNT_SELECT {\nvgt_perf_VGT_SPI_ESTHREAD_EVENT_WINDOW_ACTIVE  = 0x00000000,\nvgt_perf_VGT_SPI_ESVERT_VALID            = 0x00000001,\nvgt_perf_VGT_SPI_ESVERT_EOV              = 0x00000002,\nvgt_perf_VGT_SPI_ESVERT_STALLED          = 0x00000003,\nvgt_perf_VGT_SPI_ESVERT_STARVED_BUSY     = 0x00000004,\nvgt_perf_VGT_SPI_ESVERT_STARVED_IDLE     = 0x00000005,\nvgt_perf_VGT_SPI_ESVERT_STATIC           = 0x00000006,\nvgt_perf_VGT_SPI_ESTHREAD_IS_EVENT       = 0x00000007,\nvgt_perf_VGT_SPI_ESTHREAD_SEND           = 0x00000008,\nvgt_perf_VGT_SPI_GSPRIM_VALID            = 0x00000009,\nvgt_perf_VGT_SPI_GSPRIM_EOV              = 0x0000000a,\nvgt_perf_VGT_SPI_GSPRIM_CONT             = 0x0000000b,\nvgt_perf_VGT_SPI_GSPRIM_STALLED          = 0x0000000c,\nvgt_perf_VGT_SPI_GSPRIM_STARVED_BUSY     = 0x0000000d,\nvgt_perf_VGT_SPI_GSPRIM_STARVED_IDLE     = 0x0000000e,\nvgt_perf_VGT_SPI_GSPRIM_STATIC           = 0x0000000f,\nvgt_perf_VGT_SPI_GSTHREAD_EVENT_WINDOW_ACTIVE  = 0x00000010,\nvgt_perf_VGT_SPI_GSTHREAD_IS_EVENT       = 0x00000011,\nvgt_perf_VGT_SPI_GSTHREAD_SEND           = 0x00000012,\nvgt_perf_VGT_SPI_VSTHREAD_EVENT_WINDOW_ACTIVE  = 0x00000013,\nvgt_perf_VGT_SPI_VSVERT_SEND             = 0x00000014,\nvgt_perf_VGT_SPI_VSVERT_EOV              = 0x00000015,\nvgt_perf_VGT_SPI_VSVERT_STALLED          = 0x00000016,\nvgt_perf_VGT_SPI_VSVERT_STARVED_BUSY     = 0x00000017,\nvgt_perf_VGT_SPI_VSVERT_STARVED_IDLE     = 0x00000018,\nvgt_perf_VGT_SPI_VSVERT_STATIC           = 0x00000019,\nvgt_perf_VGT_SPI_VSTHREAD_IS_EVENT       = 0x0000001a,\nvgt_perf_VGT_SPI_VSTHREAD_SEND           = 0x0000001b,\nvgt_perf_VGT_PA_EVENT_WINDOW_ACTIVE      = 0x0000001c,\nvgt_perf_VGT_PA_CLIPV_SEND               = 0x0000001d,\nvgt_perf_VGT_PA_CLIPV_FIRSTVERT          = 0x0000001e,\nvgt_perf_VGT_PA_CLIPV_STALLED            = 0x0000001f,\nvgt_perf_VGT_PA_CLIPV_STARVED_BUSY       = 0x00000020,\nvgt_perf_VGT_PA_CLIPV_STARVED_IDLE       = 0x00000021,\nvgt_perf_VGT_PA_CLIPV_STATIC             = 0x00000022,\nvgt_perf_VGT_PA_CLIPP_SEND               = 0x00000023,\nvgt_perf_VGT_PA_CLIPP_EOP                = 0x00000024,\nvgt_perf_VGT_PA_CLIPP_IS_EVENT           = 0x00000025,\nvgt_perf_VGT_PA_CLIPP_NULL_PRIM          = 0x00000026,\nvgt_perf_VGT_PA_CLIPP_NEW_VTX_VECT       = 0x00000027,\nvgt_perf_VGT_PA_CLIPP_STALLED            = 0x00000028,\nvgt_perf_VGT_PA_CLIPP_STARVED_BUSY       = 0x00000029,\nvgt_perf_VGT_PA_CLIPP_STARVED_IDLE       = 0x0000002a,\nvgt_perf_VGT_PA_CLIPP_STATIC             = 0x0000002b,\nvgt_perf_VGT_PA_CLIPS_SEND               = 0x0000002c,\nvgt_perf_VGT_PA_CLIPS_STALLED            = 0x0000002d,\nvgt_perf_VGT_PA_CLIPS_STARVED_BUSY       = 0x0000002e,\nvgt_perf_VGT_PA_CLIPS_STARVED_IDLE       = 0x0000002f,\nvgt_perf_VGT_PA_CLIPS_STATIC             = 0x00000030,\nvgt_perf_vsvert_ds_send                  = 0x00000031,\nvgt_perf_vsvert_api_send                 = 0x00000032,\nvgt_perf_hs_tif_stall                    = 0x00000033,\nvgt_perf_hs_input_stall                  = 0x00000034,\nvgt_perf_hs_interface_stall              = 0x00000035,\nvgt_perf_hs_tfm_stall                    = 0x00000036,\nvgt_perf_te11_starved                    = 0x00000037,\nvgt_perf_gs_event_stall                  = 0x00000038,\nvgt_perf_vgt_pa_clipp_send_not_event     = 0x00000039,\nvgt_perf_vgt_pa_clipp_valid_prim         = 0x0000003a,\nvgt_perf_reused_es_indices               = 0x0000003b,\nvgt_perf_vs_cache_hits                   = 0x0000003c,\nvgt_perf_gs_cache_hits                   = 0x0000003d,\nvgt_perf_ds_cache_hits                   = 0x0000003e,\nvgt_perf_total_cache_hits                = 0x0000003f,\nvgt_perf_vgt_busy                        = 0x00000040,\nvgt_perf_vgt_gs_busy                     = 0x00000041,\nvgt_perf_esvert_stalled_es_tbl           = 0x00000042,\nvgt_perf_esvert_stalled_gs_tbl           = 0x00000043,\nvgt_perf_esvert_stalled_gs_event         = 0x00000044,\nvgt_perf_esvert_stalled_gsprim           = 0x00000045,\nvgt_perf_gsprim_stalled_es_tbl           = 0x00000046,\nvgt_perf_gsprim_stalled_gs_tbl           = 0x00000047,\nvgt_perf_gsprim_stalled_gs_event         = 0x00000048,\nvgt_perf_gsprim_stalled_esvert           = 0x00000049,\nvgt_perf_esthread_stalled_es_rb_full     = 0x0000004a,\nvgt_perf_esthread_stalled_spi_bp         = 0x0000004b,\nvgt_perf_counters_avail_stalled          = 0x0000004c,\nvgt_perf_gs_rb_space_avail_stalled       = 0x0000004d,\nvgt_perf_gs_issue_rtr_stalled            = 0x0000004e,\nvgt_perf_gsthread_stalled                = 0x0000004f,\nvgt_perf_strmout_stalled                 = 0x00000050,\nvgt_perf_wait_for_es_done_stalled        = 0x00000051,\nvgt_perf_cm_stalled_by_gog               = 0x00000052,\nvgt_perf_cm_reading_stalled              = 0x00000053,\nvgt_perf_cm_stalled_by_gsfetch_done      = 0x00000054,\nvgt_perf_gog_vs_tbl_stalled              = 0x00000055,\nvgt_perf_gog_out_indx_stalled            = 0x00000056,\nvgt_perf_gog_out_prim_stalled            = 0x00000057,\nvgt_perf_waveid_stalled                  = 0x00000058,\nvgt_perf_gog_busy                        = 0x00000059,\nvgt_perf_reused_vs_indices               = 0x0000005a,\nvgt_perf_sclk_reg_vld_event              = 0x0000005b,\nvgt_perf_vs_conflicting_indices          = 0x0000005c,\nvgt_perf_sclk_core_vld_event             = 0x0000005d,\nvgt_perf_hswave_stalled                  = 0x0000005e,\nvgt_perf_sclk_gs_vld_event               = 0x0000005f,\nvgt_perf_VGT_SPI_LSVERT_VALID            = 0x00000060,\nvgt_perf_VGT_SPI_LSVERT_EOV              = 0x00000061,\nvgt_perf_VGT_SPI_LSVERT_STALLED          = 0x00000062,\nvgt_perf_VGT_SPI_LSVERT_STARVED_BUSY     = 0x00000063,\nvgt_perf_VGT_SPI_LSVERT_STARVED_IDLE     = 0x00000064,\nvgt_perf_VGT_SPI_LSVERT_STATIC           = 0x00000065,\nvgt_perf_VGT_SPI_LSWAVE_EVENT_WINDOW_ACTIVE  = 0x00000066,\nvgt_perf_VGT_SPI_LSWAVE_IS_EVENT         = 0x00000067,\nvgt_perf_VGT_SPI_LSWAVE_SEND             = 0x00000068,\nvgt_perf_VGT_SPI_HSVERT_VALID            = 0x00000069,\nvgt_perf_VGT_SPI_HSVERT_EOV              = 0x0000006a,\nvgt_perf_VGT_SPI_HSVERT_STALLED          = 0x0000006b,\nvgt_perf_VGT_SPI_HSVERT_STARVED_BUSY     = 0x0000006c,\nvgt_perf_VGT_SPI_HSVERT_STARVED_IDLE     = 0x0000006d,\nvgt_perf_VGT_SPI_HSVERT_STATIC           = 0x0000006e,\nvgt_perf_VGT_SPI_HSWAVE_EVENT_WINDOW_ACTIVE  = 0x0000006f,\nvgt_perf_VGT_SPI_HSWAVE_IS_EVENT         = 0x00000070,\nvgt_perf_VGT_SPI_HSWAVE_SEND             = 0x00000071,\nvgt_perf_ds_prims                        = 0x00000072,\nvgt_perf_ds_RESERVED                     = 0x00000073,\nvgt_perf_ls_thread_groups                = 0x00000074,\nvgt_perf_hs_thread_groups                = 0x00000075,\nvgt_perf_es_thread_groups                = 0x00000076,\nvgt_perf_vs_thread_groups                = 0x00000077,\nvgt_perf_ls_done_latency                 = 0x00000078,\nvgt_perf_hs_done_latency                 = 0x00000079,\nvgt_perf_es_done_latency                 = 0x0000007a,\nvgt_perf_gs_done_latency                 = 0x0000007b,\nvgt_perf_vgt_hs_busy                     = 0x0000007c,\nvgt_perf_vgt_te11_busy                   = 0x0000007d,\nvgt_perf_ls_flush                        = 0x0000007e,\nvgt_perf_hs_flush                        = 0x0000007f,\nvgt_perf_es_flush                        = 0x00000080,\nvgt_perf_vgt_pa_clipp_eopg               = 0x00000081,\nvgt_perf_ls_done                         = 0x00000082,\nvgt_perf_hs_done                         = 0x00000083,\nvgt_perf_es_done                         = 0x00000084,\nvgt_perf_gs_done                         = 0x00000085,\nvgt_perf_vsfetch_done                    = 0x00000086,\nvgt_perf_gs_done_received                = 0x00000087,\nvgt_perf_es_ring_high_water_mark         = 0x00000088,\nvgt_perf_gs_ring_high_water_mark         = 0x00000089,\nvgt_perf_vs_table_high_water_mark        = 0x0000008a,\nvgt_perf_hs_tgs_active_high_water_mark   = 0x0000008b,\nvgt_perf_pa_clipp_dealloc                = 0x0000008c,\nvgt_perf_cut_mem_flush_stalled           = 0x0000008d,\nvgt_perf_vsvert_work_received            = 0x0000008e,\nvgt_perf_vgt_pa_clipp_starved_after_work  = 0x0000008f,\nvgt_perf_te11_con_starved_after_work     = 0x00000090,\nvgt_perf_hs_waiting_on_ls_done_stall     = 0x00000091,\nvgt_spi_vsvert_valid                     = 0x00000092,\n} VGT_PERFCOUNT_SELECT;\n\n \n\ntypedef enum IA_PERFCOUNT_SELECT {\nia_perf_GRP_INPUT_EVENT_WINDOW_ACTIVE    = 0x00000000,\nia_perf_dma_data_fifo_full               = 0x00000001,\nia_perf_RESERVED1                        = 0x00000002,\nia_perf_RESERVED2                        = 0x00000003,\nia_perf_RESERVED3                        = 0x00000004,\nia_perf_RESERVED4                        = 0x00000005,\nia_perf_RESERVED5                        = 0x00000006,\nia_perf_MC_LAT_BIN_0                     = 0x00000007,\nia_perf_MC_LAT_BIN_1                     = 0x00000008,\nia_perf_MC_LAT_BIN_2                     = 0x00000009,\nia_perf_MC_LAT_BIN_3                     = 0x0000000a,\nia_perf_MC_LAT_BIN_4                     = 0x0000000b,\nia_perf_MC_LAT_BIN_5                     = 0x0000000c,\nia_perf_MC_LAT_BIN_6                     = 0x0000000d,\nia_perf_MC_LAT_BIN_7                     = 0x0000000e,\nia_perf_ia_busy                          = 0x0000000f,\nia_perf_ia_sclk_reg_vld_event            = 0x00000010,\nia_perf_RESERVED6                        = 0x00000011,\nia_perf_ia_sclk_core_vld_event           = 0x00000012,\nia_perf_RESERVED7                        = 0x00000013,\nia_perf_ia_dma_return                    = 0x00000014,\nia_perf_ia_stalled                       = 0x00000015,\nia_perf_shift_starved_pipe0_event        = 0x00000016,\nia_perf_shift_starved_pipe1_event        = 0x00000017,\n} IA_PERFCOUNT_SELECT;\n\n \n\ntypedef enum WD_PERFCOUNT_SELECT {\nwd_perf_RBIU_FIFOS_EVENT_WINDOW_ACTIVE   = 0x00000000,\nwd_perf_RBIU_DR_FIFO_STARVED             = 0x00000001,\nwd_perf_RBIU_DR_FIFO_STALLED             = 0x00000002,\nwd_perf_RBIU_DI_FIFO_STARVED             = 0x00000003,\nwd_perf_RBIU_DI_FIFO_STALLED             = 0x00000004,\nwd_perf_wd_busy                          = 0x00000005,\nwd_perf_wd_sclk_reg_vld_event            = 0x00000006,\nwd_perf_wd_sclk_input_vld_event          = 0x00000007,\nwd_perf_wd_sclk_core_vld_event           = 0x00000008,\nwd_perf_wd_stalled                       = 0x00000009,\nwd_perf_inside_tf_bin_0                  = 0x0000000a,\nwd_perf_inside_tf_bin_1                  = 0x0000000b,\nwd_perf_inside_tf_bin_2                  = 0x0000000c,\nwd_perf_inside_tf_bin_3                  = 0x0000000d,\nwd_perf_inside_tf_bin_4                  = 0x0000000e,\nwd_perf_inside_tf_bin_5                  = 0x0000000f,\nwd_perf_inside_tf_bin_6                  = 0x00000010,\nwd_perf_inside_tf_bin_7                  = 0x00000011,\nwd_perf_inside_tf_bin_8                  = 0x00000012,\nwd_perf_tfreq_lat_bin_0                  = 0x00000013,\nwd_perf_tfreq_lat_bin_1                  = 0x00000014,\nwd_perf_tfreq_lat_bin_2                  = 0x00000015,\nwd_perf_tfreq_lat_bin_3                  = 0x00000016,\nwd_perf_tfreq_lat_bin_4                  = 0x00000017,\nwd_perf_tfreq_lat_bin_5                  = 0x00000018,\nwd_perf_tfreq_lat_bin_6                  = 0x00000019,\nwd_perf_tfreq_lat_bin_7                  = 0x0000001a,\nwd_starved_on_hs_done                    = 0x0000001b,\nwd_perf_se0_hs_done_latency              = 0x0000001c,\nwd_perf_se1_hs_done_latency              = 0x0000001d,\nwd_perf_se2_hs_done_latency              = 0x0000001e,\nwd_perf_se3_hs_done_latency              = 0x0000001f,\nwd_perf_hs_done_se0                      = 0x00000020,\nwd_perf_hs_done_se1                      = 0x00000021,\nwd_perf_hs_done_se2                      = 0x00000022,\nwd_perf_hs_done_se3                      = 0x00000023,\nwd_perf_null_patches                     = 0x00000024,\n} WD_PERFCOUNT_SELECT;\n\n \n\ntypedef enum WD_IA_DRAW_TYPE {\nWD_IA_DRAW_TYPE_DI_MM0                   = 0x00000000,\nWD_IA_DRAW_TYPE_REG_XFER                 = 0x00000001,\nWD_IA_DRAW_TYPE_EVENT_INIT               = 0x00000002,\nWD_IA_DRAW_TYPE_EVENT_ADDR               = 0x00000003,\nWD_IA_DRAW_TYPE_MIN_INDX                 = 0x00000004,\nWD_IA_DRAW_TYPE_MAX_INDX                 = 0x00000005,\nWD_IA_DRAW_TYPE_INDX_OFF                 = 0x00000006,\nWD_IA_DRAW_TYPE_IMM_DATA                 = 0x00000007,\n} WD_IA_DRAW_TYPE;\n\n \n\ntypedef enum WD_IA_DRAW_REG_XFER {\nWD_IA_DRAW_REG_XFER_IA_MULTI_VGT_PARAM   = 0x00000000,\nWD_IA_DRAW_REG_XFER_VGT_MULTI_PRIM_IB_RESET_EN = 0x00000001,\n} WD_IA_DRAW_REG_XFER;\n\n \n\ntypedef enum WD_IA_DRAW_SOURCE {\nWD_IA_DRAW_SOURCE_DMA                    = 0x00000000,\nWD_IA_DRAW_SOURCE_IMMD                   = 0x00000001,\nWD_IA_DRAW_SOURCE_AUTO                   = 0x00000002,\nWD_IA_DRAW_SOURCE_OPAQ                   = 0x00000003,\n} WD_IA_DRAW_SOURCE;\n\n \n\n#define GSTHREADID_SIZE                0x00000002\n\n \n\n \n\ntypedef enum GB_EDC_DED_MODE {\nGB_EDC_DED_MODE_LOG                      = 0x00000000,\nGB_EDC_DED_MODE_HALT                     = 0x00000001,\nGB_EDC_DED_MODE_INT_HALT                 = 0x00000002,\n} GB_EDC_DED_MODE;\n\n \n\n#define GB_TILING_CONFIG_TABLE_SIZE    0x00000020\n\n \n\n#define GB_TILING_CONFIG_MACROTABLE_SIZE 0x00000010\n\n \n\n \n\ntypedef enum TA_TC_ADDR_MODES {\nTA_TC_ADDR_MODE_DEFAULT                  = 0x00000000,\nTA_TC_ADDR_MODE_COMP0                    = 0x00000001,\nTA_TC_ADDR_MODE_COMP1                    = 0x00000002,\nTA_TC_ADDR_MODE_COMP2                    = 0x00000003,\nTA_TC_ADDR_MODE_COMP3                    = 0x00000004,\nTA_TC_ADDR_MODE_UNALIGNED                = 0x00000005,\nTA_TC_ADDR_MODE_BORDER_COLOR             = 0x00000006,\n} TA_TC_ADDR_MODES;\n\n \n\ntypedef enum TA_PERFCOUNT_SEL {\nTA_PERF_SEL_NULL                         = 0x00000000,\nTA_PERF_SEL_sh_fifo_busy                 = 0x00000001,\nTA_PERF_SEL_sh_fifo_cmd_busy             = 0x00000002,\nTA_PERF_SEL_sh_fifo_addr_busy            = 0x00000003,\nTA_PERF_SEL_sh_fifo_data_busy            = 0x00000004,\nTA_PERF_SEL_sh_fifo_data_sfifo_busy      = 0x00000005,\nTA_PERF_SEL_sh_fifo_data_tfifo_busy      = 0x00000006,\nTA_PERF_SEL_gradient_busy                = 0x00000007,\nTA_PERF_SEL_gradient_fifo_busy           = 0x00000008,\nTA_PERF_SEL_lod_busy                     = 0x00000009,\nTA_PERF_SEL_lod_fifo_busy                = 0x0000000a,\nTA_PERF_SEL_addresser_busy               = 0x0000000b,\nTA_PERF_SEL_addresser_fifo_busy          = 0x0000000c,\nTA_PERF_SEL_aligner_busy                 = 0x0000000d,\nTA_PERF_SEL_write_path_busy              = 0x0000000e,\nTA_PERF_SEL_ta_busy                      = 0x0000000f,\nTA_PERF_SEL_sq_ta_cmd_cycles             = 0x00000010,\nTA_PERF_SEL_sp_ta_addr_cycles            = 0x00000011,\nTA_PERF_SEL_sp_ta_data_cycles            = 0x00000012,\nTA_PERF_SEL_ta_fa_data_state_cycles      = 0x00000013,\nTA_PERF_SEL_sh_fifo_addr_waiting_on_cmd_cycles  = 0x00000014,\nTA_PERF_SEL_sh_fifo_cmd_waiting_on_addr_cycles  = 0x00000015,\nTA_PERF_SEL_sh_fifo_addr_starved_while_busy_cycles  = 0x00000016,\nTA_PERF_SEL_sh_fifo_cmd_starved_while_busy_cycles  = 0x00000017,\nTA_PERF_SEL_sh_fifo_data_waiting_on_data_state_cycles  = 0x00000018,\nTA_PERF_SEL_sh_fifo_data_state_waiting_on_data_cycles  = 0x00000019,\nTA_PERF_SEL_sh_fifo_data_starved_while_busy_cycles  = 0x0000001a,\nTA_PERF_SEL_sh_fifo_data_state_starved_while_busy_cycles  = 0x0000001b,\nTA_PERF_SEL_RESERVED_28                  = 0x0000001c,\nTA_PERF_SEL_RESERVED_29                  = 0x0000001d,\nTA_PERF_SEL_sh_fifo_addr_cycles          = 0x0000001e,\nTA_PERF_SEL_sh_fifo_data_cycles          = 0x0000001f,\nTA_PERF_SEL_total_wavefronts             = 0x00000020,\nTA_PERF_SEL_gradient_cycles              = 0x00000021,\nTA_PERF_SEL_walker_cycles                = 0x00000022,\nTA_PERF_SEL_aligner_cycles               = 0x00000023,\nTA_PERF_SEL_image_wavefronts             = 0x00000024,\nTA_PERF_SEL_image_read_wavefronts        = 0x00000025,\nTA_PERF_SEL_image_write_wavefronts       = 0x00000026,\nTA_PERF_SEL_image_atomic_wavefronts      = 0x00000027,\nTA_PERF_SEL_image_total_cycles           = 0x00000028,\nTA_PERF_SEL_RESERVED_41                  = 0x00000029,\nTA_PERF_SEL_RESERVED_42                  = 0x0000002a,\nTA_PERF_SEL_RESERVED_43                  = 0x0000002b,\nTA_PERF_SEL_buffer_wavefronts            = 0x0000002c,\nTA_PERF_SEL_buffer_read_wavefronts       = 0x0000002d,\nTA_PERF_SEL_buffer_write_wavefronts      = 0x0000002e,\nTA_PERF_SEL_buffer_atomic_wavefronts     = 0x0000002f,\nTA_PERF_SEL_buffer_coalescable_wavefronts  = 0x00000030,\nTA_PERF_SEL_buffer_total_cycles          = 0x00000031,\nTA_PERF_SEL_buffer_coalescable_addr_multicycled_cycles  = 0x00000032,\nTA_PERF_SEL_buffer_coalescable_clamp_16kdword_multicycled_cycles  = 0x00000033,\nTA_PERF_SEL_buffer_coalesced_read_cycles  = 0x00000034,\nTA_PERF_SEL_buffer_coalesced_write_cycles  = 0x00000035,\nTA_PERF_SEL_addr_stalled_by_tc_cycles    = 0x00000036,\nTA_PERF_SEL_addr_stalled_by_td_cycles    = 0x00000037,\nTA_PERF_SEL_data_stalled_by_tc_cycles    = 0x00000038,\nTA_PERF_SEL_addresser_stalled_by_aligner_only_cycles  = 0x00000039,\nTA_PERF_SEL_addresser_stalled_cycles     = 0x0000003a,\nTA_PERF_SEL_aniso_stalled_by_addresser_only_cycles  = 0x0000003b,\nTA_PERF_SEL_aniso_stalled_cycles         = 0x0000003c,\nTA_PERF_SEL_deriv_stalled_by_aniso_only_cycles  = 0x0000003d,\nTA_PERF_SEL_deriv_stalled_cycles         = 0x0000003e,\nTA_PERF_SEL_aniso_gt1_cycle_quads        = 0x0000003f,\nTA_PERF_SEL_color_1_cycle_pixels         = 0x00000040,\nTA_PERF_SEL_color_2_cycle_pixels         = 0x00000041,\nTA_PERF_SEL_color_3_cycle_pixels         = 0x00000042,\nTA_PERF_SEL_color_4_cycle_pixels         = 0x00000043,\nTA_PERF_SEL_mip_1_cycle_pixels           = 0x00000044,\nTA_PERF_SEL_mip_2_cycle_pixels           = 0x00000045,\nTA_PERF_SEL_vol_1_cycle_pixels           = 0x00000046,\nTA_PERF_SEL_vol_2_cycle_pixels           = 0x00000047,\nTA_PERF_SEL_bilin_point_1_cycle_pixels   = 0x00000048,\nTA_PERF_SEL_mipmap_lod_0_samples         = 0x00000049,\nTA_PERF_SEL_mipmap_lod_1_samples         = 0x0000004a,\nTA_PERF_SEL_mipmap_lod_2_samples         = 0x0000004b,\nTA_PERF_SEL_mipmap_lod_3_samples         = 0x0000004c,\nTA_PERF_SEL_mipmap_lod_4_samples         = 0x0000004d,\nTA_PERF_SEL_mipmap_lod_5_samples         = 0x0000004e,\nTA_PERF_SEL_mipmap_lod_6_samples         = 0x0000004f,\nTA_PERF_SEL_mipmap_lod_7_samples         = 0x00000050,\nTA_PERF_SEL_mipmap_lod_8_samples         = 0x00000051,\nTA_PERF_SEL_mipmap_lod_9_samples         = 0x00000052,\nTA_PERF_SEL_mipmap_lod_10_samples        = 0x00000053,\nTA_PERF_SEL_mipmap_lod_11_samples        = 0x00000054,\nTA_PERF_SEL_mipmap_lod_12_samples        = 0x00000055,\nTA_PERF_SEL_mipmap_lod_13_samples        = 0x00000056,\nTA_PERF_SEL_mipmap_lod_14_samples        = 0x00000057,\nTA_PERF_SEL_mipmap_invalid_samples       = 0x00000058,\nTA_PERF_SEL_aniso_1_cycle_quads          = 0x00000059,\nTA_PERF_SEL_aniso_2_cycle_quads          = 0x0000005a,\nTA_PERF_SEL_aniso_4_cycle_quads          = 0x0000005b,\nTA_PERF_SEL_aniso_6_cycle_quads          = 0x0000005c,\nTA_PERF_SEL_aniso_8_cycle_quads          = 0x0000005d,\nTA_PERF_SEL_aniso_10_cycle_quads         = 0x0000005e,\nTA_PERF_SEL_aniso_12_cycle_quads         = 0x0000005f,\nTA_PERF_SEL_aniso_14_cycle_quads         = 0x00000060,\nTA_PERF_SEL_aniso_16_cycle_quads         = 0x00000061,\nTA_PERF_SEL_write_path_input_cycles      = 0x00000062,\nTA_PERF_SEL_write_path_output_cycles     = 0x00000063,\nTA_PERF_SEL_flat_wavefronts              = 0x00000064,\nTA_PERF_SEL_flat_read_wavefronts         = 0x00000065,\nTA_PERF_SEL_flat_write_wavefronts        = 0x00000066,\nTA_PERF_SEL_flat_atomic_wavefronts       = 0x00000067,\nTA_PERF_SEL_flat_coalesceable_wavefronts  = 0x00000068,\nTA_PERF_SEL_reg_sclk_vld                 = 0x00000069,\nTA_PERF_SEL_local_cg_dyn_sclk_grp0_en    = 0x0000006a,\nTA_PERF_SEL_local_cg_dyn_sclk_grp1_en    = 0x0000006b,\nTA_PERF_SEL_local_cg_dyn_sclk_grp1_mems_en  = 0x0000006c,\nTA_PERF_SEL_local_cg_dyn_sclk_grp4_en    = 0x0000006d,\nTA_PERF_SEL_local_cg_dyn_sclk_grp5_en    = 0x0000006e,\nTA_PERF_SEL_xnack_on_phase0              = 0x0000006f,\nTA_PERF_SEL_xnack_on_phase1              = 0x00000070,\nTA_PERF_SEL_xnack_on_phase2              = 0x00000071,\nTA_PERF_SEL_xnack_on_phase3              = 0x00000072,\nTA_PERF_SEL_first_xnack_on_phase0        = 0x00000073,\nTA_PERF_SEL_first_xnack_on_phase1        = 0x00000074,\nTA_PERF_SEL_first_xnack_on_phase2        = 0x00000075,\nTA_PERF_SEL_first_xnack_on_phase3        = 0x00000076,\n} TA_PERFCOUNT_SEL;\n\n \n\ntypedef enum TD_PERFCOUNT_SEL {\nTD_PERF_SEL_none                         = 0x00000000,\nTD_PERF_SEL_td_busy                      = 0x00000001,\nTD_PERF_SEL_input_busy                   = 0x00000002,\nTD_PERF_SEL_output_busy                  = 0x00000003,\nTD_PERF_SEL_lerp_busy                    = 0x00000004,\nTD_PERF_SEL_reg_sclk_vld                 = 0x00000005,\nTD_PERF_SEL_local_cg_dyn_sclk_grp0_en    = 0x00000006,\nTD_PERF_SEL_local_cg_dyn_sclk_grp1_en    = 0x00000007,\nTD_PERF_SEL_local_cg_dyn_sclk_grp4_en    = 0x00000008,\nTD_PERF_SEL_local_cg_dyn_sclk_grp5_en    = 0x00000009,\nTD_PERF_SEL_tc_td_fifo_full              = 0x0000000a,\nTD_PERF_SEL_constant_state_full          = 0x0000000b,\nTD_PERF_SEL_sample_state_full            = 0x0000000c,\nTD_PERF_SEL_output_fifo_full             = 0x0000000d,\nTD_PERF_SEL_RESERVED_14                  = 0x0000000e,\nTD_PERF_SEL_tc_stall                     = 0x0000000f,\nTD_PERF_SEL_pc_stall                     = 0x00000010,\nTD_PERF_SEL_gds_stall                    = 0x00000011,\nTD_PERF_SEL_RESERVED_18                  = 0x00000012,\nTD_PERF_SEL_RESERVED_19                  = 0x00000013,\nTD_PERF_SEL_gather4_wavefront            = 0x00000014,\nTD_PERF_SEL_gather4h_wavefront           = 0x00000015,\nTD_PERF_SEL_gather4h_packed_wavefront    = 0x00000016,\nTD_PERF_SEL_gather8h_packed_wavefront    = 0x00000017,\nTD_PERF_SEL_sample_c_wavefront           = 0x00000018,\nTD_PERF_SEL_load_wavefront               = 0x00000019,\nTD_PERF_SEL_atomic_wavefront             = 0x0000001a,\nTD_PERF_SEL_store_wavefront              = 0x0000001b,\nTD_PERF_SEL_ldfptr_wavefront             = 0x0000001c,\nTD_PERF_SEL_d16_en_wavefront             = 0x0000001d,\nTD_PERF_SEL_bypass_filter_wavefront      = 0x0000001e,\nTD_PERF_SEL_min_max_filter_wavefront     = 0x0000001f,\nTD_PERF_SEL_coalescable_wavefront        = 0x00000020,\nTD_PERF_SEL_coalesced_phase              = 0x00000021,\nTD_PERF_SEL_four_phase_wavefront         = 0x00000022,\nTD_PERF_SEL_eight_phase_wavefront        = 0x00000023,\nTD_PERF_SEL_sixteen_phase_wavefront      = 0x00000024,\nTD_PERF_SEL_four_phase_forward_wavefront  = 0x00000025,\nTD_PERF_SEL_write_ack_wavefront          = 0x00000026,\nTD_PERF_SEL_RESERVED_39                  = 0x00000027,\nTD_PERF_SEL_user_defined_border          = 0x00000028,\nTD_PERF_SEL_white_border                 = 0x00000029,\nTD_PERF_SEL_opaque_black_border          = 0x0000002a,\nTD_PERF_SEL_RESERVED_43                  = 0x0000002b,\nTD_PERF_SEL_RESERVED_44                  = 0x0000002c,\nTD_PERF_SEL_nack                         = 0x0000002d,\nTD_PERF_SEL_td_sp_traffic                = 0x0000002e,\nTD_PERF_SEL_consume_gds_traffic          = 0x0000002f,\nTD_PERF_SEL_addresscmd_poison            = 0x00000030,\nTD_PERF_SEL_data_poison                  = 0x00000031,\nTD_PERF_SEL_start_cycle_0                = 0x00000032,\nTD_PERF_SEL_start_cycle_1                = 0x00000033,\nTD_PERF_SEL_start_cycle_2                = 0x00000034,\nTD_PERF_SEL_start_cycle_3                = 0x00000035,\nTD_PERF_SEL_null_cycle_output            = 0x00000036,\nTD_PERF_SEL_d16_data_packed              = 0x00000037,\nTD_PERF_SEL_texels_zeroed_out_by_blend_zero_prt  = 0x00000038,\n} TD_PERFCOUNT_SEL;\n\n \n\ntypedef enum TCP_PERFCOUNT_SELECT {\nTCP_PERF_SEL_TA_TCP_ADDR_STARVE_CYCLES   = 0x00000000,\nTCP_PERF_SEL_TA_TCP_DATA_STARVE_CYCLES   = 0x00000001,\nTCP_PERF_SEL_TCP_TA_ADDR_STALL_CYCLES    = 0x00000002,\nTCP_PERF_SEL_TCP_TA_DATA_STALL_CYCLES    = 0x00000003,\nTCP_PERF_SEL_TD_TCP_STALL_CYCLES         = 0x00000004,\nTCP_PERF_SEL_TCR_TCP_STALL_CYCLES        = 0x00000005,\nTCP_PERF_SEL_LOD_STALL_CYCLES            = 0x00000006,\nTCP_PERF_SEL_READ_TAGCONFLICT_STALL_CYCLES  = 0x00000007,\nTCP_PERF_SEL_WRITE_TAGCONFLICT_STALL_CYCLES  = 0x00000008,\nTCP_PERF_SEL_ATOMIC_TAGCONFLICT_STALL_CYCLES  = 0x00000009,\nTCP_PERF_SEL_ALLOC_STALL_CYCLES          = 0x0000000a,\nTCP_PERF_SEL_LFIFO_STALL_CYCLES          = 0x0000000b,\nTCP_PERF_SEL_RFIFO_STALL_CYCLES          = 0x0000000c,\nTCP_PERF_SEL_TCR_RDRET_STALL             = 0x0000000d,\nTCP_PERF_SEL_WRITE_CONFLICT_STALL        = 0x0000000e,\nTCP_PERF_SEL_HOLE_READ_STALL             = 0x0000000f,\nTCP_PERF_SEL_READCONFLICT_STALL_CYCLES   = 0x00000010,\nTCP_PERF_SEL_PENDING_STALL_CYCLES        = 0x00000011,\nTCP_PERF_SEL_READFIFO_STALL_CYCLES       = 0x00000012,\nTCP_PERF_SEL_TCP_LATENCY                 = 0x00000013,\nTCP_PERF_SEL_TCC_READ_REQ_LATENCY        = 0x00000014,\nTCP_PERF_SEL_TCC_WRITE_REQ_LATENCY       = 0x00000015,\nTCP_PERF_SEL_TCC_WRITE_REQ_HOLE_LATENCY  = 0x00000016,\nTCP_PERF_SEL_TCC_READ_REQ                = 0x00000017,\nTCP_PERF_SEL_TCC_WRITE_REQ               = 0x00000018,\nTCP_PERF_SEL_TCC_ATOMIC_WITH_RET_REQ     = 0x00000019,\nTCP_PERF_SEL_TCC_ATOMIC_WITHOUT_RET_REQ  = 0x0000001a,\nTCP_PERF_SEL_TOTAL_LOCAL_READ            = 0x0000001b,\nTCP_PERF_SEL_TOTAL_GLOBAL_READ           = 0x0000001c,\nTCP_PERF_SEL_TOTAL_LOCAL_WRITE           = 0x0000001d,\nTCP_PERF_SEL_TOTAL_GLOBAL_WRITE          = 0x0000001e,\nTCP_PERF_SEL_TOTAL_ATOMIC_WITH_RET       = 0x0000001f,\nTCP_PERF_SEL_TOTAL_ATOMIC_WITHOUT_RET    = 0x00000020,\nTCP_PERF_SEL_TOTAL_WBINVL1               = 0x00000021,\nTCP_PERF_SEL_IMG_READ_FMT_1              = 0x00000022,\nTCP_PERF_SEL_IMG_READ_FMT_8              = 0x00000023,\nTCP_PERF_SEL_IMG_READ_FMT_16             = 0x00000024,\nTCP_PERF_SEL_IMG_READ_FMT_32             = 0x00000025,\nTCP_PERF_SEL_IMG_READ_FMT_32_AS_8        = 0x00000026,\nTCP_PERF_SEL_IMG_READ_FMT_32_AS_16       = 0x00000027,\nTCP_PERF_SEL_IMG_READ_FMT_32_AS_128      = 0x00000028,\nTCP_PERF_SEL_IMG_READ_FMT_64_2_CYCLE     = 0x00000029,\nTCP_PERF_SEL_IMG_READ_FMT_64_1_CYCLE     = 0x0000002a,\nTCP_PERF_SEL_IMG_READ_FMT_96             = 0x0000002b,\nTCP_PERF_SEL_IMG_READ_FMT_128_4_CYCLE    = 0x0000002c,\nTCP_PERF_SEL_IMG_READ_FMT_128_1_CYCLE    = 0x0000002d,\nTCP_PERF_SEL_IMG_READ_FMT_BC1            = 0x0000002e,\nTCP_PERF_SEL_IMG_READ_FMT_BC2            = 0x0000002f,\nTCP_PERF_SEL_IMG_READ_FMT_BC3            = 0x00000030,\nTCP_PERF_SEL_IMG_READ_FMT_BC4            = 0x00000031,\nTCP_PERF_SEL_IMG_READ_FMT_BC5            = 0x00000032,\nTCP_PERF_SEL_IMG_READ_FMT_BC6            = 0x00000033,\nTCP_PERF_SEL_IMG_READ_FMT_BC7            = 0x00000034,\nTCP_PERF_SEL_IMG_READ_FMT_I8             = 0x00000035,\nTCP_PERF_SEL_IMG_READ_FMT_I16            = 0x00000036,\nTCP_PERF_SEL_IMG_READ_FMT_I32            = 0x00000037,\nTCP_PERF_SEL_IMG_READ_FMT_I32_AS_8       = 0x00000038,\nTCP_PERF_SEL_IMG_READ_FMT_I32_AS_16      = 0x00000039,\nTCP_PERF_SEL_IMG_READ_FMT_D8             = 0x0000003a,\nTCP_PERF_SEL_IMG_READ_FMT_D16            = 0x0000003b,\nTCP_PERF_SEL_IMG_READ_FMT_D32            = 0x0000003c,\nTCP_PERF_SEL_IMG_WRITE_FMT_8             = 0x0000003d,\nTCP_PERF_SEL_IMG_WRITE_FMT_16            = 0x0000003e,\nTCP_PERF_SEL_IMG_WRITE_FMT_32            = 0x0000003f,\nTCP_PERF_SEL_IMG_WRITE_FMT_64            = 0x00000040,\nTCP_PERF_SEL_IMG_WRITE_FMT_128           = 0x00000041,\nTCP_PERF_SEL_IMG_WRITE_FMT_D8            = 0x00000042,\nTCP_PERF_SEL_IMG_WRITE_FMT_D16           = 0x00000043,\nTCP_PERF_SEL_IMG_WRITE_FMT_D32           = 0x00000044,\nTCP_PERF_SEL_IMG_ATOMIC_WITH_RET_FMT_32  = 0x00000045,\nTCP_PERF_SEL_IMG_ATOMIC_WITHOUT_RET_FMT_32  = 0x00000046,\nTCP_PERF_SEL_IMG_ATOMIC_WITH_RET_FMT_64  = 0x00000047,\nTCP_PERF_SEL_IMG_ATOMIC_WITHOUT_RET_FMT_64  = 0x00000048,\nTCP_PERF_SEL_BUF_READ_FMT_8              = 0x00000049,\nTCP_PERF_SEL_BUF_READ_FMT_16             = 0x0000004a,\nTCP_PERF_SEL_BUF_READ_FMT_32             = 0x0000004b,\nTCP_PERF_SEL_BUF_WRITE_FMT_8             = 0x0000004c,\nTCP_PERF_SEL_BUF_WRITE_FMT_16            = 0x0000004d,\nTCP_PERF_SEL_BUF_WRITE_FMT_32            = 0x0000004e,\nTCP_PERF_SEL_BUF_ATOMIC_WITH_RET_FMT_32  = 0x0000004f,\nTCP_PERF_SEL_BUF_ATOMIC_WITHOUT_RET_FMT_32  = 0x00000050,\nTCP_PERF_SEL_BUF_ATOMIC_WITH_RET_FMT_64  = 0x00000051,\nTCP_PERF_SEL_BUF_ATOMIC_WITHOUT_RET_FMT_64  = 0x00000052,\nTCP_PERF_SEL_ARR_LINEAR_GENERAL          = 0x00000053,\nTCP_PERF_SEL_ARR_LINEAR_ALIGNED          = 0x00000054,\nTCP_PERF_SEL_ARR_1D_THIN1                = 0x00000055,\nTCP_PERF_SEL_ARR_1D_THICK                = 0x00000056,\nTCP_PERF_SEL_ARR_2D_THIN1                = 0x00000057,\nTCP_PERF_SEL_ARR_2D_THICK                = 0x00000058,\nTCP_PERF_SEL_ARR_2D_XTHICK               = 0x00000059,\nTCP_PERF_SEL_ARR_3D_THIN1                = 0x0000005a,\nTCP_PERF_SEL_ARR_3D_THICK                = 0x0000005b,\nTCP_PERF_SEL_ARR_3D_XTHICK               = 0x0000005c,\nTCP_PERF_SEL_DIM_1D                      = 0x0000005d,\nTCP_PERF_SEL_DIM_2D                      = 0x0000005e,\nTCP_PERF_SEL_DIM_3D                      = 0x0000005f,\nTCP_PERF_SEL_DIM_1D_ARRAY                = 0x00000060,\nTCP_PERF_SEL_DIM_2D_ARRAY                = 0x00000061,\nTCP_PERF_SEL_DIM_2D_MSAA                 = 0x00000062,\nTCP_PERF_SEL_DIM_2D_ARRAY_MSAA           = 0x00000063,\nTCP_PERF_SEL_DIM_CUBE_ARRAY              = 0x00000064,\nTCP_PERF_SEL_CP_TCP_INVALIDATE           = 0x00000065,\nTCP_PERF_SEL_TA_TCP_STATE_READ           = 0x00000066,\nTCP_PERF_SEL_TAGRAM0_REQ                 = 0x00000067,\nTCP_PERF_SEL_TAGRAM1_REQ                 = 0x00000068,\nTCP_PERF_SEL_TAGRAM2_REQ                 = 0x00000069,\nTCP_PERF_SEL_TAGRAM3_REQ                 = 0x0000006a,\nTCP_PERF_SEL_GATE_EN1                    = 0x0000006b,\nTCP_PERF_SEL_GATE_EN2                    = 0x0000006c,\nTCP_PERF_SEL_CORE_REG_SCLK_VLD           = 0x0000006d,\nTCP_PERF_SEL_TCC_REQ                     = 0x0000006e,\nTCP_PERF_SEL_TCC_NON_READ_REQ            = 0x0000006f,\nTCP_PERF_SEL_TCC_BYPASS_READ_REQ         = 0x00000070,\nTCP_PERF_SEL_TCC_MISS_EVICT_READ_REQ     = 0x00000071,\nTCP_PERF_SEL_TCC_VOLATILE_READ_REQ       = 0x00000072,\nTCP_PERF_SEL_TCC_VOLATILE_BYPASS_READ_REQ  = 0x00000073,\nTCP_PERF_SEL_TCC_VOLATILE_MISS_EVICT_READ_REQ  = 0x00000074,\nTCP_PERF_SEL_TCC_BYPASS_WRITE_REQ        = 0x00000075,\nTCP_PERF_SEL_TCC_MISS_EVICT_WRITE_REQ    = 0x00000076,\nTCP_PERF_SEL_TCC_VOLATILE_BYPASS_WRITE_REQ  = 0x00000077,\nTCP_PERF_SEL_TCC_VOLATILE_WRITE_REQ      = 0x00000078,\nTCP_PERF_SEL_TCC_VOLATILE_MISS_EVICT_WRITE_REQ  = 0x00000079,\nTCP_PERF_SEL_TCC_BYPASS_ATOMIC_REQ       = 0x0000007a,\nTCP_PERF_SEL_TCC_ATOMIC_REQ              = 0x0000007b,\nTCP_PERF_SEL_TCC_VOLATILE_ATOMIC_REQ     = 0x0000007c,\nTCP_PERF_SEL_TCC_DATA_BUS_BUSY           = 0x0000007d,\nTCP_PERF_SEL_TOTAL_ACCESSES              = 0x0000007e,\nTCP_PERF_SEL_TOTAL_READ                  = 0x0000007f,\nTCP_PERF_SEL_TOTAL_HIT_LRU_READ          = 0x00000080,\nTCP_PERF_SEL_TOTAL_HIT_EVICT_READ        = 0x00000081,\nTCP_PERF_SEL_TOTAL_MISS_LRU_READ         = 0x00000082,\nTCP_PERF_SEL_TOTAL_MISS_EVICT_READ       = 0x00000083,\nTCP_PERF_SEL_TOTAL_NON_READ              = 0x00000084,\nTCP_PERF_SEL_TOTAL_WRITE                 = 0x00000085,\nTCP_PERF_SEL_TOTAL_MISS_LRU_WRITE        = 0x00000086,\nTCP_PERF_SEL_TOTAL_MISS_EVICT_WRITE      = 0x00000087,\nTCP_PERF_SEL_TOTAL_WBINVL1_VOL           = 0x00000088,\nTCP_PERF_SEL_TOTAL_WRITEBACK_INVALIDATES  = 0x00000089,\nTCP_PERF_SEL_DISPLAY_MICROTILING         = 0x0000008a,\nTCP_PERF_SEL_THIN_MICROTILING            = 0x0000008b,\nTCP_PERF_SEL_DEPTH_MICROTILING           = 0x0000008c,\nTCP_PERF_SEL_ARR_PRT_THIN1               = 0x0000008d,\nTCP_PERF_SEL_ARR_PRT_2D_THIN1            = 0x0000008e,\nTCP_PERF_SEL_ARR_PRT_3D_THIN1            = 0x0000008f,\nTCP_PERF_SEL_ARR_PRT_THICK               = 0x00000090,\nTCP_PERF_SEL_ARR_PRT_2D_THICK            = 0x00000091,\nTCP_PERF_SEL_ARR_PRT_3D_THICK            = 0x00000092,\nTCP_PERF_SEL_CP_TCP_INVALIDATE_VOL       = 0x00000093,\nTCP_PERF_SEL_SQ_TCP_INVALIDATE_VOL       = 0x00000094,\nTCP_PERF_SEL_UNALIGNED                   = 0x00000095,\nTCP_PERF_SEL_ROTATED_MICROTILING         = 0x00000096,\nTCP_PERF_SEL_THICK_MICROTILING           = 0x00000097,\nTCP_PERF_SEL_ATC                         = 0x00000098,\nTCP_PERF_SEL_POWER_STALL                 = 0x00000099,\nTCP_PERF_SEL_RESERVED_154                = 0x0000009a,\nTCP_PERF_SEL_TCC_LRU_REQ                 = 0x0000009b,\nTCP_PERF_SEL_TCC_STREAM_REQ              = 0x0000009c,\nTCP_PERF_SEL_TCC_NC_READ_REQ             = 0x0000009d,\nTCP_PERF_SEL_TCC_NC_WRITE_REQ            = 0x0000009e,\nTCP_PERF_SEL_TCC_NC_ATOMIC_REQ           = 0x0000009f,\nTCP_PERF_SEL_TCC_UC_READ_REQ             = 0x000000a0,\nTCP_PERF_SEL_TCC_UC_WRITE_REQ            = 0x000000a1,\nTCP_PERF_SEL_TCC_UC_ATOMIC_REQ           = 0x000000a2,\nTCP_PERF_SEL_TCC_CC_READ_REQ             = 0x000000a3,\nTCP_PERF_SEL_TCC_CC_WRITE_REQ            = 0x000000a4,\nTCP_PERF_SEL_TCC_CC_ATOMIC_REQ           = 0x000000a5,\nTCP_PERF_SEL_TCC_DCC_REQ                 = 0x000000a6,\nTCP_PERF_SEL_TCC_PHYSICAL_REQ            = 0x000000a7,\nTCP_PERF_SEL_UNORDERED_MTYPE_STALL       = 0x000000a8,\nTCP_PERF_SEL_VOLATILE                    = 0x000000a9,\nTCP_PERF_SEL_TC_TA_XNACK_STALL           = 0x000000aa,\nTCP_PERF_SEL_UTCL1_SERIALIZATION_STALL   = 0x000000ab,\nTCP_PERF_SEL_SHOOTDOWN                   = 0x000000ac,\nTCP_PERF_SEL_UTCL1_TRANSLATION_MISS      = 0x000000ad,\nTCP_PERF_SEL_UTCL1_PERMISSION_MISS       = 0x000000ae,\nTCP_PERF_SEL_UTCL1_REQUEST               = 0x000000af,\nTCP_PERF_SEL_UTCL1_STALL_INFLIGHT_MAX    = 0x000000b0,\nTCP_PERF_SEL_UTCL1_STALL_LRU_INFLIGHT    = 0x000000b1,\nTCP_PERF_SEL_UTCL1_LFIFO_FULL            = 0x000000b2,\nTCP_PERF_SEL_UTCL1_STALL_LFIFO_NOT_RES   = 0x000000b3,\nTCP_PERF_SEL_UTCL1_STALL_UTCL2_REQ_OUT_OF_CREDITS  = 0x000000b4,\nTCP_PERF_SEL_UTCL1_UTCL2_INFLIGHT        = 0x000000b5,\nTCP_PERF_SEL_UTCL1_STALL_MISSFIFO_FULL   = 0x000000b6,\nTCP_PERF_SEL_IMG_READ_FMT_ETC2_RGB       = 0x000000b7,\nTCP_PERF_SEL_IMG_READ_FMT_ETC2_RGBA      = 0x000000b8,\nTCP_PERF_SEL_IMG_READ_FMT_ETC2_RGBA1     = 0x000000b9,\nTCP_PERF_SEL_IMG_READ_FMT_ETC2_R         = 0x000000ba,\nTCP_PERF_SEL_IMG_READ_FMT_ETC2_RG        = 0x000000bb,\nTCP_PERF_SEL_IMG_READ_FMT_8_AS_32        = 0x000000bc,\nTCP_PERF_SEL_IMG_READ_FMT_8_AS_64        = 0x000000bd,\nTCP_PERF_SEL_IMG_READ_FMT_16_AS_64       = 0x000000be,\nTCP_PERF_SEL_IMG_READ_FMT_16_AS_128      = 0x000000bf,\nTCP_PERF_SEL_IMG_WRITE_FMT_8_AS_32       = 0x000000c0,\nTCP_PERF_SEL_IMG_WRITE_FMT_8_AS_64       = 0x000000c1,\nTCP_PERF_SEL_IMG_WRITE_FMT_16_AS_64      = 0x000000c2,\nTCP_PERF_SEL_IMG_WRITE_FMT_16_AS_128     = 0x000000c3,\n} TCP_PERFCOUNT_SELECT;\n\n \n\ntypedef enum TCP_CACHE_POLICIES {\nTCP_CACHE_POLICY_MISS_LRU                = 0x00000000,\nTCP_CACHE_POLICY_MISS_EVICT              = 0x00000001,\nTCP_CACHE_POLICY_HIT_LRU                 = 0x00000002,\nTCP_CACHE_POLICY_HIT_EVICT               = 0x00000003,\n} TCP_CACHE_POLICIES;\n\n \n\ntypedef enum TCP_CACHE_STORE_POLICIES {\nTCP_CACHE_STORE_POLICY_WT_LRU            = 0x00000000,\nTCP_CACHE_STORE_POLICY_WT_EVICT          = 0x00000001,\n} TCP_CACHE_STORE_POLICIES;\n\n \n\ntypedef enum TCP_WATCH_MODES {\nTCP_WATCH_MODE_READ                      = 0x00000000,\nTCP_WATCH_MODE_NONREAD                   = 0x00000001,\nTCP_WATCH_MODE_ATOMIC                    = 0x00000002,\nTCP_WATCH_MODE_ALL                       = 0x00000003,\n} TCP_WATCH_MODES;\n\n \n\ntypedef enum TCP_DSM_DATA_SEL {\nTCP_DSM_DISABLE                          = 0x00000000,\nTCP_DSM_SEL0                             = 0x00000001,\nTCP_DSM_SEL1                             = 0x00000002,\nTCP_DSM_SEL_BOTH                         = 0x00000003,\n} TCP_DSM_DATA_SEL;\n\n \n\ntypedef enum TCP_DSM_SINGLE_WRITE {\nTCP_DSM_SINGLE_WRITE_DIS                 = 0x00000000,\nTCP_DSM_SINGLE_WRITE_EN                  = 0x00000001,\n} TCP_DSM_SINGLE_WRITE;\n\n \n\ntypedef enum TCP_DSM_INJECT_SEL {\nTCP_DSM_INJECT_SEL0                      = 0x00000000,\nTCP_DSM_INJECT_SEL1                      = 0x00000001,\nTCP_DSM_INJECT_SEL2                      = 0x00000002,\nTCP_DSM_INJECT_SEL3                      = 0x00000003,\n} TCP_DSM_INJECT_SEL;\n\n \n\n \n\ntypedef enum TCC_PERF_SEL {\nTCC_PERF_SEL_NONE                        = 0x00000000,\nTCC_PERF_SEL_CYCLE                       = 0x00000001,\nTCC_PERF_SEL_BUSY                        = 0x00000002,\nTCC_PERF_SEL_REQ                         = 0x00000003,\nTCC_PERF_SEL_STREAMING_REQ               = 0x00000004,\nTCC_PERF_SEL_EXE_REQ                     = 0x00000005,\nTCC_PERF_SEL_COMPRESSED_REQ              = 0x00000006,\nTCC_PERF_SEL_COMPRESSED_0_REQ            = 0x00000007,\nTCC_PERF_SEL_METADATA_REQ                = 0x00000008,\nTCC_PERF_SEL_NC_VIRTUAL_REQ              = 0x00000009,\nTCC_PERF_SEL_UC_VIRTUAL_REQ              = 0x0000000a,\nTCC_PERF_SEL_CC_PHYSICAL_REQ             = 0x0000000b,\nTCC_PERF_SEL_PROBE                       = 0x0000000c,\nTCC_PERF_SEL_PROBE_ALL                   = 0x0000000d,\nTCC_PERF_SEL_READ                        = 0x0000000e,\nTCC_PERF_SEL_WRITE                       = 0x0000000f,\nTCC_PERF_SEL_ATOMIC                      = 0x00000010,\nTCC_PERF_SEL_HIT                         = 0x00000011,\nTCC_PERF_SEL_SECTOR_HIT                  = 0x00000012,\nTCC_PERF_SEL_MISS                        = 0x00000013,\nTCC_PERF_SEL_DEWRITE_ALLOCATE_HIT        = 0x00000014,\nTCC_PERF_SEL_FULLY_WRITTEN_HIT           = 0x00000015,\nTCC_PERF_SEL_WRITEBACK                   = 0x00000016,\nTCC_PERF_SEL_LATENCY_FIFO_FULL           = 0x00000017,\nTCC_PERF_SEL_SRC_FIFO_FULL               = 0x00000018,\nTCC_PERF_SEL_HOLE_FIFO_FULL              = 0x00000019,\nTCC_PERF_SEL_EA_WRREQ                    = 0x0000001a,\nTCC_PERF_SEL_EA_WRREQ_64B                = 0x0000001b,\nTCC_PERF_SEL_EA_WRREQ_PROBE_COMMAND      = 0x0000001c,\nTCC_PERF_SEL_EA_WR_UNCACHED_32B          = 0x0000001d,\nTCC_PERF_SEL_EA_WRREQ_STALL              = 0x0000001e,\nTCC_PERF_SEL_EA_WRREQ_CREDIT_STALL       = 0x0000001f,\nTCC_PERF_SEL_TOO_MANY_EA_WRREQS_STALL    = 0x00000020,\nTCC_PERF_SEL_EA_WRREQ_LEVEL              = 0x00000021,\nTCC_PERF_SEL_EA_ATOMIC                   = 0x00000022,\nTCC_PERF_SEL_EA_ATOMIC_LEVEL             = 0x00000023,\nTCC_PERF_SEL_EA_RDREQ                    = 0x00000024,\nTCC_PERF_SEL_EA_RDREQ_32B                = 0x00000025,\nTCC_PERF_SEL_EA_RD_UNCACHED_32B          = 0x00000026,\nTCC_PERF_SEL_EA_RD_MDC_32B               = 0x00000027,\nTCC_PERF_SEL_EA_RD_COMPRESSED_32B        = 0x00000028,\nTCC_PERF_SEL_EA_RDREQ_CREDIT_STALL       = 0x00000029,\nTCC_PERF_SEL_EA_RDREQ_LEVEL              = 0x0000002a,\nTCC_PERF_SEL_TAG_STALL                   = 0x0000002b,\nTCC_PERF_SEL_TAG_WRITEBACK_FIFO_FULL_STALL  = 0x0000002c,\nTCC_PERF_SEL_TAG_MISS_NOTHING_REPLACEABLE_STALL  = 0x0000002d,\nTCC_PERF_SEL_TAG_UNCACHED_WRITE_ATOMIC_FIFO_FULL_STALL  = 0x0000002e,\nTCC_PERF_SEL_TAG_NO_UNCACHED_WRITE_ATOMIC_ENTRIES_STALL  = 0x0000002f,\nTCC_PERF_SEL_TAG_PROBE_STALL             = 0x00000030,\nTCC_PERF_SEL_TAG_PROBE_FILTER_STALL      = 0x00000031,\nTCC_PERF_SEL_READ_RETURN_TIMEOUT         = 0x00000032,\nTCC_PERF_SEL_WRITEBACK_READ_TIMEOUT      = 0x00000033,\nTCC_PERF_SEL_READ_RETURN_FULL_BUBBLE     = 0x00000034,\nTCC_PERF_SEL_BUBBLE                      = 0x00000035,\nTCC_PERF_SEL_RETURN_ACK                  = 0x00000036,\nTCC_PERF_SEL_RETURN_DATA                 = 0x00000037,\nTCC_PERF_SEL_RETURN_HOLE                 = 0x00000038,\nTCC_PERF_SEL_RETURN_ACK_HOLE             = 0x00000039,\nTCC_PERF_SEL_IB_REQ                      = 0x0000003a,\nTCC_PERF_SEL_IB_STALL                    = 0x0000003b,\nTCC_PERF_SEL_IB_TAG_STALL                = 0x0000003c,\nTCC_PERF_SEL_IB_MDC_STALL                = 0x0000003d,\nTCC_PERF_SEL_TCA_LEVEL                   = 0x0000003e,\nTCC_PERF_SEL_HOLE_LEVEL                  = 0x0000003f,\nTCC_PERF_SEL_NORMAL_WRITEBACK            = 0x00000040,\nTCC_PERF_SEL_TC_OP_WBL2_NC_WRITEBACK     = 0x00000041,\nTCC_PERF_SEL_TC_OP_WBL2_WC_WRITEBACK     = 0x00000042,\nTCC_PERF_SEL_TC_OP_WBINVL2_WRITEBACK     = 0x00000043,\nTCC_PERF_SEL_TC_OP_WBINVL2_NC_WRITEBACK  = 0x00000044,\nTCC_PERF_SEL_TC_OP_WBINVL2_SD_WRITEBACK  = 0x00000045,\nTCC_PERF_SEL_ALL_TC_OP_WB_WRITEBACK      = 0x00000046,\nTCC_PERF_SEL_NORMAL_EVICT                = 0x00000047,\nTCC_PERF_SEL_TC_OP_WBL2_NC_EVICT         = 0x00000048,\nTCC_PERF_SEL_TC_OP_WBL2_WC_EVICT         = 0x00000049,\nTCC_PERF_SEL_TC_OP_INVL2_NC_EVICT        = 0x0000004a,\nTCC_PERF_SEL_TC_OP_WBINVL2_EVICT         = 0x0000004b,\nTCC_PERF_SEL_TC_OP_WBINVL2_NC_EVICT      = 0x0000004c,\nTCC_PERF_SEL_TC_OP_WBINVL2_SD_EVICT      = 0x0000004d,\nTCC_PERF_SEL_ALL_TC_OP_INV_EVICT         = 0x0000004e,\nTCC_PERF_SEL_PROBE_EVICT                 = 0x0000004f,\nTCC_PERF_SEL_TC_OP_WBL2_NC_CYCLE         = 0x00000050,\nTCC_PERF_SEL_TC_OP_WBL2_WC_CYCLE         = 0x00000051,\nTCC_PERF_SEL_TC_OP_INVL2_NC_CYCLE        = 0x00000052,\nTCC_PERF_SEL_TC_OP_WBINVL2_CYCLE         = 0x00000053,\nTCC_PERF_SEL_TC_OP_WBINVL2_NC_CYCLE      = 0x00000054,\nTCC_PERF_SEL_TC_OP_WBINVL2_SD_CYCLE      = 0x00000055,\nTCC_PERF_SEL_ALL_TC_OP_WB_OR_INV_CYCLE   = 0x00000056,\nTCC_PERF_SEL_TC_OP_WBL2_NC_START         = 0x00000057,\nTCC_PERF_SEL_TC_OP_WBL2_WC_START         = 0x00000058,\nTCC_PERF_SEL_TC_OP_INVL2_NC_START        = 0x00000059,\nTCC_PERF_SEL_TC_OP_WBINVL2_START         = 0x0000005a,\nTCC_PERF_SEL_TC_OP_WBINVL2_NC_START      = 0x0000005b,\nTCC_PERF_SEL_TC_OP_WBINVL2_SD_START      = 0x0000005c,\nTCC_PERF_SEL_ALL_TC_OP_WB_OR_INV_START   = 0x0000005d,\nTCC_PERF_SEL_TC_OP_WBL2_NC_FINISH        = 0x0000005e,\nTCC_PERF_SEL_TC_OP_WBL2_WC_FINISH        = 0x0000005f,\nTCC_PERF_SEL_TC_OP_INVL2_NC_FINISH       = 0x00000060,\nTCC_PERF_SEL_TC_OP_WBINVL2_FINISH        = 0x00000061,\nTCC_PERF_SEL_TC_OP_WBINVL2_NC_FINISH     = 0x00000062,\nTCC_PERF_SEL_TC_OP_WBINVL2_SD_FINISH     = 0x00000063,\nTCC_PERF_SEL_ALL_TC_OP_WB_OR_INV_FINISH  = 0x00000064,\nTCC_PERF_SEL_MDC_REQ                     = 0x00000065,\nTCC_PERF_SEL_MDC_LEVEL                   = 0x00000066,\nTCC_PERF_SEL_MDC_TAG_HIT                 = 0x00000067,\nTCC_PERF_SEL_MDC_SECTOR_HIT              = 0x00000068,\nTCC_PERF_SEL_MDC_SECTOR_MISS             = 0x00000069,\nTCC_PERF_SEL_MDC_TAG_STALL               = 0x0000006a,\nTCC_PERF_SEL_MDC_TAG_REPLACEMENT_LINE_IN_USE_STALL  = 0x0000006b,\nTCC_PERF_SEL_MDC_TAG_DESECTORIZATION_FIFO_FULL_STALL  = 0x0000006c,\nTCC_PERF_SEL_MDC_TAG_WAITING_FOR_INVALIDATE_COMPLETION_STALL  = 0x0000006d,\nTCC_PERF_SEL_PROBE_FILTER_DISABLE_TRANSITION  = 0x0000006e,\nTCC_PERF_SEL_PROBE_FILTER_DISABLED       = 0x0000006f,\nTCC_PERF_SEL_CLIENT0_REQ                 = 0x00000080,\nTCC_PERF_SEL_CLIENT1_REQ                 = 0x00000081,\nTCC_PERF_SEL_CLIENT2_REQ                 = 0x00000082,\nTCC_PERF_SEL_CLIENT3_REQ                 = 0x00000083,\nTCC_PERF_SEL_CLIENT4_REQ                 = 0x00000084,\nTCC_PERF_SEL_CLIENT5_REQ                 = 0x00000085,\nTCC_PERF_SEL_CLIENT6_REQ                 = 0x00000086,\nTCC_PERF_SEL_CLIENT7_REQ                 = 0x00000087,\nTCC_PERF_SEL_CLIENT8_REQ                 = 0x00000088,\nTCC_PERF_SEL_CLIENT9_REQ                 = 0x00000089,\nTCC_PERF_SEL_CLIENT10_REQ                = 0x0000008a,\nTCC_PERF_SEL_CLIENT11_REQ                = 0x0000008b,\nTCC_PERF_SEL_CLIENT12_REQ                = 0x0000008c,\nTCC_PERF_SEL_CLIENT13_REQ                = 0x0000008d,\nTCC_PERF_SEL_CLIENT14_REQ                = 0x0000008e,\nTCC_PERF_SEL_CLIENT15_REQ                = 0x0000008f,\nTCC_PERF_SEL_CLIENT16_REQ                = 0x00000090,\nTCC_PERF_SEL_CLIENT17_REQ                = 0x00000091,\nTCC_PERF_SEL_CLIENT18_REQ                = 0x00000092,\nTCC_PERF_SEL_CLIENT19_REQ                = 0x00000093,\nTCC_PERF_SEL_CLIENT20_REQ                = 0x00000094,\nTCC_PERF_SEL_CLIENT21_REQ                = 0x00000095,\nTCC_PERF_SEL_CLIENT22_REQ                = 0x00000096,\nTCC_PERF_SEL_CLIENT23_REQ                = 0x00000097,\nTCC_PERF_SEL_CLIENT24_REQ                = 0x00000098,\nTCC_PERF_SEL_CLIENT25_REQ                = 0x00000099,\nTCC_PERF_SEL_CLIENT26_REQ                = 0x0000009a,\nTCC_PERF_SEL_CLIENT27_REQ                = 0x0000009b,\nTCC_PERF_SEL_CLIENT28_REQ                = 0x0000009c,\nTCC_PERF_SEL_CLIENT29_REQ                = 0x0000009d,\nTCC_PERF_SEL_CLIENT30_REQ                = 0x0000009e,\nTCC_PERF_SEL_CLIENT31_REQ                = 0x0000009f,\nTCC_PERF_SEL_CLIENT32_REQ                = 0x000000a0,\nTCC_PERF_SEL_CLIENT33_REQ                = 0x000000a1,\nTCC_PERF_SEL_CLIENT34_REQ                = 0x000000a2,\nTCC_PERF_SEL_CLIENT35_REQ                = 0x000000a3,\nTCC_PERF_SEL_CLIENT36_REQ                = 0x000000a4,\nTCC_PERF_SEL_CLIENT37_REQ                = 0x000000a5,\nTCC_PERF_SEL_CLIENT38_REQ                = 0x000000a6,\nTCC_PERF_SEL_CLIENT39_REQ                = 0x000000a7,\nTCC_PERF_SEL_CLIENT40_REQ                = 0x000000a8,\nTCC_PERF_SEL_CLIENT41_REQ                = 0x000000a9,\nTCC_PERF_SEL_CLIENT42_REQ                = 0x000000aa,\nTCC_PERF_SEL_CLIENT43_REQ                = 0x000000ab,\nTCC_PERF_SEL_CLIENT44_REQ                = 0x000000ac,\nTCC_PERF_SEL_CLIENT45_REQ                = 0x000000ad,\nTCC_PERF_SEL_CLIENT46_REQ                = 0x000000ae,\nTCC_PERF_SEL_CLIENT47_REQ                = 0x000000af,\nTCC_PERF_SEL_CLIENT48_REQ                = 0x000000b0,\nTCC_PERF_SEL_CLIENT49_REQ                = 0x000000b1,\nTCC_PERF_SEL_CLIENT50_REQ                = 0x000000b2,\nTCC_PERF_SEL_CLIENT51_REQ                = 0x000000b3,\nTCC_PERF_SEL_CLIENT52_REQ                = 0x000000b4,\nTCC_PERF_SEL_CLIENT53_REQ                = 0x000000b5,\nTCC_PERF_SEL_CLIENT54_REQ                = 0x000000b6,\nTCC_PERF_SEL_CLIENT55_REQ                = 0x000000b7,\nTCC_PERF_SEL_CLIENT56_REQ                = 0x000000b8,\nTCC_PERF_SEL_CLIENT57_REQ                = 0x000000b9,\nTCC_PERF_SEL_CLIENT58_REQ                = 0x000000ba,\nTCC_PERF_SEL_CLIENT59_REQ                = 0x000000bb,\nTCC_PERF_SEL_CLIENT60_REQ                = 0x000000bc,\nTCC_PERF_SEL_CLIENT61_REQ                = 0x000000bd,\nTCC_PERF_SEL_CLIENT62_REQ                = 0x000000be,\nTCC_PERF_SEL_CLIENT63_REQ                = 0x000000bf,\nTCC_PERF_SEL_CLIENT64_REQ                = 0x000000c0,\nTCC_PERF_SEL_CLIENT65_REQ                = 0x000000c1,\nTCC_PERF_SEL_CLIENT66_REQ                = 0x000000c2,\nTCC_PERF_SEL_CLIENT67_REQ                = 0x000000c3,\nTCC_PERF_SEL_CLIENT68_REQ                = 0x000000c4,\nTCC_PERF_SEL_CLIENT69_REQ                = 0x000000c5,\nTCC_PERF_SEL_CLIENT70_REQ                = 0x000000c6,\nTCC_PERF_SEL_CLIENT71_REQ                = 0x000000c7,\nTCC_PERF_SEL_CLIENT72_REQ                = 0x000000c8,\nTCC_PERF_SEL_CLIENT73_REQ                = 0x000000c9,\nTCC_PERF_SEL_CLIENT74_REQ                = 0x000000ca,\nTCC_PERF_SEL_CLIENT75_REQ                = 0x000000cb,\nTCC_PERF_SEL_CLIENT76_REQ                = 0x000000cc,\nTCC_PERF_SEL_CLIENT77_REQ                = 0x000000cd,\nTCC_PERF_SEL_CLIENT78_REQ                = 0x000000ce,\nTCC_PERF_SEL_CLIENT79_REQ                = 0x000000cf,\nTCC_PERF_SEL_CLIENT80_REQ                = 0x000000d0,\nTCC_PERF_SEL_CLIENT81_REQ                = 0x000000d1,\nTCC_PERF_SEL_CLIENT82_REQ                = 0x000000d2,\nTCC_PERF_SEL_CLIENT83_REQ                = 0x000000d3,\nTCC_PERF_SEL_CLIENT84_REQ                = 0x000000d4,\nTCC_PERF_SEL_CLIENT85_REQ                = 0x000000d5,\nTCC_PERF_SEL_CLIENT86_REQ                = 0x000000d6,\nTCC_PERF_SEL_CLIENT87_REQ                = 0x000000d7,\nTCC_PERF_SEL_CLIENT88_REQ                = 0x000000d8,\nTCC_PERF_SEL_CLIENT89_REQ                = 0x000000d9,\nTCC_PERF_SEL_CLIENT90_REQ                = 0x000000da,\nTCC_PERF_SEL_CLIENT91_REQ                = 0x000000db,\nTCC_PERF_SEL_CLIENT92_REQ                = 0x000000dc,\nTCC_PERF_SEL_CLIENT93_REQ                = 0x000000dd,\nTCC_PERF_SEL_CLIENT94_REQ                = 0x000000de,\nTCC_PERF_SEL_CLIENT95_REQ                = 0x000000df,\nTCC_PERF_SEL_CLIENT96_REQ                = 0x000000e0,\nTCC_PERF_SEL_CLIENT97_REQ                = 0x000000e1,\nTCC_PERF_SEL_CLIENT98_REQ                = 0x000000e2,\nTCC_PERF_SEL_CLIENT99_REQ                = 0x000000e3,\nTCC_PERF_SEL_CLIENT100_REQ               = 0x000000e4,\nTCC_PERF_SEL_CLIENT101_REQ               = 0x000000e5,\nTCC_PERF_SEL_CLIENT102_REQ               = 0x000000e6,\nTCC_PERF_SEL_CLIENT103_REQ               = 0x000000e7,\nTCC_PERF_SEL_CLIENT104_REQ               = 0x000000e8,\nTCC_PERF_SEL_CLIENT105_REQ               = 0x000000e9,\nTCC_PERF_SEL_CLIENT106_REQ               = 0x000000ea,\nTCC_PERF_SEL_CLIENT107_REQ               = 0x000000eb,\nTCC_PERF_SEL_CLIENT108_REQ               = 0x000000ec,\nTCC_PERF_SEL_CLIENT109_REQ               = 0x000000ed,\nTCC_PERF_SEL_CLIENT110_REQ               = 0x000000ee,\nTCC_PERF_SEL_CLIENT111_REQ               = 0x000000ef,\nTCC_PERF_SEL_CLIENT112_REQ               = 0x000000f0,\nTCC_PERF_SEL_CLIENT113_REQ               = 0x000000f1,\nTCC_PERF_SEL_CLIENT114_REQ               = 0x000000f2,\nTCC_PERF_SEL_CLIENT115_REQ               = 0x000000f3,\nTCC_PERF_SEL_CLIENT116_REQ               = 0x000000f4,\nTCC_PERF_SEL_CLIENT117_REQ               = 0x000000f5,\nTCC_PERF_SEL_CLIENT118_REQ               = 0x000000f6,\nTCC_PERF_SEL_CLIENT119_REQ               = 0x000000f7,\nTCC_PERF_SEL_CLIENT120_REQ               = 0x000000f8,\nTCC_PERF_SEL_CLIENT121_REQ               = 0x000000f9,\nTCC_PERF_SEL_CLIENT122_REQ               = 0x000000fa,\nTCC_PERF_SEL_CLIENT123_REQ               = 0x000000fb,\nTCC_PERF_SEL_CLIENT124_REQ               = 0x000000fc,\nTCC_PERF_SEL_CLIENT125_REQ               = 0x000000fd,\nTCC_PERF_SEL_CLIENT126_REQ               = 0x000000fe,\nTCC_PERF_SEL_CLIENT127_REQ               = 0x000000ff,\n} TCC_PERF_SEL;\n\n \n\ntypedef enum TCA_PERF_SEL {\nTCA_PERF_SEL_NONE                        = 0x00000000,\nTCA_PERF_SEL_CYCLE                       = 0x00000001,\nTCA_PERF_SEL_BUSY                        = 0x00000002,\nTCA_PERF_SEL_FORCED_HOLE_TCC0            = 0x00000003,\nTCA_PERF_SEL_FORCED_HOLE_TCC1            = 0x00000004,\nTCA_PERF_SEL_FORCED_HOLE_TCC2            = 0x00000005,\nTCA_PERF_SEL_FORCED_HOLE_TCC3            = 0x00000006,\nTCA_PERF_SEL_FORCED_HOLE_TCC4            = 0x00000007,\nTCA_PERF_SEL_FORCED_HOLE_TCC5            = 0x00000008,\nTCA_PERF_SEL_FORCED_HOLE_TCC6            = 0x00000009,\nTCA_PERF_SEL_FORCED_HOLE_TCC7            = 0x0000000a,\nTCA_PERF_SEL_REQ_TCC0                    = 0x0000000b,\nTCA_PERF_SEL_REQ_TCC1                    = 0x0000000c,\nTCA_PERF_SEL_REQ_TCC2                    = 0x0000000d,\nTCA_PERF_SEL_REQ_TCC3                    = 0x0000000e,\nTCA_PERF_SEL_REQ_TCC4                    = 0x0000000f,\nTCA_PERF_SEL_REQ_TCC5                    = 0x00000010,\nTCA_PERF_SEL_REQ_TCC6                    = 0x00000011,\nTCA_PERF_SEL_REQ_TCC7                    = 0x00000012,\nTCA_PERF_SEL_CROSSBAR_DOUBLE_ARB_TCC0    = 0x00000013,\nTCA_PERF_SEL_CROSSBAR_DOUBLE_ARB_TCC1    = 0x00000014,\nTCA_PERF_SEL_CROSSBAR_DOUBLE_ARB_TCC2    = 0x00000015,\nTCA_PERF_SEL_CROSSBAR_DOUBLE_ARB_TCC3    = 0x00000016,\nTCA_PERF_SEL_CROSSBAR_DOUBLE_ARB_TCC4    = 0x00000017,\nTCA_PERF_SEL_CROSSBAR_DOUBLE_ARB_TCC5    = 0x00000018,\nTCA_PERF_SEL_CROSSBAR_DOUBLE_ARB_TCC6    = 0x00000019,\nTCA_PERF_SEL_CROSSBAR_DOUBLE_ARB_TCC7    = 0x0000001a,\nTCA_PERF_SEL_CROSSBAR_STALL_TCC0         = 0x0000001b,\nTCA_PERF_SEL_CROSSBAR_STALL_TCC1         = 0x0000001c,\nTCA_PERF_SEL_CROSSBAR_STALL_TCC2         = 0x0000001d,\nTCA_PERF_SEL_CROSSBAR_STALL_TCC3         = 0x0000001e,\nTCA_PERF_SEL_CROSSBAR_STALL_TCC4         = 0x0000001f,\nTCA_PERF_SEL_CROSSBAR_STALL_TCC5         = 0x00000020,\nTCA_PERF_SEL_CROSSBAR_STALL_TCC6         = 0x00000021,\nTCA_PERF_SEL_CROSSBAR_STALL_TCC7         = 0x00000022,\n} TCA_PERF_SEL;\n\n \n\n \n\ntypedef enum GRBM_PERF_SEL {\nGRBM_PERF_SEL_COUNT                      = 0x00000000,\nGRBM_PERF_SEL_USER_DEFINED               = 0x00000001,\nGRBM_PERF_SEL_GUI_ACTIVE                 = 0x00000002,\nGRBM_PERF_SEL_CP_BUSY                    = 0x00000003,\nGRBM_PERF_SEL_CP_COHER_BUSY              = 0x00000004,\nGRBM_PERF_SEL_CP_DMA_BUSY                = 0x00000005,\nGRBM_PERF_SEL_CB_BUSY                    = 0x00000006,\nGRBM_PERF_SEL_DB_BUSY                    = 0x00000007,\nGRBM_PERF_SEL_PA_BUSY                    = 0x00000008,\nGRBM_PERF_SEL_SC_BUSY                    = 0x00000009,\nGRBM_PERF_SEL_RESERVED_6                 = 0x0000000a,\nGRBM_PERF_SEL_SPI_BUSY                   = 0x0000000b,\nGRBM_PERF_SEL_SX_BUSY                    = 0x0000000c,\nGRBM_PERF_SEL_TA_BUSY                    = 0x0000000d,\nGRBM_PERF_SEL_CB_CLEAN                   = 0x0000000e,\nGRBM_PERF_SEL_DB_CLEAN                   = 0x0000000f,\nGRBM_PERF_SEL_RESERVED_5                 = 0x00000010,\nGRBM_PERF_SEL_VGT_BUSY                   = 0x00000011,\nGRBM_PERF_SEL_RESERVED_4                 = 0x00000012,\nGRBM_PERF_SEL_RESERVED_3                 = 0x00000013,\nGRBM_PERF_SEL_RESERVED_2                 = 0x00000014,\nGRBM_PERF_SEL_RESERVED_1                 = 0x00000015,\nGRBM_PERF_SEL_RESERVED_0                 = 0x00000016,\nGRBM_PERF_SEL_IA_BUSY                    = 0x00000017,\nGRBM_PERF_SEL_IA_NO_DMA_BUSY             = 0x00000018,\nGRBM_PERF_SEL_GDS_BUSY                   = 0x00000019,\nGRBM_PERF_SEL_BCI_BUSY                   = 0x0000001a,\nGRBM_PERF_SEL_RLC_BUSY                   = 0x0000001b,\nGRBM_PERF_SEL_TC_BUSY                    = 0x0000001c,\nGRBM_PERF_SEL_CPG_BUSY                   = 0x0000001d,\nGRBM_PERF_SEL_CPC_BUSY                   = 0x0000001e,\nGRBM_PERF_SEL_CPF_BUSY                   = 0x0000001f,\nGRBM_PERF_SEL_WD_BUSY                    = 0x00000020,\nGRBM_PERF_SEL_WD_NO_DMA_BUSY             = 0x00000021,\nGRBM_PERF_SEL_UTCL2_BUSY                 = 0x00000022,\nGRBM_PERF_SEL_EA_BUSY                    = 0x00000023,\nGRBM_PERF_SEL_RMI_BUSY                   = 0x00000024,\nGRBM_PERF_SEL_CPAXI_BUSY                 = 0x00000025,\n} GRBM_PERF_SEL;\n\n \n\ntypedef enum GRBM_SE0_PERF_SEL {\nGRBM_SE0_PERF_SEL_COUNT                  = 0x00000000,\nGRBM_SE0_PERF_SEL_USER_DEFINED           = 0x00000001,\nGRBM_SE0_PERF_SEL_CB_BUSY                = 0x00000002,\nGRBM_SE0_PERF_SEL_DB_BUSY                = 0x00000003,\nGRBM_SE0_PERF_SEL_SC_BUSY                = 0x00000004,\nGRBM_SE0_PERF_SEL_RESERVED_1             = 0x00000005,\nGRBM_SE0_PERF_SEL_SPI_BUSY               = 0x00000006,\nGRBM_SE0_PERF_SEL_SX_BUSY                = 0x00000007,\nGRBM_SE0_PERF_SEL_TA_BUSY                = 0x00000008,\nGRBM_SE0_PERF_SEL_CB_CLEAN               = 0x00000009,\nGRBM_SE0_PERF_SEL_DB_CLEAN               = 0x0000000a,\nGRBM_SE0_PERF_SEL_RESERVED_0             = 0x0000000b,\nGRBM_SE0_PERF_SEL_PA_BUSY                = 0x0000000c,\nGRBM_SE0_PERF_SEL_VGT_BUSY               = 0x0000000d,\nGRBM_SE0_PERF_SEL_BCI_BUSY               = 0x0000000e,\nGRBM_SE0_PERF_SEL_RMI_BUSY               = 0x0000000f,\n} GRBM_SE0_PERF_SEL;\n\n \n\ntypedef enum GRBM_SE1_PERF_SEL {\nGRBM_SE1_PERF_SEL_COUNT                  = 0x00000000,\nGRBM_SE1_PERF_SEL_USER_DEFINED           = 0x00000001,\nGRBM_SE1_PERF_SEL_CB_BUSY                = 0x00000002,\nGRBM_SE1_PERF_SEL_DB_BUSY                = 0x00000003,\nGRBM_SE1_PERF_SEL_SC_BUSY                = 0x00000004,\nGRBM_SE1_PERF_SEL_RESERVED_1             = 0x00000005,\nGRBM_SE1_PERF_SEL_SPI_BUSY               = 0x00000006,\nGRBM_SE1_PERF_SEL_SX_BUSY                = 0x00000007,\nGRBM_SE1_PERF_SEL_TA_BUSY                = 0x00000008,\nGRBM_SE1_PERF_SEL_CB_CLEAN               = 0x00000009,\nGRBM_SE1_PERF_SEL_DB_CLEAN               = 0x0000000a,\nGRBM_SE1_PERF_SEL_RESERVED_0             = 0x0000000b,\nGRBM_SE1_PERF_SEL_PA_BUSY                = 0x0000000c,\nGRBM_SE1_PERF_SEL_VGT_BUSY               = 0x0000000d,\nGRBM_SE1_PERF_SEL_BCI_BUSY               = 0x0000000e,\nGRBM_SE1_PERF_SEL_RMI_BUSY               = 0x0000000f,\n} GRBM_SE1_PERF_SEL;\n\n \n\ntypedef enum GRBM_SE2_PERF_SEL {\nGRBM_SE2_PERF_SEL_COUNT                  = 0x00000000,\nGRBM_SE2_PERF_SEL_USER_DEFINED           = 0x00000001,\nGRBM_SE2_PERF_SEL_CB_BUSY                = 0x00000002,\nGRBM_SE2_PERF_SEL_DB_BUSY                = 0x00000003,\nGRBM_SE2_PERF_SEL_SC_BUSY                = 0x00000004,\nGRBM_SE2_PERF_SEL_RESERVED_1             = 0x00000005,\nGRBM_SE2_PERF_SEL_SPI_BUSY               = 0x00000006,\nGRBM_SE2_PERF_SEL_SX_BUSY                = 0x00000007,\nGRBM_SE2_PERF_SEL_TA_BUSY                = 0x00000008,\nGRBM_SE2_PERF_SEL_CB_CLEAN               = 0x00000009,\nGRBM_SE2_PERF_SEL_DB_CLEAN               = 0x0000000a,\nGRBM_SE2_PERF_SEL_RESERVED_0             = 0x0000000b,\nGRBM_SE2_PERF_SEL_PA_BUSY                = 0x0000000c,\nGRBM_SE2_PERF_SEL_VGT_BUSY               = 0x0000000d,\nGRBM_SE2_PERF_SEL_BCI_BUSY               = 0x0000000e,\nGRBM_SE2_PERF_SEL_RMI_BUSY               = 0x0000000f,\n} GRBM_SE2_PERF_SEL;\n\n \n\ntypedef enum GRBM_SE3_PERF_SEL {\nGRBM_SE3_PERF_SEL_COUNT                  = 0x00000000,\nGRBM_SE3_PERF_SEL_USER_DEFINED           = 0x00000001,\nGRBM_SE3_PERF_SEL_CB_BUSY                = 0x00000002,\nGRBM_SE3_PERF_SEL_DB_BUSY                = 0x00000003,\nGRBM_SE3_PERF_SEL_SC_BUSY                = 0x00000004,\nGRBM_SE3_PERF_SEL_RESERVED_1             = 0x00000005,\nGRBM_SE3_PERF_SEL_SPI_BUSY               = 0x00000006,\nGRBM_SE3_PERF_SEL_SX_BUSY                = 0x00000007,\nGRBM_SE3_PERF_SEL_TA_BUSY                = 0x00000008,\nGRBM_SE3_PERF_SEL_CB_CLEAN               = 0x00000009,\nGRBM_SE3_PERF_SEL_DB_CLEAN               = 0x0000000a,\nGRBM_SE3_PERF_SEL_RESERVED_0             = 0x0000000b,\nGRBM_SE3_PERF_SEL_PA_BUSY                = 0x0000000c,\nGRBM_SE3_PERF_SEL_VGT_BUSY               = 0x0000000d,\nGRBM_SE3_PERF_SEL_BCI_BUSY               = 0x0000000e,\nGRBM_SE3_PERF_SEL_RMI_BUSY               = 0x0000000f,\n} GRBM_SE3_PERF_SEL;\n\n \n\n \n\ntypedef enum CP_RING_ID {\nRINGID0                                  = 0x00000000,\nRINGID1                                  = 0x00000001,\nRINGID2                                  = 0x00000002,\nRINGID3                                  = 0x00000003,\n} CP_RING_ID;\n\n \n\ntypedef enum CP_PIPE_ID {\nPIPE_ID0                                 = 0x00000000,\nPIPE_ID1                                 = 0x00000001,\nPIPE_ID2                                 = 0x00000002,\nPIPE_ID3                                 = 0x00000003,\n} CP_PIPE_ID;\n\n \n\ntypedef enum CP_ME_ID {\nME_ID0                                   = 0x00000000,\nME_ID1                                   = 0x00000001,\nME_ID2                                   = 0x00000002,\nME_ID3                                   = 0x00000003,\n} CP_ME_ID;\n\n \n\ntypedef enum SPM_PERFMON_STATE {\nSTRM_PERFMON_STATE_DISABLE_AND_RESET     = 0x00000000,\nSTRM_PERFMON_STATE_START_COUNTING        = 0x00000001,\nSTRM_PERFMON_STATE_STOP_COUNTING         = 0x00000002,\nSTRM_PERFMON_STATE_RESERVED_3            = 0x00000003,\nSTRM_PERFMON_STATE_DISABLE_AND_RESET_PHANTOM  = 0x00000004,\nSTRM_PERFMON_STATE_COUNT_AND_DUMP_PHANTOM  = 0x00000005,\n} SPM_PERFMON_STATE;\n\n \n\ntypedef enum CP_PERFMON_STATE {\nCP_PERFMON_STATE_DISABLE_AND_RESET       = 0x00000000,\nCP_PERFMON_STATE_START_COUNTING          = 0x00000001,\nCP_PERFMON_STATE_STOP_COUNTING           = 0x00000002,\nCP_PERFMON_STATE_RESERVED_3              = 0x00000003,\nCP_PERFMON_STATE_DISABLE_AND_RESET_PHANTOM  = 0x00000004,\nCP_PERFMON_STATE_COUNT_AND_DUMP_PHANTOM  = 0x00000005,\n} CP_PERFMON_STATE;\n\n \n\ntypedef enum CP_PERFMON_ENABLE_MODE {\nCP_PERFMON_ENABLE_MODE_ALWAYS_COUNT      = 0x00000000,\nCP_PERFMON_ENABLE_MODE_RESERVED_1        = 0x00000001,\nCP_PERFMON_ENABLE_MODE_COUNT_CONTEXT_TRUE  = 0x00000002,\nCP_PERFMON_ENABLE_MODE_COUNT_CONTEXT_FALSE  = 0x00000003,\n} CP_PERFMON_ENABLE_MODE;\n\n \n\ntypedef enum CPG_PERFCOUNT_SEL {\nCPG_PERF_SEL_ALWAYS_COUNT                = 0x00000000,\nCPG_PERF_SEL_RBIU_FIFO_FULL              = 0x00000001,\nCPG_PERF_SEL_CSF_RTS_BUT_MIU_NOT_RTR     = 0x00000002,\nCPG_PERF_SEL_CSF_ST_BASE_SIZE_FIFO_FULL  = 0x00000003,\nCPG_PERF_SEL_CP_GRBM_DWORDS_SENT         = 0x00000004,\nCPG_PERF_SEL_ME_PARSER_BUSY              = 0x00000005,\nCPG_PERF_SEL_COUNT_TYPE0_PACKETS         = 0x00000006,\nCPG_PERF_SEL_COUNT_TYPE3_PACKETS         = 0x00000007,\nCPG_PERF_SEL_CSF_FETCHING_CMD_BUFFERS    = 0x00000008,\nCPG_PERF_SEL_CP_GRBM_OUT_OF_CREDITS      = 0x00000009,\nCPG_PERF_SEL_CP_PFP_GRBM_OUT_OF_CREDITS  = 0x0000000a,\nCPG_PERF_SEL_CP_GDS_GRBM_OUT_OF_CREDITS  = 0x0000000b,\nCPG_PERF_SEL_RCIU_STALLED_ON_ME_READ     = 0x0000000c,\nCPG_PERF_SEL_RCIU_STALLED_ON_DMA_READ    = 0x0000000d,\nCPG_PERF_SEL_SSU_STALLED_ON_ACTIVE_CNTX  = 0x0000000e,\nCPG_PERF_SEL_SSU_STALLED_ON_CLEAN_SIGNALS  = 0x0000000f,\nCPG_PERF_SEL_QU_STALLED_ON_EOP_DONE_PULSE  = 0x00000010,\nCPG_PERF_SEL_QU_STALLED_ON_EOP_DONE_WR_CONFIRM  = 0x00000011,\nCPG_PERF_SEL_PFP_STALLED_ON_CSF_READY    = 0x00000012,\nCPG_PERF_SEL_PFP_STALLED_ON_MEQ_READY    = 0x00000013,\nCPG_PERF_SEL_PFP_STALLED_ON_RCIU_READY   = 0x00000014,\nCPG_PERF_SEL_PFP_STALLED_FOR_DATA_FROM_ROQ  = 0x00000015,\nCPG_PERF_SEL_ME_STALLED_FOR_DATA_FROM_PFP  = 0x00000016,\nCPG_PERF_SEL_ME_STALLED_FOR_DATA_FROM_STQ  = 0x00000017,\nCPG_PERF_SEL_ME_STALLED_ON_NO_AVAIL_GFX_CNTX  = 0x00000018,\nCPG_PERF_SEL_ME_STALLED_WRITING_TO_RCIU  = 0x00000019,\nCPG_PERF_SEL_ME_STALLED_WRITING_CONSTANTS  = 0x0000001a,\nCPG_PERF_SEL_ME_STALLED_ON_PARTIAL_FLUSH  = 0x0000001b,\nCPG_PERF_SEL_ME_WAIT_ON_CE_COUNTER       = 0x0000001c,\nCPG_PERF_SEL_ME_WAIT_ON_AVAIL_BUFFER     = 0x0000001d,\nCPG_PERF_SEL_SEMAPHORE_BUSY_POLLING_FOR_PASS  = 0x0000001e,\nCPG_PERF_SEL_LOAD_STALLED_ON_SET_COHERENCY  = 0x0000001f,\nCPG_PERF_SEL_DYNAMIC_CLK_VALID           = 0x00000020,\nCPG_PERF_SEL_REGISTER_CLK_VALID          = 0x00000021,\nCPG_PERF_SEL_MIU_WRITE_REQUEST_SENT      = 0x00000022,\nCPG_PERF_SEL_MIU_READ_REQUEST_SENT       = 0x00000023,\nCPG_PERF_SEL_CE_STALL_RAM_DUMP           = 0x00000024,\nCPG_PERF_SEL_CE_STALL_RAM_WRITE          = 0x00000025,\nCPG_PERF_SEL_CE_STALL_ON_INC_FIFO        = 0x00000026,\nCPG_PERF_SEL_CE_STALL_ON_WR_RAM_FIFO     = 0x00000027,\nCPG_PERF_SEL_CE_STALL_ON_DATA_FROM_MIU   = 0x00000028,\nCPG_PERF_SEL_CE_STALL_ON_DATA_FROM_ROQ   = 0x00000029,\nCPG_PERF_SEL_CE_STALL_ON_CE_BUFFER_FLAG  = 0x0000002a,\nCPG_PERF_SEL_CE_STALL_ON_DE_COUNTER      = 0x0000002b,\nCPG_PERF_SEL_TCIU_STALL_WAIT_ON_FREE     = 0x0000002c,\nCPG_PERF_SEL_TCIU_STALL_WAIT_ON_TAGS     = 0x0000002d,\nCPG_PERF_SEL_UTCL2IU_STALL_WAIT_ON_FREE  = 0x0000002e,\nCPG_PERF_SEL_UTCL2IU_STALL_WAIT_ON_TAGS  = 0x0000002f,\nCPG_PERF_SEL_UTCL1_STALL_ON_TRANSLATION  = 0x00000030,\n} CPG_PERFCOUNT_SEL;\n\n \n\ntypedef enum CPF_PERFCOUNT_SEL {\nCPF_PERF_SEL_ALWAYS_COUNT                = 0x00000000,\nCPF_PERF_SEL_MIU_STALLED_WAITING_RDREQ_FREE  = 0x00000001,\nCPF_PERF_SEL_TCIU_STALLED_WAITING_ON_FREE  = 0x00000002,\nCPF_PERF_SEL_TCIU_STALLED_WAITING_ON_TAGS  = 0x00000003,\nCPF_PERF_SEL_CSF_BUSY_FOR_FETCHING_RING  = 0x00000004,\nCPF_PERF_SEL_CSF_BUSY_FOR_FETCHING_IB1   = 0x00000005,\nCPF_PERF_SEL_CSF_BUSY_FOR_FETCHING_IB2   = 0x00000006,\nCPF_PERF_SEL_CSF_BUSY_FOR_FECTHINC_STATE  = 0x00000007,\nCPF_PERF_SEL_MIU_BUSY_FOR_OUTSTANDING_TAGS  = 0x00000008,\nCPF_PERF_SEL_CSF_RTS_MIU_NOT_RTR         = 0x00000009,\nCPF_PERF_SEL_CSF_STATE_FIFO_NOT_RTR      = 0x0000000a,\nCPF_PERF_SEL_CSF_FETCHING_CMD_BUFFERS    = 0x0000000b,\nCPF_PERF_SEL_GRBM_DWORDS_SENT            = 0x0000000c,\nCPF_PERF_SEL_DYNAMIC_CLOCK_VALID         = 0x0000000d,\nCPF_PERF_SEL_REGISTER_CLOCK_VALID        = 0x0000000e,\nCPF_PERF_SEL_MIU_WRITE_REQUEST_SEND      = 0x0000000f,\nCPF_PERF_SEL_MIU_READ_REQUEST_SEND       = 0x00000010,\nCPF_PERF_SEL_UTCL2IU_STALL_WAIT_ON_FREE  = 0x00000011,\nCPF_PERF_SEL_UTCL2IU_STALL_WAIT_ON_TAGS  = 0x00000012,\nCPF_PERF_SEL_UTCL1_STALL_ON_TRANSLATION  = 0x00000013,\nCPF_PERF_SEL_RCIU_STALL_WAIT_ON_FREE     = 0x00000014,\n} CPF_PERFCOUNT_SEL;\n\n \n\ntypedef enum CPC_PERFCOUNT_SEL {\nCPC_PERF_SEL_ALWAYS_COUNT                = 0x00000000,\nCPC_PERF_SEL_RCIU_STALL_WAIT_ON_FREE     = 0x00000001,\nCPC_PERF_SEL_RCIU_STALL_PRIV_VIOLATION   = 0x00000002,\nCPC_PERF_SEL_MIU_STALL_ON_RDREQ_FREE     = 0x00000003,\nCPC_PERF_SEL_MIU_STALL_ON_WRREQ_FREE     = 0x00000004,\nCPC_PERF_SEL_TCIU_STALL_WAIT_ON_FREE     = 0x00000005,\nCPC_PERF_SEL_ME1_STALL_WAIT_ON_RCIU_READY  = 0x00000006,\nCPC_PERF_SEL_ME1_STALL_WAIT_ON_RCIU_READY_PERF  = 0x00000007,\nCPC_PERF_SEL_ME1_STALL_WAIT_ON_RCIU_READ  = 0x00000008,\nCPC_PERF_SEL_ME1_STALL_WAIT_ON_MIU_READ  = 0x00000009,\nCPC_PERF_SEL_ME1_STALL_WAIT_ON_MIU_WRITE  = 0x0000000a,\nCPC_PERF_SEL_ME1_STALL_ON_DATA_FROM_ROQ  = 0x0000000b,\nCPC_PERF_SEL_ME1_STALL_ON_DATA_FROM_ROQ_PERF  = 0x0000000c,\nCPC_PERF_SEL_ME1_BUSY_FOR_PACKET_DECODE  = 0x0000000d,\nCPC_PERF_SEL_ME2_STALL_WAIT_ON_RCIU_READY  = 0x0000000e,\nCPC_PERF_SEL_ME2_STALL_WAIT_ON_RCIU_READY_PERF  = 0x0000000f,\nCPC_PERF_SEL_ME2_STALL_WAIT_ON_RCIU_READ  = 0x00000010,\nCPC_PERF_SEL_ME2_STALL_WAIT_ON_MIU_READ  = 0x00000011,\nCPC_PERF_SEL_ME2_STALL_WAIT_ON_MIU_WRITE  = 0x00000012,\nCPC_PERF_SEL_ME2_STALL_ON_DATA_FROM_ROQ  = 0x00000013,\nCPC_PERF_SEL_ME2_STALL_ON_DATA_FROM_ROQ_PERF  = 0x00000014,\nCPC_PERF_SEL_ME2_BUSY_FOR_PACKET_DECODE  = 0x00000015,\nCPC_PERF_SEL_UTCL2IU_STALL_WAIT_ON_FREE  = 0x00000016,\nCPC_PERF_SEL_UTCL2IU_STALL_WAIT_ON_TAGS  = 0x00000017,\nCPC_PERF_SEL_UTCL1_STALL_ON_TRANSLATION  = 0x00000018,\n} CPC_PERFCOUNT_SEL;\n\n \n\ntypedef enum CP_ALPHA_TAG_RAM_SEL {\nCPG_TAG_RAM                              = 0x00000000,\nCPC_TAG_RAM                              = 0x00000001,\nCPF_TAG_RAM                              = 0x00000002,\nRSV_TAG_RAM                              = 0x00000003,\n} CP_ALPHA_TAG_RAM_SEL;\n\n \n\n#define SEM_ECC_ERROR                  0x00000000\n#define SEM_TRANS_ERROR                0x00000001\n#define SEM_FAILED                     0x00000002\n#define SEM_PASSED                     0x00000003\n\n \n\n#define IQ_QUEUE_SLEEP                 0x00000000\n#define IQ_OFFLOAD_RETRY               0x00000001\n#define IQ_SCH_WAVE_MSG                0x00000002\n#define IQ_SEM_REARM                   0x00000003\n#define IQ_DEQUEUE_RETRY               0x00000004\n\n \n\n#define IQ_INTR_TYPE_PQ                0x00000000\n#define IQ_INTR_TYPE_IB                0x00000001\n#define IQ_INTR_TYPE_MQD               0x00000002\n\n \n\n#define VMID_SZ                        0x00000004\n\n \n\n#define CONFIG_SPACE_START             0x00002000\n#define CONFIG_SPACE_END               0x00009fff\n\n \n\n#define CONFIG_SPACE1_START            0x00002000\n#define CONFIG_SPACE1_END              0x00002bff\n\n \n\n#define CONFIG_SPACE2_START            0x00003000\n#define CONFIG_SPACE2_END              0x00009fff\n\n \n\n#define UCONFIG_SPACE_START            0x0000c000\n#define UCONFIG_SPACE_END              0x0000ffff\n\n \n\n#define PERSISTENT_SPACE_START         0x00002c00\n#define PERSISTENT_SPACE_END           0x00002fff\n\n \n\n#define CONTEXT_SPACE_START            0x0000a000\n#define CONTEXT_SPACE_END              0x0000bfff\n\n \n\n \n\n#define SQ_ENC_SOP1_BITS               0xbe800000\n#define SQ_ENC_SOP1_MASK               0xff800000\n#define SQ_ENC_SOP1_FIELD              0x0000017d\n\n \n\n#define SQ_ENC_SOPC_BITS               0xbf000000\n#define SQ_ENC_SOPC_MASK               0xff800000\n#define SQ_ENC_SOPC_FIELD              0x0000017e\n\n \n\n#define SQ_ENC_SOPP_BITS               0xbf800000\n#define SQ_ENC_SOPP_MASK               0xff800000\n#define SQ_ENC_SOPP_FIELD              0x0000017f\n\n \n\n#define SQ_ENC_SOPK_BITS               0xb0000000\n#define SQ_ENC_SOPK_MASK               0xf0000000\n#define SQ_ENC_SOPK_FIELD              0x0000000b\n\n \n\n#define SQ_ENC_SOP2_BITS               0x80000000\n#define SQ_ENC_SOP2_MASK               0xc0000000\n#define SQ_ENC_SOP2_FIELD              0x00000002\n\n \n\n#define SQ_ENC_SMEM_BITS               0xc0000000\n#define SQ_ENC_SMEM_MASK               0xfc000000\n#define SQ_ENC_SMEM_FIELD              0x00000030\n\n \n\n#define SQ_ENC_VOP1_BITS               0x7e000000\n#define SQ_ENC_VOP1_MASK               0xfe000000\n#define SQ_ENC_VOP1_FIELD              0x0000003f\n\n \n\n#define SQ_ENC_VOPC_BITS               0x7c000000\n#define SQ_ENC_VOPC_MASK               0xfe000000\n#define SQ_ENC_VOPC_FIELD              0x0000003e\n\n \n\n#define SQ_ENC_VOP2_BITS               0x00000000\n#define SQ_ENC_VOP2_MASK               0x80000000\n#define SQ_ENC_VOP2_FIELD              0x00000000\n\n \n\n#define SQ_ENC_VINTRP_BITS             0xd4000000\n#define SQ_ENC_VINTRP_MASK             0xfc000000\n#define SQ_ENC_VINTRP_FIELD            0x00000035\n\n \n\n#define SQ_ENC_VOP3P_BITS              0xd3800000\n#define SQ_ENC_VOP3P_MASK              0xff800000\n#define SQ_ENC_VOP3P_FIELD             0x000001a7\n\n \n\n#define SQ_ENC_VOP3_BITS               0xd0000000\n#define SQ_ENC_VOP3_MASK               0xfc000000\n#define SQ_ENC_VOP3_FIELD              0x00000034\n\n \n\n#define SQ_ENC_DS_BITS                 0xd8000000\n#define SQ_ENC_DS_MASK                 0xfc000000\n#define SQ_ENC_DS_FIELD                0x00000036\n\n \n\n#define SQ_ENC_MUBUF_BITS              0xe0000000\n#define SQ_ENC_MUBUF_MASK              0xfc000000\n#define SQ_ENC_MUBUF_FIELD             0x00000038\n\n \n\n#define SQ_ENC_MTBUF_BITS              0xe8000000\n#define SQ_ENC_MTBUF_MASK              0xfc000000\n#define SQ_ENC_MTBUF_FIELD             0x0000003a\n\n \n\n#define SQ_ENC_MIMG_BITS               0xf0000000\n#define SQ_ENC_MIMG_MASK               0xfc000000\n#define SQ_ENC_MIMG_FIELD              0x0000003c\n\n \n\n#define SQ_ENC_EXP_BITS                0xc4000000\n#define SQ_ENC_EXP_MASK                0xfc000000\n#define SQ_ENC_EXP_FIELD               0x00000031\n\n \n\n#define SQ_ENC_FLAT_BITS               0xdc000000\n#define SQ_ENC_FLAT_MASK               0xfc000000\n#define SQ_ENC_FLAT_FIELD              0x00000037\n\n \n\n#define SQ_V_OP3_INTRP_COUNT           0x0000000c\n\n \n\n#define SQ_SENDMSG_SYSTEM_SIZE         0x00000003\n\n \n\n#define SQ_HWREG_ID_SIZE               0x00000006\n\n \n\n#define SQ_V_OPC_COUNT                 0x00000100\n\n \n\n#define SQ_NUM_VGPR                    0x00000100\n\n \n\n#define SQ_WAITCNT_LGKM_SHIFT          0x00000008\n\n \n\n#define SQ_HWREG_ID_SHIFT              0x00000000\n\n \n\n#define SQ_EXP_NUM_POS                 0x00000004\n\n \n\n#define SQ_XLATE_VOP3_TO_VOPC_OFFSET   0x00000000\n\n \n\n#define SQ_V_OP3_2IN_OFFSET            0x00000280\n\n \n\n#define SQ_XLATE_VOP3_TO_VOP2_OFFSET   0x00000100\n\n \n\n#define SQ_EXP_NUM_MRT                 0x00000008\n\n \n\n#define SQ_NUM_TTMP                    0x00000010\n\n \n\n#define SQ_SENDMSG_STREAMID_SHIFT      0x00000008\n\n \n\n#define SQ_V_OP1_COUNT                 0x00000080\n\n \n\n#define SQ_WAITCNT_LGKM_SIZE           0x00000004\n\n \n\n#define SQ_XLATE_VOP3_TO_VOPC_COUNT    0x00000100\n\n \n\n#define SQ_SENDMSG_MSG_SHIFT           0x00000000\n\n \n\n#define SQ_V_OP3_3IN_OFFSET            0x000001c0\n\n \n\n#define SQ_HWREG_OFFSET_SHIFT          0x00000006\n\n \n\n#define SQ_HWREG_SIZE_SHIFT            0x0000000b\n\n \n\n#define SQ_HWREG_OFFSET_SIZE           0x00000005\n\n \n\n#define SQ_V_OP3_3IN_COUNT             0x000000b0\n\n \n\n#define SQ_SENDMSG_MSG_SIZE            0x00000004\n\n \n\n#define SQ_XLATE_VOP3_TO_VOP1_COUNT    0x00000080\n\n \n\n#define SQ_EXP_NUM_GDS                 0x00000005\n\n \n\n#define SQ_V_OP2_COUNT                 0x00000040\n\n \n\n#define SQ_SENDMSG_GSOP_SIZE           0x00000002\n\n \n\n#define SQ_WAITCNT_VM_SHIFT            0x00000000\n\n \n\n#define SQ_XLATE_VOP3_TO_VOP3P_COUNT   0x00000080\n\n \n\n#define SQ_V_OP3_2IN_COUNT             0x00000080\n\n \n\n#define SQ_SENDMSG_SYSTEM_SHIFT        0x00000004\n\n \n\n#define SQ_WAITCNT_VM_SIZE             0x00000004\n\n \n\n#define SQ_XLATE_VOP3_TO_VOP3P_OFFSET  0x00000380\n\n \n\n#define SQ_WAITCNT_EXP_SHIFT           0x00000004\n\n \n\n#define SQ_XLATE_VOP3_TO_VOP2_COUNT    0x00000040\n\n \n\n#define SQ_EXP_NUM_PARAM               0x00000020\n\n \n\n#define SQ_HWREG_SIZE_SIZE             0x00000005\n\n \n\n#define SQ_WAITCNT_EXP_SIZE            0x00000003\n\n \n\n#define SQ_V_OP3_INTRP_OFFSET          0x00000274\n\n \n\n#define SQ_SENDMSG_GSOP_SHIFT          0x00000004\n\n \n\n#define SQ_XLATE_VOP3_TO_VINTRP_OFFSET 0x00000270\n\n \n\n#define SQ_NUM_ATTR                    0x00000021\n\n \n\n#define SQ_NUM_SGPR                    0x00000066\n\n \n\n#define SQ_SRC_VGPR_BIT                0x00000100\n\n \n\n#define SQ_V_INTRP_COUNT               0x00000004\n\n \n\n#define SQ_SENDMSG_STREAMID_SIZE       0x00000002\n\n \n\n#define SQ_V_OP3P_COUNT                0x00000080\n\n \n\n#define SQ_XLATE_VOP3_TO_VOP1_OFFSET   0x00000140\n\n \n\n#define SQ_XLATE_VOP3_TO_VINTRP_COUNT  0x00000004\n\n \n\n#define SQ_SRC_DPP                     0x000000fa\n\n \n\n#define SQ_TBUFFER_LOAD_FORMAT_X       0x00000000\n#define SQ_TBUFFER_LOAD_FORMAT_XY      0x00000001\n#define SQ_TBUFFER_LOAD_FORMAT_XYZ     0x00000002\n#define SQ_TBUFFER_LOAD_FORMAT_XYZW    0x00000003\n#define SQ_TBUFFER_STORE_FORMAT_X      0x00000004\n#define SQ_TBUFFER_STORE_FORMAT_XY     0x00000005\n#define SQ_TBUFFER_STORE_FORMAT_XYZ    0x00000006\n#define SQ_TBUFFER_STORE_FORMAT_XYZW   0x00000007\n#define SQ_TBUFFER_LOAD_FORMAT_D16_X   0x00000008\n#define SQ_TBUFFER_LOAD_FORMAT_D16_XY  0x00000009\n#define SQ_TBUFFER_LOAD_FORMAT_D16_XYZ 0x0000000a\n#define SQ_TBUFFER_LOAD_FORMAT_D16_XYZW 0x0000000b\n#define SQ_TBUFFER_STORE_FORMAT_D16_X  0x0000000c\n#define SQ_TBUFFER_STORE_FORMAT_D16_XY 0x0000000d\n#define SQ_TBUFFER_STORE_FORMAT_D16_XYZ 0x0000000e\n#define SQ_TBUFFER_STORE_FORMAT_D16_XYZW 0x0000000f\n\n \n\n#define SQ_GLOBAL_LOAD_UBYTE           0x00000010\n#define SQ_GLOBAL_LOAD_SBYTE           0x00000011\n#define SQ_GLOBAL_LOAD_USHORT          0x00000012\n#define SQ_GLOBAL_LOAD_SSHORT          0x00000013\n#define SQ_GLOBAL_LOAD_DWORD           0x00000014\n#define SQ_GLOBAL_LOAD_DWORDX2         0x00000015\n#define SQ_GLOBAL_LOAD_DWORDX3         0x00000016\n#define SQ_GLOBAL_LOAD_DWORDX4         0x00000017\n#define SQ_GLOBAL_STORE_BYTE           0x00000018\n#define SQ_GLOBAL_STORE_SHORT          0x0000001a\n#define SQ_GLOBAL_STORE_DWORD          0x0000001c\n#define SQ_GLOBAL_STORE_DWORDX2        0x0000001d\n#define SQ_GLOBAL_STORE_DWORDX3        0x0000001e\n#define SQ_GLOBAL_STORE_DWORDX4        0x0000001f\n#define SQ_GLOBAL_ATOMIC_SWAP          0x00000040\n#define SQ_GLOBAL_ATOMIC_CMPSWAP       0x00000041\n#define SQ_GLOBAL_ATOMIC_ADD           0x00000042\n#define SQ_GLOBAL_ATOMIC_SUB           0x00000043\n#define SQ_GLOBAL_ATOMIC_SMIN          0x00000044\n#define SQ_GLOBAL_ATOMIC_UMIN          0x00000045\n#define SQ_GLOBAL_ATOMIC_SMAX          0x00000046\n#define SQ_GLOBAL_ATOMIC_UMAX          0x00000047\n#define SQ_GLOBAL_ATOMIC_AND           0x00000048\n#define SQ_GLOBAL_ATOMIC_OR            0x00000049\n#define SQ_GLOBAL_ATOMIC_XOR           0x0000004a\n#define SQ_GLOBAL_ATOMIC_INC           0x0000004b\n#define SQ_GLOBAL_ATOMIC_DEC           0x0000004c\n#define SQ_GLOBAL_ATOMIC_SWAP_X2       0x00000060\n#define SQ_GLOBAL_ATOMIC_CMPSWAP_X2    0x00000061\n#define SQ_GLOBAL_ATOMIC_ADD_X2        0x00000062\n#define SQ_GLOBAL_ATOMIC_SUB_X2        0x00000063\n#define SQ_GLOBAL_ATOMIC_SMIN_X2       0x00000064\n#define SQ_GLOBAL_ATOMIC_UMIN_X2       0x00000065\n#define SQ_GLOBAL_ATOMIC_SMAX_X2       0x00000066\n#define SQ_GLOBAL_ATOMIC_UMAX_X2       0x00000067\n#define SQ_GLOBAL_ATOMIC_AND_X2        0x00000068\n#define SQ_GLOBAL_ATOMIC_OR_X2         0x00000069\n#define SQ_GLOBAL_ATOMIC_XOR_X2        0x0000006a\n#define SQ_GLOBAL_ATOMIC_INC_X2        0x0000006b\n#define SQ_GLOBAL_ATOMIC_DEC_X2        0x0000006c\n\n \n\n#define SQ_VGPR0                       0x00000000\n\n \n\n#define SQ_SCRATCH_LOAD_UBYTE          0x00000010\n#define SQ_SCRATCH_LOAD_SBYTE          0x00000011\n#define SQ_SCRATCH_LOAD_USHORT         0x00000012\n#define SQ_SCRATCH_LOAD_SSHORT         0x00000013\n#define SQ_SCRATCH_LOAD_DWORD          0x00000014\n#define SQ_SCRATCH_LOAD_DWORDX2        0x00000015\n#define SQ_SCRATCH_LOAD_DWORDX3        0x00000016\n#define SQ_SCRATCH_LOAD_DWORDX4        0x00000017\n#define SQ_SCRATCH_STORE_BYTE          0x00000018\n#define SQ_SCRATCH_STORE_SHORT         0x0000001a\n#define SQ_SCRATCH_STORE_DWORD         0x0000001c\n#define SQ_SCRATCH_STORE_DWORDX2       0x0000001d\n#define SQ_SCRATCH_STORE_DWORDX3       0x0000001e\n#define SQ_SCRATCH_STORE_DWORDX4       0x0000001f\n\n \n\n#define SQ_VCC_ALL                     0x00000000\n\n \n\n#define SQ_SRC_0                       0x00000080\n#define SQ_SRC_1_INT                   0x00000081\n#define SQ_SRC_2_INT                   0x00000082\n#define SQ_SRC_3_INT                   0x00000083\n#define SQ_SRC_4_INT                   0x00000084\n#define SQ_SRC_5_INT                   0x00000085\n#define SQ_SRC_6_INT                   0x00000086\n#define SQ_SRC_7_INT                   0x00000087\n#define SQ_SRC_8_INT                   0x00000088\n#define SQ_SRC_9_INT                   0x00000089\n#define SQ_SRC_10_INT                  0x0000008a\n#define SQ_SRC_11_INT                  0x0000008b\n#define SQ_SRC_12_INT                  0x0000008c\n#define SQ_SRC_13_INT                  0x0000008d\n#define SQ_SRC_14_INT                  0x0000008e\n#define SQ_SRC_15_INT                  0x0000008f\n#define SQ_SRC_16_INT                  0x00000090\n#define SQ_SRC_17_INT                  0x00000091\n#define SQ_SRC_18_INT                  0x00000092\n#define SQ_SRC_19_INT                  0x00000093\n#define SQ_SRC_20_INT                  0x00000094\n#define SQ_SRC_21_INT                  0x00000095\n#define SQ_SRC_22_INT                  0x00000096\n#define SQ_SRC_23_INT                  0x00000097\n#define SQ_SRC_24_INT                  0x00000098\n#define SQ_SRC_25_INT                  0x00000099\n#define SQ_SRC_26_INT                  0x0000009a\n#define SQ_SRC_27_INT                  0x0000009b\n#define SQ_SRC_28_INT                  0x0000009c\n#define SQ_SRC_29_INT                  0x0000009d\n#define SQ_SRC_30_INT                  0x0000009e\n#define SQ_SRC_31_INT                  0x0000009f\n#define SQ_SRC_32_INT                  0x000000a0\n#define SQ_SRC_33_INT                  0x000000a1\n#define SQ_SRC_34_INT                  0x000000a2\n#define SQ_SRC_35_INT                  0x000000a3\n#define SQ_SRC_36_INT                  0x000000a4\n#define SQ_SRC_37_INT                  0x000000a5\n#define SQ_SRC_38_INT                  0x000000a6\n#define SQ_SRC_39_INT                  0x000000a7\n#define SQ_SRC_40_INT                  0x000000a8\n#define SQ_SRC_41_INT                  0x000000a9\n#define SQ_SRC_42_INT                  0x000000aa\n#define SQ_SRC_43_INT                  0x000000ab\n#define SQ_SRC_44_INT                  0x000000ac\n#define SQ_SRC_45_INT                  0x000000ad\n#define SQ_SRC_46_INT                  0x000000ae\n#define SQ_SRC_47_INT                  0x000000af\n#define SQ_SRC_48_INT                  0x000000b0\n#define SQ_SRC_49_INT                  0x000000b1\n#define SQ_SRC_50_INT                  0x000000b2\n#define SQ_SRC_51_INT                  0x000000b3\n#define SQ_SRC_52_INT                  0x000000b4\n#define SQ_SRC_53_INT                  0x000000b5\n#define SQ_SRC_54_INT                  0x000000b6\n#define SQ_SRC_55_INT                  0x000000b7\n#define SQ_SRC_56_INT                  0x000000b8\n#define SQ_SRC_57_INT                  0x000000b9\n#define SQ_SRC_58_INT                  0x000000ba\n#define SQ_SRC_59_INT                  0x000000bb\n#define SQ_SRC_60_INT                  0x000000bc\n#define SQ_SRC_61_INT                  0x000000bd\n#define SQ_SRC_62_INT                  0x000000be\n#define SQ_SRC_63_INT                  0x000000bf\n\n \n\n#define SQ_IMAGE_LOAD                  0x00000000\n#define SQ_IMAGE_LOAD_MIP              0x00000001\n#define SQ_IMAGE_LOAD_PCK              0x00000002\n#define SQ_IMAGE_LOAD_PCK_SGN          0x00000003\n#define SQ_IMAGE_LOAD_MIP_PCK          0x00000004\n#define SQ_IMAGE_LOAD_MIP_PCK_SGN      0x00000005\n#define SQ_IMAGE_STORE                 0x00000008\n#define SQ_IMAGE_STORE_MIP             0x00000009\n#define SQ_IMAGE_STORE_PCK             0x0000000a\n#define SQ_IMAGE_STORE_MIP_PCK         0x0000000b\n#define SQ_IMAGE_GET_RESINFO           0x0000000e\n#define SQ_IMAGE_ATOMIC_SWAP           0x00000010\n#define SQ_IMAGE_ATOMIC_CMPSWAP        0x00000011\n#define SQ_IMAGE_ATOMIC_ADD            0x00000012\n#define SQ_IMAGE_ATOMIC_SUB            0x00000013\n#define SQ_IMAGE_ATOMIC_SMIN           0x00000014\n#define SQ_IMAGE_ATOMIC_UMIN           0x00000015\n#define SQ_IMAGE_ATOMIC_SMAX           0x00000016\n#define SQ_IMAGE_ATOMIC_UMAX           0x00000017\n#define SQ_IMAGE_ATOMIC_AND            0x00000018\n#define SQ_IMAGE_ATOMIC_OR             0x00000019\n#define SQ_IMAGE_ATOMIC_XOR            0x0000001a\n#define SQ_IMAGE_ATOMIC_INC            0x0000001b\n#define SQ_IMAGE_ATOMIC_DEC            0x0000001c\n#define SQ_IMAGE_SAMPLE                0x00000020\n#define SQ_IMAGE_SAMPLE_CL             0x00000021\n#define SQ_IMAGE_SAMPLE_D              0x00000022\n#define SQ_IMAGE_SAMPLE_D_CL           0x00000023\n#define SQ_IMAGE_SAMPLE_L              0x00000024\n#define SQ_IMAGE_SAMPLE_B              0x00000025\n#define SQ_IMAGE_SAMPLE_B_CL           0x00000026\n#define SQ_IMAGE_SAMPLE_LZ             0x00000027\n#define SQ_IMAGE_SAMPLE_C              0x00000028\n#define SQ_IMAGE_SAMPLE_C_CL           0x00000029\n#define SQ_IMAGE_SAMPLE_C_D            0x0000002a\n#define SQ_IMAGE_SAMPLE_C_D_CL         0x0000002b\n#define SQ_IMAGE_SAMPLE_C_L            0x0000002c\n#define SQ_IMAGE_SAMPLE_C_B            0x0000002d\n#define SQ_IMAGE_SAMPLE_C_B_CL         0x0000002e\n#define SQ_IMAGE_SAMPLE_C_LZ           0x0000002f\n#define SQ_IMAGE_SAMPLE_O              0x00000030\n#define SQ_IMAGE_SAMPLE_CL_O           0x00000031\n#define SQ_IMAGE_SAMPLE_D_O            0x00000032\n#define SQ_IMAGE_SAMPLE_D_CL_O         0x00000033\n#define SQ_IMAGE_SAMPLE_L_O            0x00000034\n#define SQ_IMAGE_SAMPLE_B_O            0x00000035\n#define SQ_IMAGE_SAMPLE_B_CL_O         0x00000036\n#define SQ_IMAGE_SAMPLE_LZ_O           0x00000037\n#define SQ_IMAGE_SAMPLE_C_O            0x00000038\n#define SQ_IMAGE_SAMPLE_C_CL_O         0x00000039\n#define SQ_IMAGE_SAMPLE_C_D_O          0x0000003a\n#define SQ_IMAGE_SAMPLE_C_D_CL_O       0x0000003b\n#define SQ_IMAGE_SAMPLE_C_L_O          0x0000003c\n#define SQ_IMAGE_SAMPLE_C_B_O          0x0000003d\n#define SQ_IMAGE_SAMPLE_C_B_CL_O       0x0000003e\n#define SQ_IMAGE_SAMPLE_C_LZ_O         0x0000003f\n#define SQ_IMAGE_GATHER4               0x00000040\n#define SQ_IMAGE_GATHER4_CL            0x00000041\n#define SQ_IMAGE_GATHER4H              0x00000042\n#define SQ_IMAGE_GATHER4_L             0x00000044\n#define SQ_IMAGE_GATHER4_B             0x00000045\n#define SQ_IMAGE_GATHER4_B_CL          0x00000046\n#define SQ_IMAGE_GATHER4_LZ            0x00000047\n#define SQ_IMAGE_GATHER4_C             0x00000048\n#define SQ_IMAGE_GATHER4_C_CL          0x00000049\n#define SQ_IMAGE_GATHER4H_PCK          0x0000004a\n#define SQ_IMAGE_GATHER8H_PCK          0x0000004b\n#define SQ_IMAGE_GATHER4_C_L           0x0000004c\n#define SQ_IMAGE_GATHER4_C_B           0x0000004d\n#define SQ_IMAGE_GATHER4_C_B_CL        0x0000004e\n#define SQ_IMAGE_GATHER4_C_LZ          0x0000004f\n#define SQ_IMAGE_GATHER4_O             0x00000050\n#define SQ_IMAGE_GATHER4_CL_O          0x00000051\n#define SQ_IMAGE_GATHER4_L_O           0x00000054\n#define SQ_IMAGE_GATHER4_B_O           0x00000055\n#define SQ_IMAGE_GATHER4_B_CL_O        0x00000056\n#define SQ_IMAGE_GATHER4_LZ_O          0x00000057\n#define SQ_IMAGE_GATHER4_C_O           0x00000058\n#define SQ_IMAGE_GATHER4_C_CL_O        0x00000059\n#define SQ_IMAGE_GATHER4_C_L_O         0x0000005c\n#define SQ_IMAGE_GATHER4_C_B_O         0x0000005d\n#define SQ_IMAGE_GATHER4_C_B_CL_O      0x0000005e\n#define SQ_IMAGE_GATHER4_C_LZ_O        0x0000005f\n#define SQ_IMAGE_GET_LOD               0x00000060\n#define SQ_IMAGE_SAMPLE_CD             0x00000068\n#define SQ_IMAGE_SAMPLE_CD_CL          0x00000069\n#define SQ_IMAGE_SAMPLE_C_CD           0x0000006a\n#define SQ_IMAGE_SAMPLE_C_CD_CL        0x0000006b\n#define SQ_IMAGE_SAMPLE_CD_O           0x0000006c\n#define SQ_IMAGE_SAMPLE_CD_CL_O        0x0000006d\n#define SQ_IMAGE_SAMPLE_C_CD_O         0x0000006e\n#define SQ_IMAGE_SAMPLE_C_CD_CL_O      0x0000006f\n#define SQ_IMAGE_RSRC256               0x0000007e\n#define SQ_IMAGE_SAMPLER               0x0000007f\n\n \n\n#define SQ_HW_REG_MODE                 0x00000001\n#define SQ_HW_REG_STATUS               0x00000002\n#define SQ_HW_REG_TRAPSTS              0x00000003\n#define SQ_HW_REG_HW_ID                0x00000004\n#define SQ_HW_REG_GPR_ALLOC            0x00000005\n#define SQ_HW_REG_LDS_ALLOC            0x00000006\n#define SQ_HW_REG_IB_STS               0x00000007\n#define SQ_HW_REG_PC_LO                0x00000008\n#define SQ_HW_REG_PC_HI                0x00000009\n#define SQ_HW_REG_INST_DW0             0x0000000a\n#define SQ_HW_REG_INST_DW1             0x0000000b\n#define SQ_HW_REG_IB_DBG0              0x0000000c\n#define SQ_HW_REG_IB_DBG1              0x0000000d\n#define SQ_HW_REG_FLUSH_IB             0x0000000e\n#define SQ_HW_REG_SH_MEM_BASES         0x0000000f\n#define SQ_HW_REG_SQ_SHADER_TBA_LO     0x00000010\n#define SQ_HW_REG_SQ_SHADER_TBA_HI     0x00000011\n#define SQ_HW_REG_SQ_SHADER_TMA_LO     0x00000012\n#define SQ_HW_REG_SQ_SHADER_TMA_HI     0x00000013\n\n \n\n#define SQ_S_MOV_B32                   0x00000000\n#define SQ_S_MOV_B64                   0x00000001\n#define SQ_S_CMOV_B32                  0x00000002\n#define SQ_S_CMOV_B64                  0x00000003\n#define SQ_S_NOT_B32                   0x00000004\n#define SQ_S_NOT_B64                   0x00000005\n#define SQ_S_WQM_B32                   0x00000006\n#define SQ_S_WQM_B64                   0x00000007\n#define SQ_S_BREV_B32                  0x00000008\n#define SQ_S_BREV_B64                  0x00000009\n#define SQ_S_BCNT0_I32_B32             0x0000000a\n#define SQ_S_BCNT0_I32_B64             0x0000000b\n#define SQ_S_BCNT1_I32_B32             0x0000000c\n#define SQ_S_BCNT1_I32_B64             0x0000000d\n#define SQ_S_FF0_I32_B32               0x0000000e\n#define SQ_S_FF0_I32_B64               0x0000000f\n#define SQ_S_FF1_I32_B32               0x00000010\n#define SQ_S_FF1_I32_B64               0x00000011\n#define SQ_S_FLBIT_I32_B32             0x00000012\n#define SQ_S_FLBIT_I32_B64             0x00000013\n#define SQ_S_FLBIT_I32                 0x00000014\n#define SQ_S_FLBIT_I32_I64             0x00000015\n#define SQ_S_SEXT_I32_I8               0x00000016\n#define SQ_S_SEXT_I32_I16              0x00000017\n#define SQ_S_BITSET0_B32               0x00000018\n#define SQ_S_BITSET0_B64               0x00000019\n#define SQ_S_BITSET1_B32               0x0000001a\n#define SQ_S_BITSET1_B64               0x0000001b\n#define SQ_S_GETPC_B64                 0x0000001c\n#define SQ_S_SETPC_B64                 0x0000001d\n#define SQ_S_SWAPPC_B64                0x0000001e\n#define SQ_S_RFE_B64                   0x0000001f\n#define SQ_S_AND_SAVEEXEC_B64          0x00000020\n#define SQ_S_OR_SAVEEXEC_B64           0x00000021\n#define SQ_S_XOR_SAVEEXEC_B64          0x00000022\n#define SQ_S_ANDN2_SAVEEXEC_B64        0x00000023\n#define SQ_S_ORN2_SAVEEXEC_B64         0x00000024\n#define SQ_S_NAND_SAVEEXEC_B64         0x00000025\n#define SQ_S_NOR_SAVEEXEC_B64          0x00000026\n#define SQ_S_XNOR_SAVEEXEC_B64         0x00000027\n#define SQ_S_QUADMASK_B32              0x00000028\n#define SQ_S_QUADMASK_B64              0x00000029\n#define SQ_S_MOVRELS_B32               0x0000002a\n#define SQ_S_MOVRELS_B64               0x0000002b\n#define SQ_S_MOVRELD_B32               0x0000002c\n#define SQ_S_MOVRELD_B64               0x0000002d\n#define SQ_S_CBRANCH_JOIN              0x0000002e\n#define SQ_S_MOV_REGRD_B32             0x0000002f\n#define SQ_S_ABS_I32                   0x00000030\n#define SQ_S_MOV_FED_B32               0x00000031\n#define SQ_S_SET_GPR_IDX_IDX           0x00000032\n#define SQ_S_ANDN1_SAVEEXEC_B64        0x00000033\n#define SQ_S_ORN1_SAVEEXEC_B64         0x00000034\n#define SQ_S_ANDN1_WREXEC_B64          0x00000035\n#define SQ_S_ANDN2_WREXEC_B64          0x00000036\n#define SQ_S_BITREPLICATE_B64_B32      0x00000037\n\n \n\n#define SQ_CNT1                        0x00000000\n#define SQ_CNT2                        0x00000001\n#define SQ_CNT3                        0x00000002\n#define SQ_CNT4                        0x00000003\n\n \n\n#define SQ_V_MAD_LEGACY_F32            0x000001c0\n#define SQ_V_MAD_F32                   0x000001c1\n#define SQ_V_MAD_I32_I24               0x000001c2\n#define SQ_V_MAD_U32_U24               0x000001c3\n#define SQ_V_CUBEID_F32                0x000001c4\n#define SQ_V_CUBESC_F32                0x000001c5\n#define SQ_V_CUBETC_F32                0x000001c6\n#define SQ_V_CUBEMA_F32                0x000001c7\n#define SQ_V_BFE_U32                   0x000001c8\n#define SQ_V_BFE_I32                   0x000001c9\n#define SQ_V_BFI_B32                   0x000001ca\n#define SQ_V_FMA_F32                   0x000001cb\n#define SQ_V_FMA_F64                   0x000001cc\n#define SQ_V_LERP_U8                   0x000001cd\n#define SQ_V_ALIGNBIT_B32              0x000001ce\n#define SQ_V_ALIGNBYTE_B32             0x000001cf\n#define SQ_V_MIN3_F32                  0x000001d0\n#define SQ_V_MIN3_I32                  0x000001d1\n#define SQ_V_MIN3_U32                  0x000001d2\n#define SQ_V_MAX3_F32                  0x000001d3\n#define SQ_V_MAX3_I32                  0x000001d4\n#define SQ_V_MAX3_U32                  0x000001d5\n#define SQ_V_MED3_F32                  0x000001d6\n#define SQ_V_MED3_I32                  0x000001d7\n#define SQ_V_MED3_U32                  0x000001d8\n#define SQ_V_SAD_U8                    0x000001d9\n#define SQ_V_SAD_HI_U8                 0x000001da\n#define SQ_V_SAD_U16                   0x000001db\n#define SQ_V_SAD_U32                   0x000001dc\n#define SQ_V_CVT_PK_U8_F32             0x000001dd\n#define SQ_V_DIV_FIXUP_F32             0x000001de\n#define SQ_V_DIV_FIXUP_F64             0x000001df\n#define SQ_V_DIV_SCALE_F32             0x000001e0\n#define SQ_V_DIV_SCALE_F64             0x000001e1\n#define SQ_V_DIV_FMAS_F32              0x000001e2\n#define SQ_V_DIV_FMAS_F64              0x000001e3\n#define SQ_V_MSAD_U8                   0x000001e4\n#define SQ_V_QSAD_PK_U16_U8            0x000001e5\n#define SQ_V_MQSAD_PK_U16_U8           0x000001e6\n#define SQ_V_MQSAD_U32_U8              0x000001e7\n#define SQ_V_MAD_U64_U32               0x000001e8\n#define SQ_V_MAD_I64_I32               0x000001e9\n#define SQ_V_MAD_LEGACY_F16            0x000001ea\n#define SQ_V_MAD_LEGACY_U16            0x000001eb\n#define SQ_V_MAD_LEGACY_I16            0x000001ec\n#define SQ_V_PERM_B32                  0x000001ed\n#define SQ_V_FMA_LEGACY_F16            0x000001ee\n#define SQ_V_DIV_FIXUP_LEGACY_F16      0x000001ef\n#define SQ_V_CVT_PKACCUM_U8_F32        0x000001f0\n#define SQ_V_MAD_U32_U16               0x000001f1\n#define SQ_V_MAD_I32_I16               0x000001f2\n#define SQ_V_XAD_U32                   0x000001f3\n#define SQ_V_MIN3_F16                  0x000001f4\n#define SQ_V_MIN3_I16                  0x000001f5\n#define SQ_V_MIN3_U16                  0x000001f6\n#define SQ_V_MAX3_F16                  0x000001f7\n#define SQ_V_MAX3_I16                  0x000001f8\n#define SQ_V_MAX3_U16                  0x000001f9\n#define SQ_V_MED3_F16                  0x000001fa\n#define SQ_V_MED3_I16                  0x000001fb\n#define SQ_V_MED3_U16                  0x000001fc\n#define SQ_V_LSHL_ADD_U32              0x000001fd\n#define SQ_V_ADD_LSHL_U32              0x000001fe\n#define SQ_V_ADD3_U32                  0x000001ff\n#define SQ_V_LSHL_OR_B32               0x00000200\n#define SQ_V_AND_OR_B32                0x00000201\n#define SQ_V_OR3_B32                   0x00000202\n#define SQ_V_MAD_F16                   0x00000203\n#define SQ_V_MAD_U16                   0x00000204\n#define SQ_V_MAD_I16                   0x00000205\n#define SQ_V_FMA_F16                   0x00000206\n#define SQ_V_DIV_FIXUP_F16             0x00000207\n#define SQ_V_INTERP_P1LL_F16           0x00000274\n#define SQ_V_INTERP_P1LV_F16           0x00000275\n#define SQ_V_INTERP_P2_LEGACY_F16      0x00000276\n#define SQ_V_INTERP_P2_F16             0x00000277\n#define SQ_V_ADD_F64                   0x00000280\n#define SQ_V_MUL_F64                   0x00000281\n#define SQ_V_MIN_F64                   0x00000282\n#define SQ_V_MAX_F64                   0x00000283\n#define SQ_V_LDEXP_F64                 0x00000284\n#define SQ_V_MUL_LO_U32                0x00000285\n#define SQ_V_MUL_HI_U32                0x00000286\n#define SQ_V_MUL_HI_I32                0x00000287\n#define SQ_V_LDEXP_F32                 0x00000288\n#define SQ_V_READLANE_B32              0x00000289\n#define SQ_V_WRITELANE_B32             0x0000028a\n#define SQ_V_BCNT_U32_B32              0x0000028b\n#define SQ_V_MBCNT_LO_U32_B32          0x0000028c\n#define SQ_V_MBCNT_HI_U32_B32          0x0000028d\n#define SQ_V_MAC_LEGACY_F32            0x0000028e\n#define SQ_V_LSHLREV_B64               0x0000028f\n#define SQ_V_LSHRREV_B64               0x00000290\n#define SQ_V_ASHRREV_I64               0x00000291\n#define SQ_V_TRIG_PREOP_F64            0x00000292\n#define SQ_V_BFM_B32                   0x00000293\n#define SQ_V_CVT_PKNORM_I16_F32        0x00000294\n#define SQ_V_CVT_PKNORM_U16_F32        0x00000295\n#define SQ_V_CVT_PKRTZ_F16_F32         0x00000296\n#define SQ_V_CVT_PK_U16_U32            0x00000297\n#define SQ_V_CVT_PK_I16_I32            0x00000298\n#define SQ_V_CVT_PKNORM_I16_F16        0x00000299\n#define SQ_V_CVT_PKNORM_U16_F16        0x0000029a\n#define SQ_V_READLANE_REGRD_B32        0x0000029b\n#define SQ_V_ADD_I32                   0x0000029c\n#define SQ_V_SUB_I32                   0x0000029d\n#define SQ_V_ADD_I16                   0x0000029e\n#define SQ_V_SUB_I16                   0x0000029f\n#define SQ_V_PACK_B32_F16              0x000002a0\n\n \n\n#define SQ_SRC_LITERAL                 0x000000ff\n\n \n\n#define SQ_DPP_QUAD_PERM               0x00000000\n#define SQ_DPP_ROW_SL1                 0x00000101\n#define SQ_DPP_ROW_SL2                 0x00000102\n#define SQ_DPP_ROW_SL3                 0x00000103\n#define SQ_DPP_ROW_SL4                 0x00000104\n#define SQ_DPP_ROW_SL5                 0x00000105\n#define SQ_DPP_ROW_SL6                 0x00000106\n#define SQ_DPP_ROW_SL7                 0x00000107\n#define SQ_DPP_ROW_SL8                 0x00000108\n#define SQ_DPP_ROW_SL9                 0x00000109\n#define SQ_DPP_ROW_SL10                0x0000010a\n#define SQ_DPP_ROW_SL11                0x0000010b\n#define SQ_DPP_ROW_SL12                0x0000010c\n#define SQ_DPP_ROW_SL13                0x0000010d\n#define SQ_DPP_ROW_SL14                0x0000010e\n#define SQ_DPP_ROW_SL15                0x0000010f\n#define SQ_DPP_ROW_SR1                 0x00000111\n#define SQ_DPP_ROW_SR2                 0x00000112\n#define SQ_DPP_ROW_SR3                 0x00000113\n#define SQ_DPP_ROW_SR4                 0x00000114\n#define SQ_DPP_ROW_SR5                 0x00000115\n#define SQ_DPP_ROW_SR6                 0x00000116\n#define SQ_DPP_ROW_SR7                 0x00000117\n#define SQ_DPP_ROW_SR8                 0x00000118\n#define SQ_DPP_ROW_SR9                 0x00000119\n#define SQ_DPP_ROW_SR10                0x0000011a\n#define SQ_DPP_ROW_SR11                0x0000011b\n#define SQ_DPP_ROW_SR12                0x0000011c\n#define SQ_DPP_ROW_SR13                0x0000011d\n#define SQ_DPP_ROW_SR14                0x0000011e\n#define SQ_DPP_ROW_SR15                0x0000011f\n#define SQ_DPP_ROW_RR1                 0x00000121\n#define SQ_DPP_ROW_RR2                 0x00000122\n#define SQ_DPP_ROW_RR3                 0x00000123\n#define SQ_DPP_ROW_RR4                 0x00000124\n#define SQ_DPP_ROW_RR5                 0x00000125\n#define SQ_DPP_ROW_RR6                 0x00000126\n#define SQ_DPP_ROW_RR7                 0x00000127\n#define SQ_DPP_ROW_RR8                 0x00000128\n#define SQ_DPP_ROW_RR9                 0x00000129\n#define SQ_DPP_ROW_RR10                0x0000012a\n#define SQ_DPP_ROW_RR11                0x0000012b\n#define SQ_DPP_ROW_RR12                0x0000012c\n#define SQ_DPP_ROW_RR13                0x0000012d\n#define SQ_DPP_ROW_RR14                0x0000012e\n#define SQ_DPP_ROW_RR15                0x0000012f\n#define SQ_DPP_WF_SL1                  0x00000130\n#define SQ_DPP_WF_RL1                  0x00000134\n#define SQ_DPP_WF_SR1                  0x00000138\n#define SQ_DPP_WF_RR1                  0x0000013c\n#define SQ_DPP_ROW_MIRROR              0x00000140\n#define SQ_DPP_ROW_HALF_MIRROR         0x00000141\n#define SQ_DPP_ROW_BCAST15             0x00000142\n#define SQ_DPP_ROW_BCAST31             0x00000143\n\n \n\n#define SQ_FLAT_SCRATCH_LO             0x00000066\n#define SQ_FLAT_SCRATCH_HI             0x00000067\n\n \n\n#define SQ_V_NOP                       0x00000000\n#define SQ_V_MOV_B32                   0x00000001\n#define SQ_V_READFIRSTLANE_B32         0x00000002\n#define SQ_V_CVT_I32_F64               0x00000003\n#define SQ_V_CVT_F64_I32               0x00000004\n#define SQ_V_CVT_F32_I32               0x00000005\n#define SQ_V_CVT_F32_U32               0x00000006\n#define SQ_V_CVT_U32_F32               0x00000007\n#define SQ_V_CVT_I32_F32               0x00000008\n#define SQ_V_MOV_FED_B32               0x00000009\n#define SQ_V_CVT_F16_F32               0x0000000a\n#define SQ_V_CVT_F32_F16               0x0000000b\n#define SQ_V_CVT_RPI_I32_F32           0x0000000c\n#define SQ_V_CVT_FLR_I32_F32           0x0000000d\n#define SQ_V_CVT_OFF_F32_I4            0x0000000e\n#define SQ_V_CVT_F32_F64               0x0000000f\n#define SQ_V_CVT_F64_F32               0x00000010\n#define SQ_V_CVT_F32_UBYTE0            0x00000011\n#define SQ_V_CVT_F32_UBYTE1            0x00000012\n#define SQ_V_CVT_F32_UBYTE2            0x00000013\n#define SQ_V_CVT_F32_UBYTE3            0x00000014\n#define SQ_V_CVT_U32_F64               0x00000015\n#define SQ_V_CVT_F64_U32               0x00000016\n#define SQ_V_TRUNC_F64                 0x00000017\n#define SQ_V_CEIL_F64                  0x00000018\n#define SQ_V_RNDNE_F64                 0x00000019\n#define SQ_V_FLOOR_F64                 0x0000001a\n#define SQ_V_FRACT_F32                 0x0000001b\n#define SQ_V_TRUNC_F32                 0x0000001c\n#define SQ_V_CEIL_F32                  0x0000001d\n#define SQ_V_RNDNE_F32                 0x0000001e\n#define SQ_V_FLOOR_F32                 0x0000001f\n#define SQ_V_EXP_F32                   0x00000020\n#define SQ_V_LOG_F32                   0x00000021\n#define SQ_V_RCP_F32                   0x00000022\n#define SQ_V_RCP_IFLAG_F32             0x00000023\n#define SQ_V_RSQ_F32                   0x00000024\n#define SQ_V_RCP_F64                   0x00000025\n#define SQ_V_RSQ_F64                   0x00000026\n#define SQ_V_SQRT_F32                  0x00000027\n#define SQ_V_SQRT_F64                  0x00000028\n#define SQ_V_SIN_F32                   0x00000029\n#define SQ_V_COS_F32                   0x0000002a\n#define SQ_V_NOT_B32                   0x0000002b\n#define SQ_V_BFREV_B32                 0x0000002c\n#define SQ_V_FFBH_U32                  0x0000002d\n#define SQ_V_FFBL_B32                  0x0000002e\n#define SQ_V_FFBH_I32                  0x0000002f\n#define SQ_V_FREXP_EXP_I32_F64         0x00000030\n#define SQ_V_FREXP_MANT_F64            0x00000031\n#define SQ_V_FRACT_F64                 0x00000032\n#define SQ_V_FREXP_EXP_I32_F32         0x00000033\n#define SQ_V_FREXP_MANT_F32            0x00000034\n#define SQ_V_CLREXCP                   0x00000035\n#define SQ_V_MOV_PRSV_B32              0x00000036\n#define SQ_V_CVT_F16_U16               0x00000039\n#define SQ_V_CVT_F16_I16               0x0000003a\n#define SQ_V_CVT_U16_F16               0x0000003b\n#define SQ_V_CVT_I16_F16               0x0000003c\n#define SQ_V_RCP_F16                   0x0000003d\n#define SQ_V_SQRT_F16                  0x0000003e\n#define SQ_V_RSQ_F16                   0x0000003f\n#define SQ_V_LOG_F16                   0x00000040\n#define SQ_V_EXP_F16                   0x00000041\n#define SQ_V_FREXP_MANT_F16            0x00000042\n#define SQ_V_FREXP_EXP_I16_F16         0x00000043\n#define SQ_V_FLOOR_F16                 0x00000044\n#define SQ_V_CEIL_F16                  0x00000045\n#define SQ_V_TRUNC_F16                 0x00000046\n#define SQ_V_RNDNE_F16                 0x00000047\n#define SQ_V_FRACT_F16                 0x00000048\n#define SQ_V_SIN_F16                   0x00000049\n#define SQ_V_COS_F16                   0x0000004a\n#define SQ_V_EXP_LEGACY_F32            0x0000004b\n#define SQ_V_LOG_LEGACY_F32            0x0000004c\n#define SQ_V_CVT_NORM_I16_F16          0x0000004d\n#define SQ_V_CVT_NORM_U16_F16          0x0000004e\n#define SQ_V_SAT_PK_U8_I16             0x0000004f\n#define SQ_V_WRITELANE_IMM32           0x00000050\n#define SQ_V_SWAP_B32                  0x00000051\n\n \n\n#define SQ_FLAT_LOAD_UBYTE             0x00000010\n#define SQ_FLAT_LOAD_SBYTE             0x00000011\n#define SQ_FLAT_LOAD_USHORT            0x00000012\n#define SQ_FLAT_LOAD_SSHORT            0x00000013\n#define SQ_FLAT_LOAD_DWORD             0x00000014\n#define SQ_FLAT_LOAD_DWORDX2           0x00000015\n#define SQ_FLAT_LOAD_DWORDX3           0x00000016\n#define SQ_FLAT_LOAD_DWORDX4           0x00000017\n#define SQ_FLAT_STORE_BYTE             0x00000018\n#define SQ_FLAT_STORE_SHORT            0x0000001a\n#define SQ_FLAT_STORE_DWORD            0x0000001c\n#define SQ_FLAT_STORE_DWORDX2          0x0000001d\n#define SQ_FLAT_STORE_DWORDX3          0x0000001e\n#define SQ_FLAT_STORE_DWORDX4          0x0000001f\n#define SQ_FLAT_ATOMIC_SWAP            0x00000040\n#define SQ_FLAT_ATOMIC_CMPSWAP         0x00000041\n#define SQ_FLAT_ATOMIC_ADD             0x00000042\n#define SQ_FLAT_ATOMIC_SUB             0x00000043\n#define SQ_FLAT_ATOMIC_SMIN            0x00000044\n#define SQ_FLAT_ATOMIC_UMIN            0x00000045\n#define SQ_FLAT_ATOMIC_SMAX            0x00000046\n#define SQ_FLAT_ATOMIC_UMAX            0x00000047\n#define SQ_FLAT_ATOMIC_AND             0x00000048\n#define SQ_FLAT_ATOMIC_OR              0x00000049\n#define SQ_FLAT_ATOMIC_XOR             0x0000004a\n#define SQ_FLAT_ATOMIC_INC             0x0000004b\n#define SQ_FLAT_ATOMIC_DEC             0x0000004c\n#define SQ_FLAT_ATOMIC_SWAP_X2         0x00000060\n#define SQ_FLAT_ATOMIC_CMPSWAP_X2      0x00000061\n#define SQ_FLAT_ATOMIC_ADD_X2          0x00000062\n#define SQ_FLAT_ATOMIC_SUB_X2          0x00000063\n#define SQ_FLAT_ATOMIC_SMIN_X2         0x00000064\n#define SQ_FLAT_ATOMIC_UMIN_X2         0x00000065\n#define SQ_FLAT_ATOMIC_SMAX_X2         0x00000066\n#define SQ_FLAT_ATOMIC_UMAX_X2         0x00000067\n#define SQ_FLAT_ATOMIC_AND_X2          0x00000068\n#define SQ_FLAT_ATOMIC_OR_X2           0x00000069\n#define SQ_FLAT_ATOMIC_XOR_X2          0x0000006a\n#define SQ_FLAT_ATOMIC_INC_X2          0x0000006b\n#define SQ_FLAT_ATOMIC_DEC_X2          0x0000006c\n\n \n\n#define SQ_DS_ADD_U32                  0x00000000\n#define SQ_DS_SUB_U32                  0x00000001\n#define SQ_DS_RSUB_U32                 0x00000002\n#define SQ_DS_INC_U32                  0x00000003\n#define SQ_DS_DEC_U32                  0x00000004\n#define SQ_DS_MIN_I32                  0x00000005\n#define SQ_DS_MAX_I32                  0x00000006\n#define SQ_DS_MIN_U32                  0x00000007\n#define SQ_DS_MAX_U32                  0x00000008\n#define SQ_DS_AND_B32                  0x00000009\n#define SQ_DS_OR_B32                   0x0000000a\n#define SQ_DS_XOR_B32                  0x0000000b\n#define SQ_DS_MSKOR_B32                0x0000000c\n#define SQ_DS_WRITE_B32                0x0000000d\n#define SQ_DS_WRITE2_B32               0x0000000e\n#define SQ_DS_WRITE2ST64_B32           0x0000000f\n#define SQ_DS_CMPST_B32                0x00000010\n#define SQ_DS_CMPST_F32                0x00000011\n#define SQ_DS_MIN_F32                  0x00000012\n#define SQ_DS_MAX_F32                  0x00000013\n#define SQ_DS_NOP                      0x00000014\n#define SQ_DS_ADD_F32                  0x00000015\n#define SQ_DS_WRITE_ADDTID_B32         0x0000001d\n#define SQ_DS_WRITE_B8                 0x0000001e\n#define SQ_DS_WRITE_B16                0x0000001f\n#define SQ_DS_ADD_RTN_U32              0x00000020\n#define SQ_DS_SUB_RTN_U32              0x00000021\n#define SQ_DS_RSUB_RTN_U32             0x00000022\n#define SQ_DS_INC_RTN_U32              0x00000023\n#define SQ_DS_DEC_RTN_U32              0x00000024\n#define SQ_DS_MIN_RTN_I32              0x00000025\n#define SQ_DS_MAX_RTN_I32              0x00000026\n#define SQ_DS_MIN_RTN_U32              0x00000027\n#define SQ_DS_MAX_RTN_U32              0x00000028\n#define SQ_DS_AND_RTN_B32              0x00000029\n#define SQ_DS_OR_RTN_B32               0x0000002a\n#define SQ_DS_XOR_RTN_B32              0x0000002b\n#define SQ_DS_MSKOR_RTN_B32            0x0000002c\n#define SQ_DS_WRXCHG_RTN_B32           0x0000002d\n#define SQ_DS_WRXCHG2_RTN_B32          0x0000002e\n#define SQ_DS_WRXCHG2ST64_RTN_B32      0x0000002f\n#define SQ_DS_CMPST_RTN_B32            0x00000030\n#define SQ_DS_CMPST_RTN_F32            0x00000031\n#define SQ_DS_MIN_RTN_F32              0x00000032\n#define SQ_DS_MAX_RTN_F32              0x00000033\n#define SQ_DS_WRAP_RTN_B32             0x00000034\n#define SQ_DS_ADD_RTN_F32              0x00000035\n#define SQ_DS_READ_B32                 0x00000036\n#define SQ_DS_READ2_B32                0x00000037\n#define SQ_DS_READ2ST64_B32            0x00000038\n#define SQ_DS_READ_I8                  0x00000039\n#define SQ_DS_READ_U8                  0x0000003a\n#define SQ_DS_READ_I16                 0x0000003b\n#define SQ_DS_READ_U16                 0x0000003c\n#define SQ_DS_SWIZZLE_B32              0x0000003d\n#define SQ_DS_PERMUTE_B32              0x0000003e\n#define SQ_DS_BPERMUTE_B32             0x0000003f\n#define SQ_DS_ADD_U64                  0x00000040\n#define SQ_DS_SUB_U64                  0x00000041\n#define SQ_DS_RSUB_U64                 0x00000042\n#define SQ_DS_INC_U64                  0x00000043\n#define SQ_DS_DEC_U64                  0x00000044\n#define SQ_DS_MIN_I64                  0x00000045\n#define SQ_DS_MAX_I64                  0x00000046\n#define SQ_DS_MIN_U64                  0x00000047\n#define SQ_DS_MAX_U64                  0x00000048\n#define SQ_DS_AND_B64                  0x00000049\n#define SQ_DS_OR_B64                   0x0000004a\n#define SQ_DS_XOR_B64                  0x0000004b\n#define SQ_DS_MSKOR_B64                0x0000004c\n#define SQ_DS_WRITE_B64                0x0000004d\n#define SQ_DS_WRITE2_B64               0x0000004e\n#define SQ_DS_WRITE2ST64_B64           0x0000004f\n#define SQ_DS_CMPST_B64                0x00000050\n#define SQ_DS_CMPST_F64                0x00000051\n#define SQ_DS_MIN_F64                  0x00000052\n#define SQ_DS_MAX_F64                  0x00000053\n#define SQ_DS_ADD_RTN_U64              0x00000060\n#define SQ_DS_SUB_RTN_U64              0x00000061\n#define SQ_DS_RSUB_RTN_U64             0x00000062\n#define SQ_DS_INC_RTN_U64              0x00000063\n#define SQ_DS_DEC_RTN_U64              0x00000064\n#define SQ_DS_MIN_RTN_I64              0x00000065\n#define SQ_DS_MAX_RTN_I64              0x00000066\n#define SQ_DS_MIN_RTN_U64              0x00000067\n#define SQ_DS_MAX_RTN_U64              0x00000068\n#define SQ_DS_AND_RTN_B64              0x00000069\n#define SQ_DS_OR_RTN_B64               0x0000006a\n#define SQ_DS_XOR_RTN_B64              0x0000006b\n#define SQ_DS_MSKOR_RTN_B64            0x0000006c\n#define SQ_DS_WRXCHG_RTN_B64           0x0000006d\n#define SQ_DS_WRXCHG2_RTN_B64          0x0000006e\n#define SQ_DS_WRXCHG2ST64_RTN_B64      0x0000006f\n#define SQ_DS_CMPST_RTN_B64            0x00000070\n#define SQ_DS_CMPST_RTN_F64            0x00000071\n#define SQ_DS_MIN_RTN_F64              0x00000072\n#define SQ_DS_MAX_RTN_F64              0x00000073\n#define SQ_DS_READ_B64                 0x00000076\n#define SQ_DS_READ2_B64                0x00000077\n#define SQ_DS_READ2ST64_B64            0x00000078\n#define SQ_DS_CONDXCHG32_RTN_B64       0x0000007e\n#define SQ_DS_ADD_SRC2_U32             0x00000080\n#define SQ_DS_SUB_SRC2_U32             0x00000081\n#define SQ_DS_RSUB_SRC2_U32            0x00000082\n#define SQ_DS_INC_SRC2_U32             0x00000083\n#define SQ_DS_DEC_SRC2_U32             0x00000084\n#define SQ_DS_MIN_SRC2_I32             0x00000085\n#define SQ_DS_MAX_SRC2_I32             0x00000086\n#define SQ_DS_MIN_SRC2_U32             0x00000087\n#define SQ_DS_MAX_SRC2_U32             0x00000088\n#define SQ_DS_AND_SRC2_B32             0x00000089\n#define SQ_DS_OR_SRC2_B32              0x0000008a\n#define SQ_DS_XOR_SRC2_B32             0x0000008b\n#define SQ_DS_WRITE_SRC2_B32           0x0000008d\n#define SQ_DS_MIN_SRC2_F32             0x00000092\n#define SQ_DS_MAX_SRC2_F32             0x00000093\n#define SQ_DS_ADD_SRC2_F32             0x00000095\n#define SQ_DS_GWS_SEMA_RELEASE_ALL     0x00000098\n#define SQ_DS_GWS_INIT                 0x00000099\n#define SQ_DS_GWS_SEMA_V               0x0000009a\n#define SQ_DS_GWS_SEMA_BR              0x0000009b\n#define SQ_DS_GWS_SEMA_P               0x0000009c\n#define SQ_DS_GWS_BARRIER              0x0000009d\n#define SQ_DS_READ_ADDTID_B32          0x000000b6\n#define SQ_DS_CONSUME                  0x000000bd\n#define SQ_DS_APPEND                   0x000000be\n#define SQ_DS_ORDERED_COUNT            0x000000bf\n#define SQ_DS_ADD_SRC2_U64             0x000000c0\n#define SQ_DS_SUB_SRC2_U64             0x000000c1\n#define SQ_DS_RSUB_SRC2_U64            0x000000c2\n#define SQ_DS_INC_SRC2_U64             0x000000c3\n#define SQ_DS_DEC_SRC2_U64             0x000000c4\n#define SQ_DS_MIN_SRC2_I64             0x000000c5\n#define SQ_DS_MAX_SRC2_I64             0x000000c6\n#define SQ_DS_MIN_SRC2_U64             0x000000c7\n#define SQ_DS_MAX_SRC2_U64             0x000000c8\n#define SQ_DS_AND_SRC2_B64             0x000000c9\n#define SQ_DS_OR_SRC2_B64              0x000000ca\n#define SQ_DS_XOR_SRC2_B64             0x000000cb\n#define SQ_DS_WRITE_SRC2_B64           0x000000cd\n#define SQ_DS_MIN_SRC2_F64             0x000000d2\n#define SQ_DS_MAX_SRC2_F64             0x000000d3\n#define SQ_DS_WRITE_B96                0x000000de\n#define SQ_DS_WRITE_B128               0x000000df\n#define SQ_DS_CONDXCHG32_RTN_B128      0x000000fd\n#define SQ_DS_READ_B96                 0x000000fe\n#define SQ_DS_READ_B128                0x000000ff\n\n \n\n#define SQ_S_LOAD_DWORD                0x00000000\n#define SQ_S_LOAD_DWORDX2              0x00000001\n#define SQ_S_LOAD_DWORDX4              0x00000002\n#define SQ_S_LOAD_DWORDX8              0x00000003\n#define SQ_S_LOAD_DWORDX16             0x00000004\n#define SQ_S_SCRATCH_LOAD_DWORD        0x00000005\n#define SQ_S_SCRATCH_LOAD_DWORDX2      0x00000006\n#define SQ_S_SCRATCH_LOAD_DWORDX4      0x00000007\n#define SQ_S_BUFFER_LOAD_DWORD         0x00000008\n#define SQ_S_BUFFER_LOAD_DWORDX2       0x00000009\n#define SQ_S_BUFFER_LOAD_DWORDX4       0x0000000a\n#define SQ_S_BUFFER_LOAD_DWORDX8       0x0000000b\n#define SQ_S_BUFFER_LOAD_DWORDX16      0x0000000c\n#define SQ_S_STORE_DWORD               0x00000010\n#define SQ_S_STORE_DWORDX2             0x00000011\n#define SQ_S_STORE_DWORDX4             0x00000012\n#define SQ_S_SCRATCH_STORE_DWORD       0x00000015\n#define SQ_S_SCRATCH_STORE_DWORDX2     0x00000016\n#define SQ_S_SCRATCH_STORE_DWORDX4     0x00000017\n#define SQ_S_BUFFER_STORE_DWORD        0x00000018\n#define SQ_S_BUFFER_STORE_DWORDX2      0x00000019\n#define SQ_S_BUFFER_STORE_DWORDX4      0x0000001a\n#define SQ_S_DCACHE_INV                0x00000020\n#define SQ_S_DCACHE_WB                 0x00000021\n#define SQ_S_DCACHE_INV_VOL            0x00000022\n#define SQ_S_DCACHE_WB_VOL             0x00000023\n#define SQ_S_MEMTIME                   0x00000024\n#define SQ_S_MEMREALTIME               0x00000025\n#define SQ_S_ATC_PROBE                 0x00000026\n#define SQ_S_ATC_PROBE_BUFFER          0x00000027\n#define SQ_S_BUFFER_ATOMIC_SWAP        0x00000040\n#define SQ_S_BUFFER_ATOMIC_CMPSWAP     0x00000041\n#define SQ_S_BUFFER_ATOMIC_ADD         0x00000042\n#define SQ_S_BUFFER_ATOMIC_SUB         0x00000043\n#define SQ_S_BUFFER_ATOMIC_SMIN        0x00000044\n#define SQ_S_BUFFER_ATOMIC_UMIN        0x00000045\n#define SQ_S_BUFFER_ATOMIC_SMAX        0x00000046\n#define SQ_S_BUFFER_ATOMIC_UMAX        0x00000047\n#define SQ_S_BUFFER_ATOMIC_AND         0x00000048\n#define SQ_S_BUFFER_ATOMIC_OR          0x00000049\n#define SQ_S_BUFFER_ATOMIC_XOR         0x0000004a\n#define SQ_S_BUFFER_ATOMIC_INC         0x0000004b\n#define SQ_S_BUFFER_ATOMIC_DEC         0x0000004c\n#define SQ_S_BUFFER_ATOMIC_SWAP_X2     0x00000060\n#define SQ_S_BUFFER_ATOMIC_CMPSWAP_X2  0x00000061\n#define SQ_S_BUFFER_ATOMIC_ADD_X2      0x00000062\n#define SQ_S_BUFFER_ATOMIC_SUB_X2      0x00000063\n#define SQ_S_BUFFER_ATOMIC_SMIN_X2     0x00000064\n#define SQ_S_BUFFER_ATOMIC_UMIN_X2     0x00000065\n#define SQ_S_BUFFER_ATOMIC_SMAX_X2     0x00000066\n#define SQ_S_BUFFER_ATOMIC_UMAX_X2     0x00000067\n#define SQ_S_BUFFER_ATOMIC_AND_X2      0x00000068\n#define SQ_S_BUFFER_ATOMIC_OR_X2       0x00000069\n#define SQ_S_BUFFER_ATOMIC_XOR_X2      0x0000006a\n#define SQ_S_BUFFER_ATOMIC_INC_X2      0x0000006b\n#define SQ_S_BUFFER_ATOMIC_DEC_X2      0x0000006c\n#define SQ_S_ATOMIC_SWAP               0x00000080\n#define SQ_S_ATOMIC_CMPSWAP            0x00000081\n#define SQ_S_ATOMIC_ADD                0x00000082\n#define SQ_S_ATOMIC_SUB                0x00000083\n#define SQ_S_ATOMIC_SMIN               0x00000084\n#define SQ_S_ATOMIC_UMIN               0x00000085\n#define SQ_S_ATOMIC_SMAX               0x00000086\n#define SQ_S_ATOMIC_UMAX               0x00000087\n#define SQ_S_ATOMIC_AND                0x00000088\n#define SQ_S_ATOMIC_OR                 0x00000089\n#define SQ_S_ATOMIC_XOR                0x0000008a\n#define SQ_S_ATOMIC_INC                0x0000008b\n#define SQ_S_ATOMIC_DEC                0x0000008c\n#define SQ_S_ATOMIC_SWAP_X2            0x000000a0\n#define SQ_S_ATOMIC_CMPSWAP_X2         0x000000a1\n#define SQ_S_ATOMIC_ADD_X2             0x000000a2\n#define SQ_S_ATOMIC_SUB_X2             0x000000a3\n#define SQ_S_ATOMIC_SMIN_X2            0x000000a4\n#define SQ_S_ATOMIC_UMIN_X2            0x000000a5\n#define SQ_S_ATOMIC_SMAX_X2            0x000000a6\n#define SQ_S_ATOMIC_UMAX_X2            0x000000a7\n#define SQ_S_ATOMIC_AND_X2             0x000000a8\n#define SQ_S_ATOMIC_OR_X2              0x000000a9\n#define SQ_S_ATOMIC_XOR_X2             0x000000aa\n#define SQ_S_ATOMIC_INC_X2             0x000000ab\n#define SQ_S_ATOMIC_DEC_X2             0x000000ac\n\n \n\n#define SQ_V_CNDMASK_B32               0x00000000\n#define SQ_V_ADD_F32                   0x00000001\n#define SQ_V_SUB_F32                   0x00000002\n#define SQ_V_SUBREV_F32                0x00000003\n#define SQ_V_MUL_LEGACY_F32            0x00000004\n#define SQ_V_MUL_F32                   0x00000005\n#define SQ_V_MUL_I32_I24               0x00000006\n#define SQ_V_MUL_HI_I32_I24            0x00000007\n#define SQ_V_MUL_U32_U24               0x00000008\n#define SQ_V_MUL_HI_U32_U24            0x00000009\n#define SQ_V_MIN_F32                   0x0000000a\n#define SQ_V_MAX_F32                   0x0000000b\n#define SQ_V_MIN_I32                   0x0000000c\n#define SQ_V_MAX_I32                   0x0000000d\n#define SQ_V_MIN_U32                   0x0000000e\n#define SQ_V_MAX_U32                   0x0000000f\n#define SQ_V_LSHRREV_B32               0x00000010\n#define SQ_V_ASHRREV_I32               0x00000011\n#define SQ_V_LSHLREV_B32               0x00000012\n#define SQ_V_AND_B32                   0x00000013\n#define SQ_V_OR_B32                    0x00000014\n#define SQ_V_XOR_B32                   0x00000015\n#define SQ_V_MAC_F32                   0x00000016\n#define SQ_V_MADMK_F32                 0x00000017\n#define SQ_V_MADAK_F32                 0x00000018\n#define SQ_V_ADD_CO_U32                0x00000019\n#define SQ_V_SUB_CO_U32                0x0000001a\n#define SQ_V_SUBREV_CO_U32             0x0000001b\n#define SQ_V_ADDC_CO_U32               0x0000001c\n#define SQ_V_SUBB_CO_U32               0x0000001d\n#define SQ_V_SUBBREV_CO_U32            0x0000001e\n#define SQ_V_ADD_F16                   0x0000001f\n#define SQ_V_SUB_F16                   0x00000020\n#define SQ_V_SUBREV_F16                0x00000021\n#define SQ_V_MUL_F16                   0x00000022\n#define SQ_V_MAC_F16                   0x00000023\n#define SQ_V_MADMK_F16                 0x00000024\n#define SQ_V_MADAK_F16                 0x00000025\n#define SQ_V_ADD_U16                   0x00000026\n#define SQ_V_SUB_U16                   0x00000027\n#define SQ_V_SUBREV_U16                0x00000028\n#define SQ_V_MUL_LO_U16                0x00000029\n#define SQ_V_LSHLREV_B16               0x0000002a\n#define SQ_V_LSHRREV_B16               0x0000002b\n#define SQ_V_ASHRREV_I16               0x0000002c\n#define SQ_V_MAX_F16                   0x0000002d\n#define SQ_V_MIN_F16                   0x0000002e\n#define SQ_V_MAX_U16                   0x0000002f\n#define SQ_V_MAX_I16                   0x00000030\n#define SQ_V_MIN_U16                   0x00000031\n#define SQ_V_MIN_I16                   0x00000032\n#define SQ_V_LDEXP_F16                 0x00000033\n#define SQ_V_ADD_U32                   0x00000034\n#define SQ_V_SUB_U32                   0x00000035\n#define SQ_V_SUBREV_U32                0x00000036\n\n \n\n#define SQ_SYSMSG_OP_ECC_ERR_INTERRUPT 0x00000001\n#define SQ_SYSMSG_OP_REG_RD            0x00000002\n#define SQ_SYSMSG_OP_HOST_TRAP_ACK     0x00000003\n#define SQ_SYSMSG_OP_TTRACE_PC         0x00000004\n#define SQ_SYSMSG_OP_ILLEGAL_INST_INTERRUPT 0x00000005\n#define SQ_SYSMSG_OP_MEMVIOL_INTERRUPT 0x00000006\n\n \n\n#define SQ_SRC_VCCZ                    0x000000fb\n\n \n\n#define SQ_CHAN_X                      0x00000000\n#define SQ_CHAN_Y                      0x00000001\n#define SQ_CHAN_Z                      0x00000002\n#define SQ_CHAN_W                      0x00000003\n\n \n\n#define SQ_S_MOVK_I32                  0x00000000\n#define SQ_S_CMOVK_I32                 0x00000001\n#define SQ_S_CMPK_EQ_I32               0x00000002\n#define SQ_S_CMPK_LG_I32               0x00000003\n#define SQ_S_CMPK_GT_I32               0x00000004\n#define SQ_S_CMPK_GE_I32               0x00000005\n#define SQ_S_CMPK_LT_I32               0x00000006\n#define SQ_S_CMPK_LE_I32               0x00000007\n#define SQ_S_CMPK_EQ_U32               0x00000008\n#define SQ_S_CMPK_LG_U32               0x00000009\n#define SQ_S_CMPK_GT_U32               0x0000000a\n#define SQ_S_CMPK_GE_U32               0x0000000b\n#define SQ_S_CMPK_LT_U32               0x0000000c\n#define SQ_S_CMPK_LE_U32               0x0000000d\n#define SQ_S_ADDK_I32                  0x0000000e\n#define SQ_S_MULK_I32                  0x0000000f\n#define SQ_S_CBRANCH_I_FORK            0x00000010\n#define SQ_S_GETREG_B32                0x00000011\n#define SQ_S_SETREG_B32                0x00000012\n#define SQ_S_GETREG_REGRD_B32          0x00000013\n#define SQ_S_SETREG_IMM32_B32          0x00000014\n#define SQ_S_CALL_B64                  0x00000015\n\n \n\n#define SQ_L1                          0x00000001\n#define SQ_L2                          0x00000002\n#define SQ_L3                          0x00000003\n#define SQ_L4                          0x00000004\n#define SQ_L5                          0x00000005\n#define SQ_L6                          0x00000006\n#define SQ_L7                          0x00000007\n#define SQ_L8                          0x00000008\n#define SQ_L9                          0x00000009\n#define SQ_L10                         0x0000000a\n#define SQ_L11                         0x0000000b\n#define SQ_L12                         0x0000000c\n#define SQ_L13                         0x0000000d\n#define SQ_L14                         0x0000000e\n#define SQ_L15                         0x0000000f\n\n \n\n#define SQ_SGPR0                       0x00000000\n\n \n\n#define SQ_V_PK_MAD_I16                0x00000000\n#define SQ_V_PK_MUL_LO_U16             0x00000001\n#define SQ_V_PK_ADD_I16                0x00000002\n#define SQ_V_PK_SUB_I16                0x00000003\n#define SQ_V_PK_LSHLREV_B16            0x00000004\n#define SQ_V_PK_LSHRREV_B16            0x00000005\n#define SQ_V_PK_ASHRREV_I16            0x00000006\n#define SQ_V_PK_MAX_I16                0x00000007\n#define SQ_V_PK_MIN_I16                0x00000008\n#define SQ_V_PK_MAD_U16                0x00000009\n#define SQ_V_PK_ADD_U16                0x0000000a\n#define SQ_V_PK_SUB_U16                0x0000000b\n#define SQ_V_PK_MAX_U16                0x0000000c\n#define SQ_V_PK_MIN_U16                0x0000000d\n#define SQ_V_PK_MAD_F16                0x0000000e\n#define SQ_V_PK_ADD_F16                0x0000000f\n#define SQ_V_PK_MUL_F16                0x00000010\n#define SQ_V_PK_MIN_F16                0x00000011\n#define SQ_V_PK_MAX_F16                0x00000012\n#define SQ_V_MAD_MIX_F32               0x00000020\n#define SQ_V_MAD_MIXLO_F16             0x00000021\n#define SQ_V_MAD_MIXHI_F16             0x00000022\n\n \n\n#define SQ_V_INTERP_P1_F32             0x00000000\n#define SQ_V_INTERP_P2_F32             0x00000001\n#define SQ_V_INTERP_MOV_F32            0x00000002\n\n \n\n#define SQ_R1                          0x00000001\n#define SQ_R2                          0x00000002\n#define SQ_R3                          0x00000003\n#define SQ_R4                          0x00000004\n#define SQ_R5                          0x00000005\n#define SQ_R6                          0x00000006\n#define SQ_R7                          0x00000007\n#define SQ_R8                          0x00000008\n#define SQ_R9                          0x00000009\n#define SQ_R10                         0x0000000a\n#define SQ_R11                         0x0000000b\n#define SQ_R12                         0x0000000c\n#define SQ_R13                         0x0000000d\n#define SQ_R14                         0x0000000e\n#define SQ_R15                         0x0000000f\n\n \n\n#define SQ_S_ADD_U32                   0x00000000\n#define SQ_S_SUB_U32                   0x00000001\n#define SQ_S_ADD_I32                   0x00000002\n#define SQ_S_SUB_I32                   0x00000003\n#define SQ_S_ADDC_U32                  0x00000004\n#define SQ_S_SUBB_U32                  0x00000005\n#define SQ_S_MIN_I32                   0x00000006\n#define SQ_S_MIN_U32                   0x00000007\n#define SQ_S_MAX_I32                   0x00000008\n#define SQ_S_MAX_U32                   0x00000009\n#define SQ_S_CSELECT_B32               0x0000000a\n#define SQ_S_CSELECT_B64               0x0000000b\n#define SQ_S_AND_B32                   0x0000000c\n#define SQ_S_AND_B64                   0x0000000d\n#define SQ_S_OR_B32                    0x0000000e\n#define SQ_S_OR_B64                    0x0000000f\n#define SQ_S_XOR_B32                   0x00000010\n#define SQ_S_XOR_B64                   0x00000011\n#define SQ_S_ANDN2_B32                 0x00000012\n#define SQ_S_ANDN2_B64                 0x00000013\n#define SQ_S_ORN2_B32                  0x00000014\n#define SQ_S_ORN2_B64                  0x00000015\n#define SQ_S_NAND_B32                  0x00000016\n#define SQ_S_NAND_B64                  0x00000017\n#define SQ_S_NOR_B32                   0x00000018\n#define SQ_S_NOR_B64                   0x00000019\n#define SQ_S_XNOR_B32                  0x0000001a\n#define SQ_S_XNOR_B64                  0x0000001b\n#define SQ_S_LSHL_B32                  0x0000001c\n#define SQ_S_LSHL_B64                  0x0000001d\n#define SQ_S_LSHR_B32                  0x0000001e\n#define SQ_S_LSHR_B64                  0x0000001f\n#define SQ_S_ASHR_I32                  0x00000020\n#define SQ_S_ASHR_I64                  0x00000021\n#define SQ_S_BFM_B32                   0x00000022\n#define SQ_S_BFM_B64                   0x00000023\n#define SQ_S_MUL_I32                   0x00000024\n#define SQ_S_BFE_U32                   0x00000025\n#define SQ_S_BFE_I32                   0x00000026\n#define SQ_S_BFE_U64                   0x00000027\n#define SQ_S_BFE_I64                   0x00000028\n#define SQ_S_CBRANCH_G_FORK            0x00000029\n#define SQ_S_ABSDIFF_I32               0x0000002a\n#define SQ_S_RFE_RESTORE_B64           0x0000002b\n#define SQ_S_MUL_HI_U32                0x0000002c\n#define SQ_S_MUL_HI_I32                0x0000002d\n#define SQ_S_LSHL1_ADD_U32             0x0000002e\n#define SQ_S_LSHL2_ADD_U32             0x0000002f\n#define SQ_S_LSHL3_ADD_U32             0x00000030\n#define SQ_S_LSHL4_ADD_U32             0x00000031\n#define SQ_S_PACK_LL_B32_B16           0x00000032\n#define SQ_S_PACK_LH_B32_B16           0x00000033\n#define SQ_S_PACK_HH_B32_B16           0x00000034\n\n \n\n#define SQ_FLAT                        0x00000000\n#define SQ_SCRATCH                     0x00000001\n#define SQ_GLOBAL                      0x00000002\n\n \n\n#define SQ_EXEC_LO                     0x0000007e\n#define SQ_EXEC_HI                     0x0000007f\n\n \n\n#define SQ_SRC_64_INT                  0x000000c0\n#define SQ_SRC_M_1_INT                 0x000000c1\n#define SQ_SRC_M_2_INT                 0x000000c2\n#define SQ_SRC_M_3_INT                 0x000000c3\n#define SQ_SRC_M_4_INT                 0x000000c4\n#define SQ_SRC_M_5_INT                 0x000000c5\n#define SQ_SRC_M_6_INT                 0x000000c6\n#define SQ_SRC_M_7_INT                 0x000000c7\n#define SQ_SRC_M_8_INT                 0x000000c8\n#define SQ_SRC_M_9_INT                 0x000000c9\n#define SQ_SRC_M_10_INT                0x000000ca\n#define SQ_SRC_M_11_INT                0x000000cb\n#define SQ_SRC_M_12_INT                0x000000cc\n#define SQ_SRC_M_13_INT                0x000000cd\n#define SQ_SRC_M_14_INT                0x000000ce\n#define SQ_SRC_M_15_INT                0x000000cf\n#define SQ_SRC_M_16_INT                0x000000d0\n#define SQ_SRC_0_5                     0x000000f0\n#define SQ_SRC_M_0_5                   0x000000f1\n#define SQ_SRC_1                       0x000000f2\n#define SQ_SRC_M_1                     0x000000f3\n#define SQ_SRC_2                       0x000000f4\n#define SQ_SRC_M_2                     0x000000f5\n#define SQ_SRC_4                       0x000000f6\n#define SQ_SRC_M_4                     0x000000f7\n#define SQ_SRC_INV_2PI                 0x000000f8\n\n \n\n#define SQ_VCC_LO                      0x0000006a\n#define SQ_VCC_HI                      0x0000006b\n\n \n\n#define SQ_EXP_MRT0                    0x00000000\n#define SQ_EXP_MRTZ                    0x00000008\n#define SQ_EXP_NULL                    0x00000009\n#define SQ_EXP_POS0                    0x0000000c\n#define SQ_EXP_PARAM0                  0x00000020\n\n \n\n#define SQ_S_NOP                       0x00000000\n#define SQ_S_ENDPGM                    0x00000001\n#define SQ_S_BRANCH                    0x00000002\n#define SQ_S_WAKEUP                    0x00000003\n#define SQ_S_CBRANCH_SCC0              0x00000004\n#define SQ_S_CBRANCH_SCC1              0x00000005\n#define SQ_S_CBRANCH_VCCZ              0x00000006\n#define SQ_S_CBRANCH_VCCNZ             0x00000007\n#define SQ_S_CBRANCH_EXECZ             0x00000008\n#define SQ_S_CBRANCH_EXECNZ            0x00000009\n#define SQ_S_BARRIER                   0x0000000a\n#define SQ_S_SETKILL                   0x0000000b\n#define SQ_S_WAITCNT                   0x0000000c\n#define SQ_S_SETHALT                   0x0000000d\n#define SQ_S_SLEEP                     0x0000000e\n#define SQ_S_SETPRIO                   0x0000000f\n#define SQ_S_SENDMSG                   0x00000010\n#define SQ_S_SENDMSGHALT               0x00000011\n#define SQ_S_TRAP                      0x00000012\n#define SQ_S_ICACHE_INV                0x00000013\n#define SQ_S_INCPERFLEVEL              0x00000014\n#define SQ_S_DECPERFLEVEL              0x00000015\n#define SQ_S_TTRACEDATA                0x00000016\n#define SQ_S_CBRANCH_CDBGSYS           0x00000017\n#define SQ_S_CBRANCH_CDBGUSER          0x00000018\n#define SQ_S_CBRANCH_CDBGSYS_OR_USER   0x00000019\n#define SQ_S_CBRANCH_CDBGSYS_AND_USER  0x0000001a\n#define SQ_S_ENDPGM_SAVED              0x0000001b\n#define SQ_S_SET_GPR_IDX_OFF           0x0000001c\n#define SQ_S_SET_GPR_IDX_MODE          0x0000001d\n#define SQ_S_ENDPGM_ORDERED_PS_DONE    0x0000001e\n\n \n\n#define SQ_EXP                         0x00000000\n\n \n\n#define SQ_SRC_POPS_EXITING_WAVE_ID    0x000000ef\n\n \n\n#define SQ_XNACK_MASK_LO               0x00000068\n#define SQ_XNACK_MASK_HI               0x00000069\n\n \n\n#define SQ_OMOD_OFF                    0x00000000\n#define SQ_OMOD_M2                     0x00000001\n#define SQ_OMOD_M4                     0x00000002\n#define SQ_OMOD_D2                     0x00000003\n\n \n\n#define SQ_SRC_EXECZ                   0x000000fc\n\n \n\n#define SQ_F                           0x00000000\n#define SQ_LT                          0x00000001\n#define SQ_EQ                          0x00000002\n#define SQ_LE                          0x00000003\n#define SQ_GT                          0x00000004\n#define SQ_NE                          0x00000005\n#define SQ_GE                          0x00000006\n#define SQ_T                           0x00000007\n\n \n\n#define SQ_DPP_BOUND_OFF               0x00000000\n#define SQ_DPP_BOUND_ZERO              0x00000001\n\n \n\n#define SQ_M0                          0x0000007c\n\n \n\n#define SQ_MSG_INTERRUPT               0x00000001\n#define SQ_MSG_GS                      0x00000002\n#define SQ_MSG_GS_DONE                 0x00000003\n#define SQ_MSG_SAVEWAVE                0x00000004\n#define SQ_MSG_STALL_WAVE_GEN          0x00000005\n#define SQ_MSG_HALT_WAVES              0x00000006\n#define SQ_MSG_ORDERED_PS_DONE         0x00000007\n#define SQ_MSG_EARLY_PRIM_DEALLOC      0x00000008\n#define SQ_MSG_GS_ALLOC_REQ            0x00000009\n#define SQ_MSG_SYSMSG                  0x0000000f\n\n \n\n#define SQ_PARAM_P10                   0x00000000\n#define SQ_PARAM_P20                   0x00000001\n#define SQ_PARAM_P0                    0x00000002\n\n \n\n#define SQ_V_OPC_OFFSET                0x00000000\n#define SQ_V_OP2_OFFSET                0x00000100\n#define SQ_V_OP1_OFFSET                0x00000140\n#define SQ_V_INTRP_OFFSET              0x00000270\n#define SQ_V_OP3P_OFFSET               0x00000380\n\n \n\n#define SQ_SRC_SDWA                    0x000000f9\n\n \n\n#define SQ_SRC_SHARED_BASE             0x000000eb\n#define SQ_SRC_SHARED_LIMIT            0x000000ec\n#define SQ_SRC_PRIVATE_BASE            0x000000ed\n#define SQ_SRC_PRIVATE_LIMIT           0x000000ee\n\n \n\n#define SQ_F                           0x00000000\n#define SQ_LT                          0x00000001\n#define SQ_EQ                          0x00000002\n#define SQ_LE                          0x00000003\n#define SQ_GT                          0x00000004\n#define SQ_LG                          0x00000005\n#define SQ_GE                          0x00000006\n#define SQ_O                           0x00000007\n#define SQ_U                           0x00000008\n#define SQ_NGE                         0x00000009\n#define SQ_NLG                         0x0000000a\n#define SQ_NGT                         0x0000000b\n#define SQ_NLE                         0x0000000c\n#define SQ_NEQ                         0x0000000d\n#define SQ_NLT                         0x0000000e\n#define SQ_TRU                         0x0000000f\n\n \n\n#define SQ_SDWA_UNUSED_PAD             0x00000000\n#define SQ_SDWA_UNUSED_SEXT            0x00000001\n#define SQ_SDWA_UNUSED_PRESERVE        0x00000002\n\n \n\n#define SQ_SRC_SCC                     0x000000fd\n\n \n\n#define SQ_V_CMP_CLASS_F32             0x00000010\n#define SQ_V_CMPX_CLASS_F32            0x00000011\n#define SQ_V_CMP_CLASS_F64             0x00000012\n#define SQ_V_CMPX_CLASS_F64            0x00000013\n#define SQ_V_CMP_CLASS_F16             0x00000014\n#define SQ_V_CMPX_CLASS_F16            0x00000015\n#define SQ_V_CMP_F_F16                 0x00000020\n#define SQ_V_CMP_LT_F16                0x00000021\n#define SQ_V_CMP_EQ_F16                0x00000022\n#define SQ_V_CMP_LE_F16                0x00000023\n#define SQ_V_CMP_GT_F16                0x00000024\n#define SQ_V_CMP_LG_F16                0x00000025\n#define SQ_V_CMP_GE_F16                0x00000026\n#define SQ_V_CMP_O_F16                 0x00000027\n#define SQ_V_CMP_U_F16                 0x00000028\n#define SQ_V_CMP_NGE_F16               0x00000029\n#define SQ_V_CMP_NLG_F16               0x0000002a\n#define SQ_V_CMP_NGT_F16               0x0000002b\n#define SQ_V_CMP_NLE_F16               0x0000002c\n#define SQ_V_CMP_NEQ_F16               0x0000002d\n#define SQ_V_CMP_NLT_F16               0x0000002e\n#define SQ_V_CMP_TRU_F16               0x0000002f\n#define SQ_V_CMPX_F_F16                0x00000030\n#define SQ_V_CMPX_LT_F16               0x00000031\n#define SQ_V_CMPX_EQ_F16               0x00000032\n#define SQ_V_CMPX_LE_F16               0x00000033\n#define SQ_V_CMPX_GT_F16               0x00000034\n#define SQ_V_CMPX_LG_F16               0x00000035\n#define SQ_V_CMPX_GE_F16               0x00000036\n#define SQ_V_CMPX_O_F16                0x00000037\n#define SQ_V_CMPX_U_F16                0x00000038\n#define SQ_V_CMPX_NGE_F16              0x00000039\n#define SQ_V_CMPX_NLG_F16              0x0000003a\n#define SQ_V_CMPX_NGT_F16              0x0000003b\n#define SQ_V_CMPX_NLE_F16              0x0000003c\n#define SQ_V_CMPX_NEQ_F16              0x0000003d\n#define SQ_V_CMPX_NLT_F16              0x0000003e\n#define SQ_V_CMPX_TRU_F16              0x0000003f\n#define SQ_V_CMP_F_F32                 0x00000040\n#define SQ_V_CMP_LT_F32                0x00000041\n#define SQ_V_CMP_EQ_F32                0x00000042\n#define SQ_V_CMP_LE_F32                0x00000043\n#define SQ_V_CMP_GT_F32                0x00000044\n#define SQ_V_CMP_LG_F32                0x00000045\n#define SQ_V_CMP_GE_F32                0x00000046\n#define SQ_V_CMP_O_F32                 0x00000047\n#define SQ_V_CMP_U_F32                 0x00000048\n#define SQ_V_CMP_NGE_F32               0x00000049\n#define SQ_V_CMP_NLG_F32               0x0000004a\n#define SQ_V_CMP_NGT_F32               0x0000004b\n#define SQ_V_CMP_NLE_F32               0x0000004c\n#define SQ_V_CMP_NEQ_F32               0x0000004d\n#define SQ_V_CMP_NLT_F32               0x0000004e\n#define SQ_V_CMP_TRU_F32               0x0000004f\n#define SQ_V_CMPX_F_F32                0x00000050\n#define SQ_V_CMPX_LT_F32               0x00000051\n#define SQ_V_CMPX_EQ_F32               0x00000052\n#define SQ_V_CMPX_LE_F32               0x00000053\n#define SQ_V_CMPX_GT_F32               0x00000054\n#define SQ_V_CMPX_LG_F32               0x00000055\n#define SQ_V_CMPX_GE_F32               0x00000056\n#define SQ_V_CMPX_O_F32                0x00000057\n#define SQ_V_CMPX_U_F32                0x00000058\n#define SQ_V_CMPX_NGE_F32              0x00000059\n#define SQ_V_CMPX_NLG_F32              0x0000005a\n#define SQ_V_CMPX_NGT_F32              0x0000005b\n#define SQ_V_CMPX_NLE_F32              0x0000005c\n#define SQ_V_CMPX_NEQ_F32              0x0000005d\n#define SQ_V_CMPX_NLT_F32              0x0000005e\n#define SQ_V_CMPX_TRU_F32              0x0000005f\n#define SQ_V_CMP_F_F64                 0x00000060\n#define SQ_V_CMP_LT_F64                0x00000061\n#define SQ_V_CMP_EQ_F64                0x00000062\n#define SQ_V_CMP_LE_F64                0x00000063\n#define SQ_V_CMP_GT_F64                0x00000064\n#define SQ_V_CMP_LG_F64                0x00000065\n#define SQ_V_CMP_GE_F64                0x00000066\n#define SQ_V_CMP_O_F64                 0x00000067\n#define SQ_V_CMP_U_F64                 0x00000068\n#define SQ_V_CMP_NGE_F64               0x00000069\n#define SQ_V_CMP_NLG_F64               0x0000006a\n#define SQ_V_CMP_NGT_F64               0x0000006b\n#define SQ_V_CMP_NLE_F64               0x0000006c\n#define SQ_V_CMP_NEQ_F64               0x0000006d\n#define SQ_V_CMP_NLT_F64               0x0000006e\n#define SQ_V_CMP_TRU_F64               0x0000006f\n#define SQ_V_CMPX_F_F64                0x00000070\n#define SQ_V_CMPX_LT_F64               0x00000071\n#define SQ_V_CMPX_EQ_F64               0x00000072\n#define SQ_V_CMPX_LE_F64               0x00000073\n#define SQ_V_CMPX_GT_F64               0x00000074\n#define SQ_V_CMPX_LG_F64               0x00000075\n#define SQ_V_CMPX_GE_F64               0x00000076\n#define SQ_V_CMPX_O_F64                0x00000077\n#define SQ_V_CMPX_U_F64                0x00000078\n#define SQ_V_CMPX_NGE_F64              0x00000079\n#define SQ_V_CMPX_NLG_F64              0x0000007a\n#define SQ_V_CMPX_NGT_F64              0x0000007b\n#define SQ_V_CMPX_NLE_F64              0x0000007c\n#define SQ_V_CMPX_NEQ_F64              0x0000007d\n#define SQ_V_CMPX_NLT_F64              0x0000007e\n#define SQ_V_CMPX_TRU_F64              0x0000007f\n#define SQ_V_CMP_F_I16                 0x000000a0\n#define SQ_V_CMP_LT_I16                0x000000a1\n#define SQ_V_CMP_EQ_I16                0x000000a2\n#define SQ_V_CMP_LE_I16                0x000000a3\n#define SQ_V_CMP_GT_I16                0x000000a4\n#define SQ_V_CMP_NE_I16                0x000000a5\n#define SQ_V_CMP_GE_I16                0x000000a6\n#define SQ_V_CMP_T_I16                 0x000000a7\n#define SQ_V_CMP_F_U16                 0x000000a8\n#define SQ_V_CMP_LT_U16                0x000000a9\n#define SQ_V_CMP_EQ_U16                0x000000aa\n#define SQ_V_CMP_LE_U16                0x000000ab\n#define SQ_V_CMP_GT_U16                0x000000ac\n#define SQ_V_CMP_NE_U16                0x000000ad\n#define SQ_V_CMP_GE_U16                0x000000ae\n#define SQ_V_CMP_T_U16                 0x000000af\n#define SQ_V_CMPX_F_I16                0x000000b0\n#define SQ_V_CMPX_LT_I16               0x000000b1\n#define SQ_V_CMPX_EQ_I16               0x000000b2\n#define SQ_V_CMPX_LE_I16               0x000000b3\n#define SQ_V_CMPX_GT_I16               0x000000b4\n#define SQ_V_CMPX_NE_I16               0x000000b5\n#define SQ_V_CMPX_GE_I16               0x000000b6\n#define SQ_V_CMPX_T_I16                0x000000b7\n#define SQ_V_CMPX_F_U16                0x000000b8\n#define SQ_V_CMPX_LT_U16               0x000000b9\n#define SQ_V_CMPX_EQ_U16               0x000000ba\n#define SQ_V_CMPX_LE_U16               0x000000bb\n#define SQ_V_CMPX_GT_U16               0x000000bc\n#define SQ_V_CMPX_NE_U16               0x000000bd\n#define SQ_V_CMPX_GE_U16               0x000000be\n#define SQ_V_CMPX_T_U16                0x000000bf\n#define SQ_V_CMP_F_I32                 0x000000c0\n#define SQ_V_CMP_LT_I32                0x000000c1\n#define SQ_V_CMP_EQ_I32                0x000000c2\n#define SQ_V_CMP_LE_I32                0x000000c3\n#define SQ_V_CMP_GT_I32                0x000000c4\n#define SQ_V_CMP_NE_I32                0x000000c5\n#define SQ_V_CMP_GE_I32                0x000000c6\n#define SQ_V_CMP_T_I32                 0x000000c7\n#define SQ_V_CMP_F_U32                 0x000000c8\n#define SQ_V_CMP_LT_U32                0x000000c9\n#define SQ_V_CMP_EQ_U32                0x000000ca\n#define SQ_V_CMP_LE_U32                0x000000cb\n#define SQ_V_CMP_GT_U32                0x000000cc\n#define SQ_V_CMP_NE_U32                0x000000cd\n#define SQ_V_CMP_GE_U32                0x000000ce\n#define SQ_V_CMP_T_U32                 0x000000cf\n#define SQ_V_CMPX_F_I32                0x000000d0\n#define SQ_V_CMPX_LT_I32               0x000000d1\n#define SQ_V_CMPX_EQ_I32               0x000000d2\n#define SQ_V_CMPX_LE_I32               0x000000d3\n#define SQ_V_CMPX_GT_I32               0x000000d4\n#define SQ_V_CMPX_NE_I32               0x000000d5\n#define SQ_V_CMPX_GE_I32               0x000000d6\n#define SQ_V_CMPX_T_I32                0x000000d7\n#define SQ_V_CMPX_F_U32                0x000000d8\n#define SQ_V_CMPX_LT_U32               0x000000d9\n#define SQ_V_CMPX_EQ_U32               0x000000da\n#define SQ_V_CMPX_LE_U32               0x000000db\n#define SQ_V_CMPX_GT_U32               0x000000dc\n#define SQ_V_CMPX_NE_U32               0x000000dd\n#define SQ_V_CMPX_GE_U32               0x000000de\n#define SQ_V_CMPX_T_U32                0x000000df\n#define SQ_V_CMP_F_I64                 0x000000e0\n#define SQ_V_CMP_LT_I64                0x000000e1\n#define SQ_V_CMP_EQ_I64                0x000000e2\n#define SQ_V_CMP_LE_I64                0x000000e3\n#define SQ_V_CMP_GT_I64                0x000000e4\n#define SQ_V_CMP_NE_I64                0x000000e5\n#define SQ_V_CMP_GE_I64                0x000000e6\n#define SQ_V_CMP_T_I64                 0x000000e7\n#define SQ_V_CMP_F_U64                 0x000000e8\n#define SQ_V_CMP_LT_U64                0x000000e9\n#define SQ_V_CMP_EQ_U64                0x000000ea\n#define SQ_V_CMP_LE_U64                0x000000eb\n#define SQ_V_CMP_GT_U64                0x000000ec\n#define SQ_V_CMP_NE_U64                0x000000ed\n#define SQ_V_CMP_GE_U64                0x000000ee\n#define SQ_V_CMP_T_U64                 0x000000ef\n#define SQ_V_CMPX_F_I64                0x000000f0\n#define SQ_V_CMPX_LT_I64               0x000000f1\n#define SQ_V_CMPX_EQ_I64               0x000000f2\n#define SQ_V_CMPX_LE_I64               0x000000f3\n#define SQ_V_CMPX_GT_I64               0x000000f4\n#define SQ_V_CMPX_NE_I64               0x000000f5\n#define SQ_V_CMPX_GE_I64               0x000000f6\n#define SQ_V_CMPX_T_I64                0x000000f7\n#define SQ_V_CMPX_F_U64                0x000000f8\n#define SQ_V_CMPX_LT_U64               0x000000f9\n#define SQ_V_CMPX_EQ_U64               0x000000fa\n#define SQ_V_CMPX_LE_U64               0x000000fb\n#define SQ_V_CMPX_GT_U64               0x000000fc\n#define SQ_V_CMPX_NE_U64               0x000000fd\n#define SQ_V_CMPX_GE_U64               0x000000fe\n#define SQ_V_CMPX_T_U64                0x000000ff\n\n \n\n#define SQ_GS_OP_NOP                   0x00000000\n#define SQ_GS_OP_CUT                   0x00000001\n#define SQ_GS_OP_EMIT                  0x00000002\n#define SQ_GS_OP_EMIT_CUT              0x00000003\n\n \n\n#define SQ_SRC_LDS_DIRECT              0x000000fe\n\n \n\n#define SQ_ATTR0                       0x00000000\n\n \n\n#define SQ_EXP_GDS0                    0x00000018\n\n \n\n#define SQ_S_CMP_EQ_I32                0x00000000\n#define SQ_S_CMP_LG_I32                0x00000001\n#define SQ_S_CMP_GT_I32                0x00000002\n#define SQ_S_CMP_GE_I32                0x00000003\n#define SQ_S_CMP_LT_I32                0x00000004\n#define SQ_S_CMP_LE_I32                0x00000005\n#define SQ_S_CMP_EQ_U32                0x00000006\n#define SQ_S_CMP_LG_U32                0x00000007\n#define SQ_S_CMP_GT_U32                0x00000008\n#define SQ_S_CMP_GE_U32                0x00000009\n#define SQ_S_CMP_LT_U32                0x0000000a\n#define SQ_S_CMP_LE_U32                0x0000000b\n#define SQ_S_BITCMP0_B32               0x0000000c\n#define SQ_S_BITCMP1_B32               0x0000000d\n#define SQ_S_BITCMP0_B64               0x0000000e\n#define SQ_S_BITCMP1_B64               0x0000000f\n#define SQ_S_SETVSKIP                  0x00000010\n#define SQ_S_SET_GPR_IDX_ON            0x00000011\n#define SQ_S_CMP_EQ_U64                0x00000012\n#define SQ_S_CMP_LG_U64                0x00000013\n\n \n\n#define SQ_TTMP0                       0x0000006c\n#define SQ_TTMP1                       0x0000006d\n#define SQ_TTMP2                       0x0000006e\n#define SQ_TTMP3                       0x0000006f\n#define SQ_TTMP4                       0x00000070\n#define SQ_TTMP5                       0x00000071\n#define SQ_TTMP6                       0x00000072\n#define SQ_TTMP7                       0x00000073\n#define SQ_TTMP8                       0x00000074\n#define SQ_TTMP9                       0x00000075\n#define SQ_TTMP10                      0x00000076\n#define SQ_TTMP11                      0x00000077\n#define SQ_TTMP12                      0x00000078\n#define SQ_TTMP13                      0x00000079\n#define SQ_TTMP14                      0x0000007a\n#define SQ_TTMP15                      0x0000007b\n\n \n\n#define SQ_SRC_VGPR0                   0x00000100\n\n \n\n#define SQ_BUFFER_LOAD_FORMAT_X        0x00000000\n#define SQ_BUFFER_LOAD_FORMAT_XY       0x00000001\n#define SQ_BUFFER_LOAD_FORMAT_XYZ      0x00000002\n#define SQ_BUFFER_LOAD_FORMAT_XYZW     0x00000003\n#define SQ_BUFFER_STORE_FORMAT_X       0x00000004\n#define SQ_BUFFER_STORE_FORMAT_XY      0x00000005\n#define SQ_BUFFER_STORE_FORMAT_XYZ     0x00000006\n#define SQ_BUFFER_STORE_FORMAT_XYZW    0x00000007\n#define SQ_BUFFER_LOAD_FORMAT_D16_X    0x00000008\n#define SQ_BUFFER_LOAD_FORMAT_D16_XY   0x00000009\n#define SQ_BUFFER_LOAD_FORMAT_D16_XYZ  0x0000000a\n#define SQ_BUFFER_LOAD_FORMAT_D16_XYZW 0x0000000b\n#define SQ_BUFFER_STORE_FORMAT_D16_X   0x0000000c\n#define SQ_BUFFER_STORE_FORMAT_D16_XY  0x0000000d\n#define SQ_BUFFER_STORE_FORMAT_D16_XYZ 0x0000000e\n#define SQ_BUFFER_STORE_FORMAT_D16_XYZW 0x0000000f\n#define SQ_BUFFER_LOAD_UBYTE           0x00000010\n#define SQ_BUFFER_LOAD_SBYTE           0x00000011\n#define SQ_BUFFER_LOAD_USHORT          0x00000012\n#define SQ_BUFFER_LOAD_SSHORT          0x00000013\n#define SQ_BUFFER_LOAD_DWORD           0x00000014\n#define SQ_BUFFER_LOAD_DWORDX2         0x00000015\n#define SQ_BUFFER_LOAD_DWORDX3         0x00000016\n#define SQ_BUFFER_LOAD_DWORDX4         0x00000017\n#define SQ_BUFFER_STORE_BYTE           0x00000018\n#define SQ_BUFFER_STORE_SHORT          0x0000001a\n#define SQ_BUFFER_STORE_DWORD          0x0000001c\n#define SQ_BUFFER_STORE_DWORDX2        0x0000001d\n#define SQ_BUFFER_STORE_DWORDX3        0x0000001e\n#define SQ_BUFFER_STORE_DWORDX4        0x0000001f\n#define SQ_BUFFER_STORE_LDS_DWORD      0x0000003d\n#define SQ_BUFFER_WBINVL1              0x0000003e\n#define SQ_BUFFER_WBINVL1_VOL          0x0000003f\n#define SQ_BUFFER_ATOMIC_SWAP          0x00000040\n#define SQ_BUFFER_ATOMIC_CMPSWAP       0x00000041\n#define SQ_BUFFER_ATOMIC_ADD           0x00000042\n#define SQ_BUFFER_ATOMIC_SUB           0x00000043\n#define SQ_BUFFER_ATOMIC_SMIN          0x00000044\n#define SQ_BUFFER_ATOMIC_UMIN          0x00000045\n#define SQ_BUFFER_ATOMIC_SMAX          0x00000046\n#define SQ_BUFFER_ATOMIC_UMAX          0x00000047\n#define SQ_BUFFER_ATOMIC_AND           0x00000048\n#define SQ_BUFFER_ATOMIC_OR            0x00000049\n#define SQ_BUFFER_ATOMIC_XOR           0x0000004a\n#define SQ_BUFFER_ATOMIC_INC           0x0000004b\n#define SQ_BUFFER_ATOMIC_DEC           0x0000004c\n#define SQ_BUFFER_ATOMIC_SWAP_X2       0x00000060\n#define SQ_BUFFER_ATOMIC_CMPSWAP_X2    0x00000061\n#define SQ_BUFFER_ATOMIC_ADD_X2        0x00000062\n#define SQ_BUFFER_ATOMIC_SUB_X2        0x00000063\n#define SQ_BUFFER_ATOMIC_SMIN_X2       0x00000064\n#define SQ_BUFFER_ATOMIC_UMIN_X2       0x00000065\n#define SQ_BUFFER_ATOMIC_SMAX_X2       0x00000066\n#define SQ_BUFFER_ATOMIC_UMAX_X2       0x00000067\n#define SQ_BUFFER_ATOMIC_AND_X2        0x00000068\n#define SQ_BUFFER_ATOMIC_OR_X2         0x00000069\n#define SQ_BUFFER_ATOMIC_XOR_X2        0x0000006a\n#define SQ_BUFFER_ATOMIC_INC_X2        0x0000006b\n#define SQ_BUFFER_ATOMIC_DEC_X2        0x0000006c\n\n \n\n#define SQ_SDWA_BYTE_0                 0x00000000\n#define SQ_SDWA_BYTE_1                 0x00000001\n#define SQ_SDWA_BYTE_2                 0x00000002\n#define SQ_SDWA_BYTE_3                 0x00000003\n#define SQ_SDWA_WORD_0                 0x00000004\n#define SQ_SDWA_WORD_1                 0x00000005\n#define SQ_SDWA_DWORD                  0x00000006\n\n \n\n \n\ntypedef enum SX_BLEND_OPT {\nBLEND_OPT_PRESERVE_NONE_IGNORE_ALL       = 0x00000000,\nBLEND_OPT_PRESERVE_ALL_IGNORE_NONE       = 0x00000001,\nBLEND_OPT_PRESERVE_C1_IGNORE_C0          = 0x00000002,\nBLEND_OPT_PRESERVE_C0_IGNORE_C1          = 0x00000003,\nBLEND_OPT_PRESERVE_A1_IGNORE_A0          = 0x00000004,\nBLEND_OPT_PRESERVE_A0_IGNORE_A1          = 0x00000005,\nBLEND_OPT_PRESERVE_NONE_IGNORE_A0        = 0x00000006,\nBLEND_OPT_PRESERVE_NONE_IGNORE_NONE      = 0x00000007,\n} SX_BLEND_OPT;\n\n \n\ntypedef enum SX_OPT_COMB_FCN {\nOPT_COMB_NONE                            = 0x00000000,\nOPT_COMB_ADD                             = 0x00000001,\nOPT_COMB_SUBTRACT                        = 0x00000002,\nOPT_COMB_MIN                             = 0x00000003,\nOPT_COMB_MAX                             = 0x00000004,\nOPT_COMB_REVSUBTRACT                     = 0x00000005,\nOPT_COMB_BLEND_DISABLED                  = 0x00000006,\nOPT_COMB_SAFE_ADD                        = 0x00000007,\n} SX_OPT_COMB_FCN;\n\n \n\ntypedef enum SX_DOWNCONVERT_FORMAT {\nSX_RT_EXPORT_NO_CONVERSION               = 0x00000000,\nSX_RT_EXPORT_32_R                        = 0x00000001,\nSX_RT_EXPORT_32_A                        = 0x00000002,\nSX_RT_EXPORT_10_11_11                    = 0x00000003,\nSX_RT_EXPORT_2_10_10_10                  = 0x00000004,\nSX_RT_EXPORT_8_8_8_8                     = 0x00000005,\nSX_RT_EXPORT_5_6_5                       = 0x00000006,\nSX_RT_EXPORT_1_5_5_5                     = 0x00000007,\nSX_RT_EXPORT_4_4_4_4                     = 0x00000008,\nSX_RT_EXPORT_16_16_GR                    = 0x00000009,\nSX_RT_EXPORT_16_16_AR                    = 0x0000000a,\n} SX_DOWNCONVERT_FORMAT;\n\n \n\ntypedef enum SX_PERFCOUNTER_VALS {\nSX_PERF_SEL_PA_IDLE_CYCLES               = 0x00000000,\nSX_PERF_SEL_PA_REQ                       = 0x00000001,\nSX_PERF_SEL_PA_POS                       = 0x00000002,\nSX_PERF_SEL_CLOCK                        = 0x00000003,\nSX_PERF_SEL_GATE_EN1                     = 0x00000004,\nSX_PERF_SEL_GATE_EN2                     = 0x00000005,\nSX_PERF_SEL_GATE_EN3                     = 0x00000006,\nSX_PERF_SEL_GATE_EN4                     = 0x00000007,\nSX_PERF_SEL_SH_POS_STARVE                = 0x00000008,\nSX_PERF_SEL_SH_COLOR_STARVE              = 0x00000009,\nSX_PERF_SEL_SH_POS_STALL                 = 0x0000000a,\nSX_PERF_SEL_SH_COLOR_STALL               = 0x0000000b,\nSX_PERF_SEL_DB0_PIXELS                   = 0x0000000c,\nSX_PERF_SEL_DB0_HALF_QUADS               = 0x0000000d,\nSX_PERF_SEL_DB0_PIXEL_STALL              = 0x0000000e,\nSX_PERF_SEL_DB0_PIXEL_IDLE               = 0x0000000f,\nSX_PERF_SEL_DB0_PRED_PIXELS              = 0x00000010,\nSX_PERF_SEL_DB1_PIXELS                   = 0x00000011,\nSX_PERF_SEL_DB1_HALF_QUADS               = 0x00000012,\nSX_PERF_SEL_DB1_PIXEL_STALL              = 0x00000013,\nSX_PERF_SEL_DB1_PIXEL_IDLE               = 0x00000014,\nSX_PERF_SEL_DB1_PRED_PIXELS              = 0x00000015,\nSX_PERF_SEL_DB2_PIXELS                   = 0x00000016,\nSX_PERF_SEL_DB2_HALF_QUADS               = 0x00000017,\nSX_PERF_SEL_DB2_PIXEL_STALL              = 0x00000018,\nSX_PERF_SEL_DB2_PIXEL_IDLE               = 0x00000019,\nSX_PERF_SEL_DB2_PRED_PIXELS              = 0x0000001a,\nSX_PERF_SEL_DB3_PIXELS                   = 0x0000001b,\nSX_PERF_SEL_DB3_HALF_QUADS               = 0x0000001c,\nSX_PERF_SEL_DB3_PIXEL_STALL              = 0x0000001d,\nSX_PERF_SEL_DB3_PIXEL_IDLE               = 0x0000001e,\nSX_PERF_SEL_DB3_PRED_PIXELS              = 0x0000001f,\nSX_PERF_SEL_COL_BUSY                     = 0x00000020,\nSX_PERF_SEL_POS_BUSY                     = 0x00000021,\nSX_PERF_SEL_DB0_A2M_DISCARD_QUADS        = 0x00000022,\nSX_PERF_SEL_DB0_MRT0_BLEND_BYPASS        = 0x00000023,\nSX_PERF_SEL_DB0_MRT0_DONT_RD_DEST        = 0x00000024,\nSX_PERF_SEL_DB0_MRT0_DISCARD_SRC         = 0x00000025,\nSX_PERF_SEL_DB0_MRT0_SINGLE_QUADS        = 0x00000026,\nSX_PERF_SEL_DB0_MRT0_DOUBLE_QUADS        = 0x00000027,\nSX_PERF_SEL_DB0_MRT1_BLEND_BYPASS        = 0x00000028,\nSX_PERF_SEL_DB0_MRT1_DONT_RD_DEST        = 0x00000029,\nSX_PERF_SEL_DB0_MRT1_DISCARD_SRC         = 0x0000002a,\nSX_PERF_SEL_DB0_MRT1_SINGLE_QUADS        = 0x0000002b,\nSX_PERF_SEL_DB0_MRT1_DOUBLE_QUADS        = 0x0000002c,\nSX_PERF_SEL_DB0_MRT2_BLEND_BYPASS        = 0x0000002d,\nSX_PERF_SEL_DB0_MRT2_DONT_RD_DEST        = 0x0000002e,\nSX_PERF_SEL_DB0_MRT2_DISCARD_SRC         = 0x0000002f,\nSX_PERF_SEL_DB0_MRT2_SINGLE_QUADS        = 0x00000030,\nSX_PERF_SEL_DB0_MRT2_DOUBLE_QUADS        = 0x00000031,\nSX_PERF_SEL_DB0_MRT3_BLEND_BYPASS        = 0x00000032,\nSX_PERF_SEL_DB0_MRT3_DONT_RD_DEST        = 0x00000033,\nSX_PERF_SEL_DB0_MRT3_DISCARD_SRC         = 0x00000034,\nSX_PERF_SEL_DB0_MRT3_SINGLE_QUADS        = 0x00000035,\nSX_PERF_SEL_DB0_MRT3_DOUBLE_QUADS        = 0x00000036,\nSX_PERF_SEL_DB0_MRT4_BLEND_BYPASS        = 0x00000037,\nSX_PERF_SEL_DB0_MRT4_DONT_RD_DEST        = 0x00000038,\nSX_PERF_SEL_DB0_MRT4_DISCARD_SRC         = 0x00000039,\nSX_PERF_SEL_DB0_MRT4_SINGLE_QUADS        = 0x0000003a,\nSX_PERF_SEL_DB0_MRT4_DOUBLE_QUADS        = 0x0000003b,\nSX_PERF_SEL_DB0_MRT5_BLEND_BYPASS        = 0x0000003c,\nSX_PERF_SEL_DB0_MRT5_DONT_RD_DEST        = 0x0000003d,\nSX_PERF_SEL_DB0_MRT5_DISCARD_SRC         = 0x0000003e,\nSX_PERF_SEL_DB0_MRT5_SINGLE_QUADS        = 0x0000003f,\nSX_PERF_SEL_DB0_MRT5_DOUBLE_QUADS        = 0x00000040,\nSX_PERF_SEL_DB0_MRT6_BLEND_BYPASS        = 0x00000041,\nSX_PERF_SEL_DB0_MRT6_DONT_RD_DEST        = 0x00000042,\nSX_PERF_SEL_DB0_MRT6_DISCARD_SRC         = 0x00000043,\nSX_PERF_SEL_DB0_MRT6_SINGLE_QUADS        = 0x00000044,\nSX_PERF_SEL_DB0_MRT6_DOUBLE_QUADS        = 0x00000045,\nSX_PERF_SEL_DB0_MRT7_BLEND_BYPASS        = 0x00000046,\nSX_PERF_SEL_DB0_MRT7_DONT_RD_DEST        = 0x00000047,\nSX_PERF_SEL_DB0_MRT7_DISCARD_SRC         = 0x00000048,\nSX_PERF_SEL_DB0_MRT7_SINGLE_QUADS        = 0x00000049,\nSX_PERF_SEL_DB0_MRT7_DOUBLE_QUADS        = 0x0000004a,\nSX_PERF_SEL_DB1_A2M_DISCARD_QUADS        = 0x0000004b,\nSX_PERF_SEL_DB1_MRT0_BLEND_BYPASS        = 0x0000004c,\nSX_PERF_SEL_DB1_MRT0_DONT_RD_DEST        = 0x0000004d,\nSX_PERF_SEL_DB1_MRT0_DISCARD_SRC         = 0x0000004e,\nSX_PERF_SEL_DB1_MRT0_SINGLE_QUADS        = 0x0000004f,\nSX_PERF_SEL_DB1_MRT0_DOUBLE_QUADS        = 0x00000050,\nSX_PERF_SEL_DB1_MRT1_BLEND_BYPASS        = 0x00000051,\nSX_PERF_SEL_DB1_MRT1_DONT_RD_DEST        = 0x00000052,\nSX_PERF_SEL_DB1_MRT1_DISCARD_SRC         = 0x00000053,\nSX_PERF_SEL_DB1_MRT1_SINGLE_QUADS        = 0x00000054,\nSX_PERF_SEL_DB1_MRT1_DOUBLE_QUADS        = 0x00000055,\nSX_PERF_SEL_DB1_MRT2_BLEND_BYPASS        = 0x00000056,\nSX_PERF_SEL_DB1_MRT2_DONT_RD_DEST        = 0x00000057,\nSX_PERF_SEL_DB1_MRT2_DISCARD_SRC         = 0x00000058,\nSX_PERF_SEL_DB1_MRT2_SINGLE_QUADS        = 0x00000059,\nSX_PERF_SEL_DB1_MRT2_DOUBLE_QUADS        = 0x0000005a,\nSX_PERF_SEL_DB1_MRT3_BLEND_BYPASS        = 0x0000005b,\nSX_PERF_SEL_DB1_MRT3_DONT_RD_DEST        = 0x0000005c,\nSX_PERF_SEL_DB1_MRT3_DISCARD_SRC         = 0x0000005d,\nSX_PERF_SEL_DB1_MRT3_SINGLE_QUADS        = 0x0000005e,\nSX_PERF_SEL_DB1_MRT3_DOUBLE_QUADS        = 0x0000005f,\nSX_PERF_SEL_DB1_MRT4_BLEND_BYPASS        = 0x00000060,\nSX_PERF_SEL_DB1_MRT4_DONT_RD_DEST        = 0x00000061,\nSX_PERF_SEL_DB1_MRT4_DISCARD_SRC         = 0x00000062,\nSX_PERF_SEL_DB1_MRT4_SINGLE_QUADS        = 0x00000063,\nSX_PERF_SEL_DB1_MRT4_DOUBLE_QUADS        = 0x00000064,\nSX_PERF_SEL_DB1_MRT5_BLEND_BYPASS        = 0x00000065,\nSX_PERF_SEL_DB1_MRT5_DONT_RD_DEST        = 0x00000066,\nSX_PERF_SEL_DB1_MRT5_DISCARD_SRC         = 0x00000067,\nSX_PERF_SEL_DB1_MRT5_SINGLE_QUADS        = 0x00000068,\nSX_PERF_SEL_DB1_MRT5_DOUBLE_QUADS        = 0x00000069,\nSX_PERF_SEL_DB1_MRT6_BLEND_BYPASS        = 0x0000006a,\nSX_PERF_SEL_DB1_MRT6_DONT_RD_DEST        = 0x0000006b,\nSX_PERF_SEL_DB1_MRT6_DISCARD_SRC         = 0x0000006c,\nSX_PERF_SEL_DB1_MRT6_SINGLE_QUADS        = 0x0000006d,\nSX_PERF_SEL_DB1_MRT6_DOUBLE_QUADS        = 0x0000006e,\nSX_PERF_SEL_DB1_MRT7_BLEND_BYPASS        = 0x0000006f,\nSX_PERF_SEL_DB1_MRT7_DONT_RD_DEST        = 0x00000070,\nSX_PERF_SEL_DB1_MRT7_DISCARD_SRC         = 0x00000071,\nSX_PERF_SEL_DB1_MRT7_SINGLE_QUADS        = 0x00000072,\nSX_PERF_SEL_DB1_MRT7_DOUBLE_QUADS        = 0x00000073,\nSX_PERF_SEL_DB2_A2M_DISCARD_QUADS        = 0x00000074,\nSX_PERF_SEL_DB2_MRT0_BLEND_BYPASS        = 0x00000075,\nSX_PERF_SEL_DB2_MRT0_DONT_RD_DEST        = 0x00000076,\nSX_PERF_SEL_DB2_MRT0_DISCARD_SRC         = 0x00000077,\nSX_PERF_SEL_DB2_MRT0_SINGLE_QUADS        = 0x00000078,\nSX_PERF_SEL_DB2_MRT0_DOUBLE_QUADS        = 0x00000079,\nSX_PERF_SEL_DB2_MRT1_BLEND_BYPASS        = 0x0000007a,\nSX_PERF_SEL_DB2_MRT1_DONT_RD_DEST        = 0x0000007b,\nSX_PERF_SEL_DB2_MRT1_DISCARD_SRC         = 0x0000007c,\nSX_PERF_SEL_DB2_MRT1_SINGLE_QUADS        = 0x0000007d,\nSX_PERF_SEL_DB2_MRT1_DOUBLE_QUADS        = 0x0000007e,\nSX_PERF_SEL_DB2_MRT2_BLEND_BYPASS        = 0x0000007f,\nSX_PERF_SEL_DB2_MRT2_DONT_RD_DEST        = 0x00000080,\nSX_PERF_SEL_DB2_MRT2_DISCARD_SRC         = 0x00000081,\nSX_PERF_SEL_DB2_MRT2_SINGLE_QUADS        = 0x00000082,\nSX_PERF_SEL_DB2_MRT2_DOUBLE_QUADS        = 0x00000083,\nSX_PERF_SEL_DB2_MRT3_BLEND_BYPASS        = 0x00000084,\nSX_PERF_SEL_DB2_MRT3_DONT_RD_DEST        = 0x00000085,\nSX_PERF_SEL_DB2_MRT3_DISCARD_SRC         = 0x00000086,\nSX_PERF_SEL_DB2_MRT3_SINGLE_QUADS        = 0x00000087,\nSX_PERF_SEL_DB2_MRT3_DOUBLE_QUADS        = 0x00000088,\nSX_PERF_SEL_DB2_MRT4_BLEND_BYPASS        = 0x00000089,\nSX_PERF_SEL_DB2_MRT4_DONT_RD_DEST        = 0x0000008a,\nSX_PERF_SEL_DB2_MRT4_DISCARD_SRC         = 0x0000008b,\nSX_PERF_SEL_DB2_MRT4_SINGLE_QUADS        = 0x0000008c,\nSX_PERF_SEL_DB2_MRT4_DOUBLE_QUADS        = 0x0000008d,\nSX_PERF_SEL_DB2_MRT5_BLEND_BYPASS        = 0x0000008e,\nSX_PERF_SEL_DB2_MRT5_DONT_RD_DEST        = 0x0000008f,\nSX_PERF_SEL_DB2_MRT5_DISCARD_SRC         = 0x00000090,\nSX_PERF_SEL_DB2_MRT5_SINGLE_QUADS        = 0x00000091,\nSX_PERF_SEL_DB2_MRT5_DOUBLE_QUADS        = 0x00000092,\nSX_PERF_SEL_DB2_MRT6_BLEND_BYPASS        = 0x00000093,\nSX_PERF_SEL_DB2_MRT6_DONT_RD_DEST        = 0x00000094,\nSX_PERF_SEL_DB2_MRT6_DISCARD_SRC         = 0x00000095,\nSX_PERF_SEL_DB2_MRT6_SINGLE_QUADS        = 0x00000096,\nSX_PERF_SEL_DB2_MRT6_DOUBLE_QUADS        = 0x00000097,\nSX_PERF_SEL_DB2_MRT7_BLEND_BYPASS        = 0x00000098,\nSX_PERF_SEL_DB2_MRT7_DONT_RD_DEST        = 0x00000099,\nSX_PERF_SEL_DB2_MRT7_DISCARD_SRC         = 0x0000009a,\nSX_PERF_SEL_DB2_MRT7_SINGLE_QUADS        = 0x0000009b,\nSX_PERF_SEL_DB2_MRT7_DOUBLE_QUADS        = 0x0000009c,\nSX_PERF_SEL_DB3_A2M_DISCARD_QUADS        = 0x0000009d,\nSX_PERF_SEL_DB3_MRT0_BLEND_BYPASS        = 0x0000009e,\nSX_PERF_SEL_DB3_MRT0_DONT_RD_DEST        = 0x0000009f,\nSX_PERF_SEL_DB3_MRT0_DISCARD_SRC         = 0x000000a0,\nSX_PERF_SEL_DB3_MRT0_SINGLE_QUADS        = 0x000000a1,\nSX_PERF_SEL_DB3_MRT0_DOUBLE_QUADS        = 0x000000a2,\nSX_PERF_SEL_DB3_MRT1_BLEND_BYPASS        = 0x000000a3,\nSX_PERF_SEL_DB3_MRT1_DONT_RD_DEST        = 0x000000a4,\nSX_PERF_SEL_DB3_MRT1_DISCARD_SRC         = 0x000000a5,\nSX_PERF_SEL_DB3_MRT1_SINGLE_QUADS        = 0x000000a6,\nSX_PERF_SEL_DB3_MRT1_DOUBLE_QUADS        = 0x000000a7,\nSX_PERF_SEL_DB3_MRT2_BLEND_BYPASS        = 0x000000a8,\nSX_PERF_SEL_DB3_MRT2_DONT_RD_DEST        = 0x000000a9,\nSX_PERF_SEL_DB3_MRT2_DISCARD_SRC         = 0x000000aa,\nSX_PERF_SEL_DB3_MRT2_SINGLE_QUADS        = 0x000000ab,\nSX_PERF_SEL_DB3_MRT2_DOUBLE_QUADS        = 0x000000ac,\nSX_PERF_SEL_DB3_MRT3_BLEND_BYPASS        = 0x000000ad,\nSX_PERF_SEL_DB3_MRT3_DONT_RD_DEST        = 0x000000ae,\nSX_PERF_SEL_DB3_MRT3_DISCARD_SRC         = 0x000000af,\nSX_PERF_SEL_DB3_MRT3_SINGLE_QUADS        = 0x000000b0,\nSX_PERF_SEL_DB3_MRT3_DOUBLE_QUADS        = 0x000000b1,\nSX_PERF_SEL_DB3_MRT4_BLEND_BYPASS        = 0x000000b2,\nSX_PERF_SEL_DB3_MRT4_DONT_RD_DEST        = 0x000000b3,\nSX_PERF_SEL_DB3_MRT4_DISCARD_SRC         = 0x000000b4,\nSX_PERF_SEL_DB3_MRT4_SINGLE_QUADS        = 0x000000b5,\nSX_PERF_SEL_DB3_MRT4_DOUBLE_QUADS        = 0x000000b6,\nSX_PERF_SEL_DB3_MRT5_BLEND_BYPASS        = 0x000000b7,\nSX_PERF_SEL_DB3_MRT5_DONT_RD_DEST        = 0x000000b8,\nSX_PERF_SEL_DB3_MRT5_DISCARD_SRC         = 0x000000b9,\nSX_PERF_SEL_DB3_MRT5_SINGLE_QUADS        = 0x000000ba,\nSX_PERF_SEL_DB3_MRT5_DOUBLE_QUADS        = 0x000000bb,\nSX_PERF_SEL_DB3_MRT6_BLEND_BYPASS        = 0x000000bc,\nSX_PERF_SEL_DB3_MRT6_DONT_RD_DEST        = 0x000000bd,\nSX_PERF_SEL_DB3_MRT6_DISCARD_SRC         = 0x000000be,\nSX_PERF_SEL_DB3_MRT6_SINGLE_QUADS        = 0x000000bf,\nSX_PERF_SEL_DB3_MRT6_DOUBLE_QUADS        = 0x000000c0,\nSX_PERF_SEL_DB3_MRT7_BLEND_BYPASS        = 0x000000c1,\nSX_PERF_SEL_DB3_MRT7_DONT_RD_DEST        = 0x000000c2,\nSX_PERF_SEL_DB3_MRT7_DISCARD_SRC         = 0x000000c3,\nSX_PERF_SEL_DB3_MRT7_SINGLE_QUADS        = 0x000000c4,\nSX_PERF_SEL_DB3_MRT7_DOUBLE_QUADS        = 0x000000c5,\n} SX_PERFCOUNTER_VALS;\n\n \n\n \n\ntypedef enum ForceControl {\nFORCE_OFF                                = 0x00000000,\nFORCE_ENABLE                             = 0x00000001,\nFORCE_DISABLE                            = 0x00000002,\nFORCE_RESERVED                           = 0x00000003,\n} ForceControl;\n\n \n\ntypedef enum ZSamplePosition {\nZ_SAMPLE_CENTER                          = 0x00000000,\nZ_SAMPLE_CENTROID                        = 0x00000001,\n} ZSamplePosition;\n\n \n\ntypedef enum ZOrder {\nLATE_Z                                   = 0x00000000,\nEARLY_Z_THEN_LATE_Z                      = 0x00000001,\nRE_Z                                     = 0x00000002,\nEARLY_Z_THEN_RE_Z                        = 0x00000003,\n} ZOrder;\n\n \n\ntypedef enum ZpassControl {\nZPASS_DISABLE                            = 0x00000000,\nZPASS_SAMPLES                            = 0x00000001,\nZPASS_PIXELS                             = 0x00000002,\n} ZpassControl;\n\n \n\ntypedef enum ZModeForce {\nNO_FORCE                                 = 0x00000000,\nFORCE_EARLY_Z                            = 0x00000001,\nFORCE_LATE_Z                             = 0x00000002,\nFORCE_RE_Z                               = 0x00000003,\n} ZModeForce;\n\n \n\ntypedef enum ZLimitSumm {\nFORCE_SUMM_OFF                           = 0x00000000,\nFORCE_SUMM_MINZ                          = 0x00000001,\nFORCE_SUMM_MAXZ                          = 0x00000002,\nFORCE_SUMM_BOTH                          = 0x00000003,\n} ZLimitSumm;\n\n \n\ntypedef enum CompareFrag {\nFRAG_NEVER                               = 0x00000000,\nFRAG_LESS                                = 0x00000001,\nFRAG_EQUAL                               = 0x00000002,\nFRAG_LEQUAL                              = 0x00000003,\nFRAG_GREATER                             = 0x00000004,\nFRAG_NOTEQUAL                            = 0x00000005,\nFRAG_GEQUAL                              = 0x00000006,\nFRAG_ALWAYS                              = 0x00000007,\n} CompareFrag;\n\n \n\ntypedef enum StencilOp {\nSTENCIL_KEEP                             = 0x00000000,\nSTENCIL_ZERO                             = 0x00000001,\nSTENCIL_ONES                             = 0x00000002,\nSTENCIL_REPLACE_TEST                     = 0x00000003,\nSTENCIL_REPLACE_OP                       = 0x00000004,\nSTENCIL_ADD_CLAMP                        = 0x00000005,\nSTENCIL_SUB_CLAMP                        = 0x00000006,\nSTENCIL_INVERT                           = 0x00000007,\nSTENCIL_ADD_WRAP                         = 0x00000008,\nSTENCIL_SUB_WRAP                         = 0x00000009,\nSTENCIL_AND                              = 0x0000000a,\nSTENCIL_OR                               = 0x0000000b,\nSTENCIL_XOR                              = 0x0000000c,\nSTENCIL_NAND                             = 0x0000000d,\nSTENCIL_NOR                              = 0x0000000e,\nSTENCIL_XNOR                             = 0x0000000f,\n} StencilOp;\n\n \n\ntypedef enum ConservativeZExport {\nEXPORT_ANY_Z                             = 0x00000000,\nEXPORT_LESS_THAN_Z                       = 0x00000001,\nEXPORT_GREATER_THAN_Z                    = 0x00000002,\nEXPORT_RESERVED                          = 0x00000003,\n} ConservativeZExport;\n\n \n\ntypedef enum DbPSLControl {\nPSLC_AUTO                                = 0x00000000,\nPSLC_ON_HANG_ONLY                        = 0x00000001,\nPSLC_ASAP                                = 0x00000002,\nPSLC_COUNTDOWN                           = 0x00000003,\n} DbPSLControl;\n\n \n\ntypedef enum DbPRTFaultBehavior {\nFAULT_ZERO                               = 0x00000000,\nFAULT_ONE                                = 0x00000001,\nFAULT_FAIL                               = 0x00000002,\nFAULT_PASS                               = 0x00000003,\n} DbPRTFaultBehavior;\n\n \n\ntypedef enum PerfCounter_Vals {\nDB_PERF_SEL_SC_DB_tile_sends             = 0x00000000,\nDB_PERF_SEL_SC_DB_tile_busy              = 0x00000001,\nDB_PERF_SEL_SC_DB_tile_stalls            = 0x00000002,\nDB_PERF_SEL_SC_DB_tile_events            = 0x00000003,\nDB_PERF_SEL_SC_DB_tile_tiles             = 0x00000004,\nDB_PERF_SEL_SC_DB_tile_covered           = 0x00000005,\nDB_PERF_SEL_hiz_tc_read_starved          = 0x00000006,\nDB_PERF_SEL_hiz_tc_write_stall           = 0x00000007,\nDB_PERF_SEL_hiz_qtiles_culled            = 0x00000008,\nDB_PERF_SEL_his_qtiles_culled            = 0x00000009,\nDB_PERF_SEL_DB_SC_tile_sends             = 0x0000000a,\nDB_PERF_SEL_DB_SC_tile_busy              = 0x0000000b,\nDB_PERF_SEL_DB_SC_tile_stalls            = 0x0000000c,\nDB_PERF_SEL_DB_SC_tile_df_stalls         = 0x0000000d,\nDB_PERF_SEL_DB_SC_tile_tiles             = 0x0000000e,\nDB_PERF_SEL_DB_SC_tile_culled            = 0x0000000f,\nDB_PERF_SEL_DB_SC_tile_hier_kill         = 0x00000010,\nDB_PERF_SEL_DB_SC_tile_fast_ops          = 0x00000011,\nDB_PERF_SEL_DB_SC_tile_no_ops            = 0x00000012,\nDB_PERF_SEL_DB_SC_tile_tile_rate         = 0x00000013,\nDB_PERF_SEL_DB_SC_tile_ssaa_kill         = 0x00000014,\nDB_PERF_SEL_DB_SC_tile_fast_z_ops        = 0x00000015,\nDB_PERF_SEL_DB_SC_tile_fast_stencil_ops  = 0x00000016,\nDB_PERF_SEL_SC_DB_quad_sends             = 0x00000017,\nDB_PERF_SEL_SC_DB_quad_busy              = 0x00000018,\nDB_PERF_SEL_SC_DB_quad_squads            = 0x00000019,\nDB_PERF_SEL_SC_DB_quad_tiles             = 0x0000001a,\nDB_PERF_SEL_SC_DB_quad_pixels            = 0x0000001b,\nDB_PERF_SEL_SC_DB_quad_killed_tiles      = 0x0000001c,\nDB_PERF_SEL_DB_SC_quad_sends             = 0x0000001d,\nDB_PERF_SEL_DB_SC_quad_busy              = 0x0000001e,\nDB_PERF_SEL_DB_SC_quad_stalls            = 0x0000001f,\nDB_PERF_SEL_DB_SC_quad_tiles             = 0x00000020,\nDB_PERF_SEL_DB_SC_quad_lit_quad          = 0x00000021,\nDB_PERF_SEL_DB_CB_tile_sends             = 0x00000022,\nDB_PERF_SEL_DB_CB_tile_busy              = 0x00000023,\nDB_PERF_SEL_DB_CB_tile_stalls            = 0x00000024,\nDB_PERF_SEL_SX_DB_quad_sends             = 0x00000025,\nDB_PERF_SEL_SX_DB_quad_busy              = 0x00000026,\nDB_PERF_SEL_SX_DB_quad_stalls            = 0x00000027,\nDB_PERF_SEL_SX_DB_quad_quads             = 0x00000028,\nDB_PERF_SEL_SX_DB_quad_pixels            = 0x00000029,\nDB_PERF_SEL_SX_DB_quad_exports           = 0x0000002a,\nDB_PERF_SEL_SH_quads_outstanding_sum     = 0x0000002b,\nDB_PERF_SEL_DB_CB_lquad_sends            = 0x0000002c,\nDB_PERF_SEL_DB_CB_lquad_busy             = 0x0000002d,\nDB_PERF_SEL_DB_CB_lquad_stalls           = 0x0000002e,\nDB_PERF_SEL_DB_CB_lquad_quads            = 0x0000002f,\nDB_PERF_SEL_tile_rd_sends                = 0x00000030,\nDB_PERF_SEL_mi_tile_rd_outstanding_sum   = 0x00000031,\nDB_PERF_SEL_quad_rd_sends                = 0x00000032,\nDB_PERF_SEL_quad_rd_busy                 = 0x00000033,\nDB_PERF_SEL_quad_rd_mi_stall             = 0x00000034,\nDB_PERF_SEL_quad_rd_rw_collision         = 0x00000035,\nDB_PERF_SEL_quad_rd_tag_stall            = 0x00000036,\nDB_PERF_SEL_quad_rd_32byte_reqs          = 0x00000037,\nDB_PERF_SEL_quad_rd_panic                = 0x00000038,\nDB_PERF_SEL_mi_quad_rd_outstanding_sum   = 0x00000039,\nDB_PERF_SEL_quad_rdret_sends             = 0x0000003a,\nDB_PERF_SEL_quad_rdret_busy              = 0x0000003b,\nDB_PERF_SEL_tile_wr_sends                = 0x0000003c,\nDB_PERF_SEL_tile_wr_acks                 = 0x0000003d,\nDB_PERF_SEL_mi_tile_wr_outstanding_sum   = 0x0000003e,\nDB_PERF_SEL_quad_wr_sends                = 0x0000003f,\nDB_PERF_SEL_quad_wr_busy                 = 0x00000040,\nDB_PERF_SEL_quad_wr_mi_stall             = 0x00000041,\nDB_PERF_SEL_quad_wr_coherency_stall      = 0x00000042,\nDB_PERF_SEL_quad_wr_acks                 = 0x00000043,\nDB_PERF_SEL_mi_quad_wr_outstanding_sum   = 0x00000044,\nDB_PERF_SEL_Tile_Cache_misses            = 0x00000045,\nDB_PERF_SEL_Tile_Cache_hits              = 0x00000046,\nDB_PERF_SEL_Tile_Cache_flushes           = 0x00000047,\nDB_PERF_SEL_Tile_Cache_surface_stall     = 0x00000048,\nDB_PERF_SEL_Tile_Cache_starves           = 0x00000049,\nDB_PERF_SEL_Tile_Cache_mem_return_starve  = 0x0000004a,\nDB_PERF_SEL_tcp_dispatcher_reads         = 0x0000004b,\nDB_PERF_SEL_tcp_prefetcher_reads         = 0x0000004c,\nDB_PERF_SEL_tcp_preloader_reads          = 0x0000004d,\nDB_PERF_SEL_tcp_dispatcher_flushes       = 0x0000004e,\nDB_PERF_SEL_tcp_prefetcher_flushes       = 0x0000004f,\nDB_PERF_SEL_tcp_preloader_flushes        = 0x00000050,\nDB_PERF_SEL_Depth_Tile_Cache_sends       = 0x00000051,\nDB_PERF_SEL_Depth_Tile_Cache_busy        = 0x00000052,\nDB_PERF_SEL_Depth_Tile_Cache_starves     = 0x00000053,\nDB_PERF_SEL_Depth_Tile_Cache_dtile_locked  = 0x00000054,\nDB_PERF_SEL_Depth_Tile_Cache_alloc_stall  = 0x00000055,\nDB_PERF_SEL_Depth_Tile_Cache_misses      = 0x00000056,\nDB_PERF_SEL_Depth_Tile_Cache_hits        = 0x00000057,\nDB_PERF_SEL_Depth_Tile_Cache_flushes     = 0x00000058,\nDB_PERF_SEL_Depth_Tile_Cache_noop_tile   = 0x00000059,\nDB_PERF_SEL_Depth_Tile_Cache_detailed_noop  = 0x0000005a,\nDB_PERF_SEL_Depth_Tile_Cache_event       = 0x0000005b,\nDB_PERF_SEL_Depth_Tile_Cache_tile_frees  = 0x0000005c,\nDB_PERF_SEL_Depth_Tile_Cache_data_frees  = 0x0000005d,\nDB_PERF_SEL_Depth_Tile_Cache_mem_return_starve  = 0x0000005e,\nDB_PERF_SEL_Stencil_Cache_misses         = 0x0000005f,\nDB_PERF_SEL_Stencil_Cache_hits           = 0x00000060,\nDB_PERF_SEL_Stencil_Cache_flushes        = 0x00000061,\nDB_PERF_SEL_Stencil_Cache_starves        = 0x00000062,\nDB_PERF_SEL_Stencil_Cache_frees          = 0x00000063,\nDB_PERF_SEL_Z_Cache_separate_Z_misses    = 0x00000064,\nDB_PERF_SEL_Z_Cache_separate_Z_hits      = 0x00000065,\nDB_PERF_SEL_Z_Cache_separate_Z_flushes   = 0x00000066,\nDB_PERF_SEL_Z_Cache_separate_Z_starves   = 0x00000067,\nDB_PERF_SEL_Z_Cache_pmask_misses         = 0x00000068,\nDB_PERF_SEL_Z_Cache_pmask_hits           = 0x00000069,\nDB_PERF_SEL_Z_Cache_pmask_flushes        = 0x0000006a,\nDB_PERF_SEL_Z_Cache_pmask_starves        = 0x0000006b,\nDB_PERF_SEL_Z_Cache_frees                = 0x0000006c,\nDB_PERF_SEL_Plane_Cache_misses           = 0x0000006d,\nDB_PERF_SEL_Plane_Cache_hits             = 0x0000006e,\nDB_PERF_SEL_Plane_Cache_flushes          = 0x0000006f,\nDB_PERF_SEL_Plane_Cache_starves          = 0x00000070,\nDB_PERF_SEL_Plane_Cache_frees            = 0x00000071,\nDB_PERF_SEL_flush_expanded_stencil       = 0x00000072,\nDB_PERF_SEL_flush_compressed_stencil     = 0x00000073,\nDB_PERF_SEL_flush_single_stencil         = 0x00000074,\nDB_PERF_SEL_planes_flushed               = 0x00000075,\nDB_PERF_SEL_flush_1plane                 = 0x00000076,\nDB_PERF_SEL_flush_2plane                 = 0x00000077,\nDB_PERF_SEL_flush_3plane                 = 0x00000078,\nDB_PERF_SEL_flush_4plane                 = 0x00000079,\nDB_PERF_SEL_flush_5plane                 = 0x0000007a,\nDB_PERF_SEL_flush_6plane                 = 0x0000007b,\nDB_PERF_SEL_flush_7plane                 = 0x0000007c,\nDB_PERF_SEL_flush_8plane                 = 0x0000007d,\nDB_PERF_SEL_flush_9plane                 = 0x0000007e,\nDB_PERF_SEL_flush_10plane                = 0x0000007f,\nDB_PERF_SEL_flush_11plane                = 0x00000080,\nDB_PERF_SEL_flush_12plane                = 0x00000081,\nDB_PERF_SEL_flush_13plane                = 0x00000082,\nDB_PERF_SEL_flush_14plane                = 0x00000083,\nDB_PERF_SEL_flush_15plane                = 0x00000084,\nDB_PERF_SEL_flush_16plane                = 0x00000085,\nDB_PERF_SEL_flush_expanded_z             = 0x00000086,\nDB_PERF_SEL_earlyZ_waiting_for_postZ_done  = 0x00000087,\nDB_PERF_SEL_reZ_waiting_for_postZ_done   = 0x00000088,\nDB_PERF_SEL_dk_tile_sends                = 0x00000089,\nDB_PERF_SEL_dk_tile_busy                 = 0x0000008a,\nDB_PERF_SEL_dk_tile_quad_starves         = 0x0000008b,\nDB_PERF_SEL_dk_tile_stalls               = 0x0000008c,\nDB_PERF_SEL_dk_squad_sends               = 0x0000008d,\nDB_PERF_SEL_dk_squad_busy                = 0x0000008e,\nDB_PERF_SEL_dk_squad_stalls              = 0x0000008f,\nDB_PERF_SEL_Op_Pipe_Busy                 = 0x00000090,\nDB_PERF_SEL_Op_Pipe_MC_Read_stall        = 0x00000091,\nDB_PERF_SEL_qc_busy                      = 0x00000092,\nDB_PERF_SEL_qc_xfc                       = 0x00000093,\nDB_PERF_SEL_qc_conflicts                 = 0x00000094,\nDB_PERF_SEL_qc_full_stall                = 0x00000095,\nDB_PERF_SEL_qc_in_preZ_tile_stalls_postZ  = 0x00000096,\nDB_PERF_SEL_qc_in_postZ_tile_stalls_preZ  = 0x00000097,\nDB_PERF_SEL_tsc_insert_summarize_stall   = 0x00000098,\nDB_PERF_SEL_tl_busy                      = 0x00000099,\nDB_PERF_SEL_tl_dtc_read_starved          = 0x0000009a,\nDB_PERF_SEL_tl_z_fetch_stall             = 0x0000009b,\nDB_PERF_SEL_tl_stencil_stall             = 0x0000009c,\nDB_PERF_SEL_tl_z_decompress_stall        = 0x0000009d,\nDB_PERF_SEL_tl_stencil_locked_stall      = 0x0000009e,\nDB_PERF_SEL_tl_events                    = 0x0000009f,\nDB_PERF_SEL_tl_summarize_squads          = 0x000000a0,\nDB_PERF_SEL_tl_flush_expand_squads       = 0x000000a1,\nDB_PERF_SEL_tl_expand_squads             = 0x000000a2,\nDB_PERF_SEL_tl_preZ_squads               = 0x000000a3,\nDB_PERF_SEL_tl_postZ_squads              = 0x000000a4,\nDB_PERF_SEL_tl_preZ_noop_squads          = 0x000000a5,\nDB_PERF_SEL_tl_postZ_noop_squads         = 0x000000a6,\nDB_PERF_SEL_tl_tile_ops                  = 0x000000a7,\nDB_PERF_SEL_tl_in_xfc                    = 0x000000a8,\nDB_PERF_SEL_tl_in_single_stencil_expand_stall  = 0x000000a9,\nDB_PERF_SEL_tl_in_fast_z_stall           = 0x000000aa,\nDB_PERF_SEL_tl_out_xfc                   = 0x000000ab,\nDB_PERF_SEL_tl_out_squads                = 0x000000ac,\nDB_PERF_SEL_zf_plane_multicycle          = 0x000000ad,\nDB_PERF_SEL_PostZ_Samples_passing_Z      = 0x000000ae,\nDB_PERF_SEL_PostZ_Samples_failing_Z      = 0x000000af,\nDB_PERF_SEL_PostZ_Samples_failing_S      = 0x000000b0,\nDB_PERF_SEL_PreZ_Samples_passing_Z       = 0x000000b1,\nDB_PERF_SEL_PreZ_Samples_failing_Z       = 0x000000b2,\nDB_PERF_SEL_PreZ_Samples_failing_S       = 0x000000b3,\nDB_PERF_SEL_ts_tc_update_stall           = 0x000000b4,\nDB_PERF_SEL_sc_kick_start                = 0x000000b5,\nDB_PERF_SEL_sc_kick_end                  = 0x000000b6,\nDB_PERF_SEL_clock_reg_active             = 0x000000b7,\nDB_PERF_SEL_clock_main_active            = 0x000000b8,\nDB_PERF_SEL_clock_mem_export_active      = 0x000000b9,\nDB_PERF_SEL_esr_ps_out_busy              = 0x000000ba,\nDB_PERF_SEL_esr_ps_lqf_busy              = 0x000000bb,\nDB_PERF_SEL_esr_ps_lqf_stall             = 0x000000bc,\nDB_PERF_SEL_etr_out_send                 = 0x000000bd,\nDB_PERF_SEL_etr_out_busy                 = 0x000000be,\nDB_PERF_SEL_etr_out_ltile_probe_fifo_full_stall  = 0x000000bf,\nDB_PERF_SEL_etr_out_cb_tile_stall        = 0x000000c0,\nDB_PERF_SEL_etr_out_esr_stall            = 0x000000c1,\nDB_PERF_SEL_esr_ps_sqq_busy              = 0x000000c2,\nDB_PERF_SEL_esr_ps_sqq_stall             = 0x000000c3,\nDB_PERF_SEL_esr_eot_fwd_busy             = 0x000000c4,\nDB_PERF_SEL_esr_eot_fwd_holding_squad    = 0x000000c5,\nDB_PERF_SEL_esr_eot_fwd_forward          = 0x000000c6,\nDB_PERF_SEL_esr_sqq_zi_busy              = 0x000000c7,\nDB_PERF_SEL_esr_sqq_zi_stall             = 0x000000c8,\nDB_PERF_SEL_postzl_sq_pt_busy            = 0x000000c9,\nDB_PERF_SEL_postzl_sq_pt_stall           = 0x000000ca,\nDB_PERF_SEL_postzl_se_busy               = 0x000000cb,\nDB_PERF_SEL_postzl_se_stall              = 0x000000cc,\nDB_PERF_SEL_postzl_partial_launch        = 0x000000cd,\nDB_PERF_SEL_postzl_full_launch           = 0x000000ce,\nDB_PERF_SEL_postzl_partial_waiting       = 0x000000cf,\nDB_PERF_SEL_postzl_tile_mem_stall        = 0x000000d0,\nDB_PERF_SEL_postzl_tile_init_stall       = 0x000000d1,\nDB_PEFF_SEL_prezl_tile_mem_stall         = 0x000000d2,\nDB_PERF_SEL_prezl_tile_init_stall        = 0x000000d3,\nDB_PERF_SEL_dtt_sm_clash_stall           = 0x000000d4,\nDB_PERF_SEL_dtt_sm_slot_stall            = 0x000000d5,\nDB_PERF_SEL_dtt_sm_miss_stall            = 0x000000d6,\nDB_PERF_SEL_mi_rdreq_busy                = 0x000000d7,\nDB_PERF_SEL_mi_rdreq_stall               = 0x000000d8,\nDB_PERF_SEL_mi_wrreq_busy                = 0x000000d9,\nDB_PERF_SEL_mi_wrreq_stall               = 0x000000da,\nDB_PERF_SEL_recomp_tile_to_1zplane_no_fastop  = 0x000000db,\nDB_PERF_SEL_dkg_tile_rate_tile           = 0x000000dc,\nDB_PERF_SEL_prezl_src_in_sends           = 0x000000dd,\nDB_PERF_SEL_prezl_src_in_stall           = 0x000000de,\nDB_PERF_SEL_prezl_src_in_squads          = 0x000000df,\nDB_PERF_SEL_prezl_src_in_squads_unrolled  = 0x000000e0,\nDB_PERF_SEL_prezl_src_in_tile_rate       = 0x000000e1,\nDB_PERF_SEL_prezl_src_in_tile_rate_unrolled  = 0x000000e2,\nDB_PERF_SEL_prezl_src_out_stall          = 0x000000e3,\nDB_PERF_SEL_postzl_src_in_sends          = 0x000000e4,\nDB_PERF_SEL_postzl_src_in_stall          = 0x000000e5,\nDB_PERF_SEL_postzl_src_in_squads         = 0x000000e6,\nDB_PERF_SEL_postzl_src_in_squads_unrolled  = 0x000000e7,\nDB_PERF_SEL_postzl_src_in_tile_rate      = 0x000000e8,\nDB_PERF_SEL_postzl_src_in_tile_rate_unrolled  = 0x000000e9,\nDB_PERF_SEL_postzl_src_out_stall         = 0x000000ea,\nDB_PERF_SEL_esr_ps_src_in_sends          = 0x000000eb,\nDB_PERF_SEL_esr_ps_src_in_stall          = 0x000000ec,\nDB_PERF_SEL_esr_ps_src_in_squads         = 0x000000ed,\nDB_PERF_SEL_esr_ps_src_in_squads_unrolled  = 0x000000ee,\nDB_PERF_SEL_esr_ps_src_in_tile_rate      = 0x000000ef,\nDB_PERF_SEL_esr_ps_src_in_tile_rate_unrolled  = 0x000000f0,\nDB_PERF_SEL_esr_ps_src_in_tile_rate_unrolled_to_pixel_rate  = 0x000000f1,\nDB_PERF_SEL_esr_ps_src_out_stall         = 0x000000f2,\nDB_PERF_SEL_depth_bounds_qtiles_culled   = 0x000000f3,\nDB_PERF_SEL_PreZ_Samples_failing_DB      = 0x000000f4,\nDB_PERF_SEL_PostZ_Samples_failing_DB     = 0x000000f5,\nDB_PERF_SEL_flush_compressed             = 0x000000f6,\nDB_PERF_SEL_flush_plane_le4              = 0x000000f7,\nDB_PERF_SEL_tiles_z_fully_summarized     = 0x000000f8,\nDB_PERF_SEL_tiles_stencil_fully_summarized  = 0x000000f9,\nDB_PERF_SEL_tiles_z_clear_on_expclear    = 0x000000fa,\nDB_PERF_SEL_tiles_s_clear_on_expclear    = 0x000000fb,\nDB_PERF_SEL_tiles_decomp_on_expclear     = 0x000000fc,\nDB_PERF_SEL_tiles_compressed_to_decompressed  = 0x000000fd,\nDB_PERF_SEL_Op_Pipe_Prez_Busy            = 0x000000fe,\nDB_PERF_SEL_Op_Pipe_Postz_Busy           = 0x000000ff,\nDB_PERF_SEL_di_dt_stall                  = 0x00000100,\nDB_PERF_SEL_DB_SC_quad_double_quad       = 0x00000101,\nDB_PERF_SEL_SX_DB_quad_export_quads      = 0x00000102,\nDB_PERF_SEL_SX_DB_quad_double_format     = 0x00000103,\nDB_PERF_SEL_SX_DB_quad_fast_format       = 0x00000104,\nDB_PERF_SEL_SX_DB_quad_slow_format       = 0x00000105,\nDB_PERF_SEL_DB_CB_lquad_export_quads     = 0x00000106,\nDB_PERF_SEL_DB_CB_lquad_double_format    = 0x00000107,\nDB_PERF_SEL_DB_CB_lquad_fast_format      = 0x00000108,\nDB_PERF_SEL_DB_CB_lquad_slow_format      = 0x00000109,\nDB_PERF_SEL_CB_DB_rdreq_sends            = 0x0000010a,\nDB_PERF_SEL_CB_DB_rdreq_prt_sends        = 0x0000010b,\nDB_PERF_SEL_CB_DB_wrreq_sends            = 0x0000010c,\nDB_PERF_SEL_CB_DB_wrreq_prt_sends        = 0x0000010d,\nDB_PERF_SEL_DB_CB_rdret_ack              = 0x0000010e,\nDB_PERF_SEL_DB_CB_rdret_nack             = 0x0000010f,\nDB_PERF_SEL_DB_CB_wrret_ack              = 0x00000110,\nDB_PERF_SEL_DB_CB_wrret_nack             = 0x00000111,\nDB_PERF_SEL_DFSM_squads_in               = 0x00000112,\nDB_PERF_SEL_DFSM_full_cleared_squads_out  = 0x00000113,\nDB_PERF_SEL_DFSM_quads_in                = 0x00000114,\nDB_PERF_SEL_DFSM_fully_cleared_quads_out  = 0x00000115,\nDB_PERF_SEL_DFSM_lit_pixels_in           = 0x00000116,\nDB_PERF_SEL_DFSM_fully_cleared_pixels_out  = 0x00000117,\nDB_PERF_SEL_DFSM_lit_samples_in          = 0x00000118,\nDB_PERF_SEL_DFSM_lit_samples_out         = 0x00000119,\nDB_PERF_SEL_DFSM_cycles_above_watermark  = 0x0000011a,\nDB_PERF_SEL_DFSM_cant_accept_squads_but_not_stalled_by_downstream  = 0x0000011b,\nDB_PERF_SEL_DFSM_stalled_by_downstream   = 0x0000011c,\nDB_PERF_SEL_DFSM_evicted_squads_above_watermark  = 0x0000011d,\nDB_PERF_SEL_DFSM_collisions_due_to_POPS_overflow  = 0x0000011e,\nDB_PERF_SEL_DFSM_collisions_detected_within_POPS_FIFO  = 0x0000011f,\nDB_PERF_SEL_DFSM_evicted_squads_due_to_prim_watermark  = 0x00000120,\n} PerfCounter_Vals;\n\n \n\ntypedef enum RingCounterControl {\nCOUNTER_RING_SPLIT                       = 0x00000000,\nCOUNTER_RING_0                           = 0x00000001,\nCOUNTER_RING_1                           = 0x00000002,\n} RingCounterControl;\n\n \n\ntypedef enum DbMemArbWatermarks {\nTRANSFERRED_64_BYTES                     = 0x00000000,\nTRANSFERRED_128_BYTES                    = 0x00000001,\nTRANSFERRED_256_BYTES                    = 0x00000002,\nTRANSFERRED_512_BYTES                    = 0x00000003,\nTRANSFERRED_1024_BYTES                   = 0x00000004,\nTRANSFERRED_2048_BYTES                   = 0x00000005,\nTRANSFERRED_4096_BYTES                   = 0x00000006,\nTRANSFERRED_8192_BYTES                   = 0x00000007,\n} DbMemArbWatermarks;\n\n \n\ntypedef enum DFSMFlushEvents {\nDB_FLUSH_AND_INV_DB_DATA_TS              = 0x00000000,\nDB_FLUSH_AND_INV_DB_META                 = 0x00000001,\nDB_CACHE_FLUSH                           = 0x00000002,\nDB_CACHE_FLUSH_TS                        = 0x00000003,\nDB_CACHE_FLUSH_AND_INV_EVENT             = 0x00000004,\nDB_CACHE_FLUSH_AND_INV_TS_EVENT          = 0x00000005,\n} DFSMFlushEvents;\n\n \n\ntypedef enum PixelPipeCounterId {\nPIXEL_PIPE_OCCLUSION_COUNT_0             = 0x00000000,\nPIXEL_PIPE_OCCLUSION_COUNT_1             = 0x00000001,\nPIXEL_PIPE_OCCLUSION_COUNT_2             = 0x00000002,\nPIXEL_PIPE_OCCLUSION_COUNT_3             = 0x00000003,\nPIXEL_PIPE_SCREEN_MIN_EXTENTS_0          = 0x00000004,\nPIXEL_PIPE_SCREEN_MAX_EXTENTS_0          = 0x00000005,\nPIXEL_PIPE_SCREEN_MIN_EXTENTS_1          = 0x00000006,\nPIXEL_PIPE_SCREEN_MAX_EXTENTS_1          = 0x00000007,\n} PixelPipeCounterId;\n\n \n\ntypedef enum PixelPipeStride {\nPIXEL_PIPE_STRIDE_32_BITS                = 0x00000000,\nPIXEL_PIPE_STRIDE_64_BITS                = 0x00000001,\nPIXEL_PIPE_STRIDE_128_BITS               = 0x00000002,\nPIXEL_PIPE_STRIDE_256_BITS               = 0x00000003,\n} PixelPipeStride;\n\n \n\n \n\ntypedef enum TEX_BORDER_COLOR_TYPE {\nTEX_BorderColor_TransparentBlack         = 0x00000000,\nTEX_BorderColor_OpaqueBlack              = 0x00000001,\nTEX_BorderColor_OpaqueWhite              = 0x00000002,\nTEX_BorderColor_Register                 = 0x00000003,\n} TEX_BORDER_COLOR_TYPE;\n\n \n\ntypedef enum TEX_CHROMA_KEY {\nTEX_ChromaKey_Disabled                   = 0x00000000,\nTEX_ChromaKey_Kill                       = 0x00000001,\nTEX_ChromaKey_Blend                      = 0x00000002,\nTEX_ChromaKey_RESERVED_3                 = 0x00000003,\n} TEX_CHROMA_KEY;\n\n \n\ntypedef enum TEX_CLAMP {\nTEX_Clamp_Repeat                         = 0x00000000,\nTEX_Clamp_Mirror                         = 0x00000001,\nTEX_Clamp_ClampToLast                    = 0x00000002,\nTEX_Clamp_MirrorOnceToLast               = 0x00000003,\nTEX_Clamp_ClampHalfToBorder              = 0x00000004,\nTEX_Clamp_MirrorOnceHalfToBorder         = 0x00000005,\nTEX_Clamp_ClampToBorder                  = 0x00000006,\nTEX_Clamp_MirrorOnceToBorder             = 0x00000007,\n} TEX_CLAMP;\n\n \n\ntypedef enum TEX_COORD_TYPE {\nTEX_CoordType_Unnormalized               = 0x00000000,\nTEX_CoordType_Normalized                 = 0x00000001,\n} TEX_COORD_TYPE;\n\n \n\ntypedef enum TEX_DEPTH_COMPARE_FUNCTION {\nTEX_DepthCompareFunction_Never           = 0x00000000,\nTEX_DepthCompareFunction_Less            = 0x00000001,\nTEX_DepthCompareFunction_Equal           = 0x00000002,\nTEX_DepthCompareFunction_LessEqual       = 0x00000003,\nTEX_DepthCompareFunction_Greater         = 0x00000004,\nTEX_DepthCompareFunction_NotEqual        = 0x00000005,\nTEX_DepthCompareFunction_GreaterEqual    = 0x00000006,\nTEX_DepthCompareFunction_Always          = 0x00000007,\n} TEX_DEPTH_COMPARE_FUNCTION;\n\n \n\ntypedef enum TEX_DIM {\nTEX_Dim_1D                               = 0x00000000,\nTEX_Dim_2D                               = 0x00000001,\nTEX_Dim_3D                               = 0x00000002,\nTEX_Dim_CubeMap                          = 0x00000003,\nTEX_Dim_1DArray                          = 0x00000004,\nTEX_Dim_2DArray                          = 0x00000005,\nTEX_Dim_2D_MSAA                          = 0x00000006,\nTEX_Dim_2DArray_MSAA                     = 0x00000007,\n} TEX_DIM;\n\n \n\ntypedef enum TEX_FORMAT_COMP {\nTEX_FormatComp_Unsigned                  = 0x00000000,\nTEX_FormatComp_Signed                    = 0x00000001,\nTEX_FormatComp_UnsignedBiased            = 0x00000002,\nTEX_FormatComp_RESERVED_3                = 0x00000003,\n} TEX_FORMAT_COMP;\n\n \n\ntypedef enum TEX_MAX_ANISO_RATIO {\nTEX_MaxAnisoRatio_1to1                   = 0x00000000,\nTEX_MaxAnisoRatio_2to1                   = 0x00000001,\nTEX_MaxAnisoRatio_4to1                   = 0x00000002,\nTEX_MaxAnisoRatio_8to1                   = 0x00000003,\nTEX_MaxAnisoRatio_16to1                  = 0x00000004,\nTEX_MaxAnisoRatio_RESERVED_5             = 0x00000005,\nTEX_MaxAnisoRatio_RESERVED_6             = 0x00000006,\nTEX_MaxAnisoRatio_RESERVED_7             = 0x00000007,\n} TEX_MAX_ANISO_RATIO;\n\n \n\ntypedef enum TEX_MIP_FILTER {\nTEX_MipFilter_None                       = 0x00000000,\nTEX_MipFilter_Point                      = 0x00000001,\nTEX_MipFilter_Linear                     = 0x00000002,\nTEX_MipFilter_Point_Aniso_Adj            = 0x00000003,\n} TEX_MIP_FILTER;\n\n \n\ntypedef enum TEX_REQUEST_SIZE {\nTEX_RequestSize_32B                      = 0x00000000,\nTEX_RequestSize_64B                      = 0x00000001,\nTEX_RequestSize_128B                     = 0x00000002,\nTEX_RequestSize_2X64B                    = 0x00000003,\n} TEX_REQUEST_SIZE;\n\n \n\ntypedef enum TEX_SAMPLER_TYPE {\nTEX_SamplerType_Invalid                  = 0x00000000,\nTEX_SamplerType_Valid                    = 0x00000001,\n} TEX_SAMPLER_TYPE;\n\n \n\ntypedef enum TEX_XY_FILTER {\nTEX_XYFilter_Point                       = 0x00000000,\nTEX_XYFilter_Linear                      = 0x00000001,\nTEX_XYFilter_AnisoPoint                  = 0x00000002,\nTEX_XYFilter_AnisoLinear                 = 0x00000003,\n} TEX_XY_FILTER;\n\n \n\ntypedef enum TEX_Z_FILTER {\nTEX_ZFilter_None                         = 0x00000000,\nTEX_ZFilter_Point                        = 0x00000001,\nTEX_ZFilter_Linear                       = 0x00000002,\nTEX_ZFilter_RESERVED_3                   = 0x00000003,\n} TEX_Z_FILTER;\n\n \n\ntypedef enum VTX_CLAMP {\nVTX_Clamp_ClampToZero                    = 0x00000000,\nVTX_Clamp_ClampToNAN                     = 0x00000001,\n} VTX_CLAMP;\n\n \n\ntypedef enum VTX_FETCH_TYPE {\nVTX_FetchType_VertexData                 = 0x00000000,\nVTX_FetchType_InstanceData               = 0x00000001,\nVTX_FetchType_NoIndexOffset              = 0x00000002,\nVTX_FetchType_RESERVED_3                 = 0x00000003,\n} VTX_FETCH_TYPE;\n\n \n\ntypedef enum VTX_FORMAT_COMP_ALL {\nVTX_FormatCompAll_Unsigned               = 0x00000000,\nVTX_FormatCompAll_Signed                 = 0x00000001,\n} VTX_FORMAT_COMP_ALL;\n\n \n\ntypedef enum VTX_MEM_REQUEST_SIZE {\nVTX_MemRequestSize_32B                   = 0x00000000,\nVTX_MemRequestSize_64B                   = 0x00000001,\n} VTX_MEM_REQUEST_SIZE;\n\n \n\ntypedef enum TVX_DATA_FORMAT {\nTVX_FMT_INVALID                          = 0x00000000,\nTVX_FMT_8                                = 0x00000001,\nTVX_FMT_4_4                              = 0x00000002,\nTVX_FMT_3_3_2                            = 0x00000003,\nTVX_FMT_RESERVED_4                       = 0x00000004,\nTVX_FMT_16                               = 0x00000005,\nTVX_FMT_16_FLOAT                         = 0x00000006,\nTVX_FMT_8_8                              = 0x00000007,\nTVX_FMT_5_6_5                            = 0x00000008,\nTVX_FMT_6_5_5                            = 0x00000009,\nTVX_FMT_1_5_5_5                          = 0x0000000a,\nTVX_FMT_4_4_4_4                          = 0x0000000b,\nTVX_FMT_5_5_5_1                          = 0x0000000c,\nTVX_FMT_32                               = 0x0000000d,\nTVX_FMT_32_FLOAT                         = 0x0000000e,\nTVX_FMT_16_16                            = 0x0000000f,\nTVX_FMT_16_16_FLOAT                      = 0x00000010,\nTVX_FMT_8_24                             = 0x00000011,\nTVX_FMT_8_24_FLOAT                       = 0x00000012,\nTVX_FMT_24_8                             = 0x00000013,\nTVX_FMT_24_8_FLOAT                       = 0x00000014,\nTVX_FMT_10_11_11                         = 0x00000015,\nTVX_FMT_10_11_11_FLOAT                   = 0x00000016,\nTVX_FMT_11_11_10                         = 0x00000017,\nTVX_FMT_11_11_10_FLOAT                   = 0x00000018,\nTVX_FMT_2_10_10_10                       = 0x00000019,\nTVX_FMT_8_8_8_8                          = 0x0000001a,\nTVX_FMT_10_10_10_2                       = 0x0000001b,\nTVX_FMT_X24_8_32_FLOAT                   = 0x0000001c,\nTVX_FMT_32_32                            = 0x0000001d,\nTVX_FMT_32_32_FLOAT                      = 0x0000001e,\nTVX_FMT_16_16_16_16                      = 0x0000001f,\nTVX_FMT_16_16_16_16_FLOAT                = 0x00000020,\nTVX_FMT_RESERVED_33                      = 0x00000021,\nTVX_FMT_32_32_32_32                      = 0x00000022,\nTVX_FMT_32_32_32_32_FLOAT                = 0x00000023,\nTVX_FMT_RESERVED_36                      = 0x00000024,\nTVX_FMT_1                                = 0x00000025,\nTVX_FMT_1_REVERSED                       = 0x00000026,\nTVX_FMT_GB_GR                            = 0x00000027,\nTVX_FMT_BG_RG                            = 0x00000028,\nTVX_FMT_32_AS_8                          = 0x00000029,\nTVX_FMT_32_AS_8_8                        = 0x0000002a,\nTVX_FMT_5_9_9_9_SHAREDEXP                = 0x0000002b,\nTVX_FMT_8_8_8                            = 0x0000002c,\nTVX_FMT_16_16_16                         = 0x0000002d,\nTVX_FMT_16_16_16_FLOAT                   = 0x0000002e,\nTVX_FMT_32_32_32                         = 0x0000002f,\nTVX_FMT_32_32_32_FLOAT                   = 0x00000030,\nTVX_FMT_BC1                              = 0x00000031,\nTVX_FMT_BC2                              = 0x00000032,\nTVX_FMT_BC3                              = 0x00000033,\nTVX_FMT_BC4                              = 0x00000034,\nTVX_FMT_BC5                              = 0x00000035,\nTVX_FMT_APC0                             = 0x00000036,\nTVX_FMT_APC1                             = 0x00000037,\nTVX_FMT_APC2                             = 0x00000038,\nTVX_FMT_APC3                             = 0x00000039,\nTVX_FMT_APC4                             = 0x0000003a,\nTVX_FMT_APC5                             = 0x0000003b,\nTVX_FMT_APC6                             = 0x0000003c,\nTVX_FMT_APC7                             = 0x0000003d,\nTVX_FMT_CTX1                             = 0x0000003e,\nTVX_FMT_RESERVED_63                      = 0x0000003f,\n} TVX_DATA_FORMAT;\n\n \n\ntypedef enum TVX_DST_SEL {\nTVX_DstSel_X                             = 0x00000000,\nTVX_DstSel_Y                             = 0x00000001,\nTVX_DstSel_Z                             = 0x00000002,\nTVX_DstSel_W                             = 0x00000003,\nTVX_DstSel_0f                            = 0x00000004,\nTVX_DstSel_1f                            = 0x00000005,\nTVX_DstSel_RESERVED_6                    = 0x00000006,\nTVX_DstSel_Mask                          = 0x00000007,\n} TVX_DST_SEL;\n\n \n\ntypedef enum TVX_ENDIAN_SWAP {\nTVX_EndianSwap_None                      = 0x00000000,\nTVX_EndianSwap_8in16                     = 0x00000001,\nTVX_EndianSwap_8in32                     = 0x00000002,\nTVX_EndianSwap_8in64                     = 0x00000003,\n} TVX_ENDIAN_SWAP;\n\n \n\ntypedef enum TVX_INST {\nTVX_Inst_NormalVertexFetch               = 0x00000000,\nTVX_Inst_SemanticVertexFetch             = 0x00000001,\nTVX_Inst_RESERVED_2                      = 0x00000002,\nTVX_Inst_LD                              = 0x00000003,\nTVX_Inst_GetTextureResInfo               = 0x00000004,\nTVX_Inst_GetNumberOfSamples              = 0x00000005,\nTVX_Inst_GetLOD                          = 0x00000006,\nTVX_Inst_GetGradientsH                   = 0x00000007,\nTVX_Inst_GetGradientsV                   = 0x00000008,\nTVX_Inst_SetTextureOffsets               = 0x00000009,\nTVX_Inst_KeepGradients                   = 0x0000000a,\nTVX_Inst_SetGradientsH                   = 0x0000000b,\nTVX_Inst_SetGradientsV                   = 0x0000000c,\nTVX_Inst_Pass                            = 0x0000000d,\nTVX_Inst_GetBufferResInfo                = 0x0000000e,\nTVX_Inst_RESERVED_15                     = 0x0000000f,\nTVX_Inst_Sample                          = 0x00000010,\nTVX_Inst_Sample_L                        = 0x00000011,\nTVX_Inst_Sample_LB                       = 0x00000012,\nTVX_Inst_Sample_LZ                       = 0x00000013,\nTVX_Inst_Sample_G                        = 0x00000014,\nTVX_Inst_Gather4                         = 0x00000015,\nTVX_Inst_Sample_G_LB                     = 0x00000016,\nTVX_Inst_Gather4_O                       = 0x00000017,\nTVX_Inst_Sample_C                        = 0x00000018,\nTVX_Inst_Sample_C_L                      = 0x00000019,\nTVX_Inst_Sample_C_LB                     = 0x0000001a,\nTVX_Inst_Sample_C_LZ                     = 0x0000001b,\nTVX_Inst_Sample_C_G                      = 0x0000001c,\nTVX_Inst_Gather4_C                       = 0x0000001d,\nTVX_Inst_Sample_C_G_LB                   = 0x0000001e,\nTVX_Inst_Gather4_C_O                     = 0x0000001f,\n} TVX_INST;\n\n \n\ntypedef enum TVX_NUM_FORMAT_ALL {\nTVX_NumFormatAll_Norm                    = 0x00000000,\nTVX_NumFormatAll_Int                     = 0x00000001,\nTVX_NumFormatAll_Scaled                  = 0x00000002,\nTVX_NumFormatAll_RESERVED_3              = 0x00000003,\n} TVX_NUM_FORMAT_ALL;\n\n \n\ntypedef enum TVX_SRC_SEL {\nTVX_SrcSel_X                             = 0x00000000,\nTVX_SrcSel_Y                             = 0x00000001,\nTVX_SrcSel_Z                             = 0x00000002,\nTVX_SrcSel_W                             = 0x00000003,\nTVX_SrcSel_0f                            = 0x00000004,\nTVX_SrcSel_1f                            = 0x00000005,\n} TVX_SRC_SEL;\n\n \n\ntypedef enum TVX_SRF_MODE_ALL {\nTVX_SRFModeAll_ZCMO                      = 0x00000000,\nTVX_SRFModeAll_NZ                        = 0x00000001,\n} TVX_SRF_MODE_ALL;\n\n \n\ntypedef enum TVX_TYPE {\nTVX_Type_InvalidTextureResource          = 0x00000000,\nTVX_Type_InvalidVertexBuffer             = 0x00000001,\nTVX_Type_ValidTextureResource            = 0x00000002,\nTVX_Type_ValidVertexBuffer               = 0x00000003,\n} TVX_TYPE;\n\n \n\n \n\ntypedef enum SU_PERFCNT_SEL {\nPERF_PAPC_PASX_REQ                       = 0x00000000,\nPERF_PAPC_PASX_DISABLE_PIPE              = 0x00000001,\nPERF_PAPC_PASX_FIRST_VECTOR              = 0x00000002,\nPERF_PAPC_PASX_SECOND_VECTOR             = 0x00000003,\nPERF_PAPC_PASX_FIRST_DEAD                = 0x00000004,\nPERF_PAPC_PASX_SECOND_DEAD               = 0x00000005,\nPERF_PAPC_PASX_VTX_KILL_DISCARD          = 0x00000006,\nPERF_PAPC_PASX_VTX_NAN_DISCARD           = 0x00000007,\nPERF_PAPC_PA_INPUT_PRIM                  = 0x00000008,\nPERF_PAPC_PA_INPUT_NULL_PRIM             = 0x00000009,\nPERF_PAPC_PA_INPUT_EVENT_FLAG            = 0x0000000a,\nPERF_PAPC_PA_INPUT_FIRST_PRIM_SLOT       = 0x0000000b,\nPERF_PAPC_PA_INPUT_END_OF_PACKET         = 0x0000000c,\nPERF_PAPC_PA_INPUT_EXTENDED_EVENT        = 0x0000000d,\nPERF_PAPC_CLPR_CULL_PRIM                 = 0x0000000e,\nPERF_PAPC_CLPR_VVUCP_CULL_PRIM           = 0x0000000f,\nPERF_PAPC_CLPR_VV_CULL_PRIM              = 0x00000010,\nPERF_PAPC_CLPR_UCP_CULL_PRIM             = 0x00000011,\nPERF_PAPC_CLPR_VTX_KILL_CULL_PRIM        = 0x00000012,\nPERF_PAPC_CLPR_VTX_NAN_CULL_PRIM         = 0x00000013,\nPERF_PAPC_CLPR_CULL_TO_NULL_PRIM         = 0x00000014,\nPERF_PAPC_CLPR_VVUCP_CLIP_PRIM           = 0x00000015,\nPERF_PAPC_CLPR_VV_CLIP_PRIM              = 0x00000016,\nPERF_PAPC_CLPR_UCP_CLIP_PRIM             = 0x00000017,\nPERF_PAPC_CLPR_POINT_CLIP_CANDIDATE      = 0x00000018,\nPERF_PAPC_CLPR_CLIP_PLANE_CNT_1          = 0x00000019,\nPERF_PAPC_CLPR_CLIP_PLANE_CNT_2          = 0x0000001a,\nPERF_PAPC_CLPR_CLIP_PLANE_CNT_3          = 0x0000001b,\nPERF_PAPC_CLPR_CLIP_PLANE_CNT_4          = 0x0000001c,\nPERF_PAPC_CLPR_CLIP_PLANE_CNT_5_8        = 0x0000001d,\nPERF_PAPC_CLPR_CLIP_PLANE_CNT_9_12       = 0x0000001e,\nPERF_PAPC_CLPR_CLIP_PLANE_NEAR           = 0x0000001f,\nPERF_PAPC_CLPR_CLIP_PLANE_FAR            = 0x00000020,\nPERF_PAPC_CLPR_CLIP_PLANE_LEFT           = 0x00000021,\nPERF_PAPC_CLPR_CLIP_PLANE_RIGHT          = 0x00000022,\nPERF_PAPC_CLPR_CLIP_PLANE_TOP            = 0x00000023,\nPERF_PAPC_CLPR_CLIP_PLANE_BOTTOM         = 0x00000024,\nPERF_PAPC_CLPR_GSC_KILL_CULL_PRIM        = 0x00000025,\nPERF_PAPC_CLPR_RASTER_KILL_CULL_PRIM     = 0x00000026,\nPERF_PAPC_CLSM_NULL_PRIM                 = 0x00000027,\nPERF_PAPC_CLSM_TOTALLY_VISIBLE_PRIM      = 0x00000028,\nPERF_PAPC_CLSM_CULL_TO_NULL_PRIM         = 0x00000029,\nPERF_PAPC_CLSM_OUT_PRIM_CNT_1            = 0x0000002a,\nPERF_PAPC_CLSM_OUT_PRIM_CNT_2            = 0x0000002b,\nPERF_PAPC_CLSM_OUT_PRIM_CNT_3            = 0x0000002c,\nPERF_PAPC_CLSM_OUT_PRIM_CNT_4            = 0x0000002d,\nPERF_PAPC_CLSM_OUT_PRIM_CNT_5_8          = 0x0000002e,\nPERF_PAPC_CLSM_OUT_PRIM_CNT_9_13         = 0x0000002f,\nPERF_PAPC_CLIPGA_VTE_KILL_PRIM           = 0x00000030,\nPERF_PAPC_SU_INPUT_PRIM                  = 0x00000031,\nPERF_PAPC_SU_INPUT_CLIP_PRIM             = 0x00000032,\nPERF_PAPC_SU_INPUT_NULL_PRIM             = 0x00000033,\nPERF_PAPC_SU_INPUT_PRIM_DUAL             = 0x00000034,\nPERF_PAPC_SU_INPUT_CLIP_PRIM_DUAL        = 0x00000035,\nPERF_PAPC_SU_ZERO_AREA_CULL_PRIM         = 0x00000036,\nPERF_PAPC_SU_BACK_FACE_CULL_PRIM         = 0x00000037,\nPERF_PAPC_SU_FRONT_FACE_CULL_PRIM        = 0x00000038,\nPERF_PAPC_SU_POLYMODE_FACE_CULL          = 0x00000039,\nPERF_PAPC_SU_POLYMODE_BACK_CULL          = 0x0000003a,\nPERF_PAPC_SU_POLYMODE_FRONT_CULL         = 0x0000003b,\nPERF_PAPC_SU_POLYMODE_INVALID_FILL       = 0x0000003c,\nPERF_PAPC_SU_OUTPUT_PRIM                 = 0x0000003d,\nPERF_PAPC_SU_OUTPUT_CLIP_PRIM            = 0x0000003e,\nPERF_PAPC_SU_OUTPUT_NULL_PRIM            = 0x0000003f,\nPERF_PAPC_SU_OUTPUT_EVENT_FLAG           = 0x00000040,\nPERF_PAPC_SU_OUTPUT_FIRST_PRIM_SLOT      = 0x00000041,\nPERF_PAPC_SU_OUTPUT_END_OF_PACKET        = 0x00000042,\nPERF_PAPC_SU_OUTPUT_POLYMODE_FACE        = 0x00000043,\nPERF_PAPC_SU_OUTPUT_POLYMODE_BACK        = 0x00000044,\nPERF_PAPC_SU_OUTPUT_POLYMODE_FRONT       = 0x00000045,\nPERF_PAPC_SU_OUT_CLIP_POLYMODE_FACE      = 0x00000046,\nPERF_PAPC_SU_OUT_CLIP_POLYMODE_BACK      = 0x00000047,\nPERF_PAPC_SU_OUT_CLIP_POLYMODE_FRONT     = 0x00000048,\nPERF_PAPC_SU_OUTPUT_PRIM_DUAL            = 0x00000049,\nPERF_PAPC_SU_OUTPUT_CLIP_PRIM_DUAL       = 0x0000004a,\nPERF_PAPC_SU_OUTPUT_POLYMODE_DUAL        = 0x0000004b,\nPERF_PAPC_SU_OUTPUT_CLIP_POLYMODE_DUAL   = 0x0000004c,\nPERF_PAPC_PASX_REQ_IDLE                  = 0x0000004d,\nPERF_PAPC_PASX_REQ_BUSY                  = 0x0000004e,\nPERF_PAPC_PASX_REQ_STALLED               = 0x0000004f,\nPERF_PAPC_PASX_REC_IDLE                  = 0x00000050,\nPERF_PAPC_PASX_REC_BUSY                  = 0x00000051,\nPERF_PAPC_PASX_REC_STARVED_SX            = 0x00000052,\nPERF_PAPC_PASX_REC_STALLED               = 0x00000053,\nPERF_PAPC_PASX_REC_STALLED_POS_MEM       = 0x00000054,\nPERF_PAPC_PASX_REC_STALLED_CCGSM_IN      = 0x00000055,\nPERF_PAPC_CCGSM_IDLE                     = 0x00000056,\nPERF_PAPC_CCGSM_BUSY                     = 0x00000057,\nPERF_PAPC_CCGSM_STALLED                  = 0x00000058,\nPERF_PAPC_CLPRIM_IDLE                    = 0x00000059,\nPERF_PAPC_CLPRIM_BUSY                    = 0x0000005a,\nPERF_PAPC_CLPRIM_STALLED                 = 0x0000005b,\nPERF_PAPC_CLPRIM_STARVED_CCGSM           = 0x0000005c,\nPERF_PAPC_CLIPSM_IDLE                    = 0x0000005d,\nPERF_PAPC_CLIPSM_BUSY                    = 0x0000005e,\nPERF_PAPC_CLIPSM_WAIT_CLIP_VERT_ENGH     = 0x0000005f,\nPERF_PAPC_CLIPSM_WAIT_HIGH_PRI_SEQ       = 0x00000060,\nPERF_PAPC_CLIPSM_WAIT_CLIPGA             = 0x00000061,\nPERF_PAPC_CLIPSM_WAIT_AVAIL_VTE_CLIP     = 0x00000062,\nPERF_PAPC_CLIPSM_WAIT_CLIP_OUTSM         = 0x00000063,\nPERF_PAPC_CLIPGA_IDLE                    = 0x00000064,\nPERF_PAPC_CLIPGA_BUSY                    = 0x00000065,\nPERF_PAPC_CLIPGA_STARVED_VTE_CLIP        = 0x00000066,\nPERF_PAPC_CLIPGA_STALLED                 = 0x00000067,\nPERF_PAPC_CLIP_IDLE                      = 0x00000068,\nPERF_PAPC_CLIP_BUSY                      = 0x00000069,\nPERF_PAPC_SU_IDLE                        = 0x0000006a,\nPERF_PAPC_SU_BUSY                        = 0x0000006b,\nPERF_PAPC_SU_STARVED_CLIP                = 0x0000006c,\nPERF_PAPC_SU_STALLED_SC                  = 0x0000006d,\nPERF_PAPC_CL_DYN_SCLK_VLD                = 0x0000006e,\nPERF_PAPC_SU_DYN_SCLK_VLD                = 0x0000006f,\nPERF_PAPC_PA_REG_SCLK_VLD                = 0x00000070,\nPERF_PAPC_SU_MULTI_GPU_PRIM_FILTER_CULL  = 0x00000071,\nPERF_PAPC_PASX_SE0_REQ                   = 0x00000072,\nPERF_PAPC_PASX_SE1_REQ                   = 0x00000073,\nPERF_PAPC_PASX_SE0_FIRST_VECTOR          = 0x00000074,\nPERF_PAPC_PASX_SE0_SECOND_VECTOR         = 0x00000075,\nPERF_PAPC_PASX_SE1_FIRST_VECTOR          = 0x00000076,\nPERF_PAPC_PASX_SE1_SECOND_VECTOR         = 0x00000077,\nPERF_PAPC_SU_SE0_PRIM_FILTER_CULL        = 0x00000078,\nPERF_PAPC_SU_SE1_PRIM_FILTER_CULL        = 0x00000079,\nPERF_PAPC_SU_SE01_PRIM_FILTER_CULL       = 0x0000007a,\nPERF_PAPC_SU_SE0_OUTPUT_PRIM             = 0x0000007b,\nPERF_PAPC_SU_SE1_OUTPUT_PRIM             = 0x0000007c,\nPERF_PAPC_SU_SE01_OUTPUT_PRIM            = 0x0000007d,\nPERF_PAPC_SU_SE0_OUTPUT_NULL_PRIM        = 0x0000007e,\nPERF_PAPC_SU_SE1_OUTPUT_NULL_PRIM        = 0x0000007f,\nPERF_PAPC_SU_SE01_OUTPUT_NULL_PRIM       = 0x00000080,\nPERF_PAPC_SU_SE0_OUTPUT_FIRST_PRIM_SLOT  = 0x00000081,\nPERF_PAPC_SU_SE1_OUTPUT_FIRST_PRIM_SLOT  = 0x00000082,\nPERF_PAPC_SU_SE0_STALLED_SC              = 0x00000083,\nPERF_PAPC_SU_SE1_STALLED_SC              = 0x00000084,\nPERF_PAPC_SU_SE01_STALLED_SC             = 0x00000085,\nPERF_PAPC_CLSM_CLIPPING_PRIM             = 0x00000086,\nPERF_PAPC_SU_CULLED_PRIM                 = 0x00000087,\nPERF_PAPC_SU_OUTPUT_EOPG                 = 0x00000088,\nPERF_PAPC_SU_SE2_PRIM_FILTER_CULL        = 0x00000089,\nPERF_PAPC_SU_SE3_PRIM_FILTER_CULL        = 0x0000008a,\nPERF_PAPC_SU_SE2_OUTPUT_PRIM             = 0x0000008b,\nPERF_PAPC_SU_SE3_OUTPUT_PRIM             = 0x0000008c,\nPERF_PAPC_SU_SE2_OUTPUT_NULL_PRIM        = 0x0000008d,\nPERF_PAPC_SU_SE3_OUTPUT_NULL_PRIM        = 0x0000008e,\nPERF_PAPC_SU_SE0_OUTPUT_END_OF_PACKET    = 0x0000008f,\nPERF_PAPC_SU_SE1_OUTPUT_END_OF_PACKET    = 0x00000090,\nPERF_PAPC_SU_SE2_OUTPUT_END_OF_PACKET    = 0x00000091,\nPERF_PAPC_SU_SE3_OUTPUT_END_OF_PACKET    = 0x00000092,\nPERF_PAPC_SU_SE0_OUTPUT_EOPG             = 0x00000093,\nPERF_PAPC_SU_SE1_OUTPUT_EOPG             = 0x00000094,\nPERF_PAPC_SU_SE2_OUTPUT_EOPG             = 0x00000095,\nPERF_PAPC_SU_SE3_OUTPUT_EOPG             = 0x00000096,\nPERF_PAPC_SU_SE2_STALLED_SC              = 0x00000097,\nPERF_PAPC_SU_SE3_STALLED_SC              = 0x00000098,\n} SU_PERFCNT_SEL;\n\n \n\ntypedef enum SC_PERFCNT_SEL {\nSC_SRPS_WINDOW_VALID                     = 0x00000000,\nSC_PSSW_WINDOW_VALID                     = 0x00000001,\nSC_TPQZ_WINDOW_VALID                     = 0x00000002,\nSC_QZQP_WINDOW_VALID                     = 0x00000003,\nSC_TRPK_WINDOW_VALID                     = 0x00000004,\nSC_SRPS_WINDOW_VALID_BUSY                = 0x00000005,\nSC_PSSW_WINDOW_VALID_BUSY                = 0x00000006,\nSC_TPQZ_WINDOW_VALID_BUSY                = 0x00000007,\nSC_QZQP_WINDOW_VALID_BUSY                = 0x00000008,\nSC_TRPK_WINDOW_VALID_BUSY                = 0x00000009,\nSC_STARVED_BY_PA                         = 0x0000000a,\nSC_STALLED_BY_PRIMFIFO                   = 0x0000000b,\nSC_STALLED_BY_DB_TILE                    = 0x0000000c,\nSC_STARVED_BY_DB_TILE                    = 0x0000000d,\nSC_STALLED_BY_TILEORDERFIFO              = 0x0000000e,\nSC_STALLED_BY_TILEFIFO                   = 0x0000000f,\nSC_STALLED_BY_DB_QUAD                    = 0x00000010,\nSC_STARVED_BY_DB_QUAD                    = 0x00000011,\nSC_STALLED_BY_QUADFIFO                   = 0x00000012,\nSC_STALLED_BY_BCI                        = 0x00000013,\nSC_STALLED_BY_SPI                        = 0x00000014,\nSC_SCISSOR_DISCARD                       = 0x00000015,\nSC_BB_DISCARD                            = 0x00000016,\nSC_SUPERTILE_COUNT                       = 0x00000017,\nSC_SUPERTILE_PER_PRIM_H0                 = 0x00000018,\nSC_SUPERTILE_PER_PRIM_H1                 = 0x00000019,\nSC_SUPERTILE_PER_PRIM_H2                 = 0x0000001a,\nSC_SUPERTILE_PER_PRIM_H3                 = 0x0000001b,\nSC_SUPERTILE_PER_PRIM_H4                 = 0x0000001c,\nSC_SUPERTILE_PER_PRIM_H5                 = 0x0000001d,\nSC_SUPERTILE_PER_PRIM_H6                 = 0x0000001e,\nSC_SUPERTILE_PER_PRIM_H7                 = 0x0000001f,\nSC_SUPERTILE_PER_PRIM_H8                 = 0x00000020,\nSC_SUPERTILE_PER_PRIM_H9                 = 0x00000021,\nSC_SUPERTILE_PER_PRIM_H10                = 0x00000022,\nSC_SUPERTILE_PER_PRIM_H11                = 0x00000023,\nSC_SUPERTILE_PER_PRIM_H12                = 0x00000024,\nSC_SUPERTILE_PER_PRIM_H13                = 0x00000025,\nSC_SUPERTILE_PER_PRIM_H14                = 0x00000026,\nSC_SUPERTILE_PER_PRIM_H15                = 0x00000027,\nSC_SUPERTILE_PER_PRIM_H16                = 0x00000028,\nSC_TILE_PER_PRIM_H0                      = 0x00000029,\nSC_TILE_PER_PRIM_H1                      = 0x0000002a,\nSC_TILE_PER_PRIM_H2                      = 0x0000002b,\nSC_TILE_PER_PRIM_H3                      = 0x0000002c,\nSC_TILE_PER_PRIM_H4                      = 0x0000002d,\nSC_TILE_PER_PRIM_H5                      = 0x0000002e,\nSC_TILE_PER_PRIM_H6                      = 0x0000002f,\nSC_TILE_PER_PRIM_H7                      = 0x00000030,\nSC_TILE_PER_PRIM_H8                      = 0x00000031,\nSC_TILE_PER_PRIM_H9                      = 0x00000032,\nSC_TILE_PER_PRIM_H10                     = 0x00000033,\nSC_TILE_PER_PRIM_H11                     = 0x00000034,\nSC_TILE_PER_PRIM_H12                     = 0x00000035,\nSC_TILE_PER_PRIM_H13                     = 0x00000036,\nSC_TILE_PER_PRIM_H14                     = 0x00000037,\nSC_TILE_PER_PRIM_H15                     = 0x00000038,\nSC_TILE_PER_PRIM_H16                     = 0x00000039,\nSC_TILE_PER_SUPERTILE_H0                 = 0x0000003a,\nSC_TILE_PER_SUPERTILE_H1                 = 0x0000003b,\nSC_TILE_PER_SUPERTILE_H2                 = 0x0000003c,\nSC_TILE_PER_SUPERTILE_H3                 = 0x0000003d,\nSC_TILE_PER_SUPERTILE_H4                 = 0x0000003e,\nSC_TILE_PER_SUPERTILE_H5                 = 0x0000003f,\nSC_TILE_PER_SUPERTILE_H6                 = 0x00000040,\nSC_TILE_PER_SUPERTILE_H7                 = 0x00000041,\nSC_TILE_PER_SUPERTILE_H8                 = 0x00000042,\nSC_TILE_PER_SUPERTILE_H9                 = 0x00000043,\nSC_TILE_PER_SUPERTILE_H10                = 0x00000044,\nSC_TILE_PER_SUPERTILE_H11                = 0x00000045,\nSC_TILE_PER_SUPERTILE_H12                = 0x00000046,\nSC_TILE_PER_SUPERTILE_H13                = 0x00000047,\nSC_TILE_PER_SUPERTILE_H14                = 0x00000048,\nSC_TILE_PER_SUPERTILE_H15                = 0x00000049,\nSC_TILE_PER_SUPERTILE_H16                = 0x0000004a,\nSC_TILE_PICKED_H1                        = 0x0000004b,\nSC_TILE_PICKED_H2                        = 0x0000004c,\nSC_TILE_PICKED_H3                        = 0x0000004d,\nSC_TILE_PICKED_H4                        = 0x0000004e,\nSC_QZ0_MULTI_GPU_TILE_DISCARD            = 0x0000004f,\nSC_QZ1_MULTI_GPU_TILE_DISCARD            = 0x00000050,\nSC_QZ2_MULTI_GPU_TILE_DISCARD            = 0x00000051,\nSC_QZ3_MULTI_GPU_TILE_DISCARD            = 0x00000052,\nSC_QZ0_TILE_COUNT                        = 0x00000053,\nSC_QZ1_TILE_COUNT                        = 0x00000054,\nSC_QZ2_TILE_COUNT                        = 0x00000055,\nSC_QZ3_TILE_COUNT                        = 0x00000056,\nSC_QZ0_TILE_COVERED_COUNT                = 0x00000057,\nSC_QZ1_TILE_COVERED_COUNT                = 0x00000058,\nSC_QZ2_TILE_COVERED_COUNT                = 0x00000059,\nSC_QZ3_TILE_COVERED_COUNT                = 0x0000005a,\nSC_QZ0_TILE_NOT_COVERED_COUNT            = 0x0000005b,\nSC_QZ1_TILE_NOT_COVERED_COUNT            = 0x0000005c,\nSC_QZ2_TILE_NOT_COVERED_COUNT            = 0x0000005d,\nSC_QZ3_TILE_NOT_COVERED_COUNT            = 0x0000005e,\nSC_QZ0_QUAD_PER_TILE_H0                  = 0x0000005f,\nSC_QZ0_QUAD_PER_TILE_H1                  = 0x00000060,\nSC_QZ0_QUAD_PER_TILE_H2                  = 0x00000061,\nSC_QZ0_QUAD_PER_TILE_H3                  = 0x00000062,\nSC_QZ0_QUAD_PER_TILE_H4                  = 0x00000063,\nSC_QZ0_QUAD_PER_TILE_H5                  = 0x00000064,\nSC_QZ0_QUAD_PER_TILE_H6                  = 0x00000065,\nSC_QZ0_QUAD_PER_TILE_H7                  = 0x00000066,\nSC_QZ0_QUAD_PER_TILE_H8                  = 0x00000067,\nSC_QZ0_QUAD_PER_TILE_H9                  = 0x00000068,\nSC_QZ0_QUAD_PER_TILE_H10                 = 0x00000069,\nSC_QZ0_QUAD_PER_TILE_H11                 = 0x0000006a,\nSC_QZ0_QUAD_PER_TILE_H12                 = 0x0000006b,\nSC_QZ0_QUAD_PER_TILE_H13                 = 0x0000006c,\nSC_QZ0_QUAD_PER_TILE_H14                 = 0x0000006d,\nSC_QZ0_QUAD_PER_TILE_H15                 = 0x0000006e,\nSC_QZ0_QUAD_PER_TILE_H16                 = 0x0000006f,\nSC_QZ1_QUAD_PER_TILE_H0                  = 0x00000070,\nSC_QZ1_QUAD_PER_TILE_H1                  = 0x00000071,\nSC_QZ1_QUAD_PER_TILE_H2                  = 0x00000072,\nSC_QZ1_QUAD_PER_TILE_H3                  = 0x00000073,\nSC_QZ1_QUAD_PER_TILE_H4                  = 0x00000074,\nSC_QZ1_QUAD_PER_TILE_H5                  = 0x00000075,\nSC_QZ1_QUAD_PER_TILE_H6                  = 0x00000076,\nSC_QZ1_QUAD_PER_TILE_H7                  = 0x00000077,\nSC_QZ1_QUAD_PER_TILE_H8                  = 0x00000078,\nSC_QZ1_QUAD_PER_TILE_H9                  = 0x00000079,\nSC_QZ1_QUAD_PER_TILE_H10                 = 0x0000007a,\nSC_QZ1_QUAD_PER_TILE_H11                 = 0x0000007b,\nSC_QZ1_QUAD_PER_TILE_H12                 = 0x0000007c,\nSC_QZ1_QUAD_PER_TILE_H13                 = 0x0000007d,\nSC_QZ1_QUAD_PER_TILE_H14                 = 0x0000007e,\nSC_QZ1_QUAD_PER_TILE_H15                 = 0x0000007f,\nSC_QZ1_QUAD_PER_TILE_H16                 = 0x00000080,\nSC_QZ2_QUAD_PER_TILE_H0                  = 0x00000081,\nSC_QZ2_QUAD_PER_TILE_H1                  = 0x00000082,\nSC_QZ2_QUAD_PER_TILE_H2                  = 0x00000083,\nSC_QZ2_QUAD_PER_TILE_H3                  = 0x00000084,\nSC_QZ2_QUAD_PER_TILE_H4                  = 0x00000085,\nSC_QZ2_QUAD_PER_TILE_H5                  = 0x00000086,\nSC_QZ2_QUAD_PER_TILE_H6                  = 0x00000087,\nSC_QZ2_QUAD_PER_TILE_H7                  = 0x00000088,\nSC_QZ2_QUAD_PER_TILE_H8                  = 0x00000089,\nSC_QZ2_QUAD_PER_TILE_H9                  = 0x0000008a,\nSC_QZ2_QUAD_PER_TILE_H10                 = 0x0000008b,\nSC_QZ2_QUAD_PER_TILE_H11                 = 0x0000008c,\nSC_QZ2_QUAD_PER_TILE_H12                 = 0x0000008d,\nSC_QZ2_QUAD_PER_TILE_H13                 = 0x0000008e,\nSC_QZ2_QUAD_PER_TILE_H14                 = 0x0000008f,\nSC_QZ2_QUAD_PER_TILE_H15                 = 0x00000090,\nSC_QZ2_QUAD_PER_TILE_H16                 = 0x00000091,\nSC_QZ3_QUAD_PER_TILE_H0                  = 0x00000092,\nSC_QZ3_QUAD_PER_TILE_H1                  = 0x00000093,\nSC_QZ3_QUAD_PER_TILE_H2                  = 0x00000094,\nSC_QZ3_QUAD_PER_TILE_H3                  = 0x00000095,\nSC_QZ3_QUAD_PER_TILE_H4                  = 0x00000096,\nSC_QZ3_QUAD_PER_TILE_H5                  = 0x00000097,\nSC_QZ3_QUAD_PER_TILE_H6                  = 0x00000098,\nSC_QZ3_QUAD_PER_TILE_H7                  = 0x00000099,\nSC_QZ3_QUAD_PER_TILE_H8                  = 0x0000009a,\nSC_QZ3_QUAD_PER_TILE_H9                  = 0x0000009b,\nSC_QZ3_QUAD_PER_TILE_H10                 = 0x0000009c,\nSC_QZ3_QUAD_PER_TILE_H11                 = 0x0000009d,\nSC_QZ3_QUAD_PER_TILE_H12                 = 0x0000009e,\nSC_QZ3_QUAD_PER_TILE_H13                 = 0x0000009f,\nSC_QZ3_QUAD_PER_TILE_H14                 = 0x000000a0,\nSC_QZ3_QUAD_PER_TILE_H15                 = 0x000000a1,\nSC_QZ3_QUAD_PER_TILE_H16                 = 0x000000a2,\nSC_QZ0_QUAD_COUNT                        = 0x000000a3,\nSC_QZ1_QUAD_COUNT                        = 0x000000a4,\nSC_QZ2_QUAD_COUNT                        = 0x000000a5,\nSC_QZ3_QUAD_COUNT                        = 0x000000a6,\nSC_P0_HIZ_TILE_COUNT                     = 0x000000a7,\nSC_P1_HIZ_TILE_COUNT                     = 0x000000a8,\nSC_P2_HIZ_TILE_COUNT                     = 0x000000a9,\nSC_P3_HIZ_TILE_COUNT                     = 0x000000aa,\nSC_P0_HIZ_QUAD_PER_TILE_H0               = 0x000000ab,\nSC_P0_HIZ_QUAD_PER_TILE_H1               = 0x000000ac,\nSC_P0_HIZ_QUAD_PER_TILE_H2               = 0x000000ad,\nSC_P0_HIZ_QUAD_PER_TILE_H3               = 0x000000ae,\nSC_P0_HIZ_QUAD_PER_TILE_H4               = 0x000000af,\nSC_P0_HIZ_QUAD_PER_TILE_H5               = 0x000000b0,\nSC_P0_HIZ_QUAD_PER_TILE_H6               = 0x000000b1,\nSC_P0_HIZ_QUAD_PER_TILE_H7               = 0x000000b2,\nSC_P0_HIZ_QUAD_PER_TILE_H8               = 0x000000b3,\nSC_P0_HIZ_QUAD_PER_TILE_H9               = 0x000000b4,\nSC_P0_HIZ_QUAD_PER_TILE_H10              = 0x000000b5,\nSC_P0_HIZ_QUAD_PER_TILE_H11              = 0x000000b6,\nSC_P0_HIZ_QUAD_PER_TILE_H12              = 0x000000b7,\nSC_P0_HIZ_QUAD_PER_TILE_H13              = 0x000000b8,\nSC_P0_HIZ_QUAD_PER_TILE_H14              = 0x000000b9,\nSC_P0_HIZ_QUAD_PER_TILE_H15              = 0x000000ba,\nSC_P0_HIZ_QUAD_PER_TILE_H16              = 0x000000bb,\nSC_P1_HIZ_QUAD_PER_TILE_H0               = 0x000000bc,\nSC_P1_HIZ_QUAD_PER_TILE_H1               = 0x000000bd,\nSC_P1_HIZ_QUAD_PER_TILE_H2               = 0x000000be,\nSC_P1_HIZ_QUAD_PER_TILE_H3               = 0x000000bf,\nSC_P1_HIZ_QUAD_PER_TILE_H4               = 0x000000c0,\nSC_P1_HIZ_QUAD_PER_TILE_H5               = 0x000000c1,\nSC_P1_HIZ_QUAD_PER_TILE_H6               = 0x000000c2,\nSC_P1_HIZ_QUAD_PER_TILE_H7               = 0x000000c3,\nSC_P1_HIZ_QUAD_PER_TILE_H8               = 0x000000c4,\nSC_P1_HIZ_QUAD_PER_TILE_H9               = 0x000000c5,\nSC_P1_HIZ_QUAD_PER_TILE_H10              = 0x000000c6,\nSC_P1_HIZ_QUAD_PER_TILE_H11              = 0x000000c7,\nSC_P1_HIZ_QUAD_PER_TILE_H12              = 0x000000c8,\nSC_P1_HIZ_QUAD_PER_TILE_H13              = 0x000000c9,\nSC_P1_HIZ_QUAD_PER_TILE_H14              = 0x000000ca,\nSC_P1_HIZ_QUAD_PER_TILE_H15              = 0x000000cb,\nSC_P1_HIZ_QUAD_PER_TILE_H16              = 0x000000cc,\nSC_P2_HIZ_QUAD_PER_TILE_H0               = 0x000000cd,\nSC_P2_HIZ_QUAD_PER_TILE_H1               = 0x000000ce,\nSC_P2_HIZ_QUAD_PER_TILE_H2               = 0x000000cf,\nSC_P2_HIZ_QUAD_PER_TILE_H3               = 0x000000d0,\nSC_P2_HIZ_QUAD_PER_TILE_H4               = 0x000000d1,\nSC_P2_HIZ_QUAD_PER_TILE_H5               = 0x000000d2,\nSC_P2_HIZ_QUAD_PER_TILE_H6               = 0x000000d3,\nSC_P2_HIZ_QUAD_PER_TILE_H7               = 0x000000d4,\nSC_P2_HIZ_QUAD_PER_TILE_H8               = 0x000000d5,\nSC_P2_HIZ_QUAD_PER_TILE_H9               = 0x000000d6,\nSC_P2_HIZ_QUAD_PER_TILE_H10              = 0x000000d7,\nSC_P2_HIZ_QUAD_PER_TILE_H11              = 0x000000d8,\nSC_P2_HIZ_QUAD_PER_TILE_H12              = 0x000000d9,\nSC_P2_HIZ_QUAD_PER_TILE_H13              = 0x000000da,\nSC_P2_HIZ_QUAD_PER_TILE_H14              = 0x000000db,\nSC_P2_HIZ_QUAD_PER_TILE_H15              = 0x000000dc,\nSC_P2_HIZ_QUAD_PER_TILE_H16              = 0x000000dd,\nSC_P3_HIZ_QUAD_PER_TILE_H0               = 0x000000de,\nSC_P3_HIZ_QUAD_PER_TILE_H1               = 0x000000df,\nSC_P3_HIZ_QUAD_PER_TILE_H2               = 0x000000e0,\nSC_P3_HIZ_QUAD_PER_TILE_H3               = 0x000000e1,\nSC_P3_HIZ_QUAD_PER_TILE_H4               = 0x000000e2,\nSC_P3_HIZ_QUAD_PER_TILE_H5               = 0x000000e3,\nSC_P3_HIZ_QUAD_PER_TILE_H6               = 0x000000e4,\nSC_P3_HIZ_QUAD_PER_TILE_H7               = 0x000000e5,\nSC_P3_HIZ_QUAD_PER_TILE_H8               = 0x000000e6,\nSC_P3_HIZ_QUAD_PER_TILE_H9               = 0x000000e7,\nSC_P3_HIZ_QUAD_PER_TILE_H10              = 0x000000e8,\nSC_P3_HIZ_QUAD_PER_TILE_H11              = 0x000000e9,\nSC_P3_HIZ_QUAD_PER_TILE_H12              = 0x000000ea,\nSC_P3_HIZ_QUAD_PER_TILE_H13              = 0x000000eb,\nSC_P3_HIZ_QUAD_PER_TILE_H14              = 0x000000ec,\nSC_P3_HIZ_QUAD_PER_TILE_H15              = 0x000000ed,\nSC_P3_HIZ_QUAD_PER_TILE_H16              = 0x000000ee,\nSC_P0_HIZ_QUAD_COUNT                     = 0x000000ef,\nSC_P1_HIZ_QUAD_COUNT                     = 0x000000f0,\nSC_P2_HIZ_QUAD_COUNT                     = 0x000000f1,\nSC_P3_HIZ_QUAD_COUNT                     = 0x000000f2,\nSC_P0_DETAIL_QUAD_COUNT                  = 0x000000f3,\nSC_P1_DETAIL_QUAD_COUNT                  = 0x000000f4,\nSC_P2_DETAIL_QUAD_COUNT                  = 0x000000f5,\nSC_P3_DETAIL_QUAD_COUNT                  = 0x000000f6,\nSC_P0_DETAIL_QUAD_WITH_1_PIX             = 0x000000f7,\nSC_P0_DETAIL_QUAD_WITH_2_PIX             = 0x000000f8,\nSC_P0_DETAIL_QUAD_WITH_3_PIX             = 0x000000f9,\nSC_P0_DETAIL_QUAD_WITH_4_PIX             = 0x000000fa,\nSC_P1_DETAIL_QUAD_WITH_1_PIX             = 0x000000fb,\nSC_P1_DETAIL_QUAD_WITH_2_PIX             = 0x000000fc,\nSC_P1_DETAIL_QUAD_WITH_3_PIX             = 0x000000fd,\nSC_P1_DETAIL_QUAD_WITH_4_PIX             = 0x000000fe,\nSC_P2_DETAIL_QUAD_WITH_1_PIX             = 0x000000ff,\nSC_P2_DETAIL_QUAD_WITH_2_PIX             = 0x00000100,\nSC_P2_DETAIL_QUAD_WITH_3_PIX             = 0x00000101,\nSC_P2_DETAIL_QUAD_WITH_4_PIX             = 0x00000102,\nSC_P3_DETAIL_QUAD_WITH_1_PIX             = 0x00000103,\nSC_P3_DETAIL_QUAD_WITH_2_PIX             = 0x00000104,\nSC_P3_DETAIL_QUAD_WITH_3_PIX             = 0x00000105,\nSC_P3_DETAIL_QUAD_WITH_4_PIX             = 0x00000106,\nSC_EARLYZ_QUAD_COUNT                     = 0x00000107,\nSC_EARLYZ_QUAD_WITH_1_PIX                = 0x00000108,\nSC_EARLYZ_QUAD_WITH_2_PIX                = 0x00000109,\nSC_EARLYZ_QUAD_WITH_3_PIX                = 0x0000010a,\nSC_EARLYZ_QUAD_WITH_4_PIX                = 0x0000010b,\nSC_PKR_QUAD_PER_ROW_H1                   = 0x0000010c,\nSC_PKR_QUAD_PER_ROW_H2                   = 0x0000010d,\nSC_PKR_4X2_QUAD_SPLIT                    = 0x0000010e,\nSC_PKR_4X2_FILL_QUAD                     = 0x0000010f,\nSC_PKR_END_OF_VECTOR                     = 0x00000110,\nSC_PKR_CONTROL_XFER                      = 0x00000111,\nSC_PKR_DBHANG_FORCE_EOV                  = 0x00000112,\nSC_REG_SCLK_BUSY                         = 0x00000113,\nSC_GRP0_DYN_SCLK_BUSY                    = 0x00000114,\nSC_GRP1_DYN_SCLK_BUSY                    = 0x00000115,\nSC_GRP2_DYN_SCLK_BUSY                    = 0x00000116,\nSC_GRP3_DYN_SCLK_BUSY                    = 0x00000117,\nSC_GRP4_DYN_SCLK_BUSY                    = 0x00000118,\nSC_PA0_SC_DATA_FIFO_RD                   = 0x00000119,\nSC_PA0_SC_DATA_FIFO_WE                   = 0x0000011a,\nSC_PA1_SC_DATA_FIFO_RD                   = 0x0000011b,\nSC_PA1_SC_DATA_FIFO_WE                   = 0x0000011c,\nSC_PS_ARB_XFC_ALL_EVENT_OR_PRIM_CYCLES   = 0x0000011d,\nSC_PS_ARB_XFC_ONLY_PRIM_CYCLES           = 0x0000011e,\nSC_PS_ARB_XFC_ONLY_ONE_INC_PER_PRIM      = 0x0000011f,\nSC_PS_ARB_STALLED_FROM_BELOW             = 0x00000120,\nSC_PS_ARB_STARVED_FROM_ABOVE             = 0x00000121,\nSC_PS_ARB_SC_BUSY                        = 0x00000122,\nSC_PS_ARB_PA_SC_BUSY                     = 0x00000123,\nSC_PA2_SC_DATA_FIFO_RD                   = 0x00000124,\nSC_PA2_SC_DATA_FIFO_WE                   = 0x00000125,\nSC_PA3_SC_DATA_FIFO_RD                   = 0x00000126,\nSC_PA3_SC_DATA_FIFO_WE                   = 0x00000127,\nSC_PA_SC_DEALLOC_0_0_WE                  = 0x00000128,\nSC_PA_SC_DEALLOC_0_1_WE                  = 0x00000129,\nSC_PA_SC_DEALLOC_1_0_WE                  = 0x0000012a,\nSC_PA_SC_DEALLOC_1_1_WE                  = 0x0000012b,\nSC_PA_SC_DEALLOC_2_0_WE                  = 0x0000012c,\nSC_PA_SC_DEALLOC_2_1_WE                  = 0x0000012d,\nSC_PA_SC_DEALLOC_3_0_WE                  = 0x0000012e,\nSC_PA_SC_DEALLOC_3_1_WE                  = 0x0000012f,\nSC_PA0_SC_EOP_WE                         = 0x00000130,\nSC_PA0_SC_EOPG_WE                        = 0x00000131,\nSC_PA0_SC_EVENT_WE                       = 0x00000132,\nSC_PA1_SC_EOP_WE                         = 0x00000133,\nSC_PA1_SC_EOPG_WE                        = 0x00000134,\nSC_PA1_SC_EVENT_WE                       = 0x00000135,\nSC_PA2_SC_EOP_WE                         = 0x00000136,\nSC_PA2_SC_EOPG_WE                        = 0x00000137,\nSC_PA2_SC_EVENT_WE                       = 0x00000138,\nSC_PA3_SC_EOP_WE                         = 0x00000139,\nSC_PA3_SC_EOPG_WE                        = 0x0000013a,\nSC_PA3_SC_EVENT_WE                       = 0x0000013b,\nSC_PS_ARB_OOO_THRESHOLD_SWITCH_TO_DESIRED_FIFO  = 0x0000013c,\nSC_PS_ARB_OOO_FIFO_EMPTY_SWITCH          = 0x0000013d,\nSC_PS_ARB_NULL_PRIM_BUBBLE_POP           = 0x0000013e,\nSC_PS_ARB_EOP_POP_SYNC_POP               = 0x0000013f,\nSC_PS_ARB_EVENT_SYNC_POP                 = 0x00000140,\nSC_SC_PS_ENG_MULTICYCLE_BUBBLE           = 0x00000141,\nSC_PA0_SC_FPOV_WE                        = 0x00000142,\nSC_PA1_SC_FPOV_WE                        = 0x00000143,\nSC_PA2_SC_FPOV_WE                        = 0x00000144,\nSC_PA3_SC_FPOV_WE                        = 0x00000145,\nSC_PA0_SC_LPOV_WE                        = 0x00000146,\nSC_PA1_SC_LPOV_WE                        = 0x00000147,\nSC_PA2_SC_LPOV_WE                        = 0x00000148,\nSC_PA3_SC_LPOV_WE                        = 0x00000149,\nSC_SC_SPI_DEALLOC_0_0                    = 0x0000014a,\nSC_SC_SPI_DEALLOC_0_1                    = 0x0000014b,\nSC_SC_SPI_DEALLOC_0_2                    = 0x0000014c,\nSC_SC_SPI_DEALLOC_1_0                    = 0x0000014d,\nSC_SC_SPI_DEALLOC_1_1                    = 0x0000014e,\nSC_SC_SPI_DEALLOC_1_2                    = 0x0000014f,\nSC_SC_SPI_DEALLOC_2_0                    = 0x00000150,\nSC_SC_SPI_DEALLOC_2_1                    = 0x00000151,\nSC_SC_SPI_DEALLOC_2_2                    = 0x00000152,\nSC_SC_SPI_DEALLOC_3_0                    = 0x00000153,\nSC_SC_SPI_DEALLOC_3_1                    = 0x00000154,\nSC_SC_SPI_DEALLOC_3_2                    = 0x00000155,\nSC_SC_SPI_FPOV_0                         = 0x00000156,\nSC_SC_SPI_FPOV_1                         = 0x00000157,\nSC_SC_SPI_FPOV_2                         = 0x00000158,\nSC_SC_SPI_FPOV_3                         = 0x00000159,\nSC_SC_SPI_EVENT                          = 0x0000015a,\nSC_PS_TS_EVENT_FIFO_PUSH                 = 0x0000015b,\nSC_PS_TS_EVENT_FIFO_POP                  = 0x0000015c,\nSC_PS_CTX_DONE_FIFO_PUSH                 = 0x0000015d,\nSC_PS_CTX_DONE_FIFO_POP                  = 0x0000015e,\nSC_MULTICYCLE_BUBBLE_FREEZE              = 0x0000015f,\nSC_EOP_SYNC_WINDOW                       = 0x00000160,\nSC_PA0_SC_NULL_WE                        = 0x00000161,\nSC_PA0_SC_NULL_DEALLOC_WE                = 0x00000162,\nSC_PA0_SC_DATA_FIFO_EOPG_RD              = 0x00000163,\nSC_PA0_SC_DATA_FIFO_EOP_RD               = 0x00000164,\nSC_PA0_SC_DEALLOC_0_RD                   = 0x00000165,\nSC_PA0_SC_DEALLOC_1_RD                   = 0x00000166,\nSC_PA1_SC_DATA_FIFO_EOPG_RD              = 0x00000167,\nSC_PA1_SC_DATA_FIFO_EOP_RD               = 0x00000168,\nSC_PA1_SC_DEALLOC_0_RD                   = 0x00000169,\nSC_PA1_SC_DEALLOC_1_RD                   = 0x0000016a,\nSC_PA1_SC_NULL_WE                        = 0x0000016b,\nSC_PA1_SC_NULL_DEALLOC_WE                = 0x0000016c,\nSC_PA2_SC_DATA_FIFO_EOPG_RD              = 0x0000016d,\nSC_PA2_SC_DATA_FIFO_EOP_RD               = 0x0000016e,\nSC_PA2_SC_DEALLOC_0_RD                   = 0x0000016f,\nSC_PA2_SC_DEALLOC_1_RD                   = 0x00000170,\nSC_PA2_SC_NULL_WE                        = 0x00000171,\nSC_PA2_SC_NULL_DEALLOC_WE                = 0x00000172,\nSC_PA3_SC_DATA_FIFO_EOPG_RD              = 0x00000173,\nSC_PA3_SC_DATA_FIFO_EOP_RD               = 0x00000174,\nSC_PA3_SC_DEALLOC_0_RD                   = 0x00000175,\nSC_PA3_SC_DEALLOC_1_RD                   = 0x00000176,\nSC_PA3_SC_NULL_WE                        = 0x00000177,\nSC_PA3_SC_NULL_DEALLOC_WE                = 0x00000178,\nSC_PS_PA0_SC_FIFO_EMPTY                  = 0x00000179,\nSC_PS_PA0_SC_FIFO_FULL                   = 0x0000017a,\nSC_PA0_PS_DATA_SEND                      = 0x0000017b,\nSC_PS_PA1_SC_FIFO_EMPTY                  = 0x0000017c,\nSC_PS_PA1_SC_FIFO_FULL                   = 0x0000017d,\nSC_PA1_PS_DATA_SEND                      = 0x0000017e,\nSC_PS_PA2_SC_FIFO_EMPTY                  = 0x0000017f,\nSC_PS_PA2_SC_FIFO_FULL                   = 0x00000180,\nSC_PA2_PS_DATA_SEND                      = 0x00000181,\nSC_PS_PA3_SC_FIFO_EMPTY                  = 0x00000182,\nSC_PS_PA3_SC_FIFO_FULL                   = 0x00000183,\nSC_PA3_PS_DATA_SEND                      = 0x00000184,\nSC_BUSY_PROCESSING_MULTICYCLE_PRIM       = 0x00000185,\nSC_BUSY_CNT_NOT_ZERO                     = 0x00000186,\nSC_BM_BUSY                               = 0x00000187,\nSC_BACKEND_BUSY                          = 0x00000188,\nSC_SCF_SCB_INTERFACE_BUSY                = 0x00000189,\nSC_SCB_BUSY                              = 0x0000018a,\nSC_STARVED_BY_PA_WITH_UNSELECTED_PA_NOT_EMPTY  = 0x0000018b,\nSC_STARVED_BY_PA_WITH_UNSELECTED_PA_FULL  = 0x0000018c,\nSC_PBB_BIN_HIST_NUM_PRIMS                = 0x0000018d,\nSC_PBB_BATCH_HIST_NUM_PRIMS              = 0x0000018e,\nSC_PBB_BIN_HIST_NUM_CONTEXTS             = 0x0000018f,\nSC_PBB_BATCH_HIST_NUM_CONTEXTS           = 0x00000190,\nSC_PBB_BIN_HIST_NUM_PERSISTENT_STATES    = 0x00000191,\nSC_PBB_BATCH_HIST_NUM_PERSISTENT_STATES  = 0x00000192,\nSC_PBB_BATCH_HIST_NUM_PS_WAVE_BREAKS     = 0x00000193,\nSC_PBB_BATCH_HIST_NUM_TRIV_REJECTED_PRIMS  = 0x00000194,\nSC_PBB_BATCH_HIST_NUM_ROWS_PER_PRIM      = 0x00000195,\nSC_PBB_BATCH_HIST_NUM_COLUMNS_PER_ROW    = 0x00000196,\nSC_PBB_BUSY                              = 0x00000197,\nSC_PBB_BUSY_AND_RTR                      = 0x00000198,\nSC_PBB_STALLS_PA_DUE_TO_NO_TILES         = 0x00000199,\nSC_PBB_NUM_BINS                          = 0x0000019a,\nSC_PBB_END_OF_BIN                        = 0x0000019b,\nSC_PBB_END_OF_BATCH                      = 0x0000019c,\nSC_PBB_PRIMBIN_PROCESSED                 = 0x0000019d,\nSC_PBB_PRIM_ADDED_TO_BATCH               = 0x0000019e,\nSC_PBB_NONBINNED_PRIM                    = 0x0000019f,\nSC_PBB_TOTAL_REAL_PRIMS_OUT_OF_PBB       = 0x000001a0,\nSC_PBB_TOTAL_NULL_PRIMS_OUT_OF_PBB       = 0x000001a1,\nSC_PBB_IDLE_CLK_DUE_TO_ROW_TO_COLUMN_TRANSITION  = 0x000001a2,\nSC_PBB_IDLE_CLK_DUE_TO_FALSE_POSITIVE_ON_ROW  = 0x000001a3,\nSC_PBB_IDLE_CLK_DUE_TO_FALSE_POSITIVE_ON_COLUMN  = 0x000001a4,\nSC_PBB_BATCH_BREAK_DUE_TO_PERSISTENT_STATE  = 0x000001a5,\nSC_PBB_BATCH_BREAK_DUE_TO_CONTEXT_STATE  = 0x000001a6,\nSC_PBB_BATCH_BREAK_DUE_TO_PRIM           = 0x000001a7,\nSC_PBB_BATCH_BREAK_DUE_TO_PC_STORAGE     = 0x000001a8,\nSC_PBB_BATCH_BREAK_DUE_TO_EVENT          = 0x000001a9,\nSC_PBB_BATCH_BREAK_DUE_TO_FPOV_LIMIT     = 0x000001aa,\nSC_POPS_INTRA_WAVE_OVERLAPS              = 0x000001ab,\nSC_POPS_FORCE_EOV                        = 0x000001ac,\nSC_PKR_QUAD_OVERLAP_NOT_FOUND_IN_WAVE_TABLE  = 0x000001ad,\nSC_PKR_QUAD_OVERLAP_FOUND_IN_WAVE_TABLE  = 0x000001ae,\n} SC_PERFCNT_SEL;\n\n \n\ntypedef enum SePairXsel {\nRASTER_CONFIG_SE_PAIR_XSEL_8_WIDE_TILE   = 0x00000000,\nRASTER_CONFIG_SE_PAIR_XSEL_16_WIDE_TILE  = 0x00000001,\nRASTER_CONFIG_SE_PAIR_XSEL_32_WIDE_TILE  = 0x00000002,\nRASTER_CONFIG_SE_PAIR_XSEL_64_WIDE_TILE  = 0x00000003,\nRASTER_CONFIG_SE_PAIR_XSEL_128_WIDE_TILE  = 0x00000004,\n} SePairXsel;\n\n \n\ntypedef enum SePairYsel {\nRASTER_CONFIG_SE_PAIR_YSEL_8_WIDE_TILE   = 0x00000000,\nRASTER_CONFIG_SE_PAIR_YSEL_16_WIDE_TILE  = 0x00000001,\nRASTER_CONFIG_SE_PAIR_YSEL_32_WIDE_TILE  = 0x00000002,\nRASTER_CONFIG_SE_PAIR_YSEL_64_WIDE_TILE  = 0x00000003,\nRASTER_CONFIG_SE_PAIR_YSEL_128_WIDE_TILE  = 0x00000004,\n} SePairYsel;\n\n \n\ntypedef enum SePairMap {\nRASTER_CONFIG_SE_PAIR_MAP_0              = 0x00000000,\nRASTER_CONFIG_SE_PAIR_MAP_1              = 0x00000001,\nRASTER_CONFIG_SE_PAIR_MAP_2              = 0x00000002,\nRASTER_CONFIG_SE_PAIR_MAP_3              = 0x00000003,\n} SePairMap;\n\n \n\ntypedef enum SeXsel {\nRASTER_CONFIG_SE_XSEL_8_WIDE_TILE        = 0x00000000,\nRASTER_CONFIG_SE_XSEL_16_WIDE_TILE       = 0x00000001,\nRASTER_CONFIG_SE_XSEL_32_WIDE_TILE       = 0x00000002,\nRASTER_CONFIG_SE_XSEL_64_WIDE_TILE       = 0x00000003,\nRASTER_CONFIG_SE_XSEL_128_WIDE_TILE      = 0x00000004,\n} SeXsel;\n\n \n\ntypedef enum SeYsel {\nRASTER_CONFIG_SE_YSEL_8_WIDE_TILE        = 0x00000000,\nRASTER_CONFIG_SE_YSEL_16_WIDE_TILE       = 0x00000001,\nRASTER_CONFIG_SE_YSEL_32_WIDE_TILE       = 0x00000002,\nRASTER_CONFIG_SE_YSEL_64_WIDE_TILE       = 0x00000003,\nRASTER_CONFIG_SE_YSEL_128_WIDE_TILE      = 0x00000004,\n} SeYsel;\n\n \n\ntypedef enum SeMap {\nRASTER_CONFIG_SE_MAP_0                   = 0x00000000,\nRASTER_CONFIG_SE_MAP_1                   = 0x00000001,\nRASTER_CONFIG_SE_MAP_2                   = 0x00000002,\nRASTER_CONFIG_SE_MAP_3                   = 0x00000003,\n} SeMap;\n\n \n\ntypedef enum ScXsel {\nRASTER_CONFIG_SC_XSEL_8_WIDE_TILE        = 0x00000000,\nRASTER_CONFIG_SC_XSEL_16_WIDE_TILE       = 0x00000001,\nRASTER_CONFIG_SC_XSEL_32_WIDE_TILE       = 0x00000002,\nRASTER_CONFIG_SC_XSEL_64_WIDE_TILE       = 0x00000003,\n} ScXsel;\n\n \n\ntypedef enum ScYsel {\nRASTER_CONFIG_SC_YSEL_8_WIDE_TILE        = 0x00000000,\nRASTER_CONFIG_SC_YSEL_16_WIDE_TILE       = 0x00000001,\nRASTER_CONFIG_SC_YSEL_32_WIDE_TILE       = 0x00000002,\nRASTER_CONFIG_SC_YSEL_64_WIDE_TILE       = 0x00000003,\n} ScYsel;\n\n \n\ntypedef enum ScMap {\nRASTER_CONFIG_SC_MAP_0                   = 0x00000000,\nRASTER_CONFIG_SC_MAP_1                   = 0x00000001,\nRASTER_CONFIG_SC_MAP_2                   = 0x00000002,\nRASTER_CONFIG_SC_MAP_3                   = 0x00000003,\n} ScMap;\n\n \n\ntypedef enum PkrXsel2 {\nRASTER_CONFIG_PKR_XSEL2_0                = 0x00000000,\nRASTER_CONFIG_PKR_XSEL2_1                = 0x00000001,\nRASTER_CONFIG_PKR_XSEL2_2                = 0x00000002,\nRASTER_CONFIG_PKR_XSEL2_3                = 0x00000003,\n} PkrXsel2;\n\n \n\ntypedef enum PkrXsel {\nRASTER_CONFIG_PKR_XSEL_0                 = 0x00000000,\nRASTER_CONFIG_PKR_XSEL_1                 = 0x00000001,\nRASTER_CONFIG_PKR_XSEL_2                 = 0x00000002,\nRASTER_CONFIG_PKR_XSEL_3                 = 0x00000003,\n} PkrXsel;\n\n \n\ntypedef enum PkrYsel {\nRASTER_CONFIG_PKR_YSEL_0                 = 0x00000000,\nRASTER_CONFIG_PKR_YSEL_1                 = 0x00000001,\nRASTER_CONFIG_PKR_YSEL_2                 = 0x00000002,\nRASTER_CONFIG_PKR_YSEL_3                 = 0x00000003,\n} PkrYsel;\n\n \n\ntypedef enum PkrMap {\nRASTER_CONFIG_PKR_MAP_0                  = 0x00000000,\nRASTER_CONFIG_PKR_MAP_1                  = 0x00000001,\nRASTER_CONFIG_PKR_MAP_2                  = 0x00000002,\nRASTER_CONFIG_PKR_MAP_3                  = 0x00000003,\n} PkrMap;\n\n \n\ntypedef enum RbXsel {\nRASTER_CONFIG_RB_XSEL_0                  = 0x00000000,\nRASTER_CONFIG_RB_XSEL_1                  = 0x00000001,\n} RbXsel;\n\n \n\ntypedef enum RbYsel {\nRASTER_CONFIG_RB_YSEL_0                  = 0x00000000,\nRASTER_CONFIG_RB_YSEL_1                  = 0x00000001,\n} RbYsel;\n\n \n\ntypedef enum RbXsel2 {\nRASTER_CONFIG_RB_XSEL2_0                 = 0x00000000,\nRASTER_CONFIG_RB_XSEL2_1                 = 0x00000001,\nRASTER_CONFIG_RB_XSEL2_2                 = 0x00000002,\nRASTER_CONFIG_RB_XSEL2_3                 = 0x00000003,\n} RbXsel2;\n\n \n\ntypedef enum RbMap {\nRASTER_CONFIG_RB_MAP_0                   = 0x00000000,\nRASTER_CONFIG_RB_MAP_1                   = 0x00000001,\nRASTER_CONFIG_RB_MAP_2                   = 0x00000002,\nRASTER_CONFIG_RB_MAP_3                   = 0x00000003,\n} RbMap;\n\n \n\ntypedef enum BinningMode {\nBINNING_ALLOWED                          = 0x00000000,\nFORCE_BINNING_ON                         = 0x00000001,\nDISABLE_BINNING_USE_NEW_SC               = 0x00000002,\nDISABLE_BINNING_USE_LEGACY_SC            = 0x00000003,\n} BinningMode;\n\n \n\ntypedef enum BinEventCntl {\nBINNER_BREAK_BATCH                       = 0x00000000,\nBINNER_PIPELINE                          = 0x00000001,\nBINNER_DROP_ASSERT                       = 0x00000002,\n} BinEventCntl;\n\n \n\ntypedef enum CovToShaderSel {\nINPUT_COVERAGE                           = 0x00000000,\nINPUT_INNER_COVERAGE                     = 0x00000001,\nINPUT_DEPTH_COVERAGE                     = 0x00000002,\nRAW                                      = 0x00000003,\n} CovToShaderSel;\n\n \n\n \n\ntypedef enum RMIPerfSel {\nRMI_PERF_SEL_NONE                        = 0x00000000,\nRMI_PERF_SEL_BUSY                        = 0x00000001,\nRMI_PERF_SEL_REG_CLK_VLD                 = 0x00000002,\nRMI_PERF_SEL_DYN_CLK_CMN_VLD             = 0x00000003,\nRMI_PERF_SEL_DYN_CLK_RB_VLD              = 0x00000004,\nRMI_PERF_SEL_DYN_CLK_PERF_VLD            = 0x00000005,\nRMI_PERF_SEL_PERF_WINDOW                 = 0x00000006,\nRMI_PERF_SEL_EVENT_SEND                  = 0x00000007,\nRMI_PERF_SEL_RMI_INVALIDATION_ATC_REQ_VMID0 = 0x00000008,\nRMI_PERF_SEL_RMI_INVALIDATION_ATC_REQ_VMID1 = 0x00000009,\nRMI_PERF_SEL_RMI_INVALIDATION_ATC_REQ_VMID2 = 0x0000000a,\nRMI_PERF_SEL_RMI_INVALIDATION_ATC_REQ_VMID3 = 0x0000000b,\nRMI_PERF_SEL_RMI_INVALIDATION_ATC_REQ_VMID4 = 0x0000000c,\nRMI_PERF_SEL_RMI_INVALIDATION_ATC_REQ_VMID5 = 0x0000000d,\nRMI_PERF_SEL_RMI_INVALIDATION_ATC_REQ_VMID6 = 0x0000000e,\nRMI_PERF_SEL_RMI_INVALIDATION_ATC_REQ_VMID7 = 0x0000000f,\nRMI_PERF_SEL_RMI_INVALIDATION_ATC_REQ_VMID8 = 0x00000010,\nRMI_PERF_SEL_RMI_INVALIDATION_ATC_REQ_VMID9 = 0x00000011,\nRMI_PERF_SEL_RMI_INVALIDATION_ATC_REQ_VMID10 = 0x00000012,\nRMI_PERF_SEL_RMI_INVALIDATION_ATC_REQ_VMID11 = 0x00000013,\nRMI_PERF_SEL_RMI_INVALIDATION_ATC_REQ_VMID12 = 0x00000014,\nRMI_PERF_SEL_RMI_INVALIDATION_ATC_REQ_VMID13 = 0x00000015,\nRMI_PERF_SEL_RMI_INVALIDATION_ATC_REQ_VMID14 = 0x00000016,\nRMI_PERF_SEL_RMI_INVALIDATION_ATC_REQ_VMID15 = 0x00000017,\nRMI_PERF_SEL_RMI_INVALIDATION_ATC_REQ_VMID_ALL = 0x00000018,\nRMI_PERF_SEL_RMI_INVALIDATION_REQ_START_FINISH_VMID0 = 0x00000019,\nRMI_PERF_SEL_RMI_INVALIDATION_REQ_START_FINISH_VMID1 = 0x0000001a,\nRMI_PERF_SEL_RMI_INVALIDATION_REQ_START_FINISH_VMID2 = 0x0000001b,\nRMI_PERF_SEL_RMI_INVALIDATION_REQ_START_FINISH_VMID3 = 0x0000001c,\nRMI_PERF_SEL_RMI_INVALIDATION_REQ_START_FINISH_VMID4 = 0x0000001d,\nRMI_PERF_SEL_RMI_INVALIDATION_REQ_START_FINISH_VMID5 = 0x0000001e,\nRMI_PERF_SEL_RMI_INVALIDATION_REQ_START_FINISH_VMID6 = 0x0000001f,\nRMI_PERF_SEL_RMI_INVALIDATION_REQ_START_FINISH_VMID7 = 0x00000020,\nRMI_PERF_SEL_RMI_INVALIDATION_REQ_START_FINISH_VMID8 = 0x00000021,\nRMI_PERF_SEL_RMI_INVALIDATION_REQ_START_FINISH_VMID9 = 0x00000022,\nRMI_PERF_SEL_RMI_INVALIDATION_REQ_START_FINISH_VMID10 = 0x00000023,\nRMI_PERF_SEL_RMI_INVALIDATION_REQ_START_FINISH_VMID11 = 0x00000024,\nRMI_PERF_SEL_RMI_INVALIDATION_REQ_START_FINISH_VMID12 = 0x00000025,\nRMI_PERF_SEL_RMI_INVALIDATION_REQ_START_FINISH_VMID13 = 0x00000026,\nRMI_PERF_SEL_RMI_INVALIDATION_REQ_START_FINISH_VMID14 = 0x00000027,\nRMI_PERF_SEL_RMI_INVALIDATION_REQ_START_FINISH_VMID15 = 0x00000028,\nRMI_PERF_SEL_RMI_INVALIDATION_REQ_START_FINISH_VMID_ALL = 0x00000029,\nRMI_PERF_SEL_UTCL1_TRANSLATION_MISS      = 0x0000002a,\nRMI_PERF_SEL_UTCL1_PERMISSION_MISS       = 0x0000002b,\nRMI_PERF_SEL_UTCL1_REQUEST               = 0x0000002c,\nRMI_PERF_SEL_UTCL1_STALL_INFLIGHT_MAX    = 0x0000002d,\nRMI_PERF_SEL_UTCL1_STALL_LRU_INFLIGHT    = 0x0000002e,\nRMI_PERF_SEL_UTCL1_LFIFO_FULL            = 0x0000002f,\nRMI_PERF_SEL_UTCL1_STALL_LFIFO_NOT_RES   = 0x00000030,\nRMI_PERF_SEL_UTCL1_STALL_UTCL2_REQ_OUT_OF_CREDITS  = 0x00000031,\nRMI_PERF_SEL_UTCL1_STALL_MISSFIFO_FULL   = 0x00000032,\nRMI_PERF_SEL_UTCL1_HIT_FIFO_FULL         = 0x00000033,\nRMI_PERF_SEL_UTCL1_STALL_MULTI_MISS      = 0x00000034,\nRMI_PERF_SEL_RB_RMI_WRREQ_ALL_CID        = 0x00000035,\nRMI_PERF_SEL_RB_RMI_WRREQ_BUSY           = 0x00000036,\nRMI_PERF_SEL_RB_RMI_WRREQ_CID0           = 0x00000037,\nRMI_PERF_SEL_RB_RMI_WRREQ_CID1           = 0x00000038,\nRMI_PERF_SEL_RB_RMI_WRREQ_CID2           = 0x00000039,\nRMI_PERF_SEL_RB_RMI_WRREQ_CID3           = 0x0000003a,\nRMI_PERF_SEL_RB_RMI_WRREQ_CID4           = 0x0000003b,\nRMI_PERF_SEL_RB_RMI_WRREQ_CID5           = 0x0000003c,\nRMI_PERF_SEL_RB_RMI_WRREQ_CID6           = 0x0000003d,\nRMI_PERF_SEL_RB_RMI_WRREQ_CID7           = 0x0000003e,\nRMI_PERF_SEL_RB_RMI_WRREQ_INFLIGHT_ALL_ORONE_CID = 0x0000003f,\nRMI_PERF_SEL_RB_RMI_WRREQ_BURST_LENGTH_ALL_ORONE_CID = 0x00000040,\nRMI_PERF_SEL_RB_RMI_WRREQ_BURST_ALL_ORONE_CID = 0x00000041,\nRMI_PERF_SEL_RB_RMI_WRREQ_RESIDENCY      = 0x00000042,\nRMI_PERF_SEL_RMI_RB_WRRET_VALID_ALL_CID  = 0x00000043,\nRMI_PERF_SEL_RMI_RB_WRRET_VALID_CID0     = 0x00000044,\nRMI_PERF_SEL_RMI_RB_WRRET_VALID_CID1     = 0x00000045,\nRMI_PERF_SEL_RMI_RB_WRRET_VALID_CID2     = 0x00000046,\nRMI_PERF_SEL_RMI_RB_WRRET_VALID_CID3     = 0x00000047,\nRMI_PERF_SEL_RMI_RB_WRRET_VALID_CID4     = 0x00000048,\nRMI_PERF_SEL_RMI_RB_WRRET_VALID_CID5     = 0x00000049,\nRMI_PERF_SEL_RMI_RB_WRRET_VALID_CID6     = 0x0000004a,\nRMI_PERF_SEL_RMI_RB_WRRET_VALID_CID7     = 0x0000004b,\nRMI_PERF_SEL_RMI_RB_WRRET_VALID_NACK0    = 0x0000004c,\nRMI_PERF_SEL_RMI_RB_WRRET_VALID_NACK1    = 0x0000004d,\nRMI_PERF_SEL_RMI_RB_WRRET_VALID_NACK2    = 0x0000004e,\nRMI_PERF_SEL_RMI_RB_WRRET_VALID_NACK3    = 0x0000004f,\nRMI_PERF_SEL_RB_RMI_32BRDREQ_ALL_CID     = 0x00000050,\nRMI_PERF_SEL_RB_RMI_RDREQ_ALL_CID        = 0x00000051,\nRMI_PERF_SEL_RB_RMI_RDREQ_BUSY           = 0x00000052,\nRMI_PERF_SEL_RB_RMI_32BRDREQ_CID0        = 0x00000053,\nRMI_PERF_SEL_RB_RMI_32BRDREQ_CID1        = 0x00000054,\nRMI_PERF_SEL_RB_RMI_32BRDREQ_CID2        = 0x00000055,\nRMI_PERF_SEL_RB_RMI_32BRDREQ_CID3        = 0x00000056,\nRMI_PERF_SEL_RB_RMI_32BRDREQ_CID4        = 0x00000057,\nRMI_PERF_SEL_RB_RMI_32BRDREQ_CID5        = 0x00000058,\nRMI_PERF_SEL_RB_RMI_32BRDREQ_CID6        = 0x00000059,\nRMI_PERF_SEL_RB_RMI_32BRDREQ_CID7        = 0x0000005a,\nRMI_PERF_SEL_RB_RMI_RDREQ_CID0           = 0x0000005b,\nRMI_PERF_SEL_RB_RMI_RDREQ_CID1           = 0x0000005c,\nRMI_PERF_SEL_RB_RMI_RDREQ_CID2           = 0x0000005d,\nRMI_PERF_SEL_RB_RMI_RDREQ_CID3           = 0x0000005e,\nRMI_PERF_SEL_RB_RMI_RDREQ_CID4           = 0x0000005f,\nRMI_PERF_SEL_RB_RMI_RDREQ_CID5           = 0x00000060,\nRMI_PERF_SEL_RB_RMI_RDREQ_CID6           = 0x00000061,\nRMI_PERF_SEL_RB_RMI_RDREQ_CID7           = 0x00000062,\nRMI_PERF_SEL_RB_RMI_32BRDREQ_INFLIGHT_ALL_ORONE_CID = 0x00000063,\nRMI_PERF_SEL_RB_RMI_RDREQ_BURST_LENGTH_ALL_ORONE_CID = 0x00000064,\nRMI_PERF_SEL_RB_RMI_RDREQ_BURST_ALL_ORONE_CID = 0x00000065,\nRMI_PERF_SEL_RB_RMI_RDREQ_RESIDENCY      = 0x00000066,\nRMI_PERF_SEL_RMI_RB_32BRDRET_VALID_ALL_CID = 0x00000067,\nRMI_PERF_SEL_RMI_RB_32BRDRET_VALID_CID0  = 0x00000068,\nRMI_PERF_SEL_RMI_RB_32BRDRET_VALID_CID1  = 0x00000069,\nRMI_PERF_SEL_RMI_RB_32BRDRET_VALID_CID2  = 0x0000006a,\nRMI_PERF_SEL_RMI_RB_32BRDRET_VALID_CID3  = 0x0000006b,\nRMI_PERF_SEL_RMI_RB_32BRDRET_VALID_CID4  = 0x0000006c,\nRMI_PERF_SEL_RMI_RB_32BRDRET_VALID_CID5  = 0x0000006d,\nRMI_PERF_SEL_RMI_RB_32BRDRET_VALID_CID6  = 0x0000006e,\nRMI_PERF_SEL_RMI_RB_32BRDRET_VALID_CID7  = 0x0000006f,\nRMI_PERF_SEL_RMI_RB_32BRDRET_VALID_NACK0 = 0x00000070,\nRMI_PERF_SEL_RMI_RB_32BRDRET_VALID_NACK1 = 0x00000071,\nRMI_PERF_SEL_RMI_RB_32BRDRET_VALID_NACK2 = 0x00000072,\nRMI_PERF_SEL_RMI_RB_32BRDRET_VALID_NACK3 = 0x00000073,\nRMI_PERF_SEL_RMI_TC_WRREQ_ALL_CID        = 0x00000074,\nRMI_PERF_SEL_RMI_TC_REQ_BUSY             = 0x00000075,\nRMI_PERF_SEL_RMI_TC_WRREQ_CID0           = 0x00000076,\nRMI_PERF_SEL_RMI_TC_WRREQ_CID1           = 0x00000077,\nRMI_PERF_SEL_RMI_TC_WRREQ_CID2           = 0x00000078,\nRMI_PERF_SEL_RMI_TC_WRREQ_CID3           = 0x00000079,\nRMI_PERF_SEL_RMI_TC_WRREQ_CID4           = 0x0000007a,\nRMI_PERF_SEL_RMI_TC_WRREQ_CID5           = 0x0000007b,\nRMI_PERF_SEL_RMI_TC_WRREQ_CID6           = 0x0000007c,\nRMI_PERF_SEL_RMI_TC_WRREQ_CID7           = 0x0000007d,\nRMI_PERF_SEL_RMI_TC_WRREQ_INFLIGHT_ALL_CID = 0x0000007e,\nRMI_PERF_SEL_TC_RMI_WRRET_VALID_ALL_CID  = 0x0000007f,\nRMI_PERF_SEL_RMI_TC_RDREQ_ALL_CID        = 0x00000080,\nRMI_PERF_SEL_RMI_TC_RDREQ_CID0           = 0x00000081,\nRMI_PERF_SEL_RMI_TC_RDREQ_CID1           = 0x00000082,\nRMI_PERF_SEL_RMI_TC_RDREQ_CID2           = 0x00000083,\nRMI_PERF_SEL_RMI_TC_RDREQ_CID3           = 0x00000084,\nRMI_PERF_SEL_RMI_TC_RDREQ_CID4           = 0x00000085,\nRMI_PERF_SEL_RMI_TC_RDREQ_CID5           = 0x00000086,\nRMI_PERF_SEL_RMI_TC_RDREQ_CID6           = 0x00000087,\nRMI_PERF_SEL_RMI_TC_RDREQ_CID7           = 0x00000088,\nRMI_PERF_SEL_RMI_TC_RDREQ_INFLIGHT_ALL_CID = 0x00000089,\nRMI_PERF_SEL_TC_RMI_RDRET_VALID_ALL_CID  = 0x0000008a,\nRMI_PERF_SEL_UTCL1_BUSY                  = 0x0000008b,\nRMI_PERF_SEL_RMI_UTC_REQ                 = 0x0000008c,\nRMI_PERF_SEL_RMI_UTC_BUSY                = 0x0000008d,\nRMI_PERF_SEL_UTCL1_UTCL2_REQ             = 0x0000008e,\nRMI_PERF_SEL_PROBE_UTCL1_XNACK_RETRY     = 0x0000008f,\nRMI_PERF_SEL_PROBE_UTCL1_ALL_FAULT       = 0x00000090,\nRMI_PERF_SEL_PROBE_UTCL1_PRT_FAULT       = 0x00000091,\nRMI_PERF_SEL_PROBE_UTCL1_XNACK_NORETRY_FAULT = 0x00000092,\nRMI_PERF_SEL_XNACK_FIFO_NUM_USED         = 0x00000093,\nRMI_PERF_SEL_LAT_FIFO_NUM_USED           = 0x00000094,\nRMI_PERF_SEL_LAT_FIFO_BLOCKING_REQ       = 0x00000095,\nRMI_PERF_SEL_LAT_FIFO_NONBLOCKING_REQ    = 0x00000096,\nRMI_PERF_SEL_XNACK_FIFO_FULL             = 0x00000097,\nRMI_PERF_SEL_XNACK_FIFO_BUSY             = 0x00000098,\nRMI_PERF_SEL_LAT_FIFO_FULL               = 0x00000099,\nRMI_PERF_SEL_SKID_FIFO_DEPTH             = 0x0000009a,\nRMI_PERF_SEL_TCIW_INFLIGHT_COUNT         = 0x0000009b,\nRMI_PERF_SEL_PRT_FIFO_NUM_USED           = 0x0000009c,\nRMI_PERF_SEL_PRT_FIFO_REQ                = 0x0000009d,\nRMI_PERF_SEL_PRT_FIFO_BUSY               = 0x0000009e,\nRMI_PERF_SEL_TCIW_REQ                    = 0x0000009f,\nRMI_PERF_SEL_TCIW_BUSY                   = 0x000000a0,\nRMI_PERF_SEL_SKID_FIFO_REQ               = 0x000000a1,\nRMI_PERF_SEL_SKID_FIFO_BUSY              = 0x000000a2,\nRMI_PERF_SEL_DEMUX_TCIW_RESIDENCY_NACK0  = 0x000000a3,\nRMI_PERF_SEL_DEMUX_TCIW_RESIDENCY_NACK1  = 0x000000a4,\nRMI_PERF_SEL_DEMUX_TCIW_RESIDENCY_NACK2  = 0x000000a5,\nRMI_PERF_SEL_DEMUX_TCIW_RESIDENCY_NACK3  = 0x000000a6,\nRMI_PERF_SEL_XBAR_PROBEGEN_RTS_RTR       = 0x000000a7,\nRMI_PERF_SEL_XBAR_PROBEGEN_RTSB_RTR      = 0x000000a8,\nRMI_PERF_SEL_XBAR_PROBEGEN_RTS_RTRB      = 0x000000a9,\nRMI_PERF_SEL_XBAR_PROBEGEN_RTSB_RTRB     = 0x000000aa,\nRMI_PERF_SEL_DEMUX_TCIW_FORMATTER_RTS_RTR = 0x000000ab,\nRMI_PERF_SEL_DEMUX_TCIW_FORMATTER_RTSB_RTR = 0x000000ac,\nRMI_PERF_SEL_DEMUX_TCIW_FORMATTER_RTS_RTRB = 0x000000ad,\nRMI_PERF_SEL_DEMUX_TCIW_FORMATTER_RTSB_RTRB = 0x000000ae,\nRMI_PERF_SEL_WRREQCONSUMER_XBAR_WRREQ_RTS_RTR = 0x000000af,\nRMI_PERF_SEL_WRREQCONSUMER_XBAR_WRREQ_RTSB_RTR = 0x000000b0,\nRMI_PERF_SEL_WRREQCONSUMER_XBAR_WRREQ_RTS_RTRB = 0x000000b1,\nRMI_PERF_SEL_WRREQCONSUMER_XBAR_WRREQ_RTSB_RTRB = 0x000000b2,\nRMI_PERF_SEL_RDREQCONSUMER_XBAR_RDREQ_RTS_RTR = 0x000000b3,\nRMI_PERF_SEL_RDREQCONSUMER_XBAR_RDREQ_RTSB_RTR = 0x000000b4,\nRMI_PERF_SEL_RDREQCONSUMER_XBAR_RDREQ_RTS_RTRB = 0x000000b5,\nRMI_PERF_SEL_RDREQCONSUMER_XBAR_RDREQ_RTSB_RTRB = 0x000000b6,\nRMI_PERF_SEL_POP_DEMUX_RTS_RTR           = 0x000000b7,\nRMI_PERF_SEL_POP_DEMUX_RTSB_RTR          = 0x000000b8,\nRMI_PERF_SEL_POP_DEMUX_RTS_RTRB          = 0x000000b9,\nRMI_PERF_SEL_POP_DEMUX_RTSB_RTRB         = 0x000000ba,\nRMI_PERF_SEL_PROBEGEN_UTC_RTS_RTR        = 0x000000bb,\nRMI_PERF_SEL_PROBEGEN_UTC_RTSB_RTR       = 0x000000bc,\nRMI_PERF_SEL_PROBEGEN_UTC_RTS_RTRB       = 0x000000bd,\nRMI_PERF_SEL_PROBEGEN_UTC_RTSB_RTRB      = 0x000000be,\nRMI_PERF_SEL_UTC_POP_RTS_RTR             = 0x000000bf,\nRMI_PERF_SEL_UTC_POP_RTSB_RTR            = 0x000000c0,\nRMI_PERF_SEL_UTC_POP_RTS_RTRB            = 0x000000c1,\nRMI_PERF_SEL_UTC_POP_RTSB_RTRB           = 0x000000c2,\nRMI_PERF_SEL_POP_XNACK_RTS_RTR           = 0x000000c3,\nRMI_PERF_SEL_POP_XNACK_RTSB_RTR          = 0x000000c4,\nRMI_PERF_SEL_POP_XNACK_RTS_RTRB          = 0x000000c5,\nRMI_PERF_SEL_POP_XNACK_RTSB_RTRB         = 0x000000c6,\nRMI_PERF_SEL_XNACK_PROBEGEN_RTS_RTR      = 0x000000c7,\nRMI_PERF_SEL_XNACK_PROBEGEN_RTSB_RTR     = 0x000000c8,\nRMI_PERF_SEL_XNACK_PROBEGEN_RTS_RTRB     = 0x000000c9,\nRMI_PERF_SEL_XNACK_PROBEGEN_RTSB_RTRB    = 0x000000ca,\nRMI_PERF_SEL_PRTFIFO_RTNFORMATTER_RTS_RTR = 0x000000cb,\nRMI_PERF_SEL_PRTFIFO_RTNFORMATTER_RTSB_RTR = 0x000000cc,\nRMI_PERF_SEL_PRTFIFO_RTNFORMATTER_RTS_RTRB = 0x000000cd,\nRMI_PERF_SEL_PRTFIFO_RTNFORMATTER_RTSB_RTRB = 0x000000ce,\nRMI_PERF_SEL_SKID_FIFO_IN_RTS            = 0x000000cf,\nRMI_PERF_SEL_SKID_FIFO_IN_RTSB           = 0x000000d0,\nRMI_PERF_SEL_SKID_FIFO_OUT_RTS           = 0x000000d1,\nRMI_PERF_SEL_SKID_FIFO_OUT_RTSB          = 0x000000d2,\nRMI_PERF_SEL_XBAR_PROBEGEN_READ_RTS_RTR  = 0x000000d3,\nRMI_PERF_SEL_XBAR_PROBEGEN_WRITE_RTS_RTR = 0x000000d4,\nRMI_PERF_SEL_XBAR_PROBEGEN_IN0_RTS_RTR   = 0x000000d5,\nRMI_PERF_SEL_XBAR_PROBEGEN_IN1_RTS_RTR   = 0x000000d6,\nRMI_PERF_SEL_XBAR_PROBEGEN_CB_RTS_RTR    = 0x000000d7,\nRMI_PERF_SEL_XBAR_PROBEGEN_DB_RTS_RTR    = 0x000000d8,\nRMI_PERF_SEL_REORDER_FIFO_REQ            = 0x000000d9,\nRMI_PERF_SEL_REORDER_FIFO_BUSY           = 0x000000da,\nRMI_PERF_SEL_RMI_RB_EARLY_WRACK_ALL_CID  = 0x000000db,\nRMI_PERF_SEL_RMI_RB_EARLY_WRACK_CID0     = 0x000000dc,\nRMI_PERF_SEL_RMI_RB_EARLY_WRACK_CID1     = 0x000000dd,\nRMI_PERF_SEL_RMI_RB_EARLY_WRACK_CID2     = 0x000000de,\nRMI_PERF_SEL_RMI_RB_EARLY_WRACK_CID3     = 0x000000df,\nRMI_PERF_SEL_RMI_RB_EARLY_WRACK_CID4     = 0x000000e0,\nRMI_PERF_SEL_RMI_RB_EARLY_WRACK_CID5     = 0x000000e1,\nRMI_PERF_SEL_RMI_RB_EARLY_WRACK_CID6     = 0x000000e2,\nRMI_PERF_SEL_RMI_RB_EARLY_WRACK_CID7     = 0x000000e3,\nRMI_PERF_SEL_RMI_RB_EARLY_WRACK_NACK0    = 0x000000e4,\nRMI_PERF_SEL_RMI_RB_EARLY_WRACK_NACK1    = 0x000000e5,\nRMI_PERF_SEL_RMI_RB_EARLY_WRACK_NACK2    = 0x000000e6,\nRMI_PERF_SEL_RMI_RB_EARLY_WRACK_NACK3    = 0x000000e7,\n} RMIPerfSel;\n\n \n\n \n\ntypedef enum IH_PERF_SEL {\nIH_PERF_SEL_CYCLE                        = 0x00000000,\nIH_PERF_SEL_IDLE                         = 0x00000001,\nIH_PERF_SEL_INPUT_IDLE                   = 0x00000002,\nIH_PERF_SEL_BUFFER_IDLE                  = 0x00000003,\nIH_PERF_SEL_RB0_FULL                     = 0x00000004,\nIH_PERF_SEL_RB0_OVERFLOW                 = 0x00000005,\nIH_PERF_SEL_RB0_WPTR_WRITEBACK           = 0x00000006,\nIH_PERF_SEL_RB0_WPTR_WRAP                = 0x00000007,\nIH_PERF_SEL_RB0_RPTR_WRAP                = 0x00000008,\nIH_PERF_SEL_MC_WR_IDLE                   = 0x00000009,\nIH_PERF_SEL_MC_WR_COUNT                  = 0x0000000a,\nIH_PERF_SEL_MC_WR_STALL                  = 0x0000000b,\nIH_PERF_SEL_MC_WR_CLEAN_PENDING          = 0x0000000c,\nIH_PERF_SEL_MC_WR_CLEAN_STALL            = 0x0000000d,\nIH_PERF_SEL_BIF_LINE0_RISING             = 0x0000000e,\nIH_PERF_SEL_BIF_LINE0_FALLING            = 0x0000000f,\nIH_PERF_SEL_RB1_FULL                     = 0x00000010,\nIH_PERF_SEL_RB1_OVERFLOW                 = 0x00000011,\nReserved18                               = 0x00000012,\nIH_PERF_SEL_RB1_WPTR_WRAP                = 0x00000013,\nIH_PERF_SEL_RB1_RPTR_WRAP                = 0x00000014,\nIH_PERF_SEL_RB2_FULL                     = 0x00000015,\nIH_PERF_SEL_RB2_OVERFLOW                 = 0x00000016,\nReserved23                               = 0x00000017,\nIH_PERF_SEL_RB2_WPTR_WRAP                = 0x00000018,\nIH_PERF_SEL_RB2_RPTR_WRAP                = 0x00000019,\nReserved26                               = 0x0000001a,\nReserved27                               = 0x0000001b,\nReserved28                               = 0x0000001c,\nReserved29                               = 0x0000001d,\nIH_PERF_SEL_RB0_FULL_VF0                 = 0x0000001e,\nIH_PERF_SEL_RB0_FULL_VF1                 = 0x0000001f,\nIH_PERF_SEL_RB0_FULL_VF2                 = 0x00000020,\nIH_PERF_SEL_RB0_FULL_VF3                 = 0x00000021,\nIH_PERF_SEL_RB0_FULL_VF4                 = 0x00000022,\nIH_PERF_SEL_RB0_FULL_VF5                 = 0x00000023,\nIH_PERF_SEL_RB0_FULL_VF6                 = 0x00000024,\nIH_PERF_SEL_RB0_FULL_VF7                 = 0x00000025,\nIH_PERF_SEL_RB0_FULL_VF8                 = 0x00000026,\nIH_PERF_SEL_RB0_FULL_VF9                 = 0x00000027,\nIH_PERF_SEL_RB0_FULL_VF10                = 0x00000028,\nIH_PERF_SEL_RB0_FULL_VF11                = 0x00000029,\nIH_PERF_SEL_RB0_FULL_VF12                = 0x0000002a,\nIH_PERF_SEL_RB0_FULL_VF13                = 0x0000002b,\nIH_PERF_SEL_RB0_FULL_VF14                = 0x0000002c,\nIH_PERF_SEL_RB0_FULL_VF15                = 0x0000002d,\nIH_PERF_SEL_RB0_OVERFLOW_VF0             = 0x0000002e,\nIH_PERF_SEL_RB0_OVERFLOW_VF1             = 0x0000002f,\nIH_PERF_SEL_RB0_OVERFLOW_VF2             = 0x00000030,\nIH_PERF_SEL_RB0_OVERFLOW_VF3             = 0x00000031,\nIH_PERF_SEL_RB0_OVERFLOW_VF4             = 0x00000032,\nIH_PERF_SEL_RB0_OVERFLOW_VF5             = 0x00000033,\nIH_PERF_SEL_RB0_OVERFLOW_VF6             = 0x00000034,\nIH_PERF_SEL_RB0_OVERFLOW_VF7             = 0x00000035,\nIH_PERF_SEL_RB0_OVERFLOW_VF8             = 0x00000036,\nIH_PERF_SEL_RB0_OVERFLOW_VF9             = 0x00000037,\nIH_PERF_SEL_RB0_OVERFLOW_VF10            = 0x00000038,\nIH_PERF_SEL_RB0_OVERFLOW_VF11            = 0x00000039,\nIH_PERF_SEL_RB0_OVERFLOW_VF12            = 0x0000003a,\nIH_PERF_SEL_RB0_OVERFLOW_VF13            = 0x0000003b,\nIH_PERF_SEL_RB0_OVERFLOW_VF14            = 0x0000003c,\nIH_PERF_SEL_RB0_OVERFLOW_VF15            = 0x0000003d,\nIH_PERF_SEL_RB0_WPTR_WRITEBACK_VF0       = 0x0000003e,\nIH_PERF_SEL_RB0_WPTR_WRITEBACK_VF1       = 0x0000003f,\nIH_PERF_SEL_RB0_WPTR_WRITEBACK_VF2       = 0x00000040,\nIH_PERF_SEL_RB0_WPTR_WRITEBACK_VF3       = 0x00000041,\nIH_PERF_SEL_RB0_WPTR_WRITEBACK_VF4       = 0x00000042,\nIH_PERF_SEL_RB0_WPTR_WRITEBACK_VF5       = 0x00000043,\nIH_PERF_SEL_RB0_WPTR_WRITEBACK_VF6       = 0x00000044,\nIH_PERF_SEL_RB0_WPTR_WRITEBACK_VF7       = 0x00000045,\nIH_PERF_SEL_RB0_WPTR_WRITEBACK_VF8       = 0x00000046,\nIH_PERF_SEL_RB0_WPTR_WRITEBACK_VF9       = 0x00000047,\nIH_PERF_SEL_RB0_WPTR_WRITEBACK_VF10      = 0x00000048,\nIH_PERF_SEL_RB0_WPTR_WRITEBACK_VF11      = 0x00000049,\nIH_PERF_SEL_RB0_WPTR_WRITEBACK_VF12      = 0x0000004a,\nIH_PERF_SEL_RB0_WPTR_WRITEBACK_VF13      = 0x0000004b,\nIH_PERF_SEL_RB0_WPTR_WRITEBACK_VF14      = 0x0000004c,\nIH_PERF_SEL_RB0_WPTR_WRITEBACK_VF15      = 0x0000004d,\nIH_PERF_SEL_RB0_WPTR_WRAP_VF0            = 0x0000004e,\nIH_PERF_SEL_RB0_WPTR_WRAP_VF1            = 0x0000004f,\nIH_PERF_SEL_RB0_WPTR_WRAP_VF2            = 0x00000050,\nIH_PERF_SEL_RB0_WPTR_WRAP_VF3            = 0x00000051,\nIH_PERF_SEL_RB0_WPTR_WRAP_VF4            = 0x00000052,\nIH_PERF_SEL_RB0_WPTR_WRAP_VF5            = 0x00000053,\nIH_PERF_SEL_RB0_WPTR_WRAP_VF6            = 0x00000054,\nIH_PERF_SEL_RB0_WPTR_WRAP_VF7            = 0x00000055,\nIH_PERF_SEL_RB0_WPTR_WRAP_VF8            = 0x00000056,\nIH_PERF_SEL_RB0_WPTR_WRAP_VF9            = 0x00000057,\nIH_PERF_SEL_RB0_WPTR_WRAP_VF10           = 0x00000058,\nIH_PERF_SEL_RB0_WPTR_WRAP_VF11           = 0x00000059,\nIH_PERF_SEL_RB0_WPTR_WRAP_VF12           = 0x0000005a,\nIH_PERF_SEL_RB0_WPTR_WRAP_VF13           = 0x0000005b,\nIH_PERF_SEL_RB0_WPTR_WRAP_VF14           = 0x0000005c,\nIH_PERF_SEL_RB0_WPTR_WRAP_VF15           = 0x0000005d,\nIH_PERF_SEL_RB0_RPTR_WRAP_VF0            = 0x0000005e,\nIH_PERF_SEL_RB0_RPTR_WRAP_VF1            = 0x0000005f,\nIH_PERF_SEL_RB0_RPTR_WRAP_VF2            = 0x00000060,\nIH_PERF_SEL_RB0_RPTR_WRAP_VF3            = 0x00000061,\nIH_PERF_SEL_RB0_RPTR_WRAP_VF4            = 0x00000062,\nIH_PERF_SEL_RB0_RPTR_WRAP_VF5            = 0x00000063,\nIH_PERF_SEL_RB0_RPTR_WRAP_VF6            = 0x00000064,\nIH_PERF_SEL_RB0_RPTR_WRAP_VF7            = 0x00000065,\nIH_PERF_SEL_RB0_RPTR_WRAP_VF8            = 0x00000066,\nIH_PERF_SEL_RB0_RPTR_WRAP_VF9            = 0x00000067,\nIH_PERF_SEL_RB0_RPTR_WRAP_VF10           = 0x00000068,\nIH_PERF_SEL_RB0_RPTR_WRAP_VF11           = 0x00000069,\nIH_PERF_SEL_RB0_RPTR_WRAP_VF12           = 0x0000006a,\nIH_PERF_SEL_RB0_RPTR_WRAP_VF13           = 0x0000006b,\nIH_PERF_SEL_RB0_RPTR_WRAP_VF14           = 0x0000006c,\nIH_PERF_SEL_RB0_RPTR_WRAP_VF15           = 0x0000006d,\nIH_PERF_SEL_BIF_LINE0_RISING_VF0         = 0x0000006e,\nIH_PERF_SEL_BIF_LINE0_RISING_VF1         = 0x0000006f,\nIH_PERF_SEL_BIF_LINE0_RISING_VF2         = 0x00000070,\nIH_PERF_SEL_BIF_LINE0_RISING_VF3         = 0x00000071,\nIH_PERF_SEL_BIF_LINE0_RISING_VF4         = 0x00000072,\nIH_PERF_SEL_BIF_LINE0_RISING_VF5         = 0x00000073,\nIH_PERF_SEL_BIF_LINE0_RISING_VF6         = 0x00000074,\nIH_PERF_SEL_BIF_LINE0_RISING_VF7         = 0x00000075,\nIH_PERF_SEL_BIF_LINE0_RISING_VF8         = 0x00000076,\nIH_PERF_SEL_BIF_LINE0_RISING_VF9         = 0x00000077,\nIH_PERF_SEL_BIF_LINE0_RISING_VF10        = 0x00000078,\nIH_PERF_SEL_BIF_LINE0_RISING_VF11        = 0x00000079,\nIH_PERF_SEL_BIF_LINE0_RISING_VF12        = 0x0000007a,\nIH_PERF_SEL_BIF_LINE0_RISING_VF13        = 0x0000007b,\nIH_PERF_SEL_BIF_LINE0_RISING_VF14        = 0x0000007c,\nIH_PERF_SEL_BIF_LINE0_RISING_VF15        = 0x0000007d,\nIH_PERF_SEL_BIF_LINE0_FALLING_VF0        = 0x0000007e,\nIH_PERF_SEL_BIF_LINE0_FALLING_VF1        = 0x0000007f,\nIH_PERF_SEL_BIF_LINE0_FALLING_VF2        = 0x00000080,\nIH_PERF_SEL_BIF_LINE0_FALLING_VF3        = 0x00000081,\nIH_PERF_SEL_BIF_LINE0_FALLING_VF4        = 0x00000082,\nIH_PERF_SEL_BIF_LINE0_FALLING_VF5        = 0x00000083,\nIH_PERF_SEL_BIF_LINE0_FALLING_VF6        = 0x00000084,\nIH_PERF_SEL_BIF_LINE0_FALLING_VF7        = 0x00000085,\nIH_PERF_SEL_BIF_LINE0_FALLING_VF8        = 0x00000086,\nIH_PERF_SEL_BIF_LINE0_FALLING_VF9        = 0x00000087,\nIH_PERF_SEL_BIF_LINE0_FALLING_VF10       = 0x00000088,\nIH_PERF_SEL_BIF_LINE0_FALLING_VF11       = 0x00000089,\nIH_PERF_SEL_BIF_LINE0_FALLING_VF12       = 0x0000008a,\nIH_PERF_SEL_BIF_LINE0_FALLING_VF13       = 0x0000008b,\nIH_PERF_SEL_BIF_LINE0_FALLING_VF14       = 0x0000008c,\nIH_PERF_SEL_BIF_LINE0_FALLING_VF15       = 0x0000008d,\nReserved142                              = 0x0000008e,\nReserved143                              = 0x0000008f,\nReserved144                              = 0x00000090,\nReserved145                              = 0x00000091,\nReserved146                              = 0x00000092,\nReserved147                              = 0x00000093,\nReserved148                              = 0x00000094,\nReserved149                              = 0x00000095,\nIH_PERF_SEL_CLIENT0_INT                  = 0x00000096,\nIH_PERF_SEL_CLIENT1_INT                  = 0x00000097,\nIH_PERF_SEL_CLIENT2_INT                  = 0x00000098,\nIH_PERF_SEL_CLIENT3_INT                  = 0x00000099,\nIH_PERF_SEL_CLIENT4_INT                  = 0x0000009a,\nIH_PERF_SEL_CLIENT5_INT                  = 0x0000009b,\nIH_PERF_SEL_CLIENT6_INT                  = 0x0000009c,\nIH_PERF_SEL_CLIENT7_INT                  = 0x0000009d,\nIH_PERF_SEL_CLIENT8_INT                  = 0x0000009e,\nIH_PERF_SEL_CLIENT9_INT                  = 0x0000009f,\nIH_PERF_SEL_CLIENT10_INT                 = 0x000000a0,\nIH_PERF_SEL_CLIENT11_INT                 = 0x000000a1,\nIH_PERF_SEL_CLIENT12_INT                 = 0x000000a2,\nIH_PERF_SEL_CLIENT13_INT                 = 0x000000a3,\nIH_PERF_SEL_CLIENT14_INT                 = 0x000000a4,\nIH_PERF_SEL_CLIENT15_INT                 = 0x000000a5,\nIH_PERF_SEL_CLIENT16_INT                 = 0x000000a6,\nIH_PERF_SEL_CLIENT17_INT                 = 0x000000a7,\nIH_PERF_SEL_CLIENT18_INT                 = 0x000000a8,\nIH_PERF_SEL_CLIENT19_INT                 = 0x000000a9,\nIH_PERF_SEL_CLIENT20_INT                 = 0x000000aa,\nIH_PERF_SEL_CLIENT21_INT                 = 0x000000ab,\nIH_PERF_SEL_CLIENT22_INT                 = 0x000000ac,\nIH_PERF_SEL_CLIENT23_INT                 = 0x000000ad,\nIH_PERF_SEL_CLIENT24_INT                 = 0x000000ae,\nIH_PERF_SEL_CLIENT25_INT                 = 0x000000af,\nIH_PERF_SEL_CLIENT26_INT                 = 0x000000b0,\nIH_PERF_SEL_CLIENT27_INT                 = 0x000000b1,\nIH_PERF_SEL_CLIENT28_INT                 = 0x000000b2,\nIH_PERF_SEL_CLIENT29_INT                 = 0x000000b3,\nIH_PERF_SEL_CLIENT30_INT                 = 0x000000b4,\nIH_PERF_SEL_CLIENT31_INT                 = 0x000000b5,\nReserved182                              = 0x000000b6,\nReserved183                              = 0x000000b7,\nReserved184                              = 0x000000b8,\nReserved185                              = 0x000000b9,\nReserved186                              = 0x000000ba,\nReserved187                              = 0x000000bb,\nReserved188                              = 0x000000bc,\nReserved189                              = 0x000000bd,\nReserved190                              = 0x000000be,\nReserved191                              = 0x000000bf,\nReserved192                              = 0x000000c0,\nReserved193                              = 0x000000c1,\nReserved194                              = 0x000000c2,\nReserved195                              = 0x000000c3,\nReserved196                              = 0x000000c4,\nReserved197                              = 0x000000c5,\nReserved198                              = 0x000000c6,\nReserved199                              = 0x000000c7,\nReserved200                              = 0x000000c8,\nReserved201                              = 0x000000c9,\nReserved202                              = 0x000000ca,\nReserved203                              = 0x000000cb,\nReserved204                              = 0x000000cc,\nReserved205                              = 0x000000cd,\nReserved206                              = 0x000000ce,\nReserved207                              = 0x000000cf,\nReserved208                              = 0x000000d0,\nReserved209                              = 0x000000d1,\nReserved210                              = 0x000000d2,\nReserved211                              = 0x000000d3,\nReserved212                              = 0x000000d4,\nReserved213                              = 0x000000d5,\nReserved214                              = 0x000000d6,\nReserved215                              = 0x000000d7,\nReserved216                              = 0x000000d8,\nReserved217                              = 0x000000d9,\nReserved218                              = 0x000000da,\nReserved219                              = 0x000000db,\nIH_PERF_SEL_RB1_FULL_VF0                 = 0x000000dc,\nIH_PERF_SEL_RB1_FULL_VF1                 = 0x000000dd,\nIH_PERF_SEL_RB1_FULL_VF2                 = 0x000000de,\nIH_PERF_SEL_RB1_FULL_VF3                 = 0x000000df,\nIH_PERF_SEL_RB1_FULL_VF4                 = 0x000000e0,\nIH_PERF_SEL_RB1_FULL_VF5                 = 0x000000e1,\nIH_PERF_SEL_RB1_FULL_VF6                 = 0x000000e2,\nIH_PERF_SEL_RB1_FULL_VF7                 = 0x000000e3,\nIH_PERF_SEL_RB1_FULL_VF8                 = 0x000000e4,\nIH_PERF_SEL_RB1_FULL_VF9                 = 0x000000e5,\nIH_PERF_SEL_RB1_FULL_VF10                = 0x000000e6,\nIH_PERF_SEL_RB1_FULL_VF11                = 0x000000e7,\nIH_PERF_SEL_RB1_FULL_VF12                = 0x000000e8,\nIH_PERF_SEL_RB1_FULL_VF13                = 0x000000e9,\nIH_PERF_SEL_RB1_FULL_VF14                = 0x000000ea,\nIH_PERF_SEL_RB1_FULL_VF15                = 0x000000eb,\nIH_PERF_SEL_RB1_OVERFLOW_VF0             = 0x000000ec,\nIH_PERF_SEL_RB1_OVERFLOW_VF1             = 0x000000ed,\nIH_PERF_SEL_RB1_OVERFLOW_VF2             = 0x000000ee,\nIH_PERF_SEL_RB1_OVERFLOW_VF3             = 0x000000ef,\nIH_PERF_SEL_RB1_OVERFLOW_VF4             = 0x000000f0,\nIH_PERF_SEL_RB1_OVERFLOW_VF5             = 0x000000f1,\nIH_PERF_SEL_RB1_OVERFLOW_VF6             = 0x000000f2,\nIH_PERF_SEL_RB1_OVERFLOW_VF7             = 0x000000f3,\nIH_PERF_SEL_RB1_OVERFLOW_VF8             = 0x000000f4,\nIH_PERF_SEL_RB1_OVERFLOW_VF9             = 0x000000f5,\nIH_PERF_SEL_RB1_OVERFLOW_VF10            = 0x000000f6,\nIH_PERF_SEL_RB1_OVERFLOW_VF11            = 0x000000f7,\nIH_PERF_SEL_RB1_OVERFLOW_VF12            = 0x000000f8,\nIH_PERF_SEL_RB1_OVERFLOW_VF13            = 0x000000f9,\nIH_PERF_SEL_RB1_OVERFLOW_VF14            = 0x000000fa,\nIH_PERF_SEL_RB1_OVERFLOW_VF15            = 0x000000fb,\nReserved252                              = 0x000000fc,\nReserved253                              = 0x000000fd,\nReserved254                              = 0x000000fe,\nReserved255                              = 0x000000ff,\nReserved256                              = 0x00000100,\nReserved257                              = 0x00000101,\nReserved258                              = 0x00000102,\nReserved259                              = 0x00000103,\nReserved260                              = 0x00000104,\nReserved261                              = 0x00000105,\nReserved262                              = 0x00000106,\nReserved263                              = 0x00000107,\nReserved264                              = 0x00000108,\nReserved265                              = 0x00000109,\nReserved266                              = 0x0000010a,\nReserved267                              = 0x0000010b,\nIH_PERF_SEL_RB1_WPTR_WRAP_VF0            = 0x0000010c,\nIH_PERF_SEL_RB1_WPTR_WRAP_VF1            = 0x0000010d,\nIH_PERF_SEL_RB1_WPTR_WRAP_VF2            = 0x0000010e,\nIH_PERF_SEL_RB1_WPTR_WRAP_VF3            = 0x0000010f,\nIH_PERF_SEL_RB1_WPTR_WRAP_VF4            = 0x00000110,\nIH_PERF_SEL_RB1_WPTR_WRAP_VF5            = 0x00000111,\nIH_PERF_SEL_RB1_WPTR_WRAP_VF6            = 0x00000112,\nIH_PERF_SEL_RB1_WPTR_WRAP_VF7            = 0x00000113,\nIH_PERF_SEL_RB1_WPTR_WRAP_VF8            = 0x00000114,\nIH_PERF_SEL_RB1_WPTR_WRAP_VF9            = 0x00000115,\nIH_PERF_SEL_RB1_WPTR_WRAP_VF10           = 0x00000116,\nIH_PERF_SEL_RB1_WPTR_WRAP_VF11           = 0x00000117,\nIH_PERF_SEL_RB1_WPTR_WRAP_VF12           = 0x00000118,\nIH_PERF_SEL_RB1_WPTR_WRAP_VF13           = 0x00000119,\nIH_PERF_SEL_RB1_WPTR_WRAP_VF14           = 0x0000011a,\nIH_PERF_SEL_RB1_WPTR_WRAP_VF15           = 0x0000011b,\nIH_PERF_SEL_RB1_RPTR_WRAP_VF0            = 0x0000011c,\nIH_PERF_SEL_RB1_RPTR_WRAP_VF1            = 0x0000011d,\nIH_PERF_SEL_RB1_RPTR_WRAP_VF2            = 0x0000011e,\nIH_PERF_SEL_RB1_RPTR_WRAP_VF3            = 0x0000011f,\nIH_PERF_SEL_RB1_RPTR_WRAP_VF4            = 0x00000120,\nIH_PERF_SEL_RB1_RPTR_WRAP_VF5            = 0x00000121,\nIH_PERF_SEL_RB1_RPTR_WRAP_VF6            = 0x00000122,\nIH_PERF_SEL_RB1_RPTR_WRAP_VF7            = 0x00000123,\nIH_PERF_SEL_RB1_RPTR_WRAP_VF8            = 0x00000124,\nIH_PERF_SEL_RB1_RPTR_WRAP_VF9            = 0x00000125,\nIH_PERF_SEL_RB1_RPTR_WRAP_VF10           = 0x00000126,\nIH_PERF_SEL_RB1_RPTR_WRAP_VF11           = 0x00000127,\nIH_PERF_SEL_RB1_RPTR_WRAP_VF12           = 0x00000128,\nIH_PERF_SEL_RB1_RPTR_WRAP_VF13           = 0x00000129,\nIH_PERF_SEL_RB1_RPTR_WRAP_VF14           = 0x0000012a,\nIH_PERF_SEL_RB1_RPTR_WRAP_VF15           = 0x0000012b,\nReserved300                              = 0x0000012c,\nReserved301                              = 0x0000012d,\nReserved302                              = 0x0000012e,\nReserved303                              = 0x0000012f,\nReserved304                              = 0x00000130,\nReserved305                              = 0x00000131,\nReserved306                              = 0x00000132,\nReserved307                              = 0x00000133,\nReserved308                              = 0x00000134,\nReserved309                              = 0x00000135,\nReserved310                              = 0x00000136,\nReserved311                              = 0x00000137,\nReserved312                              = 0x00000138,\nReserved313                              = 0x00000139,\nReserved314                              = 0x0000013a,\nReserved315                              = 0x0000013b,\nReserved316                              = 0x0000013c,\nReserved317                              = 0x0000013d,\nReserved318                              = 0x0000013e,\nReserved319                              = 0x0000013f,\nReserved320                              = 0x00000140,\nReserved321                              = 0x00000141,\nReserved322                              = 0x00000142,\nReserved323                              = 0x00000143,\nReserved324                              = 0x00000144,\nReserved325                              = 0x00000145,\nReserved326                              = 0x00000146,\nReserved327                              = 0x00000147,\nReserved328                              = 0x00000148,\nReserved329                              = 0x00000149,\nReserved330                              = 0x0000014a,\nReserved331                              = 0x0000014b,\nIH_PERF_SEL_RB2_FULL_VF0                 = 0x0000014c,\nIH_PERF_SEL_RB2_FULL_VF1                 = 0x0000014d,\nIH_PERF_SEL_RB2_FULL_VF2                 = 0x0000014e,\nIH_PERF_SEL_RB2_FULL_VF3                 = 0x0000014f,\nIH_PERF_SEL_RB2_FULL_VF4                 = 0x00000150,\nIH_PERF_SEL_RB2_FULL_VF5                 = 0x00000151,\nIH_PERF_SEL_RB2_FULL_VF6                 = 0x00000152,\nIH_PERF_SEL_RB2_FULL_VF7                 = 0x00000153,\nIH_PERF_SEL_RB2_FULL_VF8                 = 0x00000154,\nIH_PERF_SEL_RB2_FULL_VF9                 = 0x00000155,\nIH_PERF_SEL_RB2_FULL_VF10                = 0x00000156,\nIH_PERF_SEL_RB2_FULL_VF11                = 0x00000157,\nIH_PERF_SEL_RB2_FULL_VF12                = 0x00000158,\nIH_PERF_SEL_RB2_FULL_VF13                = 0x00000159,\nIH_PERF_SEL_RB2_FULL_VF14                = 0x0000015a,\nIH_PERF_SEL_RB2_FULL_VF15                = 0x0000015b,\nIH_PERF_SEL_RB2_OVERFLOW_VF0             = 0x0000015c,\nIH_PERF_SEL_RB2_OVERFLOW_VF1             = 0x0000015d,\nIH_PERF_SEL_RB2_OVERFLOW_VF2             = 0x0000015e,\nIH_PERF_SEL_RB2_OVERFLOW_VF3             = 0x0000015f,\nIH_PERF_SEL_RB2_OVERFLOW_VF4             = 0x00000160,\nIH_PERF_SEL_RB2_OVERFLOW_VF5             = 0x00000161,\nIH_PERF_SEL_RB2_OVERFLOW_VF6             = 0x00000162,\nIH_PERF_SEL_RB2_OVERFLOW_VF7             = 0x00000163,\nIH_PERF_SEL_RB2_OVERFLOW_VF8             = 0x00000164,\nIH_PERF_SEL_RB2_OVERFLOW_VF9             = 0x00000165,\nIH_PERF_SEL_RB2_OVERFLOW_VF10            = 0x00000166,\nIH_PERF_SEL_RB2_OVERFLOW_VF11            = 0x00000167,\nIH_PERF_SEL_RB2_OVERFLOW_VF12            = 0x00000168,\nIH_PERF_SEL_RB2_OVERFLOW_VF13            = 0x00000169,\nIH_PERF_SEL_RB2_OVERFLOW_VF14            = 0x0000016a,\nIH_PERF_SEL_RB2_OVERFLOW_VF15            = 0x0000016b,\nReserved364                              = 0x0000016c,\nReserved365                              = 0x0000016d,\nReserved366                              = 0x0000016e,\nReserved367                              = 0x0000016f,\nReserved368                              = 0x00000170,\nReserved369                              = 0x00000171,\nReserved370                              = 0x00000172,\nReserved371                              = 0x00000173,\nReserved372                              = 0x00000174,\nReserved373                              = 0x00000175,\nReserved374                              = 0x00000176,\nReserved375                              = 0x00000177,\nReserved376                              = 0x00000178,\nReserved377                              = 0x00000179,\nReserved378                              = 0x0000017a,\nReserved379                              = 0x0000017b,\nIH_PERF_SEL_RB2_WPTR_WRAP_VF0            = 0x0000017c,\nIH_PERF_SEL_RB2_WPTR_WRAP_VF1            = 0x0000017d,\nIH_PERF_SEL_RB2_WPTR_WRAP_VF2            = 0x0000017e,\nIH_PERF_SEL_RB2_WPTR_WRAP_VF3            = 0x0000017f,\nIH_PERF_SEL_RB2_WPTR_WRAP_VF4            = 0x00000180,\nIH_PERF_SEL_RB2_WPTR_WRAP_VF5            = 0x00000181,\nIH_PERF_SEL_RB2_WPTR_WRAP_VF6            = 0x00000182,\nIH_PERF_SEL_RB2_WPTR_WRAP_VF7            = 0x00000183,\nIH_PERF_SEL_RB2_WPTR_WRAP_VF8            = 0x00000184,\nIH_PERF_SEL_RB2_WPTR_WRAP_VF9            = 0x00000185,\nIH_PERF_SEL_RB2_WPTR_WRAP_VF10           = 0x00000186,\nIH_PERF_SEL_RB2_WPTR_WRAP_VF11           = 0x00000187,\nIH_PERF_SEL_RB2_WPTR_WRAP_VF12           = 0x00000188,\nIH_PERF_SEL_RB2_WPTR_WRAP_VF13           = 0x00000189,\nIH_PERF_SEL_RB2_WPTR_WRAP_VF14           = 0x0000018a,\nIH_PERF_SEL_RB2_WPTR_WRAP_VF15           = 0x0000018b,\nIH_PERF_SEL_RB2_RPTR_WRAP_VF0            = 0x0000018c,\nIH_PERF_SEL_RB2_RPTR_WRAP_VF1            = 0x0000018d,\nIH_PERF_SEL_RB2_RPTR_WRAP_VF2            = 0x0000018e,\nIH_PERF_SEL_RB2_RPTR_WRAP_VF3            = 0x0000018f,\nIH_PERF_SEL_RB2_RPTR_WRAP_VF4            = 0x00000190,\nIH_PERF_SEL_RB2_RPTR_WRAP_VF5            = 0x00000191,\nIH_PERF_SEL_RB2_RPTR_WRAP_VF6            = 0x00000192,\nIH_PERF_SEL_RB2_RPTR_WRAP_VF7            = 0x00000193,\nIH_PERF_SEL_RB2_RPTR_WRAP_VF8            = 0x00000194,\nIH_PERF_SEL_RB2_RPTR_WRAP_VF9            = 0x00000195,\nIH_PERF_SEL_RB2_RPTR_WRAP_VF10           = 0x00000196,\nIH_PERF_SEL_RB2_RPTR_WRAP_VF11           = 0x00000197,\nIH_PERF_SEL_RB2_RPTR_WRAP_VF12           = 0x00000198,\nIH_PERF_SEL_RB2_RPTR_WRAP_VF13           = 0x00000199,\nIH_PERF_SEL_RB2_RPTR_WRAP_VF14           = 0x0000019a,\nIH_PERF_SEL_RB2_RPTR_WRAP_VF15           = 0x0000019b,\nReserved412                              = 0x0000019c,\nReserved413                              = 0x0000019d,\nReserved414                              = 0x0000019e,\nReserved415                              = 0x0000019f,\nReserved416                              = 0x000001a0,\nReserved417                              = 0x000001a1,\nReserved418                              = 0x000001a2,\nReserved419                              = 0x000001a3,\nReserved420                              = 0x000001a4,\nReserved421                              = 0x000001a5,\nReserved422                              = 0x000001a6,\nReserved423                              = 0x000001a7,\nReserved424                              = 0x000001a8,\nReserved425                              = 0x000001a9,\nReserved426                              = 0x000001aa,\nReserved427                              = 0x000001ab,\nReserved428                              = 0x000001ac,\nReserved429                              = 0x000001ad,\nReserved430                              = 0x000001ae,\nReserved431                              = 0x000001af,\nReserved432                              = 0x000001b0,\nReserved433                              = 0x000001b1,\nReserved434                              = 0x000001b2,\nReserved435                              = 0x000001b3,\nReserved436                              = 0x000001b4,\nReserved437                              = 0x000001b5,\nReserved438                              = 0x000001b6,\nReserved439                              = 0x000001b7,\nReserved440                              = 0x000001b8,\nReserved441                              = 0x000001b9,\nReserved442                              = 0x000001ba,\nReserved443                              = 0x000001bb,\nReserved444                              = 0x000001bc,\nReserved445                              = 0x000001bd,\nReserved446                              = 0x000001be,\nReserved447                              = 0x000001bf,\nReserved448                              = 0x000001c0,\nReserved449                              = 0x000001c1,\nReserved450                              = 0x000001c2,\nReserved451                              = 0x000001c3,\nReserved452                              = 0x000001c4,\nReserved453                              = 0x000001c5,\nReserved454                              = 0x000001c6,\nReserved455                              = 0x000001c7,\nReserved456                              = 0x000001c8,\nReserved457                              = 0x000001c9,\nReserved458                              = 0x000001ca,\nReserved459                              = 0x000001cb,\nReserved460                              = 0x000001cc,\nReserved461                              = 0x000001cd,\nReserved462                              = 0x000001ce,\nReserved463                              = 0x000001cf,\nReserved464                              = 0x000001d0,\nReserved465                              = 0x000001d1,\nReserved466                              = 0x000001d2,\nReserved467                              = 0x000001d3,\nReserved468                              = 0x000001d4,\nReserved469                              = 0x000001d5,\nReserved470                              = 0x000001d6,\nReserved471                              = 0x000001d7,\nReserved472                              = 0x000001d8,\nReserved473                              = 0x000001d9,\nReserved474                              = 0x000001da,\nReserved475                              = 0x000001db,\nReserved476                              = 0x000001dc,\nReserved477                              = 0x000001dd,\nReserved478                              = 0x000001de,\nReserved479                              = 0x000001df,\nReserved480                              = 0x000001e0,\nReserved481                              = 0x000001e1,\nReserved482                              = 0x000001e2,\nReserved483                              = 0x000001e3,\nReserved484                              = 0x000001e4,\nReserved485                              = 0x000001e5,\nReserved486                              = 0x000001e6,\nReserved487                              = 0x000001e7,\nReserved488                              = 0x000001e8,\nReserved489                              = 0x000001e9,\nReserved490                              = 0x000001ea,\nReserved491                              = 0x000001eb,\nReserved492                              = 0x000001ec,\nReserved493                              = 0x000001ed,\nReserved494                              = 0x000001ee,\nReserved495                              = 0x000001ef,\nReserved496                              = 0x000001f0,\nReserved497                              = 0x000001f1,\nReserved498                              = 0x000001f2,\nReserved499                              = 0x000001f3,\nReserved500                              = 0x000001f4,\nReserved501                              = 0x000001f5,\nReserved502                              = 0x000001f6,\nReserved503                              = 0x000001f7,\nReserved504                              = 0x000001f8,\nReserved505                              = 0x000001f9,\nReserved506                              = 0x000001fa,\nReserved507                              = 0x000001fb,\nReserved508                              = 0x000001fc,\nReserved509                              = 0x000001fd,\nReserved510                              = 0x000001fe,\nReserved511                              = 0x000001ff,\n} IH_PERF_SEL;\n\n \n\n \n\ntypedef enum SEM_PERF_SEL {\nSEM_PERF_SEL_CYCLE                       = 0x00000000,\nSEM_PERF_SEL_IDLE                        = 0x00000001,\nSEM_PERF_SEL_SDMA0_REQ_SIGNAL            = 0x00000002,\nSEM_PERF_SEL_SDMA1_REQ_SIGNAL            = 0x00000003,\nSEM_PERF_SEL_UVD_REQ_SIGNAL              = 0x00000004,\nSEM_PERF_SEL_VCE0_REQ_SIGNAL             = 0x00000005,\nSEM_PERF_SEL_ACP_REQ_SIGNAL              = 0x00000006,\nSEM_PERF_SEL_ISP_REQ_SIGNAL              = 0x00000007,\nSEM_PERF_SEL_VCE1_REQ_SIGNAL             = 0x00000008,\nSEM_PERF_SEL_VP8_REQ_SIGNAL              = 0x00000009,\nSEM_PERF_SEL_CPG_E0_REQ_SIGNAL           = 0x0000000a,\nSEM_PERF_SEL_CPG_E1_REQ_SIGNAL           = 0x0000000b,\nSEM_PERF_SEL_CPC1_IMME_E0_REQ_SIGNAL     = 0x0000000c,\nSEM_PERF_SEL_CPC1_IMME_E1_REQ_SIGNAL     = 0x0000000d,\nSEM_PERF_SEL_CPC1_IMME_E2_REQ_SIGNAL     = 0x0000000e,\nSEM_PERF_SEL_CPC1_IMME_E3_REQ_SIGNAL     = 0x0000000f,\nSEM_PERF_SEL_CPC2_IMME_E0_REQ_SIGNAL     = 0x00000010,\nSEM_PERF_SEL_CPC2_IMME_E1_REQ_SIGNAL     = 0x00000011,\nSEM_PERF_SEL_CPC2_IMME_E2_REQ_SIGNAL     = 0x00000012,\nSEM_PERF_SEL_CPC2_IMME_E3_REQ_SIGNAL     = 0x00000013,\nSEM_PERF_SEL_SDMA0_REQ_WAIT              = 0x00000014,\nSEM_PERF_SEL_SDMA1_REQ_WAIT              = 0x00000015,\nSEM_PERF_SEL_UVD_REQ_WAIT                = 0x00000016,\nSEM_PERF_SEL_VCE0_REQ_WAIT               = 0x00000017,\nSEM_PERF_SEL_ACP_REQ_WAIT                = 0x00000018,\nSEM_PERF_SEL_ISP_REQ_WAIT                = 0x00000019,\nSEM_PERF_SEL_VCE1_REQ_WAIT               = 0x0000001a,\nSEM_PERF_SEL_VP8_REQ_WAIT                = 0x0000001b,\nSEM_PERF_SEL_CPG_E0_REQ_WAIT             = 0x0000001c,\nSEM_PERF_SEL_CPG_E1_REQ_WAIT             = 0x0000001d,\nSEM_PERF_SEL_CPC1_IMME_E0_REQ_WAIT       = 0x0000001e,\nSEM_PERF_SEL_CPC1_IMME_E1_REQ_WAIT       = 0x0000001f,\nSEM_PERF_SEL_CPC1_IMME_E2_REQ_WAIT       = 0x00000020,\nSEM_PERF_SEL_CPC1_IMME_E3_REQ_WAIT       = 0x00000021,\nSEM_PERF_SEL_CPC2_IMME_E0_REQ_WAIT       = 0x00000022,\nSEM_PERF_SEL_CPC2_IMME_E1_REQ_WAIT       = 0x00000023,\nSEM_PERF_SEL_CPC2_IMME_E2_REQ_WAIT       = 0x00000024,\nSEM_PERF_SEL_CPC2_IMME_E3_REQ_WAIT       = 0x00000025,\nSEM_PERF_SEL_CPC1_OFFL_E0_REQ_WAIT       = 0x00000026,\nSEM_PERF_SEL_CPC1_OFFL_E1_REQ_WAIT       = 0x00000027,\nSEM_PERF_SEL_CPC1_OFFL_E2_REQ_WAIT       = 0x00000028,\nSEM_PERF_SEL_CPC1_OFFL_E3_REQ_WAIT       = 0x00000029,\nSEM_PERF_SEL_CPC1_OFFL_E4_REQ_WAIT       = 0x0000002a,\nSEM_PERF_SEL_CPC1_OFFL_E5_REQ_WAIT       = 0x0000002b,\nSEM_PERF_SEL_CPC1_OFFL_E6_REQ_WAIT       = 0x0000002c,\nSEM_PERF_SEL_CPC1_OFFL_E7_REQ_WAIT       = 0x0000002d,\nSEM_PERF_SEL_CPC1_OFFL_E8_REQ_WAIT       = 0x0000002e,\nSEM_PERF_SEL_CPC1_OFFL_E9_REQ_WAIT       = 0x0000002f,\nSEM_PERF_SEL_CPC1_OFFL_E10_REQ_WAIT      = 0x00000030,\nSEM_PERF_SEL_CPC1_OFFL_E11_REQ_WAIT      = 0x00000031,\nSEM_PERF_SEL_CPC1_OFFL_E12_REQ_WAIT      = 0x00000032,\nSEM_PERF_SEL_CPC1_OFFL_E13_REQ_WAIT      = 0x00000033,\nSEM_PERF_SEL_CPC1_OFFL_E14_REQ_WAIT      = 0x00000034,\nSEM_PERF_SEL_CPC1_OFFL_E15_REQ_WAIT      = 0x00000035,\nSEM_PERF_SEL_CPC1_OFFL_E16_REQ_WAIT      = 0x00000036,\nSEM_PERF_SEL_CPC1_OFFL_E17_REQ_WAIT      = 0x00000037,\nSEM_PERF_SEL_CPC1_OFFL_E18_REQ_WAIT      = 0x00000038,\nSEM_PERF_SEL_CPC1_OFFL_E19_REQ_WAIT      = 0x00000039,\nSEM_PERF_SEL_CPC1_OFFL_E20_REQ_WAIT      = 0x0000003a,\nSEM_PERF_SEL_CPC1_OFFL_E21_REQ_WAIT      = 0x0000003b,\nSEM_PERF_SEL_CPC1_OFFL_E22_REQ_WAIT      = 0x0000003c,\nSEM_PERF_SEL_CPC1_OFFL_E23_REQ_WAIT      = 0x0000003d,\nSEM_PERF_SEL_CPC1_OFFL_E24_REQ_WAIT      = 0x0000003e,\nSEM_PERF_SEL_CPC1_OFFL_E25_REQ_WAIT      = 0x0000003f,\nSEM_PERF_SEL_CPC1_OFFL_E26_REQ_WAIT      = 0x00000040,\nSEM_PERF_SEL_CPC1_OFFL_E27_REQ_WAIT      = 0x00000041,\nSEM_PERF_SEL_CPC1_OFFL_E28_REQ_WAIT      = 0x00000042,\nSEM_PERF_SEL_CPC1_OFFL_E29_REQ_WAIT      = 0x00000043,\nSEM_PERF_SEL_CPC1_OFFL_E30_REQ_WAIT      = 0x00000044,\nSEM_PERF_SEL_CPC1_OFFL_E31_REQ_WAIT      = 0x00000045,\nSEM_PERF_SEL_CPC2_OFFL_E0_REQ_WAIT       = 0x00000046,\nSEM_PERF_SEL_CPC2_OFFL_E1_REQ_WAIT       = 0x00000047,\nSEM_PERF_SEL_CPC2_OFFL_E2_REQ_WAIT       = 0x00000048,\nSEM_PERF_SEL_CPC2_OFFL_E3_REQ_WAIT       = 0x00000049,\nSEM_PERF_SEL_CPC2_OFFL_E4_REQ_WAIT       = 0x0000004a,\nSEM_PERF_SEL_CPC2_OFFL_E5_REQ_WAIT       = 0x0000004b,\nSEM_PERF_SEL_CPC2_OFFL_E6_REQ_WAIT       = 0x0000004c,\nSEM_PERF_SEL_CPC2_OFFL_E7_REQ_WAIT       = 0x0000004d,\nSEM_PERF_SEL_CPC2_OFFL_E8_REQ_WAIT       = 0x0000004e,\nSEM_PERF_SEL_CPC2_OFFL_E9_REQ_WAIT       = 0x0000004f,\nSEM_PERF_SEL_CPC2_OFFL_E10_REQ_WAIT      = 0x00000050,\nSEM_PERF_SEL_CPC2_OFFL_E11_REQ_WAIT      = 0x00000051,\nSEM_PERF_SEL_CPC2_OFFL_E12_REQ_WAIT      = 0x00000052,\nSEM_PERF_SEL_CPC2_OFFL_E13_REQ_WAIT      = 0x00000053,\nSEM_PERF_SEL_CPC2_OFFL_E14_REQ_WAIT      = 0x00000054,\nSEM_PERF_SEL_CPC2_OFFL_E15_REQ_WAIT      = 0x00000055,\nSEM_PERF_SEL_CPC2_OFFL_E16_REQ_WAIT      = 0x00000056,\nSEM_PERF_SEL_CPC2_OFFL_E17_REQ_WAIT      = 0x00000057,\nSEM_PERF_SEL_CPC2_OFFL_E18_REQ_WAIT      = 0x00000058,\nSEM_PERF_SEL_CPC2_OFFL_E19_REQ_WAIT      = 0x00000059,\nSEM_PERF_SEL_CPC2_OFFL_E20_REQ_WAIT      = 0x0000005a,\nSEM_PERF_SEL_CPC2_OFFL_E21_REQ_WAIT      = 0x0000005b,\nSEM_PERF_SEL_CPC2_OFFL_E22_REQ_WAIT      = 0x0000005c,\nSEM_PERF_SEL_CPC2_OFFL_E23_REQ_WAIT      = 0x0000005d,\nSEM_PERF_SEL_CPC2_OFFL_E24_REQ_WAIT      = 0x0000005e,\nSEM_PERF_SEL_CPC2_OFFL_E25_REQ_WAIT      = 0x0000005f,\nSEM_PERF_SEL_CPC2_OFFL_E26_REQ_WAIT      = 0x00000060,\nSEM_PERF_SEL_CPC2_OFFL_E27_REQ_WAIT      = 0x00000061,\nSEM_PERF_SEL_CPC2_OFFL_E28_REQ_WAIT      = 0x00000062,\nSEM_PERF_SEL_CPC2_OFFL_E29_REQ_WAIT      = 0x00000063,\nSEM_PERF_SEL_CPC2_OFFL_E30_REQ_WAIT      = 0x00000064,\nSEM_PERF_SEL_CPC2_OFFL_E31_REQ_WAIT      = 0x00000065,\nSEM_PERF_SEL_CPC1_OFFL_E0_POLL_WAIT      = 0x00000066,\nSEM_PERF_SEL_CPC1_OFFL_E1_POLL_WAIT      = 0x00000067,\nSEM_PERF_SEL_CPC1_OFFL_E2_POLL_WAIT      = 0x00000068,\nSEM_PERF_SEL_CPC1_OFFL_E3_POLL_WAIT      = 0x00000069,\nSEM_PERF_SEL_CPC1_OFFL_E4_POLL_WAIT      = 0x0000006a,\nSEM_PERF_SEL_CPC1_OFFL_E5_POLL_WAIT      = 0x0000006b,\nSEM_PERF_SEL_CPC1_OFFL_E6_POLL_WAIT      = 0x0000006c,\nSEM_PERF_SEL_CPC1_OFFL_E7_POLL_WAIT      = 0x0000006d,\nSEM_PERF_SEL_CPC1_OFFL_E8_POLL_WAIT      = 0x0000006e,\nSEM_PERF_SEL_CPC1_OFFL_E9_POLL_WAIT      = 0x0000006f,\nSEM_PERF_SEL_CPC1_OFFL_E10_POLL_WAIT     = 0x00000070,\nSEM_PERF_SEL_CPC1_OFFL_E11_POLL_WAIT     = 0x00000071,\nSEM_PERF_SEL_CPC1_OFFL_E12_POLL_WAIT     = 0x00000072,\nSEM_PERF_SEL_CPC1_OFFL_E13_POLL_WAIT     = 0x00000073,\nSEM_PERF_SEL_CPC1_OFFL_E14_POLL_WAIT     = 0x00000074,\nSEM_PERF_SEL_CPC1_OFFL_E15_POLL_WAIT     = 0x00000075,\nSEM_PERF_SEL_CPC1_OFFL_E16_POLL_WAIT     = 0x00000076,\nSEM_PERF_SEL_CPC1_OFFL_E17_POLL_WAIT     = 0x00000077,\nSEM_PERF_SEL_CPC1_OFFL_E18_POLL_WAIT     = 0x00000078,\nSEM_PERF_SEL_CPC1_OFFL_E19_POLL_WAIT     = 0x00000079,\nSEM_PERF_SEL_CPC1_OFFL_E20_POLL_WAIT     = 0x0000007a,\nSEM_PERF_SEL_CPC1_OFFL_E21_POLL_WAIT     = 0x0000007b,\nSEM_PERF_SEL_CPC1_OFFL_E22_POLL_WAIT     = 0x0000007c,\nSEM_PERF_SEL_CPC1_OFFL_E23_POLL_WAIT     = 0x0000007d,\nSEM_PERF_SEL_CPC1_OFFL_E24_POLL_WAIT     = 0x0000007e,\nSEM_PERF_SEL_CPC1_OFFL_E25_POLL_WAIT     = 0x0000007f,\nSEM_PERF_SEL_CPC1_OFFL_E26_POLL_WAIT     = 0x00000080,\nSEM_PERF_SEL_CPC1_OFFL_E27_POLL_WAIT     = 0x00000081,\nSEM_PERF_SEL_CPC1_OFFL_E28_POLL_WAIT     = 0x00000082,\nSEM_PERF_SEL_CPC1_OFFL_E29_POLL_WAIT     = 0x00000083,\nSEM_PERF_SEL_CPC1_OFFL_E30_POLL_WAIT     = 0x00000084,\nSEM_PERF_SEL_CPC1_OFFL_E31_POLL_WAIT     = 0x00000085,\nSEM_PERF_SEL_CPC2_OFFL_E0_POLL_WAIT      = 0x00000086,\nSEM_PERF_SEL_CPC2_OFFL_E1_POLL_WAIT      = 0x00000087,\nSEM_PERF_SEL_CPC2_OFFL_E2_POLL_WAIT      = 0x00000088,\nSEM_PERF_SEL_CPC2_OFFL_E3_POLL_WAIT      = 0x00000089,\nSEM_PERF_SEL_CPC2_OFFL_E4_POLL_WAIT      = 0x0000008a,\nSEM_PERF_SEL_CPC2_OFFL_E5_POLL_WAIT      = 0x0000008b,\nSEM_PERF_SEL_CPC2_OFFL_E6_POLL_WAIT      = 0x0000008c,\nSEM_PERF_SEL_CPC2_OFFL_E7_POLL_WAIT      = 0x0000008d,\nSEM_PERF_SEL_CPC2_OFFL_E8_POLL_WAIT      = 0x0000008e,\nSEM_PERF_SEL_CPC2_OFFL_E9_POLL_WAIT      = 0x0000008f,\nSEM_PERF_SEL_CPC2_OFFL_E10_POLL_WAIT     = 0x00000090,\nSEM_PERF_SEL_CPC2_OFFL_E11_POLL_WAIT     = 0x00000091,\nSEM_PERF_SEL_CPC2_OFFL_E12_POLL_WAIT     = 0x00000092,\nSEM_PERF_SEL_CPC2_OFFL_E13_POLL_WAIT     = 0x00000093,\nSEM_PERF_SEL_CPC2_OFFL_E14_POLL_WAIT     = 0x00000094,\nSEM_PERF_SEL_CPC2_OFFL_E15_POLL_WAIT     = 0x00000095,\nSEM_PERF_SEL_CPC2_OFFL_E16_POLL_WAIT     = 0x00000096,\nSEM_PERF_SEL_CPC2_OFFL_E17_POLL_WAIT     = 0x00000097,\nSEM_PERF_SEL_CPC2_OFFL_E18_POLL_WAIT     = 0x00000098,\nSEM_PERF_SEL_CPC2_OFFL_E19_POLL_WAIT     = 0x00000099,\nSEM_PERF_SEL_CPC2_OFFL_E20_POLL_WAIT     = 0x0000009a,\nSEM_PERF_SEL_CPC2_OFFL_E21_POLL_WAIT     = 0x0000009b,\nSEM_PERF_SEL_CPC2_OFFL_E22_POLL_WAIT     = 0x0000009c,\nSEM_PERF_SEL_CPC2_OFFL_E23_POLL_WAIT     = 0x0000009d,\nSEM_PERF_SEL_CPC2_OFFL_E24_POLL_WAIT     = 0x0000009e,\nSEM_PERF_SEL_CPC2_OFFL_E25_POLL_WAIT     = 0x0000009f,\nSEM_PERF_SEL_CPC2_OFFL_E26_POLL_WAIT     = 0x000000a0,\nSEM_PERF_SEL_CPC2_OFFL_E27_POLL_WAIT     = 0x000000a1,\nSEM_PERF_SEL_CPC2_OFFL_E28_POLL_WAIT     = 0x000000a2,\nSEM_PERF_SEL_CPC2_OFFL_E29_POLL_WAIT     = 0x000000a3,\nSEM_PERF_SEL_CPC2_OFFL_E30_POLL_WAIT     = 0x000000a4,\nSEM_PERF_SEL_CPC2_OFFL_E31_POLL_WAIT     = 0x000000a5,\nSEM_PERF_SEL_MC_RD_REQ                   = 0x000000a6,\nSEM_PERF_SEL_MC_RD_RET                   = 0x000000a7,\nSEM_PERF_SEL_MC_WR_REQ                   = 0x000000a8,\nSEM_PERF_SEL_MC_WR_RET                   = 0x000000a9,\nSEM_PERF_SEL_ATC_REQ                     = 0x000000aa,\nSEM_PERF_SEL_ATC_RET                     = 0x000000ab,\nSEM_PERF_SEL_ATC_XNACK                   = 0x000000ac,\nSEM_PERF_SEL_ATC_INVALIDATION            = 0x000000ad,\n} SEM_PERF_SEL;\n\n \n\n \n\ntypedef enum SDMA_PERF_SEL {\nSDMA_PERF_SEL_CYCLE                      = 0x00000000,\nSDMA_PERF_SEL_IDLE                       = 0x00000001,\nSDMA_PERF_SEL_REG_IDLE                   = 0x00000002,\nSDMA_PERF_SEL_RB_EMPTY                   = 0x00000003,\nSDMA_PERF_SEL_RB_FULL                    = 0x00000004,\nSDMA_PERF_SEL_RB_WPTR_WRAP               = 0x00000005,\nSDMA_PERF_SEL_RB_RPTR_WRAP               = 0x00000006,\nSDMA_PERF_SEL_RB_WPTR_POLL_READ          = 0x00000007,\nSDMA_PERF_SEL_RB_RPTR_WB                 = 0x00000008,\nSDMA_PERF_SEL_RB_CMD_IDLE                = 0x00000009,\nSDMA_PERF_SEL_RB_CMD_FULL                = 0x0000000a,\nSDMA_PERF_SEL_IB_CMD_IDLE                = 0x0000000b,\nSDMA_PERF_SEL_IB_CMD_FULL                = 0x0000000c,\nSDMA_PERF_SEL_EX_IDLE                    = 0x0000000d,\nSDMA_PERF_SEL_SRBM_REG_SEND              = 0x0000000e,\nSDMA_PERF_SEL_EX_IDLE_POLL_TIMER_EXPIRE  = 0x0000000f,\nSDMA_PERF_SEL_MC_WR_IDLE                 = 0x00000010,\nSDMA_PERF_SEL_MC_WR_COUNT                = 0x00000011,\nSDMA_PERF_SEL_MC_RD_IDLE                 = 0x00000012,\nSDMA_PERF_SEL_MC_RD_COUNT                = 0x00000013,\nSDMA_PERF_SEL_MC_RD_RET_STALL            = 0x00000014,\nSDMA_PERF_SEL_MC_RD_NO_POLL_IDLE         = 0x00000015,\nSDMA_PERF_SEL_SEM_IDLE                   = 0x00000018,\nSDMA_PERF_SEL_SEM_REQ_STALL              = 0x00000019,\nSDMA_PERF_SEL_SEM_REQ_COUNT              = 0x0000001a,\nSDMA_PERF_SEL_SEM_RESP_INCOMPLETE        = 0x0000001b,\nSDMA_PERF_SEL_SEM_RESP_FAIL              = 0x0000001c,\nSDMA_PERF_SEL_SEM_RESP_PASS              = 0x0000001d,\nSDMA_PERF_SEL_INT_IDLE                   = 0x0000001e,\nSDMA_PERF_SEL_INT_REQ_STALL              = 0x0000001f,\nSDMA_PERF_SEL_INT_REQ_COUNT              = 0x00000020,\nSDMA_PERF_SEL_INT_RESP_ACCEPTED          = 0x00000021,\nSDMA_PERF_SEL_INT_RESP_RETRY             = 0x00000022,\nSDMA_PERF_SEL_NUM_PACKET                 = 0x00000023,\nSDMA_PERF_SEL_CE_WREQ_IDLE               = 0x00000025,\nSDMA_PERF_SEL_CE_WR_IDLE                 = 0x00000026,\nSDMA_PERF_SEL_CE_SPLIT_IDLE              = 0x00000027,\nSDMA_PERF_SEL_CE_RREQ_IDLE               = 0x00000028,\nSDMA_PERF_SEL_CE_OUT_IDLE                = 0x00000029,\nSDMA_PERF_SEL_CE_IN_IDLE                 = 0x0000002a,\nSDMA_PERF_SEL_CE_DST_IDLE                = 0x0000002b,\nSDMA_PERF_SEL_CE_AFIFO_FULL              = 0x0000002e,\nSDMA_PERF_SEL_CE_INFO_FULL               = 0x00000031,\nSDMA_PERF_SEL_CE_INFO1_FULL              = 0x00000032,\nSDMA_PERF_SEL_CE_RD_STALL                = 0x00000033,\nSDMA_PERF_SEL_CE_WR_STALL                = 0x00000034,\nSDMA_PERF_SEL_GFX_SELECT                 = 0x00000035,\nSDMA_PERF_SEL_RLC0_SELECT                = 0x00000036,\nSDMA_PERF_SEL_RLC1_SELECT                = 0x00000037,\nSDMA_PERF_SEL_PAGE_SELECT                = 0x00000038,\nSDMA_PERF_SEL_CTX_CHANGE                 = 0x00000039,\nSDMA_PERF_SEL_CTX_CHANGE_EXPIRED         = 0x0000003a,\nSDMA_PERF_SEL_CTX_CHANGE_EXCEPTION       = 0x0000003b,\nSDMA_PERF_SEL_DOORBELL                   = 0x0000003c,\nSDMA_PERF_SEL_RD_BA_RTR                  = 0x0000003d,\nSDMA_PERF_SEL_WR_BA_RTR                  = 0x0000003e,\nSDMA_PERF_SEL_F32_L1_WR_VLD              = 0x0000003f,\nSDMA_PERF_SEL_CE_L1_WR_VLD               = 0x00000040,\nSDMA_PERF_SEL_CE_L1_STALL                = 0x00000041,\nSDMA_PERF_SEL_SDMA_INVACK_NFLUSH         = 0x00000042,\nSDMA_PERF_SEL_SDMA_INVACK_FLUSH          = 0x00000043,\nSDMA_PERF_SEL_ATCL2_INVREQ_NFLUSH        = 0x00000044,\nSDMA_PERF_SEL_ATCL2_INVREQ_FLUSH         = 0x00000045,\nSDMA_PERF_SEL_ATCL2_RET_XNACK            = 0x00000046,\nSDMA_PERF_SEL_ATCL2_RET_ACK              = 0x00000047,\nSDMA_PERF_SEL_ATCL2_FREE                 = 0x00000048,\nSDMA_PERF_SEL_SDMA_ATCL2_SEND            = 0x00000049,\nSDMA_PERF_SEL_DMA_L1_WR_SEND             = 0x0000004a,\nSDMA_PERF_SEL_DMA_L1_RD_SEND             = 0x0000004b,\nSDMA_PERF_SEL_DMA_MC_WR_SEND             = 0x0000004c,\nSDMA_PERF_SEL_DMA_MC_RD_SEND             = 0x0000004d,\nSDMA_PERF_SEL_L1_WR_FIFO_IDLE            = 0x0000004e,\nSDMA_PERF_SEL_L1_RD_FIFO_IDLE            = 0x0000004f,\nSDMA_PERF_SEL_L1_WRL2_IDLE               = 0x00000050,\nSDMA_PERF_SEL_L1_RDL2_IDLE               = 0x00000051,\nSDMA_PERF_SEL_L1_WRMC_IDLE               = 0x00000052,\nSDMA_PERF_SEL_L1_RDMC_IDLE               = 0x00000053,\nSDMA_PERF_SEL_L1_WR_INV_IDLE             = 0x00000054,\nSDMA_PERF_SEL_L1_RD_INV_IDLE             = 0x00000055,\nSDMA_PERF_SEL_L1_WR_INV_EN               = 0x00000056,\nSDMA_PERF_SEL_L1_RD_INV_EN               = 0x00000057,\nSDMA_PERF_SEL_L1_WR_WAIT_INVADR          = 0x00000058,\nSDMA_PERF_SEL_L1_RD_WAIT_INVADR          = 0x00000059,\nSDMA_PERF_SEL_IS_INVREQ_ADDR_WR          = 0x0000005a,\nSDMA_PERF_SEL_IS_INVREQ_ADDR_RD          = 0x0000005b,\nSDMA_PERF_SEL_L1_WR_XNACK_TIMEOUT        = 0x0000005c,\nSDMA_PERF_SEL_L1_RD_XNACK_TIMEOUT        = 0x0000005d,\nSDMA_PERF_SEL_L1_INV_MIDDLE              = 0x0000005e,\nSDMA_PERF_SEL_UTCL1_TAG_DELAY_COUNTER    = 0x000000fe,\nSDMA_PERF_SEL_MMHUB_TAG_DELAY_COUNTER    = 0x000000ff,\n} SDMA_PERF_SEL;\n\n \n\n \n\n#define ROM_SIGNATURE                  0x0000aa55\n\n \n\n \n\ntypedef enum ENUM_XDMA_LOCAL_SW_MODE {\nXDMA_LOCAL_SW_MODE_SW_256B_D             = 0x00000002,\nXDMA_LOCAL_SW_MODE_SW_64KB_D             = 0x0000000a,\nXDMA_LOCAL_SW_MODE_SW_64KB_D_X           = 0x0000001a,\n} ENUM_XDMA_LOCAL_SW_MODE;\n\n \n\n \n\ntypedef enum ENUM_XDMA_SLV_ALPHA_POSITION {\nXDMA_SLV_ALPHA_POSITION_7_0              = 0x00000000,\nXDMA_SLV_ALPHA_POSITION_15_8             = 0x00000001,\nXDMA_SLV_ALPHA_POSITION_23_16            = 0x00000002,\nXDMA_SLV_ALPHA_POSITION_31_24            = 0x00000003,\n} ENUM_XDMA_SLV_ALPHA_POSITION;\n\n \n\n \n\ntypedef enum ENUM_XDMA_MSTR_ALPHA_POSITION {\nXDMA_MSTR_ALPHA_POSITION_7_0             = 0x00000000,\nXDMA_MSTR_ALPHA_POSITION_15_8            = 0x00000001,\nXDMA_MSTR_ALPHA_POSITION_23_16           = 0x00000002,\nXDMA_MSTR_ALPHA_POSITION_31_24           = 0x00000003,\n} ENUM_XDMA_MSTR_ALPHA_POSITION;\n\n \n\ntypedef enum ENUM_XDMA_MSTR_VSYNC_GSL_CHECK_SEL {\nXDMA_MSTR_VSYNC_GSL_CHECK_SEL_PIPE0      = 0x00000000,\nXDMA_MSTR_VSYNC_GSL_CHECK_SEL_PIPE1      = 0x00000001,\nXDMA_MSTR_VSYNC_GSL_CHECK_SEL_PIPE2      = 0x00000002,\nXDMA_MSTR_VSYNC_GSL_CHECK_SEL_PIPE3      = 0x00000003,\nXDMA_MSTR_VSYNC_GSL_CHECK_SEL_PIPE4      = 0x00000004,\nXDMA_MSTR_VSYNC_GSL_CHECK_SEL_PIPE5      = 0x00000005,\n} ENUM_XDMA_MSTR_VSYNC_GSL_CHECK_SEL;\n\n\n#endif  \n\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}