<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<!DOCTYPE svg PUBLIC "-//W3C//DTD SVG 1.1//EN"
 "http://www.w3.org/Graphics/SVG/1.1/DTD/svg11.dtd">
<!-- Generated by graphviz version 2.43.0 (0)
 -->
<!-- Title: G Pages: 1 -->
<svg width="1714pt" height="704pt"
 viewBox="0.00 0.00 1714.00 704.00" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink">
<g id="graph0" class="graph" transform="scale(1 1) rotate(0) translate(4 700)">
<title>G</title>
<polygon fill="white" stroke="transparent" points="-4,4 -4,-700 1710,-700 1710,4 -4,4"/>
<g id="clust1" class="cluster">
<title>cluster_root</title>
<g id="a_clust1"><a xlink:title="eventq_index=0&#10;full_system=false&#10;sim_quantum=0&#10;time_sync_enable=false&#10;time_sync_period=100000000000&#10;time_sync_spin_threshold=100000000">
<path fill="#bab6ae" stroke="#000000" d="M20,-8C20,-8 1686,-8 1686,-8 1692,-8 1698,-14 1698,-20 1698,-20 1698,-676 1698,-676 1698,-682 1692,-688 1686,-688 1686,-688 20,-688 20,-688 14,-688 8,-682 8,-676 8,-676 8,-20 8,-20 8,-14 14,-8 20,-8"/>
<text text-anchor="middle" x="853" y="-672.8" font-family="Arial" font-size="14.00" fill="#000000">root </text>
<text text-anchor="middle" x="853" y="-657.8" font-family="Arial" font-size="14.00" fill="#000000">: Root</text>
</a>
</g>
</g>
<g id="clust2" class="cluster">
<title>cluster_board</title>
<g id="a_clust2"><a xlink:title="auto_unlink_shared_backstore=false&#10;cache_line_size=64&#10;eventq_index=0&#10;exit_on_work_items=true&#10;init_param=0&#10;m5ops_base=0&#10;mem_mode=timing&#10;mem_ranges=0:1073741824&#10;memories=board.memory.mem_ctrl.dram&#10;mmap_using_noreserve=false&#10;multi_thread=false&#10;&#10;um_work_ids=16&#10;&#13;eadfile=&#10;&#13;edirect_paths=board.redirect_paths&#10;shadow_rom_ranges=&#10;shared_backstore=&#10;symbolfile=&#10;thermal_components=&#10;thermal_model=Null&#10;work_begin_ckpt_count=0&#10;work_begin_cpu_id_exit=&#45;1&#10;work_begin_exit_count=0&#10;work_cpus_ckpt_count=0&#10;work_end_ckpt_count=0&#10;work_end_exit_count=0&#10;work_item_id=&#45;1&#10;workload=board.workload">
<path fill="#e4e7eb" stroke="#000000" d="M28,-16C28,-16 1678,-16 1678,-16 1684,-16 1690,-22 1690,-28 1690,-28 1690,-630 1690,-630 1690,-636 1684,-642 1678,-642 1678,-642 28,-642 28,-642 22,-642 16,-636 16,-630 16,-630 16,-28 16,-28 16,-22 22,-16 28,-16"/>
<text text-anchor="middle" x="853" y="-626.8" font-family="Arial" font-size="14.00" fill="#000000">board </text>
<text text-anchor="middle" x="853" y="-611.8" font-family="Arial" font-size="14.00" fill="#000000">: SimpleBoard</text>
</a>
</g>
</g>
<g id="clust6" class="cluster">
<title>cluster_board_processor</title>
<g id="a_clust6"><a xlink:title="eventq_index=0&#10;thermal_domain=Null">
<path fill="#bab6ae" stroke="#000000" d="M1172,-138C1172,-138 1670,-138 1670,-138 1676,-138 1682,-144 1682,-150 1682,-150 1682,-432 1682,-432 1682,-438 1676,-444 1670,-444 1670,-444 1172,-444 1172,-444 1166,-444 1160,-438 1160,-432 1160,-432 1160,-150 1160,-150 1160,-144 1166,-138 1172,-138"/>
<text text-anchor="middle" x="1421" y="-428.8" font-family="Arial" font-size="14.00" fill="#000000">processor </text>
<text text-anchor="middle" x="1421" y="-413.8" font-family="Arial" font-size="14.00" fill="#000000">: SimpleProcessor</text>
</a>
</g>
</g>
<g id="clust7" class="cluster">
<title>cluster_board_processor_cores</title>
<g id="a_clust7"><a xlink:title="eventq_index=0&#10;thermal_domain=Null">
<path fill="#9f9c95" stroke="#000000" d="M1180,-146C1180,-146 1662,-146 1662,-146 1668,-146 1674,-152 1674,-158 1674,-158 1674,-386 1674,-386 1674,-392 1668,-398 1662,-398 1662,-398 1180,-398 1180,-398 1174,-398 1168,-392 1168,-386 1168,-386 1168,-158 1168,-158 1168,-152 1174,-146 1180,-146"/>
<text text-anchor="middle" x="1421" y="-382.8" font-family="Arial" font-size="14.00" fill="#000000">cores </text>
<text text-anchor="middle" x="1421" y="-367.8" font-family="Arial" font-size="14.00" fill="#000000">: SimpleCore</text>
</a>
</g>
</g>
<g id="clust8" class="cluster">
<title>cluster_board_processor_cores_core</title>
<g id="a_clust8"><a xlink:title="branchPred=Null&#10;checker=Null&#10;clk_domain=board.clk_domain&#10;cpu_id=0&#10;decoder=board.processor.cores.core.decoder&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;function_trace=false&#10;function_trace_start=0&#10;interrupts=board.processor.cores.core.interrupts&#10;isa=board.processor.cores.core.isa&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=board.processor.cores.core.mmu&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=board.processor.cores.core.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;simpoint_start_insts=&#10;socket_id=0&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=board&#10;tracer=board.processor.cores.core.tracer&#10;workload=board.processor.cores.core.workload">
<path fill="#bbc6d9" stroke="#000000" d="M1188,-154C1188,-154 1654,-154 1654,-154 1660,-154 1666,-160 1666,-166 1666,-166 1666,-340 1666,-340 1666,-346 1660,-352 1654,-352 1654,-352 1188,-352 1188,-352 1182,-352 1176,-346 1176,-340 1176,-340 1176,-166 1176,-166 1176,-160 1182,-154 1188,-154"/>
<text text-anchor="middle" x="1421" y="-336.8" font-family="Arial" font-size="14.00" fill="#000000">core </text>
<text text-anchor="middle" x="1421" y="-321.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTimingSimpleCPU</text>
</a>
</g>
</g>
<g id="clust9" class="cluster">
<title>cluster_board_processor_cores_core_mmu</title>
<g id="a_clust9"><a xlink:title="dtb=board.processor.cores.core.mmu.dtb&#10;dtb_walker=board.processor.cores.core.mmu.dtb_walker&#10;eventq_index=0&#10;itb=board.processor.cores.core.mmu.itb&#10;itb_walker=board.processor.cores.core.mmu.itb_walker&#10;&#13;elease_se=board.processor.cores.core.isa.release_se&#10;stage2_dtb=board.processor.cores.core.mmu.stage2_dtb&#10;stage2_dtb_walker=board.processor.cores.core.mmu.stage2_dtb_walker&#10;stage2_itb=board.processor.cores.core.mmu.stage2_itb&#10;stage2_itb_walker=board.processor.cores.core.mmu.stage2_itb_walker&#10;sys=board">
<path fill="#bab6ae" stroke="#000000" d="M1400,-162C1400,-162 1646,-162 1646,-162 1652,-162 1658,-168 1658,-174 1658,-174 1658,-294 1658,-294 1658,-300 1652,-306 1646,-306 1646,-306 1400,-306 1400,-306 1394,-306 1388,-300 1388,-294 1388,-294 1388,-174 1388,-174 1388,-168 1394,-162 1400,-162"/>
<text text-anchor="middle" x="1523" y="-290.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="1523" y="-275.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmMMU</text>
</a>
</g>
</g>
<g id="clust15" class="cluster">
<title>cluster_board_processor_cores_core_mmu_itb_walker</title>
<g id="a_clust15"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;is_stage2=false&#10;&#10;um_squash_per_cycle=2&#10;power_model=&#10;power_state=board.processor.cores.core.mmu.itb_walker.power_state&#10;sys=board">
<path fill="#9f9c95" stroke="#000000" d="M1539,-170C1539,-170 1638,-170 1638,-170 1644,-170 1650,-176 1650,-182 1650,-182 1650,-248 1650,-248 1650,-254 1644,-260 1638,-260 1638,-260 1539,-260 1539,-260 1533,-260 1527,-254 1527,-248 1527,-248 1527,-182 1527,-182 1527,-176 1533,-170 1539,-170"/>
<text text-anchor="middle" x="1588.5" y="-244.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker </text>
<text text-anchor="middle" x="1588.5" y="-229.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTableWalker</text>
</a>
</g>
</g>
<g id="clust17" class="cluster">
<title>cluster_board_processor_cores_core_mmu_dtb_walker</title>
<g id="a_clust17"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;is_stage2=false&#10;&#10;um_squash_per_cycle=2&#10;power_model=&#10;power_state=board.processor.cores.core.mmu.dtb_walker.power_state&#10;sys=board">
<path fill="#9f9c95" stroke="#000000" d="M1408,-170C1408,-170 1507,-170 1507,-170 1513,-170 1519,-176 1519,-182 1519,-182 1519,-248 1519,-248 1519,-254 1513,-260 1507,-260 1507,-260 1408,-260 1408,-260 1402,-260 1396,-254 1396,-248 1396,-248 1396,-182 1396,-182 1396,-176 1402,-170 1408,-170"/>
<text text-anchor="middle" x="1457.5" y="-244.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker </text>
<text text-anchor="middle" x="1457.5" y="-229.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTableWalker</text>
</a>
</g>
</g>
<g id="clust31" class="cluster">
<title>cluster_board_memory</title>
<g id="a_clust31"><a xlink:title="eventq_index=0&#10;thermal_domain=Null">
<path fill="#bab6ae" stroke="#000000" d="M250,-452C250,-452 366,-452 366,-452 372,-452 378,-458 378,-464 378,-464 378,-584 378,-584 378,-590 372,-596 366,-596 366,-596 250,-596 250,-596 244,-596 238,-590 238,-584 238,-584 238,-464 238,-464 238,-458 244,-452 250,-452"/>
<text text-anchor="middle" x="308" y="-580.8" font-family="Arial" font-size="14.00" fill="#000000">memory </text>
<text text-anchor="middle" x="308" y="-565.8" font-family="Arial" font-size="14.00" fill="#000000">: ChanneledMemory</text>
</a>
</g>
</g>
<g id="clust32" class="cluster">
<title>cluster_board_memory_mem_ctrl</title>
<g id="a_clust32"><a xlink:title="clk_domain=board.clk_domain&#10;command_window=10000&#10;disable_sanity_check=false&#10;dram=board.memory.mem_ctrl.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=board.memory.mem_ctrl.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=board&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#9f9c95" stroke="#000000" d="M275,-460C275,-460 328,-460 328,-460 334,-460 340,-466 340,-472 340,-472 340,-538 340,-538 340,-544 334,-550 328,-550 328,-550 275,-550 275,-550 269,-550 263,-544 263,-538 263,-538 263,-472 263,-472 263,-466 269,-460 275,-460"/>
<text text-anchor="middle" x="301.5" y="-534.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrl </text>
<text text-anchor="middle" x="301.5" y="-519.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<g id="clust36" class="cluster">
<title>cluster_board_cache_hierarchy</title>
<g id="a_clust36"><a xlink:title="eventq_index=0&#10;thermal_domain=Null">
<path fill="#bab6ae" stroke="#000000" d="M36,-24C36,-24 1140,-24 1140,-24 1146,-24 1152,-30 1152,-36 1152,-36 1152,-294 1152,-294 1152,-300 1146,-306 1140,-306 1140,-306 36,-306 36,-306 30,-306 24,-300 24,-294 24,-294 24,-36 24,-36 24,-30 30,-24 36,-24"/>
<text text-anchor="middle" x="588" y="-290.8" font-family="Arial" font-size="14.00" fill="#000000">cache_hierarchy </text>
<text text-anchor="middle" x="588" y="-275.8" font-family="Arial" font-size="14.00" fill="#000000">: PrivateL1CacheHierarchy</text>
</a>
</g>
</g>
<g id="clust37" class="cluster">
<title>cluster_board_cache_hierarchy_membus</title>
<g id="a_clust37"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;forward_latency=4&#10;frontend_latency=3&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=true&#10;point_of_unification=true&#10;power_model=&#10;power_state=board.cache_hierarchy.membus.power_state&#10;&#13;esponse_latency=2&#10;snoop_filter=board.cache_hierarchy.membus.snoop_filter&#10;snoop_response_latency=4&#10;system=board&#10;use_default_range=false&#10;width=64">
<path fill="#6f798c" stroke="#000000" d="M44,-32C44,-32 356,-32 356,-32 362,-32 368,-38 368,-44 368,-44 368,-248 368,-248 368,-254 362,-260 356,-260 356,-260 44,-260 44,-260 38,-260 32,-254 32,-248 32,-248 32,-44 32,-44 32,-38 38,-32 44,-32"/>
<text text-anchor="middle" x="200" y="-244.8" font-family="Arial" font-size="14.00" fill="#000000">membus </text>
<text text-anchor="middle" x="200" y="-229.8" font-family="Arial" font-size="14.00" fill="#000000">: SystemXBar</text>
</a>
</g>
</g>
<g id="clust40" class="cluster">
<title>cluster_board_cache_hierarchy_membus_badaddr_responder</title>
<g id="a_clust40"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;fake_mem=false&#10;pio_addr=0&#10;pio_latency=100000&#10;pio_size=8&#10;power_model=&#10;power_state=board.cache_hierarchy.membus.badaddr_responder.power_state&#10;&#13;et_bad_addr=true&#10;&#13;et_data16=65535&#10;&#13;et_data32=4294967295&#10;&#13;et_data64=18446744073709551615&#10;&#13;et_data8=255&#10;system=board&#10;update_data=false&#10;warn_access=">
<path fill="#c7a793" stroke="#000000" d="M52,-40C52,-40 166,-40 166,-40 172,-40 178,-46 178,-52 178,-52 178,-118 178,-118 178,-124 172,-130 166,-130 166,-130 52,-130 52,-130 46,-130 40,-124 40,-118 40,-118 40,-52 40,-52 40,-46 46,-40 52,-40"/>
<text text-anchor="middle" x="109" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">badaddr_responder </text>
<text text-anchor="middle" x="109" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: BadAddr</text>
</a>
</g>
</g>
<g id="clust42" class="cluster">
<title>cluster_board_cache_hierarchy_l1icaches</title>
<g id="a_clust42"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=16&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.l1icaches.power_state&#10;prefetcher=board.cache_hierarchy.l1icaches.prefetcher&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.l1icaches.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=65536&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.l1icaches.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#9f9c95" stroke="#000000" d="M582,-40C582,-40 744,-40 744,-40 750,-40 756,-46 756,-52 756,-52 756,-118 756,-118 756,-124 750,-130 744,-130 744,-130 582,-130 582,-130 576,-130 570,-124 570,-118 570,-118 570,-52 570,-52 570,-46 576,-40 582,-40"/>
<text text-anchor="middle" x="663" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">l1icaches </text>
<text text-anchor="middle" x="663" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: L1ICache</text>
</a>
</g>
</g>
<g id="clust52" class="cluster">
<title>cluster_board_cache_hierarchy_l1dcaches</title>
<g id="a_clust52"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=16&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.l1dcaches.power_state&#10;prefetcher=board.cache_hierarchy.l1dcaches.prefetcher&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.l1dcaches.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=65536&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.l1dcaches.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#9f9c95" stroke="#000000" d="M388,-40C388,-40 550,-40 550,-40 556,-40 562,-46 562,-52 562,-52 562,-118 562,-118 562,-124 556,-130 550,-130 550,-130 388,-130 388,-130 382,-130 376,-124 376,-118 376,-118 376,-52 376,-52 376,-46 382,-40 388,-40"/>
<text text-anchor="middle" x="469" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">l1dcaches </text>
<text text-anchor="middle" x="469" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: L1DCache</text>
</a>
</g>
</g>
<g id="clust62" class="cluster">
<title>cluster_board_cache_hierarchy_iptw_caches</title>
<g id="a_clust62"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=4&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.iptw_caches.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.iptw_caches.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=8192&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.iptw_caches.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#9f9c95" stroke="#000000" d="M970,-40C970,-40 1132,-40 1132,-40 1138,-40 1144,-46 1144,-52 1144,-52 1144,-118 1144,-118 1144,-124 1138,-130 1132,-130 1132,-130 970,-130 970,-130 964,-130 958,-124 958,-118 958,-118 958,-52 958,-52 958,-46 964,-40 970,-40"/>
<text text-anchor="middle" x="1051" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">iptw_caches </text>
<text text-anchor="middle" x="1051" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: MMUCache</text>
</a>
</g>
</g>
<g id="clust68" class="cluster">
<title>cluster_board_cache_hierarchy_dptw_caches</title>
<g id="a_clust68"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=4&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.dptw_caches.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.dptw_caches.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=8192&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.dptw_caches.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#9f9c95" stroke="#000000" d="M776,-40C776,-40 938,-40 938,-40 944,-40 950,-46 950,-52 950,-52 950,-118 950,-118 950,-124 944,-130 938,-130 938,-130 776,-130 776,-130 770,-130 764,-124 764,-118 764,-118 764,-52 764,-52 764,-46 770,-40 776,-40"/>
<text text-anchor="middle" x="857" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">dptw_caches </text>
<text text-anchor="middle" x="857" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: MMUCache</text>
</a>
</g>
</g>
<!-- board_system_port -->
<g id="node1" class="node">
<title>board_system_port</title>
<path fill="#b6b8bc" stroke="#000000" d="M203.5,-504C203.5,-504 136.5,-504 136.5,-504 130.5,-504 124.5,-498 124.5,-492 124.5,-492 124.5,-480 124.5,-480 124.5,-474 130.5,-468 136.5,-468 136.5,-468 203.5,-468 203.5,-468 209.5,-468 215.5,-474 215.5,-480 215.5,-480 215.5,-492 215.5,-492 215.5,-498 209.5,-504 203.5,-504"/>
<text text-anchor="middle" x="170" y="-482.3" font-family="Arial" font-size="14.00" fill="#000000">system_port</text>
</g>
<!-- board_cache_hierarchy_membus_cpu_side_ports -->
<g id="node7" class="node">
<title>board_cache_hierarchy_membus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M212,-214C212,-214 128,-214 128,-214 122,-214 116,-208 116,-202 116,-202 116,-190 116,-190 116,-184 122,-178 128,-178 128,-178 212,-178 212,-178 218,-178 224,-184 224,-190 224,-190 224,-202 224,-202 224,-208 218,-214 212,-214"/>
<text text-anchor="middle" x="170" y="-192.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- board_system_port&#45;&gt;board_cache_hierarchy_membus_cpu_side_ports -->
<g id="edge1" class="edge">
<title>board_system_port&#45;&gt;board_cache_hierarchy_membus_cpu_side_ports</title>
<path fill="none" stroke="black" d="M170,-467.85C170,-419.72 170,-283.14 170,-224.41"/>
<polygon fill="black" stroke="black" points="173.5,-224.06 170,-214.06 166.5,-224.06 173.5,-224.06"/>
</g>
<!-- board_processor_cores_core_icache_port -->
<g id="node2" class="node">
<title>board_processor_cores_core_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M1368,-214C1368,-214 1306,-214 1306,-214 1300,-214 1294,-208 1294,-202 1294,-202 1294,-190 1294,-190 1294,-184 1300,-178 1306,-178 1306,-178 1368,-178 1368,-178 1374,-178 1380,-184 1380,-190 1380,-190 1380,-202 1380,-202 1380,-208 1374,-214 1368,-214"/>
<text text-anchor="middle" x="1337" y="-192.3" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- board_cache_hierarchy_l1icaches_cpu_side -->
<g id="node11" class="node">
<title>board_cache_hierarchy_l1icaches_cpu_side</title>
<path fill="#7f7c77" stroke="#000000" d="M735.5,-84C735.5,-84 688.5,-84 688.5,-84 682.5,-84 676.5,-78 676.5,-72 676.5,-72 676.5,-60 676.5,-60 676.5,-54 682.5,-48 688.5,-48 688.5,-48 735.5,-48 735.5,-48 741.5,-48 747.5,-54 747.5,-60 747.5,-60 747.5,-72 747.5,-72 747.5,-78 741.5,-84 735.5,-84"/>
<text text-anchor="middle" x="712" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores_core_icache_port&#45;&gt;board_cache_hierarchy_l1icaches_cpu_side -->
<g id="edge2" class="edge">
<title>board_processor_cores_core_icache_port&#45;&gt;board_cache_hierarchy_l1icaches_cpu_side</title>
<path fill="none" stroke="black" d="M1326.88,-177.75C1317.83,-164.16 1303.2,-146.2 1285,-138 1258.4,-126.02 786.04,-143.15 760,-130 744.54,-122.2 732.68,-106.82 724.61,-93.22"/>
<polygon fill="black" stroke="black" points="727.53,-91.26 719.63,-84.2 721.4,-94.64 727.53,-91.26"/>
</g>
<!-- board_processor_cores_core_dcache_port -->
<g id="node3" class="node">
<title>board_processor_cores_core_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M1263.5,-214C1263.5,-214 1196.5,-214 1196.5,-214 1190.5,-214 1184.5,-208 1184.5,-202 1184.5,-202 1184.5,-190 1184.5,-190 1184.5,-184 1190.5,-178 1196.5,-178 1196.5,-178 1263.5,-178 1263.5,-178 1269.5,-178 1275.5,-184 1275.5,-190 1275.5,-190 1275.5,-202 1275.5,-202 1275.5,-208 1269.5,-214 1263.5,-214"/>
<text text-anchor="middle" x="1230" y="-192.3" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- board_cache_hierarchy_l1dcaches_cpu_side -->
<g id="node13" class="node">
<title>board_cache_hierarchy_l1dcaches_cpu_side</title>
<path fill="#7f7c77" stroke="#000000" d="M541.5,-84C541.5,-84 494.5,-84 494.5,-84 488.5,-84 482.5,-78 482.5,-72 482.5,-72 482.5,-60 482.5,-60 482.5,-54 488.5,-48 494.5,-48 494.5,-48 541.5,-48 541.5,-48 547.5,-48 553.5,-54 553.5,-60 553.5,-60 553.5,-72 553.5,-72 553.5,-78 547.5,-84 541.5,-84"/>
<text text-anchor="middle" x="518" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores_core_dcache_port&#45;&gt;board_cache_hierarchy_l1dcaches_cpu_side -->
<g id="edge3" class="edge">
<title>board_processor_cores_core_dcache_port&#45;&gt;board_cache_hierarchy_l1dcaches_cpu_side</title>
<path fill="none" stroke="black" d="M1184.15,-195.2C1051.89,-195.04 672.35,-189.3 566,-130 550.97,-121.62 539.17,-106.38 531.03,-92.99"/>
<polygon fill="black" stroke="black" points="533.97,-91.08 525.98,-84.12 527.88,-94.55 533.97,-91.08"/>
</g>
<!-- board_processor_cores_core_mmu_itb_walker_port -->
<g id="node4" class="node">
<title>board_processor_cores_core_mmu_itb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M1577,-214C1577,-214 1547,-214 1547,-214 1541,-214 1535,-208 1535,-202 1535,-202 1535,-190 1535,-190 1535,-184 1541,-178 1547,-178 1547,-178 1577,-178 1577,-178 1583,-178 1589,-184 1589,-190 1589,-190 1589,-202 1589,-202 1589,-208 1583,-214 1577,-214"/>
<text text-anchor="middle" x="1562" y="-192.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- board_cache_hierarchy_iptw_caches_cpu_side -->
<g id="node15" class="node">
<title>board_cache_hierarchy_iptw_caches_cpu_side</title>
<path fill="#7f7c77" stroke="#000000" d="M1123.5,-84C1123.5,-84 1076.5,-84 1076.5,-84 1070.5,-84 1064.5,-78 1064.5,-72 1064.5,-72 1064.5,-60 1064.5,-60 1064.5,-54 1070.5,-48 1076.5,-48 1076.5,-48 1123.5,-48 1123.5,-48 1129.5,-48 1135.5,-54 1135.5,-60 1135.5,-60 1135.5,-72 1135.5,-72 1135.5,-78 1129.5,-84 1123.5,-84"/>
<text text-anchor="middle" x="1100" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores_core_mmu_itb_walker_port&#45;&gt;board_cache_hierarchy_iptw_caches_cpu_side -->
<g id="edge4" class="edge">
<title>board_processor_cores_core_mmu_itb_walker_port&#45;&gt;board_cache_hierarchy_iptw_caches_cpu_side</title>
<path fill="none" stroke="black" d="M1554.89,-177.96C1548.51,-164.88 1537.85,-147.49 1523,-138 1460.87,-98.3 1241.73,-77.54 1145.68,-70.17"/>
<polygon fill="black" stroke="black" points="1145.92,-66.67 1135.69,-69.41 1145.4,-73.65 1145.92,-66.67"/>
</g>
<!-- board_processor_cores_core_mmu_dtb_walker_port -->
<g id="node5" class="node">
<title>board_processor_cores_core_mmu_dtb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M1446,-214C1446,-214 1416,-214 1416,-214 1410,-214 1404,-208 1404,-202 1404,-202 1404,-190 1404,-190 1404,-184 1410,-178 1416,-178 1416,-178 1446,-178 1446,-178 1452,-178 1458,-184 1458,-190 1458,-190 1458,-202 1458,-202 1458,-208 1452,-214 1446,-214"/>
<text text-anchor="middle" x="1431" y="-192.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- board_cache_hierarchy_dptw_caches_cpu_side -->
<g id="node17" class="node">
<title>board_cache_hierarchy_dptw_caches_cpu_side</title>
<path fill="#7f7c77" stroke="#000000" d="M929.5,-84C929.5,-84 882.5,-84 882.5,-84 876.5,-84 870.5,-78 870.5,-72 870.5,-72 870.5,-60 870.5,-60 870.5,-54 876.5,-48 882.5,-48 882.5,-48 929.5,-48 929.5,-48 935.5,-48 941.5,-54 941.5,-60 941.5,-60 941.5,-72 941.5,-72 941.5,-78 935.5,-84 929.5,-84"/>
<text text-anchor="middle" x="906" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores_core_mmu_dtb_walker_port&#45;&gt;board_cache_hierarchy_dptw_caches_cpu_side -->
<g id="edge5" class="edge">
<title>board_processor_cores_core_mmu_dtb_walker_port&#45;&gt;board_cache_hierarchy_dptw_caches_cpu_side</title>
<path fill="none" stroke="black" d="M1426.71,-177.74C1422.39,-164.35 1414.25,-146.65 1400,-138 1378.81,-125.15 976.11,-141.2 954,-130 938.55,-122.18 926.69,-106.8 918.62,-93.2"/>
<polygon fill="black" stroke="black" points="921.54,-91.25 913.64,-84.18 915.41,-94.63 921.54,-91.25"/>
</g>
<!-- board_memory_mem_ctrl_port -->
<g id="node6" class="node">
<title>board_memory_mem_ctrl_port</title>
<path fill="#7f7c77" stroke="#000000" d="M316,-504C316,-504 286,-504 286,-504 280,-504 274,-498 274,-492 274,-492 274,-480 274,-480 274,-474 280,-468 286,-468 286,-468 316,-468 316,-468 322,-468 328,-474 328,-480 328,-480 328,-492 328,-492 328,-498 322,-504 316,-504"/>
<text text-anchor="middle" x="301" y="-482.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- board_cache_hierarchy_membus_mem_side_ports -->
<g id="node8" class="node">
<title>board_cache_hierarchy_membus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M348,-214C348,-214 254,-214 254,-214 248,-214 242,-208 242,-202 242,-202 242,-190 242,-190 242,-184 248,-178 254,-178 254,-178 348,-178 348,-178 354,-178 360,-184 360,-190 360,-190 360,-202 360,-202 360,-208 354,-214 348,-214"/>
<text text-anchor="middle" x="301" y="-192.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- board_memory_mem_ctrl_port&#45;&gt;board_cache_hierarchy_membus_mem_side_ports -->
<g id="edge6" class="edge">
<title>board_memory_mem_ctrl_port&#45;&gt;board_cache_hierarchy_membus_mem_side_ports</title>
<path fill="none" stroke="black" d="M301,-457.48C301,-398.65 301,-262.08 301,-214.06"/>
<polygon fill="black" stroke="black" points="297.5,-457.85 301,-467.85 304.5,-457.85 297.5,-457.85"/>
</g>
<!-- board_cache_hierarchy_l1icaches_mem_side -->
<g id="node12" class="node">
<title>board_cache_hierarchy_l1icaches_mem_side</title>
<path fill="#7f7c77" stroke="#000000" d="M646,-84C646,-84 590,-84 590,-84 584,-84 578,-78 578,-72 578,-72 578,-60 578,-60 578,-54 584,-48 590,-48 590,-48 646,-48 646,-48 652,-48 658,-54 658,-60 658,-60 658,-72 658,-72 658,-78 652,-84 646,-84"/>
<text text-anchor="middle" x="618" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_membus_cpu_side_ports&#45;&gt;board_cache_hierarchy_l1icaches_mem_side -->
<g id="edge7" class="edge">
<title>board_cache_hierarchy_membus_cpu_side_ports&#45;&gt;board_cache_hierarchy_l1icaches_mem_side</title>
<path fill="none" stroke="black" d="M189.69,-170.29C200.94,-158.16 216.14,-144.73 233,-138 267.37,-124.28 532.71,-146.18 566,-130 585.77,-120.39 600.66,-99.32 609.34,-84.19"/>
<polygon fill="black" stroke="black" points="186.88,-168.18 182.89,-177.99 192.13,-172.81 186.88,-168.18"/>
</g>
<!-- board_cache_hierarchy_l1dcaches_mem_side -->
<g id="node14" class="node">
<title>board_cache_hierarchy_l1dcaches_mem_side</title>
<path fill="#7f7c77" stroke="#000000" d="M452,-84C452,-84 396,-84 396,-84 390,-84 384,-78 384,-72 384,-72 384,-60 384,-60 384,-54 390,-48 396,-48 396,-48 452,-48 452,-48 458,-48 464,-54 464,-60 464,-60 464,-72 464,-72 464,-78 458,-84 452,-84"/>
<text text-anchor="middle" x="424" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_membus_cpu_side_ports&#45;&gt;board_cache_hierarchy_l1dcaches_mem_side -->
<g id="edge8" class="edge">
<title>board_cache_hierarchy_membus_cpu_side_ports&#45;&gt;board_cache_hierarchy_l1dcaches_mem_side</title>
<path fill="none" stroke="black" d="M192.74,-170.52C204.02,-159.46 218.35,-146.89 233,-138 281.38,-108.62 343.9,-88.23 383.98,-77.07"/>
<polygon fill="black" stroke="black" points="190,-168.32 185.45,-177.89 194.97,-173.24 190,-168.32"/>
</g>
<!-- board_cache_hierarchy_iptw_caches_mem_side -->
<g id="node16" class="node">
<title>board_cache_hierarchy_iptw_caches_mem_side</title>
<path fill="#7f7c77" stroke="#000000" d="M1034,-84C1034,-84 978,-84 978,-84 972,-84 966,-78 966,-72 966,-72 966,-60 966,-60 966,-54 972,-48 978,-48 978,-48 1034,-48 1034,-48 1040,-48 1046,-54 1046,-60 1046,-60 1046,-72 1046,-72 1046,-78 1040,-84 1034,-84"/>
<text text-anchor="middle" x="1006" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_membus_cpu_side_ports&#45;&gt;board_cache_hierarchy_iptw_caches_mem_side -->
<g id="edge9" class="edge">
<title>board_cache_hierarchy_membus_cpu_side_ports&#45;&gt;board_cache_hierarchy_iptw_caches_mem_side</title>
<path fill="none" stroke="black" d="M189.65,-170.2C200.89,-158.04 216.1,-144.62 233,-138 270.3,-123.39 917.86,-147.28 954,-130 973.83,-120.52 988.71,-99.42 997.37,-84.25"/>
<polygon fill="black" stroke="black" points="186.84,-168.1 182.86,-177.93 192.09,-172.73 186.84,-168.1"/>
</g>
<!-- board_cache_hierarchy_dptw_caches_mem_side -->
<g id="node18" class="node">
<title>board_cache_hierarchy_dptw_caches_mem_side</title>
<path fill="#7f7c77" stroke="#000000" d="M840,-84C840,-84 784,-84 784,-84 778,-84 772,-78 772,-72 772,-72 772,-60 772,-60 772,-54 778,-48 784,-48 784,-48 840,-48 840,-48 846,-48 852,-54 852,-60 852,-60 852,-72 852,-72 852,-78 846,-84 840,-84"/>
<text text-anchor="middle" x="812" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_membus_cpu_side_ports&#45;&gt;board_cache_hierarchy_dptw_caches_mem_side -->
<g id="edge10" class="edge">
<title>board_cache_hierarchy_membus_cpu_side_ports&#45;&gt;board_cache_hierarchy_dptw_caches_mem_side</title>
<path fill="none" stroke="black" d="M189.66,-170.23C200.91,-158.08 216.11,-144.65 233,-138 260.24,-127.27 733.61,-142.68 760,-130 779.81,-120.48 794.7,-99.39 803.36,-84.23"/>
<polygon fill="black" stroke="black" points="186.85,-168.13 182.87,-177.95 192.11,-172.75 186.85,-168.13"/>
</g>
<!-- board_cache_hierarchy_membus_default -->
<g id="node9" class="node">
<title>board_cache_hierarchy_membus_default</title>
<path fill="#586070" stroke="#000000" d="M85.5,-214C85.5,-214 52.5,-214 52.5,-214 46.5,-214 40.5,-208 40.5,-202 40.5,-202 40.5,-190 40.5,-190 40.5,-184 46.5,-178 52.5,-178 52.5,-178 85.5,-178 85.5,-178 91.5,-178 97.5,-184 97.5,-190 97.5,-190 97.5,-202 97.5,-202 97.5,-208 91.5,-214 85.5,-214"/>
<text text-anchor="middle" x="69" y="-192.3" font-family="Arial" font-size="14.00" fill="#000000">default</text>
</g>
<!-- board_cache_hierarchy_membus_badaddr_responder_pio -->
<g id="node10" class="node">
<title>board_cache_hierarchy_membus_badaddr_responder_pio</title>
<path fill="#9f8575" stroke="#000000" d="M90,-84C90,-84 60,-84 60,-84 54,-84 48,-78 48,-72 48,-72 48,-60 48,-60 48,-54 54,-48 60,-48 60,-48 90,-48 90,-48 96,-48 102,-54 102,-60 102,-60 102,-72 102,-72 102,-78 96,-84 90,-84"/>
<text text-anchor="middle" x="75" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- board_cache_hierarchy_membus_default&#45;&gt;board_cache_hierarchy_membus_badaddr_responder_pio -->
<g id="edge11" class="edge">
<title>board_cache_hierarchy_membus_default&#45;&gt;board_cache_hierarchy_membus_badaddr_responder_pio</title>
<path fill="none" stroke="black" d="M69.81,-177.74C70.81,-156.36 72.53,-119.69 73.71,-94.44"/>
<polygon fill="black" stroke="black" points="77.21,-94.55 74.18,-84.4 70.22,-94.22 77.21,-94.55"/>
</g>
</g>
</svg>
