<!DOCTYPE html><html lang="zh-CN" data-theme="light"><head><meta charset="UTF-8"><meta http-equiv="X-UA-Compatible" content="IE=edge"><meta name="viewport" content="width=device-width,initial-scale=1"><title>Quartus记录 | STAR</title><meta name="keywords" content="quartus"><meta name="author" content="stardust,邮箱"><meta name="copyright" content="stardust"><meta name="format-detection" content="telephone=no"><meta name="theme-color" content="#ffffff"><meta name="description" content="基础知识  模块语句及其表达方式   任一可综合的最基本的模块都必须以关键词module开头。  模块名最好根据相应电路的功能来确定。如4位二进制计数器用counter4b。 模块端口列表中须列出此模块的所有输入、输出或双向端口名，端口名间用逗号分开，括号外加分号。 endmodule是模块结束语句关键词，旁边不加任何标点符号。对模块端口及其功能的描述语句都 必须放在模块语句module_endm">
<meta property="og:type" content="article">
<meta property="og:title" content="Quartus记录">
<meta property="og:url" content="http://stardust14.com/2020/11/30/Quartus%E8%AE%B0%E5%BD%95/index.html">
<meta property="og:site_name" content="STAR">
<meta property="og:description" content="基础知识  模块语句及其表达方式   任一可综合的最基本的模块都必须以关键词module开头。  模块名最好根据相应电路的功能来确定。如4位二进制计数器用counter4b。 模块端口列表中须列出此模块的所有输入、输出或双向端口名，端口名间用逗号分开，括号外加分号。 endmodule是模块结束语句关键词，旁边不加任何标点符号。对模块端口及其功能的描述语句都 必须放在模块语句module_endm">
<meta property="og:locale" content="zh_CN">
<meta property="og:image" content="https://cdn.jsdelivr.net/gh/stardust14/picture/img/test08.png">
<meta property="article:published_time" content="2020-11-30T11:42:57.000Z">
<meta property="article:modified_time" content="2020-11-30T11:42:57.000Z">
<meta property="article:author" content="stardust">
<meta property="article:tag" content="quartus">
<meta name="twitter:card" content="summary">
<meta name="twitter:image" content="https://cdn.jsdelivr.net/gh/stardust14/picture/img/test08.png"><link rel="shortcut icon" href="https://cdn.jsdelivr.net/gh/stardust14/picture/img/blogstar.png"><link rel="canonical" href="http://stardust14.com/2020/11/30/Quartus%E8%AE%B0%E5%BD%95/"><link rel="preconnect" href="//cdn.jsdelivr.net"/><link rel="preconnect" href="//busuanzi.ibruce.info"/><link rel="stylesheet" href="/css/index.css"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fortawesome/fontawesome-free/css/all.min.css" media="print" onload="this.media='all'"><script>const GLOBAL_CONFIG = { 
  root: '/',
  algolia: undefined,
  localSearch: {"path":"search.xml","languages":{"hits_empty":"找不到您查询的内容：${query}"}},
  translate: undefined,
  noticeOutdate: {"limitDay":500,"position":"top","messagePrev":"It has been","messageNext":"days since the last update, the content of the article may be outdated."},
  highlight: {"plugin":"highlighjs","highlightCopy":true,"highlightLang":true,"highlightHeightLimit":false},
  copy: {
    success: '复制成功',
    error: '复制错误',
    noSupport: '浏览器不支持'
  },
  relativeDate: {
    homepage: true,
    post: true
  },
  runtime: '天',
  date_suffix: {
    just: '刚刚',
    min: '分钟前',
    hour: '小时前',
    day: '天前',
    month: '个月前'
  },
  copyright: undefined,
  lightbox: 'fancybox',
  Snackbar: undefined,
  source: {
    jQuery: 'https://cdn.jsdelivr.net/npm/jquery@latest/dist/jquery.min.js',
    justifiedGallery: {
      js: 'https://cdn.jsdelivr.net/npm/justifiedGallery/dist/js/jquery.justifiedGallery.min.js',
      css: 'https://cdn.jsdelivr.net/npm/justifiedGallery/dist/css/justifiedGallery.min.css'
    },
    fancybox: {
      js: 'https://cdn.jsdelivr.net/npm/@fancyapps/fancybox@latest/dist/jquery.fancybox.min.js',
      css: 'https://cdn.jsdelivr.net/npm/@fancyapps/fancybox@latest/dist/jquery.fancybox.min.css'
    }
  },
  isPhotoFigcaption: true,
  islazyload: true,
  isanchor: false
}</script><script id="config-diff">var GLOBAL_CONFIG_SITE = { 
  isPost: true,
  isHome: false,
  isHighlightShrink: false,
  isToc: true,
  postUpdate: '2020-11-30 19:42:57'
}</script><noscript><style type="text/css">
  #nav {
    opacity: 1
  }
  .justified-gallery img {
    opacity: 1
  }

  #recent-posts time,
  #post-meta time {
    display: inline !important
  }
</style></noscript><script>(win=>{
    win.saveToLocal = {
      set: function setWithExpiry(key, value, ttl) {
        if (ttl === 0) return
        const now = new Date()
        const expiryDay = ttl * 86400000
        const item = {
          value: value,
          expiry: now.getTime() + expiryDay,
        }
        localStorage.setItem(key, JSON.stringify(item))
      },

      get: function getWithExpiry(key) {
        const itemStr = localStorage.getItem(key)

        if (!itemStr) {
          return undefined
        }
        const item = JSON.parse(itemStr)
        const now = new Date()

        if (now.getTime() > item.expiry) {
          localStorage.removeItem(key)
          return undefined
        }
        return item.value
      }
    }
  
    win.getScript = url => new Promise((resolve, reject) => {
      const script = document.createElement('script')
      script.src = url
      script.async = true
      script.onerror = reject
      script.onload = script.onreadystatechange = function() {
        const loadState = this.readyState
        if (loadState && loadState !== 'loaded' && loadState !== 'complete') return
        script.onload = script.onreadystatechange = null
        resolve()
      }
      document.head.appendChild(script)
    })
  
      win.activateDarkMode = function () {
        document.documentElement.setAttribute('data-theme', 'dark')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', '#0d0d0d')
        }
      }
      win.activateLightMode = function () {
        document.documentElement.setAttribute('data-theme', 'light')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', '#ffffff')
        }
      }
      const t = saveToLocal.get('theme')
    
          const now = new Date()
          const hour = now.getHours()
          const isNight = hour <= 6 || hour >= 18
          if (t === undefined) isNight ? activateDarkMode() : activateLightMode()
          else if (t === 'light') activateLightMode()
          else activateDarkMode()
        
      const asideStatus = saveToLocal.get('aside-status')
      if (asideStatus !== undefined) {
        if (asideStatus === 'hide') {
          document.documentElement.classList.add('hide-aside')
        } else {
          document.documentElement.classList.remove('hide-aside')
        }
      }
    
    const fontSizeVal = saveToLocal.get('global-font-size')
    if (fontSizeVal !== undefined) {
      document.documentElement.style.setProperty('--global-font-size', fontSizeVal + 'px')
    }
    })(window)</script><link rel="stylesheet" href="https://cdn.jsdelivr.net/gh/stardust14/CDN/HexoStatic/css/newboth.css"><link rel="stylesheet" href="https://cdn.jsdelivr.net/gh/stardust14/CDN/HexoStatic/css/hideCategory.min.css"><link rel="stylesheet" href="https://cdn.jsdelivr.net/gh/stardust14/CDN/HexoStatic/css/scrollBar.css"><link rel="stylesheet" href="/css/mouse.css"><meta name="generator" content="Hexo 5.0.0"><link rel="alternate" href="/atom.xml" title="STAR" type="application/atom+xml">
</head><body><div id="web_bg"></div><div id="sidebar"><div id="menu-mask"></div><div id="sidebar-menus"><div class="author-avatar"><img class="avatar-img" src= "data:image/gif;base64,R0lGODdhAQABAPAAAMPDwwAAACwAAAAAAQABAAACAkQBADs=" data-lazy-src="/images/avatar.png" onerror="onerror=null;src='/img/friend_404.gif'" alt="avatar"/></div><div class="site-data"><div class="data-item is-center"><div class="data-item-link"><a href="/archives/"><div class="headline">文章</div><div class="length-num">23</div></a></div></div><div class="data-item is-center"><div class="data-item-link"><a href="/tags/"><div class="headline">标签</div><div class="length-num">14</div></a></div></div><div class="data-item is-center"><div class="data-item-link"><a href="/categories/"><div class="headline">分类</div><div class="length-num">15</div></a></div></div></div><hr/><div class="menus_items"><div class="menus_item"><a class="site-page" href="/"><i class="fa-fw fas fa-home"></i><span> 首页</span></a></div><div class="menus_item"><a class="site-page" href="/archives/"><i class="fa-fw fas fa-archive"></i><span> 归档</span></a></div><div class="menus_item"><a class="site-page" href="/tags/"><i class="fa-fw fas fa-tags"></i><span> 标签</span></a></div><div class="menus_item"><a class="site-page" href="/categories/"><i class="fa-fw fas fa-folder-open"></i><span> 分类</span></a></div><div class="menus_item"><a class="site-page" href="javascript:void(0);"><i class="fa-fw fas fa-list"></i><span> 放松一下</span><i class="fas fa-chevron-down expand hide"></i></a><ul class="menus_item_child"><li><a class="site-page child" href="/music"><i class="fa-fw fa fa-music"></i><span> Music</span></a></li><li><a class="site-page child" href="/movies"><i class="fa-fw fas fa-video"></i><span> Movie</span></a></li><li><a class="site-page child" href="/photograph"><i class="fa-fw fa fa-globe"></i><span> Photograph</span></a></li></ul></div><div class="menus_item"><a class="site-page" href="javascript:void(0);"><i class="fa-fw fas fa-book"></i><span> 专栏</span><i class="fas fa-chevron-down expand hide"></i></a><ul class="menus_item_child"><li><a class="site-page child" href="/pdf/"><i class="fa-fw fa fa-file-pdf"></i><span> pdf</span></a></li></ul></div><div class="menus_item"><a class="site-page" href="/messageboard/"><i class="fa-fw fa fa-paper-plane"></i><span> 留言板</span></a></div><div class="menus_item"><a class="site-page" href="/link/"><i class="fa-fw fas fa-link"></i><span> 友链</span></a></div><div class="menus_item"><a class="site-page" href="/about/"><i class="fa-fw fas fa-heart"></i><span> 关于me</span></a></div></div></div></div><div class="post" id="body-wrap"><header class="post-bg" id="page-header" style="background-image: url('https://cdn.jsdelivr.net/gh/stardust14/picture/img/test08.png')"><nav id="nav"><span id="blog_name"><a id="site-name" href="/">STAR</a></span><div id="menus"><div id="search-button"><a class="site-page social-icon search"><i class="fas fa-search fa-fw"></i><span> 搜索</span></a></div><div class="menus_items"><div class="menus_item"><a class="site-page" href="/"><i class="fa-fw fas fa-home"></i><span> 首页</span></a></div><div class="menus_item"><a class="site-page" href="/archives/"><i class="fa-fw fas fa-archive"></i><span> 归档</span></a></div><div class="menus_item"><a class="site-page" href="/tags/"><i class="fa-fw fas fa-tags"></i><span> 标签</span></a></div><div class="menus_item"><a class="site-page" href="/categories/"><i class="fa-fw fas fa-folder-open"></i><span> 分类</span></a></div><div class="menus_item"><a class="site-page" href="javascript:void(0);"><i class="fa-fw fas fa-list"></i><span> 放松一下</span><i class="fas fa-chevron-down expand hide"></i></a><ul class="menus_item_child"><li><a class="site-page child" href="/music"><i class="fa-fw fa fa-music"></i><span> Music</span></a></li><li><a class="site-page child" href="/movies"><i class="fa-fw fas fa-video"></i><span> Movie</span></a></li><li><a class="site-page child" href="/photograph"><i class="fa-fw fa fa-globe"></i><span> Photograph</span></a></li></ul></div><div class="menus_item"><a class="site-page" href="javascript:void(0);"><i class="fa-fw fas fa-book"></i><span> 专栏</span><i class="fas fa-chevron-down expand hide"></i></a><ul class="menus_item_child"><li><a class="site-page child" href="/pdf/"><i class="fa-fw fa fa-file-pdf"></i><span> pdf</span></a></li></ul></div><div class="menus_item"><a class="site-page" href="/messageboard/"><i class="fa-fw fa fa-paper-plane"></i><span> 留言板</span></a></div><div class="menus_item"><a class="site-page" href="/link/"><i class="fa-fw fas fa-link"></i><span> 友链</span></a></div><div class="menus_item"><a class="site-page" href="/about/"><i class="fa-fw fas fa-heart"></i><span> 关于me</span></a></div></div><div id="toggle-menu"><a class="site-page"><i class="fas fa-bars fa-fw"></i></a></div></div></nav><div id="post-info"><h1 class="post-title">Quartus记录<a class="post-edit-link" href="null_posts/Quartus记录.md" title="编辑" target="_blank"><i class="fas fa-pencil-alt"></i></a></h1><div id="post-meta"><div class="meta-firstline"><span class="post-meta-date"><i class="far fa-calendar-alt fa-fw post-meta-icon"></i><span class="post-meta-label">发表于</span><time class="post-meta-date-created" datetime="2020-11-30T11:42:57.000Z" title="发表于 2020-11-30 19:42:57">2020-11-30</time><span class="post-meta-separator">|</span><i class="fas fa-history fa-fw post-meta-icon"></i><span class="post-meta-label">更新于</span><time class="post-meta-date-updated" datetime="2020-11-30T11:42:57.000Z" title="更新于 2020-11-30 19:42:57">2020-11-30</time></span><span class="post-meta-categories"><span class="post-meta-separator">|</span><i class="fas fa-inbox fa-fw post-meta-icon"></i><a class="post-meta-categories" href="/categories/%E8%AE%B0%E5%BD%95-%E7%83%82%E7%AC%94%E5%A4%B4/">记录&amp;烂笔头</a></span></div><div class="meta-secondline"><span class="post-meta-separator">|</span><span class="post-meta-wordcount"><i class="far fa-file-word fa-fw post-meta-icon"></i><span class="post-meta-label">字数总计:</span><span class="word-count">5.3k</span><span class="post-meta-separator">|</span><i class="far fa-clock fa-fw post-meta-icon"></i><span class="post-meta-label">阅读时长:</span><span>19分钟</span></span><span class="post-meta-separator">|</span><span class="post-meta-pv-cv" id="" data-flag-title="Quartus记录"><i class="far fa-eye fa-fw post-meta-icon"></i><span class="post-meta-label">阅读量:</span><span id="busuanzi_value_page_pv"></span></span></div></div></div></header><main class="layout" id="content-inner"><div id="post"><article class="post-content" id="article-container"><h1>基础知识</h1>
<ol>
<li>模块语句及其表达方式</li>
</ol>
<p><img src= "data:image/gif;base64,R0lGODdhAQABAPAAAMPDwwAAACwAAAAAAQABAAACAkQBADs=" data-lazy-src="https://cdn.jsdelivr.net/gh/stardust14/picture/img/20201130195313.png" alt=""></p>
<p>任一可综合的最基本的模块都必须以关键词module开头。</p>
<ul>
<li>模块名最好根据相应电路的功能来确定。如4位二进制计数器用counter4b。</li>
<li>模块端口列表中须列出此模块的所有输入、输出或双向端口名，端口名间用逗号分开，括号外加分号。</li>
<li>endmodule是模块结束语句关键词，旁边不加任何标点符号。对模块端口及其功能的描述语句都 必须放在模块语句module_endmodule之间。</li>
</ul>
<ol start="2">
<li>端口语句、端口信号名和端口模式</li>
</ol>
<p><img src= "data:image/gif;base64,R0lGODdhAQABAPAAAMPDwwAAACwAAAAAAQABAAACAkQBADs=" data-lazy-src="https://cdn.jsdelivr.net/gh/stardust14/picture/img/20201130195425.png" alt=""></p>
<ul>
<li>
<p>输入端口：input</p>
</li>
<li>
<p>输出端口：output</p>
</li>
<li>
<p>双向端口：inout</p>
</li>
</ul>
<ol start="3">
<li>逻辑操作符</li>
</ol>
<p>Verilog的逻辑操作符大部分与C语言一致，比如：</p>
<p>逻辑按位与： &amp;</p>
<p>逻辑按位或： |</p>
<p>逻辑按位异或：^</p>
<p>逻辑按位取非：~</p>
<p>但Verilog也有自己的扩展，比如</p>
<p>逻辑按位 与非 ~&amp;</p>
<p>逻辑按位 或非 ~|</p>
<p>逻辑按位 同或 ~^</p>
<p>这里“按位”的意思，是可以对多位逻辑信号按位进行逻辑运算</p>
<ol start="4">
<li>连续赋值语句</li>
</ol>
<p><img src= "data:image/gif;base64,R0lGODdhAQABAPAAAMPDwwAAACwAAAAAAQABAAACAkQBADs=" data-lazy-src="https://cdn.jsdelivr.net/gh/stardust14/picture/img/20201130195603.png" alt=""></p>
<ul>
<li>
<p>assign引导的赋值负责描述模块内部的逻辑功能和电路结构。</p>
</li>
<li>
<p>assign引导的赋值语句属于并行赋值语句，无论有多少行语句，都是同时执行的，与语句的前后次序无关。</p>
</li>
<li>
<p>当等式右端的驱动表达式（赋值源）中任一信号发生变化时，此表达式即被重新计算一遍。</p>
</li>
</ul>
<p>（1）当等号右侧的驱动表达式中的任一信号发生变化时，此表达式即被计算一边，并将获得的数据立即赋给等号左侧的变量名标示的目标变量。<br>
（2）当一个模块中有多个assign语句时，这些语句为并行，同一目标变量名下是不允许有多个不同赋值表达式。</p>
<p><img src= "data:image/gif;base64,R0lGODdhAQABAPAAAMPDwwAAACwAAAAAAQABAAACAkQBADs=" data-lazy-src="https://cdn.jsdelivr.net/gh/stardust14/picture/img/20201130210254.png" alt=""></p>
<div class="note info flat"><p>注意：</p>
<ul>
<li>
<p>加入[延时]，表示经过指定延时后再赋值，</p>
</li>
<li>
<p>但这个延时值在综合器中是被忽略的，不参与综合。</p>
</li>
<li>
<p>只对仿真器有效</p>
<p><img src= "data:image/gif;base64,R0lGODdhAQABAPAAAMPDwwAAACwAAAAAAQABAAACAkQBADs=" data-lazy-src="https://cdn.jsdelivr.net/gh/stardust14/picture/img/20201130200506.png" alt=""></p>
</li>
<li>
<p>第二句当右侧表达式中的A或B中任一变量发生变化后，即刻算出变化后的值，但需要等待6个时间单 元之后才将运算结果赋值给左侧的目标变量R1。这个延时称为惯性延时。</p>
</li>
<li>
<p>时间单元的大小则由上一语句的关键词“`timescale”在编译时指定。此句表示，仿真的基本时间单元 是10ns，仿真时间的精度是100ps。</p>
</li>
<li>
<p>在这个时间划分单元下，语句“assign #6 R1 = A &amp; B”在执行后，一旦计算出A &amp; B的值，还要再等待6 个时间单元，也就是60ns后才将此值赋给R1。</p>
</li>
<li>
<p>需要注意的是，在timescale前的符号是反单引号（`），而不是单引号（‘）。在标准键盘区最左上方</p>
</li>
</ul>
<p><font color='red'>程序名和该程序的模块名必须一致！！！</font></p>
</div>
<ol start="5">
<li>reg型变量定义</li>
</ol>
<p><img src= "data:image/gif;base64,R0lGODdhAQABAPAAAMPDwwAAACwAAAAAAQABAAACAkQBADs=" data-lazy-src="https://cdn.jsdelivr.net/gh/stardust14/picture/img/20201130203641.png" alt=""></p>
<p>（1）reg: 寄存器型变量；</p>
<p>（2）在过程语句always@引导的顺序语句中, 被赋值信号规定必须是reg型变量；<br>
（3）输入或双向口信号不能定义为reg型。</p>
<ol start="6">
<li>过程语句</li>
</ol>
<p>Verilog中有两类能引导顺序语句的过程语句，always在可综合语句 中最为常用，另一类过程语句是initial语句。</p>
<p><img src= "data:image/gif;base64,R0lGODdhAQABAPAAAMPDwwAAACwAAAAAAQABAAACAkQBADs=" data-lazy-src="https://cdn.jsdelivr.net/gh/stardust14/picture/img/20201130203738.png" alt=""></p>
<p>当敏感信息列表里发生变化时，就会向下执行</p>
<ol start="7">
<li>块语句begin _end</li>
</ol>
<p><img src= "data:image/gif;base64,R0lGODdhAQABAPAAAMPDwwAAACwAAAAAAQABAAACAkQBADs=" data-lazy-src="https://cdn.jsdelivr.net/gh/stardust14/picture/img/20201130204059.png" alt=""></p>
<ul>
<li>
<p>块语句begin end仅限于在always引导的过程语句结构中使用，只相当于一个括号。</p>
</li>
<li>
<p>以上方括号中的“：块名”可以省略</p>
</li>
</ul>
<ol start="8">
<li>case条件语句</li>
</ol>
<p><img src= "data:image/gif;base64,R0lGODdhAQABAPAAAMPDwwAAACwAAAAAAQABAAACAkQBADs=" data-lazy-src="https://cdn.jsdelivr.net/gh/stardust14/picture/img/20201130204059.png" alt=""></p>
<blockquote>
<p>实际就是case判断</p>
</blockquote>
<ol start="9">
<li>Verilog的四种逻辑状态</li>
</ol>
<p>Verilog有四种基本数值：</p>
<p>（1）0：含义有四个，即二进制数0、低电平、逻辑0，事件为伪的判断结果。</p>
<p>（2）1：含义也有四个，即二进制数1、高电平、逻辑1、事件为真的判断结果。</p>
<p>（3）z或Z。高阻态，或高阻值。</p>
<p>（4）x或X。不确定，或未知的逻辑状态。x与z大小写都不分。<br>
高阻值还可以用问号“？”来表示，但问号“？”还有别的含义和用处，即代 表“不关心”的意思。因此可以用问号“？”替代一些位值，以表示在逻辑关系中对这些位不在乎是什么值。</p>
<ol start="10">
<li>并位操作运算符</li>
</ol>
<p><img src= "data:image/gif;base64,R0lGODdhAQABAPAAAMPDwwAAACwAAAAAAQABAAACAkQBADs=" data-lazy-src="https://cdn.jsdelivr.net/gh/stardust14/picture/img/20201130204711.png" alt=""></p>
<ol start="11">
<li>Verilog的数字表达形式</li>
</ol>
<p><img src= "data:image/gif;base64,R0lGODdhAQABAPAAAMPDwwAAACwAAAAAAQABAAACAkQBADs=" data-lazy-src="https://cdn.jsdelivr.net/gh/stardust14/picture/img/20201130204754.png" alt=""></p>
<p>（1）B：二进制， O：八进制，H：十六进制，D：十进制</p>
<p>（2）不分大小写，如：2’b10, 4’hA等</p>
<p>（3）sb定义有符号二进制数：8’sb10111011，最高位1是符号。</p>
<ol start="12">
<li>按位逻辑操作符</li>
</ol>
<p><img src= "data:image/gif;base64,R0lGODdhAQABAPAAAMPDwwAAACwAAAAAAQABAAACAkQBADs=" data-lazy-src="https://cdn.jsdelivr.net/gh/stardust14/picture/img/20201130205909.png" alt=""></p>
<p>如果两个操作数位矢具有不同长度，综合器将自动根据最长位的操作数的位数， 把较短的数据按<strong>左端</strong>补0对齐的规则进行运算操作。</p>
<ol start="13">
<li>等式操作符</li>
</ol>
<p><img src= "data:image/gif;base64,R0lGODdhAQABAPAAAMPDwwAAACwAAAAAAQABAAACAkQBADs=" data-lazy-src="https://cdn.jsdelivr.net/gh/stardust14/picture/img/20201130205744.png" alt=""></p>
<ul>
<li>Verilog中任何变量有4个状态：0；1；z (高阻态)；x (不确定或未知状态)</li>
<li>==：如果其中有x或z, 就判定为假；<code>===：</code>将x或z都当成确定的值进行比较。</li>
</ul>
<ol start="14">
<li>wire定义网线型变量</li>
</ol>
<p>（1）如果assign语句中需要有端口以外的信号或连接线性质的变量（由于 端口都已默认为网线型变量），则必须用网线型变量定义语句事先给出显式<br>
定义。</p>
<p><img src= "data:image/gif;base64,R0lGODdhAQABAPAAAMPDwwAAACwAAAAAAQABAAACAkQBADs=" data-lazy-src="https://cdn.jsdelivr.net/gh/stardust14/picture/img/20201201090859.png" alt=""></p>
<p>（2）用wire定义的网线型变量可在任何类型的表达式或赋值语句（包括连续赋值和过程赋值语句）中用作输入信号，也可以在连续赋值语句或实体元件例化中用作输出信号。</p>
<p><img src= "data:image/gif;base64,R0lGODdhAQABAPAAAMPDwwAAACwAAAAAAQABAAACAkQBADs=" data-lazy-src="https://cdn.jsdelivr.net/gh/stardust14/picture/img/20201201090843.png" alt=""></p>
<ol start="15">
<li>if条件语句</li>
</ol>
<p><img src= "data:image/gif;base64,R0lGODdhAQABAPAAAMPDwwAAACwAAAAAAQABAAACAkQBADs=" data-lazy-src="https://cdn.jsdelivr.net/gh/stardust14/picture/img/20201130211339.png" alt=""></p>
<ol start="16">
<li>过程赋值语句</li>
</ol>
<ul>
<li>阻塞式赋值：如y=b; 一旦执行完当前的赋值语句，赋值目标变量 y即刻获得来自等号右侧表达式的计算值。如果在一个块语句中 含有多条阻塞赋值语句，而当执行到其中某条赋值语句时，其他语句被禁止执行，这时其他语句如同被阻塞了一样。</li>
<li>非阻塞式赋值：如y&lt;=b;在执行当前语句时，对于块中的其他语句的执行情况一律不加限制。</li>
</ul>
<ol start="17">
<li>数据类型表示方式</li>
</ol>
<ul>
<li>SEL[1:0]:二进制矢量位</li>
<li>
<ul>
<li>（SEL==2），数据类型不匹配，但Verilog综合器会自动使其匹配，将其中的 整数2变换成与SEL[1:0]同类型的二进制数2’b10。。</li>
</ul>
</li>
<li>
<ul>
<li>当所赋的值大于变量已定义的矢量位可能的值，综合器会首先将赋 值符号右侧的数据折算成二进制数，然后根据被赋值变量所定义的 位数，<strong>向左</strong>截去多余的数位（相当于截去高位）</li>
</ul>
</li>
<li>
<ul>
<li>比如Y[1:0], 当赋值Y&lt;=9时，（9=4’b1001）,编译后，Y得到赋值为2’b01。</li>
</ul>
</li>
</ul>
<ol start="18">
<li>元件例化</li>
</ol>
<p>元件例化：引入一种连接关系，将预先设计好的设计模块定义为一 个元件，然后利用特定的语句将此元件与当前的设计实体中指定端口相连接，从而为当前设计实体引进一个新的、低一级的设计层次。</p>
<p>用法：</p>
<p><img src= "data:image/gif;base64,R0lGODdhAQABAPAAAMPDwwAAACwAAAAAAQABAAACAkQBADs=" data-lazy-src="https://cdn.jsdelivr.net/gh/stardust14/picture/img/20201201090746.png" alt=""></p>
<ul>
<li>&lt;模块元件名&gt;，它具有唯一性。如果是用 Verilog描述的模块，则是模块名，也即元件名；</li>
<li>&lt;例化元件名&gt;：在具体电路上模块被调用后放 在不同的位置或担任不同的任务又必须有对应的名称。</li>
</ul>
<p>端口名关联法：括号中的信号名是外部端口名，括号外 带点的信号名是待连接的元件自己的端口名。</p>
<p><img src= "data:image/gif;base64,R0lGODdhAQABAPAAAMPDwwAAACwAAAAAAQABAAACAkQBADs=" data-lazy-src="https://cdn.jsdelivr.net/gh/stardust14/picture/img/20201201092134.png" alt=""></p>
<p>位置关联法：关联表述的信号位置十分重要，注意端口 顺序，不能放错。</p>
<p><img src= "data:image/gif;base64,R0lGODdhAQABAPAAAMPDwwAAACwAAAAAAQABAAACAkQBADs=" data-lazy-src="https://cdn.jsdelivr.net/gh/stardust14/picture/img/20201201092208.png" alt=""></p>
<ol start="19">
<li>算术运算操作符</li>
</ol>
<p><img src= "data:image/gif;base64,R0lGODdhAQABAPAAAMPDwwAAACwAAAAAAQABAAACAkQBADs=" data-lazy-src="https://cdn.jsdelivr.net/gh/stardust14/picture/img/20201201093147.png" alt=""></p>
<p>所有算数运算都是按无符号操作数进行的，如果是减法运算，输出 的结果是补码。对于乘法，若为无符号数，可直接用乘法算符 （*）；若为有符号数乘，则需将操作数和输出结果用signed定义为有符号数，乘法结果为补码。</p>
<p><img src= "data:image/gif;base64,R0lGODdhAQABAPAAAMPDwwAAACwAAAAAAQABAAACAkQBADs=" data-lazy-src="https://cdn.jsdelivr.net/gh/stardust14/picture/img/20201201095056.png" alt=""></p>
<ol start="20">
<li>参数定义关键词parameter和localparam</li>
</ol>
<p><img src= "data:image/gif;base64,R0lGODdhAQABAPAAAMPDwwAAACwAAAAAAQABAAACAkQBADs=" data-lazy-src="https://cdn.jsdelivr.net/gh/stardust14/picture/img/20201201100507.png" alt=""></p>
<p><img src= "data:image/gif;base64,R0lGODdhAQABAPAAAMPDwwAAACwAAAAAAQABAAACAkQBADs=" data-lazy-src="https://cdn.jsdelivr.net/gh/stardust14/picture/img/20201201100528.png" alt=""></p>
<p>localparam的功能和用法与parameter类似，它是一个局部参数 定义关键词，但无法通过外部程序的数据传递来改变localparam定义的常量。</p>
<ol start="21">
<li>整数型寄存器类型定义</li>
</ol>
<p><img src= "data:image/gif;base64,R0lGODdhAQABAPAAAMPDwwAAACwAAAAAAQABAAACAkQBADs=" data-lazy-src="https://cdn.jsdelivr.net/gh/stardust14/picture/img/20201201100912.png" alt=""></p>
<p>reg类型必须明确定义其位数。但integer类型的定义不必特指 位数，因为它们都默认为32位宽的二进制寄存器类型。</p>
<ol start="22">
<li>for语句</li>
</ol>
<p>（1）本次循环开始前根据“循环初始值设置表达式”计算获得循 环次数初始值。<br>
（2）在本次循环开始前根据“循环控制条件表达式”计算所得的 数据判断是否满足继续循环的条件，如果“循环控制条件表达式” 为真，则继续执行“循环体语句结构”中的语句，否则即刻跳出循环。<br>
（3）在本次循环结束时，根据“循环控制变量增值表达式”计算<br>
出循环控制变量的数值，然后跳到以上步骤（2）。</p>
<ol start="23">
<li>移位操作符</li>
</ol>
<p><img src= "data:image/gif;base64,R0lGODdhAQABAPAAAMPDwwAAACwAAAAAAQABAAACAkQBADs=" data-lazy-src="https://cdn.jsdelivr.net/gh/stardust14/picture/img/20201206155605.png" alt=""></p>
<p>右移或左移，移出腾空的位用0填补。</p>
<p>有符号数左右移，右移一律将符号位，即最高位填补移出的位。左移操 作同普通左移&lt;&lt;。</p>
<ol start="24">
<li>repeat语句用法</li>
</ol>
<ul>
<li>“循环次数表达式”可以是数值确定的整数、变量或定义了 常数的参数标识符等。</li>
<li>repeat语句的循环次数是在进入此语句执行以前就已决定的，无需循环次数控制增量表达式及其计算。</li>
</ul>
<p><img src= "data:image/gif;base64,R0lGODdhAQABAPAAAMPDwwAAACwAAAAAAQABAAACAkQBADs=" data-lazy-src="https://cdn.jsdelivr.net/gh/stardust14/picture/img/20201206160554.png" alt=""></p>
<ol start="25">
<li>while语句</li>
</ol>
<p><img src= "data:image/gif;base64,R0lGODdhAQABAPAAAMPDwwAAACwAAAAAAQABAAACAkQBADs=" data-lazy-src="https://cdn.jsdelivr.net/gh/stardust14/picture/img/20201206162407.png" alt=""></p>
<p>（1）首先根据“循环控制条件表达式”的计算所得判断是否 满足继续循环的条件，如果为真，执行一遍“循环体语句结 构”中的所有语句；若为伪，即不满足循环表达式的条件， 结束循环。<br>
（2）对于此种循环语句，必须在“循环体语句结构”中包含类似for语句的“循环控制变量增值表达式”。</p>
<ol start="26">
<li>parameter的参数传递功能</li>
</ol>
<p><img src= "data:image/gif;base64,R0lGODdhAQABAPAAAMPDwwAAACwAAAAAAQABAAACAkQBADs=" data-lazy-src="https://cdn.jsdelivr.net/gh/stardust14/picture/img/20201206162806.png" alt=""></p>
<p>从顶层传递到底层</p>
<ol start="27">
<li>异步清零和同步清零的区别</li>
</ol>
<p><font color='red'>异步：</font>在任意时刻，只要rst有效，D触发器输出立刻清零，与时钟clk状态无关。<br>
<font color='red'>同步：</font>指的是与时钟同步，某个控制信号（比如清零信号）只有当时钟信号有效时才起作用。而当时钟信号没有到来时，该控制信号不起作用。</p>
<p>异步时序电路的Verilog表述特点</p>
<p>没有单一主控时钟的时序电路，或系统中所有的时序部件不随某个主控时钟同步接受时钟信号达到状态同步变化的电路都属于异步时序电路。</p>
<p><img src= "data:image/gif;base64,R0lGODdhAQABAPAAAMPDwwAAACwAAAAAAQABAAACAkQBADs=" data-lazy-src="https://cdn.jsdelivr.net/gh/stardust14/picture/img/20201207142137.png" alt=""></p>
<figure class="highlight verilog"><table><tr><td class="code"><pre><span class="line"><span class="keyword">module</span> AMOD(CLK,D,Q,A);</span><br><span class="line">	<span class="keyword">output</span> Q;</span><br><span class="line">	<span class="keyword">input</span> A,D,CLK;</span><br><span class="line">	<span class="keyword">reg</span> Q,Q1;</span><br><span class="line">	<span class="keyword">always</span> @(<span class="keyword">posedge</span> CLK)</span><br><span class="line">	Q1=~(A|Q);</span><br><span class="line">	<span class="keyword">always</span> @(<span class="keyword">posedge</span> Q1)</span><br><span class="line">	Q=D;</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<ul>
<li>时钟过程表述的特点和规律</li>
</ul>
<p>（1）如果将某信号A定义为边沿敏感时钟信 号，则必须在敏感信号列表中给出对应的表述， 如posedge A或negedge A; 但在always过程结构中不能再出现信号A了。</p>
<p><img src= "data:image/gif;base64,R0lGODdhAQABAPAAAMPDwwAAACwAAAAAAQABAAACAkQBADs=" data-lazy-src="https://cdn.jsdelivr.net/gh/stardust14/picture/img/20201207142831.png" alt=""></p>
<p>（2）若将某信号B定义为对应于时钟的电平敏感的异步控制信号（或仅仅是 异步输入信号），则除了在敏感信号表中给出对应的表述外，如posedge B或 negedge B，在always过程结构中必须明示信号B的逻辑行为，如上面例中的 RST。特别注意这种表述的不一致性，即表述上必须是边沿敏感信号，如negedge RST, 但电路性能上是电平敏感的。</p>
<p>(3）若将某信号定义为对应于时钟的同步控制信号 （或仅仅是同步输入信号），则绝不可以以任何形式出<br>
现在敏感信号表中，如下面例子中的RST。</p>
<p><img src= "data:image/gif;base64,R0lGODdhAQABAPAAAMPDwwAAACwAAAAAAQABAAACAkQBADs=" data-lazy-src="https://cdn.jsdelivr.net/gh/stardust14/picture/img/20201207142909.png" alt=""></p>
<p>（4）敏感信号列表中不允许出现混合信号。敏感 信号表一旦含有posedge或negedge的边沿敏感信号<br>
后, 所有其他普通变量都不能放在敏感信号表中了</p>
<p>以下形式是错误的：</p>
<p><img src= "data:image/gif;base64,R0lGODdhAQABAPAAAMPDwwAAACwAAAAAAQABAAACAkQBADs=" data-lazy-src="https://cdn.jsdelivr.net/gh/stardust14/picture/img/20201207143100.png" alt=""></p>
<blockquote>
<p>CLK是边沿敏感型的，RST是电平敏感型的</p>
</blockquote>
<p>（5）若定义某变量为异步低电平敏感信号，则在 if条件语句中应该对敏感信号表中的信号有匹配的<br>
表述，以下三种表述方式都是正确的：</p>
<p><img src= "data:image/gif;base64,R0lGODdhAQABAPAAAMPDwwAAACwAAAAAAQABAAACAkQBADs=" data-lazy-src="https://cdn.jsdelivr.net/gh/stardust14/picture/img/20201207143217.png" alt=""></p>
<p>（6）不允许在敏感信号表中定义除了异步时序控 制信号以外的信号。在下面的例子中，如果试图使<br>
用以下的表述是错误的。</p>
<p><img src= "data:image/gif;base64,R0lGODdhAQABAPAAAMPDwwAAACwAAAAAAQABAAACAkQBADs=" data-lazy-src="https://cdn.jsdelivr.net/gh/stardust14/picture/img/20201207143241.png" alt=""></p>
<p><img src= "data:image/gif;base64,R0lGODdhAQABAPAAAMPDwwAAACwAAAAAAQABAAACAkQBADs=" data-lazy-src="https://cdn.jsdelivr.net/gh/stardust14/picture/img/20201207143302.png" alt=""></p>
<p><img src= "data:image/gif;base64,R0lGODdhAQABAPAAAMPDwwAAACwAAAAAAQABAAACAkQBADs=" data-lazy-src="https://cdn.jsdelivr.net/gh/stardust14/picture/img/20201207143315.png" alt=""></p>
<h1>结合案例总结</h1>
<ul>
<li>4选1多路选择器</li>
</ul>
<p><img src= "data:image/gif;base64,R0lGODdhAQABAPAAAMPDwwAAACwAAAAAAQABAAACAkQBADs=" data-lazy-src="https://cdn.jsdelivr.net/gh/stardust14/picture/img/20201130203038.png" alt=""></p>
<p><img src= "data:image/gif;base64,R0lGODdhAQABAPAAAMPDwwAAACwAAAAAAQABAAACAkQBADs=" data-lazy-src="https://cdn.jsdelivr.net/gh/stardust14/picture/img/20201130205502.png" alt=""></p>
<ul>
<li>设计16选1选择器</li>
</ul>
<figure class="highlight verilog"><table><tr><td class="code"><pre><span class="line"><span class="keyword">module</span> mux16_1( </span><br><span class="line">    <span class="keyword">input</span> [<span class="number">3</span>:<span class="number">0</span>] sel, </span><br><span class="line">    <span class="keyword">input</span> [<span class="number">15</span>:<span class="number">0</span>] D, </span><br><span class="line">    <span class="keyword">output</span> Y</span><br><span class="line">);</span><br><span class="line"><span class="keyword">assign</span> Y = D[sel];</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<ul>
<li>8位加法器设计</li>
</ul>
<p><img src= "data:image/gif;base64,R0lGODdhAQABAPAAAMPDwwAAACwAAAAAAQABAAACAkQBADs=" data-lazy-src="https://cdn.jsdelivr.net/gh/stardust14/picture/img/20201201092635.png" alt=""></p>
<ul>
<li>BCD码加法器设计</li>
</ul>
<p><img src= "data:image/gif;base64,R0lGODdhAQABAPAAAMPDwwAAACwAAAAAAQABAAACAkQBADs=" data-lazy-src="https://cdn.jsdelivr.net/gh/stardust14/picture/img/20201201095156.png" alt=""></p>
<ul>
<li>设计n位乘加器</li>
</ul>
<p><img src= "data:image/gif;base64,R0lGODdhAQABAPAAAMPDwwAAACwAAAAAAQABAAACAkQBADs=" data-lazy-src="https://cdn.jsdelivr.net/gh/stardust14/picture/img/20201206164647.png" alt=""></p>
<ul>
<li>
<p>设计24位无符号数乘法器<img src= "data:image/gif;base64,R0lGODdhAQABAPAAAMPDwwAAACwAAAAAAQABAAACAkQBADs=" data-lazy-src="https://cdn.jsdelivr.net/gh/stardust14/picture/img/20201206164620.png" alt=""></p>
</li>
<li>
<p>基本D触发器</p>
</li>
</ul>
<figure class="highlight verilog"><table><tr><td class="code"><pre><span class="line"><span class="keyword">module</span> DFF1(CLK,D,Q);</span><br><span class="line"></span><br><span class="line">	<span class="comment">// Input Port(s)</span></span><br><span class="line">	<span class="keyword">input</span> D,CLK;</span><br><span class="line">	<span class="comment">// Output Port(s)</span></span><br><span class="line">	<span class="keyword">output</span> Q;</span><br><span class="line">	<span class="keyword">reg</span> Q;</span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> CLK)<span class="comment">//posedge:CLK时钟上升沿敏感。</span></span><br><span class="line">	Q&lt;=D;</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<p>关键词posedge：posedge CLK时钟上升沿敏感。</p>
<p>相对应的，还有negedge CLK时钟下降沿敏感。</p>
<ul>
<li>含异步复位和时钟使能的D触发器</li>
</ul>
<p><img src= "data:image/gif;base64,R0lGODdhAQABAPAAAMPDwwAAACwAAAAAAQABAAACAkQBADs=" data-lazy-src="https://cdn.jsdelivr.net/gh/stardust14/picture/img/20201206172635.png" alt=""></p>
<p><img src= "data:image/gif;base64,R0lGODdhAQABAPAAAMPDwwAAACwAAAAAAQABAAACAkQBADs=" data-lazy-src="https://cdn.jsdelivr.net/gh/stardust14/picture/img/20201206210343.png" alt=""></p>
<figure class="highlight verilog"><table><tr><td class="code"><pre><span class="line"><span class="keyword">module</span> DFF2(CLK,D,Q,RST,EN);</span><br><span class="line"></span><br><span class="line">	<span class="keyword">input</span> CLK,D,RST,EN;</span><br><span class="line">	<span class="keyword">output</span> Q;</span><br><span class="line">	<span class="keyword">reg</span> Q;</span><br><span class="line">	<span class="keyword">always</span> @(<span class="keyword">posedge</span> CLK <span class="keyword">or</span> <span class="keyword">negedge</span> RST)</span><br><span class="line">	<span class="keyword">begin</span> </span><br><span class="line">		<span class="keyword">if</span> (!RST)<span class="comment">//若RST等于零时，Q清零	</span></span><br><span class="line">			Q&lt;=<span class="number">0</span>;</span><br><span class="line">		<span class="keyword">else</span> <span class="keyword">if</span>(EN)<span class="comment">//EN=1时，Q=D</span></span><br><span class="line">			Q&lt;=D;</span><br><span class="line">	<span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<ul>
<li>含同步复位控制的D触发器</li>
</ul>
<p><img src= "data:image/gif;base64,R0lGODdhAQABAPAAAMPDwwAAACwAAAAAAQABAAACAkQBADs=" data-lazy-src="https://cdn.jsdelivr.net/gh/stardust14/picture/img/20201206211132.png" alt=""></p>
<p><img src= "data:image/gif;base64,R0lGODdhAQABAPAAAMPDwwAAACwAAAAAAQABAAACAkQBADs=" data-lazy-src="https://cdn.jsdelivr.net/gh/stardust14/picture/img/20201206211149.png" alt=""></p>
<figure class="highlight verilog"><table><tr><td class="code"><pre><span class="line"><span class="keyword">module</span> DFF3(CLK,D,Q,RST);</span><br><span class="line"></span><br><span class="line">	<span class="keyword">input</span> CLK,D,RST;</span><br><span class="line">	<span class="keyword">output</span> Q;</span><br><span class="line">	<span class="keyword">reg</span> Q;</span><br><span class="line">	<span class="keyword">always</span> @(<span class="keyword">posedge</span> CLK)</span><br><span class="line">	<span class="keyword">begin</span> </span><br><span class="line">        <span class="keyword">if</span> (RST==<span class="number">1</span>)<span class="comment">//同步的</span></span><br><span class="line">			Q=<span class="number">0</span>;</span><br><span class="line">		<span class="keyword">else</span> <span class="keyword">if</span>(RST==<span class="number">0</span>)</span><br><span class="line">			Q=D;</span><br><span class="line">	<span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<figure class="highlight verilog"><table><tr><td class="code"><pre><span class="line"><span class="keyword">module</span> DFF1(CLK,D,Q,RST);</span><br><span class="line"></span><br><span class="line">	<span class="keyword">input</span> CLK,D,RST;</span><br><span class="line">	<span class="keyword">output</span> Q;</span><br><span class="line">	<span class="keyword">reg</span> Q,Q1;<span class="comment">//注意定义了Q1信号</span></span><br><span class="line">	<span class="keyword">always</span> @(RST)<span class="comment">//纯组合过程</span></span><br><span class="line">		<span class="keyword">if</span> (RST==<span class="number">1</span>)</span><br><span class="line">			Q1=<span class="number">0</span>;</span><br><span class="line">		<span class="keyword">else</span></span><br><span class="line">			Q1=D;</span><br><span class="line">        <span class="keyword">always</span> @(<span class="keyword">posedge</span> CLK)</span><br><span class="line">            Q&lt;=Q1;</span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<figure class="highlight verilog"><table><tr><td class="code"><pre><span class="line"><span class="keyword">module</span> DFF2(<span class="keyword">input</span> CLK,<span class="keyword">input</span> D,<span class="keyword">output</span> <span class="keyword">reg</span> Q,<span class="keyword">input</span> RST);</span><br><span class="line">	<span class="keyword">always</span> @(<span class="keyword">posedge</span> CLK)</span><br><span class="line">	Q&lt;=RST?<span class="number">1&#x27;b0</span>:D;<span class="comment">//当RST=1的时候，Q=0,否则Q=D</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<ul>
<li>根据RTL图写程序，同步清零</li>
</ul>
<p><img src= "data:image/gif;base64,R0lGODdhAQABAPAAAMPDwwAAACwAAAAAAQABAAACAkQBADs=" data-lazy-src="https://cdn.jsdelivr.net/gh/stardust14/picture/img/20201206213925.png" alt=""></p>
<figure class="highlight verilog"><table><tr><td class="code"><pre><span class="line"><span class="keyword">module</span> DFF1(D,EN,CLK,RST,Q1,Q2);</span><br><span class="line">	<span class="keyword">input</span> D,EN,CLK,RST;</span><br><span class="line">	<span class="keyword">output</span> Q1,Q2;</span><br><span class="line">	<span class="keyword">reg</span> Q2;</span><br><span class="line">	<span class="keyword">wire</span> Q10;</span><br><span class="line">	<span class="keyword">assign</span> Q10=D&amp;EN;</span><br><span class="line">	<span class="keyword">assign</span> Q1=(~Q10)|RST;</span><br><span class="line">	<span class="keyword">always</span> @(<span class="keyword">posedge</span> CLK <span class="keyword">or</span> <span class="keyword">negedge</span> RST)</span><br><span class="line">		<span class="keyword">begin</span></span><br><span class="line">		<span class="keyword">if</span>(!RST)</span><br><span class="line">			Q2&lt;=<span class="number">0</span>;</span><br><span class="line">            <span class="keyword">else</span> <span class="keyword">if</span>(EN)<span class="comment">//EN是同步的</span></span><br><span class="line">			Q2&lt;=D;</span><br><span class="line">		<span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<p><img src= "data:image/gif;base64,R0lGODdhAQABAPAAAMPDwwAAACwAAAAAAQABAAACAkQBADs=" data-lazy-src="https://cdn.jsdelivr.net/gh/stardust14/picture/img/20201206214029.png" alt=""></p>
<figure class="highlight verilog"><table><tr><td class="code"><pre><span class="line"><span class="keyword">module</span> DFF2(b,rst_n,a,clk,cout,q);</span><br><span class="line">	<span class="keyword">input</span> b,rst_n,a,clk;</span><br><span class="line">	<span class="keyword">output</span> cout,q;</span><br><span class="line">	<span class="keyword">reg</span> q;</span><br><span class="line">	<span class="keyword">always</span> @(<span class="keyword">posedge</span> clk)</span><br><span class="line">		<span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">if</span>(!rst_n)<span class="comment">//若rst_n=0时，q=0</span></span><br><span class="line">				q&lt;=<span class="number">0</span>;</span><br><span class="line">			<span class="keyword">else</span></span><br><span class="line">				q&lt;=a;</span><br><span class="line">		<span class="keyword">end</span></span><br><span class="line">	<span class="keyword">assign</span> cout=a^b;</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<ul>
<li>基本锁存器</li>
</ul>
<p><img src= "data:image/gif;base64,R0lGODdhAQABAPAAAMPDwwAAACwAAAAAAQABAAACAkQBADs=" data-lazy-src="https://cdn.jsdelivr.net/gh/stardust14/picture/img/20201206215617.png" alt=""></p>
<p><img src= "data:image/gif;base64,R0lGODdhAQABAPAAAMPDwwAAACwAAAAAAQABAAACAkQBADs=" data-lazy-src="https://cdn.jsdelivr.net/gh/stardust14/picture/img/20201206215630.png" alt=""></p>
<figure class="highlight verilog"><table><tr><td class="code"><pre><span class="line"><span class="keyword">module</span> LATCH1(CLK,D,Q);</span><br><span class="line">	<span class="keyword">output</span> Q;</span><br><span class="line">	<span class="keyword">input</span> CLK,D;</span><br><span class="line">	<span class="keyword">reg</span> Q;</span><br><span class="line">	<span class="keyword">always</span> @(D <span class="keyword">or</span> CLK)</span><br><span class="line">	<span class="keyword">if</span>(CLK)</span><br><span class="line">	Q&lt;=D;</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<p><img src= "data:image/gif;base64,R0lGODdhAQABAPAAAMPDwwAAACwAAAAAAQABAAACAkQBADs=" data-lazy-src="https://cdn.jsdelivr.net/gh/stardust14/picture/img/20201206220000.png" alt=""></p>
<blockquote>
<p>当CLK为高电平时，输出Q才随D输入的数据而改变;<br>
而当CLK为低电平时将保存其在高电平时锁入的数据。这就意味着需要引入存储元件于设计模块中。</p>
</blockquote>
<ul>
<li>含清0控制的锁存器</li>
</ul>
<p><img src= "data:image/gif;base64,R0lGODdhAQABAPAAAMPDwwAAACwAAAAAAQABAAACAkQBADs=" data-lazy-src="https://cdn.jsdelivr.net/gh/stardust14/picture/img/20201206220148.png" alt=""></p>
<p><img src= "data:image/gif;base64,R0lGODdhAQABAPAAAMPDwwAAACwAAAAAAQABAAACAkQBADs=" data-lazy-src="https://cdn.jsdelivr.net/gh/stardust14/picture/img/20201206221617.png" alt=""></p>
<p><img src= "data:image/gif;base64,R0lGODdhAQABAPAAAMPDwwAAACwAAAAAAQABAAACAkQBADs=" data-lazy-src="https://cdn.jsdelivr.net/gh/stardust14/picture/img/20201206221629.png" alt=""></p>
<figure class="highlight verilog"><table><tr><td class="code"><pre><span class="line"><span class="keyword">module</span> LATCH2(CLK,D,Q,RST);</span><br><span class="line">	<span class="keyword">output</span> Q;</span><br><span class="line">	<span class="keyword">input</span> CLK,D,RST;</span><br><span class="line"><span class="keyword">assign</span> Q=(!RST)?<span class="number">0</span>:(CLK?D:Q);<span class="comment">//当RST=0的时候，Q=0;否则再判断CLK，当CLK=1的时候，Q=D，否则Q=Q，即保持不变</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<figure class="highlight verilog"><table><tr><td class="code"><pre><span class="line"><span class="keyword">module</span> LATCH2(CLK,D,Q,RST);</span><br><span class="line">	<span class="keyword">output</span> Q;</span><br><span class="line">	<span class="keyword">input</span> CLK,D,RST;</span><br><span class="line">	<span class="keyword">reg</span> Q;</span><br><span class="line"><span class="keyword">always</span> @(D <span class="keyword">or</span> CLK <span class="keyword">or</span> RST)</span><br><span class="line">    <span class="keyword">if</span>(!RST)<span class="comment">//RST=0时，Q=0</span></span><br><span class="line">        Q&lt;=<span class="number">0</span>;</span><br><span class="line"><span class="keyword">else</span> <span class="keyword">if</span>(CLK)</span><br><span class="line">    Q&lt;=D;</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<ul>
<li>简单加法计数器</li>
</ul>
<figure class="highlight verilog"><table><tr><td class="code"><pre><span class="line"><span class="keyword">module</span> CNT4(clk,q);</span><br><span class="line"></span><br><span class="line">	<span class="comment">// Input Port(s)</span></span><br><span class="line">	<span class="keyword">input</span> clk;</span><br><span class="line"></span><br><span class="line">	<span class="comment">// Output Port(s)</span></span><br><span class="line">	<span class="keyword">output</span> [<span class="number">3</span>:<span class="number">0</span>] q;</span><br><span class="line">	<span class="comment">// Additional Module Item(s)</span></span><br><span class="line">	<span class="keyword">reg</span>[<span class="number">3</span>:<span class="number">0</span>] q1;</span><br><span class="line">	<span class="keyword">always</span> @(<span class="keyword">posedge</span>)</span><br><span class="line">		q1&lt;=q1+<span class="number">1</span>;</span><br><span class="line">	<span class="keyword">assign</span> q=q1;</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<figure class="highlight verilog"><table><tr><td class="code"><pre><span class="line"><span class="keyword">module</span> CNT4(clk,q);</span><br><span class="line">	<span class="comment">// Input Port(s)</span></span><br><span class="line">	<span class="keyword">input</span> clk;</span><br><span class="line">	<span class="comment">// Output Port(s)</span></span><br><span class="line">	<span class="keyword">output</span> [<span class="number">3</span>:<span class="number">0</span>] q;</span><br><span class="line">	<span class="comment">// Additional Module Item(s)</span></span><br><span class="line">	<span class="keyword">reg</span>[<span class="number">3</span>:<span class="number">0</span>] q;</span><br><span class="line">	<span class="keyword">always</span> @(<span class="keyword">posedge</span>)</span><br><span class="line">		q&lt;=q1+<span class="number">1</span>;</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<p><img src= "data:image/gif;base64,R0lGODdhAQABAPAAAMPDwwAAACwAAAAAAQABAAACAkQBADs=" data-lazy-src="https://cdn.jsdelivr.net/gh/stardust14/picture/img/20201208093504.png" alt=""></p>
<p><img src= "data:image/gif;base64,R0lGODdhAQABAPAAAMPDwwAAACwAAAAAAQABAAACAkQBADs=" data-lazy-src="https://cdn.jsdelivr.net/gh/stardust14/picture/img/20201208093514.png" alt=""></p>
<ul>
<li>实用加法计数器设计</li>
</ul>
<p><img src= "data:image/gif;base64,R0lGODdhAQABAPAAAMPDwwAAACwAAAAAAQABAAACAkQBADs=" data-lazy-src="https://cdn.jsdelivr.net/gh/stardust14/picture/img/20201208093524.png" alt=""></p>
<figure class="highlight verilog"><table><tr><td class="code"><pre><span class="line"><span class="keyword">module</span> shift(load,rst,clk,en,data,cout,dout);</span><br><span class="line"></span><br><span class="line">	<span class="comment">// Input Port(s)</span></span><br><span class="line">	<span class="keyword">input</span> load,rst,clk,en;<span class="comment">//数据加载控制信号，复位，时钟，时钟使能</span></span><br><span class="line">	<span class="keyword">input</span> [<span class="number">3</span>:<span class="number">0</span>] data;<span class="comment">//4位并行加载数据</span></span><br><span class="line"></span><br><span class="line">	<span class="comment">// Output Port(s)</span></span><br><span class="line">	<span class="keyword">output</span> cout;<span class="comment">//计数进位输出</span></span><br><span class="line">	<span class="keyword">output</span> [<span class="number">3</span>:<span class="number">0</span>]dout;<span class="comment">//4位计数输出</span></span><br><span class="line">	<span class="keyword">reg</span> cout;</span><br><span class="line">	<span class="keyword">reg</span> q1;</span><br><span class="line">	<span class="keyword">assign</span> dout=q1;<span class="comment">//将内部寄存器的计数结果输出至dout</span></span><br><span class="line">	</span><br><span class="line">	<span class="comment">// Additional Module Item(s)</span></span><br><span class="line"></span><br><span class="line">	<span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst)</span><br><span class="line">		<span class="keyword">begin</span></span><br><span class="line">		<span class="keyword">if</span>(!rst)<span class="comment">//rst=0时，对内部寄存器单元异步清零</span></span><br><span class="line">			q1&lt;=<span class="number">0</span>;</span><br><span class="line">		<span class="keyword">else</span> <span class="keyword">if</span>(en)<span class="comment">//同步时能en=1，则允许加载或计数</span></span><br><span class="line">			<span class="keyword">begin</span></span><br><span class="line">				<span class="keyword">if</span>(!load)<span class="comment">//当load=0，向内部寄存器加载数据</span></span><br><span class="line">					q1&lt;=data;</span><br><span class="line">				<span class="keyword">else</span> <span class="keyword">if</span>(q1&lt;<span class="number">9</span>)<span class="comment">//当q1小于9时，允许累加</span></span><br><span class="line">					q1&lt;=q1+<span class="number">1</span>;</span><br><span class="line">				<span class="keyword">else</span> </span><br><span class="line">					q1&lt;=<span class="number">4&#x27;b0000</span>;<span class="comment">//否则将一个时钟后清零返回初值</span></span><br><span class="line">			<span class="keyword">end</span></span><br><span class="line">		<span class="keyword">end</span></span><br><span class="line">		</span><br><span class="line">		<span class="keyword">always</span> @(q1)<span class="comment">//组合过程</span></span><br><span class="line">			<span class="keyword">if</span>(q1==<span class="number">4&#x27;h9</span>)</span><br><span class="line">				cout=<span class="number">1&#x27;b1</span>;</span><br><span class="line">			<span class="keyword">else</span> </span><br><span class="line">				cout=<span class="number">1&#x27;b0</span>;</span><br><span class="line">	</span><br><span class="line">	</span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"></span><br></pre></td></tr></table></figure>
<p><img src= "data:image/gif;base64,R0lGODdhAQABAPAAAMPDwwAAACwAAAAAAQABAAACAkQBADs=" data-lazy-src="https://cdn.jsdelivr.net/gh/stardust14/picture/img/20201208093754.png" alt=""></p>
<p><img src= "data:image/gif;base64,R0lGODdhAQABAPAAAMPDwwAAACwAAAAAAQABAAACAkQBADs=" data-lazy-src="https://cdn.jsdelivr.net/gh/stardust14/picture/img/20201208093837.png" alt=""></p>
<ul>
<li>计数器的清零和置数端的设计</li>
</ul>
<p><img src= "data:image/gif;base64,R0lGODdhAQABAPAAAMPDwwAAACwAAAAAAQABAAACAkQBADs=" data-lazy-src="https://cdn.jsdelivr.net/gh/stardust14/picture/img/20201208094104.png" alt=""></p>
<ul>
<li>二选一多路器</li>
</ul>
<figure class="highlight verilog"><table><tr><td class="code"><pre><span class="line"><span class="keyword">module</span> led_test(a,b,key_in,led_out);</span><br><span class="line"></span><br><span class="line">	<span class="keyword">input</span> a,b;<span class="comment">//输入端口a和输出端口b</span></span><br><span class="line">	</span><br><span class="line">	<span class="keyword">input</span> key_in;<span class="comment">//按键输入，实现输入输出通道的选择</span></span><br><span class="line">	</span><br><span class="line">	<span class="keyword">output</span> led_out;<span class="comment">//led控制端口</span></span><br><span class="line">	<span class="comment">//当key_in==0:led_out=a</span></span><br><span class="line">	<span class="keyword">assign</span> led_out = (key_in == <span class="number">0</span>)? a:b;</span><br><span class="line">	</span><br><span class="line">	</span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"></span><br></pre></td></tr></table></figure>
<figure class="highlight verilog"><table><tr><td class="code"><pre><span class="line"><span class="meta">`<span class="meta-keyword">timescale</span> 1ns/1ps</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">module</span> led_test_tb;</span><br><span class="line"></span><br><span class="line">	<span class="comment">//激励信号定义，对应连接到待测模块的输入端口</span></span><br><span class="line">	<span class="keyword">reg</span> signal_a;</span><br><span class="line">	<span class="keyword">reg</span> signal_b;</span><br><span class="line">	<span class="keyword">reg</span> signal_c;</span><br><span class="line">	</span><br><span class="line">	<span class="comment">//待检测信号定义，对应连接到待测模块的输出端口</span></span><br><span class="line">	<span class="keyword">wire</span> led;</span><br><span class="line">	</span><br><span class="line">	<span class="comment">//例化待测试模块</span></span><br><span class="line">	led_test led_test0(</span><br><span class="line">		<span class="variable">.a</span>(signal_a),</span><br><span class="line">		<span class="variable">.b</span>(signal_b),</span><br><span class="line">		<span class="variable">.key_in</span>(signal_c),</span><br><span class="line">		<span class="variable">.led_out</span>(led)</span><br><span class="line">	);</span><br><span class="line">	</span><br><span class="line"></span><br><span class="line">	<span class="comment">//产生激励</span></span><br><span class="line">	<span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">		signal_a= <span class="number">0</span>;signal_b=<span class="number">0</span>;signal_c=<span class="number">0</span>;</span><br><span class="line">		#<span class="number">100</span>;</span><br><span class="line">		signal_a= <span class="number">0</span>;signal_b=<span class="number">0</span>;signal_c=<span class="number">1</span>;</span><br><span class="line">		#<span class="number">100</span>;</span><br><span class="line">		signal_a= <span class="number">0</span>;signal_b=<span class="number">1</span>;signal_c=<span class="number">0</span>;</span><br><span class="line">		#<span class="number">100</span>;</span><br><span class="line">		signal_a= <span class="number">0</span>;signal_b=<span class="number">1</span>;signal_c=<span class="number">1</span>;</span><br><span class="line">		#<span class="number">100</span>;</span><br><span class="line">		signal_a= <span class="number">1</span>;signal_b=<span class="number">0</span>;signal_c=<span class="number">0</span>;</span><br><span class="line">		#<span class="number">100</span>;</span><br><span class="line">		signal_a= <span class="number">1</span>;signal_b=<span class="number">0</span>;signal_c=<span class="number">1</span>;</span><br><span class="line">		#<span class="number">100</span>;</span><br><span class="line">		signal_a= <span class="number">1</span>;signal_b=<span class="number">1</span>;signal_c=<span class="number">0</span>;</span><br><span class="line">		#<span class="number">100</span>;</span><br><span class="line">		signal_a= <span class="number">1</span>;signal_b=<span class="number">1</span>;signal_c=<span class="number">1</span>;</span><br><span class="line">		#<span class="number">200</span>;</span><br><span class="line">		<span class="built_in">$stop</span>;</span><br><span class="line">	<span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<p>模拟仿真结果：</p>
<p><img src= "data:image/gif;base64,R0lGODdhAQABAPAAAMPDwwAAACwAAAAAAQABAAACAkQBADs=" data-lazy-src="https://cdn.jsdelivr.net/gh/stardust14/picture/img/20201211161311.png" alt=""></p>
<ul>
<li>3-8译码器</li>
</ul>
<blockquote>
<p><font color='red'>凡是在always块中赋值的信号，在定义的时候，必须将其定义成reg类型！！！</font></p>
</blockquote>
<figure class="highlight verilog"><table><tr><td class="code"><pre><span class="line"><span class="keyword">module</span> my_8(a,b,c,out);</span><br><span class="line">	</span><br><span class="line">	<span class="keyword">input</span> a,b,c;<span class="comment">//输入端口</span></span><br><span class="line">	</span><br><span class="line">	<span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">7</span>:<span class="number">0</span>]out;<span class="comment">//定义一个多位位宽的信号，高位在前，8位宽</span></span><br><span class="line">	</span><br><span class="line">	<span class="keyword">always</span>@(a,b,c)<span class="keyword">begin</span></span><br><span class="line">	</span><br><span class="line">		<span class="keyword">case</span>(&#123;a,b,c&#125;)<span class="comment">//拼接成三位</span></span><br><span class="line">			<span class="number">3&#x27;b000</span>:out = <span class="number">8&#x27;b0000_0001</span>;<span class="comment">//“_”这是占位符，不做什么作用，便于区分</span></span><br><span class="line">			<span class="number">3&#x27;b001</span>:out = <span class="number">8&#x27;b0000_0010</span>;</span><br><span class="line">			<span class="number">3&#x27;b010</span>:out = <span class="number">8&#x27;b0000_0100</span>;</span><br><span class="line">			<span class="number">3&#x27;b011</span>:out = <span class="number">8&#x27;b0000_1000</span>;</span><br><span class="line">			<span class="number">3&#x27;b100</span>:out = <span class="number">8&#x27;b0001_0000</span>;</span><br><span class="line">			<span class="number">3&#x27;b101</span>:out = <span class="number">8&#x27;b0010_0000</span>;</span><br><span class="line">			<span class="number">3&#x27;b110</span>:out = <span class="number">8&#x27;b0100_0000</span>;</span><br><span class="line">			<span class="number">3&#x27;b111</span>:out = <span class="number">8&#x27;b1000_0000</span>;</span><br><span class="line">			<span class="comment">//default:out = 8&#x27;b1000_0000;//与上一句语句的作用一样，除以上情况以外的情况</span></span><br><span class="line">		<span class="keyword">endcase</span></span><br><span class="line">	<span class="keyword">end</span></span><br><span class="line">	</span><br><span class="line">	</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<figure class="highlight verilog"><table><tr><td class="code"><pre><span class="line"><span class="meta">`<span class="meta-keyword">timescale</span> 1ns/1ps</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">module</span> my_8_tb();</span><br><span class="line">	</span><br><span class="line">	<span class="keyword">reg</span> a;</span><br><span class="line">	<span class="keyword">reg</span> b;</span><br><span class="line">	<span class="keyword">reg</span> c;</span><br><span class="line">	</span><br><span class="line">	<span class="keyword">wire</span> [<span class="number">7</span>:<span class="number">0</span>] out;</span><br><span class="line">	</span><br><span class="line">	my_8 U1(</span><br><span class="line">	<span class="variable">.a</span>(a),</span><br><span class="line">	<span class="variable">.b</span>(b),</span><br><span class="line">	<span class="variable">.c</span>(c),</span><br><span class="line">	<span class="variable">.out</span>(out)</span><br><span class="line">	);</span><br><span class="line">	</span><br><span class="line">	<span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">	</span><br><span class="line">	a=<span class="number">0</span>;b=<span class="number">0</span>;c=<span class="number">0</span>;</span><br><span class="line">	#<span class="number">200</span>; </span><br><span class="line">	a=<span class="number">0</span>;b=<span class="number">0</span>;c=<span class="number">1</span>;</span><br><span class="line">	#<span class="number">200</span>; </span><br><span class="line">	a=<span class="number">0</span>;b=<span class="number">1</span>;c=<span class="number">0</span>;</span><br><span class="line">	#<span class="number">200</span>; </span><br><span class="line">	a=<span class="number">0</span>;b=<span class="number">1</span>;c=<span class="number">1</span>;</span><br><span class="line">	#<span class="number">200</span>; </span><br><span class="line">	a=<span class="number">1</span>;b=<span class="number">0</span>;c=<span class="number">0</span>;</span><br><span class="line">	#<span class="number">200</span>; </span><br><span class="line">	a=<span class="number">1</span>;b=<span class="number">0</span>;c=<span class="number">1</span>;</span><br><span class="line">	#<span class="number">200</span>; </span><br><span class="line">	a=<span class="number">1</span>;b=<span class="number">1</span>;c=<span class="number">0</span>;</span><br><span class="line">	#<span class="number">200</span>; </span><br><span class="line">	a=<span class="number">1</span>;b=<span class="number">1</span>;c=<span class="number">1</span>;</span><br><span class="line">	#<span class="number">200</span>; </span><br><span class="line">	<span class="built_in">$stop</span>;</span><br><span class="line">	<span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<p><img src= "data:image/gif;base64,R0lGODdhAQABAPAAAMPDwwAAACwAAAAAAQABAAACAkQBADs=" data-lazy-src="https://cdn.jsdelivr.net/gh/stardust14/picture/img/20201213114140.png" alt=""></p>
<ul>
<li>状态机</li>
</ul>
<p>序列检测器</p>
<figure class="highlight verilog"><table><tr><td class="code"><pre><span class="line"><span class="keyword">module</span> List(clk,rst,data,out);</span><br><span class="line"></span><br><span class="line">		<span class="keyword">input</span> clk,rst;<span class="comment">//默认50M，低电平复位</span></span><br><span class="line">		<span class="keyword">input</span> [<span class="number">7</span>:<span class="number">0</span>]data;</span><br><span class="line">		</span><br><span class="line">		<span class="keyword">output</span> <span class="keyword">reg</span> out;</span><br><span class="line">		</span><br><span class="line">		<span class="keyword">localparam</span></span><br><span class="line">			CHECK_H = <span class="number">5&#x27;b0_0001</span>,</span><br><span class="line">			CHECK_e = <span class="number">5&#x27;b0_0010</span>,</span><br><span class="line">			CHECK_la = <span class="number">5&#x27;b0_0100</span>,</span><br><span class="line">			CHECK_lb = <span class="number">5&#x27;b0_1000</span>,</span><br><span class="line">			CHECK_o = <span class="number">5&#x27;b1_0000</span>;</span><br><span class="line">			</span><br><span class="line">		<span class="keyword">reg</span>[<span class="number">4</span>:<span class="number">0</span>]state;</span><br><span class="line">		</span><br><span class="line">		<span class="keyword">always</span>@(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst)</span><br><span class="line">		<span class="keyword">if</span>(!rst)<span class="keyword">begin</span></span><br><span class="line">			out &lt;= <span class="number">1&#x27;b1</span>;</span><br><span class="line">			state &lt;= CHECK_H;</span><br><span class="line">		<span class="keyword">end</span></span><br><span class="line">		<span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">			<span class="keyword">case</span>(state)</span><br><span class="line">				CHECK_H:</span><br><span class="line">					<span class="keyword">if</span>(data == <span class="string">&quot;H&quot;</span>)</span><br><span class="line">						state &lt;= CHECK_e;</span><br><span class="line">					<span class="keyword">else</span></span><br><span class="line">						state &lt;= CHECK_H;</span><br><span class="line">				CHECK_e:</span><br><span class="line">					<span class="keyword">if</span>(data == <span class="string">&quot;e&quot;</span>)</span><br><span class="line">						state &lt;= CHECK_la;</span><br><span class="line">					<span class="keyword">else</span></span><br><span class="line">						state &lt;= CHECK_H;</span><br><span class="line">				CHECK_la:</span><br><span class="line">					<span class="keyword">if</span>(data == <span class="string">&quot;l&quot;</span>)</span><br><span class="line">						state &lt;= CHECK_lb;</span><br><span class="line">					<span class="keyword">else</span></span><br><span class="line">						state &lt;= CHECK_H;</span><br><span class="line">				CHECK_lb:</span><br><span class="line">					<span class="keyword">if</span>(data == <span class="string">&quot;l&quot;</span>)</span><br><span class="line">						state &lt;= CHECK_o;</span><br><span class="line">					<span class="keyword">else</span></span><br><span class="line">						state &lt;= CHECK_H;</span><br><span class="line">				CHECK_o:</span><br><span class="line">					<span class="keyword">if</span>(data == <span class="string">&quot;o&quot;</span>)<span class="keyword">begin</span></span><br><span class="line">						out &lt;= ~ out;</span><br><span class="line">						state &lt;= CHECK_H;</span><br><span class="line">					<span class="keyword">end</span></span><br><span class="line">					<span class="keyword">else</span></span><br><span class="line">						state &lt;= CHECK_H;</span><br><span class="line">						</span><br><span class="line">				<span class="comment">//begin</span></span><br><span class="line">					<span class="comment">//state &lt;= CHECK_H;</span></span><br><span class="line">					<span class="comment">//if(data == &quot;o&quot;)</span></span><br><span class="line">					<span class="comment">//	out &lt;= ~ out;</span></span><br><span class="line">					<span class="comment">//else</span></span><br><span class="line">					<span class="comment">//out &lt;= out;</span></span><br><span class="line">				<span class="keyword">default</span>: state &lt;= CHECK_H;</span><br><span class="line">			<span class="keyword">endcase</span></span><br><span class="line">		<span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"></span><br></pre></td></tr></table></figure>
<figure class="highlight verilog"><table><tr><td class="code"><pre><span class="line"></span><br></pre></td></tr></table></figure>
<p><img src= "data:image/gif;base64,R0lGODdhAQABAPAAAMPDwwAAACwAAAAAAQABAAACAkQBADs=" data-lazy-src="D:%5Cblog%5Cpicture%5CPicGo%5Ccopypicture%5Cimage-20201213150623372.png" alt="image-20201213150623372"></p>
<h1>自己编写（改编）</h1>
<ul>
<li>四位移位寄存器</li>
</ul>
<p>不带有异步清零，属于串行输入并行输出</p>
<figure class="highlight verilog"><table><tr><td class="code"><pre><span class="line"><span class="keyword">module</span> DFF1(din,clk,q);</span><br><span class="line"></span><br><span class="line"> <span class="keyword">input</span> din;</span><br><span class="line"> <span class="keyword">input</span> clk;</span><br><span class="line"> <span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">3</span>:<span class="number">0</span>] q=<span class="number">4&#x27;b0000</span>;</span><br><span class="line"> <span class="keyword">reg</span> q3=<span class="number">1&#x27;b0</span>,q2=<span class="number">1&#x27;b0</span>,q1=<span class="number">1&#x27;b0</span>,q0=<span class="number">1&#x27;b0</span>;</span><br><span class="line"> <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk)</span><br><span class="line"> <span class="keyword">begin</span> </span><br><span class="line">  q3&lt;=q2;</span><br><span class="line">  q2&lt;=q1;</span><br><span class="line">  q1&lt;=q0;</span><br><span class="line">  q0&lt;=din;</span><br><span class="line">  q=&#123;q3,q2,q1,q0&#125;;</span><br><span class="line"> <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="keyword">module</span> t1();</span><br><span class="line"></span><br><span class="line"><span class="keyword">reg</span> din;</span><br><span class="line"><span class="keyword">reg</span> clk;</span><br><span class="line"></span><br><span class="line"><span class="keyword">wire</span> [<span class="number">3</span>:<span class="number">0</span>] q;</span><br><span class="line"></span><br><span class="line">DFF1 U1(<span class="variable">.clk</span>(clk),<span class="variable">.din</span>(din),<span class="variable">.q</span>(q));</span><br><span class="line"></span><br><span class="line"><span class="keyword">always</span> <span class="keyword">begin</span></span><br><span class="line"> #<span class="number">10</span> clk=~clk;</span><br><span class="line"> </span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"><span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line"> clk = <span class="number">1&#x27;b0</span>;</span><br><span class="line"> din = <span class="number">1&#x27;b1</span>;<span class="comment">//第一个移进的数</span></span><br><span class="line">   #<span class="number">15</span> din = <span class="number">1&#x27;b0</span>;<span class="comment">//第二个移进的数</span></span><br><span class="line">   #<span class="number">20</span> din = <span class="number">1&#x27;b1</span>;<span class="comment">//第三个</span></span><br><span class="line">   #<span class="number">20</span> din = <span class="number">1&#x27;b0</span>;<span class="comment">//第四个</span></span><br><span class="line">   #<span class="number">20</span> din = <span class="number">1&#x27;b1</span>;<span class="comment">//第五个</span></span><br><span class="line">   #<span class="number">20</span> din = <span class="number">1&#x27;b0</span>;   <span class="comment">//第六个  </span></span><br><span class="line"></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span> </span><br></pre></td></tr></table></figure>
<p><img src= "data:image/gif;base64,R0lGODdhAQABAPAAAMPDwwAAACwAAAAAAQABAAACAkQBADs=" data-lazy-src="https://cdn.jsdelivr.net/gh/stardust14/picture/img/20201209214417.png" alt="image-20201209214407163"></p>
<ul>
<li>dds</li>
</ul>
<figure class="highlight verilog"><table><tr><td class="code"><pre><span class="line"> <span class="keyword">module</span> control (</span><br><span class="line">                 clk, <span class="comment">//外部输入时钟</span></span><br><span class="line"></span><br><span class="line">                 rst_n,<span class="comment">//系统复位</span></span><br><span class="line"></span><br><span class="line">                 addr<span class="comment">//有效地址</span></span><br><span class="line"></span><br><span class="line">              );</span><br><span class="line"></span><br><span class="line">      <span class="comment">//模块输入</span></span><br><span class="line">      <span class="keyword">input</span> clk;<span class="comment">//外部输入时钟</span></span><br><span class="line">      <span class="keyword">input</span> rst_n;<span class="comment">//系统复位</span></span><br><span class="line">      <span class="comment">//模块输出</span></span><br><span class="line">      <span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">7</span>:<span class="number">0</span>] addr;<span class="comment">//有效地址</span></span><br><span class="line"></span><br><span class="line">     <span class="keyword">always</span> @ (<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n)</span><br><span class="line">          <span class="keyword">begin</span></span><br><span class="line"></span><br><span class="line">              <span class="keyword">if</span> (!rst_n) <span class="comment">//复位的时候，addr清零</span></span><br><span class="line">                  addr &lt;= <span class="number">0</span>;</span><br><span class="line">             <span class="keyword">else</span></span><br><span class="line">                 <span class="keyword">if</span> (addr &lt; <span class="number">255</span>)</span><br><span class="line"></span><br><span class="line">                     addr &lt;= addr + <span class="number">1</span>;<span class="comment">//地址在0~255之间循环</span></span><br><span class="line"></span><br><span class="line">                 <span class="keyword">else</span></span><br><span class="line">                    addr &lt;= <span class="number">0</span>;</span><br><span class="line"></span><br><span class="line">         <span class="keyword">end</span>    </span><br><span class="line"><span class="keyword">endmodule</span> </span><br></pre></td></tr></table></figure>
<figure class="highlight verilog"><table><tr><td class="code"><pre><span class="line"><span class="keyword">module</span> dds (</span><br><span class="line">              clk, <span class="comment">//外部输入时钟</span></span><br><span class="line">             rst_n,<span class="comment">//系统复位</span></span><br><span class="line">             num <span class="comment">//波形数据输出</span></span><br><span class="line">         );</span><br><span class="line">      <span class="comment">//系统输入</span></span><br><span class="line">      <span class="keyword">input</span> clk;<span class="comment">//外部输入时钟</span></span><br><span class="line">      <span class="keyword">input</span> rst_n;<span class="comment">//系统复位</span></span><br><span class="line">      <span class="comment">//系统输出</span></span><br><span class="line">      <span class="keyword">output</span> [<span class="number">7</span>:<span class="number">0</span>] num;<span class="comment">//波形数据输出</span></span><br><span class="line">      <span class="comment">//定义中间连线</span></span><br><span class="line">      <span class="keyword">wire</span> [<span class="number">7</span>:<span class="number">0</span>] addr;<span class="comment">//有效地址</span></span><br><span class="line">      <span class="comment">//实例化control</span></span><br><span class="line">      control control (</span><br><span class="line">                  <span class="variable">.clk</span>(clk), <span class="comment">//外部输入时钟</span></span><br><span class="line">                 <span class="variable">.rst_n</span>(rst_n), <span class="comment">//系统复位</span></span><br><span class="line">                  <span class="variable">.addr</span>(addr)<span class="comment">//有效地址</span></span><br><span class="line">              );</span><br><span class="line">      <span class="comment">//调用ip核</span></span><br><span class="line"></span><br><span class="line">      rom rom_inst (</span><br><span class="line">                  <span class="variable">.address</span> ( addr ),</span><br><span class="line">                  <span class="variable">.clock</span> ( clk ),</span><br><span class="line">                  <span class="variable">.q</span> ( num )</span><br><span class="line">              );</span><br><span class="line">  <span class="keyword">endmodule</span> </span><br></pre></td></tr></table></figure>
<figure class="highlight verilog"><table><tr><td class="code"><pre><span class="line"><span class="meta">`<span class="meta-keyword">timescale</span> 1ns/1ps //定义时间单位和精度</span></span><br><span class="line"></span><br><span class="line"> <span class="keyword">module</span> dds_tb;</span><br><span class="line"> <span class="comment">//系统输入</span></span><br><span class="line"> <span class="keyword">reg</span> clk;<span class="comment">//外部输入时钟</span></span><br><span class="line"> <span class="keyword">reg</span> rst_n;<span class="comment">//系统复位</span></span><br><span class="line"> <span class="comment">//系统输出</span></span><br><span class="line"> <span class="keyword">wire</span> [<span class="number">7</span>:<span class="number">0</span>] num;<span class="comment">//波形数据输出</span></span><br><span class="line"></span><br><span class="line"> <span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line"> clk = <span class="number">1</span>;</span><br><span class="line"> rst_n = <span class="number">0</span>;</span><br><span class="line"> # <span class="number">200</span><span class="variable">.1</span></span><br><span class="line"> rst_n = <span class="number">1</span>;</span><br><span class="line"> <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"> <span class="keyword">always</span> # <span class="number">10</span> clk = ~clk;<span class="comment">//50M的时钟</span></span><br><span class="line"></span><br><span class="line"></span><br><span class="line"> dds dds (</span><br><span class="line"></span><br><span class="line"> <span class="variable">.clk</span>(clk), <span class="comment">//外部输入时钟</span></span><br><span class="line"></span><br><span class="line"> <span class="variable">.rst_n</span>(rst_n), <span class="comment">//系统复位</span></span><br><span class="line"></span><br><span class="line"> <span class="variable">.num</span>(num)<span class="comment">//波形数据输出</span></span><br><span class="line">);</span><br><span class="line"></span><br><span class="line"> <span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<p>图像改成无符号数仿真，194.5kHz</p>
<p><img src= "data:image/gif;base64,R0lGODdhAQABAPAAAMPDwwAAACwAAAAAAQABAAACAkQBADs=" data-lazy-src="https://cdn.jsdelivr.net/gh/stardust14/picture/img/20201221180549.png" alt=""></p>
</article><div class="post-copyright"><div class="post-copyright__author"><span class="post-copyright-meta">文章作者: </span><span class="post-copyright-info"><a href="mailto:邮箱">stardust</a></span></div><div class="post-copyright__type"><span class="post-copyright-meta">文章链接: </span><span class="post-copyright-info"><a href="http://stardust14.com/2020/11/30/Quartus%E8%AE%B0%E5%BD%95/">http://stardust14.com/2020/11/30/Quartus%E8%AE%B0%E5%BD%95/</a></span></div><div class="post-copyright__notice"><span class="post-copyright-meta">版权声明: </span><span class="post-copyright-info">本博客所有文章除特别声明外，均采用 <a href="https://creativecommons.org/licenses/by-nc-sa/4.0/" target="_blank">CC BY-NC-SA 4.0</a> 许可协议。转载请注明来自 <a href="http://stardust14.com" target="_blank">STAR</a>！</span></div></div><div class="tag_share"><div class="post-meta__tag-list"><a class="post-meta__tags" href="/tags/quartus/">quartus</a></div><div class="post_share"><div class="social-share" data-image="https://cdn.jsdelivr.net/gh/stardust14/picture/img/test08.png" data-sites="facebook,twitter,wechat,weibo,qq"></div><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/social-share.js/dist/css/share.min.css" media="print" onload="this.media='all'"><script src="https://cdn.jsdelivr.net/npm/social-share.js/dist/js/social-share.min.js" defer></script></div></div><div class="post-reward"><div class="reward-button button--animated"><i class="fas fa-qrcode"></i> 打赏</div><div class="reward-main"><ul class="reward-all"><li class="reward-item"><a href="/" target="_blank"><img class="post-qr-code-img" src= "data:image/gif;base64,R0lGODdhAQABAPAAAMPDwwAAACwAAAAAAQABAAACAkQBADs=" data-lazy-src="/"/></a><div class="post-qr-code-desc"></div></li><li class="reward-item"><a href="/" target="_blank"><img class="post-qr-code-img" src= "data:image/gif;base64,R0lGODdhAQABAPAAAMPDwwAAACwAAAAAAQABAAACAkQBADs=" data-lazy-src="/"/></a><div class="post-qr-code-desc"></div></li></ul></div></div><nav class="pagination-post" id="pagination"><div class="prev-post pull-left"><a href="/2020/12/04/DSP%E6%9D%82%E7%83%A9/"><img class="prev-cover" src= "data:image/gif;base64,R0lGODdhAQABAPAAAMPDwwAAACwAAAAAAQABAAACAkQBADs=" data-lazy-src="https://cdn.jsdelivr.net/gh/stardust14/picture/img/test013.jpg" onerror="onerror=null;src='/img/404.jpg'" alt="cover of previous post"><div class="pagination-info"><div class="label">上一篇</div><div class="prev_info">DSP杂烩</div></div></a></div><div class="next-post pull-right"><a href="/2020/11/28/CentOs6-5%E4%B8%8B%E5%8D%87%E7%BA%A7Firefox/"><img class="next-cover" src= "data:image/gif;base64,R0lGODdhAQABAPAAAMPDwwAAACwAAAAAAQABAAACAkQBADs=" data-lazy-src="https://cdn.jsdelivr.net/gh/stardust14/picture/img/wallpaper210308.jpg" onerror="onerror=null;src='/img/404.jpg'" alt="cover of next post"><div class="pagination-info"><div class="label">下一篇</div><div class="next_info">CentOs6.5下升级Firefox</div></div></a></div></nav><hr/><div id="post-comment"><div class="comment-head"><div class="comment-headline"><i class="fas fa-comments fa-fw"></i><span> 评论</span></div></div><div class="comment-wrap"><div><div class="vcomment" id="vcomment"></div></div></div></div></div><div class="aside-content" id="aside-content"><div class="sticky_layout"><div class="card-widget" id="card-toc"><div class="item-headline"><i class="fas fa-stream"></i><span>目录</span></div><div class="toc-content"><ol class="toc"><li class="toc-item toc-level-1"><a class="toc-link"><span class="toc-number">1.</span> <span class="toc-text">基础知识</span></a></li><li class="toc-item toc-level-1"><a class="toc-link"><span class="toc-number">2.</span> <span class="toc-text">结合案例总结</span></a></li><li class="toc-item toc-level-1"><a class="toc-link"><span class="toc-number">3.</span> <span class="toc-text">自己编写（改编）</span></a></li></ol></div></div></div></div></main><footer id="footer" style="background-image: url('https://cdn.jsdelivr.net/gh/stardust14/picture/img/test08.png')"><div id="footer-wrap"><div class="copyright">&copy;2020 - 2021 - 2021 By stardust</div><div class="framework-info"><span>框架 </span><a target="_blank" rel="noopener" href="https://hexo.io">Hexo</a><span class="footer-separator">|</span><span>主题 </span><a target="_blank" rel="noopener" href="https://github.com/jerryc127/hexo-theme-butterfly">Butterfly</a></div></div></footer></div><div id="rightside"><div id="rightside-config-hide"><button id="readmode" type="button" title="阅读模式"><i class="fas fa-book-open"></i></button><button id="font-plus" type="button" title="放大字体"><i class="fas fa-plus"></i></button><button id="font-minus" type="button" title="缩小字体"><i class="fas fa-minus"></i></button><button id="darkmode" type="button" title="浅色和深色模式转换"><i class="fas fa-adjust"></i></button><button id="hide-aside-btn" type="button" title="单栏和双栏切换"><i class="fas fa-arrows-alt-h"></i></button></div><div id="rightside-config-show"><button id="rightside_config" type="button" title="设置"><i class="fas fa-cog fa-spin"></i></button><button class="close" id="mobile-toc-button" type="button" title="目录"><i class="fas fa-list-ul"></i></button><a id="to_comment" href="#post-comment" title="直达评论"><i class="fas fa-comments"></i></a><button id="go-up" type="button" title="回到顶部"><i class="fas fa-arrow-up"></i></button></div></div><div id="local-search"><div class="search-dialog"><div class="search-dialog__title" id="local-search-title">本地搜索</div><div id="local-input-panel"><div id="local-search-input"><div class="local-search-box"><input class="local-search-box--input" placeholder="搜索文章" type="text"/></div></div></div><hr/><div id="local-search-results"></div><span class="search-close-button"><i class="fas fa-times"></i></span></div><div id="search-mask"></div></div><div><script src="/js/utils.js"></script><script src="/js/main.js"></script><script src="https://cdn.jsdelivr.net/npm/vanilla-lazyload/dist/lazyload.iife.min.js"></script><script src="/js/search/local-search.js"></script><div class="js-pjax"><link rel="stylesheet" type="text/css" href="https://cdn.jsdelivr.net/npm/katex@latest/dist/katex.min.css"><script src="https://cdn.jsdelivr.net/npm/katex@latest/dist/contrib/copy-tex.min.js"></script><link rel="stylesheet" type="text/css" href="https://cdn.jsdelivr.net/npm/katex@latest/dist/contrib/copy-tex.css"><script>(() => {
  document.querySelectorAll('#article-container span.katex-display').forEach(item => {
    btf.wrap(item, 'div', '', 'katex-wrap')
  })
})()</script><script>if (document.getElementsByClassName('mermaid').length) {
  if (window.mermaidJsLoad) mermaid.init()
  else {
    getScript('https://cdn.jsdelivr.net/npm/mermaid/dist/mermaid.min.js').then(() => {
      window.mermaidJsLoad = true
      mermaid.initialize({
        theme: 'default',
      })
      false && mermaid.init()
    })
  }
}</script><script>function loadValine () {
  function initValine () {
    const valine = new Valine(Object.assign({
      el: '#vcomment',
      appId: 'HTNDsPzD87VFJzxigXr0LgQT-gzGzoHsz',
      appKey: 'rujMRAYTJMNb3muoM0nm6YCs',
      placeholder: '请留下你来过的痕迹吧~',
      avatar: 'monsterid',
      meta: 'nick,mail,link'.split(','),
      pageSize: '10',
      lang: 'en',
      recordIP: false,
      serverURLs: '',
      emojiCDN: '//i0.hdslb.com/bfs/emote/',
      emojiMaps: {"[tv_白眼]":"c1d59f439e379ee50eef488bcb5e5378e5044ea4.png","[tv_doge]":"6ea59c827c414b4a2955fe79e0f6fd3dcd515e24.png","[tv_坏笑]":"1f0b87f731a671079842116e0991c91c2c88645a.png","[tv_难过]":"87f46748d3f142ebc6586ff58860d0e2fc8263ba.png","[tv_生气]":"26702dcafdab5e8225b43ffd23c94ac1ff932654.png","[tv_委屈]":"d04dba7b5465779e9755d2ab6f0a897b9b33bb77.png","[tv_斜眼笑]":"911f987aa8bc1bee12d52aafe62bc41ef4474e6c.png","[tv_呆]":"fe1179ebaa191569b0d31cecafe7a2cd1c951c9d.png","[tv_发怒]":"34ba3cd204d5b05fec70ce08fa9fa0dd612409ff.png","[tv_惊吓]":"0d15c7e2ee58e935adc6a7193ee042388adc22af.png","[tv_呕吐]":"9f996894a39e282ccf5e66856af49483f81870f3.png","[tv_思考]":"90cf159733e558137ed20aa04d09964436f618a1.png","[tv_微笑]":"70dc5c7b56f93eb61bddba11e28fb1d18fddcd4c.png","[tv_疑问]":"0793d949b18d7be716078349c202c15ff166f314.png","[tv_大哭]":"23269aeb35f99daee28dda129676f6e9ea87934f.png","[tv_鼓掌]":"1d21793f96ef4e6f48b23e53e3b9e42da833a0f6.png","[tv_抠鼻]":"c666f55e88d471e51bbd9fab9bb308110824a6eb.png","[tv_亲亲]":"a8111ad55953ef5e3be3327ef94eb4a39d535d06.png","[tv_调皮]":"b9c41de8e82dd7a8515ae5e3cb63e898bf245186.png","[tv_笑哭]":"1abc628f6d4f4caf9d0e7800878f4697abbc8273.png","[tv_晕]":"5443c22b4d07fb1907ccc610c8e6db254f2461b7.png","[tv_点赞]":"f85c354995bd99e28fc76c869bfe42ba6438eff4.png","[tv_害羞]":"a37683fb5642fa3ddfc7f4e5525fd13e42a2bdb1.png","[tv_睡着]":"8b196675b53af58264f383c50ad0945048290b33.png","[tv_色]":"61822c7e9aae5da76475e7892534545336b23a6f.png","[tv_吐血]":"09dd16a7aa59b77baa1155d47484409624470c77.png","[tv_无奈]":"ea8ed89ee9878f2fece2dda0ea8a5dbfe21b5751.png","[tv_再见]":"180129b8ea851044ce71caf55cc8ce44bd4a4fc8.png","[tv_流汗]":"cead1c351ab8d79e9f369605beb90148db0fbed3.png","[tv_偷笑]":"bb690d4107620f1c15cff29509db529a73aee261.png","[tv_抓狂]":"fe31c08edad661d63762b04e17b8d5ae3c71a757.png","[tv_黑人问号]":"45821a01f51bc867da9edbaa2e070410819a95b2.png","[tv_困]":"241ee304e44c0af029adceb294399391e4737ef2.png","[tv_打脸]":"56ab10b624063e966bfcb76ea5dc4794d87dfd47.png","[tv_闭嘴]":"c9e990da7f6e93975e25fd8b70e2e290aa4086ef.png","[tv_鄙视]":"6e72339f346a692a495b123174b49e4e8e781303.png","[tv_腼腆]":"89712c0d4af73e67f89e35cbc518420380a7f6f4.png","[tv_馋]":"fc7e829b845c43c623c8b490ee3602b7f0e76a31.png","[tv_可爱]":"9e55fd9b500ac4b96613539f1ce2f9499e314ed9.png","[tv_发财]":"34db290afd2963723c6eb3c4560667db7253a21a.png","[tv_生病]":"8b0ec90e6b86771092a498c54f09fc94621c1900.png","[tv_流鼻血]":"c32d39db2737f89b904ca32700d140a9241b0767.png","[tv_尴尬]":"7cfa62dafc59798a3d3fb262d421eeeff166cfa4.png","[tv_大佬]":"093c1e2c490161aca397afc45573c877cdead616.png","[tv_流泪]":"7e71cde7858f0cd50d74b0264aa26db612a8a167.png","[tv_冷漠]":"b9cbc755c2b3ee43be07ca13de84e5b699a3f101.png","[tv_皱眉]":"72ccad6679fea0d14cce648b4d818e09b8ffea2d.png","[tv_鬼脸]":"0ffbbddf8a94d124ca2f54b360bbc04feb6bbfea.png","[tv_调侃]":"4bc022533ef31544ca0d72c12c808cf4a1cce3e3.png","[tv_目瞪口呆]":"0b8cb81a68de5d5365212c99375e7ace3e7891b7.png","[2233娘_大笑]":"16b8794be990cefa6caeba4d901b934a227ee3b8.png","[2233娘_疑问]":"0b41f509351958dbb63d472fec0132d1bd03bd14.png","[2233娘_吃惊]":"d1628c43d35b1530c0504a643ff80b6189fa0a43.png","[2233娘_汗]":"247cd9df8cdf84b18368c21e3b2dd374e84c0927.png","[2233娘_大哭]":"476a2a60f6e337b8c0697a592e0aa82781f6b33b.png","[2233娘_困惑]":"714eeb4eae0d0933b4ff08b7df788b1982f6b940.png","[2233娘_耶]":"d7178e258a0efc969b65ccc2b1322fb235f5dff4.png","[2233娘_怒]":"f31953119c51b9748016440ac0b632f779929b37.png","[2233娘_卖萌]":"ea893aa25355de95ab4f03c2dad3f0c58d0c159e.png","[2233娘_委屈]":"d9d0bf9d358af8d5761093ec66d4e3f60d963a63.png","[2233娘_郁闷]":"485203fe7100f2c8fc40b2800a18fe20b35f2f1a.png","[2233娘_第一]":"3754ee6e5985bd0bd7dfb668981f2a8733398ebd.png","[2233娘_喝水]":"695bf5429472049b52c1e0de586f8a2511195a23.png","[2233娘_吐魂]":"e999af499edf38a91ca68b1a9d2f97042c1d6734.png","[2233娘_无言]":"fdb5870f32cfaf7949e0f88a13f6feba4a48b719.png","[加油武汉]":"eb966aaa5b690d3f9308a9f936f5b5a72a7f956b.png","[口罩]":"3ad2f66b151496d2a5fb0a8ea75f32265d778dd3.png","[鸡腿]":"c7860392815d345fa69c4f00ef18d67dccfbd574.png","[微笑]":"685612eadc33f6bc233776c6241813385844f182.png","[笑]":"81edf17314cea3b48674312b4364df44d5c01f17.png","[呲牙]":"b5a5898491944a4268360f2e7a84623149672eb6.png","[OK]":"4683fd9ffc925fa6423110979d7dcac5eda297f4.png","[星星眼]":"63c9d1a31c0da745b61cdb35e0ecb28635675db2.png","[哦呼]":"362bded07ea5434886271d23fa25f5d85d8af06c.png","[嫌弃]":"de4c0783aaa60ec03de0a2b90858927bfad7154b.png","[喜欢]":"8a10a4d73a89f665feff3d46ca56e83dc68f9eb8.png","[酸了]":"92b1c8cbceea3ae0e8e32253ea414783e8ba7806.png","[大哭]":"2caafee2e5db4db72104650d87810cc2c123fc86.png","[害羞]":"9d2ec4e1fbd6cb1b4d12d2bbbdd124ccb83ddfda.png","[无语]":"44667b7d9349957e903b1b62cb91fb9b13720f04.png","[疑惑]":"b7840db4b1f9f4726b7cb23c0972720c1698d661.png","[调皮]":"8290b7308325e3179d2154327c85640af1528617.png","[喜极而泣]":"485a7e0c01c2d70707daae53bee4a9e2e31ef1ed.png","[奸笑]":"bb84906573472f0a84cebad1e9000eb6164a6f5a.png","[偷笑]":"6c49d226e76c42cd8002abc47b3112bc5a92f66a.png","[大笑]":"ca94ad1c7e6dac895eb5b33b7836b634c614d1c0.png","[阴险]":"ba8d5f8e7d136d59aab52c40fd3b8a43419eb03c.png","[捂脸]":"6921bb43f0c634870b92f4a8ad41dada94a5296d.png","[囧]":"12e41d357a9807cc80ef1e1ed258127fcc791424.png","[呆]":"33ad6000d9f9f168a0976bc60937786f239e5d8c.png","[抠鼻]":"cb89184c97e3f6d50acfd7961c313ce50360d70f.png","[惊喜]":"0afecaf3a3499479af946f29749e1a6c285b6f65.png","[惊讶]":"f8e9a59cad52ae1a19622805696a35f0a0d853f3.png","[笑哭]":"c3043ba94babf824dea03ce500d0e73763bf4f40.png","[妙啊]":"b4cb77159d58614a9b787b91b1cd22a81f383535.png","[doge]":"bba7c12aa51fed0199c241465560dfc2714c593e.png","[滑稽]":"d15121545a99ac46774f1f4465b895fe2d1411c3.png","[吃瓜]":"4191ce3c44c2b3df8fd97c33f85d3ab15f4f3c84.png ","[打call]":"431432c43da3ee5aab5b0e4f8931953e649e9975.png","[点赞]":"1a67265993913f4c35d15a6028a30724e83e7d35.png","[鼓掌]":"895d1fc616b4b6c830cf96012880818c0e1de00d.png  ","[尴尬]":"cb321684ed5ce6eacdc2699092ab8fe7679e4fda.png","[冷]":"cb0ebbd0668640f07ebfc0e03f7a18a8cd00b4ed.png","[灵魂出窍]":"43d3db7d97343c01b47e22cfabeca84b4251f35a.png","[委屈]":"d2f26cbdd6c96960320af03f5514c5b524990840.png","[傲娇]":"010540d0f61220a0db4922e4a679a1d8eca94f4e.png","[疼]":"905fd9a99ec316e353b9bd4ecd49a5f0a301eabf.png","[吓]":"9c10c5ebc7bef27ec641b8a1877674e0c65fea5d.png","[生病]":"0f25ce04ae1d7baf98650986454c634f6612cb76.png","[吐]":"06946bfe71ac48a6078a0b662181bb5cad09decc.png","[嘘声]":"e64af664d20716e090f10411496998095f62f844.png","[捂眼]":"c5c6d6982e1e53e478daae554b239f2b227b172b.png","[思考]":"cfa9b7e89e4bfe04bbcd34ccb1b0df37f4fa905c.png","[再见]":"fc510306bae26c9aec7e287cdf201ded27b065b9.png","[翻白眼]":"eba54707c7168925b18f6f8b1f48d532fe08c2b1.png","[哈欠]":"888d877729cbec444ddbd1cf4c9af155a7a06086.png","[奋斗]":"bb2060c15dba7d3fd731c35079d1617f1afe3376.png","[墨镜]":"3a03aebfc06339d86a68c2d893303b46f4b85771.png","[撇嘴]":"531863568e5668c5ac181d395508a0eeb1f0cda4.png","[难过]":"a651db36701610aa70a781fa98c07c9789b11543.png","[抓狂]":"4c87afff88c22439c45b79e9d2035d21d5622eba.png","[生气]":"3195714219c4b582a4fb02033dd1519913d0246d.png","[干杯]":"8da12d5f55a2c7e9778dcc05b40571979fe208e6.png","[爱心]":"ed04066ea7124106d17ffcaf75600700e5442f5c.png","[锦鲤]":"643d6c19c8164ffd89e3e9cdf093cf5d773d979c.png","[胜利]":"b49fa9f4b1e7c3477918153b82c60b114d87347c.png","[加油]":"c7aaeacb21e107292d3bb053e5abde4a4459ed30.png","[保佑]":"fafe8d3de0dc139ebe995491d2dac458a865fb30.png","[抱拳]":"89516218158dbea18ab78e8873060bf95d33bbbe.png","[响指]":"1b5c53cf14336903e1d2ae3527ca380a1256a077.png","[支持]":"3c210366a5585706c09d4c686a9d942b39feeb50.png","[拥抱]":"41780a4254750cdaaccb20735730a36044e98ef3.png","[怪我咯]":"07cc6077f7f7d75b8d2c722dd9d9828a9fb9e46d.png","[跪了]":"f2b3aee7e521de7799d4e3aa379b01be032698ac.png","[黑洞]":"e90ec4c799010f25391179118ccd9f66b3b279ba.png","[老鼠]":"8e6fb491eb1bb0d5862e7ec8ccf9a3da12b6c155.png","[2020]":"dc709fac0d361370bcf0d36d32adb97df7c95824.png","[福到了]":"5de5373d354c373cf1617b6b836f3a8d53c5a655.png"},
      enableQQ: false,
      path: window.location.pathname,
      requiredFields: ["nick,mail"],
      visitor: false
    }, null))
  }

  if (typeof Valine === 'function') initValine() 
  else getScript('https://cdn.jsdelivr.net/npm/valine/dist/Valine.min.js').then(initValine)
}

if ('Valine' === 'Valine' || !false) {
  if (false) btf.loadComment(document.getElementById('vcomment'),loadValine)
  else setTimeout(loadValine, 0)
} else {
  function loadOtherComment () {
    loadValine()
  }
}</script></div><script src="//lib.baomitu.com/jquery/3.5.1/jquery.min.js"></script><script src="https://myhkw.cn/api/player/159721473362" id="myhk" key="159721473362" m="1"></script><script src="https://cdn.jsdelivr.net/gh/stardust14/CDN/HexoStatic/js/Foster.js"></script><script src="https://cdn.jsdelivr.net/gh/stardust14/CDN/HexoStatic/js/hideCategory.min.js"></script><script src="https://cdn.jsdelivr.net/gh/stardust14/CDN/HexoStatic/js/title.js"></script><canvas class="fireworks" mobile="false"></canvas><script src="https://cdn.jsdelivr.net/npm/butterfly-extsrc@1/dist/fireworks.min.js"></script><script src="https://cdn.jsdelivr.net/npm/butterfly-extsrc@1/dist/activate-power-mode.min.js"></script><script>POWERMODE.colorful = true;
POWERMODE.shake = true;
POWERMODE.mobile = false;
document.body.addEventListener('input', POWERMODE);
</script><script async data-pjax src="//busuanzi.ibruce.info/busuanzi/2.3/busuanzi.pure.mini.js"></script></div></body></html>