// Seed: 2176624860
module module_0 (
    input tri0 id_0,
    input uwire id_1,
    output tri0 id_2,
    input supply0 id_3,
    output uwire id_4,
    output wire id_5,
    input wand id_6,
    output wand id_7,
    input wand id_8,
    input tri0 id_9,
    input tri id_10,
    input supply0 id_11,
    output tri1 id_12,
    output wire id_13,
    input tri id_14,
    output wire id_15,
    input wand id_16,
    input wor id_17
);
  logic id_19;
endmodule
module module_1 #(
    parameter id_11 = 32'd72
) (
    output tri0 id_0,
    input supply1 id_1,
    output tri0 id_2,
    input wand id_3,
    output wand id_4,
    input tri0 id_5,
    inout wire id_6,
    input supply0 id_7,
    input tri0 id_8,
    output tri0 id_9,
    input tri1 id_10,
    input tri0 _id_11,
    input uwire id_12,
    output tri1 id_13,
    output wire id_14,
    output tri id_15,
    input tri1 id_16,
    input tri id_17,
    input uwire id_18
);
  wire [id_11  <<  -1 : -1] id_20;
  module_0 modCall_1 (
      id_18,
      id_10,
      id_6,
      id_5,
      id_0,
      id_6,
      id_18,
      id_9,
      id_16,
      id_3,
      id_8,
      id_18,
      id_14,
      id_6,
      id_12,
      id_9,
      id_17,
      id_7
  );
  assign modCall_1.id_7 = 0;
endmodule
