m255
K4
z2
!s11e MIXED_VERSIONS
!s11f vlog 2021.3 2021.07, Jul 14 2021
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/VHDL/Digitizer/Digitizer_ver1/Digitizer/simulation
Pcmd_table
Z1 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z2 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
!i122 2581
w1683919294
Z3 d//mac/Home/Documents/_temp_VHDL/Digitizer_vhdl/Digitizer/simulation
8//mac/Home/Documents/_temp_VHDL/Digitizer_vhdl/Digitizer/hdl/cmd_table.vhd
F//mac/Home/Documents/_temp_VHDL/Digitizer_vhdl/Digitizer/hdl/cmd_table.vhd
l0
L4 1
VCGJWVjW`WU5Qn^5=Znn:N0
!s100 d[JA;JnL7a_MFH9K7mj3?1
Z4 OW;C;2021.3;73
33
!s110 1684092507
!i10b 1
Z5 !s108 1684092507.000000
!s90 -reportprogress|300|-2008|-explicit|-work|presynth|//mac/Home/Documents/_temp_VHDL/Digitizer_vhdl/Digitizer/hdl/cmd_table.vhd|
!s107 //mac/Home/Documents/_temp_VHDL/Digitizer_vhdl/Digitizer/hdl/cmd_table.vhd|
!i113 1
Z6 o-2008 -explicit -work presynth -O0
Z7 tCvgOpt 0
Pcmd_table_trigger
R1
R2
!i122 2617
Z8 w1683716087
R3
8//mac/Home/Documents/_temp_VHDL/Digitizer_vhdl/Digitizer/hdl/cmd_table_trigger.vhd
F//mac/Home/Documents/_temp_VHDL/Digitizer_vhdl/Digitizer/hdl/cmd_table_trigger.vhd
l0
L4 1
V@MP7K1>[NC:4@^:O486N;1
!s100 YMlW<QD9:FIZ`iGF]PjW01
R4
33
Z9 !s110 1684092514
!i10b 1
Z10 !s108 1684092514.000000
!s90 -reportprogress|300|-2008|-explicit|-work|presynth|//mac/Home/Documents/_temp_VHDL/Digitizer_vhdl/Digitizer/hdl/cmd_table_trigger.vhd|
!s107 //mac/Home/Documents/_temp_VHDL/Digitizer_vhdl/Digitizer/hdl/cmd_table_trigger.vhd|
!i113 1
R6
R7
Ecommunication_builder
Z11 w1684090994
Z12 DPx4 work 9 cmd_table 0 22 CGJWVjW`WU5Qn^5=Znn:N0
Z13 DPx4 ieee 11 numeric_std 0 22 aU^R8eGcicLcUFIaBQSL>3
R1
R2
!i122 2582
R3
Z14 8//mac/Home/Documents/_temp_VHDL/Digitizer_vhdl/Digitizer/hdl/Communication_Builder.vhd
Z15 F//mac/Home/Documents/_temp_VHDL/Digitizer_vhdl/Digitizer/hdl/Communication_Builder.vhd
l0
L8 1
V<S8iXlYeTDV>l37?c8^dH2
!s100 T[_GSe7UePAR;2Xiz59>>0
R4
33
Z16 !s110 1684092508
!i10b 1
R5
Z17 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|//mac/Home/Documents/_temp_VHDL/Digitizer_vhdl/Digitizer/hdl/Communication_Builder.vhd|
Z18 !s107 //mac/Home/Documents/_temp_VHDL/Digitizer_vhdl/Digitizer/hdl/Communication_Builder.vhd|
!i113 1
R6
R7
Artl
R12
R13
R1
R2
DEx4 work 21 communication_builder 0 22 <S8iXlYeTDV>l37?c8^dH2
!i122 2582
l117
L37 683
VEQjmVK<Hil8z2IC@XRmEU2
!s100 kY=`Z0Tf_h<?6TOh[cHJ63
R4
33
R16
!i10b 1
R5
R17
R18
!i113 1
R6
R7
vCOREFIFO_C0
Z19 DXx6 sv_std 3 std 0 22 VYECXdT12H8WgbUP_5Y6:3
Z20 !s110 1675888287
!i10b 1
!s100 k:b2nj`n;E81CbXPjlTU;3
I@]@ZNDX;MKRziMo5o7aGW2
S1
R0
Z21 w1675878073
8C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0.v
FC:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0.v
!i122 121
L0 49 129
Z22 VDg1SIo80bB@j0V0VzS_@n1
Z23 OW;L;2021.3;73
r1
!s85 0
31
Z24 !s108 1675888287.000000
!s107 C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0.v|
!s101 -O0
!i113 1
Z25 o-sv -work presynth -O0
R7
n@c@o@r@e@f@i@f@o_@c0
vCOREFIFO_C0_COREFIFO_C0_0_COREFIFO
R19
R20
!i10b 1
!s100 >T>Zz]IeA3KaVbNQzPa>V3
I_h@7gaMC?U<J7dJBW^ii:1
S1
R0
R21
8C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/COREFIFO.v
FC:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/COREFIFO.v
!i122 120
Z26 L0 29 1457
R22
R23
r1
!s85 0
31
R24
!s107 C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/COREFIFO.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/COREFIFO.v|
!s101 -O0
!i113 1
R25
R7
n@c@o@r@e@f@i@f@o_@c0_@c@o@r@e@f@i@f@o_@c0_0_@c@o@r@e@f@i@f@o
vCOREFIFO_C0_COREFIFO_C0_0_corefifo_async
R19
R20
!i10b 1
!s100 dSlzkJD?n5SAOVg0iOmAe2
Iimi9in_H;G>Q`ok_A=LAL3
S1
R0
R21
8C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_async.v
FC:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_async.v
!i122 114
Z27 L0 28 1306
R22
R23
r1
!s85 0
31
R24
!s107 C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_async.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_async.v|
!s101 -O0
!i113 1
R25
R7
n@c@o@r@e@f@i@f@o_@c0_@c@o@r@e@f@i@f@o_@c0_0_corefifo_async
vCOREFIFO_C0_COREFIFO_C0_0_corefifo_fwft
R19
R20
!i10b 1
!s100 n3BT:DC6a:j2giV==^Tab1
IIf^0TWjgW3XE=]86W;FRC3
S1
R0
R21
8C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_fwft.v
FC:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_fwft.v
!i122 116
Z28 L0 28 348
R22
R23
r1
!s85 0
31
R24
!s107 C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_fwft.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_fwft.v|
!s101 -O0
!i113 1
R25
R7
n@c@o@r@e@f@i@f@o_@c0_@c@o@r@e@f@i@f@o_@c0_0_corefifo_fwft
vCOREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv
R19
R20
!i10b 1
!s100 3h]fiz91chdJSWFl[URTH3
I<ZM14Yke>1Gm:@C6H[@143
S1
R0
R21
8C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_grayToBinConv.v
FC:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_grayToBinConv.v
!i122 113
Z29 L0 29 51
R22
R23
r1
!s85 0
31
Z30 !s108 1675888286.000000
!s107 C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_grayToBinConv.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_grayToBinConv.v|
!s101 -O0
!i113 1
R25
R7
n@c@o@r@e@f@i@f@o_@c0_@c@o@r@e@f@i@f@o_@c0_0_corefifo_gray@to@bin@conv
vCOREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync
R19
!s110 1675888286
!i10b 1
!s100 8bKVcX4X>F`CMaL1hdUIT0
Ig^gh4Gcz0f?``;[=597Kk1
S1
R0
R21
8C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_NstagesSync.v
FC:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_NstagesSync.v
!i122 112
Z31 L0 29 69
R22
R23
r1
!s85 0
31
R30
!s107 C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_NstagesSync.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_NstagesSync.v|
!s101 -O0
!i113 1
R25
R7
n@c@o@r@e@f@i@f@o_@c0_@c@o@r@e@f@i@f@o_@c0_0_corefifo_@nstages@sync
vCOREFIFO_C0_COREFIFO_C0_0_corefifo_sync
R19
R20
!i10b 1
!s100 iJaR4m8VZZ]dCWNR4FVO@3
IMI981D^0mI^7zZWhTaJei3
S1
R0
R21
8C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_sync.v
FC:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_sync.v
!i122 115
Z32 L0 28 837
R22
R23
r1
!s85 0
31
R24
!s107 C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_sync.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_sync.v|
!s101 -O0
!i113 1
R25
R7
n@c@o@r@e@f@i@f@o_@c0_@c@o@r@e@f@i@f@o_@c0_0_corefifo_sync
vCOREFIFO_C0_COREFIFO_C0_0_corefifo_sync_scntr
R19
R20
!i10b 1
!s100 l^Jz]Jimj[:mTPJmT?jeO2
IO`:VPC<=M8XTj]gLFo44H0
S1
R0
R21
8C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_sync_scntr.v
FC:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_sync_scntr.v
!i122 117
Z33 L0 28 633
R22
R23
r1
!s85 0
31
R24
!s107 C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_sync_scntr.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_sync_scntr.v|
!s101 -O0
!i113 1
R25
R7
n@c@o@r@e@f@i@f@o_@c0_@c@o@r@e@f@i@f@o_@c0_0_corefifo_sync_scntr
vCOREFIFO_C0_COREFIFO_C0_0_LSRAM_top
R19
R20
!i10b 1
!s100 fYJ`VWEoeZ[PihLU0S[J91
IZ<iO=QmMY=lAZoGE>l<4g2
S1
R0
R21
8C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top.v
FC:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top.v
!i122 118
L0 5 83
R22
R23
r1
!s85 0
31
R24
!s107 C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top.v|
!s101 -O0
!i113 1
R25
R7
n@c@o@r@e@f@i@f@o_@c0_@c@o@r@e@f@i@f@o_@c0_0_@l@s@r@a@m_top
vCOREFIFO_C0_COREFIFO_C0_0_ram_wrapper
R19
R20
!i10b 1
!s100 aSV6J_bYK7o4Y`6f>EI^:3
I0;Qz5WfzlN[Kjl7A?83Y`1
S1
R0
R21
8C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v
FC:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v
!i122 119
Z34 L0 4 61
R22
R23
r1
!s85 0
31
R24
!s107 C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v|
!s101 -O0
!i113 1
R25
R7
n@c@o@r@e@f@i@f@o_@c0_@c@o@r@e@f@i@f@o_@c0_0_ram_wrapper
vCOREFIFO_C4
R19
Z35 !s110 1684092510
!i10b 1
!s100 ]MI@:aV^n[b>6CKQ;ZN7g0
IhU2R8@O;R;LPD45ckoRoc3
S1
R3
R8
8//mac/Home/Documents/_temp_VHDL/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4.v
F//mac/Home/Documents/_temp_VHDL/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4.v
!i122 2598
Z36 L0 49 135
R22
R23
r1
!s85 0
31
Z37 !s108 1684092510.000000
!s107 //mac/Home/Documents/_temp_VHDL/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4.v|
!s90 -reportprogress|300|-sv|-work|presynth|//mac/Home/Documents/_temp_VHDL/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4.v|
!s101 -O0
!i113 1
R25
R7
n@c@o@r@e@f@i@f@o_@c4
vCOREFIFO_C4_COREFIFO_C4_0_COREFIFO
R19
R35
!i10b 1
!s100 6Vk:nAT92NneC`Al^@Z6F2
IV=70SS?eJXPE5j15ZIWeo3
S1
R3
R8
8//mac/Home/Documents/_temp_VHDL/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/COREFIFO.v
F//mac/Home/Documents/_temp_VHDL/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/COREFIFO.v
!i122 2597
R26
R22
R23
r1
!s85 0
31
R37
!s107 //mac/Home/Documents/_temp_VHDL/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/COREFIFO.v|
!s90 -reportprogress|300|-sv|-work|presynth|//mac/Home/Documents/_temp_VHDL/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/COREFIFO.v|
!s101 -O0
!i113 1
R25
R7
n@c@o@r@e@f@i@f@o_@c4_@c@o@r@e@f@i@f@o_@c4_0_@c@o@r@e@f@i@f@o
vCOREFIFO_C4_COREFIFO_C4_0_corefifo_async
R19
Z38 !s110 1684092509
!i10b 1
!s100 :9A7HZBM@?9>Pd4n_1EDF1
InhDUJ9lYnkEVAKP]k7A5b1
S1
R3
R8
8//mac/Home/Documents/_temp_VHDL/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/corefifo_async.v
F//mac/Home/Documents/_temp_VHDL/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/corefifo_async.v
!i122 2591
R27
R22
R23
r1
!s85 0
31
Z39 !s108 1684092509.000000
!s107 //mac/Home/Documents/_temp_VHDL/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/corefifo_async.v|
!s90 -reportprogress|300|-sv|-work|presynth|//mac/Home/Documents/_temp_VHDL/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/corefifo_async.v|
!s101 -O0
!i113 1
R25
R7
n@c@o@r@e@f@i@f@o_@c4_@c@o@r@e@f@i@f@o_@c4_0_corefifo_async
vCOREFIFO_C4_COREFIFO_C4_0_corefifo_fwft
R19
R38
!i10b 1
!s100 ZOkY5R[8^_TH>NFUSa:O[1
I1d;X`h2WVRBcoE>ZUdiol0
S1
R3
R8
8//mac/Home/Documents/_temp_VHDL/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/corefifo_fwft.v
F//mac/Home/Documents/_temp_VHDL/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/corefifo_fwft.v
!i122 2593
R28
R22
R23
r1
!s85 0
31
R39
!s107 //mac/Home/Documents/_temp_VHDL/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/corefifo_fwft.v|
!s90 -reportprogress|300|-sv|-work|presynth|//mac/Home/Documents/_temp_VHDL/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/corefifo_fwft.v|
!s101 -O0
!i113 1
R25
R7
n@c@o@r@e@f@i@f@o_@c4_@c@o@r@e@f@i@f@o_@c4_0_corefifo_fwft
vCOREFIFO_C4_COREFIFO_C4_0_corefifo_grayToBinConv
R19
R38
!i10b 1
!s100 A<z@;Y<CA0FVC2VnYScgK3
IOEd8o`zR?NZGH7Jegc>f;2
S1
R3
R8
8//mac/Home/Documents/_temp_VHDL/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/corefifo_grayToBinConv.v
F//mac/Home/Documents/_temp_VHDL/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/corefifo_grayToBinConv.v
!i122 2590
R29
R22
R23
r1
!s85 0
31
R39
!s107 //mac/Home/Documents/_temp_VHDL/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/corefifo_grayToBinConv.v|
!s90 -reportprogress|300|-sv|-work|presynth|//mac/Home/Documents/_temp_VHDL/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/corefifo_grayToBinConv.v|
!s101 -O0
!i113 1
R25
R7
n@c@o@r@e@f@i@f@o_@c4_@c@o@r@e@f@i@f@o_@c4_0_corefifo_gray@to@bin@conv
vCOREFIFO_C4_COREFIFO_C4_0_corefifo_NstagesSync
R19
R38
!i10b 1
!s100 FC?l0D8QZJjeSh`oHGRUD0
IZR;>HnZN96_S[@Olb:Oc40
S1
R3
R8
8//mac/Home/Documents/_temp_VHDL/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/corefifo_NstagesSync.v
F//mac/Home/Documents/_temp_VHDL/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/corefifo_NstagesSync.v
!i122 2589
R31
R22
R23
r1
!s85 0
31
Z40 !s108 1684092508.000000
!s107 //mac/Home/Documents/_temp_VHDL/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/corefifo_NstagesSync.v|
!s90 -reportprogress|300|-sv|-work|presynth|//mac/Home/Documents/_temp_VHDL/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/corefifo_NstagesSync.v|
!s101 -O0
!i113 1
R25
R7
n@c@o@r@e@f@i@f@o_@c4_@c@o@r@e@f@i@f@o_@c4_0_corefifo_@nstages@sync
vCOREFIFO_C4_COREFIFO_C4_0_corefifo_sync
R19
R38
!i10b 1
!s100 9ZKzZ<8DBkB0XXmDlng9R3
ID^]dT?0fzY@Bb;Bh0>BCU3
S1
R3
R8
8//mac/Home/Documents/_temp_VHDL/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/corefifo_sync.v
F//mac/Home/Documents/_temp_VHDL/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/corefifo_sync.v
!i122 2592
R32
R22
R23
r1
!s85 0
31
R39
!s107 //mac/Home/Documents/_temp_VHDL/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/corefifo_sync.v|
!s90 -reportprogress|300|-sv|-work|presynth|//mac/Home/Documents/_temp_VHDL/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/corefifo_sync.v|
!s101 -O0
!i113 1
R25
R7
n@c@o@r@e@f@i@f@o_@c4_@c@o@r@e@f@i@f@o_@c4_0_corefifo_sync
vCOREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr
R19
R38
!i10b 1
!s100 V32Rz;zIhE1X]c_SZ@3a53
I_^LSAIi4mENIa]?IdiPX42
S1
R3
R8
8//mac/Home/Documents/_temp_VHDL/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/corefifo_sync_scntr.v
F//mac/Home/Documents/_temp_VHDL/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/corefifo_sync_scntr.v
!i122 2594
R33
R22
R23
r1
!s85 0
31
R39
!s107 //mac/Home/Documents/_temp_VHDL/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/corefifo_sync_scntr.v|
!s90 -reportprogress|300|-sv|-work|presynth|//mac/Home/Documents/_temp_VHDL/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/corefifo_sync_scntr.v|
!s101 -O0
!i113 1
R25
R7
n@c@o@r@e@f@i@f@o_@c4_@c@o@r@e@f@i@f@o_@c4_0_corefifo_sync_scntr
vCOREFIFO_C4_COREFIFO_C4_0_LSRAM_top
R19
R35
!i10b 1
!s100 @M]UeT]W8@JE6BHh;=_973
I>B^<d^92N9dR^dGziX?5?1
S1
R3
R8
8//mac/Home/Documents/_temp_VHDL/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top.v
F//mac/Home/Documents/_temp_VHDL/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top.v
!i122 2595
L0 5 1788
R22
R23
r1
!s85 0
31
R37
!s107 //mac/Home/Documents/_temp_VHDL/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top.v|
!s90 -reportprogress|300|-sv|-work|presynth|//mac/Home/Documents/_temp_VHDL/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top.v|
!s101 -O0
!i113 1
R25
R7
n@c@o@r@e@f@i@f@o_@c4_@c@o@r@e@f@i@f@o_@c4_0_@l@s@r@a@m_top
vCOREFIFO_C4_COREFIFO_C4_0_ram_wrapper
R19
R35
!i10b 1
!s100 _`D?RefX;`;A4df;>Oei53
IWBYIlEIo9@L98g9i4NCD82
S1
R3
R8
8//mac/Home/Documents/_temp_VHDL/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v
F//mac/Home/Documents/_temp_VHDL/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v
!i122 2596
R34
R22
R23
r1
!s85 0
31
R37
!s107 //mac/Home/Documents/_temp_VHDL/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v|
!s90 -reportprogress|300|-sv|-work|presynth|//mac/Home/Documents/_temp_VHDL/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v|
!s101 -O0
!i113 1
R25
R7
n@c@o@r@e@f@i@f@o_@c4_@c@o@r@e@f@i@f@o_@c4_0_ram_wrapper
vCOREFIFO_C5
R19
Z41 !s110 1684092513
!i10b 1
!s100 i2Nah71PWZ83WZSRhNBU72
IR0EDNQGUELVV<F7L5[T8?1
S1
R3
R8
8//mac/Home/Documents/_temp_VHDL/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5.v
F//mac/Home/Documents/_temp_VHDL/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5.v
!i122 2616
R36
R22
R23
r1
!s85 0
31
Z42 !s108 1684092513.000000
!s107 //mac/Home/Documents/_temp_VHDL/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5.v|
!s90 -reportprogress|300|-sv|-work|presynth|//mac/Home/Documents/_temp_VHDL/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5.v|
!s101 -O0
!i113 1
R25
R7
n@c@o@r@e@f@i@f@o_@c5
vCOREFIFO_C5_COREFIFO_C5_0_COREFIFO
R19
R41
!i10b 1
!s100 QUh`UXHk8A^MC@?B4e?KA1
IWVEJ9TD2[9eagSYgEliXU3
S1
R3
R8
8//mac/Home/Documents/_temp_VHDL/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/COREFIFO.v
F//mac/Home/Documents/_temp_VHDL/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/COREFIFO.v
!i122 2615
R26
R22
R23
r1
!s85 0
31
R42
!s107 //mac/Home/Documents/_temp_VHDL/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/COREFIFO.v|
!s90 -reportprogress|300|-sv|-work|presynth|//mac/Home/Documents/_temp_VHDL/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/COREFIFO.v|
!s101 -O0
!i113 1
R25
R7
n@c@o@r@e@f@i@f@o_@c5_@c@o@r@e@f@i@f@o_@c5_0_@c@o@r@e@f@i@f@o
vCOREFIFO_C5_COREFIFO_C5_0_corefifo_async
R19
Z43 !s110 1684092512
!i10b 1
!s100 m?O>eVSa8c7HQ@dQ`c@AE3
I6;Rdd>NBa?IhCjBzbbW0c1
S1
R3
R8
8//mac/Home/Documents/_temp_VHDL/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/corefifo_async.v
F//mac/Home/Documents/_temp_VHDL/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/corefifo_async.v
!i122 2609
R27
R22
R23
r1
!s85 0
31
Z44 !s108 1684092512.000000
!s107 //mac/Home/Documents/_temp_VHDL/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/corefifo_async.v|
!s90 -reportprogress|300|-sv|-work|presynth|//mac/Home/Documents/_temp_VHDL/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/corefifo_async.v|
!s101 -O0
!i113 1
R25
R7
n@c@o@r@e@f@i@f@o_@c5_@c@o@r@e@f@i@f@o_@c5_0_corefifo_async
vCOREFIFO_C5_COREFIFO_C5_0_corefifo_fwft
R19
R41
!i10b 1
!s100 ;Io15WNWYI:g9OQim=O@l2
I7g]g7HHa:A^=4k?Di3DO12
S1
R3
R8
8//mac/Home/Documents/_temp_VHDL/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/corefifo_fwft.v
F//mac/Home/Documents/_temp_VHDL/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/corefifo_fwft.v
!i122 2611
R28
R22
R23
r1
!s85 0
31
R42
!s107 //mac/Home/Documents/_temp_VHDL/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/corefifo_fwft.v|
!s90 -reportprogress|300|-sv|-work|presynth|//mac/Home/Documents/_temp_VHDL/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/corefifo_fwft.v|
!s101 -O0
!i113 1
R25
R7
n@c@o@r@e@f@i@f@o_@c5_@c@o@r@e@f@i@f@o_@c5_0_corefifo_fwft
vCOREFIFO_C5_COREFIFO_C5_0_corefifo_grayToBinConv
R19
R43
!i10b 1
!s100 93KPzYaf@iBM_bdLTb9BN2
IRSdU`gO>hIDGLbB?N8hSH0
S1
R3
R8
8//mac/Home/Documents/_temp_VHDL/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/corefifo_grayToBinConv.v
F//mac/Home/Documents/_temp_VHDL/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/corefifo_grayToBinConv.v
!i122 2608
R29
R22
R23
r1
!s85 0
31
R44
!s107 //mac/Home/Documents/_temp_VHDL/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/corefifo_grayToBinConv.v|
!s90 -reportprogress|300|-sv|-work|presynth|//mac/Home/Documents/_temp_VHDL/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/corefifo_grayToBinConv.v|
!s101 -O0
!i113 1
R25
R7
n@c@o@r@e@f@i@f@o_@c5_@c@o@r@e@f@i@f@o_@c5_0_corefifo_gray@to@bin@conv
vCOREFIFO_C5_COREFIFO_C5_0_corefifo_NstagesSync
R19
R43
!i10b 1
!s100 B[cR0eR]hZg1EK<jzKO0A1
IXG@B7oea;m5<PLLkH73Jn2
S1
R3
R8
8//mac/Home/Documents/_temp_VHDL/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/corefifo_NstagesSync.v
F//mac/Home/Documents/_temp_VHDL/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/corefifo_NstagesSync.v
!i122 2607
R31
R22
R23
r1
!s85 0
31
R44
!s107 //mac/Home/Documents/_temp_VHDL/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/corefifo_NstagesSync.v|
!s90 -reportprogress|300|-sv|-work|presynth|//mac/Home/Documents/_temp_VHDL/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/corefifo_NstagesSync.v|
!s101 -O0
!i113 1
R25
R7
n@c@o@r@e@f@i@f@o_@c5_@c@o@r@e@f@i@f@o_@c5_0_corefifo_@nstages@sync
vCOREFIFO_C5_COREFIFO_C5_0_corefifo_sync
R19
R41
!i10b 1
!s100 15b?KbIHnT5aFjP1X3DPd0
IOONR0CU32kG5m1<H=UV]I2
S1
R3
R8
8//mac/Home/Documents/_temp_VHDL/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/corefifo_sync.v
F//mac/Home/Documents/_temp_VHDL/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/corefifo_sync.v
!i122 2610
R32
R22
R23
r1
!s85 0
31
R44
!s107 //mac/Home/Documents/_temp_VHDL/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/corefifo_sync.v|
!s90 -reportprogress|300|-sv|-work|presynth|//mac/Home/Documents/_temp_VHDL/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/corefifo_sync.v|
!s101 -O0
!i113 1
R25
R7
n@c@o@r@e@f@i@f@o_@c5_@c@o@r@e@f@i@f@o_@c5_0_corefifo_sync
vCOREFIFO_C5_COREFIFO_C5_0_corefifo_sync_scntr
R19
R41
!i10b 1
!s100 Jg_]T4eBIkOSb>0[5_d2G0
Ib@6GjgMIzF8`RDL3HLnLf0
S1
R3
R8
8//mac/Home/Documents/_temp_VHDL/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/corefifo_sync_scntr.v
F//mac/Home/Documents/_temp_VHDL/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/corefifo_sync_scntr.v
!i122 2612
R33
R22
R23
r1
!s85 0
31
R42
!s107 //mac/Home/Documents/_temp_VHDL/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/corefifo_sync_scntr.v|
!s90 -reportprogress|300|-sv|-work|presynth|//mac/Home/Documents/_temp_VHDL/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/corefifo_sync_scntr.v|
!s101 -O0
!i113 1
R25
R7
n@c@o@r@e@f@i@f@o_@c5_@c@o@r@e@f@i@f@o_@c5_0_corefifo_sync_scntr
vCOREFIFO_C5_COREFIFO_C5_0_LSRAM_top
R19
R41
!i10b 1
!s100 <Pbiel6DK8Io`13d`g;Hd2
IF58N@JQ>BlU8U`gW]QZ:;0
S1
R3
R8
8//mac/Home/Documents/_temp_VHDL/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top.v
F//mac/Home/Documents/_temp_VHDL/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top.v
!i122 2613
L0 5 2009
R22
R23
r1
!s85 0
31
R42
!s107 //mac/Home/Documents/_temp_VHDL/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top.v|
!s90 -reportprogress|300|-sv|-work|presynth|//mac/Home/Documents/_temp_VHDL/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top.v|
!s101 -O0
!i113 1
R25
R7
n@c@o@r@e@f@i@f@o_@c5_@c@o@r@e@f@i@f@o_@c5_0_@l@s@r@a@m_top
vCOREFIFO_C5_COREFIFO_C5_0_ram_wrapper
R19
R41
!i10b 1
!s100 DjX_l:Ck<=z35OB[42Bi63
Iz?[[Q9XL^3B9U^D:S]di21
S1
R3
R8
8//mac/Home/Documents/_temp_VHDL/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v
F//mac/Home/Documents/_temp_VHDL/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v
!i122 2614
R34
R22
R23
r1
!s85 0
31
R42
!s107 //mac/Home/Documents/_temp_VHDL/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v|
!s90 -reportprogress|300|-sv|-work|presynth|//mac/Home/Documents/_temp_VHDL/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v|
!s101 -O0
!i113 1
R25
R7
n@c@o@r@e@f@i@f@o_@c5_@c@o@r@e@f@i@f@o_@c5_0_ram_wrapper
vData_Block
R19
R9
!i10b 1
!s100 CK`eh_APQVR_lQFZ21m131
I0UzL;L1>F5b:VfT<F1ZQ_3
S1
R3
w1684084292
8//mac/Home/Documents/_temp_VHDL/Digitizer_vhdl/Digitizer/component/work/Data_Block/Data_Block.v
F//mac/Home/Documents/_temp_VHDL/Digitizer_vhdl/Digitizer/component/work/Data_Block/Data_Block.v
!i122 2621
L0 9 348
R22
R23
r1
!s85 0
31
R10
!s107 //mac/Home/Documents/_temp_VHDL/Digitizer_vhdl/Digitizer/component/work/Data_Block/Data_Block.v|
!s90 -reportprogress|300|-sv|-work|presynth|//mac/Home/Documents/_temp_VHDL/Digitizer_vhdl/Digitizer/component/work/Data_Block/Data_Block.v|
!s101 -O0
!i113 1
R25
R7
n@data_@block
vEvent_Info_RAM_Block
R19
R16
!i10b 1
!s100 1k]I>];jNRo6^W0Y6iQef3
Ij6XMFizUL23nfMNZa=V[c0
S1
R3
R8
8//mac/Home/Documents/_temp_VHDL/Digitizer_vhdl/Digitizer/component/work/Event_Info_RAM_Block/Event_Info_RAM_Block.v
F//mac/Home/Documents/_temp_VHDL/Digitizer_vhdl/Digitizer/component/work/Event_Info_RAM_Block/Event_Info_RAM_Block.v
!i122 2587
L0 9 165
R22
R23
r1
!s85 0
31
R40
!s107 //mac/Home/Documents/_temp_VHDL/Digitizer_vhdl/Digitizer/component/work/Event_Info_RAM_Block/Event_Info_RAM_Block.v|
!s90 -reportprogress|300|-sv|-work|presynth|//mac/Home/Documents/_temp_VHDL/Digitizer_vhdl/Digitizer/component/work/Event_Info_RAM_Block/Event_Info_RAM_Block.v|
!s101 -O0
!i113 1
R25
R7
n@event_@info_@r@a@m_@block
Efifos_reader
Z45 w1684088895
R13
R1
R2
!i122 2588
R3
Z46 8//mac/Home/Documents/_temp_VHDL/Digitizer_vhdl/Digitizer/hdl/FIFOs_Reader.vhd
Z47 F//mac/Home/Documents/_temp_VHDL/Digitizer_vhdl/Digitizer/hdl/FIFOs_Reader.vhd
l0
L6 1
V>UdgQ25MIIPFizoRTO`cK3
!s100 mz>@Don7g7jNaYW_lkSKm2
R4
33
R16
!i10b 1
R40
Z48 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|//mac/Home/Documents/_temp_VHDL/Digitizer_vhdl/Digitizer/hdl/FIFOs_Reader.vhd|
Z49 !s107 //mac/Home/Documents/_temp_VHDL/Digitizer_vhdl/Digitizer/hdl/FIFOs_Reader.vhd|
!i113 1
R6
R7
Artl
R13
R1
R2
DEx4 work 12 fifos_reader 0 22 >UdgQ25MIIPFizoRTO`cK3
!i122 2588
l106
L54 511
V61IPDfZ46Xh0ZKHeHz6hE2
!s100 @GR4PQI4E]650W60YUh2=0
R4
33
R16
!i10b 1
R40
R48
R49
!i113 1
R6
R7
vInput_Data_Part
R19
R35
!i10b 1
!s100 FX]XS8k2DG9N80dRlj2L33
I@FkPz>P_0c<]NW67QiSK`2
S1
R3
R8
8//mac/Home/Documents/_temp_VHDL/Digitizer_vhdl/Digitizer/component/work/Input_Data_Part/Input_Data_Part.v
F//mac/Home/Documents/_temp_VHDL/Digitizer_vhdl/Digitizer/component/work/Input_Data_Part/Input_Data_Part.v
!i122 2600
L0 9 249
R22
R23
r1
!s85 0
31
R37
!s107 //mac/Home/Documents/_temp_VHDL/Digitizer_vhdl/Digitizer/component/work/Input_Data_Part/Input_Data_Part.v|
!s90 -reportprogress|300|-sv|-work|presynth|//mac/Home/Documents/_temp_VHDL/Digitizer_vhdl/Digitizer/component/work/Input_Data_Part/Input_Data_Part.v|
!s101 -O0
!i113 1
R25
R7
n@input_@data_@part
vPF_DPSRAM_C2
R19
Z50 !s110 1681818529
!i10b 1
!s100 N=bl@eb@XIUJaBA0@:`i;1
IcP;c`I`>3dCUVf?LnK?G>2
S1
Z51 dC:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/simulation
Z52 w1681817382
8C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/PF_DPSRAM_C2/PF_DPSRAM_C2.v
FC:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/PF_DPSRAM_C2/PF_DPSRAM_C2.v
!i122 385
Z53 L0 75 86
R22
R23
r1
!s85 0
31
Z54 !s108 1681818528.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/PF_DPSRAM_C2/PF_DPSRAM_C2.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/PF_DPSRAM_C2/PF_DPSRAM_C2.v|
!s101 -O0
!i113 1
R25
R7
n@p@f_@d@p@s@r@a@m_@c2
vPF_DPSRAM_C2_PF_DPSRAM_C2_0_PF_DPSRAM
R19
!s110 1681818528
!i10b 1
!s100 >do=WLXllG3B3^diLETEz1
IU@=bA^2PV;G?O`ATKdHM?1
S1
R51
R52
8C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/PF_DPSRAM_C2/PF_DPSRAM_C2_0/PF_DPSRAM_C2_PF_DPSRAM_C2_0_PF_DPSRAM.v
FC:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/PF_DPSRAM_C2/PF_DPSRAM_C2_0/PF_DPSRAM_C2_PF_DPSRAM_C2_0_PF_DPSRAM.v
!i122 384
L0 5 196
R22
R23
r1
!s85 0
31
R54
!s107 C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/PF_DPSRAM_C2/PF_DPSRAM_C2_0/PF_DPSRAM_C2_PF_DPSRAM_C2_0_PF_DPSRAM.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/PF_DPSRAM_C2/PF_DPSRAM_C2_0/PF_DPSRAM_C2_PF_DPSRAM_C2_0_PF_DPSRAM.v|
!s101 -O0
!i113 1
R25
R7
n@p@f_@d@p@s@r@a@m_@c2_@p@f_@d@p@s@r@a@m_@c2_0_@p@f_@d@p@s@r@a@m
vPF_DPSRAM_C5
R19
Z55 !s110 1684092511
!i10b 1
!s100 QNl5AZU:XWG]KokEgD4J_0
IBOFPBLc[R8Q<7cQ67PPP53
S1
R3
R8
8//mac/Home/Documents/_temp_VHDL/Digitizer_vhdl/Digitizer/component/work/PF_DPSRAM_C5/PF_DPSRAM_C5.v
F//mac/Home/Documents/_temp_VHDL/Digitizer_vhdl/Digitizer/component/work/PF_DPSRAM_C5/PF_DPSRAM_C5.v
!i122 2602
R53
R22
R23
r1
!s85 0
31
Z56 !s108 1684092511.000000
!s107 //mac/Home/Documents/_temp_VHDL/Digitizer_vhdl/Digitizer/component/work/PF_DPSRAM_C5/PF_DPSRAM_C5.v|
!s90 -reportprogress|300|-sv|-work|presynth|//mac/Home/Documents/_temp_VHDL/Digitizer_vhdl/Digitizer/component/work/PF_DPSRAM_C5/PF_DPSRAM_C5.v|
!s101 -O0
!i113 1
R25
R7
n@p@f_@d@p@s@r@a@m_@c5
vPF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM
R19
R55
!i10b 1
!s100 Q4eMGNV3W=_P^TQ<CEFCE0
IWJlkb<NC4g8M@Adh;<ifK2
S1
R3
R8
8//mac/Home/Documents/_temp_VHDL/Digitizer_vhdl/Digitizer/component/work/PF_DPSRAM_C5/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM.v
F//mac/Home/Documents/_temp_VHDL/Digitizer_vhdl/Digitizer/component/work/PF_DPSRAM_C5/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM.v
!i122 2601
L0 5 7622
R22
R23
r1
!s85 0
31
R37
!s107 //mac/Home/Documents/_temp_VHDL/Digitizer_vhdl/Digitizer/component/work/PF_DPSRAM_C5/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM.v|
!s90 -reportprogress|300|-sv|-work|presynth|//mac/Home/Documents/_temp_VHDL/Digitizer_vhdl/Digitizer/component/work/PF_DPSRAM_C5/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM.v|
!s101 -O0
!i113 1
R25
R7
n@p@f_@d@p@s@r@a@m_@c5_@p@f_@d@p@s@r@a@m_@c5_0_@p@f_@d@p@s@r@a@m
vPF_DPSRAM_C7
R19
R16
!i10b 1
!s100 [4o_;_Sea<3G>?BD]<bJa0
Im0legbJzfM3dCTN;G5cd03
S1
R3
R8
8//mac/Home/Documents/_temp_VHDL/Digitizer_vhdl/Digitizer/component/work/PF_DPSRAM_C7/PF_DPSRAM_C7.v
F//mac/Home/Documents/_temp_VHDL/Digitizer_vhdl/Digitizer/component/work/PF_DPSRAM_C7/PF_DPSRAM_C7.v
!i122 2584
Z57 L0 75 78
R22
R23
r1
!s85 0
31
R40
!s107 //mac/Home/Documents/_temp_VHDL/Digitizer_vhdl/Digitizer/component/work/PF_DPSRAM_C7/PF_DPSRAM_C7.v|
!s90 -reportprogress|300|-sv|-work|presynth|//mac/Home/Documents/_temp_VHDL/Digitizer_vhdl/Digitizer/component/work/PF_DPSRAM_C7/PF_DPSRAM_C7.v|
!s101 -O0
!i113 1
R25
R7
n@p@f_@d@p@s@r@a@m_@c7
vPF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM
R19
R16
!i10b 1
!s100 :Y]^NE^JLALGOVXW;:aG03
IYdnJYoSTPMG>Y=Hm4gXzJ0
S1
R3
R8
8//mac/Home/Documents/_temp_VHDL/Digitizer_vhdl/Digitizer/component/work/PF_DPSRAM_C7/PF_DPSRAM_C7_0/PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM.v
F//mac/Home/Documents/_temp_VHDL/Digitizer_vhdl/Digitizer/component/work/PF_DPSRAM_C7/PF_DPSRAM_C7_0/PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM.v
!i122 2583
L0 5 65
R22
R23
r1
!s85 0
31
R40
!s107 //mac/Home/Documents/_temp_VHDL/Digitizer_vhdl/Digitizer/component/work/PF_DPSRAM_C7/PF_DPSRAM_C7_0/PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM.v|
!s90 -reportprogress|300|-sv|-work|presynth|//mac/Home/Documents/_temp_VHDL/Digitizer_vhdl/Digitizer/component/work/PF_DPSRAM_C7/PF_DPSRAM_C7_0/PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM.v|
!s101 -O0
!i113 1
R25
R7
n@p@f_@d@p@s@r@a@m_@c7_@p@f_@d@p@s@r@a@m_@c7_0_@p@f_@d@p@s@r@a@m
vPF_DPSRAM_C8_Event_Status
R19
R16
!i10b 1
!s100 McchIzS@T8hC[zaS;@9ZS2
IzN>dajX0[gnGUM4^<@m<g2
S1
R3
R8
8//mac/Home/Documents/_temp_VHDL/Digitizer_vhdl/Digitizer/component/work/PF_DPSRAM_C8_Event_Status/PF_DPSRAM_C8_Event_Status.v
F//mac/Home/Documents/_temp_VHDL/Digitizer_vhdl/Digitizer/component/work/PF_DPSRAM_C8_Event_Status/PF_DPSRAM_C8_Event_Status.v
!i122 2586
R57
R22
R23
r1
!s85 0
31
R40
!s107 //mac/Home/Documents/_temp_VHDL/Digitizer_vhdl/Digitizer/component/work/PF_DPSRAM_C8_Event_Status/PF_DPSRAM_C8_Event_Status.v|
!s90 -reportprogress|300|-sv|-work|presynth|//mac/Home/Documents/_temp_VHDL/Digitizer_vhdl/Digitizer/component/work/PF_DPSRAM_C8_Event_Status/PF_DPSRAM_C8_Event_Status.v|
!s101 -O0
!i113 1
R25
R7
n@p@f_@d@p@s@r@a@m_@c8_@event_@status
vPF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM
R19
R16
!i10b 1
!s100 5CLUV=Z8;SeTb0YjzfRCX3
IzH;@3Vb[8a6UbLSW]6gR;2
S1
R3
R8
8//mac/Home/Documents/_temp_VHDL/Digitizer_vhdl/Digitizer/component/work/PF_DPSRAM_C8_Event_Status/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM.v
F//mac/Home/Documents/_temp_VHDL/Digitizer_vhdl/Digitizer/component/work/PF_DPSRAM_C8_Event_Status/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM.v
!i122 2585
L0 5 61
R22
R23
r1
!s85 0
31
R40
!s107 //mac/Home/Documents/_temp_VHDL/Digitizer_vhdl/Digitizer/component/work/PF_DPSRAM_C8_Event_Status/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM.v|
!s90 -reportprogress|300|-sv|-work|presynth|//mac/Home/Documents/_temp_VHDL/Digitizer_vhdl/Digitizer/component/work/PF_DPSRAM_C8_Event_Status/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM.v|
!s101 -O0
!i113 1
R25
R7
n@p@f_@d@p@s@r@a@m_@c8_@event_@status_@p@f_@d@p@s@r@a@m_@c8_@event_@status_0_@p@f_@d@p@s@r@a@m
vSample_RAM_Block
R19
R43
!i10b 1
!s100 <ecAP2Uh]=SgjE]49e5;M0
IORRY^1E6i80QA<;7`;UMa0
S1
R3
w1683917914
8//mac/Home/Documents/_temp_VHDL/Digitizer_vhdl/Digitizer/component/work/Sample_RAM_Block/Sample_RAM_Block.v
F//mac/Home/Documents/_temp_VHDL/Digitizer_vhdl/Digitizer/component/work/Sample_RAM_Block/Sample_RAM_Block.v
!i122 2605
L0 9 303
R22
R23
r1
!s85 0
31
R44
!s107 //mac/Home/Documents/_temp_VHDL/Digitizer_vhdl/Digitizer/component/work/Sample_RAM_Block/Sample_RAM_Block.v|
!s90 -reportprogress|300|-sv|-work|presynth|//mac/Home/Documents/_temp_VHDL/Digitizer_vhdl/Digitizer/component/work/Sample_RAM_Block/Sample_RAM_Block.v|
!s101 -O0
!i113 1
R25
R7
n@sample_@r@a@m_@block
Esample_ram_block_decoder
R8
R13
R1
R2
!i122 2603
R3
Z58 8//mac/Home/Documents/_temp_VHDL/Digitizer_vhdl/Digitizer/hdl/Sample_RAM_Block_Decoder.vhd
Z59 F//mac/Home/Documents/_temp_VHDL/Digitizer_vhdl/Digitizer/hdl/Sample_RAM_Block_Decoder.vhd
l0
L6 1
VC:VV1TbCV<a]1onBcNO;Z2
!s100 Rm]`Q>QN^[gM0La<g4ZTP3
R4
33
R43
!i10b 1
R56
Z60 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|//mac/Home/Documents/_temp_VHDL/Digitizer_vhdl/Digitizer/hdl/Sample_RAM_Block_Decoder.vhd|
Z61 !s107 //mac/Home/Documents/_temp_VHDL/Digitizer_vhdl/Digitizer/hdl/Sample_RAM_Block_Decoder.vhd|
!i113 1
R6
R7
Artl
R13
R1
R2
DEx4 work 24 sample_ram_block_decoder 0 22 C:VV1TbCV<a]1onBcNO;Z2
!i122 2603
l26
L17 68
V>5Xi[zm8HPNo2>H[8LLEj2
!s100 0E_OAF`bHJYfl]U=FGjza1
R4
33
R43
!i10b 1
R56
R60
R61
!i113 1
R6
R7
Esample_ram_block_mux
R8
R13
R1
R2
!i122 2604
R3
Z62 8//mac/Home/Documents/_temp_VHDL/Digitizer_vhdl/Digitizer/hdl/Sample_RAM_Block_MUX.vhd
Z63 F//mac/Home/Documents/_temp_VHDL/Digitizer_vhdl/Digitizer/hdl/Sample_RAM_Block_MUX.vhd
l0
L6 1
V5C;M7FPN`jm<AJKIMY<5;2
!s100 g_eSY=]ozUCF8iODj_]J?0
R4
33
R43
!i10b 1
R44
Z64 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|//mac/Home/Documents/_temp_VHDL/Digitizer_vhdl/Digitizer/hdl/Sample_RAM_Block_MUX.vhd|
Z65 !s107 //mac/Home/Documents/_temp_VHDL/Digitizer_vhdl/Digitizer/hdl/Sample_RAM_Block_MUX.vhd|
!i113 1
R6
R7
Artl
R13
R1
R2
DEx4 work 20 sample_ram_block_mux 0 22 5C;M7FPN`jm<AJKIMY<5;2
!i122 2604
l43
L34 68
V0jCA[Y;C>KR1_PZ3e@oL22
!s100 cFeMB<4JKd9N4O<UH@:7>3
R4
33
R43
!i10b 1
R44
R64
R65
!i113 1
R6
R7
vSRAM
R19
R50
!i10b 1
!s100 Lc2hh=LM=2^?`2Yn^c_>H1
I[;6zhc[[Q:TVdkFfKn<zQ3
S1
R51
w1681817622
8C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/SRAM/SRAM.v
FC:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/SRAM/SRAM.v
!i122 386
L0 9 78
R22
R23
r1
!s85 0
31
Z66 !s108 1681818529.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/SRAM/SRAM.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/SRAM/SRAM.v|
!s101 -O0
!i113 1
R25
R7
n@s@r@a@m
Esram_test
Z67 w1681818502
R1
R2
!i122 389
R51
Z68 8C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/stimulus/SRAM_test.vhd
Z69 FC:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/stimulus/SRAM_test.vhd
l0
Z70 L23 1
VojeC9C8;:KhY5cRkj6HlC0
!s100 `i[W4R>>a55^GFUGFH<mc2
R4
33
R50
!i10b 1
R66
Z71 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/stimulus/SRAM_test.vhd|
Z72 !s107 C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/stimulus/SRAM_test.vhd|
!i113 1
R6
R7
Abehavioral
R1
R2
DEx4 work 9 sram_test 0 22 ojeC9C8;:KhY5cRkj6HlC0
!i122 389
l77
L26 159
Vz9I7<k9A<BDm39bk5mQC>2
!s100 OHQ1iGDX=H5a6@>59Sa_F1
R4
33
R50
!i10b 1
R66
R71
R72
!i113 1
R6
R7
Etb_data_block
Z73 w1684092416
Z74 DPx4 ieee 16 std_logic_textio 0 22 8]8<fKiYoHe;_IDO3kmNH2
R13
R1
R2
!i122 2622
R3
Z75 8//mac/Home/Documents/_temp_VHDL/Digitizer_vhdl/Digitizer/stimulus/TB_Data_Block.vhd
Z76 F//mac/Home/Documents/_temp_VHDL/Digitizer_vhdl/Digitizer/stimulus/TB_Data_Block.vhd
l0
L26 1
VIbUdBa>;oTnZ@fOLC8FT@1
!s100 o=o7?KAa[o1ZG_1:zdD`L1
R4
33
R9
!i10b 1
R10
Z77 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|//mac/Home/Documents/_temp_VHDL/Digitizer_vhdl/Digitizer/stimulus/TB_Data_Block.vhd|
Z78 !s107 //mac/Home/Documents/_temp_VHDL/Digitizer_vhdl/Digitizer/stimulus/TB_Data_Block.vhd|
!i113 1
R6
R7
Abehavioral
R74
R13
R1
R2
Z79 DEx4 work 13 tb_data_block 0 22 IbUdBa>;oTnZ@fOLC8FT@1
!i122 2622
l118
L29 288
VMa0`ZD7[MO3gM<kF75JCc3
!s100 hX?5JGJmR7JBMG6jkJbHN2
R4
33
R9
!i10b 1
R10
R77
R78
!i113 1
R6
R7
Etb_uart_protocol
Z80 w1675888168
R1
R2
!i122 125
R0
Z81 8C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/stimulus/tb_UART_Protocol.vhd
Z82 FC:/VHDL/Digitizer/Digitizer_ver1/Digitizer/stimulus/tb_UART_Protocol.vhd
l0
R70
Vc2BVcVG:lz[`6>K_7b[U<1
!s100 cnJ9K?fe;?BJHIgmzGjZU2
R4
33
Z83 !s110 1675888288
!i10b 1
Z84 !s108 1675888288.000000
Z85 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/stimulus/tb_UART_Protocol.vhd|
Z86 !s107 C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/stimulus/tb_UART_Protocol.vhd|
!i113 1
R6
R7
Abehavioral
R1
R2
DEx4 work 16 tb_uart_protocol 0 22 c2BVcVG:lz[`6>K_7b[U<1
!i122 125
l118
L26 171
V;LhM3igF:iUkTP1Dm4]zU0
!s100 4AK<0:155c;Qn^Boa3jRN2
R4
33
R83
!i10b 1
R84
R85
R86
!i113 1
R6
R7
Etest_generator
R8
R13
R1
R2
!i122 2606
R3
Z87 8//mac/Home/Documents/_temp_VHDL/Digitizer_vhdl/Digitizer/hdl/Test_Generator.vhd
Z88 F//mac/Home/Documents/_temp_VHDL/Digitizer_vhdl/Digitizer/hdl/Test_Generator.vhd
l0
L6 1
VG40dTT5UPGdEk?SL7cAk>3
!s100 Cbk8hEFTLKi]59I6kdo0m1
R4
33
R43
!i10b 1
R44
Z89 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|//mac/Home/Documents/_temp_VHDL/Digitizer_vhdl/Digitizer/hdl/Test_Generator.vhd|
Z90 !s107 //mac/Home/Documents/_temp_VHDL/Digitizer_vhdl/Digitizer/hdl/Test_Generator.vhd|
!i113 1
R6
R7
Artl
R13
R1
R2
DEx4 work 14 test_generator 0 22 G40dTT5UPGdEk?SL7cAk>3
!i122 2606
l43
L31 70
VaXFl8=IA^lfcU:@1EYUMU3
!s100 >5?7Wn]Qe;aRPPNWLo0[N3
R4
33
R43
!i10b 1
R44
R89
R90
!i113 1
R6
R7
Etrigger_control
R8
Z91 DPx4 work 17 cmd_table_trigger 0 22 @MP7K1>[NC:4@^:O486N;1
R13
R1
R2
!i122 2618
R3
Z92 8//mac/Home/Documents/_temp_VHDL/Digitizer_vhdl/Digitizer/hdl/Trigger_Control.vhd
Z93 F//mac/Home/Documents/_temp_VHDL/Digitizer_vhdl/Digitizer/hdl/Trigger_Control.vhd
l0
L9 1
VdlYgH]i<CRmzeC8mWR>hV0
!s100 CI?BG0Y4Z_hgR3>FW1@4B1
R4
33
R9
!i10b 1
R10
Z94 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|//mac/Home/Documents/_temp_VHDL/Digitizer_vhdl/Digitizer/hdl/Trigger_Control.vhd|
Z95 !s107 //mac/Home/Documents/_temp_VHDL/Digitizer_vhdl/Digitizer/hdl/Trigger_Control.vhd|
!i113 1
R6
R7
Artl
R91
R13
R1
R2
DEx4 work 15 trigger_control 0 22 dlYgH]i<CRmzeC8mWR>hV0
!i122 2618
l84
L40 395
VQ>b0W<U^jJidYo9gzkFW00
!s100 WOa9CMDjc1:_X4[`OWB5N0
R4
33
R9
!i10b 1
R10
R94
R95
!i113 1
R6
R7
Etrigger_main
R8
R13
R1
R2
!i122 2619
R3
Z96 8//mac/Home/Documents/_temp_VHDL/Digitizer_vhdl/Digitizer/hdl/Trigger_Main.vhd
Z97 F//mac/Home/Documents/_temp_VHDL/Digitizer_vhdl/Digitizer/hdl/Trigger_Main.vhd
l0
L6 1
VMY4^JAc9DP32i]^Jdo3Om0
!s100 l=3T^lYH9H5=`YGOnH1Cf1
R4
33
R9
!i10b 1
R10
Z98 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|//mac/Home/Documents/_temp_VHDL/Digitizer_vhdl/Digitizer/hdl/Trigger_Main.vhd|
Z99 !s107 //mac/Home/Documents/_temp_VHDL/Digitizer_vhdl/Digitizer/hdl/Trigger_Main.vhd|
!i113 1
R6
R7
Artl
R13
R1
R2
DEx4 work 12 trigger_main 0 22 MY4^JAc9DP32i]^Jdo3Om0
!i122 2619
l65
L40 300
VX[80S0ZJ^1Z>RJ]9:NYnW3
!s100 UNgmm8l<<Fo<8:znY9IEn2
R4
33
R9
!i10b 1
R10
R98
R99
!i113 1
R6
R7
vTrigger_Top_Part
R19
R9
!i10b 1
!s100 iD6A1:3ol;RDe;X]4cFCM3
IEaKPUacIC_0bUh[DFJi1e2
S1
R3
R8
8//mac/Home/Documents/_temp_VHDL/Digitizer_vhdl/Digitizer/component/work/Trigger_Top_Part/Trigger_Top_Part.v
F//mac/Home/Documents/_temp_VHDL/Digitizer_vhdl/Digitizer/component/work/Trigger_Top_Part/Trigger_Top_Part.v
!i122 2620
L0 9 172
R22
R23
r1
!s85 0
31
R10
!s107 //mac/Home/Documents/_temp_VHDL/Digitizer_vhdl/Digitizer/component/work/Trigger_Top_Part/Trigger_Top_Part.v|
!s90 -reportprogress|300|-sv|-work|presynth|//mac/Home/Documents/_temp_VHDL/Digitizer_vhdl/Digitizer/component/work/Trigger_Top_Part/Trigger_Top_Part.v|
!s101 -O0
!i113 1
R25
R7
n@trigger_@top_@part
Etrigger_unit
R8
R13
R1
R2
!i122 2599
R3
Z100 8//mac/Home/Documents/_temp_VHDL/Digitizer_vhdl/Digitizer/hdl/Trigger_Unit.vhd
Z101 F//mac/Home/Documents/_temp_VHDL/Digitizer_vhdl/Digitizer/hdl/Trigger_Unit.vhd
l0
L6 1
VnNf4lKSb2TkP4UzRWf5eJ1
!s100 Q?hSTz4Rk4HYiQo5BZ^8=2
R4
33
R35
!i10b 1
R37
Z102 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|//mac/Home/Documents/_temp_VHDL/Digitizer_vhdl/Digitizer/hdl/Trigger_Unit.vhd|
Z103 !s107 //mac/Home/Documents/_temp_VHDL/Digitizer_vhdl/Digitizer/hdl/Trigger_Unit.vhd|
!i113 1
R6
R7
Artl
R13
R1
R2
DEx4 work 12 trigger_unit 0 22 nNf4lKSb2TkP4UzRWf5eJ1
!i122 2599
l59
L34 150
Vhb;WNLCg7HTaMz<JdR@;70
!s100 RT2c>8NeLj_[@4[?bfR]D2
R4
33
R35
!i10b 1
R37
R102
R103
!i113 1
R6
R7
vUART_Protocol
R19
R83
!i10b 1
!s100 g^BPhDA@Y:Z;KU1E`@KDW1
I0U`C>QD[NJHogmY1;8H9<2
S1
R0
w1675883786
8C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/UART_Protocol/UART_Protocol.v
FC:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/UART_Protocol/UART_Protocol.v
!i122 124
L0 9 126
R22
R23
r1
!s85 0
31
R84
!s107 C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/UART_Protocol/UART_Protocol.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/UART_Protocol/UART_Protocol.v|
!s101 -O0
!i113 1
R25
R7
n@u@a@r@t_@protocol
Euart_rx_protocol
Z104 w1675886887
R13
R1
R2
!i122 122
R0
Z105 8C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/hdl/UART_RX_Protocol.vhd
Z106 FC:/VHDL/Digitizer/Digitizer_ver1/Digitizer/hdl/UART_RX_Protocol.vhd
l0
L6 1
ViIZ]aUh9z=1H4a6NM8TKX1
!s100 9C024ThSM^H6C6g8<BQfa3
R4
33
R20
!i10b 1
R24
Z107 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/hdl/UART_RX_Protocol.vhd|
Z108 !s107 C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/hdl/UART_RX_Protocol.vhd|
!i113 1
R6
R7
Artl
R13
R1
R2
DEx4 work 16 uart_rx_protocol 0 22 iIZ]aUh9z=1H4a6NM8TKX1
!i122 122
l51
L26 344
V975JUTnN=RaULE0PL4ziF0
!s100 A:^n87SYZDnG<K?;ka5lg1
R4
33
R20
!i10b 1
R24
R107
R108
!i113 1
R6
R7
Euart_tx_protocol
Z109 w1675886362
R13
R1
R2
!i122 123
R0
Z110 8C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/hdl/UART_TX_Protocol.vhd
Z111 FC:/VHDL/Digitizer/Digitizer_ver1/Digitizer/hdl/UART_TX_Protocol.vhd
l0
L7 1
V[;6GzYA5^Bh?kk]7_CoR00
!s100 CY:2l1AeL4^b16DUllEYj0
R4
33
R83
!i10b 1
R24
Z112 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/hdl/UART_TX_Protocol.vhd|
Z113 !s107 C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/hdl/UART_TX_Protocol.vhd|
!i113 1
R6
R7
Artl
R13
R1
R2
DEx4 work 16 uart_tx_protocol 0 22 [;6GzYA5^Bh?kk]7_CoR00
!i122 123
l43
L27 298
V0<XJ2RH;PK8Hg5h2KGSCT0
!s100 1<^7PCBU>f96I_l2:;HiA2
R4
33
R83
!i10b 1
R24
R112
R113
!i113 1
R6
R7
