<module name="GPU0_PBIST_CFG" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="GPU0_A0" acronym="GPU0_A0" offset="0x100" width="32" description="Return to the . Variable Address Registers">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="A0" width="16" begin="15" end="0" resetval="0x0" description="Variable Address Register 0 (" range="" rwaccess="RW"/>
  </register>
  <register id="GPU0_A1" acronym="GPU0_A1" offset="0x104" width="32" description="Return to the . Variable Address Registers">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="A1" width="16" begin="15" end="0" resetval="0x0" description="Variable Address Register 1 (" range="" rwaccess="RW"/>
  </register>
  <register id="GPU0_A2" acronym="GPU0_A2" offset="0x108" width="32" description="Return to the . Variable Address Registers">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="A2" width="16" begin="15" end="0" resetval="0x0" description="Variable Address Register 2 (" range="" rwaccess="RW"/>
  </register>
  <register id="GPU0_A3" acronym="GPU0_A3" offset="0x10C" width="32" description="Return to the . Variable Address Registers">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="A3" width="16" begin="15" end="0" resetval="0x0" description="Variable Address Register 3 (" range="" rwaccess="RW"/>
  </register>
  <register id="GPU0_L0" acronym="GPU0_L0" offset="0x110" width="32" description="Return to the . Variable Loop Count Registers">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="L0" width="16" begin="15" end="0" resetval="0x0" description="Variable Loop Count Register 0 (" range="" rwaccess="RW"/>
  </register>
  <register id="GPU0_L1" acronym="GPU0_L1" offset="0x114" width="32" description="Return to the . Variable Loop Count Registers">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="L1" width="16" begin="15" end="0" resetval="0x0" description="Variable Loop Count Register 1 (" range="" rwaccess="RW"/>
  </register>
  <register id="GPU0_L2" acronym="GPU0_L2" offset="0x118" width="32" description="Return to the . Variable Loop Count Registers">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="L2" width="16" begin="15" end="0" resetval="0x0" description="Variable Loop Count Register 2 (" range="" rwaccess="RW"/>
  </register>
  <register id="GPU0_L3" acronym="GPU0_L3" offset="0x11C" width="32" description="Return to the . Variable Loop Count Registers">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="L3" width="16" begin="15" end="0" resetval="0x0" description="Variable Loop Count Register 3 (" range="" rwaccess="RW"/>
  </register>
  <register id="GPU0_D" acronym="GPU0_D" offset="0x120" width="32" description="Return to the . Data Registers">
    <bitfield id="D1" width="16" begin="31" end="16" resetval="0x0" description="DD1 Data Register Upper 16 (D1)" range="" rwaccess="RW"/>
    <bitfield id="D0" width="16" begin="15" end="0" resetval="0x0" description="DD0 Data Register Lower 16 (D0)" range="" rwaccess="RW"/>
  </register>
  <register id="GPU0_E" acronym="GPU0_E" offset="0x124" width="32" description="Return to the . Data Registers">
    <bitfield id="E1" width="16" begin="31" end="16" resetval="0x0" description="EE1 Data Register Upper 16 (E1)" range="" rwaccess="RW"/>
    <bitfield id="E0" width="16" begin="15" end="0" resetval="0x0" description="EE0 Data Register Lower 16 (E0)" range="" rwaccess="RW"/>
  </register>
  <register id="GPU0_CA0" acronym="GPU0_CA0" offset="0x130" width="32" description="Return to the . Constant Address Registers">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CA0" width="16" begin="15" end="0" resetval="0x0" description="Constant Address Register 0 (" range="" rwaccess="RW"/>
  </register>
  <register id="GPU0_CA1" acronym="GPU0_CA1" offset="0x134" width="32" description="Return to the . Constant Address Registers">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CA1" width="16" begin="15" end="0" resetval="0x0" description="Constant Address Register 1 (" range="" rwaccess="RW"/>
  </register>
  <register id="GPU0_CA2" acronym="GPU0_CA2" offset="0x138" width="32" description="Return to the . Constant Address Registers">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CA2" width="16" begin="15" end="0" resetval="0x0" description="Constant Address Register 2 (" range="" rwaccess="RW"/>
  </register>
  <register id="GPU0_CA3" acronym="GPU0_CA3" offset="0x13C" width="32" description="Return to the . Constant Address Registers">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CA3" width="16" begin="15" end="0" resetval="0x0" description="Constant Address Register 3 (" range="" rwaccess="RW"/>
  </register>
  <register id="GPU0_CL0" acronym="GPU0_CL0" offset="0x140" width="32" description="Return to the . Constant Loop Count Registers">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CL0" width="16" begin="15" end="0" resetval="0x0" description="Constant Loop Count Register 0 (" range="" rwaccess="RW"/>
  </register>
  <register id="GPU0_CL1" acronym="GPU0_CL1" offset="0x144" width="32" description="Return to the . Constant Loop Count Registers">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CL1" width="16" begin="15" end="0" resetval="0x0" description="Constant Loop Count Register 1 (" range="" rwaccess="RW"/>
  </register>
  <register id="GPU0_CL2" acronym="GPU0_CL2" offset="0x148" width="32" description="Return to the . Constant Loop Count Registers">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CL2" width="16" begin="15" end="0" resetval="0x0" description="Constant Loop Count Register 2 (" range="" rwaccess="RW"/>
  </register>
  <register id="GPU0_CL3" acronym="GPU0_CL3" offset="0x14C" width="32" description="Return to the . Constant Loop Count Registers">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CL3" width="16" begin="15" end="0" resetval="0x0" description="Constant Loop Count Register 3 (" range="" rwaccess="RW"/>
  </register>
  <register id="GPU0_I0" acronym="GPU0_I0" offset="0x150" width="32" description="Return to the . Constant Increment Registers">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="I0" width="16" begin="15" end="0" resetval="0x0" description="Constant Increment Register 0 (" range="" rwaccess="RW"/>
  </register>
  <register id="GPU0_I1" acronym="GPU0_I1" offset="0x154" width="32" description="Return to the . Constant Increment Registers">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="I0" width="16" begin="15" end="0" resetval="0x0" description="Constant Increment Register 1 (" range="" rwaccess="RW"/>
  </register>
  <register id="GPU0_I2" acronym="GPU0_I2" offset="0x158" width="32" description="Return to the . Constant Increment Registers">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="I0" width="16" begin="15" end="0" resetval="0x0" description="Constant Increment Register 2 (" range="" rwaccess="RW"/>
  </register>
  <register id="GPU0_I3" acronym="GPU0_I3" offset="0x15C" width="32" description="Return to the . Constant Increment Registers">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="I0" width="16" begin="15" end="0" resetval="0x0" description="Constant Increment Register 3 (" range="" rwaccess="RW"/>
  </register>
  <register id="GPU0_RAMT" acronym="GPU0_RAMT" offset="0x160" width="32" description="Return to the . RAM Configuration Register">
    <bitfield id="RGS" width="8" begin="31" end="24" resetval="0x0" description="RAM Group Select RGS" range="" rwaccess="RW"/>
    <bitfield id="RDS" width="8" begin="23" end="16" resetval="0x0" description="Return Data select RDS" range="" rwaccess="RW"/>
    <bitfield id="DWR" width="8" begin="15" end="8" resetval="0x0" description="Data Width Register DWR" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PLS" width="4" begin="5" end="2" resetval="0x0" description="Pipeline Latency Select" range="" rwaccess="RW"/>
    <bitfield id="RLS" width="2" begin="1" end="0" resetval="0x0" description="RAM Latency Select" range="" rwaccess="RW"/>
  </register>
  <register id="GPU0_DLR" acronym="GPU0_DLR" offset="0x164" width="32" description="Return to the . Datalogger Register">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="BRP" width="8" begin="23" end="16" resetval="0x0" description="Datalogger 2 (BRP)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DLR1_RTM" width="1" begin="10" end="10" resetval="0x0" description="Retention testing mode" range="" rwaccess="RW"/>
    <bitfield id="DLR1_GNG" width="1" begin="9" end="9" resetval="0x1" description="GO / NO-GO testing mode" range="" rwaccess="RW"/>
    <bitfield id="DLR1_MISR" width="1" begin="8" end="8" resetval="0x0" description="MISR testing mode (mainly for" range="" rwaccess="RW"/>
    <bitfield id="DLR0_TSM" width="1" begin="7" end="7" resetval="0x0" description="Time stamp mode" range="" rwaccess="RW"/>
    <bitfield id="DLR0_CFMM" width="1" begin="6" end="6" resetval="0x0" description="Column Fail Masking mode" range="" rwaccess="RW"/>
    <bitfield id="DLR0_ECAM" width="1" begin="5" end="5" resetval="0x0" description="Emulation cache access mode" range="" rwaccess="RW"/>
    <bitfield id="DLR0_CAM" width="1" begin="4" end="4" resetval="0x0" description="Config access mode" range="" rwaccess="RW"/>
    <bitfield id="DLR0_TCK" width="1" begin="3" end="3" resetval="0x1" description="TCK Gated mode" range="" rwaccess="RW"/>
    <bitfield id="DLR0_ROM" width="1" begin="2" end="2" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="DLR0_IDDQ" width="1" begin="1" end="1" resetval="0x0" description="IDDQ testing mode" range="" rwaccess="RW"/>
    <bitfield id="DLR0_DCM" width="1" begin="0" end="0" resetval="0x0" description="Distributed Compare mode" range="" rwaccess="RW"/>
  </register>
  <register id="GPU0_CMS" acronym="GPU0_CMS" offset="0x168" width="32" description="Return to the . Clock-Mux Select Register">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CMS" width="4" begin="3" end="0" resetval="0x0" description="Clock Mux Select (" range="" rwaccess="RW"/>
  </register>
  <register id="GPU0_STR" acronym="GPU0_STR" offset="0x16C" width="32" description="Return to the . Program Control Register">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CHK" width="1" begin="4" end="4" resetval="0x0" description="Check MISR mode" range="" rwaccess="RW"/>
    <bitfield id="STEP" width="1" begin="3" end="3" resetval="0x0" description="Step / Step for emulation mode" range="" rwaccess="RW"/>
    <bitfield id="STOP" width="1" begin="2" end="2" resetval="0x0" description="Stop" range="" rwaccess="RW"/>
    <bitfield id="RES" width="1" begin="1" end="1" resetval="0x0" description="Resume / Emulation read" range="" rwaccess="RW"/>
    <bitfield id="START" width="1" begin="0" end="0" resetval="0x0" description="Start / Time Stamp mode restart" range="" rwaccess="RW"/>
  </register>
  <register id="GPU0_SCR" acronym="GPU0_SCR" offset="0x170" width="64" description="Return to the . Address Scrambling Register">
    <bitfield id="SCR7" width="8" begin="63" end="56" resetval="0xFE" description="Address Scrambling Register 7" range="" rwaccess="RW"/>
    <bitfield id="SCR6" width="8" begin="55" end="48" resetval="0xDC" description="Address Scrambling Register 6" range="" rwaccess="RW"/>
    <bitfield id="SCR5" width="8" begin="47" end="40" resetval="0xBA" description="Address Scrambling Register 5" range="" rwaccess="RW"/>
    <bitfield id="SCR4" width="8" begin="39" end="32" resetval="0x98" description="Address Scrambling Register 4" range="" rwaccess="RW"/>
    <bitfield id="SCR3" width="8" begin="31" end="24" resetval="0x76" description="Address Scrambling Register 3" range="" rwaccess="RW"/>
    <bitfield id="SCR2" width="8" begin="23" end="16" resetval="0x54" description="Address Scrambling Register 2" range="" rwaccess="RW"/>
    <bitfield id="SCR1" width="8" begin="15" end="8" resetval="0x32" description="Address Scrambling Register 1" range="" rwaccess="RW"/>
    <bitfield id="SCR0" width="8" begin="7" end="0" resetval="0x10" description="Address Scrambling Register 0" range="" rwaccess="RW"/>
  </register>
  <register id="GPU0_CSR" acronym="GPU0_CSR" offset="0x178" width="32" description="Return to the . Chip Select Register">
    <bitfield id="CSR3" width="8" begin="31" end="24" resetval="0x0" description="Chip Select 3 (CSR3)" range="" rwaccess="RW"/>
    <bitfield id="CSR2" width="8" begin="23" end="16" resetval="0x0" description="Chip Select 2 (CSR2)" range="" rwaccess="RW"/>
    <bitfield id="CSR1" width="8" begin="15" end="8" resetval="0x0" description="Chip Select 1(CSR1)" range="" rwaccess="RW"/>
    <bitfield id="CSR0" width="8" begin="7" end="0" resetval="0x0" description="Chip Select 0 (CSR0)" range="" rwaccess="RW"/>
  </register>
  <register id="GPU0_FDLY" acronym="GPU0_FDLY" offset="0x17C" width="32" description="Return to the . Fail Delay Register">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FDLY" width="8" begin="7" end="0" resetval="0x68" description="Fail Delay (" range="" rwaccess="RW"/>
  </register>
  <register id="GPU0_PACT" acronym="GPU0_PACT" offset="0x180" width="32" description="Return to the . Register">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PACT" width="1" begin="0" end="0" resetval="0x0" description="PBIST Activate (" range="" rwaccess="RW"/>
  </register>
  <register id="GPU0_PID" acronym="GPU0_PID" offset="0x184" width="32" description="Return to the . PBIST_ID Register">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PID" width="5" begin="4" end="0" resetval="0x0" description="PBIST ID" range="" rwaccess="RW"/>
  </register>
  <register id="GPU0_OVER" acronym="GPU0_OVER" offset="0x188" width="32" description="Return to the . Override Register">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ALGO" width="1" begin="3" end="3" resetval="0x1" description="PBIST Override Algorithm Override" range="" rwaccess="RW"/>
    <bitfield id="MM" width="1" begin="2" end="2" resetval="0x0" description="PBIST Override Multiple Memory" range="" rwaccess="RW"/>
    <bitfield id="READ" width="1" begin="1" end="1" resetval="0x0" description="PBIST Override READ Override" range="" rwaccess="RW"/>
    <bitfield id="RINFO" width="1" begin="0" end="0" resetval="0x1" description="PBIST Override" range="" rwaccess="RW"/>
  </register>
  <register id="GPU0_FSRF" acronym="GPU0_FSRF" offset="0x190" width="64" description="Return to the . Fail Status Fail Register">
    <bitfield id="RESERVED" width="31" begin="63" end="33" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="FRSF1" width="1" begin="32" end="32" resetval="0x0" description="Fail Status Fail - Port 1 (FSRF1)" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="FRSF0" width="1" begin="0" end="0" resetval="0x0" description="Fail Status Fail - Port 0 (FSRF0)" range="" rwaccess="R"/>
  </register>
  <register id="GPU0_FSRC" acronym="GPU0_FSRC" offset="0x198" width="64" description="Return to the . Fail Status Count Register">
    <bitfield id="RESERVED" width="28" begin="63" end="36" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="FSRC1" width="4" begin="35" end="32" resetval="0x0" description="Fail Status Count - Port 1 (FSRC1)" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="FSRC0" width="4" begin="3" end="0" resetval="0x0" description="Fail Status Count - Port 0 (FSRC0)" range="" rwaccess="R"/>
  </register>
  <register id="GPU0_FSRA" acronym="GPU0_FSRA" offset="0x1A0" width="64" description="Return to the . Fail Status Address Register">
    <bitfield id="RESERVED" width="16" begin="63" end="48" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="FSRA1" width="16" begin="47" end="32" resetval="0x0" description="Fail Status Address - Port 1 (FSRA1)" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="FSRA0" width="16" begin="15" end="0" resetval="0x0" description="Fail Status Address - Port 0 (FSRA0)" range="" rwaccess="R"/>
  </register>
  <register id="GPU0_FSRDL0" acronym="GPU0_FSRDL0" offset="0x1A8" width="32" description="Return to the . Fail Status Data Registers">
    <bitfield id="FSRDL0" width="32" begin="31" end="0" resetval="0x0" description="Fail Status Data - Port 0 (" range="" rwaccess="R"/>
  </register>
  <register id="GPU0_FSRDL1" acronym="GPU0_FSRDL1" offset="0x1B0" width="32" description="Return to the . Fail Status Data Registers">
    <bitfield id="FSRDL1" width="32" begin="31" end="0" resetval="0x0" description="Fail Status Data - Port 1 (" range="" rwaccess="R"/>
  </register>
  <register id="GPU0_MARGIN_MODE" acronym="GPU0_MARGIN_MODE" offset="0x1B4" width="32" description="Return to the . Fail Status Fail Register">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PBIST_DFT_READ" width="2" begin="3" end="2" resetval="0x0" description="pbist_dft_read" range="" rwaccess="R"/>
    <bitfield id="PBIST_DFT_WRITE" width="2" begin="1" end="0" resetval="0x0" description="pbist_dft_write" range="" rwaccess="R"/>
  </register>
  <register id="GPU0_WRENZ" acronym="GPU0_WRENZ" offset="0x1B8" width="32" description="Return to the . Fail Status Fail Register">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="WRENZ" width="2" begin="1" end="0" resetval="0x0" description="pbist_ram_wrenz" range="" rwaccess="R"/>
  </register>
  <register id="GPU0_PAGE_PGS" acronym="GPU0_PAGE_PGS" offset="0x1BC" width="32" description="Return to the . Fail Status Fail Register">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PGS" width="2" begin="1" end="0" resetval="0x0" description="pbist_ram_pgs" range="" rwaccess="R"/>
  </register>
  <register id="GPU0_ROM" acronym="GPU0_ROM" offset="0x1C0" width="32" description="Return to the . Mask Register">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ROM" width="2" begin="1" end="0" resetval="0x3" description="" range="" rwaccess="RW"/>
  </register>
  <register id="GPU0_ALGO" acronym="GPU0_ALGO" offset="0x1C4" width="32" description="Return to the . Algorithm Mask Register">
    <bitfield id="ALGO_3" width="8" begin="31" end="24" resetval="0xFF" description="" range="" rwaccess="RW"/>
    <bitfield id="ALGO_2" width="8" begin="23" end="16" resetval="0xFF" description="" range="" rwaccess="RW"/>
    <bitfield id="ALGO_1" width="8" begin="15" end="8" resetval="0xFF" description="" range="" rwaccess="RW"/>
    <bitfield id="ALGO_0" width="8" begin="7" end="0" resetval="0xFF" description="" range="" rwaccess="RW"/>
  </register>
  <register id="GPU0_RINFO" acronym="GPU0_RINFO" offset="0x1C8" width="64" description="Return to the . RAM Info Mask Register">
    <bitfield id="U3" width="8" begin="63" end="56" resetval="0xFF" description="RAM Info Mask Upper 3 (RINFOU3)" range="" rwaccess="RW"/>
    <bitfield id="U2" width="8" begin="55" end="48" resetval="0xFF" description="RAM Info Mask Upper 2 (RINFOU2)" range="" rwaccess="RW"/>
    <bitfield id="U1" width="8" begin="47" end="40" resetval="0xFF" description="RAM Info Mask Upper 1 (RINFOU1)" range="" rwaccess="RW"/>
    <bitfield id="U0" width="8" begin="39" end="32" resetval="0xFF" description="RAM Info Mask Upper 0 (RINFOU0)" range="" rwaccess="RW"/>
    <bitfield id="L3" width="8" begin="31" end="24" resetval="0xFF" description="RAM Info Mask Lower 3 (RINFOL3)" range="" rwaccess="RW"/>
    <bitfield id="L2" width="8" begin="23" end="16" resetval="0xFF" description="RAM Info Mask Lower 2 (RINFOL2)" range="" rwaccess="RW"/>
    <bitfield id="L1" width="8" begin="15" end="8" resetval="0xFF" description="RAM Info Mask Lower 1 (RINFOL1)" range="" rwaccess="RW"/>
    <bitfield id="L0" width="8" begin="7" end="0" resetval="0xFF" description="RAM Info Mask Lower 0 (RINFOL0)" range="" rwaccess="RW"/>
  </register>
</module>
