verilog xil_defaultlib --include "../../../../simple_ro.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../simple_ro.srcs/sources_1/bd/design_1/ipshared/6b56/hdl" \
"../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
"../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" \
"../../../bd/design_1/ip/design_1_xadc_wiz_0_1/design_1_xadc_wiz_0_1.v" \
"../../../bd/design_1/ipshared/1e76/hdl/AXI_BTI_v1_0_S00_AXI.v" \
"../../../bd/design_1/ipshared/1e76/LUT6_NAND.v" \
"../../../bd/design_1/ipshared/1e76/LUT6_NOT.v" \
"../../../bd/design_1/ipshared/1e76/frequency_counter.v" \
"../../../bd/design_1/ipshared/1e76/hdl/AXI_BTI_v1_0.v" \
"../../../bd/design_1/ip/design_1_AXI_BTI_0_0/sim/design_1_AXI_BTI_0_0.v" \
"../../../bd/design_1/ipshared/8403/hdl/AXI_counter_v1_0_S00_AXI.v" \
"../../../../simple_ro.srcs/sources_1/bd/AppData/Roaming/Xilinx/Vivado/-force/LUT6_NOT.v" \
"../../../bd/design_1/ipshared/8403/src/frequency_counter.v" \
"../../../bd/design_1/ipshared/8403/hdl/one2two.v" \
"../../../bd/design_1/ipshared/8403/hdl/AXI_counter_v1_0.v" \
"../../../bd/design_1/ip/design_1_AXI_RO_0_1/sim/design_1_AXI_RO_0_1.v" \
"../../../bd/design_1/ipshared/308e/hdl/AXI4_heater_v1_0_S00_AXI.v" \
"../../../bd/design_1/ipshared/308e/src/LUT6_SHE.v" \
"../../../bd/design_1/ipshared/308e/hdl/AXI4_heater_v1_0.v" \
"../../../bd/design_1/ip/design_1_AXI4_heater_0_1/sim/design_1_AXI4_heater_0_1.v" \
"../../../bd/design_1/ip/design_1_s00_data_fifo_0/sim/design_1_s00_data_fifo_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \
"../../../bd/design_1/sim/design_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
