#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Thu Oct 19 22:44:54 2017
# Process ID: 4764
# Current directory: C:/Users/ongwk/Desktop/EE2020-Design-Project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3300 C:\Users\ongwk\Desktop\EE2020-Design-Project\audio_effects.xpr
# Log file: C:/Users/ongwk/Desktop/EE2020-Design-Project/vivado.log
# Journal file: C:/Users/ongwk/Desktop/EE2020-Design-Project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 755.695 ; gain = 108.188
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v" into library work [C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:1]
[Thu Oct 19 22:49:43 2017] Launched synth_1...
Run output will be captured here: C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v" into library work [C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:1]
[Thu Oct 19 22:53:12 2017] Launched synth_1...
Run output will be captured here: C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.runs/synth_1/runme.log
remove_files -fileset hello_ROM C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/ip/hello_ROM/hello_ROM.xci
INFO: [Project 1-386] Moving file 'C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/ip/hello_ROM/hello_ROM.xci' from fileset 'hello_ROM' to fileset 'sources_1'.
file delete -force C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/ip/hello_ROM
file delete -force C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.ip_user_files/ip/hello_ROM C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.ip_user_files/sim_scripts/hello_ROM
create_ip -name dist_mem_gen -vendor xilinx.com -library ip -version 8.0 -module_name hello_ROM
set_property -dict [list CONFIG.coefficient_file {C:/Users/ongwk/OneDrive/Documents/NUS/Y2S1/EE2020/Lab/Project/hello_data.coe}] [get_ips hello_ROM]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/ongwk/OneDrive/Documents/NUS/Y2S1/EE2020/Lab/Project/hello_data.coe' provided. It will be converted relative to IP Instance files '../../../../../../OneDrive/Documents/NUS/Y2S1/EE2020/Lab/Project/hello_data.coe'
generate_target {instantiation_template} [get_files c:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/ip/hello_ROM/hello_ROM.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hello_ROM'...
update_compile_order -fileset sources_1
generate_target all [get_files  c:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/ip/hello_ROM/hello_ROM.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hello_ROM'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hello_ROM'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hello_ROM'...
generate_target: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 789.082 ; gain = 0.000
export_ip_user_files -of_objects [get_files c:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/ip/hello_ROM/hello_ROM.xci] -no_script -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/ip/hello_ROM/hello_ROM.xci]
launch_run -jobs 2 hello_ROM_synth_1
[Thu Oct 19 22:54:57 2017] Launched hello_ROM_synth_1...
Run output will be captured here: C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.runs/hello_ROM_synth_1/runme.log
export_simulation -of_objects [get_files c:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/ip/hello_ROM/hello_ROM.xci] -directory C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.ip_user_files -ipstatic_source_dir C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.ip_user_files/ipstatic -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v" into library work [C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:1]
[Thu Oct 19 22:55:26 2017] Launched hello_ROM_synth_1...
Run output will be captured here: C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.runs/hello_ROM_synth_1/runme.log
[Thu Oct 19 22:55:26 2017] Launched synth_1...
Run output will be captured here: C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.runs/synth_1/runme.log
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: AUDIO_FX_TOP
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:02:00 ; elapsed = 00:13:27 . Memory (MB): peak = 841.016 ; gain = 633.633
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'AUDIO_FX_TOP' [C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:14]
INFO: [Synth 8-638] synthesizing module 'clk_divider' [C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/new/clk_divider.v:23]
INFO: [Synth 8-256] done synthesizing module 'clk_divider' (1#1) [C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/new/clk_divider.v:23]
INFO: [Synth 8-638] synthesizing module 'SPI' [C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/new/SPI.v:20]
INFO: [Synth 8-256] done synthesizing module 'SPI' (2#1) [C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/new/SPI.v:20]
INFO: [Synth 8-638] synthesizing module 'note_sound' [C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/new/note_sound.v:22]
INFO: [Synth 8-256] done synthesizing module 'note_sound' (3#1) [C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/new/note_sound.v:22]
WARNING: [Synth 8-689] width (12) of port connection 'SLW_CLK' does not match port width (1) of module 'clk_divider' [C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:57]
INFO: [Synth 8-638] synthesizing module 'note_music' [C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/new/note_music.v:22]
INFO: [Synth 8-256] done synthesizing module 'note_music' (4#1) [C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/new/note_music.v:22]
WARNING: [Synth 8-689] width (12) of port connection 'SLW_CLK' does not match port width (1) of module 'clk_divider' [C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:61]
INFO: [Synth 8-638] synthesizing module 'hello_ROM' [C:/Users/ongwk/Desktop/EE2020-Design-Project/.Xil/Vivado-4764-weikang/realtime/hello_ROM_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'hello_ROM' (5#1) [C:/Users/ongwk/Desktop/EE2020-Design-Project/.Xil/Vivado-4764-weikang/realtime/hello_ROM_stub.v:6]
WARNING: [Synth 8-689] width (15) of port connection 'spo' does not match port width (16) of module 'hello_ROM' [C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:65]
INFO: [Synth 8-638] synthesizing module 'DA2RefComp' [C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/imports/audio_effects.srcs/DA2CompRef.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'DA2RefComp' (6#1) [C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/imports/audio_effects.srcs/DA2CompRef.vhd:59]
WARNING: [Synth 8-3848] Net d in module/entity AUDIO_FX_TOP does not have driver. [C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:64]
INFO: [Synth 8-256] done synthesizing module 'AUDIO_FX_TOP' (7#1) [C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:14]
WARNING: [Synth 8-3331] design note_music has unconnected port MUSICSWITCH
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:02:01 ; elapsed = 00:13:28 . Memory (MB): peak = 869.156 ; gain = 661.773
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin u2:DATA2[11] to constant 0 [C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:72]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA2[10] to constant 0 [C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:72]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA2[9] to constant 0 [C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:72]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA2[8] to constant 0 [C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:72]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA2[7] to constant 0 [C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:72]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA2[6] to constant 0 [C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:72]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA2[5] to constant 0 [C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:72]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA2[4] to constant 0 [C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:72]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA2[3] to constant 0 [C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:72]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA2[2] to constant 0 [C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:72]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA2[1] to constant 0 [C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:72]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA2[0] to constant 0 [C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:72]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:02:01 ; elapsed = 00:13:28 . Memory (MB): peak = 869.156 ; gain = 661.773
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/ip/hello_ROM/hello_ROM.dcp' for cell 'hello'
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/constrs_1/imports/Learn/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/constrs_1/imports/Learn/Basys3_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  RAM64X1S => RAM64X1S (RAMS64E): 16 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:02:14 ; elapsed = 00:13:41 . Memory (MB): peak = 1169.113 ; gain = 961.730
22 Infos, 17 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1169.113 ; gain = 347.152
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v" into library work [C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:1]
[Thu Oct 19 23:20:43 2017] Launched synth_1...
Run output will be captured here: C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v" into library work [C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:1]
[Thu Oct 19 23:21:43 2017] Launched synth_1...
Run output will be captured here: C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v" into library work [C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:1]
[Thu Oct 19 23:22:32 2017] Launched synth_1...
Run output will be captured here: C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v" into library work [C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:1]
[Thu Oct 19 23:23:35 2017] Launched synth_1...
Run output will be captured here: C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v" into library work [C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:1]
[Thu Oct 19 23:24:37 2017] Launched synth_1...
Run output will be captured here: C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v" into library work [C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:1]
[Thu Oct 19 23:25:26 2017] Launched synth_1...
Run output will be captured here: C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v" into library work [C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:1]
[Thu Oct 19 23:26:15 2017] Launched synth_1...
Run output will be captured here: C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v" into library work [C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:1]
[Thu Oct 19 23:27:30 2017] Launched synth_1...
Run output will be captured here: C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Netlist 29-17] Analyzing 44 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/constrs_1/imports/Learn/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/constrs_1/imports/Learn/Basys3_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v" into library work [C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:1]
[Thu Oct 19 23:28:31 2017] Launched synth_1...
Run output will be captured here: C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v" into library work [C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:1]
[Thu Oct 19 23:30:48 2017] Launched synth_1...
Run output will be captured here: C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v" into library work [C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:1]
[Thu Oct 19 23:31:33 2017] Launched synth_1...
Run output will be captured here: C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v" into library work [C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:1]
[Thu Oct 19 23:32:38 2017] Launched synth_1...
Run output will be captured here: C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v" into library work [C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:1]
[Thu Oct 19 23:39:07 2017] Launched synth_1...
Run output will be captured here: C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v" into library work [C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:1]
[Thu Oct 19 23:39:16 2017] Launched synth_1...
Run output will be captured here: C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v" into library work [C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:1]
[Thu Oct 19 23:39:30 2017] Launched synth_1...
Run output will be captured here: C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v" into library work [C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:1]
[Thu Oct 19 23:40:07 2017] Launched synth_1...
Run output will be captured here: C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v" into library work [C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:1]
[Thu Oct 19 23:40:40 2017] Launched synth_1...
Run output will be captured here: C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v" into library work [C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:1]
[Thu Oct 19 23:42:51 2017] Launched synth_1...
Run output will be captured here: C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v" into library work [C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:1]
[Thu Oct 19 23:44:17 2017] Launched synth_1...
Run output will be captured here: C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v" into library work [C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:1]
[Thu Oct 19 23:45:02 2017] Launched synth_1...
Run output will be captured here: C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.runs/synth_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu Oct 19 23:45:44 2017] Launched impl_1...
Run output will be captured here: C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v" into library work [C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:1]
[Thu Oct 19 23:46:55 2017] Launched synth_1...
Run output will be captured here: C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu Oct 19 23:47:40 2017] Launched impl_1...
Run output will be captured here: C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Oct 19 23:49:14 2017] Launched impl_1...
Run output will be captured here: C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2016.2
  **** Build date : Jun  2 2016-16:57:03
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183714161A
set_property PROGRAM.FILE {C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.runs/impl_1/AUDIO_FX_TOP.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.runs/impl_1/AUDIO_FX_TOP.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
remove_files -fileset hello_ROM c:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/ip/hello_ROM/hello_ROM.xci
INFO: [Project 1-386] Moving file 'c:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/ip/hello_ROM/hello_ROM.xci' from fileset 'hello_ROM' to fileset 'sources_1'.
file delete -force c:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/ip/hello_ROM
file delete -force C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.ip_user_files/ip/hello_ROM C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.ip_user_files/sim_scripts/hello_ROM
create_ip -name dist_mem_gen -vendor xilinx.com -library ip -version 8.0 -module_name dist_mem_gen_0
set_property -dict [list CONFIG.depth {8192} CONFIG.data_width {12} CONFIG.coefficient_file {C:/Users/ongwk/Downloads/hello_data.coe}] [get_ips dist_mem_gen_0]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/ongwk/Downloads/hello_data.coe' provided. It will be converted relative to IP Instance files '../../../../../../Downloads/hello_data.coe'
generate_target {instantiation_template} [get_files c:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'dist_mem_gen_0'...
update_compile_order -fileset sources_1
create_ip -name dist_mem_gen -vendor xilinx.com -library ip -version 8.0 -module_name hello_ROM
set_property -dict [list CONFIG.depth {8192} CONFIG.data_width {12} CONFIG.memory_type {rom} CONFIG.coefficient_file {C:/Users/ongwk/Downloads/hello_data.coe}] [get_ips hello_ROM]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/ongwk/Downloads/hello_data.coe' provided. It will be converted relative to IP Instance files '../../../../../../Downloads/hello_data.coe'
generate_target {instantiation_template} [get_files c:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/ip/hello_ROM/hello_ROM.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hello_ROM'...
update_compile_order -fileset sources_1
generate_target all [get_files  c:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/ip/hello_ROM/hello_ROM.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hello_ROM'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hello_ROM'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hello_ROM'...
generate_target: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1952.395 ; gain = 0.000
export_ip_user_files -of_objects [get_files c:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/ip/hello_ROM/hello_ROM.xci] -no_script -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/ip/hello_ROM/hello_ROM.xci]
launch_run -jobs 2 hello_ROM_synth_1
[Thu Oct 19 23:55:10 2017] Launched hello_ROM_synth_1...
Run output will be captured here: C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.runs/hello_ROM_synth_1/runme.log
export_simulation -of_objects [get_files c:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/ip/hello_ROM/hello_ROM.xci] -directory C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.ip_user_files -ipstatic_source_dir C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.ip_user_files/ipstatic -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v" into library work [C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:1]
[Thu Oct 19 23:56:06 2017] Launched hello_ROM_synth_1...
Run output will be captured here: C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.runs/hello_ROM_synth_1/runme.log
[Thu Oct 19 23:56:06 2017] Launched synth_1...
Run output will be captured here: C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v" into library work [C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:1]
[Thu Oct 19 23:56:46 2017] Launched hello_ROM_synth_1...
Run output will be captured here: C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.runs/hello_ROM_synth_1/runme.log
[Thu Oct 19 23:56:46 2017] Launched synth_1...
Run output will be captured here: C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.runs/synth_1/runme.log
reset_run synth_1
reset_run hello_ROM_synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v" into library work [C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:1]
[Thu Oct 19 23:58:35 2017] Launched hello_ROM_synth_1...
Run output will be captured here: C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.runs/hello_ROM_synth_1/runme.log
[Thu Oct 19 23:58:35 2017] Launched synth_1...
Run output will be captured here: C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.runs/synth_1/runme.log
reset_run synth_1
reset_run hello_ROM_synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v" into library work [C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:1]
[Fri Oct 20 00:01:30 2017] Launched synth_1...
Run output will be captured here: C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.runs/synth_1/runme.log
remove_files -fileset hello_ROM c:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/ip/hello_ROM/hello_ROM.xci
INFO: [Project 1-386] Moving file 'c:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/ip/hello_ROM/hello_ROM.xci' from fileset 'hello_ROM' to fileset 'sources_1'.
file delete -force c:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/ip/hello_ROM
file delete -force C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.ip_user_files/ip/hello_ROM C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.ip_user_files/sim_scripts/hello_ROM
create_ip -name dist_mem_gen -vendor xilinx.com -library ip -version 8.0 -module_name hello_ROM
set_property -dict [list CONFIG.depth {8192} CONFIG.data_width {14} CONFIG.memory_type {rom} CONFIG.coefficient_file {C:/Users/ongwk/Downloads/hello_data.coe}] [get_ips hello_ROM]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/ongwk/Downloads/hello_data.coe' provided. It will be converted relative to IP Instance files '../../../../../../Downloads/hello_data.coe'
generate_target {instantiation_template} [get_files c:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/ip/hello_ROM/hello_ROM.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hello_ROM'...
update_compile_order -fileset sources_1
generate_target all [get_files  c:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/ip/hello_ROM/hello_ROM.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hello_ROM'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hello_ROM'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hello_ROM'...
generate_target: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1979.258 ; gain = 0.000
export_ip_user_files -of_objects [get_files c:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/ip/hello_ROM/hello_ROM.xci] -no_script -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/ip/hello_ROM/hello_ROM.xci]
launch_run -jobs 2 hello_ROM_synth_1
[Fri Oct 20 00:04:12 2017] Launched hello_ROM_synth_1...
Run output will be captured here: C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.runs/hello_ROM_synth_1/runme.log
export_simulation -of_objects [get_files c:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/ip/hello_ROM/hello_ROM.xci] -directory C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.ip_user_files -ipstatic_source_dir C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.ip_user_files/ipstatic -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 2
[Fri Oct 20 00:04:20 2017] Launched synth_1...
Run output will be captured here: C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.runs/synth_1/runme.log
remove_files C:/Users/ongwk/OneDrive/Documents/NUS/Y2S1/EE2020/Lab/Project/hello_data.coe
remove_files c:/Users/ongwk/Downloads/hello_data.coe
remove_files -fileset hello_ROM c:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/ip/hello_ROM/hello_ROM.xci
INFO: [Project 1-386] Moving file 'c:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/ip/hello_ROM/hello_ROM.xci' from fileset 'hello_ROM' to fileset 'sources_1'.
file delete -force c:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/ip/hello_ROM
file delete -force C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.ip_user_files/ip/hello_ROM C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.ip_user_files/sim_scripts/hello_ROM
remove_files c:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci
file delete -force c:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/ip/dist_mem_gen_0
create_ip -name dist_mem_gen -vendor xilinx.com -library ip -version 8.0 -module_name hello_ROM
set_property -dict [list CONFIG.depth {8192} CONFIG.data_width {12} CONFIG.memory_type {rom} CONFIG.coefficient_file {C:/Users/ongwk/Downloads/hello_data.coe}] [get_ips hello_ROM]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/ongwk/Downloads/hello_data.coe' provided. It will be converted relative to IP Instance files '../../../../../../Downloads/hello_data.coe'
generate_target {instantiation_template} [get_files c:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/ip/hello_ROM/hello_ROM.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hello_ROM'...
generate_target all [get_files  c:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/ip/hello_ROM/hello_ROM.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hello_ROM'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hello_ROM'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hello_ROM'...
generate_target: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1979.258 ; gain = 0.000
export_ip_user_files -of_objects [get_files c:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/ip/hello_ROM/hello_ROM.xci] -no_script -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/ip/hello_ROM/hello_ROM.xci]
launch_run -jobs 2 hello_ROM_synth_1
[Fri Oct 20 00:08:17 2017] Launched hello_ROM_synth_1...
Run output will be captured here: C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.runs/hello_ROM_synth_1/runme.log
export_simulation -of_objects [get_files c:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/ip/hello_ROM/hello_ROM.xci] -directory C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.ip_user_files -ipstatic_source_dir C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.ip_user_files/ipstatic -force -quiet
reset_run synth_1
launch_runs impl_1 -jobs 2
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Oct 20 00:08:38 2017] Launched synth_1...
Run output will be captured here: C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.runs/synth_1/runme.log
[Fri Oct 20 00:08:38 2017] Launched impl_1...
Run output will be captured here: C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-1061] Parsing VHDL file "c:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/ip/hello_ROM/dist_mem_gen_v8_0_10/hdl/dist_mem_gen_v8_0.vhd" into library dist_mem_gen_v8_0_10 [c:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/ip/hello_ROM/dist_mem_gen_v8_0_10/hdl/dist_mem_gen_v8_0.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "c:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/ip/hello_ROM/dist_mem_gen_v8_0_10/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd" into library dist_mem_gen_v8_0_10 [c:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/ip/hello_ROM/dist_mem_gen_v8_0_10/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "c:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/ip/hello_ROM/synth/hello_ROM.vhd" into library xil_defaultlib [c:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/ip/hello_ROM/synth/hello_ROM.vhd:1]
[Fri Oct 20 00:08:46 2017] Launched synth_1...
Run output will be captured here: C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.runs/synth_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 2
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Oct 20 00:10:47 2017] Launched hello_ROM_synth_1, synth_1...
Run output will be captured here:
hello_ROM_synth_1: C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.runs/hello_ROM_synth_1/runme.log
synth_1: C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.runs/synth_1/runme.log
[Fri Oct 20 00:10:47 2017] Launched impl_1...
Run output will be captured here: C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Oct 20 00:15:28 2017] Launched impl_1...
Run output will be captured here: C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.runs/impl_1/AUDIO_FX_TOP.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v" into library work [C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:1]
[Fri Oct 20 00:18:12 2017] Launched synth_1...
Run output will be captured here: C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.runs/synth_1/runme.log
remove_files -fileset hello_ROM c:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/ip/hello_ROM/hello_ROM.xci
INFO: [Project 1-386] Moving file 'c:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/ip/hello_ROM/hello_ROM.xci' from fileset 'hello_ROM' to fileset 'sources_1'.
file delete -force c:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/ip/hello_ROM
file delete -force C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.ip_user_files/ip/hello_ROM C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.ip_user_files/sim_scripts/hello_ROM
remove_files c:/Users/ongwk/Downloads/hello_data.coe
create_ip -name dist_mem_gen -vendor xilinx.com -library ip -version 8.0 -module_name hello_ROM
set_property -dict [list CONFIG.depth {8192} CONFIG.data_width {13} CONFIG.memory_type {rom} CONFIG.coefficient_file {C:/Users/ongwk/Downloads/hello_data.coe}] [get_ips hello_ROM]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/ongwk/Downloads/hello_data.coe' provided. It will be converted relative to IP Instance files '../../../../../../Downloads/hello_data.coe'
generate_target {instantiation_template} [get_files c:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/ip/hello_ROM/hello_ROM.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hello_ROM'...
update_compile_order -fileset sources_1
generate_target all [get_files  c:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/ip/hello_ROM/hello_ROM.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hello_ROM'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hello_ROM'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hello_ROM'...
generate_target: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1990.477 ; gain = 0.000
export_ip_user_files -of_objects [get_files c:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/ip/hello_ROM/hello_ROM.xci] -no_script -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/ip/hello_ROM/hello_ROM.xci]
launch_run -jobs 2 hello_ROM_synth_1
[Fri Oct 20 00:21:18 2017] Launched hello_ROM_synth_1...
Run output will be captured here: C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.runs/hello_ROM_synth_1/runme.log
export_simulation -of_objects [get_files c:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/ip/hello_ROM/hello_ROM.xci] -directory C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.ip_user_files -ipstatic_source_dir C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.ip_user_files/ipstatic -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v" into library work [C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:1]
[Fri Oct 20 00:21:54 2017] Launched hello_ROM_synth_1...
Run output will be captured here: C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.runs/hello_ROM_synth_1/runme.log
[Fri Oct 20 00:21:54 2017] Launched synth_1...
Run output will be captured here: C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Oct 20 00:27:26 2017] Launched impl_1...
Run output will be captured here: C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Oct 20 00:29:09 2017] Launched impl_1...
Run output will be captured here: C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.runs/impl_1/AUDIO_FX_TOP.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Oct 20 00:32:45 2017] Launched synth_1...
Run output will be captured here: C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.runs/synth_1/runme.log
[Fri Oct 20 00:32:45 2017] Launched impl_1...
Run output will be captured here: C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.runs/impl_1/AUDIO_FX_TOP.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
close [ open C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/new/audio.v w ]
add_files C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/new/audio.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183714161A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183714161A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v" into library work [C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/new/audio.v" into library work [C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/new/audio.v:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "else". [C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/new/audio.v:31]
[Fri Oct 20 01:24:38 2017] Launched synth_1...
Run output will be captured here: C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.runs/synth_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Oct 20 01:25:59 2017] Launched synth_1...
Run output will be captured here: C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.runs/synth_1/runme.log
[Fri Oct 20 01:25:59 2017] Launched impl_1...
Run output will be captured here: C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.runs/impl_1/AUDIO_FX_TOP.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Oct 20 01:32:06 2017] Launched synth_1...
Run output will be captured here: C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.runs/synth_1/runme.log
[Fri Oct 20 01:32:06 2017] Launched impl_1...
Run output will be captured here: C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.runs/impl_1/AUDIO_FX_TOP.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Oct 20 01:47:12 2017] Launched synth_1...
Run output will be captured here: C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.runs/synth_1/runme.log
[Fri Oct 20 01:47:12 2017] Launched impl_1...
Run output will be captured here: C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Oct 20 01:47:47 2017] Launched synth_1...
Run output will be captured here: C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.runs/synth_1/runme.log
[Fri Oct 20 01:47:47 2017] Launched impl_1...
Run output will be captured here: C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Oct 20 01:48:21 2017] Launched synth_1...
Run output will be captured here: C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.runs/synth_1/runme.log
[Fri Oct 20 01:48:21 2017] Launched impl_1...
Run output will be captured here: C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.runs/impl_1/AUDIO_FX_TOP.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Oct 20 01:51:35 2017] Launched synth_1...
Run output will be captured here: C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.runs/synth_1/runme.log
[Fri Oct 20 01:51:35 2017] Launched impl_1...
Run output will be captured here: C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.runs/impl_1/AUDIO_FX_TOP.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Oct 20 01:55:10 2017] Launched synth_1...
Run output will be captured here: C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.runs/synth_1/runme.log
[Fri Oct 20 01:55:10 2017] Launched impl_1...
Run output will be captured here: C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.runs/impl_1/AUDIO_FX_TOP.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Oct 20 02:00:56 2017] Launched synth_1...
Run output will be captured here: C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.runs/synth_1/runme.log
[Fri Oct 20 02:00:56 2017] Launched impl_1...
Run output will be captured here: C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.runs/impl_1/AUDIO_FX_TOP.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183714161A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183714161A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
exit
INFO: [Common 17-206] Exiting Vivado at Fri Oct 20 02:17:36 2017...
