(set-logic ALL_SUPPORTED)

(declare-fun v!4 () (_ BitVec 32))
(declare-fun v!8 () (_ BitVec 32))
(declare-fun v!12 () (_ BitVec 32))
(declare-fun v!16 () (_ BitVec 32))
(declare-fun v!19 () (_ BitVec 32))

(declare-fun t!0 () Real)
(declare-fun t!1 () Real)
(declare-fun t!2 () Real)
(declare-fun t!3 () Real)
(declare-fun t!4 () Real)
(declare-fun t!5 () Real)
(declare-fun t!6 () Real)
(declare-fun t!7 () Real)
(declare-fun t!8 () Real)
(declare-fun t!9 () Real)
(declare-fun t!10 () Real)
(declare-fun t!11 () Real)
(declare-fun t!12 () Real)
(declare-fun t!13 () Real)
(declare-fun t!14 () Real)
(declare-fun t!15 () Real)
(declare-fun t!16 () Real)
(declare-fun t!17 () Real)
(declare-fun t!18 () Real)

(declare-fun s!3 () Real)
(declare-fun s!7 () Real)
(declare-fun s!11 () Real)
(declare-fun s!15 () Real)
(declare-fun s!18 () Real)

(declare-fun rf!3 () Real)
(declare-fun rf!7 () Real)
(declare-fun rf!11 () Real)
(declare-fun rf!15 () Real)
(declare-fun rf!18 () Real)

(assert (bvsle (_ bv3 32) v!19))

(assert (< 0 t!0))
(assert (< 0 t!1))
(assert (< 0 t!2))
(assert (< 0 t!3))
(assert (< 0 t!4))
(assert (< 0 t!5))
(assert (< 0 t!6))
(assert (< 0 t!7))
(assert (< 0 t!8))
(assert (< 0 t!9))
(assert (< 0 t!10))
(assert (< 0 t!11))
(assert (< 0 t!12))
(assert (< 0 t!13))
(assert (< 0 t!14))
(assert (< 0 t!15))
(assert (< 0 t!16))
(assert (< 0 t!17))
(assert (< 0 t!18))

(assert (and (< t!14 t!15) (< t!15 t!16) (< t!16 t!17) (< t!10 t!11) (< t!11 t!12) (< t!12 t!13) (< t!6 t!7) (< t!7 t!8) (< t!8 t!9) (< t!2 t!3) (< t!3 t!4) (< t!4 t!5) (< t!0 t!1) (< t!1 t!2) (< t!2 t!6) (< t!6 t!10) (< t!10 t!14) (< t!14 t!18)))

(assert (< 0 s!3))
(assert (< 0 s!7))
(assert (< 0 s!11))
(assert (< 0 s!15))
(assert (< 0 s!18))

(assert (and
  (=> (= 1 rf!18) (and (<= t!1 t!18) (= (_ bv0 32) v!19) (= s!18 t!1)))
  (=> (<= t!1 t!18) (<= t!1 s!18))
  (=> (= 4 rf!18) (and (<= t!4 t!18) (= v!4 v!19) (= s!18 t!4)))
  (=> (<= t!4 t!18) (<= t!4 s!18))
  (or (= 4 rf!18) (= 1 rf!18))
  (=> (= 0 rf!3) (and (<= t!0 t!3) (= (_ bv0 32) v!4) (= s!3 t!0)))
  (=> (<= t!0 t!3) (<= t!0 s!3))
  (=> (= 8 rf!3) (and (<= t!8 t!3) (= (bvadd v!8 (_ bv1 32)) v!4) (= s!3 t!8)))
  (=> (<= t!8 t!3) (<= t!8 s!3))
  (=> (= 12 rf!3) (and (<= t!12 t!3) (= (bvadd v!12 (_ bv1 32)) v!4) (= s!3 t!12)))
  (=> (<= t!12 t!3) (<= t!12 s!3))
  (=> (= 16 rf!3) (and (<= t!16 t!3) (= (bvadd v!16 (_ bv1 32)) v!4) (= s!3 t!16)))
  (=> (<= t!16 t!3) (<= t!16 s!3))
  (or (= 16 rf!3) (= 12 rf!3) (= 8 rf!3) (= 0 rf!3))
  (=> (= 0 rf!7) (and (<= t!0 t!7) (= (_ bv0 32) v!8) (= s!7 t!0)))
  (=> (<= t!0 t!7) (<= t!0 s!7))
  (=> (= 8 rf!7) (and (<= t!8 t!7) (= (bvadd v!8 (_ bv1 32)) v!8) (= s!7 t!8)))
  (=> (<= t!8 t!7) (<= t!8 s!7))
  (=> (= 12 rf!7) (and (<= t!12 t!7) (= (bvadd v!12 (_ bv1 32)) v!8) (= s!7 t!12)))
  (=> (<= t!12 t!7) (<= t!12 s!7))
  (=> (= 16 rf!7) (and (<= t!16 t!7) (= (bvadd v!16 (_ bv1 32)) v!8) (= s!7 t!16)))
  (=> (<= t!16 t!7) (<= t!16 s!7))
  (or (= 16 rf!7) (= 12 rf!7) (= 8 rf!7) (= 0 rf!7))
  (=> (= 0 rf!11) (and (<= t!0 t!11) (= (_ bv0 32) v!12) (= s!11 t!0)))
  (=> (<= t!0 t!11) (<= t!0 s!11))
  (=> (= 8 rf!11) (and (<= t!8 t!11) (= (bvadd v!8 (_ bv1 32)) v!12) (= s!11 t!8)))
  (=> (<= t!8 t!11) (<= t!8 s!11))
  (=> (= 12 rf!11) (and (<= t!12 t!11) (= (bvadd v!12 (_ bv1 32)) v!12) (= s!11 t!12)))
  (=> (<= t!12 t!11) (<= t!12 s!11))
  (=> (= 16 rf!11) (and (<= t!16 t!11) (= (bvadd v!16 (_ bv1 32)) v!12) (= s!11 t!16)))
  (=> (<= t!16 t!11) (<= t!16 s!11))
  (or (= 16 rf!11) (= 12 rf!11) (= 8 rf!11) (= 0 rf!11))
  (=> (= 0 rf!15) (and (<= t!0 t!15) (= (_ bv0 32) v!16) (= s!15 t!0)))
  (=> (<= t!0 t!15) (<= t!0 s!15))
  (=> (= 8 rf!15) (and (<= t!8 t!15) (= (bvadd v!8 (_ bv1 32)) v!16) (= s!15 t!8)))
  (=> (<= t!8 t!15) (<= t!8 s!15))
  (=> (= 12 rf!15) (and (<= t!12 t!15) (= (bvadd v!12 (_ bv1 32)) v!16) (= s!15 t!12)))
  (=> (<= t!12 t!15) (<= t!12 s!15))
  (=> (= 16 rf!15) (and (<= t!16 t!15) (= (bvadd v!16 (_ bv1 32)) v!16) (= s!15 t!16)))
  (=> (<= t!16 t!15) (<= t!16 s!15))
  (or (= 16 rf!15) (= 12 rf!15)(= 8 rf!15) (= 0 rf!15))))

(assert (and (distinct t!1 t!4) (distinct t!0 t!8 t!12 t!16)))

(check-sat)
