always @(posedge clk) begin
    if (load)
        q <= data;
    else begin
        case (ena)
            2'b01: q <= {q[0], q[99:1]}; // rotate right
            2'b10: q <= {q[98:0], q[99]}; // rotate left
            default: q <= q; // no rotation
        endcase
    end
end
endmodule