{"lc": 1, "type": "constructor", "id": ["langchain", "schema", "document", "Document"], "kwargs": {"metadata": {"source": "/home/guanzhideng145/research/ip_portal/patent_kg/patents/737-US20210135731(Pending) re (Done on website already).pdf"}, "page_content": "[0023] In an embodiment of the second aspect, the process time includes a sampling time period of an analogue-to- digital converter (ADC) at the wireless signal receiver.\n\n[0007] In an embodiment of the first aspect, the process time includes a time period defined by a symbol rate at the receiver end.\n\n[0024] In an embodiment of the second aspect, the pre- coder device is a trailing-zero analogue precoder.\n\n[0008] In an embodiment of the first aspect, the process time includes a sampling time period of an analogue-to- digital converter (ADC) at the receiver end.\n\n[0025] In an embodiment of the second aspect, the pre- coder device further comprising a universal precoder and a plurality of analogue permutation switches both arranged to process each of the plurality of sub-channels in the signal at the wireless signal transmitter.\n\n[0009] In an embodiment of the first aspect, the precoder device is a trailing-zero analogue precoder.\n\n[0010] In an embodiment of the first aspect, the precoder device further comprises a universal precoder and a plurality analogue permutation switches both arranged to process each of the plurality of sub-channels in the signal at the transmitter end.\n\n[0026] In an embodiment of the second aspect, the pre- coder device is an arbitrary linear precoder.\n\n[0027] In an embodiment of the second aspect, the delay element includes an analogue delay element.\n\n[0028] In an embodiment of the second aspect, the delay element includes an analogue delay-line.\n\n[0011] In an embodiment of the first aspect, the precoder is represented as: G(z)=M-C-U(z), wherein: U(z) is a linear precoding matrix with dimensions of KxK, where K denotes total number of sub-channel of the signal; C is a rectan- gular matrix with dimensions of PxK, where P denotes\n\n[0029] In an embodiment of the second aspect, the logue delay-line includes a plurality of printed circuit board connected with each of the sub-channels.\n\ntal\n\nof\n\na\n\na\n\na\n\nsquare\n\ndelay\n\nIn", "type": "Document"}}