=====
SETUP
12.521
9.411
21.932
clk_ibuf
0.000
2.088
UART_TX_BLOCK/cSymbolCycles_1_s0
2.332
2.790
UART_TX_BLOCK/n98_s5
4.094
5.193
UART_TX_BLOCK/n98_s3
5.721
6.820
UART_TX_BLOCK/shiftRegNext_0_s2
7.315
7.941
UART_TX_BLOCK/shiftReg_0_s1
9.411
=====
SETUP
12.656
9.276
21.932
clk_ibuf
0.000
2.088
UART_TX_BLOCK/cSymbolCycles_1_s0
2.332
2.790
UART_TX_BLOCK/n98_s5
4.094
5.193
UART_TX_BLOCK/n51_s4
6.546
7.172
UART_TX_BLOCK/n45_s2
8.177
9.276
UART_TX_BLOCK/cSymbolCycles_6_s0
9.276
=====
SETUP
12.719
9.213
21.932
clk_ibuf
0.000
2.088
UART_TX_BLOCK/cSymbolCycles_1_s0
2.332
2.790
UART_TX_BLOCK/n98_s5
4.094
5.193
UART_TX_BLOCK/n51_s4
6.546
7.172
UART_TX_BLOCK/n48_s2
8.181
9.213
UART_TX_BLOCK/cSymbolCycles_3_s0
9.213
=====
SETUP
13.117
8.815
21.932
clk_ibuf
0.000
2.088
UART_TX_BLOCK/cSymbolCycles_1_s0
2.332
2.790
UART_TX_BLOCK/n98_s5
4.094
5.193
UART_TX_BLOCK/n51_s4
6.546
7.172
UART_TX_BLOCK/n44_s2
7.993
8.815
UART_TX_BLOCK/cSymbolCycles_7_s0
8.815
=====
SETUP
13.141
8.791
21.932
clk_ibuf
0.000
2.088
UART_TX_BLOCK/cSymbolCycles_1_s0
2.332
2.790
UART_TX_BLOCK/n98_s5
4.094
5.193
UART_TX_BLOCK/n51_s4
6.546
7.172
UART_TX_BLOCK/n50_s2
7.692
8.791
UART_TX_BLOCK/cSymbolCycles_1_s0
8.791
=====
SETUP
13.203
8.729
21.932
clk_ibuf
0.000
2.088
UART_TX_BLOCK/cSymbolCycles_1_s0
2.332
2.790
UART_TX_BLOCK/n98_s5
4.094
5.193
UART_TX_BLOCK/n98_s3
5.721
6.820
UART_TX_BLOCK/n97_s2
7.630
8.729
UART_TX_BLOCK/shiftReg_8_s0
8.729
=====
SETUP
13.208
8.724
21.932
clk_ibuf
0.000
2.088
UART_TX_BLOCK/cSymbolCycles_1_s0
2.332
2.790
UART_TX_BLOCK/n98_s5
4.094
5.193
UART_TX_BLOCK/n51_s4
6.546
7.172
UART_TX_BLOCK/n47_s2
7.692
8.724
UART_TX_BLOCK/cSymbolCycles_4_s0
8.724
=====
SETUP
13.208
8.724
21.932
clk_ibuf
0.000
2.088
UART_TX_BLOCK/cSymbolCycles_1_s0
2.332
2.790
UART_TX_BLOCK/n98_s5
4.094
5.193
UART_TX_BLOCK/n51_s4
6.546
7.172
UART_TX_BLOCK/n46_s2
7.692
8.724
UART_TX_BLOCK/cSymbolCycles_5_s0
8.724
=====
SETUP
13.594
8.695
22.289
clk_ibuf
0.000
2.088
UART_TX_BLOCK/cSymbolCycles_1_s0
2.332
2.790
UART_TX_BLOCK/n98_s5
4.094
5.193
UART_TX_BLOCK/shiftReg_0_s4
6.515
7.541
UART_TX_BLOCK/shiftReg_0_s1
8.695
=====
SETUP
13.706
8.226
21.932
clk_ibuf
0.000
2.088
UART_TX_BLOCK/cSymbolCycles_1_s0
2.332
2.790
UART_TX_BLOCK/n98_s5
4.094
5.193
UART_TX_BLOCK/n51_s4
6.546
7.172
UART_TX_BLOCK/n49_s4
7.194
8.226
UART_TX_BLOCK/cSymbolCycles_2_s0
8.226
=====
SETUP
13.710
8.222
21.932
clk_ibuf
0.000
2.088
UART_TX_BLOCK/cSymbolCycles_1_s0
2.332
2.790
UART_TX_BLOCK/n98_s5
4.094
5.193
UART_TX_BLOCK/n51_s4
6.546
7.171
UART_TX_BLOCK/n51_s3
7.596
8.222
UART_TX_BLOCK/cSymbolCycles_0_s0
8.222
=====
SETUP
13.809
8.480
22.289
clk_ibuf
0.000
2.088
UART_RX_BLOCK/cSymbolCycles_4_s0
2.332
2.790
UART_RX_BLOCK/n10_s2
3.948
4.980
UART_RX_BLOCK/n10_s0
4.985
6.084
UART_RX_BLOCK/eCFramer_s3
6.893
7.695
UART_RX_BLOCK/eCFramer_s1
8.480
=====
SETUP
14.205
7.727
21.932
clk_ibuf
0.000
2.088
UART_RX_BLOCK/cSymbolCycles_3_s0
2.332
2.790
UART_RX_BLOCK/n43_s3
3.618
4.440
UART_RX_BLOCK/n40_s3
5.591
6.690
UART_RX_BLOCK/n40_s2
6.695
7.727
UART_RX_BLOCK/cSymbolCycles_7_s0
7.727
=====
SETUP
14.344
7.945
22.289
clk_ibuf
0.000
2.088
UART_RX_BLOCK/cSymbolCycles_0_s0
2.332
2.790
UART_RX_BLOCK/eHalfBit_s1
3.780
4.602
UART_RX_BLOCK/eHalfBit_s0
5.748
6.774
UART_RX_BLOCK/shiftReg_2_s0
7.945
=====
SETUP
14.344
7.945
22.289
clk_ibuf
0.000
2.088
UART_RX_BLOCK/cSymbolCycles_0_s0
2.332
2.790
UART_RX_BLOCK/eHalfBit_s1
3.780
4.602
UART_RX_BLOCK/eHalfBit_s0
5.748
6.774
UART_RX_BLOCK/shiftReg_3_s0
7.945
=====
SETUP
14.344
7.945
22.289
clk_ibuf
0.000
2.088
UART_RX_BLOCK/cSymbolCycles_0_s0
2.332
2.790
UART_RX_BLOCK/eHalfBit_s1
3.780
4.602
UART_RX_BLOCK/eHalfBit_s0
5.748
6.774
UART_RX_BLOCK/shiftReg_4_s0
7.945
=====
SETUP
14.344
7.945
22.289
clk_ibuf
0.000
2.088
UART_RX_BLOCK/cSymbolCycles_0_s0
2.332
2.790
UART_RX_BLOCK/eHalfBit_s1
3.780
4.602
UART_RX_BLOCK/eHalfBit_s0
5.748
6.774
UART_RX_BLOCK/shiftReg_5_s0
7.945
=====
SETUP
14.344
7.945
22.289
clk_ibuf
0.000
2.088
UART_RX_BLOCK/cSymbolCycles_0_s0
2.332
2.790
UART_RX_BLOCK/eHalfBit_s1
3.780
4.602
UART_RX_BLOCK/eHalfBit_s0
5.748
6.774
UART_RX_BLOCK/shiftReg_6_s0
7.945
=====
SETUP
14.413
7.519
21.932
clk_ibuf
0.000
2.088
UART_RX_BLOCK/cSymbolCycles_4_s0
2.332
2.790
UART_RX_BLOCK/n10_s2
3.948
4.980
UART_RX_BLOCK/n10_s0
4.985
6.084
UART_RX_BLOCK/eCFramer_s1
7.519
=====
SETUP
14.430
7.502
21.932
clk_ibuf
0.000
2.088
UART_RX_BLOCK/cSymbolCycles_0_s0
2.332
2.790
UART_RX_BLOCK/eHalfBit_s1
3.780
4.602
UART_RX_BLOCK/n40_s4
5.412
6.037
UART_RX_BLOCK/n46_s2
6.470
7.502
UART_RX_BLOCK/cSymbolCycles_1_s0
7.502
=====
SETUP
14.430
7.502
21.932
clk_ibuf
0.000
2.088
UART_RX_BLOCK/cSymbolCycles_0_s0
2.332
2.790
UART_RX_BLOCK/eHalfBit_s1
3.780
4.602
UART_RX_BLOCK/n40_s4
5.412
6.037
UART_RX_BLOCK/n44_s2
6.470
7.502
UART_RX_BLOCK/cSymbolCycles_3_s0
7.502
=====
SETUP
14.430
7.502
21.932
clk_ibuf
0.000
2.088
UART_RX_BLOCK/cSymbolCycles_0_s0
2.332
2.790
UART_RX_BLOCK/eHalfBit_s1
3.780
4.602
UART_RX_BLOCK/n40_s4
5.412
6.037
UART_RX_BLOCK/n43_s2
6.470
7.502
UART_RX_BLOCK/cSymbolCycles_4_s0
7.502
=====
SETUP
14.436
7.853
22.289
clk_ibuf
0.000
2.088
UART_RX_BLOCK/cSymbolCycles_0_s0
2.332
2.790
UART_RX_BLOCK/eHalfBit_s1
3.780
4.602
UART_RX_BLOCK/eHalfBit_s0
5.748
6.774
UART_RX_BLOCK/shiftReg_7_s0
7.853
=====
SETUP
14.561
7.371
21.932
clk_ibuf
0.000
2.088
UART_RX_BLOCK/cSymbolCycles_0_s0
2.332
2.790
UART_RX_BLOCK/eHalfBit_s1
3.780
4.602
UART_RX_BLOCK/n40_s4
5.412
6.038
UART_RX_BLOCK/n41_s2
6.549
7.371
UART_RX_BLOCK/cSymbolCycles_6_s0
7.371
=====
SETUP
14.564
7.368
21.932
clk_ibuf
0.000
2.088
UART_TX_BLOCK/cSymbolCycles_1_s0
2.332
2.790
UART_TX_BLOCK/n98_s5
4.094
5.193
UART_TX_BLOCK/n104_s2
6.546
7.368
UART_TX_BLOCK/shiftReg_1_s0
7.368
=====
HOLD
0.708
2.284
1.577
clk_ibuf
0.000
1.392
UART_TX_BLOCK/cSymbolCycles_6_s0
1.577
1.910
UART_TX_BLOCK/n45_s2
1.912
2.284
UART_TX_BLOCK/cSymbolCycles_6_s0
2.284
=====
HOLD
0.708
2.284
1.577
clk_ibuf
0.000
1.392
UART_RX_BLOCK/cFrameSymbols_2_s1
1.577
1.910
UART_RX_BLOCK/n61_s1
1.912
2.284
UART_RX_BLOCK/cFrameSymbols_2_s1
2.284
=====
HOLD
0.709
2.285
1.577
clk_ibuf
0.000
1.392
UART_TX_BLOCK/cSymbolCycles_4_s0
1.577
1.910
UART_TX_BLOCK/n47_s2
1.913
2.285
UART_TX_BLOCK/cSymbolCycles_4_s0
2.285
=====
HOLD
0.709
2.285
1.577
clk_ibuf
0.000
1.392
UART_RX_BLOCK/cFrameSymbols_0_s1
1.577
1.910
UART_RX_BLOCK/n63_s1
1.913
2.285
UART_RX_BLOCK/cFrameSymbols_0_s1
2.285
=====
HOLD
0.710
2.287
1.577
clk_ibuf
0.000
1.392
UART_RX_BLOCK/cSymbolCycles_0_s0
1.577
1.910
UART_RX_BLOCK/n47_s3
1.915
2.287
UART_RX_BLOCK/cSymbolCycles_0_s0
2.287
=====
HOLD
0.710
2.287
1.577
clk_ibuf
0.000
1.392
UART_RX_BLOCK/cSymbolCycles_1_s0
1.577
1.910
UART_RX_BLOCK/n46_s2
1.915
2.287
UART_RX_BLOCK/cSymbolCycles_1_s0
2.287
=====
HOLD
0.710
2.287
1.577
clk_ibuf
0.000
1.392
UART_RX_BLOCK/cSymbolCycles_2_s0
1.577
1.910
UART_RX_BLOCK/n45_s3
1.915
2.287
UART_RX_BLOCK/cSymbolCycles_2_s0
2.287
=====
HOLD
0.710
2.287
1.577
clk_ibuf
0.000
1.392
UART_RX_BLOCK/cSymbolCycles_4_s0
1.577
1.910
UART_RX_BLOCK/n43_s2
1.915
2.287
UART_RX_BLOCK/cSymbolCycles_4_s0
2.287
=====
HOLD
0.892
2.468
1.577
clk_ibuf
0.000
1.392
UART_TX_BLOCK/shiftReg_8_s0
1.577
1.910
UART_TX_BLOCK/n97_s2
1.912
2.468
UART_TX_BLOCK/shiftReg_8_s0
2.468
=====
HOLD
0.894
2.471
1.577
clk_ibuf
0.000
1.392
UART_RX_BLOCK/cSymbolCycles_7_s0
1.577
1.910
UART_RX_BLOCK/n40_s2
1.915
2.471
UART_RX_BLOCK/cSymbolCycles_7_s0
2.471
=====
HOLD
0.895
2.472
1.577
clk_ibuf
0.000
1.392
UART_TX_BLOCK/cSymbolCycles_1_s0
1.577
1.910
UART_TX_BLOCK/n50_s2
1.916
2.472
UART_TX_BLOCK/cSymbolCycles_1_s0
2.472
=====
HOLD
0.897
2.486
1.589
clk_ibuf
0.000
1.392
UART_RX_BLOCK/eCFramer_s1
1.577
1.910
UART_TX_BLOCK/startr_s0
2.486
=====
HOLD
0.937
2.513
1.577
clk_ibuf
0.000
1.392
UART_RX_BLOCK/shiftReg_9_s0
1.577
1.910
UART_RX_BLOCK/shiftReg_8_s0
2.513
=====
HOLD
0.943
2.520
1.577
clk_ibuf
0.000
1.392
UART_RX_BLOCK/shiftReg_3_s0
1.577
1.910
UART_RX_BLOCK/shiftReg_2_s0
2.520
=====
HOLD
0.943
2.520
1.577
clk_ibuf
0.000
1.392
UART_RX_BLOCK/shiftReg_7_s0
1.577
1.910
UART_RX_BLOCK/shiftReg_6_s0
2.520
=====
HOLD
0.943
2.520
1.577
clk_ibuf
0.000
1.392
UART_TX_BLOCK/cSymbolCycles_4_s0
1.577
1.910
UART_TX_BLOCK/n46_s2
2.148
2.520
UART_TX_BLOCK/cSymbolCycles_5_s0
2.520
=====
HOLD
0.943
2.520
1.577
clk_ibuf
0.000
1.392
UART_RX_BLOCK/cSymbolCycles_5_s0
1.577
1.910
UART_RX_BLOCK/n42_s3
2.148
2.520
UART_RX_BLOCK/cSymbolCycles_5_s0
2.520
=====
HOLD
0.943
2.520
1.577
clk_ibuf
0.000
1.392
UART_RX_BLOCK/cSymbolCycles_5_s0
1.577
1.910
UART_RX_BLOCK/n41_s2
2.148
2.520
UART_RX_BLOCK/cSymbolCycles_6_s0
2.520
=====
HOLD
0.944
2.520
1.577
clk_ibuf
0.000
1.392
UART_RX_BLOCK/shiftReg_5_s0
1.577
1.910
UART_RX_BLOCK/shiftReg_4_s0
2.520
=====
HOLD
0.957
2.534
1.577
clk_ibuf
0.000
1.392
UART_RX_BLOCK/shiftReg_4_s0
1.577
1.910
UART_RX_BLOCK/shiftReg_3_s0
2.534
=====
HOLD
0.962
2.539
1.577
clk_ibuf
0.000
1.392
UART_RX_BLOCK/shiftReg_6_s0
1.577
1.910
UART_RX_BLOCK/shiftReg_5_s0
2.539
=====
HOLD
1.060
2.636
1.577
clk_ibuf
0.000
1.392
UART_TX_BLOCK/cSymbolCycles_2_s0
1.577
1.910
UART_TX_BLOCK/n49_s4
1.912
2.636
UART_TX_BLOCK/cSymbolCycles_2_s0
2.636
=====
HOLD
1.061
2.637
1.577
clk_ibuf
0.000
1.392
UART_TX_BLOCK/cSymbolCycles_0_s0
1.577
1.910
UART_TX_BLOCK/n51_s3
1.913
2.637
UART_TX_BLOCK/cSymbolCycles_0_s0
2.637
=====
HOLD
1.061
2.637
1.577
clk_ibuf
0.000
1.392
UART_RX_BLOCK/cFrameSymbols_1_s1
1.577
1.910
UART_RX_BLOCK/n62_s1
1.913
2.637
UART_RX_BLOCK/cFrameSymbols_1_s1
2.637
=====
HOLD
1.061
2.637
1.577
clk_ibuf
0.000
1.392
UART_RX_BLOCK/cSymbolCycles_3_s0
1.577
1.910
UART_RX_BLOCK/n44_s2
1.913
2.637
UART_RX_BLOCK/cSymbolCycles_3_s0
2.637
