#ifndef SimTop_H
#define SimTop_H
#include <am.h>
#include <klib.h>
#include <klib-macros.h>
#include "util.h"
#include "uint.h"

#define likely(x) __builtin_expect(!!(x), 1)
#define unlikely(x) __builtin_expect(!!(x), 0)
#define UINT_CONCAT2(_2, _1) (((uint128_t)_2 << 64) | ((uint128_t)_1 << 0))

class SSimTop {
public:
uint64_t cycles = 0;
SSimTop() {
activateAll();
soc$xbar$state = 0;
soc$xbar$_T_14 = 0;
soc$xbar$inputArb$lockIdx = 0;
soc$xbar$inputArb$lockCount_value = 0;
soc$xbar$inputArb$locked = 0;
soc$xbar$inflightSrc = 0;
soc$plic_io_in_bridge$wen = 0;
soc$plic_io_in_bridge$wAck = 0;
soc$plic_io_in_bridge$awAck = 0;
soc$plic$w_busy = 0;
soc$plic$_io_in_aw_ready_T = 0;
soc$plic$threshold_0 = 0;
soc$plic$r_busy = 0;
soc$plic$priority_0 = 0;
soc$plic$pending_0_9 = 0;
soc$plic$pending_0_8 = 0;
soc$plic$pending_0_7 = 0;
soc$plic$pending_0_6 = 0;
soc$plic$pending_0_5 = 0;
soc$plic$pending_0_4 = 0;
soc$plic$pending_0_31 = 0;
soc$plic$pending_0_30 = 0;
soc$plic$pending_0_3 = 0;
soc$plic$pending_0_29 = 0;
soc$plic$pending_0_28 = 0;
soc$plic$pending_0_27 = 0;
soc$plic$pending_0_26 = 0;
soc$plic$pending_0_25 = 0;
soc$plic$pending_0_24 = 0;
soc$plic$pending_0_23 = 0;
soc$plic$pending_0_22 = 0;
soc$plic$pending_0_21 = 0;
soc$plic$pending_0_20 = 0;
soc$plic$pending_0_2 = 0;
soc$plic$pending_0_19 = 0;
soc$plic$pending_0_18 = 0;
soc$plic$pending_0_17 = 0;
soc$plic$pending_0_16 = 0;
soc$plic$pending_0_15 = 0;
soc$plic$pending_0_14 = 0;
soc$plic$pending_0_13 = 0;
soc$plic$pending_0_12 = 0;
soc$plic$pending_0_11 = 0;
soc$plic$pending_0_10 = 0;
soc$plic$pending_0_1 = 0;
soc$plic$pending_0_0 = 0;
soc$plic$io_in_r_valid_r = 0;
soc$plic$io_in_b_valid_r = 0;
soc$plic$inHandle_1 = 0;
soc$plic$enable_0_0 = 0;
soc$plic$claimCompletion_0 = 0;
soc$plic$_io_extra_meip_0_T = 0;
soc$nutcore$ringBufferTail = 0;
soc$nutcore$ringBufferHead = 0;
soc$nutcore$_T_3 = 0;
soc$nutcore$_T_1 = 0;
soc$nutcore$_backend_io_in_0_valid_T = 0;
soc$nutcore$mmioXbar$state = 0;
soc$nutcore$mmioXbar$_T_14 = 0;
soc$nutcore$mmioXbar$inputArb$lockIdx = 0;
soc$nutcore$mmioXbar$inputArb$lockCount_value = 0;
soc$nutcore$mmioXbar$inputArb$locked = 0;
soc$nutcore$mmioXbar$inflightSrc = 0;
soc$nutcore$itlb$valid = 0;
soc$nutcore$itlb$tlbExec_io_in_bits_r_wmask = 0;
soc$nutcore$itlb$tlbExec_io_in_bits_r_wdata = 0;
soc$nutcore$itlb$tlbExec_io_in_bits_r_user = 0;
soc$nutcore$itlb$tlbExec_io_in_bits_r_size = 0;
soc$nutcore$itlb$tlbExec_io_in_bits_r_cmd = 0;
soc$nutcore$itlb$tlbExec$_updateData_T = 0;
soc$nutcore$itlb$tlbExec_io_in_bits_r_addr = 0;
soc$nutcore$itlb$tlbExec$_vpn_T_4 = 0;
soc$nutcore$itlb$tlbExec$_vpn_T_3 = 0;
soc$nutcore$itlb$tlbExec$_vpn_T_2 = 0;
soc$nutcore$itlb$tlbExec$_hitVec_T_75 = 0;
soc$nutcore$itlb$tlbExec$REG_3$NEXT = 0;
soc$nutcore$itlb$tlbExec$REG_1$NEXT = 0;
soc$nutcore$itlb$tlbExec$victimWaymask_lfsr = 0;
soc$nutcore$itlb$tlbExec$state = 0;
soc$nutcore$itlb$tlbExec$io_mem_req_bits_cmd = 0;
soc$nutcore$itlb$tlbExec$_T_9 = 0;
soc$nutcore$itlb$tlbExec$_T_41 = 0;
soc$nutcore$itlb$tlbExec$_T_4 = 0;
soc$nutcore$itlb$tlbExec$_T_39 = 0;
soc$nutcore$itlb$tlbExec$_T_11 = 0;
soc$nutcore$itlb$tlbExec$raddr = 0;
soc$nutcore$itlb$tlbExec$needFlush = 0;
soc$nutcore$itlb$tlbExec$missMaskStore = 0;
soc$nutcore$itlb$tlbExec$missIPF = 0;
soc$nutcore$itlb$tlbExec$memRespStore = 0;
soc$nutcore$itlb$tlbExec$level = 0;
soc$nutcore$itlb$tlbExec$_T_37 = 0;
soc$nutcore$itlb$tlbExec$hitWBStore = 0;
soc$nutcore$itlb$tlbExec$c_9 = 0;
soc$nutcore$itlb$tlbExec$c_8 = 0;
soc$nutcore$itlb$tlbExec$c_7 = 0;
soc$nutcore$itlb$tlbExec$c_6 = 0;
soc$nutcore$itlb$tlbExec$c_5 = 0;
soc$nutcore$itlb$tlbExec$c_4 = 0;
soc$nutcore$itlb$tlbExec$c_11 = 0;
soc$nutcore$itlb$tlbExec$c_10 = 0;
soc$nutcore$itlb$tlbExec$c = 0;
soc$nutcore$itlb$tlbExec$alreadyOutFire = 0;
soc$nutcore$itlb$tlbExec$REG_8 = 0;
soc$nutcore$itlb$tlbExec$REG_7 = 0;
soc$nutcore$itlb$tlbExec$REG_6 = 0;
soc$nutcore$itlb$tlbExec$REG_5 = 0;
soc$nutcore$itlb$tlbExec$REG_4 = 0;
soc$nutcore$itlb$tlbExec$REG_3 = 0;
soc$nutcore$itlb$tlbExec$io_mdWrite_wdata$93_0 = 0;
soc$nutcore$itlb$tlbExec$io_mdWrite_wdata$120_94 = 0;
soc$nutcore$itlb$tlbExec$REG_2 = 0;
soc$nutcore$itlb$tlbExec$REG = 0;
soc$nutcore$itlb$r_3 = 0;
soc$nutcore$itlb$r_2 = 0;
soc$nutcore$itlb$r_1 = 0;
soc$nutcore$itlb$r_0 = 0;
soc$nutcore$itlb$mdTLB$tlbmd_0_3 = 0;
soc$nutcore$itlb$mdTLB$tlbmd_0_2 = 0;
soc$nutcore$itlb$mdTLB$tlbmd_0_1 = 0;
soc$nutcore$itlb$mdTLB$tlbmd_0_0 = 0;
soc$nutcore$itlb$mdTLB$resetState = 0;
soc$nutcore$itlb$mdTLB$_io_ready_T = 0;
soc$nutcore$itlb$mdTLB$wen = 0;
soc$nutcore$itlb$mdTLB$dataword = 0;
soc$nutcore$itlb$mdTLB$waymask = 0;
soc$nutcore$itlb$c_3 = 0;
soc$nutcore$itlb$c_2 = 0;
soc$nutcore$itlb$c_1 = 0;
soc$nutcore$itlb$c = 0;
soc$nutcore$io_imem_cache$valid_1 = 0;
soc$nutcore$io_imem_cache$valid = 0;
soc$nutcore$io_imem_cache$_io_empty_T_2 = 0;
soc$nutcore$io_imem_cache$s3_io_in_bits_r_waymask = 0;
soc$nutcore$io_imem_cache$s3$_meta_T_3 = 0;
soc$nutcore$io_imem_cache$s3$_meta_T_2 = 0;
soc$nutcore$io_imem_cache$s3$_meta_T_1 = 0;
soc$nutcore$io_imem_cache$s3$_meta_T = 0;
soc$nutcore$io_imem_cache$s3_io_in_bits_r_req_wmask = 0;
soc$nutcore$io_imem_cache$s3_io_in_bits_r_req_wdata = 0;
soc$nutcore$io_imem_cache$s3_io_in_bits_r_req_user = 0;
soc$nutcore$io_imem_cache$s3_io_in_bits_r_req_size = 0;
soc$nutcore$io_imem_cache$s3_io_in_bits_r_req_cmd = 0;
soc$nutcore$io_imem_cache$s3$_io_out_valid_T_18 = 0;
soc$nutcore$io_imem_cache$s3$io_out_bits_cmd = 0;
soc$nutcore$io_imem_cache$s3_io_in_bits_r_req_addr = 0;
soc$nutcore$io_imem_cache$s3$_metaRefillWriteBus_T_7 = 0;
soc$nutcore$io_imem_cache$s3$_addr_T_3 = 0;
soc$nutcore$io_imem_cache$s3$_addr_T_2 = 0;
soc$nutcore$io_imem_cache$s3$_addr_T_1 = 0;
soc$nutcore$io_imem_cache$s3_io_in_bits_r_mmio = 0;
soc$nutcore$io_imem_cache$s3$mmio = 0;
soc$nutcore$io_imem_cache$s3_io_in_bits_r_metas_3_valid = 0;
soc$nutcore$io_imem_cache$s3_io_in_bits_r_metas_3_tag = 0;
soc$nutcore$io_imem_cache$s3_io_in_bits_r_metas_3_dirty = 0;
soc$nutcore$io_imem_cache$s3_io_in_bits_r_metas_2_valid = 0;
soc$nutcore$io_imem_cache$s3_io_in_bits_r_metas_2_tag = 0;
soc$nutcore$io_imem_cache$s3_io_in_bits_r_metas_2_dirty = 0;
soc$nutcore$io_imem_cache$s3_io_in_bits_r_metas_1_valid = 0;
soc$nutcore$io_imem_cache$s3_io_in_bits_r_metas_1_tag = 0;
soc$nutcore$io_imem_cache$s3_io_in_bits_r_metas_1_dirty = 0;
soc$nutcore$io_imem_cache$s3_io_in_bits_r_metas_0_valid = 0;
soc$nutcore$io_imem_cache$s3_io_in_bits_r_metas_0_tag = 0;
soc$nutcore$io_imem_cache$s3$_meta_T_24 = 0;
soc$nutcore$io_imem_cache$s3_io_in_bits_r_metas_0_dirty = 0;
soc$nutcore$io_imem_cache$s3_io_in_bits_r_isForwardData = 0;
soc$nutcore$io_imem_cache$s3_io_in_bits_r_hit = 0;
soc$nutcore$io_imem_cache$s3$hit = 0;
soc$nutcore$io_imem_cache$s3$miss = 0;
soc$nutcore$io_imem_cache$s3$hitWrite = 0;
soc$nutcore$io_imem_cache$s3$hitReadBurst = 0;
soc$nutcore$io_imem_cache$s3$metaHitWriteBus_x5 = 0;
soc$nutcore$io_imem_cache$s3$metaWriteArb$_GEN_5 = 0;
soc$nutcore$io_imem_cache$s3$metaWriteArb$_GEN_2 = 0;
soc$nutcore$io_imem_cache$s3$metaWriteArb$_GEN_1 = 0;
soc$nutcore$io_imem_cache$s3$dataWriteArb$_GEN_3 = 0;
soc$nutcore$io_imem_cache$s3$_T_1 = 0;
soc$nutcore$io_imem_cache$s3_io_in_bits_r_forwardData_waymask = 0;
soc$nutcore$io_imem_cache$s3$useForwardData = 0;
soc$nutcore$io_imem_cache$s3_io_in_bits_r_forwardData_data_data = 0;
soc$nutcore$io_imem_cache$s3_io_in_bits_r_datas_3_data = 0;
soc$nutcore$io_imem_cache$s3_io_in_bits_r_datas_2_data = 0;
soc$nutcore$io_imem_cache$s3_io_in_bits_r_datas_1_data = 0;
soc$nutcore$io_imem_cache$s3_io_in_bits_r_datas_0_data = 0;
soc$nutcore$io_imem_cache$s3$_dataReadArray_T_10 = 0;
soc$nutcore$io_imem_cache$s3$dataRead = 0;
soc$nutcore$io_imem_cache$s3$writeL2BeatCnt_value = 0;
soc$nutcore$io_imem_cache$s3$dataHitWriteBus_x3 = 0;
soc$nutcore$io_imem_cache$s3$writeBeatCnt_value = 0;
soc$nutcore$io_imem_cache$s3$state2 = 0;
soc$nutcore$io_imem_cache$s3$_respToL1Last_T_2 = 0;
soc$nutcore$io_imem_cache$s3$_dataWay_T = 0;
soc$nutcore$io_imem_cache$s3$state = 0;
soc$nutcore$io_imem_cache$s3$_respToL1Last_T_1 = 0;
soc$nutcore$io_imem_cache$s3$_io_mmio_req_valid_T = 0;
soc$nutcore$io_imem_cache$s3$_T_58 = 0;
soc$nutcore$io_imem_cache$s3$_T_54 = 0;
soc$nutcore$io_imem_cache$s3$_T_52 = 0;
soc$nutcore$io_imem_cache$s3$_T_44 = 0;
soc$nutcore$io_imem_cache$s3$_T_42 = 0;
soc$nutcore$io_imem_cache$s3$_T_40 = 0;
soc$nutcore$io_imem_cache$s3$_T_34 = 0;
soc$nutcore$io_imem_cache$s3$_respToL1Last_T_3 = 0;
soc$nutcore$io_imem_cache$s3$_io_mem_req_valid_T_4 = 0;
soc$nutcore$io_imem_cache$s3$_T_18 = 0;
soc$nutcore$mmioXbar$inputArb$_GEN_14 = 0;
soc$nutcore$io_imem_cache$s3$io_mem_req_bits_cmd = 0;
soc$cohMg$_reqLatch_T_1 = 0;
soc$cohMg$_reqLatch_T_2 = 0;
soc$cohMg$_reqLatch_T_5 = 0;
soc$cohMg$_T_10 = 0;
soc$nutcore$io_imem_cache$s3$_T_32 = 0;
soc$nutcore$io_imem_cache$s3$respToL1Last_c_value = 0;
soc$nutcore$io_imem_cache$s3$readBeatCnt_value = 0;
soc$nutcore$io_imem_cache$s3$dataWriteArb$_GEN_1 = 0;
soc$nutcore$io_imem_cache$s3$needFlush = 0;
soc$nutcore$io_imem_cache$s3$inRdataRegDemand = 0;
soc$nutcore$io_imem_cache$s3$_io_out_bits_rdata_T = 0;
soc$nutcore$io_imem_cache$s3$dataWay_3_data = 0;
soc$nutcore$io_imem_cache$s3$dataWay_2_data = 0;
soc$nutcore$io_imem_cache$s3$dataWay_1_data = 0;
soc$nutcore$io_imem_cache$s3$dataWay_0_data = 0;
soc$nutcore$io_imem_cache$s3$_dataHitWay_T_10 = 0;
soc$nutcore$io_imem_cache$s3$c_9 = 0;
soc$nutcore$io_imem_cache$s3$c_8 = 0;
soc$nutcore$io_imem_cache$s3$c_7 = 0;
soc$nutcore$io_imem_cache$s3$c_6 = 0;
soc$nutcore$io_imem_cache$s3$c_5 = 0;
soc$nutcore$io_imem_cache$s3$c_4 = 0;
soc$nutcore$io_imem_cache$s3$c_3 = 0;
soc$nutcore$io_imem_cache$s3$c_2 = 0;
soc$nutcore$io_imem_cache$s3$c_11 = 0;
soc$nutcore$io_imem_cache$s3$c_10 = 0;
soc$nutcore$io_imem_cache$s3$c_1 = 0;
soc$nutcore$io_imem_cache$s3$c = 0;
soc$nutcore$io_imem_cache$s3$alreadyOutFire = 0;
soc$nutcore$io_imem_cache$s3$afterFirstRead = 0;
soc$nutcore$io_imem_cache$s2_io_in_bits_r_req_wmask = 0;
soc$nutcore$io_imem_cache$s2_io_in_bits_r_req_wdata = 0;
soc$nutcore$io_imem_cache$s2_io_in_bits_r_req_user = 0;
soc$nutcore$io_imem_cache$s2_io_in_bits_r_req_size = 0;
soc$nutcore$io_imem_cache$s2_io_in_bits_r_req_cmd = 0;
soc$nutcore$io_imem_cache$s2_io_in_bits_r_req_addr = 0;
soc$nutcore$io_imem_cache$s2$_addr_T_3 = 0;
soc$nutcore$io_imem_cache$s2$victimWaymask_lfsr = 0;
soc$nutcore$io_imem_cache$s2$isForwardMetaReg = 0;
soc$nutcore$io_imem_cache$s2$isForwardDataReg = 0;
soc$nutcore$io_imem_cache$s2$forwardMetaReg_waymask = 0;
soc$nutcore$io_imem_cache$s2$forwardMetaReg_data_valid = 0;
soc$nutcore$io_imem_cache$s2$forwardMetaReg_data_tag = 0;
soc$nutcore$io_imem_cache$s2$forwardDataReg_waymask = 0;
soc$nutcore$io_imem_cache$s2$forwardDataReg_data_data = 0;
soc$nutcore$io_imem_cache$s2$c_9 = 0;
soc$nutcore$io_imem_cache$s2$c_8 = 0;
soc$nutcore$io_imem_cache$s2$c_7 = 0;
soc$nutcore$io_imem_cache$s2$c_6 = 0;
soc$nutcore$io_imem_cache$s2$c_5 = 0;
soc$nutcore$io_imem_cache$s2$c_4 = 0;
soc$nutcore$io_imem_cache$s2$c_3 = 0;
soc$nutcore$io_imem_cache$s2$c_2 = 0;
soc$nutcore$io_imem_cache$s2$c_12 = 0;
soc$nutcore$io_imem_cache$s2$c_11 = 0;
soc$nutcore$io_imem_cache$s2$c_10 = 0;
soc$nutcore$io_imem_cache$s2$c_1 = 0;
soc$nutcore$io_imem_cache$s2$c = 0;
soc$nutcore$io_imem_cache$s1$c_1 = 0;
soc$nutcore$io_imem_cache$s1$c = 0;
soc$nutcore$io_imem_cache$metaArray$ram$array_3$rdata_MPORT$$addr$IN = 0;
soc$nutcore$io_imem_cache$metaArray$ram$array_3$rdata_MPORT$$data = 0;
soc$nutcore$io_imem_cache$metaArray$ram$_rdata_T_11 = 0;
soc$nutcore$io_imem_cache$metaArray$ram$array_2$rdata_MPORT$$addr$IN = 0;
soc$nutcore$io_imem_cache$metaArray$ram$array_2$rdata_MPORT$$data = 0;
soc$nutcore$io_imem_cache$metaArray$ram$_rdata_T_8 = 0;
soc$nutcore$io_imem_cache$metaArray$ram$array_1$rdata_MPORT$$addr$IN = 0;
soc$nutcore$io_imem_cache$metaArray$ram$array_1$rdata_MPORT$$data = 0;
soc$nutcore$io_imem_cache$metaArray$ram$_rdata_T_5 = 0;
soc$nutcore$io_imem_cache$metaArray$ram$array_0$rdata_MPORT$$addr$IN = 0;
soc$nutcore$io_imem_cache$metaArray$ram$array_0$rdata_MPORT$$data = 0;
soc$nutcore$io_imem_cache$metaArray$ram$_rdata_T_2 = 0;
soc$nutcore$io_imem_cache$metaArray$ram$_resetState = 0;
soc$nutcore$io_imem_cache$metaArray$ram$wdataword = 0;
soc$nutcore$io_imem_cache$metaArray$ram$waymask = 0;
soc$nutcore$io_imem_cache$metaArray$ram$_resetSet = 0;
soc$nutcore$io_imem_cache$metaArray$ram$setIdx = 0;
soc$nutcore$io_imem_cache$metaArray$r_3_dirty = 0;
soc$nutcore$io_imem_cache$metaArray$r_2_dirty = 0;
soc$nutcore$io_imem_cache$metaArray$r_1_dirty = 0;
soc$nutcore$io_imem_cache$metaArray$r_0_dirty = 0;
soc$nutcore$io_imem_cache$metaArray$REG = 0;
soc$nutcore$io_imem_cache$metaArray$r_3_valid = 0;
soc$nutcore$io_imem_cache$metaArray$_T_1_3_valid = 0;
soc$nutcore$io_imem_cache$metaArray$r_3_tag = 0;
soc$nutcore$io_imem_cache$metaArray$_T_1_3_tag = 0;
soc$nutcore$io_imem_cache$metaArray$r_2_valid = 0;
soc$nutcore$io_imem_cache$metaArray$_T_1_2_valid = 0;
soc$nutcore$io_imem_cache$metaArray$r_2_tag = 0;
soc$nutcore$io_imem_cache$metaArray$_T_1_2_tag = 0;
soc$nutcore$io_imem_cache$metaArray$r_1_valid = 0;
soc$nutcore$io_imem_cache$metaArray$_T_1_1_valid = 0;
soc$nutcore$io_imem_cache$metaArray$r_1_tag = 0;
soc$nutcore$io_imem_cache$metaArray$_T_1_1_tag = 0;
soc$nutcore$io_imem_cache$metaArray$r_0_valid = 0;
soc$nutcore$io_imem_cache$metaArray$_T_1_0_valid = 0;
soc$nutcore$io_imem_cache$metaArray$r_0_tag = 0;
soc$nutcore$io_imem_cache$metaArray$_T_1_0_tag = 0;
soc$nutcore$io_imem_cache$dataArray$ram$array_3$rdata_MPORT$$addr$IN = 0;
soc$nutcore$io_imem_cache$dataArray$ram$array_3$rdata_MPORT$$data = 0;
soc$nutcore$io_imem_cache$dataArray$ram$array_2$rdata_MPORT$$addr$IN = 0;
soc$nutcore$io_imem_cache$dataArray$ram$array_2$rdata_MPORT$$data = 0;
soc$nutcore$io_imem_cache$dataArray$ram$array_1$rdata_MPORT$$addr$IN = 0;
soc$nutcore$io_imem_cache$dataArray$ram$array_1$rdata_MPORT$$data = 0;
soc$nutcore$io_imem_cache$dataArray$ram$array_0$rdata_MPORT$$addr$IN = 0;
soc$nutcore$io_imem_cache$dataArray$ram$array_0$rdata_MPORT$$data = 0;
soc$nutcore$io_imem_cache$dataArray$r__3_data = 0;
soc$nutcore$io_imem_cache$dataArray$r__2_data = 0;
soc$nutcore$io_imem_cache$dataArray$r__1_data = 0;
soc$nutcore$io_imem_cache$dataArray$r__0_data = 0;
soc$nutcore$io_imem_cache$dataArray$r_1_3_data = 0;
soc$nutcore$io_imem_cache$dataArray$r_1_2_data = 0;
soc$nutcore$io_imem_cache$dataArray$r_1_1_data = 0;
soc$nutcore$io_imem_cache$dataArray$r_1_0_data = 0;
soc$nutcore$io_imem_cache$dataArray$REG_1 = 0;
soc$nutcore$io_imem_cache$dataArray$REG = 0;
soc$nutcore$io_imem_cache$c_4 = 0;
soc$nutcore$io_imem_cache$c_3 = 0;
soc$nutcore$io_imem_cache$c_2 = 0;
soc$nutcore$io_imem_cache$c_1 = 0;
soc$nutcore$io_imem_cache$c = 0;
soc$nutcore$io_dmem_cache$valid_1 = 0;
soc$nutcore$io_dmem_cache$valid = 0;
soc$nutcore$io_dmem_cache$s3_io_in_bits_r_waymask = 0;
soc$nutcore$io_dmem_cache$s3$_meta_T_3 = 0;
soc$nutcore$io_dmem_cache$s3$_meta_T_2 = 0;
soc$nutcore$io_dmem_cache$s3$_meta_T_1 = 0;
soc$nutcore$io_dmem_cache$s3$_meta_T = 0;
soc$nutcore$io_dmem_cache$s3_io_in_bits_r_req_wmask = 0;
soc$nutcore$mmioXbar$inputArb$_GEN_9 = 0;
mmio$meipGen$_T_4 = 0;
soc$clint$_T_27 = 0;
soc$clint$_mtimecmp_T_1 = 0;
soc$nutcore$io_dmem_cache$s3_io_in_bits_r_req_wdata = 0;
soc$nutcore$mmioXbar$inputArb$_GEN_11 = 0;
mmio$xbar$io_out_3_req_bits_wdata = 0;
io_uart_out_ch = 0;
soc$clint$_mtimecmp_T = 0;
soc$nutcore$io_dmem_cache$s3_io_in_bits_r_req_size = 0;
soc$nutcore$mmioXbar$inputArb$_GEN_5 = 0;
soc$nutcore$io_dmem_cache$s3_io_in_bits_r_req_cmd = 0;
soc$nutcore$io_dmem_cache$s3$_wordMask_T_1 = 0;
soc$nutcore$io_dmem_cache$s3$io_out_bits_cmd = 0;
soc$nutcore$mmioXbar$inputArb$_GEN_7 = 0;
mmio$dma_io_in_bridge$_wen_T = 0;
mmio$dma_io_in_bridge$_toAXI4Lite_T = 0;
mmio$dma_io_in_bridge$_io_out_ar_valid_T_1 = 0;
mmio$dma_io_in_bridge$_io_out_ar_valid_T_4 = 0;
soc$nutcore$io_dmem_cache$s3$probe = 0;
soc$nutcore$io_dmem_cache$s3_io_in_bits_r_req_addr = 0;
soc$nutcore$io_dmem_cache$s3$_metaRefillWriteBus_T_7 = 0;
soc$nutcore$io_dmem_cache$s3$_addr_T_3 = 0;
soc$nutcore$io_dmem_cache$s3$_addr_T_2 = 0;
soc$nutcore$io_dmem_cache$s3$_addr_T_1 = 0;
soc$nutcore$mmioXbar$inputArb$_GEN_3 = 0;
mmio$xbar$io_out_3_req_bits_addr = 0;
mmio$xbar$_outSelVec_T_3 = 0;
mmio$xbar$_outSelVec_T_2 = 0;
mmio$xbar$_outSelVec_T_1 = 0;
mmio$xbar$_outSelVec_T = 0;
soc$mmioXbar$io_out_1_req_bits_addr = 0;
soc$mmioXbar$io_out_0_req_bits_addr = 0;
soc$mmioXbar$_outSelVec_T_2 = 0;
soc$mmioXbar$_outSelVec_T_1 = 0;
soc$mmioXbar$_outSelVec_T = 0;
mmio$flash$io_in_r_bits_data_REG$NEXT = 0;
mmio$dma$lo = 0;
mmio$dma$_src_T_3 = 0;
soc$plic$lo_1 = 0;
mmio$dma$_src_T_2 = 0;
soc$nutcore$io_dmem_cache$s3_io_in_bits_r_mmio = 0;
soc$nutcore$io_dmem_cache$s3$mmio = 0;
soc$nutcore$io_dmem_cache$s3_io_in_bits_r_metas_3_valid = 0;
soc$nutcore$io_dmem_cache$s3_io_in_bits_r_metas_3_tag = 0;
soc$nutcore$io_dmem_cache$s3_io_in_bits_r_metas_3_dirty = 0;
soc$nutcore$io_dmem_cache$s3_io_in_bits_r_metas_2_valid = 0;
soc$nutcore$io_dmem_cache$s3_io_in_bits_r_metas_2_tag = 0;
soc$nutcore$io_dmem_cache$s3_io_in_bits_r_metas_2_dirty = 0;
soc$nutcore$io_dmem_cache$s3_io_in_bits_r_metas_1_valid = 0;
soc$nutcore$io_dmem_cache$s3_io_in_bits_r_metas_1_tag = 0;
soc$nutcore$io_dmem_cache$s3_io_in_bits_r_metas_1_dirty = 0;
soc$nutcore$io_dmem_cache$s3_io_in_bits_r_metas_0_valid = 0;
soc$nutcore$io_dmem_cache$s3_io_in_bits_r_metas_0_tag = 0;
soc$nutcore$io_dmem_cache$s3$_meta_T_24 = 0;
soc$nutcore$io_dmem_cache$s3_io_in_bits_r_metas_0_dirty = 0;
soc$nutcore$io_dmem_cache$s3$_meta_T_10 = 0;
soc$nutcore$io_dmem_cache$s3_io_in_bits_r_isForwardData = 0;
soc$nutcore$io_dmem_cache$s3_io_in_bits_r_hit = 0;
soc$nutcore$io_dmem_cache$s3$hit = 0;
soc$nutcore$io_dmem_cache$s3$miss = 0;
soc$nutcore$io_dmem_cache$s3$hitWrite = 0;
soc$nutcore$io_dmem_cache$s3$hitReadBurst = 0;
soc$nutcore$io_dmem_cache$s3$metaHitWriteBus_x5 = 0;
soc$nutcore$io_dmem_cache$s3$metaWriteArb$_GEN_5 = 0;
soc$nutcore$io_dmem_cache$s3$metaWriteArb$_GEN_2 = 0;
soc$nutcore$io_dmem_cache$s3$metaWriteArb$_GEN_1 = 0;
soc$nutcore$io_dmem_cache$s3$dataWriteArb$_GEN_3 = 0;
soc$nutcore$io_dmem_cache$s3$_T_1 = 0;
soc$nutcore$io_dmem_cache$s3_io_in_bits_r_forwardData_waymask = 0;
soc$nutcore$io_dmem_cache$s3$useForwardData = 0;
soc$nutcore$io_dmem_cache$s3_io_in_bits_r_forwardData_data_data = 0;
soc$nutcore$io_dmem_cache$s3_io_in_bits_r_datas_3_data = 0;
soc$nutcore$io_dmem_cache$s3_io_in_bits_r_datas_2_data = 0;
soc$nutcore$io_dmem_cache$s3_io_in_bits_r_datas_1_data = 0;
soc$nutcore$io_dmem_cache$s3_io_in_bits_r_datas_0_data = 0;
soc$nutcore$io_dmem_cache$s3$_dataReadArray_T_10 = 0;
soc$nutcore$io_dmem_cache$s3$dataRead = 0;
soc$nutcore$io_dmem_cache$s3$writeL2BeatCnt_value = 0;
soc$nutcore$io_dmem_cache$s3$dataHitWriteBus_x3 = 0;
soc$nutcore$io_dmem_cache$s3$writeBeatCnt_value = 0;
soc$nutcore$io_dmem_cache$s3$state2 = 0;
soc$nutcore$io_dmem_cache$s3$_respToL1Last_T_2 = 0;
soc$nutcore$io_dmem_cache$s3$_dataWay_T = 0;
soc$nutcore$io_dmem_cache$s3$state = 0;
soc$nutcore$io_dmem_cache$s3$_respToL1Last_T_1 = 0;
soc$nutcore$io_dmem_cache$s3$_respToL1Last_T = 0;
soc$nutcore$io_dmem_cache$s3$_io_mmio_req_valid_T = 0;
soc$nutcore$io_dmem_cache$s3$_T_58 = 0;
soc$nutcore$io_dmem_cache$s3$_T_54 = 0;
soc$nutcore$io_dmem_cache$s3$_T_52 = 0;
soc$nutcore$io_dmem_cache$s3$_T_44 = 0;
soc$nutcore$io_dmem_cache$s3$_T_42 = 0;
soc$nutcore$io_dmem_cache$s3$_T_40 = 0;
soc$nutcore$io_dmem_cache$s3$_T_34 = 0;
soc$nutcore$mmioXbar$inputArb$_GEN_1 = 0;
soc$nutcore$mmioXbar$_io_out_req_valid_T_1 = 0;
soc$mmioXbar$reqInvalidAddr = 0;
soc$mmioXbar$_T_3 = 0;
soc$nutcore$mmioXbar$_T_10 = 0;
soc$nutcore$io_dmem_cache$s3$_io_mem_req_valid_T_4 = 0;
soc$nutcore$io_dmem_cache$s3$_T_18 = 0;
soc$nutcore$io_dmem_cache$s3$_io_cohResp_valid_T_5 = 0;
soc$nutcore$io_dmem_cache$s3$io_mem_req_bits_cmd = 0;
soc$nutcore$io_dmem_cache$s3$_T_32 = 0;
soc$nutcore$io_dmem_cache$s3$respToL1Last_c_value = 0;
soc$nutcore$io_dmem_cache$s3$releaseLast_c_value = 0;
soc$nutcore$io_dmem_cache$s3$readBeatCnt_value = 0;
soc$nutcore$io_dmem_cache$s3$dataWriteArb$_GEN_1 = 0;
soc$nutcore$io_dmem_cache$s3$needFlush = 0;
soc$nutcore$io_dmem_cache$s3$inRdataRegDemand = 0;
soc$nutcore$io_dmem_cache$s3$_io_out_bits_rdata_T = 0;
soc$nutcore$dtlb$tlbExec$_memRdata_T_9 = 0;
soc$nutcore$dtlb$tlbExec$_memRdata_T_7 = 0;
soc$nutcore$dtlb$tlbExec$_memRdata_T_6 = 0;
soc$nutcore$dtlb$tlbExec$_memRdata_T_5 = 0;
soc$nutcore$dtlb$tlbExec$_memRdata_T_4 = 0;
soc$nutcore$dtlb$tlbExec$_memRdata_T_3 = 0;
soc$nutcore$dtlb$tlbExec$_memRdata_T_2 = 0;
soc$nutcore$dtlb$tlbExec$_memRdata_T_1 = 0;
soc$nutcore$dtlb$tlbExec$_memRdata_T = 0;
soc$nutcore$dtlb$tlbExec$_missflag_T = 0;
soc$nutcore$dtlb$tlbExec$_missflag_T_8 = 0;
soc$nutcore$dtlb$tlbExec$_missflag_T_7 = 0;
soc$nutcore$dtlb$tlbExec$_missflag_T_5 = 0;
soc$nutcore$dtlb$tlbExec$_missflag_T_4 = 0;
soc$nutcore$dtlb$tlbExec$_missflag_T_3 = 0;
soc$nutcore$dtlb$tlbExec$_missflag_T_2 = 0;
soc$nutcore$dtlb$tlbExec$_missflag_T_1 = 0;
soc$nutcore$dtlb$tlbExec$_T_22 = 0;
soc$nutcore$backend$exu$lsu$lsExecUnit$rdataLatch$NEXT = 0;
soc$nutcore$itlb$tlbExec$_T_18 = 0;
soc$nutcore$io_dmem_cache$s3$dataWay_3_data = 0;
soc$nutcore$io_dmem_cache$s3$dataWay_2_data = 0;
soc$nutcore$io_dmem_cache$s3$dataWay_1_data = 0;
soc$nutcore$io_dmem_cache$s3$dataWay_0_data = 0;
soc$nutcore$io_dmem_cache$s3$_dataHitWay_T_10 = 0;
soc$nutcore$io_dmem_cache$s3$c_9 = 0;
soc$nutcore$io_dmem_cache$s3$c_8 = 0;
soc$nutcore$io_dmem_cache$s3$c_7 = 0;
soc$nutcore$io_dmem_cache$s3$c_6 = 0;
soc$nutcore$io_dmem_cache$s3$c_5 = 0;
soc$nutcore$io_dmem_cache$s3$c_4 = 0;
soc$nutcore$io_dmem_cache$s3$c_3 = 0;
soc$nutcore$io_dmem_cache$s3$c_2 = 0;
soc$nutcore$io_dmem_cache$s3$c_11 = 0;
soc$nutcore$io_dmem_cache$s3$c_10 = 0;
soc$nutcore$io_dmem_cache$s3$c_1 = 0;
soc$nutcore$io_dmem_cache$s3$c = 0;
soc$nutcore$io_dmem_cache$s3$alreadyOutFire = 0;
soc$nutcore$io_dmem_cache$s3$afterFirstRead = 0;
soc$nutcore$io_dmem_cache$s3$wordMask = 0;
soc$nutcore$io_dmem_cache$s3$_dataHitWriteBus_x1_T_3 = 0;
soc$nutcore$io_dmem_cache$s3$metaWriteArb$_GEN_4 = 0;
soc$nutcore$io_dmem_cache$s2_io_in_bits_r_req_wmask = 0;
soc$nutcore$io_dmem_cache$s2_io_in_bits_r_req_wdata = 0;
soc$nutcore$io_dmem_cache$s2_io_in_bits_r_req_size = 0;
soc$nutcore$io_dmem_cache$s2_io_in_bits_r_req_cmd = 0;
soc$nutcore$io_dmem_cache$s2_io_in_bits_r_req_addr = 0;
soc$nutcore$io_dmem_cache$s2$_addr_T_3 = 0;
soc$nutcore$io_dmem_cache$s2$victimWaymask_lfsr = 0;
soc$nutcore$io_dmem_cache$s2$isForwardMetaReg = 0;
soc$nutcore$io_dmem_cache$s2$isForwardDataReg = 0;
soc$nutcore$io_dmem_cache$s2$forwardMetaReg_waymask = 0;
soc$nutcore$io_dmem_cache$s2$forwardMetaReg_data_valid = 0;
soc$nutcore$io_dmem_cache$s2$forwardMetaReg_data_tag = 0;
soc$nutcore$io_dmem_cache$s2$forwardDataReg_waymask = 0;
soc$nutcore$io_dmem_cache$s2$forwardDataReg_data_data = 0;
soc$nutcore$io_dmem_cache$s2$c_9 = 0;
soc$nutcore$io_dmem_cache$s2$c_8 = 0;
soc$nutcore$io_dmem_cache$s2$c_7 = 0;
soc$nutcore$io_dmem_cache$s2$c_6 = 0;
soc$nutcore$io_dmem_cache$s2$c_5 = 0;
soc$nutcore$io_dmem_cache$s2$c_4 = 0;
soc$nutcore$io_dmem_cache$s2$c_3 = 0;
soc$nutcore$io_dmem_cache$s2$c_2 = 0;
soc$nutcore$io_dmem_cache$s2$c_12 = 0;
soc$nutcore$io_dmem_cache$s2$c_11 = 0;
soc$nutcore$io_dmem_cache$s2$c_10 = 0;
soc$nutcore$io_dmem_cache$s2$c_1 = 0;
soc$nutcore$io_dmem_cache$s2$c = 0;
soc$nutcore$io_dmem_cache$s1$c_1 = 0;
soc$nutcore$io_dmem_cache$s1$c = 0;
soc$nutcore$io_dmem_cache$metaArray$ram$array_3$rdata_MPORT$$addr$IN = 0;
soc$nutcore$io_dmem_cache$metaArray$ram$array_3$rdata_MPORT$$data = 0;
soc$nutcore$io_dmem_cache$metaArray$ram$_rdata_T_11 = 0;
soc$nutcore$io_dmem_cache$metaArray$ram$array_2$rdata_MPORT$$addr$IN = 0;
soc$nutcore$io_dmem_cache$metaArray$ram$array_2$rdata_MPORT$$data = 0;
soc$nutcore$io_dmem_cache$metaArray$ram$_rdata_T_8 = 0;
soc$nutcore$io_dmem_cache$metaArray$ram$array_1$rdata_MPORT$$addr$IN = 0;
soc$nutcore$io_dmem_cache$metaArray$ram$array_1$rdata_MPORT$$data = 0;
soc$nutcore$io_dmem_cache$metaArray$ram$_rdata_T_5 = 0;
soc$nutcore$io_dmem_cache$metaArray$ram$array_0$rdata_MPORT$$addr$IN = 0;
soc$nutcore$io_dmem_cache$metaArray$ram$array_0$rdata_MPORT$$data = 0;
soc$nutcore$io_dmem_cache$metaArray$ram$_rdata_T_2 = 0;
soc$nutcore$io_dmem_cache$metaArray$ram$_resetState = 0;
soc$nutcore$io_dmem_cache$metaArray$ram$wdataword = 0;
soc$nutcore$io_dmem_cache$metaArray$ram$waymask = 0;
soc$nutcore$io_dmem_cache$metaArray$ram$_resetSet = 0;
soc$nutcore$io_dmem_cache$metaArray$ram$setIdx = 0;
soc$nutcore$io_dmem_cache$metaArray$r_3_dirty = 0;
soc$nutcore$io_dmem_cache$metaArray$r_2_dirty = 0;
soc$nutcore$io_dmem_cache$metaArray$r_1_dirty = 0;
soc$nutcore$io_dmem_cache$metaArray$r_0_dirty = 0;
soc$nutcore$io_dmem_cache$metaArray$REG = 0;
soc$nutcore$io_dmem_cache$metaArray$r_3_valid = 0;
soc$nutcore$io_dmem_cache$metaArray$_T_1_3_valid = 0;
soc$nutcore$io_dmem_cache$metaArray$r_3_tag = 0;
soc$nutcore$io_dmem_cache$metaArray$_T_1_3_tag = 0;
soc$nutcore$io_dmem_cache$metaArray$r_2_valid = 0;
soc$nutcore$io_dmem_cache$metaArray$_T_1_2_valid = 0;
soc$nutcore$io_dmem_cache$metaArray$r_2_tag = 0;
soc$nutcore$io_dmem_cache$metaArray$_T_1_2_tag = 0;
soc$nutcore$io_dmem_cache$metaArray$r_1_valid = 0;
soc$nutcore$io_dmem_cache$metaArray$_T_1_1_valid = 0;
soc$nutcore$io_dmem_cache$metaArray$r_1_tag = 0;
soc$nutcore$io_dmem_cache$metaArray$_T_1_1_tag = 0;
soc$nutcore$io_dmem_cache$metaArray$r_0_valid = 0;
soc$nutcore$io_dmem_cache$metaArray$_T_1_0_valid = 0;
soc$nutcore$io_dmem_cache$metaArray$r_0_tag = 0;
soc$nutcore$io_dmem_cache$metaArray$_T_1_0_tag = 0;
soc$nutcore$io_dmem_cache$dataArray$ram$array_3$rdata_MPORT$$addr$IN = 0;
soc$nutcore$io_dmem_cache$dataArray$ram$array_3$rdata_MPORT$$data = 0;
soc$nutcore$io_dmem_cache$dataArray$ram$array_2$rdata_MPORT$$addr$IN = 0;
soc$nutcore$io_dmem_cache$dataArray$ram$array_2$rdata_MPORT$$data = 0;
soc$nutcore$io_dmem_cache$dataArray$ram$array_1$rdata_MPORT$$addr$IN = 0;
soc$nutcore$io_dmem_cache$dataArray$ram$array_1$rdata_MPORT$$data = 0;
soc$nutcore$io_dmem_cache$dataArray$ram$array_0$rdata_MPORT$$addr$IN = 0;
soc$nutcore$io_dmem_cache$dataArray$ram$array_0$rdata_MPORT$$data = 0;
soc$nutcore$io_dmem_cache$dataArray$r__3_data = 0;
soc$nutcore$io_dmem_cache$dataArray$r__2_data = 0;
soc$nutcore$io_dmem_cache$dataArray$r__1_data = 0;
soc$nutcore$io_dmem_cache$dataArray$r__0_data = 0;
soc$nutcore$io_dmem_cache$dataArray$r_1_3_data = 0;
soc$nutcore$io_dmem_cache$dataArray$r_1_2_data = 0;
soc$nutcore$io_dmem_cache$dataArray$r_1_1_data = 0;
soc$nutcore$io_dmem_cache$dataArray$r_1_0_data = 0;
soc$nutcore$io_dmem_cache$dataArray$REG_1 = 0;
soc$nutcore$io_dmem_cache$dataArray$REG = 0;
soc$nutcore$io_dmem_cache$c_4 = 0;
soc$nutcore$io_dmem_cache$c_3 = 0;
soc$nutcore$io_dmem_cache$c_2 = 0;
soc$nutcore$io_dmem_cache$c_1 = 0;
soc$nutcore$io_dmem_cache$c = 0;
soc$nutcore$frontend$valid = 0;
soc$nutcore$enqueueSize = 0;
soc$nutcore$enqueueFire_1 = 0;
soc$nutcore$enqueueFire_0 = 0;
soc$nutcore$frontend$idu$decoder1$_io_in_ready_T_1 = 0;
soc$nutcore$frontend$ifu$r = 0;
soc$nutcore$frontend$ifu$pc = 0;
soc$nutcore$frontend$ifu$x1 = 0;
soc$nutcore$frontend$ifu$snpc = 0;
soc$nutcore$frontend$ifu$crosslineJumpTarget = 0;
soc$nutcore$frontend$ifu$crosslineJumpLatch = 0;
soc$nutcore$frontend$ifu$c_2 = 0;
soc$nutcore$frontend$ifu$c_1 = 0;
soc$nutcore$frontend$ifu$c = 0;
soc$nutcore$frontend$ifu$bp1$sp_value = 0;
soc$nutcore$frontend$ifu$bp1$rasTarget = 0;
soc$nutcore$frontend$ifu$bp1$phtTaken = 0;
soc$nutcore$frontend$ifu$bp1$pcLatch = 0;
soc$nutcore$frontend$ifu$bp1$flush = 0;
soc$nutcore$frontend$ifu$bp1$c_4 = 0;
soc$nutcore$frontend$ifu$bp1$c_3 = 0;
soc$nutcore$frontend$ifu$bp1$c_2 = 0;
soc$nutcore$frontend$ifu$bp1$c_1 = 0;
soc$nutcore$frontend$ifu$bp1$c = 0;
soc$nutcore$frontend$ifu$bp1$btb$rdata_r_0 = 0;
soc$nutcore$frontend$ifu$bp1$btb$rdata_REG = 0;
soc$nutcore$frontend$ifu$bp1$btb$array_0$rdata_MPORT$$addr$IN = 0;
soc$nutcore$frontend$ifu$bp1$btb$_rdata_T_2_0 = 0;
soc$nutcore$frontend$ifu$bp1$btb$_rdata_T_7 = 0;
soc$nutcore$frontend$ifu$bp1$btb$_rdata_T_6 = 0;
soc$nutcore$frontend$ifu$bp1$btb$_rdata_T_5 = 0;
soc$nutcore$frontend$ifu$bp1$btb$_rdata_T_4 = 0;
soc$nutcore$frontend$ifu$bp1$_io_out_target_T_1 = 0;
soc$nutcore$frontend$ifu$bp1$btbHit_REG = 0;
soc$nutcore$frontend$ifu$bp1$btbHit = 0;
soc$nutcore$frontend$ifu$bp1$crosslineJump = 0;
soc$nutcore$frontend$ifu$bp1$_io_out_valid_T_4 = 0;
soc$nutcore$frontend$ifu$bp1$_io_brIdx_T_3 = 0;
soc$nutcore$frontend$ifu$bp1$btb$_resetState = 0;
soc$nutcore$frontend$ifu$bp1$btb$_resetSet = 0;
soc$nutcore$frontend$idu_io_in_0_bits_r_pnpc = 0;
soc$nutcore$frontend$idu_io_in_0_bits_r_pc = 0;
soc$nutcore$frontend$idu_io_in_0_bits_r_instr = 0;
soc$nutcore$frontend$idu$decoder1$rt = 0;
soc$nutcore$frontend$idu$decoder1$rs2 = 0;
soc$nutcore$frontend$idu$decoder1$rs1 = 0;
soc$nutcore$frontend$idu$decoder1$rs = 0;
soc$nutcore$frontend$idu$decoder1$_rs2p_T = 0;
soc$nutcore$frontend$idu$decoder1$_rs2p_T_23 = 0;
soc$nutcore$frontend$idu$decoder1$_rs1p_T = 0;
soc$nutcore$frontend$idu$decoder1$_rs1p_T_23 = 0;
soc$nutcore$frontend$idu$decoder1$isRVC = 0;
soc$nutcore$frontend$idu$decoder1$_io_out_bits_ctrl_isNutCoreTrap_T_5 = 0;
soc$nutcore$frontend$idu$decoder1$_io_isWFI_T_1 = 0;
soc$nutcore$frontend$idu$decoder1$_decodeList_T_97 = 0;
soc$nutcore$frontend$idu$decoder1$_decodeList_T_95 = 0;
soc$nutcore$frontend$idu$decoder1$_decodeList_T_93 = 0;
soc$nutcore$frontend$idu$decoder1$_decodeList_T_91 = 0;
soc$nutcore$frontend$idu$decoder1$_decodeList_T_89 = 0;
soc$nutcore$frontend$idu$decoder1$_decodeList_T_87 = 0;
soc$nutcore$frontend$idu$decoder1$_decodeList_T_85 = 0;
soc$nutcore$frontend$idu$decoder1$_decodeList_T_83 = 0;
soc$nutcore$frontend$idu$decoder1$_decodeList_T_81 = 0;
soc$nutcore$frontend$idu$decoder1$_decodeList_T_9 = 0;
soc$nutcore$frontend$idu$decoder1$_decodeList_T_79 = 0;
soc$nutcore$frontend$idu$decoder1$_decodeList_T_77 = 0;
soc$nutcore$frontend$idu$decoder1$_decodeList_T_75 = 0;
soc$nutcore$frontend$idu$decoder1$_decodeList_T_73 = 0;
soc$nutcore$frontend$idu$decoder1$_decodeList_T_71 = 0;
soc$nutcore$frontend$idu$decoder1$_decodeList_T_69 = 0;
soc$nutcore$frontend$idu$decoder1$_decodeList_T_67 = 0;
soc$nutcore$frontend$idu$decoder1$_decodeList_T_65 = 0;
soc$nutcore$frontend$idu$decoder1$_decodeList_T_63 = 0;
soc$nutcore$frontend$idu$decoder1$_decodeList_T_61 = 0;
soc$nutcore$frontend$idu$decoder1$_decodeList_T_7 = 0;
soc$nutcore$frontend$idu$decoder1$_decodeList_T_59 = 0;
soc$nutcore$frontend$idu$decoder1$_decodeList_T_57 = 0;
soc$nutcore$frontend$idu$decoder1$_decodeList_T_55 = 0;
soc$nutcore$frontend$idu$decoder1$_decodeList_T_53 = 0;
soc$nutcore$frontend$idu$decoder1$_decodeList_T_51 = 0;
soc$nutcore$frontend$idu$decoder1$_decodeList_T_49 = 0;
soc$nutcore$frontend$idu$decoder1$_decodeList_T_47 = 0;
soc$nutcore$frontend$idu$decoder1$_decodeList_T_45 = 0;
soc$nutcore$frontend$idu$decoder1$_decodeList_T_43 = 0;
soc$nutcore$frontend$idu$decoder1$_decodeList_T_41 = 0;
soc$nutcore$frontend$idu$decoder1$_decodeList_T_5 = 0;
soc$nutcore$frontend$idu$decoder1$_decodeList_T_39 = 0;
soc$nutcore$frontend$idu$decoder1$_decodeList_T_37 = 0;
soc$nutcore$frontend$idu$decoder1$_decodeList_T_35 = 0;
soc$nutcore$frontend$idu$decoder1$_decodeList_T_33 = 0;
soc$nutcore$frontend$idu$decoder1$_decodeList_T_31 = 0;
soc$nutcore$frontend$idu$decoder1$_decodeList_T_29 = 0;
soc$nutcore$frontend$idu$decoder1$_decodeList_T_27 = 0;
soc$nutcore$frontend$idu$decoder1$_decodeList_T_247 = 0;
soc$nutcore$frontend$idu$decoder1$_decodeList_T_245 = 0;
soc$nutcore$frontend$idu$decoder1$_decodeList_T_243 = 0;
soc$nutcore$frontend$idu$decoder1$_decodeList_T_241 = 0;
soc$nutcore$frontend$idu$decoder1$_decodeList_T_25 = 0;
soc$nutcore$frontend$idu$decoder1$_decodeList_T_239 = 0;
soc$nutcore$frontend$idu$decoder1$_decodeList_T_237 = 0;
soc$nutcore$frontend$idu$decoder1$_decodeList_T_235 = 0;
soc$nutcore$frontend$idu$decoder1$_decodeList_T_233 = 0;
soc$nutcore$frontend$idu$decoder1$_decodeList_T_231 = 0;
soc$nutcore$frontend$idu$decoder1$_decodeList_T_229 = 0;
soc$nutcore$frontend$idu$decoder1$_decodeList_T_227 = 0;
soc$nutcore$frontend$idu$decoder1$_decodeList_T_225 = 0;
soc$nutcore$frontend$idu$decoder1$_decodeList_T_223 = 0;
soc$nutcore$frontend$idu$decoder1$_decodeList_T_221 = 0;
soc$nutcore$frontend$idu$decoder1$_decodeList_T_23 = 0;
soc$nutcore$frontend$idu$decoder1$_decodeList_T_219 = 0;
soc$nutcore$frontend$idu$decoder1$_decodeList_T_217 = 0;
soc$nutcore$frontend$idu$decoder1$_decodeList_T_215 = 0;
soc$nutcore$frontend$idu$decoder1$_decodeList_T_213 = 0;
soc$nutcore$frontend$idu$decoder1$_decodeList_T_211 = 0;
soc$nutcore$frontend$idu$decoder1$_decodeList_T_209 = 0;
soc$nutcore$frontend$idu$decoder1$_decodeList_T_207 = 0;
soc$nutcore$frontend$idu$decoder1$_decodeList_T_205 = 0;
soc$nutcore$frontend$idu$decoder1$_decodeList_T_201 = 0;
soc$nutcore$frontend$idu$decoder1$_decodeList_T_21 = 0;
soc$nutcore$frontend$idu$decoder1$_decodeList_T_3 = 0;
soc$nutcore$frontend$idu$decoder1$_decodeList_T_199 = 0;
soc$nutcore$frontend$idu$decoder1$_decodeList_T_197 = 0;
soc$nutcore$frontend$idu$decoder1$_decodeList_T_195 = 0;
soc$nutcore$frontend$idu$decoder1$_decodeList_T_193 = 0;
soc$nutcore$frontend$idu$decoder1$_decodeList_T_191 = 0;
soc$nutcore$frontend$idu$decoder1$_decodeList_T_189 = 0;
soc$nutcore$frontend$idu$decoder1$_decodeList_T_187 = 0;
soc$nutcore$frontend$idu$decoder1$_decodeList_T_185 = 0;
soc$nutcore$frontend$idu$decoder1$_decodeList_T_183 = 0;
soc$nutcore$frontend$idu$decoder1$_decodeList_T_181 = 0;
soc$nutcore$frontend$idu$decoder1$_decodeList_T_19 = 0;
soc$nutcore$frontend$idu$decoder1$_decodeList_T_179 = 0;
soc$nutcore$frontend$idu$decoder1$_decodeList_T_177 = 0;
soc$nutcore$frontend$idu$decoder1$_decodeList_T_175 = 0;
soc$nutcore$frontend$idu$decoder1$_decodeList_T_173 = 0;
soc$nutcore$frontend$idu$decoder1$_decodeList_T_171 = 0;
soc$nutcore$frontend$idu$decoder1$_decodeList_T_169 = 0;
soc$nutcore$frontend$idu$decoder1$_decodeList_T_167 = 0;
soc$nutcore$frontend$idu$decoder1$_decodeList_T_165 = 0;
soc$nutcore$frontend$idu$decoder1$_decodeList_T_163 = 0;
soc$nutcore$frontend$idu$decoder1$_decodeList_T_161 = 0;
soc$nutcore$frontend$idu$decoder1$_decodeList_T_17 = 0;
soc$nutcore$frontend$idu$decoder1$_decodeList_T_159 = 0;
soc$nutcore$frontend$idu$decoder1$_decodeList_T_157 = 0;
soc$nutcore$frontend$idu$decoder1$_decodeList_T_155 = 0;
soc$nutcore$frontend$idu$decoder1$_decodeList_T_153 = 0;
soc$nutcore$frontend$idu$decoder1$_decodeList_T_151 = 0;
soc$nutcore$frontend$idu$decoder1$_decodeList_T_149 = 0;
soc$nutcore$frontend$idu$decoder1$_decodeList_T_147 = 0;
soc$nutcore$frontend$idu$decoder1$_decodeList_T_145 = 0;
soc$nutcore$frontend$idu$decoder1$_decodeList_T_143 = 0;
soc$nutcore$frontend$idu$decoder1$_decodeList_T_141 = 0;
soc$nutcore$frontend$idu$decoder1$_decodeList_T_15 = 0;
soc$nutcore$frontend$idu$decoder1$_decodeList_T_139 = 0;
soc$nutcore$frontend$idu$decoder1$_decodeList_T_137 = 0;
soc$nutcore$frontend$idu$decoder1$_decodeList_T_135 = 0;
soc$nutcore$frontend$idu$decoder1$_decodeList_T_133 = 0;
soc$nutcore$frontend$idu$decoder1$_decodeList_T_131 = 0;
soc$nutcore$frontend$idu$decoder1$_decodeList_T_129 = 0;
soc$nutcore$frontend$idu$decoder1$_decodeList_T_127 = 0;
soc$nutcore$frontend$idu$decoder1$_decodeList_T_125 = 0;
soc$nutcore$frontend$idu$decoder1$_decodeList_T_123 = 0;
soc$nutcore$frontend$idu$decoder1$_decodeList_T_121 = 0;
soc$nutcore$frontend$idu$decoder1$_decodeList_T_13 = 0;
soc$nutcore$frontend$idu$decoder1$_decodeList_T_119 = 0;
soc$nutcore$frontend$idu$decoder1$_decodeList_T_117 = 0;
soc$nutcore$frontend$idu$decoder1$_decodeList_T_115 = 0;
soc$nutcore$frontend$idu$decoder1$_decodeList_T_113 = 0;
soc$nutcore$frontend$idu$decoder1$_decodeList_T_111 = 0;
soc$nutcore$frontend$idu$decoder1$_decodeList_T_109 = 0;
soc$nutcore$frontend$idu$decoder1$_decodeList_T_107 = 0;
soc$nutcore$frontend$idu$decoder1$_decodeList_T_105 = 0;
soc$nutcore$frontend$idu$decoder1$_decodeList_T_103 = 0;
soc$nutcore$frontend$idu$decoder1$_decodeList_T_101 = 0;
soc$nutcore$frontend$idu$decoder1$_decodeList_T_11 = 0;
soc$nutcore$frontend$idu$decoder1$_decodeList_T_1 = 0;
soc$nutcore$frontend$idu$decoder1$rfDest = 0;
soc$nutcore$frontend$idu$decoder1$rfSrc1 = 0;
soc$nutcore$frontend$idu_io_in_0_bits_r_exceptionVec_12 = 0;
soc$nutcore$frontend$idu_io_in_0_bits_r_crossPageIPFFix = 0;
soc$nutcore$frontend$idu_io_in_0_bits_r_brIdx = 0;
soc$nutcore$_dataBuffer_T_cf_pnpc = 0;
soc$nutcore$_dataBuffer_T_cf_pc = 0;
soc$nutcore$_dataBuffer_T_cf_instr = 0;
soc$nutcore$_dataBuffer_T_ctrl_isNutCoreTrap = 0;
soc$nutcore$_dataBuffer_T_cf_exceptionVec_12 = 0;
soc$nutcore$_dataBuffer_T_cf_crossPageIPFFix = 0;
soc$nutcore$_dataBuffer_T_cf_brIdx = 0;
soc$nutcore$frontend$idu$decoder2$c = 0;
soc$nutcore$frontend$idu$decoder1$c = 0;
soc$nutcore$frontend$ibf_io_in_q$maybe_full = 0;
soc$nutcore$frontend$ibf_io_in_q$enq_ptr_value = 0;
soc$nutcore$frontend$ibf_io_in_q$deq_ptr_value = 0;
soc$nutcore$frontend$ibf_io_in_q$ram_pnpc$io_deq_bits_MPORT$$data = 0;
soc$nutcore$frontend$ibf_io_in_q$ram_pc$io_deq_bits_MPORT$$data = 0;
soc$nutcore$frontend$ibf_io_in_q$ram_instr$io_deq_bits_MPORT$$data = 0;
soc$nutcore$frontend$ibf_io_in_q$ram_exceptionVec_12$io_deq_bits_MPORT$$data = 0;
soc$nutcore$frontend$ibf_io_in_q$ram_brIdx$io_deq_bits_MPORT$$data = 0;
soc$nutcore$frontend$ibf$pnpcIsSeq = 0;
soc$nutcore$frontend$ibf_io_in_q$_io_enq_ready_T = 0;
soc$nutcore$frontend$ibf_io_in_q$_io_deq_valid_T = 0;
soc$nutcore$frontend$ibf$state = 0;
soc$nutcore$frontend$ibf$_T_26 = 0;
soc$nutcore$frontend$ibf$_T_24 = 0;
soc$nutcore$frontend$ibf$_T_17 = 0;
soc$nutcore$frontend$ibf$_T_10 = 0;
soc$nutcore$frontend$ibf$specialPCR = 0;
soc$nutcore$frontend$ibf$specialNPCR = 0;
soc$nutcore$frontend$ibf$specialInstR = 0;
soc$nutcore$frontend$ibf$specialIPFR = 0;
soc$nutcore$frontend$ibf$pcOffsetR = 0;
soc$nutcore$frontend$ibf$pcOffset = 0;
soc$nutcore$frontend$ibf$_instr_T_20 = 0;
soc$nutcore$frontend$ibf$isRVC = 0;
soc$nutcore$frontend$ibf$_rvcSpecial_T_1 = 0;
soc$nutcore$frontend$ibf$rvcSpecial = 0;
soc$nutcore$frontend$ibf$rvcSpecialJump = 0;
soc$nutcore$frontend$ibf$rvcNext = 0;
soc$nutcore$frontend$ibf$rvcFinish = 0;
soc$nutcore$frontend$ibf$flushIFU = 0;
soc$nutcore$frontend$ibf$_T_5 = 0;
soc$nutcore$frontend$ibf$_T_22 = 0;
soc$nutcore$frontend$ibf$_T_23 = 0;
soc$nutcore$frontend$ibf$_io_out_valid_T = 0;
soc$nutcore$frontend$ibf$_GEN_50 = 0;
soc$nutcore$frontend$ibf$_GEN_51 = 0;
soc$nutcore$frontend$ibf$c = 0;
soc$nutcore$frontend$c_3 = 0;
soc$nutcore$frontend$c_2 = 0;
soc$nutcore$frontend$c_1 = 0;
soc$nutcore$frontend$c = 0;
soc$nutcore$dtlb$valid_1 = 0;
soc$nutcore$dtlb$valid = 0;
soc$nutcore$dtlb$tlbExec_io_in_bits_r_wmask = 0;
soc$nutcore$dtlb$tlbExec_io_in_bits_r_wdata = 0;
soc$nutcore$dtlb$tlbExec_io_in_bits_r_size = 0;
soc$nutcore$dtlb$tlbExec_io_in_bits_r_cmd = 0;
soc$nutcore$dtlb$tlbExec$_updateData_T = 0;
soc$nutcore$dtlb$tlbExec$_storePF_T_9 = 0;
soc$nutcore$dtlb$tlbExec_io_in_bits_r_addr = 0;
soc$nutcore$dtlb$tlbExec$_vpn_T_4 = 0;
soc$nutcore$dtlb$tlbExec$_vpn_T_3 = 0;
soc$nutcore$dtlb$tlbExec$_vpn_T_2 = 0;
soc$nutcore$dtlb$tlbExec$_hitVec_T_75 = 0;
soc$nutcore$dtlb$tlbExec$REG_3$NEXT = 0;
soc$nutcore$dtlb$tlbExec$REG_1$NEXT = 0;
soc$nutcore$dtlb$tlbExec$victimWaymask_lfsr = 0;
soc$nutcore$dtlb$tlbExec$state = 0;
soc$nutcore$dtlb$tlbExec$io_mem_req_bits_cmd = 0;
soc$nutcore$dtlb$tlbExec$_T_9 = 0;
soc$nutcore$dtlb$tlbExec$_T_51 = 0;
soc$nutcore$dtlb$tlbExec$_T_49 = 0;
soc$nutcore$dtlb$tlbExec$_T_4 = 0;
soc$nutcore$dtlb$tlbExec$_T_11 = 0;
soc$nutcore$dtlb$tlbExec$raddr = 0;
soc$nutcore$dtlb$tlbExec$needFlush = 0;
soc$nutcore$dtlb$tlbExec$missMaskStore = 0;
soc$nutcore$dtlb$tlbExec$missIPF = 0;
soc$nutcore$dtlb$tlbExec$memRespStore = 0;
soc$nutcore$dtlb$tlbExec$level = 0;
soc$nutcore$dtlb$tlbExec$_T_37 = 0;
soc$nutcore$dtlb$tlbExec$_T_18 = 0;
soc$nutcore$dtlb$tlbExec$io_pf_storePF_REG = 0;
soc$nutcore$dtlb$tlbExec$io_pf_loadPF_REG = 0;
soc$nutcore$dtlb$tlbExec$_io_out_valid_T_2 = 0;
soc$nutcore$dtlb$tlbExec$hitWBStore = 0;
soc$nutcore$dtlb$tlbExec$c_9 = 0;
soc$nutcore$dtlb$tlbExec$c_8 = 0;
soc$nutcore$dtlb$tlbExec$c_7 = 0;
soc$nutcore$dtlb$tlbExec$c_6 = 0;
soc$nutcore$dtlb$tlbExec$c_5 = 0;
soc$nutcore$dtlb$tlbExec$c_4 = 0;
soc$nutcore$dtlb$tlbExec$c_11 = 0;
soc$nutcore$dtlb$tlbExec$c_10 = 0;
soc$nutcore$dtlb$tlbExec$c = 0;
soc$nutcore$dtlb$tlbExec$alreadyOutFire = 0;
soc$nutcore$dtlb$tlbExec$REG_8 = 0;
soc$nutcore$dtlb$tlbExec$REG_7 = 0;
soc$nutcore$dtlb$tlbExec$REG_6 = 0;
soc$nutcore$dtlb$tlbExec$REG_5 = 0;
soc$nutcore$dtlb$tlbExec$REG_4 = 0;
soc$nutcore$dtlb$tlbExec$REG_3 = 0;
soc$nutcore$dtlb$tlbExec$io_mdWrite_wdata$93_0 = 0;
soc$nutcore$dtlb$tlbExec$io_mdWrite_wdata$120_94 = 0;
soc$nutcore$dtlb$tlbExec$REG_2 = 0;
soc$nutcore$dtlb$tlbExec$REG_1 = 0;
soc$nutcore$dtlb$tlbExec$REG = 0;
soc$nutcore$dtlb$tlbEmpty_io_in_bits_r_wmask = 0;
soc$nutcore$dtlb$tlbEmpty_io_in_bits_r_wdata = 0;
soc$nutcore$dtlb$tlbEmpty_io_in_bits_r_size = 0;
soc$nutcore$dtlb$tlbEmpty_io_in_bits_r_cmd = 0;
soc$nutcore$dtlb$tlbEmpty_io_in_bits_r_addr = 0;
soc$nutcore$dtlb$r_3 = 0;
soc$nutcore$dtlb$r_2 = 0;
soc$nutcore$dtlb$r_1 = 0;
soc$nutcore$dtlb$r_0 = 0;
soc$nutcore$dtlb$mdTLB$tlbmd_9_3 = 0;
soc$nutcore$dtlb$mdTLB$tlbmd_9_2 = 0;
soc$nutcore$dtlb$mdTLB$tlbmd_9_1 = 0;
soc$nutcore$dtlb$mdTLB$tlbmd_9_0 = 0;
soc$nutcore$dtlb$mdTLB$tlbmd_8_3 = 0;
soc$nutcore$dtlb$mdTLB$tlbmd_8_2 = 0;
soc$nutcore$dtlb$mdTLB$tlbmd_8_1 = 0;
soc$nutcore$dtlb$mdTLB$tlbmd_8_0 = 0;
soc$nutcore$dtlb$mdTLB$tlbmd_7_3 = 0;
soc$nutcore$dtlb$mdTLB$tlbmd_7_2 = 0;
soc$nutcore$dtlb$mdTLB$tlbmd_7_1 = 0;
soc$nutcore$dtlb$mdTLB$tlbmd_7_0 = 0;
soc$nutcore$dtlb$mdTLB$tlbmd_6_3 = 0;
soc$nutcore$dtlb$mdTLB$tlbmd_6_2 = 0;
soc$nutcore$dtlb$mdTLB$tlbmd_6_1 = 0;
soc$nutcore$dtlb$mdTLB$tlbmd_6_0 = 0;
soc$nutcore$dtlb$mdTLB$tlbmd_5_3 = 0;
soc$nutcore$dtlb$mdTLB$tlbmd_5_2 = 0;
soc$nutcore$dtlb$mdTLB$tlbmd_5_1 = 0;
soc$nutcore$dtlb$mdTLB$tlbmd_5_0 = 0;
soc$nutcore$dtlb$mdTLB$tlbmd_4_3 = 0;
soc$nutcore$dtlb$mdTLB$tlbmd_4_2 = 0;
soc$nutcore$dtlb$mdTLB$tlbmd_4_1 = 0;
soc$nutcore$dtlb$mdTLB$tlbmd_4_0 = 0;
soc$nutcore$dtlb$mdTLB$tlbmd_3_3 = 0;
soc$nutcore$dtlb$mdTLB$tlbmd_3_2 = 0;
soc$nutcore$dtlb$mdTLB$tlbmd_3_1 = 0;
soc$nutcore$dtlb$mdTLB$tlbmd_3_0 = 0;
soc$nutcore$dtlb$mdTLB$tlbmd_2_3 = 0;
soc$nutcore$dtlb$mdTLB$tlbmd_2_2 = 0;
soc$nutcore$dtlb$mdTLB$tlbmd_2_1 = 0;
soc$nutcore$dtlb$mdTLB$tlbmd_2_0 = 0;
soc$nutcore$dtlb$mdTLB$tlbmd_1_3 = 0;
soc$nutcore$dtlb$mdTLB$tlbmd_1_2 = 0;
soc$nutcore$dtlb$mdTLB$tlbmd_1_1 = 0;
soc$nutcore$dtlb$mdTLB$tlbmd_1_0 = 0;
soc$nutcore$dtlb$mdTLB$tlbmd_15_3 = 0;
soc$nutcore$dtlb$mdTLB$tlbmd_15_2 = 0;
soc$nutcore$dtlb$mdTLB$tlbmd_15_1 = 0;
soc$nutcore$dtlb$mdTLB$tlbmd_15_0 = 0;
soc$nutcore$dtlb$mdTLB$tlbmd_14_3 = 0;
soc$nutcore$dtlb$mdTLB$tlbmd_14_2 = 0;
soc$nutcore$dtlb$mdTLB$tlbmd_14_1 = 0;
soc$nutcore$dtlb$mdTLB$tlbmd_14_0 = 0;
soc$nutcore$dtlb$mdTLB$tlbmd_13_3 = 0;
soc$nutcore$dtlb$mdTLB$tlbmd_13_2 = 0;
soc$nutcore$dtlb$mdTLB$tlbmd_13_1 = 0;
soc$nutcore$dtlb$mdTLB$tlbmd_13_0 = 0;
soc$nutcore$dtlb$mdTLB$tlbmd_12_3 = 0;
soc$nutcore$dtlb$mdTLB$tlbmd_12_2 = 0;
soc$nutcore$dtlb$mdTLB$tlbmd_12_1 = 0;
soc$nutcore$dtlb$mdTLB$tlbmd_12_0 = 0;
soc$nutcore$dtlb$mdTLB$tlbmd_11_3 = 0;
soc$nutcore$dtlb$mdTLB$tlbmd_11_2 = 0;
soc$nutcore$dtlb$mdTLB$tlbmd_11_1 = 0;
soc$nutcore$dtlb$mdTLB$tlbmd_11_0 = 0;
soc$nutcore$dtlb$mdTLB$tlbmd_10_3 = 0;
soc$nutcore$dtlb$mdTLB$tlbmd_10_2 = 0;
soc$nutcore$dtlb$mdTLB$tlbmd_10_1 = 0;
soc$nutcore$dtlb$mdTLB$tlbmd_10_0 = 0;
soc$nutcore$dtlb$mdTLB$tlbmd_0_3 = 0;
soc$nutcore$dtlb$mdTLB$tlbmd_0_2 = 0;
soc$nutcore$dtlb$mdTLB$tlbmd_0_1 = 0;
soc$nutcore$dtlb$mdTLB$tlbmd_0_0 = 0;
soc$nutcore$dtlb$mdTLB$resetState = 0;
soc$nutcore$dtlb$mdTLB$_io_ready_T = 0;
soc$nutcore$dtlb$mdTLB$wen = 0;
soc$nutcore$dtlb$mdTLB$dataword = 0;
soc$nutcore$dtlb$mdTLB$resetSet = 0;
soc$nutcore$dtlb$mdTLB$setIdx = 0;
soc$nutcore$dtlb$mdTLB$waymask = 0;
soc$nutcore$dtlb$mdTLB$_T_7 = 0;
soc$nutcore$dtlb$mdTLB$_T_6 = 0;
soc$nutcore$dtlb$mdTLB$_T_5 = 0;
soc$nutcore$dtlb$mdTLB$_T_4 = 0;
soc$nutcore$dtlb$tlbExec$_io_mem_req_valid_T_4 = 0;
soc$nutcore$dtlb$c_3 = 0;
soc$nutcore$dtlb$c_2 = 0;
soc$nutcore$dtlb$c_1 = 0;
soc$nutcore$dtlb$c = 0;
soc$nutcore$dtlb$alreadyOutFinish = 0;
soc$nutcore$dmemXbar$state = 0;
soc$nutcore$dmemXbar$_T_14 = 0;
soc$nutcore$dmemXbar$inputArb$lockIdx = 0;
soc$nutcore$dmemXbar$inputArb$lockCount_value = 0;
soc$nutcore$dmemXbar$inputArb$locked = 0;
soc$nutcore$dmemXbar$inflightSrc = 0;
soc$nutcore$dataBuffer_3_data_imm = 0;
soc$nutcore$dataBuffer_3_ctrl_src2Type = 0;
soc$nutcore$dataBuffer_3_ctrl_src1Type = 0;
soc$nutcore$dataBuffer_3_ctrl_rfWen = 0;
soc$nutcore$dataBuffer_3_ctrl_rfSrc2 = 0;
soc$nutcore$dataBuffer_3_ctrl_rfSrc1 = 0;
soc$nutcore$dataBuffer_3_ctrl_rfDest = 0;
soc$nutcore$dataBuffer_3_ctrl_isNutCoreTrap = 0;
soc$nutcore$dataBuffer_3_ctrl_fuType = 0;
soc$nutcore$dataBuffer_3_ctrl_fuOpType = 0;
soc$nutcore$dataBuffer_3_cf_pnpc = 0;
soc$nutcore$dataBuffer_3_cf_pc = 0;
soc$nutcore$dataBuffer_3_cf_intrVec_9 = 0;
soc$nutcore$dataBuffer_3_cf_intrVec_8 = 0;
soc$nutcore$dataBuffer_3_cf_intrVec_7 = 0;
soc$nutcore$dataBuffer_3_cf_intrVec_6 = 0;
soc$nutcore$dataBuffer_3_cf_intrVec_5 = 0;
soc$nutcore$dataBuffer_3_cf_intrVec_4 = 0;
soc$nutcore$dataBuffer_3_cf_intrVec_3 = 0;
soc$nutcore$dataBuffer_3_cf_intrVec_2 = 0;
soc$nutcore$dataBuffer_3_cf_intrVec_11 = 0;
soc$nutcore$dataBuffer_3_cf_intrVec_10 = 0;
soc$nutcore$dataBuffer_3_cf_intrVec_1 = 0;
soc$nutcore$dataBuffer_3_cf_intrVec_0 = 0;
soc$nutcore$dataBuffer_3_cf_instr = 0;
soc$nutcore$dataBuffer_3_cf_exceptionVec_9 = 0;
soc$nutcore$dataBuffer_3_cf_exceptionVec_8 = 0;
soc$nutcore$dataBuffer_3_cf_exceptionVec_7 = 0;
soc$nutcore$dataBuffer_3_cf_exceptionVec_5 = 0;
soc$nutcore$dataBuffer_3_cf_exceptionVec_3 = 0;
soc$nutcore$dataBuffer_3_cf_exceptionVec_2 = 0;
soc$nutcore$dataBuffer_3_cf_exceptionVec_15 = 0;
soc$nutcore$dataBuffer_3_cf_exceptionVec_14 = 0;
soc$nutcore$dataBuffer_3_cf_exceptionVec_13 = 0;
soc$nutcore$dataBuffer_3_cf_exceptionVec_12 = 0;
soc$nutcore$dataBuffer_3_cf_exceptionVec_11 = 0;
soc$nutcore$dataBuffer_3_cf_exceptionVec_10 = 0;
soc$nutcore$dataBuffer_3_cf_exceptionVec_1 = 0;
soc$nutcore$dataBuffer_3_cf_exceptionVec_0 = 0;
soc$nutcore$dataBuffer_3_cf_crossPageIPFFix = 0;
soc$nutcore$dataBuffer_3_cf_brIdx = 0;
soc$nutcore$dataBuffer_2_data_imm = 0;
soc$nutcore$dataBuffer_2_ctrl_src2Type = 0;
soc$nutcore$dataBuffer_2_ctrl_src1Type = 0;
soc$nutcore$dataBuffer_2_ctrl_rfWen = 0;
soc$nutcore$dataBuffer_2_ctrl_rfSrc2 = 0;
soc$nutcore$dataBuffer_2_ctrl_rfSrc1 = 0;
soc$nutcore$dataBuffer_2_ctrl_rfDest = 0;
soc$nutcore$dataBuffer_2_ctrl_isNutCoreTrap = 0;
soc$nutcore$dataBuffer_2_ctrl_fuType = 0;
soc$nutcore$dataBuffer_2_ctrl_fuOpType = 0;
soc$nutcore$dataBuffer_2_cf_pnpc = 0;
soc$nutcore$dataBuffer_2_cf_pc = 0;
soc$nutcore$dataBuffer_2_cf_intrVec_9 = 0;
soc$nutcore$dataBuffer_2_cf_intrVec_8 = 0;
soc$nutcore$dataBuffer_2_cf_intrVec_7 = 0;
soc$nutcore$dataBuffer_2_cf_intrVec_6 = 0;
soc$nutcore$dataBuffer_2_cf_intrVec_5 = 0;
soc$nutcore$dataBuffer_2_cf_intrVec_4 = 0;
soc$nutcore$dataBuffer_2_cf_intrVec_3 = 0;
soc$nutcore$dataBuffer_2_cf_intrVec_2 = 0;
soc$nutcore$dataBuffer_2_cf_intrVec_11 = 0;
soc$nutcore$dataBuffer_2_cf_intrVec_10 = 0;
soc$nutcore$dataBuffer_2_cf_intrVec_1 = 0;
soc$nutcore$dataBuffer_2_cf_intrVec_0 = 0;
soc$nutcore$dataBuffer_2_cf_instr = 0;
soc$nutcore$dataBuffer_2_cf_exceptionVec_9 = 0;
soc$nutcore$dataBuffer_2_cf_exceptionVec_8 = 0;
soc$nutcore$dataBuffer_2_cf_exceptionVec_7 = 0;
soc$nutcore$dataBuffer_2_cf_exceptionVec_5 = 0;
soc$nutcore$dataBuffer_2_cf_exceptionVec_3 = 0;
soc$nutcore$dataBuffer_2_cf_exceptionVec_2 = 0;
soc$nutcore$dataBuffer_2_cf_exceptionVec_15 = 0;
soc$nutcore$dataBuffer_2_cf_exceptionVec_14 = 0;
soc$nutcore$dataBuffer_2_cf_exceptionVec_13 = 0;
soc$nutcore$dataBuffer_2_cf_exceptionVec_12 = 0;
soc$nutcore$dataBuffer_2_cf_exceptionVec_11 = 0;
soc$nutcore$dataBuffer_2_cf_exceptionVec_10 = 0;
soc$nutcore$dataBuffer_2_cf_exceptionVec_1 = 0;
soc$nutcore$dataBuffer_2_cf_exceptionVec_0 = 0;
soc$nutcore$dataBuffer_2_cf_crossPageIPFFix = 0;
soc$nutcore$dataBuffer_2_cf_brIdx = 0;
soc$nutcore$dataBuffer_1_data_imm = 0;
soc$nutcore$dataBuffer_1_ctrl_src2Type = 0;
soc$nutcore$dataBuffer_1_ctrl_src1Type = 0;
soc$nutcore$dataBuffer_1_ctrl_rfWen = 0;
soc$nutcore$dataBuffer_1_ctrl_rfSrc2 = 0;
soc$nutcore$dataBuffer_1_ctrl_rfSrc1 = 0;
soc$nutcore$dataBuffer_1_ctrl_rfDest = 0;
soc$nutcore$dataBuffer_1_ctrl_isNutCoreTrap = 0;
soc$nutcore$dataBuffer_1_ctrl_fuType = 0;
soc$nutcore$dataBuffer_1_ctrl_fuOpType = 0;
soc$nutcore$dataBuffer_1_cf_pnpc = 0;
soc$nutcore$dataBuffer_1_cf_pc = 0;
soc$nutcore$dataBuffer_1_cf_intrVec_9 = 0;
soc$nutcore$dataBuffer_1_cf_intrVec_8 = 0;
soc$nutcore$dataBuffer_1_cf_intrVec_7 = 0;
soc$nutcore$dataBuffer_1_cf_intrVec_6 = 0;
soc$nutcore$dataBuffer_1_cf_intrVec_5 = 0;
soc$nutcore$dataBuffer_1_cf_intrVec_4 = 0;
soc$nutcore$dataBuffer_1_cf_intrVec_3 = 0;
soc$nutcore$dataBuffer_1_cf_intrVec_2 = 0;
soc$nutcore$dataBuffer_1_cf_intrVec_11 = 0;
soc$nutcore$dataBuffer_1_cf_intrVec_10 = 0;
soc$nutcore$dataBuffer_1_cf_intrVec_1 = 0;
soc$nutcore$dataBuffer_1_cf_intrVec_0 = 0;
soc$nutcore$dataBuffer_1_cf_instr = 0;
soc$nutcore$dataBuffer_1_cf_exceptionVec_9 = 0;
soc$nutcore$dataBuffer_1_cf_exceptionVec_8 = 0;
soc$nutcore$dataBuffer_1_cf_exceptionVec_7 = 0;
soc$nutcore$dataBuffer_1_cf_exceptionVec_5 = 0;
soc$nutcore$dataBuffer_1_cf_exceptionVec_3 = 0;
soc$nutcore$dataBuffer_1_cf_exceptionVec_2 = 0;
soc$nutcore$dataBuffer_1_cf_exceptionVec_15 = 0;
soc$nutcore$dataBuffer_1_cf_exceptionVec_14 = 0;
soc$nutcore$dataBuffer_1_cf_exceptionVec_13 = 0;
soc$nutcore$dataBuffer_1_cf_exceptionVec_12 = 0;
soc$nutcore$dataBuffer_1_cf_exceptionVec_11 = 0;
soc$nutcore$dataBuffer_1_cf_exceptionVec_10 = 0;
soc$nutcore$dataBuffer_1_cf_exceptionVec_1 = 0;
soc$nutcore$dataBuffer_1_cf_exceptionVec_0 = 0;
soc$nutcore$dataBuffer_1_cf_crossPageIPFFix = 0;
soc$nutcore$dataBuffer_1_cf_brIdx = 0;
soc$nutcore$dataBuffer_0_data_imm = 0;
soc$nutcore$_GEN_1104 = 0;
soc$nutcore$dataBuffer_0_ctrl_src2Type = 0;
soc$nutcore$dataBuffer_0_ctrl_src1Type = 0;
soc$nutcore$dataBuffer_0_ctrl_rfWen = 0;
soc$nutcore$dataBuffer_0_ctrl_rfSrc2 = 0;
soc$nutcore$_GEN_1144 = 0;
soc$nutcore$dataBuffer_0_ctrl_rfSrc1 = 0;
soc$nutcore$_GEN_1148 = 0;
soc$nutcore$dataBuffer_0_ctrl_rfDest = 0;
soc$nutcore$_GEN_1136 = 0;
soc$nutcore$dataBuffer_0_ctrl_isNutCoreTrap = 0;
soc$nutcore$dataBuffer_0_ctrl_fuType = 0;
soc$nutcore$dataBuffer_0_ctrl_fuOpType = 0;
soc$nutcore$dataBuffer_0_cf_pnpc = 0;
soc$nutcore$_GEN_1312 = 0;
soc$nutcore$dataBuffer_0_cf_pc = 0;
soc$nutcore$_GEN_1316 = 0;
soc$nutcore$dataBuffer_0_cf_intrVec_9 = 0;
soc$nutcore$dataBuffer_0_cf_intrVec_8 = 0;
soc$nutcore$dataBuffer_0_cf_intrVec_7 = 0;
soc$nutcore$dataBuffer_0_cf_intrVec_6 = 0;
soc$nutcore$dataBuffer_0_cf_intrVec_5 = 0;
soc$nutcore$dataBuffer_0_cf_intrVec_4 = 0;
soc$nutcore$dataBuffer_0_cf_intrVec_3 = 0;
soc$nutcore$dataBuffer_0_cf_intrVec_2 = 0;
soc$nutcore$dataBuffer_0_cf_intrVec_11 = 0;
soc$nutcore$dataBuffer_0_cf_intrVec_10 = 0;
soc$nutcore$dataBuffer_0_cf_intrVec_1 = 0;
soc$nutcore$dataBuffer_0_cf_intrVec_0 = 0;
soc$nutcore$dataBuffer_0_cf_instr = 0;
soc$nutcore$_GEN_1320 = 0;
soc$nutcore$dataBuffer_0_cf_exceptionVec_9 = 0;
soc$nutcore$dataBuffer_0_cf_exceptionVec_8 = 0;
soc$nutcore$dataBuffer_0_cf_exceptionVec_7 = 0;
soc$nutcore$dataBuffer_0_cf_exceptionVec_5 = 0;
soc$nutcore$dataBuffer_0_cf_exceptionVec_3 = 0;
soc$nutcore$dataBuffer_0_cf_exceptionVec_2 = 0;
soc$nutcore$dataBuffer_0_cf_exceptionVec_15 = 0;
soc$nutcore$dataBuffer_0_cf_exceptionVec_14 = 0;
soc$nutcore$dataBuffer_0_cf_exceptionVec_13 = 0;
soc$nutcore$dataBuffer_0_cf_exceptionVec_12 = 0;
soc$nutcore$dataBuffer_0_cf_exceptionVec_11 = 0;
soc$nutcore$dataBuffer_0_cf_exceptionVec_10 = 0;
soc$nutcore$dataBuffer_0_cf_exceptionVec_1 = 0;
soc$nutcore$dataBuffer_0_cf_exceptionVec_0 = 0;
soc$nutcore$dataBuffer_0_cf_crossPageIPFFix = 0;
soc$nutcore$dataBuffer_0_cf_brIdx = 0;
soc$nutcore$c = 0;
soc$nutcore$backend$wbu_io_in_bits_r_isMMIO = 0;
soc$nutcore$backend$wbu_io_in_bits_r_intrNO = 0;
soc$nutcore$backend$wbu_io_in_bits_r_decode_ctrl_rfWen = 0;
soc$nutcore$backend$wbu_io_in_bits_r_decode_ctrl_rfDest = 0;
soc$nutcore$backend$wbu_io_in_bits_r_decode_ctrl_fuType = 0;
soc$nutcore$backend$wbu_io_in_bits_r_decode_cf_redirect_valid = 0;
soc$nutcore$backend$wbu_io_in_bits_r_decode_cf_redirect_target = 0;
soc$nutcore$backend$wbu_io_in_bits_r_decode_cf_pc = 0;
soc$nutcore$backend$wbu_io_in_bits_r_decode_cf_instr = 0;
soc$nutcore$backend$wbu_io_in_bits_r_commits_4 = 0;
soc$nutcore$backend$wbu_io_in_bits_r_commits_3 = 0;
soc$nutcore$backend$wbu_io_in_bits_r_commits_2 = 0;
soc$nutcore$backend$wbu_io_in_bits_r_commits_1 = 0;
soc$nutcore$backend$wbu_io_in_bits_r_commits_0 = 0;
soc$nutcore$backend$wbu$_GEN_4 = 0;
soc$nutcore$backend$wbu$c = 0;
soc$nutcore$backend$valid_1 = 0;
soc$nutcore$backend$wbu$_io_wb_rfWen_T = 0;
soc$nutcore$backend$wbu$_io_redirect_valid_T = 0;
soc$nutcore$frontend$ifu$_io_flushVec_T = 0;
soc$nutcore$_io_imem_T = 0;
soc$nutcore$_io_imem_T_3 = 0;
soc$nutcore$io_imem_cache$_s3_io_flush_T = 0;
soc$nutcore$_backend_io_flush_T = 0;
soc$nutcore$backend$_exu_io_flush_T = 0;
soc$nutcore$backend$exu$_fuValids_4_T_2 = 0;
soc$nutcore$_T = 0;
soc$nutcore$frontend$ibf$_T_9 = 0;
soc$nutcore$frontend$ifu$npc = 0;
soc$nutcore$itlb$tlbExec$isFlush = 0;
soc$nutcore$itlb$tlbExec$_io_mem_req_valid_T_4 = 0;
soc$nutcore$frontend$ifu$_io_imem_resp_ready_T_1 = 0;
soc$nutcore$io_imem_cache$s3$_respToL1Last_T_6 = 0;
soc$nutcore$io_imem_cache$s3$_respToL1Fire_T = 0;
soc$nutcore$io_imem_cache$s3$_io_in_ready_T_5 = 0;
soc$nutcore$io_imem_cache$s2$_io_in_ready_T_2 = 0;
soc$nutcore$io_imem_cache$_s3_io_in_bits_T = 0;
soc$nutcore$frontend$ifu$_brIdx_T_1 = 0;
soc$nutcore$frontend$ifu$x6 = 0;
soc$nutcore$frontend$io_imem_req_bits_user = 0;
soc$nutcore$backend$valid = 0;
soc$nutcore$backend$isu$c = 0;
soc$nutcore$backend$isu$busy = 0;
soc$nutcore$backend$exu_io_in_bits_r_data_src2 = 0;
soc$nutcore$backend$exu$csr$io_in_bits_src2 = 0;
soc$nutcore$backend$exu_io_in_bits_r_data_src1 = 0;
soc$nutcore$backend$exu$mdu$_div_io_in_bits_0_T_4 = 0;
soc$nutcore$backend$exu$alu$xorRes = 0;
soc$nutcore$backend$exu_io_in_bits_r_data_imm = 0;
soc$nutcore$backend$exu_io_in_bits_r_ctrl_rfWen = 0;
soc$nutcore$backend$isu$forwardRfWen = 0;
soc$nutcore$backend$exu_io_in_bits_r_ctrl_rfDest = 0;
soc$nutcore$backend$isu$src2DependEX = 0;
soc$nutcore$backend$isu$src1DependEX = 0;
soc$nutcore$backend$exu_io_in_bits_r_ctrl_isNutCoreTrap = 0;
soc$nutcore$backend$exu$_nutcoretrap_T = 0;
soc$nutcore$backend$exu_io_in_bits_r_ctrl_fuType = 0;
soc$nutcore$backend$isu$dontForward1 = 0;
soc$nutcore$backend$isu$src2Forward = 0;
soc$nutcore$backend$isu$src2ForwardNextCycle = 0;
soc$nutcore$backend$isu$src1Forward = 0;
soc$nutcore$backend$isu$src1ForwardNextCycle = 0;
soc$nutcore$backend$isu$_io_out_valid_T_1 = 0;
soc$nutcore$backend$exu$_fuValids_4_T_3 = 0;
soc$nutcore$backend$exu$_fuValids_3_T_3 = 0;
soc$nutcore$backend$exu$_fuValids_2_T_3 = 0;
soc$nutcore$backend$exu$_fuValids_1_T_3 = 0;
soc$nutcore$backend$exu$_fuValids_0_T_3 = 0;
soc$nutcore$backend$exu_io_in_bits_r_ctrl_fuOpType = 0;
soc$nutcore$backend$exu$mdu$io_in_bits_func = 0;
soc$nutcore$backend$exu$mdu$isW = 0;
soc$nutcore$backend$exu$mdu$isDiv = 0;
soc$nutcore$backend$exu$mdu$_mul_io_in_bits_1_T = 0;
soc$nutcore$backend$exu$mdu$isDivSign = 0;
soc$nutcore$backend$exu$lsu$atomALU$isAdderSub = 0;
soc$nutcore$backend$exu$isBru = 0;
soc$nutcore$backend$exu$csr$_isUret_T_1 = 0;
soc$nutcore$backend$exu$alu$isBranch = 0;
soc$nutcore$backend$exu$mdu$isDivReg_REG$NEXT = 0;
soc$nutcore$backend$exu$alu$REG_fuOpType$NEXT = 0;
soc$nutcore$backend$exu$alu$REG_btbType$NEXT = 0;
soc$nutcore$backend$exu$mou$flushTLB = 0;
soc$nutcore$backend$exu$mou$flushICache = 0;
soc$nutcore$backend$exu$mdu$_mul_io_in_valid_T_1 = 0;
soc$nutcore$backend$exu$mdu$_div_io_in_bits_1_T_7 = 0;
soc$nutcore$backend$exu$mdu$div$divBy0 = 0;
soc$nutcore$backend$exu$csr$_isEcall_T_2 = 0;
soc$nutcore$backend$exu$mdu$mul$mulRes_REG_1$NEXT = 0;
soc$nutcore$backend$exu$mdu$div$bSign = 0;
soc$nutcore$backend$exu$mdu$_div_io_in_bits_0_T_7 = 0;
soc$nutcore$backend$exu$mdu$mul$mulRes_REG$NEXT = 0;
soc$nutcore$backend$exu$mdu$div$aSign = 0;
soc$nutcore$backend$exu$lsu$scReq = 0;
soc$nutcore$backend$exu$lsu$lrReq = 0;
soc$nutcore$backend$exu$lsu$atomReq = 0;
soc$nutcore$backend$exu$lsu$amoReq = 0;
soc$nutcore$backend$exu$lsu$lsExecUnit$_io_loadAddrMisaligned_T_2 = 0;
soc$nutcore$backend$exu$lsu$_T_8 = 0;
soc$nutcore$backend$exu$alu$_wrong_T = 0;
soc$nutcore$backend$exu$alu$REG_valid$NEXT = 0;
soc$nutcore$backend$exu$alu$_adderRes_T_4 = 0;
soc$nutcore$backend$exu$alu$sltu = 0;
soc$nutcore$backend$exu$alu$slt = 0;
soc$nutcore$backend$exu$alu$taken = 0;
soc$nutcore$backend$exu$alu$REG_actualTaken$NEXT = 0;
soc$nutcore$backend$exu_io_in_bits_r_cf_pnpc = 0;
soc$nutcore$backend$exu_io_in_bits_r_cf_pc = 0;
soc$nutcore$backend$exu$mou$_io_redirect_target_T = 0;
soc$nutcore$backend$exu$csr$_sepc_T_6 = 0;
soc$nutcore$backend$exu$csr$_tval_T = 0;
soc$nutcore$backend$exu$alu$_T_98 = 0;
soc$nutcore$backend$exu$alu$REG_pc$NEXT = 0;
soc$nutcore$backend$exu$alu$_target_T_2 = 0;
soc$nutcore$backend$exu$alu$REG_actualTarget$NEXT = 0;
soc$nutcore$backend$exu_io_in_bits_r_cf_intrVec_9 = 0;
soc$nutcore$backend$exu_io_in_bits_r_cf_intrVec_8 = 0;
soc$nutcore$backend$exu_io_in_bits_r_cf_intrVec_7 = 0;
soc$nutcore$backend$exu_io_in_bits_r_cf_intrVec_6 = 0;
soc$nutcore$backend$exu_io_in_bits_r_cf_intrVec_5 = 0;
soc$nutcore$backend$exu_io_in_bits_r_cf_intrVec_4 = 0;
soc$nutcore$backend$exu_io_in_bits_r_cf_intrVec_3 = 0;
soc$nutcore$backend$exu_io_in_bits_r_cf_intrVec_2 = 0;
soc$nutcore$backend$exu_io_in_bits_r_cf_intrVec_11 = 0;
soc$nutcore$backend$exu_io_in_bits_r_cf_intrVec_10 = 0;
soc$nutcore$backend$exu_io_in_bits_r_cf_intrVec_1 = 0;
soc$nutcore$backend$exu_io_in_bits_r_cf_intrVec_0 = 0;
soc$nutcore$backend$exu$csr$raiseIntr = 0;
soc$nutcore$backend$exu$csr$intrNO = 0;
soc$nutcore$backend$exu_io_in_bits_r_cf_instr = 0;
soc$nutcore$backend$exu$lsu$funct3 = 0;
soc$nutcore$backend$exu$alu$isRVC = 0;
soc$nutcore$backend$exu$alu$_io_out_bits_T = 0;
soc$nutcore$backend$exu$alu$REG_isRVC$NEXT = 0;
soc$nutcore$backend$exu$alu$_io_redirect_target_T_7 = 0;
soc$nutcore$backend$exu$alu$_io_out_bits_T_12 = 0;
soc$nutcore$backend$exu$alu$_T_6 = 0;
soc$nutcore$backend$exu_io_in_bits_r_cf_exceptionVec_9 = 0;
soc$nutcore$backend$exu_io_in_bits_r_cf_exceptionVec_8 = 0;
soc$nutcore$backend$exu_io_in_bits_r_cf_exceptionVec_7 = 0;
soc$nutcore$backend$exu_io_in_bits_r_cf_exceptionVec_5 = 0;
soc$nutcore$backend$exu_io_in_bits_r_cf_exceptionVec_3 = 0;
soc$nutcore$backend$exu_io_in_bits_r_cf_exceptionVec_2 = 0;
soc$nutcore$backend$exu_io_in_bits_r_cf_exceptionVec_15 = 0;
soc$nutcore$backend$exu_io_in_bits_r_cf_exceptionVec_14 = 0;
soc$nutcore$backend$exu_io_in_bits_r_cf_exceptionVec_13 = 0;
soc$nutcore$backend$exu_io_in_bits_r_cf_exceptionVec_12 = 0;
soc$nutcore$backend$exu$csr$_hasInstrPageFault_T = 0;
soc$nutcore$backend$exu$csr$_tvalWen_T_1 = 0;
soc$nutcore$backend$exu_io_in_bits_r_cf_exceptionVec_11 = 0;
soc$nutcore$backend$exu_io_in_bits_r_cf_exceptionVec_10 = 0;
soc$nutcore$backend$exu_io_in_bits_r_cf_exceptionVec_1 = 0;
soc$nutcore$backend$exu_io_in_bits_r_cf_exceptionVec_0 = 0;
soc$nutcore$backend$exu_io_in_bits_r_cf_crossPageIPFFix = 0;
soc$nutcore$backend$exu$csr$tval = 0;
soc$nutcore$backend$exu_io_in_bits_r_cf_brIdx = 0;
soc$nutcore$backend$exu$alu$predictWrong = 0;
soc$nutcore$backend$exu$alu$REG_isMissPredict$NEXT = 0;
soc$nutcore$backend$exu$alu$wrong = 0;
soc$nutcore$backend$exu$alu$right = 0;
soc$nutcore$backend$exu$alu$_T_97 = 0;
soc$nutcore$backend$exu$mou$c_1 = 0;
soc$nutcore$backend$exu$mou$c = 0;
soc$nutcore$backend$exu$mdu$mul$io_out_valid_REG_3 = 0;
soc$nutcore$backend$exu$mdu$mul$busy = 0;
soc$nutcore$backend$exu$mdu$mul$_io_in_ready_T = 0;
soc$nutcore$backend$exu$mdu$div$state = 0;
soc$nutcore$backend$exu$mdu$div$_newReq_T = 0;
soc$nutcore$backend$exu$mdu$div$_T_6 = 0;
soc$nutcore$backend$exu$mdu$div$_T_5 = 0;
soc$nutcore$backend$exu$mdu$div$_T_4 = 0;
soc$nutcore$backend$exu$mdu$div$newReq = 0;
soc$nutcore$backend$exu$mdu$isDivReg_REG = 0;
soc$nutcore$backend$exu$mdu$_io_out_valid_T = 0;
soc$nutcore$backend$exu$mdu$div$shiftReg = 0;
soc$nutcore$backend$exu$mdu$div$lo = 0;
soc$nutcore$backend$exu$mdu$div$hi = 0;
soc$nutcore$backend$exu$mdu$div$qSignReg = 0;
soc$nutcore$backend$exu$mdu$div$cnt_value = 0;
soc$nutcore$backend$exu$mdu$div$bReg = 0;
soc$nutcore$backend$exu$mdu$div$aValx2Reg = 0;
soc$nutcore$backend$exu$mdu$div$aSignReg = 0;
soc$nutcore$backend$exu$mdu$c = 0;
soc$nutcore$backend$exu$lsu$state = 0;
soc$nutcore$backend$exu$lsu$_T_40 = 0;
soc$nutcore$backend$exu$lsu$_T_33 = 0;
soc$nutcore$backend$exu$lsu$_T_26 = 0;
soc$nutcore$backend$exu$lsu$_T_20 = 0;
soc$nutcore$backend$exu$lsu$_T_13 = 0;
soc$nutcore$backend$exu$lsu$_T_1 = 0;
soc$nutcore$backend$exu$lsu$_T = 0;
soc$nutcore$backend$exu$lsu$_GEN_65 = 0;
soc$nutcore$backend$exu$lsu$lsExecUnit$size = 0;
soc$nutcore$backend$exu$lsu$lsExecUnit$io__dmem_req_bits_size = 0;
soc$nutcore$backend$exu$lsu$_GEN_64 = 0;
soc$nutcore$backend$exu$lsu$lsExecUnit$reqAddr = 0;
soc$nutcore$dtlb$_mdTLB_io_rindex_T_1 = 0;
soc$nutcore$backend$exu$lsu$lsExecUnit$addrLatch$NEXT = 0;
soc$nutcore$backend$exu$lsu$lsExecUnit$reqWmask = 0;
soc$nutcore$backend$exu$lsu$lsExecUnit$_addrAligned_T_17 = 0;
soc$nutcore$backend$exu$lsu$_GEN_62 = 0;
soc$nutcore$backend$exu$lsu$lsExecUnit$isStore = 0;
soc$nutcore$backend$exu$lsu$lsExecUnit$io__dmem_req_bits_cmd = 0;
soc$nutcore$backend$exu$lsu$lsExecUnit$partialLoad = 0;
soc$nutcore$backend$exu$lsu$lsExecUnit$_io_storeAddrMisaligned_T_3 = 0;
soc$nutcore$backend$exu$lsu$lsExecUnit$_io_loadAddrMisaligned_T_5 = 0;
soc$nutcore$backend$exu$lsu$lsExecUnit$_T_43 = 0;
soc$nutcore$backend$exu$lsu$_T_48 = 0;
soc$nutcore$backend$exu$csr$tvalWen = 0;
soc$nutcore$backend$exu$lsu$mmioReg = 0;
soc$nutcore$backend$exu$lsu$lsExecUnit$state = 0;
soc$nutcore$backend$exu$lsu$lsExecUnit$_io_dmem_req_valid_T_5 = 0;
soc$nutcore$backend$exu$lsu$lsExecUnit$r_1 = 0;
soc$nutcore$backend$exu$lsu$lsExecUnit$r = 0;
soc$nutcore$backend$exu$lsu$lsExecUnit$c_4 = 0;
soc$nutcore$backend$exu$lsu$lsExecUnit$c_3 = 0;
soc$nutcore$backend$exu$lsu$lsExecUnit$c_2 = 0;
soc$nutcore$backend$exu$lsu$lsExecUnit$c_1 = 0;
soc$nutcore$backend$exu$lsu$lsExecUnit$c = 0;
soc$nutcore$backend$exu$lsu$lsExecUnit$rdataLatch = 0;
soc$nutcore$backend$exu$lsu$lsExecUnit$addrLatch = 0;
soc$nutcore$backend$exu$lsu$lsExecUnit$_io_out_bits_T_1 = 0;
soc$nutcore$backend$exu$lsu$c_5 = 0;
soc$nutcore$backend$exu$lsu$c_4 = 0;
soc$nutcore$backend$exu$lsu$c_3 = 0;
soc$nutcore$backend$exu$lsu$c_2 = 0;
soc$nutcore$backend$exu$lsu$c_1 = 0;
soc$nutcore$backend$exu$lsu$c = 0;
soc$nutcore$backend$exu$lsu$atomRegReg = 0;
soc$nutcore$backend$exu$lsu$atomMemReg = 0;
soc$nutcore$backend$exu$lsu$atomALU$_io_result_T_5 = 0;
soc$nutcore$backend$exu$lsu$_GEN_66 = 0;
soc$nutcore$backend$exu$lsu$lsExecUnit$_reqWdata_T_19 = 0;
soc$nutcore$backend$exu$csr$uepc = 0;
soc$nutcore$backend$exu$csr$uepc$NEXT = 0;
soc$nutcore$backend$exu$csr$stvec = 0;
soc$nutcore$backend$exu$csr$stval = 0;
soc$nutcore$backend$exu$csr$sscratch = 0;
soc$nutcore$backend$exu$csr$sepc = 0;
soc$nutcore$backend$exu$csr$scounteren = 0;
soc$nutcore$backend$exu$csr$scause = 0;
soc$nutcore$backend$exu$csr$satp = 0;
soc$nutcore$itlb$tlbExec$io_satp = 0;
soc$nutcore$itlb$tlbExec$_satp_T_2 = 0;
soc$nutcore$itlb$tlbExec$hitVec = 0;
soc$nutcore$itlb$tlbExec$miss = 0;
soc$nutcore$itlb$tlbExec$hit = 0;
soc$nutcore$itlb$tlbExec$_T_8 = 0;
soc$nutcore$itlb$tlbExec$waymask = 0;
soc$nutcore$itlb$tlbExec$REG_2$NEXT = 0;
soc$nutcore$itlb$tlbExec$_hitMeta_T_12 = 0;
soc$nutcore$itlb$tlbExec$_hitMeta_T_14 = 0;
soc$nutcore$itlb$tlbExec$_hitFlag_T_7 = 0;
soc$nutcore$itlb$tlbExec$_hitFlag_T_6 = 0;
soc$nutcore$itlb$tlbExec$_hitFlag_T_5 = 0;
soc$nutcore$itlb$tlbExec$_hitFlag_T_4 = 0;
soc$nutcore$itlb$tlbExec$_hitFlag_T_3 = 0;
soc$nutcore$itlb$tlbExec$_hitFlag_T_2 = 0;
soc$nutcore$itlb$tlbExec$_hitFlag_T_1 = 0;
soc$nutcore$itlb$tlbExec$_hitFlag_T = 0;
soc$nutcore$itlb$tlbExec$_hitData_T_10 = 0;
soc$nutcore$itlb$tlbExec$_hitData_T_14 = 0;
soc$nutcore$itlb$tlbExec$_hitWB_T_4 = 0;
soc$nutcore$itlb$tlbExec$hitRefillFlag = 0;
soc$nutcore$itlb$tlbExec$_io_out_bits_addr_T_27 = 0;
soc$nutcore$dtlb$tlbExec$hitVec = 0;
soc$nutcore$dtlb$tlbExec$miss = 0;
soc$nutcore$dtlb$tlbExec$hit = 0;
soc$nutcore$dtlb$tlbExec$waymask = 0;
soc$nutcore$dtlb$tlbExec$REG_2$NEXT = 0;
soc$nutcore$dtlb$tlbExec$_hitMeta_T_12 = 0;
soc$nutcore$dtlb$tlbExec$_hitMeta_T_14 = 0;
soc$nutcore$dtlb$tlbExec$_hitFlag_T_7 = 0;
soc$nutcore$dtlb$tlbExec$_hitFlag_T_6 = 0;
soc$nutcore$dtlb$tlbExec$_hitFlag_T_5 = 0;
soc$nutcore$dtlb$tlbExec$_hitFlag_T_4 = 0;
soc$nutcore$dtlb$tlbExec$_hitFlag_T_3 = 0;
soc$nutcore$dtlb$tlbExec$_hitFlag_T_2 = 0;
soc$nutcore$dtlb$tlbExec$_hitFlag_T_1 = 0;
soc$nutcore$dtlb$tlbExec$_hitFlag_T = 0;
soc$nutcore$dtlb$tlbExec$_hitData_T_10 = 0;
soc$nutcore$dtlb$tlbExec$_hitData_T_14 = 0;
soc$nutcore$dtlb$tlbExec$_hitWB_T_4 = 0;
soc$nutcore$dtlb$tlbExec$hitRefillFlag = 0;
soc$nutcore$dtlb$tlbExec$_io_out_bits_addr_T_27 = 0;
soc$nutcore$backend$exu$csr$priviledgeMode = 0;
soc$nutcore$itlb$tlbExec$_permCheck_T_5 = 0;
soc$nutcore$itlb$_vmEnable_T_5 = 0;
soc$nutcore$backend$exu$csr$_intrVecEnable_9_T_4 = 0;
soc$nutcore$itlb$vmEnable = 0;
soc$nutcore$itlb$_T_2 = 0;
soc$nutcore$itlb$_GEN_20 = 0;
soc$nutcore$itlb$_GEN_18 = 0;
soc$nutcore$io_imem_cache$s1$_T_2 = 0;
soc$nutcore$itlb$_GEN_16 = 0;
soc$nutcore$io_imem_cache$s1$_T_18 = 0;
soc$nutcore$backend$exu$csr$pmpcfg3 = 0;
soc$nutcore$backend$exu$csr$pmpcfg2 = 0;
soc$nutcore$backend$exu$csr$pmpcfg1 = 0;
soc$nutcore$backend$exu$csr$pmpcfg0 = 0;
soc$nutcore$backend$exu$csr$pmpaddr3 = 0;
soc$nutcore$backend$exu$csr$pmpaddr2 = 0;
soc$nutcore$backend$exu$csr$pmpaddr1 = 0;
soc$nutcore$backend$exu$csr$pmpaddr0 = 0;
soc$nutcore$backend$exu$csr$perfCnts_99 = 0;
soc$nutcore$backend$exu$csr$perfCnts_98 = 0;
soc$nutcore$backend$exu$csr$perfCnts_97 = 0;
soc$nutcore$backend$exu$csr$perfCnts_96 = 0;
soc$nutcore$backend$exu$csr$perfCnts_95 = 0;
soc$nutcore$backend$exu$csr$perfCnts_94 = 0;
soc$nutcore$backend$exu$csr$perfCnts_93 = 0;
soc$nutcore$backend$exu$csr$perfCnts_92 = 0;
soc$nutcore$backend$exu$csr$perfCnts_91 = 0;
soc$nutcore$backend$exu$csr$perfCnts_90 = 0;
soc$nutcore$backend$exu$csr$perfCnts_9 = 0;
soc$nutcore$backend$exu$csr$perfCnts_89 = 0;
soc$nutcore$backend$exu$csr$perfCnts_88 = 0;
soc$nutcore$backend$exu$csr$perfCnts_87 = 0;
soc$nutcore$backend$exu$csr$perfCnts_86 = 0;
soc$nutcore$backend$exu$csr$perfCnts_85 = 0;
soc$nutcore$backend$exu$csr$perfCnts_84 = 0;
soc$nutcore$backend$exu$csr$perfCnts_83 = 0;
soc$nutcore$backend$exu$csr$perfCnts_82 = 0;
soc$nutcore$backend$exu$csr$perfCnts_81 = 0;
soc$nutcore$backend$exu$csr$perfCnts_80 = 0;
soc$nutcore$backend$exu$csr$perfCnts_8 = 0;
soc$nutcore$backend$exu$csr$perfCnts_79 = 0;
soc$nutcore$backend$exu$csr$perfCnts_78 = 0;
soc$nutcore$backend$exu$csr$perfCnts_77 = 0;
soc$nutcore$backend$exu$csr$perfCnts_76 = 0;
soc$nutcore$backend$exu$csr$perfCnts_75 = 0;
soc$nutcore$backend$exu$csr$perfCnts_74 = 0;
soc$nutcore$backend$exu$csr$perfCnts_73 = 0;
soc$nutcore$backend$exu$csr$perfCnts_72 = 0;
soc$nutcore$backend$exu$csr$perfCnts_71 = 0;
soc$nutcore$backend$exu$csr$perfCnts_70 = 0;
soc$nutcore$backend$exu$csr$perfCnts_7 = 0;
soc$nutcore$backend$exu$csr$perfCnts_69 = 0;
soc$nutcore$backend$exu$csr$perfCnts_68 = 0;
soc$nutcore$backend$exu$csr$perfCnts_67 = 0;
soc$nutcore$backend$exu$csr$perfCnts_66 = 0;
soc$nutcore$backend$exu$csr$perfCnts_65 = 0;
soc$nutcore$backend$exu$csr$perfCnts_64 = 0;
soc$nutcore$backend$exu$csr$perfCnts_63 = 0;
soc$nutcore$backend$exu$csr$perfCnts_62 = 0;
soc$nutcore$backend$exu$csr$perfCnts_61 = 0;
soc$nutcore$backend$exu$csr$perfCnts_60 = 0;
soc$nutcore$backend$exu$csr$perfCnts_6 = 0;
soc$nutcore$backend$exu$csr$perfCnts_59 = 0;
soc$nutcore$backend$exu$csr$perfCnts_58 = 0;
soc$nutcore$backend$exu$csr$perfCnts_57 = 0;
soc$nutcore$backend$exu$csr$perfCnts_56 = 0;
soc$nutcore$backend$exu$csr$perfCnts_55 = 0;
soc$nutcore$backend$exu$csr$perfCnts_54 = 0;
soc$nutcore$backend$exu$csr$perfCnts_53 = 0;
soc$nutcore$backend$exu$csr$perfCnts_52 = 0;
soc$nutcore$backend$exu$csr$perfCnts_51 = 0;
soc$nutcore$backend$exu$csr$perfCnts_50 = 0;
soc$nutcore$backend$exu$csr$perfCnts_5 = 0;
soc$nutcore$backend$exu$csr$perfCnts_49 = 0;
soc$nutcore$backend$exu$csr$perfCnts_48 = 0;
soc$nutcore$backend$exu$csr$perfCnts_47 = 0;
soc$nutcore$backend$exu$csr$perfCnts_46 = 0;
soc$nutcore$backend$exu$csr$perfCnts_45 = 0;
soc$nutcore$backend$exu$csr$perfCnts_44 = 0;
soc$nutcore$backend$exu$csr$perfCnts_43 = 0;
soc$nutcore$backend$exu$csr$perfCnts_42 = 0;
soc$nutcore$backend$exu$csr$perfCnts_41 = 0;
soc$nutcore$backend$exu$csr$perfCnts_40 = 0;
soc$nutcore$backend$exu$csr$perfCnts_4 = 0;
soc$nutcore$backend$exu$csr$perfCnts_39 = 0;
soc$nutcore$backend$exu$csr$perfCnts_38 = 0;
soc$nutcore$backend$exu$csr$perfCnts_37 = 0;
soc$nutcore$backend$exu$csr$perfCnts_36 = 0;
soc$nutcore$backend$exu$csr$perfCnts_35 = 0;
soc$nutcore$backend$exu$csr$perfCnts_34 = 0;
soc$nutcore$backend$exu$csr$perfCnts_33 = 0;
soc$nutcore$backend$exu$csr$perfCnts_32 = 0;
soc$nutcore$backend$exu$csr$perfCnts_31 = 0;
soc$nutcore$backend$exu$csr$perfCnts_30 = 0;
soc$nutcore$backend$exu$csr$perfCnts_3 = 0;
soc$nutcore$backend$exu$csr$perfCnts_29 = 0;
soc$nutcore$backend$exu$csr$perfCnts_28 = 0;
soc$nutcore$backend$exu$csr$perfCnts_27 = 0;
soc$nutcore$backend$exu$csr$perfCnts_26 = 0;
soc$nutcore$backend$exu$csr$perfCnts_25 = 0;
soc$nutcore$backend$exu$csr$perfCnts_24 = 0;
soc$nutcore$backend$exu$csr$perfCnts_23 = 0;
soc$nutcore$backend$exu$csr$perfCnts_22 = 0;
soc$nutcore$backend$exu$csr$perfCnts_21 = 0;
soc$nutcore$backend$exu$csr$perfCnts_20 = 0;
soc$nutcore$backend$exu$csr$perfCnts_2 = 0;
soc$nutcore$backend$exu$csr$perfCnts_19 = 0;
soc$nutcore$backend$exu$csr$perfCnts_18 = 0;
soc$nutcore$backend$exu$csr$perfCnts_17 = 0;
soc$nutcore$backend$exu$csr$perfCnts_16 = 0;
soc$nutcore$backend$exu$csr$perfCnts_15 = 0;
soc$nutcore$backend$exu$csr$perfCnts_14 = 0;
soc$nutcore$backend$exu$csr$perfCnts_13 = 0;
soc$nutcore$backend$exu$csr$perfCnts_127 = 0;
soc$nutcore$backend$exu$csr$perfCnts_126 = 0;
soc$nutcore$backend$exu$csr$perfCnts_125 = 0;
soc$nutcore$backend$exu$csr$perfCnts_124 = 0;
soc$nutcore$backend$exu$csr$perfCnts_123 = 0;
soc$nutcore$backend$exu$csr$perfCnts_122 = 0;
soc$nutcore$backend$exu$csr$perfCnts_121 = 0;
soc$nutcore$backend$exu$csr$perfCnts_120 = 0;
soc$nutcore$backend$exu$csr$perfCnts_12 = 0;
soc$nutcore$backend$exu$csr$perfCnts_119 = 0;
soc$nutcore$backend$exu$csr$perfCnts_118 = 0;
soc$nutcore$backend$exu$csr$perfCnts_117 = 0;
soc$nutcore$backend$exu$csr$perfCnts_116 = 0;
soc$nutcore$backend$exu$csr$perfCnts_115 = 0;
soc$nutcore$backend$exu$csr$perfCnts_114 = 0;
soc$nutcore$backend$exu$csr$perfCnts_113 = 0;
soc$nutcore$backend$exu$csr$perfCnts_112 = 0;
soc$nutcore$backend$exu$csr$perfCnts_111 = 0;
soc$nutcore$backend$exu$csr$perfCnts_110 = 0;
soc$nutcore$backend$exu$csr$perfCnts_11 = 0;
soc$nutcore$backend$exu$csr$perfCnts_109 = 0;
soc$nutcore$backend$exu$csr$perfCnts_108 = 0;
soc$nutcore$backend$exu$csr$perfCnts_107 = 0;
soc$nutcore$backend$exu$csr$perfCnts_106 = 0;
soc$nutcore$backend$exu$csr$perfCnts_105 = 0;
soc$nutcore$backend$exu$csr$perfCnts_104 = 0;
soc$nutcore$backend$exu$csr$perfCnts_103 = 0;
soc$nutcore$backend$exu$csr$perfCnts_102 = 0;
soc$nutcore$backend$exu$csr$perfCnts_100 = 0;
soc$nutcore$backend$exu$csr$perfCnts_10 = 0;
soc$nutcore$backend$exu$csr$perfCnts_1 = 0;
soc$nutcore$backend$exu$csr$perfCnts_0 = 0;
soc$nutcore$backend$exu$csr$mvendorid = 0;
soc$nutcore$backend$exu$csr$mtvec = 0;
soc$nutcore$backend$exu$csr$mtval = 0;
soc$nutcore$backend$exu$csr$mstatus = 0;
soc$nutcore$backend$exu$csr$_mstatusStruct_WIRE = 0;
soc$nutcore$backend$exu$csr$_mstatusStruct_T_15 = 0;
soc$nutcore$backend$exu$csr$_mstatusStruct_T_14 = 0;
soc$nutcore$backend$exu$csr$_mstatusOld_WIRE_3 = 0;
soc$nutcore$backend$exu$csr$_mstatusOld_WIRE_1 = 0;
soc$nutcore$itlb$tlbExec$_T_38 = 0;
soc$nutcore$itlb$tlbExec$hitCheck = 0;
soc$nutcore$itlb$tlbExec$hitExec = 0;
soc$nutcore$itlb$tlbExec$_hitinstrPF_T_1 = 0;
soc$nutcore$itlb$tlbExec$_io_ipf_T = 0;
soc$nutcore$itlb$_T_4 = 0;
soc$nutcore$itlb$_T_5 = 0;
soc$nutcore$itlb$_GEN_27 = 0;
soc$nutcore$frontend$ifu$_io_out_bits_pc_T = 0;
soc$nutcore$itlb$_GEN_25 = 0;
soc$nutcore$itlb$tlbExec$_hitWB_T_7 = 0;
soc$nutcore$itlb$tlbExec$_io_out_valid_T_8 = 0;
soc$nutcore$itlb$_GEN_23 = 0;
soc$nutcore$io_imem_cache$s1$readBusValid = 0;
soc$nutcore$itlb$tlbExec$_T_63 = 0;
soc$nutcore$itlb$tlbExec$_T_6 = 0;
soc$nutcore$itlb$tlbExec$_T_47 = 0;
soc$nutcore$backend$exu$csr$_io_dmemMMU_priviledgeMode_T_1 = 0;
soc$nutcore$dtlb$tlbExec$_T_48 = 0;
soc$nutcore$dtlb$tlbExec$hitCheck = 0;
soc$nutcore$dtlb$tlbExec$hitStore = 0;
soc$nutcore$dtlb$tlbExec$hitLoad = 0;
soc$nutcore$dtlb$vmEnable = 0;
soc$nutcore$frontend$idu$decoder1$_io_out_bits_cf_exceptionVec_1_T_2 = 0;
soc$nutcore$frontend$idu$decoder1$_io_out_bits_cf_exceptionVec_1_T_3 = 0;
soc$nutcore$_dataBuffer_T_cf_exceptionVec_1 = 0;
soc$nutcore$dtlb$_GEN_24 = 0;
soc$nutcore$dtlb$_GEN_22 = 0;
soc$nutcore$dmemXbar$inputArb$_GEN_26 = 0;
soc$nutcore$backend$exu$csr$mscratch = 0;
soc$nutcore$backend$exu$csr$misa = 0;
soc$nutcore$backend$exu$csr$mipReg = 0;
soc$nutcore$backend$exu$csr$mimpid = 0;
soc$nutcore$backend$exu$csr$mie = 0;
soc$nutcore$backend$exu$csr$mideleg = 0;
soc$nutcore$backend$exu$csr$sipMask = 0;
soc$nutcore$backend$exu$csr$sieMask = 0;
soc$nutcore$backend$exu$csr$mhartid = 0;
soc$nutcore$backend$exu$csr$mepc = 0;
soc$nutcore$backend$exu$csr$medeleg = 0;
soc$nutcore$backend$exu$csr$mcounteren = 0;
soc$nutcore$backend$exu$csr$mcause = 0;
soc$nutcore$backend$exu$csr$marchid = 0;
soc$nutcore$backend$exu$csr$lrAddr = 0;
soc$nutcore$backend$exu$csr$lr = 0;
soc$nutcore$backend$exu$lsu$scInvalid = 0;
soc$nutcore$backend$exu$lsu$_io_out_bits_T_2 = 0;
soc$nutcore$backend$exu$csr$_T_1137 = 0;
soc$nutcore$backend$exu$csr$_T_1136 = 0;
soc$nutcore$backend$exu$csr$_T_1135 = 0;
soc$nutcore$backend$exu$csr$_csrExceptionVec_3_T = 0;
soc$nutcore$backend$exu$csr$_csrExceptionVec_9_T_2 = 0;
soc$nutcore$backend$exu$csr$_csrExceptionVec_8_T_2 = 0;
soc$nutcore$backend$exu$csr$_csrExceptionVec_11_T_2 = 0;
soc$nutcore$backend$exu$csr$c_9 = 0;
soc$nutcore$backend$exu$csr$c_8 = 0;
soc$nutcore$backend$exu$csr$c_7 = 0;
soc$nutcore$backend$exu$csr$c_6 = 0;
soc$nutcore$backend$exu$csr$c_5 = 0;
soc$nutcore$backend$exu$csr$c_4 = 0;
soc$nutcore$backend$exu$csr$c_3 = 0;
soc$nutcore$backend$exu$csr$c_2 = 0;
soc$nutcore$backend$exu$csr$c_12 = 0;
soc$nutcore$backend$exu$csr$c_11 = 0;
soc$nutcore$backend$exu$csr$c_10 = 0;
soc$nutcore$backend$exu$csr$c_1 = 0;
soc$nutcore$backend$exu$csr$c = 0;
soc$nutcore$backend$exu$c_1 = 0;
soc$nutcore$backend$exu$c = 0;
soc$nutcore$backend$isu$_io_out_bits_data_src2_T_16 = 0;
soc$nutcore$backend$isu$_io_out_bits_data_src1_T_19 = 0;
soc$nutcore$backend$exu$alu$c_5 = 0;
soc$nutcore$backend$exu$alu$c_4 = 0;
soc$nutcore$backend$exu$alu$c_3 = 0;
soc$nutcore$backend$exu$alu$c_2 = 0;
soc$nutcore$backend$exu$alu$c_1 = 0;
soc$nutcore$backend$exu$alu$c = 0;
soc$nutcore$backend$exu$alu$REG_valid = 0;
soc$nutcore$frontend$ifu$bp1$reqLatch_valid$NEXT = 0;
soc$nutcore$backend$exu$alu$REG_pc = 0;
soc$nutcore$frontend$ifu$bp1$reqLatch_pc$NEXT = 0;
soc$nutcore$frontend$ifu$bp1$cnt$NEXT = 0;
soc$nutcore$backend$exu$alu$REG_isRVC = 0;
soc$nutcore$backend$exu$alu$REG_isMissPredict = 0;
soc$nutcore$frontend$ifu$bp1$btb$wen = 0;
soc$nutcore$backend$exu$alu$REG_fuOpType = 0;
soc$nutcore$frontend$ifu$bp1$_T_48 = 0;
soc$nutcore$frontend$ifu$bp1$reqLatch_fuOpType$NEXT = 0;
soc$nutcore$backend$exu$alu$REG_btbType = 0;
soc$nutcore$backend$exu$alu$REG_actualTarget = 0;
soc$mmioXbar$state = 0;
soc$mmioXbar$_io_out_2_req_valid_T_2 = 0;
soc$mmioXbar$_io_out_1_req_valid_T_2 = 0;
soc$mmioXbar$_io_out_0_req_valid_T_2 = 0;
mmio$xbar$reqInvalidAddr = 0;
mmio$xbar$_T_3 = 0;
soc$plic_io_in_bridge$_toAXI4Lite_T_2 = 0;
soc$plic_io_in_bridge$_io_out_ar_valid_T_5 = 0;
soc$plic_io_in_bridge$_io_out_aw_valid_T_3 = 0;
soc$plic_io_in_bridge$_wSend_T_1 = 0;
soc$plic_io_in_bridge$_wSend_T_5 = 0;
soc$plic$_T_42 = 0;
soc$clint_io_in_bridge$_toAXI4Lite_T_2 = 0;
soc$clint_io_in_bridge$_io_out_ar_valid_T_5 = 0;
soc$mmioXbar$outSelRespVec_2 = 0;
soc$mmioXbar$_io_out_2_resp_ready_T_2 = 0;
soc$mmioXbar$outSelRespVec_1 = 0;
soc$mmioXbar$_io_out_1_resp_ready_T_2 = 0;
soc$plic$_io_in_ar_ready_T_1 = 0;
soc$plic_io_in_bridge$_io_in_req_ready_T_3 = 0;
soc$mmioXbar$outSelRespVec_0 = 0;
soc$mmioXbar$_io_out_0_resp_ready_T_2 = 0;
soc$mmioXbar$c_2 = 0;
soc$mmioXbar$c_1 = 0;
soc$mmioXbar$c = 0;
soc$mem_l2cacheOut_cache$valid_1 = 0;
soc$mem_l2cacheOut_cache$valid = 0;
soc$mem_l2cacheOut_cache$s3_io_in_bits_r_waymask = 0;
soc$mem_l2cacheOut_cache$s3$_meta_T_3 = 0;
soc$mem_l2cacheOut_cache$s3$_meta_T_2 = 0;
soc$mem_l2cacheOut_cache$s3$_meta_T_1 = 0;
soc$mem_l2cacheOut_cache$s3$_meta_T = 0;
soc$mem_l2cacheOut_cache$s3_io_in_bits_r_req_wmask = 0;
soc$mem_l2cacheOut_cache$s3_io_in_bits_r_req_wdata = 0;
soc$mem_l2cacheOut_cache$s3_io_in_bits_r_req_size = 0;
soc$mem_l2cacheOut_cache$s3_io_in_bits_r_req_cmd = 0;
soc$mem_l2cacheOut_cache$s3$_wordMask_T_1 = 0;
soc$mem_l2cacheOut_cache$s3$probe = 0;
soc$mem_l2cacheOut_cache$s3_io_in_bits_r_req_addr = 0;
soc$mem_l2cacheOut_cache$s3$_metaRefillWriteBus_T_7 = 0;
soc$mem_l2cacheOut_cache$s3$_addr_T_3 = 0;
soc$mem_l2cacheOut_cache$s3$_addr_T_2 = 0;
soc$mem_l2cacheOut_cache$s3$_addr_T_1 = 0;
soc$mem_l2cacheOut_cache$s3_io_in_bits_r_mmio = 0;
soc$mem_l2cacheOut_cache$s3$mmio = 0;
soc$mem_l2cacheOut_cache$s3_io_in_bits_r_metas_3_valid = 0;
soc$mem_l2cacheOut_cache$s3_io_in_bits_r_metas_3_tag = 0;
soc$mem_l2cacheOut_cache$s3_io_in_bits_r_metas_3_dirty = 0;
soc$mem_l2cacheOut_cache$s3_io_in_bits_r_metas_2_valid = 0;
soc$mem_l2cacheOut_cache$s3_io_in_bits_r_metas_2_tag = 0;
soc$mem_l2cacheOut_cache$s3_io_in_bits_r_metas_2_dirty = 0;
soc$mem_l2cacheOut_cache$s3_io_in_bits_r_metas_1_valid = 0;
soc$mem_l2cacheOut_cache$s3_io_in_bits_r_metas_1_tag = 0;
soc$mem_l2cacheOut_cache$s3_io_in_bits_r_metas_1_dirty = 0;
soc$mem_l2cacheOut_cache$s3_io_in_bits_r_metas_0_valid = 0;
soc$mem_l2cacheOut_cache$s3_io_in_bits_r_metas_0_tag = 0;
soc$mem_l2cacheOut_cache$s3$_meta_T_24 = 0;
soc$mem_l2cacheOut_cache$s3_io_in_bits_r_metas_0_dirty = 0;
soc$mem_l2cacheOut_cache$s3$_meta_T_10 = 0;
soc$mem_l2cacheOut_cache$s3_io_in_bits_r_isForwardData = 0;
soc$mem_l2cacheOut_cache$s3_io_in_bits_r_hit = 0;
soc$mem_l2cacheOut_cache$s3$hit = 0;
soc$mem_l2cacheOut_cache$s3$miss = 0;
soc$mem_l2cacheOut_cache$s3$hitWrite = 0;
soc$mem_l2cacheOut_cache$s3$hitReadBurst = 0;
soc$mem_l2cacheOut_cache$s3$metaHitWriteBus_x5 = 0;
soc$mem_l2cacheOut_cache$s3$metaWriteArb$_GEN_5 = 0;
soc$mem_l2cacheOut_cache$s3$metaWriteArb$_GEN_2 = 0;
soc$mem_l2cacheOut_cache$s3$metaWriteArb$_GEN_1 = 0;
soc$mem_l2cacheOut_cache$s3$dataWriteArb$_GEN_3 = 0;
soc$mem_l2cacheOut_cache$s3$_T_1 = 0;
soc$mem_l2cacheOut_cache$s3_io_in_bits_r_forwardData_waymask = 0;
soc$mem_l2cacheOut_cache$s3$useForwardData = 0;
soc$mem_l2cacheOut_cache$s3_io_in_bits_r_forwardData_data_data = 0;
soc$mem_l2cacheOut_cache$s3_io_in_bits_r_datas_3_data = 0;
soc$mem_l2cacheOut_cache$s3_io_in_bits_r_datas_2_data = 0;
soc$mem_l2cacheOut_cache$s3_io_in_bits_r_datas_1_data = 0;
soc$mem_l2cacheOut_cache$s3_io_in_bits_r_datas_0_data = 0;
soc$mem_l2cacheOut_cache$s3$_dataReadArray_T_10 = 0;
soc$mem_l2cacheOut_cache$s3$dataRead = 0;
soc$mem_l2cacheOut_cache$s3$writeL2BeatCnt_value = 0;
soc$mem_l2cacheOut_cache$s3$dataHitWriteBus_x3 = 0;
soc$mem_l2cacheOut_cache$s3$writeBeatCnt_value = 0;
soc$mem_l2cacheOut_cache$s3$state2 = 0;
soc$mem_l2cacheOut_cache$s3$_respToL1Last_T_2 = 0;
soc$mem_l2cacheOut_cache$s3$_dataWay_T = 0;
soc$mem_l2cacheOut_cache$s3$respToL1Fire = 0;
soc$mem_l2cacheOut_cache$s3$state = 0;
soc$mem_l2cacheOut_cache$s3$_respToL1Last_T_1 = 0;
soc$mem_l2cacheOut_cache$s3$_respToL1Last_T = 0;
soc$mem_l2cacheOut_cache$s3$_readingFirst_T_3 = 0;
soc$mem_l2cacheOut_cache$s3$_T_58 = 0;
soc$mem_l2cacheOut_cache$s3$_T_54 = 0;
soc$mem_l2cacheOut_cache$s3$_T_52 = 0;
soc$mem_l2cacheOut_cache$s3$_T_44 = 0;
soc$mem_l2cacheOut_cache$s3$_T_42 = 0;
soc$mem_l2cacheOut_cache$s3$_T_40 = 0;
soc$mem_l2cacheOut_cache$s3$_T_34 = 0;
soc$mem_l2cacheOut_cache$s3$_respToL1Last_T_5 = 0;
soc$mem_l2cacheOut_cache$s3$_io_mem_req_valid_T_4 = 0;
soc$mem_l2cacheOut_cache$s3$_T_18 = 0;
soc$mem_l2cacheOut_cache$s3$_io_in_ready_T_7 = 0;
soc$mem_l2cacheOut_cache$s2$_io_in_ready_T_2 = 0;
soc$mem_l2cacheOut_cache$_s3_io_in_bits_T = 0;
soc$mem_l2cacheOut_cache$s3$_io_cohResp_valid_T_5 = 0;
soc$mem_l2cacheOut_cache$s3$io_mem_req_bits_cmd = 0;
soc$io_mem_bridge$_wen_T = 0;
soc$io_mem_bridge$_io_out_w_bits_last_T_2 = 0;
soc$io_mem_bridge$io_out_ar_bits_len = 0;
mem$_T_5 = 0;
mem$_T_14 = 0;
soc$io_mem_bridge$_io_out_ar_valid_T_5 = 0;
soc$mem_l2cacheOut_cache$s3$_T_32 = 0;
soc$mem_l2cacheOut_cache$s3$respToL1Last_c_value = 0;
soc$mem_l2cacheOut_cache$s3$_GEN_17 = 0;
soc$mem_l2cacheOut_cache$s3$releaseLast_c_value = 0;
soc$mem_l2cacheOut_cache$s3$_GEN_15 = 0;
soc$mem_l2cacheOut_cache$s3$readBeatCnt_value = 0;
soc$mem_l2cacheOut_cache$s3$dataWriteArb$_GEN_1 = 0;
soc$mem_l2cacheOut_cache$s3$needFlush = 0;
mem$wrapAddr = 0;
soc$mem_l2cacheOut_cache$s3$inRdataRegDemand = 0;
soc$mem_l2cacheOut_cache$s3$dataWay_3_data = 0;
soc$mem_l2cacheOut_cache$s3$dataWay_2_data = 0;
soc$mem_l2cacheOut_cache$s3$dataWay_1_data = 0;
soc$mem_l2cacheOut_cache$s3$dataWay_0_data = 0;
soc$mem_l2cacheOut_cache$s3$_dataHitWay_T_10 = 0;
soc$mem_l2cacheOut_cache$s3$c_9 = 0;
soc$mem_l2cacheOut_cache$s3$c_8 = 0;
soc$mem_l2cacheOut_cache$s3$c_7 = 0;
soc$mem_l2cacheOut_cache$s3$c_6 = 0;
soc$mem_l2cacheOut_cache$s3$c_5 = 0;
soc$mem_l2cacheOut_cache$s3$c_4 = 0;
soc$mem_l2cacheOut_cache$s3$c_3 = 0;
soc$mem_l2cacheOut_cache$s3$c_2 = 0;
soc$mem_l2cacheOut_cache$s3$c_11 = 0;
soc$mem_l2cacheOut_cache$s3$c_10 = 0;
soc$mem_l2cacheOut_cache$s3$c_1 = 0;
soc$mem_l2cacheOut_cache$s3$c = 0;
soc$mem_l2cacheOut_cache$s3$alreadyOutFire = 0;
soc$mem_l2cacheOut_cache$s3$afterFirstRead = 0;
soc$mem_l2cacheOut_cache$s3$wordMask = 0;
soc$mem_l2cacheOut_cache$s3$_dataHitWriteBus_x1_T_3 = 0;
soc$mem_l2cacheOut_cache$s3$metaWriteArb$_GEN_4 = 0;
soc$mem_l2cacheOut_cache$s2_io_in_bits_r_req_wmask = 0;
soc$mem_l2cacheOut_cache$s2_io_in_bits_r_req_wdata = 0;
soc$mem_l2cacheOut_cache$s2_io_in_bits_r_req_size = 0;
soc$mem_l2cacheOut_cache$s2_io_in_bits_r_req_cmd = 0;
soc$mem_l2cacheOut_cache$s2_io_in_bits_r_req_addr = 0;
soc$mem_l2cacheOut_cache$s2$_addr_T_3 = 0;
soc$mem_l2cacheOut_cache$s2$victimWaymask_lfsr = 0;
soc$mem_l2cacheOut_cache$s2$isForwardMetaReg = 0;
soc$mem_l2cacheOut_cache$s2$isForwardDataReg = 0;
soc$mem_l2cacheOut_cache$s2$forwardMetaReg_waymask = 0;
soc$mem_l2cacheOut_cache$s2$forwardMetaReg_data_valid = 0;
soc$mem_l2cacheOut_cache$s2$forwardMetaReg_data_tag = 0;
soc$mem_l2cacheOut_cache$s2$forwardDataReg_waymask = 0;
soc$mem_l2cacheOut_cache$s2$forwardDataReg_data_data = 0;
soc$mem_l2cacheOut_cache$s2$c_9 = 0;
soc$mem_l2cacheOut_cache$s2$c_8 = 0;
soc$mem_l2cacheOut_cache$s2$c_7 = 0;
soc$mem_l2cacheOut_cache$s2$c_6 = 0;
soc$mem_l2cacheOut_cache$s2$c_5 = 0;
soc$mem_l2cacheOut_cache$s2$c_4 = 0;
soc$mem_l2cacheOut_cache$s2$c_3 = 0;
soc$mem_l2cacheOut_cache$s2$c_2 = 0;
soc$mem_l2cacheOut_cache$s2$c_12 = 0;
soc$mem_l2cacheOut_cache$s2$c_11 = 0;
soc$mem_l2cacheOut_cache$s2$c_10 = 0;
soc$mem_l2cacheOut_cache$s2$c_1 = 0;
soc$mem_l2cacheOut_cache$s2$c = 0;
soc$mem_l2cacheOut_cache$s1$c_1 = 0;
soc$mem_l2cacheOut_cache$s1$c = 0;
soc$mem_l2cacheOut_cache$metaArray$ram$array_3$rdata_MPORT$$addr$IN = 0;
soc$mem_l2cacheOut_cache$metaArray$ram$array_3$rdata_MPORT$$data = 0;
soc$mem_l2cacheOut_cache$metaArray$ram$_rdata_T_11 = 0;
soc$mem_l2cacheOut_cache$metaArray$ram$array_2$rdata_MPORT$$addr$IN = 0;
soc$mem_l2cacheOut_cache$metaArray$ram$array_2$rdata_MPORT$$data = 0;
soc$mem_l2cacheOut_cache$metaArray$ram$_rdata_T_8 = 0;
soc$mem_l2cacheOut_cache$metaArray$ram$array_1$rdata_MPORT$$addr$IN = 0;
soc$mem_l2cacheOut_cache$metaArray$ram$array_1$rdata_MPORT$$data = 0;
soc$mem_l2cacheOut_cache$metaArray$ram$_rdata_T_5 = 0;
soc$mem_l2cacheOut_cache$metaArray$ram$array_0$rdata_MPORT$$addr$IN = 0;
soc$mem_l2cacheOut_cache$metaArray$ram$array_0$rdata_MPORT$$data = 0;
soc$mem_l2cacheOut_cache$metaArray$ram$_rdata_T_2 = 0;
soc$mem_l2cacheOut_cache$metaArray$ram$_resetState = 0;
soc$mem_l2cacheOut_cache$metaArray$ram$wdataword = 0;
soc$mem_l2cacheOut_cache$metaArray$ram$waymask = 0;
soc$mem_l2cacheOut_cache$metaArray$ram$_resetSet = 0;
soc$mem_l2cacheOut_cache$metaArray$ram$setIdx = 0;
soc$mem_l2cacheOut_cache$metaArray$r_3_dirty = 0;
soc$mem_l2cacheOut_cache$metaArray$r_2_dirty = 0;
soc$mem_l2cacheOut_cache$metaArray$r_1_dirty = 0;
soc$mem_l2cacheOut_cache$metaArray$r_0_dirty = 0;
soc$mem_l2cacheOut_cache$metaArray$REG = 0;
soc$mem_l2cacheOut_cache$metaArray$r_3_valid = 0;
soc$mem_l2cacheOut_cache$metaArray$_T_1_3_valid = 0;
soc$mem_l2cacheOut_cache$metaArray$r_3_tag = 0;
soc$mem_l2cacheOut_cache$metaArray$_T_1_3_tag = 0;
soc$mem_l2cacheOut_cache$metaArray$r_2_valid = 0;
soc$mem_l2cacheOut_cache$metaArray$_T_1_2_valid = 0;
soc$mem_l2cacheOut_cache$metaArray$r_2_tag = 0;
soc$mem_l2cacheOut_cache$metaArray$_T_1_2_tag = 0;
soc$mem_l2cacheOut_cache$metaArray$r_1_valid = 0;
soc$mem_l2cacheOut_cache$metaArray$_T_1_1_valid = 0;
soc$mem_l2cacheOut_cache$metaArray$r_1_tag = 0;
soc$mem_l2cacheOut_cache$metaArray$_T_1_1_tag = 0;
soc$mem_l2cacheOut_cache$metaArray$r_0_valid = 0;
soc$mem_l2cacheOut_cache$metaArray$_T_1_0_valid = 0;
soc$mem_l2cacheOut_cache$metaArray$r_0_tag = 0;
soc$mem_l2cacheOut_cache$metaArray$_T_1_0_tag = 0;
soc$mem_l2cacheOut_cache$dataArray$ram$array_3$rdata_MPORT$$addr$IN = 0;
soc$mem_l2cacheOut_cache$dataArray$ram$array_3$rdata_MPORT$$data = 0;
soc$mem_l2cacheOut_cache$dataArray$ram$array_2$rdata_MPORT$$addr$IN = 0;
soc$mem_l2cacheOut_cache$dataArray$ram$array_2$rdata_MPORT$$data = 0;
soc$mem_l2cacheOut_cache$dataArray$ram$array_1$rdata_MPORT$$addr$IN = 0;
soc$mem_l2cacheOut_cache$dataArray$ram$array_1$rdata_MPORT$$data = 0;
soc$mem_l2cacheOut_cache$dataArray$ram$array_0$rdata_MPORT$$addr$IN = 0;
soc$mem_l2cacheOut_cache$dataArray$ram$array_0$rdata_MPORT$$data = 0;
soc$mem_l2cacheOut_cache$dataArray$r__3_data = 0;
soc$mem_l2cacheOut_cache$dataArray$r__2_data = 0;
soc$mem_l2cacheOut_cache$dataArray$r__1_data = 0;
soc$mem_l2cacheOut_cache$dataArray$r__0_data = 0;
soc$mem_l2cacheOut_cache$dataArray$r_1_3_data = 0;
soc$mem_l2cacheOut_cache$dataArray$r_1_2_data = 0;
soc$mem_l2cacheOut_cache$dataArray$r_1_1_data = 0;
soc$mem_l2cacheOut_cache$dataArray$r_1_0_data = 0;
soc$mem_l2cacheOut_cache$dataArray$REG_1 = 0;
soc$mem_l2cacheOut_cache$dataArray$REG = 0;
soc$mem_l2cacheOut_cache$c_4 = 0;
soc$mem_l2cacheOut_cache$c_3 = 0;
soc$mem_l2cacheOut_cache$c_2 = 0;
soc$mem_l2cacheOut_cache$c_1 = 0;
soc$mem_l2cacheOut_cache$c = 0;
soc$mem_l2cacheIn_prefetcher$prefetchReq_addr = 0;
soc$mem_l2cacheIn_prefetcher$lastReqAddr = 0;
soc$mem_l2cacheIn_prefetcher$getNewReq = 0;
soc$mem_l2cacheIn_prefetcher$_T_1 = 0;
soc$mem_l2cacheIn_prefetcher$c = 0;
soc$io_mem_bridge$wen = 0;
soc$io_mem_bridge$wAck = 0;
soc$io_mem_bridge$awAck = 0;
soc$io_mem_bridge$_io_out_aw_valid_T_3 = 0;
soc$cohMg$state = 0;
soc$cohMg$_reqLatch_T = 0;
soc$cohMg$_T_34 = 0;
soc$cohMg$_T_30 = 0;
soc$cohMg$_T_28 = 0;
soc$cohMg$_T_20 = 0;
soc$cohMg$_reqLatch_T_6 = 0;
soc$cohMg$_GEN_9 = 0;
soc$nutcore$io_dmem_cache$arb$grant_1 = 0;
soc$cohMg$_GEN_59 = 0;
soc$xbar$inputArb$_GEN_14 = 0;
soc$xbar$inputArb$_GEN_1 = 0;
soc$xbar$_io_out_req_valid_T_1 = 0;
soc$mem_l2cacheIn_prefetcher$_GEN_6 = 0;
soc$mem_l2cacheOut_cache$s1$readBusValid = 0;
soc$nutcore$io_dmem_cache$s3$_GEN_15 = 0;
soc$nutcore$io_dmem_cache$s3$_io_cohResp_bits_cmd_T_3 = 0;
soc$cohMg$reqLatch_wmask = 0;
soc$xbar$inputArb$_GEN_9 = 0;
soc$mem_l2cacheIn_prefetcher$prefetchReq_wmask$NEXT = 0;
soc$mem_l2cacheIn_prefetcher$prefetchReq_wmask = 0;
soc$mem_l2cacheIn_prefetcher$_GEN_4 = 0;
soc$cohMg$reqLatch_wdata = 0;
soc$xbar$inputArb$_GEN_11 = 0;
soc$mem_l2cacheIn_prefetcher$prefetchReq_wdata$NEXT = 0;
soc$mem_l2cacheIn_prefetcher$prefetchReq_wdata = 0;
soc$mem_l2cacheIn_prefetcher$_GEN_5 = 0;
soc$cohMg$reqLatch_size = 0;
soc$xbar$inputArb$_GEN_5 = 0;
soc$mem_l2cacheIn_prefetcher$prefetchReq_size$NEXT = 0;
soc$mem_l2cacheIn_prefetcher$prefetchReq_size = 0;
soc$mem_l2cacheIn_prefetcher$_GEN_2 = 0;
soc$cohMg$reqLatch_cmd = 0;
soc$xbar$inputArb$_GEN_7 = 0;
soc$mem_l2cacheIn_prefetcher$_GEN_3 = 0;
soc$xbar$_T_10 = 0;
soc$cohMg$reqLatch_addr = 0;
soc$xbar$inputArb$_GEN_3 = 0;
soc$mem_l2cacheIn_prefetcher$prefetchReq_addr$NEXT = 0;
soc$mem_l2cacheIn_prefetcher$_GEN_1 = 0;
soc$mem_l2cacheOut_cache$s1$_T_12 = 0;
soc$clint_io_in_bridge$wen = 0;
soc$clint_io_in_bridge$wAck = 0;
soc$clint_io_in_bridge$awAck = 0;
soc$clint_io_in_bridge$_io_out_aw_valid_T_3 = 0;
soc$clint$w_busy = 0;
soc$clint$_io_in_aw_ready_T = 0;
soc$clint_io_in_bridge$_wSend_T_1 = 0;
soc$clint_io_in_bridge$_wSend_T_5 = 0;
soc$clint$r_busy = 0;
soc$clint$_io_in_ar_ready_T_1 = 0;
soc$clint_io_in_bridge$_io_in_req_ready_T_3 = 0;
soc$clint$mtimecmp = 0;
soc$clint$mtime = 0;
soc$clint$msip = 0;
soc$clint$io_extra_msip_REG$NEXT = 0;
soc$clint$io_in_r_valid_r = 0;
soc$clint$io_in_b_valid_r = 0;
soc$clint$io_extra_mtip_REG = 0;
soc$clint$io_extra_msip_REG = 0;
soc$nutcore$backend$exu$csr$_mip_T_9 = 0;
soc$nutcore$backend$exu$csr$_mip_T_8 = 0;
soc$nutcore$backend$exu$csr$_mip_T_7 = 0;
soc$nutcore$backend$exu$csr$_mip_T_6 = 0;
soc$nutcore$backend$exu$csr$_mip_T_5 = 0;
soc$nutcore$backend$exu$csr$_mip_T_4 = 0;
soc$nutcore$backend$exu$csr$_mip_T_3 = 0;
soc$nutcore$backend$exu$csr$_mip_T_2 = 0;
soc$nutcore$backend$exu$csr$_mip_T_13 = 0;
soc$nutcore$backend$exu$csr$_mip_T_12 = 0;
soc$nutcore$backend$exu$csr$_mip_T_11 = 0;
soc$nutcore$backend$exu$csr$_mip_T_10 = 0;
soc$nutcore$frontend$idu$decoder2$_T_230 = 0;
soc$nutcore$frontend$idu$decoder2$_T_229 = 0;
soc$nutcore$frontend$idu$decoder2$_T_228 = 0;
soc$nutcore$frontend$idu$decoder2$_T_227 = 0;
soc$nutcore$frontend$idu$decoder2$_T_226 = 0;
soc$nutcore$frontend$idu$decoder2$_T_225 = 0;
soc$nutcore$frontend$idu$decoder2$_T_224 = 0;
soc$nutcore$frontend$idu$decoder2$_T_223 = 0;
soc$nutcore$frontend$idu$decoder2$_T_222 = 0;
soc$nutcore$frontend$idu$decoder2$_T_221 = 0;
soc$nutcore$frontend$idu$decoder2$_T_220 = 0;
soc$nutcore$frontend$idu$decoder2$_T_219 = 0;
soc$nutcore$frontend$idu$decoder1$_hasIntr_T = 0;
soc$nutcore$frontend$idu$decoder1$_io_in_ready_T_4 = 0;
soc$nutcore$frontend$ibf$_io_in_ready_T_1 = 0;
soc$nutcore$frontend$_idu_io_in_0_bits_T = 0;
soc$nutcore$frontend$ibf_io_in_q$_do_deq_T = 0;
soc$nutcore$frontend$ibf$_T_21 = 0;
soc$nutcore$frontend$idu$decoder1$fuType = 0;
soc$nutcore$_dataBuffer_T_ctrl_fuType = 0;
soc$nutcore$_dataBuffer_T_ctrl_fuOpType = 0;
soc$nutcore$frontend$idu$decoder1$instrType = 0;
soc$nutcore$frontend$idu$decoder1$_src2Type_T_22 = 0;
soc$nutcore$frontend$idu$decoder1$_src1Type_T_22 = 0;
soc$nutcore$_dataBuffer_T_ctrl_src2Type = 0;
soc$nutcore$_dataBuffer_T_ctrl_rfWen = 0;
soc$nutcore$_dataBuffer_T_ctrl_rfSrc2 = 0;
soc$nutcore$_dataBuffer_T_ctrl_src1Type = 0;
soc$nutcore$_dataBuffer_T_ctrl_rfSrc1 = 0;
soc$nutcore$_dataBuffer_T_ctrl_rfDest = 0;
soc$nutcore$_dataBuffer_T_data_imm = 0;
soc$nutcore$_dataBuffer_T_cf_exceptionVec_2 = 0;
soc$nutcore$_dataBuffer_T_cf_intrVec_11 = 0;
soc$nutcore$_dataBuffer_T_cf_intrVec_10 = 0;
soc$nutcore$_dataBuffer_T_cf_intrVec_9 = 0;
soc$nutcore$_dataBuffer_T_cf_intrVec_8 = 0;
soc$nutcore$_dataBuffer_T_cf_intrVec_7 = 0;
soc$nutcore$_dataBuffer_T_cf_intrVec_6 = 0;
soc$nutcore$_dataBuffer_T_cf_intrVec_5 = 0;
soc$nutcore$_dataBuffer_T_cf_intrVec_4 = 0;
soc$nutcore$_dataBuffer_T_cf_intrVec_3 = 0;
soc$nutcore$_dataBuffer_T_cf_intrVec_2 = 0;
soc$nutcore$_dataBuffer_T_cf_intrVec_1 = 0;
soc$nutcore$_dataBuffer_T_cf_intrVec_0 = 0;
soc$nutcore$backend$exu$csr$perfCnts_101 = 0;
soc$nutcore$backend$exu$csr$_rdata_T_646 = 0;
soc$nutcore$backend$exu$csr$_wdata_T_22 = 0;
soc$nutcore$backend$exu$csr$_wen_T_4 = 0;
soc$nutcore$backend$exu$csr$resetSatp = 0;
soc$nutcore$backend$exu$csr$isIllegalAccess = 0;
soc$nutcore$backend$exu$csr$_csrExceptionVec_2_T_1 = 0;
soc$nutcore$backend$exu$csr$raiseExceptionVec = 0;
soc$nutcore$backend$exu$csr$raiseException = 0;
soc$nutcore$backend$exu$csr$exceptionNO = 0;
soc$nutcore$backend$exu$csr$raiseExceptionIntr = 0;
soc$nutcore$backend$exu$csr$_io_redirect_valid_T_3 = 0;
soc$nutcore$backend$exu$csr$causeNO = 0;
soc$nutcore$backend$exu$csr$delegS = 0;
soc$nutcore$backend$exu$csr$_io_redirect_target_T_3 = 0;
soc$nutcore$backend$exu$csr$_T_693 = 0;
soc$clint$inc_reg = 0;
soc$clint$freq_reg = 0;
soc$clint$freq = 0;
soc$clint$cnt = 0;
soc$clint$_nextCnt_T = 0;
soc$axi2sb$inflight_type = 0;
soc$axi2sb$_io_out_resp_ready_T_6 = 0;
soc$axi2sb$_io_out_resp_ready_T_2 = 0;
soc$axi2sb$bresp_en = 0;
soc$axi2sb$aw_reg_size = 0;
soc$axi2sb$aw_reg_len = 0;
soc$axi2sb$aw_reg_addr = 0;
reset = 0;
soc$xbar$_T_11 = 0;
soc$xbar$_T_12 = 0;
_T_2 = 0;
soc$nutcore$itlb$_mdTLB_reset_T_1 = 0;
soc$nutcore$io_imem_cache$_metaArray_reset_T_1 = 0;
soc$nutcore$frontend$ifu$bp1$_btb_reset_T_2 = 0;
mmio$xbar$state = 0;
mmio$xbar$_outSelRespVec_T_1 = 0;
mmio$xbar$_io_out_3_req_valid_T_2 = 0;
mmio$xbar$_io_out_2_req_valid_T_2 = 0;
mmio$xbar$_io_out_1_req_valid_T_2 = 0;
mmio$xbar$_io_out_0_req_valid_T_2 = 0;
mmio$dma_io_in_bridge$_toAXI4Lite_T_2 = 0;
mmio$dma_io_in_bridge$_io_out_ar_valid_T_5 = 0;
mmio$meipGen_io_in_bridge$_toAXI4Lite_T_2 = 0;
mmio$meipGen_io_in_bridge$_io_out_ar_valid_T_5 = 0;
mmio$flash_io_in_bridge$_toAXI4Lite_T_2 = 0;
mmio$flash_io_in_bridge$_io_out_ar_valid_T_5 = 0;
mmio$uart_io_in_bridge$_toAXI4Lite_T_2 = 0;
mmio$uart_io_in_bridge$_io_out_ar_valid_T_5 = 0;
mmio$xbar$outSelRespVec_3 = 0;
mmio$xbar$_io_out_3_resp_ready_T_2 = 0;
mmio$xbar$outSelRespVec_2 = 0;
mmio$xbar$_io_out_2_resp_ready_T_2 = 0;
mmio$xbar$outSelRespVec_1 = 0;
mmio$xbar$_io_out_1_resp_ready_T_2 = 0;
mmio$xbar$outSelRespVec_0 = 0;
mmio$xbar$_io_out_0_resp_ready_T_2 = 0;
mmio$xbar$c_2 = 0;
mmio$xbar$c_1 = 0;
mmio$xbar$c = 0;
mmio$uart_io_in_bridge$wen = 0;
mmio$uart_io_in_bridge$wAck = 0;
mmio$uart_io_in_bridge$awAck = 0;
mmio$uart_io_in_bridge$_io_out_aw_valid_T_3 = 0;
mmio$uart$w_busy = 0;
mmio$uart$_io_in_aw_ready_T = 0;
mmio$uart_io_in_bridge$_wSend_T_1 = 0;
io_uart_out_valid = 0;
mmio$uart_io_in_bridge$_wSend_T_5 = 0;
mmio$uart$txfifo = 0;
mmio$uart$stat = 0;
mmio$uart$r_busy = 0;
mmio$uart$_io_in_ar_ready_T_1 = 0;
mmio$uart_io_in_bridge$_io_in_req_ready_T_3 = 0;
mmio$uart$io_in_r_valid_r = 0;
io_uart_in_valid = 0;
mmio$uart$io_in_b_valid_r = 0;
mmio$uart$ctrl = 0;
mmio$meipGen_io_in_bridge$wen = 0;
mmio$meipGen_io_in_bridge$wAck = 0;
mmio$meipGen_io_in_bridge$_io_out_w_valid_T_3 = 0;
mmio$meipGen_io_in_bridge$awAck = 0;
mmio$meipGen_io_in_bridge$_io_out_aw_valid_T_3 = 0;
mmio$meipGen$w_busy = 0;
mmio$meipGen$_io_in_aw_ready_T = 0;
mmio$meipGen$_io_in_w_ready_T = 0;
mmio$meipGen_io_in_bridge$_wSend_T_5 = 0;
mmio$meipGen$r_busy = 0;
mmio$meipGen$_io_in_ar_ready_T_1 = 0;
mmio$meipGen_io_in_bridge$_io_in_req_ready_T_3 = 0;
mmio$meipGen$meip = 0;
soc$plic_io_extra_intrVec_REG$NEXT = 0;
mmio$meipGen$io_in_r_valid_r = 0;
mmio$meipGen$io_in_b_valid_r = 0;
mmio$flash_io_in_bridge$wen = 0;
mmio$flash_io_in_bridge$wAck = 0;
mmio$flash_io_in_bridge$_io_out_w_valid_T_3 = 0;
mmio$flash_io_in_bridge$awAck = 0;
mmio$flash_io_in_bridge$_io_out_aw_valid_T_3 = 0;
mmio$flash$w_busy = 0;
mmio$flash$_io_in_aw_ready_T = 0;
mmio$flash$_io_in_w_ready_T = 0;
mmio$flash_io_in_bridge$_wSend_T_5 = 0;
mmio$flash$ren_REG = 0;
mmio$flash$r_busy = 0;
mmio$flash$_io_in_ar_ready_T_1 = 0;
mmio$flash_io_in_bridge$_io_in_req_ready_T_3 = 0;
mmio$flash$io_in_r_valid_r = 0;
mmio$flash$io_in_r_bits_data_r = 0;
mmio$flash$io_in_b_valid_r = 0;
mmio$dma_io_in_bridge$wen = 0;
mmio$dma_io_in_bridge$wAck = 0;
mmio$xbar$_io_in_resp_bits_T_13 = 0;
soc$mmioXbar$_io_in_resp_bits_T_9 = 0;
mmio$dma_io_in_bridge$awAck = 0;
mmio$dma_io_in_bridge$_io_out_aw_valid_T_3 = 0;
mmio$dma$w_busy = 0;
mmio$dma$_io_in_aw_ready_T = 0;
mmio$dma_io_in_bridge$_wSend_T_1 = 0;
mmio$dma_io_in_bridge$_wSend_T_5 = 0;
mmio$dma$wAck = 0;
mmio$dma$state = 0;
mmio$dma$_io_extra_dma_r_ready_T = 0;
mmio$dma$_io_extra_dma_b_ready_T = 0;
mmio$dma$_io_extra_dma_ar_valid_T = 0;
mmio$dma$_io_extra_dma_w_valid_T_2 = 0;
soc$axi2sb$_io_out_resp_ready_T_8 = 0;
soc$axi2sb$_io_out_req_valid_T_3 = 0;
soc$nutcore$dmemXbar$_GEN_7 = 0;
soc$nutcore$io_dmem_cache$s3$_respToL1Last_T_6 = 0;
soc$nutcore$io_dmem_cache$s3$_respToL1Fire_T = 0;
soc$nutcore$io_dmem_cache$s3$_io_in_ready_T_7 = 0;
soc$nutcore$io_dmem_cache$s2$_io_in_ready_T_2 = 0;
soc$nutcore$io_dmem_cache$_s3_io_in_bits_T = 0;
soc$axi2sb$_io_out_req_valid_T_6 = 0;
soc$nutcore$dmemXbar$inputArb$_GEN_3 = 0;
soc$nutcore$dmemXbar$_io_out_req_valid_T_1 = 0;
soc$nutcore$io_dmem_cache$arb$_io_out_valid_T_1 = 0;
soc$nutcore$io_dmem_cache$s1$readBusValid = 0;
mmio$dma$src = 0;
mmio$dma$r_busy = 0;
mmio$dma$_io_in_ar_ready_T_1 = 0;
mmio$dma_io_in_bridge$_io_in_req_ready_T_3 = 0;
mmio$xbar$_io_in_req_ready_T_7 = 0;
mmio$xbar$_outSelRespVec_T_2 = 0;
soc$mmioXbar$_io_in_req_ready_T_5 = 0;
soc$nutcore$mmioXbar$_inputArb_io_out_ready_T_1 = 0;
soc$nutcore$mmioXbar$inputArb$_T = 0;
soc$nutcore$mmioXbar$inputArb$_T_1 = 0;
soc$mmioXbar$_outSelRespVec_T_2 = 0;
mmio$dma$len = 0;
mmio$dma$io_in_r_valid_r = 0;
mmio$dma$io_in_b_valid_r = 0;
mmio$xbar$_io_in_resp_valid_T_8 = 0;
soc$mmioXbar$_io_in_resp_valid_T_6 = 0;
mmio$dma$dest = 0;
mmio$dma$data = 0;
mmio$dma$awAck = 0;
mmio$dma$_io_extra_dma_aw_valid_T_2 = 0;
soc$axi2sb$_T_30 = 0;
soc$axi2sb$_T_15 = 0;
mem$writeBeatCnt = 0;
mem$waddr_r = 0;
mem$w_busy = 0;
mem$_io_in_w_ready_T = 0;
soc$io_mem_bridge$_wSend_T = 0;
soc$io_mem_bridge$_wSend_T_1 = 0;
soc$mem_l2cacheOut_cache$s3$_T_61 = 0;
soc$io_mem_bridge$_wSend_T_5 = 0;
mem$readBeatCnt = 0;
mem$rdata_r_0 = 0;
mem$rdata_mem$read_data_0_r = 0;
mem$rdata_REG = 0;
mem$rdata = 0;
mem$rdata_REG_1 = 0;
mem$raddr_r = 0;
mem$r_busy = 0;
mem$len_r = 0;
mem$len = 0;
mem$io_in_r_valid_r = 0;
mem$io_in_b_valid_r = 0;
soc$io_mem_bridge$_io_in_resp_valid_T = 0;
soc$mem_l2cacheOut_cache$s3$readingFirst = 0;
soc$mem_l2cacheOut_cache$s3$dataRefill = 0;
soc$mem_l2cacheOut_cache$s3$dataWriteArb$_GEN_2 = 0;
soc$mem_l2cacheOut_cache$s3$_metaRefillWriteBus_T_2 = 0;
soc$mem_l2cacheOut_cache$s3$_io_out_valid_T_12 = 0;
soc$mem_l2cacheOut_cache$s3$_io_out_valid_T_27 = 0;
soc$mem_l2cacheOut_cache$s3$_io_isFinish_T_14 = 0;
soc$mem_l2cacheOut_cache$s3$dataWriteArb$_io_out_valid_T_1 = 0;
soc$mem_l2cacheOut_cache$dataArray$ram$_io_r_req_ready_T_1 = 0;
soc$mem_l2cacheOut_cache$s3$_T_85 = 0;
soc$mem_l2cacheOut_cache$s2$isForwardData = 0;
soc$mem_l2cacheOut_cache$dataArray$readArb$_io_in_1_ready_T = 0;
soc$mem_l2cacheOut_cache$dataArray$REG$NEXT = 0;
soc$mem_l2cacheOut_cache$s3$_GEN_80 = 0;
soc$cohMg$_GEN_53 = 0;
mem$c_value = 0;
mem$_io_in_r_bits_last_T = 0;
soc$io_mem_bridge$io_in_resp_bits_cmd = 0;
soc$mem_l2cacheOut_cache$s3$_metaRefillWriteBus_T_4 = 0;
soc$mem_l2cacheOut_cache$s3$metaWriteArb$_io_out_valid_T_1 = 0;
soc$mem_l2cacheOut_cache$s3$_T_80 = 0;
soc$mem_l2cacheOut_cache$s2$isForwardMeta = 0;
soc$mem_l2cacheOut_cache$s2$pickForwardMeta = 0;
soc$mem_l2cacheOut_cache$s2$forwardMeta_waymask = 0;
soc$mem_l2cacheOut_cache$s2$forwardMetaReg_waymask$NEXT = 0;
soc$mem_l2cacheOut_cache$s2$_metaWay_3_T = 0;
soc$mem_l2cacheOut_cache$s2$_metaWay_2_T = 0;
soc$mem_l2cacheOut_cache$s2$_metaWay_1_T = 0;
soc$mem_l2cacheOut_cache$s2$_metaWay_0_T = 0;
soc$mem_l2cacheOut_cache$s2$forwardMeta_data_valid = 0;
soc$mem_l2cacheOut_cache$s2$forwardMetaReg_data_valid$NEXT = 0;
soc$mem_l2cacheOut_cache$s2$_metaWay_3_T_1_valid = 0;
soc$mem_l2cacheOut_cache$s2$_metaWay_2_T_1_valid = 0;
soc$mem_l2cacheOut_cache$s2$_metaWay_1_T_1_valid = 0;
soc$mem_l2cacheOut_cache$s2$_metaWay_0_T_1_valid = 0;
soc$mem_l2cacheOut_cache$s2$forwardMeta_data_tag = 0;
soc$mem_l2cacheOut_cache$s2$forwardMetaReg_data_tag$NEXT = 0;
soc$mem_l2cacheOut_cache$s2$_metaWay_3_T_1_tag = 0;
soc$mem_l2cacheOut_cache$s2$_metaWay_2_T_1_tag = 0;
soc$mem_l2cacheOut_cache$s2$_metaWay_1_T_1_tag = 0;
soc$mem_l2cacheOut_cache$s2$_metaWay_0_T_1_tag = 0;
soc$mem_l2cacheOut_cache$s2$hitVec = 0;
soc$mem_l2cacheOut_cache$s2$_io_out_bits_hit_T_1 = 0;
soc$mem_l2cacheOut_cache$s2$waymask = 0;
soc$mem_l2cacheOut_cache$s2$_T_90 = 0;
soc$mem_l2cacheOut_cache$s2$_T_92 = 0;
soc$mem_l2cacheOut_cache$s2$forwardMetaReg_data_dirty = 0;
soc$mem_l2cacheOut_cache$s2$forwardMeta_data_dirty = 0;
soc$mem_l2cacheOut_cache$metaArray$ram$wen = 0;
soc$mem_l2cacheOut_cache$metaArray$ram$_io_r_req_ready_T_2 = 0;
soc$mem_l2cacheOut_cache$s1$_io_out_valid_T_1 = 0;
soc$mem_l2cacheOut_cache$s1$_io_in_ready_T_4 = 0;
soc$mem_l2cacheIn_prefetcher$_GEN_7 = 0;
soc$xbar$_inputArb_io_out_ready_T_1 = 0;
soc$nutcore$io_dmem_cache$s3$_T_61 = 0;
soc$xbar$inputArb$_io_in_0_ready_T_2 = 0;
soc$xbar$inputArb$_T = 0;
soc$xbar$inputArb$_T_1 = 0;
soc$mem_l2cacheOut_cache$_s2_io_in_bits_T = 0;
soc$mem_l2cacheOut_cache$s3$_GEN_81 = 0;
soc$cohMg$_GEN_52 = 0;
soc$mem_l2cacheOut_cache$_io_in_resp_valid_T_3 = 0;
soc$xbar$_GEN_1 = 0;
soc$xbar$_GEN_0 = 0;
soc$nutcore$io_dmem_cache$s3$readingFirst = 0;
soc$nutcore$io_dmem_cache$s3$dataWriteArb$_GEN_2 = 0;
soc$nutcore$io_dmem_cache$s3$_metaRefillWriteBus_T_2 = 0;
soc$nutcore$io_dmem_cache$s3$_metaRefillWriteBus_T_4 = 0;
soc$nutcore$io_dmem_cache$s3$metaWriteArb$_io_out_valid_T_1 = 0;
soc$nutcore$io_dmem_cache$s3$_T_70 = 0;
soc$nutcore$io_dmem_cache$s2$isForwardMeta = 0;
soc$nutcore$io_dmem_cache$s2$pickForwardMeta = 0;
soc$nutcore$io_dmem_cache$s2$forwardMeta_waymask = 0;
soc$nutcore$io_dmem_cache$s2$forwardMetaReg_waymask$NEXT = 0;
soc$nutcore$io_dmem_cache$s2$_metaWay_3_T = 0;
soc$nutcore$io_dmem_cache$s2$_metaWay_2_T = 0;
soc$nutcore$io_dmem_cache$s2$_metaWay_1_T = 0;
soc$nutcore$io_dmem_cache$s2$_metaWay_0_T = 0;
soc$nutcore$io_dmem_cache$s2$forwardMeta_data_valid = 0;
soc$nutcore$io_dmem_cache$s2$forwardMetaReg_data_valid$NEXT = 0;
soc$nutcore$io_dmem_cache$s2$_metaWay_3_T_1_valid = 0;
soc$nutcore$io_dmem_cache$s2$_metaWay_2_T_1_valid = 0;
soc$nutcore$io_dmem_cache$s2$_metaWay_1_T_1_valid = 0;
soc$nutcore$io_dmem_cache$s2$_metaWay_0_T_1_valid = 0;
soc$nutcore$io_dmem_cache$s2$forwardMeta_data_tag = 0;
soc$nutcore$io_dmem_cache$s2$forwardMetaReg_data_tag$NEXT = 0;
soc$nutcore$io_dmem_cache$s2$_metaWay_3_T_1_tag = 0;
soc$nutcore$io_dmem_cache$s2$_metaWay_2_T_1_tag = 0;
soc$nutcore$io_dmem_cache$s2$_metaWay_1_T_1_tag = 0;
soc$nutcore$io_dmem_cache$s2$_metaWay_0_T_1_tag = 0;
soc$nutcore$io_dmem_cache$s2$hitVec = 0;
soc$nutcore$io_dmem_cache$s2$_io_out_bits_hit_T_1 = 0;
soc$nutcore$io_dmem_cache$s2$waymask = 0;
soc$nutcore$io_dmem_cache$s2$_T_90 = 0;
soc$nutcore$io_dmem_cache$s2$_T_92 = 0;
soc$nutcore$io_dmem_cache$s2$forwardMetaReg_data_dirty = 0;
soc$nutcore$io_dmem_cache$s2$forwardMeta_data_dirty = 0;
soc$nutcore$io_dmem_cache$metaArray$ram$wen = 0;
soc$nutcore$io_dmem_cache$metaArray$ram$_io_r_req_ready_T_2 = 0;
soc$nutcore$io_dmem_cache$s3$_io_out_valid_T_27 = 0;
soc$nutcore$io_dmem_cache$s3$_io_isFinish_T_8 = 0;
soc$nutcore$io_dmem_cache$s3$_io_isFinish_T_14 = 0;
soc$nutcore$io_dmem_cache$_io_in_resp_valid_T_3 = 0;
soc$nutcore$dmemXbar$_GEN_3 = 0;
soc$nutcore$dmemXbar$_GEN_2 = 0;
soc$nutcore$dmemXbar$_GEN_1 = 0;
soc$nutcore$dmemXbar$_GEN_0 = 0;
soc$axi2sb$_io_in_r_valid_T_1 = 0;
mmio$dma$_T_7 = 0;
mmio$dma$_T_12 = 0;
mmio$dma$_T_13 = 0;
soc$axi2sb$_T_54 = 0;
soc$axi2sb$_T_47 = 0;
soc$nutcore$dtlb$tlbExec$_GEN_112 = 0;
soc$nutcore$dtlb$tlbExec$_GEN_111 = 0;
soc$nutcore$dtlb$tlbExec$_GEN_109 = 0;
soc$nutcore$dtlb$tlbExec$_GEN_108 = 0;
soc$nutcore$dtlb$tlbExec$_GEN_107 = 0;
soc$nutcore$dtlb$tlbExec$hitWB = 0;
soc$nutcore$dtlb$tlbExec$_io_out_valid_T_8 = 0;
soc$nutcore$dtlb$tlbFinish = 0;
soc$nutcore$dtlb$tlbExec$_T_73 = 0;
soc$nutcore$dtlb$tlbExec$_T_57 = 0;
soc$nutcore$itlb$tlbExec$_GEN_101 = 0;
soc$nutcore$itlb$tlbExec$_GEN_100 = 0;
soc$nutcore$itlb$tlbExec$_GEN_98 = 0;
soc$nutcore$backend$exu$lsu$lsExecUnit$_io_out_valid_T_9 = 0;
soc$nutcore$backend$exu$lsu$lsExecUnit$_T_36 = 0;
soc$nutcore$backend$exu$lsu$_GEN_73 = 0;
soc$nutcore$backend$exu$lsu$_setLr_T_2 = 0;
soc$nutcore$backend$exu$_io_out_valid_T_4 = 0;
soc$nutcore$backend$exu$_io_in_ready_T_2 = 0;
soc$nutcore$backend$isu$_isuFireSetMask_T = 0;
soc$nutcore$backend$_exu_io_in_bits_T = 0;
soc$nutcore$dequeueSize = 0;
soc$nutcore$io_dmem_cache$s3$dataWriteArb$_io_out_valid_T_1 = 0;
soc$nutcore$io_dmem_cache$dataArray$ram$_io_r_req_ready_T_1 = 0;
soc$nutcore$io_dmem_cache$s3$_T_75 = 0;
soc$nutcore$io_dmem_cache$s2$isForwardData = 0;
soc$nutcore$io_dmem_cache$dataArray$readArb$_io_in_1_ready_T = 0;
soc$nutcore$io_dmem_cache$dataArray$REG$NEXT = 0;
soc$nutcore$io_dmem_cache$s1$_io_out_valid_T_1 = 0;
soc$nutcore$io_dmem_cache$s1$_io_in_ready_T_4 = 0;
soc$nutcore$dmemXbar$_inputArb_io_out_ready_T_1 = 0;
soc$nutcore$dmemXbar$inputArb$_io_in_3_ready_T_2 = 0;
mmio$dma$_wSend_T_1 = 0;
mmio$dma$_wSend_T_5 = 0;
soc$axi2sb$_T_19 = 0;
soc$nutcore$io_dmem_cache$arb$_GEN_5 = 0;
soc$nutcore$io_dmem_cache$arb$_GEN_4 = 0;
soc$nutcore$io_dmem_cache$arb$_GEN_2 = 0;
soc$nutcore$io_dmem_cache$arb$_GEN_1 = 0;
soc$nutcore$io_dmem_cache$s1$_T_12 = 0;
soc$nutcore$dmemXbar$inputArb$_GEN_15 = 0;
soc$nutcore$io_dmem_cache$arb$_GEN_3 = 0;
soc$nutcore$dmemXbar$_T_10 = 0;
mmio$dma$_T_4 = 0;
soc$axi2sb$_T_40 = 0;
soc$axi2sb$_T_26 = 0;
soc$nutcore$dmemXbar$inputArb$_io_in_2_ready_T_2 = 0;
soc$nutcore$dmemXbar$inputArb$_io_in_1_ready_T_2 = 0;
soc$nutcore$dmemXbar$inputArb$_io_in_0_ready_T_2 = 0;
soc$nutcore$dtlb$_GEN_21 = 0;
soc$nutcore$dtlb$_tlbEmpty_io_in_bits_T = 0;
soc$nutcore$dtlb$_GEN_20 = 0;
soc$nutcore$dtlb$tlbExec$_io_isFinish_T = 0;
soc$nutcore$dtlb$tlbExec$_io_in_ready_T_13 = 0;
soc$nutcore$dtlb$_tlbExec_io_in_bits_T = 0;
soc$nutcore$backend$exu$lsu$lsExecUnit$_T_55 = 0;
soc$nutcore$dtlb$tlbExec$_T_54 = 0;
soc$nutcore$dmemXbar$inputArb$_T = 0;
soc$nutcore$dmemXbar$inputArb$_T_1 = 0;
soc$nutcore$io_imem_cache$s3$_T_61 = 0;
soc$nutcore$io_dmem_cache$_s2_io_in_bits_T = 0;
soc$cohMg$_GEN_51 = 0;
soc$nutcore$io_imem_cache$s3$dataWriteArb$_GEN_2 = 0;
soc$nutcore$io_imem_cache$s3$_metaRefillWriteBus_T_2 = 0;
soc$nutcore$io_imem_cache$s3$_metaRefillWriteBus_T_4 = 0;
soc$nutcore$io_imem_cache$s3$metaWriteArb$_io_out_valid_T_1 = 0;
soc$nutcore$io_imem_cache$s3$_T_70 = 0;
soc$nutcore$io_imem_cache$s2$isForwardMeta = 0;
soc$nutcore$io_imem_cache$s2$forwardMetaReg_data_dirty = 0;
soc$nutcore$io_imem_cache$s2$forwardMeta_data_dirty = 0;
soc$nutcore$io_imem_cache$s2$pickForwardMeta = 0;
soc$nutcore$io_imem_cache$s2$forwardMeta_waymask = 0;
soc$nutcore$io_imem_cache$s2$forwardMetaReg_waymask$NEXT = 0;
soc$nutcore$io_imem_cache$s2$_metaWay_3_T = 0;
soc$nutcore$io_imem_cache$s2$_metaWay_2_T = 0;
soc$nutcore$io_imem_cache$s2$_metaWay_1_T = 0;
soc$nutcore$io_imem_cache$s2$_metaWay_0_T = 0;
soc$nutcore$io_imem_cache$s2$forwardMeta_data_valid = 0;
soc$nutcore$io_imem_cache$s2$forwardMetaReg_data_valid$NEXT = 0;
soc$nutcore$io_imem_cache$s2$_metaWay_3_T_1_valid = 0;
soc$nutcore$io_imem_cache$s2$_metaWay_2_T_1_valid = 0;
soc$nutcore$io_imem_cache$s2$_metaWay_1_T_1_valid = 0;
soc$nutcore$io_imem_cache$s2$_metaWay_0_T_1_valid = 0;
soc$nutcore$io_imem_cache$s2$forwardMeta_data_tag = 0;
soc$nutcore$io_imem_cache$s2$forwardMetaReg_data_tag$NEXT = 0;
soc$nutcore$io_imem_cache$s2$_metaWay_3_T_1_tag = 0;
soc$nutcore$io_imem_cache$s2$_metaWay_2_T_1_tag = 0;
soc$nutcore$io_imem_cache$s2$_metaWay_1_T_1_tag = 0;
soc$nutcore$io_imem_cache$s2$_metaWay_0_T_1_tag = 0;
soc$nutcore$io_imem_cache$s2$hitVec = 0;
soc$nutcore$io_imem_cache$s2$_io_out_bits_hit_T_1 = 0;
soc$nutcore$io_imem_cache$s2$waymask = 0;
soc$nutcore$io_imem_cache$s2$_T_90 = 0;
soc$nutcore$io_imem_cache$s2$_T_92 = 0;
soc$nutcore$io_imem_cache$metaArray$ram$wen = 0;
soc$nutcore$io_imem_cache$metaArray$ram$_io_r_req_ready_T_2 = 0;
soc$nutcore$io_imem_cache$s3$_io_out_valid_T_27 = 0;
soc$nutcore$io_imem_cache$s3$_io_isFinish_T_8 = 0;
soc$nutcore$io_imem_cache$s3$_io_isFinish_T_13 = 0;
soc$nutcore$io_imem_cache$_io_in_resp_valid_T_3 = 0;
soc$nutcore$itlb$_GEN_24 = 0;
soc$nutcore$frontend$ifu$_io_out_valid_T_2 = 0;
soc$nutcore$frontend$ifu$_T_12 = 0;
soc$nutcore$io_imem_cache$s3$dataWriteArb$_io_out_valid_T_1 = 0;
soc$nutcore$io_imem_cache$dataArray$ram$_io_r_req_ready_T_1 = 0;
soc$nutcore$io_imem_cache$s3$_T_75 = 0;
soc$nutcore$io_imem_cache$s2$isForwardData = 0;
soc$nutcore$io_imem_cache$dataArray$readArb$_io_in_1_ready_T = 0;
soc$nutcore$io_imem_cache$dataArray$REG$NEXT = 0;
soc$nutcore$io_imem_cache$s1$_io_out_valid_T_1 = 0;
soc$nutcore$io_imem_cache$s1$_io_in_ready_T_4 = 0;
soc$nutcore$io_imem_cache$s1$_T_6 = 0;
soc$nutcore$itlb$_GEN_22 = 0;
soc$nutcore$itlb$tlbExec$_io_isFinish_T = 0;
soc$nutcore$itlb$tlbExec$_io_in_ready_T_6 = 0;
soc$nutcore$itlb$_tlbExec_io_in_bits_T = 0;
soc$nutcore$frontend$ifu$_pcUpdate_T = 0;
soc$nutcore$frontend$ifu$pcUpdate = 0;
soc$nutcore$itlb$tlbExec$_T_44 = 0;
soc$nutcore$io_imem_cache$_s2_io_in_bits_T = 0;
mem$ren_REG = 0;
mem$_ren_T_4 = 0;
mem$burst_r = 0;
io_uart_in_ch = 0;
mmio$xbar$_io_in_resp_bits_T_6 = 0;
soc$mmioXbar$_io_in_resp_bits_T_4 = 0;
io_perfInfo_dump = 0;
io_perfInfo_clean = 0;
io_logCtrl_log_level = 0;
io_logCtrl_log_end = 0;
io_logCtrl_log_begin = 0;
soc$nutcore$io_imem_cache$metaArray$ram$array_3$MPORT$$addr = 0;
soc$nutcore$io_imem_cache$metaArray$ram$array_3$MPORT$$en = 0;
soc$nutcore$io_imem_cache$metaArray$ram$array_3$MPORT$$data = 0;
soc$nutcore$io_imem_cache$metaArray$ram$array_3$MPORT$$mask = 0;
soc$nutcore$io_imem_cache$metaArray$ram$array_2$MPORT$$addr = 0;
soc$nutcore$io_imem_cache$metaArray$ram$array_2$MPORT$$en = 0;
soc$nutcore$io_imem_cache$metaArray$ram$array_2$MPORT$$data = 0;
soc$nutcore$io_imem_cache$metaArray$ram$array_2$MPORT$$mask = 0;
soc$nutcore$io_imem_cache$metaArray$ram$array_1$MPORT$$addr = 0;
soc$nutcore$io_imem_cache$metaArray$ram$array_1$MPORT$$en = 0;
soc$nutcore$io_imem_cache$metaArray$ram$array_1$MPORT$$data = 0;
soc$nutcore$io_imem_cache$metaArray$ram$array_1$MPORT$$mask = 0;
soc$nutcore$io_imem_cache$metaArray$ram$array_0$MPORT$$addr = 0;
soc$nutcore$io_imem_cache$metaArray$ram$array_0$MPORT$$en = 0;
soc$nutcore$io_imem_cache$metaArray$ram$array_0$MPORT$$data = 0;
soc$nutcore$io_imem_cache$metaArray$ram$array_0$MPORT$$mask = 0;
soc$nutcore$io_imem_cache$dataArray$ram$array_3$MPORT$$addr = 0;
soc$nutcore$io_imem_cache$dataArray$ram$array_3$MPORT$$en = 0;
soc$nutcore$io_imem_cache$dataArray$ram$array_3$MPORT$$data = 0;
soc$nutcore$io_imem_cache$dataArray$ram$array_3$MPORT$$mask = 0;
soc$nutcore$io_imem_cache$dataArray$ram$array_2$MPORT$$addr = 0;
soc$nutcore$io_imem_cache$dataArray$ram$array_2$MPORT$$en = 0;
soc$nutcore$io_imem_cache$dataArray$ram$array_2$MPORT$$data = 0;
soc$nutcore$io_imem_cache$dataArray$ram$array_2$MPORT$$mask = 0;
soc$nutcore$io_imem_cache$dataArray$ram$array_1$MPORT$$addr = 0;
soc$nutcore$io_imem_cache$dataArray$ram$array_1$MPORT$$en = 0;
soc$nutcore$io_imem_cache$dataArray$ram$array_1$MPORT$$data = 0;
soc$nutcore$io_imem_cache$dataArray$ram$array_1$MPORT$$mask = 0;
soc$nutcore$io_imem_cache$dataArray$ram$array_0$MPORT$$addr = 0;
soc$nutcore$io_imem_cache$dataArray$ram$array_0$MPORT$$en = 0;
soc$nutcore$io_imem_cache$dataArray$ram$array_0$MPORT$$data = 0;
soc$nutcore$io_imem_cache$dataArray$ram$array_0$MPORT$$mask = 0;
soc$nutcore$io_dmem_cache$metaArray$ram$array_3$MPORT$$addr = 0;
soc$nutcore$io_dmem_cache$metaArray$ram$array_3$MPORT$$en = 0;
soc$nutcore$io_dmem_cache$metaArray$ram$array_3$MPORT$$data = 0;
soc$nutcore$io_dmem_cache$metaArray$ram$array_3$MPORT$$mask = 0;
soc$nutcore$io_dmem_cache$metaArray$ram$array_2$MPORT$$addr = 0;
soc$nutcore$io_dmem_cache$metaArray$ram$array_2$MPORT$$en = 0;
soc$nutcore$io_dmem_cache$metaArray$ram$array_2$MPORT$$data = 0;
soc$nutcore$io_dmem_cache$metaArray$ram$array_2$MPORT$$mask = 0;
soc$nutcore$io_dmem_cache$metaArray$ram$array_1$MPORT$$addr = 0;
soc$nutcore$io_dmem_cache$metaArray$ram$array_1$MPORT$$en = 0;
soc$nutcore$io_dmem_cache$metaArray$ram$array_1$MPORT$$data = 0;
soc$nutcore$io_dmem_cache$metaArray$ram$array_1$MPORT$$mask = 0;
soc$nutcore$io_dmem_cache$metaArray$ram$array_0$MPORT$$addr = 0;
soc$nutcore$io_dmem_cache$metaArray$ram$array_0$MPORT$$en = 0;
soc$nutcore$io_dmem_cache$metaArray$ram$array_0$MPORT$$data = 0;
soc$nutcore$io_dmem_cache$metaArray$ram$array_0$MPORT$$mask = 0;
soc$nutcore$io_dmem_cache$dataArray$ram$array_3$MPORT$$addr = 0;
soc$nutcore$io_dmem_cache$dataArray$ram$array_3$MPORT$$en = 0;
soc$nutcore$io_dmem_cache$dataArray$ram$array_3$MPORT$$data = 0;
soc$nutcore$io_dmem_cache$dataArray$ram$array_3$MPORT$$mask = 0;
soc$nutcore$io_dmem_cache$dataArray$ram$array_2$MPORT$$addr = 0;
soc$nutcore$io_dmem_cache$dataArray$ram$array_2$MPORT$$en = 0;
soc$nutcore$io_dmem_cache$dataArray$ram$array_2$MPORT$$data = 0;
soc$nutcore$io_dmem_cache$dataArray$ram$array_2$MPORT$$mask = 0;
soc$nutcore$io_dmem_cache$dataArray$ram$array_1$MPORT$$addr = 0;
soc$nutcore$io_dmem_cache$dataArray$ram$array_1$MPORT$$en = 0;
soc$nutcore$io_dmem_cache$dataArray$ram$array_1$MPORT$$data = 0;
soc$nutcore$io_dmem_cache$dataArray$ram$array_1$MPORT$$mask = 0;
soc$nutcore$io_dmem_cache$dataArray$ram$array_0$MPORT$$addr = 0;
soc$nutcore$io_dmem_cache$dataArray$ram$array_0$MPORT$$en = 0;
soc$nutcore$io_dmem_cache$dataArray$ram$array_0$MPORT$$data = 0;
soc$nutcore$io_dmem_cache$dataArray$ram$array_0$MPORT$$mask = 0;
soc$nutcore$frontend$ifu$bp1$btb$array_0$MPORT$$addr = 0;
soc$nutcore$frontend$ifu$bp1$btb$array_0$MPORT$$en = 0;
soc$nutcore$frontend$ifu$bp1$btb$array_0$MPORT$$data = 0;
soc$nutcore$frontend$ifu$bp1$reqLatch_valid = 0;
soc$nutcore$frontend$ifu$bp1$reqLatch_pc = 0;
soc$nutcore$frontend$ifu$bp1$reqLatch_fuOpType = 0;
soc$nutcore$frontend$ifu$bp1$reqLatch_actualTaken = 0;
soc$nutcore$frontend$ifu$bp1$cnt = 0;
soc$nutcore$frontend$ifu$bp1$pht$MPORT$$addr = 0;
soc$nutcore$frontend$ifu$bp1$pht$MPORT$$en = 0;
soc$nutcore$frontend$ifu$bp1$pht$MPORT$$data = 0;
soc$nutcore$frontend$ifu$bp1$ras$MPORT_1$$addr = 0;
soc$nutcore$frontend$ifu$bp1$ras$MPORT_1$$en = 0;
soc$nutcore$frontend$ifu$bp1$ras$MPORT_1$$data = 0;
soc$nutcore$frontend$ibf_io_in_q$ram_pnpc$MPORT$$addr = 0;
soc$nutcore$frontend$ibf_io_in_q$ram_pnpc$MPORT$$en = 0;
soc$nutcore$frontend$ibf_io_in_q$ram_pnpc$MPORT$$data = 0;
soc$nutcore$frontend$ibf_io_in_q$ram_pc$MPORT$$addr = 0;
soc$nutcore$frontend$ibf_io_in_q$ram_pc$MPORT$$en = 0;
soc$nutcore$frontend$ibf_io_in_q$ram_pc$MPORT$$data = 0;
soc$nutcore$frontend$ibf_io_in_q$ram_brIdx$MPORT$$addr = 0;
soc$nutcore$frontend$ibf_io_in_q$ram_brIdx$MPORT$$en = 0;
soc$nutcore$frontend$ibf_io_in_q$ram_brIdx$MPORT$$data = 0;
soc$nutcore$frontend$ibf_io_in_q$ram_instr$MPORT$$addr = 0;
soc$nutcore$frontend$ibf_io_in_q$ram_instr$MPORT$$en = 0;
soc$nutcore$frontend$ibf_io_in_q$ram_instr$MPORT$$data = 0;
soc$nutcore$frontend$ibf_io_in_q$ram_exceptionVec_12$MPORT$$addr = 0;
soc$nutcore$frontend$ibf_io_in_q$ram_exceptionVec_12$MPORT$$en = 0;
soc$nutcore$frontend$ibf_io_in_q$ram_exceptionVec_12$MPORT$$data = 0;
soc$nutcore$backend$isu$rf$MPORT$$addr = 0;
soc$nutcore$backend$isu$rf$MPORT$$en = 0;
soc$nutcore$backend$isu$rf$MPORT$$data = 0;
soc$mem_l2cacheOut_cache$metaArray$ram$array_3$MPORT$$addr = 0;
soc$mem_l2cacheOut_cache$metaArray$ram$array_3$MPORT$$en = 0;
soc$mem_l2cacheOut_cache$metaArray$ram$array_3$MPORT$$data = 0;
soc$mem_l2cacheOut_cache$metaArray$ram$array_3$MPORT$$mask = 0;
soc$mem_l2cacheOut_cache$metaArray$ram$array_2$MPORT$$addr = 0;
soc$mem_l2cacheOut_cache$metaArray$ram$array_2$MPORT$$en = 0;
soc$mem_l2cacheOut_cache$metaArray$ram$array_2$MPORT$$data = 0;
soc$mem_l2cacheOut_cache$metaArray$ram$array_2$MPORT$$mask = 0;
soc$mem_l2cacheOut_cache$metaArray$ram$array_1$MPORT$$addr = 0;
soc$mem_l2cacheOut_cache$metaArray$ram$array_1$MPORT$$en = 0;
soc$mem_l2cacheOut_cache$metaArray$ram$array_1$MPORT$$data = 0;
soc$mem_l2cacheOut_cache$metaArray$ram$array_1$MPORT$$mask = 0;
soc$mem_l2cacheOut_cache$metaArray$ram$array_0$MPORT$$addr = 0;
soc$mem_l2cacheOut_cache$metaArray$ram$array_0$MPORT$$en = 0;
soc$mem_l2cacheOut_cache$metaArray$ram$array_0$MPORT$$data = 0;
soc$mem_l2cacheOut_cache$metaArray$ram$array_0$MPORT$$mask = 0;
soc$mem_l2cacheOut_cache$dataArray$ram$array_3$MPORT$$addr = 0;
soc$mem_l2cacheOut_cache$dataArray$ram$array_3$MPORT$$en = 0;
soc$mem_l2cacheOut_cache$dataArray$ram$array_3$MPORT$$data = 0;
soc$mem_l2cacheOut_cache$dataArray$ram$array_3$MPORT$$mask = 0;
soc$mem_l2cacheOut_cache$dataArray$ram$array_2$MPORT$$addr = 0;
soc$mem_l2cacheOut_cache$dataArray$ram$array_2$MPORT$$en = 0;
soc$mem_l2cacheOut_cache$dataArray$ram$array_2$MPORT$$data = 0;
soc$mem_l2cacheOut_cache$dataArray$ram$array_2$MPORT$$mask = 0;
soc$mem_l2cacheOut_cache$dataArray$ram$array_1$MPORT$$addr = 0;
soc$mem_l2cacheOut_cache$dataArray$ram$array_1$MPORT$$en = 0;
soc$mem_l2cacheOut_cache$dataArray$ram$array_1$MPORT$$data = 0;
soc$mem_l2cacheOut_cache$dataArray$ram$array_1$MPORT$$mask = 0;
soc$mem_l2cacheOut_cache$dataArray$ram$array_0$MPORT$$addr = 0;
soc$mem_l2cacheOut_cache$dataArray$ram$array_0$MPORT$$en = 0;
soc$mem_l2cacheOut_cache$dataArray$ram$array_0$MPORT$$data = 0;
soc$mem_l2cacheOut_cache$dataArray$ram$array_0$MPORT$$mask = 0;
mem$rdata_mem$mem$MPORT$$addr = 0;
mem$rdata_mem$mem$MPORT$$en = 0;
mem$rdata_mem$mem$MPORT$$data = 0;
c_1 = 0;
c = 0;
_T_6 = 0;
soc$nutcore$itlb$tlbExec$REG_1 = 0;
soc$nutcore$io_imem_cache$s3$_T_152 = 0;
soc$nutcore$io_imem_cache$s3$_T_140 = 0;
soc$nutcore$io_dmem_cache$s3$_T_152 = 0;
soc$nutcore$io_dmem_cache$s3$_T_140 = 0;
soc$nutcore$io_dmem_cache$s1$_T_1 = 0;
soc$nutcore$frontend$ifu$bp1$_T_22 = 0;
soc$nutcore$backend$exu$lsu$lsExecUnit$_T_31 = 0;
soc$nutcore$backend$exu$lsu$lsExecUnit$_T_23 = 0;
soc$nutcore$backend$exu$_T_9 = 0;
soc$nutcore$backend$exu$csr$_T_1120 = 0;
soc$nutcore$backend$exu$csr$_T_1018 = 0;
soc$nutcore$backend$exu$alu$_T_79 = 0;
soc$nutcore$backend$exu$alu$_T_15 = 0;
soc$mem_l2cacheOut_cache$s3$_T_162 = 0;
soc$mem_l2cacheOut_cache$s3$_T_150 = 0;
soc$mem_l2cacheOut_cache$s1$_T_1 = 0;
soc$plic_io_extra_intrVec_REG = 0;
soc$plic_io_extra_intrVec_REG_1$NEXT = 0;
soc$nutcore$itlb$mdTLB$tlbmd_0_3$NEXT = 0;
soc$nutcore$itlb$mdTLB$tlbmd_0_2$NEXT = 0;
soc$nutcore$itlb$mdTLB$tlbmd_0_1$NEXT = 0;
soc$nutcore$itlb$mdTLB$tlbmd_0_0$NEXT = 0;
soc$nutcore$dtlb$mdTLB$tlbmd_15_3$NEXT = 0;
soc$nutcore$dtlb$mdTLB$tlbmd_14_3$NEXT = 0;
soc$nutcore$dtlb$mdTLB$tlbmd_13_3$NEXT = 0;
soc$nutcore$dtlb$mdTLB$tlbmd_12_3$NEXT = 0;
soc$nutcore$dtlb$mdTLB$tlbmd_11_3$NEXT = 0;
soc$nutcore$dtlb$mdTLB$tlbmd_10_3$NEXT = 0;
soc$nutcore$dtlb$mdTLB$tlbmd_9_3$NEXT = 0;
soc$nutcore$dtlb$mdTLB$tlbmd_8_3$NEXT = 0;
soc$nutcore$dtlb$mdTLB$tlbmd_7_3$NEXT = 0;
soc$nutcore$dtlb$mdTLB$tlbmd_6_3$NEXT = 0;
soc$nutcore$dtlb$mdTLB$tlbmd_5_3$NEXT = 0;
soc$nutcore$dtlb$mdTLB$tlbmd_4_3$NEXT = 0;
soc$nutcore$dtlb$mdTLB$tlbmd_3_3$NEXT = 0;
soc$nutcore$dtlb$mdTLB$tlbmd_2_3$NEXT = 0;
soc$nutcore$dtlb$mdTLB$tlbmd_1_3$NEXT = 0;
soc$nutcore$dtlb$mdTLB$tlbmd_0_3$NEXT = 0;
soc$nutcore$dtlb$mdTLB$tlbmd_15_2$NEXT = 0;
soc$nutcore$dtlb$mdTLB$tlbmd_14_2$NEXT = 0;
soc$nutcore$dtlb$mdTLB$tlbmd_13_2$NEXT = 0;
soc$nutcore$dtlb$mdTLB$tlbmd_12_2$NEXT = 0;
soc$nutcore$dtlb$mdTLB$tlbmd_11_2$NEXT = 0;
soc$nutcore$dtlb$mdTLB$tlbmd_10_2$NEXT = 0;
soc$nutcore$dtlb$mdTLB$tlbmd_9_2$NEXT = 0;
soc$nutcore$dtlb$mdTLB$tlbmd_8_2$NEXT = 0;
soc$nutcore$dtlb$mdTLB$tlbmd_7_2$NEXT = 0;
soc$nutcore$dtlb$mdTLB$tlbmd_6_2$NEXT = 0;
soc$nutcore$dtlb$mdTLB$tlbmd_5_2$NEXT = 0;
soc$nutcore$dtlb$mdTLB$tlbmd_4_2$NEXT = 0;
soc$nutcore$dtlb$mdTLB$tlbmd_3_2$NEXT = 0;
soc$nutcore$dtlb$mdTLB$tlbmd_2_2$NEXT = 0;
soc$nutcore$dtlb$mdTLB$tlbmd_1_2$NEXT = 0;
soc$nutcore$dtlb$mdTLB$tlbmd_0_2$NEXT = 0;
soc$nutcore$dtlb$mdTLB$tlbmd_15_1$NEXT = 0;
soc$nutcore$dtlb$mdTLB$tlbmd_14_1$NEXT = 0;
soc$nutcore$dtlb$mdTLB$tlbmd_13_1$NEXT = 0;
soc$nutcore$dtlb$mdTLB$tlbmd_12_1$NEXT = 0;
soc$nutcore$dtlb$mdTLB$tlbmd_11_1$NEXT = 0;
soc$nutcore$dtlb$mdTLB$tlbmd_10_1$NEXT = 0;
soc$nutcore$dtlb$mdTLB$tlbmd_9_1$NEXT = 0;
soc$nutcore$dtlb$mdTLB$tlbmd_8_1$NEXT = 0;
soc$nutcore$dtlb$mdTLB$tlbmd_7_1$NEXT = 0;
soc$nutcore$dtlb$mdTLB$tlbmd_6_1$NEXT = 0;
soc$nutcore$dtlb$mdTLB$tlbmd_5_1$NEXT = 0;
soc$nutcore$dtlb$mdTLB$tlbmd_4_1$NEXT = 0;
soc$nutcore$dtlb$mdTLB$tlbmd_3_1$NEXT = 0;
soc$nutcore$dtlb$mdTLB$tlbmd_2_1$NEXT = 0;
soc$nutcore$dtlb$mdTLB$tlbmd_1_1$NEXT = 0;
soc$nutcore$dtlb$mdTLB$tlbmd_0_1$NEXT = 0;
soc$nutcore$dtlb$mdTLB$tlbmd_15_0$NEXT = 0;
soc$nutcore$dtlb$mdTLB$tlbmd_14_0$NEXT = 0;
soc$nutcore$dtlb$mdTLB$tlbmd_13_0$NEXT = 0;
soc$nutcore$dtlb$mdTLB$tlbmd_12_0$NEXT = 0;
soc$nutcore$dtlb$mdTLB$tlbmd_11_0$NEXT = 0;
soc$nutcore$dtlb$mdTLB$tlbmd_10_0$NEXT = 0;
soc$nutcore$dtlb$mdTLB$tlbmd_9_0$NEXT = 0;
soc$nutcore$dtlb$mdTLB$tlbmd_8_0$NEXT = 0;
soc$nutcore$dtlb$mdTLB$tlbmd_7_0$NEXT = 0;
soc$nutcore$dtlb$mdTLB$tlbmd_6_0$NEXT = 0;
soc$nutcore$dtlb$mdTLB$tlbmd_5_0$NEXT = 0;
soc$nutcore$dtlb$mdTLB$tlbmd_4_0$NEXT = 0;
soc$nutcore$dtlb$mdTLB$tlbmd_3_0$NEXT = 0;
soc$nutcore$dtlb$mdTLB$tlbmd_2_0$NEXT = 0;
soc$nutcore$dtlb$mdTLB$tlbmd_1_0$NEXT = 0;
soc$nutcore$dtlb$mdTLB$tlbmd_0_0$NEXT = 0;
soc$nutcore$io_imem_cache$s3_io_in_bits_r_req_cmd$NEXT = 0;
soc$nutcore$backend$exu$mdu$mul$mulRes_REG_1 = 0;
soc$nutcore$backend$exu$mdu$mul$mulRes_REG = 0;
soc$nutcore$backend$exu$mdu$mul$io_out_bits_REG$NEXT = 0;
soc$nutcore$backend$exu$mdu$mul$io_out_valid_REG_2 = 0;
soc$nutcore$backend$exu$mdu$mul$io_out_valid_REG_3$NEXT = 0;
soc$nutcore$backend$exu$mdu$mul$io_out_valid_REG_1 = 0;
soc$nutcore$backend$exu$mdu$mul$io_out_valid_REG = 0;
soc$nutcore$backend$exu$mdu$mul$io_out_bits_REG_1 = 0;
soc$nutcore$backend$exu$mdu$mul$io_out_bits_REG_2$NEXT = 0;
soc$nutcore$backend$exu$mdu$mul$io_out_bits_REG = 0;
soc$nutcore$backend$exu$mdu$div$qSignReg$NEXT = 0;
soc$nutcore$backend$exu$mdu$div$bReg$NEXT = 0;
soc$nutcore$backend$exu$mdu$div$aValx2Reg$NEXT = 0;
soc$nutcore$backend$exu$mdu$div$aSignReg$NEXT = 0;
soc$nutcore$backend$exu$alu$REG_actualTaken = 0;
soc$plic$claimCompletion_0$NEXT = 0;
soc$mem_l2cacheOut_cache$s3_io_in_bits_r_req_cmd$NEXT = 0;
soc$plic$inHandle_1$NEXT = 0;
soc$plic$io_in_b_valid_r$NEXT = 0;
soc$plic$ren_REG = 0;
soc$plic$io_in_r_valid_r$NEXT = 0;
soc$plic_io_extra_intrVec_REG_1 = 0;
soc$nutcore$dataBuffer_0_cf_brIdx$NEXT = 0;
soc$nutcore$dataBuffer_0_cf_crossPageIPFFix$NEXT = 0;
soc$nutcore$dataBuffer_0_cf_exceptionVec_0$NEXT = 0;
soc$nutcore$dataBuffer_0_cf_exceptionVec_1$NEXT = 0;
soc$nutcore$dataBuffer_0_cf_exceptionVec_10$NEXT = 0;
soc$nutcore$dataBuffer_0_cf_exceptionVec_11$NEXT = 0;
soc$nutcore$dataBuffer_0_cf_exceptionVec_12$NEXT = 0;
soc$nutcore$dataBuffer_0_cf_exceptionVec_13$NEXT = 0;
soc$nutcore$dataBuffer_0_cf_exceptionVec_14$NEXT = 0;
soc$nutcore$dataBuffer_0_cf_exceptionVec_15$NEXT = 0;
soc$nutcore$dataBuffer_0_cf_exceptionVec_2$NEXT = 0;
soc$nutcore$dataBuffer_0_cf_exceptionVec_3$NEXT = 0;
soc$nutcore$dataBuffer_0_cf_exceptionVec_5$NEXT = 0;
soc$nutcore$dataBuffer_0_cf_exceptionVec_7$NEXT = 0;
soc$nutcore$dataBuffer_0_cf_exceptionVec_8$NEXT = 0;
soc$nutcore$dataBuffer_0_cf_exceptionVec_9$NEXT = 0;
soc$nutcore$dataBuffer_0_cf_intrVec_0$NEXT = 0;
soc$nutcore$dataBuffer_0_cf_intrVec_1$NEXT = 0;
soc$nutcore$dataBuffer_0_cf_intrVec_10$NEXT = 0;
soc$nutcore$dataBuffer_0_cf_intrVec_11$NEXT = 0;
soc$nutcore$dataBuffer_0_cf_intrVec_2$NEXT = 0;
soc$nutcore$dataBuffer_0_cf_intrVec_3$NEXT = 0;
soc$nutcore$dataBuffer_0_cf_intrVec_4$NEXT = 0;
soc$nutcore$dataBuffer_0_cf_intrVec_5$NEXT = 0;
soc$nutcore$dataBuffer_0_cf_intrVec_6$NEXT = 0;
soc$nutcore$dataBuffer_0_cf_intrVec_7$NEXT = 0;
soc$nutcore$dataBuffer_0_cf_intrVec_8$NEXT = 0;
soc$nutcore$dataBuffer_0_cf_intrVec_9$NEXT = 0;
soc$nutcore$dataBuffer_0_ctrl_fuOpType$NEXT = 0;
soc$nutcore$dataBuffer_0_ctrl_fuType$NEXT = 0;
soc$nutcore$dataBuffer_0_ctrl_isNutCoreTrap$NEXT = 0;
soc$nutcore$dataBuffer_0_ctrl_rfWen$NEXT = 0;
soc$nutcore$dataBuffer_1_cf_brIdx$NEXT = 0;
soc$nutcore$dataBuffer_1_cf_crossPageIPFFix$NEXT = 0;
soc$nutcore$dataBuffer_1_cf_exceptionVec_0$NEXT = 0;
soc$nutcore$dataBuffer_1_cf_exceptionVec_1$NEXT = 0;
soc$nutcore$dataBuffer_1_cf_exceptionVec_10$NEXT = 0;
soc$nutcore$dataBuffer_1_cf_exceptionVec_11$NEXT = 0;
soc$nutcore$dataBuffer_1_cf_exceptionVec_12$NEXT = 0;
soc$nutcore$dataBuffer_1_cf_exceptionVec_13$NEXT = 0;
soc$nutcore$dataBuffer_1_cf_exceptionVec_14$NEXT = 0;
soc$nutcore$dataBuffer_1_cf_exceptionVec_15$NEXT = 0;
soc$nutcore$dataBuffer_1_cf_exceptionVec_2$NEXT = 0;
soc$nutcore$dataBuffer_1_cf_exceptionVec_3$NEXT = 0;
soc$nutcore$dataBuffer_1_cf_exceptionVec_5$NEXT = 0;
soc$nutcore$dataBuffer_1_cf_exceptionVec_7$NEXT = 0;
soc$nutcore$dataBuffer_1_cf_exceptionVec_8$NEXT = 0;
soc$nutcore$dataBuffer_1_cf_exceptionVec_9$NEXT = 0;
soc$nutcore$dataBuffer_1_cf_intrVec_0$NEXT = 0;
soc$nutcore$dataBuffer_1_cf_intrVec_1$NEXT = 0;
soc$nutcore$dataBuffer_1_cf_intrVec_10$NEXT = 0;
soc$nutcore$dataBuffer_1_cf_intrVec_11$NEXT = 0;
soc$nutcore$dataBuffer_1_cf_intrVec_2$NEXT = 0;
soc$nutcore$dataBuffer_1_cf_intrVec_3$NEXT = 0;
soc$nutcore$dataBuffer_1_cf_intrVec_4$NEXT = 0;
soc$nutcore$dataBuffer_1_cf_intrVec_5$NEXT = 0;
soc$nutcore$dataBuffer_1_cf_intrVec_6$NEXT = 0;
soc$nutcore$dataBuffer_1_cf_intrVec_7$NEXT = 0;
soc$nutcore$dataBuffer_1_cf_intrVec_8$NEXT = 0;
soc$nutcore$dataBuffer_1_cf_intrVec_9$NEXT = 0;
soc$nutcore$dataBuffer_1_ctrl_fuOpType$NEXT = 0;
soc$nutcore$dataBuffer_1_ctrl_fuType$NEXT = 0;
soc$nutcore$dataBuffer_1_ctrl_isNutCoreTrap$NEXT = 0;
soc$nutcore$dataBuffer_1_ctrl_rfWen$NEXT = 0;
soc$nutcore$dataBuffer_2_cf_brIdx$NEXT = 0;
soc$nutcore$dataBuffer_2_cf_crossPageIPFFix$NEXT = 0;
soc$nutcore$dataBuffer_2_cf_exceptionVec_0$NEXT = 0;
soc$nutcore$dataBuffer_2_cf_exceptionVec_1$NEXT = 0;
soc$nutcore$dataBuffer_2_cf_exceptionVec_10$NEXT = 0;
soc$nutcore$dataBuffer_2_cf_exceptionVec_11$NEXT = 0;
soc$nutcore$dataBuffer_2_cf_exceptionVec_12$NEXT = 0;
soc$nutcore$dataBuffer_2_cf_exceptionVec_13$NEXT = 0;
soc$nutcore$dataBuffer_2_cf_exceptionVec_14$NEXT = 0;
soc$nutcore$dataBuffer_2_cf_exceptionVec_15$NEXT = 0;
soc$nutcore$dataBuffer_2_cf_exceptionVec_2$NEXT = 0;
soc$nutcore$dataBuffer_2_cf_exceptionVec_3$NEXT = 0;
soc$nutcore$dataBuffer_2_cf_exceptionVec_5$NEXT = 0;
soc$nutcore$dataBuffer_2_cf_exceptionVec_7$NEXT = 0;
soc$nutcore$dataBuffer_2_cf_exceptionVec_8$NEXT = 0;
soc$nutcore$dataBuffer_2_cf_exceptionVec_9$NEXT = 0;
soc$nutcore$dataBuffer_2_cf_intrVec_0$NEXT = 0;
soc$nutcore$dataBuffer_2_cf_intrVec_1$NEXT = 0;
soc$nutcore$dataBuffer_2_cf_intrVec_10$NEXT = 0;
soc$nutcore$dataBuffer_2_cf_intrVec_11$NEXT = 0;
soc$nutcore$dataBuffer_2_cf_intrVec_2$NEXT = 0;
soc$nutcore$dataBuffer_2_cf_intrVec_3$NEXT = 0;
soc$nutcore$dataBuffer_2_cf_intrVec_4$NEXT = 0;
soc$nutcore$dataBuffer_2_cf_intrVec_5$NEXT = 0;
soc$nutcore$dataBuffer_2_cf_intrVec_6$NEXT = 0;
soc$nutcore$dataBuffer_2_cf_intrVec_7$NEXT = 0;
soc$nutcore$dataBuffer_2_cf_intrVec_8$NEXT = 0;
soc$nutcore$dataBuffer_2_cf_intrVec_9$NEXT = 0;
soc$nutcore$dataBuffer_2_ctrl_fuOpType$NEXT = 0;
soc$nutcore$dataBuffer_2_ctrl_fuType$NEXT = 0;
soc$nutcore$dataBuffer_2_ctrl_isNutCoreTrap$NEXT = 0;
soc$nutcore$dataBuffer_2_ctrl_rfWen$NEXT = 0;
soc$nutcore$dataBuffer_3_cf_brIdx$NEXT = 0;
soc$nutcore$dataBuffer_3_cf_crossPageIPFFix$NEXT = 0;
soc$nutcore$dataBuffer_3_cf_exceptionVec_0$NEXT = 0;
soc$nutcore$dataBuffer_3_cf_exceptionVec_1$NEXT = 0;
soc$nutcore$dataBuffer_3_cf_exceptionVec_10$NEXT = 0;
soc$nutcore$dataBuffer_3_cf_exceptionVec_11$NEXT = 0;
soc$nutcore$dataBuffer_3_cf_exceptionVec_12$NEXT = 0;
soc$nutcore$dataBuffer_3_cf_exceptionVec_13$NEXT = 0;
soc$nutcore$dataBuffer_3_cf_exceptionVec_14$NEXT = 0;
soc$nutcore$dataBuffer_3_cf_exceptionVec_15$NEXT = 0;
soc$nutcore$dataBuffer_3_cf_exceptionVec_2$NEXT = 0;
soc$nutcore$dataBuffer_3_cf_exceptionVec_3$NEXT = 0;
soc$nutcore$dataBuffer_3_cf_exceptionVec_5$NEXT = 0;
soc$nutcore$dataBuffer_3_cf_exceptionVec_7$NEXT = 0;
soc$nutcore$dataBuffer_3_cf_exceptionVec_8$NEXT = 0;
soc$nutcore$dataBuffer_3_cf_exceptionVec_9$NEXT = 0;
soc$nutcore$dataBuffer_3_cf_intrVec_0$NEXT = 0;
soc$nutcore$dataBuffer_3_cf_intrVec_1$NEXT = 0;
soc$nutcore$dataBuffer_3_cf_intrVec_10$NEXT = 0;
soc$nutcore$dataBuffer_3_cf_intrVec_11$NEXT = 0;
soc$nutcore$dataBuffer_3_cf_intrVec_2$NEXT = 0;
soc$nutcore$dataBuffer_3_cf_intrVec_3$NEXT = 0;
soc$nutcore$dataBuffer_3_cf_intrVec_4$NEXT = 0;
soc$nutcore$dataBuffer_3_cf_intrVec_5$NEXT = 0;
soc$nutcore$dataBuffer_3_cf_intrVec_6$NEXT = 0;
soc$nutcore$dataBuffer_3_cf_intrVec_7$NEXT = 0;
soc$nutcore$dataBuffer_3_cf_intrVec_8$NEXT = 0;
soc$nutcore$dataBuffer_3_cf_intrVec_9$NEXT = 0;
soc$nutcore$dataBuffer_3_ctrl_fuOpType$NEXT = 0;
soc$nutcore$dataBuffer_3_ctrl_fuType$NEXT = 0;
soc$nutcore$dataBuffer_3_ctrl_isNutCoreTrap$NEXT = 0;
soc$nutcore$dataBuffer_3_ctrl_rfWen$NEXT = 0;
soc$nutcore$io_imem_cache$s3$respToL1Last_c_value$NEXT = 0;
soc$nutcore$io_imem_cache$metaArray$r_0_dirty$NEXT = 0;
soc$nutcore$io_imem_cache$metaArray$r_1_dirty$NEXT = 0;
soc$nutcore$io_imem_cache$metaArray$r_2_dirty$NEXT = 0;
soc$nutcore$io_imem_cache$metaArray$r_3_dirty$NEXT = 0;
soc$nutcore$io_imem_cache$metaArray$ram$_resetSet$NEXT = 0;
soc$nutcore$io_dmem_cache$metaArray$r_0_dirty$NEXT = 0;
soc$nutcore$io_dmem_cache$metaArray$r_1_dirty$NEXT = 0;
soc$nutcore$io_dmem_cache$metaArray$r_2_dirty$NEXT = 0;
soc$nutcore$io_dmem_cache$metaArray$r_3_dirty$NEXT = 0;
soc$nutcore$io_dmem_cache$metaArray$ram$_resetSet$NEXT = 0;
soc$nutcore$io_dmem_cache$dataArray$r__0_data$NEXT = 0;
soc$nutcore$io_dmem_cache$dataArray$r__1_data$NEXT = 0;
soc$nutcore$io_dmem_cache$dataArray$r__2_data$NEXT = 0;
soc$nutcore$io_dmem_cache$dataArray$r__3_data$NEXT = 0;
soc$nutcore$frontend$valid$NEXT = 0;
soc$nutcore$frontend$ifu$bp1$sp_value$NEXT = 0;
soc$nutcore$frontend$ifu$bp1$btb$_resetSet$NEXT = 0;
soc$nutcore$dtlb$mdTLB$resetSet$NEXT = 0;
soc$nutcore$backend$exu$mdu$div$cnt_value$NEXT = 0;
soc$mem_l2cacheOut_cache$metaArray$r_0_dirty$NEXT = 0;
soc$mem_l2cacheOut_cache$metaArray$r_1_dirty$NEXT = 0;
soc$mem_l2cacheOut_cache$metaArray$r_2_dirty$NEXT = 0;
soc$mem_l2cacheOut_cache$metaArray$r_3_dirty$NEXT = 0;
soc$mem_l2cacheOut_cache$metaArray$ram$_resetSet$NEXT = 0;
soc$clint$inc_reg$NEXT = 0;
soc$clint$io_in_b_valid_r$NEXT = 0;
soc$clint$ren_REG = 0;
soc$clint$io_in_r_valid_r$NEXT = 0;
mmio$uart$ren_REG$NEXT = 0;
mmio$uart$r_busy$NEXT = 0;
mmio$uart$ren_REG = 0;
mmio$meipGen$ren_REG$NEXT = 0;
mmio$meipGen$r_busy$NEXT = 0;
mmio$meipGen$ren_REG = 0;
mmio$flash$ren_REG$NEXT = 0;
mmio$flash$r_busy$NEXT = 0;
mmio$flash$io_in_r_bits_data_REG = 0;
soc$nutcore$io_dmem_cache$s3$respToL1Last_c_value$NEXT = 0;
soc$nutcore$io_dmem_cache$s3_io_in_bits_r_req_cmd$NEXT = 0;
soc$nutcore$mmioXbar$inputArb$lockIdx$NEXT = 0;
soc$nutcore$mmioXbar$inflightSrc$NEXT = 0;
mmio$dma$ren_REG$NEXT = 0;
mmio$dma$r_busy$NEXT = 0;
mmio$dma$ren_REG = 0;
soc$mem_l2cacheOut_cache$s3$alreadyOutFire$NEXT = 0;
soc$mem_l2cacheOut_cache$s3$needFlush$NEXT = 0;
soc$mem_l2cacheIn_prefetcher$lastReqAddr$NEXT = 0;
soc$nutcore$io_dmem_cache$s3$alreadyOutFire$NEXT = 0;
soc$nutcore$io_dmem_cache$s3$needFlush$NEXT = 0;
mmio$dma$src$NEXT = 0;
mmio$dma$len$NEXT = 0;
soc$nutcore$dtlb$tlbExec$level$NEXT = 0;
soc$nutcore$itlb$tlbExec$level$NEXT = 0;
soc$nutcore$backend$exu$lsu$mmioReg$NEXT = 0;
soc$nutcore$ringBufferTail$NEXT = 0;
soc$nutcore$backend$exu_io_in_bits_r_ctrl_rfDest$NEXT = 0;
soc$nutcore$backend$exu_io_in_bits_r_ctrl_rfWen$NEXT = 0;
soc$nutcore$backend$exu_io_in_bits_r_ctrl_fuType$NEXT = 0;
soc$nutcore$backend$exu_io_in_bits_r_cf_pc$NEXT = 0;
soc$nutcore$backend$exu_io_in_bits_r_cf_instr$NEXT = 0;
soc$nutcore$backend$exu$mdu$mul$io_out_bits_REG_2 = 0;
soc$nutcore$io_dmem_cache$s3$state$NEXT = 0;
soc$nutcore$io_imem_cache$s3$alreadyOutFire$NEXT = 0;
soc$nutcore$io_imem_cache$s3$needFlush$NEXT = 0;
soc$nutcore$itlb$tlbExec_io_in_bits_r_size$NEXT = 0;
soc$nutcore$itlb$tlbExec_io_in_bits_r_user$NEXT = 0;
soc$nutcore$itlb$tlbExec_io_in_bits_r_wmask$NEXT = 0;
soc$nutcore$itlb$tlbExec$state$NEXT = 0;
soc$nutcore$io_imem_cache$s3$state$NEXT = 0;
soc$nutcore$io_imem_cache$s3$afterFirstRead$NEXT = 0;
mem$io_in_r_valid_r$NEXT = 0;
memset(soc$nutcore$frontend$ifu$bp1$btb$array_0, 0, sizeof(soc$nutcore$frontend$ifu$bp1$btb$array_0));
memset(soc$nutcore$frontend$ifu$bp1$pht, 0, sizeof(soc$nutcore$frontend$ifu$bp1$pht));
memset(soc$nutcore$frontend$ifu$bp1$ras, 0, sizeof(soc$nutcore$frontend$ifu$bp1$ras));
memset(soc$nutcore$frontend$ibf_io_in_q$ram_instr, 0, sizeof(soc$nutcore$frontend$ibf_io_in_q$ram_instr));
memset(soc$nutcore$frontend$ibf_io_in_q$ram_pc, 0, sizeof(soc$nutcore$frontend$ibf_io_in_q$ram_pc));
memset(soc$nutcore$frontend$ibf_io_in_q$ram_pnpc, 0, sizeof(soc$nutcore$frontend$ibf_io_in_q$ram_pnpc));
memset(soc$nutcore$frontend$ibf_io_in_q$ram_exceptionVec_12, 0, sizeof(soc$nutcore$frontend$ibf_io_in_q$ram_exceptionVec_12));
memset(soc$nutcore$frontend$ibf_io_in_q$ram_brIdx, 0, sizeof(soc$nutcore$frontend$ibf_io_in_q$ram_brIdx));
memset(soc$nutcore$backend$isu$rf, 0, sizeof(soc$nutcore$backend$isu$rf));
memset(soc$nutcore$io_imem_cache$metaArray$ram$array_0, 0, sizeof(soc$nutcore$io_imem_cache$metaArray$ram$array_0));
memset(soc$nutcore$io_imem_cache$metaArray$ram$array_1, 0, sizeof(soc$nutcore$io_imem_cache$metaArray$ram$array_1));
memset(soc$nutcore$io_imem_cache$metaArray$ram$array_2, 0, sizeof(soc$nutcore$io_imem_cache$metaArray$ram$array_2));
memset(soc$nutcore$io_imem_cache$metaArray$ram$array_3, 0, sizeof(soc$nutcore$io_imem_cache$metaArray$ram$array_3));
memset(soc$nutcore$io_imem_cache$dataArray$ram$array_0, 0, sizeof(soc$nutcore$io_imem_cache$dataArray$ram$array_0));
memset(soc$nutcore$io_imem_cache$dataArray$ram$array_1, 0, sizeof(soc$nutcore$io_imem_cache$dataArray$ram$array_1));
memset(soc$nutcore$io_imem_cache$dataArray$ram$array_2, 0, sizeof(soc$nutcore$io_imem_cache$dataArray$ram$array_2));
memset(soc$nutcore$io_imem_cache$dataArray$ram$array_3, 0, sizeof(soc$nutcore$io_imem_cache$dataArray$ram$array_3));
memset(soc$nutcore$io_dmem_cache$metaArray$ram$array_0, 0, sizeof(soc$nutcore$io_dmem_cache$metaArray$ram$array_0));
memset(soc$nutcore$io_dmem_cache$metaArray$ram$array_1, 0, sizeof(soc$nutcore$io_dmem_cache$metaArray$ram$array_1));
memset(soc$nutcore$io_dmem_cache$metaArray$ram$array_2, 0, sizeof(soc$nutcore$io_dmem_cache$metaArray$ram$array_2));
memset(soc$nutcore$io_dmem_cache$metaArray$ram$array_3, 0, sizeof(soc$nutcore$io_dmem_cache$metaArray$ram$array_3));
memset(soc$nutcore$io_dmem_cache$dataArray$ram$array_0, 0, sizeof(soc$nutcore$io_dmem_cache$dataArray$ram$array_0));
memset(soc$nutcore$io_dmem_cache$dataArray$ram$array_1, 0, sizeof(soc$nutcore$io_dmem_cache$dataArray$ram$array_1));
memset(soc$nutcore$io_dmem_cache$dataArray$ram$array_2, 0, sizeof(soc$nutcore$io_dmem_cache$dataArray$ram$array_2));
memset(soc$nutcore$io_dmem_cache$dataArray$ram$array_3, 0, sizeof(soc$nutcore$io_dmem_cache$dataArray$ram$array_3));
memset(soc$mem_l2cacheOut_cache$metaArray$ram$array_0, 0, sizeof(soc$mem_l2cacheOut_cache$metaArray$ram$array_0));
memset(soc$mem_l2cacheOut_cache$metaArray$ram$array_1, 0, sizeof(soc$mem_l2cacheOut_cache$metaArray$ram$array_1));
memset(soc$mem_l2cacheOut_cache$metaArray$ram$array_2, 0, sizeof(soc$mem_l2cacheOut_cache$metaArray$ram$array_2));
memset(soc$mem_l2cacheOut_cache$metaArray$ram$array_3, 0, sizeof(soc$mem_l2cacheOut_cache$metaArray$ram$array_3));
memset(soc$mem_l2cacheOut_cache$dataArray$ram$array_0, 0, sizeof(soc$mem_l2cacheOut_cache$dataArray$ram$array_0));
memset(soc$mem_l2cacheOut_cache$dataArray$ram$array_1, 0, sizeof(soc$mem_l2cacheOut_cache$dataArray$ram$array_1));
memset(soc$mem_l2cacheOut_cache$dataArray$ram$array_2, 0, sizeof(soc$mem_l2cacheOut_cache$dataArray$ram$array_2));
memset(soc$mem_l2cacheOut_cache$dataArray$ram$array_3, 0, sizeof(soc$mem_l2cacheOut_cache$dataArray$ram$array_3));
memset(mem$rdata_mem$mem, 0, sizeof(mem$rdata_mem$mem));
}
void activateAll() {
for (int i = 0; i < 324; i ++) activeFlags[i] = -1;
}
uint8_t activeFlags[324];
uint8_t soc$xbar$state; // width = 2
uint8_t soc$xbar$_T_14; // width = 1
uint8_t soc$xbar$inputArb$lockIdx; // width = 1
uint8_t soc$xbar$inputArb$lockCount_value; // width = 3
uint8_t soc$xbar$inputArb$locked; // width = 1
uint8_t soc$xbar$inflightSrc; // width = 1
uint8_t soc$plic_io_in_bridge$wen; // width = 1
uint8_t soc$plic_io_in_bridge$wAck; // width = 1
uint8_t soc$plic_io_in_bridge$awAck; // width = 1
uint8_t soc$plic$w_busy; // width = 1
uint8_t soc$plic$_io_in_aw_ready_T; // width = 1
uint32_t soc$plic$threshold_0; // width = 32
uint8_t soc$plic$r_busy; // width = 1
uint32_t soc$plic$priority_0; // width = 32
uint8_t soc$plic$pending_0_9; // width = 1
uint8_t soc$plic$pending_0_8; // width = 1
uint8_t soc$plic$pending_0_7; // width = 1
uint8_t soc$plic$pending_0_6; // width = 1
uint8_t soc$plic$pending_0_5; // width = 1
uint8_t soc$plic$pending_0_4; // width = 1
uint8_t soc$plic$pending_0_31; // width = 1
uint8_t soc$plic$pending_0_30; // width = 1
uint8_t soc$plic$pending_0_3; // width = 1
uint8_t soc$plic$pending_0_29; // width = 1
uint8_t soc$plic$pending_0_28; // width = 1
uint8_t soc$plic$pending_0_27; // width = 1
uint8_t soc$plic$pending_0_26; // width = 1
uint8_t soc$plic$pending_0_25; // width = 1
uint8_t soc$plic$pending_0_24; // width = 1
uint8_t soc$plic$pending_0_23; // width = 1
uint8_t soc$plic$pending_0_22; // width = 1
uint8_t soc$plic$pending_0_21; // width = 1
uint8_t soc$plic$pending_0_20; // width = 1
uint8_t soc$plic$pending_0_2; // width = 1
uint8_t soc$plic$pending_0_19; // width = 1
uint8_t soc$plic$pending_0_18; // width = 1
uint8_t soc$plic$pending_0_17; // width = 1
uint8_t soc$plic$pending_0_16; // width = 1
uint8_t soc$plic$pending_0_15; // width = 1
uint8_t soc$plic$pending_0_14; // width = 1
uint8_t soc$plic$pending_0_13; // width = 1
uint8_t soc$plic$pending_0_12; // width = 1
uint8_t soc$plic$pending_0_11; // width = 1
uint8_t soc$plic$pending_0_10; // width = 1
uint8_t soc$plic$pending_0_1; // width = 1
uint8_t soc$plic$pending_0_0; // width = 1
uint8_t soc$plic$io_in_r_valid_r; // width = 1
uint8_t soc$plic$io_in_b_valid_r; // width = 1
uint8_t soc$plic$inHandle_1; // width = 1
uint32_t soc$plic$enable_0_0; // width = 32
uint32_t soc$plic$claimCompletion_0; // width = 32
uint8_t soc$plic$_io_extra_meip_0_T; // width = 1
uint8_t soc$nutcore$ringBufferTail; // width = 2
uint8_t soc$nutcore$ringBufferHead; // width = 2
uint8_t soc$nutcore$_T_3; // width = 2
uint8_t soc$nutcore$_T_1; // width = 2
uint8_t soc$nutcore$_backend_io_in_0_valid_T; // width = 1
uint8_t soc$nutcore$mmioXbar$state; // width = 2
uint8_t soc$nutcore$mmioXbar$_T_14; // width = 1
uint8_t soc$nutcore$mmioXbar$inputArb$lockIdx; // width = 1
uint8_t soc$nutcore$mmioXbar$inputArb$lockCount_value; // width = 3
uint8_t soc$nutcore$mmioXbar$inputArb$locked; // width = 1
uint8_t soc$nutcore$mmioXbar$inflightSrc; // width = 1
uint8_t soc$nutcore$itlb$valid; // width = 1
uint8_t soc$nutcore$itlb$tlbExec_io_in_bits_r_wmask; // width = 8
uint64_t soc$nutcore$itlb$tlbExec_io_in_bits_r_wdata; // width = 64
uint128_t soc$nutcore$itlb$tlbExec_io_in_bits_r_user; // width = 87
uint8_t soc$nutcore$itlb$tlbExec_io_in_bits_r_size; // width = 3
uint8_t soc$nutcore$itlb$tlbExec_io_in_bits_r_cmd; // width = 4
uint8_t soc$nutcore$itlb$tlbExec$_updateData_T; // width = 1
uint64_t soc$nutcore$itlb$tlbExec_io_in_bits_r_addr; // width = 39
uint16_t soc$nutcore$itlb$tlbExec$_vpn_T_4; // width = 9
uint16_t soc$nutcore$itlb$tlbExec$_vpn_T_3; // width = 9
uint16_t soc$nutcore$itlb$tlbExec$_vpn_T_2; // width = 9
uint32_t soc$nutcore$itlb$tlbExec$_hitVec_T_75; // width = 27
uint32_t soc$nutcore$itlb$tlbExec$REG_3$NEXT; // width = 27
uint8_t soc$nutcore$itlb$tlbExec$REG_1$NEXT; // width = 1
uint64_t soc$nutcore$itlb$tlbExec$victimWaymask_lfsr; // width = 64
uint8_t soc$nutcore$itlb$tlbExec$state; // width = 3
uint8_t soc$nutcore$itlb$tlbExec$io_mem_req_bits_cmd; // width = 4
uint8_t soc$nutcore$itlb$tlbExec$_T_9; // width = 1
uint8_t soc$nutcore$itlb$tlbExec$_T_41; // width = 1
uint8_t soc$nutcore$itlb$tlbExec$_T_4; // width = 1
uint8_t soc$nutcore$itlb$tlbExec$_T_39; // width = 1
uint8_t soc$nutcore$itlb$tlbExec$_T_11; // width = 1
uint32_t soc$nutcore$itlb$tlbExec$raddr; // width = 32
uint8_t soc$nutcore$itlb$tlbExec$needFlush; // width = 1
uint32_t soc$nutcore$itlb$tlbExec$missMaskStore; // width = 18
uint8_t soc$nutcore$itlb$tlbExec$missIPF; // width = 1
uint64_t soc$nutcore$itlb$tlbExec$memRespStore; // width = 64
uint8_t soc$nutcore$itlb$tlbExec$level; // width = 2
uint8_t soc$nutcore$itlb$tlbExec$_T_37; // width = 1
uint64_t soc$nutcore$itlb$tlbExec$hitWBStore; // width = 40
uint64_t soc$nutcore$itlb$tlbExec$c_9; // width = 64
uint64_t soc$nutcore$itlb$tlbExec$c_8; // width = 64
uint64_t soc$nutcore$itlb$tlbExec$c_7; // width = 64
uint64_t soc$nutcore$itlb$tlbExec$c_6; // width = 64
uint64_t soc$nutcore$itlb$tlbExec$c_5; // width = 64
uint64_t soc$nutcore$itlb$tlbExec$c_4; // width = 64
uint64_t soc$nutcore$itlb$tlbExec$c_11; // width = 64
uint64_t soc$nutcore$itlb$tlbExec$c_10; // width = 64
uint64_t soc$nutcore$itlb$tlbExec$c; // width = 64
uint8_t soc$nutcore$itlb$tlbExec$alreadyOutFire; // width = 1
uint32_t soc$nutcore$itlb$tlbExec$REG_8; // width = 32
uint32_t soc$nutcore$itlb$tlbExec$REG_7; // width = 20
uint8_t soc$nutcore$itlb$tlbExec$REG_6; // width = 8
uint32_t soc$nutcore$itlb$tlbExec$REG_5; // width = 18
uint16_t soc$nutcore$itlb$tlbExec$REG_4; // width = 16
uint32_t soc$nutcore$itlb$tlbExec$REG_3; // width = 27
uint128_t soc$nutcore$itlb$tlbExec$io_mdWrite_wdata$93_0; // width = 94
uint32_t soc$nutcore$itlb$tlbExec$io_mdWrite_wdata$120_94; // width = 27
uint8_t soc$nutcore$itlb$tlbExec$REG_2; // width = 4
uint8_t soc$nutcore$itlb$tlbExec$REG; // width = 1
uint128_t soc$nutcore$itlb$r_3; // width = 121
uint128_t soc$nutcore$itlb$r_2; // width = 121
uint128_t soc$nutcore$itlb$r_1; // width = 121
uint128_t soc$nutcore$itlb$r_0; // width = 121
uint128_t soc$nutcore$itlb$mdTLB$tlbmd_0_3; // width = 121
uint128_t soc$nutcore$itlb$mdTLB$tlbmd_0_2; // width = 121
uint128_t soc$nutcore$itlb$mdTLB$tlbmd_0_1; // width = 121
uint128_t soc$nutcore$itlb$mdTLB$tlbmd_0_0; // width = 121
uint8_t soc$nutcore$itlb$mdTLB$resetState; // width = 1
uint8_t soc$nutcore$itlb$mdTLB$_io_ready_T; // width = 1
uint8_t soc$nutcore$itlb$mdTLB$wen; // width = 1
uint128_t soc$nutcore$itlb$mdTLB$dataword; // width = 121
uint8_t soc$nutcore$itlb$mdTLB$waymask; // width = 4
uint64_t soc$nutcore$itlb$c_3; // width = 64
uint64_t soc$nutcore$itlb$c_2; // width = 64
uint64_t soc$nutcore$itlb$c_1; // width = 64
uint64_t soc$nutcore$itlb$c; // width = 64
uint8_t soc$nutcore$io_imem_cache$valid_1; // width = 1
uint8_t soc$nutcore$io_imem_cache$valid; // width = 1
uint8_t soc$nutcore$io_imem_cache$_io_empty_T_2; // width = 1
uint8_t soc$nutcore$io_imem_cache$s3_io_in_bits_r_waymask; // width = 4
uint8_t soc$nutcore$io_imem_cache$s3$_meta_T_3; // width = 1
uint8_t soc$nutcore$io_imem_cache$s3$_meta_T_2; // width = 1
uint8_t soc$nutcore$io_imem_cache$s3$_meta_T_1; // width = 1
uint8_t soc$nutcore$io_imem_cache$s3$_meta_T; // width = 1
uint8_t soc$nutcore$io_imem_cache$s3_io_in_bits_r_req_wmask; // width = 8
uint64_t soc$nutcore$io_imem_cache$s3_io_in_bits_r_req_wdata; // width = 64
uint128_t soc$nutcore$io_imem_cache$s3_io_in_bits_r_req_user; // width = 87
uint8_t soc$nutcore$io_imem_cache$s3_io_in_bits_r_req_size; // width = 3
uint8_t soc$nutcore$io_imem_cache$s3_io_in_bits_r_req_cmd; // width = 4
uint8_t soc$nutcore$io_imem_cache$s3$_io_out_valid_T_18; // width = 1
uint8_t soc$nutcore$io_imem_cache$s3$io_out_bits_cmd; // width = 4
uint32_t soc$nutcore$io_imem_cache$s3_io_in_bits_r_req_addr; // width = 32
uint8_t soc$nutcore$io_imem_cache$s3$_metaRefillWriteBus_T_7; // width = 7
uint32_t soc$nutcore$io_imem_cache$s3$_addr_T_3; // width = 19
uint8_t soc$nutcore$io_imem_cache$s3$_addr_T_2; // width = 7
uint8_t soc$nutcore$io_imem_cache$s3$_addr_T_1; // width = 3
uint8_t soc$nutcore$io_imem_cache$s3_io_in_bits_r_mmio; // width = 1
uint8_t soc$nutcore$io_imem_cache$s3$mmio; // width = 1
uint8_t soc$nutcore$io_imem_cache$s3_io_in_bits_r_metas_3_valid; // width = 1
uint32_t soc$nutcore$io_imem_cache$s3_io_in_bits_r_metas_3_tag; // width = 19
uint8_t soc$nutcore$io_imem_cache$s3_io_in_bits_r_metas_3_dirty; // width = 1
uint8_t soc$nutcore$io_imem_cache$s3_io_in_bits_r_metas_2_valid; // width = 1
uint32_t soc$nutcore$io_imem_cache$s3_io_in_bits_r_metas_2_tag; // width = 19
uint8_t soc$nutcore$io_imem_cache$s3_io_in_bits_r_metas_2_dirty; // width = 1
uint8_t soc$nutcore$io_imem_cache$s3_io_in_bits_r_metas_1_valid; // width = 1
uint32_t soc$nutcore$io_imem_cache$s3_io_in_bits_r_metas_1_tag; // width = 19
uint8_t soc$nutcore$io_imem_cache$s3_io_in_bits_r_metas_1_dirty; // width = 1
uint8_t soc$nutcore$io_imem_cache$s3_io_in_bits_r_metas_0_valid; // width = 1
uint32_t soc$nutcore$io_imem_cache$s3_io_in_bits_r_metas_0_tag; // width = 19
uint32_t soc$nutcore$io_imem_cache$s3$_meta_T_24; // width = 19
uint8_t soc$nutcore$io_imem_cache$s3_io_in_bits_r_metas_0_dirty; // width = 1
uint8_t soc$nutcore$io_imem_cache$s3_io_in_bits_r_isForwardData; // width = 1
uint8_t soc$nutcore$io_imem_cache$s3_io_in_bits_r_hit; // width = 1
uint8_t soc$nutcore$io_imem_cache$s3$hit; // width = 1
uint8_t soc$nutcore$io_imem_cache$s3$miss; // width = 1
uint8_t soc$nutcore$io_imem_cache$s3$hitWrite; // width = 1
uint8_t soc$nutcore$io_imem_cache$s3$hitReadBurst; // width = 1
uint8_t soc$nutcore$io_imem_cache$s3$metaHitWriteBus_x5; // width = 1
uint8_t soc$nutcore$io_imem_cache$s3$metaWriteArb$_GEN_5; // width = 4
uint32_t soc$nutcore$io_imem_cache$s3$metaWriteArb$_GEN_2; // width = 19
uint8_t soc$nutcore$io_imem_cache$s3$metaWriteArb$_GEN_1; // width = 7
uint8_t soc$nutcore$io_imem_cache$s3$dataWriteArb$_GEN_3; // width = 4
uint8_t soc$nutcore$io_imem_cache$s3$_T_1; // width = 1
uint8_t soc$nutcore$io_imem_cache$s3_io_in_bits_r_forwardData_waymask; // width = 4
uint8_t soc$nutcore$io_imem_cache$s3$useForwardData; // width = 1
uint64_t soc$nutcore$io_imem_cache$s3_io_in_bits_r_forwardData_data_data; // width = 64
uint64_t soc$nutcore$io_imem_cache$s3_io_in_bits_r_datas_3_data; // width = 64
uint64_t soc$nutcore$io_imem_cache$s3_io_in_bits_r_datas_2_data; // width = 64
uint64_t soc$nutcore$io_imem_cache$s3_io_in_bits_r_datas_1_data; // width = 64
uint64_t soc$nutcore$io_imem_cache$s3_io_in_bits_r_datas_0_data; // width = 64
uint64_t soc$nutcore$io_imem_cache$s3$_dataReadArray_T_10; // width = 64
uint64_t soc$nutcore$io_imem_cache$s3$dataRead; // width = 64
uint8_t soc$nutcore$io_imem_cache$s3$writeL2BeatCnt_value; // width = 3
uint16_t soc$nutcore$io_imem_cache$s3$dataHitWriteBus_x3; // width = 10
uint8_t soc$nutcore$io_imem_cache$s3$writeBeatCnt_value; // width = 3
uint8_t soc$nutcore$io_imem_cache$s3$state2; // width = 2
uint8_t soc$nutcore$io_imem_cache$s3$_respToL1Last_T_2; // width = 1
uint8_t soc$nutcore$io_imem_cache$s3$_dataWay_T; // width = 1
uint8_t soc$nutcore$io_imem_cache$s3$state; // width = 4
uint8_t soc$nutcore$io_imem_cache$s3$_respToL1Last_T_1; // width = 1
uint8_t soc$nutcore$io_imem_cache$s3$_io_mmio_req_valid_T; // width = 1
uint8_t soc$nutcore$io_imem_cache$s3$_T_58; // width = 1
uint8_t soc$nutcore$io_imem_cache$s3$_T_54; // width = 1
uint8_t soc$nutcore$io_imem_cache$s3$_T_52; // width = 1
uint8_t soc$nutcore$io_imem_cache$s3$_T_44; // width = 1
uint8_t soc$nutcore$io_imem_cache$s3$_T_42; // width = 1
uint8_t soc$nutcore$io_imem_cache$s3$_T_40; // width = 1
uint8_t soc$nutcore$io_imem_cache$s3$_T_34; // width = 1
uint8_t soc$nutcore$io_imem_cache$s3$_respToL1Last_T_3; // width = 1
uint8_t soc$nutcore$io_imem_cache$s3$_io_mem_req_valid_T_4; // width = 1
uint8_t soc$nutcore$io_imem_cache$s3$_T_18; // width = 1
uint8_t soc$nutcore$mmioXbar$inputArb$_GEN_14; // width = 1
uint8_t soc$nutcore$io_imem_cache$s3$io_mem_req_bits_cmd; // width = 4
uint8_t soc$cohMg$_reqLatch_T_1; // width = 1
uint8_t soc$cohMg$_reqLatch_T_2; // width = 1
uint8_t soc$cohMg$_reqLatch_T_5; // width = 1
uint8_t soc$cohMg$_T_10; // width = 1
uint32_t soc$nutcore$io_imem_cache$s3$_T_32; // width = 32
uint8_t soc$nutcore$io_imem_cache$s3$respToL1Last_c_value; // width = 3
uint8_t soc$nutcore$io_imem_cache$s3$readBeatCnt_value; // width = 3
uint16_t soc$nutcore$io_imem_cache$s3$dataWriteArb$_GEN_1; // width = 10
uint8_t soc$nutcore$io_imem_cache$s3$needFlush; // width = 1
uint64_t soc$nutcore$io_imem_cache$s3$inRdataRegDemand; // width = 64
uint64_t soc$nutcore$io_imem_cache$s3$_io_out_bits_rdata_T; // width = 64
uint64_t soc$nutcore$io_imem_cache$s3$dataWay_3_data; // width = 64
uint64_t soc$nutcore$io_imem_cache$s3$dataWay_2_data; // width = 64
uint64_t soc$nutcore$io_imem_cache$s3$dataWay_1_data; // width = 64
uint64_t soc$nutcore$io_imem_cache$s3$dataWay_0_data; // width = 64
uint64_t soc$nutcore$io_imem_cache$s3$_dataHitWay_T_10; // width = 64
uint64_t soc$nutcore$io_imem_cache$s3$c_9; // width = 64
uint64_t soc$nutcore$io_imem_cache$s3$c_8; // width = 64
uint64_t soc$nutcore$io_imem_cache$s3$c_7; // width = 64
uint64_t soc$nutcore$io_imem_cache$s3$c_6; // width = 64
uint64_t soc$nutcore$io_imem_cache$s3$c_5; // width = 64
uint64_t soc$nutcore$io_imem_cache$s3$c_4; // width = 64
uint64_t soc$nutcore$io_imem_cache$s3$c_3; // width = 64
uint64_t soc$nutcore$io_imem_cache$s3$c_2; // width = 64
uint64_t soc$nutcore$io_imem_cache$s3$c_11; // width = 64
uint64_t soc$nutcore$io_imem_cache$s3$c_10; // width = 64
uint64_t soc$nutcore$io_imem_cache$s3$c_1; // width = 64
uint64_t soc$nutcore$io_imem_cache$s3$c; // width = 64
uint8_t soc$nutcore$io_imem_cache$s3$alreadyOutFire; // width = 1
uint8_t soc$nutcore$io_imem_cache$s3$afterFirstRead; // width = 1
uint8_t soc$nutcore$io_imem_cache$s2_io_in_bits_r_req_wmask; // width = 8
uint64_t soc$nutcore$io_imem_cache$s2_io_in_bits_r_req_wdata; // width = 64
uint128_t soc$nutcore$io_imem_cache$s2_io_in_bits_r_req_user; // width = 87
uint8_t soc$nutcore$io_imem_cache$s2_io_in_bits_r_req_size; // width = 3
uint8_t soc$nutcore$io_imem_cache$s2_io_in_bits_r_req_cmd; // width = 4
uint32_t soc$nutcore$io_imem_cache$s2_io_in_bits_r_req_addr; // width = 32
uint32_t soc$nutcore$io_imem_cache$s2$_addr_T_3; // width = 19
uint64_t soc$nutcore$io_imem_cache$s2$victimWaymask_lfsr; // width = 64
uint8_t soc$nutcore$io_imem_cache$s2$isForwardMetaReg; // width = 1
uint8_t soc$nutcore$io_imem_cache$s2$isForwardDataReg; // width = 1
uint8_t soc$nutcore$io_imem_cache$s2$forwardMetaReg_waymask; // width = 4
uint8_t soc$nutcore$io_imem_cache$s2$forwardMetaReg_data_valid; // width = 1
uint32_t soc$nutcore$io_imem_cache$s2$forwardMetaReg_data_tag; // width = 19
uint8_t soc$nutcore$io_imem_cache$s2$forwardDataReg_waymask; // width = 4
uint64_t soc$nutcore$io_imem_cache$s2$forwardDataReg_data_data; // width = 64
uint64_t soc$nutcore$io_imem_cache$s2$c_9; // width = 64
uint64_t soc$nutcore$io_imem_cache$s2$c_8; // width = 64
uint64_t soc$nutcore$io_imem_cache$s2$c_7; // width = 64
uint64_t soc$nutcore$io_imem_cache$s2$c_6; // width = 64
uint64_t soc$nutcore$io_imem_cache$s2$c_5; // width = 64
uint64_t soc$nutcore$io_imem_cache$s2$c_4; // width = 64
uint64_t soc$nutcore$io_imem_cache$s2$c_3; // width = 64
uint64_t soc$nutcore$io_imem_cache$s2$c_2; // width = 64
uint64_t soc$nutcore$io_imem_cache$s2$c_12; // width = 64
uint64_t soc$nutcore$io_imem_cache$s2$c_11; // width = 64
uint64_t soc$nutcore$io_imem_cache$s2$c_10; // width = 64
uint64_t soc$nutcore$io_imem_cache$s2$c_1; // width = 64
uint64_t soc$nutcore$io_imem_cache$s2$c; // width = 64
uint64_t soc$nutcore$io_imem_cache$s1$c_1; // width = 64
uint64_t soc$nutcore$io_imem_cache$s1$c; // width = 64
uint8_t soc$nutcore$io_imem_cache$metaArray$ram$array_3$rdata_MPORT$$addr$IN; // width = 7
uint32_t soc$nutcore$io_imem_cache$metaArray$ram$array_3$rdata_MPORT$$data; // width = 21
uint8_t soc$nutcore$io_imem_cache$metaArray$ram$_rdata_T_11; // width = 1
uint8_t soc$nutcore$io_imem_cache$metaArray$ram$array_2$rdata_MPORT$$addr$IN; // width = 7
uint32_t soc$nutcore$io_imem_cache$metaArray$ram$array_2$rdata_MPORT$$data; // width = 21
uint8_t soc$nutcore$io_imem_cache$metaArray$ram$_rdata_T_8; // width = 1
uint8_t soc$nutcore$io_imem_cache$metaArray$ram$array_1$rdata_MPORT$$addr$IN; // width = 7
uint32_t soc$nutcore$io_imem_cache$metaArray$ram$array_1$rdata_MPORT$$data; // width = 21
uint8_t soc$nutcore$io_imem_cache$metaArray$ram$_rdata_T_5; // width = 1
uint8_t soc$nutcore$io_imem_cache$metaArray$ram$array_0$rdata_MPORT$$addr$IN; // width = 7
uint32_t soc$nutcore$io_imem_cache$metaArray$ram$array_0$rdata_MPORT$$data; // width = 21
uint8_t soc$nutcore$io_imem_cache$metaArray$ram$_rdata_T_2; // width = 1
uint8_t soc$nutcore$io_imem_cache$metaArray$ram$_resetState; // width = 1
uint32_t soc$nutcore$io_imem_cache$metaArray$ram$wdataword; // width = 21
uint8_t soc$nutcore$io_imem_cache$metaArray$ram$waymask; // width = 4
uint8_t soc$nutcore$io_imem_cache$metaArray$ram$_resetSet; // width = 7
uint8_t soc$nutcore$io_imem_cache$metaArray$ram$setIdx; // width = 7
uint8_t soc$nutcore$io_imem_cache$metaArray$r_3_dirty; // width = 1
uint8_t soc$nutcore$io_imem_cache$metaArray$r_2_dirty; // width = 1
uint8_t soc$nutcore$io_imem_cache$metaArray$r_1_dirty; // width = 1
uint8_t soc$nutcore$io_imem_cache$metaArray$r_0_dirty; // width = 1
uint8_t soc$nutcore$io_imem_cache$metaArray$REG; // width = 1
uint8_t soc$nutcore$io_imem_cache$metaArray$r_3_valid; // width = 1
uint8_t soc$nutcore$io_imem_cache$metaArray$_T_1_3_valid; // width = 1
uint32_t soc$nutcore$io_imem_cache$metaArray$r_3_tag; // width = 19
uint32_t soc$nutcore$io_imem_cache$metaArray$_T_1_3_tag; // width = 19
uint8_t soc$nutcore$io_imem_cache$metaArray$r_2_valid; // width = 1
uint8_t soc$nutcore$io_imem_cache$metaArray$_T_1_2_valid; // width = 1
uint32_t soc$nutcore$io_imem_cache$metaArray$r_2_tag; // width = 19
uint32_t soc$nutcore$io_imem_cache$metaArray$_T_1_2_tag; // width = 19
uint8_t soc$nutcore$io_imem_cache$metaArray$r_1_valid; // width = 1
uint8_t soc$nutcore$io_imem_cache$metaArray$_T_1_1_valid; // width = 1
uint32_t soc$nutcore$io_imem_cache$metaArray$r_1_tag; // width = 19
uint32_t soc$nutcore$io_imem_cache$metaArray$_T_1_1_tag; // width = 19
uint8_t soc$nutcore$io_imem_cache$metaArray$r_0_valid; // width = 1
uint8_t soc$nutcore$io_imem_cache$metaArray$_T_1_0_valid; // width = 1
uint32_t soc$nutcore$io_imem_cache$metaArray$r_0_tag; // width = 19
uint32_t soc$nutcore$io_imem_cache$metaArray$_T_1_0_tag; // width = 19
uint16_t soc$nutcore$io_imem_cache$dataArray$ram$array_3$rdata_MPORT$$addr$IN; // width = 10
uint64_t soc$nutcore$io_imem_cache$dataArray$ram$array_3$rdata_MPORT$$data; // width = 64
uint16_t soc$nutcore$io_imem_cache$dataArray$ram$array_2$rdata_MPORT$$addr$IN; // width = 10
uint64_t soc$nutcore$io_imem_cache$dataArray$ram$array_2$rdata_MPORT$$data; // width = 64
uint16_t soc$nutcore$io_imem_cache$dataArray$ram$array_1$rdata_MPORT$$addr$IN; // width = 10
uint64_t soc$nutcore$io_imem_cache$dataArray$ram$array_1$rdata_MPORT$$data; // width = 64
uint16_t soc$nutcore$io_imem_cache$dataArray$ram$array_0$rdata_MPORT$$addr$IN; // width = 10
uint64_t soc$nutcore$io_imem_cache$dataArray$ram$array_0$rdata_MPORT$$data; // width = 64
uint64_t soc$nutcore$io_imem_cache$dataArray$r__3_data; // width = 64
uint64_t soc$nutcore$io_imem_cache$dataArray$r__2_data; // width = 64
uint64_t soc$nutcore$io_imem_cache$dataArray$r__1_data; // width = 64
uint64_t soc$nutcore$io_imem_cache$dataArray$r__0_data; // width = 64
uint64_t soc$nutcore$io_imem_cache$dataArray$r_1_3_data; // width = 64
uint64_t soc$nutcore$io_imem_cache$dataArray$r_1_2_data; // width = 64
uint64_t soc$nutcore$io_imem_cache$dataArray$r_1_1_data; // width = 64
uint64_t soc$nutcore$io_imem_cache$dataArray$r_1_0_data; // width = 64
uint8_t soc$nutcore$io_imem_cache$dataArray$REG_1; // width = 1
uint8_t soc$nutcore$io_imem_cache$dataArray$REG; // width = 1
uint64_t soc$nutcore$io_imem_cache$c_4; // width = 64
uint64_t soc$nutcore$io_imem_cache$c_3; // width = 64
uint64_t soc$nutcore$io_imem_cache$c_2; // width = 64
uint64_t soc$nutcore$io_imem_cache$c_1; // width = 64
uint64_t soc$nutcore$io_imem_cache$c; // width = 64
uint8_t soc$nutcore$io_dmem_cache$valid_1; // width = 1
uint8_t soc$nutcore$io_dmem_cache$valid; // width = 1
uint8_t soc$nutcore$io_dmem_cache$s3_io_in_bits_r_waymask; // width = 4
uint8_t soc$nutcore$io_dmem_cache$s3$_meta_T_3; // width = 1
uint8_t soc$nutcore$io_dmem_cache$s3$_meta_T_2; // width = 1
uint8_t soc$nutcore$io_dmem_cache$s3$_meta_T_1; // width = 1
uint8_t soc$nutcore$io_dmem_cache$s3$_meta_T; // width = 1
uint8_t soc$nutcore$io_dmem_cache$s3_io_in_bits_r_req_wmask; // width = 8
uint8_t soc$nutcore$mmioXbar$inputArb$_GEN_9; // width = 8
uint8_t mmio$meipGen$_T_4; // width = 1
uint64_t soc$clint$_T_27; // width = 64
uint64_t soc$clint$_mtimecmp_T_1; // width = 64
uint64_t soc$nutcore$io_dmem_cache$s3_io_in_bits_r_req_wdata; // width = 64
uint64_t soc$nutcore$mmioXbar$inputArb$_GEN_11; // width = 64
uint32_t mmio$xbar$io_out_3_req_bits_wdata; // width = 32
uint8_t io_uart_out_ch; // width = 8
uint64_t soc$clint$_mtimecmp_T; // width = 64
uint8_t soc$nutcore$io_dmem_cache$s3_io_in_bits_r_req_size; // width = 3
uint8_t soc$nutcore$mmioXbar$inputArb$_GEN_5; // width = 3
uint8_t soc$nutcore$io_dmem_cache$s3_io_in_bits_r_req_cmd; // width = 4
uint8_t soc$nutcore$io_dmem_cache$s3$_wordMask_T_1; // width = 1
uint8_t soc$nutcore$io_dmem_cache$s3$io_out_bits_cmd; // width = 4
uint8_t soc$nutcore$mmioXbar$inputArb$_GEN_7; // width = 4
uint8_t mmio$dma_io_in_bridge$_wen_T; // width = 1
uint8_t mmio$dma_io_in_bridge$_toAXI4Lite_T; // width = 1
uint8_t mmio$dma_io_in_bridge$_io_out_ar_valid_T_1; // width = 1
uint8_t mmio$dma_io_in_bridge$_io_out_ar_valid_T_4; // width = 1
uint8_t soc$nutcore$io_dmem_cache$s3$probe; // width = 1
uint32_t soc$nutcore$io_dmem_cache$s3_io_in_bits_r_req_addr; // width = 32
uint8_t soc$nutcore$io_dmem_cache$s3$_metaRefillWriteBus_T_7; // width = 7
uint32_t soc$nutcore$io_dmem_cache$s3$_addr_T_3; // width = 19
uint8_t soc$nutcore$io_dmem_cache$s3$_addr_T_2; // width = 7
uint8_t soc$nutcore$io_dmem_cache$s3$_addr_T_1; // width = 3
uint32_t soc$nutcore$mmioXbar$inputArb$_GEN_3; // width = 32
uint8_t mmio$xbar$io_out_3_req_bits_addr; // width = 4
uint8_t mmio$xbar$_outSelVec_T_3; // width = 1
uint8_t mmio$xbar$_outSelVec_T_2; // width = 1
uint8_t mmio$xbar$_outSelVec_T_1; // width = 1
uint8_t mmio$xbar$_outSelVec_T; // width = 1
uint32_t soc$mmioXbar$io_out_1_req_bits_addr; // width = 26
uint16_t soc$mmioXbar$io_out_0_req_bits_addr; // width = 16
uint8_t soc$mmioXbar$_outSelVec_T_2; // width = 1
uint8_t soc$mmioXbar$_outSelVec_T_1; // width = 1
uint8_t soc$mmioXbar$_outSelVec_T; // width = 1
uint64_t mmio$flash$io_in_r_bits_data_REG$NEXT; // width = 64
uint32_t mmio$dma$lo; // width = 32
uint32_t mmio$dma$_src_T_3; // width = 32
uint32_t soc$plic$lo_1; // width = 32
uint32_t mmio$dma$_src_T_2; // width = 32
uint8_t soc$nutcore$io_dmem_cache$s3_io_in_bits_r_mmio; // width = 1
uint8_t soc$nutcore$io_dmem_cache$s3$mmio; // width = 1
uint8_t soc$nutcore$io_dmem_cache$s3_io_in_bits_r_metas_3_valid; // width = 1
uint32_t soc$nutcore$io_dmem_cache$s3_io_in_bits_r_metas_3_tag; // width = 19
uint8_t soc$nutcore$io_dmem_cache$s3_io_in_bits_r_metas_3_dirty; // width = 1
uint8_t soc$nutcore$io_dmem_cache$s3_io_in_bits_r_metas_2_valid; // width = 1
uint32_t soc$nutcore$io_dmem_cache$s3_io_in_bits_r_metas_2_tag; // width = 19
uint8_t soc$nutcore$io_dmem_cache$s3_io_in_bits_r_metas_2_dirty; // width = 1
uint8_t soc$nutcore$io_dmem_cache$s3_io_in_bits_r_metas_1_valid; // width = 1
uint32_t soc$nutcore$io_dmem_cache$s3_io_in_bits_r_metas_1_tag; // width = 19
uint8_t soc$nutcore$io_dmem_cache$s3_io_in_bits_r_metas_1_dirty; // width = 1
uint8_t soc$nutcore$io_dmem_cache$s3_io_in_bits_r_metas_0_valid; // width = 1
uint32_t soc$nutcore$io_dmem_cache$s3_io_in_bits_r_metas_0_tag; // width = 19
uint32_t soc$nutcore$io_dmem_cache$s3$_meta_T_24; // width = 19
uint8_t soc$nutcore$io_dmem_cache$s3_io_in_bits_r_metas_0_dirty; // width = 1
uint8_t soc$nutcore$io_dmem_cache$s3$_meta_T_10; // width = 1
uint8_t soc$nutcore$io_dmem_cache$s3_io_in_bits_r_isForwardData; // width = 1
uint8_t soc$nutcore$io_dmem_cache$s3_io_in_bits_r_hit; // width = 1
uint8_t soc$nutcore$io_dmem_cache$s3$hit; // width = 1
uint8_t soc$nutcore$io_dmem_cache$s3$miss; // width = 1
uint8_t soc$nutcore$io_dmem_cache$s3$hitWrite; // width = 1
uint8_t soc$nutcore$io_dmem_cache$s3$hitReadBurst; // width = 1
uint8_t soc$nutcore$io_dmem_cache$s3$metaHitWriteBus_x5; // width = 1
uint8_t soc$nutcore$io_dmem_cache$s3$metaWriteArb$_GEN_5; // width = 4
uint32_t soc$nutcore$io_dmem_cache$s3$metaWriteArb$_GEN_2; // width = 19
uint8_t soc$nutcore$io_dmem_cache$s3$metaWriteArb$_GEN_1; // width = 7
uint8_t soc$nutcore$io_dmem_cache$s3$dataWriteArb$_GEN_3; // width = 4
uint8_t soc$nutcore$io_dmem_cache$s3$_T_1; // width = 1
uint8_t soc$nutcore$io_dmem_cache$s3_io_in_bits_r_forwardData_waymask; // width = 4
uint8_t soc$nutcore$io_dmem_cache$s3$useForwardData; // width = 1
uint64_t soc$nutcore$io_dmem_cache$s3_io_in_bits_r_forwardData_data_data; // width = 64
uint64_t soc$nutcore$io_dmem_cache$s3_io_in_bits_r_datas_3_data; // width = 64
uint64_t soc$nutcore$io_dmem_cache$s3_io_in_bits_r_datas_2_data; // width = 64
uint64_t soc$nutcore$io_dmem_cache$s3_io_in_bits_r_datas_1_data; // width = 64
uint64_t soc$nutcore$io_dmem_cache$s3_io_in_bits_r_datas_0_data; // width = 64
uint64_t soc$nutcore$io_dmem_cache$s3$_dataReadArray_T_10; // width = 64
uint64_t soc$nutcore$io_dmem_cache$s3$dataRead; // width = 64
uint8_t soc$nutcore$io_dmem_cache$s3$writeL2BeatCnt_value; // width = 3
uint16_t soc$nutcore$io_dmem_cache$s3$dataHitWriteBus_x3; // width = 10
uint8_t soc$nutcore$io_dmem_cache$s3$writeBeatCnt_value; // width = 3
uint8_t soc$nutcore$io_dmem_cache$s3$state2; // width = 2
uint8_t soc$nutcore$io_dmem_cache$s3$_respToL1Last_T_2; // width = 1
uint8_t soc$nutcore$io_dmem_cache$s3$_dataWay_T; // width = 1
uint8_t soc$nutcore$io_dmem_cache$s3$state; // width = 4
uint8_t soc$nutcore$io_dmem_cache$s3$_respToL1Last_T_1; // width = 1
uint8_t soc$nutcore$io_dmem_cache$s3$_respToL1Last_T; // width = 1
uint8_t soc$nutcore$io_dmem_cache$s3$_io_mmio_req_valid_T; // width = 1
uint8_t soc$nutcore$io_dmem_cache$s3$_T_58; // width = 1
uint8_t soc$nutcore$io_dmem_cache$s3$_T_54; // width = 1
uint8_t soc$nutcore$io_dmem_cache$s3$_T_52; // width = 1
uint8_t soc$nutcore$io_dmem_cache$s3$_T_44; // width = 1
uint8_t soc$nutcore$io_dmem_cache$s3$_T_42; // width = 1
uint8_t soc$nutcore$io_dmem_cache$s3$_T_40; // width = 1
uint8_t soc$nutcore$io_dmem_cache$s3$_T_34; // width = 1
uint8_t soc$nutcore$mmioXbar$inputArb$_GEN_1; // width = 1
uint8_t soc$nutcore$mmioXbar$_io_out_req_valid_T_1; // width = 1
uint8_t soc$mmioXbar$reqInvalidAddr; // width = 1
uint8_t soc$mmioXbar$_T_3; // width = 1
uint8_t soc$nutcore$mmioXbar$_T_10; // width = 1
uint8_t soc$nutcore$io_dmem_cache$s3$_io_mem_req_valid_T_4; // width = 1
uint8_t soc$nutcore$io_dmem_cache$s3$_T_18; // width = 1
uint8_t soc$nutcore$io_dmem_cache$s3$_io_cohResp_valid_T_5; // width = 1
uint8_t soc$nutcore$io_dmem_cache$s3$io_mem_req_bits_cmd; // width = 4
uint32_t soc$nutcore$io_dmem_cache$s3$_T_32; // width = 32
uint8_t soc$nutcore$io_dmem_cache$s3$respToL1Last_c_value; // width = 3
uint8_t soc$nutcore$io_dmem_cache$s3$releaseLast_c_value; // width = 3
uint8_t soc$nutcore$io_dmem_cache$s3$readBeatCnt_value; // width = 3
uint16_t soc$nutcore$io_dmem_cache$s3$dataWriteArb$_GEN_1; // width = 10
uint8_t soc$nutcore$io_dmem_cache$s3$needFlush; // width = 1
uint64_t soc$nutcore$io_dmem_cache$s3$inRdataRegDemand; // width = 64
uint64_t soc$nutcore$io_dmem_cache$s3$_io_out_bits_rdata_T; // width = 64
uint32_t soc$nutcore$dtlb$tlbExec$_memRdata_T_9; // width = 20
uint8_t soc$nutcore$dtlb$tlbExec$_memRdata_T_7; // width = 1
uint8_t soc$nutcore$dtlb$tlbExec$_memRdata_T_6; // width = 1
uint8_t soc$nutcore$dtlb$tlbExec$_memRdata_T_5; // width = 1
uint8_t soc$nutcore$dtlb$tlbExec$_memRdata_T_4; // width = 1
uint8_t soc$nutcore$dtlb$tlbExec$_memRdata_T_3; // width = 1
uint8_t soc$nutcore$dtlb$tlbExec$_memRdata_T_2; // width = 1
uint8_t soc$nutcore$dtlb$tlbExec$_memRdata_T_1; // width = 1
uint8_t soc$nutcore$dtlb$tlbExec$_memRdata_T; // width = 1
uint8_t soc$nutcore$dtlb$tlbExec$_missflag_T; // width = 8
uint8_t soc$nutcore$dtlb$tlbExec$_missflag_T_8; // width = 1
uint8_t soc$nutcore$dtlb$tlbExec$_missflag_T_7; // width = 1
uint8_t soc$nutcore$dtlb$tlbExec$_missflag_T_5; // width = 1
uint8_t soc$nutcore$dtlb$tlbExec$_missflag_T_4; // width = 1
uint8_t soc$nutcore$dtlb$tlbExec$_missflag_T_3; // width = 1
uint8_t soc$nutcore$dtlb$tlbExec$_missflag_T_2; // width = 1
uint8_t soc$nutcore$dtlb$tlbExec$_missflag_T_1; // width = 1
uint8_t soc$nutcore$dtlb$tlbExec$_T_22; // width = 1
uint64_t soc$nutcore$backend$exu$lsu$lsExecUnit$rdataLatch$NEXT; // width = 64
uint8_t soc$nutcore$itlb$tlbExec$_T_18; // width = 1
uint64_t soc$nutcore$io_dmem_cache$s3$dataWay_3_data; // width = 64
uint64_t soc$nutcore$io_dmem_cache$s3$dataWay_2_data; // width = 64
uint64_t soc$nutcore$io_dmem_cache$s3$dataWay_1_data; // width = 64
uint64_t soc$nutcore$io_dmem_cache$s3$dataWay_0_data; // width = 64
uint64_t soc$nutcore$io_dmem_cache$s3$_dataHitWay_T_10; // width = 64
uint64_t soc$nutcore$io_dmem_cache$s3$c_9; // width = 64
uint64_t soc$nutcore$io_dmem_cache$s3$c_8; // width = 64
uint64_t soc$nutcore$io_dmem_cache$s3$c_7; // width = 64
uint64_t soc$nutcore$io_dmem_cache$s3$c_6; // width = 64
uint64_t soc$nutcore$io_dmem_cache$s3$c_5; // width = 64
uint64_t soc$nutcore$io_dmem_cache$s3$c_4; // width = 64
uint64_t soc$nutcore$io_dmem_cache$s3$c_3; // width = 64
uint64_t soc$nutcore$io_dmem_cache$s3$c_2; // width = 64
uint64_t soc$nutcore$io_dmem_cache$s3$c_11; // width = 64
uint64_t soc$nutcore$io_dmem_cache$s3$c_10; // width = 64
uint64_t soc$nutcore$io_dmem_cache$s3$c_1; // width = 64
uint64_t soc$nutcore$io_dmem_cache$s3$c; // width = 64
uint8_t soc$nutcore$io_dmem_cache$s3$alreadyOutFire; // width = 1
uint8_t soc$nutcore$io_dmem_cache$s3$afterFirstRead; // width = 1
uint64_t soc$nutcore$io_dmem_cache$s3$wordMask; // width = 64
uint64_t soc$nutcore$io_dmem_cache$s3$_dataHitWriteBus_x1_T_3; // width = 64
uint8_t soc$nutcore$io_dmem_cache$s3$metaWriteArb$_GEN_4; // width = 1
uint8_t soc$nutcore$io_dmem_cache$s2_io_in_bits_r_req_wmask; // width = 8
uint64_t soc$nutcore$io_dmem_cache$s2_io_in_bits_r_req_wdata; // width = 64
uint8_t soc$nutcore$io_dmem_cache$s2_io_in_bits_r_req_size; // width = 3
uint8_t soc$nutcore$io_dmem_cache$s2_io_in_bits_r_req_cmd; // width = 4
uint32_t soc$nutcore$io_dmem_cache$s2_io_in_bits_r_req_addr; // width = 32
uint32_t soc$nutcore$io_dmem_cache$s2$_addr_T_3; // width = 19
uint64_t soc$nutcore$io_dmem_cache$s2$victimWaymask_lfsr; // width = 64
uint8_t soc$nutcore$io_dmem_cache$s2$isForwardMetaReg; // width = 1
uint8_t soc$nutcore$io_dmem_cache$s2$isForwardDataReg; // width = 1
uint8_t soc$nutcore$io_dmem_cache$s2$forwardMetaReg_waymask; // width = 4
uint8_t soc$nutcore$io_dmem_cache$s2$forwardMetaReg_data_valid; // width = 1
uint32_t soc$nutcore$io_dmem_cache$s2$forwardMetaReg_data_tag; // width = 19
uint8_t soc$nutcore$io_dmem_cache$s2$forwardDataReg_waymask; // width = 4
uint64_t soc$nutcore$io_dmem_cache$s2$forwardDataReg_data_data; // width = 64
uint64_t soc$nutcore$io_dmem_cache$s2$c_9; // width = 64
uint64_t soc$nutcore$io_dmem_cache$s2$c_8; // width = 64
uint64_t soc$nutcore$io_dmem_cache$s2$c_7; // width = 64
uint64_t soc$nutcore$io_dmem_cache$s2$c_6; // width = 64
uint64_t soc$nutcore$io_dmem_cache$s2$c_5; // width = 64
uint64_t soc$nutcore$io_dmem_cache$s2$c_4; // width = 64
uint64_t soc$nutcore$io_dmem_cache$s2$c_3; // width = 64
uint64_t soc$nutcore$io_dmem_cache$s2$c_2; // width = 64
uint64_t soc$nutcore$io_dmem_cache$s2$c_12; // width = 64
uint64_t soc$nutcore$io_dmem_cache$s2$c_11; // width = 64
uint64_t soc$nutcore$io_dmem_cache$s2$c_10; // width = 64
uint64_t soc$nutcore$io_dmem_cache$s2$c_1; // width = 64
uint64_t soc$nutcore$io_dmem_cache$s2$c; // width = 64
uint64_t soc$nutcore$io_dmem_cache$s1$c_1; // width = 64
uint64_t soc$nutcore$io_dmem_cache$s1$c; // width = 64
uint8_t soc$nutcore$io_dmem_cache$metaArray$ram$array_3$rdata_MPORT$$addr$IN; // width = 7
uint32_t soc$nutcore$io_dmem_cache$metaArray$ram$array_3$rdata_MPORT$$data; // width = 21
uint8_t soc$nutcore$io_dmem_cache$metaArray$ram$_rdata_T_11; // width = 1
uint8_t soc$nutcore$io_dmem_cache$metaArray$ram$array_2$rdata_MPORT$$addr$IN; // width = 7
uint32_t soc$nutcore$io_dmem_cache$metaArray$ram$array_2$rdata_MPORT$$data; // width = 21
uint8_t soc$nutcore$io_dmem_cache$metaArray$ram$_rdata_T_8; // width = 1
uint8_t soc$nutcore$io_dmem_cache$metaArray$ram$array_1$rdata_MPORT$$addr$IN; // width = 7
uint32_t soc$nutcore$io_dmem_cache$metaArray$ram$array_1$rdata_MPORT$$data; // width = 21
uint8_t soc$nutcore$io_dmem_cache$metaArray$ram$_rdata_T_5; // width = 1
uint8_t soc$nutcore$io_dmem_cache$metaArray$ram$array_0$rdata_MPORT$$addr$IN; // width = 7
uint32_t soc$nutcore$io_dmem_cache$metaArray$ram$array_0$rdata_MPORT$$data; // width = 21
uint8_t soc$nutcore$io_dmem_cache$metaArray$ram$_rdata_T_2; // width = 1
uint8_t soc$nutcore$io_dmem_cache$metaArray$ram$_resetState; // width = 1
uint32_t soc$nutcore$io_dmem_cache$metaArray$ram$wdataword; // width = 21
uint8_t soc$nutcore$io_dmem_cache$metaArray$ram$waymask; // width = 4
uint8_t soc$nutcore$io_dmem_cache$metaArray$ram$_resetSet; // width = 7
uint8_t soc$nutcore$io_dmem_cache$metaArray$ram$setIdx; // width = 7
uint8_t soc$nutcore$io_dmem_cache$metaArray$r_3_dirty; // width = 1
uint8_t soc$nutcore$io_dmem_cache$metaArray$r_2_dirty; // width = 1
uint8_t soc$nutcore$io_dmem_cache$metaArray$r_1_dirty; // width = 1
uint8_t soc$nutcore$io_dmem_cache$metaArray$r_0_dirty; // width = 1
uint8_t soc$nutcore$io_dmem_cache$metaArray$REG; // width = 1
uint8_t soc$nutcore$io_dmem_cache$metaArray$r_3_valid; // width = 1
uint8_t soc$nutcore$io_dmem_cache$metaArray$_T_1_3_valid; // width = 1
uint32_t soc$nutcore$io_dmem_cache$metaArray$r_3_tag; // width = 19
uint32_t soc$nutcore$io_dmem_cache$metaArray$_T_1_3_tag; // width = 19
uint8_t soc$nutcore$io_dmem_cache$metaArray$r_2_valid; // width = 1
uint8_t soc$nutcore$io_dmem_cache$metaArray$_T_1_2_valid; // width = 1
uint32_t soc$nutcore$io_dmem_cache$metaArray$r_2_tag; // width = 19
uint32_t soc$nutcore$io_dmem_cache$metaArray$_T_1_2_tag; // width = 19
uint8_t soc$nutcore$io_dmem_cache$metaArray$r_1_valid; // width = 1
uint8_t soc$nutcore$io_dmem_cache$metaArray$_T_1_1_valid; // width = 1
uint32_t soc$nutcore$io_dmem_cache$metaArray$r_1_tag; // width = 19
uint32_t soc$nutcore$io_dmem_cache$metaArray$_T_1_1_tag; // width = 19
uint8_t soc$nutcore$io_dmem_cache$metaArray$r_0_valid; // width = 1
uint8_t soc$nutcore$io_dmem_cache$metaArray$_T_1_0_valid; // width = 1
uint32_t soc$nutcore$io_dmem_cache$metaArray$r_0_tag; // width = 19
uint32_t soc$nutcore$io_dmem_cache$metaArray$_T_1_0_tag; // width = 19
uint16_t soc$nutcore$io_dmem_cache$dataArray$ram$array_3$rdata_MPORT$$addr$IN; // width = 10
uint64_t soc$nutcore$io_dmem_cache$dataArray$ram$array_3$rdata_MPORT$$data; // width = 64
uint16_t soc$nutcore$io_dmem_cache$dataArray$ram$array_2$rdata_MPORT$$addr$IN; // width = 10
uint64_t soc$nutcore$io_dmem_cache$dataArray$ram$array_2$rdata_MPORT$$data; // width = 64
uint16_t soc$nutcore$io_dmem_cache$dataArray$ram$array_1$rdata_MPORT$$addr$IN; // width = 10
uint64_t soc$nutcore$io_dmem_cache$dataArray$ram$array_1$rdata_MPORT$$data; // width = 64
uint16_t soc$nutcore$io_dmem_cache$dataArray$ram$array_0$rdata_MPORT$$addr$IN; // width = 10
uint64_t soc$nutcore$io_dmem_cache$dataArray$ram$array_0$rdata_MPORT$$data; // width = 64
uint64_t soc$nutcore$io_dmem_cache$dataArray$r__3_data; // width = 64
uint64_t soc$nutcore$io_dmem_cache$dataArray$r__2_data; // width = 64
uint64_t soc$nutcore$io_dmem_cache$dataArray$r__1_data; // width = 64
uint64_t soc$nutcore$io_dmem_cache$dataArray$r__0_data; // width = 64
uint64_t soc$nutcore$io_dmem_cache$dataArray$r_1_3_data; // width = 64
uint64_t soc$nutcore$io_dmem_cache$dataArray$r_1_2_data; // width = 64
uint64_t soc$nutcore$io_dmem_cache$dataArray$r_1_1_data; // width = 64
uint64_t soc$nutcore$io_dmem_cache$dataArray$r_1_0_data; // width = 64
uint8_t soc$nutcore$io_dmem_cache$dataArray$REG_1; // width = 1
uint8_t soc$nutcore$io_dmem_cache$dataArray$REG; // width = 1
uint64_t soc$nutcore$io_dmem_cache$c_4; // width = 64
uint64_t soc$nutcore$io_dmem_cache$c_3; // width = 64
uint64_t soc$nutcore$io_dmem_cache$c_2; // width = 64
uint64_t soc$nutcore$io_dmem_cache$c_1; // width = 64
uint64_t soc$nutcore$io_dmem_cache$c; // width = 64
uint8_t soc$nutcore$frontend$valid; // width = 1
uint8_t soc$nutcore$enqueueSize; // width = 2
uint8_t soc$nutcore$enqueueFire_1; // width = 1
uint8_t soc$nutcore$enqueueFire_0; // width = 1
uint8_t soc$nutcore$frontend$idu$decoder1$_io_in_ready_T_1; // width = 1
uint8_t soc$nutcore$frontend$ifu$r; // width = 1
uint64_t soc$nutcore$frontend$ifu$pc; // width = 39
uint64_t soc$nutcore$frontend$ifu$x1; // width = 39
uint64_t soc$nutcore$frontend$ifu$snpc; // width = 39
uint64_t soc$nutcore$frontend$ifu$crosslineJumpTarget; // width = 39
uint8_t soc$nutcore$frontend$ifu$crosslineJumpLatch; // width = 1
uint64_t soc$nutcore$frontend$ifu$c_2; // width = 64
uint64_t soc$nutcore$frontend$ifu$c_1; // width = 64
uint64_t soc$nutcore$frontend$ifu$c; // width = 64
uint8_t soc$nutcore$frontend$ifu$bp1$sp_value; // width = 4
uint64_t soc$nutcore$frontend$ifu$bp1$rasTarget; // width = 39
uint8_t soc$nutcore$frontend$ifu$bp1$phtTaken; // width = 1
uint64_t soc$nutcore$frontend$ifu$bp1$pcLatch; // width = 39
uint8_t soc$nutcore$frontend$ifu$bp1$flush; // width = 1
uint64_t soc$nutcore$frontend$ifu$bp1$c_4; // width = 64
uint64_t soc$nutcore$frontend$ifu$bp1$c_3; // width = 64
uint64_t soc$nutcore$frontend$ifu$bp1$c_2; // width = 64
uint64_t soc$nutcore$frontend$ifu$bp1$c_1; // width = 64
uint64_t soc$nutcore$frontend$ifu$bp1$c; // width = 64
uint128_t soc$nutcore$frontend$ifu$bp1$btb$rdata_r_0; // width = 73
uint8_t soc$nutcore$frontend$ifu$bp1$btb$rdata_REG; // width = 1
uint16_t soc$nutcore$frontend$ifu$bp1$btb$array_0$rdata_MPORT$$addr$IN; // width = 9
uint128_t soc$nutcore$frontend$ifu$bp1$btb$_rdata_T_2_0; // width = 73
uint32_t soc$nutcore$frontend$ifu$bp1$btb$_rdata_T_7; // width = 28
uint8_t soc$nutcore$frontend$ifu$bp1$btb$_rdata_T_6; // width = 2
uint64_t soc$nutcore$frontend$ifu$bp1$btb$_rdata_T_5; // width = 39
uint8_t soc$nutcore$frontend$ifu$bp1$btb$_rdata_T_4; // width = 3
uint64_t soc$nutcore$frontend$ifu$bp1$_io_out_target_T_1; // width = 39
uint8_t soc$nutcore$frontend$ifu$bp1$btbHit_REG; // width = 1
uint8_t soc$nutcore$frontend$ifu$bp1$btbHit; // width = 1
uint8_t soc$nutcore$frontend$ifu$bp1$crosslineJump; // width = 1
uint8_t soc$nutcore$frontend$ifu$bp1$_io_out_valid_T_4; // width = 1
uint8_t soc$nutcore$frontend$ifu$bp1$_io_brIdx_T_3; // width = 3
uint8_t soc$nutcore$frontend$ifu$bp1$btb$_resetState; // width = 1
uint16_t soc$nutcore$frontend$ifu$bp1$btb$_resetSet; // width = 9
uint64_t soc$nutcore$frontend$idu_io_in_0_bits_r_pnpc; // width = 39
uint64_t soc$nutcore$frontend$idu_io_in_0_bits_r_pc; // width = 39
uint64_t soc$nutcore$frontend$idu_io_in_0_bits_r_instr; // width = 64
uint8_t soc$nutcore$frontend$idu$decoder1$rt; // width = 5
uint8_t soc$nutcore$frontend$idu$decoder1$rs2; // width = 5
uint8_t soc$nutcore$frontend$idu$decoder1$rs1; // width = 5
uint8_t soc$nutcore$frontend$idu$decoder1$rs; // width = 5
uint8_t soc$nutcore$frontend$idu$decoder1$_rs2p_T; // width = 3
uint8_t soc$nutcore$frontend$idu$decoder1$_rs2p_T_23; // width = 4
uint8_t soc$nutcore$frontend$idu$decoder1$_rs1p_T; // width = 3
uint8_t soc$nutcore$frontend$idu$decoder1$_rs1p_T_23; // width = 4
uint8_t soc$nutcore$frontend$idu$decoder1$isRVC; // width = 1
uint8_t soc$nutcore$frontend$idu$decoder1$_io_out_bits_ctrl_isNutCoreTrap_T_5; // width = 1
uint8_t soc$nutcore$frontend$idu$decoder1$_io_isWFI_T_1; // width = 1
uint8_t soc$nutcore$frontend$idu$decoder1$_decodeList_T_97; // width = 1
uint8_t soc$nutcore$frontend$idu$decoder1$_decodeList_T_95; // width = 1
uint8_t soc$nutcore$frontend$idu$decoder1$_decodeList_T_93; // width = 1
uint8_t soc$nutcore$frontend$idu$decoder1$_decodeList_T_91; // width = 1
uint8_t soc$nutcore$frontend$idu$decoder1$_decodeList_T_89; // width = 1
uint8_t soc$nutcore$frontend$idu$decoder1$_decodeList_T_87; // width = 1
uint8_t soc$nutcore$frontend$idu$decoder1$_decodeList_T_85; // width = 1
uint8_t soc$nutcore$frontend$idu$decoder1$_decodeList_T_83; // width = 1
uint8_t soc$nutcore$frontend$idu$decoder1$_decodeList_T_81; // width = 1
uint8_t soc$nutcore$frontend$idu$decoder1$_decodeList_T_9; // width = 1
uint8_t soc$nutcore$frontend$idu$decoder1$_decodeList_T_79; // width = 1
uint8_t soc$nutcore$frontend$idu$decoder1$_decodeList_T_77; // width = 1
uint8_t soc$nutcore$frontend$idu$decoder1$_decodeList_T_75; // width = 1
uint8_t soc$nutcore$frontend$idu$decoder1$_decodeList_T_73; // width = 1
uint8_t soc$nutcore$frontend$idu$decoder1$_decodeList_T_71; // width = 1
uint8_t soc$nutcore$frontend$idu$decoder1$_decodeList_T_69; // width = 1
uint8_t soc$nutcore$frontend$idu$decoder1$_decodeList_T_67; // width = 1
uint8_t soc$nutcore$frontend$idu$decoder1$_decodeList_T_65; // width = 1
uint8_t soc$nutcore$frontend$idu$decoder1$_decodeList_T_63; // width = 1
uint8_t soc$nutcore$frontend$idu$decoder1$_decodeList_T_61; // width = 1
uint8_t soc$nutcore$frontend$idu$decoder1$_decodeList_T_7; // width = 1
uint8_t soc$nutcore$frontend$idu$decoder1$_decodeList_T_59; // width = 1
uint8_t soc$nutcore$frontend$idu$decoder1$_decodeList_T_57; // width = 1
uint8_t soc$nutcore$frontend$idu$decoder1$_decodeList_T_55; // width = 1
uint8_t soc$nutcore$frontend$idu$decoder1$_decodeList_T_53; // width = 1
uint8_t soc$nutcore$frontend$idu$decoder1$_decodeList_T_51; // width = 1
uint8_t soc$nutcore$frontend$idu$decoder1$_decodeList_T_49; // width = 1
uint8_t soc$nutcore$frontend$idu$decoder1$_decodeList_T_47; // width = 1
uint8_t soc$nutcore$frontend$idu$decoder1$_decodeList_T_45; // width = 1
uint8_t soc$nutcore$frontend$idu$decoder1$_decodeList_T_43; // width = 1
uint8_t soc$nutcore$frontend$idu$decoder1$_decodeList_T_41; // width = 1
uint8_t soc$nutcore$frontend$idu$decoder1$_decodeList_T_5; // width = 1
uint8_t soc$nutcore$frontend$idu$decoder1$_decodeList_T_39; // width = 1
uint8_t soc$nutcore$frontend$idu$decoder1$_decodeList_T_37; // width = 1
uint8_t soc$nutcore$frontend$idu$decoder1$_decodeList_T_35; // width = 1
uint8_t soc$nutcore$frontend$idu$decoder1$_decodeList_T_33; // width = 1
uint8_t soc$nutcore$frontend$idu$decoder1$_decodeList_T_31; // width = 1
uint8_t soc$nutcore$frontend$idu$decoder1$_decodeList_T_29; // width = 1
uint8_t soc$nutcore$frontend$idu$decoder1$_decodeList_T_27; // width = 1
uint8_t soc$nutcore$frontend$idu$decoder1$_decodeList_T_247; // width = 1
uint8_t soc$nutcore$frontend$idu$decoder1$_decodeList_T_245; // width = 1
uint8_t soc$nutcore$frontend$idu$decoder1$_decodeList_T_243; // width = 1
uint8_t soc$nutcore$frontend$idu$decoder1$_decodeList_T_241; // width = 1
uint8_t soc$nutcore$frontend$idu$decoder1$_decodeList_T_25; // width = 1
uint8_t soc$nutcore$frontend$idu$decoder1$_decodeList_T_239; // width = 1
uint8_t soc$nutcore$frontend$idu$decoder1$_decodeList_T_237; // width = 1
uint8_t soc$nutcore$frontend$idu$decoder1$_decodeList_T_235; // width = 1
uint8_t soc$nutcore$frontend$idu$decoder1$_decodeList_T_233; // width = 1
uint8_t soc$nutcore$frontend$idu$decoder1$_decodeList_T_231; // width = 1
uint8_t soc$nutcore$frontend$idu$decoder1$_decodeList_T_229; // width = 1
uint8_t soc$nutcore$frontend$idu$decoder1$_decodeList_T_227; // width = 1
uint8_t soc$nutcore$frontend$idu$decoder1$_decodeList_T_225; // width = 1
uint8_t soc$nutcore$frontend$idu$decoder1$_decodeList_T_223; // width = 1
uint8_t soc$nutcore$frontend$idu$decoder1$_decodeList_T_221; // width = 1
uint8_t soc$nutcore$frontend$idu$decoder1$_decodeList_T_23; // width = 1
uint8_t soc$nutcore$frontend$idu$decoder1$_decodeList_T_219; // width = 1
uint8_t soc$nutcore$frontend$idu$decoder1$_decodeList_T_217; // width = 1
uint8_t soc$nutcore$frontend$idu$decoder1$_decodeList_T_215; // width = 1
uint8_t soc$nutcore$frontend$idu$decoder1$_decodeList_T_213; // width = 1
uint8_t soc$nutcore$frontend$idu$decoder1$_decodeList_T_211; // width = 1
uint8_t soc$nutcore$frontend$idu$decoder1$_decodeList_T_209; // width = 1
uint8_t soc$nutcore$frontend$idu$decoder1$_decodeList_T_207; // width = 1
uint8_t soc$nutcore$frontend$idu$decoder1$_decodeList_T_205; // width = 1
uint8_t soc$nutcore$frontend$idu$decoder1$_decodeList_T_201; // width = 1
uint8_t soc$nutcore$frontend$idu$decoder1$_decodeList_T_21; // width = 1
uint8_t soc$nutcore$frontend$idu$decoder1$_decodeList_T_3; // width = 1
uint8_t soc$nutcore$frontend$idu$decoder1$_decodeList_T_199; // width = 1
uint8_t soc$nutcore$frontend$idu$decoder1$_decodeList_T_197; // width = 1
uint8_t soc$nutcore$frontend$idu$decoder1$_decodeList_T_195; // width = 1
uint8_t soc$nutcore$frontend$idu$decoder1$_decodeList_T_193; // width = 1
uint8_t soc$nutcore$frontend$idu$decoder1$_decodeList_T_191; // width = 1
uint8_t soc$nutcore$frontend$idu$decoder1$_decodeList_T_189; // width = 1
uint8_t soc$nutcore$frontend$idu$decoder1$_decodeList_T_187; // width = 1
uint8_t soc$nutcore$frontend$idu$decoder1$_decodeList_T_185; // width = 1
uint8_t soc$nutcore$frontend$idu$decoder1$_decodeList_T_183; // width = 1
uint8_t soc$nutcore$frontend$idu$decoder1$_decodeList_T_181; // width = 1
uint8_t soc$nutcore$frontend$idu$decoder1$_decodeList_T_19; // width = 1
uint8_t soc$nutcore$frontend$idu$decoder1$_decodeList_T_179; // width = 1
uint8_t soc$nutcore$frontend$idu$decoder1$_decodeList_T_177; // width = 1
uint8_t soc$nutcore$frontend$idu$decoder1$_decodeList_T_175; // width = 1
uint8_t soc$nutcore$frontend$idu$decoder1$_decodeList_T_173; // width = 1
uint8_t soc$nutcore$frontend$idu$decoder1$_decodeList_T_171; // width = 1
uint8_t soc$nutcore$frontend$idu$decoder1$_decodeList_T_169; // width = 1
uint8_t soc$nutcore$frontend$idu$decoder1$_decodeList_T_167; // width = 1
uint8_t soc$nutcore$frontend$idu$decoder1$_decodeList_T_165; // width = 1
uint8_t soc$nutcore$frontend$idu$decoder1$_decodeList_T_163; // width = 1
uint8_t soc$nutcore$frontend$idu$decoder1$_decodeList_T_161; // width = 1
uint8_t soc$nutcore$frontend$idu$decoder1$_decodeList_T_17; // width = 1
uint8_t soc$nutcore$frontend$idu$decoder1$_decodeList_T_159; // width = 1
uint8_t soc$nutcore$frontend$idu$decoder1$_decodeList_T_157; // width = 1
uint8_t soc$nutcore$frontend$idu$decoder1$_decodeList_T_155; // width = 1
uint8_t soc$nutcore$frontend$idu$decoder1$_decodeList_T_153; // width = 1
uint8_t soc$nutcore$frontend$idu$decoder1$_decodeList_T_151; // width = 1
uint8_t soc$nutcore$frontend$idu$decoder1$_decodeList_T_149; // width = 1
uint8_t soc$nutcore$frontend$idu$decoder1$_decodeList_T_147; // width = 1
uint8_t soc$nutcore$frontend$idu$decoder1$_decodeList_T_145; // width = 1
uint8_t soc$nutcore$frontend$idu$decoder1$_decodeList_T_143; // width = 1
uint8_t soc$nutcore$frontend$idu$decoder1$_decodeList_T_141; // width = 1
uint8_t soc$nutcore$frontend$idu$decoder1$_decodeList_T_15; // width = 1
uint8_t soc$nutcore$frontend$idu$decoder1$_decodeList_T_139; // width = 1
uint8_t soc$nutcore$frontend$idu$decoder1$_decodeList_T_137; // width = 1
uint8_t soc$nutcore$frontend$idu$decoder1$_decodeList_T_135; // width = 1
uint8_t soc$nutcore$frontend$idu$decoder1$_decodeList_T_133; // width = 1
uint8_t soc$nutcore$frontend$idu$decoder1$_decodeList_T_131; // width = 1
uint8_t soc$nutcore$frontend$idu$decoder1$_decodeList_T_129; // width = 1
uint8_t soc$nutcore$frontend$idu$decoder1$_decodeList_T_127; // width = 1
uint8_t soc$nutcore$frontend$idu$decoder1$_decodeList_T_125; // width = 1
uint8_t soc$nutcore$frontend$idu$decoder1$_decodeList_T_123; // width = 1
uint8_t soc$nutcore$frontend$idu$decoder1$_decodeList_T_121; // width = 1
uint8_t soc$nutcore$frontend$idu$decoder1$_decodeList_T_13; // width = 1
uint8_t soc$nutcore$frontend$idu$decoder1$_decodeList_T_119; // width = 1
uint8_t soc$nutcore$frontend$idu$decoder1$_decodeList_T_117; // width = 1
uint8_t soc$nutcore$frontend$idu$decoder1$_decodeList_T_115; // width = 1
uint8_t soc$nutcore$frontend$idu$decoder1$_decodeList_T_113; // width = 1
uint8_t soc$nutcore$frontend$idu$decoder1$_decodeList_T_111; // width = 1
uint8_t soc$nutcore$frontend$idu$decoder1$_decodeList_T_109; // width = 1
uint8_t soc$nutcore$frontend$idu$decoder1$_decodeList_T_107; // width = 1
uint8_t soc$nutcore$frontend$idu$decoder1$_decodeList_T_105; // width = 1
uint8_t soc$nutcore$frontend$idu$decoder1$_decodeList_T_103; // width = 1
uint8_t soc$nutcore$frontend$idu$decoder1$_decodeList_T_101; // width = 1
uint8_t soc$nutcore$frontend$idu$decoder1$_decodeList_T_11; // width = 1
uint8_t soc$nutcore$frontend$idu$decoder1$_decodeList_T_1; // width = 1
uint8_t soc$nutcore$frontend$idu$decoder1$rfDest; // width = 5
uint8_t soc$nutcore$frontend$idu$decoder1$rfSrc1; // width = 5
uint8_t soc$nutcore$frontend$idu_io_in_0_bits_r_exceptionVec_12; // width = 1
uint8_t soc$nutcore$frontend$idu_io_in_0_bits_r_crossPageIPFFix; // width = 1
uint8_t soc$nutcore$frontend$idu_io_in_0_bits_r_brIdx; // width = 1
uint64_t soc$nutcore$_dataBuffer_T_cf_pnpc; // width = 39
uint64_t soc$nutcore$_dataBuffer_T_cf_pc; // width = 39
uint64_t soc$nutcore$_dataBuffer_T_cf_instr; // width = 64
uint8_t soc$nutcore$_dataBuffer_T_ctrl_isNutCoreTrap; // width = 1
uint8_t soc$nutcore$_dataBuffer_T_cf_exceptionVec_12; // width = 1
uint8_t soc$nutcore$_dataBuffer_T_cf_crossPageIPFFix; // width = 1
uint8_t soc$nutcore$_dataBuffer_T_cf_brIdx; // width = 1
uint64_t soc$nutcore$frontend$idu$decoder2$c; // width = 64
uint64_t soc$nutcore$frontend$idu$decoder1$c; // width = 64
uint8_t soc$nutcore$frontend$ibf_io_in_q$maybe_full; // width = 1
uint8_t soc$nutcore$frontend$ibf_io_in_q$enq_ptr_value; // width = 2
uint8_t soc$nutcore$frontend$ibf_io_in_q$deq_ptr_value; // width = 2
uint64_t soc$nutcore$frontend$ibf_io_in_q$ram_pnpc$io_deq_bits_MPORT$$data; // width = 39
uint64_t soc$nutcore$frontend$ibf_io_in_q$ram_pc$io_deq_bits_MPORT$$data; // width = 39
uint64_t soc$nutcore$frontend$ibf_io_in_q$ram_instr$io_deq_bits_MPORT$$data; // width = 64
uint8_t soc$nutcore$frontend$ibf_io_in_q$ram_exceptionVec_12$io_deq_bits_MPORT$$data; // width = 1
uint8_t soc$nutcore$frontend$ibf_io_in_q$ram_brIdx$io_deq_bits_MPORT$$data; // width = 4
uint8_t soc$nutcore$frontend$ibf$pnpcIsSeq; // width = 1
uint8_t soc$nutcore$frontend$ibf_io_in_q$_io_enq_ready_T; // width = 1
uint8_t soc$nutcore$frontend$ibf_io_in_q$_io_deq_valid_T; // width = 1
uint8_t soc$nutcore$frontend$ibf$state; // width = 2
uint8_t soc$nutcore$frontend$ibf$_T_26; // width = 1
uint8_t soc$nutcore$frontend$ibf$_T_24; // width = 1
uint8_t soc$nutcore$frontend$ibf$_T_17; // width = 1
uint8_t soc$nutcore$frontend$ibf$_T_10; // width = 1
uint64_t soc$nutcore$frontend$ibf$specialPCR; // width = 39
uint64_t soc$nutcore$frontend$ibf$specialNPCR; // width = 39
uint16_t soc$nutcore$frontend$ibf$specialInstR; // width = 16
uint8_t soc$nutcore$frontend$ibf$specialIPFR; // width = 1
uint8_t soc$nutcore$frontend$ibf$pcOffsetR; // width = 3
uint8_t soc$nutcore$frontend$ibf$pcOffset; // width = 3
uint32_t soc$nutcore$frontend$ibf$_instr_T_20; // width = 32
uint8_t soc$nutcore$frontend$ibf$isRVC; // width = 1
uint8_t soc$nutcore$frontend$ibf$_rvcSpecial_T_1; // width = 1
uint8_t soc$nutcore$frontend$ibf$rvcSpecial; // width = 1
uint8_t soc$nutcore$frontend$ibf$rvcSpecialJump; // width = 1
uint8_t soc$nutcore$frontend$ibf$rvcNext; // width = 1
uint8_t soc$nutcore$frontend$ibf$rvcFinish; // width = 1
uint8_t soc$nutcore$frontend$ibf$flushIFU; // width = 1
uint8_t soc$nutcore$frontend$ibf$_T_5; // width = 1
uint8_t soc$nutcore$frontend$ibf$_T_22; // width = 1
uint8_t soc$nutcore$frontend$ibf$_T_23; // width = 1
uint8_t soc$nutcore$frontend$ibf$_io_out_valid_T; // width = 1
uint64_t soc$nutcore$frontend$ibf$_GEN_50; // width = 39
uint64_t soc$nutcore$frontend$ibf$_GEN_51; // width = 39
uint64_t soc$nutcore$frontend$ibf$c; // width = 64
uint64_t soc$nutcore$frontend$c_3; // width = 64
uint64_t soc$nutcore$frontend$c_2; // width = 64
uint64_t soc$nutcore$frontend$c_1; // width = 64
uint64_t soc$nutcore$frontend$c; // width = 64
uint8_t soc$nutcore$dtlb$valid_1; // width = 1
uint8_t soc$nutcore$dtlb$valid; // width = 1
uint8_t soc$nutcore$dtlb$tlbExec_io_in_bits_r_wmask; // width = 8
uint64_t soc$nutcore$dtlb$tlbExec_io_in_bits_r_wdata; // width = 64
uint8_t soc$nutcore$dtlb$tlbExec_io_in_bits_r_size; // width = 3
uint8_t soc$nutcore$dtlb$tlbExec_io_in_bits_r_cmd; // width = 4
uint8_t soc$nutcore$dtlb$tlbExec$_updateData_T; // width = 1
uint8_t soc$nutcore$dtlb$tlbExec$_storePF_T_9; // width = 1
uint64_t soc$nutcore$dtlb$tlbExec_io_in_bits_r_addr; // width = 39
uint16_t soc$nutcore$dtlb$tlbExec$_vpn_T_4; // width = 9
uint16_t soc$nutcore$dtlb$tlbExec$_vpn_T_3; // width = 9
uint16_t soc$nutcore$dtlb$tlbExec$_vpn_T_2; // width = 9
uint32_t soc$nutcore$dtlb$tlbExec$_hitVec_T_75; // width = 27
uint32_t soc$nutcore$dtlb$tlbExec$REG_3$NEXT; // width = 27
uint8_t soc$nutcore$dtlb$tlbExec$REG_1$NEXT; // width = 4
uint64_t soc$nutcore$dtlb$tlbExec$victimWaymask_lfsr; // width = 64
uint8_t soc$nutcore$dtlb$tlbExec$state; // width = 3
uint8_t soc$nutcore$dtlb$tlbExec$io_mem_req_bits_cmd; // width = 4
uint8_t soc$nutcore$dtlb$tlbExec$_T_9; // width = 1
uint8_t soc$nutcore$dtlb$tlbExec$_T_51; // width = 1
uint8_t soc$nutcore$dtlb$tlbExec$_T_49; // width = 1
uint8_t soc$nutcore$dtlb$tlbExec$_T_4; // width = 1
uint8_t soc$nutcore$dtlb$tlbExec$_T_11; // width = 1
uint32_t soc$nutcore$dtlb$tlbExec$raddr; // width = 32
uint8_t soc$nutcore$dtlb$tlbExec$needFlush; // width = 1
uint32_t soc$nutcore$dtlb$tlbExec$missMaskStore; // width = 18
uint8_t soc$nutcore$dtlb$tlbExec$missIPF; // width = 1
uint64_t soc$nutcore$dtlb$tlbExec$memRespStore; // width = 64
uint8_t soc$nutcore$dtlb$tlbExec$level; // width = 2
uint8_t soc$nutcore$dtlb$tlbExec$_T_37; // width = 1
uint8_t soc$nutcore$dtlb$tlbExec$_T_18; // width = 1
uint8_t soc$nutcore$dtlb$tlbExec$io_pf_storePF_REG; // width = 1
uint8_t soc$nutcore$dtlb$tlbExec$io_pf_loadPF_REG; // width = 1
uint8_t soc$nutcore$dtlb$tlbExec$_io_out_valid_T_2; // width = 1
uint64_t soc$nutcore$dtlb$tlbExec$hitWBStore; // width = 40
uint64_t soc$nutcore$dtlb$tlbExec$c_9; // width = 64
uint64_t soc$nutcore$dtlb$tlbExec$c_8; // width = 64
uint64_t soc$nutcore$dtlb$tlbExec$c_7; // width = 64
uint64_t soc$nutcore$dtlb$tlbExec$c_6; // width = 64
uint64_t soc$nutcore$dtlb$tlbExec$c_5; // width = 64
uint64_t soc$nutcore$dtlb$tlbExec$c_4; // width = 64
uint64_t soc$nutcore$dtlb$tlbExec$c_11; // width = 64
uint64_t soc$nutcore$dtlb$tlbExec$c_10; // width = 64
uint64_t soc$nutcore$dtlb$tlbExec$c; // width = 64
uint8_t soc$nutcore$dtlb$tlbExec$alreadyOutFire; // width = 1
uint32_t soc$nutcore$dtlb$tlbExec$REG_8; // width = 32
uint32_t soc$nutcore$dtlb$tlbExec$REG_7; // width = 20
uint8_t soc$nutcore$dtlb$tlbExec$REG_6; // width = 8
uint32_t soc$nutcore$dtlb$tlbExec$REG_5; // width = 18
uint16_t soc$nutcore$dtlb$tlbExec$REG_4; // width = 16
uint32_t soc$nutcore$dtlb$tlbExec$REG_3; // width = 27
uint128_t soc$nutcore$dtlb$tlbExec$io_mdWrite_wdata$93_0; // width = 94
uint32_t soc$nutcore$dtlb$tlbExec$io_mdWrite_wdata$120_94; // width = 27
uint8_t soc$nutcore$dtlb$tlbExec$REG_2; // width = 4
uint8_t soc$nutcore$dtlb$tlbExec$REG_1; // width = 4
uint8_t soc$nutcore$dtlb$tlbExec$REG; // width = 1
uint8_t soc$nutcore$dtlb$tlbEmpty_io_in_bits_r_wmask; // width = 8
uint64_t soc$nutcore$dtlb$tlbEmpty_io_in_bits_r_wdata; // width = 64
uint8_t soc$nutcore$dtlb$tlbEmpty_io_in_bits_r_size; // width = 3
uint8_t soc$nutcore$dtlb$tlbEmpty_io_in_bits_r_cmd; // width = 4
uint32_t soc$nutcore$dtlb$tlbEmpty_io_in_bits_r_addr; // width = 32
uint128_t soc$nutcore$dtlb$r_3; // width = 121
uint128_t soc$nutcore$dtlb$r_2; // width = 121
uint128_t soc$nutcore$dtlb$r_1; // width = 121
uint128_t soc$nutcore$dtlb$r_0; // width = 121
uint128_t soc$nutcore$dtlb$mdTLB$tlbmd_9_3; // width = 121
uint128_t soc$nutcore$dtlb$mdTLB$tlbmd_9_2; // width = 121
uint128_t soc$nutcore$dtlb$mdTLB$tlbmd_9_1; // width = 121
uint128_t soc$nutcore$dtlb$mdTLB$tlbmd_9_0; // width = 121
uint128_t soc$nutcore$dtlb$mdTLB$tlbmd_8_3; // width = 121
uint128_t soc$nutcore$dtlb$mdTLB$tlbmd_8_2; // width = 121
uint128_t soc$nutcore$dtlb$mdTLB$tlbmd_8_1; // width = 121
uint128_t soc$nutcore$dtlb$mdTLB$tlbmd_8_0; // width = 121
uint128_t soc$nutcore$dtlb$mdTLB$tlbmd_7_3; // width = 121
uint128_t soc$nutcore$dtlb$mdTLB$tlbmd_7_2; // width = 121
uint128_t soc$nutcore$dtlb$mdTLB$tlbmd_7_1; // width = 121
uint128_t soc$nutcore$dtlb$mdTLB$tlbmd_7_0; // width = 121
uint128_t soc$nutcore$dtlb$mdTLB$tlbmd_6_3; // width = 121
uint128_t soc$nutcore$dtlb$mdTLB$tlbmd_6_2; // width = 121
uint128_t soc$nutcore$dtlb$mdTLB$tlbmd_6_1; // width = 121
uint128_t soc$nutcore$dtlb$mdTLB$tlbmd_6_0; // width = 121
uint128_t soc$nutcore$dtlb$mdTLB$tlbmd_5_3; // width = 121
uint128_t soc$nutcore$dtlb$mdTLB$tlbmd_5_2; // width = 121
uint128_t soc$nutcore$dtlb$mdTLB$tlbmd_5_1; // width = 121
uint128_t soc$nutcore$dtlb$mdTLB$tlbmd_5_0; // width = 121
uint128_t soc$nutcore$dtlb$mdTLB$tlbmd_4_3; // width = 121
uint128_t soc$nutcore$dtlb$mdTLB$tlbmd_4_2; // width = 121
uint128_t soc$nutcore$dtlb$mdTLB$tlbmd_4_1; // width = 121
uint128_t soc$nutcore$dtlb$mdTLB$tlbmd_4_0; // width = 121
uint128_t soc$nutcore$dtlb$mdTLB$tlbmd_3_3; // width = 121
uint128_t soc$nutcore$dtlb$mdTLB$tlbmd_3_2; // width = 121
uint128_t soc$nutcore$dtlb$mdTLB$tlbmd_3_1; // width = 121
uint128_t soc$nutcore$dtlb$mdTLB$tlbmd_3_0; // width = 121
uint128_t soc$nutcore$dtlb$mdTLB$tlbmd_2_3; // width = 121
uint128_t soc$nutcore$dtlb$mdTLB$tlbmd_2_2; // width = 121
uint128_t soc$nutcore$dtlb$mdTLB$tlbmd_2_1; // width = 121
uint128_t soc$nutcore$dtlb$mdTLB$tlbmd_2_0; // width = 121
uint128_t soc$nutcore$dtlb$mdTLB$tlbmd_1_3; // width = 121
uint128_t soc$nutcore$dtlb$mdTLB$tlbmd_1_2; // width = 121
uint128_t soc$nutcore$dtlb$mdTLB$tlbmd_1_1; // width = 121
uint128_t soc$nutcore$dtlb$mdTLB$tlbmd_1_0; // width = 121
uint128_t soc$nutcore$dtlb$mdTLB$tlbmd_15_3; // width = 121
uint128_t soc$nutcore$dtlb$mdTLB$tlbmd_15_2; // width = 121
uint128_t soc$nutcore$dtlb$mdTLB$tlbmd_15_1; // width = 121
uint128_t soc$nutcore$dtlb$mdTLB$tlbmd_15_0; // width = 121
uint128_t soc$nutcore$dtlb$mdTLB$tlbmd_14_3; // width = 121
uint128_t soc$nutcore$dtlb$mdTLB$tlbmd_14_2; // width = 121
uint128_t soc$nutcore$dtlb$mdTLB$tlbmd_14_1; // width = 121
uint128_t soc$nutcore$dtlb$mdTLB$tlbmd_14_0; // width = 121
uint128_t soc$nutcore$dtlb$mdTLB$tlbmd_13_3; // width = 121
uint128_t soc$nutcore$dtlb$mdTLB$tlbmd_13_2; // width = 121
uint128_t soc$nutcore$dtlb$mdTLB$tlbmd_13_1; // width = 121
uint128_t soc$nutcore$dtlb$mdTLB$tlbmd_13_0; // width = 121
uint128_t soc$nutcore$dtlb$mdTLB$tlbmd_12_3; // width = 121
uint128_t soc$nutcore$dtlb$mdTLB$tlbmd_12_2; // width = 121
uint128_t soc$nutcore$dtlb$mdTLB$tlbmd_12_1; // width = 121
uint128_t soc$nutcore$dtlb$mdTLB$tlbmd_12_0; // width = 121
uint128_t soc$nutcore$dtlb$mdTLB$tlbmd_11_3; // width = 121
uint128_t soc$nutcore$dtlb$mdTLB$tlbmd_11_2; // width = 121
uint128_t soc$nutcore$dtlb$mdTLB$tlbmd_11_1; // width = 121
uint128_t soc$nutcore$dtlb$mdTLB$tlbmd_11_0; // width = 121
uint128_t soc$nutcore$dtlb$mdTLB$tlbmd_10_3; // width = 121
uint128_t soc$nutcore$dtlb$mdTLB$tlbmd_10_2; // width = 121
uint128_t soc$nutcore$dtlb$mdTLB$tlbmd_10_1; // width = 121
uint128_t soc$nutcore$dtlb$mdTLB$tlbmd_10_0; // width = 121
uint128_t soc$nutcore$dtlb$mdTLB$tlbmd_0_3; // width = 121
uint128_t soc$nutcore$dtlb$mdTLB$tlbmd_0_2; // width = 121
uint128_t soc$nutcore$dtlb$mdTLB$tlbmd_0_1; // width = 121
uint128_t soc$nutcore$dtlb$mdTLB$tlbmd_0_0; // width = 121
uint8_t soc$nutcore$dtlb$mdTLB$resetState; // width = 1
uint8_t soc$nutcore$dtlb$mdTLB$_io_ready_T; // width = 1
uint8_t soc$nutcore$dtlb$mdTLB$wen; // width = 1
uint128_t soc$nutcore$dtlb$mdTLB$dataword; // width = 121
uint8_t soc$nutcore$dtlb$mdTLB$resetSet; // width = 4
uint8_t soc$nutcore$dtlb$mdTLB$setIdx; // width = 4
uint8_t soc$nutcore$dtlb$mdTLB$waymask; // width = 4
uint8_t soc$nutcore$dtlb$mdTLB$_T_7; // width = 1
uint8_t soc$nutcore$dtlb$mdTLB$_T_6; // width = 1
uint8_t soc$nutcore$dtlb$mdTLB$_T_5; // width = 1
uint8_t soc$nutcore$dtlb$mdTLB$_T_4; // width = 1
uint8_t soc$nutcore$dtlb$tlbExec$_io_mem_req_valid_T_4; // width = 1
uint64_t soc$nutcore$dtlb$c_3; // width = 64
uint64_t soc$nutcore$dtlb$c_2; // width = 64
uint64_t soc$nutcore$dtlb$c_1; // width = 64
uint64_t soc$nutcore$dtlb$c; // width = 64
uint8_t soc$nutcore$dtlb$alreadyOutFinish; // width = 1
uint8_t soc$nutcore$dmemXbar$state; // width = 2
uint8_t soc$nutcore$dmemXbar$_T_14; // width = 1
uint8_t soc$nutcore$dmemXbar$inputArb$lockIdx; // width = 2
uint8_t soc$nutcore$dmemXbar$inputArb$lockCount_value; // width = 3
uint8_t soc$nutcore$dmemXbar$inputArb$locked; // width = 1
uint8_t soc$nutcore$dmemXbar$inflightSrc; // width = 2
uint64_t soc$nutcore$dataBuffer_3_data_imm; // width = 64
uint8_t soc$nutcore$dataBuffer_3_ctrl_src2Type; // width = 1
uint8_t soc$nutcore$dataBuffer_3_ctrl_src1Type; // width = 1
uint8_t soc$nutcore$dataBuffer_3_ctrl_rfWen; // width = 1
uint8_t soc$nutcore$dataBuffer_3_ctrl_rfSrc2; // width = 5
uint8_t soc$nutcore$dataBuffer_3_ctrl_rfSrc1; // width = 5
uint8_t soc$nutcore$dataBuffer_3_ctrl_rfDest; // width = 5
uint8_t soc$nutcore$dataBuffer_3_ctrl_isNutCoreTrap; // width = 1
uint8_t soc$nutcore$dataBuffer_3_ctrl_fuType; // width = 3
uint8_t soc$nutcore$dataBuffer_3_ctrl_fuOpType; // width = 7
uint64_t soc$nutcore$dataBuffer_3_cf_pnpc; // width = 39
uint64_t soc$nutcore$dataBuffer_3_cf_pc; // width = 39
uint8_t soc$nutcore$dataBuffer_3_cf_intrVec_9; // width = 1
uint8_t soc$nutcore$dataBuffer_3_cf_intrVec_8; // width = 1
uint8_t soc$nutcore$dataBuffer_3_cf_intrVec_7; // width = 1
uint8_t soc$nutcore$dataBuffer_3_cf_intrVec_6; // width = 1
uint8_t soc$nutcore$dataBuffer_3_cf_intrVec_5; // width = 1
uint8_t soc$nutcore$dataBuffer_3_cf_intrVec_4; // width = 1
uint8_t soc$nutcore$dataBuffer_3_cf_intrVec_3; // width = 1
uint8_t soc$nutcore$dataBuffer_3_cf_intrVec_2; // width = 1
uint8_t soc$nutcore$dataBuffer_3_cf_intrVec_11; // width = 1
uint8_t soc$nutcore$dataBuffer_3_cf_intrVec_10; // width = 1
uint8_t soc$nutcore$dataBuffer_3_cf_intrVec_1; // width = 1
uint8_t soc$nutcore$dataBuffer_3_cf_intrVec_0; // width = 1
uint64_t soc$nutcore$dataBuffer_3_cf_instr; // width = 64
uint8_t soc$nutcore$dataBuffer_3_cf_exceptionVec_9; // width = 1
uint8_t soc$nutcore$dataBuffer_3_cf_exceptionVec_8; // width = 1
uint8_t soc$nutcore$dataBuffer_3_cf_exceptionVec_7; // width = 1
uint8_t soc$nutcore$dataBuffer_3_cf_exceptionVec_5; // width = 1
uint8_t soc$nutcore$dataBuffer_3_cf_exceptionVec_3; // width = 1
uint8_t soc$nutcore$dataBuffer_3_cf_exceptionVec_2; // width = 1
uint8_t soc$nutcore$dataBuffer_3_cf_exceptionVec_15; // width = 1
uint8_t soc$nutcore$dataBuffer_3_cf_exceptionVec_14; // width = 1
uint8_t soc$nutcore$dataBuffer_3_cf_exceptionVec_13; // width = 1
uint8_t soc$nutcore$dataBuffer_3_cf_exceptionVec_12; // width = 1
uint8_t soc$nutcore$dataBuffer_3_cf_exceptionVec_11; // width = 1
uint8_t soc$nutcore$dataBuffer_3_cf_exceptionVec_10; // width = 1
uint8_t soc$nutcore$dataBuffer_3_cf_exceptionVec_1; // width = 1
uint8_t soc$nutcore$dataBuffer_3_cf_exceptionVec_0; // width = 1
uint8_t soc$nutcore$dataBuffer_3_cf_crossPageIPFFix; // width = 1
uint8_t soc$nutcore$dataBuffer_3_cf_brIdx; // width = 1
uint64_t soc$nutcore$dataBuffer_2_data_imm; // width = 64
uint8_t soc$nutcore$dataBuffer_2_ctrl_src2Type; // width = 1
uint8_t soc$nutcore$dataBuffer_2_ctrl_src1Type; // width = 1
uint8_t soc$nutcore$dataBuffer_2_ctrl_rfWen; // width = 1
uint8_t soc$nutcore$dataBuffer_2_ctrl_rfSrc2; // width = 5
uint8_t soc$nutcore$dataBuffer_2_ctrl_rfSrc1; // width = 5
uint8_t soc$nutcore$dataBuffer_2_ctrl_rfDest; // width = 5
uint8_t soc$nutcore$dataBuffer_2_ctrl_isNutCoreTrap; // width = 1
uint8_t soc$nutcore$dataBuffer_2_ctrl_fuType; // width = 3
uint8_t soc$nutcore$dataBuffer_2_ctrl_fuOpType; // width = 7
uint64_t soc$nutcore$dataBuffer_2_cf_pnpc; // width = 39
uint64_t soc$nutcore$dataBuffer_2_cf_pc; // width = 39
uint8_t soc$nutcore$dataBuffer_2_cf_intrVec_9; // width = 1
uint8_t soc$nutcore$dataBuffer_2_cf_intrVec_8; // width = 1
uint8_t soc$nutcore$dataBuffer_2_cf_intrVec_7; // width = 1
uint8_t soc$nutcore$dataBuffer_2_cf_intrVec_6; // width = 1
uint8_t soc$nutcore$dataBuffer_2_cf_intrVec_5; // width = 1
uint8_t soc$nutcore$dataBuffer_2_cf_intrVec_4; // width = 1
uint8_t soc$nutcore$dataBuffer_2_cf_intrVec_3; // width = 1
uint8_t soc$nutcore$dataBuffer_2_cf_intrVec_2; // width = 1
uint8_t soc$nutcore$dataBuffer_2_cf_intrVec_11; // width = 1
uint8_t soc$nutcore$dataBuffer_2_cf_intrVec_10; // width = 1
uint8_t soc$nutcore$dataBuffer_2_cf_intrVec_1; // width = 1
uint8_t soc$nutcore$dataBuffer_2_cf_intrVec_0; // width = 1
uint64_t soc$nutcore$dataBuffer_2_cf_instr; // width = 64
uint8_t soc$nutcore$dataBuffer_2_cf_exceptionVec_9; // width = 1
uint8_t soc$nutcore$dataBuffer_2_cf_exceptionVec_8; // width = 1
uint8_t soc$nutcore$dataBuffer_2_cf_exceptionVec_7; // width = 1
uint8_t soc$nutcore$dataBuffer_2_cf_exceptionVec_5; // width = 1
uint8_t soc$nutcore$dataBuffer_2_cf_exceptionVec_3; // width = 1
uint8_t soc$nutcore$dataBuffer_2_cf_exceptionVec_2; // width = 1
uint8_t soc$nutcore$dataBuffer_2_cf_exceptionVec_15; // width = 1
uint8_t soc$nutcore$dataBuffer_2_cf_exceptionVec_14; // width = 1
uint8_t soc$nutcore$dataBuffer_2_cf_exceptionVec_13; // width = 1
uint8_t soc$nutcore$dataBuffer_2_cf_exceptionVec_12; // width = 1
uint8_t soc$nutcore$dataBuffer_2_cf_exceptionVec_11; // width = 1
uint8_t soc$nutcore$dataBuffer_2_cf_exceptionVec_10; // width = 1
uint8_t soc$nutcore$dataBuffer_2_cf_exceptionVec_1; // width = 1
uint8_t soc$nutcore$dataBuffer_2_cf_exceptionVec_0; // width = 1
uint8_t soc$nutcore$dataBuffer_2_cf_crossPageIPFFix; // width = 1
uint8_t soc$nutcore$dataBuffer_2_cf_brIdx; // width = 1
uint64_t soc$nutcore$dataBuffer_1_data_imm; // width = 64
uint8_t soc$nutcore$dataBuffer_1_ctrl_src2Type; // width = 1
uint8_t soc$nutcore$dataBuffer_1_ctrl_src1Type; // width = 1
uint8_t soc$nutcore$dataBuffer_1_ctrl_rfWen; // width = 1
uint8_t soc$nutcore$dataBuffer_1_ctrl_rfSrc2; // width = 5
uint8_t soc$nutcore$dataBuffer_1_ctrl_rfSrc1; // width = 5
uint8_t soc$nutcore$dataBuffer_1_ctrl_rfDest; // width = 5
uint8_t soc$nutcore$dataBuffer_1_ctrl_isNutCoreTrap; // width = 1
uint8_t soc$nutcore$dataBuffer_1_ctrl_fuType; // width = 3
uint8_t soc$nutcore$dataBuffer_1_ctrl_fuOpType; // width = 7
uint64_t soc$nutcore$dataBuffer_1_cf_pnpc; // width = 39
uint64_t soc$nutcore$dataBuffer_1_cf_pc; // width = 39
uint8_t soc$nutcore$dataBuffer_1_cf_intrVec_9; // width = 1
uint8_t soc$nutcore$dataBuffer_1_cf_intrVec_8; // width = 1
uint8_t soc$nutcore$dataBuffer_1_cf_intrVec_7; // width = 1
uint8_t soc$nutcore$dataBuffer_1_cf_intrVec_6; // width = 1
uint8_t soc$nutcore$dataBuffer_1_cf_intrVec_5; // width = 1
uint8_t soc$nutcore$dataBuffer_1_cf_intrVec_4; // width = 1
uint8_t soc$nutcore$dataBuffer_1_cf_intrVec_3; // width = 1
uint8_t soc$nutcore$dataBuffer_1_cf_intrVec_2; // width = 1
uint8_t soc$nutcore$dataBuffer_1_cf_intrVec_11; // width = 1
uint8_t soc$nutcore$dataBuffer_1_cf_intrVec_10; // width = 1
uint8_t soc$nutcore$dataBuffer_1_cf_intrVec_1; // width = 1
uint8_t soc$nutcore$dataBuffer_1_cf_intrVec_0; // width = 1
uint64_t soc$nutcore$dataBuffer_1_cf_instr; // width = 64
uint8_t soc$nutcore$dataBuffer_1_cf_exceptionVec_9; // width = 1
uint8_t soc$nutcore$dataBuffer_1_cf_exceptionVec_8; // width = 1
uint8_t soc$nutcore$dataBuffer_1_cf_exceptionVec_7; // width = 1
uint8_t soc$nutcore$dataBuffer_1_cf_exceptionVec_5; // width = 1
uint8_t soc$nutcore$dataBuffer_1_cf_exceptionVec_3; // width = 1
uint8_t soc$nutcore$dataBuffer_1_cf_exceptionVec_2; // width = 1
uint8_t soc$nutcore$dataBuffer_1_cf_exceptionVec_15; // width = 1
uint8_t soc$nutcore$dataBuffer_1_cf_exceptionVec_14; // width = 1
uint8_t soc$nutcore$dataBuffer_1_cf_exceptionVec_13; // width = 1
uint8_t soc$nutcore$dataBuffer_1_cf_exceptionVec_12; // width = 1
uint8_t soc$nutcore$dataBuffer_1_cf_exceptionVec_11; // width = 1
uint8_t soc$nutcore$dataBuffer_1_cf_exceptionVec_10; // width = 1
uint8_t soc$nutcore$dataBuffer_1_cf_exceptionVec_1; // width = 1
uint8_t soc$nutcore$dataBuffer_1_cf_exceptionVec_0; // width = 1
uint8_t soc$nutcore$dataBuffer_1_cf_crossPageIPFFix; // width = 1
uint8_t soc$nutcore$dataBuffer_1_cf_brIdx; // width = 1
uint64_t soc$nutcore$dataBuffer_0_data_imm; // width = 64
uint64_t soc$nutcore$_GEN_1104; // width = 64
uint8_t soc$nutcore$dataBuffer_0_ctrl_src2Type; // width = 1
uint8_t soc$nutcore$dataBuffer_0_ctrl_src1Type; // width = 1
uint8_t soc$nutcore$dataBuffer_0_ctrl_rfWen; // width = 1
uint8_t soc$nutcore$dataBuffer_0_ctrl_rfSrc2; // width = 5
uint8_t soc$nutcore$_GEN_1144; // width = 5
uint8_t soc$nutcore$dataBuffer_0_ctrl_rfSrc1; // width = 5
uint8_t soc$nutcore$_GEN_1148; // width = 5
uint8_t soc$nutcore$dataBuffer_0_ctrl_rfDest; // width = 5
uint8_t soc$nutcore$_GEN_1136; // width = 5
uint8_t soc$nutcore$dataBuffer_0_ctrl_isNutCoreTrap; // width = 1
uint8_t soc$nutcore$dataBuffer_0_ctrl_fuType; // width = 3
uint8_t soc$nutcore$dataBuffer_0_ctrl_fuOpType; // width = 7
uint64_t soc$nutcore$dataBuffer_0_cf_pnpc; // width = 39
uint64_t soc$nutcore$_GEN_1312; // width = 39
uint64_t soc$nutcore$dataBuffer_0_cf_pc; // width = 39
uint64_t soc$nutcore$_GEN_1316; // width = 39
uint8_t soc$nutcore$dataBuffer_0_cf_intrVec_9; // width = 1
uint8_t soc$nutcore$dataBuffer_0_cf_intrVec_8; // width = 1
uint8_t soc$nutcore$dataBuffer_0_cf_intrVec_7; // width = 1
uint8_t soc$nutcore$dataBuffer_0_cf_intrVec_6; // width = 1
uint8_t soc$nutcore$dataBuffer_0_cf_intrVec_5; // width = 1
uint8_t soc$nutcore$dataBuffer_0_cf_intrVec_4; // width = 1
uint8_t soc$nutcore$dataBuffer_0_cf_intrVec_3; // width = 1
uint8_t soc$nutcore$dataBuffer_0_cf_intrVec_2; // width = 1
uint8_t soc$nutcore$dataBuffer_0_cf_intrVec_11; // width = 1
uint8_t soc$nutcore$dataBuffer_0_cf_intrVec_10; // width = 1
uint8_t soc$nutcore$dataBuffer_0_cf_intrVec_1; // width = 1
uint8_t soc$nutcore$dataBuffer_0_cf_intrVec_0; // width = 1
uint64_t soc$nutcore$dataBuffer_0_cf_instr; // width = 64
uint64_t soc$nutcore$_GEN_1320; // width = 64
uint8_t soc$nutcore$dataBuffer_0_cf_exceptionVec_9; // width = 1
uint8_t soc$nutcore$dataBuffer_0_cf_exceptionVec_8; // width = 1
uint8_t soc$nutcore$dataBuffer_0_cf_exceptionVec_7; // width = 1
uint8_t soc$nutcore$dataBuffer_0_cf_exceptionVec_5; // width = 1
uint8_t soc$nutcore$dataBuffer_0_cf_exceptionVec_3; // width = 1
uint8_t soc$nutcore$dataBuffer_0_cf_exceptionVec_2; // width = 1
uint8_t soc$nutcore$dataBuffer_0_cf_exceptionVec_15; // width = 1
uint8_t soc$nutcore$dataBuffer_0_cf_exceptionVec_14; // width = 1
uint8_t soc$nutcore$dataBuffer_0_cf_exceptionVec_13; // width = 1
uint8_t soc$nutcore$dataBuffer_0_cf_exceptionVec_12; // width = 1
uint8_t soc$nutcore$dataBuffer_0_cf_exceptionVec_11; // width = 1
uint8_t soc$nutcore$dataBuffer_0_cf_exceptionVec_10; // width = 1
uint8_t soc$nutcore$dataBuffer_0_cf_exceptionVec_1; // width = 1
uint8_t soc$nutcore$dataBuffer_0_cf_exceptionVec_0; // width = 1
uint8_t soc$nutcore$dataBuffer_0_cf_crossPageIPFFix; // width = 1
uint8_t soc$nutcore$dataBuffer_0_cf_brIdx; // width = 1
uint64_t soc$nutcore$c; // width = 64
uint8_t soc$nutcore$backend$wbu_io_in_bits_r_isMMIO; // width = 1
uint64_t soc$nutcore$backend$wbu_io_in_bits_r_intrNO; // width = 64
uint8_t soc$nutcore$backend$wbu_io_in_bits_r_decode_ctrl_rfWen; // width = 1
uint8_t soc$nutcore$backend$wbu_io_in_bits_r_decode_ctrl_rfDest; // width = 5
uint8_t soc$nutcore$backend$wbu_io_in_bits_r_decode_ctrl_fuType; // width = 3
uint8_t soc$nutcore$backend$wbu_io_in_bits_r_decode_cf_redirect_valid; // width = 1
uint64_t soc$nutcore$backend$wbu_io_in_bits_r_decode_cf_redirect_target; // width = 39
uint64_t soc$nutcore$backend$wbu_io_in_bits_r_decode_cf_pc; // width = 39
uint64_t soc$nutcore$backend$wbu_io_in_bits_r_decode_cf_instr; // width = 64
uint64_t soc$nutcore$backend$wbu_io_in_bits_r_commits_4; // width = 64
uint64_t soc$nutcore$backend$wbu_io_in_bits_r_commits_3; // width = 64
uint64_t soc$nutcore$backend$wbu_io_in_bits_r_commits_2; // width = 64
uint64_t soc$nutcore$backend$wbu_io_in_bits_r_commits_1; // width = 64
uint64_t soc$nutcore$backend$wbu_io_in_bits_r_commits_0; // width = 64
uint64_t soc$nutcore$backend$wbu$_GEN_4; // width = 64
uint64_t soc$nutcore$backend$wbu$c; // width = 64
uint8_t soc$nutcore$backend$valid_1; // width = 1
uint8_t soc$nutcore$backend$wbu$_io_wb_rfWen_T; // width = 1
uint8_t soc$nutcore$backend$wbu$_io_redirect_valid_T; // width = 1
uint8_t soc$nutcore$frontend$ifu$_io_flushVec_T; // width = 4
uint8_t soc$nutcore$_io_imem_T; // width = 1
uint8_t soc$nutcore$_io_imem_T_3; // width = 2
uint8_t soc$nutcore$io_imem_cache$_s3_io_flush_T; // width = 1
uint8_t soc$nutcore$_backend_io_flush_T; // width = 2
uint8_t soc$nutcore$backend$_exu_io_flush_T; // width = 1
uint8_t soc$nutcore$backend$exu$_fuValids_4_T_2; // width = 1
uint8_t soc$nutcore$_T; // width = 1
uint8_t soc$nutcore$frontend$ibf$_T_9; // width = 1
uint64_t soc$nutcore$frontend$ifu$npc; // width = 39
uint8_t soc$nutcore$itlb$tlbExec$isFlush; // width = 1
uint8_t soc$nutcore$itlb$tlbExec$_io_mem_req_valid_T_4; // width = 1
uint8_t soc$nutcore$frontend$ifu$_io_imem_resp_ready_T_1; // width = 1
uint8_t soc$nutcore$io_imem_cache$s3$_respToL1Last_T_6; // width = 1
uint8_t soc$nutcore$io_imem_cache$s3$_respToL1Fire_T; // width = 1
uint8_t soc$nutcore$io_imem_cache$s3$_io_in_ready_T_5; // width = 1
uint8_t soc$nutcore$io_imem_cache$s2$_io_in_ready_T_2; // width = 1
uint8_t soc$nutcore$io_imem_cache$_s3_io_in_bits_T; // width = 1
uint8_t soc$nutcore$frontend$ifu$_brIdx_T_1; // width = 4
uint128_t soc$nutcore$frontend$ifu$x6; // width = 82
uint128_t soc$nutcore$frontend$io_imem_req_bits_user; // width = 87
uint8_t soc$nutcore$backend$valid; // width = 1
uint64_t soc$nutcore$backend$isu$c; // width = 64
uint32_t soc$nutcore$backend$isu$busy; // width = 32
uint64_t soc$nutcore$backend$exu_io_in_bits_r_data_src2; // width = 64
uint16_t soc$nutcore$backend$exu$csr$io_in_bits_src2; // width = 12
uint64_t soc$nutcore$backend$exu_io_in_bits_r_data_src1; // width = 64
uint32_t soc$nutcore$backend$exu$mdu$_div_io_in_bits_0_T_4; // width = 32
uint64_t soc$nutcore$backend$exu$alu$xorRes; // width = 64
uint64_t soc$nutcore$backend$exu_io_in_bits_r_data_imm; // width = 64
uint8_t soc$nutcore$backend$exu_io_in_bits_r_ctrl_rfWen; // width = 1
uint8_t soc$nutcore$backend$isu$forwardRfWen; // width = 1
uint8_t soc$nutcore$backend$exu_io_in_bits_r_ctrl_rfDest; // width = 5
uint8_t soc$nutcore$backend$isu$src2DependEX; // width = 1
uint8_t soc$nutcore$backend$isu$src1DependEX; // width = 1
uint8_t soc$nutcore$backend$exu_io_in_bits_r_ctrl_isNutCoreTrap; // width = 1
uint8_t soc$nutcore$backend$exu$_nutcoretrap_T; // width = 1
uint8_t soc$nutcore$backend$exu_io_in_bits_r_ctrl_fuType; // width = 3
uint8_t soc$nutcore$backend$isu$dontForward1; // width = 1
uint8_t soc$nutcore$backend$isu$src2Forward; // width = 1
uint8_t soc$nutcore$backend$isu$src2ForwardNextCycle; // width = 1
uint8_t soc$nutcore$backend$isu$src1Forward; // width = 1
uint8_t soc$nutcore$backend$isu$src1ForwardNextCycle; // width = 1
uint8_t soc$nutcore$backend$isu$_io_out_valid_T_1; // width = 1
uint8_t soc$nutcore$backend$exu$_fuValids_4_T_3; // width = 1
uint8_t soc$nutcore$backend$exu$_fuValids_3_T_3; // width = 1
uint8_t soc$nutcore$backend$exu$_fuValids_2_T_3; // width = 1
uint8_t soc$nutcore$backend$exu$_fuValids_1_T_3; // width = 1
uint8_t soc$nutcore$backend$exu$_fuValids_0_T_3; // width = 1
uint8_t soc$nutcore$backend$exu_io_in_bits_r_ctrl_fuOpType; // width = 7
uint8_t soc$nutcore$backend$exu$mdu$io_in_bits_func; // width = 4
uint8_t soc$nutcore$backend$exu$mdu$isW; // width = 1
uint8_t soc$nutcore$backend$exu$mdu$isDiv; // width = 1
uint8_t soc$nutcore$backend$exu$mdu$_mul_io_in_bits_1_T; // width = 2
uint8_t soc$nutcore$backend$exu$mdu$isDivSign; // width = 1
uint8_t soc$nutcore$backend$exu$lsu$atomALU$isAdderSub; // width = 1
uint8_t soc$nutcore$backend$exu$isBru; // width = 1
uint8_t soc$nutcore$backend$exu$csr$_isUret_T_1; // width = 1
uint8_t soc$nutcore$backend$exu$alu$isBranch; // width = 1
uint8_t soc$nutcore$backend$exu$mdu$isDivReg_REG$NEXT; // width = 1
uint8_t soc$nutcore$backend$exu$alu$REG_fuOpType$NEXT; // width = 7
uint8_t soc$nutcore$backend$exu$alu$REG_btbType$NEXT; // width = 2
uint8_t soc$nutcore$backend$exu$mou$flushTLB; // width = 1
uint8_t soc$nutcore$backend$exu$mou$flushICache; // width = 1
uint8_t soc$nutcore$backend$exu$mdu$_mul_io_in_valid_T_1; // width = 1
uint64_t soc$nutcore$backend$exu$mdu$_div_io_in_bits_1_T_7; // width = 64
uint8_t soc$nutcore$backend$exu$mdu$div$divBy0; // width = 1
uint8_t soc$nutcore$backend$exu$csr$_isEcall_T_2; // width = 1
uint128_t soc$nutcore$backend$exu$mdu$mul$mulRes_REG_1$NEXT; // width = 65
uint8_t soc$nutcore$backend$exu$mdu$div$bSign; // width = 1
uint64_t soc$nutcore$backend$exu$mdu$_div_io_in_bits_0_T_7; // width = 64
uint128_t soc$nutcore$backend$exu$mdu$mul$mulRes_REG$NEXT; // width = 65
uint8_t soc$nutcore$backend$exu$mdu$div$aSign; // width = 1
uint8_t soc$nutcore$backend$exu$lsu$scReq; // width = 1
uint8_t soc$nutcore$backend$exu$lsu$lrReq; // width = 1
uint8_t soc$nutcore$backend$exu$lsu$atomReq; // width = 1
uint8_t soc$nutcore$backend$exu$lsu$amoReq; // width = 1
uint8_t soc$nutcore$backend$exu$lsu$lsExecUnit$_io_loadAddrMisaligned_T_2; // width = 1
uint8_t soc$nutcore$backend$exu$lsu$_T_8; // width = 1
uint8_t soc$nutcore$backend$exu$alu$_wrong_T; // width = 1
uint8_t soc$nutcore$backend$exu$alu$REG_valid$NEXT; // width = 1
uint128_t soc$nutcore$backend$exu$alu$_adderRes_T_4; // width = 65
uint8_t soc$nutcore$backend$exu$alu$sltu; // width = 1
uint8_t soc$nutcore$backend$exu$alu$slt; // width = 1
uint8_t soc$nutcore$backend$exu$alu$taken; // width = 1
uint8_t soc$nutcore$backend$exu$alu$REG_actualTaken$NEXT; // width = 1
uint64_t soc$nutcore$backend$exu_io_in_bits_r_cf_pnpc; // width = 39
uint64_t soc$nutcore$backend$exu_io_in_bits_r_cf_pc; // width = 39
uint64_t soc$nutcore$backend$exu$mou$_io_redirect_target_T; // width = 39
uint64_t soc$nutcore$backend$exu$csr$_sepc_T_6; // width = 64
uint64_t soc$nutcore$backend$exu$csr$_tval_T; // width = 39
uint8_t soc$nutcore$backend$exu$alu$_T_98; // width = 3
uint64_t soc$nutcore$backend$exu$alu$REG_pc$NEXT; // width = 39
uint64_t soc$nutcore$backend$exu$alu$_target_T_2; // width = 39
uint64_t soc$nutcore$backend$exu$alu$REG_actualTarget$NEXT; // width = 39
uint8_t soc$nutcore$backend$exu_io_in_bits_r_cf_intrVec_9; // width = 1
uint8_t soc$nutcore$backend$exu_io_in_bits_r_cf_intrVec_8; // width = 1
uint8_t soc$nutcore$backend$exu_io_in_bits_r_cf_intrVec_7; // width = 1
uint8_t soc$nutcore$backend$exu_io_in_bits_r_cf_intrVec_6; // width = 1
uint8_t soc$nutcore$backend$exu_io_in_bits_r_cf_intrVec_5; // width = 1
uint8_t soc$nutcore$backend$exu_io_in_bits_r_cf_intrVec_4; // width = 1
uint8_t soc$nutcore$backend$exu_io_in_bits_r_cf_intrVec_3; // width = 1
uint8_t soc$nutcore$backend$exu_io_in_bits_r_cf_intrVec_2; // width = 1
uint8_t soc$nutcore$backend$exu_io_in_bits_r_cf_intrVec_11; // width = 1
uint8_t soc$nutcore$backend$exu_io_in_bits_r_cf_intrVec_10; // width = 1
uint8_t soc$nutcore$backend$exu_io_in_bits_r_cf_intrVec_1; // width = 1
uint8_t soc$nutcore$backend$exu_io_in_bits_r_cf_intrVec_0; // width = 1
uint8_t soc$nutcore$backend$exu$csr$raiseIntr; // width = 1
uint8_t soc$nutcore$backend$exu$csr$intrNO; // width = 4
uint64_t soc$nutcore$backend$exu_io_in_bits_r_cf_instr; // width = 64
uint8_t soc$nutcore$backend$exu$lsu$funct3; // width = 1
uint8_t soc$nutcore$backend$exu$alu$isRVC; // width = 1
uint8_t soc$nutcore$backend$exu$alu$_io_out_bits_T; // width = 1
uint8_t soc$nutcore$backend$exu$alu$REG_isRVC$NEXT; // width = 1
uint64_t soc$nutcore$backend$exu$alu$_io_redirect_target_T_7; // width = 39
uint64_t soc$nutcore$backend$exu$alu$_io_out_bits_T_12; // width = 64
uint8_t soc$nutcore$backend$exu$alu$_T_6; // width = 1
uint8_t soc$nutcore$backend$exu_io_in_bits_r_cf_exceptionVec_9; // width = 1
uint8_t soc$nutcore$backend$exu_io_in_bits_r_cf_exceptionVec_8; // width = 1
uint8_t soc$nutcore$backend$exu_io_in_bits_r_cf_exceptionVec_7; // width = 1
uint8_t soc$nutcore$backend$exu_io_in_bits_r_cf_exceptionVec_5; // width = 1
uint8_t soc$nutcore$backend$exu_io_in_bits_r_cf_exceptionVec_3; // width = 1
uint8_t soc$nutcore$backend$exu_io_in_bits_r_cf_exceptionVec_2; // width = 1
uint8_t soc$nutcore$backend$exu_io_in_bits_r_cf_exceptionVec_15; // width = 1
uint8_t soc$nutcore$backend$exu_io_in_bits_r_cf_exceptionVec_14; // width = 1
uint8_t soc$nutcore$backend$exu_io_in_bits_r_cf_exceptionVec_13; // width = 1
uint8_t soc$nutcore$backend$exu_io_in_bits_r_cf_exceptionVec_12; // width = 1
uint8_t soc$nutcore$backend$exu$csr$_hasInstrPageFault_T; // width = 1
uint8_t soc$nutcore$backend$exu$csr$_tvalWen_T_1; // width = 1
uint8_t soc$nutcore$backend$exu_io_in_bits_r_cf_exceptionVec_11; // width = 1
uint8_t soc$nutcore$backend$exu_io_in_bits_r_cf_exceptionVec_10; // width = 1
uint8_t soc$nutcore$backend$exu_io_in_bits_r_cf_exceptionVec_1; // width = 1
uint8_t soc$nutcore$backend$exu_io_in_bits_r_cf_exceptionVec_0; // width = 1
uint8_t soc$nutcore$backend$exu_io_in_bits_r_cf_crossPageIPFFix; // width = 1
uint64_t soc$nutcore$backend$exu$csr$tval; // width = 64
uint8_t soc$nutcore$backend$exu_io_in_bits_r_cf_brIdx; // width = 1
uint8_t soc$nutcore$backend$exu$alu$predictWrong; // width = 1
uint8_t soc$nutcore$backend$exu$alu$REG_isMissPredict$NEXT; // width = 1
uint8_t soc$nutcore$backend$exu$alu$wrong; // width = 1
uint8_t soc$nutcore$backend$exu$alu$right; // width = 1
uint8_t soc$nutcore$backend$exu$alu$_T_97; // width = 1
uint64_t soc$nutcore$backend$exu$mou$c_1; // width = 64
uint64_t soc$nutcore$backend$exu$mou$c; // width = 64
uint8_t soc$nutcore$backend$exu$mdu$mul$io_out_valid_REG_3; // width = 1
uint8_t soc$nutcore$backend$exu$mdu$mul$busy; // width = 1
uint8_t soc$nutcore$backend$exu$mdu$mul$_io_in_ready_T; // width = 1
uint8_t soc$nutcore$backend$exu$mdu$div$state; // width = 3
uint8_t soc$nutcore$backend$exu$mdu$div$_newReq_T; // width = 1
uint8_t soc$nutcore$backend$exu$mdu$div$_T_6; // width = 1
uint8_t soc$nutcore$backend$exu$mdu$div$_T_5; // width = 1
uint8_t soc$nutcore$backend$exu$mdu$div$_T_4; // width = 1
uint8_t soc$nutcore$backend$exu$mdu$div$newReq; // width = 1
uint8_t soc$nutcore$backend$exu$mdu$isDivReg_REG; // width = 1
uint8_t soc$nutcore$backend$exu$mdu$_io_out_valid_T; // width = 1
uint256_t soc$nutcore$backend$exu$mdu$div$shiftReg; // width = 129
uint64_t soc$nutcore$backend$exu$mdu$div$lo; // width = 64
uint128_t soc$nutcore$backend$exu$mdu$div$hi; // width = 65
uint8_t soc$nutcore$backend$exu$mdu$div$qSignReg; // width = 1
uint8_t soc$nutcore$backend$exu$mdu$div$cnt_value; // width = 6
uint64_t soc$nutcore$backend$exu$mdu$div$bReg; // width = 64
uint128_t soc$nutcore$backend$exu$mdu$div$aValx2Reg; // width = 65
uint8_t soc$nutcore$backend$exu$mdu$div$aSignReg; // width = 1
uint64_t soc$nutcore$backend$exu$mdu$c; // width = 64
uint8_t soc$nutcore$backend$exu$lsu$state; // width = 3
uint8_t soc$nutcore$backend$exu$lsu$_T_40; // width = 1
uint8_t soc$nutcore$backend$exu$lsu$_T_33; // width = 1
uint8_t soc$nutcore$backend$exu$lsu$_T_26; // width = 1
uint8_t soc$nutcore$backend$exu$lsu$_T_20; // width = 1
uint8_t soc$nutcore$backend$exu$lsu$_T_13; // width = 1
uint8_t soc$nutcore$backend$exu$lsu$_T_1; // width = 1
uint8_t soc$nutcore$backend$exu$lsu$_T; // width = 1
uint8_t soc$nutcore$backend$exu$lsu$_GEN_65; // width = 7
uint8_t soc$nutcore$backend$exu$lsu$lsExecUnit$size; // width = 2
uint8_t soc$nutcore$backend$exu$lsu$lsExecUnit$io__dmem_req_bits_size; // width = 3
uint64_t soc$nutcore$backend$exu$lsu$_GEN_64; // width = 64
uint64_t soc$nutcore$backend$exu$lsu$lsExecUnit$reqAddr; // width = 39
uint8_t soc$nutcore$dtlb$_mdTLB_io_rindex_T_1; // width = 4
uint8_t soc$nutcore$backend$exu$lsu$lsExecUnit$addrLatch$NEXT; // width = 3
uint8_t soc$nutcore$backend$exu$lsu$lsExecUnit$reqWmask; // width = 8
uint8_t soc$nutcore$backend$exu$lsu$lsExecUnit$_addrAligned_T_17; // width = 1
uint8_t soc$nutcore$backend$exu$lsu$_GEN_62; // width = 1
uint8_t soc$nutcore$backend$exu$lsu$lsExecUnit$isStore; // width = 1
uint8_t soc$nutcore$backend$exu$lsu$lsExecUnit$io__dmem_req_bits_cmd; // width = 4
uint8_t soc$nutcore$backend$exu$lsu$lsExecUnit$partialLoad; // width = 1
uint8_t soc$nutcore$backend$exu$lsu$lsExecUnit$_io_storeAddrMisaligned_T_3; // width = 1
uint8_t soc$nutcore$backend$exu$lsu$lsExecUnit$_io_loadAddrMisaligned_T_5; // width = 1
uint8_t soc$nutcore$backend$exu$lsu$lsExecUnit$_T_43; // width = 1
uint8_t soc$nutcore$backend$exu$lsu$_T_48; // width = 1
uint8_t soc$nutcore$backend$exu$csr$tvalWen; // width = 1
uint8_t soc$nutcore$backend$exu$lsu$mmioReg; // width = 1
uint8_t soc$nutcore$backend$exu$lsu$lsExecUnit$state; // width = 2
uint8_t soc$nutcore$backend$exu$lsu$lsExecUnit$_io_dmem_req_valid_T_5; // width = 1
uint8_t soc$nutcore$backend$exu$lsu$lsExecUnit$r_1; // width = 1
uint8_t soc$nutcore$backend$exu$lsu$lsExecUnit$r; // width = 1
uint64_t soc$nutcore$backend$exu$lsu$lsExecUnit$c_4; // width = 64
uint64_t soc$nutcore$backend$exu$lsu$lsExecUnit$c_3; // width = 64
uint64_t soc$nutcore$backend$exu$lsu$lsExecUnit$c_2; // width = 64
uint64_t soc$nutcore$backend$exu$lsu$lsExecUnit$c_1; // width = 64
uint64_t soc$nutcore$backend$exu$lsu$lsExecUnit$c; // width = 64
uint64_t soc$nutcore$backend$exu$lsu$lsExecUnit$rdataLatch; // width = 64
uint8_t soc$nutcore$backend$exu$lsu$lsExecUnit$addrLatch; // width = 3
uint64_t soc$nutcore$backend$exu$lsu$lsExecUnit$_io_out_bits_T_1; // width = 64
uint64_t soc$nutcore$backend$exu$lsu$c_5; // width = 64
uint64_t soc$nutcore$backend$exu$lsu$c_4; // width = 64
uint64_t soc$nutcore$backend$exu$lsu$c_3; // width = 64
uint64_t soc$nutcore$backend$exu$lsu$c_2; // width = 64
uint64_t soc$nutcore$backend$exu$lsu$c_1; // width = 64
uint64_t soc$nutcore$backend$exu$lsu$c; // width = 64
uint64_t soc$nutcore$backend$exu$lsu$atomRegReg; // width = 64
uint64_t soc$nutcore$backend$exu$lsu$atomMemReg; // width = 64
uint64_t soc$nutcore$backend$exu$lsu$atomALU$_io_result_T_5; // width = 64
uint64_t soc$nutcore$backend$exu$lsu$_GEN_66; // width = 64
uint64_t soc$nutcore$backend$exu$lsu$lsExecUnit$_reqWdata_T_19; // width = 64
uint64_t soc$nutcore$backend$exu$csr$uepc; // width = 39
uint64_t soc$nutcore$backend$exu$csr$uepc$NEXT; // width = 39
uint64_t soc$nutcore$backend$exu$csr$stvec; // width = 64
uint64_t soc$nutcore$backend$exu$csr$stval; // width = 64
uint64_t soc$nutcore$backend$exu$csr$sscratch; // width = 64
uint64_t soc$nutcore$backend$exu$csr$sepc; // width = 64
uint64_t soc$nutcore$backend$exu$csr$scounteren; // width = 64
uint64_t soc$nutcore$backend$exu$csr$scause; // width = 64
uint64_t soc$nutcore$backend$exu$csr$satp; // width = 64
uint64_t soc$nutcore$itlb$tlbExec$io_satp; // width = 60
uint16_t soc$nutcore$itlb$tlbExec$_satp_T_2; // width = 16
uint8_t soc$nutcore$itlb$tlbExec$hitVec; // width = 4
uint8_t soc$nutcore$itlb$tlbExec$miss; // width = 1
uint8_t soc$nutcore$itlb$tlbExec$hit; // width = 1
uint8_t soc$nutcore$itlb$tlbExec$_T_8; // width = 1
uint8_t soc$nutcore$itlb$tlbExec$waymask; // width = 4
uint8_t soc$nutcore$itlb$tlbExec$REG_2$NEXT; // width = 4
uint128_t soc$nutcore$itlb$tlbExec$_hitMeta_T_12; // width = 69
uint32_t soc$nutcore$itlb$tlbExec$_hitMeta_T_14; // width = 18
uint8_t soc$nutcore$itlb$tlbExec$_hitFlag_T_7; // width = 1
uint8_t soc$nutcore$itlb$tlbExec$_hitFlag_T_6; // width = 1
uint8_t soc$nutcore$itlb$tlbExec$_hitFlag_T_5; // width = 1
uint8_t soc$nutcore$itlb$tlbExec$_hitFlag_T_4; // width = 1
uint8_t soc$nutcore$itlb$tlbExec$_hitFlag_T_3; // width = 1
uint8_t soc$nutcore$itlb$tlbExec$_hitFlag_T_2; // width = 1
uint8_t soc$nutcore$itlb$tlbExec$_hitFlag_T_1; // width = 1
uint8_t soc$nutcore$itlb$tlbExec$_hitFlag_T; // width = 1
uint64_t soc$nutcore$itlb$tlbExec$_hitData_T_10; // width = 52
uint32_t soc$nutcore$itlb$tlbExec$_hitData_T_14; // width = 20
uint8_t soc$nutcore$itlb$tlbExec$_hitWB_T_4; // width = 1
uint8_t soc$nutcore$itlb$tlbExec$hitRefillFlag; // width = 8
uint32_t soc$nutcore$itlb$tlbExec$_io_out_bits_addr_T_27; // width = 32
uint8_t soc$nutcore$dtlb$tlbExec$hitVec; // width = 4
uint8_t soc$nutcore$dtlb$tlbExec$miss; // width = 1
uint8_t soc$nutcore$dtlb$tlbExec$hit; // width = 1
uint8_t soc$nutcore$dtlb$tlbExec$waymask; // width = 4
uint8_t soc$nutcore$dtlb$tlbExec$REG_2$NEXT; // width = 4
uint128_t soc$nutcore$dtlb$tlbExec$_hitMeta_T_12; // width = 69
uint32_t soc$nutcore$dtlb$tlbExec$_hitMeta_T_14; // width = 18
uint8_t soc$nutcore$dtlb$tlbExec$_hitFlag_T_7; // width = 1
uint8_t soc$nutcore$dtlb$tlbExec$_hitFlag_T_6; // width = 1
uint8_t soc$nutcore$dtlb$tlbExec$_hitFlag_T_5; // width = 1
uint8_t soc$nutcore$dtlb$tlbExec$_hitFlag_T_4; // width = 1
uint8_t soc$nutcore$dtlb$tlbExec$_hitFlag_T_3; // width = 1
uint8_t soc$nutcore$dtlb$tlbExec$_hitFlag_T_2; // width = 1
uint8_t soc$nutcore$dtlb$tlbExec$_hitFlag_T_1; // width = 1
uint8_t soc$nutcore$dtlb$tlbExec$_hitFlag_T; // width = 1
uint64_t soc$nutcore$dtlb$tlbExec$_hitData_T_10; // width = 52
uint32_t soc$nutcore$dtlb$tlbExec$_hitData_T_14; // width = 20
uint8_t soc$nutcore$dtlb$tlbExec$_hitWB_T_4; // width = 1
uint8_t soc$nutcore$dtlb$tlbExec$hitRefillFlag; // width = 8
uint32_t soc$nutcore$dtlb$tlbExec$_io_out_bits_addr_T_27; // width = 32
uint8_t soc$nutcore$backend$exu$csr$priviledgeMode; // width = 2
uint8_t soc$nutcore$itlb$tlbExec$_permCheck_T_5; // width = 1
uint8_t soc$nutcore$itlb$_vmEnable_T_5; // width = 1
uint8_t soc$nutcore$backend$exu$csr$_intrVecEnable_9_T_4; // width = 1
uint8_t soc$nutcore$itlb$vmEnable; // width = 1
uint8_t soc$nutcore$itlb$_T_2; // width = 1
uint64_t soc$nutcore$itlb$_GEN_20; // width = 64
uint8_t soc$nutcore$itlb$_GEN_18; // width = 4
uint8_t soc$nutcore$io_imem_cache$s1$_T_2; // width = 1
uint32_t soc$nutcore$itlb$_GEN_16; // width = 32
uint8_t soc$nutcore$io_imem_cache$s1$_T_18; // width = 7
uint64_t soc$nutcore$backend$exu$csr$pmpcfg3; // width = 64
uint64_t soc$nutcore$backend$exu$csr$pmpcfg2; // width = 64
uint64_t soc$nutcore$backend$exu$csr$pmpcfg1; // width = 64
uint64_t soc$nutcore$backend$exu$csr$pmpcfg0; // width = 64
uint64_t soc$nutcore$backend$exu$csr$pmpaddr3; // width = 64
uint64_t soc$nutcore$backend$exu$csr$pmpaddr2; // width = 64
uint64_t soc$nutcore$backend$exu$csr$pmpaddr1; // width = 64
uint64_t soc$nutcore$backend$exu$csr$pmpaddr0; // width = 64
uint64_t soc$nutcore$backend$exu$csr$perfCnts_99; // width = 64
uint64_t soc$nutcore$backend$exu$csr$perfCnts_98; // width = 64
uint64_t soc$nutcore$backend$exu$csr$perfCnts_97; // width = 64
uint64_t soc$nutcore$backend$exu$csr$perfCnts_96; // width = 64
uint64_t soc$nutcore$backend$exu$csr$perfCnts_95; // width = 64
uint64_t soc$nutcore$backend$exu$csr$perfCnts_94; // width = 64
uint64_t soc$nutcore$backend$exu$csr$perfCnts_93; // width = 64
uint64_t soc$nutcore$backend$exu$csr$perfCnts_92; // width = 64
uint64_t soc$nutcore$backend$exu$csr$perfCnts_91; // width = 64
uint64_t soc$nutcore$backend$exu$csr$perfCnts_90; // width = 64
uint64_t soc$nutcore$backend$exu$csr$perfCnts_9; // width = 64
uint64_t soc$nutcore$backend$exu$csr$perfCnts_89; // width = 64
uint64_t soc$nutcore$backend$exu$csr$perfCnts_88; // width = 64
uint64_t soc$nutcore$backend$exu$csr$perfCnts_87; // width = 64
uint64_t soc$nutcore$backend$exu$csr$perfCnts_86; // width = 64
uint64_t soc$nutcore$backend$exu$csr$perfCnts_85; // width = 64
uint64_t soc$nutcore$backend$exu$csr$perfCnts_84; // width = 64
uint64_t soc$nutcore$backend$exu$csr$perfCnts_83; // width = 64
uint64_t soc$nutcore$backend$exu$csr$perfCnts_82; // width = 64
uint64_t soc$nutcore$backend$exu$csr$perfCnts_81; // width = 64
uint64_t soc$nutcore$backend$exu$csr$perfCnts_80; // width = 64
uint64_t soc$nutcore$backend$exu$csr$perfCnts_8; // width = 64
uint64_t soc$nutcore$backend$exu$csr$perfCnts_79; // width = 64
uint64_t soc$nutcore$backend$exu$csr$perfCnts_78; // width = 64
uint64_t soc$nutcore$backend$exu$csr$perfCnts_77; // width = 64
uint64_t soc$nutcore$backend$exu$csr$perfCnts_76; // width = 64
uint64_t soc$nutcore$backend$exu$csr$perfCnts_75; // width = 64
uint64_t soc$nutcore$backend$exu$csr$perfCnts_74; // width = 64
uint64_t soc$nutcore$backend$exu$csr$perfCnts_73; // width = 64
uint64_t soc$nutcore$backend$exu$csr$perfCnts_72; // width = 64
uint64_t soc$nutcore$backend$exu$csr$perfCnts_71; // width = 64
uint64_t soc$nutcore$backend$exu$csr$perfCnts_70; // width = 64
uint64_t soc$nutcore$backend$exu$csr$perfCnts_7; // width = 64
uint64_t soc$nutcore$backend$exu$csr$perfCnts_69; // width = 64
uint64_t soc$nutcore$backend$exu$csr$perfCnts_68; // width = 64
uint64_t soc$nutcore$backend$exu$csr$perfCnts_67; // width = 64
uint64_t soc$nutcore$backend$exu$csr$perfCnts_66; // width = 64
uint64_t soc$nutcore$backend$exu$csr$perfCnts_65; // width = 64
uint64_t soc$nutcore$backend$exu$csr$perfCnts_64; // width = 64
uint64_t soc$nutcore$backend$exu$csr$perfCnts_63; // width = 64
uint64_t soc$nutcore$backend$exu$csr$perfCnts_62; // width = 64
uint64_t soc$nutcore$backend$exu$csr$perfCnts_61; // width = 64
uint64_t soc$nutcore$backend$exu$csr$perfCnts_60; // width = 64
uint64_t soc$nutcore$backend$exu$csr$perfCnts_6; // width = 64
uint64_t soc$nutcore$backend$exu$csr$perfCnts_59; // width = 64
uint64_t soc$nutcore$backend$exu$csr$perfCnts_58; // width = 64
uint64_t soc$nutcore$backend$exu$csr$perfCnts_57; // width = 64
uint64_t soc$nutcore$backend$exu$csr$perfCnts_56; // width = 64
uint64_t soc$nutcore$backend$exu$csr$perfCnts_55; // width = 64
uint64_t soc$nutcore$backend$exu$csr$perfCnts_54; // width = 64
uint64_t soc$nutcore$backend$exu$csr$perfCnts_53; // width = 64
uint64_t soc$nutcore$backend$exu$csr$perfCnts_52; // width = 64
uint64_t soc$nutcore$backend$exu$csr$perfCnts_51; // width = 64
uint64_t soc$nutcore$backend$exu$csr$perfCnts_50; // width = 64
uint64_t soc$nutcore$backend$exu$csr$perfCnts_5; // width = 64
uint64_t soc$nutcore$backend$exu$csr$perfCnts_49; // width = 64
uint64_t soc$nutcore$backend$exu$csr$perfCnts_48; // width = 64
uint64_t soc$nutcore$backend$exu$csr$perfCnts_47; // width = 64
uint64_t soc$nutcore$backend$exu$csr$perfCnts_46; // width = 64
uint64_t soc$nutcore$backend$exu$csr$perfCnts_45; // width = 64
uint64_t soc$nutcore$backend$exu$csr$perfCnts_44; // width = 64
uint64_t soc$nutcore$backend$exu$csr$perfCnts_43; // width = 64
uint64_t soc$nutcore$backend$exu$csr$perfCnts_42; // width = 64
uint64_t soc$nutcore$backend$exu$csr$perfCnts_41; // width = 64
uint64_t soc$nutcore$backend$exu$csr$perfCnts_40; // width = 64
uint64_t soc$nutcore$backend$exu$csr$perfCnts_4; // width = 64
uint64_t soc$nutcore$backend$exu$csr$perfCnts_39; // width = 64
uint64_t soc$nutcore$backend$exu$csr$perfCnts_38; // width = 64
uint64_t soc$nutcore$backend$exu$csr$perfCnts_37; // width = 64
uint64_t soc$nutcore$backend$exu$csr$perfCnts_36; // width = 64
uint64_t soc$nutcore$backend$exu$csr$perfCnts_35; // width = 64
uint64_t soc$nutcore$backend$exu$csr$perfCnts_34; // width = 64
uint64_t soc$nutcore$backend$exu$csr$perfCnts_33; // width = 64
uint64_t soc$nutcore$backend$exu$csr$perfCnts_32; // width = 64
uint64_t soc$nutcore$backend$exu$csr$perfCnts_31; // width = 64
uint64_t soc$nutcore$backend$exu$csr$perfCnts_30; // width = 64
uint64_t soc$nutcore$backend$exu$csr$perfCnts_3; // width = 64
uint64_t soc$nutcore$backend$exu$csr$perfCnts_29; // width = 64
uint64_t soc$nutcore$backend$exu$csr$perfCnts_28; // width = 64
uint64_t soc$nutcore$backend$exu$csr$perfCnts_27; // width = 64
uint64_t soc$nutcore$backend$exu$csr$perfCnts_26; // width = 64
uint64_t soc$nutcore$backend$exu$csr$perfCnts_25; // width = 64
uint64_t soc$nutcore$backend$exu$csr$perfCnts_24; // width = 64
uint64_t soc$nutcore$backend$exu$csr$perfCnts_23; // width = 64
uint64_t soc$nutcore$backend$exu$csr$perfCnts_22; // width = 64
uint64_t soc$nutcore$backend$exu$csr$perfCnts_21; // width = 64
uint64_t soc$nutcore$backend$exu$csr$perfCnts_20; // width = 64
uint64_t soc$nutcore$backend$exu$csr$perfCnts_2; // width = 64
uint64_t soc$nutcore$backend$exu$csr$perfCnts_19; // width = 64
uint64_t soc$nutcore$backend$exu$csr$perfCnts_18; // width = 64
uint64_t soc$nutcore$backend$exu$csr$perfCnts_17; // width = 64
uint64_t soc$nutcore$backend$exu$csr$perfCnts_16; // width = 64
uint64_t soc$nutcore$backend$exu$csr$perfCnts_15; // width = 64
uint64_t soc$nutcore$backend$exu$csr$perfCnts_14; // width = 64
uint64_t soc$nutcore$backend$exu$csr$perfCnts_13; // width = 64
uint64_t soc$nutcore$backend$exu$csr$perfCnts_127; // width = 64
uint64_t soc$nutcore$backend$exu$csr$perfCnts_126; // width = 64
uint64_t soc$nutcore$backend$exu$csr$perfCnts_125; // width = 64
uint64_t soc$nutcore$backend$exu$csr$perfCnts_124; // width = 64
uint64_t soc$nutcore$backend$exu$csr$perfCnts_123; // width = 64
uint64_t soc$nutcore$backend$exu$csr$perfCnts_122; // width = 64
uint64_t soc$nutcore$backend$exu$csr$perfCnts_121; // width = 64
uint64_t soc$nutcore$backend$exu$csr$perfCnts_120; // width = 64
uint64_t soc$nutcore$backend$exu$csr$perfCnts_12; // width = 64
uint64_t soc$nutcore$backend$exu$csr$perfCnts_119; // width = 64
uint64_t soc$nutcore$backend$exu$csr$perfCnts_118; // width = 64
uint64_t soc$nutcore$backend$exu$csr$perfCnts_117; // width = 64
uint64_t soc$nutcore$backend$exu$csr$perfCnts_116; // width = 64
uint64_t soc$nutcore$backend$exu$csr$perfCnts_115; // width = 64
uint64_t soc$nutcore$backend$exu$csr$perfCnts_114; // width = 64
uint64_t soc$nutcore$backend$exu$csr$perfCnts_113; // width = 64
uint64_t soc$nutcore$backend$exu$csr$perfCnts_112; // width = 64
uint64_t soc$nutcore$backend$exu$csr$perfCnts_111; // width = 64
uint64_t soc$nutcore$backend$exu$csr$perfCnts_110; // width = 64
uint64_t soc$nutcore$backend$exu$csr$perfCnts_11; // width = 64
uint64_t soc$nutcore$backend$exu$csr$perfCnts_109; // width = 64
uint64_t soc$nutcore$backend$exu$csr$perfCnts_108; // width = 64
uint64_t soc$nutcore$backend$exu$csr$perfCnts_107; // width = 64
uint64_t soc$nutcore$backend$exu$csr$perfCnts_106; // width = 64
uint64_t soc$nutcore$backend$exu$csr$perfCnts_105; // width = 64
uint64_t soc$nutcore$backend$exu$csr$perfCnts_104; // width = 64
uint64_t soc$nutcore$backend$exu$csr$perfCnts_103; // width = 64
uint64_t soc$nutcore$backend$exu$csr$perfCnts_102; // width = 64
uint64_t soc$nutcore$backend$exu$csr$perfCnts_100; // width = 64
uint64_t soc$nutcore$backend$exu$csr$perfCnts_10; // width = 64
uint64_t soc$nutcore$backend$exu$csr$perfCnts_1; // width = 64
uint64_t soc$nutcore$backend$exu$csr$perfCnts_0; // width = 64
uint64_t soc$nutcore$backend$exu$csr$mvendorid; // width = 64
uint64_t soc$nutcore$backend$exu$csr$mtvec; // width = 64
uint64_t soc$nutcore$backend$exu$csr$mtval; // width = 64
uint64_t soc$nutcore$backend$exu$csr$mstatus; // width = 64
uint32_t soc$nutcore$backend$exu$csr$_mstatusStruct_WIRE; // width = 20
uint8_t soc$nutcore$backend$exu$csr$_mstatusStruct_T_15; // width = 1
uint8_t soc$nutcore$backend$exu$csr$_mstatusStruct_T_14; // width = 1
uint16_t soc$nutcore$backend$exu$csr$_mstatusOld_WIRE_3; // width = 9
uint16_t soc$nutcore$backend$exu$csr$_mstatusOld_WIRE_1; // width = 13
uint8_t soc$nutcore$itlb$tlbExec$_T_38; // width = 1
uint8_t soc$nutcore$itlb$tlbExec$hitCheck; // width = 1
uint8_t soc$nutcore$itlb$tlbExec$hitExec; // width = 1
uint8_t soc$nutcore$itlb$tlbExec$_hitinstrPF_T_1; // width = 1
uint8_t soc$nutcore$itlb$tlbExec$_io_ipf_T; // width = 1
uint8_t soc$nutcore$itlb$_T_4; // width = 1
uint8_t soc$nutcore$itlb$_T_5; // width = 1
uint128_t soc$nutcore$itlb$_GEN_27; // width = 82
uint64_t soc$nutcore$frontend$ifu$_io_out_bits_pc_T; // width = 39
uint64_t soc$nutcore$itlb$_GEN_25; // width = 64
uint8_t soc$nutcore$itlb$tlbExec$_hitWB_T_7; // width = 1
uint8_t soc$nutcore$itlb$tlbExec$_io_out_valid_T_8; // width = 1
uint8_t soc$nutcore$itlb$_GEN_23; // width = 1
uint8_t soc$nutcore$io_imem_cache$s1$readBusValid; // width = 1
uint32_t soc$nutcore$itlb$tlbExec$_T_63; // width = 32
uint8_t soc$nutcore$itlb$tlbExec$_T_6; // width = 1
uint64_t soc$nutcore$itlb$tlbExec$_T_47; // width = 64
uint8_t soc$nutcore$backend$exu$csr$_io_dmemMMU_priviledgeMode_T_1; // width = 2
uint8_t soc$nutcore$dtlb$tlbExec$_T_48; // width = 1
uint8_t soc$nutcore$dtlb$tlbExec$hitCheck; // width = 1
uint8_t soc$nutcore$dtlb$tlbExec$hitStore; // width = 1
uint8_t soc$nutcore$dtlb$tlbExec$hitLoad; // width = 1
uint8_t soc$nutcore$dtlb$vmEnable; // width = 1
uint8_t soc$nutcore$frontend$idu$decoder1$_io_out_bits_cf_exceptionVec_1_T_2; // width = 1
uint8_t soc$nutcore$frontend$idu$decoder1$_io_out_bits_cf_exceptionVec_1_T_3; // width = 1
uint8_t soc$nutcore$_dataBuffer_T_cf_exceptionVec_1; // width = 1
uint32_t soc$nutcore$dtlb$_GEN_24; // width = 32
uint8_t soc$nutcore$dtlb$_GEN_22; // width = 1
uint8_t soc$nutcore$dmemXbar$inputArb$_GEN_26; // width = 2
uint64_t soc$nutcore$backend$exu$csr$mscratch; // width = 64
uint64_t soc$nutcore$backend$exu$csr$misa; // width = 64
uint16_t soc$nutcore$backend$exu$csr$mipReg; // width = 12
uint64_t soc$nutcore$backend$exu$csr$mimpid; // width = 64
uint64_t soc$nutcore$backend$exu$csr$mie; // width = 64
uint64_t soc$nutcore$backend$exu$csr$mideleg; // width = 64
uint16_t soc$nutcore$backend$exu$csr$sipMask; // width = 12
uint64_t soc$nutcore$backend$exu$csr$sieMask; // width = 64
uint64_t soc$nutcore$backend$exu$csr$mhartid; // width = 64
uint64_t soc$nutcore$backend$exu$csr$mepc; // width = 64
uint64_t soc$nutcore$backend$exu$csr$medeleg; // width = 64
uint64_t soc$nutcore$backend$exu$csr$mcounteren; // width = 64
uint64_t soc$nutcore$backend$exu$csr$mcause; // width = 64
uint64_t soc$nutcore$backend$exu$csr$marchid; // width = 64
uint64_t soc$nutcore$backend$exu$csr$lrAddr; // width = 64
uint8_t soc$nutcore$backend$exu$csr$lr; // width = 1
uint8_t soc$nutcore$backend$exu$lsu$scInvalid; // width = 1
uint64_t soc$nutcore$backend$exu$lsu$_io_out_bits_T_2; // width = 64
uint8_t soc$nutcore$backend$exu$csr$_T_1137; // width = 1
uint8_t soc$nutcore$backend$exu$csr$_T_1136; // width = 1
uint8_t soc$nutcore$backend$exu$csr$_T_1135; // width = 1
uint8_t soc$nutcore$backend$exu$csr$_csrExceptionVec_3_T; // width = 1
uint8_t soc$nutcore$backend$exu$csr$_csrExceptionVec_9_T_2; // width = 1
uint8_t soc$nutcore$backend$exu$csr$_csrExceptionVec_8_T_2; // width = 1
uint8_t soc$nutcore$backend$exu$csr$_csrExceptionVec_11_T_2; // width = 1
uint64_t soc$nutcore$backend$exu$csr$c_9; // width = 64
uint64_t soc$nutcore$backend$exu$csr$c_8; // width = 64
uint64_t soc$nutcore$backend$exu$csr$c_7; // width = 64
uint64_t soc$nutcore$backend$exu$csr$c_6; // width = 64
uint64_t soc$nutcore$backend$exu$csr$c_5; // width = 64
uint64_t soc$nutcore$backend$exu$csr$c_4; // width = 64
uint64_t soc$nutcore$backend$exu$csr$c_3; // width = 64
uint64_t soc$nutcore$backend$exu$csr$c_2; // width = 64
uint64_t soc$nutcore$backend$exu$csr$c_12; // width = 64
uint64_t soc$nutcore$backend$exu$csr$c_11; // width = 64
uint64_t soc$nutcore$backend$exu$csr$c_10; // width = 64
uint64_t soc$nutcore$backend$exu$csr$c_1; // width = 64
uint64_t soc$nutcore$backend$exu$csr$c; // width = 64
uint64_t soc$nutcore$backend$exu$c_1; // width = 64
uint64_t soc$nutcore$backend$exu$c; // width = 64
uint64_t soc$nutcore$backend$isu$_io_out_bits_data_src2_T_16; // width = 64
uint64_t soc$nutcore$backend$isu$_io_out_bits_data_src1_T_19; // width = 64
uint64_t soc$nutcore$backend$exu$alu$c_5; // width = 64
uint64_t soc$nutcore$backend$exu$alu$c_4; // width = 64
uint64_t soc$nutcore$backend$exu$alu$c_3; // width = 64
uint64_t soc$nutcore$backend$exu$alu$c_2; // width = 64
uint64_t soc$nutcore$backend$exu$alu$c_1; // width = 64
uint64_t soc$nutcore$backend$exu$alu$c; // width = 64
uint8_t soc$nutcore$backend$exu$alu$REG_valid; // width = 1
uint8_t soc$nutcore$frontend$ifu$bp1$reqLatch_valid$NEXT; // width = 1
uint64_t soc$nutcore$backend$exu$alu$REG_pc; // width = 39
uint16_t soc$nutcore$frontend$ifu$bp1$reqLatch_pc$NEXT; // width = 11
uint8_t soc$nutcore$frontend$ifu$bp1$cnt$NEXT; // width = 2
uint8_t soc$nutcore$backend$exu$alu$REG_isRVC; // width = 1
uint8_t soc$nutcore$backend$exu$alu$REG_isMissPredict; // width = 1
uint8_t soc$nutcore$frontend$ifu$bp1$btb$wen; // width = 1
uint8_t soc$nutcore$backend$exu$alu$REG_fuOpType; // width = 7
uint8_t soc$nutcore$frontend$ifu$bp1$_T_48; // width = 1
uint8_t soc$nutcore$frontend$ifu$bp1$reqLatch_fuOpType$NEXT; // width = 4
uint8_t soc$nutcore$backend$exu$alu$REG_btbType; // width = 2
uint64_t soc$nutcore$backend$exu$alu$REG_actualTarget; // width = 39
uint8_t soc$mmioXbar$state; // width = 2
uint8_t soc$mmioXbar$_io_out_2_req_valid_T_2; // width = 1
uint8_t soc$mmioXbar$_io_out_1_req_valid_T_2; // width = 1
uint8_t soc$mmioXbar$_io_out_0_req_valid_T_2; // width = 1
uint8_t mmio$xbar$reqInvalidAddr; // width = 1
uint8_t mmio$xbar$_T_3; // width = 1
uint8_t soc$plic_io_in_bridge$_toAXI4Lite_T_2; // width = 1
uint8_t soc$plic_io_in_bridge$_io_out_ar_valid_T_5; // width = 1
uint8_t soc$plic_io_in_bridge$_io_out_aw_valid_T_3; // width = 1
uint8_t soc$plic_io_in_bridge$_wSend_T_1; // width = 1
uint8_t soc$plic_io_in_bridge$_wSend_T_5; // width = 1
uint8_t soc$plic$_T_42; // width = 1
uint8_t soc$clint_io_in_bridge$_toAXI4Lite_T_2; // width = 1
uint8_t soc$clint_io_in_bridge$_io_out_ar_valid_T_5; // width = 1
uint8_t soc$mmioXbar$outSelRespVec_2; // width = 1
uint8_t soc$mmioXbar$_io_out_2_resp_ready_T_2; // width = 1
uint8_t soc$mmioXbar$outSelRespVec_1; // width = 1
uint8_t soc$mmioXbar$_io_out_1_resp_ready_T_2; // width = 1
uint8_t soc$plic$_io_in_ar_ready_T_1; // width = 1
uint8_t soc$plic_io_in_bridge$_io_in_req_ready_T_3; // width = 1
uint8_t soc$mmioXbar$outSelRespVec_0; // width = 1
uint8_t soc$mmioXbar$_io_out_0_resp_ready_T_2; // width = 1
uint64_t soc$mmioXbar$c_2; // width = 64
uint64_t soc$mmioXbar$c_1; // width = 64
uint64_t soc$mmioXbar$c; // width = 64
uint8_t soc$mem_l2cacheOut_cache$valid_1; // width = 1
uint8_t soc$mem_l2cacheOut_cache$valid; // width = 1
uint8_t soc$mem_l2cacheOut_cache$s3_io_in_bits_r_waymask; // width = 4
uint8_t soc$mem_l2cacheOut_cache$s3$_meta_T_3; // width = 1
uint8_t soc$mem_l2cacheOut_cache$s3$_meta_T_2; // width = 1
uint8_t soc$mem_l2cacheOut_cache$s3$_meta_T_1; // width = 1
uint8_t soc$mem_l2cacheOut_cache$s3$_meta_T; // width = 1
uint8_t soc$mem_l2cacheOut_cache$s3_io_in_bits_r_req_wmask; // width = 8
uint64_t soc$mem_l2cacheOut_cache$s3_io_in_bits_r_req_wdata; // width = 64
uint8_t soc$mem_l2cacheOut_cache$s3_io_in_bits_r_req_size; // width = 3
uint8_t soc$mem_l2cacheOut_cache$s3_io_in_bits_r_req_cmd; // width = 4
uint8_t soc$mem_l2cacheOut_cache$s3$_wordMask_T_1; // width = 1
uint8_t soc$mem_l2cacheOut_cache$s3$probe; // width = 1
uint32_t soc$mem_l2cacheOut_cache$s3_io_in_bits_r_req_addr; // width = 32
uint16_t soc$mem_l2cacheOut_cache$s3$_metaRefillWriteBus_T_7; // width = 9
uint32_t soc$mem_l2cacheOut_cache$s3$_addr_T_3; // width = 17
uint16_t soc$mem_l2cacheOut_cache$s3$_addr_T_2; // width = 9
uint8_t soc$mem_l2cacheOut_cache$s3$_addr_T_1; // width = 3
uint8_t soc$mem_l2cacheOut_cache$s3_io_in_bits_r_mmio; // width = 1
uint8_t soc$mem_l2cacheOut_cache$s3$mmio; // width = 1
uint8_t soc$mem_l2cacheOut_cache$s3_io_in_bits_r_metas_3_valid; // width = 1
uint32_t soc$mem_l2cacheOut_cache$s3_io_in_bits_r_metas_3_tag; // width = 17
uint8_t soc$mem_l2cacheOut_cache$s3_io_in_bits_r_metas_3_dirty; // width = 1
uint8_t soc$mem_l2cacheOut_cache$s3_io_in_bits_r_metas_2_valid; // width = 1
uint32_t soc$mem_l2cacheOut_cache$s3_io_in_bits_r_metas_2_tag; // width = 17
uint8_t soc$mem_l2cacheOut_cache$s3_io_in_bits_r_metas_2_dirty; // width = 1
uint8_t soc$mem_l2cacheOut_cache$s3_io_in_bits_r_metas_1_valid; // width = 1
uint32_t soc$mem_l2cacheOut_cache$s3_io_in_bits_r_metas_1_tag; // width = 17
uint8_t soc$mem_l2cacheOut_cache$s3_io_in_bits_r_metas_1_dirty; // width = 1
uint8_t soc$mem_l2cacheOut_cache$s3_io_in_bits_r_metas_0_valid; // width = 1
uint32_t soc$mem_l2cacheOut_cache$s3_io_in_bits_r_metas_0_tag; // width = 17
uint32_t soc$mem_l2cacheOut_cache$s3$_meta_T_24; // width = 17
uint8_t soc$mem_l2cacheOut_cache$s3_io_in_bits_r_metas_0_dirty; // width = 1
uint8_t soc$mem_l2cacheOut_cache$s3$_meta_T_10; // width = 1
uint8_t soc$mem_l2cacheOut_cache$s3_io_in_bits_r_isForwardData; // width = 1
uint8_t soc$mem_l2cacheOut_cache$s3_io_in_bits_r_hit; // width = 1
uint8_t soc$mem_l2cacheOut_cache$s3$hit; // width = 1
uint8_t soc$mem_l2cacheOut_cache$s3$miss; // width = 1
uint8_t soc$mem_l2cacheOut_cache$s3$hitWrite; // width = 1
uint8_t soc$mem_l2cacheOut_cache$s3$hitReadBurst; // width = 1
uint8_t soc$mem_l2cacheOut_cache$s3$metaHitWriteBus_x5; // width = 1
uint8_t soc$mem_l2cacheOut_cache$s3$metaWriteArb$_GEN_5; // width = 4
uint32_t soc$mem_l2cacheOut_cache$s3$metaWriteArb$_GEN_2; // width = 17
uint16_t soc$mem_l2cacheOut_cache$s3$metaWriteArb$_GEN_1; // width = 9
uint8_t soc$mem_l2cacheOut_cache$s3$dataWriteArb$_GEN_3; // width = 4
uint8_t soc$mem_l2cacheOut_cache$s3$_T_1; // width = 1
uint8_t soc$mem_l2cacheOut_cache$s3_io_in_bits_r_forwardData_waymask; // width = 4
uint8_t soc$mem_l2cacheOut_cache$s3$useForwardData; // width = 1
uint64_t soc$mem_l2cacheOut_cache$s3_io_in_bits_r_forwardData_data_data; // width = 64
uint64_t soc$mem_l2cacheOut_cache$s3_io_in_bits_r_datas_3_data; // width = 64
uint64_t soc$mem_l2cacheOut_cache$s3_io_in_bits_r_datas_2_data; // width = 64
uint64_t soc$mem_l2cacheOut_cache$s3_io_in_bits_r_datas_1_data; // width = 64
uint64_t soc$mem_l2cacheOut_cache$s3_io_in_bits_r_datas_0_data; // width = 64
uint64_t soc$mem_l2cacheOut_cache$s3$_dataReadArray_T_10; // width = 64
uint64_t soc$mem_l2cacheOut_cache$s3$dataRead; // width = 64
uint8_t soc$mem_l2cacheOut_cache$s3$writeL2BeatCnt_value; // width = 3
uint16_t soc$mem_l2cacheOut_cache$s3$dataHitWriteBus_x3; // width = 12
uint8_t soc$mem_l2cacheOut_cache$s3$writeBeatCnt_value; // width = 3
uint8_t soc$mem_l2cacheOut_cache$s3$state2; // width = 2
uint8_t soc$mem_l2cacheOut_cache$s3$_respToL1Last_T_2; // width = 1
uint8_t soc$mem_l2cacheOut_cache$s3$_dataWay_T; // width = 1
uint8_t soc$mem_l2cacheOut_cache$s3$respToL1Fire; // width = 1
uint8_t soc$mem_l2cacheOut_cache$s3$state; // width = 4
uint8_t soc$mem_l2cacheOut_cache$s3$_respToL1Last_T_1; // width = 1
uint8_t soc$mem_l2cacheOut_cache$s3$_respToL1Last_T; // width = 1
uint8_t soc$mem_l2cacheOut_cache$s3$_readingFirst_T_3; // width = 1
uint8_t soc$mem_l2cacheOut_cache$s3$_T_58; // width = 1
uint8_t soc$mem_l2cacheOut_cache$s3$_T_54; // width = 1
uint8_t soc$mem_l2cacheOut_cache$s3$_T_52; // width = 1
uint8_t soc$mem_l2cacheOut_cache$s3$_T_44; // width = 1
uint8_t soc$mem_l2cacheOut_cache$s3$_T_42; // width = 1
uint8_t soc$mem_l2cacheOut_cache$s3$_T_40; // width = 1
uint8_t soc$mem_l2cacheOut_cache$s3$_T_34; // width = 1
uint8_t soc$mem_l2cacheOut_cache$s3$_respToL1Last_T_5; // width = 1
uint8_t soc$mem_l2cacheOut_cache$s3$_io_mem_req_valid_T_4; // width = 1
uint8_t soc$mem_l2cacheOut_cache$s3$_T_18; // width = 1
uint8_t soc$mem_l2cacheOut_cache$s3$_io_in_ready_T_7; // width = 1
uint8_t soc$mem_l2cacheOut_cache$s2$_io_in_ready_T_2; // width = 1
uint8_t soc$mem_l2cacheOut_cache$_s3_io_in_bits_T; // width = 1
uint8_t soc$mem_l2cacheOut_cache$s3$_io_cohResp_valid_T_5; // width = 1
uint8_t soc$mem_l2cacheOut_cache$s3$io_mem_req_bits_cmd; // width = 4
uint8_t soc$io_mem_bridge$_wen_T; // width = 1
uint8_t soc$io_mem_bridge$_io_out_w_bits_last_T_2; // width = 1
uint8_t soc$io_mem_bridge$io_out_ar_bits_len; // width = 8
uint8_t mem$_T_5; // width = 1
uint8_t mem$_T_14; // width = 1
uint8_t soc$io_mem_bridge$_io_out_ar_valid_T_5; // width = 1
uint32_t soc$mem_l2cacheOut_cache$s3$_T_32; // width = 32
uint8_t soc$mem_l2cacheOut_cache$s3$respToL1Last_c_value; // width = 3
uint8_t soc$mem_l2cacheOut_cache$s3$_GEN_17; // width = 1
uint8_t soc$mem_l2cacheOut_cache$s3$releaseLast_c_value; // width = 3
uint8_t soc$mem_l2cacheOut_cache$s3$_GEN_15; // width = 1
uint8_t soc$mem_l2cacheOut_cache$s3$readBeatCnt_value; // width = 3
uint16_t soc$mem_l2cacheOut_cache$s3$dataWriteArb$_GEN_1; // width = 12
uint8_t soc$mem_l2cacheOut_cache$s3$needFlush; // width = 1
uint32_t mem$wrapAddr; // width = 27
uint64_t soc$mem_l2cacheOut_cache$s3$inRdataRegDemand; // width = 64
uint64_t soc$mem_l2cacheOut_cache$s3$dataWay_3_data; // width = 64
uint64_t soc$mem_l2cacheOut_cache$s3$dataWay_2_data; // width = 64
uint64_t soc$mem_l2cacheOut_cache$s3$dataWay_1_data; // width = 64
uint64_t soc$mem_l2cacheOut_cache$s3$dataWay_0_data; // width = 64
uint64_t soc$mem_l2cacheOut_cache$s3$_dataHitWay_T_10; // width = 64
uint64_t soc$mem_l2cacheOut_cache$s3$c_9; // width = 64
uint64_t soc$mem_l2cacheOut_cache$s3$c_8; // width = 64
uint64_t soc$mem_l2cacheOut_cache$s3$c_7; // width = 64
uint64_t soc$mem_l2cacheOut_cache$s3$c_6; // width = 64
uint64_t soc$mem_l2cacheOut_cache$s3$c_5; // width = 64
uint64_t soc$mem_l2cacheOut_cache$s3$c_4; // width = 64
uint64_t soc$mem_l2cacheOut_cache$s3$c_3; // width = 64
uint64_t soc$mem_l2cacheOut_cache$s3$c_2; // width = 64
uint64_t soc$mem_l2cacheOut_cache$s3$c_11; // width = 64
uint64_t soc$mem_l2cacheOut_cache$s3$c_10; // width = 64
uint64_t soc$mem_l2cacheOut_cache$s3$c_1; // width = 64
uint64_t soc$mem_l2cacheOut_cache$s3$c; // width = 64
uint8_t soc$mem_l2cacheOut_cache$s3$alreadyOutFire; // width = 1
uint8_t soc$mem_l2cacheOut_cache$s3$afterFirstRead; // width = 1
uint64_t soc$mem_l2cacheOut_cache$s3$wordMask; // width = 64
uint64_t soc$mem_l2cacheOut_cache$s3$_dataHitWriteBus_x1_T_3; // width = 64
uint8_t soc$mem_l2cacheOut_cache$s3$metaWriteArb$_GEN_4; // width = 1
uint8_t soc$mem_l2cacheOut_cache$s2_io_in_bits_r_req_wmask; // width = 8
uint64_t soc$mem_l2cacheOut_cache$s2_io_in_bits_r_req_wdata; // width = 64
uint8_t soc$mem_l2cacheOut_cache$s2_io_in_bits_r_req_size; // width = 3
uint8_t soc$mem_l2cacheOut_cache$s2_io_in_bits_r_req_cmd; // width = 4
uint32_t soc$mem_l2cacheOut_cache$s2_io_in_bits_r_req_addr; // width = 32
uint32_t soc$mem_l2cacheOut_cache$s2$_addr_T_3; // width = 17
uint64_t soc$mem_l2cacheOut_cache$s2$victimWaymask_lfsr; // width = 64
uint8_t soc$mem_l2cacheOut_cache$s2$isForwardMetaReg; // width = 1
uint8_t soc$mem_l2cacheOut_cache$s2$isForwardDataReg; // width = 1
uint8_t soc$mem_l2cacheOut_cache$s2$forwardMetaReg_waymask; // width = 4
uint8_t soc$mem_l2cacheOut_cache$s2$forwardMetaReg_data_valid; // width = 1
uint32_t soc$mem_l2cacheOut_cache$s2$forwardMetaReg_data_tag; // width = 17
uint8_t soc$mem_l2cacheOut_cache$s2$forwardDataReg_waymask; // width = 4
uint64_t soc$mem_l2cacheOut_cache$s2$forwardDataReg_data_data; // width = 64
uint64_t soc$mem_l2cacheOut_cache$s2$c_9; // width = 64
uint64_t soc$mem_l2cacheOut_cache$s2$c_8; // width = 64
uint64_t soc$mem_l2cacheOut_cache$s2$c_7; // width = 64
uint64_t soc$mem_l2cacheOut_cache$s2$c_6; // width = 64
uint64_t soc$mem_l2cacheOut_cache$s2$c_5; // width = 64
uint64_t soc$mem_l2cacheOut_cache$s2$c_4; // width = 64
uint64_t soc$mem_l2cacheOut_cache$s2$c_3; // width = 64
uint64_t soc$mem_l2cacheOut_cache$s2$c_2; // width = 64
uint64_t soc$mem_l2cacheOut_cache$s2$c_12; // width = 64
uint64_t soc$mem_l2cacheOut_cache$s2$c_11; // width = 64
uint64_t soc$mem_l2cacheOut_cache$s2$c_10; // width = 64
uint64_t soc$mem_l2cacheOut_cache$s2$c_1; // width = 64
uint64_t soc$mem_l2cacheOut_cache$s2$c; // width = 64
uint64_t soc$mem_l2cacheOut_cache$s1$c_1; // width = 64
uint64_t soc$mem_l2cacheOut_cache$s1$c; // width = 64
uint16_t soc$mem_l2cacheOut_cache$metaArray$ram$array_3$rdata_MPORT$$addr$IN; // width = 9
uint32_t soc$mem_l2cacheOut_cache$metaArray$ram$array_3$rdata_MPORT$$data; // width = 19
uint8_t soc$mem_l2cacheOut_cache$metaArray$ram$_rdata_T_11; // width = 1
uint16_t soc$mem_l2cacheOut_cache$metaArray$ram$array_2$rdata_MPORT$$addr$IN; // width = 9
uint32_t soc$mem_l2cacheOut_cache$metaArray$ram$array_2$rdata_MPORT$$data; // width = 19
uint8_t soc$mem_l2cacheOut_cache$metaArray$ram$_rdata_T_8; // width = 1
uint16_t soc$mem_l2cacheOut_cache$metaArray$ram$array_1$rdata_MPORT$$addr$IN; // width = 9
uint32_t soc$mem_l2cacheOut_cache$metaArray$ram$array_1$rdata_MPORT$$data; // width = 19
uint8_t soc$mem_l2cacheOut_cache$metaArray$ram$_rdata_T_5; // width = 1
uint16_t soc$mem_l2cacheOut_cache$metaArray$ram$array_0$rdata_MPORT$$addr$IN; // width = 9
uint32_t soc$mem_l2cacheOut_cache$metaArray$ram$array_0$rdata_MPORT$$data; // width = 19
uint8_t soc$mem_l2cacheOut_cache$metaArray$ram$_rdata_T_2; // width = 1
uint8_t soc$mem_l2cacheOut_cache$metaArray$ram$_resetState; // width = 1
uint32_t soc$mem_l2cacheOut_cache$metaArray$ram$wdataword; // width = 19
uint8_t soc$mem_l2cacheOut_cache$metaArray$ram$waymask; // width = 4
uint16_t soc$mem_l2cacheOut_cache$metaArray$ram$_resetSet; // width = 9
uint16_t soc$mem_l2cacheOut_cache$metaArray$ram$setIdx; // width = 9
uint8_t soc$mem_l2cacheOut_cache$metaArray$r_3_dirty; // width = 1
uint8_t soc$mem_l2cacheOut_cache$metaArray$r_2_dirty; // width = 1
uint8_t soc$mem_l2cacheOut_cache$metaArray$r_1_dirty; // width = 1
uint8_t soc$mem_l2cacheOut_cache$metaArray$r_0_dirty; // width = 1
uint8_t soc$mem_l2cacheOut_cache$metaArray$REG; // width = 1
uint8_t soc$mem_l2cacheOut_cache$metaArray$r_3_valid; // width = 1
uint8_t soc$mem_l2cacheOut_cache$metaArray$_T_1_3_valid; // width = 1
uint32_t soc$mem_l2cacheOut_cache$metaArray$r_3_tag; // width = 17
uint32_t soc$mem_l2cacheOut_cache$metaArray$_T_1_3_tag; // width = 17
uint8_t soc$mem_l2cacheOut_cache$metaArray$r_2_valid; // width = 1
uint8_t soc$mem_l2cacheOut_cache$metaArray$_T_1_2_valid; // width = 1
uint32_t soc$mem_l2cacheOut_cache$metaArray$r_2_tag; // width = 17
uint32_t soc$mem_l2cacheOut_cache$metaArray$_T_1_2_tag; // width = 17
uint8_t soc$mem_l2cacheOut_cache$metaArray$r_1_valid; // width = 1
uint8_t soc$mem_l2cacheOut_cache$metaArray$_T_1_1_valid; // width = 1
uint32_t soc$mem_l2cacheOut_cache$metaArray$r_1_tag; // width = 17
uint32_t soc$mem_l2cacheOut_cache$metaArray$_T_1_1_tag; // width = 17
uint8_t soc$mem_l2cacheOut_cache$metaArray$r_0_valid; // width = 1
uint8_t soc$mem_l2cacheOut_cache$metaArray$_T_1_0_valid; // width = 1
uint32_t soc$mem_l2cacheOut_cache$metaArray$r_0_tag; // width = 17
uint32_t soc$mem_l2cacheOut_cache$metaArray$_T_1_0_tag; // width = 17
uint16_t soc$mem_l2cacheOut_cache$dataArray$ram$array_3$rdata_MPORT$$addr$IN; // width = 12
uint64_t soc$mem_l2cacheOut_cache$dataArray$ram$array_3$rdata_MPORT$$data; // width = 64
uint16_t soc$mem_l2cacheOut_cache$dataArray$ram$array_2$rdata_MPORT$$addr$IN; // width = 12
uint64_t soc$mem_l2cacheOut_cache$dataArray$ram$array_2$rdata_MPORT$$data; // width = 64
uint16_t soc$mem_l2cacheOut_cache$dataArray$ram$array_1$rdata_MPORT$$addr$IN; // width = 12
uint64_t soc$mem_l2cacheOut_cache$dataArray$ram$array_1$rdata_MPORT$$data; // width = 64
uint16_t soc$mem_l2cacheOut_cache$dataArray$ram$array_0$rdata_MPORT$$addr$IN; // width = 12
uint64_t soc$mem_l2cacheOut_cache$dataArray$ram$array_0$rdata_MPORT$$data; // width = 64
uint64_t soc$mem_l2cacheOut_cache$dataArray$r__3_data; // width = 64
uint64_t soc$mem_l2cacheOut_cache$dataArray$r__2_data; // width = 64
uint64_t soc$mem_l2cacheOut_cache$dataArray$r__1_data; // width = 64
uint64_t soc$mem_l2cacheOut_cache$dataArray$r__0_data; // width = 64
uint64_t soc$mem_l2cacheOut_cache$dataArray$r_1_3_data; // width = 64
uint64_t soc$mem_l2cacheOut_cache$dataArray$r_1_2_data; // width = 64
uint64_t soc$mem_l2cacheOut_cache$dataArray$r_1_1_data; // width = 64
uint64_t soc$mem_l2cacheOut_cache$dataArray$r_1_0_data; // width = 64
uint8_t soc$mem_l2cacheOut_cache$dataArray$REG_1; // width = 1
uint8_t soc$mem_l2cacheOut_cache$dataArray$REG; // width = 1
uint64_t soc$mem_l2cacheOut_cache$c_4; // width = 64
uint64_t soc$mem_l2cacheOut_cache$c_3; // width = 64
uint64_t soc$mem_l2cacheOut_cache$c_2; // width = 64
uint64_t soc$mem_l2cacheOut_cache$c_1; // width = 64
uint64_t soc$mem_l2cacheOut_cache$c; // width = 64
uint32_t soc$mem_l2cacheIn_prefetcher$prefetchReq_addr; // width = 32
uint64_t soc$mem_l2cacheIn_prefetcher$lastReqAddr; // width = 64
uint8_t soc$mem_l2cacheIn_prefetcher$getNewReq; // width = 1
uint8_t soc$mem_l2cacheIn_prefetcher$_T_1; // width = 1
uint64_t soc$mem_l2cacheIn_prefetcher$c; // width = 64
uint8_t soc$io_mem_bridge$wen; // width = 1
uint8_t soc$io_mem_bridge$wAck; // width = 1
uint8_t soc$io_mem_bridge$awAck; // width = 1
uint8_t soc$io_mem_bridge$_io_out_aw_valid_T_3; // width = 1
uint8_t soc$cohMg$state; // width = 3
uint8_t soc$cohMg$_reqLatch_T; // width = 1
uint8_t soc$cohMg$_T_34; // width = 1
uint8_t soc$cohMg$_T_30; // width = 1
uint8_t soc$cohMg$_T_28; // width = 1
uint8_t soc$cohMg$_T_20; // width = 1
uint8_t soc$cohMg$_reqLatch_T_6; // width = 1
uint8_t soc$cohMg$_GEN_9; // width = 1
uint8_t soc$nutcore$io_dmem_cache$arb$grant_1; // width = 1
uint8_t soc$cohMg$_GEN_59; // width = 1
uint8_t soc$xbar$inputArb$_GEN_14; // width = 1
uint8_t soc$xbar$inputArb$_GEN_1; // width = 1
uint8_t soc$xbar$_io_out_req_valid_T_1; // width = 1
uint8_t soc$mem_l2cacheIn_prefetcher$_GEN_6; // width = 1
uint8_t soc$mem_l2cacheOut_cache$s1$readBusValid; // width = 1
uint8_t soc$nutcore$io_dmem_cache$s3$_GEN_15; // width = 1
uint8_t soc$nutcore$io_dmem_cache$s3$_io_cohResp_bits_cmd_T_3; // width = 4
uint8_t soc$cohMg$reqLatch_wmask; // width = 8
uint8_t soc$xbar$inputArb$_GEN_9; // width = 8
uint8_t soc$mem_l2cacheIn_prefetcher$prefetchReq_wmask$NEXT; // width = 8
uint8_t soc$mem_l2cacheIn_prefetcher$prefetchReq_wmask; // width = 8
uint8_t soc$mem_l2cacheIn_prefetcher$_GEN_4; // width = 8
uint64_t soc$cohMg$reqLatch_wdata; // width = 64
uint64_t soc$xbar$inputArb$_GEN_11; // width = 64
uint64_t soc$mem_l2cacheIn_prefetcher$prefetchReq_wdata$NEXT; // width = 64
uint64_t soc$mem_l2cacheIn_prefetcher$prefetchReq_wdata; // width = 64
uint64_t soc$mem_l2cacheIn_prefetcher$_GEN_5; // width = 64
uint8_t soc$cohMg$reqLatch_size; // width = 3
uint8_t soc$xbar$inputArb$_GEN_5; // width = 3
uint8_t soc$mem_l2cacheIn_prefetcher$prefetchReq_size$NEXT; // width = 3
uint8_t soc$mem_l2cacheIn_prefetcher$prefetchReq_size; // width = 3
uint8_t soc$mem_l2cacheIn_prefetcher$_GEN_2; // width = 3
uint8_t soc$cohMg$reqLatch_cmd; // width = 4
uint8_t soc$xbar$inputArb$_GEN_7; // width = 4
uint8_t soc$mem_l2cacheIn_prefetcher$_GEN_3; // width = 4
uint8_t soc$xbar$_T_10; // width = 1
uint32_t soc$cohMg$reqLatch_addr; // width = 32
uint32_t soc$xbar$inputArb$_GEN_3; // width = 32
uint32_t soc$mem_l2cacheIn_prefetcher$prefetchReq_addr$NEXT; // width = 32
uint32_t soc$mem_l2cacheIn_prefetcher$_GEN_1; // width = 32
uint16_t soc$mem_l2cacheOut_cache$s1$_T_12; // width = 9
uint8_t soc$clint_io_in_bridge$wen; // width = 1
uint8_t soc$clint_io_in_bridge$wAck; // width = 1
uint8_t soc$clint_io_in_bridge$awAck; // width = 1
uint8_t soc$clint_io_in_bridge$_io_out_aw_valid_T_3; // width = 1
uint8_t soc$clint$w_busy; // width = 1
uint8_t soc$clint$_io_in_aw_ready_T; // width = 1
uint8_t soc$clint_io_in_bridge$_wSend_T_1; // width = 1
uint8_t soc$clint_io_in_bridge$_wSend_T_5; // width = 1
uint8_t soc$clint$r_busy; // width = 1
uint8_t soc$clint$_io_in_ar_ready_T_1; // width = 1
uint8_t soc$clint_io_in_bridge$_io_in_req_ready_T_3; // width = 1
uint64_t soc$clint$mtimecmp; // width = 64
uint64_t soc$clint$mtime; // width = 64
uint64_t soc$clint$msip; // width = 64
uint8_t soc$clint$io_extra_msip_REG$NEXT; // width = 1
uint8_t soc$clint$io_in_r_valid_r; // width = 1
uint8_t soc$clint$io_in_b_valid_r; // width = 1
uint8_t soc$clint$io_extra_mtip_REG; // width = 1
uint8_t soc$clint$io_extra_msip_REG; // width = 1
uint8_t soc$nutcore$backend$exu$csr$_mip_T_9; // width = 1
uint8_t soc$nutcore$backend$exu$csr$_mip_T_8; // width = 1
uint8_t soc$nutcore$backend$exu$csr$_mip_T_7; // width = 1
uint8_t soc$nutcore$backend$exu$csr$_mip_T_6; // width = 1
uint8_t soc$nutcore$backend$exu$csr$_mip_T_5; // width = 1
uint8_t soc$nutcore$backend$exu$csr$_mip_T_4; // width = 1
uint8_t soc$nutcore$backend$exu$csr$_mip_T_3; // width = 1
uint8_t soc$nutcore$backend$exu$csr$_mip_T_2; // width = 1
uint8_t soc$nutcore$backend$exu$csr$_mip_T_13; // width = 1
uint8_t soc$nutcore$backend$exu$csr$_mip_T_12; // width = 1
uint8_t soc$nutcore$backend$exu$csr$_mip_T_11; // width = 1
uint8_t soc$nutcore$backend$exu$csr$_mip_T_10; // width = 1
uint8_t soc$nutcore$frontend$idu$decoder2$_T_230; // width = 1
uint8_t soc$nutcore$frontend$idu$decoder2$_T_229; // width = 1
uint8_t soc$nutcore$frontend$idu$decoder2$_T_228; // width = 1
uint8_t soc$nutcore$frontend$idu$decoder2$_T_227; // width = 1
uint8_t soc$nutcore$frontend$idu$decoder2$_T_226; // width = 1
uint8_t soc$nutcore$frontend$idu$decoder2$_T_225; // width = 1
uint8_t soc$nutcore$frontend$idu$decoder2$_T_224; // width = 1
uint8_t soc$nutcore$frontend$idu$decoder2$_T_223; // width = 1
uint8_t soc$nutcore$frontend$idu$decoder2$_T_222; // width = 1
uint8_t soc$nutcore$frontend$idu$decoder2$_T_221; // width = 1
uint8_t soc$nutcore$frontend$idu$decoder2$_T_220; // width = 1
uint8_t soc$nutcore$frontend$idu$decoder2$_T_219; // width = 1
uint8_t soc$nutcore$frontend$idu$decoder1$_hasIntr_T; // width = 1
uint8_t soc$nutcore$frontend$idu$decoder1$_io_in_ready_T_4; // width = 1
uint8_t soc$nutcore$frontend$ibf$_io_in_ready_T_1; // width = 1
uint8_t soc$nutcore$frontend$_idu_io_in_0_bits_T; // width = 1
uint8_t soc$nutcore$frontend$ibf_io_in_q$_do_deq_T; // width = 1
uint8_t soc$nutcore$frontend$ibf$_T_21; // width = 1
uint8_t soc$nutcore$frontend$idu$decoder1$fuType; // width = 3
uint8_t soc$nutcore$_dataBuffer_T_ctrl_fuType; // width = 3
uint8_t soc$nutcore$_dataBuffer_T_ctrl_fuOpType; // width = 7
uint8_t soc$nutcore$frontend$idu$decoder1$instrType; // width = 4
uint8_t soc$nutcore$frontend$idu$decoder1$_src2Type_T_22; // width = 1
uint8_t soc$nutcore$frontend$idu$decoder1$_src1Type_T_22; // width = 1
uint8_t soc$nutcore$_dataBuffer_T_ctrl_src2Type; // width = 1
uint8_t soc$nutcore$_dataBuffer_T_ctrl_rfWen; // width = 1
uint8_t soc$nutcore$_dataBuffer_T_ctrl_rfSrc2; // width = 5
uint8_t soc$nutcore$_dataBuffer_T_ctrl_src1Type; // width = 1
uint8_t soc$nutcore$_dataBuffer_T_ctrl_rfSrc1; // width = 5
uint8_t soc$nutcore$_dataBuffer_T_ctrl_rfDest; // width = 5
uint64_t soc$nutcore$_dataBuffer_T_data_imm; // width = 64
uint8_t soc$nutcore$_dataBuffer_T_cf_exceptionVec_2; // width = 1
uint8_t soc$nutcore$_dataBuffer_T_cf_intrVec_11; // width = 1
uint8_t soc$nutcore$_dataBuffer_T_cf_intrVec_10; // width = 1
uint8_t soc$nutcore$_dataBuffer_T_cf_intrVec_9; // width = 1
uint8_t soc$nutcore$_dataBuffer_T_cf_intrVec_8; // width = 1
uint8_t soc$nutcore$_dataBuffer_T_cf_intrVec_7; // width = 1
uint8_t soc$nutcore$_dataBuffer_T_cf_intrVec_6; // width = 1
uint8_t soc$nutcore$_dataBuffer_T_cf_intrVec_5; // width = 1
uint8_t soc$nutcore$_dataBuffer_T_cf_intrVec_4; // width = 1
uint8_t soc$nutcore$_dataBuffer_T_cf_intrVec_3; // width = 1
uint8_t soc$nutcore$_dataBuffer_T_cf_intrVec_2; // width = 1
uint8_t soc$nutcore$_dataBuffer_T_cf_intrVec_1; // width = 1
uint8_t soc$nutcore$_dataBuffer_T_cf_intrVec_0; // width = 1
uint64_t soc$nutcore$backend$exu$csr$perfCnts_101; // width = 64
uint64_t soc$nutcore$backend$exu$csr$_rdata_T_646; // width = 64
uint64_t soc$nutcore$backend$exu$csr$_wdata_T_22; // width = 64
uint8_t soc$nutcore$backend$exu$csr$_wen_T_4; // width = 1
uint8_t soc$nutcore$backend$exu$csr$resetSatp; // width = 1
uint8_t soc$nutcore$backend$exu$csr$isIllegalAccess; // width = 1
uint8_t soc$nutcore$backend$exu$csr$_csrExceptionVec_2_T_1; // width = 1
uint16_t soc$nutcore$backend$exu$csr$raiseExceptionVec; // width = 16
uint8_t soc$nutcore$backend$exu$csr$raiseException; // width = 1
uint8_t soc$nutcore$backend$exu$csr$exceptionNO; // width = 4
uint8_t soc$nutcore$backend$exu$csr$raiseExceptionIntr; // width = 1
uint8_t soc$nutcore$backend$exu$csr$_io_redirect_valid_T_3; // width = 1
uint64_t soc$nutcore$backend$exu$csr$causeNO; // width = 64
uint8_t soc$nutcore$backend$exu$csr$delegS; // width = 1
uint64_t soc$nutcore$backend$exu$csr$_io_redirect_target_T_3; // width = 39
uint8_t soc$nutcore$backend$exu$csr$_T_693; // width = 1
uint64_t soc$clint$inc_reg; // width = 64
uint64_t soc$clint$freq_reg; // width = 64
uint16_t soc$clint$freq; // width = 16
uint16_t soc$clint$cnt; // width = 16
uint16_t soc$clint$_nextCnt_T; // width = 16
uint8_t soc$axi2sb$inflight_type; // width = 2
uint8_t soc$axi2sb$_io_out_resp_ready_T_6; // width = 1
uint8_t soc$axi2sb$_io_out_resp_ready_T_2; // width = 1
uint8_t soc$axi2sb$bresp_en; // width = 1
uint8_t soc$axi2sb$aw_reg_size; // width = 3
uint8_t soc$axi2sb$aw_reg_len; // width = 8
uint32_t soc$axi2sb$aw_reg_addr; // width = 32
uint8_t reset; // width = 1
uint8_t soc$xbar$_T_11; // width = 1
uint8_t soc$xbar$_T_12; // width = 1
uint8_t _T_2; // width = 1
uint8_t soc$nutcore$itlb$_mdTLB_reset_T_1; // width = 1
uint8_t soc$nutcore$io_imem_cache$_metaArray_reset_T_1; // width = 1
uint8_t soc$nutcore$frontend$ifu$bp1$_btb_reset_T_2; // width = 1
uint8_t mmio$xbar$state; // width = 2
uint8_t mmio$xbar$_outSelRespVec_T_1; // width = 1
uint8_t mmio$xbar$_io_out_3_req_valid_T_2; // width = 1
uint8_t mmio$xbar$_io_out_2_req_valid_T_2; // width = 1
uint8_t mmio$xbar$_io_out_1_req_valid_T_2; // width = 1
uint8_t mmio$xbar$_io_out_0_req_valid_T_2; // width = 1
uint8_t mmio$dma_io_in_bridge$_toAXI4Lite_T_2; // width = 1
uint8_t mmio$dma_io_in_bridge$_io_out_ar_valid_T_5; // width = 1
uint8_t mmio$meipGen_io_in_bridge$_toAXI4Lite_T_2; // width = 1
uint8_t mmio$meipGen_io_in_bridge$_io_out_ar_valid_T_5; // width = 1
uint8_t mmio$flash_io_in_bridge$_toAXI4Lite_T_2; // width = 1
uint8_t mmio$flash_io_in_bridge$_io_out_ar_valid_T_5; // width = 1
uint8_t mmio$uart_io_in_bridge$_toAXI4Lite_T_2; // width = 1
uint8_t mmio$uart_io_in_bridge$_io_out_ar_valid_T_5; // width = 1
uint8_t mmio$xbar$outSelRespVec_3; // width = 1
uint8_t mmio$xbar$_io_out_3_resp_ready_T_2; // width = 1
uint8_t mmio$xbar$outSelRespVec_2; // width = 1
uint8_t mmio$xbar$_io_out_2_resp_ready_T_2; // width = 1
uint8_t mmio$xbar$outSelRespVec_1; // width = 1
uint8_t mmio$xbar$_io_out_1_resp_ready_T_2; // width = 1
uint8_t mmio$xbar$outSelRespVec_0; // width = 1
uint8_t mmio$xbar$_io_out_0_resp_ready_T_2; // width = 1
uint64_t mmio$xbar$c_2; // width = 64
uint64_t mmio$xbar$c_1; // width = 64
uint64_t mmio$xbar$c; // width = 64
uint8_t mmio$uart_io_in_bridge$wen; // width = 1
uint8_t mmio$uart_io_in_bridge$wAck; // width = 1
uint8_t mmio$uart_io_in_bridge$awAck; // width = 1
uint8_t mmio$uart_io_in_bridge$_io_out_aw_valid_T_3; // width = 1
uint8_t mmio$uart$w_busy; // width = 1
uint8_t mmio$uart$_io_in_aw_ready_T; // width = 1
uint8_t mmio$uart_io_in_bridge$_wSend_T_1; // width = 1
uint8_t io_uart_out_valid; // width = 1
uint8_t mmio$uart_io_in_bridge$_wSend_T_5; // width = 1
uint32_t mmio$uart$txfifo; // width = 32
uint32_t mmio$uart$stat; // width = 32
uint8_t mmio$uart$r_busy; // width = 1
uint8_t mmio$uart$_io_in_ar_ready_T_1; // width = 1
uint8_t mmio$uart_io_in_bridge$_io_in_req_ready_T_3; // width = 1
uint8_t mmio$uart$io_in_r_valid_r; // width = 1
uint8_t io_uart_in_valid; // width = 1
uint8_t mmio$uart$io_in_b_valid_r; // width = 1
uint32_t mmio$uart$ctrl; // width = 32
uint8_t mmio$meipGen_io_in_bridge$wen; // width = 1
uint8_t mmio$meipGen_io_in_bridge$wAck; // width = 1
uint8_t mmio$meipGen_io_in_bridge$_io_out_w_valid_T_3; // width = 1
uint8_t mmio$meipGen_io_in_bridge$awAck; // width = 1
uint8_t mmio$meipGen_io_in_bridge$_io_out_aw_valid_T_3; // width = 1
uint8_t mmio$meipGen$w_busy; // width = 1
uint8_t mmio$meipGen$_io_in_aw_ready_T; // width = 1
uint8_t mmio$meipGen$_io_in_w_ready_T; // width = 1
uint8_t mmio$meipGen_io_in_bridge$_wSend_T_5; // width = 1
uint8_t mmio$meipGen$r_busy; // width = 1
uint8_t mmio$meipGen$_io_in_ar_ready_T_1; // width = 1
uint8_t mmio$meipGen_io_in_bridge$_io_in_req_ready_T_3; // width = 1
uint8_t mmio$meipGen$meip; // width = 1
uint8_t soc$plic_io_extra_intrVec_REG$NEXT; // width = 1
uint8_t mmio$meipGen$io_in_r_valid_r; // width = 1
uint8_t mmio$meipGen$io_in_b_valid_r; // width = 1
uint8_t mmio$flash_io_in_bridge$wen; // width = 1
uint8_t mmio$flash_io_in_bridge$wAck; // width = 1
uint8_t mmio$flash_io_in_bridge$_io_out_w_valid_T_3; // width = 1
uint8_t mmio$flash_io_in_bridge$awAck; // width = 1
uint8_t mmio$flash_io_in_bridge$_io_out_aw_valid_T_3; // width = 1
uint8_t mmio$flash$w_busy; // width = 1
uint8_t mmio$flash$_io_in_aw_ready_T; // width = 1
uint8_t mmio$flash$_io_in_w_ready_T; // width = 1
uint8_t mmio$flash_io_in_bridge$_wSend_T_5; // width = 1
uint8_t mmio$flash$ren_REG; // width = 1
uint8_t mmio$flash$r_busy; // width = 1
uint8_t mmio$flash$_io_in_ar_ready_T_1; // width = 1
uint8_t mmio$flash_io_in_bridge$_io_in_req_ready_T_3; // width = 1
uint8_t mmio$flash$io_in_r_valid_r; // width = 1
uint64_t mmio$flash$io_in_r_bits_data_r; // width = 64
uint8_t mmio$flash$io_in_b_valid_r; // width = 1
uint8_t mmio$dma_io_in_bridge$wen; // width = 1
uint8_t mmio$dma_io_in_bridge$wAck; // width = 1
uint8_t mmio$xbar$_io_in_resp_bits_T_13; // width = 4
uint8_t soc$mmioXbar$_io_in_resp_bits_T_9; // width = 4
uint8_t mmio$dma_io_in_bridge$awAck; // width = 1
uint8_t mmio$dma_io_in_bridge$_io_out_aw_valid_T_3; // width = 1
uint8_t mmio$dma$w_busy; // width = 1
uint8_t mmio$dma$_io_in_aw_ready_T; // width = 1
uint8_t mmio$dma_io_in_bridge$_wSend_T_1; // width = 1
uint8_t mmio$dma_io_in_bridge$_wSend_T_5; // width = 1
uint8_t mmio$dma$wAck; // width = 1
uint8_t mmio$dma$state; // width = 3
uint8_t mmio$dma$_io_extra_dma_r_ready_T; // width = 1
uint8_t mmio$dma$_io_extra_dma_b_ready_T; // width = 1
uint8_t mmio$dma$_io_extra_dma_ar_valid_T; // width = 1
uint8_t mmio$dma$_io_extra_dma_w_valid_T_2; // width = 1
uint8_t soc$axi2sb$_io_out_resp_ready_T_8; // width = 1
uint8_t soc$axi2sb$_io_out_req_valid_T_3; // width = 1
uint8_t soc$nutcore$dmemXbar$_GEN_7; // width = 1
uint8_t soc$nutcore$io_dmem_cache$s3$_respToL1Last_T_6; // width = 1
uint8_t soc$nutcore$io_dmem_cache$s3$_respToL1Fire_T; // width = 1
uint8_t soc$nutcore$io_dmem_cache$s3$_io_in_ready_T_7; // width = 1
uint8_t soc$nutcore$io_dmem_cache$s2$_io_in_ready_T_2; // width = 1
uint8_t soc$nutcore$io_dmem_cache$_s3_io_in_bits_T; // width = 1
uint8_t soc$axi2sb$_io_out_req_valid_T_6; // width = 1
uint8_t soc$nutcore$dmemXbar$inputArb$_GEN_3; // width = 1
uint8_t soc$nutcore$dmemXbar$_io_out_req_valid_T_1; // width = 1
uint8_t soc$nutcore$io_dmem_cache$arb$_io_out_valid_T_1; // width = 1
uint8_t soc$nutcore$io_dmem_cache$s1$readBusValid; // width = 1
uint32_t mmio$dma$src; // width = 32
uint8_t mmio$dma$r_busy; // width = 1
uint8_t mmio$dma$_io_in_ar_ready_T_1; // width = 1
uint8_t mmio$dma_io_in_bridge$_io_in_req_ready_T_3; // width = 1
uint8_t mmio$xbar$_io_in_req_ready_T_7; // width = 1
uint8_t mmio$xbar$_outSelRespVec_T_2; // width = 1
uint8_t soc$mmioXbar$_io_in_req_ready_T_5; // width = 1
uint8_t soc$nutcore$mmioXbar$_inputArb_io_out_ready_T_1; // width = 1
uint8_t soc$nutcore$mmioXbar$inputArb$_T; // width = 1
uint8_t soc$nutcore$mmioXbar$inputArb$_T_1; // width = 1
uint8_t soc$mmioXbar$_outSelRespVec_T_2; // width = 1
uint32_t mmio$dma$len; // width = 32
uint8_t mmio$dma$io_in_r_valid_r; // width = 1
uint8_t mmio$dma$io_in_b_valid_r; // width = 1
uint8_t mmio$xbar$_io_in_resp_valid_T_8; // width = 1
uint8_t soc$mmioXbar$_io_in_resp_valid_T_6; // width = 1
uint32_t mmio$dma$dest; // width = 32
uint32_t mmio$dma$data; // width = 32
uint8_t mmio$dma$awAck; // width = 1
uint8_t mmio$dma$_io_extra_dma_aw_valid_T_2; // width = 1
uint8_t soc$axi2sb$_T_30; // width = 1
uint8_t soc$axi2sb$_T_15; // width = 1
uint8_t mem$writeBeatCnt; // width = 8
uint32_t mem$waddr_r; // width = 32
uint8_t mem$w_busy; // width = 1
uint8_t mem$_io_in_w_ready_T; // width = 1
uint8_t soc$io_mem_bridge$_wSend_T; // width = 1
uint8_t soc$io_mem_bridge$_wSend_T_1; // width = 1
uint8_t soc$mem_l2cacheOut_cache$s3$_T_61; // width = 1
uint8_t soc$io_mem_bridge$_wSend_T_5; // width = 1
uint8_t mem$readBeatCnt; // width = 8
uint64_t mem$rdata_r_0; // width = 64
uint64_t mem$rdata_mem$read_data_0_r; // width = 64
uint8_t mem$rdata_REG; // width = 1
uint64_t mem$rdata; // width = 64
uint8_t mem$rdata_REG_1; // width = 1
uint32_t mem$raddr_r; // width = 27
uint8_t mem$r_busy; // width = 1
uint8_t mem$len_r; // width = 8
uint8_t mem$len; // width = 8
uint8_t mem$io_in_r_valid_r; // width = 1
uint8_t mem$io_in_b_valid_r; // width = 1
uint8_t soc$io_mem_bridge$_io_in_resp_valid_T; // width = 1
uint8_t soc$mem_l2cacheOut_cache$s3$readingFirst; // width = 1
uint64_t soc$mem_l2cacheOut_cache$s3$dataRefill; // width = 64
uint64_t soc$mem_l2cacheOut_cache$s3$dataWriteArb$_GEN_2; // width = 64
uint8_t soc$mem_l2cacheOut_cache$s3$_metaRefillWriteBus_T_2; // width = 1
uint8_t soc$mem_l2cacheOut_cache$s3$_io_out_valid_T_12; // width = 1
uint8_t soc$mem_l2cacheOut_cache$s3$_io_out_valid_T_27; // width = 1
uint8_t soc$mem_l2cacheOut_cache$s3$_io_isFinish_T_14; // width = 1
uint8_t soc$mem_l2cacheOut_cache$s3$dataWriteArb$_io_out_valid_T_1; // width = 1
uint8_t soc$mem_l2cacheOut_cache$dataArray$ram$_io_r_req_ready_T_1; // width = 1
uint8_t soc$mem_l2cacheOut_cache$s3$_T_85; // width = 1
uint8_t soc$mem_l2cacheOut_cache$s2$isForwardData; // width = 1
uint8_t soc$mem_l2cacheOut_cache$dataArray$readArb$_io_in_1_ready_T; // width = 1
uint8_t soc$mem_l2cacheOut_cache$dataArray$REG$NEXT; // width = 1
uint64_t soc$mem_l2cacheOut_cache$s3$_GEN_80; // width = 64
uint64_t soc$cohMg$_GEN_53; // width = 64
uint8_t mem$c_value; // width = 8
uint8_t mem$_io_in_r_bits_last_T; // width = 1
uint8_t soc$io_mem_bridge$io_in_resp_bits_cmd; // width = 4
uint8_t soc$mem_l2cacheOut_cache$s3$_metaRefillWriteBus_T_4; // width = 1
uint8_t soc$mem_l2cacheOut_cache$s3$metaWriteArb$_io_out_valid_T_1; // width = 1
uint8_t soc$mem_l2cacheOut_cache$s3$_T_80; // width = 1
uint8_t soc$mem_l2cacheOut_cache$s2$isForwardMeta; // width = 1
uint8_t soc$mem_l2cacheOut_cache$s2$pickForwardMeta; // width = 1
uint8_t soc$mem_l2cacheOut_cache$s2$forwardMeta_waymask; // width = 4
uint8_t soc$mem_l2cacheOut_cache$s2$forwardMetaReg_waymask$NEXT; // width = 4
uint8_t soc$mem_l2cacheOut_cache$s2$_metaWay_3_T; // width = 1
uint8_t soc$mem_l2cacheOut_cache$s2$_metaWay_2_T; // width = 1
uint8_t soc$mem_l2cacheOut_cache$s2$_metaWay_1_T; // width = 1
uint8_t soc$mem_l2cacheOut_cache$s2$_metaWay_0_T; // width = 1
uint8_t soc$mem_l2cacheOut_cache$s2$forwardMeta_data_valid; // width = 1
uint8_t soc$mem_l2cacheOut_cache$s2$forwardMetaReg_data_valid$NEXT; // width = 1
uint8_t soc$mem_l2cacheOut_cache$s2$_metaWay_3_T_1_valid; // width = 1
uint8_t soc$mem_l2cacheOut_cache$s2$_metaWay_2_T_1_valid; // width = 1
uint8_t soc$mem_l2cacheOut_cache$s2$_metaWay_1_T_1_valid; // width = 1
uint8_t soc$mem_l2cacheOut_cache$s2$_metaWay_0_T_1_valid; // width = 1
uint32_t soc$mem_l2cacheOut_cache$s2$forwardMeta_data_tag; // width = 17
uint32_t soc$mem_l2cacheOut_cache$s2$forwardMetaReg_data_tag$NEXT; // width = 17
uint32_t soc$mem_l2cacheOut_cache$s2$_metaWay_3_T_1_tag; // width = 17
uint32_t soc$mem_l2cacheOut_cache$s2$_metaWay_2_T_1_tag; // width = 17
uint32_t soc$mem_l2cacheOut_cache$s2$_metaWay_1_T_1_tag; // width = 17
uint32_t soc$mem_l2cacheOut_cache$s2$_metaWay_0_T_1_tag; // width = 17
uint8_t soc$mem_l2cacheOut_cache$s2$hitVec; // width = 4
uint8_t soc$mem_l2cacheOut_cache$s2$_io_out_bits_hit_T_1; // width = 1
uint8_t soc$mem_l2cacheOut_cache$s2$waymask; // width = 4
uint8_t soc$mem_l2cacheOut_cache$s2$_T_90; // width = 1
uint8_t soc$mem_l2cacheOut_cache$s2$_T_92; // width = 1
uint8_t soc$mem_l2cacheOut_cache$s2$forwardMetaReg_data_dirty; // width = 1
uint8_t soc$mem_l2cacheOut_cache$s2$forwardMeta_data_dirty; // width = 1
uint8_t soc$mem_l2cacheOut_cache$metaArray$ram$wen; // width = 1
uint8_t soc$mem_l2cacheOut_cache$metaArray$ram$_io_r_req_ready_T_2; // width = 1
uint8_t soc$mem_l2cacheOut_cache$s1$_io_out_valid_T_1; // width = 1
uint8_t soc$mem_l2cacheOut_cache$s1$_io_in_ready_T_4; // width = 1
uint8_t soc$mem_l2cacheIn_prefetcher$_GEN_7; // width = 1
uint8_t soc$xbar$_inputArb_io_out_ready_T_1; // width = 1
uint8_t soc$nutcore$io_dmem_cache$s3$_T_61; // width = 1
uint8_t soc$xbar$inputArb$_io_in_0_ready_T_2; // width = 1
uint8_t soc$xbar$inputArb$_T; // width = 1
uint8_t soc$xbar$inputArb$_T_1; // width = 1
uint8_t soc$mem_l2cacheOut_cache$_s2_io_in_bits_T; // width = 1
uint8_t soc$mem_l2cacheOut_cache$s3$_GEN_81; // width = 4
uint8_t soc$cohMg$_GEN_52; // width = 4
uint8_t soc$mem_l2cacheOut_cache$_io_in_resp_valid_T_3; // width = 1
uint8_t soc$xbar$_GEN_1; // width = 1
uint8_t soc$xbar$_GEN_0; // width = 1
uint8_t soc$nutcore$io_dmem_cache$s3$readingFirst; // width = 1
uint64_t soc$nutcore$io_dmem_cache$s3$dataWriteArb$_GEN_2; // width = 64
uint8_t soc$nutcore$io_dmem_cache$s3$_metaRefillWriteBus_T_2; // width = 1
uint8_t soc$nutcore$io_dmem_cache$s3$_metaRefillWriteBus_T_4; // width = 1
uint8_t soc$nutcore$io_dmem_cache$s3$metaWriteArb$_io_out_valid_T_1; // width = 1
uint8_t soc$nutcore$io_dmem_cache$s3$_T_70; // width = 1
uint8_t soc$nutcore$io_dmem_cache$s2$isForwardMeta; // width = 1
uint8_t soc$nutcore$io_dmem_cache$s2$pickForwardMeta; // width = 1
uint8_t soc$nutcore$io_dmem_cache$s2$forwardMeta_waymask; // width = 4
uint8_t soc$nutcore$io_dmem_cache$s2$forwardMetaReg_waymask$NEXT; // width = 4
uint8_t soc$nutcore$io_dmem_cache$s2$_metaWay_3_T; // width = 1
uint8_t soc$nutcore$io_dmem_cache$s2$_metaWay_2_T; // width = 1
uint8_t soc$nutcore$io_dmem_cache$s2$_metaWay_1_T; // width = 1
uint8_t soc$nutcore$io_dmem_cache$s2$_metaWay_0_T; // width = 1
uint8_t soc$nutcore$io_dmem_cache$s2$forwardMeta_data_valid; // width = 1
uint8_t soc$nutcore$io_dmem_cache$s2$forwardMetaReg_data_valid$NEXT; // width = 1
uint8_t soc$nutcore$io_dmem_cache$s2$_metaWay_3_T_1_valid; // width = 1
uint8_t soc$nutcore$io_dmem_cache$s2$_metaWay_2_T_1_valid; // width = 1
uint8_t soc$nutcore$io_dmem_cache$s2$_metaWay_1_T_1_valid; // width = 1
uint8_t soc$nutcore$io_dmem_cache$s2$_metaWay_0_T_1_valid; // width = 1
uint32_t soc$nutcore$io_dmem_cache$s2$forwardMeta_data_tag; // width = 19
uint32_t soc$nutcore$io_dmem_cache$s2$forwardMetaReg_data_tag$NEXT; // width = 19
uint32_t soc$nutcore$io_dmem_cache$s2$_metaWay_3_T_1_tag; // width = 19
uint32_t soc$nutcore$io_dmem_cache$s2$_metaWay_2_T_1_tag; // width = 19
uint32_t soc$nutcore$io_dmem_cache$s2$_metaWay_1_T_1_tag; // width = 19
uint32_t soc$nutcore$io_dmem_cache$s2$_metaWay_0_T_1_tag; // width = 19
uint8_t soc$nutcore$io_dmem_cache$s2$hitVec; // width = 4
uint8_t soc$nutcore$io_dmem_cache$s2$_io_out_bits_hit_T_1; // width = 1
uint8_t soc$nutcore$io_dmem_cache$s2$waymask; // width = 4
uint8_t soc$nutcore$io_dmem_cache$s2$_T_90; // width = 1
uint8_t soc$nutcore$io_dmem_cache$s2$_T_92; // width = 1
uint8_t soc$nutcore$io_dmem_cache$s2$forwardMetaReg_data_dirty; // width = 1
uint8_t soc$nutcore$io_dmem_cache$s2$forwardMeta_data_dirty; // width = 1
uint8_t soc$nutcore$io_dmem_cache$metaArray$ram$wen; // width = 1
uint8_t soc$nutcore$io_dmem_cache$metaArray$ram$_io_r_req_ready_T_2; // width = 1
uint8_t soc$nutcore$io_dmem_cache$s3$_io_out_valid_T_27; // width = 1
uint8_t soc$nutcore$io_dmem_cache$s3$_io_isFinish_T_8; // width = 1
uint8_t soc$nutcore$io_dmem_cache$s3$_io_isFinish_T_14; // width = 1
uint8_t soc$nutcore$io_dmem_cache$_io_in_resp_valid_T_3; // width = 1
uint8_t soc$nutcore$dmemXbar$_GEN_3; // width = 1
uint8_t soc$nutcore$dmemXbar$_GEN_2; // width = 1
uint8_t soc$nutcore$dmemXbar$_GEN_1; // width = 1
uint8_t soc$nutcore$dmemXbar$_GEN_0; // width = 1
uint8_t soc$axi2sb$_io_in_r_valid_T_1; // width = 1
uint8_t mmio$dma$_T_7; // width = 1
uint8_t mmio$dma$_T_12; // width = 1
uint8_t mmio$dma$_T_13; // width = 1
uint8_t soc$axi2sb$_T_54; // width = 1
uint8_t soc$axi2sb$_T_47; // width = 1
uint32_t soc$nutcore$dtlb$tlbExec$_GEN_112; // width = 18
uint8_t soc$nutcore$dtlb$tlbExec$_GEN_111; // width = 1
uint8_t soc$nutcore$dtlb$tlbExec$_GEN_109; // width = 8
uint8_t soc$nutcore$dtlb$tlbExec$_GEN_108; // width = 1
uint8_t soc$nutcore$dtlb$tlbExec$_GEN_107; // width = 1
uint8_t soc$nutcore$dtlb$tlbExec$hitWB; // width = 1
uint8_t soc$nutcore$dtlb$tlbExec$_io_out_valid_T_8; // width = 1
uint8_t soc$nutcore$dtlb$tlbFinish; // width = 1
uint32_t soc$nutcore$dtlb$tlbExec$_T_73; // width = 32
uint64_t soc$nutcore$dtlb$tlbExec$_T_57; // width = 64
uint32_t soc$nutcore$itlb$tlbExec$_GEN_101; // width = 18
uint8_t soc$nutcore$itlb$tlbExec$_GEN_100; // width = 1
uint8_t soc$nutcore$itlb$tlbExec$_GEN_98; // width = 8
uint8_t soc$nutcore$backend$exu$lsu$lsExecUnit$_io_out_valid_T_9; // width = 1
uint8_t soc$nutcore$backend$exu$lsu$lsExecUnit$_T_36; // width = 1
uint8_t soc$nutcore$backend$exu$lsu$_GEN_73; // width = 1
uint8_t soc$nutcore$backend$exu$lsu$_setLr_T_2; // width = 1
uint8_t soc$nutcore$backend$exu$_io_out_valid_T_4; // width = 1
uint8_t soc$nutcore$backend$exu$_io_in_ready_T_2; // width = 1
uint8_t soc$nutcore$backend$isu$_isuFireSetMask_T; // width = 1
uint8_t soc$nutcore$backend$_exu_io_in_bits_T; // width = 1
uint8_t soc$nutcore$dequeueSize; // width = 2
uint8_t soc$nutcore$io_dmem_cache$s3$dataWriteArb$_io_out_valid_T_1; // width = 1
uint8_t soc$nutcore$io_dmem_cache$dataArray$ram$_io_r_req_ready_T_1; // width = 1
uint8_t soc$nutcore$io_dmem_cache$s3$_T_75; // width = 1
uint8_t soc$nutcore$io_dmem_cache$s2$isForwardData; // width = 1
uint8_t soc$nutcore$io_dmem_cache$dataArray$readArb$_io_in_1_ready_T; // width = 1
uint8_t soc$nutcore$io_dmem_cache$dataArray$REG$NEXT; // width = 1
uint8_t soc$nutcore$io_dmem_cache$s1$_io_out_valid_T_1; // width = 1
uint8_t soc$nutcore$io_dmem_cache$s1$_io_in_ready_T_4; // width = 1
uint8_t soc$nutcore$dmemXbar$_inputArb_io_out_ready_T_1; // width = 1
uint8_t soc$nutcore$dmemXbar$inputArb$_io_in_3_ready_T_2; // width = 1
uint8_t mmio$dma$_wSend_T_1; // width = 1
uint8_t mmio$dma$_wSend_T_5; // width = 1
uint8_t soc$axi2sb$_T_19; // width = 1
uint64_t soc$nutcore$io_dmem_cache$arb$_GEN_5; // width = 64
uint8_t soc$nutcore$io_dmem_cache$arb$_GEN_4; // width = 8
uint8_t soc$nutcore$io_dmem_cache$arb$_GEN_2; // width = 3
uint32_t soc$nutcore$io_dmem_cache$arb$_GEN_1; // width = 32
uint8_t soc$nutcore$io_dmem_cache$s1$_T_12; // width = 7
uint8_t soc$nutcore$dmemXbar$inputArb$_GEN_15; // width = 4
uint8_t soc$nutcore$io_dmem_cache$arb$_GEN_3; // width = 4
uint8_t soc$nutcore$dmemXbar$_T_10; // width = 1
uint8_t mmio$dma$_T_4; // width = 1
uint8_t soc$axi2sb$_T_40; // width = 1
uint8_t soc$axi2sb$_T_26; // width = 1
uint8_t soc$nutcore$dmemXbar$inputArb$_io_in_2_ready_T_2; // width = 1
uint8_t soc$nutcore$dmemXbar$inputArb$_io_in_1_ready_T_2; // width = 1
uint8_t soc$nutcore$dmemXbar$inputArb$_io_in_0_ready_T_2; // width = 1
uint8_t soc$nutcore$dtlb$_GEN_21; // width = 1
uint8_t soc$nutcore$dtlb$_tlbEmpty_io_in_bits_T; // width = 1
uint8_t soc$nutcore$dtlb$_GEN_20; // width = 1
uint8_t soc$nutcore$dtlb$tlbExec$_io_isFinish_T; // width = 1
uint8_t soc$nutcore$dtlb$tlbExec$_io_in_ready_T_13; // width = 1
uint8_t soc$nutcore$dtlb$_tlbExec_io_in_bits_T; // width = 1
uint8_t soc$nutcore$backend$exu$lsu$lsExecUnit$_T_55; // width = 1
uint8_t soc$nutcore$dtlb$tlbExec$_T_54; // width = 1
uint8_t soc$nutcore$dmemXbar$inputArb$_T; // width = 1
uint8_t soc$nutcore$dmemXbar$inputArb$_T_1; // width = 1
uint8_t soc$nutcore$io_imem_cache$s3$_T_61; // width = 1
uint8_t soc$nutcore$io_dmem_cache$_s2_io_in_bits_T; // width = 1
uint8_t soc$cohMg$_GEN_51; // width = 1
uint64_t soc$nutcore$io_imem_cache$s3$dataWriteArb$_GEN_2; // width = 64
uint8_t soc$nutcore$io_imem_cache$s3$_metaRefillWriteBus_T_2; // width = 1
uint8_t soc$nutcore$io_imem_cache$s3$_metaRefillWriteBus_T_4; // width = 1
uint8_t soc$nutcore$io_imem_cache$s3$metaWriteArb$_io_out_valid_T_1; // width = 1
uint8_t soc$nutcore$io_imem_cache$s3$_T_70; // width = 1
uint8_t soc$nutcore$io_imem_cache$s2$isForwardMeta; // width = 1
uint8_t soc$nutcore$io_imem_cache$s2$forwardMetaReg_data_dirty; // width = 1
uint8_t soc$nutcore$io_imem_cache$s2$forwardMeta_data_dirty; // width = 1
uint8_t soc$nutcore$io_imem_cache$s2$pickForwardMeta; // width = 1
uint8_t soc$nutcore$io_imem_cache$s2$forwardMeta_waymask; // width = 4
uint8_t soc$nutcore$io_imem_cache$s2$forwardMetaReg_waymask$NEXT; // width = 4
uint8_t soc$nutcore$io_imem_cache$s2$_metaWay_3_T; // width = 1
uint8_t soc$nutcore$io_imem_cache$s2$_metaWay_2_T; // width = 1
uint8_t soc$nutcore$io_imem_cache$s2$_metaWay_1_T; // width = 1
uint8_t soc$nutcore$io_imem_cache$s2$_metaWay_0_T; // width = 1
uint8_t soc$nutcore$io_imem_cache$s2$forwardMeta_data_valid; // width = 1
uint8_t soc$nutcore$io_imem_cache$s2$forwardMetaReg_data_valid$NEXT; // width = 1
uint8_t soc$nutcore$io_imem_cache$s2$_metaWay_3_T_1_valid; // width = 1
uint8_t soc$nutcore$io_imem_cache$s2$_metaWay_2_T_1_valid; // width = 1
uint8_t soc$nutcore$io_imem_cache$s2$_metaWay_1_T_1_valid; // width = 1
uint8_t soc$nutcore$io_imem_cache$s2$_metaWay_0_T_1_valid; // width = 1
uint32_t soc$nutcore$io_imem_cache$s2$forwardMeta_data_tag; // width = 19
uint32_t soc$nutcore$io_imem_cache$s2$forwardMetaReg_data_tag$NEXT; // width = 19
uint32_t soc$nutcore$io_imem_cache$s2$_metaWay_3_T_1_tag; // width = 19
uint32_t soc$nutcore$io_imem_cache$s2$_metaWay_2_T_1_tag; // width = 19
uint32_t soc$nutcore$io_imem_cache$s2$_metaWay_1_T_1_tag; // width = 19
uint32_t soc$nutcore$io_imem_cache$s2$_metaWay_0_T_1_tag; // width = 19
uint8_t soc$nutcore$io_imem_cache$s2$hitVec; // width = 4
uint8_t soc$nutcore$io_imem_cache$s2$_io_out_bits_hit_T_1; // width = 1
uint8_t soc$nutcore$io_imem_cache$s2$waymask; // width = 4
uint8_t soc$nutcore$io_imem_cache$s2$_T_90; // width = 1
uint8_t soc$nutcore$io_imem_cache$s2$_T_92; // width = 1
uint8_t soc$nutcore$io_imem_cache$metaArray$ram$wen; // width = 1
uint8_t soc$nutcore$io_imem_cache$metaArray$ram$_io_r_req_ready_T_2; // width = 1
uint8_t soc$nutcore$io_imem_cache$s3$_io_out_valid_T_27; // width = 1
uint8_t soc$nutcore$io_imem_cache$s3$_io_isFinish_T_8; // width = 1
uint8_t soc$nutcore$io_imem_cache$s3$_io_isFinish_T_13; // width = 1
uint8_t soc$nutcore$io_imem_cache$_io_in_resp_valid_T_3; // width = 1
uint8_t soc$nutcore$itlb$_GEN_24; // width = 1
uint8_t soc$nutcore$frontend$ifu$_io_out_valid_T_2; // width = 1
uint8_t soc$nutcore$frontend$ifu$_T_12; // width = 1
uint8_t soc$nutcore$io_imem_cache$s3$dataWriteArb$_io_out_valid_T_1; // width = 1
uint8_t soc$nutcore$io_imem_cache$dataArray$ram$_io_r_req_ready_T_1; // width = 1
uint8_t soc$nutcore$io_imem_cache$s3$_T_75; // width = 1
uint8_t soc$nutcore$io_imem_cache$s2$isForwardData; // width = 1
uint8_t soc$nutcore$io_imem_cache$dataArray$readArb$_io_in_1_ready_T; // width = 1
uint8_t soc$nutcore$io_imem_cache$dataArray$REG$NEXT; // width = 1
uint8_t soc$nutcore$io_imem_cache$s1$_io_out_valid_T_1; // width = 1
uint8_t soc$nutcore$io_imem_cache$s1$_io_in_ready_T_4; // width = 1
uint8_t soc$nutcore$io_imem_cache$s1$_T_6; // width = 1
uint8_t soc$nutcore$itlb$_GEN_22; // width = 1
uint8_t soc$nutcore$itlb$tlbExec$_io_isFinish_T; // width = 1
uint8_t soc$nutcore$itlb$tlbExec$_io_in_ready_T_6; // width = 1
uint8_t soc$nutcore$itlb$_tlbExec_io_in_bits_T; // width = 1
uint8_t soc$nutcore$frontend$ifu$_pcUpdate_T; // width = 1
uint8_t soc$nutcore$frontend$ifu$pcUpdate; // width = 1
uint8_t soc$nutcore$itlb$tlbExec$_T_44; // width = 1
uint8_t soc$nutcore$io_imem_cache$_s2_io_in_bits_T; // width = 1
uint8_t mem$ren_REG; // width = 1
uint8_t mem$_ren_T_4; // width = 1
uint8_t mem$burst_r; // width = 2
uint8_t io_uart_in_ch; // width = 8
uint64_t mmio$xbar$_io_in_resp_bits_T_6; // width = 64
uint64_t soc$mmioXbar$_io_in_resp_bits_T_4; // width = 64
uint8_t io_perfInfo_dump; // width = 1
uint8_t io_perfInfo_clean; // width = 1
uint64_t io_logCtrl_log_level; // width = 64
uint64_t io_logCtrl_log_end; // width = 64
uint64_t io_logCtrl_log_begin; // width = 64
uint8_t soc$nutcore$io_imem_cache$metaArray$ram$array_3$MPORT$$addr; // width = 7
uint8_t soc$nutcore$io_imem_cache$metaArray$ram$array_3$MPORT$$en; // width = 1
uint32_t soc$nutcore$io_imem_cache$metaArray$ram$array_3$MPORT$$data; // width = 21
uint8_t soc$nutcore$io_imem_cache$metaArray$ram$array_3$MPORT$$mask; // width = 1
uint8_t soc$nutcore$io_imem_cache$metaArray$ram$array_2$MPORT$$addr; // width = 7
uint8_t soc$nutcore$io_imem_cache$metaArray$ram$array_2$MPORT$$en; // width = 1
uint32_t soc$nutcore$io_imem_cache$metaArray$ram$array_2$MPORT$$data; // width = 21
uint8_t soc$nutcore$io_imem_cache$metaArray$ram$array_2$MPORT$$mask; // width = 1
uint8_t soc$nutcore$io_imem_cache$metaArray$ram$array_1$MPORT$$addr; // width = 7
uint8_t soc$nutcore$io_imem_cache$metaArray$ram$array_1$MPORT$$en; // width = 1
uint32_t soc$nutcore$io_imem_cache$metaArray$ram$array_1$MPORT$$data; // width = 21
uint8_t soc$nutcore$io_imem_cache$metaArray$ram$array_1$MPORT$$mask; // width = 1
uint8_t soc$nutcore$io_imem_cache$metaArray$ram$array_0$MPORT$$addr; // width = 7
uint8_t soc$nutcore$io_imem_cache$metaArray$ram$array_0$MPORT$$en; // width = 1
uint32_t soc$nutcore$io_imem_cache$metaArray$ram$array_0$MPORT$$data; // width = 21
uint8_t soc$nutcore$io_imem_cache$metaArray$ram$array_0$MPORT$$mask; // width = 1
uint16_t soc$nutcore$io_imem_cache$dataArray$ram$array_3$MPORT$$addr; // width = 10
uint8_t soc$nutcore$io_imem_cache$dataArray$ram$array_3$MPORT$$en; // width = 1
uint64_t soc$nutcore$io_imem_cache$dataArray$ram$array_3$MPORT$$data; // width = 64
uint8_t soc$nutcore$io_imem_cache$dataArray$ram$array_3$MPORT$$mask; // width = 1
uint16_t soc$nutcore$io_imem_cache$dataArray$ram$array_2$MPORT$$addr; // width = 10
uint8_t soc$nutcore$io_imem_cache$dataArray$ram$array_2$MPORT$$en; // width = 1
uint64_t soc$nutcore$io_imem_cache$dataArray$ram$array_2$MPORT$$data; // width = 64
uint8_t soc$nutcore$io_imem_cache$dataArray$ram$array_2$MPORT$$mask; // width = 1
uint16_t soc$nutcore$io_imem_cache$dataArray$ram$array_1$MPORT$$addr; // width = 10
uint8_t soc$nutcore$io_imem_cache$dataArray$ram$array_1$MPORT$$en; // width = 1
uint64_t soc$nutcore$io_imem_cache$dataArray$ram$array_1$MPORT$$data; // width = 64
uint8_t soc$nutcore$io_imem_cache$dataArray$ram$array_1$MPORT$$mask; // width = 1
uint16_t soc$nutcore$io_imem_cache$dataArray$ram$array_0$MPORT$$addr; // width = 10
uint8_t soc$nutcore$io_imem_cache$dataArray$ram$array_0$MPORT$$en; // width = 1
uint64_t soc$nutcore$io_imem_cache$dataArray$ram$array_0$MPORT$$data; // width = 64
uint8_t soc$nutcore$io_imem_cache$dataArray$ram$array_0$MPORT$$mask; // width = 1
uint8_t soc$nutcore$io_dmem_cache$metaArray$ram$array_3$MPORT$$addr; // width = 7
uint8_t soc$nutcore$io_dmem_cache$metaArray$ram$array_3$MPORT$$en; // width = 1
uint32_t soc$nutcore$io_dmem_cache$metaArray$ram$array_3$MPORT$$data; // width = 21
uint8_t soc$nutcore$io_dmem_cache$metaArray$ram$array_3$MPORT$$mask; // width = 1
uint8_t soc$nutcore$io_dmem_cache$metaArray$ram$array_2$MPORT$$addr; // width = 7
uint8_t soc$nutcore$io_dmem_cache$metaArray$ram$array_2$MPORT$$en; // width = 1
uint32_t soc$nutcore$io_dmem_cache$metaArray$ram$array_2$MPORT$$data; // width = 21
uint8_t soc$nutcore$io_dmem_cache$metaArray$ram$array_2$MPORT$$mask; // width = 1
uint8_t soc$nutcore$io_dmem_cache$metaArray$ram$array_1$MPORT$$addr; // width = 7
uint8_t soc$nutcore$io_dmem_cache$metaArray$ram$array_1$MPORT$$en; // width = 1
uint32_t soc$nutcore$io_dmem_cache$metaArray$ram$array_1$MPORT$$data; // width = 21
uint8_t soc$nutcore$io_dmem_cache$metaArray$ram$array_1$MPORT$$mask; // width = 1
uint8_t soc$nutcore$io_dmem_cache$metaArray$ram$array_0$MPORT$$addr; // width = 7
uint8_t soc$nutcore$io_dmem_cache$metaArray$ram$array_0$MPORT$$en; // width = 1
uint32_t soc$nutcore$io_dmem_cache$metaArray$ram$array_0$MPORT$$data; // width = 21
uint8_t soc$nutcore$io_dmem_cache$metaArray$ram$array_0$MPORT$$mask; // width = 1
uint16_t soc$nutcore$io_dmem_cache$dataArray$ram$array_3$MPORT$$addr; // width = 10
uint8_t soc$nutcore$io_dmem_cache$dataArray$ram$array_3$MPORT$$en; // width = 1
uint64_t soc$nutcore$io_dmem_cache$dataArray$ram$array_3$MPORT$$data; // width = 64
uint8_t soc$nutcore$io_dmem_cache$dataArray$ram$array_3$MPORT$$mask; // width = 1
uint16_t soc$nutcore$io_dmem_cache$dataArray$ram$array_2$MPORT$$addr; // width = 10
uint8_t soc$nutcore$io_dmem_cache$dataArray$ram$array_2$MPORT$$en; // width = 1
uint64_t soc$nutcore$io_dmem_cache$dataArray$ram$array_2$MPORT$$data; // width = 64
uint8_t soc$nutcore$io_dmem_cache$dataArray$ram$array_2$MPORT$$mask; // width = 1
uint16_t soc$nutcore$io_dmem_cache$dataArray$ram$array_1$MPORT$$addr; // width = 10
uint8_t soc$nutcore$io_dmem_cache$dataArray$ram$array_1$MPORT$$en; // width = 1
uint64_t soc$nutcore$io_dmem_cache$dataArray$ram$array_1$MPORT$$data; // width = 64
uint8_t soc$nutcore$io_dmem_cache$dataArray$ram$array_1$MPORT$$mask; // width = 1
uint16_t soc$nutcore$io_dmem_cache$dataArray$ram$array_0$MPORT$$addr; // width = 10
uint8_t soc$nutcore$io_dmem_cache$dataArray$ram$array_0$MPORT$$en; // width = 1
uint64_t soc$nutcore$io_dmem_cache$dataArray$ram$array_0$MPORT$$data; // width = 64
uint8_t soc$nutcore$io_dmem_cache$dataArray$ram$array_0$MPORT$$mask; // width = 1
uint16_t soc$nutcore$frontend$ifu$bp1$btb$array_0$MPORT$$addr; // width = 9
uint8_t soc$nutcore$frontend$ifu$bp1$btb$array_0$MPORT$$en; // width = 1
uint128_t soc$nutcore$frontend$ifu$bp1$btb$array_0$MPORT$$data; // width = 73
uint8_t soc$nutcore$frontend$ifu$bp1$reqLatch_valid; // width = 1
uint16_t soc$nutcore$frontend$ifu$bp1$reqLatch_pc; // width = 11
uint8_t soc$nutcore$frontend$ifu$bp1$reqLatch_fuOpType; // width = 4
uint8_t soc$nutcore$frontend$ifu$bp1$reqLatch_actualTaken; // width = 1
uint8_t soc$nutcore$frontend$ifu$bp1$cnt; // width = 2
uint16_t soc$nutcore$frontend$ifu$bp1$pht$MPORT$$addr; // width = 9
uint8_t soc$nutcore$frontend$ifu$bp1$pht$MPORT$$en; // width = 1
uint8_t soc$nutcore$frontend$ifu$bp1$pht$MPORT$$data; // width = 2
uint8_t soc$nutcore$frontend$ifu$bp1$ras$MPORT_1$$addr; // width = 4
uint8_t soc$nutcore$frontend$ifu$bp1$ras$MPORT_1$$en; // width = 1
uint64_t soc$nutcore$frontend$ifu$bp1$ras$MPORT_1$$data; // width = 39
uint8_t soc$nutcore$frontend$ibf_io_in_q$ram_pnpc$MPORT$$addr; // width = 2
uint8_t soc$nutcore$frontend$ibf_io_in_q$ram_pnpc$MPORT$$en; // width = 1
uint64_t soc$nutcore$frontend$ibf_io_in_q$ram_pnpc$MPORT$$data; // width = 39
uint8_t soc$nutcore$frontend$ibf_io_in_q$ram_pc$MPORT$$addr; // width = 2
uint8_t soc$nutcore$frontend$ibf_io_in_q$ram_pc$MPORT$$en; // width = 1
uint64_t soc$nutcore$frontend$ibf_io_in_q$ram_pc$MPORT$$data; // width = 39
uint8_t soc$nutcore$frontend$ibf_io_in_q$ram_brIdx$MPORT$$addr; // width = 2
uint8_t soc$nutcore$frontend$ibf_io_in_q$ram_brIdx$MPORT$$en; // width = 1
uint8_t soc$nutcore$frontend$ibf_io_in_q$ram_brIdx$MPORT$$data; // width = 4
uint8_t soc$nutcore$frontend$ibf_io_in_q$ram_instr$MPORT$$addr; // width = 2
uint8_t soc$nutcore$frontend$ibf_io_in_q$ram_instr$MPORT$$en; // width = 1
uint64_t soc$nutcore$frontend$ibf_io_in_q$ram_instr$MPORT$$data; // width = 64
uint8_t soc$nutcore$frontend$ibf_io_in_q$ram_exceptionVec_12$MPORT$$addr; // width = 2
uint8_t soc$nutcore$frontend$ibf_io_in_q$ram_exceptionVec_12$MPORT$$en; // width = 1
uint8_t soc$nutcore$frontend$ibf_io_in_q$ram_exceptionVec_12$MPORT$$data; // width = 1
uint8_t soc$nutcore$backend$isu$rf$MPORT$$addr; // width = 5
uint8_t soc$nutcore$backend$isu$rf$MPORT$$en; // width = 1
uint64_t soc$nutcore$backend$isu$rf$MPORT$$data; // width = 64
uint16_t soc$mem_l2cacheOut_cache$metaArray$ram$array_3$MPORT$$addr; // width = 9
uint8_t soc$mem_l2cacheOut_cache$metaArray$ram$array_3$MPORT$$en; // width = 1
uint32_t soc$mem_l2cacheOut_cache$metaArray$ram$array_3$MPORT$$data; // width = 19
uint8_t soc$mem_l2cacheOut_cache$metaArray$ram$array_3$MPORT$$mask; // width = 1
uint16_t soc$mem_l2cacheOut_cache$metaArray$ram$array_2$MPORT$$addr; // width = 9
uint8_t soc$mem_l2cacheOut_cache$metaArray$ram$array_2$MPORT$$en; // width = 1
uint32_t soc$mem_l2cacheOut_cache$metaArray$ram$array_2$MPORT$$data; // width = 19
uint8_t soc$mem_l2cacheOut_cache$metaArray$ram$array_2$MPORT$$mask; // width = 1
uint16_t soc$mem_l2cacheOut_cache$metaArray$ram$array_1$MPORT$$addr; // width = 9
uint8_t soc$mem_l2cacheOut_cache$metaArray$ram$array_1$MPORT$$en; // width = 1
uint32_t soc$mem_l2cacheOut_cache$metaArray$ram$array_1$MPORT$$data; // width = 19
uint8_t soc$mem_l2cacheOut_cache$metaArray$ram$array_1$MPORT$$mask; // width = 1
uint16_t soc$mem_l2cacheOut_cache$metaArray$ram$array_0$MPORT$$addr; // width = 9
uint8_t soc$mem_l2cacheOut_cache$metaArray$ram$array_0$MPORT$$en; // width = 1
uint32_t soc$mem_l2cacheOut_cache$metaArray$ram$array_0$MPORT$$data; // width = 19
uint8_t soc$mem_l2cacheOut_cache$metaArray$ram$array_0$MPORT$$mask; // width = 1
uint16_t soc$mem_l2cacheOut_cache$dataArray$ram$array_3$MPORT$$addr; // width = 12
uint8_t soc$mem_l2cacheOut_cache$dataArray$ram$array_3$MPORT$$en; // width = 1
uint64_t soc$mem_l2cacheOut_cache$dataArray$ram$array_3$MPORT$$data; // width = 64
uint8_t soc$mem_l2cacheOut_cache$dataArray$ram$array_3$MPORT$$mask; // width = 1
uint16_t soc$mem_l2cacheOut_cache$dataArray$ram$array_2$MPORT$$addr; // width = 12
uint8_t soc$mem_l2cacheOut_cache$dataArray$ram$array_2$MPORT$$en; // width = 1
uint64_t soc$mem_l2cacheOut_cache$dataArray$ram$array_2$MPORT$$data; // width = 64
uint8_t soc$mem_l2cacheOut_cache$dataArray$ram$array_2$MPORT$$mask; // width = 1
uint16_t soc$mem_l2cacheOut_cache$dataArray$ram$array_1$MPORT$$addr; // width = 12
uint8_t soc$mem_l2cacheOut_cache$dataArray$ram$array_1$MPORT$$en; // width = 1
uint64_t soc$mem_l2cacheOut_cache$dataArray$ram$array_1$MPORT$$data; // width = 64
uint8_t soc$mem_l2cacheOut_cache$dataArray$ram$array_1$MPORT$$mask; // width = 1
uint16_t soc$mem_l2cacheOut_cache$dataArray$ram$array_0$MPORT$$addr; // width = 12
uint8_t soc$mem_l2cacheOut_cache$dataArray$ram$array_0$MPORT$$en; // width = 1
uint64_t soc$mem_l2cacheOut_cache$dataArray$ram$array_0$MPORT$$data; // width = 64
uint8_t soc$mem_l2cacheOut_cache$dataArray$ram$array_0$MPORT$$mask; // width = 1
uint32_t mem$rdata_mem$mem$MPORT$$addr; // width = 24
uint8_t mem$rdata_mem$mem$MPORT$$en; // width = 1
uint64_t mem$rdata_mem$mem$MPORT$$data; // width = 64
uint64_t c_1; // width = 64
uint64_t c; // width = 64
uint8_t _T_6; // width = 1
uint8_t soc$nutcore$itlb$tlbExec$REG_1; // width = 1
uint8_t soc$nutcore$io_imem_cache$s3$_T_152; // width = 1
uint8_t soc$nutcore$io_imem_cache$s3$_T_140; // width = 1
uint8_t soc$nutcore$io_dmem_cache$s3$_T_152; // width = 1
uint8_t soc$nutcore$io_dmem_cache$s3$_T_140; // width = 1
uint8_t soc$nutcore$io_dmem_cache$s1$_T_1; // width = 1
uint8_t soc$nutcore$frontend$ifu$bp1$_T_22; // width = 1
uint8_t soc$nutcore$backend$exu$lsu$lsExecUnit$_T_31; // width = 1
uint8_t soc$nutcore$backend$exu$lsu$lsExecUnit$_T_23; // width = 1
uint8_t soc$nutcore$backend$exu$_T_9; // width = 1
uint8_t soc$nutcore$backend$exu$csr$_T_1120; // width = 1
uint8_t soc$nutcore$backend$exu$csr$_T_1018; // width = 1
uint8_t soc$nutcore$backend$exu$alu$_T_79; // width = 1
uint8_t soc$nutcore$backend$exu$alu$_T_15; // width = 1
uint8_t soc$mem_l2cacheOut_cache$s3$_T_162; // width = 1
uint8_t soc$mem_l2cacheOut_cache$s3$_T_150; // width = 1
uint8_t soc$mem_l2cacheOut_cache$s1$_T_1; // width = 1
uint8_t soc$plic_io_extra_intrVec_REG; // width = 1
uint8_t soc$plic_io_extra_intrVec_REG_1$NEXT; // width = 1
uint128_t soc$nutcore$itlb$mdTLB$tlbmd_0_3$NEXT; // width = 121
uint128_t soc$nutcore$itlb$mdTLB$tlbmd_0_2$NEXT; // width = 121
uint128_t soc$nutcore$itlb$mdTLB$tlbmd_0_1$NEXT; // width = 121
uint128_t soc$nutcore$itlb$mdTLB$tlbmd_0_0$NEXT; // width = 121
uint128_t soc$nutcore$dtlb$mdTLB$tlbmd_15_3$NEXT; // width = 121
uint128_t soc$nutcore$dtlb$mdTLB$tlbmd_14_3$NEXT; // width = 121
uint128_t soc$nutcore$dtlb$mdTLB$tlbmd_13_3$NEXT; // width = 121
uint128_t soc$nutcore$dtlb$mdTLB$tlbmd_12_3$NEXT; // width = 121
uint128_t soc$nutcore$dtlb$mdTLB$tlbmd_11_3$NEXT; // width = 121
uint128_t soc$nutcore$dtlb$mdTLB$tlbmd_10_3$NEXT; // width = 121
uint128_t soc$nutcore$dtlb$mdTLB$tlbmd_9_3$NEXT; // width = 121
uint128_t soc$nutcore$dtlb$mdTLB$tlbmd_8_3$NEXT; // width = 121
uint128_t soc$nutcore$dtlb$mdTLB$tlbmd_7_3$NEXT; // width = 121
uint128_t soc$nutcore$dtlb$mdTLB$tlbmd_6_3$NEXT; // width = 121
uint128_t soc$nutcore$dtlb$mdTLB$tlbmd_5_3$NEXT; // width = 121
uint128_t soc$nutcore$dtlb$mdTLB$tlbmd_4_3$NEXT; // width = 121
uint128_t soc$nutcore$dtlb$mdTLB$tlbmd_3_3$NEXT; // width = 121
uint128_t soc$nutcore$dtlb$mdTLB$tlbmd_2_3$NEXT; // width = 121
uint128_t soc$nutcore$dtlb$mdTLB$tlbmd_1_3$NEXT; // width = 121
uint128_t soc$nutcore$dtlb$mdTLB$tlbmd_0_3$NEXT; // width = 121
uint128_t soc$nutcore$dtlb$mdTLB$tlbmd_15_2$NEXT; // width = 121
uint128_t soc$nutcore$dtlb$mdTLB$tlbmd_14_2$NEXT; // width = 121
uint128_t soc$nutcore$dtlb$mdTLB$tlbmd_13_2$NEXT; // width = 121
uint128_t soc$nutcore$dtlb$mdTLB$tlbmd_12_2$NEXT; // width = 121
uint128_t soc$nutcore$dtlb$mdTLB$tlbmd_11_2$NEXT; // width = 121
uint128_t soc$nutcore$dtlb$mdTLB$tlbmd_10_2$NEXT; // width = 121
uint128_t soc$nutcore$dtlb$mdTLB$tlbmd_9_2$NEXT; // width = 121
uint128_t soc$nutcore$dtlb$mdTLB$tlbmd_8_2$NEXT; // width = 121
uint128_t soc$nutcore$dtlb$mdTLB$tlbmd_7_2$NEXT; // width = 121
uint128_t soc$nutcore$dtlb$mdTLB$tlbmd_6_2$NEXT; // width = 121
uint128_t soc$nutcore$dtlb$mdTLB$tlbmd_5_2$NEXT; // width = 121
uint128_t soc$nutcore$dtlb$mdTLB$tlbmd_4_2$NEXT; // width = 121
uint128_t soc$nutcore$dtlb$mdTLB$tlbmd_3_2$NEXT; // width = 121
uint128_t soc$nutcore$dtlb$mdTLB$tlbmd_2_2$NEXT; // width = 121
uint128_t soc$nutcore$dtlb$mdTLB$tlbmd_1_2$NEXT; // width = 121
uint128_t soc$nutcore$dtlb$mdTLB$tlbmd_0_2$NEXT; // width = 121
uint128_t soc$nutcore$dtlb$mdTLB$tlbmd_15_1$NEXT; // width = 121
uint128_t soc$nutcore$dtlb$mdTLB$tlbmd_14_1$NEXT; // width = 121
uint128_t soc$nutcore$dtlb$mdTLB$tlbmd_13_1$NEXT; // width = 121
uint128_t soc$nutcore$dtlb$mdTLB$tlbmd_12_1$NEXT; // width = 121
uint128_t soc$nutcore$dtlb$mdTLB$tlbmd_11_1$NEXT; // width = 121
uint128_t soc$nutcore$dtlb$mdTLB$tlbmd_10_1$NEXT; // width = 121
uint128_t soc$nutcore$dtlb$mdTLB$tlbmd_9_1$NEXT; // width = 121
uint128_t soc$nutcore$dtlb$mdTLB$tlbmd_8_1$NEXT; // width = 121
uint128_t soc$nutcore$dtlb$mdTLB$tlbmd_7_1$NEXT; // width = 121
uint128_t soc$nutcore$dtlb$mdTLB$tlbmd_6_1$NEXT; // width = 121
uint128_t soc$nutcore$dtlb$mdTLB$tlbmd_5_1$NEXT; // width = 121
uint128_t soc$nutcore$dtlb$mdTLB$tlbmd_4_1$NEXT; // width = 121
uint128_t soc$nutcore$dtlb$mdTLB$tlbmd_3_1$NEXT; // width = 121
uint128_t soc$nutcore$dtlb$mdTLB$tlbmd_2_1$NEXT; // width = 121
uint128_t soc$nutcore$dtlb$mdTLB$tlbmd_1_1$NEXT; // width = 121
uint128_t soc$nutcore$dtlb$mdTLB$tlbmd_0_1$NEXT; // width = 121
uint128_t soc$nutcore$dtlb$mdTLB$tlbmd_15_0$NEXT; // width = 121
uint128_t soc$nutcore$dtlb$mdTLB$tlbmd_14_0$NEXT; // width = 121
uint128_t soc$nutcore$dtlb$mdTLB$tlbmd_13_0$NEXT; // width = 121
uint128_t soc$nutcore$dtlb$mdTLB$tlbmd_12_0$NEXT; // width = 121
uint128_t soc$nutcore$dtlb$mdTLB$tlbmd_11_0$NEXT; // width = 121
uint128_t soc$nutcore$dtlb$mdTLB$tlbmd_10_0$NEXT; // width = 121
uint128_t soc$nutcore$dtlb$mdTLB$tlbmd_9_0$NEXT; // width = 121
uint128_t soc$nutcore$dtlb$mdTLB$tlbmd_8_0$NEXT; // width = 121
uint128_t soc$nutcore$dtlb$mdTLB$tlbmd_7_0$NEXT; // width = 121
uint128_t soc$nutcore$dtlb$mdTLB$tlbmd_6_0$NEXT; // width = 121
uint128_t soc$nutcore$dtlb$mdTLB$tlbmd_5_0$NEXT; // width = 121
uint128_t soc$nutcore$dtlb$mdTLB$tlbmd_4_0$NEXT; // width = 121
uint128_t soc$nutcore$dtlb$mdTLB$tlbmd_3_0$NEXT; // width = 121
uint128_t soc$nutcore$dtlb$mdTLB$tlbmd_2_0$NEXT; // width = 121
uint128_t soc$nutcore$dtlb$mdTLB$tlbmd_1_0$NEXT; // width = 121
uint128_t soc$nutcore$dtlb$mdTLB$tlbmd_0_0$NEXT; // width = 121
uint8_t soc$nutcore$io_imem_cache$s3_io_in_bits_r_req_cmd$NEXT; // width = 4
uint128_t soc$nutcore$backend$exu$mdu$mul$mulRes_REG_1; // width = 65
uint128_t soc$nutcore$backend$exu$mdu$mul$mulRes_REG; // width = 65
uint128_t soc$nutcore$backend$exu$mdu$mul$io_out_bits_REG$NEXT; // width = 128
uint8_t soc$nutcore$backend$exu$mdu$mul$io_out_valid_REG_2; // width = 1
uint8_t soc$nutcore$backend$exu$mdu$mul$io_out_valid_REG_3$NEXT; // width = 1
uint8_t soc$nutcore$backend$exu$mdu$mul$io_out_valid_REG_1; // width = 1
uint8_t soc$nutcore$backend$exu$mdu$mul$io_out_valid_REG; // width = 1
uint128_t soc$nutcore$backend$exu$mdu$mul$io_out_bits_REG_1; // width = 128
uint128_t soc$nutcore$backend$exu$mdu$mul$io_out_bits_REG_2$NEXT; // width = 128
uint128_t soc$nutcore$backend$exu$mdu$mul$io_out_bits_REG; // width = 128
uint8_t soc$nutcore$backend$exu$mdu$div$qSignReg$NEXT; // width = 1
uint64_t soc$nutcore$backend$exu$mdu$div$bReg$NEXT; // width = 64
uint128_t soc$nutcore$backend$exu$mdu$div$aValx2Reg$NEXT; // width = 65
uint8_t soc$nutcore$backend$exu$mdu$div$aSignReg$NEXT; // width = 1
uint8_t soc$nutcore$backend$exu$alu$REG_actualTaken; // width = 1
uint32_t soc$plic$claimCompletion_0$NEXT; // width = 32
uint8_t soc$mem_l2cacheOut_cache$s3_io_in_bits_r_req_cmd$NEXT; // width = 4
uint8_t soc$plic$inHandle_1$NEXT; // width = 1
uint8_t soc$plic$io_in_b_valid_r$NEXT; // width = 1
uint8_t soc$plic$ren_REG; // width = 1
uint8_t soc$plic$io_in_r_valid_r$NEXT; // width = 1
uint8_t soc$plic_io_extra_intrVec_REG_1; // width = 1
uint8_t soc$nutcore$dataBuffer_0_cf_brIdx$NEXT; // width = 1
uint8_t soc$nutcore$dataBuffer_0_cf_crossPageIPFFix$NEXT; // width = 1
uint8_t soc$nutcore$dataBuffer_0_cf_exceptionVec_0$NEXT; // width = 1
uint8_t soc$nutcore$dataBuffer_0_cf_exceptionVec_1$NEXT; // width = 1
uint8_t soc$nutcore$dataBuffer_0_cf_exceptionVec_10$NEXT; // width = 1
uint8_t soc$nutcore$dataBuffer_0_cf_exceptionVec_11$NEXT; // width = 1
uint8_t soc$nutcore$dataBuffer_0_cf_exceptionVec_12$NEXT; // width = 1
uint8_t soc$nutcore$dataBuffer_0_cf_exceptionVec_13$NEXT; // width = 1
uint8_t soc$nutcore$dataBuffer_0_cf_exceptionVec_14$NEXT; // width = 1
uint8_t soc$nutcore$dataBuffer_0_cf_exceptionVec_15$NEXT; // width = 1
uint8_t soc$nutcore$dataBuffer_0_cf_exceptionVec_2$NEXT; // width = 1
uint8_t soc$nutcore$dataBuffer_0_cf_exceptionVec_3$NEXT; // width = 1
uint8_t soc$nutcore$dataBuffer_0_cf_exceptionVec_5$NEXT; // width = 1
uint8_t soc$nutcore$dataBuffer_0_cf_exceptionVec_7$NEXT; // width = 1
uint8_t soc$nutcore$dataBuffer_0_cf_exceptionVec_8$NEXT; // width = 1
uint8_t soc$nutcore$dataBuffer_0_cf_exceptionVec_9$NEXT; // width = 1
uint8_t soc$nutcore$dataBuffer_0_cf_intrVec_0$NEXT; // width = 1
uint8_t soc$nutcore$dataBuffer_0_cf_intrVec_1$NEXT; // width = 1
uint8_t soc$nutcore$dataBuffer_0_cf_intrVec_10$NEXT; // width = 1
uint8_t soc$nutcore$dataBuffer_0_cf_intrVec_11$NEXT; // width = 1
uint8_t soc$nutcore$dataBuffer_0_cf_intrVec_2$NEXT; // width = 1
uint8_t soc$nutcore$dataBuffer_0_cf_intrVec_3$NEXT; // width = 1
uint8_t soc$nutcore$dataBuffer_0_cf_intrVec_4$NEXT; // width = 1
uint8_t soc$nutcore$dataBuffer_0_cf_intrVec_5$NEXT; // width = 1
uint8_t soc$nutcore$dataBuffer_0_cf_intrVec_6$NEXT; // width = 1
uint8_t soc$nutcore$dataBuffer_0_cf_intrVec_7$NEXT; // width = 1
uint8_t soc$nutcore$dataBuffer_0_cf_intrVec_8$NEXT; // width = 1
uint8_t soc$nutcore$dataBuffer_0_cf_intrVec_9$NEXT; // width = 1
uint8_t soc$nutcore$dataBuffer_0_ctrl_fuOpType$NEXT; // width = 7
uint8_t soc$nutcore$dataBuffer_0_ctrl_fuType$NEXT; // width = 3
uint8_t soc$nutcore$dataBuffer_0_ctrl_isNutCoreTrap$NEXT; // width = 1
uint8_t soc$nutcore$dataBuffer_0_ctrl_rfWen$NEXT; // width = 1
uint8_t soc$nutcore$dataBuffer_1_cf_brIdx$NEXT; // width = 1
uint8_t soc$nutcore$dataBuffer_1_cf_crossPageIPFFix$NEXT; // width = 1
uint8_t soc$nutcore$dataBuffer_1_cf_exceptionVec_0$NEXT; // width = 1
uint8_t soc$nutcore$dataBuffer_1_cf_exceptionVec_1$NEXT; // width = 1
uint8_t soc$nutcore$dataBuffer_1_cf_exceptionVec_10$NEXT; // width = 1
uint8_t soc$nutcore$dataBuffer_1_cf_exceptionVec_11$NEXT; // width = 1
uint8_t soc$nutcore$dataBuffer_1_cf_exceptionVec_12$NEXT; // width = 1
uint8_t soc$nutcore$dataBuffer_1_cf_exceptionVec_13$NEXT; // width = 1
uint8_t soc$nutcore$dataBuffer_1_cf_exceptionVec_14$NEXT; // width = 1
uint8_t soc$nutcore$dataBuffer_1_cf_exceptionVec_15$NEXT; // width = 1
uint8_t soc$nutcore$dataBuffer_1_cf_exceptionVec_2$NEXT; // width = 1
uint8_t soc$nutcore$dataBuffer_1_cf_exceptionVec_3$NEXT; // width = 1
uint8_t soc$nutcore$dataBuffer_1_cf_exceptionVec_5$NEXT; // width = 1
uint8_t soc$nutcore$dataBuffer_1_cf_exceptionVec_7$NEXT; // width = 1
uint8_t soc$nutcore$dataBuffer_1_cf_exceptionVec_8$NEXT; // width = 1
uint8_t soc$nutcore$dataBuffer_1_cf_exceptionVec_9$NEXT; // width = 1
uint8_t soc$nutcore$dataBuffer_1_cf_intrVec_0$NEXT; // width = 1
uint8_t soc$nutcore$dataBuffer_1_cf_intrVec_1$NEXT; // width = 1
uint8_t soc$nutcore$dataBuffer_1_cf_intrVec_10$NEXT; // width = 1
uint8_t soc$nutcore$dataBuffer_1_cf_intrVec_11$NEXT; // width = 1
uint8_t soc$nutcore$dataBuffer_1_cf_intrVec_2$NEXT; // width = 1
uint8_t soc$nutcore$dataBuffer_1_cf_intrVec_3$NEXT; // width = 1
uint8_t soc$nutcore$dataBuffer_1_cf_intrVec_4$NEXT; // width = 1
uint8_t soc$nutcore$dataBuffer_1_cf_intrVec_5$NEXT; // width = 1
uint8_t soc$nutcore$dataBuffer_1_cf_intrVec_6$NEXT; // width = 1
uint8_t soc$nutcore$dataBuffer_1_cf_intrVec_7$NEXT; // width = 1
uint8_t soc$nutcore$dataBuffer_1_cf_intrVec_8$NEXT; // width = 1
uint8_t soc$nutcore$dataBuffer_1_cf_intrVec_9$NEXT; // width = 1
uint8_t soc$nutcore$dataBuffer_1_ctrl_fuOpType$NEXT; // width = 7
uint8_t soc$nutcore$dataBuffer_1_ctrl_fuType$NEXT; // width = 3
uint8_t soc$nutcore$dataBuffer_1_ctrl_isNutCoreTrap$NEXT; // width = 1
uint8_t soc$nutcore$dataBuffer_1_ctrl_rfWen$NEXT; // width = 1
uint8_t soc$nutcore$dataBuffer_2_cf_brIdx$NEXT; // width = 1
uint8_t soc$nutcore$dataBuffer_2_cf_crossPageIPFFix$NEXT; // width = 1
uint8_t soc$nutcore$dataBuffer_2_cf_exceptionVec_0$NEXT; // width = 1
uint8_t soc$nutcore$dataBuffer_2_cf_exceptionVec_1$NEXT; // width = 1
uint8_t soc$nutcore$dataBuffer_2_cf_exceptionVec_10$NEXT; // width = 1
uint8_t soc$nutcore$dataBuffer_2_cf_exceptionVec_11$NEXT; // width = 1
uint8_t soc$nutcore$dataBuffer_2_cf_exceptionVec_12$NEXT; // width = 1
uint8_t soc$nutcore$dataBuffer_2_cf_exceptionVec_13$NEXT; // width = 1
uint8_t soc$nutcore$dataBuffer_2_cf_exceptionVec_14$NEXT; // width = 1
uint8_t soc$nutcore$dataBuffer_2_cf_exceptionVec_15$NEXT; // width = 1
uint8_t soc$nutcore$dataBuffer_2_cf_exceptionVec_2$NEXT; // width = 1
uint8_t soc$nutcore$dataBuffer_2_cf_exceptionVec_3$NEXT; // width = 1
uint8_t soc$nutcore$dataBuffer_2_cf_exceptionVec_5$NEXT; // width = 1
uint8_t soc$nutcore$dataBuffer_2_cf_exceptionVec_7$NEXT; // width = 1
uint8_t soc$nutcore$dataBuffer_2_cf_exceptionVec_8$NEXT; // width = 1
uint8_t soc$nutcore$dataBuffer_2_cf_exceptionVec_9$NEXT; // width = 1
uint8_t soc$nutcore$dataBuffer_2_cf_intrVec_0$NEXT; // width = 1
uint8_t soc$nutcore$dataBuffer_2_cf_intrVec_1$NEXT; // width = 1
uint8_t soc$nutcore$dataBuffer_2_cf_intrVec_10$NEXT; // width = 1
uint8_t soc$nutcore$dataBuffer_2_cf_intrVec_11$NEXT; // width = 1
uint8_t soc$nutcore$dataBuffer_2_cf_intrVec_2$NEXT; // width = 1
uint8_t soc$nutcore$dataBuffer_2_cf_intrVec_3$NEXT; // width = 1
uint8_t soc$nutcore$dataBuffer_2_cf_intrVec_4$NEXT; // width = 1
uint8_t soc$nutcore$dataBuffer_2_cf_intrVec_5$NEXT; // width = 1
uint8_t soc$nutcore$dataBuffer_2_cf_intrVec_6$NEXT; // width = 1
uint8_t soc$nutcore$dataBuffer_2_cf_intrVec_7$NEXT; // width = 1
uint8_t soc$nutcore$dataBuffer_2_cf_intrVec_8$NEXT; // width = 1
uint8_t soc$nutcore$dataBuffer_2_cf_intrVec_9$NEXT; // width = 1
uint8_t soc$nutcore$dataBuffer_2_ctrl_fuOpType$NEXT; // width = 7
uint8_t soc$nutcore$dataBuffer_2_ctrl_fuType$NEXT; // width = 3
uint8_t soc$nutcore$dataBuffer_2_ctrl_isNutCoreTrap$NEXT; // width = 1
uint8_t soc$nutcore$dataBuffer_2_ctrl_rfWen$NEXT; // width = 1
uint8_t soc$nutcore$dataBuffer_3_cf_brIdx$NEXT; // width = 1
uint8_t soc$nutcore$dataBuffer_3_cf_crossPageIPFFix$NEXT; // width = 1
uint8_t soc$nutcore$dataBuffer_3_cf_exceptionVec_0$NEXT; // width = 1
uint8_t soc$nutcore$dataBuffer_3_cf_exceptionVec_1$NEXT; // width = 1
uint8_t soc$nutcore$dataBuffer_3_cf_exceptionVec_10$NEXT; // width = 1
uint8_t soc$nutcore$dataBuffer_3_cf_exceptionVec_11$NEXT; // width = 1
uint8_t soc$nutcore$dataBuffer_3_cf_exceptionVec_12$NEXT; // width = 1
uint8_t soc$nutcore$dataBuffer_3_cf_exceptionVec_13$NEXT; // width = 1
uint8_t soc$nutcore$dataBuffer_3_cf_exceptionVec_14$NEXT; // width = 1
uint8_t soc$nutcore$dataBuffer_3_cf_exceptionVec_15$NEXT; // width = 1
uint8_t soc$nutcore$dataBuffer_3_cf_exceptionVec_2$NEXT; // width = 1
uint8_t soc$nutcore$dataBuffer_3_cf_exceptionVec_3$NEXT; // width = 1
uint8_t soc$nutcore$dataBuffer_3_cf_exceptionVec_5$NEXT; // width = 1
uint8_t soc$nutcore$dataBuffer_3_cf_exceptionVec_7$NEXT; // width = 1
uint8_t soc$nutcore$dataBuffer_3_cf_exceptionVec_8$NEXT; // width = 1
uint8_t soc$nutcore$dataBuffer_3_cf_exceptionVec_9$NEXT; // width = 1
uint8_t soc$nutcore$dataBuffer_3_cf_intrVec_0$NEXT; // width = 1
uint8_t soc$nutcore$dataBuffer_3_cf_intrVec_1$NEXT; // width = 1
uint8_t soc$nutcore$dataBuffer_3_cf_intrVec_10$NEXT; // width = 1
uint8_t soc$nutcore$dataBuffer_3_cf_intrVec_11$NEXT; // width = 1
uint8_t soc$nutcore$dataBuffer_3_cf_intrVec_2$NEXT; // width = 1
uint8_t soc$nutcore$dataBuffer_3_cf_intrVec_3$NEXT; // width = 1
uint8_t soc$nutcore$dataBuffer_3_cf_intrVec_4$NEXT; // width = 1
uint8_t soc$nutcore$dataBuffer_3_cf_intrVec_5$NEXT; // width = 1
uint8_t soc$nutcore$dataBuffer_3_cf_intrVec_6$NEXT; // width = 1
uint8_t soc$nutcore$dataBuffer_3_cf_intrVec_7$NEXT; // width = 1
uint8_t soc$nutcore$dataBuffer_3_cf_intrVec_8$NEXT; // width = 1
uint8_t soc$nutcore$dataBuffer_3_cf_intrVec_9$NEXT; // width = 1
uint8_t soc$nutcore$dataBuffer_3_ctrl_fuOpType$NEXT; // width = 7
uint8_t soc$nutcore$dataBuffer_3_ctrl_fuType$NEXT; // width = 3
uint8_t soc$nutcore$dataBuffer_3_ctrl_isNutCoreTrap$NEXT; // width = 1
uint8_t soc$nutcore$dataBuffer_3_ctrl_rfWen$NEXT; // width = 1
uint8_t soc$nutcore$io_imem_cache$s3$respToL1Last_c_value$NEXT; // width = 3
uint8_t soc$nutcore$io_imem_cache$metaArray$r_0_dirty$NEXT; // width = 1
uint8_t soc$nutcore$io_imem_cache$metaArray$r_1_dirty$NEXT; // width = 1
uint8_t soc$nutcore$io_imem_cache$metaArray$r_2_dirty$NEXT; // width = 1
uint8_t soc$nutcore$io_imem_cache$metaArray$r_3_dirty$NEXT; // width = 1
uint8_t soc$nutcore$io_imem_cache$metaArray$ram$_resetSet$NEXT; // width = 7
uint8_t soc$nutcore$io_dmem_cache$metaArray$r_0_dirty$NEXT; // width = 1
uint8_t soc$nutcore$io_dmem_cache$metaArray$r_1_dirty$NEXT; // width = 1
uint8_t soc$nutcore$io_dmem_cache$metaArray$r_2_dirty$NEXT; // width = 1
uint8_t soc$nutcore$io_dmem_cache$metaArray$r_3_dirty$NEXT; // width = 1
uint8_t soc$nutcore$io_dmem_cache$metaArray$ram$_resetSet$NEXT; // width = 7
uint64_t soc$nutcore$io_dmem_cache$dataArray$r__0_data$NEXT; // width = 64
uint64_t soc$nutcore$io_dmem_cache$dataArray$r__1_data$NEXT; // width = 64
uint64_t soc$nutcore$io_dmem_cache$dataArray$r__2_data$NEXT; // width = 64
uint64_t soc$nutcore$io_dmem_cache$dataArray$r__3_data$NEXT; // width = 64
uint8_t soc$nutcore$frontend$valid$NEXT; // width = 1
uint8_t soc$nutcore$frontend$ifu$bp1$sp_value$NEXT; // width = 4
uint16_t soc$nutcore$frontend$ifu$bp1$btb$_resetSet$NEXT; // width = 9
uint8_t soc$nutcore$dtlb$mdTLB$resetSet$NEXT; // width = 4
uint8_t soc$nutcore$backend$exu$mdu$div$cnt_value$NEXT; // width = 6
uint8_t soc$mem_l2cacheOut_cache$metaArray$r_0_dirty$NEXT; // width = 1
uint8_t soc$mem_l2cacheOut_cache$metaArray$r_1_dirty$NEXT; // width = 1
uint8_t soc$mem_l2cacheOut_cache$metaArray$r_2_dirty$NEXT; // width = 1
uint8_t soc$mem_l2cacheOut_cache$metaArray$r_3_dirty$NEXT; // width = 1
uint16_t soc$mem_l2cacheOut_cache$metaArray$ram$_resetSet$NEXT; // width = 9
uint64_t soc$clint$inc_reg$NEXT; // width = 64
uint8_t soc$clint$io_in_b_valid_r$NEXT; // width = 1
uint8_t soc$clint$ren_REG; // width = 1
uint8_t soc$clint$io_in_r_valid_r$NEXT; // width = 1
uint8_t mmio$uart$ren_REG$NEXT; // width = 1
uint8_t mmio$uart$r_busy$NEXT; // width = 1
uint8_t mmio$uart$ren_REG; // width = 1
uint8_t mmio$meipGen$ren_REG$NEXT; // width = 1
uint8_t mmio$meipGen$r_busy$NEXT; // width = 1
uint8_t mmio$meipGen$ren_REG; // width = 1
uint8_t mmio$flash$ren_REG$NEXT; // width = 1
uint8_t mmio$flash$r_busy$NEXT; // width = 1
uint64_t mmio$flash$io_in_r_bits_data_REG; // width = 64
uint8_t soc$nutcore$io_dmem_cache$s3$respToL1Last_c_value$NEXT; // width = 3
uint8_t soc$nutcore$io_dmem_cache$s3_io_in_bits_r_req_cmd$NEXT; // width = 4
uint8_t soc$nutcore$mmioXbar$inputArb$lockIdx$NEXT; // width = 1
uint8_t soc$nutcore$mmioXbar$inflightSrc$NEXT; // width = 1
uint8_t mmio$dma$ren_REG$NEXT; // width = 1
uint8_t mmio$dma$r_busy$NEXT; // width = 1
uint8_t mmio$dma$ren_REG; // width = 1
uint8_t soc$mem_l2cacheOut_cache$s3$alreadyOutFire$NEXT; // width = 1
uint8_t soc$mem_l2cacheOut_cache$s3$needFlush$NEXT; // width = 1
uint64_t soc$mem_l2cacheIn_prefetcher$lastReqAddr$NEXT; // width = 64
uint8_t soc$nutcore$io_dmem_cache$s3$alreadyOutFire$NEXT; // width = 1
uint8_t soc$nutcore$io_dmem_cache$s3$needFlush$NEXT; // width = 1
uint32_t mmio$dma$src$NEXT; // width = 32
uint32_t mmio$dma$len$NEXT; // width = 32
uint8_t soc$nutcore$dtlb$tlbExec$level$NEXT; // width = 2
uint8_t soc$nutcore$itlb$tlbExec$level$NEXT; // width = 2
uint8_t soc$nutcore$backend$exu$lsu$mmioReg$NEXT; // width = 1
uint8_t soc$nutcore$ringBufferTail$NEXT; // width = 2
uint8_t soc$nutcore$backend$exu_io_in_bits_r_ctrl_rfDest$NEXT; // width = 5
uint8_t soc$nutcore$backend$exu_io_in_bits_r_ctrl_rfWen$NEXT; // width = 1
uint8_t soc$nutcore$backend$exu_io_in_bits_r_ctrl_fuType$NEXT; // width = 3
uint64_t soc$nutcore$backend$exu_io_in_bits_r_cf_pc$NEXT; // width = 39
uint64_t soc$nutcore$backend$exu_io_in_bits_r_cf_instr$NEXT; // width = 64
uint128_t soc$nutcore$backend$exu$mdu$mul$io_out_bits_REG_2; // width = 128
uint8_t soc$nutcore$io_dmem_cache$s3$state$NEXT; // width = 4
uint8_t soc$nutcore$io_imem_cache$s3$alreadyOutFire$NEXT; // width = 1
uint8_t soc$nutcore$io_imem_cache$s3$needFlush$NEXT; // width = 1
uint8_t soc$nutcore$itlb$tlbExec_io_in_bits_r_size$NEXT; // width = 3
uint128_t soc$nutcore$itlb$tlbExec_io_in_bits_r_user$NEXT; // width = 87
uint8_t soc$nutcore$itlb$tlbExec_io_in_bits_r_wmask$NEXT; // width = 8
uint8_t soc$nutcore$itlb$tlbExec$state$NEXT; // width = 3
uint8_t soc$nutcore$io_imem_cache$s3$state$NEXT; // width = 4
uint8_t soc$nutcore$io_imem_cache$s3$afterFirstRead$NEXT; // width = 1
uint8_t mem$io_in_r_valid_r$NEXT; // width = 1
uint128_t soc$nutcore$frontend$ifu$bp1$btb$array_0[512]; // width = 73
uint8_t soc$nutcore$frontend$ifu$bp1$pht[512]; // width = 2
uint64_t soc$nutcore$frontend$ifu$bp1$ras[16]; // width = 39
uint64_t soc$nutcore$frontend$ibf_io_in_q$ram_instr[4]; // width = 64
uint64_t soc$nutcore$frontend$ibf_io_in_q$ram_pc[4]; // width = 39
uint64_t soc$nutcore$frontend$ibf_io_in_q$ram_pnpc[4]; // width = 39
uint8_t soc$nutcore$frontend$ibf_io_in_q$ram_exceptionVec_12[4]; // width = 1
uint8_t soc$nutcore$frontend$ibf_io_in_q$ram_brIdx[4]; // width = 4
uint64_t soc$nutcore$backend$isu$rf[32]; // width = 64
uint32_t soc$nutcore$io_imem_cache$metaArray$ram$array_0[128]; // width = 21
uint32_t soc$nutcore$io_imem_cache$metaArray$ram$array_1[128]; // width = 21
uint32_t soc$nutcore$io_imem_cache$metaArray$ram$array_2[128]; // width = 21
uint32_t soc$nutcore$io_imem_cache$metaArray$ram$array_3[128]; // width = 21
uint64_t soc$nutcore$io_imem_cache$dataArray$ram$array_0[1024]; // width = 64
uint64_t soc$nutcore$io_imem_cache$dataArray$ram$array_1[1024]; // width = 64
uint64_t soc$nutcore$io_imem_cache$dataArray$ram$array_2[1024]; // width = 64
uint64_t soc$nutcore$io_imem_cache$dataArray$ram$array_3[1024]; // width = 64
uint32_t soc$nutcore$io_dmem_cache$metaArray$ram$array_0[128]; // width = 21
uint32_t soc$nutcore$io_dmem_cache$metaArray$ram$array_1[128]; // width = 21
uint32_t soc$nutcore$io_dmem_cache$metaArray$ram$array_2[128]; // width = 21
uint32_t soc$nutcore$io_dmem_cache$metaArray$ram$array_3[128]; // width = 21
uint64_t soc$nutcore$io_dmem_cache$dataArray$ram$array_0[1024]; // width = 64
uint64_t soc$nutcore$io_dmem_cache$dataArray$ram$array_1[1024]; // width = 64
uint64_t soc$nutcore$io_dmem_cache$dataArray$ram$array_2[1024]; // width = 64
uint64_t soc$nutcore$io_dmem_cache$dataArray$ram$array_3[1024]; // width = 64
uint32_t soc$mem_l2cacheOut_cache$metaArray$ram$array_0[512]; // width = 19
uint32_t soc$mem_l2cacheOut_cache$metaArray$ram$array_1[512]; // width = 19
uint32_t soc$mem_l2cacheOut_cache$metaArray$ram$array_2[512]; // width = 19
uint32_t soc$mem_l2cacheOut_cache$metaArray$ram$array_3[512]; // width = 19
uint64_t soc$mem_l2cacheOut_cache$dataArray$ram$array_0[4096]; // width = 64
uint64_t soc$mem_l2cacheOut_cache$dataArray$ram$array_1[4096]; // width = 64
uint64_t soc$mem_l2cacheOut_cache$dataArray$ram$array_2[4096]; // width = 64
uint64_t soc$mem_l2cacheOut_cache$dataArray$ram$array_3[4096]; // width = 64
uint64_t mem$rdata_mem$mem[0x100000]; // width = 64
void set_reset(uint8_t val) {
reset = val;
for (int i = 0; i < 324; i ++) activeFlags[i] = -1;
}
void set_io_logCtrl_log_begin(uint64_t val) {
io_logCtrl_log_begin = val;
for (int i = 0; i < 324; i ++) activeFlags[i] = -1;
}
void set_io_logCtrl_log_end(uint64_t val) {
io_logCtrl_log_end = val;
for (int i = 0; i < 324; i ++) activeFlags[i] = -1;
}
void set_io_logCtrl_log_level(uint64_t val) {
io_logCtrl_log_level = val;
for (int i = 0; i < 324; i ++) activeFlags[i] = -1;
}
void set_io_perfInfo_clean(uint8_t val) {
io_perfInfo_clean = val;
for (int i = 0; i < 324; i ++) activeFlags[i] = -1;
}
void set_io_perfInfo_dump(uint8_t val) {
io_perfInfo_dump = val;
for (int i = 0; i < 324; i ++) activeFlags[i] = -1;
}
void set_io_uart_in_ch(uint8_t val) {
io_uart_in_ch = val;
for (int i = 0; i < 324; i ++) activeFlags[i] = -1;
}
uint8_t get_io_uart_out_valid() {
return io_uart_out_valid;
}
uint8_t get_io_uart_out_ch() {
return io_uart_out_ch;
}
uint8_t get_io_uart_in_valid() {
return io_uart_in_valid;
}
void step();
void subStep0();
void subStep1();
void subStep2();
void subStep3();
void subStep4();
void subStep5();
void subStep6();
void writeMem();
void resetAll();
};
#endif
