<profile>

<section name = "Vitis HLS Report for 'xFDuplicate_rows_Pipeline_Col_Loop'" level="0">
<item name = "Date">Mon Feb 20 16:35:15 2023
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">canny_accel</item>
<item name = "Solution">solution (Vitis Kernel Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu9eg-ffvb1156-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">6.67 ns, 3.676 ns, 1.80 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">1922, 1922, 12.814 us, 12.814 us, 1922, 1922, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Col_Loop">1920, 1920, 2, 1, 1, 1920, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 50, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 90, -</column>
<column name="Register">-, -, 19, -, -</column>
<specialColumn name="Available">1824, 2520, 548160, 274080, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln1027_fu_114_p2">+, 0, 0, 23, 16, 1</column>
<column name="ap_block_pp0_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_ext_blocking_n">and, 0, 0, 2, 2, 2</column>
<column name="ap_int_blocking_cur_n">and, 0, 0, 2, 1, 1</column>
<column name="ap_int_blocking_n">and, 0, 0, 2, 1, 2</column>
<column name="ap_str_blocking_n">and, 0, 0, 2, 2, 2</column>
<column name="icmp_ln75_fu_108_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="ap_block_state2_pp0_stage0_iter1">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_col_V_load">9, 2, 16, 32</column>
<column name="col_V_fu_46">9, 2, 16, 32</column>
<column name="gradx1_mat_data3_blk_n">9, 2, 1, 2</column>
<column name="gradx2_mat_data4_blk_n">9, 2, 1, 2</column>
<column name="gradx_mat_data2_blk_n">9, 2, 1, 2</column>
<column name="grady1_mat_data6_blk_n">9, 2, 1, 2</column>
<column name="grady2_mat_data7_blk_n">9, 2, 1, 2</column>
<column name="grady_mat_data5_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="col_V_fu_46">16, 0, 16, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, xFDuplicate_rows_Pipeline_Col_Loop, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, xFDuplicate_rows_Pipeline_Col_Loop, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, xFDuplicate_rows_Pipeline_Col_Loop, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, xFDuplicate_rows_Pipeline_Col_Loop, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, xFDuplicate_rows_Pipeline_Col_Loop, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, xFDuplicate_rows_Pipeline_Col_Loop, return value</column>
<column name="ap_ext_blocking_n">out, 1, ap_ctrl_hs, xFDuplicate_rows_Pipeline_Col_Loop, return value</column>
<column name="ap_str_blocking_n">out, 1, ap_ctrl_hs, xFDuplicate_rows_Pipeline_Col_Loop, return value</column>
<column name="ap_int_blocking_n">out, 1, ap_ctrl_hs, xFDuplicate_rows_Pipeline_Col_Loop, return value</column>
<column name="grady_mat_data5_dout">in, 16, ap_fifo, grady_mat_data5, pointer</column>
<column name="grady_mat_data5_num_data_valid">in, 2, ap_fifo, grady_mat_data5, pointer</column>
<column name="grady_mat_data5_fifo_cap">in, 2, ap_fifo, grady_mat_data5, pointer</column>
<column name="grady_mat_data5_empty_n">in, 1, ap_fifo, grady_mat_data5, pointer</column>
<column name="grady_mat_data5_read">out, 1, ap_fifo, grady_mat_data5, pointer</column>
<column name="gradx_mat_data2_dout">in, 16, ap_fifo, gradx_mat_data2, pointer</column>
<column name="gradx_mat_data2_num_data_valid">in, 2, ap_fifo, gradx_mat_data2, pointer</column>
<column name="gradx_mat_data2_fifo_cap">in, 2, ap_fifo, gradx_mat_data2, pointer</column>
<column name="gradx_mat_data2_empty_n">in, 1, ap_fifo, gradx_mat_data2, pointer</column>
<column name="gradx_mat_data2_read">out, 1, ap_fifo, gradx_mat_data2, pointer</column>
<column name="gradx1_mat_data3_din">out, 16, ap_fifo, gradx1_mat_data3, pointer</column>
<column name="gradx1_mat_data3_num_data_valid">in, 2, ap_fifo, gradx1_mat_data3, pointer</column>
<column name="gradx1_mat_data3_fifo_cap">in, 2, ap_fifo, gradx1_mat_data3, pointer</column>
<column name="gradx1_mat_data3_full_n">in, 1, ap_fifo, gradx1_mat_data3, pointer</column>
<column name="gradx1_mat_data3_write">out, 1, ap_fifo, gradx1_mat_data3, pointer</column>
<column name="gradx2_mat_data4_din">out, 16, ap_fifo, gradx2_mat_data4, pointer</column>
<column name="gradx2_mat_data4_num_data_valid">in, 2, ap_fifo, gradx2_mat_data4, pointer</column>
<column name="gradx2_mat_data4_fifo_cap">in, 2, ap_fifo, gradx2_mat_data4, pointer</column>
<column name="gradx2_mat_data4_full_n">in, 1, ap_fifo, gradx2_mat_data4, pointer</column>
<column name="gradx2_mat_data4_write">out, 1, ap_fifo, gradx2_mat_data4, pointer</column>
<column name="grady1_mat_data6_din">out, 16, ap_fifo, grady1_mat_data6, pointer</column>
<column name="grady1_mat_data6_num_data_valid">in, 2, ap_fifo, grady1_mat_data6, pointer</column>
<column name="grady1_mat_data6_fifo_cap">in, 2, ap_fifo, grady1_mat_data6, pointer</column>
<column name="grady1_mat_data6_full_n">in, 1, ap_fifo, grady1_mat_data6, pointer</column>
<column name="grady1_mat_data6_write">out, 1, ap_fifo, grady1_mat_data6, pointer</column>
<column name="grady2_mat_data7_din">out, 16, ap_fifo, grady2_mat_data7, pointer</column>
<column name="grady2_mat_data7_num_data_valid">in, 2, ap_fifo, grady2_mat_data7, pointer</column>
<column name="grady2_mat_data7_fifo_cap">in, 2, ap_fifo, grady2_mat_data7, pointer</column>
<column name="grady2_mat_data7_full_n">in, 1, ap_fifo, grady2_mat_data7, pointer</column>
<column name="grady2_mat_data7_write">out, 1, ap_fifo, grady2_mat_data7, pointer</column>
<column name="img_width_load">in, 16, ap_none, img_width_load, scalar</column>
</table>
</item>
</section>
</profile>
