%table generated from Verilog-A input
\index{MOSFET level 77!device output variables}
\begin{DeviceParamTableGenerated}{MOSFET level 77 Output Variables}{M_77_OutputVars}
QBI & Intrinsic Body Charge &   C & none \\ \hline
QSI & Intrinsic Source Charge &   C & none \\ \hline
QDI & Intrinsic Drain Charge &   C & none \\ \hline
QGI & Intrinsic Gate Charge &   C & none \\ \hline
CGGI &  Intrinsic g-g MOSFET capacitance &   F & none \\ \hline
CGBI &  Intrinsic g-b MOSFET capacitance &   F & none \\ \hline
CGSI &  Intrinsic g-s MOSFET capacitance &   F & none \\ \hline
CGDI &  Intrinsic g-d MOSFET capacitance &   F & none \\ \hline
CSGI &  Intrinsic s-g MOSFET capacitance &   F & none \\ \hline
CSBI &  Intrinsic s-b MOSFET capacitance &   F & none \\ \hline
CSSI &  Intrinsic s-s MOSFET capacitance &   F & none \\ \hline
CSDI &  Intrinsic s-d MOSFET capacitance &   F & none \\ \hline
CDGI &  Intrinsic d-g MOSFET capacitance &   F & none \\ \hline
CDBI &  Intrinsic d-b MOSFET capacitance &   F & none \\ \hline
CDSI &  Intrinsic d-s MOSFET capacitance &   F & none \\ \hline
CDDI &  Intrinsic d-d MOSFET capacitance &   F & none \\ \hline
CBGI &  Intrinsic b-g MOSFET capacitance &   F & none \\ \hline
CBBI &  Intrinsic b-b MOSFET capacitance &   F & none \\ \hline
CBSI &  Intrinsic b-s MOSFET capacitance &   F & none \\ \hline
CBDI &  Intrinsic b-d MOSFET capacitance &   F & none \\ \hline
QB & Body Charge &   C & none \\ \hline
QS & Source Charge &   C & none \\ \hline
QD & Drain Charge &   C & none \\ \hline
QG & Gate Charge &   C & none \\ \hline
CGG & g-g MOSFET capacitance &   F & none \\ \hline
CGB & g-b MOSFET capacitance &   F & none \\ \hline
CGS & g-s MOSFET capacitance &   F & none \\ \hline
CGD & g-d MOSFET capacitance &   F & none \\ \hline
CSG & s-g MOSFET capacitance &   F & none \\ \hline
CSB & s-b MOSFET capacitance &   F & none \\ \hline
CSS & s-s MOSFET capacitance &   F & none \\ \hline
CSD & s-d MOSFET capacitance &   F & none \\ \hline
CDG & d-g MOSFET capacitance &   F & none \\ \hline
CDB & d-b MOSFET capacitance &   F & none \\ \hline
CDS & d-s MOSFET capacitance &   F & none \\ \hline
CDD & d-d MOSFET capacitance &   F & none \\ \hline
CBG & b-g MOSFET capacitance &   F & none \\ \hline
CBB & b-b MOSFET capacitance &   F & none \\ \hline
CBS & b-s MOSFET capacitance &   F & none \\ \hline
CBD & b-d MOSFET capacitance &   F & none \\ \hline
ISUB & Substrate Current &   A & none \\ \hline
IGIDL &  &   A & none \\ \hline
IGISL &  &   A & none \\ \hline
IGS &  &   A & none \\ \hline
IGD &  &   A & none \\ \hline
IGCS &  &   A & none \\ \hline
IGCD &  &   A & none \\ \hline
IGB &  &   A & none \\ \hline
CGSEXT &  &   F & none \\ \hline
CGDEXT &  &   F & none \\ \hline
CGBOV & Front Gate Charge &   F & none \\ \hline
CAPBS &  &   F & none \\ \hline
CAPBD &  &   F & none \\ \hline
WEFF &  &   m & none \\ \hline
LEFF &  &   m & none \\ \hline
WEFFCV &  &   m & none \\ \hline
LEFFCV &  &   m & none \\ \hline
IDS & Drain-Source current &   A & none \\ \hline
IDEFF & Effective drain Current &   A & none \\ \hline
ISEFF & Effective Source Current &   A & none \\ \hline
IGEFF & Effective Gate Current &   A & none \\ \hline
IBS &  &   A & none \\ \hline
IBD &  &   A & none \\ \hline
VDS & Drain to Source Voltage &   V & none \\ \hline
VGS & Gate to Source Voltage &   V & none \\ \hline
VBS & Body to Source Voltage &   V & none \\ \hline
VDSAT &  &   V & none \\ \hline
GM &  &   mho & none \\ \hline
GMBS &  &   mho & none \\ \hline
GDS &  &   mho & none \\ \hline
TK &  &   m & none \\ \hline
VTH & Threshold Voltage &   V & none \\ \hline
\end{DeviceParamTableGenerated}
