Analysis & Synthesis report for proj02
Sun Dec 03 23:53:54 2023
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Registers Removed During Synthesis
  9. General Register Statistics
 10. Inverted Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Parameter Settings for Inferred Entity Instance: saida:sai|sevenSeg10bitDec:ss10dRef|lpm_divide:Div1
 13. Parameter Settings for Inferred Entity Instance: saida:sai|sevenSeg10bitDec:ss10dRef|lpm_divide:Div0
 14. Parameter Settings for Inferred Entity Instance: saida:sai|sevenSeg10bitDec:ss10dActual|lpm_divide:Div1
 15. Parameter Settings for Inferred Entity Instance: saida:sai|sevenSeg10bitDec:ss10dActual|lpm_divide:Div0
 16. Parameter Settings for Inferred Entity Instance: saida:sai|sevenSeg10bitDec:ss10dRef|lpm_mult:Mult0
 17. Parameter Settings for Inferred Entity Instance: saida:sai|sevenSeg10bitDec:ss10dActual|lpm_mult:Mult0
 18. Parameter Settings for Inferred Entity Instance: entrada:ent|bitConcat:bcA|lpm_mult:Mult0
 19. Parameter Settings for Inferred Entity Instance: entrada:ent|rpmCalculator:rpmCalc|lpm_mult:Mult0
 20. Parameter Settings for Inferred Entity Instance: entrada:ent|rpmCalculator:rpmCalc|lpm_divide:Div0
 21. Parameter Settings for Inferred Entity Instance: sistema:sis|lpm_divide:Div0
 22. lpm_mult Parameter Settings by Entity Instance
 23. Post-Synthesis Netlist Statistics for Top Partition
 24. Elapsed Time Per Partition
 25. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Dec 03 23:53:54 2023       ;
; Quartus Prime Version              ; 17.0.0 Build 595 04/25/2017 SJ Lite Edition ;
; Revision Name                      ; proj02                                      ;
; Top-level Entity Name              ; arquitetura                                 ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 1,602                                       ;
;     Total combinational functions  ; 1,583                                       ;
;     Dedicated logic registers      ; 242                                         ;
; Total registers                    ; 242                                         ;
; Total pins                         ; 62                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                                      ; arquitetura        ; proj02             ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                          ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                           ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                       ; Library ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------+---------+
; clockdivider100kHz.vhdl          ; yes             ; User VHDL File               ; C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/clockdivider100kHz.vhdl    ;         ;
; arquitetura.vhdl                 ; yes             ; User VHDL File               ; C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/arquitetura.vhdl           ;         ;
; sevenSeg10bitDec.vhdl            ; yes             ; User VHDL File               ; C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/sevenSeg10bitDec.vhdl      ;         ;
; saida.vhdl                       ; yes             ; User VHDL File               ; C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/saida.vhdl                 ;         ;
; encoderCounter.vhdl              ; yes             ; User VHDL File               ; C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/encoderCounter.vhdl        ;         ;
; sistema.vhdl                     ; yes             ; User VHDL File               ; C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/sistema.vhdl               ;         ;
; sevenSegDecoder.vhdl             ; yes             ; User VHDL File               ; C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/sevenSegDecoder.vhdl       ;         ;
; rpmCalculator.vhdl               ; yes             ; User VHDL File               ; C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/rpmCalculator.vhdl         ;         ;
; rowEncoder.vhdl                  ; yes             ; User VHDL File               ; C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/rowEncoder.vhdl            ;         ;
; rowAndColEncoder.vhdl            ; yes             ; User VHDL File               ; C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/rowAndColEncoder.vhdl      ;         ;
; ringCounter.vhdl                 ; yes             ; User VHDL File               ; C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/ringCounter.vhdl           ;         ;
; Register_4Bits.vhdl              ; yes             ; User VHDL File               ; C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/Register_4Bits.vhdl        ;         ;
; Register_10Bits.vhdl             ; yes             ; User VHDL File               ; C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/Register_10Bits.vhdl       ;         ;
; registerSelector.vhdl            ; yes             ; User VHDL File               ; C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/registerSelector.vhdl      ;         ;
; keypadEncoder.vhdl               ; yes             ; User VHDL File               ; C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/keypadEncoder.vhdl         ;         ;
; entrada.vhdl                     ; yes             ; User VHDL File               ; C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/entrada.vhdl               ;         ;
; colEncoder.vhdl                  ; yes             ; User VHDL File               ; C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/colEncoder.vhdl            ;         ;
; clockDivider10Hz.vhdl            ; yes             ; User VHDL File               ; C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/clockDivider10Hz.vhdl      ;         ;
; clockDivider100Hz.vhdl           ; yes             ; User VHDL File               ; C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/clockDivider100Hz.vhdl     ;         ;
; bitConcat.vhdl                   ; yes             ; User VHDL File               ; C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/bitConcat.vhdl             ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_divide.tdf              ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/abs_divider.inc             ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sign_div_unsign.inc         ;         ;
; aglobal170.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/aglobal170.inc              ;         ;
; db/lpm_divide_p0p.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/db/lpm_divide_p0p.tdf      ;         ;
; db/abs_divider_kbg.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/db/abs_divider_kbg.tdf     ;         ;
; db/alt_u_div_57f.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/db/alt_u_div_57f.tdf       ;         ;
; db/add_sub_7pc.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/db/add_sub_7pc.tdf         ;         ;
; db/add_sub_8pc.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/db/add_sub_8pc.tdf         ;         ;
; db/lpm_abs_2v9.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/db/lpm_abs_2v9.tdf         ;         ;
; db/lpm_abs_h0a.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/db/lpm_abs_h0a.tdf         ;         ;
; db/lpm_divide_vim.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/db/lpm_divide_vim.tdf      ;         ;
; db/sign_div_unsign_nlh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/db/sign_div_unsign_nlh.tdf ;         ;
; db/alt_u_div_27f.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/db/alt_u_div_27f.tdf       ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mult.tdf                ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_add_sub.inc             ;         ;
; multcore.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/multcore.inc                ;         ;
; bypassff.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/bypassff.inc                ;         ;
; altshift.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altshift.inc                ;         ;
; multcore.tdf                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/multcore.tdf                ;         ;
; csa_add.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/csa_add.inc                 ;         ;
; mpar_add.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/mpar_add.inc                ;         ;
; muleabz.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/muleabz.inc                 ;         ;
; mul_lfrg.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/mul_lfrg.inc                ;         ;
; mul_boothc.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/mul_boothc.inc              ;         ;
; alt_ded_mult.inc                 ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/alt_ded_mult.inc            ;         ;
; alt_ded_mult_y.inc               ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/alt_ded_mult_y.inc          ;         ;
; dffpipe.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/dffpipe.inc                 ;         ;
; mpar_add.tdf                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/mpar_add.tdf                ;         ;
; altshift.tdf                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altshift.tdf                ;         ;
; lpm_add_sub.tdf                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf             ;         ;
; addcore.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/addcore.inc                 ;         ;
; look_add.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/look_add.inc                ;         ;
; alt_stratix_add_sub.inc          ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/alt_stratix_add_sub.inc     ;         ;
; db/add_sub_ngh.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/db/add_sub_ngh.tdf         ;         ;
; db/add_sub_rgh.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/db/add_sub_rgh.tdf         ;         ;
; db/lpm_divide_5jm.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/db/lpm_divide_5jm.tdf      ;         ;
; db/sign_div_unsign_tlh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/db/sign_div_unsign_tlh.tdf ;         ;
; db/alt_u_div_e7f.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/db/alt_u_div_e7f.tdf       ;         ;
; db/lpm_divide_q0p.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/db/lpm_divide_q0p.tdf      ;         ;
; db/abs_divider_lbg.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/db/abs_divider_lbg.tdf     ;         ;
; db/alt_u_div_67f.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/db/alt_u_div_67f.tdf       ;         ;
; db/lpm_abs_i0a.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/db/lpm_abs_i0a.tdf         ;         ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 1,602     ;
;                                             ;           ;
; Total combinational functions               ; 1583      ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 447       ;
;     -- 3 input functions                    ; 478       ;
;     -- <=2 input functions                  ; 658       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 1046      ;
;     -- arithmetic mode                      ; 537       ;
;                                             ;           ;
; Total registers                             ; 242       ;
;     -- Dedicated logic registers            ; 242       ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 62        ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 99        ;
; Total fan-out                               ; 5140      ;
; Average fan-out                             ; 2.64      ;
+---------------------------------------------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                          ;
+------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                           ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                   ; Entity Name         ; Library Name ;
+------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |arquitetura                                         ; 1583 (0)            ; 242 (0)                   ; 0           ; 0            ; 0       ; 0         ; 62   ; 0            ; |arquitetura                                                                                                                                                          ; arquitetura         ; work         ;
;    |entrada:ent|                                     ; 709 (1)             ; 166 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arquitetura|entrada:ent                                                                                                                                              ; entrada             ; work         ;
;       |ClockDivider100Hz:cd100|                      ; 75 (75)             ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arquitetura|entrada:ent|ClockDivider100Hz:cd100                                                                                                                      ; ClockDivider100Hz   ; work         ;
;       |ClockDivider100kHz:cd100k|                    ; 75 (75)             ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arquitetura|entrada:ent|ClockDivider100kHz:cd100k                                                                                                                    ; ClockDivider100kHz  ; work         ;
;       |ClockDivider10Hz:cd10|                        ; 76 (76)             ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arquitetura|entrada:ent|ClockDivider10Hz:cd10                                                                                                                        ; ClockDivider10Hz    ; work         ;
;       |Register_10Bits:R4|                           ; 9 (9)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arquitetura|entrada:ent|Register_10Bits:R4                                                                                                                           ; Register_10Bits     ; work         ;
;       |Register_4Bits:R1|                            ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arquitetura|entrada:ent|Register_4Bits:R1                                                                                                                            ; Register_4Bits      ; work         ;
;       |Register_4Bits:R2|                            ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arquitetura|entrada:ent|Register_4Bits:R2                                                                                                                            ; Register_4Bits      ; work         ;
;       |Register_4Bits:R3|                            ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arquitetura|entrada:ent|Register_4Bits:R3                                                                                                                            ; Register_4Bits      ; work         ;
;       |bitConcat:bcA|                                ; 18 (13)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arquitetura|entrada:ent|bitConcat:bcA                                                                                                                                ; bitConcat           ; work         ;
;          |lpm_mult:Mult0|                            ; 5 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arquitetura|entrada:ent|bitConcat:bcA|lpm_mult:Mult0                                                                                                                 ; lpm_mult            ; work         ;
;             |multcore:mult_core|                     ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arquitetura|entrada:ent|bitConcat:bcA|lpm_mult:Mult0|multcore:mult_core                                                                                              ; multcore            ; work         ;
;       |encoderCounter:ec|                            ; 13 (13)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arquitetura|entrada:ent|encoderCounter:ec                                                                                                                            ; encoderCounter      ; work         ;
;       |keypadEncoder:ke|                             ; 14 (2)              ; 5 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arquitetura|entrada:ent|keypadEncoder:ke                                                                                                                             ; keypadEncoder       ; work         ;
;          |colEncoder:CE|                             ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arquitetura|entrada:ent|keypadEncoder:ke|colEncoder:CE                                                                                                               ; colEncoder          ; work         ;
;          |ringCounter:RC|                            ; 4 (4)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arquitetura|entrada:ent|keypadEncoder:ke|ringCounter:RC                                                                                                              ; ringCounter         ; work         ;
;          |rowAndColEncoder:RaCE|                     ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arquitetura|entrada:ent|keypadEncoder:ke|rowAndColEncoder:RaCE                                                                                                       ; rowAndColEncoder    ; work         ;
;          |rowEncoder:RE|                             ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arquitetura|entrada:ent|keypadEncoder:ke|rowEncoder:RE                                                                                                               ; rowEncoder          ; work         ;
;       |registerSelector:rs|                          ; 5 (5)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arquitetura|entrada:ent|registerSelector:rs                                                                                                                          ; registerSelector    ; work         ;
;       |rpmCalculator:rpmCalc|                        ; 423 (11)            ; 21 (21)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arquitetura|entrada:ent|rpmCalculator:rpmCalc                                                                                                                        ; rpmCalculator       ; work         ;
;          |lpm_divide:Div0|                           ; 352 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arquitetura|entrada:ent|rpmCalculator:rpmCalc|lpm_divide:Div0                                                                                                        ; lpm_divide          ; work         ;
;             |lpm_divide_5jm:auto_generated|          ; 352 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arquitetura|entrada:ent|rpmCalculator:rpmCalc|lpm_divide:Div0|lpm_divide_5jm:auto_generated                                                                          ; lpm_divide_5jm      ; work         ;
;                |sign_div_unsign_tlh:divider|         ; 352 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arquitetura|entrada:ent|rpmCalculator:rpmCalc|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider                                              ; sign_div_unsign_tlh ; work         ;
;                   |alt_u_div_e7f:divider|            ; 352 (352)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arquitetura|entrada:ent|rpmCalculator:rpmCalc|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider                        ; alt_u_div_e7f       ; work         ;
;          |lpm_mult:Mult0|                            ; 60 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arquitetura|entrada:ent|rpmCalculator:rpmCalc|lpm_mult:Mult0                                                                                                         ; lpm_mult            ; work         ;
;             |multcore:mult_core|                     ; 60 (29)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arquitetura|entrada:ent|rpmCalculator:rpmCalc|lpm_mult:Mult0|multcore:mult_core                                                                                      ; multcore            ; work         ;
;                |mpar_add:padder|                     ; 31 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arquitetura|entrada:ent|rpmCalculator:rpmCalc|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                      ; mpar_add            ; work         ;
;                   |lpm_add_sub:adder[0]|             ; 11 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arquitetura|entrada:ent|rpmCalculator:rpmCalc|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                 ; lpm_add_sub         ; work         ;
;                      |add_sub_ngh:auto_generated|    ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arquitetura|entrada:ent|rpmCalculator:rpmCalc|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_ngh:auto_generated                      ; add_sub_ngh         ; work         ;
;                   |lpm_add_sub:adder[1]|             ; 8 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arquitetura|entrada:ent|rpmCalculator:rpmCalc|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                 ; lpm_add_sub         ; work         ;
;                      |add_sub_ngh:auto_generated|    ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arquitetura|entrada:ent|rpmCalculator:rpmCalc|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_ngh:auto_generated                      ; add_sub_ngh         ; work         ;
;                   |mpar_add:sub_par_add|             ; 12 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arquitetura|entrada:ent|rpmCalculator:rpmCalc|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                 ; mpar_add            ; work         ;
;                      |lpm_add_sub:adder[0]|          ; 12 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arquitetura|entrada:ent|rpmCalculator:rpmCalc|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                            ; lpm_add_sub         ; work         ;
;                         |add_sub_rgh:auto_generated| ; 12 (12)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arquitetura|entrada:ent|rpmCalculator:rpmCalc|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_rgh:auto_generated ; add_sub_rgh         ; work         ;
;    |saida:sai|                                       ; 572 (50)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arquitetura|saida:sai                                                                                                                                                ; saida               ; work         ;
;       |sevenSeg10bitDec:ss10dActual|                 ; 261 (35)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arquitetura|saida:sai|sevenSeg10bitDec:ss10dActual                                                                                                                   ; sevenSeg10bitDec    ; work         ;
;          |lpm_divide:Div0|                           ; 69 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arquitetura|saida:sai|sevenSeg10bitDec:ss10dActual|lpm_divide:Div0                                                                                                   ; lpm_divide          ; work         ;
;             |lpm_divide_vim:auto_generated|          ; 69 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arquitetura|saida:sai|sevenSeg10bitDec:ss10dActual|lpm_divide:Div0|lpm_divide_vim:auto_generated                                                                     ; lpm_divide_vim      ; work         ;
;                |sign_div_unsign_nlh:divider|         ; 69 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arquitetura|saida:sai|sevenSeg10bitDec:ss10dActual|lpm_divide:Div0|lpm_divide_vim:auto_generated|sign_div_unsign_nlh:divider                                         ; sign_div_unsign_nlh ; work         ;
;                   |alt_u_div_27f:divider|            ; 69 (69)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arquitetura|saida:sai|sevenSeg10bitDec:ss10dActual|lpm_divide:Div0|lpm_divide_vim:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_27f:divider                   ; alt_u_div_27f       ; work         ;
;          |lpm_divide:Div1|                           ; 151 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arquitetura|saida:sai|sevenSeg10bitDec:ss10dActual|lpm_divide:Div1                                                                                                   ; lpm_divide          ; work         ;
;             |lpm_divide_p0p:auto_generated|          ; 151 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arquitetura|saida:sai|sevenSeg10bitDec:ss10dActual|lpm_divide:Div1|lpm_divide_p0p:auto_generated                                                                     ; lpm_divide_p0p      ; work         ;
;                |abs_divider_kbg:divider|             ; 151 (8)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arquitetura|saida:sai|sevenSeg10bitDec:ss10dActual|lpm_divide:Div1|lpm_divide_p0p:auto_generated|abs_divider_kbg:divider                                             ; abs_divider_kbg     ; work         ;
;                   |alt_u_div_57f:divider|            ; 132 (132)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arquitetura|saida:sai|sevenSeg10bitDec:ss10dActual|lpm_divide:Div1|lpm_divide_p0p:auto_generated|abs_divider_kbg:divider|alt_u_div_57f:divider                       ; alt_u_div_57f       ; work         ;
;                   |lpm_abs_h0a:my_abs_num|           ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arquitetura|saida:sai|sevenSeg10bitDec:ss10dActual|lpm_divide:Div1|lpm_divide_p0p:auto_generated|abs_divider_kbg:divider|lpm_abs_h0a:my_abs_num                      ; lpm_abs_h0a         ; work         ;
;          |lpm_mult:Mult0|                            ; 6 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arquitetura|saida:sai|sevenSeg10bitDec:ss10dActual|lpm_mult:Mult0                                                                                                    ; lpm_mult            ; work         ;
;             |multcore:mult_core|                     ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arquitetura|saida:sai|sevenSeg10bitDec:ss10dActual|lpm_mult:Mult0|multcore:mult_core                                                                                 ; multcore            ; work         ;
;       |sevenSeg10bitDec:ss10dRef|                    ; 249 (22)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arquitetura|saida:sai|sevenSeg10bitDec:ss10dRef                                                                                                                      ; sevenSeg10bitDec    ; work         ;
;          |lpm_divide:Div0|                           ; 69 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arquitetura|saida:sai|sevenSeg10bitDec:ss10dRef|lpm_divide:Div0                                                                                                      ; lpm_divide          ; work         ;
;             |lpm_divide_vim:auto_generated|          ; 69 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arquitetura|saida:sai|sevenSeg10bitDec:ss10dRef|lpm_divide:Div0|lpm_divide_vim:auto_generated                                                                        ; lpm_divide_vim      ; work         ;
;                |sign_div_unsign_nlh:divider|         ; 69 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arquitetura|saida:sai|sevenSeg10bitDec:ss10dRef|lpm_divide:Div0|lpm_divide_vim:auto_generated|sign_div_unsign_nlh:divider                                            ; sign_div_unsign_nlh ; work         ;
;                   |alt_u_div_27f:divider|            ; 69 (69)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arquitetura|saida:sai|sevenSeg10bitDec:ss10dRef|lpm_divide:Div0|lpm_divide_vim:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_27f:divider                      ; alt_u_div_27f       ; work         ;
;          |lpm_divide:Div1|                           ; 152 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arquitetura|saida:sai|sevenSeg10bitDec:ss10dRef|lpm_divide:Div1                                                                                                      ; lpm_divide          ; work         ;
;             |lpm_divide_p0p:auto_generated|          ; 152 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arquitetura|saida:sai|sevenSeg10bitDec:ss10dRef|lpm_divide:Div1|lpm_divide_p0p:auto_generated                                                                        ; lpm_divide_p0p      ; work         ;
;                |abs_divider_kbg:divider|             ; 152 (8)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arquitetura|saida:sai|sevenSeg10bitDec:ss10dRef|lpm_divide:Div1|lpm_divide_p0p:auto_generated|abs_divider_kbg:divider                                                ; abs_divider_kbg     ; work         ;
;                   |alt_u_div_57f:divider|            ; 132 (132)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arquitetura|saida:sai|sevenSeg10bitDec:ss10dRef|lpm_divide:Div1|lpm_divide_p0p:auto_generated|abs_divider_kbg:divider|alt_u_div_57f:divider                          ; alt_u_div_57f       ; work         ;
;                   |lpm_abs_h0a:my_abs_num|           ; 12 (12)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arquitetura|saida:sai|sevenSeg10bitDec:ss10dRef|lpm_divide:Div1|lpm_divide_p0p:auto_generated|abs_divider_kbg:divider|lpm_abs_h0a:my_abs_num                         ; lpm_abs_h0a         ; work         ;
;          |lpm_mult:Mult0|                            ; 6 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arquitetura|saida:sai|sevenSeg10bitDec:ss10dRef|lpm_mult:Mult0                                                                                                       ; lpm_mult            ; work         ;
;             |multcore:mult_core|                     ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arquitetura|saida:sai|sevenSeg10bitDec:ss10dRef|lpm_mult:Mult0|multcore:mult_core                                                                                    ; multcore            ; work         ;
;       |sevenSegDecoder:ssdAQ1|                       ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arquitetura|saida:sai|sevenSegDecoder:ssdAQ1                                                                                                                         ; sevenSegDecoder     ; work         ;
;       |sevenSegDecoder:ssdAQ2|                       ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arquitetura|saida:sai|sevenSegDecoder:ssdAQ2                                                                                                                         ; sevenSegDecoder     ; work         ;
;       |sevenSegDecoder:ssdAQ3|                       ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arquitetura|saida:sai|sevenSegDecoder:ssdAQ3                                                                                                                         ; sevenSegDecoder     ; work         ;
;    |sistema:sis|                                     ; 302 (171)           ; 76 (76)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arquitetura|sistema:sis                                                                                                                                              ; sistema             ; work         ;
;       |lpm_divide:Div0|                              ; 131 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arquitetura|sistema:sis|lpm_divide:Div0                                                                                                                              ; lpm_divide          ; work         ;
;          |lpm_divide_q0p:auto_generated|             ; 131 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arquitetura|sistema:sis|lpm_divide:Div0|lpm_divide_q0p:auto_generated                                                                                                ; lpm_divide_q0p      ; work         ;
;             |abs_divider_lbg:divider|                ; 131 (20)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arquitetura|sistema:sis|lpm_divide:Div0|lpm_divide_q0p:auto_generated|abs_divider_lbg:divider                                                                        ; abs_divider_lbg     ; work         ;
;                |alt_u_div_67f:divider|               ; 99 (99)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arquitetura|sistema:sis|lpm_divide:Div0|lpm_divide_q0p:auto_generated|abs_divider_lbg:divider|alt_u_div_67f:divider                                                  ; alt_u_div_67f       ; work         ;
;                |lpm_abs_i0a:my_abs_num|              ; 12 (12)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arquitetura|sistema:sis|lpm_divide:Div0|lpm_divide_q0p:auto_generated|abs_divider_lbg:divider|lpm_abs_i0a:my_abs_num                                                 ; lpm_abs_i0a         ; work         ;
+------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                ;
+--------------------------------------------------+--------------------------------+
; Register name                                    ; Reason for Removal             ;
+--------------------------------------------------+--------------------------------+
; sistema:sis|E0[11..31]                           ; Merged with sistema:sis|E0[10] ;
; entrada:ent|encoderCounter:ec|pulseCount[13..31] ; Lost fanout                    ;
; Total Number of Removed Registers = 40           ;                                ;
+--------------------------------------------------+--------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 242   ;
; Number of registers using Synchronous Clear  ; 32    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 38    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 27    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------+
; Inverted Register Statistics                             ;
+------------------------------------------------+---------+
; Inverted Register                              ; Fan out ;
+------------------------------------------------+---------+
; entrada:ent|ClockDivider100Hz:cd100|count[0]   ; 2       ;
; entrada:ent|ClockDivider100kHz:cd100k|count[0] ; 2       ;
; entrada:ent|registerSelector:rs|state[2]       ; 6       ;
; entrada:ent|registerSelector:rs|state[1]       ; 6       ;
; entrada:ent|rpmCalculator:rpmCalc|calcRPM[0]   ; 1       ;
; entrada:ent|ClockDivider10Hz:cd10|count[0]     ; 2       ;
; Total number of inverted registers = 6         ;         ;
+------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------+
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |arquitetura|sistema:sis|U0[30]                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |arquitetura|entrada:ent|registerSelector:rs|state[2]       ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; No         ; |arquitetura|saida:sai|sevenSeg10bitDec:ss10dActual|ssA0[5] ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; No         ; |arquitetura|saida:sai|sevenSeg10bitDec:ss10dActual|ssA1[0] ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; No         ; |arquitetura|saida:sai|sevenSeg10bitDec:ss10dActual|ssA2[0] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: saida:sai|sevenSeg10bitDec:ss10dRef|lpm_divide:Div1 ;
+------------------------+----------------+------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                       ;
+------------------------+----------------+------------------------------------------------------------+
; LPM_WIDTHN             ; 13             ; Untyped                                                    ;
; LPM_WIDTHD             ; 5              ; Untyped                                                    ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                                    ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                                    ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                    ;
; CBXI_PARAMETER         ; lpm_divide_p0p ; Untyped                                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                             ;
+------------------------+----------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: saida:sai|sevenSeg10bitDec:ss10dRef|lpm_divide:Div0 ;
+------------------------+----------------+------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                       ;
+------------------------+----------------+------------------------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                                    ;
; LPM_WIDTHD             ; 7              ; Untyped                                                    ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                    ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                                    ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                    ;
; CBXI_PARAMETER         ; lpm_divide_vim ; Untyped                                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                             ;
+------------------------+----------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: saida:sai|sevenSeg10bitDec:ss10dActual|lpm_divide:Div1 ;
+------------------------+----------------+---------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                          ;
+------------------------+----------------+---------------------------------------------------------------+
; LPM_WIDTHN             ; 13             ; Untyped                                                       ;
; LPM_WIDTHD             ; 5              ; Untyped                                                       ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                                       ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                                       ;
; LPM_PIPELINE           ; 0              ; Untyped                                                       ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                                       ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                       ;
; CBXI_PARAMETER         ; lpm_divide_p0p ; Untyped                                                       ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                       ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                       ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                  ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                ;
+------------------------+----------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: saida:sai|sevenSeg10bitDec:ss10dActual|lpm_divide:Div0 ;
+------------------------+----------------+---------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                          ;
+------------------------+----------------+---------------------------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                                       ;
; LPM_WIDTHD             ; 7              ; Untyped                                                       ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                       ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                       ;
; LPM_PIPELINE           ; 0              ; Untyped                                                       ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                       ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                       ;
; CBXI_PARAMETER         ; lpm_divide_vim ; Untyped                                                       ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                       ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                       ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                  ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                ;
+------------------------+----------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: saida:sai|sevenSeg10bitDec:ss10dRef|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-------------------------------------+
; Parameter Name                                 ; Value        ; Type                                ;
+------------------------------------------------+--------------+-------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                      ;
; LPM_WIDTHA                                     ; 4            ; Untyped                             ;
; LPM_WIDTHB                                     ; 7            ; Untyped                             ;
; LPM_WIDTHP                                     ; 11           ; Untyped                             ;
; LPM_WIDTHR                                     ; 11           ; Untyped                             ;
; LPM_WIDTHS                                     ; 1            ; Untyped                             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                             ;
; LPM_PIPELINE                                   ; 0            ; Untyped                             ;
; LATENCY                                        ; 0            ; Untyped                             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                             ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                             ;
; USE_EAB                                        ; OFF          ; Untyped                             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                 ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                             ;
+------------------------------------------------+--------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: saida:sai|sevenSeg10bitDec:ss10dActual|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+----------------------------------------+
; Parameter Name                                 ; Value        ; Type                                   ;
+------------------------------------------------+--------------+----------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                         ;
; LPM_WIDTHA                                     ; 4            ; Untyped                                ;
; LPM_WIDTHB                                     ; 7            ; Untyped                                ;
; LPM_WIDTHP                                     ; 11           ; Untyped                                ;
; LPM_WIDTHR                                     ; 11           ; Untyped                                ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                ;
; LATENCY                                        ; 0            ; Untyped                                ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                                ;
; USE_EAB                                        ; OFF          ; Untyped                                ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                                ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                ;
+------------------------------------------------+--------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: entrada:ent|bitConcat:bcA|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+---------------------------+
; Parameter Name                                 ; Value        ; Type                      ;
+------------------------------------------------+--------------+---------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE            ;
; LPM_WIDTHA                                     ; 4            ; Untyped                   ;
; LPM_WIDTHB                                     ; 7            ; Untyped                   ;
; LPM_WIDTHP                                     ; 11           ; Untyped                   ;
; LPM_WIDTHR                                     ; 11           ; Untyped                   ;
; LPM_WIDTHS                                     ; 1            ; Untyped                   ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                   ;
; LPM_PIPELINE                                   ; 0            ; Untyped                   ;
; LATENCY                                        ; 0            ; Untyped                   ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                   ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                   ;
; USE_EAB                                        ; OFF          ; Untyped                   ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                   ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                   ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                   ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K       ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                   ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                   ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                   ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                   ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                   ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                   ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                   ;
+------------------------------------------------+--------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: entrada:ent|rpmCalculator:rpmCalc|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-----------------------------------+
; Parameter Name                                 ; Value        ; Type                              ;
+------------------------------------------------+--------------+-----------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                    ;
; LPM_WIDTHA                                     ; 13           ; Untyped                           ;
; LPM_WIDTHB                                     ; 10           ; Untyped                           ;
; LPM_WIDTHP                                     ; 23           ; Untyped                           ;
; LPM_WIDTHR                                     ; 23           ; Untyped                           ;
; LPM_WIDTHS                                     ; 1            ; Untyped                           ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                           ;
; LPM_PIPELINE                                   ; 0            ; Untyped                           ;
; LATENCY                                        ; 0            ; Untyped                           ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                           ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                           ;
; USE_EAB                                        ; OFF          ; Untyped                           ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                           ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                           ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                           ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K               ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                           ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                           ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                           ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                           ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                           ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                           ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                           ;
+------------------------------------------------+--------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: entrada:ent|rpmCalculator:rpmCalc|lpm_divide:Div0 ;
+------------------------+----------------+----------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                     ;
+------------------------+----------------+----------------------------------------------------------+
; LPM_WIDTHN             ; 23             ; Untyped                                                  ;
; LPM_WIDTHD             ; 9              ; Untyped                                                  ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                  ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                                  ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                  ;
; CBXI_PARAMETER         ; lpm_divide_5jm ; Untyped                                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                           ;
+------------------------+----------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sistema:sis|lpm_divide:Div0 ;
+------------------------+----------------+------------------------------------+
; Parameter Name         ; Value          ; Type                               ;
+------------------------+----------------+------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                            ;
; LPM_WIDTHD             ; 5              ; Untyped                            ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                            ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                            ;
; LPM_PIPELINE           ; 0              ; Untyped                            ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                            ;
; CBXI_PARAMETER         ; lpm_divide_q0p ; Untyped                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                     ;
+------------------------+----------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                ;
+---------------------------------------+-------------------------------------------------------+
; Name                                  ; Value                                                 ;
+---------------------------------------+-------------------------------------------------------+
; Number of entity instances            ; 4                                                     ;
; Entity Instance                       ; saida:sai|sevenSeg10bitDec:ss10dRef|lpm_mult:Mult0    ;
;     -- LPM_WIDTHA                     ; 4                                                     ;
;     -- LPM_WIDTHB                     ; 7                                                     ;
;     -- LPM_WIDTHP                     ; 11                                                    ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                              ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                    ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                   ;
;     -- USE_EAB                        ; OFF                                                   ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                  ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                    ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                    ;
; Entity Instance                       ; saida:sai|sevenSeg10bitDec:ss10dActual|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 4                                                     ;
;     -- LPM_WIDTHB                     ; 7                                                     ;
;     -- LPM_WIDTHP                     ; 11                                                    ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                              ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                    ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                   ;
;     -- USE_EAB                        ; OFF                                                   ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                  ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                    ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                    ;
; Entity Instance                       ; entrada:ent|bitConcat:bcA|lpm_mult:Mult0              ;
;     -- LPM_WIDTHA                     ; 4                                                     ;
;     -- LPM_WIDTHB                     ; 7                                                     ;
;     -- LPM_WIDTHP                     ; 11                                                    ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                              ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                    ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                   ;
;     -- USE_EAB                        ; OFF                                                   ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                  ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                    ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                    ;
; Entity Instance                       ; entrada:ent|rpmCalculator:rpmCalc|lpm_mult:Mult0      ;
;     -- LPM_WIDTHA                     ; 13                                                    ;
;     -- LPM_WIDTHB                     ; 10                                                    ;
;     -- LPM_WIDTHP                     ; 23                                                    ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                              ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                    ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                   ;
;     -- USE_EAB                        ; OFF                                                   ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                  ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                    ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                    ;
+---------------------------------------+-------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 62                          ;
; cycloneiii_ff         ; 242                         ;
;     CLR               ; 38                          ;
;     ENA               ; 27                          ;
;     SCLR              ; 32                          ;
;     plain             ; 145                         ;
; cycloneiii_io_obuf    ; 42                          ;
; cycloneiii_lcell_comb ; 1583                        ;
;     arith             ; 537                         ;
;         1 data inputs ; 4                           ;
;         2 data inputs ; 191                         ;
;         3 data inputs ; 342                         ;
;     normal            ; 1046                        ;
;         0 data inputs ; 54                          ;
;         1 data inputs ; 22                          ;
;         2 data inputs ; 387                         ;
;         3 data inputs ; 136                         ;
;         4 data inputs ; 447                         ;
;                       ;                             ;
; Max LUT depth         ; 45.30                       ;
; Average LUT depth     ; 26.74                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Processing started: Sun Dec 03 23:53:44 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off proj02 -c proj02
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file clockdivider100khz.vhdl
    Info (12022): Found design unit 1: ClockDivider100kHz-behavior File: C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/clockdivider100kHz.vhdl Line: 10
    Info (12023): Found entity 1: ClockDivider100kHz File: C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/clockdivider100kHz.vhdl Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file arquitetura.vhdl
    Info (12022): Found design unit 1: arquitetura-behavior File: C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/arquitetura.vhdl Line: 26
    Info (12023): Found entity 1: arquitetura File: C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/arquitetura.vhdl Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file sevenseg10bitdec.vhdl
    Info (12022): Found design unit 1: sevenSeg10bitDec-behavior File: C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/sevenSeg10bitDec.vhdl Line: 12
    Info (12023): Found entity 1: sevenSeg10bitDec File: C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/sevenSeg10bitDec.vhdl Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file saida.vhdl
    Info (12022): Found design unit 1: saida-behavior File: C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/saida.vhdl Line: 20
    Info (12023): Found entity 1: saida File: C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/saida.vhdl Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file outputmultiplexer.vhdl
    Info (12022): Found design unit 1: outputMultiplexer-behavior File: C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/outputMultiplexer.vhdl Line: 13
    Info (12023): Found entity 1: outputMultiplexer File: C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/outputMultiplexer.vhdl Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file encodercounter.vhdl
    Info (12022): Found design unit 1: encoderCounter-behavior File: C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/encoderCounter.vhdl Line: 17
    Info (12023): Found entity 1: encoderCounter File: C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/encoderCounter.vhdl Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file sistema.vhdl
    Info (12022): Found design unit 1: sistema-behavior File: C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/sistema.vhdl Line: 17
    Info (12023): Found entity 1: sistema File: C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/sistema.vhdl Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file sevensegdecoder.vhdl
    Info (12022): Found design unit 1: sevenSegDecoder-behavior File: C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/sevenSegDecoder.vhdl Line: 12
    Info (12023): Found entity 1: sevenSegDecoder File: C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/sevenSegDecoder.vhdl Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file rpmcalculator.vhdl
    Info (12022): Found design unit 1: rpmCalculator-behavior File: C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/rpmCalculator.vhdl Line: 17
    Info (12023): Found entity 1: rpmCalculator File: C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/rpmCalculator.vhdl Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file rowencoder.vhdl
    Info (12022): Found design unit 1: rowEncoder-behavior File: C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/rowEncoder.vhdl Line: 13
    Info (12023): Found entity 1: rowEncoder File: C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/rowEncoder.vhdl Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file rowandcolencoder.vhdl
    Info (12022): Found design unit 1: rowAndColEncoder-behavior File: C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/rowAndColEncoder.vhdl Line: 12
    Info (12023): Found entity 1: rowAndColEncoder File: C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/rowAndColEncoder.vhdl Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file ringcounter.vhdl
    Info (12022): Found design unit 1: ringCounter-behavior File: C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/ringCounter.vhdl Line: 13
    Info (12023): Found entity 1: ringCounter File: C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/ringCounter.vhdl Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file register_4bits.vhdl
    Info (12022): Found design unit 1: Register_4Bits-behavior File: C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/Register_4Bits.vhdl Line: 13
    Info (12023): Found entity 1: Register_4Bits File: C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/Register_4Bits.vhdl Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file register_10bits.vhdl
    Info (12022): Found design unit 1: Register_10Bits-behavior File: C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/Register_10Bits.vhdl Line: 13
    Info (12023): Found entity 1: Register_10Bits File: C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/Register_10Bits.vhdl Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file registerselector.vhdl
    Info (12022): Found design unit 1: registerSelector-behavior File: C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/registerSelector.vhdl Line: 14
    Info (12023): Found entity 1: registerSelector File: C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/registerSelector.vhdl Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file keypadhacked.vhdl
    Info (12022): Found design unit 1: keypadHACKED-behavior File: C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/keypadHACKED.vhdl Line: 17
    Info (12023): Found entity 1: keypadHACKED File: C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/keypadHACKED.vhdl Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file keypadencoder.vhdl
    Info (12022): Found design unit 1: keypadEncoder-behavior File: C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/keypadEncoder.vhdl Line: 17
    Info (12023): Found entity 1: keypadEncoder File: C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/keypadEncoder.vhdl Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file entrada.vhdl
    Info (12022): Found design unit 1: entrada-behavior File: C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/entrada.vhdl Line: 23
    Info (12023): Found entity 1: entrada File: C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/entrada.vhdl Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file colencoder.vhdl
    Info (12022): Found design unit 1: colEncoder-behavior File: C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/colEncoder.vhdl Line: 13
    Info (12023): Found entity 1: colEncoder File: C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/colEncoder.vhdl Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file clockdivider10hz.vhdl
    Info (12022): Found design unit 1: ClockDivider10Hz-behavior File: C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/clockDivider10Hz.vhdl Line: 10
    Info (12023): Found entity 1: ClockDivider10Hz File: C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/clockDivider10Hz.vhdl Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file clockdivider100hz.vhdl
    Info (12022): Found design unit 1: ClockDivider100Hz-behavior File: C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/clockDivider100Hz.vhdl Line: 10
    Info (12023): Found entity 1: ClockDivider100Hz File: C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/clockDivider100Hz.vhdl Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file bitconcat.vhdl
    Info (12022): Found design unit 1: bitConcat-behavior File: C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/bitConcat.vhdl Line: 15
    Info (12023): Found entity 1: bitConcat File: C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/bitConcat.vhdl Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file testclock20hz.bdf
    Info (12023): Found entity 1: testclock20hz
Info (12021): Found 1 design units, including 1 entities, in source file testsevenseg10bitdec.bdf
    Info (12023): Found entity 1: testSevenSeg10bitDec
Info (12021): Found 1 design units, including 1 entities, in source file testregister_10bits.bdf
    Info (12023): Found entity 1: testRegister_10Bits
Info (12021): Found 1 design units, including 1 entities, in source file testregisterselector.bdf
    Info (12023): Found entity 1: testRegisterSelector
Info (12127): Elaborating entity "arquitetura" for the top level hierarchy
Info (12128): Elaborating entity "entrada" for hierarchy "entrada:ent" File: C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/arquitetura.vhdl Line: 79
Info (12128): Elaborating entity "ClockDivider100Hz" for hierarchy "entrada:ent|ClockDivider100Hz:cd100" File: C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/entrada.vhdl Line: 126
Warning (10540): VHDL Signal Declaration warning at clockDivider100Hz.vhdl(15): used explicit default value for signal "oscillator" because signal was never assigned a value File: C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/clockDivider100Hz.vhdl Line: 15
Warning (10540): VHDL Signal Declaration warning at clockDivider100Hz.vhdl(16): used explicit default value for signal "newfrequency" because signal was never assigned a value File: C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/clockDivider100Hz.vhdl Line: 16
Warning (10542): VHDL Variable Declaration warning at clockDivider100Hz.vhdl(23): used initial value expression for variable "halfPeriod" because variable was never assigned a value File: C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/clockDivider100Hz.vhdl Line: 23
Warning (10492): VHDL Process Statement warning at clockDivider100Hz.vhdl(23): signal "oscillator" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/clockDivider100Hz.vhdl Line: 23
Warning (10492): VHDL Process Statement warning at clockDivider100Hz.vhdl(23): signal "newfrequency" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/clockDivider100Hz.vhdl Line: 23
Warning (10492): VHDL Process Statement warning at clockDivider100Hz.vhdl(35): signal "tmp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/clockDivider100Hz.vhdl Line: 35
Info (12128): Elaborating entity "keypadEncoder" for hierarchy "entrada:ent|keypadEncoder:ke" File: C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/entrada.vhdl Line: 127
Info (12128): Elaborating entity "ringCounter" for hierarchy "entrada:ent|keypadEncoder:ke|ringCounter:RC" File: C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/keypadEncoder.vhdl Line: 58
Info (12128): Elaborating entity "rowEncoder" for hierarchy "entrada:ent|keypadEncoder:ke|rowEncoder:RE" File: C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/keypadEncoder.vhdl Line: 59
Info (12128): Elaborating entity "colEncoder" for hierarchy "entrada:ent|keypadEncoder:ke|colEncoder:CE" File: C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/keypadEncoder.vhdl Line: 60
Info (12128): Elaborating entity "rowAndColEncoder" for hierarchy "entrada:ent|keypadEncoder:ke|rowAndColEncoder:RaCE" File: C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/keypadEncoder.vhdl Line: 61
Info (12128): Elaborating entity "registerSelector" for hierarchy "entrada:ent|registerSelector:rs" File: C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/entrada.vhdl Line: 128
Warning (10492): VHDL Process Statement warning at registerSelector.vhdl(22): signal "reset" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/registerSelector.vhdl Line: 22
Info (12128): Elaborating entity "Register_4Bits" for hierarchy "entrada:ent|Register_4Bits:R1" File: C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/entrada.vhdl Line: 131
Warning (10492): VHDL Process Statement warning at Register_4Bits.vhdl(19): signal "reset" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/Register_4Bits.vhdl Line: 19
Info (12128): Elaborating entity "bitConcat" for hierarchy "entrada:ent|bitConcat:bcA" File: C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/entrada.vhdl Line: 134
Info (12128): Elaborating entity "Register_10Bits" for hierarchy "entrada:ent|Register_10Bits:R4" File: C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/entrada.vhdl Line: 135
Warning (10492): VHDL Process Statement warning at Register_10Bits.vhdl(19): signal "reset" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/Register_10Bits.vhdl Line: 19
Info (12128): Elaborating entity "ClockDivider10Hz" for hierarchy "entrada:ent|ClockDivider10Hz:cd10" File: C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/entrada.vhdl Line: 138
Warning (10540): VHDL Signal Declaration warning at clockDivider10Hz.vhdl(15): used explicit default value for signal "oscillator" because signal was never assigned a value File: C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/clockDivider10Hz.vhdl Line: 15
Warning (10540): VHDL Signal Declaration warning at clockDivider10Hz.vhdl(16): used explicit default value for signal "newfrequency" because signal was never assigned a value File: C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/clockDivider10Hz.vhdl Line: 16
Warning (10542): VHDL Variable Declaration warning at clockDivider10Hz.vhdl(23): used initial value expression for variable "halfPeriod" because variable was never assigned a value File: C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/clockDivider10Hz.vhdl Line: 23
Warning (10492): VHDL Process Statement warning at clockDivider10Hz.vhdl(23): signal "oscillator" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/clockDivider10Hz.vhdl Line: 23
Warning (10492): VHDL Process Statement warning at clockDivider10Hz.vhdl(23): signal "newfrequency" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/clockDivider10Hz.vhdl Line: 23
Warning (10492): VHDL Process Statement warning at clockDivider10Hz.vhdl(35): signal "tmp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/clockDivider10Hz.vhdl Line: 35
Info (12128): Elaborating entity "encoderCounter" for hierarchy "entrada:ent|encoderCounter:ec" File: C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/entrada.vhdl Line: 139
Warning (10492): VHDL Process Statement warning at encoderCounter.vhdl(25): signal "resetCount" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/encoderCounter.vhdl Line: 25
Warning (10492): VHDL Process Statement warning at encoderCounter.vhdl(38): signal "pulseCount" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/encoderCounter.vhdl Line: 38
Info (12128): Elaborating entity "rpmCalculator" for hierarchy "entrada:ent|rpmCalculator:rpmCalc" File: C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/entrada.vhdl Line: 140
Info (12128): Elaborating entity "ClockDivider100kHz" for hierarchy "entrada:ent|ClockDivider100kHz:cd100k" File: C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/entrada.vhdl Line: 142
Warning (10540): VHDL Signal Declaration warning at clockdivider100kHz.vhdl(15): used explicit default value for signal "oscillator" because signal was never assigned a value File: C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/clockdivider100kHz.vhdl Line: 15
Warning (10540): VHDL Signal Declaration warning at clockdivider100kHz.vhdl(16): used explicit default value for signal "newfrequency" because signal was never assigned a value File: C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/clockdivider100kHz.vhdl Line: 16
Warning (10542): VHDL Variable Declaration warning at clockdivider100kHz.vhdl(23): used initial value expression for variable "halfPeriod" because variable was never assigned a value File: C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/clockdivider100kHz.vhdl Line: 23
Warning (10492): VHDL Process Statement warning at clockdivider100kHz.vhdl(23): signal "oscillator" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/clockdivider100kHz.vhdl Line: 23
Warning (10492): VHDL Process Statement warning at clockdivider100kHz.vhdl(23): signal "newfrequency" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/clockdivider100kHz.vhdl Line: 23
Warning (10492): VHDL Process Statement warning at clockdivider100kHz.vhdl(35): signal "tmp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/clockdivider100kHz.vhdl Line: 35
Info (12128): Elaborating entity "sistema" for hierarchy "sistema:sis" File: C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/arquitetura.vhdl Line: 80
Warning (10540): VHDL Signal Declaration warning at sistema.vhdl(21): used explicit default value for signal "KPden" because signal was never assigned a value File: C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/sistema.vhdl Line: 21
Warning (10492): VHDL Process Statement warning at sistema.vhdl(64): signal "direction_ref" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/sistema.vhdl Line: 64
Warning (10492): VHDL Process Statement warning at sistema.vhdl(65): signal "pwm" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/sistema.vhdl Line: 65
Warning (10492): VHDL Process Statement warning at sistema.vhdl(68): signal "pwm" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/sistema.vhdl Line: 68
Info (12128): Elaborating entity "saida" for hierarchy "saida:sai" File: C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/arquitetura.vhdl Line: 81
Info (12128): Elaborating entity "sevenSegDecoder" for hierarchy "saida:sai|sevenSegDecoder:ssdAQ1" File: C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/saida.vhdl Line: 44
Info (12128): Elaborating entity "sevenSeg10bitDec" for hierarchy "saida:sai|sevenSeg10bitDec:ss10dActual" File: C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/saida.vhdl Line: 49
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13049): Converted tri-state buffer "entrada:ent|keypadEncoder:ke|data[0]" feeding internal logic into a wire File: C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/keypadEncoder.vhdl Line: 12
    Warning (13049): Converted tri-state buffer "entrada:ent|keypadEncoder:ke|data[1]" feeding internal logic into a wire File: C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/keypadEncoder.vhdl Line: 12
    Warning (13049): Converted tri-state buffer "entrada:ent|keypadEncoder:ke|data[2]" feeding internal logic into a wire File: C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/keypadEncoder.vhdl Line: 12
    Warning (13049): Converted tri-state buffer "entrada:ent|keypadEncoder:ke|data[3]" feeding internal logic into a wire File: C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/keypadEncoder.vhdl Line: 12
Info (278001): Inferred 10 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "saida:sai|sevenSeg10bitDec:ss10dRef|Div1" File: C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/sevenSeg10bitDec.vhdl Line: 22
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "saida:sai|sevenSeg10bitDec:ss10dRef|Div0" File: C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/sevenSeg10bitDec.vhdl Line: 21
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "saida:sai|sevenSeg10bitDec:ss10dActual|Div1" File: C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/sevenSeg10bitDec.vhdl Line: 22
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "saida:sai|sevenSeg10bitDec:ss10dActual|Div0" File: C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/sevenSeg10bitDec.vhdl Line: 21
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "saida:sai|sevenSeg10bitDec:ss10dRef|Mult0" File: C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/sevenSeg10bitDec.vhdl Line: 23
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "saida:sai|sevenSeg10bitDec:ss10dActual|Mult0" File: C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/sevenSeg10bitDec.vhdl Line: 23
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "entrada:ent|bitConcat:bcA|Mult0" File: C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/bitConcat.vhdl Line: 27
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "entrada:ent|rpmCalculator:rpmCalc|Mult0" File: C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/rpmCalculator.vhdl Line: 28
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "entrada:ent|rpmCalculator:rpmCalc|Div0" File: C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/rpmCalculator.vhdl Line: 28
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "sistema:sis|Div0" File: C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/sistema.vhdl Line: 34
Info (12130): Elaborated megafunction instantiation "saida:sai|sevenSeg10bitDec:ss10dRef|lpm_divide:Div1" File: C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/sevenSeg10bitDec.vhdl Line: 22
Info (12133): Instantiated megafunction "saida:sai|sevenSeg10bitDec:ss10dRef|lpm_divide:Div1" with the following parameter: File: C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/sevenSeg10bitDec.vhdl Line: 22
    Info (12134): Parameter "LPM_WIDTHN" = "13"
    Info (12134): Parameter "LPM_WIDTHD" = "5"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_p0p.tdf
    Info (12023): Found entity 1: lpm_divide_p0p File: C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/db/lpm_divide_p0p.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_kbg.tdf
    Info (12023): Found entity 1: abs_divider_kbg File: C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/db/abs_divider_kbg.tdf Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_57f.tdf
    Info (12023): Found entity 1: alt_u_div_57f File: C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/db/alt_u_div_57f.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc File: C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/db/add_sub_7pc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc File: C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/db/add_sub_8pc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_2v9.tdf
    Info (12023): Found entity 1: lpm_abs_2v9 File: C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/db/lpm_abs_2v9.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_h0a.tdf
    Info (12023): Found entity 1: lpm_abs_h0a File: C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/db/lpm_abs_h0a.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "saida:sai|sevenSeg10bitDec:ss10dRef|lpm_divide:Div0" File: C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/sevenSeg10bitDec.vhdl Line: 21
Info (12133): Instantiated megafunction "saida:sai|sevenSeg10bitDec:ss10dRef|lpm_divide:Div0" with the following parameter: File: C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/sevenSeg10bitDec.vhdl Line: 21
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_vim.tdf
    Info (12023): Found entity 1: lpm_divide_vim File: C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/db/lpm_divide_vim.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_nlh File: C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/db/sign_div_unsign_nlh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_27f.tdf
    Info (12023): Found entity 1: alt_u_div_27f File: C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/db/alt_u_div_27f.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "saida:sai|sevenSeg10bitDec:ss10dRef|lpm_mult:Mult0" File: C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/sevenSeg10bitDec.vhdl Line: 23
Info (12133): Instantiated megafunction "saida:sai|sevenSeg10bitDec:ss10dRef|lpm_mult:Mult0" with the following parameter: File: C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/sevenSeg10bitDec.vhdl Line: 23
    Info (12134): Parameter "LPM_WIDTHA" = "4"
    Info (12134): Parameter "LPM_WIDTHB" = "7"
    Info (12134): Parameter "LPM_WIDTHP" = "11"
    Info (12134): Parameter "LPM_WIDTHR" = "11"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "saida:sai|sevenSeg10bitDec:ss10dRef|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "saida:sai|sevenSeg10bitDec:ss10dRef|lpm_mult:Mult0" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mult.tdf Line: 309
Info (12131): Elaborated megafunction instantiation "saida:sai|sevenSeg10bitDec:ss10dRef|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "saida:sai|sevenSeg10bitDec:ss10dRef|lpm_mult:Mult0" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/multcore.tdf Line: 229
Info (12131): Elaborated megafunction instantiation "saida:sai|sevenSeg10bitDec:ss10dRef|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "saida:sai|sevenSeg10bitDec:ss10dRef|lpm_mult:Mult0" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mult.tdf Line: 352
Info (12130): Elaborated megafunction instantiation "entrada:ent|bitConcat:bcA|lpm_mult:Mult0" File: C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/bitConcat.vhdl Line: 27
Info (12133): Instantiated megafunction "entrada:ent|bitConcat:bcA|lpm_mult:Mult0" with the following parameter: File: C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/bitConcat.vhdl Line: 27
    Info (12134): Parameter "LPM_WIDTHA" = "4"
    Info (12134): Parameter "LPM_WIDTHB" = "7"
    Info (12134): Parameter "LPM_WIDTHP" = "11"
    Info (12134): Parameter "LPM_WIDTHR" = "11"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "entrada:ent|rpmCalculator:rpmCalc|lpm_mult:Mult0" File: C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/rpmCalculator.vhdl Line: 28
Info (12133): Instantiated megafunction "entrada:ent|rpmCalculator:rpmCalc|lpm_mult:Mult0" with the following parameter: File: C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/rpmCalculator.vhdl Line: 28
    Info (12134): Parameter "LPM_WIDTHA" = "13"
    Info (12134): Parameter "LPM_WIDTHB" = "10"
    Info (12134): Parameter "LPM_WIDTHP" = "23"
    Info (12134): Parameter "LPM_WIDTHR" = "23"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12131): Elaborated megafunction instantiation "entrada:ent|rpmCalculator:rpmCalc|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "entrada:ent|rpmCalculator:rpmCalc|lpm_mult:Mult0" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mult.tdf Line: 309
Info (12131): Elaborated megafunction instantiation "entrada:ent|rpmCalculator:rpmCalc|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "entrada:ent|rpmCalculator:rpmCalc|lpm_mult:Mult0" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/multcore.tdf Line: 229
Info (12131): Elaborated megafunction instantiation "entrada:ent|rpmCalculator:rpmCalc|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]", which is child of megafunction instantiation "entrada:ent|rpmCalculator:rpmCalc|lpm_mult:Mult0" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_ngh.tdf
    Info (12023): Found entity 1: add_sub_ngh File: C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/db/add_sub_ngh.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "entrada:ent|rpmCalculator:rpmCalc|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "entrada:ent|rpmCalculator:rpmCalc|lpm_mult:Mult0" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/mpar_add.tdf Line: 138
Info (12131): Elaborated megafunction instantiation "entrada:ent|rpmCalculator:rpmCalc|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "entrada:ent|rpmCalculator:rpmCalc|lpm_mult:Mult0" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_rgh.tdf
    Info (12023): Found entity 1: add_sub_rgh File: C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/db/add_sub_rgh.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "entrada:ent|rpmCalculator:rpmCalc|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "entrada:ent|rpmCalculator:rpmCalc|lpm_mult:Mult0" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mult.tdf Line: 352
Info (12130): Elaborated megafunction instantiation "entrada:ent|rpmCalculator:rpmCalc|lpm_divide:Div0" File: C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/rpmCalculator.vhdl Line: 28
Info (12133): Instantiated megafunction "entrada:ent|rpmCalculator:rpmCalc|lpm_divide:Div0" with the following parameter: File: C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/rpmCalculator.vhdl Line: 28
    Info (12134): Parameter "LPM_WIDTHN" = "23"
    Info (12134): Parameter "LPM_WIDTHD" = "9"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_5jm.tdf
    Info (12023): Found entity 1: lpm_divide_5jm File: C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/db/lpm_divide_5jm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_tlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_tlh File: C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/db/sign_div_unsign_tlh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_e7f.tdf
    Info (12023): Found entity 1: alt_u_div_e7f File: C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/db/alt_u_div_e7f.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "sistema:sis|lpm_divide:Div0" File: C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/sistema.vhdl Line: 34
Info (12133): Instantiated megafunction "sistema:sis|lpm_divide:Div0" with the following parameter: File: C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/sistema.vhdl Line: 34
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "5"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_q0p.tdf
    Info (12023): Found entity 1: lpm_divide_q0p File: C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/db/lpm_divide_q0p.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_lbg.tdf
    Info (12023): Found entity 1: abs_divider_lbg File: C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/db/abs_divider_lbg.tdf Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_67f.tdf
    Info (12023): Found entity 1: alt_u_div_67f File: C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/db/alt_u_div_67f.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_i0a.tdf
    Info (12023): Found entity 1: lpm_abs_i0a File: C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/db/lpm_abs_i0a.tdf Line: 25
Info (13014): Ignored 32 buffer(s)
    Info (13016): Ignored 32 CARRY_SUM buffer(s)
Info (13000): Registers with preset signals will power-up high File: C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/registerSelector.vhdl Line: 22
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Info (17049): 19 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1669 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 11 input pins
    Info (21059): Implemented 51 output pins
    Info (21061): Implemented 1607 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 33 warnings
    Info: Peak virtual memory: 4865 megabytes
    Info: Processing ended: Sun Dec 03 23:53:54 2023
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:18


