
Test02_LoRa_STM32F103_Transmit.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003498  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000012c  080035a8  080035a8  000045a8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080036d4  080036d4  0000505c  2**0
                  CONTENTS
  4 .ARM          00000008  080036d4  080036d4  000046d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080036dc  080036dc  0000505c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080036dc  080036dc  000046dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080036e0  080036e0  000046e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  080036e4  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000270  2000005c  08003740  0000505c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200002cc  08003740  000052cc  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000505c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000935a  00000000  00000000  00005085  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001c0e  00000000  00000000  0000e3df  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000008b8  00000000  00000000  0000fff0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000069f  00000000  00000000  000108a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000178f0  00000000  00000000  00010f47  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000b93a  00000000  00000000  00028837  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008408e  00000000  00000000  00034171  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000086  00000000  00000000  000b81ff  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002748  00000000  00000000  000b8288  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000059  00000000  00000000  000ba9d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000005c 	.word	0x2000005c
 8000128:	00000000 	.word	0x00000000
 800012c:	0800358c 	.word	0x0800358c

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000060 	.word	0x20000060
 8000148:	0800358c 	.word	0x0800358c

0800014c <strlen>:
 800014c:	4603      	mov	r3, r0
 800014e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000152:	2a00      	cmp	r2, #0
 8000154:	d1fb      	bne.n	800014e <strlen+0x2>
 8000156:	1a18      	subs	r0, r3, r0
 8000158:	3801      	subs	r0, #1
 800015a:	4770      	bx	lr

0800015c <__aeabi_uldivmod>:
 800015c:	b953      	cbnz	r3, 8000174 <__aeabi_uldivmod+0x18>
 800015e:	b94a      	cbnz	r2, 8000174 <__aeabi_uldivmod+0x18>
 8000160:	2900      	cmp	r1, #0
 8000162:	bf08      	it	eq
 8000164:	2800      	cmpeq	r0, #0
 8000166:	bf1c      	itt	ne
 8000168:	f04f 31ff 	movne.w	r1, #4294967295
 800016c:	f04f 30ff 	movne.w	r0, #4294967295
 8000170:	f000 b968 	b.w	8000444 <__aeabi_idiv0>
 8000174:	f1ad 0c08 	sub.w	ip, sp, #8
 8000178:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800017c:	f000 f806 	bl	800018c <__udivmoddi4>
 8000180:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000184:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000188:	b004      	add	sp, #16
 800018a:	4770      	bx	lr

0800018c <__udivmoddi4>:
 800018c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000190:	9d08      	ldr	r5, [sp, #32]
 8000192:	460c      	mov	r4, r1
 8000194:	2b00      	cmp	r3, #0
 8000196:	d14e      	bne.n	8000236 <__udivmoddi4+0xaa>
 8000198:	4694      	mov	ip, r2
 800019a:	458c      	cmp	ip, r1
 800019c:	4686      	mov	lr, r0
 800019e:	fab2 f282 	clz	r2, r2
 80001a2:	d962      	bls.n	800026a <__udivmoddi4+0xde>
 80001a4:	b14a      	cbz	r2, 80001ba <__udivmoddi4+0x2e>
 80001a6:	f1c2 0320 	rsb	r3, r2, #32
 80001aa:	4091      	lsls	r1, r2
 80001ac:	fa20 f303 	lsr.w	r3, r0, r3
 80001b0:	fa0c fc02 	lsl.w	ip, ip, r2
 80001b4:	4319      	orrs	r1, r3
 80001b6:	fa00 fe02 	lsl.w	lr, r0, r2
 80001ba:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80001be:	fbb1 f4f7 	udiv	r4, r1, r7
 80001c2:	fb07 1114 	mls	r1, r7, r4, r1
 80001c6:	fa1f f68c 	uxth.w	r6, ip
 80001ca:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80001ce:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80001d2:	fb04 f106 	mul.w	r1, r4, r6
 80001d6:	4299      	cmp	r1, r3
 80001d8:	d90a      	bls.n	80001f0 <__udivmoddi4+0x64>
 80001da:	eb1c 0303 	adds.w	r3, ip, r3
 80001de:	f104 30ff 	add.w	r0, r4, #4294967295
 80001e2:	f080 8110 	bcs.w	8000406 <__udivmoddi4+0x27a>
 80001e6:	4299      	cmp	r1, r3
 80001e8:	f240 810d 	bls.w	8000406 <__udivmoddi4+0x27a>
 80001ec:	3c02      	subs	r4, #2
 80001ee:	4463      	add	r3, ip
 80001f0:	1a59      	subs	r1, r3, r1
 80001f2:	fbb1 f0f7 	udiv	r0, r1, r7
 80001f6:	fb07 1110 	mls	r1, r7, r0, r1
 80001fa:	fb00 f606 	mul.w	r6, r0, r6
 80001fe:	fa1f f38e 	uxth.w	r3, lr
 8000202:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000206:	429e      	cmp	r6, r3
 8000208:	d90a      	bls.n	8000220 <__udivmoddi4+0x94>
 800020a:	eb1c 0303 	adds.w	r3, ip, r3
 800020e:	f100 31ff 	add.w	r1, r0, #4294967295
 8000212:	f080 80fa 	bcs.w	800040a <__udivmoddi4+0x27e>
 8000216:	429e      	cmp	r6, r3
 8000218:	f240 80f7 	bls.w	800040a <__udivmoddi4+0x27e>
 800021c:	4463      	add	r3, ip
 800021e:	3802      	subs	r0, #2
 8000220:	2100      	movs	r1, #0
 8000222:	1b9b      	subs	r3, r3, r6
 8000224:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000228:	b11d      	cbz	r5, 8000232 <__udivmoddi4+0xa6>
 800022a:	40d3      	lsrs	r3, r2
 800022c:	2200      	movs	r2, #0
 800022e:	e9c5 3200 	strd	r3, r2, [r5]
 8000232:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000236:	428b      	cmp	r3, r1
 8000238:	d905      	bls.n	8000246 <__udivmoddi4+0xba>
 800023a:	b10d      	cbz	r5, 8000240 <__udivmoddi4+0xb4>
 800023c:	e9c5 0100 	strd	r0, r1, [r5]
 8000240:	2100      	movs	r1, #0
 8000242:	4608      	mov	r0, r1
 8000244:	e7f5      	b.n	8000232 <__udivmoddi4+0xa6>
 8000246:	fab3 f183 	clz	r1, r3
 800024a:	2900      	cmp	r1, #0
 800024c:	d146      	bne.n	80002dc <__udivmoddi4+0x150>
 800024e:	42a3      	cmp	r3, r4
 8000250:	d302      	bcc.n	8000258 <__udivmoddi4+0xcc>
 8000252:	4290      	cmp	r0, r2
 8000254:	f0c0 80ee 	bcc.w	8000434 <__udivmoddi4+0x2a8>
 8000258:	1a86      	subs	r6, r0, r2
 800025a:	eb64 0303 	sbc.w	r3, r4, r3
 800025e:	2001      	movs	r0, #1
 8000260:	2d00      	cmp	r5, #0
 8000262:	d0e6      	beq.n	8000232 <__udivmoddi4+0xa6>
 8000264:	e9c5 6300 	strd	r6, r3, [r5]
 8000268:	e7e3      	b.n	8000232 <__udivmoddi4+0xa6>
 800026a:	2a00      	cmp	r2, #0
 800026c:	f040 808f 	bne.w	800038e <__udivmoddi4+0x202>
 8000270:	eba1 040c 	sub.w	r4, r1, ip
 8000274:	2101      	movs	r1, #1
 8000276:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800027a:	fa1f f78c 	uxth.w	r7, ip
 800027e:	fbb4 f6f8 	udiv	r6, r4, r8
 8000282:	fb08 4416 	mls	r4, r8, r6, r4
 8000286:	fb07 f006 	mul.w	r0, r7, r6
 800028a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800028e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000292:	4298      	cmp	r0, r3
 8000294:	d908      	bls.n	80002a8 <__udivmoddi4+0x11c>
 8000296:	eb1c 0303 	adds.w	r3, ip, r3
 800029a:	f106 34ff 	add.w	r4, r6, #4294967295
 800029e:	d202      	bcs.n	80002a6 <__udivmoddi4+0x11a>
 80002a0:	4298      	cmp	r0, r3
 80002a2:	f200 80cb 	bhi.w	800043c <__udivmoddi4+0x2b0>
 80002a6:	4626      	mov	r6, r4
 80002a8:	1a1c      	subs	r4, r3, r0
 80002aa:	fbb4 f0f8 	udiv	r0, r4, r8
 80002ae:	fb08 4410 	mls	r4, r8, r0, r4
 80002b2:	fb00 f707 	mul.w	r7, r0, r7
 80002b6:	fa1f f38e 	uxth.w	r3, lr
 80002ba:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80002be:	429f      	cmp	r7, r3
 80002c0:	d908      	bls.n	80002d4 <__udivmoddi4+0x148>
 80002c2:	eb1c 0303 	adds.w	r3, ip, r3
 80002c6:	f100 34ff 	add.w	r4, r0, #4294967295
 80002ca:	d202      	bcs.n	80002d2 <__udivmoddi4+0x146>
 80002cc:	429f      	cmp	r7, r3
 80002ce:	f200 80ae 	bhi.w	800042e <__udivmoddi4+0x2a2>
 80002d2:	4620      	mov	r0, r4
 80002d4:	1bdb      	subs	r3, r3, r7
 80002d6:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80002da:	e7a5      	b.n	8000228 <__udivmoddi4+0x9c>
 80002dc:	f1c1 0720 	rsb	r7, r1, #32
 80002e0:	408b      	lsls	r3, r1
 80002e2:	fa22 fc07 	lsr.w	ip, r2, r7
 80002e6:	ea4c 0c03 	orr.w	ip, ip, r3
 80002ea:	fa24 f607 	lsr.w	r6, r4, r7
 80002ee:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80002f2:	fbb6 f8f9 	udiv	r8, r6, r9
 80002f6:	fa1f fe8c 	uxth.w	lr, ip
 80002fa:	fb09 6618 	mls	r6, r9, r8, r6
 80002fe:	fa20 f307 	lsr.w	r3, r0, r7
 8000302:	408c      	lsls	r4, r1
 8000304:	fa00 fa01 	lsl.w	sl, r0, r1
 8000308:	fb08 f00e 	mul.w	r0, r8, lr
 800030c:	431c      	orrs	r4, r3
 800030e:	0c23      	lsrs	r3, r4, #16
 8000310:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000314:	4298      	cmp	r0, r3
 8000316:	fa02 f201 	lsl.w	r2, r2, r1
 800031a:	d90a      	bls.n	8000332 <__udivmoddi4+0x1a6>
 800031c:	eb1c 0303 	adds.w	r3, ip, r3
 8000320:	f108 36ff 	add.w	r6, r8, #4294967295
 8000324:	f080 8081 	bcs.w	800042a <__udivmoddi4+0x29e>
 8000328:	4298      	cmp	r0, r3
 800032a:	d97e      	bls.n	800042a <__udivmoddi4+0x29e>
 800032c:	f1a8 0802 	sub.w	r8, r8, #2
 8000330:	4463      	add	r3, ip
 8000332:	1a1e      	subs	r6, r3, r0
 8000334:	fbb6 f3f9 	udiv	r3, r6, r9
 8000338:	fb09 6613 	mls	r6, r9, r3, r6
 800033c:	fb03 fe0e 	mul.w	lr, r3, lr
 8000340:	b2a4      	uxth	r4, r4
 8000342:	ea44 4406 	orr.w	r4, r4, r6, lsl #16
 8000346:	45a6      	cmp	lr, r4
 8000348:	d908      	bls.n	800035c <__udivmoddi4+0x1d0>
 800034a:	eb1c 0404 	adds.w	r4, ip, r4
 800034e:	f103 30ff 	add.w	r0, r3, #4294967295
 8000352:	d266      	bcs.n	8000422 <__udivmoddi4+0x296>
 8000354:	45a6      	cmp	lr, r4
 8000356:	d964      	bls.n	8000422 <__udivmoddi4+0x296>
 8000358:	3b02      	subs	r3, #2
 800035a:	4464      	add	r4, ip
 800035c:	ea43 4008 	orr.w	r0, r3, r8, lsl #16
 8000360:	fba0 8302 	umull	r8, r3, r0, r2
 8000364:	eba4 040e 	sub.w	r4, r4, lr
 8000368:	429c      	cmp	r4, r3
 800036a:	46c6      	mov	lr, r8
 800036c:	461e      	mov	r6, r3
 800036e:	d350      	bcc.n	8000412 <__udivmoddi4+0x286>
 8000370:	d04d      	beq.n	800040e <__udivmoddi4+0x282>
 8000372:	b155      	cbz	r5, 800038a <__udivmoddi4+0x1fe>
 8000374:	ebba 030e 	subs.w	r3, sl, lr
 8000378:	eb64 0406 	sbc.w	r4, r4, r6
 800037c:	fa04 f707 	lsl.w	r7, r4, r7
 8000380:	40cb      	lsrs	r3, r1
 8000382:	431f      	orrs	r7, r3
 8000384:	40cc      	lsrs	r4, r1
 8000386:	e9c5 7400 	strd	r7, r4, [r5]
 800038a:	2100      	movs	r1, #0
 800038c:	e751      	b.n	8000232 <__udivmoddi4+0xa6>
 800038e:	fa0c fc02 	lsl.w	ip, ip, r2
 8000392:	f1c2 0320 	rsb	r3, r2, #32
 8000396:	40d9      	lsrs	r1, r3
 8000398:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800039c:	fa20 f303 	lsr.w	r3, r0, r3
 80003a0:	fa00 fe02 	lsl.w	lr, r0, r2
 80003a4:	fbb1 f0f8 	udiv	r0, r1, r8
 80003a8:	fb08 1110 	mls	r1, r8, r0, r1
 80003ac:	4094      	lsls	r4, r2
 80003ae:	431c      	orrs	r4, r3
 80003b0:	fa1f f78c 	uxth.w	r7, ip
 80003b4:	0c23      	lsrs	r3, r4, #16
 80003b6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80003ba:	fb00 f107 	mul.w	r1, r0, r7
 80003be:	4299      	cmp	r1, r3
 80003c0:	d908      	bls.n	80003d4 <__udivmoddi4+0x248>
 80003c2:	eb1c 0303 	adds.w	r3, ip, r3
 80003c6:	f100 36ff 	add.w	r6, r0, #4294967295
 80003ca:	d22c      	bcs.n	8000426 <__udivmoddi4+0x29a>
 80003cc:	4299      	cmp	r1, r3
 80003ce:	d92a      	bls.n	8000426 <__udivmoddi4+0x29a>
 80003d0:	3802      	subs	r0, #2
 80003d2:	4463      	add	r3, ip
 80003d4:	1a5b      	subs	r3, r3, r1
 80003d6:	fbb3 f1f8 	udiv	r1, r3, r8
 80003da:	fb08 3311 	mls	r3, r8, r1, r3
 80003de:	b2a4      	uxth	r4, r4
 80003e0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80003e4:	fb01 f307 	mul.w	r3, r1, r7
 80003e8:	42a3      	cmp	r3, r4
 80003ea:	d908      	bls.n	80003fe <__udivmoddi4+0x272>
 80003ec:	eb1c 0404 	adds.w	r4, ip, r4
 80003f0:	f101 36ff 	add.w	r6, r1, #4294967295
 80003f4:	d213      	bcs.n	800041e <__udivmoddi4+0x292>
 80003f6:	42a3      	cmp	r3, r4
 80003f8:	d911      	bls.n	800041e <__udivmoddi4+0x292>
 80003fa:	3902      	subs	r1, #2
 80003fc:	4464      	add	r4, ip
 80003fe:	1ae4      	subs	r4, r4, r3
 8000400:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000404:	e73b      	b.n	800027e <__udivmoddi4+0xf2>
 8000406:	4604      	mov	r4, r0
 8000408:	e6f2      	b.n	80001f0 <__udivmoddi4+0x64>
 800040a:	4608      	mov	r0, r1
 800040c:	e708      	b.n	8000220 <__udivmoddi4+0x94>
 800040e:	45c2      	cmp	sl, r8
 8000410:	d2af      	bcs.n	8000372 <__udivmoddi4+0x1e6>
 8000412:	ebb8 0e02 	subs.w	lr, r8, r2
 8000416:	eb63 060c 	sbc.w	r6, r3, ip
 800041a:	3801      	subs	r0, #1
 800041c:	e7a9      	b.n	8000372 <__udivmoddi4+0x1e6>
 800041e:	4631      	mov	r1, r6
 8000420:	e7ed      	b.n	80003fe <__udivmoddi4+0x272>
 8000422:	4603      	mov	r3, r0
 8000424:	e79a      	b.n	800035c <__udivmoddi4+0x1d0>
 8000426:	4630      	mov	r0, r6
 8000428:	e7d4      	b.n	80003d4 <__udivmoddi4+0x248>
 800042a:	46b0      	mov	r8, r6
 800042c:	e781      	b.n	8000332 <__udivmoddi4+0x1a6>
 800042e:	4463      	add	r3, ip
 8000430:	3802      	subs	r0, #2
 8000432:	e74f      	b.n	80002d4 <__udivmoddi4+0x148>
 8000434:	4606      	mov	r6, r0
 8000436:	4623      	mov	r3, r4
 8000438:	4608      	mov	r0, r1
 800043a:	e711      	b.n	8000260 <__udivmoddi4+0xd4>
 800043c:	3e02      	subs	r6, #2
 800043e:	4463      	add	r3, ip
 8000440:	e732      	b.n	80002a8 <__udivmoddi4+0x11c>
 8000442:	bf00      	nop

08000444 <__aeabi_idiv0>:
 8000444:	4770      	bx	lr
 8000446:	bf00      	nop

08000448 <lora_read_reg>:
#include "lora.h"
#include <string.h>

uint8_t packetIndex;

uint8_t lora_read_reg(lora_t * module, uint8_t addr) {
 8000448:	b580      	push	{r7, lr}
 800044a:	b084      	sub	sp, #16
 800044c:	af00      	add	r7, sp, #0
 800044e:	6078      	str	r0, [r7, #4]
 8000450:	460b      	mov	r3, r1
 8000452:	70fb      	strb	r3, [r7, #3]
	uint8_t txByte = addr & 0x7f;
 8000454:	78fb      	ldrb	r3, [r7, #3]
 8000456:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800045a:	b2db      	uxtb	r3, r3
 800045c:	73fb      	strb	r3, [r7, #15]
	uint8_t rxByte = 0x00;
 800045e:	2300      	movs	r3, #0
 8000460:	73bb      	strb	r3, [r7, #14]
	HAL_GPIO_WritePin(module->pin->nss.port, module->pin->nss.pin,GPIO_PIN_RESET);
 8000462:	687b      	ldr	r3, [r7, #4]
 8000464:	681b      	ldr	r3, [r3, #0]
 8000466:	6958      	ldr	r0, [r3, #20]
 8000468:	687b      	ldr	r3, [r7, #4]
 800046a:	681b      	ldr	r3, [r3, #0]
 800046c:	691b      	ldr	r3, [r3, #16]
 800046e:	b29b      	uxth	r3, r3
 8000470:	2200      	movs	r2, #0
 8000472:	4619      	mov	r1, r3
 8000474:	f000 ffea 	bl	800144c <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(module->pin->spi, &txByte, 1, 1000);
 8000478:	687b      	ldr	r3, [r7, #4]
 800047a:	681b      	ldr	r3, [r3, #0]
 800047c:	6998      	ldr	r0, [r3, #24]
 800047e:	f107 010f 	add.w	r1, r7, #15
 8000482:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000486:	2201      	movs	r2, #1
 8000488:	f001 fc8c 	bl	8001da4 <HAL_SPI_Transmit>
	while (HAL_SPI_GetState(module->pin->spi) != HAL_SPI_STATE_READY);
 800048c:	bf00      	nop
 800048e:	687b      	ldr	r3, [r7, #4]
 8000490:	681b      	ldr	r3, [r3, #0]
 8000492:	699b      	ldr	r3, [r3, #24]
 8000494:	4618      	mov	r0, r3
 8000496:	f002 f88b 	bl	80025b0 <HAL_SPI_GetState>
 800049a:	4603      	mov	r3, r0
 800049c:	2b01      	cmp	r3, #1
 800049e:	d1f6      	bne.n	800048e <lora_read_reg+0x46>
	
	HAL_SPI_Receive(module->pin->spi,&rxByte, 1, 1000);
 80004a0:	687b      	ldr	r3, [r7, #4]
 80004a2:	681b      	ldr	r3, [r3, #0]
 80004a4:	6998      	ldr	r0, [r3, #24]
 80004a6:	f107 010e 	add.w	r1, r7, #14
 80004aa:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80004ae:	2201      	movs	r2, #1
 80004b0:	f001 fdbc 	bl	800202c <HAL_SPI_Receive>
	while(HAL_SPI_GetState(module->pin->spi) != HAL_SPI_STATE_READY);
 80004b4:	bf00      	nop
 80004b6:	687b      	ldr	r3, [r7, #4]
 80004b8:	681b      	ldr	r3, [r3, #0]
 80004ba:	699b      	ldr	r3, [r3, #24]
 80004bc:	4618      	mov	r0, r3
 80004be:	f002 f877 	bl	80025b0 <HAL_SPI_GetState>
 80004c2:	4603      	mov	r3, r0
 80004c4:	2b01      	cmp	r3, #1
 80004c6:	d1f6      	bne.n	80004b6 <lora_read_reg+0x6e>
	HAL_GPIO_WritePin(module->pin->nss.port, module->pin->nss.pin,GPIO_PIN_SET);
 80004c8:	687b      	ldr	r3, [r7, #4]
 80004ca:	681b      	ldr	r3, [r3, #0]
 80004cc:	6958      	ldr	r0, [r3, #20]
 80004ce:	687b      	ldr	r3, [r7, #4]
 80004d0:	681b      	ldr	r3, [r3, #0]
 80004d2:	691b      	ldr	r3, [r3, #16]
 80004d4:	b29b      	uxth	r3, r3
 80004d6:	2201      	movs	r2, #1
 80004d8:	4619      	mov	r1, r3
 80004da:	f000 ffb7 	bl	800144c <HAL_GPIO_WritePin>
	return rxByte;
 80004de:	7bbb      	ldrb	r3, [r7, #14]
}
 80004e0:	4618      	mov	r0, r3
 80004e2:	3710      	adds	r7, #16
 80004e4:	46bd      	mov	sp, r7
 80004e6:	bd80      	pop	{r7, pc}

080004e8 <lora_write_reg>:

void lora_write_reg(lora_t * module, uint8_t addr, uint8_t cmd){
 80004e8:	b580      	push	{r7, lr}
 80004ea:	b084      	sub	sp, #16
 80004ec:	af00      	add	r7, sp, #0
 80004ee:	6078      	str	r0, [r7, #4]
 80004f0:	460b      	mov	r3, r1
 80004f2:	70fb      	strb	r3, [r7, #3]
 80004f4:	4613      	mov	r3, r2
 80004f6:	70bb      	strb	r3, [r7, #2]
	uint8_t add = addr | 0x80;
 80004f8:	78fb      	ldrb	r3, [r7, #3]
 80004fa:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80004fe:	b2db      	uxtb	r3, r3
 8000500:	73fb      	strb	r3, [r7, #15]
  HAL_GPIO_WritePin(module->pin->nss.port, module->pin->nss.pin,GPIO_PIN_RESET);
 8000502:	687b      	ldr	r3, [r7, #4]
 8000504:	681b      	ldr	r3, [r3, #0]
 8000506:	6958      	ldr	r0, [r3, #20]
 8000508:	687b      	ldr	r3, [r7, #4]
 800050a:	681b      	ldr	r3, [r3, #0]
 800050c:	691b      	ldr	r3, [r3, #16]
 800050e:	b29b      	uxth	r3, r3
 8000510:	2200      	movs	r2, #0
 8000512:	4619      	mov	r1, r3
 8000514:	f000 ff9a 	bl	800144c <HAL_GPIO_WritePin>
  HAL_SPI_Transmit(module->pin->spi, &add, 1, 1000);
 8000518:	687b      	ldr	r3, [r7, #4]
 800051a:	681b      	ldr	r3, [r3, #0]
 800051c:	6998      	ldr	r0, [r3, #24]
 800051e:	f107 010f 	add.w	r1, r7, #15
 8000522:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000526:	2201      	movs	r2, #1
 8000528:	f001 fc3c 	bl	8001da4 <HAL_SPI_Transmit>
	while (HAL_SPI_GetState(module->pin->spi) != HAL_SPI_STATE_READY);
 800052c:	bf00      	nop
 800052e:	687b      	ldr	r3, [r7, #4]
 8000530:	681b      	ldr	r3, [r3, #0]
 8000532:	699b      	ldr	r3, [r3, #24]
 8000534:	4618      	mov	r0, r3
 8000536:	f002 f83b 	bl	80025b0 <HAL_SPI_GetState>
 800053a:	4603      	mov	r3, r0
 800053c:	2b01      	cmp	r3, #1
 800053e:	d1f6      	bne.n	800052e <lora_write_reg+0x46>
	HAL_SPI_Transmit(module->pin->spi, &cmd, 1, 1000);
 8000540:	687b      	ldr	r3, [r7, #4]
 8000542:	681b      	ldr	r3, [r3, #0]
 8000544:	6998      	ldr	r0, [r3, #24]
 8000546:	1cb9      	adds	r1, r7, #2
 8000548:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800054c:	2201      	movs	r2, #1
 800054e:	f001 fc29 	bl	8001da4 <HAL_SPI_Transmit>
	while (HAL_SPI_GetState(module->pin->spi) != HAL_SPI_STATE_READY);
 8000552:	bf00      	nop
 8000554:	687b      	ldr	r3, [r7, #4]
 8000556:	681b      	ldr	r3, [r3, #0]
 8000558:	699b      	ldr	r3, [r3, #24]
 800055a:	4618      	mov	r0, r3
 800055c:	f002 f828 	bl	80025b0 <HAL_SPI_GetState>
 8000560:	4603      	mov	r3, r0
 8000562:	2b01      	cmp	r3, #1
 8000564:	d1f6      	bne.n	8000554 <lora_write_reg+0x6c>
	HAL_GPIO_WritePin(module->pin->nss.port, module->pin->nss.pin,GPIO_PIN_SET);
 8000566:	687b      	ldr	r3, [r7, #4]
 8000568:	681b      	ldr	r3, [r3, #0]
 800056a:	6958      	ldr	r0, [r3, #20]
 800056c:	687b      	ldr	r3, [r7, #4]
 800056e:	681b      	ldr	r3, [r3, #0]
 8000570:	691b      	ldr	r3, [r3, #16]
 8000572:	b29b      	uxth	r3, r3
 8000574:	2201      	movs	r2, #1
 8000576:	4619      	mov	r1, r3
 8000578:	f000 ff68 	bl	800144c <HAL_GPIO_WritePin>
}
 800057c:	bf00      	nop
 800057e:	3710      	adds	r7, #16
 8000580:	46bd      	mov	sp, r7
 8000582:	bd80      	pop	{r7, pc}

08000584 <lora_init>:

uint8_t lora_init(lora_t * module){
 8000584:	b580      	push	{r7, lr}
 8000586:	b084      	sub	sp, #16
 8000588:	af00      	add	r7, sp, #0
 800058a:	6078      	str	r0, [r7, #4]
	uint8_t ret;
	HAL_GPIO_WritePin(module->pin->reset.port, module->pin->reset.pin, GPIO_PIN_RESET);
 800058c:	687b      	ldr	r3, [r7, #4]
 800058e:	681b      	ldr	r3, [r3, #0]
 8000590:	6858      	ldr	r0, [r3, #4]
 8000592:	687b      	ldr	r3, [r7, #4]
 8000594:	681b      	ldr	r3, [r3, #0]
 8000596:	681b      	ldr	r3, [r3, #0]
 8000598:	b29b      	uxth	r3, r3
 800059a:	2200      	movs	r2, #0
 800059c:	4619      	mov	r1, r3
 800059e:	f000 ff55 	bl	800144c <HAL_GPIO_WritePin>
  HAL_Delay(10);
 80005a2:	200a      	movs	r0, #10
 80005a4:	f000 fcc6 	bl	8000f34 <HAL_Delay>
  HAL_GPIO_WritePin(module->pin->reset.port, module->pin->reset.pin, GPIO_PIN_SET);
 80005a8:	687b      	ldr	r3, [r7, #4]
 80005aa:	681b      	ldr	r3, [r3, #0]
 80005ac:	6858      	ldr	r0, [r3, #4]
 80005ae:	687b      	ldr	r3, [r7, #4]
 80005b0:	681b      	ldr	r3, [r3, #0]
 80005b2:	681b      	ldr	r3, [r3, #0]
 80005b4:	b29b      	uxth	r3, r3
 80005b6:	2201      	movs	r2, #1
 80005b8:	4619      	mov	r1, r3
 80005ba:	f000 ff47 	bl	800144c <HAL_GPIO_WritePin>
  HAL_Delay(10);
 80005be:	200a      	movs	r0, #10
 80005c0:	f000 fcb8 	bl	8000f34 <HAL_Delay>
	
	ret = lora_read_reg(module, REG_VERSION);
 80005c4:	2142      	movs	r1, #66	@ 0x42
 80005c6:	6878      	ldr	r0, [r7, #4]
 80005c8:	f7ff ff3e 	bl	8000448 <lora_read_reg>
 80005cc:	4603      	mov	r3, r0
 80005ce:	73fb      	strb	r3, [r7, #15]
	if(ret != 0x12){
 80005d0:	7bfb      	ldrb	r3, [r7, #15]
 80005d2:	2b12      	cmp	r3, #18
 80005d4:	d001      	beq.n	80005da <lora_init+0x56>
		return 1;
 80005d6:	2301      	movs	r3, #1
 80005d8:	e040      	b.n	800065c <lora_init+0xd8>
	}
	lora_write_reg(module, REG_OP_MODE, (MODE_LONG_RANGE_MODE | MODE_SLEEP));
 80005da:	2280      	movs	r2, #128	@ 0x80
 80005dc:	2101      	movs	r1, #1
 80005de:	6878      	ldr	r0, [r7, #4]
 80005e0:	f7ff ff82 	bl	80004e8 <lora_write_reg>
	//lora_write_reg(module, REG_FRF_MSB, 0x6C);
	//lora_write_reg(module, REG_FRF_MID, 0x40);
	//lora_write_reg(module, REG_FRF_LSB, 0x00);
	lora_set_frequency(module, FREQUENCY[module->frequency]);
 80005e4:	687b      	ldr	r3, [r7, #4]
 80005e6:	791b      	ldrb	r3, [r3, #4]
 80005e8:	4a1e      	ldr	r2, [pc, #120]	@ (8000664 <lora_init+0xe0>)
 80005ea:	00db      	lsls	r3, r3, #3
 80005ec:	4413      	add	r3, r2
 80005ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80005f2:	6878      	ldr	r0, [r7, #4]
 80005f4:	f000 f8c4 	bl	8000780 <lora_set_frequency>
	lora_set_bandwidth(module, BANDWIDTH[module->bandwidth]);
 80005f8:	687b      	ldr	r3, [r7, #4]
 80005fa:	795b      	ldrb	r3, [r3, #5]
 80005fc:	461a      	mov	r2, r3
 80005fe:	4b1a      	ldr	r3, [pc, #104]	@ (8000668 <lora_init+0xe4>)
 8000600:	5c9b      	ldrb	r3, [r3, r2]
 8000602:	4619      	mov	r1, r3
 8000604:	6878      	ldr	r0, [r7, #4]
 8000606:	f000 f901 	bl	800080c <lora_set_bandwidth>
	lora_write_reg(module, REG_FIFO_TX_BASE_ADDR, 0);
 800060a:	2200      	movs	r2, #0
 800060c:	210e      	movs	r1, #14
 800060e:	6878      	ldr	r0, [r7, #4]
 8000610:	f7ff ff6a 	bl	80004e8 <lora_write_reg>
	lora_write_reg(module, REG_FIFO_RX_BASE_ADDR, 0);
 8000614:	2200      	movs	r2, #0
 8000616:	210f      	movs	r1, #15
 8000618:	6878      	ldr	r0, [r7, #4]
 800061a:	f7ff ff65 	bl	80004e8 <lora_write_reg>
	ret = lora_read_reg(module, REG_LNA);
 800061e:	210c      	movs	r1, #12
 8000620:	6878      	ldr	r0, [r7, #4]
 8000622:	f7ff ff11 	bl	8000448 <lora_read_reg>
 8000626:	4603      	mov	r3, r0
 8000628:	73fb      	strb	r3, [r7, #15]
	lora_write_reg(module, REG_LNA, ret | 0x03);
 800062a:	7bfb      	ldrb	r3, [r7, #15]
 800062c:	f043 0303 	orr.w	r3, r3, #3
 8000630:	b2db      	uxtb	r3, r3
 8000632:	461a      	mov	r2, r3
 8000634:	210c      	movs	r1, #12
 8000636:	6878      	ldr	r0, [r7, #4]
 8000638:	f7ff ff56 	bl	80004e8 <lora_write_reg>
	lora_write_reg(module, REG_MODEM_CONFIG_3, 0x04);
 800063c:	2204      	movs	r2, #4
 800063e:	2126      	movs	r1, #38	@ 0x26
 8000640:	6878      	ldr	r0, [r7, #4]
 8000642:	f7ff ff51 	bl	80004e8 <lora_write_reg>
	lora_write_reg(module, REG_PA_CONFIG, 0x8f);
 8000646:	228f      	movs	r2, #143	@ 0x8f
 8000648:	2109      	movs	r1, #9
 800064a:	6878      	ldr	r0, [r7, #4]
 800064c:	f7ff ff4c 	bl	80004e8 <lora_write_reg>
	lora_write_reg(module, REG_OP_MODE, (MODE_LONG_RANGE_MODE | MODE_STDBY));
 8000650:	2281      	movs	r2, #129	@ 0x81
 8000652:	2101      	movs	r1, #1
 8000654:	6878      	ldr	r0, [r7, #4]
 8000656:	f7ff ff47 	bl	80004e8 <lora_write_reg>
	return 0;
 800065a:	2300      	movs	r3, #0
}
 800065c:	4618      	mov	r0, r3
 800065e:	3710      	adds	r7, #16
 8000660:	46bd      	mov	sp, r7
 8000662:	bd80      	pop	{r7, pc}
 8000664:	08003648 	.word	0x08003648
 8000668:	08003668 	.word	0x08003668

0800066c <lora_begin_packet>:
		return 0;
	packetIndex++;
	return lora_read_reg(module, REG_FIFO);
}

uint8_t lora_begin_packet(lora_t * module){
 800066c:	b580      	push	{r7, lr}
 800066e:	b082      	sub	sp, #8
 8000670:	af00      	add	r7, sp, #0
 8000672:	6078      	str	r0, [r7, #4]
	//int ret;
	if ((lora_read_reg(module, REG_OP_MODE) & MODE_TX) == MODE_TX) {
 8000674:	2101      	movs	r1, #1
 8000676:	6878      	ldr	r0, [r7, #4]
 8000678:	f7ff fee6 	bl	8000448 <lora_read_reg>
 800067c:	4603      	mov	r3, r0
 800067e:	f003 0303 	and.w	r3, r3, #3
 8000682:	2b03      	cmp	r3, #3
 8000684:	d101      	bne.n	800068a <lora_begin_packet+0x1e>
    return 1;
 8000686:	2301      	movs	r3, #1
 8000688:	e014      	b.n	80006b4 <lora_begin_packet+0x48>
  }
	lora_write_reg(module, REG_OP_MODE, MODE_LONG_RANGE_MODE | MODE_STDBY);
 800068a:	2281      	movs	r2, #129	@ 0x81
 800068c:	2101      	movs	r1, #1
 800068e:	6878      	ldr	r0, [r7, #4]
 8000690:	f7ff ff2a 	bl	80004e8 <lora_write_reg>
	lora_write_reg(module, REG_MODEM_CONFIG_1, 0x72);
 8000694:	2272      	movs	r2, #114	@ 0x72
 8000696:	211d      	movs	r1, #29
 8000698:	6878      	ldr	r0, [r7, #4]
 800069a:	f7ff ff25 	bl	80004e8 <lora_write_reg>
	lora_write_reg(module, REG_FIFO_ADDR_PTR, 0);
 800069e:	2200      	movs	r2, #0
 80006a0:	210d      	movs	r1, #13
 80006a2:	6878      	ldr	r0, [r7, #4]
 80006a4:	f7ff ff20 	bl	80004e8 <lora_write_reg>
  lora_write_reg(module, REG_PAYLOAD_LENGTH, 0);
 80006a8:	2200      	movs	r2, #0
 80006aa:	2122      	movs	r1, #34	@ 0x22
 80006ac:	6878      	ldr	r0, [r7, #4]
 80006ae:	f7ff ff1b 	bl	80004e8 <lora_write_reg>
	return 0;
 80006b2:	2300      	movs	r3, #0
}
 80006b4:	4618      	mov	r0, r3
 80006b6:	3708      	adds	r7, #8
 80006b8:	46bd      	mov	sp, r7
 80006ba:	bd80      	pop	{r7, pc}

080006bc <lora_tx>:

void lora_tx(lora_t * module, uint8_t * buf, uint8_t size){
 80006bc:	b580      	push	{r7, lr}
 80006be:	b086      	sub	sp, #24
 80006c0:	af00      	add	r7, sp, #0
 80006c2:	60f8      	str	r0, [r7, #12]
 80006c4:	60b9      	str	r1, [r7, #8]
 80006c6:	4613      	mov	r3, r2
 80006c8:	71fb      	strb	r3, [r7, #7]
	int currentLength = lora_read_reg(module, REG_PAYLOAD_LENGTH);
 80006ca:	2122      	movs	r1, #34	@ 0x22
 80006cc:	68f8      	ldr	r0, [r7, #12]
 80006ce:	f7ff febb 	bl	8000448 <lora_read_reg>
 80006d2:	4603      	mov	r3, r0
 80006d4:	613b      	str	r3, [r7, #16]
  if ((currentLength + size > MAX_PKT_LENGTH)){
 80006d6:	79fa      	ldrb	r2, [r7, #7]
 80006d8:	693b      	ldr	r3, [r7, #16]
 80006da:	4413      	add	r3, r2
 80006dc:	2bff      	cmp	r3, #255	@ 0xff
 80006de:	dd03      	ble.n	80006e8 <lora_tx+0x2c>
    size = MAX_PKT_LENGTH - currentLength;
 80006e0:	693b      	ldr	r3, [r7, #16]
 80006e2:	b2db      	uxtb	r3, r3
 80006e4:	43db      	mvns	r3, r3
 80006e6:	71fb      	strb	r3, [r7, #7]
  }

  for (int i = 0; i < size; i++) {
 80006e8:	2300      	movs	r3, #0
 80006ea:	617b      	str	r3, [r7, #20]
 80006ec:	e00b      	b.n	8000706 <lora_tx+0x4a>
    lora_write_reg(module, REG_FIFO, buf[i]);
 80006ee:	697b      	ldr	r3, [r7, #20]
 80006f0:	68ba      	ldr	r2, [r7, #8]
 80006f2:	4413      	add	r3, r2
 80006f4:	781b      	ldrb	r3, [r3, #0]
 80006f6:	461a      	mov	r2, r3
 80006f8:	2100      	movs	r1, #0
 80006fa:	68f8      	ldr	r0, [r7, #12]
 80006fc:	f7ff fef4 	bl	80004e8 <lora_write_reg>
  for (int i = 0; i < size; i++) {
 8000700:	697b      	ldr	r3, [r7, #20]
 8000702:	3301      	adds	r3, #1
 8000704:	617b      	str	r3, [r7, #20]
 8000706:	79fb      	ldrb	r3, [r7, #7]
 8000708:	697a      	ldr	r2, [r7, #20]
 800070a:	429a      	cmp	r2, r3
 800070c:	dbef      	blt.n	80006ee <lora_tx+0x32>
  }
  lora_write_reg(module, REG_PAYLOAD_LENGTH, currentLength + size);
 800070e:	693b      	ldr	r3, [r7, #16]
 8000710:	b2da      	uxtb	r2, r3
 8000712:	79fb      	ldrb	r3, [r7, #7]
 8000714:	4413      	add	r3, r2
 8000716:	b2db      	uxtb	r3, r3
 8000718:	461a      	mov	r2, r3
 800071a:	2122      	movs	r1, #34	@ 0x22
 800071c:	68f8      	ldr	r0, [r7, #12]
 800071e:	f7ff fee3 	bl	80004e8 <lora_write_reg>
}
 8000722:	bf00      	nop
 8000724:	3718      	adds	r7, #24
 8000726:	46bd      	mov	sp, r7
 8000728:	bd80      	pop	{r7, pc}

0800072a <lora_end_packet>:

uint8_t lora_end_packet(lora_t * module){
 800072a:	b580      	push	{r7, lr}
 800072c:	b084      	sub	sp, #16
 800072e:	af00      	add	r7, sp, #0
 8000730:	6078      	str	r0, [r7, #4]
	uint8_t timeout = 100;
 8000732:	2364      	movs	r3, #100	@ 0x64
 8000734:	73fb      	strb	r3, [r7, #15]
	lora_write_reg(module, REG_OP_MODE, MODE_LONG_RANGE_MODE | MODE_TX);
 8000736:	2283      	movs	r2, #131	@ 0x83
 8000738:	2101      	movs	r1, #1
 800073a:	6878      	ldr	r0, [r7, #4]
 800073c:	f7ff fed4 	bl	80004e8 <lora_write_reg>
  while((lora_read_reg(module,REG_IRQ_FLAGS) & IRQ_TX_DONE_MASK) == 0) {
 8000740:	e00a      	b.n	8000758 <lora_end_packet+0x2e>
		if(--timeout==0){
 8000742:	7bfb      	ldrb	r3, [r7, #15]
 8000744:	3b01      	subs	r3, #1
 8000746:	73fb      	strb	r3, [r7, #15]
 8000748:	7bfb      	ldrb	r3, [r7, #15]
 800074a:	2b00      	cmp	r3, #0
 800074c:	d104      	bne.n	8000758 <lora_end_packet+0x2e>
			HAL_Delay(1);
 800074e:	2001      	movs	r0, #1
 8000750:	f000 fbf0 	bl	8000f34 <HAL_Delay>
			return 1;
 8000754:	2301      	movs	r3, #1
 8000756:	e00e      	b.n	8000776 <lora_end_packet+0x4c>
  while((lora_read_reg(module,REG_IRQ_FLAGS) & IRQ_TX_DONE_MASK) == 0) {
 8000758:	2112      	movs	r1, #18
 800075a:	6878      	ldr	r0, [r7, #4]
 800075c:	f7ff fe74 	bl	8000448 <lora_read_reg>
 8000760:	4603      	mov	r3, r0
 8000762:	f003 0308 	and.w	r3, r3, #8
 8000766:	2b00      	cmp	r3, #0
 8000768:	d0eb      	beq.n	8000742 <lora_end_packet+0x18>
		}
  }
  lora_write_reg(module, REG_IRQ_FLAGS, IRQ_TX_DONE_MASK);
 800076a:	2208      	movs	r2, #8
 800076c:	2112      	movs	r1, #18
 800076e:	6878      	ldr	r0, [r7, #4]
 8000770:	f7ff feba 	bl	80004e8 <lora_write_reg>
	return 0;
 8000774:	2300      	movs	r3, #0
}
 8000776:	4618      	mov	r0, r3
 8000778:	3710      	adds	r7, #16
 800077a:	46bd      	mov	sp, r7
 800077c:	bd80      	pop	{r7, pc}
	...

08000780 <lora_set_frequency>:

void lora_set_frequency(lora_t * module, uint64_t freq){
 8000780:	b580      	push	{r7, lr}
 8000782:	b086      	sub	sp, #24
 8000784:	af00      	add	r7, sp, #0
 8000786:	60f8      	str	r0, [r7, #12]
 8000788:	e9c7 2300 	strd	r2, r3, [r7]
	uint64_t frf = ((uint64_t)freq << 19) / 32000000;
 800078c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8000790:	f04f 0000 	mov.w	r0, #0
 8000794:	f04f 0100 	mov.w	r1, #0
 8000798:	04d9      	lsls	r1, r3, #19
 800079a:	ea41 3152 	orr.w	r1, r1, r2, lsr #13
 800079e:	04d0      	lsls	r0, r2, #19
 80007a0:	4a19      	ldr	r2, [pc, #100]	@ (8000808 <lora_set_frequency+0x88>)
 80007a2:	f04f 0300 	mov.w	r3, #0
 80007a6:	f7ff fcd9 	bl	800015c <__aeabi_uldivmod>
 80007aa:	4602      	mov	r2, r0
 80007ac:	460b      	mov	r3, r1
 80007ae:	e9c7 2304 	strd	r2, r3, [r7, #16]
  lora_write_reg(module, REG_FRF_MSB, (uint8_t)(frf >> 16));
 80007b2:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80007b6:	f04f 0200 	mov.w	r2, #0
 80007ba:	f04f 0300 	mov.w	r3, #0
 80007be:	0c02      	lsrs	r2, r0, #16
 80007c0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80007c4:	0c0b      	lsrs	r3, r1, #16
 80007c6:	b2d3      	uxtb	r3, r2
 80007c8:	461a      	mov	r2, r3
 80007ca:	2106      	movs	r1, #6
 80007cc:	68f8      	ldr	r0, [r7, #12]
 80007ce:	f7ff fe8b 	bl	80004e8 <lora_write_reg>
  lora_write_reg(module,REG_FRF_MID, (uint8_t)(frf >> 8));
 80007d2:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80007d6:	f04f 0200 	mov.w	r2, #0
 80007da:	f04f 0300 	mov.w	r3, #0
 80007de:	0a02      	lsrs	r2, r0, #8
 80007e0:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 80007e4:	0a0b      	lsrs	r3, r1, #8
 80007e6:	b2d3      	uxtb	r3, r2
 80007e8:	461a      	mov	r2, r3
 80007ea:	2107      	movs	r1, #7
 80007ec:	68f8      	ldr	r0, [r7, #12]
 80007ee:	f7ff fe7b 	bl	80004e8 <lora_write_reg>
  lora_write_reg(module,REG_FRF_LSB, (uint8_t)(frf >> 0));
 80007f2:	7c3b      	ldrb	r3, [r7, #16]
 80007f4:	461a      	mov	r2, r3
 80007f6:	2108      	movs	r1, #8
 80007f8:	68f8      	ldr	r0, [r7, #12]
 80007fa:	f7ff fe75 	bl	80004e8 <lora_write_reg>
}
 80007fe:	bf00      	nop
 8000800:	3718      	adds	r7, #24
 8000802:	46bd      	mov	sp, r7
 8000804:	bd80      	pop	{r7, pc}
 8000806:	bf00      	nop
 8000808:	01e84800 	.word	0x01e84800

0800080c <lora_set_bandwidth>:
void lora_set_bandwidth(lora_t * module, uint8_t bandwidth){
 800080c:	b580      	push	{r7, lr}
 800080e:	b084      	sub	sp, #16
 8000810:	af00      	add	r7, sp, #0
 8000812:	6078      	str	r0, [r7, #4]
 8000814:	460b      	mov	r3, r1
 8000816:	70fb      	strb	r3, [r7, #3]
	uint8_t modem_config_1 = lora_read_reg(module, REG_MODEM_CONFIG_1);
 8000818:	211d      	movs	r1, #29
 800081a:	6878      	ldr	r0, [r7, #4]
 800081c:	f7ff fe14 	bl	8000448 <lora_read_reg>
 8000820:	4603      	mov	r3, r0
 8000822:	73fb      	strb	r3, [r7, #15]
	modem_config_1 &= 0x0F;                // Xóa các bit 7-4
 8000824:	7bfb      	ldrb	r3, [r7, #15]
 8000826:	f003 030f 	and.w	r3, r3, #15
 800082a:	73fb      	strb	r3, [r7, #15]
	modem_config_1 |= (bandwidth << 4);    // Thiết lập bandwidth
 800082c:	78fb      	ldrb	r3, [r7, #3]
 800082e:	011b      	lsls	r3, r3, #4
 8000830:	b25a      	sxtb	r2, r3
 8000832:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000836:	4313      	orrs	r3, r2
 8000838:	b25b      	sxtb	r3, r3
 800083a:	73fb      	strb	r3, [r7, #15]
	lora_write_reg(module, REG_MODEM_CONFIG_1, modem_config_1);
 800083c:	7bfb      	ldrb	r3, [r7, #15]
 800083e:	461a      	mov	r2, r3
 8000840:	211d      	movs	r1, #29
 8000842:	6878      	ldr	r0, [r7, #4]
 8000844:	f7ff fe50 	bl	80004e8 <lora_write_reg>
}
 8000848:	bf00      	nop
 800084a:	3710      	adds	r7, #16
 800084c:	46bd      	mov	sp, r7
 800084e:	bd80      	pop	{r7, pc}

08000850 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000850:	b580      	push	{r7, lr}
 8000852:	b088      	sub	sp, #32
 8000854:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000856:	f107 0310 	add.w	r3, r7, #16
 800085a:	2200      	movs	r2, #0
 800085c:	601a      	str	r2, [r3, #0]
 800085e:	605a      	str	r2, [r3, #4]
 8000860:	609a      	str	r2, [r3, #8]
 8000862:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000864:	4b26      	ldr	r3, [pc, #152]	@ (8000900 <MX_GPIO_Init+0xb0>)
 8000866:	699b      	ldr	r3, [r3, #24]
 8000868:	4a25      	ldr	r2, [pc, #148]	@ (8000900 <MX_GPIO_Init+0xb0>)
 800086a:	f043 0320 	orr.w	r3, r3, #32
 800086e:	6193      	str	r3, [r2, #24]
 8000870:	4b23      	ldr	r3, [pc, #140]	@ (8000900 <MX_GPIO_Init+0xb0>)
 8000872:	699b      	ldr	r3, [r3, #24]
 8000874:	f003 0320 	and.w	r3, r3, #32
 8000878:	60fb      	str	r3, [r7, #12]
 800087a:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800087c:	4b20      	ldr	r3, [pc, #128]	@ (8000900 <MX_GPIO_Init+0xb0>)
 800087e:	699b      	ldr	r3, [r3, #24]
 8000880:	4a1f      	ldr	r2, [pc, #124]	@ (8000900 <MX_GPIO_Init+0xb0>)
 8000882:	f043 0304 	orr.w	r3, r3, #4
 8000886:	6193      	str	r3, [r2, #24]
 8000888:	4b1d      	ldr	r3, [pc, #116]	@ (8000900 <MX_GPIO_Init+0xb0>)
 800088a:	699b      	ldr	r3, [r3, #24]
 800088c:	f003 0304 	and.w	r3, r3, #4
 8000890:	60bb      	str	r3, [r7, #8]
 8000892:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000894:	4b1a      	ldr	r3, [pc, #104]	@ (8000900 <MX_GPIO_Init+0xb0>)
 8000896:	699b      	ldr	r3, [r3, #24]
 8000898:	4a19      	ldr	r2, [pc, #100]	@ (8000900 <MX_GPIO_Init+0xb0>)
 800089a:	f043 0308 	orr.w	r3, r3, #8
 800089e:	6193      	str	r3, [r2, #24]
 80008a0:	4b17      	ldr	r3, [pc, #92]	@ (8000900 <MX_GPIO_Init+0xb0>)
 80008a2:	699b      	ldr	r3, [r3, #24]
 80008a4:	f003 0308 	and.w	r3, r3, #8
 80008a8:	607b      	str	r3, [r7, #4]
 80008aa:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(NSS_GPIO_Port, NSS_Pin, GPIO_PIN_SET);
 80008ac:	2201      	movs	r2, #1
 80008ae:	2110      	movs	r1, #16
 80008b0:	4814      	ldr	r0, [pc, #80]	@ (8000904 <MX_GPIO_Init+0xb4>)
 80008b2:	f000 fdcb 	bl	800144c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RST_GPIO_Port, RST_Pin, GPIO_PIN_RESET);
 80008b6:	2200      	movs	r2, #0
 80008b8:	2101      	movs	r1, #1
 80008ba:	4813      	ldr	r0, [pc, #76]	@ (8000908 <MX_GPIO_Init+0xb8>)
 80008bc:	f000 fdc6 	bl	800144c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = NSS_Pin;
 80008c0:	2310      	movs	r3, #16
 80008c2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008c4:	2301      	movs	r3, #1
 80008c6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008c8:	2300      	movs	r3, #0
 80008ca:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008cc:	2302      	movs	r3, #2
 80008ce:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(NSS_GPIO_Port, &GPIO_InitStruct);
 80008d0:	f107 0310 	add.w	r3, r7, #16
 80008d4:	4619      	mov	r1, r3
 80008d6:	480b      	ldr	r0, [pc, #44]	@ (8000904 <MX_GPIO_Init+0xb4>)
 80008d8:	f000 fc34 	bl	8001144 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = RST_Pin;
 80008dc:	2301      	movs	r3, #1
 80008de:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008e0:	2301      	movs	r3, #1
 80008e2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008e4:	2300      	movs	r3, #0
 80008e6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008e8:	2302      	movs	r3, #2
 80008ea:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(RST_GPIO_Port, &GPIO_InitStruct);
 80008ec:	f107 0310 	add.w	r3, r7, #16
 80008f0:	4619      	mov	r1, r3
 80008f2:	4805      	ldr	r0, [pc, #20]	@ (8000908 <MX_GPIO_Init+0xb8>)
 80008f4:	f000 fc26 	bl	8001144 <HAL_GPIO_Init>

}
 80008f8:	bf00      	nop
 80008fa:	3720      	adds	r7, #32
 80008fc:	46bd      	mov	sp, r7
 80008fe:	bd80      	pop	{r7, pc}
 8000900:	40021000 	.word	0x40021000
 8000904:	40010800 	.word	0x40010800
 8000908:	40010c00 	.word	0x40010c00

0800090c <main>:
  * @brief  The application entry point.
  * @retval int
  */
// Main Function
int main(void)
{
 800090c:	b580      	push	{r7, lr}
 800090e:	b086      	sub	sp, #24
 8000910:	af00      	add	r7, sp, #0
	char buf[20];
  HAL_Init();																	// HAL library Initialization
 8000912:	f000 faad 	bl	8000e70 <HAL_Init>
  SystemClock_Config();												// System clock Initialization
 8000916:	f000 f8a9 	bl	8000a6c <SystemClock_Config>
  MX_GPIO_Init();															// GPIO Pins Initialization
 800091a:	f7ff ff99 	bl	8000850 <MX_GPIO_Init>
  MX_SPI1_Init();															// SPI Communication Initialization
 800091e:	f000 f8f1 	bl	8000b04 <MX_SPI1_Init>
  MX_USART1_UART_Init(); 											// UART1 Communication Initialization
 8000922:	f000 fa09 	bl	8000d38 <MX_USART1_UART_Init>

	//lora_pins.dio0.port  = LORA_DIO0_PORT;
	//lora_pins.dio0.pin   = LORA_DIO0_PIN;
	lora_pins.nss.port   = LORA_SS_PORT;				// NSS pin to which port is connected
 8000926:	4b44      	ldr	r3, [pc, #272]	@ (8000a38 <main+0x12c>)
 8000928:	4a44      	ldr	r2, [pc, #272]	@ (8000a3c <main+0x130>)
 800092a:	615a      	str	r2, [r3, #20]
	lora_pins.nss.pin    = LORA_SS_PIN;					// NSS pin to which pin is connected
 800092c:	4b42      	ldr	r3, [pc, #264]	@ (8000a38 <main+0x12c>)
 800092e:	2210      	movs	r2, #16
 8000930:	611a      	str	r2, [r3, #16]
	lora_pins.reset.port = LORA_RESET_PORT;			// RESET pin to which port is connected
 8000932:	4b41      	ldr	r3, [pc, #260]	@ (8000a38 <main+0x12c>)
 8000934:	4a42      	ldr	r2, [pc, #264]	@ (8000a40 <main+0x134>)
 8000936:	605a      	str	r2, [r3, #4]
	lora_pins.reset.pin  = LORA_RESET_PIN;			// RESET pin to which pin is connected
 8000938:	4b3f      	ldr	r3, [pc, #252]	@ (8000a38 <main+0x12c>)
 800093a:	2201      	movs	r2, #1
 800093c:	601a      	str	r2, [r3, #0]
	lora_pins.spi  			 = &hspi1;
 800093e:	4b3e      	ldr	r3, [pc, #248]	@ (8000a38 <main+0x12c>)
 8000940:	4a40      	ldr	r2, [pc, #256]	@ (8000a44 <main+0x138>)
 8000942:	619a      	str	r2, [r3, #24]

	lora.pin = &lora_pins;
 8000944:	4b40      	ldr	r3, [pc, #256]	@ (8000a48 <main+0x13c>)
 8000946:	4a3c      	ldr	r2, [pc, #240]	@ (8000a38 <main+0x12c>)
 8000948:	601a      	str	r2, [r3, #0]
	lora.frequency = FREQ_433MHZ;								// 433MHZ Frequency
 800094a:	4b3f      	ldr	r3, [pc, #252]	@ (8000a48 <main+0x13c>)
 800094c:	2200      	movs	r2, #0
 800094e:	711a      	strb	r2, [r3, #4]
	//lora.frequency = FREQ_865MHZ;								// 865MHZ Frequency
	//lora.frequency = FREQ_866MHZ;								// 866MHZ Frequency
	//lora.frequency = FREQ_867MHZ;								// 867MHZ Frequency
	lora.bandwidth = BW_62_5KHz;
 8000950:	4b3d      	ldr	r3, [pc, #244]	@ (8000a48 <main+0x13c>)
 8000952:	2206      	movs	r2, #6
 8000954:	715a      	strb	r2, [r3, #5]
	sprintf(msg,"Configuring LoRa module\r\n");
 8000956:	493d      	ldr	r1, [pc, #244]	@ (8000a4c <main+0x140>)
 8000958:	483d      	ldr	r0, [pc, #244]	@ (8000a50 <main+0x144>)
 800095a:	f002 f967 	bl	8002c2c <siprintf>
	HAL_UART_Transmit(&huart1,(uint8_t *)msg,strlen(msg),1000);
 800095e:	483c      	ldr	r0, [pc, #240]	@ (8000a50 <main+0x144>)
 8000960:	f7ff fbf4 	bl	800014c <strlen>
 8000964:	4603      	mov	r3, r0
 8000966:	b29a      	uxth	r2, r3
 8000968:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800096c:	4938      	ldr	r1, [pc, #224]	@ (8000a50 <main+0x144>)
 800096e:	4839      	ldr	r0, [pc, #228]	@ (8000a54 <main+0x148>)
 8000970:	f001 ff87 	bl	8002882 <HAL_UART_Transmit>

	while(lora_init(&lora)){										// Initialize the lora module
 8000974:	e012      	b.n	800099c <main+0x90>
		sprintf(msg,"LoRa Failed\r\n");
 8000976:	4938      	ldr	r1, [pc, #224]	@ (8000a58 <main+0x14c>)
 8000978:	4835      	ldr	r0, [pc, #212]	@ (8000a50 <main+0x144>)
 800097a:	f002 f957 	bl	8002c2c <siprintf>
		HAL_UART_Transmit(&huart1,(uint8_t *)msg,strlen(msg),1000);
 800097e:	4834      	ldr	r0, [pc, #208]	@ (8000a50 <main+0x144>)
 8000980:	f7ff fbe4 	bl	800014c <strlen>
 8000984:	4603      	mov	r3, r0
 8000986:	b29a      	uxth	r2, r3
 8000988:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800098c:	4930      	ldr	r1, [pc, #192]	@ (8000a50 <main+0x144>)
 800098e:	4831      	ldr	r0, [pc, #196]	@ (8000a54 <main+0x148>)
 8000990:	f001 ff77 	bl	8002882 <HAL_UART_Transmit>
		HAL_Delay(1000);
 8000994:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000998:	f000 facc 	bl	8000f34 <HAL_Delay>
	while(lora_init(&lora)){										// Initialize the lora module
 800099c:	482a      	ldr	r0, [pc, #168]	@ (8000a48 <main+0x13c>)
 800099e:	f7ff fdf1 	bl	8000584 <lora_init>
 80009a2:	4603      	mov	r3, r0
 80009a4:	2b00      	cmp	r3, #0
 80009a6:	d1e6      	bne.n	8000976 <main+0x6a>
	}
	sprintf(msg,"Done configuring LoRaModule\r\n");
 80009a8:	492c      	ldr	r1, [pc, #176]	@ (8000a5c <main+0x150>)
 80009aa:	4829      	ldr	r0, [pc, #164]	@ (8000a50 <main+0x144>)
 80009ac:	f002 f93e 	bl	8002c2c <siprintf>
	HAL_UART_Transmit(&huart1,(uint8_t *)msg,strlen(msg),1000);
 80009b0:	4827      	ldr	r0, [pc, #156]	@ (8000a50 <main+0x144>)
 80009b2:	f7ff fbcb 	bl	800014c <strlen>
 80009b6:	4603      	mov	r3, r0
 80009b8:	b29a      	uxth	r2, r3
 80009ba:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80009be:	4924      	ldr	r1, [pc, #144]	@ (8000a50 <main+0x144>)
 80009c0:	4824      	ldr	r0, [pc, #144]	@ (8000a54 <main+0x148>)
 80009c2:	f001 ff5e 	bl	8002882 <HAL_UART_Transmit>

	#ifdef TX
	uint16_t count =0;
 80009c6:	2300      	movs	r3, #0
 80009c8:	82fb      	strh	r3, [r7, #22]
	sprintf(buf,"Do Cong 3107");
 80009ca:	463b      	mov	r3, r7
 80009cc:	4924      	ldr	r1, [pc, #144]	@ (8000a60 <main+0x154>)
 80009ce:	4618      	mov	r0, r3
 80009d0:	f002 f92c 	bl	8002c2c <siprintf>
	uint8_t ret;
	#endif
  while (1)																		// Inifinite Loop
  {
		#ifdef TX
		lora_begin_packet(&lora);
 80009d4:	481c      	ldr	r0, [pc, #112]	@ (8000a48 <main+0x13c>)
 80009d6:	f7ff fe49 	bl	800066c <lora_begin_packet>
		count +=1;
 80009da:	8afb      	ldrh	r3, [r7, #22]
 80009dc:	3301      	adds	r3, #1
 80009de:	82fb      	strh	r3, [r7, #22]
		sprintf(buf,"Do Cong 3107_%d",count);
 80009e0:	8afa      	ldrh	r2, [r7, #22]
 80009e2:	463b      	mov	r3, r7
 80009e4:	491f      	ldr	r1, [pc, #124]	@ (8000a64 <main+0x158>)
 80009e6:	4618      	mov	r0, r3
 80009e8:	f002 f920 	bl	8002c2c <siprintf>
		lora_tx(&lora, (uint8_t *)buf, strlen(buf));
 80009ec:	463b      	mov	r3, r7
 80009ee:	4618      	mov	r0, r3
 80009f0:	f7ff fbac 	bl	800014c <strlen>
 80009f4:	4603      	mov	r3, r0
 80009f6:	b2da      	uxtb	r2, r3
 80009f8:	463b      	mov	r3, r7
 80009fa:	4619      	mov	r1, r3
 80009fc:	4812      	ldr	r0, [pc, #72]	@ (8000a48 <main+0x13c>)
 80009fe:	f7ff fe5d 	bl	80006bc <lora_tx>
		lora_end_packet(&lora);
 8000a02:	4811      	ldr	r0, [pc, #68]	@ (8000a48 <main+0x13c>)
 8000a04:	f7ff fe91 	bl	800072a <lora_end_packet>
		sprintf(msg,"Sending packet %s\r\n",buf);
 8000a08:	463b      	mov	r3, r7
 8000a0a:	461a      	mov	r2, r3
 8000a0c:	4916      	ldr	r1, [pc, #88]	@ (8000a68 <main+0x15c>)
 8000a0e:	4810      	ldr	r0, [pc, #64]	@ (8000a50 <main+0x144>)
 8000a10:	f002 f90c 	bl	8002c2c <siprintf>
		HAL_UART_Transmit(&huart1,(uint8_t *)msg,strlen(msg),1000);
 8000a14:	480e      	ldr	r0, [pc, #56]	@ (8000a50 <main+0x144>)
 8000a16:	f7ff fb99 	bl	800014c <strlen>
 8000a1a:	4603      	mov	r3, r0
 8000a1c:	b29a      	uxth	r2, r3
 8000a1e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000a22:	490b      	ldr	r1, [pc, #44]	@ (8000a50 <main+0x144>)
 8000a24:	480b      	ldr	r0, [pc, #44]	@ (8000a54 <main+0x148>)
 8000a26:	f001 ff2c 	bl	8002882 <HAL_UART_Transmit>
		HAL_Delay(1800);
 8000a2a:	f44f 60e1 	mov.w	r0, #1800	@ 0x708
 8000a2e:	f000 fa81 	bl	8000f34 <HAL_Delay>
		lora_begin_packet(&lora);
 8000a32:	bf00      	nop
 8000a34:	e7ce      	b.n	80009d4 <main+0xc8>
 8000a36:	bf00      	nop
 8000a38:	20000078 	.word	0x20000078
 8000a3c:	40010800 	.word	0x40010800
 8000a40:	40010c00 	.word	0x40010c00
 8000a44:	200000dc 	.word	0x200000dc
 8000a48:	20000094 	.word	0x20000094
 8000a4c:	080035a8 	.word	0x080035a8
 8000a50:	2000009c 	.word	0x2000009c
 8000a54:	20000138 	.word	0x20000138
 8000a58:	080035c4 	.word	0x080035c4
 8000a5c:	080035d4 	.word	0x080035d4
 8000a60:	080035f4 	.word	0x080035f4
 8000a64:	08003604 	.word	0x08003604
 8000a68:	08003614 	.word	0x08003614

08000a6c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000a6c:	b580      	push	{r7, lr}
 8000a6e:	b090      	sub	sp, #64	@ 0x40
 8000a70:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000a72:	f107 0318 	add.w	r3, r7, #24
 8000a76:	2228      	movs	r2, #40	@ 0x28
 8000a78:	2100      	movs	r1, #0
 8000a7a:	4618      	mov	r0, r3
 8000a7c:	f002 f8f6 	bl	8002c6c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000a80:	1d3b      	adds	r3, r7, #4
 8000a82:	2200      	movs	r2, #0
 8000a84:	601a      	str	r2, [r3, #0]
 8000a86:	605a      	str	r2, [r3, #4]
 8000a88:	609a      	str	r2, [r3, #8]
 8000a8a:	60da      	str	r2, [r3, #12]
 8000a8c:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000a8e:	2301      	movs	r3, #1
 8000a90:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000a92:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000a96:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000a98:	2300      	movs	r3, #0
 8000a9a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000a9c:	2301      	movs	r3, #1
 8000a9e:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000aa0:	2302      	movs	r3, #2
 8000aa2:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000aa4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000aa8:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000aaa:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8000aae:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000ab0:	f107 0318 	add.w	r3, r7, #24
 8000ab4:	4618      	mov	r0, r3
 8000ab6:	f000 fce1 	bl	800147c <HAL_RCC_OscConfig>
 8000aba:	4603      	mov	r3, r0
 8000abc:	2b00      	cmp	r3, #0
 8000abe:	d001      	beq.n	8000ac4 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8000ac0:	f000 f819 	bl	8000af6 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000ac4:	230f      	movs	r3, #15
 8000ac6:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000ac8:	2302      	movs	r3, #2
 8000aca:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000acc:	2300      	movs	r3, #0
 8000ace:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000ad0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000ad4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000ad6:	2300      	movs	r3, #0
 8000ad8:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000ada:	1d3b      	adds	r3, r7, #4
 8000adc:	2102      	movs	r1, #2
 8000ade:	4618      	mov	r0, r3
 8000ae0:	f000 ff4e 	bl	8001980 <HAL_RCC_ClockConfig>
 8000ae4:	4603      	mov	r3, r0
 8000ae6:	2b00      	cmp	r3, #0
 8000ae8:	d001      	beq.n	8000aee <SystemClock_Config+0x82>
  {
    Error_Handler();
 8000aea:	f000 f804 	bl	8000af6 <Error_Handler>
  }
}
 8000aee:	bf00      	nop
 8000af0:	3740      	adds	r7, #64	@ 0x40
 8000af2:	46bd      	mov	sp, r7
 8000af4:	bd80      	pop	{r7, pc}

08000af6 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000af6:	b480      	push	{r7}
 8000af8:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000afa:	b672      	cpsid	i
}
 8000afc:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000afe:	bf00      	nop
 8000b00:	e7fd      	b.n	8000afe <Error_Handler+0x8>
	...

08000b04 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8000b04:	b580      	push	{r7, lr}
 8000b06:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8000b08:	4b17      	ldr	r3, [pc, #92]	@ (8000b68 <MX_SPI1_Init+0x64>)
 8000b0a:	4a18      	ldr	r2, [pc, #96]	@ (8000b6c <MX_SPI1_Init+0x68>)
 8000b0c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000b0e:	4b16      	ldr	r3, [pc, #88]	@ (8000b68 <MX_SPI1_Init+0x64>)
 8000b10:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000b14:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000b16:	4b14      	ldr	r3, [pc, #80]	@ (8000b68 <MX_SPI1_Init+0x64>)
 8000b18:	2200      	movs	r2, #0
 8000b1a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000b1c:	4b12      	ldr	r3, [pc, #72]	@ (8000b68 <MX_SPI1_Init+0x64>)
 8000b1e:	2200      	movs	r2, #0
 8000b20:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000b22:	4b11      	ldr	r3, [pc, #68]	@ (8000b68 <MX_SPI1_Init+0x64>)
 8000b24:	2200      	movs	r2, #0
 8000b26:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000b28:	4b0f      	ldr	r3, [pc, #60]	@ (8000b68 <MX_SPI1_Init+0x64>)
 8000b2a:	2200      	movs	r2, #0
 8000b2c:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000b2e:	4b0e      	ldr	r3, [pc, #56]	@ (8000b68 <MX_SPI1_Init+0x64>)
 8000b30:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000b34:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8000b36:	4b0c      	ldr	r3, [pc, #48]	@ (8000b68 <MX_SPI1_Init+0x64>)
 8000b38:	2210      	movs	r2, #16
 8000b3a:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000b3c:	4b0a      	ldr	r3, [pc, #40]	@ (8000b68 <MX_SPI1_Init+0x64>)
 8000b3e:	2200      	movs	r2, #0
 8000b40:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000b42:	4b09      	ldr	r3, [pc, #36]	@ (8000b68 <MX_SPI1_Init+0x64>)
 8000b44:	2200      	movs	r2, #0
 8000b46:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000b48:	4b07      	ldr	r3, [pc, #28]	@ (8000b68 <MX_SPI1_Init+0x64>)
 8000b4a:	2200      	movs	r2, #0
 8000b4c:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8000b4e:	4b06      	ldr	r3, [pc, #24]	@ (8000b68 <MX_SPI1_Init+0x64>)
 8000b50:	220a      	movs	r2, #10
 8000b52:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000b54:	4804      	ldr	r0, [pc, #16]	@ (8000b68 <MX_SPI1_Init+0x64>)
 8000b56:	f001 f8a1 	bl	8001c9c <HAL_SPI_Init>
 8000b5a:	4603      	mov	r3, r0
 8000b5c:	2b00      	cmp	r3, #0
 8000b5e:	d001      	beq.n	8000b64 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8000b60:	f7ff ffc9 	bl	8000af6 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000b64:	bf00      	nop
 8000b66:	bd80      	pop	{r7, pc}
 8000b68:	200000dc 	.word	0x200000dc
 8000b6c:	40013000 	.word	0x40013000

08000b70 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8000b70:	b580      	push	{r7, lr}
 8000b72:	b088      	sub	sp, #32
 8000b74:	af00      	add	r7, sp, #0
 8000b76:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b78:	f107 0310 	add.w	r3, r7, #16
 8000b7c:	2200      	movs	r2, #0
 8000b7e:	601a      	str	r2, [r3, #0]
 8000b80:	605a      	str	r2, [r3, #4]
 8000b82:	609a      	str	r2, [r3, #8]
 8000b84:	60da      	str	r2, [r3, #12]
  if(spiHandle->Instance==SPI1)
 8000b86:	687b      	ldr	r3, [r7, #4]
 8000b88:	681b      	ldr	r3, [r3, #0]
 8000b8a:	4a1b      	ldr	r2, [pc, #108]	@ (8000bf8 <HAL_SPI_MspInit+0x88>)
 8000b8c:	4293      	cmp	r3, r2
 8000b8e:	d12f      	bne.n	8000bf0 <HAL_SPI_MspInit+0x80>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000b90:	4b1a      	ldr	r3, [pc, #104]	@ (8000bfc <HAL_SPI_MspInit+0x8c>)
 8000b92:	699b      	ldr	r3, [r3, #24]
 8000b94:	4a19      	ldr	r2, [pc, #100]	@ (8000bfc <HAL_SPI_MspInit+0x8c>)
 8000b96:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000b9a:	6193      	str	r3, [r2, #24]
 8000b9c:	4b17      	ldr	r3, [pc, #92]	@ (8000bfc <HAL_SPI_MspInit+0x8c>)
 8000b9e:	699b      	ldr	r3, [r3, #24]
 8000ba0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000ba4:	60fb      	str	r3, [r7, #12]
 8000ba6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ba8:	4b14      	ldr	r3, [pc, #80]	@ (8000bfc <HAL_SPI_MspInit+0x8c>)
 8000baa:	699b      	ldr	r3, [r3, #24]
 8000bac:	4a13      	ldr	r2, [pc, #76]	@ (8000bfc <HAL_SPI_MspInit+0x8c>)
 8000bae:	f043 0304 	orr.w	r3, r3, #4
 8000bb2:	6193      	str	r3, [r2, #24]
 8000bb4:	4b11      	ldr	r3, [pc, #68]	@ (8000bfc <HAL_SPI_MspInit+0x8c>)
 8000bb6:	699b      	ldr	r3, [r3, #24]
 8000bb8:	f003 0304 	and.w	r3, r3, #4
 8000bbc:	60bb      	str	r3, [r7, #8]
 8000bbe:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8000bc0:	23a0      	movs	r3, #160	@ 0xa0
 8000bc2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bc4:	2302      	movs	r3, #2
 8000bc6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000bc8:	2303      	movs	r3, #3
 8000bca:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bcc:	f107 0310 	add.w	r3, r7, #16
 8000bd0:	4619      	mov	r1, r3
 8000bd2:	480b      	ldr	r0, [pc, #44]	@ (8000c00 <HAL_SPI_MspInit+0x90>)
 8000bd4:	f000 fab6 	bl	8001144 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000bd8:	2340      	movs	r3, #64	@ 0x40
 8000bda:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000bdc:	2300      	movs	r3, #0
 8000bde:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000be0:	2300      	movs	r3, #0
 8000be2:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000be4:	f107 0310 	add.w	r3, r7, #16
 8000be8:	4619      	mov	r1, r3
 8000bea:	4805      	ldr	r0, [pc, #20]	@ (8000c00 <HAL_SPI_MspInit+0x90>)
 8000bec:	f000 faaa 	bl	8001144 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8000bf0:	bf00      	nop
 8000bf2:	3720      	adds	r7, #32
 8000bf4:	46bd      	mov	sp, r7
 8000bf6:	bd80      	pop	{r7, pc}
 8000bf8:	40013000 	.word	0x40013000
 8000bfc:	40021000 	.word	0x40021000
 8000c00:	40010800 	.word	0x40010800

08000c04 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000c04:	b480      	push	{r7}
 8000c06:	b085      	sub	sp, #20
 8000c08:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000c0a:	4b15      	ldr	r3, [pc, #84]	@ (8000c60 <HAL_MspInit+0x5c>)
 8000c0c:	699b      	ldr	r3, [r3, #24]
 8000c0e:	4a14      	ldr	r2, [pc, #80]	@ (8000c60 <HAL_MspInit+0x5c>)
 8000c10:	f043 0301 	orr.w	r3, r3, #1
 8000c14:	6193      	str	r3, [r2, #24]
 8000c16:	4b12      	ldr	r3, [pc, #72]	@ (8000c60 <HAL_MspInit+0x5c>)
 8000c18:	699b      	ldr	r3, [r3, #24]
 8000c1a:	f003 0301 	and.w	r3, r3, #1
 8000c1e:	60bb      	str	r3, [r7, #8]
 8000c20:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000c22:	4b0f      	ldr	r3, [pc, #60]	@ (8000c60 <HAL_MspInit+0x5c>)
 8000c24:	69db      	ldr	r3, [r3, #28]
 8000c26:	4a0e      	ldr	r2, [pc, #56]	@ (8000c60 <HAL_MspInit+0x5c>)
 8000c28:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000c2c:	61d3      	str	r3, [r2, #28]
 8000c2e:	4b0c      	ldr	r3, [pc, #48]	@ (8000c60 <HAL_MspInit+0x5c>)
 8000c30:	69db      	ldr	r3, [r3, #28]
 8000c32:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000c36:	607b      	str	r3, [r7, #4]
 8000c38:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000c3a:	4b0a      	ldr	r3, [pc, #40]	@ (8000c64 <HAL_MspInit+0x60>)
 8000c3c:	685b      	ldr	r3, [r3, #4]
 8000c3e:	60fb      	str	r3, [r7, #12]
 8000c40:	68fb      	ldr	r3, [r7, #12]
 8000c42:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8000c46:	60fb      	str	r3, [r7, #12]
 8000c48:	68fb      	ldr	r3, [r7, #12]
 8000c4a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000c4e:	60fb      	str	r3, [r7, #12]
 8000c50:	4a04      	ldr	r2, [pc, #16]	@ (8000c64 <HAL_MspInit+0x60>)
 8000c52:	68fb      	ldr	r3, [r7, #12]
 8000c54:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000c56:	bf00      	nop
 8000c58:	3714      	adds	r7, #20
 8000c5a:	46bd      	mov	sp, r7
 8000c5c:	bc80      	pop	{r7}
 8000c5e:	4770      	bx	lr
 8000c60:	40021000 	.word	0x40021000
 8000c64:	40010000 	.word	0x40010000

08000c68 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000c68:	b480      	push	{r7}
 8000c6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000c6c:	bf00      	nop
 8000c6e:	e7fd      	b.n	8000c6c <NMI_Handler+0x4>

08000c70 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000c70:	b480      	push	{r7}
 8000c72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000c74:	bf00      	nop
 8000c76:	e7fd      	b.n	8000c74 <HardFault_Handler+0x4>

08000c78 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000c78:	b480      	push	{r7}
 8000c7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000c7c:	bf00      	nop
 8000c7e:	e7fd      	b.n	8000c7c <MemManage_Handler+0x4>

08000c80 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000c80:	b480      	push	{r7}
 8000c82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000c84:	bf00      	nop
 8000c86:	e7fd      	b.n	8000c84 <BusFault_Handler+0x4>

08000c88 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000c88:	b480      	push	{r7}
 8000c8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000c8c:	bf00      	nop
 8000c8e:	e7fd      	b.n	8000c8c <UsageFault_Handler+0x4>

08000c90 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000c90:	b480      	push	{r7}
 8000c92:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000c94:	bf00      	nop
 8000c96:	46bd      	mov	sp, r7
 8000c98:	bc80      	pop	{r7}
 8000c9a:	4770      	bx	lr

08000c9c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000c9c:	b480      	push	{r7}
 8000c9e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000ca0:	bf00      	nop
 8000ca2:	46bd      	mov	sp, r7
 8000ca4:	bc80      	pop	{r7}
 8000ca6:	4770      	bx	lr

08000ca8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000ca8:	b480      	push	{r7}
 8000caa:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000cac:	bf00      	nop
 8000cae:	46bd      	mov	sp, r7
 8000cb0:	bc80      	pop	{r7}
 8000cb2:	4770      	bx	lr

08000cb4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000cb4:	b580      	push	{r7, lr}
 8000cb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000cb8:	f000 f920 	bl	8000efc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000cbc:	bf00      	nop
 8000cbe:	bd80      	pop	{r7, pc}

08000cc0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000cc0:	b580      	push	{r7, lr}
 8000cc2:	b086      	sub	sp, #24
 8000cc4:	af00      	add	r7, sp, #0
 8000cc6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000cc8:	4a14      	ldr	r2, [pc, #80]	@ (8000d1c <_sbrk+0x5c>)
 8000cca:	4b15      	ldr	r3, [pc, #84]	@ (8000d20 <_sbrk+0x60>)
 8000ccc:	1ad3      	subs	r3, r2, r3
 8000cce:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000cd0:	697b      	ldr	r3, [r7, #20]
 8000cd2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000cd4:	4b13      	ldr	r3, [pc, #76]	@ (8000d24 <_sbrk+0x64>)
 8000cd6:	681b      	ldr	r3, [r3, #0]
 8000cd8:	2b00      	cmp	r3, #0
 8000cda:	d102      	bne.n	8000ce2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000cdc:	4b11      	ldr	r3, [pc, #68]	@ (8000d24 <_sbrk+0x64>)
 8000cde:	4a12      	ldr	r2, [pc, #72]	@ (8000d28 <_sbrk+0x68>)
 8000ce0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000ce2:	4b10      	ldr	r3, [pc, #64]	@ (8000d24 <_sbrk+0x64>)
 8000ce4:	681a      	ldr	r2, [r3, #0]
 8000ce6:	687b      	ldr	r3, [r7, #4]
 8000ce8:	4413      	add	r3, r2
 8000cea:	693a      	ldr	r2, [r7, #16]
 8000cec:	429a      	cmp	r2, r3
 8000cee:	d207      	bcs.n	8000d00 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000cf0:	f001 ffc4 	bl	8002c7c <__errno>
 8000cf4:	4603      	mov	r3, r0
 8000cf6:	220c      	movs	r2, #12
 8000cf8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000cfa:	f04f 33ff 	mov.w	r3, #4294967295
 8000cfe:	e009      	b.n	8000d14 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000d00:	4b08      	ldr	r3, [pc, #32]	@ (8000d24 <_sbrk+0x64>)
 8000d02:	681b      	ldr	r3, [r3, #0]
 8000d04:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000d06:	4b07      	ldr	r3, [pc, #28]	@ (8000d24 <_sbrk+0x64>)
 8000d08:	681a      	ldr	r2, [r3, #0]
 8000d0a:	687b      	ldr	r3, [r7, #4]
 8000d0c:	4413      	add	r3, r2
 8000d0e:	4a05      	ldr	r2, [pc, #20]	@ (8000d24 <_sbrk+0x64>)
 8000d10:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000d12:	68fb      	ldr	r3, [r7, #12]
}
 8000d14:	4618      	mov	r0, r3
 8000d16:	3718      	adds	r7, #24
 8000d18:	46bd      	mov	sp, r7
 8000d1a:	bd80      	pop	{r7, pc}
 8000d1c:	20005000 	.word	0x20005000
 8000d20:	00000400 	.word	0x00000400
 8000d24:	20000134 	.word	0x20000134
 8000d28:	200002d0 	.word	0x200002d0

08000d2c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000d2c:	b480      	push	{r7}
 8000d2e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000d30:	bf00      	nop
 8000d32:	46bd      	mov	sp, r7
 8000d34:	bc80      	pop	{r7}
 8000d36:	4770      	bx	lr

08000d38 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8000d38:	b580      	push	{r7, lr}
 8000d3a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000d3c:	4b11      	ldr	r3, [pc, #68]	@ (8000d84 <MX_USART1_UART_Init+0x4c>)
 8000d3e:	4a12      	ldr	r2, [pc, #72]	@ (8000d88 <MX_USART1_UART_Init+0x50>)
 8000d40:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000d42:	4b10      	ldr	r3, [pc, #64]	@ (8000d84 <MX_USART1_UART_Init+0x4c>)
 8000d44:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000d48:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000d4a:	4b0e      	ldr	r3, [pc, #56]	@ (8000d84 <MX_USART1_UART_Init+0x4c>)
 8000d4c:	2200      	movs	r2, #0
 8000d4e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000d50:	4b0c      	ldr	r3, [pc, #48]	@ (8000d84 <MX_USART1_UART_Init+0x4c>)
 8000d52:	2200      	movs	r2, #0
 8000d54:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000d56:	4b0b      	ldr	r3, [pc, #44]	@ (8000d84 <MX_USART1_UART_Init+0x4c>)
 8000d58:	2200      	movs	r2, #0
 8000d5a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000d5c:	4b09      	ldr	r3, [pc, #36]	@ (8000d84 <MX_USART1_UART_Init+0x4c>)
 8000d5e:	220c      	movs	r2, #12
 8000d60:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000d62:	4b08      	ldr	r3, [pc, #32]	@ (8000d84 <MX_USART1_UART_Init+0x4c>)
 8000d64:	2200      	movs	r2, #0
 8000d66:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000d68:	4b06      	ldr	r3, [pc, #24]	@ (8000d84 <MX_USART1_UART_Init+0x4c>)
 8000d6a:	2200      	movs	r2, #0
 8000d6c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000d6e:	4805      	ldr	r0, [pc, #20]	@ (8000d84 <MX_USART1_UART_Init+0x4c>)
 8000d70:	f001 fd37 	bl	80027e2 <HAL_UART_Init>
 8000d74:	4603      	mov	r3, r0
 8000d76:	2b00      	cmp	r3, #0
 8000d78:	d001      	beq.n	8000d7e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000d7a:	f7ff febc 	bl	8000af6 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000d7e:	bf00      	nop
 8000d80:	bd80      	pop	{r7, pc}
 8000d82:	bf00      	nop
 8000d84:	20000138 	.word	0x20000138
 8000d88:	40013800 	.word	0x40013800

08000d8c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000d8c:	b580      	push	{r7, lr}
 8000d8e:	b088      	sub	sp, #32
 8000d90:	af00      	add	r7, sp, #0
 8000d92:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d94:	f107 0310 	add.w	r3, r7, #16
 8000d98:	2200      	movs	r2, #0
 8000d9a:	601a      	str	r2, [r3, #0]
 8000d9c:	605a      	str	r2, [r3, #4]
 8000d9e:	609a      	str	r2, [r3, #8]
 8000da0:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 8000da2:	687b      	ldr	r3, [r7, #4]
 8000da4:	681b      	ldr	r3, [r3, #0]
 8000da6:	4a1c      	ldr	r2, [pc, #112]	@ (8000e18 <HAL_UART_MspInit+0x8c>)
 8000da8:	4293      	cmp	r3, r2
 8000daa:	d131      	bne.n	8000e10 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000dac:	4b1b      	ldr	r3, [pc, #108]	@ (8000e1c <HAL_UART_MspInit+0x90>)
 8000dae:	699b      	ldr	r3, [r3, #24]
 8000db0:	4a1a      	ldr	r2, [pc, #104]	@ (8000e1c <HAL_UART_MspInit+0x90>)
 8000db2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000db6:	6193      	str	r3, [r2, #24]
 8000db8:	4b18      	ldr	r3, [pc, #96]	@ (8000e1c <HAL_UART_MspInit+0x90>)
 8000dba:	699b      	ldr	r3, [r3, #24]
 8000dbc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000dc0:	60fb      	str	r3, [r7, #12]
 8000dc2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000dc4:	4b15      	ldr	r3, [pc, #84]	@ (8000e1c <HAL_UART_MspInit+0x90>)
 8000dc6:	699b      	ldr	r3, [r3, #24]
 8000dc8:	4a14      	ldr	r2, [pc, #80]	@ (8000e1c <HAL_UART_MspInit+0x90>)
 8000dca:	f043 0304 	orr.w	r3, r3, #4
 8000dce:	6193      	str	r3, [r2, #24]
 8000dd0:	4b12      	ldr	r3, [pc, #72]	@ (8000e1c <HAL_UART_MspInit+0x90>)
 8000dd2:	699b      	ldr	r3, [r3, #24]
 8000dd4:	f003 0304 	and.w	r3, r3, #4
 8000dd8:	60bb      	str	r3, [r7, #8]
 8000dda:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000ddc:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000de0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000de2:	2302      	movs	r3, #2
 8000de4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000de6:	2303      	movs	r3, #3
 8000de8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000dea:	f107 0310 	add.w	r3, r7, #16
 8000dee:	4619      	mov	r1, r3
 8000df0:	480b      	ldr	r0, [pc, #44]	@ (8000e20 <HAL_UART_MspInit+0x94>)
 8000df2:	f000 f9a7 	bl	8001144 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000df6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000dfa:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000dfc:	2300      	movs	r3, #0
 8000dfe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e00:	2300      	movs	r3, #0
 8000e02:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e04:	f107 0310 	add.w	r3, r7, #16
 8000e08:	4619      	mov	r1, r3
 8000e0a:	4805      	ldr	r0, [pc, #20]	@ (8000e20 <HAL_UART_MspInit+0x94>)
 8000e0c:	f000 f99a 	bl	8001144 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8000e10:	bf00      	nop
 8000e12:	3720      	adds	r7, #32
 8000e14:	46bd      	mov	sp, r7
 8000e16:	bd80      	pop	{r7, pc}
 8000e18:	40013800 	.word	0x40013800
 8000e1c:	40021000 	.word	0x40021000
 8000e20:	40010800 	.word	0x40010800

08000e24 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000e24:	f7ff ff82 	bl	8000d2c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000e28:	480b      	ldr	r0, [pc, #44]	@ (8000e58 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8000e2a:	490c      	ldr	r1, [pc, #48]	@ (8000e5c <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000e2c:	4a0c      	ldr	r2, [pc, #48]	@ (8000e60 <LoopFillZerobss+0x16>)
  movs r3, #0
 8000e2e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000e30:	e002      	b.n	8000e38 <LoopCopyDataInit>

08000e32 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000e32:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000e34:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000e36:	3304      	adds	r3, #4

08000e38 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000e38:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000e3a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000e3c:	d3f9      	bcc.n	8000e32 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000e3e:	4a09      	ldr	r2, [pc, #36]	@ (8000e64 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000e40:	4c09      	ldr	r4, [pc, #36]	@ (8000e68 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000e42:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000e44:	e001      	b.n	8000e4a <LoopFillZerobss>

08000e46 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000e46:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000e48:	3204      	adds	r2, #4

08000e4a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000e4a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000e4c:	d3fb      	bcc.n	8000e46 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000e4e:	f001 ff1b 	bl	8002c88 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000e52:	f7ff fd5b 	bl	800090c <main>
  bx lr
 8000e56:	4770      	bx	lr
  ldr r0, =_sdata
 8000e58:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000e5c:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8000e60:	080036e4 	.word	0x080036e4
  ldr r2, =_sbss
 8000e64:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8000e68:	200002cc 	.word	0x200002cc

08000e6c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000e6c:	e7fe      	b.n	8000e6c <ADC1_2_IRQHandler>
	...

08000e70 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000e70:	b580      	push	{r7, lr}
 8000e72:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000e74:	4b08      	ldr	r3, [pc, #32]	@ (8000e98 <HAL_Init+0x28>)
 8000e76:	681b      	ldr	r3, [r3, #0]
 8000e78:	4a07      	ldr	r2, [pc, #28]	@ (8000e98 <HAL_Init+0x28>)
 8000e7a:	f043 0310 	orr.w	r3, r3, #16
 8000e7e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000e80:	2003      	movs	r0, #3
 8000e82:	f000 f92b 	bl	80010dc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000e86:	200f      	movs	r0, #15
 8000e88:	f000 f808 	bl	8000e9c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000e8c:	f7ff feba 	bl	8000c04 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000e90:	2300      	movs	r3, #0
}
 8000e92:	4618      	mov	r0, r3
 8000e94:	bd80      	pop	{r7, pc}
 8000e96:	bf00      	nop
 8000e98:	40022000 	.word	0x40022000

08000e9c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000e9c:	b580      	push	{r7, lr}
 8000e9e:	b082      	sub	sp, #8
 8000ea0:	af00      	add	r7, sp, #0
 8000ea2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000ea4:	4b12      	ldr	r3, [pc, #72]	@ (8000ef0 <HAL_InitTick+0x54>)
 8000ea6:	681a      	ldr	r2, [r3, #0]
 8000ea8:	4b12      	ldr	r3, [pc, #72]	@ (8000ef4 <HAL_InitTick+0x58>)
 8000eaa:	781b      	ldrb	r3, [r3, #0]
 8000eac:	4619      	mov	r1, r3
 8000eae:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000eb2:	fbb3 f3f1 	udiv	r3, r3, r1
 8000eb6:	fbb2 f3f3 	udiv	r3, r2, r3
 8000eba:	4618      	mov	r0, r3
 8000ebc:	f000 f935 	bl	800112a <HAL_SYSTICK_Config>
 8000ec0:	4603      	mov	r3, r0
 8000ec2:	2b00      	cmp	r3, #0
 8000ec4:	d001      	beq.n	8000eca <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000ec6:	2301      	movs	r3, #1
 8000ec8:	e00e      	b.n	8000ee8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	2b0f      	cmp	r3, #15
 8000ece:	d80a      	bhi.n	8000ee6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000ed0:	2200      	movs	r2, #0
 8000ed2:	6879      	ldr	r1, [r7, #4]
 8000ed4:	f04f 30ff 	mov.w	r0, #4294967295
 8000ed8:	f000 f90b 	bl	80010f2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000edc:	4a06      	ldr	r2, [pc, #24]	@ (8000ef8 <HAL_InitTick+0x5c>)
 8000ede:	687b      	ldr	r3, [r7, #4]
 8000ee0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000ee2:	2300      	movs	r3, #0
 8000ee4:	e000      	b.n	8000ee8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000ee6:	2301      	movs	r3, #1
}
 8000ee8:	4618      	mov	r0, r3
 8000eea:	3708      	adds	r7, #8
 8000eec:	46bd      	mov	sp, r7
 8000eee:	bd80      	pop	{r7, pc}
 8000ef0:	20000000 	.word	0x20000000
 8000ef4:	20000008 	.word	0x20000008
 8000ef8:	20000004 	.word	0x20000004

08000efc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000efc:	b480      	push	{r7}
 8000efe:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000f00:	4b05      	ldr	r3, [pc, #20]	@ (8000f18 <HAL_IncTick+0x1c>)
 8000f02:	781b      	ldrb	r3, [r3, #0]
 8000f04:	461a      	mov	r2, r3
 8000f06:	4b05      	ldr	r3, [pc, #20]	@ (8000f1c <HAL_IncTick+0x20>)
 8000f08:	681b      	ldr	r3, [r3, #0]
 8000f0a:	4413      	add	r3, r2
 8000f0c:	4a03      	ldr	r2, [pc, #12]	@ (8000f1c <HAL_IncTick+0x20>)
 8000f0e:	6013      	str	r3, [r2, #0]
}
 8000f10:	bf00      	nop
 8000f12:	46bd      	mov	sp, r7
 8000f14:	bc80      	pop	{r7}
 8000f16:	4770      	bx	lr
 8000f18:	20000008 	.word	0x20000008
 8000f1c:	20000180 	.word	0x20000180

08000f20 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000f20:	b480      	push	{r7}
 8000f22:	af00      	add	r7, sp, #0
  return uwTick;
 8000f24:	4b02      	ldr	r3, [pc, #8]	@ (8000f30 <HAL_GetTick+0x10>)
 8000f26:	681b      	ldr	r3, [r3, #0]
}
 8000f28:	4618      	mov	r0, r3
 8000f2a:	46bd      	mov	sp, r7
 8000f2c:	bc80      	pop	{r7}
 8000f2e:	4770      	bx	lr
 8000f30:	20000180 	.word	0x20000180

08000f34 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000f34:	b580      	push	{r7, lr}
 8000f36:	b084      	sub	sp, #16
 8000f38:	af00      	add	r7, sp, #0
 8000f3a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000f3c:	f7ff fff0 	bl	8000f20 <HAL_GetTick>
 8000f40:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000f42:	687b      	ldr	r3, [r7, #4]
 8000f44:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000f46:	68fb      	ldr	r3, [r7, #12]
 8000f48:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000f4c:	d005      	beq.n	8000f5a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000f4e:	4b0a      	ldr	r3, [pc, #40]	@ (8000f78 <HAL_Delay+0x44>)
 8000f50:	781b      	ldrb	r3, [r3, #0]
 8000f52:	461a      	mov	r2, r3
 8000f54:	68fb      	ldr	r3, [r7, #12]
 8000f56:	4413      	add	r3, r2
 8000f58:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000f5a:	bf00      	nop
 8000f5c:	f7ff ffe0 	bl	8000f20 <HAL_GetTick>
 8000f60:	4602      	mov	r2, r0
 8000f62:	68bb      	ldr	r3, [r7, #8]
 8000f64:	1ad3      	subs	r3, r2, r3
 8000f66:	68fa      	ldr	r2, [r7, #12]
 8000f68:	429a      	cmp	r2, r3
 8000f6a:	d8f7      	bhi.n	8000f5c <HAL_Delay+0x28>
  {
  }
}
 8000f6c:	bf00      	nop
 8000f6e:	bf00      	nop
 8000f70:	3710      	adds	r7, #16
 8000f72:	46bd      	mov	sp, r7
 8000f74:	bd80      	pop	{r7, pc}
 8000f76:	bf00      	nop
 8000f78:	20000008 	.word	0x20000008

08000f7c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f7c:	b480      	push	{r7}
 8000f7e:	b085      	sub	sp, #20
 8000f80:	af00      	add	r7, sp, #0
 8000f82:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	f003 0307 	and.w	r3, r3, #7
 8000f8a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000f8c:	4b0c      	ldr	r3, [pc, #48]	@ (8000fc0 <__NVIC_SetPriorityGrouping+0x44>)
 8000f8e:	68db      	ldr	r3, [r3, #12]
 8000f90:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000f92:	68ba      	ldr	r2, [r7, #8]
 8000f94:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000f98:	4013      	ands	r3, r2
 8000f9a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000f9c:	68fb      	ldr	r3, [r7, #12]
 8000f9e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000fa0:	68bb      	ldr	r3, [r7, #8]
 8000fa2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000fa4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000fa8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000fac:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000fae:	4a04      	ldr	r2, [pc, #16]	@ (8000fc0 <__NVIC_SetPriorityGrouping+0x44>)
 8000fb0:	68bb      	ldr	r3, [r7, #8]
 8000fb2:	60d3      	str	r3, [r2, #12]
}
 8000fb4:	bf00      	nop
 8000fb6:	3714      	adds	r7, #20
 8000fb8:	46bd      	mov	sp, r7
 8000fba:	bc80      	pop	{r7}
 8000fbc:	4770      	bx	lr
 8000fbe:	bf00      	nop
 8000fc0:	e000ed00 	.word	0xe000ed00

08000fc4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000fc4:	b480      	push	{r7}
 8000fc6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000fc8:	4b04      	ldr	r3, [pc, #16]	@ (8000fdc <__NVIC_GetPriorityGrouping+0x18>)
 8000fca:	68db      	ldr	r3, [r3, #12]
 8000fcc:	0a1b      	lsrs	r3, r3, #8
 8000fce:	f003 0307 	and.w	r3, r3, #7
}
 8000fd2:	4618      	mov	r0, r3
 8000fd4:	46bd      	mov	sp, r7
 8000fd6:	bc80      	pop	{r7}
 8000fd8:	4770      	bx	lr
 8000fda:	bf00      	nop
 8000fdc:	e000ed00 	.word	0xe000ed00

08000fe0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000fe0:	b480      	push	{r7}
 8000fe2:	b083      	sub	sp, #12
 8000fe4:	af00      	add	r7, sp, #0
 8000fe6:	4603      	mov	r3, r0
 8000fe8:	6039      	str	r1, [r7, #0]
 8000fea:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000fec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ff0:	2b00      	cmp	r3, #0
 8000ff2:	db0a      	blt.n	800100a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ff4:	683b      	ldr	r3, [r7, #0]
 8000ff6:	b2da      	uxtb	r2, r3
 8000ff8:	490c      	ldr	r1, [pc, #48]	@ (800102c <__NVIC_SetPriority+0x4c>)
 8000ffa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ffe:	0112      	lsls	r2, r2, #4
 8001000:	b2d2      	uxtb	r2, r2
 8001002:	440b      	add	r3, r1
 8001004:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001008:	e00a      	b.n	8001020 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800100a:	683b      	ldr	r3, [r7, #0]
 800100c:	b2da      	uxtb	r2, r3
 800100e:	4908      	ldr	r1, [pc, #32]	@ (8001030 <__NVIC_SetPriority+0x50>)
 8001010:	79fb      	ldrb	r3, [r7, #7]
 8001012:	f003 030f 	and.w	r3, r3, #15
 8001016:	3b04      	subs	r3, #4
 8001018:	0112      	lsls	r2, r2, #4
 800101a:	b2d2      	uxtb	r2, r2
 800101c:	440b      	add	r3, r1
 800101e:	761a      	strb	r2, [r3, #24]
}
 8001020:	bf00      	nop
 8001022:	370c      	adds	r7, #12
 8001024:	46bd      	mov	sp, r7
 8001026:	bc80      	pop	{r7}
 8001028:	4770      	bx	lr
 800102a:	bf00      	nop
 800102c:	e000e100 	.word	0xe000e100
 8001030:	e000ed00 	.word	0xe000ed00

08001034 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001034:	b480      	push	{r7}
 8001036:	b089      	sub	sp, #36	@ 0x24
 8001038:	af00      	add	r7, sp, #0
 800103a:	60f8      	str	r0, [r7, #12]
 800103c:	60b9      	str	r1, [r7, #8]
 800103e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001040:	68fb      	ldr	r3, [r7, #12]
 8001042:	f003 0307 	and.w	r3, r3, #7
 8001046:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001048:	69fb      	ldr	r3, [r7, #28]
 800104a:	f1c3 0307 	rsb	r3, r3, #7
 800104e:	2b04      	cmp	r3, #4
 8001050:	bf28      	it	cs
 8001052:	2304      	movcs	r3, #4
 8001054:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001056:	69fb      	ldr	r3, [r7, #28]
 8001058:	3304      	adds	r3, #4
 800105a:	2b06      	cmp	r3, #6
 800105c:	d902      	bls.n	8001064 <NVIC_EncodePriority+0x30>
 800105e:	69fb      	ldr	r3, [r7, #28]
 8001060:	3b03      	subs	r3, #3
 8001062:	e000      	b.n	8001066 <NVIC_EncodePriority+0x32>
 8001064:	2300      	movs	r3, #0
 8001066:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001068:	f04f 32ff 	mov.w	r2, #4294967295
 800106c:	69bb      	ldr	r3, [r7, #24]
 800106e:	fa02 f303 	lsl.w	r3, r2, r3
 8001072:	43da      	mvns	r2, r3
 8001074:	68bb      	ldr	r3, [r7, #8]
 8001076:	401a      	ands	r2, r3
 8001078:	697b      	ldr	r3, [r7, #20]
 800107a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800107c:	f04f 31ff 	mov.w	r1, #4294967295
 8001080:	697b      	ldr	r3, [r7, #20]
 8001082:	fa01 f303 	lsl.w	r3, r1, r3
 8001086:	43d9      	mvns	r1, r3
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800108c:	4313      	orrs	r3, r2
         );
}
 800108e:	4618      	mov	r0, r3
 8001090:	3724      	adds	r7, #36	@ 0x24
 8001092:	46bd      	mov	sp, r7
 8001094:	bc80      	pop	{r7}
 8001096:	4770      	bx	lr

08001098 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001098:	b580      	push	{r7, lr}
 800109a:	b082      	sub	sp, #8
 800109c:	af00      	add	r7, sp, #0
 800109e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	3b01      	subs	r3, #1
 80010a4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80010a8:	d301      	bcc.n	80010ae <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80010aa:	2301      	movs	r3, #1
 80010ac:	e00f      	b.n	80010ce <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80010ae:	4a0a      	ldr	r2, [pc, #40]	@ (80010d8 <SysTick_Config+0x40>)
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	3b01      	subs	r3, #1
 80010b4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80010b6:	210f      	movs	r1, #15
 80010b8:	f04f 30ff 	mov.w	r0, #4294967295
 80010bc:	f7ff ff90 	bl	8000fe0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80010c0:	4b05      	ldr	r3, [pc, #20]	@ (80010d8 <SysTick_Config+0x40>)
 80010c2:	2200      	movs	r2, #0
 80010c4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80010c6:	4b04      	ldr	r3, [pc, #16]	@ (80010d8 <SysTick_Config+0x40>)
 80010c8:	2207      	movs	r2, #7
 80010ca:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80010cc:	2300      	movs	r3, #0
}
 80010ce:	4618      	mov	r0, r3
 80010d0:	3708      	adds	r7, #8
 80010d2:	46bd      	mov	sp, r7
 80010d4:	bd80      	pop	{r7, pc}
 80010d6:	bf00      	nop
 80010d8:	e000e010 	.word	0xe000e010

080010dc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80010dc:	b580      	push	{r7, lr}
 80010de:	b082      	sub	sp, #8
 80010e0:	af00      	add	r7, sp, #0
 80010e2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80010e4:	6878      	ldr	r0, [r7, #4]
 80010e6:	f7ff ff49 	bl	8000f7c <__NVIC_SetPriorityGrouping>
}
 80010ea:	bf00      	nop
 80010ec:	3708      	adds	r7, #8
 80010ee:	46bd      	mov	sp, r7
 80010f0:	bd80      	pop	{r7, pc}

080010f2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80010f2:	b580      	push	{r7, lr}
 80010f4:	b086      	sub	sp, #24
 80010f6:	af00      	add	r7, sp, #0
 80010f8:	4603      	mov	r3, r0
 80010fa:	60b9      	str	r1, [r7, #8]
 80010fc:	607a      	str	r2, [r7, #4]
 80010fe:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001100:	2300      	movs	r3, #0
 8001102:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001104:	f7ff ff5e 	bl	8000fc4 <__NVIC_GetPriorityGrouping>
 8001108:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800110a:	687a      	ldr	r2, [r7, #4]
 800110c:	68b9      	ldr	r1, [r7, #8]
 800110e:	6978      	ldr	r0, [r7, #20]
 8001110:	f7ff ff90 	bl	8001034 <NVIC_EncodePriority>
 8001114:	4602      	mov	r2, r0
 8001116:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800111a:	4611      	mov	r1, r2
 800111c:	4618      	mov	r0, r3
 800111e:	f7ff ff5f 	bl	8000fe0 <__NVIC_SetPriority>
}
 8001122:	bf00      	nop
 8001124:	3718      	adds	r7, #24
 8001126:	46bd      	mov	sp, r7
 8001128:	bd80      	pop	{r7, pc}

0800112a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800112a:	b580      	push	{r7, lr}
 800112c:	b082      	sub	sp, #8
 800112e:	af00      	add	r7, sp, #0
 8001130:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001132:	6878      	ldr	r0, [r7, #4]
 8001134:	f7ff ffb0 	bl	8001098 <SysTick_Config>
 8001138:	4603      	mov	r3, r0
}
 800113a:	4618      	mov	r0, r3
 800113c:	3708      	adds	r7, #8
 800113e:	46bd      	mov	sp, r7
 8001140:	bd80      	pop	{r7, pc}
	...

08001144 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001144:	b480      	push	{r7}
 8001146:	b08b      	sub	sp, #44	@ 0x2c
 8001148:	af00      	add	r7, sp, #0
 800114a:	6078      	str	r0, [r7, #4]
 800114c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800114e:	2300      	movs	r3, #0
 8001150:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001152:	2300      	movs	r3, #0
 8001154:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001156:	e169      	b.n	800142c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001158:	2201      	movs	r2, #1
 800115a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800115c:	fa02 f303 	lsl.w	r3, r2, r3
 8001160:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001162:	683b      	ldr	r3, [r7, #0]
 8001164:	681b      	ldr	r3, [r3, #0]
 8001166:	69fa      	ldr	r2, [r7, #28]
 8001168:	4013      	ands	r3, r2
 800116a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 800116c:	69ba      	ldr	r2, [r7, #24]
 800116e:	69fb      	ldr	r3, [r7, #28]
 8001170:	429a      	cmp	r2, r3
 8001172:	f040 8158 	bne.w	8001426 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001176:	683b      	ldr	r3, [r7, #0]
 8001178:	685b      	ldr	r3, [r3, #4]
 800117a:	4a9a      	ldr	r2, [pc, #616]	@ (80013e4 <HAL_GPIO_Init+0x2a0>)
 800117c:	4293      	cmp	r3, r2
 800117e:	d05e      	beq.n	800123e <HAL_GPIO_Init+0xfa>
 8001180:	4a98      	ldr	r2, [pc, #608]	@ (80013e4 <HAL_GPIO_Init+0x2a0>)
 8001182:	4293      	cmp	r3, r2
 8001184:	d875      	bhi.n	8001272 <HAL_GPIO_Init+0x12e>
 8001186:	4a98      	ldr	r2, [pc, #608]	@ (80013e8 <HAL_GPIO_Init+0x2a4>)
 8001188:	4293      	cmp	r3, r2
 800118a:	d058      	beq.n	800123e <HAL_GPIO_Init+0xfa>
 800118c:	4a96      	ldr	r2, [pc, #600]	@ (80013e8 <HAL_GPIO_Init+0x2a4>)
 800118e:	4293      	cmp	r3, r2
 8001190:	d86f      	bhi.n	8001272 <HAL_GPIO_Init+0x12e>
 8001192:	4a96      	ldr	r2, [pc, #600]	@ (80013ec <HAL_GPIO_Init+0x2a8>)
 8001194:	4293      	cmp	r3, r2
 8001196:	d052      	beq.n	800123e <HAL_GPIO_Init+0xfa>
 8001198:	4a94      	ldr	r2, [pc, #592]	@ (80013ec <HAL_GPIO_Init+0x2a8>)
 800119a:	4293      	cmp	r3, r2
 800119c:	d869      	bhi.n	8001272 <HAL_GPIO_Init+0x12e>
 800119e:	4a94      	ldr	r2, [pc, #592]	@ (80013f0 <HAL_GPIO_Init+0x2ac>)
 80011a0:	4293      	cmp	r3, r2
 80011a2:	d04c      	beq.n	800123e <HAL_GPIO_Init+0xfa>
 80011a4:	4a92      	ldr	r2, [pc, #584]	@ (80013f0 <HAL_GPIO_Init+0x2ac>)
 80011a6:	4293      	cmp	r3, r2
 80011a8:	d863      	bhi.n	8001272 <HAL_GPIO_Init+0x12e>
 80011aa:	4a92      	ldr	r2, [pc, #584]	@ (80013f4 <HAL_GPIO_Init+0x2b0>)
 80011ac:	4293      	cmp	r3, r2
 80011ae:	d046      	beq.n	800123e <HAL_GPIO_Init+0xfa>
 80011b0:	4a90      	ldr	r2, [pc, #576]	@ (80013f4 <HAL_GPIO_Init+0x2b0>)
 80011b2:	4293      	cmp	r3, r2
 80011b4:	d85d      	bhi.n	8001272 <HAL_GPIO_Init+0x12e>
 80011b6:	2b12      	cmp	r3, #18
 80011b8:	d82a      	bhi.n	8001210 <HAL_GPIO_Init+0xcc>
 80011ba:	2b12      	cmp	r3, #18
 80011bc:	d859      	bhi.n	8001272 <HAL_GPIO_Init+0x12e>
 80011be:	a201      	add	r2, pc, #4	@ (adr r2, 80011c4 <HAL_GPIO_Init+0x80>)
 80011c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80011c4:	0800123f 	.word	0x0800123f
 80011c8:	08001219 	.word	0x08001219
 80011cc:	0800122b 	.word	0x0800122b
 80011d0:	0800126d 	.word	0x0800126d
 80011d4:	08001273 	.word	0x08001273
 80011d8:	08001273 	.word	0x08001273
 80011dc:	08001273 	.word	0x08001273
 80011e0:	08001273 	.word	0x08001273
 80011e4:	08001273 	.word	0x08001273
 80011e8:	08001273 	.word	0x08001273
 80011ec:	08001273 	.word	0x08001273
 80011f0:	08001273 	.word	0x08001273
 80011f4:	08001273 	.word	0x08001273
 80011f8:	08001273 	.word	0x08001273
 80011fc:	08001273 	.word	0x08001273
 8001200:	08001273 	.word	0x08001273
 8001204:	08001273 	.word	0x08001273
 8001208:	08001221 	.word	0x08001221
 800120c:	08001235 	.word	0x08001235
 8001210:	4a79      	ldr	r2, [pc, #484]	@ (80013f8 <HAL_GPIO_Init+0x2b4>)
 8001212:	4293      	cmp	r3, r2
 8001214:	d013      	beq.n	800123e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001216:	e02c      	b.n	8001272 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001218:	683b      	ldr	r3, [r7, #0]
 800121a:	68db      	ldr	r3, [r3, #12]
 800121c:	623b      	str	r3, [r7, #32]
          break;
 800121e:	e029      	b.n	8001274 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001220:	683b      	ldr	r3, [r7, #0]
 8001222:	68db      	ldr	r3, [r3, #12]
 8001224:	3304      	adds	r3, #4
 8001226:	623b      	str	r3, [r7, #32]
          break;
 8001228:	e024      	b.n	8001274 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800122a:	683b      	ldr	r3, [r7, #0]
 800122c:	68db      	ldr	r3, [r3, #12]
 800122e:	3308      	adds	r3, #8
 8001230:	623b      	str	r3, [r7, #32]
          break;
 8001232:	e01f      	b.n	8001274 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001234:	683b      	ldr	r3, [r7, #0]
 8001236:	68db      	ldr	r3, [r3, #12]
 8001238:	330c      	adds	r3, #12
 800123a:	623b      	str	r3, [r7, #32]
          break;
 800123c:	e01a      	b.n	8001274 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800123e:	683b      	ldr	r3, [r7, #0]
 8001240:	689b      	ldr	r3, [r3, #8]
 8001242:	2b00      	cmp	r3, #0
 8001244:	d102      	bne.n	800124c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001246:	2304      	movs	r3, #4
 8001248:	623b      	str	r3, [r7, #32]
          break;
 800124a:	e013      	b.n	8001274 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800124c:	683b      	ldr	r3, [r7, #0]
 800124e:	689b      	ldr	r3, [r3, #8]
 8001250:	2b01      	cmp	r3, #1
 8001252:	d105      	bne.n	8001260 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001254:	2308      	movs	r3, #8
 8001256:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	69fa      	ldr	r2, [r7, #28]
 800125c:	611a      	str	r2, [r3, #16]
          break;
 800125e:	e009      	b.n	8001274 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001260:	2308      	movs	r3, #8
 8001262:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	69fa      	ldr	r2, [r7, #28]
 8001268:	615a      	str	r2, [r3, #20]
          break;
 800126a:	e003      	b.n	8001274 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 800126c:	2300      	movs	r3, #0
 800126e:	623b      	str	r3, [r7, #32]
          break;
 8001270:	e000      	b.n	8001274 <HAL_GPIO_Init+0x130>
          break;
 8001272:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001274:	69bb      	ldr	r3, [r7, #24]
 8001276:	2bff      	cmp	r3, #255	@ 0xff
 8001278:	d801      	bhi.n	800127e <HAL_GPIO_Init+0x13a>
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	e001      	b.n	8001282 <HAL_GPIO_Init+0x13e>
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	3304      	adds	r3, #4
 8001282:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001284:	69bb      	ldr	r3, [r7, #24]
 8001286:	2bff      	cmp	r3, #255	@ 0xff
 8001288:	d802      	bhi.n	8001290 <HAL_GPIO_Init+0x14c>
 800128a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800128c:	009b      	lsls	r3, r3, #2
 800128e:	e002      	b.n	8001296 <HAL_GPIO_Init+0x152>
 8001290:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001292:	3b08      	subs	r3, #8
 8001294:	009b      	lsls	r3, r3, #2
 8001296:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001298:	697b      	ldr	r3, [r7, #20]
 800129a:	681a      	ldr	r2, [r3, #0]
 800129c:	210f      	movs	r1, #15
 800129e:	693b      	ldr	r3, [r7, #16]
 80012a0:	fa01 f303 	lsl.w	r3, r1, r3
 80012a4:	43db      	mvns	r3, r3
 80012a6:	401a      	ands	r2, r3
 80012a8:	6a39      	ldr	r1, [r7, #32]
 80012aa:	693b      	ldr	r3, [r7, #16]
 80012ac:	fa01 f303 	lsl.w	r3, r1, r3
 80012b0:	431a      	orrs	r2, r3
 80012b2:	697b      	ldr	r3, [r7, #20]
 80012b4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80012b6:	683b      	ldr	r3, [r7, #0]
 80012b8:	685b      	ldr	r3, [r3, #4]
 80012ba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80012be:	2b00      	cmp	r3, #0
 80012c0:	f000 80b1 	beq.w	8001426 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80012c4:	4b4d      	ldr	r3, [pc, #308]	@ (80013fc <HAL_GPIO_Init+0x2b8>)
 80012c6:	699b      	ldr	r3, [r3, #24]
 80012c8:	4a4c      	ldr	r2, [pc, #304]	@ (80013fc <HAL_GPIO_Init+0x2b8>)
 80012ca:	f043 0301 	orr.w	r3, r3, #1
 80012ce:	6193      	str	r3, [r2, #24]
 80012d0:	4b4a      	ldr	r3, [pc, #296]	@ (80013fc <HAL_GPIO_Init+0x2b8>)
 80012d2:	699b      	ldr	r3, [r3, #24]
 80012d4:	f003 0301 	and.w	r3, r3, #1
 80012d8:	60bb      	str	r3, [r7, #8]
 80012da:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80012dc:	4a48      	ldr	r2, [pc, #288]	@ (8001400 <HAL_GPIO_Init+0x2bc>)
 80012de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80012e0:	089b      	lsrs	r3, r3, #2
 80012e2:	3302      	adds	r3, #2
 80012e4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80012e8:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80012ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80012ec:	f003 0303 	and.w	r3, r3, #3
 80012f0:	009b      	lsls	r3, r3, #2
 80012f2:	220f      	movs	r2, #15
 80012f4:	fa02 f303 	lsl.w	r3, r2, r3
 80012f8:	43db      	mvns	r3, r3
 80012fa:	68fa      	ldr	r2, [r7, #12]
 80012fc:	4013      	ands	r3, r2
 80012fe:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	4a40      	ldr	r2, [pc, #256]	@ (8001404 <HAL_GPIO_Init+0x2c0>)
 8001304:	4293      	cmp	r3, r2
 8001306:	d013      	beq.n	8001330 <HAL_GPIO_Init+0x1ec>
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	4a3f      	ldr	r2, [pc, #252]	@ (8001408 <HAL_GPIO_Init+0x2c4>)
 800130c:	4293      	cmp	r3, r2
 800130e:	d00d      	beq.n	800132c <HAL_GPIO_Init+0x1e8>
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	4a3e      	ldr	r2, [pc, #248]	@ (800140c <HAL_GPIO_Init+0x2c8>)
 8001314:	4293      	cmp	r3, r2
 8001316:	d007      	beq.n	8001328 <HAL_GPIO_Init+0x1e4>
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	4a3d      	ldr	r2, [pc, #244]	@ (8001410 <HAL_GPIO_Init+0x2cc>)
 800131c:	4293      	cmp	r3, r2
 800131e:	d101      	bne.n	8001324 <HAL_GPIO_Init+0x1e0>
 8001320:	2303      	movs	r3, #3
 8001322:	e006      	b.n	8001332 <HAL_GPIO_Init+0x1ee>
 8001324:	2304      	movs	r3, #4
 8001326:	e004      	b.n	8001332 <HAL_GPIO_Init+0x1ee>
 8001328:	2302      	movs	r3, #2
 800132a:	e002      	b.n	8001332 <HAL_GPIO_Init+0x1ee>
 800132c:	2301      	movs	r3, #1
 800132e:	e000      	b.n	8001332 <HAL_GPIO_Init+0x1ee>
 8001330:	2300      	movs	r3, #0
 8001332:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001334:	f002 0203 	and.w	r2, r2, #3
 8001338:	0092      	lsls	r2, r2, #2
 800133a:	4093      	lsls	r3, r2
 800133c:	68fa      	ldr	r2, [r7, #12]
 800133e:	4313      	orrs	r3, r2
 8001340:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001342:	492f      	ldr	r1, [pc, #188]	@ (8001400 <HAL_GPIO_Init+0x2bc>)
 8001344:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001346:	089b      	lsrs	r3, r3, #2
 8001348:	3302      	adds	r3, #2
 800134a:	68fa      	ldr	r2, [r7, #12]
 800134c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001350:	683b      	ldr	r3, [r7, #0]
 8001352:	685b      	ldr	r3, [r3, #4]
 8001354:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001358:	2b00      	cmp	r3, #0
 800135a:	d006      	beq.n	800136a <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800135c:	4b2d      	ldr	r3, [pc, #180]	@ (8001414 <HAL_GPIO_Init+0x2d0>)
 800135e:	689a      	ldr	r2, [r3, #8]
 8001360:	492c      	ldr	r1, [pc, #176]	@ (8001414 <HAL_GPIO_Init+0x2d0>)
 8001362:	69bb      	ldr	r3, [r7, #24]
 8001364:	4313      	orrs	r3, r2
 8001366:	608b      	str	r3, [r1, #8]
 8001368:	e006      	b.n	8001378 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800136a:	4b2a      	ldr	r3, [pc, #168]	@ (8001414 <HAL_GPIO_Init+0x2d0>)
 800136c:	689a      	ldr	r2, [r3, #8]
 800136e:	69bb      	ldr	r3, [r7, #24]
 8001370:	43db      	mvns	r3, r3
 8001372:	4928      	ldr	r1, [pc, #160]	@ (8001414 <HAL_GPIO_Init+0x2d0>)
 8001374:	4013      	ands	r3, r2
 8001376:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001378:	683b      	ldr	r3, [r7, #0]
 800137a:	685b      	ldr	r3, [r3, #4]
 800137c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001380:	2b00      	cmp	r3, #0
 8001382:	d006      	beq.n	8001392 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001384:	4b23      	ldr	r3, [pc, #140]	@ (8001414 <HAL_GPIO_Init+0x2d0>)
 8001386:	68da      	ldr	r2, [r3, #12]
 8001388:	4922      	ldr	r1, [pc, #136]	@ (8001414 <HAL_GPIO_Init+0x2d0>)
 800138a:	69bb      	ldr	r3, [r7, #24]
 800138c:	4313      	orrs	r3, r2
 800138e:	60cb      	str	r3, [r1, #12]
 8001390:	e006      	b.n	80013a0 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001392:	4b20      	ldr	r3, [pc, #128]	@ (8001414 <HAL_GPIO_Init+0x2d0>)
 8001394:	68da      	ldr	r2, [r3, #12]
 8001396:	69bb      	ldr	r3, [r7, #24]
 8001398:	43db      	mvns	r3, r3
 800139a:	491e      	ldr	r1, [pc, #120]	@ (8001414 <HAL_GPIO_Init+0x2d0>)
 800139c:	4013      	ands	r3, r2
 800139e:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80013a0:	683b      	ldr	r3, [r7, #0]
 80013a2:	685b      	ldr	r3, [r3, #4]
 80013a4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80013a8:	2b00      	cmp	r3, #0
 80013aa:	d006      	beq.n	80013ba <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80013ac:	4b19      	ldr	r3, [pc, #100]	@ (8001414 <HAL_GPIO_Init+0x2d0>)
 80013ae:	685a      	ldr	r2, [r3, #4]
 80013b0:	4918      	ldr	r1, [pc, #96]	@ (8001414 <HAL_GPIO_Init+0x2d0>)
 80013b2:	69bb      	ldr	r3, [r7, #24]
 80013b4:	4313      	orrs	r3, r2
 80013b6:	604b      	str	r3, [r1, #4]
 80013b8:	e006      	b.n	80013c8 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80013ba:	4b16      	ldr	r3, [pc, #88]	@ (8001414 <HAL_GPIO_Init+0x2d0>)
 80013bc:	685a      	ldr	r2, [r3, #4]
 80013be:	69bb      	ldr	r3, [r7, #24]
 80013c0:	43db      	mvns	r3, r3
 80013c2:	4914      	ldr	r1, [pc, #80]	@ (8001414 <HAL_GPIO_Init+0x2d0>)
 80013c4:	4013      	ands	r3, r2
 80013c6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80013c8:	683b      	ldr	r3, [r7, #0]
 80013ca:	685b      	ldr	r3, [r3, #4]
 80013cc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80013d0:	2b00      	cmp	r3, #0
 80013d2:	d021      	beq.n	8001418 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80013d4:	4b0f      	ldr	r3, [pc, #60]	@ (8001414 <HAL_GPIO_Init+0x2d0>)
 80013d6:	681a      	ldr	r2, [r3, #0]
 80013d8:	490e      	ldr	r1, [pc, #56]	@ (8001414 <HAL_GPIO_Init+0x2d0>)
 80013da:	69bb      	ldr	r3, [r7, #24]
 80013dc:	4313      	orrs	r3, r2
 80013de:	600b      	str	r3, [r1, #0]
 80013e0:	e021      	b.n	8001426 <HAL_GPIO_Init+0x2e2>
 80013e2:	bf00      	nop
 80013e4:	10320000 	.word	0x10320000
 80013e8:	10310000 	.word	0x10310000
 80013ec:	10220000 	.word	0x10220000
 80013f0:	10210000 	.word	0x10210000
 80013f4:	10120000 	.word	0x10120000
 80013f8:	10110000 	.word	0x10110000
 80013fc:	40021000 	.word	0x40021000
 8001400:	40010000 	.word	0x40010000
 8001404:	40010800 	.word	0x40010800
 8001408:	40010c00 	.word	0x40010c00
 800140c:	40011000 	.word	0x40011000
 8001410:	40011400 	.word	0x40011400
 8001414:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001418:	4b0b      	ldr	r3, [pc, #44]	@ (8001448 <HAL_GPIO_Init+0x304>)
 800141a:	681a      	ldr	r2, [r3, #0]
 800141c:	69bb      	ldr	r3, [r7, #24]
 800141e:	43db      	mvns	r3, r3
 8001420:	4909      	ldr	r1, [pc, #36]	@ (8001448 <HAL_GPIO_Init+0x304>)
 8001422:	4013      	ands	r3, r2
 8001424:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001426:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001428:	3301      	adds	r3, #1
 800142a:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800142c:	683b      	ldr	r3, [r7, #0]
 800142e:	681a      	ldr	r2, [r3, #0]
 8001430:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001432:	fa22 f303 	lsr.w	r3, r2, r3
 8001436:	2b00      	cmp	r3, #0
 8001438:	f47f ae8e 	bne.w	8001158 <HAL_GPIO_Init+0x14>
  }
}
 800143c:	bf00      	nop
 800143e:	bf00      	nop
 8001440:	372c      	adds	r7, #44	@ 0x2c
 8001442:	46bd      	mov	sp, r7
 8001444:	bc80      	pop	{r7}
 8001446:	4770      	bx	lr
 8001448:	40010400 	.word	0x40010400

0800144c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800144c:	b480      	push	{r7}
 800144e:	b083      	sub	sp, #12
 8001450:	af00      	add	r7, sp, #0
 8001452:	6078      	str	r0, [r7, #4]
 8001454:	460b      	mov	r3, r1
 8001456:	807b      	strh	r3, [r7, #2]
 8001458:	4613      	mov	r3, r2
 800145a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800145c:	787b      	ldrb	r3, [r7, #1]
 800145e:	2b00      	cmp	r3, #0
 8001460:	d003      	beq.n	800146a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001462:	887a      	ldrh	r2, [r7, #2]
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001468:	e003      	b.n	8001472 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800146a:	887b      	ldrh	r3, [r7, #2]
 800146c:	041a      	lsls	r2, r3, #16
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	611a      	str	r2, [r3, #16]
}
 8001472:	bf00      	nop
 8001474:	370c      	adds	r7, #12
 8001476:	46bd      	mov	sp, r7
 8001478:	bc80      	pop	{r7}
 800147a:	4770      	bx	lr

0800147c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800147c:	b580      	push	{r7, lr}
 800147e:	b086      	sub	sp, #24
 8001480:	af00      	add	r7, sp, #0
 8001482:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	2b00      	cmp	r3, #0
 8001488:	d101      	bne.n	800148e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800148a:	2301      	movs	r3, #1
 800148c:	e272      	b.n	8001974 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	681b      	ldr	r3, [r3, #0]
 8001492:	f003 0301 	and.w	r3, r3, #1
 8001496:	2b00      	cmp	r3, #0
 8001498:	f000 8087 	beq.w	80015aa <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800149c:	4b92      	ldr	r3, [pc, #584]	@ (80016e8 <HAL_RCC_OscConfig+0x26c>)
 800149e:	685b      	ldr	r3, [r3, #4]
 80014a0:	f003 030c 	and.w	r3, r3, #12
 80014a4:	2b04      	cmp	r3, #4
 80014a6:	d00c      	beq.n	80014c2 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80014a8:	4b8f      	ldr	r3, [pc, #572]	@ (80016e8 <HAL_RCC_OscConfig+0x26c>)
 80014aa:	685b      	ldr	r3, [r3, #4]
 80014ac:	f003 030c 	and.w	r3, r3, #12
 80014b0:	2b08      	cmp	r3, #8
 80014b2:	d112      	bne.n	80014da <HAL_RCC_OscConfig+0x5e>
 80014b4:	4b8c      	ldr	r3, [pc, #560]	@ (80016e8 <HAL_RCC_OscConfig+0x26c>)
 80014b6:	685b      	ldr	r3, [r3, #4]
 80014b8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80014bc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80014c0:	d10b      	bne.n	80014da <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80014c2:	4b89      	ldr	r3, [pc, #548]	@ (80016e8 <HAL_RCC_OscConfig+0x26c>)
 80014c4:	681b      	ldr	r3, [r3, #0]
 80014c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80014ca:	2b00      	cmp	r3, #0
 80014cc:	d06c      	beq.n	80015a8 <HAL_RCC_OscConfig+0x12c>
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	685b      	ldr	r3, [r3, #4]
 80014d2:	2b00      	cmp	r3, #0
 80014d4:	d168      	bne.n	80015a8 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80014d6:	2301      	movs	r3, #1
 80014d8:	e24c      	b.n	8001974 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	685b      	ldr	r3, [r3, #4]
 80014de:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80014e2:	d106      	bne.n	80014f2 <HAL_RCC_OscConfig+0x76>
 80014e4:	4b80      	ldr	r3, [pc, #512]	@ (80016e8 <HAL_RCC_OscConfig+0x26c>)
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	4a7f      	ldr	r2, [pc, #508]	@ (80016e8 <HAL_RCC_OscConfig+0x26c>)
 80014ea:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80014ee:	6013      	str	r3, [r2, #0]
 80014f0:	e02e      	b.n	8001550 <HAL_RCC_OscConfig+0xd4>
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	685b      	ldr	r3, [r3, #4]
 80014f6:	2b00      	cmp	r3, #0
 80014f8:	d10c      	bne.n	8001514 <HAL_RCC_OscConfig+0x98>
 80014fa:	4b7b      	ldr	r3, [pc, #492]	@ (80016e8 <HAL_RCC_OscConfig+0x26c>)
 80014fc:	681b      	ldr	r3, [r3, #0]
 80014fe:	4a7a      	ldr	r2, [pc, #488]	@ (80016e8 <HAL_RCC_OscConfig+0x26c>)
 8001500:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001504:	6013      	str	r3, [r2, #0]
 8001506:	4b78      	ldr	r3, [pc, #480]	@ (80016e8 <HAL_RCC_OscConfig+0x26c>)
 8001508:	681b      	ldr	r3, [r3, #0]
 800150a:	4a77      	ldr	r2, [pc, #476]	@ (80016e8 <HAL_RCC_OscConfig+0x26c>)
 800150c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001510:	6013      	str	r3, [r2, #0]
 8001512:	e01d      	b.n	8001550 <HAL_RCC_OscConfig+0xd4>
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	685b      	ldr	r3, [r3, #4]
 8001518:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800151c:	d10c      	bne.n	8001538 <HAL_RCC_OscConfig+0xbc>
 800151e:	4b72      	ldr	r3, [pc, #456]	@ (80016e8 <HAL_RCC_OscConfig+0x26c>)
 8001520:	681b      	ldr	r3, [r3, #0]
 8001522:	4a71      	ldr	r2, [pc, #452]	@ (80016e8 <HAL_RCC_OscConfig+0x26c>)
 8001524:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001528:	6013      	str	r3, [r2, #0]
 800152a:	4b6f      	ldr	r3, [pc, #444]	@ (80016e8 <HAL_RCC_OscConfig+0x26c>)
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	4a6e      	ldr	r2, [pc, #440]	@ (80016e8 <HAL_RCC_OscConfig+0x26c>)
 8001530:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001534:	6013      	str	r3, [r2, #0]
 8001536:	e00b      	b.n	8001550 <HAL_RCC_OscConfig+0xd4>
 8001538:	4b6b      	ldr	r3, [pc, #428]	@ (80016e8 <HAL_RCC_OscConfig+0x26c>)
 800153a:	681b      	ldr	r3, [r3, #0]
 800153c:	4a6a      	ldr	r2, [pc, #424]	@ (80016e8 <HAL_RCC_OscConfig+0x26c>)
 800153e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001542:	6013      	str	r3, [r2, #0]
 8001544:	4b68      	ldr	r3, [pc, #416]	@ (80016e8 <HAL_RCC_OscConfig+0x26c>)
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	4a67      	ldr	r2, [pc, #412]	@ (80016e8 <HAL_RCC_OscConfig+0x26c>)
 800154a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800154e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	685b      	ldr	r3, [r3, #4]
 8001554:	2b00      	cmp	r3, #0
 8001556:	d013      	beq.n	8001580 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001558:	f7ff fce2 	bl	8000f20 <HAL_GetTick>
 800155c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800155e:	e008      	b.n	8001572 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001560:	f7ff fcde 	bl	8000f20 <HAL_GetTick>
 8001564:	4602      	mov	r2, r0
 8001566:	693b      	ldr	r3, [r7, #16]
 8001568:	1ad3      	subs	r3, r2, r3
 800156a:	2b64      	cmp	r3, #100	@ 0x64
 800156c:	d901      	bls.n	8001572 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800156e:	2303      	movs	r3, #3
 8001570:	e200      	b.n	8001974 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001572:	4b5d      	ldr	r3, [pc, #372]	@ (80016e8 <HAL_RCC_OscConfig+0x26c>)
 8001574:	681b      	ldr	r3, [r3, #0]
 8001576:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800157a:	2b00      	cmp	r3, #0
 800157c:	d0f0      	beq.n	8001560 <HAL_RCC_OscConfig+0xe4>
 800157e:	e014      	b.n	80015aa <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001580:	f7ff fcce 	bl	8000f20 <HAL_GetTick>
 8001584:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001586:	e008      	b.n	800159a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001588:	f7ff fcca 	bl	8000f20 <HAL_GetTick>
 800158c:	4602      	mov	r2, r0
 800158e:	693b      	ldr	r3, [r7, #16]
 8001590:	1ad3      	subs	r3, r2, r3
 8001592:	2b64      	cmp	r3, #100	@ 0x64
 8001594:	d901      	bls.n	800159a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001596:	2303      	movs	r3, #3
 8001598:	e1ec      	b.n	8001974 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800159a:	4b53      	ldr	r3, [pc, #332]	@ (80016e8 <HAL_RCC_OscConfig+0x26c>)
 800159c:	681b      	ldr	r3, [r3, #0]
 800159e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80015a2:	2b00      	cmp	r3, #0
 80015a4:	d1f0      	bne.n	8001588 <HAL_RCC_OscConfig+0x10c>
 80015a6:	e000      	b.n	80015aa <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80015a8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	681b      	ldr	r3, [r3, #0]
 80015ae:	f003 0302 	and.w	r3, r3, #2
 80015b2:	2b00      	cmp	r3, #0
 80015b4:	d063      	beq.n	800167e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80015b6:	4b4c      	ldr	r3, [pc, #304]	@ (80016e8 <HAL_RCC_OscConfig+0x26c>)
 80015b8:	685b      	ldr	r3, [r3, #4]
 80015ba:	f003 030c 	and.w	r3, r3, #12
 80015be:	2b00      	cmp	r3, #0
 80015c0:	d00b      	beq.n	80015da <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80015c2:	4b49      	ldr	r3, [pc, #292]	@ (80016e8 <HAL_RCC_OscConfig+0x26c>)
 80015c4:	685b      	ldr	r3, [r3, #4]
 80015c6:	f003 030c 	and.w	r3, r3, #12
 80015ca:	2b08      	cmp	r3, #8
 80015cc:	d11c      	bne.n	8001608 <HAL_RCC_OscConfig+0x18c>
 80015ce:	4b46      	ldr	r3, [pc, #280]	@ (80016e8 <HAL_RCC_OscConfig+0x26c>)
 80015d0:	685b      	ldr	r3, [r3, #4]
 80015d2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80015d6:	2b00      	cmp	r3, #0
 80015d8:	d116      	bne.n	8001608 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80015da:	4b43      	ldr	r3, [pc, #268]	@ (80016e8 <HAL_RCC_OscConfig+0x26c>)
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	f003 0302 	and.w	r3, r3, #2
 80015e2:	2b00      	cmp	r3, #0
 80015e4:	d005      	beq.n	80015f2 <HAL_RCC_OscConfig+0x176>
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	691b      	ldr	r3, [r3, #16]
 80015ea:	2b01      	cmp	r3, #1
 80015ec:	d001      	beq.n	80015f2 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80015ee:	2301      	movs	r3, #1
 80015f0:	e1c0      	b.n	8001974 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80015f2:	4b3d      	ldr	r3, [pc, #244]	@ (80016e8 <HAL_RCC_OscConfig+0x26c>)
 80015f4:	681b      	ldr	r3, [r3, #0]
 80015f6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	695b      	ldr	r3, [r3, #20]
 80015fe:	00db      	lsls	r3, r3, #3
 8001600:	4939      	ldr	r1, [pc, #228]	@ (80016e8 <HAL_RCC_OscConfig+0x26c>)
 8001602:	4313      	orrs	r3, r2
 8001604:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001606:	e03a      	b.n	800167e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	691b      	ldr	r3, [r3, #16]
 800160c:	2b00      	cmp	r3, #0
 800160e:	d020      	beq.n	8001652 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001610:	4b36      	ldr	r3, [pc, #216]	@ (80016ec <HAL_RCC_OscConfig+0x270>)
 8001612:	2201      	movs	r2, #1
 8001614:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001616:	f7ff fc83 	bl	8000f20 <HAL_GetTick>
 800161a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800161c:	e008      	b.n	8001630 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800161e:	f7ff fc7f 	bl	8000f20 <HAL_GetTick>
 8001622:	4602      	mov	r2, r0
 8001624:	693b      	ldr	r3, [r7, #16]
 8001626:	1ad3      	subs	r3, r2, r3
 8001628:	2b02      	cmp	r3, #2
 800162a:	d901      	bls.n	8001630 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 800162c:	2303      	movs	r3, #3
 800162e:	e1a1      	b.n	8001974 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001630:	4b2d      	ldr	r3, [pc, #180]	@ (80016e8 <HAL_RCC_OscConfig+0x26c>)
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	f003 0302 	and.w	r3, r3, #2
 8001638:	2b00      	cmp	r3, #0
 800163a:	d0f0      	beq.n	800161e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800163c:	4b2a      	ldr	r3, [pc, #168]	@ (80016e8 <HAL_RCC_OscConfig+0x26c>)
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	695b      	ldr	r3, [r3, #20]
 8001648:	00db      	lsls	r3, r3, #3
 800164a:	4927      	ldr	r1, [pc, #156]	@ (80016e8 <HAL_RCC_OscConfig+0x26c>)
 800164c:	4313      	orrs	r3, r2
 800164e:	600b      	str	r3, [r1, #0]
 8001650:	e015      	b.n	800167e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001652:	4b26      	ldr	r3, [pc, #152]	@ (80016ec <HAL_RCC_OscConfig+0x270>)
 8001654:	2200      	movs	r2, #0
 8001656:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001658:	f7ff fc62 	bl	8000f20 <HAL_GetTick>
 800165c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800165e:	e008      	b.n	8001672 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001660:	f7ff fc5e 	bl	8000f20 <HAL_GetTick>
 8001664:	4602      	mov	r2, r0
 8001666:	693b      	ldr	r3, [r7, #16]
 8001668:	1ad3      	subs	r3, r2, r3
 800166a:	2b02      	cmp	r3, #2
 800166c:	d901      	bls.n	8001672 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800166e:	2303      	movs	r3, #3
 8001670:	e180      	b.n	8001974 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001672:	4b1d      	ldr	r3, [pc, #116]	@ (80016e8 <HAL_RCC_OscConfig+0x26c>)
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	f003 0302 	and.w	r3, r3, #2
 800167a:	2b00      	cmp	r3, #0
 800167c:	d1f0      	bne.n	8001660 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	f003 0308 	and.w	r3, r3, #8
 8001686:	2b00      	cmp	r3, #0
 8001688:	d03a      	beq.n	8001700 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	699b      	ldr	r3, [r3, #24]
 800168e:	2b00      	cmp	r3, #0
 8001690:	d019      	beq.n	80016c6 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001692:	4b17      	ldr	r3, [pc, #92]	@ (80016f0 <HAL_RCC_OscConfig+0x274>)
 8001694:	2201      	movs	r2, #1
 8001696:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001698:	f7ff fc42 	bl	8000f20 <HAL_GetTick>
 800169c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800169e:	e008      	b.n	80016b2 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80016a0:	f7ff fc3e 	bl	8000f20 <HAL_GetTick>
 80016a4:	4602      	mov	r2, r0
 80016a6:	693b      	ldr	r3, [r7, #16]
 80016a8:	1ad3      	subs	r3, r2, r3
 80016aa:	2b02      	cmp	r3, #2
 80016ac:	d901      	bls.n	80016b2 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80016ae:	2303      	movs	r3, #3
 80016b0:	e160      	b.n	8001974 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80016b2:	4b0d      	ldr	r3, [pc, #52]	@ (80016e8 <HAL_RCC_OscConfig+0x26c>)
 80016b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80016b6:	f003 0302 	and.w	r3, r3, #2
 80016ba:	2b00      	cmp	r3, #0
 80016bc:	d0f0      	beq.n	80016a0 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80016be:	2001      	movs	r0, #1
 80016c0:	f000 face 	bl	8001c60 <RCC_Delay>
 80016c4:	e01c      	b.n	8001700 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80016c6:	4b0a      	ldr	r3, [pc, #40]	@ (80016f0 <HAL_RCC_OscConfig+0x274>)
 80016c8:	2200      	movs	r2, #0
 80016ca:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80016cc:	f7ff fc28 	bl	8000f20 <HAL_GetTick>
 80016d0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80016d2:	e00f      	b.n	80016f4 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80016d4:	f7ff fc24 	bl	8000f20 <HAL_GetTick>
 80016d8:	4602      	mov	r2, r0
 80016da:	693b      	ldr	r3, [r7, #16]
 80016dc:	1ad3      	subs	r3, r2, r3
 80016de:	2b02      	cmp	r3, #2
 80016e0:	d908      	bls.n	80016f4 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80016e2:	2303      	movs	r3, #3
 80016e4:	e146      	b.n	8001974 <HAL_RCC_OscConfig+0x4f8>
 80016e6:	bf00      	nop
 80016e8:	40021000 	.word	0x40021000
 80016ec:	42420000 	.word	0x42420000
 80016f0:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80016f4:	4b92      	ldr	r3, [pc, #584]	@ (8001940 <HAL_RCC_OscConfig+0x4c4>)
 80016f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80016f8:	f003 0302 	and.w	r3, r3, #2
 80016fc:	2b00      	cmp	r3, #0
 80016fe:	d1e9      	bne.n	80016d4 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	f003 0304 	and.w	r3, r3, #4
 8001708:	2b00      	cmp	r3, #0
 800170a:	f000 80a6 	beq.w	800185a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800170e:	2300      	movs	r3, #0
 8001710:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001712:	4b8b      	ldr	r3, [pc, #556]	@ (8001940 <HAL_RCC_OscConfig+0x4c4>)
 8001714:	69db      	ldr	r3, [r3, #28]
 8001716:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800171a:	2b00      	cmp	r3, #0
 800171c:	d10d      	bne.n	800173a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800171e:	4b88      	ldr	r3, [pc, #544]	@ (8001940 <HAL_RCC_OscConfig+0x4c4>)
 8001720:	69db      	ldr	r3, [r3, #28]
 8001722:	4a87      	ldr	r2, [pc, #540]	@ (8001940 <HAL_RCC_OscConfig+0x4c4>)
 8001724:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001728:	61d3      	str	r3, [r2, #28]
 800172a:	4b85      	ldr	r3, [pc, #532]	@ (8001940 <HAL_RCC_OscConfig+0x4c4>)
 800172c:	69db      	ldr	r3, [r3, #28]
 800172e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001732:	60bb      	str	r3, [r7, #8]
 8001734:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001736:	2301      	movs	r3, #1
 8001738:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800173a:	4b82      	ldr	r3, [pc, #520]	@ (8001944 <HAL_RCC_OscConfig+0x4c8>)
 800173c:	681b      	ldr	r3, [r3, #0]
 800173e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001742:	2b00      	cmp	r3, #0
 8001744:	d118      	bne.n	8001778 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001746:	4b7f      	ldr	r3, [pc, #508]	@ (8001944 <HAL_RCC_OscConfig+0x4c8>)
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	4a7e      	ldr	r2, [pc, #504]	@ (8001944 <HAL_RCC_OscConfig+0x4c8>)
 800174c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001750:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001752:	f7ff fbe5 	bl	8000f20 <HAL_GetTick>
 8001756:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001758:	e008      	b.n	800176c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800175a:	f7ff fbe1 	bl	8000f20 <HAL_GetTick>
 800175e:	4602      	mov	r2, r0
 8001760:	693b      	ldr	r3, [r7, #16]
 8001762:	1ad3      	subs	r3, r2, r3
 8001764:	2b64      	cmp	r3, #100	@ 0x64
 8001766:	d901      	bls.n	800176c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001768:	2303      	movs	r3, #3
 800176a:	e103      	b.n	8001974 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800176c:	4b75      	ldr	r3, [pc, #468]	@ (8001944 <HAL_RCC_OscConfig+0x4c8>)
 800176e:	681b      	ldr	r3, [r3, #0]
 8001770:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001774:	2b00      	cmp	r3, #0
 8001776:	d0f0      	beq.n	800175a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	68db      	ldr	r3, [r3, #12]
 800177c:	2b01      	cmp	r3, #1
 800177e:	d106      	bne.n	800178e <HAL_RCC_OscConfig+0x312>
 8001780:	4b6f      	ldr	r3, [pc, #444]	@ (8001940 <HAL_RCC_OscConfig+0x4c4>)
 8001782:	6a1b      	ldr	r3, [r3, #32]
 8001784:	4a6e      	ldr	r2, [pc, #440]	@ (8001940 <HAL_RCC_OscConfig+0x4c4>)
 8001786:	f043 0301 	orr.w	r3, r3, #1
 800178a:	6213      	str	r3, [r2, #32]
 800178c:	e02d      	b.n	80017ea <HAL_RCC_OscConfig+0x36e>
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	68db      	ldr	r3, [r3, #12]
 8001792:	2b00      	cmp	r3, #0
 8001794:	d10c      	bne.n	80017b0 <HAL_RCC_OscConfig+0x334>
 8001796:	4b6a      	ldr	r3, [pc, #424]	@ (8001940 <HAL_RCC_OscConfig+0x4c4>)
 8001798:	6a1b      	ldr	r3, [r3, #32]
 800179a:	4a69      	ldr	r2, [pc, #420]	@ (8001940 <HAL_RCC_OscConfig+0x4c4>)
 800179c:	f023 0301 	bic.w	r3, r3, #1
 80017a0:	6213      	str	r3, [r2, #32]
 80017a2:	4b67      	ldr	r3, [pc, #412]	@ (8001940 <HAL_RCC_OscConfig+0x4c4>)
 80017a4:	6a1b      	ldr	r3, [r3, #32]
 80017a6:	4a66      	ldr	r2, [pc, #408]	@ (8001940 <HAL_RCC_OscConfig+0x4c4>)
 80017a8:	f023 0304 	bic.w	r3, r3, #4
 80017ac:	6213      	str	r3, [r2, #32]
 80017ae:	e01c      	b.n	80017ea <HAL_RCC_OscConfig+0x36e>
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	68db      	ldr	r3, [r3, #12]
 80017b4:	2b05      	cmp	r3, #5
 80017b6:	d10c      	bne.n	80017d2 <HAL_RCC_OscConfig+0x356>
 80017b8:	4b61      	ldr	r3, [pc, #388]	@ (8001940 <HAL_RCC_OscConfig+0x4c4>)
 80017ba:	6a1b      	ldr	r3, [r3, #32]
 80017bc:	4a60      	ldr	r2, [pc, #384]	@ (8001940 <HAL_RCC_OscConfig+0x4c4>)
 80017be:	f043 0304 	orr.w	r3, r3, #4
 80017c2:	6213      	str	r3, [r2, #32]
 80017c4:	4b5e      	ldr	r3, [pc, #376]	@ (8001940 <HAL_RCC_OscConfig+0x4c4>)
 80017c6:	6a1b      	ldr	r3, [r3, #32]
 80017c8:	4a5d      	ldr	r2, [pc, #372]	@ (8001940 <HAL_RCC_OscConfig+0x4c4>)
 80017ca:	f043 0301 	orr.w	r3, r3, #1
 80017ce:	6213      	str	r3, [r2, #32]
 80017d0:	e00b      	b.n	80017ea <HAL_RCC_OscConfig+0x36e>
 80017d2:	4b5b      	ldr	r3, [pc, #364]	@ (8001940 <HAL_RCC_OscConfig+0x4c4>)
 80017d4:	6a1b      	ldr	r3, [r3, #32]
 80017d6:	4a5a      	ldr	r2, [pc, #360]	@ (8001940 <HAL_RCC_OscConfig+0x4c4>)
 80017d8:	f023 0301 	bic.w	r3, r3, #1
 80017dc:	6213      	str	r3, [r2, #32]
 80017de:	4b58      	ldr	r3, [pc, #352]	@ (8001940 <HAL_RCC_OscConfig+0x4c4>)
 80017e0:	6a1b      	ldr	r3, [r3, #32]
 80017e2:	4a57      	ldr	r2, [pc, #348]	@ (8001940 <HAL_RCC_OscConfig+0x4c4>)
 80017e4:	f023 0304 	bic.w	r3, r3, #4
 80017e8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	68db      	ldr	r3, [r3, #12]
 80017ee:	2b00      	cmp	r3, #0
 80017f0:	d015      	beq.n	800181e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80017f2:	f7ff fb95 	bl	8000f20 <HAL_GetTick>
 80017f6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80017f8:	e00a      	b.n	8001810 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80017fa:	f7ff fb91 	bl	8000f20 <HAL_GetTick>
 80017fe:	4602      	mov	r2, r0
 8001800:	693b      	ldr	r3, [r7, #16]
 8001802:	1ad3      	subs	r3, r2, r3
 8001804:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001808:	4293      	cmp	r3, r2
 800180a:	d901      	bls.n	8001810 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 800180c:	2303      	movs	r3, #3
 800180e:	e0b1      	b.n	8001974 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001810:	4b4b      	ldr	r3, [pc, #300]	@ (8001940 <HAL_RCC_OscConfig+0x4c4>)
 8001812:	6a1b      	ldr	r3, [r3, #32]
 8001814:	f003 0302 	and.w	r3, r3, #2
 8001818:	2b00      	cmp	r3, #0
 800181a:	d0ee      	beq.n	80017fa <HAL_RCC_OscConfig+0x37e>
 800181c:	e014      	b.n	8001848 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800181e:	f7ff fb7f 	bl	8000f20 <HAL_GetTick>
 8001822:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001824:	e00a      	b.n	800183c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001826:	f7ff fb7b 	bl	8000f20 <HAL_GetTick>
 800182a:	4602      	mov	r2, r0
 800182c:	693b      	ldr	r3, [r7, #16]
 800182e:	1ad3      	subs	r3, r2, r3
 8001830:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001834:	4293      	cmp	r3, r2
 8001836:	d901      	bls.n	800183c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001838:	2303      	movs	r3, #3
 800183a:	e09b      	b.n	8001974 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800183c:	4b40      	ldr	r3, [pc, #256]	@ (8001940 <HAL_RCC_OscConfig+0x4c4>)
 800183e:	6a1b      	ldr	r3, [r3, #32]
 8001840:	f003 0302 	and.w	r3, r3, #2
 8001844:	2b00      	cmp	r3, #0
 8001846:	d1ee      	bne.n	8001826 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001848:	7dfb      	ldrb	r3, [r7, #23]
 800184a:	2b01      	cmp	r3, #1
 800184c:	d105      	bne.n	800185a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800184e:	4b3c      	ldr	r3, [pc, #240]	@ (8001940 <HAL_RCC_OscConfig+0x4c4>)
 8001850:	69db      	ldr	r3, [r3, #28]
 8001852:	4a3b      	ldr	r2, [pc, #236]	@ (8001940 <HAL_RCC_OscConfig+0x4c4>)
 8001854:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001858:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	69db      	ldr	r3, [r3, #28]
 800185e:	2b00      	cmp	r3, #0
 8001860:	f000 8087 	beq.w	8001972 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001864:	4b36      	ldr	r3, [pc, #216]	@ (8001940 <HAL_RCC_OscConfig+0x4c4>)
 8001866:	685b      	ldr	r3, [r3, #4]
 8001868:	f003 030c 	and.w	r3, r3, #12
 800186c:	2b08      	cmp	r3, #8
 800186e:	d061      	beq.n	8001934 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	69db      	ldr	r3, [r3, #28]
 8001874:	2b02      	cmp	r3, #2
 8001876:	d146      	bne.n	8001906 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001878:	4b33      	ldr	r3, [pc, #204]	@ (8001948 <HAL_RCC_OscConfig+0x4cc>)
 800187a:	2200      	movs	r2, #0
 800187c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800187e:	f7ff fb4f 	bl	8000f20 <HAL_GetTick>
 8001882:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001884:	e008      	b.n	8001898 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001886:	f7ff fb4b 	bl	8000f20 <HAL_GetTick>
 800188a:	4602      	mov	r2, r0
 800188c:	693b      	ldr	r3, [r7, #16]
 800188e:	1ad3      	subs	r3, r2, r3
 8001890:	2b02      	cmp	r3, #2
 8001892:	d901      	bls.n	8001898 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001894:	2303      	movs	r3, #3
 8001896:	e06d      	b.n	8001974 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001898:	4b29      	ldr	r3, [pc, #164]	@ (8001940 <HAL_RCC_OscConfig+0x4c4>)
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80018a0:	2b00      	cmp	r3, #0
 80018a2:	d1f0      	bne.n	8001886 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	6a1b      	ldr	r3, [r3, #32]
 80018a8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80018ac:	d108      	bne.n	80018c0 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80018ae:	4b24      	ldr	r3, [pc, #144]	@ (8001940 <HAL_RCC_OscConfig+0x4c4>)
 80018b0:	685b      	ldr	r3, [r3, #4]
 80018b2:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	689b      	ldr	r3, [r3, #8]
 80018ba:	4921      	ldr	r1, [pc, #132]	@ (8001940 <HAL_RCC_OscConfig+0x4c4>)
 80018bc:	4313      	orrs	r3, r2
 80018be:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80018c0:	4b1f      	ldr	r3, [pc, #124]	@ (8001940 <HAL_RCC_OscConfig+0x4c4>)
 80018c2:	685b      	ldr	r3, [r3, #4]
 80018c4:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	6a19      	ldr	r1, [r3, #32]
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80018d0:	430b      	orrs	r3, r1
 80018d2:	491b      	ldr	r1, [pc, #108]	@ (8001940 <HAL_RCC_OscConfig+0x4c4>)
 80018d4:	4313      	orrs	r3, r2
 80018d6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80018d8:	4b1b      	ldr	r3, [pc, #108]	@ (8001948 <HAL_RCC_OscConfig+0x4cc>)
 80018da:	2201      	movs	r2, #1
 80018dc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018de:	f7ff fb1f 	bl	8000f20 <HAL_GetTick>
 80018e2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80018e4:	e008      	b.n	80018f8 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80018e6:	f7ff fb1b 	bl	8000f20 <HAL_GetTick>
 80018ea:	4602      	mov	r2, r0
 80018ec:	693b      	ldr	r3, [r7, #16]
 80018ee:	1ad3      	subs	r3, r2, r3
 80018f0:	2b02      	cmp	r3, #2
 80018f2:	d901      	bls.n	80018f8 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80018f4:	2303      	movs	r3, #3
 80018f6:	e03d      	b.n	8001974 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80018f8:	4b11      	ldr	r3, [pc, #68]	@ (8001940 <HAL_RCC_OscConfig+0x4c4>)
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001900:	2b00      	cmp	r3, #0
 8001902:	d0f0      	beq.n	80018e6 <HAL_RCC_OscConfig+0x46a>
 8001904:	e035      	b.n	8001972 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001906:	4b10      	ldr	r3, [pc, #64]	@ (8001948 <HAL_RCC_OscConfig+0x4cc>)
 8001908:	2200      	movs	r2, #0
 800190a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800190c:	f7ff fb08 	bl	8000f20 <HAL_GetTick>
 8001910:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001912:	e008      	b.n	8001926 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001914:	f7ff fb04 	bl	8000f20 <HAL_GetTick>
 8001918:	4602      	mov	r2, r0
 800191a:	693b      	ldr	r3, [r7, #16]
 800191c:	1ad3      	subs	r3, r2, r3
 800191e:	2b02      	cmp	r3, #2
 8001920:	d901      	bls.n	8001926 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001922:	2303      	movs	r3, #3
 8001924:	e026      	b.n	8001974 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001926:	4b06      	ldr	r3, [pc, #24]	@ (8001940 <HAL_RCC_OscConfig+0x4c4>)
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800192e:	2b00      	cmp	r3, #0
 8001930:	d1f0      	bne.n	8001914 <HAL_RCC_OscConfig+0x498>
 8001932:	e01e      	b.n	8001972 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	69db      	ldr	r3, [r3, #28]
 8001938:	2b01      	cmp	r3, #1
 800193a:	d107      	bne.n	800194c <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 800193c:	2301      	movs	r3, #1
 800193e:	e019      	b.n	8001974 <HAL_RCC_OscConfig+0x4f8>
 8001940:	40021000 	.word	0x40021000
 8001944:	40007000 	.word	0x40007000
 8001948:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800194c:	4b0b      	ldr	r3, [pc, #44]	@ (800197c <HAL_RCC_OscConfig+0x500>)
 800194e:	685b      	ldr	r3, [r3, #4]
 8001950:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001952:	68fb      	ldr	r3, [r7, #12]
 8001954:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	6a1b      	ldr	r3, [r3, #32]
 800195c:	429a      	cmp	r2, r3
 800195e:	d106      	bne.n	800196e <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001960:	68fb      	ldr	r3, [r7, #12]
 8001962:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800196a:	429a      	cmp	r2, r3
 800196c:	d001      	beq.n	8001972 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800196e:	2301      	movs	r3, #1
 8001970:	e000      	b.n	8001974 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8001972:	2300      	movs	r3, #0
}
 8001974:	4618      	mov	r0, r3
 8001976:	3718      	adds	r7, #24
 8001978:	46bd      	mov	sp, r7
 800197a:	bd80      	pop	{r7, pc}
 800197c:	40021000 	.word	0x40021000

08001980 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001980:	b580      	push	{r7, lr}
 8001982:	b084      	sub	sp, #16
 8001984:	af00      	add	r7, sp, #0
 8001986:	6078      	str	r0, [r7, #4]
 8001988:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	2b00      	cmp	r3, #0
 800198e:	d101      	bne.n	8001994 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001990:	2301      	movs	r3, #1
 8001992:	e0d0      	b.n	8001b36 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001994:	4b6a      	ldr	r3, [pc, #424]	@ (8001b40 <HAL_RCC_ClockConfig+0x1c0>)
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	f003 0307 	and.w	r3, r3, #7
 800199c:	683a      	ldr	r2, [r7, #0]
 800199e:	429a      	cmp	r2, r3
 80019a0:	d910      	bls.n	80019c4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80019a2:	4b67      	ldr	r3, [pc, #412]	@ (8001b40 <HAL_RCC_ClockConfig+0x1c0>)
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	f023 0207 	bic.w	r2, r3, #7
 80019aa:	4965      	ldr	r1, [pc, #404]	@ (8001b40 <HAL_RCC_ClockConfig+0x1c0>)
 80019ac:	683b      	ldr	r3, [r7, #0]
 80019ae:	4313      	orrs	r3, r2
 80019b0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80019b2:	4b63      	ldr	r3, [pc, #396]	@ (8001b40 <HAL_RCC_ClockConfig+0x1c0>)
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	f003 0307 	and.w	r3, r3, #7
 80019ba:	683a      	ldr	r2, [r7, #0]
 80019bc:	429a      	cmp	r2, r3
 80019be:	d001      	beq.n	80019c4 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80019c0:	2301      	movs	r3, #1
 80019c2:	e0b8      	b.n	8001b36 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	f003 0302 	and.w	r3, r3, #2
 80019cc:	2b00      	cmp	r3, #0
 80019ce:	d020      	beq.n	8001a12 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	f003 0304 	and.w	r3, r3, #4
 80019d8:	2b00      	cmp	r3, #0
 80019da:	d005      	beq.n	80019e8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80019dc:	4b59      	ldr	r3, [pc, #356]	@ (8001b44 <HAL_RCC_ClockConfig+0x1c4>)
 80019de:	685b      	ldr	r3, [r3, #4]
 80019e0:	4a58      	ldr	r2, [pc, #352]	@ (8001b44 <HAL_RCC_ClockConfig+0x1c4>)
 80019e2:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80019e6:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	f003 0308 	and.w	r3, r3, #8
 80019f0:	2b00      	cmp	r3, #0
 80019f2:	d005      	beq.n	8001a00 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80019f4:	4b53      	ldr	r3, [pc, #332]	@ (8001b44 <HAL_RCC_ClockConfig+0x1c4>)
 80019f6:	685b      	ldr	r3, [r3, #4]
 80019f8:	4a52      	ldr	r2, [pc, #328]	@ (8001b44 <HAL_RCC_ClockConfig+0x1c4>)
 80019fa:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 80019fe:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001a00:	4b50      	ldr	r3, [pc, #320]	@ (8001b44 <HAL_RCC_ClockConfig+0x1c4>)
 8001a02:	685b      	ldr	r3, [r3, #4]
 8001a04:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	689b      	ldr	r3, [r3, #8]
 8001a0c:	494d      	ldr	r1, [pc, #308]	@ (8001b44 <HAL_RCC_ClockConfig+0x1c4>)
 8001a0e:	4313      	orrs	r3, r2
 8001a10:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	f003 0301 	and.w	r3, r3, #1
 8001a1a:	2b00      	cmp	r3, #0
 8001a1c:	d040      	beq.n	8001aa0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	685b      	ldr	r3, [r3, #4]
 8001a22:	2b01      	cmp	r3, #1
 8001a24:	d107      	bne.n	8001a36 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001a26:	4b47      	ldr	r3, [pc, #284]	@ (8001b44 <HAL_RCC_ClockConfig+0x1c4>)
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	d115      	bne.n	8001a5e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001a32:	2301      	movs	r3, #1
 8001a34:	e07f      	b.n	8001b36 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	685b      	ldr	r3, [r3, #4]
 8001a3a:	2b02      	cmp	r3, #2
 8001a3c:	d107      	bne.n	8001a4e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001a3e:	4b41      	ldr	r3, [pc, #260]	@ (8001b44 <HAL_RCC_ClockConfig+0x1c4>)
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	d109      	bne.n	8001a5e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001a4a:	2301      	movs	r3, #1
 8001a4c:	e073      	b.n	8001b36 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001a4e:	4b3d      	ldr	r3, [pc, #244]	@ (8001b44 <HAL_RCC_ClockConfig+0x1c4>)
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	f003 0302 	and.w	r3, r3, #2
 8001a56:	2b00      	cmp	r3, #0
 8001a58:	d101      	bne.n	8001a5e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001a5a:	2301      	movs	r3, #1
 8001a5c:	e06b      	b.n	8001b36 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001a5e:	4b39      	ldr	r3, [pc, #228]	@ (8001b44 <HAL_RCC_ClockConfig+0x1c4>)
 8001a60:	685b      	ldr	r3, [r3, #4]
 8001a62:	f023 0203 	bic.w	r2, r3, #3
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	685b      	ldr	r3, [r3, #4]
 8001a6a:	4936      	ldr	r1, [pc, #216]	@ (8001b44 <HAL_RCC_ClockConfig+0x1c4>)
 8001a6c:	4313      	orrs	r3, r2
 8001a6e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001a70:	f7ff fa56 	bl	8000f20 <HAL_GetTick>
 8001a74:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001a76:	e00a      	b.n	8001a8e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001a78:	f7ff fa52 	bl	8000f20 <HAL_GetTick>
 8001a7c:	4602      	mov	r2, r0
 8001a7e:	68fb      	ldr	r3, [r7, #12]
 8001a80:	1ad3      	subs	r3, r2, r3
 8001a82:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001a86:	4293      	cmp	r3, r2
 8001a88:	d901      	bls.n	8001a8e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001a8a:	2303      	movs	r3, #3
 8001a8c:	e053      	b.n	8001b36 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001a8e:	4b2d      	ldr	r3, [pc, #180]	@ (8001b44 <HAL_RCC_ClockConfig+0x1c4>)
 8001a90:	685b      	ldr	r3, [r3, #4]
 8001a92:	f003 020c 	and.w	r2, r3, #12
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	685b      	ldr	r3, [r3, #4]
 8001a9a:	009b      	lsls	r3, r3, #2
 8001a9c:	429a      	cmp	r2, r3
 8001a9e:	d1eb      	bne.n	8001a78 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001aa0:	4b27      	ldr	r3, [pc, #156]	@ (8001b40 <HAL_RCC_ClockConfig+0x1c0>)
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	f003 0307 	and.w	r3, r3, #7
 8001aa8:	683a      	ldr	r2, [r7, #0]
 8001aaa:	429a      	cmp	r2, r3
 8001aac:	d210      	bcs.n	8001ad0 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001aae:	4b24      	ldr	r3, [pc, #144]	@ (8001b40 <HAL_RCC_ClockConfig+0x1c0>)
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	f023 0207 	bic.w	r2, r3, #7
 8001ab6:	4922      	ldr	r1, [pc, #136]	@ (8001b40 <HAL_RCC_ClockConfig+0x1c0>)
 8001ab8:	683b      	ldr	r3, [r7, #0]
 8001aba:	4313      	orrs	r3, r2
 8001abc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001abe:	4b20      	ldr	r3, [pc, #128]	@ (8001b40 <HAL_RCC_ClockConfig+0x1c0>)
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	f003 0307 	and.w	r3, r3, #7
 8001ac6:	683a      	ldr	r2, [r7, #0]
 8001ac8:	429a      	cmp	r2, r3
 8001aca:	d001      	beq.n	8001ad0 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001acc:	2301      	movs	r3, #1
 8001ace:	e032      	b.n	8001b36 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	f003 0304 	and.w	r3, r3, #4
 8001ad8:	2b00      	cmp	r3, #0
 8001ada:	d008      	beq.n	8001aee <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001adc:	4b19      	ldr	r3, [pc, #100]	@ (8001b44 <HAL_RCC_ClockConfig+0x1c4>)
 8001ade:	685b      	ldr	r3, [r3, #4]
 8001ae0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	68db      	ldr	r3, [r3, #12]
 8001ae8:	4916      	ldr	r1, [pc, #88]	@ (8001b44 <HAL_RCC_ClockConfig+0x1c4>)
 8001aea:	4313      	orrs	r3, r2
 8001aec:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	f003 0308 	and.w	r3, r3, #8
 8001af6:	2b00      	cmp	r3, #0
 8001af8:	d009      	beq.n	8001b0e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001afa:	4b12      	ldr	r3, [pc, #72]	@ (8001b44 <HAL_RCC_ClockConfig+0x1c4>)
 8001afc:	685b      	ldr	r3, [r3, #4]
 8001afe:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	691b      	ldr	r3, [r3, #16]
 8001b06:	00db      	lsls	r3, r3, #3
 8001b08:	490e      	ldr	r1, [pc, #56]	@ (8001b44 <HAL_RCC_ClockConfig+0x1c4>)
 8001b0a:	4313      	orrs	r3, r2
 8001b0c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001b0e:	f000 f821 	bl	8001b54 <HAL_RCC_GetSysClockFreq>
 8001b12:	4602      	mov	r2, r0
 8001b14:	4b0b      	ldr	r3, [pc, #44]	@ (8001b44 <HAL_RCC_ClockConfig+0x1c4>)
 8001b16:	685b      	ldr	r3, [r3, #4]
 8001b18:	091b      	lsrs	r3, r3, #4
 8001b1a:	f003 030f 	and.w	r3, r3, #15
 8001b1e:	490a      	ldr	r1, [pc, #40]	@ (8001b48 <HAL_RCC_ClockConfig+0x1c8>)
 8001b20:	5ccb      	ldrb	r3, [r1, r3]
 8001b22:	fa22 f303 	lsr.w	r3, r2, r3
 8001b26:	4a09      	ldr	r2, [pc, #36]	@ (8001b4c <HAL_RCC_ClockConfig+0x1cc>)
 8001b28:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001b2a:	4b09      	ldr	r3, [pc, #36]	@ (8001b50 <HAL_RCC_ClockConfig+0x1d0>)
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	4618      	mov	r0, r3
 8001b30:	f7ff f9b4 	bl	8000e9c <HAL_InitTick>

  return HAL_OK;
 8001b34:	2300      	movs	r3, #0
}
 8001b36:	4618      	mov	r0, r3
 8001b38:	3710      	adds	r7, #16
 8001b3a:	46bd      	mov	sp, r7
 8001b3c:	bd80      	pop	{r7, pc}
 8001b3e:	bf00      	nop
 8001b40:	40022000 	.word	0x40022000
 8001b44:	40021000 	.word	0x40021000
 8001b48:	08003674 	.word	0x08003674
 8001b4c:	20000000 	.word	0x20000000
 8001b50:	20000004 	.word	0x20000004

08001b54 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001b54:	b480      	push	{r7}
 8001b56:	b087      	sub	sp, #28
 8001b58:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001b5a:	2300      	movs	r3, #0
 8001b5c:	60fb      	str	r3, [r7, #12]
 8001b5e:	2300      	movs	r3, #0
 8001b60:	60bb      	str	r3, [r7, #8]
 8001b62:	2300      	movs	r3, #0
 8001b64:	617b      	str	r3, [r7, #20]
 8001b66:	2300      	movs	r3, #0
 8001b68:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8001b6a:	2300      	movs	r3, #0
 8001b6c:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001b6e:	4b1e      	ldr	r3, [pc, #120]	@ (8001be8 <HAL_RCC_GetSysClockFreq+0x94>)
 8001b70:	685b      	ldr	r3, [r3, #4]
 8001b72:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001b74:	68fb      	ldr	r3, [r7, #12]
 8001b76:	f003 030c 	and.w	r3, r3, #12
 8001b7a:	2b04      	cmp	r3, #4
 8001b7c:	d002      	beq.n	8001b84 <HAL_RCC_GetSysClockFreq+0x30>
 8001b7e:	2b08      	cmp	r3, #8
 8001b80:	d003      	beq.n	8001b8a <HAL_RCC_GetSysClockFreq+0x36>
 8001b82:	e027      	b.n	8001bd4 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001b84:	4b19      	ldr	r3, [pc, #100]	@ (8001bec <HAL_RCC_GetSysClockFreq+0x98>)
 8001b86:	613b      	str	r3, [r7, #16]
      break;
 8001b88:	e027      	b.n	8001bda <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001b8a:	68fb      	ldr	r3, [r7, #12]
 8001b8c:	0c9b      	lsrs	r3, r3, #18
 8001b8e:	f003 030f 	and.w	r3, r3, #15
 8001b92:	4a17      	ldr	r2, [pc, #92]	@ (8001bf0 <HAL_RCC_GetSysClockFreq+0x9c>)
 8001b94:	5cd3      	ldrb	r3, [r2, r3]
 8001b96:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001b98:	68fb      	ldr	r3, [r7, #12]
 8001b9a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001b9e:	2b00      	cmp	r3, #0
 8001ba0:	d010      	beq.n	8001bc4 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001ba2:	4b11      	ldr	r3, [pc, #68]	@ (8001be8 <HAL_RCC_GetSysClockFreq+0x94>)
 8001ba4:	685b      	ldr	r3, [r3, #4]
 8001ba6:	0c5b      	lsrs	r3, r3, #17
 8001ba8:	f003 0301 	and.w	r3, r3, #1
 8001bac:	4a11      	ldr	r2, [pc, #68]	@ (8001bf4 <HAL_RCC_GetSysClockFreq+0xa0>)
 8001bae:	5cd3      	ldrb	r3, [r2, r3]
 8001bb0:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	4a0d      	ldr	r2, [pc, #52]	@ (8001bec <HAL_RCC_GetSysClockFreq+0x98>)
 8001bb6:	fb03 f202 	mul.w	r2, r3, r2
 8001bba:	68bb      	ldr	r3, [r7, #8]
 8001bbc:	fbb2 f3f3 	udiv	r3, r2, r3
 8001bc0:	617b      	str	r3, [r7, #20]
 8001bc2:	e004      	b.n	8001bce <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	4a0c      	ldr	r2, [pc, #48]	@ (8001bf8 <HAL_RCC_GetSysClockFreq+0xa4>)
 8001bc8:	fb02 f303 	mul.w	r3, r2, r3
 8001bcc:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8001bce:	697b      	ldr	r3, [r7, #20]
 8001bd0:	613b      	str	r3, [r7, #16]
      break;
 8001bd2:	e002      	b.n	8001bda <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001bd4:	4b05      	ldr	r3, [pc, #20]	@ (8001bec <HAL_RCC_GetSysClockFreq+0x98>)
 8001bd6:	613b      	str	r3, [r7, #16]
      break;
 8001bd8:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001bda:	693b      	ldr	r3, [r7, #16]
}
 8001bdc:	4618      	mov	r0, r3
 8001bde:	371c      	adds	r7, #28
 8001be0:	46bd      	mov	sp, r7
 8001be2:	bc80      	pop	{r7}
 8001be4:	4770      	bx	lr
 8001be6:	bf00      	nop
 8001be8:	40021000 	.word	0x40021000
 8001bec:	007a1200 	.word	0x007a1200
 8001bf0:	0800368c 	.word	0x0800368c
 8001bf4:	0800369c 	.word	0x0800369c
 8001bf8:	003d0900 	.word	0x003d0900

08001bfc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001bfc:	b480      	push	{r7}
 8001bfe:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001c00:	4b02      	ldr	r3, [pc, #8]	@ (8001c0c <HAL_RCC_GetHCLKFreq+0x10>)
 8001c02:	681b      	ldr	r3, [r3, #0]
}
 8001c04:	4618      	mov	r0, r3
 8001c06:	46bd      	mov	sp, r7
 8001c08:	bc80      	pop	{r7}
 8001c0a:	4770      	bx	lr
 8001c0c:	20000000 	.word	0x20000000

08001c10 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001c10:	b580      	push	{r7, lr}
 8001c12:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001c14:	f7ff fff2 	bl	8001bfc <HAL_RCC_GetHCLKFreq>
 8001c18:	4602      	mov	r2, r0
 8001c1a:	4b05      	ldr	r3, [pc, #20]	@ (8001c30 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001c1c:	685b      	ldr	r3, [r3, #4]
 8001c1e:	0a1b      	lsrs	r3, r3, #8
 8001c20:	f003 0307 	and.w	r3, r3, #7
 8001c24:	4903      	ldr	r1, [pc, #12]	@ (8001c34 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001c26:	5ccb      	ldrb	r3, [r1, r3]
 8001c28:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001c2c:	4618      	mov	r0, r3
 8001c2e:	bd80      	pop	{r7, pc}
 8001c30:	40021000 	.word	0x40021000
 8001c34:	08003684 	.word	0x08003684

08001c38 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001c38:	b580      	push	{r7, lr}
 8001c3a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001c3c:	f7ff ffde 	bl	8001bfc <HAL_RCC_GetHCLKFreq>
 8001c40:	4602      	mov	r2, r0
 8001c42:	4b05      	ldr	r3, [pc, #20]	@ (8001c58 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001c44:	685b      	ldr	r3, [r3, #4]
 8001c46:	0adb      	lsrs	r3, r3, #11
 8001c48:	f003 0307 	and.w	r3, r3, #7
 8001c4c:	4903      	ldr	r1, [pc, #12]	@ (8001c5c <HAL_RCC_GetPCLK2Freq+0x24>)
 8001c4e:	5ccb      	ldrb	r3, [r1, r3]
 8001c50:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001c54:	4618      	mov	r0, r3
 8001c56:	bd80      	pop	{r7, pc}
 8001c58:	40021000 	.word	0x40021000
 8001c5c:	08003684 	.word	0x08003684

08001c60 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001c60:	b480      	push	{r7}
 8001c62:	b085      	sub	sp, #20
 8001c64:	af00      	add	r7, sp, #0
 8001c66:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001c68:	4b0a      	ldr	r3, [pc, #40]	@ (8001c94 <RCC_Delay+0x34>)
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	4a0a      	ldr	r2, [pc, #40]	@ (8001c98 <RCC_Delay+0x38>)
 8001c6e:	fba2 2303 	umull	r2, r3, r2, r3
 8001c72:	0a5b      	lsrs	r3, r3, #9
 8001c74:	687a      	ldr	r2, [r7, #4]
 8001c76:	fb02 f303 	mul.w	r3, r2, r3
 8001c7a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001c7c:	bf00      	nop
  }
  while (Delay --);
 8001c7e:	68fb      	ldr	r3, [r7, #12]
 8001c80:	1e5a      	subs	r2, r3, #1
 8001c82:	60fa      	str	r2, [r7, #12]
 8001c84:	2b00      	cmp	r3, #0
 8001c86:	d1f9      	bne.n	8001c7c <RCC_Delay+0x1c>
}
 8001c88:	bf00      	nop
 8001c8a:	bf00      	nop
 8001c8c:	3714      	adds	r7, #20
 8001c8e:	46bd      	mov	sp, r7
 8001c90:	bc80      	pop	{r7}
 8001c92:	4770      	bx	lr
 8001c94:	20000000 	.word	0x20000000
 8001c98:	10624dd3 	.word	0x10624dd3

08001c9c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8001c9c:	b580      	push	{r7, lr}
 8001c9e:	b082      	sub	sp, #8
 8001ca0:	af00      	add	r7, sp, #0
 8001ca2:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	2b00      	cmp	r3, #0
 8001ca8:	d101      	bne.n	8001cae <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8001caa:	2301      	movs	r3, #1
 8001cac:	e076      	b.n	8001d9c <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	d108      	bne.n	8001cc8 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	685b      	ldr	r3, [r3, #4]
 8001cba:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8001cbe:	d009      	beq.n	8001cd4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	2200      	movs	r2, #0
 8001cc4:	61da      	str	r2, [r3, #28]
 8001cc6:	e005      	b.n	8001cd4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	2200      	movs	r2, #0
 8001ccc:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	2200      	movs	r2, #0
 8001cd2:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	2200      	movs	r2, #0
 8001cd8:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8001ce0:	b2db      	uxtb	r3, r3
 8001ce2:	2b00      	cmp	r3, #0
 8001ce4:	d106      	bne.n	8001cf4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	2200      	movs	r2, #0
 8001cea:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8001cee:	6878      	ldr	r0, [r7, #4]
 8001cf0:	f7fe ff3e 	bl	8000b70 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	2202      	movs	r2, #2
 8001cf8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	681a      	ldr	r2, [r3, #0]
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8001d0a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	685b      	ldr	r3, [r3, #4]
 8001d10:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	689b      	ldr	r3, [r3, #8]
 8001d18:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8001d1c:	431a      	orrs	r2, r3
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	68db      	ldr	r3, [r3, #12]
 8001d22:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001d26:	431a      	orrs	r2, r3
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	691b      	ldr	r3, [r3, #16]
 8001d2c:	f003 0302 	and.w	r3, r3, #2
 8001d30:	431a      	orrs	r2, r3
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	695b      	ldr	r3, [r3, #20]
 8001d36:	f003 0301 	and.w	r3, r3, #1
 8001d3a:	431a      	orrs	r2, r3
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	699b      	ldr	r3, [r3, #24]
 8001d40:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001d44:	431a      	orrs	r2, r3
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	69db      	ldr	r3, [r3, #28]
 8001d4a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8001d4e:	431a      	orrs	r2, r3
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	6a1b      	ldr	r3, [r3, #32]
 8001d54:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001d58:	ea42 0103 	orr.w	r1, r2, r3
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d60:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	430a      	orrs	r2, r1
 8001d6a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	699b      	ldr	r3, [r3, #24]
 8001d70:	0c1a      	lsrs	r2, r3, #16
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	f002 0204 	and.w	r2, r2, #4
 8001d7a:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	69da      	ldr	r2, [r3, #28]
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001d8a:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	2200      	movs	r2, #0
 8001d90:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	2201      	movs	r2, #1
 8001d96:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8001d9a:	2300      	movs	r3, #0
}
 8001d9c:	4618      	mov	r0, r3
 8001d9e:	3708      	adds	r7, #8
 8001da0:	46bd      	mov	sp, r7
 8001da2:	bd80      	pop	{r7, pc}

08001da4 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001da4:	b580      	push	{r7, lr}
 8001da6:	b088      	sub	sp, #32
 8001da8:	af00      	add	r7, sp, #0
 8001daa:	60f8      	str	r0, [r7, #12]
 8001dac:	60b9      	str	r1, [r7, #8]
 8001dae:	603b      	str	r3, [r7, #0]
 8001db0:	4613      	mov	r3, r2
 8001db2:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8001db4:	f7ff f8b4 	bl	8000f20 <HAL_GetTick>
 8001db8:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8001dba:	88fb      	ldrh	r3, [r7, #6]
 8001dbc:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8001dbe:	68fb      	ldr	r3, [r7, #12]
 8001dc0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8001dc4:	b2db      	uxtb	r3, r3
 8001dc6:	2b01      	cmp	r3, #1
 8001dc8:	d001      	beq.n	8001dce <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8001dca:	2302      	movs	r3, #2
 8001dcc:	e12a      	b.n	8002024 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8001dce:	68bb      	ldr	r3, [r7, #8]
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	d002      	beq.n	8001dda <HAL_SPI_Transmit+0x36>
 8001dd4:	88fb      	ldrh	r3, [r7, #6]
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	d101      	bne.n	8001dde <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8001dda:	2301      	movs	r3, #1
 8001ddc:	e122      	b.n	8002024 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8001dde:	68fb      	ldr	r3, [r7, #12]
 8001de0:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8001de4:	2b01      	cmp	r3, #1
 8001de6:	d101      	bne.n	8001dec <HAL_SPI_Transmit+0x48>
 8001de8:	2302      	movs	r3, #2
 8001dea:	e11b      	b.n	8002024 <HAL_SPI_Transmit+0x280>
 8001dec:	68fb      	ldr	r3, [r7, #12]
 8001dee:	2201      	movs	r2, #1
 8001df0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8001df4:	68fb      	ldr	r3, [r7, #12]
 8001df6:	2203      	movs	r2, #3
 8001df8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8001dfc:	68fb      	ldr	r3, [r7, #12]
 8001dfe:	2200      	movs	r2, #0
 8001e00:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8001e02:	68fb      	ldr	r3, [r7, #12]
 8001e04:	68ba      	ldr	r2, [r7, #8]
 8001e06:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8001e08:	68fb      	ldr	r3, [r7, #12]
 8001e0a:	88fa      	ldrh	r2, [r7, #6]
 8001e0c:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8001e0e:	68fb      	ldr	r3, [r7, #12]
 8001e10:	88fa      	ldrh	r2, [r7, #6]
 8001e12:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8001e14:	68fb      	ldr	r3, [r7, #12]
 8001e16:	2200      	movs	r2, #0
 8001e18:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8001e1a:	68fb      	ldr	r3, [r7, #12]
 8001e1c:	2200      	movs	r2, #0
 8001e1e:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8001e20:	68fb      	ldr	r3, [r7, #12]
 8001e22:	2200      	movs	r2, #0
 8001e24:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8001e26:	68fb      	ldr	r3, [r7, #12]
 8001e28:	2200      	movs	r2, #0
 8001e2a:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8001e2c:	68fb      	ldr	r3, [r7, #12]
 8001e2e:	2200      	movs	r2, #0
 8001e30:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001e32:	68fb      	ldr	r3, [r7, #12]
 8001e34:	689b      	ldr	r3, [r3, #8]
 8001e36:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8001e3a:	d10f      	bne.n	8001e5c <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8001e3c:	68fb      	ldr	r3, [r7, #12]
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	681a      	ldr	r2, [r3, #0]
 8001e42:	68fb      	ldr	r3, [r7, #12]
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8001e4a:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8001e4c:	68fb      	ldr	r3, [r7, #12]
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	681a      	ldr	r2, [r3, #0]
 8001e52:	68fb      	ldr	r3, [r7, #12]
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8001e5a:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8001e5c:	68fb      	ldr	r3, [r7, #12]
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001e66:	2b40      	cmp	r3, #64	@ 0x40
 8001e68:	d007      	beq.n	8001e7a <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8001e6a:	68fb      	ldr	r3, [r7, #12]
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	681a      	ldr	r2, [r3, #0]
 8001e70:	68fb      	ldr	r3, [r7, #12]
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001e78:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8001e7a:	68fb      	ldr	r3, [r7, #12]
 8001e7c:	68db      	ldr	r3, [r3, #12]
 8001e7e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8001e82:	d152      	bne.n	8001f2a <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8001e84:	68fb      	ldr	r3, [r7, #12]
 8001e86:	685b      	ldr	r3, [r3, #4]
 8001e88:	2b00      	cmp	r3, #0
 8001e8a:	d002      	beq.n	8001e92 <HAL_SPI_Transmit+0xee>
 8001e8c:	8b7b      	ldrh	r3, [r7, #26]
 8001e8e:	2b01      	cmp	r3, #1
 8001e90:	d145      	bne.n	8001f1e <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8001e92:	68fb      	ldr	r3, [r7, #12]
 8001e94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e96:	881a      	ldrh	r2, [r3, #0]
 8001e98:	68fb      	ldr	r3, [r7, #12]
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8001e9e:	68fb      	ldr	r3, [r7, #12]
 8001ea0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ea2:	1c9a      	adds	r2, r3, #2
 8001ea4:	68fb      	ldr	r3, [r7, #12]
 8001ea6:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8001ea8:	68fb      	ldr	r3, [r7, #12]
 8001eaa:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8001eac:	b29b      	uxth	r3, r3
 8001eae:	3b01      	subs	r3, #1
 8001eb0:	b29a      	uxth	r2, r3
 8001eb2:	68fb      	ldr	r3, [r7, #12]
 8001eb4:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8001eb6:	e032      	b.n	8001f1e <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8001eb8:	68fb      	ldr	r3, [r7, #12]
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	689b      	ldr	r3, [r3, #8]
 8001ebe:	f003 0302 	and.w	r3, r3, #2
 8001ec2:	2b02      	cmp	r3, #2
 8001ec4:	d112      	bne.n	8001eec <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8001ec6:	68fb      	ldr	r3, [r7, #12]
 8001ec8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001eca:	881a      	ldrh	r2, [r3, #0]
 8001ecc:	68fb      	ldr	r3, [r7, #12]
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8001ed2:	68fb      	ldr	r3, [r7, #12]
 8001ed4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ed6:	1c9a      	adds	r2, r3, #2
 8001ed8:	68fb      	ldr	r3, [r7, #12]
 8001eda:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8001edc:	68fb      	ldr	r3, [r7, #12]
 8001ede:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8001ee0:	b29b      	uxth	r3, r3
 8001ee2:	3b01      	subs	r3, #1
 8001ee4:	b29a      	uxth	r2, r3
 8001ee6:	68fb      	ldr	r3, [r7, #12]
 8001ee8:	86da      	strh	r2, [r3, #54]	@ 0x36
 8001eea:	e018      	b.n	8001f1e <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8001eec:	f7ff f818 	bl	8000f20 <HAL_GetTick>
 8001ef0:	4602      	mov	r2, r0
 8001ef2:	69fb      	ldr	r3, [r7, #28]
 8001ef4:	1ad3      	subs	r3, r2, r3
 8001ef6:	683a      	ldr	r2, [r7, #0]
 8001ef8:	429a      	cmp	r2, r3
 8001efa:	d803      	bhi.n	8001f04 <HAL_SPI_Transmit+0x160>
 8001efc:	683b      	ldr	r3, [r7, #0]
 8001efe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f02:	d102      	bne.n	8001f0a <HAL_SPI_Transmit+0x166>
 8001f04:	683b      	ldr	r3, [r7, #0]
 8001f06:	2b00      	cmp	r3, #0
 8001f08:	d109      	bne.n	8001f1e <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8001f0a:	68fb      	ldr	r3, [r7, #12]
 8001f0c:	2201      	movs	r2, #1
 8001f0e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8001f12:	68fb      	ldr	r3, [r7, #12]
 8001f14:	2200      	movs	r2, #0
 8001f16:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8001f1a:	2303      	movs	r3, #3
 8001f1c:	e082      	b.n	8002024 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8001f1e:	68fb      	ldr	r3, [r7, #12]
 8001f20:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8001f22:	b29b      	uxth	r3, r3
 8001f24:	2b00      	cmp	r3, #0
 8001f26:	d1c7      	bne.n	8001eb8 <HAL_SPI_Transmit+0x114>
 8001f28:	e053      	b.n	8001fd2 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8001f2a:	68fb      	ldr	r3, [r7, #12]
 8001f2c:	685b      	ldr	r3, [r3, #4]
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	d002      	beq.n	8001f38 <HAL_SPI_Transmit+0x194>
 8001f32:	8b7b      	ldrh	r3, [r7, #26]
 8001f34:	2b01      	cmp	r3, #1
 8001f36:	d147      	bne.n	8001fc8 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8001f38:	68fb      	ldr	r3, [r7, #12]
 8001f3a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001f3c:	68fb      	ldr	r3, [r7, #12]
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	330c      	adds	r3, #12
 8001f42:	7812      	ldrb	r2, [r2, #0]
 8001f44:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8001f46:	68fb      	ldr	r3, [r7, #12]
 8001f48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f4a:	1c5a      	adds	r2, r3, #1
 8001f4c:	68fb      	ldr	r3, [r7, #12]
 8001f4e:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8001f50:	68fb      	ldr	r3, [r7, #12]
 8001f52:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8001f54:	b29b      	uxth	r3, r3
 8001f56:	3b01      	subs	r3, #1
 8001f58:	b29a      	uxth	r2, r3
 8001f5a:	68fb      	ldr	r3, [r7, #12]
 8001f5c:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8001f5e:	e033      	b.n	8001fc8 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8001f60:	68fb      	ldr	r3, [r7, #12]
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	689b      	ldr	r3, [r3, #8]
 8001f66:	f003 0302 	and.w	r3, r3, #2
 8001f6a:	2b02      	cmp	r3, #2
 8001f6c:	d113      	bne.n	8001f96 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8001f6e:	68fb      	ldr	r3, [r7, #12]
 8001f70:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001f72:	68fb      	ldr	r3, [r7, #12]
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	330c      	adds	r3, #12
 8001f78:	7812      	ldrb	r2, [r2, #0]
 8001f7a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8001f7c:	68fb      	ldr	r3, [r7, #12]
 8001f7e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f80:	1c5a      	adds	r2, r3, #1
 8001f82:	68fb      	ldr	r3, [r7, #12]
 8001f84:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8001f86:	68fb      	ldr	r3, [r7, #12]
 8001f88:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8001f8a:	b29b      	uxth	r3, r3
 8001f8c:	3b01      	subs	r3, #1
 8001f8e:	b29a      	uxth	r2, r3
 8001f90:	68fb      	ldr	r3, [r7, #12]
 8001f92:	86da      	strh	r2, [r3, #54]	@ 0x36
 8001f94:	e018      	b.n	8001fc8 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8001f96:	f7fe ffc3 	bl	8000f20 <HAL_GetTick>
 8001f9a:	4602      	mov	r2, r0
 8001f9c:	69fb      	ldr	r3, [r7, #28]
 8001f9e:	1ad3      	subs	r3, r2, r3
 8001fa0:	683a      	ldr	r2, [r7, #0]
 8001fa2:	429a      	cmp	r2, r3
 8001fa4:	d803      	bhi.n	8001fae <HAL_SPI_Transmit+0x20a>
 8001fa6:	683b      	ldr	r3, [r7, #0]
 8001fa8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001fac:	d102      	bne.n	8001fb4 <HAL_SPI_Transmit+0x210>
 8001fae:	683b      	ldr	r3, [r7, #0]
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	d109      	bne.n	8001fc8 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8001fb4:	68fb      	ldr	r3, [r7, #12]
 8001fb6:	2201      	movs	r2, #1
 8001fb8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8001fbc:	68fb      	ldr	r3, [r7, #12]
 8001fbe:	2200      	movs	r2, #0
 8001fc0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8001fc4:	2303      	movs	r3, #3
 8001fc6:	e02d      	b.n	8002024 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8001fc8:	68fb      	ldr	r3, [r7, #12]
 8001fca:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8001fcc:	b29b      	uxth	r3, r3
 8001fce:	2b00      	cmp	r3, #0
 8001fd0:	d1c6      	bne.n	8001f60 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8001fd2:	69fa      	ldr	r2, [r7, #28]
 8001fd4:	6839      	ldr	r1, [r7, #0]
 8001fd6:	68f8      	ldr	r0, [r7, #12]
 8001fd8:	f000 fbd2 	bl	8002780 <SPI_EndRxTxTransaction>
 8001fdc:	4603      	mov	r3, r0
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	d002      	beq.n	8001fe8 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8001fe2:	68fb      	ldr	r3, [r7, #12]
 8001fe4:	2220      	movs	r2, #32
 8001fe6:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8001fe8:	68fb      	ldr	r3, [r7, #12]
 8001fea:	689b      	ldr	r3, [r3, #8]
 8001fec:	2b00      	cmp	r3, #0
 8001fee:	d10a      	bne.n	8002006 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8001ff0:	2300      	movs	r3, #0
 8001ff2:	617b      	str	r3, [r7, #20]
 8001ff4:	68fb      	ldr	r3, [r7, #12]
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	68db      	ldr	r3, [r3, #12]
 8001ffa:	617b      	str	r3, [r7, #20]
 8001ffc:	68fb      	ldr	r3, [r7, #12]
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	689b      	ldr	r3, [r3, #8]
 8002002:	617b      	str	r3, [r7, #20]
 8002004:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8002006:	68fb      	ldr	r3, [r7, #12]
 8002008:	2201      	movs	r2, #1
 800200a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800200e:	68fb      	ldr	r3, [r7, #12]
 8002010:	2200      	movs	r2, #0
 8002012:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002016:	68fb      	ldr	r3, [r7, #12]
 8002018:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800201a:	2b00      	cmp	r3, #0
 800201c:	d001      	beq.n	8002022 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 800201e:	2301      	movs	r3, #1
 8002020:	e000      	b.n	8002024 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8002022:	2300      	movs	r3, #0
  }
}
 8002024:	4618      	mov	r0, r3
 8002026:	3720      	adds	r7, #32
 8002028:	46bd      	mov	sp, r7
 800202a:	bd80      	pop	{r7, pc}

0800202c <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800202c:	b580      	push	{r7, lr}
 800202e:	b088      	sub	sp, #32
 8002030:	af02      	add	r7, sp, #8
 8002032:	60f8      	str	r0, [r7, #12]
 8002034:	60b9      	str	r1, [r7, #8]
 8002036:	603b      	str	r3, [r7, #0]
 8002038:	4613      	mov	r3, r2
 800203a:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 800203c:	68fb      	ldr	r3, [r7, #12]
 800203e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002042:	b2db      	uxtb	r3, r3
 8002044:	2b01      	cmp	r3, #1
 8002046:	d001      	beq.n	800204c <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 8002048:	2302      	movs	r3, #2
 800204a:	e104      	b.n	8002256 <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800204c:	68fb      	ldr	r3, [r7, #12]
 800204e:	685b      	ldr	r3, [r3, #4]
 8002050:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002054:	d112      	bne.n	800207c <HAL_SPI_Receive+0x50>
 8002056:	68fb      	ldr	r3, [r7, #12]
 8002058:	689b      	ldr	r3, [r3, #8]
 800205a:	2b00      	cmp	r3, #0
 800205c:	d10e      	bne.n	800207c <HAL_SPI_Receive+0x50>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800205e:	68fb      	ldr	r3, [r7, #12]
 8002060:	2204      	movs	r2, #4
 8002062:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8002066:	88fa      	ldrh	r2, [r7, #6]
 8002068:	683b      	ldr	r3, [r7, #0]
 800206a:	9300      	str	r3, [sp, #0]
 800206c:	4613      	mov	r3, r2
 800206e:	68ba      	ldr	r2, [r7, #8]
 8002070:	68b9      	ldr	r1, [r7, #8]
 8002072:	68f8      	ldr	r0, [r7, #12]
 8002074:	f000 f8f3 	bl	800225e <HAL_SPI_TransmitReceive>
 8002078:	4603      	mov	r3, r0
 800207a:	e0ec      	b.n	8002256 <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800207c:	f7fe ff50 	bl	8000f20 <HAL_GetTick>
 8002080:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 8002082:	68bb      	ldr	r3, [r7, #8]
 8002084:	2b00      	cmp	r3, #0
 8002086:	d002      	beq.n	800208e <HAL_SPI_Receive+0x62>
 8002088:	88fb      	ldrh	r3, [r7, #6]
 800208a:	2b00      	cmp	r3, #0
 800208c:	d101      	bne.n	8002092 <HAL_SPI_Receive+0x66>
  {
    return HAL_ERROR;
 800208e:	2301      	movs	r3, #1
 8002090:	e0e1      	b.n	8002256 <HAL_SPI_Receive+0x22a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002092:	68fb      	ldr	r3, [r7, #12]
 8002094:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002098:	2b01      	cmp	r3, #1
 800209a:	d101      	bne.n	80020a0 <HAL_SPI_Receive+0x74>
 800209c:	2302      	movs	r3, #2
 800209e:	e0da      	b.n	8002256 <HAL_SPI_Receive+0x22a>
 80020a0:	68fb      	ldr	r3, [r7, #12]
 80020a2:	2201      	movs	r2, #1
 80020a4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80020a8:	68fb      	ldr	r3, [r7, #12]
 80020aa:	2204      	movs	r2, #4
 80020ac:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80020b0:	68fb      	ldr	r3, [r7, #12]
 80020b2:	2200      	movs	r2, #0
 80020b4:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80020b6:	68fb      	ldr	r3, [r7, #12]
 80020b8:	68ba      	ldr	r2, [r7, #8]
 80020ba:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 80020bc:	68fb      	ldr	r3, [r7, #12]
 80020be:	88fa      	ldrh	r2, [r7, #6]
 80020c0:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 80020c2:	68fb      	ldr	r3, [r7, #12]
 80020c4:	88fa      	ldrh	r2, [r7, #6]
 80020c6:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80020c8:	68fb      	ldr	r3, [r7, #12]
 80020ca:	2200      	movs	r2, #0
 80020cc:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 80020ce:	68fb      	ldr	r3, [r7, #12]
 80020d0:	2200      	movs	r2, #0
 80020d2:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 80020d4:	68fb      	ldr	r3, [r7, #12]
 80020d6:	2200      	movs	r2, #0
 80020d8:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 80020da:	68fb      	ldr	r3, [r7, #12]
 80020dc:	2200      	movs	r2, #0
 80020de:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80020e0:	68fb      	ldr	r3, [r7, #12]
 80020e2:	2200      	movs	r2, #0
 80020e4:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80020e6:	68fb      	ldr	r3, [r7, #12]
 80020e8:	689b      	ldr	r3, [r3, #8]
 80020ea:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80020ee:	d10f      	bne.n	8002110 <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80020f0:	68fb      	ldr	r3, [r7, #12]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	681a      	ldr	r2, [r3, #0]
 80020f6:	68fb      	ldr	r3, [r7, #12]
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80020fe:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8002100:	68fb      	ldr	r3, [r7, #12]
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	681a      	ldr	r2, [r3, #0]
 8002106:	68fb      	ldr	r3, [r7, #12]
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800210e:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002110:	68fb      	ldr	r3, [r7, #12]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800211a:	2b40      	cmp	r3, #64	@ 0x40
 800211c:	d007      	beq.n	800212e <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800211e:	68fb      	ldr	r3, [r7, #12]
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	681a      	ldr	r2, [r3, #0]
 8002124:	68fb      	ldr	r3, [r7, #12]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800212c:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 800212e:	68fb      	ldr	r3, [r7, #12]
 8002130:	68db      	ldr	r3, [r3, #12]
 8002132:	2b00      	cmp	r3, #0
 8002134:	d170      	bne.n	8002218 <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8002136:	e035      	b.n	80021a4 <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8002138:	68fb      	ldr	r3, [r7, #12]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	689b      	ldr	r3, [r3, #8]
 800213e:	f003 0301 	and.w	r3, r3, #1
 8002142:	2b01      	cmp	r3, #1
 8002144:	d115      	bne.n	8002172 <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8002146:	68fb      	ldr	r3, [r7, #12]
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	f103 020c 	add.w	r2, r3, #12
 800214e:	68fb      	ldr	r3, [r7, #12]
 8002150:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002152:	7812      	ldrb	r2, [r2, #0]
 8002154:	b2d2      	uxtb	r2, r2
 8002156:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8002158:	68fb      	ldr	r3, [r7, #12]
 800215a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800215c:	1c5a      	adds	r2, r3, #1
 800215e:	68fb      	ldr	r3, [r7, #12]
 8002160:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8002162:	68fb      	ldr	r3, [r7, #12]
 8002164:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002166:	b29b      	uxth	r3, r3
 8002168:	3b01      	subs	r3, #1
 800216a:	b29a      	uxth	r2, r3
 800216c:	68fb      	ldr	r3, [r7, #12]
 800216e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8002170:	e018      	b.n	80021a4 <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002172:	f7fe fed5 	bl	8000f20 <HAL_GetTick>
 8002176:	4602      	mov	r2, r0
 8002178:	697b      	ldr	r3, [r7, #20]
 800217a:	1ad3      	subs	r3, r2, r3
 800217c:	683a      	ldr	r2, [r7, #0]
 800217e:	429a      	cmp	r2, r3
 8002180:	d803      	bhi.n	800218a <HAL_SPI_Receive+0x15e>
 8002182:	683b      	ldr	r3, [r7, #0]
 8002184:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002188:	d102      	bne.n	8002190 <HAL_SPI_Receive+0x164>
 800218a:	683b      	ldr	r3, [r7, #0]
 800218c:	2b00      	cmp	r3, #0
 800218e:	d109      	bne.n	80021a4 <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8002190:	68fb      	ldr	r3, [r7, #12]
 8002192:	2201      	movs	r2, #1
 8002194:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8002198:	68fb      	ldr	r3, [r7, #12]
 800219a:	2200      	movs	r2, #0
 800219c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80021a0:	2303      	movs	r3, #3
 80021a2:	e058      	b.n	8002256 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 80021a4:	68fb      	ldr	r3, [r7, #12]
 80021a6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80021a8:	b29b      	uxth	r3, r3
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	d1c4      	bne.n	8002138 <HAL_SPI_Receive+0x10c>
 80021ae:	e038      	b.n	8002222 <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80021b0:	68fb      	ldr	r3, [r7, #12]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	689b      	ldr	r3, [r3, #8]
 80021b6:	f003 0301 	and.w	r3, r3, #1
 80021ba:	2b01      	cmp	r3, #1
 80021bc:	d113      	bne.n	80021e6 <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80021be:	68fb      	ldr	r3, [r7, #12]
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	68da      	ldr	r2, [r3, #12]
 80021c4:	68fb      	ldr	r3, [r7, #12]
 80021c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80021c8:	b292      	uxth	r2, r2
 80021ca:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80021cc:	68fb      	ldr	r3, [r7, #12]
 80021ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80021d0:	1c9a      	adds	r2, r3, #2
 80021d2:	68fb      	ldr	r3, [r7, #12]
 80021d4:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80021d6:	68fb      	ldr	r3, [r7, #12]
 80021d8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80021da:	b29b      	uxth	r3, r3
 80021dc:	3b01      	subs	r3, #1
 80021de:	b29a      	uxth	r2, r3
 80021e0:	68fb      	ldr	r3, [r7, #12]
 80021e2:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80021e4:	e018      	b.n	8002218 <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80021e6:	f7fe fe9b 	bl	8000f20 <HAL_GetTick>
 80021ea:	4602      	mov	r2, r0
 80021ec:	697b      	ldr	r3, [r7, #20]
 80021ee:	1ad3      	subs	r3, r2, r3
 80021f0:	683a      	ldr	r2, [r7, #0]
 80021f2:	429a      	cmp	r2, r3
 80021f4:	d803      	bhi.n	80021fe <HAL_SPI_Receive+0x1d2>
 80021f6:	683b      	ldr	r3, [r7, #0]
 80021f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80021fc:	d102      	bne.n	8002204 <HAL_SPI_Receive+0x1d8>
 80021fe:	683b      	ldr	r3, [r7, #0]
 8002200:	2b00      	cmp	r3, #0
 8002202:	d109      	bne.n	8002218 <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8002204:	68fb      	ldr	r3, [r7, #12]
 8002206:	2201      	movs	r2, #1
 8002208:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800220c:	68fb      	ldr	r3, [r7, #12]
 800220e:	2200      	movs	r2, #0
 8002210:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8002214:	2303      	movs	r3, #3
 8002216:	e01e      	b.n	8002256 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8002218:	68fb      	ldr	r3, [r7, #12]
 800221a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800221c:	b29b      	uxth	r3, r3
 800221e:	2b00      	cmp	r3, #0
 8002220:	d1c6      	bne.n	80021b0 <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002222:	697a      	ldr	r2, [r7, #20]
 8002224:	6839      	ldr	r1, [r7, #0]
 8002226:	68f8      	ldr	r0, [r7, #12]
 8002228:	f000 fa58 	bl	80026dc <SPI_EndRxTransaction>
 800222c:	4603      	mov	r3, r0
 800222e:	2b00      	cmp	r3, #0
 8002230:	d002      	beq.n	8002238 <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002232:	68fb      	ldr	r3, [r7, #12]
 8002234:	2220      	movs	r2, #32
 8002236:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 8002238:	68fb      	ldr	r3, [r7, #12]
 800223a:	2201      	movs	r2, #1
 800223c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8002240:	68fb      	ldr	r3, [r7, #12]
 8002242:	2200      	movs	r2, #0
 8002244:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002248:	68fb      	ldr	r3, [r7, #12]
 800224a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800224c:	2b00      	cmp	r3, #0
 800224e:	d001      	beq.n	8002254 <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 8002250:	2301      	movs	r3, #1
 8002252:	e000      	b.n	8002256 <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 8002254:	2300      	movs	r3, #0
  }
}
 8002256:	4618      	mov	r0, r3
 8002258:	3718      	adds	r7, #24
 800225a:	46bd      	mov	sp, r7
 800225c:	bd80      	pop	{r7, pc}

0800225e <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 800225e:	b580      	push	{r7, lr}
 8002260:	b08a      	sub	sp, #40	@ 0x28
 8002262:	af00      	add	r7, sp, #0
 8002264:	60f8      	str	r0, [r7, #12]
 8002266:	60b9      	str	r1, [r7, #8]
 8002268:	607a      	str	r2, [r7, #4]
 800226a:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800226c:	2301      	movs	r3, #1
 800226e:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002270:	f7fe fe56 	bl	8000f20 <HAL_GetTick>
 8002274:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8002276:	68fb      	ldr	r3, [r7, #12]
 8002278:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800227c:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 800227e:	68fb      	ldr	r3, [r7, #12]
 8002280:	685b      	ldr	r3, [r3, #4]
 8002282:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8002284:	887b      	ldrh	r3, [r7, #2]
 8002286:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8002288:	7ffb      	ldrb	r3, [r7, #31]
 800228a:	2b01      	cmp	r3, #1
 800228c:	d00c      	beq.n	80022a8 <HAL_SPI_TransmitReceive+0x4a>
 800228e:	69bb      	ldr	r3, [r7, #24]
 8002290:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002294:	d106      	bne.n	80022a4 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8002296:	68fb      	ldr	r3, [r7, #12]
 8002298:	689b      	ldr	r3, [r3, #8]
 800229a:	2b00      	cmp	r3, #0
 800229c:	d102      	bne.n	80022a4 <HAL_SPI_TransmitReceive+0x46>
 800229e:	7ffb      	ldrb	r3, [r7, #31]
 80022a0:	2b04      	cmp	r3, #4
 80022a2:	d001      	beq.n	80022a8 <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 80022a4:	2302      	movs	r3, #2
 80022a6:	e17f      	b.n	80025a8 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80022a8:	68bb      	ldr	r3, [r7, #8]
 80022aa:	2b00      	cmp	r3, #0
 80022ac:	d005      	beq.n	80022ba <HAL_SPI_TransmitReceive+0x5c>
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d002      	beq.n	80022ba <HAL_SPI_TransmitReceive+0x5c>
 80022b4:	887b      	ldrh	r3, [r7, #2]
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d101      	bne.n	80022be <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 80022ba:	2301      	movs	r3, #1
 80022bc:	e174      	b.n	80025a8 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80022be:	68fb      	ldr	r3, [r7, #12]
 80022c0:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80022c4:	2b01      	cmp	r3, #1
 80022c6:	d101      	bne.n	80022cc <HAL_SPI_TransmitReceive+0x6e>
 80022c8:	2302      	movs	r3, #2
 80022ca:	e16d      	b.n	80025a8 <HAL_SPI_TransmitReceive+0x34a>
 80022cc:	68fb      	ldr	r3, [r7, #12]
 80022ce:	2201      	movs	r2, #1
 80022d0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80022d4:	68fb      	ldr	r3, [r7, #12]
 80022d6:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80022da:	b2db      	uxtb	r3, r3
 80022dc:	2b04      	cmp	r3, #4
 80022de:	d003      	beq.n	80022e8 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80022e0:	68fb      	ldr	r3, [r7, #12]
 80022e2:	2205      	movs	r2, #5
 80022e4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80022e8:	68fb      	ldr	r3, [r7, #12]
 80022ea:	2200      	movs	r2, #0
 80022ec:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80022ee:	68fb      	ldr	r3, [r7, #12]
 80022f0:	687a      	ldr	r2, [r7, #4]
 80022f2:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 80022f4:	68fb      	ldr	r3, [r7, #12]
 80022f6:	887a      	ldrh	r2, [r7, #2]
 80022f8:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 80022fa:	68fb      	ldr	r3, [r7, #12]
 80022fc:	887a      	ldrh	r2, [r7, #2]
 80022fe:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8002300:	68fb      	ldr	r3, [r7, #12]
 8002302:	68ba      	ldr	r2, [r7, #8]
 8002304:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8002306:	68fb      	ldr	r3, [r7, #12]
 8002308:	887a      	ldrh	r2, [r7, #2]
 800230a:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 800230c:	68fb      	ldr	r3, [r7, #12]
 800230e:	887a      	ldrh	r2, [r7, #2]
 8002310:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8002312:	68fb      	ldr	r3, [r7, #12]
 8002314:	2200      	movs	r2, #0
 8002316:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8002318:	68fb      	ldr	r3, [r7, #12]
 800231a:	2200      	movs	r2, #0
 800231c:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800231e:	68fb      	ldr	r3, [r7, #12]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002328:	2b40      	cmp	r3, #64	@ 0x40
 800232a:	d007      	beq.n	800233c <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800232c:	68fb      	ldr	r3, [r7, #12]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	681a      	ldr	r2, [r3, #0]
 8002332:	68fb      	ldr	r3, [r7, #12]
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800233a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800233c:	68fb      	ldr	r3, [r7, #12]
 800233e:	68db      	ldr	r3, [r3, #12]
 8002340:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002344:	d17e      	bne.n	8002444 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002346:	68fb      	ldr	r3, [r7, #12]
 8002348:	685b      	ldr	r3, [r3, #4]
 800234a:	2b00      	cmp	r3, #0
 800234c:	d002      	beq.n	8002354 <HAL_SPI_TransmitReceive+0xf6>
 800234e:	8afb      	ldrh	r3, [r7, #22]
 8002350:	2b01      	cmp	r3, #1
 8002352:	d16c      	bne.n	800242e <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002354:	68fb      	ldr	r3, [r7, #12]
 8002356:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002358:	881a      	ldrh	r2, [r3, #0]
 800235a:	68fb      	ldr	r3, [r7, #12]
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002360:	68fb      	ldr	r3, [r7, #12]
 8002362:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002364:	1c9a      	adds	r2, r3, #2
 8002366:	68fb      	ldr	r3, [r7, #12]
 8002368:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800236a:	68fb      	ldr	r3, [r7, #12]
 800236c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800236e:	b29b      	uxth	r3, r3
 8002370:	3b01      	subs	r3, #1
 8002372:	b29a      	uxth	r2, r3
 8002374:	68fb      	ldr	r3, [r7, #12]
 8002376:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002378:	e059      	b.n	800242e <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800237a:	68fb      	ldr	r3, [r7, #12]
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	689b      	ldr	r3, [r3, #8]
 8002380:	f003 0302 	and.w	r3, r3, #2
 8002384:	2b02      	cmp	r3, #2
 8002386:	d11b      	bne.n	80023c0 <HAL_SPI_TransmitReceive+0x162>
 8002388:	68fb      	ldr	r3, [r7, #12]
 800238a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800238c:	b29b      	uxth	r3, r3
 800238e:	2b00      	cmp	r3, #0
 8002390:	d016      	beq.n	80023c0 <HAL_SPI_TransmitReceive+0x162>
 8002392:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002394:	2b01      	cmp	r3, #1
 8002396:	d113      	bne.n	80023c0 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002398:	68fb      	ldr	r3, [r7, #12]
 800239a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800239c:	881a      	ldrh	r2, [r3, #0]
 800239e:	68fb      	ldr	r3, [r7, #12]
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80023a4:	68fb      	ldr	r3, [r7, #12]
 80023a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023a8:	1c9a      	adds	r2, r3, #2
 80023aa:	68fb      	ldr	r3, [r7, #12]
 80023ac:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80023ae:	68fb      	ldr	r3, [r7, #12]
 80023b0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80023b2:	b29b      	uxth	r3, r3
 80023b4:	3b01      	subs	r3, #1
 80023b6:	b29a      	uxth	r2, r3
 80023b8:	68fb      	ldr	r3, [r7, #12]
 80023ba:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80023bc:	2300      	movs	r3, #0
 80023be:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80023c0:	68fb      	ldr	r3, [r7, #12]
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	689b      	ldr	r3, [r3, #8]
 80023c6:	f003 0301 	and.w	r3, r3, #1
 80023ca:	2b01      	cmp	r3, #1
 80023cc:	d119      	bne.n	8002402 <HAL_SPI_TransmitReceive+0x1a4>
 80023ce:	68fb      	ldr	r3, [r7, #12]
 80023d0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80023d2:	b29b      	uxth	r3, r3
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	d014      	beq.n	8002402 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80023d8:	68fb      	ldr	r3, [r7, #12]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	68da      	ldr	r2, [r3, #12]
 80023de:	68fb      	ldr	r3, [r7, #12]
 80023e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80023e2:	b292      	uxth	r2, r2
 80023e4:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80023e6:	68fb      	ldr	r3, [r7, #12]
 80023e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80023ea:	1c9a      	adds	r2, r3, #2
 80023ec:	68fb      	ldr	r3, [r7, #12]
 80023ee:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80023f0:	68fb      	ldr	r3, [r7, #12]
 80023f2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80023f4:	b29b      	uxth	r3, r3
 80023f6:	3b01      	subs	r3, #1
 80023f8:	b29a      	uxth	r2, r3
 80023fa:	68fb      	ldr	r3, [r7, #12]
 80023fc:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80023fe:	2301      	movs	r3, #1
 8002400:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8002402:	f7fe fd8d 	bl	8000f20 <HAL_GetTick>
 8002406:	4602      	mov	r2, r0
 8002408:	6a3b      	ldr	r3, [r7, #32]
 800240a:	1ad3      	subs	r3, r2, r3
 800240c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800240e:	429a      	cmp	r2, r3
 8002410:	d80d      	bhi.n	800242e <HAL_SPI_TransmitReceive+0x1d0>
 8002412:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002414:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002418:	d009      	beq.n	800242e <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800241a:	68fb      	ldr	r3, [r7, #12]
 800241c:	2201      	movs	r2, #1
 800241e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8002422:	68fb      	ldr	r3, [r7, #12]
 8002424:	2200      	movs	r2, #0
 8002426:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 800242a:	2303      	movs	r3, #3
 800242c:	e0bc      	b.n	80025a8 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800242e:	68fb      	ldr	r3, [r7, #12]
 8002430:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002432:	b29b      	uxth	r3, r3
 8002434:	2b00      	cmp	r3, #0
 8002436:	d1a0      	bne.n	800237a <HAL_SPI_TransmitReceive+0x11c>
 8002438:	68fb      	ldr	r3, [r7, #12]
 800243a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800243c:	b29b      	uxth	r3, r3
 800243e:	2b00      	cmp	r3, #0
 8002440:	d19b      	bne.n	800237a <HAL_SPI_TransmitReceive+0x11c>
 8002442:	e082      	b.n	800254a <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002444:	68fb      	ldr	r3, [r7, #12]
 8002446:	685b      	ldr	r3, [r3, #4]
 8002448:	2b00      	cmp	r3, #0
 800244a:	d002      	beq.n	8002452 <HAL_SPI_TransmitReceive+0x1f4>
 800244c:	8afb      	ldrh	r3, [r7, #22]
 800244e:	2b01      	cmp	r3, #1
 8002450:	d171      	bne.n	8002536 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8002452:	68fb      	ldr	r3, [r7, #12]
 8002454:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002456:	68fb      	ldr	r3, [r7, #12]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	330c      	adds	r3, #12
 800245c:	7812      	ldrb	r2, [r2, #0]
 800245e:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8002460:	68fb      	ldr	r3, [r7, #12]
 8002462:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002464:	1c5a      	adds	r2, r3, #1
 8002466:	68fb      	ldr	r3, [r7, #12]
 8002468:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800246a:	68fb      	ldr	r3, [r7, #12]
 800246c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800246e:	b29b      	uxth	r3, r3
 8002470:	3b01      	subs	r3, #1
 8002472:	b29a      	uxth	r2, r3
 8002474:	68fb      	ldr	r3, [r7, #12]
 8002476:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002478:	e05d      	b.n	8002536 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800247a:	68fb      	ldr	r3, [r7, #12]
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	689b      	ldr	r3, [r3, #8]
 8002480:	f003 0302 	and.w	r3, r3, #2
 8002484:	2b02      	cmp	r3, #2
 8002486:	d11c      	bne.n	80024c2 <HAL_SPI_TransmitReceive+0x264>
 8002488:	68fb      	ldr	r3, [r7, #12]
 800248a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800248c:	b29b      	uxth	r3, r3
 800248e:	2b00      	cmp	r3, #0
 8002490:	d017      	beq.n	80024c2 <HAL_SPI_TransmitReceive+0x264>
 8002492:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002494:	2b01      	cmp	r3, #1
 8002496:	d114      	bne.n	80024c2 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8002498:	68fb      	ldr	r3, [r7, #12]
 800249a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800249c:	68fb      	ldr	r3, [r7, #12]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	330c      	adds	r3, #12
 80024a2:	7812      	ldrb	r2, [r2, #0]
 80024a4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80024a6:	68fb      	ldr	r3, [r7, #12]
 80024a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024aa:	1c5a      	adds	r2, r3, #1
 80024ac:	68fb      	ldr	r3, [r7, #12]
 80024ae:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80024b0:	68fb      	ldr	r3, [r7, #12]
 80024b2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80024b4:	b29b      	uxth	r3, r3
 80024b6:	3b01      	subs	r3, #1
 80024b8:	b29a      	uxth	r2, r3
 80024ba:	68fb      	ldr	r3, [r7, #12]
 80024bc:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80024be:	2300      	movs	r3, #0
 80024c0:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80024c2:	68fb      	ldr	r3, [r7, #12]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	689b      	ldr	r3, [r3, #8]
 80024c8:	f003 0301 	and.w	r3, r3, #1
 80024cc:	2b01      	cmp	r3, #1
 80024ce:	d119      	bne.n	8002504 <HAL_SPI_TransmitReceive+0x2a6>
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80024d4:	b29b      	uxth	r3, r3
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	d014      	beq.n	8002504 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80024da:	68fb      	ldr	r3, [r7, #12]
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	68da      	ldr	r2, [r3, #12]
 80024e0:	68fb      	ldr	r3, [r7, #12]
 80024e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80024e4:	b2d2      	uxtb	r2, r2
 80024e6:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80024e8:	68fb      	ldr	r3, [r7, #12]
 80024ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80024ec:	1c5a      	adds	r2, r3, #1
 80024ee:	68fb      	ldr	r3, [r7, #12]
 80024f0:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80024f2:	68fb      	ldr	r3, [r7, #12]
 80024f4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80024f6:	b29b      	uxth	r3, r3
 80024f8:	3b01      	subs	r3, #1
 80024fa:	b29a      	uxth	r2, r3
 80024fc:	68fb      	ldr	r3, [r7, #12]
 80024fe:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8002500:	2301      	movs	r3, #1
 8002502:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8002504:	f7fe fd0c 	bl	8000f20 <HAL_GetTick>
 8002508:	4602      	mov	r2, r0
 800250a:	6a3b      	ldr	r3, [r7, #32]
 800250c:	1ad3      	subs	r3, r2, r3
 800250e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002510:	429a      	cmp	r2, r3
 8002512:	d803      	bhi.n	800251c <HAL_SPI_TransmitReceive+0x2be>
 8002514:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002516:	f1b3 3fff 	cmp.w	r3, #4294967295
 800251a:	d102      	bne.n	8002522 <HAL_SPI_TransmitReceive+0x2c4>
 800251c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800251e:	2b00      	cmp	r3, #0
 8002520:	d109      	bne.n	8002536 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8002522:	68fb      	ldr	r3, [r7, #12]
 8002524:	2201      	movs	r2, #1
 8002526:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 800252a:	68fb      	ldr	r3, [r7, #12]
 800252c:	2200      	movs	r2, #0
 800252e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8002532:	2303      	movs	r3, #3
 8002534:	e038      	b.n	80025a8 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002536:	68fb      	ldr	r3, [r7, #12]
 8002538:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800253a:	b29b      	uxth	r3, r3
 800253c:	2b00      	cmp	r3, #0
 800253e:	d19c      	bne.n	800247a <HAL_SPI_TransmitReceive+0x21c>
 8002540:	68fb      	ldr	r3, [r7, #12]
 8002542:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002544:	b29b      	uxth	r3, r3
 8002546:	2b00      	cmp	r3, #0
 8002548:	d197      	bne.n	800247a <HAL_SPI_TransmitReceive+0x21c>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800254a:	6a3a      	ldr	r2, [r7, #32]
 800254c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800254e:	68f8      	ldr	r0, [r7, #12]
 8002550:	f000 f916 	bl	8002780 <SPI_EndRxTxTransaction>
 8002554:	4603      	mov	r3, r0
 8002556:	2b00      	cmp	r3, #0
 8002558:	d008      	beq.n	800256c <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800255a:	68fb      	ldr	r3, [r7, #12]
 800255c:	2220      	movs	r2, #32
 800255e:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8002560:	68fb      	ldr	r3, [r7, #12]
 8002562:	2200      	movs	r2, #0
 8002564:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8002568:	2301      	movs	r3, #1
 800256a:	e01d      	b.n	80025a8 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800256c:	68fb      	ldr	r3, [r7, #12]
 800256e:	689b      	ldr	r3, [r3, #8]
 8002570:	2b00      	cmp	r3, #0
 8002572:	d10a      	bne.n	800258a <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002574:	2300      	movs	r3, #0
 8002576:	613b      	str	r3, [r7, #16]
 8002578:	68fb      	ldr	r3, [r7, #12]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	68db      	ldr	r3, [r3, #12]
 800257e:	613b      	str	r3, [r7, #16]
 8002580:	68fb      	ldr	r3, [r7, #12]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	689b      	ldr	r3, [r3, #8]
 8002586:	613b      	str	r3, [r7, #16]
 8002588:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 800258a:	68fb      	ldr	r3, [r7, #12]
 800258c:	2201      	movs	r2, #1
 800258e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8002592:	68fb      	ldr	r3, [r7, #12]
 8002594:	2200      	movs	r2, #0
 8002596:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800259a:	68fb      	ldr	r3, [r7, #12]
 800259c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d001      	beq.n	80025a6 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 80025a2:	2301      	movs	r3, #1
 80025a4:	e000      	b.n	80025a8 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 80025a6:	2300      	movs	r3, #0
  }
}
 80025a8:	4618      	mov	r0, r3
 80025aa:	3728      	adds	r7, #40	@ 0x28
 80025ac:	46bd      	mov	sp, r7
 80025ae:	bd80      	pop	{r7, pc}

080025b0 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(const SPI_HandleTypeDef *hspi)
{
 80025b0:	b480      	push	{r7}
 80025b2:	b083      	sub	sp, #12
 80025b4:	af00      	add	r7, sp, #0
 80025b6:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80025be:	b2db      	uxtb	r3, r3
}
 80025c0:	4618      	mov	r0, r3
 80025c2:	370c      	adds	r7, #12
 80025c4:	46bd      	mov	sp, r7
 80025c6:	bc80      	pop	{r7}
 80025c8:	4770      	bx	lr
	...

080025cc <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80025cc:	b580      	push	{r7, lr}
 80025ce:	b088      	sub	sp, #32
 80025d0:	af00      	add	r7, sp, #0
 80025d2:	60f8      	str	r0, [r7, #12]
 80025d4:	60b9      	str	r1, [r7, #8]
 80025d6:	603b      	str	r3, [r7, #0]
 80025d8:	4613      	mov	r3, r2
 80025da:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80025dc:	f7fe fca0 	bl	8000f20 <HAL_GetTick>
 80025e0:	4602      	mov	r2, r0
 80025e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80025e4:	1a9b      	subs	r3, r3, r2
 80025e6:	683a      	ldr	r2, [r7, #0]
 80025e8:	4413      	add	r3, r2
 80025ea:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80025ec:	f7fe fc98 	bl	8000f20 <HAL_GetTick>
 80025f0:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80025f2:	4b39      	ldr	r3, [pc, #228]	@ (80026d8 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	015b      	lsls	r3, r3, #5
 80025f8:	0d1b      	lsrs	r3, r3, #20
 80025fa:	69fa      	ldr	r2, [r7, #28]
 80025fc:	fb02 f303 	mul.w	r3, r2, r3
 8002600:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002602:	e054      	b.n	80026ae <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8002604:	683b      	ldr	r3, [r7, #0]
 8002606:	f1b3 3fff 	cmp.w	r3, #4294967295
 800260a:	d050      	beq.n	80026ae <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800260c:	f7fe fc88 	bl	8000f20 <HAL_GetTick>
 8002610:	4602      	mov	r2, r0
 8002612:	69bb      	ldr	r3, [r7, #24]
 8002614:	1ad3      	subs	r3, r2, r3
 8002616:	69fa      	ldr	r2, [r7, #28]
 8002618:	429a      	cmp	r2, r3
 800261a:	d902      	bls.n	8002622 <SPI_WaitFlagStateUntilTimeout+0x56>
 800261c:	69fb      	ldr	r3, [r7, #28]
 800261e:	2b00      	cmp	r3, #0
 8002620:	d13d      	bne.n	800269e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002622:	68fb      	ldr	r3, [r7, #12]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	685a      	ldr	r2, [r3, #4]
 8002628:	68fb      	ldr	r3, [r7, #12]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8002630:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002632:	68fb      	ldr	r3, [r7, #12]
 8002634:	685b      	ldr	r3, [r3, #4]
 8002636:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800263a:	d111      	bne.n	8002660 <SPI_WaitFlagStateUntilTimeout+0x94>
 800263c:	68fb      	ldr	r3, [r7, #12]
 800263e:	689b      	ldr	r3, [r3, #8]
 8002640:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002644:	d004      	beq.n	8002650 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002646:	68fb      	ldr	r3, [r7, #12]
 8002648:	689b      	ldr	r3, [r3, #8]
 800264a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800264e:	d107      	bne.n	8002660 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8002650:	68fb      	ldr	r3, [r7, #12]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	681a      	ldr	r2, [r3, #0]
 8002656:	68fb      	ldr	r3, [r7, #12]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800265e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002664:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002668:	d10f      	bne.n	800268a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800266a:	68fb      	ldr	r3, [r7, #12]
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	681a      	ldr	r2, [r3, #0]
 8002670:	68fb      	ldr	r3, [r7, #12]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002678:	601a      	str	r2, [r3, #0]
 800267a:	68fb      	ldr	r3, [r7, #12]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	681a      	ldr	r2, [r3, #0]
 8002680:	68fb      	ldr	r3, [r7, #12]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002688:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800268a:	68fb      	ldr	r3, [r7, #12]
 800268c:	2201      	movs	r2, #1
 800268e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8002692:	68fb      	ldr	r3, [r7, #12]
 8002694:	2200      	movs	r2, #0
 8002696:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 800269a:	2303      	movs	r3, #3
 800269c:	e017      	b.n	80026ce <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800269e:	697b      	ldr	r3, [r7, #20]
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	d101      	bne.n	80026a8 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80026a4:	2300      	movs	r3, #0
 80026a6:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80026a8:	697b      	ldr	r3, [r7, #20]
 80026aa:	3b01      	subs	r3, #1
 80026ac:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80026ae:	68fb      	ldr	r3, [r7, #12]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	689a      	ldr	r2, [r3, #8]
 80026b4:	68bb      	ldr	r3, [r7, #8]
 80026b6:	4013      	ands	r3, r2
 80026b8:	68ba      	ldr	r2, [r7, #8]
 80026ba:	429a      	cmp	r2, r3
 80026bc:	bf0c      	ite	eq
 80026be:	2301      	moveq	r3, #1
 80026c0:	2300      	movne	r3, #0
 80026c2:	b2db      	uxtb	r3, r3
 80026c4:	461a      	mov	r2, r3
 80026c6:	79fb      	ldrb	r3, [r7, #7]
 80026c8:	429a      	cmp	r2, r3
 80026ca:	d19b      	bne.n	8002604 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80026cc:	2300      	movs	r3, #0
}
 80026ce:	4618      	mov	r0, r3
 80026d0:	3720      	adds	r7, #32
 80026d2:	46bd      	mov	sp, r7
 80026d4:	bd80      	pop	{r7, pc}
 80026d6:	bf00      	nop
 80026d8:	20000000 	.word	0x20000000

080026dc <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80026dc:	b580      	push	{r7, lr}
 80026de:	b086      	sub	sp, #24
 80026e0:	af02      	add	r7, sp, #8
 80026e2:	60f8      	str	r0, [r7, #12]
 80026e4:	60b9      	str	r1, [r7, #8]
 80026e6:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80026e8:	68fb      	ldr	r3, [r7, #12]
 80026ea:	685b      	ldr	r3, [r3, #4]
 80026ec:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80026f0:	d111      	bne.n	8002716 <SPI_EndRxTransaction+0x3a>
 80026f2:	68fb      	ldr	r3, [r7, #12]
 80026f4:	689b      	ldr	r3, [r3, #8]
 80026f6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80026fa:	d004      	beq.n	8002706 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80026fc:	68fb      	ldr	r3, [r7, #12]
 80026fe:	689b      	ldr	r3, [r3, #8]
 8002700:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002704:	d107      	bne.n	8002716 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8002706:	68fb      	ldr	r3, [r7, #12]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	681a      	ldr	r2, [r3, #0]
 800270c:	68fb      	ldr	r3, [r7, #12]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002714:	601a      	str	r2, [r3, #0]
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY))
 8002716:	68fb      	ldr	r3, [r7, #12]
 8002718:	685b      	ldr	r3, [r3, #4]
 800271a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800271e:	d117      	bne.n	8002750 <SPI_EndRxTransaction+0x74>
 8002720:	68fb      	ldr	r3, [r7, #12]
 8002722:	689b      	ldr	r3, [r3, #8]
 8002724:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002728:	d112      	bne.n	8002750 <SPI_EndRxTransaction+0x74>
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	9300      	str	r3, [sp, #0]
 800272e:	68bb      	ldr	r3, [r7, #8]
 8002730:	2200      	movs	r2, #0
 8002732:	2101      	movs	r1, #1
 8002734:	68f8      	ldr	r0, [r7, #12]
 8002736:	f7ff ff49 	bl	80025cc <SPI_WaitFlagStateUntilTimeout>
 800273a:	4603      	mov	r3, r0
 800273c:	2b00      	cmp	r3, #0
 800273e:	d01a      	beq.n	8002776 <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002740:	68fb      	ldr	r3, [r7, #12]
 8002742:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002744:	f043 0220 	orr.w	r2, r3, #32
 8002748:	68fb      	ldr	r3, [r7, #12]
 800274a:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 800274c:	2303      	movs	r3, #3
 800274e:	e013      	b.n	8002778 <SPI_EndRxTransaction+0x9c>
    }
  }
  else
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	9300      	str	r3, [sp, #0]
 8002754:	68bb      	ldr	r3, [r7, #8]
 8002756:	2200      	movs	r2, #0
 8002758:	2180      	movs	r1, #128	@ 0x80
 800275a:	68f8      	ldr	r0, [r7, #12]
 800275c:	f7ff ff36 	bl	80025cc <SPI_WaitFlagStateUntilTimeout>
 8002760:	4603      	mov	r3, r0
 8002762:	2b00      	cmp	r3, #0
 8002764:	d007      	beq.n	8002776 <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002766:	68fb      	ldr	r3, [r7, #12]
 8002768:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800276a:	f043 0220 	orr.w	r2, r3, #32
 800276e:	68fb      	ldr	r3, [r7, #12]
 8002770:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8002772:	2303      	movs	r3, #3
 8002774:	e000      	b.n	8002778 <SPI_EndRxTransaction+0x9c>
    }
  }
  return HAL_OK;
 8002776:	2300      	movs	r3, #0
}
 8002778:	4618      	mov	r0, r3
 800277a:	3710      	adds	r7, #16
 800277c:	46bd      	mov	sp, r7
 800277e:	bd80      	pop	{r7, pc}

08002780 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8002780:	b580      	push	{r7, lr}
 8002782:	b086      	sub	sp, #24
 8002784:	af02      	add	r7, sp, #8
 8002786:	60f8      	str	r0, [r7, #12]
 8002788:	60b9      	str	r1, [r7, #8]
 800278a:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	9300      	str	r3, [sp, #0]
 8002790:	68bb      	ldr	r3, [r7, #8]
 8002792:	2201      	movs	r2, #1
 8002794:	2102      	movs	r1, #2
 8002796:	68f8      	ldr	r0, [r7, #12]
 8002798:	f7ff ff18 	bl	80025cc <SPI_WaitFlagStateUntilTimeout>
 800279c:	4603      	mov	r3, r0
 800279e:	2b00      	cmp	r3, #0
 80027a0:	d007      	beq.n	80027b2 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80027a2:	68fb      	ldr	r3, [r7, #12]
 80027a4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80027a6:	f043 0220 	orr.w	r2, r3, #32
 80027aa:	68fb      	ldr	r3, [r7, #12]
 80027ac:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 80027ae:	2303      	movs	r3, #3
 80027b0:	e013      	b.n	80027da <SPI_EndRxTxTransaction+0x5a>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	9300      	str	r3, [sp, #0]
 80027b6:	68bb      	ldr	r3, [r7, #8]
 80027b8:	2200      	movs	r2, #0
 80027ba:	2180      	movs	r1, #128	@ 0x80
 80027bc:	68f8      	ldr	r0, [r7, #12]
 80027be:	f7ff ff05 	bl	80025cc <SPI_WaitFlagStateUntilTimeout>
 80027c2:	4603      	mov	r3, r0
 80027c4:	2b00      	cmp	r3, #0
 80027c6:	d007      	beq.n	80027d8 <SPI_EndRxTxTransaction+0x58>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80027c8:	68fb      	ldr	r3, [r7, #12]
 80027ca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80027cc:	f043 0220 	orr.w	r2, r3, #32
 80027d0:	68fb      	ldr	r3, [r7, #12]
 80027d2:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 80027d4:	2303      	movs	r3, #3
 80027d6:	e000      	b.n	80027da <SPI_EndRxTxTransaction+0x5a>
  }
  return HAL_OK;
 80027d8:	2300      	movs	r3, #0
}
 80027da:	4618      	mov	r0, r3
 80027dc:	3710      	adds	r7, #16
 80027de:	46bd      	mov	sp, r7
 80027e0:	bd80      	pop	{r7, pc}

080027e2 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80027e2:	b580      	push	{r7, lr}
 80027e4:	b082      	sub	sp, #8
 80027e6:	af00      	add	r7, sp, #0
 80027e8:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	d101      	bne.n	80027f4 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80027f0:	2301      	movs	r3, #1
 80027f2:	e042      	b.n	800287a <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80027fa:	b2db      	uxtb	r3, r3
 80027fc:	2b00      	cmp	r3, #0
 80027fe:	d106      	bne.n	800280e <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	2200      	movs	r2, #0
 8002804:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002808:	6878      	ldr	r0, [r7, #4]
 800280a:	f7fe fabf 	bl	8000d8c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	2224      	movs	r2, #36	@ 0x24
 8002812:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	68da      	ldr	r2, [r3, #12]
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002824:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002826:	6878      	ldr	r0, [r7, #4]
 8002828:	f000 f972 	bl	8002b10 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	691a      	ldr	r2, [r3, #16]
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800283a:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	695a      	ldr	r2, [r3, #20]
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800284a:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	68da      	ldr	r2, [r3, #12]
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800285a:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	2200      	movs	r2, #0
 8002860:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	2220      	movs	r2, #32
 8002866:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	2220      	movs	r2, #32
 800286e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	2200      	movs	r2, #0
 8002876:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8002878:	2300      	movs	r3, #0
}
 800287a:	4618      	mov	r0, r3
 800287c:	3708      	adds	r7, #8
 800287e:	46bd      	mov	sp, r7
 8002880:	bd80      	pop	{r7, pc}

08002882 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002882:	b580      	push	{r7, lr}
 8002884:	b08a      	sub	sp, #40	@ 0x28
 8002886:	af02      	add	r7, sp, #8
 8002888:	60f8      	str	r0, [r7, #12]
 800288a:	60b9      	str	r1, [r7, #8]
 800288c:	603b      	str	r3, [r7, #0]
 800288e:	4613      	mov	r3, r2
 8002890:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002892:	2300      	movs	r3, #0
 8002894:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002896:	68fb      	ldr	r3, [r7, #12]
 8002898:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800289c:	b2db      	uxtb	r3, r3
 800289e:	2b20      	cmp	r3, #32
 80028a0:	d175      	bne.n	800298e <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80028a2:	68bb      	ldr	r3, [r7, #8]
 80028a4:	2b00      	cmp	r3, #0
 80028a6:	d002      	beq.n	80028ae <HAL_UART_Transmit+0x2c>
 80028a8:	88fb      	ldrh	r3, [r7, #6]
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d101      	bne.n	80028b2 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80028ae:	2301      	movs	r3, #1
 80028b0:	e06e      	b.n	8002990 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80028b2:	68fb      	ldr	r3, [r7, #12]
 80028b4:	2200      	movs	r2, #0
 80028b6:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80028b8:	68fb      	ldr	r3, [r7, #12]
 80028ba:	2221      	movs	r2, #33	@ 0x21
 80028bc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80028c0:	f7fe fb2e 	bl	8000f20 <HAL_GetTick>
 80028c4:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80028c6:	68fb      	ldr	r3, [r7, #12]
 80028c8:	88fa      	ldrh	r2, [r7, #6]
 80028ca:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80028cc:	68fb      	ldr	r3, [r7, #12]
 80028ce:	88fa      	ldrh	r2, [r7, #6]
 80028d0:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80028d2:	68fb      	ldr	r3, [r7, #12]
 80028d4:	689b      	ldr	r3, [r3, #8]
 80028d6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80028da:	d108      	bne.n	80028ee <HAL_UART_Transmit+0x6c>
 80028dc:	68fb      	ldr	r3, [r7, #12]
 80028de:	691b      	ldr	r3, [r3, #16]
 80028e0:	2b00      	cmp	r3, #0
 80028e2:	d104      	bne.n	80028ee <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80028e4:	2300      	movs	r3, #0
 80028e6:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80028e8:	68bb      	ldr	r3, [r7, #8]
 80028ea:	61bb      	str	r3, [r7, #24]
 80028ec:	e003      	b.n	80028f6 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80028ee:	68bb      	ldr	r3, [r7, #8]
 80028f0:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80028f2:	2300      	movs	r3, #0
 80028f4:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80028f6:	e02e      	b.n	8002956 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80028f8:	683b      	ldr	r3, [r7, #0]
 80028fa:	9300      	str	r3, [sp, #0]
 80028fc:	697b      	ldr	r3, [r7, #20]
 80028fe:	2200      	movs	r2, #0
 8002900:	2180      	movs	r1, #128	@ 0x80
 8002902:	68f8      	ldr	r0, [r7, #12]
 8002904:	f000 f848 	bl	8002998 <UART_WaitOnFlagUntilTimeout>
 8002908:	4603      	mov	r3, r0
 800290a:	2b00      	cmp	r3, #0
 800290c:	d005      	beq.n	800291a <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 800290e:	68fb      	ldr	r3, [r7, #12]
 8002910:	2220      	movs	r2, #32
 8002912:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8002916:	2303      	movs	r3, #3
 8002918:	e03a      	b.n	8002990 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 800291a:	69fb      	ldr	r3, [r7, #28]
 800291c:	2b00      	cmp	r3, #0
 800291e:	d10b      	bne.n	8002938 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002920:	69bb      	ldr	r3, [r7, #24]
 8002922:	881b      	ldrh	r3, [r3, #0]
 8002924:	461a      	mov	r2, r3
 8002926:	68fb      	ldr	r3, [r7, #12]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800292e:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002930:	69bb      	ldr	r3, [r7, #24]
 8002932:	3302      	adds	r3, #2
 8002934:	61bb      	str	r3, [r7, #24]
 8002936:	e007      	b.n	8002948 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002938:	69fb      	ldr	r3, [r7, #28]
 800293a:	781a      	ldrb	r2, [r3, #0]
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002942:	69fb      	ldr	r3, [r7, #28]
 8002944:	3301      	adds	r3, #1
 8002946:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002948:	68fb      	ldr	r3, [r7, #12]
 800294a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800294c:	b29b      	uxth	r3, r3
 800294e:	3b01      	subs	r3, #1
 8002950:	b29a      	uxth	r2, r3
 8002952:	68fb      	ldr	r3, [r7, #12]
 8002954:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8002956:	68fb      	ldr	r3, [r7, #12]
 8002958:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800295a:	b29b      	uxth	r3, r3
 800295c:	2b00      	cmp	r3, #0
 800295e:	d1cb      	bne.n	80028f8 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002960:	683b      	ldr	r3, [r7, #0]
 8002962:	9300      	str	r3, [sp, #0]
 8002964:	697b      	ldr	r3, [r7, #20]
 8002966:	2200      	movs	r2, #0
 8002968:	2140      	movs	r1, #64	@ 0x40
 800296a:	68f8      	ldr	r0, [r7, #12]
 800296c:	f000 f814 	bl	8002998 <UART_WaitOnFlagUntilTimeout>
 8002970:	4603      	mov	r3, r0
 8002972:	2b00      	cmp	r3, #0
 8002974:	d005      	beq.n	8002982 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002976:	68fb      	ldr	r3, [r7, #12]
 8002978:	2220      	movs	r2, #32
 800297a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 800297e:	2303      	movs	r3, #3
 8002980:	e006      	b.n	8002990 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002982:	68fb      	ldr	r3, [r7, #12]
 8002984:	2220      	movs	r2, #32
 8002986:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 800298a:	2300      	movs	r3, #0
 800298c:	e000      	b.n	8002990 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 800298e:	2302      	movs	r3, #2
  }
}
 8002990:	4618      	mov	r0, r3
 8002992:	3720      	adds	r7, #32
 8002994:	46bd      	mov	sp, r7
 8002996:	bd80      	pop	{r7, pc}

08002998 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002998:	b580      	push	{r7, lr}
 800299a:	b086      	sub	sp, #24
 800299c:	af00      	add	r7, sp, #0
 800299e:	60f8      	str	r0, [r7, #12]
 80029a0:	60b9      	str	r1, [r7, #8]
 80029a2:	603b      	str	r3, [r7, #0]
 80029a4:	4613      	mov	r3, r2
 80029a6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80029a8:	e03b      	b.n	8002a22 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80029aa:	6a3b      	ldr	r3, [r7, #32]
 80029ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80029b0:	d037      	beq.n	8002a22 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80029b2:	f7fe fab5 	bl	8000f20 <HAL_GetTick>
 80029b6:	4602      	mov	r2, r0
 80029b8:	683b      	ldr	r3, [r7, #0]
 80029ba:	1ad3      	subs	r3, r2, r3
 80029bc:	6a3a      	ldr	r2, [r7, #32]
 80029be:	429a      	cmp	r2, r3
 80029c0:	d302      	bcc.n	80029c8 <UART_WaitOnFlagUntilTimeout+0x30>
 80029c2:	6a3b      	ldr	r3, [r7, #32]
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	d101      	bne.n	80029cc <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80029c8:	2303      	movs	r3, #3
 80029ca:	e03a      	b.n	8002a42 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80029cc:	68fb      	ldr	r3, [r7, #12]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	68db      	ldr	r3, [r3, #12]
 80029d2:	f003 0304 	and.w	r3, r3, #4
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	d023      	beq.n	8002a22 <UART_WaitOnFlagUntilTimeout+0x8a>
 80029da:	68bb      	ldr	r3, [r7, #8]
 80029dc:	2b80      	cmp	r3, #128	@ 0x80
 80029de:	d020      	beq.n	8002a22 <UART_WaitOnFlagUntilTimeout+0x8a>
 80029e0:	68bb      	ldr	r3, [r7, #8]
 80029e2:	2b40      	cmp	r3, #64	@ 0x40
 80029e4:	d01d      	beq.n	8002a22 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80029e6:	68fb      	ldr	r3, [r7, #12]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	f003 0308 	and.w	r3, r3, #8
 80029f0:	2b08      	cmp	r3, #8
 80029f2:	d116      	bne.n	8002a22 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80029f4:	2300      	movs	r3, #0
 80029f6:	617b      	str	r3, [r7, #20]
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	617b      	str	r3, [r7, #20]
 8002a00:	68fb      	ldr	r3, [r7, #12]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	685b      	ldr	r3, [r3, #4]
 8002a06:	617b      	str	r3, [r7, #20]
 8002a08:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002a0a:	68f8      	ldr	r0, [r7, #12]
 8002a0c:	f000 f81d 	bl	8002a4a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002a10:	68fb      	ldr	r3, [r7, #12]
 8002a12:	2208      	movs	r2, #8
 8002a14:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002a16:	68fb      	ldr	r3, [r7, #12]
 8002a18:	2200      	movs	r2, #0
 8002a1a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8002a1e:	2301      	movs	r3, #1
 8002a20:	e00f      	b.n	8002a42 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002a22:	68fb      	ldr	r3, [r7, #12]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	681a      	ldr	r2, [r3, #0]
 8002a28:	68bb      	ldr	r3, [r7, #8]
 8002a2a:	4013      	ands	r3, r2
 8002a2c:	68ba      	ldr	r2, [r7, #8]
 8002a2e:	429a      	cmp	r2, r3
 8002a30:	bf0c      	ite	eq
 8002a32:	2301      	moveq	r3, #1
 8002a34:	2300      	movne	r3, #0
 8002a36:	b2db      	uxtb	r3, r3
 8002a38:	461a      	mov	r2, r3
 8002a3a:	79fb      	ldrb	r3, [r7, #7]
 8002a3c:	429a      	cmp	r2, r3
 8002a3e:	d0b4      	beq.n	80029aa <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002a40:	2300      	movs	r3, #0
}
 8002a42:	4618      	mov	r0, r3
 8002a44:	3718      	adds	r7, #24
 8002a46:	46bd      	mov	sp, r7
 8002a48:	bd80      	pop	{r7, pc}

08002a4a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002a4a:	b480      	push	{r7}
 8002a4c:	b095      	sub	sp, #84	@ 0x54
 8002a4e:	af00      	add	r7, sp, #0
 8002a50:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	330c      	adds	r3, #12
 8002a58:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002a5a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002a5c:	e853 3f00 	ldrex	r3, [r3]
 8002a60:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8002a62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002a64:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002a68:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	330c      	adds	r3, #12
 8002a70:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002a72:	643a      	str	r2, [r7, #64]	@ 0x40
 8002a74:	63fb      	str	r3, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002a76:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8002a78:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002a7a:	e841 2300 	strex	r3, r2, [r1]
 8002a7e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8002a80:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d1e5      	bne.n	8002a52 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	3314      	adds	r3, #20
 8002a8c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002a8e:	6a3b      	ldr	r3, [r7, #32]
 8002a90:	e853 3f00 	ldrex	r3, [r3]
 8002a94:	61fb      	str	r3, [r7, #28]
   return(result);
 8002a96:	69fb      	ldr	r3, [r7, #28]
 8002a98:	f023 0301 	bic.w	r3, r3, #1
 8002a9c:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	3314      	adds	r3, #20
 8002aa4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002aa6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002aa8:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002aaa:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002aac:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002aae:	e841 2300 	strex	r3, r2, [r1]
 8002ab2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8002ab4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d1e5      	bne.n	8002a86 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002abe:	2b01      	cmp	r3, #1
 8002ac0:	d119      	bne.n	8002af6 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	330c      	adds	r3, #12
 8002ac8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002aca:	68fb      	ldr	r3, [r7, #12]
 8002acc:	e853 3f00 	ldrex	r3, [r3]
 8002ad0:	60bb      	str	r3, [r7, #8]
   return(result);
 8002ad2:	68bb      	ldr	r3, [r7, #8]
 8002ad4:	f023 0310 	bic.w	r3, r3, #16
 8002ad8:	647b      	str	r3, [r7, #68]	@ 0x44
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	330c      	adds	r3, #12
 8002ae0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002ae2:	61ba      	str	r2, [r7, #24]
 8002ae4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002ae6:	6979      	ldr	r1, [r7, #20]
 8002ae8:	69ba      	ldr	r2, [r7, #24]
 8002aea:	e841 2300 	strex	r3, r2, [r1]
 8002aee:	613b      	str	r3, [r7, #16]
   return(result);
 8002af0:	693b      	ldr	r3, [r7, #16]
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	d1e5      	bne.n	8002ac2 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	2220      	movs	r2, #32
 8002afa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	2200      	movs	r2, #0
 8002b02:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8002b04:	bf00      	nop
 8002b06:	3754      	adds	r7, #84	@ 0x54
 8002b08:	46bd      	mov	sp, r7
 8002b0a:	bc80      	pop	{r7}
 8002b0c:	4770      	bx	lr
	...

08002b10 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002b10:	b580      	push	{r7, lr}
 8002b12:	b084      	sub	sp, #16
 8002b14:	af00      	add	r7, sp, #0
 8002b16:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	691b      	ldr	r3, [r3, #16]
 8002b1e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	68da      	ldr	r2, [r3, #12]
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	430a      	orrs	r2, r1
 8002b2c:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	689a      	ldr	r2, [r3, #8]
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	691b      	ldr	r3, [r3, #16]
 8002b36:	431a      	orrs	r2, r3
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	695b      	ldr	r3, [r3, #20]
 8002b3c:	4313      	orrs	r3, r2
 8002b3e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	68db      	ldr	r3, [r3, #12]
 8002b46:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8002b4a:	f023 030c 	bic.w	r3, r3, #12
 8002b4e:	687a      	ldr	r2, [r7, #4]
 8002b50:	6812      	ldr	r2, [r2, #0]
 8002b52:	68b9      	ldr	r1, [r7, #8]
 8002b54:	430b      	orrs	r3, r1
 8002b56:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	695b      	ldr	r3, [r3, #20]
 8002b5e:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	699a      	ldr	r2, [r3, #24]
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	430a      	orrs	r2, r1
 8002b6c:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	4a2c      	ldr	r2, [pc, #176]	@ (8002c24 <UART_SetConfig+0x114>)
 8002b74:	4293      	cmp	r3, r2
 8002b76:	d103      	bne.n	8002b80 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8002b78:	f7ff f85e 	bl	8001c38 <HAL_RCC_GetPCLK2Freq>
 8002b7c:	60f8      	str	r0, [r7, #12]
 8002b7e:	e002      	b.n	8002b86 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8002b80:	f7ff f846 	bl	8001c10 <HAL_RCC_GetPCLK1Freq>
 8002b84:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002b86:	68fa      	ldr	r2, [r7, #12]
 8002b88:	4613      	mov	r3, r2
 8002b8a:	009b      	lsls	r3, r3, #2
 8002b8c:	4413      	add	r3, r2
 8002b8e:	009a      	lsls	r2, r3, #2
 8002b90:	441a      	add	r2, r3
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	685b      	ldr	r3, [r3, #4]
 8002b96:	009b      	lsls	r3, r3, #2
 8002b98:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b9c:	4a22      	ldr	r2, [pc, #136]	@ (8002c28 <UART_SetConfig+0x118>)
 8002b9e:	fba2 2303 	umull	r2, r3, r2, r3
 8002ba2:	095b      	lsrs	r3, r3, #5
 8002ba4:	0119      	lsls	r1, r3, #4
 8002ba6:	68fa      	ldr	r2, [r7, #12]
 8002ba8:	4613      	mov	r3, r2
 8002baa:	009b      	lsls	r3, r3, #2
 8002bac:	4413      	add	r3, r2
 8002bae:	009a      	lsls	r2, r3, #2
 8002bb0:	441a      	add	r2, r3
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	685b      	ldr	r3, [r3, #4]
 8002bb6:	009b      	lsls	r3, r3, #2
 8002bb8:	fbb2 f2f3 	udiv	r2, r2, r3
 8002bbc:	4b1a      	ldr	r3, [pc, #104]	@ (8002c28 <UART_SetConfig+0x118>)
 8002bbe:	fba3 0302 	umull	r0, r3, r3, r2
 8002bc2:	095b      	lsrs	r3, r3, #5
 8002bc4:	2064      	movs	r0, #100	@ 0x64
 8002bc6:	fb00 f303 	mul.w	r3, r0, r3
 8002bca:	1ad3      	subs	r3, r2, r3
 8002bcc:	011b      	lsls	r3, r3, #4
 8002bce:	3332      	adds	r3, #50	@ 0x32
 8002bd0:	4a15      	ldr	r2, [pc, #84]	@ (8002c28 <UART_SetConfig+0x118>)
 8002bd2:	fba2 2303 	umull	r2, r3, r2, r3
 8002bd6:	095b      	lsrs	r3, r3, #5
 8002bd8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002bdc:	4419      	add	r1, r3
 8002bde:	68fa      	ldr	r2, [r7, #12]
 8002be0:	4613      	mov	r3, r2
 8002be2:	009b      	lsls	r3, r3, #2
 8002be4:	4413      	add	r3, r2
 8002be6:	009a      	lsls	r2, r3, #2
 8002be8:	441a      	add	r2, r3
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	685b      	ldr	r3, [r3, #4]
 8002bee:	009b      	lsls	r3, r3, #2
 8002bf0:	fbb2 f2f3 	udiv	r2, r2, r3
 8002bf4:	4b0c      	ldr	r3, [pc, #48]	@ (8002c28 <UART_SetConfig+0x118>)
 8002bf6:	fba3 0302 	umull	r0, r3, r3, r2
 8002bfa:	095b      	lsrs	r3, r3, #5
 8002bfc:	2064      	movs	r0, #100	@ 0x64
 8002bfe:	fb00 f303 	mul.w	r3, r0, r3
 8002c02:	1ad3      	subs	r3, r2, r3
 8002c04:	011b      	lsls	r3, r3, #4
 8002c06:	3332      	adds	r3, #50	@ 0x32
 8002c08:	4a07      	ldr	r2, [pc, #28]	@ (8002c28 <UART_SetConfig+0x118>)
 8002c0a:	fba2 2303 	umull	r2, r3, r2, r3
 8002c0e:	095b      	lsrs	r3, r3, #5
 8002c10:	f003 020f 	and.w	r2, r3, #15
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	440a      	add	r2, r1
 8002c1a:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8002c1c:	bf00      	nop
 8002c1e:	3710      	adds	r7, #16
 8002c20:	46bd      	mov	sp, r7
 8002c22:	bd80      	pop	{r7, pc}
 8002c24:	40013800 	.word	0x40013800
 8002c28:	51eb851f 	.word	0x51eb851f

08002c2c <siprintf>:
 8002c2c:	b40e      	push	{r1, r2, r3}
 8002c2e:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8002c32:	b500      	push	{lr}
 8002c34:	b09c      	sub	sp, #112	@ 0x70
 8002c36:	ab1d      	add	r3, sp, #116	@ 0x74
 8002c38:	9002      	str	r0, [sp, #8]
 8002c3a:	9006      	str	r0, [sp, #24]
 8002c3c:	9107      	str	r1, [sp, #28]
 8002c3e:	9104      	str	r1, [sp, #16]
 8002c40:	4808      	ldr	r0, [pc, #32]	@ (8002c64 <siprintf+0x38>)
 8002c42:	4909      	ldr	r1, [pc, #36]	@ (8002c68 <siprintf+0x3c>)
 8002c44:	f853 2b04 	ldr.w	r2, [r3], #4
 8002c48:	9105      	str	r1, [sp, #20]
 8002c4a:	6800      	ldr	r0, [r0, #0]
 8002c4c:	a902      	add	r1, sp, #8
 8002c4e:	9301      	str	r3, [sp, #4]
 8002c50:	f000 f992 	bl	8002f78 <_svfiprintf_r>
 8002c54:	2200      	movs	r2, #0
 8002c56:	9b02      	ldr	r3, [sp, #8]
 8002c58:	701a      	strb	r2, [r3, #0]
 8002c5a:	b01c      	add	sp, #112	@ 0x70
 8002c5c:	f85d eb04 	ldr.w	lr, [sp], #4
 8002c60:	b003      	add	sp, #12
 8002c62:	4770      	bx	lr
 8002c64:	2000000c 	.word	0x2000000c
 8002c68:	ffff0208 	.word	0xffff0208

08002c6c <memset>:
 8002c6c:	4603      	mov	r3, r0
 8002c6e:	4402      	add	r2, r0
 8002c70:	4293      	cmp	r3, r2
 8002c72:	d100      	bne.n	8002c76 <memset+0xa>
 8002c74:	4770      	bx	lr
 8002c76:	f803 1b01 	strb.w	r1, [r3], #1
 8002c7a:	e7f9      	b.n	8002c70 <memset+0x4>

08002c7c <__errno>:
 8002c7c:	4b01      	ldr	r3, [pc, #4]	@ (8002c84 <__errno+0x8>)
 8002c7e:	6818      	ldr	r0, [r3, #0]
 8002c80:	4770      	bx	lr
 8002c82:	bf00      	nop
 8002c84:	2000000c 	.word	0x2000000c

08002c88 <__libc_init_array>:
 8002c88:	b570      	push	{r4, r5, r6, lr}
 8002c8a:	2600      	movs	r6, #0
 8002c8c:	4d0c      	ldr	r5, [pc, #48]	@ (8002cc0 <__libc_init_array+0x38>)
 8002c8e:	4c0d      	ldr	r4, [pc, #52]	@ (8002cc4 <__libc_init_array+0x3c>)
 8002c90:	1b64      	subs	r4, r4, r5
 8002c92:	10a4      	asrs	r4, r4, #2
 8002c94:	42a6      	cmp	r6, r4
 8002c96:	d109      	bne.n	8002cac <__libc_init_array+0x24>
 8002c98:	f000 fc78 	bl	800358c <_init>
 8002c9c:	2600      	movs	r6, #0
 8002c9e:	4d0a      	ldr	r5, [pc, #40]	@ (8002cc8 <__libc_init_array+0x40>)
 8002ca0:	4c0a      	ldr	r4, [pc, #40]	@ (8002ccc <__libc_init_array+0x44>)
 8002ca2:	1b64      	subs	r4, r4, r5
 8002ca4:	10a4      	asrs	r4, r4, #2
 8002ca6:	42a6      	cmp	r6, r4
 8002ca8:	d105      	bne.n	8002cb6 <__libc_init_array+0x2e>
 8002caa:	bd70      	pop	{r4, r5, r6, pc}
 8002cac:	f855 3b04 	ldr.w	r3, [r5], #4
 8002cb0:	4798      	blx	r3
 8002cb2:	3601      	adds	r6, #1
 8002cb4:	e7ee      	b.n	8002c94 <__libc_init_array+0xc>
 8002cb6:	f855 3b04 	ldr.w	r3, [r5], #4
 8002cba:	4798      	blx	r3
 8002cbc:	3601      	adds	r6, #1
 8002cbe:	e7f2      	b.n	8002ca6 <__libc_init_array+0x1e>
 8002cc0:	080036dc 	.word	0x080036dc
 8002cc4:	080036dc 	.word	0x080036dc
 8002cc8:	080036dc 	.word	0x080036dc
 8002ccc:	080036e0 	.word	0x080036e0

08002cd0 <__retarget_lock_acquire_recursive>:
 8002cd0:	4770      	bx	lr

08002cd2 <__retarget_lock_release_recursive>:
 8002cd2:	4770      	bx	lr

08002cd4 <_free_r>:
 8002cd4:	b538      	push	{r3, r4, r5, lr}
 8002cd6:	4605      	mov	r5, r0
 8002cd8:	2900      	cmp	r1, #0
 8002cda:	d040      	beq.n	8002d5e <_free_r+0x8a>
 8002cdc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002ce0:	1f0c      	subs	r4, r1, #4
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	bfb8      	it	lt
 8002ce6:	18e4      	addlt	r4, r4, r3
 8002ce8:	f000 f8de 	bl	8002ea8 <__malloc_lock>
 8002cec:	4a1c      	ldr	r2, [pc, #112]	@ (8002d60 <_free_r+0x8c>)
 8002cee:	6813      	ldr	r3, [r2, #0]
 8002cf0:	b933      	cbnz	r3, 8002d00 <_free_r+0x2c>
 8002cf2:	6063      	str	r3, [r4, #4]
 8002cf4:	6014      	str	r4, [r2, #0]
 8002cf6:	4628      	mov	r0, r5
 8002cf8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002cfc:	f000 b8da 	b.w	8002eb4 <__malloc_unlock>
 8002d00:	42a3      	cmp	r3, r4
 8002d02:	d908      	bls.n	8002d16 <_free_r+0x42>
 8002d04:	6820      	ldr	r0, [r4, #0]
 8002d06:	1821      	adds	r1, r4, r0
 8002d08:	428b      	cmp	r3, r1
 8002d0a:	bf01      	itttt	eq
 8002d0c:	6819      	ldreq	r1, [r3, #0]
 8002d0e:	685b      	ldreq	r3, [r3, #4]
 8002d10:	1809      	addeq	r1, r1, r0
 8002d12:	6021      	streq	r1, [r4, #0]
 8002d14:	e7ed      	b.n	8002cf2 <_free_r+0x1e>
 8002d16:	461a      	mov	r2, r3
 8002d18:	685b      	ldr	r3, [r3, #4]
 8002d1a:	b10b      	cbz	r3, 8002d20 <_free_r+0x4c>
 8002d1c:	42a3      	cmp	r3, r4
 8002d1e:	d9fa      	bls.n	8002d16 <_free_r+0x42>
 8002d20:	6811      	ldr	r1, [r2, #0]
 8002d22:	1850      	adds	r0, r2, r1
 8002d24:	42a0      	cmp	r0, r4
 8002d26:	d10b      	bne.n	8002d40 <_free_r+0x6c>
 8002d28:	6820      	ldr	r0, [r4, #0]
 8002d2a:	4401      	add	r1, r0
 8002d2c:	1850      	adds	r0, r2, r1
 8002d2e:	4283      	cmp	r3, r0
 8002d30:	6011      	str	r1, [r2, #0]
 8002d32:	d1e0      	bne.n	8002cf6 <_free_r+0x22>
 8002d34:	6818      	ldr	r0, [r3, #0]
 8002d36:	685b      	ldr	r3, [r3, #4]
 8002d38:	4408      	add	r0, r1
 8002d3a:	6010      	str	r0, [r2, #0]
 8002d3c:	6053      	str	r3, [r2, #4]
 8002d3e:	e7da      	b.n	8002cf6 <_free_r+0x22>
 8002d40:	d902      	bls.n	8002d48 <_free_r+0x74>
 8002d42:	230c      	movs	r3, #12
 8002d44:	602b      	str	r3, [r5, #0]
 8002d46:	e7d6      	b.n	8002cf6 <_free_r+0x22>
 8002d48:	6820      	ldr	r0, [r4, #0]
 8002d4a:	1821      	adds	r1, r4, r0
 8002d4c:	428b      	cmp	r3, r1
 8002d4e:	bf01      	itttt	eq
 8002d50:	6819      	ldreq	r1, [r3, #0]
 8002d52:	685b      	ldreq	r3, [r3, #4]
 8002d54:	1809      	addeq	r1, r1, r0
 8002d56:	6021      	streq	r1, [r4, #0]
 8002d58:	6063      	str	r3, [r4, #4]
 8002d5a:	6054      	str	r4, [r2, #4]
 8002d5c:	e7cb      	b.n	8002cf6 <_free_r+0x22>
 8002d5e:	bd38      	pop	{r3, r4, r5, pc}
 8002d60:	200002c8 	.word	0x200002c8

08002d64 <sbrk_aligned>:
 8002d64:	b570      	push	{r4, r5, r6, lr}
 8002d66:	4e0f      	ldr	r6, [pc, #60]	@ (8002da4 <sbrk_aligned+0x40>)
 8002d68:	460c      	mov	r4, r1
 8002d6a:	6831      	ldr	r1, [r6, #0]
 8002d6c:	4605      	mov	r5, r0
 8002d6e:	b911      	cbnz	r1, 8002d76 <sbrk_aligned+0x12>
 8002d70:	f000 fbaa 	bl	80034c8 <_sbrk_r>
 8002d74:	6030      	str	r0, [r6, #0]
 8002d76:	4621      	mov	r1, r4
 8002d78:	4628      	mov	r0, r5
 8002d7a:	f000 fba5 	bl	80034c8 <_sbrk_r>
 8002d7e:	1c43      	adds	r3, r0, #1
 8002d80:	d103      	bne.n	8002d8a <sbrk_aligned+0x26>
 8002d82:	f04f 34ff 	mov.w	r4, #4294967295
 8002d86:	4620      	mov	r0, r4
 8002d88:	bd70      	pop	{r4, r5, r6, pc}
 8002d8a:	1cc4      	adds	r4, r0, #3
 8002d8c:	f024 0403 	bic.w	r4, r4, #3
 8002d90:	42a0      	cmp	r0, r4
 8002d92:	d0f8      	beq.n	8002d86 <sbrk_aligned+0x22>
 8002d94:	1a21      	subs	r1, r4, r0
 8002d96:	4628      	mov	r0, r5
 8002d98:	f000 fb96 	bl	80034c8 <_sbrk_r>
 8002d9c:	3001      	adds	r0, #1
 8002d9e:	d1f2      	bne.n	8002d86 <sbrk_aligned+0x22>
 8002da0:	e7ef      	b.n	8002d82 <sbrk_aligned+0x1e>
 8002da2:	bf00      	nop
 8002da4:	200002c4 	.word	0x200002c4

08002da8 <_malloc_r>:
 8002da8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002dac:	1ccd      	adds	r5, r1, #3
 8002dae:	f025 0503 	bic.w	r5, r5, #3
 8002db2:	3508      	adds	r5, #8
 8002db4:	2d0c      	cmp	r5, #12
 8002db6:	bf38      	it	cc
 8002db8:	250c      	movcc	r5, #12
 8002dba:	2d00      	cmp	r5, #0
 8002dbc:	4606      	mov	r6, r0
 8002dbe:	db01      	blt.n	8002dc4 <_malloc_r+0x1c>
 8002dc0:	42a9      	cmp	r1, r5
 8002dc2:	d904      	bls.n	8002dce <_malloc_r+0x26>
 8002dc4:	230c      	movs	r3, #12
 8002dc6:	6033      	str	r3, [r6, #0]
 8002dc8:	2000      	movs	r0, #0
 8002dca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002dce:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8002ea4 <_malloc_r+0xfc>
 8002dd2:	f000 f869 	bl	8002ea8 <__malloc_lock>
 8002dd6:	f8d8 3000 	ldr.w	r3, [r8]
 8002dda:	461c      	mov	r4, r3
 8002ddc:	bb44      	cbnz	r4, 8002e30 <_malloc_r+0x88>
 8002dde:	4629      	mov	r1, r5
 8002de0:	4630      	mov	r0, r6
 8002de2:	f7ff ffbf 	bl	8002d64 <sbrk_aligned>
 8002de6:	1c43      	adds	r3, r0, #1
 8002de8:	4604      	mov	r4, r0
 8002dea:	d158      	bne.n	8002e9e <_malloc_r+0xf6>
 8002dec:	f8d8 4000 	ldr.w	r4, [r8]
 8002df0:	4627      	mov	r7, r4
 8002df2:	2f00      	cmp	r7, #0
 8002df4:	d143      	bne.n	8002e7e <_malloc_r+0xd6>
 8002df6:	2c00      	cmp	r4, #0
 8002df8:	d04b      	beq.n	8002e92 <_malloc_r+0xea>
 8002dfa:	6823      	ldr	r3, [r4, #0]
 8002dfc:	4639      	mov	r1, r7
 8002dfe:	4630      	mov	r0, r6
 8002e00:	eb04 0903 	add.w	r9, r4, r3
 8002e04:	f000 fb60 	bl	80034c8 <_sbrk_r>
 8002e08:	4581      	cmp	r9, r0
 8002e0a:	d142      	bne.n	8002e92 <_malloc_r+0xea>
 8002e0c:	6821      	ldr	r1, [r4, #0]
 8002e0e:	4630      	mov	r0, r6
 8002e10:	1a6d      	subs	r5, r5, r1
 8002e12:	4629      	mov	r1, r5
 8002e14:	f7ff ffa6 	bl	8002d64 <sbrk_aligned>
 8002e18:	3001      	adds	r0, #1
 8002e1a:	d03a      	beq.n	8002e92 <_malloc_r+0xea>
 8002e1c:	6823      	ldr	r3, [r4, #0]
 8002e1e:	442b      	add	r3, r5
 8002e20:	6023      	str	r3, [r4, #0]
 8002e22:	f8d8 3000 	ldr.w	r3, [r8]
 8002e26:	685a      	ldr	r2, [r3, #4]
 8002e28:	bb62      	cbnz	r2, 8002e84 <_malloc_r+0xdc>
 8002e2a:	f8c8 7000 	str.w	r7, [r8]
 8002e2e:	e00f      	b.n	8002e50 <_malloc_r+0xa8>
 8002e30:	6822      	ldr	r2, [r4, #0]
 8002e32:	1b52      	subs	r2, r2, r5
 8002e34:	d420      	bmi.n	8002e78 <_malloc_r+0xd0>
 8002e36:	2a0b      	cmp	r2, #11
 8002e38:	d917      	bls.n	8002e6a <_malloc_r+0xc2>
 8002e3a:	1961      	adds	r1, r4, r5
 8002e3c:	42a3      	cmp	r3, r4
 8002e3e:	6025      	str	r5, [r4, #0]
 8002e40:	bf18      	it	ne
 8002e42:	6059      	strne	r1, [r3, #4]
 8002e44:	6863      	ldr	r3, [r4, #4]
 8002e46:	bf08      	it	eq
 8002e48:	f8c8 1000 	streq.w	r1, [r8]
 8002e4c:	5162      	str	r2, [r4, r5]
 8002e4e:	604b      	str	r3, [r1, #4]
 8002e50:	4630      	mov	r0, r6
 8002e52:	f000 f82f 	bl	8002eb4 <__malloc_unlock>
 8002e56:	f104 000b 	add.w	r0, r4, #11
 8002e5a:	1d23      	adds	r3, r4, #4
 8002e5c:	f020 0007 	bic.w	r0, r0, #7
 8002e60:	1ac2      	subs	r2, r0, r3
 8002e62:	bf1c      	itt	ne
 8002e64:	1a1b      	subne	r3, r3, r0
 8002e66:	50a3      	strne	r3, [r4, r2]
 8002e68:	e7af      	b.n	8002dca <_malloc_r+0x22>
 8002e6a:	6862      	ldr	r2, [r4, #4]
 8002e6c:	42a3      	cmp	r3, r4
 8002e6e:	bf0c      	ite	eq
 8002e70:	f8c8 2000 	streq.w	r2, [r8]
 8002e74:	605a      	strne	r2, [r3, #4]
 8002e76:	e7eb      	b.n	8002e50 <_malloc_r+0xa8>
 8002e78:	4623      	mov	r3, r4
 8002e7a:	6864      	ldr	r4, [r4, #4]
 8002e7c:	e7ae      	b.n	8002ddc <_malloc_r+0x34>
 8002e7e:	463c      	mov	r4, r7
 8002e80:	687f      	ldr	r7, [r7, #4]
 8002e82:	e7b6      	b.n	8002df2 <_malloc_r+0x4a>
 8002e84:	461a      	mov	r2, r3
 8002e86:	685b      	ldr	r3, [r3, #4]
 8002e88:	42a3      	cmp	r3, r4
 8002e8a:	d1fb      	bne.n	8002e84 <_malloc_r+0xdc>
 8002e8c:	2300      	movs	r3, #0
 8002e8e:	6053      	str	r3, [r2, #4]
 8002e90:	e7de      	b.n	8002e50 <_malloc_r+0xa8>
 8002e92:	230c      	movs	r3, #12
 8002e94:	4630      	mov	r0, r6
 8002e96:	6033      	str	r3, [r6, #0]
 8002e98:	f000 f80c 	bl	8002eb4 <__malloc_unlock>
 8002e9c:	e794      	b.n	8002dc8 <_malloc_r+0x20>
 8002e9e:	6005      	str	r5, [r0, #0]
 8002ea0:	e7d6      	b.n	8002e50 <_malloc_r+0xa8>
 8002ea2:	bf00      	nop
 8002ea4:	200002c8 	.word	0x200002c8

08002ea8 <__malloc_lock>:
 8002ea8:	4801      	ldr	r0, [pc, #4]	@ (8002eb0 <__malloc_lock+0x8>)
 8002eaa:	f7ff bf11 	b.w	8002cd0 <__retarget_lock_acquire_recursive>
 8002eae:	bf00      	nop
 8002eb0:	200002c0 	.word	0x200002c0

08002eb4 <__malloc_unlock>:
 8002eb4:	4801      	ldr	r0, [pc, #4]	@ (8002ebc <__malloc_unlock+0x8>)
 8002eb6:	f7ff bf0c 	b.w	8002cd2 <__retarget_lock_release_recursive>
 8002eba:	bf00      	nop
 8002ebc:	200002c0 	.word	0x200002c0

08002ec0 <__ssputs_r>:
 8002ec0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002ec4:	461f      	mov	r7, r3
 8002ec6:	688e      	ldr	r6, [r1, #8]
 8002ec8:	4682      	mov	sl, r0
 8002eca:	42be      	cmp	r6, r7
 8002ecc:	460c      	mov	r4, r1
 8002ece:	4690      	mov	r8, r2
 8002ed0:	680b      	ldr	r3, [r1, #0]
 8002ed2:	d82d      	bhi.n	8002f30 <__ssputs_r+0x70>
 8002ed4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8002ed8:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8002edc:	d026      	beq.n	8002f2c <__ssputs_r+0x6c>
 8002ede:	6965      	ldr	r5, [r4, #20]
 8002ee0:	6909      	ldr	r1, [r1, #16]
 8002ee2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8002ee6:	eba3 0901 	sub.w	r9, r3, r1
 8002eea:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8002eee:	1c7b      	adds	r3, r7, #1
 8002ef0:	444b      	add	r3, r9
 8002ef2:	106d      	asrs	r5, r5, #1
 8002ef4:	429d      	cmp	r5, r3
 8002ef6:	bf38      	it	cc
 8002ef8:	461d      	movcc	r5, r3
 8002efa:	0553      	lsls	r3, r2, #21
 8002efc:	d527      	bpl.n	8002f4e <__ssputs_r+0x8e>
 8002efe:	4629      	mov	r1, r5
 8002f00:	f7ff ff52 	bl	8002da8 <_malloc_r>
 8002f04:	4606      	mov	r6, r0
 8002f06:	b360      	cbz	r0, 8002f62 <__ssputs_r+0xa2>
 8002f08:	464a      	mov	r2, r9
 8002f0a:	6921      	ldr	r1, [r4, #16]
 8002f0c:	f000 fafa 	bl	8003504 <memcpy>
 8002f10:	89a3      	ldrh	r3, [r4, #12]
 8002f12:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8002f16:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002f1a:	81a3      	strh	r3, [r4, #12]
 8002f1c:	6126      	str	r6, [r4, #16]
 8002f1e:	444e      	add	r6, r9
 8002f20:	6026      	str	r6, [r4, #0]
 8002f22:	463e      	mov	r6, r7
 8002f24:	6165      	str	r5, [r4, #20]
 8002f26:	eba5 0509 	sub.w	r5, r5, r9
 8002f2a:	60a5      	str	r5, [r4, #8]
 8002f2c:	42be      	cmp	r6, r7
 8002f2e:	d900      	bls.n	8002f32 <__ssputs_r+0x72>
 8002f30:	463e      	mov	r6, r7
 8002f32:	4632      	mov	r2, r6
 8002f34:	4641      	mov	r1, r8
 8002f36:	6820      	ldr	r0, [r4, #0]
 8002f38:	f000 faac 	bl	8003494 <memmove>
 8002f3c:	2000      	movs	r0, #0
 8002f3e:	68a3      	ldr	r3, [r4, #8]
 8002f40:	1b9b      	subs	r3, r3, r6
 8002f42:	60a3      	str	r3, [r4, #8]
 8002f44:	6823      	ldr	r3, [r4, #0]
 8002f46:	4433      	add	r3, r6
 8002f48:	6023      	str	r3, [r4, #0]
 8002f4a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002f4e:	462a      	mov	r2, r5
 8002f50:	f000 fae6 	bl	8003520 <_realloc_r>
 8002f54:	4606      	mov	r6, r0
 8002f56:	2800      	cmp	r0, #0
 8002f58:	d1e0      	bne.n	8002f1c <__ssputs_r+0x5c>
 8002f5a:	4650      	mov	r0, sl
 8002f5c:	6921      	ldr	r1, [r4, #16]
 8002f5e:	f7ff feb9 	bl	8002cd4 <_free_r>
 8002f62:	230c      	movs	r3, #12
 8002f64:	f8ca 3000 	str.w	r3, [sl]
 8002f68:	89a3      	ldrh	r3, [r4, #12]
 8002f6a:	f04f 30ff 	mov.w	r0, #4294967295
 8002f6e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002f72:	81a3      	strh	r3, [r4, #12]
 8002f74:	e7e9      	b.n	8002f4a <__ssputs_r+0x8a>
	...

08002f78 <_svfiprintf_r>:
 8002f78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002f7c:	4698      	mov	r8, r3
 8002f7e:	898b      	ldrh	r3, [r1, #12]
 8002f80:	4607      	mov	r7, r0
 8002f82:	061b      	lsls	r3, r3, #24
 8002f84:	460d      	mov	r5, r1
 8002f86:	4614      	mov	r4, r2
 8002f88:	b09d      	sub	sp, #116	@ 0x74
 8002f8a:	d510      	bpl.n	8002fae <_svfiprintf_r+0x36>
 8002f8c:	690b      	ldr	r3, [r1, #16]
 8002f8e:	b973      	cbnz	r3, 8002fae <_svfiprintf_r+0x36>
 8002f90:	2140      	movs	r1, #64	@ 0x40
 8002f92:	f7ff ff09 	bl	8002da8 <_malloc_r>
 8002f96:	6028      	str	r0, [r5, #0]
 8002f98:	6128      	str	r0, [r5, #16]
 8002f9a:	b930      	cbnz	r0, 8002faa <_svfiprintf_r+0x32>
 8002f9c:	230c      	movs	r3, #12
 8002f9e:	603b      	str	r3, [r7, #0]
 8002fa0:	f04f 30ff 	mov.w	r0, #4294967295
 8002fa4:	b01d      	add	sp, #116	@ 0x74
 8002fa6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002faa:	2340      	movs	r3, #64	@ 0x40
 8002fac:	616b      	str	r3, [r5, #20]
 8002fae:	2300      	movs	r3, #0
 8002fb0:	9309      	str	r3, [sp, #36]	@ 0x24
 8002fb2:	2320      	movs	r3, #32
 8002fb4:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8002fb8:	2330      	movs	r3, #48	@ 0x30
 8002fba:	f04f 0901 	mov.w	r9, #1
 8002fbe:	f8cd 800c 	str.w	r8, [sp, #12]
 8002fc2:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 800315c <_svfiprintf_r+0x1e4>
 8002fc6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8002fca:	4623      	mov	r3, r4
 8002fcc:	469a      	mov	sl, r3
 8002fce:	f813 2b01 	ldrb.w	r2, [r3], #1
 8002fd2:	b10a      	cbz	r2, 8002fd8 <_svfiprintf_r+0x60>
 8002fd4:	2a25      	cmp	r2, #37	@ 0x25
 8002fd6:	d1f9      	bne.n	8002fcc <_svfiprintf_r+0x54>
 8002fd8:	ebba 0b04 	subs.w	fp, sl, r4
 8002fdc:	d00b      	beq.n	8002ff6 <_svfiprintf_r+0x7e>
 8002fde:	465b      	mov	r3, fp
 8002fe0:	4622      	mov	r2, r4
 8002fe2:	4629      	mov	r1, r5
 8002fe4:	4638      	mov	r0, r7
 8002fe6:	f7ff ff6b 	bl	8002ec0 <__ssputs_r>
 8002fea:	3001      	adds	r0, #1
 8002fec:	f000 80a7 	beq.w	800313e <_svfiprintf_r+0x1c6>
 8002ff0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8002ff2:	445a      	add	r2, fp
 8002ff4:	9209      	str	r2, [sp, #36]	@ 0x24
 8002ff6:	f89a 3000 	ldrb.w	r3, [sl]
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	f000 809f 	beq.w	800313e <_svfiprintf_r+0x1c6>
 8003000:	2300      	movs	r3, #0
 8003002:	f04f 32ff 	mov.w	r2, #4294967295
 8003006:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800300a:	f10a 0a01 	add.w	sl, sl, #1
 800300e:	9304      	str	r3, [sp, #16]
 8003010:	9307      	str	r3, [sp, #28]
 8003012:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8003016:	931a      	str	r3, [sp, #104]	@ 0x68
 8003018:	4654      	mov	r4, sl
 800301a:	2205      	movs	r2, #5
 800301c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003020:	484e      	ldr	r0, [pc, #312]	@ (800315c <_svfiprintf_r+0x1e4>)
 8003022:	f000 fa61 	bl	80034e8 <memchr>
 8003026:	9a04      	ldr	r2, [sp, #16]
 8003028:	b9d8      	cbnz	r0, 8003062 <_svfiprintf_r+0xea>
 800302a:	06d0      	lsls	r0, r2, #27
 800302c:	bf44      	itt	mi
 800302e:	2320      	movmi	r3, #32
 8003030:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003034:	0711      	lsls	r1, r2, #28
 8003036:	bf44      	itt	mi
 8003038:	232b      	movmi	r3, #43	@ 0x2b
 800303a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800303e:	f89a 3000 	ldrb.w	r3, [sl]
 8003042:	2b2a      	cmp	r3, #42	@ 0x2a
 8003044:	d015      	beq.n	8003072 <_svfiprintf_r+0xfa>
 8003046:	4654      	mov	r4, sl
 8003048:	2000      	movs	r0, #0
 800304a:	f04f 0c0a 	mov.w	ip, #10
 800304e:	9a07      	ldr	r2, [sp, #28]
 8003050:	4621      	mov	r1, r4
 8003052:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003056:	3b30      	subs	r3, #48	@ 0x30
 8003058:	2b09      	cmp	r3, #9
 800305a:	d94b      	bls.n	80030f4 <_svfiprintf_r+0x17c>
 800305c:	b1b0      	cbz	r0, 800308c <_svfiprintf_r+0x114>
 800305e:	9207      	str	r2, [sp, #28]
 8003060:	e014      	b.n	800308c <_svfiprintf_r+0x114>
 8003062:	eba0 0308 	sub.w	r3, r0, r8
 8003066:	fa09 f303 	lsl.w	r3, r9, r3
 800306a:	4313      	orrs	r3, r2
 800306c:	46a2      	mov	sl, r4
 800306e:	9304      	str	r3, [sp, #16]
 8003070:	e7d2      	b.n	8003018 <_svfiprintf_r+0xa0>
 8003072:	9b03      	ldr	r3, [sp, #12]
 8003074:	1d19      	adds	r1, r3, #4
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	9103      	str	r1, [sp, #12]
 800307a:	2b00      	cmp	r3, #0
 800307c:	bfbb      	ittet	lt
 800307e:	425b      	neglt	r3, r3
 8003080:	f042 0202 	orrlt.w	r2, r2, #2
 8003084:	9307      	strge	r3, [sp, #28]
 8003086:	9307      	strlt	r3, [sp, #28]
 8003088:	bfb8      	it	lt
 800308a:	9204      	strlt	r2, [sp, #16]
 800308c:	7823      	ldrb	r3, [r4, #0]
 800308e:	2b2e      	cmp	r3, #46	@ 0x2e
 8003090:	d10a      	bne.n	80030a8 <_svfiprintf_r+0x130>
 8003092:	7863      	ldrb	r3, [r4, #1]
 8003094:	2b2a      	cmp	r3, #42	@ 0x2a
 8003096:	d132      	bne.n	80030fe <_svfiprintf_r+0x186>
 8003098:	9b03      	ldr	r3, [sp, #12]
 800309a:	3402      	adds	r4, #2
 800309c:	1d1a      	adds	r2, r3, #4
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	9203      	str	r2, [sp, #12]
 80030a2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80030a6:	9305      	str	r3, [sp, #20]
 80030a8:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8003160 <_svfiprintf_r+0x1e8>
 80030ac:	2203      	movs	r2, #3
 80030ae:	4650      	mov	r0, sl
 80030b0:	7821      	ldrb	r1, [r4, #0]
 80030b2:	f000 fa19 	bl	80034e8 <memchr>
 80030b6:	b138      	cbz	r0, 80030c8 <_svfiprintf_r+0x150>
 80030b8:	2240      	movs	r2, #64	@ 0x40
 80030ba:	9b04      	ldr	r3, [sp, #16]
 80030bc:	eba0 000a 	sub.w	r0, r0, sl
 80030c0:	4082      	lsls	r2, r0
 80030c2:	4313      	orrs	r3, r2
 80030c4:	3401      	adds	r4, #1
 80030c6:	9304      	str	r3, [sp, #16]
 80030c8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80030cc:	2206      	movs	r2, #6
 80030ce:	4825      	ldr	r0, [pc, #148]	@ (8003164 <_svfiprintf_r+0x1ec>)
 80030d0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80030d4:	f000 fa08 	bl	80034e8 <memchr>
 80030d8:	2800      	cmp	r0, #0
 80030da:	d036      	beq.n	800314a <_svfiprintf_r+0x1d2>
 80030dc:	4b22      	ldr	r3, [pc, #136]	@ (8003168 <_svfiprintf_r+0x1f0>)
 80030de:	bb1b      	cbnz	r3, 8003128 <_svfiprintf_r+0x1b0>
 80030e0:	9b03      	ldr	r3, [sp, #12]
 80030e2:	3307      	adds	r3, #7
 80030e4:	f023 0307 	bic.w	r3, r3, #7
 80030e8:	3308      	adds	r3, #8
 80030ea:	9303      	str	r3, [sp, #12]
 80030ec:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80030ee:	4433      	add	r3, r6
 80030f0:	9309      	str	r3, [sp, #36]	@ 0x24
 80030f2:	e76a      	b.n	8002fca <_svfiprintf_r+0x52>
 80030f4:	460c      	mov	r4, r1
 80030f6:	2001      	movs	r0, #1
 80030f8:	fb0c 3202 	mla	r2, ip, r2, r3
 80030fc:	e7a8      	b.n	8003050 <_svfiprintf_r+0xd8>
 80030fe:	2300      	movs	r3, #0
 8003100:	f04f 0c0a 	mov.w	ip, #10
 8003104:	4619      	mov	r1, r3
 8003106:	3401      	adds	r4, #1
 8003108:	9305      	str	r3, [sp, #20]
 800310a:	4620      	mov	r0, r4
 800310c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003110:	3a30      	subs	r2, #48	@ 0x30
 8003112:	2a09      	cmp	r2, #9
 8003114:	d903      	bls.n	800311e <_svfiprintf_r+0x1a6>
 8003116:	2b00      	cmp	r3, #0
 8003118:	d0c6      	beq.n	80030a8 <_svfiprintf_r+0x130>
 800311a:	9105      	str	r1, [sp, #20]
 800311c:	e7c4      	b.n	80030a8 <_svfiprintf_r+0x130>
 800311e:	4604      	mov	r4, r0
 8003120:	2301      	movs	r3, #1
 8003122:	fb0c 2101 	mla	r1, ip, r1, r2
 8003126:	e7f0      	b.n	800310a <_svfiprintf_r+0x192>
 8003128:	ab03      	add	r3, sp, #12
 800312a:	9300      	str	r3, [sp, #0]
 800312c:	462a      	mov	r2, r5
 800312e:	4638      	mov	r0, r7
 8003130:	4b0e      	ldr	r3, [pc, #56]	@ (800316c <_svfiprintf_r+0x1f4>)
 8003132:	a904      	add	r1, sp, #16
 8003134:	f3af 8000 	nop.w
 8003138:	1c42      	adds	r2, r0, #1
 800313a:	4606      	mov	r6, r0
 800313c:	d1d6      	bne.n	80030ec <_svfiprintf_r+0x174>
 800313e:	89ab      	ldrh	r3, [r5, #12]
 8003140:	065b      	lsls	r3, r3, #25
 8003142:	f53f af2d 	bmi.w	8002fa0 <_svfiprintf_r+0x28>
 8003146:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8003148:	e72c      	b.n	8002fa4 <_svfiprintf_r+0x2c>
 800314a:	ab03      	add	r3, sp, #12
 800314c:	9300      	str	r3, [sp, #0]
 800314e:	462a      	mov	r2, r5
 8003150:	4638      	mov	r0, r7
 8003152:	4b06      	ldr	r3, [pc, #24]	@ (800316c <_svfiprintf_r+0x1f4>)
 8003154:	a904      	add	r1, sp, #16
 8003156:	f000 f87d 	bl	8003254 <_printf_i>
 800315a:	e7ed      	b.n	8003138 <_svfiprintf_r+0x1c0>
 800315c:	0800369e 	.word	0x0800369e
 8003160:	080036a4 	.word	0x080036a4
 8003164:	080036a8 	.word	0x080036a8
 8003168:	00000000 	.word	0x00000000
 800316c:	08002ec1 	.word	0x08002ec1

08003170 <_printf_common>:
 8003170:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003174:	4616      	mov	r6, r2
 8003176:	4698      	mov	r8, r3
 8003178:	688a      	ldr	r2, [r1, #8]
 800317a:	690b      	ldr	r3, [r1, #16]
 800317c:	4607      	mov	r7, r0
 800317e:	4293      	cmp	r3, r2
 8003180:	bfb8      	it	lt
 8003182:	4613      	movlt	r3, r2
 8003184:	6033      	str	r3, [r6, #0]
 8003186:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800318a:	460c      	mov	r4, r1
 800318c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8003190:	b10a      	cbz	r2, 8003196 <_printf_common+0x26>
 8003192:	3301      	adds	r3, #1
 8003194:	6033      	str	r3, [r6, #0]
 8003196:	6823      	ldr	r3, [r4, #0]
 8003198:	0699      	lsls	r1, r3, #26
 800319a:	bf42      	ittt	mi
 800319c:	6833      	ldrmi	r3, [r6, #0]
 800319e:	3302      	addmi	r3, #2
 80031a0:	6033      	strmi	r3, [r6, #0]
 80031a2:	6825      	ldr	r5, [r4, #0]
 80031a4:	f015 0506 	ands.w	r5, r5, #6
 80031a8:	d106      	bne.n	80031b8 <_printf_common+0x48>
 80031aa:	f104 0a19 	add.w	sl, r4, #25
 80031ae:	68e3      	ldr	r3, [r4, #12]
 80031b0:	6832      	ldr	r2, [r6, #0]
 80031b2:	1a9b      	subs	r3, r3, r2
 80031b4:	42ab      	cmp	r3, r5
 80031b6:	dc2b      	bgt.n	8003210 <_printf_common+0xa0>
 80031b8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80031bc:	6822      	ldr	r2, [r4, #0]
 80031be:	3b00      	subs	r3, #0
 80031c0:	bf18      	it	ne
 80031c2:	2301      	movne	r3, #1
 80031c4:	0692      	lsls	r2, r2, #26
 80031c6:	d430      	bmi.n	800322a <_printf_common+0xba>
 80031c8:	4641      	mov	r1, r8
 80031ca:	4638      	mov	r0, r7
 80031cc:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80031d0:	47c8      	blx	r9
 80031d2:	3001      	adds	r0, #1
 80031d4:	d023      	beq.n	800321e <_printf_common+0xae>
 80031d6:	6823      	ldr	r3, [r4, #0]
 80031d8:	6922      	ldr	r2, [r4, #16]
 80031da:	f003 0306 	and.w	r3, r3, #6
 80031de:	2b04      	cmp	r3, #4
 80031e0:	bf14      	ite	ne
 80031e2:	2500      	movne	r5, #0
 80031e4:	6833      	ldreq	r3, [r6, #0]
 80031e6:	f04f 0600 	mov.w	r6, #0
 80031ea:	bf08      	it	eq
 80031ec:	68e5      	ldreq	r5, [r4, #12]
 80031ee:	f104 041a 	add.w	r4, r4, #26
 80031f2:	bf08      	it	eq
 80031f4:	1aed      	subeq	r5, r5, r3
 80031f6:	f854 3c12 	ldr.w	r3, [r4, #-18]
 80031fa:	bf08      	it	eq
 80031fc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003200:	4293      	cmp	r3, r2
 8003202:	bfc4      	itt	gt
 8003204:	1a9b      	subgt	r3, r3, r2
 8003206:	18ed      	addgt	r5, r5, r3
 8003208:	42b5      	cmp	r5, r6
 800320a:	d11a      	bne.n	8003242 <_printf_common+0xd2>
 800320c:	2000      	movs	r0, #0
 800320e:	e008      	b.n	8003222 <_printf_common+0xb2>
 8003210:	2301      	movs	r3, #1
 8003212:	4652      	mov	r2, sl
 8003214:	4641      	mov	r1, r8
 8003216:	4638      	mov	r0, r7
 8003218:	47c8      	blx	r9
 800321a:	3001      	adds	r0, #1
 800321c:	d103      	bne.n	8003226 <_printf_common+0xb6>
 800321e:	f04f 30ff 	mov.w	r0, #4294967295
 8003222:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003226:	3501      	adds	r5, #1
 8003228:	e7c1      	b.n	80031ae <_printf_common+0x3e>
 800322a:	2030      	movs	r0, #48	@ 0x30
 800322c:	18e1      	adds	r1, r4, r3
 800322e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8003232:	1c5a      	adds	r2, r3, #1
 8003234:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8003238:	4422      	add	r2, r4
 800323a:	3302      	adds	r3, #2
 800323c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8003240:	e7c2      	b.n	80031c8 <_printf_common+0x58>
 8003242:	2301      	movs	r3, #1
 8003244:	4622      	mov	r2, r4
 8003246:	4641      	mov	r1, r8
 8003248:	4638      	mov	r0, r7
 800324a:	47c8      	blx	r9
 800324c:	3001      	adds	r0, #1
 800324e:	d0e6      	beq.n	800321e <_printf_common+0xae>
 8003250:	3601      	adds	r6, #1
 8003252:	e7d9      	b.n	8003208 <_printf_common+0x98>

08003254 <_printf_i>:
 8003254:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003258:	7e0f      	ldrb	r7, [r1, #24]
 800325a:	4691      	mov	r9, r2
 800325c:	2f78      	cmp	r7, #120	@ 0x78
 800325e:	4680      	mov	r8, r0
 8003260:	460c      	mov	r4, r1
 8003262:	469a      	mov	sl, r3
 8003264:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8003266:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800326a:	d807      	bhi.n	800327c <_printf_i+0x28>
 800326c:	2f62      	cmp	r7, #98	@ 0x62
 800326e:	d80a      	bhi.n	8003286 <_printf_i+0x32>
 8003270:	2f00      	cmp	r7, #0
 8003272:	f000 80d3 	beq.w	800341c <_printf_i+0x1c8>
 8003276:	2f58      	cmp	r7, #88	@ 0x58
 8003278:	f000 80ba 	beq.w	80033f0 <_printf_i+0x19c>
 800327c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003280:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8003284:	e03a      	b.n	80032fc <_printf_i+0xa8>
 8003286:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800328a:	2b15      	cmp	r3, #21
 800328c:	d8f6      	bhi.n	800327c <_printf_i+0x28>
 800328e:	a101      	add	r1, pc, #4	@ (adr r1, 8003294 <_printf_i+0x40>)
 8003290:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003294:	080032ed 	.word	0x080032ed
 8003298:	08003301 	.word	0x08003301
 800329c:	0800327d 	.word	0x0800327d
 80032a0:	0800327d 	.word	0x0800327d
 80032a4:	0800327d 	.word	0x0800327d
 80032a8:	0800327d 	.word	0x0800327d
 80032ac:	08003301 	.word	0x08003301
 80032b0:	0800327d 	.word	0x0800327d
 80032b4:	0800327d 	.word	0x0800327d
 80032b8:	0800327d 	.word	0x0800327d
 80032bc:	0800327d 	.word	0x0800327d
 80032c0:	08003403 	.word	0x08003403
 80032c4:	0800332b 	.word	0x0800332b
 80032c8:	080033bd 	.word	0x080033bd
 80032cc:	0800327d 	.word	0x0800327d
 80032d0:	0800327d 	.word	0x0800327d
 80032d4:	08003425 	.word	0x08003425
 80032d8:	0800327d 	.word	0x0800327d
 80032dc:	0800332b 	.word	0x0800332b
 80032e0:	0800327d 	.word	0x0800327d
 80032e4:	0800327d 	.word	0x0800327d
 80032e8:	080033c5 	.word	0x080033c5
 80032ec:	6833      	ldr	r3, [r6, #0]
 80032ee:	1d1a      	adds	r2, r3, #4
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	6032      	str	r2, [r6, #0]
 80032f4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80032f8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80032fc:	2301      	movs	r3, #1
 80032fe:	e09e      	b.n	800343e <_printf_i+0x1ea>
 8003300:	6833      	ldr	r3, [r6, #0]
 8003302:	6820      	ldr	r0, [r4, #0]
 8003304:	1d19      	adds	r1, r3, #4
 8003306:	6031      	str	r1, [r6, #0]
 8003308:	0606      	lsls	r6, r0, #24
 800330a:	d501      	bpl.n	8003310 <_printf_i+0xbc>
 800330c:	681d      	ldr	r5, [r3, #0]
 800330e:	e003      	b.n	8003318 <_printf_i+0xc4>
 8003310:	0645      	lsls	r5, r0, #25
 8003312:	d5fb      	bpl.n	800330c <_printf_i+0xb8>
 8003314:	f9b3 5000 	ldrsh.w	r5, [r3]
 8003318:	2d00      	cmp	r5, #0
 800331a:	da03      	bge.n	8003324 <_printf_i+0xd0>
 800331c:	232d      	movs	r3, #45	@ 0x2d
 800331e:	426d      	negs	r5, r5
 8003320:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003324:	230a      	movs	r3, #10
 8003326:	4859      	ldr	r0, [pc, #356]	@ (800348c <_printf_i+0x238>)
 8003328:	e011      	b.n	800334e <_printf_i+0xfa>
 800332a:	6821      	ldr	r1, [r4, #0]
 800332c:	6833      	ldr	r3, [r6, #0]
 800332e:	0608      	lsls	r0, r1, #24
 8003330:	f853 5b04 	ldr.w	r5, [r3], #4
 8003334:	d402      	bmi.n	800333c <_printf_i+0xe8>
 8003336:	0649      	lsls	r1, r1, #25
 8003338:	bf48      	it	mi
 800333a:	b2ad      	uxthmi	r5, r5
 800333c:	2f6f      	cmp	r7, #111	@ 0x6f
 800333e:	6033      	str	r3, [r6, #0]
 8003340:	bf14      	ite	ne
 8003342:	230a      	movne	r3, #10
 8003344:	2308      	moveq	r3, #8
 8003346:	4851      	ldr	r0, [pc, #324]	@ (800348c <_printf_i+0x238>)
 8003348:	2100      	movs	r1, #0
 800334a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800334e:	6866      	ldr	r6, [r4, #4]
 8003350:	2e00      	cmp	r6, #0
 8003352:	bfa8      	it	ge
 8003354:	6821      	ldrge	r1, [r4, #0]
 8003356:	60a6      	str	r6, [r4, #8]
 8003358:	bfa4      	itt	ge
 800335a:	f021 0104 	bicge.w	r1, r1, #4
 800335e:	6021      	strge	r1, [r4, #0]
 8003360:	b90d      	cbnz	r5, 8003366 <_printf_i+0x112>
 8003362:	2e00      	cmp	r6, #0
 8003364:	d04b      	beq.n	80033fe <_printf_i+0x1aa>
 8003366:	4616      	mov	r6, r2
 8003368:	fbb5 f1f3 	udiv	r1, r5, r3
 800336c:	fb03 5711 	mls	r7, r3, r1, r5
 8003370:	5dc7      	ldrb	r7, [r0, r7]
 8003372:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003376:	462f      	mov	r7, r5
 8003378:	42bb      	cmp	r3, r7
 800337a:	460d      	mov	r5, r1
 800337c:	d9f4      	bls.n	8003368 <_printf_i+0x114>
 800337e:	2b08      	cmp	r3, #8
 8003380:	d10b      	bne.n	800339a <_printf_i+0x146>
 8003382:	6823      	ldr	r3, [r4, #0]
 8003384:	07df      	lsls	r7, r3, #31
 8003386:	d508      	bpl.n	800339a <_printf_i+0x146>
 8003388:	6923      	ldr	r3, [r4, #16]
 800338a:	6861      	ldr	r1, [r4, #4]
 800338c:	4299      	cmp	r1, r3
 800338e:	bfde      	ittt	le
 8003390:	2330      	movle	r3, #48	@ 0x30
 8003392:	f806 3c01 	strble.w	r3, [r6, #-1]
 8003396:	f106 36ff 	addle.w	r6, r6, #4294967295
 800339a:	1b92      	subs	r2, r2, r6
 800339c:	6122      	str	r2, [r4, #16]
 800339e:	464b      	mov	r3, r9
 80033a0:	4621      	mov	r1, r4
 80033a2:	4640      	mov	r0, r8
 80033a4:	f8cd a000 	str.w	sl, [sp]
 80033a8:	aa03      	add	r2, sp, #12
 80033aa:	f7ff fee1 	bl	8003170 <_printf_common>
 80033ae:	3001      	adds	r0, #1
 80033b0:	d14a      	bne.n	8003448 <_printf_i+0x1f4>
 80033b2:	f04f 30ff 	mov.w	r0, #4294967295
 80033b6:	b004      	add	sp, #16
 80033b8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80033bc:	6823      	ldr	r3, [r4, #0]
 80033be:	f043 0320 	orr.w	r3, r3, #32
 80033c2:	6023      	str	r3, [r4, #0]
 80033c4:	2778      	movs	r7, #120	@ 0x78
 80033c6:	4832      	ldr	r0, [pc, #200]	@ (8003490 <_printf_i+0x23c>)
 80033c8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80033cc:	6823      	ldr	r3, [r4, #0]
 80033ce:	6831      	ldr	r1, [r6, #0]
 80033d0:	061f      	lsls	r7, r3, #24
 80033d2:	f851 5b04 	ldr.w	r5, [r1], #4
 80033d6:	d402      	bmi.n	80033de <_printf_i+0x18a>
 80033d8:	065f      	lsls	r7, r3, #25
 80033da:	bf48      	it	mi
 80033dc:	b2ad      	uxthmi	r5, r5
 80033de:	6031      	str	r1, [r6, #0]
 80033e0:	07d9      	lsls	r1, r3, #31
 80033e2:	bf44      	itt	mi
 80033e4:	f043 0320 	orrmi.w	r3, r3, #32
 80033e8:	6023      	strmi	r3, [r4, #0]
 80033ea:	b11d      	cbz	r5, 80033f4 <_printf_i+0x1a0>
 80033ec:	2310      	movs	r3, #16
 80033ee:	e7ab      	b.n	8003348 <_printf_i+0xf4>
 80033f0:	4826      	ldr	r0, [pc, #152]	@ (800348c <_printf_i+0x238>)
 80033f2:	e7e9      	b.n	80033c8 <_printf_i+0x174>
 80033f4:	6823      	ldr	r3, [r4, #0]
 80033f6:	f023 0320 	bic.w	r3, r3, #32
 80033fa:	6023      	str	r3, [r4, #0]
 80033fc:	e7f6      	b.n	80033ec <_printf_i+0x198>
 80033fe:	4616      	mov	r6, r2
 8003400:	e7bd      	b.n	800337e <_printf_i+0x12a>
 8003402:	6833      	ldr	r3, [r6, #0]
 8003404:	6825      	ldr	r5, [r4, #0]
 8003406:	1d18      	adds	r0, r3, #4
 8003408:	6961      	ldr	r1, [r4, #20]
 800340a:	6030      	str	r0, [r6, #0]
 800340c:	062e      	lsls	r6, r5, #24
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	d501      	bpl.n	8003416 <_printf_i+0x1c2>
 8003412:	6019      	str	r1, [r3, #0]
 8003414:	e002      	b.n	800341c <_printf_i+0x1c8>
 8003416:	0668      	lsls	r0, r5, #25
 8003418:	d5fb      	bpl.n	8003412 <_printf_i+0x1be>
 800341a:	8019      	strh	r1, [r3, #0]
 800341c:	2300      	movs	r3, #0
 800341e:	4616      	mov	r6, r2
 8003420:	6123      	str	r3, [r4, #16]
 8003422:	e7bc      	b.n	800339e <_printf_i+0x14a>
 8003424:	6833      	ldr	r3, [r6, #0]
 8003426:	2100      	movs	r1, #0
 8003428:	1d1a      	adds	r2, r3, #4
 800342a:	6032      	str	r2, [r6, #0]
 800342c:	681e      	ldr	r6, [r3, #0]
 800342e:	6862      	ldr	r2, [r4, #4]
 8003430:	4630      	mov	r0, r6
 8003432:	f000 f859 	bl	80034e8 <memchr>
 8003436:	b108      	cbz	r0, 800343c <_printf_i+0x1e8>
 8003438:	1b80      	subs	r0, r0, r6
 800343a:	6060      	str	r0, [r4, #4]
 800343c:	6863      	ldr	r3, [r4, #4]
 800343e:	6123      	str	r3, [r4, #16]
 8003440:	2300      	movs	r3, #0
 8003442:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003446:	e7aa      	b.n	800339e <_printf_i+0x14a>
 8003448:	4632      	mov	r2, r6
 800344a:	4649      	mov	r1, r9
 800344c:	4640      	mov	r0, r8
 800344e:	6923      	ldr	r3, [r4, #16]
 8003450:	47d0      	blx	sl
 8003452:	3001      	adds	r0, #1
 8003454:	d0ad      	beq.n	80033b2 <_printf_i+0x15e>
 8003456:	6823      	ldr	r3, [r4, #0]
 8003458:	079b      	lsls	r3, r3, #30
 800345a:	d413      	bmi.n	8003484 <_printf_i+0x230>
 800345c:	68e0      	ldr	r0, [r4, #12]
 800345e:	9b03      	ldr	r3, [sp, #12]
 8003460:	4298      	cmp	r0, r3
 8003462:	bfb8      	it	lt
 8003464:	4618      	movlt	r0, r3
 8003466:	e7a6      	b.n	80033b6 <_printf_i+0x162>
 8003468:	2301      	movs	r3, #1
 800346a:	4632      	mov	r2, r6
 800346c:	4649      	mov	r1, r9
 800346e:	4640      	mov	r0, r8
 8003470:	47d0      	blx	sl
 8003472:	3001      	adds	r0, #1
 8003474:	d09d      	beq.n	80033b2 <_printf_i+0x15e>
 8003476:	3501      	adds	r5, #1
 8003478:	68e3      	ldr	r3, [r4, #12]
 800347a:	9903      	ldr	r1, [sp, #12]
 800347c:	1a5b      	subs	r3, r3, r1
 800347e:	42ab      	cmp	r3, r5
 8003480:	dcf2      	bgt.n	8003468 <_printf_i+0x214>
 8003482:	e7eb      	b.n	800345c <_printf_i+0x208>
 8003484:	2500      	movs	r5, #0
 8003486:	f104 0619 	add.w	r6, r4, #25
 800348a:	e7f5      	b.n	8003478 <_printf_i+0x224>
 800348c:	080036af 	.word	0x080036af
 8003490:	080036c0 	.word	0x080036c0

08003494 <memmove>:
 8003494:	4288      	cmp	r0, r1
 8003496:	b510      	push	{r4, lr}
 8003498:	eb01 0402 	add.w	r4, r1, r2
 800349c:	d902      	bls.n	80034a4 <memmove+0x10>
 800349e:	4284      	cmp	r4, r0
 80034a0:	4623      	mov	r3, r4
 80034a2:	d807      	bhi.n	80034b4 <memmove+0x20>
 80034a4:	1e43      	subs	r3, r0, #1
 80034a6:	42a1      	cmp	r1, r4
 80034a8:	d008      	beq.n	80034bc <memmove+0x28>
 80034aa:	f811 2b01 	ldrb.w	r2, [r1], #1
 80034ae:	f803 2f01 	strb.w	r2, [r3, #1]!
 80034b2:	e7f8      	b.n	80034a6 <memmove+0x12>
 80034b4:	4601      	mov	r1, r0
 80034b6:	4402      	add	r2, r0
 80034b8:	428a      	cmp	r2, r1
 80034ba:	d100      	bne.n	80034be <memmove+0x2a>
 80034bc:	bd10      	pop	{r4, pc}
 80034be:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80034c2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80034c6:	e7f7      	b.n	80034b8 <memmove+0x24>

080034c8 <_sbrk_r>:
 80034c8:	b538      	push	{r3, r4, r5, lr}
 80034ca:	2300      	movs	r3, #0
 80034cc:	4d05      	ldr	r5, [pc, #20]	@ (80034e4 <_sbrk_r+0x1c>)
 80034ce:	4604      	mov	r4, r0
 80034d0:	4608      	mov	r0, r1
 80034d2:	602b      	str	r3, [r5, #0]
 80034d4:	f7fd fbf4 	bl	8000cc0 <_sbrk>
 80034d8:	1c43      	adds	r3, r0, #1
 80034da:	d102      	bne.n	80034e2 <_sbrk_r+0x1a>
 80034dc:	682b      	ldr	r3, [r5, #0]
 80034de:	b103      	cbz	r3, 80034e2 <_sbrk_r+0x1a>
 80034e0:	6023      	str	r3, [r4, #0]
 80034e2:	bd38      	pop	{r3, r4, r5, pc}
 80034e4:	200002bc 	.word	0x200002bc

080034e8 <memchr>:
 80034e8:	4603      	mov	r3, r0
 80034ea:	b510      	push	{r4, lr}
 80034ec:	b2c9      	uxtb	r1, r1
 80034ee:	4402      	add	r2, r0
 80034f0:	4293      	cmp	r3, r2
 80034f2:	4618      	mov	r0, r3
 80034f4:	d101      	bne.n	80034fa <memchr+0x12>
 80034f6:	2000      	movs	r0, #0
 80034f8:	e003      	b.n	8003502 <memchr+0x1a>
 80034fa:	7804      	ldrb	r4, [r0, #0]
 80034fc:	3301      	adds	r3, #1
 80034fe:	428c      	cmp	r4, r1
 8003500:	d1f6      	bne.n	80034f0 <memchr+0x8>
 8003502:	bd10      	pop	{r4, pc}

08003504 <memcpy>:
 8003504:	440a      	add	r2, r1
 8003506:	4291      	cmp	r1, r2
 8003508:	f100 33ff 	add.w	r3, r0, #4294967295
 800350c:	d100      	bne.n	8003510 <memcpy+0xc>
 800350e:	4770      	bx	lr
 8003510:	b510      	push	{r4, lr}
 8003512:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003516:	4291      	cmp	r1, r2
 8003518:	f803 4f01 	strb.w	r4, [r3, #1]!
 800351c:	d1f9      	bne.n	8003512 <memcpy+0xe>
 800351e:	bd10      	pop	{r4, pc}

08003520 <_realloc_r>:
 8003520:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003524:	4680      	mov	r8, r0
 8003526:	4615      	mov	r5, r2
 8003528:	460c      	mov	r4, r1
 800352a:	b921      	cbnz	r1, 8003536 <_realloc_r+0x16>
 800352c:	4611      	mov	r1, r2
 800352e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003532:	f7ff bc39 	b.w	8002da8 <_malloc_r>
 8003536:	b92a      	cbnz	r2, 8003544 <_realloc_r+0x24>
 8003538:	f7ff fbcc 	bl	8002cd4 <_free_r>
 800353c:	2400      	movs	r4, #0
 800353e:	4620      	mov	r0, r4
 8003540:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003544:	f000 f81a 	bl	800357c <_malloc_usable_size_r>
 8003548:	4285      	cmp	r5, r0
 800354a:	4606      	mov	r6, r0
 800354c:	d802      	bhi.n	8003554 <_realloc_r+0x34>
 800354e:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8003552:	d8f4      	bhi.n	800353e <_realloc_r+0x1e>
 8003554:	4629      	mov	r1, r5
 8003556:	4640      	mov	r0, r8
 8003558:	f7ff fc26 	bl	8002da8 <_malloc_r>
 800355c:	4607      	mov	r7, r0
 800355e:	2800      	cmp	r0, #0
 8003560:	d0ec      	beq.n	800353c <_realloc_r+0x1c>
 8003562:	42b5      	cmp	r5, r6
 8003564:	462a      	mov	r2, r5
 8003566:	4621      	mov	r1, r4
 8003568:	bf28      	it	cs
 800356a:	4632      	movcs	r2, r6
 800356c:	f7ff ffca 	bl	8003504 <memcpy>
 8003570:	4621      	mov	r1, r4
 8003572:	4640      	mov	r0, r8
 8003574:	f7ff fbae 	bl	8002cd4 <_free_r>
 8003578:	463c      	mov	r4, r7
 800357a:	e7e0      	b.n	800353e <_realloc_r+0x1e>

0800357c <_malloc_usable_size_r>:
 800357c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003580:	1f18      	subs	r0, r3, #4
 8003582:	2b00      	cmp	r3, #0
 8003584:	bfbc      	itt	lt
 8003586:	580b      	ldrlt	r3, [r1, r0]
 8003588:	18c0      	addlt	r0, r0, r3
 800358a:	4770      	bx	lr

0800358c <_init>:
 800358c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800358e:	bf00      	nop
 8003590:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003592:	bc08      	pop	{r3}
 8003594:	469e      	mov	lr, r3
 8003596:	4770      	bx	lr

08003598 <_fini>:
 8003598:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800359a:	bf00      	nop
 800359c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800359e:	bc08      	pop	{r3}
 80035a0:	469e      	mov	lr, r3
 80035a2:	4770      	bx	lr
