Classic Timing Analyzer report for con_signal
Fri Dec 01 13:42:45 2023
Quartus II Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Parallel Compilation
  5. tpd
  6. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                      ;
+------------------------------+-------+---------------+-------------+------+-----------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From ; To        ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+------+-----------+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 17.984 ns   ; mova ; reg_sr[1] ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;      ;           ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+------+-----------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C5T144C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 16     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------+
; tpd                                                             ;
+-------+-------------------+-----------------+-------+-----------+
; Slack ; Required P2P Time ; Actual P2P Time ; From  ; To        ;
+-------+-------------------+-----------------+-------+-----------+
; N/A   ; None              ; 17.984 ns       ; mova  ; reg_sr[1] ;
; N/A   ; None              ; 17.861 ns       ; add   ; reg_sr[1] ;
; N/A   ; None              ; 17.707 ns       ; sub   ; reg_sr[1] ;
; N/A   ; None              ; 17.625 ns       ; out1  ; reg_sr[1] ;
; N/A   ; None              ; 17.466 ns       ; movb  ; reg_sr[1] ;
; N/A   ; None              ; 16.459 ns       ; mova  ; reg_dr[0] ;
; N/A   ; None              ; 16.336 ns       ; add   ; reg_dr[0] ;
; N/A   ; None              ; 16.306 ns       ; mova  ; reg_dr[1] ;
; N/A   ; None              ; 16.183 ns       ; add   ; reg_dr[1] ;
; N/A   ; None              ; 16.182 ns       ; sub   ; reg_dr[0] ;
; N/A   ; None              ; 16.029 ns       ; sub   ; reg_dr[1] ;
; N/A   ; None              ; 15.775 ns       ; in1   ; reg_dr[0] ;
; N/A   ; None              ; 15.638 ns       ; mova  ; reg_sr[0] ;
; N/A   ; None              ; 15.622 ns       ; in1   ; reg_dr[1] ;
; N/A   ; None              ; 15.515 ns       ; add   ; reg_sr[0] ;
; N/A   ; None              ; 15.391 ns       ; movc  ; reg_dr[0] ;
; N/A   ; None              ; 15.361 ns       ; sub   ; reg_sr[0] ;
; N/A   ; None              ; 15.279 ns       ; out1  ; reg_sr[0] ;
; N/A   ; None              ; 15.238 ns       ; movc  ; reg_dr[1] ;
; N/A   ; None              ; 15.120 ns       ; movb  ; reg_sr[0] ;
; N/A   ; None              ; 14.782 ns       ; ir[1] ; reg_sr[1] ;
; N/A   ; None              ; 14.677 ns       ; movb  ; reg_dr[1] ;
; N/A   ; None              ; 14.605 ns       ; jmp   ; reg_sr[1] ;
; N/A   ; None              ; 14.137 ns       ; jg    ; reg_sr[1] ;
; N/A   ; None              ; 14.044 ns       ; movi  ; reg_dr[1] ;
; N/A   ; None              ; 13.958 ns       ; g     ; reg_sr[1] ;
; N/A   ; None              ; 13.542 ns       ; movb  ; reg_dr[0] ;
; N/A   ; None              ; 13.462 ns       ; movc  ; reg_sr[1] ;
; N/A   ; None              ; 13.381 ns       ; ir[3] ; reg_dr[1] ;
; N/A   ; None              ; 12.921 ns       ; ir[2] ; reg_dr[0] ;
; N/A   ; None              ; 12.921 ns       ; in1   ; reg_we    ;
; N/A   ; None              ; 12.909 ns       ; movi  ; reg_dr[0] ;
; N/A   ; None              ; 12.737 ns       ; mova  ; mux_s     ;
; N/A   ; None              ; 12.628 ns       ; mova  ; reg_we    ;
; N/A   ; None              ; 12.614 ns       ; add   ; mux_s     ;
; N/A   ; None              ; 12.536 ns       ; movi  ; mux_s     ;
; N/A   ; None              ; 12.530 ns       ; movd  ; reg_dr[0] ;
; N/A   ; None              ; 12.523 ns       ; movi  ; reg_we    ;
; N/A   ; None              ; 12.512 ns       ; jmp   ; reg_sr[0] ;
; N/A   ; None              ; 12.505 ns       ; add   ; reg_we    ;
; N/A   ; None              ; 12.483 ns       ; ir[0] ; reg_sr[0] ;
; N/A   ; None              ; 12.466 ns       ; in1   ; mux_s     ;
; N/A   ; None              ; 12.460 ns       ; sub   ; mux_s     ;
; N/A   ; None              ; 12.428 ns       ; mova  ; au_en     ;
; N/A   ; None              ; 12.390 ns       ; movd  ; reg_we    ;
; N/A   ; None              ; 12.351 ns       ; sub   ; reg_we    ;
; N/A   ; None              ; 12.332 ns       ; movb  ; s[0]      ;
; N/A   ; None              ; 12.305 ns       ; add   ; au_en     ;
; N/A   ; None              ; 12.242 ns       ; jmp   ; pc_ld     ;
; N/A   ; None              ; 12.151 ns       ; sub   ; au_en     ;
; N/A   ; None              ; 12.113 ns       ; movd  ; reg_dr[1] ;
; N/A   ; None              ; 12.069 ns       ; out1  ; au_en     ;
; N/A   ; None              ; 12.051 ns       ; movc  ; mux_s     ;
; N/A   ; None              ; 12.044 ns       ; jg    ; reg_sr[0] ;
; N/A   ; None              ; 12.040 ns       ; movi  ; ram_re    ;
; N/A   ; None              ; 12.000 ns       ; movi  ; pc_in     ;
; N/A   ; None              ; 11.910 ns       ; movb  ; au_en     ;
; N/A   ; None              ; 11.872 ns       ; movc  ; ram_re    ;
; N/A   ; None              ; 11.870 ns       ; sm    ; ram_re    ;
; N/A   ; None              ; 11.865 ns       ; g     ; reg_sr[0] ;
; N/A   ; None              ; 11.830 ns       ; movc  ; s[0]      ;
; N/A   ; None              ; 11.779 ns       ; sm    ; pc_in     ;
; N/A   ; None              ; 11.774 ns       ; jg    ; pc_ld     ;
; N/A   ; None              ; 11.668 ns       ; movc  ; reg_we    ;
; N/A   ; None              ; 11.595 ns       ; g     ; pc_ld     ;
; N/A   ; None              ; 11.371 ns       ; movc  ; reg_sr[0] ;
; N/A   ; None              ; 10.553 ns       ; in1   ; in_en     ;
; N/A   ; None              ; 10.522 ns       ; ir[4] ; au_ac[0]  ;
; N/A   ; None              ; 10.497 ns       ; ir[7] ; au_ac[3]  ;
; N/A   ; None              ; 10.490 ns       ; out1  ; out_en    ;
; N/A   ; None              ; 10.473 ns       ; ir[5] ; au_ac[1]  ;
; N/A   ; None              ; 10.440 ns       ; ir[6] ; au_ac[2]  ;
; N/A   ; None              ; 10.412 ns       ; halt  ; sm_en     ;
; N/A   ; None              ; 10.210 ns       ; movb  ; s[1]      ;
; N/A   ; None              ; 10.210 ns       ; movb  ; ram_wr    ;
; N/A   ; None              ; 10.209 ns       ; sm    ; ir_ld     ;
; N/A   ; None              ; 9.255 ns        ; sub   ; gf_en     ;
+-------+-------------------+-----------------+-------+-----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition
    Info: Processing started: Fri Dec 01 13:42:45 2023
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off con_signal -c con_signal --timing_analysis_only
Warning: Found combinational loop of 2 nodes
    Warning: Node "reg_dr[1]$latch~0"
    Warning: Node "reg_dr[1]$latch"
Warning: Found combinational loop of 2 nodes
    Warning: Node "reg_dr[0]$latch~0"
    Warning: Node "reg_dr[0]$latch"
Warning: Found combinational loop of 2 nodes
    Warning: Node "reg_sr[1]$latch~0"
    Warning: Node "reg_sr[1]$latch"
Warning: Found combinational loop of 2 nodes
    Warning: Node "reg_sr[0]$latch~0"
    Warning: Node "reg_sr[0]$latch"
Info: Longest tpd from source pin "mova" to destination pin "reg_sr[1]" is 17.984 ns
    Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_40; Fanout = 1; PIN Node = 'mova'
    Info: 2: + IC(6.154 ns) + CELL(0.202 ns) = 7.300 ns; Loc. = LCCOMB_X1_Y6_N30; Fanout = 4; COMB Node = 'au_en~4'
    Info: 3: + IC(0.399 ns) + CELL(0.624 ns) = 8.323 ns; Loc. = LCCOMB_X1_Y6_N20; Fanout = 2; COMB Node = 'au_en~3'
    Info: 4: + IC(0.750 ns) + CELL(0.000 ns) = 9.073 ns; Loc. = CLKCTRL_G0; Fanout = 4; COMB Node = 'au_en~3clkctrl'
    Info: 5: + IC(0.000 ns) + CELL(2.696 ns) = 11.769 ns; Loc. = LCCOMB_X1_Y6_N26; Fanout = 2; COMB LOOP Node = 'reg_sr[1]$latch'
        Info: Loc. = LCCOMB_X1_Y6_N26; Node "reg_sr[1]$latch"
        Info: Loc. = LCCOMB_X1_Y6_N28; Node "reg_sr[1]$latch~0"
    Info: 6: + IC(3.159 ns) + CELL(3.056 ns) = 17.984 ns; Loc. = PIN_87; Fanout = 0; PIN Node = 'reg_sr[1]'
    Info: Total cell delay = 7.522 ns ( 41.83 % )
    Info: Total interconnect delay = 10.462 ns ( 58.17 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 12 warnings
    Info: Peak virtual memory: 214 megabytes
    Info: Processing ended: Fri Dec 01 13:42:45 2023
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


