# 1 "arch/arm/boot/dts/qcom/msm8916-qrd-skuh.dts"
# 1 "<built-in>"
# 1 "<command-line>"
# 1 "arch/arm/boot/dts/qcom/msm8916-qrd-skuh.dts"
# 13 "arch/arm/boot/dts/qcom/msm8916-qrd-skuh.dts"
/dts-v1/;

# 1 "arch/arm/boot/dts/qcom/msm8916-qrd-skuh.dtsi" 1
# 13 "arch/arm/boot/dts/qcom/msm8916-qrd-skuh.dtsi"
# 1 "arch/arm/boot/dts/qcom/msm8916-qrd.dtsi" 1
# 13 "arch/arm/boot/dts/qcom/msm8916-qrd.dtsi"
# 1 "arch/arm/boot/dts/qcom/msm8916.dtsi" 1
# 13 "arch/arm/boot/dts/qcom/msm8916.dtsi"
# 1 "arch/arm/boot/dts/qcom/skeleton64.dtsi" 1






/ {
 #address-cells = <2>;
 #size-cells = <2>;
 chosen { };
 aliases { };
 memory { device_type = "memory"; reg = <0 0 0 0>; };
};
# 14 "arch/arm/boot/dts/qcom/msm8916.dtsi" 2
# 1 "/home/johangr2/android_kernel_huawei_hwY635-4.4.4-master/arch/arm/boot/dts/include/dt-bindings/clock/msm-clocks-8916.h" 1
# 15 "arch/arm/boot/dts/qcom/msm8916.dtsi" 2

/ {
 model = "Qualcomm Technologies, Inc. MSM8916";
 compatible = "qcom,msm8916";
 qcom,msm-id = <206 0>,
   <248 0>,
   <249 0>,
   <250 0>;

 interrupt-parent = <&intc>;
 aliases {
  sdhc1 = &sdhc_1;
  sdhc2 = &sdhc_2;


  smd1 = &smdtty_apps_fm;
  smd2 = &smdtty_apps_riva_bt_acl;
  smd3 = &smdtty_apps_riva_bt_cmd;
  smd4 = &smdtty_mbalbridge;
  smd5 = &smdtty_apps_riva_ant_cmd;
  smd6 = &smdtty_apps_riva_ant_data;
  smd7 = &smdtty_data1;
  smd8 = &smdtty_data4;
  smd11 = &smdtty_data11;
  smd21 = &smdtty_data21;
  smd36 = &smdtty_loopback;

  spi0 = &spi_0;
  i2c0 = &i2c_0;
  i2c5 = &i2c_5;
  i2c6 = &i2c_6;
  i2c4 = &i2c_4;
 };

 cpus {
  #address-cells = <1>;
  #size-cells = <0>;

  cpu@0 {
   device_type = "cpu";
   compatible = "arm,armv8";
   reg = <0x0>;
   enable-method = "qcom,arm-cortex-acc";
   qcom,acc = <&acc0>;
  };
  cpu@1 {
   device_type = "cpu";
   compatible = "arm,armv8";
   reg = <0x1>;
   enable-method = "qcom,arm-cortex-acc";
   qcom,acc = <&acc1>;
  };
  cpu@2 {
   device_type = "cpu";
   compatible = "arm,armv8";
   reg = <0x2>;
   enable-method = "qcom,arm-cortex-acc";
   qcom,acc = <&acc2>;
  };
  cpu@3 {
   device_type = "cpu";
   compatible = "arm,armv8";
   reg = <0x3>;
   enable-method = "qcom,arm-cortex-acc";
   qcom,acc = <&acc3>;
  };
 };

 soc: soc { };
};

# 1 "arch/arm/boot/dts/qcom/msm8916-coresight.dtsi" 1
# 13 "arch/arm/boot/dts/qcom/msm8916-coresight.dtsi"
&soc {
 tmc_etr: tmc@826000 {
  compatible = "arm,coresight-tmc";
  reg = <0x826000 0x1000>,
        <0x884000 0x15000>;
  reg-names = "tmc-base", "bam-base";
  interrupts = <0 166 0>;
  interrupt-names = "byte-cntr-irq";

  qcom,memory-size = <0x100000>;

  coresight-id = <0>;
  coresight-name = "coresight-tmc-etr";
  coresight-nr-inports = <1>;
  coresight-ctis = <&cti0 &cti8>;
  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 tpiu: tpiu@820000 {
  compatible = "arm,coresight-tpiu";
  reg = <0x820000 0x1000>,
        <0x1100000 0xb0000>;
  reg-names = "tpiu-base", "nidnt-base";

  coresight-id = <1>;
  coresight-name = "coresight-tpiu";
  coresight-nr-inports = <1>;

  qcom,nidnthw;
  qcom,nidnt-swduart;
  qcom,nidnt-swdtrc;
  qcom,nidnt-jtag;
  qcom,nidnt-spmi;
  nidnt-gpio = <38>;
  nidnt-gpio-polarity = <1>;

  interrupts = <0 82 0>;
  interrupt-names = "nidnt-irq";

  vdd-supply = <&pm8916_l11>;
  qcom,vdd-voltage-level = <2950000 2950000>;
  qcom,vdd-current-level = <15000 400000>;

  vdd-io-supply = <&pm8916_l12>;
  qcom,vdd-io-voltage-level = <2950000 2950000>;
  qcom,vdd-io-current-level = <200 50000>;
  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 replicator: replicator@824000 {
  compatible = "qcom,coresight-replicator";
  reg = <0x824000 0x1000>;
  reg-names = "replicator-base";

  coresight-id = <2>;
  coresight-name = "coresight-replicator";
  coresight-nr-inports = <1>;
  coresight-outports = <0 1>;
  coresight-child-list = <&tmc_etr &tpiu>;
  coresight-child-ports = <0 0>;
  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 tmc_etf: tmc@825000 {
  compatible = "arm,coresight-tmc";
  reg = <0x825000 0x1000>;
  reg-names = "tmc-base";

  coresight-id = <3>;
  coresight-name = "coresight-tmc-etf";
  coresight-nr-inports = <1>;
  coresight-outports = <0>;
  coresight-child-list = <&replicator>;
  coresight-child-ports = <0>;
  coresight-default-sink;
  coresight-ctis = <&cti0 &cti8>;
  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 funnel_in0: funnel@821000 {
  compatible = "arm,coresight-funnel";
  reg = <0x821000 0x1000>;
  reg-names = "funnel-base";

  coresight-id = <4>;
  coresight-name = "coresight-funnel-in0";
  coresight-nr-inports = <8>;
  coresight-outports = <0>;
  coresight-child-list = <&tmc_etf>;
  coresight-child-ports = <0>;
  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 funnel_apss: funnel@841000 {
  compatible = "arm,coresight-funnel";
  reg = <0x841000 0x1000>;
  reg-names = "funnel-base";

  coresight-id = <5>;
  coresight-name = "coresight-funnel-apss";
  coresight-nr-inports = <4>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_in0>;
  coresight-child-ports = <4>;
  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 funnel_in2: funnel@869000 {
  compatible = "arm,coresight-funnel";
  reg = <0x869000 0x1000>;
  reg-names = "funnel-base";

  coresight-id = <6>;
  coresight-name = "coresight-funnel-in2";
  coresight-nr-inports = <8>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_in0>;
  coresight-child-ports = <6>;
  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 funnel_in3: funnel@868000 {
  compatible = "arm,coresight-funnel";
  reg = <0x868000 0x1000>;
  reg-names = "funnel-base";

  coresight-id = <7>;
  coresight-name = "coresight-funnel-in3";
  coresight-nr-inports = <2>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_in2>;
  coresight-child-ports = <7>;
  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 stm: stm@802000 {
  compatible = "arm,coresight-stm";
  reg = <0x802000 0x1000>,
        <0x9280000 0x180000>;
  reg-names = "stm-base", "stm-data-base";

  coresight-id = <8>;
  coresight-name = "coresight-stm";
  coresight-nr-inports = <0>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_in0>;
  coresight-child-ports = <7>;
  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 csr: csr@801000 {
  compatible = "qcom,coresight-csr";
  reg = <0x801000 0x1000>;
  reg-names = "csr-base";

  coresight-id = <9>;
  coresight-name = "coresight-csr";
  coresight-nr-inports = <0>;

  qcom,blk-size = <1>;
  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 etm0: etm@85c000 {
  compatible = "arm,coresight-etmv4";
  reg = <0x85c000 0x1000>;
  reg-names = "etm-base";

  coresight-id = <10>;
  coresight-name = "coresight-etm0";
  coresight-nr-inports = <0>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_apss>;
  coresight-child-ports = <0>;

  qcom,round-robin;
  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 etm1: etm@85d000 {
  compatible = "arm,coresight-etmv4";
  reg = <0x85d000 0x1000>;
  reg-names = "etm-base";

  coresight-id = <11>;
  coresight-name = "coresight-etm1";
  coresight-nr-inports = <0>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_apss>;
  coresight-child-ports = <1>;

  qcom,round-robin;
  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";

 };

 etm2: etm@85e000 {
  compatible = "arm,coresight-etmv4";
  reg = <0x85e000 0x1000>;
  reg-names = "etm-base";

  coresight-id = <12>;
  coresight-name = "coresight-etm2";
  coresight-nr-inports = <0>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_apss>;
  coresight-child-ports = <2>;

  qcom,round-robin;
  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 etm3: etm@85f000 {
  compatible = "arm,coresight-etmv4";
  reg = <0x85f000 0x1000>;
  reg-names = "etm-base";

  coresight-id = <13>;
  coresight-name = "coresight-etm3";
  coresight-nr-inports = <0>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_apss>;
  coresight-child-ports = <3>;

  qcom,round-robin;
  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 rpm_etm0 {
  compatible = "qcom,coresight-rpm-etm";

  coresight-id = <14>;
  coresight-name = "coresight-rpm-etm0";
  coresight-nr-inports = <0>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_in0>;
  coresight-child-ports = <0>;
 };

 wcn_etm0 {
  compatible = "qcom,coresight-wcn-etm";

  coresight-id = <15>;
  coresight-name = "coresight-wcn-etm0";
  coresight-nr-inports = <0>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_in3>;
  coresight-child-ports = <0>;
 };

 modem_etm0 {
  compatible = "qcom,coresight-modem-etm";

  coresight-id = <16>;
  coresight-name = "coresight-modem-etm0";
  coresight-nr-inports = <0>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_in0>;
  coresight-child-ports = <2>;
 };

 cti0: cti@810000 {
  compatible = "arm,coresight-cti";
  reg = <0x810000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <17>;
  coresight-name = "coresight-cti0";
  coresight-nr-inports = <0>;
  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti1: cti@811000 {
  compatible = "arm,coresight-cti";
  reg = <0x811000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <18>;
  coresight-name = "coresight-cti1";
  coresight-nr-inports = <0>;
  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti2: cti@812000 {
  compatible = "arm,coresight-cti";
  reg = <0x812000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <19>;
  coresight-name = "coresight-cti2";
  coresight-nr-inports = <0>;
  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti3: cti@813000 {
  compatible = "arm,coresight-cti";
  reg = <0x813000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <20>;
  coresight-name = "coresight-cti3";
  coresight-nr-inports = <0>;
  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti4: cti@814000 {
  compatible = "arm,coresight-cti";
  reg = <0x814000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <21>;
  coresight-name = "coresight-cti4";
  coresight-nr-inports = <0>;
  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti5: cti@815000 {
  compatible = "arm,coresight-cti";
  reg = <0x815000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <22>;
  coresight-name = "coresight-cti5";
  coresight-nr-inports = <0>;
  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti6: cti@816000 {
  compatible = "arm,coresight-cti";
  reg = <0x816000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <23>;
  coresight-name = "coresight-cti6";
  coresight-nr-inports = <0>;
  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti7: cti@817000 {
  compatible = "arm,coresight-cti";
  reg = <0x817000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <24>;
  coresight-name = "coresight-cti7";
  coresight-nr-inports = <0>;
  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti8: cti@818000 {
  compatible = "arm,coresight-cti";
  reg = <0x818000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <25>;
  coresight-name = "coresight-cti8";
  coresight-nr-inports = <0>;
  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti_cpu0: cti@858000 {
  compatible = "arm,coresight-cti";
  reg = <0x858000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <26>;
  coresight-name = "coresight-cti-cpu0";
  coresight-nr-inports = <0>;
  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";

  qcom,cti-save;
 };

 cti_cpu1: cti@859000 {
  compatible = "arm,coresight-cti";
  reg = <0x859000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <27>;
  coresight-name = "coresight-cti-cpu1";
  coresight-nr-inports = <0>;
  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";

  qcom,cti-save;
 };

 cti_cpu2: cti@85a000 {
  compatible = "arm,coresight-cti";
  reg = <0x85a000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <28>;
  coresight-name = "coresight-cti-cpu2";
  coresight-nr-inports = <0>;
  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";

  qcom,cti-save;
 };

 cti_cpu3: cti@85b000 {
  compatible = "arm,coresight-cti";
  reg = <0x85b000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <29>;
  coresight-name = "coresight-cti-cpu3";
  coresight-nr-inports = <0>;
  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";

  qcom,cti-save;
 };

 cti_video_cpu0: cti@830000 {
  compatible = "arm,coresight-cti";
  reg = <0x830000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <30>;
  coresight-name = "coresight-cti-video-cpu0";
  coresight-nr-inports = <0>;
  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti_wcn_cpu0: cti@835000 {
  compatible = "arm,coresight-cti";
  reg = <0x835000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <31>;
  coresight-name = "coresight-cti-wcn-cpu0";
  coresight-nr-inports = <0>;
  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti_modem_cpu0: cti@838000 {
  compatible = "arm,coresight-cti";
  reg = <0x838000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <32>;
  coresight-name = "coresight-cti-modem-cpu0";
  coresight-nr-inports = <0>;
  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti_rpm_cpu0: cti@83c000 {
  compatible = "arm,coresight-cti";
  reg = <0x83c000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <33>;
  coresight-name = "coresight-cti-rpm-cpu0";
  coresight-nr-inports = <0>;
  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 fuse: fuse@5e01c {
  compatible = "arm,coresight-fuse-v2";
  reg = <0x5e01c 0x8>,
        <0x58040 0x4>,
        <0x5e00c 0x4>;
  reg-names = "fuse-base", "nidnt-fuse-base", "qpdi-fuse-base";

  coresight-id = <34>;
  coresight-name = "coresight-fuse";
  coresight-nr-inports = <0>;
 };

 hwevent: hwevent@86c000 {
  compatible = "qcom,coresight-hwevent";
  reg = <0x86c000 0x108>,
        <0x86cfb0 0x4>,
        <0x200c000 0x28>,
        <0x78c5010 0x4>,
        <0x7885010 0x4>;
  reg-names = "wrapper-mux", "wrapper-lockaccess", "spmi-mux",
              "usbbam-mux", "blsp-mux";
  coresight-id = <35>;
  coresight-name = "coresight-hwevent";
  coresight-nr-inports = <0>;

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 qpdi: qpdi@1941000 {
  compatible = "qcom,coresight-qpdi";
  reg = <0x1941000 0x4>;
  reg-names = "qpdi-base";

  coresight-id = <36>;
  coresight-name = "coresight-qpdi";
  coresight-nr-inports = <0>;

  vdd-supply = <&pm8916_l11>;
  qcom,vdd-voltage-level = <2950000 2950000>;
  qcom,vdd-current-level = <15000 400000>;

  vdd-io-supply = <&pm8916_l12>;
  qcom,vdd-io-voltage-level = <2950000 2950000>;
  qcom,vdd-io-current-level = <200 50000>;
 };
};
# 87 "arch/arm/boot/dts/qcom/msm8916.dtsi" 2
# 1 "arch/arm/boot/dts/qcom/msm8916-smp2p.dtsi" 1
# 12 "arch/arm/boot/dts/qcom/msm8916-smp2p.dtsi"
&soc {
 qcom,smp2p-modem {
  compatible = "qcom,smp2p";
  reg = <0x0b011008 0x4>;
  qcom,remote-pid = <1>;
  qcom,irq-bitmask = <0x4000>;
  interrupts = <0 27 1>;
 };

 qcom,smp2p-wcnss {
  compatible = "qcom,smp2p";
  reg = <0x0b011008 0x4>;
  qcom,remote-pid = <4>;
  qcom,irq-bitmask = <0x40000>;
  interrupts = <0 143 1>;
 };

 smp2pgpio_smp2p_7_in: qcom,smp2pgpio-smp2p-7-in {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "smp2p";
  qcom,remote-pid = <7>;
  qcom,is-inbound;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 qcom,smp2pgpio_test_smp2p_7_in {
  compatible = "qcom,smp2pgpio_test_smp2p_7_in";
  gpios = <&smp2pgpio_smp2p_7_in 0 0>;
 };

 smp2pgpio_smp2p_7_out: qcom,smp2pgpio-smp2p-7-out {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "smp2p";
  qcom,remote-pid = <7>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 qcom,smp2pgpio_test_smp2p_7_out {
  compatible = "qcom,smp2pgpio_test_smp2p_7_out";
  gpios = <&smp2pgpio_smp2p_7_out 0 0>;
 };

 smp2pgpio_smp2p_1_in: qcom,smp2pgpio-smp2p-1-in {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "smp2p";
  qcom,remote-pid = <1>;
  qcom,is-inbound;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 qcom,smp2pgpio_test_smp2p_1_in {
  compatible = "qcom,smp2pgpio_test_smp2p_1_in";
  gpios = <&smp2pgpio_smp2p_1_in 0 0>;
 };

 smp2pgpio_smp2p_1_out: qcom,smp2pgpio-smp2p-1-out {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "smp2p";
  qcom,remote-pid = <1>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 qcom,smp2pgpio_test_smp2p_1_out {
  compatible = "qcom,smp2pgpio_test_smp2p_1_out";
  gpios = <&smp2pgpio_smp2p_1_out 0 0>;
 };

 smp2pgpio_ssr_smp2p_1_in: qcom,smp2pgpio-ssr-smp2p-1-in {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "slave-kernel";
  qcom,remote-pid = <1>;
  qcom,is-inbound;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 smp2pgpio_ssr_smp2p_1_out: qcom,smp2pgpio-ssr-smp2p-1-out {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "master-kernel";
  qcom,remote-pid = <1>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 smp2pgpio_smp2p_4_in: qcom,smp2pgpio-smp2p-4-in {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "smp2p";
  qcom,remote-pid = <4>;
  qcom,is-inbound;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 qcom,smp2pgpio_test_smp2p_4_in {
  compatible = "qcom,smp2pgpio_test_smp2p_4_in";
  gpios = <&smp2pgpio_smp2p_4_in 0 0>;
 };

 smp2pgpio_smp2p_4_out: qcom,smp2pgpio-smp2p-4-out {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "smp2p";
  qcom,remote-pid = <4>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 qcom,smp2pgpio_test_smp2p_4_out {
  compatible = "qcom,smp2pgpio_test_smp2p_4_out";
  gpios = <&smp2pgpio_smp2p_4_out 0 0>;
 };

 smp2pgpio_ssr_smp2p_4_in: qcom,smp2pgpio-ssr-smp2p-4-in {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "slave-kernel";
  qcom,remote-pid = <4>;
  qcom,is-inbound;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 smp2pgpio_ssr_smp2p_4_out: qcom,smp2pgpio-ssr-smp2p-4-out {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "master-kernel";
  qcom,remote-pid = <4>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };
};
# 88 "arch/arm/boot/dts/qcom/msm8916.dtsi" 2
# 1 "arch/arm/boot/dts/qcom/msm8916-ipcrouter.dtsi" 1
# 13 "arch/arm/boot/dts/qcom/msm8916-ipcrouter.dtsi"
&soc {
 qcom,ipc_router {
  compatible = "qcom,ipc_router";
  qcom,node-id = <1>;
 };

 qcom,ipc_router_modem_xprt {
  compatible = "qcom,ipc_router_smd_xprt";
  qcom,ch-name = "IPCRTR";
  qcom,xprt-remote = "modem";
  qcom,xprt-linkid = <1>;
  qcom,xprt-version = <1>;
  qcom,fragmented-data;
 };

 qcom,ipc_router_wcnss_xprt {
  compatible = "qcom,ipc_router_smd_xprt";
  qcom,ch-name = "IPCRTR";
  qcom,xprt-remote = "wcnss";
  qcom,xprt-linkid = <1>;
  qcom,xprt-version = <1>;
  qcom,fragmented-data;
 };

};
# 89 "arch/arm/boot/dts/qcom/msm8916.dtsi" 2
# 1 "arch/arm/boot/dts/qcom/msm-gdsc-8916.dtsi" 1
# 14 "arch/arm/boot/dts/qcom/msm-gdsc-8916.dtsi"
&soc {
 gdsc_venus: qcom,gdsc@184c018 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_venus";
  reg = <0x184c018 0x4>;
  status = "disabled";
 };

 gdsc_mdss: qcom,gdsc@184d078 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_mdss";
  reg = <0x184d078 0x4>;
  status = "disabled";
 };

 gdsc_jpeg: qcom,gdsc@185701c {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_jpeg";
  reg = <0x185701c 0x4>;
  status = "disabled";
 };

 gdsc_vfe: qcom,gdsc@1858034 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_vfe";
  reg = <0x1858034 0x4>;
  status = "disabled";
 };

 gdsc_oxili_gx: qcom,gdsc@185901c {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_oxili_gx";
  reg = <0x185901c 0x4>;
  status = "disabled";
 };

 gdsc_venus_core0: qcom,gdsc@184c028 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_venus_core0";
  reg = <0x184c028 0x4>;
  status = "disabled";
 };

 gdsc_venus_core1: qcom,gdsc@184c030 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_venus_core1";
  reg = <0x184c030 0x4>;
  status = "disabled";
 };
};
# 90 "arch/arm/boot/dts/qcom/msm8916.dtsi" 2
# 1 "arch/arm/boot/dts/qcom/msm8916-iommu.dtsi" 1
# 13 "arch/arm/boot/dts/qcom/msm8916-iommu.dtsi"
# 1 "arch/arm/boot/dts/qcom/msm-iommu-v2.dtsi" 1
# 13 "arch/arm/boot/dts/qcom/msm-iommu-v2.dtsi"
&soc {
 gfx_iommu: qcom,iommu@1f00000 {
  compatible = "qcom,msm-smmu-v2", "qcom,msm-mmu-500";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;
  reg = <0x1f00000 0x10000>;
  reg-names = "iommu_base";
  interrupts = <0 43 0>, <0 42 0>;
  interrupt-names = "global_cfg_NS_irq", "global_cfg_S_irq";
  label = "gfx_iommu";
  qcom,iommu-secure-id = <18>;
  clocks = <&clock_gcc 0x75eaefa5>,
    <&clock_gcc 0x59505e55>;
  clock-names = "iface_clk", "core_clk";
  status = "disabled";

  qcom,iommu-ctx@1f09000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   reg = <0x1f09000 0x1000>;
   interrupts = <0 241 0>;
   qcom,iommu-ctx-sids = <0>;
   label = "gfx3d_user";
  };

  qcom,iommu-ctx@1f0a000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   reg = <0x1f0a000 0x1000>;
   interrupts = <0 242 0>;
   qcom,iommu-ctx-sids = <1>;
   label = "gfx3d_priv";
  };
 };

 apps_iommu: qcom,iommu@1e00000 {
  compatible = "qcom,msm-smmu-v2", "qcom,msm-mmu-500";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;
  reg = <0x1e00000 0x40000
   0x1ef0000 0x3000>;
  reg-names = "iommu_base", "smmu_local_base";
  interrupts = <0 43 0>, <0 42 0>;
  interrupt-names = "global_cfg_NS_irq", "global_cfg_S_irq";
  label = "apps_iommu";
  qcom,iommu-secure-id = <17>;
  clocks = <&clock_gcc 0x75eaefa5>,
    <&clock_gcc 0xaf56a329>;
  clock-names = "iface_clk", "core_clk";
  qcom,cb-base-offset = <0x20000>;
  status = "disabled";

  qcom,iommu-ctx@1e22000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   reg = <0x1e22000 0x1000>;
   interrupts = <0 70 0>;
   qcom,iommu-ctx-sids = <0x2000>;
   label = "jpeg_enc0";
  };

  qcom,iommu-ctx@1e23000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   reg = <0x1e23000 0x1000>;
   interrupts = <0 70 0>;
   qcom,iommu-ctx-sids = <0x400>;
   label = "vfe";
  };

  qcom,iommu-ctx@1e24000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   reg = <0x1e24000 0x1000>;
   interrupts = <0 70 0>;
   qcom,iommu-ctx-sids = <0xc00>;
   label = "mdp_0";
  };

  venus_ns: qcom,iommu-ctx@1e25000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   reg = <0x1e25000 0x1000>;
   interrupts = <0 70 0>;
   qcom,iommu-ctx-sids = <0x800 0x801 0x802 0x803
      0x804 0x805 0x807>;
   label = "venus_ns";
  };

  qcom,iommu-ctx@1e26000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   reg = <0x1e26000 0x1000>;
   interrupts = <0 70 0>;
   qcom,iommu-ctx-sids = <0x402>;
   label = "cpp";
  };

  qcom,iommu-ctx@1e27000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   reg = <0x1e27000 0x1000>;
   interrupts = <0 70 0>;
   qcom,iommu-ctx-sids = <0x1000>;
   label = "mDSP";
  };

  qcom,iommu-ctx@1e28000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   reg = <0x1e28000 0x1000>;
   interrupts = <0 70 0>;
   qcom,iommu-ctx-sids = <0x1400>;
   label = "gss";
  };

  qcom,iommu-ctx@1e29000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   reg = <0x1e29000 0x1000>;
   interrupts = <0 70 0>;
   qcom,iommu-ctx-sids = <0x1800>;
   label = "a2";
  };

  qcom,iommu-ctx@1e32000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   qcom,secure-context;
   reg = <0x1e32000 0x1000>;
   interrupts = <0 70 0>, <0 70 0>;
   qcom,iommu-ctx-sids = <0xc01>;
   label = "mdp_1";
  };

  venus_sec_pixel: qcom,iommu-ctx@1e33000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   qcom,secure-context;
   reg = <0x1e33000 0x1000>;
   interrupts = <0 70 0>, <0 70 0>;
   qcom,iommu-ctx-sids = <0x885>;
   label = "venus_sec_pixel";
  };

  venus_sec_bitstream: qcom,iommu-ctx@1e34000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   qcom,secure-context;
   reg = <0x1e34000 0x1000>;
   interrupts = <0 70 0>, <0 70 0>;
   qcom,iommu-ctx-sids = <0x880 0x881 0x882 0x883 0x884>;
   label = "venus_sec_bitstream";
  };

  venus_sec_non_pixel: qcom,iommu-ctx@1e35000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   qcom,secure-context;
   reg = <0x1e35000 0x1000>;
   interrupts = <0 70 0>, <0 70 0>;
   qcom,iommu-ctx-sids = <0x887 0x8a0>;
   label = "venus_sec_non_pixel";
  };

  venus_fw: qcom,iommu-ctx@1e36000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   qcom,secure-context;
   reg = <0x1e36000 0x1000>;
   interrupts = <0 70 0>, <0 70 0>;
   qcom,iommu-ctx-sids = <0x8c0 0x8c6>;
   label = "venus_fw";
  };

  periph_rpm: qcom,iommu-ctx@1e37000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   qcom,secure-context;
   reg = <0x1e37000 0x1000>;
   interrupts = <0 70 0>, <0 70 0>;
   qcom,iommu-ctx-sids = <0x40>;
   label = "periph_rpm";
  };

  qcom,iommu-ctx@1e38000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   reg = <0x1e38000 0x1000>;
   interrupts = <0 70 0>;
   qcom,iommu-ctx-sids = <0xC0 0xC4 0xC8 0xCC 0xD0 0xD3
      0xD4 0xD7 0xD8 0xDB 0xDC 0xDF
      0xF0 0xF3 0xF4 0xF7 0xF8 0xFB
      0xFC 0xFF>;
   label = "periph_CE";
  };

  qcom,iommu-ctx@1e39000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   reg = <0x1e39000 0x1000>;
   interrupts = <0 70 0>;
   qcom,iommu-ctx-sids = <0x280 0x283 0x284 0x287 0x288
      0x28B 0x28C 0x28F 0x290 0x293
      0x294 0x297 0x298 0x29B 0x29C
      0x29F>;
   label = "periph_BLSP";
  };

  qcom,iommu-ctx@1e3a000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   reg = <0x1e3a000 0x1000>;
   interrupts = <0 70 0>;
   qcom,iommu-ctx-sids = <0x100>;
   label = "periph_SDC1";
  };

  qcom,iommu-ctx@1e3b000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   reg = <0x1e3b000 0x1000>;
   interrupts = <0 70 0>;
   qcom,iommu-ctx-sids = <0x140>;
   label = "periph_SDC2";
  };

  qcom,iommu-ctx@1e3c000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   reg = <0x1e3c000 0x1000>;
   interrupts = <0 70 0>;
   qcom,iommu-ctx-sids = <0x1c0>;
   label = "periph_audio";
  };

  qcom,iommu-ctx@1e3d000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   reg = <0x1e3d000 0x1000>;
   interrupts = <0 70 0>;
   qcom,iommu-ctx-sids = <0x2c0>;
   label = "periph_USB_HS1";
  };
 };
};
# 14 "arch/arm/boot/dts/qcom/msm8916-iommu.dtsi" 2

&gfx_iommu {
 status = "ok";
};

&apps_iommu {
 status = "ok";
};
# 91 "arch/arm/boot/dts/qcom/msm8916.dtsi" 2
# 1 "arch/arm/boot/dts/qcom/msm8916-gpu.dtsi" 1
# 13 "arch/arm/boot/dts/qcom/msm8916-gpu.dtsi"
&soc {
 msm_gpu: qcom,kgsl-3d0@01c00000 {
  label = "kgsl-3d0";
  compatible = "qcom,kgsl-3d0", "qcom,kgsl-3d";
  reg = <0x01c00000 0x10000
         0x01c10000 0x10000>;
  reg-names = "kgsl_3d0_reg_memory" , "kgsl_3d0_shader_memory";
  interrupts = <0 33 0>;
  interrupt-names = "kgsl_3d0_irq";
  qcom,id = <0>;

  qcom,chipid = <0x03000600>;

  qcom,initial-pwrlevel = <1>;


  qcom,idle-timeout = <8>;
  qcom,strtstp-sleepwake;





  qcom,clk-map = <0x0000005E>;
  clocks = <&clock_gcc 0x49a51fd9>,
   <&clock_gcc 0xd15c8a00>,
   <&clock_gcc 0x5620913a>,
   <&clock_gcc 0x3edd69ad>,
   <&clock_gcc 0x19922503>,
   <&clock_gcc 0xb432168e>;
  clock-names = "core_clk", "iface_clk", "mem_clk",
    "mem_iface_clk", "alt_mem_iface_clk",
    "gtcu_iface_clk";


  qcom,msm-bus,name = "grp3d";
  qcom,msm-bus,num-cases = <4>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
   <26 512 0 0>,
   <26 512 160000 1600000>,
   <26 512 800000 3200000>,
   <26 512 1066000 4264000>;


  vdd-supply = <&gdsc_oxili_gx>;


  iommu = <&gfx_iommu>;


  coresight-id = <67>;
  coresight-name = "coresight-gfx";
  coresight-nr-inports = <0>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_in0>;
  coresight-child-ports = <5>;


  qcom,pm-qos-latency = <701>;


  qcom,gpu-pwrlevels {
   #address-cells = <1>;
   #size-cells = <0>;

   compatible = "qcom,gpu-pwrlevels";

   qcom,gpu-pwrlevel@0 {
    reg = <0>;
    qcom,gpu-freq = <400000000>;
    qcom,bus-freq = <3>;
    qcom,io-fraction = <33>;
   };

   qcom,gpu-pwrlevel@1 {
    reg = <1>;
    qcom,gpu-freq = <310000000>;
    qcom,bus-freq = <2>;
    qcom,io-fraction = <66>;
   };

   qcom,gpu-pwrlevel@2 {
    reg = <2>;
    qcom,gpu-freq = <200000000>;
    qcom,bus-freq = <1>;
    qcom,io-fraction = <100>;
   };

   qcom,gpu-pwrlevel@3 {
    reg = <3>;
    qcom,gpu-freq = <19200000>;
    qcom,bus-freq = <0>;
    qcom,io-fraction = <0>;
   };
  };

 };
};
# 92 "arch/arm/boot/dts/qcom/msm8916.dtsi" 2
# 1 "arch/arm/boot/dts/qcom/msm8916-mdss.dtsi" 1
# 13 "arch/arm/boot/dts/qcom/msm8916-mdss.dtsi"
&soc {
 mdss_mdp: qcom,mdss_mdp@1a00000 {
  compatible = "qcom,mdss_mdp";
  reg = <0x1a00000 0x90000>,
   <0x1ac8000 0x3000>;
  reg-names = "mdp_phys", "vbif_phys";
  interrupts = <0 72 0>;
  vdd-supply = <&gdsc_mdss>;


  qcom,msm-bus,name = "mdss_mdp";
  qcom,msm-bus,num-cases = <3>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
   <22 512 0 0>,
   <22 512 0 6400000>,
   <22 512 0 6400000>;


  qcom,mdss-ab-factor = <1 1>;
  qcom,mdss-ib-factor = <2 1>;
  qcom,mdss-clk-factor = <105 100>;
  qcom,max-bandwidth-low-kbps = <1100000>;
  qcom,max-bandwidth-high-kbps = <1100000>;


  qcom,mdss-vbif-qos-rt-setting = <2 2 2 2>;
  qcom,mdss-vbif-qos-nrt-setting = <1 1 1 1>;

  qcom,mdss-mdp-reg-offset = <0x00001000>;
  qcom,max-clk-rate = <320000000>;
  qcom,mdss-pipe-vig-off = <0x00005000>;
  qcom,mdss-pipe-rgb-off = <0x00015000 0x00017000>;
  qcom,mdss-pipe-dma-off = <0x00025000>;
  qcom,mdss-pipe-vig-fetch-id = <1>;
  qcom,mdss-pipe-rgb-fetch-id = <7 8>;
  qcom,mdss-pipe-dma-fetch-id = <4>;

  qcom,mdss-pipe-vig-xin-id = <0>;
  qcom,mdss-pipe-rgb-xin-id = <1 5>;
  qcom,mdss-pipe-dma-xin-id = <2>;
  qcom,mdss-pipe-vig-clk-ctrl-offsets = <0x2ac 0 0>;
  qcom,mdss-pipe-rgb-clk-ctrl-offsets = <0x2ac 4 8>,
            <0x2b4 4 8>;
  qcom,mdss-pipe-dma-clk-ctrl-offsets = <0x2ac 8 12>;

  qcom,mdss-smp-data = <8 8192>;

  qcom,mdss-ctl-off = <0x00002000 0x00002200 0x00002400>;
  qcom,mdss-mixer-intf-off = <0x00045000>;
  qcom,mdss-mixer-wb-off = <0x00048000>;
  qcom,mdss-dspp-off = <0x00055000>;
  qcom,mdss-pingpong-off = <0x00071000>;
  qcom,mdss-wb-off = <0x00065000 0x00065800 0x00066000>;
  qcom,mdss-intf-off = <0x00000000 0x0006b800>;
  qcom,mdss-rot-block-size = <64>;
  qcom,mdss-wfd-mode = "dedicated";
  qcom,mdss-has-non-scalar-rgb;
  qcom,mdss-has-decimation;
  qcom,mdss-traffic-shaper-enabled;

  vdd-cx-supply = <&pm8916_s1_corner>;
  clocks = <&clock_gcc 0xbfb92ed3>,
    <&clock_gcc 0x668f51de>,
    <&clock_gcc 0x6dc1f8f1>,
    <&clock_gcc 0x22f3521f>,
    <&clock_gcc 0x32a09f1f>;
  clock-names = "iface_clk", "bus_clk", "core_clk_src",
    "core_clk", "vsync_clk";
  qcom,vbif-settings = <0x004 0x00000001>,
         <0x0d8 0x00000707>,
         <0x124 0x00000003>;
  qcom,mdp-settings = <0x000011e4 0x00000000>,
        <0x00065048 0x00000008>,
        <0x00065848 0x00000008>,
        <0x00066048 0x00000008>;


  qcom,mdss-prefill-outstanding-buffer-bytes = <1024>;
  qcom,mdss-prefill-y-buffer-bytes = <0>;
  qcom,mdss-prefill-scaler-buffer-lines-bilinear = <2>;
  qcom,mdss-prefill-scaler-buffer-lines-caf = <4>;
  qcom,mdss-prefill-post-scaler-buffer-pixels = <0>;
  qcom,mdss-prefill-pingpong-buffer-pixels = <4096>;
  qcom,mdss-prefill-fbc-lines = <0>;

  mdss_fb0: qcom,mdss_fb_primary {
   cell-index = <0>;
   compatible = "qcom,mdss-fb";
   qcom,memblock-reserve = <0x83200000 0xfa0000>;
  };

  mdss_fb1: qcom,mdss_fb_wfd {
   cell-index = <1>;
   compatible = "qcom,mdss-fb";
  };
 };

 mdss_dsi0: qcom,mdss_dsi@1a98000 {
  compatible = "qcom,mdss-dsi-ctrl";
  label = "MDSS DSI CTRL->0";
  cell-index = <0>;
  reg = <0x1a98000 0x25c>,
        <0x1a98500 0x2b0>;
  reg-names = "dsi_ctrl", "dsi_phy";
  qcom,mdss-fb-map = <&mdss_fb0>;
  qcom,mdss-mdp = <&mdss_mdp>;
  gdsc-supply = <&gdsc_mdss>;
  vdda-supply = <&pm8916_l2>;
  vdd-supply = <&pm8916_l17>;
  vddio-supply = <&pm8916_l6>;
  qcom,platform-reset-gpio = <&msm_gpio 25 0>;
  qcom,platform-te-gpio = <&msm_gpio 24 0>;

  clocks = <&clock_gcc 0x22f3521f>,
                         <&clock_gcc 0xbfb92ed3>,
                         <&clock_gcc 0x668f51de>,
                         <&clock_gcc_mdss 0x35da7862>,
                         <&clock_gcc_mdss 0xcc5c5c77>,
                         <&clock_gcc 0xaec5cb25>;
                clock-names = "mdp_core_clk", "iface_clk", "bus_clk",
                                "byte_clk", "pixel_clk", "core_clk";
  qcom,platform-strength-ctrl = [ff 06];
  qcom,platform-bist-ctrl = [00 00 b1 ff 00 00];
  qcom,platform-regulator-settings = [07 09 03 00 20 00 01];
  qcom,platform-lane-config = [00 00 00 00 00 00 00 01 97
   00 00 00 00 05 00 00 01 97
   00 00 00 00 0a 00 00 01 97
   00 00 00 00 0f 00 00 01 97
   00 c0 00 00 00 00 00 01 bb];

  qcom,core-supply-entries {
   #address-cells = <1>;
   #size-cells = <0>;

   qcom,core-supply-entry@0 {
    reg = <0>;
    qcom,supply-name = "gdsc";
    qcom,supply-min-voltage = <0>;
    qcom,supply-max-voltage = <0>;
    qcom,supply-enable-load = <0>;
    qcom,supply-disable-load = <0>;
   };
  };

  qcom,ctrl-supply-entries {
   #address-cells = <1>;
   #size-cells = <0>;

   qcom,ctrl-supply-entry@0 {
    reg = <0>;
    qcom,supply-name = "vdda";
    qcom,supply-min-voltage = <1200000>;
    qcom,supply-max-voltage = <1200000>;
    qcom,supply-enable-load = <100000>;
    qcom,supply-disable-load = <100>;
    qcom,supply-post-on-sleep = <20>;
   };
  };

  qcom,panel-supply-entries {
   #address-cells = <1>;
   #size-cells = <0>;

   qcom,panel-supply-entry@0 {
    reg = <0>;
    qcom,supply-name = "vdd";
    qcom,supply-min-voltage = <2850000>;
    qcom,supply-max-voltage = <2850000>;
    qcom,supply-enable-load = <100000>;
    qcom,supply-disable-load = <100>;
   };

   qcom,panel-supply-entry@1 {
    reg = <1>;
    qcom,supply-name = "vddio";
    qcom,supply-min-voltage = <1800000>;
    qcom,supply-max-voltage = <1800000>;
    qcom,supply-enable-load = <100000>;
    qcom,supply-disable-load = <100>;
   };
  };
 };

 qcom,mdss_wb_panel {
  compatible = "qcom,mdss_wb";
  qcom,mdss_pan_res = <1280 720>;
  qcom,mdss_pan_bpp = <24>;
  qcom,mdss-fb-map = <&mdss_fb1>;
 };
};

# 1 "arch/arm/boot/dts/qcom/dsi-panel-sim-video.dtsi" 1
# 18 "arch/arm/boot/dts/qcom/dsi-panel-sim-video.dtsi"
&mdss_mdp {
 dsi_sim_vid: qcom,mdss_dsi_sim_video {
  qcom,mdss-dsi-panel-name = "Simulator video mode dsi panel";
  qcom,mdss-dsi-panel-controller = <&mdss_dsi0>;
  qcom,mdss-dsi-panel-type = "dsi_video_mode";
  qcom,mdss-dsi-panel-destination = "display_1";
  qcom,mdss-dsi-panel-framerate = <60>;
  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-panel-width = <640>;
  qcom,mdss-dsi-panel-height = <480>;
  qcom,mdss-dsi-h-front-porch = <6>;
  qcom,mdss-dsi-h-back-porch = <6>;
  qcom,mdss-dsi-h-pulse-width = <2>;
  qcom,mdss-dsi-h-sync-skew = <0>;
  qcom,mdss-dsi-v-back-porch = <6>;
  qcom,mdss-dsi-v-front-porch = <6>;
  qcom,mdss-dsi-v-pulse-width = <2>;
  qcom,mdss-dsi-h-left-border = <0>;
  qcom,mdss-dsi-h-right-border = <0>;
  qcom,mdss-dsi-v-top-border = <0>;
  qcom,mdss-dsi-v-bottom-border = <0>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-underflow-color = <0xff>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-on-command = [32 01 00 00 00 00 02 00 00];
  qcom,mdss-dsi-off-command = [22 01 00 00 00 00 02 00 00];
  qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-h-sync-pulse = <0>;
  qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-lane-3-state;
  qcom,mdss-dsi-panel-timings = [00 00 00 00 00 00 00 00 00 00 00 00];
  qcom,mdss-dsi-t-clk-post = <0x04>;
  qcom,mdss-dsi-t-clk-pre = <0x1b>;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,mdss-dsi-reset-sequence = <1 20>, <0 200>, <1 20>;
 };
};
# 206 "arch/arm/boot/dts/qcom/msm8916-mdss.dtsi" 2
# 1 "arch/arm/boot/dts/qcom/hw-default-lcd.dtsi" 1
# 18 "arch/arm/boot/dts/qcom/hw-default-lcd.dtsi"
&mdss_mdp {
 dsi_nt35521_720_vid: qcom,mdss_dsi_nt35521_720p_video {
  qcom,mdss-dsi-panel-name = "default lcd";
  qcom,cont-splash-enabled;
  qcom,mdss-dsi-panel-controller = <&mdss_dsi0>;
  qcom,mdss-dsi-panel-type = "dsi_video_mode";
  qcom,mdss-dsi-panel-destination = "display_1";
  qcom,mdss-dsi-panel-framerate = <60>;
  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-panel-width = <720>;
  qcom,mdss-dsi-panel-height = <1280>;
  qcom,mdss-dsi-h-front-porch = <44>;
  qcom,mdss-dsi-h-back-porch = <55>;
  qcom,mdss-dsi-h-pulse-width = <11>;
  qcom,mdss-dsi-h-sync-skew = <0>;
  qcom,mdss-dsi-v-back-porch = <15>;
  qcom,mdss-dsi-v-front-porch = <14>;
  qcom,mdss-dsi-v-pulse-width = <1>;
  qcom,mdss-dsi-h-left-border = <0>;
  qcom,mdss-dsi-h-right-border = <0>;
  qcom,mdss-dsi-v-top-border = <0>;
  qcom,mdss-dsi-v-bottom-border = <0>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-underflow-color = <0xff>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-pixel-packing = "tight";
  qcom,mdss-dsi-on-command = [29 01 00 00 00 00 06 F0 55 AA 52 08 00
    29 01 00 00 00 00 03 B1 68 21
    23 01 00 00 00 00 02 B5 C8
    29 01 00 00 00 00 02 B6 0F
    29 01 00 00 00 00 05 B8 00 00 0A 00
    23 01 00 00 00 00 02 B9 00
    23 01 00 00 00 00 02 BA 02
    29 01 00 00 00 00 03 BB 63 63
    29 01 00 00 00 00 03 BC 00 00
    29 01 00 00 00 00 06 BD 02 7F 0D 0B 00
    29 01 00 00 00 00 11 CC 41 36 87 54 46 65 10 12 14 10 12 14 40 08 15 05
    23 01 00 00 00 00 02 D0 00
    29 01 00 00 00 00 11 D1 00 04 08 0C 10 14 18 1C 20 24 28 2C 30 34 38 3C
    23 01 00 00 00 00 02 D3 00
    29 01 00 00 00 00 03 D6 44 44
    29 01 00 00 00 00 0D D7 00 00 00 00 00 00 00 00 00 00 00 00
    29 01 00 00 00 00 0E D8 00 00 00 00 00 00 00 00 00 00 00 00 00
    29 01 00 00 00 00 03 D9 03 06
    29 01 00 00 00 00 03 E5 00 FF
    29 01 00 00 00 00 05 E6 F3 EC E7 DF
    29 01 00 00 00 00 0B E7 F3 D9 CC CD B3 A6 99 99 99 95
    29 01 00 00 00 00 0B E8 F3 D9 CC CD B3 A6 99 99 99 95
    29 01 00 00 00 00 03 E9 00 04
    23 01 00 00 00 00 02 EA 00
    29 01 00 00 00 00 05 EE 87 78 00 00
    29 01 00 00 00 00 03 EF 07 FF
    29 01 00 00 00 00 06 F0 55 AA 52 08 01
    29 01 00 00 00 00 03 B0 0D 0D
    29 01 00 00 00 00 03 B1 0D 0D
    29 01 00 00 00 00 03 B3 2D 2D
    29 01 00 00 00 00 03 B4 19 19
    29 01 00 00 00 00 03 B5 06 06
    29 01 00 00 00 00 03 B6 05 05
    29 01 00 00 00 00 03 B7 05 05
    29 01 00 00 00 00 03 B8 05 05
    29 01 00 00 00 00 03 B9 44 44
    29 01 00 00 00 00 03 BA 36 36
    29 01 00 00 00 00 03 BC 50 00
    29 01 00 00 00 00 03 BD 50 00
    23 01 00 00 00 00 02 BE 39
    23 01 00 00 00 00 02 BF 39
    23 01 00 00 00 00 02 C0 0C
    23 01 00 00 00 00 02 C1 00
    29 01 00 00 00 00 03 C2 19 19
    29 01 00 00 00 00 03 C3 0A 0A
    29 01 00 00 00 00 03 C4 23 23
    29 01 00 00 00 00 04 C7 00 80 00
    29 01 00 00 00 00 07 C9 00 00 00 00 00 00
    23 01 00 00 00 00 02 CA 01
    29 01 00 00 00 00 03 CB 0B 53
    23 01 00 00 00 00 02 CC 00
    29 01 00 00 00 00 04 CD 0B 52 53
    23 01 00 00 00 00 02 CE 44
    29 01 00 00 00 00 04 CF 00 50 50
    29 01 00 00 00 00 03 D0 50 50
    29 01 00 00 00 00 03 D1 50 50
    23 01 00 00 00 00 02 D2 39
    23 01 00 00 00 00 02 D3 39
    29 01 00 00 00 00 06 F0 55 AA 52 08 02
    29 01 00 00 00 00 11 B0 00 AC 00 BA 00 D9 00 ED 01 01 01 1E 01 3A 01 62
    29 01 00 00 00 00 11 B1 01 85 01 B8 01 E4 02 27 02 5B 02 5D 02 8C 02 BE
    29 01 00 00 00 00 11 B2 02 DF 03 0C 03 2A 03 51 03 6D 03 8D 03 A4 03 BE
    29 01 00 00 00 00 05 B3 03 CC 03 CC
    29 01 00 00 00 00 11 B4 00 AC 00 BA 00 D9 00 ED 01 01 01 1E 01 3A 01 62
    29 01 00 00 00 00 11 B5 01 85 01 B8 01 E4 02 27 02 5B 02 5D 02 8C 02 BE
    29 01 00 00 00 00 11 B6 02 DF 03 0C 03 2A 03 51 03 6D 03 8D 03 A4 03 BE
    29 01 00 00 00 00 05 B7 03 CC 03 CC
    29 01 00 00 00 00 11 B8 00 AC 00 BA 00 D9 00 ED 01 01 01 1E 01 3A 01 62
    29 01 00 00 00 00 11 B9 01 85 01 B8 01 E4 02 27 02 5B 02 5D 02 8C 02 BE
    29 01 00 00 00 00 11 BA 02 DF 03 0C 03 2A 03 51 03 6D 03 8D 03 A4 03 BE
    29 01 00 00 00 00 05 BB 03 CC 03 CC
    29 01 00 00 00 00 11 BC 00 AC 00 BA 00 D9 00 ED 01 01 01 1E 01 3A 01 62
    29 01 00 00 00 00 11 BD 01 85 01 B8 01 E4 02 27 02 5B 02 5D 02 8C 02 BE
    29 01 00 00 00 00 11 BE 02 DF 03 0C 03 2A 03 51 03 6D 03 8D 03 A4 03 BE
    29 01 00 00 00 00 05 BF 03 CC 03 CC
    29 01 00 00 00 00 11 C0 00 AC 00 BA 00 D9 00 ED 01 01 01 1E 01 3A 01 62
    29 01 00 00 00 00 11 C1 01 85 01 B8 01 E4 02 27 02 5B 02 5D 02 8C 02 BE
    29 01 00 00 00 00 11 C2 02 DF 03 0C 03 2A 03 51 03 6D 03 8D 03 A4 03 BE
    29 01 00 00 00 00 05 C3 03 CC 03 CC
    29 01 00 00 00 00 11 C4 00 AC 00 BA 00 D9 00 ED 01 01 01 1E 01 3A 01 62
    29 01 00 00 00 00 11 C5 01 85 01 B8 01 E4 02 27 02 5B 02 5D 02 8C 02 BE
    29 01 00 00 00 00 11 C6 02 DF 03 0C 03 2A 03 51 03 6D 03 8D 03 A4 03 BE
    29 01 00 00 00 00 05 C7 03 CC 03 CC
    23 01 00 00 00 00 02 EE 00
    29 01 00 00 00 00 06 F0 55 AA 52 08 03
    29 01 00 00 00 00 03 B0 00 00
    29 01 00 00 00 00 03 B1 00 00
    29 01 00 00 00 00 06 B2 03 00 00 00 00
    29 01 00 00 00 00 06 B3 03 00 00 00 00
    29 01 00 00 00 00 06 B4 03 00 00 00 00
    29 01 00 00 00 00 06 B5 03 00 00 00 00
    29 01 00 00 00 00 06 B6 03 00 00 00 00
    29 01 00 00 00 00 06 B7 03 00 00 00 00
    29 01 00 00 00 00 06 B8 03 00 00 00 00
    29 01 00 00 00 00 06 B9 03 00 00 00 00
    29 01 00 00 00 00 06 BA 35 10 00 00 00
    29 01 00 00 00 00 06 BB 35 10 00 00 00
    29 01 00 00 00 00 06 BC 35 10 00 00 00
    29 01 00 00 00 00 06 BD 35 10 00 00 00
    29 01 00 00 00 00 05 C0 00 34 00 00
    29 01 00 00 00 00 05 C1 00 34 00 00
    29 01 00 00 00 00 05 C2 00 34 00 00
    29 01 00 00 00 00 05 C3 00 34 00 00
    23 01 00 00 00 00 02 C4 40
    23 01 00 00 00 00 02 C5 40
    23 01 00 00 00 00 02 C6 40
    23 01 00 00 00 00 02 C7 40
    23 01 00 00 00 00 02 EF 00
    29 01 00 00 00 00 06 F0 55 AA 52 08 05
    29 01 00 00 00 00 03 B0 1B 10
    29 01 00 00 00 00 03 B1 1B 10
    29 01 00 00 00 00 03 B2 1B 10
    29 01 00 00 00 00 03 B3 1B 10
    29 01 00 00 00 00 03 B4 1B 10
    29 01 00 00 00 00 03 B5 1B 10
    29 01 00 00 00 00 03 B6 1B 10
    29 01 00 00 00 00 03 B7 1B 10
    23 01 00 00 00 00 02 B8 00
    23 01 00 00 00 00 02 B9 00
    23 01 00 00 00 00 02 BA 00
    23 01 00 00 00 00 02 BB 00
    23 01 00 00 00 00 02 BC 00
    29 01 00 00 00 00 06 BD 03 03 03 00 01
    23 01 00 00 00 00 02 C0 03
    23 01 00 00 00 00 02 C1 05
    23 01 00 00 00 00 02 C2 03
    23 01 00 00 00 00 02 C3 05
    23 01 00 00 00 00 02 C4 80
    23 01 00 00 00 00 02 C5 A2
    23 01 00 00 00 00 02 C6 80
    23 01 00 00 00 00 02 C7 A2
    29 01 00 00 00 00 03 C8 01 20
    29 01 00 00 00 00 03 C9 00 20
    29 01 00 00 00 00 03 CA 01 00
    29 01 00 00 00 00 03 CB 00 00
    29 01 00 00 00 00 04 CC 00 00 01
    29 01 00 00 00 00 04 CD 00 00 01
    29 01 00 00 00 00 04 CE 00 00 01
    29 01 00 00 00 00 04 CF 00 00 01
    23 01 00 00 00 00 02 D0 00
    29 01 00 00 00 00 06 D1 03 00 00 07 10
    29 01 00 00 00 00 06 D2 13 00 00 07 11
    29 01 00 00 00 00 06 D3 23 00 00 07 10
    29 01 00 00 00 00 06 D4 33 00 00 07 11
    23 01 00 00 00 00 02 E5 06
    23 01 00 00 00 00 02 E6 06
    23 01 00 00 00 00 02 E7 06
    23 01 00 00 00 00 02 E8 06
    23 01 00 00 00 00 02 E9 06
    23 01 00 00 00 00 02 EA 06
    23 01 00 00 00 00 02 EB 06
    23 01 00 00 00 00 02 EC 06
    23 01 00 00 00 00 02 ED 31
    29 01 00 00 00 00 06 F0 55 AA 52 08 06
    29 01 00 00 00 00 03 B0 10 11
    29 01 00 00 00 00 03 B1 12 13
    29 01 00 00 00 00 03 B2 08 00
    29 01 00 00 00 00 03 B3 2D 2D
    29 01 00 00 00 00 03 B4 2D 34
    29 01 00 00 00 00 03 B5 34 2D
    29 01 00 00 00 00 03 B6 2D 34
    29 01 00 00 00 00 03 B7 34 34
    29 01 00 00 00 00 03 B8 02 0A
    29 01 00 00 00 00 03 B9 00 08
    29 01 00 00 00 00 03 BA 09 01
    29 01 00 00 00 00 03 BB 0B 03
    29 01 00 00 00 00 03 BC 34 34
    29 01 00 00 00 00 03 BD 34 2D
    29 01 00 00 00 00 03 BE 2D 34
    29 01 00 00 00 00 03 BF 34 2D
    29 01 00 00 00 00 03 C0 2D 2D
    29 01 00 00 00 00 03 C1 01 09
    29 01 00 00 00 00 03 C2 19 18
    29 01 00 00 00 00 03 C3 17 16
    29 01 00 00 00 00 03 C4 19 18
    29 01 00 00 00 00 03 C5 17 16
    29 01 00 00 00 00 03 C6 01 09
    29 01 00 00 00 00 03 C7 2D 2D
    29 01 00 00 00 00 03 C8 2D 34
    29 01 00 00 00 00 03 C9 34 2D
    29 01 00 00 00 00 03 CA 2D 34
    29 01 00 00 00 00 03 CB 34 34
    29 01 00 00 00 00 03 CC 0B 03
    29 01 00 00 00 00 03 CD 09 01
    29 01 00 00 00 00 03 CE 00 08
    29 01 00 00 00 00 03 CF 02 0A
    29 01 00 00 00 00 03 D0 34 34
    29 01 00 00 00 00 03 D1 34 2D
    29 01 00 00 00 00 03 D2 2D 34
    29 01 00 00 00 00 03 D3 34 2D
    29 01 00 00 00 00 03 D4 2D 2D
    29 01 00 00 00 00 03 D5 08 00
    29 01 00 00 00 00 03 D6 10 11
    29 01 00 00 00 00 03 D7 12 13
    29 01 00 00 00 00 06 D8 55 55 55 55 55
    29 01 00 00 00 00 06 D9 55 55 55 55 55
    29 01 00 00 00 00 03 E5 34 34
    29 01 00 00 00 00 03 E6 34 34
    23 01 00 00 00 00 02 E7 05
    29 01 00 00 00 00 06 F0 55 AA 52 00 00
    05 01 00 00 00 00 02 11 00
    05 01 00 00 14 00 02 29 00
    29 01 00 00 00 00 06 F0 55 AA 52 08 01
    29 01 00 00 00 00 06 F0 55 AA 52 00 00
    29 01 00 00 00 00 02 53 2C];
  qcom,mdss-dsi-off-command = [05 01 00 00 00 00 02 28 00
     05 01 00 00 00 00 02 10 00];
  qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
  qcom,mdss-dsi-h-sync-pulse = <1>;
  qcom,mdss-dsi-traffic-mode = "burst_mode";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-lane-3-state;
  qcom,mdss-dsi-panel-timings = [93 1F 17 00 2F 2E 1C 21 26 03 04 00];
  qcom,mdss-dsi-t-clk-post = <0x20>;
  qcom,mdss-dsi-t-clk-pre = <0x2D>;
  qcom,mdss-dsi-bl-min-level = <1>;
  qcom,mdss-dsi-bl-max-level = <255>;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
  qcom,mdss-dsi-lp11-init;
  qcom,mdss-dsi-reset-sequence = <1 1>, <0 20>, <1 120>;

 };
};
# 206 "arch/arm/boot/dts/qcom/msm8916-mdss.dtsi" 2
# 93 "arch/arm/boot/dts/qcom/msm8916.dtsi" 2
# 1 "arch/arm/boot/dts/qcom/msm8916-mdss-pll.dtsi" 1
# 13 "arch/arm/boot/dts/qcom/msm8916-mdss-pll.dtsi"
&soc {
 mdss_dsi0_pll: qcom,mdss_dsi_pll@1a98300 {
  compatible = "qcom,mdss_dsi_pll_8916";
  label = "MDSS DSI 0 PLL";
  cell-index = <0>;
  #clock-cells = <1>;

  reg = <0x1a98300 0xd4>;
  reg-names = "pll_base";

  gdsc-supply = <&gdsc_mdss>;
  vddio-supply = <&pm8916_l6>;

  clocks = <&clock_gcc 0xbfb92ed3>;
  clock-names = "iface_clk";
  clock-rate = <0>;

  qcom,platform-supply-entries {
   #address-cells = <1>;
   #size-cells = <0>;

   qcom,platform-supply-entry@0 {
    reg = <0>;
    qcom,supply-name = "gdsc";
    qcom,supply-min-voltage = <0>;
    qcom,supply-max-voltage = <0>;
    qcom,supply-enable-load = <0>;
    qcom,supply-disable-load = <0>;
   };

   qcom,platform-supply-entry@1 {
    reg = <1>;
    qcom,supply-name = "vddio";
    qcom,supply-min-voltage = <1800000>;
    qcom,supply-max-voltage = <1800000>;
    qcom,supply-enable-load = <100000>;
    qcom,supply-disable-load = <100>;
   };
  };
 };
};
# 94 "arch/arm/boot/dts/qcom/msm8916.dtsi" 2
# 1 "arch/arm/boot/dts/qcom/msm8916-iommu-domains.dtsi" 1
# 13 "arch/arm/boot/dts/qcom/msm8916-iommu-domains.dtsi"
&soc {
 qcom,iommu-domains {
  compatible = "qcom,iommu-domains";





  venus_domain_ns: qcom,iommu-domain1 {
   label = "venus_ns";
   qcom,iommu-contexts = <&venus_ns>;
   qcom,virtual-addr-pool = <0x5dc00000 0x7f000000
        0xdcc00000 0x1000000>;
  };




  venus_domain_sec_bitstream: qcom,iommu-domain2 {
   label = "venus_sec_bitstream";
   qcom,iommu-contexts = <&venus_sec_bitstream>;
   qcom,virtual-addr-pool = <0x4b000000 0x12c00000>;
   qcom,secure-domain;
  };




  venus_domain_sec_pixel: qcom,iommu-domain3 {
   label = "venus_sec_pixel";
   qcom,iommu-contexts = <&venus_sec_pixel>;
   qcom,virtual-addr-pool = <0x25800000 0x25800000>;
   qcom,secure-domain;
  };




  venus_domain_sec_non_pixel: qcom,iommu-domain4 {
   label = "venus_sec_non_pixel";
   qcom,iommu-contexts = <&venus_sec_non_pixel>;
   qcom,virtual-addr-pool = <0x1000000 0x24800000>;
   qcom,secure-domain;
  };

 };
};
# 95 "arch/arm/boot/dts/qcom/msm8916.dtsi" 2
# 1 "arch/arm/boot/dts/qcom/msm8916-bus.dtsi" 1
# 13 "arch/arm/boot/dts/qcom/msm8916-bus.dtsi"
# 1 "/home/johangr2/android_kernel_huawei_hwY635-4.4.4-master/arch/arm/boot/dts/include/dt-bindings/msm/msm-bus-rule-ops.h" 1
# 14 "arch/arm/boot/dts/qcom/msm8916-bus.dtsi" 2

&soc {
 ad_hoc_bus: ad-hoc-bus { };

 static-rules {
  compatible = "qcom,msm-bus-static-bw-rules";

  rule0 {
   qcom,src-nodes = <&mas_apss>;
   qcom,src-field = <0>;
   qcom,src-op = <0>;
   qcom,thresh = <1600000>;
   qcom,mode = <0>;
   qcom,dest-node = <&mas_apss>;
   qcom,dest-bw = <600000>;
  };


  rule1 {
   qcom,src-nodes = <&mas_apss>;
   qcom,src-field = <0>;
   qcom,src-op = <0>;
   qcom,thresh = <3200000>;
   qcom,mode = <0>;
   qcom,dest-node = <&mas_apss>;
   qcom,dest-bw = <1200000>;
  };

  rule2 {
   qcom,src-nodes = <&mas_apss>;
   qcom,src-field = <0>;
   qcom,src-op = <3>;
   qcom,thresh = <3200000>;
   qcom,mode = <1>;
   qcom,dest-node = <&mas_apss>;
  };

  rule3 {
   qcom,src-nodes = <&mas_gfx>;
   qcom,src-field = <0>;
   qcom,src-op = <0>;
   qcom,thresh = <1600000>;
   qcom,mode = <0>;
   qcom,dest-node = <&mas_gfx>;
   qcom,dest-bw = <600000>;
  };

  rule4 {
   qcom,src-nodes = <&mas_gfx>;
   qcom,src-field = <0>;
   qcom,src-op = <0>;
   qcom,thresh = <3200000>;
   qcom,mode = <0>;
   qcom,dest-node = <&mas_gfx>;
   qcom,dest-bw = <1200000>;
  };

  rule5 {
   qcom,src-nodes = <&mas_gfx>;
   qcom,src-field = <0>;
   qcom,src-op = <3>;
   qcom,thresh = <3200000>;
   qcom,mode = <1>;
   qcom,dest-node = <&mas_gfx>;
  };
 };
};

&ad_hoc_bus {
 compatible = "qcom,msm-bus-device";
 reg = <0x580000 0x14000>,
  <0x400000 0x62000>,
  <0x500000 0x11000>;
 reg-names = "snoc-base", "bimc-base", "pnoc-base";

 fab_snoc: fab-snoc {
  cell-id = <1024>;
  label = "fab-snoc";
  qcom,fab-dev;
  qcom,base-name = "snoc-base";
  qcom,base-offset = <0x7000>;
  qcom,qos-off = <0x1000>;
  qcom,bus-type = <1>;
  clock-names = "bus_clk", "bus_a_clk";
  clocks = <&clock_rpm 0xe6900bb6>,
                      <&clock_rpm 0x5d4683bd>;

  coresight-id = <50>;
  coresight-name = "coresight-snoc";
  coresight-nr-inports = <0>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_in2>;
  coresight-child-ports = <5>;
 };

 fab_bimc: fab-bimc {
  cell-id = <0>;
  label = "fab-bimc";
  qcom,fab-dev;
  qcom,base-name = "bimc-base";
  qcom,bus-type = <2>;
  clock-names = "bus_clk", "bus_a_clk";
  clocks = <&clock_rpm 0xd212feea>,
                      <&clock_rpm 0x71d1a499>;

  coresight-id = <55>;
  coresight-name = "coresight-bimc";
  coresight-nr-inports = <0>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_in2>;
  coresight-child-ports = <3>;
 };

 fab_pnoc: fab-pnoc {
  cell-id = <4096>;
  label = "fab-pnoc";
  qcom,fab-dev;
  qcom,base-name = "pnoc-base";
  qcom,base-offset = <0x7000>;
  qcom,qos-delta = <0x1000>;
  qcom,bus-type = <1>;
  clock-names = "bus_clk", "bus_a_clk";
  clocks = <&clock_rpm 0x2b53b688>,
                      <&clock_rpm 0x9753a54f>;

  coresight-id = <54>;
  coresight-name = "coresight-pnoc";
  coresight-nr-inports = <0>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_in2>;
  coresight-child-ports = <6>;
 };


 mas_video: mas-video {
  cell-id = <63>;
  label = "mas-video";
  qcom,qport = <8>;
  qcom,ap-owned;
  qcom,connections = <&mm_int_0 &mm_int_2>;
  qcom,bus-dev = <&fab_snoc>;
  qcom,qos-mode = "bypass";
  qcom,buswidth = <16>;
 };

 mas_jpeg: mas-jpeg {
  cell-id = <62>;
  label = "mas-jpeg";
  qcom,ap-owned;
  qcom,qport = <6>;
  qcom,connections = <&mm_int_0 &mm_int_2>;
  qcom,bus-dev = <&fab_snoc>;
  qcom,qos-mode = "bypass";
  qcom,buswidth = <16>;
 };

 mas_vfe: mas-vfe {
  cell-id = <29>;
  label = "mas-vfe";
  qcom,ap-owned;
  qcom,qport = <9>;
  qcom,connections = <&mm_int_1 &mm_int_2>;
  qcom,bus-dev = <&fab_snoc>;
  qcom,qos-mode = "bypass";
  qcom,buswidth = <16>;
 };

 mas_mdp: mas-mdp {
  cell-id = <22>;
  label = "mas-mdp";
  qcom,ap-owned;
  qcom,connections = <&mm_int_0 &mm_int_2>;
  qcom,qport = <7>;
  qcom,bus-dev = <&fab_snoc>;
  qcom,qos-mode = "bypass";
  qcom,buswidth = <16>;
 };

 mas_qdss_bam: mas-qdss-bam {
  cell-id = <53>;
  label = "mas-qdss-bam";
  qcom,connections = <&qdss_int>;
  qcom,qport = <11>;
  qcom,bus-dev = <&fab_snoc>;
  qom,buswidth = <4>;
  qcom,ap-owned;
  qcom,qos-mode = "fixed";
  qcom,prio1 = <1>;
  qcom,prio0 = <1>;
 };

 mas_snoc_cfg: mas-snoc-cfg {
  cell-id = <54>;
  label = "mas-snoc-cfg";
  qcom,connections = <&qdss_int>;
  qcom,bus-dev = <&fab_snoc>;
  qcom,qos-mode = "bypass";
  qom,buswidth = <4>;
  qcom,mas-rpm-id = <20>;
 };

 mas_qdss_etr: mas-qdss-etr {
  cell-id = <60>;
  label = "mas-qdss-etr";
  qcom,connections = <&qdss_int>;
  qcom,qport = <10>;
  qcom,bus-dev = <&fab_snoc>;
  qcom,qos-mode = "fixed";
  qcom,prio1 = <1>;
  qcom,prio0 = <1>;
  qom,buswidth = <8>;
  qcom,ap-owned;
 };

 mm_int_0: mm-int-0 {
  cell-id = <10000>;
  label = "mm-int-0";
  qcom,ap-owned;
  qcom,connections = <&mm_int_bimc>;
  qcom,bus-dev = <&fab_snoc>;
  qcom,buswidth = <16>;
 };

 mm_int_1: mm-int-1 {
  cell-id = <10001>;
  label = "mm-int1";
  qcom,ap-owned;
  qcom,connections = <&mm_int_bimc>;
  qcom,bus-dev = <&fab_snoc>;
  qcom,buswidth = <16>;
 };

 mm_int_2: mm-int-2 {
  cell-id = <10002>;
  label = "mm-int2";
  qcom,ap-owned;
  qcom,connections = <&snoc_int_0>;
  qcom,bus-dev = <&fab_snoc>;
  qcom,buswidth = <16>;
 };

 mm_int_bimc: mm-int-bimc {
  cell-id = <10003>;
  label = "mm-int-bimc";
  qcom,ap-owned;
  qcom,connections = <&snoc_bimc_1_mas>;
  qcom,bus-dev = <&fab_snoc>;
  qcom,buswidth = <16>;
 };

 snoc_int_0: snoc-int-0 {
  cell-id = <10004>;
  label = "snoc-int-0";
  qcom,connections = <&slv_qdss_stm &slv_imem &snoc_pnoc_mas>;
  qcom,bus-dev = <&fab_snoc>;
  qcom,mas-rpm-id = <99>;
  qcom,slv-rpm-id = <130>;
  qcom,buswidth = <8>;
 };

 snoc_int_1: snoc-int-1 {
  cell-id = <10005>;
  label = "snoc-int-1";
  qcom,connections = <&slv_apss &slv_cats_0 &slv_cats_1>;
  qcom,bus-dev = <&fab_snoc>;
  qcom,mas-rpm-id = <100>;
  qcom,slv-rpm-id = <131>;
  qcom,buswidth = <8>;
 };

 snoc_int_bimc: snoc-int-bmc {
  cell-id = <10006>;
  label = "snoc-bimc";
  qcom,connections = <&snoc_bimc_0_mas>;
  qcom,bus-dev = <&fab_snoc>;
  qcom,mas-rpm-id = <101>;
  qcom,slv-rpm-id = <132>;
  qcom,buswidth = <8>;
 };

 snoc_bimc_0_mas: snoc-bimc-0-mas {
  cell-id = <10007>;
  label = "snoc-bimc-0-mas";
  qcom,connections = <&snoc_bimc_0_slv>;
  qcom,bus-dev = <&fab_snoc>;
  qcom,mas-rpm-id = <3>;
  qcom,buswidth = <8>;
 };

 snoc_bimc_1_mas: snoc-bimc-1-mas {
  cell-id = <10008>;
  label = "snoc-bimc-1-mas";
  qcom,connections = <&snoc_bimc_1_slv>;
  qcom,bus-dev = <&fab_snoc>;
  qcom,ap-owned;
  qcom,buswidth = <16>;
 };

 qdss_int: qdss-int {
  cell-id = <10009>;
  label = "qdss-int";
  qcom,ap-owned;
  qcom,connections = <&snoc_int_0 &snoc_int_bimc>;
  qcom,bus-dev = <&fab_snoc>;
  qcom,buswidth = <8>;
 };

 bimc_snoc_slv: bimc-snoc-slv {
  cell-id = <10017>;
  label = "bimc_snoc_slv";
  qcom,ap-owned;
  qcom,connections = <&snoc_int_0 &snoc_int_1>;
  qcom,bus-dev = <&fab_snoc>;
  qcom,buswidth = <8>;
 };

 snoc_pnoc_mas: snoc-pnoc-mas {
  cell-id = <10027>;
  label = "snoc-pnoc-mas";
  qcom,connections = <&snoc_pnoc_slv>;
  qcom,bus-dev = <&fab_snoc>;
  qcom,buswidth = <8>;
 };

 pnoc_snoc_slv: pnoc-snoc-slv {
  cell-id = <10011>;
  label = "snoc-pnoc";
  qcom,connections = <&snoc_int_0 &snoc_int_bimc &snoc_int_1>;
  qcom,bus-dev = <&fab_snoc>;
  qcom,slv-rpm-id = <45>;
  qcom,buswidth = <8>;
 };

 slv_srvc_snoc: slv-srvc-snoc {
  cell-id = <587>;
  label = "snoc-srvc-snoc";
  qcom,bus-dev = <&fab_snoc>;
  qcom,slv-rpm-id = <29>;
  qcom,buswidth = <8>;
 };

 slv_qdss_stm: slv-qdss-stm {
  cell-id = <588>;
  label = "snoc-qdss-stm";
  qcom,bus-dev = <&fab_snoc>;
  qcom,buswidth = <4>;
  qcom,slv-rpm-id = <30>;
 };

 slv_imem: slv-imem {
  cell-id = <519>;
  label = "slv_imem";
  qcom,bus-dev = <&fab_snoc>;
  qcom,buswidth = <8>;
  qcom,slv-rpm-id = <26>;
 };

 slv_apss: slv-apss {
  cell-id = <517>;
  label = "slv_apss";
  qcom,bus-dev = <&fab_snoc>;
  qcom,slv-rpm-id = <20>;
  qcom,buswidth = <4>;
 };

 slv_cats_0: slv-cats-0 {
  cell-id = <663>;
  label = "slv-cats-0";
  qcom,bus-dev = <&fab_snoc>;
  qcom,slv-rpm-id = <106>;
  qcom,buswidth = <16>;
 };

 slv_cats_1: slv-cats-1 {
  cell-id = <664>;
  label = "slv-cats-1";
  qcom,bus-dev = <&fab_snoc>;
  qcom,slv-rpm-id = <107>;
  qcom,buswidth = <8>;
 };


 mas_apss: mas-apss {
  cell-id = <1>;
  label = "mas-apss";
  qcom,ap-owned;
  qcom,connections = <&slv_ebi_ch0 &bimc_snoc_mas &slv_apps_l2>;
  qcom,qport = <0>;
  qcom,bus-dev = <&fab_bimc>;
  qcom,qos-mode = "fixed";
  qcom,prio-lvl = <0>;
  qcom,prio-rd = <0>;
  qcom,prio-wr = <0>;
  qcom,ws = <10000>;
  qcom,gp = <5000>;
  qcom,thmp = <50>;
  qom,buswidth = <8>;
 };

 mas_tcu0: mas-tcu0 {
  cell-id = <104>;
  label = "mas-tcu0";
  qcom,ap-owned;
  qcom,connections = <&slv_ebi_ch0 &bimc_snoc_mas &slv_apps_l2>;
  qcom,qport = <5>;
  qcom,bus-dev = <&fab_bimc>;
  qcom,qos-mode = "fixed";
  qcom,prio-lvl = <2>;
  qcom,prio-rd = <2>;
  qcom,prio-wr = <2>;
  qom,buswidth = <8>;
 };

 mas_tcu1: mas-tcu1 {
  cell-id = <105>;
  label = "mas-tcu1";
  qcom,ap-owned;
  qcom,connections = <&slv_ebi_ch0 &bimc_snoc_mas &slv_apps_l2>;
  qcom,qport = <6>;
  qcom,bus-dev = <&fab_bimc>;
  qcom,qos-mode = "fixed";
  qcom,prio-lvl = <2>;
  qcom,prio-rd = <2>;
  qcom,prio-wr = <2>;
  qom,buswidth = <8>;
 };

 mas_gfx: mas-gfx {
  cell-id = <26>;
  label = "mas-gfx";
  qcom,ap-owned;
  qcom,connections = <&slv_ebi_ch0 &bimc_snoc_mas &slv_apps_l2>;
  qcom,qport = <2>;
  qcom,bus-dev = <&fab_bimc>;
  qcom,qos-mode = "fixed";
  qcom,prio-lvl = <0>;
  qcom,prio-rd = <0>;
  qcom,prio-wr = <0>;
  qom,buswidth = <8>;
  qcom,ws = <10000>;
  qcom,gp = <5000>;
  qcom,thmp = <50>;
 };

 bimc_snoc_mas: bimc-snoc-mas {
  cell-id = <10016>;
  label = "bimc_snoc_mas";
  qcom,ap-owned;
  qcom,bus-dev = <&fab_bimc>;
  qcom,connections = <&bimc_snoc_slv>;
  qom,buswidth = <8>;
 };

 snoc_bimc_0_slv: snoc-bimc-0-slv {
  cell-id = <10025>;
  label = "snoc_bimc_0_slv";
  qcom,connections = <&slv_ebi_ch0>;
  qcom,bus-dev = <&fab_bimc>;
  qcom,slv-rpm-id = <24>;
  qom,buswidth = <8>;
 };

 snoc_bimc_1_slv: snoc_bimc_1_slv {
  cell-id = <10026>;
  label = "snoc_bimc_1_slv";
  qcom,connections = <&slv_ebi_ch0>;
  qcom,ap-owned;
  qcom,bus-dev = <&fab_bimc>;
  qom,buswidth = <8>;
 };

 slv_ebi_ch0: slv-ebi-ch0 {
  cell-id = <512>;
  label = "slv-ebi-ch0";
  qcom,bus-dev = <&fab_bimc>;
  qcom,slv-rpm-id = <0>;
  qom,buswidth = <8>;
 };

 slv_apps_l2: slv-apps-l2 {
  cell-id = <514>;
  label = "slv-apps-l2";
  qcom,bus-dev = <&fab_bimc>;
  qom,buswidth = <8>;
 };


 snoc_pnoc_slv: snoc-pnoc-slv {
  cell-id = <10028>;
  label = "snoc-pnoc-slv";
  qcom,connections = <&pnoc_int_0>;
  qcom,bus-dev = <&fab_pnoc>;
  qcom,buswidth = <8>;
 };

 pnoc_int_0: pnoc-int-0 {
  cell-id = <10012>;
  label = "pnoc-int-0";
  qcom,connections = <&pnoc_snoc_mas &pnoc_s_0 &pnoc_s_1 &pnoc_s_2
    &pnoc_s_3 &pnoc_s_4 &pnoc_s_8 &pnoc_s_9>;
  qcom,bus-dev = <&fab_pnoc>;
  qom,buswidth = <8>;
 };

 pnoc_int_1: pnoc-int-1 {
  cell-id = <10013>;
  label = "pnoc-int-1";
  qcom,connections = <&pnoc_snoc_mas>;
  qcom,bus-dev = <&fab_pnoc>;
  qom,buswidth = <8>;
 };

 pnoc_m_0: pnoc-m-0 {
  cell-id = <10014>;
  label = "pnoc-m-0";
  qcom,connections = <&pnoc_int_0>;
  qcom,bus-dev = <&fab_pnoc>;
  qom,buswidth = <8>;
 };

 pnoc_m_1: pnoc-m-1 {
  cell-id = <10015>;
  label = "pnoc-m-1";
  qcom,connections = <&pnoc_snoc_mas>;
  qcom,bus-dev = <&fab_pnoc>;
  qom,buswidth = <8>;
 };

 pnoc_s_0: pnoc-s-0 {
  cell-id = <10018>;
  label = "pnoc-s-0";
  qcom,connections = <&slv_clk_ctl &slv_tlmm &slv_tcsr
   &slv_security &slv_mss>;
  qcom,bus-dev = <&fab_pnoc>;
  qom,buswidth = <4>;
 };

 pnoc_s_1: pnoc-s-1 {
  cell-id = <10019>;
  label = "pnoc-s-1";
  qcom,connections = <&slv_imem_cfg &slv_crypto_0_cfg
    &slv_msg_ram &slv_pdm &slv_prng>;
  qcom,bus-dev = <&fab_pnoc>;
  qom,buswidth = <4>;
 };

 pnoc_s_2: pnoc-s-2 {
  cell-id = <10020>;
  label = "pnoc-s-2";
  qcom,connections = <&slv_spdm &slv_boot_rom &slv_bimc_cfg
    &slv_pnoc_cfg &slv_pmic_arb>;
  qcom,bus-dev = <&fab_pnoc>;
  qom,buswidth = <4>;
 };

 pnoc_s_3: pnoc-s-3 {
  cell-id = <10021>;
  label = "pnoc-s-3";
  qcom,connections = <&slv_mpm &slv_snoc_cfg &slv_rbcpr_cfg
    &slv_qdss_cfg &slv_dehr_cfg>;
  qcom,bus-dev = <&fab_pnoc>;
  qom,buswidth = <4>;
 };

 pnoc_s_4: pnoc-s-4 {
  cell-id = <10022>;
  label = "pnoc-s-4";
  qcom,connections = <&slv_venus_cfg &slv_camera_cfg
    &slv_display_cfg>;
  qcom,bus-dev = <&fab_pnoc>;
 };

 pnoc_s_8: pnoc-s-8 {
  cell-id = <10023>;
  label = "pnoc-s-8";
  qcom,connections = <&slv_usb_hs &slv_sdcc_1 &slv_blsp_1>;
  qcom,bus-dev = <&fab_pnoc>;
  qom,buswidth = <4>;
 };

 pnoc_s_9: pnoc-s-9 {
  cell-id = <10024>;
  label = "pnoc-s-9";
  qcom,connections = <&slv_sdcc_2 &slv_audio &slv_gfx_cfg>;
  qcom,bus-dev = <&fab_pnoc>;
  qom,buswidth = <4>;
 };

 slv_imem_cfg: slv-imem-cfg {
  cell-id = <627>;
  label = "slv-imem-cfg";
  qcom,bus-dev = <&fab_pnoc>;
  qcom,buswidth = <4>;
 };

 slv_crypto_0_cfg: slv-crypto-0-cfg {
  cell-id = <625>;
  label = "slv-crypto-0-cfg";
  qcom,bus-dev = <&fab_pnoc>;
  qcom,buswidth = <4>;
 };

 slv_msg_ram: slv-msg-ram {
  cell-id = <535>;
  label = "slv-msg-ram";
  qcom,bus-dev = <&fab_pnoc>;
  qcom,buswidth = <4>;
 };

 slv_pdm: slv-pdm {
  cell-id = <577>;
  label = "slv-pdm";
  qcom,bus-dev = <&fab_pnoc>;
  qcom,buswidth = <4>;
 };

 slv_prng: slv-prng {
  cell-id = <618>;
  label = "slv-prng";
  qcom,bus-dev = <&fab_pnoc>;
  qcom,buswidth = <4>;
 };

 slv_clk_ctl: slv-clk-ctl {
  cell-id = <620>;
  label = "slv-clk-ctl";
  qcom,bus-dev = <&fab_pnoc>;
  qcom,buswidth = <4>;
 };

 slv_mss: slv-mss {
  cell-id = <521>;
  label = "slv-mss";
  qcom,bus-dev = <&fab_pnoc>;
  qcom,buswidth = <4>;
 };

 slv_tlmm: slv-tlmm {
  cell-id = <624>;
  label = "slv-tlmm";
  qcom,bus-dev = <&fab_pnoc>;
  qcom,buswidth = <4>;
 };

 slv_tcsr: slv-tcsr {
  cell-id = <579>;
  label = "slv-tcsr";
  qcom,bus-dev = <&fab_pnoc>;
  qcom,buswidth = <4>;
 };

 slv_security: slv-security {
  cell-id = <622>;
  label = "slv-security";
  qcom,bus-dev = <&fab_pnoc>;
  qcom,buswidth = <4>;
 };

 slv_spdm: slv-spdm {
  cell-id = <533>;
  label = "slv-spdm";
  qcom,bus-dev = <&fab_pnoc>;
  qcom,buswidth = <4>;
 };

 slv_pnoc_cfg: slv-pnoc-cfg {
  cell-id = <641>;
  label = "slv-pnoc-cfg";
  qcom,bus-dev = <&fab_pnoc>;
  qcom,buswidth = <4>;
 };

 slv_pmic_arb: slv-pmic-arb {
  cell-id = <632>;
  label = "slv-pmic-arb";
  qcom,bus-dev = <&fab_pnoc>;
  qcom,buswidth = <4>;
 };

 slv_bimc_cfg: slv-bimc-cfg {
  cell-id = <629>;
  label = "slv-bimc-cfg";
  qcom,bus-dev = <&fab_pnoc>;
  qcom,buswidth = <4>;
 };

 slv_boot_rom: slv-boot-rom {
  cell-id = <630>;
  label = "slv-boot-rom";
  qcom,bus-dev = <&fab_pnoc>;
  qcom,buswidth = <4>;
 };

 slv_mpm: slv-mpm {
  cell-id = <536>;
  label = "slv-mpm";
  qcom,bus-dev = <&fab_pnoc>;
  qcom,buswidth = <4>;
 };

 slv_qdss_cfg: slv-qdss-cfg {
  cell-id = <635>;
  label = "slv-qdss-cfg";
  qcom,bus-dev = <&fab_pnoc>;
  qcom,buswidth = <4>;
 };

 slv_rbcpr_cfg: slv-rbcpr-cfg {
  cell-id = <636>;
  label = "slv-rbcpr-cfg";
  qcom,bus-dev = <&fab_pnoc>;
  qcom,buswidth = <4>;
 };

 slv_snoc_cfg: slv-snoc-cfg {
  cell-id = <647>;
  label = "slv-snoc-cfg";
  qcom,bus-dev = <&fab_pnoc>;
  qcom,buswidth = <4>;
 };

 slv_dehr_cfg: slv-dehr-cfg {
  cell-id = <634>;
  label = "slv-dehr-cfg";
  qcom,bus-dev = <&fab_pnoc>;
  qcom,buswidth = <4>;
 };

 slv_venus_cfg: slv-venus-cfg {
  cell-id = <596>;
  label = "slv-venus-cfg";
  qcom,bus-dev = <&fab_pnoc>;
  qcom,buswidth = <4>;
 };

 slv_display_cfg: slv-display-cfg {
  cell-id = <590>;
  label = "slv-display-cfg";
  qcom,bus-dev = <&fab_pnoc>;
  qcom,buswidth = <4>;
 };

 slv_camera_cfg: slv-camera-cfg {
  cell-id = <589>;
  label = "slv-camer-cfg";
  qcom,bus-dev = <&fab_pnoc>;
  qcom,buswidth = <4>;
 };

 slv_usb_hs: slv-usb-hs {
  cell-id = <614>;
  label = "slv-usb-hs";
  qcom,bus-dev = <&fab_pnoc>;
  qcom,buswidth = <4>;
 };

 slv_sdcc_1: slv-sdcc-1 {
  cell-id = <606>;
  label = "slv-sdcc-1";
  qcom,bus-dev = <&fab_pnoc>;
  qcom,buswidth = <4>;
 };

 slv_blsp_1: slv-blsp-1 {
  cell-id = <613>;
  label = "slv-blsp-1";
  qcom,bus-dev = <&fab_pnoc>;
  qcom,buswidth = <4>;
 };

 slv_sdcc_2: slv-sdcc-2 {
  cell-id = <609>;
  label = "slv-sdcc-2";
  qcom,bus-dev = <&fab_pnoc>;
  qcom,buswidth = <4>;
 };

 slv_gfx_cfg: slv-gfx-cfg {
  cell-id = <598>;
  label = "slv-gfx-cfg";
  qcom,bus-dev = <&fab_pnoc>;
  qcom,buswidth = <4>;
 };

 slv_audio: slv-audio {
  cell-id = <522>;
  label = "slv-audio";
  qcom,bus-dev = <&fab_pnoc>;
  qcom,buswidth = <4>;
 };

 mas_blsp_1: mas-blsp_1 {
  cell-id = <86>;
  label = "mas-blsp-1";
  qcom,connections = <&pnoc_m_1>;
  qcom,bus-dev = <&fab_pnoc>;
  qcom,buswidth = <4>;
 };

 mas_spdm: mas-spdm {
  cell-id = <36>;
  label = "mas-spdm";
  qcom,connections = <&pnoc_m_0>;
  qcom,bus-dev = <&fab_pnoc>;
  qcom,buswidth = <4>;
 };

 mas_dehr: mas-dehr {
  cell-id = <75>;
  label = "mas-dehr";
  qcom,connections = <&pnoc_m_0>;
  qcom,bus-dev = <&fab_pnoc>;
  qcom,buswidth = <4>;
 };

 mas_audio: mas-audio {
  cell-id = <15>;
  label = "mas-audio";
  qcom,connections = <&pnoc_m_0>;
  qcom,bus-dev = <&fab_pnoc>;
  qcom,buswidth = <4>;
 };

 mas_usb_hs: mas-usb-hs {
  cell-id = <87>;
  label = "mas-usb-hs";
  qcom,connections = <&pnoc_m_1>;
  qcom,bus-dev = <&fab_pnoc>;
  qcom,buswidth = <4>;
 };

 mas_pnoc_crypto_0: mas-pnoc-crypto-0 {
  cell-id = <55>;
  label = "mas-pnoc-crypto-0";
  qcom,connections = <&pnoc_int_1>;
  qcom,bus-dev = <&fab_pnoc>;
  qcom,buswidth = <8>;
 };

 mas_pnoc_sdcc_1: mas-pnoc-sdcc-1 {
  cell-id = <78>;
  label = "mas-pnoc-sdcc-1";
  qcom,connections = <&pnoc_int_1>;
  qcom,bus-dev = <&fab_pnoc>;
  qcom,buswidth = <8>;
 };

 mas_pnoc_sdcc_2: mas-pnoc-sdcc-2 {
  cell-id = <81>;
  label = "mas-pnoc-sdcc-2";
  qcom,connections = <&pnoc_int_1>;
  qcom,bus-dev = <&fab_pnoc>;
  qcom,buswidth = <8>;
 };

 pnoc_snoc_mas: pnoc-snoc-mas {
  cell-id = <10010>;
  label = "pnoc-snoc-mas";
  qcom,connections = <&pnoc_snoc_slv>;
  qcom,bus-dev = <&fab_pnoc>;
  qcom,mas-rpm-id = <29>;
  qcom,buswidth = <8>;
 };
};
# 96 "arch/arm/boot/dts/qcom/msm8916.dtsi" 2
# 1 "arch/arm/boot/dts/qcom/msm8916-camera.dtsi" 1
# 14 "arch/arm/boot/dts/qcom/msm8916-camera.dtsi"
&soc {
 qcom,msm-cam@1800000{
  compatible = "qcom,msm-cam";
 };

 qcom,csiphy@1b0ac00 {
  cell-index = <0>;
  compatible = "qcom,csiphy-v3.1", "qcom,csiphy";
  reg = <0x1b0ac00 0x200>,
   <0x1b00030 0x4>;
  reg-names = "csiphy", "csiphy_clk_mux";
  interrupts = <0 78 0>;
  interrupt-names = "csiphy";
  clocks = <&clock_gcc 0x4e814a78>,
   <&clock_gcc 0x3c0a858f>,
   <&clock_gcc 0xc8a309be>,
   <&clock_gcc 0xf8897589>,
   <&clock_gcc 0xa68afe9c>,
   <&clock_gcc 0x06a41ff7>,
   <&clock_gcc 0x9894b414>;
  clock-names = "camss_top_ahb_clk", "ispif_ahb_clk",
   "csiphy_timer_src_clk", "csiphy_timer_clk",
   "camss_ahb_src", "csi_phy_clk",
   "camss_ahb_clk";
  qcom,clock-rates = <0 0 200000000 0 0 0 0>;
 };

 qcom,csiphy@1b0b000 {
  cell-index = <1>;
  compatible = "qcom,csiphy-v3.1", "qcom,csiphy";
  reg = <0x1b0b000 0x200>,
   <0x1b00038 0x4>;
  reg-names = "csiphy", "csiphy_clk_mux";
  interrupts = <0 79 0>;
  interrupt-names = "csiphy";
  clocks = <&clock_gcc 0x4e814a78>,
   <&clock_gcc 0x3c0a858f>,
   <&clock_gcc 0x7c0fe23a>,
   <&clock_gcc 0x4d26438f>,
   <&clock_gcc 0xa68afe9c>,
   <&clock_gcc 0x0fd1d1fa>,
   <&clock_gcc 0x9894b414>;
  clock-names = "camss_top_ahb_clk", "ispif_ahb_clk",
   "csiphy_timer_src_clk", "csiphy_timer_clk",
   "camss_ahb_src", "csi_phy_clk",
   "camss_ahb_clk";
  qcom,clock-rates = <0 0 200000000 0 0 0 0>;
 };

 qcom,csid@1b08000 {
  cell-index = <0>;
  compatible = "qcom,csid-v3.1", "qcom,csid";
  reg = <0x1b08000 0x100>;
  reg-names = "csid";
  interrupts = <0 51 0>;
  interrupt-names = "csid";
  qcom,csi-vdd-voltage = <1200000>;
  qcom,mipi-csi-vdd-supply = <&pm8916_l2>;
  clocks = <&clock_gcc 0x4e814a78>,
   <&clock_gcc 0x3c0a858f>,
   <&clock_gcc 0x175d672a>,
   <&clock_gcc 0x227e65bc>,
   <&clock_gcc 0x6b01b3e1>,
   <&clock_gcc 0x61a8a930>,
   <&clock_gcc 0x7053c7ae>,
   <&clock_gcc 0x9894b414>;
  clock-names = "camss_top_ahb_clk",
   "ispif_ahb_clk", "csi_ahb_clk", "csi_src_clk",
   "csi_clk", "csi_pix_clk",
   "csi_rdi_clk", "camss_ahb_clk";
  qcom,clock-rates = <0 0 0 200000000 0 0 0 0>;
     };

 qcom,csid@1b08400 {
  cell-index = <1>;
  compatible = "qcom,csid-v3.1", "qcom,csid";
  reg = <0x1b08400 0x100>;
  reg-names = "csid";
  interrupts = <0 52 0>;
  interrupt-names = "csid";
  qcom,csi-vdd-voltage = <1200000>;
  qcom,mipi-csi-vdd-supply = <&pm8916_l2>;
  clocks = <&clock_gcc 0x4e814a78>,
   <&clock_gcc 0x3c0a858f>,
   <&clock_gcc 0x2c2dc261>,
   <&clock_gcc 0x6a2a6c36>,
   <&clock_gcc 0x1aba4a8c>,
   <&clock_gcc 0x87fc98d8>,
   <&clock_gcc 0x6ac996fe>,
   <&clock_gcc 0x9894b414>;
  clock-names = "camss_top_ahb_clk",
   "ispif_ahb_clk", "csi_ahb_clk", "csi_src_clk",
   "csi_clk", "csi_pix_clk",
   "csi_rdi_clk", "camss_ahb_clk";
  qcom,clock-rates = <0 0 0 200000000 0 0 0 0>;
 };

 qcom,ispif@1b0a000 {
  cell-index = <0>;
  compatible = "qcom,ispif-v3.0", "qcom,ispif";
  reg = <0x1b0a000 0x500>,
   <0x1b00020 0x10>;
  reg-names = "ispif", "csi_clk_mux";
  interrupts = <0 55 0>;
  interrupt-names = "ispif";
  clocks = <&clock_gcc 0x3c0a858f>,
  <&clock_gcc 0x9894b414>,
  <&clock_gcc 0x227e65bc>,
  <&clock_gcc 0x6b01b3e1>,
  <&clock_gcc 0x61a8a930>,
  <&clock_gcc 0x7053c7ae>,
  <&clock_gcc 0x6a2a6c36>,
  <&clock_gcc 0x1aba4a8c>,
  <&clock_gcc 0x87fc98d8>,
  <&clock_gcc 0x6ac996fe>,
  <&clock_gcc 0x6a2a6c36>,
  <&clock_gcc 0x1aba4a8c>,
  <&clock_gcc 0x87fc98d8>,
  <&clock_gcc 0x6ac996fe>,
  <&clock_gcc 0x6a2a6c36>,
  <&clock_gcc 0x1aba4a8c>,
  <&clock_gcc 0x87fc98d8>,
  <&clock_gcc 0x6ac996fe>,
  <&clock_gcc 0xa0c2bd8f>,
  <&clock_gcc 0xaaa3cd97>,
  <&clock_gcc 0xcc73453c>,
  <&clock_gcc 0xa0c2bd8f>,
  <&clock_gcc 0xaaa3cd97>,
  <&clock_gcc 0xcc73453c>;
        clock-names = "ispif_ahb_clk","camss_ahb_clk",
            "csi0_src_clk", "csi0_clk",
            "csi0_pix_clk","csi0_rdi_clk", "csi1_src_clk",
            "csi1_clk", "csi1_pix_clk", "csi1_rdi_clk",
            "csi2_src_clk","csi2_clk", "csi2_pix_clk","csi2_rdi_clk",
            "csi3_src_clk","csi3_clk", "csi3_pix_clk",
            "csi3_rdi_clk", "vfe0_clk_src", "camss_vfe_vfe0_clk",
            "camss_csi_vfe0_clk","vfe1_clk_src","camss_vfe_vfe1_clk",
            "camss_csi_vfe1_clk";
 qcom,clock-rates = <0 0>;
 };

 qcom,vfe@1b10000 {
  cell-index = <0>;
  compatible = "qcom,vfe40";
  reg = <0x1b10000 0x1000>,
   <0x1b40000 0x200>;
  reg-names = "vfe", "vfe_vbif";
  interrupts = <0 57 0>;
  interrupt-names = "vfe";
  vdd-supply = <&gdsc_vfe>;
  clocks = <&clock_gcc 0x4e814a78>,
    <&clock_gcc 0xa0c2bd8f>,
    <&clock_gcc 0xaaa3cd97>,
    <&clock_gcc 0xcc73453c>,
    <&clock_gcc 0x4050f47a>,
    <&clock_gcc 0x77fe2384>,
    <&clock_gcc 0x9894b414>;
  clock-names = "camss_top_ahb_clk", "vfe_clk_src",
   "camss_vfe_vfe_clk", "camss_csi_vfe_clk", "iface_clk",
   "bus_clk", "camss_ahb_clk";
  qcom,clock-rates = <0 266670000 0 0 0 0 0>;
  };

 qcom,jpeg@1b1c000 {
  cell-index = <0>;
  compatible = "qcom,jpeg";
  reg = <0x1b1c000 0x400>,
   <0x1b60000 0xc30>;
  reg-names = "jpeg";
  interrupts = <0 59 0>;
  interrupt-names = "jpeg";
  vdd-supply = <&gdsc_jpeg>;
  clocks = <&clock_gcc 0x1ed3f032>,
    <&clock_gcc 0x3bfa7603>,
    <&clock_gcc 0x3e278896>,
    <&clock_gcc 0x4e814a78>,
    <&clock_gcc 0x9894b414>;
  clock-names = "core_clk", "iface_clk",
   "bus_clk0", "camss_top_ahb_clk",
   "camss_ahb_clk";
  qcom,clock-rates = <266670000 0 0 0 0>;
 };

 qcom,irqrouter@1b00000 {
  cell-index = <0>;
  compatible = "qcom,irqrouter";
  reg = <0x1b00000 0x100>;
  reg-names = "irqrouter";
 };

 qcom,cpp@1b04000 {
  cell-index = <0>;
  compatible = "qcom,cpp";
  reg = <0x1b04000 0x100>,
        <0x1b40000 0x200>,
        <0x1b18000 0x018>;
  reg-names = "cpp", "cpp_vbif", "cpp_hw";
  interrupts = <0 49 0>;
  interrupt-names = "cpp";
  vdd-supply = <&gdsc_vfe>;
  clocks = <&clock_gcc 0x4e814a78>,
   <&clock_gcc 0xa0c2bd8f>,
   <&clock_gcc 0xaaa3cd97>,
   <&clock_gcc 0x4050f47a>,
   <&clock_gcc 0x7118a0de>,
   <&clock_gcc 0x4ac95e14>,
   <&clock_gcc 0x77fe2384>,
   <&clock_gcc 0xfbbee8cf>,
   <&clock_gcc 0x9894b414>;
  clock-names = "camss_top_ahb_clk", "vfe_clk_src",
   "camss_vfe_vfe_clk", "iface_clk", "cpp_core_clk",
   "cpp_iface_clk", "cpp_bus_clk", "micro_iface_clk",
   "camss_ahb_clk";
  qcom,clock-rates = <0 320000000 0 80000000 320000000 0 0 0 0>;
 };

 cci: qcom,cci@1b0c000 {
  cell-index = <0>;
  compatible = "qcom,cci";
  reg = <0x1b0c000 0x1000>;
  #address-cells = <1>;
  #size-cells = <0>;
  reg-names = "cci";
  interrupts = <0 50 0>;
  interrupt-names = "cci";
  clocks = <&clock_gcc 0x4e814a78>,
    <&clock_gcc 0x822f3d97>,
    <&clock_gcc 0xa81c11ba>,
    <&clock_gcc 0xb7dd8824>,
    <&clock_gcc 0x9894b414>;
  clock-names = "camss_top_ahb_clk", "cci_src_clk",
   "cci_ahb_clk", "cci_clk", "camss_ahb_clk";
  qcom,clock-rates = <0 19200000 80000000 0 0>;
  pinctrl-names = "cci_default", "cci_suspend";
  pinctrl-0 = <&cci0_default>;
  pinctrl-1 = <&cci0_sleep>;
  gpios = <&msm_gpio 29 0>,
   <&msm_gpio 30 0>;
  qcom,gpio-tbl-num = <0 1>;
  qcom,gpio-tbl-flags = <1 1>;
  qcom,gpio-tbl-label = "CCI_I2C_DATA0",
          "CCI_I2C_CLK0";
  i2c_freq_100Khz: qcom,i2c_standard_mode {
   status = "disabled";
  };
  i2c_freq_400Khz: qcom,i2c_fast_mode {
   status = "disabled";
  };
  i2c_freq_custom: qcom,i2c_custom_mode {
   status = "disabled";
  };
 };
};

&i2c_freq_100Khz {
 qcom,hw-thigh = <78>;
 qcom,hw-tlow = <114>;
 qcom,hw-tsu-sto = <28>;
 qcom,hw-tsu-sta = <28>;
 qcom,hw-thd-dat = <10>;
 qcom,hw-thd-sta = <77>;
 qcom,hw-tbuf = <118>;
 qcom,hw-scl-stretch-en = <0>;
 qcom,hw-trdhld = <6>;
 qcom,hw-tsp = <1>;
 status = "ok";
};

&i2c_freq_400Khz {
 qcom,hw-thigh = <20>;
 qcom,hw-tlow = <28>;
 qcom,hw-tsu-sto = <21>;
 qcom,hw-tsu-sta = <21>;
 qcom,hw-thd-dat = <13>;
 qcom,hw-thd-sta = <18>;
 qcom,hw-tbuf = <25>;
 qcom,hw-scl-stretch-en = <0>;
 qcom,hw-trdhld = <6>;
 qcom,hw-tsp = <3>;
 status = "ok";
};

&i2c_freq_custom {
 qcom,hw-thigh = <15>;
 qcom,hw-tlow = <28>;
 qcom,hw-tsu-sto = <21>;
 qcom,hw-tsu-sta = <21>;
 qcom,hw-thd-dat = <13>;
 qcom,hw-thd-sta = <18>;
 qcom,hw-tbuf = <25>;
 qcom,hw-scl-stretch-en = <1>;
 qcom,hw-trdhld = <6>;
 qcom,hw-tsp = <3>;
 status = "ok";
};
# 97 "arch/arm/boot/dts/qcom/msm8916.dtsi" 2
&soc {
 #address-cells = <1>;
 #size-cells = <1>;
 ranges = <0 0 0 0xffffffff>;
 compatible = "simple-bus";

 acc0:clock-controller@b088000 {
  compatible = "qcom,arm-cortex-acc";
  reg = <0x0b088000 0x1000>,
        <0x0b008000 0x1000>;
 };

 acc1:clock-controller@b098000 {
  compatible = "qcom,arm-cortex-acc";
  reg = <0x0b098000 0x1000>,
        <0x0b008000 0x1000>;
 };

 acc2:clock-controller@b0a8000 {
  compatible = "qcom,arm-cortex-acc";
  reg = <0x0b0a8000 0x1000>,
        <0x0b008000 0x1000>;
 };

 acc3:clock-controller@b0b8000 {
  compatible = "qcom,arm-cortex-acc";
  reg = <0x0b0b8000 0x1000>,
        <0x0b008000 0x1000>;
 };

 intc: interrupt-controller@b000000 {
  compatible = "qcom,msm-qgic2";
  interrupt-controller;
  #interrupt-cells = <3>;
  reg = <0x0b000000 0x1000>,
  <0x0b002000 0x1000>;
 };

 restart@4ab000 {
  compatible = "qcom,pshold";
  reg = <0x4ab000 0x4>;
 };

 qcom,mpm2-sleep-counter@4a3000 {
  compatible = "qcom,mpm2-sleep-counter";
  reg = <0x4a3000 0x1000>;
  clock-frequency = <32768>;
 };

 timer {
  compatible = "arm,armv7-timer";
  interrupts = <1 2 0xf08>,
        <1 3 0xf08>,
        <1 4 0xf08>,
        <1 1 0xf08>;
  clock-frequency = <19200000>;
 };

 timer@b020000 {
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;
  compatible = "arm,armv7-timer-mem";
  reg = <0xb020000 0x1000>;
  clock-frequency = <19200000>;

  frame@b021000 {
   frame-number = <0>;
   interrupts = <0 8 0x4>,
         <0 7 0x4>;
   reg = <0xb021000 0x1000>,
         <0xb022000 0x1000>;
  };

  frame@b023000 {
   frame-number = <1>;
   interrupts = <0 9 0x4>;
   reg = <0xb023000 0x1000>;
   status = "disabled";
  };

  frame@b024000 {
   frame-number = <2>;
   interrupts = <0 10 0x4>;
   reg = <0xb024000 0x1000>;
   status = "disabled";
  };

  frame@b025000 {
   frame-number = <3>;
   interrupts = <0 11 0x4>;
   reg = <0xb025000 0x1000>;
   status = "disabled";
  };

  frame@b026000 {
   frame-number = <4>;
   interrupts = <0 12 0x4>;
   reg = <0xb026000 0x1000>;
   status = "disabled";
  };

  frame@b027000 {
   frame-number = <5>;
   interrupts = <0 13 0x4>;
   reg = <0xb027000 0x1000>;
   status = "disabled";
  };

  frame@b028000 {
   frame-number = <6>;
   interrupts = <0 14 0x4>;
   reg = <0xb028000 0x1000>;
   status = "disabled";
  };
 };

 clock_rpm: qcom,rpmcc@1800000 {
  compatible = "qcom,rpmcc-8916";
  reg = <0x1800000 0x80000>;
  reg-names = "cc_base";
  #clock-cells = <1>;

 };

 clock_gcc: qcom,gcc@1800000 {
  compatible = "qcom,gcc-8916";
  reg = <0x1800000 0x80000>,
        <0xb016000 0x00040>;
  reg-names = "cc_base", "apcs_base";
  vdd_dig-supply = <&pm8916_s1_corner>;
  vdd_sr2_dig-supply = <&pm8916_s1_corner_ao>;
  vdd_sr2_pll-supply = <&pm8916_l7_ao>;
  clocks = <&clock_rpm 0x23f5649f>,
                         <&clock_rpm 0x2fdd2c7c>;
  clock-names = "xo", "xo_a";
  #clock-cells = <1>;
 };

 clock_gcc_mdss: qcom,gcc-mdss@1a98300 {
  compatible = "qcom,gcc-mdss-8916";
  clocks = <&mdss_dsi0_pll 0x8b6f83d8>,
    <&mdss_dsi0_pll 0x3a911c53>;
  clock-names = "pixel_src", "byte_src";
  #clock-cells = <1>;
 };

 clock_debug: qcom,cc-debug@1874000 {
  compatible = "qcom,cc-debug-8916";
  reg = <0x1874000 0x4>,
        <0xb01101c 0x8>;
  reg-names = "cc_base", "meas";
  clocks = <&clock_rpm 0x25cd1f3a>;
  clock-names = "rpm_debug_mux";
  #clock-cells = <1>;
 };

 tsens: tsens@4a8000 {
  compatible = "qcom,msm8916-tsens";
  reg = <0x4a8000 0x2000>,
        <0x5c000 0x1000>;
  reg-names = "tsens_physical", "tsens_eeprom_physical";
  interrupts = <0 184 0>;
  qcom,sensors = <5>;
  qcom,slope = <3200 3200 3200 3200 3200>;
  qcom,sensor-id = <0 1 2 4 5>;
 };

 qcom,clock-a7@0b011050 {
  compatible = "qcom,clock-a53-8916";
  reg = <0x0b011050 0x8>,
        <0x0005c004 0x8>;
  reg-names = "rcg-base", "efuse1";
  qcom,safe-freq = < 400000000 >;
  cpu-vdd-supply = <&apc_vreg_corner>;
  clocks = <&clock_gcc 0x6b2fb034>,
    <&clock_gcc 0xf761da94>;
  clock-names = "clk-4", "clk-5";
  qcom,speed0-bin-v0 =
   < 0 0>,
   < 200000000 1>,
   < 400000000 2>,
   < 533333000 3>,
   < 800000000 4>,
   < 998400000 5>,
   < 1094400000 6>,
   < 1152000000 7>,
   < 1209600000 8>;

  qcom,speed1-bin-v0 =
   < 0 0>,
   < 200000000 1>,
   < 400000000 2>,
   < 533333000 3>,
   < 800000000 4>,
   < 998400000 5>,
   < 1094400000 6>,
   < 1152000000 7>;
 };

 qcom,cpubw {
  compatible = "qcom,cpubw";
  qcom,cpu-mem-ports = <1 512>;
  qcom,bw-tbl =


   < 762 >,
   < 1525 >,
   < 3051 >,
   < 4066 >;
  qcom,ab-tbl =
   < 229 >,
   < 458 >,
   < 915 >,
   < 1220 >;
 };

 qcom,msm-cpufreq@0 {
  reg = <0 4>;
  compatible = "qcom,msm-cpufreq";
  qcom,cpufreq-table =
    < 200000 762>,
    < 400000 762>,
    < 533330 1525>,
    < 800000 1525>,
    < 998400 3051>,
    < 1094400 3051>,
    < 1152000 4066>,
    < 1209600 4066>;
 };

 qcom,sps {
  compatible = "qcom,msm_sps_4k";
  qcom,device-type = <3>;
  qcom,pipe-attr-ee;
 };

 blsp1_uart1: uart@78af000 {
  compatible = "qcom,msm-hsuart-v14";
  reg = <0x78af000 0x200>,
        <0x7884000 0x23000>;
  reg-names = "core_mem", "bam_mem";
  interrupt-names = "core_irq", "bam_irq", "wakeup_irq";
  #address-cells = <0>;
  interrupt-parent = <&blsp1_uart1>;
  interrupts = <0 1 2>;
  #interrupt-cells = <1>;
  interrupt-map-mask = <0xffffffff>;
  interrupt-map = <0 &intc 0 107 0
    1 &intc 0 238 0
    2 &msm_gpio 1 0>;

  qcom,inject-rx-on-wakeup = <1>;
  qcom,rx-char-to-inject = <0xFD>;

  qcom,bam-tx-ep-pipe-index = <0>;
  qcom,bam-rx-ep-pipe-index = <1>;
  qcom,master-id = <86>;

  clocks = <&clock_gcc 0xc7c62f90>,
    <&clock_gcc 0x8caa5b4f>;
  clock-names = "core_clk", "iface_clk";

  qcom,msm-bus,name = "blsp1_uart1";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
    <86 512 0 0>,
    <86 512 500 800>;
  pinctrl-names = "sleep", "default";
  pinctrl-0 = <&hsuart_sleep>;
  pinctrl-1 = <&hsuart_active>;
  status = "disabled";
 };

 blsp1_uart2: serial@78b0000 {
  compatible = "qcom,msm-lsuart-v14";
  reg = <0x78b0000 0x200>;
  interrupts = <0 108 0>;
  status = "disabled";
  clocks = <&clock_gcc 0xf8a61c96>,
    <&clock_gcc 0x8caa5b4f>;
  clock-names = "core_clk", "iface_clk";
 };

 qcom,usbbam@78c4000 {
  compatible = "qcom,usb-bam-msm";
  reg = <0x78c4000 0x15000>;
  reg-names = "hsusb";
  interrupts = <0 135 0>;
  interrupt-names = "hsusb";
  qcom,usb-bam-num-pipes = <2>;
  qcom,usb-bam-fifo-baseaddr = <0x08603800>;
  qcom,ignore-core-reset-ack;
  qcom,disable-clk-gating;

  qcom,pipe0 {
   label = "hsusb-qdss-in-0";
   qcom,usb-bam-mem-type = <3>;
   qcom,bam-type = <1>;
   qcom,dir = <1>;
   qcom,pipe-num = <0>;
   qcom,peer-bam = <1>;
   qcom,src-bam-physical-address = <0x884000>;
   qcom,src-bam-pipe-index = <0>;
   qcom,dst-bam-physical-address = <0x78c4000>;
   qcom,dst-bam-pipe-index = <0>;
   qcom,data-fifo-offset = <0x0>;
   qcom,data-fifo-size = <0x600>;
   qcom,descriptor-fifo-offset = <0x600>;
   qcom,descriptor-fifo-size = <0x200>;
   qcom,reset-bam-on-connect;
  };
 };

 usb_otg: usb@78d9000 {
  compatible = "qcom,hsusb-otg";

  reg = <0x78d9000 0x400>;
  interrupts = <0 134 0>,<0 140 0>;
  interrupt-names = "core_irq", "async_irq";

  hsusb_vdd_dig-supply = <&pm8916_s1_corner>;
  HSUSB_1p8-supply = <&pm8916_l7>;
  HSUSB_3p3-supply = <&pm8916_l13>;
  qcom,vdd-voltage-level = <1 5 7>;

  qcom,hsusb-otg-phy-init-seq =
   <0x44 0x80 0x6B 0x81 0x24 0x82 0x13 0x83 0xffffffff>;
  qcom,hsusb-otg-phy-type = <2>;
  qcom,hsusb-otg-mode = <1>;
  qcom,hsusb-otg-otg-control = <2>;
  qcom,dp-manual-pullup;

  qcom,msm-bus,name = "usb2";
  qcom,msm-bus,num-cases = <3>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
    <87 512 0 0>,
    <87 512 80000 0>,
    <87 512 6000 6000>;
  clocks = <&clock_gcc 0x72ce8032>,
    <&clock_gcc 0xa11972e5>,
    <&clock_gcc 0x6caa736f>,
    <&clock_rpm 0xea410834>,
    <&clock_rpm 0x34b7821b>,
    <&clock_rpm 0x11d6a74e>,
    <&clock_rpm 0x79bca5cc>;
  clock-names = "iface_clk", "core_clk", "sleep_clk",
    "bimc_clk", "snoc_clk", "pcnoc_clk",
    "xo";
  qcom,bus-clk-rate = <400000000 200000000 100000000>;
 };

 android_usb: android_usb@086000c8 {
  compatible = "qcom,android-usb";
  reg = <0x086000c8 0xc8>;
  qcom,android-usb-swfi-latency = <1>;
  qcom,android-usb-uicc-nluns = /bits/ 8 <1>;
 };

 rmtfs_sharedmem {
  compatible = "qcom,sharedmem-uio";
  reg = <0x86700000 0xe0000>;
  reg-names = "rmtfs";
 };

 dsp_sharedmem {
  compatible = "qcom,sharedmem-uio";
  reg = <0x867e0000 0x20000>;
  reg-names = "rfsa_dsp";
 };

 mdm_sharedmem {
  compatible = "qcom,sharedmem-uio";
  reg = <0x867e0000 0x20000>;
  reg-names = "rfsa_mdm";
 };

 jtag_mm0: jtagmm@85c000 {
  compatible = "qcom,jtagv8-mm";
  reg = <0x85c000 0x1000>,
        <0x850000 0x1000>;
  reg-names = "etm-base","debug-base";

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 jtag_mm1: jtagmm@85d000 {
  compatible = "qcom,jtagv8-mm";
  reg = <0x85d000 0x1000>,
        <0x852000 0x1000>;
  reg-names = "etm-base","debug-base";

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 jtag_mm2: jtagmm@85e000 {
  compatible = "qcom,jtagv8-mm";
  reg = <0x85e000 0x1000>,
        <0x854000 0x1000>;
  reg-names = "etm-base","debug-base";

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 jtag_mm3: jtagmm@85f000 {
  compatible = "qcom,jtagv8-mm";
  reg = <0x85f000 0x1000>,
        <0x856000 0x1000>;
  reg-names = "etm-base","debug-base";

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 sdhc_1: sdhci@07824000 {
  compatible = "qcom,sdhci-msm";
  reg = <0x07824900 0x11c>, <0x07824000 0x800>;
  reg-names = "hc_mem", "core_mem";

  interrupts = <0 123 0>, <0 138 0>;
  interrupt-names = "hc_irq", "pwr_irq";

  qcom,bus-width = <8>;

  qcom,cpu-dma-latency-us = <701>;
  qcom,msm-bus,name = "sdhc1";
  qcom,msm-bus,num-cases = <8>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps = <78 512 0 0>,
    <78 512 1600 3200>,
    <78 512 80000 160000>,
    <78 512 100000 200000>,
    <78 512 200000 400000>,
    <78 512 400000 800000>,
    <78 512 400000 800000>,
    <78 512 2048000 4096000>;
  qcom,bus-bw-vectors-bps = <0 400000 20000000 25000000 50000000
      100000000 200000000 4294967295>;
  clocks = <&clock_gcc 0x691e0caa>,
    <&clock_gcc 0x9ad6fb96>;
  clock-names = "iface_clk", "core_clk";

         qcom,clk-rates = <400000 25000000 50000000 100000000>;
         qcom,bus-speed-mode = "DDR_1p8v";
  status = "disabled";
 };

 sdhc_2: sdhci@07864000 {
  compatible = "qcom,sdhci-msm";
  reg = <0x07864900 0x11c>, <0x07864000 0x800>;
  reg-names = "hc_mem", "core_mem";

  interrupts = <0 125 0>, <0 221 0>;
  interrupt-names = "hc_irq", "pwr_irq";

  qcom,bus-width = <4>;

  qcom,cpu-dma-latency-us = <701>;
  qcom,msm-bus,name = "sdhc2";
  qcom,msm-bus,num-cases = <8>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps = <81 512 0 0>,
    <81 512 1600 3200>,
    <81 512 80000 160000>,
    <81 512 100000 200000>,
    <81 512 200000 400000>,
    <81 512 400000 800000>,
    <81 512 400000 800000>,
    <81 512 2048000 4096000>;
  qcom,bus-bw-vectors-bps = <0 400000 20000000 25000000 50000000
      100000000 200000000 4294967295>;
  clocks = <&clock_gcc 0x23d5727f>,
    <&clock_gcc 0x861b20ac>;
  clock-names = "iface_clk", "core_clk";

  qcom,clk-rates = <400000 25000000 50000000 100000000 200000000>;

  status = "disabled";
 };

 qcom,ipc-spinlock@1905000 {
  compatible = "qcom,ipc-spinlock-sfpb";
  reg = <0x1905000 0x8000>;
  qcom,num-locks = <8>;
 };

 qcom,msm-adsp-loader {
  compatible = "qcom,adsp-loader";
  qcom,adsp-state = <0>;
  qcom,proc-img-to-load = "modem";
 };

 qcom_crypto: qcrypto@720000 {
  compatible = "qcom,qcrypto";
  reg = <0x720000 0x20000>,
        <0x704000 0x20000>;
  reg-names = "crypto-base","crypto-bam-base";
  interrupts = <0 207 0>;
  qcom,bam-pipe-pair = <2>;
  qcom,ce-hw-instance = <0>;
  qcom,ce-device = <0>;
  qcom,ce-hw-shared;
  qcom,msm-bus,name = "qcrypto-noc";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
    <55 512 0 0>,
    <55 512 3936000 393600>;
  clocks = <&clock_gcc 0x37a21414>,
    <&clock_gcc 0x00d390d2>,
    <&clock_gcc 0x94de4919>,
    <&clock_gcc 0xd4415c9b>;
  clock-names = "core_clk_src", "core_clk",
    "iface_clk", "bus_clk";
  status = "disabled";
 };

 qcom_cedev: qcedev@720000 {
  compatible = "qcom,qcedev";
  reg = <0x720000 0x20000>,
        <0x704000 0x20000>;
  reg-names = "crypto-base","crypto-bam-base";
  interrupts = <0 207 0>;
  qcom,bam-pipe-pair = <1>;
  qcom,ce-hw-instance = <0>;
  qcom,ce-device = <0>;
  qcom,ce-hw-shared;
  qcom,msm-bus,name = "qcedev-noc";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
    <55 512 0 0>,
    <55 512 3936000 393600>;
  clocks = <&clock_gcc 0x37a21414>,
    <&clock_gcc 0x00d390d2>,
    <&clock_gcc 0x94de4919>,
    <&clock_gcc 0xd4415c9b>;
  clock-names = "core_clk_src", "core_clk",
    "iface_clk", "bus_clk";
  status = "disabled";
 };

 qcom_seecom: qseecom@8e700000 {
  compatible = "qcom,qseecom";
  reg = <0x86000000 0x300000>;
  reg-names = "secapp-region";
  qcom,disk-encrypt-pipe-pair = <2>;
  qcom,hlos-ce-hw-instance = <0>;
  qcom,qsee-ce-hw-instance = <0>;
  qcom,msm-bus,name = "qseecom-noc";
  qcom,msm-bus,num-cases = <4>;
  qcom,msm-bus,num-paths = <1>;
  qcom,support-bus-scaling;
  qcom,msm-bus,vectors-KBps =
    <55 512 0 0>,
    <55 512 0 0>,
    <55 512 120000 1200000>,
    <55 512 393600 3936000>;
  clocks = <&clock_gcc 0x37a21414>,
    <&clock_gcc 0x00d390d2>,
    <&clock_gcc 0x94de4919>,
    <&clock_gcc 0xd4415c9b>;
  clock-names = "core_clk_src", "core_clk",
    "iface_clk", "bus_clk";
  status = "disabled";
 };

 qcom,wdt@b017000 {
  compatible = "qcom,msm-watchdog";
  reg = <0xb017000 0x1000>;
  interrupts = <0 3 0>, <0 4 0>;
  qcom,bark-time = <13000>;
  qcom,pet-time = <10000>;
  qcom,ipi-ping;
 };

 qcom,msm-rtb {
  compatible = "qcom,msm-rtb";
  qcom,rtb-size = <0x100000>;
 };

 qcom,smem@86300000 {
  compatible = "qcom,smem";
  reg = <0x86300000 0x100000>,
   <0x0b011008 0x4>,
   <0x60000 0x8000>,
   <0x193D000 0x8>;
  reg-names = "smem", "irq-reg-base", "aux-mem1", "smem_targ_info_reg";
  qcom,mpu-enabled;

  qcom,smd-modem {
   compatible = "qcom,smd";
   qcom,smd-edge = <0>;
   qcom,smd-irq-offset = <0x0>;
   qcom,smd-irq-bitmask = <0x1000>;
   qcom,pil-string = "modem";
   interrupts = <0 25 1>;
  };

  qcom,smsm-modem {
   compatible = "qcom,smsm";
   qcom,smsm-edge = <0>;
   qcom,smsm-irq-offset = <0x0>;
   qcom,smsm-irq-bitmask = <0x2000>;
   interrupts = <0 26 1>;
  };

  qcom,smd-wcnss {
   compatible = "qcom,smd";
   qcom,smd-edge = <6>;
   qcom,smd-irq-offset = <0x0>;
   qcom,smd-irq-bitmask = <0x20000>;
   qcom,pil-string = "wcnss";
   interrupts = <0 142 1>;
  };

  qcom,smsm-wcnss {
   compatible = "qcom,smsm";
   qcom,smsm-edge = <6>;
   qcom,smsm-irq-offset = <0x0>;
   qcom,smsm-irq-bitmask = <0x80000>;
   interrupts = <0 144 1>;
  };

  qcom,smd-rpm {
   compatible = "qcom,smd";
   qcom,smd-edge = <15>;
   qcom,smd-irq-offset = <0x0>;
   qcom,smd-irq-bitmask = <0x1>;
   interrupts = <0 168 1>;
   qcom,irq-no-suspend;
  };
 };

        rpm_bus: qcom,rpm-smd {
                compatible = "qcom,rpm-smd";
                rpm-channel-name = "rpm_requests";
                rpm-channel-type = <15>;
        };

 qcom,bam_dmux@4044000 {
  compatible = "qcom,bam_dmux";
  reg = <0x4044000 0x19000>;
  interrupts = <0 29 1>;
  qcom,rx-ring-size = <32>;
 };

 qcom_tzlog: tz-log@8600720 {
  compatible = "qcom,tz-log";
  reg = <0x08600720 0x1000>;
  status = "disabled";
 };

 qcom_rng: qrng@22000 {
  compatible = "qcom,msm-rng";
  reg = <0x22000 0x200>;
  qcom,msm-rng-iface-clk;
  qcom,msm-bus,name = "msm-rng-noc";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
    <1 618 0 0>,
    <1 618 0 800>;
  clocks = <&clock_gcc 0x397e7eaa>;
  clock-names = "iface_clk";
  status = "disabled";
 };

 qcom,msm-pcm {
  compatible = "qcom,msm-pcm-dsp";
  qcom,msm-pcm-dsp-id = <0>;
 };

 qcom,msm-pcm-routing {
  compatible = "qcom,msm-pcm-routing";
 };

 qcom,msm-pcm-low-latency {
  compatible = "qcom,msm-pcm-dsp";
  qcom,msm-pcm-dsp-id = <1>;
  qcom,msm-pcm-low-latency;
  qcom,latency-level = "ultra";
 };

 qcom,msm-pcm-lpa {
  compatible = "qcom,msm-pcm-lpa";
 };

 qcom,msm-compress-dsp {
  compatible = "qcom,msm-compress-dsp";
 };

 qcom,msm-voip-dsp {
  compatible = "qcom,msm-voip-dsp";
 };

 qcom,msm-pcm-voice {
  compatible = "qcom,msm-pcm-voice";
  qcom,destroy-cvd;
  qcom,vote-bms;
 };

 qcom,msm-stub-codec {
  compatible = "qcom,msm-stub-codec";
 };

 qcom,msm-dai-fe {
  compatible = "qcom,msm-dai-fe";
 };

 qcom,msm-pcm-afe {
  compatible = "qcom,msm-pcm-afe";
 };

 qcom,msm-voice-svc {
  compatible = "qcom,msm-voice-svc";
 };

 qcom,msm-pcm-loopback {
  compatible = "qcom,msm-pcm-loopback";
 };

 qcom,msm-dai-mi2s {
  compatible = "qcom,msm-dai-mi2s";
  qcom,msm-dai-q6-mi2s-prim {
   compatible = "qcom,msm-dai-q6-mi2s";
   qcom,msm-dai-q6-mi2s-dev-id = <0>;
   qcom,msm-mi2s-rx-lines = <3>;
   qcom,msm-mi2s-tx-lines = <0>;
  };

  qcom,msm-dai-q6-mi2s-sec {
   compatible = "qcom,msm-dai-q6-mi2s";
   qcom,msm-dai-q6-mi2s-dev-id = <1>;
   qcom,msm-mi2s-rx-lines = <1>;
   qcom,msm-mi2s-tx-lines = <0>;
  };

  qcom,msm-dai-q6-mi2s-quat {
   compatible = "qcom,msm-dai-q6-mi2s";
   qcom,msm-dai-q6-mi2s-dev-id = <3>;
   qcom,msm-mi2s-rx-lines = <1>;
   qcom,msm-mi2s-tx-lines = <2>;
  };

  qcom,msm-dai-q6-mi2s-tert {
   compatible = "qcom,msm-dai-q6-mi2s";
   qcom,msm-dai-q6-mi2s-dev-id = <2>;
   qcom,msm-mi2s-rx-lines = <0>;
   qcom,msm-mi2s-tx-lines = <3>;
  };
 };

 qcom,msm-dai-q6-hdmi {
  compatible = "qcom,msm-dai-q6-hdmi";
  qcom,msm-dai-q6-dev-id = <8>;
 };

 qcom,msm-lsm-client {
  compatible = "qcom,msm-lsm-client";
 };

 qcom,msm-dai-q6 {
  compatible = "qcom,msm-dai-q6";
  qcom,msm-dai-q6-sb-0-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16384>;
  };

  qcom,msm-dai-q6-sb-0-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16385>;
  };

  qcom,msm-dai-q6-sb-1-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16386>;
  };

  qcom,msm-dai-q6-sb-1-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16387>;
  };

  qcom,msm-dai-q6-sb-3-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16390>;
  };

  qcom,msm-dai-q6-sb-3-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16391>;
  };

  qcom,msm-dai-q6-sb-4-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16392>;
  };

  qcom,msm-dai-q6-sb-4-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16393>;
  };

  qcom,msm-dai-q6-bt-sco-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <12288>;
  };

  qcom,msm-dai-q6-bt-sco-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <12289>;
  };

  qcom,msm-dai-q6-int-fm-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <12292>;
  };

  qcom,msm-dai-q6-int-fm-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <12293>;
  };

  qcom,msm-dai-q6-be-afe-pcm-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <224>;
  };

  qcom,msm-dai-q6-be-afe-pcm-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <225>;
  };

  qcom,msm-dai-q6-afe-proxy-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <241>;
  };

  qcom,msm-dai-q6-afe-proxy-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <240>;
  };

  qcom,msm-dai-q6-incall-record-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <32771>;
  };

  qcom,msm-dai-q6-incall-record-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <32772>;
  };

  qcom,msm-dai-q6-incall-music-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <32773>;
  };

  qcom,msm-dai-q6-incall-music-2-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <32770>;
  };
 };

 qcom,msm-pcm-hostless {
  compatible = "qcom,msm-pcm-hostless";
 };

 qcom,msm-pri-auxpcm {
  compatible = "qcom,msm-auxpcm-dev";
  qcom,msm-cpudai-auxpcm-mode = <0>, <0>;
  qcom,msm-cpudai-auxpcm-sync = <1>, <1>;
  qcom,msm-cpudai-auxpcm-frame = <5>, <4>;
  qcom,msm-cpudai-auxpcm-quant = <2>, <2>;
  qcom,msm-cpudai-auxpcm-slot = <1>, <1>;
  qcom,msm-cpudai-auxpcm-data = <0>, <0>;
  qcom,msm-cpudai-auxpcm-pcm-clk-rate = <2048000>, <2048000>;
  qcom,msm-auxpcm-interface = "primary";
 };

 qcom,msm-audio-ion {
  compatible = "qcom,msm-audio-ion";
 };

 qcom,smdtty {
  compatible = "qcom,smdtty";

  smdtty_apps_fm: qcom,smdtty-apps-fm {
   qcom,smdtty-remote = "wcnss";
   qcom,smdtty-port-name = "APPS_FM";
  };

  smdtty_apps_riva_bt_acl: smdtty-apps-riva-bt-acl {
   qcom,smdtty-remote = "wcnss";
   qcom,smdtty-port-name = "APPS_RIVA_BT_ACL";
  };

  smdtty_apps_riva_bt_cmd: qcom,smdtty-apps-riva-bt-cmd {
   qcom,smdtty-remote = "wcnss";
   qcom,smdtty-port-name = "APPS_RIVA_BT_CMD";
  };

  smdtty_mbalbridge: qcom,smdtty-mbalbridge {
   qcom,smdtty-remote = "modem";
   qcom,smdtty-port-name = "MBALBRIDGE";
  };

  smdtty_apps_riva_ant_cmd: smdtty-apps-riva-ant-cmd {
   qcom,smdtty-remote = "wcnss";
   qcom,smdtty-port-name = "APPS_RIVA_ANT_CMD";
  };

  smdtty_apps_riva_ant_data: smdtty-apps-riva-ant-data {
   qcom,smdtty-remote = "wcnss";
   qcom,smdtty-port-name = "APPS_RIVA_ANT_DATA";
  };

  smdtty_data1: qcom,smdtty-data1 {
   qcom,smdtty-remote = "modem";
   qcom,smdtty-port-name = "DATA1";
  };

  smdtty_data4: qcom,smdtty-data4 {
   qcom,smdtty-remote = "modem";
   qcom,smdtty-port-name = "DATA4";
  };

  smdtty_data11: qcom,smdtty-data11 {
   qcom,smdtty-remote = "modem";
   qcom,smdtty-port-name = "DATA11";
  };

  smdtty_data21: qcom,smdtty-data21 {
   qcom,smdtty-remote = "modem";
   qcom,smdtty-port-name = "DATA21";
  };

  smdtty_loopback: smdtty-loopback {
   qcom,smdtty-remote = "modem";
   qcom,smdtty-port-name = "LOOPBACK";
   qcom,smdtty-dev-name = "LOOPBACK_TTY";
  };
 };

 qcom,smdpkt {
  compatible = "qcom,smdpkt";

  qcom,smdpkt-data5-cntl {
   qcom,smdpkt-remote = "modem";
   qcom,smdpkt-port-name = "DATA5_CNTL";
   qcom,smdpkt-dev-name = "smdcntl0";
  };

  qcom,smdpkt-data6-cntl {
   qcom,smdpkt-remote = "modem";
   qcom,smdpkt-port-name = "DATA6_CNTL";
   qcom,smdpkt-dev-name = "smdcntl1";
  };

  qcom,smdpkt-data7-cntl {
   qcom,smdpkt-remote = "modem";
   qcom,smdpkt-port-name = "DATA7_CNTL";
   qcom,smdpkt-dev-name = "smdcntl2";
  };

  qcom,smdpkt-data8-cntl {
   qcom,smdpkt-remote = "modem";
   qcom,smdpkt-port-name = "DATA8_CNTL";
   qcom,smdpkt-dev-name = "smdcntl3";
  };

  qcom,smdpkt-data9-cntl {
   qcom,smdpkt-remote = "modem";
   qcom,smdpkt-port-name = "DATA9_CNTL";
   qcom,smdpkt-dev-name = "smdcntl4";
  };

  qcom,smdpkt-data12-cntl {
   qcom,smdpkt-remote = "modem";
   qcom,smdpkt-port-name = "DATA12_CNTL";
   qcom,smdpkt-dev-name = "smdcntl5";
  };

  qcom,smdpkt-data13-cntl {
   qcom,smdpkt-remote = "modem";
   qcom,smdpkt-port-name = "DATA13_CNTL";
   qcom,smdpkt-dev-name = "smdcntl6";
  };

  qcom,smdpkt-data14-cntl {
   qcom,smdpkt-remote = "modem";
   qcom,smdpkt-port-name = "DATA14_CNTL";
   qcom,smdpkt-dev-name = "smdcntl7";
  };

  qcom,smdpkt-data15-cntl {
   qcom,smdpkt-remote = "modem";
   qcom,smdpkt-port-name = "DATA15_CNTL";
   qcom,smdpkt-dev-name = "smdcntl9";
  };

  qcom,smdpkt-data16-cntl {
   qcom,smdpkt-remote = "modem";
   qcom,smdpkt-port-name = "DATA16_CNTL";
   qcom,smdpkt-dev-name = "smdcntl10";
  };

  qcom,smdpkt-data17-cntl {
   qcom,smdpkt-remote = "modem";
   qcom,smdpkt-port-name = "DATA17_CNTL";
   qcom,smdpkt-dev-name = "smdcntl11";
  };

  qcom,smdpkt-data22 {
   qcom,smdpkt-remote = "modem";
   qcom,smdpkt-port-name = "DATA22";
   qcom,smdpkt-dev-name = "smd22";
  };

  qcom,smdpkt-data23-cntl {
   qcom,smdpkt-remote = "modem";
   qcom,smdpkt-port-name = "DATA23_CNTL";
   qcom,smdpkt-dev-name = "smdcnt_rev0";
  };

  qcom,smdpkt-data24-cntl {
   qcom,smdpkt-remote = "modem";
   qcom,smdpkt-port-name = "DATA24_CNTL";
   qcom,smdpkt-dev-name = "smdcnt_rev1";
  };

  qcom,smdpkt-data25-cntl {
   qcom,smdpkt-remote = "modem";
   qcom,smdpkt-port-name = "DATA25_CNTL";
   qcom,smdpkt-dev-name = "smdcnt_rev2";
  };

  qcom,smdpkt-data26-cntl {
   qcom,smdpkt-remote = "modem";
   qcom,smdpkt-port-name = "DATA26_CNTL";
   qcom,smdpkt-dev-name = "smdcnt_rev3";
  };

  qcom,smdpkt-data27-cntl {
   qcom,smdpkt-remote = "modem";
   qcom,smdpkt-port-name = "DATA27_CNTL";
   qcom,smdpkt-dev-name = "smdcnt_rev4";
  };

  qcom,smdpkt-data28-cntl {
   qcom,smdpkt-remote = "modem";
   qcom,smdpkt-port-name = "DATA28_CNTL";
   qcom,smdpkt-dev-name = "smdcnt_rev5";
  };

  qcom,smdpkt-data29-cntl {
   qcom,smdpkt-remote = "modem";
   qcom,smdpkt-port-name = "DATA29_CNTL";
   qcom,smdpkt-dev-name = "smdcnt_rev6";
  };

  qcom,smdpkt-data30-cntl {
   qcom,smdpkt-remote = "modem";
   qcom,smdpkt-port-name = "DATA30_CNTL";
   qcom,smdpkt-dev-name = "smdcnt_rev7";
  };

  qcom,smdpkt-data31-cntl {
   qcom,smdpkt-remote = "modem";
   qcom,smdpkt-port-name = "DATA31_CNTL";
   qcom,smdpkt-dev-name = "smdcnt_rev8";
  };

  qcom,smdpkt-data40-cntl {
   qcom,smdpkt-remote = "modem";
   qcom,smdpkt-port-name = "DATA40_CNTL";
   qcom,smdpkt-dev-name = "smdcntl8";
  };

  qcom,smdpkt-apr-apps2 {
   qcom,smdpkt-remote = "modem";
   qcom,smdpkt-port-name = "apr_apps2";
   qcom,smdpkt-dev-name = "apr_apps2";
  };

  qcom,smdpkt-loopback {
   qcom,smdpkt-remote = "modem";
   qcom,smdpkt-port-name = "LOOPBACK";
   qcom,smdpkt-dev-name = "smd_pkt_loopback";
  };
 };

 qcom,iris-fm {
  compatible = "qcom,iris_fm";
 };

 qcom,wcnss-wlan@0a000000 {
  compatible = "qcom,wcnss_wlan";
  reg = <0x0a000000 0x280000>,
   <0xb011008 0x04>,
   <0x0a21b000 0x3000>,
   <0x03204000 0x00000100>,
   <0x03200800 0x00000200>,
   <0x0A100400 0x00000200>,
   <0x0A205050 0x00000200>,
   <0x0A219000 0x00000020>,
   <0x0A080488 0x00000008>,
   <0x0A080fb0 0x00000008>,
   <0x0A08040c 0x00000008>,
   <0x0A0120a8 0x00000008>,
   <0x0A012448 0x00000008>,
   <0x0A080c00 0x00000001>;

  reg-names = "wcnss_mmio", "wcnss_fiq",
       "pronto_phy_base", "riva_phy_base",
       "riva_ccu_base", "pronto_a2xb_base",
       "pronto_ccpu_base", "pronto_saw2_base",
       "wlan_tx_phy_aborts","wlan_brdg_err_source",
       "wlan_tx_status", "alarms_txctl",
       "alarms_tactl", "pronto_mcu_base";

  interrupts = <0 145 0 0 146 0>;
  interrupt-names = "wcnss_wlantx_irq", "wcnss_wlanrx_irq";

  qcom,pronto-vddmx-supply = <&pm8916_l3>;
  qcom,pronto-vddcx-supply = <&pm8916_s1_corner>;
  qcom,pronto-vddpx-supply = <&pm8916_l7>;
  qcom,iris-vddxo-supply = <&pm8916_l7>;
  qcom,iris-vddrfa-supply = <&pm8916_s3>;
  qcom,iris-vddpa-supply = <&pm8916_l9>;
  qcom,iris-vdddig-supply = <&pm8916_l5>;

  pinctrl-names = "wcnss_default", "wcnss_sleep",
      "wcnss_gpio_default";
  pinctrl-0 = <&wcnss_default>;
  pinctrl-1 = <&wcnss_sleep>;
  pinctrl-2 = <&wcnss_gpio_default>;

  gpios = <&msm_gpio 40 0>, <&msm_gpio 41 0>, <&msm_gpio 42 0>,
     <&msm_gpio 43 0>, <&msm_gpio 44 0>;

  clocks = <&clock_rpm 0x0116b76f>,
    <&clock_rpm 0x24a30992>,
    <&clock_debug 0x8121ac15>,
    <&clock_gcc 0x709f430b>;
  clock-names = "xo", "rf_clk", "measure", "wcnss_debug";

  qcom,has-autodetect-xo;
  qcom,wlan-rx-buff-count = <512>;
  qcom,is-pronto-vt;
  qcom,has-pronto-hw;
  qcom,wcnss-adc_tm = <&pm8916_adc_tm>;
 };

 spi_0: spi@78b7000 {
  compatible = "qcom,spi-qup-v2";
                #address-cells = <1>;
                #size-cells = <0>;
                reg-names = "spi_physical", "spi_bam_physical";
                reg = <0x78b7000 0x600>,
                      <0x7884000 0x23000>;
                interrupt-names = "spi_irq", "spi_bam_irq";
                interrupts = <0 97 0>, <0 238 0>;
                spi-max-frequency = <50000000>;
                pinctrl-names = "default", "sleep";


  clocks = <&clock_gcc 0x8caa5b4f>,
    <&clock_gcc 0xfb978880>;
  clock-names = "iface_clk", "core_clk";
                qcom,infinite-mode = <0>;
  qcom,use-bam;
  qcom,use-pinctrl;
                qcom,ver-reg-exists;
                qcom,bam-consumer-pipe-index = <8>;
                qcom,bam-producer-pipe-index = <9>;
                qcom,master-id = <86>;

  lattice,spi-usb@0 {
   compatible = "lattice,ice40-spi-usb";
   reg = <0>;
   spi-max-frequency = <50000000>;
   spi-cpol = <1>;
   spi-cpha = <1>;
   core-vcc-supply = <&pm8916_l2>;
   spi-vcc-supply = <&pm8916_l5>;
   lattice,reset-gpio = <&msm_gpio 3 0>;
   lattice,config-done-gpio = <&msm_gpio 1 0>;
   lattice,vcc-en-gpio = <&msm_gpio 114 0>;
   lattice,clk-en-gpio = <&msm_gpio 0 0>;

   clocks = <&clock_rpm 0x498938e5>;
   clock-names = "xo";
   pinctrl-names = "default", "sleep";
   pinctrl-0 = <&ice40_default>;
   pinctrl-1 = <&ice40_sleep>;
  };
        };

 i2c_0: i2c@78b6000 {
  compatible = "qcom,i2c-msm-v2";
  #address-cells = <1>;
  #size-cells = <0>;
  reg-names = "qup_phys_addr", "bam_phys_addr";
  reg = <0x78b6000 0x600>,
        <0x7884000 0x23000>;
  interrupt-names = "qup_irq", "bam_irq";
  interrupts = <0 96 0>, <0 238 0>;
  clocks = <&clock_gcc 0x8caa5b4f>,
    <&clock_gcc 0x1076f220>;
  clock-names = "iface_clk", "core_clk";
  qcom,clk-freq-out = <100000>;
  qcom,clk-freq-in = <19200000>;
  pinctrl-names = "i2c_active", "i2c_sleep", "i2c_defult";
  pinctrl-0 = <&i2c_0_active>;
  pinctrl-1 = <&i2c_0_sleep>;
  pinctrl-2 = <&i2c_0_defult>;
  gpios = <&msm_gpio 7 0>, <&msm_gpio 6 0>;
  qcom,noise-rjct-scl = <0>;
  qcom,noise-rjct-sda = <0>;
  qcom,bam-pipe-idx-cons = <6>;
  qcom,bam-pipe-idx-prod = <7>;
  qcom,master-id = <86>;
 };

 i2c_5: i2c@78b9000 {
  compatible = "qcom,i2c-msm-v2";
  #address-cells = <1>;
  #size-cells = <0>;
  reg-names = "qup_phys_addr", "bam_phys_addr";
  reg = <0x78b9000 0x600>,
        <0x7884000 0x23000>;
  interrupt-names = "qup_irq", "bam_irq";
  interrupts = <0 99 0>, <0 238 0>;
  clocks = <&clock_gcc 0x8caa5b4f>,
    <&clock_gcc 0xacae5604>;
  clock-names = "iface_clk", "core_clk";
  qcom,clk-freq-out = <100000>;
  qcom,clk-freq-in = <19200000>;
  pinctrl-names = "i2c_active", "i2c_sleep";
  pinctrl-0 = <&i2c_5_active>;
  pinctrl-1 = <&i2c_5_sleep>;
  qcom,noise-rjct-scl = <0>;
  qcom,noise-rjct-sda = <0>;
  qcom,bam-pipe-idx-cons = <12>;
  qcom,bam-pipe-idx-prod = <13>;
  qcom,master-id = <86>;
 };

 i2c_6: i2c@78ba000 {
  compatible = "qcom,i2c-msm-v2";
  #address-cells=<1>;
  #size-cells=<0>;
  cell-index = <6>;
  reg-names = "qup_phys_addr", "bam_phys_addr";
  reg = <0x78ba000 0x1000>,
        <0x7884000 0x23000>;
  interrupt-names = "qup_irq", "bam_irq";
  interrupts = <0 100 0>, <0 238 0>;
  clocks = <&clock_gcc 0x8caa5b4f>,
    <&clock_gcc 0x5c6ad820>;
  clock-names = "iface_clk", "core_clk";
  qcom,clk-freq-out = <400000>;
  qcom,clk-freq-in = <19200000>;
  pinctrl-names = "i2c_active", "i2c_sleep";
  pinctrl-0 = <&i2c_6_active>;
  pinctrl-1 = <&i2c_6_sleep>;
  qcom,noise-rjct-scl = <0>;
  qcom,noise-rjct-sda = <0>;
  qcom,bam-pipe-idx-cons = <14>;
  qcom,bam-pipe-idx-prod = <15>;
  qcom,master-id = <86>;
 };

 i2c_4: i2c@78b8000 {
  compatible = "qcom,i2c-msm-v2";
  #address-cells = <1>;
  #size-cells = <0>;
  reg-names = "qup_phys_addr", "bam_phys_addr";
  reg = <0x78b8000 0x1000>,
   <0x7884000 0x23f00>;
  interrupt-names = "qup_irq", "bam_irq";
  interrupts = <0 98 0>, <0 238 0>;
  qcom,clk-freq-out = <400000>;
  qcom,clk-freq-in = <19200000>;
  clock-names = "iface_clk", "core_clk";
  clocks = <&clock_gcc 0x8caa5b4f>,
   <&clock_gcc 0xd7f40f6f>;
  qcom,use-pinctrl;
  pinctrl-names = "i2c_active", "i2c_sleep";
  pinctrl-0 = <&i2c_4_active>;
  pinctrl-1 = <&i2c_4_sleep>;
  qcom,noise-rjct-scl = <0>;
  qcom,noise-rjct-sda = <0>;
  qcom,bam-pipe-idx-cons = <10>;
  qcom,bam-pipe-idx-prod = <11>;
  qcom,master-id = <86>;
 };

 spmi_bus: qcom,spmi@200f000 {
  compatible = "qcom,spmi-pmic-arb";
  reg = <0x200f000 0x1000>,
   <0x2400000 0x400000>,
   <0x2c00000 0x400000>,
   <0x3800000 0x200000>,
   <0x200a000 0x2100>;
  reg-names = "core", "chnls", "obsrvr", "intr", "cnfg";
  interrupts = <0 190 0>;
  qcom,pmic-arb-channel = <0>;
  qcom,pmic-arb-ee = <0>;
  #interrupt-cells = <3>;
  interrupt-controller;
  #address-cells = <1>;
  #size-cells = <0>;
  cell-index = <0>;
 };

 qcom,msm-imem@8600000 {
  compatible = "qcom,msm-imem";
  reg = <0x08600000 0x1000>;
  ranges = <0x0 0x08600000 0x1000>;
  #address-cells = <1>;
  #size-cells = <1>;

  mem_dump_table@10 {
   compatible = "qcom,msm-imem-mem_dump_table";
   reg = <0x10 8>;
  };

  restart_reason@65c {
   compatible = "qcom,msm-imem-restart_reason";
   reg = <0x65c 4>;
  };
  restart_support@adc {
   compatible = "qcom,msm-imem-restart_flag_addr";
   reg = <0xadc 4>;
  };
  boot_stats@6b0 {
   compatible = "qcom,msm-imem-boot_stats";
   reg = <0x6b0 32>;
  };

  pil@94c {
   compatible = "qcom,msm-imem-pil";
   reg = <0x94c 200>;
  };
  crash_magic_addr@a94 {
   compatible = "qcom,msm-imem-crash_magic_addr";
   reg = <0xa94 4>;
  };

  crash_len_addr@a98 {
   compatible = "qcom,msm-imem-crash_len_addr";
   reg = <0xa98 4>;
  };

  hw_reset_magic_addr@a9c {
   compatible = "qcom,msm-imem-hw_reset_magic_addr";
   reg = <0xa9c 4>;
  };
 };

 qcom,venus@1de0000 {
  compatible = "qcom,pil-tz-generic";
  reg = <0x1de0000 0x4000>;

  vdd-supply = <&gdsc_venus>;
  qcom,proxy-reg-names = "vdd";
  clocks = <&clock_gcc 0xf76a02bb>,
    <&clock_gcc 0x08d778c6>,
    <&clock_gcc 0xcdf4c8f6>;
  clock-names = "core_clk", "iface_clk",
    "bus_clk";
  qcom,proxy-clock-names = "core_clk", "iface_clk",
     "bus_clk";

  qcom,pas-id = <9>;
  qcom,proxy-timeout-ms = <5000>;
  qcom,firmware-name = "venus";
  linux,contiguous-region = <&venus_qseecom_mem>;
 };

 qcom,msm-thermal {
  compatible = "qcom,msm-thermal";
  qcom,sensor-id = <5>;
  qcom,poll-ms = <250>;
  qcom,limit-temp = <60>;
  qcom,temp-hysteresis = <10>;
  qcom,freq-step = <2>;
  qcom,freq-control-mask = <0xf>;
  qcom,core-limit-temp = <80>;
  qcom,core-temp-hysteresis = <10>;
  qcom,core-control-mask = <0xe>;
  qcom,hotplug-temp = <82>;
  qcom,hotplug-temp-hysteresis = <15>;
  qcom,cpu-sensors = "tsens_tz_sensor5", "tsens_tz_sensor5",
    "tsens_tz_sensor4", "tsens_tz_sensor4";
  qcom,freq-mitigation-temp = <82>;
  qcom,freq-mitigation-temp-hysteresis = <10>;
  qcom,freq-mitigation-value = <400000>;
  qcom,freq-mitigation-control-mask = <0x01>;
  qcom,vdd-restriction-temp = <5>;
  qcom,vdd-restriction-temp-hysteresis = <10>;
  vdd-dig-supply = <&pm8916_s1_floor_corner>;

  qcom,vdd-dig-rstr{
   qcom,vdd-rstr-reg = "vdd-dig";
   qcom,levels = <5 7 7>;
   qcom,min-level = <1>;
  };

  qcom,vdd-apps-rstr{
   qcom,vdd-rstr-reg = "vdd-apps";
   qcom,levels = <533330 800000 998400>;
   qcom,freq-req;
  };
 };

 qcom,bcl {
  compatible = "qcom,bcl";
 };

 qcom,memshare {
  compatible = "qcom,memshare";
 };

 qcom,mss@4080000 {
  compatible = "qcom,pil-q6v56-mss";
  reg = <0x04080000 0x100>,
        <0x04020000 0x040>,
        <0x01810000 0x004>,
        <0x0194f000 0x010>,
        <0x01950000 0x008>,
        <0x01951000 0x008>;
  reg-names = "qdsp6_base", "rmb_base", "restart_reg_sec",
    "halt_q6", "halt_modem", "halt_nc";

  interrupts = <0 24 1>;
  vdd_cx-supply = <&pm8916_s1_corner>;
  vdd_mx-supply = <&pm8916_l3>;
  vdd_mx-uV = <1050000>;
  vdd_pll-supply = <&pm8916_l7>;
  qcom,vdd_pll = <1800000>;

  clocks = <&clock_rpm 0xe97a8354>,
    <&clock_gcc 0x111cde81>,
    <&clock_gcc 0x67544d62>,
    <&clock_gcc 0xde2adeb1>;
  clock-names = "xo", "iface_clk", "bus_clk", "mem_clk";
  proxy-clock-names = "xo";
  active-clock-names = "iface_clk", "bus_clk", "mem_clk";

  qcom,is-loadable;
  qcom,firmware-name = "modem";
  qcom,pil-self-auth;


  qcom,gpio-err-fatal = <&smp2pgpio_ssr_smp2p_1_in 0 0>;
  qcom,gpio-err-ready = <&smp2pgpio_ssr_smp2p_1_in 1 0>;
  qcom,gpio-proxy-unvote = <&smp2pgpio_ssr_smp2p_1_in 2 0>;
  qcom,gpio-stop-ack = <&smp2pgpio_ssr_smp2p_1_in 3 0>;


  qcom,gpio-force-stop = <&smp2pgpio_ssr_smp2p_1_out 0 0>;
  linux,contiguous-region = <&modem_adsp_mem>;
 };

 qcom,vidc@1d00000 {
  compatible = "qcom,msm-vidc";
  reg = <0x01d00000 0xff000>;
  interrupts = <0 44 0>;
  venus-supply = <&gdsc_venus>;
  clocks = <&clock_gcc 0xf76a02bb>,
    <&clock_gcc 0x08d778c6>,
    <&clock_gcc 0xcdf4c8f6>;
  clock-names = "core_clk", "iface_clk", "bus_clk";
  qcom,clock-names = "core_clk", "iface_clk", "bus_clk";
  qcom,clock-configs = <0x1 0x0 0x0>;
  qcom,sw-power-collapse;
  qcom,load-freq-tbl = <352800 228570000>,
   <244800 160000000>,
   <108000 100000000>;
  qcom,hfi = "venus";
  qcom,reg-presets = <0xE0020 0x05555556>,
   <0xE0024 0x05555556>,
   <0x80124 0x00000003>;
  qcom,buffer-type-tz-usage-table = <0x241 0x1>,
   <0x106 0x2>,
   <0x480 0x3>;
  qcom,max-hw-load = <352800>;
  qcom,vidc-iommu-domains {
   qcom,domain-ns {
    qcom,vidc-domain-phandle = <&venus_domain_ns>;
    qcom,vidc-partition-buffer-types = <0x7ff>,
       <0x800>;
   };
   qcom,domain-sec-bs {
    qcom,vidc-domain-phandle = <&venus_domain_sec_bitstream>;
    qcom,vidc-partition-buffer-types = <0x241>;
   };
   qcom,domain-sec-px {
    qcom,vidc-domain-phandle = <&venus_domain_sec_pixel>;
    qcom,vidc-partition-buffer-types = <0x106>;
   };
   qcom,domain-sec-np {
    qcom,vidc-domain-phandle = <&venus_domain_sec_non_pixel>;
    qcom,vidc-partition-buffer-types = <0x480>;
   };
  };
  qcom,msm-bus-clients {
   qcom,msm-bus-client@0 {
    qcom,msm-bus,name = "venc-ddr";
    qcom,msm-bus,num-cases = <4>;
    qcom,msm-bus,num-paths = <1>;
    qcom,msm-bus,vectors-KBps =
     <63 512 0 0>,
     <63 512 133600 674400>,
     <63 512 400900 1079000>,
     <63 512 908600 1537600>;
    qcom,bus-configs = <0x01000414>;
   };

   qcom,msm-bus-client@1 {
    qcom,msm-bus,name = "vdec-ddr";
    qcom,msm-bus,num-cases = <4>;
    qcom,msm-bus,num-paths = <1>;
    qcom,msm-bus,vectors-KBps =
     <63 512 0 0>,
     <63 512 99600 831900>,
     <63 512 298900 831900>,
     <63 512 677600 1331000>;
    qcom,bus-configs = <0x030fcfff>;
   };
  };
 };

 qcom,pronto@a21b000 {
  compatible = "qcom,pil-tz-generic";
  reg = <0x0a21b000 0x3000>;
  interrupts = <0 149 1>;

  vdd_pronto_pll-supply = <&pm8916_l7>;
  qcom,proxy-reg-names = "vdd_pronto_pll";
  qcom,vdd_pronto_pll-uV-uA = <1800000 18000>;
  clocks = <&clock_rpm 0x89dae6d0>;
  clock-names = "xo";
  qcom,proxy-clock-names = "xo";

  qcom,pas-id = <6>;
  qcom,proxy-timeout-ms = <10000>;
  qcom,smem-id = <422>;
  qcom,firmware-name = "wcnss";


  qcom,gpio-err-fatal = <&smp2pgpio_ssr_smp2p_4_in 0 0>;
  qcom,gpio-err-ready = <&smp2pgpio_ssr_smp2p_4_in 1 0>;
  qcom,gpio-proxy-unvote = <&smp2pgpio_ssr_smp2p_4_in 2 0>;
  qcom,gpio-stop-ack = <&smp2pgpio_ssr_smp2p_4_in 3 0>;


  qcom,gpio-force-stop = <&smp2pgpio_ssr_smp2p_4_out 0 0>;
  linux,contiguous-region = <&peripheral_mem>;
 };

 cpu-pmu {
  compatible = "arm,armv8-pmuv3";
  qcom,irq-is-percpu;
  interrupts = <1 7 0xf00>;
 };

 qcom,avtimer {
  compatible = "qcom,avtimer";
  reg = <0x0770600C 0x4>,
   <0x07706010 0x4>;
  reg-names = "avtimer_lsb_addr", "avtimer_msb_addr";
  qcom,clk_div = <27>;
 };
};

&gdsc_venus {
 status = "okay";
};

&gdsc_mdss {
 status = "okay";
};

&gdsc_jpeg {
 status = "okay";
};

&gdsc_vfe {
 status = "okay";
};

&gdsc_oxili_gx {
 clock-names = "core_clk";
 clocks = <&clock_gcc 0x917f76ef>;
 qcom,enable-root-clk;
 status = "okay";
};

# 1 "arch/arm/boot/dts/qcom/msm-pm8916-rpm-regulator.dtsi" 1
# 13 "arch/arm/boot/dts/qcom/msm-pm8916-rpm-regulator.dtsi"
&rpm_bus {
 rpm-regulator-smpa1 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "smpa";
  qcom,resource-id = <1>;
  qcom,regulator-type = <1>;
  qcom,hpm-min-load = <100000>;
  status = "disabled";

  regulator-s1 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "8916_s1";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-smpa2 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "smpa";
  qcom,resource-id = <2>;
  qcom,regulator-type = <1>;
  qcom,hpm-min-load = <100000>;
  status = "disabled";

  regulator-s2 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "8916_s2";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-smpa3 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "smpa";
  qcom,resource-id = <3>;
  qcom,regulator-type = <1>;
  qcom,hpm-min-load = <100000>;
  status = "disabled";

  regulator-s3 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "8916_s3";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-smpa4 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "smpa";
  qcom,resource-id = <4>;
  qcom,regulator-type = <1>;
  qcom,hpm-min-load = <100000>;
  status = "disabled";

  regulator-s4 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "8916_s4";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa1 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <1>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l1 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "8916_l1";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa2 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <2>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l2 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "8916_l2";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa3 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <3>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l3 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "8916_l3";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa4 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <4>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l4 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "8916_l4";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa5 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <5>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l5 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "8916_l5";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa6 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <6>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l6 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "8916_l6";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa7 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <7>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l7 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "8916_l7";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa8 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <8>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l8 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "8916_l8";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa9 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <9>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l9 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "8916_l9";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa10 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <10>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l10 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "8916_l10";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa11 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <11>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l11 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "8916_l11";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa12 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <12>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l12 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "8916_l12";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa13 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <13>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <5000>;
  status = "disabled";

  regulator-l13 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "8916_l13";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa14 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <14>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <5000>;
  status = "disabled";

  regulator-l14 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "8916_l14";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa15 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <15>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <5000>;
  status = "disabled";

  regulator-l15 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "8916_l15";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa16 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <16>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <5000>;
  status = "disabled";

  regulator-l16 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "8916_l16";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa17 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <17>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l17 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "8916_l17";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa18 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <18>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l18 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "8916_l18";
   qcom,set = <3>;
   status = "disabled";
  };
 };
};
# 1710 "arch/arm/boot/dts/qcom/msm8916.dtsi" 2
# 1 "arch/arm/boot/dts/qcom/msm-pm8916.dtsi" 1
# 13 "arch/arm/boot/dts/qcom/msm-pm8916.dtsi"
&spmi_bus {

 qcom,pm8916@0 {
  spmi-slave-container;
  reg = <0x0>;
  #address-cells = <1>;
  #size-cells = <1>;

  pm8916_revid: qcom,revid@100 {
   compatible = "qcom,qpnp-revid";
   reg = <0x100 0x100>;
  };

  pm8916_pon: qcom,power-on@800 {
   compatible = "qcom,qpnp-power-on";
   reg = <0x800 0x100>;
   interrupts = <0x0 0x8 0x0>,
         <0x0 0x8 0x1>,
         <0x0 0x8 0x3>;
   interrupt-names = "kpdpwr", "resin", "kpdpwr-bark";
   qcom,pon-dbc-delay = <31250>;
   qcom,system-reset;
   qcom,s3-debounce = <16>;

   qcom,pon_1 {
    qcom,pon-type = <0>;
    qcom,pull-up = <1>;
    linux,code = <116>;
    qcom,s1-timer = <4480>;
    qcom,s2-timer = <2000>;

    qcom,s2-type = <7>;
    qcom,use-bark;
    qcom,support-reset = <1>;
   };

   qcom,pon_2 {
    qcom,pon-type = <1>;
    qcom,pull-up = <1>;
    linux,code = <114>;
   };
  };

  pm8916_mpps: mpps {
   compatible = "qcom,qpnp-pin";
   spmi-dev-container;
   gpio-controller;
   #gpio-cells = <2>;
   #address-cells = <1>;
   #size-cells = <1>;
   label = "pm8916-mpp";

   mpp@a000 {
    reg = <0xa000 0x100>;
    qcom,pin-num = <1>;
   };

   mpp@a100 {
    reg = <0xa100 0x100>;
    qcom,pin-num = <2>;
   };

   mpp@a200 {
    reg = <0xa200 0x100>;
    qcom,pin-num = <3>;
   };

   mpp@a300 {
    reg = <0xa300 0x100>;
    qcom,pin-num = <4>;
   };
  };

  pm8916_gpios: gpios {
   compatible = "qcom,qpnp-pin";
   spmi-dev-container;
   gpio-controller;
   #gpio-cells = <2>;
   #address-cells = <1>;
   #size-cells = <1>;
   label = "pm8916-gpio";

   gpio@c000 {
    reg = <0xc000 0x100>;
    qcom,pin-num = <1>;
   };

   gpio@c100 {
    reg = <0xc100 0x100>;
    qcom,pin-num = <2>;
   };

   gpio@c200 {
    reg = <0xc200 0x100>;
    qcom,pin-num = <3>;
   };

   gpio@c300 {
    reg = <0xc300 0x100>;
    qcom,pin-num = <4>;
   };
  };

  pm8916_rtc: qcom,pm8916_rtc {
                        spmi-dev-container;
                        compatible = "qcom,qpnp-rtc";
                        #address-cells = <1>;
                        #size-cells = <1>;
                        qcom,qpnp-rtc-write = <0>;
                        qcom,qpnp-rtc-alarm-pwrup = <0>;

                        qcom,pm8916_rtc_rw@6000 {
                                reg = <0x6000 0x100>;
                        };
                        qcom,pm8916_rtc_alarm@6100 {
                                reg = <0x6100 0x100>;
                                interrupts = <0x0 0x61 0x1>;
                        };
                };

  pm8916_vadc: vadc@3100 {
   compatible = "qcom,qpnp-vadc";
   reg = <0x3100 0x100>;
   #address-cells = <1>;
   #size-cells = <0>;
   interrupts = <0x0 0x31 0x0>;
   interrupt-names = "eoc-int-en-set";
   qcom,adc-bit-resolution = <15>;
   qcom,adc-vdd-reference = <1800>;
   qcom,vadc-poll-eoc;
   qcom,pmic-revid = <&pm8916_revid>;

   chan@8 {
    label = "die_temp";
    reg = <8>;
    qcom,decimation = <0>;
    qcom,pre-div-channel-scaling = <0>;
    qcom,calibration-type = "absolute";
    qcom,scale-function = <3>;
    qcom,hw-settle-time = <0>;
    qcom,fast-avg-setup = <0>;
   };

   chan@9 {
    label = "ref_625mv";
    reg = <9>;
    qcom,decimation = <0>;
    qcom,pre-div-channel-scaling = <0>;
    qcom,calibration-type = "absolute";
    qcom,scale-function = <0>;
    qcom,hw-settle-time = <0>;
    qcom,fast-avg-setup = <0>;
   };

   chan@a {
    label = "ref_1250v";
    reg = <0xa>;
    qcom,decimation = <0>;
    qcom,pre-div-channel-scaling = <0>;
    qcom,calibration-type = "absolute";
    qcom,scale-function = <0>;
    qcom,hw-settle-time = <0>;
    qcom,fast-avg-setup = <0>;
   };
  };

  pm8916_tz: qcom,temp-alarm@2400 {
   compatible = "qcom,qpnp-temp-alarm";
   reg = <0x2400 0x100>;
   interrupts = <0x0 0x24 0x0>;
   label = "pm8916_tz";
   qcom,channel-num = <8>;
   qcom,threshold-set = <0>;
   qcom,temp_alarm-vadc = <&pm8916_vadc>;
  };

  pm8916_adc_tm: vadc@3400 {
   compatible = "qcom,qpnp-adc-tm";
   reg = <0x3400 0x100>;
   #address-cells = <1>;
   #size-cells = <0>;
   interrupts = <0x0 0x34 0x0>,
     <0x0 0x34 0x3>,
     <0x0 0x34 0x4>;
   interrupt-names = "eoc-int-en-set",
      "high-thr-en-set",
      "low-thr-en-set";
   qcom,adc-bit-resolution = <15>;
   qcom,adc-vdd-reference = <1800>;
   qcom,adc_tm-vadc = <&pm8916_vadc>;
  };

  pm8916_chg: qcom,charger {
   spmi-dev-container;
   compatible = "qcom,qpnp-linear-charger";
   #address-cells = <1>;
   #size-cells = <1>;

   qcom,vddmax-mv = <4200>;
   qcom,vddsafe-mv = <4200>;
   qcom,vinmin-mv = <4308>;
   qcom,ibatsafe-ma = <1440>;
   qcom,thermal-mitigation = <1440 720 630 0>;
   qcom,cool-bat-decidegc = <100>;
   qcom,warm-bat-decidegc = <450>;
   qcom,cool-bat-mv = <4100>;
   qcom,warm-bat-mv = <4100>;
   qcom,ibatmax-warm-ma = <360>;
   qcom,ibatmax-cool-ma = <360>;
   qcom,batt-hot-percentage = <25>;
   qcom,batt-cold-percentage = <80>;
   qcom,tchg-mins = <232>;
   qcom,chg-vadc = <&pm8916_vadc>;
   qcom,chg-adc_tm = <&pm8916_adc_tm>;
                        qcom,disable-vbatdet-based-recharge;
   qcom,bpd-detection = "bpd_id";
   status = "disabled";

   qcom,chgr@1000 {
    reg = <0x1000 0x100>;
    interrupts = <0x0 0x10 0x7>,
      <0x0 0x10 0x6>,
      <0x0 0x10 0x5>,
      <0x0 0x10 0x0>;
    interrupt-names = "chg-done",
       "chg-failed",
       "fast-chg-on",
       "vbat-det-lo";
   };

   qcom,bat-if@1200 {
    reg = <0x1200 0x100>;
    interrupts = <0x0 0x12 0x1>,
      <0x0 0x12 0x0>;
    interrupt-names = "bat-temp-ok",
       "batt-pres";
   };

   qcom,usb-chgpth@1300 {
    reg = <0x1300 0x100>;
    interrupts = <0 0x13 0x4>,
      <0 0x13 0x2>,
      <0 0x13 0x1>;
    interrupt-names = "usb-over-temp",
       "chg-gone",
       "usbin-valid";
   };

   qcom,chg-misc@1600 {
    reg = <0x1600 0x100>;
   };
  };

  pm8916_bms: qcom,vmbms {
   spmi-dev-container;
   compatible = "qcom,qpnp-vm-bms";
   #address-cells = <1>;
   #size-cells = <1>;
   status = "disabled";

   qcom,v-cutoff-uv = <3400000>;
   qcom,max-voltage-uv = <4200000>;
   qcom,r-conn-mohm = <0>;
   qcom,shutdown-soc-valid-limit = <40>;
   qcom,low-soc-calculate-soc-threshold = <15>;
   qcom,low-voltage-calculate-soc-ms = <1000>;
   qcom,low-soc-calculate-soc-ms = <5000>;
   qcom,calculate-soc-ms = <20000>;
   qcom,volatge-soc-timeout-ms = <60000>;
   qcom,low-voltage-threshold = <3450000>;
   qcom,s3-ocv-tolerence-uv = <1200>;
   qcom,low-soc-fifo-length = <2>;
   qcom,s2-fifo-length = <5>;
   qcom,bms-vadc = <&pm8916_vadc>;
   qcom,bms-adc_tm = <&pm8916_adc_tm>;
   qcom,pmic-revid = <&pm8916_revid>;
   qcom,resume-soc = <97>;
   qcom,force-s3-on-suspend;
   qcom,force-s2-in-charging;
   qcom,report-charger-eoc;
                        qcom,force-bms-active-on-charger;
   qcom,cfg_hw_cut_off_voltage_uv = <3400000>;
   qcom,cfg_hw_protect_voltage_uv = <3350000>;
   qcom,batt-pres-status@1208 {
    reg = <0x1208 0x1>;
   };

   qcom,qpnp-chg-pres@1008 {
    reg = <0x1008 0x1>;
   };

   qcom,vm-bms@4000 {
    reg = <0x4000 0x100>;
    interrupts = <0x0 0x40 0x0>,
      <0x0 0x40 0x1>,
      <0x0 0x40 0x2>,
      <0x0 0x40 0x3>,
      <0x0 0x40 0x4>,
      <0x0 0x40 0x5>;

    interrupt-names = "leave_cv",
        "enter_cv",
        "good_ocv",
        "ocv_thr",
        "fifo_update_done",
        "fsm_state_change";
   };
  };

  pm8916_leds: qcom,leds@a100 {
   compatible = "qcom,leds-qpnp";
   reg = <0xa100 0x100>;
   label = "mpp";
  };
 };

 qcom,pm8916@1 {
  spmi-slave-container;
  reg = <0x1>;
  #address-cells = <1>;
  #size-cells = <1>;

  regulator@1400 {
   compatible = "qcom,qpnp-regulator";
   regulator-name = "8916_s1";
   spmi-dev-container;
   #address-cells = <1>;
   #size-cells = <1>;
   reg = <0x1400 0x300>;
   status = "disabled";

   qcom,ctl@1400 {
    reg = <0x1400 0x100>;
   };
   qcom,ps@1500 {
    reg = <0x1500 0x100>;
   };
   qcom,freq@1600 {
    reg = <0x1600 0x100>;
   };
  };

  regulator@1700 {
   compatible = "qcom,qpnp-regulator";
   regulator-name = "8916_s2";
   spmi-dev-container;
   #address-cells = <1>;
   #size-cells = <1>;
   reg = <0x1700 0x300>;
   status = "disabled";

   qcom,ctl@1700 {
    reg = <0x1700 0x100>;
   };
   qcom,ps@1800 {
    reg = <0x1800 0x100>;
   };
   qcom,freq@1900 {
    reg = <0x1900 0x100>;
   };
  };

  regulator@1a00 {
   compatible = "qcom,qpnp-regulator";
   regulator-name = "8916_s3";
   spmi-dev-container;
   #address-cells = <1>;
   #size-cells = <1>;
   reg = <0x1a00 0x300>;
   status = "disabled";

   qcom,ctl@1a00 {
    reg = <0x1a00 0x100>;
   };
   qcom,ps@1b00 {
    reg = <0x1b00 0x100>;
   };
   qcom,freq@1c00 {
    reg = <0x1c00 0x100>;
   };
  };

  regulator@1d00 {
   compatible = "qcom,qpnp-regulator";
   regulator-name = "8916_s4";
   spmi-dev-container;
   #address-cells = <1>;
   #size-cells = <1>;
   reg = <0x1d00 0x300>;
   status = "disabled";

   qcom,ctl@1d00 {
    reg = <0x1d00 0x100>;
   };
   qcom,ps@1e00 {
    reg = <0x1e00 0x100>;
   };
   qcom,freq@1f00 {
    reg = <0x1f00 0x100>;
   };
  };

  regulator@4000 {
   compatible = "qcom,qpnp-regulator";
   regulator-name = "8916_l1";
   reg = <0x4000 0x100>;
   status = "disabled";
  };

  regulator@4100 {
   compatible = "qcom,qpnp-regulator";
   regulator-name = "8916_l2";
   reg = <0x4100 0x100>;
   status = "disabled";
  };

  regulator@4200 {
   compatible = "qcom,qpnp-regulator";
   regulator-name = "8916_l3";
   reg = <0x4200 0x100>;
   status = "disabled";
  };

  regulator@4300 {
   compatible = "qcom,qpnp-regulator";
   regulator-name = "8916_l4";
   reg = <0x4300 0x100>;
   status = "disabled";
  };

  regulator@4400 {
   compatible = "qcom,qpnp-regulator";
   regulator-name = "8916_l5";
   reg = <0x4400 0x100>;
   status = "disabled";
  };

  regulator@4500 {
   compatible = "qcom,qpnp-regulator";
   regulator-name = "8916_l6";
   reg = <0x4500 0x100>;
   status = "disabled";
  };

  regulator@4600 {
   compatible = "qcom,qpnp-regulator";
   regulator-name = "8916_l7";
   reg = <0x4600 0x100>;
   status = "disabled";
  };

  regulator@4700 {
   compatible = "qcom,qpnp-regulator";
   regulator-name = "8916_l8";
   reg = <0x4700 0x100>;
   status = "disabled";
  };

  regulator@4800 {
   compatible = "qcom,qpnp-regulator";
   regulator-name = "8916_l9";
   reg = <0x4800 0x100>;
   status = "disabled";
  };

  regulator@4900 {
   compatible = "qcom,qpnp-regulator";
   regulator-name = "8916_l10";
   reg = <0x4900 0x100>;
   status = "disabled";
  };

  regulator@4a00 {
   compatible = "qcom,qpnp-regulator";
   regulator-name = "8916_l11";
   reg = <0x4a00 0x100>;
   status = "disabled";
  };

  regulator@4b00 {
   compatible = "qcom,qpnp-regulator";
   regulator-name = "8916_l12";
   reg = <0x4b00 0x100>;
   status = "disabled";
  };

  regulator@4c00 {
   compatible = "qcom,qpnp-regulator";
   regulator-name = "8916_l13";
   reg = <0x4c00 0x100>;
   status = "disabled";
  };

  regulator@4d00 {
   compatible = "qcom,qpnp-regulator";
   regulator-name = "8916_l14";
   reg = <0x4d00 0x100>;
   status = "disabled";
  };

  regulator@4e00 {
   compatible = "qcom,qpnp-regulator";
   regulator-name = "8916_l15";
   reg = <0x4e00 0x100>;
   status = "disabled";
  };

  regulator@4f00 {
   compatible = "qcom,qpnp-regulator";
   regulator-name = "8916_l16";
   reg = <0x4f00 0x100>;
   status = "disabled";
  };

  regulator@5000 {
   compatible = "qcom,qpnp-regulator";
   regulator-name = "8916_l17";
   reg = <0x5000 0x100>;
   status = "disabled";
  };

  regulator@5100 {
   compatible = "qcom,qpnp-regulator";
   regulator-name = "8916_l18";
   reg = <0x5100 0x100>;
   status = "disabled";
  };

  pm8916_pwm: pwm@bc00 {
   compatible = "qcom,qpnp-pwm";
   reg = <0xbc00 0x100>;
   reg-names = "qpnp-lpg-channel-base";
   qcom,channel-id = <0>;
   qcom,supported-sizes = <6>, <9>;
  };

  pm8916_vib: qcom,vibrator@c000 {
   compatible = "qcom,qpnp-vibrator";
   reg = <0xc000 0x100>;
   label = "vibrator";
   status = "disabled";
  };

  pm8916_tombak_dig: msm8x16_wcd_codec@f000{
   compatible = "qcom,wcd-spmi";
   reg = <0xf000 0x100>;
   interrupt-parent = <&spmi_bus>;
   interrupts = <0x1 0xf0 0x0>,
         <0x1 0xf0 0x1>,
         <0x1 0xf0 0x2>,
         <0x1 0xf0 0x3>,
         <0x1 0xf0 0x4>,
         <0x1 0xf0 0x5>,
         <0x1 0xf0 0x6>,
         <0x1 0xf0 0x7>;
   interrupt-names = "spk_cnp_int",
       "spk_clip_int",
       "spk_ocp_int",
       "ins_rem_det1",
       "but_rel_det",
       "but_press_det",
       "ins_rem_det",
       "mbhc_int";

   cdc-vdda-cp-supply = <&pm8916_s4>;
   qcom,cdc-vdda-cp-voltage = <1800000 2200000>;
   qcom,cdc-vdda-cp-current = <770000>;

   cdc-vdda-h-supply = <&pm8916_l5>;
   qcom,cdc-vdda-h-voltage = <1800000 1800000>;
   qcom,cdc-vdda-h-current = <20000>;

   cdc-vdd-px-supply = <&pm8916_s4>;
   qcom,cdc-vdd-px-voltage = <1800000 2200000>;
   qcom,cdc-vdd-px-current = <770000>;

   cdc-vdd-pa-supply = <&pm8916_l5>;
   qcom,cdc-vdd-pa-voltage = <1800000 1800000>;
   qcom,cdc-vdd-pa-current = <5000>;

   cdc-vdd-mic-bias-supply = <&pm8916_l13>;
   qcom,cdc-vdd-mic-bias-voltage = <3075000 3075000>;
   qcom,cdc-vdd-mic-bias-current = <25000>;

   qcom,cdc-mclk-clk-rate = <9600000>;

   qcom,cdc-static-supplies = "cdc-vdda-h",
         "cdc-vdd-px",
         "cdc-vdd-pa",
         "cdc-vdda-cp";

   qcom,cdc-on-demand-supplies = "cdc-vdd-mic-bias";
  };

  pm8916_tombak_analog: msm8x16_wcd_codec@f100{
   compatible = "qcom,wcd-spmi";
   reg = <0xf100 0x100>;
   interrupt-parent = <&spmi_bus>;
   interrupts = <0x1 0xf1 0x0>,
         <0x1 0xf1 0x1>,
         <0x1 0xf1 0x2>,
         <0x1 0xf1 0x3>,
         <0x1 0xf1 0x4>,
         <0x1 0xf1 0x5>;
   interrupt-names = "ear_ocp_int",
       "hphr_ocp_int",
       "hphl_ocp_det",
       "ear_cnp_int",
       "hphr_cnp_int",
       "hphl_cnp_int";
  };

  pm8916_bcm: qpnp-buck-current-monitor@1800 {
   compatible = "qcom,qpnp-buck-current-monitor";
   reg = <0x1800 0x100>;
   interrupts = <1 0x18 0>, <1 0x18 1>;
   interrupt-names = "iwarning", "icritical";
   qcom,enable-current-monitor;
   qcom,icrit-init-threshold-pc = <90>;
   qcom,iwarn-init-threshold-pc = <70>;
   qcom,icrit-polling-delay-msec = <1000>;
   qcom,iwarn-polling-delay-msec = <2000>;

   status = "disabled";
  };
 };
};
# 1711 "arch/arm/boot/dts/qcom/msm8916.dtsi" 2
# 1 "arch/arm/boot/dts/qcom/msm8916-regulator.dtsi" 1
# 14 "arch/arm/boot/dts/qcom/msm8916-regulator.dtsi"
&spmi_bus {
 qcom,pm8916@1 {
  pm8916_s2: spm-regulator@1700 {
   compatible = "qcom,spm-regulator";
   regulator-name = "8916_s2";
   reg = <0x1700 0x100>;
   regulator-min-microvolt = <1050000>;
   regulator-max-microvolt = <1350000>;
  };
 };
};



&soc {
 mem_acc_vreg_corner: regulator@1946000 {
  compatible = "qcom,mem-acc-regulator";
  reg = <0x1946000 0x4>, <0x1946000 0x4>, <0x58000 0x1000>;
  reg-names = "acc-sel-l1", "acc-sel-l2", "efuse_addr";
  regulator-name = "mem_acc_corner";
  regulator-min-microvolt = <1>;
  regulator-max-microvolt = <3>;

  qcom,acc-sel-l1-bit-pos = <0>;
  qcom,acc-sel-l2-bit-pos = <8>;
  qcom,corner-acc-map = <0 1 1>;
  qcom,l1-config-skip-fuse-sel = <0 52 1 1 0>;
 };

 apc_vreg_corner: regulator@b018000 {
  compatible = "qcom,cpr-regulator";
  reg = <0xb018000 0x1000>, <0xb011064 4>, <0x58000 0x1000>;
  reg-names = "rbcpr", "rbcpr_clk", "efuse_addr";
  interrupts = <0 15 0>;
  regulator-name = "apc_corner";
  regulator-min-microvolt = <1>;
  regulator-max-microvolt = <8>;

  qcom,cpr-voltage-ceiling = <1050000 1150000 1350000>;
  qcom,cpr-voltage-floor = <1050000 1050000 1162500>;
  vdd-apc-supply = <&pm8916_s2>;

  qcom,vdd-mx-corner-map = <4 5 7>;
  qcom,vdd-mx-vmin-method = <4>;
  vdd-mx-supply = <&pm8916_l3_corner_ao>;
  qcom,vdd-mx-vmax = <7>;

  mem-acc-supply = <&mem_acc_vreg_corner>;

  qcom,cpr-ref-clk = <19200>;
  qcom,cpr-timer-delay = <5000>;
  qcom,cpr-timer-cons-up = <0>;
  qcom,cpr-timer-cons-down = <2>;
  qcom,cpr-irq-line = <0>;
  qcom,cpr-step-quotient = <26>;
  qcom,cpr-up-threshold = <0>;
  qcom,cpr-down-threshold = <2>;
  qcom,cpr-idle-clocks = <15>;
  qcom,cpr-gcnt-time = <1>;
  qcom,vdd-apc-step-up-limit = <1>;
  qcom,vdd-apc-step-down-limit = <1>;
  qcom,cpr-apc-volt-step = <12500>;

  qcom,cpr-fuse-row = <27 0>;
  qcom,cpr-fuse-target-quot = <42 24 6>;
  qcom,cpr-fuse-ro-sel = <54 54 54>;
  qcom,cpr-fuse-bp-cpr-disable = <57>;
  qcom,cpr-fuse-init-voltage =
     <27 36 6 0>,
     <27 18 6 0>,
     <27 0 6 0>;
  qcom,cpr-init-voltage-step = <10000>;
  qcom,cpr-corner-map = <1 1 2 2 3 3 3 3>;
  qcom,cpr-corner-frequency-map =
     <1 200000000>,
     <2 400000000>,
     <3 533330000>,
     <4 800000000>,
     <5 998400000>,
     <6 1094400000>,
     <7 1152000000>,
     <8 1209600000>;
  qcom,speed-bin-fuse-sel = <0 55 2 0>;
  qcom,cpr-speed-bin-max-corners =
     <0 0 2 4 8>,
     <1 0 2 4 7>;
  qcom,cpr-quot-adjust-scaling-factor-max = <650>;
  qcom,cpr-enable;
 };
};



&rpm_bus {


 rpm-regulator-smpa1 {
  status = "okay";
  pm8916_s1_corner: regulator-s1-corner {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "8916_s1_corner";
   qcom,set = <3>;
   regulator-min-microvolt = <1>;
   regulator-max-microvolt = <7>;
   qcom,use-voltage-corner;
  };
  pm8916_s1_corner_ao: regulator-s1-corner-ao {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "8916_s1_corner_ao";
   qcom,set = <1>;
   regulator-min-microvolt = <1>;
   regulator-max-microvolt = <7>;
   qcom,use-voltage-corner;
  };
  pm8916_s1_floor_corner: regulator-s1-floor-corner {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "8916_s1_floor_corner";
   qcom,set = <3>;
   regulator-min-microvolt = <1>;
   regulator-max-microvolt = <7>;
   qcom,use-voltage-floor-corner;
   qcom,always-send-voltage;
  };
 };

 rpm-regulator-smpa3 {
  status = "okay";
  pm8916_s3: regulator-s3 {
   regulator-min-microvolt = <1200000>;
   regulator-max-microvolt = <1300000>;
   qcom,init-voltage = <1200000>;
   status = "okay";
  };
 };
 rpm-regulator-smpa4 {
  status = "okay";
  pm8916_s4: regulator-s4 {
   regulator-min-microvolt = <2100000>;
   regulator-max-microvolt = <2100000>;
   qcom,init-voltage = <2100000>;
   status = "okay";
  };
 };
 rpm-regulator-ldoa1 {
  status = "okay";
  pm8916_l1: regulator-l1 {
   regulator-min-microvolt = <1225000>;
   regulator-max-microvolt = <1225000>;
   qcom,init-voltage = <1225000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa2 {
  status = "okay";
  pm8916_l2: regulator-l2 {
   regulator-min-microvolt = <1200000>;
   regulator-max-microvolt = <1200000>;
   qcom,init-voltage = <1200000>;
   status = "okay";
  };
 };


 rpm-regulator-ldoa3 {
  status = "okay";
  pm8916_l3: regulator-l3 {
   regulator-min-microvolt = <500000>;
   regulator-max-microvolt = <1287500>;
   status = "okay";
  };

  pm8916_l3_corner_ao: regulator-l3-corner-ao {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "8916_l3_corner_ao";
   qcom,set = <1>;
   regulator-min-microvolt = <1>;
   regulator-max-microvolt = <7>;
   qcom,use-voltage-corner;
  };

  pm8916_l3_corner_so: regulator-l3-corner-so {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "8916_l3_corner_so";
   qcom,set = <2>;
   regulator-min-microvolt = <1>;
   regulator-max-microvolt = <7>;
   qcom,use-voltage-corner;
   qcom,init-voltage = <1>;
  };
 };

 rpm-regulator-ldoa4 {
  status = "okay";
  pm8916_l4: regulator-l4 {
   regulator-min-microvolt = <2050000>;
   regulator-max-microvolt = <2050000>;
   qcom,init-voltage = <2050000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa5 {
  status = "okay";
  pm8916_l5: regulator-l5 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   qcom,init-voltage = <1800000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa6 {
  status = "okay";
  pm8916_l6: regulator-l6 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   qcom,init-voltage = <1800000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa7 {
  status = "okay";
  pm8916_l7: regulator-l7 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   qcom,init-voltage = <1800000>;
   status = "okay";
  };

  pm8916_l7_ao: regulator-l7-ao {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "8916_l7_ao";
   qcom,set = <1>;
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   qcom,init-voltage = <1800000>;
  };

  pm8916_l7_so: regulator-l7-so {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "8916_l7_so";
   qcom,set = <2>;
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   qcom,init-enable = <0>;
  };
 };

 rpm-regulator-ldoa8 {
  status = "okay";
  pm8916_l8: regulator-l8 {
   regulator-min-microvolt = <2950000>;
   regulator-max-microvolt = <2950000>;
   qcom,init-voltage = <2950000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa9 {
  status = "okay";
  pm8916_l9: regulator-l9 {
   regulator-min-microvolt = <3300000>;
   regulator-max-microvolt = <3300000>;
   qcom,init-voltage = <3300000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa10 {
  status = "okay";
  pm8916_l10: regulator-l10 {
   regulator-min-microvolt = <2700000>;
   regulator-max-microvolt = <2800000>;
   qcom,init-voltage = <2700000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa11 {
  status = "okay";
  pm8916_l11: regulator-l11 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <2950000>;
   qcom,init-voltage = <1800000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa12 {
  status = "okay";
  pm8916_l12: regulator-l12 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <2950000>;
   qcom,init-voltage = <1800000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa13 {
  status = "okay";
  pm8916_l13: regulator-l13 {
   regulator-min-microvolt = <3075000>;
   regulator-max-microvolt = <3075000>;
   qcom,init-voltage = <3075000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa14 {
  status = "okay";
  pm8916_l14: regulator-l14 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <3300000>;
   qcom,init-voltage = <1800000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa15 {
  status = "okay";
  pm8916_l15: regulator-l15 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <3300000>;
   qcom,init-voltage = <1800000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa16 {
  status = "okay";
  pm8916_l16: regulator-l16 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <3300000>;
   qcom,init-voltage = <1800000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa17 {
  status = "okay";
  pm8916_l17: regulator-l17 {
   regulator-min-microvolt = <2850000>;
   regulator-max-microvolt = <2850000>;
   qcom,init-voltage = <2850000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa18 {
  status = "okay";
  pm8916_l18: regulator-l18 {
   regulator-min-microvolt = <2700000>;
   regulator-max-microvolt = <2700000>;
   qcom,init-voltage = <2700000>;
   status = "okay";
  };
 };
};
# 1712 "arch/arm/boot/dts/qcom/msm8916.dtsi" 2
# 1 "arch/arm/boot/dts/qcom/msm8916-pm.dtsi" 1
# 13 "arch/arm/boot/dts/qcom/msm8916-pm.dtsi"
&soc {
 qcom,spm@b089000 {
  compatible = "qcom,spm-v2";
  #address-cells = <1>;
  #size-cells = <1>;
  reg = <0xb089000 0x1000>;
  qcom,core-id = <0>;
  qcom,saw2-ver-reg = <0xfd0>;
  qcom,saw2-cfg = <0x14>;
  qcom,saw2-spm-dly= <0x3C102800>;
  qcom,saw2-spm-ctl = <0xe>;
  qcom,saw2-spm-cmd-wfi = [60 03 60 0B 0f];
  qcom,saw2-spm-cmd-spc = [20 10 80 30 90 5b 60 03 60 3B 76 76 0B
    94 5B 80 10 26 30 0f];
  qcom,saw2-spm-cmd-pc = [20 10 80 30 90 5b 60 03 60 3B 76 76 0B
                  94 5B 80 10 26 30 0f];
 };

 qcom,spm@b099000 {
  compatible = "qcom,spm-v2";
  #address-cells = <1>;
  #size-cells = <1>;
  reg = <0xb099000 0x1000>;
  qcom,core-id = <1>;
  qcom,saw2-ver-reg = <0xfd0>;
  qcom,saw2-cfg = <0x14>;
  qcom,saw2-spm-dly= <0x3c102800>;
  qcom,saw2-spm-ctl = <0xe>;
  qcom,saw2-spm-cmd-wfi = [60 03 60 0B 0f];
  qcom,saw2-spm-cmd-spc = [20 10 80 30 90 5b 60 03 60 3B 76 76 0B
    94 5B 80 10 26 30 0f];
  qcom,saw2-spm-cmd-pc = [20 10 80 30 90 5b 60 03 60 3B 76 76 0B
                  94 5B 80 10 26 30 0f];
 };

 qcom,spm@b0a9000 {
  compatible = "qcom,spm-v2";
  #address-cells = <1>;
  #size-cells = <1>;
  reg = <0xb0a9000 0x1000>;
  qcom,core-id = <2>;
  qcom,saw2-ver-reg = <0xfd0>;
  qcom,saw2-cfg = <0x14>;
  qcom,saw2-spm-dly= <0x3c102800>;
  qcom,saw2-spm-ctl = <0xe>;
  qcom,saw2-spm-cmd-wfi = [60 03 60 0B 0f];
  qcom,saw2-spm-cmd-spc = [20 10 80 30 90 5b 60 03 60 3B 76 76 0B
    94 5B 80 10 26 30 0f];
  qcom,saw2-spm-cmd-pc = [20 10 80 30 90 5b 60 03 60 3B 76 76 0B
                  94 5B 80 10 26 30 0f];
 };

 qcom,spm@b0b9000 {
  compatible = "qcom,spm-v2";
  #address-cells = <1>;
  #size-cells = <1>;
  reg = <0xb0b9000 0x1000>;
  qcom,core-id = <3>;
  qcom,saw2-ver-reg = <0xfd0>;
  qcom,saw2-cfg = <0x14>;
  qcom,saw2-spm-dly= <0x3c102800>;
  qcom,saw2-spm-ctl = <0xe>;
  qcom,saw2-spm-cmd-wfi = [60 03 60 0B 0f];
  qcom,saw2-spm-cmd-spc = [20 10 80 30 90 5b 60 03 60 3B 76 76 0B
    94 5B 80 10 26 30 0f];
  qcom,saw2-spm-cmd-pc = [20 10 80 30 90 5b 60 03 60 3B 76 76 0B
                  94 5B 80 10 26 30 0f];
 };


 qcom,spm@b012000 {
  compatible = "qcom,spm-v2";
  #address-cells = <1>;
  #size-cells = <1>;
  reg = <0xb012000 0x1000>;
  qcom,core-id = <0xffff>;
  qcom,saw2-ver-reg = <0xfd0>;
  qcom,saw2-cfg = <0x1F>;
  qcom,saw2-spm-dly= <0x3C102800>;
  qcom,saw2-spm-ctl = <0xe>;
  qcom,saw2-pmic-data0 = <0x05030080>;
  qcom,saw2-pmic-data1 = <0x00030000>;
  qcom,saw2-pmic-data4 = <0x00010080>;
  qcom,saw2-pmic-data5 = <0x00010000>;
  qcom,vctl-timeout-us = <50>;
  qcom,vctl-port = <0x0>;
  qcom,phase-port = <0x1>;
  qcom,pfm-port = <0x2>;
  qcom,saw2-spm-cmd-ret = [00 03 00 0f];
  qcom,saw2-spm-cmd-gdhs = [00 20 32 6B C0 E0 D0 42 F0 03 50 4E
    02 02 D0 E0 C0 22 6B 02 32 52 F0 0F];
  qcom,saw2-spm-cmd-pc = [00 32 B0 10 E0 D0 6B C0 42 51 11 07 01 41
    B0 50 4E 02 02 C0 D0 12 E0 6B 02 32 50 0F];
  qcom,L2-spm-is-apcs-master;
 };


 qcom,lpm-levels {
  compatible = "qcom,lpm-levels";
  qcom,default-l2-state = "l2_cache_active";
  qcom,allow-synced-levels;
  #address-cells = <1>;
  #size-cells = <0>;

  qcom,cpu-modes {
   compatible = "qcom,cpu-modes";

   qcom,cpu-mode@0 {
    qcom,mode = "wfi";
    qcom,latency-us = <1>;
    qcom,ss-power = <560>;
    qcom,energy-overhead = <12000>;
    qcom,time-overhead = <20>;
   };

   qcom,cpu-mode@1 {
    qcom,mode = "standalone_pc";
    qcom,latency-us = <180>;
    qcom,ss-power = <550>;
    qcom,energy-overhead = <160000>;
    qcom,time-overhead = <280>;
    qcom,use-broadcast-timer;
   };

   qcom,cpu-mode@2 {
    qcom,mode = "pc";
    qcom,latency-us = <230>;
    qcom,ss-power = <535>;
    qcom,energy-overhead = <200000>;
    qcom,time-overhead = <330>;
    qcom,use-broadcast-timer;
   };
  };

  qcom,system-modes {
   compatible = "qcom,system-modes";

   qcom,system-mode@0 {
    qcom,l2 = "l2_cache_gdhs";
    qcom,latency-us = <240>;
    qcom,ss-power = <530>;
    qcom,energy-overhead = <210000>;
    qcom,time-overhead = <350>;
    qcom,min-cpu-mode= "standalone_pc";
    qcom,sync-mode;
   };


   qcom,system-mode@1 {
    qcom,l2 = "l2_cache_pc";
    qcom,latency-us = <11030>;
    qcom,ss-power = <490>;
    qcom,energy-overhead = <972390>;
    qcom,time-overhead = <1580>;
    qcom,min-cpu-mode= "pc";
    qcom,send-rpm-sleep-set;
    qcom,sync-mode;
   };
  };
 };
 qcom,pm-boot {
  compatible = "qcom,pm-boot";
  qcom,mode = "tz";
 };

 qcom,mpm@601d0 {
  compatible = "qcom,mpm-v2";
  reg = <0x601d0 0x1000>,
      <0xb011008 0x4>;
  reg-names = "vmpm", "ipc";
  interrupts = <0 171 1>;
  clocks = <&clock_rpm 0x2be48257>;
  clock-names = "xo";

  qcom,ipc-bit-offset = <1>;

  qcom,gic-parent = <&intc>;
  qcom,gic-map = <2 216>,
   <50 172>,
   <53 104>,
   <62 222>,
   <0xff 18>,
   <0xff 19>,
   <0xff 20>,
   <0xff 35>,
   <0xff 39>,
   <0xff 40>,
   <0xff 47>,
   <0xff 56>,
   <0xff 57>,
   <0xff 58>,
   <0xff 59>,
   <0xff 60>,
   <0xff 61>,
   <0xff 65>,
   <0xff 74>,
   <0xff 75>,
   <0xff 78>,
   <0xff 79>,
   <0xff 97>,
   <0xff 102>,
   <0xff 109>,
   <0xff 131>,
   <0xff 140>,
   <0xff 166>,
   <0xff 155>,
   <0xff 157>,
   <0xff 170>,
   <0xff 173>,
   <0xff 174>,
   <0xff 175>,
   <0xff 176>,
   <0xff 177>,
   <0xff 178>,
   <0xff 179>,
   <0xff 181>,

   <0xff 188>,
   <0xff 189>,
   <0xff 190>,
   <0xff 191>,
   <0xff 192>,
   <0xff 193>,
   <0xff 194>,
   <0xff 195>,
   <0xff 196>,
   <0xff 197>,
   <0xff 198>,
   <0xff 200>,
   <0xff 201>,
   <0xff 202>,
   <0xff 203>,
   <0xff 204>,
   <0xff 205>,
   <0xff 206>,
   <0xff 207>,
   <0xff 239>,
   <0xff 240>,
   <0xff 253>,
   <0xff 263>,
   <0xff 269>,
   <0xff 270>,
   <0xff 275>,
   <0xff 276>;

  qcom,gpio-parent = <&msm_gpio>;
  qcom,gpio-map = <3 108 >,
   <4 1 >,
   <5 5 >,
   <6 9 >,
   <7 107>,
   <8 98>,
   <9 97>,
   <10 11>,
   <11 69>,
   <12 12>,
   <13 13>,
   <14 20>,
   <15 62>,
   <16 54>,
   <17 21>,
   <18 52>,
   <19 25>,
   <20 51>,
   <21 50>,
   <22 28>,
   <23 31>,
   <24 34>,
   <25 35>,
   <26 36>,
   <27 37>,
   <28 38>,
   <29 49>,
   <30 109>,
   <31 110>,
   <32 111>,
   <33 112>,
   <34 113>,
   <35 114>,
   <36 115>,
   <37 117>,
   <38 118>,
   <39 120>,
   <40 121>,
   <50 66>,
   <51 68>;
 };

 qcom,pm@8600664 {
  compatible = "qcom,pm";
  reg = <0x8600664 0x40>;
  qcom,pc-mode = "tz_l2_int";
  qcom,use-sync-timer;
  qcom,synced-clocks;
 };

 qcom,cpu-sleep-status@b088008{
  compatible = "qcom,cpu-sleep-status";
  reg = <0xb088008 0x100>;
  qcom,cpu-alias-addr = <0x10000>;
  qcom,sleep-status-mask= <0x40000>;
 };

 qcom,rpm-log@29dc00 {
  compatible = "qcom,rpm-log";
  reg = <0x29dc00 0x4000>;
  qcom,rpm-addr-phys = <0xfc000000>;
  qcom,offset-version = <4>;
  qcom,offset-page-buffer-addr = <36>;
  qcom,offset-log-len = <40>;
  qcom,offset-log-len-mask = <44>;
  qcom,offset-page-indices = <56>;
 };

 qcom,rpm-stats@29dba0 {
  compatible = "qcom,rpm-stats";
  reg = <0x29dba0 0x1000>;
  reg-names = "phys_addr_base";
  qcom,sleep-stats-version = <2>;
 };

 qcom,rpm-master-stats@60150 {
  compatible = "qcom,rpm-master-stats";
  reg = <0x60150 0x2030>;
  qcom,masters = "APSS", "MPSS", "PRONTO";
  qcom,master-stats-version = <2>;
  qcom,master-offset = <4096>;
 };
 qcom,rpm-rbcpr-stats@0x29daa0 {
  compatible = "qcom,rpmrbcpr-stats";
  reg = <0x29daa0 0x1a0000>;
  qcom,start-offset = <0x190010>;
 };
};
# 1713 "arch/arm/boot/dts/qcom/msm8916.dtsi" 2

&pm8916_vadc {
 chan@0 {
  label = "usb_in";
  reg = <0>;
  qcom,decimation = <0>;
  qcom,pre-div-channel-scaling = <7>;
  qcom,calibration-type = "absolute";
  qcom,scale-function = <0>;
  qcom,hw-settle-time = <0>;
  qcom,fast-avg-setup = <0>;
 };

 chan@2 {
  label = "ireg_fb";
  reg = <2>;
  qcom,decimation = <0>;
  qcom,pre-div-channel-scaling = <6>;
  qcom,calibration-type = "absolute";
  qcom,scale-function = <0>;
  qcom,hw-settle-time = <0>;
  qcom,fast-avg-setup = <0>;
 };

 chan@5 {
  label = "vcoin";
  reg = <5>;
  qcom,decimation = <0>;
  qcom,pre-div-channel-scaling = <1>;
  qcom,calibration-type = "absolute";
  qcom,scale-function = <0>;
  qcom,hw-settle-time = <0>;
  qcom,fast-avg-setup = <0>;
 };

 chan@6 {
  label = "vbat_sns";
  reg = <6>;
  qcom,decimation = <0>;
  qcom,pre-div-channel-scaling = <1>;
  qcom,calibration-type = "absolute";
  qcom,scale-function = <0>;
  qcom,hw-settle-time = <0>;
  qcom,fast-avg-setup = <0>;
 };

 chan@7 {
  label = "vph_pwr";
  reg = <7>;
  qcom,decimation = <0>;
  qcom,pre-div-channel-scaling = <1>;
  qcom,calibration-type = "absolute";
  qcom,scale-function = <0>;
  qcom,hw-settle-time = <0>;
  qcom,fast-avg-setup = <0>;
 };

 chan@b {
  label = "chg_temp";
  reg = <0xb>;
  qcom,decimation = <0>;
  qcom,pre-div-channel-scaling = <0>;
  qcom,calibration-type = "absolute";
  qcom,scale-function = <3>;
  qcom,hw-settle-time = <0>;
  qcom,fast-avg-setup = <0>;
 };

 chan@30 {
  label = "batt_therm";
  reg = <0x30>;
  qcom,decimation = <0>;
  qcom,pre-div-channel-scaling = <0>;
  qcom,calibration-type = "ratiometric";
  qcom,scale-function = <1>;
  qcom,hw-settle-time = <2>;
  qcom,fast-avg-setup = <0>;
 };

 chan@31 {
  label = "batt_id";
  reg = <0x31>;
  qcom,decimation = <0>;
  qcom,pre-div-channel-scaling = <0>;
  qcom,calibration-type = "ratiometric";
  qcom,scale-function = <0>;
  qcom,hw-settle-time = <2>;
  qcom,fast-avg-setup = <0>;
 };

 chan@36 {
  label = "pa_therm0";
  reg = <0x36>;
  qcom,decimation = <0>;
  qcom,pre-div-channel-scaling = <0>;
  qcom,calibration-type = "ratiometric";
  qcom,scale-function = <2>;
  qcom,hw-settle-time = <2>;
  qcom,fast-avg-setup = <0>;
 };

 chan@32 {
  label = "xo_therm";
  reg = <0x32>;
  qcom,decimation = <0>;
  qcom,pre-div-channel-scaling = <0>;
  qcom,calibration-type = "ratiometric";
  qcom,scale-function = <4>;
  qcom,hw-settle-time = <2>;
  qcom,fast-avg-setup = <0>;
 };

 chan@3c {
  label = "xo_therm_buf";
  reg = <0x3c>;
  qcom,decimation = <0>;
  qcom,pre-div-channel-scaling = <0>;
  qcom,calibration-type = "ratiometric";
  qcom,scale-function = <4>;
  qcom,hw-settle-time = <2>;
  qcom,fast-avg-setup = <0>;
 };
};

&pm8916_adc_tm {

 chan@30 {
  label = "batt_therm";
  reg = <0x30>;
  qcom,decimation = <0>;
  qcom,pre-div-channel-scaling = <0>;
  qcom,calibration-type = "ratiometric";
  qcom,scale-function = <1>;
  qcom,hw-settle-time = <2>;
  qcom,fast-avg-setup = <3>;
  qcom,btm-channel-number = <0x48>;
 };

 chan@6 {
  label = "vbat_sns";
  reg = <0x6>;
  qcom,decimation = <0>;
  qcom,pre-div-channel-scaling = <1>;
  qcom,calibration-type = "absolute";
  qcom,scale-function = <0>;
  qcom,hw-settle-time = <0>;
  qcom,fast-avg-setup = <3>;
  qcom,btm-channel-number = <0x68>;
 };
};
# 14 "arch/arm/boot/dts/qcom/msm8916-qrd.dtsi" 2
# 1 "arch/arm/boot/dts/qcom/msm8916-pinctrl.dtsi" 1
# 13 "arch/arm/boot/dts/qcom/msm8916-pinctrl.dtsi"
&soc {
 tlmm_pinmux: pinctrl@1000000 {
  compatible = "qcom,msm-tlmm-v4";
  reg = <0x1000000 0x300000>;
  interrupts = <0 208 0>;


  gp: gp {
   qcom,pin-type-gp;
   qcom,num-pins = <122>;
   #qcom,pin-cells = <1>;
   msm_gpio: msm_gpio {
    compatible = "qcom,msm-tlmmv4-gp-intc";
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
    num_irqs = <122>;
   };
  };

  ext-cdc-tlmm-lines {
   qcom,pins = <&gp 116>, <&gp 112>, <&gp 117>,
      <&gp 118>, <&gp 119>;
   qcom,num-grp-pins = <5>;
   qcom,pin-func = <1>;
   label = "ext-cdc-tlmm-lines";
   ext_cdc_tlmm_lines_act: tlmm_lines_on {
    drive-strength = <8>;
    bias-pull-none;
   };
   ext_cdc_tlmm_lines_sus: tlmm_lines_off {
    drive-strength = <2>;
    bias-disable;
   };
  };

  ext-codec-lines {
   qcom,pins = <&gp 67>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <0>;
   label = "ext-codec-lines";
   ext_codec_lines_act: lines_on {
    drive-strength = <8>;
    bias-disable;
    output-high;
   };
   ext_codec_lines_sus: lines_off {
    drive-strength = <2>;
    bias-disable;
   };
  };

  cdc-pdm-lines {
   qcom,pins = <&gp 63>, <&gp 64>, <&gp 65>,
     <&gp 66>, <&gp 67>, <&gp 68>;
   qcom,num-grp-pins = <6>;
   qcom,pin-func = <1>;
   label = "cdc-pdm-lines";
   cdc_pdm_lines_act: pdm_lines_on {
    drive-strength = <8>;
    bias-pull-none;
   };
   cdc_pdm_lines_sus: pdm_lines_off {
    drive-strength = <2>;
    bias-disable;
   };
  };

  cdc-ext-pa-lines {
   qcom,pins = <&gp 113>, <&gp 114>,
     <&gp 115>, <&gp 116>;
   qcom,num-grp-pins = <4>;
   qcom,pin-func = <1>;
   label = "cdc-ext-pa-lines";
   cdc_ext_pa_act: ext_pa_on {
    drive-strength = <8>;
    bias-pull-none;
   };
   cdc_ext_pa_sus: ext_pa_off {
    drive-strength = <2>;
    bias-disable;
   };
  };

  cdc-ext-pa-ws-line {
   qcom,pins = <&gp 110>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <2>;
   label = "cdc-ext-pa-ws-line";
   cdc_ext_pa_ws_act: ext_pa_on {
    drive-strength = <8>;
    bias-pull-none;
   };
   cdc_ext_pa_ws_sus: ext_pa_off {
    drive-strength = <2>;
    bias-disable;
   };
  };

  cross-conn-det {
   qcom,pins = <&gp 120>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <0>;
   label = "cross-conn-det-sw";
   cross_conn_det_act: lines_on {
    drive-strength = <8>;
    bias-pull-none;
   };
   cross_conn_det_sus: lines_off {
    drive-strength = <2>;
    bias-disable;
   };
  };
  pmx-uartconsole {
   qcom,pins = <&gp 4>, <&gp 5>;
   qcom,num-grp-pins = <2>;
   qcom,pin-func = <2>;
   label = "uart-console";

  uart_console_sleep: uart-console {
    drive-strength = <2>;
    bias-pull-down;
   };
  };

  blsp1_uart1_active {
   qcom,pins = <&gp 0>, <&gp 1>, <&gp 2>, <&gp 3>;
   qcom,num-grp-pins = <4>;
   qcom,pin-func = <2>;
          label = "blsp1_uart1_active";

   hsuart_active: default {
    drive-strength = <16>;
    bias-disable;
   };
  };

  blsp1_uart1_sleep {
   qcom,pins = <&gp 0>, <&gp 1>, <&gp 2>, <&gp 3>;
   qcom,num-grp-pins = <4>;
   qcom,pin-func = <0>;
          label = "blsp1_uart1_sleep";

   hsuart_sleep: sleep {
    drive-strength = <2>;
    bias-disable;
   };
  };

  sdhc2_cd_pin {
   qcom,pins = <&gp 38>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <0>;
   label = "cd-gpio";
   sdc2_cd_on: cd_on {
    drive-strength = <2>;
    bias-pull-up;
   };
   sdc2_cd_off: cd_off {
    drive-strength = <2>;
    bias-disable;
   };
  };


  sdc: sdc {
   qcom,pin-type-sdc;

   qcom,num-pins = <7>;



   #qcom,pin-cells = <1>;
  };

  pmx_sdc1_clk {
   qcom,pins = <&sdc 0>;
   qcom,num-grp-pins = <1>;
   label = "sdc1-clk";
   sdc1_clk_on: clk_on {
    bias-disable;
    drive-strength = <16>;
   };
   sdc1_clk_off: clk_off {
    bias-disable;
    drive-strength = <2>;
   };
  };

  pmx_sdc1_cmd {
   qcom,pins = <&sdc 1>;
   qcom,num-grp-pins = <1>;
   label = "sdc1-cmd";
   sdc1_cmd_on: cmd_on {
    bias-pull-up;
    drive-strength = <10>;
   };
   sdc1_cmd_off: cmd_off {
    bias-pull-up;
    drive-strength = <2>;
   };
  };

  pmx_sdc1_data {
   qcom,pins = <&sdc 2>;
   qcom,num-grp-pins = <1>;
   label = "sdc1-data";
   sdc1_data_on: data_on {
    bias-pull-up;
    drive-strength = <10>;
   };
   sdc1_data_off: data_off {
    bias-pull-up;
    drive-strength = <2>;
   };
  };

  pmx_sdc2_clk {
   qcom,pins = <&sdc 4>;
   qcom,num-grp-pins = <1>;
   label = "sdc2-clk";
   sdc2_clk_on: clk_on {
    bias-disable;
    drive-strength = <16>;
   };
   sdc2_clk_off: clk_off {
    bias-disable;
    drive-strength = <2>;
   };
  };

  pmx_sdc2_cmd {
   qcom,pins = <&sdc 5>;
   qcom,num-grp-pins = <1>;
   label = "sdc2-cmd";
   sdc2_cmd_on: cmd_on {
    bias-pull-up;
    drive-strength = <10>;
   };
   sdc2_cmd_off: cmd_off {
    bias-pull-up;
    drive-strength = <2>;
   };
  };

  pmx_sdc2_data {
   qcom,pins = <&sdc 6>;
   qcom,num-grp-pins = <1>;
   label = "sdc2-data";
   sdc2_data_on: data_on {
    bias-pull-up;
    drive-strength = <10>;
   };
   sdc2_data_off: data_off {
    bias-pull-up;
    drive-strength = <2>;
   };
  };

  usb-id-pin {
   qcom,pins = <&gp 117>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <0>;
   label = "usb-id-pin";
   usbid_default: default {
    drive-strength = <8>;
    bias-pull-up;
   };
  };

  spi0_active {

   qcom,pins = <&gp 8>, <&gp 9>, <&gp 11>;
   qcom,num-grp-pins = <3>;
   qcom,pin-func = <1>;
   label = "spi0-active";

   spi0_default: default {
    drive-strength = <12>;
    bias-disable = <0>;
   };
  };

  spi0_suspend {

   qcom,pins = <&gp 8>, <&gp 9>, <&gp 11>;
   qcom,num-grp-pins = <3>;
   qcom,pin-func = <0>;
   label = "spi0-suspend";

   spi0_sleep: sleep {
    drive-strength = <2>;
    bias-pull-down;
   };
  };
  spi0_cs0_active {

   qcom,pins = <&gp 10>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <1>;
   label = "spi0-cs0-active";
   spi0_cs0_active: cs0_active {
    drive-strength = <2>;
    bias-disable = <0>;
   };
  };


  spi0_cs0_suspend {

   qcom,pins = <&gp 10>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <0>;
   label = "spi0-cs0-suspend";
   spi0_cs0_sleep: cs0_sleep {
    drive-strength = <2>;
    bias-disable = <0>;
   };
  };

  ice40-spi-usb-pins {
   qcom,pins = <&gp 0>, <&gp 1>, <&gp 3>, <&gp 114>;
   qcom,num-grp-pins = <4>;
   qcom,pin-func = <0>;
   label = "ice40-spi-usb-pins";


   ice40_default: default {
    drive-strength = <8>;
    bias-disable;
   };


   ice40_sleep: sleep {
    drive-strength = <2>;
    bias-pull-down;
   };
  };


  pmx_i2c_0 {

   qcom,pins = <&gp 7>, <&gp 6>;
   qcom,num-grp-pins = <2>;
   qcom,pin-func = <3>;
   label = "pmx_i2c_0";
   i2c_0_active: i2c_0_active {
    drive-strength = <2>;
    bias-disable;
   };

   i2c_0_sleep: i2c_0_sleep {
    drive-strength = <2>;
    bias-disable;
   };
   i2c_0_defult: i2c_0_defult {
    drive-strength = <2>;
    bias-pull-up;
   };
  };

  pmx_i2c_5 {

   qcom,pins = <&gp 19>, <&gp 18>;
   qcom,num-grp-pins = <2>;
   qcom,pin-func = <2>;
   label = "pmx_i2c_5";
   i2c_5_active: i2c_5_active {
    drive-strength = <2>;
    bias-disable = <0>;
   };

   i2c_5_sleep: i2c_5_sleep {
    drive-strength = <2>;
    bias-disable = <0>;
   };
  };


  qdsd: qdsd {
   qcom,pin-type-qdsd;

   qcom,num-pins = <6>;

   #qcom,pin-cells = <1>;
  };

  pmx_qdsd_clk {
   qcom,pins = <&qdsd 0>;
   qcom,num-grp-pins = <1>;
   label = "qdsd-clk";
   qdsd_clk_sdcard: clk_sdcard {
    bias-disable;
    drive-strength = <7>;
   };
   qdsd_clk_trace: clk_trace {
    bias-pull-down;
    drive-strength = <0>;
   };
   qdsd_clk_swdtrc: clk_swdtrc {
    bias-pull-down;
    drive-strength = <0>;
   };
   qdsd_clk_spmi: clk_spmi {
    bias-pull-down;
    drive-strength = <0>;
   };
  };

  pmx_qdsd_cmd {
   qcom,pins = <&qdsd 1>;
   qcom,num-grp-pins = <1>;
   label = "qdsd-cmd";
   qdsd_cmd_sdcard: cmd_sdcard {
    bias-pull-down;
    drive-strength = <3>;
   };
   qdsd_cmd_trace: cmd_trace {
    bias-pull-down;
    drive-strength = <0>;
   };
   qdsd_cmd_swduart: cmd_uart {
    bias-pull-up;
    drive-strength = <0>;
   };
   qdsd_cmd_swdtrc: cmd_swdtrc {
    bias-pull-up;
    drive-strength = <0>;
   };
   qdsd_cmd_jtag: cmd_jtag {
    bias-disable;
    drive-strength = <3>;
   };
   qdsd_cmd_spmi: cmd_spmi {
    bias-pull-down;
    drive-strength = <4>;
   };
  };

  pmx_qdsd_data0 {
   qcom,pins = <&qdsd 2>;
   qcom,num-grp-pins = <1>;
   label = "qdsd-data0";
   qdsd_data0_sdcard: data0_sdcard {
    bias-pull-down;
    drive-strength = <3>;
   };
   qdsd_data0_trace: data0_trace {
    bias-pull-down;
    drive-strength = <0>;
   };
   qdsd_data0_swduart: data0_uart {
    bias-pull-down;
    drive-strength = <0>;
   };
   qdsd_data0_swdtrc: data0_swdtrc {
    bias-pull-down;
    drive-strength = <0>;
   };
   qdsd_data0_jtag: data0_jtag {
    bias-pull-up;
    drive-strength = <0>;
   };
   qdsd_data0_spmi: data0_spmi {
    bias-pull-down;
    drive-strength = <0>;
   };
  };

  pmx_qdsd_data1 {
   qcom,pins = <&qdsd 3>;
   qcom,num-grp-pins = <1>;
   label = "qdsd-data1";
   qdsd_data1_sdcard: data1_sdcard {
    bias-pull-down;
    drive-strength = <3>;
   };
   qdsd_data1_trace: data1_trace {
    bias-pull-down;
    drive-strength = <0>;
   };
   qdsd_data1_swduart: data1_uart {
    bias-pull-down;
    drive-strength = <0>;
   };
   qdsd_data1_swdtrc: data1_swdtrc {
    bias-pull-down;
    drive-strength = <0>;
   };
   qdsd_data1_jtag: data1_jtag {
    bias-pull-down;
    drive-strength = <0>;
   };
  };

  pmx_qdsd_data2 {
   qcom,pins = <&qdsd 4>;
   qcom,num-grp-pins = <1>;
   label = "qdsd-data2";
   qdsd_data2_sdcard: data2_sdcard {
    bias-pull-down;
    drive-strength = <3>;
   };
   qdsd_data2_trace: data2_trace {
    bias-pull-down;
    drive-strength = <0>;
   };
   qdsd_data2_swduart: data2_uart {
    bias-pull-down;
    drive-strength = <0>;
   };
   qdsd_data2_swdtrc: data2_swdtrc {
    bias-pull-down;
    drive-strength = <0>;
   };
   qdsd_data2_jtag: data2_jtag {
    bias-pull-up;
    drive-strength = <3>;
   };
  };

  pmx_qdsd_data3 {
   qcom,pins = <&qdsd 5>;
   qcom,num-grp-pins = <1>;
   label = "qdsd-data3";
   qdsd_data3_sdcard: data3_sdcard {
    bias-pull-down;
    drive-strength = <3>;
   };
   qdsd_data3_trace: data3_trace {
    bias-pull-down;
    drive-strength = <0>;
   };
   qdsd_data3_swduart: data3_uart {
    bias-pull-up;
    drive-strength = <0>;
   };
   qdsd_data3_swdtrc: data3_swdtrc {
    bias-pull-up;
    drive-strength = <0>;
   };
   qdsd_data3_jtag: data3_jtag {
    bias-pull-up;
    drive-strength = <0>;
   };
   qdsd_data3_spmi: data3_spmi {
    bias-pull-down;
    drive-strength = <3>;
   };
  };

  pmx_mdss: pmx_mdss {
   label = "mdss-pins";
   qcom,pin-func = <0>;
   mdss_dsi_active: active {
    drive-strength = <8>;
    bias-disable = <0>;
    output-high;
   };
   mdss_dsi_suspend: suspend {
    drive-strength = <2>;
    bias-pull-down;
    output-low;
   };
  };

  wcnss_pmux_5wire: wcnss_pmux_5wire {

   qcom,pins = <&gp 40>, <&gp 41>,
        <&gp 42>, <&gp 43>,
        <&gp 44>;
   qcom,num-grp-pins = <5>;
   qcom,pin-func = <1>;
   label = "wcnss_5wire_pins";

   wcnss_default: wcnss_default {
           drive-strength = <6>;
           bias-pull-up;
   };
   wcnss_sleep: wcnss_sleep {
           drive-strength = <2>;
           bias-pull-down;
   };
  };

  wcnss_pmux_gpio: wcnss_pmux_gpio {

   qcom,pins = <&gp 40>, <&gp 41>,
        <&gp 42>, <&gp 43>,
        <&gp 44>;
   qcom,num-grp-pins = <5>;
   qcom,pin-func = <0>;
   label = "wcnss_5gpio_pins";

   wcnss_gpio_default: wcnss_gpio_default {
           drive-strength = <6>;
           bias-pull-up;
   };
  };

  pmx_i2c_6 {

   qcom,pins = <&gp 22>, <&gp 23>;
   qcom,num-grp-pins = <2>;
   qcom,pin-func = <2>;
   label = "pmx_i2c_6";

   i2c_6_active: i2c_6_active{
    drive-strength = <2>;
    bias-disable;
   };

   i2c_6_sleep: i2c_6_sleep {
    drive-strength = <2>;
    bias-disable;
   };
  };

  pmx_rd_nfc_int{
   qcom,pins = <&gp 21>;
   qcom,pin-func = <0>;
   qcom,num-grp-pins = <1>;
   label = "pmx_nfc_int";

   nfc_int_active: active {
    drive-strength = <6>;
    bias-pull-up;
   };

   nfc_int_suspend: suspend {
    drive-strength = <6>;
    bias-pull-up;
   };
  };

  pmx_nfc_reset{
   qcom,pins = <&gp 20>;
   qcom,pin-func = <0>;
   qcom,num-grp-pins = <1>;
   label = "pmx_nfc_disable";

   nfc_disable_active: active {
    drive-strength = <6>;
    bias-pull-up;
   };

   nfc_disable_suspend: suspend {
    drive-strength = <6>;
    bias-disable;
   };
  };

  pmx_mdss_te: pmx_mdss_te {
   label = "mdss-te-pin";
   qcom,pin-func = <1>;
   mdss_te_active: active {
    drive-strength = <2>;
    bias-pull-down;
    input-debounce = <0>;
   };
   mdss_te_suspend: suspend {
    drive-strength = <2>;
    bias-pull-down;
    input-debounce = <0>;
   };
  };


  tpiu_seta_1 {
   qcom,pins = <&gp 8>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <3>;
   label = "tpiu-seta-1";
   seta_1: seta {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_seta_2 {
   qcom,pins = <&gp 9>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <2>;
   label = "tpiu-seta-2";
   seta_2: seta {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_seta_3 {
   qcom,pins = <&gp 10>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <3>;
   label = "tpiu-seta-3";
   seta_3: seta {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_seta_4 {
   qcom,pins = <&gp 39>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <2>;
   label = "tpiu-seta-4";
   seta_4: seta {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_seta_5 {
   qcom,pins = <&gp 40>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <2>;
   label = "tpiu-seta-5";
   seta_5: seta {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_seta_6 {
   qcom,pins = <&gp 41>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <2>;
   label = "tpiu-seta-6";
   seta_6: seta {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_seta_7 {
   qcom,pins = <&gp 42>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <2>;
   label = "tpiu-seta-7";
   seta_7: seta {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_seta_8 {
   qcom,pins = <&gp 43>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <3>;
   label = "tpiu-seta-8";
   seta_8: seta {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_seta_9 {
   qcom,pins = <&gp 45>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <3>;
   label = "tpiu-seta-9";
   seta_9: seta {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_seta_10 {
   qcom,pins = <&gp 46>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <2>;
   label = "tpiu-seta-10";
   seta_10: seta {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_seta_11 {
   qcom,pins = <&gp 47>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <3>;
   label = "tpiu-seta-11";
   seta_11: seta {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_seta_12 {
   qcom,pins = <&gp 48>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <2>;
   label = "tpiu-seta-12";
   seta_12: seta {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_seta_13 {
   qcom,pins = <&gp 62>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <2>;
   label = "tpiu-seta-13";
   seta_13: seta {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_seta_14 {
   qcom,pins = <&gp 69>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <2>;
   label = "tpiu-seta-14";
   seta_14: seta {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_seta_15 {
   qcom,pins = <&gp 112>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <5>;
   label = "tpiu-seta-15";
   seta_15: seta {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_seta_16 {
   qcom,pins = <&gp 113>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <9>;
   label = "tpiu-seta-16";
   seta_16: seta {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_seta_17 {
   qcom,pins = <&gp 114>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <8>;
   label = "tpiu-seta-17";
   seta_17: seta {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_seta_18 {
   qcom,pins = <&gp 115>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <8>;
   label = "tpiu-seta-18";
   seta_18: seta {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_setb_1 {
   qcom,pins = <&gp 4>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <5>;
   label = "tpiu-setb-1";
   setb_1: setb {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_setb_2 {
   qcom,pins = <&gp 5>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <5>;
   label = "tpiu-setb-2";
   setb_2: setb {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_setb_3 {
   qcom,pins = <&gp 26>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <7>;
   label = "tpiu-setb-3";
   setb_3: setb {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_setb_4 {
   qcom,pins = <&gp 27>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <9>;
   label = "tpiu-setb-4";
   setb_4: setb {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_setb_5 {
   qcom,pins = <&gp 28>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <7>;
   label = "tpiu-setb-5";
   setb_5: setb {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_setb_6 {
   qcom,pins = <&gp 29>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <7>;
   label = "tpiu-setb-6";
   setb_6: setb {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_setb_7 {
   qcom,pins = <&gp 30>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <9>;
   label = "tpiu-setb-7";
   setb_7: setb {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_setb_8 {
   qcom,pins = <&gp 31>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <10>;
   label = "tpiu-setb-8";
   setb_8: setb {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_setb_9 {
   qcom,pins = <&gp 32>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <10>;
   label = "tpiu-setb-9";
   setb_9: setb {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_setb_10 {
   qcom,pins = <&gp 33>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <9>;
   label = "tpiu-setb-10";
   setb_10: setb {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_setb_11 {
   qcom,pins = <&gp 34>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <9>;
   label = "tpiu-setb-11";
   setb_11: setb {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_setb_12 {
   qcom,pins = <&gp 35>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <9>;
   label = "tpiu-setb-12";
   setb_12: setb {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_setb_13 {
   qcom,pins = <&gp 36>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <8>;
   label = "tpiu-setb-13";
   setb_13: setb {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_setb_14 {
   qcom,pins = <&gp 37>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <7>;
   label = "tpiu-setb-14";
   setb_14: setb {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_setb_15 {
   qcom,pins = <&gp 110>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <4>;
   label = "tpiu-setb-15";
   setb_15: setb {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_setb_16 {
   qcom,pins = <&gp 111>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <1>;
   label = "tpiu-setb-16";
   setb_16: setb {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_setb_17 {
   qcom,pins = <&gp 120>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <10>;
   label = "tpiu-setb-17";
   setb_17: setb {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_setb_18 {
   qcom,pins = <&gp 121>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <11>;
   label = "tpiu-setb-18";
   setb_18: setb {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tlmm_gpio_key {
   qcom,pins = <&gp 107>, <&gp 108>, <&gp 109>;
   qcom,pin-func = <0>;
   qcom,num-grp-pins = <3>;
   label = "tlmm_gpio_key";
   gpio_key_active: gpio_key_active {
    drive-strength = <2>;
    bias-pull-up;
   };
   gpio_key_suspend: gpio_key_suspend {
    drive-strength = <2>;
    bias-pull-up;
   };
  };

  gpio_led_pins {
   qcom,pins = <&gp 8>, <&gp 9>, <&gp 10>;
   qcom,num-grp-pins = <3>;
   label = "gpio-led-pins";
   gpio_led_off: led_off {
    drive-strength = <2>;
    bias-disable;
    output-low;
   };
  };


  pmx_ts_int_active {
   qcom,pins = <&gp 13>;
   qcom,pin-func = <0>;
   qcom,num-grp-pins = <1>;
   label = "pmx_ts_int_active";

   ts_int_active: ts_int_active {
    drive-strength = <16>;
    bias-pull-up;
   };
  };

  pmx_ts_int_suspend {
   qcom,pins = <&gp 13>;
   qcom,pin-func = <0>;
   qcom,num-grp-pins = <1>;
   label = "pmx_ts_int_suspend";

   ts_int_suspend: ts_int_suspend {
    drive-strength = <2>;
    bias-pull-down;
   };
  };

  pmx_ts_reset_active {
   qcom,pins = <&gp 12>;
   qcom,pin-func = <0>;
   qcom,num-grp-pins = <1>;
   label = "pmx_ts_reset_active";

   ts_reset_active: ts_reset_active {
    drive-strength = <16>;
    bias-pull-up;
   };
  };

  pmx_ts_reset_suspend {
   qcom,pins = <&gp 12>;
   qcom,pin-func = <0>;
   qcom,num-grp-pins = <1>;
   label = "pmx_ts_reset_suspend";

   ts_reset_suspend: ts_reset_suspend {
    drive-strength = <2>;
    bias-pull-down;
   };
  };

  cci0_pinmux {

   qcom,pins = <&gp 29>, <&gp 30>;
   qcom,num-grp-pins = <2>;
   qcom,pin-func = <1>;
   label = "cci0";

   cci0_default: default {
    drive-strength = <2>;
    bias-disable = <0>;
   };

   cci0_sleep: sleep {
    drive-strength = <2>;
    bias-disable = <0>;
   };
  };

  cam_sensor_mclk0 {

   qcom,pins = <&gp 26>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <1>;
   label = "cam-sensor-mclk0";

   cam_sensor_mclk0_default: default {
    drive-strength = <4>;
    bias-disable = <0>;
   };
  };

  cam_sensor_mclk0_sleep {

   qcom,pins = <&gp 26>;
   qcom,num-grp-pins = <1>;
   label = "cam-sensor-mclk0-sleep";

   cam_sensor_mclk0_sleep: sleep {
    drive-strength = <4>;
    bias-pull-down;
   };
  };

  cam_sensor_mclk1 {

   qcom,pins = <&gp 27>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <1>;
   label = "cam-sensor-mclk1";

   cam_sensor_mclk1_default: default {
    drive-strength = <4>;
    bias-disable = <0>;
   };
  };

  cam_sensor_mclk1_sleep {

   qcom,pins = <&gp 27>;
   qcom,num-grp-pins = <1>;
   label = "cam-sensor-mclk1-sleep";

   cam_sensor_mclk1_sleep: sleep {
    drive-strength = <4>;
    bias-pull-down;
   };
  };

  cam_sensor_rear {

   qcom,pins = <&gp 35>, <&gp 34>;
   qcom,num-grp-pins = <2>;
   qcom,pin-func = <0>;
   label = "cam-sensor-rear";

   cam_sensor_rear_default: default {
    drive-strength = <2>;
    bias-disable = <0>;
   };
  };

  cam_sensor_rear_sleep {

   qcom,pins = <&gp 35>, <&gp 34>;
   qcom,num-grp-pins = <2>;
   qcom,pin-func = <0>;
   label = "cam-sensor-rear-sleep";

   cam_sensor_rear_sleep: sleep {
    drive-strength = <2>;
    bias-pull-down;
   };
  };

  cam_sensor_front {

   qcom,pins = <&gp 28>, <&gp 33>;
   qcom,num-grp-pins = <2>;
   qcom,pin-func = <0>;
   label = "cam_sensor_front";

   cam_sensor_front_default: default {
    drive-strength = <2>;
    bias-disable = <0>;
   };
  };

  cam_sensor_front_sleep {

   qcom,pins = <&gp 28>, <&gp 33>;
   qcom,num-grp-pins = <2>;
   qcom,pin-func = <0>;
   label = "cam_sensor_front_sleep";

   cam_sensor_front_sleep: sleep {
    drive-strength = <2>;
    bias-pull-down = <0>;
   };
  };

  cam_sensor_flash {

   qcom,pins = <&gp 36>, <&gp 31>,<&gp 32> ;
   qcom,num-grp-pins = <3>;
   qcom,pin-func = <0>;
   label = "cam_sensor_flash";

   cam_sensor_flash_default: default {
    drive-strength = <2>;
    bias-disable = <0>;
   };

   cam_sensor_flash_sleep: sleep {
    drive-strength = <2>;
    bias-pull-down = <0>;
   };
  };

  pmx_i2c_4 {

   qcom,pins = <&gp 14>, <&gp 15>;
   qcom,num-grp-pins = <2>;
   qcom,pin-func = <2>;
   label = "pmx_i2c_4";

   i2c_4_active: i2c_4_active {
    drive-strength = <2>;
    bias-disable = <0>;
   };

   i2c_4_sleep: i2c_4_sleep {
    drive-strength = <2>;
    bias-disable = <0>;
   };

  };

  bq27510_int_pin {
   qcom,pins = <&gp 109>;
   qcom,pin-func = <0>;
   qcom,num-grp-pins = <1>;
   label = "bq27510_int_pin";
   bq27510_active: bq27510_active {
    drive-strength = <6>;
    bias-pull-up;
   };
   bq27510_sleep: bq27510_sleep {
    drive-strength = <2>;
    bias-pull-up;
   };
  };

  smb_int_pin {
   qcom,pins = <&gp 62>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <0>;
   label = "smb1360_int_gpio";
   smb_int_default: smb_int_default {
    drive-strength = <2>;
    bias-pull-up;
   };
  };

  button_backlight_pin {
   qcom,pins = <&gp 119>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <0>;
   label = "button-backlight-pin";
   button_backlight_off: button_backlight_off {
    drive-strength = <2>;
    bias-disable;
    output-low;
   };
  };

  mpu6050_int_pin {
   qcom,pins = <&gp 115>;
   qcom,pin-func = <0>;
   qcom,num-grp-pins = <1>;
   label = "mpu6050-irq";
   mpu6050_default: mpu6050_default {
    drive-strength = <6>;
    bias-pull-up;
   };
   mpu6050_sleep: mpu6050_sleep {
    drive-strength = <2>;
   };
  };

  apds99xx_int_pin {
   qcom,pins = <&gp 113>;
   qcom,pin-func = <0>;
   qcom,num-grp-pins = <1>;
   label = "apds99xx-irq";
   apds99xx_default: apds99xx_default {
    drive-strength = <6>;
    bias-pull-up;
   };
   apds99xx_sleep: apds99xx_sleep {
    drive-strength = <2>;
    bias-pull-down;
   };
  };
  ak8963_int_pin {
   qcom,pins = <&gp 69>;
   qcom,pin-func = <0>;
   qcom,num-grp-pins = <1>;
   label = "ak8963-irq";
   ak8963_default: ak8963_default {
    drive-strength = <6>;
    bias-pull-up;
   };
   ak8963_sleep: ak8963_sleep {
    drive-strength = <2>;
    bias-pull-down;
   };
  };
 };
};
# 15 "arch/arm/boot/dts/qcom/msm8916-qrd.dtsi" 2

/ {
 aliases {
  serial0 = &blsp1_uart2;
 };
};

&soc {
 i2c@78b9000 {
  synaptics@70 {
   compatible = "synaptics,rmi4";
   reg = <0x70>;
   interrupt-parent = <&msm_gpio>;
   interrupts = <13 0x2008>;
   vdd-supply = <&vdd_vreg>;
   vcc_i2c-supply = <&pm8916_l16>;

   pinctrl-names = "pmx_ts_active","pmx_ts_suspend";
   pinctrl-0 = <&ts_int_active &ts_reset_active>;
   pinctrl-1 = <&ts_int_suspend &ts_reset_suspend>;
   synaptics,display-coords = <0 0 1100 1756>;
   synaptics,panel-coords = <0 0 1100 1899>;
   synaptics,irq-gpio = <&msm_gpio 13 0x2008>;
   synaptics,reset-gpio = <&msm_gpio 12 0x0>;
   synaptics,i2c-pull-up;
   synaptics,power-down;
   synaptics,disable-gpios;
   synaptics,fw-image-name = "PR1601177-s3207_8916_qrd_00430000.img";
  };
 };

 vdd_vreg: vdd_vreg {
  compatible = "regulator-fixed";
  status = "ok";
  regulator-name = "vdd_vreg";
 };

 gen-vkeys {
  compatible = "qcom,gen-vkeys";
  label = "synaptics_rmi4_i2c";
  qcom,disp-maxx = <720>;
  qcom,disp-maxy = <1280>;
  qcom,panel-maxx = <720>;
  qcom,panel-maxy = <1369>;
  qcom,key-codes = <158 172 139>;
 };
 i2c@78ba000 {
# 80 "arch/arm/boot/dts/qcom/msm8916-qrd.dtsi"
 };

};

&android_usb {
 qcom,android-usb-cdrom;
};

&blsp1_uart2 {
 status = "ok";
 pinctrl-names = "default";
 pinctrl-0 = <&uart_console_sleep>;
};

&mdss_dsi0 {
 qcom,regulator-ldo-mode;
 qcom,platform-regulator-settings = [02 09 03 00 20 00 01];
};

&soc {
 gpio_keys {
  compatible = "gpio-keys";
  input-name = "gpio-keys";
  pinctrl-names = "tlmm_gpio_key_active","tlmm_gpio_key_suspend";
  pinctrl-0 = <&gpio_key_active>;
  pinctrl-1 = <&gpio_key_suspend>;

  vol_up {
   label = "volume_up";
   gpios = <&msm_gpio 107 0x1>;
   linux,input-type = <1>;
   linux,code = <115>;
   gpio-key,wakeup;
   debounce-interval = <20>;
  };
 };
};

&pm8916_gpios {
 gpio@c000 {

  status = "disabled";
 };

 gpio@c100 {

  qcom,mode = <0>;
  qcom,pull = <5>;
  qcom,vin-sel = <2>;
  qcom,src-sel = <2>;
  qcom,master-en = <1>;
 };

 gpio@c200 {

  status = "disabled";
 };

 gpio@c300 {

  status = "disabled";
 };
};

&sdhc_1 {
 vdd-supply = <&pm8916_l8>;
 qcom,vdd-always-on;
 qcom,vdd-voltage-level = <2950000 2950000>;
 qcom,vdd-current-level = <200 400000>;

 vdd-io-supply = <&pm8916_l5>;
 qcom,vdd-io-always-on;
 qcom,vdd-io-lpm-sup;
 qcom,vdd-io-voltage-level = <1800000 1800000>;
 qcom,vdd-io-current-level = <200 60000>;

 pinctrl-names = "active", "sleep";
 pinctrl-0 = <&sdc1_clk_on &sdc1_cmd_on &sdc1_data_on>;
 pinctrl-1 = <&sdc1_clk_off &sdc1_cmd_off &sdc1_data_off>;

 qcom,nonremovable;

 status = "ok";
};

&sdhc_2 {
 vdd-supply = <&pm8916_l11>;
 qcom,vdd-voltage-level = <2800000 2950000>;
 qcom,vdd-current-level = <15000 400000>;

 vdd-io-supply = <&pm8916_l12>;

 qcom,vdd-io-voltage-level = <2950000 2950000>;
 qcom,vdd-io-current-level = <200 50000>;
 qcom,vdd-io-always-on;

 pinctrl-names = "active", "sleep";
 pinctrl-0 = <&sdc2_clk_on &sdc2_cmd_on &sdc2_data_on &sdc2_cd_on>;
 pinctrl-1 = <&sdc2_clk_off &sdc2_cmd_off &sdc2_data_off &sdc2_cd_off>;

 #address-cells = <0>;
 interrupt-parent = <&sdhc_2>;
 interrupts = <0 1 2>;
 #interrupt-cells = <1>;
 interrupt-map-mask = <0xffffffff>;
 interrupt-map = <0 &intc 0 125 0
   1 &intc 0 221 0
   2 &msm_gpio 38 0>;
 interrupt-names = "hc_irq", "pwr_irq", "status_irq";
 cd-gpios = <&msm_gpio 38 0x0>;

 status = "ok";
};

&spmi_bus {
 qcom,pm8916@1 {
  qcom,vibrator@c000 {
   status = "okay";
   qcom,vib-timeout-ms = <15000>;
   qcom,vib-vtg-level-mV = <3100>;
  };
 };
};

&qcom_tzlog {
 status = "okay";
};

&qcom_rng {
 status = "okay";
};

&qcom_crypto {
 status = "okay";
};

&qcom_cedev {
 status = "okay";
};

&qcom_seecom {
 status = "okay";
};


&tpiu {
      pinctrl-names = "sdcard", "trace", "swduart",
        "swdtrc", "jtag", "spmi";

      pinctrl-0 = <&qdsd_clk_sdcard &qdsd_cmd_sdcard
                  &qdsd_data0_sdcard &qdsd_data1_sdcard
                  &qdsd_data2_sdcard &qdsd_data3_sdcard>;
      pinctrl-1 = <&qdsd_clk_trace &qdsd_cmd_trace
                  &qdsd_data0_trace &qdsd_data1_trace
                  &qdsd_data2_trace &qdsd_data3_trace>;
      pinctrl-2 = <&qdsd_cmd_swduart &qdsd_data0_swduart
                  &qdsd_data1_swduart &qdsd_data2_swduart
                  &qdsd_data3_swduart>;
      pinctrl-3 = <&qdsd_clk_swdtrc &qdsd_cmd_swdtrc
                  &qdsd_data0_swdtrc &qdsd_data1_swdtrc
                  &qdsd_data2_swdtrc &qdsd_data3_swdtrc>;
      pinctrl-4 = <&qdsd_cmd_jtag &qdsd_data0_jtag
                  &qdsd_data1_jtag &qdsd_data2_jtag
                  &qdsd_data3_jtag>;
      pinctrl-5 = <&qdsd_clk_spmi &qdsd_cmd_spmi
                  &qdsd_data0_spmi &qdsd_data3_spmi>;
};
# 14 "arch/arm/boot/dts/qcom/msm8916-qrd-skuh.dtsi" 2
# 1 "arch/arm/boot/dts/qcom/dsi-panel-innolux-720p-video.dtsi" 1
# 18 "arch/arm/boot/dts/qcom/dsi-panel-innolux-720p-video.dtsi"
&mdss_mdp {
 dsi_innolux_720p_video: qcom,mdss_dsi_innolux_720p_video {
  qcom,mdss-dsi-panel-name = "innolux(otm1283a) 720p video mode dsi panel";
  qcom,mdss-dsi-panel-controller = <&mdss_dsi0>;
  qcom,mdss-dsi-panel-type = "dsi_video_mode";
  qcom,mdss-dsi-panel-destination = "display_1";
  qcom,mdss-dsi-panel-framerate = <60>;
  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-panel-width = <720>;
  qcom,mdss-dsi-panel-height = <1280>;
  qcom,mdss-dsi-h-front-porch = <52>;
  qcom,mdss-dsi-h-back-porch = <100>;
  qcom,mdss-dsi-h-pulse-width = <24>;
  qcom,mdss-dsi-h-sync-skew = <0>;
  qcom,mdss-dsi-v-back-porch = <20>;
  qcom,mdss-dsi-v-front-porch = <8>;
  qcom,mdss-dsi-v-pulse-width = <4>;
  qcom,mdss-dsi-h-left-border = <0>;
  qcom,mdss-dsi-h-right-border = <0>;
  qcom,mdss-dsi-v-top-border = <0>;
  qcom,mdss-dsi-v-bottom-border = <0>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-color-order = "rgb_swap_rgb";
  qcom,mdss-dsi-underflow-color = <0xff>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-on-command = [29 01 00 00 00 00 02 00 00
   29 01 00 00 00 00 04 ff 12 83 01
   29 01 00 00 00 00 02 00 80
   29 01 00 00 00 00 03 ff 12 83
   29 01 00 00 00 00 02 00 92
   29 01 00 00 00 00 02 ff 30
   29 01 00 00 00 00 02 00 93
   29 01 00 00 00 00 02 ff 02
   29 01 00 00 00 00 02 00 80
   29 01 00 00 00 00 0a c0 00 64 00 10 10 00 64 10 10
   29 01 00 00 00 00 02 00 90
   29 01 00 00 00 00 07 c0 00 5c 00 01 00 04
   29 01 00 00 00 00 02 00 b3
   29 01 00 00 00 00 03 c0 00 50
   29 01 00 00 00 00 02 00 81
   29 01 00 00 00 00 02 c1 55
   29 01 00 00 00 00 02 00 90
   29 01 00 00 00 00 02 c4 49
   29 01 00 00 00 00 02 00 e0
   29 01 00 00 00 00 02 c0 c8
   29 01 00 00 00 00 02 00 a0
   29 01 00 00 00 00 0f c4 05 10 04 02 05 15 11 05 10 07 02 05 15 11
   29 01 00 00 00 00 02 00 b0
   29 01 00 00 00 00 03 c4 00 00
   29 01 00 00 00 00 02 00 91
   29 01 00 00 00 00 03 c5 a6 d0
   29 01 00 00 00 00 02 00 00
   29 01 00 00 00 00 03 d8 c7 c7
   29 01 00 00 00 00 02 00 00
   29 01 00 00 00 00 02 d9 87
   29 01 00 00 00 00 02 00 b0
   29 01 00 00 00 00 03 c5 04 38
   29 01 00 00 00 00 02 00 bb
   29 01 00 00 00 00 02 c5 80
   29 01 00 00 00 00 02 00 82
   29 01 00 00 00 00 02 c4 02
   29 01 00 00 00 00 02 00 c6
   29 01 00 00 00 00 02 b0 03
   29 01 00 00 00 00 02 00 00
   29 01 00 00 00 00 02 d0 40
   29 01 00 00 00 00 02 00 00
   29 01 00 00 00 00 03 d1 00 00
   29 01 00 00 00 00 02 00 b2
   29 01 00 00 00 00 03 f5 00 00
   29 01 00 00 00 00 02 00 b4
   29 01 00 00 00 00 03 f5 00 00
   29 01 00 00 00 00 02 00 b6
   29 01 00 00 00 00 03 f5 00 00
   29 01 00 00 00 00 02 00 b8
   29 01 00 00 00 00 03 f5 00 00
   29 01 00 00 00 00 02 00 94
   29 01 00 00 00 00 02 f5 02
   29 01 00 00 00 00 02 00 ba
   29 01 00 00 00 00 02 f5 03
   29 01 00 00 00 00 02 00 b4
   29 01 00 00 00 00 02 c5 c0
   29 01 00 00 00 00 02 00 90
   29 01 00 00 00 00 05 f5 02 11 02 11
   29 01 00 00 00 00 02 00 90
   29 01 00 00 00 00 02 c5 50
   29 01 00 00 00 00 02 00 94
   29 01 00 00 00 00 02 c5 66
   29 01 00 00 00 00 02 00 80
   29 01 00 00 00 00 0c cb 00 00 00 00 00 00 00 00 00 00 00
   29 01 00 00 00 00 02 00 90
   29 01 00 00 00 00 10 cb 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
   29 01 00 00 00 00 02 00 a0
   29 01 00 00 00 00 10 cb 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
   29 01 00 00 00 00 02 00 b0
   29 01 00 00 00 00 10 cb 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
   29 01 00 00 00 00 02 00 c0
   29 01 00 00 00 00 10 cb 05 05 05 05 05 05 05 05 05 00 05 00 00 00 00
   29 01 00 00 00 00 02 00 d0
   29 01 00 00 00 00 10 cb 00 00 00 00 05 00 00 05 05 05 05 05 05 05 05
   29 01 00 00 00 00 02 00 e0
   29 01 00 00 00 00 0f cb 05 00 05 00 00 00 00 00 00 00 00 05 00 00
   29 01 00 00 00 00 02 00 f0
   29 01 00 00 00 00 0c cb ff ff ff ff ff ff ff ff ff ff ff
   29 01 00 00 00 00 02 00 80
   29 01 00 00 00 00 10 cc 29 2a 0a 0c 0e 10 12 14 06 00 08 00 00 00 00
   29 01 00 00 00 00 02 00 90
   29 01 00 00 00 00 10 cc 00 00 00 00 02 00 00 29 2a 09 0b 0d 0f 11 13
   29 01 00 00 00 00 02 00 a0
   29 01 00 00 00 00 0f cc 05 00 07 00 00 00 00 00 00 00 00 01 00 00
   29 01 00 00 00 00 02 00 b0
   29 01 00 00 00 00 10 cc 29 2a 13 11 0f 0d 0b 09 01 00 07 00 00 00 00
   29 01 00 00 00 00 02 00 c0
   29 01 00 00 00 00 10 cc 00 00 00 00 05 00 00 29 2a 14 12 10 0e 0c 0a
   29 01 00 00 00 00 02 00 d0
   29 01 00 00 00 00 0f cc 02 00 08 00 00 00 00 00 00 00 00 06 00 00
   29 01 00 00 00 00 02 00 80
   29 01 00 00 00 00 0d ce 89 05 10 88 05 10 00 00 00 00 00 00
   29 01 00 00 00 00 02 00 90
   29 01 00 00 00 00 0f ce 54 fc 10 54 fd 10 55 00 10 55 01 10 00 00
   29 01 00 00 00 00 02 00 a0
   29 01 00 00 00 00 0f ce 58 07 04 fc 00 10 00 58 06 04 fd 00 10 00
   29 01 00 00 00 00 02 00 b0
   29 01 00 00 00 00 0f ce 58 05 04 fe 00 10 00 58 04 04 ff 00 10 00
   29 01 00 00 00 00 02 00 c0
   29 01 00 00 00 00 0f ce 58 03 05 00 00 10 00 58 02 05 01 00 10 00
   29 01 00 00 00 00 02 00 d0
   29 01 00 00 00 00 0f ce 58 01 05 02 00 10 00 58 00 05 03 00 10 00
   29 01 00 00 00 00 02 00 80
   29 01 00 00 00 00 0f cf 50 00 05 04 00 10 00 50 01 05 05 00 10 00
   29 01 00 00 00 00 02 00 90
   29 01 00 00 00 00 0f cf 50 02 05 06 00 10 00 50 03 05 07 00 10 00
   29 01 00 00 00 00 02 00 a0
   29 01 00 00 00 00 0f cf 00 00 00 00 00 00 00 00 00 00 00 00 00 00
   29 01 00 00 00 00 02 00 b0
   29 01 00 00 00 00 0f cf 00 00 00 00 00 00 00 00 00 00 00 00 00 00
   29 01 00 00 00 00 02 00 c0
   29 01 00 00 00 00 0c cf 39 39 20 20 00 00 01 01 20 00 00
   29 01 00 00 00 00 02 00 00
   29 01 00 00 00 00 11 e1 02 12 18 0e 07 0f 0b 09 04 07 0e 08 0f 12 0c 08
   29 01 00 00 00 00 02 00 00
   29 01 00 00 00 00 11 e2 02 12 18 0e 07 10 0b 0a 04 08 0e 08 0f 12 0c 08
   29 01 00 00 00 00 02 00 b5
   29 01 00 00 00 00 07 c5 0b 95 ff 0b 95 ff
   29 01 00 00 00 00 02 00 00
   29 01 00 00 00 00 04 ff ff ff ff
   29 01 00 00 78 00 02 11 00
   29 01 00 00 00 00 02 29 00
   29 01 00 00 00 00 02 35 00
   29 01 00 00 00 00 02 51 7f
   29 01 00 00 00 00 02 53 2c];
  qcom,mdss-dsi-off-command = [05 01 00 00 00 00 02 28 00
     05 01 00 00 78 00 02 10 00];
  qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
  qcom,mdss-dsi-panel-status-command = [06 01 00 01 05 00 02 0A 08];
  qcom,mdss-dsi-panel-status-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-panel-status-check-mode = "reg_read";
  qcom,mdss-dsi-panel-status-value = <0x9c>;
  qcom,mdss-dsi-h-sync-pulse = <1>;
  qcom,mdss-dsi-traffic-mode = "burst_mode";
  qcom,mdss-dsi-lane-map = "lane_map_0123";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-lane-3-state;
  qcom,mdss-dsi-panel-timings = [92 1A 12 00 3E 42 16 1E 14 03 04 00];
  qcom,mdss-dsi-t-clk-post = <0x04>;
  qcom,mdss-dsi-t-clk-pre = <0x1C>;
  qcom,mdss-dsi-bl-min-level = <1>;
  qcom,mdss-dsi-bl-max-level = <255>;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
  qcom,mdss-dsi-reset-sequence = <1 1>, <0 50>, <1 50>;
 };
};
# 15 "arch/arm/boot/dts/qcom/msm8916-qrd-skuh.dtsi" 2



&tlmm_pinmux {
 akm_reset_pin {
  qcom,pins = <&gp 36>;
  qcom,pin-func = <0>;
  qcom,num-grp-pins = <1>;
  label = "akm_reset_pin";
  akm_default: akm_default {
   drive-strength = <6>;
   bias-pull-up;
  };
  akm_sleep: akm_sleep {
   drive-strength = <2>;
   bias-pull-down;
  };
 };

 lis3dh_int1_pin {
  qcom,pins = <&gp 115>;
  qcom,num-grp-pins = <1>;
  label = "lis3dh_int_pin";
  lis3dh_int1_default: int1_default {
   drive-strength = <6>;
   bias-pull-down;
  };
  lis3dh_int1_sleep: int1_sleep {
   drive-strength = <2>;
   bias-pull-down;
  };
 };

 tps65132-en-pin {
  qcom,pins = <&gp 32>, <&gp 97>;
  qcom,num-grp-pins = <2>;
  label = "tps65132_en_pins";
  qcom,pin-func = <0>;

  tps65132_en_default: en-default {
   drive-strength = <2>;
   bias-pull-down;
  };
 };

 lm3642-en-pin {
  qcom,pins = <&gp 31>, <&gp 86>;
  qcom,num-grp-pins = <2>;
  label = "lm3642_en_pins";
  qcom,pin-func = <0>;

  lm3642_en_default: en-default {
   driver-strength = <2>;
   bias-disable;
  };
  lm3642_en_suspend: en-suspend {
   driver-strength = <2>;
   bias-pull-down;
  };
 };

};

&i2c_0 {
 akm@c {
  compatible = "ak,ak09911";
  reg = <0x0c>;
  pinctrl-names = "default","sleep";
  pinctrl-0 = <&akm_default>;
  pinctrl-1 = <&akm_sleep>;
  vdd-supply = <&pm8916_l17>;
  vio-supply = <&pm8916_l6>;
  akm,layout = <0x3>;
  akm,gpio_rstn = <&msm_gpio 36 0x0>;
  akm,auto-report;
 };

 avago@39 {
  compatible = "avago,apds9930";
  reg = <0x39>;


  interrupt-parent = <&msm_gpio>;
  interrupts = <113 0x2002>;
  vdd-supply = <&pm8916_l17>;
  vio-supply = <&pm8916_l6>;
  avago,irq-gpio = <&msm_gpio 113 0x2002>;
  avago,ps-threshold = <600>;
  avago,ps-hysteresis-threshold = <500>;
  avago,ps-pulse = <8>;
  avago,ps-pgain = <0>;
  avago,als-B = <186>;
  avago,als-C = <75>;
  avago,als-D = <129>;
  avago,ga-value = <98>;
 };

 st@18 {
  compatible = "st,lis3dh";
  reg = <0x18>;
  pinctrl-names = "lis3dh_default","lis3dh_sleep";
  pinctrl-0 = <&lis3dh_int1_default>;
  pinctrl-1 = <&lis3dh_int1_sleep>;
  interrupt-parent = <&msm_gpio>;
  vdd-supply = <&pm8916_l17>;
  vddio-supply = <&pm8916_l6>;
  st,min-interval = <5>;
  st,init-interval = <200>;
  st,axis-map-x = <0>;
  st,axis-map-y = <1>;
  st,axis-map-z = <2>;
  st,g-range = <2>;
  st,gpio-int1 = <&msm_gpio 115 0x2002>;
  st,negate-x;
  st,negate-y;
 };

 tps65132@3e {
  compatible = "ti,tps65132";
  reg = <0x3e>;
  i2c-pwr-supply = <&pm8916_l6>;
  ti,en-gpio-lpm;
  pinctrl-names = "default";
  pinctrl-0 = <&tps65132_en_default>;

  regulators {
   tps65132_pos: pos-boost {
    regulator-name = "tps65132-pos";
    regulator-min-microvolt = <5400000>;
    regulator-max-microvolt = <5400000>;
    ti,discharge-enable;
    ti,enable-time = <800>;
    ti,current-limit = <200000>;
    ti,en-gpio = <&msm_gpio 97 0>;
   };

   tps65132_neg: neg-boost {
    regulator-name = "tps65132-neg";
    regulator-min-microvolt = <5400000>;
    regulator-max-microvolt = <5400000>;
    ti,discharge-enable;
    ti,enable-time = <800>;
    ti,current-limit = <40000>;
    ti,en-gpio = <&msm_gpio 32 0>;
   };
  };
 };

 flash_lm3642:qcom,led-flash@63 {
  reg = <0x63>;
  cell-index = <0>;
  qcom,slave-id = <0xC6 0x00 0x0011>;
  compatible = "ti,lm3642";
  label = "lm3642";
  qcom,flash-type = <1>;
  pinctrl-names = "cam_flash_default","cam_flash_suspend";
  pinctrl-0 = <&lm3642_en_default>;
  pinctrl-1 = <&lm3642_en_suspend>;
  gpios = <&msm_gpio 86 0>,
   <&msm_gpio 31 0>;
  qcom,gpio-flash-en = <0>;
  qcom,gpio-flash-now = <1>;
  qcom,gpio-req-tbl-num = <0 1>;
  qcom,gpio-req-tbl-flags = <0 0>;
  qcom,gpio-req-tbl-label = "FLASH_EN",
   "FLASH_NOW";
 };
};

&mdss_mdp {
 qcom,mdss-pref-prim-intf = "dsi";
};

&pmx_mdss {
 qcom,num-grp-pins = <1>;
 qcom,pins = <&gp 25>;
};

&mdss_dsi0 {
 qcom,dsi-pref-prim-pan = <&dsi_innolux_720p_video>;
 pinctrl-names = "mdss_default", "mdss_sleep";
 pinctrl-0 = <&mdss_dsi_active>;
 pinctrl-1 = <&mdss_dsi_suspend>;

 qcom,platform-reset-gpio = <&msm_gpio 25 0>;

 vsp-supply = <&tps65132_pos>;
 vsn-supply = <&tps65132_neg>;
 qcom,panel-supply-entries {
  #address-cells = <1>;
  #size-cells = <0>;

  qcom,panel-supply-entry@2 {
   reg = <2>;
   qcom,supply-name = "vsp";
   qcom,supply-min-voltage = <5400000>;
   qcom,supply-max-voltage = <5400000>;
   qcom,supply-enable-load = <200>;
   qcom,supply-disable-load = <0>;
  };

  qcom,panel-supply-entry@3 {
   reg = <3>;
   qcom,supply-name = "vsn";
   qcom,supply-min-voltage = <5400000>;
   qcom,supply-max-voltage = <5400000>;
   qcom,supply-enable-load = <40>;
   qcom,supply-disable-load = <0>;
  };
 };
};

&dsi_innolux_720p_video {
 qcom,cont-splash-enabled;
};

&dsi_innolux_720p_video {
 qcom,cont-splash-enabled;
 qcom,esd-check-enabled;
};

&soc {
 spi_0 {
  status = "disabled";
 };

 gpio-leds {
  compatible = "gpio-leds";
  status = "okay";
  pinctrl-names = "default";
  pinctrl-0 = <&gpio_led_off>;
  red {
   gpios = <&msm_gpio 8 0>;
   label = "red";
   linux,default-trigger = "none";
   default-state = "off";
   retain-state-suspended;
  };

  green {
   gpios = <&msm_gpio 9 0>;
   label = "green";
   linux,default-trigger = "none";
   default-state = "off";
   retain-state-suspended;
  };
  blue {
   gpios = <&msm_gpio 10 0>;
   label = "blue";
   linux,default-trigger = "none";
   default-state = "off";
  };
 };

 sound {
   compatible = "qcom,msm8x16-audio-codec";
   qcom,model = "msm8x16-skuh-snd-card";
   qcom,msm-snd-card-id = <0>;
   qcom,msm-ext-pa = "primary";
   qcom,msm-codec-type = "internal";
   qcom,msm-mbhc-hphl-swh = <1>;
   qcom,msm-mbhc-gnd-swh = <0>;
   qcom,msm-hs-micbias-type = "external";
   qcom,audio-routing =
    "RX_BIAS", "MCLK",
    "SPK_RX_BIAS", "MCLK",
    "INT_LDO_H", "MCLK",
    "MIC BIAS External", "Handset Mic",
    "MIC BIAS External2", "Headset Mic",
    "MIC BIAS External", "Secondary Mic",
    "AMIC1", "MIC BIAS External",
    "AMIC2", "MIC BIAS External2",
    "AMIC3", "MIC BIAS External";
   pinctrl-names = "cdc_lines_act",
     "cdc_lines_sus";
   pinctrl-0 = <&cdc_pdm_lines_act>;
   pinctrl-1 = <&cdc_pdm_lines_sus>;
 };
};

&pm8916_vadc {
 chan@30 {
  qcom,scale-function = <11>;
 };
};

&pm8916_adc_tm {
 chan@30 {
  qcom,scale-function = <6>;
 };
};

&pm8916_chg {
 qcom,vddmax-mv = <4350>;
 qcom,vddsafe-mv = <4380>;
 qcom,vinmin-mv = <4389>;
 qcom,batt-hot-percentage = <35>;
 qcom,batt-cold-percentage = <70>;
 qcom,tchg-mins = <360>;
 status = "okay";
};

/ {
 qrd_batterydata: qcom,battery-data {
  qcom,rpull-up-kohm = <68>;
  qcom,vref-batt-therm = <1800000>;


 };
};

&pm8916_bms {
 status = "ok";
 qcom,battery-data = <&qrd_batterydata>;
};

&sdc2_cd_on {
 /delete-property/ bias-pull-up;
 bias-disable;
};

&sdhc_2 {
 qcom,vdd-always-on;
 qcom,vdd-lpm-sup;

 qcom,vdd-current-level = <4000 400000>;
};
# 16 "arch/arm/boot/dts/qcom/msm8916-qrd-skuh.dts" 2
# 1 "arch/arm/boot/dts/qcom/msm8916-memory.dtsi" 1
# 13 "arch/arm/boot/dts/qcom/msm8916-memory.dtsi"
# 1 "arch/arm/boot/dts/qcom/msm8916-ion.dtsi" 1
# 13 "arch/arm/boot/dts/qcom/msm8916-ion.dtsi"
&soc {
 qcom,ion {
  compatible = "qcom,msm-ion";
  #address-cells = <1>;
  #size-cells = <0>;

  qcom,ion-heap@25 {
   reg = <25>;
   qcom,ion-heap-type = "SYSTEM";
  };

  qcom,ion-heap@21 {
   reg = <21>;
   qcom,ion-heap-type = "SYSTEM_CONTIG";
  };



  qcom,ion-heap@27 {
   compatible = "qcom,msm-ion-reserve";
   reg = <27>;
   linux,contiguous-region = <&venus_qseecom_mem>;
   qcom,ion-heap-type = "DMA";
  };

  qcom,ion-heap@28 {
                        compatible = "qcom,msm-ion-reserve";
                        reg = <28>;
                        linux,contiguous-region = <&audio_mem>;
                        qcom,ion-heap-type = "DMA";
  };

  qcom,ion-heap@23 {
   compatible = "qcom,msm-ion-reserve";
   reg = <23>;
   linux,contiguous-region = <&peripheral_mem>;
   qcom,ion-heap-type = "DMA";
  };

  qcom,ion-heap@26 {
   compatible = "qcom,msm-ion-reserve";
   reg = <26>;
   linux,contiguous-region = <&modem_adsp_mem>;
   qcom,ion-heap-type = "DMA";
  };
 };
};
# 14 "arch/arm/boot/dts/qcom/msm8916-memory.dtsi" 2

/ {
 memory {
  #address-cells = <2>;
  #size-cells = <2>;

  external_image_mem: external_image__region@0 {
   linux,reserve-contiguous-region;
   linux,reserve-region;
   linux,remove-completely;
   reg = <0x0 0x86000000 0x0 0x0800000>;
   label = "external_image_mem";
  };


  modem_adsp_mem: modem_adsp_region@0 {
   linux,reserve-contiguous-region;
   linux,reserve-region;
   linux,remove-completely;
   reg = <0x0 0x86800000 0x0 0x05600000>;
   label = "modem_adsp_mem";
  };

  peripheral_mem: pheripheral_region@0 {
   linux,reserve-contiguous-region;
   linux,reserve-region;
   linux,remove-completely;
   reg = <0x0 0x8be00000 0x0 0x0600000>;
   label = "peripheral_mem";
  };
  venus_qseecom_mem: venus_qseecom_region@0 {
   linux,reserve-contiguous-region;
   linux,memory-limit = <0x90000000>;
   reg = <0 0 0 0x1200000>;
   label = "venus_qseecom_mem";
  };

  audio_mem: audio_region@0 {
   linux,reserve-contiguous-region;
   reg = <0 0 0 0x314000>;
   label = "audio_mem";
  };
 };
};
# 17 "arch/arm/boot/dts/qcom/msm8916-qrd-skuh.dts" 2
# 1 "arch/arm/boot/dts/qcom/huawei_g621_tl/huawei.dtsi" 1
# 9 "arch/arm/boot/dts/qcom/huawei_g621_tl/huawei.dtsi"
# 1 "arch/arm/boot/dts/qcom/huawei_g621_tl/huawei-i2c-detect-va.dtsi" 1
/{
 hw-dev-detect {
  compatible = "huawei,hw-dev-detect";
  reg = <0x0 0x12C>;
  i2c,touch_panel = <1>;
  i2c,compass = <0>;
  i2c,g_sensor = <1>;
  i2c,camera_main = <1>;
  i2c,camera_slave = <1>;
  i2c,keypad = <0>;
  i2c,aps = <1>;
  i2c,gyroscope = <0>;
  i2c,nfc = <0>;
  i2c,dc_dc = <0>;
  i2c,speaker = <0>;
  i2c,ofn = <0>;
  i2c,flash = <1>;
  i2c,l_sensor = <1>;
  i2c,charge = <0>;
  i2c,battery = <0>;
  i2c,ntc = <0>;
  i2c,mhl = <0>;
  i2c,audience = <0>;
  status = "ok";
 };
};
# 10 "arch/arm/boot/dts/qcom/huawei_g621_tl/huawei.dtsi" 2
# 1 "arch/arm/boot/dts/qcom/huawei_g621_tl/huawei-lcd.dtsi" 1







# 1 "arch/arm/boot/dts/qcom/huawei_g621_tl/hw-panel-boe-hx8394d-5-720p-video.dtsi" 1
# 18 "arch/arm/boot/dts/qcom/huawei_g621_tl/hw-panel-boe-hx8394d-5-720p-video.dtsi"
&mdss_mdp {
 dsi_boe_hx8394d_5_720p_video: qcom,mdss_dsi_boe_hx8394d_5_720p_video {
  qcom,mdss-dsi-panel-name = "BOE_HX8394D_5_720P_VIDEO";
  qcom,cont-splash-enabled;
  qcom,mdss-dsi-panel-controller = <&mdss_dsi0>;
  qcom,mdss-dsi-panel-type = "dsi_video_mode";
  qcom,mdss-dsi-panel-destination = "display_1";
  qcom,mdss-dsi-panel-clockrate = <432000000>;
  qcom,mdss-dsi-panel-framerate = <60>;
  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-panel-width = <720>;
  qcom,mdss-dsi-panel-height = <1280>;
  qcom,mdss-dsi-h-front-porch = <92>;
  qcom,mdss-dsi-h-back-porch = <92>;
  qcom,mdss-dsi-h-pulse-width = <12>;
  qcom,mdss-dsi-h-sync-skew = <0>;
  qcom,mdss-dsi-v-back-porch = <11>;
  qcom,mdss-dsi-v-front-porch = <18>;
  qcom,mdss-dsi-v-pulse-width = <3>;
  qcom,mdss-dsi-h-left-border = <0>;
  qcom,mdss-dsi-h-right-border = <0>;
  qcom,mdss-dsi-v-top-border = <0>;
  qcom,mdss-dsi-v-bottom-border = <0>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-underflow-color = <0x00>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-color-order = "rgb_swap_rgb";
  qcom,mdss-dsi-on-command = [ 29 01 00 00 00 00 04 B9 FF 83 94
   29 01 00 00 00 00 10 BA 33 83 ac 65 b2 89 09 40 10 ff 0f 00 08 3d 16
   29 01 00 00 00 00 10 B1 6c 12 12 23 04 11 f1 80 99 9f 23 80 c0 d2 58
   29 01 00 00 00 00 0c B2 00 64 0e 0d 12 23 08 08 1c 4d 00
   29 01 00 00 00 00 02 D2 22
   29 01 00 00 00 00 0d B4 00 ff 5c 5a 5c 5a 5c 5a 01 70 01 70
   29 01 00 00 00 00 04 BF 41 0e 01
   29 01 00 00 00 00 23 D3 00 00 00 00 00 26 10 32 10 00 00 00 32 13 C0 00 00 32 10 08 00 00 47 04 02 02 47 04 00 47 00 00 00 00
   29 01 00 00 00 00 2d D5 00 01 02 03 04 05 06 07 20 21 22 23 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 19 19 18 18
   29 01 00 00 00 00 2d D6 07 06 05 04 03 02 01 00 23 22 21 20 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 19 19
   29 01 00 00 00 00 2b E0 00 02 04 3A 3A 3D 11 34 06 09 0C 16 0D 10 13 13 14 07 0E 10 1B 00 03 04 3A 3A 3D 11 34 07 09 0C 16 0E 11 12 13 13 06 0F 11 1B
   29 01 00 00 00 00 02 BD 00
   29 01 00 00 00 00 2C C1 01 02 0D 12 19 22 2A 31 3A 42 4A 53 5B 63 69 6F 75 7C 84 8C 94 9C A4 AC B4 BC C5 CE D5 DE E7 EF F7 FF 02 00 00 00 00 00 00 0E C0
   29 01 00 00 00 00 02 BD 01
   29 01 00 00 00 00 2B C1 00 0D 12 19 22 2A 30 39 41 49 51 59 61 67 6D 73 7A 81 88 90 98 9F A7 AF B7 BE C7 CF D6 DF E7 EF F6 02 08 02 02 00 00 00 00 C0
   29 01 00 00 00 00 02 BD 02
   29 01 00 00 00 00 2B C1 00 0E 13 1A 24 2C 32 3C 45 4B 54 5C 64 6A 71 77 7F 87 8F 97 9F A7 B0 B8 BE C7 CF D6 DF E7 F0 F8 FF 02 00 00 00 00 20 0A 23 C0
   29 01 00 00 00 00 02 CC 09
   29 01 00 00 00 00 05 C7 00 C0 40 C0
   29 01 00 00 00 00 03 C0 30 14
   29 01 00 00 00 00 02 BC 07
   29 01 00 00 00 00 02 55 01
   29 01 00 00 00 00 02 53 24
   29 01 00 00 00 00 02 51 00
   29 01 00 00 00 00 02 5E 28
   29 01 00 00 00 00 08 C9 1F 00 2E 1E 81 1E 00
   29 01 00 00 00 00 0A CA 24 24 24 23 23 23 23 23 23
   29 01 00 00 00 00 0B CE 40 40 40 40 40 40 40 40 40 40
   05 01 00 00 78 00 02 11 00
   05 01 00 00 16 00 02 29 00];
  qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00
   05 01 00 00 78 00 02 10 00];
  qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
  qcom,mdss-dsi-h-sync-pulse = <1>;
  qcom,mdss-dsi-traffic-mode = "burst_mode";
  qcom,mdss-dsi-lane-map = "lane_map_0123";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-lane-3-state;
  qcom,mdss-dsi-panel-timings = [7a 1a 12 00 40 42 16 1e 14 03 04 00];
  qcom,mdss-dsi-t-clk-post = <0x04>;
  qcom,mdss-dsi-t-clk-pre = <0x1c>;
  qcom,mdss-dsi-bl-min-level = <6>;
  qcom,mdss-dsi-bl-max-level = <250>;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
  qcom,panel-inverse-off-cmds = [05 01 00 00 00 00 02 20 00];
  qcom,panel-inverse-on-cmds = [05 01 00 00 00 00 02 21 00];
  qcom,inverse-on-cmds-dsi-state = "dsi_lp_mode";
  qcom,inverse-off-cmds-dsi-state = "dsi_lp_mode";
  qcom,panel-cabc-ui-cmds = [15 01 00 00 00 00 02 55 01
   15 01 00 00 00 00 02 53 24
   29 01 00 00 00 00 08 C9 1F 00 2E 1E 81 1E 00
   29 01 00 00 00 00 0A CA 24 24 24 23 23 23 23 23 23
   29 01 00 00 00 00 0B CE 40 40 40 40 40 40 40 40 40 40];
  qcom,panel-cabc-video-cmds = [15 01 00 00 00 00 02 55 03
   15 01 00 00 00 00 02 53 2C
   29 01 00 00 00 00 08 C9 1F 00 2E 1E 81 1E 00
   29 01 00 00 00 00 0A CA 31 3C 38 34 33 32 2B 23 23
   29 01 00 00 00 00 0B CE 40 40 40 40 40 40 40 40 40 40];
  qcom,cabc-ui-cmds-dsi-state = "dsi_lp_mode";
  qcom,cabc-video-cmds-dsi-state = "dsi_lp_mode";
  qcom,panel-dot-inversion-mode-cmds = [39 01 00 00 00 00 0C B2 02 64 10 07 32 1C 08 08 1C 4D 00];
  qcom,panel-column-inversion-mode-cmds = [39 01 00 00 00 00 0C B2 00 64 10 07 32 1C 08 08 1C 4D 00];
  qcom,dot-inversion-cmds-dsi-state = "dsi_lp_mode";
  qcom,column-inversion-cmds-dsi-state = "dsi_lp_mode";
  qcom,mdss-dsi-lp11-init;
  qcom,mdss-pan-physical-width-dimension = <62>;
  qcom,mdss-pan-physical-height-dimension = <110>;
  huawei,long-read-flag = <1>;
  huawei,reg-read-expect-value = <0x1C>;
  huawei,reg-long-read-count = <3>;
   qcom,mdss-dsi-reset-sequence = <1 1>, <0 20>, <1 180>;

 };
};
# 9 "arch/arm/boot/dts/qcom/huawei_g621_tl/huawei-lcd.dtsi" 2
# 1 "arch/arm/boot/dts/qcom/huawei_g621_tl/hw-panel-boe-nt35521-5-720p-video.dtsi" 1
# 18 "arch/arm/boot/dts/qcom/huawei_g621_tl/hw-panel-boe-nt35521-5-720p-video.dtsi"
&mdss_mdp {
 dsi_boe_nt35521_5_720p_video: qcom,mdss_dsi_boe_nt35521_5_720p_video {
  qcom,mdss-dsi-panel-name = "BOE_NT35521_5_720P_VIDEO";
  qcom,cont-splash-enabled;
  qcom,mdss-dsi-panel-controller = <&mdss_dsi0>;
  qcom,mdss-dsi-panel-type = "dsi_video_mode";
  qcom,mdss-dsi-panel-destination = "display_1";
  qcom,mdss-dsi-panel-clockrate = <432000000>;
  qcom,mdss-dsi-panel-framerate = <60>;
  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-panel-width = <720>;
  qcom,mdss-dsi-panel-height = <1280>;
  qcom,mdss-dsi-h-front-porch = <88>;
  qcom,mdss-dsi-h-back-porch = <88>;
  qcom,mdss-dsi-h-pulse-width = <12>;
  qcom,mdss-dsi-h-sync-skew = <0>;
  qcom,mdss-dsi-v-back-porch = <20>;
  qcom,mdss-dsi-v-front-porch = <20>;
  qcom,mdss-dsi-v-pulse-width = <3>;
  qcom,mdss-dsi-h-left-border = <0>;
  qcom,mdss-dsi-h-right-border = <0>;
  qcom,mdss-dsi-v-top-border = <0>;
  qcom,mdss-dsi-v-bottom-border = <0>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-underflow-color = <0x00>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-color-order = "rgb_swap_rgb";
  qcom,mdss-dsi-on-command = [29 01 00 00 00 00 05 FF AA 55 A5 80
   29 01 00 00 00 00 03 6F 11 00
   29 01 00 00 00 00 03 F7 20 00
   29 01 00 00 00 00 02 6F 06
   29 01 00 00 00 00 02 F7 A0
   29 01 00 00 00 00 02 6F 19
   29 01 00 00 00 00 02 F7 12
   29 01 00 00 00 00 02 6F 02
   29 01 00 00 00 00 02 F7 47
   29 01 00 00 00 00 02 6F 17
   29 01 00 00 00 00 02 F4 70
   29 01 00 00 00 00 02 6F 01
   29 01 00 00 00 00 02 F9 46
   29 01 00 00 00 00 06 F0 55 AA 52 08 00
   29 01 00 00 00 00 02 B1 60
   29 01 00 00 00 00 06 BD 01 A0 10 10 01
   29 01 00 00 00 00 05 B8 01 02 0C 02
   29 01 00 00 00 00 03 BB 11 11
   29 01 00 00 00 00 03 BC 00 00
   29 01 00 00 00 00 02 B6 04
   29 01 00 00 00 00 02 C8 80
   29 01 00 00 00 00 0D CC 01 36 87 00 00 00 00 00 00 00 00 00
   29 01 00 00 00 00 11 D1 01 05 09 0D 10 14 18 1C 20 24 28 2C 30 34 38 3C
   29 01 00 00 00 00 0D D7 23 25 27 28 26 22 00 00 00 00 00 00
   29 01 00 00 00 00 0D D8 05 05 00 00 00 00 05 05 00 21 23 23
   29 01 00 00 00 00 06 F0 55 AA 52 08 01
   29 01 00 00 00 00 03 B0 09 09
   29 01 00 00 00 00 03 B1 09 09
   29 01 00 00 00 00 03 BC 90 00
   29 01 00 00 00 00 03 BD 90 00
   29 01 00 00 00 00 02 CA 00
   29 01 00 00 00 00 02 C0 0C
   29 01 00 00 00 00 03 B5 03 03
   29 01 00 00 00 00 03 B3 19 19
   29 01 00 00 00 00 03 B4 19 19
   29 01 00 00 00 00 03 B9 26 26
   29 01 00 00 00 00 03 BA 24 24
   29 01 00 00 00 00 06 F0 55 AA 52 08 02
   29 01 00 00 00 00 02 EE 00
   29 01 00 00 00 00 11 B0 00 00 00 0D 00 26 00 3A 00 4D 00 6D 00 89 00 B7
   29 01 00 00 00 00 11 B1 00 DD 01 1A 01 4B 01 9B 01 E0 01 E1 02 1E 02 62
   29 01 00 00 00 00 11 B2 02 8D 02 CB 02 F5 03 31 03 58 03 89 03 A7 03 CD
   29 01 00 00 00 00 05 B3 03 F0 03 FF
   29 01 00 00 00 00 11 B4 00 9A 00 9F 00 A8 00 B1 00 B9 00 CB 00 DC 00 FC
   29 01 00 00 00 00 11 B5 01 17 01 45 01 6E 01 B2 01 EC 01 EE 02 25 02 64
   29 01 00 00 00 00 11 B6 02 8C 02 CA 02 F1 03 27 03 4C 03 73 03 9C 03 DF
   29 01 00 00 00 00 05 B7 03 FC 03 FF
   29 01 00 00 00 00 11 B8 00 00 00 0D 00 26 00 3A 00 4D 00 6D 00 89 00 B7
   29 01 00 00 00 00 11 B9 00 DD 01 1A 01 4B 01 9B 01 E0 01 E1 02 1E 02 62
   29 01 00 00 00 00 11 BA 02 8D 02 CB 02 F5 03 31 03 58 03 89 03 A7 03 CD
   29 01 00 00 00 00 05 BB 03 F0 03 FF
   29 01 00 00 00 00 11 BC 00 00 00 0D 00 26 00 3A 00 4D 00 6D 00 89 00 B7
   29 01 00 00 00 00 11 BD 00 DD 01 1A 01 4B 01 9B 01 E0 01 E1 02 1E 02 62
   29 01 00 00 00 00 11 BE 02 8D 02 CB 02 F5 03 31 03 58 03 89 03 A7 03 CD
   29 01 00 00 00 00 05 BF 03 F0 03 FF
   29 01 00 00 00 00 11 C0 00 9A 00 9F 00 A8 00 B1 00 B9 00 CB 00 DC 00 FC
   29 01 00 00 00 00 11 C1 01 17 01 45 01 6E 01 B2 01 EC 01 EE 02 25 02 64
   29 01 00 00 00 00 11 C2 02 8C 02 CA 02 F1 03 27 03 4C 03 73 03 9C 03 DF
   29 01 00 00 00 00 05 C3 03 FC 03 FF
   29 01 00 00 00 00 11 C4 00 00 00 0D 00 26 00 3A 00 4D 00 6D 00 89 00 B7
   29 01 00 00 00 00 11 C5 00 DD 01 1A 01 4B 01 9B 01 E0 01 E1 02 1E 02 62
   29 01 00 00 00 00 11 C6 02 8D 02 CB 02 F5 03 31 03 58 03 89 03 A7 03 CD
   29 01 00 00 00 00 05 C7 03 F0 03 FF
   29 01 00 00 00 00 02 C0 04
   29 01 00 00 00 00 06 F0 55 AA 52 08 06
   29 01 00 00 00 00 03 B0 10 12
   29 01 00 00 00 00 03 B1 14 16
   29 01 00 00 00 00 03 B2 00 02
   29 01 00 00 00 00 03 B3 31 31
   29 01 00 00 00 00 03 B4 31 34
   29 01 00 00 00 00 03 B5 34 34
   29 01 00 00 00 00 03 B6 34 31
   29 01 00 00 00 00 03 B7 31 31
   29 01 00 00 00 00 03 B8 31 31
   29 01 00 00 00 00 03 B9 2D 2E
   29 01 00 00 00 00 03 BA 2E 2D
   29 01 00 00 00 00 03 BB 31 31
   29 01 00 00 00 00 03 BC 31 31
   29 01 00 00 00 00 03 BD 31 34
   29 01 00 00 00 00 03 BE 34 34
   29 01 00 00 00 00 03 BF 34 31
   29 01 00 00 00 00 03 C0 31 31
   29 01 00 00 00 00 03 C1 03 01
   29 01 00 00 00 00 03 C2 17 15
   29 01 00 00 00 00 03 C3 13 11
   29 01 00 00 00 00 03 E5 31 31
   29 01 00 00 00 00 03 C4 17 15
   29 01 00 00 00 00 03 C5 13 11
   29 01 00 00 00 00 03 C6 03 01
   29 01 00 00 00 00 03 C7 31 31
   29 01 00 00 00 00 03 C8 31 34
   29 01 00 00 00 00 03 C9 34 34
   29 01 00 00 00 00 03 CA 34 31
   29 01 00 00 00 00 03 CB 31 31
   29 01 00 00 00 00 03 CC 31 31
   29 01 00 00 00 00 03 CD 2E 2D
   29 01 00 00 00 00 03 CE 2D 2E
   29 01 00 00 00 00 03 CF 31 31
   29 01 00 00 00 00 03 D0 31 31
   29 01 00 00 00 00 03 D1 31 34
   29 01 00 00 00 00 03 D2 34 34
   29 01 00 00 00 00 03 D3 34 31
   29 01 00 00 00 00 03 D4 31 31
   29 01 00 00 00 00 03 D5 00 02
   29 01 00 00 00 00 03 D6 10 12
   29 01 00 00 00 00 03 D7 14 16
   29 01 00 00 00 00 03 E6 32 32
   29 01 00 00 00 00 06 D8 00 00 00 00 00
   29 01 00 00 00 00 06 D9 00 00 00 00 00
   29 01 00 00 00 00 02 E7 00
   29 01 00 00 00 00 06 F0 55 AA 52 08 05
   29 01 00 00 00 00 02 ED 30
   29 01 00 00 00 00 03 B0 17 06
   29 01 00 00 00 00 02 B8 00
   29 01 00 00 00 00 02 C0 0D
   29 01 00 00 00 00 02 C1 0B
   29 01 00 00 00 00 02 C2 23
   29 01 00 00 00 00 02 C3 40
   29 01 00 00 00 00 02 C4 84
   29 01 00 00 00 00 02 C5 82
   29 01 00 00 00 00 02 C6 82
   29 01 00 00 00 00 02 C7 80
   29 01 00 00 00 00 03 C8 0B 30
   29 01 00 00 00 00 03 C9 05 10
   29 01 00 00 00 00 03 CA 01 10
   29 01 00 00 00 00 03 CB 01 10
   29 01 00 00 00 00 06 D1 03 05 05 07 00
   29 01 00 00 00 00 06 D2 03 05 09 03 00
   29 01 00 00 00 00 06 D3 00 00 6A 07 10
   29 01 00 00 00 00 06 D4 30 00 6A 07 10
   29 01 00 00 00 00 06 F0 55 AA 52 08 03
   29 01 00 00 00 00 03 B0 00 00
   29 01 00 00 00 00 03 B1 00 00
   29 01 00 00 00 00 06 B2 05 00 0A 00 00
   29 01 00 00 00 00 06 B3 05 00 0A 00 00
   29 01 00 00 00 00 06 B4 05 00 0A 00 00
   29 01 00 00 00 00 06 B5 05 00 0A 00 00
   29 01 00 00 00 00 06 B6 02 00 0A 00 00
   29 01 00 00 00 00 06 B7 02 00 0A 00 00
   29 01 00 00 00 00 06 B8 02 00 0A 00 00
   29 01 00 00 00 00 06 B9 02 00 0A 00 00
   29 01 00 00 00 00 06 BA 53 00 0A 00 00
   29 01 00 00 00 00 06 BB 53 00 0A 00 00
   29 01 00 00 00 00 06 BC 53 00 0A 00 00
   29 01 00 00 00 00 06 BD 53 00 0A 00 00
   29 01 00 00 00 00 02 C4 60
   29 01 00 00 00 00 02 C5 40
   29 01 00 00 00 00 02 C6 64
   29 01 00 00 00 00 02 C7 44
   29 01 00 00 00 00 02 6F 11
   29 01 00 00 00 00 02 F3 01
   29 01 00 00 00 00 06 F0 55 AA 52 08 00
   29 01 00 00 00 00 05 E6 FF FF FF FE
   29 01 00 00 00 00 0B E8 F3 EE E9 E4 DB D2 C9 C0 B9 AE
   29 01 00 00 00 00 03 D9 02 09
   15 01 00 00 00 00 02 55 01
   15 01 00 00 00 00 02 53 24
   15 01 00 00 00 00 02 51 00
   15 01 00 00 00 00 02 5E 28
   05 01 00 00 78 00 02 11 00
   05 01 00 00 16 00 02 29 00];
  qcom,mdss-dsi-off-command = [05 01 00 00 32 00 02 28 00
   05 01 00 00 78 00 02 10 00];
  qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
  qcom,mdss-dsi-h-sync-pulse = <1>;
  qcom,mdss-dsi-traffic-mode = "burst_mode";
  qcom,mdss-dsi-lane-map = "lane_map_0123";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-lane-3-state;
  qcom,mdss-dsi-panel-timings = [7a 1a 12 00 40 42 16 1e 14 03 04 00];
  qcom,mdss-dsi-t-clk-post = <0x04>;
  qcom,mdss-dsi-t-clk-pre = <0x1c>;
  qcom,mdss-dsi-bl-min-level = <6>;
  qcom,mdss-dsi-bl-max-level = <250>;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
  qcom,panel-inverse-off-cmds = [05 01 00 00 00 00 02 20 00];
  qcom,panel-inverse-on-cmds = [05 01 00 00 00 00 02 21 00];
  qcom,inverse-on-cmds-dsi-state = "dsi_lp_mode";
  qcom,inverse-off-cmds-dsi-state = "dsi_lp_mode";
  qcom,panel-cabc-ui-cmds = [15 01 00 00 00 00 02 55 01
     15 01 00 00 00 00 02 53 24];
  qcom,panel-cabc-video-cmds = [15 01 00 00 00 00 02 55 03
     15 01 00 00 00 00 02 53 2C];
  qcom,cabc-ui-cmds-dsi-state = "dsi_lp_mode";
  qcom,cabc-video-cmds-dsi-state = "dsi_lp_mode";
  qcom,panel-dot-inversion-mode-cmds = [29 01 00 00 00 00 06 F0 55 AA 52 08 00
    29 01 00 00 00 00 03 BC 01 01];
  qcom,panel-column-inversion-mode-cmds = [29 01 00 00 00 00 06 F0 55 AA 52 08 00
    29 01 00 00 00 00 03 BC 00 00];
  qcom,dot-inversion-cmds-dsi-state = "dsi_lp_mode";
  qcom,column-inversion-cmds-dsi-state = "dsi_lp_mode";
  qcom,mdss-dsi-lp11-init;
  qcom,mdss-pan-physical-width-dimension = <62>;
  qcom,mdss-pan-physical-height-dimension = <110>;
   qcom,mdss-dsi-reset-sequence = <1 1>, <0 20>, <1 120>;

 };
};
# 10 "arch/arm/boot/dts/qcom/huawei_g621_tl/huawei-lcd.dtsi" 2
# 1 "arch/arm/boot/dts/qcom/huawei_g621_tl/hw-panel-cmi-otm1283a-5-720p-video.dtsi" 1
# 18 "arch/arm/boot/dts/qcom/huawei_g621_tl/hw-panel-cmi-otm1283a-5-720p-video.dtsi"
&mdss_mdp {
 dsi_cmi_otm1283a_5_720p_video: qcom,mdss_dsi_cmi_otm1283a_5_720p_video {
  qcom,mdss-dsi-panel-name = "CMI_OTM1283A_5_720P_VIDEO";
  qcom,cont-splash-enabled;
  qcom,mdss-dsi-panel-controller = <&mdss_dsi0>;
  qcom,mdss-dsi-panel-type = "dsi_video_mode";
  qcom,mdss-dsi-panel-destination = "display_1";
  qcom,mdss-dsi-panel-clockrate = <432000000>;
  qcom,mdss-dsi-panel-framerate = <60>;
  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-panel-width = <720>;
  qcom,mdss-dsi-panel-height = <1280>;
  qcom,mdss-dsi-h-front-porch = <88>;
  qcom,mdss-dsi-h-back-porch = <88>;
  qcom,mdss-dsi-h-pulse-width = <12>;
  qcom,mdss-dsi-h-sync-skew = <0>;
  qcom,mdss-dsi-v-back-porch = <20>;
  qcom,mdss-dsi-v-front-porch = <20>;
  qcom,mdss-dsi-v-pulse-width = <3>;
  qcom,mdss-dsi-h-left-border = <0>;
  qcom,mdss-dsi-h-right-border = <0>;
  qcom,mdss-dsi-v-top-border = <0>;
  qcom,mdss-dsi-v-bottom-border = <0>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-underflow-color = <0x00>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-color-order = "rgb_swap_rgb";
  qcom,mdss-dsi-on-command = [29 01 00 00 00 00 02 00 00
   29 01 00 00 00 00 04 FF 12 83 01
   29 01 00 00 00 00 02 00 80
   29 01 00 00 00 00 03 FF 12 83
   29 01 00 00 00 00 02 00 92
   29 01 00 00 00 00 03 FF 30 02
   29 01 00 00 00 00 02 00 B9
   29 01 00 00 00 00 02 B0 51
   29 01 00 00 00 00 02 00 90
   29 01 00 00 00 00 02 B0 00
   29 01 00 00 00 00 02 00 C6
   29 01 00 00 00 00 02 B0 03
   29 01 00 00 00 00 02 00 80
   29 01 00 00 00 00 0A C0 00 64 00 10 10 00 64 10 10
   29 01 00 00 00 00 02 00 90
   29 01 00 00 00 00 07 C0 00 5C 00 01 00 04
   29 01 00 00 00 00 02 00 B3
   29 01 00 00 00 00 03 C0 00 50
   29 01 00 00 00 00 02 00 81
   29 01 00 00 00 00 02 C1 55
   29 01 00 00 00 00 02 00 82
   29 01 00 00 00 00 02 C4 02
   29 01 00 00 00 00 02 00 8B
   29 01 00 00 00 00 02 C4 40
   29 01 00 00 00 00 02 00 90
   29 01 00 00 00 00 02 C4 49
   29 01 00 00 00 00 02 00 E0
   29 01 00 00 00 00 02 C0 C8
   29 01 00 00 00 00 02 00 A0
   29 01 00 00 00 00 0F C4 05 10 04 02 05 15 11 05 10 07 02 05 15 11
   29 01 00 00 00 00 02 00 B0
   29 01 00 00 00 00 03 C4 00 00
   29 01 00 00 00 00 02 00 90
   29 01 00 00 00 00 05 C5 50 A6 D0 66
   29 01 00 00 00 00 02 00 B0
   29 01 00 00 00 00 03 C5 04 38
   29 01 00 00 00 00 02 00 B4
   29 01 00 00 00 00 02 C5 C0
   29 01 00 00 00 00 02 00 B5
   29 01 00 00 00 00 07 C5 0B 95 FF 0B 95 FF
   29 01 00 00 00 00 02 00 BB
   29 01 00 00 00 00 02 C5 80
   29 01 00 00 00 00 02 00 90
   29 01 00 00 00 00 05 F5 02 11 02 11
   29 01 00 00 00 00 02 00 94
   29 01 00 00 00 00 02 F5 02
   29 01 00 00 00 00 02 00 B2
   29 01 00 00 00 00 09 F5 00 00 00 00 00 00 00 00
   29 01 00 00 00 00 02 00 BA
   29 01 00 00 00 00 02 F5 03
   29 01 00 00 00 00 02 00 80
   29 01 00 00 00 00 0C CB 00 00 00 00 00 00 00 00 00 00 00
   29 01 00 00 00 00 02 00 90
   29 01 00 00 00 00 10 CB 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
   29 01 00 00 00 00 02 00 A0
   29 01 00 00 00 00 10 CB 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
   29 01 00 00 00 00 02 00 B0
   29 01 00 00 00 00 10 CB 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
   29 01 00 00 00 00 02 00 C0
   29 01 00 00 00 00 10 CB 04 04 04 04 04 04 04 04 04 00 04 00 00 00 00
   29 01 00 00 00 00 02 00 D0
   29 01 00 00 00 00 10 CB 00 00 00 00 04 00 00 04 04 04 04 04 04 04 04
   29 01 00 00 00 00 02 00 E0
   29 01 00 00 00 00 0F CB 04 00 04 00 00 00 00 00 00 00 00 04 00 00
   29 01 00 00 00 00 02 00 F0
   29 01 00 00 00 00 0C CB FF FF FF FF FF FF FF FF FF FF FF
   29 01 00 00 00 00 02 00 80
   29 01 00 00 00 00 10 CC 29 2A 0A 0C 0E 10 12 14 06 00 08 00 00 00 00
   29 01 00 00 00 00 02 00 90
   29 01 00 00 00 00 10 CC 00 00 00 00 02 00 00 29 2A 09 0B 0D 0F 11 13
   29 01 00 00 00 00 02 00 A0
   29 01 00 00 00 00 0F CC 05 00 07 00 00 00 00 00 00 00 00 01 00 00
   29 01 00 00 00 00 02 00 B0
   29 01 00 00 00 00 10 CC 29 2A 13 11 0F 0D 0B 09 01 00 07 00 00 00 00
   29 01 00 00 00 00 02 00 C0
   29 01 00 00 00 00 10 CC 00 00 00 00 05 00 00 29 2A 14 12 10 0E 0C 0A
   29 01 00 00 00 00 02 00 D0
   29 01 00 00 00 00 0F CC 02 00 08 00 00 00 00 00 00 00 00 06 00 00
   29 01 00 00 00 00 02 00 80
   29 01 00 00 00 00 0D CE 89 05 10 88 05 10 00 00 00 00 00 00
   29 01 00 00 00 00 02 00 90
   29 01 00 00 00 00 0F CE 54 FD 10 54 FE 10 55 01 10 55 02 10 00 00
   29 01 00 00 00 00 02 00 A0
   29 01 00 00 00 00 0F CE 58 07 04 FD 00 10 00 58 06 04 FE 00 10 00
   29 01 00 00 00 00 02 00 B0
   29 01 00 00 00 00 0F CE 58 05 04 FF 00 10 00 58 04 05 00 00 10 00
   29 01 00 00 00 00 02 00 C0
   29 01 00 00 00 00 0F CE 58 03 05 01 00 10 00 58 02 05 02 00 10 00
   29 01 00 00 00 00 02 00 D0
   29 01 00 00 00 00 0F CE 58 01 05 03 00 10 00 58 00 05 04 00 10 00
   29 01 00 00 00 00 02 00 80
   29 01 00 00 00 00 0F CF 50 00 05 05 00 10 00 50 01 05 06 00 10 00
   29 01 00 00 00 00 02 00 90
   29 01 00 00 00 00 0F CF 50 02 05 07 00 10 00 50 03 05 08 00 10 00
   29 01 00 00 00 00 02 00 A0
   29 01 00 00 00 00 0F CF 00 00 00 00 00 00 00 00 00 00 00 00 00 00
   29 01 00 00 00 00 02 00 B0
   29 01 00 00 00 00 0F CF 00 00 00 00 00 00 00 00 00 00 00 00 00 00
   29 01 00 00 00 00 02 00 C0
   29 01 00 00 00 00 0C CF 39 39 20 20 00 00 01 01 20 00 00
   29 01 00 00 00 00 02 00 00
   29 01 00 00 00 00 03 D8 BE BE
   29 01 00 00 00 00 02 00 00
   29 01 00 00 00 00 11 E1 02 08 14 0D 06 10 0B 0A 03 07 0D 09 10 14 0E 08
   29 01 00 00 00 00 02 00 00
   29 01 00 00 00 00 11 E2 02 08 14 0C 07 10 0C 0A 03 07 0D 09 10 14 0E 08
   29 01 00 00 00 00 02 00 00
   29 01 00 00 00 00 22 EC 40 43 43 43 43 43 43 43 43 43 43 43 43 43 43 43 43 43 43 43 43 43 43 43 43 43 43 43 43 43 43 43 03
   29 01 00 00 00 00 02 00 00
   29 01 00 00 00 00 22 ED 40 43 34 44 34 44 43 34 44 43 34 44 34 44 43 34 44 43 34 44 34 44 43 34 44 43 34 44 34 44 43 34 04
   29 01 00 00 00 00 02 00 00
   29 01 00 00 00 00 22 EE 40 44 44 44 44 44 44 44 44 44 44 44 44 44 44 44 44 44 44 44 44 44 44 44 44 44 44 44 44 44 44 44 04
   29 01 00 00 00 00 02 00 A0
   29 01 00 00 00 00 0D D6 11 00 19 00 09 00 09 5A 1D 66 19 80
   29 01 00 00 00 00 02 00 B0
   29 01 00 00 00 00 0D D6 01 00 01 00 01 00 01 00 29 9A 01 00
   29 01 00 00 00 00 02 00 C0
   29 01 00 00 00 00 0D D6 1E 11 00 2B 11 3C 44 11 55 00 11 00
   29 01 00 00 00 00 02 00 D0
   29 01 00 00 00 00 07 D6 00 11 00 66 11 00
   29 01 00 00 00 00 02 00 E0
   29 01 00 00 00 00 0D D6 1E 11 1E 15 11 1E 22 11 2B 00 11 00
   29 01 00 00 00 00 02 00 F0
   29 01 00 00 00 00 07 D6 00 11 00 33 11 00
   29 01 00 00 00 00 02 00 80
   29 01 00 00 00 00 02 D6 08
   29 01 00 00 00 00 02 00 B1
   29 01 00 00 00 00 02 C6 02
   29 01 00 00 00 00 02 00 B4
   29 01 00 00 00 00 02 C6 10
   29 01 00 00 00 00 02 00 00
   29 01 00 00 00 00 04 FF FF FF FF
   15 01 00 00 00 00 02 51 00
   15 01 00 00 00 00 02 53 24
   15 01 00 00 00 00 02 55 01
   15 01 00 00 00 00 02 5E 28
   05 01 00 00 78 00 02 11 00
   05 01 00 00 16 00 02 29 00];
  qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00
    05 01 00 00 80 00 02 10 00];
  qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
  qcom,mdss-dsi-h-sync-pulse = <1>;
  qcom,mdss-dsi-traffic-mode = "burst_mode";
  qcom,mdss-dsi-lane-map = "lane_map_0123";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-lane-3-state;
  qcom,mdss-dsi-panel-timings = [7a 1a 12 00 40 42 16 1e 14 03 04 00];
  qcom,mdss-dsi-t-clk-post = <0x04>;
  qcom,mdss-dsi-t-clk-pre = <0x1c>;
  qcom,mdss-dsi-bl-min-level = <6>;
  qcom,mdss-dsi-bl-max-level = <250>;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
  qcom,panel-inverse-off-cmds = [05 01 00 00 00 00 02 20 00];
  qcom,panel-inverse-on-cmds = [05 01 00 00 00 00 02 21 00];
  qcom,inverse-on-cmds-dsi-state = "dsi_lp_mode";
  qcom,inverse-off-cmds-dsi-state = "dsi_lp_mode";
  qcom,panel-cabc-ui-cmds = [15 01 00 00 00 00 02 55 01
     15 01 00 00 00 00 02 53 24];
  qcom,panel-cabc-video-cmds = [15 01 00 00 00 00 02 55 03
   15 01 00 00 00 00 02 53 2c];
  qcom,cabc-ui-cmds-dsi-state = "dsi_lp_mode";
  qcom,cabc-video-cmds-dsi-state = "dsi_lp_mode";
  qcom,panel-dot-inversion-mode-cmds = [29 01 00 00 00 00 02 00 00
         29 01 00 00 00 00 04 FF 12 83 01
         29 01 00 00 00 00 02 00 80
         29 01 00 00 00 00 03 FF 12 83
         29 01 00 00 00 00 02 00 B4
         29 01 00 00 00 00 02 C0 00
         29 01 00 00 00 00 02 00 00
         29 01 00 00 00 00 04 FF FF FF FF];
  qcom,panel-column-inversion-mode-cmds = [29 01 00 00 00 00 02 00 00
         29 01 00 00 00 00 04 FF 12 83 01
         29 01 00 00 00 00 02 00 80
         29 01 00 00 00 00 03 FF 12 83
         29 01 00 00 00 00 02 00 B4
         29 01 00 00 00 00 02 C0 50
         29 01 00 00 00 00 02 00 00
         29 01 00 00 00 00 04 FF FF FF FF];
  qcom,dot-inversion-cmds-dsi-state = "dsi_lp_mode";
  qcom,column-inversion-cmds-dsi-state = "dsi_hs_mode";
  qcom,panel-esd-check-enabled;
  qcom,panel-esd-read-commands = [06 01 00 01 05 00 02 0A 9C
    06 01 00 01 05 00 02 0B 00
    06 01 00 01 05 00 02 0C 07
    06 01 00 01 05 00 02 0D 00];
  qcom,mdss-dsi-lp11-init;
  qcom,mdss-pan-physical-width-dimension = <62>;
  qcom,mdss-pan-physical-height-dimension = <110>;
   qcom,mdss-dsi-reset-sequence = <1 1>, <0 20>, <1 120>;

 };
};
# 11 "arch/arm/boot/dts/qcom/huawei_g621_tl/huawei-lcd.dtsi" 2
# 1 "arch/arm/boot/dts/qcom/huawei_g621_tl/hw-panel-tianma-otm1283a-5-720p-video.dtsi" 1
# 18 "arch/arm/boot/dts/qcom/huawei_g621_tl/hw-panel-tianma-otm1283a-5-720p-video.dtsi"
&mdss_mdp {
 dsi_tianma_otm1283a_5_720p_video: qcom,mdss_dsi_tianma_otm1283a_5_720p_video {
  qcom,mdss-dsi-panel-name = "TIANMA_OTM1283A_5_720P_VIDEO";
  qcom,cont-splash-enabled;
  qcom,mdss-dsi-panel-controller = <&mdss_dsi0>;
  qcom,mdss-dsi-panel-type = "dsi_video_mode";
  qcom,mdss-dsi-panel-destination = "display_1";
  qcom,mdss-dsi-panel-clockrate = <432000000>;
  qcom,mdss-dsi-panel-framerate = <60>;
  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-panel-width = <720>;
  qcom,mdss-dsi-panel-height = <1280>;
  qcom,mdss-dsi-h-front-porch = <88>;
  qcom,mdss-dsi-h-back-porch = <88>;
  qcom,mdss-dsi-h-pulse-width = <12>;
  qcom,mdss-dsi-h-sync-skew = <0>;
  qcom,mdss-dsi-v-back-porch = <20>;
  qcom,mdss-dsi-v-front-porch = <20>;
  qcom,mdss-dsi-v-pulse-width = <3>;
  qcom,mdss-dsi-h-left-border = <0>;
  qcom,mdss-dsi-h-right-border = <0>;
  qcom,mdss-dsi-v-top-border = <0>;
  qcom,mdss-dsi-v-bottom-border = <0>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-underflow-color = <0x00>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-color-order = "rgb_swap_rgb";
  qcom,mdss-dsi-on-command = [29 01 00 00 00 00 02 00 00
   29 01 00 00 00 00 04 FF 12 83 01
   29 01 00 00 00 00 02 00 80
   29 01 00 00 00 00 03 FF 12 83
   29 01 00 00 00 00 02 00 80
   29 01 00 00 00 00 0A C0 00 64 00 0E 12 00 64 0E 12
   29 01 00 00 00 00 02 00 90
   29 01 00 00 00 00 02 B0 00
   29 01 00 00 00 00 02 00 91
   29 01 00 00 00 00 02 C0 4B
   29 01 00 00 00 00 02 00 B4
   29 01 00 00 00 00 02 C0 55
   29 01 00 00 00 00 02 00 80
   29 01 00 00 00 00 02 C4 30
   29 01 00 00 00 00 02 00 8A
   29 01 00 00 00 00 02 C4 40
   29 01 00 00 00 00 02 00 B1
   29 01 00 00 00 00 02 C6 02
   29 01 00 00 00 00 02 00 B4
   29 01 00 00 00 00 02 C6 10
   29 01 00 00 00 00 02 00 81
   29 01 00 00 00 00 02 C1 55
   29 01 00 00 00 00 02 00 A0
   29 01 00 00 00 00 02 C1 00
   29 01 00 00 00 00 02 00 81
   29 01 00 00 00 00 02 C4 82
   29 01 00 00 00 00 02 00 90
   29 01 00 00 00 00 02 C4 49
   29 01 00 00 00 00 02 00 82
   29 01 00 00 00 00 02 C4 02
   29 01 00 00 00 00 02 00 C6
   29 01 00 00 00 00 02 B0 03
   29 01 00 00 00 00 02 00 A0
   29 01 00 00 00 00 0F C4 05 10 06 02 05 15 10 05 10 07 02 05 15 10
   29 01 00 00 00 00 02 00 B0
   29 01 00 00 00 00 03 C4 00 00
   29 01 00 00 00 00 02 00 BB
   29 01 00 00 00 00 02 C5 80
   29 01 00 00 00 00 02 00 91
   29 01 00 00 00 00 03 C5 16 50
   29 01 00 00 00 00 02 00 00
   29 01 00 00 00 00 03 D8 AE AE
   29 01 00 00 00 00 02 00 B0
   29 01 00 00 00 00 03 C5 04 B8
   29 01 00 00 00 00 02 00 90
   29 01 00 00 00 00 05 F5 02 11 02 11
   29 01 00 00 00 00 02 00 90
   29 01 00 00 00 00 02 C5 50
   29 01 00 00 00 00 02 00 94
   29 01 00 00 00 00 02 C5 66
   29 01 00 00 00 00 02 00 B2
   29 01 00 00 00 00 03 F5 00 00
   29 01 00 00 00 00 02 00 B4
   29 01 00 00 00 00 03 F5 00 00
   29 01 00 00 00 00 02 00 B6
   29 01 00 00 00 00 03 F5 00 00
   29 01 00 00 00 00 02 00 B8
   29 01 00 00 00 00 03 F5 00 00
   29 01 00 00 00 00 02 00 94
   29 01 00 00 00 00 02 F5 02
   29 01 00 00 00 00 02 00 BA
   29 01 00 00 00 00 02 F5 03
   29 01 00 00 00 00 02 00 B4
   29 01 00 00 00 00 02 C5 C0
   29 01 00 00 00 00 02 00 80
   29 01 00 00 00 00 02 C4 01
   29 01 00 00 00 00 02 00 88
   29 01 00 00 00 00 02 C4 80
   29 01 00 00 00 00 02 00 C2
   29 01 00 00 00 00 02 F5 C0
   29 01 00 00 00 00 02 00 80
   29 01 00 00 00 00 0C CB 00 00 00 00 00 00 00 00 00 00 00
   29 01 00 00 00 00 02 00 90
   29 01 00 00 00 00 10 CB 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
   29 01 00 00 00 00 02 00 A0
   29 01 00 00 00 00 10 CB 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
   29 01 00 00 00 00 02 00 B0
   29 01 00 00 00 00 10 CB 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
   29 01 00 00 00 00 02 00 C0
   29 01 00 00 00 00 10 CB 05 05 05 05 05 05 00 00 00 00 00 00 00 00 00
   29 01 00 00 00 00 02 00 D0
   29 01 00 00 00 00 10 CB 00 00 00 00 05 05 05 05 05 05 05 05 05 00 00
   29 01 00 00 00 00 02 00 E0
   29 01 00 00 00 00 0F CB 00 00 00 00 00 00 00 00 00 00 00 05 05 05
   29 01 00 00 00 00 02 00 F0
   29 01 00 00 00 00 0C CB FF CF 00 03 C0 F0 FF 0C 30 00 0C
   29 01 00 00 00 00 02 00 80
   29 01 00 00 00 00 10 CC 0C 0A 10 0E 02 04 00 00 00 00 00 00 00 00 00
   29 01 00 00 00 00 02 00 90
   29 01 00 00 00 00 10 CC 00 00 00 00 06 2D 2E 0B 09 0F 0D 01 03 00 00
   29 01 00 00 00 00 02 00 A0
   29 01 00 00 00 00 0F CC 00 00 00 00 00 00 00 00 00 00 00 05 2D 2E
   29 01 00 00 00 00 02 00 B0
   29 01 00 00 00 00 10 CC 0D 0F 09 0B 03 01 00 00 00 00 00 00 00 00 00
   29 01 00 00 00 00 02 00 C0
   29 01 00 00 00 00 10 CC 00 00 00 00 05 2E 2D 0E 10 0A 0C 04 02 00 00
   29 01 00 00 00 00 02 00 D0
   29 01 00 00 00 00 0F CC 00 00 00 00 00 00 00 00 00 00 00 06 2E 2D
   29 01 00 00 00 00 02 00 80
   29 01 00 00 00 00 0D CE 8B 03 18 8A 03 18 89 03 18 88 03 18
   29 01 00 00 00 00 02 00 90
   29 01 00 00 00 00 0F CE 38 10 18 38 0F 18 00 00 00 00 00 00 00 00
   29 01 00 00 00 00 02 00 A0
   29 01 00 00 00 00 0F CE 38 07 05 00 00 18 00 38 06 05 01 00 18 00
   29 01 00 00 00 00 02 00 B0
   29 01 00 00 00 00 0F CE 38 05 05 02 00 18 00 38 04 05 03 00 18 00
   29 01 00 00 00 00 02 00 C0
   29 01 00 00 00 00 0F CE 38 03 05 04 00 18 00 38 02 05 05 00 18 00
   29 01 00 00 00 00 02 00 D0
   29 01 00 00 00 00 0F CE 38 01 05 06 00 18 00 38 00 05 07 00 18 00
   29 01 00 00 00 00 02 00 80
   29 01 00 00 00 00 0F CF 00 00 00 00 00 00 00 00 00 00 00 00 00 00
   29 01 00 00 00 00 02 00 90
   29 01 00 00 00 00 0F CF 00 00 00 00 00 00 00 00 00 00 00 00 00 00
   29 01 00 00 00 00 02 00 A0
   29 01 00 00 00 00 0F CF 00 00 00 00 00 00 00 00 00 00 00 00 00 00
   29 01 00 00 00 00 02 00 B0
   29 01 00 00 00 00 0F CF 00 00 00 00 00 00 00 00 00 00 00 00 00 00
   29 01 00 00 00 00 02 00 C0
   29 01 00 00 00 00 0C CF 01 01 20 20 00 00 01 81 00 03 08
   29 01 00 00 00 00 02 00 B5
   29 01 00 00 00 00 07 C5 38 20 BF 38 20 BF
   29 01 00 00 00 00 02 00 00
   29 01 00 00 00 00 11 E1 05 13 19 0D 06 13 0C 0A 03 07 05 07 0E 14 11 02
   29 01 00 00 00 00 02 00 00
   29 01 00 00 00 00 11 E2 05 13 19 0D 06 13 0C 0A 03 07 05 07 0E 14 11 02
   29 01 00 00 00 00 02 00 A0
   29 01 00 00 00 00 0D D6 0D 00 01 00 0D 00 01 00 35 9A 01 00
   29 01 00 00 00 00 02 00 B0
   29 01 00 00 00 00 0D D6 05 1A 05 1A 01 1A 01 00 1D 00 01 00
   29 01 00 00 00 00 02 00 C0
   29 01 00 00 00 00 0D D6 09 11 00 00 11 00 66 11 00 11 11 11
   29 01 00 00 00 00 02 00 D0
   29 01 00 00 00 00 07 D6 11 11 00 00 11 00
   29 01 00 00 00 00 02 00 E0
   29 01 00 00 00 00 0D D6 09 11 00 00 11 00 33 11 00 09 11 09
   29 01 00 00 00 00 02 00 F0
   29 01 00 00 00 00 07 D6 09 11 00 00 11 00
   29 01 00 00 00 00 02 00 80
   29 01 00 00 00 00 02 D6 08
   29 01 00 00 00 00 02 00 92
   29 01 00 00 00 00 03 FF 30 02
   29 01 00 00 00 00 02 00 80
   29 01 00 00 00 00 03 FF 00 00
   15 01 00 00 00 00 02 51 00
   15 01 00 00 00 00 02 53 24
   15 01 00 00 00 00 02 55 01
   15 01 00 00 00 00 02 5E 28
   05 01 00 00 78 00 02 11 00
   05 01 00 00 14 00 02 29 00];
  qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00
    05 01 00 00 78 00 02 10 00];
  qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
  qcom,mdss-dsi-h-sync-pulse = <1>;
  qcom,mdss-dsi-traffic-mode = "burst_mode";
  qcom,mdss-dsi-lane-map = "lane_map_0123";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-lane-3-state;
  qcom,mdss-dsi-panel-timings = [7a 1a 12 00 40 42 16 1e 14 03 04 00];
  qcom,mdss-dsi-t-clk-post = <0x04>;
  qcom,mdss-dsi-t-clk-pre = <0x1c>;
  qcom,mdss-dsi-bl-min-level = <6>;
  qcom,mdss-dsi-bl-max-level = <250>;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
  qcom,panel-inverse-off-cmds = [05 01 00 00 00 00 02 20 00];
  qcom,panel-inverse-on-cmds = [05 01 00 00 00 00 02 21 00];
  qcom,inverse-on-cmds-dsi-state = "dsi_lp_mode";
  qcom,inverse-off-cmds-dsi-state = "dsi_lp_mode";
  qcom,panel-cabc-ui-cmds = [15 01 00 00 00 00 02 55 01
     15 01 00 00 00 00 02 53 24];
  qcom,panel-cabc-video-cmds = [15 01 00 00 00 00 02 55 03
   15 01 00 00 00 00 02 53 2c];
  qcom,cabc-ui-cmds-dsi-state = "dsi_lp_mode";
  qcom,cabc-video-cmds-dsi-state = "dsi_lp_mode";
  qcom,panel-dot-inversion-mode-cmds = [29 01 00 00 00 00 02 00 00
         29 01 00 00 00 00 04 FF 12 83 01
         29 01 00 00 00 00 02 00 80
         29 01 00 00 00 00 03 FF 12 83
         29 01 00 00 00 00 02 00 B4
         29 01 00 00 00 00 02 C0 00
         29 01 00 00 00 00 02 00 00
         29 01 00 00 00 00 04 FF FF FF FF];
  qcom,panel-column-inversion-mode-cmds = [29 01 00 00 00 00 02 00 00
         29 01 00 00 00 00 04 FF 12 83 01
         29 01 00 00 00 00 02 00 80
         29 01 00 00 00 00 03 FF 12 83
         29 01 00 00 00 00 02 00 B4
         29 01 00 00 00 00 02 C0 50
         29 01 00 00 00 00 02 00 00
         29 01 00 00 00 00 04 FF FF FF FF];
  qcom,dot-inversion-cmds-dsi-state = "dsi_lp_mode";
  qcom,column-inversion-cmds-dsi-state = "dsi_hs_mode";
  qcom,panel-esd-check-enabled;
  qcom,panel-esd-read-commands = [06 01 00 01 05 00 02 0A 9C
    06 01 00 01 05 00 02 0B 00
    06 01 00 01 05 00 02 0C 07
    06 01 00 01 05 00 02 0D 00];
  qcom,mdss-dsi-lp11-init;
  qcom,mdss-pan-physical-width-dimension = <62>;
  qcom,mdss-pan-physical-height-dimension = <110>;
   qcom,mdss-dsi-reset-sequence = <1 1>, <0 20>, <1 120>;

 };
};
# 11 "arch/arm/boot/dts/qcom/huawei_g621_tl/huawei-lcd.dtsi" 2
# 11 "arch/arm/boot/dts/qcom/huawei_g621_tl/huawei.dtsi" 2
# 1 "arch/arm/boot/dts/qcom/huawei_g621_tl/huawei-tp.dtsi" 1






&tlmm_pinmux {

 goodix_int_pin {
  qcom,pins = <&gp 13>,<&gp 12>;
  qcom,pin-func = <0>;
  qcom,num-grp-pins = <2>;
  label = "goodix-irq-rst";
  goodix_default: goodix_default {
   drive-strength = <6>;
   bias-pull-up;
  };
  goodix_sleep: goodix_sleep {
   drive-strength = <2>;
   bias-disable;
  };
 };
 synaptics_int_pin {
  qcom,pins = <&gp 13>;
  qcom,pin-func = <0>;
  qcom,num-grp-pins = <1>;
  label = "synaptics-irq";
  synaptics_int_default: synaptics_int_default {
   drive-strength = <6>;
   bias-pull-up;
  };
  synaptics_int_sleep: synaptics_int_sleep {
   drive-strength = <2>;
   bias-disable;
  };
 };
};
&soc {
 i2c@78b9000 {
  status = "ok";
  #address-cells = <1>;
  #size-cells = <0>;
  qcom,clk-freq-out = <400000>;
  synaptics@70 {
   compatible = "synaptics,dsx";
   reg = <0x70>;
   pinctrl-names = "int_default","int_sleep";
   pinctrl-0 = <&synaptics_int_default>;
   pinctrl-1 = <&synaptics_int_sleep>;
   interrupt-parent = <&msm_gpio>;
   interrupts = <13 0x2008>;
   vdd-supply = <&pm8916_l17>;
   vcc_i2c-supply = <&pm8916_l16>;




   synaptics,vdd = "vdd";
   synaptics,vbus = "vcc_i2c";
   synaptics,irq-gpio = <&msm_gpio 13 0x2008>;
   synaptics,reset-gpio = <&msm_gpio 12 0x0>;

   synaptics,lcd-x = <720>;
   synaptics,lcd-y = <1280>;
   synaptics,lcd-all = <1369>;
   synaptics,virtual_keys =

    <158 142 1342 150 100

    172 360 1342 150 100

    139 578 1342 150 100>;



   synaptics,gesture_enabled = <0>;
# 90 "arch/arm/boot/dts/qcom/huawei_g621_tl/huawei-tp.dtsi"
   synaptics,easy_wakeup_supported_gestures = <0xF81>;


   synaptics,easy_wakeup_gesture_keys =
   < 59
    60
    61
    62
    63
    64
    65
    66
    67
    68
    87
    88
   >;



   huawei,dtz_x0 = <116>;
   huawei,dtz_y0 = <349>;
   huawei,dtz_x1 = <604>;
   huawei,dtz_y1 = <1047>;


   synaptics,glove_enabled = <0>;


   synaptics,fast_relax_gesture = <12>;



   synaptics,ofilm_dwt = <30>;
   synaptics,truly_dwt = <30>;
   synaptics,junda_dwt = <30>;

   synaptics,reset-on-status = <0>;
   synaptics,power-delay-ms = <160>;
   synaptics,reset-delay-ms = <100>;
   synaptics,reset-active-ms = <90>;
   synaptics,product_name = "g620S";



   huawei,ofilm {
    huawei,name = "huawei,ofilm";
    huawei,rxdiagonal_upperlimit = <1150>;
    huawei,rxdiagonal_lowerlimit = <850>;
    huawei,rxothers_upperlimit = <100>;
    huawei,txtxreport_limit = <0>;
    huawei,highres_upperlimit = <450 450 0x14>;
    huawei,highres_lowerlimit = <0 0 0xf830>;
    huawei,rawcap_upperlimit = <4189>;
    huawei,rawcap_lowerlimit = <0>;

    huawei,fullraw_upperlimit =
     <3517 3573 3589 3582 3585 3575 3573 3555 3556 3554 3543 3520 4191 3894 3866 3902 3872 3831 3823 3836 3837 3801 3799 9999
     3578 3651 3654 3650 3658 3653 3638 3620 3623 3617 3608 3580 3671 3659 3655 3692 3706 3660 3664 3684 3682 3655 3673 3637
     3584 3653 3646 3647 3655 3634 3638 3621 3623 3620 3612 3581 3649 3638 3653 3672 3680 3645 3641 3660 3653 3641 3633 3633
     3586 3654 3651 3671 3684 3641 3636 3620 3619 3619 3611 3581 3625 3625 3651 3666 3676 3629 3636 3668 3655 3637 3646 3612
     3588 3656 3651 3688 3679 3638 3630 3617 3617 3619 3611 3589 3610 3611 3625 3634 3651 3619 3615 3654 3637 3606 3637 3578
     3598 3660 3688 3686 3653 3636 3634 3624 3623 3627 3614 3589 3591 3621 3619 3616 3625 3617 3603 3658 3617 3584 3604 3558
     3612 3682 3689 3681 3649 3650 3637 3625 3629 3634 3625 3599 3589 3614 3611 3607 3599 3589 3586 3636 3586 3584 3611 3611
     3615 3689 3697 3651 3662 3656 3651 3642 3641 3645 3628 3615 3581 3599 3602 3603 3597 3590 3562 3614 3597 3598 3593 3562
     3638 3692 3669 3660 3669 3666 3667 3647 3650 3647 3636 3617 3575 3601 3588 3599 3599 3578 3559 3594 3606 3567 3586 3533
     3628 3695 3689 3682 3686 3680 3685 3667 3669 3662 3654 3627 3585 3595 3584 3581 3582 3584 3584 3593 3567 3547 3578 3530
     3638 3719 3711 3703 3707 3689 3690 3682 3689 3680 3669 3653 3584 3591 3607 3590 3582 3606 3584 3582 3559 3565 3560 3559
     3660 3732 3727 3716 3721 3706 3712 3699 3711 3697 3686 3684 3588 3610 3617 3595 3593 3614 3582 3575 3577 3558 3559 3520
     3859 3819 3822 3794 3820 3816 3827 3819 3836 3828 3818 3853 3560 3571 3576 3546 3537 3565 3537 3529 3534 3503 3494 9999>;

    huawei,fullraw_lowerlimit =
     <1377 1390 1391 1363 1376 1337 1342 1343 1335 1332 1316 1313 1616 1575 1552 1557 1544 1529 1531 1537 1517 1529 1511 0
     1421 1435 1438 1399 1396 1398 1382 1387 1370 1370 1367 1342 1474 1475 1459 1460 1454 1468 1459 1452 1459 1460 1457 1457
     1433 1442 1442 1414 1428 1401 1400 1388 1391 1372 1375 1358 1459 1452 1434 1445 1442 1448 1440 1443 1428 1442 1431 1524
     1420 1435 1439 1405 1410 1377 1386 1384 1376 1374 1358 1352 1424 1429 1412 1400 1401 1411 1384 1414 1396 1400 1407 1417
     1435 1450 1441 1421 1421 1397 1405 1397 1385 1376 1378 1361 1421 1414 1399 1411 1391 1407 1398 1407 1393 1406 1396 1396
     1424 1438 1433 1414 1419 1391 1396 1391 1384 1379 1370 1359 1391 1389 1378 1382 1379 1363 1363 1375 1363 1377 1362 1382
     1474 1487 1480 1464 1456 1447 1428 1429 1417 1410 1410 1380 1403 1406 1398 1403 1392 1396 1382 1390 1381 1384 1372 1514
     1452 1463 1459 1432 1458 1425 1422 1409 1419 1391 1394 1379 1379 1368 1350 1363 1358 1368 1356 1358 1347 1358 1342 1372
     1468 1483 1489 1454 1453 1459 1439 1442 1421 1422 1419 1396 1379 1384 1371 1370 1361 1365 1363 1356 1365 1364 1360 1361
     1504 1526 1515 1508 1504 1487 1491 1483 1478 1472 1463 1446 1393 1401 1385 1386 1377 1368 1364 1381 1367 1366 1376 1383
     1502 1522 1517 1496 1493 1487 1482 1468 1470 1451 1455 1441 1355 1365 1356 1356 1336 1362 1323 1358 1351 1352 1330 1459
     1495 1523 1518 1505 1510 1498 1497 1485 1478 1473 1473 1458 1381 1356 1352 1363 1334 1322 1326 1332 1319 1333 1317 1329
     1537 1558 1566 1540 1554 1526 1535 1536 1530 1521 1514 1517 1344 1342 1323 1335 1328 1321 1315 1326 1310 1319 1290 0>;
   };
   huawei,junda {
    huawei,name = "huawei,junda";
    huawei,rxdiagonal_upperlimit = <1150>;
    huawei,rxdiagonal_lowerlimit = <850>;
    huawei,rxothers_upperlimit = <100>;
    huawei,txtxreport_limit = <0>;
    huawei,highres_upperlimit = <450 450 0x14>;
    huawei,highres_lowerlimit = <0 0 0xf830>;
    huawei,rawcap_upperlimit = <3636>;
    huawei,rawcap_lowerlimit = <0>;

    huawei,fullraw_upperlimit =
     <3265 3303 3298 3294 3290 3292 3285 3278 3265 3283 3282 3270 3638 3565 3543 3551 3529 3519 3520 3517 3504 3502 3503 9999
     3282 3317 3315 3304 3303 3291 3296 3286 3269 3290 3294 3266 3333 3331 3331 3330 3335 3331 3328 3326 3322 3325 3331 3253
     3283 3315 3316 3305 3305 3296 3294 3292 3269 3285 3292 3265 3315 3316 3309 3309 3317 3318 3312 3303 3307 3305 3316 3338
     3289 3325 3329 3318 3318 3303 3303 3298 3274 3296 3302 3273 3303 3303 3292 3303 3303 3298 3303 3298 3295 3299 3304 3221
     3289 3330 3325 3321 3316 3302 3303 3296 3274 3296 3303 3278 3296 3295 3274 3292 3282 3291 3292 3289 3281 3285 3290 3190
     3291 3328 3328 3318 3315 3302 3308 3302 3278 3299 3307 3285 3289 3283 3273 3282 3273 3277 3281 3276 3266 3268 3274 3199
     3300 3338 3338 3328 3320 3312 3312 3309 3287 3304 3312 3292 3278 3272 3261 3268 3264 3268 3265 3259 3251 3257 3269 3363
     3315 3352 3350 3339 3334 3326 3333 3321 3300 3317 3324 3296 3270 3266 3253 3266 3259 3268 3261 3256 3252 3251 3259 3179
     3331 3360 3357 3352 3344 3337 3342 3331 3311 3326 3325 3303 3261 3259 3251 3261 3251 3263 3259 3250 3251 3250 3256 3156
     3341 3372 3372 3367 3357 3348 3356 3347 3321 3337 3338 3315 3257 3259 3250 3260 3250 3259 3251 3248 3246 3247 3251 3191
     3352 3389 3386 3378 3372 3363 3369 3361 3334 3350 3348 3330 3266 3269 3265 3269 3259 3264 3257 3253 3250 3251 3261 3338
     3356 3394 3396 3386 3385 3372 3381 3368 3343 3360 3359 3346 3266 3269 3257 3276 3265 3268 3263 3256 3251 3253 3261 3159
     3468 3520 3532 3529 3526 3508 3520 3515 3487 3513 3515 3543 3265 3270 3261 3282 3274 3276 3269 3261 3259 3259 3260 9999>;

    huawei,fullraw_lowerlimit =
     <1557 1604 1404 1609 1556 1468 1594 1594 1589 1599 1598 1590 1730 1721 1709 1713 1709 1699 1699 1698 1668 1697 1708 0
     1550 1603 1406 1608 1561 1476 1596 1593 1589 1597 1598 1590 1615 1603 1597 1601 1601 1599 1600 1599 1569 1602 1618 1580
     1556 1603 1407 1607 1562 1474 1602 1596 1591 1599 1598 1591 1599 1602 1589 1594 1593 1589 1589 1590 1561 1594 1608 1633
     1555 1605 1410 1612 1568 1481 1607 1600 1594 1601 1601 1590 1590 1598 1585 1589 1589 1585 1583 1584 1557 1588 1604 1567
     1559 1605 1411 1611 1569 1484 1611 1602 1594 1602 1599 1594 1582 1593 1585 1586 1586 1578 1575 1576 1547 1585 1601 1550
     1563 1604 1413 1609 1575 1489 1613 1603 1595 1601 1603 1596 1576 1591 1584 1585 1586 1577 1575 1576 1538 1584 1594 1559
     1566 1604 1414 1610 1582 1498 1610 1604 1596 1603 1604 1596 1569 1589 1582 1587 1587 1579 1575 1577 1532 1583 1593 1648
     1526 1549 1421 1538 1532 1505 1526 1517 1509 1510 1515 1505 1498 1501 1498 1512 1510 1509 1503 1507 1504 1510 1514 1467
     1580 1610 1506 1610 1611 1568 1611 1608 1603 1604 1608 1603 1559 1586 1579 1585 1587 1581 1580 1578 1528 1578 1587 1543
     1585 1620 1591 1612 1614 1612 1616 1613 1606 1608 1612 1608 1556 1587 1577 1584 1585 1582 1578 1577 1524 1580 1587 1561
     1589 1624 1598 1615 1617 1616 1620 1615 1608 1611 1617 1612 1558 1586 1578 1585 1582 1581 1579 1575 1527 1575 1589 1624
     1594 1629 1606 1621 1623 1623 1623 1620 1616 1615 1622 1621 1554 1585 1576 1584 1579 1583 1579 1575 1529 1573 1572 1536
     1666 1695 1680 1702 1701 1694 1699 1694 1692 1694 1685 1647 1559 1583 1455 1586 1575 1581 1577 1575 1529 1570 1559 0 >;
   };
   huawei,truly {
    huawei,name = "huawei,truly";
    huawei,rxdiagonal_upperlimit = <1150>;
    huawei,rxdiagonal_lowerlimit = <850>;
    huawei,rxothers_upperlimit = <100>;
    huawei,txtxreport_limit = <0>;
    huawei,highres_upperlimit = <450 450 0x14>;
    huawei,highres_lowerlimit = <0 0 0xf830>;
    huawei,rawcap_upperlimit = <4040>;
    huawei,rawcap_lowerlimit = <0>;

    huawei,fullraw_upperlimit =
     <3196 3224 3221 3216 3220 3203 3194 3203 3190 3192 3186 3178 3625 3508 3484 3482 3455 3434 3432 3425 3421 3415 3395 9999
     3194 3217 3218 3214 3217 3195 3185 3194 3185 3178 3181 3172 3268 3253 3257 3268 3250 3239 3237 3231 3225 3226 3218 3194
     3204 3233 3231 3222 3225 3201 3198 3199 3188 3190 3183 3173 3248 3233 3240 3247 3221 3211 3217 3213 3207 3204 3194 3251
     3208 3244 3230 3234 3231 3214 3214 3207 3205 3209 3199 3186 3231 3218 3225 3229 3208 3211 3208 3214 3196 3195 3194 3186
     3214 3248 3234 3239 3233 3218 3218 3214 3203 3201 3205 3198 3226 3208 3212 3208 3198 3199 3199 3209 3191 3196 3192 3156
     3216 3248 3246 3246 3243 3216 3222 3216 3207 3209 3208 3199 3209 3201 3208 3198 3194 3191 3190 3200 3181 3183 3174 3179
     3230 3259 3253 3252 3257 3237 3225 3225 3214 3224 3211 3208 3213 3208 3208 3199 3188 3185 3183 3196 3170 3175 3165 3295
     3242 3273 3253 3259 3272 3246 3234 3231 3234 3234 3221 3213 3205 3198 3198 3192 3186 3186 3175 3188 3160 3159 3153 3162
     3248 3276 3273 3269 3279 3250 3242 3246 3244 3250 3233 3225 3201 3188 3192 3190 3177 3178 3165 3179 3153 3151 3152 3130
     3259 3285 3286 3277 3281 3263 3251 3257 3251 3250 3244 3229 3194 3186 3194 3192 3168 3173 3162 3172 3160 3157 3151 3164
     3274 3296 3298 3283 3294 3273 3264 3273 3269 3260 3253 3251 3186 3183 3182 3188 3165 3165 3161 3177 3155 3152 3144 3307
     3285 3308 3304 3304 3317 3291 3274 3287 3278 3279 3257 3660 3178 3179 3175 3178 3156 3159 3152 3165 3144 3140 3133 3103
     3638 3506 3487 3485 3497 3468 3454 3460 3447 3454 3435 4039 3200 3204 3201 3205 3181 3177 3174 3191 3164 3156 3153 9999>;

    huawei,fullraw_lowerlimit =
     <1562 1581 1578 1582 1585 1575 1570 1567 1569 1564 1570 1563 1774 1706 1692 1696 1683 1664 1669 1673 1671 1668 1673 0
     1557 1575 1575 1575 1577 1568 1561 1564 1567 1559 1566 1557 1589 1582 1583 1586 1579 1564 1570 1575 1575 1575 1581 1572
     1555 1575 1575 1575 1578 1571 1561 1568 1571 1560 1565 1557 1577 1576 1575 1575 1572 1554 1561 1566 1571 1570 1578 1605
     1555 1577 1581 1577 1580 1571 1565 1571 1570 1561 1562 1561 1566 1571 1573 1571 1568 1553 1559 1563 1568 1569 1575 1558
     1559 1576 1580 1580 1580 1573 1568 1570 1571 1561 1564 1561 1563 1565 1568 1569 1568 1553 1557 1562 1568 1566 1571 1541
     1561 1578 1581 1580 1582 1575 1568 1570 1571 1563 1568 1561 1560 1564 1564 1568 1565 1554 1559 1561 1565 1561 1566 1559
     1565 1583 1585 1582 1582 1578 1571 1573 1574 1564 1572 1568 1556 1564 1564 1566 1566 1554 1554 1559 1564 1557 1565 1630
     1563 1582 1583 1583 1580 1576 1573 1575 1573 1568 1573 1569 1549 1554 1551 1556 1558 1546 1551 1556 1554 1550 1558 1549
     1568 1585 1585 1585 1585 1579 1575 1579 1578 1574 1577 1574 1552 1553 1546 1553 1556 1547 1547 1547 1555 1550 1558 1531
     1573 1585 1586 1587 1586 1580 1579 1578 1579 1576 1585 1580 1547 1549 1543 1550 1555 1545 1547 1547 1553 1547 1555 1552
     1575 1587 1587 1588 1588 1586 1580 1583 1588 1583 1589 1584 1546 1545 1543 1546 1550 1537 1538 1543 1547 1544 1549 1609
     1588 1596 1592 1596 1592 1593 1587 1591 1593 1588 1596 1592 1547 1549 1546 1547 1546 1532 1535 1540 1545 1542 1549 1524
     1729 1692 1683 1683 1684 1683 1680 1682 1682 1678 1686 1693 1555 1561 1558 1558 1554 1544 1546 1547 1555 1547 1554 0>;
   };
  };
 };

 i2c@78b9000 {
  status = "ok";
  Goodix-TS@5d {
   compatible = "goodix,Goodix-TS";
   reg = <0x5d>;
   pinctrl-names = "default","sleep";
   pinctrl-0 = <&goodix_default>;
   pinctrl-1 = <&goodix_sleep>;
   interrupt-parent = <&msm_gpio>;
   interrupts = <13 0x2008>;

   vdd-supply = <&pm8916_l17>;
   vcc_i2c-supply = <&pm8916_l16>;

   goodix,vdd = "vdd";
   goodix,vbus = "vcc_i2c";
   goodix,reset-gpio = <&msm_gpio 12 0x0>;
   goodix,irq-gpio = <&msm_gpio 13 0x2008>;
   goodix,easy_wakeup_supported_gestures = <0xF81>;
   goodix,glove_enabled = <0>;
# 296 "arch/arm/boot/dts/qcom/huawei_g621_tl/huawei-tp.dtsi"
   goodix,easy_wakeup_gesture_keys =
   < 59
    60
    61
    62
    63
    64
    65
    66
    67
    68
    87
    88
   >;


   huawei,fullraw_upperlimit =
    <2613 3801 3612 2296 2289 3609 3636 2296 2360 3660 3708 2419 2450 3744 3796 2495 2550 3769 9999 9999
    2848 4054 3730 2410 2390 3703 3747 2430 2510 3781 3937 2595 2690 4057 4218 2810 2980 4372 9999 9999
    2832 4062 3736 2415 2398 3714 3768 2385 2449 3810 3937 2523 2613 4047 4224 2751 2946 4602 5268 9999
    2869 4047 3739 2450 2416 3693 3738 2386 2433 3786 3969 2553 2644 4063 4237 2779 2979 4590 9999 9999
    2949 4116 3808 2584 2530 3780 3817 2449 2502 3846 3978 2592 2670 4083 4257 2803 3001 4608 9999 9999
    2838 4093 3853 2506 2448 3762 3804 2404 2461 3828 3930 2554 2643 4041 4200 2772 2952 4369 9999 9999
    2958 4120 3855 2569 2506 3759 3805 2491 2536 3852 3973 2616 2715 4081 4258 2847 3037 4636 5509 9999
    3028 4174 3832 2577 2499 3805 3858 2517 2560 3903 4005 2641 2740 4135 4314 2877 3072 4671 9999 9999
    3079 4224 3880 2635 2619 3846 3906 2653 2670 3946 4045 2751 2847 4159 4323 2968 3159 4485 9999 9999
    3169 4224 3868 2682 2661 3912 3928 2689 2733 3964 4108 2815 2919 4219 4378 3052 3271 4759 5188 9999
    3207 4356 3925 2710 2680 3912 3964 2701 2745 4020 4128 2815 2914 4248 4443 3051 3279 4879 9999 9999 >;

   huawei,fullraw_lowerlimit =
    <905 1319 1255 792 783 1251 1260 791 805 1274 1295 823 835 1299 1316 849 867 1315 0 0
    983 1400 1295 832 815 1290 1296 827 843 1323 1365 875 907 1407 1465 955 875 1140 0 0
    980 1400 1294 838 818 1287 1306 828 849 1325 1375 877 909 1415 1479 959 1026 1612 1646 0
    989 1404 1310 838 824 1296 1314 838 856 1332 1379 882 914 1414 1470 959 1026 1591 0 0
    1009 1418 1323 855 829 1309 1328 857 881 1346 1390 900 934 1428 1488 983 1051 1610 0 0
    988 1347 1319 846 834 1311 1322 835 854 1341 1385 879 910 1420 1477 954 1019 1538 0 0
    1013 1440 1331 870 855 1317 1334 869 881 1355 1393 909 944 1436 1499 992 1060 1629 1770 0
    1033 1449 1344 885 868 1329 1343 878 894 1372 1403 918 951 1443 1502 997 1065 1622 0 0
    1029 1442 1337 881 860 1323 1343 872 889 1357 1398 917 948 1437 1494 995 1059 1552 0 0
    1061 1458 1340 900 879 1336 1347 891 918 1365 1413 945 976 1452 1512 1027 1100 1651 1664 0
    1067 1480 1357 908 881 1341 1361 888 910 1383 1439 947 981 1481 1551 1032 1110 1697 0 0 >;
  };
 };

 gen-vkeys {
  compatible = "huawei,gen-vkeys";
  label = "synaptics_rmi4_i2c";
  qcom,disp-maxx = <720>;
  qcom,disp-maxy = <1280>;
  qcom,panel-maxx = <720>;
  qcom,panel-maxy = <1369>;
  qcom,key-codes = <158 172 139>;
 };

};
# 12 "arch/arm/boot/dts/qcom/huawei_g621_tl/huawei.dtsi" 2

# 1 "arch/arm/boot/dts/qcom/huawei_g621_tl/huawei-camera.dtsi" 1
# 13 "arch/arm/boot/dts/qcom/huawei_g621_tl/huawei-camera.dtsi"
&cci {
 actuator0: qcom,actuator@6e {
  cell-index = <3>;
  reg = <0x18>;
  compatible = "qcom,actuator";
  qcom,cci-master = <0>;
 };

 qcom,camera@0 {
  cell-index = <0>;
  compatible = "qcom,camera";
  reg = <0x0>;
  qcom,csiphy-sd-index = <0>;
  qcom,csid-sd-index = <0>;
  qcom,mount-angle = <90>;
  qcom,actuator-src = <&actuator0>;
  qcom,led-flash-src = <&flash_lm3642>;
  cam_vaf-supply = <&pm8916_l10>;
  qcom,cam-vreg-name = "cam_vaf";
  qcom,cam-vreg-type = <0>;
  qcom,cam-vreg-min-voltage = <2800000>;
  qcom,cam-vreg-max-voltage = <2800000>;
  qcom,cam-vreg-op-mode = <100000>;
  pinctrl-names = "cam_default", "cam_suspend";
  pinctrl-0 = <&cam_sensor_mclk0_default &cam_sensor_rear_default>;
  pinctrl-1 = <&cam_sensor_mclk0_sleep &cam_sensor_rear_sleep>;
  gpios = <&msm_gpio 26 0>,
    <&msm_gpio 35 0>,
    <&msm_gpio 34 0>,
    <&msm_gpio 114 0>,
    <&msm_gpio 110 0>,
    <&msm_gpio 120 0>;
  qcom,gpio-reset = <1>;
  qcom,gpio-standby = <2>;
  qcom,gpio-vdig = <3>;
  qcom,gpio-vana = <4>;
  qcom,gpio-af-pwdm = <5>;
  qcom,gpio-req-tbl-num = <0 1 2 3 4 5>;
  qcom,gpio-req-tbl-flags = <1 0 0 0 0 0>;
  qcom,gpio-req-tbl-label = "CAMIF_MCLK",
    "CAM_RESET1",
    "CAM_STANDBY",
    "CAM_VDIG",
    "CAM_VANA",
    "CAM_AF_PWDM";
  qcom,sensor-position = <0>;
  qcom,sensor-mode = <0>;
  qcom,cci-master = <0>;
  status = "ok";
  clocks = <&clock_gcc 0x266b3853>,
    <&clock_gcc 0x80902deb>;
  clock-names = "cam_src_clk", "cam_clk";
 };

 qcom,camera@1 {
  cell-index = <1>;
  compatible = "qcom,camera";
  reg = <0x1>;
  qcom,csiphy-sd-index = <1>;
  qcom,csid-sd-index = <1>;
  qcom,mount-angle = <270>;
  qcom,cam-vreg-name = "cam_vio", "cam_vana";
  qcom,cam-vreg-type = <1 0>;
  qcom,cam-vreg-min-voltage = <0 2850000>;
  qcom,cam-vreg-max-voltage = <0 2850000>;
  qcom,cam-vreg-op-mode = <0 80000>;
  pinctrl-names = "cam_default", "cam_suspend";
  pinctrl-0 = <&cam_sensor_mclk1_default &cam_sensor_front_default>;
  pinctrl-1 = <&cam_sensor_mclk1_sleep &cam_sensor_front_sleep>;
  gpios = <&msm_gpio 27 0>,
    <&msm_gpio 28 0>,
    <&msm_gpio 33 0>,
    <&msm_gpio 114 0>,
    <&msm_gpio 110 0>;
  qcom,gpio-reset = <1>;
  qcom,gpio-standby = <2>;
  qcom,gpio-vdig = <3>;
  qcom,gpio-vana = <4>;
  qcom,gpio-req-tbl-num = <0 1 2 3 4>;
  qcom,gpio-req-tbl-flags = <1 0 0 0 0>;
  qcom,gpio-req-tbl-label = "CAMIF_MCLK",
    "CAM_RESET",
    "CAM_STANDBY",
    "CAM_VDIG",
    "CAM_VANA";
  qcom,sensor-position = <1>;
  qcom,sensor-mode = <0>;
  qcom,cci-master = <0>;
  status = "ok";
  clocks = <&clock_gcc 0xa73cad0c>,
    <&clock_gcc 0x5002d85f>;
  clock-names = "cam_src_clk", "cam_clk";
 };
};
# 14 "arch/arm/boot/dts/qcom/huawei_g621_tl/huawei.dtsi" 2
# 1 "arch/arm/boot/dts/qcom/huawei_g621_tl/huawei-sensors.dtsi" 1
# 13 "arch/arm/boot/dts/qcom/huawei_g621_tl/huawei-sensors.dtsi"
&tlmm_pinmux {

 kx023_int1_pin {
  qcom,pins = <&gp 115>;
  qcom,num-grp-pins = <1>;
  label = "kx023_int_pin";
  kx023_int1_default: int1_default {
     drive-strength = <6>;
     bias-pull-dowm;
  };
  kx023_int1_sleep: int1_sleep {
   drive-strength = <2>;
   bias-pull-down;
  };
 };
 apds9930_int_pin {
  qcom,pins = <&gp 113>;
  qcom,pin-func = <0>;
  qcom,num-grp-pins = <1>;
  label = "apds9930-irq";
  apds9930_default: apds9930_default {
   drive-strength = <6>;
   bias-pull-up;
  };
  apds9930_sleep: apds9930_sleep {
   drive-strength = <2>;
   bias-pull-down;
  };
 };
};

&i2c_0 {
 akm@c {
  compatible = "ak,ak09911";
  reg = <0x0c>;
  pinctrl-names = "default","sleep";
  pinctrl-0 = <&akm_default>;
  pinctrl-1 = <&akm_sleep>;
  vdd-supply = <&pm8916_l17>;
  vio-supply = <&pm8916_l6>;
  akm,layout = <0x3>;
  akm,gpio_rstn = <&msm_gpio 36 0x0>;
  akm,auto-report;
 };

 avago@39 {
  compatible = "avago,apds9930";
  reg = <0x39>;
  pinctrl-names = "default","sleep";
  pinctrl-0 = <&apds9930_default>;
  pinctrl-1 = <&apds9930_sleep>;
  interrupt-parent = <&msm_gpio>;
  interrupts = <113 0x2>;
  vdd-supply = <&pm8916_l17>;
  vio-supply = <&pm8916_l6>;
  avago,irq-gpio = <&msm_gpio 113 0x2>;
  avago,ps_threshold = <600>;
  avago,ps_hysteresis_threshold = <500>;
  avago,ps_pulse = <8>;
  avago,ps_pgain = <0>;
  avago,als_B = <1860>;
  avago,als_C = <750>;
  avago,als_D = <1290>;
  avago,ga_value = <48>;
  avago,ga_a_value = <112>;
  avago,ga_c_value = <450>;
  avago,ga_d_value = <162>;
  avago,window = <110>;
  avago,wave = <84>;
  avago,ga_e_value = <220>;
  avago,ga_f_value = <43>;
 };

 st@18 {
  compatible = "st,lis3dh";
  reg = <0x18>;
  pinctrl-names = "lis3dh_default","lis3dh_sleep";
  pinctrl-0 = <&lis3dh_int1_default>;
  pinctrl-1 = <&lis3dh_int1_sleep>;
  interrupt-parent = <&msm_gpio>;
  vdd-supply = <&pm8916_l17>;
  vddio-supply = <&pm8916_l6>;
  st,min-interval = <5>;
  st,init-interval = <200>;
  st,axis-map-x = <0>;
  st,axis-map-y = <1>;
  st,axis-map-z = <2>;

  st,axis-map-bottom=<0>;
  st,g-range = <2>;
  st,gpio-int1 = <&msm_gpio 115 0x2002>;
  st,negate-x;
  st,negate-y;
 };
 Rohm@1e {
  compatible = "kionix,kx023";
  reg = <0x1e>;
  pinctrl-names = "kx023_default","kx023_sleep";
  pinctrl-0 = <&kx023_int1_default>;
  pinctrl-1 = <&kx023_int1_sleep>;
  vdd-supply = <&pm8916_l17>;
  vddio-supply = <&pm8916_l6>;
  gs,int1_gpio = <&msm_gpio 115 0x2002>;

  gs,direct = <0>;
  gs,min_interval = <5>;
  gs,poll_interval = <200>;
  gs,accel_direction = <1>;
  gs,accel_irq_use_drdy = <0>;
  gs,accel_g_range = <0>;
  gs,accel_res = <0>;
 };
};
# 15 "arch/arm/boot/dts/qcom/huawei_g621_tl/huawei.dtsi" 2
# 1 "arch/arm/boot/dts/qcom/huawei_g621_tl/huawei-vibrator.dtsi" 1
&spmi_bus{
 qcom,pm8916@1 {
  pm8916_vib: qcom,vibrator@c000 {
  compatible = "qcom,qpnp-vibrator";
  qcom,vib-timeout-ms = <15000>;
  qcom,vib-vtg-level-mV = <3000>;
  reg = <0xc000 0x100>;
  label = "vibrator";
  status = "ok";
  };
 };
};
# 16 "arch/arm/boot/dts/qcom/huawei_g621_tl/huawei.dtsi" 2



# 1 "arch/arm/boot/dts/qcom/huawei_g621_tl/huawei-wifi.dtsi" 1
 / {
        huawei_wifi_info {
                  compatible = "huawei,hw_wifi_info";
                  status = "ok";
                  wifi,chiptype = "WIFI_QUALCOMM_WCN3620";
                  wifi,pubfile_id = "g621_tl_VA";
                  wifi,fw_ver = "1.4.1.2";
        };
};
# 20 "arch/arm/boot/dts/qcom/huawei_g621_tl/huawei.dtsi" 2
# 1 "arch/arm/boot/dts/qcom/huawei_g621_tl/huawei-bt.dtsi" 1
 / {
        huawei_bt_info {
                  compatible = "huawei,hw_bt_info";
                  status = "ok";
                  bt,fw_ver = "1.4.1.2";
                  bt,chiptype = "BT_FM_QUALCOMM_WCN3620";
        };
};
# 21 "arch/arm/boot/dts/qcom/huawei_g621_tl/huawei.dtsi" 2

# 1 "arch/arm/boot/dts/qcom/huawei_g621_tl/huawei-audio.dtsi" 1
/ {
    huawei_audio_info {
        compatible = "huawei,hw_audio_info";
        product-identifier = "g621_tl";
        builtin-master-mic-exist;
        builtin-2nd-mic-exist;
        hand_held_master_mic_strategy;
        status = "ok";
        aud_param_ver = "g621_tl_audio_C06";
        loud_speaker_master_mic_strategy;
        product-btsco-nrec-adapt;
    };
};
&spmi_bus {
        qcom,pm8916@1 {
            pm8916_tombak_dig: msm8x16_wcd_codec@f000{
                qcom,msm-boost-voltage = <4800>;
        };
    };
};
# 23 "arch/arm/boot/dts/qcom/huawei_g621_tl/huawei.dtsi" 2



# 1 "arch/arm/boot/dts/qcom/huawei_g621_tl/huawei-fac.dtsi" 1
 / {
        huawei_fac_info {
                  compatible = "huawei,hw_fac_info";
                  fac,product_name = "G621-TL00";
                  fac,hardware_ver = "HL1G621M0";
                  fac,software_ver = "MSM8916_G621-TL_VA";
                  status = "ok";
        };
};
# 27 "arch/arm/boot/dts/qcom/huawei_g621_tl/huawei.dtsi" 2



# 1 "arch/arm/boot/dts/qcom/huawei_g621_tl/huawei-battery.dtsi" 1

/ {
        qrd_batterydata: qcom,battery-data {
                qcom,rpull-up-kohm = <68>;
                qcom,vref-batt-therm = <1800000>;
# 1 "arch/arm/boot/dts/qcom/huawei_g621_tl/HB3742A0EBC_ATL_SWD-4v35-2000mah.dtsi" 1
# 13 "arch/arm/boot/dts/qcom/huawei_g621_tl/HB3742A0EBC_ATL_SWD-4v35-2000mah.dtsi"
qcom,qrd-4v35-2000mAh-swd-data {
 qcom,fcc-mah = <2000>;
 qcom,default-rbatt-mohm = <166>;
 qcom,rbatt-capacitive-mohm = <0>;
 qcom,flat-ocv-threshold-uv = <3800000>;
 qcom,max-voltage-uv = <4350000>;
 qcom,v-cutoff-uv = <3400000>;
 qcom,chg-term-ua = <100000>;
 qcom,batt-id-kohm = <10>;
 qcom,battery-type = "HB3742A0EBC_ATL_SWD";

 qcom,warm-bat-decidegc = <420>;
 qcom,warm-bat-mv = <4100>;
 qcom,ibatmax-warm-ma = <700>;

 qcom,cool-bat-decidegc = <100>;
 qcom,cool-bat-mv = <4350>;
 qcom,ibatmax-cool-ma = <600>;

 qcom,hot-bat-decidegc = <520>;
 qcom,cold-bat-decidegc = <0>;
 qcom,rbatt-sf-lut {
  qcom,lut-col-legend = <(-20) 0 25 40 60>;
  qcom,lut-row-legend = <100 95 90 85 80>,
    <75 70 65 60 55>,
    <50 45 40 35 30>,
    <25 20 16 13 11>,
    <10 9 8 7 6>,
    <5 4 3 2 1>,
    <0>;
  qcom,lut-data = <1557 372 100 75 68>,
    <1451 372 100 75 68>,
    <1453 371 102 77 70>,
    <1385 369 104 78 72>,
    <1338 364 108 80 69>,
    <1307 358 113 82 70>,
    <1296 339 120 86 72>,
    <1291 334 126 93 76>,
    <1320 329 114 94 79>,
    <1391 327 99 76 67>,
    <1487 325 98 75 67>,
    <1617 326 99 77 68>,
    <1785 334 101 79 70>,
    <2003 359 101 80 72>,
    <2289 396 101 79 71>,
    <2662 441 100 74 67>,
    <3182 493 101 74 66>,
    <3748 554 102 75 66>,
    <4303 601 101 74 65>,
    <4739 613 101 75 66>,
    <4917 638 103 76 67>,
    <5028 672 105 77 68>,
    <5404 711 109 79 69>,
    <5858 752 113 81 71>,
    <6390 800 117 82 71>,
    <7045 851 119 81 70>,
    <7851 913 119 81 69>,
    <8850 1005 123 84 72>,
    <10192 1218 134 91 78>,
    <12198 6230 201 137 145>,
    <177648 172755 140981 144047 117873>;
 };

 qcom,fcc-temp-lut {
  qcom,lut-col-legend = <(-20) 0 25 40 60>;
  qcom,lut-data = <2041 2049 2051 2051 2049>;
 };

 qcom,pc-temp-ocv-lut {
  qcom,lut-col-legend = <(-20) 0 25 40 60>;
  qcom,lut-row-legend = <100 95 90 85 80>,
    <75 70 65 60 55>,
    <50 45 40 35 30>,
    <25 20 16 13 11>,
    <10 9 8 7 6>,
    <5 4 3 2 1>,
    <0>;
  qcom,lut-data = <4344 4337 4334 4330 4329>,
    <4232 4261 4272 4270 4268>,
    <4149 4199 4214 4213 4211>,
    <4081 4141 4159 4158 4156>,
    <4011 4085 4106 4105 4102>,
    <3948 4030 4057 4055 4052>,
    <3898 3972 4011 4009 4007>,
    <3856 3927 3966 3967 3965>,
    <3828 3887 3916 3922 3921>,
    <3810 3852 3870 3871 3871>,
    <3796 3823 3841 3842 3841>,
    <3782 3799 3818 3819 3817>,
    <3768 3782 3798 3799 3798>,
    <3752 3772 3782 3782 3781>,
    <3735 3760 3767 3765 3760>,
    <3715 3743 3752 3745 3733>,
    <3691 3718 3731 3724 3710>,
    <3667 3699 3708 3700 3687>,
    <3645 3685 3685 3677 3666>,
    <3629 3677 3679 3673 3662>,
    <3618 3672 3677 3672 3661>,
    <3605 3667 3675 3670 3659>,
    <3590 3660 3672 3668 3656>,
    <3572 3651 3668 3663 3652>,
    <3550 3636 3659 3653 3639>,
    <3524 3612 3634 3625 3607>,
    <3488 3573 3589 3578 3558>,
    <3440 3514 3524 3514 3492>,
    <3335 3426 3435 3424 3401>,
    <3233 3281 3294 3282 3251>,
    <3000 3000 3000 3000 3000>;
 };

 qcom,ibat-acc-lut {
  qcom,lut-col-legend = <(-20) 0 25>;
  qcom,lut-row-legend = <0 250 500 1000>;
  qcom,lut-data = <1996 2005 2030>,
    <34 1742 2023>,
    <6 1724 2012>,
    <6 888 1944>;
 };
};
# 7 "arch/arm/boot/dts/qcom/huawei_g621_tl/huawei-battery.dtsi" 2
# 1 "arch/arm/boot/dts/qcom/huawei_g621_tl/HB3742A0EBC_LS_LS-4v35-2000mah.dtsi" 1
# 13 "arch/arm/boot/dts/qcom/huawei_g621_tl/HB3742A0EBC_LS_LS-4v35-2000mah.dtsi"
qcom,qrd-4v35-2000mAh-lishen-data {
 qcom,fcc-mah = <2000>;
 qcom,default-rbatt-mohm = <161>;
 qcom,rbatt-capacitive-mohm = <0>;
 qcom,flat-ocv-threshold-uv = <3800000>;
 qcom,max-voltage-uv = <4350000>;
 qcom,v-cutoff-uv = <3400000>;
 qcom,chg-term-ua = <50000>;
 qcom,batt-id-kohm = <39>;
 qcom,battery-type = "HB3742A0EBC_LS_LS";

 qcom,warm-bat-decidegc = <450>;
 qcom,warm-bat-mv = <4150>;
 qcom,ibatmax-warm-ma = <700>;

 qcom,cool-bat-decidegc = <100>;
 qcom,cool-bat-mv = <4350>;
 qcom,ibatmax-cool-ma = <600>;

 qcom,hot-bat-decidegc = <520>;
 qcom,cold-bat-decidegc = <0>;
 qcom,rbatt-sf-lut {
  qcom,lut-col-legend = <(-20) 0 25 40 60>;
  qcom,lut-row-legend = <100 95 90 85 80>,
    <75 70 65 60 55>,
    <50 45 40 35 30>,
    <25 20 16 13 11>,
    <10 9 8 7 6>,
    <5 4 3 2 1>,
    <0>;
  qcom,lut-data = <1532 302 100 80 74>,
    <1529 302 100 80 74>,
    <1427 302 102 82 76>,
    <1344 298 104 84 77>,
    <1292 292 108 87 79>,
    <1241 286 113 90 81>,
    <1234 280 120 95 85>,
    <1232 280 124 100 89>,
    <1231 280 114 99 89>,
    <1244 285 101 83 77>,
    <1265 293 101 82 76>,
    <1294 304 103 84 78>,
    <1326 317 107 87 81>,
    <1360 334 111 90 84>,
    <1401 355 113 90 83>,
    <1500 373 112 87 78>,
    <1717 398 111 86 78>,
    <1983 435 111 86 78>,
    <2092 454 106 82 76>,
    <2331 477 107 83 77>,
    <2544 495 108 84 79>,
    <2825 520 111 87 80>,
    <3142 549 116 90 81>,
    <3554 580 120 92 82>,
    <4133 621 125 92 81>,
    <4892 676 124 89 79>,
    <5934 762 122 89 80>,
    <7575 904 128 92 81>,
    <9794 1153 140 99 87>,
    <16230 2297 176 127 104>,
    <81381 39435 40887 39856 536>;
 };

 qcom,fcc-temp-lut {
  qcom,lut-col-legend = <(-20) 0 25 40 60>;
  qcom,lut-data = <2061 2066 2068 2066 2061>;
 };

 qcom,pc-temp-ocv-lut {
  qcom,lut-col-legend = <(-20) 0 25 40 60>;
  qcom,lut-row-legend = <100 95 90 85 80>,
    <75 70 65 60 55>,
    <50 45 40 35 30>,
    <25 20 16 13 11>,
    <10 9 8 7 6>,
    <5 4 3 2 1>,
    <0>;
  qcom,lut-data = <4337 4335 4336 4328 4320>,
    <4233 4265 4271 4267 4261>,
    <4159 4206 4213 4210 4205>,
    <4096 4148 4157 4155 4150>,
    <4041 4091 4104 4103 4098>,
    <3977 4036 4055 4053 4048>,
    <3932 3980 4009 4007 4003>,
    <3891 3937 3964 3965 3961>,
    <3856 3898 3916 3920 3918>,
    <3829 3865 3872 3873 3871>,
    <3807 3836 3842 3842 3841>,
    <3787 3811 3819 3819 3817>,
    <3770 3789 3799 3799 3798>,
    <3754 3773 3783 3782 3780>,
    <3738 3758 3768 3765 3759>,
    <3722 3740 3752 3745 3733>,
    <3703 3722 3733 3725 3712>,
    <3683 3709 3711 3703 3689>,
    <3665 3700 3689 3680 3668>,
    <3648 3692 3684 3676 3664>,
    <3638 3687 3682 3675 3663>,
    <3626 3682 3680 3674 3662>,
    <3612 3677 3678 3672 3659>,
    <3594 3668 3674 3668 3654>,
    <3573 3654 3666 3660 3641>,
    <3545 3625 3641 3630 3608>,
    <3509 3585 3596 3583 3560>,
    <3456 3529 3535 3522 3498>,
    <3379 3448 3453 3439 3415>,
    <3256 3324 3329 3311 3299>,
    <3040 3000 3000 3000 3043>;
 };

 qcom,ibat-acc-lut {
  qcom,lut-col-legend = <(-20) 0 25>;
  qcom,lut-row-legend = <0 250 500 1000>;
  qcom,lut-data = <2000 2005 2026>,
    <120 1700 2010>,
    <6 1444 1993>,
    <6 1003 1950>;
 };
};
# 8 "arch/arm/boot/dts/qcom/huawei_g621_tl/huawei-battery.dtsi" 2
# 1 "arch/arm/boot/dts/qcom/huawei_g621_tl/HB3742A0EBC_SONY_SCUD-4v35-2000mah.dtsi" 1
# 13 "arch/arm/boot/dts/qcom/huawei_g621_tl/HB3742A0EBC_SONY_SCUD-4v35-2000mah.dtsi"
qcom,qrd-4v35-2000mAh-scud-data {
 qcom,fcc-mah = <2000>;
 qcom,default-rbatt-mohm = <181>;
 qcom,rbatt-capacitive-mohm = <0>;
 qcom,flat-ocv-threshold-uv = <3800000>;
 qcom,max-voltage-uv = <4350000>;
 qcom,v-cutoff-uv = <3400000>;
 qcom,chg-term-ua = <50000>;
 qcom,batt-id-kohm = <110>;
 qcom,battery-type = "HB3742A0EBC_SONY_SCUD";

 qcom,warm-bat-decidegc = <420>;
 qcom,warm-bat-mv = <4100>;
 qcom,ibatmax-warm-ma = <800>;

 qcom,cool-bat-decidegc = <0>;
 qcom,cool-bat-mv = <4200>;
 qcom,ibatmax-cool-ma = <0>;

 qcom,hot-bat-decidegc = <520>;
 qcom,cold-bat-decidegc = <0>;

 qcom,rbatt-sf-lut {
  qcom,lut-col-legend = <(-20) 0 25 40 60>;
  qcom,lut-row-legend = <100 95 90 85 80>,
    <75 70 65 60 55>,
    <50 45 40 35 30>,
    <25 20 16 13 11>,
    <10 9 8 7 6>,
    <5 4 3 2 1>,
    <0>;
  qcom,lut-data = <886 261 100 72 63>,
    <886 261 100 72 63>,
    <895 262 103 73 64>,
    <888 261 106 76 65>,
    <879 255 111 78 66>,
    <875 246 115 81 69>,
    <875 239 118 86 71>,
    <879 235 115 87 73>,
    <885 233 105 80 69>,
    <894 234 101 72 64>,
    <915 238 101 73 64>,
    <938 241 103 74 64>,
    <974 248 107 76 66>,
    <1019 254 109 78 68>,
    <1080 264 109 77 65>,
    <1170 274 107 74 64>,
    <1357 285 106 74 64>,
    <1519 286 107 74 64>,
    <1571 295 107 73 64>,
    <1462 303 106 74 64>,
    <1281 297 107 75 64>,
    <1400 286 109 75 65>,
    <1575 294 112 77 66>,
    <1807 306 114 76 65>,
    <2143 314 113 76 65>,
    <2620 324 114 76 66>,
    <3366 344 117 77 67>,
    <4734 380 125 81 72>,
    <7388 439 135 87 89>,
    <13148 644 176 126 1425>,
    <21052 13234 10392 25998 19317>;
 };

 qcom,fcc-temp-lut {
  qcom,lut-col-legend = <(-20) 0 25 40 60>;
  qcom,lut-data = <2005 1987 2039 2037 2024>;
 };

 qcom,pc-temp-ocv-lut {
  qcom,lut-col-legend = <(-20) 0 25 40 60>;
  qcom,lut-row-legend = <100 95 90 85 80>,
    <75 70 65 60 55>,
    <50 45 40 35 30>,
    <25 20 16 13 11>,
    <10 9 8 7 6>,
    <5 4 3 2 1>,
    <0>;
  qcom,lut-data = <4343 4329 4334 4327 4309>,
    <4235 4256 4263 4261 4248>,
    <4162 4197 4205 4203 4193>,
    <4097 4142 4151 4149 4140>,
    <4037 4087 4099 4097 4090>,
    <3983 4033 4050 4049 4043>,
    <3936 3983 4003 4004 3998>,
    <3894 3938 3956 3960 3956>,
    <3856 3899 3910 3914 3911>,
    <3822 3866 3873 3875 3872>,
    <3795 3837 3844 3846 3844>,
    <3771 3812 3820 3823 3821>,
    <3750 3791 3800 3803 3801>,
    <3731 3773 3782 3786 3783>,
    <3713 3759 3765 3765 3757>,
    <3695 3744 3746 3741 3729>,
    <3675 3723 3724 3720 3707>,
    <3657 3699 3701 3698 3685>,
    <3637 3681 3680 3679 3668>,
    <3621 3669 3671 3672 3662>,
    <3612 3664 3668 3669 3659>,
    <3599 3658 3663 3665 3655>,
    <3584 3651 3656 3659 3646>,
    <3565 3640 3642 3645 3625>,
    <3542 3621 3616 3616 3589>,
    <3511 3588 3573 3573 3543>,
    <3470 3539 3518 3518 3485>,
    <3415 3476 3447 3447 3409>,
    <3339 3391 3349 3349 3308>,
    <3222 3261 3197 3195 3174>,
    <3000 3000 3000 3000 3000>;
 };

 qcom,ibat-acc-lut {
  qcom,lut-col-legend = <(-20) 0 25>;
  qcom,lut-row-legend = <0 250 500 1000>;
  qcom,lut-data = <1950 1950 1978>,
    <566 1881 1971>,
    <157 1650 1950>,
    <17 1057 1900>;
 };
};
# 9 "arch/arm/boot/dts/qcom/huawei_g621_tl/huawei-battery.dtsi" 2
        };
};

&pm8916_bms {
        status = "ok";
        qcom,low-voltage-threshold = <3350000>;
        qcom,battery-data = <&qrd_batterydata>;
};

&pm8916_chg {
        status = "okay";
        qcom,vddmax-mv = <4350>;
        qcom,vddsafe-mv = <4380>;
        qcom,tchg-mins = <360>;
};

&pm8916_mpps {
 mpp@a300 {
  qcom,mode = <4>;
  qcom,src-sel = <0>;
  qcom,ain-route = <3>;
  qcom,master-en = <1>;
 };
};

&pm8916_vadc {
 cpu_mpp_number = <19>;
 pa_mpp_number = <54>;

 chan@13 {
  label = "mpp4_div1";
  reg = <0x13>;
  qcom,decimation = <0>;
  qcom,pre-div-channel-scaling = <0>;
  qcom,calibration-type = "absolute";
  qcom,scale-function = <10>;
  qcom,hw-settle-time = <2>;
  qcom,fast-avg-setup = <0>;
 };

 chan@36 {
  qcom,scale-function = <10>;
 };
};
# 31 "arch/arm/boot/dts/qcom/huawei_g621_tl/huawei.dtsi" 2

# 1 "arch/arm/boot/dts/qcom/huawei_g621_tl/huawei-memory.dtsi" 1
&soc {
        huawei,huawei-mem-hole {
                compatible = "huawei,huawei-mem-hole";
                huawei,memblock-remove-huawei = <0x9FF00000 0x100000>;
        };
     };
# 33 "arch/arm/boot/dts/qcom/huawei_g621_tl/huawei.dtsi" 2


# 1 "arch/arm/boot/dts/qcom/huawei_g621_tl/huawei-gpio.dtsi" 1
# 13 "arch/arm/boot/dts/qcom/huawei_g621_tl/huawei-gpio.dtsi"
&soc {
nc_gpio {
    compatible = "qcom,sleep_gpio";
    ngpio = <26>;
    gpio = <0 1 2 74 77 78 79 82 83 84 87 88 89 92 94 95 101 102 105 106 111 112 116 117 118 119>;
    status = "okay";
    };
};
# 36 "arch/arm/boot/dts/qcom/huawei_g621_tl/huawei.dtsi" 2
# 18 "arch/arm/boot/dts/qcom/msm8916-qrd-skuh.dts" 2

/ {
 model = "Qualcomm Technologies, Inc. MSM 8916 QRD SKUH";
 compatible = "qcom,msm8916-qrd-skuh", "qcom,msm8916-qrd", "qcom,msm8916", "qcom,qrd";
 qcom,board-id = <0x1000b 0>, <0x1000b 4>,
   <0x1010b 0>, <0x1010b 4>,
   <0x2010b 0>, <0x2010b 4>;
};

&soc {

 sound {
  qcom,msm-hs-micbias-type = "external";
  qcom,audio-routing =
    "RX_BIAS", "MCLK",
    "SPK_RX_BIAS", "MCLK",
    "INT_LDO_H", "MCLK",
    "MIC BIAS External", "Handset Mic",
    "MIC BIAS External2", "Headset Mic",
    "MIC BIAS External", "Secondary Mic",
    "AMIC1", "MIC BIAS External",
    "AMIC2", "MIC BIAS External2",
    "AMIC3", "MIC BIAS External";
 };
};
