Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 1347c62a978e4969a2b5e48270acf9ed --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot my_bram_tb_behav xil_defaultlib.my_bram_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/College/Thesis/VivadoProjects/SHA1/SHA1.srcs/sources_1/new/top.v" Line 76. Module top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/College/Thesis/VivadoProjects/SHA1/SHA1.srcs/sources_1/new/top.v" Line 76. Module top doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.my_bram
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.my_bram_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot my_bram_tb_behav
