// Seed: 1036566629
module module_0 (
    input  wand id_0,
    input  wire id_1,
    input  wand id_2,
    output tri  id_3
);
  logic id_5;
  wire  id_6;
  assign module_1.id_2 = 0;
endmodule
module module_0 (
    output tri0 id_0,
    input supply1 module_1,
    input tri0 id_2,
    input uwire id_3,
    input wand id_4,
    input wor id_5,
    output logic id_6
);
  initial begin : LABEL_0
    id_6 <= -1;
  end
  logic id_8;
  ;
  module_0 modCall_1 (
      id_4,
      id_2,
      id_5,
      id_0
  );
endmodule
module module_2 (
    output tri id_0,
    input wire id_1,
    input wand id_2,
    output supply0 id_3,
    output supply1 id_4,
    input tri0 id_5,
    output supply1 id_6,
    output wand id_7
);
  wire id_9;
  module_0 modCall_1 (
      id_5,
      id_1,
      id_1,
      id_0
  );
  assign modCall_1.id_2 = 0;
endmodule
