<stg><name>conv3_Pipeline_KR_KC</name>


<trans_list>

<trans id="248" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="249" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="250" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="251" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="252" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="253" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="254" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="255" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="256" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="257" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="258" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="259" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="260" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="261" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="262" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="263" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="264" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="271" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="265" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="266" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="267" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="268" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="2" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %kc0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="kc0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %empty_59 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_59"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="3" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %kr = alloca i32 1

]]></Node>
<StgValue><ssdm name="kr"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %indvar_flatten34 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten34"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:4 %zext_ln63_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln63

]]></Node>
<StgValue><ssdm name="zext_ln63_read"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:5 %zext_ln47_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln47

]]></Node>
<StgValue><ssdm name="zext_ln47_read"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:6 %tmp_3 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %empty

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:7 %select_ln46_2_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %select_ln46_2

]]></Node>
<StgValue><ssdm name="select_ln46_2_read"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:8 %zext_ln60_1_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %zext_ln60_1

]]></Node>
<StgValue><ssdm name="zext_ln60_1_read"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:9 %output_fm_buffer_0_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %output_fm_buffer_0_load_1

]]></Node>
<StgValue><ssdm name="output_fm_buffer_0_load_1_read"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="4" op_0_bw="3">
<![CDATA[
newFuncRoot:10 %select_ln46_2_cast = zext i3 %select_ln46_2_read

]]></Node>
<StgValue><ssdm name="select_ln46_2_cast"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="17" op_0_bw="8">
<![CDATA[
newFuncRoot:11 %zext_ln63_cast = zext i8 %zext_ln63_read

]]></Node>
<StgValue><ssdm name="zext_ln63_cast"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="17" op_0_bw="8">
<![CDATA[
newFuncRoot:12 %zext_ln47_cast = zext i8 %zext_ln47_read

]]></Node>
<StgValue><ssdm name="zext_ln47_cast"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:13 %store_ln0 = store i4 0, i4 %indvar_flatten34

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:14 %store_ln0 = store i3 0, i3 %kr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:15 %store_ln0 = store i32 %output_fm_buffer_0_load_1_read, i32 %empty_59

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:16 %store_ln0 = store i2 0, i2 %kc0

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:17 %br_ln0 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.inc:0 %kr_1 = load i3 %kr

]]></Node>
<StgValue><ssdm name="kr_1"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="7" lat="7">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="2" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc:17 %urem_ln49 = urem i3 %kr_1, i3 3

]]></Node>
<StgValue><ssdm name="urem_ln49"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc:1 %indvar_flatten34_load = load i4 %indvar_flatten34

]]></Node>
<StgValue><ssdm name="indvar_flatten34_load"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="6" lat="7">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="2" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc:17 %urem_ln49 = urem i3 %kr_1, i3 3

]]></Node>
<StgValue><ssdm name="urem_ln49"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc:44 %icmp_ln49 = icmp_eq  i4 %indvar_flatten34_load, i4 10

]]></Node>
<StgValue><ssdm name="icmp_ln49"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc:45 %add_ln49_1 = add i4 %indvar_flatten34_load, i4 1

]]></Node>
<StgValue><ssdm name="add_ln49_1"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:46 %br_ln49 = br i1 %icmp_ln49, void %for.inc61, void %for.inc64.exitStub

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc61:2 %add_ln49 = add i3 %kr_1, i3 1

]]></Node>
<StgValue><ssdm name="add_ln49"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="7" lat="7">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="2" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc61:20 %urem_ln49_1 = urem i3 %add_ln49, i3 3

]]></Node>
<StgValue><ssdm name="urem_ln49_1"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc61:55 %store_ln50 = store i4 %add_ln49_1, i4 %indvar_flatten34

]]></Node>
<StgValue><ssdm name="store_ln50"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="54" st_id="3" stage="5" lat="7">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="2" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc:17 %urem_ln49 = urem i3 %kr_1, i3 3

]]></Node>
<StgValue><ssdm name="urem_ln49"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
for.inc61:0 %kc0_load = load i2 %kc0

]]></Node>
<StgValue><ssdm name="kc0_load"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="6" lat="7">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="2" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc61:20 %urem_ln49_1 = urem i3 %add_ln49, i3 3

]]></Node>
<StgValue><ssdm name="urem_ln49_1"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc61:47 %icmp_ln50 = icmp_eq  i2 %kc0_load, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln50"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.inc61:49 %select_ln49_1 = select i1 %icmp_ln50, i3 %add_ln49, i3 %kr_1

]]></Node>
<StgValue><ssdm name="select_ln49_1"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc61:53 %add_ln50 = add i2 %kc0_load, i2 1

]]></Node>
<StgValue><ssdm name="add_ln50"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
for.inc61:54 %kc0_1 = select i1 %icmp_ln50, i2 1, i2 %add_ln50

]]></Node>
<StgValue><ssdm name="kc0_1"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc61:56 %store_ln50 = store i3 %select_ln49_1, i3 %kr

]]></Node>
<StgValue><ssdm name="store_ln50"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc61:58 %store_ln50 = store i2 %kc0_1, i2 %kc0

]]></Node>
<StgValue><ssdm name="store_ln50"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="63" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="4" op_0_bw="3">
<![CDATA[
for.inc:2 %zext_ln49 = zext i3 %kr_1

]]></Node>
<StgValue><ssdm name="zext_ln49"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="7" op_0_bw="3">
<![CDATA[
for.inc:3 %zext_ln49_1 = zext i3 %kr_1

]]></Node>
<StgValue><ssdm name="zext_ln49_1"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc:4 %mul_ln49 = mul i7 %zext_ln49_1, i7 11

]]></Node>
<StgValue><ssdm name="mul_ln49"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="2" op_0_bw="2" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc:5 %tmp_5 = partselect i2 @_ssdm_op_PartSelect.i2.i7.i32.i32, i7 %mul_ln49, i32 5, i32 6

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="6" op_0_bw="7">
<![CDATA[
for.inc:6 %trunc_ln60 = trunc i7 %zext_ln60_1_read

]]></Node>
<StgValue><ssdm name="trunc_ln60"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="6" op_0_bw="2">
<![CDATA[
for.inc:7 %zext_ln60 = zext i2 %tmp_5

]]></Node>
<StgValue><ssdm name="zext_ln60"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc:8 %add_ln60 = add i6 %trunc_ln60, i6 %zext_ln60

]]></Node>
<StgValue><ssdm name="add_ln60"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
for.inc:9 %tmp_s = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %add_ln60, i1 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="7">
<![CDATA[
for.inc:10 %zext_ln60_2 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln60_2"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc:11 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_addr = getelementptr i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0, i64 0, i64 %zext_ln60_2

]]></Node>
<StgValue><ssdm name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_addr"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc:12 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_addr = getelementptr i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0, i64 0, i64 %zext_ln60_2

]]></Node>
<StgValue><ssdm name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_addr"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc:13 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_addr = getelementptr i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0, i64 0, i64 %zext_ln60_2

]]></Node>
<StgValue><ssdm name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_addr"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc:14 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_addr = getelementptr i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0, i64 0, i64 %zext_ln60_2

]]></Node>
<StgValue><ssdm name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_addr"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc:15 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_addr = getelementptr i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0, i64 0, i64 %zext_ln60_2

]]></Node>
<StgValue><ssdm name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_addr"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc:16 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_addr = getelementptr i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0, i64 0, i64 %zext_ln60_2

]]></Node>
<StgValue><ssdm name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_addr"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="4" lat="7">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="2" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc:17 %urem_ln49 = urem i3 %kr_1, i3 3

]]></Node>
<StgValue><ssdm name="urem_ln49"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc:19 %empty_60 = add i4 %zext_ln49, i4 %select_ln46_2_cast

]]></Node>
<StgValue><ssdm name="empty_60"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="10" op_0_bw="4">
<![CDATA[
for.inc:20 %p_cast = zext i4 %empty_60

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc:21 %empty_61 = add i10 %tmp_3, i10 %p_cast

]]></Node>
<StgValue><ssdm name="empty_61"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="17" op_0_bw="10">
<![CDATA[
for.inc:22 %p_cast1 = zext i10 %empty_61

]]></Node>
<StgValue><ssdm name="p_cast1"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc:23 %empty_62 = mul i17 %p_cast1, i17 259

]]></Node>
<StgValue><ssdm name="empty_62"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc:24 %empty_63 = add i17 %empty_62, i17 %zext_ln47_cast

]]></Node>
<StgValue><ssdm name="empty_63"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="17">
<![CDATA[
for.inc:25 %p_cast6 = zext i17 %empty_63

]]></Node>
<StgValue><ssdm name="p_cast6"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc:26 %input_fm_buffer_addr = getelementptr i32 %input_fm_buffer, i64 0, i64 %p_cast6

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc:27 %empty_64 = add i17 %empty_62, i17 %zext_ln63_cast

]]></Node>
<StgValue><ssdm name="empty_64"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="17">
<![CDATA[
for.inc:28 %p_cast7 = zext i17 %empty_64

]]></Node>
<StgValue><ssdm name="p_cast7"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc:29 %input_fm_buffer_addr_1 = getelementptr i32 %input_fm_buffer, i64 0, i64 %p_cast7

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_1"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="7">
<![CDATA[
for.inc:30 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_load = load i7 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_addr

]]></Node>
<StgValue><ssdm name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_load"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="7">
<![CDATA[
for.inc:31 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_load = load i7 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_addr

]]></Node>
<StgValue><ssdm name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_load"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="7">
<![CDATA[
for.inc:32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_load = load i7 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_addr

]]></Node>
<StgValue><ssdm name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_load"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="17">
<![CDATA[
for.inc:34 %input_fm_buffer_load = load i17 %input_fm_buffer_addr

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="7">
<![CDATA[
for.inc:37 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_load = load i7 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_addr

]]></Node>
<StgValue><ssdm name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_load"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="7">
<![CDATA[
for.inc:38 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_load = load i7 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_addr

]]></Node>
<StgValue><ssdm name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_load"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="7">
<![CDATA[
for.inc:39 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_load = load i7 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_addr

]]></Node>
<StgValue><ssdm name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_load"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="17">
<![CDATA[
for.inc:41 %input_fm_buffer_load_1 = load i17 %input_fm_buffer_addr_1

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_1"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="5" lat="7">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="2" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc61:20 %urem_ln49_1 = urem i3 %add_ln49, i3 3

]]></Node>
<StgValue><ssdm name="urem_ln49_1"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="99" st_id="5" stage="3" lat="7">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="2" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc:17 %urem_ln49 = urem i3 %kr_1, i3 3

]]></Node>
<StgValue><ssdm name="urem_ln49"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="7">
<![CDATA[
for.inc:30 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_load = load i7 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_addr

]]></Node>
<StgValue><ssdm name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_load"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="7">
<![CDATA[
for.inc:31 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_load = load i7 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_addr

]]></Node>
<StgValue><ssdm name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_load"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="7">
<![CDATA[
for.inc:32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_load = load i7 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_addr

]]></Node>
<StgValue><ssdm name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_load"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="17">
<![CDATA[
for.inc:34 %input_fm_buffer_load = load i17 %input_fm_buffer_addr

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load"/></StgValue>
</operation>

<operation id="104" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="7">
<![CDATA[
for.inc:37 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_load = load i7 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_addr

]]></Node>
<StgValue><ssdm name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_load"/></StgValue>
</operation>

<operation id="105" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="7">
<![CDATA[
for.inc:38 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_load = load i7 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_addr

]]></Node>
<StgValue><ssdm name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_load"/></StgValue>
</operation>

<operation id="106" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="7">
<![CDATA[
for.inc:39 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_load = load i7 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_addr

]]></Node>
<StgValue><ssdm name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_load"/></StgValue>
</operation>

<operation id="107" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="17">
<![CDATA[
for.inc:41 %input_fm_buffer_load_1 = load i17 %input_fm_buffer_addr_1

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_1"/></StgValue>
</operation>

<operation id="108" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
<literal name="icmp_ln50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="4" op_0_bw="3">
<![CDATA[
for.inc61:5 %zext_ln49_2 = zext i3 %add_ln49

]]></Node>
<StgValue><ssdm name="zext_ln49_2"/></StgValue>
</operation>

<operation id="109" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
<literal name="icmp_ln50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="7" op_0_bw="3">
<![CDATA[
for.inc61:6 %zext_ln49_3 = zext i3 %add_ln49

]]></Node>
<StgValue><ssdm name="zext_ln49_3"/></StgValue>
</operation>

<operation id="110" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
<literal name="icmp_ln50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc61:7 %mul_ln49_1 = mul i7 %zext_ln49_3, i7 11

]]></Node>
<StgValue><ssdm name="mul_ln49_1"/></StgValue>
</operation>

<operation id="111" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
<literal name="icmp_ln50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="2" op_0_bw="2" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc61:8 %tmp_6 = partselect i2 @_ssdm_op_PartSelect.i2.i7.i32.i32, i7 %mul_ln49_1, i32 5, i32 6

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="112" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
<literal name="icmp_ln50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="6" op_0_bw="7">
<![CDATA[
for.inc61:9 %trunc_ln60_1 = trunc i7 %zext_ln60_1_read

]]></Node>
<StgValue><ssdm name="trunc_ln60_1"/></StgValue>
</operation>

<operation id="113" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
<literal name="icmp_ln50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="6" op_0_bw="2">
<![CDATA[
for.inc61:10 %zext_ln60_3 = zext i2 %tmp_6

]]></Node>
<StgValue><ssdm name="zext_ln60_3"/></StgValue>
</operation>

<operation id="114" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
<literal name="icmp_ln50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc61:11 %add_ln60_1 = add i6 %trunc_ln60_1, i6 %zext_ln60_3

]]></Node>
<StgValue><ssdm name="add_ln60_1"/></StgValue>
</operation>

<operation id="115" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
<literal name="icmp_ln50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
for.inc61:12 %tmp_7 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %add_ln60_1, i1 0

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="116" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
<literal name="icmp_ln50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="7">
<![CDATA[
for.inc61:13 %zext_ln60_4 = zext i7 %tmp_7

]]></Node>
<StgValue><ssdm name="zext_ln60_4"/></StgValue>
</operation>

<operation id="117" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
<literal name="icmp_ln50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:14 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_addr_1 = getelementptr i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0, i64 0, i64 %zext_ln60_4

]]></Node>
<StgValue><ssdm name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_addr_1"/></StgValue>
</operation>

<operation id="118" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
<literal name="icmp_ln50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:15 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_addr_1 = getelementptr i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0, i64 0, i64 %zext_ln60_4

]]></Node>
<StgValue><ssdm name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_addr_1"/></StgValue>
</operation>

<operation id="119" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
<literal name="icmp_ln50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:16 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_addr_1 = getelementptr i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0, i64 0, i64 %zext_ln60_4

]]></Node>
<StgValue><ssdm name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_addr_1"/></StgValue>
</operation>

<operation id="120" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
<literal name="icmp_ln50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:17 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_addr_1 = getelementptr i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0, i64 0, i64 %zext_ln60_4

]]></Node>
<StgValue><ssdm name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_addr_1"/></StgValue>
</operation>

<operation id="121" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
<literal name="icmp_ln50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:18 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_addr_1 = getelementptr i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0, i64 0, i64 %zext_ln60_4

]]></Node>
<StgValue><ssdm name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_addr_1"/></StgValue>
</operation>

<operation id="122" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
<literal name="icmp_ln50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:19 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_addr_1 = getelementptr i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0, i64 0, i64 %zext_ln60_4

]]></Node>
<StgValue><ssdm name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_addr_1"/></StgValue>
</operation>

<operation id="123" st_id="5" stage="4" lat="7">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="2" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc61:20 %urem_ln49_1 = urem i3 %add_ln49, i3 3

]]></Node>
<StgValue><ssdm name="urem_ln49_1"/></StgValue>
</operation>

<operation id="124" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
<literal name="icmp_ln50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc61:22 %p_mid1 = add i4 %zext_ln49_2, i4 %select_ln46_2_cast

]]></Node>
<StgValue><ssdm name="p_mid1"/></StgValue>
</operation>

<operation id="125" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
<literal name="icmp_ln50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="10" op_0_bw="4">
<![CDATA[
for.inc61:23 %p_mid1_cast = zext i4 %p_mid1

]]></Node>
<StgValue><ssdm name="p_mid1_cast"/></StgValue>
</operation>

<operation id="126" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
<literal name="icmp_ln50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc61:24 %empty_65 = add i10 %tmp_3, i10 %p_mid1_cast

]]></Node>
<StgValue><ssdm name="empty_65"/></StgValue>
</operation>

<operation id="127" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
<literal name="icmp_ln50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="17" op_0_bw="10">
<![CDATA[
for.inc61:25 %p_cast3 = zext i10 %empty_65

]]></Node>
<StgValue><ssdm name="p_cast3"/></StgValue>
</operation>

<operation id="128" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
<literal name="icmp_ln50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc61:26 %empty_66 = mul i17 %p_cast3, i17 259

]]></Node>
<StgValue><ssdm name="empty_66"/></StgValue>
</operation>

<operation id="129" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
<literal name="icmp_ln50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc61:27 %empty_67 = add i17 %empty_66, i17 %zext_ln47_cast

]]></Node>
<StgValue><ssdm name="empty_67"/></StgValue>
</operation>

<operation id="130" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
<literal name="icmp_ln50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="17">
<![CDATA[
for.inc61:28 %p_cast9 = zext i17 %empty_67

]]></Node>
<StgValue><ssdm name="p_cast9"/></StgValue>
</operation>

<operation id="131" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
<literal name="icmp_ln50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:29 %input_fm_buffer_addr_2 = getelementptr i32 %input_fm_buffer, i64 0, i64 %p_cast9

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_2"/></StgValue>
</operation>

<operation id="132" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
<literal name="icmp_ln50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc61:30 %empty_68 = add i17 %empty_66, i17 %zext_ln63_cast

]]></Node>
<StgValue><ssdm name="empty_68"/></StgValue>
</operation>

<operation id="133" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
<literal name="icmp_ln50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="64" op_0_bw="17">
<![CDATA[
for.inc61:31 %p_cast10 = zext i17 %empty_68

]]></Node>
<StgValue><ssdm name="p_cast10"/></StgValue>
</operation>

<operation id="134" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
<literal name="icmp_ln50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:32 %input_fm_buffer_addr_3 = getelementptr i32 %input_fm_buffer, i64 0, i64 %p_cast10

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_3"/></StgValue>
</operation>

<operation id="135" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
<literal name="icmp_ln50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="7">
<![CDATA[
for.inc61:33 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_load_1 = load i7 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_addr_1

]]></Node>
<StgValue><ssdm name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_load_1"/></StgValue>
</operation>

<operation id="136" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
<literal name="icmp_ln50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="7">
<![CDATA[
for.inc61:34 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_load_1 = load i7 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_addr_1

]]></Node>
<StgValue><ssdm name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_load_1"/></StgValue>
</operation>

<operation id="137" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
<literal name="icmp_ln50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="7">
<![CDATA[
for.inc61:35 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_load_1 = load i7 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_addr_1

]]></Node>
<StgValue><ssdm name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_load_1"/></StgValue>
</operation>

<operation id="138" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
<literal name="icmp_ln50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="17">
<![CDATA[
for.inc61:37 %input_fm_buffer_load_2 = load i17 %input_fm_buffer_addr_2

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_2"/></StgValue>
</operation>

<operation id="139" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
<literal name="icmp_ln50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="7">
<![CDATA[
for.inc61:40 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_load_1 = load i7 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_addr_1

]]></Node>
<StgValue><ssdm name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_load_1"/></StgValue>
</operation>

<operation id="140" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
<literal name="icmp_ln50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="7">
<![CDATA[
for.inc61:41 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_load_1 = load i7 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_addr_1

]]></Node>
<StgValue><ssdm name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_load_1"/></StgValue>
</operation>

<operation id="141" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
<literal name="icmp_ln50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="7">
<![CDATA[
for.inc61:42 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_load_1 = load i7 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_addr_1

]]></Node>
<StgValue><ssdm name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_load_1"/></StgValue>
</operation>

<operation id="142" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
<literal name="icmp_ln50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="17">
<![CDATA[
for.inc61:44 %input_fm_buffer_load_3 = load i17 %input_fm_buffer_addr_3

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_3"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="143" st_id="6" stage="2" lat="7">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="2" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc:17 %urem_ln49 = urem i3 %kr_1, i3 3

]]></Node>
<StgValue><ssdm name="urem_ln49"/></StgValue>
</operation>

<operation id="144" st_id="6" stage="3" lat="7">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="2" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc61:20 %urem_ln49_1 = urem i3 %add_ln49, i3 3

]]></Node>
<StgValue><ssdm name="urem_ln49_1"/></StgValue>
</operation>

<operation id="145" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
<literal name="icmp_ln50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="7">
<![CDATA[
for.inc61:33 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_load_1 = load i7 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_addr_1

]]></Node>
<StgValue><ssdm name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_load_1"/></StgValue>
</operation>

<operation id="146" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
<literal name="icmp_ln50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="7">
<![CDATA[
for.inc61:34 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_load_1 = load i7 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_addr_1

]]></Node>
<StgValue><ssdm name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_load_1"/></StgValue>
</operation>

<operation id="147" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
<literal name="icmp_ln50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="7">
<![CDATA[
for.inc61:35 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_load_1 = load i7 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_addr_1

]]></Node>
<StgValue><ssdm name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_load_1"/></StgValue>
</operation>

<operation id="148" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
<literal name="icmp_ln50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="17">
<![CDATA[
for.inc61:37 %input_fm_buffer_load_2 = load i17 %input_fm_buffer_addr_2

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_2"/></StgValue>
</operation>

<operation id="149" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
<literal name="icmp_ln50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="7">
<![CDATA[
for.inc61:40 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_load_1 = load i7 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_addr_1

]]></Node>
<StgValue><ssdm name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_load_1"/></StgValue>
</operation>

<operation id="150" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
<literal name="icmp_ln50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="7">
<![CDATA[
for.inc61:41 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_load_1 = load i7 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_addr_1

]]></Node>
<StgValue><ssdm name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_load_1"/></StgValue>
</operation>

<operation id="151" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
<literal name="icmp_ln50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="7">
<![CDATA[
for.inc61:42 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_load_1 = load i7 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_addr_1

]]></Node>
<StgValue><ssdm name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_load_1"/></StgValue>
</operation>

<operation id="152" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
<literal name="icmp_ln50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="17">
<![CDATA[
for.inc61:44 %input_fm_buffer_load_3 = load i17 %input_fm_buffer_addr_3

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_3"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="153" st_id="7" stage="1" lat="7">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="2" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc:17 %urem_ln49 = urem i3 %kr_1, i3 3

]]></Node>
<StgValue><ssdm name="urem_ln49"/></StgValue>
</operation>

<operation id="154" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="2" op_0_bw="2">
<![CDATA[
for.inc:18 %trunc_ln49 = trunc i2 %urem_ln49

]]></Node>
<StgValue><ssdm name="trunc_ln49"/></StgValue>
</operation>

<operation id="155" st_id="7" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
for.inc:33 %tmp = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_load, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_load, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_load, i2 %trunc_ln49

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="156" st_id="7" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
for.inc:40 %tmp_4 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_load, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_load, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_load, i2 %trunc_ln49

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="157" st_id="7" stage="2" lat="7">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="2" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc61:20 %urem_ln49_1 = urem i3 %add_ln49, i3 3

]]></Node>
<StgValue><ssdm name="urem_ln49_1"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="158" st_id="8" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc:35 %mul = fmul i32 %tmp, i32 %input_fm_buffer_load

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="159" st_id="8" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc:42 %mul_1 = fmul i32 %tmp_4, i32 %input_fm_buffer_load_1

]]></Node>
<StgValue><ssdm name="mul_1"/></StgValue>
</operation>

<operation id="160" st_id="8" stage="1" lat="7">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="2" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc61:20 %urem_ln49_1 = urem i3 %add_ln49, i3 3

]]></Node>
<StgValue><ssdm name="urem_ln49_1"/></StgValue>
</operation>

<operation id="161" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
<literal name="icmp_ln50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="2" op_0_bw="2">
<![CDATA[
for.inc61:21 %trunc_ln49_1 = trunc i2 %urem_ln49_1

]]></Node>
<StgValue><ssdm name="trunc_ln49_1"/></StgValue>
</operation>

<operation id="162" st_id="8" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
<literal name="icmp_ln50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
for.inc61:36 %tmp_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_load_1, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_load_1, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_load_1, i2 %trunc_ln49_1

]]></Node>
<StgValue><ssdm name="tmp_mid1"/></StgValue>
</operation>

<operation id="163" st_id="8" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
<literal name="icmp_ln50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
for.inc61:43 %tmp_4_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_load_1, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_load_1, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_load_1, i2 %trunc_ln49_1

]]></Node>
<StgValue><ssdm name="tmp_4_mid1"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="164" st_id="9" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc:35 %mul = fmul i32 %tmp, i32 %input_fm_buffer_load

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="165" st_id="9" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc:42 %mul_1 = fmul i32 %tmp_4, i32 %input_fm_buffer_load_1

]]></Node>
<StgValue><ssdm name="mul_1"/></StgValue>
</operation>

<operation id="166" st_id="9" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
<literal name="icmp_ln50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:38 %mul_mid1 = fmul i32 %tmp_mid1, i32 %input_fm_buffer_load_2

]]></Node>
<StgValue><ssdm name="mul_mid1"/></StgValue>
</operation>

<operation id="167" st_id="9" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
<literal name="icmp_ln50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:45 %mul_1_mid1 = fmul i32 %tmp_4_mid1, i32 %input_fm_buffer_load_3

]]></Node>
<StgValue><ssdm name="mul_1_mid1"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="168" st_id="10" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc:35 %mul = fmul i32 %tmp, i32 %input_fm_buffer_load

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="169" st_id="10" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc:42 %mul_1 = fmul i32 %tmp_4, i32 %input_fm_buffer_load_1

]]></Node>
<StgValue><ssdm name="mul_1"/></StgValue>
</operation>

<operation id="170" st_id="10" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
<literal name="icmp_ln50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:38 %mul_mid1 = fmul i32 %tmp_mid1, i32 %input_fm_buffer_load_2

]]></Node>
<StgValue><ssdm name="mul_mid1"/></StgValue>
</operation>

<operation id="171" st_id="10" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
<literal name="icmp_ln50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:45 %mul_1_mid1 = fmul i32 %tmp_4_mid1, i32 %input_fm_buffer_load_3

]]></Node>
<StgValue><ssdm name="mul_1_mid1"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="172" st_id="11" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc:36 %tmp_1 = fadd i32 %mul, i32 0

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="173" st_id="11" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
<literal name="icmp_ln50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:38 %mul_mid1 = fmul i32 %tmp_mid1, i32 %input_fm_buffer_load_2

]]></Node>
<StgValue><ssdm name="mul_mid1"/></StgValue>
</operation>

<operation id="174" st_id="11" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
<literal name="icmp_ln50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:45 %mul_1_mid1 = fmul i32 %tmp_4_mid1, i32 %input_fm_buffer_load_3

]]></Node>
<StgValue><ssdm name="mul_1_mid1"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="175" st_id="12" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc:36 %tmp_1 = fadd i32 %mul, i32 0

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="176" st_id="12" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
<literal name="icmp_ln50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:39 %tmp_1_mid1 = fadd i32 %mul_mid1, i32 0

]]></Node>
<StgValue><ssdm name="tmp_1_mid1"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="177" st_id="13" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc:36 %tmp_1 = fadd i32 %mul, i32 0

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="178" st_id="13" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
<literal name="icmp_ln50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:39 %tmp_1_mid1 = fadd i32 %mul_mid1, i32 0

]]></Node>
<StgValue><ssdm name="tmp_1_mid1"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="179" st_id="14" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc:36 %tmp_1 = fadd i32 %mul, i32 0

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="180" st_id="14" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
<literal name="icmp_ln50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:39 %tmp_1_mid1 = fadd i32 %mul_mid1, i32 0

]]></Node>
<StgValue><ssdm name="tmp_1_mid1"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="181" st_id="15" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc:43 %tmp_2 = fadd i32 %tmp_1, i32 %mul_1

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="182" st_id="15" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
<literal name="icmp_ln50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:39 %tmp_1_mid1 = fadd i32 %mul_mid1, i32 0

]]></Node>
<StgValue><ssdm name="tmp_1_mid1"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="183" st_id="16" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc:43 %tmp_2 = fadd i32 %tmp_1, i32 %mul_1

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="184" st_id="16" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
<literal name="icmp_ln50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:46 %tmp_2_mid1 = fadd i32 %tmp_1_mid1, i32 %mul_1_mid1

]]></Node>
<StgValue><ssdm name="tmp_2_mid1"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="185" st_id="17" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc:43 %tmp_2 = fadd i32 %tmp_1, i32 %mul_1

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="186" st_id="17" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
<literal name="icmp_ln50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:46 %tmp_2_mid1 = fadd i32 %tmp_1_mid1, i32 %mul_1_mid1

]]></Node>
<StgValue><ssdm name="tmp_2_mid1"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="187" st_id="18" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc:43 %tmp_2 = fadd i32 %tmp_1, i32 %mul_1

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="188" st_id="18" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
<literal name="icmp_ln50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:46 %tmp_2_mid1 = fadd i32 %tmp_1_mid1, i32 %mul_1_mid1

]]></Node>
<StgValue><ssdm name="tmp_2_mid1"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="189" st_id="19" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:46 %tmp_2_mid1 = fadd i32 %tmp_1_mid1, i32 %mul_1_mid1

]]></Node>
<StgValue><ssdm name="tmp_2_mid1"/></StgValue>
</operation>

<operation id="190" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc61:48 %select_ln49 = select i1 %icmp_ln50, i32 %tmp_2_mid1, i32 %tmp_2

]]></Node>
<StgValue><ssdm name="select_ln49"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="191" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc61:1 %p_load = load i32 %empty_59

]]></Node>
<StgValue><ssdm name="p_load"/></StgValue>
</operation>

<operation id="192" st_id="20" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:52 %add = fadd i32 %p_load, i32 %select_ln49

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="202" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc64.exitStub:0 %p_load44 = load i32 %empty_59

]]></Node>
<StgValue><ssdm name="p_load44"/></StgValue>
</operation>

<operation id="203" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc64.exitStub:1 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %p_out, i32 %p_load44

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="204" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0">
<![CDATA[
for.inc64.exitStub:2 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="193" st_id="21" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:52 %add = fadd i32 %p_load, i32 %select_ln49

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="194" st_id="22" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:52 %add = fadd i32 %p_load, i32 %select_ln49

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="195" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc61:3 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @KR_KC_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="196" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc61:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="197" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc61:50 %specpipeline_ln51 = specpipeline void @_ssdm_op_SpecPipeline, i32 3, i32 0, i32 0, i32 0, void @empty_6

]]></Node>
<StgValue><ssdm name="specpipeline_ln51"/></StgValue>
</operation>

<operation id="198" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc61:51 %specloopname_ln50 = specloopname void @_ssdm_op_SpecLoopName, void @empty_30

]]></Node>
<StgValue><ssdm name="specloopname_ln50"/></StgValue>
</operation>

<operation id="199" st_id="23" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:52 %add = fadd i32 %p_load, i32 %select_ln49

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="200" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc61:57 %store_ln50 = store i32 %add, i32 %empty_59

]]></Node>
<StgValue><ssdm name="store_ln50"/></StgValue>
</operation>

<operation id="201" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0">
<![CDATA[
for.inc61:59 %br_ln50 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln50"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
