// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module reversi_accel_xferode_1024_1024_1_0_1_2_2_0_1025_3_3_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        mat_ero2_data334_dout,
        mat_ero2_data334_num_data_valid,
        mat_ero2_data334_fifo_cap,
        mat_ero2_data334_empty_n,
        mat_ero2_data334_read,
        mat_lap2_data336_din,
        mat_lap2_data336_num_data_valid,
        mat_lap2_data336_fifo_cap,
        mat_lap2_data336_full_n,
        mat_lap2_data336_write,
        img_height,
        img_width
);

parameter    ap_ST_fsm_state1 = 7'd1;
parameter    ap_ST_fsm_state2 = 7'd2;
parameter    ap_ST_fsm_state3 = 7'd4;
parameter    ap_ST_fsm_state4 = 7'd8;
parameter    ap_ST_fsm_state5 = 7'd16;
parameter    ap_ST_fsm_state6 = 7'd32;
parameter    ap_ST_fsm_state7 = 7'd64;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [7:0] mat_ero2_data334_dout;
input  [1:0] mat_ero2_data334_num_data_valid;
input  [1:0] mat_ero2_data334_fifo_cap;
input   mat_ero2_data334_empty_n;
output   mat_ero2_data334_read;
output  [7:0] mat_lap2_data336_din;
input  [1:0] mat_lap2_data336_num_data_valid;
input  [1:0] mat_lap2_data336_fifo_cap;
input   mat_lap2_data336_full_n;
output   mat_lap2_data336_write;
input  [15:0] img_height;
input  [15:0] img_width;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg mat_ero2_data334_read;
reg mat_lap2_data336_write;

(* fsm_encoding = "none" *) reg   [6:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [13:0] empty_110_fu_137_p1;
reg   [13:0] empty_110_reg_266;
wire   [16:0] op2_assign_fu_149_p2;
reg   [16:0] op2_assign_reg_271;
wire    ap_CS_fsm_state5;
wire   [13:0] add_ln1834_fu_155_p2;
reg   [13:0] add_ln1834_reg_276;
reg   [12:0] p_load34_reg_281;
wire    ap_CS_fsm_state6;
reg   [12:0] p_load_reg_286;
reg   [12:0] p_load35_reg_294;
wire   [0:0] icmp_ln1073_fu_179_p2;
wire   [0:0] cmp_i_i142_i_fu_188_p2;
reg   [0:0] cmp_i_i142_i_reg_299;
wire   [1:0] empty_113_fu_194_p1;
reg   [1:0] empty_113_reg_304;
reg    buf_V_ce0;
wire   [7:0] buf_V_q0;
reg   [9:0] buf_V_address1;
reg    buf_V_ce1;
reg    buf_V_we1;
reg   [7:0] buf_V_d1;
reg    buf_V_7_ce0;
wire   [7:0] buf_V_7_q0;
reg   [9:0] buf_V_7_address1;
reg    buf_V_7_ce1;
reg    buf_V_7_we1;
reg   [7:0] buf_V_7_d1;
wire   [7:0] buf_V_8_q0;
wire    grp_xferode_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_283_1_fu_98_ap_start;
wire    grp_xferode_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_283_1_fu_98_ap_done;
wire    grp_xferode_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_283_1_fu_98_ap_idle;
wire    grp_xferode_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_283_1_fu_98_ap_ready;
wire   [12:0] grp_xferode_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_283_1_fu_98_row_ind_V_16_out;
wire    grp_xferode_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_283_1_fu_98_row_ind_V_16_out_ap_vld;
wire   [12:0] grp_xferode_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_283_1_fu_98_row_ind_V_15_out;
wire    grp_xferode_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_283_1_fu_98_row_ind_V_15_out_ap_vld;
wire   [12:0] grp_xferode_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_283_1_fu_98_row_ind_V_out;
wire    grp_xferode_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_283_1_fu_98_row_ind_V_out_ap_vld;
wire    grp_xferode_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_298_2_fu_105_ap_start;
wire    grp_xferode_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_298_2_fu_105_ap_done;
wire    grp_xferode_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_298_2_fu_105_ap_idle;
wire    grp_xferode_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_298_2_fu_105_ap_ready;
wire    grp_xferode_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_298_2_fu_105_mat_ero2_data334_read;
wire   [9:0] grp_xferode_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_298_2_fu_105_buf_V_7_address1;
wire    grp_xferode_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_298_2_fu_105_buf_V_7_ce1;
wire    grp_xferode_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_298_2_fu_105_buf_V_7_we1;
wire   [7:0] grp_xferode_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_298_2_fu_105_buf_V_7_d1;
wire    grp_xferode_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_315_3_fu_113_ap_start;
wire    grp_xferode_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_315_3_fu_113_ap_done;
wire    grp_xferode_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_315_3_fu_113_ap_idle;
wire    grp_xferode_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_315_3_fu_113_ap_ready;
wire   [9:0] grp_xferode_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_315_3_fu_113_buf_V_address1;
wire    grp_xferode_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_315_3_fu_113_buf_V_ce1;
wire    grp_xferode_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_315_3_fu_113_buf_V_we1;
wire   [7:0] grp_xferode_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_315_3_fu_113_buf_V_d1;
wire    grp_xferode_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_119_ap_start;
wire    grp_xferode_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_119_ap_done;
wire    grp_xferode_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_119_ap_idle;
wire    grp_xferode_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_119_ap_ready;
wire    grp_xferode_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_119_mat_ero2_data334_read;
wire   [7:0] grp_xferode_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_119_mat_lap2_data336_din;
wire    grp_xferode_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_119_mat_lap2_data336_write;
wire   [9:0] grp_xferode_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_119_buf_V_8_address0;
wire    grp_xferode_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_119_buf_V_8_ce0;
wire   [9:0] grp_xferode_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_119_buf_V_8_address1;
wire    grp_xferode_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_119_buf_V_8_ce1;
wire    grp_xferode_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_119_buf_V_8_we1;
wire   [7:0] grp_xferode_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_119_buf_V_8_d1;
wire   [9:0] grp_xferode_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_119_buf_V_address0;
wire    grp_xferode_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_119_buf_V_ce0;
wire   [9:0] grp_xferode_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_119_buf_V_address1;
wire    grp_xferode_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_119_buf_V_ce1;
wire    grp_xferode_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_119_buf_V_we1;
wire   [7:0] grp_xferode_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_119_buf_V_d1;
wire   [9:0] grp_xferode_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_119_buf_V_7_address0;
wire    grp_xferode_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_119_buf_V_7_ce0;
wire   [9:0] grp_xferode_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_119_buf_V_7_address1;
wire    grp_xferode_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_119_buf_V_7_ce1;
wire    grp_xferode_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_119_buf_V_7_we1;
wire   [7:0] grp_xferode_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_119_buf_V_7_d1;
reg    grp_xferode_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_283_1_fu_98_ap_start_reg;
wire    ap_CS_fsm_state2;
reg   [12:0] empty_109_fu_70;
wire    ap_CS_fsm_state3;
reg   [12:0] empty_108_fu_66;
reg   [12:0] empty_fu_62;
reg    grp_xferode_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_298_2_fu_105_ap_start_reg;
reg    grp_xferode_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_315_3_fu_113_ap_start_reg;
wire    ap_CS_fsm_state4;
reg    grp_xferode_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_119_ap_start_reg;
wire    ap_CS_fsm_state7;
reg   [12:0] row_V_fu_58;
wire   [12:0] row_V_5_fu_199_p2;
wire   [16:0] img_height_cast_fu_146_p1;
wire   [16:0] zext_ln1073_4_fu_175_p1;
wire   [15:0] zext_ln1073_fu_171_p1;
reg   [6:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
reg    ap_block_state3_on_subcall_done;
reg    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
reg    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
reg    ap_ST_fsm_state7_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 7'd1;
#0 grp_xferode_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_283_1_fu_98_ap_start_reg = 1'b0;
#0 grp_xferode_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_298_2_fu_105_ap_start_reg = 1'b0;
#0 grp_xferode_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_315_3_fu_113_ap_start_reg = 1'b0;
#0 grp_xferode_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_119_ap_start_reg = 1'b0;
end

reversi_accel_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_s_buf_V_RAM_S2P_BRAM_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
buf_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_xferode_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_119_buf_V_address0),
    .ce0(buf_V_ce0),
    .q0(buf_V_q0),
    .address1(buf_V_address1),
    .ce1(buf_V_ce1),
    .we1(buf_V_we1),
    .d1(buf_V_d1)
);

reversi_accel_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_s_buf_V_RAM_S2P_BRAM_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
buf_V_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_xferode_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_119_buf_V_7_address0),
    .ce0(buf_V_7_ce0),
    .q0(buf_V_7_q0),
    .address1(buf_V_7_address1),
    .ce1(buf_V_7_ce1),
    .we1(buf_V_7_we1),
    .d1(buf_V_7_d1)
);

reversi_accel_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_s_buf_V_RAM_S2P_BRAM_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
buf_V_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_xferode_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_119_buf_V_8_address0),
    .ce0(grp_xferode_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_119_buf_V_8_ce0),
    .q0(buf_V_8_q0),
    .address1(grp_xferode_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_119_buf_V_8_address1),
    .ce1(grp_xferode_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_119_buf_V_8_ce1),
    .we1(grp_xferode_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_119_buf_V_8_we1),
    .d1(grp_xferode_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_119_buf_V_8_d1)
);

reversi_accel_xferode_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_283_1 grp_xferode_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_283_1_fu_98(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_xferode_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_283_1_fu_98_ap_start),
    .ap_done(grp_xferode_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_283_1_fu_98_ap_done),
    .ap_idle(grp_xferode_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_283_1_fu_98_ap_idle),
    .ap_ready(grp_xferode_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_283_1_fu_98_ap_ready),
    .row_ind_V_16_out(grp_xferode_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_283_1_fu_98_row_ind_V_16_out),
    .row_ind_V_16_out_ap_vld(grp_xferode_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_283_1_fu_98_row_ind_V_16_out_ap_vld),
    .row_ind_V_15_out(grp_xferode_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_283_1_fu_98_row_ind_V_15_out),
    .row_ind_V_15_out_ap_vld(grp_xferode_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_283_1_fu_98_row_ind_V_15_out_ap_vld),
    .row_ind_V_out(grp_xferode_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_283_1_fu_98_row_ind_V_out),
    .row_ind_V_out_ap_vld(grp_xferode_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_283_1_fu_98_row_ind_V_out_ap_vld)
);

reversi_accel_xferode_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_298_2 grp_xferode_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_298_2_fu_105(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_xferode_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_298_2_fu_105_ap_start),
    .ap_done(grp_xferode_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_298_2_fu_105_ap_done),
    .ap_idle(grp_xferode_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_298_2_fu_105_ap_idle),
    .ap_ready(grp_xferode_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_298_2_fu_105_ap_ready),
    .mat_ero2_data334_dout(mat_ero2_data334_dout),
    .mat_ero2_data334_num_data_valid(2'd0),
    .mat_ero2_data334_fifo_cap(2'd0),
    .mat_ero2_data334_empty_n(mat_ero2_data334_empty_n),
    .mat_ero2_data334_read(grp_xferode_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_298_2_fu_105_mat_ero2_data334_read),
    .img_width(img_width),
    .buf_V_7_address1(grp_xferode_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_298_2_fu_105_buf_V_7_address1),
    .buf_V_7_ce1(grp_xferode_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_298_2_fu_105_buf_V_7_ce1),
    .buf_V_7_we1(grp_xferode_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_298_2_fu_105_buf_V_7_we1),
    .buf_V_7_d1(grp_xferode_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_298_2_fu_105_buf_V_7_d1)
);

reversi_accel_xferode_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_315_3 grp_xferode_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_315_3_fu_113(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_xferode_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_315_3_fu_113_ap_start),
    .ap_done(grp_xferode_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_315_3_fu_113_ap_done),
    .ap_idle(grp_xferode_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_315_3_fu_113_ap_idle),
    .ap_ready(grp_xferode_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_315_3_fu_113_ap_ready),
    .img_width(img_width),
    .buf_V_address1(grp_xferode_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_315_3_fu_113_buf_V_address1),
    .buf_V_ce1(grp_xferode_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_315_3_fu_113_buf_V_ce1),
    .buf_V_we1(grp_xferode_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_315_3_fu_113_buf_V_we1),
    .buf_V_d1(grp_xferode_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_315_3_fu_113_buf_V_d1)
);

reversi_accel_xferode_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop grp_xferode_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_119(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_xferode_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_119_ap_start),
    .ap_done(grp_xferode_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_119_ap_done),
    .ap_idle(grp_xferode_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_119_ap_idle),
    .ap_ready(grp_xferode_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_119_ap_ready),
    .mat_ero2_data334_dout(mat_ero2_data334_dout),
    .mat_ero2_data334_num_data_valid(2'd0),
    .mat_ero2_data334_fifo_cap(2'd0),
    .mat_ero2_data334_empty_n(mat_ero2_data334_empty_n),
    .mat_ero2_data334_read(grp_xferode_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_119_mat_ero2_data334_read),
    .mat_lap2_data336_din(grp_xferode_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_119_mat_lap2_data336_din),
    .mat_lap2_data336_num_data_valid(2'd0),
    .mat_lap2_data336_fifo_cap(2'd0),
    .mat_lap2_data336_full_n(mat_lap2_data336_full_n),
    .mat_lap2_data336_write(grp_xferode_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_119_mat_lap2_data336_write),
    .add_ln1834(add_ln1834_reg_276),
    .buf_V_8_address0(grp_xferode_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_119_buf_V_8_address0),
    .buf_V_8_ce0(grp_xferode_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_119_buf_V_8_ce0),
    .buf_V_8_q0(buf_V_8_q0),
    .buf_V_8_address1(grp_xferode_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_119_buf_V_8_address1),
    .buf_V_8_ce1(grp_xferode_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_119_buf_V_8_ce1),
    .buf_V_8_we1(grp_xferode_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_119_buf_V_8_we1),
    .buf_V_8_d1(grp_xferode_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_119_buf_V_8_d1),
    .buf_V_address0(grp_xferode_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_119_buf_V_address0),
    .buf_V_ce0(grp_xferode_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_119_buf_V_ce0),
    .buf_V_q0(buf_V_q0),
    .buf_V_address1(grp_xferode_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_119_buf_V_address1),
    .buf_V_ce1(grp_xferode_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_119_buf_V_ce1),
    .buf_V_we1(grp_xferode_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_119_buf_V_we1),
    .buf_V_d1(grp_xferode_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_119_buf_V_d1),
    .buf_V_7_address0(grp_xferode_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_119_buf_V_7_address0),
    .buf_V_7_ce0(grp_xferode_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_119_buf_V_7_ce0),
    .buf_V_7_q0(buf_V_7_q0),
    .buf_V_7_address1(grp_xferode_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_119_buf_V_7_address1),
    .buf_V_7_ce1(grp_xferode_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_119_buf_V_7_ce1),
    .buf_V_7_we1(grp_xferode_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_119_buf_V_7_we1),
    .buf_V_7_d1(grp_xferode_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_119_buf_V_7_d1),
    .img_width(img_width),
    .empty_54(p_load35_reg_294),
    .empty_55(p_load34_reg_281),
    .empty(p_load_reg_286),
    .p_cast(empty_113_reg_304),
    .cmp_i_i142_i(cmp_i_i142_i_reg_299)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_xferode_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_119_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln1073_fu_179_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
            grp_xferode_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_119_ap_start_reg <= 1'b1;
        end else if ((grp_xferode_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_119_ap_ready == 1'b1)) begin
            grp_xferode_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_119_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_xferode_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_283_1_fu_98_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state2)) begin
            grp_xferode_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_283_1_fu_98_ap_start_reg <= 1'b1;
        end else if ((grp_xferode_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_283_1_fu_98_ap_ready == 1'b1)) begin
            grp_xferode_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_283_1_fu_98_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_xferode_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_298_2_fu_105_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state2)) begin
            grp_xferode_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_298_2_fu_105_ap_start_reg <= 1'b1;
        end else if ((grp_xferode_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_298_2_fu_105_ap_ready == 1'b1)) begin
            grp_xferode_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_298_2_fu_105_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_xferode_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_315_3_fu_113_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state4)) begin
            grp_xferode_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_315_3_fu_113_ap_start_reg <= 1'b1;
        end else if ((grp_xferode_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_315_3_fu_113_ap_ready == 1'b1)) begin
            grp_xferode_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_315_3_fu_113_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1073_fu_179_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        empty_108_fu_66 <= empty_109_fu_70;
    end else if (((1'b1 == ap_CS_fsm_state3) & (grp_xferode_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_283_1_fu_98_row_ind_V_15_out_ap_vld == 1'b1))) begin
        empty_108_fu_66 <= grp_xferode_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_283_1_fu_98_row_ind_V_15_out;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1073_fu_179_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        empty_109_fu_70 <= empty_fu_62;
    end else if (((1'b1 == ap_CS_fsm_state3) & (grp_xferode_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_283_1_fu_98_row_ind_V_16_out_ap_vld == 1'b1))) begin
        empty_109_fu_70 <= grp_xferode_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_283_1_fu_98_row_ind_V_16_out;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1073_fu_179_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        empty_fu_62 <= empty_108_fu_66;
    end else if (((1'b1 == ap_CS_fsm_state3) & (grp_xferode_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_283_1_fu_98_row_ind_V_out_ap_vld == 1'b1))) begin
        empty_fu_62 <= grp_xferode_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_283_1_fu_98_row_ind_V_out;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        row_V_fu_58 <= 13'd1;
    end else if (((icmp_ln1073_fu_179_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        row_V_fu_58 <= row_V_5_fu_199_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        add_ln1834_reg_276 <= add_ln1834_fu_155_p2;
        op2_assign_reg_271 <= op2_assign_fu_149_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1073_fu_179_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        cmp_i_i142_i_reg_299 <= cmp_i_i142_i_fu_188_p2;
        empty_113_reg_304 <= empty_113_fu_194_p1;
        p_load35_reg_294 <= empty_fu_62;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        empty_110_reg_266 <= empty_110_fu_137_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        p_load34_reg_281 <= empty_108_fu_66;
        p_load_reg_286 <= empty_109_fu_70;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state3_on_subcall_done)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

assign ap_ST_fsm_state4_blk = 1'b0;

always @ (*) begin
    if ((grp_xferode_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_315_3_fu_113_ap_done == 1'b0)) begin
        ap_ST_fsm_state5_blk = 1'b1;
    end else begin
        ap_ST_fsm_state5_blk = 1'b0;
    end
end

assign ap_ST_fsm_state6_blk = 1'b0;

always @ (*) begin
    if ((grp_xferode_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_119_ap_done == 1'b0)) begin
        ap_ST_fsm_state7_blk = 1'b1;
    end else begin
        ap_ST_fsm_state7_blk = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln1073_fu_179_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln1073_fu_179_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        buf_V_7_address1 = grp_xferode_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_119_buf_V_7_address1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        buf_V_7_address1 = grp_xferode_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_298_2_fu_105_buf_V_7_address1;
    end else begin
        buf_V_7_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        buf_V_7_ce0 = grp_xferode_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_119_buf_V_7_ce0;
    end else begin
        buf_V_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        buf_V_7_ce1 = grp_xferode_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_119_buf_V_7_ce1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        buf_V_7_ce1 = grp_xferode_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_298_2_fu_105_buf_V_7_ce1;
    end else begin
        buf_V_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        buf_V_7_d1 = grp_xferode_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_119_buf_V_7_d1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        buf_V_7_d1 = grp_xferode_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_298_2_fu_105_buf_V_7_d1;
    end else begin
        buf_V_7_d1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        buf_V_7_we1 = grp_xferode_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_119_buf_V_7_we1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        buf_V_7_we1 = grp_xferode_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_298_2_fu_105_buf_V_7_we1;
    end else begin
        buf_V_7_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        buf_V_address1 = grp_xferode_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_119_buf_V_address1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_V_address1 = grp_xferode_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_315_3_fu_113_buf_V_address1;
    end else begin
        buf_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        buf_V_ce0 = grp_xferode_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_119_buf_V_ce0;
    end else begin
        buf_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        buf_V_ce1 = grp_xferode_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_119_buf_V_ce1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_V_ce1 = grp_xferode_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_315_3_fu_113_buf_V_ce1;
    end else begin
        buf_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        buf_V_d1 = grp_xferode_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_119_buf_V_d1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_V_d1 = grp_xferode_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_315_3_fu_113_buf_V_d1;
    end else begin
        buf_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        buf_V_we1 = grp_xferode_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_119_buf_V_we1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_V_we1 = grp_xferode_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_315_3_fu_113_buf_V_we1;
    end else begin
        buf_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        mat_ero2_data334_read = grp_xferode_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_119_mat_ero2_data334_read;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        mat_ero2_data334_read = grp_xferode_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_298_2_fu_105_mat_ero2_data334_read;
    end else begin
        mat_ero2_data334_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        mat_lap2_data336_write = grp_xferode_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_119_mat_lap2_data336_write;
    end else begin
        mat_lap2_data336_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            if (((1'b0 == ap_block_state3_on_subcall_done) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            if (((1'b1 == ap_CS_fsm_state5) & (grp_xferode_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_315_3_fu_113_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            if (((icmp_ln1073_fu_179_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state7 : begin
            if (((1'b1 == ap_CS_fsm_state7) & (grp_xferode_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_119_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln1834_fu_155_p2 = (empty_110_reg_266 + 14'd1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

always @ (*) begin
    ap_block_state3_on_subcall_done = ((grp_xferode_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_298_2_fu_105_ap_done == 1'b0) | (grp_xferode_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_283_1_fu_98_ap_done == 1'b0));
end

assign cmp_i_i142_i_fu_188_p2 = ((zext_ln1073_fu_171_p1 < img_height) ? 1'b1 : 1'b0);

assign empty_110_fu_137_p1 = img_width[13:0];

assign empty_113_fu_194_p1 = empty_109_fu_70[1:0];

assign grp_xferode_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_119_ap_start = grp_xferode_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_119_ap_start_reg;

assign grp_xferode_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_283_1_fu_98_ap_start = grp_xferode_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_283_1_fu_98_ap_start_reg;

assign grp_xferode_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_298_2_fu_105_ap_start = grp_xferode_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_298_2_fu_105_ap_start_reg;

assign grp_xferode_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_315_3_fu_113_ap_start = grp_xferode_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_315_3_fu_113_ap_start_reg;

assign icmp_ln1073_fu_179_p2 = ((zext_ln1073_4_fu_175_p1 < op2_assign_reg_271) ? 1'b1 : 1'b0);

assign img_height_cast_fu_146_p1 = img_height;

assign mat_lap2_data336_din = grp_xferode_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_119_mat_lap2_data336_din;

assign op2_assign_fu_149_p2 = (img_height_cast_fu_146_p1 + 17'd1);

assign row_V_5_fu_199_p2 = (row_V_fu_58 + 13'd1);

assign zext_ln1073_4_fu_175_p1 = row_V_fu_58;

assign zext_ln1073_fu_171_p1 = row_V_fu_58;

endmodule //reversi_accel_xferode_1024_1024_1_0_1_2_2_0_1025_3_3_s
