// Seed: 1286495178
module module_0 (
    output tri0 id_0,
    output tri  id_1,
    output tri  id_2,
    input  tri1 id_3,
    input  tri0 id_4
);
endmodule
module module_1 #(
    parameter id_13 = 32'd22,
    parameter id_2  = 32'd65,
    parameter id_4  = 32'd8
) (
    output tri0 id_0,
    input wor id_1,
    output supply1 _id_2,
    input tri id_3,
    input wor _id_4,
    input wor id_5,
    input supply1 id_6[1 'h0 *  -1 : id_2],
    output wire id_7,
    output tri1 id_8[id_4 : ""],
    input uwire id_9,
    output supply1 id_10
);
  assign id_7 = id_9 - id_1;
  logic id_12;
  ;
  wire _id_13;
  wire [{  id_13  } : id_4] id_14, id_15;
  always id_12 <= -1;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_8,
      id_5,
      id_6
  );
  wire id_16, id_17, id_18;
endmodule
