Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sat Aug  5 09:14:57 2023
| Host         : DESKTOP-PPMNIMR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z035-ffg676
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                      Violations  
---------  ----------------  -----------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                      592         
LUTAR-1    Warning           LUT drives async reset alert                     4           
PDRC-190   Warning           Suboptimally placed synchronized register chain  17          
TIMING-18  Warning           Missing input or output delay                    15          
XDCC-5     Warning           User Non-Timing constraint/property overwritten  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (592)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2849)
5. checking no_input_delay (14)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (592)
--------------------------
 There are 47 register/latch pins with no clock driven by root clock pin: design_1_i/AM_DM_0/inst/AMDM1/myclk_diver64/en_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: design_1_i/DAC_1/DAC8830_WR_0/inst/WB_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/DAC_1/DAC8830_WR_0/inst/clk_WB/en_reg/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: design_1_i/DAC_1/DAC8830_spi_0/inst/clk_25M_buf_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/DAC_1/DAC8830_spi_0/inst/clk_50Mhz/en_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: design_1_i/DAC_2/DAC8830_WR_0/inst/WB_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/DAC_2/DAC8830_WR_0/inst/clk_WB/en_reg/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: design_1_i/DAC_2/DAC8830_spi_0/inst/clk_25M_buf_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/DAC_2/DAC8830_spi_0/inst/clk_50Mhz/en_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: design_1_i/DAC_3/AD5664_WR_0/inst/WB_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/DAC_3/AD5664_WR_0/inst/clk_WB/en_reg/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: design_1_i/DAC_3/AD5664_spi_0/inst/clk_25M_buf_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/DAC_3/AD5664_spi_0/inst/clk_50Mhz/en_reg/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: design_1_i/FM_DM_0/inst/test_dmfm/dm1/myclk_diver64/en_reg/Q (HIGH)

 There are 78 register/latch pins with no clock driven by root clock pin: design_1_i/FREQ_counter_AM/inst/EN_2_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: design_1_i/FREQ_counter_AM/inst/myff/SQ_data_reg/Q (HIGH)

 There are 78 register/latch pins with no clock driven by root clock pin: design_1_i/FREQ_counter_FM/inst/EN_2_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: design_1_i/FREQ_counter_FM/inst/myff/SQ_data_reg/Q (HIGH)

 There are 78 register/latch pins with no clock driven by root clock pin: design_1_i/FREQ_counter_PSK/inst/EN_2_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: design_1_i/FREQ_counter_PSK/inst/myff/SQ_data_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/MOV_VPP_TOP_AM/inst/test_vpp/clk_2k/en_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/MOV_VPP_TOP_FM/inst/test_vpp/clk1k_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/MOV_VPP_TOP_FM/inst/test_vpp/clk_2k/en_reg/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: design_1_i/PSK_DM_0/inst/test_dmfm/dm1/myclk_diver64/en_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/clock_1M_0/inst/clk_1Mhz/en_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2849)
---------------------------------------------------
 There are 2849 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (14)
-------------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.725        0.000                      0               189256        0.042        0.000                      0               189240        4.232        0.000                       0                 77979  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                                                       ------------       ----------      --------------
clk_fpga_0                                                                                  {0.000 5.000}      10.000          100.000         
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}     33.000          30.303          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                                                                        0.725        0.000                      0               188034        0.042        0.000                      0               188034        4.232        0.000                       0                 77468  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       29.137        0.000                      0                  963        0.048        0.000                      0                  963       15.732        0.000                       0                   511  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  clk_fpga_0                                                                                       32.389        0.000                      0                    8                                                                        
clk_fpga_0                                                                                  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK        9.174        0.000                      0                    8                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           clk_fpga_0                                                                                  clk_fpga_0                                                                                        7.600        0.000                      0                  143        0.155        0.000                      0                  143  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       30.310        0.000                      0                  100        0.185        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                  
----------                                                                                  ----------                                                                                  --------                                                                                  
(none)                                                                                                                                                                                  clk_fpga_0                                                                                  
(none)                                                                                      clk_fpga_0                                                                                  clk_fpga_0                                                                                  
(none)                                                                                      dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  clk_fpga_0                                                                                  
(none)                                                                                      clk_fpga_0                                                                                  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                  
----------                                                                                  ----------                                                                                  --------                                                                                  
(none)                                                                                                                                                                                                                                                                              
(none)                                                                                      clk_fpga_0                                                                                                                                                                              
(none)                                                                                                                                                                                  clk_fpga_0                                                                                  
(none)                                                                                                                                                                                  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.725ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.725ns  (required time - arrival time)
  Source:                 design_1_i/PSK_DM_0/inst/test_dmfm/mix_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PSK_DM_0/inst/test_dmfm/dm1/DS_fir1/p_1_out__4/A[28]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.732ns  (logic 3.639ns (41.674%)  route 5.093ns (58.326%))
  Logic Levels:           6  (CARRY4=4 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.570ns = ( 12.570 - 10.000 ) 
    Source Clock Delay      (SCD):    2.742ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       1.310     2.742    design_1_i/PSK_DM_0/inst/test_dmfm/sys_clk
    DSP48_X3Y54          DSP48E1                                      r  design_1_i/PSK_DM_0/inst/test_dmfm/mix_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y54          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      0.348     3.090 r  design_1_i/PSK_DM_0/inst/test_dmfm/mix_reg/P[16]
                         net (fo=126, routed)         3.300     6.390    design_1_i/PSK_DM_0/inst/test_dmfm/testFM/P[1]
    DSP48_X6Y29          DSP48E1 (Prop_dsp48e1_A[1]_P[15])
                                                      2.737     9.127 r  design_1_i/PSK_DM_0/inst/test_dmfm/testFM/p_0_out/P[15]
                         net (fo=3, routed)           0.644     9.771    design_1_i/PSK_DM_0/inst/test_dmfm/testFM/p_0_out_n_90
    SLICE_X152Y76        LUT2 (Prop_lut2_I0_O)        0.043     9.814 r  design_1_i/PSK_DM_0/inst/test_dmfm/testFM/genblk2[220].delay[220][3]_i_5/O
                         net (fo=1, routed)           0.000     9.814    design_1_i/PSK_DM_0/inst/test_dmfm/testFM/genblk2[220].delay[220][3]_i_5_n_0
    SLICE_X152Y76        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    10.060 r  design_1_i/PSK_DM_0/inst/test_dmfm/testFM/genblk2[220].delay_reg[220][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.060    design_1_i/PSK_DM_0/inst/test_dmfm/testFM/genblk2[220].delay_reg[220][3]_i_1_n_0
    SLICE_X152Y77        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.114 r  design_1_i/PSK_DM_0/inst/test_dmfm/testFM/genblk2[220].delay_reg[220][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.114    design_1_i/PSK_DM_0/inst/test_dmfm/testFM/genblk2[220].delay_reg[220][7]_i_1_n_0
    SLICE_X152Y78        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.168 r  design_1_i/PSK_DM_0/inst/test_dmfm/testFM/genblk2[220].delay_reg[220][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.168    design_1_i/PSK_DM_0/inst/test_dmfm/testFM/genblk2[220].delay_reg[220][11]_i_1_n_0
    SLICE_X152Y79        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.157    10.325 r  design_1_i/PSK_DM_0/inst/test_dmfm/testFM/genblk2[220].delay_reg[220][15]_i_1/O[3]
                         net (fo=141, routed)         1.149    11.474    design_1_i/PSK_DM_0/inst/test_dmfm/dm1/DS_fir1/p_1_in[15]
    DSP48_X6Y42          DSP48E1                                      r  design_1_i/PSK_DM_0/inst/test_dmfm/dm1/DS_fir1/p_1_out__4/A[28]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       1.246    12.570    design_1_i/PSK_DM_0/inst/test_dmfm/dm1/DS_fir1/sys_clk
    DSP48_X6Y42          DSP48E1                                      r  design_1_i/PSK_DM_0/inst/test_dmfm/dm1/DS_fir1/p_1_out__4/CLK
                         clock pessimism              0.121    12.691    
                         clock uncertainty           -0.154    12.537    
    DSP48_X6Y42          DSP48E1 (Setup_dsp48e1_CLK_A[28])
                                                     -0.338    12.199    design_1_i/PSK_DM_0/inst/test_dmfm/dm1/DS_fir1/p_1_out__4
  -------------------------------------------------------------------
                         required time                         12.199    
                         arrival time                         -11.474    
  -------------------------------------------------------------------
                         slack                                  0.725    

Slack (MET) :             0.725ns  (required time - arrival time)
  Source:                 design_1_i/PSK_DM_0/inst/test_dmfm/mix_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PSK_DM_0/inst/test_dmfm/dm1/DS_fir1/p_1_out__4/A[29]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.732ns  (logic 3.639ns (41.674%)  route 5.093ns (58.326%))
  Logic Levels:           6  (CARRY4=4 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.570ns = ( 12.570 - 10.000 ) 
    Source Clock Delay      (SCD):    2.742ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       1.310     2.742    design_1_i/PSK_DM_0/inst/test_dmfm/sys_clk
    DSP48_X3Y54          DSP48E1                                      r  design_1_i/PSK_DM_0/inst/test_dmfm/mix_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y54          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      0.348     3.090 r  design_1_i/PSK_DM_0/inst/test_dmfm/mix_reg/P[16]
                         net (fo=126, routed)         3.300     6.390    design_1_i/PSK_DM_0/inst/test_dmfm/testFM/P[1]
    DSP48_X6Y29          DSP48E1 (Prop_dsp48e1_A[1]_P[15])
                                                      2.737     9.127 r  design_1_i/PSK_DM_0/inst/test_dmfm/testFM/p_0_out/P[15]
                         net (fo=3, routed)           0.644     9.771    design_1_i/PSK_DM_0/inst/test_dmfm/testFM/p_0_out_n_90
    SLICE_X152Y76        LUT2 (Prop_lut2_I0_O)        0.043     9.814 r  design_1_i/PSK_DM_0/inst/test_dmfm/testFM/genblk2[220].delay[220][3]_i_5/O
                         net (fo=1, routed)           0.000     9.814    design_1_i/PSK_DM_0/inst/test_dmfm/testFM/genblk2[220].delay[220][3]_i_5_n_0
    SLICE_X152Y76        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    10.060 r  design_1_i/PSK_DM_0/inst/test_dmfm/testFM/genblk2[220].delay_reg[220][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.060    design_1_i/PSK_DM_0/inst/test_dmfm/testFM/genblk2[220].delay_reg[220][3]_i_1_n_0
    SLICE_X152Y77        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.114 r  design_1_i/PSK_DM_0/inst/test_dmfm/testFM/genblk2[220].delay_reg[220][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.114    design_1_i/PSK_DM_0/inst/test_dmfm/testFM/genblk2[220].delay_reg[220][7]_i_1_n_0
    SLICE_X152Y78        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.168 r  design_1_i/PSK_DM_0/inst/test_dmfm/testFM/genblk2[220].delay_reg[220][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.168    design_1_i/PSK_DM_0/inst/test_dmfm/testFM/genblk2[220].delay_reg[220][11]_i_1_n_0
    SLICE_X152Y79        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.157    10.325 r  design_1_i/PSK_DM_0/inst/test_dmfm/testFM/genblk2[220].delay_reg[220][15]_i_1/O[3]
                         net (fo=141, routed)         1.149    11.474    design_1_i/PSK_DM_0/inst/test_dmfm/dm1/DS_fir1/p_1_in[15]
    DSP48_X6Y42          DSP48E1                                      r  design_1_i/PSK_DM_0/inst/test_dmfm/dm1/DS_fir1/p_1_out__4/A[29]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       1.246    12.570    design_1_i/PSK_DM_0/inst/test_dmfm/dm1/DS_fir1/sys_clk
    DSP48_X6Y42          DSP48E1                                      r  design_1_i/PSK_DM_0/inst/test_dmfm/dm1/DS_fir1/p_1_out__4/CLK
                         clock pessimism              0.121    12.691    
                         clock uncertainty           -0.154    12.537    
    DSP48_X6Y42          DSP48E1 (Setup_dsp48e1_CLK_A[29])
                                                     -0.338    12.199    design_1_i/PSK_DM_0/inst/test_dmfm/dm1/DS_fir1/p_1_out__4
  -------------------------------------------------------------------
                         required time                         12.199    
                         arrival time                         -11.474    
  -------------------------------------------------------------------
                         slack                                  0.725    

Slack (MET) :             0.771ns  (required time - arrival time)
  Source:                 design_1_i/PSK_DM_0/inst/test_dmfm/mix_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PSK_DM_0/inst/test_dmfm/testFM/genblk2[70].delay_reg[70][13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.304ns  (logic 3.593ns (38.619%)  route 5.711ns (61.381%))
  Logic Levels:           6  (CARRY4=4 DSP48E1=1 LUT2=1)
  Clock Path Skew:        0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.801ns = ( 12.801 - 10.000 ) 
    Source Clock Delay      (SCD):    2.742ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       1.310     2.742    design_1_i/PSK_DM_0/inst/test_dmfm/sys_clk
    DSP48_X3Y54          DSP48E1                                      r  design_1_i/PSK_DM_0/inst/test_dmfm/mix_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y54          DSP48E1 (Prop_dsp48e1_CLK_P[26])
                                                      0.348     3.090 r  design_1_i/PSK_DM_0/inst/test_dmfm/mix_reg/P[26]
                         net (fo=136, routed)         4.659     7.749    design_1_i/PSK_DM_0/inst/test_dmfm/testFM/P[11]
    DSP48_X6Y4           DSP48E1 (Prop_dsp48e1_A[11]_P[18])
                                                      2.737    10.486 r  design_1_i/PSK_DM_0/inst/test_dmfm/testFM/p_0_out__58/P[18]
                         net (fo=4, routed)           1.052    11.538    design_1_i/PSK_DM_0/inst/test_dmfm/testFM/p_0_out__58_n_87
    SLICE_X139Y7         LUT2 (Prop_lut2_I0_O)        0.043    11.581 r  design_1_i/PSK_DM_0/inst/test_dmfm/testFM/genblk2[70].delay[70][3]_i_2/O
                         net (fo=1, routed)           0.000    11.581    design_1_i/PSK_DM_0/inst/test_dmfm/testFM/genblk2[70].delay[70][3]_i_2_n_0
    SLICE_X139Y7         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    11.774 r  design_1_i/PSK_DM_0/inst/test_dmfm/testFM/genblk2[70].delay_reg[70][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.774    design_1_i/PSK_DM_0/inst/test_dmfm/testFM/genblk2[70].delay_reg[70][3]_i_1_n_0
    SLICE_X139Y8         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.827 r  design_1_i/PSK_DM_0/inst/test_dmfm/testFM/genblk2[70].delay_reg[70][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.827    design_1_i/PSK_DM_0/inst/test_dmfm/testFM/genblk2[70].delay_reg[70][7]_i_1_n_0
    SLICE_X139Y9         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.880 r  design_1_i/PSK_DM_0/inst/test_dmfm/testFM/genblk2[70].delay_reg[70][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.880    design_1_i/PSK_DM_0/inst/test_dmfm/testFM/genblk2[70].delay_reg[70][11]_i_1_n_0
    SLICE_X139Y10        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    12.046 r  design_1_i/PSK_DM_0/inst/test_dmfm/testFM/genblk2[70].delay_reg[70][15]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.046    design_1_i/PSK_DM_0/inst/test_dmfm/testFM/genblk2[70].delay_reg[70][15]_i_1_n_6
    SLICE_X139Y10        FDRE                                         r  design_1_i/PSK_DM_0/inst/test_dmfm/testFM/genblk2[70].delay_reg[70][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       1.477    12.801    design_1_i/PSK_DM_0/inst/test_dmfm/testFM/sys_clk
    SLICE_X139Y10        FDRE                                         r  design_1_i/PSK_DM_0/inst/test_dmfm/testFM/genblk2[70].delay_reg[70][13]/C
                         clock pessimism              0.121    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X139Y10        FDRE (Setup_fdre_C_D)        0.049    12.817    design_1_i/PSK_DM_0/inst/test_dmfm/testFM/genblk2[70].delay_reg[70][13]
  -------------------------------------------------------------------
                         required time                         12.817    
                         arrival time                         -12.046    
  -------------------------------------------------------------------
                         slack                                  0.771    

Slack (MET) :             0.788ns  (required time - arrival time)
  Source:                 design_1_i/PSK_DM_0/inst/test_dmfm/mix_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PSK_DM_0/inst/test_dmfm/testFM/genblk2[70].delay_reg[70][15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.287ns  (logic 3.576ns (38.506%)  route 5.711ns (61.494%))
  Logic Levels:           6  (CARRY4=4 DSP48E1=1 LUT2=1)
  Clock Path Skew:        0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.801ns = ( 12.801 - 10.000 ) 
    Source Clock Delay      (SCD):    2.742ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       1.310     2.742    design_1_i/PSK_DM_0/inst/test_dmfm/sys_clk
    DSP48_X3Y54          DSP48E1                                      r  design_1_i/PSK_DM_0/inst/test_dmfm/mix_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y54          DSP48E1 (Prop_dsp48e1_CLK_P[26])
                                                      0.348     3.090 r  design_1_i/PSK_DM_0/inst/test_dmfm/mix_reg/P[26]
                         net (fo=136, routed)         4.659     7.749    design_1_i/PSK_DM_0/inst/test_dmfm/testFM/P[11]
    DSP48_X6Y4           DSP48E1 (Prop_dsp48e1_A[11]_P[18])
                                                      2.737    10.486 r  design_1_i/PSK_DM_0/inst/test_dmfm/testFM/p_0_out__58/P[18]
                         net (fo=4, routed)           1.052    11.538    design_1_i/PSK_DM_0/inst/test_dmfm/testFM/p_0_out__58_n_87
    SLICE_X139Y7         LUT2 (Prop_lut2_I0_O)        0.043    11.581 r  design_1_i/PSK_DM_0/inst/test_dmfm/testFM/genblk2[70].delay[70][3]_i_2/O
                         net (fo=1, routed)           0.000    11.581    design_1_i/PSK_DM_0/inst/test_dmfm/testFM/genblk2[70].delay[70][3]_i_2_n_0
    SLICE_X139Y7         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    11.774 r  design_1_i/PSK_DM_0/inst/test_dmfm/testFM/genblk2[70].delay_reg[70][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.774    design_1_i/PSK_DM_0/inst/test_dmfm/testFM/genblk2[70].delay_reg[70][3]_i_1_n_0
    SLICE_X139Y8         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.827 r  design_1_i/PSK_DM_0/inst/test_dmfm/testFM/genblk2[70].delay_reg[70][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.827    design_1_i/PSK_DM_0/inst/test_dmfm/testFM/genblk2[70].delay_reg[70][7]_i_1_n_0
    SLICE_X139Y9         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.880 r  design_1_i/PSK_DM_0/inst/test_dmfm/testFM/genblk2[70].delay_reg[70][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.880    design_1_i/PSK_DM_0/inst/test_dmfm/testFM/genblk2[70].delay_reg[70][11]_i_1_n_0
    SLICE_X139Y10        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    12.029 r  design_1_i/PSK_DM_0/inst/test_dmfm/testFM/genblk2[70].delay_reg[70][15]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.029    design_1_i/PSK_DM_0/inst/test_dmfm/testFM/genblk2[70].delay_reg[70][15]_i_1_n_4
    SLICE_X139Y10        FDRE                                         r  design_1_i/PSK_DM_0/inst/test_dmfm/testFM/genblk2[70].delay_reg[70][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       1.477    12.801    design_1_i/PSK_DM_0/inst/test_dmfm/testFM/sys_clk
    SLICE_X139Y10        FDRE                                         r  design_1_i/PSK_DM_0/inst/test_dmfm/testFM/genblk2[70].delay_reg[70][15]/C
                         clock pessimism              0.121    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X139Y10        FDRE (Setup_fdre_C_D)        0.049    12.817    design_1_i/PSK_DM_0/inst/test_dmfm/testFM/genblk2[70].delay_reg[70][15]
  -------------------------------------------------------------------
                         required time                         12.817    
                         arrival time                         -12.029    
  -------------------------------------------------------------------
                         slack                                  0.788    

Slack (MET) :             0.804ns  (required time - arrival time)
  Source:                 design_1_i/PSK_DM_0/inst/test_dmfm/mix_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PSK_DM_0/inst/test_dmfm/dm1/DS_fir1/p_1_out__4/A[24]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.653ns  (logic 3.639ns (42.053%)  route 5.014ns (57.947%))
  Logic Levels:           6  (CARRY4=4 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.570ns = ( 12.570 - 10.000 ) 
    Source Clock Delay      (SCD):    2.742ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       1.310     2.742    design_1_i/PSK_DM_0/inst/test_dmfm/sys_clk
    DSP48_X3Y54          DSP48E1                                      r  design_1_i/PSK_DM_0/inst/test_dmfm/mix_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y54          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      0.348     3.090 r  design_1_i/PSK_DM_0/inst/test_dmfm/mix_reg/P[16]
                         net (fo=126, routed)         3.300     6.390    design_1_i/PSK_DM_0/inst/test_dmfm/testFM/P[1]
    DSP48_X6Y29          DSP48E1 (Prop_dsp48e1_A[1]_P[15])
                                                      2.737     9.127 r  design_1_i/PSK_DM_0/inst/test_dmfm/testFM/p_0_out/P[15]
                         net (fo=3, routed)           0.644     9.771    design_1_i/PSK_DM_0/inst/test_dmfm/testFM/p_0_out_n_90
    SLICE_X152Y76        LUT2 (Prop_lut2_I0_O)        0.043     9.814 r  design_1_i/PSK_DM_0/inst/test_dmfm/testFM/genblk2[220].delay[220][3]_i_5/O
                         net (fo=1, routed)           0.000     9.814    design_1_i/PSK_DM_0/inst/test_dmfm/testFM/genblk2[220].delay[220][3]_i_5_n_0
    SLICE_X152Y76        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    10.060 r  design_1_i/PSK_DM_0/inst/test_dmfm/testFM/genblk2[220].delay_reg[220][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.060    design_1_i/PSK_DM_0/inst/test_dmfm/testFM/genblk2[220].delay_reg[220][3]_i_1_n_0
    SLICE_X152Y77        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.114 r  design_1_i/PSK_DM_0/inst/test_dmfm/testFM/genblk2[220].delay_reg[220][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.114    design_1_i/PSK_DM_0/inst/test_dmfm/testFM/genblk2[220].delay_reg[220][7]_i_1_n_0
    SLICE_X152Y78        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.168 r  design_1_i/PSK_DM_0/inst/test_dmfm/testFM/genblk2[220].delay_reg[220][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.168    design_1_i/PSK_DM_0/inst/test_dmfm/testFM/genblk2[220].delay_reg[220][11]_i_1_n_0
    SLICE_X152Y79        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.157    10.325 r  design_1_i/PSK_DM_0/inst/test_dmfm/testFM/genblk2[220].delay_reg[220][15]_i_1/O[3]
                         net (fo=141, routed)         1.070    11.395    design_1_i/PSK_DM_0/inst/test_dmfm/dm1/DS_fir1/p_1_in[15]
    DSP48_X6Y42          DSP48E1                                      r  design_1_i/PSK_DM_0/inst/test_dmfm/dm1/DS_fir1/p_1_out__4/A[24]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       1.246    12.570    design_1_i/PSK_DM_0/inst/test_dmfm/dm1/DS_fir1/sys_clk
    DSP48_X6Y42          DSP48E1                                      r  design_1_i/PSK_DM_0/inst/test_dmfm/dm1/DS_fir1/p_1_out__4/CLK
                         clock pessimism              0.121    12.691    
                         clock uncertainty           -0.154    12.537    
    DSP48_X6Y42          DSP48E1 (Setup_dsp48e1_CLK_A[24])
                                                     -0.338    12.199    design_1_i/PSK_DM_0/inst/test_dmfm/dm1/DS_fir1/p_1_out__4
  -------------------------------------------------------------------
                         required time                         12.199    
                         arrival time                         -11.395    
  -------------------------------------------------------------------
                         slack                                  0.804    

Slack (MET) :             0.804ns  (required time - arrival time)
  Source:                 design_1_i/PSK_DM_0/inst/test_dmfm/mix_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PSK_DM_0/inst/test_dmfm/dm1/DS_fir1/p_1_out__4/A[25]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.653ns  (logic 3.639ns (42.053%)  route 5.014ns (57.947%))
  Logic Levels:           6  (CARRY4=4 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.570ns = ( 12.570 - 10.000 ) 
    Source Clock Delay      (SCD):    2.742ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       1.310     2.742    design_1_i/PSK_DM_0/inst/test_dmfm/sys_clk
    DSP48_X3Y54          DSP48E1                                      r  design_1_i/PSK_DM_0/inst/test_dmfm/mix_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y54          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      0.348     3.090 r  design_1_i/PSK_DM_0/inst/test_dmfm/mix_reg/P[16]
                         net (fo=126, routed)         3.300     6.390    design_1_i/PSK_DM_0/inst/test_dmfm/testFM/P[1]
    DSP48_X6Y29          DSP48E1 (Prop_dsp48e1_A[1]_P[15])
                                                      2.737     9.127 r  design_1_i/PSK_DM_0/inst/test_dmfm/testFM/p_0_out/P[15]
                         net (fo=3, routed)           0.644     9.771    design_1_i/PSK_DM_0/inst/test_dmfm/testFM/p_0_out_n_90
    SLICE_X152Y76        LUT2 (Prop_lut2_I0_O)        0.043     9.814 r  design_1_i/PSK_DM_0/inst/test_dmfm/testFM/genblk2[220].delay[220][3]_i_5/O
                         net (fo=1, routed)           0.000     9.814    design_1_i/PSK_DM_0/inst/test_dmfm/testFM/genblk2[220].delay[220][3]_i_5_n_0
    SLICE_X152Y76        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    10.060 r  design_1_i/PSK_DM_0/inst/test_dmfm/testFM/genblk2[220].delay_reg[220][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.060    design_1_i/PSK_DM_0/inst/test_dmfm/testFM/genblk2[220].delay_reg[220][3]_i_1_n_0
    SLICE_X152Y77        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.114 r  design_1_i/PSK_DM_0/inst/test_dmfm/testFM/genblk2[220].delay_reg[220][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.114    design_1_i/PSK_DM_0/inst/test_dmfm/testFM/genblk2[220].delay_reg[220][7]_i_1_n_0
    SLICE_X152Y78        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.168 r  design_1_i/PSK_DM_0/inst/test_dmfm/testFM/genblk2[220].delay_reg[220][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.168    design_1_i/PSK_DM_0/inst/test_dmfm/testFM/genblk2[220].delay_reg[220][11]_i_1_n_0
    SLICE_X152Y79        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.157    10.325 r  design_1_i/PSK_DM_0/inst/test_dmfm/testFM/genblk2[220].delay_reg[220][15]_i_1/O[3]
                         net (fo=141, routed)         1.070    11.395    design_1_i/PSK_DM_0/inst/test_dmfm/dm1/DS_fir1/p_1_in[15]
    DSP48_X6Y42          DSP48E1                                      r  design_1_i/PSK_DM_0/inst/test_dmfm/dm1/DS_fir1/p_1_out__4/A[25]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       1.246    12.570    design_1_i/PSK_DM_0/inst/test_dmfm/dm1/DS_fir1/sys_clk
    DSP48_X6Y42          DSP48E1                                      r  design_1_i/PSK_DM_0/inst/test_dmfm/dm1/DS_fir1/p_1_out__4/CLK
                         clock pessimism              0.121    12.691    
                         clock uncertainty           -0.154    12.537    
    DSP48_X6Y42          DSP48E1 (Setup_dsp48e1_CLK_A[25])
                                                     -0.338    12.199    design_1_i/PSK_DM_0/inst/test_dmfm/dm1/DS_fir1/p_1_out__4
  -------------------------------------------------------------------
                         required time                         12.199    
                         arrival time                         -11.395    
  -------------------------------------------------------------------
                         slack                                  0.804    

Slack (MET) :             0.804ns  (required time - arrival time)
  Source:                 design_1_i/PSK_DM_0/inst/test_dmfm/mix_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PSK_DM_0/inst/test_dmfm/dm1/DS_fir1/p_1_out__4/A[26]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.653ns  (logic 3.639ns (42.053%)  route 5.014ns (57.947%))
  Logic Levels:           6  (CARRY4=4 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.570ns = ( 12.570 - 10.000 ) 
    Source Clock Delay      (SCD):    2.742ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       1.310     2.742    design_1_i/PSK_DM_0/inst/test_dmfm/sys_clk
    DSP48_X3Y54          DSP48E1                                      r  design_1_i/PSK_DM_0/inst/test_dmfm/mix_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y54          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      0.348     3.090 r  design_1_i/PSK_DM_0/inst/test_dmfm/mix_reg/P[16]
                         net (fo=126, routed)         3.300     6.390    design_1_i/PSK_DM_0/inst/test_dmfm/testFM/P[1]
    DSP48_X6Y29          DSP48E1 (Prop_dsp48e1_A[1]_P[15])
                                                      2.737     9.127 r  design_1_i/PSK_DM_0/inst/test_dmfm/testFM/p_0_out/P[15]
                         net (fo=3, routed)           0.644     9.771    design_1_i/PSK_DM_0/inst/test_dmfm/testFM/p_0_out_n_90
    SLICE_X152Y76        LUT2 (Prop_lut2_I0_O)        0.043     9.814 r  design_1_i/PSK_DM_0/inst/test_dmfm/testFM/genblk2[220].delay[220][3]_i_5/O
                         net (fo=1, routed)           0.000     9.814    design_1_i/PSK_DM_0/inst/test_dmfm/testFM/genblk2[220].delay[220][3]_i_5_n_0
    SLICE_X152Y76        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    10.060 r  design_1_i/PSK_DM_0/inst/test_dmfm/testFM/genblk2[220].delay_reg[220][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.060    design_1_i/PSK_DM_0/inst/test_dmfm/testFM/genblk2[220].delay_reg[220][3]_i_1_n_0
    SLICE_X152Y77        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.114 r  design_1_i/PSK_DM_0/inst/test_dmfm/testFM/genblk2[220].delay_reg[220][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.114    design_1_i/PSK_DM_0/inst/test_dmfm/testFM/genblk2[220].delay_reg[220][7]_i_1_n_0
    SLICE_X152Y78        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.168 r  design_1_i/PSK_DM_0/inst/test_dmfm/testFM/genblk2[220].delay_reg[220][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.168    design_1_i/PSK_DM_0/inst/test_dmfm/testFM/genblk2[220].delay_reg[220][11]_i_1_n_0
    SLICE_X152Y79        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.157    10.325 r  design_1_i/PSK_DM_0/inst/test_dmfm/testFM/genblk2[220].delay_reg[220][15]_i_1/O[3]
                         net (fo=141, routed)         1.070    11.395    design_1_i/PSK_DM_0/inst/test_dmfm/dm1/DS_fir1/p_1_in[15]
    DSP48_X6Y42          DSP48E1                                      r  design_1_i/PSK_DM_0/inst/test_dmfm/dm1/DS_fir1/p_1_out__4/A[26]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       1.246    12.570    design_1_i/PSK_DM_0/inst/test_dmfm/dm1/DS_fir1/sys_clk
    DSP48_X6Y42          DSP48E1                                      r  design_1_i/PSK_DM_0/inst/test_dmfm/dm1/DS_fir1/p_1_out__4/CLK
                         clock pessimism              0.121    12.691    
                         clock uncertainty           -0.154    12.537    
    DSP48_X6Y42          DSP48E1 (Setup_dsp48e1_CLK_A[26])
                                                     -0.338    12.199    design_1_i/PSK_DM_0/inst/test_dmfm/dm1/DS_fir1/p_1_out__4
  -------------------------------------------------------------------
                         required time                         12.199    
                         arrival time                         -11.395    
  -------------------------------------------------------------------
                         slack                                  0.804    

Slack (MET) :             0.804ns  (required time - arrival time)
  Source:                 design_1_i/PSK_DM_0/inst/test_dmfm/mix_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PSK_DM_0/inst/test_dmfm/dm1/DS_fir1/p_1_out__4/A[27]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.653ns  (logic 3.639ns (42.053%)  route 5.014ns (57.947%))
  Logic Levels:           6  (CARRY4=4 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.570ns = ( 12.570 - 10.000 ) 
    Source Clock Delay      (SCD):    2.742ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       1.310     2.742    design_1_i/PSK_DM_0/inst/test_dmfm/sys_clk
    DSP48_X3Y54          DSP48E1                                      r  design_1_i/PSK_DM_0/inst/test_dmfm/mix_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y54          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      0.348     3.090 r  design_1_i/PSK_DM_0/inst/test_dmfm/mix_reg/P[16]
                         net (fo=126, routed)         3.300     6.390    design_1_i/PSK_DM_0/inst/test_dmfm/testFM/P[1]
    DSP48_X6Y29          DSP48E1 (Prop_dsp48e1_A[1]_P[15])
                                                      2.737     9.127 r  design_1_i/PSK_DM_0/inst/test_dmfm/testFM/p_0_out/P[15]
                         net (fo=3, routed)           0.644     9.771    design_1_i/PSK_DM_0/inst/test_dmfm/testFM/p_0_out_n_90
    SLICE_X152Y76        LUT2 (Prop_lut2_I0_O)        0.043     9.814 r  design_1_i/PSK_DM_0/inst/test_dmfm/testFM/genblk2[220].delay[220][3]_i_5/O
                         net (fo=1, routed)           0.000     9.814    design_1_i/PSK_DM_0/inst/test_dmfm/testFM/genblk2[220].delay[220][3]_i_5_n_0
    SLICE_X152Y76        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    10.060 r  design_1_i/PSK_DM_0/inst/test_dmfm/testFM/genblk2[220].delay_reg[220][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.060    design_1_i/PSK_DM_0/inst/test_dmfm/testFM/genblk2[220].delay_reg[220][3]_i_1_n_0
    SLICE_X152Y77        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.114 r  design_1_i/PSK_DM_0/inst/test_dmfm/testFM/genblk2[220].delay_reg[220][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.114    design_1_i/PSK_DM_0/inst/test_dmfm/testFM/genblk2[220].delay_reg[220][7]_i_1_n_0
    SLICE_X152Y78        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.168 r  design_1_i/PSK_DM_0/inst/test_dmfm/testFM/genblk2[220].delay_reg[220][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.168    design_1_i/PSK_DM_0/inst/test_dmfm/testFM/genblk2[220].delay_reg[220][11]_i_1_n_0
    SLICE_X152Y79        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.157    10.325 r  design_1_i/PSK_DM_0/inst/test_dmfm/testFM/genblk2[220].delay_reg[220][15]_i_1/O[3]
                         net (fo=141, routed)         1.070    11.395    design_1_i/PSK_DM_0/inst/test_dmfm/dm1/DS_fir1/p_1_in[15]
    DSP48_X6Y42          DSP48E1                                      r  design_1_i/PSK_DM_0/inst/test_dmfm/dm1/DS_fir1/p_1_out__4/A[27]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       1.246    12.570    design_1_i/PSK_DM_0/inst/test_dmfm/dm1/DS_fir1/sys_clk
    DSP48_X6Y42          DSP48E1                                      r  design_1_i/PSK_DM_0/inst/test_dmfm/dm1/DS_fir1/p_1_out__4/CLK
                         clock pessimism              0.121    12.691    
                         clock uncertainty           -0.154    12.537    
    DSP48_X6Y42          DSP48E1 (Setup_dsp48e1_CLK_A[27])
                                                     -0.338    12.199    design_1_i/PSK_DM_0/inst/test_dmfm/dm1/DS_fir1/p_1_out__4
  -------------------------------------------------------------------
                         required time                         12.199    
                         arrival time                         -11.395    
  -------------------------------------------------------------------
                         slack                                  0.804    

Slack (MET) :             0.812ns  (required time - arrival time)
  Source:                 design_1_i/PSK_DM_0/inst/test_dmfm/mix_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PSK_DM_0/inst/test_dmfm/dm1/DS_fir1/p_1_out__2/A[26]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.596ns  (logic 3.639ns (42.333%)  route 4.957ns (57.667%))
  Logic Levels:           6  (CARRY4=4 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.521ns = ( 12.521 - 10.000 ) 
    Source Clock Delay      (SCD):    2.742ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       1.310     2.742    design_1_i/PSK_DM_0/inst/test_dmfm/sys_clk
    DSP48_X3Y54          DSP48E1                                      r  design_1_i/PSK_DM_0/inst/test_dmfm/mix_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y54          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      0.348     3.090 r  design_1_i/PSK_DM_0/inst/test_dmfm/mix_reg/P[16]
                         net (fo=126, routed)         3.300     6.390    design_1_i/PSK_DM_0/inst/test_dmfm/testFM/P[1]
    DSP48_X6Y29          DSP48E1 (Prop_dsp48e1_A[1]_P[15])
                                                      2.737     9.127 r  design_1_i/PSK_DM_0/inst/test_dmfm/testFM/p_0_out/P[15]
                         net (fo=3, routed)           0.644     9.771    design_1_i/PSK_DM_0/inst/test_dmfm/testFM/p_0_out_n_90
    SLICE_X152Y76        LUT2 (Prop_lut2_I0_O)        0.043     9.814 r  design_1_i/PSK_DM_0/inst/test_dmfm/testFM/genblk2[220].delay[220][3]_i_5/O
                         net (fo=1, routed)           0.000     9.814    design_1_i/PSK_DM_0/inst/test_dmfm/testFM/genblk2[220].delay[220][3]_i_5_n_0
    SLICE_X152Y76        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    10.060 r  design_1_i/PSK_DM_0/inst/test_dmfm/testFM/genblk2[220].delay_reg[220][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.060    design_1_i/PSK_DM_0/inst/test_dmfm/testFM/genblk2[220].delay_reg[220][3]_i_1_n_0
    SLICE_X152Y77        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.114 r  design_1_i/PSK_DM_0/inst/test_dmfm/testFM/genblk2[220].delay_reg[220][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.114    design_1_i/PSK_DM_0/inst/test_dmfm/testFM/genblk2[220].delay_reg[220][7]_i_1_n_0
    SLICE_X152Y78        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.168 r  design_1_i/PSK_DM_0/inst/test_dmfm/testFM/genblk2[220].delay_reg[220][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.168    design_1_i/PSK_DM_0/inst/test_dmfm/testFM/genblk2[220].delay_reg[220][11]_i_1_n_0
    SLICE_X152Y79        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.157    10.325 r  design_1_i/PSK_DM_0/inst/test_dmfm/testFM/genblk2[220].delay_reg[220][15]_i_1/O[3]
                         net (fo=141, routed)         1.013    11.338    design_1_i/PSK_DM_0/inst/test_dmfm/dm1/DS_fir1/p_1_in[15]
    DSP48_X5Y41          DSP48E1                                      r  design_1_i/PSK_DM_0/inst/test_dmfm/dm1/DS_fir1/p_1_out__2/A[26]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       1.197    12.521    design_1_i/PSK_DM_0/inst/test_dmfm/dm1/DS_fir1/sys_clk
    DSP48_X5Y41          DSP48E1                                      r  design_1_i/PSK_DM_0/inst/test_dmfm/dm1/DS_fir1/p_1_out__2/CLK
                         clock pessimism              0.121    12.642    
                         clock uncertainty           -0.154    12.488    
    DSP48_X5Y41          DSP48E1 (Setup_dsp48e1_CLK_A[26])
                                                     -0.338    12.150    design_1_i/PSK_DM_0/inst/test_dmfm/dm1/DS_fir1/p_1_out__2
  -------------------------------------------------------------------
                         required time                         12.150    
                         arrival time                         -11.338    
  -------------------------------------------------------------------
                         slack                                  0.812    

Slack (MET) :             0.812ns  (required time - arrival time)
  Source:                 design_1_i/PSK_DM_0/inst/test_dmfm/mix_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PSK_DM_0/inst/test_dmfm/dm1/DS_fir1/p_1_out__2/A[27]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.596ns  (logic 3.639ns (42.333%)  route 4.957ns (57.667%))
  Logic Levels:           6  (CARRY4=4 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.521ns = ( 12.521 - 10.000 ) 
    Source Clock Delay      (SCD):    2.742ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       1.310     2.742    design_1_i/PSK_DM_0/inst/test_dmfm/sys_clk
    DSP48_X3Y54          DSP48E1                                      r  design_1_i/PSK_DM_0/inst/test_dmfm/mix_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y54          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      0.348     3.090 r  design_1_i/PSK_DM_0/inst/test_dmfm/mix_reg/P[16]
                         net (fo=126, routed)         3.300     6.390    design_1_i/PSK_DM_0/inst/test_dmfm/testFM/P[1]
    DSP48_X6Y29          DSP48E1 (Prop_dsp48e1_A[1]_P[15])
                                                      2.737     9.127 r  design_1_i/PSK_DM_0/inst/test_dmfm/testFM/p_0_out/P[15]
                         net (fo=3, routed)           0.644     9.771    design_1_i/PSK_DM_0/inst/test_dmfm/testFM/p_0_out_n_90
    SLICE_X152Y76        LUT2 (Prop_lut2_I0_O)        0.043     9.814 r  design_1_i/PSK_DM_0/inst/test_dmfm/testFM/genblk2[220].delay[220][3]_i_5/O
                         net (fo=1, routed)           0.000     9.814    design_1_i/PSK_DM_0/inst/test_dmfm/testFM/genblk2[220].delay[220][3]_i_5_n_0
    SLICE_X152Y76        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    10.060 r  design_1_i/PSK_DM_0/inst/test_dmfm/testFM/genblk2[220].delay_reg[220][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.060    design_1_i/PSK_DM_0/inst/test_dmfm/testFM/genblk2[220].delay_reg[220][3]_i_1_n_0
    SLICE_X152Y77        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.114 r  design_1_i/PSK_DM_0/inst/test_dmfm/testFM/genblk2[220].delay_reg[220][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.114    design_1_i/PSK_DM_0/inst/test_dmfm/testFM/genblk2[220].delay_reg[220][7]_i_1_n_0
    SLICE_X152Y78        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.168 r  design_1_i/PSK_DM_0/inst/test_dmfm/testFM/genblk2[220].delay_reg[220][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.168    design_1_i/PSK_DM_0/inst/test_dmfm/testFM/genblk2[220].delay_reg[220][11]_i_1_n_0
    SLICE_X152Y79        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.157    10.325 r  design_1_i/PSK_DM_0/inst/test_dmfm/testFM/genblk2[220].delay_reg[220][15]_i_1/O[3]
                         net (fo=141, routed)         1.013    11.338    design_1_i/PSK_DM_0/inst/test_dmfm/dm1/DS_fir1/p_1_in[15]
    DSP48_X5Y41          DSP48E1                                      r  design_1_i/PSK_DM_0/inst/test_dmfm/dm1/DS_fir1/p_1_out__2/A[27]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       1.197    12.521    design_1_i/PSK_DM_0/inst/test_dmfm/dm1/DS_fir1/sys_clk
    DSP48_X5Y41          DSP48E1                                      r  design_1_i/PSK_DM_0/inst/test_dmfm/dm1/DS_fir1/p_1_out__2/CLK
                         clock pessimism              0.121    12.642    
                         clock uncertainty           -0.154    12.488    
    DSP48_X5Y41          DSP48E1 (Setup_dsp48e1_CLK_A[27])
                                                     -0.338    12.150    design_1_i/PSK_DM_0/inst/test_dmfm/dm1/DS_fir1/p_1_out__2
  -------------------------------------------------------------------
                         required time                         12.150    
                         arrival time                         -11.338    
  -------------------------------------------------------------------
                         slack                                  0.812    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 design_1_i/AM_DM_0/inst/AMDM1/DS_fir1/genblk2[38].delay_reg[38][17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AM_DM_0/inst/AMDM1/DS_fir1/genblk2[39].delay_reg[39][20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.248ns (77.414%)  route 0.072ns (22.586%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.594ns
    Source Clock Delay      (SCD):    1.358ns
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       0.607     1.358    design_1_i/AM_DM_0/inst/AMDM1/DS_fir1/sys_clk
    SLICE_X13Y149        FDRE                                         r  design_1_i/AM_DM_0/inst/AMDM1/DS_fir1/genblk2[38].delay_reg[38][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y149        FDRE (Prop_fdre_C_Q)         0.100     1.458 r  design_1_i/AM_DM_0/inst/AMDM1/DS_fir1/genblk2[38].delay_reg[38][17]/Q
                         net (fo=3, routed)           0.072     1.530    design_1_i/AM_DM_0/inst/AMDM1/DS_fir1/genblk2[38].delay_reg[38]_38[17]
    SLICE_X12Y149        LUT2 (Prop_lut2_I0_O)        0.028     1.558 r  design_1_i/AM_DM_0/inst/AMDM1/DS_fir1/i___9/O
                         net (fo=1, routed)           0.000     1.558    design_1_i/AM_DM_0/inst/AMDM1/DS_fir1/i___9_n_0
    SLICE_X12Y149        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.079     1.637 r  design_1_i/AM_DM_0/inst/AMDM1/DS_fir1/genblk2[39].delay_reg[39][19]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.637    design_1_i/AM_DM_0/inst/AMDM1/DS_fir1/genblk2[39].delay_reg[39][19]_i_1_n_0
    SLICE_X12Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     1.678 r  design_1_i/AM_DM_0/inst/AMDM1/DS_fir1/genblk2[39].delay_reg[39][23]_i_1/O[0]
                         net (fo=21, routed)          0.000     1.678    design_1_i/AM_DM_0/inst/AMDM1/DS_fir1/p_1_in[20]
    SLICE_X12Y150        FDRE                                         r  design_1_i/AM_DM_0/inst/AMDM1/DS_fir1/genblk2[39].delay_reg[39][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       0.795     1.594    design_1_i/AM_DM_0/inst/AMDM1/DS_fir1/sys_clk
    SLICE_X12Y150        FDRE                                         r  design_1_i/AM_DM_0/inst/AMDM1/DS_fir1/genblk2[39].delay_reg[39][20]/C
                         clock pessimism             -0.048     1.546    
    SLICE_X12Y150        FDRE (Hold_fdre_C_D)         0.090     1.636    design_1_i/AM_DM_0/inst/AMDM1/DS_fir1/genblk2[39].delay_reg[39][20]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.678    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 design_1_i/FM_DM_0/inst/test_dmfm/dm1/DS_fir5/genblk2[25].delay_reg[25][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/FM_DM_0/inst/test_dmfm/dm1/DS_fir5/genblk2[26].delay_reg[26][20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.354ns (81.151%)  route 0.082ns (18.849%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.665ns
    Source Clock Delay      (SCD):    1.310ns
    Clock Pessimism Removal (CPR):    0.056ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       0.559     1.310    design_1_i/FM_DM_0/inst/test_dmfm/dm1/DS_fir5/sys_clk
    SLICE_X141Y195       FDRE                                         r  design_1_i/FM_DM_0/inst/test_dmfm/dm1/DS_fir5/genblk2[25].delay_reg[25][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y195       FDRE (Prop_fdre_C_Q)         0.100     1.410 r  design_1_i/FM_DM_0/inst/test_dmfm/dm1/DS_fir5/genblk2[25].delay_reg[25][3]/Q
                         net (fo=1, routed)           0.082     1.492    design_1_i/FM_DM_0/inst/test_dmfm/dm1/DS_fir5/genblk2[25].delay_reg[25]_182[3]
    SLICE_X140Y195       LUT2 (Prop_lut2_I1_O)        0.028     1.520 r  design_1_i/FM_DM_0/inst/test_dmfm/dm1/DS_fir5/genblk2[26].delay[26][3]_i_2__3/O
                         net (fo=1, routed)           0.000     1.520    design_1_i/FM_DM_0/inst/test_dmfm/dm1/DS_fir5/genblk2[26].delay[26][3]_i_2__3_n_0
    SLICE_X140Y195       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.077     1.597 r  design_1_i/FM_DM_0/inst/test_dmfm/dm1/DS_fir5/genblk2[26].delay_reg[26][3]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     1.597    design_1_i/FM_DM_0/inst/test_dmfm/dm1/DS_fir5/genblk2[26].delay_reg[26][3]_i_1__3_n_0
    SLICE_X140Y196       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     1.624 r  design_1_i/FM_DM_0/inst/test_dmfm/dm1/DS_fir5/genblk2[26].delay_reg[26][7]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     1.624    design_1_i/FM_DM_0/inst/test_dmfm/dm1/DS_fir5/genblk2[26].delay_reg[26][7]_i_1__3_n_0
    SLICE_X140Y197       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     1.651 r  design_1_i/FM_DM_0/inst/test_dmfm/dm1/DS_fir5/genblk2[26].delay_reg[26][11]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     1.651    design_1_i/FM_DM_0/inst/test_dmfm/dm1/DS_fir5/genblk2[26].delay_reg[26][11]_i_1__3_n_0
    SLICE_X140Y198       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     1.678 r  design_1_i/FM_DM_0/inst/test_dmfm/dm1/DS_fir5/genblk2[26].delay_reg[26][15]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     1.678    design_1_i/FM_DM_0/inst/test_dmfm/dm1/DS_fir5/genblk2[26].delay_reg[26][15]_i_1__3_n_0
    SLICE_X140Y199       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     1.705 r  design_1_i/FM_DM_0/inst/test_dmfm/dm1/DS_fir5/genblk2[26].delay_reg[26][19]_i_1__3/CO[3]
                         net (fo=1, routed)           0.001     1.705    design_1_i/FM_DM_0/inst/test_dmfm/dm1/DS_fir5/genblk2[26].delay_reg[26][19]_i_1__3_n_0
    SLICE_X140Y200       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     1.746 r  design_1_i/FM_DM_0/inst/test_dmfm/dm1/DS_fir5/genblk2[26].delay_reg[26][23]_i_1__3/O[0]
                         net (fo=1, routed)           0.000     1.746    design_1_i/FM_DM_0/inst/test_dmfm/dm1/DS_fir5/genblk2[26].delay_reg[26][23]_i_1__3_n_7
    SLICE_X140Y200       FDRE                                         r  design_1_i/FM_DM_0/inst/test_dmfm/dm1/DS_fir5/genblk2[26].delay_reg[26][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       0.866     1.665    design_1_i/FM_DM_0/inst/test_dmfm/dm1/DS_fir5/sys_clk
    SLICE_X140Y200       FDRE                                         r  design_1_i/FM_DM_0/inst/test_dmfm/dm1/DS_fir5/genblk2[26].delay_reg[26][20]/C
                         clock pessimism             -0.056     1.609    
    SLICE_X140Y200       FDRE (Hold_fdre_C_D)         0.092     1.701    design_1_i/FM_DM_0/inst/test_dmfm/dm1/DS_fir5/genblk2[26].delay_reg[26][20]
  -------------------------------------------------------------------
                         required time                         -1.701    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 design_1_i/AM_DM_0/inst/AVR_AMBASE/add_buf1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AM_DM_0/inst/AVR_AMBASE/add_buf1_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.262ns (63.156%)  route 0.153ns (36.844%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.645ns
    Source Clock Delay      (SCD):    1.291ns
    Clock Pessimism Removal (CPR):    0.056ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       0.540     1.291    design_1_i/AM_DM_0/inst/AVR_AMBASE/sys_clk
    SLICE_X64Y199        FDRE                                         r  design_1_i/AM_DM_0/inst/AVR_AMBASE/add_buf1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y199        FDRE (Prop_fdre_C_Q)         0.100     1.391 r  design_1_i/AM_DM_0/inst/AVR_AMBASE/add_buf1_reg[16]/Q
                         net (fo=4, routed)           0.152     1.543    design_1_i/AM_DM_0/inst/AVR_AMBASE/p_1_in[4]
    SLICE_X64Y199        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.121     1.664 r  design_1_i/AM_DM_0/inst/AVR_AMBASE/add_buf1_reg[19]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.665    design_1_i/AM_DM_0/inst/AVR_AMBASE/add_buf1_reg[19]_i_1__0_n_0
    SLICE_X64Y200        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     1.706 r  design_1_i/AM_DM_0/inst/AVR_AMBASE/add_buf1_reg[23]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.706    design_1_i/AM_DM_0/inst/AVR_AMBASE/add_buf1_reg[23]_i_1__0_n_7
    SLICE_X64Y200        FDRE                                         r  design_1_i/AM_DM_0/inst/AVR_AMBASE/add_buf1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       0.846     1.645    design_1_i/AM_DM_0/inst/AVR_AMBASE/sys_clk
    SLICE_X64Y200        FDRE                                         r  design_1_i/AM_DM_0/inst/AVR_AMBASE/add_buf1_reg[20]/C
                         clock pessimism             -0.056     1.589    
    SLICE_X64Y200        FDRE (Hold_fdre_C_D)         0.071     1.660    design_1_i/AM_DM_0/inst/AVR_AMBASE/add_buf1_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           1.706    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 design_1_i/AM_DM_0/inst/AM_FIR_LP/genblk2[53].delay_reg[53][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AM_DM_0/inst/AM_FIR_LP/genblk2[54].delay_reg[54][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.246ns (74.949%)  route 0.082ns (25.051%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.596ns
    Source Clock Delay      (SCD):    1.359ns
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       0.608     1.359    design_1_i/AM_DM_0/inst/AM_FIR_LP/sys_clk
    SLICE_X155Y149       FDRE                                         r  design_1_i/AM_DM_0/inst/AM_FIR_LP/genblk2[53].delay_reg[53][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y149       FDRE (Prop_fdre_C_Q)         0.100     1.459 r  design_1_i/AM_DM_0/inst/AM_FIR_LP/genblk2[53].delay_reg[53][7]/Q
                         net (fo=1, routed)           0.082     1.541    design_1_i/AM_DM_0/inst/AM_FIR_LP/genblk2[53].delay_reg[53]_282[7]
    SLICE_X154Y149       LUT2 (Prop_lut2_I1_O)        0.028     1.569 r  design_1_i/AM_DM_0/inst/AM_FIR_LP/i__carry__0_i_1__69/O
                         net (fo=1, routed)           0.000     1.569    design_1_i/AM_DM_0/inst/AM_FIR_LP/i__carry__0_i_1__69_n_0
    SLICE_X154Y149       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.077     1.646 r  design_1_i/AM_DM_0/inst/AM_FIR_LP/p_0_out_inferred__53/i__carry__0/CO[3]
                         net (fo=1, routed)           0.001     1.646    design_1_i/AM_DM_0/inst/AM_FIR_LP/p_0_out_inferred__53/i__carry__0_n_0
    SLICE_X154Y150       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     1.687 r  design_1_i/AM_DM_0/inst/AM_FIR_LP/p_0_out_inferred__53/i__carry__1/O[0]
                         net (fo=1, routed)           0.000     1.687    design_1_i/AM_DM_0/inst/AM_FIR_LP/p_0_out_inferred__53/i__carry__1_n_7
    SLICE_X154Y150       FDRE                                         r  design_1_i/AM_DM_0/inst/AM_FIR_LP/genblk2[54].delay_reg[54][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       0.797     1.596    design_1_i/AM_DM_0/inst/AM_FIR_LP/sys_clk
    SLICE_X154Y150       FDRE                                         r  design_1_i/AM_DM_0/inst/AM_FIR_LP/genblk2[54].delay_reg[54][8]/C
                         clock pessimism             -0.048     1.548    
    SLICE_X154Y150       FDRE (Hold_fdre_C_D)         0.092     1.640    design_1_i/AM_DM_0/inst/AM_FIR_LP/genblk2[54].delay_reg[54][8]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.687    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 design_1_i/PSK_DM_0/inst/test_dmfm/dm1/DS_fir6/genblk2[31].delay_reg[31][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PSK_DM_0/inst/test_dmfm/dm1/DS_fir6/genblk2[32].delay_reg[32][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.246ns (74.949%)  route 0.082ns (25.051%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.556ns
    Source Clock Delay      (SCD):    1.320ns
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       0.569     1.320    design_1_i/PSK_DM_0/inst/test_dmfm/dm1/DS_fir6/sys_clk
    SLICE_X39Y149        FDRE                                         r  design_1_i/PSK_DM_0/inst/test_dmfm/dm1/DS_fir6/genblk2[31].delay_reg[31][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y149        FDRE (Prop_fdre_C_Q)         0.100     1.420 r  design_1_i/PSK_DM_0/inst/test_dmfm/dm1/DS_fir6/genblk2[31].delay_reg[31][3]/Q
                         net (fo=1, routed)           0.082     1.502    design_1_i/PSK_DM_0/inst/test_dmfm/dm1/DS_fir6/genblk2[31].delay_reg[31]_227[3]
    SLICE_X38Y149        LUT2 (Prop_lut2_I1_O)        0.028     1.530 r  design_1_i/PSK_DM_0/inst/test_dmfm/dm1/DS_fir6/genblk2[32].delay[32][3]_i_2__5/O
                         net (fo=1, routed)           0.000     1.530    design_1_i/PSK_DM_0/inst/test_dmfm/dm1/DS_fir6/genblk2[32].delay[32][3]_i_2__5_n_0
    SLICE_X38Y149        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.077     1.607 r  design_1_i/PSK_DM_0/inst/test_dmfm/dm1/DS_fir6/genblk2[32].delay_reg[32][3]_i_1__5/CO[3]
                         net (fo=1, routed)           0.001     1.607    design_1_i/PSK_DM_0/inst/test_dmfm/dm1/DS_fir6/genblk2[32].delay_reg[32][3]_i_1__5_n_0
    SLICE_X38Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     1.648 r  design_1_i/PSK_DM_0/inst/test_dmfm/dm1/DS_fir6/genblk2[32].delay_reg[32][7]_i_1__5/O[0]
                         net (fo=1, routed)           0.000     1.648    design_1_i/PSK_DM_0/inst/test_dmfm/dm1/DS_fir6/genblk2[32].delay_reg[32][7]_i_1__5_n_7
    SLICE_X38Y150        FDRE                                         r  design_1_i/PSK_DM_0/inst/test_dmfm/dm1/DS_fir6/genblk2[32].delay_reg[32][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       0.757     1.556    design_1_i/PSK_DM_0/inst/test_dmfm/dm1/DS_fir6/sys_clk
    SLICE_X38Y150        FDRE                                         r  design_1_i/PSK_DM_0/inst/test_dmfm/dm1/DS_fir6/genblk2[32].delay_reg[32][4]/C
                         clock pessimism             -0.048     1.508    
    SLICE_X38Y150        FDRE (Hold_fdre_C_D)         0.092     1.600    design_1_i/PSK_DM_0/inst/test_dmfm/dm1/DS_fir6/genblk2[32].delay_reg[32][4]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.648    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 design_1_i/PSK_DM_0/inst/test_dmfm/testFM/genblk2[14].delay_reg[14][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PSK_DM_0/inst/test_dmfm/testFM/genblk2[15].delay_reg[15][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.179ns (46.215%)  route 0.208ns (53.785%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.719ns
    Source Clock Delay      (SCD):    1.378ns
    Clock Pessimism Removal (CPR):    0.076ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       0.627     1.378    design_1_i/PSK_DM_0/inst/test_dmfm/testFM/sys_clk
    SLICE_X128Y51        FDRE                                         r  design_1_i/PSK_DM_0/inst/test_dmfm/testFM/genblk2[14].delay_reg[14][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y51        FDRE (Prop_fdre_C_Q)         0.100     1.478 r  design_1_i/PSK_DM_0/inst/test_dmfm/testFM/genblk2[14].delay_reg[14][10]/Q
                         net (fo=3, routed)           0.208     1.686    design_1_i/PSK_DM_0/inst/test_dmfm/testFM/genblk2[14].delay_reg[14]_250[10]
    SLICE_X129Y49        LUT2 (Prop_lut2_I1_O)        0.028     1.714 r  design_1_i/PSK_DM_0/inst/test_dmfm/testFM/i___355/O
                         net (fo=1, routed)           0.000     1.714    design_1_i/PSK_DM_0/inst/test_dmfm/testFM/i___355_n_0
    SLICE_X129Y49        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.051     1.765 r  design_1_i/PSK_DM_0/inst/test_dmfm/testFM/genblk2[15].delay_reg[15][11]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.765    design_1_i/PSK_DM_0/inst/test_dmfm/testFM/genblk2[15].delay_reg[15][11]_i_1_n_5
    SLICE_X129Y49        FDRE                                         r  design_1_i/PSK_DM_0/inst/test_dmfm/testFM/genblk2[15].delay_reg[15][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       0.920     1.719    design_1_i/PSK_DM_0/inst/test_dmfm/testFM/sys_clk
    SLICE_X129Y49        FDRE                                         r  design_1_i/PSK_DM_0/inst/test_dmfm/testFM/genblk2[15].delay_reg[15][10]/C
                         clock pessimism             -0.076     1.643    
    SLICE_X129Y49        FDRE (Hold_fdre_C_D)         0.071     1.714    design_1_i/PSK_DM_0/inst/test_dmfm/testFM/genblk2[15].delay_reg[15][10]
  -------------------------------------------------------------------
                         required time                         -1.714    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 design_1_i/AM_DM_0/inst/AMDM1/DS_fir1/genblk2[38].delay_reg[38][17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AM_DM_0/inst/AMDM1/DS_fir1/genblk2[39].delay_reg[39][22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.260ns (78.230%)  route 0.072ns (21.770%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.594ns
    Source Clock Delay      (SCD):    1.358ns
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       0.607     1.358    design_1_i/AM_DM_0/inst/AMDM1/DS_fir1/sys_clk
    SLICE_X13Y149        FDRE                                         r  design_1_i/AM_DM_0/inst/AMDM1/DS_fir1/genblk2[38].delay_reg[38][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y149        FDRE (Prop_fdre_C_Q)         0.100     1.458 r  design_1_i/AM_DM_0/inst/AMDM1/DS_fir1/genblk2[38].delay_reg[38][17]/Q
                         net (fo=3, routed)           0.072     1.530    design_1_i/AM_DM_0/inst/AMDM1/DS_fir1/genblk2[38].delay_reg[38]_38[17]
    SLICE_X12Y149        LUT2 (Prop_lut2_I0_O)        0.028     1.558 r  design_1_i/AM_DM_0/inst/AMDM1/DS_fir1/i___9/O
                         net (fo=1, routed)           0.000     1.558    design_1_i/AM_DM_0/inst/AMDM1/DS_fir1/i___9_n_0
    SLICE_X12Y149        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.079     1.637 r  design_1_i/AM_DM_0/inst/AMDM1/DS_fir1/genblk2[39].delay_reg[39][19]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.637    design_1_i/AM_DM_0/inst/AMDM1/DS_fir1/genblk2[39].delay_reg[39][19]_i_1_n_0
    SLICE_X12Y150        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.053     1.690 r  design_1_i/AM_DM_0/inst/AMDM1/DS_fir1/genblk2[39].delay_reg[39][23]_i_1/O[2]
                         net (fo=21, routed)          0.000     1.690    design_1_i/AM_DM_0/inst/AMDM1/DS_fir1/p_1_in[22]
    SLICE_X12Y150        FDRE                                         r  design_1_i/AM_DM_0/inst/AMDM1/DS_fir1/genblk2[39].delay_reg[39][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       0.795     1.594    design_1_i/AM_DM_0/inst/AMDM1/DS_fir1/sys_clk
    SLICE_X12Y150        FDRE                                         r  design_1_i/AM_DM_0/inst/AMDM1/DS_fir1/genblk2[39].delay_reg[39][22]/C
                         clock pessimism             -0.048     1.546    
    SLICE_X12Y150        FDRE (Hold_fdre_C_D)         0.090     1.636    design_1_i/AM_DM_0/inst/AMDM1/DS_fir1/genblk2[39].delay_reg[39][22]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.690    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.100ns (50.547%)  route 0.098ns (49.453%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.642ns
    Source Clock Delay      (SCD):    1.369ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       0.618     1.369    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X64Y240        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y240        FDRE (Prop_fdre_C_Q)         0.100     1.469 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[4]/Q
                         net (fo=1, routed)           0.098     1.567    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIC0
    SLICE_X66Y239        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       0.843     1.642    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X66Y239        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.260     1.382    
    SLICE_X66Y239        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129     1.511    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.511    
                         arrival time                           1.567    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 design_1_i/AM_DM_0/inst/AVR_AMBASE/add_buf1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AM_DM_0/inst/AVR_AMBASE/add_buf1_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.273ns (64.108%)  route 0.153ns (35.892%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.645ns
    Source Clock Delay      (SCD):    1.291ns
    Clock Pessimism Removal (CPR):    0.056ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       0.540     1.291    design_1_i/AM_DM_0/inst/AVR_AMBASE/sys_clk
    SLICE_X64Y199        FDRE                                         r  design_1_i/AM_DM_0/inst/AVR_AMBASE/add_buf1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y199        FDRE (Prop_fdre_C_Q)         0.100     1.391 r  design_1_i/AM_DM_0/inst/AVR_AMBASE/add_buf1_reg[16]/Q
                         net (fo=4, routed)           0.152     1.543    design_1_i/AM_DM_0/inst/AVR_AMBASE/p_1_in[4]
    SLICE_X64Y199        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.121     1.664 r  design_1_i/AM_DM_0/inst/AVR_AMBASE/add_buf1_reg[19]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.665    design_1_i/AM_DM_0/inst/AVR_AMBASE/add_buf1_reg[19]_i_1__0_n_0
    SLICE_X64Y200        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.052     1.717 r  design_1_i/AM_DM_0/inst/AVR_AMBASE/add_buf1_reg[23]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.717    design_1_i/AM_DM_0/inst/AVR_AMBASE/add_buf1_reg[23]_i_1__0_n_5
    SLICE_X64Y200        FDRE                                         r  design_1_i/AM_DM_0/inst/AVR_AMBASE/add_buf1_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       0.846     1.645    design_1_i/AM_DM_0/inst/AVR_AMBASE/sys_clk
    SLICE_X64Y200        FDRE                                         r  design_1_i/AM_DM_0/inst/AVR_AMBASE/add_buf1_reg[22]/C
                         clock pessimism             -0.056     1.589    
    SLICE_X64Y200        FDRE (Hold_fdre_C_D)         0.071     1.660    design_1_i/AM_DM_0/inst/AVR_AMBASE/add_buf1_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 design_1_i/FM_DM_0/inst/test_dmfm/dm1/DS_fir5/genblk2[25].delay_reg[25][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/FM_DM_0/inst/test_dmfm/dm1/DS_fir5/genblk2[26].delay_reg[26][22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.366ns (81.656%)  route 0.082ns (18.344%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.665ns
    Source Clock Delay      (SCD):    1.310ns
    Clock Pessimism Removal (CPR):    0.056ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       0.559     1.310    design_1_i/FM_DM_0/inst/test_dmfm/dm1/DS_fir5/sys_clk
    SLICE_X141Y195       FDRE                                         r  design_1_i/FM_DM_0/inst/test_dmfm/dm1/DS_fir5/genblk2[25].delay_reg[25][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y195       FDRE (Prop_fdre_C_Q)         0.100     1.410 r  design_1_i/FM_DM_0/inst/test_dmfm/dm1/DS_fir5/genblk2[25].delay_reg[25][3]/Q
                         net (fo=1, routed)           0.082     1.492    design_1_i/FM_DM_0/inst/test_dmfm/dm1/DS_fir5/genblk2[25].delay_reg[25]_182[3]
    SLICE_X140Y195       LUT2 (Prop_lut2_I1_O)        0.028     1.520 r  design_1_i/FM_DM_0/inst/test_dmfm/dm1/DS_fir5/genblk2[26].delay[26][3]_i_2__3/O
                         net (fo=1, routed)           0.000     1.520    design_1_i/FM_DM_0/inst/test_dmfm/dm1/DS_fir5/genblk2[26].delay[26][3]_i_2__3_n_0
    SLICE_X140Y195       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.077     1.597 r  design_1_i/FM_DM_0/inst/test_dmfm/dm1/DS_fir5/genblk2[26].delay_reg[26][3]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     1.597    design_1_i/FM_DM_0/inst/test_dmfm/dm1/DS_fir5/genblk2[26].delay_reg[26][3]_i_1__3_n_0
    SLICE_X140Y196       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     1.624 r  design_1_i/FM_DM_0/inst/test_dmfm/dm1/DS_fir5/genblk2[26].delay_reg[26][7]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     1.624    design_1_i/FM_DM_0/inst/test_dmfm/dm1/DS_fir5/genblk2[26].delay_reg[26][7]_i_1__3_n_0
    SLICE_X140Y197       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     1.651 r  design_1_i/FM_DM_0/inst/test_dmfm/dm1/DS_fir5/genblk2[26].delay_reg[26][11]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     1.651    design_1_i/FM_DM_0/inst/test_dmfm/dm1/DS_fir5/genblk2[26].delay_reg[26][11]_i_1__3_n_0
    SLICE_X140Y198       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     1.678 r  design_1_i/FM_DM_0/inst/test_dmfm/dm1/DS_fir5/genblk2[26].delay_reg[26][15]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     1.678    design_1_i/FM_DM_0/inst/test_dmfm/dm1/DS_fir5/genblk2[26].delay_reg[26][15]_i_1__3_n_0
    SLICE_X140Y199       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     1.705 r  design_1_i/FM_DM_0/inst/test_dmfm/dm1/DS_fir5/genblk2[26].delay_reg[26][19]_i_1__3/CO[3]
                         net (fo=1, routed)           0.001     1.705    design_1_i/FM_DM_0/inst/test_dmfm/dm1/DS_fir5/genblk2[26].delay_reg[26][19]_i_1__3_n_0
    SLICE_X140Y200       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.053     1.758 r  design_1_i/FM_DM_0/inst/test_dmfm/dm1/DS_fir5/genblk2[26].delay_reg[26][23]_i_1__3/O[2]
                         net (fo=1, routed)           0.000     1.758    design_1_i/FM_DM_0/inst/test_dmfm/dm1/DS_fir5/genblk2[26].delay_reg[26][23]_i_1__3_n_5
    SLICE_X140Y200       FDRE                                         r  design_1_i/FM_DM_0/inst/test_dmfm/dm1/DS_fir5/genblk2[26].delay_reg[26][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       0.866     1.665    design_1_i/FM_DM_0/inst/test_dmfm/dm1/DS_fir5/sys_clk
    SLICE_X140Y200       FDRE                                         r  design_1_i/FM_DM_0/inst/test_dmfm/dm1/DS_fir5/genblk2[26].delay_reg[26][22]/C
                         clock pessimism             -0.056     1.609    
    SLICE_X140Y200       FDRE (Hold_fdre_C_D)         0.092     1.701    design_1_i/FM_DM_0/inst/test_dmfm/dm1/DS_fir5/genblk2[26].delay_reg[26][22]
  -------------------------------------------------------------------
                         required time                         -1.701    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.057    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP48E1/CLK         n/a            2.772         10.000      7.228      DSP48_X3Y55    design_1_i/FM_DM_0/inst/test_dmfm/mix_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.772         10.000      7.228      DSP48_X3Y54    design_1_i/PSK_DM_0/inst/test_dmfm/mix_reg/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         10.000      7.905      RAMB36_X3Y38   design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         10.000      7.905      RAMB36_X3Y38   design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         10.000      7.905      RAMB36_X3Y39   design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         10.000      7.905      RAMB36_X3Y39   design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         10.000      7.905      RAMB36_X3Y40   design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         10.000      7.905      RAMB36_X3Y40   design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         10.000      7.905      RAMB36_X3Y41   design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         10.000      7.905      RAMB36_X3Y41   design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X66Y239  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X66Y239  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X66Y239  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X66Y239  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X66Y239  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X66Y239  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X66Y239  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X66Y239  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X66Y239  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X66Y239  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X66Y239  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X66Y239  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X66Y239  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X66Y239  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X66Y239  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X66Y239  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X66Y239  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X66Y239  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X66Y239  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X66Y239  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       29.137ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.048ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.732ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.137ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.573ns  (logic 0.768ns (21.492%)  route 2.805ns (78.508%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.724ns = ( 37.724 - 33.000 ) 
    Source Clock Delay      (SCD):    5.684ns
    Clock Pessimism Removal (CPR):    0.673ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.045     4.045    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     4.138 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         1.546     5.684    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X84Y250        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y250        FDRE (Prop_fdre_C_Q)         0.223     5.907 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          0.956     6.863    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X88Y252        LUT4 (Prop_lut4_I3_O)        0.043     6.906 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_8/O
                         net (fo=2, routed)           0.680     7.585    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[24]
    SLICE_X85Y251        LUT6 (Prop_lut6_I3_O)        0.043     7.628 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7/O
                         net (fo=1, routed)           0.000     7.628    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7_n_0
    SLICE_X85Y251        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     7.895 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.616     8.511    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X84Y250        LUT5 (Prop_lut5_I1_O)        0.055     8.566 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.554     9.120    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X84Y249        LUT3 (Prop_lut3_I1_O)        0.137     9.257 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.000     9.257    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X84Y249        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.425    36.425    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    36.508 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         1.216    37.724    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X84Y249        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism              0.673    38.397    
                         clock uncertainty           -0.035    38.362    
    SLICE_X84Y249        FDRE (Setup_fdre_C_D)        0.033    38.395    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         38.395    
                         arrival time                          -9.257    
  -------------------------------------------------------------------
                         slack                                 29.137    

Slack (MET) :             29.226ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.486ns  (logic 0.768ns (22.034%)  route 2.718ns (77.966%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.724ns = ( 37.724 - 33.000 ) 
    Source Clock Delay      (SCD):    5.684ns
    Clock Pessimism Removal (CPR):    0.673ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.045     4.045    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     4.138 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         1.546     5.684    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X84Y250        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y250        FDRE (Prop_fdre_C_Q)         0.223     5.907 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          0.956     6.863    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X88Y252        LUT4 (Prop_lut4_I3_O)        0.043     6.906 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_8/O
                         net (fo=2, routed)           0.680     7.585    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[24]
    SLICE_X85Y251        LUT6 (Prop_lut6_I3_O)        0.043     7.628 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7/O
                         net (fo=1, routed)           0.000     7.628    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7_n_0
    SLICE_X85Y251        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     7.895 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.616     8.511    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X84Y250        LUT5 (Prop_lut5_I1_O)        0.055     8.566 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.466     9.032    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X84Y249        LUT3 (Prop_lut3_I1_O)        0.137     9.169 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.000     9.169    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X84Y249        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.425    36.425    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    36.508 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         1.216    37.724    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X84Y249        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism              0.673    38.397    
                         clock uncertainty           -0.035    38.362    
    SLICE_X84Y249        FDRE (Setup_fdre_C_D)        0.034    38.396    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         38.396    
                         arrival time                          -9.169    
  -------------------------------------------------------------------
                         slack                                 29.226    

Slack (MET) :             29.300ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.673ns  (logic 0.768ns (20.910%)  route 2.905ns (79.090%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 37.854 - 33.000 ) 
    Source Clock Delay      (SCD):    5.684ns
    Clock Pessimism Removal (CPR):    0.805ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.045     4.045    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     4.138 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         1.546     5.684    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X84Y250        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y250        FDRE (Prop_fdre_C_Q)         0.223     5.907 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          0.956     6.863    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X88Y252        LUT4 (Prop_lut4_I3_O)        0.043     6.906 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_8/O
                         net (fo=2, routed)           0.680     7.585    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[24]
    SLICE_X85Y251        LUT6 (Prop_lut6_I3_O)        0.043     7.628 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7/O
                         net (fo=1, routed)           0.000     7.628    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7_n_0
    SLICE_X85Y251        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     7.895 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.616     8.511    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X84Y250        LUT5 (Prop_lut5_I1_O)        0.055     8.566 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.653     9.220    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X84Y251        LUT6 (Prop_lut6_I2_O)        0.137     9.357 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     9.357    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1_n_0
    SLICE_X84Y251        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.425    36.425    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    36.508 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         1.346    37.854    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X84Y251        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/C
                         clock pessimism              0.805    38.659    
                         clock uncertainty           -0.035    38.624    
    SLICE_X84Y251        FDRE (Setup_fdre_C_D)        0.033    38.657    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         38.657    
                         arrival time                          -9.357    
  -------------------------------------------------------------------
                         slack                                 29.300    

Slack (MET) :             29.328ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.645ns  (logic 0.768ns (21.068%)  route 2.877ns (78.932%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 37.854 - 33.000 ) 
    Source Clock Delay      (SCD):    5.684ns
    Clock Pessimism Removal (CPR):    0.805ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.045     4.045    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     4.138 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         1.546     5.684    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X84Y250        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y250        FDRE (Prop_fdre_C_Q)         0.223     5.907 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          0.956     6.863    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X88Y252        LUT4 (Prop_lut4_I3_O)        0.043     6.906 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_8/O
                         net (fo=2, routed)           0.680     7.585    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[24]
    SLICE_X85Y251        LUT6 (Prop_lut6_I3_O)        0.043     7.628 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7/O
                         net (fo=1, routed)           0.000     7.628    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7_n_0
    SLICE_X85Y251        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     7.895 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.616     8.511    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X84Y250        LUT5 (Prop_lut5_I1_O)        0.055     8.566 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.626     9.192    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X84Y252        LUT3 (Prop_lut3_I1_O)        0.137     9.329 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     9.329    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X84Y252        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.425    36.425    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    36.508 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         1.346    37.854    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X84Y252        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism              0.805    38.659    
                         clock uncertainty           -0.035    38.624    
    SLICE_X84Y252        FDRE (Setup_fdre_C_D)        0.034    38.658    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         38.658    
                         arrival time                          -9.329    
  -------------------------------------------------------------------
                         slack                                 29.328    

Slack (MET) :             29.339ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.373ns  (logic 0.768ns (22.768%)  route 2.605ns (77.232%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.724ns = ( 37.724 - 33.000 ) 
    Source Clock Delay      (SCD):    5.684ns
    Clock Pessimism Removal (CPR):    0.673ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.045     4.045    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     4.138 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         1.546     5.684    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X84Y250        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y250        FDRE (Prop_fdre_C_Q)         0.223     5.907 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          0.956     6.863    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X88Y252        LUT4 (Prop_lut4_I3_O)        0.043     6.906 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_8/O
                         net (fo=2, routed)           0.680     7.585    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[24]
    SLICE_X85Y251        LUT6 (Prop_lut6_I3_O)        0.043     7.628 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7/O
                         net (fo=1, routed)           0.000     7.628    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7_n_0
    SLICE_X85Y251        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     7.895 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.616     8.511    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X84Y250        LUT5 (Prop_lut5_I1_O)        0.055     8.566 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.353     8.920    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X84Y249        LUT3 (Prop_lut3_I1_O)        0.137     9.057 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.000     9.057    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X84Y249        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.425    36.425    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    36.508 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         1.216    37.724    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X84Y249        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism              0.673    38.397    
                         clock uncertainty           -0.035    38.362    
    SLICE_X84Y249        FDRE (Setup_fdre_C_D)        0.034    38.396    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         38.396    
                         arrival time                          -9.057    
  -------------------------------------------------------------------
                         slack                                 29.339    

Slack (MET) :             29.438ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.273ns  (logic 0.768ns (23.462%)  route 2.505ns (76.538%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.724ns = ( 37.724 - 33.000 ) 
    Source Clock Delay      (SCD):    5.684ns
    Clock Pessimism Removal (CPR):    0.673ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.045     4.045    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     4.138 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         1.546     5.684    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X84Y250        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y250        FDRE (Prop_fdre_C_Q)         0.223     5.907 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          0.956     6.863    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X88Y252        LUT4 (Prop_lut4_I3_O)        0.043     6.906 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_8/O
                         net (fo=2, routed)           0.680     7.585    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[24]
    SLICE_X85Y251        LUT6 (Prop_lut6_I3_O)        0.043     7.628 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7/O
                         net (fo=1, routed)           0.000     7.628    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7_n_0
    SLICE_X85Y251        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     7.895 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.616     8.511    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X84Y250        LUT5 (Prop_lut5_I1_O)        0.055     8.566 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.254     8.820    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X84Y249        LUT3 (Prop_lut3_I1_O)        0.137     8.957 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     8.957    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X84Y249        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.425    36.425    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    36.508 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         1.216    37.724    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X84Y249        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism              0.673    38.397    
                         clock uncertainty           -0.035    38.362    
    SLICE_X84Y249        FDRE (Setup_fdre_C_D)        0.034    38.396    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         38.396    
                         arrival time                          -8.957    
  -------------------------------------------------------------------
                         slack                                 29.438    

Slack (MET) :             29.463ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.510ns  (logic 0.768ns (21.881%)  route 2.742ns (78.120%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 37.854 - 33.000 ) 
    Source Clock Delay      (SCD):    5.684ns
    Clock Pessimism Removal (CPR):    0.805ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.045     4.045    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     4.138 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         1.546     5.684    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X84Y250        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y250        FDRE (Prop_fdre_C_Q)         0.223     5.907 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          0.956     6.863    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X88Y252        LUT4 (Prop_lut4_I3_O)        0.043     6.906 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_8/O
                         net (fo=2, routed)           0.680     7.585    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[24]
    SLICE_X85Y251        LUT6 (Prop_lut6_I3_O)        0.043     7.628 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7/O
                         net (fo=1, routed)           0.000     7.628    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7_n_0
    SLICE_X85Y251        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     7.895 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.616     8.511    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X84Y250        LUT5 (Prop_lut5_I1_O)        0.055     8.566 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.490     9.057    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X84Y252        LUT3 (Prop_lut3_I1_O)        0.137     9.194 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     9.194    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X84Y252        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.425    36.425    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    36.508 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         1.346    37.854    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X84Y252        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism              0.805    38.659    
                         clock uncertainty           -0.035    38.624    
    SLICE_X84Y252        FDRE (Setup_fdre_C_D)        0.033    38.657    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         38.657    
                         arrival time                          -9.194    
  -------------------------------------------------------------------
                         slack                                 29.463    

Slack (MET) :             29.798ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.175ns  (logic 0.662ns (20.849%)  route 2.513ns (79.151%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 37.854 - 33.000 ) 
    Source Clock Delay      (SCD):    5.684ns
    Clock Pessimism Removal (CPR):    0.805ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.045     4.045    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     4.138 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         1.546     5.684    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X84Y250        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y250        FDRE (Prop_fdre_C_Q)         0.223     5.907 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          0.956     6.863    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X88Y252        LUT4 (Prop_lut4_I3_O)        0.043     6.906 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_8/O
                         net (fo=2, routed)           0.680     7.585    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[24]
    SLICE_X85Y251        LUT6 (Prop_lut6_I3_O)        0.043     7.628 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7/O
                         net (fo=1, routed)           0.000     7.628    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7_n_0
    SLICE_X85Y251        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     7.895 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.630     8.526    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X84Y251        LUT6 (Prop_lut6_I0_O)        0.043     8.569 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2/O
                         net (fo=1, routed)           0.247     8.816    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2_n_0
    SLICE_X84Y251        LUT6 (Prop_lut6_I0_O)        0.043     8.859 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     8.859    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1_n_0
    SLICE_X84Y251        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.425    36.425    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    36.508 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         1.346    37.854    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X84Y251        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/C
                         clock pessimism              0.805    38.659    
                         clock uncertainty           -0.035    38.624    
    SLICE_X84Y251        FDRE (Setup_fdre_C_D)        0.034    38.658    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         38.658    
                         arrival time                          -8.859    
  -------------------------------------------------------------------
                         slack                                 29.798    

Slack (MET) :             29.808ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.166ns  (logic 0.689ns (21.766%)  route 2.477ns (78.234%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 37.854 - 33.000 ) 
    Source Clock Delay      (SCD):    5.684ns
    Clock Pessimism Removal (CPR):    0.805ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.045     4.045    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     4.138 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         1.546     5.684    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X84Y251        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y251        FDRE (Prop_fdre_C_Q)         0.223     5.907 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          0.873     6.780    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X87Y253        LUT4 (Prop_lut4_I2_O)        0.051     6.831 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_1/O
                         net (fo=2, routed)           0.732     7.563    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[31]
    SLICE_X85Y251        LUT6 (Prop_lut6_I4_O)        0.136     7.699 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_5/O
                         net (fo=1, routed)           0.000     7.699    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_5_n_0
    SLICE_X85Y251        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     7.892 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.537     8.429    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X84Y250        LUT6 (Prop_lut6_I5_O)        0.043     8.472 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2/O
                         net (fo=1, routed)           0.335     8.806    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2_n_0
    SLICE_X84Y250        LUT6 (Prop_lut6_I5_O)        0.043     8.849 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     8.849    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1_n_0
    SLICE_X84Y250        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.425    36.425    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    36.508 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         1.346    37.854    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X84Y250        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
                         clock pessimism              0.805    38.659    
                         clock uncertainty           -0.035    38.624    
    SLICE_X84Y250        FDRE (Setup_fdre_C_D)        0.034    38.658    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         38.658    
                         arrival time                          -8.849    
  -------------------------------------------------------------------
                         slack                                 29.808    

Slack (MET) :             30.092ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.188ns  (logic 0.277ns (12.660%)  route 1.911ns (87.340%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.724ns = ( 37.724 - 33.000 ) 
    Source Clock Delay      (SCD):    5.684ns
    Clock Pessimism Removal (CPR):    0.673ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.045     4.045    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     4.138 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         1.546     5.684    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X84Y250        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y250        FDRE (Prop_fdre_C_Q)         0.223     5.907 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.043     6.950    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X89Y252        LUT5 (Prop_lut5_I2_O)        0.054     7.004 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/O
                         net (fo=31, routed)          0.868     7.872    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0
    SLICE_X87Y249        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.425    36.425    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    36.508 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         1.216    37.724    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X87Y249        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[15]/C
                         clock pessimism              0.673    38.397    
                         clock uncertainty           -0.035    38.362    
    SLICE_X87Y249        FDRE (Setup_fdre_C_R)       -0.398    37.964    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[15]
  -------------------------------------------------------------------
                         required time                         37.964    
                         arrival time                          -7.872    
  -------------------------------------------------------------------
                         slack                                 30.092    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.100ns (47.194%)  route 0.112ns (52.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.459ns
    Source Clock Delay      (SCD):    2.849ns
    Clock Pessimism Removal (CPR):    0.575ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.211     2.211    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.237 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         0.612     2.849    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X80Y241        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y241        FDCE (Prop_fdce_C_Q)         0.100     2.949 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/Q
                         net (fo=2, routed)           0.112     3.061    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIC0
    SLICE_X78Y241        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.589     2.589    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.619 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         0.840     3.459    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X78Y241        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
                         clock pessimism             -0.575     2.884    
    SLICE_X78Y241        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129     3.013    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -3.013    
                         arrival time                           3.061    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.091ns (46.245%)  route 0.106ns (53.755%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.459ns
    Source Clock Delay      (SCD):    2.849ns
    Clock Pessimism Removal (CPR):    0.575ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.211     2.211    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.237 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         0.612     2.849    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X80Y241        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y241        FDCE (Prop_fdce_C_Q)         0.091     2.940 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/Q
                         net (fo=2, routed)           0.106     3.046    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIB0
    SLICE_X78Y241        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.589     2.589    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.619 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         0.840     3.459    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X78Y241        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
                         clock pessimism             -0.575     2.884    
    SLICE_X78Y241        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.096     2.980    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -2.980    
                         arrival time                           3.046    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.091ns (44.756%)  route 0.112ns (55.244%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.459ns
    Source Clock Delay      (SCD):    2.849ns
    Clock Pessimism Removal (CPR):    0.575ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.211     2.211    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.237 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         0.612     2.849    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X80Y241        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y241        FDCE (Prop_fdce_C_Q)         0.091     2.940 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/Q
                         net (fo=2, routed)           0.112     3.052    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIA0
    SLICE_X78Y241        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.589     2.589    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.619 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         0.840     3.459    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X78Y241        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
                         clock pessimism             -0.575     2.884    
    SLICE_X78Y241        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.095     2.979    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -2.979    
                         arrival time                           3.052    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.156ns (34.757%)  route 0.293ns (65.243%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.556ns
    Source Clock Delay      (SCD):    2.848ns
    Clock Pessimism Removal (CPR):    0.410ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.211     2.211    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.237 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         0.611     2.848    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X87Y249        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y249        FDRE (Prop_fdre_C_Q)         0.100     2.948 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[15]/Q
                         net (fo=2, routed)           0.138     3.086    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[15]
    SLICE_X87Y249        LUT4 (Prop_lut4_I0_O)        0.028     3.114 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_17/O
                         net (fo=2, routed)           0.155     3.269    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[15]
    SLICE_X87Y250        LUT5 (Prop_lut5_I0_O)        0.028     3.297 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[15]_i_1/O
                         net (fo=1, routed)           0.000     3.297    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[15]_i_1_n_0
    SLICE_X87Y250        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.589     2.589    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.619 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         0.937     3.556    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X87Y250        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[15]/C
                         clock pessimism             -0.410     3.146    
    SLICE_X87Y250        FDRE (Hold_fdre_C_D)         0.060     3.206    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[15]
  -------------------------------------------------------------------
                         required time                         -3.206    
                         arrival time                           3.297    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.100ns (38.836%)  route 0.157ns (61.164%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.459ns
    Source Clock Delay      (SCD):    2.849ns
    Clock Pessimism Removal (CPR):    0.575ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.211     2.211    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.237 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         0.612     2.849    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X80Y241        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y241        FDCE (Prop_fdce_C_Q)         0.100     2.949 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/Q
                         net (fo=2, routed)           0.157     3.106    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIA0
    SLICE_X78Y240        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.589     2.589    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.619 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         0.840     3.459    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X78Y240        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
                         clock pessimism             -0.575     2.884    
    SLICE_X78Y240        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     3.015    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA
  -------------------------------------------------------------------
                         required time                         -3.015    
                         arrival time                           3.106    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.091ns (45.563%)  route 0.109ns (54.437%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.459ns
    Source Clock Delay      (SCD):    2.849ns
    Clock Pessimism Removal (CPR):    0.575ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.211     2.211    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.237 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         0.612     2.849    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X80Y241        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y241        FDCE (Prop_fdce_C_Q)         0.091     2.940 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/Q
                         net (fo=2, routed)           0.109     3.049    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIA1
    SLICE_X78Y241        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.589     2.589    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.619 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         0.840     3.459    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X78Y241        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
                         clock pessimism             -0.575     2.884    
    SLICE_X78Y241        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.072     2.956    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.956    
                         arrival time                           3.049    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.156ns (34.038%)  route 0.302ns (65.962%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.556ns
    Source Clock Delay      (SCD):    2.846ns
    Clock Pessimism Removal (CPR):    0.410ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.211     2.211    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.237 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         0.609     2.846    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X88Y248        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y248        FDRE (Prop_fdre_C_Q)         0.100     2.946 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[11]/Q
                         net (fo=2, routed)           0.133     3.078    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[11]
    SLICE_X87Y249        LUT4 (Prop_lut4_I0_O)        0.028     3.106 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_21/O
                         net (fo=2, routed)           0.170     3.276    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[11]
    SLICE_X87Y250        LUT5 (Prop_lut5_I0_O)        0.028     3.304 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[11]_i_1/O
                         net (fo=1, routed)           0.000     3.304    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[11]_i_1_n_0
    SLICE_X87Y250        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.589     2.589    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.619 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         0.937     3.556    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X87Y250        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[11]/C
                         clock pessimism             -0.410     3.146    
    SLICE_X87Y250        FDRE (Hold_fdre_C_D)         0.060     3.206    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[11]
  -------------------------------------------------------------------
                         required time                         -3.206    
                         arrival time                           3.304    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.459ns
    Source Clock Delay      (SCD):    2.851ns
    Clock Pessimism Removal (CPR):    0.608ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.211     2.211    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.237 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         0.614     2.851    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X77Y240        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y240        FDCE (Prop_fdce_C_Q)         0.100     2.951 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.055     3.006    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[0]
    SLICE_X77Y240        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.589     2.589    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.619 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         0.840     3.459    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X77Y240        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.608     2.851    
    SLICE_X77Y240        FDCE (Hold_fdce_C_D)         0.047     2.898    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.898    
                         arrival time                           3.006    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.461ns
    Source Clock Delay      (SCD):    2.853ns
    Clock Pessimism Removal (CPR):    0.608ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.211     2.211    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.237 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         0.616     2.853    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X75Y240        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y240        FDCE (Prop_fdce_C_Q)         0.100     2.953 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.055     3.008    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[2]
    SLICE_X75Y240        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.589     2.589    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.619 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         0.842     3.461    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X75Y240        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.608     2.853    
    SLICE_X75Y240        FDCE (Hold_fdce_C_D)         0.047     2.900    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.900    
                         arrival time                           3.008    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.454ns
    Source Clock Delay      (SCD):    2.846ns
    Clock Pessimism Removal (CPR):    0.608ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.211     2.211    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.237 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         0.609     2.846    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X85Y241        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y241        FDCE (Prop_fdce_C_Q)         0.100     2.946 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.055     3.001    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[0]
    SLICE_X85Y241        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.589     2.589    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.619 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         0.835     3.454    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X85Y241        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.608     2.846    
    SLICE_X85Y241        FDCE (Hold_fdce_C_D)         0.047     2.893    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.893    
                         arrival time                           3.001    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            1.408         33.000      31.591     BUFGCTRL_X0Y3  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X88Y253  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state_reg[1]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X84Y246  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_din_reg/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X88Y244  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X71Y245  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X71Y244  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X71Y244  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[3]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X71Y244  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[5]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X71Y244  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[7]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X81Y245  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[3]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X78Y242  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X78Y242  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X78Y242  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X78Y242  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X78Y242  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X78Y242  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X78Y242  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X78Y242  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X78Y242  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X78Y242  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X78Y242  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X78Y242  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X78Y242  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X78Y242  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X78Y242  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X78Y242  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X78Y242  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X78Y242  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X78Y242  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X78Y242  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       32.389ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.389ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.519ns  (logic 0.204ns (39.273%)  route 0.315ns (60.727%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y237                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X72Y237        FDCE (Prop_fdce_C_Q)         0.204     0.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.315     0.519    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X76Y240        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X76Y240        FDCE (Setup_fdce_C_D)       -0.092    32.908    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.908    
                         arrival time                          -0.519    
  -------------------------------------------------------------------
                         slack                                 32.389    

Slack (MET) :             32.397ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.511ns  (logic 0.204ns (39.945%)  route 0.307ns (60.055%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y241                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X84Y241        FDCE (Prop_fdce_C_Q)         0.204     0.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.307     0.511    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X84Y242        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X84Y242        FDCE (Setup_fdce_C_D)       -0.092    32.908    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.908    
                         arrival time                          -0.511    
  -------------------------------------------------------------------
                         slack                                 32.397    

Slack (MET) :             32.434ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.475ns  (logic 0.204ns (42.952%)  route 0.271ns (57.048%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y241                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X84Y241        FDCE (Prop_fdce_C_Q)         0.204     0.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.271     0.475    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X83Y241        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X83Y241        FDCE (Setup_fdce_C_D)       -0.091    32.909    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.909    
                         arrival time                          -0.475    
  -------------------------------------------------------------------
                         slack                                 32.434    

Slack (MET) :             32.445ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.547ns  (logic 0.223ns (40.788%)  route 0.324ns (59.212%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y241                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X84Y241        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.324     0.547    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X84Y242        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X84Y242        FDCE (Setup_fdce_C_D)       -0.008    32.992    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.992    
                         arrival time                          -0.547    
  -------------------------------------------------------------------
                         slack                                 32.445    

Slack (MET) :             32.478ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.513ns  (logic 0.223ns (43.489%)  route 0.290ns (56.511%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y241                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X84Y241        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.290     0.513    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X83Y241        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X83Y241        FDCE (Setup_fdce_C_D)       -0.009    32.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.991    
                         arrival time                          -0.513    
  -------------------------------------------------------------------
                         slack                                 32.478    

Slack (MET) :             32.481ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.509ns  (logic 0.223ns (43.845%)  route 0.286ns (56.155%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y240                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X75Y240        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.286     0.509    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X76Y240        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X76Y240        FDCE (Setup_fdce_C_D)       -0.010    32.990    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.990    
                         arrival time                          -0.509    
  -------------------------------------------------------------------
                         slack                                 32.481    

Slack (MET) :             32.487ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.503ns  (logic 0.223ns (44.361%)  route 0.280ns (55.639%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y237                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X72Y237        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.280     0.503    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X73Y238        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X73Y238        FDCE (Setup_fdce_C_D)       -0.010    32.990    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.990    
                         arrival time                          -0.503    
  -------------------------------------------------------------------
                         slack                                 32.487    

Slack (MET) :             32.502ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.489ns  (logic 0.223ns (45.605%)  route 0.266ns (54.395%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y237                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X72Y237        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.266     0.489    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X73Y238        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X73Y238        FDCE (Setup_fdce_C_D)       -0.009    32.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.991    
                         arrival time                          -0.489    
  -------------------------------------------------------------------
                         slack                                 32.502    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack        9.174ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.174ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.735ns  (logic 0.204ns (27.758%)  route 0.531ns (72.242%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y240                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X76Y240        FDCE (Prop_fdce_C_Q)         0.204     0.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.531     0.735    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X77Y240        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X77Y240        FDCE (Setup_fdce_C_D)       -0.091     9.909    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.909    
                         arrival time                          -0.735    
  -------------------------------------------------------------------
                         slack                                  9.174    

Slack (MET) :             9.407ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.501ns  (logic 0.204ns (40.703%)  route 0.297ns (59.297%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y240                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X76Y240        FDCE (Prop_fdce_C_Q)         0.204     0.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.297     0.501    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X75Y240        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X75Y240        FDCE (Setup_fdce_C_D)       -0.092     9.908    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.908    
                         arrival time                          -0.501    
  -------------------------------------------------------------------
                         slack                                  9.407    

Slack (MET) :             9.431ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.477ns  (logic 0.204ns (42.791%)  route 0.273ns (57.209%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y241                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X81Y241        FDCE (Prop_fdce_C_Q)         0.204     0.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.273     0.477    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X85Y241        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X85Y241        FDCE (Setup_fdce_C_D)       -0.092     9.908    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.908    
                         arrival time                          -0.477    
  -------------------------------------------------------------------
                         slack                                  9.431    

Slack (MET) :             9.442ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.549ns  (logic 0.223ns (40.647%)  route 0.326ns (59.353%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y240                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X76Y240        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.326     0.549    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X77Y240        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X77Y240        FDCE (Setup_fdce_C_D)       -0.009     9.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.991    
                         arrival time                          -0.549    
  -------------------------------------------------------------------
                         slack                                  9.442    

Slack (MET) :             9.482ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.509ns  (logic 0.223ns (43.839%)  route 0.286ns (56.161%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y242                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X84Y242        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.286     0.509    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X84Y241        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X84Y241        FDCE (Setup_fdce_C_D)       -0.009     9.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.991    
                         arrival time                          -0.509    
  -------------------------------------------------------------------
                         slack                                  9.482    

Slack (MET) :             9.485ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.506ns  (logic 0.223ns (44.062%)  route 0.283ns (55.938%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y240                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X76Y240        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.283     0.506    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X75Y240        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X75Y240        FDCE (Setup_fdce_C_D)       -0.009     9.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.991    
                         arrival time                          -0.506    
  -------------------------------------------------------------------
                         slack                                  9.485    

Slack (MET) :             9.490ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.500ns  (logic 0.223ns (44.573%)  route 0.277ns (55.427%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y241                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X81Y241        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.277     0.500    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X85Y241        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X85Y241        FDCE (Setup_fdce_C_D)       -0.010     9.990    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.990    
                         arrival time                          -0.500    
  -------------------------------------------------------------------
                         slack                                  9.490    

Slack (MET) :             9.493ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.497ns  (logic 0.223ns (44.839%)  route 0.274ns (55.161%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y242                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X84Y242        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.274     0.497    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X84Y241        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X84Y241        FDCE (Setup_fdce_C_D)       -0.010     9.990    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.990    
                         arrival time                          -0.497    
  -------------------------------------------------------------------
                         slack                                  9.493    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        7.600ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.600ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.996ns  (logic 0.223ns (11.171%)  route 1.773ns (88.829%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.545ns = ( 12.545 - 10.000 ) 
    Source Clock Delay      (SCD):    2.814ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       1.382     2.814    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X81Y238        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y238        FDRE (Prop_fdre_C_Q)         0.223     3.037 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=214, routed)         1.773     4.810    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X72Y246        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       1.221    12.545    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X72Y246        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/C
                         clock pessimism              0.231    12.776    
                         clock uncertainty           -0.154    12.622    
    SLICE_X72Y246        FDCE (Recov_fdce_C_CLR)     -0.212    12.410    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]
  -------------------------------------------------------------------
                         required time                         12.410    
                         arrival time                          -4.810    
  -------------------------------------------------------------------
                         slack                                  7.600    

Slack (MET) :             7.600ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.996ns  (logic 0.223ns (11.171%)  route 1.773ns (88.829%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.545ns = ( 12.545 - 10.000 ) 
    Source Clock Delay      (SCD):    2.814ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       1.382     2.814    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X81Y238        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y238        FDRE (Prop_fdre_C_Q)         0.223     3.037 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=214, routed)         1.773     4.810    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X72Y246        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       1.221    12.545    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X72Y246        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[4]/C
                         clock pessimism              0.231    12.776    
                         clock uncertainty           -0.154    12.622    
    SLICE_X72Y246        FDCE (Recov_fdce_C_CLR)     -0.212    12.410    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[4]
  -------------------------------------------------------------------
                         required time                         12.410    
                         arrival time                          -4.810    
  -------------------------------------------------------------------
                         slack                                  7.600    

Slack (MET) :             7.600ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.996ns  (logic 0.223ns (11.171%)  route 1.773ns (88.829%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.545ns = ( 12.545 - 10.000 ) 
    Source Clock Delay      (SCD):    2.814ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       1.382     2.814    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X81Y238        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y238        FDRE (Prop_fdre_C_Q)         0.223     3.037 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=214, routed)         1.773     4.810    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X72Y246        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       1.221    12.545    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X72Y246        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[5]/C
                         clock pessimism              0.231    12.776    
                         clock uncertainty           -0.154    12.622    
    SLICE_X72Y246        FDCE (Recov_fdce_C_CLR)     -0.212    12.410    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[5]
  -------------------------------------------------------------------
                         required time                         12.410    
                         arrival time                          -4.810    
  -------------------------------------------------------------------
                         slack                                  7.600    

Slack (MET) :             7.600ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[7]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.996ns  (logic 0.223ns (11.171%)  route 1.773ns (88.829%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.545ns = ( 12.545 - 10.000 ) 
    Source Clock Delay      (SCD):    2.814ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       1.382     2.814    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X81Y238        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y238        FDRE (Prop_fdre_C_Q)         0.223     3.037 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=214, routed)         1.773     4.810    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X72Y246        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       1.221    12.545    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X72Y246        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[7]/C
                         clock pessimism              0.231    12.776    
                         clock uncertainty           -0.154    12.622    
    SLICE_X72Y246        FDCE (Recov_fdce_C_CLR)     -0.212    12.410    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[7]
  -------------------------------------------------------------------
                         required time                         12.410    
                         arrival time                          -4.810    
  -------------------------------------------------------------------
                         slack                                  7.600    

Slack (MET) :             7.691ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.905ns  (logic 0.223ns (11.708%)  route 1.682ns (88.292%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.545ns = ( 12.545 - 10.000 ) 
    Source Clock Delay      (SCD):    2.814ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       1.382     2.814    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X81Y238        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y238        FDRE (Prop_fdre_C_Q)         0.223     3.037 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=214, routed)         1.682     4.719    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X73Y245        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       1.221    12.545    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X73Y245        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/C
                         clock pessimism              0.231    12.776    
                         clock uncertainty           -0.154    12.622    
    SLICE_X73Y245        FDCE (Recov_fdce_C_CLR)     -0.212    12.410    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg
  -------------------------------------------------------------------
                         required time                         12.410    
                         arrival time                          -4.719    
  -------------------------------------------------------------------
                         slack                                  7.691    

Slack (MET) :             7.691ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.905ns  (logic 0.223ns (11.708%)  route 1.682ns (88.292%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.545ns = ( 12.545 - 10.000 ) 
    Source Clock Delay      (SCD):    2.814ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       1.382     2.814    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X81Y238        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y238        FDRE (Prop_fdre_C_Q)         0.223     3.037 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=214, routed)         1.682     4.719    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X73Y245        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       1.221    12.545    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X73Y245        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[1]/C
                         clock pessimism              0.231    12.776    
                         clock uncertainty           -0.154    12.622    
    SLICE_X73Y245        FDCE (Recov_fdce_C_CLR)     -0.212    12.410    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[1]
  -------------------------------------------------------------------
                         required time                         12.410    
                         arrival time                          -4.719    
  -------------------------------------------------------------------
                         slack                                  7.691    

Slack (MET) :             7.691ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.905ns  (logic 0.223ns (11.708%)  route 1.682ns (88.292%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.545ns = ( 12.545 - 10.000 ) 
    Source Clock Delay      (SCD):    2.814ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       1.382     2.814    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X81Y238        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y238        FDRE (Prop_fdre_C_Q)         0.223     3.037 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=214, routed)         1.682     4.719    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X73Y245        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       1.221    12.545    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X73Y245        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[2]/C
                         clock pessimism              0.231    12.776    
                         clock uncertainty           -0.154    12.622    
    SLICE_X73Y245        FDCE (Recov_fdce_C_CLR)     -0.212    12.410    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[2]
  -------------------------------------------------------------------
                         required time                         12.410    
                         arrival time                          -4.719    
  -------------------------------------------------------------------
                         slack                                  7.691    

Slack (MET) :             7.691ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.905ns  (logic 0.223ns (11.708%)  route 1.682ns (88.292%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.545ns = ( 12.545 - 10.000 ) 
    Source Clock Delay      (SCD):    2.814ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       1.382     2.814    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X81Y238        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y238        FDRE (Prop_fdre_C_Q)         0.223     3.037 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=214, routed)         1.682     4.719    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X73Y245        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       1.221    12.545    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X73Y245        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[3]/C
                         clock pessimism              0.231    12.776    
                         clock uncertainty           -0.154    12.622    
    SLICE_X73Y245        FDCE (Recov_fdce_C_CLR)     -0.212    12.410    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[3]
  -------------------------------------------------------------------
                         required time                         12.410    
                         arrival time                          -4.719    
  -------------------------------------------------------------------
                         slack                                  7.691    

Slack (MET) :             7.691ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[6]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.905ns  (logic 0.223ns (11.708%)  route 1.682ns (88.292%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.545ns = ( 12.545 - 10.000 ) 
    Source Clock Delay      (SCD):    2.814ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       1.382     2.814    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X81Y238        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y238        FDRE (Prop_fdre_C_Q)         0.223     3.037 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=214, routed)         1.682     4.719    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X73Y245        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       1.221    12.545    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X73Y245        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[6]/C
                         clock pessimism              0.231    12.776    
                         clock uncertainty           -0.154    12.622    
    SLICE_X73Y245        FDCE (Recov_fdce_C_CLR)     -0.212    12.410    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[6]
  -------------------------------------------------------------------
                         required time                         12.410    
                         arrival time                          -4.719    
  -------------------------------------------------------------------
                         slack                                  7.691    

Slack (MET) :             7.788ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.810ns  (logic 0.223ns (12.319%)  route 1.587ns (87.681%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.547ns = ( 12.547 - 10.000 ) 
    Source Clock Delay      (SCD):    2.814ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       1.382     2.814    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X81Y238        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y238        FDRE (Prop_fdre_C_Q)         0.223     3.037 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=214, routed)         1.587     4.624    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X69Y246        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       1.223    12.547    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X69Y246        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[2]/C
                         clock pessimism              0.231    12.778    
                         clock uncertainty           -0.154    12.624    
    SLICE_X69Y246        FDCE (Recov_fdce_C_CLR)     -0.212    12.412    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[2]
  -------------------------------------------------------------------
                         required time                         12.412    
                         arrival time                          -4.624    
  -------------------------------------------------------------------
                         slack                                  7.788    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.091ns (37.644%)  route 0.151ns (62.356%))
  Logic Levels:           0  
  Clock Path Skew:        0.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.630ns
    Source Clock Delay      (SCD):    1.357ns
    Clock Pessimism Removal (CPR):    0.076ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       0.606     1.357    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X91Y241        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y241        FDPE (Prop_fdpe_C_Q)         0.091     1.448 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.151     1.599    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2
    SLICE_X89Y241        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       0.831     1.630    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X89Y241        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.076     1.554    
    SLICE_X89Y241        FDPE (Remov_fdpe_C_PRE)     -0.110     1.444    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.444    
                         arrival time                           1.599    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.100ns (45.694%)  route 0.119ns (54.306%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.635ns
    Source Clock Delay      (SCD):    1.356ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       0.605     1.356    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X88Y242        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y242        FDPE (Prop_fdpe_C_Q)         0.100     1.456 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.119     1.575    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X81Y242        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       0.836     1.635    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X81Y242        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.241     1.394    
    SLICE_X81Y242        FDCE (Remov_fdce_C_CLR)     -0.069     1.325    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.325    
                         arrival time                           1.575    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.100ns (45.694%)  route 0.119ns (54.306%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.635ns
    Source Clock Delay      (SCD):    1.356ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       0.605     1.356    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X88Y242        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y242        FDPE (Prop_fdpe_C_Q)         0.100     1.456 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.119     1.575    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X81Y242        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       0.836     1.635    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X81Y242        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -0.241     1.394    
    SLICE_X81Y242        FDCE (Remov_fdce_C_CLR)     -0.069     1.325    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.325    
                         arrival time                           1.575    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.100ns (45.694%)  route 0.119ns (54.306%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.635ns
    Source Clock Delay      (SCD):    1.356ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       0.605     1.356    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X88Y242        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y242        FDPE (Prop_fdpe_C_Q)         0.100     1.456 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.119     1.575    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X81Y242        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       0.836     1.635    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X81Y242        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism             -0.241     1.394    
    SLICE_X81Y242        FDCE (Remov_fdce_C_CLR)     -0.069     1.325    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.325    
                         arrival time                           1.575    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.100ns (45.694%)  route 0.119ns (54.306%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.635ns
    Source Clock Delay      (SCD):    1.356ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       0.605     1.356    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X88Y242        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y242        FDPE (Prop_fdpe_C_Q)         0.100     1.456 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.119     1.575    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X81Y242        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       0.836     1.635    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X81Y242        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.241     1.394    
    SLICE_X81Y242        FDCE (Remov_fdce_C_CLR)     -0.069     1.325    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.325    
                         arrival time                           1.575    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.100ns (45.694%)  route 0.119ns (54.306%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.635ns
    Source Clock Delay      (SCD):    1.356ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       0.605     1.356    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X88Y242        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y242        FDPE (Prop_fdpe_C_Q)         0.100     1.456 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.119     1.575    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X81Y242        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       0.836     1.635    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X81Y242        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism             -0.241     1.394    
    SLICE_X81Y242        FDCE (Remov_fdce_C_CLR)     -0.069     1.325    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.325    
                         arrival time                           1.575    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.100ns (45.694%)  route 0.119ns (54.306%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.635ns
    Source Clock Delay      (SCD):    1.356ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       0.605     1.356    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X88Y242        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y242        FDPE (Prop_fdpe_C_Q)         0.100     1.456 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.119     1.575    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X81Y242        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       0.836     1.635    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X81Y242        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism             -0.241     1.394    
    SLICE_X81Y242        FDCE (Remov_fdce_C_CLR)     -0.069     1.325    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.325    
                         arrival time                           1.575    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.100ns (50.116%)  route 0.100ns (49.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.633ns
    Source Clock Delay      (SCD):    1.359ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       0.608     1.359    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X87Y243        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y243        FDCE (Prop_fdce_C_Q)         0.100     1.459 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/Q
                         net (fo=2, routed)           0.100     1.559    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clr_abort_rd
    SLICE_X85Y243        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       0.834     1.633    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clk
    SLICE_X85Y243        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/C
                         clock pessimism             -0.260     1.373    
    SLICE_X85Y243        FDCE (Remov_fdce_C_CLR)     -0.069     1.304    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                         -1.304    
                         arrival time                           1.559    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.100ns (40.416%)  route 0.147ns (59.584%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.632ns
    Source Clock Delay      (SCD):    1.356ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       0.605     1.356    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X88Y242        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y242        FDPE (Prop_fdpe_C_Q)         0.100     1.456 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.147     1.603    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X84Y242        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       0.833     1.632    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X84Y242        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.241     1.391    
    SLICE_X84Y242        FDCE (Remov_fdce_C_CLR)     -0.069     1.322    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.322    
                         arrival time                           1.603    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.100ns (40.416%)  route 0.147ns (59.584%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.632ns
    Source Clock Delay      (SCD):    1.356ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       0.605     1.356    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X88Y242        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y242        FDPE (Prop_fdpe_C_Q)         0.100     1.456 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.147     1.603    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X84Y242        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       0.833     1.632    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X84Y242        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.241     1.391    
    SLICE_X84Y242        FDCE (Remov_fdce_C_CLR)     -0.069     1.322    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.322    
                         arrival time                           1.603    
  -------------------------------------------------------------------
                         slack                                  0.281    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       30.310ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.185ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.310ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.155ns  (logic 0.457ns (21.202%)  route 1.698ns (78.798%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.724ns = ( 37.724 - 33.000 ) 
    Source Clock Delay      (SCD):    5.684ns
    Clock Pessimism Removal (CPR):    0.673ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.045     4.045    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     4.138 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         1.546     5.684    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X84Y250        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y250        FDRE (Prop_fdre_C_Q)         0.223     5.907 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.472     6.379    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X84Y250        LUT6 (Prop_lut6_I3_O)        0.043     6.422 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.554     6.976    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X89Y248        LUT4 (Prop_lut4_I3_O)        0.054     7.030 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.157     7.188    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X89Y248        LUT1 (Prop_lut1_I0_O)        0.137     7.325 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.515     7.839    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X85Y248        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.425    36.425    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    36.508 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         1.216    37.724    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X85Y248        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.673    38.397    
                         clock uncertainty           -0.035    38.362    
    SLICE_X85Y248        FDCE (Recov_fdce_C_CLR)     -0.212    38.150    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         38.150    
                         arrival time                          -7.839    
  -------------------------------------------------------------------
                         slack                                 30.310    

Slack (MET) :             30.310ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.155ns  (logic 0.457ns (21.202%)  route 1.698ns (78.798%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.724ns = ( 37.724 - 33.000 ) 
    Source Clock Delay      (SCD):    5.684ns
    Clock Pessimism Removal (CPR):    0.673ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.045     4.045    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     4.138 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         1.546     5.684    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X84Y250        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y250        FDRE (Prop_fdre_C_Q)         0.223     5.907 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.472     6.379    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X84Y250        LUT6 (Prop_lut6_I3_O)        0.043     6.422 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.554     6.976    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X89Y248        LUT4 (Prop_lut4_I3_O)        0.054     7.030 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.157     7.188    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X89Y248        LUT1 (Prop_lut1_I0_O)        0.137     7.325 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.515     7.839    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X85Y248        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.425    36.425    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    36.508 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         1.216    37.724    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X85Y248        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.673    38.397    
                         clock uncertainty           -0.035    38.362    
    SLICE_X85Y248        FDCE (Recov_fdce_C_CLR)     -0.212    38.150    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         38.150    
                         arrival time                          -7.839    
  -------------------------------------------------------------------
                         slack                                 30.310    

Slack (MET) :             30.310ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.155ns  (logic 0.457ns (21.202%)  route 1.698ns (78.798%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.724ns = ( 37.724 - 33.000 ) 
    Source Clock Delay      (SCD):    5.684ns
    Clock Pessimism Removal (CPR):    0.673ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.045     4.045    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     4.138 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         1.546     5.684    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X84Y250        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y250        FDRE (Prop_fdre_C_Q)         0.223     5.907 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.472     6.379    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X84Y250        LUT6 (Prop_lut6_I3_O)        0.043     6.422 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.554     6.976    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X89Y248        LUT4 (Prop_lut4_I3_O)        0.054     7.030 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.157     7.188    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X89Y248        LUT1 (Prop_lut1_I0_O)        0.137     7.325 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.515     7.839    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X85Y248        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.425    36.425    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    36.508 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         1.216    37.724    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X85Y248        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.673    38.397    
                         clock uncertainty           -0.035    38.362    
    SLICE_X85Y248        FDCE (Recov_fdce_C_CLR)     -0.212    38.150    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         38.150    
                         arrival time                          -7.839    
  -------------------------------------------------------------------
                         slack                                 30.310    

Slack (MET) :             30.310ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.155ns  (logic 0.457ns (21.202%)  route 1.698ns (78.798%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.724ns = ( 37.724 - 33.000 ) 
    Source Clock Delay      (SCD):    5.684ns
    Clock Pessimism Removal (CPR):    0.673ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.045     4.045    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     4.138 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         1.546     5.684    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X84Y250        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y250        FDRE (Prop_fdre_C_Q)         0.223     5.907 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.472     6.379    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X84Y250        LUT6 (Prop_lut6_I3_O)        0.043     6.422 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.554     6.976    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X89Y248        LUT4 (Prop_lut4_I3_O)        0.054     7.030 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.157     7.188    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X89Y248        LUT1 (Prop_lut1_I0_O)        0.137     7.325 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.515     7.839    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X85Y248        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.425    36.425    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    36.508 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         1.216    37.724    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X85Y248        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.673    38.397    
                         clock uncertainty           -0.035    38.362    
    SLICE_X85Y248        FDCE (Recov_fdce_C_CLR)     -0.212    38.150    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         38.150    
                         arrival time                          -7.839    
  -------------------------------------------------------------------
                         slack                                 30.310    

Slack (MET) :             30.310ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.155ns  (logic 0.457ns (21.202%)  route 1.698ns (78.798%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.724ns = ( 37.724 - 33.000 ) 
    Source Clock Delay      (SCD):    5.684ns
    Clock Pessimism Removal (CPR):    0.673ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.045     4.045    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     4.138 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         1.546     5.684    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X84Y250        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y250        FDRE (Prop_fdre_C_Q)         0.223     5.907 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.472     6.379    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X84Y250        LUT6 (Prop_lut6_I3_O)        0.043     6.422 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.554     6.976    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X89Y248        LUT4 (Prop_lut4_I3_O)        0.054     7.030 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.157     7.188    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X89Y248        LUT1 (Prop_lut1_I0_O)        0.137     7.325 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.515     7.839    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X85Y248        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.425    36.425    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    36.508 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         1.216    37.724    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X85Y248        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.673    38.397    
                         clock uncertainty           -0.035    38.362    
    SLICE_X85Y248        FDCE (Recov_fdce_C_CLR)     -0.212    38.150    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         38.150    
                         arrival time                          -7.839    
  -------------------------------------------------------------------
                         slack                                 30.310    

Slack (MET) :             30.310ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.155ns  (logic 0.457ns (21.202%)  route 1.698ns (78.798%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.724ns = ( 37.724 - 33.000 ) 
    Source Clock Delay      (SCD):    5.684ns
    Clock Pessimism Removal (CPR):    0.673ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.045     4.045    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     4.138 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         1.546     5.684    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X84Y250        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y250        FDRE (Prop_fdre_C_Q)         0.223     5.907 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.472     6.379    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X84Y250        LUT6 (Prop_lut6_I3_O)        0.043     6.422 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.554     6.976    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X89Y248        LUT4 (Prop_lut4_I3_O)        0.054     7.030 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.157     7.188    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X89Y248        LUT1 (Prop_lut1_I0_O)        0.137     7.325 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.515     7.839    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X85Y248        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.425    36.425    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    36.508 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         1.216    37.724    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X85Y248        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.673    38.397    
                         clock uncertainty           -0.035    38.362    
    SLICE_X85Y248        FDCE (Recov_fdce_C_CLR)     -0.212    38.150    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         38.150    
                         arrival time                          -7.839    
  -------------------------------------------------------------------
                         slack                                 30.310    

Slack (MET) :             30.310ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.155ns  (logic 0.457ns (21.202%)  route 1.698ns (78.798%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.724ns = ( 37.724 - 33.000 ) 
    Source Clock Delay      (SCD):    5.684ns
    Clock Pessimism Removal (CPR):    0.673ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.045     4.045    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     4.138 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         1.546     5.684    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X84Y250        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y250        FDRE (Prop_fdre_C_Q)         0.223     5.907 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.472     6.379    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X84Y250        LUT6 (Prop_lut6_I3_O)        0.043     6.422 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.554     6.976    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X89Y248        LUT4 (Prop_lut4_I3_O)        0.054     7.030 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.157     7.188    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X89Y248        LUT1 (Prop_lut1_I0_O)        0.137     7.325 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.515     7.839    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X85Y248        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.425    36.425    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    36.508 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         1.216    37.724    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X85Y248        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.673    38.397    
                         clock uncertainty           -0.035    38.362    
    SLICE_X85Y248        FDCE (Recov_fdce_C_CLR)     -0.212    38.150    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         38.150    
                         arrival time                          -7.839    
  -------------------------------------------------------------------
                         slack                                 30.310    

Slack (MET) :             30.310ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.155ns  (logic 0.457ns (21.202%)  route 1.698ns (78.798%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.724ns = ( 37.724 - 33.000 ) 
    Source Clock Delay      (SCD):    5.684ns
    Clock Pessimism Removal (CPR):    0.673ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.045     4.045    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     4.138 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         1.546     5.684    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X84Y250        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y250        FDRE (Prop_fdre_C_Q)         0.223     5.907 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.472     6.379    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X84Y250        LUT6 (Prop_lut6_I3_O)        0.043     6.422 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.554     6.976    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X89Y248        LUT4 (Prop_lut4_I3_O)        0.054     7.030 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.157     7.188    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X89Y248        LUT1 (Prop_lut1_I0_O)        0.137     7.325 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.515     7.839    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X85Y248        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.425    36.425    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    36.508 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         1.216    37.724    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X85Y248        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.673    38.397    
                         clock uncertainty           -0.035    38.362    
    SLICE_X85Y248        FDCE (Recov_fdce_C_CLR)     -0.212    38.150    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         38.150    
                         arrival time                          -7.839    
  -------------------------------------------------------------------
                         slack                                 30.310    

Slack (MET) :             30.514ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.949ns  (logic 0.457ns (23.450%)  route 1.492ns (76.550%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.721ns = ( 37.721 - 33.000 ) 
    Source Clock Delay      (SCD):    5.684ns
    Clock Pessimism Removal (CPR):    0.673ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.045     4.045    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     4.138 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         1.546     5.684    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X84Y250        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y250        FDRE (Prop_fdre_C_Q)         0.223     5.907 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.472     6.379    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X84Y250        LUT6 (Prop_lut6_I3_O)        0.043     6.422 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.554     6.976    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X89Y248        LUT4 (Prop_lut4_I3_O)        0.054     7.030 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.157     7.188    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X89Y248        LUT1 (Prop_lut1_I0_O)        0.137     7.325 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.308     7.633    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X89Y247        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.425    36.425    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    36.508 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         1.213    37.721    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X89Y247        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.673    38.394    
                         clock uncertainty           -0.035    38.359    
    SLICE_X89Y247        FDCE (Recov_fdce_C_CLR)     -0.212    38.147    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         38.147    
                         arrival time                          -7.633    
  -------------------------------------------------------------------
                         slack                                 30.514    

Slack (MET) :             30.514ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.949ns  (logic 0.457ns (23.450%)  route 1.492ns (76.550%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.721ns = ( 37.721 - 33.000 ) 
    Source Clock Delay      (SCD):    5.684ns
    Clock Pessimism Removal (CPR):    0.673ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.045     4.045    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     4.138 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         1.546     5.684    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X84Y250        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y250        FDRE (Prop_fdre_C_Q)         0.223     5.907 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.472     6.379    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X84Y250        LUT6 (Prop_lut6_I3_O)        0.043     6.422 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.554     6.976    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X89Y248        LUT4 (Prop_lut4_I3_O)        0.054     7.030 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.157     7.188    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X89Y248        LUT1 (Prop_lut1_I0_O)        0.137     7.325 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.308     7.633    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X89Y247        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.425    36.425    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    36.508 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         1.213    37.721    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X89Y247        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.673    38.394    
                         clock uncertainty           -0.035    38.359    
    SLICE_X89Y247        FDCE (Recov_fdce_C_CLR)     -0.212    38.147    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         38.147    
                         arrival time                          -7.633    
  -------------------------------------------------------------------
                         slack                                 30.514    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.100ns (32.128%)  route 0.211ns (67.872%))
  Logic Levels:           0  
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.453ns
    Source Clock Delay      (SCD):    2.845ns
    Clock Pessimism Removal (CPR):    0.410ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.211     2.211    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.237 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         0.608     2.845    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X88Y244        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y244        FDRE (Prop_fdre_C_Q)         0.100     2.945 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.211     3.156    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X92Y241        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.589     2.589    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.619 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         0.834     3.453    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X92Y241        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism             -0.410     3.043    
    SLICE_X92Y241        FDPE (Remov_fdpe_C_PRE)     -0.072     2.971    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.971    
                         arrival time                           3.156    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.100ns (32.128%)  route 0.211ns (67.872%))
  Logic Levels:           0  
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.453ns
    Source Clock Delay      (SCD):    2.845ns
    Clock Pessimism Removal (CPR):    0.410ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.211     2.211    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.237 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         0.608     2.845    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X88Y244        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y244        FDRE (Prop_fdre_C_Q)         0.100     2.945 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.211     3.156    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X92Y241        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.589     2.589    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.619 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         0.834     3.453    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X92Y241        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism             -0.410     3.043    
    SLICE_X92Y241        FDPE (Remov_fdpe_C_PRE)     -0.072     2.971    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         -2.971    
                         arrival time                           3.156    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.100ns (50.073%)  route 0.100ns (49.927%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.454ns
    Source Clock Delay      (SCD):    2.846ns
    Clock Pessimism Removal (CPR):    0.594ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.211     2.211    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.237 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         0.609     2.846    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X87Y240        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y240        FDPE (Prop_fdpe_C_Q)         0.100     2.946 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.100     3.046    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X84Y240        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.589     2.589    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.619 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         0.835     3.454    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X84Y240        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.594     2.860    
    SLICE_X84Y240        FDCE (Remov_fdce_C_CLR)     -0.069     2.791    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.791    
                         arrival time                           3.046    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.100ns (50.073%)  route 0.100ns (49.927%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.454ns
    Source Clock Delay      (SCD):    2.846ns
    Clock Pessimism Removal (CPR):    0.594ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.211     2.211    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.237 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         0.609     2.846    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X87Y240        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y240        FDPE (Prop_fdpe_C_Q)         0.100     2.946 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.100     3.046    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X84Y240        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.589     2.589    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.619 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         0.835     3.454    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X84Y240        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.594     2.860    
    SLICE_X84Y240        FDCE (Remov_fdce_C_CLR)     -0.069     2.791    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.791    
                         arrival time                           3.046    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.100ns (50.073%)  route 0.100ns (49.927%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.454ns
    Source Clock Delay      (SCD):    2.846ns
    Clock Pessimism Removal (CPR):    0.594ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.211     2.211    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.237 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         0.609     2.846    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X87Y240        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y240        FDPE (Prop_fdpe_C_Q)         0.100     2.946 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.100     3.046    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X84Y240        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.589     2.589    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.619 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         0.835     3.454    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X84Y240        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.594     2.860    
    SLICE_X84Y240        FDCE (Remov_fdce_C_CLR)     -0.069     2.791    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.791    
                         arrival time                           3.046    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.100ns (50.073%)  route 0.100ns (49.927%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.454ns
    Source Clock Delay      (SCD):    2.846ns
    Clock Pessimism Removal (CPR):    0.594ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.211     2.211    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.237 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         0.609     2.846    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X87Y240        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y240        FDPE (Prop_fdpe_C_Q)         0.100     2.946 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.100     3.046    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X84Y240        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.589     2.589    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.619 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         0.835     3.454    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X84Y240        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.594     2.860    
    SLICE_X84Y240        FDCE (Remov_fdce_C_CLR)     -0.069     2.791    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.791    
                         arrival time                           3.046    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.100ns (50.073%)  route 0.100ns (49.927%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.454ns
    Source Clock Delay      (SCD):    2.846ns
    Clock Pessimism Removal (CPR):    0.594ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.211     2.211    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.237 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         0.609     2.846    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X87Y240        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y240        FDPE (Prop_fdpe_C_Q)         0.100     2.946 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.100     3.046    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X84Y240        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.589     2.589    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.619 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         0.835     3.454    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X84Y240        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -0.594     2.860    
    SLICE_X84Y240        FDCE (Remov_fdce_C_CLR)     -0.069     2.791    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.791    
                         arrival time                           3.046    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.100ns (50.073%)  route 0.100ns (49.927%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.454ns
    Source Clock Delay      (SCD):    2.846ns
    Clock Pessimism Removal (CPR):    0.594ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.211     2.211    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.237 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         0.609     2.846    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X87Y240        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y240        FDPE (Prop_fdpe_C_Q)         0.100     2.946 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.100     3.046    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X84Y240        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.589     2.589    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.619 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         0.835     3.454    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X84Y240        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism             -0.594     2.860    
    SLICE_X84Y240        FDCE (Remov_fdce_C_CLR)     -0.069     2.791    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.791    
                         arrival time                           3.046    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.100ns (44.645%)  route 0.124ns (55.355%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.460ns
    Source Clock Delay      (SCD):    2.848ns
    Clock Pessimism Removal (CPR):    0.575ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.211     2.211    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.237 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         0.611     2.848    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X80Y238        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y238        FDPE (Prop_fdpe_C_Q)         0.100     2.948 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.124     3.072    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X72Y238        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.589     2.589    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.619 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         0.841     3.460    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X72Y238        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.575     2.885    
    SLICE_X72Y238        FDCE (Remov_fdce_C_CLR)     -0.069     2.816    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.816    
                         arrival time                           3.072    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.100ns (44.645%)  route 0.124ns (55.355%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.460ns
    Source Clock Delay      (SCD):    2.848ns
    Clock Pessimism Removal (CPR):    0.575ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.211     2.211    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.237 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         0.611     2.848    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X80Y238        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y238        FDPE (Prop_fdpe_C_Q)         0.100     2.948 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.124     3.072    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X72Y238        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.589     2.589    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.619 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         0.841     3.460    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X72Y238        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.575     2.885    
    SLICE_X72Y238        FDCE (Remov_fdce_C_CLR)     -0.069     2.816    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.816    
                         arrival time                           3.072    
  -------------------------------------------------------------------
                         slack                                  0.256    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.240ns  (logic 0.043ns (3.468%)  route 1.197ns (96.532%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.197     1.197    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X27Y317        LUT1 (Prop_lut1_I0_O)        0.043     1.240 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.240    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X27Y317        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241     1.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     1.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       1.520     2.844    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X27Y317        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.642ns  (logic 0.028ns (4.361%)  route 0.614ns (95.639%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.614     0.614    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X27Y317        LUT1 (Prop_lut1_I0_O)        0.028     0.642 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.642    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X27Y317        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       1.068     1.867    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X27Y317        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay          1124 Endpoints
Min Delay          1124 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/system_ila_VPP/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S2/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/system_ila_VPP/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.002ns  (logic 1.404ns (46.773%)  route 1.598ns (53.227%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns
    Source Clock Delay      (SCD):    3.150ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       1.718     3.150    design_1_i/system_ila_VPP/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X96Y301        SRL16E                                       r  design_1_i/system_ila_VPP/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y301        SRL16E (Prop_srl16e_CLK_Q)
                                                      0.987     4.137 r  design_1_i/system_ila_VPP/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S2/Q
                         net (fo=1, routed)           0.361     4.498    design_1_i/system_ila_VPP/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/mux_di[0]
    SLICE_X96Y299        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.374     4.872 r  design_1_i/system_ila_VPP/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           1.237     6.109    design_1_i/system_ila_VPP/inst/ila_lib/inst/ila_core_inst/u_ila_regs/u_scnt_cmp_q
    SLICE_X92Y273        LUT2 (Prop_lut2_I1_O)        0.043     6.152 r  design_1_i/system_ila_VPP/inst/ila_lib/inst/ila_core_inst/u_ila_regs/u_scnt_cmp_q_i_1/O
                         net (fo=1, routed)           0.000     6.152    design_1_i/system_ila_VPP/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/scnt_cmp_temp
    SLICE_X92Y273        FDRE                                         r  design_1_i/system_ila_VPP/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241     1.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     1.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       1.331     2.655    design_1_i/system_ila_VPP/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/DESIGN_CLK_I
    SLICE_X92Y273        FDRE                                         r  design_1_i/system_ila_VPP/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q/C

Slack:                    inf
  Source:                 design_1_i/system_ila_FREQ/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S2/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/system_ila_FREQ/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.786ns  (logic 1.410ns (50.617%)  route 1.376ns (49.383%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.808ns
    Source Clock Delay      (SCD):    3.144ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       1.712     3.144    design_1_i/system_ila_FREQ/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X42Y328        SRL16E                                       r  design_1_i/system_ila_FREQ/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y328        SRL16E (Prop_srl16e_CLK_Q)
                                                      0.987     4.131 r  design_1_i/system_ila_FREQ/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S2/Q
                         net (fo=1, routed)           0.365     4.496    design_1_i/system_ila_FREQ/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/mux_di[0]
    SLICE_X42Y327        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.374     4.870 r  design_1_i/system_ila_FREQ/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.724     5.595    design_1_i/system_ila_FREQ/inst/ila_lib/inst/ila_core_inst/u_ila_regs/u_wcnt_lcmp_q
    SLICE_X41Y323        LUT2 (Prop_lut2_I1_O)        0.049     5.644 r  design_1_i/system_ila_FREQ/inst/ila_lib/inst/ila_core_inst/u_ila_regs/u_wcnt_lcmp_q_i_1/O
                         net (fo=1, routed)           0.286     5.930    design_1_i/system_ila_FREQ/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/wcnt_lcmp_temp
    SLICE_X41Y321        FDRE                                         r  design_1_i/system_ila_FREQ/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241     1.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     1.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       1.484     2.808    design_1_i/system_ila_FREQ/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/DESIGN_CLK_I
    SLICE_X41Y321        FDRE                                         r  design_1_i/system_ila_FREQ/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/C

Slack:                    inf
  Source:                 design_1_i/system_ila_VPP/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/system_ila_VPP/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.921ns  (logic 1.274ns (43.620%)  route 1.647ns (56.380%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       1.533     2.965    design_1_i/system_ila_VPP/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/CLK
    SLICE_X90Y280        SRLC32E                                      r  design_1_i/system_ila_VPP/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y280        SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     3.965 r  design_1_i/system_ila_VPP/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S1/Q
                         net (fo=1, routed)           0.545     4.510    design_1_i/system_ila_VPP/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/sel[3]
    SLICE_X90Y277        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.223     4.733 r  design_1_i/system_ila_VPP/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.821     5.554    design_1_i/system_ila_VPP/inst/ila_lib/inst/ila_core_inst/u_ila_regs/u_wcnt_lcmp_q
    SLICE_X92Y273        LUT2 (Prop_lut2_I1_O)        0.051     5.605 r  design_1_i/system_ila_VPP/inst/ila_lib/inst/ila_core_inst/u_ila_regs/u_wcnt_lcmp_q_i_1/O
                         net (fo=1, routed)           0.280     5.886    design_1_i/system_ila_VPP/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/wcnt_lcmp_temp
    SLICE_X92Y272        FDRE                                         r  design_1_i/system_ila_VPP/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241     1.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     1.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       1.332     2.656    design_1_i/system_ila_VPP/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/DESIGN_CLK_I
    SLICE_X92Y272        FDRE                                         r  design_1_i/system_ila_VPP/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/C

Slack:                    inf
  Source:                 design_1_i/system_ila_FM/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/system_ila_FM/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.929ns  (logic 1.340ns (45.745%)  route 1.589ns (54.255%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.532ns
    Source Clock Delay      (SCD):    2.806ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       1.374     2.806    design_1_i/system_ila_FM/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X90Y219        SRLC32E                                      r  design_1_i/system_ila_FM/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y219        SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     3.806 r  design_1_i/system_ila_FM/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1/Q
                         net (fo=1, routed)           0.637     4.443    design_1_i/system_ila_FM/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/sel[0]
    SLICE_X86Y216        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.289     4.732 r  design_1_i/system_ila_FM/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.674     5.406    design_1_i/system_ila_FM/inst/ila_lib/inst/ila_core_inst/u_ila_regs/u_wcnt_lcmp_q
    SLICE_X92Y215        LUT2 (Prop_lut2_I1_O)        0.051     5.457 r  design_1_i/system_ila_FM/inst/ila_lib/inst/ila_core_inst/u_ila_regs/u_wcnt_lcmp_q_i_1/O
                         net (fo=1, routed)           0.278     5.735    design_1_i/system_ila_FM/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/wcnt_lcmp_temp
    SLICE_X92Y217        FDRE                                         r  design_1_i/system_ila_FM/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241     1.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     1.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       1.208     2.532    design_1_i/system_ila_FM/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/DESIGN_CLK_I
    SLICE_X92Y217        FDRE                                         r  design_1_i/system_ila_FM/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/C

Slack:                    inf
  Source:                 design_1_i/system_ila_DAC/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/system_ila_DAC/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.890ns  (logic 1.329ns (45.991%)  route 1.561ns (54.009%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.677ns
    Source Clock Delay      (SCD):    2.826ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       1.394     2.826    design_1_i/system_ila_DAC/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/CLK
    SLICE_X70Y247        SRLC32E                                      r  design_1_i/system_ila_DAC/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y247        SRLC32E (Prop_srlc32e_CLK_Q)
                                                      0.987     3.813 r  design_1_i/system_ila_DAC/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S1/Q
                         net (fo=1, routed)           0.717     4.530    design_1_i/system_ila_DAC/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/sel[1]
    SLICE_X70Y238        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.299     4.829 r  design_1_i/system_ila_DAC/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.844     5.673    design_1_i/system_ila_DAC/inst/ila_lib/inst/ila_core_inst/u_ila_regs/u_scnt_cmp_q
    SLICE_X68Y251        LUT2 (Prop_lut2_I1_O)        0.043     5.716 r  design_1_i/system_ila_DAC/inst/ila_lib/inst/ila_core_inst/u_ila_regs/u_scnt_cmp_q_i_1/O
                         net (fo=1, routed)           0.000     5.716    design_1_i/system_ila_DAC/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/scnt_cmp_temp
    SLICE_X68Y251        FDRE                                         r  design_1_i/system_ila_DAC/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241     1.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     1.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       1.353     2.677    design_1_i/system_ila_DAC/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/DESIGN_CLK_I
    SLICE_X68Y251        FDRE                                         r  design_1_i/system_ila_DAC/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q/C

Slack:                    inf
  Source:                 design_1_i/system_ila_DAC/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/system_ila_DAC/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.663ns  (logic 1.275ns (47.877%)  route 1.388ns (52.123%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.677ns
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       1.552     2.984    design_1_i/system_ila_DAC/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/CLK
    SLICE_X74Y250        SRLC32E                                      r  design_1_i/system_ila_DAC/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y250        SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     3.984 r  design_1_i/system_ila_DAC/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S1/Q
                         net (fo=1, routed)           0.549     4.533    design_1_i/system_ila_DAC/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/sel[3]
    SLICE_X74Y249        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.223     4.756 r  design_1_i/system_ila_DAC/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.646     5.402    design_1_i/system_ila_DAC/inst/ila_lib/inst/ila_core_inst/u_ila_regs/u_wcnt_lcmp_q
    SLICE_X68Y251        LUT2 (Prop_lut2_I1_O)        0.052     5.454 r  design_1_i/system_ila_DAC/inst/ila_lib/inst/ila_core_inst/u_ila_regs/u_wcnt_lcmp_q_i_1/O
                         net (fo=1, routed)           0.193     5.647    design_1_i/system_ila_DAC/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/wcnt_lcmp_temp
    SLICE_X69Y251        FDRE                                         r  design_1_i/system_ila_DAC/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241     1.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     1.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       1.353     2.677    design_1_i/system_ila_DAC/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/DESIGN_CLK_I
    SLICE_X69Y251        FDRE                                         r  design_1_i/system_ila_DAC/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/C

Slack:                    inf
  Source:                 design_1_i/system_ila_VPP1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S2/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/system_ila_VPP1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.673ns  (logic 1.384ns (51.776%)  route 1.289ns (48.224%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.552ns
    Source Clock Delay      (SCD):    2.882ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       1.450     2.882    design_1_i/system_ila_VPP1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/CLK
    SLICE_X30Y229        SRL16E                                       r  design_1_i/system_ila_VPP1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y229        SRL16E (Prop_srl16e_CLK_Q)
                                                      0.993     3.875 r  design_1_i/system_ila_VPP1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S2/Q
                         net (fo=1, routed)           0.455     4.330    design_1_i/system_ila_VPP1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/mux_di[1]
    SLICE_X30Y228        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.348     4.678 r  design_1_i/system_ila_VPP1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.834     5.512    design_1_i/system_ila_VPP1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/u_scnt_cmp_q
    SLICE_X43Y232        LUT2 (Prop_lut2_I1_O)        0.043     5.555 r  design_1_i/system_ila_VPP1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/u_scnt_cmp_q_i_1/O
                         net (fo=1, routed)           0.000     5.555    design_1_i/system_ila_VPP1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/scnt_cmp_temp
    SLICE_X43Y232        FDRE                                         r  design_1_i/system_ila_VPP1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241     1.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     1.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       1.228     2.552    design_1_i/system_ila_VPP1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/DESIGN_CLK_I
    SLICE_X43Y232        FDRE                                         r  design_1_i/system_ila_VPP1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q/C

Slack:                    inf
  Source:                 design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S2/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.695ns  (logic 1.410ns (52.329%)  route 1.285ns (47.671%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.560ns
    Source Clock Delay      (SCD):    2.839ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       1.407     2.839    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X38Y207        SRL16E                                       r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y207        SRL16E (Prop_srl16e_CLK_Q)
                                                      0.987     3.826 r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S2/Q
                         net (fo=1, routed)           0.385     4.211    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/mux_di[0]
    SLICE_X36Y207        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.374     4.585 r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.547     5.132    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/u_wcnt_lcmp_q
    SLICE_X43Y205        LUT2 (Prop_lut2_I1_O)        0.049     5.181 r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/u_wcnt_lcmp_q_i_1/O
                         net (fo=1, routed)           0.352     5.534    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/wcnt_lcmp_temp
    SLICE_X40Y205        FDRE                                         r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241     1.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     1.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       1.236     2.560    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/DESIGN_CLK_I
    SLICE_X40Y205        FDRE                                         r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/C

Slack:                    inf
  Source:                 design_1_i/system_ila_SELE/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S2/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/system_ila_SELE/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.670ns  (logic 1.412ns (52.889%)  route 1.258ns (47.111%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.560ns
    Source Clock Delay      (SCD):    2.838ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       1.406     2.838    design_1_i/system_ila_SELE/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X48Y249        SRL16E                                       r  design_1_i/system_ila_SELE/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y249        SRL16E (Prop_srl16e_CLK_Q)
                                                      0.987     3.825 r  design_1_i/system_ila_SELE/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S2/Q
                         net (fo=1, routed)           0.370     4.195    design_1_i/system_ila_SELE/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/mux_di[0]
    SLICE_X46Y249        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.374     4.569 r  design_1_i/system_ila_SELE/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.667     5.236    design_1_i/system_ila_SELE/inst/ila_lib/inst/ila_core_inst/u_ila_regs/u_wcnt_lcmp_q
    SLICE_X47Y245        LUT2 (Prop_lut2_I1_O)        0.051     5.287 r  design_1_i/system_ila_SELE/inst/ila_lib/inst/ila_core_inst/u_ila_regs/u_wcnt_lcmp_q_i_1/O
                         net (fo=1, routed)           0.220     5.508    design_1_i/system_ila_SELE/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/wcnt_lcmp_temp
    SLICE_X47Y246        FDRE                                         r  design_1_i/system_ila_SELE/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241     1.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     1.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       1.236     2.560    design_1_i/system_ila_SELE/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/DESIGN_CLK_I
    SLICE_X47Y246        FDRE                                         r  design_1_i/system_ila_SELE/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/C

Slack:                    inf
  Source:                 design_1_i/system_ila_VPP/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S2/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/system_ila_VPP/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.537ns  (logic 1.404ns (55.338%)  route 1.133ns (44.662%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       1.532     2.964    design_1_i/system_ila_VPP/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X90Y279        SRL16E                                       r  design_1_i/system_ila_VPP/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y279        SRL16E (Prop_srl16e_CLK_Q)
                                                      0.987     3.951 r  design_1_i/system_ila_VPP/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S2/Q
                         net (fo=1, routed)           0.458     4.409    design_1_i/system_ila_VPP/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/mux_di[0]
    SLICE_X86Y274        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.374     4.783 r  design_1_i/system_ila_VPP/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.675     5.458    design_1_i/system_ila_VPP/inst/ila_lib/inst/ila_core_inst/u_ila_regs/u_wcnt_hcmp_q
    SLICE_X92Y271        LUT2 (Prop_lut2_I1_O)        0.043     5.501 r  design_1_i/system_ila_VPP/inst/ila_lib/inst/ila_core_inst/u_ila_regs/u_wcnt_hcmp_q_i_1/O
                         net (fo=1, routed)           0.000     5.501    design_1_i/system_ila_VPP/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/wcnt_hcmp_temp
    SLICE_X92Y271        FDRE                                         r  design_1_i/system_ila_VPP/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241     1.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     1.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       1.333     2.657    design_1_i/system_ila_VPP/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/DESIGN_CLK_I
    SLICE_X92Y271        FDRE                                         r  design_1_i/system_ila_VPP/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/system_ila_AM/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/system_ila_AM/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/temp_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.204ns  (logic 0.091ns (44.550%)  route 0.113ns (55.450%))
  Logic Levels:           0  
  Clock Path Skew:        0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.530ns
    Source Clock Delay      (SCD):    1.278ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       0.527     1.278    design_1_i/system_ila_AM/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/RCLK_I
    SLICE_X68Y178        FDRE                                         r  design_1_i/system_ila_AM/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y178        FDRE (Prop_fdre_C_Q)         0.091     1.369 r  design_1_i/system_ila_AM/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg1_reg/Q
                         net (fo=2, routed)           0.113     1.482    design_1_i/system_ila_AM/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg1
    SLICE_X68Y178        FDRE                                         r  design_1_i/system_ila_AM/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/temp_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       0.731     1.530    design_1_i/system_ila_AM/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/TCLK_I
    SLICE_X68Y178        FDRE                                         r  design_1_i/system_ila_AM/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/temp_reg0_reg/C

Slack:                    inf
  Source:                 design_1_i/system_ila_AM/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/system_ila_AM/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/temp_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.204ns  (logic 0.091ns (44.587%)  route 0.113ns (55.413%))
  Logic Levels:           0  
  Clock Path Skew:        0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.534ns
    Source Clock Delay      (SCD):    1.282ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       0.531     1.282    design_1_i/system_ila_AM/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/RCLK_I
    SLICE_X67Y180        FDRE                                         r  design_1_i/system_ila_AM/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y180        FDRE (Prop_fdre_C_Q)         0.091     1.373 r  design_1_i/system_ila_AM/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg1_reg/Q
                         net (fo=4, routed)           0.113     1.486    design_1_i/system_ila_AM/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg1
    SLICE_X67Y180        FDRE                                         r  design_1_i/system_ila_AM/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/temp_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       0.735     1.534    design_1_i/system_ila_AM/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/TCLK_I
    SLICE_X67Y180        FDRE                                         r  design_1_i/system_ila_AM/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/temp_reg0_reg/C

Slack:                    inf
  Source:                 design_1_i/system_ila_AM/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/system_ila_AM/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/temp_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.204ns  (logic 0.091ns (44.550%)  route 0.113ns (55.450%))
  Logic Levels:           0  
  Clock Path Skew:        0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.534ns
    Source Clock Delay      (SCD):    1.282ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       0.531     1.282    design_1_i/system_ila_AM/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/RCLK_I
    SLICE_X68Y182        FDRE                                         r  design_1_i/system_ila_AM/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y182        FDRE (Prop_fdre_C_Q)         0.091     1.373 r  design_1_i/system_ila_AM/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1_reg/Q
                         net (fo=2, routed)           0.113     1.486    design_1_i/system_ila_AM/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1
    SLICE_X68Y182        FDRE                                         r  design_1_i/system_ila_AM/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/temp_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       0.735     1.534    design_1_i/system_ila_AM/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/TCLK_I
    SLICE_X68Y182        FDRE                                         r  design_1_i/system_ila_AM/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/temp_reg0_reg/C

Slack:                    inf
  Source:                 design_1_i/system_ila_AM/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/system_ila_AM/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.210ns  (logic 0.100ns (47.696%)  route 0.110ns (52.304%))
  Logic Levels:           0  
  Clock Path Skew:        0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.530ns
    Source Clock Delay      (SCD):    1.278ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       0.527     1.278    design_1_i/system_ila_AM/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/s_dclk_o
    SLICE_X64Y176        FDRE                                         r  design_1_i/system_ila_AM/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y176        FDRE (Prop_fdre_C_Q)         0.100     1.378 r  design_1_i/system_ila_AM/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[2]/Q
                         net (fo=2, routed)           0.110     1.488    design_1_i/system_ila_AM/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec[2]
    SLICE_X63Y176        FDRE                                         r  design_1_i/system_ila_AM/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       0.731     1.530    design_1_i/system_ila_AM/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X63Y176        FDRE                                         r  design_1_i/system_ila_AM/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/system_ila_AM/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/system_ila_AM/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.210ns  (logic 0.100ns (47.528%)  route 0.110ns (52.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.533ns
    Source Clock Delay      (SCD):    1.280ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       0.529     1.280    design_1_i/system_ila_AM/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/s_dclk_o
    SLICE_X60Y177        FDRE                                         r  design_1_i/system_ila_AM/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y177        FDRE (Prop_fdre_C_Q)         0.100     1.380 r  design_1_i/system_ila_AM/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[11]/Q
                         net (fo=2, routed)           0.110     1.490    design_1_i/system_ila_AM/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec[11]
    SLICE_X56Y177        FDRE                                         r  design_1_i/system_ila_AM/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       0.734     1.533    design_1_i/system_ila_AM/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X56Y177        FDRE                                         r  design_1_i/system_ila_AM/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[11]/C

Slack:                    inf
  Source:                 design_1_i/system_ila_AM/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/din_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/system_ila_AM/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.220ns  (logic 0.100ns (45.422%)  route 0.120ns (54.578%))
  Logic Levels:           0  
  Clock Path Skew:        0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.530ns
    Source Clock Delay      (SCD):    1.278ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       0.527     1.278    design_1_i/system_ila_AM/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/TCLK_I
    SLICE_X68Y178        FDRE                                         r  design_1_i/system_ila_AM/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/din_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y178        FDRE (Prop_fdre_C_Q)         0.100     1.378 r  design_1_i/system_ila_AM/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/din_reg_reg/Q
                         net (fo=2, routed)           0.120     1.498    design_1_i/system_ila_AM/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/din_reg
    SLICE_X68Y178        FDRE                                         r  design_1_i/system_ila_AM/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       0.731     1.530    design_1_i/system_ila_AM/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/RCLK_I
    SLICE_X68Y178        FDRE                                         r  design_1_i/system_ila_AM/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg0_reg/C

Slack:                    inf
  Source:                 design_1_i/system_ila_AM/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/system_ila_AM/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.233ns  (logic 0.091ns (39.115%)  route 0.142ns (60.885%))
  Logic Levels:           0  
  Clock Path Skew:        0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.534ns
    Source Clock Delay      (SCD):    1.282ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       0.531     1.282    design_1_i/system_ila_AM/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X63Y179        FDRE                                         r  design_1_i/system_ila_AM/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y179        FDRE (Prop_fdre_C_Q)         0.091     1.373 r  design_1_i/system_ila_AM/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[8]/Q
                         net (fo=1, routed)           0.142     1.515    design_1_i/system_ila_AM/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/din_i[8]
    SLICE_X65Y180        FDRE                                         r  design_1_i/system_ila_AM/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       0.735     1.534    design_1_i/system_ila_AM/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/s_dclk_i
    SLICE_X65Y180        FDRE                                         r  design_1_i/system_ila_AM/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]/C

Slack:                    inf
  Source:                 design_1_i/system_ila_AM/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/system_ila_AM/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.236ns  (logic 0.091ns (38.573%)  route 0.145ns (61.427%))
  Logic Levels:           0  
  Clock Path Skew:        0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.533ns
    Source Clock Delay      (SCD):    1.281ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       0.530     1.281    design_1_i/system_ila_AM/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X63Y178        FDRE                                         r  design_1_i/system_ila_AM/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y178        FDRE (Prop_fdre_C_Q)         0.091     1.372 r  design_1_i/system_ila_AM/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[5]/Q
                         net (fo=1, routed)           0.145     1.517    design_1_i/system_ila_AM/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/din_i[5]
    SLICE_X67Y179        FDRE                                         r  design_1_i/system_ila_AM/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       0.734     1.533    design_1_i/system_ila_AM/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/s_dclk_i
    SLICE_X67Y179        FDRE                                         r  design_1_i/system_ila_AM/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]/C

Slack:                    inf
  Source:                 design_1_i/system_ila_FM/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/system_ila_FM/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.164ns  (logic 0.100ns (61.004%)  route 0.064ns (38.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.626ns
    Source Clock Delay      (SCD):    1.353ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       0.602     1.353    design_1_i/system_ila_FM/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/S_DCLK_O
    SLICE_X89Y213        FDRE                                         r  design_1_i/system_ila_FM/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y213        FDRE (Prop_fdre_C_Q)         0.100     1.453 r  design_1_i/system_ila_FM/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[4]/Q
                         net (fo=2, routed)           0.064     1.517    design_1_i/system_ila_FM/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec[4]
    SLICE_X88Y213        FDRE                                         r  design_1_i/system_ila_FM/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       0.827     1.626    design_1_i/system_ila_FM/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X88Y213        FDRE                                         r  design_1_i/system_ila_FM/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[4]/C

Slack:                    inf
  Source:                 design_1_i/system_ila_AM/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/system_ila_AM/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.242ns  (logic 0.100ns (41.300%)  route 0.142ns (58.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.251ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.533ns
    Source Clock Delay      (SCD):    1.282ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       0.531     1.282    design_1_i/system_ila_AM/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X63Y179        FDRE                                         r  design_1_i/system_ila_AM/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y179        FDRE (Prop_fdre_C_Q)         0.100     1.382 r  design_1_i/system_ila_AM/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[13]/Q
                         net (fo=1, routed)           0.142     1.524    design_1_i/system_ila_AM/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/din_i[13]
    SLICE_X67Y179        FDRE                                         r  design_1_i/system_ila_AM/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       0.734     1.533    design_1_i/system_ila_AM/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/s_dclk_i
    SLICE_X67Y179        FDRE                                         r  design_1_i/system_ila_AM/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  clk_fpga_0

Max Delay            85 Endpoints
Min Delay            93 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.171ns  (logic 0.696ns (59.434%)  route 0.475ns (40.566%))
  Logic Levels:           0  
  Clock Path Skew:        -2.986ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.541ns
    Source Clock Delay      (SCD):    5.527ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.045     4.045    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     4.138 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         1.389     5.527    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X78Y241        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y241        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.696     6.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/O
                         net (fo=1, routed)           0.475     6.698    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[11]
    SLICE_X79Y241        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241     1.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     1.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       1.217     2.541    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X79Y241        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.165ns  (logic 0.696ns (59.727%)  route 0.469ns (40.273%))
  Logic Levels:           0  
  Clock Path Skew:        -2.986ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.542ns
    Source Clock Delay      (SCD):    5.528ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.045     4.045    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     4.138 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         1.390     5.528    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X78Y242        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y242        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.696     6.224 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/O
                         net (fo=1, routed)           0.469     6.693    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[5]
    SLICE_X79Y242        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241     1.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     1.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       1.218     2.542    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X79Y242        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.153ns  (logic 0.709ns (61.495%)  route 0.444ns (38.505%))
  Logic Levels:           0  
  Clock Path Skew:        -2.986ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.542ns
    Source Clock Delay      (SCD):    5.528ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.045     4.045    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     4.138 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         1.390     5.528    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X78Y242        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y242        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.709     6.237 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/O
                         net (fo=1, routed)           0.444     6.681    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[0]
    SLICE_X79Y242        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241     1.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     1.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       1.218     2.542    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X79Y242        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.097ns  (logic 0.713ns (65.011%)  route 0.384ns (34.989%))
  Logic Levels:           0  
  Clock Path Skew:        -2.986ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.541ns
    Source Clock Delay      (SCD):    5.527ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.045     4.045    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     4.138 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         1.389     5.527    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X78Y240        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y240        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.713     6.240 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/O
                         net (fo=1, routed)           0.384     6.624    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[14]
    SLICE_X79Y241        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241     1.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     1.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       1.217     2.541    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X79Y241        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.070ns  (logic 0.702ns (65.621%)  route 0.368ns (34.379%))
  Logic Levels:           0  
  Clock Path Skew:        -2.986ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.542ns
    Source Clock Delay      (SCD):    5.528ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.045     4.045    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     4.138 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         1.390     5.528    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X78Y242        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y242        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.702     6.230 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/O
                         net (fo=1, routed)           0.368     6.598    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[3]
    SLICE_X79Y242        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241     1.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     1.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       1.218     2.542    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X79Y242        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.066ns  (logic 0.692ns (64.902%)  route 0.374ns (35.098%))
  Logic Levels:           0  
  Clock Path Skew:        -2.986ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.541ns
    Source Clock Delay      (SCD):    5.527ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.045     4.045    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     4.138 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         1.389     5.527    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X78Y240        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y240        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.692     6.219 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/O
                         net (fo=1, routed)           0.374     6.593    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[13]
    SLICE_X79Y241        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241     1.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     1.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       1.217     2.541    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X79Y241        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.995ns  (logic 0.692ns (69.542%)  route 0.303ns (30.458%))
  Logic Levels:           0  
  Clock Path Skew:        -2.986ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.541ns
    Source Clock Delay      (SCD):    5.527ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.045     4.045    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     4.138 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         1.389     5.527    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X78Y241        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y241        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.692     6.219 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/O
                         net (fo=1, routed)           0.303     6.522    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[7]
    SLICE_X79Y241        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241     1.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     1.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       1.217     2.541    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X79Y241        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.994ns  (logic 0.713ns (71.716%)  route 0.281ns (28.284%))
  Logic Levels:           0  
  Clock Path Skew:        -2.985ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.542ns
    Source Clock Delay      (SCD):    5.527ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.045     4.045    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     4.138 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         1.389     5.527    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X78Y241        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y241        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.713     6.240 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/O
                         net (fo=1, routed)           0.281     6.521    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[8]
    SLICE_X79Y242        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241     1.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     1.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       1.218     2.542    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X79Y242        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.976ns  (logic 0.702ns (71.923%)  route 0.274ns (28.077%))
  Logic Levels:           0  
  Clock Path Skew:        -2.985ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.542ns
    Source Clock Delay      (SCD):    5.527ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.045     4.045    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     4.138 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         1.389     5.527    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X78Y241        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y241        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.702     6.229 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/O
                         net (fo=1, routed)           0.274     6.503    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[9]
    SLICE_X79Y242        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241     1.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     1.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       1.218     2.542    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X79Y242        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_en_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.919ns  (logic 0.204ns (22.196%)  route 0.715ns (77.804%))
  Logic Levels:           0  
  Clock Path Skew:        -2.981ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.548ns
    Source Clock Delay      (SCD):    5.529ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.045     4.045    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     4.138 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         1.391     5.529    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X79Y245        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y245        FDRE (Prop_fdre_C_Q)         0.204     5.733 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp_reg/Q
                         net (fo=29, routed)          0.715     6.448    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp
    SLICE_X65Y242        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_en_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241     1.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     1.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       1.224     2.548    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X65Y242        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_en_1_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.188ns  (logic 0.091ns (48.515%)  route 0.097ns (51.484%))
  Logic Levels:           0  
  Clock Path Skew:        -1.215ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.639ns
    Source Clock Delay      (SCD):    2.854ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.211     2.211    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.237 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         0.617     2.854    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X73Y243        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y243        FDRE (Prop_fdre_C_Q)         0.091     2.945 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10]/Q
                         net (fo=2, routed)           0.097     3.041    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[10]
    SLICE_X75Y242        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       0.840     1.639    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X75Y242        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[10]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.191ns  (logic 0.091ns (47.757%)  route 0.100ns (52.243%))
  Logic Levels:           0  
  Clock Path Skew:        -1.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.639ns
    Source Clock Delay      (SCD):    2.853ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.211     2.211    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.237 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         0.616     2.853    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X73Y242        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y242        FDRE (Prop_fdre_C_Q)         0.091     2.944 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[16]/Q
                         net (fo=2, routed)           0.100     3.043    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[16]
    SLICE_X75Y242        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       0.840     1.639    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X75Y242        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[16]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.203ns  (logic 0.091ns (44.807%)  route 0.112ns (55.193%))
  Logic Levels:           0  
  Clock Path Skew:        -1.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.631ns
    Source Clock Delay      (SCD):    2.845ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.211     2.211    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.237 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         0.608     2.845    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/m_bscan_tck[0]
    SLICE_X88Y244        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y244        FDRE (Prop_fdre_C_Q)         0.091     2.936 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp_reg/Q
                         net (fo=4, routed)           0.112     3.048    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp
    SLICE_X89Y244        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       0.832     1.631    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/clk
    SLICE_X89Y244        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_1_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.197ns  (logic 0.091ns (46.079%)  route 0.106ns (53.921%))
  Logic Levels:           0  
  Clock Path Skew:        -1.212ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.641ns
    Source Clock Delay      (SCD):    2.853ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.211     2.211    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.237 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         0.616     2.853    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X73Y241        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y241        FDRE (Prop_fdre_C_Q)         0.091     2.944 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[20]/Q
                         net (fo=2, routed)           0.106     3.050    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[20]
    SLICE_X69Y241        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       0.842     1.641    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X69Y241        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[20]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.204ns  (logic 0.091ns (44.550%)  route 0.113ns (55.450%))
  Logic Levels:           0  
  Clock Path Skew:        -1.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.633ns
    Source Clock Delay      (SCD):    2.847ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.211     2.211    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.237 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         0.610     2.847    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/m_bscan_tck[0]
    SLICE_X85Y245        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y245        FDRE (Prop_fdre_C_Q)         0.091     2.938 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/Q
                         net (fo=2, routed)           0.113     3.051    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2]_0[0]
    SLICE_X85Y246        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       0.834     1.633    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/clk
    SLICE_X85Y246        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.200ns  (logic 0.100ns (50.109%)  route 0.100ns (49.891%))
  Logic Levels:           0  
  Clock Path Skew:        -1.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.639ns
    Source Clock Delay      (SCD):    2.853ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.211     2.211    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.237 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         0.616     2.853    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X73Y241        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y241        FDRE (Prop_fdre_C_Q)         0.100     2.953 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[21]/Q
                         net (fo=2, routed)           0.100     3.052    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[21]
    SLICE_X75Y241        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       0.840     1.639    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X75Y241        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[21]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.201ns  (logic 0.091ns (45.244%)  route 0.110ns (54.756%))
  Logic Levels:           0  
  Clock Path Skew:        -1.216ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.637ns
    Source Clock Delay      (SCD):    2.853ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.211     2.211    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.237 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         0.616     2.853    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X79Y248        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y248        FDRE (Prop_fdre_C_Q)         0.091     2.944 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[8]/Q
                         net (fo=2, routed)           0.110     3.054    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[8]
    SLICE_X80Y248        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       0.838     1.637    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X80Y248        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[8]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.204ns  (logic 0.100ns (49.079%)  route 0.104ns (50.921%))
  Logic Levels:           0  
  Clock Path Skew:        -1.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.639ns
    Source Clock Delay      (SCD):    2.853ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.211     2.211    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.237 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         0.616     2.853    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X73Y242        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y242        FDRE (Prop_fdre_C_Q)         0.100     2.953 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[15]/Q
                         net (fo=2, routed)           0.104     3.057    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[15]
    SLICE_X75Y242        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       0.840     1.639    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X75Y242        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[15]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.210ns  (logic 0.100ns (47.530%)  route 0.110ns (52.470%))
  Logic Levels:           0  
  Clock Path Skew:        -1.216ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.637ns
    Source Clock Delay      (SCD):    2.853ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.211     2.211    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.237 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         0.616     2.853    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X79Y248        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y248        FDRE (Prop_fdre_C_Q)         0.100     2.953 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[7]/Q
                         net (fo=2, routed)           0.110     3.063    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[7]
    SLICE_X80Y248        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       0.838     1.637    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X80Y248        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[7]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.213ns  (logic 0.100ns (46.884%)  route 0.113ns (53.116%))
  Logic Levels:           0  
  Clock Path Skew:        -1.212ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.641ns
    Source Clock Delay      (SCD):    2.853ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.211     2.211    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.237 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         0.616     2.853    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X73Y241        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y241        FDRE (Prop_fdre_C_Q)         0.100     2.953 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[27]/Q
                         net (fo=2, routed)           0.113     3.066    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[27]
    SLICE_X69Y241        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       0.842     1.641    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X69Y241        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[27]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Max Delay           101 Endpoints
Min Delay           109 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.738ns  (logic 0.223ns (8.143%)  route 2.515ns (91.857%))
  Logic Levels:           0  
  Clock Path Skew:        1.915ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.729ns
    Source Clock Delay      (SCD):    2.814ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       1.382     2.814    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X81Y238        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y238        FDRE (Prop_fdre_C_Q)         0.223     3.037 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=214, routed)         2.515     5.552    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]_0
    SLICE_X79Y248        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.425     3.425    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     3.508 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         1.221     4.729    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X79Y248        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.738ns  (logic 0.223ns (8.143%)  route 2.515ns (91.857%))
  Logic Levels:           0  
  Clock Path Skew:        1.915ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.729ns
    Source Clock Delay      (SCD):    2.814ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       1.382     2.814    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X81Y238        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y238        FDRE (Prop_fdre_C_Q)         0.223     3.037 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=214, routed)         2.515     5.552    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]_0
    SLICE_X79Y248        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.425     3.425    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     3.508 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         1.221     4.729    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X79Y248        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.738ns  (logic 0.223ns (8.143%)  route 2.515ns (91.857%))
  Logic Levels:           0  
  Clock Path Skew:        1.915ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.729ns
    Source Clock Delay      (SCD):    2.814ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       1.382     2.814    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X81Y238        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y238        FDRE (Prop_fdre_C_Q)         0.223     3.037 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=214, routed)         2.515     5.552    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]_0
    SLICE_X79Y248        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.425     3.425    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     3.508 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         1.221     4.729    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X79Y248        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[4]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.738ns  (logic 0.223ns (8.143%)  route 2.515ns (91.857%))
  Logic Levels:           0  
  Clock Path Skew:        1.915ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.729ns
    Source Clock Delay      (SCD):    2.814ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       1.382     2.814    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X81Y238        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y238        FDRE (Prop_fdre_C_Q)         0.223     3.037 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=214, routed)         2.515     5.552    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]_0
    SLICE_X79Y248        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.425     3.425    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     3.508 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         1.221     4.729    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X79Y248        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[5]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.738ns  (logic 0.223ns (8.143%)  route 2.515ns (91.857%))
  Logic Levels:           0  
  Clock Path Skew:        1.915ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.729ns
    Source Clock Delay      (SCD):    2.814ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       1.382     2.814    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X81Y238        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y238        FDRE (Prop_fdre_C_Q)         0.223     3.037 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=214, routed)         2.515     5.552    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]_0
    SLICE_X79Y248        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.425     3.425    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     3.508 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         1.221     4.729    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X79Y248        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[6]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.738ns  (logic 0.223ns (8.143%)  route 2.515ns (91.857%))
  Logic Levels:           0  
  Clock Path Skew:        1.915ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.729ns
    Source Clock Delay      (SCD):    2.814ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       1.382     2.814    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X81Y238        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y238        FDRE (Prop_fdre_C_Q)         0.223     3.037 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=214, routed)         2.515     5.552    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]_0
    SLICE_X79Y248        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.425     3.425    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     3.508 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         1.221     4.729    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X79Y248        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[7]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.738ns  (logic 0.223ns (8.143%)  route 2.515ns (91.857%))
  Logic Levels:           0  
  Clock Path Skew:        1.915ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.729ns
    Source Clock Delay      (SCD):    2.814ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       1.382     2.814    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X81Y238        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y238        FDRE (Prop_fdre_C_Q)         0.223     3.037 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=214, routed)         2.515     5.552    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]_0
    SLICE_X79Y248        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.425     3.425    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     3.508 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         1.221     4.729    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X79Y248        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[8]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.738ns  (logic 0.223ns (8.143%)  route 2.515ns (91.857%))
  Logic Levels:           0  
  Clock Path Skew:        1.915ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.729ns
    Source Clock Delay      (SCD):    2.814ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       1.382     2.814    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X81Y238        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y238        FDRE (Prop_fdre_C_Q)         0.223     3.037 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=214, routed)         2.515     5.552    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]_0
    SLICE_X79Y248        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.425     3.425    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     3.508 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         1.221     4.729    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X79Y248        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[9]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.735ns  (logic 0.223ns (8.154%)  route 2.512ns (91.846%))
  Logic Levels:           0  
  Clock Path Skew:        1.915ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.729ns
    Source Clock Delay      (SCD):    2.814ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       1.382     2.814    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X81Y238        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y238        FDRE (Prop_fdre_C_Q)         0.223     3.037 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=214, routed)         2.512     5.549    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]_0
    SLICE_X79Y249        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.425     3.425    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     3.508 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         1.221     4.729    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X79Y249        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.735ns  (logic 0.223ns (8.154%)  route 2.512ns (91.846%))
  Logic Levels:           0  
  Clock Path Skew:        1.915ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.729ns
    Source Clock Delay      (SCD):    2.814ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       1.382     2.814    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X81Y238        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y238        FDRE (Prop_fdre_C_Q)         0.223     3.037 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=214, routed)         2.512     5.549    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]_0
    SLICE_X79Y249        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.425     3.425    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     3.508 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         1.221     4.729    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X79Y249        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.188ns  (logic 0.091ns (48.342%)  route 0.097ns (51.658%))
  Logic Levels:           0  
  Clock Path Skew:        2.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.455ns
    Source Clock Delay      (SCD):    1.359ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       0.608     1.359    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/clk
    SLICE_X84Y245        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y245        FDRE (Prop_fdre_C_Q)         0.091     1.450 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1]/Q
                         net (fo=1, routed)           0.097     1.547    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg[1]
    SLICE_X84Y246        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.589     2.589    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.619 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         0.836     3.455    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
    SLICE_X84Y246        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.188ns  (logic 0.091ns (48.342%)  route 0.097ns (51.658%))
  Logic Levels:           0  
  Clock Path Skew:        2.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.458ns
    Source Clock Delay      (SCD):    1.362ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       0.611     1.362    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X80Y245        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y245        FDRE (Prop_fdre_C_Q)         0.091     1.453 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1]/Q
                         net (fo=1, routed)           0.097     1.550    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[1]
    SLICE_X80Y246        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.589     2.589    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.619 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         0.839     3.458    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X80Y246        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.188ns  (logic 0.091ns (48.342%)  route 0.097ns (51.658%))
  Logic Levels:           0  
  Clock Path Skew:        2.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.458ns
    Source Clock Delay      (SCD):    1.362ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       0.611     1.362    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X80Y243        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y243        FDRE (Prop_fdre_C_Q)         0.091     1.453 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2]/Q
                         net (fo=1, routed)           0.097     1.550    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[2]
    SLICE_X80Y244        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.589     2.589    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.619 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         0.839     3.458    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X80Y244        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.188ns  (logic 0.091ns (48.342%)  route 0.097ns (51.658%))
  Logic Levels:           0  
  Clock Path Skew:        2.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.460ns
    Source Clock Delay      (SCD):    1.364ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       0.613     1.364    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
    SLICE_X76Y244        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y244        FDRE (Prop_fdre_C_Q)         0.091     1.455 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0]/Q
                         net (fo=1, routed)           0.097     1.552    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg[0]
    SLICE_X76Y245        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.589     2.589    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.619 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         0.841     3.460    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X76Y245        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.188ns  (logic 0.091ns (48.342%)  route 0.097ns (51.658%))
  Logic Levels:           0  
  Clock Path Skew:        2.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.463ns
    Source Clock Delay      (SCD):    1.367ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       0.616     1.367    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
    SLICE_X68Y241        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y241        FDRE (Prop_fdre_C_Q)         0.091     1.458 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[5]/Q
                         net (fo=1, routed)           0.097     1.555    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg[5]
    SLICE_X68Y242        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.589     2.589    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.619 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         0.844     3.463    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X68Y242        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[5]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.188ns  (logic 0.091ns (48.342%)  route 0.097ns (51.658%))
  Logic Levels:           0  
  Clock Path Skew:        2.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.466ns
    Source Clock Delay      (SCD):    1.370ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       0.619     1.370    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
    SLICE_X64Y243        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y243        FDRE (Prop_fdre_C_Q)         0.091     1.461 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[4]/Q
                         net (fo=1, routed)           0.097     1.558    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg[4]
    SLICE_X64Y244        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.589     2.589    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.619 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         0.847     3.466    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X64Y244        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[4]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.197ns  (logic 0.091ns (46.112%)  route 0.106ns (53.888%))
  Logic Levels:           0  
  Clock Path Skew:        2.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.458ns
    Source Clock Delay      (SCD):    1.362ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       0.611     1.362    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X81Y243        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y243        FDRE (Prop_fdre_C_Q)         0.091     1.453 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3]/Q
                         net (fo=1, routed)           0.106     1.559    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[3]
    SLICE_X81Y244        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.589     2.589    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.619 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         0.839     3.458    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X81Y244        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.197ns  (logic 0.091ns (46.112%)  route 0.106ns (53.888%))
  Logic Levels:           0  
  Clock Path Skew:        2.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.464ns
    Source Clock Delay      (SCD):    1.368ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       0.617     1.368    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
    SLICE_X69Y243        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y243        FDRE (Prop_fdre_C_Q)         0.091     1.459 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[8]/Q
                         net (fo=1, routed)           0.106     1.565    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg[8]
    SLICE_X69Y244        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.589     2.589    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.619 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         0.845     3.464    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X69Y244        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[8]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.197ns  (logic 0.091ns (46.112%)  route 0.106ns (53.888%))
  Logic Levels:           0  
  Clock Path Skew:        2.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.466ns
    Source Clock Delay      (SCD):    1.370ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       0.619     1.370    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
    SLICE_X65Y243        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y243        FDRE (Prop_fdre_C_Q)         0.091     1.461 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[7]/Q
                         net (fo=1, routed)           0.106     1.567    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg[7]
    SLICE_X65Y244        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.589     2.589    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.619 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         0.847     3.466    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X65Y244        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[7]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.230ns  (logic 0.091ns (39.611%)  route 0.139ns (60.389%))
  Logic Levels:           0  
  Clock Path Skew:        2.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.454ns
    Source Clock Delay      (SCD):    1.361ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       0.610     1.361    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X81Y241        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y241        FDCE (Prop_fdce_C_Q)         0.091     1.452 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.139     1.591    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X85Y241        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.589     2.589    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.619 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         0.835     3.454    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X85Y241        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           335 Endpoints
Min Delay           335 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/DAC_3/AD5664_spi_0/inst/clk_25M_buf_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            sclk_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.790ns  (logic 3.937ns (40.217%)  route 5.853ns (59.783%))
  Logic Levels:           4  (BUFG=1 FDRE=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y170        FDRE                         0.000     0.000 r  design_1_i/DAC_3/AD5664_spi_0/inst/clk_25M_buf_reg/C
    SLICE_X90Y170        FDRE (Prop_fdre_C_Q)         0.339     0.339 r  design_1_i/DAC_3/AD5664_spi_0/inst/clk_25M_buf_reg/Q
                         net (fo=1, routed)           0.935     1.274    design_1_i/DAC_3/AD5664_spi_0/inst/clk_25M
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     1.367 r  design_1_i/DAC_3/AD5664_spi_0/inst/clk_25M_BUFG_inst/O
                         net (fo=38, routed)          1.793     3.159    design_1_i/DAC_3/AD5664_spi_0/inst/clk_25M_BUFG
    SLICE_X57Y251        LUT5 (Prop_lut5_I1_O)        0.052     3.211 r  design_1_i/DAC_3/AD5664_spi_0/inst/sclk_INST_0/O
                         net (fo=1, routed)           3.125     6.337    sclk_0_OBUF
    AE18                 OBUF (Prop_obuf_I_O)         3.453     9.790 r  sclk_0_OBUF_inst/O
                         net (fo=0)                   0.000     9.790    sclk_0
    AE18                                                              r  sclk_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/DAC_2/DAC8830_spi_0/inst/count_spi_reg[4]/C
                            (rising edge-triggered cell FDSE)
  Destination:            DAC_SCLK_1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.449ns  (logic 3.758ns (44.476%)  route 4.691ns (55.524%))
  Logic Levels:           4  (FDSE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y235        FDSE                         0.000     0.000 r  design_1_i/DAC_2/DAC8830_spi_0/inst/count_spi_reg[4]/C
    SLICE_X76Y235        FDSE (Prop_fdse_C_Q)         0.223     0.223 r  design_1_i/DAC_2/DAC8830_spi_0/inst/count_spi_reg[4]/Q
                         net (fo=3, routed)           0.491     0.714    design_1_i/DAC_2/DAC8830_spi_0/inst/count_spi_reg[4]
    SLICE_X76Y235        LUT6 (Prop_lut6_I0_O)        0.043     0.757 r  design_1_i/DAC_2/DAC8830_spi_0/inst/sclk_INST_0_i_1/O
                         net (fo=4, routed)           0.657     1.414    design_1_i/DAC_2/DAC8830_spi_0/inst/sclk_INST_0_i_1_n_0
    SLICE_X75Y234        LUT5 (Prop_lut5_I3_O)        0.049     1.463 r  design_1_i/DAC_2/DAC8830_spi_0/inst/sclk_INST_0/O
                         net (fo=1, routed)           3.543     5.006    DAC_SCLK_1_OBUF
    AE11                 OBUF (Prop_obuf_I_O)         3.443     8.449 r  DAC_SCLK_1_OBUF_inst/O
                         net (fo=0)                   0.000     8.449    DAC_SCLK_1
    AE11                                                              r  DAC_SCLK_1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/DAC_1/DAC8830_spi_0/inst/count_spi_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DAC_SCLK_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.352ns  (logic 3.736ns (44.724%)  route 4.617ns (55.276%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y244        FDRE                         0.000     0.000 r  design_1_i/DAC_1/DAC8830_spi_0/inst/count_spi_reg[1]/C
    SLICE_X56Y244        FDRE (Prop_fdre_C_Q)         0.204     0.204 r  design_1_i/DAC_1/DAC8830_spi_0/inst/count_spi_reg[1]/Q
                         net (fo=6, routed)           0.592     0.796    design_1_i/DAC_1/DAC8830_spi_0/inst/count_spi_reg[1]
    SLICE_X57Y246        LUT6 (Prop_lut6_I3_O)        0.126     0.922 r  design_1_i/DAC_1/DAC8830_spi_0/inst/sclk_INST_0_i_1/O
                         net (fo=4, routed)           0.435     1.357    design_1_i/DAC_1/DAC8830_spi_0/inst/sclk_INST_0_i_1_n_0
    SLICE_X56Y244        LUT5 (Prop_lut5_I3_O)        0.043     1.400 r  design_1_i/DAC_1/DAC8830_spi_0/inst/sclk_INST_0/O
                         net (fo=1, routed)           3.590     4.990    DAC_SCLK_0_OBUF
    AE13                 OBUF (Prop_obuf_I_O)         3.363     8.352 r  DAC_SCLK_0_OBUF_inst/O
                         net (fo=0)                   0.000     8.352    DAC_SCLK_0
    AE13                                                              r  DAC_SCLK_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/DAC_1/DAC8830_WR_0/inst/WB_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            DAC_CS_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.187ns  (logic 3.718ns (45.410%)  route 4.470ns (54.590%))
  Logic Levels:           3  (FDRE=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y249        FDRE                         0.000     0.000 r  design_1_i/DAC_1/DAC8830_WR_0/inst/WB_reg/C
    SLICE_X56Y249        FDRE (Prop_fdre_C_Q)         0.306     0.306 f  design_1_i/DAC_1/DAC8830_WR_0/inst/WB_reg/Q
                         net (fo=22, routed)          0.896     1.202    design_1_i/DAC_1/DAC8830_spi_0/WB
    SLICE_X56Y244        LUT1 (Prop_lut1_I0_O)        0.043     1.245 r  design_1_i/DAC_1/DAC8830_spi_0/cs_INST_0/O
                         net (fo=1, routed)           3.573     4.819    DAC_CS_0_OBUF
    AF12                 OBUF (Prop_obuf_I_O)         3.369     8.187 r  DAC_CS_0_OBUF_inst/O
                         net (fo=0)                   0.000     8.187    DAC_CS_0
    AF12                                                              r  DAC_CS_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/DAC_2/DAC8830_WR_0/inst/WB_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            DAC_CS_1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.013ns  (logic 3.637ns (45.392%)  route 4.376ns (54.608%))
  Logic Levels:           3  (FDRE=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y232        FDRE                         0.000     0.000 r  design_1_i/DAC_2/DAC8830_WR_0/inst/WB_reg/C
    SLICE_X67Y232        FDRE (Prop_fdre_C_Q)         0.223     0.223 f  design_1_i/DAC_2/DAC8830_WR_0/inst/WB_reg/Q
                         net (fo=19, routed)          0.853     1.076    design_1_i/DAC_2/DAC8830_spi_0/WB
    SLICE_X75Y234        LUT1 (Prop_lut1_I0_O)        0.043     1.119 r  design_1_i/DAC_2/DAC8830_spi_0/cs_INST_0/O
                         net (fo=1, routed)           3.522     4.642    DAC_CS_1_OBUF
    AE12                 OBUF (Prop_obuf_I_O)         3.371     8.013 r  DAC_CS_1_OBUF_inst/O
                         net (fo=0)                   0.000     8.013    DAC_CS_1
    AE12                                                              r  DAC_CS_1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/DAC_2/DAC8830_spi_0/inst/sdio_buf_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DAC_SDIO_1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.209ns  (logic 3.573ns (49.561%)  route 3.636ns (50.439%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y234        FDRE                         0.000     0.000 r  design_1_i/DAC_2/DAC8830_spi_0/inst/sdio_buf_reg[15]/C
    SLICE_X72Y234        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  design_1_i/DAC_2/DAC8830_spi_0/inst/sdio_buf_reg[15]/Q
                         net (fo=1, routed)           3.636     3.859    DAC_SDIO_1_OBUF
    AF10                 OBUF (Prop_obuf_I_O)         3.350     7.209 r  DAC_SDIO_1_OBUF_inst/O
                         net (fo=0)                   0.000     7.209    DAC_SDIO_1
    AF10                                                              r  DAC_SDIO_1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/DAC_3/AD5664_WR_0/inst/WB_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            cs_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.988ns  (logic 3.619ns (51.789%)  route 3.369ns (48.211%))
  Logic Levels:           3  (FDRE=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y250        FDRE                         0.000     0.000 r  design_1_i/DAC_3/AD5664_WR_0/inst/WB_reg/C
    SLICE_X57Y250        FDRE (Prop_fdre_C_Q)         0.223     0.223 f  design_1_i/DAC_3/AD5664_WR_0/inst/WB_reg/Q
                         net (fo=22, routed)          0.385     0.608    design_1_i/DAC_3/AD5664_spi_0/WB
    SLICE_X57Y251        LUT1 (Prop_lut1_I0_O)        0.043     0.651 r  design_1_i/DAC_3/AD5664_spi_0/cs_INST_0/O
                         net (fo=1, routed)           2.984     3.635    cs_0_OBUF
    AF19                 OBUF (Prop_obuf_I_O)         3.353     6.988 r  cs_0_OBUF_inst/O
                         net (fo=0)                   0.000     6.988    cs_0
    AF19                                                              r  cs_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/DAC_3/AD5664_spi_0/inst/sdio_buf_reg[23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sdio_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.884ns  (logic 3.583ns (52.051%)  route 3.301ns (47.949%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y258        FDRE                         0.000     0.000 r  design_1_i/DAC_3/AD5664_spi_0/inst/sdio_buf_reg[23]/C
    SLICE_X59Y258        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  design_1_i/DAC_3/AD5664_spi_0/inst/sdio_buf_reg[23]/Q
                         net (fo=3, routed)           3.301     3.524    sdio_0_OBUF
    AF18                 OBUF (Prop_obuf_I_O)         3.360     6.884 r  sdio_0_OBUF_inst/O
                         net (fo=0)                   0.000     6.884    sdio_0
    AF18                                                              r  sdio_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/DAC_1/DAC8830_spi_0/inst/sdio_buf_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DAC_SDIO_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.758ns  (logic 3.582ns (52.999%)  route 3.176ns (47.001%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y245        FDRE                         0.000     0.000 r  design_1_i/DAC_1/DAC8830_spi_0/inst/sdio_buf_reg[15]/C
    SLICE_X56Y245        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  design_1_i/DAC_1/DAC8830_spi_0/inst/sdio_buf_reg[15]/Q
                         net (fo=1, routed)           3.176     3.399    DAC_SDIO_0_OBUF
    AF13                 OBUF (Prop_obuf_I_O)         3.359     6.758 r  DAC_SDIO_0_OBUF_inst/O
                         net (fo=0)                   0.000     6.758    DAC_SDIO_0
    AF13                                                              r  DAC_SDIO_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/DAC_3/AD5664_spi_0/inst/clk_25M_buf_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/DAC_3/AD5664_spi_0/inst/clk_25M_buf_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.730ns  (logic 0.475ns (17.398%)  route 2.255ns (82.602%))
  Logic Levels:           3  (BUFG=1 FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y170        FDRE                         0.000     0.000 r  design_1_i/DAC_3/AD5664_spi_0/inst/clk_25M_buf_reg/C
    SLICE_X90Y170        FDRE (Prop_fdre_C_Q)         0.339     0.339 f  design_1_i/DAC_3/AD5664_spi_0/inst/clk_25M_buf_reg/Q
                         net (fo=1, routed)           0.935     1.274    design_1_i/DAC_3/AD5664_spi_0/inst/clk_25M
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     1.367 f  design_1_i/DAC_3/AD5664_spi_0/inst/clk_25M_BUFG_inst/O
                         net (fo=38, routed)          1.321     2.687    design_1_i/DAC_3/AD5664_spi_0/inst/clk_25M_BUFG
    SLICE_X90Y170        LUT1 (Prop_lut1_I0_O)        0.043     2.730 r  design_1_i/DAC_3/AD5664_spi_0/inst/clk_25M_buf_i_1/O
                         net (fo=1, routed)           0.000     2.730    design_1_i/DAC_3/AD5664_spi_0/inst/clk_25M_buf_i_1_n_0
    SLICE_X90Y170        FDRE                                         r  design_1_i/DAC_3/AD5664_spi_0/inst/clk_25M_buf_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/DAC_2/DAC8830_WR_0/inst/DAC_DATA_buf_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/DAC_2/DAC8830_spi_0/inst/sdio_buf_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.182ns  (logic 0.128ns (70.383%)  route 0.054ns (29.617%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y235        FDRE                         0.000     0.000 r  design_1_i/DAC_2/DAC8830_WR_0/inst/DAC_DATA_buf_reg[12]/C
    SLICE_X72Y235        FDRE (Prop_fdre_C_Q)         0.100     0.100 r  design_1_i/DAC_2/DAC8830_WR_0/inst/DAC_DATA_buf_reg[12]/Q
                         net (fo=1, routed)           0.054     0.154    design_1_i/DAC_2/DAC8830_spi_0/inst/data[12]
    SLICE_X73Y235        LUT4 (Prop_lut4_I3_O)        0.028     0.182 r  design_1_i/DAC_2/DAC8830_spi_0/inst/sdio_buf[12]_i_1/O
                         net (fo=1, routed)           0.000     0.182    design_1_i/DAC_2/DAC8830_spi_0/inst/sdio_buf[12]_i_1_n_0
    SLICE_X73Y235        FDRE                                         r  design_1_i/DAC_2/DAC8830_spi_0/inst/sdio_buf_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/DAC_2/DAC8830_WR_0/inst/DAC_DATA_buf_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/DAC_2/DAC8830_spi_0/inst/sdio_buf_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.206ns  (logic 0.128ns (62.063%)  route 0.078ns (37.937%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y235        FDRE                         0.000     0.000 r  design_1_i/DAC_2/DAC8830_WR_0/inst/DAC_DATA_buf_reg[6]/C
    SLICE_X72Y235        FDRE (Prop_fdre_C_Q)         0.100     0.100 r  design_1_i/DAC_2/DAC8830_WR_0/inst/DAC_DATA_buf_reg[6]/Q
                         net (fo=1, routed)           0.078     0.178    design_1_i/DAC_2/DAC8830_spi_0/inst/data[6]
    SLICE_X73Y235        LUT4 (Prop_lut4_I3_O)        0.028     0.206 r  design_1_i/DAC_2/DAC8830_spi_0/inst/sdio_buf[6]_i_1/O
                         net (fo=1, routed)           0.000     0.206    design_1_i/DAC_2/DAC8830_spi_0/inst/sdio_buf[6]_i_1_n_0
    SLICE_X73Y235        FDRE                                         r  design_1_i/DAC_2/DAC8830_spi_0/inst/sdio_buf_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/PSK_OUT_0/inst/in_buf_reg[0][12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/PSK_OUT_0/inst/in_buf_reg[1][12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.206ns  (logic 0.100ns (48.436%)  route 0.106ns (51.564%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y242        FDRE                         0.000     0.000 r  design_1_i/PSK_OUT_0/inst/in_buf_reg[0][12]/C
    SLICE_X43Y242        FDRE (Prop_fdre_C_Q)         0.100     0.100 r  design_1_i/PSK_OUT_0/inst/in_buf_reg[0][12]/Q
                         net (fo=4, routed)           0.106     0.206    design_1_i/PSK_OUT_0/inst/in_buf_reg[0][12]
    SLICE_X40Y242        FDRE                                         r  design_1_i/PSK_OUT_0/inst/in_buf_reg[1][12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/DAC_1/DAC8830_spi_0/inst/sdio_buf_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/DAC_1/DAC8830_spi_0/inst/sdio_buf_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.208ns  (logic 0.157ns (75.600%)  route 0.051ns (24.400%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y247        FDRE                         0.000     0.000 r  design_1_i/DAC_1/DAC8830_spi_0/inst/sdio_buf_reg[1]/C
    SLICE_X55Y247        FDRE (Prop_fdre_C_Q)         0.091     0.091 r  design_1_i/DAC_1/DAC8830_spi_0/inst/sdio_buf_reg[1]/Q
                         net (fo=1, routed)           0.051     0.142    design_1_i/DAC_1/DAC8830_spi_0/inst/sdio_buf[1]
    SLICE_X55Y247        LUT4 (Prop_lut4_I0_O)        0.066     0.208 r  design_1_i/DAC_1/DAC8830_spi_0/inst/sdio_buf[2]_i_1/O
                         net (fo=1, routed)           0.000     0.208    design_1_i/DAC_1/DAC8830_spi_0/inst/sdio_buf[2]_i_1_n_0
    SLICE_X55Y247        FDRE                                         r  design_1_i/DAC_1/DAC8830_spi_0/inst/sdio_buf_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/PSK_OUT_0/inst/in_buf_reg[0][14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/PSK_OUT_0/inst/in_buf_reg[1][14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.211ns  (logic 0.100ns (47.329%)  route 0.111ns (52.671%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y243        FDRE                         0.000     0.000 r  design_1_i/PSK_OUT_0/inst/in_buf_reg[0][14]/C
    SLICE_X40Y243        FDRE (Prop_fdre_C_Q)         0.100     0.100 r  design_1_i/PSK_OUT_0/inst/in_buf_reg[0][14]/Q
                         net (fo=4, routed)           0.111     0.211    design_1_i/PSK_OUT_0/inst/in_buf_reg[0][14]
    SLICE_X43Y243        FDRE                                         r  design_1_i/PSK_OUT_0/inst/in_buf_reg[1][14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/PSK_OUT_0/inst/in_buf_reg[0][8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/PSK_OUT_0/inst/in_buf_reg[1][8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.212ns  (logic 0.100ns (47.183%)  route 0.112ns (52.817%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y241        FDRE                         0.000     0.000 r  design_1_i/PSK_OUT_0/inst/in_buf_reg[0][8]/C
    SLICE_X43Y241        FDRE (Prop_fdre_C_Q)         0.100     0.100 r  design_1_i/PSK_OUT_0/inst/in_buf_reg[0][8]/Q
                         net (fo=5, routed)           0.112     0.212    design_1_i/PSK_OUT_0/inst/in_buf_reg[0][8]
    SLICE_X41Y242        FDRE                                         r  design_1_i/PSK_OUT_0/inst/in_buf_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/PSK_OUT_0/inst/in_buf_reg[1][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/PSK_OUT_0/inst/in_buf_reg[2][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.215ns  (logic 0.100ns (46.424%)  route 0.115ns (53.576%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y242        FDRE                         0.000     0.000 r  design_1_i/PSK_OUT_0/inst/in_buf_reg[1][1]/C
    SLICE_X39Y242        FDRE (Prop_fdre_C_Q)         0.100     0.100 r  design_1_i/PSK_OUT_0/inst/in_buf_reg[1][1]/Q
                         net (fo=7, routed)           0.115     0.215    design_1_i/PSK_OUT_0/inst/in_buf_reg[1][1]
    SLICE_X40Y242        FDRE                                         r  design_1_i/PSK_OUT_0/inst/in_buf_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/PSK_OUT_0/inst/in_buf_reg[1][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/PSK_OUT_0/inst/in_buf_reg[2][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.216ns  (logic 0.100ns (46.308%)  route 0.116ns (53.692%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y242        FDRE                         0.000     0.000 r  design_1_i/PSK_OUT_0/inst/in_buf_reg[1][0]/C
    SLICE_X43Y242        FDRE (Prop_fdre_C_Q)         0.100     0.100 r  design_1_i/PSK_OUT_0/inst/in_buf_reg[1][0]/Q
                         net (fo=7, routed)           0.116     0.216    design_1_i/PSK_OUT_0/inst/in_buf_reg[1][0]
    SLICE_X43Y243        FDRE                                         r  design_1_i/PSK_OUT_0/inst/in_buf_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/PSK_OUT_0/inst/in_buf_reg[1][7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/PSK_OUT_0/inst/in_buf_reg[2][7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.217ns  (logic 0.100ns (46.094%)  route 0.117ns (53.906%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y241        FDRE                         0.000     0.000 r  design_1_i/PSK_OUT_0/inst/in_buf_reg[1][7]/C
    SLICE_X41Y241        FDRE (Prop_fdre_C_Q)         0.100     0.100 r  design_1_i/PSK_OUT_0/inst/in_buf_reg[1][7]/Q
                         net (fo=7, routed)           0.117     0.217    design_1_i/PSK_OUT_0/inst/in_buf_reg[1][7]
    SLICE_X40Y242        FDRE                                         r  design_1_i/PSK_OUT_0/inst/in_buf_reg[2][7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/DAC_3/AD5664_spi_0/inst/sdio_buf_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/DAC_3/AD5664_spi_0/inst/sdio_buf_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.222ns  (logic 0.128ns (57.740%)  route 0.094ns (42.260%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y258        FDRE                         0.000     0.000 r  design_1_i/DAC_3/AD5664_spi_0/inst/sdio_buf_reg[15]/C
    SLICE_X59Y258        FDRE (Prop_fdre_C_Q)         0.100     0.100 r  design_1_i/DAC_3/AD5664_spi_0/inst/sdio_buf_reg[15]/Q
                         net (fo=1, routed)           0.094     0.194    design_1_i/DAC_3/AD5664_spi_0/inst/sdio_buf[15]
    SLICE_X59Y259        LUT3 (Prop_lut3_I0_O)        0.028     0.222 r  design_1_i/DAC_3/AD5664_spi_0/inst/sdio_buf[16]_i_1/O
                         net (fo=1, routed)           0.000     0.222    design_1_i/DAC_3/AD5664_spi_0/inst/sdio_buf[16]_i_1_n_0
    SLICE_X59Y259        FDRE                                         r  design_1_i/DAC_3/AD5664_spi_0/inst/sdio_buf_reg[16]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay          2576 Endpoints
Min Delay          2576 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PSK_OUT_0/inst/in_buf_reg[0][10]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.952ns  (logic 0.338ns (5.679%)  route 5.614ns (94.321%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       1.719     3.151    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X35Y316        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y316        FDRE (Prop_fdre_C_Q)         0.204     3.355 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=140, routed)         4.675     8.030    design_1_i/PSK_OUT_0/inst/sys_rst_n
    SLICE_X44Y244        LUT1 (Prop_lut1_I0_O)        0.134     8.164 r  design_1_i/PSK_OUT_0/inst/PSK_data_i_1/O
                         net (fo=49, routed)          0.939     9.103    design_1_i/PSK_OUT_0/inst/p_0_in
    SLICE_X37Y242        FDRE                                         r  design_1_i/PSK_OUT_0/inst/in_buf_reg[0][10]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PSK_OUT_0/inst/in_buf_reg[1][3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.810ns  (logic 0.338ns (5.817%)  route 5.472ns (94.183%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       1.719     3.151    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X35Y316        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y316        FDRE (Prop_fdre_C_Q)         0.204     3.355 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=140, routed)         4.675     8.030    design_1_i/PSK_OUT_0/inst/sys_rst_n
    SLICE_X44Y244        LUT1 (Prop_lut1_I0_O)        0.134     8.164 r  design_1_i/PSK_OUT_0/inst/PSK_data_i_1/O
                         net (fo=49, routed)          0.797     8.961    design_1_i/PSK_OUT_0/inst/p_0_in
    SLICE_X41Y241        FDRE                                         r  design_1_i/PSK_OUT_0/inst/in_buf_reg[1][3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PSK_OUT_0/inst/in_buf_reg[1][4]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.810ns  (logic 0.338ns (5.817%)  route 5.472ns (94.183%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       1.719     3.151    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X35Y316        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y316        FDRE (Prop_fdre_C_Q)         0.204     3.355 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=140, routed)         4.675     8.030    design_1_i/PSK_OUT_0/inst/sys_rst_n
    SLICE_X44Y244        LUT1 (Prop_lut1_I0_O)        0.134     8.164 r  design_1_i/PSK_OUT_0/inst/PSK_data_i_1/O
                         net (fo=49, routed)          0.797     8.961    design_1_i/PSK_OUT_0/inst/p_0_in
    SLICE_X41Y241        FDRE                                         r  design_1_i/PSK_OUT_0/inst/in_buf_reg[1][4]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PSK_OUT_0/inst/in_buf_reg[1][6]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.810ns  (logic 0.338ns (5.817%)  route 5.472ns (94.183%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       1.719     3.151    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X35Y316        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y316        FDRE (Prop_fdre_C_Q)         0.204     3.355 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=140, routed)         4.675     8.030    design_1_i/PSK_OUT_0/inst/sys_rst_n
    SLICE_X44Y244        LUT1 (Prop_lut1_I0_O)        0.134     8.164 r  design_1_i/PSK_OUT_0/inst/PSK_data_i_1/O
                         net (fo=49, routed)          0.797     8.961    design_1_i/PSK_OUT_0/inst/p_0_in
    SLICE_X41Y241        FDRE                                         r  design_1_i/PSK_OUT_0/inst/in_buf_reg[1][6]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PSK_OUT_0/inst/in_buf_reg[1][7]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.810ns  (logic 0.338ns (5.817%)  route 5.472ns (94.183%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       1.719     3.151    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X35Y316        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y316        FDRE (Prop_fdre_C_Q)         0.204     3.355 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=140, routed)         4.675     8.030    design_1_i/PSK_OUT_0/inst/sys_rst_n
    SLICE_X44Y244        LUT1 (Prop_lut1_I0_O)        0.134     8.164 r  design_1_i/PSK_OUT_0/inst/PSK_data_i_1/O
                         net (fo=49, routed)          0.797     8.961    design_1_i/PSK_OUT_0/inst/p_0_in
    SLICE_X41Y241        FDRE                                         r  design_1_i/PSK_OUT_0/inst/in_buf_reg[1][7]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PSK_OUT_0/inst/in_buf_reg[0][1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.788ns  (logic 0.338ns (5.839%)  route 5.450ns (94.161%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       1.719     3.151    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X35Y316        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y316        FDRE (Prop_fdre_C_Q)         0.204     3.355 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=140, routed)         4.675     8.030    design_1_i/PSK_OUT_0/inst/sys_rst_n
    SLICE_X44Y244        LUT1 (Prop_lut1_I0_O)        0.134     8.164 r  design_1_i/PSK_OUT_0/inst/PSK_data_i_1/O
                         net (fo=49, routed)          0.776     8.939    design_1_i/PSK_OUT_0/inst/p_0_in
    SLICE_X39Y241        FDRE                                         r  design_1_i/PSK_OUT_0/inst/in_buf_reg[0][1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PSK_OUT_0/inst/in_buf_reg[0][2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.788ns  (logic 0.338ns (5.839%)  route 5.450ns (94.161%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       1.719     3.151    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X35Y316        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y316        FDRE (Prop_fdre_C_Q)         0.204     3.355 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=140, routed)         4.675     8.030    design_1_i/PSK_OUT_0/inst/sys_rst_n
    SLICE_X44Y244        LUT1 (Prop_lut1_I0_O)        0.134     8.164 r  design_1_i/PSK_OUT_0/inst/PSK_data_i_1/O
                         net (fo=49, routed)          0.776     8.939    design_1_i/PSK_OUT_0/inst/p_0_in
    SLICE_X39Y241        FDRE                                         r  design_1_i/PSK_OUT_0/inst/in_buf_reg[0][2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PSK_OUT_0/inst/in_buf_reg[0][5]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.788ns  (logic 0.338ns (5.839%)  route 5.450ns (94.161%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       1.719     3.151    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X35Y316        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y316        FDRE (Prop_fdre_C_Q)         0.204     3.355 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=140, routed)         4.675     8.030    design_1_i/PSK_OUT_0/inst/sys_rst_n
    SLICE_X44Y244        LUT1 (Prop_lut1_I0_O)        0.134     8.164 r  design_1_i/PSK_OUT_0/inst/PSK_data_i_1/O
                         net (fo=49, routed)          0.776     8.939    design_1_i/PSK_OUT_0/inst/p_0_in
    SLICE_X39Y241        FDRE                                         r  design_1_i/PSK_OUT_0/inst/in_buf_reg[0][5]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PSK_OUT_0/inst/in_buf_reg[1][5]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.788ns  (logic 0.338ns (5.839%)  route 5.450ns (94.161%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       1.719     3.151    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X35Y316        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y316        FDRE (Prop_fdre_C_Q)         0.204     3.355 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=140, routed)         4.675     8.030    design_1_i/PSK_OUT_0/inst/sys_rst_n
    SLICE_X44Y244        LUT1 (Prop_lut1_I0_O)        0.134     8.164 r  design_1_i/PSK_OUT_0/inst/PSK_data_i_1/O
                         net (fo=49, routed)          0.776     8.939    design_1_i/PSK_OUT_0/inst/p_0_in
    SLICE_X39Y241        FDRE                                         r  design_1_i/PSK_OUT_0/inst/in_buf_reg[1][5]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PSK_OUT_0/inst/in_buf_reg[0][7]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.618ns  (logic 0.338ns (6.016%)  route 5.280ns (93.984%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       1.719     3.151    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X35Y316        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y316        FDRE (Prop_fdre_C_Q)         0.204     3.355 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=140, routed)         4.675     8.030    design_1_i/PSK_OUT_0/inst/sys_rst_n
    SLICE_X44Y244        LUT1 (Prop_lut1_I0_O)        0.134     8.164 r  design_1_i/PSK_OUT_0/inst/PSK_data_i_1/O
                         net (fo=49, routed)          0.605     8.769    design_1_i/PSK_OUT_0/inst/p_0_in
    SLICE_X43Y241        FDRE                                         r  design_1_i/PSK_OUT_0/inst/in_buf_reg[0][7]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/AM_DM_0/inst/AMDM1/DS_fir6/genblk2[40].delay_reg[40][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AM_DM_0/inst/AM_FIR_LP/p_0_out__7/A[3]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.289ns  (logic 0.091ns (31.525%)  route 0.198ns (68.475%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       0.576     1.327    design_1_i/AM_DM_0/inst/AMDM1/DS_fir6/sys_clk
    SLICE_X137Y143       FDRE                                         r  design_1_i/AM_DM_0/inst/AMDM1/DS_fir6/genblk2[40].delay_reg[40][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y143       FDRE (Prop_fdre_C_Q)         0.091     1.418 r  design_1_i/AM_DM_0/inst/AMDM1/DS_fir6/genblk2[40].delay_reg[40][11]/Q
                         net (fo=32, routed)          0.198     1.616    design_1_i/AM_DM_0/inst/AM_FIR_LP/A[3]
    DSP48_X5Y59          DSP48E1                                      r  design_1_i/AM_DM_0/inst/AM_FIR_LP/p_0_out__7/A[3]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/AM_DM_0/inst/AMDM1/DS_fir6/genblk2[40].delay_reg[40][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AM_DM_0/inst/AM_FIR_LP/p_0_out__9/A[3]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.289ns  (logic 0.091ns (31.525%)  route 0.198ns (68.475%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       0.576     1.327    design_1_i/AM_DM_0/inst/AMDM1/DS_fir6/sys_clk
    SLICE_X137Y143       FDRE                                         r  design_1_i/AM_DM_0/inst/AMDM1/DS_fir6/genblk2[40].delay_reg[40][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y143       FDRE (Prop_fdre_C_Q)         0.091     1.418 r  design_1_i/AM_DM_0/inst/AMDM1/DS_fir6/genblk2[40].delay_reg[40][11]/Q
                         net (fo=32, routed)          0.198     1.616    design_1_i/AM_DM_0/inst/AM_FIR_LP/A[3]
    DSP48_X5Y58          DSP48E1                                      r  design_1_i/AM_DM_0/inst/AM_FIR_LP/p_0_out__9/A[3]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/AM_DM_0/inst/AMDM1/DS_fir6/genblk2[40].delay_reg[40][23]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AM_DM_0/inst/AM_FIR_LP/p_0_out__7/A[27]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.289ns  (logic 0.091ns (31.496%)  route 0.198ns (68.504%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       0.576     1.327    design_1_i/AM_DM_0/inst/AMDM1/DS_fir6/sys_clk
    SLICE_X137Y146       FDRE                                         r  design_1_i/AM_DM_0/inst/AMDM1/DS_fir6/genblk2[40].delay_reg[40][23]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y146       FDRE (Prop_fdre_C_Q)         0.091     1.418 r  design_1_i/AM_DM_0/inst/AMDM1/DS_fir6/genblk2[40].delay_reg[40][23]_rep__1/Q
                         net (fo=82, routed)          0.198     1.616    design_1_i/AM_DM_0/inst/AM_FIR_LP/A[15]
    DSP48_X5Y59          DSP48E1                                      r  design_1_i/AM_DM_0/inst/AM_FIR_LP/p_0_out__7/A[27]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/AM_DM_0/inst/AMDM1/DS_fir6/genblk2[40].delay_reg[40][21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AM_DM_0/inst/AM_FIR_LP/p_0_out__9/A[13]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.292ns  (logic 0.091ns (31.200%)  route 0.201ns (68.800%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       0.576     1.327    design_1_i/AM_DM_0/inst/AMDM1/DS_fir6/sys_clk
    SLICE_X137Y146       FDRE                                         r  design_1_i/AM_DM_0/inst/AMDM1/DS_fir6/genblk2[40].delay_reg[40][21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y146       FDRE (Prop_fdre_C_Q)         0.091     1.418 r  design_1_i/AM_DM_0/inst/AMDM1/DS_fir6/genblk2[40].delay_reg[40][21]/Q
                         net (fo=32, routed)          0.201     1.619    design_1_i/AM_DM_0/inst/AM_FIR_LP/A[13]
    DSP48_X5Y58          DSP48E1                                      r  design_1_i/AM_DM_0/inst/AM_FIR_LP/p_0_out__9/A[13]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/DATA_SELE_0/inst/DAC_data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DAC_1/DAC8830_WR_0/inst/DAC_DATA_buf_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.246ns  (logic 0.100ns (40.596%)  route 0.146ns (59.404%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       0.622     1.373    design_1_i/DATA_SELE_0/inst/sys_clk
    SLICE_X59Y247        FDRE                                         r  design_1_i/DATA_SELE_0/inst/DAC_data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y247        FDRE (Prop_fdre_C_Q)         0.100     1.473 r  design_1_i/DATA_SELE_0/inst/DAC_data_reg[12]/Q
                         net (fo=4, routed)           0.146     1.619    design_1_i/DAC_1/DAC8830_WR_0/inst/DAC_DATA[12]
    SLICE_X56Y247        FDRE                                         r  design_1_i/DAC_1/DAC8830_WR_0/inst/DAC_DATA_buf_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/AM_DM_0/inst/AMDM1/DS_fir6/genblk2[40].delay_reg[40][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AM_DM_0/inst/AM_FIR_LP/p_0_out__7/A[2]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.297ns  (logic 0.091ns (30.603%)  route 0.206ns (69.397%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       0.576     1.327    design_1_i/AM_DM_0/inst/AMDM1/DS_fir6/sys_clk
    SLICE_X137Y143       FDRE                                         r  design_1_i/AM_DM_0/inst/AMDM1/DS_fir6/genblk2[40].delay_reg[40][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y143       FDRE (Prop_fdre_C_Q)         0.091     1.418 r  design_1_i/AM_DM_0/inst/AMDM1/DS_fir6/genblk2[40].delay_reg[40][10]/Q
                         net (fo=32, routed)          0.206     1.624    design_1_i/AM_DM_0/inst/AM_FIR_LP/A[2]
    DSP48_X5Y59          DSP48E1                                      r  design_1_i/AM_DM_0/inst/AM_FIR_LP/p_0_out__7/A[2]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/AM_DM_0/inst/AMDM1/DS_fir6/genblk2[40].delay_reg[40][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AM_DM_0/inst/AM_FIR_LP/p_0_out__9/A[2]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.297ns  (logic 0.091ns (30.603%)  route 0.206ns (69.397%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       0.576     1.327    design_1_i/AM_DM_0/inst/AMDM1/DS_fir6/sys_clk
    SLICE_X137Y143       FDRE                                         r  design_1_i/AM_DM_0/inst/AMDM1/DS_fir6/genblk2[40].delay_reg[40][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y143       FDRE (Prop_fdre_C_Q)         0.091     1.418 r  design_1_i/AM_DM_0/inst/AMDM1/DS_fir6/genblk2[40].delay_reg[40][10]/Q
                         net (fo=32, routed)          0.206     1.624    design_1_i/AM_DM_0/inst/AM_FIR_LP/A[2]
    DSP48_X5Y58          DSP48E1                                      r  design_1_i/AM_DM_0/inst/AM_FIR_LP/p_0_out__9/A[2]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/AM_DM_0/inst/AMDM1/DS_fir6/genblk2[40].delay_reg[40][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AM_DM_0/inst/AM_FIR_LP/p_0_out__7/A[1]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.298ns  (logic 0.091ns (30.548%)  route 0.207ns (69.452%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       0.576     1.327    design_1_i/AM_DM_0/inst/AMDM1/DS_fir6/sys_clk
    SLICE_X137Y143       FDRE                                         r  design_1_i/AM_DM_0/inst/AMDM1/DS_fir6/genblk2[40].delay_reg[40][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y143       FDRE (Prop_fdre_C_Q)         0.091     1.418 r  design_1_i/AM_DM_0/inst/AMDM1/DS_fir6/genblk2[40].delay_reg[40][9]/Q
                         net (fo=32, routed)          0.207     1.625    design_1_i/AM_DM_0/inst/AM_FIR_LP/A[1]
    DSP48_X5Y59          DSP48E1                                      r  design_1_i/AM_DM_0/inst/AM_FIR_LP/p_0_out__7/A[1]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/AM_DM_0/inst/AMDM1/DS_fir6/genblk2[40].delay_reg[40][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AM_DM_0/inst/AM_FIR_LP/p_0_out__9/A[1]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.298ns  (logic 0.091ns (30.548%)  route 0.207ns (69.452%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       0.576     1.327    design_1_i/AM_DM_0/inst/AMDM1/DS_fir6/sys_clk
    SLICE_X137Y143       FDRE                                         r  design_1_i/AM_DM_0/inst/AMDM1/DS_fir6/genblk2[40].delay_reg[40][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y143       FDRE (Prop_fdre_C_Q)         0.091     1.418 r  design_1_i/AM_DM_0/inst/AMDM1/DS_fir6/genblk2[40].delay_reg[40][9]/Q
                         net (fo=32, routed)          0.207     1.625    design_1_i/AM_DM_0/inst/AM_FIR_LP/A[1]
    DSP48_X5Y58          DSP48E1                                      r  design_1_i/AM_DM_0/inst/AM_FIR_LP/p_0_out__9/A[1]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/AM_DM_0/inst/AMDM1/DS_fir6/genblk2[40].delay_reg[40][20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AM_DM_0/inst/AM_FIR_LP/p_0_out__7/A[12]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.299ns  (logic 0.091ns (30.464%)  route 0.208ns (69.536%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       0.576     1.327    design_1_i/AM_DM_0/inst/AMDM1/DS_fir6/sys_clk
    SLICE_X137Y146       FDRE                                         r  design_1_i/AM_DM_0/inst/AMDM1/DS_fir6/genblk2[40].delay_reg[40][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y146       FDRE (Prop_fdre_C_Q)         0.091     1.418 r  design_1_i/AM_DM_0/inst/AMDM1/DS_fir6/genblk2[40].delay_reg[40][20]/Q
                         net (fo=32, routed)          0.208     1.626    design_1_i/AM_DM_0/inst/AM_FIR_LP/A[12]
    DSP48_X5Y59          DSP48E1                                      r  design_1_i/AM_DM_0/inst/AM_FIR_LP/p_0_out__7/A[12]
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay          3996 Endpoints
Min Delay          3996 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/FREQ_counter_PSK/inst/sys_count_out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/FREQ_counter_PSK/inst/FTW_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        95.002ns  (logic 36.064ns (37.961%)  route 58.938ns (62.039%))
  Logic Levels:           510  (CARRY4=480 FDRE=1 LUT1=1 LUT2=17 LUT3=1 LUT5=10)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y301        FDRE                         0.000     0.000 r  design_1_i/FREQ_counter_PSK/inst/sys_count_out_reg[0]/C
    SLICE_X40Y301        FDRE (Prop_fdre_C_Q)         0.228     0.228 f  design_1_i/FREQ_counter_PSK/inst/sys_count_out_reg[0]/Q
                         net (fo=57, routed)          0.790     1.018    design_1_i/FREQ_counter_PSK/inst/Q[0]
    SLICE_X33Y299        LUT1 (Prop_lut1_I0_O)        0.043     1.061 r  design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1470/O
                         net (fo=1, routed)           0.285     1.346    design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1470_n_0
    SLICE_X35Y299        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287     1.633 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1407/CO[3]
                         net (fo=1, routed)           0.001     1.634    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1407_n_0
    SLICE_X35Y300        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.687 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1321/CO[3]
                         net (fo=1, routed)           0.000     1.687    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1321_n_0
    SLICE_X35Y301        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.740 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1232/CO[3]
                         net (fo=1, routed)           0.000     1.740    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1232_n_0
    SLICE_X35Y302        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.793 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1143/CO[3]
                         net (fo=1, routed)           0.000     1.793    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1143_n_0
    SLICE_X35Y303        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.846 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_966/CO[3]
                         net (fo=1, routed)           0.000     1.846    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_966_n_0
    SLICE_X35Y304        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     2.012 f  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_831/O[1]
                         net (fo=29, routed)          2.517     4.529    design_1_i/FREQ_counter_PSK/inst/FTW3[22]
    SLICE_X26Y324        LUT3 (Prop_lut3_I2_O)        0.123     4.652 r  design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1106/O
                         net (fo=1, routed)           0.000     4.652    design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1106_n_0
    SLICE_X26Y324        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183     4.835 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_930/CO[3]
                         net (fo=1, routed)           0.007     4.842    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_930_n_0
    SLICE_X26Y325        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.896 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_925/CO[3]
                         net (fo=1, routed)           0.000     4.896    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_925_n_0
    SLICE_X26Y326        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.950 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_920/CO[3]
                         net (fo=1, routed)           0.000     4.950    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_920_n_0
    SLICE_X26Y327        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.004 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_915/CO[3]
                         net (fo=1, routed)           0.000     5.004    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_915_n_0
    SLICE_X26Y328        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.058 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_910/CO[3]
                         net (fo=1, routed)           0.000     5.058    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_910_n_0
    SLICE_X26Y329        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.112 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_905/CO[3]
                         net (fo=1, routed)           0.000     5.112    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_905_n_0
    SLICE_X26Y330        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.166 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_900/CO[3]
                         net (fo=1, routed)           0.000     5.166    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_900_n_0
    SLICE_X26Y331        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.220 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_895/CO[3]
                         net (fo=1, routed)           0.000     5.220    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_895_n_0
    SLICE_X26Y332        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.274 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_890/CO[3]
                         net (fo=1, routed)           0.000     5.274    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_890_n_0
    SLICE_X26Y333        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.328 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_885/CO[3]
                         net (fo=1, routed)           0.000     5.328    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_885_n_0
    SLICE_X26Y334        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.382 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_882/CO[3]
                         net (fo=1, routed)           0.000     5.382    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_882_n_0
    SLICE_X26Y335        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     5.515 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_881/CO[0]
                         net (fo=68, routed)          1.898     7.413    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_881_n_3
    SLICE_X27Y319        LUT5 (Prop_lut5_I1_O)        0.128     7.541 r  design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1448/O
                         net (fo=1, routed)           0.000     7.541    design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1448_n_0
    SLICE_X27Y319        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     7.734 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1366/CO[3]
                         net (fo=1, routed)           0.000     7.734    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1366_n_0
    SLICE_X27Y320        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.787 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1277/CO[3]
                         net (fo=1, routed)           0.000     7.787    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1277_n_0
    SLICE_X27Y321        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.840 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1188/CO[3]
                         net (fo=1, routed)           0.000     7.840    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1188_n_0
    SLICE_X27Y322        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.893 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1011/CO[3]
                         net (fo=1, routed)           0.000     7.893    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1011_n_0
    SLICE_X27Y323        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.946 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_876/CO[3]
                         net (fo=1, routed)           0.000     7.946    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_876_n_0
    SLICE_X27Y324        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.999 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_800/CO[3]
                         net (fo=1, routed)           0.007     8.006    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_800_n_0
    SLICE_X27Y325        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.059 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_795/CO[3]
                         net (fo=1, routed)           0.000     8.059    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_795_n_0
    SLICE_X27Y326        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.112 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_790/CO[3]
                         net (fo=1, routed)           0.000     8.112    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_790_n_0
    SLICE_X27Y327        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.165 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_785/CO[3]
                         net (fo=1, routed)           0.000     8.165    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_785_n_0
    SLICE_X27Y328        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.218 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_780/CO[3]
                         net (fo=1, routed)           0.000     8.218    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_780_n_0
    SLICE_X27Y329        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.271 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_775/CO[3]
                         net (fo=1, routed)           0.000     8.271    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_775_n_0
    SLICE_X27Y330        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.324 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_770/CO[3]
                         net (fo=1, routed)           0.000     8.324    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_770_n_0
    SLICE_X27Y331        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.377 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_765/CO[3]
                         net (fo=1, routed)           0.000     8.377    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_765_n_0
    SLICE_X27Y332        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.430 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_760/CO[3]
                         net (fo=1, routed)           0.000     8.430    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_760_n_0
    SLICE_X27Y333        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.483 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_755/CO[3]
                         net (fo=1, routed)           0.000     8.483    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_755_n_0
    SLICE_X27Y334        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.536 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_752/CO[3]
                         net (fo=1, routed)           0.000     8.536    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_752_n_0
    SLICE_X27Y335        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     8.613 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_751/CO[1]
                         net (fo=67, routed)          2.012    10.625    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_751_n_2
    SLICE_X28Y319        LUT2 (Prop_lut2_I1_O)        0.122    10.747 r  design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1446/O
                         net (fo=1, routed)           0.000    10.747    design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1446_n_0
    SLICE_X28Y319        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    11.014 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1361/CO[3]
                         net (fo=1, routed)           0.000    11.014    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1361_n_0
    SLICE_X28Y320        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.067 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1272/CO[3]
                         net (fo=1, routed)           0.000    11.067    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1272_n_0
    SLICE_X28Y321        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.120 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1183/CO[3]
                         net (fo=1, routed)           0.000    11.120    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1183_n_0
    SLICE_X28Y322        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.173 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1006/CO[3]
                         net (fo=1, routed)           0.000    11.173    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1006_n_0
    SLICE_X28Y323        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.226 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_871/CO[3]
                         net (fo=1, routed)           0.000    11.226    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_871_n_0
    SLICE_X28Y324        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.279 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_746/CO[3]
                         net (fo=1, routed)           0.007    11.286    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_746_n_0
    SLICE_X28Y325        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.339 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_675/CO[3]
                         net (fo=1, routed)           0.000    11.339    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_675_n_0
    SLICE_X28Y326        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.392 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_670/CO[3]
                         net (fo=1, routed)           0.000    11.392    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_670_n_0
    SLICE_X28Y327        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.445 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_665/CO[3]
                         net (fo=1, routed)           0.000    11.445    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_665_n_0
    SLICE_X28Y328        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.498 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_660/CO[3]
                         net (fo=1, routed)           0.000    11.498    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_660_n_0
    SLICE_X28Y329        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.551 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_655/CO[3]
                         net (fo=1, routed)           0.000    11.551    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_655_n_0
    SLICE_X28Y330        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.604 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_650/CO[3]
                         net (fo=1, routed)           0.000    11.604    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_650_n_0
    SLICE_X28Y331        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.657 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_645/CO[3]
                         net (fo=1, routed)           0.000    11.657    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_645_n_0
    SLICE_X28Y332        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.710 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_640/CO[3]
                         net (fo=1, routed)           0.000    11.710    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_640_n_0
    SLICE_X28Y333        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.763 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_635/CO[3]
                         net (fo=1, routed)           0.000    11.763    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_635_n_0
    SLICE_X28Y334        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.816 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_632/CO[3]
                         net (fo=1, routed)           0.000    11.816    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_632_n_0
    SLICE_X28Y335        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    11.893 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_631/CO[1]
                         net (fo=68, routed)          1.987    13.880    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_631_n_2
    SLICE_X29Y319        LUT2 (Prop_lut2_I1_O)        0.122    14.002 r  design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1443/O
                         net (fo=1, routed)           0.000    14.002    design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1443_n_0
    SLICE_X29Y319        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    14.269 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1356/CO[3]
                         net (fo=1, routed)           0.000    14.269    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1356_n_0
    SLICE_X29Y320        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.322 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1267/CO[3]
                         net (fo=1, routed)           0.000    14.322    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1267_n_0
    SLICE_X29Y321        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.375 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1178/CO[3]
                         net (fo=1, routed)           0.000    14.375    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1178_n_0
    SLICE_X29Y322        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.428 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1001/CO[3]
                         net (fo=1, routed)           0.000    14.428    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1001_n_0
    SLICE_X29Y323        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.481 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_866/CO[3]
                         net (fo=1, routed)           0.000    14.481    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_866_n_0
    SLICE_X29Y324        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.534 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_741/CO[3]
                         net (fo=1, routed)           0.007    14.541    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_741_n_0
    SLICE_X29Y325        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.594 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_626/CO[3]
                         net (fo=1, routed)           0.000    14.594    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_626_n_0
    SLICE_X29Y326        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.647 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_560/CO[3]
                         net (fo=1, routed)           0.000    14.647    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_560_n_0
    SLICE_X29Y327        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.700 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_555/CO[3]
                         net (fo=1, routed)           0.000    14.700    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_555_n_0
    SLICE_X29Y328        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.753 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_550/CO[3]
                         net (fo=1, routed)           0.000    14.753    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_550_n_0
    SLICE_X29Y329        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.806 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_545/CO[3]
                         net (fo=1, routed)           0.000    14.806    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_545_n_0
    SLICE_X29Y330        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.859 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_540/CO[3]
                         net (fo=1, routed)           0.000    14.859    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_540_n_0
    SLICE_X29Y331        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.912 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_535/CO[3]
                         net (fo=1, routed)           0.000    14.912    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_535_n_0
    SLICE_X29Y332        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.965 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_530/CO[3]
                         net (fo=1, routed)           0.000    14.965    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_530_n_0
    SLICE_X29Y333        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.018 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_525/CO[3]
                         net (fo=1, routed)           0.000    15.018    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_525_n_0
    SLICE_X29Y334        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.071 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_522/CO[3]
                         net (fo=1, routed)           0.000    15.071    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_522_n_0
    SLICE_X29Y335        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    15.148 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_521/CO[1]
                         net (fo=68, routed)          1.992    17.140    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_521_n_2
    SLICE_X31Y319        LUT2 (Prop_lut2_I1_O)        0.122    17.262 r  design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1439/O
                         net (fo=1, routed)           0.000    17.262    design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1439_n_0
    SLICE_X31Y319        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    17.529 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1351/CO[3]
                         net (fo=1, routed)           0.000    17.529    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1351_n_0
    SLICE_X31Y320        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.582 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1262/CO[3]
                         net (fo=1, routed)           0.000    17.582    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1262_n_0
    SLICE_X31Y321        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.635 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1173/CO[3]
                         net (fo=1, routed)           0.000    17.635    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1173_n_0
    SLICE_X31Y322        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.688 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_996/CO[3]
                         net (fo=1, routed)           0.000    17.688    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_996_n_0
    SLICE_X31Y323        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.741 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_861/CO[3]
                         net (fo=1, routed)           0.000    17.741    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_861_n_0
    SLICE_X31Y324        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.794 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_736/CO[3]
                         net (fo=1, routed)           0.007    17.802    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_736_n_0
    SLICE_X31Y325        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.855 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_621/CO[3]
                         net (fo=1, routed)           0.000    17.855    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_621_n_0
    SLICE_X31Y326        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.908 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_516/CO[3]
                         net (fo=1, routed)           0.000    17.908    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_516_n_0
    SLICE_X31Y327        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.961 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_455/CO[3]
                         net (fo=1, routed)           0.000    17.961    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_455_n_0
    SLICE_X31Y328        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.014 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_450/CO[3]
                         net (fo=1, routed)           0.000    18.014    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_450_n_0
    SLICE_X31Y329        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.067 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_445/CO[3]
                         net (fo=1, routed)           0.000    18.067    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_445_n_0
    SLICE_X31Y330        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.120 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_440/CO[3]
                         net (fo=1, routed)           0.000    18.120    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_440_n_0
    SLICE_X31Y331        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.173 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_435/CO[3]
                         net (fo=1, routed)           0.000    18.173    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_435_n_0
    SLICE_X31Y332        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.226 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_430/CO[3]
                         net (fo=1, routed)           0.000    18.226    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_430_n_0
    SLICE_X31Y333        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.279 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_425/CO[3]
                         net (fo=1, routed)           0.000    18.279    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_425_n_0
    SLICE_X31Y334        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.332 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_422/CO[3]
                         net (fo=1, routed)           0.000    18.332    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_422_n_0
    SLICE_X31Y335        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    18.409 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_421/CO[1]
                         net (fo=68, routed)          2.128    20.537    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_421_n_2
    SLICE_X32Y319        LUT2 (Prop_lut2_I1_O)        0.122    20.659 r  design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1435/O
                         net (fo=1, routed)           0.000    20.659    design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1435_n_0
    SLICE_X32Y319        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    20.915 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1346/CO[3]
                         net (fo=1, routed)           0.000    20.915    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1346_n_0
    SLICE_X32Y320        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.969 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1257/CO[3]
                         net (fo=1, routed)           0.000    20.969    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1257_n_0
    SLICE_X32Y321        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.023 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1168/CO[3]
                         net (fo=1, routed)           0.000    21.023    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1168_n_0
    SLICE_X32Y322        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.077 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_991/CO[3]
                         net (fo=1, routed)           0.000    21.077    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_991_n_0
    SLICE_X32Y323        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.131 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_856/CO[3]
                         net (fo=1, routed)           0.000    21.131    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_856_n_0
    SLICE_X32Y324        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.185 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_731/CO[3]
                         net (fo=1, routed)           0.007    21.192    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_731_n_0
    SLICE_X32Y325        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.246 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_616/CO[3]
                         net (fo=1, routed)           0.000    21.246    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_616_n_0
    SLICE_X32Y326        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.300 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_511/CO[3]
                         net (fo=1, routed)           0.000    21.300    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_511_n_0
    SLICE_X32Y327        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.354 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_416/CO[3]
                         net (fo=1, routed)           0.000    21.354    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_416_n_0
    SLICE_X32Y328        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.408 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_360/CO[3]
                         net (fo=1, routed)           0.000    21.408    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_360_n_0
    SLICE_X32Y329        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.462 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_355/CO[3]
                         net (fo=1, routed)           0.000    21.462    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_355_n_0
    SLICE_X32Y330        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.516 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_350/CO[3]
                         net (fo=1, routed)           0.000    21.516    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_350_n_0
    SLICE_X32Y331        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.570 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_345/CO[3]
                         net (fo=1, routed)           0.000    21.570    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_345_n_0
    SLICE_X32Y332        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.624 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_340/CO[3]
                         net (fo=1, routed)           0.000    21.624    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_340_n_0
    SLICE_X32Y333        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.678 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_335/CO[3]
                         net (fo=1, routed)           0.000    21.678    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_335_n_0
    SLICE_X32Y334        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.732 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_332/CO[3]
                         net (fo=1, routed)           0.000    21.732    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_332_n_0
    SLICE_X32Y335        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    21.808 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_331/CO[1]
                         net (fo=68, routed)          2.003    23.811    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_331_n_2
    SLICE_X33Y319        LUT5 (Prop_lut5_I1_O)        0.124    23.935 r  design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1429/O
                         net (fo=1, routed)           0.000    23.935    design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1429_n_0
    SLICE_X33Y319        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    24.128 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1341/CO[3]
                         net (fo=1, routed)           0.000    24.128    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1341_n_0
    SLICE_X33Y320        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.181 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1252/CO[3]
                         net (fo=1, routed)           0.000    24.181    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1252_n_0
    SLICE_X33Y321        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.234 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1163/CO[3]
                         net (fo=1, routed)           0.000    24.234    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1163_n_0
    SLICE_X33Y322        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.287 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_986/CO[3]
                         net (fo=1, routed)           0.000    24.287    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_986_n_0
    SLICE_X33Y323        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.340 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_851/CO[3]
                         net (fo=1, routed)           0.000    24.340    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_851_n_0
    SLICE_X33Y324        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.393 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_726/CO[3]
                         net (fo=1, routed)           0.007    24.401    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_726_n_0
    SLICE_X33Y325        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.454 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_611/CO[3]
                         net (fo=1, routed)           0.000    24.454    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_611_n_0
    SLICE_X33Y326        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.507 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_506/CO[3]
                         net (fo=1, routed)           0.000    24.507    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_506_n_0
    SLICE_X33Y327        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.560 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_411/CO[3]
                         net (fo=1, routed)           0.000    24.560    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_411_n_0
    SLICE_X33Y328        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.613 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_326/CO[3]
                         net (fo=1, routed)           0.000    24.613    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_326_n_0
    SLICE_X33Y329        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.666 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_275/CO[3]
                         net (fo=1, routed)           0.000    24.666    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_275_n_0
    SLICE_X33Y330        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.719 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_270/CO[3]
                         net (fo=1, routed)           0.000    24.719    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_270_n_0
    SLICE_X33Y331        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.772 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_265/CO[3]
                         net (fo=1, routed)           0.000    24.772    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_265_n_0
    SLICE_X33Y332        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.825 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_260/CO[3]
                         net (fo=1, routed)           0.000    24.825    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_260_n_0
    SLICE_X33Y333        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.878 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_255/CO[3]
                         net (fo=1, routed)           0.000    24.878    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_255_n_0
    SLICE_X33Y334        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.931 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_252/CO[3]
                         net (fo=1, routed)           0.000    24.931    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_252_n_0
    SLICE_X33Y335        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    25.008 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_251/CO[1]
                         net (fo=68, routed)          1.996    27.004    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_251_n_2
    SLICE_X34Y319        LUT2 (Prop_lut2_I1_O)        0.122    27.126 r  design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1427/O
                         net (fo=1, routed)           0.000    27.126    design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1427_n_0
    SLICE_X34Y319        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    27.382 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1336/CO[3]
                         net (fo=1, routed)           0.000    27.382    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1336_n_0
    SLICE_X34Y320        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.436 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1247/CO[3]
                         net (fo=1, routed)           0.000    27.436    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1247_n_0
    SLICE_X34Y321        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.490 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1158/CO[3]
                         net (fo=1, routed)           0.000    27.490    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1158_n_0
    SLICE_X34Y322        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.544 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_981/CO[3]
                         net (fo=1, routed)           0.000    27.544    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_981_n_0
    SLICE_X34Y323        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.598 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_846/CO[3]
                         net (fo=1, routed)           0.000    27.598    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_846_n_0
    SLICE_X34Y324        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.652 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_721/CO[3]
                         net (fo=1, routed)           0.007    27.659    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_721_n_0
    SLICE_X34Y325        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.713 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_606/CO[3]
                         net (fo=1, routed)           0.000    27.713    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_606_n_0
    SLICE_X34Y326        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.767 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_501/CO[3]
                         net (fo=1, routed)           0.000    27.767    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_501_n_0
    SLICE_X34Y327        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.821 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_406/CO[3]
                         net (fo=1, routed)           0.000    27.821    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_406_n_0
    SLICE_X34Y328        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.875 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_321/CO[3]
                         net (fo=1, routed)           0.000    27.875    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_321_n_0
    SLICE_X34Y329        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.929 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_246/CO[3]
                         net (fo=1, routed)           0.000    27.929    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_246_n_0
    SLICE_X34Y330        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.983 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_200/CO[3]
                         net (fo=1, routed)           0.000    27.983    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_200_n_0
    SLICE_X34Y331        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.037 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_195/CO[3]
                         net (fo=1, routed)           0.000    28.037    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_195_n_0
    SLICE_X34Y332        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.091 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_190/CO[3]
                         net (fo=1, routed)           0.000    28.091    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_190_n_0
    SLICE_X34Y333        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.145 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_185/CO[3]
                         net (fo=1, routed)           0.000    28.145    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_185_n_0
    SLICE_X34Y334        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.199 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_182/CO[3]
                         net (fo=1, routed)           0.000    28.199    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_182_n_0
    SLICE_X34Y335        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    28.275 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_181/CO[1]
                         net (fo=68, routed)          1.921    30.195    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_181_n_2
    SLICE_X35Y319        LUT2 (Prop_lut2_I1_O)        0.124    30.319 r  design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1423/O
                         net (fo=1, routed)           0.000    30.319    design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1423_n_0
    SLICE_X35Y319        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    30.586 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1331/CO[3]
                         net (fo=1, routed)           0.000    30.586    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1331_n_0
    SLICE_X35Y320        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.639 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1242/CO[3]
                         net (fo=1, routed)           0.000    30.639    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1242_n_0
    SLICE_X35Y321        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.692 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1153/CO[3]
                         net (fo=1, routed)           0.000    30.692    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1153_n_0
    SLICE_X35Y322        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.745 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_976/CO[3]
                         net (fo=1, routed)           0.000    30.745    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_976_n_0
    SLICE_X35Y323        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.798 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_841/CO[3]
                         net (fo=1, routed)           0.000    30.798    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_841_n_0
    SLICE_X35Y324        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.851 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_716/CO[3]
                         net (fo=1, routed)           0.007    30.859    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_716_n_0
    SLICE_X35Y325        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.912 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_601/CO[3]
                         net (fo=1, routed)           0.000    30.912    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_601_n_0
    SLICE_X35Y326        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.965 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_496/CO[3]
                         net (fo=1, routed)           0.000    30.965    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_496_n_0
    SLICE_X35Y327        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.018 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_401/CO[3]
                         net (fo=1, routed)           0.000    31.018    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_401_n_0
    SLICE_X35Y328        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.071 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_316/CO[3]
                         net (fo=1, routed)           0.000    31.071    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_316_n_0
    SLICE_X35Y329        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.124 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_241/CO[3]
                         net (fo=1, routed)           0.000    31.124    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_241_n_0
    SLICE_X35Y330        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.177 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_176/CO[3]
                         net (fo=1, routed)           0.000    31.177    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_176_n_0
    SLICE_X35Y331        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.230 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_135/CO[3]
                         net (fo=1, routed)           0.000    31.230    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_135_n_0
    SLICE_X35Y332        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.283 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_130/CO[3]
                         net (fo=1, routed)           0.000    31.283    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_130_n_0
    SLICE_X35Y333        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.336 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_125/CO[3]
                         net (fo=1, routed)           0.000    31.336    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_125_n_0
    SLICE_X35Y334        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.389 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_122/CO[3]
                         net (fo=1, routed)           0.000    31.389    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_122_n_0
    SLICE_X35Y335        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    31.466 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_121/CO[1]
                         net (fo=68, routed)          2.162    33.627    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_121_n_2
    SLICE_X37Y318        LUT5 (Prop_lut5_I1_O)        0.122    33.749 r  design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1417/O
                         net (fo=1, routed)           0.000    33.749    design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1417_n_0
    SLICE_X37Y318        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    33.942 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1322/CO[3]
                         net (fo=1, routed)           0.000    33.942    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1322_n_0
    SLICE_X37Y319        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.995 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1233/CO[3]
                         net (fo=1, routed)           0.000    33.995    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1233_n_0
    SLICE_X37Y320        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.048 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1144/CO[3]
                         net (fo=1, routed)           0.000    34.048    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1144_n_0
    SLICE_X37Y321        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.101 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_967/CO[3]
                         net (fo=1, routed)           0.000    34.101    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_967_n_0
    SLICE_X37Y322        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.154 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_832/CO[3]
                         net (fo=1, routed)           0.000    34.154    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_832_n_0
    SLICE_X37Y323        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.207 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_707/CO[3]
                         net (fo=1, routed)           0.000    34.207    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_707_n_0
    SLICE_X37Y324        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.260 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_592/CO[3]
                         net (fo=1, routed)           0.007    34.268    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_592_n_0
    SLICE_X37Y325        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.321 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_487/CO[3]
                         net (fo=1, routed)           0.000    34.321    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_487_n_0
    SLICE_X37Y326        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.374 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_392/CO[3]
                         net (fo=1, routed)           0.000    34.374    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_392_n_0
    SLICE_X37Y327        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.427 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_307/CO[3]
                         net (fo=1, routed)           0.000    34.427    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_307_n_0
    SLICE_X37Y328        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.480 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_232/CO[3]
                         net (fo=1, routed)           0.000    34.480    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_232_n_0
    SLICE_X37Y329        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.533 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_167/CO[3]
                         net (fo=1, routed)           0.000    34.533    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_167_n_0
    SLICE_X37Y330        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.586 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_112/CO[3]
                         net (fo=1, routed)           0.000    34.586    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_112_n_0
    SLICE_X37Y331        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.639 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_77/CO[3]
                         net (fo=1, routed)           0.000    34.639    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_77_n_0
    SLICE_X37Y332        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.692 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_72/CO[3]
                         net (fo=1, routed)           0.000    34.692    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_72_n_0
    SLICE_X37Y333        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.745 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_69/CO[3]
                         net (fo=1, routed)           0.000    34.745    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_69_n_0
    SLICE_X37Y334        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    34.822 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_68/CO[1]
                         net (fo=68, routed)          1.822    36.643    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_68_n_2
    SLICE_X40Y317        LUT2 (Prop_lut2_I1_O)        0.122    36.765 r  design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1411/O
                         net (fo=1, routed)           0.000    36.765    design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1411_n_0
    SLICE_X40Y317        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    37.032 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1316/CO[3]
                         net (fo=1, routed)           0.000    37.032    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1316_n_0
    SLICE_X40Y318        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.085 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1227/CO[3]
                         net (fo=1, routed)           0.000    37.085    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1227_n_0
    SLICE_X40Y319        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.138 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1138/CO[3]
                         net (fo=1, routed)           0.000    37.138    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1138_n_0
    SLICE_X40Y320        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.191 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_961/CO[3]
                         net (fo=1, routed)           0.000    37.191    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_961_n_0
    SLICE_X40Y321        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.244 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_826/CO[3]
                         net (fo=1, routed)           0.000    37.244    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_826_n_0
    SLICE_X40Y322        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.297 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_701/CO[3]
                         net (fo=1, routed)           0.000    37.297    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_701_n_0
    SLICE_X40Y323        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.350 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_586/CO[3]
                         net (fo=1, routed)           0.000    37.350    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_586_n_0
    SLICE_X40Y324        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.403 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_481/CO[3]
                         net (fo=1, routed)           0.007    37.410    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_481_n_0
    SLICE_X40Y325        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.463 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_386/CO[3]
                         net (fo=1, routed)           0.000    37.463    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_386_n_0
    SLICE_X40Y326        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.516 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_301/CO[3]
                         net (fo=1, routed)           0.000    37.516    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_301_n_0
    SLICE_X40Y327        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.569 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_226/CO[3]
                         net (fo=1, routed)           0.000    37.569    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_226_n_0
    SLICE_X40Y328        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.622 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_161/CO[3]
                         net (fo=1, routed)           0.000    37.622    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_161_n_0
    SLICE_X40Y329        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.675 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_106/CO[3]
                         net (fo=1, routed)           0.000    37.675    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_106_n_0
    SLICE_X40Y330        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.728 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_62/CO[3]
                         net (fo=1, routed)           0.000    37.728    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_62_n_0
    SLICE_X40Y331        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.781 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    37.781    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_35_n_0
    SLICE_X40Y332        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.834 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_32/CO[3]
                         net (fo=1, routed)           0.000    37.834    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_32_n_0
    SLICE_X40Y333        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    37.911 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_31/CO[1]
                         net (fo=68, routed)          1.622    39.534    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_31_n_2
    SLICE_X43Y320        LUT2 (Prop_lut2_I1_O)        0.122    39.656 r  design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1406/O
                         net (fo=1, routed)           0.000    39.656    design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1406_n_0
    SLICE_X43Y320        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    39.923 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1311/CO[3]
                         net (fo=1, routed)           0.000    39.923    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1311_n_0
    SLICE_X43Y321        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    39.976 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1222/CO[3]
                         net (fo=1, routed)           0.000    39.976    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1222_n_0
    SLICE_X43Y322        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    40.029 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1133/CO[3]
                         net (fo=1, routed)           0.000    40.029    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1133_n_0
    SLICE_X43Y323        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    40.082 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_956/CO[3]
                         net (fo=1, routed)           0.000    40.082    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_956_n_0
    SLICE_X43Y324        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    40.135 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_821/CO[3]
                         net (fo=1, routed)           0.007    40.142    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_821_n_0
    SLICE_X43Y325        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    40.195 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_696/CO[3]
                         net (fo=1, routed)           0.000    40.195    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_696_n_0
    SLICE_X43Y326        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    40.248 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_581/CO[3]
                         net (fo=1, routed)           0.000    40.248    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_581_n_0
    SLICE_X43Y327        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    40.301 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_476/CO[3]
                         net (fo=1, routed)           0.000    40.301    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_476_n_0
    SLICE_X43Y328        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    40.354 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_381/CO[3]
                         net (fo=1, routed)           0.000    40.354    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_381_n_0
    SLICE_X43Y329        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    40.407 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_296/CO[3]
                         net (fo=1, routed)           0.000    40.407    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_296_n_0
    SLICE_X43Y330        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    40.460 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_221/CO[3]
                         net (fo=1, routed)           0.000    40.460    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_221_n_0
    SLICE_X43Y331        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    40.513 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_156/CO[3]
                         net (fo=1, routed)           0.000    40.513    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_156_n_0
    SLICE_X43Y332        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    40.566 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_101/CO[3]
                         net (fo=1, routed)           0.000    40.566    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_101_n_0
    SLICE_X43Y333        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    40.619 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_57/CO[3]
                         net (fo=1, routed)           0.000    40.619    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_57_n_0
    SLICE_X43Y334        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    40.672 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    40.672    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_26_n_0
    SLICE_X43Y335        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    40.725 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    40.725    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_13_n_0
    SLICE_X43Y336        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    40.802 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_12/CO[1]
                         net (fo=68, routed)          1.705    42.507    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_12_n_2
    SLICE_X44Y320        LUT2 (Prop_lut2_I1_O)        0.122    42.629 r  design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1402/O
                         net (fo=1, routed)           0.000    42.629    design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1402_n_0
    SLICE_X44Y320        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    42.896 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1310/CO[3]
                         net (fo=1, routed)           0.000    42.896    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1310_n_0
    SLICE_X44Y321        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    42.949 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1221/CO[3]
                         net (fo=1, routed)           0.000    42.949    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1221_n_0
    SLICE_X44Y322        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.002 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1132/CO[3]
                         net (fo=1, routed)           0.000    43.002    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1132_n_0
    SLICE_X44Y323        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.055 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_955/CO[3]
                         net (fo=1, routed)           0.000    43.055    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_955_n_0
    SLICE_X44Y324        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.108 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_820/CO[3]
                         net (fo=1, routed)           0.007    43.115    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_820_n_0
    SLICE_X44Y325        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.168 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_695/CO[3]
                         net (fo=1, routed)           0.000    43.168    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_695_n_0
    SLICE_X44Y326        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.221 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_580/CO[3]
                         net (fo=1, routed)           0.000    43.221    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_580_n_0
    SLICE_X44Y327        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.274 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_475/CO[3]
                         net (fo=1, routed)           0.000    43.274    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_475_n_0
    SLICE_X44Y328        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.327 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_380/CO[3]
                         net (fo=1, routed)           0.000    43.327    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_380_n_0
    SLICE_X44Y329        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.380 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_295/CO[3]
                         net (fo=1, routed)           0.000    43.380    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_295_n_0
    SLICE_X44Y330        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.433 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_220/CO[3]
                         net (fo=1, routed)           0.000    43.433    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_220_n_0
    SLICE_X44Y331        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.486 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_155/CO[3]
                         net (fo=1, routed)           0.000    43.486    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_155_n_0
    SLICE_X44Y332        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.539 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_100/CO[3]
                         net (fo=1, routed)           0.000    43.539    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_100_n_0
    SLICE_X44Y333        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.592 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_56/CO[3]
                         net (fo=1, routed)           0.000    43.592    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_56_n_0
    SLICE_X44Y334        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.645 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.645    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_25_n_0
    SLICE_X44Y335        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.698 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000    43.698    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_11_n_0
    SLICE_X44Y336        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    43.775 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_7/CO[1]
                         net (fo=69, routed)          1.965    45.740    design_1_i/FREQ_counter_PSK/inst/FTW1[15]
    SLICE_X46Y320        LUT2 (Prop_lut2_I1_O)        0.122    45.862 r  design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1461/O
                         net (fo=1, routed)           0.000    45.862    design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1461_n_0
    SLICE_X46Y320        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    46.118 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1384/CO[3]
                         net (fo=1, routed)           0.000    46.118    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1384_n_0
    SLICE_X46Y321        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    46.172 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1295/CO[3]
                         net (fo=1, routed)           0.000    46.172    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1295_n_0
    SLICE_X46Y322        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    46.226 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1206/CO[3]
                         net (fo=1, routed)           0.000    46.226    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1206_n_0
    SLICE_X46Y323        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    46.280 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1117/CO[3]
                         net (fo=1, routed)           0.000    46.280    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1117_n_0
    SLICE_X46Y324        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    46.334 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_940/CO[3]
                         net (fo=1, routed)           0.007    46.342    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_940_n_0
    SLICE_X46Y325        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    46.396 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_805/CO[3]
                         net (fo=1, routed)           0.000    46.396    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_805_n_0
    SLICE_X46Y326        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    46.450 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_680/CO[3]
                         net (fo=1, routed)           0.000    46.450    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_680_n_0
    SLICE_X46Y327        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    46.504 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_565/CO[3]
                         net (fo=1, routed)           0.000    46.504    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_565_n_0
    SLICE_X46Y328        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    46.558 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_460/CO[3]
                         net (fo=1, routed)           0.000    46.558    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_460_n_0
    SLICE_X46Y329        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    46.612 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_365/CO[3]
                         net (fo=1, routed)           0.000    46.612    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_365_n_0
    SLICE_X46Y330        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    46.666 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_280/CO[3]
                         net (fo=1, routed)           0.000    46.666    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_280_n_0
    SLICE_X46Y331        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    46.720 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_205/CO[3]
                         net (fo=1, routed)           0.000    46.720    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_205_n_0
    SLICE_X46Y332        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    46.774 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_140/CO[3]
                         net (fo=1, routed)           0.000    46.774    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_140_n_0
    SLICE_X46Y333        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    46.828 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_85/CO[3]
                         net (fo=1, routed)           0.000    46.828    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_85_n_0
    SLICE_X46Y334        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    46.882 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    46.882    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_41_n_0
    SLICE_X46Y335        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    46.936 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    46.936    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_16_n_0
    SLICE_X46Y336        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    47.012 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_8/CO[1]
                         net (fo=69, routed)          1.795    48.806    design_1_i/FREQ_counter_PSK/inst/FTW1[14]
    SLICE_X47Y320        LUT2 (Prop_lut2_I1_O)        0.124    48.930 r  design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1465/O
                         net (fo=1, routed)           0.000    48.930    design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1465_n_0
    SLICE_X47Y320        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    49.197 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1389/CO[3]
                         net (fo=1, routed)           0.000    49.197    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1389_n_0
    SLICE_X47Y321        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    49.250 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1300/CO[3]
                         net (fo=1, routed)           0.000    49.250    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1300_n_0
    SLICE_X47Y322        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    49.303 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1211/CO[3]
                         net (fo=1, routed)           0.000    49.303    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1211_n_0
    SLICE_X47Y323        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    49.356 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1122/CO[3]
                         net (fo=1, routed)           0.000    49.356    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1122_n_0
    SLICE_X47Y324        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    49.409 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_945/CO[3]
                         net (fo=1, routed)           0.007    49.417    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_945_n_0
    SLICE_X47Y325        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    49.470 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_810/CO[3]
                         net (fo=1, routed)           0.000    49.470    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_810_n_0
    SLICE_X47Y326        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    49.523 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_685/CO[3]
                         net (fo=1, routed)           0.000    49.523    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_685_n_0
    SLICE_X47Y327        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    49.576 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_570/CO[3]
                         net (fo=1, routed)           0.000    49.576    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_570_n_0
    SLICE_X47Y328        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    49.629 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_465/CO[3]
                         net (fo=1, routed)           0.000    49.629    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_465_n_0
    SLICE_X47Y329        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    49.682 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_370/CO[3]
                         net (fo=1, routed)           0.000    49.682    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_370_n_0
    SLICE_X47Y330        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    49.735 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_285/CO[3]
                         net (fo=1, routed)           0.000    49.735    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_285_n_0
    SLICE_X47Y331        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    49.788 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_210/CO[3]
                         net (fo=1, routed)           0.000    49.788    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_210_n_0
    SLICE_X47Y332        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    49.841 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_145/CO[3]
                         net (fo=1, routed)           0.000    49.841    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_145_n_0
    SLICE_X47Y333        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    49.894 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_90/CO[3]
                         net (fo=1, routed)           0.000    49.894    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_90_n_0
    SLICE_X47Y334        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    49.947 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    49.947    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_46_n_0
    SLICE_X47Y335        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    50.000 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_19/CO[3]
                         net (fo=1, routed)           0.000    50.000    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_19_n_0
    SLICE_X47Y336        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    50.077 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_9/CO[1]
                         net (fo=69, routed)          2.361    52.438    design_1_i/FREQ_counter_PSK/inst/FTW1[13]
    SLICE_X48Y318        LUT2 (Prop_lut2_I1_O)        0.122    52.560 r  design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1469/O
                         net (fo=1, routed)           0.000    52.560    design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1469_n_0
    SLICE_X48Y318        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    52.816 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1394/CO[3]
                         net (fo=1, routed)           0.000    52.816    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1394_n_0
    SLICE_X48Y319        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    52.870 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1305/CO[3]
                         net (fo=1, routed)           0.000    52.870    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1305_n_0
    SLICE_X48Y320        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    52.924 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1216/CO[3]
                         net (fo=1, routed)           0.000    52.924    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1216_n_0
    SLICE_X48Y321        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    52.978 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1127/CO[3]
                         net (fo=1, routed)           0.000    52.978    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1127_n_0
    SLICE_X48Y322        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    53.032 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_950/CO[3]
                         net (fo=1, routed)           0.000    53.032    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_950_n_0
    SLICE_X48Y323        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    53.086 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_815/CO[3]
                         net (fo=1, routed)           0.000    53.086    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_815_n_0
    SLICE_X48Y324        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    53.140 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_690/CO[3]
                         net (fo=1, routed)           0.007    53.147    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_690_n_0
    SLICE_X48Y325        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    53.201 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_575/CO[3]
                         net (fo=1, routed)           0.000    53.201    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_575_n_0
    SLICE_X48Y326        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    53.255 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_470/CO[3]
                         net (fo=1, routed)           0.000    53.255    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_470_n_0
    SLICE_X48Y327        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    53.309 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_375/CO[3]
                         net (fo=1, routed)           0.000    53.309    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_375_n_0
    SLICE_X48Y328        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    53.363 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_290/CO[3]
                         net (fo=1, routed)           0.000    53.363    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_290_n_0
    SLICE_X48Y329        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    53.417 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_215/CO[3]
                         net (fo=1, routed)           0.000    53.417    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_215_n_0
    SLICE_X48Y330        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    53.471 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_150/CO[3]
                         net (fo=1, routed)           0.000    53.471    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_150_n_0
    SLICE_X48Y331        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    53.525 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_95/CO[3]
                         net (fo=1, routed)           0.000    53.525    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_95_n_0
    SLICE_X48Y332        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    53.579 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    53.579    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_51_n_0
    SLICE_X48Y333        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    53.633 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_22/CO[3]
                         net (fo=1, routed)           0.000    53.633    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_22_n_0
    SLICE_X48Y334        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    53.709 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_10/CO[1]
                         net (fo=69, routed)          2.195    55.905    design_1_i/FREQ_counter_PSK/inst/FTW1[12]
    SLICE_X45Y317        LUT5 (Prop_lut5_I1_O)        0.124    56.029 r  design_1_i/FREQ_counter_PSK/inst/FTW[11]_i_306/O
                         net (fo=1, routed)           0.000    56.029    design_1_i/FREQ_counter_PSK/inst/FTW[11]_i_306_n_0
    SLICE_X45Y317        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    56.288 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_282/CO[3]
                         net (fo=1, routed)           0.000    56.288    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_282_n_0
    SLICE_X45Y318        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    56.341 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_262/CO[3]
                         net (fo=1, routed)           0.000    56.341    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_262_n_0
    SLICE_X45Y319        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    56.394 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_242/CO[3]
                         net (fo=1, routed)           0.000    56.394    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_242_n_0
    SLICE_X45Y320        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    56.447 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_222/CO[3]
                         net (fo=1, routed)           0.000    56.447    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_222_n_0
    SLICE_X45Y321        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    56.500 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_202/CO[3]
                         net (fo=1, routed)           0.000    56.500    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_202_n_0
    SLICE_X45Y322        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    56.553 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_182/CO[3]
                         net (fo=1, routed)           0.000    56.553    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_182_n_0
    SLICE_X45Y323        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    56.606 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_162/CO[3]
                         net (fo=1, routed)           0.000    56.606    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_162_n_0
    SLICE_X45Y324        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    56.659 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_142/CO[3]
                         net (fo=1, routed)           0.007    56.666    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_142_n_0
    SLICE_X45Y325        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    56.719 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_122/CO[3]
                         net (fo=1, routed)           0.000    56.719    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_122_n_0
    SLICE_X45Y326        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    56.772 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_102/CO[3]
                         net (fo=1, routed)           0.000    56.772    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_102_n_0
    SLICE_X45Y327        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    56.825 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_82/CO[3]
                         net (fo=1, routed)           0.000    56.825    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_82_n_0
    SLICE_X45Y328        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    56.878 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_62/CO[3]
                         net (fo=1, routed)           0.000    56.878    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_62_n_0
    SLICE_X45Y329        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    56.931 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_42/CO[3]
                         net (fo=1, routed)           0.000    56.931    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_42_n_0
    SLICE_X45Y330        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    56.984 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_22/CO[3]
                         net (fo=1, routed)           0.000    56.984    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_22_n_0
    SLICE_X45Y331        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    57.037 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    57.037    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_10_n_0
    SLICE_X45Y332        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    57.114 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_6/CO[1]
                         net (fo=69, routed)          2.625    59.739    design_1_i/FREQ_counter_PSK/inst/FTW1[11]
    SLICE_X43Y298        LUT5 (Prop_lut5_I1_O)        0.122    59.861 r  design_1_i/FREQ_counter_PSK/inst/FTW[11]_i_327/O
                         net (fo=1, routed)           0.000    59.861    design_1_i/FREQ_counter_PSK/inst/FTW[11]_i_327_n_0
    SLICE_X43Y298        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    60.054 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_307/CO[3]
                         net (fo=1, routed)           0.000    60.054    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_307_n_0
    SLICE_X43Y299        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    60.107 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_287/CO[3]
                         net (fo=1, routed)           0.001    60.108    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_287_n_0
    SLICE_X43Y300        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    60.161 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_267/CO[3]
                         net (fo=1, routed)           0.000    60.161    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_267_n_0
    SLICE_X43Y301        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    60.214 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_247/CO[3]
                         net (fo=1, routed)           0.000    60.214    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_247_n_0
    SLICE_X43Y302        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    60.267 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_227/CO[3]
                         net (fo=1, routed)           0.000    60.267    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_227_n_0
    SLICE_X43Y303        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    60.320 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_207/CO[3]
                         net (fo=1, routed)           0.000    60.320    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_207_n_0
    SLICE_X43Y304        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    60.373 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_187/CO[3]
                         net (fo=1, routed)           0.000    60.373    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_187_n_0
    SLICE_X43Y305        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    60.426 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_167/CO[3]
                         net (fo=1, routed)           0.000    60.426    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_167_n_0
    SLICE_X43Y306        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    60.479 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_147/CO[3]
                         net (fo=1, routed)           0.000    60.479    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_147_n_0
    SLICE_X43Y307        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    60.532 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_127/CO[3]
                         net (fo=1, routed)           0.000    60.532    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_127_n_0
    SLICE_X43Y308        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    60.585 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_107/CO[3]
                         net (fo=1, routed)           0.000    60.585    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_107_n_0
    SLICE_X43Y309        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    60.638 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_87/CO[3]
                         net (fo=1, routed)           0.000    60.638    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_87_n_0
    SLICE_X43Y310        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    60.691 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_67/CO[3]
                         net (fo=1, routed)           0.000    60.691    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_67_n_0
    SLICE_X43Y311        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    60.744 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_47/CO[3]
                         net (fo=1, routed)           0.000    60.744    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_47_n_0
    SLICE_X43Y312        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    60.797 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_27/CO[3]
                         net (fo=1, routed)           0.000    60.797    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_27_n_0
    SLICE_X43Y313        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    60.850 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.850    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_13_n_0
    SLICE_X43Y314        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    60.927 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_7/CO[1]
                         net (fo=69, routed)          1.994    62.920    design_1_i/FREQ_counter_PSK/inst/FTW1[10]
    SLICE_X44Y298        LUT2 (Prop_lut2_I1_O)        0.122    63.042 r  design_1_i/FREQ_counter_PSK/inst/FTW[11]_i_333/O
                         net (fo=1, routed)           0.000    63.042    design_1_i/FREQ_counter_PSK/inst/FTW[11]_i_333_n_0
    SLICE_X44Y298        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    63.309 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_312/CO[3]
                         net (fo=1, routed)           0.000    63.309    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_312_n_0
    SLICE_X44Y299        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    63.362 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_292/CO[3]
                         net (fo=1, routed)           0.001    63.363    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_292_n_0
    SLICE_X44Y300        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    63.416 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_272/CO[3]
                         net (fo=1, routed)           0.000    63.416    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_272_n_0
    SLICE_X44Y301        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    63.469 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_252/CO[3]
                         net (fo=1, routed)           0.000    63.469    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_252_n_0
    SLICE_X44Y302        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    63.522 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_232/CO[3]
                         net (fo=1, routed)           0.000    63.522    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_232_n_0
    SLICE_X44Y303        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    63.575 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_212/CO[3]
                         net (fo=1, routed)           0.000    63.575    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_212_n_0
    SLICE_X44Y304        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    63.628 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_192/CO[3]
                         net (fo=1, routed)           0.000    63.628    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_192_n_0
    SLICE_X44Y305        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    63.681 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_172/CO[3]
                         net (fo=1, routed)           0.000    63.681    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_172_n_0
    SLICE_X44Y306        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    63.734 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_152/CO[3]
                         net (fo=1, routed)           0.000    63.734    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_152_n_0
    SLICE_X44Y307        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    63.787 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_132/CO[3]
                         net (fo=1, routed)           0.000    63.787    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_132_n_0
    SLICE_X44Y308        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    63.840 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_112/CO[3]
                         net (fo=1, routed)           0.000    63.840    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_112_n_0
    SLICE_X44Y309        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    63.893 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_92/CO[3]
                         net (fo=1, routed)           0.000    63.893    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_92_n_0
    SLICE_X44Y310        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    63.946 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_72/CO[3]
                         net (fo=1, routed)           0.000    63.946    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_72_n_0
    SLICE_X44Y311        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    63.999 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_52/CO[3]
                         net (fo=1, routed)           0.000    63.999    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_52_n_0
    SLICE_X44Y312        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    64.052 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    64.052    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_32_n_0
    SLICE_X44Y313        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    64.105 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_16/CO[3]
                         net (fo=1, routed)           0.000    64.105    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_16_n_0
    SLICE_X44Y314        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    64.182 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_8/CO[1]
                         net (fo=69, routed)          1.943    66.125    design_1_i/FREQ_counter_PSK/inst/FTW1[9]
    SLICE_X47Y298        LUT2 (Prop_lut2_I1_O)        0.122    66.247 r  design_1_i/FREQ_counter_PSK/inst/FTW[11]_i_337/O
                         net (fo=1, routed)           0.000    66.247    design_1_i/FREQ_counter_PSK/inst/FTW[11]_i_337_n_0
    SLICE_X47Y298        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    66.514 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_317/CO[3]
                         net (fo=1, routed)           0.000    66.514    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_317_n_0
    SLICE_X47Y299        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    66.567 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_297/CO[3]
                         net (fo=1, routed)           0.001    66.568    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_297_n_0
    SLICE_X47Y300        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    66.621 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_277/CO[3]
                         net (fo=1, routed)           0.000    66.621    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_277_n_0
    SLICE_X47Y301        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    66.674 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_257/CO[3]
                         net (fo=1, routed)           0.000    66.674    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_257_n_0
    SLICE_X47Y302        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    66.727 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_237/CO[3]
                         net (fo=1, routed)           0.000    66.727    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_237_n_0
    SLICE_X47Y303        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    66.780 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_217/CO[3]
                         net (fo=1, routed)           0.000    66.780    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_217_n_0
    SLICE_X47Y304        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    66.833 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_197/CO[3]
                         net (fo=1, routed)           0.000    66.833    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_197_n_0
    SLICE_X47Y305        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    66.886 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_177/CO[3]
                         net (fo=1, routed)           0.000    66.886    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_177_n_0
    SLICE_X47Y306        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    66.939 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_157/CO[3]
                         net (fo=1, routed)           0.000    66.939    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_157_n_0
    SLICE_X47Y307        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    66.992 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_137/CO[3]
                         net (fo=1, routed)           0.000    66.992    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_137_n_0
    SLICE_X47Y308        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    67.045 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_117/CO[3]
                         net (fo=1, routed)           0.000    67.045    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_117_n_0
    SLICE_X47Y309        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    67.098 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_97/CO[3]
                         net (fo=1, routed)           0.000    67.098    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_97_n_0
    SLICE_X47Y310        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    67.151 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_77/CO[3]
                         net (fo=1, routed)           0.000    67.151    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_77_n_0
    SLICE_X47Y311        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    67.204 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_57/CO[3]
                         net (fo=1, routed)           0.000    67.204    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_57_n_0
    SLICE_X47Y312        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    67.257 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_37/CO[3]
                         net (fo=1, routed)           0.000    67.257    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_37_n_0
    SLICE_X47Y313        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    67.310 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    67.310    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_19_n_0
    SLICE_X47Y314        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    67.387 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_9/CO[1]
                         net (fo=69, routed)          1.821    69.207    design_1_i/FREQ_counter_PSK/inst/FTW1[8]
    SLICE_X46Y298        LUT2 (Prop_lut2_I1_O)        0.122    69.329 r  design_1_i/FREQ_counter_PSK/inst/FTW[7]_i_325/O
                         net (fo=1, routed)           0.000    69.329    design_1_i/FREQ_counter_PSK/inst/FTW[7]_i_325_n_0
    SLICE_X46Y298        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    69.585 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_302/CO[3]
                         net (fo=1, routed)           0.000    69.585    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_302_n_0
    SLICE_X46Y299        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    69.639 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_282/CO[3]
                         net (fo=1, routed)           0.001    69.640    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_282_n_0
    SLICE_X46Y300        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    69.694 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_262/CO[3]
                         net (fo=1, routed)           0.000    69.694    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_262_n_0
    SLICE_X46Y301        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    69.748 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_242/CO[3]
                         net (fo=1, routed)           0.000    69.748    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_242_n_0
    SLICE_X46Y302        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    69.802 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_222/CO[3]
                         net (fo=1, routed)           0.000    69.802    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_222_n_0
    SLICE_X46Y303        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    69.856 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_202/CO[3]
                         net (fo=1, routed)           0.000    69.856    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_202_n_0
    SLICE_X46Y304        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    69.910 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_182/CO[3]
                         net (fo=1, routed)           0.000    69.910    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_182_n_0
    SLICE_X46Y305        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    69.964 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_162/CO[3]
                         net (fo=1, routed)           0.000    69.964    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_162_n_0
    SLICE_X46Y306        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    70.018 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_142/CO[3]
                         net (fo=1, routed)           0.000    70.018    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_142_n_0
    SLICE_X46Y307        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    70.072 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_122/CO[3]
                         net (fo=1, routed)           0.000    70.072    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_122_n_0
    SLICE_X46Y308        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    70.126 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_102/CO[3]
                         net (fo=1, routed)           0.000    70.126    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_102_n_0
    SLICE_X46Y309        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    70.180 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_82/CO[3]
                         net (fo=1, routed)           0.000    70.180    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_82_n_0
    SLICE_X46Y310        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    70.234 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_62/CO[3]
                         net (fo=1, routed)           0.000    70.234    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_62_n_0
    SLICE_X46Y311        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    70.288 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_42/CO[3]
                         net (fo=1, routed)           0.000    70.288    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_42_n_0
    SLICE_X46Y312        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    70.342 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.000    70.342    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_22_n_0
    SLICE_X46Y313        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    70.396 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    70.396    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_10_n_0
    SLICE_X46Y314        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    70.472 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_6/CO[1]
                         net (fo=69, routed)          1.980    72.452    design_1_i/FREQ_counter_PSK/inst/FTW1[7]
    SLICE_X37Y300        LUT5 (Prop_lut5_I1_O)        0.124    72.576 r  design_1_i/FREQ_counter_PSK/inst/FTW[7]_i_327/O
                         net (fo=1, routed)           0.000    72.576    design_1_i/FREQ_counter_PSK/inst/FTW[7]_i_327_n_0
    SLICE_X37Y300        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    72.769 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_307/CO[3]
                         net (fo=1, routed)           0.000    72.769    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_307_n_0
    SLICE_X37Y301        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    72.822 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_287/CO[3]
                         net (fo=1, routed)           0.000    72.822    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_287_n_0
    SLICE_X37Y302        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    72.875 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_267/CO[3]
                         net (fo=1, routed)           0.000    72.875    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_267_n_0
    SLICE_X37Y303        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    72.928 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_247/CO[3]
                         net (fo=1, routed)           0.000    72.928    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_247_n_0
    SLICE_X37Y304        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    72.981 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_227/CO[3]
                         net (fo=1, routed)           0.000    72.981    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_227_n_0
    SLICE_X37Y305        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    73.034 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_207/CO[3]
                         net (fo=1, routed)           0.000    73.034    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_207_n_0
    SLICE_X37Y306        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    73.087 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_187/CO[3]
                         net (fo=1, routed)           0.000    73.087    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_187_n_0
    SLICE_X37Y307        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    73.140 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_167/CO[3]
                         net (fo=1, routed)           0.000    73.140    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_167_n_0
    SLICE_X37Y308        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    73.193 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_147/CO[3]
                         net (fo=1, routed)           0.000    73.193    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_147_n_0
    SLICE_X37Y309        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    73.246 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_127/CO[3]
                         net (fo=1, routed)           0.000    73.246    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_127_n_0
    SLICE_X37Y310        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    73.299 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_107/CO[3]
                         net (fo=1, routed)           0.000    73.299    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_107_n_0
    SLICE_X37Y311        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    73.352 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_87/CO[3]
                         net (fo=1, routed)           0.000    73.352    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_87_n_0
    SLICE_X37Y312        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    73.405 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_67/CO[3]
                         net (fo=1, routed)           0.000    73.405    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_67_n_0
    SLICE_X37Y313        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    73.458 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_47/CO[3]
                         net (fo=1, routed)           0.000    73.458    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_47_n_0
    SLICE_X37Y314        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    73.511 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_27/CO[3]
                         net (fo=1, routed)           0.000    73.511    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_27_n_0
    SLICE_X37Y315        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    73.564 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000    73.564    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_13_n_0
    SLICE_X37Y316        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    73.641 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_7/CO[1]
                         net (fo=69, routed)          1.989    75.630    design_1_i/FREQ_counter_PSK/inst/FTW1[6]
    SLICE_X36Y300        LUT2 (Prop_lut2_I1_O)        0.122    75.752 r  design_1_i/FREQ_counter_PSK/inst/FTW[7]_i_333/O
                         net (fo=1, routed)           0.000    75.752    design_1_i/FREQ_counter_PSK/inst/FTW[7]_i_333_n_0
    SLICE_X36Y300        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    76.008 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_312/CO[3]
                         net (fo=1, routed)           0.000    76.008    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_312_n_0
    SLICE_X36Y301        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    76.062 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_292/CO[3]
                         net (fo=1, routed)           0.000    76.062    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_292_n_0
    SLICE_X36Y302        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    76.116 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_272/CO[3]
                         net (fo=1, routed)           0.000    76.116    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_272_n_0
    SLICE_X36Y303        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    76.170 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_252/CO[3]
                         net (fo=1, routed)           0.000    76.170    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_252_n_0
    SLICE_X36Y304        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    76.224 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_232/CO[3]
                         net (fo=1, routed)           0.000    76.224    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_232_n_0
    SLICE_X36Y305        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    76.278 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_212/CO[3]
                         net (fo=1, routed)           0.000    76.278    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_212_n_0
    SLICE_X36Y306        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    76.332 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_192/CO[3]
                         net (fo=1, routed)           0.000    76.332    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_192_n_0
    SLICE_X36Y307        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    76.386 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_172/CO[3]
                         net (fo=1, routed)           0.000    76.386    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_172_n_0
    SLICE_X36Y308        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    76.440 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_152/CO[3]
                         net (fo=1, routed)           0.000    76.440    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_152_n_0
    SLICE_X36Y309        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    76.494 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_132/CO[3]
                         net (fo=1, routed)           0.000    76.494    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_132_n_0
    SLICE_X36Y310        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    76.548 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_112/CO[3]
                         net (fo=1, routed)           0.000    76.548    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_112_n_0
    SLICE_X36Y311        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    76.602 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_92/CO[3]
                         net (fo=1, routed)           0.000    76.602    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_92_n_0
    SLICE_X36Y312        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    76.656 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_72/CO[3]
                         net (fo=1, routed)           0.000    76.656    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_72_n_0
    SLICE_X36Y313        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    76.710 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_52/CO[3]
                         net (fo=1, routed)           0.000    76.710    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_52_n_0
    SLICE_X36Y314        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    76.764 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_32/CO[3]
                         net (fo=1, routed)           0.000    76.764    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_32_n_0
    SLICE_X36Y315        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    76.818 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    76.818    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_16_n_0
    SLICE_X36Y316        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    76.894 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_8/CO[1]
                         net (fo=69, routed)          2.173    79.067    design_1_i/FREQ_counter_PSK/inst/FTW1[5]
    SLICE_X33Y300        LUT2 (Prop_lut2_I1_O)        0.124    79.191 r  design_1_i/FREQ_counter_PSK/inst/FTW[7]_i_337/O
                         net (fo=1, routed)           0.000    79.191    design_1_i/FREQ_counter_PSK/inst/FTW[7]_i_337_n_0
    SLICE_X33Y300        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    79.458 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_317/CO[3]
                         net (fo=1, routed)           0.000    79.458    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_317_n_0
    SLICE_X33Y301        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    79.511 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_297/CO[3]
                         net (fo=1, routed)           0.000    79.511    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_297_n_0
    SLICE_X33Y302        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    79.564 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_277/CO[3]
                         net (fo=1, routed)           0.000    79.564    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_277_n_0
    SLICE_X33Y303        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    79.617 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_257/CO[3]
                         net (fo=1, routed)           0.000    79.617    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_257_n_0
    SLICE_X33Y304        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    79.670 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_237/CO[3]
                         net (fo=1, routed)           0.000    79.670    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_237_n_0
    SLICE_X33Y305        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    79.723 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_217/CO[3]
                         net (fo=1, routed)           0.000    79.723    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_217_n_0
    SLICE_X33Y306        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    79.776 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_197/CO[3]
                         net (fo=1, routed)           0.000    79.776    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_197_n_0
    SLICE_X33Y307        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    79.829 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_177/CO[3]
                         net (fo=1, routed)           0.000    79.829    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_177_n_0
    SLICE_X33Y308        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    79.882 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_157/CO[3]
                         net (fo=1, routed)           0.000    79.882    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_157_n_0
    SLICE_X33Y309        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    79.935 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_137/CO[3]
                         net (fo=1, routed)           0.000    79.935    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_137_n_0
    SLICE_X33Y310        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    79.988 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_117/CO[3]
                         net (fo=1, routed)           0.000    79.988    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_117_n_0
    SLICE_X33Y311        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    80.041 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_97/CO[3]
                         net (fo=1, routed)           0.000    80.041    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_97_n_0
    SLICE_X33Y312        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    80.094 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_77/CO[3]
                         net (fo=1, routed)           0.000    80.094    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_77_n_0
    SLICE_X33Y313        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    80.147 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_57/CO[3]
                         net (fo=1, routed)           0.000    80.147    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_57_n_0
    SLICE_X33Y314        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    80.200 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_37/CO[3]
                         net (fo=1, routed)           0.000    80.200    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_37_n_0
    SLICE_X33Y315        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    80.253 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.253    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_19_n_0
    SLICE_X33Y316        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    80.330 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_9/CO[1]
                         net (fo=69, routed)          2.311    82.641    design_1_i/FREQ_counter_PSK/inst/FTW1[4]
    SLICE_X27Y300        LUT5 (Prop_lut5_I1_O)        0.122    82.763 r  design_1_i/FREQ_counter_PSK/inst/FTW[3]_i_323/O
                         net (fo=1, routed)           0.000    82.763    design_1_i/FREQ_counter_PSK/inst/FTW[3]_i_323_n_0
    SLICE_X27Y300        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    82.956 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_302/CO[3]
                         net (fo=1, routed)           0.000    82.956    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_302_n_0
    SLICE_X27Y301        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    83.009 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_282/CO[3]
                         net (fo=1, routed)           0.000    83.009    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_282_n_0
    SLICE_X27Y302        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    83.062 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_262/CO[3]
                         net (fo=1, routed)           0.000    83.062    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_262_n_0
    SLICE_X27Y303        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    83.115 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_242/CO[3]
                         net (fo=1, routed)           0.000    83.115    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_242_n_0
    SLICE_X27Y304        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    83.168 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_222/CO[3]
                         net (fo=1, routed)           0.000    83.168    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_222_n_0
    SLICE_X27Y305        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    83.221 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_202/CO[3]
                         net (fo=1, routed)           0.000    83.221    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_202_n_0
    SLICE_X27Y306        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    83.274 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_182/CO[3]
                         net (fo=1, routed)           0.000    83.274    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_182_n_0
    SLICE_X27Y307        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    83.327 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_162/CO[3]
                         net (fo=1, routed)           0.000    83.327    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_162_n_0
    SLICE_X27Y308        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    83.380 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    83.380    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_142_n_0
    SLICE_X27Y309        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    83.433 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_122/CO[3]
                         net (fo=1, routed)           0.000    83.433    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_122_n_0
    SLICE_X27Y310        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    83.486 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000    83.486    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_102_n_0
    SLICE_X27Y311        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    83.539 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_82/CO[3]
                         net (fo=1, routed)           0.000    83.539    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_82_n_0
    SLICE_X27Y312        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    83.592 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    83.592    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_62_n_0
    SLICE_X27Y313        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    83.645 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_42/CO[3]
                         net (fo=1, routed)           0.000    83.645    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_42_n_0
    SLICE_X27Y314        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    83.698 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.000    83.698    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_22_n_0
    SLICE_X27Y315        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    83.751 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    83.751    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_11_n_0
    SLICE_X27Y316        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    83.828 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_7/CO[1]
                         net (fo=69, routed)          2.134    85.962    design_1_i/FREQ_counter_PSK/inst/FTW1[3]
    SLICE_X28Y300        LUT5 (Prop_lut5_I1_O)        0.122    86.084 r  design_1_i/FREQ_counter_PSK/inst/FTW[3]_i_327/O
                         net (fo=1, routed)           0.000    86.084    design_1_i/FREQ_counter_PSK/inst/FTW[3]_i_327_n_0
    SLICE_X28Y300        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    86.277 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_307/CO[3]
                         net (fo=1, routed)           0.000    86.277    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_307_n_0
    SLICE_X28Y301        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    86.330 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_287/CO[3]
                         net (fo=1, routed)           0.000    86.330    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_287_n_0
    SLICE_X28Y302        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    86.383 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_267/CO[3]
                         net (fo=1, routed)           0.000    86.383    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_267_n_0
    SLICE_X28Y303        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    86.436 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_247/CO[3]
                         net (fo=1, routed)           0.000    86.436    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_247_n_0
    SLICE_X28Y304        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    86.489 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_227/CO[3]
                         net (fo=1, routed)           0.000    86.489    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_227_n_0
    SLICE_X28Y305        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    86.542 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_207/CO[3]
                         net (fo=1, routed)           0.000    86.542    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_207_n_0
    SLICE_X28Y306        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    86.595 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_187/CO[3]
                         net (fo=1, routed)           0.000    86.595    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_187_n_0
    SLICE_X28Y307        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    86.648 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_167/CO[3]
                         net (fo=1, routed)           0.000    86.648    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_167_n_0
    SLICE_X28Y308        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    86.701 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_147/CO[3]
                         net (fo=1, routed)           0.000    86.701    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_147_n_0
    SLICE_X28Y309        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    86.754 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_127/CO[3]
                         net (fo=1, routed)           0.000    86.754    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_127_n_0
    SLICE_X28Y310        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    86.807 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_107/CO[3]
                         net (fo=1, routed)           0.000    86.807    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_107_n_0
    SLICE_X28Y311        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    86.860 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_87/CO[3]
                         net (fo=1, routed)           0.000    86.860    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_87_n_0
    SLICE_X28Y312        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    86.913 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    86.913    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_67_n_0
    SLICE_X28Y313        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    86.966 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    86.966    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_47_n_0
    SLICE_X28Y314        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    87.019 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_27/CO[3]
                         net (fo=1, routed)           0.000    87.019    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_27_n_0
    SLICE_X28Y315        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    87.072 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    87.072    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_14_n_0
    SLICE_X28Y316        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    87.149 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_8/CO[1]
                         net (fo=69, routed)          1.981    89.130    design_1_i/FREQ_counter_PSK/inst/FTW1[2]
    SLICE_X29Y300        LUT5 (Prop_lut5_I1_O)        0.122    89.252 r  design_1_i/FREQ_counter_PSK/inst/FTW[3]_i_331/O
                         net (fo=1, routed)           0.000    89.252    design_1_i/FREQ_counter_PSK/inst/FTW[3]_i_331_n_0
    SLICE_X29Y300        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    89.445 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_312/CO[3]
                         net (fo=1, routed)           0.000    89.445    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_312_n_0
    SLICE_X29Y301        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    89.498 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_292/CO[3]
                         net (fo=1, routed)           0.000    89.498    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_292_n_0
    SLICE_X29Y302        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    89.551 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_272/CO[3]
                         net (fo=1, routed)           0.000    89.551    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_272_n_0
    SLICE_X29Y303        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    89.604 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_252/CO[3]
                         net (fo=1, routed)           0.000    89.604    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_252_n_0
    SLICE_X29Y304        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    89.657 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_232/CO[3]
                         net (fo=1, routed)           0.000    89.657    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_232_n_0
    SLICE_X29Y305        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    89.710 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_212/CO[3]
                         net (fo=1, routed)           0.000    89.710    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_212_n_0
    SLICE_X29Y306        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    89.763 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_192/CO[3]
                         net (fo=1, routed)           0.000    89.763    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_192_n_0
    SLICE_X29Y307        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    89.816 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_172/CO[3]
                         net (fo=1, routed)           0.000    89.816    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_172_n_0
    SLICE_X29Y308        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    89.869 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_152/CO[3]
                         net (fo=1, routed)           0.000    89.869    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_152_n_0
    SLICE_X29Y309        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    89.922 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_132/CO[3]
                         net (fo=1, routed)           0.000    89.922    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_132_n_0
    SLICE_X29Y310        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    89.975 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_112/CO[3]
                         net (fo=1, routed)           0.000    89.975    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_112_n_0
    SLICE_X29Y311        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    90.028 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    90.028    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_92_n_0
    SLICE_X29Y312        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    90.081 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_72/CO[3]
                         net (fo=1, routed)           0.000    90.081    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_72_n_0
    SLICE_X29Y313        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    90.134 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    90.134    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_52_n_0
    SLICE_X29Y314        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    90.187 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_32/CO[3]
                         net (fo=1, routed)           0.000    90.187    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_32_n_0
    SLICE_X29Y315        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    90.240 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    90.240    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_17_n_0
    SLICE_X29Y316        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    90.317 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_9/CO[1]
                         net (fo=69, routed)          1.974    92.291    design_1_i/FREQ_counter_PSK/inst/FTW1[1]
    SLICE_X30Y300        LUT5 (Prop_lut5_I1_O)        0.122    92.413 r  design_1_i/FREQ_counter_PSK/inst/FTW[3]_i_337/O
                         net (fo=1, routed)           0.000    92.413    design_1_i/FREQ_counter_PSK/inst/FTW[3]_i_337_n_0
    SLICE_X30Y300        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    92.669 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_317/CO[3]
                         net (fo=1, routed)           0.000    92.669    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_317_n_0
    SLICE_X30Y301        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    92.723 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_297/CO[3]
                         net (fo=1, routed)           0.000    92.723    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_297_n_0
    SLICE_X30Y302        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    92.777 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_277/CO[3]
                         net (fo=1, routed)           0.000    92.777    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_277_n_0
    SLICE_X30Y303        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    92.831 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_257/CO[3]
                         net (fo=1, routed)           0.000    92.831    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_257_n_0
    SLICE_X30Y304        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    92.885 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_237/CO[3]
                         net (fo=1, routed)           0.000    92.885    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_237_n_0
    SLICE_X30Y305        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    92.939 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_217/CO[3]
                         net (fo=1, routed)           0.000    92.939    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_217_n_0
    SLICE_X30Y306        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    92.993 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_197/CO[3]
                         net (fo=1, routed)           0.000    92.993    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_197_n_0
    SLICE_X30Y307        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    93.047 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_177/CO[3]
                         net (fo=1, routed)           0.000    93.047    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_177_n_0
    SLICE_X30Y308        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    93.101 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_157/CO[3]
                         net (fo=1, routed)           0.000    93.101    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_157_n_0
    SLICE_X30Y309        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    93.155 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_137/CO[3]
                         net (fo=1, routed)           0.000    93.155    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_137_n_0
    SLICE_X30Y310        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    93.209 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.209    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_117_n_0
    SLICE_X30Y311        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    93.263 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_97/CO[3]
                         net (fo=1, routed)           0.000    93.263    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_97_n_0
    SLICE_X30Y312        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    93.317 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_77/CO[3]
                         net (fo=1, routed)           0.000    93.317    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_77_n_0
    SLICE_X30Y313        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    93.371 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    93.371    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_57_n_0
    SLICE_X30Y314        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    93.425 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_37/CO[3]
                         net (fo=1, routed)           0.000    93.425    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_37_n_0
    SLICE_X30Y315        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    93.479 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    93.479    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_20_n_0
    SLICE_X30Y316        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    93.612 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_10/CO[0]
                         net (fo=1, routed)           0.732    94.344    design_1_i/FREQ_counter_PSK/inst/FTW1[0]
    SLICE_X40Y304        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.387    94.731 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    94.731    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_1_n_0
    SLICE_X40Y305        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    94.784 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    94.784    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_1_n_0
    SLICE_X40Y306        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    94.837 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    94.837    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_1_n_0
    SLICE_X40Y307        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    95.003 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_2/O[1]
                         net (fo=1, routed)           0.000    95.003    design_1_i/FREQ_counter_PSK/inst/p_2_in[13]
    SLICE_X40Y307        FDRE                                         r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241     1.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     1.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       1.495     2.819    design_1_i/FREQ_counter_PSK/inst/sys_clk
    SLICE_X40Y307        FDRE                                         r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[13]/C

Slack:                    inf
  Source:                 design_1_i/FREQ_counter_PSK/inst/sys_count_out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        94.985ns  (logic 36.047ns (37.950%)  route 58.938ns (62.050%))
  Logic Levels:           510  (CARRY4=480 FDRE=1 LUT1=1 LUT2=17 LUT3=1 LUT5=10)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y301        FDRE                         0.000     0.000 r  design_1_i/FREQ_counter_PSK/inst/sys_count_out_reg[0]/C
    SLICE_X40Y301        FDRE (Prop_fdre_C_Q)         0.228     0.228 f  design_1_i/FREQ_counter_PSK/inst/sys_count_out_reg[0]/Q
                         net (fo=57, routed)          0.790     1.018    design_1_i/FREQ_counter_PSK/inst/Q[0]
    SLICE_X33Y299        LUT1 (Prop_lut1_I0_O)        0.043     1.061 r  design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1470/O
                         net (fo=1, routed)           0.285     1.346    design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1470_n_0
    SLICE_X35Y299        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287     1.633 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1407/CO[3]
                         net (fo=1, routed)           0.001     1.634    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1407_n_0
    SLICE_X35Y300        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.687 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1321/CO[3]
                         net (fo=1, routed)           0.000     1.687    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1321_n_0
    SLICE_X35Y301        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.740 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1232/CO[3]
                         net (fo=1, routed)           0.000     1.740    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1232_n_0
    SLICE_X35Y302        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.793 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1143/CO[3]
                         net (fo=1, routed)           0.000     1.793    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1143_n_0
    SLICE_X35Y303        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.846 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_966/CO[3]
                         net (fo=1, routed)           0.000     1.846    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_966_n_0
    SLICE_X35Y304        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     2.012 f  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_831/O[1]
                         net (fo=29, routed)          2.517     4.529    design_1_i/FREQ_counter_PSK/inst/FTW3[22]
    SLICE_X26Y324        LUT3 (Prop_lut3_I2_O)        0.123     4.652 r  design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1106/O
                         net (fo=1, routed)           0.000     4.652    design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1106_n_0
    SLICE_X26Y324        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183     4.835 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_930/CO[3]
                         net (fo=1, routed)           0.007     4.842    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_930_n_0
    SLICE_X26Y325        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.896 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_925/CO[3]
                         net (fo=1, routed)           0.000     4.896    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_925_n_0
    SLICE_X26Y326        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.950 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_920/CO[3]
                         net (fo=1, routed)           0.000     4.950    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_920_n_0
    SLICE_X26Y327        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.004 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_915/CO[3]
                         net (fo=1, routed)           0.000     5.004    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_915_n_0
    SLICE_X26Y328        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.058 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_910/CO[3]
                         net (fo=1, routed)           0.000     5.058    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_910_n_0
    SLICE_X26Y329        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.112 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_905/CO[3]
                         net (fo=1, routed)           0.000     5.112    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_905_n_0
    SLICE_X26Y330        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.166 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_900/CO[3]
                         net (fo=1, routed)           0.000     5.166    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_900_n_0
    SLICE_X26Y331        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.220 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_895/CO[3]
                         net (fo=1, routed)           0.000     5.220    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_895_n_0
    SLICE_X26Y332        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.274 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_890/CO[3]
                         net (fo=1, routed)           0.000     5.274    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_890_n_0
    SLICE_X26Y333        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.328 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_885/CO[3]
                         net (fo=1, routed)           0.000     5.328    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_885_n_0
    SLICE_X26Y334        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.382 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_882/CO[3]
                         net (fo=1, routed)           0.000     5.382    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_882_n_0
    SLICE_X26Y335        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     5.515 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_881/CO[0]
                         net (fo=68, routed)          1.898     7.413    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_881_n_3
    SLICE_X27Y319        LUT5 (Prop_lut5_I1_O)        0.128     7.541 r  design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1448/O
                         net (fo=1, routed)           0.000     7.541    design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1448_n_0
    SLICE_X27Y319        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     7.734 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1366/CO[3]
                         net (fo=1, routed)           0.000     7.734    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1366_n_0
    SLICE_X27Y320        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.787 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1277/CO[3]
                         net (fo=1, routed)           0.000     7.787    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1277_n_0
    SLICE_X27Y321        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.840 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1188/CO[3]
                         net (fo=1, routed)           0.000     7.840    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1188_n_0
    SLICE_X27Y322        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.893 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1011/CO[3]
                         net (fo=1, routed)           0.000     7.893    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1011_n_0
    SLICE_X27Y323        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.946 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_876/CO[3]
                         net (fo=1, routed)           0.000     7.946    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_876_n_0
    SLICE_X27Y324        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.999 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_800/CO[3]
                         net (fo=1, routed)           0.007     8.006    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_800_n_0
    SLICE_X27Y325        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.059 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_795/CO[3]
                         net (fo=1, routed)           0.000     8.059    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_795_n_0
    SLICE_X27Y326        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.112 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_790/CO[3]
                         net (fo=1, routed)           0.000     8.112    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_790_n_0
    SLICE_X27Y327        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.165 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_785/CO[3]
                         net (fo=1, routed)           0.000     8.165    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_785_n_0
    SLICE_X27Y328        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.218 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_780/CO[3]
                         net (fo=1, routed)           0.000     8.218    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_780_n_0
    SLICE_X27Y329        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.271 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_775/CO[3]
                         net (fo=1, routed)           0.000     8.271    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_775_n_0
    SLICE_X27Y330        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.324 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_770/CO[3]
                         net (fo=1, routed)           0.000     8.324    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_770_n_0
    SLICE_X27Y331        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.377 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_765/CO[3]
                         net (fo=1, routed)           0.000     8.377    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_765_n_0
    SLICE_X27Y332        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.430 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_760/CO[3]
                         net (fo=1, routed)           0.000     8.430    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_760_n_0
    SLICE_X27Y333        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.483 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_755/CO[3]
                         net (fo=1, routed)           0.000     8.483    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_755_n_0
    SLICE_X27Y334        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.536 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_752/CO[3]
                         net (fo=1, routed)           0.000     8.536    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_752_n_0
    SLICE_X27Y335        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     8.613 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_751/CO[1]
                         net (fo=67, routed)          2.012    10.625    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_751_n_2
    SLICE_X28Y319        LUT2 (Prop_lut2_I1_O)        0.122    10.747 r  design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1446/O
                         net (fo=1, routed)           0.000    10.747    design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1446_n_0
    SLICE_X28Y319        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    11.014 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1361/CO[3]
                         net (fo=1, routed)           0.000    11.014    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1361_n_0
    SLICE_X28Y320        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.067 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1272/CO[3]
                         net (fo=1, routed)           0.000    11.067    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1272_n_0
    SLICE_X28Y321        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.120 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1183/CO[3]
                         net (fo=1, routed)           0.000    11.120    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1183_n_0
    SLICE_X28Y322        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.173 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1006/CO[3]
                         net (fo=1, routed)           0.000    11.173    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1006_n_0
    SLICE_X28Y323        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.226 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_871/CO[3]
                         net (fo=1, routed)           0.000    11.226    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_871_n_0
    SLICE_X28Y324        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.279 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_746/CO[3]
                         net (fo=1, routed)           0.007    11.286    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_746_n_0
    SLICE_X28Y325        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.339 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_675/CO[3]
                         net (fo=1, routed)           0.000    11.339    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_675_n_0
    SLICE_X28Y326        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.392 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_670/CO[3]
                         net (fo=1, routed)           0.000    11.392    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_670_n_0
    SLICE_X28Y327        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.445 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_665/CO[3]
                         net (fo=1, routed)           0.000    11.445    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_665_n_0
    SLICE_X28Y328        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.498 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_660/CO[3]
                         net (fo=1, routed)           0.000    11.498    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_660_n_0
    SLICE_X28Y329        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.551 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_655/CO[3]
                         net (fo=1, routed)           0.000    11.551    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_655_n_0
    SLICE_X28Y330        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.604 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_650/CO[3]
                         net (fo=1, routed)           0.000    11.604    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_650_n_0
    SLICE_X28Y331        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.657 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_645/CO[3]
                         net (fo=1, routed)           0.000    11.657    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_645_n_0
    SLICE_X28Y332        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.710 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_640/CO[3]
                         net (fo=1, routed)           0.000    11.710    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_640_n_0
    SLICE_X28Y333        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.763 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_635/CO[3]
                         net (fo=1, routed)           0.000    11.763    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_635_n_0
    SLICE_X28Y334        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.816 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_632/CO[3]
                         net (fo=1, routed)           0.000    11.816    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_632_n_0
    SLICE_X28Y335        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    11.893 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_631/CO[1]
                         net (fo=68, routed)          1.987    13.880    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_631_n_2
    SLICE_X29Y319        LUT2 (Prop_lut2_I1_O)        0.122    14.002 r  design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1443/O
                         net (fo=1, routed)           0.000    14.002    design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1443_n_0
    SLICE_X29Y319        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    14.269 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1356/CO[3]
                         net (fo=1, routed)           0.000    14.269    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1356_n_0
    SLICE_X29Y320        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.322 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1267/CO[3]
                         net (fo=1, routed)           0.000    14.322    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1267_n_0
    SLICE_X29Y321        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.375 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1178/CO[3]
                         net (fo=1, routed)           0.000    14.375    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1178_n_0
    SLICE_X29Y322        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.428 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1001/CO[3]
                         net (fo=1, routed)           0.000    14.428    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1001_n_0
    SLICE_X29Y323        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.481 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_866/CO[3]
                         net (fo=1, routed)           0.000    14.481    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_866_n_0
    SLICE_X29Y324        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.534 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_741/CO[3]
                         net (fo=1, routed)           0.007    14.541    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_741_n_0
    SLICE_X29Y325        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.594 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_626/CO[3]
                         net (fo=1, routed)           0.000    14.594    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_626_n_0
    SLICE_X29Y326        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.647 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_560/CO[3]
                         net (fo=1, routed)           0.000    14.647    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_560_n_0
    SLICE_X29Y327        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.700 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_555/CO[3]
                         net (fo=1, routed)           0.000    14.700    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_555_n_0
    SLICE_X29Y328        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.753 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_550/CO[3]
                         net (fo=1, routed)           0.000    14.753    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_550_n_0
    SLICE_X29Y329        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.806 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_545/CO[3]
                         net (fo=1, routed)           0.000    14.806    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_545_n_0
    SLICE_X29Y330        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.859 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_540/CO[3]
                         net (fo=1, routed)           0.000    14.859    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_540_n_0
    SLICE_X29Y331        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.912 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_535/CO[3]
                         net (fo=1, routed)           0.000    14.912    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_535_n_0
    SLICE_X29Y332        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.965 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_530/CO[3]
                         net (fo=1, routed)           0.000    14.965    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_530_n_0
    SLICE_X29Y333        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.018 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_525/CO[3]
                         net (fo=1, routed)           0.000    15.018    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_525_n_0
    SLICE_X29Y334        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.071 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_522/CO[3]
                         net (fo=1, routed)           0.000    15.071    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_522_n_0
    SLICE_X29Y335        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    15.148 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_521/CO[1]
                         net (fo=68, routed)          1.992    17.140    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_521_n_2
    SLICE_X31Y319        LUT2 (Prop_lut2_I1_O)        0.122    17.262 r  design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1439/O
                         net (fo=1, routed)           0.000    17.262    design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1439_n_0
    SLICE_X31Y319        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    17.529 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1351/CO[3]
                         net (fo=1, routed)           0.000    17.529    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1351_n_0
    SLICE_X31Y320        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.582 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1262/CO[3]
                         net (fo=1, routed)           0.000    17.582    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1262_n_0
    SLICE_X31Y321        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.635 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1173/CO[3]
                         net (fo=1, routed)           0.000    17.635    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1173_n_0
    SLICE_X31Y322        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.688 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_996/CO[3]
                         net (fo=1, routed)           0.000    17.688    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_996_n_0
    SLICE_X31Y323        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.741 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_861/CO[3]
                         net (fo=1, routed)           0.000    17.741    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_861_n_0
    SLICE_X31Y324        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.794 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_736/CO[3]
                         net (fo=1, routed)           0.007    17.802    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_736_n_0
    SLICE_X31Y325        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.855 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_621/CO[3]
                         net (fo=1, routed)           0.000    17.855    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_621_n_0
    SLICE_X31Y326        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.908 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_516/CO[3]
                         net (fo=1, routed)           0.000    17.908    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_516_n_0
    SLICE_X31Y327        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.961 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_455/CO[3]
                         net (fo=1, routed)           0.000    17.961    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_455_n_0
    SLICE_X31Y328        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.014 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_450/CO[3]
                         net (fo=1, routed)           0.000    18.014    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_450_n_0
    SLICE_X31Y329        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.067 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_445/CO[3]
                         net (fo=1, routed)           0.000    18.067    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_445_n_0
    SLICE_X31Y330        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.120 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_440/CO[3]
                         net (fo=1, routed)           0.000    18.120    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_440_n_0
    SLICE_X31Y331        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.173 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_435/CO[3]
                         net (fo=1, routed)           0.000    18.173    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_435_n_0
    SLICE_X31Y332        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.226 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_430/CO[3]
                         net (fo=1, routed)           0.000    18.226    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_430_n_0
    SLICE_X31Y333        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.279 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_425/CO[3]
                         net (fo=1, routed)           0.000    18.279    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_425_n_0
    SLICE_X31Y334        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.332 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_422/CO[3]
                         net (fo=1, routed)           0.000    18.332    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_422_n_0
    SLICE_X31Y335        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    18.409 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_421/CO[1]
                         net (fo=68, routed)          2.128    20.537    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_421_n_2
    SLICE_X32Y319        LUT2 (Prop_lut2_I1_O)        0.122    20.659 r  design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1435/O
                         net (fo=1, routed)           0.000    20.659    design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1435_n_0
    SLICE_X32Y319        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    20.915 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1346/CO[3]
                         net (fo=1, routed)           0.000    20.915    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1346_n_0
    SLICE_X32Y320        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.969 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1257/CO[3]
                         net (fo=1, routed)           0.000    20.969    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1257_n_0
    SLICE_X32Y321        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.023 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1168/CO[3]
                         net (fo=1, routed)           0.000    21.023    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1168_n_0
    SLICE_X32Y322        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.077 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_991/CO[3]
                         net (fo=1, routed)           0.000    21.077    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_991_n_0
    SLICE_X32Y323        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.131 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_856/CO[3]
                         net (fo=1, routed)           0.000    21.131    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_856_n_0
    SLICE_X32Y324        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.185 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_731/CO[3]
                         net (fo=1, routed)           0.007    21.192    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_731_n_0
    SLICE_X32Y325        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.246 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_616/CO[3]
                         net (fo=1, routed)           0.000    21.246    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_616_n_0
    SLICE_X32Y326        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.300 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_511/CO[3]
                         net (fo=1, routed)           0.000    21.300    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_511_n_0
    SLICE_X32Y327        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.354 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_416/CO[3]
                         net (fo=1, routed)           0.000    21.354    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_416_n_0
    SLICE_X32Y328        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.408 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_360/CO[3]
                         net (fo=1, routed)           0.000    21.408    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_360_n_0
    SLICE_X32Y329        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.462 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_355/CO[3]
                         net (fo=1, routed)           0.000    21.462    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_355_n_0
    SLICE_X32Y330        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.516 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_350/CO[3]
                         net (fo=1, routed)           0.000    21.516    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_350_n_0
    SLICE_X32Y331        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.570 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_345/CO[3]
                         net (fo=1, routed)           0.000    21.570    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_345_n_0
    SLICE_X32Y332        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.624 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_340/CO[3]
                         net (fo=1, routed)           0.000    21.624    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_340_n_0
    SLICE_X32Y333        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.678 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_335/CO[3]
                         net (fo=1, routed)           0.000    21.678    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_335_n_0
    SLICE_X32Y334        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.732 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_332/CO[3]
                         net (fo=1, routed)           0.000    21.732    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_332_n_0
    SLICE_X32Y335        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    21.808 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_331/CO[1]
                         net (fo=68, routed)          2.003    23.811    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_331_n_2
    SLICE_X33Y319        LUT5 (Prop_lut5_I1_O)        0.124    23.935 r  design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1429/O
                         net (fo=1, routed)           0.000    23.935    design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1429_n_0
    SLICE_X33Y319        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    24.128 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1341/CO[3]
                         net (fo=1, routed)           0.000    24.128    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1341_n_0
    SLICE_X33Y320        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.181 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1252/CO[3]
                         net (fo=1, routed)           0.000    24.181    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1252_n_0
    SLICE_X33Y321        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.234 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1163/CO[3]
                         net (fo=1, routed)           0.000    24.234    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1163_n_0
    SLICE_X33Y322        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.287 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_986/CO[3]
                         net (fo=1, routed)           0.000    24.287    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_986_n_0
    SLICE_X33Y323        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.340 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_851/CO[3]
                         net (fo=1, routed)           0.000    24.340    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_851_n_0
    SLICE_X33Y324        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.393 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_726/CO[3]
                         net (fo=1, routed)           0.007    24.401    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_726_n_0
    SLICE_X33Y325        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.454 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_611/CO[3]
                         net (fo=1, routed)           0.000    24.454    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_611_n_0
    SLICE_X33Y326        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.507 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_506/CO[3]
                         net (fo=1, routed)           0.000    24.507    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_506_n_0
    SLICE_X33Y327        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.560 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_411/CO[3]
                         net (fo=1, routed)           0.000    24.560    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_411_n_0
    SLICE_X33Y328        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.613 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_326/CO[3]
                         net (fo=1, routed)           0.000    24.613    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_326_n_0
    SLICE_X33Y329        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.666 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_275/CO[3]
                         net (fo=1, routed)           0.000    24.666    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_275_n_0
    SLICE_X33Y330        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.719 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_270/CO[3]
                         net (fo=1, routed)           0.000    24.719    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_270_n_0
    SLICE_X33Y331        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.772 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_265/CO[3]
                         net (fo=1, routed)           0.000    24.772    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_265_n_0
    SLICE_X33Y332        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.825 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_260/CO[3]
                         net (fo=1, routed)           0.000    24.825    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_260_n_0
    SLICE_X33Y333        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.878 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_255/CO[3]
                         net (fo=1, routed)           0.000    24.878    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_255_n_0
    SLICE_X33Y334        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.931 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_252/CO[3]
                         net (fo=1, routed)           0.000    24.931    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_252_n_0
    SLICE_X33Y335        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    25.008 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_251/CO[1]
                         net (fo=68, routed)          1.996    27.004    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_251_n_2
    SLICE_X34Y319        LUT2 (Prop_lut2_I1_O)        0.122    27.126 r  design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1427/O
                         net (fo=1, routed)           0.000    27.126    design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1427_n_0
    SLICE_X34Y319        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    27.382 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1336/CO[3]
                         net (fo=1, routed)           0.000    27.382    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1336_n_0
    SLICE_X34Y320        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.436 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1247/CO[3]
                         net (fo=1, routed)           0.000    27.436    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1247_n_0
    SLICE_X34Y321        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.490 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1158/CO[3]
                         net (fo=1, routed)           0.000    27.490    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1158_n_0
    SLICE_X34Y322        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.544 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_981/CO[3]
                         net (fo=1, routed)           0.000    27.544    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_981_n_0
    SLICE_X34Y323        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.598 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_846/CO[3]
                         net (fo=1, routed)           0.000    27.598    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_846_n_0
    SLICE_X34Y324        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.652 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_721/CO[3]
                         net (fo=1, routed)           0.007    27.659    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_721_n_0
    SLICE_X34Y325        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.713 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_606/CO[3]
                         net (fo=1, routed)           0.000    27.713    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_606_n_0
    SLICE_X34Y326        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.767 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_501/CO[3]
                         net (fo=1, routed)           0.000    27.767    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_501_n_0
    SLICE_X34Y327        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.821 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_406/CO[3]
                         net (fo=1, routed)           0.000    27.821    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_406_n_0
    SLICE_X34Y328        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.875 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_321/CO[3]
                         net (fo=1, routed)           0.000    27.875    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_321_n_0
    SLICE_X34Y329        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.929 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_246/CO[3]
                         net (fo=1, routed)           0.000    27.929    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_246_n_0
    SLICE_X34Y330        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.983 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_200/CO[3]
                         net (fo=1, routed)           0.000    27.983    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_200_n_0
    SLICE_X34Y331        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.037 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_195/CO[3]
                         net (fo=1, routed)           0.000    28.037    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_195_n_0
    SLICE_X34Y332        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.091 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_190/CO[3]
                         net (fo=1, routed)           0.000    28.091    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_190_n_0
    SLICE_X34Y333        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.145 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_185/CO[3]
                         net (fo=1, routed)           0.000    28.145    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_185_n_0
    SLICE_X34Y334        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.199 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_182/CO[3]
                         net (fo=1, routed)           0.000    28.199    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_182_n_0
    SLICE_X34Y335        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    28.275 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_181/CO[1]
                         net (fo=68, routed)          1.921    30.195    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_181_n_2
    SLICE_X35Y319        LUT2 (Prop_lut2_I1_O)        0.124    30.319 r  design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1423/O
                         net (fo=1, routed)           0.000    30.319    design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1423_n_0
    SLICE_X35Y319        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    30.586 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1331/CO[3]
                         net (fo=1, routed)           0.000    30.586    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1331_n_0
    SLICE_X35Y320        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.639 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1242/CO[3]
                         net (fo=1, routed)           0.000    30.639    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1242_n_0
    SLICE_X35Y321        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.692 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1153/CO[3]
                         net (fo=1, routed)           0.000    30.692    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1153_n_0
    SLICE_X35Y322        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.745 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_976/CO[3]
                         net (fo=1, routed)           0.000    30.745    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_976_n_0
    SLICE_X35Y323        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.798 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_841/CO[3]
                         net (fo=1, routed)           0.000    30.798    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_841_n_0
    SLICE_X35Y324        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.851 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_716/CO[3]
                         net (fo=1, routed)           0.007    30.859    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_716_n_0
    SLICE_X35Y325        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.912 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_601/CO[3]
                         net (fo=1, routed)           0.000    30.912    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_601_n_0
    SLICE_X35Y326        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.965 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_496/CO[3]
                         net (fo=1, routed)           0.000    30.965    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_496_n_0
    SLICE_X35Y327        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.018 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_401/CO[3]
                         net (fo=1, routed)           0.000    31.018    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_401_n_0
    SLICE_X35Y328        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.071 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_316/CO[3]
                         net (fo=1, routed)           0.000    31.071    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_316_n_0
    SLICE_X35Y329        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.124 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_241/CO[3]
                         net (fo=1, routed)           0.000    31.124    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_241_n_0
    SLICE_X35Y330        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.177 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_176/CO[3]
                         net (fo=1, routed)           0.000    31.177    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_176_n_0
    SLICE_X35Y331        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.230 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_135/CO[3]
                         net (fo=1, routed)           0.000    31.230    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_135_n_0
    SLICE_X35Y332        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.283 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_130/CO[3]
                         net (fo=1, routed)           0.000    31.283    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_130_n_0
    SLICE_X35Y333        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.336 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_125/CO[3]
                         net (fo=1, routed)           0.000    31.336    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_125_n_0
    SLICE_X35Y334        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.389 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_122/CO[3]
                         net (fo=1, routed)           0.000    31.389    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_122_n_0
    SLICE_X35Y335        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    31.466 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_121/CO[1]
                         net (fo=68, routed)          2.162    33.627    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_121_n_2
    SLICE_X37Y318        LUT5 (Prop_lut5_I1_O)        0.122    33.749 r  design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1417/O
                         net (fo=1, routed)           0.000    33.749    design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1417_n_0
    SLICE_X37Y318        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    33.942 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1322/CO[3]
                         net (fo=1, routed)           0.000    33.942    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1322_n_0
    SLICE_X37Y319        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.995 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1233/CO[3]
                         net (fo=1, routed)           0.000    33.995    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1233_n_0
    SLICE_X37Y320        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.048 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1144/CO[3]
                         net (fo=1, routed)           0.000    34.048    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1144_n_0
    SLICE_X37Y321        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.101 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_967/CO[3]
                         net (fo=1, routed)           0.000    34.101    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_967_n_0
    SLICE_X37Y322        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.154 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_832/CO[3]
                         net (fo=1, routed)           0.000    34.154    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_832_n_0
    SLICE_X37Y323        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.207 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_707/CO[3]
                         net (fo=1, routed)           0.000    34.207    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_707_n_0
    SLICE_X37Y324        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.260 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_592/CO[3]
                         net (fo=1, routed)           0.007    34.268    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_592_n_0
    SLICE_X37Y325        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.321 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_487/CO[3]
                         net (fo=1, routed)           0.000    34.321    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_487_n_0
    SLICE_X37Y326        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.374 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_392/CO[3]
                         net (fo=1, routed)           0.000    34.374    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_392_n_0
    SLICE_X37Y327        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.427 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_307/CO[3]
                         net (fo=1, routed)           0.000    34.427    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_307_n_0
    SLICE_X37Y328        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.480 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_232/CO[3]
                         net (fo=1, routed)           0.000    34.480    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_232_n_0
    SLICE_X37Y329        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.533 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_167/CO[3]
                         net (fo=1, routed)           0.000    34.533    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_167_n_0
    SLICE_X37Y330        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.586 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_112/CO[3]
                         net (fo=1, routed)           0.000    34.586    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_112_n_0
    SLICE_X37Y331        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.639 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_77/CO[3]
                         net (fo=1, routed)           0.000    34.639    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_77_n_0
    SLICE_X37Y332        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.692 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_72/CO[3]
                         net (fo=1, routed)           0.000    34.692    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_72_n_0
    SLICE_X37Y333        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.745 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_69/CO[3]
                         net (fo=1, routed)           0.000    34.745    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_69_n_0
    SLICE_X37Y334        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    34.822 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_68/CO[1]
                         net (fo=68, routed)          1.822    36.643    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_68_n_2
    SLICE_X40Y317        LUT2 (Prop_lut2_I1_O)        0.122    36.765 r  design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1411/O
                         net (fo=1, routed)           0.000    36.765    design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1411_n_0
    SLICE_X40Y317        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    37.032 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1316/CO[3]
                         net (fo=1, routed)           0.000    37.032    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1316_n_0
    SLICE_X40Y318        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.085 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1227/CO[3]
                         net (fo=1, routed)           0.000    37.085    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1227_n_0
    SLICE_X40Y319        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.138 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1138/CO[3]
                         net (fo=1, routed)           0.000    37.138    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1138_n_0
    SLICE_X40Y320        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.191 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_961/CO[3]
                         net (fo=1, routed)           0.000    37.191    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_961_n_0
    SLICE_X40Y321        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.244 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_826/CO[3]
                         net (fo=1, routed)           0.000    37.244    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_826_n_0
    SLICE_X40Y322        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.297 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_701/CO[3]
                         net (fo=1, routed)           0.000    37.297    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_701_n_0
    SLICE_X40Y323        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.350 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_586/CO[3]
                         net (fo=1, routed)           0.000    37.350    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_586_n_0
    SLICE_X40Y324        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.403 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_481/CO[3]
                         net (fo=1, routed)           0.007    37.410    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_481_n_0
    SLICE_X40Y325        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.463 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_386/CO[3]
                         net (fo=1, routed)           0.000    37.463    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_386_n_0
    SLICE_X40Y326        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.516 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_301/CO[3]
                         net (fo=1, routed)           0.000    37.516    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_301_n_0
    SLICE_X40Y327        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.569 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_226/CO[3]
                         net (fo=1, routed)           0.000    37.569    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_226_n_0
    SLICE_X40Y328        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.622 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_161/CO[3]
                         net (fo=1, routed)           0.000    37.622    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_161_n_0
    SLICE_X40Y329        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.675 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_106/CO[3]
                         net (fo=1, routed)           0.000    37.675    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_106_n_0
    SLICE_X40Y330        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.728 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_62/CO[3]
                         net (fo=1, routed)           0.000    37.728    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_62_n_0
    SLICE_X40Y331        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.781 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    37.781    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_35_n_0
    SLICE_X40Y332        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.834 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_32/CO[3]
                         net (fo=1, routed)           0.000    37.834    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_32_n_0
    SLICE_X40Y333        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    37.911 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_31/CO[1]
                         net (fo=68, routed)          1.622    39.534    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_31_n_2
    SLICE_X43Y320        LUT2 (Prop_lut2_I1_O)        0.122    39.656 r  design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1406/O
                         net (fo=1, routed)           0.000    39.656    design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1406_n_0
    SLICE_X43Y320        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    39.923 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1311/CO[3]
                         net (fo=1, routed)           0.000    39.923    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1311_n_0
    SLICE_X43Y321        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    39.976 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1222/CO[3]
                         net (fo=1, routed)           0.000    39.976    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1222_n_0
    SLICE_X43Y322        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    40.029 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1133/CO[3]
                         net (fo=1, routed)           0.000    40.029    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1133_n_0
    SLICE_X43Y323        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    40.082 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_956/CO[3]
                         net (fo=1, routed)           0.000    40.082    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_956_n_0
    SLICE_X43Y324        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    40.135 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_821/CO[3]
                         net (fo=1, routed)           0.007    40.142    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_821_n_0
    SLICE_X43Y325        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    40.195 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_696/CO[3]
                         net (fo=1, routed)           0.000    40.195    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_696_n_0
    SLICE_X43Y326        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    40.248 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_581/CO[3]
                         net (fo=1, routed)           0.000    40.248    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_581_n_0
    SLICE_X43Y327        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    40.301 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_476/CO[3]
                         net (fo=1, routed)           0.000    40.301    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_476_n_0
    SLICE_X43Y328        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    40.354 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_381/CO[3]
                         net (fo=1, routed)           0.000    40.354    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_381_n_0
    SLICE_X43Y329        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    40.407 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_296/CO[3]
                         net (fo=1, routed)           0.000    40.407    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_296_n_0
    SLICE_X43Y330        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    40.460 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_221/CO[3]
                         net (fo=1, routed)           0.000    40.460    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_221_n_0
    SLICE_X43Y331        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    40.513 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_156/CO[3]
                         net (fo=1, routed)           0.000    40.513    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_156_n_0
    SLICE_X43Y332        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    40.566 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_101/CO[3]
                         net (fo=1, routed)           0.000    40.566    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_101_n_0
    SLICE_X43Y333        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    40.619 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_57/CO[3]
                         net (fo=1, routed)           0.000    40.619    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_57_n_0
    SLICE_X43Y334        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    40.672 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    40.672    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_26_n_0
    SLICE_X43Y335        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    40.725 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    40.725    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_13_n_0
    SLICE_X43Y336        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    40.802 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_12/CO[1]
                         net (fo=68, routed)          1.705    42.507    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_12_n_2
    SLICE_X44Y320        LUT2 (Prop_lut2_I1_O)        0.122    42.629 r  design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1402/O
                         net (fo=1, routed)           0.000    42.629    design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1402_n_0
    SLICE_X44Y320        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    42.896 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1310/CO[3]
                         net (fo=1, routed)           0.000    42.896    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1310_n_0
    SLICE_X44Y321        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    42.949 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1221/CO[3]
                         net (fo=1, routed)           0.000    42.949    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1221_n_0
    SLICE_X44Y322        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.002 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1132/CO[3]
                         net (fo=1, routed)           0.000    43.002    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1132_n_0
    SLICE_X44Y323        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.055 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_955/CO[3]
                         net (fo=1, routed)           0.000    43.055    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_955_n_0
    SLICE_X44Y324        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.108 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_820/CO[3]
                         net (fo=1, routed)           0.007    43.115    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_820_n_0
    SLICE_X44Y325        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.168 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_695/CO[3]
                         net (fo=1, routed)           0.000    43.168    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_695_n_0
    SLICE_X44Y326        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.221 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_580/CO[3]
                         net (fo=1, routed)           0.000    43.221    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_580_n_0
    SLICE_X44Y327        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.274 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_475/CO[3]
                         net (fo=1, routed)           0.000    43.274    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_475_n_0
    SLICE_X44Y328        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.327 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_380/CO[3]
                         net (fo=1, routed)           0.000    43.327    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_380_n_0
    SLICE_X44Y329        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.380 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_295/CO[3]
                         net (fo=1, routed)           0.000    43.380    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_295_n_0
    SLICE_X44Y330        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.433 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_220/CO[3]
                         net (fo=1, routed)           0.000    43.433    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_220_n_0
    SLICE_X44Y331        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.486 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_155/CO[3]
                         net (fo=1, routed)           0.000    43.486    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_155_n_0
    SLICE_X44Y332        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.539 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_100/CO[3]
                         net (fo=1, routed)           0.000    43.539    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_100_n_0
    SLICE_X44Y333        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.592 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_56/CO[3]
                         net (fo=1, routed)           0.000    43.592    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_56_n_0
    SLICE_X44Y334        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.645 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.645    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_25_n_0
    SLICE_X44Y335        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.698 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000    43.698    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_11_n_0
    SLICE_X44Y336        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    43.775 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_7/CO[1]
                         net (fo=69, routed)          1.965    45.740    design_1_i/FREQ_counter_PSK/inst/FTW1[15]
    SLICE_X46Y320        LUT2 (Prop_lut2_I1_O)        0.122    45.862 r  design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1461/O
                         net (fo=1, routed)           0.000    45.862    design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1461_n_0
    SLICE_X46Y320        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    46.118 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1384/CO[3]
                         net (fo=1, routed)           0.000    46.118    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1384_n_0
    SLICE_X46Y321        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    46.172 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1295/CO[3]
                         net (fo=1, routed)           0.000    46.172    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1295_n_0
    SLICE_X46Y322        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    46.226 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1206/CO[3]
                         net (fo=1, routed)           0.000    46.226    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1206_n_0
    SLICE_X46Y323        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    46.280 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1117/CO[3]
                         net (fo=1, routed)           0.000    46.280    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1117_n_0
    SLICE_X46Y324        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    46.334 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_940/CO[3]
                         net (fo=1, routed)           0.007    46.342    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_940_n_0
    SLICE_X46Y325        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    46.396 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_805/CO[3]
                         net (fo=1, routed)           0.000    46.396    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_805_n_0
    SLICE_X46Y326        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    46.450 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_680/CO[3]
                         net (fo=1, routed)           0.000    46.450    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_680_n_0
    SLICE_X46Y327        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    46.504 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_565/CO[3]
                         net (fo=1, routed)           0.000    46.504    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_565_n_0
    SLICE_X46Y328        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    46.558 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_460/CO[3]
                         net (fo=1, routed)           0.000    46.558    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_460_n_0
    SLICE_X46Y329        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    46.612 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_365/CO[3]
                         net (fo=1, routed)           0.000    46.612    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_365_n_0
    SLICE_X46Y330        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    46.666 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_280/CO[3]
                         net (fo=1, routed)           0.000    46.666    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_280_n_0
    SLICE_X46Y331        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    46.720 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_205/CO[3]
                         net (fo=1, routed)           0.000    46.720    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_205_n_0
    SLICE_X46Y332        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    46.774 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_140/CO[3]
                         net (fo=1, routed)           0.000    46.774    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_140_n_0
    SLICE_X46Y333        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    46.828 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_85/CO[3]
                         net (fo=1, routed)           0.000    46.828    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_85_n_0
    SLICE_X46Y334        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    46.882 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    46.882    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_41_n_0
    SLICE_X46Y335        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    46.936 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    46.936    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_16_n_0
    SLICE_X46Y336        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    47.012 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_8/CO[1]
                         net (fo=69, routed)          1.795    48.806    design_1_i/FREQ_counter_PSK/inst/FTW1[14]
    SLICE_X47Y320        LUT2 (Prop_lut2_I1_O)        0.124    48.930 r  design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1465/O
                         net (fo=1, routed)           0.000    48.930    design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1465_n_0
    SLICE_X47Y320        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    49.197 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1389/CO[3]
                         net (fo=1, routed)           0.000    49.197    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1389_n_0
    SLICE_X47Y321        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    49.250 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1300/CO[3]
                         net (fo=1, routed)           0.000    49.250    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1300_n_0
    SLICE_X47Y322        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    49.303 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1211/CO[3]
                         net (fo=1, routed)           0.000    49.303    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1211_n_0
    SLICE_X47Y323        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    49.356 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1122/CO[3]
                         net (fo=1, routed)           0.000    49.356    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1122_n_0
    SLICE_X47Y324        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    49.409 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_945/CO[3]
                         net (fo=1, routed)           0.007    49.417    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_945_n_0
    SLICE_X47Y325        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    49.470 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_810/CO[3]
                         net (fo=1, routed)           0.000    49.470    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_810_n_0
    SLICE_X47Y326        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    49.523 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_685/CO[3]
                         net (fo=1, routed)           0.000    49.523    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_685_n_0
    SLICE_X47Y327        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    49.576 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_570/CO[3]
                         net (fo=1, routed)           0.000    49.576    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_570_n_0
    SLICE_X47Y328        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    49.629 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_465/CO[3]
                         net (fo=1, routed)           0.000    49.629    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_465_n_0
    SLICE_X47Y329        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    49.682 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_370/CO[3]
                         net (fo=1, routed)           0.000    49.682    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_370_n_0
    SLICE_X47Y330        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    49.735 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_285/CO[3]
                         net (fo=1, routed)           0.000    49.735    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_285_n_0
    SLICE_X47Y331        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    49.788 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_210/CO[3]
                         net (fo=1, routed)           0.000    49.788    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_210_n_0
    SLICE_X47Y332        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    49.841 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_145/CO[3]
                         net (fo=1, routed)           0.000    49.841    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_145_n_0
    SLICE_X47Y333        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    49.894 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_90/CO[3]
                         net (fo=1, routed)           0.000    49.894    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_90_n_0
    SLICE_X47Y334        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    49.947 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    49.947    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_46_n_0
    SLICE_X47Y335        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    50.000 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_19/CO[3]
                         net (fo=1, routed)           0.000    50.000    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_19_n_0
    SLICE_X47Y336        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    50.077 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_9/CO[1]
                         net (fo=69, routed)          2.361    52.438    design_1_i/FREQ_counter_PSK/inst/FTW1[13]
    SLICE_X48Y318        LUT2 (Prop_lut2_I1_O)        0.122    52.560 r  design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1469/O
                         net (fo=1, routed)           0.000    52.560    design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1469_n_0
    SLICE_X48Y318        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    52.816 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1394/CO[3]
                         net (fo=1, routed)           0.000    52.816    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1394_n_0
    SLICE_X48Y319        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    52.870 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1305/CO[3]
                         net (fo=1, routed)           0.000    52.870    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1305_n_0
    SLICE_X48Y320        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    52.924 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1216/CO[3]
                         net (fo=1, routed)           0.000    52.924    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1216_n_0
    SLICE_X48Y321        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    52.978 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1127/CO[3]
                         net (fo=1, routed)           0.000    52.978    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1127_n_0
    SLICE_X48Y322        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    53.032 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_950/CO[3]
                         net (fo=1, routed)           0.000    53.032    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_950_n_0
    SLICE_X48Y323        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    53.086 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_815/CO[3]
                         net (fo=1, routed)           0.000    53.086    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_815_n_0
    SLICE_X48Y324        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    53.140 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_690/CO[3]
                         net (fo=1, routed)           0.007    53.147    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_690_n_0
    SLICE_X48Y325        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    53.201 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_575/CO[3]
                         net (fo=1, routed)           0.000    53.201    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_575_n_0
    SLICE_X48Y326        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    53.255 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_470/CO[3]
                         net (fo=1, routed)           0.000    53.255    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_470_n_0
    SLICE_X48Y327        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    53.309 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_375/CO[3]
                         net (fo=1, routed)           0.000    53.309    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_375_n_0
    SLICE_X48Y328        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    53.363 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_290/CO[3]
                         net (fo=1, routed)           0.000    53.363    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_290_n_0
    SLICE_X48Y329        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    53.417 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_215/CO[3]
                         net (fo=1, routed)           0.000    53.417    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_215_n_0
    SLICE_X48Y330        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    53.471 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_150/CO[3]
                         net (fo=1, routed)           0.000    53.471    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_150_n_0
    SLICE_X48Y331        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    53.525 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_95/CO[3]
                         net (fo=1, routed)           0.000    53.525    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_95_n_0
    SLICE_X48Y332        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    53.579 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    53.579    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_51_n_0
    SLICE_X48Y333        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    53.633 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_22/CO[3]
                         net (fo=1, routed)           0.000    53.633    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_22_n_0
    SLICE_X48Y334        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    53.709 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_10/CO[1]
                         net (fo=69, routed)          2.195    55.905    design_1_i/FREQ_counter_PSK/inst/FTW1[12]
    SLICE_X45Y317        LUT5 (Prop_lut5_I1_O)        0.124    56.029 r  design_1_i/FREQ_counter_PSK/inst/FTW[11]_i_306/O
                         net (fo=1, routed)           0.000    56.029    design_1_i/FREQ_counter_PSK/inst/FTW[11]_i_306_n_0
    SLICE_X45Y317        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    56.288 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_282/CO[3]
                         net (fo=1, routed)           0.000    56.288    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_282_n_0
    SLICE_X45Y318        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    56.341 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_262/CO[3]
                         net (fo=1, routed)           0.000    56.341    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_262_n_0
    SLICE_X45Y319        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    56.394 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_242/CO[3]
                         net (fo=1, routed)           0.000    56.394    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_242_n_0
    SLICE_X45Y320        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    56.447 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_222/CO[3]
                         net (fo=1, routed)           0.000    56.447    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_222_n_0
    SLICE_X45Y321        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    56.500 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_202/CO[3]
                         net (fo=1, routed)           0.000    56.500    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_202_n_0
    SLICE_X45Y322        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    56.553 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_182/CO[3]
                         net (fo=1, routed)           0.000    56.553    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_182_n_0
    SLICE_X45Y323        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    56.606 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_162/CO[3]
                         net (fo=1, routed)           0.000    56.606    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_162_n_0
    SLICE_X45Y324        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    56.659 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_142/CO[3]
                         net (fo=1, routed)           0.007    56.666    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_142_n_0
    SLICE_X45Y325        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    56.719 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_122/CO[3]
                         net (fo=1, routed)           0.000    56.719    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_122_n_0
    SLICE_X45Y326        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    56.772 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_102/CO[3]
                         net (fo=1, routed)           0.000    56.772    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_102_n_0
    SLICE_X45Y327        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    56.825 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_82/CO[3]
                         net (fo=1, routed)           0.000    56.825    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_82_n_0
    SLICE_X45Y328        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    56.878 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_62/CO[3]
                         net (fo=1, routed)           0.000    56.878    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_62_n_0
    SLICE_X45Y329        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    56.931 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_42/CO[3]
                         net (fo=1, routed)           0.000    56.931    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_42_n_0
    SLICE_X45Y330        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    56.984 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_22/CO[3]
                         net (fo=1, routed)           0.000    56.984    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_22_n_0
    SLICE_X45Y331        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    57.037 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    57.037    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_10_n_0
    SLICE_X45Y332        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    57.114 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_6/CO[1]
                         net (fo=69, routed)          2.625    59.739    design_1_i/FREQ_counter_PSK/inst/FTW1[11]
    SLICE_X43Y298        LUT5 (Prop_lut5_I1_O)        0.122    59.861 r  design_1_i/FREQ_counter_PSK/inst/FTW[11]_i_327/O
                         net (fo=1, routed)           0.000    59.861    design_1_i/FREQ_counter_PSK/inst/FTW[11]_i_327_n_0
    SLICE_X43Y298        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    60.054 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_307/CO[3]
                         net (fo=1, routed)           0.000    60.054    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_307_n_0
    SLICE_X43Y299        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    60.107 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_287/CO[3]
                         net (fo=1, routed)           0.001    60.108    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_287_n_0
    SLICE_X43Y300        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    60.161 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_267/CO[3]
                         net (fo=1, routed)           0.000    60.161    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_267_n_0
    SLICE_X43Y301        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    60.214 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_247/CO[3]
                         net (fo=1, routed)           0.000    60.214    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_247_n_0
    SLICE_X43Y302        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    60.267 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_227/CO[3]
                         net (fo=1, routed)           0.000    60.267    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_227_n_0
    SLICE_X43Y303        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    60.320 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_207/CO[3]
                         net (fo=1, routed)           0.000    60.320    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_207_n_0
    SLICE_X43Y304        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    60.373 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_187/CO[3]
                         net (fo=1, routed)           0.000    60.373    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_187_n_0
    SLICE_X43Y305        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    60.426 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_167/CO[3]
                         net (fo=1, routed)           0.000    60.426    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_167_n_0
    SLICE_X43Y306        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    60.479 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_147/CO[3]
                         net (fo=1, routed)           0.000    60.479    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_147_n_0
    SLICE_X43Y307        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    60.532 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_127/CO[3]
                         net (fo=1, routed)           0.000    60.532    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_127_n_0
    SLICE_X43Y308        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    60.585 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_107/CO[3]
                         net (fo=1, routed)           0.000    60.585    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_107_n_0
    SLICE_X43Y309        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    60.638 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_87/CO[3]
                         net (fo=1, routed)           0.000    60.638    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_87_n_0
    SLICE_X43Y310        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    60.691 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_67/CO[3]
                         net (fo=1, routed)           0.000    60.691    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_67_n_0
    SLICE_X43Y311        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    60.744 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_47/CO[3]
                         net (fo=1, routed)           0.000    60.744    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_47_n_0
    SLICE_X43Y312        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    60.797 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_27/CO[3]
                         net (fo=1, routed)           0.000    60.797    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_27_n_0
    SLICE_X43Y313        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    60.850 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.850    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_13_n_0
    SLICE_X43Y314        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    60.927 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_7/CO[1]
                         net (fo=69, routed)          1.994    62.920    design_1_i/FREQ_counter_PSK/inst/FTW1[10]
    SLICE_X44Y298        LUT2 (Prop_lut2_I1_O)        0.122    63.042 r  design_1_i/FREQ_counter_PSK/inst/FTW[11]_i_333/O
                         net (fo=1, routed)           0.000    63.042    design_1_i/FREQ_counter_PSK/inst/FTW[11]_i_333_n_0
    SLICE_X44Y298        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    63.309 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_312/CO[3]
                         net (fo=1, routed)           0.000    63.309    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_312_n_0
    SLICE_X44Y299        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    63.362 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_292/CO[3]
                         net (fo=1, routed)           0.001    63.363    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_292_n_0
    SLICE_X44Y300        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    63.416 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_272/CO[3]
                         net (fo=1, routed)           0.000    63.416    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_272_n_0
    SLICE_X44Y301        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    63.469 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_252/CO[3]
                         net (fo=1, routed)           0.000    63.469    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_252_n_0
    SLICE_X44Y302        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    63.522 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_232/CO[3]
                         net (fo=1, routed)           0.000    63.522    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_232_n_0
    SLICE_X44Y303        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    63.575 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_212/CO[3]
                         net (fo=1, routed)           0.000    63.575    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_212_n_0
    SLICE_X44Y304        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    63.628 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_192/CO[3]
                         net (fo=1, routed)           0.000    63.628    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_192_n_0
    SLICE_X44Y305        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    63.681 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_172/CO[3]
                         net (fo=1, routed)           0.000    63.681    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_172_n_0
    SLICE_X44Y306        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    63.734 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_152/CO[3]
                         net (fo=1, routed)           0.000    63.734    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_152_n_0
    SLICE_X44Y307        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    63.787 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_132/CO[3]
                         net (fo=1, routed)           0.000    63.787    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_132_n_0
    SLICE_X44Y308        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    63.840 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_112/CO[3]
                         net (fo=1, routed)           0.000    63.840    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_112_n_0
    SLICE_X44Y309        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    63.893 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_92/CO[3]
                         net (fo=1, routed)           0.000    63.893    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_92_n_0
    SLICE_X44Y310        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    63.946 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_72/CO[3]
                         net (fo=1, routed)           0.000    63.946    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_72_n_0
    SLICE_X44Y311        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    63.999 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_52/CO[3]
                         net (fo=1, routed)           0.000    63.999    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_52_n_0
    SLICE_X44Y312        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    64.052 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    64.052    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_32_n_0
    SLICE_X44Y313        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    64.105 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_16/CO[3]
                         net (fo=1, routed)           0.000    64.105    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_16_n_0
    SLICE_X44Y314        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    64.182 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_8/CO[1]
                         net (fo=69, routed)          1.943    66.125    design_1_i/FREQ_counter_PSK/inst/FTW1[9]
    SLICE_X47Y298        LUT2 (Prop_lut2_I1_O)        0.122    66.247 r  design_1_i/FREQ_counter_PSK/inst/FTW[11]_i_337/O
                         net (fo=1, routed)           0.000    66.247    design_1_i/FREQ_counter_PSK/inst/FTW[11]_i_337_n_0
    SLICE_X47Y298        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    66.514 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_317/CO[3]
                         net (fo=1, routed)           0.000    66.514    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_317_n_0
    SLICE_X47Y299        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    66.567 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_297/CO[3]
                         net (fo=1, routed)           0.001    66.568    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_297_n_0
    SLICE_X47Y300        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    66.621 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_277/CO[3]
                         net (fo=1, routed)           0.000    66.621    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_277_n_0
    SLICE_X47Y301        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    66.674 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_257/CO[3]
                         net (fo=1, routed)           0.000    66.674    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_257_n_0
    SLICE_X47Y302        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    66.727 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_237/CO[3]
                         net (fo=1, routed)           0.000    66.727    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_237_n_0
    SLICE_X47Y303        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    66.780 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_217/CO[3]
                         net (fo=1, routed)           0.000    66.780    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_217_n_0
    SLICE_X47Y304        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    66.833 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_197/CO[3]
                         net (fo=1, routed)           0.000    66.833    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_197_n_0
    SLICE_X47Y305        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    66.886 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_177/CO[3]
                         net (fo=1, routed)           0.000    66.886    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_177_n_0
    SLICE_X47Y306        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    66.939 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_157/CO[3]
                         net (fo=1, routed)           0.000    66.939    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_157_n_0
    SLICE_X47Y307        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    66.992 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_137/CO[3]
                         net (fo=1, routed)           0.000    66.992    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_137_n_0
    SLICE_X47Y308        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    67.045 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_117/CO[3]
                         net (fo=1, routed)           0.000    67.045    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_117_n_0
    SLICE_X47Y309        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    67.098 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_97/CO[3]
                         net (fo=1, routed)           0.000    67.098    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_97_n_0
    SLICE_X47Y310        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    67.151 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_77/CO[3]
                         net (fo=1, routed)           0.000    67.151    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_77_n_0
    SLICE_X47Y311        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    67.204 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_57/CO[3]
                         net (fo=1, routed)           0.000    67.204    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_57_n_0
    SLICE_X47Y312        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    67.257 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_37/CO[3]
                         net (fo=1, routed)           0.000    67.257    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_37_n_0
    SLICE_X47Y313        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    67.310 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    67.310    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_19_n_0
    SLICE_X47Y314        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    67.387 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_9/CO[1]
                         net (fo=69, routed)          1.821    69.207    design_1_i/FREQ_counter_PSK/inst/FTW1[8]
    SLICE_X46Y298        LUT2 (Prop_lut2_I1_O)        0.122    69.329 r  design_1_i/FREQ_counter_PSK/inst/FTW[7]_i_325/O
                         net (fo=1, routed)           0.000    69.329    design_1_i/FREQ_counter_PSK/inst/FTW[7]_i_325_n_0
    SLICE_X46Y298        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    69.585 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_302/CO[3]
                         net (fo=1, routed)           0.000    69.585    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_302_n_0
    SLICE_X46Y299        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    69.639 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_282/CO[3]
                         net (fo=1, routed)           0.001    69.640    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_282_n_0
    SLICE_X46Y300        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    69.694 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_262/CO[3]
                         net (fo=1, routed)           0.000    69.694    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_262_n_0
    SLICE_X46Y301        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    69.748 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_242/CO[3]
                         net (fo=1, routed)           0.000    69.748    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_242_n_0
    SLICE_X46Y302        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    69.802 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_222/CO[3]
                         net (fo=1, routed)           0.000    69.802    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_222_n_0
    SLICE_X46Y303        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    69.856 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_202/CO[3]
                         net (fo=1, routed)           0.000    69.856    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_202_n_0
    SLICE_X46Y304        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    69.910 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_182/CO[3]
                         net (fo=1, routed)           0.000    69.910    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_182_n_0
    SLICE_X46Y305        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    69.964 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_162/CO[3]
                         net (fo=1, routed)           0.000    69.964    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_162_n_0
    SLICE_X46Y306        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    70.018 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_142/CO[3]
                         net (fo=1, routed)           0.000    70.018    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_142_n_0
    SLICE_X46Y307        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    70.072 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_122/CO[3]
                         net (fo=1, routed)           0.000    70.072    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_122_n_0
    SLICE_X46Y308        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    70.126 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_102/CO[3]
                         net (fo=1, routed)           0.000    70.126    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_102_n_0
    SLICE_X46Y309        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    70.180 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_82/CO[3]
                         net (fo=1, routed)           0.000    70.180    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_82_n_0
    SLICE_X46Y310        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    70.234 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_62/CO[3]
                         net (fo=1, routed)           0.000    70.234    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_62_n_0
    SLICE_X46Y311        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    70.288 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_42/CO[3]
                         net (fo=1, routed)           0.000    70.288    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_42_n_0
    SLICE_X46Y312        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    70.342 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.000    70.342    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_22_n_0
    SLICE_X46Y313        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    70.396 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    70.396    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_10_n_0
    SLICE_X46Y314        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    70.472 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_6/CO[1]
                         net (fo=69, routed)          1.980    72.452    design_1_i/FREQ_counter_PSK/inst/FTW1[7]
    SLICE_X37Y300        LUT5 (Prop_lut5_I1_O)        0.124    72.576 r  design_1_i/FREQ_counter_PSK/inst/FTW[7]_i_327/O
                         net (fo=1, routed)           0.000    72.576    design_1_i/FREQ_counter_PSK/inst/FTW[7]_i_327_n_0
    SLICE_X37Y300        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    72.769 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_307/CO[3]
                         net (fo=1, routed)           0.000    72.769    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_307_n_0
    SLICE_X37Y301        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    72.822 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_287/CO[3]
                         net (fo=1, routed)           0.000    72.822    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_287_n_0
    SLICE_X37Y302        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    72.875 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_267/CO[3]
                         net (fo=1, routed)           0.000    72.875    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_267_n_0
    SLICE_X37Y303        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    72.928 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_247/CO[3]
                         net (fo=1, routed)           0.000    72.928    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_247_n_0
    SLICE_X37Y304        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    72.981 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_227/CO[3]
                         net (fo=1, routed)           0.000    72.981    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_227_n_0
    SLICE_X37Y305        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    73.034 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_207/CO[3]
                         net (fo=1, routed)           0.000    73.034    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_207_n_0
    SLICE_X37Y306        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    73.087 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_187/CO[3]
                         net (fo=1, routed)           0.000    73.087    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_187_n_0
    SLICE_X37Y307        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    73.140 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_167/CO[3]
                         net (fo=1, routed)           0.000    73.140    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_167_n_0
    SLICE_X37Y308        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    73.193 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_147/CO[3]
                         net (fo=1, routed)           0.000    73.193    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_147_n_0
    SLICE_X37Y309        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    73.246 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_127/CO[3]
                         net (fo=1, routed)           0.000    73.246    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_127_n_0
    SLICE_X37Y310        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    73.299 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_107/CO[3]
                         net (fo=1, routed)           0.000    73.299    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_107_n_0
    SLICE_X37Y311        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    73.352 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_87/CO[3]
                         net (fo=1, routed)           0.000    73.352    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_87_n_0
    SLICE_X37Y312        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    73.405 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_67/CO[3]
                         net (fo=1, routed)           0.000    73.405    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_67_n_0
    SLICE_X37Y313        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    73.458 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_47/CO[3]
                         net (fo=1, routed)           0.000    73.458    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_47_n_0
    SLICE_X37Y314        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    73.511 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_27/CO[3]
                         net (fo=1, routed)           0.000    73.511    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_27_n_0
    SLICE_X37Y315        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    73.564 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000    73.564    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_13_n_0
    SLICE_X37Y316        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    73.641 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_7/CO[1]
                         net (fo=69, routed)          1.989    75.630    design_1_i/FREQ_counter_PSK/inst/FTW1[6]
    SLICE_X36Y300        LUT2 (Prop_lut2_I1_O)        0.122    75.752 r  design_1_i/FREQ_counter_PSK/inst/FTW[7]_i_333/O
                         net (fo=1, routed)           0.000    75.752    design_1_i/FREQ_counter_PSK/inst/FTW[7]_i_333_n_0
    SLICE_X36Y300        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    76.008 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_312/CO[3]
                         net (fo=1, routed)           0.000    76.008    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_312_n_0
    SLICE_X36Y301        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    76.062 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_292/CO[3]
                         net (fo=1, routed)           0.000    76.062    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_292_n_0
    SLICE_X36Y302        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    76.116 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_272/CO[3]
                         net (fo=1, routed)           0.000    76.116    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_272_n_0
    SLICE_X36Y303        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    76.170 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_252/CO[3]
                         net (fo=1, routed)           0.000    76.170    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_252_n_0
    SLICE_X36Y304        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    76.224 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_232/CO[3]
                         net (fo=1, routed)           0.000    76.224    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_232_n_0
    SLICE_X36Y305        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    76.278 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_212/CO[3]
                         net (fo=1, routed)           0.000    76.278    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_212_n_0
    SLICE_X36Y306        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    76.332 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_192/CO[3]
                         net (fo=1, routed)           0.000    76.332    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_192_n_0
    SLICE_X36Y307        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    76.386 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_172/CO[3]
                         net (fo=1, routed)           0.000    76.386    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_172_n_0
    SLICE_X36Y308        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    76.440 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_152/CO[3]
                         net (fo=1, routed)           0.000    76.440    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_152_n_0
    SLICE_X36Y309        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    76.494 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_132/CO[3]
                         net (fo=1, routed)           0.000    76.494    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_132_n_0
    SLICE_X36Y310        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    76.548 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_112/CO[3]
                         net (fo=1, routed)           0.000    76.548    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_112_n_0
    SLICE_X36Y311        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    76.602 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_92/CO[3]
                         net (fo=1, routed)           0.000    76.602    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_92_n_0
    SLICE_X36Y312        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    76.656 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_72/CO[3]
                         net (fo=1, routed)           0.000    76.656    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_72_n_0
    SLICE_X36Y313        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    76.710 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_52/CO[3]
                         net (fo=1, routed)           0.000    76.710    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_52_n_0
    SLICE_X36Y314        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    76.764 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_32/CO[3]
                         net (fo=1, routed)           0.000    76.764    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_32_n_0
    SLICE_X36Y315        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    76.818 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    76.818    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_16_n_0
    SLICE_X36Y316        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    76.894 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_8/CO[1]
                         net (fo=69, routed)          2.173    79.067    design_1_i/FREQ_counter_PSK/inst/FTW1[5]
    SLICE_X33Y300        LUT2 (Prop_lut2_I1_O)        0.124    79.191 r  design_1_i/FREQ_counter_PSK/inst/FTW[7]_i_337/O
                         net (fo=1, routed)           0.000    79.191    design_1_i/FREQ_counter_PSK/inst/FTW[7]_i_337_n_0
    SLICE_X33Y300        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    79.458 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_317/CO[3]
                         net (fo=1, routed)           0.000    79.458    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_317_n_0
    SLICE_X33Y301        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    79.511 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_297/CO[3]
                         net (fo=1, routed)           0.000    79.511    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_297_n_0
    SLICE_X33Y302        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    79.564 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_277/CO[3]
                         net (fo=1, routed)           0.000    79.564    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_277_n_0
    SLICE_X33Y303        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    79.617 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_257/CO[3]
                         net (fo=1, routed)           0.000    79.617    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_257_n_0
    SLICE_X33Y304        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    79.670 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_237/CO[3]
                         net (fo=1, routed)           0.000    79.670    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_237_n_0
    SLICE_X33Y305        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    79.723 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_217/CO[3]
                         net (fo=1, routed)           0.000    79.723    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_217_n_0
    SLICE_X33Y306        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    79.776 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_197/CO[3]
                         net (fo=1, routed)           0.000    79.776    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_197_n_0
    SLICE_X33Y307        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    79.829 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_177/CO[3]
                         net (fo=1, routed)           0.000    79.829    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_177_n_0
    SLICE_X33Y308        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    79.882 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_157/CO[3]
                         net (fo=1, routed)           0.000    79.882    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_157_n_0
    SLICE_X33Y309        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    79.935 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_137/CO[3]
                         net (fo=1, routed)           0.000    79.935    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_137_n_0
    SLICE_X33Y310        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    79.988 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_117/CO[3]
                         net (fo=1, routed)           0.000    79.988    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_117_n_0
    SLICE_X33Y311        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    80.041 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_97/CO[3]
                         net (fo=1, routed)           0.000    80.041    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_97_n_0
    SLICE_X33Y312        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    80.094 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_77/CO[3]
                         net (fo=1, routed)           0.000    80.094    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_77_n_0
    SLICE_X33Y313        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    80.147 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_57/CO[3]
                         net (fo=1, routed)           0.000    80.147    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_57_n_0
    SLICE_X33Y314        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    80.200 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_37/CO[3]
                         net (fo=1, routed)           0.000    80.200    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_37_n_0
    SLICE_X33Y315        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    80.253 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.253    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_19_n_0
    SLICE_X33Y316        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    80.330 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_9/CO[1]
                         net (fo=69, routed)          2.311    82.641    design_1_i/FREQ_counter_PSK/inst/FTW1[4]
    SLICE_X27Y300        LUT5 (Prop_lut5_I1_O)        0.122    82.763 r  design_1_i/FREQ_counter_PSK/inst/FTW[3]_i_323/O
                         net (fo=1, routed)           0.000    82.763    design_1_i/FREQ_counter_PSK/inst/FTW[3]_i_323_n_0
    SLICE_X27Y300        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    82.956 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_302/CO[3]
                         net (fo=1, routed)           0.000    82.956    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_302_n_0
    SLICE_X27Y301        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    83.009 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_282/CO[3]
                         net (fo=1, routed)           0.000    83.009    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_282_n_0
    SLICE_X27Y302        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    83.062 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_262/CO[3]
                         net (fo=1, routed)           0.000    83.062    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_262_n_0
    SLICE_X27Y303        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    83.115 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_242/CO[3]
                         net (fo=1, routed)           0.000    83.115    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_242_n_0
    SLICE_X27Y304        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    83.168 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_222/CO[3]
                         net (fo=1, routed)           0.000    83.168    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_222_n_0
    SLICE_X27Y305        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    83.221 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_202/CO[3]
                         net (fo=1, routed)           0.000    83.221    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_202_n_0
    SLICE_X27Y306        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    83.274 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_182/CO[3]
                         net (fo=1, routed)           0.000    83.274    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_182_n_0
    SLICE_X27Y307        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    83.327 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_162/CO[3]
                         net (fo=1, routed)           0.000    83.327    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_162_n_0
    SLICE_X27Y308        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    83.380 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    83.380    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_142_n_0
    SLICE_X27Y309        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    83.433 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_122/CO[3]
                         net (fo=1, routed)           0.000    83.433    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_122_n_0
    SLICE_X27Y310        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    83.486 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000    83.486    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_102_n_0
    SLICE_X27Y311        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    83.539 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_82/CO[3]
                         net (fo=1, routed)           0.000    83.539    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_82_n_0
    SLICE_X27Y312        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    83.592 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    83.592    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_62_n_0
    SLICE_X27Y313        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    83.645 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_42/CO[3]
                         net (fo=1, routed)           0.000    83.645    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_42_n_0
    SLICE_X27Y314        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    83.698 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.000    83.698    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_22_n_0
    SLICE_X27Y315        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    83.751 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    83.751    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_11_n_0
    SLICE_X27Y316        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    83.828 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_7/CO[1]
                         net (fo=69, routed)          2.134    85.962    design_1_i/FREQ_counter_PSK/inst/FTW1[3]
    SLICE_X28Y300        LUT5 (Prop_lut5_I1_O)        0.122    86.084 r  design_1_i/FREQ_counter_PSK/inst/FTW[3]_i_327/O
                         net (fo=1, routed)           0.000    86.084    design_1_i/FREQ_counter_PSK/inst/FTW[3]_i_327_n_0
    SLICE_X28Y300        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    86.277 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_307/CO[3]
                         net (fo=1, routed)           0.000    86.277    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_307_n_0
    SLICE_X28Y301        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    86.330 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_287/CO[3]
                         net (fo=1, routed)           0.000    86.330    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_287_n_0
    SLICE_X28Y302        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    86.383 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_267/CO[3]
                         net (fo=1, routed)           0.000    86.383    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_267_n_0
    SLICE_X28Y303        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    86.436 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_247/CO[3]
                         net (fo=1, routed)           0.000    86.436    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_247_n_0
    SLICE_X28Y304        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    86.489 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_227/CO[3]
                         net (fo=1, routed)           0.000    86.489    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_227_n_0
    SLICE_X28Y305        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    86.542 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_207/CO[3]
                         net (fo=1, routed)           0.000    86.542    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_207_n_0
    SLICE_X28Y306        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    86.595 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_187/CO[3]
                         net (fo=1, routed)           0.000    86.595    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_187_n_0
    SLICE_X28Y307        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    86.648 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_167/CO[3]
                         net (fo=1, routed)           0.000    86.648    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_167_n_0
    SLICE_X28Y308        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    86.701 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_147/CO[3]
                         net (fo=1, routed)           0.000    86.701    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_147_n_0
    SLICE_X28Y309        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    86.754 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_127/CO[3]
                         net (fo=1, routed)           0.000    86.754    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_127_n_0
    SLICE_X28Y310        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    86.807 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_107/CO[3]
                         net (fo=1, routed)           0.000    86.807    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_107_n_0
    SLICE_X28Y311        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    86.860 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_87/CO[3]
                         net (fo=1, routed)           0.000    86.860    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_87_n_0
    SLICE_X28Y312        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    86.913 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    86.913    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_67_n_0
    SLICE_X28Y313        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    86.966 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    86.966    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_47_n_0
    SLICE_X28Y314        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    87.019 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_27/CO[3]
                         net (fo=1, routed)           0.000    87.019    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_27_n_0
    SLICE_X28Y315        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    87.072 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    87.072    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_14_n_0
    SLICE_X28Y316        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    87.149 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_8/CO[1]
                         net (fo=69, routed)          1.981    89.130    design_1_i/FREQ_counter_PSK/inst/FTW1[2]
    SLICE_X29Y300        LUT5 (Prop_lut5_I1_O)        0.122    89.252 r  design_1_i/FREQ_counter_PSK/inst/FTW[3]_i_331/O
                         net (fo=1, routed)           0.000    89.252    design_1_i/FREQ_counter_PSK/inst/FTW[3]_i_331_n_0
    SLICE_X29Y300        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    89.445 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_312/CO[3]
                         net (fo=1, routed)           0.000    89.445    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_312_n_0
    SLICE_X29Y301        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    89.498 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_292/CO[3]
                         net (fo=1, routed)           0.000    89.498    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_292_n_0
    SLICE_X29Y302        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    89.551 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_272/CO[3]
                         net (fo=1, routed)           0.000    89.551    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_272_n_0
    SLICE_X29Y303        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    89.604 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_252/CO[3]
                         net (fo=1, routed)           0.000    89.604    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_252_n_0
    SLICE_X29Y304        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    89.657 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_232/CO[3]
                         net (fo=1, routed)           0.000    89.657    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_232_n_0
    SLICE_X29Y305        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    89.710 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_212/CO[3]
                         net (fo=1, routed)           0.000    89.710    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_212_n_0
    SLICE_X29Y306        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    89.763 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_192/CO[3]
                         net (fo=1, routed)           0.000    89.763    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_192_n_0
    SLICE_X29Y307        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    89.816 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_172/CO[3]
                         net (fo=1, routed)           0.000    89.816    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_172_n_0
    SLICE_X29Y308        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    89.869 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_152/CO[3]
                         net (fo=1, routed)           0.000    89.869    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_152_n_0
    SLICE_X29Y309        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    89.922 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_132/CO[3]
                         net (fo=1, routed)           0.000    89.922    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_132_n_0
    SLICE_X29Y310        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    89.975 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_112/CO[3]
                         net (fo=1, routed)           0.000    89.975    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_112_n_0
    SLICE_X29Y311        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    90.028 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    90.028    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_92_n_0
    SLICE_X29Y312        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    90.081 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_72/CO[3]
                         net (fo=1, routed)           0.000    90.081    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_72_n_0
    SLICE_X29Y313        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    90.134 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    90.134    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_52_n_0
    SLICE_X29Y314        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    90.187 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_32/CO[3]
                         net (fo=1, routed)           0.000    90.187    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_32_n_0
    SLICE_X29Y315        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    90.240 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    90.240    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_17_n_0
    SLICE_X29Y316        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    90.317 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_9/CO[1]
                         net (fo=69, routed)          1.974    92.291    design_1_i/FREQ_counter_PSK/inst/FTW1[1]
    SLICE_X30Y300        LUT5 (Prop_lut5_I1_O)        0.122    92.413 r  design_1_i/FREQ_counter_PSK/inst/FTW[3]_i_337/O
                         net (fo=1, routed)           0.000    92.413    design_1_i/FREQ_counter_PSK/inst/FTW[3]_i_337_n_0
    SLICE_X30Y300        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    92.669 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_317/CO[3]
                         net (fo=1, routed)           0.000    92.669    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_317_n_0
    SLICE_X30Y301        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    92.723 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_297/CO[3]
                         net (fo=1, routed)           0.000    92.723    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_297_n_0
    SLICE_X30Y302        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    92.777 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_277/CO[3]
                         net (fo=1, routed)           0.000    92.777    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_277_n_0
    SLICE_X30Y303        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    92.831 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_257/CO[3]
                         net (fo=1, routed)           0.000    92.831    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_257_n_0
    SLICE_X30Y304        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    92.885 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_237/CO[3]
                         net (fo=1, routed)           0.000    92.885    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_237_n_0
    SLICE_X30Y305        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    92.939 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_217/CO[3]
                         net (fo=1, routed)           0.000    92.939    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_217_n_0
    SLICE_X30Y306        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    92.993 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_197/CO[3]
                         net (fo=1, routed)           0.000    92.993    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_197_n_0
    SLICE_X30Y307        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    93.047 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_177/CO[3]
                         net (fo=1, routed)           0.000    93.047    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_177_n_0
    SLICE_X30Y308        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    93.101 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_157/CO[3]
                         net (fo=1, routed)           0.000    93.101    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_157_n_0
    SLICE_X30Y309        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    93.155 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_137/CO[3]
                         net (fo=1, routed)           0.000    93.155    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_137_n_0
    SLICE_X30Y310        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    93.209 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.209    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_117_n_0
    SLICE_X30Y311        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    93.263 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_97/CO[3]
                         net (fo=1, routed)           0.000    93.263    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_97_n_0
    SLICE_X30Y312        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    93.317 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_77/CO[3]
                         net (fo=1, routed)           0.000    93.317    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_77_n_0
    SLICE_X30Y313        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    93.371 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    93.371    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_57_n_0
    SLICE_X30Y314        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    93.425 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_37/CO[3]
                         net (fo=1, routed)           0.000    93.425    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_37_n_0
    SLICE_X30Y315        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    93.479 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    93.479    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_20_n_0
    SLICE_X30Y316        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    93.612 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_10/CO[0]
                         net (fo=1, routed)           0.732    94.344    design_1_i/FREQ_counter_PSK/inst/FTW1[0]
    SLICE_X40Y304        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.387    94.731 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    94.731    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_1_n_0
    SLICE_X40Y305        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    94.784 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    94.784    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_1_n_0
    SLICE_X40Y306        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    94.837 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    94.837    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_1_n_0
    SLICE_X40Y307        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    94.986 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_2/O[3]
                         net (fo=1, routed)           0.000    94.986    design_1_i/FREQ_counter_PSK/inst/p_2_in[15]
    SLICE_X40Y307        FDRE                                         r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241     1.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     1.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       1.495     2.819    design_1_i/FREQ_counter_PSK/inst/sys_clk
    SLICE_X40Y307        FDRE                                         r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]/C

Slack:                    inf
  Source:                 design_1_i/FREQ_counter_PSK/inst/sys_count_out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/FREQ_counter_PSK/inst/FTW_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        94.949ns  (logic 36.011ns (37.926%)  route 58.938ns (62.074%))
  Logic Levels:           509  (CARRY4=479 FDRE=1 LUT1=1 LUT2=17 LUT3=1 LUT5=10)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y301        FDRE                         0.000     0.000 r  design_1_i/FREQ_counter_PSK/inst/sys_count_out_reg[0]/C
    SLICE_X40Y301        FDRE (Prop_fdre_C_Q)         0.228     0.228 f  design_1_i/FREQ_counter_PSK/inst/sys_count_out_reg[0]/Q
                         net (fo=57, routed)          0.790     1.018    design_1_i/FREQ_counter_PSK/inst/Q[0]
    SLICE_X33Y299        LUT1 (Prop_lut1_I0_O)        0.043     1.061 r  design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1470/O
                         net (fo=1, routed)           0.285     1.346    design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1470_n_0
    SLICE_X35Y299        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287     1.633 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1407/CO[3]
                         net (fo=1, routed)           0.001     1.634    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1407_n_0
    SLICE_X35Y300        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.687 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1321/CO[3]
                         net (fo=1, routed)           0.000     1.687    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1321_n_0
    SLICE_X35Y301        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.740 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1232/CO[3]
                         net (fo=1, routed)           0.000     1.740    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1232_n_0
    SLICE_X35Y302        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.793 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1143/CO[3]
                         net (fo=1, routed)           0.000     1.793    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1143_n_0
    SLICE_X35Y303        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.846 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_966/CO[3]
                         net (fo=1, routed)           0.000     1.846    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_966_n_0
    SLICE_X35Y304        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     2.012 f  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_831/O[1]
                         net (fo=29, routed)          2.517     4.529    design_1_i/FREQ_counter_PSK/inst/FTW3[22]
    SLICE_X26Y324        LUT3 (Prop_lut3_I2_O)        0.123     4.652 r  design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1106/O
                         net (fo=1, routed)           0.000     4.652    design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1106_n_0
    SLICE_X26Y324        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183     4.835 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_930/CO[3]
                         net (fo=1, routed)           0.007     4.842    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_930_n_0
    SLICE_X26Y325        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.896 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_925/CO[3]
                         net (fo=1, routed)           0.000     4.896    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_925_n_0
    SLICE_X26Y326        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.950 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_920/CO[3]
                         net (fo=1, routed)           0.000     4.950    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_920_n_0
    SLICE_X26Y327        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.004 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_915/CO[3]
                         net (fo=1, routed)           0.000     5.004    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_915_n_0
    SLICE_X26Y328        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.058 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_910/CO[3]
                         net (fo=1, routed)           0.000     5.058    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_910_n_0
    SLICE_X26Y329        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.112 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_905/CO[3]
                         net (fo=1, routed)           0.000     5.112    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_905_n_0
    SLICE_X26Y330        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.166 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_900/CO[3]
                         net (fo=1, routed)           0.000     5.166    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_900_n_0
    SLICE_X26Y331        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.220 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_895/CO[3]
                         net (fo=1, routed)           0.000     5.220    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_895_n_0
    SLICE_X26Y332        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.274 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_890/CO[3]
                         net (fo=1, routed)           0.000     5.274    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_890_n_0
    SLICE_X26Y333        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.328 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_885/CO[3]
                         net (fo=1, routed)           0.000     5.328    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_885_n_0
    SLICE_X26Y334        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.382 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_882/CO[3]
                         net (fo=1, routed)           0.000     5.382    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_882_n_0
    SLICE_X26Y335        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     5.515 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_881/CO[0]
                         net (fo=68, routed)          1.898     7.413    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_881_n_3
    SLICE_X27Y319        LUT5 (Prop_lut5_I1_O)        0.128     7.541 r  design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1448/O
                         net (fo=1, routed)           0.000     7.541    design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1448_n_0
    SLICE_X27Y319        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     7.734 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1366/CO[3]
                         net (fo=1, routed)           0.000     7.734    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1366_n_0
    SLICE_X27Y320        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.787 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1277/CO[3]
                         net (fo=1, routed)           0.000     7.787    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1277_n_0
    SLICE_X27Y321        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.840 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1188/CO[3]
                         net (fo=1, routed)           0.000     7.840    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1188_n_0
    SLICE_X27Y322        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.893 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1011/CO[3]
                         net (fo=1, routed)           0.000     7.893    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1011_n_0
    SLICE_X27Y323        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.946 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_876/CO[3]
                         net (fo=1, routed)           0.000     7.946    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_876_n_0
    SLICE_X27Y324        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.999 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_800/CO[3]
                         net (fo=1, routed)           0.007     8.006    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_800_n_0
    SLICE_X27Y325        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.059 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_795/CO[3]
                         net (fo=1, routed)           0.000     8.059    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_795_n_0
    SLICE_X27Y326        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.112 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_790/CO[3]
                         net (fo=1, routed)           0.000     8.112    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_790_n_0
    SLICE_X27Y327        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.165 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_785/CO[3]
                         net (fo=1, routed)           0.000     8.165    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_785_n_0
    SLICE_X27Y328        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.218 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_780/CO[3]
                         net (fo=1, routed)           0.000     8.218    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_780_n_0
    SLICE_X27Y329        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.271 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_775/CO[3]
                         net (fo=1, routed)           0.000     8.271    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_775_n_0
    SLICE_X27Y330        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.324 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_770/CO[3]
                         net (fo=1, routed)           0.000     8.324    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_770_n_0
    SLICE_X27Y331        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.377 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_765/CO[3]
                         net (fo=1, routed)           0.000     8.377    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_765_n_0
    SLICE_X27Y332        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.430 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_760/CO[3]
                         net (fo=1, routed)           0.000     8.430    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_760_n_0
    SLICE_X27Y333        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.483 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_755/CO[3]
                         net (fo=1, routed)           0.000     8.483    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_755_n_0
    SLICE_X27Y334        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.536 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_752/CO[3]
                         net (fo=1, routed)           0.000     8.536    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_752_n_0
    SLICE_X27Y335        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     8.613 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_751/CO[1]
                         net (fo=67, routed)          2.012    10.625    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_751_n_2
    SLICE_X28Y319        LUT2 (Prop_lut2_I1_O)        0.122    10.747 r  design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1446/O
                         net (fo=1, routed)           0.000    10.747    design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1446_n_0
    SLICE_X28Y319        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    11.014 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1361/CO[3]
                         net (fo=1, routed)           0.000    11.014    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1361_n_0
    SLICE_X28Y320        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.067 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1272/CO[3]
                         net (fo=1, routed)           0.000    11.067    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1272_n_0
    SLICE_X28Y321        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.120 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1183/CO[3]
                         net (fo=1, routed)           0.000    11.120    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1183_n_0
    SLICE_X28Y322        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.173 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1006/CO[3]
                         net (fo=1, routed)           0.000    11.173    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1006_n_0
    SLICE_X28Y323        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.226 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_871/CO[3]
                         net (fo=1, routed)           0.000    11.226    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_871_n_0
    SLICE_X28Y324        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.279 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_746/CO[3]
                         net (fo=1, routed)           0.007    11.286    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_746_n_0
    SLICE_X28Y325        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.339 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_675/CO[3]
                         net (fo=1, routed)           0.000    11.339    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_675_n_0
    SLICE_X28Y326        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.392 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_670/CO[3]
                         net (fo=1, routed)           0.000    11.392    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_670_n_0
    SLICE_X28Y327        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.445 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_665/CO[3]
                         net (fo=1, routed)           0.000    11.445    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_665_n_0
    SLICE_X28Y328        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.498 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_660/CO[3]
                         net (fo=1, routed)           0.000    11.498    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_660_n_0
    SLICE_X28Y329        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.551 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_655/CO[3]
                         net (fo=1, routed)           0.000    11.551    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_655_n_0
    SLICE_X28Y330        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.604 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_650/CO[3]
                         net (fo=1, routed)           0.000    11.604    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_650_n_0
    SLICE_X28Y331        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.657 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_645/CO[3]
                         net (fo=1, routed)           0.000    11.657    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_645_n_0
    SLICE_X28Y332        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.710 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_640/CO[3]
                         net (fo=1, routed)           0.000    11.710    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_640_n_0
    SLICE_X28Y333        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.763 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_635/CO[3]
                         net (fo=1, routed)           0.000    11.763    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_635_n_0
    SLICE_X28Y334        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.816 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_632/CO[3]
                         net (fo=1, routed)           0.000    11.816    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_632_n_0
    SLICE_X28Y335        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    11.893 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_631/CO[1]
                         net (fo=68, routed)          1.987    13.880    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_631_n_2
    SLICE_X29Y319        LUT2 (Prop_lut2_I1_O)        0.122    14.002 r  design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1443/O
                         net (fo=1, routed)           0.000    14.002    design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1443_n_0
    SLICE_X29Y319        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    14.269 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1356/CO[3]
                         net (fo=1, routed)           0.000    14.269    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1356_n_0
    SLICE_X29Y320        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.322 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1267/CO[3]
                         net (fo=1, routed)           0.000    14.322    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1267_n_0
    SLICE_X29Y321        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.375 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1178/CO[3]
                         net (fo=1, routed)           0.000    14.375    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1178_n_0
    SLICE_X29Y322        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.428 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1001/CO[3]
                         net (fo=1, routed)           0.000    14.428    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1001_n_0
    SLICE_X29Y323        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.481 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_866/CO[3]
                         net (fo=1, routed)           0.000    14.481    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_866_n_0
    SLICE_X29Y324        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.534 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_741/CO[3]
                         net (fo=1, routed)           0.007    14.541    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_741_n_0
    SLICE_X29Y325        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.594 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_626/CO[3]
                         net (fo=1, routed)           0.000    14.594    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_626_n_0
    SLICE_X29Y326        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.647 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_560/CO[3]
                         net (fo=1, routed)           0.000    14.647    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_560_n_0
    SLICE_X29Y327        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.700 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_555/CO[3]
                         net (fo=1, routed)           0.000    14.700    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_555_n_0
    SLICE_X29Y328        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.753 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_550/CO[3]
                         net (fo=1, routed)           0.000    14.753    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_550_n_0
    SLICE_X29Y329        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.806 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_545/CO[3]
                         net (fo=1, routed)           0.000    14.806    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_545_n_0
    SLICE_X29Y330        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.859 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_540/CO[3]
                         net (fo=1, routed)           0.000    14.859    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_540_n_0
    SLICE_X29Y331        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.912 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_535/CO[3]
                         net (fo=1, routed)           0.000    14.912    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_535_n_0
    SLICE_X29Y332        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.965 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_530/CO[3]
                         net (fo=1, routed)           0.000    14.965    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_530_n_0
    SLICE_X29Y333        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.018 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_525/CO[3]
                         net (fo=1, routed)           0.000    15.018    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_525_n_0
    SLICE_X29Y334        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.071 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_522/CO[3]
                         net (fo=1, routed)           0.000    15.071    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_522_n_0
    SLICE_X29Y335        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    15.148 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_521/CO[1]
                         net (fo=68, routed)          1.992    17.140    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_521_n_2
    SLICE_X31Y319        LUT2 (Prop_lut2_I1_O)        0.122    17.262 r  design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1439/O
                         net (fo=1, routed)           0.000    17.262    design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1439_n_0
    SLICE_X31Y319        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    17.529 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1351/CO[3]
                         net (fo=1, routed)           0.000    17.529    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1351_n_0
    SLICE_X31Y320        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.582 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1262/CO[3]
                         net (fo=1, routed)           0.000    17.582    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1262_n_0
    SLICE_X31Y321        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.635 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1173/CO[3]
                         net (fo=1, routed)           0.000    17.635    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1173_n_0
    SLICE_X31Y322        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.688 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_996/CO[3]
                         net (fo=1, routed)           0.000    17.688    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_996_n_0
    SLICE_X31Y323        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.741 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_861/CO[3]
                         net (fo=1, routed)           0.000    17.741    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_861_n_0
    SLICE_X31Y324        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.794 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_736/CO[3]
                         net (fo=1, routed)           0.007    17.802    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_736_n_0
    SLICE_X31Y325        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.855 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_621/CO[3]
                         net (fo=1, routed)           0.000    17.855    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_621_n_0
    SLICE_X31Y326        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.908 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_516/CO[3]
                         net (fo=1, routed)           0.000    17.908    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_516_n_0
    SLICE_X31Y327        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.961 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_455/CO[3]
                         net (fo=1, routed)           0.000    17.961    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_455_n_0
    SLICE_X31Y328        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.014 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_450/CO[3]
                         net (fo=1, routed)           0.000    18.014    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_450_n_0
    SLICE_X31Y329        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.067 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_445/CO[3]
                         net (fo=1, routed)           0.000    18.067    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_445_n_0
    SLICE_X31Y330        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.120 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_440/CO[3]
                         net (fo=1, routed)           0.000    18.120    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_440_n_0
    SLICE_X31Y331        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.173 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_435/CO[3]
                         net (fo=1, routed)           0.000    18.173    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_435_n_0
    SLICE_X31Y332        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.226 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_430/CO[3]
                         net (fo=1, routed)           0.000    18.226    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_430_n_0
    SLICE_X31Y333        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.279 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_425/CO[3]
                         net (fo=1, routed)           0.000    18.279    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_425_n_0
    SLICE_X31Y334        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.332 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_422/CO[3]
                         net (fo=1, routed)           0.000    18.332    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_422_n_0
    SLICE_X31Y335        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    18.409 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_421/CO[1]
                         net (fo=68, routed)          2.128    20.537    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_421_n_2
    SLICE_X32Y319        LUT2 (Prop_lut2_I1_O)        0.122    20.659 r  design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1435/O
                         net (fo=1, routed)           0.000    20.659    design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1435_n_0
    SLICE_X32Y319        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    20.915 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1346/CO[3]
                         net (fo=1, routed)           0.000    20.915    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1346_n_0
    SLICE_X32Y320        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.969 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1257/CO[3]
                         net (fo=1, routed)           0.000    20.969    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1257_n_0
    SLICE_X32Y321        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.023 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1168/CO[3]
                         net (fo=1, routed)           0.000    21.023    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1168_n_0
    SLICE_X32Y322        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.077 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_991/CO[3]
                         net (fo=1, routed)           0.000    21.077    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_991_n_0
    SLICE_X32Y323        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.131 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_856/CO[3]
                         net (fo=1, routed)           0.000    21.131    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_856_n_0
    SLICE_X32Y324        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.185 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_731/CO[3]
                         net (fo=1, routed)           0.007    21.192    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_731_n_0
    SLICE_X32Y325        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.246 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_616/CO[3]
                         net (fo=1, routed)           0.000    21.246    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_616_n_0
    SLICE_X32Y326        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.300 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_511/CO[3]
                         net (fo=1, routed)           0.000    21.300    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_511_n_0
    SLICE_X32Y327        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.354 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_416/CO[3]
                         net (fo=1, routed)           0.000    21.354    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_416_n_0
    SLICE_X32Y328        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.408 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_360/CO[3]
                         net (fo=1, routed)           0.000    21.408    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_360_n_0
    SLICE_X32Y329        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.462 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_355/CO[3]
                         net (fo=1, routed)           0.000    21.462    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_355_n_0
    SLICE_X32Y330        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.516 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_350/CO[3]
                         net (fo=1, routed)           0.000    21.516    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_350_n_0
    SLICE_X32Y331        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.570 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_345/CO[3]
                         net (fo=1, routed)           0.000    21.570    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_345_n_0
    SLICE_X32Y332        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.624 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_340/CO[3]
                         net (fo=1, routed)           0.000    21.624    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_340_n_0
    SLICE_X32Y333        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.678 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_335/CO[3]
                         net (fo=1, routed)           0.000    21.678    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_335_n_0
    SLICE_X32Y334        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.732 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_332/CO[3]
                         net (fo=1, routed)           0.000    21.732    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_332_n_0
    SLICE_X32Y335        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    21.808 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_331/CO[1]
                         net (fo=68, routed)          2.003    23.811    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_331_n_2
    SLICE_X33Y319        LUT5 (Prop_lut5_I1_O)        0.124    23.935 r  design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1429/O
                         net (fo=1, routed)           0.000    23.935    design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1429_n_0
    SLICE_X33Y319        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    24.128 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1341/CO[3]
                         net (fo=1, routed)           0.000    24.128    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1341_n_0
    SLICE_X33Y320        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.181 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1252/CO[3]
                         net (fo=1, routed)           0.000    24.181    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1252_n_0
    SLICE_X33Y321        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.234 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1163/CO[3]
                         net (fo=1, routed)           0.000    24.234    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1163_n_0
    SLICE_X33Y322        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.287 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_986/CO[3]
                         net (fo=1, routed)           0.000    24.287    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_986_n_0
    SLICE_X33Y323        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.340 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_851/CO[3]
                         net (fo=1, routed)           0.000    24.340    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_851_n_0
    SLICE_X33Y324        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.393 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_726/CO[3]
                         net (fo=1, routed)           0.007    24.401    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_726_n_0
    SLICE_X33Y325        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.454 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_611/CO[3]
                         net (fo=1, routed)           0.000    24.454    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_611_n_0
    SLICE_X33Y326        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.507 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_506/CO[3]
                         net (fo=1, routed)           0.000    24.507    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_506_n_0
    SLICE_X33Y327        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.560 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_411/CO[3]
                         net (fo=1, routed)           0.000    24.560    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_411_n_0
    SLICE_X33Y328        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.613 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_326/CO[3]
                         net (fo=1, routed)           0.000    24.613    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_326_n_0
    SLICE_X33Y329        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.666 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_275/CO[3]
                         net (fo=1, routed)           0.000    24.666    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_275_n_0
    SLICE_X33Y330        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.719 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_270/CO[3]
                         net (fo=1, routed)           0.000    24.719    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_270_n_0
    SLICE_X33Y331        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.772 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_265/CO[3]
                         net (fo=1, routed)           0.000    24.772    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_265_n_0
    SLICE_X33Y332        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.825 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_260/CO[3]
                         net (fo=1, routed)           0.000    24.825    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_260_n_0
    SLICE_X33Y333        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.878 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_255/CO[3]
                         net (fo=1, routed)           0.000    24.878    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_255_n_0
    SLICE_X33Y334        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.931 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_252/CO[3]
                         net (fo=1, routed)           0.000    24.931    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_252_n_0
    SLICE_X33Y335        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    25.008 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_251/CO[1]
                         net (fo=68, routed)          1.996    27.004    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_251_n_2
    SLICE_X34Y319        LUT2 (Prop_lut2_I1_O)        0.122    27.126 r  design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1427/O
                         net (fo=1, routed)           0.000    27.126    design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1427_n_0
    SLICE_X34Y319        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    27.382 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1336/CO[3]
                         net (fo=1, routed)           0.000    27.382    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1336_n_0
    SLICE_X34Y320        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.436 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1247/CO[3]
                         net (fo=1, routed)           0.000    27.436    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1247_n_0
    SLICE_X34Y321        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.490 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1158/CO[3]
                         net (fo=1, routed)           0.000    27.490    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1158_n_0
    SLICE_X34Y322        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.544 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_981/CO[3]
                         net (fo=1, routed)           0.000    27.544    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_981_n_0
    SLICE_X34Y323        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.598 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_846/CO[3]
                         net (fo=1, routed)           0.000    27.598    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_846_n_0
    SLICE_X34Y324        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.652 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_721/CO[3]
                         net (fo=1, routed)           0.007    27.659    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_721_n_0
    SLICE_X34Y325        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.713 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_606/CO[3]
                         net (fo=1, routed)           0.000    27.713    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_606_n_0
    SLICE_X34Y326        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.767 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_501/CO[3]
                         net (fo=1, routed)           0.000    27.767    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_501_n_0
    SLICE_X34Y327        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.821 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_406/CO[3]
                         net (fo=1, routed)           0.000    27.821    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_406_n_0
    SLICE_X34Y328        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.875 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_321/CO[3]
                         net (fo=1, routed)           0.000    27.875    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_321_n_0
    SLICE_X34Y329        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.929 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_246/CO[3]
                         net (fo=1, routed)           0.000    27.929    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_246_n_0
    SLICE_X34Y330        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.983 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_200/CO[3]
                         net (fo=1, routed)           0.000    27.983    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_200_n_0
    SLICE_X34Y331        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.037 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_195/CO[3]
                         net (fo=1, routed)           0.000    28.037    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_195_n_0
    SLICE_X34Y332        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.091 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_190/CO[3]
                         net (fo=1, routed)           0.000    28.091    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_190_n_0
    SLICE_X34Y333        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.145 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_185/CO[3]
                         net (fo=1, routed)           0.000    28.145    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_185_n_0
    SLICE_X34Y334        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.199 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_182/CO[3]
                         net (fo=1, routed)           0.000    28.199    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_182_n_0
    SLICE_X34Y335        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    28.275 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_181/CO[1]
                         net (fo=68, routed)          1.921    30.195    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_181_n_2
    SLICE_X35Y319        LUT2 (Prop_lut2_I1_O)        0.124    30.319 r  design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1423/O
                         net (fo=1, routed)           0.000    30.319    design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1423_n_0
    SLICE_X35Y319        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    30.586 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1331/CO[3]
                         net (fo=1, routed)           0.000    30.586    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1331_n_0
    SLICE_X35Y320        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.639 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1242/CO[3]
                         net (fo=1, routed)           0.000    30.639    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1242_n_0
    SLICE_X35Y321        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.692 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1153/CO[3]
                         net (fo=1, routed)           0.000    30.692    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1153_n_0
    SLICE_X35Y322        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.745 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_976/CO[3]
                         net (fo=1, routed)           0.000    30.745    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_976_n_0
    SLICE_X35Y323        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.798 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_841/CO[3]
                         net (fo=1, routed)           0.000    30.798    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_841_n_0
    SLICE_X35Y324        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.851 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_716/CO[3]
                         net (fo=1, routed)           0.007    30.859    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_716_n_0
    SLICE_X35Y325        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.912 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_601/CO[3]
                         net (fo=1, routed)           0.000    30.912    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_601_n_0
    SLICE_X35Y326        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.965 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_496/CO[3]
                         net (fo=1, routed)           0.000    30.965    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_496_n_0
    SLICE_X35Y327        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.018 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_401/CO[3]
                         net (fo=1, routed)           0.000    31.018    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_401_n_0
    SLICE_X35Y328        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.071 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_316/CO[3]
                         net (fo=1, routed)           0.000    31.071    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_316_n_0
    SLICE_X35Y329        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.124 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_241/CO[3]
                         net (fo=1, routed)           0.000    31.124    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_241_n_0
    SLICE_X35Y330        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.177 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_176/CO[3]
                         net (fo=1, routed)           0.000    31.177    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_176_n_0
    SLICE_X35Y331        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.230 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_135/CO[3]
                         net (fo=1, routed)           0.000    31.230    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_135_n_0
    SLICE_X35Y332        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.283 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_130/CO[3]
                         net (fo=1, routed)           0.000    31.283    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_130_n_0
    SLICE_X35Y333        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.336 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_125/CO[3]
                         net (fo=1, routed)           0.000    31.336    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_125_n_0
    SLICE_X35Y334        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.389 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_122/CO[3]
                         net (fo=1, routed)           0.000    31.389    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_122_n_0
    SLICE_X35Y335        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    31.466 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_121/CO[1]
                         net (fo=68, routed)          2.162    33.627    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_121_n_2
    SLICE_X37Y318        LUT5 (Prop_lut5_I1_O)        0.122    33.749 r  design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1417/O
                         net (fo=1, routed)           0.000    33.749    design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1417_n_0
    SLICE_X37Y318        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    33.942 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1322/CO[3]
                         net (fo=1, routed)           0.000    33.942    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1322_n_0
    SLICE_X37Y319        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.995 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1233/CO[3]
                         net (fo=1, routed)           0.000    33.995    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1233_n_0
    SLICE_X37Y320        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.048 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1144/CO[3]
                         net (fo=1, routed)           0.000    34.048    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1144_n_0
    SLICE_X37Y321        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.101 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_967/CO[3]
                         net (fo=1, routed)           0.000    34.101    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_967_n_0
    SLICE_X37Y322        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.154 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_832/CO[3]
                         net (fo=1, routed)           0.000    34.154    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_832_n_0
    SLICE_X37Y323        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.207 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_707/CO[3]
                         net (fo=1, routed)           0.000    34.207    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_707_n_0
    SLICE_X37Y324        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.260 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_592/CO[3]
                         net (fo=1, routed)           0.007    34.268    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_592_n_0
    SLICE_X37Y325        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.321 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_487/CO[3]
                         net (fo=1, routed)           0.000    34.321    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_487_n_0
    SLICE_X37Y326        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.374 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_392/CO[3]
                         net (fo=1, routed)           0.000    34.374    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_392_n_0
    SLICE_X37Y327        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.427 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_307/CO[3]
                         net (fo=1, routed)           0.000    34.427    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_307_n_0
    SLICE_X37Y328        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.480 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_232/CO[3]
                         net (fo=1, routed)           0.000    34.480    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_232_n_0
    SLICE_X37Y329        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.533 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_167/CO[3]
                         net (fo=1, routed)           0.000    34.533    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_167_n_0
    SLICE_X37Y330        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.586 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_112/CO[3]
                         net (fo=1, routed)           0.000    34.586    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_112_n_0
    SLICE_X37Y331        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.639 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_77/CO[3]
                         net (fo=1, routed)           0.000    34.639    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_77_n_0
    SLICE_X37Y332        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.692 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_72/CO[3]
                         net (fo=1, routed)           0.000    34.692    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_72_n_0
    SLICE_X37Y333        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.745 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_69/CO[3]
                         net (fo=1, routed)           0.000    34.745    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_69_n_0
    SLICE_X37Y334        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    34.822 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_68/CO[1]
                         net (fo=68, routed)          1.822    36.643    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_68_n_2
    SLICE_X40Y317        LUT2 (Prop_lut2_I1_O)        0.122    36.765 r  design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1411/O
                         net (fo=1, routed)           0.000    36.765    design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1411_n_0
    SLICE_X40Y317        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    37.032 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1316/CO[3]
                         net (fo=1, routed)           0.000    37.032    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1316_n_0
    SLICE_X40Y318        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.085 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1227/CO[3]
                         net (fo=1, routed)           0.000    37.085    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1227_n_0
    SLICE_X40Y319        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.138 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1138/CO[3]
                         net (fo=1, routed)           0.000    37.138    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1138_n_0
    SLICE_X40Y320        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.191 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_961/CO[3]
                         net (fo=1, routed)           0.000    37.191    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_961_n_0
    SLICE_X40Y321        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.244 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_826/CO[3]
                         net (fo=1, routed)           0.000    37.244    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_826_n_0
    SLICE_X40Y322        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.297 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_701/CO[3]
                         net (fo=1, routed)           0.000    37.297    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_701_n_0
    SLICE_X40Y323        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.350 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_586/CO[3]
                         net (fo=1, routed)           0.000    37.350    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_586_n_0
    SLICE_X40Y324        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.403 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_481/CO[3]
                         net (fo=1, routed)           0.007    37.410    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_481_n_0
    SLICE_X40Y325        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.463 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_386/CO[3]
                         net (fo=1, routed)           0.000    37.463    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_386_n_0
    SLICE_X40Y326        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.516 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_301/CO[3]
                         net (fo=1, routed)           0.000    37.516    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_301_n_0
    SLICE_X40Y327        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.569 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_226/CO[3]
                         net (fo=1, routed)           0.000    37.569    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_226_n_0
    SLICE_X40Y328        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.622 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_161/CO[3]
                         net (fo=1, routed)           0.000    37.622    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_161_n_0
    SLICE_X40Y329        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.675 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_106/CO[3]
                         net (fo=1, routed)           0.000    37.675    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_106_n_0
    SLICE_X40Y330        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.728 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_62/CO[3]
                         net (fo=1, routed)           0.000    37.728    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_62_n_0
    SLICE_X40Y331        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.781 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    37.781    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_35_n_0
    SLICE_X40Y332        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.834 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_32/CO[3]
                         net (fo=1, routed)           0.000    37.834    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_32_n_0
    SLICE_X40Y333        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    37.911 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_31/CO[1]
                         net (fo=68, routed)          1.622    39.534    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_31_n_2
    SLICE_X43Y320        LUT2 (Prop_lut2_I1_O)        0.122    39.656 r  design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1406/O
                         net (fo=1, routed)           0.000    39.656    design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1406_n_0
    SLICE_X43Y320        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    39.923 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1311/CO[3]
                         net (fo=1, routed)           0.000    39.923    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1311_n_0
    SLICE_X43Y321        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    39.976 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1222/CO[3]
                         net (fo=1, routed)           0.000    39.976    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1222_n_0
    SLICE_X43Y322        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    40.029 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1133/CO[3]
                         net (fo=1, routed)           0.000    40.029    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1133_n_0
    SLICE_X43Y323        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    40.082 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_956/CO[3]
                         net (fo=1, routed)           0.000    40.082    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_956_n_0
    SLICE_X43Y324        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    40.135 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_821/CO[3]
                         net (fo=1, routed)           0.007    40.142    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_821_n_0
    SLICE_X43Y325        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    40.195 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_696/CO[3]
                         net (fo=1, routed)           0.000    40.195    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_696_n_0
    SLICE_X43Y326        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    40.248 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_581/CO[3]
                         net (fo=1, routed)           0.000    40.248    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_581_n_0
    SLICE_X43Y327        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    40.301 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_476/CO[3]
                         net (fo=1, routed)           0.000    40.301    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_476_n_0
    SLICE_X43Y328        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    40.354 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_381/CO[3]
                         net (fo=1, routed)           0.000    40.354    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_381_n_0
    SLICE_X43Y329        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    40.407 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_296/CO[3]
                         net (fo=1, routed)           0.000    40.407    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_296_n_0
    SLICE_X43Y330        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    40.460 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_221/CO[3]
                         net (fo=1, routed)           0.000    40.460    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_221_n_0
    SLICE_X43Y331        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    40.513 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_156/CO[3]
                         net (fo=1, routed)           0.000    40.513    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_156_n_0
    SLICE_X43Y332        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    40.566 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_101/CO[3]
                         net (fo=1, routed)           0.000    40.566    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_101_n_0
    SLICE_X43Y333        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    40.619 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_57/CO[3]
                         net (fo=1, routed)           0.000    40.619    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_57_n_0
    SLICE_X43Y334        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    40.672 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    40.672    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_26_n_0
    SLICE_X43Y335        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    40.725 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    40.725    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_13_n_0
    SLICE_X43Y336        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    40.802 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_12/CO[1]
                         net (fo=68, routed)          1.705    42.507    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_12_n_2
    SLICE_X44Y320        LUT2 (Prop_lut2_I1_O)        0.122    42.629 r  design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1402/O
                         net (fo=1, routed)           0.000    42.629    design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1402_n_0
    SLICE_X44Y320        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    42.896 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1310/CO[3]
                         net (fo=1, routed)           0.000    42.896    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1310_n_0
    SLICE_X44Y321        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    42.949 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1221/CO[3]
                         net (fo=1, routed)           0.000    42.949    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1221_n_0
    SLICE_X44Y322        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.002 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1132/CO[3]
                         net (fo=1, routed)           0.000    43.002    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1132_n_0
    SLICE_X44Y323        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.055 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_955/CO[3]
                         net (fo=1, routed)           0.000    43.055    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_955_n_0
    SLICE_X44Y324        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.108 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_820/CO[3]
                         net (fo=1, routed)           0.007    43.115    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_820_n_0
    SLICE_X44Y325        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.168 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_695/CO[3]
                         net (fo=1, routed)           0.000    43.168    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_695_n_0
    SLICE_X44Y326        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.221 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_580/CO[3]
                         net (fo=1, routed)           0.000    43.221    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_580_n_0
    SLICE_X44Y327        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.274 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_475/CO[3]
                         net (fo=1, routed)           0.000    43.274    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_475_n_0
    SLICE_X44Y328        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.327 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_380/CO[3]
                         net (fo=1, routed)           0.000    43.327    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_380_n_0
    SLICE_X44Y329        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.380 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_295/CO[3]
                         net (fo=1, routed)           0.000    43.380    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_295_n_0
    SLICE_X44Y330        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.433 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_220/CO[3]
                         net (fo=1, routed)           0.000    43.433    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_220_n_0
    SLICE_X44Y331        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.486 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_155/CO[3]
                         net (fo=1, routed)           0.000    43.486    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_155_n_0
    SLICE_X44Y332        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.539 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_100/CO[3]
                         net (fo=1, routed)           0.000    43.539    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_100_n_0
    SLICE_X44Y333        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.592 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_56/CO[3]
                         net (fo=1, routed)           0.000    43.592    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_56_n_0
    SLICE_X44Y334        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.645 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.645    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_25_n_0
    SLICE_X44Y335        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.698 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000    43.698    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_11_n_0
    SLICE_X44Y336        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    43.775 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_7/CO[1]
                         net (fo=69, routed)          1.965    45.740    design_1_i/FREQ_counter_PSK/inst/FTW1[15]
    SLICE_X46Y320        LUT2 (Prop_lut2_I1_O)        0.122    45.862 r  design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1461/O
                         net (fo=1, routed)           0.000    45.862    design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1461_n_0
    SLICE_X46Y320        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    46.118 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1384/CO[3]
                         net (fo=1, routed)           0.000    46.118    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1384_n_0
    SLICE_X46Y321        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    46.172 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1295/CO[3]
                         net (fo=1, routed)           0.000    46.172    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1295_n_0
    SLICE_X46Y322        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    46.226 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1206/CO[3]
                         net (fo=1, routed)           0.000    46.226    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1206_n_0
    SLICE_X46Y323        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    46.280 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1117/CO[3]
                         net (fo=1, routed)           0.000    46.280    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1117_n_0
    SLICE_X46Y324        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    46.334 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_940/CO[3]
                         net (fo=1, routed)           0.007    46.342    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_940_n_0
    SLICE_X46Y325        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    46.396 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_805/CO[3]
                         net (fo=1, routed)           0.000    46.396    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_805_n_0
    SLICE_X46Y326        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    46.450 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_680/CO[3]
                         net (fo=1, routed)           0.000    46.450    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_680_n_0
    SLICE_X46Y327        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    46.504 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_565/CO[3]
                         net (fo=1, routed)           0.000    46.504    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_565_n_0
    SLICE_X46Y328        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    46.558 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_460/CO[3]
                         net (fo=1, routed)           0.000    46.558    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_460_n_0
    SLICE_X46Y329        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    46.612 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_365/CO[3]
                         net (fo=1, routed)           0.000    46.612    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_365_n_0
    SLICE_X46Y330        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    46.666 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_280/CO[3]
                         net (fo=1, routed)           0.000    46.666    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_280_n_0
    SLICE_X46Y331        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    46.720 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_205/CO[3]
                         net (fo=1, routed)           0.000    46.720    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_205_n_0
    SLICE_X46Y332        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    46.774 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_140/CO[3]
                         net (fo=1, routed)           0.000    46.774    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_140_n_0
    SLICE_X46Y333        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    46.828 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_85/CO[3]
                         net (fo=1, routed)           0.000    46.828    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_85_n_0
    SLICE_X46Y334        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    46.882 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    46.882    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_41_n_0
    SLICE_X46Y335        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    46.936 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    46.936    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_16_n_0
    SLICE_X46Y336        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    47.012 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_8/CO[1]
                         net (fo=69, routed)          1.795    48.806    design_1_i/FREQ_counter_PSK/inst/FTW1[14]
    SLICE_X47Y320        LUT2 (Prop_lut2_I1_O)        0.124    48.930 r  design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1465/O
                         net (fo=1, routed)           0.000    48.930    design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1465_n_0
    SLICE_X47Y320        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    49.197 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1389/CO[3]
                         net (fo=1, routed)           0.000    49.197    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1389_n_0
    SLICE_X47Y321        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    49.250 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1300/CO[3]
                         net (fo=1, routed)           0.000    49.250    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1300_n_0
    SLICE_X47Y322        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    49.303 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1211/CO[3]
                         net (fo=1, routed)           0.000    49.303    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1211_n_0
    SLICE_X47Y323        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    49.356 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1122/CO[3]
                         net (fo=1, routed)           0.000    49.356    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1122_n_0
    SLICE_X47Y324        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    49.409 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_945/CO[3]
                         net (fo=1, routed)           0.007    49.417    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_945_n_0
    SLICE_X47Y325        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    49.470 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_810/CO[3]
                         net (fo=1, routed)           0.000    49.470    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_810_n_0
    SLICE_X47Y326        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    49.523 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_685/CO[3]
                         net (fo=1, routed)           0.000    49.523    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_685_n_0
    SLICE_X47Y327        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    49.576 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_570/CO[3]
                         net (fo=1, routed)           0.000    49.576    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_570_n_0
    SLICE_X47Y328        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    49.629 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_465/CO[3]
                         net (fo=1, routed)           0.000    49.629    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_465_n_0
    SLICE_X47Y329        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    49.682 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_370/CO[3]
                         net (fo=1, routed)           0.000    49.682    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_370_n_0
    SLICE_X47Y330        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    49.735 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_285/CO[3]
                         net (fo=1, routed)           0.000    49.735    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_285_n_0
    SLICE_X47Y331        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    49.788 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_210/CO[3]
                         net (fo=1, routed)           0.000    49.788    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_210_n_0
    SLICE_X47Y332        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    49.841 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_145/CO[3]
                         net (fo=1, routed)           0.000    49.841    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_145_n_0
    SLICE_X47Y333        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    49.894 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_90/CO[3]
                         net (fo=1, routed)           0.000    49.894    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_90_n_0
    SLICE_X47Y334        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    49.947 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    49.947    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_46_n_0
    SLICE_X47Y335        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    50.000 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_19/CO[3]
                         net (fo=1, routed)           0.000    50.000    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_19_n_0
    SLICE_X47Y336        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    50.077 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_9/CO[1]
                         net (fo=69, routed)          2.361    52.438    design_1_i/FREQ_counter_PSK/inst/FTW1[13]
    SLICE_X48Y318        LUT2 (Prop_lut2_I1_O)        0.122    52.560 r  design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1469/O
                         net (fo=1, routed)           0.000    52.560    design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1469_n_0
    SLICE_X48Y318        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    52.816 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1394/CO[3]
                         net (fo=1, routed)           0.000    52.816    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1394_n_0
    SLICE_X48Y319        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    52.870 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1305/CO[3]
                         net (fo=1, routed)           0.000    52.870    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1305_n_0
    SLICE_X48Y320        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    52.924 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1216/CO[3]
                         net (fo=1, routed)           0.000    52.924    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1216_n_0
    SLICE_X48Y321        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    52.978 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1127/CO[3]
                         net (fo=1, routed)           0.000    52.978    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1127_n_0
    SLICE_X48Y322        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    53.032 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_950/CO[3]
                         net (fo=1, routed)           0.000    53.032    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_950_n_0
    SLICE_X48Y323        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    53.086 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_815/CO[3]
                         net (fo=1, routed)           0.000    53.086    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_815_n_0
    SLICE_X48Y324        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    53.140 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_690/CO[3]
                         net (fo=1, routed)           0.007    53.147    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_690_n_0
    SLICE_X48Y325        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    53.201 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_575/CO[3]
                         net (fo=1, routed)           0.000    53.201    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_575_n_0
    SLICE_X48Y326        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    53.255 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_470/CO[3]
                         net (fo=1, routed)           0.000    53.255    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_470_n_0
    SLICE_X48Y327        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    53.309 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_375/CO[3]
                         net (fo=1, routed)           0.000    53.309    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_375_n_0
    SLICE_X48Y328        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    53.363 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_290/CO[3]
                         net (fo=1, routed)           0.000    53.363    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_290_n_0
    SLICE_X48Y329        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    53.417 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_215/CO[3]
                         net (fo=1, routed)           0.000    53.417    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_215_n_0
    SLICE_X48Y330        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    53.471 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_150/CO[3]
                         net (fo=1, routed)           0.000    53.471    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_150_n_0
    SLICE_X48Y331        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    53.525 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_95/CO[3]
                         net (fo=1, routed)           0.000    53.525    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_95_n_0
    SLICE_X48Y332        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    53.579 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    53.579    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_51_n_0
    SLICE_X48Y333        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    53.633 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_22/CO[3]
                         net (fo=1, routed)           0.000    53.633    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_22_n_0
    SLICE_X48Y334        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    53.709 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_10/CO[1]
                         net (fo=69, routed)          2.195    55.905    design_1_i/FREQ_counter_PSK/inst/FTW1[12]
    SLICE_X45Y317        LUT5 (Prop_lut5_I1_O)        0.124    56.029 r  design_1_i/FREQ_counter_PSK/inst/FTW[11]_i_306/O
                         net (fo=1, routed)           0.000    56.029    design_1_i/FREQ_counter_PSK/inst/FTW[11]_i_306_n_0
    SLICE_X45Y317        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    56.288 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_282/CO[3]
                         net (fo=1, routed)           0.000    56.288    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_282_n_0
    SLICE_X45Y318        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    56.341 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_262/CO[3]
                         net (fo=1, routed)           0.000    56.341    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_262_n_0
    SLICE_X45Y319        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    56.394 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_242/CO[3]
                         net (fo=1, routed)           0.000    56.394    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_242_n_0
    SLICE_X45Y320        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    56.447 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_222/CO[3]
                         net (fo=1, routed)           0.000    56.447    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_222_n_0
    SLICE_X45Y321        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    56.500 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_202/CO[3]
                         net (fo=1, routed)           0.000    56.500    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_202_n_0
    SLICE_X45Y322        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    56.553 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_182/CO[3]
                         net (fo=1, routed)           0.000    56.553    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_182_n_0
    SLICE_X45Y323        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    56.606 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_162/CO[3]
                         net (fo=1, routed)           0.000    56.606    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_162_n_0
    SLICE_X45Y324        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    56.659 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_142/CO[3]
                         net (fo=1, routed)           0.007    56.666    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_142_n_0
    SLICE_X45Y325        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    56.719 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_122/CO[3]
                         net (fo=1, routed)           0.000    56.719    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_122_n_0
    SLICE_X45Y326        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    56.772 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_102/CO[3]
                         net (fo=1, routed)           0.000    56.772    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_102_n_0
    SLICE_X45Y327        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    56.825 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_82/CO[3]
                         net (fo=1, routed)           0.000    56.825    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_82_n_0
    SLICE_X45Y328        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    56.878 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_62/CO[3]
                         net (fo=1, routed)           0.000    56.878    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_62_n_0
    SLICE_X45Y329        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    56.931 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_42/CO[3]
                         net (fo=1, routed)           0.000    56.931    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_42_n_0
    SLICE_X45Y330        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    56.984 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_22/CO[3]
                         net (fo=1, routed)           0.000    56.984    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_22_n_0
    SLICE_X45Y331        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    57.037 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    57.037    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_10_n_0
    SLICE_X45Y332        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    57.114 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_6/CO[1]
                         net (fo=69, routed)          2.625    59.739    design_1_i/FREQ_counter_PSK/inst/FTW1[11]
    SLICE_X43Y298        LUT5 (Prop_lut5_I1_O)        0.122    59.861 r  design_1_i/FREQ_counter_PSK/inst/FTW[11]_i_327/O
                         net (fo=1, routed)           0.000    59.861    design_1_i/FREQ_counter_PSK/inst/FTW[11]_i_327_n_0
    SLICE_X43Y298        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    60.054 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_307/CO[3]
                         net (fo=1, routed)           0.000    60.054    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_307_n_0
    SLICE_X43Y299        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    60.107 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_287/CO[3]
                         net (fo=1, routed)           0.001    60.108    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_287_n_0
    SLICE_X43Y300        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    60.161 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_267/CO[3]
                         net (fo=1, routed)           0.000    60.161    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_267_n_0
    SLICE_X43Y301        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    60.214 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_247/CO[3]
                         net (fo=1, routed)           0.000    60.214    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_247_n_0
    SLICE_X43Y302        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    60.267 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_227/CO[3]
                         net (fo=1, routed)           0.000    60.267    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_227_n_0
    SLICE_X43Y303        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    60.320 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_207/CO[3]
                         net (fo=1, routed)           0.000    60.320    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_207_n_0
    SLICE_X43Y304        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    60.373 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_187/CO[3]
                         net (fo=1, routed)           0.000    60.373    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_187_n_0
    SLICE_X43Y305        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    60.426 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_167/CO[3]
                         net (fo=1, routed)           0.000    60.426    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_167_n_0
    SLICE_X43Y306        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    60.479 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_147/CO[3]
                         net (fo=1, routed)           0.000    60.479    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_147_n_0
    SLICE_X43Y307        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    60.532 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_127/CO[3]
                         net (fo=1, routed)           0.000    60.532    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_127_n_0
    SLICE_X43Y308        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    60.585 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_107/CO[3]
                         net (fo=1, routed)           0.000    60.585    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_107_n_0
    SLICE_X43Y309        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    60.638 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_87/CO[3]
                         net (fo=1, routed)           0.000    60.638    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_87_n_0
    SLICE_X43Y310        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    60.691 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_67/CO[3]
                         net (fo=1, routed)           0.000    60.691    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_67_n_0
    SLICE_X43Y311        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    60.744 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_47/CO[3]
                         net (fo=1, routed)           0.000    60.744    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_47_n_0
    SLICE_X43Y312        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    60.797 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_27/CO[3]
                         net (fo=1, routed)           0.000    60.797    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_27_n_0
    SLICE_X43Y313        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    60.850 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.850    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_13_n_0
    SLICE_X43Y314        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    60.927 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_7/CO[1]
                         net (fo=69, routed)          1.994    62.920    design_1_i/FREQ_counter_PSK/inst/FTW1[10]
    SLICE_X44Y298        LUT2 (Prop_lut2_I1_O)        0.122    63.042 r  design_1_i/FREQ_counter_PSK/inst/FTW[11]_i_333/O
                         net (fo=1, routed)           0.000    63.042    design_1_i/FREQ_counter_PSK/inst/FTW[11]_i_333_n_0
    SLICE_X44Y298        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    63.309 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_312/CO[3]
                         net (fo=1, routed)           0.000    63.309    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_312_n_0
    SLICE_X44Y299        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    63.362 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_292/CO[3]
                         net (fo=1, routed)           0.001    63.363    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_292_n_0
    SLICE_X44Y300        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    63.416 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_272/CO[3]
                         net (fo=1, routed)           0.000    63.416    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_272_n_0
    SLICE_X44Y301        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    63.469 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_252/CO[3]
                         net (fo=1, routed)           0.000    63.469    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_252_n_0
    SLICE_X44Y302        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    63.522 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_232/CO[3]
                         net (fo=1, routed)           0.000    63.522    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_232_n_0
    SLICE_X44Y303        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    63.575 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_212/CO[3]
                         net (fo=1, routed)           0.000    63.575    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_212_n_0
    SLICE_X44Y304        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    63.628 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_192/CO[3]
                         net (fo=1, routed)           0.000    63.628    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_192_n_0
    SLICE_X44Y305        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    63.681 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_172/CO[3]
                         net (fo=1, routed)           0.000    63.681    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_172_n_0
    SLICE_X44Y306        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    63.734 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_152/CO[3]
                         net (fo=1, routed)           0.000    63.734    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_152_n_0
    SLICE_X44Y307        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    63.787 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_132/CO[3]
                         net (fo=1, routed)           0.000    63.787    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_132_n_0
    SLICE_X44Y308        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    63.840 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_112/CO[3]
                         net (fo=1, routed)           0.000    63.840    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_112_n_0
    SLICE_X44Y309        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    63.893 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_92/CO[3]
                         net (fo=1, routed)           0.000    63.893    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_92_n_0
    SLICE_X44Y310        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    63.946 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_72/CO[3]
                         net (fo=1, routed)           0.000    63.946    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_72_n_0
    SLICE_X44Y311        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    63.999 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_52/CO[3]
                         net (fo=1, routed)           0.000    63.999    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_52_n_0
    SLICE_X44Y312        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    64.052 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    64.052    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_32_n_0
    SLICE_X44Y313        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    64.105 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_16/CO[3]
                         net (fo=1, routed)           0.000    64.105    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_16_n_0
    SLICE_X44Y314        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    64.182 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_8/CO[1]
                         net (fo=69, routed)          1.943    66.125    design_1_i/FREQ_counter_PSK/inst/FTW1[9]
    SLICE_X47Y298        LUT2 (Prop_lut2_I1_O)        0.122    66.247 r  design_1_i/FREQ_counter_PSK/inst/FTW[11]_i_337/O
                         net (fo=1, routed)           0.000    66.247    design_1_i/FREQ_counter_PSK/inst/FTW[11]_i_337_n_0
    SLICE_X47Y298        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    66.514 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_317/CO[3]
                         net (fo=1, routed)           0.000    66.514    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_317_n_0
    SLICE_X47Y299        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    66.567 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_297/CO[3]
                         net (fo=1, routed)           0.001    66.568    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_297_n_0
    SLICE_X47Y300        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    66.621 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_277/CO[3]
                         net (fo=1, routed)           0.000    66.621    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_277_n_0
    SLICE_X47Y301        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    66.674 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_257/CO[3]
                         net (fo=1, routed)           0.000    66.674    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_257_n_0
    SLICE_X47Y302        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    66.727 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_237/CO[3]
                         net (fo=1, routed)           0.000    66.727    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_237_n_0
    SLICE_X47Y303        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    66.780 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_217/CO[3]
                         net (fo=1, routed)           0.000    66.780    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_217_n_0
    SLICE_X47Y304        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    66.833 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_197/CO[3]
                         net (fo=1, routed)           0.000    66.833    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_197_n_0
    SLICE_X47Y305        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    66.886 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_177/CO[3]
                         net (fo=1, routed)           0.000    66.886    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_177_n_0
    SLICE_X47Y306        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    66.939 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_157/CO[3]
                         net (fo=1, routed)           0.000    66.939    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_157_n_0
    SLICE_X47Y307        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    66.992 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_137/CO[3]
                         net (fo=1, routed)           0.000    66.992    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_137_n_0
    SLICE_X47Y308        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    67.045 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_117/CO[3]
                         net (fo=1, routed)           0.000    67.045    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_117_n_0
    SLICE_X47Y309        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    67.098 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_97/CO[3]
                         net (fo=1, routed)           0.000    67.098    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_97_n_0
    SLICE_X47Y310        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    67.151 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_77/CO[3]
                         net (fo=1, routed)           0.000    67.151    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_77_n_0
    SLICE_X47Y311        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    67.204 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_57/CO[3]
                         net (fo=1, routed)           0.000    67.204    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_57_n_0
    SLICE_X47Y312        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    67.257 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_37/CO[3]
                         net (fo=1, routed)           0.000    67.257    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_37_n_0
    SLICE_X47Y313        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    67.310 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    67.310    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_19_n_0
    SLICE_X47Y314        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    67.387 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_9/CO[1]
                         net (fo=69, routed)          1.821    69.207    design_1_i/FREQ_counter_PSK/inst/FTW1[8]
    SLICE_X46Y298        LUT2 (Prop_lut2_I1_O)        0.122    69.329 r  design_1_i/FREQ_counter_PSK/inst/FTW[7]_i_325/O
                         net (fo=1, routed)           0.000    69.329    design_1_i/FREQ_counter_PSK/inst/FTW[7]_i_325_n_0
    SLICE_X46Y298        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    69.585 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_302/CO[3]
                         net (fo=1, routed)           0.000    69.585    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_302_n_0
    SLICE_X46Y299        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    69.639 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_282/CO[3]
                         net (fo=1, routed)           0.001    69.640    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_282_n_0
    SLICE_X46Y300        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    69.694 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_262/CO[3]
                         net (fo=1, routed)           0.000    69.694    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_262_n_0
    SLICE_X46Y301        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    69.748 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_242/CO[3]
                         net (fo=1, routed)           0.000    69.748    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_242_n_0
    SLICE_X46Y302        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    69.802 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_222/CO[3]
                         net (fo=1, routed)           0.000    69.802    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_222_n_0
    SLICE_X46Y303        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    69.856 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_202/CO[3]
                         net (fo=1, routed)           0.000    69.856    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_202_n_0
    SLICE_X46Y304        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    69.910 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_182/CO[3]
                         net (fo=1, routed)           0.000    69.910    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_182_n_0
    SLICE_X46Y305        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    69.964 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_162/CO[3]
                         net (fo=1, routed)           0.000    69.964    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_162_n_0
    SLICE_X46Y306        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    70.018 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_142/CO[3]
                         net (fo=1, routed)           0.000    70.018    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_142_n_0
    SLICE_X46Y307        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    70.072 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_122/CO[3]
                         net (fo=1, routed)           0.000    70.072    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_122_n_0
    SLICE_X46Y308        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    70.126 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_102/CO[3]
                         net (fo=1, routed)           0.000    70.126    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_102_n_0
    SLICE_X46Y309        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    70.180 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_82/CO[3]
                         net (fo=1, routed)           0.000    70.180    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_82_n_0
    SLICE_X46Y310        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    70.234 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_62/CO[3]
                         net (fo=1, routed)           0.000    70.234    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_62_n_0
    SLICE_X46Y311        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    70.288 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_42/CO[3]
                         net (fo=1, routed)           0.000    70.288    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_42_n_0
    SLICE_X46Y312        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    70.342 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.000    70.342    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_22_n_0
    SLICE_X46Y313        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    70.396 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    70.396    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_10_n_0
    SLICE_X46Y314        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    70.472 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_6/CO[1]
                         net (fo=69, routed)          1.980    72.452    design_1_i/FREQ_counter_PSK/inst/FTW1[7]
    SLICE_X37Y300        LUT5 (Prop_lut5_I1_O)        0.124    72.576 r  design_1_i/FREQ_counter_PSK/inst/FTW[7]_i_327/O
                         net (fo=1, routed)           0.000    72.576    design_1_i/FREQ_counter_PSK/inst/FTW[7]_i_327_n_0
    SLICE_X37Y300        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    72.769 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_307/CO[3]
                         net (fo=1, routed)           0.000    72.769    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_307_n_0
    SLICE_X37Y301        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    72.822 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_287/CO[3]
                         net (fo=1, routed)           0.000    72.822    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_287_n_0
    SLICE_X37Y302        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    72.875 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_267/CO[3]
                         net (fo=1, routed)           0.000    72.875    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_267_n_0
    SLICE_X37Y303        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    72.928 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_247/CO[3]
                         net (fo=1, routed)           0.000    72.928    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_247_n_0
    SLICE_X37Y304        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    72.981 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_227/CO[3]
                         net (fo=1, routed)           0.000    72.981    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_227_n_0
    SLICE_X37Y305        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    73.034 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_207/CO[3]
                         net (fo=1, routed)           0.000    73.034    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_207_n_0
    SLICE_X37Y306        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    73.087 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_187/CO[3]
                         net (fo=1, routed)           0.000    73.087    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_187_n_0
    SLICE_X37Y307        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    73.140 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_167/CO[3]
                         net (fo=1, routed)           0.000    73.140    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_167_n_0
    SLICE_X37Y308        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    73.193 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_147/CO[3]
                         net (fo=1, routed)           0.000    73.193    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_147_n_0
    SLICE_X37Y309        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    73.246 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_127/CO[3]
                         net (fo=1, routed)           0.000    73.246    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_127_n_0
    SLICE_X37Y310        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    73.299 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_107/CO[3]
                         net (fo=1, routed)           0.000    73.299    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_107_n_0
    SLICE_X37Y311        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    73.352 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_87/CO[3]
                         net (fo=1, routed)           0.000    73.352    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_87_n_0
    SLICE_X37Y312        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    73.405 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_67/CO[3]
                         net (fo=1, routed)           0.000    73.405    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_67_n_0
    SLICE_X37Y313        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    73.458 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_47/CO[3]
                         net (fo=1, routed)           0.000    73.458    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_47_n_0
    SLICE_X37Y314        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    73.511 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_27/CO[3]
                         net (fo=1, routed)           0.000    73.511    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_27_n_0
    SLICE_X37Y315        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    73.564 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000    73.564    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_13_n_0
    SLICE_X37Y316        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    73.641 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_7/CO[1]
                         net (fo=69, routed)          1.989    75.630    design_1_i/FREQ_counter_PSK/inst/FTW1[6]
    SLICE_X36Y300        LUT2 (Prop_lut2_I1_O)        0.122    75.752 r  design_1_i/FREQ_counter_PSK/inst/FTW[7]_i_333/O
                         net (fo=1, routed)           0.000    75.752    design_1_i/FREQ_counter_PSK/inst/FTW[7]_i_333_n_0
    SLICE_X36Y300        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    76.008 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_312/CO[3]
                         net (fo=1, routed)           0.000    76.008    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_312_n_0
    SLICE_X36Y301        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    76.062 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_292/CO[3]
                         net (fo=1, routed)           0.000    76.062    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_292_n_0
    SLICE_X36Y302        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    76.116 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_272/CO[3]
                         net (fo=1, routed)           0.000    76.116    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_272_n_0
    SLICE_X36Y303        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    76.170 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_252/CO[3]
                         net (fo=1, routed)           0.000    76.170    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_252_n_0
    SLICE_X36Y304        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    76.224 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_232/CO[3]
                         net (fo=1, routed)           0.000    76.224    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_232_n_0
    SLICE_X36Y305        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    76.278 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_212/CO[3]
                         net (fo=1, routed)           0.000    76.278    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_212_n_0
    SLICE_X36Y306        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    76.332 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_192/CO[3]
                         net (fo=1, routed)           0.000    76.332    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_192_n_0
    SLICE_X36Y307        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    76.386 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_172/CO[3]
                         net (fo=1, routed)           0.000    76.386    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_172_n_0
    SLICE_X36Y308        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    76.440 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_152/CO[3]
                         net (fo=1, routed)           0.000    76.440    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_152_n_0
    SLICE_X36Y309        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    76.494 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_132/CO[3]
                         net (fo=1, routed)           0.000    76.494    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_132_n_0
    SLICE_X36Y310        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    76.548 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_112/CO[3]
                         net (fo=1, routed)           0.000    76.548    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_112_n_0
    SLICE_X36Y311        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    76.602 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_92/CO[3]
                         net (fo=1, routed)           0.000    76.602    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_92_n_0
    SLICE_X36Y312        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    76.656 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_72/CO[3]
                         net (fo=1, routed)           0.000    76.656    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_72_n_0
    SLICE_X36Y313        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    76.710 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_52/CO[3]
                         net (fo=1, routed)           0.000    76.710    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_52_n_0
    SLICE_X36Y314        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    76.764 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_32/CO[3]
                         net (fo=1, routed)           0.000    76.764    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_32_n_0
    SLICE_X36Y315        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    76.818 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    76.818    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_16_n_0
    SLICE_X36Y316        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    76.894 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_8/CO[1]
                         net (fo=69, routed)          2.173    79.067    design_1_i/FREQ_counter_PSK/inst/FTW1[5]
    SLICE_X33Y300        LUT2 (Prop_lut2_I1_O)        0.124    79.191 r  design_1_i/FREQ_counter_PSK/inst/FTW[7]_i_337/O
                         net (fo=1, routed)           0.000    79.191    design_1_i/FREQ_counter_PSK/inst/FTW[7]_i_337_n_0
    SLICE_X33Y300        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    79.458 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_317/CO[3]
                         net (fo=1, routed)           0.000    79.458    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_317_n_0
    SLICE_X33Y301        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    79.511 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_297/CO[3]
                         net (fo=1, routed)           0.000    79.511    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_297_n_0
    SLICE_X33Y302        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    79.564 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_277/CO[3]
                         net (fo=1, routed)           0.000    79.564    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_277_n_0
    SLICE_X33Y303        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    79.617 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_257/CO[3]
                         net (fo=1, routed)           0.000    79.617    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_257_n_0
    SLICE_X33Y304        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    79.670 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_237/CO[3]
                         net (fo=1, routed)           0.000    79.670    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_237_n_0
    SLICE_X33Y305        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    79.723 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_217/CO[3]
                         net (fo=1, routed)           0.000    79.723    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_217_n_0
    SLICE_X33Y306        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    79.776 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_197/CO[3]
                         net (fo=1, routed)           0.000    79.776    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_197_n_0
    SLICE_X33Y307        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    79.829 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_177/CO[3]
                         net (fo=1, routed)           0.000    79.829    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_177_n_0
    SLICE_X33Y308        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    79.882 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_157/CO[3]
                         net (fo=1, routed)           0.000    79.882    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_157_n_0
    SLICE_X33Y309        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    79.935 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_137/CO[3]
                         net (fo=1, routed)           0.000    79.935    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_137_n_0
    SLICE_X33Y310        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    79.988 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_117/CO[3]
                         net (fo=1, routed)           0.000    79.988    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_117_n_0
    SLICE_X33Y311        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    80.041 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_97/CO[3]
                         net (fo=1, routed)           0.000    80.041    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_97_n_0
    SLICE_X33Y312        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    80.094 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_77/CO[3]
                         net (fo=1, routed)           0.000    80.094    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_77_n_0
    SLICE_X33Y313        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    80.147 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_57/CO[3]
                         net (fo=1, routed)           0.000    80.147    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_57_n_0
    SLICE_X33Y314        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    80.200 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_37/CO[3]
                         net (fo=1, routed)           0.000    80.200    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_37_n_0
    SLICE_X33Y315        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    80.253 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.253    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_19_n_0
    SLICE_X33Y316        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    80.330 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_9/CO[1]
                         net (fo=69, routed)          2.311    82.641    design_1_i/FREQ_counter_PSK/inst/FTW1[4]
    SLICE_X27Y300        LUT5 (Prop_lut5_I1_O)        0.122    82.763 r  design_1_i/FREQ_counter_PSK/inst/FTW[3]_i_323/O
                         net (fo=1, routed)           0.000    82.763    design_1_i/FREQ_counter_PSK/inst/FTW[3]_i_323_n_0
    SLICE_X27Y300        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    82.956 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_302/CO[3]
                         net (fo=1, routed)           0.000    82.956    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_302_n_0
    SLICE_X27Y301        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    83.009 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_282/CO[3]
                         net (fo=1, routed)           0.000    83.009    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_282_n_0
    SLICE_X27Y302        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    83.062 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_262/CO[3]
                         net (fo=1, routed)           0.000    83.062    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_262_n_0
    SLICE_X27Y303        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    83.115 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_242/CO[3]
                         net (fo=1, routed)           0.000    83.115    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_242_n_0
    SLICE_X27Y304        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    83.168 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_222/CO[3]
                         net (fo=1, routed)           0.000    83.168    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_222_n_0
    SLICE_X27Y305        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    83.221 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_202/CO[3]
                         net (fo=1, routed)           0.000    83.221    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_202_n_0
    SLICE_X27Y306        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    83.274 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_182/CO[3]
                         net (fo=1, routed)           0.000    83.274    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_182_n_0
    SLICE_X27Y307        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    83.327 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_162/CO[3]
                         net (fo=1, routed)           0.000    83.327    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_162_n_0
    SLICE_X27Y308        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    83.380 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    83.380    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_142_n_0
    SLICE_X27Y309        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    83.433 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_122/CO[3]
                         net (fo=1, routed)           0.000    83.433    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_122_n_0
    SLICE_X27Y310        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    83.486 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000    83.486    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_102_n_0
    SLICE_X27Y311        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    83.539 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_82/CO[3]
                         net (fo=1, routed)           0.000    83.539    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_82_n_0
    SLICE_X27Y312        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    83.592 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    83.592    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_62_n_0
    SLICE_X27Y313        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    83.645 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_42/CO[3]
                         net (fo=1, routed)           0.000    83.645    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_42_n_0
    SLICE_X27Y314        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    83.698 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.000    83.698    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_22_n_0
    SLICE_X27Y315        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    83.751 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    83.751    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_11_n_0
    SLICE_X27Y316        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    83.828 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_7/CO[1]
                         net (fo=69, routed)          2.134    85.962    design_1_i/FREQ_counter_PSK/inst/FTW1[3]
    SLICE_X28Y300        LUT5 (Prop_lut5_I1_O)        0.122    86.084 r  design_1_i/FREQ_counter_PSK/inst/FTW[3]_i_327/O
                         net (fo=1, routed)           0.000    86.084    design_1_i/FREQ_counter_PSK/inst/FTW[3]_i_327_n_0
    SLICE_X28Y300        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    86.277 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_307/CO[3]
                         net (fo=1, routed)           0.000    86.277    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_307_n_0
    SLICE_X28Y301        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    86.330 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_287/CO[3]
                         net (fo=1, routed)           0.000    86.330    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_287_n_0
    SLICE_X28Y302        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    86.383 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_267/CO[3]
                         net (fo=1, routed)           0.000    86.383    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_267_n_0
    SLICE_X28Y303        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    86.436 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_247/CO[3]
                         net (fo=1, routed)           0.000    86.436    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_247_n_0
    SLICE_X28Y304        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    86.489 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_227/CO[3]
                         net (fo=1, routed)           0.000    86.489    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_227_n_0
    SLICE_X28Y305        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    86.542 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_207/CO[3]
                         net (fo=1, routed)           0.000    86.542    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_207_n_0
    SLICE_X28Y306        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    86.595 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_187/CO[3]
                         net (fo=1, routed)           0.000    86.595    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_187_n_0
    SLICE_X28Y307        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    86.648 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_167/CO[3]
                         net (fo=1, routed)           0.000    86.648    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_167_n_0
    SLICE_X28Y308        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    86.701 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_147/CO[3]
                         net (fo=1, routed)           0.000    86.701    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_147_n_0
    SLICE_X28Y309        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    86.754 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_127/CO[3]
                         net (fo=1, routed)           0.000    86.754    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_127_n_0
    SLICE_X28Y310        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    86.807 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_107/CO[3]
                         net (fo=1, routed)           0.000    86.807    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_107_n_0
    SLICE_X28Y311        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    86.860 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_87/CO[3]
                         net (fo=1, routed)           0.000    86.860    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_87_n_0
    SLICE_X28Y312        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    86.913 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    86.913    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_67_n_0
    SLICE_X28Y313        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    86.966 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    86.966    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_47_n_0
    SLICE_X28Y314        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    87.019 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_27/CO[3]
                         net (fo=1, routed)           0.000    87.019    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_27_n_0
    SLICE_X28Y315        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    87.072 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    87.072    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_14_n_0
    SLICE_X28Y316        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    87.149 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_8/CO[1]
                         net (fo=69, routed)          1.981    89.130    design_1_i/FREQ_counter_PSK/inst/FTW1[2]
    SLICE_X29Y300        LUT5 (Prop_lut5_I1_O)        0.122    89.252 r  design_1_i/FREQ_counter_PSK/inst/FTW[3]_i_331/O
                         net (fo=1, routed)           0.000    89.252    design_1_i/FREQ_counter_PSK/inst/FTW[3]_i_331_n_0
    SLICE_X29Y300        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    89.445 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_312/CO[3]
                         net (fo=1, routed)           0.000    89.445    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_312_n_0
    SLICE_X29Y301        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    89.498 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_292/CO[3]
                         net (fo=1, routed)           0.000    89.498    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_292_n_0
    SLICE_X29Y302        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    89.551 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_272/CO[3]
                         net (fo=1, routed)           0.000    89.551    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_272_n_0
    SLICE_X29Y303        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    89.604 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_252/CO[3]
                         net (fo=1, routed)           0.000    89.604    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_252_n_0
    SLICE_X29Y304        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    89.657 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_232/CO[3]
                         net (fo=1, routed)           0.000    89.657    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_232_n_0
    SLICE_X29Y305        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    89.710 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_212/CO[3]
                         net (fo=1, routed)           0.000    89.710    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_212_n_0
    SLICE_X29Y306        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    89.763 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_192/CO[3]
                         net (fo=1, routed)           0.000    89.763    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_192_n_0
    SLICE_X29Y307        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    89.816 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_172/CO[3]
                         net (fo=1, routed)           0.000    89.816    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_172_n_0
    SLICE_X29Y308        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    89.869 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_152/CO[3]
                         net (fo=1, routed)           0.000    89.869    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_152_n_0
    SLICE_X29Y309        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    89.922 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_132/CO[3]
                         net (fo=1, routed)           0.000    89.922    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_132_n_0
    SLICE_X29Y310        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    89.975 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_112/CO[3]
                         net (fo=1, routed)           0.000    89.975    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_112_n_0
    SLICE_X29Y311        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    90.028 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    90.028    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_92_n_0
    SLICE_X29Y312        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    90.081 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_72/CO[3]
                         net (fo=1, routed)           0.000    90.081    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_72_n_0
    SLICE_X29Y313        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    90.134 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    90.134    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_52_n_0
    SLICE_X29Y314        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    90.187 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_32/CO[3]
                         net (fo=1, routed)           0.000    90.187    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_32_n_0
    SLICE_X29Y315        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    90.240 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    90.240    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_17_n_0
    SLICE_X29Y316        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    90.317 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_9/CO[1]
                         net (fo=69, routed)          1.974    92.291    design_1_i/FREQ_counter_PSK/inst/FTW1[1]
    SLICE_X30Y300        LUT5 (Prop_lut5_I1_O)        0.122    92.413 r  design_1_i/FREQ_counter_PSK/inst/FTW[3]_i_337/O
                         net (fo=1, routed)           0.000    92.413    design_1_i/FREQ_counter_PSK/inst/FTW[3]_i_337_n_0
    SLICE_X30Y300        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    92.669 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_317/CO[3]
                         net (fo=1, routed)           0.000    92.669    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_317_n_0
    SLICE_X30Y301        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    92.723 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_297/CO[3]
                         net (fo=1, routed)           0.000    92.723    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_297_n_0
    SLICE_X30Y302        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    92.777 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_277/CO[3]
                         net (fo=1, routed)           0.000    92.777    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_277_n_0
    SLICE_X30Y303        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    92.831 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_257/CO[3]
                         net (fo=1, routed)           0.000    92.831    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_257_n_0
    SLICE_X30Y304        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    92.885 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_237/CO[3]
                         net (fo=1, routed)           0.000    92.885    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_237_n_0
    SLICE_X30Y305        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    92.939 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_217/CO[3]
                         net (fo=1, routed)           0.000    92.939    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_217_n_0
    SLICE_X30Y306        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    92.993 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_197/CO[3]
                         net (fo=1, routed)           0.000    92.993    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_197_n_0
    SLICE_X30Y307        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    93.047 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_177/CO[3]
                         net (fo=1, routed)           0.000    93.047    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_177_n_0
    SLICE_X30Y308        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    93.101 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_157/CO[3]
                         net (fo=1, routed)           0.000    93.101    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_157_n_0
    SLICE_X30Y309        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    93.155 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_137/CO[3]
                         net (fo=1, routed)           0.000    93.155    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_137_n_0
    SLICE_X30Y310        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    93.209 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.209    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_117_n_0
    SLICE_X30Y311        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    93.263 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_97/CO[3]
                         net (fo=1, routed)           0.000    93.263    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_97_n_0
    SLICE_X30Y312        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    93.317 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_77/CO[3]
                         net (fo=1, routed)           0.000    93.317    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_77_n_0
    SLICE_X30Y313        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    93.371 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    93.371    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_57_n_0
    SLICE_X30Y314        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    93.425 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_37/CO[3]
                         net (fo=1, routed)           0.000    93.425    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_37_n_0
    SLICE_X30Y315        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    93.479 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    93.479    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_20_n_0
    SLICE_X30Y316        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    93.612 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_10/CO[0]
                         net (fo=1, routed)           0.732    94.344    design_1_i/FREQ_counter_PSK/inst/FTW1[0]
    SLICE_X40Y304        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.387    94.731 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    94.731    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_1_n_0
    SLICE_X40Y305        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    94.784 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    94.784    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_1_n_0
    SLICE_X40Y306        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    94.950 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000    94.950    design_1_i/FREQ_counter_PSK/inst/p_2_in[9]
    SLICE_X40Y306        FDRE                                         r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241     1.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     1.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       1.495     2.819    design_1_i/FREQ_counter_PSK/inst/sys_clk
    SLICE_X40Y306        FDRE                                         r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[9]/C

Slack:                    inf
  Source:                 design_1_i/FREQ_counter_PSK/inst/sys_count_out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/FREQ_counter_PSK/inst/FTW_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        94.947ns  (logic 36.009ns (37.925%)  route 58.938ns (62.075%))
  Logic Levels:           510  (CARRY4=480 FDRE=1 LUT1=1 LUT2=17 LUT3=1 LUT5=10)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y301        FDRE                         0.000     0.000 r  design_1_i/FREQ_counter_PSK/inst/sys_count_out_reg[0]/C
    SLICE_X40Y301        FDRE (Prop_fdre_C_Q)         0.228     0.228 f  design_1_i/FREQ_counter_PSK/inst/sys_count_out_reg[0]/Q
                         net (fo=57, routed)          0.790     1.018    design_1_i/FREQ_counter_PSK/inst/Q[0]
    SLICE_X33Y299        LUT1 (Prop_lut1_I0_O)        0.043     1.061 r  design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1470/O
                         net (fo=1, routed)           0.285     1.346    design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1470_n_0
    SLICE_X35Y299        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287     1.633 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1407/CO[3]
                         net (fo=1, routed)           0.001     1.634    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1407_n_0
    SLICE_X35Y300        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.687 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1321/CO[3]
                         net (fo=1, routed)           0.000     1.687    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1321_n_0
    SLICE_X35Y301        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.740 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1232/CO[3]
                         net (fo=1, routed)           0.000     1.740    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1232_n_0
    SLICE_X35Y302        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.793 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1143/CO[3]
                         net (fo=1, routed)           0.000     1.793    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1143_n_0
    SLICE_X35Y303        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.846 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_966/CO[3]
                         net (fo=1, routed)           0.000     1.846    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_966_n_0
    SLICE_X35Y304        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     2.012 f  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_831/O[1]
                         net (fo=29, routed)          2.517     4.529    design_1_i/FREQ_counter_PSK/inst/FTW3[22]
    SLICE_X26Y324        LUT3 (Prop_lut3_I2_O)        0.123     4.652 r  design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1106/O
                         net (fo=1, routed)           0.000     4.652    design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1106_n_0
    SLICE_X26Y324        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183     4.835 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_930/CO[3]
                         net (fo=1, routed)           0.007     4.842    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_930_n_0
    SLICE_X26Y325        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.896 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_925/CO[3]
                         net (fo=1, routed)           0.000     4.896    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_925_n_0
    SLICE_X26Y326        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.950 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_920/CO[3]
                         net (fo=1, routed)           0.000     4.950    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_920_n_0
    SLICE_X26Y327        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.004 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_915/CO[3]
                         net (fo=1, routed)           0.000     5.004    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_915_n_0
    SLICE_X26Y328        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.058 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_910/CO[3]
                         net (fo=1, routed)           0.000     5.058    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_910_n_0
    SLICE_X26Y329        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.112 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_905/CO[3]
                         net (fo=1, routed)           0.000     5.112    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_905_n_0
    SLICE_X26Y330        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.166 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_900/CO[3]
                         net (fo=1, routed)           0.000     5.166    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_900_n_0
    SLICE_X26Y331        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.220 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_895/CO[3]
                         net (fo=1, routed)           0.000     5.220    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_895_n_0
    SLICE_X26Y332        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.274 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_890/CO[3]
                         net (fo=1, routed)           0.000     5.274    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_890_n_0
    SLICE_X26Y333        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.328 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_885/CO[3]
                         net (fo=1, routed)           0.000     5.328    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_885_n_0
    SLICE_X26Y334        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.382 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_882/CO[3]
                         net (fo=1, routed)           0.000     5.382    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_882_n_0
    SLICE_X26Y335        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     5.515 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_881/CO[0]
                         net (fo=68, routed)          1.898     7.413    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_881_n_3
    SLICE_X27Y319        LUT5 (Prop_lut5_I1_O)        0.128     7.541 r  design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1448/O
                         net (fo=1, routed)           0.000     7.541    design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1448_n_0
    SLICE_X27Y319        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     7.734 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1366/CO[3]
                         net (fo=1, routed)           0.000     7.734    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1366_n_0
    SLICE_X27Y320        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.787 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1277/CO[3]
                         net (fo=1, routed)           0.000     7.787    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1277_n_0
    SLICE_X27Y321        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.840 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1188/CO[3]
                         net (fo=1, routed)           0.000     7.840    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1188_n_0
    SLICE_X27Y322        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.893 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1011/CO[3]
                         net (fo=1, routed)           0.000     7.893    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1011_n_0
    SLICE_X27Y323        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.946 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_876/CO[3]
                         net (fo=1, routed)           0.000     7.946    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_876_n_0
    SLICE_X27Y324        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.999 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_800/CO[3]
                         net (fo=1, routed)           0.007     8.006    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_800_n_0
    SLICE_X27Y325        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.059 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_795/CO[3]
                         net (fo=1, routed)           0.000     8.059    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_795_n_0
    SLICE_X27Y326        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.112 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_790/CO[3]
                         net (fo=1, routed)           0.000     8.112    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_790_n_0
    SLICE_X27Y327        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.165 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_785/CO[3]
                         net (fo=1, routed)           0.000     8.165    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_785_n_0
    SLICE_X27Y328        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.218 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_780/CO[3]
                         net (fo=1, routed)           0.000     8.218    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_780_n_0
    SLICE_X27Y329        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.271 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_775/CO[3]
                         net (fo=1, routed)           0.000     8.271    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_775_n_0
    SLICE_X27Y330        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.324 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_770/CO[3]
                         net (fo=1, routed)           0.000     8.324    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_770_n_0
    SLICE_X27Y331        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.377 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_765/CO[3]
                         net (fo=1, routed)           0.000     8.377    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_765_n_0
    SLICE_X27Y332        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.430 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_760/CO[3]
                         net (fo=1, routed)           0.000     8.430    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_760_n_0
    SLICE_X27Y333        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.483 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_755/CO[3]
                         net (fo=1, routed)           0.000     8.483    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_755_n_0
    SLICE_X27Y334        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.536 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_752/CO[3]
                         net (fo=1, routed)           0.000     8.536    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_752_n_0
    SLICE_X27Y335        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     8.613 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_751/CO[1]
                         net (fo=67, routed)          2.012    10.625    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_751_n_2
    SLICE_X28Y319        LUT2 (Prop_lut2_I1_O)        0.122    10.747 r  design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1446/O
                         net (fo=1, routed)           0.000    10.747    design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1446_n_0
    SLICE_X28Y319        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    11.014 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1361/CO[3]
                         net (fo=1, routed)           0.000    11.014    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1361_n_0
    SLICE_X28Y320        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.067 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1272/CO[3]
                         net (fo=1, routed)           0.000    11.067    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1272_n_0
    SLICE_X28Y321        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.120 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1183/CO[3]
                         net (fo=1, routed)           0.000    11.120    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1183_n_0
    SLICE_X28Y322        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.173 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1006/CO[3]
                         net (fo=1, routed)           0.000    11.173    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1006_n_0
    SLICE_X28Y323        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.226 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_871/CO[3]
                         net (fo=1, routed)           0.000    11.226    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_871_n_0
    SLICE_X28Y324        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.279 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_746/CO[3]
                         net (fo=1, routed)           0.007    11.286    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_746_n_0
    SLICE_X28Y325        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.339 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_675/CO[3]
                         net (fo=1, routed)           0.000    11.339    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_675_n_0
    SLICE_X28Y326        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.392 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_670/CO[3]
                         net (fo=1, routed)           0.000    11.392    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_670_n_0
    SLICE_X28Y327        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.445 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_665/CO[3]
                         net (fo=1, routed)           0.000    11.445    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_665_n_0
    SLICE_X28Y328        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.498 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_660/CO[3]
                         net (fo=1, routed)           0.000    11.498    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_660_n_0
    SLICE_X28Y329        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.551 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_655/CO[3]
                         net (fo=1, routed)           0.000    11.551    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_655_n_0
    SLICE_X28Y330        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.604 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_650/CO[3]
                         net (fo=1, routed)           0.000    11.604    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_650_n_0
    SLICE_X28Y331        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.657 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_645/CO[3]
                         net (fo=1, routed)           0.000    11.657    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_645_n_0
    SLICE_X28Y332        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.710 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_640/CO[3]
                         net (fo=1, routed)           0.000    11.710    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_640_n_0
    SLICE_X28Y333        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.763 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_635/CO[3]
                         net (fo=1, routed)           0.000    11.763    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_635_n_0
    SLICE_X28Y334        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.816 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_632/CO[3]
                         net (fo=1, routed)           0.000    11.816    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_632_n_0
    SLICE_X28Y335        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    11.893 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_631/CO[1]
                         net (fo=68, routed)          1.987    13.880    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_631_n_2
    SLICE_X29Y319        LUT2 (Prop_lut2_I1_O)        0.122    14.002 r  design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1443/O
                         net (fo=1, routed)           0.000    14.002    design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1443_n_0
    SLICE_X29Y319        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    14.269 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1356/CO[3]
                         net (fo=1, routed)           0.000    14.269    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1356_n_0
    SLICE_X29Y320        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.322 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1267/CO[3]
                         net (fo=1, routed)           0.000    14.322    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1267_n_0
    SLICE_X29Y321        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.375 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1178/CO[3]
                         net (fo=1, routed)           0.000    14.375    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1178_n_0
    SLICE_X29Y322        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.428 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1001/CO[3]
                         net (fo=1, routed)           0.000    14.428    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1001_n_0
    SLICE_X29Y323        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.481 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_866/CO[3]
                         net (fo=1, routed)           0.000    14.481    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_866_n_0
    SLICE_X29Y324        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.534 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_741/CO[3]
                         net (fo=1, routed)           0.007    14.541    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_741_n_0
    SLICE_X29Y325        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.594 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_626/CO[3]
                         net (fo=1, routed)           0.000    14.594    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_626_n_0
    SLICE_X29Y326        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.647 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_560/CO[3]
                         net (fo=1, routed)           0.000    14.647    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_560_n_0
    SLICE_X29Y327        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.700 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_555/CO[3]
                         net (fo=1, routed)           0.000    14.700    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_555_n_0
    SLICE_X29Y328        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.753 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_550/CO[3]
                         net (fo=1, routed)           0.000    14.753    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_550_n_0
    SLICE_X29Y329        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.806 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_545/CO[3]
                         net (fo=1, routed)           0.000    14.806    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_545_n_0
    SLICE_X29Y330        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.859 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_540/CO[3]
                         net (fo=1, routed)           0.000    14.859    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_540_n_0
    SLICE_X29Y331        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.912 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_535/CO[3]
                         net (fo=1, routed)           0.000    14.912    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_535_n_0
    SLICE_X29Y332        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.965 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_530/CO[3]
                         net (fo=1, routed)           0.000    14.965    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_530_n_0
    SLICE_X29Y333        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.018 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_525/CO[3]
                         net (fo=1, routed)           0.000    15.018    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_525_n_0
    SLICE_X29Y334        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.071 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_522/CO[3]
                         net (fo=1, routed)           0.000    15.071    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_522_n_0
    SLICE_X29Y335        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    15.148 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_521/CO[1]
                         net (fo=68, routed)          1.992    17.140    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_521_n_2
    SLICE_X31Y319        LUT2 (Prop_lut2_I1_O)        0.122    17.262 r  design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1439/O
                         net (fo=1, routed)           0.000    17.262    design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1439_n_0
    SLICE_X31Y319        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    17.529 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1351/CO[3]
                         net (fo=1, routed)           0.000    17.529    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1351_n_0
    SLICE_X31Y320        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.582 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1262/CO[3]
                         net (fo=1, routed)           0.000    17.582    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1262_n_0
    SLICE_X31Y321        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.635 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1173/CO[3]
                         net (fo=1, routed)           0.000    17.635    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1173_n_0
    SLICE_X31Y322        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.688 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_996/CO[3]
                         net (fo=1, routed)           0.000    17.688    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_996_n_0
    SLICE_X31Y323        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.741 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_861/CO[3]
                         net (fo=1, routed)           0.000    17.741    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_861_n_0
    SLICE_X31Y324        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.794 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_736/CO[3]
                         net (fo=1, routed)           0.007    17.802    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_736_n_0
    SLICE_X31Y325        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.855 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_621/CO[3]
                         net (fo=1, routed)           0.000    17.855    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_621_n_0
    SLICE_X31Y326        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.908 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_516/CO[3]
                         net (fo=1, routed)           0.000    17.908    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_516_n_0
    SLICE_X31Y327        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.961 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_455/CO[3]
                         net (fo=1, routed)           0.000    17.961    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_455_n_0
    SLICE_X31Y328        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.014 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_450/CO[3]
                         net (fo=1, routed)           0.000    18.014    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_450_n_0
    SLICE_X31Y329        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.067 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_445/CO[3]
                         net (fo=1, routed)           0.000    18.067    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_445_n_0
    SLICE_X31Y330        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.120 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_440/CO[3]
                         net (fo=1, routed)           0.000    18.120    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_440_n_0
    SLICE_X31Y331        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.173 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_435/CO[3]
                         net (fo=1, routed)           0.000    18.173    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_435_n_0
    SLICE_X31Y332        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.226 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_430/CO[3]
                         net (fo=1, routed)           0.000    18.226    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_430_n_0
    SLICE_X31Y333        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.279 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_425/CO[3]
                         net (fo=1, routed)           0.000    18.279    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_425_n_0
    SLICE_X31Y334        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.332 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_422/CO[3]
                         net (fo=1, routed)           0.000    18.332    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_422_n_0
    SLICE_X31Y335        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    18.409 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_421/CO[1]
                         net (fo=68, routed)          2.128    20.537    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_421_n_2
    SLICE_X32Y319        LUT2 (Prop_lut2_I1_O)        0.122    20.659 r  design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1435/O
                         net (fo=1, routed)           0.000    20.659    design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1435_n_0
    SLICE_X32Y319        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    20.915 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1346/CO[3]
                         net (fo=1, routed)           0.000    20.915    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1346_n_0
    SLICE_X32Y320        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.969 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1257/CO[3]
                         net (fo=1, routed)           0.000    20.969    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1257_n_0
    SLICE_X32Y321        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.023 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1168/CO[3]
                         net (fo=1, routed)           0.000    21.023    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1168_n_0
    SLICE_X32Y322        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.077 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_991/CO[3]
                         net (fo=1, routed)           0.000    21.077    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_991_n_0
    SLICE_X32Y323        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.131 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_856/CO[3]
                         net (fo=1, routed)           0.000    21.131    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_856_n_0
    SLICE_X32Y324        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.185 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_731/CO[3]
                         net (fo=1, routed)           0.007    21.192    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_731_n_0
    SLICE_X32Y325        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.246 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_616/CO[3]
                         net (fo=1, routed)           0.000    21.246    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_616_n_0
    SLICE_X32Y326        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.300 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_511/CO[3]
                         net (fo=1, routed)           0.000    21.300    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_511_n_0
    SLICE_X32Y327        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.354 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_416/CO[3]
                         net (fo=1, routed)           0.000    21.354    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_416_n_0
    SLICE_X32Y328        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.408 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_360/CO[3]
                         net (fo=1, routed)           0.000    21.408    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_360_n_0
    SLICE_X32Y329        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.462 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_355/CO[3]
                         net (fo=1, routed)           0.000    21.462    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_355_n_0
    SLICE_X32Y330        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.516 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_350/CO[3]
                         net (fo=1, routed)           0.000    21.516    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_350_n_0
    SLICE_X32Y331        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.570 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_345/CO[3]
                         net (fo=1, routed)           0.000    21.570    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_345_n_0
    SLICE_X32Y332        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.624 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_340/CO[3]
                         net (fo=1, routed)           0.000    21.624    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_340_n_0
    SLICE_X32Y333        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.678 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_335/CO[3]
                         net (fo=1, routed)           0.000    21.678    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_335_n_0
    SLICE_X32Y334        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.732 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_332/CO[3]
                         net (fo=1, routed)           0.000    21.732    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_332_n_0
    SLICE_X32Y335        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    21.808 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_331/CO[1]
                         net (fo=68, routed)          2.003    23.811    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_331_n_2
    SLICE_X33Y319        LUT5 (Prop_lut5_I1_O)        0.124    23.935 r  design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1429/O
                         net (fo=1, routed)           0.000    23.935    design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1429_n_0
    SLICE_X33Y319        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    24.128 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1341/CO[3]
                         net (fo=1, routed)           0.000    24.128    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1341_n_0
    SLICE_X33Y320        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.181 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1252/CO[3]
                         net (fo=1, routed)           0.000    24.181    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1252_n_0
    SLICE_X33Y321        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.234 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1163/CO[3]
                         net (fo=1, routed)           0.000    24.234    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1163_n_0
    SLICE_X33Y322        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.287 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_986/CO[3]
                         net (fo=1, routed)           0.000    24.287    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_986_n_0
    SLICE_X33Y323        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.340 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_851/CO[3]
                         net (fo=1, routed)           0.000    24.340    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_851_n_0
    SLICE_X33Y324        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.393 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_726/CO[3]
                         net (fo=1, routed)           0.007    24.401    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_726_n_0
    SLICE_X33Y325        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.454 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_611/CO[3]
                         net (fo=1, routed)           0.000    24.454    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_611_n_0
    SLICE_X33Y326        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.507 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_506/CO[3]
                         net (fo=1, routed)           0.000    24.507    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_506_n_0
    SLICE_X33Y327        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.560 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_411/CO[3]
                         net (fo=1, routed)           0.000    24.560    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_411_n_0
    SLICE_X33Y328        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.613 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_326/CO[3]
                         net (fo=1, routed)           0.000    24.613    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_326_n_0
    SLICE_X33Y329        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.666 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_275/CO[3]
                         net (fo=1, routed)           0.000    24.666    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_275_n_0
    SLICE_X33Y330        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.719 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_270/CO[3]
                         net (fo=1, routed)           0.000    24.719    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_270_n_0
    SLICE_X33Y331        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.772 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_265/CO[3]
                         net (fo=1, routed)           0.000    24.772    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_265_n_0
    SLICE_X33Y332        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.825 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_260/CO[3]
                         net (fo=1, routed)           0.000    24.825    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_260_n_0
    SLICE_X33Y333        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.878 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_255/CO[3]
                         net (fo=1, routed)           0.000    24.878    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_255_n_0
    SLICE_X33Y334        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.931 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_252/CO[3]
                         net (fo=1, routed)           0.000    24.931    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_252_n_0
    SLICE_X33Y335        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    25.008 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_251/CO[1]
                         net (fo=68, routed)          1.996    27.004    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_251_n_2
    SLICE_X34Y319        LUT2 (Prop_lut2_I1_O)        0.122    27.126 r  design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1427/O
                         net (fo=1, routed)           0.000    27.126    design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1427_n_0
    SLICE_X34Y319        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    27.382 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1336/CO[3]
                         net (fo=1, routed)           0.000    27.382    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1336_n_0
    SLICE_X34Y320        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.436 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1247/CO[3]
                         net (fo=1, routed)           0.000    27.436    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1247_n_0
    SLICE_X34Y321        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.490 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1158/CO[3]
                         net (fo=1, routed)           0.000    27.490    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1158_n_0
    SLICE_X34Y322        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.544 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_981/CO[3]
                         net (fo=1, routed)           0.000    27.544    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_981_n_0
    SLICE_X34Y323        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.598 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_846/CO[3]
                         net (fo=1, routed)           0.000    27.598    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_846_n_0
    SLICE_X34Y324        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.652 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_721/CO[3]
                         net (fo=1, routed)           0.007    27.659    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_721_n_0
    SLICE_X34Y325        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.713 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_606/CO[3]
                         net (fo=1, routed)           0.000    27.713    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_606_n_0
    SLICE_X34Y326        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.767 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_501/CO[3]
                         net (fo=1, routed)           0.000    27.767    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_501_n_0
    SLICE_X34Y327        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.821 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_406/CO[3]
                         net (fo=1, routed)           0.000    27.821    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_406_n_0
    SLICE_X34Y328        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.875 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_321/CO[3]
                         net (fo=1, routed)           0.000    27.875    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_321_n_0
    SLICE_X34Y329        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.929 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_246/CO[3]
                         net (fo=1, routed)           0.000    27.929    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_246_n_0
    SLICE_X34Y330        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.983 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_200/CO[3]
                         net (fo=1, routed)           0.000    27.983    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_200_n_0
    SLICE_X34Y331        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.037 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_195/CO[3]
                         net (fo=1, routed)           0.000    28.037    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_195_n_0
    SLICE_X34Y332        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.091 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_190/CO[3]
                         net (fo=1, routed)           0.000    28.091    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_190_n_0
    SLICE_X34Y333        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.145 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_185/CO[3]
                         net (fo=1, routed)           0.000    28.145    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_185_n_0
    SLICE_X34Y334        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.199 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_182/CO[3]
                         net (fo=1, routed)           0.000    28.199    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_182_n_0
    SLICE_X34Y335        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    28.275 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_181/CO[1]
                         net (fo=68, routed)          1.921    30.195    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_181_n_2
    SLICE_X35Y319        LUT2 (Prop_lut2_I1_O)        0.124    30.319 r  design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1423/O
                         net (fo=1, routed)           0.000    30.319    design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1423_n_0
    SLICE_X35Y319        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    30.586 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1331/CO[3]
                         net (fo=1, routed)           0.000    30.586    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1331_n_0
    SLICE_X35Y320        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.639 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1242/CO[3]
                         net (fo=1, routed)           0.000    30.639    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1242_n_0
    SLICE_X35Y321        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.692 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1153/CO[3]
                         net (fo=1, routed)           0.000    30.692    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1153_n_0
    SLICE_X35Y322        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.745 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_976/CO[3]
                         net (fo=1, routed)           0.000    30.745    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_976_n_0
    SLICE_X35Y323        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.798 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_841/CO[3]
                         net (fo=1, routed)           0.000    30.798    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_841_n_0
    SLICE_X35Y324        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.851 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_716/CO[3]
                         net (fo=1, routed)           0.007    30.859    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_716_n_0
    SLICE_X35Y325        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.912 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_601/CO[3]
                         net (fo=1, routed)           0.000    30.912    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_601_n_0
    SLICE_X35Y326        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.965 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_496/CO[3]
                         net (fo=1, routed)           0.000    30.965    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_496_n_0
    SLICE_X35Y327        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.018 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_401/CO[3]
                         net (fo=1, routed)           0.000    31.018    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_401_n_0
    SLICE_X35Y328        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.071 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_316/CO[3]
                         net (fo=1, routed)           0.000    31.071    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_316_n_0
    SLICE_X35Y329        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.124 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_241/CO[3]
                         net (fo=1, routed)           0.000    31.124    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_241_n_0
    SLICE_X35Y330        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.177 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_176/CO[3]
                         net (fo=1, routed)           0.000    31.177    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_176_n_0
    SLICE_X35Y331        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.230 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_135/CO[3]
                         net (fo=1, routed)           0.000    31.230    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_135_n_0
    SLICE_X35Y332        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.283 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_130/CO[3]
                         net (fo=1, routed)           0.000    31.283    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_130_n_0
    SLICE_X35Y333        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.336 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_125/CO[3]
                         net (fo=1, routed)           0.000    31.336    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_125_n_0
    SLICE_X35Y334        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.389 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_122/CO[3]
                         net (fo=1, routed)           0.000    31.389    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_122_n_0
    SLICE_X35Y335        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    31.466 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_121/CO[1]
                         net (fo=68, routed)          2.162    33.627    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_121_n_2
    SLICE_X37Y318        LUT5 (Prop_lut5_I1_O)        0.122    33.749 r  design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1417/O
                         net (fo=1, routed)           0.000    33.749    design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1417_n_0
    SLICE_X37Y318        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    33.942 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1322/CO[3]
                         net (fo=1, routed)           0.000    33.942    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1322_n_0
    SLICE_X37Y319        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.995 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1233/CO[3]
                         net (fo=1, routed)           0.000    33.995    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1233_n_0
    SLICE_X37Y320        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.048 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1144/CO[3]
                         net (fo=1, routed)           0.000    34.048    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1144_n_0
    SLICE_X37Y321        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.101 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_967/CO[3]
                         net (fo=1, routed)           0.000    34.101    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_967_n_0
    SLICE_X37Y322        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.154 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_832/CO[3]
                         net (fo=1, routed)           0.000    34.154    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_832_n_0
    SLICE_X37Y323        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.207 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_707/CO[3]
                         net (fo=1, routed)           0.000    34.207    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_707_n_0
    SLICE_X37Y324        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.260 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_592/CO[3]
                         net (fo=1, routed)           0.007    34.268    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_592_n_0
    SLICE_X37Y325        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.321 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_487/CO[3]
                         net (fo=1, routed)           0.000    34.321    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_487_n_0
    SLICE_X37Y326        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.374 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_392/CO[3]
                         net (fo=1, routed)           0.000    34.374    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_392_n_0
    SLICE_X37Y327        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.427 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_307/CO[3]
                         net (fo=1, routed)           0.000    34.427    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_307_n_0
    SLICE_X37Y328        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.480 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_232/CO[3]
                         net (fo=1, routed)           0.000    34.480    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_232_n_0
    SLICE_X37Y329        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.533 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_167/CO[3]
                         net (fo=1, routed)           0.000    34.533    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_167_n_0
    SLICE_X37Y330        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.586 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_112/CO[3]
                         net (fo=1, routed)           0.000    34.586    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_112_n_0
    SLICE_X37Y331        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.639 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_77/CO[3]
                         net (fo=1, routed)           0.000    34.639    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_77_n_0
    SLICE_X37Y332        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.692 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_72/CO[3]
                         net (fo=1, routed)           0.000    34.692    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_72_n_0
    SLICE_X37Y333        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.745 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_69/CO[3]
                         net (fo=1, routed)           0.000    34.745    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_69_n_0
    SLICE_X37Y334        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    34.822 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_68/CO[1]
                         net (fo=68, routed)          1.822    36.643    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_68_n_2
    SLICE_X40Y317        LUT2 (Prop_lut2_I1_O)        0.122    36.765 r  design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1411/O
                         net (fo=1, routed)           0.000    36.765    design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1411_n_0
    SLICE_X40Y317        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    37.032 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1316/CO[3]
                         net (fo=1, routed)           0.000    37.032    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1316_n_0
    SLICE_X40Y318        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.085 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1227/CO[3]
                         net (fo=1, routed)           0.000    37.085    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1227_n_0
    SLICE_X40Y319        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.138 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1138/CO[3]
                         net (fo=1, routed)           0.000    37.138    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1138_n_0
    SLICE_X40Y320        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.191 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_961/CO[3]
                         net (fo=1, routed)           0.000    37.191    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_961_n_0
    SLICE_X40Y321        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.244 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_826/CO[3]
                         net (fo=1, routed)           0.000    37.244    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_826_n_0
    SLICE_X40Y322        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.297 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_701/CO[3]
                         net (fo=1, routed)           0.000    37.297    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_701_n_0
    SLICE_X40Y323        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.350 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_586/CO[3]
                         net (fo=1, routed)           0.000    37.350    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_586_n_0
    SLICE_X40Y324        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.403 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_481/CO[3]
                         net (fo=1, routed)           0.007    37.410    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_481_n_0
    SLICE_X40Y325        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.463 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_386/CO[3]
                         net (fo=1, routed)           0.000    37.463    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_386_n_0
    SLICE_X40Y326        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.516 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_301/CO[3]
                         net (fo=1, routed)           0.000    37.516    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_301_n_0
    SLICE_X40Y327        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.569 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_226/CO[3]
                         net (fo=1, routed)           0.000    37.569    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_226_n_0
    SLICE_X40Y328        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.622 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_161/CO[3]
                         net (fo=1, routed)           0.000    37.622    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_161_n_0
    SLICE_X40Y329        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.675 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_106/CO[3]
                         net (fo=1, routed)           0.000    37.675    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_106_n_0
    SLICE_X40Y330        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.728 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_62/CO[3]
                         net (fo=1, routed)           0.000    37.728    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_62_n_0
    SLICE_X40Y331        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.781 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    37.781    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_35_n_0
    SLICE_X40Y332        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.834 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_32/CO[3]
                         net (fo=1, routed)           0.000    37.834    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_32_n_0
    SLICE_X40Y333        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    37.911 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_31/CO[1]
                         net (fo=68, routed)          1.622    39.534    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_31_n_2
    SLICE_X43Y320        LUT2 (Prop_lut2_I1_O)        0.122    39.656 r  design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1406/O
                         net (fo=1, routed)           0.000    39.656    design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1406_n_0
    SLICE_X43Y320        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    39.923 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1311/CO[3]
                         net (fo=1, routed)           0.000    39.923    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1311_n_0
    SLICE_X43Y321        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    39.976 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1222/CO[3]
                         net (fo=1, routed)           0.000    39.976    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1222_n_0
    SLICE_X43Y322        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    40.029 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1133/CO[3]
                         net (fo=1, routed)           0.000    40.029    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1133_n_0
    SLICE_X43Y323        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    40.082 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_956/CO[3]
                         net (fo=1, routed)           0.000    40.082    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_956_n_0
    SLICE_X43Y324        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    40.135 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_821/CO[3]
                         net (fo=1, routed)           0.007    40.142    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_821_n_0
    SLICE_X43Y325        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    40.195 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_696/CO[3]
                         net (fo=1, routed)           0.000    40.195    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_696_n_0
    SLICE_X43Y326        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    40.248 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_581/CO[3]
                         net (fo=1, routed)           0.000    40.248    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_581_n_0
    SLICE_X43Y327        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    40.301 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_476/CO[3]
                         net (fo=1, routed)           0.000    40.301    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_476_n_0
    SLICE_X43Y328        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    40.354 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_381/CO[3]
                         net (fo=1, routed)           0.000    40.354    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_381_n_0
    SLICE_X43Y329        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    40.407 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_296/CO[3]
                         net (fo=1, routed)           0.000    40.407    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_296_n_0
    SLICE_X43Y330        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    40.460 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_221/CO[3]
                         net (fo=1, routed)           0.000    40.460    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_221_n_0
    SLICE_X43Y331        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    40.513 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_156/CO[3]
                         net (fo=1, routed)           0.000    40.513    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_156_n_0
    SLICE_X43Y332        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    40.566 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_101/CO[3]
                         net (fo=1, routed)           0.000    40.566    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_101_n_0
    SLICE_X43Y333        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    40.619 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_57/CO[3]
                         net (fo=1, routed)           0.000    40.619    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_57_n_0
    SLICE_X43Y334        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    40.672 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    40.672    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_26_n_0
    SLICE_X43Y335        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    40.725 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    40.725    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_13_n_0
    SLICE_X43Y336        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    40.802 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_12/CO[1]
                         net (fo=68, routed)          1.705    42.507    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_12_n_2
    SLICE_X44Y320        LUT2 (Prop_lut2_I1_O)        0.122    42.629 r  design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1402/O
                         net (fo=1, routed)           0.000    42.629    design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1402_n_0
    SLICE_X44Y320        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    42.896 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1310/CO[3]
                         net (fo=1, routed)           0.000    42.896    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1310_n_0
    SLICE_X44Y321        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    42.949 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1221/CO[3]
                         net (fo=1, routed)           0.000    42.949    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1221_n_0
    SLICE_X44Y322        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.002 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1132/CO[3]
                         net (fo=1, routed)           0.000    43.002    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1132_n_0
    SLICE_X44Y323        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.055 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_955/CO[3]
                         net (fo=1, routed)           0.000    43.055    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_955_n_0
    SLICE_X44Y324        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.108 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_820/CO[3]
                         net (fo=1, routed)           0.007    43.115    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_820_n_0
    SLICE_X44Y325        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.168 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_695/CO[3]
                         net (fo=1, routed)           0.000    43.168    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_695_n_0
    SLICE_X44Y326        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.221 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_580/CO[3]
                         net (fo=1, routed)           0.000    43.221    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_580_n_0
    SLICE_X44Y327        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.274 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_475/CO[3]
                         net (fo=1, routed)           0.000    43.274    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_475_n_0
    SLICE_X44Y328        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.327 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_380/CO[3]
                         net (fo=1, routed)           0.000    43.327    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_380_n_0
    SLICE_X44Y329        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.380 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_295/CO[3]
                         net (fo=1, routed)           0.000    43.380    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_295_n_0
    SLICE_X44Y330        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.433 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_220/CO[3]
                         net (fo=1, routed)           0.000    43.433    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_220_n_0
    SLICE_X44Y331        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.486 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_155/CO[3]
                         net (fo=1, routed)           0.000    43.486    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_155_n_0
    SLICE_X44Y332        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.539 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_100/CO[3]
                         net (fo=1, routed)           0.000    43.539    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_100_n_0
    SLICE_X44Y333        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.592 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_56/CO[3]
                         net (fo=1, routed)           0.000    43.592    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_56_n_0
    SLICE_X44Y334        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.645 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.645    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_25_n_0
    SLICE_X44Y335        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.698 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000    43.698    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_11_n_0
    SLICE_X44Y336        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    43.775 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_7/CO[1]
                         net (fo=69, routed)          1.965    45.740    design_1_i/FREQ_counter_PSK/inst/FTW1[15]
    SLICE_X46Y320        LUT2 (Prop_lut2_I1_O)        0.122    45.862 r  design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1461/O
                         net (fo=1, routed)           0.000    45.862    design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1461_n_0
    SLICE_X46Y320        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    46.118 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1384/CO[3]
                         net (fo=1, routed)           0.000    46.118    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1384_n_0
    SLICE_X46Y321        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    46.172 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1295/CO[3]
                         net (fo=1, routed)           0.000    46.172    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1295_n_0
    SLICE_X46Y322        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    46.226 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1206/CO[3]
                         net (fo=1, routed)           0.000    46.226    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1206_n_0
    SLICE_X46Y323        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    46.280 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1117/CO[3]
                         net (fo=1, routed)           0.000    46.280    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1117_n_0
    SLICE_X46Y324        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    46.334 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_940/CO[3]
                         net (fo=1, routed)           0.007    46.342    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_940_n_0
    SLICE_X46Y325        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    46.396 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_805/CO[3]
                         net (fo=1, routed)           0.000    46.396    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_805_n_0
    SLICE_X46Y326        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    46.450 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_680/CO[3]
                         net (fo=1, routed)           0.000    46.450    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_680_n_0
    SLICE_X46Y327        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    46.504 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_565/CO[3]
                         net (fo=1, routed)           0.000    46.504    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_565_n_0
    SLICE_X46Y328        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    46.558 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_460/CO[3]
                         net (fo=1, routed)           0.000    46.558    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_460_n_0
    SLICE_X46Y329        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    46.612 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_365/CO[3]
                         net (fo=1, routed)           0.000    46.612    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_365_n_0
    SLICE_X46Y330        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    46.666 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_280/CO[3]
                         net (fo=1, routed)           0.000    46.666    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_280_n_0
    SLICE_X46Y331        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    46.720 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_205/CO[3]
                         net (fo=1, routed)           0.000    46.720    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_205_n_0
    SLICE_X46Y332        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    46.774 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_140/CO[3]
                         net (fo=1, routed)           0.000    46.774    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_140_n_0
    SLICE_X46Y333        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    46.828 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_85/CO[3]
                         net (fo=1, routed)           0.000    46.828    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_85_n_0
    SLICE_X46Y334        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    46.882 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    46.882    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_41_n_0
    SLICE_X46Y335        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    46.936 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    46.936    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_16_n_0
    SLICE_X46Y336        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    47.012 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_8/CO[1]
                         net (fo=69, routed)          1.795    48.806    design_1_i/FREQ_counter_PSK/inst/FTW1[14]
    SLICE_X47Y320        LUT2 (Prop_lut2_I1_O)        0.124    48.930 r  design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1465/O
                         net (fo=1, routed)           0.000    48.930    design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1465_n_0
    SLICE_X47Y320        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    49.197 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1389/CO[3]
                         net (fo=1, routed)           0.000    49.197    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1389_n_0
    SLICE_X47Y321        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    49.250 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1300/CO[3]
                         net (fo=1, routed)           0.000    49.250    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1300_n_0
    SLICE_X47Y322        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    49.303 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1211/CO[3]
                         net (fo=1, routed)           0.000    49.303    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1211_n_0
    SLICE_X47Y323        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    49.356 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1122/CO[3]
                         net (fo=1, routed)           0.000    49.356    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1122_n_0
    SLICE_X47Y324        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    49.409 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_945/CO[3]
                         net (fo=1, routed)           0.007    49.417    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_945_n_0
    SLICE_X47Y325        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    49.470 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_810/CO[3]
                         net (fo=1, routed)           0.000    49.470    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_810_n_0
    SLICE_X47Y326        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    49.523 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_685/CO[3]
                         net (fo=1, routed)           0.000    49.523    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_685_n_0
    SLICE_X47Y327        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    49.576 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_570/CO[3]
                         net (fo=1, routed)           0.000    49.576    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_570_n_0
    SLICE_X47Y328        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    49.629 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_465/CO[3]
                         net (fo=1, routed)           0.000    49.629    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_465_n_0
    SLICE_X47Y329        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    49.682 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_370/CO[3]
                         net (fo=1, routed)           0.000    49.682    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_370_n_0
    SLICE_X47Y330        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    49.735 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_285/CO[3]
                         net (fo=1, routed)           0.000    49.735    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_285_n_0
    SLICE_X47Y331        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    49.788 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_210/CO[3]
                         net (fo=1, routed)           0.000    49.788    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_210_n_0
    SLICE_X47Y332        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    49.841 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_145/CO[3]
                         net (fo=1, routed)           0.000    49.841    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_145_n_0
    SLICE_X47Y333        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    49.894 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_90/CO[3]
                         net (fo=1, routed)           0.000    49.894    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_90_n_0
    SLICE_X47Y334        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    49.947 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    49.947    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_46_n_0
    SLICE_X47Y335        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    50.000 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_19/CO[3]
                         net (fo=1, routed)           0.000    50.000    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_19_n_0
    SLICE_X47Y336        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    50.077 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_9/CO[1]
                         net (fo=69, routed)          2.361    52.438    design_1_i/FREQ_counter_PSK/inst/FTW1[13]
    SLICE_X48Y318        LUT2 (Prop_lut2_I1_O)        0.122    52.560 r  design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1469/O
                         net (fo=1, routed)           0.000    52.560    design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1469_n_0
    SLICE_X48Y318        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    52.816 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1394/CO[3]
                         net (fo=1, routed)           0.000    52.816    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1394_n_0
    SLICE_X48Y319        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    52.870 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1305/CO[3]
                         net (fo=1, routed)           0.000    52.870    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1305_n_0
    SLICE_X48Y320        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    52.924 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1216/CO[3]
                         net (fo=1, routed)           0.000    52.924    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1216_n_0
    SLICE_X48Y321        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    52.978 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1127/CO[3]
                         net (fo=1, routed)           0.000    52.978    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1127_n_0
    SLICE_X48Y322        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    53.032 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_950/CO[3]
                         net (fo=1, routed)           0.000    53.032    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_950_n_0
    SLICE_X48Y323        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    53.086 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_815/CO[3]
                         net (fo=1, routed)           0.000    53.086    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_815_n_0
    SLICE_X48Y324        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    53.140 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_690/CO[3]
                         net (fo=1, routed)           0.007    53.147    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_690_n_0
    SLICE_X48Y325        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    53.201 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_575/CO[3]
                         net (fo=1, routed)           0.000    53.201    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_575_n_0
    SLICE_X48Y326        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    53.255 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_470/CO[3]
                         net (fo=1, routed)           0.000    53.255    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_470_n_0
    SLICE_X48Y327        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    53.309 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_375/CO[3]
                         net (fo=1, routed)           0.000    53.309    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_375_n_0
    SLICE_X48Y328        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    53.363 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_290/CO[3]
                         net (fo=1, routed)           0.000    53.363    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_290_n_0
    SLICE_X48Y329        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    53.417 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_215/CO[3]
                         net (fo=1, routed)           0.000    53.417    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_215_n_0
    SLICE_X48Y330        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    53.471 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_150/CO[3]
                         net (fo=1, routed)           0.000    53.471    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_150_n_0
    SLICE_X48Y331        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    53.525 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_95/CO[3]
                         net (fo=1, routed)           0.000    53.525    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_95_n_0
    SLICE_X48Y332        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    53.579 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    53.579    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_51_n_0
    SLICE_X48Y333        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    53.633 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_22/CO[3]
                         net (fo=1, routed)           0.000    53.633    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_22_n_0
    SLICE_X48Y334        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    53.709 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_10/CO[1]
                         net (fo=69, routed)          2.195    55.905    design_1_i/FREQ_counter_PSK/inst/FTW1[12]
    SLICE_X45Y317        LUT5 (Prop_lut5_I1_O)        0.124    56.029 r  design_1_i/FREQ_counter_PSK/inst/FTW[11]_i_306/O
                         net (fo=1, routed)           0.000    56.029    design_1_i/FREQ_counter_PSK/inst/FTW[11]_i_306_n_0
    SLICE_X45Y317        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    56.288 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_282/CO[3]
                         net (fo=1, routed)           0.000    56.288    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_282_n_0
    SLICE_X45Y318        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    56.341 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_262/CO[3]
                         net (fo=1, routed)           0.000    56.341    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_262_n_0
    SLICE_X45Y319        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    56.394 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_242/CO[3]
                         net (fo=1, routed)           0.000    56.394    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_242_n_0
    SLICE_X45Y320        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    56.447 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_222/CO[3]
                         net (fo=1, routed)           0.000    56.447    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_222_n_0
    SLICE_X45Y321        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    56.500 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_202/CO[3]
                         net (fo=1, routed)           0.000    56.500    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_202_n_0
    SLICE_X45Y322        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    56.553 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_182/CO[3]
                         net (fo=1, routed)           0.000    56.553    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_182_n_0
    SLICE_X45Y323        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    56.606 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_162/CO[3]
                         net (fo=1, routed)           0.000    56.606    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_162_n_0
    SLICE_X45Y324        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    56.659 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_142/CO[3]
                         net (fo=1, routed)           0.007    56.666    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_142_n_0
    SLICE_X45Y325        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    56.719 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_122/CO[3]
                         net (fo=1, routed)           0.000    56.719    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_122_n_0
    SLICE_X45Y326        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    56.772 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_102/CO[3]
                         net (fo=1, routed)           0.000    56.772    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_102_n_0
    SLICE_X45Y327        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    56.825 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_82/CO[3]
                         net (fo=1, routed)           0.000    56.825    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_82_n_0
    SLICE_X45Y328        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    56.878 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_62/CO[3]
                         net (fo=1, routed)           0.000    56.878    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_62_n_0
    SLICE_X45Y329        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    56.931 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_42/CO[3]
                         net (fo=1, routed)           0.000    56.931    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_42_n_0
    SLICE_X45Y330        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    56.984 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_22/CO[3]
                         net (fo=1, routed)           0.000    56.984    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_22_n_0
    SLICE_X45Y331        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    57.037 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    57.037    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_10_n_0
    SLICE_X45Y332        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    57.114 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_6/CO[1]
                         net (fo=69, routed)          2.625    59.739    design_1_i/FREQ_counter_PSK/inst/FTW1[11]
    SLICE_X43Y298        LUT5 (Prop_lut5_I1_O)        0.122    59.861 r  design_1_i/FREQ_counter_PSK/inst/FTW[11]_i_327/O
                         net (fo=1, routed)           0.000    59.861    design_1_i/FREQ_counter_PSK/inst/FTW[11]_i_327_n_0
    SLICE_X43Y298        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    60.054 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_307/CO[3]
                         net (fo=1, routed)           0.000    60.054    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_307_n_0
    SLICE_X43Y299        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    60.107 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_287/CO[3]
                         net (fo=1, routed)           0.001    60.108    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_287_n_0
    SLICE_X43Y300        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    60.161 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_267/CO[3]
                         net (fo=1, routed)           0.000    60.161    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_267_n_0
    SLICE_X43Y301        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    60.214 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_247/CO[3]
                         net (fo=1, routed)           0.000    60.214    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_247_n_0
    SLICE_X43Y302        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    60.267 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_227/CO[3]
                         net (fo=1, routed)           0.000    60.267    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_227_n_0
    SLICE_X43Y303        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    60.320 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_207/CO[3]
                         net (fo=1, routed)           0.000    60.320    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_207_n_0
    SLICE_X43Y304        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    60.373 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_187/CO[3]
                         net (fo=1, routed)           0.000    60.373    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_187_n_0
    SLICE_X43Y305        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    60.426 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_167/CO[3]
                         net (fo=1, routed)           0.000    60.426    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_167_n_0
    SLICE_X43Y306        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    60.479 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_147/CO[3]
                         net (fo=1, routed)           0.000    60.479    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_147_n_0
    SLICE_X43Y307        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    60.532 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_127/CO[3]
                         net (fo=1, routed)           0.000    60.532    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_127_n_0
    SLICE_X43Y308        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    60.585 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_107/CO[3]
                         net (fo=1, routed)           0.000    60.585    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_107_n_0
    SLICE_X43Y309        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    60.638 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_87/CO[3]
                         net (fo=1, routed)           0.000    60.638    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_87_n_0
    SLICE_X43Y310        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    60.691 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_67/CO[3]
                         net (fo=1, routed)           0.000    60.691    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_67_n_0
    SLICE_X43Y311        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    60.744 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_47/CO[3]
                         net (fo=1, routed)           0.000    60.744    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_47_n_0
    SLICE_X43Y312        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    60.797 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_27/CO[3]
                         net (fo=1, routed)           0.000    60.797    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_27_n_0
    SLICE_X43Y313        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    60.850 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.850    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_13_n_0
    SLICE_X43Y314        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    60.927 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_7/CO[1]
                         net (fo=69, routed)          1.994    62.920    design_1_i/FREQ_counter_PSK/inst/FTW1[10]
    SLICE_X44Y298        LUT2 (Prop_lut2_I1_O)        0.122    63.042 r  design_1_i/FREQ_counter_PSK/inst/FTW[11]_i_333/O
                         net (fo=1, routed)           0.000    63.042    design_1_i/FREQ_counter_PSK/inst/FTW[11]_i_333_n_0
    SLICE_X44Y298        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    63.309 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_312/CO[3]
                         net (fo=1, routed)           0.000    63.309    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_312_n_0
    SLICE_X44Y299        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    63.362 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_292/CO[3]
                         net (fo=1, routed)           0.001    63.363    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_292_n_0
    SLICE_X44Y300        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    63.416 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_272/CO[3]
                         net (fo=1, routed)           0.000    63.416    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_272_n_0
    SLICE_X44Y301        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    63.469 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_252/CO[3]
                         net (fo=1, routed)           0.000    63.469    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_252_n_0
    SLICE_X44Y302        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    63.522 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_232/CO[3]
                         net (fo=1, routed)           0.000    63.522    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_232_n_0
    SLICE_X44Y303        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    63.575 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_212/CO[3]
                         net (fo=1, routed)           0.000    63.575    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_212_n_0
    SLICE_X44Y304        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    63.628 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_192/CO[3]
                         net (fo=1, routed)           0.000    63.628    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_192_n_0
    SLICE_X44Y305        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    63.681 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_172/CO[3]
                         net (fo=1, routed)           0.000    63.681    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_172_n_0
    SLICE_X44Y306        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    63.734 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_152/CO[3]
                         net (fo=1, routed)           0.000    63.734    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_152_n_0
    SLICE_X44Y307        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    63.787 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_132/CO[3]
                         net (fo=1, routed)           0.000    63.787    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_132_n_0
    SLICE_X44Y308        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    63.840 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_112/CO[3]
                         net (fo=1, routed)           0.000    63.840    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_112_n_0
    SLICE_X44Y309        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    63.893 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_92/CO[3]
                         net (fo=1, routed)           0.000    63.893    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_92_n_0
    SLICE_X44Y310        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    63.946 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_72/CO[3]
                         net (fo=1, routed)           0.000    63.946    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_72_n_0
    SLICE_X44Y311        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    63.999 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_52/CO[3]
                         net (fo=1, routed)           0.000    63.999    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_52_n_0
    SLICE_X44Y312        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    64.052 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    64.052    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_32_n_0
    SLICE_X44Y313        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    64.105 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_16/CO[3]
                         net (fo=1, routed)           0.000    64.105    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_16_n_0
    SLICE_X44Y314        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    64.182 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_8/CO[1]
                         net (fo=69, routed)          1.943    66.125    design_1_i/FREQ_counter_PSK/inst/FTW1[9]
    SLICE_X47Y298        LUT2 (Prop_lut2_I1_O)        0.122    66.247 r  design_1_i/FREQ_counter_PSK/inst/FTW[11]_i_337/O
                         net (fo=1, routed)           0.000    66.247    design_1_i/FREQ_counter_PSK/inst/FTW[11]_i_337_n_0
    SLICE_X47Y298        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    66.514 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_317/CO[3]
                         net (fo=1, routed)           0.000    66.514    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_317_n_0
    SLICE_X47Y299        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    66.567 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_297/CO[3]
                         net (fo=1, routed)           0.001    66.568    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_297_n_0
    SLICE_X47Y300        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    66.621 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_277/CO[3]
                         net (fo=1, routed)           0.000    66.621    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_277_n_0
    SLICE_X47Y301        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    66.674 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_257/CO[3]
                         net (fo=1, routed)           0.000    66.674    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_257_n_0
    SLICE_X47Y302        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    66.727 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_237/CO[3]
                         net (fo=1, routed)           0.000    66.727    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_237_n_0
    SLICE_X47Y303        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    66.780 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_217/CO[3]
                         net (fo=1, routed)           0.000    66.780    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_217_n_0
    SLICE_X47Y304        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    66.833 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_197/CO[3]
                         net (fo=1, routed)           0.000    66.833    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_197_n_0
    SLICE_X47Y305        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    66.886 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_177/CO[3]
                         net (fo=1, routed)           0.000    66.886    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_177_n_0
    SLICE_X47Y306        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    66.939 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_157/CO[3]
                         net (fo=1, routed)           0.000    66.939    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_157_n_0
    SLICE_X47Y307        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    66.992 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_137/CO[3]
                         net (fo=1, routed)           0.000    66.992    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_137_n_0
    SLICE_X47Y308        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    67.045 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_117/CO[3]
                         net (fo=1, routed)           0.000    67.045    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_117_n_0
    SLICE_X47Y309        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    67.098 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_97/CO[3]
                         net (fo=1, routed)           0.000    67.098    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_97_n_0
    SLICE_X47Y310        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    67.151 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_77/CO[3]
                         net (fo=1, routed)           0.000    67.151    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_77_n_0
    SLICE_X47Y311        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    67.204 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_57/CO[3]
                         net (fo=1, routed)           0.000    67.204    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_57_n_0
    SLICE_X47Y312        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    67.257 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_37/CO[3]
                         net (fo=1, routed)           0.000    67.257    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_37_n_0
    SLICE_X47Y313        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    67.310 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    67.310    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_19_n_0
    SLICE_X47Y314        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    67.387 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_9/CO[1]
                         net (fo=69, routed)          1.821    69.207    design_1_i/FREQ_counter_PSK/inst/FTW1[8]
    SLICE_X46Y298        LUT2 (Prop_lut2_I1_O)        0.122    69.329 r  design_1_i/FREQ_counter_PSK/inst/FTW[7]_i_325/O
                         net (fo=1, routed)           0.000    69.329    design_1_i/FREQ_counter_PSK/inst/FTW[7]_i_325_n_0
    SLICE_X46Y298        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    69.585 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_302/CO[3]
                         net (fo=1, routed)           0.000    69.585    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_302_n_0
    SLICE_X46Y299        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    69.639 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_282/CO[3]
                         net (fo=1, routed)           0.001    69.640    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_282_n_0
    SLICE_X46Y300        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    69.694 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_262/CO[3]
                         net (fo=1, routed)           0.000    69.694    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_262_n_0
    SLICE_X46Y301        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    69.748 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_242/CO[3]
                         net (fo=1, routed)           0.000    69.748    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_242_n_0
    SLICE_X46Y302        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    69.802 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_222/CO[3]
                         net (fo=1, routed)           0.000    69.802    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_222_n_0
    SLICE_X46Y303        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    69.856 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_202/CO[3]
                         net (fo=1, routed)           0.000    69.856    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_202_n_0
    SLICE_X46Y304        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    69.910 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_182/CO[3]
                         net (fo=1, routed)           0.000    69.910    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_182_n_0
    SLICE_X46Y305        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    69.964 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_162/CO[3]
                         net (fo=1, routed)           0.000    69.964    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_162_n_0
    SLICE_X46Y306        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    70.018 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_142/CO[3]
                         net (fo=1, routed)           0.000    70.018    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_142_n_0
    SLICE_X46Y307        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    70.072 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_122/CO[3]
                         net (fo=1, routed)           0.000    70.072    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_122_n_0
    SLICE_X46Y308        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    70.126 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_102/CO[3]
                         net (fo=1, routed)           0.000    70.126    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_102_n_0
    SLICE_X46Y309        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    70.180 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_82/CO[3]
                         net (fo=1, routed)           0.000    70.180    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_82_n_0
    SLICE_X46Y310        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    70.234 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_62/CO[3]
                         net (fo=1, routed)           0.000    70.234    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_62_n_0
    SLICE_X46Y311        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    70.288 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_42/CO[3]
                         net (fo=1, routed)           0.000    70.288    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_42_n_0
    SLICE_X46Y312        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    70.342 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.000    70.342    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_22_n_0
    SLICE_X46Y313        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    70.396 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    70.396    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_10_n_0
    SLICE_X46Y314        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    70.472 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_6/CO[1]
                         net (fo=69, routed)          1.980    72.452    design_1_i/FREQ_counter_PSK/inst/FTW1[7]
    SLICE_X37Y300        LUT5 (Prop_lut5_I1_O)        0.124    72.576 r  design_1_i/FREQ_counter_PSK/inst/FTW[7]_i_327/O
                         net (fo=1, routed)           0.000    72.576    design_1_i/FREQ_counter_PSK/inst/FTW[7]_i_327_n_0
    SLICE_X37Y300        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    72.769 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_307/CO[3]
                         net (fo=1, routed)           0.000    72.769    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_307_n_0
    SLICE_X37Y301        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    72.822 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_287/CO[3]
                         net (fo=1, routed)           0.000    72.822    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_287_n_0
    SLICE_X37Y302        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    72.875 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_267/CO[3]
                         net (fo=1, routed)           0.000    72.875    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_267_n_0
    SLICE_X37Y303        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    72.928 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_247/CO[3]
                         net (fo=1, routed)           0.000    72.928    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_247_n_0
    SLICE_X37Y304        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    72.981 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_227/CO[3]
                         net (fo=1, routed)           0.000    72.981    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_227_n_0
    SLICE_X37Y305        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    73.034 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_207/CO[3]
                         net (fo=1, routed)           0.000    73.034    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_207_n_0
    SLICE_X37Y306        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    73.087 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_187/CO[3]
                         net (fo=1, routed)           0.000    73.087    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_187_n_0
    SLICE_X37Y307        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    73.140 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_167/CO[3]
                         net (fo=1, routed)           0.000    73.140    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_167_n_0
    SLICE_X37Y308        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    73.193 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_147/CO[3]
                         net (fo=1, routed)           0.000    73.193    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_147_n_0
    SLICE_X37Y309        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    73.246 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_127/CO[3]
                         net (fo=1, routed)           0.000    73.246    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_127_n_0
    SLICE_X37Y310        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    73.299 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_107/CO[3]
                         net (fo=1, routed)           0.000    73.299    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_107_n_0
    SLICE_X37Y311        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    73.352 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_87/CO[3]
                         net (fo=1, routed)           0.000    73.352    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_87_n_0
    SLICE_X37Y312        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    73.405 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_67/CO[3]
                         net (fo=1, routed)           0.000    73.405    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_67_n_0
    SLICE_X37Y313        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    73.458 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_47/CO[3]
                         net (fo=1, routed)           0.000    73.458    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_47_n_0
    SLICE_X37Y314        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    73.511 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_27/CO[3]
                         net (fo=1, routed)           0.000    73.511    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_27_n_0
    SLICE_X37Y315        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    73.564 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000    73.564    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_13_n_0
    SLICE_X37Y316        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    73.641 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_7/CO[1]
                         net (fo=69, routed)          1.989    75.630    design_1_i/FREQ_counter_PSK/inst/FTW1[6]
    SLICE_X36Y300        LUT2 (Prop_lut2_I1_O)        0.122    75.752 r  design_1_i/FREQ_counter_PSK/inst/FTW[7]_i_333/O
                         net (fo=1, routed)           0.000    75.752    design_1_i/FREQ_counter_PSK/inst/FTW[7]_i_333_n_0
    SLICE_X36Y300        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    76.008 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_312/CO[3]
                         net (fo=1, routed)           0.000    76.008    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_312_n_0
    SLICE_X36Y301        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    76.062 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_292/CO[3]
                         net (fo=1, routed)           0.000    76.062    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_292_n_0
    SLICE_X36Y302        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    76.116 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_272/CO[3]
                         net (fo=1, routed)           0.000    76.116    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_272_n_0
    SLICE_X36Y303        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    76.170 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_252/CO[3]
                         net (fo=1, routed)           0.000    76.170    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_252_n_0
    SLICE_X36Y304        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    76.224 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_232/CO[3]
                         net (fo=1, routed)           0.000    76.224    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_232_n_0
    SLICE_X36Y305        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    76.278 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_212/CO[3]
                         net (fo=1, routed)           0.000    76.278    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_212_n_0
    SLICE_X36Y306        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    76.332 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_192/CO[3]
                         net (fo=1, routed)           0.000    76.332    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_192_n_0
    SLICE_X36Y307        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    76.386 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_172/CO[3]
                         net (fo=1, routed)           0.000    76.386    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_172_n_0
    SLICE_X36Y308        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    76.440 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_152/CO[3]
                         net (fo=1, routed)           0.000    76.440    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_152_n_0
    SLICE_X36Y309        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    76.494 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_132/CO[3]
                         net (fo=1, routed)           0.000    76.494    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_132_n_0
    SLICE_X36Y310        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    76.548 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_112/CO[3]
                         net (fo=1, routed)           0.000    76.548    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_112_n_0
    SLICE_X36Y311        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    76.602 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_92/CO[3]
                         net (fo=1, routed)           0.000    76.602    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_92_n_0
    SLICE_X36Y312        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    76.656 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_72/CO[3]
                         net (fo=1, routed)           0.000    76.656    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_72_n_0
    SLICE_X36Y313        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    76.710 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_52/CO[3]
                         net (fo=1, routed)           0.000    76.710    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_52_n_0
    SLICE_X36Y314        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    76.764 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_32/CO[3]
                         net (fo=1, routed)           0.000    76.764    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_32_n_0
    SLICE_X36Y315        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    76.818 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    76.818    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_16_n_0
    SLICE_X36Y316        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    76.894 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_8/CO[1]
                         net (fo=69, routed)          2.173    79.067    design_1_i/FREQ_counter_PSK/inst/FTW1[5]
    SLICE_X33Y300        LUT2 (Prop_lut2_I1_O)        0.124    79.191 r  design_1_i/FREQ_counter_PSK/inst/FTW[7]_i_337/O
                         net (fo=1, routed)           0.000    79.191    design_1_i/FREQ_counter_PSK/inst/FTW[7]_i_337_n_0
    SLICE_X33Y300        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    79.458 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_317/CO[3]
                         net (fo=1, routed)           0.000    79.458    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_317_n_0
    SLICE_X33Y301        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    79.511 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_297/CO[3]
                         net (fo=1, routed)           0.000    79.511    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_297_n_0
    SLICE_X33Y302        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    79.564 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_277/CO[3]
                         net (fo=1, routed)           0.000    79.564    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_277_n_0
    SLICE_X33Y303        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    79.617 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_257/CO[3]
                         net (fo=1, routed)           0.000    79.617    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_257_n_0
    SLICE_X33Y304        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    79.670 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_237/CO[3]
                         net (fo=1, routed)           0.000    79.670    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_237_n_0
    SLICE_X33Y305        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    79.723 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_217/CO[3]
                         net (fo=1, routed)           0.000    79.723    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_217_n_0
    SLICE_X33Y306        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    79.776 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_197/CO[3]
                         net (fo=1, routed)           0.000    79.776    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_197_n_0
    SLICE_X33Y307        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    79.829 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_177/CO[3]
                         net (fo=1, routed)           0.000    79.829    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_177_n_0
    SLICE_X33Y308        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    79.882 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_157/CO[3]
                         net (fo=1, routed)           0.000    79.882    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_157_n_0
    SLICE_X33Y309        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    79.935 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_137/CO[3]
                         net (fo=1, routed)           0.000    79.935    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_137_n_0
    SLICE_X33Y310        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    79.988 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_117/CO[3]
                         net (fo=1, routed)           0.000    79.988    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_117_n_0
    SLICE_X33Y311        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    80.041 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_97/CO[3]
                         net (fo=1, routed)           0.000    80.041    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_97_n_0
    SLICE_X33Y312        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    80.094 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_77/CO[3]
                         net (fo=1, routed)           0.000    80.094    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_77_n_0
    SLICE_X33Y313        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    80.147 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_57/CO[3]
                         net (fo=1, routed)           0.000    80.147    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_57_n_0
    SLICE_X33Y314        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    80.200 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_37/CO[3]
                         net (fo=1, routed)           0.000    80.200    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_37_n_0
    SLICE_X33Y315        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    80.253 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.253    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_19_n_0
    SLICE_X33Y316        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    80.330 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_9/CO[1]
                         net (fo=69, routed)          2.311    82.641    design_1_i/FREQ_counter_PSK/inst/FTW1[4]
    SLICE_X27Y300        LUT5 (Prop_lut5_I1_O)        0.122    82.763 r  design_1_i/FREQ_counter_PSK/inst/FTW[3]_i_323/O
                         net (fo=1, routed)           0.000    82.763    design_1_i/FREQ_counter_PSK/inst/FTW[3]_i_323_n_0
    SLICE_X27Y300        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    82.956 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_302/CO[3]
                         net (fo=1, routed)           0.000    82.956    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_302_n_0
    SLICE_X27Y301        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    83.009 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_282/CO[3]
                         net (fo=1, routed)           0.000    83.009    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_282_n_0
    SLICE_X27Y302        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    83.062 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_262/CO[3]
                         net (fo=1, routed)           0.000    83.062    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_262_n_0
    SLICE_X27Y303        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    83.115 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_242/CO[3]
                         net (fo=1, routed)           0.000    83.115    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_242_n_0
    SLICE_X27Y304        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    83.168 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_222/CO[3]
                         net (fo=1, routed)           0.000    83.168    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_222_n_0
    SLICE_X27Y305        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    83.221 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_202/CO[3]
                         net (fo=1, routed)           0.000    83.221    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_202_n_0
    SLICE_X27Y306        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    83.274 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_182/CO[3]
                         net (fo=1, routed)           0.000    83.274    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_182_n_0
    SLICE_X27Y307        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    83.327 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_162/CO[3]
                         net (fo=1, routed)           0.000    83.327    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_162_n_0
    SLICE_X27Y308        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    83.380 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    83.380    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_142_n_0
    SLICE_X27Y309        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    83.433 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_122/CO[3]
                         net (fo=1, routed)           0.000    83.433    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_122_n_0
    SLICE_X27Y310        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    83.486 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000    83.486    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_102_n_0
    SLICE_X27Y311        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    83.539 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_82/CO[3]
                         net (fo=1, routed)           0.000    83.539    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_82_n_0
    SLICE_X27Y312        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    83.592 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    83.592    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_62_n_0
    SLICE_X27Y313        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    83.645 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_42/CO[3]
                         net (fo=1, routed)           0.000    83.645    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_42_n_0
    SLICE_X27Y314        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    83.698 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.000    83.698    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_22_n_0
    SLICE_X27Y315        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    83.751 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    83.751    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_11_n_0
    SLICE_X27Y316        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    83.828 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_7/CO[1]
                         net (fo=69, routed)          2.134    85.962    design_1_i/FREQ_counter_PSK/inst/FTW1[3]
    SLICE_X28Y300        LUT5 (Prop_lut5_I1_O)        0.122    86.084 r  design_1_i/FREQ_counter_PSK/inst/FTW[3]_i_327/O
                         net (fo=1, routed)           0.000    86.084    design_1_i/FREQ_counter_PSK/inst/FTW[3]_i_327_n_0
    SLICE_X28Y300        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    86.277 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_307/CO[3]
                         net (fo=1, routed)           0.000    86.277    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_307_n_0
    SLICE_X28Y301        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    86.330 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_287/CO[3]
                         net (fo=1, routed)           0.000    86.330    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_287_n_0
    SLICE_X28Y302        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    86.383 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_267/CO[3]
                         net (fo=1, routed)           0.000    86.383    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_267_n_0
    SLICE_X28Y303        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    86.436 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_247/CO[3]
                         net (fo=1, routed)           0.000    86.436    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_247_n_0
    SLICE_X28Y304        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    86.489 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_227/CO[3]
                         net (fo=1, routed)           0.000    86.489    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_227_n_0
    SLICE_X28Y305        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    86.542 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_207/CO[3]
                         net (fo=1, routed)           0.000    86.542    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_207_n_0
    SLICE_X28Y306        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    86.595 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_187/CO[3]
                         net (fo=1, routed)           0.000    86.595    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_187_n_0
    SLICE_X28Y307        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    86.648 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_167/CO[3]
                         net (fo=1, routed)           0.000    86.648    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_167_n_0
    SLICE_X28Y308        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    86.701 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_147/CO[3]
                         net (fo=1, routed)           0.000    86.701    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_147_n_0
    SLICE_X28Y309        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    86.754 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_127/CO[3]
                         net (fo=1, routed)           0.000    86.754    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_127_n_0
    SLICE_X28Y310        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    86.807 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_107/CO[3]
                         net (fo=1, routed)           0.000    86.807    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_107_n_0
    SLICE_X28Y311        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    86.860 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_87/CO[3]
                         net (fo=1, routed)           0.000    86.860    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_87_n_0
    SLICE_X28Y312        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    86.913 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    86.913    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_67_n_0
    SLICE_X28Y313        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    86.966 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    86.966    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_47_n_0
    SLICE_X28Y314        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    87.019 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_27/CO[3]
                         net (fo=1, routed)           0.000    87.019    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_27_n_0
    SLICE_X28Y315        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    87.072 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    87.072    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_14_n_0
    SLICE_X28Y316        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    87.149 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_8/CO[1]
                         net (fo=69, routed)          1.981    89.130    design_1_i/FREQ_counter_PSK/inst/FTW1[2]
    SLICE_X29Y300        LUT5 (Prop_lut5_I1_O)        0.122    89.252 r  design_1_i/FREQ_counter_PSK/inst/FTW[3]_i_331/O
                         net (fo=1, routed)           0.000    89.252    design_1_i/FREQ_counter_PSK/inst/FTW[3]_i_331_n_0
    SLICE_X29Y300        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    89.445 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_312/CO[3]
                         net (fo=1, routed)           0.000    89.445    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_312_n_0
    SLICE_X29Y301        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    89.498 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_292/CO[3]
                         net (fo=1, routed)           0.000    89.498    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_292_n_0
    SLICE_X29Y302        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    89.551 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_272/CO[3]
                         net (fo=1, routed)           0.000    89.551    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_272_n_0
    SLICE_X29Y303        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    89.604 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_252/CO[3]
                         net (fo=1, routed)           0.000    89.604    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_252_n_0
    SLICE_X29Y304        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    89.657 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_232/CO[3]
                         net (fo=1, routed)           0.000    89.657    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_232_n_0
    SLICE_X29Y305        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    89.710 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_212/CO[3]
                         net (fo=1, routed)           0.000    89.710    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_212_n_0
    SLICE_X29Y306        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    89.763 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_192/CO[3]
                         net (fo=1, routed)           0.000    89.763    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_192_n_0
    SLICE_X29Y307        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    89.816 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_172/CO[3]
                         net (fo=1, routed)           0.000    89.816    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_172_n_0
    SLICE_X29Y308        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    89.869 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_152/CO[3]
                         net (fo=1, routed)           0.000    89.869    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_152_n_0
    SLICE_X29Y309        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    89.922 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_132/CO[3]
                         net (fo=1, routed)           0.000    89.922    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_132_n_0
    SLICE_X29Y310        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    89.975 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_112/CO[3]
                         net (fo=1, routed)           0.000    89.975    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_112_n_0
    SLICE_X29Y311        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    90.028 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    90.028    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_92_n_0
    SLICE_X29Y312        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    90.081 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_72/CO[3]
                         net (fo=1, routed)           0.000    90.081    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_72_n_0
    SLICE_X29Y313        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    90.134 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    90.134    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_52_n_0
    SLICE_X29Y314        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    90.187 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_32/CO[3]
                         net (fo=1, routed)           0.000    90.187    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_32_n_0
    SLICE_X29Y315        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    90.240 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    90.240    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_17_n_0
    SLICE_X29Y316        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    90.317 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_9/CO[1]
                         net (fo=69, routed)          1.974    92.291    design_1_i/FREQ_counter_PSK/inst/FTW1[1]
    SLICE_X30Y300        LUT5 (Prop_lut5_I1_O)        0.122    92.413 r  design_1_i/FREQ_counter_PSK/inst/FTW[3]_i_337/O
                         net (fo=1, routed)           0.000    92.413    design_1_i/FREQ_counter_PSK/inst/FTW[3]_i_337_n_0
    SLICE_X30Y300        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    92.669 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_317/CO[3]
                         net (fo=1, routed)           0.000    92.669    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_317_n_0
    SLICE_X30Y301        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    92.723 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_297/CO[3]
                         net (fo=1, routed)           0.000    92.723    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_297_n_0
    SLICE_X30Y302        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    92.777 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_277/CO[3]
                         net (fo=1, routed)           0.000    92.777    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_277_n_0
    SLICE_X30Y303        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    92.831 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_257/CO[3]
                         net (fo=1, routed)           0.000    92.831    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_257_n_0
    SLICE_X30Y304        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    92.885 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_237/CO[3]
                         net (fo=1, routed)           0.000    92.885    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_237_n_0
    SLICE_X30Y305        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    92.939 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_217/CO[3]
                         net (fo=1, routed)           0.000    92.939    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_217_n_0
    SLICE_X30Y306        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    92.993 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_197/CO[3]
                         net (fo=1, routed)           0.000    92.993    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_197_n_0
    SLICE_X30Y307        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    93.047 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_177/CO[3]
                         net (fo=1, routed)           0.000    93.047    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_177_n_0
    SLICE_X30Y308        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    93.101 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_157/CO[3]
                         net (fo=1, routed)           0.000    93.101    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_157_n_0
    SLICE_X30Y309        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    93.155 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_137/CO[3]
                         net (fo=1, routed)           0.000    93.155    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_137_n_0
    SLICE_X30Y310        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    93.209 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.209    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_117_n_0
    SLICE_X30Y311        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    93.263 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_97/CO[3]
                         net (fo=1, routed)           0.000    93.263    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_97_n_0
    SLICE_X30Y312        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    93.317 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_77/CO[3]
                         net (fo=1, routed)           0.000    93.317    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_77_n_0
    SLICE_X30Y313        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    93.371 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    93.371    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_57_n_0
    SLICE_X30Y314        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    93.425 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_37/CO[3]
                         net (fo=1, routed)           0.000    93.425    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_37_n_0
    SLICE_X30Y315        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    93.479 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    93.479    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_20_n_0
    SLICE_X30Y316        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    93.612 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_10/CO[0]
                         net (fo=1, routed)           0.732    94.344    design_1_i/FREQ_counter_PSK/inst/FTW1[0]
    SLICE_X40Y304        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.387    94.731 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    94.731    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_1_n_0
    SLICE_X40Y305        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    94.784 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    94.784    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_1_n_0
    SLICE_X40Y306        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    94.837 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    94.837    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_1_n_0
    SLICE_X40Y307        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    94.948 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_2/O[0]
                         net (fo=1, routed)           0.000    94.948    design_1_i/FREQ_counter_PSK/inst/p_2_in[12]
    SLICE_X40Y307        FDRE                                         r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241     1.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     1.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       1.495     2.819    design_1_i/FREQ_counter_PSK/inst/sys_clk
    SLICE_X40Y307        FDRE                                         r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[12]/C

Slack:                    inf
  Source:                 design_1_i/FREQ_counter_PSK/inst/sys_count_out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/FREQ_counter_PSK/inst/FTW_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        94.947ns  (logic 36.009ns (37.925%)  route 58.938ns (62.075%))
  Logic Levels:           510  (CARRY4=480 FDRE=1 LUT1=1 LUT2=17 LUT3=1 LUT5=10)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y301        FDRE                         0.000     0.000 r  design_1_i/FREQ_counter_PSK/inst/sys_count_out_reg[0]/C
    SLICE_X40Y301        FDRE (Prop_fdre_C_Q)         0.228     0.228 f  design_1_i/FREQ_counter_PSK/inst/sys_count_out_reg[0]/Q
                         net (fo=57, routed)          0.790     1.018    design_1_i/FREQ_counter_PSK/inst/Q[0]
    SLICE_X33Y299        LUT1 (Prop_lut1_I0_O)        0.043     1.061 r  design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1470/O
                         net (fo=1, routed)           0.285     1.346    design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1470_n_0
    SLICE_X35Y299        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287     1.633 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1407/CO[3]
                         net (fo=1, routed)           0.001     1.634    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1407_n_0
    SLICE_X35Y300        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.687 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1321/CO[3]
                         net (fo=1, routed)           0.000     1.687    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1321_n_0
    SLICE_X35Y301        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.740 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1232/CO[3]
                         net (fo=1, routed)           0.000     1.740    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1232_n_0
    SLICE_X35Y302        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.793 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1143/CO[3]
                         net (fo=1, routed)           0.000     1.793    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1143_n_0
    SLICE_X35Y303        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.846 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_966/CO[3]
                         net (fo=1, routed)           0.000     1.846    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_966_n_0
    SLICE_X35Y304        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     2.012 f  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_831/O[1]
                         net (fo=29, routed)          2.517     4.529    design_1_i/FREQ_counter_PSK/inst/FTW3[22]
    SLICE_X26Y324        LUT3 (Prop_lut3_I2_O)        0.123     4.652 r  design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1106/O
                         net (fo=1, routed)           0.000     4.652    design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1106_n_0
    SLICE_X26Y324        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183     4.835 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_930/CO[3]
                         net (fo=1, routed)           0.007     4.842    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_930_n_0
    SLICE_X26Y325        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.896 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_925/CO[3]
                         net (fo=1, routed)           0.000     4.896    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_925_n_0
    SLICE_X26Y326        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.950 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_920/CO[3]
                         net (fo=1, routed)           0.000     4.950    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_920_n_0
    SLICE_X26Y327        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.004 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_915/CO[3]
                         net (fo=1, routed)           0.000     5.004    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_915_n_0
    SLICE_X26Y328        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.058 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_910/CO[3]
                         net (fo=1, routed)           0.000     5.058    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_910_n_0
    SLICE_X26Y329        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.112 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_905/CO[3]
                         net (fo=1, routed)           0.000     5.112    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_905_n_0
    SLICE_X26Y330        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.166 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_900/CO[3]
                         net (fo=1, routed)           0.000     5.166    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_900_n_0
    SLICE_X26Y331        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.220 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_895/CO[3]
                         net (fo=1, routed)           0.000     5.220    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_895_n_0
    SLICE_X26Y332        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.274 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_890/CO[3]
                         net (fo=1, routed)           0.000     5.274    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_890_n_0
    SLICE_X26Y333        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.328 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_885/CO[3]
                         net (fo=1, routed)           0.000     5.328    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_885_n_0
    SLICE_X26Y334        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.382 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_882/CO[3]
                         net (fo=1, routed)           0.000     5.382    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_882_n_0
    SLICE_X26Y335        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     5.515 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_881/CO[0]
                         net (fo=68, routed)          1.898     7.413    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_881_n_3
    SLICE_X27Y319        LUT5 (Prop_lut5_I1_O)        0.128     7.541 r  design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1448/O
                         net (fo=1, routed)           0.000     7.541    design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1448_n_0
    SLICE_X27Y319        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     7.734 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1366/CO[3]
                         net (fo=1, routed)           0.000     7.734    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1366_n_0
    SLICE_X27Y320        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.787 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1277/CO[3]
                         net (fo=1, routed)           0.000     7.787    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1277_n_0
    SLICE_X27Y321        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.840 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1188/CO[3]
                         net (fo=1, routed)           0.000     7.840    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1188_n_0
    SLICE_X27Y322        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.893 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1011/CO[3]
                         net (fo=1, routed)           0.000     7.893    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1011_n_0
    SLICE_X27Y323        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.946 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_876/CO[3]
                         net (fo=1, routed)           0.000     7.946    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_876_n_0
    SLICE_X27Y324        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.999 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_800/CO[3]
                         net (fo=1, routed)           0.007     8.006    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_800_n_0
    SLICE_X27Y325        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.059 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_795/CO[3]
                         net (fo=1, routed)           0.000     8.059    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_795_n_0
    SLICE_X27Y326        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.112 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_790/CO[3]
                         net (fo=1, routed)           0.000     8.112    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_790_n_0
    SLICE_X27Y327        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.165 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_785/CO[3]
                         net (fo=1, routed)           0.000     8.165    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_785_n_0
    SLICE_X27Y328        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.218 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_780/CO[3]
                         net (fo=1, routed)           0.000     8.218    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_780_n_0
    SLICE_X27Y329        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.271 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_775/CO[3]
                         net (fo=1, routed)           0.000     8.271    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_775_n_0
    SLICE_X27Y330        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.324 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_770/CO[3]
                         net (fo=1, routed)           0.000     8.324    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_770_n_0
    SLICE_X27Y331        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.377 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_765/CO[3]
                         net (fo=1, routed)           0.000     8.377    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_765_n_0
    SLICE_X27Y332        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.430 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_760/CO[3]
                         net (fo=1, routed)           0.000     8.430    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_760_n_0
    SLICE_X27Y333        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.483 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_755/CO[3]
                         net (fo=1, routed)           0.000     8.483    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_755_n_0
    SLICE_X27Y334        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.536 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_752/CO[3]
                         net (fo=1, routed)           0.000     8.536    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_752_n_0
    SLICE_X27Y335        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     8.613 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_751/CO[1]
                         net (fo=67, routed)          2.012    10.625    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_751_n_2
    SLICE_X28Y319        LUT2 (Prop_lut2_I1_O)        0.122    10.747 r  design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1446/O
                         net (fo=1, routed)           0.000    10.747    design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1446_n_0
    SLICE_X28Y319        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    11.014 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1361/CO[3]
                         net (fo=1, routed)           0.000    11.014    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1361_n_0
    SLICE_X28Y320        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.067 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1272/CO[3]
                         net (fo=1, routed)           0.000    11.067    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1272_n_0
    SLICE_X28Y321        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.120 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1183/CO[3]
                         net (fo=1, routed)           0.000    11.120    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1183_n_0
    SLICE_X28Y322        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.173 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1006/CO[3]
                         net (fo=1, routed)           0.000    11.173    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1006_n_0
    SLICE_X28Y323        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.226 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_871/CO[3]
                         net (fo=1, routed)           0.000    11.226    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_871_n_0
    SLICE_X28Y324        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.279 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_746/CO[3]
                         net (fo=1, routed)           0.007    11.286    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_746_n_0
    SLICE_X28Y325        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.339 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_675/CO[3]
                         net (fo=1, routed)           0.000    11.339    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_675_n_0
    SLICE_X28Y326        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.392 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_670/CO[3]
                         net (fo=1, routed)           0.000    11.392    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_670_n_0
    SLICE_X28Y327        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.445 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_665/CO[3]
                         net (fo=1, routed)           0.000    11.445    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_665_n_0
    SLICE_X28Y328        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.498 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_660/CO[3]
                         net (fo=1, routed)           0.000    11.498    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_660_n_0
    SLICE_X28Y329        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.551 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_655/CO[3]
                         net (fo=1, routed)           0.000    11.551    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_655_n_0
    SLICE_X28Y330        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.604 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_650/CO[3]
                         net (fo=1, routed)           0.000    11.604    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_650_n_0
    SLICE_X28Y331        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.657 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_645/CO[3]
                         net (fo=1, routed)           0.000    11.657    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_645_n_0
    SLICE_X28Y332        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.710 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_640/CO[3]
                         net (fo=1, routed)           0.000    11.710    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_640_n_0
    SLICE_X28Y333        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.763 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_635/CO[3]
                         net (fo=1, routed)           0.000    11.763    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_635_n_0
    SLICE_X28Y334        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.816 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_632/CO[3]
                         net (fo=1, routed)           0.000    11.816    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_632_n_0
    SLICE_X28Y335        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    11.893 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_631/CO[1]
                         net (fo=68, routed)          1.987    13.880    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_631_n_2
    SLICE_X29Y319        LUT2 (Prop_lut2_I1_O)        0.122    14.002 r  design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1443/O
                         net (fo=1, routed)           0.000    14.002    design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1443_n_0
    SLICE_X29Y319        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    14.269 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1356/CO[3]
                         net (fo=1, routed)           0.000    14.269    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1356_n_0
    SLICE_X29Y320        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.322 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1267/CO[3]
                         net (fo=1, routed)           0.000    14.322    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1267_n_0
    SLICE_X29Y321        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.375 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1178/CO[3]
                         net (fo=1, routed)           0.000    14.375    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1178_n_0
    SLICE_X29Y322        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.428 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1001/CO[3]
                         net (fo=1, routed)           0.000    14.428    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1001_n_0
    SLICE_X29Y323        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.481 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_866/CO[3]
                         net (fo=1, routed)           0.000    14.481    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_866_n_0
    SLICE_X29Y324        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.534 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_741/CO[3]
                         net (fo=1, routed)           0.007    14.541    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_741_n_0
    SLICE_X29Y325        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.594 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_626/CO[3]
                         net (fo=1, routed)           0.000    14.594    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_626_n_0
    SLICE_X29Y326        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.647 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_560/CO[3]
                         net (fo=1, routed)           0.000    14.647    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_560_n_0
    SLICE_X29Y327        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.700 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_555/CO[3]
                         net (fo=1, routed)           0.000    14.700    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_555_n_0
    SLICE_X29Y328        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.753 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_550/CO[3]
                         net (fo=1, routed)           0.000    14.753    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_550_n_0
    SLICE_X29Y329        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.806 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_545/CO[3]
                         net (fo=1, routed)           0.000    14.806    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_545_n_0
    SLICE_X29Y330        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.859 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_540/CO[3]
                         net (fo=1, routed)           0.000    14.859    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_540_n_0
    SLICE_X29Y331        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.912 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_535/CO[3]
                         net (fo=1, routed)           0.000    14.912    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_535_n_0
    SLICE_X29Y332        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.965 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_530/CO[3]
                         net (fo=1, routed)           0.000    14.965    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_530_n_0
    SLICE_X29Y333        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.018 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_525/CO[3]
                         net (fo=1, routed)           0.000    15.018    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_525_n_0
    SLICE_X29Y334        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.071 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_522/CO[3]
                         net (fo=1, routed)           0.000    15.071    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_522_n_0
    SLICE_X29Y335        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    15.148 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_521/CO[1]
                         net (fo=68, routed)          1.992    17.140    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_521_n_2
    SLICE_X31Y319        LUT2 (Prop_lut2_I1_O)        0.122    17.262 r  design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1439/O
                         net (fo=1, routed)           0.000    17.262    design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1439_n_0
    SLICE_X31Y319        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    17.529 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1351/CO[3]
                         net (fo=1, routed)           0.000    17.529    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1351_n_0
    SLICE_X31Y320        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.582 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1262/CO[3]
                         net (fo=1, routed)           0.000    17.582    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1262_n_0
    SLICE_X31Y321        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.635 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1173/CO[3]
                         net (fo=1, routed)           0.000    17.635    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1173_n_0
    SLICE_X31Y322        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.688 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_996/CO[3]
                         net (fo=1, routed)           0.000    17.688    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_996_n_0
    SLICE_X31Y323        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.741 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_861/CO[3]
                         net (fo=1, routed)           0.000    17.741    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_861_n_0
    SLICE_X31Y324        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.794 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_736/CO[3]
                         net (fo=1, routed)           0.007    17.802    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_736_n_0
    SLICE_X31Y325        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.855 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_621/CO[3]
                         net (fo=1, routed)           0.000    17.855    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_621_n_0
    SLICE_X31Y326        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.908 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_516/CO[3]
                         net (fo=1, routed)           0.000    17.908    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_516_n_0
    SLICE_X31Y327        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.961 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_455/CO[3]
                         net (fo=1, routed)           0.000    17.961    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_455_n_0
    SLICE_X31Y328        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.014 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_450/CO[3]
                         net (fo=1, routed)           0.000    18.014    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_450_n_0
    SLICE_X31Y329        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.067 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_445/CO[3]
                         net (fo=1, routed)           0.000    18.067    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_445_n_0
    SLICE_X31Y330        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.120 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_440/CO[3]
                         net (fo=1, routed)           0.000    18.120    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_440_n_0
    SLICE_X31Y331        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.173 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_435/CO[3]
                         net (fo=1, routed)           0.000    18.173    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_435_n_0
    SLICE_X31Y332        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.226 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_430/CO[3]
                         net (fo=1, routed)           0.000    18.226    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_430_n_0
    SLICE_X31Y333        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.279 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_425/CO[3]
                         net (fo=1, routed)           0.000    18.279    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_425_n_0
    SLICE_X31Y334        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.332 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_422/CO[3]
                         net (fo=1, routed)           0.000    18.332    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_422_n_0
    SLICE_X31Y335        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    18.409 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_421/CO[1]
                         net (fo=68, routed)          2.128    20.537    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_421_n_2
    SLICE_X32Y319        LUT2 (Prop_lut2_I1_O)        0.122    20.659 r  design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1435/O
                         net (fo=1, routed)           0.000    20.659    design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1435_n_0
    SLICE_X32Y319        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    20.915 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1346/CO[3]
                         net (fo=1, routed)           0.000    20.915    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1346_n_0
    SLICE_X32Y320        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.969 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1257/CO[3]
                         net (fo=1, routed)           0.000    20.969    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1257_n_0
    SLICE_X32Y321        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.023 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1168/CO[3]
                         net (fo=1, routed)           0.000    21.023    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1168_n_0
    SLICE_X32Y322        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.077 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_991/CO[3]
                         net (fo=1, routed)           0.000    21.077    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_991_n_0
    SLICE_X32Y323        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.131 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_856/CO[3]
                         net (fo=1, routed)           0.000    21.131    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_856_n_0
    SLICE_X32Y324        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.185 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_731/CO[3]
                         net (fo=1, routed)           0.007    21.192    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_731_n_0
    SLICE_X32Y325        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.246 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_616/CO[3]
                         net (fo=1, routed)           0.000    21.246    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_616_n_0
    SLICE_X32Y326        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.300 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_511/CO[3]
                         net (fo=1, routed)           0.000    21.300    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_511_n_0
    SLICE_X32Y327        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.354 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_416/CO[3]
                         net (fo=1, routed)           0.000    21.354    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_416_n_0
    SLICE_X32Y328        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.408 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_360/CO[3]
                         net (fo=1, routed)           0.000    21.408    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_360_n_0
    SLICE_X32Y329        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.462 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_355/CO[3]
                         net (fo=1, routed)           0.000    21.462    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_355_n_0
    SLICE_X32Y330        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.516 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_350/CO[3]
                         net (fo=1, routed)           0.000    21.516    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_350_n_0
    SLICE_X32Y331        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.570 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_345/CO[3]
                         net (fo=1, routed)           0.000    21.570    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_345_n_0
    SLICE_X32Y332        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.624 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_340/CO[3]
                         net (fo=1, routed)           0.000    21.624    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_340_n_0
    SLICE_X32Y333        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.678 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_335/CO[3]
                         net (fo=1, routed)           0.000    21.678    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_335_n_0
    SLICE_X32Y334        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.732 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_332/CO[3]
                         net (fo=1, routed)           0.000    21.732    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_332_n_0
    SLICE_X32Y335        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    21.808 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_331/CO[1]
                         net (fo=68, routed)          2.003    23.811    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_331_n_2
    SLICE_X33Y319        LUT5 (Prop_lut5_I1_O)        0.124    23.935 r  design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1429/O
                         net (fo=1, routed)           0.000    23.935    design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1429_n_0
    SLICE_X33Y319        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    24.128 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1341/CO[3]
                         net (fo=1, routed)           0.000    24.128    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1341_n_0
    SLICE_X33Y320        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.181 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1252/CO[3]
                         net (fo=1, routed)           0.000    24.181    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1252_n_0
    SLICE_X33Y321        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.234 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1163/CO[3]
                         net (fo=1, routed)           0.000    24.234    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1163_n_0
    SLICE_X33Y322        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.287 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_986/CO[3]
                         net (fo=1, routed)           0.000    24.287    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_986_n_0
    SLICE_X33Y323        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.340 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_851/CO[3]
                         net (fo=1, routed)           0.000    24.340    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_851_n_0
    SLICE_X33Y324        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.393 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_726/CO[3]
                         net (fo=1, routed)           0.007    24.401    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_726_n_0
    SLICE_X33Y325        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.454 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_611/CO[3]
                         net (fo=1, routed)           0.000    24.454    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_611_n_0
    SLICE_X33Y326        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.507 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_506/CO[3]
                         net (fo=1, routed)           0.000    24.507    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_506_n_0
    SLICE_X33Y327        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.560 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_411/CO[3]
                         net (fo=1, routed)           0.000    24.560    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_411_n_0
    SLICE_X33Y328        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.613 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_326/CO[3]
                         net (fo=1, routed)           0.000    24.613    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_326_n_0
    SLICE_X33Y329        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.666 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_275/CO[3]
                         net (fo=1, routed)           0.000    24.666    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_275_n_0
    SLICE_X33Y330        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.719 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_270/CO[3]
                         net (fo=1, routed)           0.000    24.719    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_270_n_0
    SLICE_X33Y331        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.772 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_265/CO[3]
                         net (fo=1, routed)           0.000    24.772    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_265_n_0
    SLICE_X33Y332        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.825 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_260/CO[3]
                         net (fo=1, routed)           0.000    24.825    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_260_n_0
    SLICE_X33Y333        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.878 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_255/CO[3]
                         net (fo=1, routed)           0.000    24.878    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_255_n_0
    SLICE_X33Y334        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.931 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_252/CO[3]
                         net (fo=1, routed)           0.000    24.931    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_252_n_0
    SLICE_X33Y335        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    25.008 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_251/CO[1]
                         net (fo=68, routed)          1.996    27.004    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_251_n_2
    SLICE_X34Y319        LUT2 (Prop_lut2_I1_O)        0.122    27.126 r  design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1427/O
                         net (fo=1, routed)           0.000    27.126    design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1427_n_0
    SLICE_X34Y319        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    27.382 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1336/CO[3]
                         net (fo=1, routed)           0.000    27.382    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1336_n_0
    SLICE_X34Y320        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.436 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1247/CO[3]
                         net (fo=1, routed)           0.000    27.436    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1247_n_0
    SLICE_X34Y321        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.490 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1158/CO[3]
                         net (fo=1, routed)           0.000    27.490    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1158_n_0
    SLICE_X34Y322        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.544 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_981/CO[3]
                         net (fo=1, routed)           0.000    27.544    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_981_n_0
    SLICE_X34Y323        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.598 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_846/CO[3]
                         net (fo=1, routed)           0.000    27.598    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_846_n_0
    SLICE_X34Y324        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.652 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_721/CO[3]
                         net (fo=1, routed)           0.007    27.659    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_721_n_0
    SLICE_X34Y325        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.713 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_606/CO[3]
                         net (fo=1, routed)           0.000    27.713    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_606_n_0
    SLICE_X34Y326        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.767 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_501/CO[3]
                         net (fo=1, routed)           0.000    27.767    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_501_n_0
    SLICE_X34Y327        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.821 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_406/CO[3]
                         net (fo=1, routed)           0.000    27.821    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_406_n_0
    SLICE_X34Y328        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.875 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_321/CO[3]
                         net (fo=1, routed)           0.000    27.875    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_321_n_0
    SLICE_X34Y329        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.929 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_246/CO[3]
                         net (fo=1, routed)           0.000    27.929    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_246_n_0
    SLICE_X34Y330        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.983 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_200/CO[3]
                         net (fo=1, routed)           0.000    27.983    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_200_n_0
    SLICE_X34Y331        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.037 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_195/CO[3]
                         net (fo=1, routed)           0.000    28.037    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_195_n_0
    SLICE_X34Y332        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.091 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_190/CO[3]
                         net (fo=1, routed)           0.000    28.091    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_190_n_0
    SLICE_X34Y333        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.145 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_185/CO[3]
                         net (fo=1, routed)           0.000    28.145    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_185_n_0
    SLICE_X34Y334        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.199 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_182/CO[3]
                         net (fo=1, routed)           0.000    28.199    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_182_n_0
    SLICE_X34Y335        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    28.275 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_181/CO[1]
                         net (fo=68, routed)          1.921    30.195    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_181_n_2
    SLICE_X35Y319        LUT2 (Prop_lut2_I1_O)        0.124    30.319 r  design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1423/O
                         net (fo=1, routed)           0.000    30.319    design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1423_n_0
    SLICE_X35Y319        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    30.586 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1331/CO[3]
                         net (fo=1, routed)           0.000    30.586    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1331_n_0
    SLICE_X35Y320        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.639 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1242/CO[3]
                         net (fo=1, routed)           0.000    30.639    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1242_n_0
    SLICE_X35Y321        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.692 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1153/CO[3]
                         net (fo=1, routed)           0.000    30.692    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1153_n_0
    SLICE_X35Y322        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.745 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_976/CO[3]
                         net (fo=1, routed)           0.000    30.745    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_976_n_0
    SLICE_X35Y323        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.798 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_841/CO[3]
                         net (fo=1, routed)           0.000    30.798    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_841_n_0
    SLICE_X35Y324        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.851 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_716/CO[3]
                         net (fo=1, routed)           0.007    30.859    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_716_n_0
    SLICE_X35Y325        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.912 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_601/CO[3]
                         net (fo=1, routed)           0.000    30.912    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_601_n_0
    SLICE_X35Y326        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.965 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_496/CO[3]
                         net (fo=1, routed)           0.000    30.965    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_496_n_0
    SLICE_X35Y327        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.018 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_401/CO[3]
                         net (fo=1, routed)           0.000    31.018    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_401_n_0
    SLICE_X35Y328        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.071 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_316/CO[3]
                         net (fo=1, routed)           0.000    31.071    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_316_n_0
    SLICE_X35Y329        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.124 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_241/CO[3]
                         net (fo=1, routed)           0.000    31.124    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_241_n_0
    SLICE_X35Y330        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.177 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_176/CO[3]
                         net (fo=1, routed)           0.000    31.177    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_176_n_0
    SLICE_X35Y331        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.230 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_135/CO[3]
                         net (fo=1, routed)           0.000    31.230    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_135_n_0
    SLICE_X35Y332        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.283 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_130/CO[3]
                         net (fo=1, routed)           0.000    31.283    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_130_n_0
    SLICE_X35Y333        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.336 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_125/CO[3]
                         net (fo=1, routed)           0.000    31.336    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_125_n_0
    SLICE_X35Y334        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.389 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_122/CO[3]
                         net (fo=1, routed)           0.000    31.389    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_122_n_0
    SLICE_X35Y335        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    31.466 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_121/CO[1]
                         net (fo=68, routed)          2.162    33.627    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_121_n_2
    SLICE_X37Y318        LUT5 (Prop_lut5_I1_O)        0.122    33.749 r  design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1417/O
                         net (fo=1, routed)           0.000    33.749    design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1417_n_0
    SLICE_X37Y318        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    33.942 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1322/CO[3]
                         net (fo=1, routed)           0.000    33.942    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1322_n_0
    SLICE_X37Y319        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.995 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1233/CO[3]
                         net (fo=1, routed)           0.000    33.995    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1233_n_0
    SLICE_X37Y320        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.048 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1144/CO[3]
                         net (fo=1, routed)           0.000    34.048    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1144_n_0
    SLICE_X37Y321        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.101 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_967/CO[3]
                         net (fo=1, routed)           0.000    34.101    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_967_n_0
    SLICE_X37Y322        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.154 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_832/CO[3]
                         net (fo=1, routed)           0.000    34.154    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_832_n_0
    SLICE_X37Y323        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.207 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_707/CO[3]
                         net (fo=1, routed)           0.000    34.207    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_707_n_0
    SLICE_X37Y324        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.260 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_592/CO[3]
                         net (fo=1, routed)           0.007    34.268    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_592_n_0
    SLICE_X37Y325        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.321 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_487/CO[3]
                         net (fo=1, routed)           0.000    34.321    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_487_n_0
    SLICE_X37Y326        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.374 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_392/CO[3]
                         net (fo=1, routed)           0.000    34.374    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_392_n_0
    SLICE_X37Y327        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.427 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_307/CO[3]
                         net (fo=1, routed)           0.000    34.427    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_307_n_0
    SLICE_X37Y328        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.480 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_232/CO[3]
                         net (fo=1, routed)           0.000    34.480    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_232_n_0
    SLICE_X37Y329        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.533 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_167/CO[3]
                         net (fo=1, routed)           0.000    34.533    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_167_n_0
    SLICE_X37Y330        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.586 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_112/CO[3]
                         net (fo=1, routed)           0.000    34.586    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_112_n_0
    SLICE_X37Y331        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.639 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_77/CO[3]
                         net (fo=1, routed)           0.000    34.639    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_77_n_0
    SLICE_X37Y332        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.692 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_72/CO[3]
                         net (fo=1, routed)           0.000    34.692    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_72_n_0
    SLICE_X37Y333        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.745 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_69/CO[3]
                         net (fo=1, routed)           0.000    34.745    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_69_n_0
    SLICE_X37Y334        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    34.822 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_68/CO[1]
                         net (fo=68, routed)          1.822    36.643    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_68_n_2
    SLICE_X40Y317        LUT2 (Prop_lut2_I1_O)        0.122    36.765 r  design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1411/O
                         net (fo=1, routed)           0.000    36.765    design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1411_n_0
    SLICE_X40Y317        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    37.032 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1316/CO[3]
                         net (fo=1, routed)           0.000    37.032    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1316_n_0
    SLICE_X40Y318        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.085 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1227/CO[3]
                         net (fo=1, routed)           0.000    37.085    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1227_n_0
    SLICE_X40Y319        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.138 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1138/CO[3]
                         net (fo=1, routed)           0.000    37.138    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1138_n_0
    SLICE_X40Y320        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.191 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_961/CO[3]
                         net (fo=1, routed)           0.000    37.191    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_961_n_0
    SLICE_X40Y321        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.244 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_826/CO[3]
                         net (fo=1, routed)           0.000    37.244    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_826_n_0
    SLICE_X40Y322        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.297 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_701/CO[3]
                         net (fo=1, routed)           0.000    37.297    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_701_n_0
    SLICE_X40Y323        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.350 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_586/CO[3]
                         net (fo=1, routed)           0.000    37.350    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_586_n_0
    SLICE_X40Y324        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.403 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_481/CO[3]
                         net (fo=1, routed)           0.007    37.410    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_481_n_0
    SLICE_X40Y325        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.463 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_386/CO[3]
                         net (fo=1, routed)           0.000    37.463    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_386_n_0
    SLICE_X40Y326        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.516 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_301/CO[3]
                         net (fo=1, routed)           0.000    37.516    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_301_n_0
    SLICE_X40Y327        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.569 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_226/CO[3]
                         net (fo=1, routed)           0.000    37.569    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_226_n_0
    SLICE_X40Y328        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.622 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_161/CO[3]
                         net (fo=1, routed)           0.000    37.622    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_161_n_0
    SLICE_X40Y329        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.675 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_106/CO[3]
                         net (fo=1, routed)           0.000    37.675    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_106_n_0
    SLICE_X40Y330        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.728 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_62/CO[3]
                         net (fo=1, routed)           0.000    37.728    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_62_n_0
    SLICE_X40Y331        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.781 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    37.781    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_35_n_0
    SLICE_X40Y332        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.834 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_32/CO[3]
                         net (fo=1, routed)           0.000    37.834    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_32_n_0
    SLICE_X40Y333        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    37.911 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_31/CO[1]
                         net (fo=68, routed)          1.622    39.534    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_31_n_2
    SLICE_X43Y320        LUT2 (Prop_lut2_I1_O)        0.122    39.656 r  design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1406/O
                         net (fo=1, routed)           0.000    39.656    design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1406_n_0
    SLICE_X43Y320        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    39.923 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1311/CO[3]
                         net (fo=1, routed)           0.000    39.923    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1311_n_0
    SLICE_X43Y321        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    39.976 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1222/CO[3]
                         net (fo=1, routed)           0.000    39.976    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1222_n_0
    SLICE_X43Y322        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    40.029 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1133/CO[3]
                         net (fo=1, routed)           0.000    40.029    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1133_n_0
    SLICE_X43Y323        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    40.082 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_956/CO[3]
                         net (fo=1, routed)           0.000    40.082    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_956_n_0
    SLICE_X43Y324        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    40.135 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_821/CO[3]
                         net (fo=1, routed)           0.007    40.142    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_821_n_0
    SLICE_X43Y325        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    40.195 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_696/CO[3]
                         net (fo=1, routed)           0.000    40.195    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_696_n_0
    SLICE_X43Y326        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    40.248 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_581/CO[3]
                         net (fo=1, routed)           0.000    40.248    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_581_n_0
    SLICE_X43Y327        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    40.301 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_476/CO[3]
                         net (fo=1, routed)           0.000    40.301    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_476_n_0
    SLICE_X43Y328        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    40.354 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_381/CO[3]
                         net (fo=1, routed)           0.000    40.354    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_381_n_0
    SLICE_X43Y329        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    40.407 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_296/CO[3]
                         net (fo=1, routed)           0.000    40.407    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_296_n_0
    SLICE_X43Y330        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    40.460 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_221/CO[3]
                         net (fo=1, routed)           0.000    40.460    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_221_n_0
    SLICE_X43Y331        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    40.513 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_156/CO[3]
                         net (fo=1, routed)           0.000    40.513    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_156_n_0
    SLICE_X43Y332        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    40.566 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_101/CO[3]
                         net (fo=1, routed)           0.000    40.566    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_101_n_0
    SLICE_X43Y333        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    40.619 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_57/CO[3]
                         net (fo=1, routed)           0.000    40.619    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_57_n_0
    SLICE_X43Y334        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    40.672 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    40.672    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_26_n_0
    SLICE_X43Y335        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    40.725 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    40.725    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_13_n_0
    SLICE_X43Y336        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    40.802 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_12/CO[1]
                         net (fo=68, routed)          1.705    42.507    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_12_n_2
    SLICE_X44Y320        LUT2 (Prop_lut2_I1_O)        0.122    42.629 r  design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1402/O
                         net (fo=1, routed)           0.000    42.629    design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1402_n_0
    SLICE_X44Y320        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    42.896 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1310/CO[3]
                         net (fo=1, routed)           0.000    42.896    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1310_n_0
    SLICE_X44Y321        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    42.949 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1221/CO[3]
                         net (fo=1, routed)           0.000    42.949    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1221_n_0
    SLICE_X44Y322        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.002 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1132/CO[3]
                         net (fo=1, routed)           0.000    43.002    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1132_n_0
    SLICE_X44Y323        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.055 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_955/CO[3]
                         net (fo=1, routed)           0.000    43.055    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_955_n_0
    SLICE_X44Y324        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.108 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_820/CO[3]
                         net (fo=1, routed)           0.007    43.115    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_820_n_0
    SLICE_X44Y325        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.168 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_695/CO[3]
                         net (fo=1, routed)           0.000    43.168    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_695_n_0
    SLICE_X44Y326        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.221 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_580/CO[3]
                         net (fo=1, routed)           0.000    43.221    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_580_n_0
    SLICE_X44Y327        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.274 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_475/CO[3]
                         net (fo=1, routed)           0.000    43.274    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_475_n_0
    SLICE_X44Y328        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.327 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_380/CO[3]
                         net (fo=1, routed)           0.000    43.327    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_380_n_0
    SLICE_X44Y329        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.380 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_295/CO[3]
                         net (fo=1, routed)           0.000    43.380    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_295_n_0
    SLICE_X44Y330        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.433 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_220/CO[3]
                         net (fo=1, routed)           0.000    43.433    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_220_n_0
    SLICE_X44Y331        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.486 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_155/CO[3]
                         net (fo=1, routed)           0.000    43.486    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_155_n_0
    SLICE_X44Y332        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.539 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_100/CO[3]
                         net (fo=1, routed)           0.000    43.539    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_100_n_0
    SLICE_X44Y333        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.592 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_56/CO[3]
                         net (fo=1, routed)           0.000    43.592    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_56_n_0
    SLICE_X44Y334        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.645 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.645    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_25_n_0
    SLICE_X44Y335        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.698 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000    43.698    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_11_n_0
    SLICE_X44Y336        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    43.775 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_7/CO[1]
                         net (fo=69, routed)          1.965    45.740    design_1_i/FREQ_counter_PSK/inst/FTW1[15]
    SLICE_X46Y320        LUT2 (Prop_lut2_I1_O)        0.122    45.862 r  design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1461/O
                         net (fo=1, routed)           0.000    45.862    design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1461_n_0
    SLICE_X46Y320        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    46.118 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1384/CO[3]
                         net (fo=1, routed)           0.000    46.118    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1384_n_0
    SLICE_X46Y321        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    46.172 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1295/CO[3]
                         net (fo=1, routed)           0.000    46.172    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1295_n_0
    SLICE_X46Y322        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    46.226 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1206/CO[3]
                         net (fo=1, routed)           0.000    46.226    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1206_n_0
    SLICE_X46Y323        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    46.280 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1117/CO[3]
                         net (fo=1, routed)           0.000    46.280    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1117_n_0
    SLICE_X46Y324        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    46.334 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_940/CO[3]
                         net (fo=1, routed)           0.007    46.342    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_940_n_0
    SLICE_X46Y325        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    46.396 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_805/CO[3]
                         net (fo=1, routed)           0.000    46.396    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_805_n_0
    SLICE_X46Y326        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    46.450 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_680/CO[3]
                         net (fo=1, routed)           0.000    46.450    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_680_n_0
    SLICE_X46Y327        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    46.504 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_565/CO[3]
                         net (fo=1, routed)           0.000    46.504    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_565_n_0
    SLICE_X46Y328        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    46.558 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_460/CO[3]
                         net (fo=1, routed)           0.000    46.558    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_460_n_0
    SLICE_X46Y329        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    46.612 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_365/CO[3]
                         net (fo=1, routed)           0.000    46.612    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_365_n_0
    SLICE_X46Y330        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    46.666 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_280/CO[3]
                         net (fo=1, routed)           0.000    46.666    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_280_n_0
    SLICE_X46Y331        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    46.720 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_205/CO[3]
                         net (fo=1, routed)           0.000    46.720    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_205_n_0
    SLICE_X46Y332        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    46.774 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_140/CO[3]
                         net (fo=1, routed)           0.000    46.774    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_140_n_0
    SLICE_X46Y333        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    46.828 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_85/CO[3]
                         net (fo=1, routed)           0.000    46.828    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_85_n_0
    SLICE_X46Y334        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    46.882 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    46.882    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_41_n_0
    SLICE_X46Y335        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    46.936 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    46.936    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_16_n_0
    SLICE_X46Y336        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    47.012 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_8/CO[1]
                         net (fo=69, routed)          1.795    48.806    design_1_i/FREQ_counter_PSK/inst/FTW1[14]
    SLICE_X47Y320        LUT2 (Prop_lut2_I1_O)        0.124    48.930 r  design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1465/O
                         net (fo=1, routed)           0.000    48.930    design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1465_n_0
    SLICE_X47Y320        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    49.197 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1389/CO[3]
                         net (fo=1, routed)           0.000    49.197    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1389_n_0
    SLICE_X47Y321        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    49.250 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1300/CO[3]
                         net (fo=1, routed)           0.000    49.250    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1300_n_0
    SLICE_X47Y322        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    49.303 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1211/CO[3]
                         net (fo=1, routed)           0.000    49.303    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1211_n_0
    SLICE_X47Y323        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    49.356 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1122/CO[3]
                         net (fo=1, routed)           0.000    49.356    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1122_n_0
    SLICE_X47Y324        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    49.409 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_945/CO[3]
                         net (fo=1, routed)           0.007    49.417    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_945_n_0
    SLICE_X47Y325        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    49.470 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_810/CO[3]
                         net (fo=1, routed)           0.000    49.470    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_810_n_0
    SLICE_X47Y326        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    49.523 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_685/CO[3]
                         net (fo=1, routed)           0.000    49.523    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_685_n_0
    SLICE_X47Y327        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    49.576 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_570/CO[3]
                         net (fo=1, routed)           0.000    49.576    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_570_n_0
    SLICE_X47Y328        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    49.629 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_465/CO[3]
                         net (fo=1, routed)           0.000    49.629    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_465_n_0
    SLICE_X47Y329        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    49.682 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_370/CO[3]
                         net (fo=1, routed)           0.000    49.682    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_370_n_0
    SLICE_X47Y330        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    49.735 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_285/CO[3]
                         net (fo=1, routed)           0.000    49.735    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_285_n_0
    SLICE_X47Y331        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    49.788 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_210/CO[3]
                         net (fo=1, routed)           0.000    49.788    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_210_n_0
    SLICE_X47Y332        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    49.841 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_145/CO[3]
                         net (fo=1, routed)           0.000    49.841    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_145_n_0
    SLICE_X47Y333        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    49.894 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_90/CO[3]
                         net (fo=1, routed)           0.000    49.894    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_90_n_0
    SLICE_X47Y334        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    49.947 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    49.947    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_46_n_0
    SLICE_X47Y335        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    50.000 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_19/CO[3]
                         net (fo=1, routed)           0.000    50.000    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_19_n_0
    SLICE_X47Y336        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    50.077 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_9/CO[1]
                         net (fo=69, routed)          2.361    52.438    design_1_i/FREQ_counter_PSK/inst/FTW1[13]
    SLICE_X48Y318        LUT2 (Prop_lut2_I1_O)        0.122    52.560 r  design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1469/O
                         net (fo=1, routed)           0.000    52.560    design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1469_n_0
    SLICE_X48Y318        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    52.816 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1394/CO[3]
                         net (fo=1, routed)           0.000    52.816    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1394_n_0
    SLICE_X48Y319        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    52.870 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1305/CO[3]
                         net (fo=1, routed)           0.000    52.870    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1305_n_0
    SLICE_X48Y320        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    52.924 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1216/CO[3]
                         net (fo=1, routed)           0.000    52.924    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1216_n_0
    SLICE_X48Y321        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    52.978 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1127/CO[3]
                         net (fo=1, routed)           0.000    52.978    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1127_n_0
    SLICE_X48Y322        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    53.032 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_950/CO[3]
                         net (fo=1, routed)           0.000    53.032    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_950_n_0
    SLICE_X48Y323        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    53.086 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_815/CO[3]
                         net (fo=1, routed)           0.000    53.086    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_815_n_0
    SLICE_X48Y324        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    53.140 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_690/CO[3]
                         net (fo=1, routed)           0.007    53.147    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_690_n_0
    SLICE_X48Y325        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    53.201 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_575/CO[3]
                         net (fo=1, routed)           0.000    53.201    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_575_n_0
    SLICE_X48Y326        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    53.255 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_470/CO[3]
                         net (fo=1, routed)           0.000    53.255    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_470_n_0
    SLICE_X48Y327        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    53.309 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_375/CO[3]
                         net (fo=1, routed)           0.000    53.309    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_375_n_0
    SLICE_X48Y328        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    53.363 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_290/CO[3]
                         net (fo=1, routed)           0.000    53.363    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_290_n_0
    SLICE_X48Y329        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    53.417 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_215/CO[3]
                         net (fo=1, routed)           0.000    53.417    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_215_n_0
    SLICE_X48Y330        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    53.471 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_150/CO[3]
                         net (fo=1, routed)           0.000    53.471    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_150_n_0
    SLICE_X48Y331        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    53.525 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_95/CO[3]
                         net (fo=1, routed)           0.000    53.525    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_95_n_0
    SLICE_X48Y332        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    53.579 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    53.579    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_51_n_0
    SLICE_X48Y333        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    53.633 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_22/CO[3]
                         net (fo=1, routed)           0.000    53.633    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_22_n_0
    SLICE_X48Y334        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    53.709 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_10/CO[1]
                         net (fo=69, routed)          2.195    55.905    design_1_i/FREQ_counter_PSK/inst/FTW1[12]
    SLICE_X45Y317        LUT5 (Prop_lut5_I1_O)        0.124    56.029 r  design_1_i/FREQ_counter_PSK/inst/FTW[11]_i_306/O
                         net (fo=1, routed)           0.000    56.029    design_1_i/FREQ_counter_PSK/inst/FTW[11]_i_306_n_0
    SLICE_X45Y317        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    56.288 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_282/CO[3]
                         net (fo=1, routed)           0.000    56.288    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_282_n_0
    SLICE_X45Y318        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    56.341 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_262/CO[3]
                         net (fo=1, routed)           0.000    56.341    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_262_n_0
    SLICE_X45Y319        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    56.394 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_242/CO[3]
                         net (fo=1, routed)           0.000    56.394    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_242_n_0
    SLICE_X45Y320        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    56.447 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_222/CO[3]
                         net (fo=1, routed)           0.000    56.447    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_222_n_0
    SLICE_X45Y321        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    56.500 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_202/CO[3]
                         net (fo=1, routed)           0.000    56.500    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_202_n_0
    SLICE_X45Y322        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    56.553 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_182/CO[3]
                         net (fo=1, routed)           0.000    56.553    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_182_n_0
    SLICE_X45Y323        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    56.606 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_162/CO[3]
                         net (fo=1, routed)           0.000    56.606    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_162_n_0
    SLICE_X45Y324        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    56.659 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_142/CO[3]
                         net (fo=1, routed)           0.007    56.666    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_142_n_0
    SLICE_X45Y325        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    56.719 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_122/CO[3]
                         net (fo=1, routed)           0.000    56.719    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_122_n_0
    SLICE_X45Y326        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    56.772 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_102/CO[3]
                         net (fo=1, routed)           0.000    56.772    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_102_n_0
    SLICE_X45Y327        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    56.825 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_82/CO[3]
                         net (fo=1, routed)           0.000    56.825    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_82_n_0
    SLICE_X45Y328        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    56.878 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_62/CO[3]
                         net (fo=1, routed)           0.000    56.878    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_62_n_0
    SLICE_X45Y329        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    56.931 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_42/CO[3]
                         net (fo=1, routed)           0.000    56.931    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_42_n_0
    SLICE_X45Y330        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    56.984 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_22/CO[3]
                         net (fo=1, routed)           0.000    56.984    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_22_n_0
    SLICE_X45Y331        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    57.037 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    57.037    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_10_n_0
    SLICE_X45Y332        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    57.114 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_6/CO[1]
                         net (fo=69, routed)          2.625    59.739    design_1_i/FREQ_counter_PSK/inst/FTW1[11]
    SLICE_X43Y298        LUT5 (Prop_lut5_I1_O)        0.122    59.861 r  design_1_i/FREQ_counter_PSK/inst/FTW[11]_i_327/O
                         net (fo=1, routed)           0.000    59.861    design_1_i/FREQ_counter_PSK/inst/FTW[11]_i_327_n_0
    SLICE_X43Y298        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    60.054 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_307/CO[3]
                         net (fo=1, routed)           0.000    60.054    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_307_n_0
    SLICE_X43Y299        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    60.107 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_287/CO[3]
                         net (fo=1, routed)           0.001    60.108    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_287_n_0
    SLICE_X43Y300        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    60.161 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_267/CO[3]
                         net (fo=1, routed)           0.000    60.161    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_267_n_0
    SLICE_X43Y301        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    60.214 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_247/CO[3]
                         net (fo=1, routed)           0.000    60.214    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_247_n_0
    SLICE_X43Y302        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    60.267 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_227/CO[3]
                         net (fo=1, routed)           0.000    60.267    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_227_n_0
    SLICE_X43Y303        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    60.320 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_207/CO[3]
                         net (fo=1, routed)           0.000    60.320    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_207_n_0
    SLICE_X43Y304        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    60.373 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_187/CO[3]
                         net (fo=1, routed)           0.000    60.373    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_187_n_0
    SLICE_X43Y305        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    60.426 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_167/CO[3]
                         net (fo=1, routed)           0.000    60.426    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_167_n_0
    SLICE_X43Y306        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    60.479 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_147/CO[3]
                         net (fo=1, routed)           0.000    60.479    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_147_n_0
    SLICE_X43Y307        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    60.532 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_127/CO[3]
                         net (fo=1, routed)           0.000    60.532    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_127_n_0
    SLICE_X43Y308        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    60.585 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_107/CO[3]
                         net (fo=1, routed)           0.000    60.585    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_107_n_0
    SLICE_X43Y309        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    60.638 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_87/CO[3]
                         net (fo=1, routed)           0.000    60.638    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_87_n_0
    SLICE_X43Y310        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    60.691 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_67/CO[3]
                         net (fo=1, routed)           0.000    60.691    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_67_n_0
    SLICE_X43Y311        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    60.744 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_47/CO[3]
                         net (fo=1, routed)           0.000    60.744    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_47_n_0
    SLICE_X43Y312        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    60.797 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_27/CO[3]
                         net (fo=1, routed)           0.000    60.797    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_27_n_0
    SLICE_X43Y313        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    60.850 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.850    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_13_n_0
    SLICE_X43Y314        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    60.927 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_7/CO[1]
                         net (fo=69, routed)          1.994    62.920    design_1_i/FREQ_counter_PSK/inst/FTW1[10]
    SLICE_X44Y298        LUT2 (Prop_lut2_I1_O)        0.122    63.042 r  design_1_i/FREQ_counter_PSK/inst/FTW[11]_i_333/O
                         net (fo=1, routed)           0.000    63.042    design_1_i/FREQ_counter_PSK/inst/FTW[11]_i_333_n_0
    SLICE_X44Y298        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    63.309 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_312/CO[3]
                         net (fo=1, routed)           0.000    63.309    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_312_n_0
    SLICE_X44Y299        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    63.362 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_292/CO[3]
                         net (fo=1, routed)           0.001    63.363    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_292_n_0
    SLICE_X44Y300        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    63.416 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_272/CO[3]
                         net (fo=1, routed)           0.000    63.416    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_272_n_0
    SLICE_X44Y301        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    63.469 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_252/CO[3]
                         net (fo=1, routed)           0.000    63.469    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_252_n_0
    SLICE_X44Y302        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    63.522 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_232/CO[3]
                         net (fo=1, routed)           0.000    63.522    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_232_n_0
    SLICE_X44Y303        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    63.575 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_212/CO[3]
                         net (fo=1, routed)           0.000    63.575    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_212_n_0
    SLICE_X44Y304        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    63.628 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_192/CO[3]
                         net (fo=1, routed)           0.000    63.628    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_192_n_0
    SLICE_X44Y305        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    63.681 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_172/CO[3]
                         net (fo=1, routed)           0.000    63.681    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_172_n_0
    SLICE_X44Y306        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    63.734 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_152/CO[3]
                         net (fo=1, routed)           0.000    63.734    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_152_n_0
    SLICE_X44Y307        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    63.787 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_132/CO[3]
                         net (fo=1, routed)           0.000    63.787    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_132_n_0
    SLICE_X44Y308        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    63.840 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_112/CO[3]
                         net (fo=1, routed)           0.000    63.840    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_112_n_0
    SLICE_X44Y309        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    63.893 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_92/CO[3]
                         net (fo=1, routed)           0.000    63.893    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_92_n_0
    SLICE_X44Y310        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    63.946 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_72/CO[3]
                         net (fo=1, routed)           0.000    63.946    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_72_n_0
    SLICE_X44Y311        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    63.999 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_52/CO[3]
                         net (fo=1, routed)           0.000    63.999    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_52_n_0
    SLICE_X44Y312        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    64.052 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    64.052    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_32_n_0
    SLICE_X44Y313        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    64.105 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_16/CO[3]
                         net (fo=1, routed)           0.000    64.105    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_16_n_0
    SLICE_X44Y314        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    64.182 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_8/CO[1]
                         net (fo=69, routed)          1.943    66.125    design_1_i/FREQ_counter_PSK/inst/FTW1[9]
    SLICE_X47Y298        LUT2 (Prop_lut2_I1_O)        0.122    66.247 r  design_1_i/FREQ_counter_PSK/inst/FTW[11]_i_337/O
                         net (fo=1, routed)           0.000    66.247    design_1_i/FREQ_counter_PSK/inst/FTW[11]_i_337_n_0
    SLICE_X47Y298        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    66.514 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_317/CO[3]
                         net (fo=1, routed)           0.000    66.514    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_317_n_0
    SLICE_X47Y299        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    66.567 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_297/CO[3]
                         net (fo=1, routed)           0.001    66.568    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_297_n_0
    SLICE_X47Y300        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    66.621 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_277/CO[3]
                         net (fo=1, routed)           0.000    66.621    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_277_n_0
    SLICE_X47Y301        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    66.674 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_257/CO[3]
                         net (fo=1, routed)           0.000    66.674    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_257_n_0
    SLICE_X47Y302        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    66.727 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_237/CO[3]
                         net (fo=1, routed)           0.000    66.727    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_237_n_0
    SLICE_X47Y303        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    66.780 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_217/CO[3]
                         net (fo=1, routed)           0.000    66.780    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_217_n_0
    SLICE_X47Y304        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    66.833 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_197/CO[3]
                         net (fo=1, routed)           0.000    66.833    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_197_n_0
    SLICE_X47Y305        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    66.886 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_177/CO[3]
                         net (fo=1, routed)           0.000    66.886    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_177_n_0
    SLICE_X47Y306        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    66.939 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_157/CO[3]
                         net (fo=1, routed)           0.000    66.939    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_157_n_0
    SLICE_X47Y307        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    66.992 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_137/CO[3]
                         net (fo=1, routed)           0.000    66.992    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_137_n_0
    SLICE_X47Y308        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    67.045 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_117/CO[3]
                         net (fo=1, routed)           0.000    67.045    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_117_n_0
    SLICE_X47Y309        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    67.098 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_97/CO[3]
                         net (fo=1, routed)           0.000    67.098    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_97_n_0
    SLICE_X47Y310        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    67.151 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_77/CO[3]
                         net (fo=1, routed)           0.000    67.151    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_77_n_0
    SLICE_X47Y311        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    67.204 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_57/CO[3]
                         net (fo=1, routed)           0.000    67.204    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_57_n_0
    SLICE_X47Y312        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    67.257 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_37/CO[3]
                         net (fo=1, routed)           0.000    67.257    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_37_n_0
    SLICE_X47Y313        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    67.310 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    67.310    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_19_n_0
    SLICE_X47Y314        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    67.387 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_9/CO[1]
                         net (fo=69, routed)          1.821    69.207    design_1_i/FREQ_counter_PSK/inst/FTW1[8]
    SLICE_X46Y298        LUT2 (Prop_lut2_I1_O)        0.122    69.329 r  design_1_i/FREQ_counter_PSK/inst/FTW[7]_i_325/O
                         net (fo=1, routed)           0.000    69.329    design_1_i/FREQ_counter_PSK/inst/FTW[7]_i_325_n_0
    SLICE_X46Y298        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    69.585 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_302/CO[3]
                         net (fo=1, routed)           0.000    69.585    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_302_n_0
    SLICE_X46Y299        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    69.639 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_282/CO[3]
                         net (fo=1, routed)           0.001    69.640    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_282_n_0
    SLICE_X46Y300        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    69.694 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_262/CO[3]
                         net (fo=1, routed)           0.000    69.694    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_262_n_0
    SLICE_X46Y301        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    69.748 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_242/CO[3]
                         net (fo=1, routed)           0.000    69.748    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_242_n_0
    SLICE_X46Y302        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    69.802 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_222/CO[3]
                         net (fo=1, routed)           0.000    69.802    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_222_n_0
    SLICE_X46Y303        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    69.856 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_202/CO[3]
                         net (fo=1, routed)           0.000    69.856    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_202_n_0
    SLICE_X46Y304        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    69.910 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_182/CO[3]
                         net (fo=1, routed)           0.000    69.910    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_182_n_0
    SLICE_X46Y305        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    69.964 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_162/CO[3]
                         net (fo=1, routed)           0.000    69.964    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_162_n_0
    SLICE_X46Y306        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    70.018 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_142/CO[3]
                         net (fo=1, routed)           0.000    70.018    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_142_n_0
    SLICE_X46Y307        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    70.072 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_122/CO[3]
                         net (fo=1, routed)           0.000    70.072    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_122_n_0
    SLICE_X46Y308        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    70.126 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_102/CO[3]
                         net (fo=1, routed)           0.000    70.126    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_102_n_0
    SLICE_X46Y309        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    70.180 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_82/CO[3]
                         net (fo=1, routed)           0.000    70.180    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_82_n_0
    SLICE_X46Y310        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    70.234 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_62/CO[3]
                         net (fo=1, routed)           0.000    70.234    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_62_n_0
    SLICE_X46Y311        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    70.288 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_42/CO[3]
                         net (fo=1, routed)           0.000    70.288    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_42_n_0
    SLICE_X46Y312        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    70.342 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.000    70.342    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_22_n_0
    SLICE_X46Y313        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    70.396 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    70.396    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_10_n_0
    SLICE_X46Y314        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    70.472 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_6/CO[1]
                         net (fo=69, routed)          1.980    72.452    design_1_i/FREQ_counter_PSK/inst/FTW1[7]
    SLICE_X37Y300        LUT5 (Prop_lut5_I1_O)        0.124    72.576 r  design_1_i/FREQ_counter_PSK/inst/FTW[7]_i_327/O
                         net (fo=1, routed)           0.000    72.576    design_1_i/FREQ_counter_PSK/inst/FTW[7]_i_327_n_0
    SLICE_X37Y300        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    72.769 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_307/CO[3]
                         net (fo=1, routed)           0.000    72.769    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_307_n_0
    SLICE_X37Y301        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    72.822 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_287/CO[3]
                         net (fo=1, routed)           0.000    72.822    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_287_n_0
    SLICE_X37Y302        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    72.875 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_267/CO[3]
                         net (fo=1, routed)           0.000    72.875    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_267_n_0
    SLICE_X37Y303        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    72.928 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_247/CO[3]
                         net (fo=1, routed)           0.000    72.928    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_247_n_0
    SLICE_X37Y304        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    72.981 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_227/CO[3]
                         net (fo=1, routed)           0.000    72.981    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_227_n_0
    SLICE_X37Y305        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    73.034 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_207/CO[3]
                         net (fo=1, routed)           0.000    73.034    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_207_n_0
    SLICE_X37Y306        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    73.087 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_187/CO[3]
                         net (fo=1, routed)           0.000    73.087    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_187_n_0
    SLICE_X37Y307        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    73.140 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_167/CO[3]
                         net (fo=1, routed)           0.000    73.140    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_167_n_0
    SLICE_X37Y308        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    73.193 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_147/CO[3]
                         net (fo=1, routed)           0.000    73.193    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_147_n_0
    SLICE_X37Y309        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    73.246 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_127/CO[3]
                         net (fo=1, routed)           0.000    73.246    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_127_n_0
    SLICE_X37Y310        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    73.299 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_107/CO[3]
                         net (fo=1, routed)           0.000    73.299    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_107_n_0
    SLICE_X37Y311        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    73.352 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_87/CO[3]
                         net (fo=1, routed)           0.000    73.352    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_87_n_0
    SLICE_X37Y312        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    73.405 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_67/CO[3]
                         net (fo=1, routed)           0.000    73.405    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_67_n_0
    SLICE_X37Y313        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    73.458 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_47/CO[3]
                         net (fo=1, routed)           0.000    73.458    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_47_n_0
    SLICE_X37Y314        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    73.511 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_27/CO[3]
                         net (fo=1, routed)           0.000    73.511    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_27_n_0
    SLICE_X37Y315        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    73.564 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000    73.564    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_13_n_0
    SLICE_X37Y316        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    73.641 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_7/CO[1]
                         net (fo=69, routed)          1.989    75.630    design_1_i/FREQ_counter_PSK/inst/FTW1[6]
    SLICE_X36Y300        LUT2 (Prop_lut2_I1_O)        0.122    75.752 r  design_1_i/FREQ_counter_PSK/inst/FTW[7]_i_333/O
                         net (fo=1, routed)           0.000    75.752    design_1_i/FREQ_counter_PSK/inst/FTW[7]_i_333_n_0
    SLICE_X36Y300        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    76.008 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_312/CO[3]
                         net (fo=1, routed)           0.000    76.008    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_312_n_0
    SLICE_X36Y301        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    76.062 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_292/CO[3]
                         net (fo=1, routed)           0.000    76.062    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_292_n_0
    SLICE_X36Y302        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    76.116 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_272/CO[3]
                         net (fo=1, routed)           0.000    76.116    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_272_n_0
    SLICE_X36Y303        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    76.170 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_252/CO[3]
                         net (fo=1, routed)           0.000    76.170    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_252_n_0
    SLICE_X36Y304        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    76.224 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_232/CO[3]
                         net (fo=1, routed)           0.000    76.224    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_232_n_0
    SLICE_X36Y305        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    76.278 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_212/CO[3]
                         net (fo=1, routed)           0.000    76.278    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_212_n_0
    SLICE_X36Y306        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    76.332 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_192/CO[3]
                         net (fo=1, routed)           0.000    76.332    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_192_n_0
    SLICE_X36Y307        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    76.386 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_172/CO[3]
                         net (fo=1, routed)           0.000    76.386    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_172_n_0
    SLICE_X36Y308        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    76.440 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_152/CO[3]
                         net (fo=1, routed)           0.000    76.440    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_152_n_0
    SLICE_X36Y309        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    76.494 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_132/CO[3]
                         net (fo=1, routed)           0.000    76.494    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_132_n_0
    SLICE_X36Y310        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    76.548 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_112/CO[3]
                         net (fo=1, routed)           0.000    76.548    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_112_n_0
    SLICE_X36Y311        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    76.602 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_92/CO[3]
                         net (fo=1, routed)           0.000    76.602    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_92_n_0
    SLICE_X36Y312        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    76.656 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_72/CO[3]
                         net (fo=1, routed)           0.000    76.656    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_72_n_0
    SLICE_X36Y313        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    76.710 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_52/CO[3]
                         net (fo=1, routed)           0.000    76.710    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_52_n_0
    SLICE_X36Y314        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    76.764 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_32/CO[3]
                         net (fo=1, routed)           0.000    76.764    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_32_n_0
    SLICE_X36Y315        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    76.818 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    76.818    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_16_n_0
    SLICE_X36Y316        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    76.894 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_8/CO[1]
                         net (fo=69, routed)          2.173    79.067    design_1_i/FREQ_counter_PSK/inst/FTW1[5]
    SLICE_X33Y300        LUT2 (Prop_lut2_I1_O)        0.124    79.191 r  design_1_i/FREQ_counter_PSK/inst/FTW[7]_i_337/O
                         net (fo=1, routed)           0.000    79.191    design_1_i/FREQ_counter_PSK/inst/FTW[7]_i_337_n_0
    SLICE_X33Y300        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    79.458 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_317/CO[3]
                         net (fo=1, routed)           0.000    79.458    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_317_n_0
    SLICE_X33Y301        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    79.511 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_297/CO[3]
                         net (fo=1, routed)           0.000    79.511    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_297_n_0
    SLICE_X33Y302        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    79.564 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_277/CO[3]
                         net (fo=1, routed)           0.000    79.564    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_277_n_0
    SLICE_X33Y303        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    79.617 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_257/CO[3]
                         net (fo=1, routed)           0.000    79.617    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_257_n_0
    SLICE_X33Y304        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    79.670 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_237/CO[3]
                         net (fo=1, routed)           0.000    79.670    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_237_n_0
    SLICE_X33Y305        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    79.723 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_217/CO[3]
                         net (fo=1, routed)           0.000    79.723    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_217_n_0
    SLICE_X33Y306        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    79.776 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_197/CO[3]
                         net (fo=1, routed)           0.000    79.776    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_197_n_0
    SLICE_X33Y307        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    79.829 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_177/CO[3]
                         net (fo=1, routed)           0.000    79.829    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_177_n_0
    SLICE_X33Y308        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    79.882 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_157/CO[3]
                         net (fo=1, routed)           0.000    79.882    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_157_n_0
    SLICE_X33Y309        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    79.935 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_137/CO[3]
                         net (fo=1, routed)           0.000    79.935    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_137_n_0
    SLICE_X33Y310        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    79.988 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_117/CO[3]
                         net (fo=1, routed)           0.000    79.988    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_117_n_0
    SLICE_X33Y311        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    80.041 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_97/CO[3]
                         net (fo=1, routed)           0.000    80.041    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_97_n_0
    SLICE_X33Y312        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    80.094 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_77/CO[3]
                         net (fo=1, routed)           0.000    80.094    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_77_n_0
    SLICE_X33Y313        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    80.147 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_57/CO[3]
                         net (fo=1, routed)           0.000    80.147    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_57_n_0
    SLICE_X33Y314        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    80.200 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_37/CO[3]
                         net (fo=1, routed)           0.000    80.200    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_37_n_0
    SLICE_X33Y315        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    80.253 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.253    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_19_n_0
    SLICE_X33Y316        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    80.330 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_9/CO[1]
                         net (fo=69, routed)          2.311    82.641    design_1_i/FREQ_counter_PSK/inst/FTW1[4]
    SLICE_X27Y300        LUT5 (Prop_lut5_I1_O)        0.122    82.763 r  design_1_i/FREQ_counter_PSK/inst/FTW[3]_i_323/O
                         net (fo=1, routed)           0.000    82.763    design_1_i/FREQ_counter_PSK/inst/FTW[3]_i_323_n_0
    SLICE_X27Y300        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    82.956 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_302/CO[3]
                         net (fo=1, routed)           0.000    82.956    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_302_n_0
    SLICE_X27Y301        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    83.009 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_282/CO[3]
                         net (fo=1, routed)           0.000    83.009    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_282_n_0
    SLICE_X27Y302        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    83.062 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_262/CO[3]
                         net (fo=1, routed)           0.000    83.062    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_262_n_0
    SLICE_X27Y303        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    83.115 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_242/CO[3]
                         net (fo=1, routed)           0.000    83.115    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_242_n_0
    SLICE_X27Y304        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    83.168 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_222/CO[3]
                         net (fo=1, routed)           0.000    83.168    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_222_n_0
    SLICE_X27Y305        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    83.221 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_202/CO[3]
                         net (fo=1, routed)           0.000    83.221    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_202_n_0
    SLICE_X27Y306        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    83.274 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_182/CO[3]
                         net (fo=1, routed)           0.000    83.274    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_182_n_0
    SLICE_X27Y307        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    83.327 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_162/CO[3]
                         net (fo=1, routed)           0.000    83.327    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_162_n_0
    SLICE_X27Y308        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    83.380 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    83.380    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_142_n_0
    SLICE_X27Y309        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    83.433 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_122/CO[3]
                         net (fo=1, routed)           0.000    83.433    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_122_n_0
    SLICE_X27Y310        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    83.486 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000    83.486    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_102_n_0
    SLICE_X27Y311        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    83.539 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_82/CO[3]
                         net (fo=1, routed)           0.000    83.539    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_82_n_0
    SLICE_X27Y312        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    83.592 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    83.592    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_62_n_0
    SLICE_X27Y313        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    83.645 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_42/CO[3]
                         net (fo=1, routed)           0.000    83.645    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_42_n_0
    SLICE_X27Y314        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    83.698 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.000    83.698    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_22_n_0
    SLICE_X27Y315        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    83.751 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    83.751    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_11_n_0
    SLICE_X27Y316        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    83.828 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_7/CO[1]
                         net (fo=69, routed)          2.134    85.962    design_1_i/FREQ_counter_PSK/inst/FTW1[3]
    SLICE_X28Y300        LUT5 (Prop_lut5_I1_O)        0.122    86.084 r  design_1_i/FREQ_counter_PSK/inst/FTW[3]_i_327/O
                         net (fo=1, routed)           0.000    86.084    design_1_i/FREQ_counter_PSK/inst/FTW[3]_i_327_n_0
    SLICE_X28Y300        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    86.277 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_307/CO[3]
                         net (fo=1, routed)           0.000    86.277    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_307_n_0
    SLICE_X28Y301        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    86.330 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_287/CO[3]
                         net (fo=1, routed)           0.000    86.330    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_287_n_0
    SLICE_X28Y302        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    86.383 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_267/CO[3]
                         net (fo=1, routed)           0.000    86.383    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_267_n_0
    SLICE_X28Y303        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    86.436 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_247/CO[3]
                         net (fo=1, routed)           0.000    86.436    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_247_n_0
    SLICE_X28Y304        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    86.489 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_227/CO[3]
                         net (fo=1, routed)           0.000    86.489    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_227_n_0
    SLICE_X28Y305        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    86.542 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_207/CO[3]
                         net (fo=1, routed)           0.000    86.542    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_207_n_0
    SLICE_X28Y306        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    86.595 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_187/CO[3]
                         net (fo=1, routed)           0.000    86.595    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_187_n_0
    SLICE_X28Y307        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    86.648 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_167/CO[3]
                         net (fo=1, routed)           0.000    86.648    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_167_n_0
    SLICE_X28Y308        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    86.701 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_147/CO[3]
                         net (fo=1, routed)           0.000    86.701    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_147_n_0
    SLICE_X28Y309        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    86.754 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_127/CO[3]
                         net (fo=1, routed)           0.000    86.754    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_127_n_0
    SLICE_X28Y310        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    86.807 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_107/CO[3]
                         net (fo=1, routed)           0.000    86.807    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_107_n_0
    SLICE_X28Y311        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    86.860 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_87/CO[3]
                         net (fo=1, routed)           0.000    86.860    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_87_n_0
    SLICE_X28Y312        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    86.913 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    86.913    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_67_n_0
    SLICE_X28Y313        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    86.966 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    86.966    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_47_n_0
    SLICE_X28Y314        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    87.019 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_27/CO[3]
                         net (fo=1, routed)           0.000    87.019    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_27_n_0
    SLICE_X28Y315        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    87.072 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    87.072    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_14_n_0
    SLICE_X28Y316        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    87.149 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_8/CO[1]
                         net (fo=69, routed)          1.981    89.130    design_1_i/FREQ_counter_PSK/inst/FTW1[2]
    SLICE_X29Y300        LUT5 (Prop_lut5_I1_O)        0.122    89.252 r  design_1_i/FREQ_counter_PSK/inst/FTW[3]_i_331/O
                         net (fo=1, routed)           0.000    89.252    design_1_i/FREQ_counter_PSK/inst/FTW[3]_i_331_n_0
    SLICE_X29Y300        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    89.445 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_312/CO[3]
                         net (fo=1, routed)           0.000    89.445    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_312_n_0
    SLICE_X29Y301        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    89.498 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_292/CO[3]
                         net (fo=1, routed)           0.000    89.498    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_292_n_0
    SLICE_X29Y302        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    89.551 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_272/CO[3]
                         net (fo=1, routed)           0.000    89.551    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_272_n_0
    SLICE_X29Y303        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    89.604 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_252/CO[3]
                         net (fo=1, routed)           0.000    89.604    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_252_n_0
    SLICE_X29Y304        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    89.657 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_232/CO[3]
                         net (fo=1, routed)           0.000    89.657    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_232_n_0
    SLICE_X29Y305        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    89.710 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_212/CO[3]
                         net (fo=1, routed)           0.000    89.710    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_212_n_0
    SLICE_X29Y306        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    89.763 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_192/CO[3]
                         net (fo=1, routed)           0.000    89.763    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_192_n_0
    SLICE_X29Y307        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    89.816 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_172/CO[3]
                         net (fo=1, routed)           0.000    89.816    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_172_n_0
    SLICE_X29Y308        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    89.869 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_152/CO[3]
                         net (fo=1, routed)           0.000    89.869    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_152_n_0
    SLICE_X29Y309        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    89.922 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_132/CO[3]
                         net (fo=1, routed)           0.000    89.922    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_132_n_0
    SLICE_X29Y310        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    89.975 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_112/CO[3]
                         net (fo=1, routed)           0.000    89.975    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_112_n_0
    SLICE_X29Y311        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    90.028 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    90.028    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_92_n_0
    SLICE_X29Y312        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    90.081 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_72/CO[3]
                         net (fo=1, routed)           0.000    90.081    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_72_n_0
    SLICE_X29Y313        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    90.134 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    90.134    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_52_n_0
    SLICE_X29Y314        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    90.187 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_32/CO[3]
                         net (fo=1, routed)           0.000    90.187    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_32_n_0
    SLICE_X29Y315        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    90.240 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    90.240    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_17_n_0
    SLICE_X29Y316        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    90.317 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_9/CO[1]
                         net (fo=69, routed)          1.974    92.291    design_1_i/FREQ_counter_PSK/inst/FTW1[1]
    SLICE_X30Y300        LUT5 (Prop_lut5_I1_O)        0.122    92.413 r  design_1_i/FREQ_counter_PSK/inst/FTW[3]_i_337/O
                         net (fo=1, routed)           0.000    92.413    design_1_i/FREQ_counter_PSK/inst/FTW[3]_i_337_n_0
    SLICE_X30Y300        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    92.669 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_317/CO[3]
                         net (fo=1, routed)           0.000    92.669    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_317_n_0
    SLICE_X30Y301        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    92.723 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_297/CO[3]
                         net (fo=1, routed)           0.000    92.723    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_297_n_0
    SLICE_X30Y302        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    92.777 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_277/CO[3]
                         net (fo=1, routed)           0.000    92.777    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_277_n_0
    SLICE_X30Y303        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    92.831 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_257/CO[3]
                         net (fo=1, routed)           0.000    92.831    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_257_n_0
    SLICE_X30Y304        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    92.885 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_237/CO[3]
                         net (fo=1, routed)           0.000    92.885    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_237_n_0
    SLICE_X30Y305        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    92.939 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_217/CO[3]
                         net (fo=1, routed)           0.000    92.939    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_217_n_0
    SLICE_X30Y306        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    92.993 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_197/CO[3]
                         net (fo=1, routed)           0.000    92.993    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_197_n_0
    SLICE_X30Y307        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    93.047 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_177/CO[3]
                         net (fo=1, routed)           0.000    93.047    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_177_n_0
    SLICE_X30Y308        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    93.101 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_157/CO[3]
                         net (fo=1, routed)           0.000    93.101    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_157_n_0
    SLICE_X30Y309        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    93.155 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_137/CO[3]
                         net (fo=1, routed)           0.000    93.155    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_137_n_0
    SLICE_X30Y310        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    93.209 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.209    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_117_n_0
    SLICE_X30Y311        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    93.263 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_97/CO[3]
                         net (fo=1, routed)           0.000    93.263    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_97_n_0
    SLICE_X30Y312        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    93.317 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_77/CO[3]
                         net (fo=1, routed)           0.000    93.317    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_77_n_0
    SLICE_X30Y313        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    93.371 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    93.371    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_57_n_0
    SLICE_X30Y314        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    93.425 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_37/CO[3]
                         net (fo=1, routed)           0.000    93.425    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_37_n_0
    SLICE_X30Y315        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    93.479 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    93.479    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_20_n_0
    SLICE_X30Y316        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    93.612 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_10/CO[0]
                         net (fo=1, routed)           0.732    94.344    design_1_i/FREQ_counter_PSK/inst/FTW1[0]
    SLICE_X40Y304        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.387    94.731 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    94.731    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_1_n_0
    SLICE_X40Y305        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    94.784 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    94.784    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_1_n_0
    SLICE_X40Y306        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    94.837 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    94.837    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_1_n_0
    SLICE_X40Y307        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111    94.948 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_2/O[2]
                         net (fo=1, routed)           0.000    94.948    design_1_i/FREQ_counter_PSK/inst/p_2_in[14]
    SLICE_X40Y307        FDRE                                         r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241     1.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     1.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       1.495     2.819    design_1_i/FREQ_counter_PSK/inst/sys_clk
    SLICE_X40Y307        FDRE                                         r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[14]/C

Slack:                    inf
  Source:                 design_1_i/FREQ_counter_PSK/inst/sys_count_out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        94.932ns  (logic 35.994ns (37.915%)  route 58.938ns (62.085%))
  Logic Levels:           509  (CARRY4=479 FDRE=1 LUT1=1 LUT2=17 LUT3=1 LUT5=10)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y301        FDRE                         0.000     0.000 r  design_1_i/FREQ_counter_PSK/inst/sys_count_out_reg[0]/C
    SLICE_X40Y301        FDRE (Prop_fdre_C_Q)         0.228     0.228 f  design_1_i/FREQ_counter_PSK/inst/sys_count_out_reg[0]/Q
                         net (fo=57, routed)          0.790     1.018    design_1_i/FREQ_counter_PSK/inst/Q[0]
    SLICE_X33Y299        LUT1 (Prop_lut1_I0_O)        0.043     1.061 r  design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1470/O
                         net (fo=1, routed)           0.285     1.346    design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1470_n_0
    SLICE_X35Y299        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287     1.633 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1407/CO[3]
                         net (fo=1, routed)           0.001     1.634    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1407_n_0
    SLICE_X35Y300        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.687 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1321/CO[3]
                         net (fo=1, routed)           0.000     1.687    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1321_n_0
    SLICE_X35Y301        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.740 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1232/CO[3]
                         net (fo=1, routed)           0.000     1.740    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1232_n_0
    SLICE_X35Y302        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.793 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1143/CO[3]
                         net (fo=1, routed)           0.000     1.793    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1143_n_0
    SLICE_X35Y303        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.846 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_966/CO[3]
                         net (fo=1, routed)           0.000     1.846    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_966_n_0
    SLICE_X35Y304        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     2.012 f  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_831/O[1]
                         net (fo=29, routed)          2.517     4.529    design_1_i/FREQ_counter_PSK/inst/FTW3[22]
    SLICE_X26Y324        LUT3 (Prop_lut3_I2_O)        0.123     4.652 r  design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1106/O
                         net (fo=1, routed)           0.000     4.652    design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1106_n_0
    SLICE_X26Y324        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183     4.835 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_930/CO[3]
                         net (fo=1, routed)           0.007     4.842    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_930_n_0
    SLICE_X26Y325        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.896 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_925/CO[3]
                         net (fo=1, routed)           0.000     4.896    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_925_n_0
    SLICE_X26Y326        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.950 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_920/CO[3]
                         net (fo=1, routed)           0.000     4.950    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_920_n_0
    SLICE_X26Y327        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.004 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_915/CO[3]
                         net (fo=1, routed)           0.000     5.004    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_915_n_0
    SLICE_X26Y328        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.058 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_910/CO[3]
                         net (fo=1, routed)           0.000     5.058    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_910_n_0
    SLICE_X26Y329        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.112 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_905/CO[3]
                         net (fo=1, routed)           0.000     5.112    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_905_n_0
    SLICE_X26Y330        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.166 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_900/CO[3]
                         net (fo=1, routed)           0.000     5.166    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_900_n_0
    SLICE_X26Y331        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.220 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_895/CO[3]
                         net (fo=1, routed)           0.000     5.220    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_895_n_0
    SLICE_X26Y332        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.274 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_890/CO[3]
                         net (fo=1, routed)           0.000     5.274    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_890_n_0
    SLICE_X26Y333        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.328 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_885/CO[3]
                         net (fo=1, routed)           0.000     5.328    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_885_n_0
    SLICE_X26Y334        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.382 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_882/CO[3]
                         net (fo=1, routed)           0.000     5.382    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_882_n_0
    SLICE_X26Y335        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     5.515 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_881/CO[0]
                         net (fo=68, routed)          1.898     7.413    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_881_n_3
    SLICE_X27Y319        LUT5 (Prop_lut5_I1_O)        0.128     7.541 r  design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1448/O
                         net (fo=1, routed)           0.000     7.541    design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1448_n_0
    SLICE_X27Y319        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     7.734 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1366/CO[3]
                         net (fo=1, routed)           0.000     7.734    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1366_n_0
    SLICE_X27Y320        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.787 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1277/CO[3]
                         net (fo=1, routed)           0.000     7.787    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1277_n_0
    SLICE_X27Y321        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.840 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1188/CO[3]
                         net (fo=1, routed)           0.000     7.840    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1188_n_0
    SLICE_X27Y322        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.893 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1011/CO[3]
                         net (fo=1, routed)           0.000     7.893    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1011_n_0
    SLICE_X27Y323        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.946 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_876/CO[3]
                         net (fo=1, routed)           0.000     7.946    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_876_n_0
    SLICE_X27Y324        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.999 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_800/CO[3]
                         net (fo=1, routed)           0.007     8.006    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_800_n_0
    SLICE_X27Y325        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.059 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_795/CO[3]
                         net (fo=1, routed)           0.000     8.059    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_795_n_0
    SLICE_X27Y326        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.112 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_790/CO[3]
                         net (fo=1, routed)           0.000     8.112    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_790_n_0
    SLICE_X27Y327        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.165 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_785/CO[3]
                         net (fo=1, routed)           0.000     8.165    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_785_n_0
    SLICE_X27Y328        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.218 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_780/CO[3]
                         net (fo=1, routed)           0.000     8.218    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_780_n_0
    SLICE_X27Y329        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.271 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_775/CO[3]
                         net (fo=1, routed)           0.000     8.271    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_775_n_0
    SLICE_X27Y330        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.324 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_770/CO[3]
                         net (fo=1, routed)           0.000     8.324    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_770_n_0
    SLICE_X27Y331        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.377 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_765/CO[3]
                         net (fo=1, routed)           0.000     8.377    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_765_n_0
    SLICE_X27Y332        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.430 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_760/CO[3]
                         net (fo=1, routed)           0.000     8.430    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_760_n_0
    SLICE_X27Y333        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.483 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_755/CO[3]
                         net (fo=1, routed)           0.000     8.483    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_755_n_0
    SLICE_X27Y334        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.536 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_752/CO[3]
                         net (fo=1, routed)           0.000     8.536    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_752_n_0
    SLICE_X27Y335        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     8.613 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_751/CO[1]
                         net (fo=67, routed)          2.012    10.625    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_751_n_2
    SLICE_X28Y319        LUT2 (Prop_lut2_I1_O)        0.122    10.747 r  design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1446/O
                         net (fo=1, routed)           0.000    10.747    design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1446_n_0
    SLICE_X28Y319        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    11.014 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1361/CO[3]
                         net (fo=1, routed)           0.000    11.014    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1361_n_0
    SLICE_X28Y320        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.067 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1272/CO[3]
                         net (fo=1, routed)           0.000    11.067    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1272_n_0
    SLICE_X28Y321        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.120 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1183/CO[3]
                         net (fo=1, routed)           0.000    11.120    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1183_n_0
    SLICE_X28Y322        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.173 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1006/CO[3]
                         net (fo=1, routed)           0.000    11.173    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1006_n_0
    SLICE_X28Y323        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.226 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_871/CO[3]
                         net (fo=1, routed)           0.000    11.226    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_871_n_0
    SLICE_X28Y324        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.279 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_746/CO[3]
                         net (fo=1, routed)           0.007    11.286    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_746_n_0
    SLICE_X28Y325        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.339 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_675/CO[3]
                         net (fo=1, routed)           0.000    11.339    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_675_n_0
    SLICE_X28Y326        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.392 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_670/CO[3]
                         net (fo=1, routed)           0.000    11.392    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_670_n_0
    SLICE_X28Y327        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.445 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_665/CO[3]
                         net (fo=1, routed)           0.000    11.445    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_665_n_0
    SLICE_X28Y328        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.498 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_660/CO[3]
                         net (fo=1, routed)           0.000    11.498    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_660_n_0
    SLICE_X28Y329        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.551 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_655/CO[3]
                         net (fo=1, routed)           0.000    11.551    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_655_n_0
    SLICE_X28Y330        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.604 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_650/CO[3]
                         net (fo=1, routed)           0.000    11.604    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_650_n_0
    SLICE_X28Y331        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.657 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_645/CO[3]
                         net (fo=1, routed)           0.000    11.657    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_645_n_0
    SLICE_X28Y332        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.710 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_640/CO[3]
                         net (fo=1, routed)           0.000    11.710    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_640_n_0
    SLICE_X28Y333        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.763 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_635/CO[3]
                         net (fo=1, routed)           0.000    11.763    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_635_n_0
    SLICE_X28Y334        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.816 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_632/CO[3]
                         net (fo=1, routed)           0.000    11.816    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_632_n_0
    SLICE_X28Y335        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    11.893 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_631/CO[1]
                         net (fo=68, routed)          1.987    13.880    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_631_n_2
    SLICE_X29Y319        LUT2 (Prop_lut2_I1_O)        0.122    14.002 r  design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1443/O
                         net (fo=1, routed)           0.000    14.002    design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1443_n_0
    SLICE_X29Y319        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    14.269 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1356/CO[3]
                         net (fo=1, routed)           0.000    14.269    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1356_n_0
    SLICE_X29Y320        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.322 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1267/CO[3]
                         net (fo=1, routed)           0.000    14.322    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1267_n_0
    SLICE_X29Y321        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.375 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1178/CO[3]
                         net (fo=1, routed)           0.000    14.375    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1178_n_0
    SLICE_X29Y322        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.428 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1001/CO[3]
                         net (fo=1, routed)           0.000    14.428    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1001_n_0
    SLICE_X29Y323        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.481 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_866/CO[3]
                         net (fo=1, routed)           0.000    14.481    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_866_n_0
    SLICE_X29Y324        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.534 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_741/CO[3]
                         net (fo=1, routed)           0.007    14.541    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_741_n_0
    SLICE_X29Y325        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.594 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_626/CO[3]
                         net (fo=1, routed)           0.000    14.594    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_626_n_0
    SLICE_X29Y326        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.647 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_560/CO[3]
                         net (fo=1, routed)           0.000    14.647    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_560_n_0
    SLICE_X29Y327        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.700 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_555/CO[3]
                         net (fo=1, routed)           0.000    14.700    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_555_n_0
    SLICE_X29Y328        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.753 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_550/CO[3]
                         net (fo=1, routed)           0.000    14.753    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_550_n_0
    SLICE_X29Y329        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.806 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_545/CO[3]
                         net (fo=1, routed)           0.000    14.806    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_545_n_0
    SLICE_X29Y330        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.859 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_540/CO[3]
                         net (fo=1, routed)           0.000    14.859    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_540_n_0
    SLICE_X29Y331        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.912 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_535/CO[3]
                         net (fo=1, routed)           0.000    14.912    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_535_n_0
    SLICE_X29Y332        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.965 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_530/CO[3]
                         net (fo=1, routed)           0.000    14.965    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_530_n_0
    SLICE_X29Y333        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.018 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_525/CO[3]
                         net (fo=1, routed)           0.000    15.018    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_525_n_0
    SLICE_X29Y334        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.071 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_522/CO[3]
                         net (fo=1, routed)           0.000    15.071    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_522_n_0
    SLICE_X29Y335        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    15.148 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_521/CO[1]
                         net (fo=68, routed)          1.992    17.140    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_521_n_2
    SLICE_X31Y319        LUT2 (Prop_lut2_I1_O)        0.122    17.262 r  design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1439/O
                         net (fo=1, routed)           0.000    17.262    design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1439_n_0
    SLICE_X31Y319        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    17.529 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1351/CO[3]
                         net (fo=1, routed)           0.000    17.529    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1351_n_0
    SLICE_X31Y320        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.582 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1262/CO[3]
                         net (fo=1, routed)           0.000    17.582    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1262_n_0
    SLICE_X31Y321        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.635 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1173/CO[3]
                         net (fo=1, routed)           0.000    17.635    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1173_n_0
    SLICE_X31Y322        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.688 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_996/CO[3]
                         net (fo=1, routed)           0.000    17.688    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_996_n_0
    SLICE_X31Y323        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.741 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_861/CO[3]
                         net (fo=1, routed)           0.000    17.741    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_861_n_0
    SLICE_X31Y324        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.794 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_736/CO[3]
                         net (fo=1, routed)           0.007    17.802    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_736_n_0
    SLICE_X31Y325        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.855 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_621/CO[3]
                         net (fo=1, routed)           0.000    17.855    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_621_n_0
    SLICE_X31Y326        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.908 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_516/CO[3]
                         net (fo=1, routed)           0.000    17.908    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_516_n_0
    SLICE_X31Y327        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.961 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_455/CO[3]
                         net (fo=1, routed)           0.000    17.961    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_455_n_0
    SLICE_X31Y328        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.014 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_450/CO[3]
                         net (fo=1, routed)           0.000    18.014    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_450_n_0
    SLICE_X31Y329        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.067 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_445/CO[3]
                         net (fo=1, routed)           0.000    18.067    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_445_n_0
    SLICE_X31Y330        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.120 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_440/CO[3]
                         net (fo=1, routed)           0.000    18.120    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_440_n_0
    SLICE_X31Y331        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.173 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_435/CO[3]
                         net (fo=1, routed)           0.000    18.173    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_435_n_0
    SLICE_X31Y332        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.226 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_430/CO[3]
                         net (fo=1, routed)           0.000    18.226    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_430_n_0
    SLICE_X31Y333        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.279 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_425/CO[3]
                         net (fo=1, routed)           0.000    18.279    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_425_n_0
    SLICE_X31Y334        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.332 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_422/CO[3]
                         net (fo=1, routed)           0.000    18.332    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_422_n_0
    SLICE_X31Y335        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    18.409 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_421/CO[1]
                         net (fo=68, routed)          2.128    20.537    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_421_n_2
    SLICE_X32Y319        LUT2 (Prop_lut2_I1_O)        0.122    20.659 r  design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1435/O
                         net (fo=1, routed)           0.000    20.659    design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1435_n_0
    SLICE_X32Y319        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    20.915 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1346/CO[3]
                         net (fo=1, routed)           0.000    20.915    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1346_n_0
    SLICE_X32Y320        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.969 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1257/CO[3]
                         net (fo=1, routed)           0.000    20.969    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1257_n_0
    SLICE_X32Y321        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.023 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1168/CO[3]
                         net (fo=1, routed)           0.000    21.023    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1168_n_0
    SLICE_X32Y322        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.077 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_991/CO[3]
                         net (fo=1, routed)           0.000    21.077    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_991_n_0
    SLICE_X32Y323        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.131 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_856/CO[3]
                         net (fo=1, routed)           0.000    21.131    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_856_n_0
    SLICE_X32Y324        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.185 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_731/CO[3]
                         net (fo=1, routed)           0.007    21.192    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_731_n_0
    SLICE_X32Y325        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.246 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_616/CO[3]
                         net (fo=1, routed)           0.000    21.246    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_616_n_0
    SLICE_X32Y326        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.300 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_511/CO[3]
                         net (fo=1, routed)           0.000    21.300    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_511_n_0
    SLICE_X32Y327        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.354 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_416/CO[3]
                         net (fo=1, routed)           0.000    21.354    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_416_n_0
    SLICE_X32Y328        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.408 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_360/CO[3]
                         net (fo=1, routed)           0.000    21.408    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_360_n_0
    SLICE_X32Y329        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.462 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_355/CO[3]
                         net (fo=1, routed)           0.000    21.462    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_355_n_0
    SLICE_X32Y330        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.516 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_350/CO[3]
                         net (fo=1, routed)           0.000    21.516    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_350_n_0
    SLICE_X32Y331        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.570 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_345/CO[3]
                         net (fo=1, routed)           0.000    21.570    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_345_n_0
    SLICE_X32Y332        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.624 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_340/CO[3]
                         net (fo=1, routed)           0.000    21.624    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_340_n_0
    SLICE_X32Y333        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.678 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_335/CO[3]
                         net (fo=1, routed)           0.000    21.678    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_335_n_0
    SLICE_X32Y334        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.732 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_332/CO[3]
                         net (fo=1, routed)           0.000    21.732    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_332_n_0
    SLICE_X32Y335        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    21.808 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_331/CO[1]
                         net (fo=68, routed)          2.003    23.811    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_331_n_2
    SLICE_X33Y319        LUT5 (Prop_lut5_I1_O)        0.124    23.935 r  design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1429/O
                         net (fo=1, routed)           0.000    23.935    design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1429_n_0
    SLICE_X33Y319        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    24.128 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1341/CO[3]
                         net (fo=1, routed)           0.000    24.128    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1341_n_0
    SLICE_X33Y320        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.181 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1252/CO[3]
                         net (fo=1, routed)           0.000    24.181    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1252_n_0
    SLICE_X33Y321        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.234 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1163/CO[3]
                         net (fo=1, routed)           0.000    24.234    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1163_n_0
    SLICE_X33Y322        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.287 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_986/CO[3]
                         net (fo=1, routed)           0.000    24.287    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_986_n_0
    SLICE_X33Y323        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.340 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_851/CO[3]
                         net (fo=1, routed)           0.000    24.340    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_851_n_0
    SLICE_X33Y324        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.393 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_726/CO[3]
                         net (fo=1, routed)           0.007    24.401    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_726_n_0
    SLICE_X33Y325        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.454 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_611/CO[3]
                         net (fo=1, routed)           0.000    24.454    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_611_n_0
    SLICE_X33Y326        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.507 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_506/CO[3]
                         net (fo=1, routed)           0.000    24.507    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_506_n_0
    SLICE_X33Y327        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.560 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_411/CO[3]
                         net (fo=1, routed)           0.000    24.560    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_411_n_0
    SLICE_X33Y328        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.613 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_326/CO[3]
                         net (fo=1, routed)           0.000    24.613    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_326_n_0
    SLICE_X33Y329        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.666 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_275/CO[3]
                         net (fo=1, routed)           0.000    24.666    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_275_n_0
    SLICE_X33Y330        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.719 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_270/CO[3]
                         net (fo=1, routed)           0.000    24.719    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_270_n_0
    SLICE_X33Y331        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.772 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_265/CO[3]
                         net (fo=1, routed)           0.000    24.772    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_265_n_0
    SLICE_X33Y332        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.825 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_260/CO[3]
                         net (fo=1, routed)           0.000    24.825    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_260_n_0
    SLICE_X33Y333        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.878 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_255/CO[3]
                         net (fo=1, routed)           0.000    24.878    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_255_n_0
    SLICE_X33Y334        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.931 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_252/CO[3]
                         net (fo=1, routed)           0.000    24.931    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_252_n_0
    SLICE_X33Y335        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    25.008 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_251/CO[1]
                         net (fo=68, routed)          1.996    27.004    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_251_n_2
    SLICE_X34Y319        LUT2 (Prop_lut2_I1_O)        0.122    27.126 r  design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1427/O
                         net (fo=1, routed)           0.000    27.126    design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1427_n_0
    SLICE_X34Y319        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    27.382 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1336/CO[3]
                         net (fo=1, routed)           0.000    27.382    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1336_n_0
    SLICE_X34Y320        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.436 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1247/CO[3]
                         net (fo=1, routed)           0.000    27.436    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1247_n_0
    SLICE_X34Y321        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.490 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1158/CO[3]
                         net (fo=1, routed)           0.000    27.490    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1158_n_0
    SLICE_X34Y322        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.544 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_981/CO[3]
                         net (fo=1, routed)           0.000    27.544    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_981_n_0
    SLICE_X34Y323        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.598 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_846/CO[3]
                         net (fo=1, routed)           0.000    27.598    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_846_n_0
    SLICE_X34Y324        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.652 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_721/CO[3]
                         net (fo=1, routed)           0.007    27.659    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_721_n_0
    SLICE_X34Y325        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.713 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_606/CO[3]
                         net (fo=1, routed)           0.000    27.713    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_606_n_0
    SLICE_X34Y326        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.767 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_501/CO[3]
                         net (fo=1, routed)           0.000    27.767    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_501_n_0
    SLICE_X34Y327        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.821 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_406/CO[3]
                         net (fo=1, routed)           0.000    27.821    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_406_n_0
    SLICE_X34Y328        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.875 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_321/CO[3]
                         net (fo=1, routed)           0.000    27.875    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_321_n_0
    SLICE_X34Y329        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.929 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_246/CO[3]
                         net (fo=1, routed)           0.000    27.929    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_246_n_0
    SLICE_X34Y330        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.983 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_200/CO[3]
                         net (fo=1, routed)           0.000    27.983    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_200_n_0
    SLICE_X34Y331        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.037 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_195/CO[3]
                         net (fo=1, routed)           0.000    28.037    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_195_n_0
    SLICE_X34Y332        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.091 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_190/CO[3]
                         net (fo=1, routed)           0.000    28.091    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_190_n_0
    SLICE_X34Y333        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.145 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_185/CO[3]
                         net (fo=1, routed)           0.000    28.145    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_185_n_0
    SLICE_X34Y334        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.199 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_182/CO[3]
                         net (fo=1, routed)           0.000    28.199    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_182_n_0
    SLICE_X34Y335        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    28.275 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_181/CO[1]
                         net (fo=68, routed)          1.921    30.195    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_181_n_2
    SLICE_X35Y319        LUT2 (Prop_lut2_I1_O)        0.124    30.319 r  design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1423/O
                         net (fo=1, routed)           0.000    30.319    design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1423_n_0
    SLICE_X35Y319        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    30.586 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1331/CO[3]
                         net (fo=1, routed)           0.000    30.586    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1331_n_0
    SLICE_X35Y320        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.639 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1242/CO[3]
                         net (fo=1, routed)           0.000    30.639    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1242_n_0
    SLICE_X35Y321        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.692 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1153/CO[3]
                         net (fo=1, routed)           0.000    30.692    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1153_n_0
    SLICE_X35Y322        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.745 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_976/CO[3]
                         net (fo=1, routed)           0.000    30.745    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_976_n_0
    SLICE_X35Y323        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.798 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_841/CO[3]
                         net (fo=1, routed)           0.000    30.798    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_841_n_0
    SLICE_X35Y324        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.851 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_716/CO[3]
                         net (fo=1, routed)           0.007    30.859    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_716_n_0
    SLICE_X35Y325        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.912 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_601/CO[3]
                         net (fo=1, routed)           0.000    30.912    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_601_n_0
    SLICE_X35Y326        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.965 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_496/CO[3]
                         net (fo=1, routed)           0.000    30.965    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_496_n_0
    SLICE_X35Y327        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.018 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_401/CO[3]
                         net (fo=1, routed)           0.000    31.018    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_401_n_0
    SLICE_X35Y328        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.071 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_316/CO[3]
                         net (fo=1, routed)           0.000    31.071    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_316_n_0
    SLICE_X35Y329        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.124 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_241/CO[3]
                         net (fo=1, routed)           0.000    31.124    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_241_n_0
    SLICE_X35Y330        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.177 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_176/CO[3]
                         net (fo=1, routed)           0.000    31.177    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_176_n_0
    SLICE_X35Y331        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.230 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_135/CO[3]
                         net (fo=1, routed)           0.000    31.230    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_135_n_0
    SLICE_X35Y332        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.283 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_130/CO[3]
                         net (fo=1, routed)           0.000    31.283    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_130_n_0
    SLICE_X35Y333        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.336 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_125/CO[3]
                         net (fo=1, routed)           0.000    31.336    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_125_n_0
    SLICE_X35Y334        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.389 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_122/CO[3]
                         net (fo=1, routed)           0.000    31.389    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_122_n_0
    SLICE_X35Y335        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    31.466 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_121/CO[1]
                         net (fo=68, routed)          2.162    33.627    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_121_n_2
    SLICE_X37Y318        LUT5 (Prop_lut5_I1_O)        0.122    33.749 r  design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1417/O
                         net (fo=1, routed)           0.000    33.749    design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1417_n_0
    SLICE_X37Y318        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    33.942 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1322/CO[3]
                         net (fo=1, routed)           0.000    33.942    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1322_n_0
    SLICE_X37Y319        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.995 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1233/CO[3]
                         net (fo=1, routed)           0.000    33.995    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1233_n_0
    SLICE_X37Y320        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.048 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1144/CO[3]
                         net (fo=1, routed)           0.000    34.048    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1144_n_0
    SLICE_X37Y321        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.101 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_967/CO[3]
                         net (fo=1, routed)           0.000    34.101    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_967_n_0
    SLICE_X37Y322        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.154 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_832/CO[3]
                         net (fo=1, routed)           0.000    34.154    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_832_n_0
    SLICE_X37Y323        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.207 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_707/CO[3]
                         net (fo=1, routed)           0.000    34.207    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_707_n_0
    SLICE_X37Y324        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.260 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_592/CO[3]
                         net (fo=1, routed)           0.007    34.268    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_592_n_0
    SLICE_X37Y325        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.321 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_487/CO[3]
                         net (fo=1, routed)           0.000    34.321    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_487_n_0
    SLICE_X37Y326        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.374 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_392/CO[3]
                         net (fo=1, routed)           0.000    34.374    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_392_n_0
    SLICE_X37Y327        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.427 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_307/CO[3]
                         net (fo=1, routed)           0.000    34.427    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_307_n_0
    SLICE_X37Y328        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.480 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_232/CO[3]
                         net (fo=1, routed)           0.000    34.480    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_232_n_0
    SLICE_X37Y329        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.533 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_167/CO[3]
                         net (fo=1, routed)           0.000    34.533    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_167_n_0
    SLICE_X37Y330        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.586 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_112/CO[3]
                         net (fo=1, routed)           0.000    34.586    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_112_n_0
    SLICE_X37Y331        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.639 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_77/CO[3]
                         net (fo=1, routed)           0.000    34.639    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_77_n_0
    SLICE_X37Y332        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.692 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_72/CO[3]
                         net (fo=1, routed)           0.000    34.692    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_72_n_0
    SLICE_X37Y333        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.745 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_69/CO[3]
                         net (fo=1, routed)           0.000    34.745    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_69_n_0
    SLICE_X37Y334        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    34.822 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_68/CO[1]
                         net (fo=68, routed)          1.822    36.643    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_68_n_2
    SLICE_X40Y317        LUT2 (Prop_lut2_I1_O)        0.122    36.765 r  design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1411/O
                         net (fo=1, routed)           0.000    36.765    design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1411_n_0
    SLICE_X40Y317        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    37.032 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1316/CO[3]
                         net (fo=1, routed)           0.000    37.032    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1316_n_0
    SLICE_X40Y318        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.085 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1227/CO[3]
                         net (fo=1, routed)           0.000    37.085    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1227_n_0
    SLICE_X40Y319        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.138 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1138/CO[3]
                         net (fo=1, routed)           0.000    37.138    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1138_n_0
    SLICE_X40Y320        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.191 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_961/CO[3]
                         net (fo=1, routed)           0.000    37.191    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_961_n_0
    SLICE_X40Y321        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.244 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_826/CO[3]
                         net (fo=1, routed)           0.000    37.244    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_826_n_0
    SLICE_X40Y322        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.297 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_701/CO[3]
                         net (fo=1, routed)           0.000    37.297    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_701_n_0
    SLICE_X40Y323        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.350 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_586/CO[3]
                         net (fo=1, routed)           0.000    37.350    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_586_n_0
    SLICE_X40Y324        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.403 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_481/CO[3]
                         net (fo=1, routed)           0.007    37.410    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_481_n_0
    SLICE_X40Y325        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.463 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_386/CO[3]
                         net (fo=1, routed)           0.000    37.463    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_386_n_0
    SLICE_X40Y326        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.516 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_301/CO[3]
                         net (fo=1, routed)           0.000    37.516    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_301_n_0
    SLICE_X40Y327        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.569 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_226/CO[3]
                         net (fo=1, routed)           0.000    37.569    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_226_n_0
    SLICE_X40Y328        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.622 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_161/CO[3]
                         net (fo=1, routed)           0.000    37.622    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_161_n_0
    SLICE_X40Y329        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.675 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_106/CO[3]
                         net (fo=1, routed)           0.000    37.675    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_106_n_0
    SLICE_X40Y330        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.728 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_62/CO[3]
                         net (fo=1, routed)           0.000    37.728    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_62_n_0
    SLICE_X40Y331        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.781 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    37.781    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_35_n_0
    SLICE_X40Y332        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.834 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_32/CO[3]
                         net (fo=1, routed)           0.000    37.834    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_32_n_0
    SLICE_X40Y333        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    37.911 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_31/CO[1]
                         net (fo=68, routed)          1.622    39.534    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_31_n_2
    SLICE_X43Y320        LUT2 (Prop_lut2_I1_O)        0.122    39.656 r  design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1406/O
                         net (fo=1, routed)           0.000    39.656    design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1406_n_0
    SLICE_X43Y320        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    39.923 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1311/CO[3]
                         net (fo=1, routed)           0.000    39.923    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1311_n_0
    SLICE_X43Y321        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    39.976 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1222/CO[3]
                         net (fo=1, routed)           0.000    39.976    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1222_n_0
    SLICE_X43Y322        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    40.029 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1133/CO[3]
                         net (fo=1, routed)           0.000    40.029    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1133_n_0
    SLICE_X43Y323        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    40.082 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_956/CO[3]
                         net (fo=1, routed)           0.000    40.082    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_956_n_0
    SLICE_X43Y324        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    40.135 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_821/CO[3]
                         net (fo=1, routed)           0.007    40.142    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_821_n_0
    SLICE_X43Y325        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    40.195 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_696/CO[3]
                         net (fo=1, routed)           0.000    40.195    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_696_n_0
    SLICE_X43Y326        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    40.248 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_581/CO[3]
                         net (fo=1, routed)           0.000    40.248    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_581_n_0
    SLICE_X43Y327        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    40.301 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_476/CO[3]
                         net (fo=1, routed)           0.000    40.301    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_476_n_0
    SLICE_X43Y328        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    40.354 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_381/CO[3]
                         net (fo=1, routed)           0.000    40.354    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_381_n_0
    SLICE_X43Y329        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    40.407 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_296/CO[3]
                         net (fo=1, routed)           0.000    40.407    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_296_n_0
    SLICE_X43Y330        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    40.460 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_221/CO[3]
                         net (fo=1, routed)           0.000    40.460    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_221_n_0
    SLICE_X43Y331        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    40.513 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_156/CO[3]
                         net (fo=1, routed)           0.000    40.513    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_156_n_0
    SLICE_X43Y332        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    40.566 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_101/CO[3]
                         net (fo=1, routed)           0.000    40.566    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_101_n_0
    SLICE_X43Y333        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    40.619 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_57/CO[3]
                         net (fo=1, routed)           0.000    40.619    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_57_n_0
    SLICE_X43Y334        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    40.672 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    40.672    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_26_n_0
    SLICE_X43Y335        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    40.725 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    40.725    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_13_n_0
    SLICE_X43Y336        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    40.802 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_12/CO[1]
                         net (fo=68, routed)          1.705    42.507    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_12_n_2
    SLICE_X44Y320        LUT2 (Prop_lut2_I1_O)        0.122    42.629 r  design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1402/O
                         net (fo=1, routed)           0.000    42.629    design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1402_n_0
    SLICE_X44Y320        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    42.896 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1310/CO[3]
                         net (fo=1, routed)           0.000    42.896    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1310_n_0
    SLICE_X44Y321        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    42.949 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1221/CO[3]
                         net (fo=1, routed)           0.000    42.949    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1221_n_0
    SLICE_X44Y322        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.002 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1132/CO[3]
                         net (fo=1, routed)           0.000    43.002    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1132_n_0
    SLICE_X44Y323        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.055 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_955/CO[3]
                         net (fo=1, routed)           0.000    43.055    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_955_n_0
    SLICE_X44Y324        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.108 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_820/CO[3]
                         net (fo=1, routed)           0.007    43.115    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_820_n_0
    SLICE_X44Y325        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.168 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_695/CO[3]
                         net (fo=1, routed)           0.000    43.168    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_695_n_0
    SLICE_X44Y326        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.221 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_580/CO[3]
                         net (fo=1, routed)           0.000    43.221    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_580_n_0
    SLICE_X44Y327        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.274 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_475/CO[3]
                         net (fo=1, routed)           0.000    43.274    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_475_n_0
    SLICE_X44Y328        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.327 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_380/CO[3]
                         net (fo=1, routed)           0.000    43.327    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_380_n_0
    SLICE_X44Y329        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.380 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_295/CO[3]
                         net (fo=1, routed)           0.000    43.380    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_295_n_0
    SLICE_X44Y330        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.433 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_220/CO[3]
                         net (fo=1, routed)           0.000    43.433    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_220_n_0
    SLICE_X44Y331        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.486 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_155/CO[3]
                         net (fo=1, routed)           0.000    43.486    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_155_n_0
    SLICE_X44Y332        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.539 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_100/CO[3]
                         net (fo=1, routed)           0.000    43.539    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_100_n_0
    SLICE_X44Y333        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.592 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_56/CO[3]
                         net (fo=1, routed)           0.000    43.592    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_56_n_0
    SLICE_X44Y334        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.645 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.645    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_25_n_0
    SLICE_X44Y335        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.698 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000    43.698    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_11_n_0
    SLICE_X44Y336        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    43.775 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_7/CO[1]
                         net (fo=69, routed)          1.965    45.740    design_1_i/FREQ_counter_PSK/inst/FTW1[15]
    SLICE_X46Y320        LUT2 (Prop_lut2_I1_O)        0.122    45.862 r  design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1461/O
                         net (fo=1, routed)           0.000    45.862    design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1461_n_0
    SLICE_X46Y320        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    46.118 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1384/CO[3]
                         net (fo=1, routed)           0.000    46.118    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1384_n_0
    SLICE_X46Y321        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    46.172 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1295/CO[3]
                         net (fo=1, routed)           0.000    46.172    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1295_n_0
    SLICE_X46Y322        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    46.226 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1206/CO[3]
                         net (fo=1, routed)           0.000    46.226    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1206_n_0
    SLICE_X46Y323        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    46.280 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1117/CO[3]
                         net (fo=1, routed)           0.000    46.280    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1117_n_0
    SLICE_X46Y324        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    46.334 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_940/CO[3]
                         net (fo=1, routed)           0.007    46.342    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_940_n_0
    SLICE_X46Y325        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    46.396 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_805/CO[3]
                         net (fo=1, routed)           0.000    46.396    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_805_n_0
    SLICE_X46Y326        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    46.450 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_680/CO[3]
                         net (fo=1, routed)           0.000    46.450    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_680_n_0
    SLICE_X46Y327        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    46.504 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_565/CO[3]
                         net (fo=1, routed)           0.000    46.504    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_565_n_0
    SLICE_X46Y328        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    46.558 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_460/CO[3]
                         net (fo=1, routed)           0.000    46.558    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_460_n_0
    SLICE_X46Y329        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    46.612 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_365/CO[3]
                         net (fo=1, routed)           0.000    46.612    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_365_n_0
    SLICE_X46Y330        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    46.666 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_280/CO[3]
                         net (fo=1, routed)           0.000    46.666    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_280_n_0
    SLICE_X46Y331        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    46.720 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_205/CO[3]
                         net (fo=1, routed)           0.000    46.720    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_205_n_0
    SLICE_X46Y332        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    46.774 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_140/CO[3]
                         net (fo=1, routed)           0.000    46.774    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_140_n_0
    SLICE_X46Y333        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    46.828 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_85/CO[3]
                         net (fo=1, routed)           0.000    46.828    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_85_n_0
    SLICE_X46Y334        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    46.882 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    46.882    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_41_n_0
    SLICE_X46Y335        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    46.936 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    46.936    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_16_n_0
    SLICE_X46Y336        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    47.012 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_8/CO[1]
                         net (fo=69, routed)          1.795    48.806    design_1_i/FREQ_counter_PSK/inst/FTW1[14]
    SLICE_X47Y320        LUT2 (Prop_lut2_I1_O)        0.124    48.930 r  design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1465/O
                         net (fo=1, routed)           0.000    48.930    design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1465_n_0
    SLICE_X47Y320        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    49.197 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1389/CO[3]
                         net (fo=1, routed)           0.000    49.197    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1389_n_0
    SLICE_X47Y321        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    49.250 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1300/CO[3]
                         net (fo=1, routed)           0.000    49.250    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1300_n_0
    SLICE_X47Y322        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    49.303 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1211/CO[3]
                         net (fo=1, routed)           0.000    49.303    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1211_n_0
    SLICE_X47Y323        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    49.356 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1122/CO[3]
                         net (fo=1, routed)           0.000    49.356    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1122_n_0
    SLICE_X47Y324        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    49.409 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_945/CO[3]
                         net (fo=1, routed)           0.007    49.417    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_945_n_0
    SLICE_X47Y325        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    49.470 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_810/CO[3]
                         net (fo=1, routed)           0.000    49.470    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_810_n_0
    SLICE_X47Y326        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    49.523 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_685/CO[3]
                         net (fo=1, routed)           0.000    49.523    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_685_n_0
    SLICE_X47Y327        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    49.576 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_570/CO[3]
                         net (fo=1, routed)           0.000    49.576    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_570_n_0
    SLICE_X47Y328        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    49.629 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_465/CO[3]
                         net (fo=1, routed)           0.000    49.629    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_465_n_0
    SLICE_X47Y329        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    49.682 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_370/CO[3]
                         net (fo=1, routed)           0.000    49.682    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_370_n_0
    SLICE_X47Y330        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    49.735 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_285/CO[3]
                         net (fo=1, routed)           0.000    49.735    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_285_n_0
    SLICE_X47Y331        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    49.788 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_210/CO[3]
                         net (fo=1, routed)           0.000    49.788    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_210_n_0
    SLICE_X47Y332        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    49.841 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_145/CO[3]
                         net (fo=1, routed)           0.000    49.841    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_145_n_0
    SLICE_X47Y333        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    49.894 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_90/CO[3]
                         net (fo=1, routed)           0.000    49.894    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_90_n_0
    SLICE_X47Y334        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    49.947 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    49.947    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_46_n_0
    SLICE_X47Y335        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    50.000 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_19/CO[3]
                         net (fo=1, routed)           0.000    50.000    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_19_n_0
    SLICE_X47Y336        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    50.077 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_9/CO[1]
                         net (fo=69, routed)          2.361    52.438    design_1_i/FREQ_counter_PSK/inst/FTW1[13]
    SLICE_X48Y318        LUT2 (Prop_lut2_I1_O)        0.122    52.560 r  design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1469/O
                         net (fo=1, routed)           0.000    52.560    design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1469_n_0
    SLICE_X48Y318        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    52.816 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1394/CO[3]
                         net (fo=1, routed)           0.000    52.816    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1394_n_0
    SLICE_X48Y319        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    52.870 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1305/CO[3]
                         net (fo=1, routed)           0.000    52.870    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1305_n_0
    SLICE_X48Y320        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    52.924 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1216/CO[3]
                         net (fo=1, routed)           0.000    52.924    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1216_n_0
    SLICE_X48Y321        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    52.978 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1127/CO[3]
                         net (fo=1, routed)           0.000    52.978    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1127_n_0
    SLICE_X48Y322        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    53.032 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_950/CO[3]
                         net (fo=1, routed)           0.000    53.032    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_950_n_0
    SLICE_X48Y323        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    53.086 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_815/CO[3]
                         net (fo=1, routed)           0.000    53.086    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_815_n_0
    SLICE_X48Y324        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    53.140 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_690/CO[3]
                         net (fo=1, routed)           0.007    53.147    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_690_n_0
    SLICE_X48Y325        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    53.201 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_575/CO[3]
                         net (fo=1, routed)           0.000    53.201    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_575_n_0
    SLICE_X48Y326        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    53.255 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_470/CO[3]
                         net (fo=1, routed)           0.000    53.255    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_470_n_0
    SLICE_X48Y327        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    53.309 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_375/CO[3]
                         net (fo=1, routed)           0.000    53.309    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_375_n_0
    SLICE_X48Y328        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    53.363 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_290/CO[3]
                         net (fo=1, routed)           0.000    53.363    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_290_n_0
    SLICE_X48Y329        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    53.417 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_215/CO[3]
                         net (fo=1, routed)           0.000    53.417    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_215_n_0
    SLICE_X48Y330        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    53.471 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_150/CO[3]
                         net (fo=1, routed)           0.000    53.471    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_150_n_0
    SLICE_X48Y331        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    53.525 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_95/CO[3]
                         net (fo=1, routed)           0.000    53.525    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_95_n_0
    SLICE_X48Y332        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    53.579 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    53.579    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_51_n_0
    SLICE_X48Y333        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    53.633 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_22/CO[3]
                         net (fo=1, routed)           0.000    53.633    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_22_n_0
    SLICE_X48Y334        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    53.709 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_10/CO[1]
                         net (fo=69, routed)          2.195    55.905    design_1_i/FREQ_counter_PSK/inst/FTW1[12]
    SLICE_X45Y317        LUT5 (Prop_lut5_I1_O)        0.124    56.029 r  design_1_i/FREQ_counter_PSK/inst/FTW[11]_i_306/O
                         net (fo=1, routed)           0.000    56.029    design_1_i/FREQ_counter_PSK/inst/FTW[11]_i_306_n_0
    SLICE_X45Y317        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    56.288 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_282/CO[3]
                         net (fo=1, routed)           0.000    56.288    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_282_n_0
    SLICE_X45Y318        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    56.341 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_262/CO[3]
                         net (fo=1, routed)           0.000    56.341    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_262_n_0
    SLICE_X45Y319        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    56.394 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_242/CO[3]
                         net (fo=1, routed)           0.000    56.394    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_242_n_0
    SLICE_X45Y320        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    56.447 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_222/CO[3]
                         net (fo=1, routed)           0.000    56.447    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_222_n_0
    SLICE_X45Y321        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    56.500 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_202/CO[3]
                         net (fo=1, routed)           0.000    56.500    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_202_n_0
    SLICE_X45Y322        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    56.553 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_182/CO[3]
                         net (fo=1, routed)           0.000    56.553    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_182_n_0
    SLICE_X45Y323        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    56.606 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_162/CO[3]
                         net (fo=1, routed)           0.000    56.606    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_162_n_0
    SLICE_X45Y324        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    56.659 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_142/CO[3]
                         net (fo=1, routed)           0.007    56.666    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_142_n_0
    SLICE_X45Y325        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    56.719 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_122/CO[3]
                         net (fo=1, routed)           0.000    56.719    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_122_n_0
    SLICE_X45Y326        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    56.772 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_102/CO[3]
                         net (fo=1, routed)           0.000    56.772    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_102_n_0
    SLICE_X45Y327        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    56.825 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_82/CO[3]
                         net (fo=1, routed)           0.000    56.825    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_82_n_0
    SLICE_X45Y328        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    56.878 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_62/CO[3]
                         net (fo=1, routed)           0.000    56.878    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_62_n_0
    SLICE_X45Y329        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    56.931 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_42/CO[3]
                         net (fo=1, routed)           0.000    56.931    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_42_n_0
    SLICE_X45Y330        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    56.984 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_22/CO[3]
                         net (fo=1, routed)           0.000    56.984    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_22_n_0
    SLICE_X45Y331        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    57.037 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    57.037    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_10_n_0
    SLICE_X45Y332        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    57.114 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_6/CO[1]
                         net (fo=69, routed)          2.625    59.739    design_1_i/FREQ_counter_PSK/inst/FTW1[11]
    SLICE_X43Y298        LUT5 (Prop_lut5_I1_O)        0.122    59.861 r  design_1_i/FREQ_counter_PSK/inst/FTW[11]_i_327/O
                         net (fo=1, routed)           0.000    59.861    design_1_i/FREQ_counter_PSK/inst/FTW[11]_i_327_n_0
    SLICE_X43Y298        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    60.054 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_307/CO[3]
                         net (fo=1, routed)           0.000    60.054    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_307_n_0
    SLICE_X43Y299        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    60.107 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_287/CO[3]
                         net (fo=1, routed)           0.001    60.108    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_287_n_0
    SLICE_X43Y300        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    60.161 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_267/CO[3]
                         net (fo=1, routed)           0.000    60.161    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_267_n_0
    SLICE_X43Y301        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    60.214 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_247/CO[3]
                         net (fo=1, routed)           0.000    60.214    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_247_n_0
    SLICE_X43Y302        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    60.267 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_227/CO[3]
                         net (fo=1, routed)           0.000    60.267    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_227_n_0
    SLICE_X43Y303        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    60.320 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_207/CO[3]
                         net (fo=1, routed)           0.000    60.320    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_207_n_0
    SLICE_X43Y304        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    60.373 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_187/CO[3]
                         net (fo=1, routed)           0.000    60.373    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_187_n_0
    SLICE_X43Y305        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    60.426 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_167/CO[3]
                         net (fo=1, routed)           0.000    60.426    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_167_n_0
    SLICE_X43Y306        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    60.479 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_147/CO[3]
                         net (fo=1, routed)           0.000    60.479    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_147_n_0
    SLICE_X43Y307        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    60.532 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_127/CO[3]
                         net (fo=1, routed)           0.000    60.532    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_127_n_0
    SLICE_X43Y308        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    60.585 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_107/CO[3]
                         net (fo=1, routed)           0.000    60.585    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_107_n_0
    SLICE_X43Y309        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    60.638 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_87/CO[3]
                         net (fo=1, routed)           0.000    60.638    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_87_n_0
    SLICE_X43Y310        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    60.691 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_67/CO[3]
                         net (fo=1, routed)           0.000    60.691    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_67_n_0
    SLICE_X43Y311        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    60.744 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_47/CO[3]
                         net (fo=1, routed)           0.000    60.744    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_47_n_0
    SLICE_X43Y312        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    60.797 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_27/CO[3]
                         net (fo=1, routed)           0.000    60.797    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_27_n_0
    SLICE_X43Y313        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    60.850 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.850    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_13_n_0
    SLICE_X43Y314        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    60.927 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_7/CO[1]
                         net (fo=69, routed)          1.994    62.920    design_1_i/FREQ_counter_PSK/inst/FTW1[10]
    SLICE_X44Y298        LUT2 (Prop_lut2_I1_O)        0.122    63.042 r  design_1_i/FREQ_counter_PSK/inst/FTW[11]_i_333/O
                         net (fo=1, routed)           0.000    63.042    design_1_i/FREQ_counter_PSK/inst/FTW[11]_i_333_n_0
    SLICE_X44Y298        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    63.309 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_312/CO[3]
                         net (fo=1, routed)           0.000    63.309    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_312_n_0
    SLICE_X44Y299        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    63.362 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_292/CO[3]
                         net (fo=1, routed)           0.001    63.363    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_292_n_0
    SLICE_X44Y300        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    63.416 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_272/CO[3]
                         net (fo=1, routed)           0.000    63.416    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_272_n_0
    SLICE_X44Y301        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    63.469 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_252/CO[3]
                         net (fo=1, routed)           0.000    63.469    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_252_n_0
    SLICE_X44Y302        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    63.522 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_232/CO[3]
                         net (fo=1, routed)           0.000    63.522    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_232_n_0
    SLICE_X44Y303        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    63.575 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_212/CO[3]
                         net (fo=1, routed)           0.000    63.575    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_212_n_0
    SLICE_X44Y304        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    63.628 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_192/CO[3]
                         net (fo=1, routed)           0.000    63.628    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_192_n_0
    SLICE_X44Y305        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    63.681 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_172/CO[3]
                         net (fo=1, routed)           0.000    63.681    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_172_n_0
    SLICE_X44Y306        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    63.734 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_152/CO[3]
                         net (fo=1, routed)           0.000    63.734    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_152_n_0
    SLICE_X44Y307        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    63.787 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_132/CO[3]
                         net (fo=1, routed)           0.000    63.787    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_132_n_0
    SLICE_X44Y308        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    63.840 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_112/CO[3]
                         net (fo=1, routed)           0.000    63.840    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_112_n_0
    SLICE_X44Y309        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    63.893 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_92/CO[3]
                         net (fo=1, routed)           0.000    63.893    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_92_n_0
    SLICE_X44Y310        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    63.946 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_72/CO[3]
                         net (fo=1, routed)           0.000    63.946    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_72_n_0
    SLICE_X44Y311        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    63.999 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_52/CO[3]
                         net (fo=1, routed)           0.000    63.999    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_52_n_0
    SLICE_X44Y312        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    64.052 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    64.052    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_32_n_0
    SLICE_X44Y313        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    64.105 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_16/CO[3]
                         net (fo=1, routed)           0.000    64.105    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_16_n_0
    SLICE_X44Y314        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    64.182 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_8/CO[1]
                         net (fo=69, routed)          1.943    66.125    design_1_i/FREQ_counter_PSK/inst/FTW1[9]
    SLICE_X47Y298        LUT2 (Prop_lut2_I1_O)        0.122    66.247 r  design_1_i/FREQ_counter_PSK/inst/FTW[11]_i_337/O
                         net (fo=1, routed)           0.000    66.247    design_1_i/FREQ_counter_PSK/inst/FTW[11]_i_337_n_0
    SLICE_X47Y298        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    66.514 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_317/CO[3]
                         net (fo=1, routed)           0.000    66.514    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_317_n_0
    SLICE_X47Y299        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    66.567 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_297/CO[3]
                         net (fo=1, routed)           0.001    66.568    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_297_n_0
    SLICE_X47Y300        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    66.621 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_277/CO[3]
                         net (fo=1, routed)           0.000    66.621    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_277_n_0
    SLICE_X47Y301        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    66.674 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_257/CO[3]
                         net (fo=1, routed)           0.000    66.674    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_257_n_0
    SLICE_X47Y302        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    66.727 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_237/CO[3]
                         net (fo=1, routed)           0.000    66.727    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_237_n_0
    SLICE_X47Y303        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    66.780 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_217/CO[3]
                         net (fo=1, routed)           0.000    66.780    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_217_n_0
    SLICE_X47Y304        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    66.833 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_197/CO[3]
                         net (fo=1, routed)           0.000    66.833    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_197_n_0
    SLICE_X47Y305        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    66.886 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_177/CO[3]
                         net (fo=1, routed)           0.000    66.886    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_177_n_0
    SLICE_X47Y306        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    66.939 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_157/CO[3]
                         net (fo=1, routed)           0.000    66.939    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_157_n_0
    SLICE_X47Y307        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    66.992 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_137/CO[3]
                         net (fo=1, routed)           0.000    66.992    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_137_n_0
    SLICE_X47Y308        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    67.045 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_117/CO[3]
                         net (fo=1, routed)           0.000    67.045    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_117_n_0
    SLICE_X47Y309        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    67.098 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_97/CO[3]
                         net (fo=1, routed)           0.000    67.098    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_97_n_0
    SLICE_X47Y310        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    67.151 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_77/CO[3]
                         net (fo=1, routed)           0.000    67.151    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_77_n_0
    SLICE_X47Y311        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    67.204 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_57/CO[3]
                         net (fo=1, routed)           0.000    67.204    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_57_n_0
    SLICE_X47Y312        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    67.257 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_37/CO[3]
                         net (fo=1, routed)           0.000    67.257    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_37_n_0
    SLICE_X47Y313        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    67.310 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    67.310    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_19_n_0
    SLICE_X47Y314        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    67.387 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_9/CO[1]
                         net (fo=69, routed)          1.821    69.207    design_1_i/FREQ_counter_PSK/inst/FTW1[8]
    SLICE_X46Y298        LUT2 (Prop_lut2_I1_O)        0.122    69.329 r  design_1_i/FREQ_counter_PSK/inst/FTW[7]_i_325/O
                         net (fo=1, routed)           0.000    69.329    design_1_i/FREQ_counter_PSK/inst/FTW[7]_i_325_n_0
    SLICE_X46Y298        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    69.585 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_302/CO[3]
                         net (fo=1, routed)           0.000    69.585    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_302_n_0
    SLICE_X46Y299        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    69.639 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_282/CO[3]
                         net (fo=1, routed)           0.001    69.640    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_282_n_0
    SLICE_X46Y300        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    69.694 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_262/CO[3]
                         net (fo=1, routed)           0.000    69.694    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_262_n_0
    SLICE_X46Y301        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    69.748 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_242/CO[3]
                         net (fo=1, routed)           0.000    69.748    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_242_n_0
    SLICE_X46Y302        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    69.802 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_222/CO[3]
                         net (fo=1, routed)           0.000    69.802    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_222_n_0
    SLICE_X46Y303        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    69.856 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_202/CO[3]
                         net (fo=1, routed)           0.000    69.856    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_202_n_0
    SLICE_X46Y304        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    69.910 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_182/CO[3]
                         net (fo=1, routed)           0.000    69.910    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_182_n_0
    SLICE_X46Y305        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    69.964 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_162/CO[3]
                         net (fo=1, routed)           0.000    69.964    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_162_n_0
    SLICE_X46Y306        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    70.018 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_142/CO[3]
                         net (fo=1, routed)           0.000    70.018    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_142_n_0
    SLICE_X46Y307        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    70.072 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_122/CO[3]
                         net (fo=1, routed)           0.000    70.072    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_122_n_0
    SLICE_X46Y308        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    70.126 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_102/CO[3]
                         net (fo=1, routed)           0.000    70.126    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_102_n_0
    SLICE_X46Y309        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    70.180 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_82/CO[3]
                         net (fo=1, routed)           0.000    70.180    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_82_n_0
    SLICE_X46Y310        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    70.234 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_62/CO[3]
                         net (fo=1, routed)           0.000    70.234    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_62_n_0
    SLICE_X46Y311        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    70.288 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_42/CO[3]
                         net (fo=1, routed)           0.000    70.288    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_42_n_0
    SLICE_X46Y312        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    70.342 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.000    70.342    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_22_n_0
    SLICE_X46Y313        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    70.396 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    70.396    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_10_n_0
    SLICE_X46Y314        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    70.472 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_6/CO[1]
                         net (fo=69, routed)          1.980    72.452    design_1_i/FREQ_counter_PSK/inst/FTW1[7]
    SLICE_X37Y300        LUT5 (Prop_lut5_I1_O)        0.124    72.576 r  design_1_i/FREQ_counter_PSK/inst/FTW[7]_i_327/O
                         net (fo=1, routed)           0.000    72.576    design_1_i/FREQ_counter_PSK/inst/FTW[7]_i_327_n_0
    SLICE_X37Y300        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    72.769 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_307/CO[3]
                         net (fo=1, routed)           0.000    72.769    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_307_n_0
    SLICE_X37Y301        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    72.822 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_287/CO[3]
                         net (fo=1, routed)           0.000    72.822    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_287_n_0
    SLICE_X37Y302        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    72.875 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_267/CO[3]
                         net (fo=1, routed)           0.000    72.875    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_267_n_0
    SLICE_X37Y303        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    72.928 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_247/CO[3]
                         net (fo=1, routed)           0.000    72.928    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_247_n_0
    SLICE_X37Y304        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    72.981 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_227/CO[3]
                         net (fo=1, routed)           0.000    72.981    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_227_n_0
    SLICE_X37Y305        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    73.034 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_207/CO[3]
                         net (fo=1, routed)           0.000    73.034    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_207_n_0
    SLICE_X37Y306        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    73.087 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_187/CO[3]
                         net (fo=1, routed)           0.000    73.087    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_187_n_0
    SLICE_X37Y307        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    73.140 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_167/CO[3]
                         net (fo=1, routed)           0.000    73.140    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_167_n_0
    SLICE_X37Y308        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    73.193 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_147/CO[3]
                         net (fo=1, routed)           0.000    73.193    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_147_n_0
    SLICE_X37Y309        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    73.246 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_127/CO[3]
                         net (fo=1, routed)           0.000    73.246    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_127_n_0
    SLICE_X37Y310        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    73.299 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_107/CO[3]
                         net (fo=1, routed)           0.000    73.299    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_107_n_0
    SLICE_X37Y311        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    73.352 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_87/CO[3]
                         net (fo=1, routed)           0.000    73.352    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_87_n_0
    SLICE_X37Y312        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    73.405 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_67/CO[3]
                         net (fo=1, routed)           0.000    73.405    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_67_n_0
    SLICE_X37Y313        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    73.458 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_47/CO[3]
                         net (fo=1, routed)           0.000    73.458    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_47_n_0
    SLICE_X37Y314        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    73.511 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_27/CO[3]
                         net (fo=1, routed)           0.000    73.511    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_27_n_0
    SLICE_X37Y315        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    73.564 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000    73.564    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_13_n_0
    SLICE_X37Y316        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    73.641 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_7/CO[1]
                         net (fo=69, routed)          1.989    75.630    design_1_i/FREQ_counter_PSK/inst/FTW1[6]
    SLICE_X36Y300        LUT2 (Prop_lut2_I1_O)        0.122    75.752 r  design_1_i/FREQ_counter_PSK/inst/FTW[7]_i_333/O
                         net (fo=1, routed)           0.000    75.752    design_1_i/FREQ_counter_PSK/inst/FTW[7]_i_333_n_0
    SLICE_X36Y300        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    76.008 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_312/CO[3]
                         net (fo=1, routed)           0.000    76.008    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_312_n_0
    SLICE_X36Y301        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    76.062 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_292/CO[3]
                         net (fo=1, routed)           0.000    76.062    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_292_n_0
    SLICE_X36Y302        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    76.116 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_272/CO[3]
                         net (fo=1, routed)           0.000    76.116    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_272_n_0
    SLICE_X36Y303        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    76.170 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_252/CO[3]
                         net (fo=1, routed)           0.000    76.170    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_252_n_0
    SLICE_X36Y304        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    76.224 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_232/CO[3]
                         net (fo=1, routed)           0.000    76.224    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_232_n_0
    SLICE_X36Y305        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    76.278 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_212/CO[3]
                         net (fo=1, routed)           0.000    76.278    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_212_n_0
    SLICE_X36Y306        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    76.332 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_192/CO[3]
                         net (fo=1, routed)           0.000    76.332    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_192_n_0
    SLICE_X36Y307        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    76.386 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_172/CO[3]
                         net (fo=1, routed)           0.000    76.386    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_172_n_0
    SLICE_X36Y308        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    76.440 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_152/CO[3]
                         net (fo=1, routed)           0.000    76.440    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_152_n_0
    SLICE_X36Y309        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    76.494 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_132/CO[3]
                         net (fo=1, routed)           0.000    76.494    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_132_n_0
    SLICE_X36Y310        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    76.548 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_112/CO[3]
                         net (fo=1, routed)           0.000    76.548    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_112_n_0
    SLICE_X36Y311        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    76.602 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_92/CO[3]
                         net (fo=1, routed)           0.000    76.602    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_92_n_0
    SLICE_X36Y312        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    76.656 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_72/CO[3]
                         net (fo=1, routed)           0.000    76.656    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_72_n_0
    SLICE_X36Y313        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    76.710 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_52/CO[3]
                         net (fo=1, routed)           0.000    76.710    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_52_n_0
    SLICE_X36Y314        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    76.764 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_32/CO[3]
                         net (fo=1, routed)           0.000    76.764    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_32_n_0
    SLICE_X36Y315        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    76.818 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    76.818    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_16_n_0
    SLICE_X36Y316        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    76.894 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_8/CO[1]
                         net (fo=69, routed)          2.173    79.067    design_1_i/FREQ_counter_PSK/inst/FTW1[5]
    SLICE_X33Y300        LUT2 (Prop_lut2_I1_O)        0.124    79.191 r  design_1_i/FREQ_counter_PSK/inst/FTW[7]_i_337/O
                         net (fo=1, routed)           0.000    79.191    design_1_i/FREQ_counter_PSK/inst/FTW[7]_i_337_n_0
    SLICE_X33Y300        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    79.458 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_317/CO[3]
                         net (fo=1, routed)           0.000    79.458    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_317_n_0
    SLICE_X33Y301        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    79.511 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_297/CO[3]
                         net (fo=1, routed)           0.000    79.511    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_297_n_0
    SLICE_X33Y302        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    79.564 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_277/CO[3]
                         net (fo=1, routed)           0.000    79.564    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_277_n_0
    SLICE_X33Y303        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    79.617 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_257/CO[3]
                         net (fo=1, routed)           0.000    79.617    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_257_n_0
    SLICE_X33Y304        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    79.670 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_237/CO[3]
                         net (fo=1, routed)           0.000    79.670    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_237_n_0
    SLICE_X33Y305        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    79.723 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_217/CO[3]
                         net (fo=1, routed)           0.000    79.723    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_217_n_0
    SLICE_X33Y306        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    79.776 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_197/CO[3]
                         net (fo=1, routed)           0.000    79.776    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_197_n_0
    SLICE_X33Y307        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    79.829 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_177/CO[3]
                         net (fo=1, routed)           0.000    79.829    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_177_n_0
    SLICE_X33Y308        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    79.882 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_157/CO[3]
                         net (fo=1, routed)           0.000    79.882    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_157_n_0
    SLICE_X33Y309        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    79.935 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_137/CO[3]
                         net (fo=1, routed)           0.000    79.935    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_137_n_0
    SLICE_X33Y310        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    79.988 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_117/CO[3]
                         net (fo=1, routed)           0.000    79.988    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_117_n_0
    SLICE_X33Y311        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    80.041 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_97/CO[3]
                         net (fo=1, routed)           0.000    80.041    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_97_n_0
    SLICE_X33Y312        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    80.094 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_77/CO[3]
                         net (fo=1, routed)           0.000    80.094    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_77_n_0
    SLICE_X33Y313        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    80.147 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_57/CO[3]
                         net (fo=1, routed)           0.000    80.147    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_57_n_0
    SLICE_X33Y314        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    80.200 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_37/CO[3]
                         net (fo=1, routed)           0.000    80.200    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_37_n_0
    SLICE_X33Y315        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    80.253 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.253    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_19_n_0
    SLICE_X33Y316        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    80.330 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_9/CO[1]
                         net (fo=69, routed)          2.311    82.641    design_1_i/FREQ_counter_PSK/inst/FTW1[4]
    SLICE_X27Y300        LUT5 (Prop_lut5_I1_O)        0.122    82.763 r  design_1_i/FREQ_counter_PSK/inst/FTW[3]_i_323/O
                         net (fo=1, routed)           0.000    82.763    design_1_i/FREQ_counter_PSK/inst/FTW[3]_i_323_n_0
    SLICE_X27Y300        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    82.956 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_302/CO[3]
                         net (fo=1, routed)           0.000    82.956    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_302_n_0
    SLICE_X27Y301        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    83.009 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_282/CO[3]
                         net (fo=1, routed)           0.000    83.009    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_282_n_0
    SLICE_X27Y302        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    83.062 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_262/CO[3]
                         net (fo=1, routed)           0.000    83.062    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_262_n_0
    SLICE_X27Y303        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    83.115 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_242/CO[3]
                         net (fo=1, routed)           0.000    83.115    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_242_n_0
    SLICE_X27Y304        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    83.168 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_222/CO[3]
                         net (fo=1, routed)           0.000    83.168    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_222_n_0
    SLICE_X27Y305        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    83.221 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_202/CO[3]
                         net (fo=1, routed)           0.000    83.221    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_202_n_0
    SLICE_X27Y306        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    83.274 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_182/CO[3]
                         net (fo=1, routed)           0.000    83.274    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_182_n_0
    SLICE_X27Y307        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    83.327 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_162/CO[3]
                         net (fo=1, routed)           0.000    83.327    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_162_n_0
    SLICE_X27Y308        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    83.380 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    83.380    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_142_n_0
    SLICE_X27Y309        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    83.433 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_122/CO[3]
                         net (fo=1, routed)           0.000    83.433    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_122_n_0
    SLICE_X27Y310        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    83.486 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000    83.486    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_102_n_0
    SLICE_X27Y311        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    83.539 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_82/CO[3]
                         net (fo=1, routed)           0.000    83.539    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_82_n_0
    SLICE_X27Y312        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    83.592 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    83.592    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_62_n_0
    SLICE_X27Y313        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    83.645 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_42/CO[3]
                         net (fo=1, routed)           0.000    83.645    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_42_n_0
    SLICE_X27Y314        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    83.698 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.000    83.698    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_22_n_0
    SLICE_X27Y315        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    83.751 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    83.751    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_11_n_0
    SLICE_X27Y316        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    83.828 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_7/CO[1]
                         net (fo=69, routed)          2.134    85.962    design_1_i/FREQ_counter_PSK/inst/FTW1[3]
    SLICE_X28Y300        LUT5 (Prop_lut5_I1_O)        0.122    86.084 r  design_1_i/FREQ_counter_PSK/inst/FTW[3]_i_327/O
                         net (fo=1, routed)           0.000    86.084    design_1_i/FREQ_counter_PSK/inst/FTW[3]_i_327_n_0
    SLICE_X28Y300        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    86.277 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_307/CO[3]
                         net (fo=1, routed)           0.000    86.277    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_307_n_0
    SLICE_X28Y301        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    86.330 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_287/CO[3]
                         net (fo=1, routed)           0.000    86.330    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_287_n_0
    SLICE_X28Y302        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    86.383 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_267/CO[3]
                         net (fo=1, routed)           0.000    86.383    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_267_n_0
    SLICE_X28Y303        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    86.436 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_247/CO[3]
                         net (fo=1, routed)           0.000    86.436    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_247_n_0
    SLICE_X28Y304        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    86.489 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_227/CO[3]
                         net (fo=1, routed)           0.000    86.489    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_227_n_0
    SLICE_X28Y305        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    86.542 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_207/CO[3]
                         net (fo=1, routed)           0.000    86.542    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_207_n_0
    SLICE_X28Y306        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    86.595 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_187/CO[3]
                         net (fo=1, routed)           0.000    86.595    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_187_n_0
    SLICE_X28Y307        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    86.648 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_167/CO[3]
                         net (fo=1, routed)           0.000    86.648    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_167_n_0
    SLICE_X28Y308        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    86.701 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_147/CO[3]
                         net (fo=1, routed)           0.000    86.701    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_147_n_0
    SLICE_X28Y309        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    86.754 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_127/CO[3]
                         net (fo=1, routed)           0.000    86.754    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_127_n_0
    SLICE_X28Y310        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    86.807 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_107/CO[3]
                         net (fo=1, routed)           0.000    86.807    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_107_n_0
    SLICE_X28Y311        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    86.860 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_87/CO[3]
                         net (fo=1, routed)           0.000    86.860    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_87_n_0
    SLICE_X28Y312        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    86.913 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    86.913    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_67_n_0
    SLICE_X28Y313        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    86.966 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    86.966    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_47_n_0
    SLICE_X28Y314        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    87.019 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_27/CO[3]
                         net (fo=1, routed)           0.000    87.019    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_27_n_0
    SLICE_X28Y315        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    87.072 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    87.072    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_14_n_0
    SLICE_X28Y316        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    87.149 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_8/CO[1]
                         net (fo=69, routed)          1.981    89.130    design_1_i/FREQ_counter_PSK/inst/FTW1[2]
    SLICE_X29Y300        LUT5 (Prop_lut5_I1_O)        0.122    89.252 r  design_1_i/FREQ_counter_PSK/inst/FTW[3]_i_331/O
                         net (fo=1, routed)           0.000    89.252    design_1_i/FREQ_counter_PSK/inst/FTW[3]_i_331_n_0
    SLICE_X29Y300        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    89.445 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_312/CO[3]
                         net (fo=1, routed)           0.000    89.445    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_312_n_0
    SLICE_X29Y301        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    89.498 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_292/CO[3]
                         net (fo=1, routed)           0.000    89.498    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_292_n_0
    SLICE_X29Y302        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    89.551 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_272/CO[3]
                         net (fo=1, routed)           0.000    89.551    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_272_n_0
    SLICE_X29Y303        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    89.604 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_252/CO[3]
                         net (fo=1, routed)           0.000    89.604    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_252_n_0
    SLICE_X29Y304        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    89.657 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_232/CO[3]
                         net (fo=1, routed)           0.000    89.657    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_232_n_0
    SLICE_X29Y305        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    89.710 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_212/CO[3]
                         net (fo=1, routed)           0.000    89.710    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_212_n_0
    SLICE_X29Y306        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    89.763 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_192/CO[3]
                         net (fo=1, routed)           0.000    89.763    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_192_n_0
    SLICE_X29Y307        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    89.816 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_172/CO[3]
                         net (fo=1, routed)           0.000    89.816    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_172_n_0
    SLICE_X29Y308        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    89.869 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_152/CO[3]
                         net (fo=1, routed)           0.000    89.869    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_152_n_0
    SLICE_X29Y309        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    89.922 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_132/CO[3]
                         net (fo=1, routed)           0.000    89.922    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_132_n_0
    SLICE_X29Y310        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    89.975 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_112/CO[3]
                         net (fo=1, routed)           0.000    89.975    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_112_n_0
    SLICE_X29Y311        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    90.028 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    90.028    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_92_n_0
    SLICE_X29Y312        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    90.081 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_72/CO[3]
                         net (fo=1, routed)           0.000    90.081    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_72_n_0
    SLICE_X29Y313        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    90.134 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    90.134    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_52_n_0
    SLICE_X29Y314        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    90.187 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_32/CO[3]
                         net (fo=1, routed)           0.000    90.187    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_32_n_0
    SLICE_X29Y315        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    90.240 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    90.240    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_17_n_0
    SLICE_X29Y316        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    90.317 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_9/CO[1]
                         net (fo=69, routed)          1.974    92.291    design_1_i/FREQ_counter_PSK/inst/FTW1[1]
    SLICE_X30Y300        LUT5 (Prop_lut5_I1_O)        0.122    92.413 r  design_1_i/FREQ_counter_PSK/inst/FTW[3]_i_337/O
                         net (fo=1, routed)           0.000    92.413    design_1_i/FREQ_counter_PSK/inst/FTW[3]_i_337_n_0
    SLICE_X30Y300        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    92.669 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_317/CO[3]
                         net (fo=1, routed)           0.000    92.669    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_317_n_0
    SLICE_X30Y301        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    92.723 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_297/CO[3]
                         net (fo=1, routed)           0.000    92.723    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_297_n_0
    SLICE_X30Y302        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    92.777 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_277/CO[3]
                         net (fo=1, routed)           0.000    92.777    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_277_n_0
    SLICE_X30Y303        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    92.831 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_257/CO[3]
                         net (fo=1, routed)           0.000    92.831    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_257_n_0
    SLICE_X30Y304        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    92.885 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_237/CO[3]
                         net (fo=1, routed)           0.000    92.885    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_237_n_0
    SLICE_X30Y305        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    92.939 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_217/CO[3]
                         net (fo=1, routed)           0.000    92.939    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_217_n_0
    SLICE_X30Y306        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    92.993 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_197/CO[3]
                         net (fo=1, routed)           0.000    92.993    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_197_n_0
    SLICE_X30Y307        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    93.047 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_177/CO[3]
                         net (fo=1, routed)           0.000    93.047    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_177_n_0
    SLICE_X30Y308        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    93.101 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_157/CO[3]
                         net (fo=1, routed)           0.000    93.101    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_157_n_0
    SLICE_X30Y309        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    93.155 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_137/CO[3]
                         net (fo=1, routed)           0.000    93.155    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_137_n_0
    SLICE_X30Y310        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    93.209 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.209    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_117_n_0
    SLICE_X30Y311        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    93.263 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_97/CO[3]
                         net (fo=1, routed)           0.000    93.263    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_97_n_0
    SLICE_X30Y312        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    93.317 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_77/CO[3]
                         net (fo=1, routed)           0.000    93.317    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_77_n_0
    SLICE_X30Y313        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    93.371 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    93.371    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_57_n_0
    SLICE_X30Y314        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    93.425 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_37/CO[3]
                         net (fo=1, routed)           0.000    93.425    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_37_n_0
    SLICE_X30Y315        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    93.479 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    93.479    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_20_n_0
    SLICE_X30Y316        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    93.612 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_10/CO[0]
                         net (fo=1, routed)           0.732    94.344    design_1_i/FREQ_counter_PSK/inst/FTW1[0]
    SLICE_X40Y304        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.387    94.731 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    94.731    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_1_n_0
    SLICE_X40Y305        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    94.784 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    94.784    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_1_n_0
    SLICE_X40Y306        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    94.933 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000    94.933    design_1_i/FREQ_counter_PSK/inst/p_2_in[11]
    SLICE_X40Y306        FDRE                                         r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241     1.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     1.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       1.495     2.819    design_1_i/FREQ_counter_PSK/inst/sys_clk
    SLICE_X40Y306        FDRE                                         r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]/C

Slack:                    inf
  Source:                 design_1_i/FREQ_counter_PSK/inst/sys_count_out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/FREQ_counter_PSK/inst/FTW_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        94.896ns  (logic 35.958ns (37.892%)  route 58.938ns (62.108%))
  Logic Levels:           508  (CARRY4=478 FDRE=1 LUT1=1 LUT2=17 LUT3=1 LUT5=10)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y301        FDRE                         0.000     0.000 r  design_1_i/FREQ_counter_PSK/inst/sys_count_out_reg[0]/C
    SLICE_X40Y301        FDRE (Prop_fdre_C_Q)         0.228     0.228 f  design_1_i/FREQ_counter_PSK/inst/sys_count_out_reg[0]/Q
                         net (fo=57, routed)          0.790     1.018    design_1_i/FREQ_counter_PSK/inst/Q[0]
    SLICE_X33Y299        LUT1 (Prop_lut1_I0_O)        0.043     1.061 r  design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1470/O
                         net (fo=1, routed)           0.285     1.346    design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1470_n_0
    SLICE_X35Y299        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287     1.633 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1407/CO[3]
                         net (fo=1, routed)           0.001     1.634    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1407_n_0
    SLICE_X35Y300        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.687 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1321/CO[3]
                         net (fo=1, routed)           0.000     1.687    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1321_n_0
    SLICE_X35Y301        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.740 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1232/CO[3]
                         net (fo=1, routed)           0.000     1.740    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1232_n_0
    SLICE_X35Y302        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.793 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1143/CO[3]
                         net (fo=1, routed)           0.000     1.793    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1143_n_0
    SLICE_X35Y303        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.846 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_966/CO[3]
                         net (fo=1, routed)           0.000     1.846    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_966_n_0
    SLICE_X35Y304        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     2.012 f  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_831/O[1]
                         net (fo=29, routed)          2.517     4.529    design_1_i/FREQ_counter_PSK/inst/FTW3[22]
    SLICE_X26Y324        LUT3 (Prop_lut3_I2_O)        0.123     4.652 r  design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1106/O
                         net (fo=1, routed)           0.000     4.652    design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1106_n_0
    SLICE_X26Y324        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183     4.835 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_930/CO[3]
                         net (fo=1, routed)           0.007     4.842    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_930_n_0
    SLICE_X26Y325        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.896 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_925/CO[3]
                         net (fo=1, routed)           0.000     4.896    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_925_n_0
    SLICE_X26Y326        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.950 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_920/CO[3]
                         net (fo=1, routed)           0.000     4.950    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_920_n_0
    SLICE_X26Y327        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.004 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_915/CO[3]
                         net (fo=1, routed)           0.000     5.004    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_915_n_0
    SLICE_X26Y328        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.058 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_910/CO[3]
                         net (fo=1, routed)           0.000     5.058    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_910_n_0
    SLICE_X26Y329        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.112 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_905/CO[3]
                         net (fo=1, routed)           0.000     5.112    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_905_n_0
    SLICE_X26Y330        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.166 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_900/CO[3]
                         net (fo=1, routed)           0.000     5.166    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_900_n_0
    SLICE_X26Y331        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.220 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_895/CO[3]
                         net (fo=1, routed)           0.000     5.220    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_895_n_0
    SLICE_X26Y332        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.274 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_890/CO[3]
                         net (fo=1, routed)           0.000     5.274    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_890_n_0
    SLICE_X26Y333        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.328 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_885/CO[3]
                         net (fo=1, routed)           0.000     5.328    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_885_n_0
    SLICE_X26Y334        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.382 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_882/CO[3]
                         net (fo=1, routed)           0.000     5.382    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_882_n_0
    SLICE_X26Y335        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     5.515 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_881/CO[0]
                         net (fo=68, routed)          1.898     7.413    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_881_n_3
    SLICE_X27Y319        LUT5 (Prop_lut5_I1_O)        0.128     7.541 r  design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1448/O
                         net (fo=1, routed)           0.000     7.541    design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1448_n_0
    SLICE_X27Y319        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     7.734 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1366/CO[3]
                         net (fo=1, routed)           0.000     7.734    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1366_n_0
    SLICE_X27Y320        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.787 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1277/CO[3]
                         net (fo=1, routed)           0.000     7.787    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1277_n_0
    SLICE_X27Y321        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.840 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1188/CO[3]
                         net (fo=1, routed)           0.000     7.840    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1188_n_0
    SLICE_X27Y322        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.893 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1011/CO[3]
                         net (fo=1, routed)           0.000     7.893    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1011_n_0
    SLICE_X27Y323        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.946 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_876/CO[3]
                         net (fo=1, routed)           0.000     7.946    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_876_n_0
    SLICE_X27Y324        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.999 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_800/CO[3]
                         net (fo=1, routed)           0.007     8.006    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_800_n_0
    SLICE_X27Y325        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.059 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_795/CO[3]
                         net (fo=1, routed)           0.000     8.059    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_795_n_0
    SLICE_X27Y326        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.112 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_790/CO[3]
                         net (fo=1, routed)           0.000     8.112    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_790_n_0
    SLICE_X27Y327        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.165 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_785/CO[3]
                         net (fo=1, routed)           0.000     8.165    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_785_n_0
    SLICE_X27Y328        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.218 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_780/CO[3]
                         net (fo=1, routed)           0.000     8.218    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_780_n_0
    SLICE_X27Y329        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.271 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_775/CO[3]
                         net (fo=1, routed)           0.000     8.271    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_775_n_0
    SLICE_X27Y330        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.324 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_770/CO[3]
                         net (fo=1, routed)           0.000     8.324    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_770_n_0
    SLICE_X27Y331        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.377 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_765/CO[3]
                         net (fo=1, routed)           0.000     8.377    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_765_n_0
    SLICE_X27Y332        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.430 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_760/CO[3]
                         net (fo=1, routed)           0.000     8.430    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_760_n_0
    SLICE_X27Y333        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.483 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_755/CO[3]
                         net (fo=1, routed)           0.000     8.483    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_755_n_0
    SLICE_X27Y334        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.536 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_752/CO[3]
                         net (fo=1, routed)           0.000     8.536    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_752_n_0
    SLICE_X27Y335        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     8.613 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_751/CO[1]
                         net (fo=67, routed)          2.012    10.625    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_751_n_2
    SLICE_X28Y319        LUT2 (Prop_lut2_I1_O)        0.122    10.747 r  design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1446/O
                         net (fo=1, routed)           0.000    10.747    design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1446_n_0
    SLICE_X28Y319        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    11.014 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1361/CO[3]
                         net (fo=1, routed)           0.000    11.014    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1361_n_0
    SLICE_X28Y320        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.067 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1272/CO[3]
                         net (fo=1, routed)           0.000    11.067    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1272_n_0
    SLICE_X28Y321        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.120 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1183/CO[3]
                         net (fo=1, routed)           0.000    11.120    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1183_n_0
    SLICE_X28Y322        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.173 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1006/CO[3]
                         net (fo=1, routed)           0.000    11.173    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1006_n_0
    SLICE_X28Y323        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.226 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_871/CO[3]
                         net (fo=1, routed)           0.000    11.226    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_871_n_0
    SLICE_X28Y324        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.279 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_746/CO[3]
                         net (fo=1, routed)           0.007    11.286    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_746_n_0
    SLICE_X28Y325        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.339 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_675/CO[3]
                         net (fo=1, routed)           0.000    11.339    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_675_n_0
    SLICE_X28Y326        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.392 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_670/CO[3]
                         net (fo=1, routed)           0.000    11.392    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_670_n_0
    SLICE_X28Y327        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.445 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_665/CO[3]
                         net (fo=1, routed)           0.000    11.445    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_665_n_0
    SLICE_X28Y328        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.498 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_660/CO[3]
                         net (fo=1, routed)           0.000    11.498    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_660_n_0
    SLICE_X28Y329        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.551 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_655/CO[3]
                         net (fo=1, routed)           0.000    11.551    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_655_n_0
    SLICE_X28Y330        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.604 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_650/CO[3]
                         net (fo=1, routed)           0.000    11.604    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_650_n_0
    SLICE_X28Y331        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.657 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_645/CO[3]
                         net (fo=1, routed)           0.000    11.657    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_645_n_0
    SLICE_X28Y332        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.710 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_640/CO[3]
                         net (fo=1, routed)           0.000    11.710    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_640_n_0
    SLICE_X28Y333        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.763 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_635/CO[3]
                         net (fo=1, routed)           0.000    11.763    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_635_n_0
    SLICE_X28Y334        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.816 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_632/CO[3]
                         net (fo=1, routed)           0.000    11.816    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_632_n_0
    SLICE_X28Y335        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    11.893 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_631/CO[1]
                         net (fo=68, routed)          1.987    13.880    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_631_n_2
    SLICE_X29Y319        LUT2 (Prop_lut2_I1_O)        0.122    14.002 r  design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1443/O
                         net (fo=1, routed)           0.000    14.002    design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1443_n_0
    SLICE_X29Y319        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    14.269 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1356/CO[3]
                         net (fo=1, routed)           0.000    14.269    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1356_n_0
    SLICE_X29Y320        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.322 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1267/CO[3]
                         net (fo=1, routed)           0.000    14.322    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1267_n_0
    SLICE_X29Y321        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.375 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1178/CO[3]
                         net (fo=1, routed)           0.000    14.375    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1178_n_0
    SLICE_X29Y322        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.428 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1001/CO[3]
                         net (fo=1, routed)           0.000    14.428    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1001_n_0
    SLICE_X29Y323        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.481 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_866/CO[3]
                         net (fo=1, routed)           0.000    14.481    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_866_n_0
    SLICE_X29Y324        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.534 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_741/CO[3]
                         net (fo=1, routed)           0.007    14.541    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_741_n_0
    SLICE_X29Y325        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.594 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_626/CO[3]
                         net (fo=1, routed)           0.000    14.594    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_626_n_0
    SLICE_X29Y326        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.647 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_560/CO[3]
                         net (fo=1, routed)           0.000    14.647    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_560_n_0
    SLICE_X29Y327        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.700 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_555/CO[3]
                         net (fo=1, routed)           0.000    14.700    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_555_n_0
    SLICE_X29Y328        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.753 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_550/CO[3]
                         net (fo=1, routed)           0.000    14.753    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_550_n_0
    SLICE_X29Y329        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.806 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_545/CO[3]
                         net (fo=1, routed)           0.000    14.806    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_545_n_0
    SLICE_X29Y330        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.859 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_540/CO[3]
                         net (fo=1, routed)           0.000    14.859    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_540_n_0
    SLICE_X29Y331        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.912 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_535/CO[3]
                         net (fo=1, routed)           0.000    14.912    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_535_n_0
    SLICE_X29Y332        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.965 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_530/CO[3]
                         net (fo=1, routed)           0.000    14.965    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_530_n_0
    SLICE_X29Y333        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.018 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_525/CO[3]
                         net (fo=1, routed)           0.000    15.018    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_525_n_0
    SLICE_X29Y334        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.071 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_522/CO[3]
                         net (fo=1, routed)           0.000    15.071    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_522_n_0
    SLICE_X29Y335        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    15.148 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_521/CO[1]
                         net (fo=68, routed)          1.992    17.140    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_521_n_2
    SLICE_X31Y319        LUT2 (Prop_lut2_I1_O)        0.122    17.262 r  design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1439/O
                         net (fo=1, routed)           0.000    17.262    design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1439_n_0
    SLICE_X31Y319        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    17.529 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1351/CO[3]
                         net (fo=1, routed)           0.000    17.529    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1351_n_0
    SLICE_X31Y320        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.582 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1262/CO[3]
                         net (fo=1, routed)           0.000    17.582    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1262_n_0
    SLICE_X31Y321        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.635 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1173/CO[3]
                         net (fo=1, routed)           0.000    17.635    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1173_n_0
    SLICE_X31Y322        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.688 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_996/CO[3]
                         net (fo=1, routed)           0.000    17.688    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_996_n_0
    SLICE_X31Y323        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.741 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_861/CO[3]
                         net (fo=1, routed)           0.000    17.741    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_861_n_0
    SLICE_X31Y324        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.794 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_736/CO[3]
                         net (fo=1, routed)           0.007    17.802    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_736_n_0
    SLICE_X31Y325        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.855 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_621/CO[3]
                         net (fo=1, routed)           0.000    17.855    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_621_n_0
    SLICE_X31Y326        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.908 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_516/CO[3]
                         net (fo=1, routed)           0.000    17.908    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_516_n_0
    SLICE_X31Y327        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.961 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_455/CO[3]
                         net (fo=1, routed)           0.000    17.961    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_455_n_0
    SLICE_X31Y328        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.014 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_450/CO[3]
                         net (fo=1, routed)           0.000    18.014    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_450_n_0
    SLICE_X31Y329        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.067 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_445/CO[3]
                         net (fo=1, routed)           0.000    18.067    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_445_n_0
    SLICE_X31Y330        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.120 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_440/CO[3]
                         net (fo=1, routed)           0.000    18.120    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_440_n_0
    SLICE_X31Y331        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.173 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_435/CO[3]
                         net (fo=1, routed)           0.000    18.173    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_435_n_0
    SLICE_X31Y332        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.226 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_430/CO[3]
                         net (fo=1, routed)           0.000    18.226    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_430_n_0
    SLICE_X31Y333        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.279 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_425/CO[3]
                         net (fo=1, routed)           0.000    18.279    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_425_n_0
    SLICE_X31Y334        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.332 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_422/CO[3]
                         net (fo=1, routed)           0.000    18.332    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_422_n_0
    SLICE_X31Y335        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    18.409 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_421/CO[1]
                         net (fo=68, routed)          2.128    20.537    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_421_n_2
    SLICE_X32Y319        LUT2 (Prop_lut2_I1_O)        0.122    20.659 r  design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1435/O
                         net (fo=1, routed)           0.000    20.659    design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1435_n_0
    SLICE_X32Y319        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    20.915 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1346/CO[3]
                         net (fo=1, routed)           0.000    20.915    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1346_n_0
    SLICE_X32Y320        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.969 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1257/CO[3]
                         net (fo=1, routed)           0.000    20.969    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1257_n_0
    SLICE_X32Y321        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.023 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1168/CO[3]
                         net (fo=1, routed)           0.000    21.023    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1168_n_0
    SLICE_X32Y322        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.077 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_991/CO[3]
                         net (fo=1, routed)           0.000    21.077    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_991_n_0
    SLICE_X32Y323        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.131 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_856/CO[3]
                         net (fo=1, routed)           0.000    21.131    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_856_n_0
    SLICE_X32Y324        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.185 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_731/CO[3]
                         net (fo=1, routed)           0.007    21.192    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_731_n_0
    SLICE_X32Y325        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.246 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_616/CO[3]
                         net (fo=1, routed)           0.000    21.246    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_616_n_0
    SLICE_X32Y326        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.300 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_511/CO[3]
                         net (fo=1, routed)           0.000    21.300    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_511_n_0
    SLICE_X32Y327        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.354 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_416/CO[3]
                         net (fo=1, routed)           0.000    21.354    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_416_n_0
    SLICE_X32Y328        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.408 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_360/CO[3]
                         net (fo=1, routed)           0.000    21.408    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_360_n_0
    SLICE_X32Y329        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.462 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_355/CO[3]
                         net (fo=1, routed)           0.000    21.462    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_355_n_0
    SLICE_X32Y330        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.516 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_350/CO[3]
                         net (fo=1, routed)           0.000    21.516    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_350_n_0
    SLICE_X32Y331        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.570 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_345/CO[3]
                         net (fo=1, routed)           0.000    21.570    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_345_n_0
    SLICE_X32Y332        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.624 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_340/CO[3]
                         net (fo=1, routed)           0.000    21.624    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_340_n_0
    SLICE_X32Y333        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.678 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_335/CO[3]
                         net (fo=1, routed)           0.000    21.678    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_335_n_0
    SLICE_X32Y334        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.732 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_332/CO[3]
                         net (fo=1, routed)           0.000    21.732    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_332_n_0
    SLICE_X32Y335        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    21.808 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_331/CO[1]
                         net (fo=68, routed)          2.003    23.811    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_331_n_2
    SLICE_X33Y319        LUT5 (Prop_lut5_I1_O)        0.124    23.935 r  design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1429/O
                         net (fo=1, routed)           0.000    23.935    design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1429_n_0
    SLICE_X33Y319        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    24.128 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1341/CO[3]
                         net (fo=1, routed)           0.000    24.128    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1341_n_0
    SLICE_X33Y320        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.181 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1252/CO[3]
                         net (fo=1, routed)           0.000    24.181    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1252_n_0
    SLICE_X33Y321        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.234 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1163/CO[3]
                         net (fo=1, routed)           0.000    24.234    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1163_n_0
    SLICE_X33Y322        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.287 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_986/CO[3]
                         net (fo=1, routed)           0.000    24.287    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_986_n_0
    SLICE_X33Y323        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.340 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_851/CO[3]
                         net (fo=1, routed)           0.000    24.340    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_851_n_0
    SLICE_X33Y324        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.393 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_726/CO[3]
                         net (fo=1, routed)           0.007    24.401    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_726_n_0
    SLICE_X33Y325        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.454 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_611/CO[3]
                         net (fo=1, routed)           0.000    24.454    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_611_n_0
    SLICE_X33Y326        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.507 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_506/CO[3]
                         net (fo=1, routed)           0.000    24.507    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_506_n_0
    SLICE_X33Y327        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.560 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_411/CO[3]
                         net (fo=1, routed)           0.000    24.560    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_411_n_0
    SLICE_X33Y328        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.613 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_326/CO[3]
                         net (fo=1, routed)           0.000    24.613    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_326_n_0
    SLICE_X33Y329        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.666 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_275/CO[3]
                         net (fo=1, routed)           0.000    24.666    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_275_n_0
    SLICE_X33Y330        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.719 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_270/CO[3]
                         net (fo=1, routed)           0.000    24.719    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_270_n_0
    SLICE_X33Y331        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.772 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_265/CO[3]
                         net (fo=1, routed)           0.000    24.772    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_265_n_0
    SLICE_X33Y332        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.825 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_260/CO[3]
                         net (fo=1, routed)           0.000    24.825    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_260_n_0
    SLICE_X33Y333        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.878 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_255/CO[3]
                         net (fo=1, routed)           0.000    24.878    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_255_n_0
    SLICE_X33Y334        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.931 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_252/CO[3]
                         net (fo=1, routed)           0.000    24.931    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_252_n_0
    SLICE_X33Y335        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    25.008 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_251/CO[1]
                         net (fo=68, routed)          1.996    27.004    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_251_n_2
    SLICE_X34Y319        LUT2 (Prop_lut2_I1_O)        0.122    27.126 r  design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1427/O
                         net (fo=1, routed)           0.000    27.126    design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1427_n_0
    SLICE_X34Y319        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    27.382 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1336/CO[3]
                         net (fo=1, routed)           0.000    27.382    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1336_n_0
    SLICE_X34Y320        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.436 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1247/CO[3]
                         net (fo=1, routed)           0.000    27.436    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1247_n_0
    SLICE_X34Y321        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.490 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1158/CO[3]
                         net (fo=1, routed)           0.000    27.490    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1158_n_0
    SLICE_X34Y322        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.544 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_981/CO[3]
                         net (fo=1, routed)           0.000    27.544    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_981_n_0
    SLICE_X34Y323        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.598 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_846/CO[3]
                         net (fo=1, routed)           0.000    27.598    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_846_n_0
    SLICE_X34Y324        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.652 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_721/CO[3]
                         net (fo=1, routed)           0.007    27.659    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_721_n_0
    SLICE_X34Y325        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.713 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_606/CO[3]
                         net (fo=1, routed)           0.000    27.713    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_606_n_0
    SLICE_X34Y326        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.767 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_501/CO[3]
                         net (fo=1, routed)           0.000    27.767    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_501_n_0
    SLICE_X34Y327        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.821 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_406/CO[3]
                         net (fo=1, routed)           0.000    27.821    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_406_n_0
    SLICE_X34Y328        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.875 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_321/CO[3]
                         net (fo=1, routed)           0.000    27.875    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_321_n_0
    SLICE_X34Y329        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.929 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_246/CO[3]
                         net (fo=1, routed)           0.000    27.929    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_246_n_0
    SLICE_X34Y330        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.983 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_200/CO[3]
                         net (fo=1, routed)           0.000    27.983    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_200_n_0
    SLICE_X34Y331        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.037 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_195/CO[3]
                         net (fo=1, routed)           0.000    28.037    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_195_n_0
    SLICE_X34Y332        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.091 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_190/CO[3]
                         net (fo=1, routed)           0.000    28.091    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_190_n_0
    SLICE_X34Y333        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.145 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_185/CO[3]
                         net (fo=1, routed)           0.000    28.145    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_185_n_0
    SLICE_X34Y334        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.199 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_182/CO[3]
                         net (fo=1, routed)           0.000    28.199    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_182_n_0
    SLICE_X34Y335        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    28.275 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_181/CO[1]
                         net (fo=68, routed)          1.921    30.195    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_181_n_2
    SLICE_X35Y319        LUT2 (Prop_lut2_I1_O)        0.124    30.319 r  design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1423/O
                         net (fo=1, routed)           0.000    30.319    design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1423_n_0
    SLICE_X35Y319        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    30.586 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1331/CO[3]
                         net (fo=1, routed)           0.000    30.586    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1331_n_0
    SLICE_X35Y320        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.639 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1242/CO[3]
                         net (fo=1, routed)           0.000    30.639    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1242_n_0
    SLICE_X35Y321        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.692 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1153/CO[3]
                         net (fo=1, routed)           0.000    30.692    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1153_n_0
    SLICE_X35Y322        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.745 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_976/CO[3]
                         net (fo=1, routed)           0.000    30.745    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_976_n_0
    SLICE_X35Y323        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.798 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_841/CO[3]
                         net (fo=1, routed)           0.000    30.798    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_841_n_0
    SLICE_X35Y324        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.851 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_716/CO[3]
                         net (fo=1, routed)           0.007    30.859    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_716_n_0
    SLICE_X35Y325        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.912 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_601/CO[3]
                         net (fo=1, routed)           0.000    30.912    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_601_n_0
    SLICE_X35Y326        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.965 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_496/CO[3]
                         net (fo=1, routed)           0.000    30.965    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_496_n_0
    SLICE_X35Y327        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.018 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_401/CO[3]
                         net (fo=1, routed)           0.000    31.018    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_401_n_0
    SLICE_X35Y328        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.071 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_316/CO[3]
                         net (fo=1, routed)           0.000    31.071    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_316_n_0
    SLICE_X35Y329        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.124 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_241/CO[3]
                         net (fo=1, routed)           0.000    31.124    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_241_n_0
    SLICE_X35Y330        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.177 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_176/CO[3]
                         net (fo=1, routed)           0.000    31.177    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_176_n_0
    SLICE_X35Y331        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.230 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_135/CO[3]
                         net (fo=1, routed)           0.000    31.230    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_135_n_0
    SLICE_X35Y332        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.283 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_130/CO[3]
                         net (fo=1, routed)           0.000    31.283    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_130_n_0
    SLICE_X35Y333        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.336 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_125/CO[3]
                         net (fo=1, routed)           0.000    31.336    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_125_n_0
    SLICE_X35Y334        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.389 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_122/CO[3]
                         net (fo=1, routed)           0.000    31.389    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_122_n_0
    SLICE_X35Y335        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    31.466 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_121/CO[1]
                         net (fo=68, routed)          2.162    33.627    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_121_n_2
    SLICE_X37Y318        LUT5 (Prop_lut5_I1_O)        0.122    33.749 r  design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1417/O
                         net (fo=1, routed)           0.000    33.749    design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1417_n_0
    SLICE_X37Y318        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    33.942 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1322/CO[3]
                         net (fo=1, routed)           0.000    33.942    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1322_n_0
    SLICE_X37Y319        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.995 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1233/CO[3]
                         net (fo=1, routed)           0.000    33.995    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1233_n_0
    SLICE_X37Y320        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.048 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1144/CO[3]
                         net (fo=1, routed)           0.000    34.048    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1144_n_0
    SLICE_X37Y321        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.101 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_967/CO[3]
                         net (fo=1, routed)           0.000    34.101    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_967_n_0
    SLICE_X37Y322        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.154 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_832/CO[3]
                         net (fo=1, routed)           0.000    34.154    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_832_n_0
    SLICE_X37Y323        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.207 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_707/CO[3]
                         net (fo=1, routed)           0.000    34.207    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_707_n_0
    SLICE_X37Y324        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.260 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_592/CO[3]
                         net (fo=1, routed)           0.007    34.268    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_592_n_0
    SLICE_X37Y325        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.321 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_487/CO[3]
                         net (fo=1, routed)           0.000    34.321    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_487_n_0
    SLICE_X37Y326        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.374 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_392/CO[3]
                         net (fo=1, routed)           0.000    34.374    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_392_n_0
    SLICE_X37Y327        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.427 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_307/CO[3]
                         net (fo=1, routed)           0.000    34.427    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_307_n_0
    SLICE_X37Y328        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.480 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_232/CO[3]
                         net (fo=1, routed)           0.000    34.480    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_232_n_0
    SLICE_X37Y329        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.533 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_167/CO[3]
                         net (fo=1, routed)           0.000    34.533    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_167_n_0
    SLICE_X37Y330        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.586 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_112/CO[3]
                         net (fo=1, routed)           0.000    34.586    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_112_n_0
    SLICE_X37Y331        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.639 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_77/CO[3]
                         net (fo=1, routed)           0.000    34.639    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_77_n_0
    SLICE_X37Y332        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.692 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_72/CO[3]
                         net (fo=1, routed)           0.000    34.692    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_72_n_0
    SLICE_X37Y333        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.745 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_69/CO[3]
                         net (fo=1, routed)           0.000    34.745    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_69_n_0
    SLICE_X37Y334        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    34.822 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_68/CO[1]
                         net (fo=68, routed)          1.822    36.643    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_68_n_2
    SLICE_X40Y317        LUT2 (Prop_lut2_I1_O)        0.122    36.765 r  design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1411/O
                         net (fo=1, routed)           0.000    36.765    design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1411_n_0
    SLICE_X40Y317        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    37.032 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1316/CO[3]
                         net (fo=1, routed)           0.000    37.032    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1316_n_0
    SLICE_X40Y318        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.085 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1227/CO[3]
                         net (fo=1, routed)           0.000    37.085    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1227_n_0
    SLICE_X40Y319        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.138 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1138/CO[3]
                         net (fo=1, routed)           0.000    37.138    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1138_n_0
    SLICE_X40Y320        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.191 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_961/CO[3]
                         net (fo=1, routed)           0.000    37.191    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_961_n_0
    SLICE_X40Y321        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.244 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_826/CO[3]
                         net (fo=1, routed)           0.000    37.244    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_826_n_0
    SLICE_X40Y322        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.297 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_701/CO[3]
                         net (fo=1, routed)           0.000    37.297    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_701_n_0
    SLICE_X40Y323        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.350 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_586/CO[3]
                         net (fo=1, routed)           0.000    37.350    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_586_n_0
    SLICE_X40Y324        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.403 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_481/CO[3]
                         net (fo=1, routed)           0.007    37.410    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_481_n_0
    SLICE_X40Y325        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.463 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_386/CO[3]
                         net (fo=1, routed)           0.000    37.463    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_386_n_0
    SLICE_X40Y326        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.516 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_301/CO[3]
                         net (fo=1, routed)           0.000    37.516    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_301_n_0
    SLICE_X40Y327        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.569 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_226/CO[3]
                         net (fo=1, routed)           0.000    37.569    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_226_n_0
    SLICE_X40Y328        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.622 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_161/CO[3]
                         net (fo=1, routed)           0.000    37.622    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_161_n_0
    SLICE_X40Y329        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.675 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_106/CO[3]
                         net (fo=1, routed)           0.000    37.675    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_106_n_0
    SLICE_X40Y330        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.728 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_62/CO[3]
                         net (fo=1, routed)           0.000    37.728    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_62_n_0
    SLICE_X40Y331        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.781 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    37.781    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_35_n_0
    SLICE_X40Y332        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.834 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_32/CO[3]
                         net (fo=1, routed)           0.000    37.834    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_32_n_0
    SLICE_X40Y333        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    37.911 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_31/CO[1]
                         net (fo=68, routed)          1.622    39.534    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_31_n_2
    SLICE_X43Y320        LUT2 (Prop_lut2_I1_O)        0.122    39.656 r  design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1406/O
                         net (fo=1, routed)           0.000    39.656    design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1406_n_0
    SLICE_X43Y320        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    39.923 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1311/CO[3]
                         net (fo=1, routed)           0.000    39.923    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1311_n_0
    SLICE_X43Y321        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    39.976 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1222/CO[3]
                         net (fo=1, routed)           0.000    39.976    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1222_n_0
    SLICE_X43Y322        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    40.029 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1133/CO[3]
                         net (fo=1, routed)           0.000    40.029    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1133_n_0
    SLICE_X43Y323        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    40.082 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_956/CO[3]
                         net (fo=1, routed)           0.000    40.082    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_956_n_0
    SLICE_X43Y324        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    40.135 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_821/CO[3]
                         net (fo=1, routed)           0.007    40.142    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_821_n_0
    SLICE_X43Y325        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    40.195 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_696/CO[3]
                         net (fo=1, routed)           0.000    40.195    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_696_n_0
    SLICE_X43Y326        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    40.248 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_581/CO[3]
                         net (fo=1, routed)           0.000    40.248    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_581_n_0
    SLICE_X43Y327        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    40.301 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_476/CO[3]
                         net (fo=1, routed)           0.000    40.301    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_476_n_0
    SLICE_X43Y328        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    40.354 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_381/CO[3]
                         net (fo=1, routed)           0.000    40.354    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_381_n_0
    SLICE_X43Y329        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    40.407 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_296/CO[3]
                         net (fo=1, routed)           0.000    40.407    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_296_n_0
    SLICE_X43Y330        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    40.460 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_221/CO[3]
                         net (fo=1, routed)           0.000    40.460    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_221_n_0
    SLICE_X43Y331        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    40.513 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_156/CO[3]
                         net (fo=1, routed)           0.000    40.513    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_156_n_0
    SLICE_X43Y332        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    40.566 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_101/CO[3]
                         net (fo=1, routed)           0.000    40.566    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_101_n_0
    SLICE_X43Y333        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    40.619 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_57/CO[3]
                         net (fo=1, routed)           0.000    40.619    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_57_n_0
    SLICE_X43Y334        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    40.672 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    40.672    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_26_n_0
    SLICE_X43Y335        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    40.725 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    40.725    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_13_n_0
    SLICE_X43Y336        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    40.802 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_12/CO[1]
                         net (fo=68, routed)          1.705    42.507    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_12_n_2
    SLICE_X44Y320        LUT2 (Prop_lut2_I1_O)        0.122    42.629 r  design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1402/O
                         net (fo=1, routed)           0.000    42.629    design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1402_n_0
    SLICE_X44Y320        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    42.896 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1310/CO[3]
                         net (fo=1, routed)           0.000    42.896    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1310_n_0
    SLICE_X44Y321        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    42.949 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1221/CO[3]
                         net (fo=1, routed)           0.000    42.949    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1221_n_0
    SLICE_X44Y322        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.002 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1132/CO[3]
                         net (fo=1, routed)           0.000    43.002    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1132_n_0
    SLICE_X44Y323        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.055 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_955/CO[3]
                         net (fo=1, routed)           0.000    43.055    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_955_n_0
    SLICE_X44Y324        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.108 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_820/CO[3]
                         net (fo=1, routed)           0.007    43.115    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_820_n_0
    SLICE_X44Y325        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.168 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_695/CO[3]
                         net (fo=1, routed)           0.000    43.168    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_695_n_0
    SLICE_X44Y326        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.221 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_580/CO[3]
                         net (fo=1, routed)           0.000    43.221    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_580_n_0
    SLICE_X44Y327        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.274 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_475/CO[3]
                         net (fo=1, routed)           0.000    43.274    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_475_n_0
    SLICE_X44Y328        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.327 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_380/CO[3]
                         net (fo=1, routed)           0.000    43.327    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_380_n_0
    SLICE_X44Y329        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.380 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_295/CO[3]
                         net (fo=1, routed)           0.000    43.380    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_295_n_0
    SLICE_X44Y330        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.433 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_220/CO[3]
                         net (fo=1, routed)           0.000    43.433    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_220_n_0
    SLICE_X44Y331        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.486 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_155/CO[3]
                         net (fo=1, routed)           0.000    43.486    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_155_n_0
    SLICE_X44Y332        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.539 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_100/CO[3]
                         net (fo=1, routed)           0.000    43.539    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_100_n_0
    SLICE_X44Y333        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.592 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_56/CO[3]
                         net (fo=1, routed)           0.000    43.592    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_56_n_0
    SLICE_X44Y334        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.645 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.645    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_25_n_0
    SLICE_X44Y335        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.698 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000    43.698    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_11_n_0
    SLICE_X44Y336        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    43.775 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_7/CO[1]
                         net (fo=69, routed)          1.965    45.740    design_1_i/FREQ_counter_PSK/inst/FTW1[15]
    SLICE_X46Y320        LUT2 (Prop_lut2_I1_O)        0.122    45.862 r  design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1461/O
                         net (fo=1, routed)           0.000    45.862    design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1461_n_0
    SLICE_X46Y320        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    46.118 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1384/CO[3]
                         net (fo=1, routed)           0.000    46.118    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1384_n_0
    SLICE_X46Y321        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    46.172 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1295/CO[3]
                         net (fo=1, routed)           0.000    46.172    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1295_n_0
    SLICE_X46Y322        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    46.226 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1206/CO[3]
                         net (fo=1, routed)           0.000    46.226    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1206_n_0
    SLICE_X46Y323        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    46.280 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1117/CO[3]
                         net (fo=1, routed)           0.000    46.280    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1117_n_0
    SLICE_X46Y324        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    46.334 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_940/CO[3]
                         net (fo=1, routed)           0.007    46.342    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_940_n_0
    SLICE_X46Y325        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    46.396 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_805/CO[3]
                         net (fo=1, routed)           0.000    46.396    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_805_n_0
    SLICE_X46Y326        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    46.450 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_680/CO[3]
                         net (fo=1, routed)           0.000    46.450    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_680_n_0
    SLICE_X46Y327        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    46.504 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_565/CO[3]
                         net (fo=1, routed)           0.000    46.504    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_565_n_0
    SLICE_X46Y328        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    46.558 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_460/CO[3]
                         net (fo=1, routed)           0.000    46.558    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_460_n_0
    SLICE_X46Y329        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    46.612 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_365/CO[3]
                         net (fo=1, routed)           0.000    46.612    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_365_n_0
    SLICE_X46Y330        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    46.666 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_280/CO[3]
                         net (fo=1, routed)           0.000    46.666    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_280_n_0
    SLICE_X46Y331        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    46.720 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_205/CO[3]
                         net (fo=1, routed)           0.000    46.720    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_205_n_0
    SLICE_X46Y332        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    46.774 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_140/CO[3]
                         net (fo=1, routed)           0.000    46.774    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_140_n_0
    SLICE_X46Y333        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    46.828 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_85/CO[3]
                         net (fo=1, routed)           0.000    46.828    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_85_n_0
    SLICE_X46Y334        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    46.882 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    46.882    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_41_n_0
    SLICE_X46Y335        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    46.936 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    46.936    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_16_n_0
    SLICE_X46Y336        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    47.012 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_8/CO[1]
                         net (fo=69, routed)          1.795    48.806    design_1_i/FREQ_counter_PSK/inst/FTW1[14]
    SLICE_X47Y320        LUT2 (Prop_lut2_I1_O)        0.124    48.930 r  design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1465/O
                         net (fo=1, routed)           0.000    48.930    design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1465_n_0
    SLICE_X47Y320        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    49.197 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1389/CO[3]
                         net (fo=1, routed)           0.000    49.197    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1389_n_0
    SLICE_X47Y321        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    49.250 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1300/CO[3]
                         net (fo=1, routed)           0.000    49.250    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1300_n_0
    SLICE_X47Y322        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    49.303 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1211/CO[3]
                         net (fo=1, routed)           0.000    49.303    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1211_n_0
    SLICE_X47Y323        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    49.356 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1122/CO[3]
                         net (fo=1, routed)           0.000    49.356    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1122_n_0
    SLICE_X47Y324        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    49.409 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_945/CO[3]
                         net (fo=1, routed)           0.007    49.417    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_945_n_0
    SLICE_X47Y325        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    49.470 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_810/CO[3]
                         net (fo=1, routed)           0.000    49.470    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_810_n_0
    SLICE_X47Y326        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    49.523 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_685/CO[3]
                         net (fo=1, routed)           0.000    49.523    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_685_n_0
    SLICE_X47Y327        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    49.576 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_570/CO[3]
                         net (fo=1, routed)           0.000    49.576    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_570_n_0
    SLICE_X47Y328        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    49.629 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_465/CO[3]
                         net (fo=1, routed)           0.000    49.629    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_465_n_0
    SLICE_X47Y329        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    49.682 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_370/CO[3]
                         net (fo=1, routed)           0.000    49.682    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_370_n_0
    SLICE_X47Y330        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    49.735 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_285/CO[3]
                         net (fo=1, routed)           0.000    49.735    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_285_n_0
    SLICE_X47Y331        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    49.788 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_210/CO[3]
                         net (fo=1, routed)           0.000    49.788    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_210_n_0
    SLICE_X47Y332        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    49.841 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_145/CO[3]
                         net (fo=1, routed)           0.000    49.841    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_145_n_0
    SLICE_X47Y333        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    49.894 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_90/CO[3]
                         net (fo=1, routed)           0.000    49.894    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_90_n_0
    SLICE_X47Y334        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    49.947 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    49.947    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_46_n_0
    SLICE_X47Y335        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    50.000 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_19/CO[3]
                         net (fo=1, routed)           0.000    50.000    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_19_n_0
    SLICE_X47Y336        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    50.077 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_9/CO[1]
                         net (fo=69, routed)          2.361    52.438    design_1_i/FREQ_counter_PSK/inst/FTW1[13]
    SLICE_X48Y318        LUT2 (Prop_lut2_I1_O)        0.122    52.560 r  design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1469/O
                         net (fo=1, routed)           0.000    52.560    design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1469_n_0
    SLICE_X48Y318        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    52.816 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1394/CO[3]
                         net (fo=1, routed)           0.000    52.816    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1394_n_0
    SLICE_X48Y319        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    52.870 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1305/CO[3]
                         net (fo=1, routed)           0.000    52.870    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1305_n_0
    SLICE_X48Y320        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    52.924 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1216/CO[3]
                         net (fo=1, routed)           0.000    52.924    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1216_n_0
    SLICE_X48Y321        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    52.978 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1127/CO[3]
                         net (fo=1, routed)           0.000    52.978    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1127_n_0
    SLICE_X48Y322        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    53.032 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_950/CO[3]
                         net (fo=1, routed)           0.000    53.032    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_950_n_0
    SLICE_X48Y323        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    53.086 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_815/CO[3]
                         net (fo=1, routed)           0.000    53.086    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_815_n_0
    SLICE_X48Y324        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    53.140 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_690/CO[3]
                         net (fo=1, routed)           0.007    53.147    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_690_n_0
    SLICE_X48Y325        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    53.201 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_575/CO[3]
                         net (fo=1, routed)           0.000    53.201    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_575_n_0
    SLICE_X48Y326        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    53.255 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_470/CO[3]
                         net (fo=1, routed)           0.000    53.255    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_470_n_0
    SLICE_X48Y327        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    53.309 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_375/CO[3]
                         net (fo=1, routed)           0.000    53.309    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_375_n_0
    SLICE_X48Y328        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    53.363 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_290/CO[3]
                         net (fo=1, routed)           0.000    53.363    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_290_n_0
    SLICE_X48Y329        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    53.417 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_215/CO[3]
                         net (fo=1, routed)           0.000    53.417    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_215_n_0
    SLICE_X48Y330        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    53.471 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_150/CO[3]
                         net (fo=1, routed)           0.000    53.471    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_150_n_0
    SLICE_X48Y331        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    53.525 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_95/CO[3]
                         net (fo=1, routed)           0.000    53.525    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_95_n_0
    SLICE_X48Y332        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    53.579 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    53.579    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_51_n_0
    SLICE_X48Y333        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    53.633 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_22/CO[3]
                         net (fo=1, routed)           0.000    53.633    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_22_n_0
    SLICE_X48Y334        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    53.709 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_10/CO[1]
                         net (fo=69, routed)          2.195    55.905    design_1_i/FREQ_counter_PSK/inst/FTW1[12]
    SLICE_X45Y317        LUT5 (Prop_lut5_I1_O)        0.124    56.029 r  design_1_i/FREQ_counter_PSK/inst/FTW[11]_i_306/O
                         net (fo=1, routed)           0.000    56.029    design_1_i/FREQ_counter_PSK/inst/FTW[11]_i_306_n_0
    SLICE_X45Y317        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    56.288 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_282/CO[3]
                         net (fo=1, routed)           0.000    56.288    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_282_n_0
    SLICE_X45Y318        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    56.341 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_262/CO[3]
                         net (fo=1, routed)           0.000    56.341    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_262_n_0
    SLICE_X45Y319        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    56.394 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_242/CO[3]
                         net (fo=1, routed)           0.000    56.394    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_242_n_0
    SLICE_X45Y320        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    56.447 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_222/CO[3]
                         net (fo=1, routed)           0.000    56.447    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_222_n_0
    SLICE_X45Y321        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    56.500 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_202/CO[3]
                         net (fo=1, routed)           0.000    56.500    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_202_n_0
    SLICE_X45Y322        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    56.553 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_182/CO[3]
                         net (fo=1, routed)           0.000    56.553    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_182_n_0
    SLICE_X45Y323        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    56.606 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_162/CO[3]
                         net (fo=1, routed)           0.000    56.606    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_162_n_0
    SLICE_X45Y324        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    56.659 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_142/CO[3]
                         net (fo=1, routed)           0.007    56.666    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_142_n_0
    SLICE_X45Y325        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    56.719 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_122/CO[3]
                         net (fo=1, routed)           0.000    56.719    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_122_n_0
    SLICE_X45Y326        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    56.772 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_102/CO[3]
                         net (fo=1, routed)           0.000    56.772    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_102_n_0
    SLICE_X45Y327        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    56.825 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_82/CO[3]
                         net (fo=1, routed)           0.000    56.825    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_82_n_0
    SLICE_X45Y328        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    56.878 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_62/CO[3]
                         net (fo=1, routed)           0.000    56.878    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_62_n_0
    SLICE_X45Y329        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    56.931 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_42/CO[3]
                         net (fo=1, routed)           0.000    56.931    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_42_n_0
    SLICE_X45Y330        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    56.984 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_22/CO[3]
                         net (fo=1, routed)           0.000    56.984    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_22_n_0
    SLICE_X45Y331        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    57.037 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    57.037    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_10_n_0
    SLICE_X45Y332        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    57.114 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_6/CO[1]
                         net (fo=69, routed)          2.625    59.739    design_1_i/FREQ_counter_PSK/inst/FTW1[11]
    SLICE_X43Y298        LUT5 (Prop_lut5_I1_O)        0.122    59.861 r  design_1_i/FREQ_counter_PSK/inst/FTW[11]_i_327/O
                         net (fo=1, routed)           0.000    59.861    design_1_i/FREQ_counter_PSK/inst/FTW[11]_i_327_n_0
    SLICE_X43Y298        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    60.054 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_307/CO[3]
                         net (fo=1, routed)           0.000    60.054    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_307_n_0
    SLICE_X43Y299        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    60.107 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_287/CO[3]
                         net (fo=1, routed)           0.001    60.108    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_287_n_0
    SLICE_X43Y300        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    60.161 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_267/CO[3]
                         net (fo=1, routed)           0.000    60.161    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_267_n_0
    SLICE_X43Y301        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    60.214 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_247/CO[3]
                         net (fo=1, routed)           0.000    60.214    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_247_n_0
    SLICE_X43Y302        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    60.267 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_227/CO[3]
                         net (fo=1, routed)           0.000    60.267    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_227_n_0
    SLICE_X43Y303        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    60.320 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_207/CO[3]
                         net (fo=1, routed)           0.000    60.320    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_207_n_0
    SLICE_X43Y304        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    60.373 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_187/CO[3]
                         net (fo=1, routed)           0.000    60.373    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_187_n_0
    SLICE_X43Y305        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    60.426 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_167/CO[3]
                         net (fo=1, routed)           0.000    60.426    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_167_n_0
    SLICE_X43Y306        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    60.479 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_147/CO[3]
                         net (fo=1, routed)           0.000    60.479    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_147_n_0
    SLICE_X43Y307        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    60.532 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_127/CO[3]
                         net (fo=1, routed)           0.000    60.532    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_127_n_0
    SLICE_X43Y308        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    60.585 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_107/CO[3]
                         net (fo=1, routed)           0.000    60.585    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_107_n_0
    SLICE_X43Y309        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    60.638 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_87/CO[3]
                         net (fo=1, routed)           0.000    60.638    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_87_n_0
    SLICE_X43Y310        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    60.691 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_67/CO[3]
                         net (fo=1, routed)           0.000    60.691    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_67_n_0
    SLICE_X43Y311        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    60.744 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_47/CO[3]
                         net (fo=1, routed)           0.000    60.744    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_47_n_0
    SLICE_X43Y312        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    60.797 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_27/CO[3]
                         net (fo=1, routed)           0.000    60.797    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_27_n_0
    SLICE_X43Y313        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    60.850 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.850    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_13_n_0
    SLICE_X43Y314        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    60.927 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_7/CO[1]
                         net (fo=69, routed)          1.994    62.920    design_1_i/FREQ_counter_PSK/inst/FTW1[10]
    SLICE_X44Y298        LUT2 (Prop_lut2_I1_O)        0.122    63.042 r  design_1_i/FREQ_counter_PSK/inst/FTW[11]_i_333/O
                         net (fo=1, routed)           0.000    63.042    design_1_i/FREQ_counter_PSK/inst/FTW[11]_i_333_n_0
    SLICE_X44Y298        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    63.309 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_312/CO[3]
                         net (fo=1, routed)           0.000    63.309    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_312_n_0
    SLICE_X44Y299        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    63.362 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_292/CO[3]
                         net (fo=1, routed)           0.001    63.363    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_292_n_0
    SLICE_X44Y300        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    63.416 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_272/CO[3]
                         net (fo=1, routed)           0.000    63.416    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_272_n_0
    SLICE_X44Y301        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    63.469 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_252/CO[3]
                         net (fo=1, routed)           0.000    63.469    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_252_n_0
    SLICE_X44Y302        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    63.522 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_232/CO[3]
                         net (fo=1, routed)           0.000    63.522    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_232_n_0
    SLICE_X44Y303        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    63.575 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_212/CO[3]
                         net (fo=1, routed)           0.000    63.575    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_212_n_0
    SLICE_X44Y304        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    63.628 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_192/CO[3]
                         net (fo=1, routed)           0.000    63.628    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_192_n_0
    SLICE_X44Y305        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    63.681 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_172/CO[3]
                         net (fo=1, routed)           0.000    63.681    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_172_n_0
    SLICE_X44Y306        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    63.734 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_152/CO[3]
                         net (fo=1, routed)           0.000    63.734    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_152_n_0
    SLICE_X44Y307        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    63.787 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_132/CO[3]
                         net (fo=1, routed)           0.000    63.787    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_132_n_0
    SLICE_X44Y308        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    63.840 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_112/CO[3]
                         net (fo=1, routed)           0.000    63.840    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_112_n_0
    SLICE_X44Y309        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    63.893 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_92/CO[3]
                         net (fo=1, routed)           0.000    63.893    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_92_n_0
    SLICE_X44Y310        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    63.946 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_72/CO[3]
                         net (fo=1, routed)           0.000    63.946    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_72_n_0
    SLICE_X44Y311        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    63.999 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_52/CO[3]
                         net (fo=1, routed)           0.000    63.999    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_52_n_0
    SLICE_X44Y312        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    64.052 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    64.052    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_32_n_0
    SLICE_X44Y313        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    64.105 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_16/CO[3]
                         net (fo=1, routed)           0.000    64.105    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_16_n_0
    SLICE_X44Y314        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    64.182 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_8/CO[1]
                         net (fo=69, routed)          1.943    66.125    design_1_i/FREQ_counter_PSK/inst/FTW1[9]
    SLICE_X47Y298        LUT2 (Prop_lut2_I1_O)        0.122    66.247 r  design_1_i/FREQ_counter_PSK/inst/FTW[11]_i_337/O
                         net (fo=1, routed)           0.000    66.247    design_1_i/FREQ_counter_PSK/inst/FTW[11]_i_337_n_0
    SLICE_X47Y298        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    66.514 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_317/CO[3]
                         net (fo=1, routed)           0.000    66.514    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_317_n_0
    SLICE_X47Y299        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    66.567 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_297/CO[3]
                         net (fo=1, routed)           0.001    66.568    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_297_n_0
    SLICE_X47Y300        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    66.621 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_277/CO[3]
                         net (fo=1, routed)           0.000    66.621    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_277_n_0
    SLICE_X47Y301        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    66.674 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_257/CO[3]
                         net (fo=1, routed)           0.000    66.674    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_257_n_0
    SLICE_X47Y302        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    66.727 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_237/CO[3]
                         net (fo=1, routed)           0.000    66.727    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_237_n_0
    SLICE_X47Y303        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    66.780 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_217/CO[3]
                         net (fo=1, routed)           0.000    66.780    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_217_n_0
    SLICE_X47Y304        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    66.833 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_197/CO[3]
                         net (fo=1, routed)           0.000    66.833    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_197_n_0
    SLICE_X47Y305        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    66.886 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_177/CO[3]
                         net (fo=1, routed)           0.000    66.886    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_177_n_0
    SLICE_X47Y306        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    66.939 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_157/CO[3]
                         net (fo=1, routed)           0.000    66.939    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_157_n_0
    SLICE_X47Y307        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    66.992 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_137/CO[3]
                         net (fo=1, routed)           0.000    66.992    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_137_n_0
    SLICE_X47Y308        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    67.045 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_117/CO[3]
                         net (fo=1, routed)           0.000    67.045    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_117_n_0
    SLICE_X47Y309        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    67.098 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_97/CO[3]
                         net (fo=1, routed)           0.000    67.098    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_97_n_0
    SLICE_X47Y310        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    67.151 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_77/CO[3]
                         net (fo=1, routed)           0.000    67.151    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_77_n_0
    SLICE_X47Y311        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    67.204 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_57/CO[3]
                         net (fo=1, routed)           0.000    67.204    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_57_n_0
    SLICE_X47Y312        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    67.257 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_37/CO[3]
                         net (fo=1, routed)           0.000    67.257    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_37_n_0
    SLICE_X47Y313        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    67.310 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    67.310    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_19_n_0
    SLICE_X47Y314        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    67.387 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_9/CO[1]
                         net (fo=69, routed)          1.821    69.207    design_1_i/FREQ_counter_PSK/inst/FTW1[8]
    SLICE_X46Y298        LUT2 (Prop_lut2_I1_O)        0.122    69.329 r  design_1_i/FREQ_counter_PSK/inst/FTW[7]_i_325/O
                         net (fo=1, routed)           0.000    69.329    design_1_i/FREQ_counter_PSK/inst/FTW[7]_i_325_n_0
    SLICE_X46Y298        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    69.585 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_302/CO[3]
                         net (fo=1, routed)           0.000    69.585    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_302_n_0
    SLICE_X46Y299        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    69.639 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_282/CO[3]
                         net (fo=1, routed)           0.001    69.640    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_282_n_0
    SLICE_X46Y300        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    69.694 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_262/CO[3]
                         net (fo=1, routed)           0.000    69.694    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_262_n_0
    SLICE_X46Y301        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    69.748 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_242/CO[3]
                         net (fo=1, routed)           0.000    69.748    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_242_n_0
    SLICE_X46Y302        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    69.802 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_222/CO[3]
                         net (fo=1, routed)           0.000    69.802    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_222_n_0
    SLICE_X46Y303        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    69.856 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_202/CO[3]
                         net (fo=1, routed)           0.000    69.856    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_202_n_0
    SLICE_X46Y304        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    69.910 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_182/CO[3]
                         net (fo=1, routed)           0.000    69.910    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_182_n_0
    SLICE_X46Y305        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    69.964 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_162/CO[3]
                         net (fo=1, routed)           0.000    69.964    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_162_n_0
    SLICE_X46Y306        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    70.018 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_142/CO[3]
                         net (fo=1, routed)           0.000    70.018    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_142_n_0
    SLICE_X46Y307        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    70.072 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_122/CO[3]
                         net (fo=1, routed)           0.000    70.072    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_122_n_0
    SLICE_X46Y308        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    70.126 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_102/CO[3]
                         net (fo=1, routed)           0.000    70.126    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_102_n_0
    SLICE_X46Y309        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    70.180 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_82/CO[3]
                         net (fo=1, routed)           0.000    70.180    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_82_n_0
    SLICE_X46Y310        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    70.234 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_62/CO[3]
                         net (fo=1, routed)           0.000    70.234    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_62_n_0
    SLICE_X46Y311        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    70.288 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_42/CO[3]
                         net (fo=1, routed)           0.000    70.288    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_42_n_0
    SLICE_X46Y312        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    70.342 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.000    70.342    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_22_n_0
    SLICE_X46Y313        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    70.396 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    70.396    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_10_n_0
    SLICE_X46Y314        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    70.472 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_6/CO[1]
                         net (fo=69, routed)          1.980    72.452    design_1_i/FREQ_counter_PSK/inst/FTW1[7]
    SLICE_X37Y300        LUT5 (Prop_lut5_I1_O)        0.124    72.576 r  design_1_i/FREQ_counter_PSK/inst/FTW[7]_i_327/O
                         net (fo=1, routed)           0.000    72.576    design_1_i/FREQ_counter_PSK/inst/FTW[7]_i_327_n_0
    SLICE_X37Y300        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    72.769 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_307/CO[3]
                         net (fo=1, routed)           0.000    72.769    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_307_n_0
    SLICE_X37Y301        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    72.822 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_287/CO[3]
                         net (fo=1, routed)           0.000    72.822    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_287_n_0
    SLICE_X37Y302        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    72.875 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_267/CO[3]
                         net (fo=1, routed)           0.000    72.875    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_267_n_0
    SLICE_X37Y303        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    72.928 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_247/CO[3]
                         net (fo=1, routed)           0.000    72.928    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_247_n_0
    SLICE_X37Y304        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    72.981 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_227/CO[3]
                         net (fo=1, routed)           0.000    72.981    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_227_n_0
    SLICE_X37Y305        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    73.034 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_207/CO[3]
                         net (fo=1, routed)           0.000    73.034    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_207_n_0
    SLICE_X37Y306        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    73.087 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_187/CO[3]
                         net (fo=1, routed)           0.000    73.087    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_187_n_0
    SLICE_X37Y307        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    73.140 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_167/CO[3]
                         net (fo=1, routed)           0.000    73.140    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_167_n_0
    SLICE_X37Y308        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    73.193 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_147/CO[3]
                         net (fo=1, routed)           0.000    73.193    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_147_n_0
    SLICE_X37Y309        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    73.246 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_127/CO[3]
                         net (fo=1, routed)           0.000    73.246    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_127_n_0
    SLICE_X37Y310        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    73.299 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_107/CO[3]
                         net (fo=1, routed)           0.000    73.299    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_107_n_0
    SLICE_X37Y311        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    73.352 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_87/CO[3]
                         net (fo=1, routed)           0.000    73.352    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_87_n_0
    SLICE_X37Y312        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    73.405 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_67/CO[3]
                         net (fo=1, routed)           0.000    73.405    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_67_n_0
    SLICE_X37Y313        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    73.458 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_47/CO[3]
                         net (fo=1, routed)           0.000    73.458    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_47_n_0
    SLICE_X37Y314        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    73.511 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_27/CO[3]
                         net (fo=1, routed)           0.000    73.511    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_27_n_0
    SLICE_X37Y315        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    73.564 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000    73.564    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_13_n_0
    SLICE_X37Y316        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    73.641 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_7/CO[1]
                         net (fo=69, routed)          1.989    75.630    design_1_i/FREQ_counter_PSK/inst/FTW1[6]
    SLICE_X36Y300        LUT2 (Prop_lut2_I1_O)        0.122    75.752 r  design_1_i/FREQ_counter_PSK/inst/FTW[7]_i_333/O
                         net (fo=1, routed)           0.000    75.752    design_1_i/FREQ_counter_PSK/inst/FTW[7]_i_333_n_0
    SLICE_X36Y300        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    76.008 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_312/CO[3]
                         net (fo=1, routed)           0.000    76.008    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_312_n_0
    SLICE_X36Y301        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    76.062 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_292/CO[3]
                         net (fo=1, routed)           0.000    76.062    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_292_n_0
    SLICE_X36Y302        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    76.116 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_272/CO[3]
                         net (fo=1, routed)           0.000    76.116    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_272_n_0
    SLICE_X36Y303        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    76.170 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_252/CO[3]
                         net (fo=1, routed)           0.000    76.170    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_252_n_0
    SLICE_X36Y304        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    76.224 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_232/CO[3]
                         net (fo=1, routed)           0.000    76.224    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_232_n_0
    SLICE_X36Y305        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    76.278 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_212/CO[3]
                         net (fo=1, routed)           0.000    76.278    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_212_n_0
    SLICE_X36Y306        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    76.332 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_192/CO[3]
                         net (fo=1, routed)           0.000    76.332    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_192_n_0
    SLICE_X36Y307        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    76.386 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_172/CO[3]
                         net (fo=1, routed)           0.000    76.386    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_172_n_0
    SLICE_X36Y308        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    76.440 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_152/CO[3]
                         net (fo=1, routed)           0.000    76.440    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_152_n_0
    SLICE_X36Y309        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    76.494 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_132/CO[3]
                         net (fo=1, routed)           0.000    76.494    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_132_n_0
    SLICE_X36Y310        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    76.548 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_112/CO[3]
                         net (fo=1, routed)           0.000    76.548    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_112_n_0
    SLICE_X36Y311        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    76.602 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_92/CO[3]
                         net (fo=1, routed)           0.000    76.602    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_92_n_0
    SLICE_X36Y312        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    76.656 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_72/CO[3]
                         net (fo=1, routed)           0.000    76.656    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_72_n_0
    SLICE_X36Y313        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    76.710 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_52/CO[3]
                         net (fo=1, routed)           0.000    76.710    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_52_n_0
    SLICE_X36Y314        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    76.764 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_32/CO[3]
                         net (fo=1, routed)           0.000    76.764    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_32_n_0
    SLICE_X36Y315        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    76.818 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    76.818    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_16_n_0
    SLICE_X36Y316        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    76.894 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_8/CO[1]
                         net (fo=69, routed)          2.173    79.067    design_1_i/FREQ_counter_PSK/inst/FTW1[5]
    SLICE_X33Y300        LUT2 (Prop_lut2_I1_O)        0.124    79.191 r  design_1_i/FREQ_counter_PSK/inst/FTW[7]_i_337/O
                         net (fo=1, routed)           0.000    79.191    design_1_i/FREQ_counter_PSK/inst/FTW[7]_i_337_n_0
    SLICE_X33Y300        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    79.458 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_317/CO[3]
                         net (fo=1, routed)           0.000    79.458    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_317_n_0
    SLICE_X33Y301        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    79.511 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_297/CO[3]
                         net (fo=1, routed)           0.000    79.511    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_297_n_0
    SLICE_X33Y302        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    79.564 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_277/CO[3]
                         net (fo=1, routed)           0.000    79.564    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_277_n_0
    SLICE_X33Y303        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    79.617 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_257/CO[3]
                         net (fo=1, routed)           0.000    79.617    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_257_n_0
    SLICE_X33Y304        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    79.670 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_237/CO[3]
                         net (fo=1, routed)           0.000    79.670    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_237_n_0
    SLICE_X33Y305        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    79.723 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_217/CO[3]
                         net (fo=1, routed)           0.000    79.723    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_217_n_0
    SLICE_X33Y306        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    79.776 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_197/CO[3]
                         net (fo=1, routed)           0.000    79.776    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_197_n_0
    SLICE_X33Y307        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    79.829 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_177/CO[3]
                         net (fo=1, routed)           0.000    79.829    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_177_n_0
    SLICE_X33Y308        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    79.882 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_157/CO[3]
                         net (fo=1, routed)           0.000    79.882    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_157_n_0
    SLICE_X33Y309        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    79.935 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_137/CO[3]
                         net (fo=1, routed)           0.000    79.935    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_137_n_0
    SLICE_X33Y310        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    79.988 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_117/CO[3]
                         net (fo=1, routed)           0.000    79.988    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_117_n_0
    SLICE_X33Y311        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    80.041 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_97/CO[3]
                         net (fo=1, routed)           0.000    80.041    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_97_n_0
    SLICE_X33Y312        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    80.094 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_77/CO[3]
                         net (fo=1, routed)           0.000    80.094    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_77_n_0
    SLICE_X33Y313        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    80.147 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_57/CO[3]
                         net (fo=1, routed)           0.000    80.147    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_57_n_0
    SLICE_X33Y314        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    80.200 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_37/CO[3]
                         net (fo=1, routed)           0.000    80.200    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_37_n_0
    SLICE_X33Y315        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    80.253 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.253    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_19_n_0
    SLICE_X33Y316        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    80.330 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_9/CO[1]
                         net (fo=69, routed)          2.311    82.641    design_1_i/FREQ_counter_PSK/inst/FTW1[4]
    SLICE_X27Y300        LUT5 (Prop_lut5_I1_O)        0.122    82.763 r  design_1_i/FREQ_counter_PSK/inst/FTW[3]_i_323/O
                         net (fo=1, routed)           0.000    82.763    design_1_i/FREQ_counter_PSK/inst/FTW[3]_i_323_n_0
    SLICE_X27Y300        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    82.956 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_302/CO[3]
                         net (fo=1, routed)           0.000    82.956    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_302_n_0
    SLICE_X27Y301        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    83.009 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_282/CO[3]
                         net (fo=1, routed)           0.000    83.009    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_282_n_0
    SLICE_X27Y302        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    83.062 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_262/CO[3]
                         net (fo=1, routed)           0.000    83.062    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_262_n_0
    SLICE_X27Y303        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    83.115 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_242/CO[3]
                         net (fo=1, routed)           0.000    83.115    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_242_n_0
    SLICE_X27Y304        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    83.168 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_222/CO[3]
                         net (fo=1, routed)           0.000    83.168    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_222_n_0
    SLICE_X27Y305        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    83.221 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_202/CO[3]
                         net (fo=1, routed)           0.000    83.221    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_202_n_0
    SLICE_X27Y306        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    83.274 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_182/CO[3]
                         net (fo=1, routed)           0.000    83.274    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_182_n_0
    SLICE_X27Y307        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    83.327 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_162/CO[3]
                         net (fo=1, routed)           0.000    83.327    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_162_n_0
    SLICE_X27Y308        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    83.380 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    83.380    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_142_n_0
    SLICE_X27Y309        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    83.433 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_122/CO[3]
                         net (fo=1, routed)           0.000    83.433    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_122_n_0
    SLICE_X27Y310        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    83.486 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000    83.486    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_102_n_0
    SLICE_X27Y311        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    83.539 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_82/CO[3]
                         net (fo=1, routed)           0.000    83.539    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_82_n_0
    SLICE_X27Y312        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    83.592 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    83.592    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_62_n_0
    SLICE_X27Y313        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    83.645 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_42/CO[3]
                         net (fo=1, routed)           0.000    83.645    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_42_n_0
    SLICE_X27Y314        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    83.698 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.000    83.698    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_22_n_0
    SLICE_X27Y315        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    83.751 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    83.751    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_11_n_0
    SLICE_X27Y316        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    83.828 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_7/CO[1]
                         net (fo=69, routed)          2.134    85.962    design_1_i/FREQ_counter_PSK/inst/FTW1[3]
    SLICE_X28Y300        LUT5 (Prop_lut5_I1_O)        0.122    86.084 r  design_1_i/FREQ_counter_PSK/inst/FTW[3]_i_327/O
                         net (fo=1, routed)           0.000    86.084    design_1_i/FREQ_counter_PSK/inst/FTW[3]_i_327_n_0
    SLICE_X28Y300        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    86.277 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_307/CO[3]
                         net (fo=1, routed)           0.000    86.277    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_307_n_0
    SLICE_X28Y301        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    86.330 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_287/CO[3]
                         net (fo=1, routed)           0.000    86.330    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_287_n_0
    SLICE_X28Y302        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    86.383 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_267/CO[3]
                         net (fo=1, routed)           0.000    86.383    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_267_n_0
    SLICE_X28Y303        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    86.436 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_247/CO[3]
                         net (fo=1, routed)           0.000    86.436    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_247_n_0
    SLICE_X28Y304        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    86.489 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_227/CO[3]
                         net (fo=1, routed)           0.000    86.489    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_227_n_0
    SLICE_X28Y305        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    86.542 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_207/CO[3]
                         net (fo=1, routed)           0.000    86.542    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_207_n_0
    SLICE_X28Y306        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    86.595 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_187/CO[3]
                         net (fo=1, routed)           0.000    86.595    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_187_n_0
    SLICE_X28Y307        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    86.648 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_167/CO[3]
                         net (fo=1, routed)           0.000    86.648    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_167_n_0
    SLICE_X28Y308        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    86.701 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_147/CO[3]
                         net (fo=1, routed)           0.000    86.701    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_147_n_0
    SLICE_X28Y309        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    86.754 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_127/CO[3]
                         net (fo=1, routed)           0.000    86.754    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_127_n_0
    SLICE_X28Y310        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    86.807 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_107/CO[3]
                         net (fo=1, routed)           0.000    86.807    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_107_n_0
    SLICE_X28Y311        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    86.860 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_87/CO[3]
                         net (fo=1, routed)           0.000    86.860    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_87_n_0
    SLICE_X28Y312        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    86.913 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    86.913    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_67_n_0
    SLICE_X28Y313        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    86.966 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    86.966    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_47_n_0
    SLICE_X28Y314        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    87.019 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_27/CO[3]
                         net (fo=1, routed)           0.000    87.019    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_27_n_0
    SLICE_X28Y315        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    87.072 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    87.072    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_14_n_0
    SLICE_X28Y316        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    87.149 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_8/CO[1]
                         net (fo=69, routed)          1.981    89.130    design_1_i/FREQ_counter_PSK/inst/FTW1[2]
    SLICE_X29Y300        LUT5 (Prop_lut5_I1_O)        0.122    89.252 r  design_1_i/FREQ_counter_PSK/inst/FTW[3]_i_331/O
                         net (fo=1, routed)           0.000    89.252    design_1_i/FREQ_counter_PSK/inst/FTW[3]_i_331_n_0
    SLICE_X29Y300        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    89.445 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_312/CO[3]
                         net (fo=1, routed)           0.000    89.445    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_312_n_0
    SLICE_X29Y301        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    89.498 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_292/CO[3]
                         net (fo=1, routed)           0.000    89.498    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_292_n_0
    SLICE_X29Y302        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    89.551 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_272/CO[3]
                         net (fo=1, routed)           0.000    89.551    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_272_n_0
    SLICE_X29Y303        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    89.604 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_252/CO[3]
                         net (fo=1, routed)           0.000    89.604    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_252_n_0
    SLICE_X29Y304        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    89.657 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_232/CO[3]
                         net (fo=1, routed)           0.000    89.657    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_232_n_0
    SLICE_X29Y305        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    89.710 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_212/CO[3]
                         net (fo=1, routed)           0.000    89.710    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_212_n_0
    SLICE_X29Y306        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    89.763 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_192/CO[3]
                         net (fo=1, routed)           0.000    89.763    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_192_n_0
    SLICE_X29Y307        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    89.816 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_172/CO[3]
                         net (fo=1, routed)           0.000    89.816    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_172_n_0
    SLICE_X29Y308        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    89.869 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_152/CO[3]
                         net (fo=1, routed)           0.000    89.869    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_152_n_0
    SLICE_X29Y309        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    89.922 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_132/CO[3]
                         net (fo=1, routed)           0.000    89.922    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_132_n_0
    SLICE_X29Y310        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    89.975 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_112/CO[3]
                         net (fo=1, routed)           0.000    89.975    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_112_n_0
    SLICE_X29Y311        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    90.028 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    90.028    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_92_n_0
    SLICE_X29Y312        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    90.081 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_72/CO[3]
                         net (fo=1, routed)           0.000    90.081    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_72_n_0
    SLICE_X29Y313        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    90.134 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    90.134    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_52_n_0
    SLICE_X29Y314        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    90.187 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_32/CO[3]
                         net (fo=1, routed)           0.000    90.187    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_32_n_0
    SLICE_X29Y315        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    90.240 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    90.240    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_17_n_0
    SLICE_X29Y316        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    90.317 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_9/CO[1]
                         net (fo=69, routed)          1.974    92.291    design_1_i/FREQ_counter_PSK/inst/FTW1[1]
    SLICE_X30Y300        LUT5 (Prop_lut5_I1_O)        0.122    92.413 r  design_1_i/FREQ_counter_PSK/inst/FTW[3]_i_337/O
                         net (fo=1, routed)           0.000    92.413    design_1_i/FREQ_counter_PSK/inst/FTW[3]_i_337_n_0
    SLICE_X30Y300        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    92.669 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_317/CO[3]
                         net (fo=1, routed)           0.000    92.669    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_317_n_0
    SLICE_X30Y301        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    92.723 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_297/CO[3]
                         net (fo=1, routed)           0.000    92.723    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_297_n_0
    SLICE_X30Y302        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    92.777 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_277/CO[3]
                         net (fo=1, routed)           0.000    92.777    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_277_n_0
    SLICE_X30Y303        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    92.831 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_257/CO[3]
                         net (fo=1, routed)           0.000    92.831    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_257_n_0
    SLICE_X30Y304        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    92.885 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_237/CO[3]
                         net (fo=1, routed)           0.000    92.885    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_237_n_0
    SLICE_X30Y305        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    92.939 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_217/CO[3]
                         net (fo=1, routed)           0.000    92.939    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_217_n_0
    SLICE_X30Y306        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    92.993 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_197/CO[3]
                         net (fo=1, routed)           0.000    92.993    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_197_n_0
    SLICE_X30Y307        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    93.047 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_177/CO[3]
                         net (fo=1, routed)           0.000    93.047    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_177_n_0
    SLICE_X30Y308        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    93.101 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_157/CO[3]
                         net (fo=1, routed)           0.000    93.101    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_157_n_0
    SLICE_X30Y309        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    93.155 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_137/CO[3]
                         net (fo=1, routed)           0.000    93.155    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_137_n_0
    SLICE_X30Y310        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    93.209 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.209    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_117_n_0
    SLICE_X30Y311        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    93.263 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_97/CO[3]
                         net (fo=1, routed)           0.000    93.263    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_97_n_0
    SLICE_X30Y312        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    93.317 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_77/CO[3]
                         net (fo=1, routed)           0.000    93.317    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_77_n_0
    SLICE_X30Y313        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    93.371 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    93.371    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_57_n_0
    SLICE_X30Y314        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    93.425 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_37/CO[3]
                         net (fo=1, routed)           0.000    93.425    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_37_n_0
    SLICE_X30Y315        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    93.479 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    93.479    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_20_n_0
    SLICE_X30Y316        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    93.612 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_10/CO[0]
                         net (fo=1, routed)           0.732    94.344    design_1_i/FREQ_counter_PSK/inst/FTW1[0]
    SLICE_X40Y304        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.387    94.731 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    94.731    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_1_n_0
    SLICE_X40Y305        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    94.897 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000    94.897    design_1_i/FREQ_counter_PSK/inst/p_2_in[5]
    SLICE_X40Y305        FDRE                                         r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241     1.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     1.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       1.496     2.820    design_1_i/FREQ_counter_PSK/inst/sys_clk
    SLICE_X40Y305        FDRE                                         r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[5]/C

Slack:                    inf
  Source:                 design_1_i/FREQ_counter_PSK/inst/sys_count_out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/FREQ_counter_PSK/inst/FTW_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        94.894ns  (logic 35.956ns (37.890%)  route 58.938ns (62.109%))
  Logic Levels:           509  (CARRY4=479 FDRE=1 LUT1=1 LUT2=17 LUT3=1 LUT5=10)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y301        FDRE                         0.000     0.000 r  design_1_i/FREQ_counter_PSK/inst/sys_count_out_reg[0]/C
    SLICE_X40Y301        FDRE (Prop_fdre_C_Q)         0.228     0.228 f  design_1_i/FREQ_counter_PSK/inst/sys_count_out_reg[0]/Q
                         net (fo=57, routed)          0.790     1.018    design_1_i/FREQ_counter_PSK/inst/Q[0]
    SLICE_X33Y299        LUT1 (Prop_lut1_I0_O)        0.043     1.061 r  design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1470/O
                         net (fo=1, routed)           0.285     1.346    design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1470_n_0
    SLICE_X35Y299        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287     1.633 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1407/CO[3]
                         net (fo=1, routed)           0.001     1.634    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1407_n_0
    SLICE_X35Y300        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.687 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1321/CO[3]
                         net (fo=1, routed)           0.000     1.687    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1321_n_0
    SLICE_X35Y301        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.740 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1232/CO[3]
                         net (fo=1, routed)           0.000     1.740    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1232_n_0
    SLICE_X35Y302        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.793 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1143/CO[3]
                         net (fo=1, routed)           0.000     1.793    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1143_n_0
    SLICE_X35Y303        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.846 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_966/CO[3]
                         net (fo=1, routed)           0.000     1.846    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_966_n_0
    SLICE_X35Y304        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     2.012 f  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_831/O[1]
                         net (fo=29, routed)          2.517     4.529    design_1_i/FREQ_counter_PSK/inst/FTW3[22]
    SLICE_X26Y324        LUT3 (Prop_lut3_I2_O)        0.123     4.652 r  design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1106/O
                         net (fo=1, routed)           0.000     4.652    design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1106_n_0
    SLICE_X26Y324        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183     4.835 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_930/CO[3]
                         net (fo=1, routed)           0.007     4.842    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_930_n_0
    SLICE_X26Y325        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.896 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_925/CO[3]
                         net (fo=1, routed)           0.000     4.896    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_925_n_0
    SLICE_X26Y326        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.950 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_920/CO[3]
                         net (fo=1, routed)           0.000     4.950    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_920_n_0
    SLICE_X26Y327        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.004 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_915/CO[3]
                         net (fo=1, routed)           0.000     5.004    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_915_n_0
    SLICE_X26Y328        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.058 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_910/CO[3]
                         net (fo=1, routed)           0.000     5.058    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_910_n_0
    SLICE_X26Y329        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.112 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_905/CO[3]
                         net (fo=1, routed)           0.000     5.112    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_905_n_0
    SLICE_X26Y330        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.166 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_900/CO[3]
                         net (fo=1, routed)           0.000     5.166    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_900_n_0
    SLICE_X26Y331        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.220 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_895/CO[3]
                         net (fo=1, routed)           0.000     5.220    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_895_n_0
    SLICE_X26Y332        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.274 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_890/CO[3]
                         net (fo=1, routed)           0.000     5.274    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_890_n_0
    SLICE_X26Y333        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.328 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_885/CO[3]
                         net (fo=1, routed)           0.000     5.328    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_885_n_0
    SLICE_X26Y334        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.382 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_882/CO[3]
                         net (fo=1, routed)           0.000     5.382    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_882_n_0
    SLICE_X26Y335        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     5.515 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_881/CO[0]
                         net (fo=68, routed)          1.898     7.413    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_881_n_3
    SLICE_X27Y319        LUT5 (Prop_lut5_I1_O)        0.128     7.541 r  design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1448/O
                         net (fo=1, routed)           0.000     7.541    design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1448_n_0
    SLICE_X27Y319        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     7.734 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1366/CO[3]
                         net (fo=1, routed)           0.000     7.734    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1366_n_0
    SLICE_X27Y320        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.787 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1277/CO[3]
                         net (fo=1, routed)           0.000     7.787    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1277_n_0
    SLICE_X27Y321        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.840 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1188/CO[3]
                         net (fo=1, routed)           0.000     7.840    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1188_n_0
    SLICE_X27Y322        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.893 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1011/CO[3]
                         net (fo=1, routed)           0.000     7.893    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1011_n_0
    SLICE_X27Y323        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.946 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_876/CO[3]
                         net (fo=1, routed)           0.000     7.946    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_876_n_0
    SLICE_X27Y324        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.999 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_800/CO[3]
                         net (fo=1, routed)           0.007     8.006    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_800_n_0
    SLICE_X27Y325        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.059 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_795/CO[3]
                         net (fo=1, routed)           0.000     8.059    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_795_n_0
    SLICE_X27Y326        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.112 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_790/CO[3]
                         net (fo=1, routed)           0.000     8.112    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_790_n_0
    SLICE_X27Y327        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.165 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_785/CO[3]
                         net (fo=1, routed)           0.000     8.165    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_785_n_0
    SLICE_X27Y328        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.218 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_780/CO[3]
                         net (fo=1, routed)           0.000     8.218    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_780_n_0
    SLICE_X27Y329        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.271 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_775/CO[3]
                         net (fo=1, routed)           0.000     8.271    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_775_n_0
    SLICE_X27Y330        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.324 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_770/CO[3]
                         net (fo=1, routed)           0.000     8.324    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_770_n_0
    SLICE_X27Y331        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.377 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_765/CO[3]
                         net (fo=1, routed)           0.000     8.377    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_765_n_0
    SLICE_X27Y332        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.430 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_760/CO[3]
                         net (fo=1, routed)           0.000     8.430    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_760_n_0
    SLICE_X27Y333        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.483 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_755/CO[3]
                         net (fo=1, routed)           0.000     8.483    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_755_n_0
    SLICE_X27Y334        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.536 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_752/CO[3]
                         net (fo=1, routed)           0.000     8.536    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_752_n_0
    SLICE_X27Y335        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     8.613 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_751/CO[1]
                         net (fo=67, routed)          2.012    10.625    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_751_n_2
    SLICE_X28Y319        LUT2 (Prop_lut2_I1_O)        0.122    10.747 r  design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1446/O
                         net (fo=1, routed)           0.000    10.747    design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1446_n_0
    SLICE_X28Y319        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    11.014 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1361/CO[3]
                         net (fo=1, routed)           0.000    11.014    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1361_n_0
    SLICE_X28Y320        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.067 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1272/CO[3]
                         net (fo=1, routed)           0.000    11.067    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1272_n_0
    SLICE_X28Y321        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.120 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1183/CO[3]
                         net (fo=1, routed)           0.000    11.120    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1183_n_0
    SLICE_X28Y322        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.173 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1006/CO[3]
                         net (fo=1, routed)           0.000    11.173    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1006_n_0
    SLICE_X28Y323        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.226 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_871/CO[3]
                         net (fo=1, routed)           0.000    11.226    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_871_n_0
    SLICE_X28Y324        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.279 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_746/CO[3]
                         net (fo=1, routed)           0.007    11.286    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_746_n_0
    SLICE_X28Y325        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.339 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_675/CO[3]
                         net (fo=1, routed)           0.000    11.339    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_675_n_0
    SLICE_X28Y326        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.392 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_670/CO[3]
                         net (fo=1, routed)           0.000    11.392    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_670_n_0
    SLICE_X28Y327        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.445 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_665/CO[3]
                         net (fo=1, routed)           0.000    11.445    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_665_n_0
    SLICE_X28Y328        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.498 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_660/CO[3]
                         net (fo=1, routed)           0.000    11.498    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_660_n_0
    SLICE_X28Y329        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.551 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_655/CO[3]
                         net (fo=1, routed)           0.000    11.551    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_655_n_0
    SLICE_X28Y330        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.604 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_650/CO[3]
                         net (fo=1, routed)           0.000    11.604    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_650_n_0
    SLICE_X28Y331        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.657 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_645/CO[3]
                         net (fo=1, routed)           0.000    11.657    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_645_n_0
    SLICE_X28Y332        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.710 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_640/CO[3]
                         net (fo=1, routed)           0.000    11.710    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_640_n_0
    SLICE_X28Y333        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.763 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_635/CO[3]
                         net (fo=1, routed)           0.000    11.763    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_635_n_0
    SLICE_X28Y334        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.816 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_632/CO[3]
                         net (fo=1, routed)           0.000    11.816    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_632_n_0
    SLICE_X28Y335        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    11.893 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_631/CO[1]
                         net (fo=68, routed)          1.987    13.880    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_631_n_2
    SLICE_X29Y319        LUT2 (Prop_lut2_I1_O)        0.122    14.002 r  design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1443/O
                         net (fo=1, routed)           0.000    14.002    design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1443_n_0
    SLICE_X29Y319        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    14.269 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1356/CO[3]
                         net (fo=1, routed)           0.000    14.269    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1356_n_0
    SLICE_X29Y320        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.322 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1267/CO[3]
                         net (fo=1, routed)           0.000    14.322    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1267_n_0
    SLICE_X29Y321        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.375 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1178/CO[3]
                         net (fo=1, routed)           0.000    14.375    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1178_n_0
    SLICE_X29Y322        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.428 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1001/CO[3]
                         net (fo=1, routed)           0.000    14.428    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1001_n_0
    SLICE_X29Y323        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.481 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_866/CO[3]
                         net (fo=1, routed)           0.000    14.481    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_866_n_0
    SLICE_X29Y324        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.534 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_741/CO[3]
                         net (fo=1, routed)           0.007    14.541    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_741_n_0
    SLICE_X29Y325        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.594 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_626/CO[3]
                         net (fo=1, routed)           0.000    14.594    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_626_n_0
    SLICE_X29Y326        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.647 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_560/CO[3]
                         net (fo=1, routed)           0.000    14.647    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_560_n_0
    SLICE_X29Y327        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.700 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_555/CO[3]
                         net (fo=1, routed)           0.000    14.700    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_555_n_0
    SLICE_X29Y328        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.753 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_550/CO[3]
                         net (fo=1, routed)           0.000    14.753    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_550_n_0
    SLICE_X29Y329        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.806 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_545/CO[3]
                         net (fo=1, routed)           0.000    14.806    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_545_n_0
    SLICE_X29Y330        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.859 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_540/CO[3]
                         net (fo=1, routed)           0.000    14.859    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_540_n_0
    SLICE_X29Y331        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.912 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_535/CO[3]
                         net (fo=1, routed)           0.000    14.912    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_535_n_0
    SLICE_X29Y332        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.965 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_530/CO[3]
                         net (fo=1, routed)           0.000    14.965    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_530_n_0
    SLICE_X29Y333        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.018 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_525/CO[3]
                         net (fo=1, routed)           0.000    15.018    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_525_n_0
    SLICE_X29Y334        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.071 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_522/CO[3]
                         net (fo=1, routed)           0.000    15.071    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_522_n_0
    SLICE_X29Y335        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    15.148 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_521/CO[1]
                         net (fo=68, routed)          1.992    17.140    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_521_n_2
    SLICE_X31Y319        LUT2 (Prop_lut2_I1_O)        0.122    17.262 r  design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1439/O
                         net (fo=1, routed)           0.000    17.262    design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1439_n_0
    SLICE_X31Y319        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    17.529 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1351/CO[3]
                         net (fo=1, routed)           0.000    17.529    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1351_n_0
    SLICE_X31Y320        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.582 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1262/CO[3]
                         net (fo=1, routed)           0.000    17.582    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1262_n_0
    SLICE_X31Y321        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.635 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1173/CO[3]
                         net (fo=1, routed)           0.000    17.635    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1173_n_0
    SLICE_X31Y322        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.688 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_996/CO[3]
                         net (fo=1, routed)           0.000    17.688    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_996_n_0
    SLICE_X31Y323        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.741 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_861/CO[3]
                         net (fo=1, routed)           0.000    17.741    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_861_n_0
    SLICE_X31Y324        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.794 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_736/CO[3]
                         net (fo=1, routed)           0.007    17.802    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_736_n_0
    SLICE_X31Y325        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.855 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_621/CO[3]
                         net (fo=1, routed)           0.000    17.855    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_621_n_0
    SLICE_X31Y326        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.908 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_516/CO[3]
                         net (fo=1, routed)           0.000    17.908    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_516_n_0
    SLICE_X31Y327        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.961 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_455/CO[3]
                         net (fo=1, routed)           0.000    17.961    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_455_n_0
    SLICE_X31Y328        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.014 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_450/CO[3]
                         net (fo=1, routed)           0.000    18.014    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_450_n_0
    SLICE_X31Y329        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.067 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_445/CO[3]
                         net (fo=1, routed)           0.000    18.067    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_445_n_0
    SLICE_X31Y330        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.120 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_440/CO[3]
                         net (fo=1, routed)           0.000    18.120    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_440_n_0
    SLICE_X31Y331        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.173 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_435/CO[3]
                         net (fo=1, routed)           0.000    18.173    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_435_n_0
    SLICE_X31Y332        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.226 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_430/CO[3]
                         net (fo=1, routed)           0.000    18.226    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_430_n_0
    SLICE_X31Y333        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.279 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_425/CO[3]
                         net (fo=1, routed)           0.000    18.279    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_425_n_0
    SLICE_X31Y334        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.332 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_422/CO[3]
                         net (fo=1, routed)           0.000    18.332    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_422_n_0
    SLICE_X31Y335        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    18.409 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_421/CO[1]
                         net (fo=68, routed)          2.128    20.537    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_421_n_2
    SLICE_X32Y319        LUT2 (Prop_lut2_I1_O)        0.122    20.659 r  design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1435/O
                         net (fo=1, routed)           0.000    20.659    design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1435_n_0
    SLICE_X32Y319        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    20.915 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1346/CO[3]
                         net (fo=1, routed)           0.000    20.915    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1346_n_0
    SLICE_X32Y320        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.969 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1257/CO[3]
                         net (fo=1, routed)           0.000    20.969    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1257_n_0
    SLICE_X32Y321        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.023 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1168/CO[3]
                         net (fo=1, routed)           0.000    21.023    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1168_n_0
    SLICE_X32Y322        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.077 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_991/CO[3]
                         net (fo=1, routed)           0.000    21.077    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_991_n_0
    SLICE_X32Y323        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.131 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_856/CO[3]
                         net (fo=1, routed)           0.000    21.131    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_856_n_0
    SLICE_X32Y324        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.185 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_731/CO[3]
                         net (fo=1, routed)           0.007    21.192    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_731_n_0
    SLICE_X32Y325        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.246 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_616/CO[3]
                         net (fo=1, routed)           0.000    21.246    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_616_n_0
    SLICE_X32Y326        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.300 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_511/CO[3]
                         net (fo=1, routed)           0.000    21.300    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_511_n_0
    SLICE_X32Y327        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.354 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_416/CO[3]
                         net (fo=1, routed)           0.000    21.354    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_416_n_0
    SLICE_X32Y328        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.408 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_360/CO[3]
                         net (fo=1, routed)           0.000    21.408    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_360_n_0
    SLICE_X32Y329        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.462 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_355/CO[3]
                         net (fo=1, routed)           0.000    21.462    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_355_n_0
    SLICE_X32Y330        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.516 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_350/CO[3]
                         net (fo=1, routed)           0.000    21.516    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_350_n_0
    SLICE_X32Y331        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.570 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_345/CO[3]
                         net (fo=1, routed)           0.000    21.570    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_345_n_0
    SLICE_X32Y332        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.624 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_340/CO[3]
                         net (fo=1, routed)           0.000    21.624    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_340_n_0
    SLICE_X32Y333        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.678 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_335/CO[3]
                         net (fo=1, routed)           0.000    21.678    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_335_n_0
    SLICE_X32Y334        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.732 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_332/CO[3]
                         net (fo=1, routed)           0.000    21.732    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_332_n_0
    SLICE_X32Y335        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    21.808 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_331/CO[1]
                         net (fo=68, routed)          2.003    23.811    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_331_n_2
    SLICE_X33Y319        LUT5 (Prop_lut5_I1_O)        0.124    23.935 r  design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1429/O
                         net (fo=1, routed)           0.000    23.935    design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1429_n_0
    SLICE_X33Y319        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    24.128 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1341/CO[3]
                         net (fo=1, routed)           0.000    24.128    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1341_n_0
    SLICE_X33Y320        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.181 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1252/CO[3]
                         net (fo=1, routed)           0.000    24.181    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1252_n_0
    SLICE_X33Y321        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.234 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1163/CO[3]
                         net (fo=1, routed)           0.000    24.234    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1163_n_0
    SLICE_X33Y322        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.287 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_986/CO[3]
                         net (fo=1, routed)           0.000    24.287    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_986_n_0
    SLICE_X33Y323        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.340 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_851/CO[3]
                         net (fo=1, routed)           0.000    24.340    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_851_n_0
    SLICE_X33Y324        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.393 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_726/CO[3]
                         net (fo=1, routed)           0.007    24.401    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_726_n_0
    SLICE_X33Y325        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.454 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_611/CO[3]
                         net (fo=1, routed)           0.000    24.454    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_611_n_0
    SLICE_X33Y326        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.507 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_506/CO[3]
                         net (fo=1, routed)           0.000    24.507    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_506_n_0
    SLICE_X33Y327        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.560 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_411/CO[3]
                         net (fo=1, routed)           0.000    24.560    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_411_n_0
    SLICE_X33Y328        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.613 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_326/CO[3]
                         net (fo=1, routed)           0.000    24.613    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_326_n_0
    SLICE_X33Y329        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.666 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_275/CO[3]
                         net (fo=1, routed)           0.000    24.666    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_275_n_0
    SLICE_X33Y330        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.719 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_270/CO[3]
                         net (fo=1, routed)           0.000    24.719    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_270_n_0
    SLICE_X33Y331        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.772 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_265/CO[3]
                         net (fo=1, routed)           0.000    24.772    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_265_n_0
    SLICE_X33Y332        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.825 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_260/CO[3]
                         net (fo=1, routed)           0.000    24.825    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_260_n_0
    SLICE_X33Y333        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.878 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_255/CO[3]
                         net (fo=1, routed)           0.000    24.878    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_255_n_0
    SLICE_X33Y334        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.931 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_252/CO[3]
                         net (fo=1, routed)           0.000    24.931    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_252_n_0
    SLICE_X33Y335        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    25.008 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_251/CO[1]
                         net (fo=68, routed)          1.996    27.004    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_251_n_2
    SLICE_X34Y319        LUT2 (Prop_lut2_I1_O)        0.122    27.126 r  design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1427/O
                         net (fo=1, routed)           0.000    27.126    design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1427_n_0
    SLICE_X34Y319        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    27.382 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1336/CO[3]
                         net (fo=1, routed)           0.000    27.382    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1336_n_0
    SLICE_X34Y320        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.436 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1247/CO[3]
                         net (fo=1, routed)           0.000    27.436    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1247_n_0
    SLICE_X34Y321        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.490 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1158/CO[3]
                         net (fo=1, routed)           0.000    27.490    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1158_n_0
    SLICE_X34Y322        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.544 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_981/CO[3]
                         net (fo=1, routed)           0.000    27.544    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_981_n_0
    SLICE_X34Y323        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.598 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_846/CO[3]
                         net (fo=1, routed)           0.000    27.598    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_846_n_0
    SLICE_X34Y324        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.652 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_721/CO[3]
                         net (fo=1, routed)           0.007    27.659    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_721_n_0
    SLICE_X34Y325        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.713 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_606/CO[3]
                         net (fo=1, routed)           0.000    27.713    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_606_n_0
    SLICE_X34Y326        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.767 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_501/CO[3]
                         net (fo=1, routed)           0.000    27.767    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_501_n_0
    SLICE_X34Y327        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.821 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_406/CO[3]
                         net (fo=1, routed)           0.000    27.821    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_406_n_0
    SLICE_X34Y328        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.875 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_321/CO[3]
                         net (fo=1, routed)           0.000    27.875    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_321_n_0
    SLICE_X34Y329        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.929 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_246/CO[3]
                         net (fo=1, routed)           0.000    27.929    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_246_n_0
    SLICE_X34Y330        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.983 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_200/CO[3]
                         net (fo=1, routed)           0.000    27.983    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_200_n_0
    SLICE_X34Y331        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.037 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_195/CO[3]
                         net (fo=1, routed)           0.000    28.037    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_195_n_0
    SLICE_X34Y332        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.091 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_190/CO[3]
                         net (fo=1, routed)           0.000    28.091    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_190_n_0
    SLICE_X34Y333        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.145 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_185/CO[3]
                         net (fo=1, routed)           0.000    28.145    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_185_n_0
    SLICE_X34Y334        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.199 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_182/CO[3]
                         net (fo=1, routed)           0.000    28.199    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_182_n_0
    SLICE_X34Y335        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    28.275 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_181/CO[1]
                         net (fo=68, routed)          1.921    30.195    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_181_n_2
    SLICE_X35Y319        LUT2 (Prop_lut2_I1_O)        0.124    30.319 r  design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1423/O
                         net (fo=1, routed)           0.000    30.319    design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1423_n_0
    SLICE_X35Y319        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    30.586 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1331/CO[3]
                         net (fo=1, routed)           0.000    30.586    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1331_n_0
    SLICE_X35Y320        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.639 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1242/CO[3]
                         net (fo=1, routed)           0.000    30.639    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1242_n_0
    SLICE_X35Y321        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.692 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1153/CO[3]
                         net (fo=1, routed)           0.000    30.692    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1153_n_0
    SLICE_X35Y322        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.745 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_976/CO[3]
                         net (fo=1, routed)           0.000    30.745    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_976_n_0
    SLICE_X35Y323        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.798 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_841/CO[3]
                         net (fo=1, routed)           0.000    30.798    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_841_n_0
    SLICE_X35Y324        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.851 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_716/CO[3]
                         net (fo=1, routed)           0.007    30.859    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_716_n_0
    SLICE_X35Y325        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.912 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_601/CO[3]
                         net (fo=1, routed)           0.000    30.912    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_601_n_0
    SLICE_X35Y326        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.965 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_496/CO[3]
                         net (fo=1, routed)           0.000    30.965    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_496_n_0
    SLICE_X35Y327        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.018 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_401/CO[3]
                         net (fo=1, routed)           0.000    31.018    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_401_n_0
    SLICE_X35Y328        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.071 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_316/CO[3]
                         net (fo=1, routed)           0.000    31.071    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_316_n_0
    SLICE_X35Y329        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.124 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_241/CO[3]
                         net (fo=1, routed)           0.000    31.124    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_241_n_0
    SLICE_X35Y330        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.177 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_176/CO[3]
                         net (fo=1, routed)           0.000    31.177    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_176_n_0
    SLICE_X35Y331        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.230 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_135/CO[3]
                         net (fo=1, routed)           0.000    31.230    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_135_n_0
    SLICE_X35Y332        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.283 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_130/CO[3]
                         net (fo=1, routed)           0.000    31.283    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_130_n_0
    SLICE_X35Y333        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.336 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_125/CO[3]
                         net (fo=1, routed)           0.000    31.336    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_125_n_0
    SLICE_X35Y334        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.389 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_122/CO[3]
                         net (fo=1, routed)           0.000    31.389    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_122_n_0
    SLICE_X35Y335        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    31.466 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_121/CO[1]
                         net (fo=68, routed)          2.162    33.627    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_121_n_2
    SLICE_X37Y318        LUT5 (Prop_lut5_I1_O)        0.122    33.749 r  design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1417/O
                         net (fo=1, routed)           0.000    33.749    design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1417_n_0
    SLICE_X37Y318        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    33.942 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1322/CO[3]
                         net (fo=1, routed)           0.000    33.942    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1322_n_0
    SLICE_X37Y319        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.995 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1233/CO[3]
                         net (fo=1, routed)           0.000    33.995    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1233_n_0
    SLICE_X37Y320        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.048 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1144/CO[3]
                         net (fo=1, routed)           0.000    34.048    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1144_n_0
    SLICE_X37Y321        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.101 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_967/CO[3]
                         net (fo=1, routed)           0.000    34.101    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_967_n_0
    SLICE_X37Y322        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.154 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_832/CO[3]
                         net (fo=1, routed)           0.000    34.154    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_832_n_0
    SLICE_X37Y323        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.207 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_707/CO[3]
                         net (fo=1, routed)           0.000    34.207    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_707_n_0
    SLICE_X37Y324        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.260 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_592/CO[3]
                         net (fo=1, routed)           0.007    34.268    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_592_n_0
    SLICE_X37Y325        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.321 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_487/CO[3]
                         net (fo=1, routed)           0.000    34.321    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_487_n_0
    SLICE_X37Y326        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.374 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_392/CO[3]
                         net (fo=1, routed)           0.000    34.374    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_392_n_0
    SLICE_X37Y327        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.427 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_307/CO[3]
                         net (fo=1, routed)           0.000    34.427    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_307_n_0
    SLICE_X37Y328        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.480 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_232/CO[3]
                         net (fo=1, routed)           0.000    34.480    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_232_n_0
    SLICE_X37Y329        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.533 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_167/CO[3]
                         net (fo=1, routed)           0.000    34.533    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_167_n_0
    SLICE_X37Y330        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.586 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_112/CO[3]
                         net (fo=1, routed)           0.000    34.586    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_112_n_0
    SLICE_X37Y331        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.639 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_77/CO[3]
                         net (fo=1, routed)           0.000    34.639    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_77_n_0
    SLICE_X37Y332        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.692 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_72/CO[3]
                         net (fo=1, routed)           0.000    34.692    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_72_n_0
    SLICE_X37Y333        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.745 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_69/CO[3]
                         net (fo=1, routed)           0.000    34.745    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_69_n_0
    SLICE_X37Y334        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    34.822 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_68/CO[1]
                         net (fo=68, routed)          1.822    36.643    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_68_n_2
    SLICE_X40Y317        LUT2 (Prop_lut2_I1_O)        0.122    36.765 r  design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1411/O
                         net (fo=1, routed)           0.000    36.765    design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1411_n_0
    SLICE_X40Y317        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    37.032 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1316/CO[3]
                         net (fo=1, routed)           0.000    37.032    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1316_n_0
    SLICE_X40Y318        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.085 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1227/CO[3]
                         net (fo=1, routed)           0.000    37.085    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1227_n_0
    SLICE_X40Y319        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.138 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1138/CO[3]
                         net (fo=1, routed)           0.000    37.138    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1138_n_0
    SLICE_X40Y320        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.191 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_961/CO[3]
                         net (fo=1, routed)           0.000    37.191    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_961_n_0
    SLICE_X40Y321        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.244 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_826/CO[3]
                         net (fo=1, routed)           0.000    37.244    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_826_n_0
    SLICE_X40Y322        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.297 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_701/CO[3]
                         net (fo=1, routed)           0.000    37.297    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_701_n_0
    SLICE_X40Y323        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.350 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_586/CO[3]
                         net (fo=1, routed)           0.000    37.350    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_586_n_0
    SLICE_X40Y324        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.403 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_481/CO[3]
                         net (fo=1, routed)           0.007    37.410    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_481_n_0
    SLICE_X40Y325        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.463 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_386/CO[3]
                         net (fo=1, routed)           0.000    37.463    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_386_n_0
    SLICE_X40Y326        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.516 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_301/CO[3]
                         net (fo=1, routed)           0.000    37.516    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_301_n_0
    SLICE_X40Y327        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.569 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_226/CO[3]
                         net (fo=1, routed)           0.000    37.569    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_226_n_0
    SLICE_X40Y328        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.622 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_161/CO[3]
                         net (fo=1, routed)           0.000    37.622    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_161_n_0
    SLICE_X40Y329        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.675 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_106/CO[3]
                         net (fo=1, routed)           0.000    37.675    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_106_n_0
    SLICE_X40Y330        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.728 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_62/CO[3]
                         net (fo=1, routed)           0.000    37.728    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_62_n_0
    SLICE_X40Y331        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.781 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    37.781    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_35_n_0
    SLICE_X40Y332        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.834 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_32/CO[3]
                         net (fo=1, routed)           0.000    37.834    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_32_n_0
    SLICE_X40Y333        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    37.911 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_31/CO[1]
                         net (fo=68, routed)          1.622    39.534    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_31_n_2
    SLICE_X43Y320        LUT2 (Prop_lut2_I1_O)        0.122    39.656 r  design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1406/O
                         net (fo=1, routed)           0.000    39.656    design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1406_n_0
    SLICE_X43Y320        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    39.923 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1311/CO[3]
                         net (fo=1, routed)           0.000    39.923    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1311_n_0
    SLICE_X43Y321        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    39.976 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1222/CO[3]
                         net (fo=1, routed)           0.000    39.976    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1222_n_0
    SLICE_X43Y322        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    40.029 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1133/CO[3]
                         net (fo=1, routed)           0.000    40.029    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1133_n_0
    SLICE_X43Y323        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    40.082 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_956/CO[3]
                         net (fo=1, routed)           0.000    40.082    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_956_n_0
    SLICE_X43Y324        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    40.135 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_821/CO[3]
                         net (fo=1, routed)           0.007    40.142    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_821_n_0
    SLICE_X43Y325        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    40.195 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_696/CO[3]
                         net (fo=1, routed)           0.000    40.195    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_696_n_0
    SLICE_X43Y326        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    40.248 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_581/CO[3]
                         net (fo=1, routed)           0.000    40.248    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_581_n_0
    SLICE_X43Y327        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    40.301 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_476/CO[3]
                         net (fo=1, routed)           0.000    40.301    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_476_n_0
    SLICE_X43Y328        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    40.354 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_381/CO[3]
                         net (fo=1, routed)           0.000    40.354    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_381_n_0
    SLICE_X43Y329        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    40.407 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_296/CO[3]
                         net (fo=1, routed)           0.000    40.407    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_296_n_0
    SLICE_X43Y330        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    40.460 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_221/CO[3]
                         net (fo=1, routed)           0.000    40.460    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_221_n_0
    SLICE_X43Y331        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    40.513 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_156/CO[3]
                         net (fo=1, routed)           0.000    40.513    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_156_n_0
    SLICE_X43Y332        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    40.566 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_101/CO[3]
                         net (fo=1, routed)           0.000    40.566    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_101_n_0
    SLICE_X43Y333        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    40.619 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_57/CO[3]
                         net (fo=1, routed)           0.000    40.619    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_57_n_0
    SLICE_X43Y334        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    40.672 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    40.672    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_26_n_0
    SLICE_X43Y335        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    40.725 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    40.725    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_13_n_0
    SLICE_X43Y336        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    40.802 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_12/CO[1]
                         net (fo=68, routed)          1.705    42.507    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_12_n_2
    SLICE_X44Y320        LUT2 (Prop_lut2_I1_O)        0.122    42.629 r  design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1402/O
                         net (fo=1, routed)           0.000    42.629    design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1402_n_0
    SLICE_X44Y320        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    42.896 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1310/CO[3]
                         net (fo=1, routed)           0.000    42.896    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1310_n_0
    SLICE_X44Y321        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    42.949 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1221/CO[3]
                         net (fo=1, routed)           0.000    42.949    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1221_n_0
    SLICE_X44Y322        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.002 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1132/CO[3]
                         net (fo=1, routed)           0.000    43.002    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1132_n_0
    SLICE_X44Y323        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.055 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_955/CO[3]
                         net (fo=1, routed)           0.000    43.055    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_955_n_0
    SLICE_X44Y324        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.108 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_820/CO[3]
                         net (fo=1, routed)           0.007    43.115    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_820_n_0
    SLICE_X44Y325        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.168 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_695/CO[3]
                         net (fo=1, routed)           0.000    43.168    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_695_n_0
    SLICE_X44Y326        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.221 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_580/CO[3]
                         net (fo=1, routed)           0.000    43.221    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_580_n_0
    SLICE_X44Y327        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.274 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_475/CO[3]
                         net (fo=1, routed)           0.000    43.274    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_475_n_0
    SLICE_X44Y328        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.327 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_380/CO[3]
                         net (fo=1, routed)           0.000    43.327    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_380_n_0
    SLICE_X44Y329        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.380 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_295/CO[3]
                         net (fo=1, routed)           0.000    43.380    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_295_n_0
    SLICE_X44Y330        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.433 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_220/CO[3]
                         net (fo=1, routed)           0.000    43.433    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_220_n_0
    SLICE_X44Y331        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.486 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_155/CO[3]
                         net (fo=1, routed)           0.000    43.486    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_155_n_0
    SLICE_X44Y332        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.539 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_100/CO[3]
                         net (fo=1, routed)           0.000    43.539    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_100_n_0
    SLICE_X44Y333        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.592 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_56/CO[3]
                         net (fo=1, routed)           0.000    43.592    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_56_n_0
    SLICE_X44Y334        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.645 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.645    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_25_n_0
    SLICE_X44Y335        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.698 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000    43.698    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_11_n_0
    SLICE_X44Y336        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    43.775 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_7/CO[1]
                         net (fo=69, routed)          1.965    45.740    design_1_i/FREQ_counter_PSK/inst/FTW1[15]
    SLICE_X46Y320        LUT2 (Prop_lut2_I1_O)        0.122    45.862 r  design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1461/O
                         net (fo=1, routed)           0.000    45.862    design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1461_n_0
    SLICE_X46Y320        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    46.118 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1384/CO[3]
                         net (fo=1, routed)           0.000    46.118    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1384_n_0
    SLICE_X46Y321        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    46.172 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1295/CO[3]
                         net (fo=1, routed)           0.000    46.172    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1295_n_0
    SLICE_X46Y322        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    46.226 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1206/CO[3]
                         net (fo=1, routed)           0.000    46.226    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1206_n_0
    SLICE_X46Y323        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    46.280 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1117/CO[3]
                         net (fo=1, routed)           0.000    46.280    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1117_n_0
    SLICE_X46Y324        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    46.334 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_940/CO[3]
                         net (fo=1, routed)           0.007    46.342    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_940_n_0
    SLICE_X46Y325        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    46.396 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_805/CO[3]
                         net (fo=1, routed)           0.000    46.396    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_805_n_0
    SLICE_X46Y326        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    46.450 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_680/CO[3]
                         net (fo=1, routed)           0.000    46.450    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_680_n_0
    SLICE_X46Y327        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    46.504 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_565/CO[3]
                         net (fo=1, routed)           0.000    46.504    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_565_n_0
    SLICE_X46Y328        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    46.558 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_460/CO[3]
                         net (fo=1, routed)           0.000    46.558    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_460_n_0
    SLICE_X46Y329        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    46.612 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_365/CO[3]
                         net (fo=1, routed)           0.000    46.612    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_365_n_0
    SLICE_X46Y330        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    46.666 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_280/CO[3]
                         net (fo=1, routed)           0.000    46.666    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_280_n_0
    SLICE_X46Y331        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    46.720 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_205/CO[3]
                         net (fo=1, routed)           0.000    46.720    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_205_n_0
    SLICE_X46Y332        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    46.774 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_140/CO[3]
                         net (fo=1, routed)           0.000    46.774    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_140_n_0
    SLICE_X46Y333        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    46.828 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_85/CO[3]
                         net (fo=1, routed)           0.000    46.828    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_85_n_0
    SLICE_X46Y334        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    46.882 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    46.882    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_41_n_0
    SLICE_X46Y335        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    46.936 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    46.936    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_16_n_0
    SLICE_X46Y336        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    47.012 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_8/CO[1]
                         net (fo=69, routed)          1.795    48.806    design_1_i/FREQ_counter_PSK/inst/FTW1[14]
    SLICE_X47Y320        LUT2 (Prop_lut2_I1_O)        0.124    48.930 r  design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1465/O
                         net (fo=1, routed)           0.000    48.930    design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1465_n_0
    SLICE_X47Y320        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    49.197 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1389/CO[3]
                         net (fo=1, routed)           0.000    49.197    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1389_n_0
    SLICE_X47Y321        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    49.250 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1300/CO[3]
                         net (fo=1, routed)           0.000    49.250    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1300_n_0
    SLICE_X47Y322        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    49.303 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1211/CO[3]
                         net (fo=1, routed)           0.000    49.303    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1211_n_0
    SLICE_X47Y323        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    49.356 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1122/CO[3]
                         net (fo=1, routed)           0.000    49.356    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1122_n_0
    SLICE_X47Y324        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    49.409 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_945/CO[3]
                         net (fo=1, routed)           0.007    49.417    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_945_n_0
    SLICE_X47Y325        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    49.470 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_810/CO[3]
                         net (fo=1, routed)           0.000    49.470    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_810_n_0
    SLICE_X47Y326        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    49.523 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_685/CO[3]
                         net (fo=1, routed)           0.000    49.523    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_685_n_0
    SLICE_X47Y327        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    49.576 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_570/CO[3]
                         net (fo=1, routed)           0.000    49.576    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_570_n_0
    SLICE_X47Y328        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    49.629 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_465/CO[3]
                         net (fo=1, routed)           0.000    49.629    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_465_n_0
    SLICE_X47Y329        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    49.682 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_370/CO[3]
                         net (fo=1, routed)           0.000    49.682    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_370_n_0
    SLICE_X47Y330        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    49.735 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_285/CO[3]
                         net (fo=1, routed)           0.000    49.735    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_285_n_0
    SLICE_X47Y331        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    49.788 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_210/CO[3]
                         net (fo=1, routed)           0.000    49.788    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_210_n_0
    SLICE_X47Y332        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    49.841 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_145/CO[3]
                         net (fo=1, routed)           0.000    49.841    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_145_n_0
    SLICE_X47Y333        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    49.894 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_90/CO[3]
                         net (fo=1, routed)           0.000    49.894    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_90_n_0
    SLICE_X47Y334        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    49.947 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    49.947    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_46_n_0
    SLICE_X47Y335        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    50.000 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_19/CO[3]
                         net (fo=1, routed)           0.000    50.000    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_19_n_0
    SLICE_X47Y336        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    50.077 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_9/CO[1]
                         net (fo=69, routed)          2.361    52.438    design_1_i/FREQ_counter_PSK/inst/FTW1[13]
    SLICE_X48Y318        LUT2 (Prop_lut2_I1_O)        0.122    52.560 r  design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1469/O
                         net (fo=1, routed)           0.000    52.560    design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1469_n_0
    SLICE_X48Y318        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    52.816 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1394/CO[3]
                         net (fo=1, routed)           0.000    52.816    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1394_n_0
    SLICE_X48Y319        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    52.870 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1305/CO[3]
                         net (fo=1, routed)           0.000    52.870    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1305_n_0
    SLICE_X48Y320        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    52.924 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1216/CO[3]
                         net (fo=1, routed)           0.000    52.924    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1216_n_0
    SLICE_X48Y321        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    52.978 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1127/CO[3]
                         net (fo=1, routed)           0.000    52.978    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1127_n_0
    SLICE_X48Y322        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    53.032 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_950/CO[3]
                         net (fo=1, routed)           0.000    53.032    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_950_n_0
    SLICE_X48Y323        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    53.086 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_815/CO[3]
                         net (fo=1, routed)           0.000    53.086    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_815_n_0
    SLICE_X48Y324        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    53.140 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_690/CO[3]
                         net (fo=1, routed)           0.007    53.147    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_690_n_0
    SLICE_X48Y325        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    53.201 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_575/CO[3]
                         net (fo=1, routed)           0.000    53.201    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_575_n_0
    SLICE_X48Y326        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    53.255 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_470/CO[3]
                         net (fo=1, routed)           0.000    53.255    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_470_n_0
    SLICE_X48Y327        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    53.309 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_375/CO[3]
                         net (fo=1, routed)           0.000    53.309    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_375_n_0
    SLICE_X48Y328        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    53.363 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_290/CO[3]
                         net (fo=1, routed)           0.000    53.363    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_290_n_0
    SLICE_X48Y329        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    53.417 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_215/CO[3]
                         net (fo=1, routed)           0.000    53.417    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_215_n_0
    SLICE_X48Y330        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    53.471 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_150/CO[3]
                         net (fo=1, routed)           0.000    53.471    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_150_n_0
    SLICE_X48Y331        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    53.525 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_95/CO[3]
                         net (fo=1, routed)           0.000    53.525    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_95_n_0
    SLICE_X48Y332        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    53.579 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    53.579    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_51_n_0
    SLICE_X48Y333        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    53.633 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_22/CO[3]
                         net (fo=1, routed)           0.000    53.633    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_22_n_0
    SLICE_X48Y334        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    53.709 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_10/CO[1]
                         net (fo=69, routed)          2.195    55.905    design_1_i/FREQ_counter_PSK/inst/FTW1[12]
    SLICE_X45Y317        LUT5 (Prop_lut5_I1_O)        0.124    56.029 r  design_1_i/FREQ_counter_PSK/inst/FTW[11]_i_306/O
                         net (fo=1, routed)           0.000    56.029    design_1_i/FREQ_counter_PSK/inst/FTW[11]_i_306_n_0
    SLICE_X45Y317        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    56.288 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_282/CO[3]
                         net (fo=1, routed)           0.000    56.288    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_282_n_0
    SLICE_X45Y318        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    56.341 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_262/CO[3]
                         net (fo=1, routed)           0.000    56.341    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_262_n_0
    SLICE_X45Y319        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    56.394 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_242/CO[3]
                         net (fo=1, routed)           0.000    56.394    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_242_n_0
    SLICE_X45Y320        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    56.447 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_222/CO[3]
                         net (fo=1, routed)           0.000    56.447    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_222_n_0
    SLICE_X45Y321        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    56.500 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_202/CO[3]
                         net (fo=1, routed)           0.000    56.500    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_202_n_0
    SLICE_X45Y322        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    56.553 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_182/CO[3]
                         net (fo=1, routed)           0.000    56.553    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_182_n_0
    SLICE_X45Y323        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    56.606 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_162/CO[3]
                         net (fo=1, routed)           0.000    56.606    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_162_n_0
    SLICE_X45Y324        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    56.659 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_142/CO[3]
                         net (fo=1, routed)           0.007    56.666    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_142_n_0
    SLICE_X45Y325        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    56.719 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_122/CO[3]
                         net (fo=1, routed)           0.000    56.719    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_122_n_0
    SLICE_X45Y326        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    56.772 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_102/CO[3]
                         net (fo=1, routed)           0.000    56.772    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_102_n_0
    SLICE_X45Y327        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    56.825 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_82/CO[3]
                         net (fo=1, routed)           0.000    56.825    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_82_n_0
    SLICE_X45Y328        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    56.878 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_62/CO[3]
                         net (fo=1, routed)           0.000    56.878    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_62_n_0
    SLICE_X45Y329        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    56.931 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_42/CO[3]
                         net (fo=1, routed)           0.000    56.931    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_42_n_0
    SLICE_X45Y330        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    56.984 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_22/CO[3]
                         net (fo=1, routed)           0.000    56.984    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_22_n_0
    SLICE_X45Y331        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    57.037 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    57.037    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_10_n_0
    SLICE_X45Y332        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    57.114 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_6/CO[1]
                         net (fo=69, routed)          2.625    59.739    design_1_i/FREQ_counter_PSK/inst/FTW1[11]
    SLICE_X43Y298        LUT5 (Prop_lut5_I1_O)        0.122    59.861 r  design_1_i/FREQ_counter_PSK/inst/FTW[11]_i_327/O
                         net (fo=1, routed)           0.000    59.861    design_1_i/FREQ_counter_PSK/inst/FTW[11]_i_327_n_0
    SLICE_X43Y298        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    60.054 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_307/CO[3]
                         net (fo=1, routed)           0.000    60.054    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_307_n_0
    SLICE_X43Y299        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    60.107 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_287/CO[3]
                         net (fo=1, routed)           0.001    60.108    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_287_n_0
    SLICE_X43Y300        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    60.161 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_267/CO[3]
                         net (fo=1, routed)           0.000    60.161    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_267_n_0
    SLICE_X43Y301        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    60.214 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_247/CO[3]
                         net (fo=1, routed)           0.000    60.214    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_247_n_0
    SLICE_X43Y302        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    60.267 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_227/CO[3]
                         net (fo=1, routed)           0.000    60.267    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_227_n_0
    SLICE_X43Y303        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    60.320 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_207/CO[3]
                         net (fo=1, routed)           0.000    60.320    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_207_n_0
    SLICE_X43Y304        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    60.373 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_187/CO[3]
                         net (fo=1, routed)           0.000    60.373    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_187_n_0
    SLICE_X43Y305        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    60.426 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_167/CO[3]
                         net (fo=1, routed)           0.000    60.426    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_167_n_0
    SLICE_X43Y306        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    60.479 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_147/CO[3]
                         net (fo=1, routed)           0.000    60.479    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_147_n_0
    SLICE_X43Y307        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    60.532 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_127/CO[3]
                         net (fo=1, routed)           0.000    60.532    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_127_n_0
    SLICE_X43Y308        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    60.585 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_107/CO[3]
                         net (fo=1, routed)           0.000    60.585    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_107_n_0
    SLICE_X43Y309        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    60.638 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_87/CO[3]
                         net (fo=1, routed)           0.000    60.638    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_87_n_0
    SLICE_X43Y310        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    60.691 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_67/CO[3]
                         net (fo=1, routed)           0.000    60.691    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_67_n_0
    SLICE_X43Y311        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    60.744 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_47/CO[3]
                         net (fo=1, routed)           0.000    60.744    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_47_n_0
    SLICE_X43Y312        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    60.797 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_27/CO[3]
                         net (fo=1, routed)           0.000    60.797    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_27_n_0
    SLICE_X43Y313        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    60.850 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.850    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_13_n_0
    SLICE_X43Y314        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    60.927 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_7/CO[1]
                         net (fo=69, routed)          1.994    62.920    design_1_i/FREQ_counter_PSK/inst/FTW1[10]
    SLICE_X44Y298        LUT2 (Prop_lut2_I1_O)        0.122    63.042 r  design_1_i/FREQ_counter_PSK/inst/FTW[11]_i_333/O
                         net (fo=1, routed)           0.000    63.042    design_1_i/FREQ_counter_PSK/inst/FTW[11]_i_333_n_0
    SLICE_X44Y298        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    63.309 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_312/CO[3]
                         net (fo=1, routed)           0.000    63.309    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_312_n_0
    SLICE_X44Y299        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    63.362 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_292/CO[3]
                         net (fo=1, routed)           0.001    63.363    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_292_n_0
    SLICE_X44Y300        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    63.416 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_272/CO[3]
                         net (fo=1, routed)           0.000    63.416    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_272_n_0
    SLICE_X44Y301        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    63.469 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_252/CO[3]
                         net (fo=1, routed)           0.000    63.469    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_252_n_0
    SLICE_X44Y302        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    63.522 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_232/CO[3]
                         net (fo=1, routed)           0.000    63.522    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_232_n_0
    SLICE_X44Y303        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    63.575 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_212/CO[3]
                         net (fo=1, routed)           0.000    63.575    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_212_n_0
    SLICE_X44Y304        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    63.628 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_192/CO[3]
                         net (fo=1, routed)           0.000    63.628    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_192_n_0
    SLICE_X44Y305        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    63.681 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_172/CO[3]
                         net (fo=1, routed)           0.000    63.681    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_172_n_0
    SLICE_X44Y306        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    63.734 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_152/CO[3]
                         net (fo=1, routed)           0.000    63.734    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_152_n_0
    SLICE_X44Y307        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    63.787 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_132/CO[3]
                         net (fo=1, routed)           0.000    63.787    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_132_n_0
    SLICE_X44Y308        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    63.840 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_112/CO[3]
                         net (fo=1, routed)           0.000    63.840    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_112_n_0
    SLICE_X44Y309        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    63.893 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_92/CO[3]
                         net (fo=1, routed)           0.000    63.893    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_92_n_0
    SLICE_X44Y310        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    63.946 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_72/CO[3]
                         net (fo=1, routed)           0.000    63.946    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_72_n_0
    SLICE_X44Y311        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    63.999 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_52/CO[3]
                         net (fo=1, routed)           0.000    63.999    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_52_n_0
    SLICE_X44Y312        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    64.052 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    64.052    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_32_n_0
    SLICE_X44Y313        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    64.105 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_16/CO[3]
                         net (fo=1, routed)           0.000    64.105    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_16_n_0
    SLICE_X44Y314        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    64.182 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_8/CO[1]
                         net (fo=69, routed)          1.943    66.125    design_1_i/FREQ_counter_PSK/inst/FTW1[9]
    SLICE_X47Y298        LUT2 (Prop_lut2_I1_O)        0.122    66.247 r  design_1_i/FREQ_counter_PSK/inst/FTW[11]_i_337/O
                         net (fo=1, routed)           0.000    66.247    design_1_i/FREQ_counter_PSK/inst/FTW[11]_i_337_n_0
    SLICE_X47Y298        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    66.514 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_317/CO[3]
                         net (fo=1, routed)           0.000    66.514    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_317_n_0
    SLICE_X47Y299        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    66.567 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_297/CO[3]
                         net (fo=1, routed)           0.001    66.568    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_297_n_0
    SLICE_X47Y300        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    66.621 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_277/CO[3]
                         net (fo=1, routed)           0.000    66.621    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_277_n_0
    SLICE_X47Y301        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    66.674 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_257/CO[3]
                         net (fo=1, routed)           0.000    66.674    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_257_n_0
    SLICE_X47Y302        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    66.727 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_237/CO[3]
                         net (fo=1, routed)           0.000    66.727    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_237_n_0
    SLICE_X47Y303        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    66.780 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_217/CO[3]
                         net (fo=1, routed)           0.000    66.780    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_217_n_0
    SLICE_X47Y304        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    66.833 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_197/CO[3]
                         net (fo=1, routed)           0.000    66.833    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_197_n_0
    SLICE_X47Y305        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    66.886 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_177/CO[3]
                         net (fo=1, routed)           0.000    66.886    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_177_n_0
    SLICE_X47Y306        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    66.939 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_157/CO[3]
                         net (fo=1, routed)           0.000    66.939    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_157_n_0
    SLICE_X47Y307        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    66.992 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_137/CO[3]
                         net (fo=1, routed)           0.000    66.992    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_137_n_0
    SLICE_X47Y308        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    67.045 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_117/CO[3]
                         net (fo=1, routed)           0.000    67.045    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_117_n_0
    SLICE_X47Y309        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    67.098 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_97/CO[3]
                         net (fo=1, routed)           0.000    67.098    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_97_n_0
    SLICE_X47Y310        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    67.151 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_77/CO[3]
                         net (fo=1, routed)           0.000    67.151    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_77_n_0
    SLICE_X47Y311        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    67.204 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_57/CO[3]
                         net (fo=1, routed)           0.000    67.204    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_57_n_0
    SLICE_X47Y312        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    67.257 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_37/CO[3]
                         net (fo=1, routed)           0.000    67.257    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_37_n_0
    SLICE_X47Y313        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    67.310 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    67.310    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_19_n_0
    SLICE_X47Y314        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    67.387 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_9/CO[1]
                         net (fo=69, routed)          1.821    69.207    design_1_i/FREQ_counter_PSK/inst/FTW1[8]
    SLICE_X46Y298        LUT2 (Prop_lut2_I1_O)        0.122    69.329 r  design_1_i/FREQ_counter_PSK/inst/FTW[7]_i_325/O
                         net (fo=1, routed)           0.000    69.329    design_1_i/FREQ_counter_PSK/inst/FTW[7]_i_325_n_0
    SLICE_X46Y298        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    69.585 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_302/CO[3]
                         net (fo=1, routed)           0.000    69.585    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_302_n_0
    SLICE_X46Y299        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    69.639 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_282/CO[3]
                         net (fo=1, routed)           0.001    69.640    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_282_n_0
    SLICE_X46Y300        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    69.694 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_262/CO[3]
                         net (fo=1, routed)           0.000    69.694    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_262_n_0
    SLICE_X46Y301        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    69.748 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_242/CO[3]
                         net (fo=1, routed)           0.000    69.748    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_242_n_0
    SLICE_X46Y302        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    69.802 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_222/CO[3]
                         net (fo=1, routed)           0.000    69.802    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_222_n_0
    SLICE_X46Y303        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    69.856 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_202/CO[3]
                         net (fo=1, routed)           0.000    69.856    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_202_n_0
    SLICE_X46Y304        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    69.910 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_182/CO[3]
                         net (fo=1, routed)           0.000    69.910    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_182_n_0
    SLICE_X46Y305        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    69.964 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_162/CO[3]
                         net (fo=1, routed)           0.000    69.964    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_162_n_0
    SLICE_X46Y306        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    70.018 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_142/CO[3]
                         net (fo=1, routed)           0.000    70.018    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_142_n_0
    SLICE_X46Y307        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    70.072 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_122/CO[3]
                         net (fo=1, routed)           0.000    70.072    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_122_n_0
    SLICE_X46Y308        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    70.126 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_102/CO[3]
                         net (fo=1, routed)           0.000    70.126    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_102_n_0
    SLICE_X46Y309        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    70.180 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_82/CO[3]
                         net (fo=1, routed)           0.000    70.180    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_82_n_0
    SLICE_X46Y310        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    70.234 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_62/CO[3]
                         net (fo=1, routed)           0.000    70.234    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_62_n_0
    SLICE_X46Y311        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    70.288 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_42/CO[3]
                         net (fo=1, routed)           0.000    70.288    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_42_n_0
    SLICE_X46Y312        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    70.342 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.000    70.342    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_22_n_0
    SLICE_X46Y313        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    70.396 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    70.396    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_10_n_0
    SLICE_X46Y314        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    70.472 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_6/CO[1]
                         net (fo=69, routed)          1.980    72.452    design_1_i/FREQ_counter_PSK/inst/FTW1[7]
    SLICE_X37Y300        LUT5 (Prop_lut5_I1_O)        0.124    72.576 r  design_1_i/FREQ_counter_PSK/inst/FTW[7]_i_327/O
                         net (fo=1, routed)           0.000    72.576    design_1_i/FREQ_counter_PSK/inst/FTW[7]_i_327_n_0
    SLICE_X37Y300        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    72.769 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_307/CO[3]
                         net (fo=1, routed)           0.000    72.769    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_307_n_0
    SLICE_X37Y301        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    72.822 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_287/CO[3]
                         net (fo=1, routed)           0.000    72.822    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_287_n_0
    SLICE_X37Y302        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    72.875 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_267/CO[3]
                         net (fo=1, routed)           0.000    72.875    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_267_n_0
    SLICE_X37Y303        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    72.928 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_247/CO[3]
                         net (fo=1, routed)           0.000    72.928    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_247_n_0
    SLICE_X37Y304        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    72.981 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_227/CO[3]
                         net (fo=1, routed)           0.000    72.981    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_227_n_0
    SLICE_X37Y305        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    73.034 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_207/CO[3]
                         net (fo=1, routed)           0.000    73.034    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_207_n_0
    SLICE_X37Y306        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    73.087 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_187/CO[3]
                         net (fo=1, routed)           0.000    73.087    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_187_n_0
    SLICE_X37Y307        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    73.140 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_167/CO[3]
                         net (fo=1, routed)           0.000    73.140    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_167_n_0
    SLICE_X37Y308        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    73.193 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_147/CO[3]
                         net (fo=1, routed)           0.000    73.193    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_147_n_0
    SLICE_X37Y309        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    73.246 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_127/CO[3]
                         net (fo=1, routed)           0.000    73.246    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_127_n_0
    SLICE_X37Y310        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    73.299 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_107/CO[3]
                         net (fo=1, routed)           0.000    73.299    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_107_n_0
    SLICE_X37Y311        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    73.352 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_87/CO[3]
                         net (fo=1, routed)           0.000    73.352    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_87_n_0
    SLICE_X37Y312        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    73.405 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_67/CO[3]
                         net (fo=1, routed)           0.000    73.405    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_67_n_0
    SLICE_X37Y313        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    73.458 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_47/CO[3]
                         net (fo=1, routed)           0.000    73.458    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_47_n_0
    SLICE_X37Y314        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    73.511 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_27/CO[3]
                         net (fo=1, routed)           0.000    73.511    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_27_n_0
    SLICE_X37Y315        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    73.564 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000    73.564    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_13_n_0
    SLICE_X37Y316        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    73.641 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_7/CO[1]
                         net (fo=69, routed)          1.989    75.630    design_1_i/FREQ_counter_PSK/inst/FTW1[6]
    SLICE_X36Y300        LUT2 (Prop_lut2_I1_O)        0.122    75.752 r  design_1_i/FREQ_counter_PSK/inst/FTW[7]_i_333/O
                         net (fo=1, routed)           0.000    75.752    design_1_i/FREQ_counter_PSK/inst/FTW[7]_i_333_n_0
    SLICE_X36Y300        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    76.008 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_312/CO[3]
                         net (fo=1, routed)           0.000    76.008    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_312_n_0
    SLICE_X36Y301        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    76.062 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_292/CO[3]
                         net (fo=1, routed)           0.000    76.062    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_292_n_0
    SLICE_X36Y302        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    76.116 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_272/CO[3]
                         net (fo=1, routed)           0.000    76.116    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_272_n_0
    SLICE_X36Y303        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    76.170 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_252/CO[3]
                         net (fo=1, routed)           0.000    76.170    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_252_n_0
    SLICE_X36Y304        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    76.224 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_232/CO[3]
                         net (fo=1, routed)           0.000    76.224    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_232_n_0
    SLICE_X36Y305        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    76.278 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_212/CO[3]
                         net (fo=1, routed)           0.000    76.278    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_212_n_0
    SLICE_X36Y306        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    76.332 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_192/CO[3]
                         net (fo=1, routed)           0.000    76.332    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_192_n_0
    SLICE_X36Y307        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    76.386 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_172/CO[3]
                         net (fo=1, routed)           0.000    76.386    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_172_n_0
    SLICE_X36Y308        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    76.440 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_152/CO[3]
                         net (fo=1, routed)           0.000    76.440    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_152_n_0
    SLICE_X36Y309        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    76.494 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_132/CO[3]
                         net (fo=1, routed)           0.000    76.494    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_132_n_0
    SLICE_X36Y310        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    76.548 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_112/CO[3]
                         net (fo=1, routed)           0.000    76.548    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_112_n_0
    SLICE_X36Y311        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    76.602 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_92/CO[3]
                         net (fo=1, routed)           0.000    76.602    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_92_n_0
    SLICE_X36Y312        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    76.656 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_72/CO[3]
                         net (fo=1, routed)           0.000    76.656    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_72_n_0
    SLICE_X36Y313        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    76.710 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_52/CO[3]
                         net (fo=1, routed)           0.000    76.710    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_52_n_0
    SLICE_X36Y314        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    76.764 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_32/CO[3]
                         net (fo=1, routed)           0.000    76.764    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_32_n_0
    SLICE_X36Y315        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    76.818 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    76.818    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_16_n_0
    SLICE_X36Y316        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    76.894 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_8/CO[1]
                         net (fo=69, routed)          2.173    79.067    design_1_i/FREQ_counter_PSK/inst/FTW1[5]
    SLICE_X33Y300        LUT2 (Prop_lut2_I1_O)        0.124    79.191 r  design_1_i/FREQ_counter_PSK/inst/FTW[7]_i_337/O
                         net (fo=1, routed)           0.000    79.191    design_1_i/FREQ_counter_PSK/inst/FTW[7]_i_337_n_0
    SLICE_X33Y300        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    79.458 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_317/CO[3]
                         net (fo=1, routed)           0.000    79.458    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_317_n_0
    SLICE_X33Y301        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    79.511 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_297/CO[3]
                         net (fo=1, routed)           0.000    79.511    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_297_n_0
    SLICE_X33Y302        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    79.564 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_277/CO[3]
                         net (fo=1, routed)           0.000    79.564    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_277_n_0
    SLICE_X33Y303        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    79.617 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_257/CO[3]
                         net (fo=1, routed)           0.000    79.617    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_257_n_0
    SLICE_X33Y304        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    79.670 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_237/CO[3]
                         net (fo=1, routed)           0.000    79.670    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_237_n_0
    SLICE_X33Y305        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    79.723 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_217/CO[3]
                         net (fo=1, routed)           0.000    79.723    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_217_n_0
    SLICE_X33Y306        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    79.776 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_197/CO[3]
                         net (fo=1, routed)           0.000    79.776    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_197_n_0
    SLICE_X33Y307        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    79.829 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_177/CO[3]
                         net (fo=1, routed)           0.000    79.829    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_177_n_0
    SLICE_X33Y308        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    79.882 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_157/CO[3]
                         net (fo=1, routed)           0.000    79.882    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_157_n_0
    SLICE_X33Y309        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    79.935 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_137/CO[3]
                         net (fo=1, routed)           0.000    79.935    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_137_n_0
    SLICE_X33Y310        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    79.988 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_117/CO[3]
                         net (fo=1, routed)           0.000    79.988    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_117_n_0
    SLICE_X33Y311        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    80.041 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_97/CO[3]
                         net (fo=1, routed)           0.000    80.041    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_97_n_0
    SLICE_X33Y312        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    80.094 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_77/CO[3]
                         net (fo=1, routed)           0.000    80.094    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_77_n_0
    SLICE_X33Y313        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    80.147 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_57/CO[3]
                         net (fo=1, routed)           0.000    80.147    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_57_n_0
    SLICE_X33Y314        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    80.200 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_37/CO[3]
                         net (fo=1, routed)           0.000    80.200    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_37_n_0
    SLICE_X33Y315        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    80.253 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.253    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_19_n_0
    SLICE_X33Y316        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    80.330 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_9/CO[1]
                         net (fo=69, routed)          2.311    82.641    design_1_i/FREQ_counter_PSK/inst/FTW1[4]
    SLICE_X27Y300        LUT5 (Prop_lut5_I1_O)        0.122    82.763 r  design_1_i/FREQ_counter_PSK/inst/FTW[3]_i_323/O
                         net (fo=1, routed)           0.000    82.763    design_1_i/FREQ_counter_PSK/inst/FTW[3]_i_323_n_0
    SLICE_X27Y300        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    82.956 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_302/CO[3]
                         net (fo=1, routed)           0.000    82.956    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_302_n_0
    SLICE_X27Y301        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    83.009 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_282/CO[3]
                         net (fo=1, routed)           0.000    83.009    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_282_n_0
    SLICE_X27Y302        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    83.062 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_262/CO[3]
                         net (fo=1, routed)           0.000    83.062    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_262_n_0
    SLICE_X27Y303        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    83.115 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_242/CO[3]
                         net (fo=1, routed)           0.000    83.115    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_242_n_0
    SLICE_X27Y304        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    83.168 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_222/CO[3]
                         net (fo=1, routed)           0.000    83.168    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_222_n_0
    SLICE_X27Y305        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    83.221 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_202/CO[3]
                         net (fo=1, routed)           0.000    83.221    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_202_n_0
    SLICE_X27Y306        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    83.274 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_182/CO[3]
                         net (fo=1, routed)           0.000    83.274    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_182_n_0
    SLICE_X27Y307        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    83.327 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_162/CO[3]
                         net (fo=1, routed)           0.000    83.327    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_162_n_0
    SLICE_X27Y308        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    83.380 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    83.380    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_142_n_0
    SLICE_X27Y309        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    83.433 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_122/CO[3]
                         net (fo=1, routed)           0.000    83.433    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_122_n_0
    SLICE_X27Y310        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    83.486 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000    83.486    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_102_n_0
    SLICE_X27Y311        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    83.539 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_82/CO[3]
                         net (fo=1, routed)           0.000    83.539    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_82_n_0
    SLICE_X27Y312        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    83.592 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    83.592    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_62_n_0
    SLICE_X27Y313        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    83.645 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_42/CO[3]
                         net (fo=1, routed)           0.000    83.645    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_42_n_0
    SLICE_X27Y314        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    83.698 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.000    83.698    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_22_n_0
    SLICE_X27Y315        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    83.751 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    83.751    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_11_n_0
    SLICE_X27Y316        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    83.828 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_7/CO[1]
                         net (fo=69, routed)          2.134    85.962    design_1_i/FREQ_counter_PSK/inst/FTW1[3]
    SLICE_X28Y300        LUT5 (Prop_lut5_I1_O)        0.122    86.084 r  design_1_i/FREQ_counter_PSK/inst/FTW[3]_i_327/O
                         net (fo=1, routed)           0.000    86.084    design_1_i/FREQ_counter_PSK/inst/FTW[3]_i_327_n_0
    SLICE_X28Y300        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    86.277 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_307/CO[3]
                         net (fo=1, routed)           0.000    86.277    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_307_n_0
    SLICE_X28Y301        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    86.330 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_287/CO[3]
                         net (fo=1, routed)           0.000    86.330    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_287_n_0
    SLICE_X28Y302        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    86.383 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_267/CO[3]
                         net (fo=1, routed)           0.000    86.383    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_267_n_0
    SLICE_X28Y303        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    86.436 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_247/CO[3]
                         net (fo=1, routed)           0.000    86.436    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_247_n_0
    SLICE_X28Y304        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    86.489 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_227/CO[3]
                         net (fo=1, routed)           0.000    86.489    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_227_n_0
    SLICE_X28Y305        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    86.542 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_207/CO[3]
                         net (fo=1, routed)           0.000    86.542    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_207_n_0
    SLICE_X28Y306        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    86.595 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_187/CO[3]
                         net (fo=1, routed)           0.000    86.595    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_187_n_0
    SLICE_X28Y307        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    86.648 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_167/CO[3]
                         net (fo=1, routed)           0.000    86.648    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_167_n_0
    SLICE_X28Y308        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    86.701 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_147/CO[3]
                         net (fo=1, routed)           0.000    86.701    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_147_n_0
    SLICE_X28Y309        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    86.754 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_127/CO[3]
                         net (fo=1, routed)           0.000    86.754    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_127_n_0
    SLICE_X28Y310        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    86.807 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_107/CO[3]
                         net (fo=1, routed)           0.000    86.807    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_107_n_0
    SLICE_X28Y311        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    86.860 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_87/CO[3]
                         net (fo=1, routed)           0.000    86.860    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_87_n_0
    SLICE_X28Y312        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    86.913 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    86.913    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_67_n_0
    SLICE_X28Y313        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    86.966 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    86.966    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_47_n_0
    SLICE_X28Y314        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    87.019 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_27/CO[3]
                         net (fo=1, routed)           0.000    87.019    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_27_n_0
    SLICE_X28Y315        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    87.072 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    87.072    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_14_n_0
    SLICE_X28Y316        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    87.149 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_8/CO[1]
                         net (fo=69, routed)          1.981    89.130    design_1_i/FREQ_counter_PSK/inst/FTW1[2]
    SLICE_X29Y300        LUT5 (Prop_lut5_I1_O)        0.122    89.252 r  design_1_i/FREQ_counter_PSK/inst/FTW[3]_i_331/O
                         net (fo=1, routed)           0.000    89.252    design_1_i/FREQ_counter_PSK/inst/FTW[3]_i_331_n_0
    SLICE_X29Y300        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    89.445 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_312/CO[3]
                         net (fo=1, routed)           0.000    89.445    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_312_n_0
    SLICE_X29Y301        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    89.498 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_292/CO[3]
                         net (fo=1, routed)           0.000    89.498    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_292_n_0
    SLICE_X29Y302        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    89.551 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_272/CO[3]
                         net (fo=1, routed)           0.000    89.551    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_272_n_0
    SLICE_X29Y303        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    89.604 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_252/CO[3]
                         net (fo=1, routed)           0.000    89.604    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_252_n_0
    SLICE_X29Y304        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    89.657 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_232/CO[3]
                         net (fo=1, routed)           0.000    89.657    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_232_n_0
    SLICE_X29Y305        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    89.710 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_212/CO[3]
                         net (fo=1, routed)           0.000    89.710    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_212_n_0
    SLICE_X29Y306        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    89.763 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_192/CO[3]
                         net (fo=1, routed)           0.000    89.763    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_192_n_0
    SLICE_X29Y307        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    89.816 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_172/CO[3]
                         net (fo=1, routed)           0.000    89.816    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_172_n_0
    SLICE_X29Y308        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    89.869 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_152/CO[3]
                         net (fo=1, routed)           0.000    89.869    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_152_n_0
    SLICE_X29Y309        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    89.922 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_132/CO[3]
                         net (fo=1, routed)           0.000    89.922    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_132_n_0
    SLICE_X29Y310        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    89.975 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_112/CO[3]
                         net (fo=1, routed)           0.000    89.975    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_112_n_0
    SLICE_X29Y311        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    90.028 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    90.028    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_92_n_0
    SLICE_X29Y312        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    90.081 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_72/CO[3]
                         net (fo=1, routed)           0.000    90.081    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_72_n_0
    SLICE_X29Y313        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    90.134 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    90.134    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_52_n_0
    SLICE_X29Y314        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    90.187 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_32/CO[3]
                         net (fo=1, routed)           0.000    90.187    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_32_n_0
    SLICE_X29Y315        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    90.240 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    90.240    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_17_n_0
    SLICE_X29Y316        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    90.317 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_9/CO[1]
                         net (fo=69, routed)          1.974    92.291    design_1_i/FREQ_counter_PSK/inst/FTW1[1]
    SLICE_X30Y300        LUT5 (Prop_lut5_I1_O)        0.122    92.413 r  design_1_i/FREQ_counter_PSK/inst/FTW[3]_i_337/O
                         net (fo=1, routed)           0.000    92.413    design_1_i/FREQ_counter_PSK/inst/FTW[3]_i_337_n_0
    SLICE_X30Y300        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    92.669 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_317/CO[3]
                         net (fo=1, routed)           0.000    92.669    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_317_n_0
    SLICE_X30Y301        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    92.723 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_297/CO[3]
                         net (fo=1, routed)           0.000    92.723    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_297_n_0
    SLICE_X30Y302        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    92.777 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_277/CO[3]
                         net (fo=1, routed)           0.000    92.777    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_277_n_0
    SLICE_X30Y303        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    92.831 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_257/CO[3]
                         net (fo=1, routed)           0.000    92.831    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_257_n_0
    SLICE_X30Y304        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    92.885 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_237/CO[3]
                         net (fo=1, routed)           0.000    92.885    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_237_n_0
    SLICE_X30Y305        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    92.939 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_217/CO[3]
                         net (fo=1, routed)           0.000    92.939    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_217_n_0
    SLICE_X30Y306        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    92.993 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_197/CO[3]
                         net (fo=1, routed)           0.000    92.993    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_197_n_0
    SLICE_X30Y307        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    93.047 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_177/CO[3]
                         net (fo=1, routed)           0.000    93.047    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_177_n_0
    SLICE_X30Y308        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    93.101 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_157/CO[3]
                         net (fo=1, routed)           0.000    93.101    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_157_n_0
    SLICE_X30Y309        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    93.155 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_137/CO[3]
                         net (fo=1, routed)           0.000    93.155    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_137_n_0
    SLICE_X30Y310        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    93.209 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.209    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_117_n_0
    SLICE_X30Y311        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    93.263 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_97/CO[3]
                         net (fo=1, routed)           0.000    93.263    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_97_n_0
    SLICE_X30Y312        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    93.317 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_77/CO[3]
                         net (fo=1, routed)           0.000    93.317    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_77_n_0
    SLICE_X30Y313        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    93.371 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    93.371    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_57_n_0
    SLICE_X30Y314        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    93.425 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_37/CO[3]
                         net (fo=1, routed)           0.000    93.425    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_37_n_0
    SLICE_X30Y315        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    93.479 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    93.479    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_20_n_0
    SLICE_X30Y316        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    93.612 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_10/CO[0]
                         net (fo=1, routed)           0.732    94.344    design_1_i/FREQ_counter_PSK/inst/FTW1[0]
    SLICE_X40Y304        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.387    94.731 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    94.731    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_1_n_0
    SLICE_X40Y305        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    94.784 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    94.784    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_1_n_0
    SLICE_X40Y306        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111    94.895 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000    94.895    design_1_i/FREQ_counter_PSK/inst/p_2_in[10]
    SLICE_X40Y306        FDRE                                         r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241     1.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     1.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       1.495     2.819    design_1_i/FREQ_counter_PSK/inst/sys_clk
    SLICE_X40Y306        FDRE                                         r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[10]/C

Slack:                    inf
  Source:                 design_1_i/FREQ_counter_PSK/inst/sys_count_out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/FREQ_counter_PSK/inst/FTW_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        94.894ns  (logic 35.956ns (37.890%)  route 58.938ns (62.109%))
  Logic Levels:           509  (CARRY4=479 FDRE=1 LUT1=1 LUT2=17 LUT3=1 LUT5=10)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y301        FDRE                         0.000     0.000 r  design_1_i/FREQ_counter_PSK/inst/sys_count_out_reg[0]/C
    SLICE_X40Y301        FDRE (Prop_fdre_C_Q)         0.228     0.228 f  design_1_i/FREQ_counter_PSK/inst/sys_count_out_reg[0]/Q
                         net (fo=57, routed)          0.790     1.018    design_1_i/FREQ_counter_PSK/inst/Q[0]
    SLICE_X33Y299        LUT1 (Prop_lut1_I0_O)        0.043     1.061 r  design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1470/O
                         net (fo=1, routed)           0.285     1.346    design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1470_n_0
    SLICE_X35Y299        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287     1.633 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1407/CO[3]
                         net (fo=1, routed)           0.001     1.634    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1407_n_0
    SLICE_X35Y300        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.687 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1321/CO[3]
                         net (fo=1, routed)           0.000     1.687    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1321_n_0
    SLICE_X35Y301        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.740 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1232/CO[3]
                         net (fo=1, routed)           0.000     1.740    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1232_n_0
    SLICE_X35Y302        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.793 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1143/CO[3]
                         net (fo=1, routed)           0.000     1.793    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1143_n_0
    SLICE_X35Y303        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.846 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_966/CO[3]
                         net (fo=1, routed)           0.000     1.846    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_966_n_0
    SLICE_X35Y304        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     2.012 f  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_831/O[1]
                         net (fo=29, routed)          2.517     4.529    design_1_i/FREQ_counter_PSK/inst/FTW3[22]
    SLICE_X26Y324        LUT3 (Prop_lut3_I2_O)        0.123     4.652 r  design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1106/O
                         net (fo=1, routed)           0.000     4.652    design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1106_n_0
    SLICE_X26Y324        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183     4.835 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_930/CO[3]
                         net (fo=1, routed)           0.007     4.842    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_930_n_0
    SLICE_X26Y325        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.896 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_925/CO[3]
                         net (fo=1, routed)           0.000     4.896    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_925_n_0
    SLICE_X26Y326        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.950 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_920/CO[3]
                         net (fo=1, routed)           0.000     4.950    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_920_n_0
    SLICE_X26Y327        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.004 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_915/CO[3]
                         net (fo=1, routed)           0.000     5.004    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_915_n_0
    SLICE_X26Y328        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.058 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_910/CO[3]
                         net (fo=1, routed)           0.000     5.058    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_910_n_0
    SLICE_X26Y329        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.112 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_905/CO[3]
                         net (fo=1, routed)           0.000     5.112    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_905_n_0
    SLICE_X26Y330        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.166 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_900/CO[3]
                         net (fo=1, routed)           0.000     5.166    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_900_n_0
    SLICE_X26Y331        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.220 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_895/CO[3]
                         net (fo=1, routed)           0.000     5.220    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_895_n_0
    SLICE_X26Y332        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.274 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_890/CO[3]
                         net (fo=1, routed)           0.000     5.274    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_890_n_0
    SLICE_X26Y333        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.328 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_885/CO[3]
                         net (fo=1, routed)           0.000     5.328    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_885_n_0
    SLICE_X26Y334        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.382 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_882/CO[3]
                         net (fo=1, routed)           0.000     5.382    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_882_n_0
    SLICE_X26Y335        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     5.515 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_881/CO[0]
                         net (fo=68, routed)          1.898     7.413    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_881_n_3
    SLICE_X27Y319        LUT5 (Prop_lut5_I1_O)        0.128     7.541 r  design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1448/O
                         net (fo=1, routed)           0.000     7.541    design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1448_n_0
    SLICE_X27Y319        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     7.734 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1366/CO[3]
                         net (fo=1, routed)           0.000     7.734    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1366_n_0
    SLICE_X27Y320        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.787 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1277/CO[3]
                         net (fo=1, routed)           0.000     7.787    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1277_n_0
    SLICE_X27Y321        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.840 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1188/CO[3]
                         net (fo=1, routed)           0.000     7.840    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1188_n_0
    SLICE_X27Y322        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.893 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1011/CO[3]
                         net (fo=1, routed)           0.000     7.893    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1011_n_0
    SLICE_X27Y323        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.946 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_876/CO[3]
                         net (fo=1, routed)           0.000     7.946    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_876_n_0
    SLICE_X27Y324        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.999 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_800/CO[3]
                         net (fo=1, routed)           0.007     8.006    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_800_n_0
    SLICE_X27Y325        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.059 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_795/CO[3]
                         net (fo=1, routed)           0.000     8.059    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_795_n_0
    SLICE_X27Y326        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.112 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_790/CO[3]
                         net (fo=1, routed)           0.000     8.112    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_790_n_0
    SLICE_X27Y327        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.165 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_785/CO[3]
                         net (fo=1, routed)           0.000     8.165    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_785_n_0
    SLICE_X27Y328        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.218 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_780/CO[3]
                         net (fo=1, routed)           0.000     8.218    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_780_n_0
    SLICE_X27Y329        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.271 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_775/CO[3]
                         net (fo=1, routed)           0.000     8.271    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_775_n_0
    SLICE_X27Y330        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.324 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_770/CO[3]
                         net (fo=1, routed)           0.000     8.324    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_770_n_0
    SLICE_X27Y331        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.377 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_765/CO[3]
                         net (fo=1, routed)           0.000     8.377    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_765_n_0
    SLICE_X27Y332        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.430 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_760/CO[3]
                         net (fo=1, routed)           0.000     8.430    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_760_n_0
    SLICE_X27Y333        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.483 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_755/CO[3]
                         net (fo=1, routed)           0.000     8.483    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_755_n_0
    SLICE_X27Y334        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.536 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_752/CO[3]
                         net (fo=1, routed)           0.000     8.536    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_752_n_0
    SLICE_X27Y335        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     8.613 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_751/CO[1]
                         net (fo=67, routed)          2.012    10.625    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_751_n_2
    SLICE_X28Y319        LUT2 (Prop_lut2_I1_O)        0.122    10.747 r  design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1446/O
                         net (fo=1, routed)           0.000    10.747    design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1446_n_0
    SLICE_X28Y319        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    11.014 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1361/CO[3]
                         net (fo=1, routed)           0.000    11.014    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1361_n_0
    SLICE_X28Y320        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.067 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1272/CO[3]
                         net (fo=1, routed)           0.000    11.067    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1272_n_0
    SLICE_X28Y321        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.120 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1183/CO[3]
                         net (fo=1, routed)           0.000    11.120    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1183_n_0
    SLICE_X28Y322        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.173 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1006/CO[3]
                         net (fo=1, routed)           0.000    11.173    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1006_n_0
    SLICE_X28Y323        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.226 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_871/CO[3]
                         net (fo=1, routed)           0.000    11.226    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_871_n_0
    SLICE_X28Y324        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.279 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_746/CO[3]
                         net (fo=1, routed)           0.007    11.286    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_746_n_0
    SLICE_X28Y325        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.339 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_675/CO[3]
                         net (fo=1, routed)           0.000    11.339    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_675_n_0
    SLICE_X28Y326        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.392 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_670/CO[3]
                         net (fo=1, routed)           0.000    11.392    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_670_n_0
    SLICE_X28Y327        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.445 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_665/CO[3]
                         net (fo=1, routed)           0.000    11.445    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_665_n_0
    SLICE_X28Y328        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.498 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_660/CO[3]
                         net (fo=1, routed)           0.000    11.498    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_660_n_0
    SLICE_X28Y329        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.551 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_655/CO[3]
                         net (fo=1, routed)           0.000    11.551    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_655_n_0
    SLICE_X28Y330        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.604 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_650/CO[3]
                         net (fo=1, routed)           0.000    11.604    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_650_n_0
    SLICE_X28Y331        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.657 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_645/CO[3]
                         net (fo=1, routed)           0.000    11.657    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_645_n_0
    SLICE_X28Y332        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.710 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_640/CO[3]
                         net (fo=1, routed)           0.000    11.710    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_640_n_0
    SLICE_X28Y333        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.763 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_635/CO[3]
                         net (fo=1, routed)           0.000    11.763    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_635_n_0
    SLICE_X28Y334        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.816 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_632/CO[3]
                         net (fo=1, routed)           0.000    11.816    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_632_n_0
    SLICE_X28Y335        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    11.893 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_631/CO[1]
                         net (fo=68, routed)          1.987    13.880    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_631_n_2
    SLICE_X29Y319        LUT2 (Prop_lut2_I1_O)        0.122    14.002 r  design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1443/O
                         net (fo=1, routed)           0.000    14.002    design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1443_n_0
    SLICE_X29Y319        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    14.269 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1356/CO[3]
                         net (fo=1, routed)           0.000    14.269    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1356_n_0
    SLICE_X29Y320        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.322 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1267/CO[3]
                         net (fo=1, routed)           0.000    14.322    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1267_n_0
    SLICE_X29Y321        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.375 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1178/CO[3]
                         net (fo=1, routed)           0.000    14.375    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1178_n_0
    SLICE_X29Y322        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.428 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1001/CO[3]
                         net (fo=1, routed)           0.000    14.428    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1001_n_0
    SLICE_X29Y323        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.481 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_866/CO[3]
                         net (fo=1, routed)           0.000    14.481    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_866_n_0
    SLICE_X29Y324        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.534 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_741/CO[3]
                         net (fo=1, routed)           0.007    14.541    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_741_n_0
    SLICE_X29Y325        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.594 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_626/CO[3]
                         net (fo=1, routed)           0.000    14.594    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_626_n_0
    SLICE_X29Y326        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.647 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_560/CO[3]
                         net (fo=1, routed)           0.000    14.647    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_560_n_0
    SLICE_X29Y327        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.700 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_555/CO[3]
                         net (fo=1, routed)           0.000    14.700    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_555_n_0
    SLICE_X29Y328        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.753 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_550/CO[3]
                         net (fo=1, routed)           0.000    14.753    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_550_n_0
    SLICE_X29Y329        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.806 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_545/CO[3]
                         net (fo=1, routed)           0.000    14.806    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_545_n_0
    SLICE_X29Y330        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.859 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_540/CO[3]
                         net (fo=1, routed)           0.000    14.859    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_540_n_0
    SLICE_X29Y331        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.912 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_535/CO[3]
                         net (fo=1, routed)           0.000    14.912    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_535_n_0
    SLICE_X29Y332        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.965 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_530/CO[3]
                         net (fo=1, routed)           0.000    14.965    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_530_n_0
    SLICE_X29Y333        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.018 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_525/CO[3]
                         net (fo=1, routed)           0.000    15.018    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_525_n_0
    SLICE_X29Y334        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.071 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_522/CO[3]
                         net (fo=1, routed)           0.000    15.071    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_522_n_0
    SLICE_X29Y335        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    15.148 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_521/CO[1]
                         net (fo=68, routed)          1.992    17.140    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_521_n_2
    SLICE_X31Y319        LUT2 (Prop_lut2_I1_O)        0.122    17.262 r  design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1439/O
                         net (fo=1, routed)           0.000    17.262    design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1439_n_0
    SLICE_X31Y319        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    17.529 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1351/CO[3]
                         net (fo=1, routed)           0.000    17.529    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1351_n_0
    SLICE_X31Y320        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.582 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1262/CO[3]
                         net (fo=1, routed)           0.000    17.582    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1262_n_0
    SLICE_X31Y321        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.635 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1173/CO[3]
                         net (fo=1, routed)           0.000    17.635    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1173_n_0
    SLICE_X31Y322        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.688 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_996/CO[3]
                         net (fo=1, routed)           0.000    17.688    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_996_n_0
    SLICE_X31Y323        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.741 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_861/CO[3]
                         net (fo=1, routed)           0.000    17.741    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_861_n_0
    SLICE_X31Y324        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.794 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_736/CO[3]
                         net (fo=1, routed)           0.007    17.802    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_736_n_0
    SLICE_X31Y325        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.855 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_621/CO[3]
                         net (fo=1, routed)           0.000    17.855    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_621_n_0
    SLICE_X31Y326        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.908 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_516/CO[3]
                         net (fo=1, routed)           0.000    17.908    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_516_n_0
    SLICE_X31Y327        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.961 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_455/CO[3]
                         net (fo=1, routed)           0.000    17.961    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_455_n_0
    SLICE_X31Y328        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.014 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_450/CO[3]
                         net (fo=1, routed)           0.000    18.014    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_450_n_0
    SLICE_X31Y329        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.067 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_445/CO[3]
                         net (fo=1, routed)           0.000    18.067    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_445_n_0
    SLICE_X31Y330        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.120 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_440/CO[3]
                         net (fo=1, routed)           0.000    18.120    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_440_n_0
    SLICE_X31Y331        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.173 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_435/CO[3]
                         net (fo=1, routed)           0.000    18.173    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_435_n_0
    SLICE_X31Y332        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.226 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_430/CO[3]
                         net (fo=1, routed)           0.000    18.226    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_430_n_0
    SLICE_X31Y333        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.279 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_425/CO[3]
                         net (fo=1, routed)           0.000    18.279    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_425_n_0
    SLICE_X31Y334        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.332 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_422/CO[3]
                         net (fo=1, routed)           0.000    18.332    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_422_n_0
    SLICE_X31Y335        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    18.409 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_421/CO[1]
                         net (fo=68, routed)          2.128    20.537    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_421_n_2
    SLICE_X32Y319        LUT2 (Prop_lut2_I1_O)        0.122    20.659 r  design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1435/O
                         net (fo=1, routed)           0.000    20.659    design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1435_n_0
    SLICE_X32Y319        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    20.915 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1346/CO[3]
                         net (fo=1, routed)           0.000    20.915    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1346_n_0
    SLICE_X32Y320        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.969 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1257/CO[3]
                         net (fo=1, routed)           0.000    20.969    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1257_n_0
    SLICE_X32Y321        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.023 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1168/CO[3]
                         net (fo=1, routed)           0.000    21.023    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1168_n_0
    SLICE_X32Y322        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.077 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_991/CO[3]
                         net (fo=1, routed)           0.000    21.077    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_991_n_0
    SLICE_X32Y323        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.131 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_856/CO[3]
                         net (fo=1, routed)           0.000    21.131    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_856_n_0
    SLICE_X32Y324        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.185 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_731/CO[3]
                         net (fo=1, routed)           0.007    21.192    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_731_n_0
    SLICE_X32Y325        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.246 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_616/CO[3]
                         net (fo=1, routed)           0.000    21.246    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_616_n_0
    SLICE_X32Y326        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.300 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_511/CO[3]
                         net (fo=1, routed)           0.000    21.300    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_511_n_0
    SLICE_X32Y327        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.354 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_416/CO[3]
                         net (fo=1, routed)           0.000    21.354    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_416_n_0
    SLICE_X32Y328        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.408 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_360/CO[3]
                         net (fo=1, routed)           0.000    21.408    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_360_n_0
    SLICE_X32Y329        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.462 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_355/CO[3]
                         net (fo=1, routed)           0.000    21.462    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_355_n_0
    SLICE_X32Y330        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.516 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_350/CO[3]
                         net (fo=1, routed)           0.000    21.516    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_350_n_0
    SLICE_X32Y331        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.570 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_345/CO[3]
                         net (fo=1, routed)           0.000    21.570    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_345_n_0
    SLICE_X32Y332        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.624 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_340/CO[3]
                         net (fo=1, routed)           0.000    21.624    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_340_n_0
    SLICE_X32Y333        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.678 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_335/CO[3]
                         net (fo=1, routed)           0.000    21.678    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_335_n_0
    SLICE_X32Y334        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.732 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_332/CO[3]
                         net (fo=1, routed)           0.000    21.732    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_332_n_0
    SLICE_X32Y335        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    21.808 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_331/CO[1]
                         net (fo=68, routed)          2.003    23.811    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_331_n_2
    SLICE_X33Y319        LUT5 (Prop_lut5_I1_O)        0.124    23.935 r  design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1429/O
                         net (fo=1, routed)           0.000    23.935    design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1429_n_0
    SLICE_X33Y319        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    24.128 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1341/CO[3]
                         net (fo=1, routed)           0.000    24.128    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1341_n_0
    SLICE_X33Y320        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.181 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1252/CO[3]
                         net (fo=1, routed)           0.000    24.181    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1252_n_0
    SLICE_X33Y321        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.234 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1163/CO[3]
                         net (fo=1, routed)           0.000    24.234    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1163_n_0
    SLICE_X33Y322        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.287 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_986/CO[3]
                         net (fo=1, routed)           0.000    24.287    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_986_n_0
    SLICE_X33Y323        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.340 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_851/CO[3]
                         net (fo=1, routed)           0.000    24.340    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_851_n_0
    SLICE_X33Y324        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.393 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_726/CO[3]
                         net (fo=1, routed)           0.007    24.401    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_726_n_0
    SLICE_X33Y325        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.454 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_611/CO[3]
                         net (fo=1, routed)           0.000    24.454    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_611_n_0
    SLICE_X33Y326        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.507 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_506/CO[3]
                         net (fo=1, routed)           0.000    24.507    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_506_n_0
    SLICE_X33Y327        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.560 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_411/CO[3]
                         net (fo=1, routed)           0.000    24.560    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_411_n_0
    SLICE_X33Y328        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.613 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_326/CO[3]
                         net (fo=1, routed)           0.000    24.613    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_326_n_0
    SLICE_X33Y329        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.666 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_275/CO[3]
                         net (fo=1, routed)           0.000    24.666    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_275_n_0
    SLICE_X33Y330        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.719 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_270/CO[3]
                         net (fo=1, routed)           0.000    24.719    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_270_n_0
    SLICE_X33Y331        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.772 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_265/CO[3]
                         net (fo=1, routed)           0.000    24.772    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_265_n_0
    SLICE_X33Y332        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.825 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_260/CO[3]
                         net (fo=1, routed)           0.000    24.825    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_260_n_0
    SLICE_X33Y333        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.878 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_255/CO[3]
                         net (fo=1, routed)           0.000    24.878    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_255_n_0
    SLICE_X33Y334        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.931 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_252/CO[3]
                         net (fo=1, routed)           0.000    24.931    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_252_n_0
    SLICE_X33Y335        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    25.008 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_251/CO[1]
                         net (fo=68, routed)          1.996    27.004    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_251_n_2
    SLICE_X34Y319        LUT2 (Prop_lut2_I1_O)        0.122    27.126 r  design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1427/O
                         net (fo=1, routed)           0.000    27.126    design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1427_n_0
    SLICE_X34Y319        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    27.382 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1336/CO[3]
                         net (fo=1, routed)           0.000    27.382    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1336_n_0
    SLICE_X34Y320        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.436 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1247/CO[3]
                         net (fo=1, routed)           0.000    27.436    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1247_n_0
    SLICE_X34Y321        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.490 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1158/CO[3]
                         net (fo=1, routed)           0.000    27.490    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1158_n_0
    SLICE_X34Y322        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.544 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_981/CO[3]
                         net (fo=1, routed)           0.000    27.544    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_981_n_0
    SLICE_X34Y323        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.598 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_846/CO[3]
                         net (fo=1, routed)           0.000    27.598    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_846_n_0
    SLICE_X34Y324        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.652 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_721/CO[3]
                         net (fo=1, routed)           0.007    27.659    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_721_n_0
    SLICE_X34Y325        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.713 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_606/CO[3]
                         net (fo=1, routed)           0.000    27.713    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_606_n_0
    SLICE_X34Y326        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.767 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_501/CO[3]
                         net (fo=1, routed)           0.000    27.767    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_501_n_0
    SLICE_X34Y327        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.821 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_406/CO[3]
                         net (fo=1, routed)           0.000    27.821    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_406_n_0
    SLICE_X34Y328        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.875 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_321/CO[3]
                         net (fo=1, routed)           0.000    27.875    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_321_n_0
    SLICE_X34Y329        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.929 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_246/CO[3]
                         net (fo=1, routed)           0.000    27.929    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_246_n_0
    SLICE_X34Y330        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.983 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_200/CO[3]
                         net (fo=1, routed)           0.000    27.983    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_200_n_0
    SLICE_X34Y331        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.037 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_195/CO[3]
                         net (fo=1, routed)           0.000    28.037    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_195_n_0
    SLICE_X34Y332        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.091 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_190/CO[3]
                         net (fo=1, routed)           0.000    28.091    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_190_n_0
    SLICE_X34Y333        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.145 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_185/CO[3]
                         net (fo=1, routed)           0.000    28.145    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_185_n_0
    SLICE_X34Y334        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.199 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_182/CO[3]
                         net (fo=1, routed)           0.000    28.199    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_182_n_0
    SLICE_X34Y335        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    28.275 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_181/CO[1]
                         net (fo=68, routed)          1.921    30.195    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_181_n_2
    SLICE_X35Y319        LUT2 (Prop_lut2_I1_O)        0.124    30.319 r  design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1423/O
                         net (fo=1, routed)           0.000    30.319    design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1423_n_0
    SLICE_X35Y319        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    30.586 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1331/CO[3]
                         net (fo=1, routed)           0.000    30.586    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1331_n_0
    SLICE_X35Y320        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.639 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1242/CO[3]
                         net (fo=1, routed)           0.000    30.639    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1242_n_0
    SLICE_X35Y321        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.692 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1153/CO[3]
                         net (fo=1, routed)           0.000    30.692    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1153_n_0
    SLICE_X35Y322        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.745 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_976/CO[3]
                         net (fo=1, routed)           0.000    30.745    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_976_n_0
    SLICE_X35Y323        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.798 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_841/CO[3]
                         net (fo=1, routed)           0.000    30.798    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_841_n_0
    SLICE_X35Y324        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.851 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_716/CO[3]
                         net (fo=1, routed)           0.007    30.859    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_716_n_0
    SLICE_X35Y325        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.912 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_601/CO[3]
                         net (fo=1, routed)           0.000    30.912    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_601_n_0
    SLICE_X35Y326        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.965 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_496/CO[3]
                         net (fo=1, routed)           0.000    30.965    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_496_n_0
    SLICE_X35Y327        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.018 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_401/CO[3]
                         net (fo=1, routed)           0.000    31.018    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_401_n_0
    SLICE_X35Y328        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.071 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_316/CO[3]
                         net (fo=1, routed)           0.000    31.071    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_316_n_0
    SLICE_X35Y329        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.124 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_241/CO[3]
                         net (fo=1, routed)           0.000    31.124    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_241_n_0
    SLICE_X35Y330        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.177 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_176/CO[3]
                         net (fo=1, routed)           0.000    31.177    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_176_n_0
    SLICE_X35Y331        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.230 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_135/CO[3]
                         net (fo=1, routed)           0.000    31.230    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_135_n_0
    SLICE_X35Y332        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.283 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_130/CO[3]
                         net (fo=1, routed)           0.000    31.283    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_130_n_0
    SLICE_X35Y333        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.336 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_125/CO[3]
                         net (fo=1, routed)           0.000    31.336    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_125_n_0
    SLICE_X35Y334        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.389 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_122/CO[3]
                         net (fo=1, routed)           0.000    31.389    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_122_n_0
    SLICE_X35Y335        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    31.466 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_121/CO[1]
                         net (fo=68, routed)          2.162    33.627    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_121_n_2
    SLICE_X37Y318        LUT5 (Prop_lut5_I1_O)        0.122    33.749 r  design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1417/O
                         net (fo=1, routed)           0.000    33.749    design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1417_n_0
    SLICE_X37Y318        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    33.942 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1322/CO[3]
                         net (fo=1, routed)           0.000    33.942    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1322_n_0
    SLICE_X37Y319        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.995 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1233/CO[3]
                         net (fo=1, routed)           0.000    33.995    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1233_n_0
    SLICE_X37Y320        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.048 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1144/CO[3]
                         net (fo=1, routed)           0.000    34.048    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1144_n_0
    SLICE_X37Y321        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.101 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_967/CO[3]
                         net (fo=1, routed)           0.000    34.101    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_967_n_0
    SLICE_X37Y322        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.154 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_832/CO[3]
                         net (fo=1, routed)           0.000    34.154    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_832_n_0
    SLICE_X37Y323        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.207 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_707/CO[3]
                         net (fo=1, routed)           0.000    34.207    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_707_n_0
    SLICE_X37Y324        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.260 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_592/CO[3]
                         net (fo=1, routed)           0.007    34.268    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_592_n_0
    SLICE_X37Y325        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.321 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_487/CO[3]
                         net (fo=1, routed)           0.000    34.321    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_487_n_0
    SLICE_X37Y326        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.374 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_392/CO[3]
                         net (fo=1, routed)           0.000    34.374    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_392_n_0
    SLICE_X37Y327        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.427 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_307/CO[3]
                         net (fo=1, routed)           0.000    34.427    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_307_n_0
    SLICE_X37Y328        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.480 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_232/CO[3]
                         net (fo=1, routed)           0.000    34.480    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_232_n_0
    SLICE_X37Y329        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.533 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_167/CO[3]
                         net (fo=1, routed)           0.000    34.533    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_167_n_0
    SLICE_X37Y330        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.586 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_112/CO[3]
                         net (fo=1, routed)           0.000    34.586    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_112_n_0
    SLICE_X37Y331        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.639 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_77/CO[3]
                         net (fo=1, routed)           0.000    34.639    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_77_n_0
    SLICE_X37Y332        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.692 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_72/CO[3]
                         net (fo=1, routed)           0.000    34.692    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_72_n_0
    SLICE_X37Y333        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.745 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_69/CO[3]
                         net (fo=1, routed)           0.000    34.745    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_69_n_0
    SLICE_X37Y334        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    34.822 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_68/CO[1]
                         net (fo=68, routed)          1.822    36.643    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_68_n_2
    SLICE_X40Y317        LUT2 (Prop_lut2_I1_O)        0.122    36.765 r  design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1411/O
                         net (fo=1, routed)           0.000    36.765    design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1411_n_0
    SLICE_X40Y317        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    37.032 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1316/CO[3]
                         net (fo=1, routed)           0.000    37.032    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1316_n_0
    SLICE_X40Y318        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.085 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1227/CO[3]
                         net (fo=1, routed)           0.000    37.085    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1227_n_0
    SLICE_X40Y319        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.138 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1138/CO[3]
                         net (fo=1, routed)           0.000    37.138    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1138_n_0
    SLICE_X40Y320        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.191 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_961/CO[3]
                         net (fo=1, routed)           0.000    37.191    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_961_n_0
    SLICE_X40Y321        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.244 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_826/CO[3]
                         net (fo=1, routed)           0.000    37.244    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_826_n_0
    SLICE_X40Y322        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.297 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_701/CO[3]
                         net (fo=1, routed)           0.000    37.297    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_701_n_0
    SLICE_X40Y323        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.350 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_586/CO[3]
                         net (fo=1, routed)           0.000    37.350    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_586_n_0
    SLICE_X40Y324        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.403 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_481/CO[3]
                         net (fo=1, routed)           0.007    37.410    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_481_n_0
    SLICE_X40Y325        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.463 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_386/CO[3]
                         net (fo=1, routed)           0.000    37.463    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_386_n_0
    SLICE_X40Y326        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.516 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_301/CO[3]
                         net (fo=1, routed)           0.000    37.516    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_301_n_0
    SLICE_X40Y327        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.569 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_226/CO[3]
                         net (fo=1, routed)           0.000    37.569    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_226_n_0
    SLICE_X40Y328        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.622 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_161/CO[3]
                         net (fo=1, routed)           0.000    37.622    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_161_n_0
    SLICE_X40Y329        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.675 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_106/CO[3]
                         net (fo=1, routed)           0.000    37.675    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_106_n_0
    SLICE_X40Y330        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.728 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_62/CO[3]
                         net (fo=1, routed)           0.000    37.728    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_62_n_0
    SLICE_X40Y331        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.781 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    37.781    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_35_n_0
    SLICE_X40Y332        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.834 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_32/CO[3]
                         net (fo=1, routed)           0.000    37.834    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_32_n_0
    SLICE_X40Y333        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    37.911 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_31/CO[1]
                         net (fo=68, routed)          1.622    39.534    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_31_n_2
    SLICE_X43Y320        LUT2 (Prop_lut2_I1_O)        0.122    39.656 r  design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1406/O
                         net (fo=1, routed)           0.000    39.656    design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1406_n_0
    SLICE_X43Y320        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    39.923 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1311/CO[3]
                         net (fo=1, routed)           0.000    39.923    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1311_n_0
    SLICE_X43Y321        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    39.976 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1222/CO[3]
                         net (fo=1, routed)           0.000    39.976    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1222_n_0
    SLICE_X43Y322        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    40.029 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1133/CO[3]
                         net (fo=1, routed)           0.000    40.029    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1133_n_0
    SLICE_X43Y323        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    40.082 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_956/CO[3]
                         net (fo=1, routed)           0.000    40.082    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_956_n_0
    SLICE_X43Y324        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    40.135 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_821/CO[3]
                         net (fo=1, routed)           0.007    40.142    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_821_n_0
    SLICE_X43Y325        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    40.195 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_696/CO[3]
                         net (fo=1, routed)           0.000    40.195    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_696_n_0
    SLICE_X43Y326        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    40.248 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_581/CO[3]
                         net (fo=1, routed)           0.000    40.248    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_581_n_0
    SLICE_X43Y327        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    40.301 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_476/CO[3]
                         net (fo=1, routed)           0.000    40.301    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_476_n_0
    SLICE_X43Y328        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    40.354 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_381/CO[3]
                         net (fo=1, routed)           0.000    40.354    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_381_n_0
    SLICE_X43Y329        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    40.407 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_296/CO[3]
                         net (fo=1, routed)           0.000    40.407    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_296_n_0
    SLICE_X43Y330        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    40.460 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_221/CO[3]
                         net (fo=1, routed)           0.000    40.460    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_221_n_0
    SLICE_X43Y331        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    40.513 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_156/CO[3]
                         net (fo=1, routed)           0.000    40.513    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_156_n_0
    SLICE_X43Y332        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    40.566 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_101/CO[3]
                         net (fo=1, routed)           0.000    40.566    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_101_n_0
    SLICE_X43Y333        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    40.619 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_57/CO[3]
                         net (fo=1, routed)           0.000    40.619    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_57_n_0
    SLICE_X43Y334        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    40.672 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    40.672    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_26_n_0
    SLICE_X43Y335        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    40.725 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    40.725    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_13_n_0
    SLICE_X43Y336        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    40.802 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_12/CO[1]
                         net (fo=68, routed)          1.705    42.507    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_12_n_2
    SLICE_X44Y320        LUT2 (Prop_lut2_I1_O)        0.122    42.629 r  design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1402/O
                         net (fo=1, routed)           0.000    42.629    design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1402_n_0
    SLICE_X44Y320        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    42.896 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1310/CO[3]
                         net (fo=1, routed)           0.000    42.896    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1310_n_0
    SLICE_X44Y321        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    42.949 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1221/CO[3]
                         net (fo=1, routed)           0.000    42.949    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1221_n_0
    SLICE_X44Y322        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.002 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1132/CO[3]
                         net (fo=1, routed)           0.000    43.002    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1132_n_0
    SLICE_X44Y323        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.055 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_955/CO[3]
                         net (fo=1, routed)           0.000    43.055    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_955_n_0
    SLICE_X44Y324        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.108 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_820/CO[3]
                         net (fo=1, routed)           0.007    43.115    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_820_n_0
    SLICE_X44Y325        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.168 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_695/CO[3]
                         net (fo=1, routed)           0.000    43.168    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_695_n_0
    SLICE_X44Y326        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.221 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_580/CO[3]
                         net (fo=1, routed)           0.000    43.221    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_580_n_0
    SLICE_X44Y327        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.274 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_475/CO[3]
                         net (fo=1, routed)           0.000    43.274    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_475_n_0
    SLICE_X44Y328        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.327 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_380/CO[3]
                         net (fo=1, routed)           0.000    43.327    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_380_n_0
    SLICE_X44Y329        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.380 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_295/CO[3]
                         net (fo=1, routed)           0.000    43.380    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_295_n_0
    SLICE_X44Y330        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.433 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_220/CO[3]
                         net (fo=1, routed)           0.000    43.433    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_220_n_0
    SLICE_X44Y331        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.486 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_155/CO[3]
                         net (fo=1, routed)           0.000    43.486    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_155_n_0
    SLICE_X44Y332        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.539 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_100/CO[3]
                         net (fo=1, routed)           0.000    43.539    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_100_n_0
    SLICE_X44Y333        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.592 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_56/CO[3]
                         net (fo=1, routed)           0.000    43.592    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_56_n_0
    SLICE_X44Y334        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.645 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.645    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_25_n_0
    SLICE_X44Y335        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.698 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000    43.698    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_11_n_0
    SLICE_X44Y336        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    43.775 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_7/CO[1]
                         net (fo=69, routed)          1.965    45.740    design_1_i/FREQ_counter_PSK/inst/FTW1[15]
    SLICE_X46Y320        LUT2 (Prop_lut2_I1_O)        0.122    45.862 r  design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1461/O
                         net (fo=1, routed)           0.000    45.862    design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1461_n_0
    SLICE_X46Y320        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    46.118 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1384/CO[3]
                         net (fo=1, routed)           0.000    46.118    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1384_n_0
    SLICE_X46Y321        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    46.172 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1295/CO[3]
                         net (fo=1, routed)           0.000    46.172    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1295_n_0
    SLICE_X46Y322        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    46.226 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1206/CO[3]
                         net (fo=1, routed)           0.000    46.226    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1206_n_0
    SLICE_X46Y323        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    46.280 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1117/CO[3]
                         net (fo=1, routed)           0.000    46.280    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1117_n_0
    SLICE_X46Y324        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    46.334 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_940/CO[3]
                         net (fo=1, routed)           0.007    46.342    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_940_n_0
    SLICE_X46Y325        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    46.396 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_805/CO[3]
                         net (fo=1, routed)           0.000    46.396    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_805_n_0
    SLICE_X46Y326        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    46.450 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_680/CO[3]
                         net (fo=1, routed)           0.000    46.450    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_680_n_0
    SLICE_X46Y327        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    46.504 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_565/CO[3]
                         net (fo=1, routed)           0.000    46.504    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_565_n_0
    SLICE_X46Y328        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    46.558 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_460/CO[3]
                         net (fo=1, routed)           0.000    46.558    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_460_n_0
    SLICE_X46Y329        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    46.612 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_365/CO[3]
                         net (fo=1, routed)           0.000    46.612    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_365_n_0
    SLICE_X46Y330        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    46.666 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_280/CO[3]
                         net (fo=1, routed)           0.000    46.666    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_280_n_0
    SLICE_X46Y331        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    46.720 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_205/CO[3]
                         net (fo=1, routed)           0.000    46.720    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_205_n_0
    SLICE_X46Y332        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    46.774 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_140/CO[3]
                         net (fo=1, routed)           0.000    46.774    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_140_n_0
    SLICE_X46Y333        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    46.828 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_85/CO[3]
                         net (fo=1, routed)           0.000    46.828    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_85_n_0
    SLICE_X46Y334        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    46.882 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    46.882    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_41_n_0
    SLICE_X46Y335        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    46.936 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    46.936    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_16_n_0
    SLICE_X46Y336        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    47.012 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_8/CO[1]
                         net (fo=69, routed)          1.795    48.806    design_1_i/FREQ_counter_PSK/inst/FTW1[14]
    SLICE_X47Y320        LUT2 (Prop_lut2_I1_O)        0.124    48.930 r  design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1465/O
                         net (fo=1, routed)           0.000    48.930    design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1465_n_0
    SLICE_X47Y320        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    49.197 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1389/CO[3]
                         net (fo=1, routed)           0.000    49.197    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1389_n_0
    SLICE_X47Y321        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    49.250 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1300/CO[3]
                         net (fo=1, routed)           0.000    49.250    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1300_n_0
    SLICE_X47Y322        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    49.303 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1211/CO[3]
                         net (fo=1, routed)           0.000    49.303    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1211_n_0
    SLICE_X47Y323        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    49.356 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1122/CO[3]
                         net (fo=1, routed)           0.000    49.356    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1122_n_0
    SLICE_X47Y324        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    49.409 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_945/CO[3]
                         net (fo=1, routed)           0.007    49.417    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_945_n_0
    SLICE_X47Y325        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    49.470 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_810/CO[3]
                         net (fo=1, routed)           0.000    49.470    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_810_n_0
    SLICE_X47Y326        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    49.523 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_685/CO[3]
                         net (fo=1, routed)           0.000    49.523    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_685_n_0
    SLICE_X47Y327        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    49.576 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_570/CO[3]
                         net (fo=1, routed)           0.000    49.576    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_570_n_0
    SLICE_X47Y328        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    49.629 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_465/CO[3]
                         net (fo=1, routed)           0.000    49.629    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_465_n_0
    SLICE_X47Y329        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    49.682 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_370/CO[3]
                         net (fo=1, routed)           0.000    49.682    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_370_n_0
    SLICE_X47Y330        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    49.735 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_285/CO[3]
                         net (fo=1, routed)           0.000    49.735    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_285_n_0
    SLICE_X47Y331        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    49.788 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_210/CO[3]
                         net (fo=1, routed)           0.000    49.788    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_210_n_0
    SLICE_X47Y332        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    49.841 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_145/CO[3]
                         net (fo=1, routed)           0.000    49.841    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_145_n_0
    SLICE_X47Y333        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    49.894 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_90/CO[3]
                         net (fo=1, routed)           0.000    49.894    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_90_n_0
    SLICE_X47Y334        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    49.947 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    49.947    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_46_n_0
    SLICE_X47Y335        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    50.000 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_19/CO[3]
                         net (fo=1, routed)           0.000    50.000    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_19_n_0
    SLICE_X47Y336        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    50.077 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_9/CO[1]
                         net (fo=69, routed)          2.361    52.438    design_1_i/FREQ_counter_PSK/inst/FTW1[13]
    SLICE_X48Y318        LUT2 (Prop_lut2_I1_O)        0.122    52.560 r  design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1469/O
                         net (fo=1, routed)           0.000    52.560    design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1469_n_0
    SLICE_X48Y318        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    52.816 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1394/CO[3]
                         net (fo=1, routed)           0.000    52.816    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1394_n_0
    SLICE_X48Y319        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    52.870 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1305/CO[3]
                         net (fo=1, routed)           0.000    52.870    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1305_n_0
    SLICE_X48Y320        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    52.924 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1216/CO[3]
                         net (fo=1, routed)           0.000    52.924    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1216_n_0
    SLICE_X48Y321        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    52.978 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1127/CO[3]
                         net (fo=1, routed)           0.000    52.978    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1127_n_0
    SLICE_X48Y322        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    53.032 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_950/CO[3]
                         net (fo=1, routed)           0.000    53.032    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_950_n_0
    SLICE_X48Y323        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    53.086 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_815/CO[3]
                         net (fo=1, routed)           0.000    53.086    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_815_n_0
    SLICE_X48Y324        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    53.140 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_690/CO[3]
                         net (fo=1, routed)           0.007    53.147    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_690_n_0
    SLICE_X48Y325        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    53.201 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_575/CO[3]
                         net (fo=1, routed)           0.000    53.201    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_575_n_0
    SLICE_X48Y326        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    53.255 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_470/CO[3]
                         net (fo=1, routed)           0.000    53.255    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_470_n_0
    SLICE_X48Y327        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    53.309 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_375/CO[3]
                         net (fo=1, routed)           0.000    53.309    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_375_n_0
    SLICE_X48Y328        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    53.363 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_290/CO[3]
                         net (fo=1, routed)           0.000    53.363    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_290_n_0
    SLICE_X48Y329        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    53.417 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_215/CO[3]
                         net (fo=1, routed)           0.000    53.417    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_215_n_0
    SLICE_X48Y330        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    53.471 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_150/CO[3]
                         net (fo=1, routed)           0.000    53.471    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_150_n_0
    SLICE_X48Y331        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    53.525 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_95/CO[3]
                         net (fo=1, routed)           0.000    53.525    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_95_n_0
    SLICE_X48Y332        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    53.579 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    53.579    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_51_n_0
    SLICE_X48Y333        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    53.633 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_22/CO[3]
                         net (fo=1, routed)           0.000    53.633    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_22_n_0
    SLICE_X48Y334        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    53.709 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_10/CO[1]
                         net (fo=69, routed)          2.195    55.905    design_1_i/FREQ_counter_PSK/inst/FTW1[12]
    SLICE_X45Y317        LUT5 (Prop_lut5_I1_O)        0.124    56.029 r  design_1_i/FREQ_counter_PSK/inst/FTW[11]_i_306/O
                         net (fo=1, routed)           0.000    56.029    design_1_i/FREQ_counter_PSK/inst/FTW[11]_i_306_n_0
    SLICE_X45Y317        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    56.288 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_282/CO[3]
                         net (fo=1, routed)           0.000    56.288    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_282_n_0
    SLICE_X45Y318        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    56.341 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_262/CO[3]
                         net (fo=1, routed)           0.000    56.341    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_262_n_0
    SLICE_X45Y319        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    56.394 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_242/CO[3]
                         net (fo=1, routed)           0.000    56.394    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_242_n_0
    SLICE_X45Y320        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    56.447 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_222/CO[3]
                         net (fo=1, routed)           0.000    56.447    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_222_n_0
    SLICE_X45Y321        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    56.500 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_202/CO[3]
                         net (fo=1, routed)           0.000    56.500    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_202_n_0
    SLICE_X45Y322        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    56.553 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_182/CO[3]
                         net (fo=1, routed)           0.000    56.553    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_182_n_0
    SLICE_X45Y323        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    56.606 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_162/CO[3]
                         net (fo=1, routed)           0.000    56.606    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_162_n_0
    SLICE_X45Y324        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    56.659 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_142/CO[3]
                         net (fo=1, routed)           0.007    56.666    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_142_n_0
    SLICE_X45Y325        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    56.719 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_122/CO[3]
                         net (fo=1, routed)           0.000    56.719    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_122_n_0
    SLICE_X45Y326        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    56.772 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_102/CO[3]
                         net (fo=1, routed)           0.000    56.772    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_102_n_0
    SLICE_X45Y327        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    56.825 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_82/CO[3]
                         net (fo=1, routed)           0.000    56.825    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_82_n_0
    SLICE_X45Y328        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    56.878 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_62/CO[3]
                         net (fo=1, routed)           0.000    56.878    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_62_n_0
    SLICE_X45Y329        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    56.931 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_42/CO[3]
                         net (fo=1, routed)           0.000    56.931    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_42_n_0
    SLICE_X45Y330        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    56.984 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_22/CO[3]
                         net (fo=1, routed)           0.000    56.984    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_22_n_0
    SLICE_X45Y331        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    57.037 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    57.037    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_10_n_0
    SLICE_X45Y332        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    57.114 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_6/CO[1]
                         net (fo=69, routed)          2.625    59.739    design_1_i/FREQ_counter_PSK/inst/FTW1[11]
    SLICE_X43Y298        LUT5 (Prop_lut5_I1_O)        0.122    59.861 r  design_1_i/FREQ_counter_PSK/inst/FTW[11]_i_327/O
                         net (fo=1, routed)           0.000    59.861    design_1_i/FREQ_counter_PSK/inst/FTW[11]_i_327_n_0
    SLICE_X43Y298        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    60.054 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_307/CO[3]
                         net (fo=1, routed)           0.000    60.054    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_307_n_0
    SLICE_X43Y299        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    60.107 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_287/CO[3]
                         net (fo=1, routed)           0.001    60.108    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_287_n_0
    SLICE_X43Y300        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    60.161 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_267/CO[3]
                         net (fo=1, routed)           0.000    60.161    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_267_n_0
    SLICE_X43Y301        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    60.214 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_247/CO[3]
                         net (fo=1, routed)           0.000    60.214    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_247_n_0
    SLICE_X43Y302        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    60.267 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_227/CO[3]
                         net (fo=1, routed)           0.000    60.267    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_227_n_0
    SLICE_X43Y303        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    60.320 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_207/CO[3]
                         net (fo=1, routed)           0.000    60.320    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_207_n_0
    SLICE_X43Y304        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    60.373 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_187/CO[3]
                         net (fo=1, routed)           0.000    60.373    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_187_n_0
    SLICE_X43Y305        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    60.426 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_167/CO[3]
                         net (fo=1, routed)           0.000    60.426    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_167_n_0
    SLICE_X43Y306        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    60.479 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_147/CO[3]
                         net (fo=1, routed)           0.000    60.479    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_147_n_0
    SLICE_X43Y307        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    60.532 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_127/CO[3]
                         net (fo=1, routed)           0.000    60.532    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_127_n_0
    SLICE_X43Y308        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    60.585 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_107/CO[3]
                         net (fo=1, routed)           0.000    60.585    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_107_n_0
    SLICE_X43Y309        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    60.638 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_87/CO[3]
                         net (fo=1, routed)           0.000    60.638    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_87_n_0
    SLICE_X43Y310        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    60.691 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_67/CO[3]
                         net (fo=1, routed)           0.000    60.691    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_67_n_0
    SLICE_X43Y311        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    60.744 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_47/CO[3]
                         net (fo=1, routed)           0.000    60.744    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_47_n_0
    SLICE_X43Y312        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    60.797 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_27/CO[3]
                         net (fo=1, routed)           0.000    60.797    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_27_n_0
    SLICE_X43Y313        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    60.850 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.850    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_13_n_0
    SLICE_X43Y314        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    60.927 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_7/CO[1]
                         net (fo=69, routed)          1.994    62.920    design_1_i/FREQ_counter_PSK/inst/FTW1[10]
    SLICE_X44Y298        LUT2 (Prop_lut2_I1_O)        0.122    63.042 r  design_1_i/FREQ_counter_PSK/inst/FTW[11]_i_333/O
                         net (fo=1, routed)           0.000    63.042    design_1_i/FREQ_counter_PSK/inst/FTW[11]_i_333_n_0
    SLICE_X44Y298        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    63.309 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_312/CO[3]
                         net (fo=1, routed)           0.000    63.309    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_312_n_0
    SLICE_X44Y299        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    63.362 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_292/CO[3]
                         net (fo=1, routed)           0.001    63.363    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_292_n_0
    SLICE_X44Y300        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    63.416 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_272/CO[3]
                         net (fo=1, routed)           0.000    63.416    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_272_n_0
    SLICE_X44Y301        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    63.469 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_252/CO[3]
                         net (fo=1, routed)           0.000    63.469    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_252_n_0
    SLICE_X44Y302        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    63.522 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_232/CO[3]
                         net (fo=1, routed)           0.000    63.522    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_232_n_0
    SLICE_X44Y303        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    63.575 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_212/CO[3]
                         net (fo=1, routed)           0.000    63.575    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_212_n_0
    SLICE_X44Y304        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    63.628 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_192/CO[3]
                         net (fo=1, routed)           0.000    63.628    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_192_n_0
    SLICE_X44Y305        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    63.681 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_172/CO[3]
                         net (fo=1, routed)           0.000    63.681    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_172_n_0
    SLICE_X44Y306        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    63.734 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_152/CO[3]
                         net (fo=1, routed)           0.000    63.734    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_152_n_0
    SLICE_X44Y307        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    63.787 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_132/CO[3]
                         net (fo=1, routed)           0.000    63.787    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_132_n_0
    SLICE_X44Y308        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    63.840 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_112/CO[3]
                         net (fo=1, routed)           0.000    63.840    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_112_n_0
    SLICE_X44Y309        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    63.893 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_92/CO[3]
                         net (fo=1, routed)           0.000    63.893    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_92_n_0
    SLICE_X44Y310        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    63.946 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_72/CO[3]
                         net (fo=1, routed)           0.000    63.946    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_72_n_0
    SLICE_X44Y311        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    63.999 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_52/CO[3]
                         net (fo=1, routed)           0.000    63.999    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_52_n_0
    SLICE_X44Y312        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    64.052 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    64.052    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_32_n_0
    SLICE_X44Y313        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    64.105 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_16/CO[3]
                         net (fo=1, routed)           0.000    64.105    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_16_n_0
    SLICE_X44Y314        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    64.182 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_8/CO[1]
                         net (fo=69, routed)          1.943    66.125    design_1_i/FREQ_counter_PSK/inst/FTW1[9]
    SLICE_X47Y298        LUT2 (Prop_lut2_I1_O)        0.122    66.247 r  design_1_i/FREQ_counter_PSK/inst/FTW[11]_i_337/O
                         net (fo=1, routed)           0.000    66.247    design_1_i/FREQ_counter_PSK/inst/FTW[11]_i_337_n_0
    SLICE_X47Y298        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    66.514 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_317/CO[3]
                         net (fo=1, routed)           0.000    66.514    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_317_n_0
    SLICE_X47Y299        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    66.567 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_297/CO[3]
                         net (fo=1, routed)           0.001    66.568    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_297_n_0
    SLICE_X47Y300        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    66.621 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_277/CO[3]
                         net (fo=1, routed)           0.000    66.621    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_277_n_0
    SLICE_X47Y301        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    66.674 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_257/CO[3]
                         net (fo=1, routed)           0.000    66.674    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_257_n_0
    SLICE_X47Y302        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    66.727 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_237/CO[3]
                         net (fo=1, routed)           0.000    66.727    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_237_n_0
    SLICE_X47Y303        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    66.780 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_217/CO[3]
                         net (fo=1, routed)           0.000    66.780    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_217_n_0
    SLICE_X47Y304        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    66.833 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_197/CO[3]
                         net (fo=1, routed)           0.000    66.833    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_197_n_0
    SLICE_X47Y305        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    66.886 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_177/CO[3]
                         net (fo=1, routed)           0.000    66.886    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_177_n_0
    SLICE_X47Y306        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    66.939 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_157/CO[3]
                         net (fo=1, routed)           0.000    66.939    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_157_n_0
    SLICE_X47Y307        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    66.992 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_137/CO[3]
                         net (fo=1, routed)           0.000    66.992    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_137_n_0
    SLICE_X47Y308        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    67.045 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_117/CO[3]
                         net (fo=1, routed)           0.000    67.045    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_117_n_0
    SLICE_X47Y309        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    67.098 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_97/CO[3]
                         net (fo=1, routed)           0.000    67.098    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_97_n_0
    SLICE_X47Y310        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    67.151 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_77/CO[3]
                         net (fo=1, routed)           0.000    67.151    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_77_n_0
    SLICE_X47Y311        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    67.204 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_57/CO[3]
                         net (fo=1, routed)           0.000    67.204    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_57_n_0
    SLICE_X47Y312        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    67.257 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_37/CO[3]
                         net (fo=1, routed)           0.000    67.257    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_37_n_0
    SLICE_X47Y313        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    67.310 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    67.310    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_19_n_0
    SLICE_X47Y314        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    67.387 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_9/CO[1]
                         net (fo=69, routed)          1.821    69.207    design_1_i/FREQ_counter_PSK/inst/FTW1[8]
    SLICE_X46Y298        LUT2 (Prop_lut2_I1_O)        0.122    69.329 r  design_1_i/FREQ_counter_PSK/inst/FTW[7]_i_325/O
                         net (fo=1, routed)           0.000    69.329    design_1_i/FREQ_counter_PSK/inst/FTW[7]_i_325_n_0
    SLICE_X46Y298        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    69.585 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_302/CO[3]
                         net (fo=1, routed)           0.000    69.585    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_302_n_0
    SLICE_X46Y299        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    69.639 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_282/CO[3]
                         net (fo=1, routed)           0.001    69.640    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_282_n_0
    SLICE_X46Y300        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    69.694 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_262/CO[3]
                         net (fo=1, routed)           0.000    69.694    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_262_n_0
    SLICE_X46Y301        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    69.748 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_242/CO[3]
                         net (fo=1, routed)           0.000    69.748    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_242_n_0
    SLICE_X46Y302        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    69.802 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_222/CO[3]
                         net (fo=1, routed)           0.000    69.802    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_222_n_0
    SLICE_X46Y303        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    69.856 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_202/CO[3]
                         net (fo=1, routed)           0.000    69.856    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_202_n_0
    SLICE_X46Y304        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    69.910 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_182/CO[3]
                         net (fo=1, routed)           0.000    69.910    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_182_n_0
    SLICE_X46Y305        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    69.964 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_162/CO[3]
                         net (fo=1, routed)           0.000    69.964    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_162_n_0
    SLICE_X46Y306        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    70.018 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_142/CO[3]
                         net (fo=1, routed)           0.000    70.018    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_142_n_0
    SLICE_X46Y307        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    70.072 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_122/CO[3]
                         net (fo=1, routed)           0.000    70.072    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_122_n_0
    SLICE_X46Y308        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    70.126 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_102/CO[3]
                         net (fo=1, routed)           0.000    70.126    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_102_n_0
    SLICE_X46Y309        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    70.180 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_82/CO[3]
                         net (fo=1, routed)           0.000    70.180    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_82_n_0
    SLICE_X46Y310        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    70.234 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_62/CO[3]
                         net (fo=1, routed)           0.000    70.234    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_62_n_0
    SLICE_X46Y311        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    70.288 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_42/CO[3]
                         net (fo=1, routed)           0.000    70.288    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_42_n_0
    SLICE_X46Y312        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    70.342 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.000    70.342    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_22_n_0
    SLICE_X46Y313        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    70.396 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    70.396    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_10_n_0
    SLICE_X46Y314        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    70.472 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_6/CO[1]
                         net (fo=69, routed)          1.980    72.452    design_1_i/FREQ_counter_PSK/inst/FTW1[7]
    SLICE_X37Y300        LUT5 (Prop_lut5_I1_O)        0.124    72.576 r  design_1_i/FREQ_counter_PSK/inst/FTW[7]_i_327/O
                         net (fo=1, routed)           0.000    72.576    design_1_i/FREQ_counter_PSK/inst/FTW[7]_i_327_n_0
    SLICE_X37Y300        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    72.769 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_307/CO[3]
                         net (fo=1, routed)           0.000    72.769    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_307_n_0
    SLICE_X37Y301        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    72.822 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_287/CO[3]
                         net (fo=1, routed)           0.000    72.822    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_287_n_0
    SLICE_X37Y302        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    72.875 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_267/CO[3]
                         net (fo=1, routed)           0.000    72.875    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_267_n_0
    SLICE_X37Y303        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    72.928 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_247/CO[3]
                         net (fo=1, routed)           0.000    72.928    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_247_n_0
    SLICE_X37Y304        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    72.981 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_227/CO[3]
                         net (fo=1, routed)           0.000    72.981    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_227_n_0
    SLICE_X37Y305        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    73.034 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_207/CO[3]
                         net (fo=1, routed)           0.000    73.034    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_207_n_0
    SLICE_X37Y306        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    73.087 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_187/CO[3]
                         net (fo=1, routed)           0.000    73.087    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_187_n_0
    SLICE_X37Y307        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    73.140 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_167/CO[3]
                         net (fo=1, routed)           0.000    73.140    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_167_n_0
    SLICE_X37Y308        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    73.193 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_147/CO[3]
                         net (fo=1, routed)           0.000    73.193    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_147_n_0
    SLICE_X37Y309        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    73.246 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_127/CO[3]
                         net (fo=1, routed)           0.000    73.246    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_127_n_0
    SLICE_X37Y310        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    73.299 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_107/CO[3]
                         net (fo=1, routed)           0.000    73.299    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_107_n_0
    SLICE_X37Y311        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    73.352 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_87/CO[3]
                         net (fo=1, routed)           0.000    73.352    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_87_n_0
    SLICE_X37Y312        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    73.405 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_67/CO[3]
                         net (fo=1, routed)           0.000    73.405    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_67_n_0
    SLICE_X37Y313        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    73.458 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_47/CO[3]
                         net (fo=1, routed)           0.000    73.458    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_47_n_0
    SLICE_X37Y314        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    73.511 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_27/CO[3]
                         net (fo=1, routed)           0.000    73.511    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_27_n_0
    SLICE_X37Y315        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    73.564 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000    73.564    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_13_n_0
    SLICE_X37Y316        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    73.641 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_7/CO[1]
                         net (fo=69, routed)          1.989    75.630    design_1_i/FREQ_counter_PSK/inst/FTW1[6]
    SLICE_X36Y300        LUT2 (Prop_lut2_I1_O)        0.122    75.752 r  design_1_i/FREQ_counter_PSK/inst/FTW[7]_i_333/O
                         net (fo=1, routed)           0.000    75.752    design_1_i/FREQ_counter_PSK/inst/FTW[7]_i_333_n_0
    SLICE_X36Y300        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    76.008 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_312/CO[3]
                         net (fo=1, routed)           0.000    76.008    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_312_n_0
    SLICE_X36Y301        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    76.062 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_292/CO[3]
                         net (fo=1, routed)           0.000    76.062    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_292_n_0
    SLICE_X36Y302        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    76.116 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_272/CO[3]
                         net (fo=1, routed)           0.000    76.116    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_272_n_0
    SLICE_X36Y303        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    76.170 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_252/CO[3]
                         net (fo=1, routed)           0.000    76.170    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_252_n_0
    SLICE_X36Y304        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    76.224 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_232/CO[3]
                         net (fo=1, routed)           0.000    76.224    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_232_n_0
    SLICE_X36Y305        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    76.278 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_212/CO[3]
                         net (fo=1, routed)           0.000    76.278    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_212_n_0
    SLICE_X36Y306        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    76.332 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_192/CO[3]
                         net (fo=1, routed)           0.000    76.332    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_192_n_0
    SLICE_X36Y307        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    76.386 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_172/CO[3]
                         net (fo=1, routed)           0.000    76.386    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_172_n_0
    SLICE_X36Y308        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    76.440 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_152/CO[3]
                         net (fo=1, routed)           0.000    76.440    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_152_n_0
    SLICE_X36Y309        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    76.494 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_132/CO[3]
                         net (fo=1, routed)           0.000    76.494    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_132_n_0
    SLICE_X36Y310        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    76.548 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_112/CO[3]
                         net (fo=1, routed)           0.000    76.548    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_112_n_0
    SLICE_X36Y311        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    76.602 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_92/CO[3]
                         net (fo=1, routed)           0.000    76.602    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_92_n_0
    SLICE_X36Y312        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    76.656 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_72/CO[3]
                         net (fo=1, routed)           0.000    76.656    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_72_n_0
    SLICE_X36Y313        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    76.710 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_52/CO[3]
                         net (fo=1, routed)           0.000    76.710    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_52_n_0
    SLICE_X36Y314        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    76.764 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_32/CO[3]
                         net (fo=1, routed)           0.000    76.764    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_32_n_0
    SLICE_X36Y315        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    76.818 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    76.818    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_16_n_0
    SLICE_X36Y316        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    76.894 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_8/CO[1]
                         net (fo=69, routed)          2.173    79.067    design_1_i/FREQ_counter_PSK/inst/FTW1[5]
    SLICE_X33Y300        LUT2 (Prop_lut2_I1_O)        0.124    79.191 r  design_1_i/FREQ_counter_PSK/inst/FTW[7]_i_337/O
                         net (fo=1, routed)           0.000    79.191    design_1_i/FREQ_counter_PSK/inst/FTW[7]_i_337_n_0
    SLICE_X33Y300        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    79.458 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_317/CO[3]
                         net (fo=1, routed)           0.000    79.458    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_317_n_0
    SLICE_X33Y301        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    79.511 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_297/CO[3]
                         net (fo=1, routed)           0.000    79.511    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_297_n_0
    SLICE_X33Y302        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    79.564 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_277/CO[3]
                         net (fo=1, routed)           0.000    79.564    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_277_n_0
    SLICE_X33Y303        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    79.617 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_257/CO[3]
                         net (fo=1, routed)           0.000    79.617    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_257_n_0
    SLICE_X33Y304        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    79.670 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_237/CO[3]
                         net (fo=1, routed)           0.000    79.670    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_237_n_0
    SLICE_X33Y305        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    79.723 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_217/CO[3]
                         net (fo=1, routed)           0.000    79.723    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_217_n_0
    SLICE_X33Y306        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    79.776 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_197/CO[3]
                         net (fo=1, routed)           0.000    79.776    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_197_n_0
    SLICE_X33Y307        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    79.829 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_177/CO[3]
                         net (fo=1, routed)           0.000    79.829    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_177_n_0
    SLICE_X33Y308        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    79.882 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_157/CO[3]
                         net (fo=1, routed)           0.000    79.882    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_157_n_0
    SLICE_X33Y309        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    79.935 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_137/CO[3]
                         net (fo=1, routed)           0.000    79.935    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_137_n_0
    SLICE_X33Y310        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    79.988 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_117/CO[3]
                         net (fo=1, routed)           0.000    79.988    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_117_n_0
    SLICE_X33Y311        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    80.041 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_97/CO[3]
                         net (fo=1, routed)           0.000    80.041    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_97_n_0
    SLICE_X33Y312        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    80.094 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_77/CO[3]
                         net (fo=1, routed)           0.000    80.094    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_77_n_0
    SLICE_X33Y313        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    80.147 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_57/CO[3]
                         net (fo=1, routed)           0.000    80.147    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_57_n_0
    SLICE_X33Y314        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    80.200 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_37/CO[3]
                         net (fo=1, routed)           0.000    80.200    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_37_n_0
    SLICE_X33Y315        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    80.253 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.253    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_19_n_0
    SLICE_X33Y316        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    80.330 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_9/CO[1]
                         net (fo=69, routed)          2.311    82.641    design_1_i/FREQ_counter_PSK/inst/FTW1[4]
    SLICE_X27Y300        LUT5 (Prop_lut5_I1_O)        0.122    82.763 r  design_1_i/FREQ_counter_PSK/inst/FTW[3]_i_323/O
                         net (fo=1, routed)           0.000    82.763    design_1_i/FREQ_counter_PSK/inst/FTW[3]_i_323_n_0
    SLICE_X27Y300        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    82.956 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_302/CO[3]
                         net (fo=1, routed)           0.000    82.956    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_302_n_0
    SLICE_X27Y301        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    83.009 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_282/CO[3]
                         net (fo=1, routed)           0.000    83.009    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_282_n_0
    SLICE_X27Y302        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    83.062 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_262/CO[3]
                         net (fo=1, routed)           0.000    83.062    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_262_n_0
    SLICE_X27Y303        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    83.115 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_242/CO[3]
                         net (fo=1, routed)           0.000    83.115    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_242_n_0
    SLICE_X27Y304        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    83.168 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_222/CO[3]
                         net (fo=1, routed)           0.000    83.168    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_222_n_0
    SLICE_X27Y305        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    83.221 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_202/CO[3]
                         net (fo=1, routed)           0.000    83.221    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_202_n_0
    SLICE_X27Y306        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    83.274 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_182/CO[3]
                         net (fo=1, routed)           0.000    83.274    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_182_n_0
    SLICE_X27Y307        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    83.327 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_162/CO[3]
                         net (fo=1, routed)           0.000    83.327    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_162_n_0
    SLICE_X27Y308        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    83.380 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    83.380    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_142_n_0
    SLICE_X27Y309        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    83.433 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_122/CO[3]
                         net (fo=1, routed)           0.000    83.433    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_122_n_0
    SLICE_X27Y310        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    83.486 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000    83.486    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_102_n_0
    SLICE_X27Y311        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    83.539 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_82/CO[3]
                         net (fo=1, routed)           0.000    83.539    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_82_n_0
    SLICE_X27Y312        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    83.592 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    83.592    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_62_n_0
    SLICE_X27Y313        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    83.645 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_42/CO[3]
                         net (fo=1, routed)           0.000    83.645    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_42_n_0
    SLICE_X27Y314        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    83.698 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.000    83.698    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_22_n_0
    SLICE_X27Y315        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    83.751 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    83.751    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_11_n_0
    SLICE_X27Y316        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    83.828 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_7/CO[1]
                         net (fo=69, routed)          2.134    85.962    design_1_i/FREQ_counter_PSK/inst/FTW1[3]
    SLICE_X28Y300        LUT5 (Prop_lut5_I1_O)        0.122    86.084 r  design_1_i/FREQ_counter_PSK/inst/FTW[3]_i_327/O
                         net (fo=1, routed)           0.000    86.084    design_1_i/FREQ_counter_PSK/inst/FTW[3]_i_327_n_0
    SLICE_X28Y300        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    86.277 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_307/CO[3]
                         net (fo=1, routed)           0.000    86.277    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_307_n_0
    SLICE_X28Y301        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    86.330 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_287/CO[3]
                         net (fo=1, routed)           0.000    86.330    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_287_n_0
    SLICE_X28Y302        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    86.383 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_267/CO[3]
                         net (fo=1, routed)           0.000    86.383    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_267_n_0
    SLICE_X28Y303        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    86.436 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_247/CO[3]
                         net (fo=1, routed)           0.000    86.436    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_247_n_0
    SLICE_X28Y304        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    86.489 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_227/CO[3]
                         net (fo=1, routed)           0.000    86.489    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_227_n_0
    SLICE_X28Y305        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    86.542 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_207/CO[3]
                         net (fo=1, routed)           0.000    86.542    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_207_n_0
    SLICE_X28Y306        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    86.595 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_187/CO[3]
                         net (fo=1, routed)           0.000    86.595    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_187_n_0
    SLICE_X28Y307        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    86.648 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_167/CO[3]
                         net (fo=1, routed)           0.000    86.648    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_167_n_0
    SLICE_X28Y308        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    86.701 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_147/CO[3]
                         net (fo=1, routed)           0.000    86.701    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_147_n_0
    SLICE_X28Y309        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    86.754 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_127/CO[3]
                         net (fo=1, routed)           0.000    86.754    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_127_n_0
    SLICE_X28Y310        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    86.807 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_107/CO[3]
                         net (fo=1, routed)           0.000    86.807    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_107_n_0
    SLICE_X28Y311        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    86.860 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_87/CO[3]
                         net (fo=1, routed)           0.000    86.860    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_87_n_0
    SLICE_X28Y312        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    86.913 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    86.913    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_67_n_0
    SLICE_X28Y313        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    86.966 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    86.966    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_47_n_0
    SLICE_X28Y314        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    87.019 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_27/CO[3]
                         net (fo=1, routed)           0.000    87.019    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_27_n_0
    SLICE_X28Y315        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    87.072 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    87.072    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_14_n_0
    SLICE_X28Y316        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    87.149 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_8/CO[1]
                         net (fo=69, routed)          1.981    89.130    design_1_i/FREQ_counter_PSK/inst/FTW1[2]
    SLICE_X29Y300        LUT5 (Prop_lut5_I1_O)        0.122    89.252 r  design_1_i/FREQ_counter_PSK/inst/FTW[3]_i_331/O
                         net (fo=1, routed)           0.000    89.252    design_1_i/FREQ_counter_PSK/inst/FTW[3]_i_331_n_0
    SLICE_X29Y300        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    89.445 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_312/CO[3]
                         net (fo=1, routed)           0.000    89.445    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_312_n_0
    SLICE_X29Y301        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    89.498 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_292/CO[3]
                         net (fo=1, routed)           0.000    89.498    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_292_n_0
    SLICE_X29Y302        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    89.551 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_272/CO[3]
                         net (fo=1, routed)           0.000    89.551    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_272_n_0
    SLICE_X29Y303        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    89.604 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_252/CO[3]
                         net (fo=1, routed)           0.000    89.604    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_252_n_0
    SLICE_X29Y304        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    89.657 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_232/CO[3]
                         net (fo=1, routed)           0.000    89.657    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_232_n_0
    SLICE_X29Y305        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    89.710 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_212/CO[3]
                         net (fo=1, routed)           0.000    89.710    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_212_n_0
    SLICE_X29Y306        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    89.763 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_192/CO[3]
                         net (fo=1, routed)           0.000    89.763    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_192_n_0
    SLICE_X29Y307        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    89.816 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_172/CO[3]
                         net (fo=1, routed)           0.000    89.816    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_172_n_0
    SLICE_X29Y308        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    89.869 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_152/CO[3]
                         net (fo=1, routed)           0.000    89.869    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_152_n_0
    SLICE_X29Y309        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    89.922 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_132/CO[3]
                         net (fo=1, routed)           0.000    89.922    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_132_n_0
    SLICE_X29Y310        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    89.975 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_112/CO[3]
                         net (fo=1, routed)           0.000    89.975    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_112_n_0
    SLICE_X29Y311        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    90.028 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    90.028    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_92_n_0
    SLICE_X29Y312        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    90.081 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_72/CO[3]
                         net (fo=1, routed)           0.000    90.081    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_72_n_0
    SLICE_X29Y313        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    90.134 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    90.134    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_52_n_0
    SLICE_X29Y314        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    90.187 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_32/CO[3]
                         net (fo=1, routed)           0.000    90.187    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_32_n_0
    SLICE_X29Y315        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    90.240 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    90.240    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_17_n_0
    SLICE_X29Y316        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    90.317 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_9/CO[1]
                         net (fo=69, routed)          1.974    92.291    design_1_i/FREQ_counter_PSK/inst/FTW1[1]
    SLICE_X30Y300        LUT5 (Prop_lut5_I1_O)        0.122    92.413 r  design_1_i/FREQ_counter_PSK/inst/FTW[3]_i_337/O
                         net (fo=1, routed)           0.000    92.413    design_1_i/FREQ_counter_PSK/inst/FTW[3]_i_337_n_0
    SLICE_X30Y300        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    92.669 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_317/CO[3]
                         net (fo=1, routed)           0.000    92.669    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_317_n_0
    SLICE_X30Y301        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    92.723 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_297/CO[3]
                         net (fo=1, routed)           0.000    92.723    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_297_n_0
    SLICE_X30Y302        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    92.777 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_277/CO[3]
                         net (fo=1, routed)           0.000    92.777    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_277_n_0
    SLICE_X30Y303        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    92.831 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_257/CO[3]
                         net (fo=1, routed)           0.000    92.831    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_257_n_0
    SLICE_X30Y304        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    92.885 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_237/CO[3]
                         net (fo=1, routed)           0.000    92.885    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_237_n_0
    SLICE_X30Y305        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    92.939 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_217/CO[3]
                         net (fo=1, routed)           0.000    92.939    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_217_n_0
    SLICE_X30Y306        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    92.993 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_197/CO[3]
                         net (fo=1, routed)           0.000    92.993    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_197_n_0
    SLICE_X30Y307        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    93.047 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_177/CO[3]
                         net (fo=1, routed)           0.000    93.047    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_177_n_0
    SLICE_X30Y308        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    93.101 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_157/CO[3]
                         net (fo=1, routed)           0.000    93.101    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_157_n_0
    SLICE_X30Y309        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    93.155 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_137/CO[3]
                         net (fo=1, routed)           0.000    93.155    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_137_n_0
    SLICE_X30Y310        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    93.209 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.209    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_117_n_0
    SLICE_X30Y311        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    93.263 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_97/CO[3]
                         net (fo=1, routed)           0.000    93.263    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_97_n_0
    SLICE_X30Y312        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    93.317 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_77/CO[3]
                         net (fo=1, routed)           0.000    93.317    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_77_n_0
    SLICE_X30Y313        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    93.371 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    93.371    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_57_n_0
    SLICE_X30Y314        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    93.425 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_37/CO[3]
                         net (fo=1, routed)           0.000    93.425    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_37_n_0
    SLICE_X30Y315        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    93.479 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    93.479    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_20_n_0
    SLICE_X30Y316        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    93.612 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_10/CO[0]
                         net (fo=1, routed)           0.732    94.344    design_1_i/FREQ_counter_PSK/inst/FTW1[0]
    SLICE_X40Y304        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.387    94.731 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    94.731    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_1_n_0
    SLICE_X40Y305        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    94.784 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    94.784    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_1_n_0
    SLICE_X40Y306        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    94.895 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000    94.895    design_1_i/FREQ_counter_PSK/inst/p_2_in[8]
    SLICE_X40Y306        FDRE                                         r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241     1.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     1.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       1.495     2.819    design_1_i/FREQ_counter_PSK/inst/sys_clk
    SLICE_X40Y306        FDRE                                         r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[8]/C

Slack:                    inf
  Source:                 design_1_i/FREQ_counter_PSK/inst/sys_count_out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        94.879ns  (logic 35.941ns (37.881%)  route 58.938ns (62.119%))
  Logic Levels:           508  (CARRY4=478 FDRE=1 LUT1=1 LUT2=17 LUT3=1 LUT5=10)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y301        FDRE                         0.000     0.000 r  design_1_i/FREQ_counter_PSK/inst/sys_count_out_reg[0]/C
    SLICE_X40Y301        FDRE (Prop_fdre_C_Q)         0.228     0.228 f  design_1_i/FREQ_counter_PSK/inst/sys_count_out_reg[0]/Q
                         net (fo=57, routed)          0.790     1.018    design_1_i/FREQ_counter_PSK/inst/Q[0]
    SLICE_X33Y299        LUT1 (Prop_lut1_I0_O)        0.043     1.061 r  design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1470/O
                         net (fo=1, routed)           0.285     1.346    design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1470_n_0
    SLICE_X35Y299        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287     1.633 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1407/CO[3]
                         net (fo=1, routed)           0.001     1.634    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1407_n_0
    SLICE_X35Y300        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.687 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1321/CO[3]
                         net (fo=1, routed)           0.000     1.687    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1321_n_0
    SLICE_X35Y301        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.740 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1232/CO[3]
                         net (fo=1, routed)           0.000     1.740    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1232_n_0
    SLICE_X35Y302        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.793 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1143/CO[3]
                         net (fo=1, routed)           0.000     1.793    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1143_n_0
    SLICE_X35Y303        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.846 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_966/CO[3]
                         net (fo=1, routed)           0.000     1.846    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_966_n_0
    SLICE_X35Y304        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     2.012 f  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_831/O[1]
                         net (fo=29, routed)          2.517     4.529    design_1_i/FREQ_counter_PSK/inst/FTW3[22]
    SLICE_X26Y324        LUT3 (Prop_lut3_I2_O)        0.123     4.652 r  design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1106/O
                         net (fo=1, routed)           0.000     4.652    design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1106_n_0
    SLICE_X26Y324        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183     4.835 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_930/CO[3]
                         net (fo=1, routed)           0.007     4.842    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_930_n_0
    SLICE_X26Y325        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.896 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_925/CO[3]
                         net (fo=1, routed)           0.000     4.896    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_925_n_0
    SLICE_X26Y326        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.950 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_920/CO[3]
                         net (fo=1, routed)           0.000     4.950    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_920_n_0
    SLICE_X26Y327        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.004 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_915/CO[3]
                         net (fo=1, routed)           0.000     5.004    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_915_n_0
    SLICE_X26Y328        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.058 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_910/CO[3]
                         net (fo=1, routed)           0.000     5.058    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_910_n_0
    SLICE_X26Y329        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.112 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_905/CO[3]
                         net (fo=1, routed)           0.000     5.112    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_905_n_0
    SLICE_X26Y330        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.166 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_900/CO[3]
                         net (fo=1, routed)           0.000     5.166    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_900_n_0
    SLICE_X26Y331        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.220 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_895/CO[3]
                         net (fo=1, routed)           0.000     5.220    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_895_n_0
    SLICE_X26Y332        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.274 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_890/CO[3]
                         net (fo=1, routed)           0.000     5.274    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_890_n_0
    SLICE_X26Y333        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.328 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_885/CO[3]
                         net (fo=1, routed)           0.000     5.328    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_885_n_0
    SLICE_X26Y334        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.382 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_882/CO[3]
                         net (fo=1, routed)           0.000     5.382    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_882_n_0
    SLICE_X26Y335        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     5.515 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_881/CO[0]
                         net (fo=68, routed)          1.898     7.413    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_881_n_3
    SLICE_X27Y319        LUT5 (Prop_lut5_I1_O)        0.128     7.541 r  design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1448/O
                         net (fo=1, routed)           0.000     7.541    design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1448_n_0
    SLICE_X27Y319        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     7.734 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1366/CO[3]
                         net (fo=1, routed)           0.000     7.734    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1366_n_0
    SLICE_X27Y320        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.787 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1277/CO[3]
                         net (fo=1, routed)           0.000     7.787    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1277_n_0
    SLICE_X27Y321        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.840 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1188/CO[3]
                         net (fo=1, routed)           0.000     7.840    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1188_n_0
    SLICE_X27Y322        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.893 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1011/CO[3]
                         net (fo=1, routed)           0.000     7.893    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1011_n_0
    SLICE_X27Y323        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.946 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_876/CO[3]
                         net (fo=1, routed)           0.000     7.946    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_876_n_0
    SLICE_X27Y324        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.999 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_800/CO[3]
                         net (fo=1, routed)           0.007     8.006    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_800_n_0
    SLICE_X27Y325        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.059 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_795/CO[3]
                         net (fo=1, routed)           0.000     8.059    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_795_n_0
    SLICE_X27Y326        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.112 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_790/CO[3]
                         net (fo=1, routed)           0.000     8.112    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_790_n_0
    SLICE_X27Y327        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.165 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_785/CO[3]
                         net (fo=1, routed)           0.000     8.165    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_785_n_0
    SLICE_X27Y328        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.218 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_780/CO[3]
                         net (fo=1, routed)           0.000     8.218    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_780_n_0
    SLICE_X27Y329        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.271 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_775/CO[3]
                         net (fo=1, routed)           0.000     8.271    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_775_n_0
    SLICE_X27Y330        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.324 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_770/CO[3]
                         net (fo=1, routed)           0.000     8.324    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_770_n_0
    SLICE_X27Y331        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.377 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_765/CO[3]
                         net (fo=1, routed)           0.000     8.377    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_765_n_0
    SLICE_X27Y332        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.430 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_760/CO[3]
                         net (fo=1, routed)           0.000     8.430    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_760_n_0
    SLICE_X27Y333        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.483 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_755/CO[3]
                         net (fo=1, routed)           0.000     8.483    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_755_n_0
    SLICE_X27Y334        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.536 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_752/CO[3]
                         net (fo=1, routed)           0.000     8.536    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_752_n_0
    SLICE_X27Y335        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     8.613 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_751/CO[1]
                         net (fo=67, routed)          2.012    10.625    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_751_n_2
    SLICE_X28Y319        LUT2 (Prop_lut2_I1_O)        0.122    10.747 r  design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1446/O
                         net (fo=1, routed)           0.000    10.747    design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1446_n_0
    SLICE_X28Y319        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    11.014 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1361/CO[3]
                         net (fo=1, routed)           0.000    11.014    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1361_n_0
    SLICE_X28Y320        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.067 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1272/CO[3]
                         net (fo=1, routed)           0.000    11.067    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1272_n_0
    SLICE_X28Y321        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.120 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1183/CO[3]
                         net (fo=1, routed)           0.000    11.120    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1183_n_0
    SLICE_X28Y322        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.173 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1006/CO[3]
                         net (fo=1, routed)           0.000    11.173    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1006_n_0
    SLICE_X28Y323        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.226 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_871/CO[3]
                         net (fo=1, routed)           0.000    11.226    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_871_n_0
    SLICE_X28Y324        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.279 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_746/CO[3]
                         net (fo=1, routed)           0.007    11.286    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_746_n_0
    SLICE_X28Y325        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.339 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_675/CO[3]
                         net (fo=1, routed)           0.000    11.339    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_675_n_0
    SLICE_X28Y326        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.392 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_670/CO[3]
                         net (fo=1, routed)           0.000    11.392    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_670_n_0
    SLICE_X28Y327        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.445 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_665/CO[3]
                         net (fo=1, routed)           0.000    11.445    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_665_n_0
    SLICE_X28Y328        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.498 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_660/CO[3]
                         net (fo=1, routed)           0.000    11.498    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_660_n_0
    SLICE_X28Y329        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.551 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_655/CO[3]
                         net (fo=1, routed)           0.000    11.551    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_655_n_0
    SLICE_X28Y330        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.604 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_650/CO[3]
                         net (fo=1, routed)           0.000    11.604    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_650_n_0
    SLICE_X28Y331        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.657 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_645/CO[3]
                         net (fo=1, routed)           0.000    11.657    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_645_n_0
    SLICE_X28Y332        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.710 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_640/CO[3]
                         net (fo=1, routed)           0.000    11.710    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_640_n_0
    SLICE_X28Y333        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.763 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_635/CO[3]
                         net (fo=1, routed)           0.000    11.763    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_635_n_0
    SLICE_X28Y334        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.816 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_632/CO[3]
                         net (fo=1, routed)           0.000    11.816    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_632_n_0
    SLICE_X28Y335        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    11.893 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_631/CO[1]
                         net (fo=68, routed)          1.987    13.880    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_631_n_2
    SLICE_X29Y319        LUT2 (Prop_lut2_I1_O)        0.122    14.002 r  design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1443/O
                         net (fo=1, routed)           0.000    14.002    design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1443_n_0
    SLICE_X29Y319        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    14.269 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1356/CO[3]
                         net (fo=1, routed)           0.000    14.269    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1356_n_0
    SLICE_X29Y320        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.322 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1267/CO[3]
                         net (fo=1, routed)           0.000    14.322    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1267_n_0
    SLICE_X29Y321        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.375 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1178/CO[3]
                         net (fo=1, routed)           0.000    14.375    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1178_n_0
    SLICE_X29Y322        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.428 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1001/CO[3]
                         net (fo=1, routed)           0.000    14.428    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1001_n_0
    SLICE_X29Y323        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.481 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_866/CO[3]
                         net (fo=1, routed)           0.000    14.481    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_866_n_0
    SLICE_X29Y324        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.534 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_741/CO[3]
                         net (fo=1, routed)           0.007    14.541    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_741_n_0
    SLICE_X29Y325        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.594 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_626/CO[3]
                         net (fo=1, routed)           0.000    14.594    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_626_n_0
    SLICE_X29Y326        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.647 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_560/CO[3]
                         net (fo=1, routed)           0.000    14.647    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_560_n_0
    SLICE_X29Y327        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.700 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_555/CO[3]
                         net (fo=1, routed)           0.000    14.700    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_555_n_0
    SLICE_X29Y328        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.753 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_550/CO[3]
                         net (fo=1, routed)           0.000    14.753    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_550_n_0
    SLICE_X29Y329        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.806 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_545/CO[3]
                         net (fo=1, routed)           0.000    14.806    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_545_n_0
    SLICE_X29Y330        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.859 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_540/CO[3]
                         net (fo=1, routed)           0.000    14.859    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_540_n_0
    SLICE_X29Y331        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.912 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_535/CO[3]
                         net (fo=1, routed)           0.000    14.912    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_535_n_0
    SLICE_X29Y332        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.965 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_530/CO[3]
                         net (fo=1, routed)           0.000    14.965    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_530_n_0
    SLICE_X29Y333        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.018 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_525/CO[3]
                         net (fo=1, routed)           0.000    15.018    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_525_n_0
    SLICE_X29Y334        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.071 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_522/CO[3]
                         net (fo=1, routed)           0.000    15.071    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_522_n_0
    SLICE_X29Y335        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    15.148 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_521/CO[1]
                         net (fo=68, routed)          1.992    17.140    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_521_n_2
    SLICE_X31Y319        LUT2 (Prop_lut2_I1_O)        0.122    17.262 r  design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1439/O
                         net (fo=1, routed)           0.000    17.262    design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1439_n_0
    SLICE_X31Y319        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    17.529 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1351/CO[3]
                         net (fo=1, routed)           0.000    17.529    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1351_n_0
    SLICE_X31Y320        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.582 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1262/CO[3]
                         net (fo=1, routed)           0.000    17.582    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1262_n_0
    SLICE_X31Y321        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.635 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1173/CO[3]
                         net (fo=1, routed)           0.000    17.635    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1173_n_0
    SLICE_X31Y322        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.688 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_996/CO[3]
                         net (fo=1, routed)           0.000    17.688    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_996_n_0
    SLICE_X31Y323        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.741 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_861/CO[3]
                         net (fo=1, routed)           0.000    17.741    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_861_n_0
    SLICE_X31Y324        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.794 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_736/CO[3]
                         net (fo=1, routed)           0.007    17.802    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_736_n_0
    SLICE_X31Y325        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.855 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_621/CO[3]
                         net (fo=1, routed)           0.000    17.855    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_621_n_0
    SLICE_X31Y326        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.908 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_516/CO[3]
                         net (fo=1, routed)           0.000    17.908    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_516_n_0
    SLICE_X31Y327        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.961 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_455/CO[3]
                         net (fo=1, routed)           0.000    17.961    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_455_n_0
    SLICE_X31Y328        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.014 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_450/CO[3]
                         net (fo=1, routed)           0.000    18.014    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_450_n_0
    SLICE_X31Y329        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.067 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_445/CO[3]
                         net (fo=1, routed)           0.000    18.067    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_445_n_0
    SLICE_X31Y330        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.120 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_440/CO[3]
                         net (fo=1, routed)           0.000    18.120    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_440_n_0
    SLICE_X31Y331        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.173 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_435/CO[3]
                         net (fo=1, routed)           0.000    18.173    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_435_n_0
    SLICE_X31Y332        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.226 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_430/CO[3]
                         net (fo=1, routed)           0.000    18.226    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_430_n_0
    SLICE_X31Y333        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.279 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_425/CO[3]
                         net (fo=1, routed)           0.000    18.279    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_425_n_0
    SLICE_X31Y334        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.332 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_422/CO[3]
                         net (fo=1, routed)           0.000    18.332    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_422_n_0
    SLICE_X31Y335        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    18.409 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_421/CO[1]
                         net (fo=68, routed)          2.128    20.537    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_421_n_2
    SLICE_X32Y319        LUT2 (Prop_lut2_I1_O)        0.122    20.659 r  design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1435/O
                         net (fo=1, routed)           0.000    20.659    design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1435_n_0
    SLICE_X32Y319        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    20.915 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1346/CO[3]
                         net (fo=1, routed)           0.000    20.915    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1346_n_0
    SLICE_X32Y320        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.969 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1257/CO[3]
                         net (fo=1, routed)           0.000    20.969    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1257_n_0
    SLICE_X32Y321        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.023 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1168/CO[3]
                         net (fo=1, routed)           0.000    21.023    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1168_n_0
    SLICE_X32Y322        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.077 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_991/CO[3]
                         net (fo=1, routed)           0.000    21.077    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_991_n_0
    SLICE_X32Y323        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.131 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_856/CO[3]
                         net (fo=1, routed)           0.000    21.131    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_856_n_0
    SLICE_X32Y324        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.185 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_731/CO[3]
                         net (fo=1, routed)           0.007    21.192    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_731_n_0
    SLICE_X32Y325        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.246 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_616/CO[3]
                         net (fo=1, routed)           0.000    21.246    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_616_n_0
    SLICE_X32Y326        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.300 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_511/CO[3]
                         net (fo=1, routed)           0.000    21.300    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_511_n_0
    SLICE_X32Y327        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.354 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_416/CO[3]
                         net (fo=1, routed)           0.000    21.354    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_416_n_0
    SLICE_X32Y328        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.408 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_360/CO[3]
                         net (fo=1, routed)           0.000    21.408    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_360_n_0
    SLICE_X32Y329        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.462 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_355/CO[3]
                         net (fo=1, routed)           0.000    21.462    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_355_n_0
    SLICE_X32Y330        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.516 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_350/CO[3]
                         net (fo=1, routed)           0.000    21.516    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_350_n_0
    SLICE_X32Y331        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.570 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_345/CO[3]
                         net (fo=1, routed)           0.000    21.570    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_345_n_0
    SLICE_X32Y332        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.624 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_340/CO[3]
                         net (fo=1, routed)           0.000    21.624    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_340_n_0
    SLICE_X32Y333        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.678 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_335/CO[3]
                         net (fo=1, routed)           0.000    21.678    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_335_n_0
    SLICE_X32Y334        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.732 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_332/CO[3]
                         net (fo=1, routed)           0.000    21.732    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_332_n_0
    SLICE_X32Y335        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    21.808 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_331/CO[1]
                         net (fo=68, routed)          2.003    23.811    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_331_n_2
    SLICE_X33Y319        LUT5 (Prop_lut5_I1_O)        0.124    23.935 r  design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1429/O
                         net (fo=1, routed)           0.000    23.935    design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1429_n_0
    SLICE_X33Y319        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    24.128 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1341/CO[3]
                         net (fo=1, routed)           0.000    24.128    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1341_n_0
    SLICE_X33Y320        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.181 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1252/CO[3]
                         net (fo=1, routed)           0.000    24.181    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1252_n_0
    SLICE_X33Y321        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.234 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1163/CO[3]
                         net (fo=1, routed)           0.000    24.234    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1163_n_0
    SLICE_X33Y322        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.287 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_986/CO[3]
                         net (fo=1, routed)           0.000    24.287    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_986_n_0
    SLICE_X33Y323        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.340 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_851/CO[3]
                         net (fo=1, routed)           0.000    24.340    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_851_n_0
    SLICE_X33Y324        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.393 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_726/CO[3]
                         net (fo=1, routed)           0.007    24.401    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_726_n_0
    SLICE_X33Y325        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.454 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_611/CO[3]
                         net (fo=1, routed)           0.000    24.454    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_611_n_0
    SLICE_X33Y326        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.507 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_506/CO[3]
                         net (fo=1, routed)           0.000    24.507    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_506_n_0
    SLICE_X33Y327        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.560 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_411/CO[3]
                         net (fo=1, routed)           0.000    24.560    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_411_n_0
    SLICE_X33Y328        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.613 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_326/CO[3]
                         net (fo=1, routed)           0.000    24.613    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_326_n_0
    SLICE_X33Y329        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.666 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_275/CO[3]
                         net (fo=1, routed)           0.000    24.666    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_275_n_0
    SLICE_X33Y330        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.719 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_270/CO[3]
                         net (fo=1, routed)           0.000    24.719    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_270_n_0
    SLICE_X33Y331        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.772 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_265/CO[3]
                         net (fo=1, routed)           0.000    24.772    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_265_n_0
    SLICE_X33Y332        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.825 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_260/CO[3]
                         net (fo=1, routed)           0.000    24.825    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_260_n_0
    SLICE_X33Y333        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.878 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_255/CO[3]
                         net (fo=1, routed)           0.000    24.878    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_255_n_0
    SLICE_X33Y334        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.931 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_252/CO[3]
                         net (fo=1, routed)           0.000    24.931    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_252_n_0
    SLICE_X33Y335        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    25.008 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_251/CO[1]
                         net (fo=68, routed)          1.996    27.004    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_251_n_2
    SLICE_X34Y319        LUT2 (Prop_lut2_I1_O)        0.122    27.126 r  design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1427/O
                         net (fo=1, routed)           0.000    27.126    design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1427_n_0
    SLICE_X34Y319        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    27.382 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1336/CO[3]
                         net (fo=1, routed)           0.000    27.382    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1336_n_0
    SLICE_X34Y320        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.436 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1247/CO[3]
                         net (fo=1, routed)           0.000    27.436    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1247_n_0
    SLICE_X34Y321        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.490 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1158/CO[3]
                         net (fo=1, routed)           0.000    27.490    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1158_n_0
    SLICE_X34Y322        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.544 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_981/CO[3]
                         net (fo=1, routed)           0.000    27.544    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_981_n_0
    SLICE_X34Y323        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.598 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_846/CO[3]
                         net (fo=1, routed)           0.000    27.598    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_846_n_0
    SLICE_X34Y324        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.652 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_721/CO[3]
                         net (fo=1, routed)           0.007    27.659    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_721_n_0
    SLICE_X34Y325        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.713 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_606/CO[3]
                         net (fo=1, routed)           0.000    27.713    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_606_n_0
    SLICE_X34Y326        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.767 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_501/CO[3]
                         net (fo=1, routed)           0.000    27.767    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_501_n_0
    SLICE_X34Y327        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.821 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_406/CO[3]
                         net (fo=1, routed)           0.000    27.821    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_406_n_0
    SLICE_X34Y328        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.875 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_321/CO[3]
                         net (fo=1, routed)           0.000    27.875    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_321_n_0
    SLICE_X34Y329        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.929 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_246/CO[3]
                         net (fo=1, routed)           0.000    27.929    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_246_n_0
    SLICE_X34Y330        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.983 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_200/CO[3]
                         net (fo=1, routed)           0.000    27.983    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_200_n_0
    SLICE_X34Y331        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.037 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_195/CO[3]
                         net (fo=1, routed)           0.000    28.037    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_195_n_0
    SLICE_X34Y332        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.091 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_190/CO[3]
                         net (fo=1, routed)           0.000    28.091    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_190_n_0
    SLICE_X34Y333        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.145 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_185/CO[3]
                         net (fo=1, routed)           0.000    28.145    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_185_n_0
    SLICE_X34Y334        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.199 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_182/CO[3]
                         net (fo=1, routed)           0.000    28.199    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_182_n_0
    SLICE_X34Y335        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    28.275 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_181/CO[1]
                         net (fo=68, routed)          1.921    30.195    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_181_n_2
    SLICE_X35Y319        LUT2 (Prop_lut2_I1_O)        0.124    30.319 r  design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1423/O
                         net (fo=1, routed)           0.000    30.319    design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1423_n_0
    SLICE_X35Y319        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    30.586 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1331/CO[3]
                         net (fo=1, routed)           0.000    30.586    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1331_n_0
    SLICE_X35Y320        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.639 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1242/CO[3]
                         net (fo=1, routed)           0.000    30.639    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1242_n_0
    SLICE_X35Y321        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.692 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1153/CO[3]
                         net (fo=1, routed)           0.000    30.692    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1153_n_0
    SLICE_X35Y322        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.745 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_976/CO[3]
                         net (fo=1, routed)           0.000    30.745    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_976_n_0
    SLICE_X35Y323        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.798 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_841/CO[3]
                         net (fo=1, routed)           0.000    30.798    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_841_n_0
    SLICE_X35Y324        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.851 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_716/CO[3]
                         net (fo=1, routed)           0.007    30.859    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_716_n_0
    SLICE_X35Y325        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.912 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_601/CO[3]
                         net (fo=1, routed)           0.000    30.912    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_601_n_0
    SLICE_X35Y326        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.965 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_496/CO[3]
                         net (fo=1, routed)           0.000    30.965    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_496_n_0
    SLICE_X35Y327        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.018 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_401/CO[3]
                         net (fo=1, routed)           0.000    31.018    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_401_n_0
    SLICE_X35Y328        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.071 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_316/CO[3]
                         net (fo=1, routed)           0.000    31.071    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_316_n_0
    SLICE_X35Y329        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.124 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_241/CO[3]
                         net (fo=1, routed)           0.000    31.124    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_241_n_0
    SLICE_X35Y330        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.177 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_176/CO[3]
                         net (fo=1, routed)           0.000    31.177    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_176_n_0
    SLICE_X35Y331        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.230 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_135/CO[3]
                         net (fo=1, routed)           0.000    31.230    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_135_n_0
    SLICE_X35Y332        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.283 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_130/CO[3]
                         net (fo=1, routed)           0.000    31.283    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_130_n_0
    SLICE_X35Y333        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.336 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_125/CO[3]
                         net (fo=1, routed)           0.000    31.336    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_125_n_0
    SLICE_X35Y334        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.389 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_122/CO[3]
                         net (fo=1, routed)           0.000    31.389    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_122_n_0
    SLICE_X35Y335        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    31.466 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_121/CO[1]
                         net (fo=68, routed)          2.162    33.627    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_121_n_2
    SLICE_X37Y318        LUT5 (Prop_lut5_I1_O)        0.122    33.749 r  design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1417/O
                         net (fo=1, routed)           0.000    33.749    design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1417_n_0
    SLICE_X37Y318        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    33.942 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1322/CO[3]
                         net (fo=1, routed)           0.000    33.942    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1322_n_0
    SLICE_X37Y319        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.995 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1233/CO[3]
                         net (fo=1, routed)           0.000    33.995    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1233_n_0
    SLICE_X37Y320        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.048 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1144/CO[3]
                         net (fo=1, routed)           0.000    34.048    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1144_n_0
    SLICE_X37Y321        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.101 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_967/CO[3]
                         net (fo=1, routed)           0.000    34.101    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_967_n_0
    SLICE_X37Y322        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.154 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_832/CO[3]
                         net (fo=1, routed)           0.000    34.154    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_832_n_0
    SLICE_X37Y323        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.207 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_707/CO[3]
                         net (fo=1, routed)           0.000    34.207    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_707_n_0
    SLICE_X37Y324        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.260 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_592/CO[3]
                         net (fo=1, routed)           0.007    34.268    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_592_n_0
    SLICE_X37Y325        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.321 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_487/CO[3]
                         net (fo=1, routed)           0.000    34.321    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_487_n_0
    SLICE_X37Y326        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.374 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_392/CO[3]
                         net (fo=1, routed)           0.000    34.374    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_392_n_0
    SLICE_X37Y327        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.427 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_307/CO[3]
                         net (fo=1, routed)           0.000    34.427    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_307_n_0
    SLICE_X37Y328        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.480 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_232/CO[3]
                         net (fo=1, routed)           0.000    34.480    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_232_n_0
    SLICE_X37Y329        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.533 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_167/CO[3]
                         net (fo=1, routed)           0.000    34.533    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_167_n_0
    SLICE_X37Y330        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.586 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_112/CO[3]
                         net (fo=1, routed)           0.000    34.586    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_112_n_0
    SLICE_X37Y331        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.639 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_77/CO[3]
                         net (fo=1, routed)           0.000    34.639    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_77_n_0
    SLICE_X37Y332        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.692 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_72/CO[3]
                         net (fo=1, routed)           0.000    34.692    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_72_n_0
    SLICE_X37Y333        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.745 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_69/CO[3]
                         net (fo=1, routed)           0.000    34.745    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_69_n_0
    SLICE_X37Y334        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    34.822 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_68/CO[1]
                         net (fo=68, routed)          1.822    36.643    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_68_n_2
    SLICE_X40Y317        LUT2 (Prop_lut2_I1_O)        0.122    36.765 r  design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1411/O
                         net (fo=1, routed)           0.000    36.765    design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1411_n_0
    SLICE_X40Y317        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    37.032 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1316/CO[3]
                         net (fo=1, routed)           0.000    37.032    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1316_n_0
    SLICE_X40Y318        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.085 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1227/CO[3]
                         net (fo=1, routed)           0.000    37.085    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1227_n_0
    SLICE_X40Y319        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.138 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1138/CO[3]
                         net (fo=1, routed)           0.000    37.138    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1138_n_0
    SLICE_X40Y320        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.191 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_961/CO[3]
                         net (fo=1, routed)           0.000    37.191    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_961_n_0
    SLICE_X40Y321        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.244 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_826/CO[3]
                         net (fo=1, routed)           0.000    37.244    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_826_n_0
    SLICE_X40Y322        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.297 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_701/CO[3]
                         net (fo=1, routed)           0.000    37.297    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_701_n_0
    SLICE_X40Y323        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.350 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_586/CO[3]
                         net (fo=1, routed)           0.000    37.350    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_586_n_0
    SLICE_X40Y324        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.403 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_481/CO[3]
                         net (fo=1, routed)           0.007    37.410    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_481_n_0
    SLICE_X40Y325        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.463 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_386/CO[3]
                         net (fo=1, routed)           0.000    37.463    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_386_n_0
    SLICE_X40Y326        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.516 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_301/CO[3]
                         net (fo=1, routed)           0.000    37.516    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_301_n_0
    SLICE_X40Y327        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.569 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_226/CO[3]
                         net (fo=1, routed)           0.000    37.569    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_226_n_0
    SLICE_X40Y328        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.622 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_161/CO[3]
                         net (fo=1, routed)           0.000    37.622    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_161_n_0
    SLICE_X40Y329        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.675 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_106/CO[3]
                         net (fo=1, routed)           0.000    37.675    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_106_n_0
    SLICE_X40Y330        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.728 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_62/CO[3]
                         net (fo=1, routed)           0.000    37.728    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_62_n_0
    SLICE_X40Y331        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.781 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    37.781    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_35_n_0
    SLICE_X40Y332        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.834 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_32/CO[3]
                         net (fo=1, routed)           0.000    37.834    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_32_n_0
    SLICE_X40Y333        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    37.911 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_31/CO[1]
                         net (fo=68, routed)          1.622    39.534    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_31_n_2
    SLICE_X43Y320        LUT2 (Prop_lut2_I1_O)        0.122    39.656 r  design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1406/O
                         net (fo=1, routed)           0.000    39.656    design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1406_n_0
    SLICE_X43Y320        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    39.923 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1311/CO[3]
                         net (fo=1, routed)           0.000    39.923    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1311_n_0
    SLICE_X43Y321        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    39.976 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1222/CO[3]
                         net (fo=1, routed)           0.000    39.976    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1222_n_0
    SLICE_X43Y322        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    40.029 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1133/CO[3]
                         net (fo=1, routed)           0.000    40.029    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1133_n_0
    SLICE_X43Y323        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    40.082 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_956/CO[3]
                         net (fo=1, routed)           0.000    40.082    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_956_n_0
    SLICE_X43Y324        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    40.135 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_821/CO[3]
                         net (fo=1, routed)           0.007    40.142    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_821_n_0
    SLICE_X43Y325        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    40.195 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_696/CO[3]
                         net (fo=1, routed)           0.000    40.195    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_696_n_0
    SLICE_X43Y326        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    40.248 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_581/CO[3]
                         net (fo=1, routed)           0.000    40.248    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_581_n_0
    SLICE_X43Y327        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    40.301 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_476/CO[3]
                         net (fo=1, routed)           0.000    40.301    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_476_n_0
    SLICE_X43Y328        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    40.354 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_381/CO[3]
                         net (fo=1, routed)           0.000    40.354    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_381_n_0
    SLICE_X43Y329        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    40.407 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_296/CO[3]
                         net (fo=1, routed)           0.000    40.407    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_296_n_0
    SLICE_X43Y330        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    40.460 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_221/CO[3]
                         net (fo=1, routed)           0.000    40.460    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_221_n_0
    SLICE_X43Y331        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    40.513 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_156/CO[3]
                         net (fo=1, routed)           0.000    40.513    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_156_n_0
    SLICE_X43Y332        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    40.566 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_101/CO[3]
                         net (fo=1, routed)           0.000    40.566    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_101_n_0
    SLICE_X43Y333        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    40.619 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_57/CO[3]
                         net (fo=1, routed)           0.000    40.619    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_57_n_0
    SLICE_X43Y334        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    40.672 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    40.672    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_26_n_0
    SLICE_X43Y335        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    40.725 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    40.725    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_13_n_0
    SLICE_X43Y336        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    40.802 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_12/CO[1]
                         net (fo=68, routed)          1.705    42.507    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_12_n_2
    SLICE_X44Y320        LUT2 (Prop_lut2_I1_O)        0.122    42.629 r  design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1402/O
                         net (fo=1, routed)           0.000    42.629    design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1402_n_0
    SLICE_X44Y320        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    42.896 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1310/CO[3]
                         net (fo=1, routed)           0.000    42.896    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1310_n_0
    SLICE_X44Y321        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    42.949 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1221/CO[3]
                         net (fo=1, routed)           0.000    42.949    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1221_n_0
    SLICE_X44Y322        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.002 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1132/CO[3]
                         net (fo=1, routed)           0.000    43.002    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1132_n_0
    SLICE_X44Y323        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.055 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_955/CO[3]
                         net (fo=1, routed)           0.000    43.055    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_955_n_0
    SLICE_X44Y324        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.108 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_820/CO[3]
                         net (fo=1, routed)           0.007    43.115    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_820_n_0
    SLICE_X44Y325        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.168 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_695/CO[3]
                         net (fo=1, routed)           0.000    43.168    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_695_n_0
    SLICE_X44Y326        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.221 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_580/CO[3]
                         net (fo=1, routed)           0.000    43.221    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_580_n_0
    SLICE_X44Y327        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.274 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_475/CO[3]
                         net (fo=1, routed)           0.000    43.274    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_475_n_0
    SLICE_X44Y328        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.327 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_380/CO[3]
                         net (fo=1, routed)           0.000    43.327    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_380_n_0
    SLICE_X44Y329        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.380 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_295/CO[3]
                         net (fo=1, routed)           0.000    43.380    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_295_n_0
    SLICE_X44Y330        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.433 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_220/CO[3]
                         net (fo=1, routed)           0.000    43.433    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_220_n_0
    SLICE_X44Y331        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.486 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_155/CO[3]
                         net (fo=1, routed)           0.000    43.486    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_155_n_0
    SLICE_X44Y332        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.539 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_100/CO[3]
                         net (fo=1, routed)           0.000    43.539    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_100_n_0
    SLICE_X44Y333        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.592 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_56/CO[3]
                         net (fo=1, routed)           0.000    43.592    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_56_n_0
    SLICE_X44Y334        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.645 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.645    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_25_n_0
    SLICE_X44Y335        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.698 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000    43.698    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_11_n_0
    SLICE_X44Y336        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    43.775 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_7/CO[1]
                         net (fo=69, routed)          1.965    45.740    design_1_i/FREQ_counter_PSK/inst/FTW1[15]
    SLICE_X46Y320        LUT2 (Prop_lut2_I1_O)        0.122    45.862 r  design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1461/O
                         net (fo=1, routed)           0.000    45.862    design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1461_n_0
    SLICE_X46Y320        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    46.118 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1384/CO[3]
                         net (fo=1, routed)           0.000    46.118    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1384_n_0
    SLICE_X46Y321        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    46.172 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1295/CO[3]
                         net (fo=1, routed)           0.000    46.172    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1295_n_0
    SLICE_X46Y322        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    46.226 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1206/CO[3]
                         net (fo=1, routed)           0.000    46.226    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1206_n_0
    SLICE_X46Y323        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    46.280 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1117/CO[3]
                         net (fo=1, routed)           0.000    46.280    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1117_n_0
    SLICE_X46Y324        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    46.334 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_940/CO[3]
                         net (fo=1, routed)           0.007    46.342    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_940_n_0
    SLICE_X46Y325        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    46.396 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_805/CO[3]
                         net (fo=1, routed)           0.000    46.396    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_805_n_0
    SLICE_X46Y326        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    46.450 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_680/CO[3]
                         net (fo=1, routed)           0.000    46.450    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_680_n_0
    SLICE_X46Y327        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    46.504 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_565/CO[3]
                         net (fo=1, routed)           0.000    46.504    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_565_n_0
    SLICE_X46Y328        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    46.558 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_460/CO[3]
                         net (fo=1, routed)           0.000    46.558    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_460_n_0
    SLICE_X46Y329        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    46.612 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_365/CO[3]
                         net (fo=1, routed)           0.000    46.612    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_365_n_0
    SLICE_X46Y330        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    46.666 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_280/CO[3]
                         net (fo=1, routed)           0.000    46.666    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_280_n_0
    SLICE_X46Y331        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    46.720 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_205/CO[3]
                         net (fo=1, routed)           0.000    46.720    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_205_n_0
    SLICE_X46Y332        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    46.774 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_140/CO[3]
                         net (fo=1, routed)           0.000    46.774    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_140_n_0
    SLICE_X46Y333        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    46.828 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_85/CO[3]
                         net (fo=1, routed)           0.000    46.828    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_85_n_0
    SLICE_X46Y334        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    46.882 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    46.882    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_41_n_0
    SLICE_X46Y335        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    46.936 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    46.936    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_16_n_0
    SLICE_X46Y336        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    47.012 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_8/CO[1]
                         net (fo=69, routed)          1.795    48.806    design_1_i/FREQ_counter_PSK/inst/FTW1[14]
    SLICE_X47Y320        LUT2 (Prop_lut2_I1_O)        0.124    48.930 r  design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1465/O
                         net (fo=1, routed)           0.000    48.930    design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1465_n_0
    SLICE_X47Y320        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    49.197 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1389/CO[3]
                         net (fo=1, routed)           0.000    49.197    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1389_n_0
    SLICE_X47Y321        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    49.250 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1300/CO[3]
                         net (fo=1, routed)           0.000    49.250    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1300_n_0
    SLICE_X47Y322        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    49.303 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1211/CO[3]
                         net (fo=1, routed)           0.000    49.303    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1211_n_0
    SLICE_X47Y323        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    49.356 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1122/CO[3]
                         net (fo=1, routed)           0.000    49.356    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1122_n_0
    SLICE_X47Y324        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    49.409 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_945/CO[3]
                         net (fo=1, routed)           0.007    49.417    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_945_n_0
    SLICE_X47Y325        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    49.470 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_810/CO[3]
                         net (fo=1, routed)           0.000    49.470    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_810_n_0
    SLICE_X47Y326        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    49.523 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_685/CO[3]
                         net (fo=1, routed)           0.000    49.523    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_685_n_0
    SLICE_X47Y327        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    49.576 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_570/CO[3]
                         net (fo=1, routed)           0.000    49.576    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_570_n_0
    SLICE_X47Y328        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    49.629 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_465/CO[3]
                         net (fo=1, routed)           0.000    49.629    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_465_n_0
    SLICE_X47Y329        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    49.682 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_370/CO[3]
                         net (fo=1, routed)           0.000    49.682    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_370_n_0
    SLICE_X47Y330        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    49.735 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_285/CO[3]
                         net (fo=1, routed)           0.000    49.735    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_285_n_0
    SLICE_X47Y331        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    49.788 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_210/CO[3]
                         net (fo=1, routed)           0.000    49.788    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_210_n_0
    SLICE_X47Y332        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    49.841 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_145/CO[3]
                         net (fo=1, routed)           0.000    49.841    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_145_n_0
    SLICE_X47Y333        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    49.894 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_90/CO[3]
                         net (fo=1, routed)           0.000    49.894    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_90_n_0
    SLICE_X47Y334        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    49.947 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    49.947    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_46_n_0
    SLICE_X47Y335        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    50.000 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_19/CO[3]
                         net (fo=1, routed)           0.000    50.000    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_19_n_0
    SLICE_X47Y336        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    50.077 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_9/CO[1]
                         net (fo=69, routed)          2.361    52.438    design_1_i/FREQ_counter_PSK/inst/FTW1[13]
    SLICE_X48Y318        LUT2 (Prop_lut2_I1_O)        0.122    52.560 r  design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1469/O
                         net (fo=1, routed)           0.000    52.560    design_1_i/FREQ_counter_PSK/inst/FTW[15]_i_1469_n_0
    SLICE_X48Y318        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    52.816 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1394/CO[3]
                         net (fo=1, routed)           0.000    52.816    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1394_n_0
    SLICE_X48Y319        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    52.870 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1305/CO[3]
                         net (fo=1, routed)           0.000    52.870    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1305_n_0
    SLICE_X48Y320        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    52.924 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1216/CO[3]
                         net (fo=1, routed)           0.000    52.924    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1216_n_0
    SLICE_X48Y321        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    52.978 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1127/CO[3]
                         net (fo=1, routed)           0.000    52.978    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_1127_n_0
    SLICE_X48Y322        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    53.032 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_950/CO[3]
                         net (fo=1, routed)           0.000    53.032    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_950_n_0
    SLICE_X48Y323        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    53.086 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_815/CO[3]
                         net (fo=1, routed)           0.000    53.086    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_815_n_0
    SLICE_X48Y324        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    53.140 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_690/CO[3]
                         net (fo=1, routed)           0.007    53.147    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_690_n_0
    SLICE_X48Y325        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    53.201 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_575/CO[3]
                         net (fo=1, routed)           0.000    53.201    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_575_n_0
    SLICE_X48Y326        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    53.255 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_470/CO[3]
                         net (fo=1, routed)           0.000    53.255    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_470_n_0
    SLICE_X48Y327        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    53.309 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_375/CO[3]
                         net (fo=1, routed)           0.000    53.309    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_375_n_0
    SLICE_X48Y328        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    53.363 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_290/CO[3]
                         net (fo=1, routed)           0.000    53.363    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_290_n_0
    SLICE_X48Y329        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    53.417 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_215/CO[3]
                         net (fo=1, routed)           0.000    53.417    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_215_n_0
    SLICE_X48Y330        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    53.471 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_150/CO[3]
                         net (fo=1, routed)           0.000    53.471    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_150_n_0
    SLICE_X48Y331        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    53.525 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_95/CO[3]
                         net (fo=1, routed)           0.000    53.525    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_95_n_0
    SLICE_X48Y332        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    53.579 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    53.579    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_51_n_0
    SLICE_X48Y333        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    53.633 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_22/CO[3]
                         net (fo=1, routed)           0.000    53.633    design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_22_n_0
    SLICE_X48Y334        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    53.709 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[15]_i_10/CO[1]
                         net (fo=69, routed)          2.195    55.905    design_1_i/FREQ_counter_PSK/inst/FTW1[12]
    SLICE_X45Y317        LUT5 (Prop_lut5_I1_O)        0.124    56.029 r  design_1_i/FREQ_counter_PSK/inst/FTW[11]_i_306/O
                         net (fo=1, routed)           0.000    56.029    design_1_i/FREQ_counter_PSK/inst/FTW[11]_i_306_n_0
    SLICE_X45Y317        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    56.288 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_282/CO[3]
                         net (fo=1, routed)           0.000    56.288    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_282_n_0
    SLICE_X45Y318        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    56.341 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_262/CO[3]
                         net (fo=1, routed)           0.000    56.341    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_262_n_0
    SLICE_X45Y319        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    56.394 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_242/CO[3]
                         net (fo=1, routed)           0.000    56.394    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_242_n_0
    SLICE_X45Y320        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    56.447 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_222/CO[3]
                         net (fo=1, routed)           0.000    56.447    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_222_n_0
    SLICE_X45Y321        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    56.500 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_202/CO[3]
                         net (fo=1, routed)           0.000    56.500    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_202_n_0
    SLICE_X45Y322        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    56.553 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_182/CO[3]
                         net (fo=1, routed)           0.000    56.553    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_182_n_0
    SLICE_X45Y323        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    56.606 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_162/CO[3]
                         net (fo=1, routed)           0.000    56.606    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_162_n_0
    SLICE_X45Y324        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    56.659 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_142/CO[3]
                         net (fo=1, routed)           0.007    56.666    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_142_n_0
    SLICE_X45Y325        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    56.719 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_122/CO[3]
                         net (fo=1, routed)           0.000    56.719    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_122_n_0
    SLICE_X45Y326        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    56.772 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_102/CO[3]
                         net (fo=1, routed)           0.000    56.772    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_102_n_0
    SLICE_X45Y327        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    56.825 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_82/CO[3]
                         net (fo=1, routed)           0.000    56.825    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_82_n_0
    SLICE_X45Y328        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    56.878 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_62/CO[3]
                         net (fo=1, routed)           0.000    56.878    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_62_n_0
    SLICE_X45Y329        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    56.931 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_42/CO[3]
                         net (fo=1, routed)           0.000    56.931    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_42_n_0
    SLICE_X45Y330        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    56.984 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_22/CO[3]
                         net (fo=1, routed)           0.000    56.984    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_22_n_0
    SLICE_X45Y331        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    57.037 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    57.037    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_10_n_0
    SLICE_X45Y332        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    57.114 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_6/CO[1]
                         net (fo=69, routed)          2.625    59.739    design_1_i/FREQ_counter_PSK/inst/FTW1[11]
    SLICE_X43Y298        LUT5 (Prop_lut5_I1_O)        0.122    59.861 r  design_1_i/FREQ_counter_PSK/inst/FTW[11]_i_327/O
                         net (fo=1, routed)           0.000    59.861    design_1_i/FREQ_counter_PSK/inst/FTW[11]_i_327_n_0
    SLICE_X43Y298        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    60.054 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_307/CO[3]
                         net (fo=1, routed)           0.000    60.054    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_307_n_0
    SLICE_X43Y299        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    60.107 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_287/CO[3]
                         net (fo=1, routed)           0.001    60.108    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_287_n_0
    SLICE_X43Y300        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    60.161 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_267/CO[3]
                         net (fo=1, routed)           0.000    60.161    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_267_n_0
    SLICE_X43Y301        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    60.214 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_247/CO[3]
                         net (fo=1, routed)           0.000    60.214    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_247_n_0
    SLICE_X43Y302        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    60.267 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_227/CO[3]
                         net (fo=1, routed)           0.000    60.267    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_227_n_0
    SLICE_X43Y303        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    60.320 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_207/CO[3]
                         net (fo=1, routed)           0.000    60.320    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_207_n_0
    SLICE_X43Y304        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    60.373 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_187/CO[3]
                         net (fo=1, routed)           0.000    60.373    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_187_n_0
    SLICE_X43Y305        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    60.426 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_167/CO[3]
                         net (fo=1, routed)           0.000    60.426    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_167_n_0
    SLICE_X43Y306        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    60.479 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_147/CO[3]
                         net (fo=1, routed)           0.000    60.479    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_147_n_0
    SLICE_X43Y307        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    60.532 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_127/CO[3]
                         net (fo=1, routed)           0.000    60.532    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_127_n_0
    SLICE_X43Y308        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    60.585 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_107/CO[3]
                         net (fo=1, routed)           0.000    60.585    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_107_n_0
    SLICE_X43Y309        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    60.638 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_87/CO[3]
                         net (fo=1, routed)           0.000    60.638    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_87_n_0
    SLICE_X43Y310        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    60.691 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_67/CO[3]
                         net (fo=1, routed)           0.000    60.691    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_67_n_0
    SLICE_X43Y311        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    60.744 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_47/CO[3]
                         net (fo=1, routed)           0.000    60.744    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_47_n_0
    SLICE_X43Y312        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    60.797 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_27/CO[3]
                         net (fo=1, routed)           0.000    60.797    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_27_n_0
    SLICE_X43Y313        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    60.850 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.850    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_13_n_0
    SLICE_X43Y314        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    60.927 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_7/CO[1]
                         net (fo=69, routed)          1.994    62.920    design_1_i/FREQ_counter_PSK/inst/FTW1[10]
    SLICE_X44Y298        LUT2 (Prop_lut2_I1_O)        0.122    63.042 r  design_1_i/FREQ_counter_PSK/inst/FTW[11]_i_333/O
                         net (fo=1, routed)           0.000    63.042    design_1_i/FREQ_counter_PSK/inst/FTW[11]_i_333_n_0
    SLICE_X44Y298        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    63.309 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_312/CO[3]
                         net (fo=1, routed)           0.000    63.309    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_312_n_0
    SLICE_X44Y299        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    63.362 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_292/CO[3]
                         net (fo=1, routed)           0.001    63.363    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_292_n_0
    SLICE_X44Y300        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    63.416 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_272/CO[3]
                         net (fo=1, routed)           0.000    63.416    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_272_n_0
    SLICE_X44Y301        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    63.469 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_252/CO[3]
                         net (fo=1, routed)           0.000    63.469    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_252_n_0
    SLICE_X44Y302        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    63.522 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_232/CO[3]
                         net (fo=1, routed)           0.000    63.522    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_232_n_0
    SLICE_X44Y303        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    63.575 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_212/CO[3]
                         net (fo=1, routed)           0.000    63.575    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_212_n_0
    SLICE_X44Y304        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    63.628 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_192/CO[3]
                         net (fo=1, routed)           0.000    63.628    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_192_n_0
    SLICE_X44Y305        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    63.681 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_172/CO[3]
                         net (fo=1, routed)           0.000    63.681    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_172_n_0
    SLICE_X44Y306        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    63.734 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_152/CO[3]
                         net (fo=1, routed)           0.000    63.734    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_152_n_0
    SLICE_X44Y307        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    63.787 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_132/CO[3]
                         net (fo=1, routed)           0.000    63.787    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_132_n_0
    SLICE_X44Y308        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    63.840 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_112/CO[3]
                         net (fo=1, routed)           0.000    63.840    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_112_n_0
    SLICE_X44Y309        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    63.893 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_92/CO[3]
                         net (fo=1, routed)           0.000    63.893    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_92_n_0
    SLICE_X44Y310        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    63.946 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_72/CO[3]
                         net (fo=1, routed)           0.000    63.946    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_72_n_0
    SLICE_X44Y311        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    63.999 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_52/CO[3]
                         net (fo=1, routed)           0.000    63.999    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_52_n_0
    SLICE_X44Y312        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    64.052 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    64.052    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_32_n_0
    SLICE_X44Y313        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    64.105 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_16/CO[3]
                         net (fo=1, routed)           0.000    64.105    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_16_n_0
    SLICE_X44Y314        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    64.182 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_8/CO[1]
                         net (fo=69, routed)          1.943    66.125    design_1_i/FREQ_counter_PSK/inst/FTW1[9]
    SLICE_X47Y298        LUT2 (Prop_lut2_I1_O)        0.122    66.247 r  design_1_i/FREQ_counter_PSK/inst/FTW[11]_i_337/O
                         net (fo=1, routed)           0.000    66.247    design_1_i/FREQ_counter_PSK/inst/FTW[11]_i_337_n_0
    SLICE_X47Y298        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    66.514 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_317/CO[3]
                         net (fo=1, routed)           0.000    66.514    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_317_n_0
    SLICE_X47Y299        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    66.567 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_297/CO[3]
                         net (fo=1, routed)           0.001    66.568    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_297_n_0
    SLICE_X47Y300        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    66.621 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_277/CO[3]
                         net (fo=1, routed)           0.000    66.621    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_277_n_0
    SLICE_X47Y301        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    66.674 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_257/CO[3]
                         net (fo=1, routed)           0.000    66.674    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_257_n_0
    SLICE_X47Y302        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    66.727 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_237/CO[3]
                         net (fo=1, routed)           0.000    66.727    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_237_n_0
    SLICE_X47Y303        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    66.780 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_217/CO[3]
                         net (fo=1, routed)           0.000    66.780    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_217_n_0
    SLICE_X47Y304        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    66.833 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_197/CO[3]
                         net (fo=1, routed)           0.000    66.833    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_197_n_0
    SLICE_X47Y305        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    66.886 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_177/CO[3]
                         net (fo=1, routed)           0.000    66.886    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_177_n_0
    SLICE_X47Y306        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    66.939 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_157/CO[3]
                         net (fo=1, routed)           0.000    66.939    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_157_n_0
    SLICE_X47Y307        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    66.992 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_137/CO[3]
                         net (fo=1, routed)           0.000    66.992    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_137_n_0
    SLICE_X47Y308        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    67.045 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_117/CO[3]
                         net (fo=1, routed)           0.000    67.045    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_117_n_0
    SLICE_X47Y309        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    67.098 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_97/CO[3]
                         net (fo=1, routed)           0.000    67.098    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_97_n_0
    SLICE_X47Y310        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    67.151 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_77/CO[3]
                         net (fo=1, routed)           0.000    67.151    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_77_n_0
    SLICE_X47Y311        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    67.204 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_57/CO[3]
                         net (fo=1, routed)           0.000    67.204    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_57_n_0
    SLICE_X47Y312        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    67.257 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_37/CO[3]
                         net (fo=1, routed)           0.000    67.257    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_37_n_0
    SLICE_X47Y313        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    67.310 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    67.310    design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_19_n_0
    SLICE_X47Y314        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    67.387 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[11]_i_9/CO[1]
                         net (fo=69, routed)          1.821    69.207    design_1_i/FREQ_counter_PSK/inst/FTW1[8]
    SLICE_X46Y298        LUT2 (Prop_lut2_I1_O)        0.122    69.329 r  design_1_i/FREQ_counter_PSK/inst/FTW[7]_i_325/O
                         net (fo=1, routed)           0.000    69.329    design_1_i/FREQ_counter_PSK/inst/FTW[7]_i_325_n_0
    SLICE_X46Y298        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    69.585 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_302/CO[3]
                         net (fo=1, routed)           0.000    69.585    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_302_n_0
    SLICE_X46Y299        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    69.639 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_282/CO[3]
                         net (fo=1, routed)           0.001    69.640    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_282_n_0
    SLICE_X46Y300        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    69.694 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_262/CO[3]
                         net (fo=1, routed)           0.000    69.694    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_262_n_0
    SLICE_X46Y301        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    69.748 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_242/CO[3]
                         net (fo=1, routed)           0.000    69.748    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_242_n_0
    SLICE_X46Y302        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    69.802 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_222/CO[3]
                         net (fo=1, routed)           0.000    69.802    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_222_n_0
    SLICE_X46Y303        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    69.856 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_202/CO[3]
                         net (fo=1, routed)           0.000    69.856    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_202_n_0
    SLICE_X46Y304        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    69.910 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_182/CO[3]
                         net (fo=1, routed)           0.000    69.910    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_182_n_0
    SLICE_X46Y305        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    69.964 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_162/CO[3]
                         net (fo=1, routed)           0.000    69.964    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_162_n_0
    SLICE_X46Y306        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    70.018 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_142/CO[3]
                         net (fo=1, routed)           0.000    70.018    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_142_n_0
    SLICE_X46Y307        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    70.072 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_122/CO[3]
                         net (fo=1, routed)           0.000    70.072    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_122_n_0
    SLICE_X46Y308        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    70.126 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_102/CO[3]
                         net (fo=1, routed)           0.000    70.126    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_102_n_0
    SLICE_X46Y309        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    70.180 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_82/CO[3]
                         net (fo=1, routed)           0.000    70.180    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_82_n_0
    SLICE_X46Y310        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    70.234 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_62/CO[3]
                         net (fo=1, routed)           0.000    70.234    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_62_n_0
    SLICE_X46Y311        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    70.288 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_42/CO[3]
                         net (fo=1, routed)           0.000    70.288    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_42_n_0
    SLICE_X46Y312        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    70.342 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.000    70.342    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_22_n_0
    SLICE_X46Y313        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    70.396 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    70.396    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_10_n_0
    SLICE_X46Y314        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    70.472 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_6/CO[1]
                         net (fo=69, routed)          1.980    72.452    design_1_i/FREQ_counter_PSK/inst/FTW1[7]
    SLICE_X37Y300        LUT5 (Prop_lut5_I1_O)        0.124    72.576 r  design_1_i/FREQ_counter_PSK/inst/FTW[7]_i_327/O
                         net (fo=1, routed)           0.000    72.576    design_1_i/FREQ_counter_PSK/inst/FTW[7]_i_327_n_0
    SLICE_X37Y300        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    72.769 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_307/CO[3]
                         net (fo=1, routed)           0.000    72.769    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_307_n_0
    SLICE_X37Y301        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    72.822 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_287/CO[3]
                         net (fo=1, routed)           0.000    72.822    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_287_n_0
    SLICE_X37Y302        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    72.875 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_267/CO[3]
                         net (fo=1, routed)           0.000    72.875    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_267_n_0
    SLICE_X37Y303        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    72.928 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_247/CO[3]
                         net (fo=1, routed)           0.000    72.928    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_247_n_0
    SLICE_X37Y304        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    72.981 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_227/CO[3]
                         net (fo=1, routed)           0.000    72.981    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_227_n_0
    SLICE_X37Y305        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    73.034 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_207/CO[3]
                         net (fo=1, routed)           0.000    73.034    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_207_n_0
    SLICE_X37Y306        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    73.087 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_187/CO[3]
                         net (fo=1, routed)           0.000    73.087    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_187_n_0
    SLICE_X37Y307        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    73.140 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_167/CO[3]
                         net (fo=1, routed)           0.000    73.140    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_167_n_0
    SLICE_X37Y308        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    73.193 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_147/CO[3]
                         net (fo=1, routed)           0.000    73.193    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_147_n_0
    SLICE_X37Y309        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    73.246 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_127/CO[3]
                         net (fo=1, routed)           0.000    73.246    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_127_n_0
    SLICE_X37Y310        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    73.299 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_107/CO[3]
                         net (fo=1, routed)           0.000    73.299    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_107_n_0
    SLICE_X37Y311        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    73.352 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_87/CO[3]
                         net (fo=1, routed)           0.000    73.352    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_87_n_0
    SLICE_X37Y312        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    73.405 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_67/CO[3]
                         net (fo=1, routed)           0.000    73.405    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_67_n_0
    SLICE_X37Y313        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    73.458 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_47/CO[3]
                         net (fo=1, routed)           0.000    73.458    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_47_n_0
    SLICE_X37Y314        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    73.511 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_27/CO[3]
                         net (fo=1, routed)           0.000    73.511    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_27_n_0
    SLICE_X37Y315        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    73.564 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000    73.564    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_13_n_0
    SLICE_X37Y316        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    73.641 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_7/CO[1]
                         net (fo=69, routed)          1.989    75.630    design_1_i/FREQ_counter_PSK/inst/FTW1[6]
    SLICE_X36Y300        LUT2 (Prop_lut2_I1_O)        0.122    75.752 r  design_1_i/FREQ_counter_PSK/inst/FTW[7]_i_333/O
                         net (fo=1, routed)           0.000    75.752    design_1_i/FREQ_counter_PSK/inst/FTW[7]_i_333_n_0
    SLICE_X36Y300        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    76.008 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_312/CO[3]
                         net (fo=1, routed)           0.000    76.008    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_312_n_0
    SLICE_X36Y301        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    76.062 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_292/CO[3]
                         net (fo=1, routed)           0.000    76.062    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_292_n_0
    SLICE_X36Y302        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    76.116 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_272/CO[3]
                         net (fo=1, routed)           0.000    76.116    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_272_n_0
    SLICE_X36Y303        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    76.170 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_252/CO[3]
                         net (fo=1, routed)           0.000    76.170    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_252_n_0
    SLICE_X36Y304        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    76.224 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_232/CO[3]
                         net (fo=1, routed)           0.000    76.224    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_232_n_0
    SLICE_X36Y305        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    76.278 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_212/CO[3]
                         net (fo=1, routed)           0.000    76.278    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_212_n_0
    SLICE_X36Y306        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    76.332 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_192/CO[3]
                         net (fo=1, routed)           0.000    76.332    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_192_n_0
    SLICE_X36Y307        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    76.386 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_172/CO[3]
                         net (fo=1, routed)           0.000    76.386    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_172_n_0
    SLICE_X36Y308        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    76.440 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_152/CO[3]
                         net (fo=1, routed)           0.000    76.440    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_152_n_0
    SLICE_X36Y309        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    76.494 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_132/CO[3]
                         net (fo=1, routed)           0.000    76.494    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_132_n_0
    SLICE_X36Y310        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    76.548 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_112/CO[3]
                         net (fo=1, routed)           0.000    76.548    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_112_n_0
    SLICE_X36Y311        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    76.602 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_92/CO[3]
                         net (fo=1, routed)           0.000    76.602    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_92_n_0
    SLICE_X36Y312        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    76.656 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_72/CO[3]
                         net (fo=1, routed)           0.000    76.656    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_72_n_0
    SLICE_X36Y313        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    76.710 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_52/CO[3]
                         net (fo=1, routed)           0.000    76.710    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_52_n_0
    SLICE_X36Y314        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    76.764 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_32/CO[3]
                         net (fo=1, routed)           0.000    76.764    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_32_n_0
    SLICE_X36Y315        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    76.818 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    76.818    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_16_n_0
    SLICE_X36Y316        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    76.894 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_8/CO[1]
                         net (fo=69, routed)          2.173    79.067    design_1_i/FREQ_counter_PSK/inst/FTW1[5]
    SLICE_X33Y300        LUT2 (Prop_lut2_I1_O)        0.124    79.191 r  design_1_i/FREQ_counter_PSK/inst/FTW[7]_i_337/O
                         net (fo=1, routed)           0.000    79.191    design_1_i/FREQ_counter_PSK/inst/FTW[7]_i_337_n_0
    SLICE_X33Y300        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    79.458 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_317/CO[3]
                         net (fo=1, routed)           0.000    79.458    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_317_n_0
    SLICE_X33Y301        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    79.511 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_297/CO[3]
                         net (fo=1, routed)           0.000    79.511    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_297_n_0
    SLICE_X33Y302        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    79.564 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_277/CO[3]
                         net (fo=1, routed)           0.000    79.564    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_277_n_0
    SLICE_X33Y303        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    79.617 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_257/CO[3]
                         net (fo=1, routed)           0.000    79.617    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_257_n_0
    SLICE_X33Y304        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    79.670 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_237/CO[3]
                         net (fo=1, routed)           0.000    79.670    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_237_n_0
    SLICE_X33Y305        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    79.723 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_217/CO[3]
                         net (fo=1, routed)           0.000    79.723    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_217_n_0
    SLICE_X33Y306        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    79.776 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_197/CO[3]
                         net (fo=1, routed)           0.000    79.776    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_197_n_0
    SLICE_X33Y307        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    79.829 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_177/CO[3]
                         net (fo=1, routed)           0.000    79.829    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_177_n_0
    SLICE_X33Y308        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    79.882 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_157/CO[3]
                         net (fo=1, routed)           0.000    79.882    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_157_n_0
    SLICE_X33Y309        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    79.935 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_137/CO[3]
                         net (fo=1, routed)           0.000    79.935    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_137_n_0
    SLICE_X33Y310        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    79.988 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_117/CO[3]
                         net (fo=1, routed)           0.000    79.988    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_117_n_0
    SLICE_X33Y311        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    80.041 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_97/CO[3]
                         net (fo=1, routed)           0.000    80.041    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_97_n_0
    SLICE_X33Y312        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    80.094 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_77/CO[3]
                         net (fo=1, routed)           0.000    80.094    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_77_n_0
    SLICE_X33Y313        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    80.147 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_57/CO[3]
                         net (fo=1, routed)           0.000    80.147    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_57_n_0
    SLICE_X33Y314        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    80.200 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_37/CO[3]
                         net (fo=1, routed)           0.000    80.200    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_37_n_0
    SLICE_X33Y315        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    80.253 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.253    design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_19_n_0
    SLICE_X33Y316        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    80.330 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_9/CO[1]
                         net (fo=69, routed)          2.311    82.641    design_1_i/FREQ_counter_PSK/inst/FTW1[4]
    SLICE_X27Y300        LUT5 (Prop_lut5_I1_O)        0.122    82.763 r  design_1_i/FREQ_counter_PSK/inst/FTW[3]_i_323/O
                         net (fo=1, routed)           0.000    82.763    design_1_i/FREQ_counter_PSK/inst/FTW[3]_i_323_n_0
    SLICE_X27Y300        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    82.956 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_302/CO[3]
                         net (fo=1, routed)           0.000    82.956    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_302_n_0
    SLICE_X27Y301        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    83.009 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_282/CO[3]
                         net (fo=1, routed)           0.000    83.009    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_282_n_0
    SLICE_X27Y302        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    83.062 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_262/CO[3]
                         net (fo=1, routed)           0.000    83.062    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_262_n_0
    SLICE_X27Y303        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    83.115 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_242/CO[3]
                         net (fo=1, routed)           0.000    83.115    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_242_n_0
    SLICE_X27Y304        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    83.168 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_222/CO[3]
                         net (fo=1, routed)           0.000    83.168    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_222_n_0
    SLICE_X27Y305        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    83.221 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_202/CO[3]
                         net (fo=1, routed)           0.000    83.221    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_202_n_0
    SLICE_X27Y306        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    83.274 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_182/CO[3]
                         net (fo=1, routed)           0.000    83.274    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_182_n_0
    SLICE_X27Y307        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    83.327 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_162/CO[3]
                         net (fo=1, routed)           0.000    83.327    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_162_n_0
    SLICE_X27Y308        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    83.380 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    83.380    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_142_n_0
    SLICE_X27Y309        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    83.433 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_122/CO[3]
                         net (fo=1, routed)           0.000    83.433    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_122_n_0
    SLICE_X27Y310        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    83.486 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000    83.486    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_102_n_0
    SLICE_X27Y311        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    83.539 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_82/CO[3]
                         net (fo=1, routed)           0.000    83.539    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_82_n_0
    SLICE_X27Y312        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    83.592 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    83.592    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_62_n_0
    SLICE_X27Y313        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    83.645 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_42/CO[3]
                         net (fo=1, routed)           0.000    83.645    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_42_n_0
    SLICE_X27Y314        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    83.698 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.000    83.698    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_22_n_0
    SLICE_X27Y315        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    83.751 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    83.751    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_11_n_0
    SLICE_X27Y316        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    83.828 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_7/CO[1]
                         net (fo=69, routed)          2.134    85.962    design_1_i/FREQ_counter_PSK/inst/FTW1[3]
    SLICE_X28Y300        LUT5 (Prop_lut5_I1_O)        0.122    86.084 r  design_1_i/FREQ_counter_PSK/inst/FTW[3]_i_327/O
                         net (fo=1, routed)           0.000    86.084    design_1_i/FREQ_counter_PSK/inst/FTW[3]_i_327_n_0
    SLICE_X28Y300        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    86.277 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_307/CO[3]
                         net (fo=1, routed)           0.000    86.277    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_307_n_0
    SLICE_X28Y301        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    86.330 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_287/CO[3]
                         net (fo=1, routed)           0.000    86.330    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_287_n_0
    SLICE_X28Y302        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    86.383 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_267/CO[3]
                         net (fo=1, routed)           0.000    86.383    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_267_n_0
    SLICE_X28Y303        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    86.436 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_247/CO[3]
                         net (fo=1, routed)           0.000    86.436    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_247_n_0
    SLICE_X28Y304        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    86.489 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_227/CO[3]
                         net (fo=1, routed)           0.000    86.489    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_227_n_0
    SLICE_X28Y305        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    86.542 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_207/CO[3]
                         net (fo=1, routed)           0.000    86.542    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_207_n_0
    SLICE_X28Y306        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    86.595 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_187/CO[3]
                         net (fo=1, routed)           0.000    86.595    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_187_n_0
    SLICE_X28Y307        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    86.648 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_167/CO[3]
                         net (fo=1, routed)           0.000    86.648    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_167_n_0
    SLICE_X28Y308        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    86.701 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_147/CO[3]
                         net (fo=1, routed)           0.000    86.701    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_147_n_0
    SLICE_X28Y309        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    86.754 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_127/CO[3]
                         net (fo=1, routed)           0.000    86.754    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_127_n_0
    SLICE_X28Y310        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    86.807 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_107/CO[3]
                         net (fo=1, routed)           0.000    86.807    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_107_n_0
    SLICE_X28Y311        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    86.860 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_87/CO[3]
                         net (fo=1, routed)           0.000    86.860    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_87_n_0
    SLICE_X28Y312        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    86.913 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    86.913    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_67_n_0
    SLICE_X28Y313        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    86.966 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    86.966    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_47_n_0
    SLICE_X28Y314        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    87.019 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_27/CO[3]
                         net (fo=1, routed)           0.000    87.019    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_27_n_0
    SLICE_X28Y315        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    87.072 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    87.072    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_14_n_0
    SLICE_X28Y316        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    87.149 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_8/CO[1]
                         net (fo=69, routed)          1.981    89.130    design_1_i/FREQ_counter_PSK/inst/FTW1[2]
    SLICE_X29Y300        LUT5 (Prop_lut5_I1_O)        0.122    89.252 r  design_1_i/FREQ_counter_PSK/inst/FTW[3]_i_331/O
                         net (fo=1, routed)           0.000    89.252    design_1_i/FREQ_counter_PSK/inst/FTW[3]_i_331_n_0
    SLICE_X29Y300        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    89.445 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_312/CO[3]
                         net (fo=1, routed)           0.000    89.445    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_312_n_0
    SLICE_X29Y301        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    89.498 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_292/CO[3]
                         net (fo=1, routed)           0.000    89.498    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_292_n_0
    SLICE_X29Y302        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    89.551 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_272/CO[3]
                         net (fo=1, routed)           0.000    89.551    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_272_n_0
    SLICE_X29Y303        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    89.604 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_252/CO[3]
                         net (fo=1, routed)           0.000    89.604    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_252_n_0
    SLICE_X29Y304        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    89.657 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_232/CO[3]
                         net (fo=1, routed)           0.000    89.657    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_232_n_0
    SLICE_X29Y305        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    89.710 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_212/CO[3]
                         net (fo=1, routed)           0.000    89.710    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_212_n_0
    SLICE_X29Y306        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    89.763 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_192/CO[3]
                         net (fo=1, routed)           0.000    89.763    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_192_n_0
    SLICE_X29Y307        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    89.816 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_172/CO[3]
                         net (fo=1, routed)           0.000    89.816    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_172_n_0
    SLICE_X29Y308        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    89.869 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_152/CO[3]
                         net (fo=1, routed)           0.000    89.869    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_152_n_0
    SLICE_X29Y309        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    89.922 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_132/CO[3]
                         net (fo=1, routed)           0.000    89.922    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_132_n_0
    SLICE_X29Y310        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    89.975 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_112/CO[3]
                         net (fo=1, routed)           0.000    89.975    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_112_n_0
    SLICE_X29Y311        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    90.028 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    90.028    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_92_n_0
    SLICE_X29Y312        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    90.081 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_72/CO[3]
                         net (fo=1, routed)           0.000    90.081    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_72_n_0
    SLICE_X29Y313        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    90.134 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    90.134    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_52_n_0
    SLICE_X29Y314        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    90.187 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_32/CO[3]
                         net (fo=1, routed)           0.000    90.187    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_32_n_0
    SLICE_X29Y315        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    90.240 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    90.240    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_17_n_0
    SLICE_X29Y316        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    90.317 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_9/CO[1]
                         net (fo=69, routed)          1.974    92.291    design_1_i/FREQ_counter_PSK/inst/FTW1[1]
    SLICE_X30Y300        LUT5 (Prop_lut5_I1_O)        0.122    92.413 r  design_1_i/FREQ_counter_PSK/inst/FTW[3]_i_337/O
                         net (fo=1, routed)           0.000    92.413    design_1_i/FREQ_counter_PSK/inst/FTW[3]_i_337_n_0
    SLICE_X30Y300        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    92.669 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_317/CO[3]
                         net (fo=1, routed)           0.000    92.669    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_317_n_0
    SLICE_X30Y301        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    92.723 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_297/CO[3]
                         net (fo=1, routed)           0.000    92.723    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_297_n_0
    SLICE_X30Y302        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    92.777 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_277/CO[3]
                         net (fo=1, routed)           0.000    92.777    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_277_n_0
    SLICE_X30Y303        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    92.831 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_257/CO[3]
                         net (fo=1, routed)           0.000    92.831    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_257_n_0
    SLICE_X30Y304        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    92.885 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_237/CO[3]
                         net (fo=1, routed)           0.000    92.885    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_237_n_0
    SLICE_X30Y305        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    92.939 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_217/CO[3]
                         net (fo=1, routed)           0.000    92.939    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_217_n_0
    SLICE_X30Y306        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    92.993 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_197/CO[3]
                         net (fo=1, routed)           0.000    92.993    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_197_n_0
    SLICE_X30Y307        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    93.047 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_177/CO[3]
                         net (fo=1, routed)           0.000    93.047    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_177_n_0
    SLICE_X30Y308        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    93.101 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_157/CO[3]
                         net (fo=1, routed)           0.000    93.101    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_157_n_0
    SLICE_X30Y309        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    93.155 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_137/CO[3]
                         net (fo=1, routed)           0.000    93.155    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_137_n_0
    SLICE_X30Y310        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    93.209 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.209    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_117_n_0
    SLICE_X30Y311        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    93.263 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_97/CO[3]
                         net (fo=1, routed)           0.000    93.263    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_97_n_0
    SLICE_X30Y312        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    93.317 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_77/CO[3]
                         net (fo=1, routed)           0.000    93.317    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_77_n_0
    SLICE_X30Y313        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    93.371 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    93.371    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_57_n_0
    SLICE_X30Y314        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    93.425 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_37/CO[3]
                         net (fo=1, routed)           0.000    93.425    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_37_n_0
    SLICE_X30Y315        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    93.479 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    93.479    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_20_n_0
    SLICE_X30Y316        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    93.612 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_10/CO[0]
                         net (fo=1, routed)           0.732    94.344    design_1_i/FREQ_counter_PSK/inst/FTW1[0]
    SLICE_X40Y304        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.387    94.731 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    94.731    design_1_i/FREQ_counter_PSK/inst/FTW_reg[3]_i_1_n_0
    SLICE_X40Y305        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    94.880 r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000    94.880    design_1_i/FREQ_counter_PSK/inst/p_2_in[7]
    SLICE_X40Y305        FDRE                                         r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241     1.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     1.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       1.496     2.820    design_1_i/FREQ_counter_PSK/inst/sys_clk
    SLICE_X40Y305        FDRE                                         r  design_1_i/FREQ_counter_PSK/inst/FTW_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/DAC_3/AD5664_WR_0/inst/DAC_DATA_buf_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/system_ila_DAC/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][8]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.240ns  (logic 0.091ns (37.922%)  route 0.149ns (62.078%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y251        FDRE                         0.000     0.000 r  design_1_i/DAC_3/AD5664_WR_0/inst/DAC_DATA_buf_reg[7]/C
    SLICE_X57Y251        FDRE (Prop_fdre_C_Q)         0.091     0.091 r  design_1_i/DAC_3/AD5664_WR_0/inst/DAC_DATA_buf_reg[7]/Q
                         net (fo=3, routed)           0.149     0.240    design_1_i/system_ila_DAC/inst/ila_lib/inst/ila_core_inst/TRIGGER_I[8]
    SLICE_X58Y251        SRL16E                                       r  design_1_i/system_ila_DAC/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][8]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       0.948     1.747    design_1_i/system_ila_DAC/inst/ila_lib/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X58Y251        SRL16E                                       r  design_1_i/system_ila_DAC/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][8]_srl8/CLK

Slack:                    inf
  Source:                 design_1_i/DAC_3/AD5664_WR_0/inst/DAC_DATA_buf_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/system_ila_DAC/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][15]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.244ns  (logic 0.100ns (40.926%)  route 0.144ns (59.074%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y253        FDRE                         0.000     0.000 r  design_1_i/DAC_3/AD5664_WR_0/inst/DAC_DATA_buf_reg[14]/C
    SLICE_X59Y253        FDRE (Prop_fdre_C_Q)         0.100     0.100 r  design_1_i/DAC_3/AD5664_WR_0/inst/DAC_DATA_buf_reg[14]/Q
                         net (fo=3, routed)           0.144     0.244    design_1_i/system_ila_DAC/inst/ila_lib/inst/ila_core_inst/TRIGGER_I[15]
    SLICE_X58Y251        SRL16E                                       r  design_1_i/system_ila_DAC/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][15]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       0.948     1.747    design_1_i/system_ila_DAC/inst/ila_lib/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X58Y251        SRL16E                                       r  design_1_i/system_ila_DAC/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][15]_srl8/CLK

Slack:                    inf
  Source:                 design_1_i/DAC_3/AD5664_WR_0/inst/DAC_DATA_buf_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/system_ila_DAC/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][14]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.246ns  (logic 0.100ns (40.697%)  route 0.146ns (59.303%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y251        FDRE                         0.000     0.000 r  design_1_i/DAC_3/AD5664_WR_0/inst/DAC_DATA_buf_reg[13]/C
    SLICE_X57Y251        FDRE (Prop_fdre_C_Q)         0.100     0.100 r  design_1_i/DAC_3/AD5664_WR_0/inst/DAC_DATA_buf_reg[13]/Q
                         net (fo=3, routed)           0.146     0.246    design_1_i/system_ila_DAC/inst/ila_lib/inst/ila_core_inst/TRIGGER_I[14]
    SLICE_X58Y251        SRL16E                                       r  design_1_i/system_ila_DAC/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][14]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       0.948     1.747    design_1_i/system_ila_DAC/inst/ila_lib/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X58Y251        SRL16E                                       r  design_1_i/system_ila_DAC/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][14]_srl8/CLK

Slack:                    inf
  Source:                 design_1_i/DAC_3/AD5664_WR_0/inst/DAC_DATA_buf_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/system_ila_DAC/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][12]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.248ns  (logic 0.100ns (40.329%)  route 0.148ns (59.671%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y251        FDRE                         0.000     0.000 r  design_1_i/DAC_3/AD5664_WR_0/inst/DAC_DATA_buf_reg[11]/C
    SLICE_X57Y251        FDRE (Prop_fdre_C_Q)         0.100     0.100 r  design_1_i/DAC_3/AD5664_WR_0/inst/DAC_DATA_buf_reg[11]/Q
                         net (fo=3, routed)           0.148     0.248    design_1_i/system_ila_DAC/inst/ila_lib/inst/ila_core_inst/TRIGGER_I[12]
    SLICE_X58Y251        SRL16E                                       r  design_1_i/system_ila_DAC/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][12]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       0.948     1.747    design_1_i/system_ila_DAC/inst/ila_lib/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X58Y251        SRL16E                                       r  design_1_i/system_ila_DAC/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][12]_srl8/CLK

Slack:                    inf
  Source:                 design_1_i/DAC_3/AD5664_WR_0/inst/DAC_DATA_buf_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/system_ila_DAC/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][13]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.248ns  (logic 0.100ns (40.319%)  route 0.148ns (59.681%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y251        FDRE                         0.000     0.000 r  design_1_i/DAC_3/AD5664_WR_0/inst/DAC_DATA_buf_reg[12]/C
    SLICE_X57Y251        FDRE (Prop_fdre_C_Q)         0.100     0.100 r  design_1_i/DAC_3/AD5664_WR_0/inst/DAC_DATA_buf_reg[12]/Q
                         net (fo=3, routed)           0.148     0.248    design_1_i/system_ila_DAC/inst/ila_lib/inst/ila_core_inst/TRIGGER_I[13]
    SLICE_X58Y251        SRL16E                                       r  design_1_i/system_ila_DAC/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][13]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       0.948     1.747    design_1_i/system_ila_DAC/inst/ila_lib/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X58Y251        SRL16E                                       r  design_1_i/system_ila_DAC/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][13]_srl8/CLK

Slack:                    inf
  Source:                 design_1_i/PSK_DM_0/inst/test_dmfm/dm1/outdata_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/PSK_DM_0/inst/test_dmfm/test_AVR/data_buf_reg[31][2]_srl32___test_AVR_data_buf_reg_r_30/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.248ns  (logic 0.091ns (36.652%)  route 0.157ns (63.348%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y195        FDRE                         0.000     0.000 r  design_1_i/PSK_DM_0/inst/test_dmfm/dm1/outdata_reg[2]/C
    SLICE_X44Y195        FDRE (Prop_fdre_C_Q)         0.091     0.091 r  design_1_i/PSK_DM_0/inst/test_dmfm/dm1/outdata_reg[2]/Q
                         net (fo=6, routed)           0.157     0.248    design_1_i/PSK_DM_0/inst/test_dmfm/test_AVR/D[2]
    SLICE_X42Y197        SRLC32E                                      r  design_1_i/PSK_DM_0/inst/test_dmfm/test_AVR/data_buf_reg[31][2]_srl32___test_AVR_data_buf_reg_r_30/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       0.756     1.555    design_1_i/PSK_DM_0/inst/test_dmfm/test_AVR/sys_clk
    SLICE_X42Y197        SRLC32E                                      r  design_1_i/PSK_DM_0/inst/test_dmfm/test_AVR/data_buf_reg[31][2]_srl32___test_AVR_data_buf_reg_r_30/CLK

Slack:                    inf
  Source:                 design_1_i/DAC_3/AD5664_WR_0/inst/DAC_DATA_buf_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/system_ila_DAC/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][16]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.259ns  (logic 0.100ns (38.651%)  route 0.159ns (61.349%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y253        FDRE                         0.000     0.000 r  design_1_i/DAC_3/AD5664_WR_0/inst/DAC_DATA_buf_reg[15]/C
    SLICE_X59Y253        FDRE (Prop_fdre_C_Q)         0.100     0.100 r  design_1_i/DAC_3/AD5664_WR_0/inst/DAC_DATA_buf_reg[15]/Q
                         net (fo=3, routed)           0.159     0.259    design_1_i/system_ila_DAC/inst/ila_lib/inst/ila_core_inst/TRIGGER_I[16]
    SLICE_X58Y255        SRL16E                                       r  design_1_i/system_ila_DAC/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][16]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       0.947     1.746    design_1_i/system_ila_DAC/inst/ila_lib/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X58Y255        SRL16E                                       r  design_1_i/system_ila_DAC/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][16]_srl8/CLK

Slack:                    inf
  Source:                 design_1_i/DAC_3/AD5664_WR_0/inst/DAC_DATA_buf_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/system_ila_DAC/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][11]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.261ns  (logic 0.100ns (38.250%)  route 0.161ns (61.750%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y253        FDRE                         0.000     0.000 r  design_1_i/DAC_3/AD5664_WR_0/inst/DAC_DATA_buf_reg[10]/C
    SLICE_X59Y253        FDRE (Prop_fdre_C_Q)         0.100     0.100 r  design_1_i/DAC_3/AD5664_WR_0/inst/DAC_DATA_buf_reg[10]/Q
                         net (fo=3, routed)           0.161     0.261    design_1_i/system_ila_DAC/inst/ila_lib/inst/ila_core_inst/TRIGGER_I[11]
    SLICE_X58Y251        SRL16E                                       r  design_1_i/system_ila_DAC/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][11]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       0.948     1.747    design_1_i/system_ila_DAC/inst/ila_lib/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X58Y251        SRL16E                                       r  design_1_i/system_ila_DAC/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][11]_srl8/CLK

Slack:                    inf
  Source:                 design_1_i/PSK_DM_0/inst/test_dmfm/dm1/outdata_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/PSK_DM_0/inst/test_dmfm/test_AVR/data_buf_reg[31][6]_srl32___test_AVR_data_buf_reg_r_30/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.274ns  (logic 0.091ns (33.155%)  route 0.183ns (66.845%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y195        FDRE                         0.000     0.000 r  design_1_i/PSK_DM_0/inst/test_dmfm/dm1/outdata_reg[6]/C
    SLICE_X44Y195        FDRE (Prop_fdre_C_Q)         0.091     0.091 r  design_1_i/PSK_DM_0/inst/test_dmfm/dm1/outdata_reg[6]/Q
                         net (fo=6, routed)           0.183     0.274    design_1_i/PSK_DM_0/inst/test_dmfm/test_AVR/D[6]
    SLICE_X42Y201        SRLC32E                                      r  design_1_i/PSK_DM_0/inst/test_dmfm/test_AVR/data_buf_reg[31][6]_srl32___test_AVR_data_buf_reg_r_30/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       0.856     1.655    design_1_i/PSK_DM_0/inst/test_dmfm/test_AVR/sys_clk
    SLICE_X42Y201        SRLC32E                                      r  design_1_i/PSK_DM_0/inst/test_dmfm/test_AVR/data_buf_reg[31][6]_srl32___test_AVR_data_buf_reg_r_30/CLK

Slack:                    inf
  Source:                 design_1_i/MOV_VPP_TOP_AM/inst/test_vpp/clk1k_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/MOV_VPP_TOP_AM/inst/test_vpp/last_clk1k_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.275ns  (logic 0.100ns (36.303%)  route 0.175ns (63.697%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y274        FDRE                         0.000     0.000 r  design_1_i/MOV_VPP_TOP_AM/inst/test_vpp/clk1k_reg/C
    SLICE_X75Y274        FDRE (Prop_fdre_C_Q)         0.100     0.100 r  design_1_i/MOV_VPP_TOP_AM/inst/test_vpp/clk1k_reg/Q
                         net (fo=5, routed)           0.175     0.275    design_1_i/MOV_VPP_TOP_AM/inst/test_vpp/clk1k
    SLICE_X71Y274        FDRE                                         r  design_1_i/MOV_VPP_TOP_AM/inst/test_vpp/last_clk1k_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=77528, routed)       0.927     1.726    design_1_i/MOV_VPP_TOP_AM/inst/test_vpp/sys_clk
    SLICE_X71Y274        FDRE                                         r  design_1_i/MOV_VPP_TOP_AM/inst/test_vpp/last_clk1k_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Max Delay           257 Endpoints
Min Delay           257 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.536ns  (logic 0.129ns (3.648%)  route 3.407ns (96.352%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          2.375     2.375    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X85Y247        LUT5 (Prop_lut5_I4_O)        0.043     2.418 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.357     2.776    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X84Y247        LUT4 (Prop_lut4_I1_O)        0.043     2.819 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.346     3.164    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X84Y248        LUT5 (Prop_lut5_I4_O)        0.043     3.207 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.329     3.536    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X83Y248        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.425     3.425    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     3.508 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         1.218     4.726    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X83Y248        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.536ns  (logic 0.129ns (3.648%)  route 3.407ns (96.352%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          2.375     2.375    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X85Y247        LUT5 (Prop_lut5_I4_O)        0.043     2.418 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.357     2.776    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X84Y247        LUT4 (Prop_lut4_I1_O)        0.043     2.819 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.346     3.164    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X84Y248        LUT5 (Prop_lut5_I4_O)        0.043     3.207 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.329     3.536    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X83Y248        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.425     3.425    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     3.508 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         1.218     4.726    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X83Y248        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.536ns  (logic 0.129ns (3.648%)  route 3.407ns (96.352%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          2.375     2.375    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X85Y247        LUT5 (Prop_lut5_I4_O)        0.043     2.418 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.357     2.776    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X84Y247        LUT4 (Prop_lut4_I1_O)        0.043     2.819 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.346     3.164    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X84Y248        LUT5 (Prop_lut5_I4_O)        0.043     3.207 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.329     3.536    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X83Y248        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.425     3.425    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     3.508 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         1.218     4.726    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X83Y248        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.536ns  (logic 0.129ns (3.648%)  route 3.407ns (96.352%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          2.375     2.375    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X85Y247        LUT5 (Prop_lut5_I4_O)        0.043     2.418 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.357     2.776    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X84Y247        LUT4 (Prop_lut4_I1_O)        0.043     2.819 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.346     3.164    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X84Y248        LUT5 (Prop_lut5_I4_O)        0.043     3.207 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.329     3.536    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X83Y248        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.425     3.425    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     3.508 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         1.218     4.726    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X83Y248        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.536ns  (logic 0.129ns (3.648%)  route 3.407ns (96.352%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          2.375     2.375    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X85Y247        LUT5 (Prop_lut5_I4_O)        0.043     2.418 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.357     2.776    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X84Y247        LUT4 (Prop_lut4_I1_O)        0.043     2.819 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.346     3.164    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X84Y248        LUT5 (Prop_lut5_I4_O)        0.043     3.207 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.329     3.536    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X83Y248        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.425     3.425    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     3.508 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         1.218     4.726    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X83Y248        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.536ns  (logic 0.129ns (3.648%)  route 3.407ns (96.352%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          2.375     2.375    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X85Y247        LUT5 (Prop_lut5_I4_O)        0.043     2.418 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.357     2.776    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X84Y247        LUT4 (Prop_lut4_I1_O)        0.043     2.819 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.346     3.164    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X84Y248        LUT5 (Prop_lut5_I4_O)        0.043     3.207 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.329     3.536    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X83Y248        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.425     3.425    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     3.508 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         1.218     4.726    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X83Y248        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.306ns  (logic 0.086ns (2.602%)  route 3.220ns (97.398%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          2.375     2.375    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X85Y247        LUT5 (Prop_lut5_I4_O)        0.043     2.418 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.541     2.960    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X89Y248        LUT2 (Prop_lut2_I0_O)        0.043     3.003 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.303     3.306    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE
    SLICE_X85Y248        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.425     3.425    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     3.508 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         1.216     4.724    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X85Y248        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.306ns  (logic 0.086ns (2.602%)  route 3.220ns (97.398%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          2.375     2.375    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X85Y247        LUT5 (Prop_lut5_I4_O)        0.043     2.418 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.541     2.960    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X89Y248        LUT2 (Prop_lut2_I0_O)        0.043     3.003 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.303     3.306    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE
    SLICE_X85Y248        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.425     3.425    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     3.508 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         1.216     4.724    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X85Y248        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.306ns  (logic 0.086ns (2.602%)  route 3.220ns (97.398%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          2.375     2.375    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X85Y247        LUT5 (Prop_lut5_I4_O)        0.043     2.418 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.541     2.960    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X89Y248        LUT2 (Prop_lut2_I0_O)        0.043     3.003 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.303     3.306    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE
    SLICE_X85Y248        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.425     3.425    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     3.508 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         1.216     4.724    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X85Y248        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.306ns  (logic 0.086ns (2.602%)  route 3.220ns (97.398%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          2.375     2.375    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X85Y247        LUT5 (Prop_lut5_I4_O)        0.043     2.418 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.541     2.960    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X89Y248        LUT2 (Prop_lut2_I0_O)        0.043     3.003 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.303     3.306    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE
    SLICE_X85Y248        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.425     3.425    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     3.508 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         1.216     4.724    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X85Y248        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.802ns  (logic 0.000ns (0.000%)  route 0.802ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          0.802     0.802    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_reset
    SLICE_X95Y254        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.589     2.589    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.619 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         0.944     3.563    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X95Y254        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[15]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.802ns  (logic 0.000ns (0.000%)  route 0.802ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          0.802     0.802    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_reset
    SLICE_X95Y254        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.589     2.589    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.619 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         0.944     3.563    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X95Y254        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[16]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.802ns  (logic 0.000ns (0.000%)  route 0.802ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          0.802     0.802    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_reset
    SLICE_X95Y254        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.589     2.589    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.619 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         0.944     3.563    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X95Y254        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[17]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.802ns  (logic 0.000ns (0.000%)  route 0.802ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          0.802     0.802    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_reset
    SLICE_X95Y254        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.589     2.589    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.619 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         0.944     3.563    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X95Y254        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[18]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.802ns  (logic 0.000ns (0.000%)  route 0.802ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          0.802     0.802    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_reset
    SLICE_X94Y254        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.589     2.589    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.619 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         0.944     3.563    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X94Y254        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[19]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[20]/S
                            (rising edge-triggered cell FDSE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.802ns  (logic 0.000ns (0.000%)  route 0.802ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          0.802     0.802    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_reset
    SLICE_X94Y254        FDSE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[20]/S
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.589     2.589    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.619 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         0.944     3.563    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X94Y254        FDSE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[20]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.802ns  (logic 0.000ns (0.000%)  route 0.802ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          0.802     0.802    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_reset
    SLICE_X94Y254        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.589     2.589    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.619 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         0.944     3.563    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X94Y254        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[21]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.802ns  (logic 0.000ns (0.000%)  route 0.802ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          0.802     0.802    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_reset
    SLICE_X94Y254        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.589     2.589    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.619 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         0.944     3.563    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X94Y254        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[22]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.856ns  (logic 0.000ns (0.000%)  route 0.856ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          0.856     0.856    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_reset
    SLICE_X94Y253        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.589     2.589    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.619 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         0.944     3.563    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X94Y253        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[10]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.856ns  (logic 0.000ns (0.000%)  route 0.856ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          0.856     0.856    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_reset
    SLICE_X94Y253        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.589     2.589    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.619 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         0.944     3.563    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X94Y253        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[11]/C





