DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dialect 11
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
)
(DmPackageRef
library "IEEE"
unitName "MATH_REAL"
itemName "ALL"
)
]
instances [
(Instance
name "left_ear_volume_bar"
duLibraryName "echo_lib"
duName "vertical_bar_display_generator"
elements [
(GiElement
name "position_x"
type "POSITIVE"
value "30"
)
(GiElement
name "position_y"
type "POSITIVE"
value "280"
)
(GiElement
name "width"
type "POSITIVE"
value "48"
)
(GiElement
name "number_of_segments"
type "POSITIVE"
value "16"
)
(GiElement
name "segment_height_log2"
type "POSITIVE"
value "3"
)
(GiElement
name "segment_thickness"
type "POSITIVE"
value "4"
)
]
mwi 0
uid 345,0
)
(Instance
name "rigth_ear_volume_bar"
duLibraryName "echo_lib"
duName "vertical_bar_display_generator"
elements [
(GiElement
name "position_x"
type "POSITIVE"
value "338"
)
(GiElement
name "position_y"
type "POSITIVE"
value "280"
)
(GiElement
name "width"
type "POSITIVE"
value "48"
)
(GiElement
name "number_of_segments"
type "POSITIVE"
value "16"
)
(GiElement
name "segment_height_log2"
type "POSITIVE"
value "3"
)
(GiElement
name "segment_thickness"
type "POSITIVE"
value "4"
)
]
mwi 0
uid 383,0
)
(Instance
name "balance_indicator"
duLibraryName "echo_lib"
duName "AnularDisplayGenerator"
elements [
(GiElement
name "minor_radius"
type "integer"
value "44"
)
(GiElement
name "major_radius"
type "integer"
value "84"
)
(GiElement
name "angle_amplitude"
type "integer"
value "270"
)
(GiElement
name "center_angle"
type "integer"
value "90"
)
(GiElement
name "center_x"
type "integer"
value "195"
)
(GiElement
name "center_y"
type "integer"
value "197"
)
]
mwi 0
uid 425,0
)
(Instance
name "master_volume_indicator"
duLibraryName "echo_lib"
duName "HorizontalBarDisplayGenerator"
elements [
(GiElement
name "position_x"
type "integer"
value "25"
)
(GiElement
name "position_y"
type "integer"
value "432"
)
(GiElement
name "width"
type "integer"
value "340"
)
(GiElement
name "height"
type "integer"
value "48"
)
(GiElement
name "wiper_width"
type "integer"
value "12"
)
(GiElement
name "wiper_heigth"
type "integer"
value "96"
)
]
mwi 0
uid 714,0
)
(Instance
name "echo_intensity_indicator"
duLibraryName "echo_lib"
duName "HorizontalBarDisplayGenerator"
elements [
(GiElement
name "position_x"
type "integer"
value "102"
)
(GiElement
name "position_y"
type "integer"
value "576"
)
(GiElement
name "width"
type "integer"
value "820"
)
(GiElement
name "height"
type "integer"
value "48"
)
(GiElement
name "wiper_width"
type "integer"
value "12"
)
(GiElement
name "wiper_heigth"
type "integer"
value "96"
)
]
mwi 0
uid 794,0
)
(Instance
name "echo_volume_indicator"
duLibraryName "echo_lib"
duName "HorizontalBarDisplayGenerator"
elements [
(GiElement
name "position_x"
type "integer"
value "102"
)
(GiElement
name "position_y"
type "integer"
value "676"
)
(GiElement
name "width"
type "integer"
value "820"
)
(GiElement
name "height"
type "integer"
value "48"
)
(GiElement
name "wiper_width"
type "integer"
value "12"
)
(GiElement
name "wiper_heigth"
type "integer"
value "96"
)
]
mwi 0
uid 832,0
)
(Instance
name "U_0"
duLibraryName "echo_lib"
duName "color_mixer"
elements [
]
mwi 0
uid 950,0
)
(Instance
name "r_bg"
duLibraryName "moduleware"
duName "constval"
elements [
]
mwi 1
uid 1007,0
)
(Instance
name "g_bg"
duLibraryName "moduleware"
duName "constval"
elements [
]
mwi 1
uid 1071,0
)
(Instance
name "b_bg"
duLibraryName "moduleware"
duName "constval"
elements [
]
mwi 1
uid 1090,0
)
(Instance
name "U_1"
duLibraryName "echo_lib"
duName "color_mixer"
elements [
]
mwi 0
uid 1125,0
)
(Instance
name "U_2"
duLibraryName "echo_lib"
duName "color_mixer"
elements [
]
mwi 0
uid 1231,0
)
(Instance
name "U_3"
duLibraryName "echo_lib"
duName "color_mixer"
elements [
]
mwi 0
uid 1337,0
)
(Instance
name "U_4"
duLibraryName "echo_lib"
duName "color_mixer"
elements [
]
mwi 0
uid 1443,0
)
(Instance
name "U_5"
duLibraryName "echo_lib"
duName "color_mixer"
elements [
]
mwi 0
uid 1549,0
)
(Instance
name "U_6"
duLibraryName "echo_lib"
duName "freq_div"
elements [
]
mwi 0
uid 2084,0
)
]
libraryRefs [
"ieee"
]
)
version "32.1"
appVersion "2024.1 Built on 24 Jan 2024 at 18:06:06"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "/home/leoag319/echo_vga_test/echo/echo_lib/hdl"
)
(vvPair
variable "HDSDir"
value "/home/leoag319/echo_vga_test/echo/echo_lib/hds"
)
(vvPair
variable "SideDataDesignDir"
value "/home/leoag319/echo_vga_test/echo/echo_lib/hds/pixel_color_generator/struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "/home/leoag319/echo_vga_test/echo/echo_lib/hds/pixel_color_generator/struct.bd.user"
)
(vvPair
variable "SourceDir"
value "/home/leoag319/echo_vga_test/echo/echo_lib/hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "/home/leoag319/echo_vga_test/echo/echo_lib/hds/pixel_color_generator"
)
(vvPair
variable "d_logical"
value "/home/leoag319/echo_vga_test/echo/echo_lib/hds/pixel_color_generator"
)
(vvPair
variable "date"
value "10/10/25"
)
(vvPair
variable "day"
value "Fri"
)
(vvPair
variable "day_long"
value "Friday"
)
(vvPair
variable "dd"
value "10"
)
(vvPair
variable "entity_name"
value "pixel_color_generator"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "graphical_source_author"
value "leoag319"
)
(vvPair
variable "graphical_source_date"
value "10/10/25"
)
(vvPair
variable "graphical_source_group"
value "student-liu.se"
)
(vvPair
variable "graphical_source_host"
value "muxen2-112.ad.liu.se"
)
(vvPair
variable "graphical_source_time"
value "11:55:16"
)
(vvPair
variable "group"
value "student-liu.se"
)
(vvPair
variable "host"
value "muxen2-112.ad.liu.se"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "echo_lib"
)
(vvPair
variable "library_downstream_HdsLintPlugin"
value "$HDS_PROJECT_DIR/echo_lib/designcheck"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$HDS_PROJECT_DIR/echo_lib/modelsim"
)
(vvPair
variable "library_downstream_PrecisionSynthesisDataPrep"
value "$HDS_PROJECT_DIR/echo_lib/ps"
)
(vvPair
variable "library_downstream_QuartusPrimeImport"
value "$HDS_PROJECT_DIR/echo_lib/work"
)
(vvPair
variable "mm"
value "10"
)
(vvPair
variable "module_name"
value "pixel_color_generator"
)
(vvPair
variable "month"
value "Oct"
)
(vvPair
variable "month_long"
value "October"
)
(vvPair
variable "p"
value "/home/leoag319/echo_vga_test/echo/echo_lib/hds/pixel_color_generator/struct.bd"
)
(vvPair
variable "p_logical"
value "/home/leoag319/echo_vga_test/echo/echo_lib/hds/pixel_color_generator/struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "echo"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "/sw/mentor/modelsim_SE_2021.3/modeltech/bin"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "/sw/mentor/precision_2021.1/Mgc_home/bin"
)
(vvPair
variable "task_QuestaCDCFormalPath"
value "$QHOME/bin"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "11:55:16"
)
(vvPair
variable "unit"
value "pixel_color_generator"
)
(vvPair
variable "user"
value "leoag319"
)
(vvPair
variable "version"
value "2024.1 Built on 24 Jan 2024 at 18:06:06"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2025"
)
(vvPair
variable "yy"
value "25"
)
]
)
LanguageMgr "Vhdl2008LangMgr"
uid 260,0
optionalChildren [
*1 (PortIoIn
uid 9,0
shape (CompositeShape
uid 10,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 11,0
sl 0
ro 270
xt "7000,37625,8500,38375"
)
(Line
uid 12,0
sl 0
ro 270
xt "8500,38000,9000,38000"
pts [
"8500,38000"
"9000,38000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 13,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14,0
va (VaSet
font "courier,8,0"
)
xt "2500,37550,6000,38450"
st "balance"
ju 2
blo "6000,38250"
tm "WireNameMgr"
)
)
)
*2 (Net
uid 21,0
lang 11
decl (Decl
n "balance"
t "unsigned"
b "(7 DOWNTO 0)"
o 1
suid 1,0
)
declText (MLText
uid 22,0
va (VaSet
font "courier,8,0"
)
xt "174000,5200,194000,6100"
st "balance          : unsigned(7 DOWNTO 0)
"
)
)
*3 (PortIoIn
uid 23,0
shape (CompositeShape
uid 24,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 25,0
sl 0
ro 270
xt "-9000,31625,-7500,32375"
)
(Line
uid 26,0
sl 0
ro 270
xt "-7500,32000,-7000,32000"
pts [
"-7500,32000"
"-7000,32000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 27,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 28,0
va (VaSet
font "courier,8,0"
)
xt "-11000,31550,-10000,32450"
st "c0"
ju 2
blo "-10000,32250"
tm "WireNameMgr"
)
)
)
*4 (Net
uid 35,0
lang 11
decl (Decl
n "c0"
t "std_logic"
o 2
suid 2,0
)
declText (MLText
uid 36,0
va (VaSet
font "courier,8,0"
)
xt "174000,6100,188500,7000"
st "c0               : std_logic
"
)
)
*5 (PortIoIn
uid 37,0
shape (CompositeShape
uid 38,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 39,0
sl 0
ro 270
xt "8000,80625,9500,81375"
)
(Line
uid 40,0
sl 0
ro 270
xt "9500,81000,10000,81000"
pts [
"9500,81000"
"10000,81000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 41,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 42,0
va (VaSet
font "courier,8,0"
)
xt "0,80550,7000,81450"
st "echo_duration"
ju 2
blo "7000,81250"
tm "WireNameMgr"
)
)
)
*6 (Net
uid 49,0
lang 11
decl (Decl
n "echo_duration"
t "unsigned"
b "(7 DOWNTO 0)"
o 3
suid 3,0
)
declText (MLText
uid 50,0
va (VaSet
font "courier,8,0"
)
xt "174000,7000,194000,7900"
st "echo_duration    : unsigned(7 DOWNTO 0)
"
)
)
*7 (PortIoIn
uid 51,0
shape (CompositeShape
uid 52,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 53,0
sl 0
ro 270
xt "7000,65625,8500,66375"
)
(Line
uid 54,0
sl 0
ro 270
xt "8500,66000,9000,66000"
pts [
"8500,66000"
"9000,66000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 55,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 56,0
va (VaSet
font "courier,8,0"
)
xt "-1500,65550,6000,66450"
st "echo_intensity"
ju 2
blo "6000,66250"
tm "WireNameMgr"
)
)
)
*8 (Net
uid 63,0
lang 11
decl (Decl
n "echo_intensity"
t "unsigned"
b "(7 DOWNTO 0)"
o 4
suid 4,0
)
declText (MLText
uid 64,0
va (VaSet
font "courier,8,0"
)
xt "174000,7900,194000,8800"
st "echo_intensity   : unsigned(7 DOWNTO 0)
"
)
)
*9 (PortIoIn
uid 65,0
shape (CompositeShape
uid 66,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 67,0
sl 0
ro 270
xt "-9000,29625,-7500,30375"
)
(Line
uid 68,0
sl 0
ro 270
xt "-7500,30000,-7000,30000"
pts [
"-7500,30000"
"-7000,30000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 69,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 70,0
va (VaSet
font "courier,8,0"
)
xt "-16500,29550,-10000,30450"
st "fpga_reset_n"
ju 2
blo "-10000,30250"
tm "WireNameMgr"
)
)
)
*10 (Net
uid 77,0
lang 11
decl (Decl
n "fpga_reset_n"
t "std_logic"
o 5
suid 5,0
)
declText (MLText
uid 78,0
va (VaSet
font "courier,8,0"
)
xt "174000,8800,188500,9700"
st "fpga_reset_n     : std_logic
"
)
)
*11 (PortIoIn
uid 79,0
shape (CompositeShape
uid 80,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 81,0
sl 0
ro 270
xt "-8000,15625,-6500,16375"
)
(Line
uid 82,0
sl 0
ro 270
xt "-6500,16000,-6000,16000"
pts [
"-6500,16000"
"-6000,16000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 83,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 84,0
va (VaSet
font "courier,8,0"
)
xt "-12500,15550,-9000,16450"
st "h_count"
ju 2
blo "-9000,16250"
tm "WireNameMgr"
)
)
)
*12 (Net
uid 91,0
lang 11
decl (Decl
n "h_count"
t "unsigned"
b "(10 DOWNTO 0)"
o 6
suid 6,0
)
declText (MLText
uid 92,0
va (VaSet
font "courier,8,0"
)
xt "174000,9700,194500,10600"
st "h_count          : unsigned(10 DOWNTO 0)
"
)
)
*13 (PortIoIn
uid 93,0
shape (CompositeShape
uid 94,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 95,0
sl 0
ro 270
xt "2000,8625,3500,9375"
)
(Line
uid 96,0
sl 0
ro 270
xt "3500,9000,4000,9000"
pts [
"3500,9000"
"4000,9000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 97,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 98,0
va (VaSet
font "courier,8,0"
)
xt "-7000,8550,1000,9450"
st "left_ear_volume"
ju 2
blo "1000,9250"
tm "WireNameMgr"
)
)
)
*14 (Net
uid 105,0
lang 11
decl (Decl
n "left_ear_volume"
t "unsigned"
b "(7 DOWNTO 0)"
o 7
suid 7,0
)
declText (MLText
uid 106,0
va (VaSet
font "courier,8,0"
)
xt "174000,10600,194000,11500"
st "left_ear_volume  : unsigned(7 DOWNTO 0)
"
)
)
*15 (PortIoIn
uid 107,0
shape (CompositeShape
uid 108,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 109,0
sl 0
ro 270
xt "7000,50625,8500,51375"
)
(Line
uid 110,0
sl 0
ro 270
xt "8500,51000,9000,51000"
pts [
"8500,51000"
"9000,51000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 111,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 112,0
va (VaSet
font "courier,8,0"
)
xt "-1000,50550,6000,51450"
st "master_volume"
ju 2
blo "6000,51250"
tm "WireNameMgr"
)
)
)
*16 (Net
uid 119,0
lang 11
decl (Decl
n "master_volume"
t "unsigned"
b "(7 DOWNTO 0)"
o 8
suid 8,0
)
declText (MLText
uid 120,0
va (VaSet
font "courier,8,0"
)
xt "174000,11500,194000,12400"
st "master_volume    : unsigned(7 DOWNTO 0)
"
)
)
*17 (PortIoIn
uid 121,0
shape (CompositeShape
uid 122,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 123,0
sl 0
ro 270
xt "2000,21625,3500,22375"
)
(Line
uid 124,0
sl 0
ro 270
xt "3500,22000,4000,22000"
pts [
"3500,22000"
"4000,22000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 125,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 126,0
va (VaSet
font "courier,8,0"
)
xt "-7500,21550,1000,22450"
st "right_ear_volume"
ju 2
blo "1000,22250"
tm "WireNameMgr"
)
)
)
*18 (Net
uid 133,0
lang 11
decl (Decl
n "right_ear_volume"
t "unsigned"
b "(7 DOWNTO 0)"
o 9
suid 9,0
)
declText (MLText
uid 134,0
va (VaSet
font "courier,8,0"
)
xt "174000,12400,194000,13300"
st "right_ear_volume : unsigned(7 DOWNTO 0)
"
)
)
*19 (PortIoIn
uid 135,0
shape (CompositeShape
uid 136,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 137,0
sl 0
ro 270
xt "-8000,17625,-6500,18375"
)
(Line
uid 138,0
sl 0
ro 270
xt "-6500,18000,-6000,18000"
pts [
"-6500,18000"
"-6000,18000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 139,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 140,0
va (VaSet
font "courier,8,0"
)
xt "-12500,17550,-9000,18450"
st "v_count"
ju 2
blo "-9000,18250"
tm "WireNameMgr"
)
)
)
*20 (Net
uid 147,0
lang 11
decl (Decl
n "v_count"
t "unsigned"
b "(9 DOWNTO 0)"
o 10
suid 10,0
)
declText (MLText
uid 148,0
va (VaSet
font "courier,8,0"
)
xt "174000,13300,194000,14200"
st "v_count          : unsigned(9 DOWNTO 0)
"
)
)
*21 (PortIoOut
uid 149,0
shape (CompositeShape
uid 150,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 151,0
sl 0
ro 270
xt "220500,78625,222000,79375"
)
(Line
uid 152,0
sl 0
ro 270
xt "220000,79000,220500,79000"
pts [
"220000,79000"
"220500,79000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 153,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 154,0
va (VaSet
font "courier,8,0"
)
xt "223000,78550,225500,79450"
st "vga_b"
blo "223000,79250"
tm "WireNameMgr"
)
)
)
*22 (Net
uid 161,0
lang 11
decl (Decl
n "vga_b"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 11
suid 11,0
)
declText (MLText
uid 162,0
va (VaSet
font "courier,8,0"
)
xt "174000,14200,198000,15100"
st "vga_b            : std_logic_vector(7 DOWNTO 0)
"
)
)
*23 (PortIoOut
uid 163,0
shape (CompositeShape
uid 164,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 165,0
sl 0
ro 270
xt "220500,76625,222000,77375"
)
(Line
uid 166,0
sl 0
ro 270
xt "220000,77000,220500,77000"
pts [
"220000,77000"
"220500,77000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 167,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 168,0
va (VaSet
font "courier,8,0"
)
xt "223000,76550,225500,77450"
st "vga_g"
blo "223000,77250"
tm "WireNameMgr"
)
)
)
*24 (Net
uid 175,0
lang 11
decl (Decl
n "vga_g"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 12
suid 12,0
)
declText (MLText
uid 176,0
va (VaSet
font "courier,8,0"
)
xt "174000,15100,198000,16000"
st "vga_g            : std_logic_vector(7 DOWNTO 0)
"
)
)
*25 (PortIoOut
uid 177,0
shape (CompositeShape
uid 178,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 179,0
sl 0
ro 270
xt "220500,77625,222000,78375"
)
(Line
uid 180,0
sl 0
ro 270
xt "220000,78000,220500,78000"
pts [
"220000,78000"
"220500,78000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 181,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 182,0
va (VaSet
font "courier,8,0"
)
xt "223000,77550,225500,78450"
st "vga_r"
blo "223000,78250"
tm "WireNameMgr"
)
)
)
*26 (Net
uid 189,0
lang 11
decl (Decl
n "vga_r"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 13
suid 13,0
)
declText (MLText
uid 190,0
va (VaSet
font "courier,8,0"
)
xt "174000,16000,198000,16900"
st "vga_r            : std_logic_vector(7 DOWNTO 0)
"
)
)
*27 (Grouping
uid 217,0
optionalChildren [
*28 (CommentText
uid 219,0
shape (Rectangle
uid 220,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "168000,103000,185000,104000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 221,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "168200,103050,181700,103950"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*29 (CommentText
uid 222,0
shape (Rectangle
uid 223,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "185000,99000,189000,100000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 224,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "185200,99050,189200,99950"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*30 (CommentText
uid 225,0
shape (Rectangle
uid 226,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "168000,101000,185000,102000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 227,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "168200,101050,181700,101950"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*31 (CommentText
uid 228,0
shape (Rectangle
uid 229,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "164000,101000,168000,102000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 230,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "164200,101050,167200,101950"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*32 (CommentText
uid 231,0
shape (Rectangle
uid 232,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "185000,100000,205000,104000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 233,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "185200,100200,196200,101100"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*33 (CommentText
uid 234,0
shape (Rectangle
uid 235,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "189000,99000,205000,100000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 236,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "189200,99050,191200,99950"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*34 (CommentText
uid 237,0
shape (Rectangle
uid 238,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "164000,99000,185000,101000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 239,0
va (VaSet
fg "32768,0,0"
)
xt "170000,99500,179000,100500"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*35 (CommentText
uid 240,0
shape (Rectangle
uid 241,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "164000,102000,168000,103000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 242,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "164200,102050,166700,102950"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*36 (CommentText
uid 243,0
shape (Rectangle
uid 244,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "164000,103000,168000,104000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 245,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "164200,103050,167700,103950"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*37 (CommentText
uid 246,0
shape (Rectangle
uid 247,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "168000,102000,185000,103000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 248,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "168200,102050,184200,102950"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 218,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "164000,99000,205000,104000"
)
oxt "14000,66000,55000,71000"
)
*38 (SaComponent
uid 345,0
optionalChildren [
*39 (CptPort
uid 317,0
ps "OnEdgeStrategy"
shape (Triangle
uid 318,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "17250,6625,18000,7375"
)
tg (CPTG
uid 319,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 320,0
va (VaSet
font "courier,8,0"
)
xt "19000,6550,27500,7450"
st "h_count : (10:0)"
blo "19000,7250"
)
)
thePort (LogicalPort
decl (Decl
n "h_count"
t "unsigned"
b "(10 DOWNTO 0)"
o 1
)
)
)
*40 (CptPort
uid 321,0
ps "OnEdgeStrategy"
shape (Triangle
uid 322,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "17250,7625,18000,8375"
)
tg (CPTG
uid 323,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 324,0
va (VaSet
font "courier,8,0"
)
xt "19000,7550,27000,8450"
st "v_count : (9:0)"
blo "19000,8250"
)
)
thePort (LogicalPort
decl (Decl
n "v_count"
t "unsigned"
b "( 9 DOWNTO 0)"
o 2
)
)
)
*41 (CptPort
uid 325,0
ps "OnEdgeStrategy"
shape (Triangle
uid 326,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "17250,9625,18000,10375"
)
tg (CPTG
uid 327,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 328,0
va (VaSet
font "courier,8,0"
)
xt "19000,9550,56000,10450"
st "active_segments : (INTEGER(CEIL(LOG2(REAL(number_of_segments + 1))))-1:0)"
blo "19000,10250"
)
)
thePort (LogicalPort
decl (Decl
n "active_segments"
t "UNSIGNED"
b "(INTEGER(CEIL(LOG2(REAL(number_of_segments + 1))))-1 DOWNTO 0)"
o 3
)
)
)
*42 (CptPort
uid 329,0
ps "OnEdgeStrategy"
shape (Triangle
uid 330,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64000,6625,64750,7375"
)
tg (CPTG
uid 331,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 332,0
va (VaSet
font "courier,8,0"
)
xt "56000,6550,63000,7450"
st "vga_r : (7:0)"
ju 2
blo "63000,7250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "vga_r"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 4
)
)
)
*43 (CptPort
uid 333,0
ps "OnEdgeStrategy"
shape (Triangle
uid 334,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64000,7625,64750,8375"
)
tg (CPTG
uid 335,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 336,0
va (VaSet
font "courier,8,0"
)
xt "56000,7550,63000,8450"
st "vga_g : (7:0)"
ju 2
blo "63000,8250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "vga_g"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 5
)
)
)
*44 (CptPort
uid 337,0
ps "OnEdgeStrategy"
shape (Triangle
uid 338,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64000,8625,64750,9375"
)
tg (CPTG
uid 339,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 340,0
va (VaSet
font "courier,8,0"
)
xt "56000,8550,63000,9450"
st "vga_b : (7:0)"
ju 2
blo "63000,9250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "vga_b"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 6
)
)
)
*45 (CptPort
uid 341,0
ps "OnEdgeStrategy"
shape (Triangle
uid 342,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64000,9625,64750,10375"
)
tg (CPTG
uid 343,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 344,0
va (VaSet
font "courier,8,0"
)
xt "60000,9550,63000,10450"
st "mask_f"
ju 2
blo "63000,10250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "mask_f"
t "std_logic"
o 7
)
)
)
]
shape (Rectangle
uid 346,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "18000,6000,64000,11000"
)
oxt "18000,6000,65000,11000"
ttg (MlTextGroup
uid 347,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*46 (Text
uid 348,0
va (VaSet
font "courier,8,1"
)
xt "33750,11000,37750,11900"
st "echo_lib"
blo "33750,11700"
tm "BdLibraryNameMgr"
)
*47 (Text
uid 349,0
va (VaSet
font "courier,8,1"
)
xt "33750,11900,49250,12800"
st "vertical_bar_display_generator"
blo "33750,12600"
tm "CptNameMgr"
)
*48 (Text
uid 350,0
va (VaSet
font "courier,8,1"
)
xt "33750,12800,43750,13700"
st "left_ear_volume_bar"
blo "33750,13500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 351,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 352,0
text (MLText
uid 353,0
va (VaSet
font "courier,8,0"
)
xt "30000,600,52000,6000"
st "position_x          = 30     ( POSITIVE )  
position_y          = 280    ( POSITIVE )  
width               = 48     ( POSITIVE )  
number_of_segments  = 16     ( POSITIVE )  
segment_height_log2 = 3      ( POSITIVE )  
segment_thickness   = 4      ( POSITIVE )  "
)
header ""
)
elements [
(GiElement
name "position_x"
type "POSITIVE"
value "30"
)
(GiElement
name "position_y"
type "POSITIVE"
value "280"
)
(GiElement
name "width"
type "POSITIVE"
value "48"
)
(GiElement
name "number_of_segments"
type "POSITIVE"
value "16"
)
(GiElement
name "segment_height_log2"
type "POSITIVE"
value "3"
)
(GiElement
name "segment_thickness"
type "POSITIVE"
value "4"
)
]
)
viewicon (ZoomableIcon
uid 354,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "18250,9250,19750,10750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*49 (SaComponent
uid 383,0
optionalChildren [
*50 (CptPort
uid 355,0
ps "OnEdgeStrategy"
shape (Triangle
uid 356,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "16250,19625,17000,20375"
)
tg (CPTG
uid 357,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 358,0
va (VaSet
font "courier,8,0"
)
xt "18000,19550,26500,20450"
st "h_count : (10:0)"
blo "18000,20250"
)
)
thePort (LogicalPort
decl (Decl
n "h_count"
t "unsigned"
b "(10 DOWNTO 0)"
o 1
)
)
)
*51 (CptPort
uid 359,0
ps "OnEdgeStrategy"
shape (Triangle
uid 360,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "16250,20625,17000,21375"
)
tg (CPTG
uid 361,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 362,0
va (VaSet
font "courier,8,0"
)
xt "18000,20550,26000,21450"
st "v_count : (9:0)"
blo "18000,21250"
)
)
thePort (LogicalPort
decl (Decl
n "v_count"
t "unsigned"
b "( 9 DOWNTO 0)"
o 2
)
)
)
*52 (CptPort
uid 363,0
ps "OnEdgeStrategy"
shape (Triangle
uid 364,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "16250,22625,17000,23375"
)
tg (CPTG
uid 365,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 366,0
va (VaSet
font "courier,8,0"
)
xt "18000,22550,55000,23450"
st "active_segments : (INTEGER(CEIL(LOG2(REAL(number_of_segments + 1))))-1:0)"
blo "18000,23250"
)
)
thePort (LogicalPort
decl (Decl
n "active_segments"
t "UNSIGNED"
b "(INTEGER(CEIL(LOG2(REAL(number_of_segments + 1))))-1 DOWNTO 0)"
o 3
)
)
)
*53 (CptPort
uid 367,0
ps "OnEdgeStrategy"
shape (Triangle
uid 368,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64000,19625,64750,20375"
)
tg (CPTG
uid 369,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 370,0
va (VaSet
font "courier,8,0"
)
xt "56000,19550,63000,20450"
st "vga_r : (7:0)"
ju 2
blo "63000,20250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "vga_r"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 4
)
)
)
*54 (CptPort
uid 371,0
ps "OnEdgeStrategy"
shape (Triangle
uid 372,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64000,20625,64750,21375"
)
tg (CPTG
uid 373,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 374,0
va (VaSet
font "courier,8,0"
)
xt "56000,20550,63000,21450"
st "vga_g : (7:0)"
ju 2
blo "63000,21250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "vga_g"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 5
)
)
)
*55 (CptPort
uid 375,0
ps "OnEdgeStrategy"
shape (Triangle
uid 376,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64000,21625,64750,22375"
)
tg (CPTG
uid 377,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 378,0
va (VaSet
font "courier,8,0"
)
xt "56000,21550,63000,22450"
st "vga_b : (7:0)"
ju 2
blo "63000,22250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "vga_b"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 6
)
)
)
*56 (CptPort
uid 379,0
ps "OnEdgeStrategy"
shape (Triangle
uid 380,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64000,22625,64750,23375"
)
tg (CPTG
uid 381,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 382,0
va (VaSet
font "courier,8,0"
)
xt "60000,22550,63000,23450"
st "mask_f"
ju 2
blo "63000,23250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "mask_f"
t "std_logic"
o 7
)
)
)
]
shape (Rectangle
uid 384,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "17000,19000,64000,24000"
)
ttg (MlTextGroup
uid 385,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*57 (Text
uid 386,0
va (VaSet
font "courier,8,1"
)
xt "32750,24000,36750,24900"
st "echo_lib"
blo "32750,24700"
tm "BdLibraryNameMgr"
)
*58 (Text
uid 387,0
va (VaSet
font "courier,8,1"
)
xt "32750,24900,48250,25800"
st "vertical_bar_display_generator"
blo "32750,25600"
tm "CptNameMgr"
)
*59 (Text
uid 388,0
va (VaSet
font "courier,8,1"
)
xt "32750,25800,43250,26700"
st "rigth_ear_volume_bar"
blo "32750,26500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 389,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 390,0
text (MLText
uid 391,0
va (VaSet
font "courier,8,0"
)
xt "29500,13600,51500,19000"
st "position_x          = 338    ( POSITIVE )  
position_y          = 280    ( POSITIVE )  
width               = 48     ( POSITIVE )  
number_of_segments  = 16     ( POSITIVE )  
segment_height_log2 = 3      ( POSITIVE )  
segment_thickness   = 4      ( POSITIVE )  "
)
header ""
)
elements [
(GiElement
name "position_x"
type "POSITIVE"
value "338"
)
(GiElement
name "position_y"
type "POSITIVE"
value "280"
)
(GiElement
name "width"
type "POSITIVE"
value "48"
)
(GiElement
name "number_of_segments"
type "POSITIVE"
value "16"
)
(GiElement
name "segment_height_log2"
type "POSITIVE"
value "3"
)
(GiElement
name "segment_thickness"
type "POSITIVE"
value "4"
)
]
)
viewicon (ZoomableIcon
uid 392,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "17250,22250,18750,23750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
connectByName 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*60 (SaComponent
uid 425,0
optionalChildren [
*61 (CptPort
uid 393,0
ps "OnEdgeStrategy"
shape (Triangle
uid 394,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "16250,37625,17000,38375"
)
tg (CPTG
uid 395,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 396,0
va (VaSet
font "courier,8,0"
)
xt "18000,37550,20500,38450"
st "angle"
blo "18000,38250"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "angle"
t "unsigned"
b "(7 DOWNTO 0)"
o 1
suid 16,0
)
)
)
*62 (CptPort
uid 397,0
ps "OnEdgeStrategy"
shape (Triangle
uid 398,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "16250,33625,17000,34375"
)
tg (CPTG
uid 399,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 400,0
va (VaSet
font "courier,8,0"
)
xt "18000,33550,19000,34450"
st "c0"
blo "18000,34250"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "c0"
t "std_logic"
o 2
suid 17,0
)
)
)
*63 (CptPort
uid 401,0
ps "OnEdgeStrategy"
shape (Triangle
uid 402,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64000,36625,64750,37375"
)
tg (CPTG
uid 403,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 404,0
va (VaSet
font "courier,8,0"
)
xt "60000,36550,63000,37450"
st "mask_f"
ju 2
blo "63000,37250"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "mask_f"
t "std_logic"
o 5
suid 18,0
)
)
)
*64 (CptPort
uid 405,0
ps "OnEdgeStrategy"
shape (Triangle
uid 406,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64000,35625,64750,36375"
)
tg (CPTG
uid 407,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 408,0
va (VaSet
font "courier,8,0"
)
xt "60500,35550,63000,36450"
st "vga_b"
ju 2
blo "63000,36250"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "vga_b"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 6
suid 19,0
)
)
)
*65 (CptPort
uid 409,0
ps "OnEdgeStrategy"
shape (Triangle
uid 410,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64000,34625,64750,35375"
)
tg (CPTG
uid 411,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 412,0
va (VaSet
font "courier,8,0"
)
xt "60500,34550,63000,35450"
st "vga_g"
ju 2
blo "63000,35250"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "vga_g"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 7
suid 20,0
)
)
)
*66 (CptPort
uid 413,0
ps "OnEdgeStrategy"
shape (Triangle
uid 414,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64000,33625,64750,34375"
)
tg (CPTG
uid 415,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 416,0
va (VaSet
font "courier,8,0"
)
xt "60500,33550,63000,34450"
st "vga_r"
ju 2
blo "63000,34250"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "vga_r"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 8
suid 21,0
)
)
)
*67 (CptPort
uid 417,0
ps "OnEdgeStrategy"
shape (Triangle
uid 418,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "16250,35625,17000,36375"
)
tg (CPTG
uid 419,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 420,0
va (VaSet
font "courier,8,0"
)
xt "18000,35550,21500,36450"
st "h_count"
blo "18000,36250"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "h_count"
t "unsigned"
b "(10 DOWNTO 0)"
o 3
suid 22,0
)
)
)
*68 (CptPort
uid 421,0
ps "OnEdgeStrategy"
shape (Triangle
uid 422,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "16250,36625,17000,37375"
)
tg (CPTG
uid 423,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 424,0
va (VaSet
font "courier,8,0"
)
xt "18000,36550,21500,37450"
st "v_count"
blo "18000,37250"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "v_count"
t "unsigned"
b "(9 DOWNTO 0)"
o 4
suid 23,0
)
)
)
]
shape (Rectangle
uid 426,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "17000,33000,64000,42000"
)
oxt "15000,6000,32000,15000"
ttg (MlTextGroup
uid 427,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*69 (Text
uid 428,0
va (VaSet
font "courier,8,1"
)
xt "34750,36600,38750,37500"
st "echo_lib"
blo "34750,37300"
tm "BdLibraryNameMgr"
)
*70 (Text
uid 429,0
va (VaSet
font "courier,8,1"
)
xt "34750,37500,46250,38400"
st "AnularDisplayGenerator"
blo "34750,38200"
tm "CptNameMgr"
)
*71 (Text
uid 430,0
va (VaSet
font "courier,8,1"
)
xt "34750,38400,43750,39300"
st "balance_indicator"
blo "34750,39100"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 431,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 432,0
text (MLText
uid 433,0
va (VaSet
font "courier,8,0"
)
xt "17000,27600,36500,33000"
st "minor_radius    = 44     ( integer )  
major_radius    = 84     ( integer )  
angle_amplitude = 270    ( integer )  
center_angle    = 90     ( integer )  
center_x        = 195    ( integer )  
center_y        = 197    ( integer )  "
)
header ""
)
elements [
(GiElement
name "minor_radius"
type "integer"
value "44"
)
(GiElement
name "major_radius"
type "integer"
value "84"
)
(GiElement
name "angle_amplitude"
type "integer"
value "270"
)
(GiElement
name "center_angle"
type "integer"
value "90"
)
(GiElement
name "center_x"
type "integer"
value "195"
)
(GiElement
name "center_y"
type "integer"
value "197"
)
]
)
viewicon (ZoomableIcon
uid 434,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "17250,40250,18750,41750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*72 (SaComponent
uid 714,0
optionalChildren [
*73 (CptPort
uid 686,0
ps "OnEdgeStrategy"
shape (Triangle
uid 687,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64000,51625,64750,52375"
)
tg (CPTG
uid 688,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 689,0
va (VaSet
font "courier,8,0"
)
xt "60000,51550,63000,52450"
st "mask_f"
ju 2
blo "63000,52250"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "mask_f"
t "std_logic"
o 4
suid 8,0
)
)
)
*74 (CptPort
uid 690,0
ps "OnEdgeStrategy"
shape (Triangle
uid 691,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64000,50625,64750,51375"
)
tg (CPTG
uid 692,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 693,0
va (VaSet
font "courier,8,0"
)
xt "60500,50550,63000,51450"
st "vga_b"
ju 2
blo "63000,51250"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "vga_b"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 5
suid 9,0
)
)
)
*75 (CptPort
uid 694,0
ps "OnEdgeStrategy"
shape (Triangle
uid 695,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64000,49625,64750,50375"
)
tg (CPTG
uid 696,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 697,0
va (VaSet
font "courier,8,0"
)
xt "60500,49550,63000,50450"
st "vga_g"
ju 2
blo "63000,50250"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "vga_g"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 6
suid 10,0
)
)
)
*76 (CptPort
uid 698,0
ps "OnEdgeStrategy"
shape (Triangle
uid 699,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64000,48625,64750,49375"
)
tg (CPTG
uid 700,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 701,0
va (VaSet
font "courier,8,0"
)
xt "60500,48550,63000,49450"
st "vga_r"
ju 2
blo "63000,49250"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "vga_r"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 7
suid 11,0
)
)
)
*77 (CptPort
uid 702,0
ps "OnEdgeStrategy"
shape (Triangle
uid 703,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "16250,50625,17000,51375"
)
tg (CPTG
uid 704,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 705,0
va (VaSet
font "courier,8,0"
)
xt "18000,50550,25500,51450"
st "wiper_position"
blo "18000,51250"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "wiper_position"
t "unsigned"
b "(7 DOWNTO 0)"
o 3
suid 12,0
)
)
)
*78 (CptPort
uid 706,0
ps "OnEdgeStrategy"
shape (Triangle
uid 707,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "16250,48625,17000,49375"
)
tg (CPTG
uid 708,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 709,0
va (VaSet
font "courier,8,0"
)
xt "18000,48550,21500,49450"
st "h_count"
blo "18000,49250"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "h_count"
t "unsigned"
b "(10 DOWNTO 0)"
o 1
suid 13,0
)
)
)
*79 (CptPort
uid 710,0
ps "OnEdgeStrategy"
shape (Triangle
uid 711,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "16250,49625,17000,50375"
)
tg (CPTG
uid 712,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 713,0
va (VaSet
font "courier,8,0"
)
xt "18000,49550,21500,50450"
st "v_count"
blo "18000,50250"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "v_count"
t "unsigned"
b "(9 DOWNTO 0)"
o 2
suid 14,0
)
)
)
]
shape (Rectangle
uid 715,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "17000,48000,64000,57000"
)
oxt "14000,15000,33000,24000"
ttg (MlTextGroup
uid 716,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*80 (Text
uid 717,0
va (VaSet
font "courier,8,1"
)
xt "19000,51600,23000,52500"
st "echo_lib"
blo "19000,52300"
tm "BdLibraryNameMgr"
)
*81 (Text
uid 718,0
va (VaSet
font "courier,8,1"
)
xt "19000,52500,34000,53400"
st "HorizontalBarDisplayGenerator"
blo "19000,53200"
tm "CptNameMgr"
)
*82 (Text
uid 719,0
va (VaSet
font "courier,8,1"
)
xt "19000,53400,31000,54300"
st "master_volume_indicator"
blo "19000,54100"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 720,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 721,0
text (MLText
uid 722,0
va (VaSet
font "courier,8,0"
)
xt "20000,42600,38000,48000"
st "position_x   = 25     ( integer )  
position_y   = 432    ( integer )  
width        = 340    ( integer )  
height       = 48     ( integer )  
wiper_width  = 12     ( integer )  
wiper_heigth = 96     ( integer )  "
)
header ""
)
elements [
(GiElement
name "position_x"
type "integer"
value "25"
)
(GiElement
name "position_y"
type "integer"
value "432"
)
(GiElement
name "width"
type "integer"
value "340"
)
(GiElement
name "height"
type "integer"
value "48"
)
(GiElement
name "wiper_width"
type "integer"
value "12"
)
(GiElement
name "wiper_heigth"
type "integer"
value "96"
)
]
)
viewicon (ZoomableIcon
uid 723,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "17250,55250,18750,56750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
viewiconposition 0
connectByName 1
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*83 (SaComponent
uid 794,0
optionalChildren [
*84 (CptPort
uid 804,0
ps "OnEdgeStrategy"
shape (Triangle
uid 805,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64000,66625,64750,67375"
)
tg (CPTG
uid 806,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 807,0
va (VaSet
font "courier,8,0"
)
xt "60000,66550,63000,67450"
st "mask_f"
ju 2
blo "63000,67250"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "mask_f"
t "std_logic"
o 4
)
)
)
*85 (CptPort
uid 808,0
ps "OnEdgeStrategy"
shape (Triangle
uid 809,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64000,65625,64750,66375"
)
tg (CPTG
uid 810,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 811,0
va (VaSet
font "courier,8,0"
)
xt "60500,65550,63000,66450"
st "vga_b"
ju 2
blo "63000,66250"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "vga_b"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 5
)
)
)
*86 (CptPort
uid 812,0
ps "OnEdgeStrategy"
shape (Triangle
uid 813,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64000,64625,64750,65375"
)
tg (CPTG
uid 814,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 815,0
va (VaSet
font "courier,8,0"
)
xt "60500,64550,63000,65450"
st "vga_g"
ju 2
blo "63000,65250"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "vga_g"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 6
)
)
)
*87 (CptPort
uid 816,0
ps "OnEdgeStrategy"
shape (Triangle
uid 817,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64000,63625,64750,64375"
)
tg (CPTG
uid 818,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 819,0
va (VaSet
font "courier,8,0"
)
xt "60500,63550,63000,64450"
st "vga_r"
ju 2
blo "63000,64250"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "vga_r"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 7
)
)
)
*88 (CptPort
uid 820,0
ps "OnEdgeStrategy"
shape (Triangle
uid 821,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "16250,65625,17000,66375"
)
tg (CPTG
uid 822,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 823,0
va (VaSet
font "courier,8,0"
)
xt "18000,65550,25500,66450"
st "wiper_position"
blo "18000,66250"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "wiper_position"
t "unsigned"
b "(7 DOWNTO 0)"
o 3
)
)
)
*89 (CptPort
uid 824,0
ps "OnEdgeStrategy"
shape (Triangle
uid 825,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "16250,63625,17000,64375"
)
tg (CPTG
uid 826,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 827,0
va (VaSet
font "courier,8,0"
)
xt "18000,63550,21500,64450"
st "h_count"
blo "18000,64250"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "h_count"
t "unsigned"
b "(10 DOWNTO 0)"
o 1
)
)
)
*90 (CptPort
uid 828,0
ps "OnEdgeStrategy"
shape (Triangle
uid 829,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "16250,64625,17000,65375"
)
tg (CPTG
uid 830,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 831,0
va (VaSet
font "courier,8,0"
)
xt "18000,64550,21500,65450"
st "v_count"
blo "18000,65250"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "v_count"
t "unsigned"
b "(9 DOWNTO 0)"
o 2
)
)
)
]
shape (Rectangle
uid 795,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "17000,63000,64000,72000"
)
oxt "14000,15000,33000,24000"
ttg (MlTextGroup
uid 796,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*91 (Text
uid 797,0
va (VaSet
font "courier,8,1"
)
xt "19000,66600,23000,67500"
st "echo_lib"
blo "19000,67300"
tm "BdLibraryNameMgr"
)
*92 (Text
uid 798,0
va (VaSet
font "courier,8,1"
)
xt "19000,67500,34000,68400"
st "HorizontalBarDisplayGenerator"
blo "19000,68200"
tm "CptNameMgr"
)
*93 (Text
uid 799,0
va (VaSet
font "courier,8,1"
)
xt "19000,68400,31500,69300"
st "echo_intensity_indicator"
blo "19000,69100"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 800,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 801,0
text (MLText
uid 802,0
va (VaSet
font "courier,8,0"
)
xt "20000,57600,38000,63000"
st "position_x   = 102    ( integer )  
position_y   = 576    ( integer )  
width        = 820    ( integer )  
height       = 48     ( integer )  
wiper_width  = 12     ( integer )  
wiper_heigth = 96     ( integer )  "
)
header ""
)
elements [
(GiElement
name "position_x"
type "integer"
value "102"
)
(GiElement
name "position_y"
type "integer"
value "576"
)
(GiElement
name "width"
type "integer"
value "820"
)
(GiElement
name "height"
type "integer"
value "48"
)
(GiElement
name "wiper_width"
type "integer"
value "12"
)
(GiElement
name "wiper_heigth"
type "integer"
value "96"
)
]
)
viewicon (ZoomableIcon
uid 803,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "17250,70250,18750,71750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
viewiconposition 0
connectByName 1
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*94 (SaComponent
uid 832,0
optionalChildren [
*95 (CptPort
uid 842,0
ps "OnEdgeStrategy"
shape (Triangle
uid 843,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64000,81625,64750,82375"
)
tg (CPTG
uid 844,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 845,0
va (VaSet
font "courier,8,0"
)
xt "60000,81550,63000,82450"
st "mask_f"
ju 2
blo "63000,82250"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "mask_f"
t "std_logic"
o 4
)
)
)
*96 (CptPort
uid 846,0
ps "OnEdgeStrategy"
shape (Triangle
uid 847,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64000,80625,64750,81375"
)
tg (CPTG
uid 848,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 849,0
va (VaSet
font "courier,8,0"
)
xt "60500,80550,63000,81450"
st "vga_b"
ju 2
blo "63000,81250"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "vga_b"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 5
)
)
)
*97 (CptPort
uid 850,0
ps "OnEdgeStrategy"
shape (Triangle
uid 851,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64000,79625,64750,80375"
)
tg (CPTG
uid 852,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 853,0
va (VaSet
font "courier,8,0"
)
xt "60500,79550,63000,80450"
st "vga_g"
ju 2
blo "63000,80250"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "vga_g"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 6
)
)
)
*98 (CptPort
uid 854,0
ps "OnEdgeStrategy"
shape (Triangle
uid 855,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64000,78625,64750,79375"
)
tg (CPTG
uid 856,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 857,0
va (VaSet
font "courier,8,0"
)
xt "60500,78550,63000,79450"
st "vga_r"
ju 2
blo "63000,79250"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "vga_r"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 7
)
)
)
*99 (CptPort
uid 858,0
ps "OnEdgeStrategy"
shape (Triangle
uid 859,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "16250,80625,17000,81375"
)
tg (CPTG
uid 860,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 861,0
va (VaSet
font "courier,8,0"
)
xt "18000,80550,25500,81450"
st "wiper_position"
blo "18000,81250"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "wiper_position"
t "unsigned"
b "(7 DOWNTO 0)"
o 3
)
)
)
*100 (CptPort
uid 862,0
ps "OnEdgeStrategy"
shape (Triangle
uid 863,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "16250,78625,17000,79375"
)
tg (CPTG
uid 864,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 865,0
va (VaSet
font "courier,8,0"
)
xt "18000,78550,21500,79450"
st "h_count"
blo "18000,79250"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "h_count"
t "unsigned"
b "(10 DOWNTO 0)"
o 1
)
)
)
*101 (CptPort
uid 866,0
ps "OnEdgeStrategy"
shape (Triangle
uid 867,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "16250,79625,17000,80375"
)
tg (CPTG
uid 868,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 869,0
va (VaSet
font "courier,8,0"
)
xt "18000,79550,21500,80450"
st "v_count"
blo "18000,80250"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "v_count"
t "unsigned"
b "(9 DOWNTO 0)"
o 2
)
)
)
]
shape (Rectangle
uid 833,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "17000,78000,64000,87000"
)
oxt "14000,15000,33000,24000"
ttg (MlTextGroup
uid 834,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*102 (Text
uid 835,0
va (VaSet
font "courier,8,1"
)
xt "19000,81600,23000,82500"
st "echo_lib"
blo "19000,82300"
tm "BdLibraryNameMgr"
)
*103 (Text
uid 836,0
va (VaSet
font "courier,8,1"
)
xt "19000,82500,34000,83400"
st "HorizontalBarDisplayGenerator"
blo "19000,83200"
tm "CptNameMgr"
)
*104 (Text
uid 837,0
va (VaSet
font "courier,8,1"
)
xt "19000,83400,30000,84300"
st "echo_volume_indicator"
blo "19000,84100"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 838,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 839,0
text (MLText
uid 840,0
va (VaSet
font "courier,8,0"
)
xt "20000,72600,38000,78000"
st "position_x   = 102    ( integer )  
position_y   = 676    ( integer )  
width        = 820    ( integer )  
height       = 48     ( integer )  
wiper_width  = 12     ( integer )  
wiper_heigth = 96     ( integer )  "
)
header ""
)
elements [
(GiElement
name "position_x"
type "integer"
value "102"
)
(GiElement
name "position_y"
type "integer"
value "676"
)
(GiElement
name "width"
type "integer"
value "820"
)
(GiElement
name "height"
type "integer"
value "48"
)
(GiElement
name "wiper_width"
type "integer"
value "12"
)
(GiElement
name "wiper_heigth"
type "integer"
value "96"
)
]
)
viewicon (ZoomableIcon
uid 841,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "17250,85250,18750,86750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
viewiconposition 0
connectByName 1
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*105 (SaComponent
uid 950,0
optionalChildren [
*106 (CptPort
uid 910,0
ps "OnEdgeStrategy"
shape (Triangle
uid 911,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "79250,2625,80000,3375"
)
tg (CPTG
uid 912,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 913,0
va (VaSet
font "courier,8,0"
)
xt "72000,2550,79500,3450"
st "r_in_0 : (7:0)"
blo "72000,3250"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "r_in_0"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 5
suid 1,0
)
)
)
*107 (CptPort
uid 914,0
ps "OnEdgeStrategy"
shape (Triangle
uid 915,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "79250,3625,80000,4375"
)
tg (CPTG
uid 916,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 917,0
va (VaSet
font "courier,8,0"
)
xt "72000,3550,79500,4450"
st "g_in_0 : (7:0)"
blo "72000,4250"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "g_in_0"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 3
suid 2,0
)
)
)
*108 (CptPort
uid 918,0
ps "OnEdgeStrategy"
shape (Triangle
uid 919,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "79250,4625,80000,5375"
)
tg (CPTG
uid 920,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 921,0
va (VaSet
font "courier,8,0"
)
xt "72000,4550,79500,5450"
st "b_in_0 : (7:0)"
blo "72000,5250"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "b_in_0"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 1
suid 3,0
)
)
)
*109 (CptPort
uid 922,0
ps "OnEdgeStrategy"
shape (Triangle
uid 923,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "79250,6625,80000,7375"
)
tg (CPTG
uid 924,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 925,0
va (VaSet
font "courier,8,0"
)
xt "72000,6550,79500,7450"
st "r_in_1 : (7:0)"
blo "72000,7250"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "r_in_1"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 6
suid 4,0
)
)
)
*110 (CptPort
uid 926,0
ps "OnEdgeStrategy"
shape (Triangle
uid 927,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "79250,7625,80000,8375"
)
tg (CPTG
uid 928,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 929,0
va (VaSet
font "courier,8,0"
)
xt "72000,7550,79500,8450"
st "g_in_1 : (7:0)"
blo "72000,8250"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "g_in_1"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 4
suid 5,0
)
)
)
*111 (CptPort
uid 930,0
ps "OnEdgeStrategy"
shape (Triangle
uid 931,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "79250,8625,80000,9375"
)
tg (CPTG
uid 932,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 933,0
va (VaSet
font "courier,8,0"
)
xt "72000,8550,79500,9450"
st "b_in_1 : (7:0)"
blo "72000,9250"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "b_in_1"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 2
suid 6,0
)
)
)
*112 (CptPort
uid 934,0
ps "OnEdgeStrategy"
shape (Triangle
uid 935,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "87000,4625,87750,5375"
)
tg (CPTG
uid 936,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 937,0
va (VaSet
font "courier,8,0"
)
xt "87000,4550,94000,5450"
st "r_out : (7:0)"
ju 2
blo "94000,5250"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "r_out"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 10
suid 7,0
)
)
)
*113 (CptPort
uid 938,0
ps "OnEdgeStrategy"
shape (Triangle
uid 939,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "87000,5625,87750,6375"
)
tg (CPTG
uid 940,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 941,0
va (VaSet
font "courier,8,0"
)
xt "87000,5550,94000,6450"
st "g_out : (7:0)"
ju 2
blo "94000,6250"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "g_out"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 9
suid 8,0
)
)
)
*114 (CptPort
uid 942,0
ps "OnEdgeStrategy"
shape (Triangle
uid 943,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "87000,6625,87750,7375"
)
tg (CPTG
uid 944,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 945,0
va (VaSet
font "courier,8,0"
)
xt "87000,6550,94000,7450"
st "b_out : (7:0)"
ju 2
blo "94000,7250"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "b_out"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 8
suid 9,0
)
)
)
*115 (CptPort
uid 946,0
ps "OnEdgeStrategy"
shape (Triangle
uid 947,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "82625,8857,83375,9607"
)
tg (CPTG
uid 948,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 949,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "83550,8500,84450,10000"
st "sel"
blo "84250,10000"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "sel"
t "std_logic"
o 7
suid 10,0
)
)
)
]
shape (Mux
uid 951,0
va (VaSet
vasetType 1
fg "0,65535,0"
bg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "80000,2000,87000,10000"
)
oxt "27000,16000,34000,24000"
ttg (MlTextGroup
uid 952,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*116 (Text
uid 953,0
va (VaSet
font "courier,8,1"
)
xt "80750,5100,84750,6000"
st "echo_lib"
blo "80750,5800"
tm "BdLibraryNameMgr"
)
*117 (Text
uid 954,0
va (VaSet
font "courier,8,1"
)
xt "80750,6000,86750,6900"
st "color_mixer"
blo "80750,6700"
tm "CptNameMgr"
)
*118 (Text
uid 955,0
va (VaSet
font "courier,8,1"
)
xt "80750,6900,82250,7800"
st "U_0"
blo "80750,7600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 956,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 957,0
text (MLText
uid 958,0
va (VaSet
font "courier,8,0"
)
xt "80000,0,80000,0"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 959,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "80250,8250,81750,9750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
viewiconposition 0
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*119 (Net
uid 966,0
decl (Decl
n "vga_r1"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 15
suid 28,0
)
declText (MLText
uid 967,0
va (VaSet
font "courier,8,0"
)
xt "174000,51100,201500,52000"
st "SIGNAL vga_r1           : std_logic_vector(7 DOWNTO 0)
"
)
)
*120 (Net
uid 972,0
decl (Decl
n "vga_g1"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 16
suid 29,0
)
declText (MLText
uid 973,0
va (VaSet
font "courier,8,0"
)
xt "174000,45700,201500,46600"
st "SIGNAL vga_g1           : std_logic_vector(7 DOWNTO 0)
"
)
)
*121 (Net
uid 978,0
decl (Decl
n "vga_b1"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 17
suid 30,0
)
declText (MLText
uid 979,0
va (VaSet
font "courier,8,0"
)
xt "174000,40300,201500,41200"
st "SIGNAL vga_b1           : std_logic_vector(7 DOWNTO 0)
"
)
)
*122 (Net
uid 990,0
decl (Decl
n "mask_f"
t "std_logic"
o 18
suid 31,0
)
declText (MLText
uid 991,0
va (VaSet
font "courier,8,0"
)
xt "174000,30400,192000,31300"
st "SIGNAL mask_f           : std_logic
"
)
)
*123 (MWC
uid 1007,0
optionalChildren [
*124 (CptPort
uid 998,0
optionalChildren [
*125 (Line
uid 1002,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "73000,3000,73000,3000"
pts [
"73000,3000"
"73000,3000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 999,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "73000,2625,73750,3375"
)
tg (CPTG
uid 1000,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1001,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "73791,2544,75791,3444"
st "dout"
ju 2
blo "75791,3244"
)
s (Text
uid 1016,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "75791,3444,75791,3444"
ju 2
blo "75791,3444"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "dout"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 19
suid 1,0
)
)
)
*126 (CommentGraphic
uid 1003,0
shape (PolyLine2D
pts [
"73000,3000"
"71000,3000"
]
uid 1004,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
lineColor "26368,26368,26368"
lineWidth 2
)
xt "71000,3000,73000,3000"
)
oxt "6000,7000,8000,7000"
)
*127 (CommentGraphic
uid 1005,0
shape (PolyLine2D
pts [
"71000,2000"
"71000,4000"
]
uid 1006,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
lineColor "26368,26368,26368"
lineWidth 2
)
xt "71000,2000,71000,4000"
)
oxt "6000,6000,6000,8000"
)
]
shape (Rectangle
uid 1008,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "71000,2000,73000,4000"
fos 1
)
showPorts 0
oxt "6000,6000,8000,8000"
ttg (MlTextGroup
uid 1009,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*128 (Text
uid 1010,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "66350,1200,71850,2100"
st "moduleware"
blo "66350,1900"
)
*129 (Text
uid 1011,0
va (VaSet
font "courier,8,0"
)
xt "66350,2100,70350,3000"
st "constval"
blo "66350,2800"
)
*130 (Text
uid 1012,0
va (VaSet
font "courier,8,0"
)
xt "66350,3000,68350,3900"
st "r_bg"
blo "66350,3700"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1013,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1014,0
text (MLText
uid 1015,0
va (VaSet
font "courier,8,0"
)
xt "64000,-17700,64000,-17700"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
optionalChildren [
*131 (Property
pclass "param"
pname "value"
pvalue "\"01010101\""
ptn "String"
)
]
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*132 (Net
uid 1063,0
lang 11
decl (Decl
n "dout"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 19
suid 33,0
)
declText (MLText
uid 1064,0
va (VaSet
font "courier,8,0"
)
xt "174000,23200,201500,24100"
st "SIGNAL dout             : std_logic_vector(7 DOWNTO 0)
"
)
)
*133 (MWC
uid 1071,0
optionalChildren [
*134 (CptPort
uid 1080,0
optionalChildren [
*135 (Line
uid 1085,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "68000,4000,68000,4000"
pts [
"68000,4000"
"68000,4000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 1081,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "68000,3625,68750,4375"
)
tg (CPTG
uid 1082,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1083,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "68791,3544,70791,4444"
st "dout"
ju 2
blo "70791,4244"
)
s (Text
uid 1084,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "70791,4444,70791,4444"
ju 2
blo "70791,4444"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "dout"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 20
)
)
)
*136 (CommentGraphic
uid 1086,0
shape (PolyLine2D
pts [
"68000,4000"
"66000,4000"
]
uid 1087,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
lineColor "26368,26368,26368"
lineWidth 2
)
xt "66000,4000,68000,4000"
)
oxt "6000,7000,8000,7000"
)
*137 (CommentGraphic
uid 1088,0
shape (PolyLine2D
pts [
"66000,3000"
"66000,5000"
]
uid 1089,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
lineColor "26368,26368,26368"
lineWidth 2
)
xt "66000,3000,66000,5000"
)
oxt "6000,6000,6000,8000"
)
]
shape (Rectangle
uid 1072,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "66000,3000,68000,5000"
fos 1
)
showPorts 0
oxt "6000,6000,8000,8000"
ttg (MlTextGroup
uid 1073,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*138 (Text
uid 1074,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "61350,2200,66850,3100"
st "moduleware"
blo "61350,2900"
)
*139 (Text
uid 1075,0
va (VaSet
font "courier,8,0"
)
xt "61350,3100,65350,4000"
st "constval"
blo "61350,3800"
)
*140 (Text
uid 1076,0
va (VaSet
font "courier,8,0"
)
xt "61350,4000,63350,4900"
st "g_bg"
blo "61350,4700"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1077,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1078,0
text (MLText
uid 1079,0
va (VaSet
font "courier,8,0"
)
xt "59000,-16700,59000,-16700"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
optionalChildren [
*141 (Property
pclass "param"
pname "value"
pvalue "\"01101100\""
ptn "String"
)
]
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*142 (MWC
uid 1090,0
optionalChildren [
*143 (CptPort
uid 1099,0
optionalChildren [
*144 (Line
uid 1104,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "63000,5000,63000,5000"
pts [
"63000,5000"
"63000,5000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 1100,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "63000,4625,63750,5375"
)
tg (CPTG
uid 1101,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1102,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "63791,4544,65791,5444"
st "dout"
ju 2
blo "65791,5244"
)
s (Text
uid 1103,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "65791,5444,65791,5444"
ju 2
blo "65791,5444"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "dout"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 21
)
)
)
*145 (CommentGraphic
uid 1105,0
shape (PolyLine2D
pts [
"63000,5000"
"61000,5000"
]
uid 1106,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
lineColor "26368,26368,26368"
lineWidth 2
)
xt "61000,5000,63000,5000"
)
oxt "6000,7000,8000,7000"
)
*146 (CommentGraphic
uid 1107,0
shape (PolyLine2D
pts [
"61000,4000"
"61000,6000"
]
uid 1108,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
lineColor "26368,26368,26368"
lineWidth 2
)
xt "61000,4000,61000,6000"
)
oxt "6000,6000,6000,8000"
)
]
shape (Rectangle
uid 1091,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "61000,4000,63000,6000"
fos 1
)
showPorts 0
oxt "6000,6000,8000,8000"
ttg (MlTextGroup
uid 1092,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*147 (Text
uid 1093,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "56350,3200,61850,4100"
st "moduleware"
blo "56350,3900"
)
*148 (Text
uid 1094,0
va (VaSet
font "courier,8,0"
)
xt "56350,4100,60350,5000"
st "constval"
blo "56350,4800"
)
*149 (Text
uid 1095,0
va (VaSet
font "courier,8,0"
)
xt "56350,5000,58350,5900"
st "b_bg"
blo "56350,5700"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1096,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1097,0
text (MLText
uid 1098,0
va (VaSet
font "courier,8,0"
)
xt "54000,-15700,54000,-15700"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
optionalChildren [
*150 (Property
pclass "param"
pname "value"
pvalue "\"11001001\""
ptn "String"
)
]
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*151 (Net
uid 1109,0
lang 11
decl (Decl
n "dout1"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 20
suid 34,0
)
declText (MLText
uid 1110,0
va (VaSet
font "courier,8,0"
)
xt "174000,24100,201500,25000"
st "SIGNAL dout1            : std_logic_vector(7 DOWNTO 0)
"
)
)
*152 (Net
uid 1117,0
lang 11
decl (Decl
n "dout2"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 21
suid 35,0
)
declText (MLText
uid 1118,0
va (VaSet
font "courier,8,0"
)
xt "174000,25000,201500,25900"
st "SIGNAL dout2            : std_logic_vector(7 DOWNTO 0)
"
)
)
*153 (SaComponent
uid 1125,0
optionalChildren [
*154 (CptPort
uid 1135,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1136,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "104250,15625,105000,16375"
)
tg (CPTG
uid 1137,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1138,0
va (VaSet
font "courier,8,0"
)
xt "97000,15550,104500,16450"
st "r_in_0 : (7:0)"
blo "97000,16250"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "r_in_0"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 5
)
)
)
*155 (CptPort
uid 1139,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1140,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "104250,16625,105000,17375"
)
tg (CPTG
uid 1141,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1142,0
va (VaSet
font "courier,8,0"
)
xt "97000,16550,104500,17450"
st "g_in_0 : (7:0)"
blo "97000,17250"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "g_in_0"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 3
)
)
)
*156 (CptPort
uid 1143,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1144,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "104250,17625,105000,18375"
)
tg (CPTG
uid 1145,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1146,0
va (VaSet
font "courier,8,0"
)
xt "97000,17550,104500,18450"
st "b_in_0 : (7:0)"
blo "97000,18250"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "b_in_0"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 1
)
)
)
*157 (CptPort
uid 1147,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1148,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "104250,19625,105000,20375"
)
tg (CPTG
uid 1149,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1150,0
va (VaSet
font "courier,8,0"
)
xt "97000,19550,104500,20450"
st "r_in_1 : (7:0)"
blo "97000,20250"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "r_in_1"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 6
)
)
)
*158 (CptPort
uid 1151,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1152,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "104250,20625,105000,21375"
)
tg (CPTG
uid 1153,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1154,0
va (VaSet
font "courier,8,0"
)
xt "97000,20550,104500,21450"
st "g_in_1 : (7:0)"
blo "97000,21250"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "g_in_1"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 4
)
)
)
*159 (CptPort
uid 1155,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1156,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "104250,21625,105000,22375"
)
tg (CPTG
uid 1157,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1158,0
va (VaSet
font "courier,8,0"
)
xt "97000,21550,104500,22450"
st "b_in_1 : (7:0)"
blo "97000,22250"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "b_in_1"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 2
)
)
)
*160 (CptPort
uid 1159,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1160,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "112000,17625,112750,18375"
)
tg (CPTG
uid 1161,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1162,0
va (VaSet
font "courier,8,0"
)
xt "112000,17550,119000,18450"
st "r_out : (7:0)"
ju 2
blo "119000,18250"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "r_out"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 10
)
)
)
*161 (CptPort
uid 1163,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1164,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "112000,18625,112750,19375"
)
tg (CPTG
uid 1165,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1166,0
va (VaSet
font "courier,8,0"
)
xt "112000,18550,119000,19450"
st "g_out : (7:0)"
ju 2
blo "119000,19250"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "g_out"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 9
)
)
)
*162 (CptPort
uid 1167,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1168,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "112000,19625,112750,20375"
)
tg (CPTG
uid 1169,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1170,0
va (VaSet
font "courier,8,0"
)
xt "112000,19550,119000,20450"
st "b_out : (7:0)"
ju 2
blo "119000,20250"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "b_out"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 8
)
)
)
*163 (CptPort
uid 1171,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1172,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "107625,21857,108375,22607"
)
tg (CPTG
uid 1173,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1174,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "108550,21500,109450,23000"
st "sel"
blo "109250,23000"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "sel"
t "std_logic"
o 7
)
)
)
]
shape (Mux
uid 1126,0
va (VaSet
vasetType 1
fg "0,65535,0"
bg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "105000,15000,112000,23000"
)
oxt "27000,16000,34000,24000"
ttg (MlTextGroup
uid 1127,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*164 (Text
uid 1128,0
va (VaSet
font "courier,8,1"
)
xt "105750,18100,109750,19000"
st "echo_lib"
blo "105750,18800"
tm "BdLibraryNameMgr"
)
*165 (Text
uid 1129,0
va (VaSet
font "courier,8,1"
)
xt "105750,19000,111750,19900"
st "color_mixer"
blo "105750,19700"
tm "CptNameMgr"
)
*166 (Text
uid 1130,0
va (VaSet
font "courier,8,1"
)
xt "105750,19900,107250,20800"
st "U_1"
blo "105750,20600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1131,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1132,0
text (MLText
uid 1133,0
va (VaSet
font "courier,8,0"
)
xt "105000,13000,105000,13000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 1134,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "105250,21250,106750,22750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
viewiconposition 0
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*167 (Net
uid 1175,0
lang 11
decl (Decl
n "b_out"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 22
suid 36,0
)
declText (MLText
uid 1176,0
va (VaSet
font "courier,8,0"
)
xt "174000,17800,201500,18700"
st "SIGNAL b_out            : std_logic_vector(7 DOWNTO 0)
"
)
)
*168 (Net
uid 1181,0
lang 11
decl (Decl
n "g_out"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 23
suid 37,0
)
declText (MLText
uid 1182,0
va (VaSet
font "courier,8,0"
)
xt "174000,25900,201500,26800"
st "SIGNAL g_out            : std_logic_vector(7 DOWNTO 0)
"
)
)
*169 (Net
uid 1187,0
lang 11
decl (Decl
n "r_out"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 24
suid 38,0
)
declText (MLText
uid 1188,0
va (VaSet
font "courier,8,0"
)
xt "174000,35800,201500,36700"
st "SIGNAL r_out            : std_logic_vector(7 DOWNTO 0)
"
)
)
*170 (Net
uid 1199,0
decl (Decl
n "vga_r2"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 25
suid 39,0
)
declText (MLText
uid 1200,0
va (VaSet
font "courier,8,0"
)
xt "174000,52000,201500,52900"
st "SIGNAL vga_r2           : std_logic_vector(7 DOWNTO 0)
"
)
)
*171 (Net
uid 1205,0
decl (Decl
n "vga_g2"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 26
suid 40,0
)
declText (MLText
uid 1206,0
va (VaSet
font "courier,8,0"
)
xt "174000,46600,201500,47500"
st "SIGNAL vga_g2           : std_logic_vector(7 DOWNTO 0)
"
)
)
*172 (Net
uid 1211,0
decl (Decl
n "vga_b2"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 27
suid 41,0
)
declText (MLText
uid 1212,0
va (VaSet
font "courier,8,0"
)
xt "174000,41200,201500,42100"
st "SIGNAL vga_b2           : std_logic_vector(7 DOWNTO 0)
"
)
)
*173 (Net
uid 1217,0
decl (Decl
n "mask_f1"
t "std_logic"
o 28
suid 42,0
)
declText (MLText
uid 1218,0
va (VaSet
font "courier,8,0"
)
xt "174000,31300,192000,32200"
st "SIGNAL mask_f1          : std_logic
"
)
)
*174 (SaComponent
uid 1231,0
optionalChildren [
*175 (CptPort
uid 1241,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1242,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "129250,29625,130000,30375"
)
tg (CPTG
uid 1243,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1244,0
va (VaSet
font "courier,8,0"
)
xt "122000,29550,129500,30450"
st "r_in_0 : (7:0)"
blo "122000,30250"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "r_in_0"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 5
)
)
)
*176 (CptPort
uid 1245,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1246,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "129250,30625,130000,31375"
)
tg (CPTG
uid 1247,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1248,0
va (VaSet
font "courier,8,0"
)
xt "122000,30550,129500,31450"
st "g_in_0 : (7:0)"
blo "122000,31250"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "g_in_0"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 3
)
)
)
*177 (CptPort
uid 1249,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1250,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "129250,31625,130000,32375"
)
tg (CPTG
uid 1251,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1252,0
va (VaSet
font "courier,8,0"
)
xt "122000,31550,129500,32450"
st "b_in_0 : (7:0)"
blo "122000,32250"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "b_in_0"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 1
)
)
)
*178 (CptPort
uid 1253,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1254,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "129250,33625,130000,34375"
)
tg (CPTG
uid 1255,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1256,0
va (VaSet
font "courier,8,0"
)
xt "122000,33550,129500,34450"
st "r_in_1 : (7:0)"
blo "122000,34250"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "r_in_1"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 6
)
)
)
*179 (CptPort
uid 1257,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1258,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "129250,34625,130000,35375"
)
tg (CPTG
uid 1259,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1260,0
va (VaSet
font "courier,8,0"
)
xt "122000,34550,129500,35450"
st "g_in_1 : (7:0)"
blo "122000,35250"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "g_in_1"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 4
)
)
)
*180 (CptPort
uid 1261,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1262,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "129250,35625,130000,36375"
)
tg (CPTG
uid 1263,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1264,0
va (VaSet
font "courier,8,0"
)
xt "122000,35550,129500,36450"
st "b_in_1 : (7:0)"
blo "122000,36250"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "b_in_1"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 2
)
)
)
*181 (CptPort
uid 1265,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1266,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "137000,31625,137750,32375"
)
tg (CPTG
uid 1267,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1268,0
va (VaSet
font "courier,8,0"
)
xt "137000,31550,144000,32450"
st "r_out : (7:0)"
ju 2
blo "144000,32250"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "r_out"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 10
)
)
)
*182 (CptPort
uid 1269,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1270,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "137000,32625,137750,33375"
)
tg (CPTG
uid 1271,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1272,0
va (VaSet
font "courier,8,0"
)
xt "137000,32550,144000,33450"
st "g_out : (7:0)"
ju 2
blo "144000,33250"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "g_out"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 9
)
)
)
*183 (CptPort
uid 1273,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1274,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "137000,33625,137750,34375"
)
tg (CPTG
uid 1275,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1276,0
va (VaSet
font "courier,8,0"
)
xt "137000,33550,144000,34450"
st "b_out : (7:0)"
ju 2
blo "144000,34250"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "b_out"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 8
)
)
)
*184 (CptPort
uid 1277,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1278,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "132625,35857,133375,36607"
)
tg (CPTG
uid 1279,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1280,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "133550,35500,134450,37000"
st "sel"
blo "134250,37000"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "sel"
t "std_logic"
o 7
)
)
)
]
shape (Mux
uid 1232,0
va (VaSet
vasetType 1
fg "0,65535,0"
bg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "130000,29000,137000,37000"
)
oxt "27000,16000,34000,24000"
ttg (MlTextGroup
uid 1233,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*185 (Text
uid 1234,0
va (VaSet
font "courier,8,1"
)
xt "130750,32100,134750,33000"
st "echo_lib"
blo "130750,32800"
tm "BdLibraryNameMgr"
)
*186 (Text
uid 1235,0
va (VaSet
font "courier,8,1"
)
xt "130750,33000,136750,33900"
st "color_mixer"
blo "130750,33700"
tm "CptNameMgr"
)
*187 (Text
uid 1236,0
va (VaSet
font "courier,8,1"
)
xt "130750,33900,132250,34800"
st "U_2"
blo "130750,34600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1237,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1238,0
text (MLText
uid 1239,0
va (VaSet
font "courier,8,0"
)
xt "130000,27000,130000,27000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 1240,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "130250,35250,131750,36750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
viewiconposition 0
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*188 (Net
uid 1281,0
lang 11
decl (Decl
n "b_out1"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 29
suid 43,0
)
declText (MLText
uid 1282,0
va (VaSet
font "courier,8,0"
)
xt "174000,18700,201500,19600"
st "SIGNAL b_out1           : std_logic_vector(7 DOWNTO 0)
"
)
)
*189 (Net
uid 1287,0
lang 11
decl (Decl
n "g_out1"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 30
suid 44,0
)
declText (MLText
uid 1288,0
va (VaSet
font "courier,8,0"
)
xt "174000,26800,201500,27700"
st "SIGNAL g_out1           : std_logic_vector(7 DOWNTO 0)
"
)
)
*190 (Net
uid 1293,0
lang 11
decl (Decl
n "r_out1"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 31
suid 45,0
)
declText (MLText
uid 1294,0
va (VaSet
font "courier,8,0"
)
xt "174000,36700,201500,37600"
st "SIGNAL r_out1           : std_logic_vector(7 DOWNTO 0)
"
)
)
*191 (Net
uid 1305,0
lang 11
decl (Decl
n "vga_r3"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 32
suid 46,0
)
declText (MLText
uid 1306,0
va (VaSet
font "courier,8,0"
)
xt "174000,52900,201500,53800"
st "SIGNAL vga_r3           : std_logic_vector(7 DOWNTO 0)
"
)
)
*192 (Net
uid 1311,0
lang 11
decl (Decl
n "vga_g3"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 33
suid 47,0
)
declText (MLText
uid 1312,0
va (VaSet
font "courier,8,0"
)
xt "174000,47500,201500,48400"
st "SIGNAL vga_g3           : std_logic_vector(7 DOWNTO 0)
"
)
)
*193 (Net
uid 1317,0
lang 11
decl (Decl
n "vga_b3"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 34
suid 48,0
)
declText (MLText
uid 1318,0
va (VaSet
font "courier,8,0"
)
xt "174000,42100,201500,43000"
st "SIGNAL vga_b3           : std_logic_vector(7 DOWNTO 0)
"
)
)
*194 (Net
uid 1323,0
lang 11
decl (Decl
n "mask_f2"
t "std_logic"
o 35
suid 49,0
)
declText (MLText
uid 1324,0
va (VaSet
font "courier,8,0"
)
xt "174000,32200,192000,33100"
st "SIGNAL mask_f2          : std_logic
"
)
)
*195 (SaComponent
uid 1337,0
optionalChildren [
*196 (CptPort
uid 1347,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1348,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "154250,44625,155000,45375"
)
tg (CPTG
uid 1349,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1350,0
va (VaSet
font "courier,8,0"
)
xt "147000,44550,154500,45450"
st "r_in_0 : (7:0)"
blo "147000,45250"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "r_in_0"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 5
)
)
)
*197 (CptPort
uid 1351,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1352,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "154250,45625,155000,46375"
)
tg (CPTG
uid 1353,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1354,0
va (VaSet
font "courier,8,0"
)
xt "147000,45550,154500,46450"
st "g_in_0 : (7:0)"
blo "147000,46250"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "g_in_0"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 3
)
)
)
*198 (CptPort
uid 1355,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1356,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "154250,46625,155000,47375"
)
tg (CPTG
uid 1357,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1358,0
va (VaSet
font "courier,8,0"
)
xt "147000,46550,154500,47450"
st "b_in_0 : (7:0)"
blo "147000,47250"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "b_in_0"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 1
)
)
)
*199 (CptPort
uid 1359,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1360,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "154250,48625,155000,49375"
)
tg (CPTG
uid 1361,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1362,0
va (VaSet
font "courier,8,0"
)
xt "147000,48550,154500,49450"
st "r_in_1 : (7:0)"
blo "147000,49250"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "r_in_1"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 6
)
)
)
*200 (CptPort
uid 1363,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1364,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "154250,49625,155000,50375"
)
tg (CPTG
uid 1365,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1366,0
va (VaSet
font "courier,8,0"
)
xt "147000,49550,154500,50450"
st "g_in_1 : (7:0)"
blo "147000,50250"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "g_in_1"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 4
)
)
)
*201 (CptPort
uid 1367,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1368,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "154250,50625,155000,51375"
)
tg (CPTG
uid 1369,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1370,0
va (VaSet
font "courier,8,0"
)
xt "147000,50550,154500,51450"
st "b_in_1 : (7:0)"
blo "147000,51250"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "b_in_1"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 2
)
)
)
*202 (CptPort
uid 1371,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1372,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "162000,46625,162750,47375"
)
tg (CPTG
uid 1373,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1374,0
va (VaSet
font "courier,8,0"
)
xt "162000,46550,169000,47450"
st "r_out : (7:0)"
ju 2
blo "169000,47250"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "r_out"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 10
)
)
)
*203 (CptPort
uid 1375,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1376,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "162000,47625,162750,48375"
)
tg (CPTG
uid 1377,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1378,0
va (VaSet
font "courier,8,0"
)
xt "162000,47550,169000,48450"
st "g_out : (7:0)"
ju 2
blo "169000,48250"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "g_out"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 9
)
)
)
*204 (CptPort
uid 1379,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1380,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "162000,48625,162750,49375"
)
tg (CPTG
uid 1381,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1382,0
va (VaSet
font "courier,8,0"
)
xt "162000,48550,169000,49450"
st "b_out : (7:0)"
ju 2
blo "169000,49250"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "b_out"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 8
)
)
)
*205 (CptPort
uid 1383,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1384,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "157625,50857,158375,51607"
)
tg (CPTG
uid 1385,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1386,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "158550,50500,159450,52000"
st "sel"
blo "159250,52000"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "sel"
t "std_logic"
o 7
)
)
)
]
shape (Mux
uid 1338,0
va (VaSet
vasetType 1
fg "0,65535,0"
bg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "155000,44000,162000,52000"
)
oxt "27000,16000,34000,24000"
ttg (MlTextGroup
uid 1339,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*206 (Text
uid 1340,0
va (VaSet
font "courier,8,1"
)
xt "155750,47100,159750,48000"
st "echo_lib"
blo "155750,47800"
tm "BdLibraryNameMgr"
)
*207 (Text
uid 1341,0
va (VaSet
font "courier,8,1"
)
xt "155750,48000,161750,48900"
st "color_mixer"
blo "155750,48700"
tm "CptNameMgr"
)
*208 (Text
uid 1342,0
va (VaSet
font "courier,8,1"
)
xt "155750,48900,157250,49800"
st "U_3"
blo "155750,49600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1343,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1344,0
text (MLText
uid 1345,0
va (VaSet
font "courier,8,0"
)
xt "155000,42000,155000,42000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 1346,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "155250,50250,156750,51750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
viewiconposition 0
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*209 (Net
uid 1387,0
lang 11
decl (Decl
n "b_out2"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 36
suid 50,0
)
declText (MLText
uid 1388,0
va (VaSet
font "courier,8,0"
)
xt "174000,19600,201500,20500"
st "SIGNAL b_out2           : std_logic_vector(7 DOWNTO 0)
"
)
)
*210 (Net
uid 1393,0
lang 11
decl (Decl
n "g_out2"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 37
suid 51,0
)
declText (MLText
uid 1394,0
va (VaSet
font "courier,8,0"
)
xt "174000,27700,201500,28600"
st "SIGNAL g_out2           : std_logic_vector(7 DOWNTO 0)
"
)
)
*211 (Net
uid 1399,0
lang 11
decl (Decl
n "r_out2"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 38
suid 52,0
)
declText (MLText
uid 1400,0
va (VaSet
font "courier,8,0"
)
xt "174000,37600,201500,38500"
st "SIGNAL r_out2           : std_logic_vector(7 DOWNTO 0)
"
)
)
*212 (Net
uid 1411,0
lang 11
decl (Decl
n "vga_r4"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 39
suid 53,0
)
declText (MLText
uid 1412,0
va (VaSet
font "courier,8,0"
)
xt "174000,53800,201500,54700"
st "SIGNAL vga_r4           : std_logic_vector(7 DOWNTO 0)
"
)
)
*213 (Net
uid 1417,0
lang 11
decl (Decl
n "vga_g4"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 40
suid 54,0
)
declText (MLText
uid 1418,0
va (VaSet
font "courier,8,0"
)
xt "174000,48400,201500,49300"
st "SIGNAL vga_g4           : std_logic_vector(7 DOWNTO 0)
"
)
)
*214 (Net
uid 1423,0
lang 11
decl (Decl
n "vga_b4"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 41
suid 55,0
)
declText (MLText
uid 1424,0
va (VaSet
font "courier,8,0"
)
xt "174000,43000,201500,43900"
st "SIGNAL vga_b4           : std_logic_vector(7 DOWNTO 0)
"
)
)
*215 (Net
uid 1435,0
lang 11
decl (Decl
n "mask_f3"
t "std_logic"
o 42
suid 56,0
)
declText (MLText
uid 1436,0
va (VaSet
font "courier,8,0"
)
xt "174000,33100,192000,34000"
st "SIGNAL mask_f3          : std_logic
"
)
)
*216 (SaComponent
uid 1443,0
optionalChildren [
*217 (CptPort
uid 1453,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1454,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "179250,59625,180000,60375"
)
tg (CPTG
uid 1455,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1456,0
va (VaSet
font "courier,8,0"
)
xt "172000,59550,179500,60450"
st "r_in_0 : (7:0)"
blo "172000,60250"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "r_in_0"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 5
)
)
)
*218 (CptPort
uid 1457,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1458,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "179250,60625,180000,61375"
)
tg (CPTG
uid 1459,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1460,0
va (VaSet
font "courier,8,0"
)
xt "172000,60550,179500,61450"
st "g_in_0 : (7:0)"
blo "172000,61250"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "g_in_0"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 3
)
)
)
*219 (CptPort
uid 1461,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1462,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "179250,61625,180000,62375"
)
tg (CPTG
uid 1463,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1464,0
va (VaSet
font "courier,8,0"
)
xt "172000,61550,179500,62450"
st "b_in_0 : (7:0)"
blo "172000,62250"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "b_in_0"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 1
)
)
)
*220 (CptPort
uid 1465,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1466,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "179250,63625,180000,64375"
)
tg (CPTG
uid 1467,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1468,0
va (VaSet
font "courier,8,0"
)
xt "172000,63550,179500,64450"
st "r_in_1 : (7:0)"
blo "172000,64250"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "r_in_1"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 6
)
)
)
*221 (CptPort
uid 1469,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1470,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "179250,64625,180000,65375"
)
tg (CPTG
uid 1471,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1472,0
va (VaSet
font "courier,8,0"
)
xt "172000,64550,179500,65450"
st "g_in_1 : (7:0)"
blo "172000,65250"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "g_in_1"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 4
)
)
)
*222 (CptPort
uid 1473,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1474,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "179250,65625,180000,66375"
)
tg (CPTG
uid 1475,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1476,0
va (VaSet
font "courier,8,0"
)
xt "172000,65550,179500,66450"
st "b_in_1 : (7:0)"
blo "172000,66250"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "b_in_1"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 2
)
)
)
*223 (CptPort
uid 1477,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1478,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "187000,61625,187750,62375"
)
tg (CPTG
uid 1479,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1480,0
va (VaSet
font "courier,8,0"
)
xt "187000,61550,194000,62450"
st "r_out : (7:0)"
ju 2
blo "194000,62250"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "r_out"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 10
)
)
)
*224 (CptPort
uid 1481,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1482,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "187000,62625,187750,63375"
)
tg (CPTG
uid 1483,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1484,0
va (VaSet
font "courier,8,0"
)
xt "187000,62550,194000,63450"
st "g_out : (7:0)"
ju 2
blo "194000,63250"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "g_out"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 9
)
)
)
*225 (CptPort
uid 1485,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1486,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "187000,63625,187750,64375"
)
tg (CPTG
uid 1487,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1488,0
va (VaSet
font "courier,8,0"
)
xt "187000,63550,194000,64450"
st "b_out : (7:0)"
ju 2
blo "194000,64250"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "b_out"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 8
)
)
)
*226 (CptPort
uid 1489,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1490,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "182625,65857,183375,66607"
)
tg (CPTG
uid 1491,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1492,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "183550,65500,184450,67000"
st "sel"
blo "184250,67000"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "sel"
t "std_logic"
o 7
)
)
)
]
shape (Mux
uid 1444,0
va (VaSet
vasetType 1
fg "0,65535,0"
bg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "180000,59000,187000,67000"
)
oxt "27000,16000,34000,24000"
ttg (MlTextGroup
uid 1445,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*227 (Text
uid 1446,0
va (VaSet
font "courier,8,1"
)
xt "180750,62100,184750,63000"
st "echo_lib"
blo "180750,62800"
tm "BdLibraryNameMgr"
)
*228 (Text
uid 1447,0
va (VaSet
font "courier,8,1"
)
xt "180750,63000,186750,63900"
st "color_mixer"
blo "180750,63700"
tm "CptNameMgr"
)
*229 (Text
uid 1448,0
va (VaSet
font "courier,8,1"
)
xt "180750,63900,182250,64800"
st "U_4"
blo "180750,64600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1449,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1450,0
text (MLText
uid 1451,0
va (VaSet
font "courier,8,0"
)
xt "180000,57000,180000,57000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 1452,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "180250,65250,181750,66750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
viewiconposition 0
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*230 (Net
uid 1493,0
lang 11
decl (Decl
n "vga_r5"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 43
suid 57,0
)
declText (MLText
uid 1494,0
va (VaSet
font "courier,8,0"
)
xt "174000,54700,201500,55600"
st "SIGNAL vga_r5           : std_logic_vector(7 DOWNTO 0)
"
)
)
*231 (Net
uid 1501,0
lang 11
decl (Decl
n "b_out3"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 44
suid 58,0
)
declText (MLText
uid 1502,0
va (VaSet
font "courier,8,0"
)
xt "174000,20500,201500,21400"
st "SIGNAL b_out3           : std_logic_vector(7 DOWNTO 0)
"
)
)
*232 (Net
uid 1507,0
lang 11
decl (Decl
n "g_out3"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 45
suid 59,0
)
declText (MLText
uid 1508,0
va (VaSet
font "courier,8,0"
)
xt "174000,28600,201500,29500"
st "SIGNAL g_out3           : std_logic_vector(7 DOWNTO 0)
"
)
)
*233 (Net
uid 1513,0
lang 11
decl (Decl
n "r_out3"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 46
suid 60,0
)
declText (MLText
uid 1514,0
va (VaSet
font "courier,8,0"
)
xt "174000,38500,201500,39400"
st "SIGNAL r_out3           : std_logic_vector(7 DOWNTO 0)
"
)
)
*234 (Net
uid 1525,0
lang 11
decl (Decl
n "vga_g5"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 47
suid 61,0
)
declText (MLText
uid 1526,0
va (VaSet
font "courier,8,0"
)
xt "174000,49300,201500,50200"
st "SIGNAL vga_g5           : std_logic_vector(7 DOWNTO 0)
"
)
)
*235 (Net
uid 1531,0
lang 11
decl (Decl
n "vga_b5"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 48
suid 62,0
)
declText (MLText
uid 1532,0
va (VaSet
font "courier,8,0"
)
xt "174000,43900,201500,44800"
st "SIGNAL vga_b5           : std_logic_vector(7 DOWNTO 0)
"
)
)
*236 (Net
uid 1541,0
lang 11
decl (Decl
n "mask_f4"
t "std_logic"
o 49
suid 63,0
)
declText (MLText
uid 1542,0
va (VaSet
font "courier,8,0"
)
xt "174000,34000,192000,34900"
st "SIGNAL mask_f4          : std_logic
"
)
)
*237 (SaComponent
uid 1549,0
optionalChildren [
*238 (CptPort
uid 1559,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1560,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "204250,74625,205000,75375"
)
tg (CPTG
uid 1561,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1562,0
va (VaSet
font "courier,8,0"
)
xt "197000,74550,204500,75450"
st "r_in_0 : (7:0)"
blo "197000,75250"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "r_in_0"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 5
)
)
)
*239 (CptPort
uid 1563,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1564,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "204250,75625,205000,76375"
)
tg (CPTG
uid 1565,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1566,0
va (VaSet
font "courier,8,0"
)
xt "197000,75550,204500,76450"
st "g_in_0 : (7:0)"
blo "197000,76250"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "g_in_0"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 3
)
)
)
*240 (CptPort
uid 1567,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1568,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "204250,76625,205000,77375"
)
tg (CPTG
uid 1569,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1570,0
va (VaSet
font "courier,8,0"
)
xt "197000,76550,204500,77450"
st "b_in_0 : (7:0)"
blo "197000,77250"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "b_in_0"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 1
)
)
)
*241 (CptPort
uid 1571,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1572,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "204250,78625,205000,79375"
)
tg (CPTG
uid 1573,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1574,0
va (VaSet
font "courier,8,0"
)
xt "197000,78550,204500,79450"
st "r_in_1 : (7:0)"
blo "197000,79250"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "r_in_1"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 6
)
)
)
*242 (CptPort
uid 1575,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1576,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "204250,79625,205000,80375"
)
tg (CPTG
uid 1577,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1578,0
va (VaSet
font "courier,8,0"
)
xt "197000,79550,204500,80450"
st "g_in_1 : (7:0)"
blo "197000,80250"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "g_in_1"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 4
)
)
)
*243 (CptPort
uid 1579,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1580,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "204250,80625,205000,81375"
)
tg (CPTG
uid 1581,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1582,0
va (VaSet
font "courier,8,0"
)
xt "197000,80550,204500,81450"
st "b_in_1 : (7:0)"
blo "197000,81250"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "b_in_1"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 2
)
)
)
*244 (CptPort
uid 1583,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1584,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "212000,76625,212750,77375"
)
tg (CPTG
uid 1585,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1586,0
va (VaSet
font "courier,8,0"
)
xt "212000,76550,219000,77450"
st "r_out : (7:0)"
ju 2
blo "219000,77250"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "r_out"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 10
)
)
)
*245 (CptPort
uid 1587,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1588,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "212000,77625,212750,78375"
)
tg (CPTG
uid 1589,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1590,0
va (VaSet
font "courier,8,0"
)
xt "212000,77550,219000,78450"
st "g_out : (7:0)"
ju 2
blo "219000,78250"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "g_out"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 9
)
)
)
*246 (CptPort
uid 1591,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1592,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "212000,78625,212750,79375"
)
tg (CPTG
uid 1593,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1594,0
va (VaSet
font "courier,8,0"
)
xt "212000,78550,219000,79450"
st "b_out : (7:0)"
ju 2
blo "219000,79250"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "b_out"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 8
)
)
)
*247 (CptPort
uid 1595,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1596,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "207625,80857,208375,81607"
)
tg (CPTG
uid 1597,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1598,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "208550,80500,209450,82000"
st "sel"
blo "209250,82000"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "sel"
t "std_logic"
o 7
)
)
)
]
shape (Mux
uid 1550,0
va (VaSet
vasetType 1
fg "0,65535,0"
bg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "205000,74000,212000,82000"
)
oxt "27000,16000,34000,24000"
ttg (MlTextGroup
uid 1551,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*248 (Text
uid 1552,0
va (VaSet
font "courier,8,1"
)
xt "205750,77100,209750,78000"
st "echo_lib"
blo "205750,77800"
tm "BdLibraryNameMgr"
)
*249 (Text
uid 1553,0
va (VaSet
font "courier,8,1"
)
xt "205750,78000,211750,78900"
st "color_mixer"
blo "205750,78700"
tm "CptNameMgr"
)
*250 (Text
uid 1554,0
va (VaSet
font "courier,8,1"
)
xt "205750,78900,207250,79800"
st "U_5"
blo "205750,79600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1555,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1556,0
text (MLText
uid 1557,0
va (VaSet
font "courier,8,0"
)
xt "205000,72000,205000,72000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 1558,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "205250,80250,206750,81750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
viewiconposition 0
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*251 (Net
uid 1599,0
lang 11
decl (Decl
n "vga_r6"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 50
suid 64,0
)
declText (MLText
uid 1600,0
va (VaSet
font "courier,8,0"
)
xt "174000,55600,201500,56500"
st "SIGNAL vga_r6           : std_logic_vector(7 DOWNTO 0)
"
)
)
*252 (Net
uid 1607,0
lang 11
decl (Decl
n "b_out4"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 51
suid 65,0
)
declText (MLText
uid 1608,0
va (VaSet
font "courier,8,0"
)
xt "174000,21400,201500,22300"
st "SIGNAL b_out4           : std_logic_vector(7 DOWNTO 0)
"
)
)
*253 (Net
uid 1613,0
lang 11
decl (Decl
n "g_out4"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 52
suid 66,0
)
declText (MLText
uid 1614,0
va (VaSet
font "courier,8,0"
)
xt "174000,29500,201500,30400"
st "SIGNAL g_out4           : std_logic_vector(7 DOWNTO 0)
"
)
)
*254 (Net
uid 1619,0
lang 11
decl (Decl
n "r_out4"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 53
suid 67,0
)
declText (MLText
uid 1620,0
va (VaSet
font "courier,8,0"
)
xt "174000,39400,201500,40300"
st "SIGNAL r_out4           : std_logic_vector(7 DOWNTO 0)
"
)
)
*255 (Net
uid 1631,0
lang 11
decl (Decl
n "vga_g6"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 54
suid 68,0
)
declText (MLText
uid 1632,0
va (VaSet
font "courier,8,0"
)
xt "174000,50200,201500,51100"
st "SIGNAL vga_g6           : std_logic_vector(7 DOWNTO 0)
"
)
)
*256 (Net
uid 1637,0
lang 11
decl (Decl
n "vga_b6"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 55
suid 69,0
)
declText (MLText
uid 1638,0
va (VaSet
font "courier,8,0"
)
xt "174000,44800,201500,45700"
st "SIGNAL vga_b6           : std_logic_vector(7 DOWNTO 0)
"
)
)
*257 (Net
uid 1643,0
lang 11
decl (Decl
n "mask_f5"
t "std_logic"
o 56
suid 70,0
)
declText (MLText
uid 1644,0
va (VaSet
font "courier,8,0"
)
xt "174000,34900,192000,35800"
st "SIGNAL mask_f5          : std_logic
"
)
)
*258 (Blk
uid 2084,0
shape (Rectangle
uid 2085,0
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "6000,29000,14000,35000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 2086,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*259 (Text
uid 2087,0
va (VaSet
font "courier,8,1"
)
xt "8000,30650,12000,31550"
st "echo_lib"
blo "8000,31350"
tm "BdLibraryNameMgr"
)
*260 (Text
uid 2088,0
va (VaSet
font "courier,8,1"
)
xt "8000,31550,12000,32450"
st "freq_div"
blo "8000,32250"
tm "BlkNameMgr"
)
*261 (Text
uid 2089,0
va (VaSet
font "courier,8,1"
)
xt "8000,32450,9500,33350"
st "U_6"
blo "8000,33150"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 2090,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 2091,0
text (MLText
uid 2092,0
va (VaSet
font "courier,8,0"
)
xt "8000,42650,8000,42650"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 2093,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "6250,33250,7750,34750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
)
*262 (Net
uid 2094,0
lang 11
decl (Decl
n "c1"
t "std_logic"
o 56
suid 71,0
)
declText (MLText
uid 2095,0
va (VaSet
font "courier,8,0"
)
xt "174000,22300,192000,23200"
st "SIGNAL c1               : std_logic
"
)
)
*263 (Wire
uid 15,0
shape (OrthoPolyLine
uid 16,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "9000,38000,16250,38000"
pts [
"9000,38000"
"16250,38000"
]
)
start &1
end &61
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 19,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "8000,37100,16000,38000"
st "balance : (7:0)"
blo "8000,37800"
tm "WireNameMgr"
)
)
on &2
)
*264 (Wire
uid 29,0
shape (OrthoPolyLine
uid 30,0
va (VaSet
vasetType 3
)
xt "-7000,32000,6000,32000"
pts [
"-7000,32000"
"6000,32000"
]
)
start &3
end &258
sat 32
eat 1
st 0
sf 1
si 0
tg (WTG
uid 33,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 34,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-5000,31100,-4000,32000"
st "c0"
blo "-5000,31800"
tm "WireNameMgr"
)
)
on &4
)
*265 (Wire
uid 43,0
shape (OrthoPolyLine
uid 44,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "10000,81000,16250,81000"
pts [
"10000,81000"
"16250,81000"
]
)
start &5
end &99
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 47,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 48,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "8000,80100,19000,81000"
st "echo_duration : (7:0)"
blo "8000,80800"
tm "WireNameMgr"
)
)
on &6
)
*266 (Wire
uid 57,0
shape (OrthoPolyLine
uid 58,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "9000,66000,16250,66000"
pts [
"9000,66000"
"16250,66000"
]
)
start &7
end &88
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 61,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 62,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "8000,65100,19500,66000"
st "echo_intensity : (7:0)"
blo "8000,65800"
tm "WireNameMgr"
)
)
on &8
)
*267 (Wire
uid 71,0
shape (OrthoPolyLine
uid 72,0
va (VaSet
vasetType 3
)
xt "-7000,30000,6000,30000"
pts [
"-7000,30000"
"6000,30000"
]
)
start &9
end &258
sat 32
eat 1
st 0
sf 1
si 0
tg (WTG
uid 75,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 76,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-2000,29100,4500,30000"
st "fpga_reset_n"
blo "-2000,29800"
tm "WireNameMgr"
)
)
on &10
)
*268 (Wire
uid 85,0
shape (OrthoPolyLine
uid 86,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-6000,16000,4000,16000"
pts [
"-6000,16000"
"4000,16000"
]
)
start &11
sat 32
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 89,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 90,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-4000,15100,4500,16000"
st "h_count : (10:0)"
blo "-4000,15800"
tm "WireNameMgr"
)
)
on &12
)
*269 (Wire
uid 99,0
optionalChildren [
*270 (Ripper
uid 1893,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"6000,9000"
"7000,10000"
]
uid 1894,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "6000,9000,7000,10000"
)
)
]
shape (OrthoPolyLine
uid 100,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "4000,9000,8000,9000"
pts [
"4000,9000"
"8000,9000"
]
)
start &13
sat 32
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 103,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 104,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "2000,8100,14000,9000"
st "left_ear_volume : (7:0)"
blo "2000,8800"
tm "WireNameMgr"
)
)
on &14
)
*271 (Wire
uid 113,0
shape (OrthoPolyLine
uid 114,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "9000,51000,16250,51000"
pts [
"9000,51000"
"16250,51000"
]
)
start &15
end &77
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 117,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 118,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "8000,50100,19000,51000"
st "master_volume : (7:0)"
blo "8000,50800"
tm "WireNameMgr"
)
)
on &16
)
*272 (Wire
uid 127,0
optionalChildren [
*273 (Ripper
uid 1899,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"6000,22000"
"7000,23000"
]
uid 1900,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "6000,22000,7000,23000"
)
)
]
shape (OrthoPolyLine
uid 128,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "4000,22000,8000,22000"
pts [
"4000,22000"
"8000,22000"
]
)
start &17
sat 32
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 131,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 132,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-1000,21100,11500,22000"
st "right_ear_volume : (7:0)"
blo "-1000,21800"
tm "WireNameMgr"
)
)
on &18
)
*274 (Wire
uid 141,0
shape (OrthoPolyLine
uid 142,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-6000,18000,4000,18000"
pts [
"-6000,18000"
"4000,18000"
]
)
start &19
sat 32
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 145,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 146,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-4000,17100,4000,18000"
st "v_count : (9:0)"
blo "-4000,17800"
tm "WireNameMgr"
)
)
on &20
)
*275 (Wire
uid 155,0
shape (OrthoPolyLine
uid 156,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "212750,79000,220000,79000"
pts [
"220000,79000"
"212750,79000"
]
)
start &21
end &246
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 159,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 160,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "219000,78100,226000,79000"
st "vga_b : (7:0)"
blo "219000,78800"
tm "WireNameMgr"
)
)
on &22
)
*276 (Wire
uid 169,0
shape (OrthoPolyLine
uid 170,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "212750,77000,220000,77000"
pts [
"220000,77000"
"212750,77000"
]
)
start &23
end &244
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 173,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 174,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "219000,76100,226000,77000"
st "vga_g : (7:0)"
blo "219000,76800"
tm "WireNameMgr"
)
)
on &24
)
*277 (Wire
uid 183,0
shape (OrthoPolyLine
uid 184,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "212750,78000,220000,78000"
pts [
"220000,78000"
"212750,78000"
]
)
start &25
end &245
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 187,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 188,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "219000,77100,226000,78000"
st "vga_r : (7:0)"
blo "219000,77800"
tm "WireNameMgr"
)
)
on &26
)
*278 (Wire
uid 524,0
shape (OrthoPolyLine
uid 525,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "8000,7000,17250,7000"
pts [
"17250,7000"
"8000,7000"
]
)
start &39
sat 32
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 528,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 529,0
va (VaSet
font "courier,8,0"
)
xt "7250,6100,15750,7000"
st "h_count : (10:0)"
blo "7250,6800"
tm "WireNameMgr"
)
)
on &12
)
*279 (Wire
uid 532,0
shape (OrthoPolyLine
uid 533,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "8000,8000,17250,8000"
pts [
"17250,8000"
"8000,8000"
]
)
start &40
sat 32
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 536,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 537,0
va (VaSet
font "courier,8,0"
)
xt "7250,7100,15250,8000"
st "v_count : (9:0)"
blo "7250,7800"
tm "WireNameMgr"
)
)
on &20
)
*280 (Wire
uid 726,0
shape (OrthoPolyLine
uid 727,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "8000,20000,16250,20000"
pts [
"16250,20000"
"8000,20000"
]
)
start &50
sat 32
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 730,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 731,0
va (VaSet
font "courier,8,0"
)
xt "6250,19100,14750,20000"
st "h_count : (10:0)"
blo "6250,19800"
tm "WireNameMgr"
)
)
on &12
)
*281 (Wire
uid 734,0
shape (OrthoPolyLine
uid 735,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "8000,21000,16250,21000"
pts [
"16250,21000"
"8000,21000"
]
)
start &51
sat 32
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 738,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 739,0
va (VaSet
font "courier,8,0"
)
xt "6250,20100,14250,21000"
st "v_count : (9:0)"
blo "6250,20800"
tm "WireNameMgr"
)
)
on &20
)
*282 (Wire
uid 746,0
shape (OrthoPolyLine
uid 747,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "8000,36000,16250,36000"
pts [
"16250,36000"
"8000,36000"
]
)
start &67
sat 32
eat 16
sty 1
stc 0
st 0
si 0
tg (WTG
uid 750,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 751,0
va (VaSet
font "courier,8,0"
)
xt "11250,35100,14750,36000"
st "h_count"
blo "11250,35800"
tm "WireNameMgr"
)
)
on &12
)
*283 (Wire
uid 754,0
shape (OrthoPolyLine
uid 755,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "8000,37000,16250,37000"
pts [
"16250,37000"
"8000,37000"
]
)
start &68
sat 32
eat 16
sty 1
stc 0
st 0
si 0
tg (WTG
uid 758,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 759,0
va (VaSet
font "courier,8,0"
)
xt "11250,36100,14750,37000"
st "v_count"
blo "11250,36800"
tm "WireNameMgr"
)
)
on &20
)
*284 (Wire
uid 770,0
shape (OrthoPolyLine
uid 771,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "8000,49000,16250,49000"
pts [
"16250,49000"
"8000,49000"
]
)
start &78
sat 32
eat 16
sty 1
stc 0
st 0
si 0
tg (WTG
uid 774,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 775,0
va (VaSet
font "courier,8,0"
)
xt "11250,48100,14750,49000"
st "h_count"
blo "11250,48800"
tm "WireNameMgr"
)
)
on &12
)
*285 (Wire
uid 778,0
shape (OrthoPolyLine
uid 779,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "8000,50000,16250,50000"
pts [
"16250,50000"
"8000,50000"
]
)
start &79
sat 32
eat 16
sty 1
stc 0
st 0
si 0
tg (WTG
uid 782,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 783,0
va (VaSet
font "courier,8,0"
)
xt "11250,49100,14750,50000"
st "v_count"
blo "11250,49800"
tm "WireNameMgr"
)
)
on &20
)
*286 (Wire
uid 872,0
shape (OrthoPolyLine
uid 873,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "8000,64000,16250,64000"
pts [
"16250,64000"
"8000,64000"
]
)
start &89
sat 32
eat 16
sty 1
stc 0
st 0
si 0
tg (WTG
uid 876,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 877,0
va (VaSet
font "courier,8,0"
)
xt "11250,63100,14750,64000"
st "h_count"
blo "11250,63800"
tm "WireNameMgr"
)
)
on &12
)
*287 (Wire
uid 880,0
shape (OrthoPolyLine
uid 881,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "8000,65000,16250,65000"
pts [
"16250,65000"
"8000,65000"
]
)
start &90
sat 32
eat 16
sty 1
stc 0
st 0
si 0
tg (WTG
uid 884,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 885,0
va (VaSet
font "courier,8,0"
)
xt "11250,64100,14750,65000"
st "v_count"
blo "11250,64800"
tm "WireNameMgr"
)
)
on &20
)
*288 (Wire
uid 888,0
shape (OrthoPolyLine
uid 889,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "9000,79000,16250,79000"
pts [
"16250,79000"
"9000,79000"
]
)
start &100
sat 32
eat 16
sty 1
stc 0
st 0
si 0
tg (WTG
uid 892,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 893,0
va (VaSet
font "courier,8,0"
)
xt "11250,78100,14750,79000"
st "h_count"
blo "11250,78800"
tm "WireNameMgr"
)
)
on &12
)
*289 (Wire
uid 896,0
shape (OrthoPolyLine
uid 897,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "9000,80000,16250,80000"
pts [
"16250,80000"
"9000,80000"
]
)
start &101
sat 32
eat 16
sty 1
stc 0
st 0
si 0
tg (WTG
uid 900,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 901,0
va (VaSet
font "courier,8,0"
)
xt "11250,79100,14750,80000"
st "v_count"
blo "11250,79800"
tm "WireNameMgr"
)
)
on &20
)
*290 (Wire
uid 968,0
shape (OrthoPolyLine
uid 969,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "64750,7000,79250,7000"
pts [
"64750,7000"
"79250,7000"
]
)
start &42
end &109
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 970,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 971,0
va (VaSet
font "courier,8,0"
)
xt "64750,6100,72250,7000"
st "vga_r1 : (7:0)"
blo "64750,6800"
tm "WireNameMgr"
)
)
on &119
)
*291 (Wire
uid 974,0
shape (OrthoPolyLine
uid 975,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "64750,8000,79250,8000"
pts [
"64750,8000"
"79250,8000"
]
)
start &43
end &110
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 976,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 977,0
va (VaSet
font "courier,8,0"
)
xt "64750,7100,72250,8000"
st "vga_g1 : (7:0)"
blo "64750,7800"
tm "WireNameMgr"
)
)
on &120
)
*292 (Wire
uid 980,0
shape (OrthoPolyLine
uid 981,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "64750,9000,79250,9000"
pts [
"64750,9000"
"79250,9000"
]
)
start &44
end &111
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 982,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 983,0
va (VaSet
font "courier,8,0"
)
xt "64750,8100,72250,9000"
st "vga_b1 : (7:0)"
blo "64750,8800"
tm "WireNameMgr"
)
)
on &121
)
*293 (Wire
uid 992,0
shape (OrthoPolyLine
uid 993,0
va (VaSet
vasetType 3
)
xt "64750,9607,83000,10000"
pts [
"64750,10000"
"83000,10000"
"83000,9607"
]
)
start &45
end &115
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 994,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 995,0
va (VaSet
font "courier,8,0"
)
xt "66750,9100,69750,10000"
st "mask_f"
blo "66750,9800"
tm "WireNameMgr"
)
)
on &122
)
*294 (Wire
uid 1065,0
shape (OrthoPolyLine
uid 1066,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "73000,3000,79250,3000"
pts [
"73000,3000"
"79250,3000"
]
)
start &124
end &106
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1067,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1068,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "75000,2100,77000,3000"
st "dout"
blo "75000,2800"
tm "WireNameMgr"
)
)
on &132
)
*295 (Wire
uid 1111,0
shape (OrthoPolyLine
uid 1112,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "68000,4000,79250,4000"
pts [
"68000,4000"
"79250,4000"
]
)
start &134
end &107
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1113,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1114,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "70000,3100,72500,4000"
st "dout1"
blo "70000,3800"
tm "WireNameMgr"
)
)
on &151
)
*296 (Wire
uid 1119,0
shape (OrthoPolyLine
uid 1120,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "63000,5000,79250,5000"
pts [
"63000,5000"
"79250,5000"
]
)
start &143
end &108
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1121,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1122,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "65000,4100,67500,5000"
st "dout2"
blo "65000,4800"
tm "WireNameMgr"
)
)
on &152
)
*297 (Wire
uid 1177,0
shape (OrthoPolyLine
uid 1178,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "87750,7000,104250,18000"
pts [
"87750,7000"
"94000,7000"
"94000,18000"
"104250,18000"
]
)
start &114
end &156
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 1179,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1180,0
ro 90
va (VaSet
font "courier,8,0"
)
xt "93800,8050,94700,15050"
st "b_out : (7:0)"
blo "94000,8050"
tm "WireNameMgr"
)
)
on &167
)
*298 (Wire
uid 1183,0
shape (OrthoPolyLine
uid 1184,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "87750,6000,104250,17000"
pts [
"87750,6000"
"95000,6000"
"95000,17000"
"104250,17000"
]
)
start &113
end &155
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 1185,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1186,0
ro 90
va (VaSet
font "courier,8,0"
)
xt "95000,8000,95900,15000"
st "g_out : (7:0)"
blo "95200,8000"
tm "WireNameMgr"
)
)
on &168
)
*299 (Wire
uid 1189,0
shape (OrthoPolyLine
uid 1190,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "87750,5000,104250,16000"
pts [
"87750,5000"
"96000,5000"
"96000,16000"
"104250,16000"
]
)
start &112
end &154
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 1191,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1192,0
ro 90
va (VaSet
font "courier,8,0"
)
xt "94000,8000,94900,15000"
st "r_out : (7:0)"
blo "94200,8000"
tm "WireNameMgr"
)
)
on &169
)
*300 (Wire
uid 1201,0
shape (OrthoPolyLine
uid 1202,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "64750,20000,104250,20000"
pts [
"64750,20000"
"104250,20000"
]
)
start &53
end &157
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1203,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1204,0
va (VaSet
font "courier,8,0"
)
xt "66750,19100,74250,20000"
st "vga_r2 : (7:0)"
blo "66750,19800"
tm "WireNameMgr"
)
)
on &170
)
*301 (Wire
uid 1207,0
shape (OrthoPolyLine
uid 1208,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "64750,21000,104250,21000"
pts [
"64750,21000"
"104250,21000"
]
)
start &54
end &158
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1209,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1210,0
va (VaSet
font "courier,8,0"
)
xt "66750,20100,74250,21000"
st "vga_g2 : (7:0)"
blo "66750,20800"
tm "WireNameMgr"
)
)
on &171
)
*302 (Wire
uid 1213,0
shape (OrthoPolyLine
uid 1214,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "64750,22000,104250,22000"
pts [
"64750,22000"
"104250,22000"
]
)
start &55
end &159
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1215,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1216,0
va (VaSet
font "courier,8,0"
)
xt "66750,21100,74250,22000"
st "vga_b2 : (7:0)"
blo "66750,21800"
tm "WireNameMgr"
)
)
on &172
)
*303 (Wire
uid 1219,0
shape (OrthoPolyLine
uid 1220,0
va (VaSet
vasetType 3
)
xt "64750,22607,108000,23000"
pts [
"64750,23000"
"108000,23000"
"108000,22607"
]
)
start &56
end &163
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1221,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1222,0
va (VaSet
font "courier,8,0"
)
xt "66750,22100,70250,23000"
st "mask_f1"
blo "66750,22800"
tm "WireNameMgr"
)
)
on &173
)
*304 (Wire
uid 1283,0
shape (OrthoPolyLine
uid 1284,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "112750,20000,129250,32000"
pts [
"112750,20000"
"119000,20000"
"119000,32000"
"129250,32000"
]
)
start &162
end &177
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 1285,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1286,0
ro 90
va (VaSet
font "courier,8,0"
)
xt "119000,22000,119900,29500"
st "b_out1 : (7:0)"
blo "119200,22000"
tm "WireNameMgr"
)
)
on &188
)
*305 (Wire
uid 1289,0
shape (OrthoPolyLine
uid 1290,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "112750,19000,129250,31000"
pts [
"112750,19000"
"120000,19000"
"120000,31000"
"129250,31000"
]
)
start &161
end &176
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 1291,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1292,0
ro 90
va (VaSet
font "courier,8,0"
)
xt "120000,22000,120900,29500"
st "g_out1 : (7:0)"
blo "120200,22000"
tm "WireNameMgr"
)
)
on &189
)
*306 (Wire
uid 1295,0
shape (OrthoPolyLine
uid 1296,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "112750,18000,129250,30000"
pts [
"112750,18000"
"121000,18000"
"121000,30000"
"129250,30000"
]
)
start &160
end &175
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 1297,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1298,0
ro 90
va (VaSet
font "courier,8,0"
)
xt "121000,22000,121900,29500"
st "r_out1 : (7:0)"
blo "121200,22000"
tm "WireNameMgr"
)
)
on &190
)
*307 (Wire
uid 1307,0
shape (OrthoPolyLine
uid 1308,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "64750,34000,129250,34000"
pts [
"64750,34000"
"129250,34000"
]
)
start &66
end &178
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1309,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1310,0
va (VaSet
font "courier,8,0"
)
xt "66750,33100,69750,34000"
st "vga_r3"
blo "66750,33800"
tm "WireNameMgr"
)
)
on &191
)
*308 (Wire
uid 1313,0
shape (OrthoPolyLine
uid 1314,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "64750,35000,129250,35000"
pts [
"64750,35000"
"129250,35000"
]
)
start &65
end &179
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1315,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1316,0
va (VaSet
font "courier,8,0"
)
xt "66750,34100,69750,35000"
st "vga_g3"
blo "66750,34800"
tm "WireNameMgr"
)
)
on &192
)
*309 (Wire
uid 1319,0
shape (OrthoPolyLine
uid 1320,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "64750,36000,129250,36000"
pts [
"64750,36000"
"129250,36000"
]
)
start &64
end &180
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1321,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1322,0
va (VaSet
font "courier,8,0"
)
xt "66750,35100,69750,36000"
st "vga_b3"
blo "66750,35800"
tm "WireNameMgr"
)
)
on &193
)
*310 (Wire
uid 1325,0
shape (OrthoPolyLine
uid 1326,0
va (VaSet
vasetType 3
)
xt "64750,36607,133000,37000"
pts [
"64750,37000"
"133000,37000"
"133000,36607"
]
)
start &63
end &184
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1327,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1328,0
va (VaSet
font "courier,8,0"
)
xt "66750,36100,70250,37000"
st "mask_f2"
blo "66750,36800"
tm "WireNameMgr"
)
)
on &194
)
*311 (Wire
uid 1389,0
shape (OrthoPolyLine
uid 1390,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "137750,34000,154250,47000"
pts [
"137750,34000"
"144000,34000"
"144000,47000"
"154250,47000"
]
)
start &183
end &198
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 1391,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1392,0
ro 90
va (VaSet
font "courier,8,0"
)
xt "144000,36000,144900,43500"
st "b_out2 : (7:0)"
blo "144200,36000"
tm "WireNameMgr"
)
)
on &209
)
*312 (Wire
uid 1395,0
shape (OrthoPolyLine
uid 1396,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "137750,33000,154250,46000"
pts [
"137750,33000"
"145000,33000"
"145000,46000"
"154250,46000"
]
)
start &182
end &197
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 1397,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1398,0
ro 90
va (VaSet
font "courier,8,0"
)
xt "145000,36000,145900,43500"
st "g_out2 : (7:0)"
blo "145200,36000"
tm "WireNameMgr"
)
)
on &210
)
*313 (Wire
uid 1401,0
shape (OrthoPolyLine
uid 1402,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "137750,32000,154250,45000"
pts [
"137750,32000"
"146000,32000"
"146000,45000"
"154250,45000"
]
)
start &181
end &196
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 1403,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1404,0
ro 90
va (VaSet
font "courier,8,0"
)
xt "146000,36000,146900,43500"
st "r_out2 : (7:0)"
blo "146200,36000"
tm "WireNameMgr"
)
)
on &211
)
*314 (Wire
uid 1413,0
shape (OrthoPolyLine
uid 1414,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "64750,49000,154250,49000"
pts [
"64750,49000"
"154250,49000"
]
)
start &76
end &199
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1415,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1416,0
va (VaSet
font "courier,8,0"
)
xt "66750,48100,69750,49000"
st "vga_r4"
blo "66750,48800"
tm "WireNameMgr"
)
)
on &212
)
*315 (Wire
uid 1419,0
shape (OrthoPolyLine
uid 1420,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "64750,50000,154250,50000"
pts [
"64750,50000"
"154250,50000"
]
)
start &75
end &200
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1421,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1422,0
va (VaSet
font "courier,8,0"
)
xt "66750,49100,69750,50000"
st "vga_g4"
blo "66750,49800"
tm "WireNameMgr"
)
)
on &213
)
*316 (Wire
uid 1425,0
shape (OrthoPolyLine
uid 1426,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "64750,51000,154250,51000"
pts [
"64750,51000"
"154250,51000"
]
)
start &74
end &201
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1427,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1428,0
va (VaSet
font "courier,8,0"
)
xt "66750,50100,69750,51000"
st "vga_b4"
blo "66750,50800"
tm "WireNameMgr"
)
)
on &214
)
*317 (Wire
uid 1437,0
shape (OrthoPolyLine
uid 1438,0
va (VaSet
vasetType 3
)
xt "64750,51607,158000,52000"
pts [
"64750,52000"
"158000,52000"
"158000,51607"
]
)
start &73
end &205
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1439,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1440,0
va (VaSet
font "courier,8,0"
)
xt "66750,51100,70250,52000"
st "mask_f3"
blo "66750,51800"
tm "WireNameMgr"
)
)
on &215
)
*318 (Wire
uid 1495,0
shape (OrthoPolyLine
uid 1496,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "64750,64000,179250,64000"
pts [
"64750,64000"
"179250,64000"
]
)
start &87
end &220
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1497,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1498,0
va (VaSet
font "courier,8,0"
)
xt "66750,63100,69750,64000"
st "vga_r5"
blo "66750,63800"
tm "WireNameMgr"
)
)
on &230
)
*319 (Wire
uid 1503,0
shape (OrthoPolyLine
uid 1504,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "162750,49000,179250,62000"
pts [
"162750,49000"
"169000,49000"
"169000,62000"
"179250,62000"
]
)
start &204
end &219
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 1505,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1506,0
ro 90
va (VaSet
font "courier,8,0"
)
xt "169000,51000,169900,58500"
st "b_out3 : (7:0)"
blo "169200,51000"
tm "WireNameMgr"
)
)
on &231
)
*320 (Wire
uid 1509,0
shape (OrthoPolyLine
uid 1510,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "162750,48000,179250,61000"
pts [
"162750,48000"
"170000,48000"
"170000,61000"
"179250,61000"
]
)
start &203
end &218
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 1511,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1512,0
ro 90
va (VaSet
font "courier,8,0"
)
xt "170000,51000,170900,58500"
st "g_out3 : (7:0)"
blo "170200,51000"
tm "WireNameMgr"
)
)
on &232
)
*321 (Wire
uid 1515,0
shape (OrthoPolyLine
uid 1516,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "162750,47000,179250,60000"
pts [
"162750,47000"
"171000,47000"
"171000,60000"
"179250,60000"
]
)
start &202
end &217
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 1517,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1518,0
ro 90
va (VaSet
font "courier,8,0"
)
xt "171000,51000,171900,58500"
st "r_out3 : (7:0)"
blo "171200,51000"
tm "WireNameMgr"
)
)
on &233
)
*322 (Wire
uid 1527,0
shape (OrthoPolyLine
uid 1528,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "64750,65000,179250,65000"
pts [
"64750,65000"
"179250,65000"
]
)
start &86
end &221
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1529,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1530,0
va (VaSet
font "courier,8,0"
)
xt "66750,64100,69750,65000"
st "vga_g5"
blo "66750,64800"
tm "WireNameMgr"
)
)
on &234
)
*323 (Wire
uid 1533,0
shape (OrthoPolyLine
uid 1534,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "64750,66000,179250,66000"
pts [
"64750,66000"
"179250,66000"
]
)
start &85
end &222
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1535,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1536,0
va (VaSet
font "courier,8,0"
)
xt "66750,65100,69750,66000"
st "vga_b5"
blo "66750,65800"
tm "WireNameMgr"
)
)
on &235
)
*324 (Wire
uid 1543,0
shape (OrthoPolyLine
uid 1544,0
va (VaSet
vasetType 3
)
xt "64750,66607,183000,67000"
pts [
"64750,67000"
"183000,67000"
"183000,66607"
]
)
start &84
end &226
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1545,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1546,0
va (VaSet
font "courier,8,0"
)
xt "66750,66100,70250,67000"
st "mask_f4"
blo "66750,66800"
tm "WireNameMgr"
)
)
on &236
)
*325 (Wire
uid 1601,0
shape (OrthoPolyLine
uid 1602,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "64750,79000,204250,79000"
pts [
"64750,79000"
"204250,79000"
]
)
start &98
end &241
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1603,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1604,0
va (VaSet
font "courier,8,0"
)
xt "66750,78100,69750,79000"
st "vga_r6"
blo "66750,78800"
tm "WireNameMgr"
)
)
on &251
)
*326 (Wire
uid 1609,0
shape (OrthoPolyLine
uid 1610,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "187750,64000,204250,77000"
pts [
"187750,64000"
"194000,64000"
"194000,77000"
"204250,77000"
]
)
start &225
end &240
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 1611,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1612,0
ro 90
va (VaSet
font "courier,8,0"
)
xt "194000,66000,194900,73500"
st "b_out4 : (7:0)"
blo "194200,66000"
tm "WireNameMgr"
)
)
on &252
)
*327 (Wire
uid 1615,0
shape (OrthoPolyLine
uid 1616,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "187750,63000,204250,76000"
pts [
"187750,63000"
"195000,63000"
"195000,76000"
"204250,76000"
]
)
start &224
end &239
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 1617,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1618,0
ro 90
va (VaSet
font "courier,8,0"
)
xt "195000,66000,195900,73500"
st "g_out4 : (7:0)"
blo "195200,66000"
tm "WireNameMgr"
)
)
on &253
)
*328 (Wire
uid 1621,0
shape (OrthoPolyLine
uid 1622,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "187750,62000,204250,75000"
pts [
"187750,62000"
"196000,62000"
"196000,75000"
"204250,75000"
]
)
start &223
end &238
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 1623,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1624,0
ro 90
va (VaSet
font "courier,8,0"
)
xt "196000,66000,196900,73500"
st "r_out4 : (7:0)"
blo "196200,66000"
tm "WireNameMgr"
)
)
on &254
)
*329 (Wire
uid 1633,0
shape (OrthoPolyLine
uid 1634,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "64750,80000,204250,80000"
pts [
"64750,80000"
"204250,80000"
]
)
start &97
end &242
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1635,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1636,0
va (VaSet
font "courier,8,0"
)
xt "66750,79100,69750,80000"
st "vga_g6"
blo "66750,79800"
tm "WireNameMgr"
)
)
on &255
)
*330 (Wire
uid 1639,0
shape (OrthoPolyLine
uid 1640,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "64750,81000,204250,81000"
pts [
"64750,81000"
"204250,81000"
]
)
start &96
end &243
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1641,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1642,0
va (VaSet
font "courier,8,0"
)
xt "66750,80100,69750,81000"
st "vga_b6"
blo "66750,80800"
tm "WireNameMgr"
)
)
on &256
)
*331 (Wire
uid 1645,0
shape (OrthoPolyLine
uid 1646,0
va (VaSet
vasetType 3
)
xt "64750,81607,208000,82000"
pts [
"64750,82000"
"208000,82000"
"208000,81607"
]
)
start &95
end &247
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1647,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1648,0
va (VaSet
font "courier,8,0"
)
xt "66750,81100,70250,82000"
st "mask_f5"
blo "66750,81800"
tm "WireNameMgr"
)
)
on &257
)
*332 (Wire
uid 1889,0
shape (OrthoPolyLine
uid 1890,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "7000,10000,17250,10000"
pts [
"7000,10000"
"17250,10000"
]
)
start &270
end &41
sat 32
eat 32
sty 1
sl "(6 DOWNTO 2)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1891,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1892,0
va (VaSet
font "courier,8,0"
)
xt "8000,9100,18500,10000"
st "left_ear_volume(6:2)"
blo "8000,9800"
tm "WireNameMgr"
)
)
on &14
)
*333 (Wire
uid 1895,0
shape (OrthoPolyLine
uid 1896,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "7000,23000,16250,23000"
pts [
"7000,23000"
"16250,23000"
]
)
start &273
end &52
sat 32
eat 32
sty 1
sl "(6 DOWNTO 2)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1897,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1898,0
va (VaSet
font "courier,8,0"
)
xt "7000,22100,18000,23000"
st "right_ear_volume(6:2)"
blo "7000,22800"
tm "WireNameMgr"
)
)
on &18
)
*334 (Wire
uid 2096,0
shape (OrthoPolyLine
uid 2097,0
va (VaSet
vasetType 3
)
xt "14000,32000,16250,34000"
pts [
"14000,32000"
"16000,32000"
"16000,34000"
"16250,34000"
]
)
start &258
end &62
sat 2
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2100,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2101,0
va (VaSet
font "courier,8,0"
)
xt "15000,31100,16000,32000"
st "c1"
blo "15000,31800"
tm "WireNameMgr"
)
)
on &262
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *335 (PackageList
uid 249,0
stg "VerticalLayoutStrategy"
textVec [
*336 (Text
uid 250,0
va (VaSet
font "courier,8,1"
)
xt "-12000,500,-5500,1400"
st "Package List"
blo "-12000,1200"
)
*337 (MLText
uid 251,0
va (VaSet
font "courier,8,0"
)
xt "-12000,1400,2500,5000"
st "LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.numeric_std.all;
USE IEEE.MATH_REAL.ALL;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 252,0
stg "VerticalLayoutStrategy"
textVec [
*338 (Text
uid 253,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "20000,0,30000,900"
st "Compiler Directives"
blo "20000,700"
)
*339 (Text
uid 254,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "20000,900,31500,1800"
st "Pre-module directives:"
blo "20000,1600"
)
*340 (MLText
uid 255,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "20000,1800,30100,3600"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*341 (Text
uid 256,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "20000,3600,32000,4500"
st "Post-module directives:"
blo "20000,4300"
)
*342 (MLText
uid 257,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*343 (Text
uid 258,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "20000,4500,31500,5400"
st "End-module directives:"
blo "20000,5200"
)
*344 (MLText
uid 259,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "20000,5400,20000,5400"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "-4,4,1703,977"
viewArea "-52102,727,58039,62328"
cachedDiagramExtent "-16500,0,226000,104000"
hasePageBreakOrigin 1
pageBreakOrigin "-81000,0"
lastUid 2164,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
font "courier,8,0"
)
xt "200,200,2200,1100"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "courier,8,0"
)
xt "450,2150,1450,3050"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "courier,8,1"
)
xt "1000,1000,4000,1900"
st "Panel0"
blo "1000,1700"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*345 (Text
va (VaSet
font "courier,8,1"
)
xt "1750,3650,6250,4550"
st "<library>"
blo "1750,4350"
tm "BdLibraryNameMgr"
)
*346 (Text
va (VaSet
font "courier,8,1"
)
xt "1750,4550,5250,5450"
st "<block>"
blo "1750,5250"
tm "BlkNameMgr"
)
*347 (Text
va (VaSet
font "courier,8,1"
)
xt "1750,5450,3250,6350"
st "U_0"
blo "1750,6150"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "courier,8,0"
)
xt "1750,13650,1750,13650"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*348 (Text
va (VaSet
font "courier,8,1"
)
xt "1000,3650,4500,4550"
st "Library"
blo "1000,4350"
)
*349 (Text
va (VaSet
font "courier,8,1"
)
xt "1000,4550,7000,5450"
st "MWComponent"
blo "1000,5250"
)
*350 (Text
va (VaSet
font "courier,8,1"
)
xt "1000,5450,2500,6350"
st "U_0"
blo "1000,6150"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "courier,8,0"
)
xt "-6000,1650,-6000,1650"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*351 (Text
va (VaSet
font "courier,8,1"
)
xt "1000,3650,4500,4550"
st "Library"
blo "1000,4350"
tm "BdLibraryNameMgr"
)
*352 (Text
va (VaSet
font "courier,8,1"
)
xt "1000,4550,7000,5450"
st "SaComponent"
blo "1000,5250"
tm "CptNameMgr"
)
*353 (Text
va (VaSet
font "courier,8,1"
)
xt "1000,5450,2500,6350"
st "U_0"
blo "1000,6150"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "courier,8,0"
)
xt "-6000,1650,-6000,1650"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*354 (Text
va (VaSet
font "courier,8,1"
)
xt "500,3650,4000,4550"
st "Library"
blo "500,4350"
)
*355 (Text
va (VaSet
font "courier,8,1"
)
xt "500,4550,7500,5450"
st "VhdlComponent"
blo "500,5250"
)
*356 (Text
va (VaSet
font "courier,8,1"
)
xt "500,5450,2000,6350"
st "U_0"
blo "500,6150"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "courier,8,0"
)
xt "-6500,1650,-6500,1650"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-750,0,8750,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*357 (Text
va (VaSet
font "courier,8,1"
)
xt "-250,3650,3250,4550"
st "Library"
blo "-250,4350"
)
*358 (Text
va (VaSet
font "courier,8,1"
)
xt "-250,4550,8250,5450"
st "VerilogComponent"
blo "-250,5250"
)
*359 (Text
va (VaSet
font "courier,8,1"
)
xt "-250,5450,1250,6350"
st "U_0"
blo "-250,6150"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "courier,8,0"
)
xt "-7250,1650,-7250,1650"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*360 (Text
va (VaSet
font "courier,8,1"
)
xt "3250,4100,4750,5000"
st "eb1"
blo "3250,4800"
tm "HdlTextNameMgr"
)
*361 (Text
va (VaSet
font "courier,8,1"
)
xt "3250,5000,3750,5900"
st "1"
blo "3250,5700"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
font "courier,8,0"
)
xt "200,200,2200,1100"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "courier,8,1"
)
xt "-250,-450,250,450"
st "G"
blo "-250,250"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "courier,8,0"
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "courier,8,0"
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "courier,8,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "courier,8,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "courier,8,0"
)
xt "0,0,2000,900"
st "sig0"
blo "0,700"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "courier,8,0"
)
xt "0,0,2500,900"
st "dbus0"
blo "0,700"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "courier,8,0"
)
xt "0,0,3500,900"
st "bundle0"
blo "0,700"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
font "courier,8,0"
)
xt "0,900,1000,1800"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
font "courier,8,0"
)
)
second (MLText
va (VaSet
font "courier,8,0"
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "courier,8,0"
)
xt "0,-1000,14500,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1350"
)
num (Text
va (VaSet
font "courier,8,0"
)
xt "300,250,800,1150"
st "1"
blo "300,950"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*362 (Text
va (VaSet
font "courier,8,1"
)
xt "12500,20000,22000,20900"
st "Frame Declarations"
blo "12500,20700"
)
*363 (MLText
va (VaSet
font "courier,8,0"
)
xt "12500,20900,12500,20900"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "courier,8,0"
)
xt "0,-1000,9000,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1350"
)
num (Text
va (VaSet
font "courier,8,0"
)
xt "300,250,800,1150"
st "1"
blo "300,950"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*364 (Text
va (VaSet
font "courier,8,1"
)
xt "12500,20000,22000,20900"
st "Frame Declarations"
blo "12500,20700"
)
*365 (MLText
va (VaSet
font "courier,8,0"
)
xt "12500,20900,12500,20900"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "courier,8,0"
)
xt "0,750,2000,1650"
st "Port"
blo "0,1450"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "courier,8,0"
)
xt "0,750,2000,1650"
st "Port"
blo "0,1450"
)
)
thePort (LogicalPort
lang 11
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
font "courier,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "courier,8,1"
)
xt "172000,3400,178500,4300"
st "Declarations"
blo "172000,4100"
)
portLabel (Text
uid 3,0
va (VaSet
font "courier,8,1"
)
xt "172000,4300,175000,5200"
st "Ports:"
blo "172000,5000"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "172000,3400,176500,4300"
st "Pre User:"
blo "172000,4100"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "172000,3400,172000,3400"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
font "courier,8,1"
)
xt "172000,16900,180500,17800"
st "Diagram Signals:"
blo "172000,17600"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "172000,3400,177500,4300"
st "Post User:"
blo "172000,4100"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "172000,3400,172000,3400"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 71,0
usingSuid 1
emptyRow *366 (LEmptyRow
)
uid 262,0
optionalChildren [
*367 (RefLabelRowHdr
)
*368 (TitleRowHdr
)
*369 (FilterRowHdr
)
*370 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*371 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*372 (GroupColHdr
tm "GroupColHdrMgr"
)
*373 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*374 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*375 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*376 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*377 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*378 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*379 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "balance"
t "unsigned"
b "(7 DOWNTO 0)"
o 1
suid 1,0
)
)
uid 191,0
)
*380 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "c0"
t "std_logic"
o 2
suid 2,0
)
)
uid 193,0
)
*381 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "echo_duration"
t "unsigned"
b "(7 DOWNTO 0)"
o 3
suid 3,0
)
)
uid 195,0
)
*382 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "echo_intensity"
t "unsigned"
b "(7 DOWNTO 0)"
o 4
suid 4,0
)
)
uid 197,0
)
*383 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "fpga_reset_n"
t "std_logic"
o 5
suid 5,0
)
)
uid 199,0
)
*384 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "h_count"
t "unsigned"
b "(10 DOWNTO 0)"
o 6
suid 6,0
)
)
uid 201,0
)
*385 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "left_ear_volume"
t "unsigned"
b "(7 DOWNTO 0)"
o 7
suid 7,0
)
)
uid 203,0
)
*386 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "master_volume"
t "unsigned"
b "(7 DOWNTO 0)"
o 8
suid 8,0
)
)
uid 205,0
)
*387 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "right_ear_volume"
t "unsigned"
b "(7 DOWNTO 0)"
o 9
suid 9,0
)
)
uid 207,0
)
*388 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "v_count"
t "unsigned"
b "(9 DOWNTO 0)"
o 10
suid 10,0
)
)
uid 209,0
)
*389 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "vga_b"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 11
suid 11,0
)
)
uid 211,0
)
*390 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "vga_g"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 12
suid 12,0
)
)
uid 213,0
)
*391 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "vga_r"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 13
suid 13,0
)
)
uid 215,0
)
*392 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "vga_r1"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 15
suid 28,0
)
)
uid 984,0
)
*393 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "vga_g1"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 16
suid 29,0
)
)
uid 986,0
)
*394 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "vga_b1"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 17
suid 30,0
)
)
uid 988,0
)
*395 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "mask_f"
t "std_logic"
o 18
suid 31,0
)
)
uid 996,0
)
*396 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "dout"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 19
suid 33,0
)
)
uid 1069,0
)
*397 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "dout1"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 20
suid 34,0
)
)
uid 1115,0
)
*398 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "dout2"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 21
suid 35,0
)
)
uid 1123,0
)
*399 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "b_out"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 22
suid 36,0
)
)
uid 1193,0
)
*400 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "g_out"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 23
suid 37,0
)
)
uid 1195,0
)
*401 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "r_out"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 24
suid 38,0
)
)
uid 1197,0
)
*402 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "vga_r2"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 25
suid 39,0
)
)
uid 1223,0
)
*403 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "vga_g2"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 26
suid 40,0
)
)
uid 1225,0
)
*404 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "vga_b2"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 27
suid 41,0
)
)
uid 1227,0
)
*405 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "mask_f1"
t "std_logic"
o 28
suid 42,0
)
)
uid 1229,0
)
*406 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "b_out1"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 29
suid 43,0
)
)
uid 1299,0
)
*407 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "g_out1"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 30
suid 44,0
)
)
uid 1301,0
)
*408 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "r_out1"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 31
suid 45,0
)
)
uid 1303,0
)
*409 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "vga_r3"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 32
suid 46,0
)
)
uid 1329,0
)
*410 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "vga_g3"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 33
suid 47,0
)
)
uid 1331,0
)
*411 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "vga_b3"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 34
suid 48,0
)
)
uid 1333,0
)
*412 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "mask_f2"
t "std_logic"
o 35
suid 49,0
)
)
uid 1335,0
)
*413 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "b_out2"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 36
suid 50,0
)
)
uid 1405,0
)
*414 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "g_out2"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 37
suid 51,0
)
)
uid 1407,0
)
*415 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "r_out2"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 38
suid 52,0
)
)
uid 1409,0
)
*416 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "vga_r4"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 39
suid 53,0
)
)
uid 1429,0
)
*417 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "vga_g4"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 40
suid 54,0
)
)
uid 1431,0
)
*418 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "vga_b4"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 41
suid 55,0
)
)
uid 1433,0
)
*419 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "mask_f3"
t "std_logic"
o 42
suid 56,0
)
)
uid 1441,0
)
*420 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "vga_r5"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 43
suid 57,0
)
)
uid 1499,0
)
*421 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "b_out3"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 44
suid 58,0
)
)
uid 1519,0
)
*422 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "g_out3"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 45
suid 59,0
)
)
uid 1521,0
)
*423 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "r_out3"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 46
suid 60,0
)
)
uid 1523,0
)
*424 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "vga_g5"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 47
suid 61,0
)
)
uid 1537,0
)
*425 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "vga_b5"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 48
suid 62,0
)
)
uid 1539,0
)
*426 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "mask_f4"
t "std_logic"
o 49
suid 63,0
)
)
uid 1547,0
)
*427 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "vga_r6"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 50
suid 64,0
)
)
uid 1605,0
)
*428 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "b_out4"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 51
suid 65,0
)
)
uid 1625,0
)
*429 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "g_out4"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 52
suid 66,0
)
)
uid 1627,0
)
*430 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "r_out4"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 53
suid 67,0
)
)
uid 1629,0
)
*431 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "vga_g6"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 54
suid 68,0
)
)
uid 1649,0
)
*432 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "vga_b6"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 55
suid 69,0
)
)
uid 1651,0
)
*433 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "mask_f5"
t "std_logic"
o 56
suid 70,0
)
)
uid 1653,0
)
*434 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "c1"
t "std_logic"
o 56
suid 71,0
)
)
uid 2102,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 275,0
optionalChildren [
*435 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *436 (MRCItem
litem &366
pos 56
dimension 20
)
uid 277,0
optionalChildren [
*437 (MRCItem
litem &367
pos 0
dimension 20
uid 278,0
)
*438 (MRCItem
litem &368
pos 1
dimension 23
uid 279,0
)
*439 (MRCItem
litem &369
pos 2
hidden 1
dimension 20
uid 280,0
)
*440 (MRCItem
litem &379
pos 0
dimension 20
uid 192,0
)
*441 (MRCItem
litem &380
pos 1
dimension 20
uid 194,0
)
*442 (MRCItem
litem &381
pos 2
dimension 20
uid 196,0
)
*443 (MRCItem
litem &382
pos 3
dimension 20
uid 198,0
)
*444 (MRCItem
litem &383
pos 4
dimension 20
uid 200,0
)
*445 (MRCItem
litem &384
pos 5
dimension 20
uid 202,0
)
*446 (MRCItem
litem &385
pos 6
dimension 20
uid 204,0
)
*447 (MRCItem
litem &386
pos 7
dimension 20
uid 206,0
)
*448 (MRCItem
litem &387
pos 8
dimension 20
uid 208,0
)
*449 (MRCItem
litem &388
pos 9
dimension 20
uid 210,0
)
*450 (MRCItem
litem &389
pos 10
dimension 20
uid 212,0
)
*451 (MRCItem
litem &390
pos 11
dimension 20
uid 214,0
)
*452 (MRCItem
litem &391
pos 12
dimension 20
uid 216,0
)
*453 (MRCItem
litem &392
pos 13
dimension 20
uid 985,0
)
*454 (MRCItem
litem &393
pos 14
dimension 20
uid 987,0
)
*455 (MRCItem
litem &394
pos 15
dimension 20
uid 989,0
)
*456 (MRCItem
litem &395
pos 16
dimension 20
uid 997,0
)
*457 (MRCItem
litem &396
pos 17
dimension 20
uid 1070,0
)
*458 (MRCItem
litem &397
pos 18
dimension 20
uid 1116,0
)
*459 (MRCItem
litem &398
pos 19
dimension 20
uid 1124,0
)
*460 (MRCItem
litem &399
pos 20
dimension 20
uid 1194,0
)
*461 (MRCItem
litem &400
pos 21
dimension 20
uid 1196,0
)
*462 (MRCItem
litem &401
pos 22
dimension 20
uid 1198,0
)
*463 (MRCItem
litem &402
pos 23
dimension 20
uid 1224,0
)
*464 (MRCItem
litem &403
pos 24
dimension 20
uid 1226,0
)
*465 (MRCItem
litem &404
pos 25
dimension 20
uid 1228,0
)
*466 (MRCItem
litem &405
pos 26
dimension 20
uid 1230,0
)
*467 (MRCItem
litem &406
pos 27
dimension 20
uid 1300,0
)
*468 (MRCItem
litem &407
pos 28
dimension 20
uid 1302,0
)
*469 (MRCItem
litem &408
pos 29
dimension 20
uid 1304,0
)
*470 (MRCItem
litem &409
pos 30
dimension 20
uid 1330,0
)
*471 (MRCItem
litem &410
pos 31
dimension 20
uid 1332,0
)
*472 (MRCItem
litem &411
pos 32
dimension 20
uid 1334,0
)
*473 (MRCItem
litem &412
pos 33
dimension 20
uid 1336,0
)
*474 (MRCItem
litem &413
pos 34
dimension 20
uid 1406,0
)
*475 (MRCItem
litem &414
pos 35
dimension 20
uid 1408,0
)
*476 (MRCItem
litem &415
pos 36
dimension 20
uid 1410,0
)
*477 (MRCItem
litem &416
pos 37
dimension 20
uid 1430,0
)
*478 (MRCItem
litem &417
pos 38
dimension 20
uid 1432,0
)
*479 (MRCItem
litem &418
pos 39
dimension 20
uid 1434,0
)
*480 (MRCItem
litem &419
pos 40
dimension 20
uid 1442,0
)
*481 (MRCItem
litem &420
pos 41
dimension 20
uid 1500,0
)
*482 (MRCItem
litem &421
pos 42
dimension 20
uid 1520,0
)
*483 (MRCItem
litem &422
pos 43
dimension 20
uid 1522,0
)
*484 (MRCItem
litem &423
pos 44
dimension 20
uid 1524,0
)
*485 (MRCItem
litem &424
pos 45
dimension 20
uid 1538,0
)
*486 (MRCItem
litem &425
pos 46
dimension 20
uid 1540,0
)
*487 (MRCItem
litem &426
pos 47
dimension 20
uid 1548,0
)
*488 (MRCItem
litem &427
pos 48
dimension 20
uid 1606,0
)
*489 (MRCItem
litem &428
pos 49
dimension 20
uid 1626,0
)
*490 (MRCItem
litem &429
pos 50
dimension 20
uid 1628,0
)
*491 (MRCItem
litem &430
pos 51
dimension 20
uid 1630,0
)
*492 (MRCItem
litem &431
pos 52
dimension 20
uid 1650,0
)
*493 (MRCItem
litem &432
pos 53
dimension 20
uid 1652,0
)
*494 (MRCItem
litem &433
pos 54
dimension 20
uid 1654,0
)
*495 (MRCItem
litem &434
pos 55
dimension 20
uid 2103,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 281,0
optionalChildren [
*496 (MRCItem
litem &370
pos 0
dimension 20
uid 282,0
)
*497 (MRCItem
litem &372
pos 1
dimension 50
uid 283,0
)
*498 (MRCItem
litem &373
pos 2
dimension 100
uid 284,0
)
*499 (MRCItem
litem &374
pos 3
dimension 50
uid 285,0
)
*500 (MRCItem
litem &375
pos 4
dimension 100
uid 286,0
)
*501 (MRCItem
litem &376
pos 5
dimension 100
uid 287,0
)
*502 (MRCItem
litem &377
pos 6
dimension 50
uid 288,0
)
*503 (MRCItem
litem &378
pos 7
dimension 80
uid 289,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 276,0
vaOverrides [
]
)
]
)
uid 261,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *504 (LEmptyRow
)
uid 291,0
optionalChildren [
*505 (RefLabelRowHdr
)
*506 (TitleRowHdr
)
*507 (FilterRowHdr
)
*508 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*509 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*510 (GroupColHdr
tm "GroupColHdrMgr"
)
*511 (NameColHdr
tm "GenericNameColHdrMgr"
)
*512 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*513 (InitColHdr
tm "GenericValueColHdrMgr"
)
*514 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*515 (EolColHdr
tm "GenericEolColHdrMgr"
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 303,0
optionalChildren [
*516 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *517 (MRCItem
litem &504
pos 0
dimension 20
)
uid 305,0
optionalChildren [
*518 (MRCItem
litem &505
pos 0
dimension 20
uid 306,0
)
*519 (MRCItem
litem &506
pos 1
dimension 23
uid 307,0
)
*520 (MRCItem
litem &507
pos 2
hidden 1
dimension 20
uid 308,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 309,0
optionalChildren [
*521 (MRCItem
litem &508
pos 0
dimension 20
uid 310,0
)
*522 (MRCItem
litem &510
pos 1
dimension 50
uid 311,0
)
*523 (MRCItem
litem &511
pos 2
dimension 100
uid 312,0
)
*524 (MRCItem
litem &512
pos 3
dimension 100
uid 313,0
)
*525 (MRCItem
litem &513
pos 4
dimension 50
uid 314,0
)
*526 (MRCItem
litem &514
pos 5
dimension 50
uid 315,0
)
*527 (MRCItem
litem &515
pos 6
dimension 80
uid 316,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 304,0
vaOverrides [
]
)
]
)
uid 290,0
type 1
)
activeModelName "BlockDiag"
)
