#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Dec  7 03:08:16 2023
# Process ID: 680
# Current directory: C:/Users/user/HardwareDesign/greedy_snake/greedy_snake.runs/impl_1
# Command line: vivado.exe -log top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source top.tcl -notrace
# Log file: C:/Users/user/HardwareDesign/greedy_snake/greedy_snake.runs/impl_1/top.vdi
# Journal file: C:/Users/user/HardwareDesign/greedy_snake/greedy_snake.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: link_design -top top -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/user/HardwareDesign/greedy_snake/greedy_snake.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'nolabel_line53'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/user/HardwareDesign/greedy_snake/greedy_snake.srcs/sources_1/ip/c_counter_binary_0/c_counter_binary_0.dcp' for cell 'nolabel_line115/nolabel_line28'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/user/HardwareDesign/greedy_snake/greedy_snake.srcs/sources_1/ip/c_counter_binary_1/c_counter_binary_1.dcp' for cell 'nolabel_line115/nolabel_line29'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/user/HardwareDesign/greedy_snake/greedy_snake.srcs/sources_1/ip/c_counter_binary_2/c_counter_binary_2.dcp' for cell 'nolabel_line115/nolabel_line30'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/user/HardwareDesign/greedy_snake/greedy_snake.srcs/sources_1/ip/c_counter_binary_3/c_counter_binary_3.dcp' for cell 'nolabel_line115/nolabel_line31'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/user/HardwareDesign/greedy_snake/greedy_snake.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.dcp' for cell 'nolabel_line55/nolabel_line81'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 578.777 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 136 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. nolabel_line53/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'nolabel_line53/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [c:/Users/user/HardwareDesign/greedy_snake/greedy_snake.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'nolabel_line53/inst'
Finished Parsing XDC File [c:/Users/user/HardwareDesign/greedy_snake/greedy_snake.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'nolabel_line53/inst'
Parsing XDC File [c:/Users/user/HardwareDesign/greedy_snake/greedy_snake.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'nolabel_line53/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/user/HardwareDesign/greedy_snake/greedy_snake.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1255.641 ; gain = 569.180
Finished Parsing XDC File [c:/Users/user/HardwareDesign/greedy_snake/greedy_snake.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'nolabel_line53/inst'
Parsing XDC File [C:/Users/user/HardwareDesign/greedy_snake/greedy_snake.srcs/constrs_1/imports/xdc/Nexys4DDR_Master.xdc]
CRITICAL WARNING: [Common 17-69] Command failed: 'E3' is not a valid site or package pin name. [C:/Users/user/HardwareDesign/greedy_snake/greedy_snake.srcs/constrs_1/imports/xdc/Nexys4DDR_Master.xdc:7]
CRITICAL WARNING: [Common 17-69] Command failed: 'J15' is not a valid site or package pin name. [C:/Users/user/HardwareDesign/greedy_snake/greedy_snake.srcs/constrs_1/imports/xdc/Nexys4DDR_Master.xdc:12]
CRITICAL WARNING: [Common 17-69] Command failed: 'L16' is not a valid site or package pin name. [C:/Users/user/HardwareDesign/greedy_snake/greedy_snake.srcs/constrs_1/imports/xdc/Nexys4DDR_Master.xdc:13]
CRITICAL WARNING: [Common 17-69] Command failed: 'T10' is not a valid site or package pin name. [C:/Users/user/HardwareDesign/greedy_snake/greedy_snake.srcs/constrs_1/imports/xdc/Nexys4DDR_Master.xdc:59]
CRITICAL WARNING: [Common 17-69] Command failed: 'R10' is not a valid site or package pin name. [C:/Users/user/HardwareDesign/greedy_snake/greedy_snake.srcs/constrs_1/imports/xdc/Nexys4DDR_Master.xdc:60]
CRITICAL WARNING: [Common 17-69] Command failed: 'K16' is not a valid site or package pin name. [C:/Users/user/HardwareDesign/greedy_snake/greedy_snake.srcs/constrs_1/imports/xdc/Nexys4DDR_Master.xdc:61]
CRITICAL WARNING: [Common 17-69] Command failed: 'K13' is not a valid site or package pin name. [C:/Users/user/HardwareDesign/greedy_snake/greedy_snake.srcs/constrs_1/imports/xdc/Nexys4DDR_Master.xdc:62]
CRITICAL WARNING: [Common 17-69] Command failed: 'P15' is not a valid site or package pin name. [C:/Users/user/HardwareDesign/greedy_snake/greedy_snake.srcs/constrs_1/imports/xdc/Nexys4DDR_Master.xdc:63]
CRITICAL WARNING: [Common 17-69] Command failed: 'T11' is not a valid site or package pin name. [C:/Users/user/HardwareDesign/greedy_snake/greedy_snake.srcs/constrs_1/imports/xdc/Nexys4DDR_Master.xdc:64]
CRITICAL WARNING: [Common 17-69] Command failed: 'H15' is not a valid site or package pin name. [C:/Users/user/HardwareDesign/greedy_snake/greedy_snake.srcs/constrs_1/imports/xdc/Nexys4DDR_Master.xdc:67]
CRITICAL WARNING: [Common 17-69] Command failed: 'T9' is not a valid site or package pin name. [C:/Users/user/HardwareDesign/greedy_snake/greedy_snake.srcs/constrs_1/imports/xdc/Nexys4DDR_Master.xdc:71]
CRITICAL WARNING: [Common 17-69] Command failed: 'J14' is not a valid site or package pin name. [C:/Users/user/HardwareDesign/greedy_snake/greedy_snake.srcs/constrs_1/imports/xdc/Nexys4DDR_Master.xdc:72]
CRITICAL WARNING: [Common 17-69] Command failed: 'P14' is not a valid site or package pin name. [C:/Users/user/HardwareDesign/greedy_snake/greedy_snake.srcs/constrs_1/imports/xdc/Nexys4DDR_Master.xdc:73]
CRITICAL WARNING: [Common 17-69] Command failed: 'T14' is not a valid site or package pin name. [C:/Users/user/HardwareDesign/greedy_snake/greedy_snake.srcs/constrs_1/imports/xdc/Nexys4DDR_Master.xdc:74]
CRITICAL WARNING: [Common 17-69] Command failed: 'U13' is not a valid site or package pin name. [C:/Users/user/HardwareDesign/greedy_snake/greedy_snake.srcs/constrs_1/imports/xdc/Nexys4DDR_Master.xdc:76]
CRITICAL WARNING: [Common 17-69] Command failed: 'M17' is not a valid site or package pin name. [C:/Users/user/HardwareDesign/greedy_snake/greedy_snake.srcs/constrs_1/imports/xdc/Nexys4DDR_Master.xdc:86]
CRITICAL WARNING: [Common 17-69] Command failed: 'A3' is not a valid site or package pin name. [C:/Users/user/HardwareDesign/greedy_snake/greedy_snake.srcs/constrs_1/imports/xdc/Nexys4DDR_Master.xdc:155]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Site location is not valid [C:/Users/user/HardwareDesign/greedy_snake/greedy_snake.srcs/constrs_1/imports/xdc/Nexys4DDR_Master.xdc:156]
CRITICAL WARNING: [Common 17-69] Command failed: 'C5' is not a valid site or package pin name. [C:/Users/user/HardwareDesign/greedy_snake/greedy_snake.srcs/constrs_1/imports/xdc/Nexys4DDR_Master.xdc:157]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Site location is not valid [C:/Users/user/HardwareDesign/greedy_snake/greedy_snake.srcs/constrs_1/imports/xdc/Nexys4DDR_Master.xdc:158]
CRITICAL WARNING: [Common 17-69] Command failed: 'C6' is not a valid site or package pin name. [C:/Users/user/HardwareDesign/greedy_snake/greedy_snake.srcs/constrs_1/imports/xdc/Nexys4DDR_Master.xdc:160]
CRITICAL WARNING: [Common 17-69] Command failed: 'A5' is not a valid site or package pin name. [C:/Users/user/HardwareDesign/greedy_snake/greedy_snake.srcs/constrs_1/imports/xdc/Nexys4DDR_Master.xdc:161]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Site location is not valid [C:/Users/user/HardwareDesign/greedy_snake/greedy_snake.srcs/constrs_1/imports/xdc/Nexys4DDR_Master.xdc:162]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Site location is not valid [C:/Users/user/HardwareDesign/greedy_snake/greedy_snake.srcs/constrs_1/imports/xdc/Nexys4DDR_Master.xdc:163]
CRITICAL WARNING: [Common 17-69] Command failed: 'B7' is not a valid site or package pin name. [C:/Users/user/HardwareDesign/greedy_snake/greedy_snake.srcs/constrs_1/imports/xdc/Nexys4DDR_Master.xdc:165]
CRITICAL WARNING: [Common 17-69] Command failed: 'C7' is not a valid site or package pin name. [C:/Users/user/HardwareDesign/greedy_snake/greedy_snake.srcs/constrs_1/imports/xdc/Nexys4DDR_Master.xdc:166]
CRITICAL WARNING: [Common 17-69] Command failed: 'D7' is not a valid site or package pin name. [C:/Users/user/HardwareDesign/greedy_snake/greedy_snake.srcs/constrs_1/imports/xdc/Nexys4DDR_Master.xdc:167]
CRITICAL WARNING: [Common 17-69] Command failed: 'D8' is not a valid site or package pin name. [C:/Users/user/HardwareDesign/greedy_snake/greedy_snake.srcs/constrs_1/imports/xdc/Nexys4DDR_Master.xdc:168]
CRITICAL WARNING: [Common 17-69] Command failed: 'B11' is not a valid site or package pin name. [C:/Users/user/HardwareDesign/greedy_snake/greedy_snake.srcs/constrs_1/imports/xdc/Nexys4DDR_Master.xdc:170]
CRITICAL WARNING: [Common 17-69] Command failed: 'B12' is not a valid site or package pin name. [C:/Users/user/HardwareDesign/greedy_snake/greedy_snake.srcs/constrs_1/imports/xdc/Nexys4DDR_Master.xdc:171]
Finished Parsing XDC File [C:/Users/user/HardwareDesign/greedy_snake/greedy_snake.srcs/constrs_1/imports/xdc/Nexys4DDR_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1255.641 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

14 Infos, 2 Warnings, 30 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 1255.641 ; gain = 957.309
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.628 . Memory (MB): peak = 1255.641 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 24c2dad9d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.075 . Memory (MB): peak = 1268.578 ; gain = 12.938

Starting Logic Optimization Task

Phase 1 Retarget
WARNING: [Opt 31-155] Driverless net nolabel_line115/nolabel_line31/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SSET is driving LUT input pin I1 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: nolabel_line115/nolabel_line31/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output[10]_i_1
WARNING: [Opt 31-155] Driverless net nolabel_line115/nolabel_line31/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SSET is driving LUT input pin I1 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: nolabel_line115/nolabel_line31/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output[11]_i_1
WARNING: [Opt 31-155] Driverless net nolabel_line115/nolabel_line31/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SSET is driving LUT input pin I1 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: nolabel_line115/nolabel_line31/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output[12]_i_1
WARNING: [Opt 31-155] Driverless net nolabel_line115/nolabel_line31/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SSET is driving LUT input pin I1 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: nolabel_line115/nolabel_line31/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output[13]_i_1
WARNING: [Opt 31-155] Driverless net nolabel_line115/nolabel_line31/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SSET is driving LUT input pin I1 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: nolabel_line115/nolabel_line31/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output[14]_i_1
WARNING: [Opt 31-155] Driverless net nolabel_line115/nolabel_line31/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SSET is driving LUT input pin I1 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: nolabel_line115/nolabel_line31/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output[15]_i_1
WARNING: [Opt 31-155] Driverless net nolabel_line115/nolabel_line31/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SSET is driving LUT input pin I1 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: nolabel_line115/nolabel_line31/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output[16]_i_1
WARNING: [Opt 31-155] Driverless net nolabel_line115/nolabel_line31/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SSET is driving LUT input pin I1 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: nolabel_line115/nolabel_line31/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output[16]_i_2
WARNING: [Opt 31-155] Driverless net nolabel_line115/nolabel_line31/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SSET is driving LUT input pin I1 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: nolabel_line115/nolabel_line31/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output[1]_i_1
WARNING: [Opt 31-155] Driverless net nolabel_line115/nolabel_line31/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SSET is driving LUT input pin I1 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: nolabel_line115/nolabel_line31/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output[2]_i_1
WARNING: [Opt 31-155] Driverless net nolabel_line115/nolabel_line31/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SSET is driving LUT input pin I1 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: nolabel_line115/nolabel_line31/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output[3]_i_1
WARNING: [Opt 31-155] Driverless net nolabel_line115/nolabel_line31/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SSET is driving LUT input pin I1 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: nolabel_line115/nolabel_line31/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output[4]_i_1
WARNING: [Opt 31-155] Driverless net nolabel_line115/nolabel_line31/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SSET is driving LUT input pin I1 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: nolabel_line115/nolabel_line31/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output[5]_i_1
WARNING: [Opt 31-155] Driverless net nolabel_line115/nolabel_line31/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SSET is driving LUT input pin I1 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: nolabel_line115/nolabel_line31/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output[6]_i_1
WARNING: [Opt 31-155] Driverless net nolabel_line115/nolabel_line31/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SSET is driving LUT input pin I1 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: nolabel_line115/nolabel_line31/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output[7]_i_1
WARNING: [Opt 31-155] Driverless net nolabel_line115/nolabel_line31/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SSET is driving LUT input pin I1 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: nolabel_line115/nolabel_line31/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output[8]_i_1
WARNING: [Opt 31-155] Driverless net nolabel_line115/nolabel_line31/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SSET is driving LUT input pin I1 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: nolabel_line115/nolabel_line31/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output[9]_i_1
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 199e223de

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.123 . Memory (MB): peak = 1452.859 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 19 cells and removed 69 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
Phase 2 Constant propagation | Checksum: 21703abf9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.178 . Memory (MB): peak = 1452.859 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 7 cells and removed 157 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1d1bed244

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.469 . Memory (MB): peak = 1452.859 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 6 cells and removed 104 cells

Phase 4 BUFG optimization
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 4 BUFG optimization | Checksum: 1d1bed244

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.494 . Memory (MB): peak = 1452.859 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1d1bed244

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.510 . Memory (MB): peak = 1452.859 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 18474c8f3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.521 . Memory (MB): peak = 1452.859 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              19  |              69  |                                              0  |
|  Constant propagation         |               7  |             157  |                                              0  |
|  Sweep                        |               6  |             104  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1452.859 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
33 Infos, 19 Warnings, 30 Critical Warnings and 1 Errors encountered.
opt_design failed
ERROR: [Opt 31-67] Problem: A LUT2 cell in the design is missing a connection on input pin I1, which is used by the LUT equation. This pin has either been left unconnected in the design or the connection was removed due to the trimming of unused logic. The LUT cell name is: nolabel_line115/nolabel_line31/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output[1]_i_1.
Resolution: Please review the preceding OPT INFO messages that detail what has been trimmed in the design to determine if the removal of unused logic is causing this error. If opt_design is being specified directly, it will need to be rerun with opt_design -verbose to generate detailed INFO messages about trimming.
INFO: [Common 17-206] Exiting Vivado at Thu Dec  7 03:08:36 2023...
