SIM             = icarus
TOPLEVEL_LANG   = verilog
VERILOG_SOURCES = /code/rtl/16qam_mapper.sv
TOPLEVEL        = qam16_mapper_interpolated
MODULE          = test_qam16_mapper_interpolated
PYTHONPATH      = /src
HASH            = 1-create-a-rtl-of-16qam-mapper