// Seed: 1159608549
module module_0;
  assign id_1 = -1'b0;
  supply1 id_2 = id_1;
  wire id_3, id_4;
  assign id_2 = 1'b0;
  wire id_5;
  wire \id_6 ;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_4;
  wire id_5, id_6;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  input wire id_10;
  inout wire id_9;
  input wire id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_11;
  module_0 modCall_1 ();
  wire id_12;
endmodule
