v++ -c -k  xilZstdCompressDataMover -I/home/jiong/bsc-project/components/security/include -I/home/jiong/bsc-project/kernels/security/include -I/home/jiong/bsc-project/components/data_compression/include -I/home/jiong/bsc-project/kernels/data_compression/include /home/jiong/bsc-project/kernels/data_compression/src/xilZstdCompressDataMover.cpp -o xilZstdCompressDataMover.xo -t hw -g --platform /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm --log_dir log --report_dir report
v++ -c -k  xilZstdCompressStream -I/home/jiong/bsc-project/components/security/include -I/home/jiong/bsc-project/kernels/security/include -I/home/jiong/bsc-project/components/data_compression/include -I/home/jiong/bsc-project/kernels/data_compression/include /home/jiong/bsc-project/kernels/data_compression/src/xilZstdCompressStream.cpp -o xilZstdCompressStream.xo -t hw -g --platform /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm --log_dir log --report_dir report -DFREE_RUNNING_KERNEL
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_compress/report/xilZstdCompressDataMover
	Log files: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_compress/log/xilZstdCompressDataMover
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_compress/report/xilZstdCompressStream
	Log files: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_compress/log/xilZstdCompressStream
Running Dispatch Server on port:36943
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_compress/xilZstdCompressDataMover.xo.compile_summary, at Sun Jan  8 00:55:15 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Sun Jan  8 00:55:15 2023
Running Dispatch Server on port:39793
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_compress/xilZstdCompressStream.xo.compile_summary, at Sun Jan  8 00:55:17 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Sun Jan  8 00:55:17 2023
Running Rule Check Server on port:45849
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_compress/report/xilZstdCompressDataMover/v++_compile_xilZstdCompressDataMover_guidance.html', at Sun Jan  8 00:55:18 2023
INFO: [v++ 60-895]   Target platform: /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/hw/xilinx_zcu106_base_202010_1.xsa'
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [v++ 60-242] Creating kernel: 'xilZstdCompressDataMover'
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
Running Rule Check Server on port:40815
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_compress/report/xilZstdCompressStream/v++_compile_xilZstdCompressStream_guidance.html', at Sun Jan  8 00:55:20 2023
INFO: [v++ 60-895]   Target platform: /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/hw/xilinx_zcu106_base_202010_1.xsa'
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [v++ 60-242] Creating kernel: 'xilZstdCompressStream'
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.

===>The following messages were generated while  performing high-level synthesis for kernel: xilZstdCompressDataMover Log file: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_compress/_x/xilZstdCompressDataMover/xilZstdCompressDataMover/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'mm2s_simple'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'mm2s_simple'
INFO: [v++ 204-61] Pipelining loop 'convInWidthtoV'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'convInWidthtoV'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_51_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_51_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_768_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_768_1'
INFO: [v++ 204-61] Pipelining loop 'stream_upsizer'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'stream_upsizer'
INFO: [v++ 204-61] Pipelining loop 's2mm_eos_inner'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 's2mm_eos_inner'
INFO: [v++ 200-789] **** Estimated Fmax: 205.47 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_compress/report/xilZstdCompressDataMover/system_estimate_xilZstdCompressDataMover.xtxt
INFO: [v++ 60-586] Created xilZstdCompressDataMover.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_compress/xilZstdCompressDataMover.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 1m 51s
INFO: [v++ 60-1653] Closing dispatch client.

===>The following messages were generated while  performing high-level synthesis for kernel: xilZstdCompressStream Log file: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_compress/_x/xilZstdCompressStream/xilZstdCompressStream/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'axi_to_hls'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'axi_to_hls'
INFO: [v++ 204-61] Pipelining loop 'send_in_block'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'send_in_block'
INFO: [v++ 204-61] Pipelining loop 'send_block'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'send_block'
INFO: [v++ 204-61] Pipelining loop 'stream_upsizer_main'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'stream_upsizer_main'
INFO: [v++ 204-61] Pipelining loop 'dict_flush'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'dict_flush'
INFO: [v++ 204-61] Pipelining loop 'lz_fill_present_win'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_fill_present_win'
INFO: [v++ 204-61] Pipelining loop 'lz_fill_circular_buf'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_fill_circular_buf'
INFO: [v++ 204-61] Pipelining loop 'lz_compress'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6, loop 'lz_compress'
INFO: [v++ 204-61] Pipelining loop 'lz_compress_leftover'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_compress_leftover'
INFO: [v++ 204-61] Pipelining loop 'lz_left_bytes'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_left_bytes'
INFO: [v++ 204-61] Pipelining loop 'lz_booster_init_buf'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_booster_init_buf'
INFO: [v++ 204-61] Pipelining loop 'lz_booster'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'lz_booster'
INFO: [v++ 204-61] Pipelining loop 'lz_booster_left_bytes'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_booster_left_bytes'
INFO: [v++ 204-61] Pipelining loop 'lit_freq_init'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'lit_freq_init'
INFO: [v++ 204-61] Pipelining loop 'zstd_lz77_divide'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'zstd_lz77_divide'
INFO: [v++ 204-61] Pipelining loop 'write_lit_freq'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'write_lit_freq'
INFO: [v++ 204-61] Pipelining loop 'write_lln_freq'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'write_lln_freq'
INFO: [v++ 204-61] Pipelining loop 'write_ofs_freq'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'write_ofs_freq'
INFO: [v++ 204-61] Pipelining loop 'write_mln_freq'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'write_mln_freq'
INFO: [v++ 204-61] Pipelining loop 'skip_pass_raw_block_loop'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'skip_pass_raw_block_loop'
INFO: [v++ 204-61] Pipelining loop 'stream_upsizer_main'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'stream_upsizer_main'
INFO: [v++ 204-61] Pipelining loop 'downsizer_assign'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'downsizer_assign'
INFO: [v++ 204-61] Pipelining loop 'pre_proc_lit_main.1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'pre_proc_lit_main.1'
INFO: [v++ 204-61] Pipelining loop 'write_stream_sizes'.
INFO: [v++ 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'write_stream_sizes'
INFO: [v++ 204-61] Pipelining loop 'rev_lit_loop_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'rev_lit_loop_1'
INFO: [v++ 204-61] Pipelining loop 'rev_lit_loop_overlap'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'rev_lit_loop_overlap'
INFO: [v++ 204-61] Pipelining loop 'rev_lit_loop_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'rev_lit_loop_5'
INFO: [v++ 204-61] Pipelining loop 'dsz_litlen'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'dsz_litlen'
INFO: [v++ 204-61] Pipelining loop 'reverse_seq_stream'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'reverse_seq_stream'
INFO: [v++ 204-61] Pipelining loop 'upsz_litlen'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'upsz_litlen'
INFO: [v++ 204-61] Pipelining loop 'filter'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'filter'
INFO: [v++ 204-61] Pipelining loop 'init_histogram'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'init_histogram'
INFO: [v++ 204-61] Pipelining loop 'compute_histogram'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'compute_histogram'
INFO: [v++ 204-61] Pipelining loop 'find_digit_location'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'find_digit_location'
INFO: [v++ 204-61] Pipelining loop 're_sort'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 're_sort'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_1187_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_1187_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_2317_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_2317_1'
INFO: [v++ 204-61] Pipelining loop 'init_buffers'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'init_buffers'
INFO: [v++ 204-61] Pipelining loop 'create_heap'.
INFO: [v++ 200-1470] Pipelining result : Target II = 3, Final II = 3, Depth = 3, loop 'create_heap'
INFO: [v++ 204-61] Pipelining loop 'traverse_tree'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'traverse_tree'
INFO: [v++ 204-61] Pipelining loop 'canonize_inner'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'canonize_inner'
INFO: [v++ 204-61] Pipelining loop 'find_uniq_blen_count'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'find_uniq_blen_count'
INFO: [v++ 204-61] Pipelining loop 'hflkpt_initial_codegen'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'hflkpt_initial_codegen'
INFO: [v++ 204-61] Pipelining loop 'assign_codewords_sm'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'assign_codewords_sm'
INFO: [v++ 204-61] Pipelining loop 'distribute_code_loop'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'distribute_code_loop'
INFO: [v++ 204-61] Pipelining loop 'send_weights'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'send_weights'
INFO: [v++ 204-61] Pipelining loop 'send_weight_freq'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'send_weight_freq'
INFO: [v++ 204-61] Pipelining loop 'write_last_seq'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'write_last_seq'
INFO: [v++ 204-61] Pipelining loop 'write_inp_freq'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'write_inp_freq'
INFO: [v++ 204-61] Pipelining loop 'norm_count'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6, loop 'norm_count'
INFO: [v++ 204-61] Pipelining loop 'norm_tbl_outer_loop.1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'norm_tbl_outer_loop.1'
INFO: [v++ 204-61] Pipelining loop 'read_last_seq'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'read_last_seq'
INFO: [v++ 204-61] Pipelining loop 'init_norm_table'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'init_norm_table'
INFO: [v++ 204-61] Pipelining loop 'read_in_freq'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'read_in_freq'
INFO: [v++ 204-61] Pipelining loop 'write_norm_table'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'write_norm_table'
INFO: [v++ 204-61] Pipelining loop 'read_norm_table'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'read_norm_table'
INFO: [v++ 204-61] Pipelining loop 'gen_fse_header_bitstream'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'gen_fse_header_bitstream'
INFO: [v++ 204-61] Pipelining loop 'fetg_read_norm_tbl'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'fetg_read_norm_tbl'
INFO: [v++ 204-61] Pipelining loop 'fse_gen_symbol_start_pos'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'fse_gen_symbol_start_pos'
INFO: [v++ 204-61] Pipelining loop 'fse_spread_symbols'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'fse_spread_symbols'
INFO: [v++ 204-61] Pipelining loop 'build_table'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'build_table'
INFO: [v++ 204-61] Pipelining loop 'send_state_table'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'send_state_table'
INFO: [v++ 204-61] Pipelining loop 'build_sym_transformation_table'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'build_sym_transformation_table'
INFO: [v++ 204-61] Pipelining loop 'sep_lit_seq_fseTableStreams'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'sep_lit_seq_fseTableStreams'
INFO: [v++ 204-61] Pipelining loop 'get_lit_streams_size'.
INFO: [v++ 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'get_lit_streams_size'
INFO: [v++ 204-61] Pipelining loop 'read_hfc_table'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'read_hfc_table'
INFO: [v++ 204-61] Pipelining loop 'huff_encode'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'huff_encode'
INFO: [v++ 204-61] Pipelining loop 'hf_bitPacking'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'hf_bitPacking'
INFO: [v++ 204-61] Pipelining loop 'read_hf_weights'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'read_hf_weights'
INFO: [v++ 204-61] Pipelining loop 'read_fse_tables'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'read_fse_tables'
INFO: [v++ 204-61] Pipelining loop 'fse_lit_encode_outer.3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'fse_lit_encode_outer.3'
INFO: [v++ 204-61] Pipelining loop 'fse_lit_encode'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 5, loop 'fse_lit_encode'
INFO: [v++ 204-61] Pipelining loop 'write_rem_bytes'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'write_rem_bytes'
INFO: [v++ 204-61] Pipelining loop 'fetch_sequence_codes'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'fetch_sequence_codes'
INFO: [v++ 204-61] Pipelining loop 'read_fse_tables'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'read_fse_tables'
INFO: [v++ 204-61] Pipelining loop 'read_fse_tables'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'read_fse_tables'
INFO: [v++ 204-61] Pipelining loop 'fse_encode_seq_codes'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'fse_encode_seq_codes'
INFO: [v++ 204-61] Pipelining loop 'seq_fse_bit_packing'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'seq_fse_bit_packing'
INFO: [v++ 204-61] Pipelining loop 'downsizer_assign'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'downsizer_assign'
INFO: [v++ 204-61] Pipelining loop 'buffer_llofml_fsebs'.
WARNING: [v++ 200-885] Unable to schedule 'store' operation ('fseHdrBuf_addr_1_write_ln162', /home/jiong/bsc-project/components/data_compression/include/zstd_compress.hpp:162) of variable 'fhVal_data_V_1_0', /home/jiong/bsc-project/components/data_compression/include/zstd_compress.hpp:152 on array 'fseHdrBuf' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'fseHdrBuf'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-885.html
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'buffer_llofml_fsebs'
INFO: [v++ 204-61] Pipelining loop 'lz_meta_collect'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_meta_collect'
INFO: [v++ 204-61] Pipelining loop 'bsCol_main.2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'bsCol_main.2'
INFO: [v++ 204-61] Pipelining loop 'send_lit_fse_header'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'send_lit_fse_header'
INFO: [v++ 204-61] Pipelining loop 'send_lit_fse_bitstream'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'send_lit_fse_bitstream'
INFO: [v++ 204-61] Pipelining loop 'read_huf_strm_sizes'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'read_huf_strm_sizes'
INFO: [v++ 204-61] Pipelining loop 'send_huf_lit_bitstream'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'send_huf_lit_bitstream'
INFO: [v++ 204-61] Pipelining loop 'send_llof_fse_header_bs'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'send_llof_fse_header_bs'
INFO: [v++ 204-61] Pipelining loop 'send_seq_fse_bitstream'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'send_seq_fse_bitstream'
INFO: [v++ 204-61] Pipelining loop 'send_frame_header'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'send_frame_header'
INFO: [v++ 204-61] Pipelining loop 'read_meta_sizes'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'read_meta_sizes'
INFO: [v++ 204-61] Pipelining loop 'write_lit_sec_hdr'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'write_lit_sec_hdr'
INFO: [v++ 204-61] Pipelining loop 'write_lithd_fse_data'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'write_lithd_fse_data'
INFO: [v++ 204-61] Pipelining loop 'send_seq_fse_hdrs'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'send_seq_fse_hdrs'
INFO: [v++ 204-61] Pipelining loop 'write_or_skip_cmp_blk_data'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'write_or_skip_cmp_blk_data'
INFO: [v++ 204-61] Pipelining loop 'downsizer_assign'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'downsizer_assign'
INFO: [v++ 204-61] Pipelining loop 'write_frame_header'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'write_frame_header'
INFO: [v++ 204-61] Pipelining loop 'write_or_skip_cmp_blk_data'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'write_or_skip_cmp_blk_data'
INFO: [v++ 204-61] Pipelining loop 'write_raw_blk_data'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'write_raw_blk_data'
INFO: [v++ 204-61] Pipelining loop 'hls_to_axi'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'hls_to_axi'
INFO: [v++ 200-789] **** Estimated Fmax: 205.04 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_compress/report/xilZstdCompressStream/system_estimate_xilZstdCompressStream.xtxt
INFO: [v++ 60-586] Created xilZstdCompressStream.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_compress/xilZstdCompressStream.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 9m 30s
INFO: [v++ 60-1653] Closing dispatch client.
v++ -l xilZstdCompressDataMover.xo xilZstdCompressStream.xo -o zstd_compress.xclbin -t hw -g --platform /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm --config config_link.cfg --optimize 2
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

ERROR: [v++ 60-633] Failed to collect compute units: The number specified and the list of compute units do not match: xilZstdCompressStream:2:xilZstdCompressStream_1, xilZstdCompressStream_2
INFO: [v++ 60-1662] Stopping dispatch session having empty uuid.
INFO: [v++ 60-1653] Closing dispatch client.
v++ -l xilZstdCompressDataMover.xo xilZstdCompressStream.xo -o zstd_compress.xclbin -t hw -g --platform /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm --config config_link.cfg --optimize 2
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_compress/_x/reports/link
	Log files: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_compress/_x/logs/link
Running Dispatch Server on port:37869
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_compress/zstd_compress.xclbin.link_summary, at Sun Jan  8 01:09:28 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Sun Jan  8 01:09:28 2023
Running Rule Check Server on port:43427
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_compress/_x/reports/link/v++_link_zstd_compress_guidance.html', at Sun Jan  8 01:09:29 2023
INFO: [v++ 60-895]   Target platform: /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/hw/xilinx_zcu106_base_202010_1.xsa'
INFO: [v++ 60-629] Linking for hardware target
INFO: [v++ 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [01:09:34] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_compress/xilZstdCompressDataMover.xo --xo /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_compress/xilZstdCompressStream.xo --config /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_compress/_x/link/int/syslinkConfig.ini --xpfm /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm --target hw --output_dir /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_compress/_x/link/int --temp_dir /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_compress/_x/link/sys_link
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_compress/_x/link/run_link
INFO: [SYSTEM_LINK 60-1316] Initiating connection to rulecheck server, at Sun Jan  8 01:09:38 2023
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_compress/xilZstdCompressDataMover.xo
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_compress/xilZstdCompressStream.xo
INFO: [SYSTEM_LINK 82-53] Creating IP database /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_compress/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [01:09:38] build_xd_ip_db started: /share/xilinx/Vitis/2020.2/bin/build_xd_ip_db -ip_search 0  -sds-pf /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_compress/_x/link/sys_link/xilinx_zcu106_base_202010_1.hpfm -clkid 0 -ip /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_compress/_x/link/sys_link/iprepo/xilinx_com_hls_xilZstdCompressDataMover_1_0,xilZstdCompressDataMover -ip /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_compress/_x/link/sys_link/iprepo/xilinx_com_hls_xilZstdCompressStream_1_0,xilZstdCompressStream -o /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_compress/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [01:09:53] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 1620.562 ; gain = 0.000 ; free physical = 81508 ; free virtual = 187840
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_compress/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [01:09:53] cfgen started: /share/xilinx/Vitis/2020.2/bin/cfgen  -nk xilZstdCompressStream:2:xilZstdCompressStream_1.xilZstdCompressStream_2 -nk xilZstdCompressDataMover:2:xilZstdCompressDataMover_1.xilZstdCompressDataMover_2 -sc xilZstdCompressDataMover_1.origStream:xilZstdCompressStream_1.axiInStream -sc xilZstdCompressStream_1.axiOutStream:xilZstdCompressDataMover_1.destStream -sc xilZstdCompressDataMover_2.origStream:xilZstdCompressStream_2.axiInStream -sc xilZstdCompressStream_2.axiOutStream:xilZstdCompressDataMover_2.destStream -dmclkid 0 -r /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_compress/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_compress/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: xilZstdCompressStream, num: 2  {xilZstdCompressStream_1 xilZstdCompressStream_2}
INFO: [CFGEN 83-0]   kernel: xilZstdCompressDataMover, num: 2  {xilZstdCompressDataMover_1 xilZstdCompressDataMover_2}
INFO: [CFGEN 83-0] Stream Specs: 
INFO: [CFGEN 83-0]   xilZstdCompressDataMover_1.origStream => xilZstdCompressStream_1.axiInStream
INFO: [CFGEN 83-0]   xilZstdCompressStream_1.axiOutStream => xilZstdCompressDataMover_1.destStream
INFO: [CFGEN 83-0]   xilZstdCompressDataMover_2.origStream => xilZstdCompressStream_2.axiInStream
INFO: [CFGEN 83-0]   xilZstdCompressStream_2.axiOutStream => xilZstdCompressDataMover_2.destStream
INFO: [CFGEN 83-2226] Inferring mapping for argument xilZstdCompressDataMover_1.in to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument xilZstdCompressDataMover_1.out to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument xilZstdCompressDataMover_1.outputSize to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument xilZstdCompressDataMover_2.in to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument xilZstdCompressDataMover_2.out to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument xilZstdCompressDataMover_2.outputSize to HP0
INFO: [SYSTEM_LINK 82-37] [01:10:04] cfgen finished successfully
Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1620.562 ; gain = 0.000 ; free physical = 78834 ; free virtual = 185179
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [01:10:04] cf2bd started: /share/xilinx/Vitis/2020.2/bin/cf2bd  --linux --trace_buffer 1024 --input_file /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_compress/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_compress/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_compress/_x/link/sys_link/_sysl/.xsd --temp_dir /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_compress/_x/link/sys_link --output_dir /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_compress/_x/link/int
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_compress/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_compress/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -dn dr -dp /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_compress/_x/link/sys_link/_sysl/.xsd
INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [01:10:15] cf2bd finished successfully
Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1620.562 ; gain = 0.000 ; free physical = 74195 ; free virtual = 180551
INFO: [v++ 60-1441] [01:10:15] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:46 ; elapsed = 00:00:41 . Memory (MB): peak = 1577.559 ; gain = 0.000 ; free physical = 74225 ; free virtual = 180577
INFO: [v++ 60-1443] [01:10:15] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_compress/_x/link/int/sdsl.dat -rtd /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_compress/_x/link/int/cf2sw.rtd -nofilter /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_compress/_x/link/int/cf2sw_full.rtd -xclbin /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_compress/_x/link/int/xclbin_orig.xml -o /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_compress/_x/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_compress/_x/link/run_link
INFO: [v++ 60-1441] [01:10:21] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1577.559 ; gain = 0.000 ; free physical = 70395 ; free virtual = 176764
INFO: [v++ 60-1443] [01:10:21] Run run_link: Step rtd2_system_diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_compress/_x/link/run_link
INFO: [v++ 60-1441] [01:10:25] Run run_link: Step rtd2_system_diagram: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 1577.559 ; gain = 0.000 ; free physical = 70905 ; free virtual = 177268
INFO: [v++ 60-1443] [01:10:25] Run run_link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -t hw -f /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm -g --remote_ip_cache /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_compress/.ipcache --output_dir /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_compress/_x/link/int --log_dir /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_compress/_x/logs/link --report_dir /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_compress/_x/reports/link --config /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_compress/_x/link/int/vplConfig.ini -k /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_compress/_x/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_compress/_x/link --no-info --iprepo /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_compress/_x/link/int/xo/ip_repo/xilinx_com_hls_xilZstdCompressStream_1_0 --iprepo /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_compress/_x/link/int/xo/ip_repo/xilinx_com_hls_xilZstdCompressDataMover_1_0 --messageDb /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_compress/_x/link/run_link/vpl.pb /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_compress/_x/link/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_compress/_x/link/run_link

****** vpl v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file '/home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_compress/_x/link/int/kernel_info.dat'.
INFO: [VPL 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [VPL 60-1032] Extracting hardware platform to /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_compress/_x/link/vivado/vpl/.local/hw_platform
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
[01:10:56] Run vpl: Step create_project: Started
Creating Vivado project.
[01:11:13] Run vpl: Step create_project: Completed
[01:11:13] Run vpl: Step create_bd: Started
[01:11:35] Run vpl: Step create_bd: Completed
[01:11:35] Run vpl: Step update_bd: Started
[01:11:36] Run vpl: Step update_bd: Completed
[01:11:36] Run vpl: Step generate_target: Started
[01:12:52] Run vpl: Step generate_target: RUNNING...
[01:13:46] Run vpl: Step generate_target: Completed
[01:13:46] Run vpl: Step config_hw_runs: Started
[01:13:56] Run vpl: Step config_hw_runs: Completed
[01:13:56] Run vpl: Step synth: Started
[01:14:56] Block-level synthesis in progress, 0 of 19 jobs complete, 8 jobs running.
[01:15:27] Block-level synthesis in progress, 0 of 19 jobs complete, 8 jobs running.
[01:15:58] Block-level synthesis in progress, 0 of 19 jobs complete, 8 jobs running.
[01:16:28] Block-level synthesis in progress, 0 of 19 jobs complete, 8 jobs running.
[01:16:58] Block-level synthesis in progress, 0 of 19 jobs complete, 8 jobs running.
[01:17:28] Block-level synthesis in progress, 0 of 19 jobs complete, 8 jobs running.
[01:17:58] Block-level synthesis in progress, 0 of 19 jobs complete, 8 jobs running.
[01:18:29] Block-level synthesis in progress, 0 of 19 jobs complete, 8 jobs running.
[01:18:59] Block-level synthesis in progress, 2 of 19 jobs complete, 6 jobs running.
[01:19:29] Block-level synthesis in progress, 5 of 19 jobs complete, 5 jobs running.
[01:19:59] Block-level synthesis in progress, 6 of 19 jobs complete, 6 jobs running.
[01:20:29] Block-level synthesis in progress, 7 of 19 jobs complete, 7 jobs running.
[01:20:59] Block-level synthesis in progress, 9 of 19 jobs complete, 5 jobs running.
[01:21:30] Block-level synthesis in progress, 9 of 19 jobs complete, 7 jobs running.
[01:22:00] Block-level synthesis in progress, 11 of 19 jobs complete, 5 jobs running.
[01:22:30] Block-level synthesis in progress, 12 of 19 jobs complete, 4 jobs running.
[01:23:01] Block-level synthesis in progress, 12 of 19 jobs complete, 4 jobs running.
[01:23:31] Block-level synthesis in progress, 13 of 19 jobs complete, 3 jobs running.
[01:24:01] Block-level synthesis in progress, 15 of 19 jobs complete, 2 jobs running.
[01:24:31] Block-level synthesis in progress, 15 of 19 jobs complete, 2 jobs running.
[01:25:02] Block-level synthesis in progress, 15 of 19 jobs complete, 2 jobs running.
[01:25:32] Block-level synthesis in progress, 15 of 19 jobs complete, 2 jobs running.
[01:26:02] Block-level synthesis in progress, 15 of 19 jobs complete, 2 jobs running.
[01:26:32] Block-level synthesis in progress, 16 of 19 jobs complete, 2 jobs running.
[01:27:02] Block-level synthesis in progress, 17 of 19 jobs complete, 1 job running.
[01:27:33] Block-level synthesis in progress, 17 of 19 jobs complete, 1 job running.
[01:28:03] Block-level synthesis in progress, 17 of 19 jobs complete, 1 job running.
[01:28:33] Block-level synthesis in progress, 17 of 19 jobs complete, 1 job running.
[01:29:03] Block-level synthesis in progress, 17 of 19 jobs complete, 1 job running.
[01:29:33] Block-level synthesis in progress, 17 of 19 jobs complete, 1 job running.
[01:30:04] Block-level synthesis in progress, 17 of 19 jobs complete, 1 job running.
[01:30:34] Block-level synthesis in progress, 17 of 19 jobs complete, 1 job running.
[01:31:04] Block-level synthesis in progress, 17 of 19 jobs complete, 1 job running.
[01:31:34] Block-level synthesis in progress, 17 of 19 jobs complete, 1 job running.
[01:32:05] Block-level synthesis in progress, 17 of 19 jobs complete, 1 job running.
[01:32:35] Block-level synthesis in progress, 17 of 19 jobs complete, 1 job running.
[01:33:05] Block-level synthesis in progress, 17 of 19 jobs complete, 1 job running.
[01:33:36] Block-level synthesis in progress, 17 of 19 jobs complete, 1 job running.
[01:34:06] Block-level synthesis in progress, 17 of 19 jobs complete, 1 job running.
[01:34:36] Block-level synthesis in progress, 17 of 19 jobs complete, 1 job running.
[01:35:06] Block-level synthesis in progress, 17 of 19 jobs complete, 1 job running.
[01:35:36] Block-level synthesis in progress, 17 of 19 jobs complete, 1 job running.
[01:36:07] Block-level synthesis in progress, 18 of 19 jobs complete, 1 job running.
[01:36:37] Block-level synthesis in progress, 19 of 19 jobs complete, 0 jobs running.
[01:37:07] Top-level synthesis in progress.
[01:37:37] Top-level synthesis in progress.
[01:38:08] Top-level synthesis in progress.
[01:38:38] Top-level synthesis in progress.
[01:38:54] Run vpl: Step synth: Completed
[01:38:54] Run vpl: Step impl: Started
[01:43:27] Finished 2nd of 6 tasks (FPGA linking synthesized kernels to platform). Elapsed time: 00h 32m 57s 

[01:43:27] Starting logic optimization..
[01:43:57] Phase 1 Retarget
[01:43:57] Phase 2 Constant propagation
[01:43:57] Phase 3 Sweep
[01:43:57] Phase 4 BUFG optimization
[01:43:57] Phase 5 Shift Register Optimization
[01:43:57] Phase 6 Post Processing Netlist
[01:46:28] Finished 3rd of 6 tasks (FPGA logic optimization). Elapsed time: 00h 03m 01s 

[01:46:28] Starting logic placement..
[01:46:58] Phase 1 Placer Initialization
[01:46:58] Phase 1.1 Placer Initialization Netlist Sorting
[01:46:58] Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
[01:46:58] Phase 1.3 Build Placer Netlist Model
[01:47:29] Phase 1.4 Constrain Clocks/Macros
[01:47:29] Phase 2 Global Placement
[01:47:29] Phase 2.1 Floorplanning
[01:47:59] Phase 2.1.1 Partition Driven Placement
[01:47:59] Phase 2.1.1.1 PBP: Partition Driven Placement
[01:49:30] Phase 2.1.1.2 PBP: Clock Region Placement
[01:49:30] Phase 2.1.1.3 PBP: Discrete Incremental
[01:49:30] Phase 2.1.1.4 PBP: Compute Congestion
[01:49:30] Phase 2.1.1.5 PBP: Macro Placement
[01:49:30] Phase 2.1.1.6 PBP: UpdateTiming
[01:49:30] Phase 2.1.1.7 PBP: Add part constraints
[01:49:30] Phase 2.2 Update Timing before SLR Path Opt
[01:49:30] Phase 2.3 Global Placement Core
[01:52:32] Phase 2.3.1 Physical Synthesis In Placer
[01:53:33] Phase 3 Detail Placement
[01:53:33] Phase 3.1 Commit Multi Column Macros
[01:53:33] Phase 3.2 Commit Most Macros & LUTRAMs
[01:53:33] Phase 3.3 Small Shape DP
[01:53:33] Phase 3.3.1 Small Shape Clustering
[01:54:03] Phase 3.3.2 Flow Legalize Slice Clusters
[01:54:03] Phase 3.3.3 Slice Area Swap
[01:55:04] Phase 3.4 Re-assign LUT pins
[01:55:34] Phase 3.5 Pipeline Register Optimization
[01:55:34] Phase 4 Post Placement Optimization and Clean-Up
[01:55:34] Phase 4.1 Post Commit Optimization
[01:56:05] Phase 4.1.1 Post Placement Optimization
[01:56:05] Phase 4.1.1.1 BUFG Insertion
[01:56:05] Phase 1 Physical Synthesis Initialization
[01:56:35] Phase 4.2 Post Placement Cleanup
[01:56:35] Phase 4.3 Placer Reporting
[01:56:35] Phase 4.3.1 Print Estimated Congestion
[01:56:35] Phase 4.4 Final Placement Cleanup
[01:57:06] Finished 4th of 6 tasks (FPGA logic placement). Elapsed time: 00h 10m 37s 

[01:57:06] Starting logic routing..
[01:57:36] Phase 1 Build RT Design
[01:58:07] Phase 2 Router Initialization
[01:58:07] Phase 2.1 Fix Topology Constraints
[01:58:07] Phase 2.2 Pre Route Cleanup
[01:58:07] Phase 2.3 Global Clock Net Routing
[01:58:37] Phase 2.4 Update Timing
[01:59:38] Phase 3 Initial Routing
[01:59:38] Phase 3.1 Global Routing
[02:00:09] Phase 4 Rip-up And Reroute
[02:00:09] Phase 4.1 Global Iteration 0
[02:07:44] Phase 4.2 Global Iteration 1
[02:08:15] Phase 5 Delay and Skew Optimization
[02:08:15] Phase 5.1 Delay CleanUp
[02:08:15] Phase 5.1.1 Update Timing
[02:08:45] Phase 5.2 Clock Skew Optimization
[02:08:45] Phase 6 Post Hold Fix
[02:08:45] Phase 6.1 Hold Fix Iter
[02:08:45] Phase 6.1.1 Update Timing
[02:09:15] Phase 7 Route finalize
[02:09:15] Phase 8 Verifying routed nets
[02:09:15] Phase 9 Depositing Routes
[02:09:46] Phase 10 Post Router Timing
[02:09:46] Finished 5th of 6 tasks (FPGA routing). Elapsed time: 00h 12m 40s 

[02:09:46] Starting bitstream generation..
[02:13:18] Creating bitmap...
[02:13:48] Writing bitstream ./zcu106_base_wrapper.bit...
[02:13:48] Finished 6th of 6 tasks (FPGA bitstream generation). Elapsed time: 00h 04m 01s 
[02:13:47] Run vpl: Step impl: Completed
[02:13:48] Run vpl: FINISHED. Run Status: impl Complete!
INFO: [v++ 60-1441] [02:13:48] Run run_link: Step vpl: Completed
Time (s): cpu = 00:00:44 ; elapsed = 01:03:23 . Memory (MB): peak = 1577.559 ; gain = 0.000 ; free physical = 92746 ; free virtual = 200971
INFO: [v++ 60-1443] [02:13:48] Run run_link: Step rtdgen: Started
INFO: [v++ 60-1453] Command Line: rtdgen
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_compress/_x/link/run_link
INFO: [v++ 60-1453] Command Line: cf2sw -a /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_compress/_x/link/int/address_map.xml -sdsl /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_compress/_x/link/int/sdsl.dat -xclbin /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_compress/_x/link/int/xclbin_orig.xml -rtd /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_compress/_x/link/int/zstd_compress.rtd -o /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_compress/_x/link/int/zstd_compress.xml
INFO: [v++ 60-1652] Cf2sw returned exit code: 0
INFO: [v++ 60-2311] HPISystemDiagram::writeSystemDiagramAfterRunningVivado, rtdInputFilePath: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_compress/_x/link/int/zstd_compress.rtd
INFO: [v++ 60-2312] HPISystemDiagram::writeSystemDiagramAfterRunningVivado, systemDiagramOutputFilePath: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_compress/_x/link/int/systemDiagramModelSlrBaseAddress.json
INFO: [v++ 60-1618] Launching 
INFO: [v++ 60-1441] [02:13:57] Run run_link: Step rtdgen: Completed
Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1577.559 ; gain = 0.000 ; free physical = 93603 ; free virtual = 201848
INFO: [v++ 60-1443] [02:13:57] Run run_link: Step xclbinutil: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --add-section BITSTREAM:RAW:/home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_compress/_x/link/int/system.bit --force --target hw --key-value SYS:dfx_enable:false --add-section :JSON:/home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_compress/_x/link/int/zstd_compress.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_compress/_x/link/int/zstd_compress_xml.rtd --add-section BUILD_METADATA:JSON:/home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_compress/_x/link/int/zstd_compress_build.rtd --add-section EMBEDDED_METADATA:RAW:/home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_compress/_x/link/int/zstd_compress.xml --add-section SYSTEM_METADATA:RAW:/home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_compress/_x/link/int/systemDiagramModelSlrBaseAddress.json --key-value SYS:PlatformVBNV:xilinx_zcu106_zcu106_base_1_0 --output /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_compress/zstd_compress.xclbin
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_compress/_x/link/run_link
XRT Build Version: 2.12.427 (2021.2)
       Build Date: 2021-10-08 22:06:50
          Hash ID: 2719b6027e185000fc49783171631db03fc0ef79
Creating a default 'in-memory' xclbin image.

Section: 'BITSTREAM'(0) was successfully added.
Size   : 19311216 bytes
Format : RAW
File   : '/home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_compress/_x/link/int/system.bit'

Section: 'MEM_TOPOLOGY'(6) was successfully added.
Format : JSON
File   : 'mem_topology'

Section: 'IP_LAYOUT'(8) was successfully added.
Format : JSON
File   : 'ip_layout'

Section: 'CONNECTIVITY'(7) was successfully added.
Format : JSON
File   : 'connectivity'
WARNING: Skipping CLOCK_FREQ_TOPOLOGY section for count size is zero.
WARNING: Section 'CLOCK_FREQ_TOPOLOGY' content is empty.  No data in the given JSON file.

Section: 'CLOCK_FREQ_TOPOLOGY'(11) was empty.  No action taken.
Format : JSON
File   : '/home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_compress/_x/link/int/zstd_compress_xml.rtd'

Section: 'BUILD_METADATA'(14) was successfully added.
Size   : 4146 bytes
Format : JSON
File   : '/home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_compress/_x/link/int/zstd_compress_build.rtd'

Section: 'EMBEDDED_METADATA'(2) was successfully added.
Size   : 64959 bytes
Format : RAW
File   : '/home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_compress/_x/link/int/zstd_compress.xml'

Section: 'SYSTEM_METADATA'(22) was successfully added.
Size   : 14822 bytes
Format : RAW
File   : '/home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_compress/_x/link/int/systemDiagramModelSlrBaseAddress.json'
Successfully wrote (19409061 bytes) to the output file: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_compress/zstd_compress.xclbin
Leaving xclbinutil.
INFO: [v++ 60-1441] [02:13:57] Run run_link: Step xclbinutil: Completed
Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.29 . Memory (MB): peak = 1577.559 ; gain = 0.000 ; free physical = 93586 ; free virtual = 201850
INFO: [v++ 60-1443] [02:13:57] Run run_link: Step xclbinutilinfo: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --quiet --force --info /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_compress/zstd_compress.xclbin.info --input /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_compress/zstd_compress.xclbin
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_compress/_x/link/run_link
INFO: [v++ 60-1441] [02:13:58] Run run_link: Step xclbinutilinfo: Completed
Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.81 . Memory (MB): peak = 1577.559 ; gain = 0.000 ; free physical = 93579 ; free virtual = 201844
INFO: [v++ 60-1443] [02:13:58] Run run_link: Step generate_sc_driver: Started
INFO: [v++ 60-1453] Command Line: 
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_compress/_x/link/run_link
INFO: [v++ 60-1441] [02:13:58] Run run_link: Step generate_sc_driver: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1577.559 ; gain = 0.000 ; free physical = 93579 ; free virtual = 201844
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_compress/_x/reports/link/system_estimate_zstd_compress.xtxt
INFO: [v++ 60-2397] Platform default or user specified output type sd_card detected but is not a supported output for v++ --link. Use the v++ --package option instead to create SD card output.
INFO: [v++ 60-586] Created zstd_compress.xclbin
INFO: [v++ 60-1307] Run completed. Additional information can be found in:
	Guidance: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_compress/_x/reports/link/v++_link_zstd_compress_guidance.html
	Timing Report: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_compress/_x/reports/link/imp/impl_1_zcu106_base_wrapper_timing_summary_routed.rpt
	Vivado Log: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_compress/_x/logs/link/vivado.log
	Steps Log File: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_compress/_x/logs/link/link.steps.log

INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_compress/zstd_compress.xclbin.link_summary 
INFO: [v++ 60-791] Total elapsed time: 1h 4m 41s
INFO: [v++ 60-1653] Closing dispatch client.
