Classic Timing Analyzer report for sisau
Sun May 19 13:10:58 2024
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. Clock Setup: 'senzon_1'
  8. Clock Setup: 'senzor_5'
  9. Clock Hold: 'clk'
 10. Clock Hold: 'senzon_1'
 11. Clock Hold: 'senzor_5'
 12. tsu
 13. tco
 14. tpd
 15. th
 16. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                               ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-------------------------------------------------+-------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                                            ; To                                              ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-------------------------------------------------+-------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 5.445 ns                         ; senzor_2                                        ; Logica_miscare:inst6|dreapta                    ; --         ; senzor_4 ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 33.341 ns                        ; Selectie_proba:inst1|circuit[1]                 ; A_IN1_D1                                        ; clk        ; --       ; 0            ;
; Worst-case tpd               ; N/A                                      ; None          ; 15.617 ns                        ; senzor_5                                        ; A_IN1_D1                                        ; --         ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; 10.274 ns                        ; buton_selectie                                  ; debouncing:inst5|inst                           ; --         ; clk      ; 0            ;
; Clock Setup: 'senzon_1'      ; N/A                                      ; None          ; 154.01 MHz ( period = 6.493 ns ) ; afisare_multiplexata:inst17|cifra_zeci[3]       ; afisare_multiplexata:inst17|cifra_zeci[0]       ; senzon_1   ; senzon_1 ; 0            ;
; Clock Setup: 'senzor_5'      ; N/A                                      ; None          ; 170.97 MHz ( period = 5.849 ns ) ; afisare_multiplexata:inst17|cifra_zeci[3]       ; afisare_multiplexata:inst17|cifra_zeci[0]       ; senzor_5   ; senzor_5 ; 0            ;
; Clock Setup: 'clk'           ; N/A                                      ; None          ; 263.78 MHz ( period = 3.791 ns ) ; divizor_frecventa:inst2|divizor_10:inst4|inst9  ; divizor_frecventa:inst2|divizor_10:inst4|inst12 ; clk        ; clk      ; 0            ;
; Clock Hold: 'clk'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; afisare_multiplexata:inst17|generator_adresa[1] ; afisare_multiplexata:inst17|D3                  ; clk        ; clk      ; 89           ;
; Clock Hold: 'senzon_1'       ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; afisare_multiplexata:inst17|cifra_zeci[0]       ; afisare_multiplexata:inst17|cifra_zeci[3]       ; senzon_1   ; senzon_1 ; 16           ;
; Clock Hold: 'senzor_5'       ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; afisare_multiplexata:inst17|cifra_zeci[0]       ; afisare_multiplexata:inst17|cifra_zeci[3]       ; senzor_5   ; senzor_5 ; 16           ;
; Total number of failed paths ;                                          ;               ;                                  ;                                                 ;                                                 ;            ;          ; 121          ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-------------------------------------------------+-------------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C5T144C8        ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; senzon_1        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; senzor_5        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; senzor_2        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; senzor_4        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; senzor_3        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                                                                               ;
+-------+------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                 ; To                                                                   ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 263.78 MHz ( period = 3.791 ns )               ; divizor_frecventa:inst2|divizor_10:inst4|inst9                       ; divizor_frecventa:inst2|divizor_10:inst4|inst12                      ; clk        ; clk      ; None                        ; None                      ; 1.914 ns                ;
; N/A   ; 295.51 MHz ( period = 3.384 ns )               ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst11  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 1.513 ns                ;
; N/A   ; 309.89 MHz ( period = 3.227 ns )               ; divizor_frecventa:inst2|divizor_10:inst4|inst9                       ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 1.356 ns                ;
; N/A   ; 326.05 MHz ( period = 3.067 ns )               ; divizor_frecventa:inst2|divizor_10:inst4|inst10                      ; divizor_frecventa:inst2|divizor_10:inst4|inst12                      ; clk        ; clk      ; None                        ; None                      ; 1.190 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.475 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst10  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 1.046 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst11 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.454 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst4|inst11                      ; divizor_frecventa:inst2|divizor_10:inst4|inst12                      ; clk        ; clk      ; None                        ; None                      ; 1.036 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst10 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.043 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Selectie_proba:inst1|circuit[1]                                      ; Selectie_proba:inst1|led1                                            ; clk        ; clk      ; None                        ; None                      ; 1.465 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Selectie_proba:inst1|circuit[0]                                      ; Selectie_proba:inst1|led1                                            ; clk        ; clk      ; None                        ; None                      ; 1.352 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Selectie_proba:inst1|circuit[1]                                      ; Selectie_proba:inst1|led2                                            ; clk        ; clk      ; None                        ; None                      ; 0.943 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Selectie_proba:inst1|circuit[1]                                      ; Selectie_proba:inst1|led3                                            ; clk        ; clk      ; None                        ; None                      ; 0.943 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Selectie_proba:inst1|circuit[0]                                      ; Selectie_proba:inst1|led2                                            ; clk        ; clk      ; None                        ; None                      ; 0.778 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Selectie_proba:inst1|circuit[0]                                      ; Selectie_proba:inst1|circuit[1]                                      ; clk        ; clk      ; None                        ; None                      ; 0.777 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Selectie_proba:inst1|circuit[0]                                      ; Selectie_proba:inst1|led3                                            ; clk        ; clk      ; None                        ; None                      ; 0.774 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; afisare_multiplexata:inst17|generator_adresa[0]                      ; afisare_multiplexata:inst17|generator_adresa[1]                      ; clk        ; clk      ; None                        ; None                      ; 1.275 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst11 ; clk        ; clk      ; None                        ; None                      ; 1.247 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst10 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.244 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst10 ; clk        ; clk      ; None                        ; None                      ; 1.243 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst4|inst12                      ; divizor_frecventa:inst2|divizor_10:inst4|inst12                      ; clk        ; clk      ; None                        ; None                      ; 1.230 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst|inst9                        ; divizor_frecventa:inst2|divizor_10:inst|inst10                       ; clk        ; clk      ; None                        ; None                      ; 1.227 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst10 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst11 ; clk        ; clk      ; None                        ; None                      ; 1.220 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Selectie_proba:inst1|circuit[0]                                      ; Selectie_proba:inst1|circuit[0]                                      ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Selectie_proba:inst1|circuit[1]                                      ; Selectie_proba:inst1|circuit[1]                                      ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst11  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 1.215 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst|inst12                       ; divizor_frecventa:inst2|divizor_10:inst|inst10                       ; clk        ; clk      ; None                        ; None                      ; 0.763 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst4|inst9                       ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst11  ; clk        ; clk      ; None                        ; None                      ; 1.207 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst4|inst9                       ; divizor_frecventa:inst2|divizor_10:inst4|inst11                      ; clk        ; clk      ; None                        ; None                      ; 1.206 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst4|inst9                       ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst10  ; clk        ; clk      ; None                        ; None                      ; 1.205 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.199 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst11 ; clk        ; clk      ; None                        ; None                      ; 1.192 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst10 ; clk        ; clk      ; None                        ; None                      ; 1.191 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst10 ; clk        ; clk      ; None                        ; None                      ; 1.189 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.187 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst9   ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst10  ; clk        ; clk      ; None                        ; None                      ; 1.183 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_5:inst3|inst                         ; divizor_frecventa:inst2|divizor_5:inst3|inst2                        ; clk        ; clk      ; None                        ; None                      ; 1.182 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst|inst10                       ; divizor_frecventa:inst2|divizor_10:inst|inst11                       ; clk        ; clk      ; None                        ; None                      ; 1.181 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst9   ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst11  ; clk        ; clk      ; None                        ; None                      ; 1.179 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst11 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.177 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst10 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst11 ; clk        ; clk      ; None                        ; None                      ; 1.176 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst10 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.167 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; debouncing:inst16|inst                                               ; debouncing:inst16|inst1                                              ; clk        ; clk      ; None                        ; None                      ; 1.161 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.142 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst9   ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 1.137 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; debouncing:inst5|inst                                                ; debouncing:inst5|inst1                                               ; clk        ; clk      ; None                        ; None                      ; 0.902 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst4|inst9                       ; divizor_frecventa:inst2|divizor_10:inst4|inst10                      ; clk        ; clk      ; None                        ; None                      ; 0.779 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst10 ; clk        ; clk      ; None                        ; None                      ; 0.766 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst10 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst11 ; clk        ; clk      ; None                        ; None                      ; 0.765 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst11 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 0.764 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst11 ; clk        ; clk      ; None                        ; None                      ; 0.758 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst10 ; clk        ; clk      ; None                        ; None                      ; 0.758 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst10 ; clk        ; clk      ; None                        ; None                      ; 0.757 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst11 ; clk        ; clk      ; None                        ; None                      ; 0.757 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst|inst9                        ; divizor_frecventa:inst2|divizor_10:inst|inst11                       ; clk        ; clk      ; None                        ; None                      ; 0.757 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst10  ; clk        ; clk      ; None                        ; None                      ; 0.756 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst10  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst11  ; clk        ; clk      ; None                        ; None                      ; 0.756 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst10  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst11  ; clk        ; clk      ; None                        ; None                      ; 0.755 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; START_STOP:inst15|inst                                               ; START_STOP:inst15|inst                                               ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst10  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 0.752 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst10 ; clk        ; clk      ; None                        ; None                      ; 0.752 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst10 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst4|inst10                      ; divizor_frecventa:inst2|divizor_10:inst4|inst11                      ; clk        ; clk      ; None                        ; None                      ; 0.749 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_5:inst3|inst                         ; divizor_frecventa:inst2|divizor_5:inst3|inst1                        ; clk        ; clk      ; None                        ; None                      ; 0.748 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_5:inst3|inst2                        ; divizor_frecventa:inst2|divizor_5:inst3|inst                         ; clk        ; clk      ; None                        ; None                      ; 0.747 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst10 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst11 ; clk        ; clk      ; None                        ; None                      ; 0.747 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_5:inst3|inst1                        ; divizor_frecventa:inst2|divizor_5:inst3|inst2                        ; clk        ; clk      ; None                        ; None                      ; 0.744 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst11 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 0.736 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst|inst9                        ; divizor_frecventa:inst2|divizor_10:inst|inst12                       ; clk        ; clk      ; None                        ; None                      ; 1.187 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst|inst10                       ; divizor_frecventa:inst2|divizor_10:inst|inst12                       ; clk        ; clk      ; None                        ; None                      ; 1.173 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_5:inst3|inst2                        ; divizor_frecventa:inst2|divizor_5:inst3|inst2                        ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_5:inst3|inst                         ; divizor_frecventa:inst2|divizor_5:inst3|inst                         ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_5:inst3|inst1                        ; divizor_frecventa:inst2|divizor_5:inst3|inst1                        ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst10 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst10 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst9  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst11 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst11 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst9  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst11 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst11 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst10 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst10 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst11  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst11  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst9   ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst9   ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst10  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst10  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst9  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst11 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst11 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst10 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst10 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst|inst12                       ; divizor_frecventa:inst2|divizor_10:inst|inst12                       ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst9  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst10 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst10 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst11 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst11 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst11  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst11  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst4|inst9                       ; divizor_frecventa:inst2|divizor_10:inst4|inst9                       ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst10  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst10  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst|inst9                        ; divizor_frecventa:inst2|divizor_10:inst|inst9                        ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst|inst10                       ; divizor_frecventa:inst2|divizor_10:inst|inst10                       ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst|inst11                       ; divizor_frecventa:inst2|divizor_10:inst|inst11                       ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst4|inst10                      ; divizor_frecventa:inst2|divizor_10:inst4|inst10                      ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst4|inst11                      ; divizor_frecventa:inst2|divizor_10:inst4|inst11                      ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; afisare_multiplexata:inst17|generator_adresa[0]                      ; afisare_multiplexata:inst17|generator_adresa[0]                      ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; afisare_multiplexata:inst17|generator_adresa[1]                      ; afisare_multiplexata:inst17|generator_adresa[1]                      ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst|inst11                       ; divizor_frecventa:inst2|divizor_10:inst|inst12                       ; clk        ; clk      ; None                        ; None                      ; 0.743 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst10 ; clk        ; clk      ; None                        ; None                      ; 1.390 ns                ;
+-------+------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'senzon_1'                                                                                                                                                                                                                            ;
+-------+----------------------------------+----------------------------------------------+----------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)             ; From                                         ; To                                           ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+----------------------------------+----------------------------------------------+----------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 154.01 MHz ( period = 6.493 ns ) ; afisare_multiplexata:inst17|cifra_zeci[3]    ; afisare_multiplexata:inst17|cifra_zeci[0]    ; senzon_1   ; senzon_1 ; None                        ; None                      ; 1.677 ns                ;
; N/A   ; 154.63 MHz ( period = 6.467 ns ) ; afisare_multiplexata:inst17|cifra_zeci[3]    ; afisare_multiplexata:inst17|cifra_zeci[3]    ; senzon_1   ; senzon_1 ; None                        ; None                      ; 1.652 ns                ;
; N/A   ; 154.66 MHz ( period = 6.466 ns ) ; afisare_multiplexata:inst17|cifra_zeci[3]    ; afisare_multiplexata:inst17|cifra_zeci[1]    ; senzon_1   ; senzon_1 ; None                        ; None                      ; 1.652 ns                ;
; N/A   ; 155.59 MHz ( period = 6.427 ns ) ; afisare_multiplexata:inst17|cifra_zeci[2]    ; afisare_multiplexata:inst17|cifra_zeci[1]    ; senzon_1   ; senzon_1 ; None                        ; None                      ; 1.614 ns                ;
; N/A   ; 155.84 MHz ( period = 6.417 ns ) ; afisare_multiplexata:inst17|cifra_zeci[2]    ; afisare_multiplexata:inst17|cifra_zeci[0]    ; senzon_1   ; senzon_1 ; None                        ; None                      ; 1.602 ns                ;
; N/A   ; 156.32 MHz ( period = 6.397 ns ) ; afisare_multiplexata:inst17|cifra_zeci[2]    ; afisare_multiplexata:inst17|cifra_zeci[3]    ; senzon_1   ; senzon_1 ; None                        ; None                      ; 1.583 ns                ;
; N/A   ; 157.41 MHz ( period = 6.353 ns ) ; afisare_multiplexata:inst17|cifra_zeci[2]    ; afisare_multiplexata:inst17|cifra_zeci[2]    ; senzon_1   ; senzon_1 ; None                        ; None                      ; 1.615 ns                ;
; N/A   ; 158.15 MHz ( period = 6.323 ns ) ; afisare_multiplexata:inst17|cifra_zeci[3]    ; afisare_multiplexata:inst17|cifra_zeci[2]    ; senzon_1   ; senzon_1 ; None                        ; None                      ; 1.584 ns                ;
; N/A   ; 161.06 MHz ( period = 6.209 ns ) ; afisare_multiplexata:inst17|cifra_zeci[1]    ; afisare_multiplexata:inst17|cifra_zeci[1]    ; senzon_1   ; senzon_1 ; None                        ; None                      ; 1.395 ns                ;
; N/A   ; 161.60 MHz ( period = 6.188 ns ) ; afisare_multiplexata:inst17|cifra_zeci[1]    ; afisare_multiplexata:inst17|cifra_zeci[0]    ; senzon_1   ; senzon_1 ; None                        ; None                      ; 1.372 ns                ;
; N/A   ; 162.21 MHz ( period = 6.165 ns ) ; afisare_multiplexata:inst17|cifra_zeci[1]    ; afisare_multiplexata:inst17|cifra_zeci[3]    ; senzon_1   ; senzon_1 ; None                        ; None                      ; 1.350 ns                ;
; N/A   ; 163.00 MHz ( period = 6.135 ns ) ; afisare_multiplexata:inst17|cifra_zeci[1]    ; afisare_multiplexata:inst17|cifra_zeci[2]    ; senzon_1   ; senzon_1 ; None                        ; None                      ; 1.396 ns                ;
; N/A   ; 166.20 MHz ( period = 6.017 ns ) ; afisare_multiplexata:inst17|cifra_zeci[0]    ; afisare_multiplexata:inst17|cifra_zeci[1]    ; senzon_1   ; senzon_1 ; None                        ; None                      ; 1.207 ns                ;
; N/A   ; 166.69 MHz ( period = 5.999 ns ) ; afisare_multiplexata:inst17|cifra_zeci[0]    ; afisare_multiplexata:inst17|cifra_zeci[0]    ; senzon_1   ; senzon_1 ; None                        ; None                      ; 1.187 ns                ;
; N/A   ; 167.11 MHz ( period = 5.984 ns ) ; afisare_multiplexata:inst17|cifra_zeci[0]    ; afisare_multiplexata:inst17|cifra_zeci[3]    ; senzon_1   ; senzon_1 ; None                        ; None                      ; 1.173 ns                ;
; N/A   ; 168.27 MHz ( period = 5.943 ns ) ; afisare_multiplexata:inst17|cifra_zeci[0]    ; afisare_multiplexata:inst17|cifra_zeci[2]    ; senzon_1   ; senzon_1 ; None                        ; None                      ; 1.208 ns                ;
; N/A   ; 202.10 MHz ( period = 4.948 ns ) ; Logica_miscare:inst6|count_ture[0]           ; Logica_miscare:inst6|count_ture[5]           ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.709 ns                ;
; N/A   ; 203.54 MHz ( period = 4.913 ns ) ; Logica_miscare:inst6|count_ture[1]           ; Logica_miscare:inst6|count_ture[5]           ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.511 ns                ;
; N/A   ; 204.71 MHz ( period = 4.885 ns ) ; Logica_miscare:inst6|count_ture[4]           ; Logica_miscare:inst6|count_ture[5]           ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.466 ns                ;
; N/A   ; 205.17 MHz ( period = 4.874 ns ) ; Logica_miscare:inst6|count_ture[3]           ; Logica_miscare:inst6|count_ture[5]           ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.647 ns                ;
; N/A   ; 207.56 MHz ( period = 4.818 ns ) ; Logica_miscare:inst6|count_ture[0]           ; Logica_miscare:inst6|count_ture[2]           ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.622 ns                ;
; N/A   ; 208.03 MHz ( period = 4.807 ns ) ; Logica_miscare:inst6|count_ture[0]           ; Logica_miscare:inst6|count_ture[3]           ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.539 ns                ;
; N/A   ; 209.07 MHz ( period = 4.783 ns ) ; Logica_miscare:inst6|count_ture[1]           ; Logica_miscare:inst6|count_ture[2]           ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.424 ns                ;
; N/A   ; 209.56 MHz ( period = 4.772 ns ) ; Logica_miscare:inst6|count_ture[1]           ; Logica_miscare:inst6|count_ture[3]           ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.341 ns                ;
; N/A   ; 212.99 MHz ( period = 4.695 ns ) ; Logica_miscare:inst6|count_ture[0]           ; Logica_miscare:inst6|count_ture[7]           ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.431 ns                ;
; N/A   ; 214.55 MHz ( period = 4.661 ns ) ; Logica_miscare:inst6|count_ture[2]           ; Logica_miscare:inst6|count_ture[5]           ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.421 ns                ;
; N/A   ; 214.59 MHz ( period = 4.660 ns ) ; Logica_miscare:inst6|count_ture[1]           ; Logica_miscare:inst6|count_ture[7]           ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.233 ns                ;
; N/A   ; 215.89 MHz ( period = 4.632 ns ) ; Logica_miscare:inst6|count_ture[4]           ; Logica_miscare:inst6|count_ture[7]           ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.188 ns                ;
; N/A   ; 216.40 MHz ( period = 4.621 ns ) ; Logica_miscare:inst6|count_ture[3]           ; Logica_miscare:inst6|count_ture[7]           ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.369 ns                ;
; N/A   ; 220.12 MHz ( period = 4.543 ns ) ; Logica_miscare:inst6|count_ture[0]           ; Logica_miscare:inst6|count_ture[1]           ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.344 ns                ;
; N/A   ; 221.24 MHz ( period = 4.520 ns ) ; Logica_miscare:inst6|count_ture[2]           ; Logica_miscare:inst6|count_ture[3]           ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.251 ns                ;
; N/A   ; 223.66 MHz ( period = 4.471 ns ) ; Logica_miscare:inst6|count_ture[0]           ; Logica_miscare:inst6|count_ture[4]           ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.297 ns                ;
; N/A   ; 224.67 MHz ( period = 4.451 ns ) ; Logica_miscare:inst6|count_ture[5]           ; Logica_miscare:inst6|count_ture[7]           ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.232 ns                ;
; N/A   ; 225.02 MHz ( period = 4.444 ns ) ; Logica_miscare:inst6|count_ture[0]           ; Logica_miscare:inst6|count_ture[6]           ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.185 ns                ;
; N/A   ; 225.43 MHz ( period = 4.436 ns ) ; Logica_miscare:inst6|count_ture[1]           ; Logica_miscare:inst6|count_ture[4]           ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.099 ns                ;
; N/A   ; 226.81 MHz ( period = 4.409 ns ) ; Logica_miscare:inst6|count_ture[1]           ; Logica_miscare:inst6|count_ture[6]           ; senzon_1   ; senzon_1 ; None                        ; None                      ; 2.987 ns                ;
; N/A   ; 226.86 MHz ( period = 4.408 ns ) ; Logica_miscare:inst6|count_ture[2]           ; Logica_miscare:inst6|count_ture[7]           ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.143 ns                ;
; N/A   ; 227.43 MHz ( period = 4.397 ns ) ; Logica_miscare:inst6|count_ture[3]           ; Logica_miscare:inst6|count_ture[4]           ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.235 ns                ;
; N/A   ; 228.26 MHz ( period = 4.381 ns ) ; Logica_miscare:inst6|count_ture[4]           ; Logica_miscare:inst6|count_ture[6]           ; senzon_1   ; senzon_1 ; None                        ; None                      ; 2.942 ns                ;
; N/A   ; 228.83 MHz ( period = 4.370 ns ) ; Logica_miscare:inst6|count_ture[3]           ; Logica_miscare:inst6|count_ture[6]           ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.123 ns                ;
; N/A   ; 230.41 MHz ( period = 4.340 ns ) ; Logica_miscare:inst6|count_ture[3]           ; Logica_miscare:inst6|count_ture[3]           ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.084 ns                ;
; N/A   ; 232.02 MHz ( period = 4.310 ns ) ; Logica_miscare:inst6|count_ture[5]           ; Logica_miscare:inst6|count_ture[5]           ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.116 ns                ;
; N/A   ; 233.26 MHz ( period = 4.287 ns ) ; Logica_miscare:inst6|count_ture[6]           ; Logica_miscare:inst6|count_ture[7]           ; senzon_1   ; senzon_1 ; None                        ; None                      ; 2.861 ns                ;
; N/A   ; 238.10 MHz ( period = 4.200 ns ) ; Logica_miscare:inst6|count_ture[5]           ; Logica_miscare:inst6|count_ture[6]           ; senzon_1   ; senzon_1 ; None                        ; None                      ; 2.986 ns                ;
; N/A   ; 239.01 MHz ( period = 4.184 ns ) ; Logica_miscare:inst6|count_ture[2]           ; Logica_miscare:inst6|count_ture[4]           ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.009 ns                ;
; N/A   ; 240.56 MHz ( period = 4.157 ns ) ; Logica_miscare:inst6|count_ture[2]           ; Logica_miscare:inst6|count_ture[6]           ; senzon_1   ; senzon_1 ; None                        ; None                      ; 2.897 ns                ;
; N/A   ; 241.66 MHz ( period = 4.138 ns ) ; Logica_miscare:inst6|count_ture[2]           ; Logica_miscare:inst6|count_ture[2]           ; senzon_1   ; senzon_1 ; None                        ; None                      ; 2.941 ns                ;
; N/A   ; 243.01 MHz ( period = 4.115 ns ) ; Logica_miscare:inst6|count_ture[1]           ; Logica_miscare:inst6|count_ture[1]           ; senzon_1   ; senzon_1 ; None                        ; None                      ; 2.753 ns                ;
; N/A   ; 247.65 MHz ( period = 4.038 ns ) ; Logica_miscare:inst6|count_ture[0]           ; Logica_miscare:inst6|count_ture[0]           ; senzon_1   ; senzon_1 ; None                        ; None                      ; 2.830 ns                ;
; N/A   ; 249.07 MHz ( period = 4.015 ns ) ; Logica_miscare:inst6|count_ture[4]           ; Logica_miscare:inst6|count_ture[4]           ; senzon_1   ; senzon_1 ; None                        ; None                      ; 2.661 ns                ;
; N/A   ; 274.57 MHz ( period = 3.642 ns ) ; Logica_miscare:inst6|count_ture[6]           ; Logica_miscare:inst6|count_ture[6]           ; senzon_1   ; senzon_1 ; None                        ; None                      ; 2.221 ns                ;
; N/A   ; 294.72 MHz ( period = 3.393 ns ) ; afisare_multiplexata:inst17|cifra_unitati[1] ; afisare_multiplexata:inst17|cifra_unitati[2] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 1.952 ns                ;
; N/A   ; 295.77 MHz ( period = 3.381 ns ) ; afisare_multiplexata:inst17|cifra_unitati[3] ; afisare_multiplexata:inst17|cifra_unitati[3] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 2.114 ns                ;
; N/A   ; 315.06 MHz ( period = 3.174 ns ) ; Logica_miscare:inst6|count_ture[7]           ; Logica_miscare:inst6|count_ture[7]           ; senzon_1   ; senzon_1 ; None                        ; None                      ; 1.909 ns                ;
; N/A   ; 319.39 MHz ( period = 3.131 ns ) ; afisare_multiplexata:inst17|cifra_unitati[3] ; afisare_multiplexata:inst17|cifra_unitati[1] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 1.931 ns                ;
; N/A   ; 322.48 MHz ( period = 3.101 ns ) ; afisare_multiplexata:inst17|cifra_unitati[1] ; afisare_multiplexata:inst17|cifra_unitati[3] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 1.672 ns                ;
; N/A   ; 323.62 MHz ( period = 3.090 ns ) ; afisare_multiplexata:inst17|cifra_unitati[2] ; afisare_multiplexata:inst17|cifra_unitati[2] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 1.809 ns                ;
; N/A   ; 327.87 MHz ( period = 3.050 ns ) ; afisare_multiplexata:inst17|cifra_unitati[1] ; afisare_multiplexata:inst17|cifra_unitati[1] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 1.688 ns                ;
; N/A   ; 351.12 MHz ( period = 2.848 ns ) ; afisare_multiplexata:inst17|cifra_unitati[2] ; afisare_multiplexata:inst17|cifra_unitati[1] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 1.646 ns                ;
; N/A   ; 357.40 MHz ( period = 2.798 ns ) ; afisare_multiplexata:inst17|cifra_unitati[2] ; afisare_multiplexata:inst17|cifra_unitati[3] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 1.529 ns                ;
+-------+----------------------------------+----------------------------------------------+----------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'senzor_5'                                                                                                                                                                                                                            ;
+-------+----------------------------------+----------------------------------------------+----------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)             ; From                                         ; To                                           ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+----------------------------------+----------------------------------------------+----------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 170.97 MHz ( period = 5.849 ns ) ; afisare_multiplexata:inst17|cifra_zeci[3]    ; afisare_multiplexata:inst17|cifra_zeci[0]    ; senzor_5   ; senzor_5 ; None                        ; None                      ; 1.677 ns                ;
; N/A   ; 171.73 MHz ( period = 5.823 ns ) ; afisare_multiplexata:inst17|cifra_zeci[3]    ; afisare_multiplexata:inst17|cifra_zeci[3]    ; senzor_5   ; senzor_5 ; None                        ; None                      ; 1.652 ns                ;
; N/A   ; 171.76 MHz ( period = 5.822 ns ) ; afisare_multiplexata:inst17|cifra_zeci[3]    ; afisare_multiplexata:inst17|cifra_zeci[1]    ; senzor_5   ; senzor_5 ; None                        ; None                      ; 1.652 ns                ;
; N/A   ; 172.92 MHz ( period = 5.783 ns ) ; afisare_multiplexata:inst17|cifra_zeci[2]    ; afisare_multiplexata:inst17|cifra_zeci[1]    ; senzor_5   ; senzor_5 ; None                        ; None                      ; 1.614 ns                ;
; N/A   ; 173.22 MHz ( period = 5.773 ns ) ; afisare_multiplexata:inst17|cifra_zeci[2]    ; afisare_multiplexata:inst17|cifra_zeci[0]    ; senzor_5   ; senzor_5 ; None                        ; None                      ; 1.602 ns                ;
; N/A   ; 173.82 MHz ( period = 5.753 ns ) ; afisare_multiplexata:inst17|cifra_zeci[2]    ; afisare_multiplexata:inst17|cifra_zeci[3]    ; senzor_5   ; senzor_5 ; None                        ; None                      ; 1.583 ns                ;
; N/A   ; 175.16 MHz ( period = 5.709 ns ) ; afisare_multiplexata:inst17|cifra_zeci[2]    ; afisare_multiplexata:inst17|cifra_zeci[2]    ; senzor_5   ; senzor_5 ; None                        ; None                      ; 1.615 ns                ;
; N/A   ; 176.09 MHz ( period = 5.679 ns ) ; afisare_multiplexata:inst17|cifra_zeci[3]    ; afisare_multiplexata:inst17|cifra_zeci[2]    ; senzor_5   ; senzor_5 ; None                        ; None                      ; 1.584 ns                ;
; N/A   ; 179.69 MHz ( period = 5.565 ns ) ; afisare_multiplexata:inst17|cifra_zeci[1]    ; afisare_multiplexata:inst17|cifra_zeci[1]    ; senzor_5   ; senzor_5 ; None                        ; None                      ; 1.395 ns                ;
; N/A   ; 180.38 MHz ( period = 5.544 ns ) ; afisare_multiplexata:inst17|cifra_zeci[1]    ; afisare_multiplexata:inst17|cifra_zeci[0]    ; senzor_5   ; senzor_5 ; None                        ; None                      ; 1.372 ns                ;
; N/A   ; 181.13 MHz ( period = 5.521 ns ) ; afisare_multiplexata:inst17|cifra_zeci[1]    ; afisare_multiplexata:inst17|cifra_zeci[3]    ; senzor_5   ; senzor_5 ; None                        ; None                      ; 1.350 ns                ;
; N/A   ; 182.12 MHz ( period = 5.491 ns ) ; afisare_multiplexata:inst17|cifra_zeci[1]    ; afisare_multiplexata:inst17|cifra_zeci[2]    ; senzor_5   ; senzor_5 ; None                        ; None                      ; 1.396 ns                ;
; N/A   ; 186.12 MHz ( period = 5.373 ns ) ; afisare_multiplexata:inst17|cifra_zeci[0]    ; afisare_multiplexata:inst17|cifra_zeci[1]    ; senzor_5   ; senzor_5 ; None                        ; None                      ; 1.207 ns                ;
; N/A   ; 186.74 MHz ( period = 5.355 ns ) ; afisare_multiplexata:inst17|cifra_zeci[0]    ; afisare_multiplexata:inst17|cifra_zeci[0]    ; senzor_5   ; senzor_5 ; None                        ; None                      ; 1.187 ns                ;
; N/A   ; 187.27 MHz ( period = 5.340 ns ) ; afisare_multiplexata:inst17|cifra_zeci[0]    ; afisare_multiplexata:inst17|cifra_zeci[3]    ; senzor_5   ; senzor_5 ; None                        ; None                      ; 1.173 ns                ;
; N/A   ; 188.71 MHz ( period = 5.299 ns ) ; afisare_multiplexata:inst17|cifra_zeci[0]    ; afisare_multiplexata:inst17|cifra_zeci[2]    ; senzor_5   ; senzor_5 ; None                        ; None                      ; 1.208 ns                ;
; N/A   ; 202.10 MHz ( period = 4.948 ns ) ; Logica_miscare:inst6|count_ture[0]           ; Logica_miscare:inst6|count_ture[5]           ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.709 ns                ;
; N/A   ; 203.54 MHz ( period = 4.913 ns ) ; Logica_miscare:inst6|count_ture[1]           ; Logica_miscare:inst6|count_ture[5]           ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.511 ns                ;
; N/A   ; 204.71 MHz ( period = 4.885 ns ) ; Logica_miscare:inst6|count_ture[4]           ; Logica_miscare:inst6|count_ture[5]           ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.466 ns                ;
; N/A   ; 205.17 MHz ( period = 4.874 ns ) ; Logica_miscare:inst6|count_ture[3]           ; Logica_miscare:inst6|count_ture[5]           ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.647 ns                ;
; N/A   ; 207.56 MHz ( period = 4.818 ns ) ; Logica_miscare:inst6|count_ture[0]           ; Logica_miscare:inst6|count_ture[2]           ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.622 ns                ;
; N/A   ; 208.03 MHz ( period = 4.807 ns ) ; Logica_miscare:inst6|count_ture[0]           ; Logica_miscare:inst6|count_ture[3]           ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.539 ns                ;
; N/A   ; 209.07 MHz ( period = 4.783 ns ) ; Logica_miscare:inst6|count_ture[1]           ; Logica_miscare:inst6|count_ture[2]           ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.424 ns                ;
; N/A   ; 209.56 MHz ( period = 4.772 ns ) ; Logica_miscare:inst6|count_ture[1]           ; Logica_miscare:inst6|count_ture[3]           ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.341 ns                ;
; N/A   ; 212.99 MHz ( period = 4.695 ns ) ; Logica_miscare:inst6|count_ture[0]           ; Logica_miscare:inst6|count_ture[7]           ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.431 ns                ;
; N/A   ; 214.55 MHz ( period = 4.661 ns ) ; Logica_miscare:inst6|count_ture[2]           ; Logica_miscare:inst6|count_ture[5]           ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.421 ns                ;
; N/A   ; 214.59 MHz ( period = 4.660 ns ) ; Logica_miscare:inst6|count_ture[1]           ; Logica_miscare:inst6|count_ture[7]           ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.233 ns                ;
; N/A   ; 215.89 MHz ( period = 4.632 ns ) ; Logica_miscare:inst6|count_ture[4]           ; Logica_miscare:inst6|count_ture[7]           ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.188 ns                ;
; N/A   ; 216.40 MHz ( period = 4.621 ns ) ; Logica_miscare:inst6|count_ture[3]           ; Logica_miscare:inst6|count_ture[7]           ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.369 ns                ;
; N/A   ; 220.12 MHz ( period = 4.543 ns ) ; Logica_miscare:inst6|count_ture[0]           ; Logica_miscare:inst6|count_ture[1]           ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.344 ns                ;
; N/A   ; 221.24 MHz ( period = 4.520 ns ) ; Logica_miscare:inst6|count_ture[2]           ; Logica_miscare:inst6|count_ture[3]           ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.251 ns                ;
; N/A   ; 223.66 MHz ( period = 4.471 ns ) ; Logica_miscare:inst6|count_ture[0]           ; Logica_miscare:inst6|count_ture[4]           ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.297 ns                ;
; N/A   ; 224.67 MHz ( period = 4.451 ns ) ; Logica_miscare:inst6|count_ture[5]           ; Logica_miscare:inst6|count_ture[7]           ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.232 ns                ;
; N/A   ; 225.02 MHz ( period = 4.444 ns ) ; Logica_miscare:inst6|count_ture[0]           ; Logica_miscare:inst6|count_ture[6]           ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.185 ns                ;
; N/A   ; 225.43 MHz ( period = 4.436 ns ) ; Logica_miscare:inst6|count_ture[1]           ; Logica_miscare:inst6|count_ture[4]           ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.099 ns                ;
; N/A   ; 226.81 MHz ( period = 4.409 ns ) ; Logica_miscare:inst6|count_ture[1]           ; Logica_miscare:inst6|count_ture[6]           ; senzor_5   ; senzor_5 ; None                        ; None                      ; 2.987 ns                ;
; N/A   ; 226.86 MHz ( period = 4.408 ns ) ; Logica_miscare:inst6|count_ture[2]           ; Logica_miscare:inst6|count_ture[7]           ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.143 ns                ;
; N/A   ; 227.43 MHz ( period = 4.397 ns ) ; Logica_miscare:inst6|count_ture[3]           ; Logica_miscare:inst6|count_ture[4]           ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.235 ns                ;
; N/A   ; 228.26 MHz ( period = 4.381 ns ) ; Logica_miscare:inst6|count_ture[4]           ; Logica_miscare:inst6|count_ture[6]           ; senzor_5   ; senzor_5 ; None                        ; None                      ; 2.942 ns                ;
; N/A   ; 228.83 MHz ( period = 4.370 ns ) ; Logica_miscare:inst6|count_ture[3]           ; Logica_miscare:inst6|count_ture[6]           ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.123 ns                ;
; N/A   ; 230.41 MHz ( period = 4.340 ns ) ; Logica_miscare:inst6|count_ture[3]           ; Logica_miscare:inst6|count_ture[3]           ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.084 ns                ;
; N/A   ; 232.02 MHz ( period = 4.310 ns ) ; Logica_miscare:inst6|count_ture[5]           ; Logica_miscare:inst6|count_ture[5]           ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.116 ns                ;
; N/A   ; 233.26 MHz ( period = 4.287 ns ) ; Logica_miscare:inst6|count_ture[6]           ; Logica_miscare:inst6|count_ture[7]           ; senzor_5   ; senzor_5 ; None                        ; None                      ; 2.861 ns                ;
; N/A   ; 238.10 MHz ( period = 4.200 ns ) ; Logica_miscare:inst6|count_ture[5]           ; Logica_miscare:inst6|count_ture[6]           ; senzor_5   ; senzor_5 ; None                        ; None                      ; 2.986 ns                ;
; N/A   ; 239.01 MHz ( period = 4.184 ns ) ; Logica_miscare:inst6|count_ture[2]           ; Logica_miscare:inst6|count_ture[4]           ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.009 ns                ;
; N/A   ; 240.56 MHz ( period = 4.157 ns ) ; Logica_miscare:inst6|count_ture[2]           ; Logica_miscare:inst6|count_ture[6]           ; senzor_5   ; senzor_5 ; None                        ; None                      ; 2.897 ns                ;
; N/A   ; 241.66 MHz ( period = 4.138 ns ) ; Logica_miscare:inst6|count_ture[2]           ; Logica_miscare:inst6|count_ture[2]           ; senzor_5   ; senzor_5 ; None                        ; None                      ; 2.941 ns                ;
; N/A   ; 243.01 MHz ( period = 4.115 ns ) ; Logica_miscare:inst6|count_ture[1]           ; Logica_miscare:inst6|count_ture[1]           ; senzor_5   ; senzor_5 ; None                        ; None                      ; 2.753 ns                ;
; N/A   ; 247.65 MHz ( period = 4.038 ns ) ; Logica_miscare:inst6|count_ture[0]           ; Logica_miscare:inst6|count_ture[0]           ; senzor_5   ; senzor_5 ; None                        ; None                      ; 2.830 ns                ;
; N/A   ; 249.07 MHz ( period = 4.015 ns ) ; Logica_miscare:inst6|count_ture[4]           ; Logica_miscare:inst6|count_ture[4]           ; senzor_5   ; senzor_5 ; None                        ; None                      ; 2.661 ns                ;
; N/A   ; 274.57 MHz ( period = 3.642 ns ) ; Logica_miscare:inst6|count_ture[6]           ; Logica_miscare:inst6|count_ture[6]           ; senzor_5   ; senzor_5 ; None                        ; None                      ; 2.221 ns                ;
; N/A   ; 294.72 MHz ( period = 3.393 ns ) ; afisare_multiplexata:inst17|cifra_unitati[1] ; afisare_multiplexata:inst17|cifra_unitati[2] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 1.952 ns                ;
; N/A   ; 295.77 MHz ( period = 3.381 ns ) ; afisare_multiplexata:inst17|cifra_unitati[3] ; afisare_multiplexata:inst17|cifra_unitati[3] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 2.114 ns                ;
; N/A   ; 315.06 MHz ( period = 3.174 ns ) ; Logica_miscare:inst6|count_ture[7]           ; Logica_miscare:inst6|count_ture[7]           ; senzor_5   ; senzor_5 ; None                        ; None                      ; 1.909 ns                ;
; N/A   ; 319.39 MHz ( period = 3.131 ns ) ; afisare_multiplexata:inst17|cifra_unitati[3] ; afisare_multiplexata:inst17|cifra_unitati[1] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 1.931 ns                ;
; N/A   ; 322.48 MHz ( period = 3.101 ns ) ; afisare_multiplexata:inst17|cifra_unitati[1] ; afisare_multiplexata:inst17|cifra_unitati[3] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 1.672 ns                ;
; N/A   ; 323.62 MHz ( period = 3.090 ns ) ; afisare_multiplexata:inst17|cifra_unitati[2] ; afisare_multiplexata:inst17|cifra_unitati[2] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 1.809 ns                ;
; N/A   ; 327.87 MHz ( period = 3.050 ns ) ; afisare_multiplexata:inst17|cifra_unitati[1] ; afisare_multiplexata:inst17|cifra_unitati[1] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 1.688 ns                ;
; N/A   ; 351.12 MHz ( period = 2.848 ns ) ; afisare_multiplexata:inst17|cifra_unitati[2] ; afisare_multiplexata:inst17|cifra_unitati[1] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 1.646 ns                ;
; N/A   ; 357.40 MHz ( period = 2.798 ns ) ; afisare_multiplexata:inst17|cifra_unitati[2] ; afisare_multiplexata:inst17|cifra_unitati[3] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 1.529 ns                ;
+-------+----------------------------------+----------------------------------------------+----------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clk'                                                                                                                                                                                                                                                                                 ;
+------------------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                ; To                                                                  ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|generator_adresa[1]                     ; afisare_multiplexata:inst17|D3                                      ; clk        ; clk      ; None                       ; None                       ; 0.788 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|generator_adresa[1]                     ; afisare_multiplexata:inst17|D2                                      ; clk        ; clk      ; None                       ; None                       ; 0.791 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|generator_adresa[1]                     ; afisare_multiplexata:inst17|D4                                      ; clk        ; clk      ; None                       ; None                       ; 0.791 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|generator_adresa[1]                     ; afisare_multiplexata:inst17|D1                                      ; clk        ; clk      ; None                       ; None                       ; 0.792 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|generator_adresa[0]                     ; afisare_multiplexata:inst17|D1                                      ; clk        ; clk      ; None                       ; None                       ; 0.969 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|generator_adresa[0]                     ; afisare_multiplexata:inst17|D3                                      ; clk        ; clk      ; None                       ; None                       ; 0.973 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|generator_adresa[0]                     ; afisare_multiplexata:inst17|D4                                      ; clk        ; clk      ; None                       ; None                       ; 0.975 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|generator_adresa[0]                     ; afisare_multiplexata:inst17|D2                                      ; clk        ; clk      ; None                       ; None                       ; 0.981 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|digit_1[3]                              ; afisare_multiplexata:inst17|f                                       ; clk        ; clk      ; None                       ; None                       ; 2.390 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|digit_1[3]                              ; afisare_multiplexata:inst17|g                                       ; clk        ; clk      ; None                       ; None                       ; 2.395 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|digit_3[0]                              ; afisare_multiplexata:inst17|b                                       ; clk        ; clk      ; None                       ; None                       ; 2.446 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|digit_3[0]                              ; afisare_multiplexata:inst17|a                                       ; clk        ; clk      ; None                       ; None                       ; 2.473 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|digit_3[2]                              ; afisare_multiplexata:inst17|b                                       ; clk        ; clk      ; None                       ; None                       ; 2.581 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|digit_3[0]                              ; afisare_multiplexata:inst17|f                                       ; clk        ; clk      ; None                       ; None                       ; 2.584 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|digit_3[0]                              ; afisare_multiplexata:inst17|g                                       ; clk        ; clk      ; None                       ; None                       ; 2.585 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|digit_3[2]                              ; afisare_multiplexata:inst17|a                                       ; clk        ; clk      ; None                       ; None                       ; 2.613 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|digit_3[2]                              ; afisare_multiplexata:inst17|f                                       ; clk        ; clk      ; None                       ; None                       ; 2.798 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|digit_3[2]                              ; afisare_multiplexata:inst17|g                                       ; clk        ; clk      ; None                       ; None                       ; 2.804 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|digit_2[1]                              ; afisare_multiplexata:inst17|f                                       ; clk        ; clk      ; None                       ; None                       ; 2.869 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|digit_1[3]                              ; afisare_multiplexata:inst17|b                                       ; clk        ; clk      ; None                       ; None                       ; 2.892 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|digit_2[1]                              ; afisare_multiplexata:inst17|g                                       ; clk        ; clk      ; None                       ; None                       ; 2.872 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|digit_1[3]                              ; afisare_multiplexata:inst17|a                                       ; clk        ; clk      ; None                       ; None                       ; 2.922 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|digit_3[0]                              ; afisare_multiplexata:inst17|c                                       ; clk        ; clk      ; None                       ; None                       ; 3.067 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|digit_2[1]                              ; afisare_multiplexata:inst17|b                                       ; clk        ; clk      ; None                       ; None                       ; 3.133 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|digit_3[0]                              ; afisare_multiplexata:inst17|e                                       ; clk        ; clk      ; None                       ; None                       ; 3.113 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|digit_2[1]                              ; afisare_multiplexata:inst17|a                                       ; clk        ; clk      ; None                       ; None                       ; 3.161 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|digit_3[2]                              ; afisare_multiplexata:inst17|c                                       ; clk        ; clk      ; None                       ; None                       ; 3.200 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|digit_3[2]                              ; afisare_multiplexata:inst17|e                                       ; clk        ; clk      ; None                       ; None                       ; 3.244 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|digit_3[3]                              ; afisare_multiplexata:inst17|f                                       ; clk        ; clk      ; None                       ; None                       ; 3.264 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|digit_3[3]                              ; afisare_multiplexata:inst17|g                                       ; clk        ; clk      ; None                       ; None                       ; 3.269 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|digit_1[3]                              ; afisare_multiplexata:inst17|c                                       ; clk        ; clk      ; None                       ; None                       ; 3.512 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|digit_2[2]                              ; afisare_multiplexata:inst17|b                                       ; clk        ; clk      ; None                       ; None                       ; 3.601 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|digit_1[3]                              ; afisare_multiplexata:inst17|e                                       ; clk        ; clk      ; None                       ; None                       ; 3.559 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|digit_2[2]                              ; afisare_multiplexata:inst17|a                                       ; clk        ; clk      ; None                       ; None                       ; 3.633 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|digit_2[0]                              ; afisare_multiplexata:inst17|b                                       ; clk        ; clk      ; None                       ; None                       ; 3.719 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|digit_2[0]                              ; afisare_multiplexata:inst17|a                                       ; clk        ; clk      ; None                       ; None                       ; 3.746 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|generator_adresa[0]                     ; afisare_multiplexata:inst17|f                                       ; clk        ; clk      ; None                       ; None                       ; 3.713 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|generator_adresa[0]                     ; afisare_multiplexata:inst17|g                                       ; clk        ; clk      ; None                       ; None                       ; 3.718 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|generator_adresa[1]                     ; afisare_multiplexata:inst17|b                                       ; clk        ; clk      ; None                       ; None                       ; 3.760 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|generator_adresa[0]                     ; afisare_multiplexata:inst17|b                                       ; clk        ; clk      ; None                       ; None                       ; 3.766 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|digit_3[3]                              ; afisare_multiplexata:inst17|b                                       ; clk        ; clk      ; None                       ; None                       ; 3.766 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|digit_2[3]                              ; afisare_multiplexata:inst17|f                                       ; clk        ; clk      ; None                       ; None                       ; 3.741 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|digit_2[3]                              ; afisare_multiplexata:inst17|g                                       ; clk        ; clk      ; None                       ; None                       ; 3.746 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|generator_adresa[1]                     ; afisare_multiplexata:inst17|a                                       ; clk        ; clk      ; None                       ; None                       ; 3.787 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|digit_2[1]                              ; afisare_multiplexata:inst17|c                                       ; clk        ; clk      ; None                       ; None                       ; 3.753 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|generator_adresa[0]                     ; afisare_multiplexata:inst17|a                                       ; clk        ; clk      ; None                       ; None                       ; 3.793 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|digit_3[3]                              ; afisare_multiplexata:inst17|a                                       ; clk        ; clk      ; None                       ; None                       ; 3.796 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|generator_adresa[1]                     ; afisare_multiplexata:inst17|f                                       ; clk        ; clk      ; None                       ; None                       ; 3.809 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|digit_2[2]                              ; afisare_multiplexata:inst17|f                                       ; clk        ; clk      ; None                       ; None                       ; 3.818 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|digit_2[1]                              ; afisare_multiplexata:inst17|e                                       ; clk        ; clk      ; None                       ; None                       ; 3.799 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|generator_adresa[1]                     ; afisare_multiplexata:inst17|g                                       ; clk        ; clk      ; None                       ; None                       ; 3.814 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|digit_2[2]                              ; afisare_multiplexata:inst17|g                                       ; clk        ; clk      ; None                       ; None                       ; 3.824 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|digit_2[0]                              ; afisare_multiplexata:inst17|f                                       ; clk        ; clk      ; None                       ; None                       ; 3.857 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|digit_2[0]                              ; afisare_multiplexata:inst17|g                                       ; clk        ; clk      ; None                       ; None                       ; 3.858 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|digit_1[3]                              ; afisare_multiplexata:inst17|d                                       ; clk        ; clk      ; None                       ; None                       ; 4.081 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|digit_3[1]                              ; afisare_multiplexata:inst17|f                                       ; clk        ; clk      ; None                       ; None                       ; 4.137 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|digit_3[1]                              ; afisare_multiplexata:inst17|g                                       ; clk        ; clk      ; None                       ; None                       ; 4.140 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|digit_3[2]                              ; afisare_multiplexata:inst17|d                                       ; clk        ; clk      ; None                       ; None                       ; 4.336 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|digit_2[3]                              ; afisare_multiplexata:inst17|b                                       ; clk        ; clk      ; None                       ; None                       ; 4.243 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|digit_2[2]                              ; afisare_multiplexata:inst17|c                                       ; clk        ; clk      ; None                       ; None                       ; 4.220 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|digit_2[3]                              ; afisare_multiplexata:inst17|a                                       ; clk        ; clk      ; None                       ; None                       ; 4.273 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|digit_2[2]                              ; afisare_multiplexata:inst17|e                                       ; clk        ; clk      ; None                       ; None                       ; 4.264 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|digit_2[0]                              ; afisare_multiplexata:inst17|c                                       ; clk        ; clk      ; None                       ; None                       ; 4.340 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|digit_3[0]                              ; afisare_multiplexata:inst17|d                                       ; clk        ; clk      ; None                       ; None                       ; 4.507 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|digit_3[1]                              ; afisare_multiplexata:inst17|b                                       ; clk        ; clk      ; None                       ; None                       ; 4.401 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|digit_3[1]                              ; afisare_multiplexata:inst17|a                                       ; clk        ; clk      ; None                       ; None                       ; 4.429 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|digit_2[0]                              ; afisare_multiplexata:inst17|e                                       ; clk        ; clk      ; None                       ; None                       ; 4.386 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|generator_adresa[1]                     ; afisare_multiplexata:inst17|c                                       ; clk        ; clk      ; None                       ; None                       ; 4.381 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|digit_3[3]                              ; afisare_multiplexata:inst17|c                                       ; clk        ; clk      ; None                       ; None                       ; 4.386 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|generator_adresa[0]                     ; afisare_multiplexata:inst17|c                                       ; clk        ; clk      ; None                       ; None                       ; 4.387 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|generator_adresa[1]                     ; afisare_multiplexata:inst17|e                                       ; clk        ; clk      ; None                       ; None                       ; 4.427 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|generator_adresa[0]                     ; afisare_multiplexata:inst17|e                                       ; clk        ; clk      ; None                       ; None                       ; 4.433 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|digit_3[3]                              ; afisare_multiplexata:inst17|e                                       ; clk        ; clk      ; None                       ; None                       ; 4.433 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|digit_2[1]                              ; afisare_multiplexata:inst17|d                                       ; clk        ; clk      ; None                       ; None                       ; 4.770 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|digit_3[3]                              ; afisare_multiplexata:inst17|d                                       ; clk        ; clk      ; None                       ; None                       ; 4.955 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|digit_2[3]                              ; afisare_multiplexata:inst17|c                                       ; clk        ; clk      ; None                       ; None                       ; 4.863 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|digit_2[3]                              ; afisare_multiplexata:inst17|e                                       ; clk        ; clk      ; None                       ; None                       ; 4.910 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|digit_3[1]                              ; afisare_multiplexata:inst17|c                                       ; clk        ; clk      ; None                       ; None                       ; 5.021 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|digit_3[1]                              ; afisare_multiplexata:inst17|e                                       ; clk        ; clk      ; None                       ; None                       ; 5.067 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|digit_2[2]                              ; afisare_multiplexata:inst17|d                                       ; clk        ; clk      ; None                       ; None                       ; 5.356 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|generator_adresa[0]                     ; afisare_multiplexata:inst17|d                                       ; clk        ; clk      ; None                       ; None                       ; 5.404 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|digit_2[3]                              ; afisare_multiplexata:inst17|d                                       ; clk        ; clk      ; None                       ; None                       ; 5.432 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|generator_adresa[1]                     ; afisare_multiplexata:inst17|d                                       ; clk        ; clk      ; None                       ; None                       ; 5.500 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|digit_2[0]                              ; afisare_multiplexata:inst17|d                                       ; clk        ; clk      ; None                       ; None                       ; 5.780 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|digit_3[1]                              ; afisare_multiplexata:inst17|d                                       ; clk        ; clk      ; None                       ; None                       ; 6.038 ns                 ;
; Not operational: Clock Skew > Data Delay ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst10 ; clk        ; clk      ; None                       ; None                       ; 1.048 ns                 ;
; Not operational: Clock Skew > Data Delay ; divizor_frecventa:inst2|divizor_10:inst4|inst12                     ; divizor_frecventa:inst2|divizor_10:inst4|inst10                     ; clk        ; clk      ; None                       ; None                       ; 1.189 ns                 ;
; Not operational: Clock Skew > Data Delay ; Selectie_proba:inst1|circuit[0]                                     ; Selectie_proba:inst1|circuit[0]                                     ; clk        ; clk      ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; Selectie_proba:inst1|circuit[1]                                     ; Selectie_proba:inst1|circuit[1]                                     ; clk        ; clk      ; None                       ; None                       ; 0.501 ns                 ;
+------------------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'senzon_1'                                                                                                                                                                                                                        ;
+------------------------------------------+-------------------------------------------+-------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                      ; To                                        ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-------------------------------------------+-------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|cifra_zeci[0] ; afisare_multiplexata:inst17|cifra_zeci[3] ; senzon_1   ; senzon_1 ; None                       ; None                       ; 1.173 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|cifra_zeci[0] ; afisare_multiplexata:inst17|cifra_zeci[0] ; senzon_1   ; senzon_1 ; None                       ; None                       ; 1.187 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|cifra_zeci[0] ; afisare_multiplexata:inst17|cifra_zeci[1] ; senzon_1   ; senzon_1 ; None                       ; None                       ; 1.207 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|cifra_zeci[0] ; afisare_multiplexata:inst17|cifra_zeci[2] ; senzon_1   ; senzon_1 ; None                       ; None                       ; 1.208 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|cifra_zeci[1] ; afisare_multiplexata:inst17|cifra_zeci[3] ; senzon_1   ; senzon_1 ; None                       ; None                       ; 1.350 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|cifra_zeci[1] ; afisare_multiplexata:inst17|cifra_zeci[0] ; senzon_1   ; senzon_1 ; None                       ; None                       ; 1.372 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|cifra_zeci[1] ; afisare_multiplexata:inst17|cifra_zeci[1] ; senzon_1   ; senzon_1 ; None                       ; None                       ; 1.395 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|cifra_zeci[1] ; afisare_multiplexata:inst17|cifra_zeci[2] ; senzon_1   ; senzon_1 ; None                       ; None                       ; 1.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|cifra_zeci[2] ; afisare_multiplexata:inst17|cifra_zeci[3] ; senzon_1   ; senzon_1 ; None                       ; None                       ; 1.583 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|cifra_zeci[3] ; afisare_multiplexata:inst17|cifra_zeci[2] ; senzon_1   ; senzon_1 ; None                       ; None                       ; 1.584 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|cifra_zeci[2] ; afisare_multiplexata:inst17|cifra_zeci[0] ; senzon_1   ; senzon_1 ; None                       ; None                       ; 1.602 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|cifra_zeci[2] ; afisare_multiplexata:inst17|cifra_zeci[1] ; senzon_1   ; senzon_1 ; None                       ; None                       ; 1.614 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|cifra_zeci[2] ; afisare_multiplexata:inst17|cifra_zeci[2] ; senzon_1   ; senzon_1 ; None                       ; None                       ; 1.615 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|cifra_zeci[3] ; afisare_multiplexata:inst17|cifra_zeci[3] ; senzon_1   ; senzon_1 ; None                       ; None                       ; 1.652 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|cifra_zeci[3] ; afisare_multiplexata:inst17|cifra_zeci[1] ; senzon_1   ; senzon_1 ; None                       ; None                       ; 1.652 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|cifra_zeci[3] ; afisare_multiplexata:inst17|cifra_zeci[0] ; senzon_1   ; senzon_1 ; None                       ; None                       ; 1.677 ns                 ;
+------------------------------------------+-------------------------------------------+-------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'senzor_5'                                                                                                                                                                                                                        ;
+------------------------------------------+-------------------------------------------+-------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                      ; To                                        ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-------------------------------------------+-------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|cifra_zeci[0] ; afisare_multiplexata:inst17|cifra_zeci[3] ; senzor_5   ; senzor_5 ; None                       ; None                       ; 1.173 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|cifra_zeci[0] ; afisare_multiplexata:inst17|cifra_zeci[0] ; senzor_5   ; senzor_5 ; None                       ; None                       ; 1.187 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|cifra_zeci[0] ; afisare_multiplexata:inst17|cifra_zeci[1] ; senzor_5   ; senzor_5 ; None                       ; None                       ; 1.207 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|cifra_zeci[0] ; afisare_multiplexata:inst17|cifra_zeci[2] ; senzor_5   ; senzor_5 ; None                       ; None                       ; 1.208 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|cifra_zeci[1] ; afisare_multiplexata:inst17|cifra_zeci[3] ; senzor_5   ; senzor_5 ; None                       ; None                       ; 1.350 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|cifra_zeci[1] ; afisare_multiplexata:inst17|cifra_zeci[0] ; senzor_5   ; senzor_5 ; None                       ; None                       ; 1.372 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|cifra_zeci[1] ; afisare_multiplexata:inst17|cifra_zeci[1] ; senzor_5   ; senzor_5 ; None                       ; None                       ; 1.395 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|cifra_zeci[1] ; afisare_multiplexata:inst17|cifra_zeci[2] ; senzor_5   ; senzor_5 ; None                       ; None                       ; 1.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|cifra_zeci[2] ; afisare_multiplexata:inst17|cifra_zeci[3] ; senzor_5   ; senzor_5 ; None                       ; None                       ; 1.583 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|cifra_zeci[3] ; afisare_multiplexata:inst17|cifra_zeci[2] ; senzor_5   ; senzor_5 ; None                       ; None                       ; 1.584 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|cifra_zeci[2] ; afisare_multiplexata:inst17|cifra_zeci[0] ; senzor_5   ; senzor_5 ; None                       ; None                       ; 1.602 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|cifra_zeci[2] ; afisare_multiplexata:inst17|cifra_zeci[1] ; senzor_5   ; senzor_5 ; None                       ; None                       ; 1.614 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|cifra_zeci[2] ; afisare_multiplexata:inst17|cifra_zeci[2] ; senzor_5   ; senzor_5 ; None                       ; None                       ; 1.615 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|cifra_zeci[3] ; afisare_multiplexata:inst17|cifra_zeci[3] ; senzor_5   ; senzor_5 ; None                       ; None                       ; 1.652 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|cifra_zeci[3] ; afisare_multiplexata:inst17|cifra_zeci[1] ; senzor_5   ; senzor_5 ; None                       ; None                       ; 1.652 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|cifra_zeci[3] ; afisare_multiplexata:inst17|cifra_zeci[0] ; senzor_5   ; senzor_5 ; None                       ; None                       ; 1.677 ns                 ;
+------------------------------------------+-------------------------------------------+-------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                            ;
+-------+--------------+------------+------------------+----------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From             ; To                                           ; To Clock ;
+-------+--------------+------------+------------------+----------------------------------------------+----------+
; N/A   ; None         ; 5.445 ns   ; senzor_2         ; Logica_miscare:inst6|dreapta                 ; senzor_4 ;
; N/A   ; None         ; 5.218 ns   ; senzor_2         ; Logica_miscare:inst6|dreapta                 ; senzor_2 ;
; N/A   ; None         ; 5.021 ns   ; senzor_4         ; Logica_miscare:inst6|stanga                  ; senzor_4 ;
; N/A   ; None         ; 4.794 ns   ; senzor_4         ; Logica_miscare:inst6|stanga                  ; senzor_2 ;
; N/A   ; None         ; 4.614 ns   ; senzor_2         ; Logica_miscare:inst6|dreapta                 ; senzor_3 ;
; N/A   ; None         ; 4.190 ns   ; senzor_4         ; Logica_miscare:inst6|stanga                  ; senzor_3 ;
; N/A   ; None         ; 2.843 ns   ; senzor_5         ; afisare_multiplexata:inst17|cifra_unitati[2] ; senzor_5 ;
; N/A   ; None         ; 2.810 ns   ; senzor_5         ; afisare_multiplexata:inst17|cifra_unitati[1] ; senzor_5 ;
; N/A   ; None         ; 2.712 ns   ; senzon_1         ; afisare_multiplexata:inst17|cifra_unitati[2] ; senzor_5 ;
; N/A   ; None         ; 2.679 ns   ; senzon_1         ; afisare_multiplexata:inst17|cifra_unitati[1] ; senzor_5 ;
; N/A   ; None         ; 2.550 ns   ; senzor_5         ; afisare_multiplexata:inst17|cifra_unitati[3] ; senzor_5 ;
; N/A   ; None         ; 2.546 ns   ; senzor_5         ; afisare_multiplexata:inst17|cifra_unitati[2] ; senzon_1 ;
; N/A   ; None         ; 2.513 ns   ; senzor_5         ; afisare_multiplexata:inst17|cifra_unitati[1] ; senzon_1 ;
; N/A   ; None         ; 2.419 ns   ; senzon_1         ; afisare_multiplexata:inst17|cifra_unitati[3] ; senzor_5 ;
; N/A   ; None         ; 2.415 ns   ; senzon_1         ; afisare_multiplexata:inst17|cifra_unitati[2] ; senzon_1 ;
; N/A   ; None         ; 2.382 ns   ; senzon_1         ; afisare_multiplexata:inst17|cifra_unitati[1] ; senzon_1 ;
; N/A   ; None         ; 2.253 ns   ; senzor_5         ; afisare_multiplexata:inst17|cifra_unitati[3] ; senzon_1 ;
; N/A   ; None         ; 2.122 ns   ; senzon_1         ; afisare_multiplexata:inst17|cifra_unitati[3] ; senzon_1 ;
; N/A   ; None         ; 0.765 ns   ; senzor_3         ; afisare_multiplexata:inst17|digit_3[3]       ; clk      ;
; N/A   ; None         ; 0.511 ns   ; senzor_3         ; afisare_multiplexata:inst17|digit_1[3]       ; clk      ;
; N/A   ; None         ; 0.365 ns   ; senzor_3         ; afisare_multiplexata:inst17|digit_2[1]       ; clk      ;
; N/A   ; None         ; 0.196 ns   ; senzor_3         ; afisare_multiplexata:inst17|digit_3[2]       ; clk      ;
; N/A   ; None         ; 0.167 ns   ; senzor_3         ; afisare_multiplexata:inst17|digit_3[0]       ; clk      ;
; N/A   ; None         ; -0.336 ns  ; senzor_3         ; afisare_multiplexata:inst17|digit_2[3]       ; clk      ;
; N/A   ; None         ; -0.667 ns  ; senzor_3         ; afisare_multiplexata:inst17|digit_2[2]       ; clk      ;
; N/A   ; None         ; -0.668 ns  ; senzor_3         ; afisare_multiplexata:inst17|digit_2[0]       ; clk      ;
; N/A   ; None         ; -0.669 ns  ; senzor_3         ; afisare_multiplexata:inst17|digit_3[1]       ; clk      ;
; N/A   ; None         ; -3.274 ns  ; senzor_5         ; afisare_multiplexata:inst17|digit_3[0]       ; clk      ;
; N/A   ; None         ; -3.405 ns  ; senzon_1         ; afisare_multiplexata:inst17|digit_3[0]       ; clk      ;
; N/A   ; None         ; -9.880 ns  ; buton_START_STOP ; debouncing:inst16|inst                       ; clk      ;
; N/A   ; None         ; -10.008 ns ; buton_selectie   ; debouncing:inst5|inst                        ; clk      ;
+-------+--------------+------------+------------------+----------------------------------------------+----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------+---------------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                               ; To                  ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------+---------------------+------------+
; N/A                                     ; None                                                ; 33.341 ns  ; Selectie_proba:inst1|circuit[1]    ; B_IN3_D1            ; clk        ;
; N/A                                     ; None                                                ; 33.341 ns  ; Selectie_proba:inst1|circuit[1]    ; A_IN1_D1            ; clk        ;
; N/A                                     ; None                                                ; 33.172 ns  ; Selectie_proba:inst1|circuit[0]    ; B_IN3_D1            ; clk        ;
; N/A                                     ; None                                                ; 33.172 ns  ; Selectie_proba:inst1|circuit[0]    ; A_IN1_D1            ; clk        ;
; N/A                                     ; None                                                ; 32.999 ns  ; Selectie_proba:inst1|circuit[1]    ; B_IN4_D1            ; clk        ;
; N/A                                     ; None                                                ; 32.998 ns  ; Selectie_proba:inst1|circuit[1]    ; A_IN2_D1            ; clk        ;
; N/A                                     ; None                                                ; 32.834 ns  ; Selectie_proba:inst1|circuit[0]    ; B_IN4_D1            ; clk        ;
; N/A                                     ; None                                                ; 32.833 ns  ; Selectie_proba:inst1|circuit[0]    ; A_IN2_D1            ; clk        ;
; N/A                                     ; None                                                ; 32.287 ns  ; Selectie_proba:inst1|circuit[1]    ; D_IN4_D2            ; clk        ;
; N/A                                     ; None                                                ; 32.122 ns  ; Selectie_proba:inst1|circuit[0]    ; D_IN4_D2            ; clk        ;
; N/A                                     ; None                                                ; 31.947 ns  ; Selectie_proba:inst1|circuit[1]    ; C_IN2_D2            ; clk        ;
; N/A                                     ; None                                                ; 31.782 ns  ; Selectie_proba:inst1|circuit[0]    ; C_IN2_D2            ; clk        ;
; N/A                                     ; None                                                ; 31.475 ns  ; Selectie_proba:inst1|circuit[1]    ; D_IN3_D2            ; clk        ;
; N/A                                     ; None                                                ; 31.475 ns  ; Selectie_proba:inst1|circuit[1]    ; C_IN1_D2            ; clk        ;
; N/A                                     ; None                                                ; 31.306 ns  ; Selectie_proba:inst1|circuit[0]    ; D_IN3_D2            ; clk        ;
; N/A                                     ; None                                                ; 31.306 ns  ; Selectie_proba:inst1|circuit[0]    ; C_IN1_D2            ; clk        ;
; N/A                                     ; None                                                ; 30.073 ns  ; Selectie_proba:inst1|led1          ; info_circuit1_board ; clk        ;
; N/A                                     ; None                                                ; 29.613 ns  ; Selectie_proba:inst1|led2          ; info_circuit2_board ; clk        ;
; N/A                                     ; None                                                ; 29.445 ns  ; Selectie_proba:inst1|led1          ; info_circuit1       ; clk        ;
; N/A                                     ; None                                                ; 29.075 ns  ; Selectie_proba:inst1|led2          ; info_circuit2       ; clk        ;
; N/A                                     ; None                                                ; 28.976 ns  ; Selectie_proba:inst1|led3          ; info_circuit3_board ; clk        ;
; N/A                                     ; None                                                ; 28.750 ns  ; Selectie_proba:inst1|led3          ; info_circuit3       ; clk        ;
; N/A                                     ; None                                                ; 26.956 ns  ; afisare_multiplexata:inst17|b      ; b                   ; clk        ;
; N/A                                     ; None                                                ; 26.912 ns  ; afisare_multiplexata:inst17|f      ; f                   ; clk        ;
; N/A                                     ; None                                                ; 26.848 ns  ; afisare_multiplexata:inst17|a      ; a                   ; clk        ;
; N/A                                     ; None                                                ; 26.476 ns  ; afisare_multiplexata:inst17|g      ; g                   ; clk        ;
; N/A                                     ; None                                                ; 26.452 ns  ; afisare_multiplexata:inst17|e      ; e                   ; clk        ;
; N/A                                     ; None                                                ; 26.424 ns  ; afisare_multiplexata:inst17|c      ; c                   ; clk        ;
; N/A                                     ; None                                                ; 26.116 ns  ; START_STOP:inst15|inst             ; PWM_B               ; clk        ;
; N/A                                     ; None                                                ; 26.113 ns  ; START_STOP:inst15|inst             ; PWM_A               ; clk        ;
; N/A                                     ; None                                                ; 25.876 ns  ; START_STOP:inst15|inst             ; PWM_D               ; clk        ;
; N/A                                     ; None                                                ; 25.866 ns  ; START_STOP:inst15|inst             ; PWM_C               ; clk        ;
; N/A                                     ; None                                                ; 25.158 ns  ; afisare_multiplexata:inst17|d      ; d                   ; clk        ;
; N/A                                     ; None                                                ; 24.627 ns  ; afisare_multiplexata:inst17|D4     ; D4                  ; clk        ;
; N/A                                     ; None                                                ; 24.622 ns  ; afisare_multiplexata:inst17|D2     ; D2                  ; clk        ;
; N/A                                     ; None                                                ; 24.614 ns  ; afisare_multiplexata:inst17|D3     ; D3                  ; clk        ;
; N/A                                     ; None                                                ; 24.588 ns  ; afisare_multiplexata:inst17|D1     ; D1                  ; clk        ;
; N/A                                     ; None                                                ; 17.095 ns  ; Logica_miscare:inst6|count_ture[0] ; B_IN3_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.095 ns  ; Logica_miscare:inst6|count_ture[0] ; A_IN1_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.060 ns  ; Logica_miscare:inst6|count_ture[1] ; B_IN3_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.060 ns  ; Logica_miscare:inst6|count_ture[1] ; A_IN1_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.808 ns  ; Logica_miscare:inst6|count_ture[2] ; B_IN3_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.808 ns  ; Logica_miscare:inst6|count_ture[2] ; A_IN1_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.798 ns  ; Logica_miscare:inst6|count_ture[0] ; B_IN3_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.798 ns  ; Logica_miscare:inst6|count_ture[0] ; A_IN1_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.763 ns  ; Logica_miscare:inst6|count_ture[1] ; B_IN3_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.763 ns  ; Logica_miscare:inst6|count_ture[1] ; A_IN1_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.655 ns  ; Logica_miscare:inst6|count_ture[0] ; B_IN4_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.654 ns  ; Logica_miscare:inst6|count_ture[0] ; A_IN2_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.628 ns  ; Logica_miscare:inst6|count_ture[3] ; B_IN3_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.628 ns  ; Logica_miscare:inst6|count_ture[3] ; A_IN1_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.620 ns  ; Logica_miscare:inst6|count_ture[1] ; B_IN4_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.619 ns  ; Logica_miscare:inst6|count_ture[1] ; A_IN2_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.612 ns  ; Logica_miscare:inst6|count_ture[4] ; B_IN3_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.612 ns  ; Logica_miscare:inst6|count_ture[4] ; A_IN1_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.511 ns  ; Logica_miscare:inst6|count_ture[2] ; B_IN3_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.511 ns  ; Logica_miscare:inst6|count_ture[2] ; A_IN1_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.431 ns  ; Logica_miscare:inst6|count_ture[5] ; B_IN3_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.431 ns  ; Logica_miscare:inst6|count_ture[5] ; A_IN1_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.368 ns  ; Logica_miscare:inst6|count_ture[2] ; B_IN4_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.367 ns  ; Logica_miscare:inst6|count_ture[2] ; A_IN2_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.358 ns  ; Logica_miscare:inst6|count_ture[0] ; B_IN4_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.357 ns  ; Logica_miscare:inst6|count_ture[0] ; A_IN2_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.331 ns  ; Logica_miscare:inst6|count_ture[3] ; B_IN3_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.331 ns  ; Logica_miscare:inst6|count_ture[3] ; A_IN1_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.323 ns  ; Logica_miscare:inst6|count_ture[1] ; B_IN4_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.322 ns  ; Logica_miscare:inst6|count_ture[1] ; A_IN2_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.315 ns  ; Logica_miscare:inst6|count_ture[4] ; B_IN3_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.315 ns  ; Logica_miscare:inst6|count_ture[4] ; A_IN1_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.267 ns  ; Logica_miscare:inst6|count_ture[6] ; B_IN3_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.267 ns  ; Logica_miscare:inst6|count_ture[6] ; A_IN1_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.188 ns  ; Logica_miscare:inst6|count_ture[3] ; B_IN4_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.187 ns  ; Logica_miscare:inst6|count_ture[3] ; A_IN2_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.134 ns  ; Logica_miscare:inst6|count_ture[5] ; B_IN3_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.134 ns  ; Logica_miscare:inst6|count_ture[5] ; A_IN1_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.071 ns  ; Logica_miscare:inst6|count_ture[2] ; B_IN4_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.070 ns  ; Logica_miscare:inst6|count_ture[2] ; A_IN2_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 15.970 ns  ; Logica_miscare:inst6|count_ture[6] ; B_IN3_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 15.970 ns  ; Logica_miscare:inst6|count_ture[6] ; A_IN1_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 15.943 ns  ; Logica_miscare:inst6|count_ture[0] ; D_IN4_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 15.908 ns  ; Logica_miscare:inst6|count_ture[1] ; D_IN4_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 15.891 ns  ; Logica_miscare:inst6|count_ture[3] ; B_IN4_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 15.890 ns  ; Logica_miscare:inst6|count_ture[3] ; A_IN2_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 15.656 ns  ; Logica_miscare:inst6|count_ture[2] ; D_IN4_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 15.646 ns  ; Logica_miscare:inst6|count_ture[0] ; D_IN4_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 15.611 ns  ; Logica_miscare:inst6|count_ture[1] ; D_IN4_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 15.603 ns  ; Logica_miscare:inst6|count_ture[0] ; C_IN2_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 15.568 ns  ; Logica_miscare:inst6|count_ture[1] ; C_IN2_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 15.476 ns  ; Logica_miscare:inst6|count_ture[3] ; D_IN4_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 15.359 ns  ; Logica_miscare:inst6|count_ture[2] ; D_IN4_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 15.316 ns  ; Logica_miscare:inst6|count_ture[2] ; C_IN2_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 15.306 ns  ; Logica_miscare:inst6|count_ture[0] ; C_IN2_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 15.271 ns  ; Logica_miscare:inst6|count_ture[1] ; C_IN2_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 15.229 ns  ; Logica_miscare:inst6|count_ture[0] ; D_IN3_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 15.229 ns  ; Logica_miscare:inst6|count_ture[0] ; C_IN1_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 15.204 ns  ; Logica_miscare:inst6|count_ture[4] ; B_IN4_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 15.203 ns  ; Logica_miscare:inst6|count_ture[4] ; A_IN2_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 15.194 ns  ; Logica_miscare:inst6|count_ture[1] ; D_IN3_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 15.194 ns  ; Logica_miscare:inst6|count_ture[1] ; C_IN1_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 15.179 ns  ; Logica_miscare:inst6|count_ture[3] ; D_IN4_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 15.154 ns  ; Logica_miscare:inst6|count_ture[7] ; B_IN3_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 15.154 ns  ; Logica_miscare:inst6|count_ture[7] ; A_IN1_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 15.136 ns  ; Logica_miscare:inst6|count_ture[3] ; C_IN2_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 15.023 ns  ; Logica_miscare:inst6|count_ture[5] ; B_IN4_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 15.022 ns  ; Logica_miscare:inst6|count_ture[5] ; A_IN2_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 15.019 ns  ; Logica_miscare:inst6|count_ture[2] ; C_IN2_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 14.942 ns  ; Logica_miscare:inst6|count_ture[2] ; D_IN3_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 14.942 ns  ; Logica_miscare:inst6|count_ture[2] ; C_IN1_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 14.932 ns  ; Logica_miscare:inst6|count_ture[0] ; D_IN3_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 14.932 ns  ; Logica_miscare:inst6|count_ture[0] ; C_IN1_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 14.907 ns  ; Logica_miscare:inst6|count_ture[4] ; B_IN4_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 14.906 ns  ; Logica_miscare:inst6|count_ture[4] ; A_IN2_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 14.897 ns  ; Logica_miscare:inst6|count_ture[1] ; D_IN3_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 14.897 ns  ; Logica_miscare:inst6|count_ture[1] ; C_IN1_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 14.859 ns  ; Logica_miscare:inst6|count_ture[6] ; B_IN4_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 14.858 ns  ; Logica_miscare:inst6|count_ture[6] ; A_IN2_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 14.857 ns  ; Logica_miscare:inst6|count_ture[7] ; B_IN3_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 14.857 ns  ; Logica_miscare:inst6|count_ture[7] ; A_IN1_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 14.839 ns  ; Logica_miscare:inst6|count_ture[3] ; C_IN2_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 14.762 ns  ; Logica_miscare:inst6|count_ture[3] ; D_IN3_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 14.762 ns  ; Logica_miscare:inst6|count_ture[3] ; C_IN1_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 14.746 ns  ; Logica_miscare:inst6|count_ture[4] ; D_IN3_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 14.746 ns  ; Logica_miscare:inst6|count_ture[4] ; C_IN1_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 14.726 ns  ; Logica_miscare:inst6|count_ture[5] ; B_IN4_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 14.725 ns  ; Logica_miscare:inst6|count_ture[5] ; A_IN2_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 14.645 ns  ; Logica_miscare:inst6|count_ture[2] ; D_IN3_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 14.645 ns  ; Logica_miscare:inst6|count_ture[2] ; C_IN1_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 14.565 ns  ; Logica_miscare:inst6|count_ture[5] ; D_IN3_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 14.565 ns  ; Logica_miscare:inst6|count_ture[5] ; C_IN1_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 14.562 ns  ; Logica_miscare:inst6|count_ture[6] ; B_IN4_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 14.561 ns  ; Logica_miscare:inst6|count_ture[6] ; A_IN2_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 14.497 ns  ; Logica_miscare:inst6|count_ture[4] ; D_IN4_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 14.465 ns  ; Logica_miscare:inst6|count_ture[3] ; D_IN3_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 14.465 ns  ; Logica_miscare:inst6|count_ture[3] ; C_IN1_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 14.449 ns  ; Logica_miscare:inst6|count_ture[4] ; D_IN3_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 14.449 ns  ; Logica_miscare:inst6|count_ture[4] ; C_IN1_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 14.401 ns  ; Logica_miscare:inst6|count_ture[6] ; D_IN3_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 14.401 ns  ; Logica_miscare:inst6|count_ture[6] ; C_IN1_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 14.316 ns  ; Logica_miscare:inst6|count_ture[5] ; D_IN4_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 14.268 ns  ; Logica_miscare:inst6|count_ture[5] ; D_IN3_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 14.268 ns  ; Logica_miscare:inst6|count_ture[5] ; C_IN1_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 14.200 ns  ; Logica_miscare:inst6|count_ture[4] ; D_IN4_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 14.157 ns  ; Logica_miscare:inst6|count_ture[4] ; C_IN2_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 14.152 ns  ; Logica_miscare:inst6|count_ture[6] ; D_IN4_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 14.104 ns  ; Logica_miscare:inst6|count_ture[6] ; D_IN3_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 14.104 ns  ; Logica_miscare:inst6|count_ture[6] ; C_IN1_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 14.019 ns  ; Logica_miscare:inst6|count_ture[5] ; D_IN4_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 13.976 ns  ; Logica_miscare:inst6|count_ture[5] ; C_IN2_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 13.860 ns  ; Logica_miscare:inst6|count_ture[4] ; C_IN2_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 13.855 ns  ; Logica_miscare:inst6|count_ture[6] ; D_IN4_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 13.812 ns  ; Logica_miscare:inst6|count_ture[6] ; C_IN2_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 13.746 ns  ; Logica_miscare:inst6|count_ture[7] ; B_IN4_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 13.745 ns  ; Logica_miscare:inst6|count_ture[7] ; A_IN2_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 13.679 ns  ; Logica_miscare:inst6|count_ture[5] ; C_IN2_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 13.515 ns  ; Logica_miscare:inst6|count_ture[6] ; C_IN2_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 13.449 ns  ; Logica_miscare:inst6|count_ture[7] ; B_IN4_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 13.448 ns  ; Logica_miscare:inst6|count_ture[7] ; A_IN2_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 13.288 ns  ; Logica_miscare:inst6|count_ture[7] ; D_IN3_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 13.288 ns  ; Logica_miscare:inst6|count_ture[7] ; C_IN1_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 13.039 ns  ; Logica_miscare:inst6|count_ture[7] ; D_IN4_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 12.991 ns  ; Logica_miscare:inst6|count_ture[7] ; D_IN3_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 12.991 ns  ; Logica_miscare:inst6|count_ture[7] ; C_IN1_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 12.742 ns  ; Logica_miscare:inst6|count_ture[7] ; D_IN4_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 12.699 ns  ; Logica_miscare:inst6|count_ture[7] ; C_IN2_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 12.402 ns  ; Logica_miscare:inst6|count_ture[7] ; C_IN2_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 11.835 ns  ; Logica_miscare:inst6|stanga        ; B_IN4_D1            ; senzor_3   ;
; N/A                                     ; None                                                ; 11.834 ns  ; Logica_miscare:inst6|stanga        ; A_IN2_D1            ; senzor_3   ;
; N/A                                     ; None                                                ; 11.607 ns  ; Logica_miscare:inst6|dreapta       ; B_IN4_D1            ; senzor_3   ;
; N/A                                     ; None                                                ; 11.606 ns  ; Logica_miscare:inst6|dreapta       ; A_IN2_D1            ; senzor_3   ;
; N/A                                     ; None                                                ; 11.369 ns  ; Logica_miscare:inst6|stanga        ; B_IN3_D1            ; senzor_3   ;
; N/A                                     ; None                                                ; 11.369 ns  ; Logica_miscare:inst6|stanga        ; A_IN1_D1            ; senzor_3   ;
; N/A                                     ; None                                                ; 11.231 ns  ; Logica_miscare:inst6|stanga        ; B_IN4_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 11.230 ns  ; Logica_miscare:inst6|stanga        ; A_IN2_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 11.125 ns  ; Logica_miscare:inst6|stanga        ; D_IN4_D2            ; senzor_3   ;
; N/A                                     ; None                                                ; 11.004 ns  ; Logica_miscare:inst6|stanga        ; B_IN4_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 11.003 ns  ; Logica_miscare:inst6|dreapta       ; B_IN4_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 11.003 ns  ; Logica_miscare:inst6|stanga        ; A_IN2_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 11.002 ns  ; Logica_miscare:inst6|dreapta       ; A_IN2_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 10.897 ns  ; Logica_miscare:inst6|dreapta       ; D_IN4_D2            ; senzor_3   ;
; N/A                                     ; None                                                ; 10.785 ns  ; Logica_miscare:inst6|stanga        ; C_IN2_D2            ; senzor_3   ;
; N/A                                     ; None                                                ; 10.776 ns  ; Logica_miscare:inst6|dreapta       ; B_IN4_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 10.775 ns  ; Logica_miscare:inst6|dreapta       ; A_IN2_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 10.765 ns  ; Logica_miscare:inst6|stanga        ; B_IN3_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 10.765 ns  ; Logica_miscare:inst6|stanga        ; A_IN1_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 10.557 ns  ; Logica_miscare:inst6|dreapta       ; C_IN2_D2            ; senzor_3   ;
; N/A                                     ; None                                                ; 10.538 ns  ; Logica_miscare:inst6|stanga        ; B_IN3_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 10.538 ns  ; Logica_miscare:inst6|stanga        ; A_IN1_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 10.521 ns  ; Logica_miscare:inst6|stanga        ; D_IN4_D2            ; senzor_2   ;
; N/A                                     ; None                                                ; 10.491 ns  ; Logica_miscare:inst6|dreapta       ; B_IN3_D1            ; senzor_3   ;
; N/A                                     ; None                                                ; 10.491 ns  ; Logica_miscare:inst6|dreapta       ; A_IN1_D1            ; senzor_3   ;
; N/A                                     ; None                                                ; 10.294 ns  ; Logica_miscare:inst6|stanga        ; D_IN4_D2            ; senzor_4   ;
; N/A                                     ; None                                                ; 10.293 ns  ; Logica_miscare:inst6|dreapta       ; D_IN4_D2            ; senzor_2   ;
; N/A                                     ; None                                                ; 10.181 ns  ; Logica_miscare:inst6|stanga        ; C_IN2_D2            ; senzor_2   ;
; N/A                                     ; None                                                ; 10.066 ns  ; Logica_miscare:inst6|dreapta       ; D_IN4_D2            ; senzor_4   ;
; N/A                                     ; None                                                ; 9.954 ns   ; Logica_miscare:inst6|stanga        ; C_IN2_D2            ; senzor_4   ;
; N/A                                     ; None                                                ; 9.953 ns   ; Logica_miscare:inst6|dreapta       ; C_IN2_D2            ; senzor_2   ;
; N/A                                     ; None                                                ; 9.887 ns   ; Logica_miscare:inst6|dreapta       ; B_IN3_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 9.887 ns   ; Logica_miscare:inst6|dreapta       ; A_IN1_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 9.726 ns   ; Logica_miscare:inst6|dreapta       ; C_IN2_D2            ; senzor_4   ;
; N/A                                     ; None                                                ; 9.693 ns   ; Logica_miscare:inst6|dreapta       ; D_IN3_D2            ; senzor_3   ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                    ;                     ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------+---------------------+------------+


+-------------------------------------------------------------------+
; tpd                                                               ;
+-------+-------------------+-----------------+----------+----------+
; Slack ; Required P2P Time ; Actual P2P Time ; From     ; To       ;
+-------+-------------------+-----------------+----------+----------+
; N/A   ; None              ; 15.617 ns       ; senzor_5 ; B_IN3_D1 ;
; N/A   ; None              ; 15.617 ns       ; senzor_5 ; A_IN1_D1 ;
; N/A   ; None              ; 15.158 ns       ; senzon_1 ; B_IN3_D1 ;
; N/A   ; None              ; 15.158 ns       ; senzon_1 ; A_IN1_D1 ;
; N/A   ; None              ; 14.392 ns       ; senzor_2 ; B_IN3_D1 ;
; N/A   ; None              ; 14.392 ns       ; senzor_2 ; A_IN1_D1 ;
; N/A   ; None              ; 14.207 ns       ; senzor_5 ; B_IN4_D1 ;
; N/A   ; None              ; 14.206 ns       ; senzor_5 ; A_IN2_D1 ;
; N/A   ; None              ; 13.976 ns       ; senzor_3 ; B_IN3_D1 ;
; N/A   ; None              ; 13.976 ns       ; senzor_3 ; A_IN1_D1 ;
; N/A   ; None              ; 13.751 ns       ; senzor_5 ; D_IN3_D2 ;
; N/A   ; None              ; 13.751 ns       ; senzor_5 ; C_IN1_D2 ;
; N/A   ; None              ; 13.748 ns       ; senzon_1 ; B_IN4_D1 ;
; N/A   ; None              ; 13.747 ns       ; senzon_1 ; A_IN2_D1 ;
; N/A   ; None              ; 13.728 ns       ; senzor_4 ; B_IN3_D1 ;
; N/A   ; None              ; 13.728 ns       ; senzor_4 ; A_IN1_D1 ;
; N/A   ; None              ; 13.571 ns       ; senzor_2 ; B_IN4_D1 ;
; N/A   ; None              ; 13.570 ns       ; senzor_2 ; A_IN2_D1 ;
; N/A   ; None              ; 13.496 ns       ; senzor_5 ; D_IN4_D2 ;
; N/A   ; None              ; 13.292 ns       ; senzon_1 ; D_IN3_D2 ;
; N/A   ; None              ; 13.292 ns       ; senzon_1 ; C_IN1_D2 ;
; N/A   ; None              ; 13.156 ns       ; senzor_5 ; C_IN2_D2 ;
; N/A   ; None              ; 13.037 ns       ; senzon_1 ; D_IN4_D2 ;
; N/A   ; None              ; 12.904 ns       ; senzor_4 ; B_IN4_D1 ;
; N/A   ; None              ; 12.903 ns       ; senzor_4 ; A_IN2_D1 ;
; N/A   ; None              ; 12.863 ns       ; senzor_2 ; D_IN4_D2 ;
; N/A   ; None              ; 12.697 ns       ; senzon_1 ; C_IN2_D2 ;
; N/A   ; None              ; 12.523 ns       ; senzor_2 ; C_IN2_D2 ;
; N/A   ; None              ; 12.412 ns       ; senzor_2 ; D_IN3_D2 ;
; N/A   ; None              ; 12.412 ns       ; senzor_2 ; C_IN1_D2 ;
; N/A   ; None              ; 12.189 ns       ; senzor_4 ; D_IN4_D2 ;
; N/A   ; None              ; 12.100 ns       ; senzor_3 ; D_IN3_D2 ;
; N/A   ; None              ; 12.100 ns       ; senzor_3 ; C_IN1_D2 ;
; N/A   ; None              ; 11.858 ns       ; senzor_4 ; D_IN3_D2 ;
; N/A   ; None              ; 11.858 ns       ; senzor_4 ; C_IN1_D2 ;
; N/A   ; None              ; 11.849 ns       ; senzor_4 ; C_IN2_D2 ;
; N/A   ; None              ; 9.252 ns        ; senzor_3 ; B_IN4_D1 ;
; N/A   ; None              ; 9.251 ns        ; senzor_3 ; A_IN2_D1 ;
; N/A   ; None              ; 8.542 ns        ; senzor_3 ; D_IN4_D2 ;
; N/A   ; None              ; 8.202 ns        ; senzor_3 ; C_IN2_D2 ;
+-------+-------------------+-----------------+----------+----------+


+----------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                   ;
+---------------+-------------+-----------+------------------+----------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From             ; To                                           ; To Clock ;
+---------------+-------------+-----------+------------------+----------------------------------------------+----------+
; N/A           ; None        ; 10.274 ns ; buton_selectie   ; debouncing:inst5|inst                        ; clk      ;
; N/A           ; None        ; 10.146 ns ; buton_START_STOP ; debouncing:inst16|inst                       ; clk      ;
; N/A           ; None        ; 3.671 ns  ; senzon_1         ; afisare_multiplexata:inst17|digit_3[0]       ; clk      ;
; N/A           ; None        ; 3.540 ns  ; senzor_5         ; afisare_multiplexata:inst17|digit_3[0]       ; clk      ;
; N/A           ; None        ; 0.935 ns  ; senzor_3         ; afisare_multiplexata:inst17|digit_3[1]       ; clk      ;
; N/A           ; None        ; 0.934 ns  ; senzor_3         ; afisare_multiplexata:inst17|digit_2[0]       ; clk      ;
; N/A           ; None        ; 0.933 ns  ; senzor_3         ; afisare_multiplexata:inst17|digit_2[2]       ; clk      ;
; N/A           ; None        ; 0.602 ns  ; senzor_3         ; afisare_multiplexata:inst17|digit_2[3]       ; clk      ;
; N/A           ; None        ; 0.099 ns  ; senzor_3         ; afisare_multiplexata:inst17|digit_3[0]       ; clk      ;
; N/A           ; None        ; 0.070 ns  ; senzor_3         ; afisare_multiplexata:inst17|digit_3[2]       ; clk      ;
; N/A           ; None        ; -0.099 ns ; senzor_3         ; afisare_multiplexata:inst17|digit_2[1]       ; clk      ;
; N/A           ; None        ; -0.245 ns ; senzor_3         ; afisare_multiplexata:inst17|digit_1[3]       ; clk      ;
; N/A           ; None        ; -0.499 ns ; senzor_3         ; afisare_multiplexata:inst17|digit_3[3]       ; clk      ;
; N/A           ; None        ; -0.855 ns ; senzon_1         ; afisare_multiplexata:inst17|cifra_unitati[3] ; senzon_1 ;
; N/A           ; None        ; -0.986 ns ; senzor_5         ; afisare_multiplexata:inst17|cifra_unitati[3] ; senzon_1 ;
; N/A           ; None        ; -1.020 ns ; senzon_1         ; afisare_multiplexata:inst17|cifra_unitati[1] ; senzon_1 ;
; N/A           ; None        ; -1.134 ns ; senzon_1         ; afisare_multiplexata:inst17|cifra_unitati[2] ; senzon_1 ;
; N/A           ; None        ; -1.151 ns ; senzor_5         ; afisare_multiplexata:inst17|cifra_unitati[1] ; senzon_1 ;
; N/A           ; None        ; -1.152 ns ; senzon_1         ; afisare_multiplexata:inst17|cifra_unitati[3] ; senzor_5 ;
; N/A           ; None        ; -1.265 ns ; senzor_5         ; afisare_multiplexata:inst17|cifra_unitati[2] ; senzon_1 ;
; N/A           ; None        ; -1.283 ns ; senzor_5         ; afisare_multiplexata:inst17|cifra_unitati[3] ; senzor_5 ;
; N/A           ; None        ; -1.317 ns ; senzon_1         ; afisare_multiplexata:inst17|cifra_unitati[1] ; senzor_5 ;
; N/A           ; None        ; -1.431 ns ; senzon_1         ; afisare_multiplexata:inst17|cifra_unitati[2] ; senzor_5 ;
; N/A           ; None        ; -1.448 ns ; senzor_5         ; afisare_multiplexata:inst17|cifra_unitati[1] ; senzor_5 ;
; N/A           ; None        ; -1.562 ns ; senzor_5         ; afisare_multiplexata:inst17|cifra_unitati[2] ; senzor_5 ;
; N/A           ; None        ; -2.956 ns ; senzor_4         ; Logica_miscare:inst6|stanga                  ; senzor_3 ;
; N/A           ; None        ; -3.560 ns ; senzor_4         ; Logica_miscare:inst6|stanga                  ; senzor_2 ;
; N/A           ; None        ; -3.635 ns ; senzor_2         ; Logica_miscare:inst6|dreapta                 ; senzor_3 ;
; N/A           ; None        ; -3.787 ns ; senzor_4         ; Logica_miscare:inst6|stanga                  ; senzor_4 ;
; N/A           ; None        ; -4.239 ns ; senzor_2         ; Logica_miscare:inst6|dreapta                 ; senzor_2 ;
; N/A           ; None        ; -4.466 ns ; senzor_2         ; Logica_miscare:inst6|dreapta                 ; senzor_4 ;
+---------------+-------------+-----------+------------------+----------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Sun May 19 13:10:58 2024
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off sisau -c sisau --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "Logica_miscare:inst6|count_ture[0]" is a latch
    Warning: Node "Logica_miscare:inst6|count_ture[1]" is a latch
    Warning: Node "Logica_miscare:inst6|count_ture[2]" is a latch
    Warning: Node "Logica_miscare:inst6|count_ture[3]" is a latch
    Warning: Node "Logica_miscare:inst6|count_ture[4]" is a latch
    Warning: Node "Logica_miscare:inst6|count_ture[5]" is a latch
    Warning: Node "Logica_miscare:inst6|count_ture[6]" is a latch
    Warning: Node "Logica_miscare:inst6|count_ture[7]" is a latch
    Warning: Node "Logica_miscare:inst6|dreapta" is a latch
    Warning: Node "Logica_miscare:inst6|stanga" is a latch
    Warning: Node "afisare_multiplexata:inst17|cifra_zeci[0]" is a latch
    Warning: Node "Logica_miscare:inst6|reset_count" is a latch
    Warning: Node "afisare_multiplexata:inst17|cifra_zeci[3]" is a latch
    Warning: Node "afisare_multiplexata:inst17|cifra_zeci[2]" is a latch
    Warning: Node "afisare_multiplexata:inst17|cifra_zeci[1]" is a latch
    Warning: Node "afisare_multiplexata:inst17|cifra_unitati[1]" is a latch
    Warning: Node "afisare_multiplexata:inst17|cifra_unitati[2]" is a latch
    Warning: Node "afisare_multiplexata:inst17|cifra_unitati[3]" is a latch
    Warning: Node "afisare_multiplexata:inst17|a" is a latch
    Warning: Node "afisare_multiplexata:inst17|b" is a latch
    Warning: Node "afisare_multiplexata:inst17|c" is a latch
    Warning: Node "afisare_multiplexata:inst17|d" is a latch
    Warning: Node "afisare_multiplexata:inst17|e" is a latch
    Warning: Node "afisare_multiplexata:inst17|f" is a latch
    Warning: Node "afisare_multiplexata:inst17|g" is a latch
Warning: Found combinational loop of 1 nodes
    Warning: Node "afisare_multiplexata:inst17|cifra_unitati[0]~0"
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
    Info: Assuming node "senzon_1" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "senzor_5" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "senzor_2" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "senzor_4" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "senzor_3" is a latch enable. Will not compute fmax for this pin.
Warning: Found 43 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "afisare_multiplexata:inst17|cifra_unitati[3]" as buffer
    Info: Detected ripple clock "afisare_multiplexata:inst17|cifra_unitati[2]" as buffer
    Info: Detected ripple clock "afisare_multiplexata:inst17|cifra_unitati[1]" as buffer
    Info: Detected ripple clock "Logica_miscare:inst6|reset_count" as buffer
    Info: Detected ripple clock "Logica_miscare:inst6|stanga" as buffer
    Info: Detected ripple clock "Logica_miscare:inst6|dreapta" as buffer
    Info: Detected gated clock "afisare_multiplexata:inst17|Mux0~1" as buffer
    Info: Detected ripple clock "afisare_multiplexata:inst17|digit_1[3]" as buffer
    Info: Detected gated clock "afisare_multiplexata:inst17|Mux0~0" as buffer
    Info: Detected ripple clock "afisare_multiplexata:inst17|digit_3[3]" as buffer
    Info: Detected ripple clock "afisare_multiplexata:inst17|digit_2[3]" as buffer
    Info: Detected gated clock "afisare_multiplexata:inst17|Mux1~0" as buffer
    Info: Detected ripple clock "afisare_multiplexata:inst17|digit_3[2]" as buffer
    Info: Detected ripple clock "afisare_multiplexata:inst17|digit_2[2]" as buffer
    Info: Detected gated clock "afisare_multiplexata:inst17|Mux2~0" as buffer
    Info: Detected ripple clock "afisare_multiplexata:inst17|digit_3[1]" as buffer
    Info: Detected ripple clock "afisare_multiplexata:inst17|digit_2[1]" as buffer
    Info: Detected gated clock "afisare_multiplexata:inst17|Mux3~0" as buffer
    Info: Detected ripple clock "afisare_multiplexata:inst17|digit_3[0]" as buffer
    Info: Detected gated clock "afisare_multiplexata:inst17|cifra_unitati[0]~0" as buffer
    Info: Detected gated clock "afisare_multiplexata:inst17|Equal0~0" as buffer
    Info: Detected gated clock "afisare_multiplexata:inst17|cifra_zeci[2]~1" as buffer
    Info: Detected ripple clock "afisare_multiplexata:inst17|digit_2[0]" as buffer
    Info: Detected ripple clock "afisare_multiplexata:inst17|generator_adresa[1]" as buffer
    Info: Detected ripple clock "afisare_multiplexata:inst17|generator_adresa[0]" as buffer
    Info: Detected gated clock "Logica_miscare:inst6|directie_driverB[1]~7" as buffer
    Info: Detected gated clock "Logica_miscare:inst6|stanga~0" as buffer
    Info: Detected ripple clock "debouncing:inst16|inst" as buffer
    Info: Detected ripple clock "debouncing:inst16|inst1" as buffer
    Info: Detected gated clock "debouncing:inst16|inst3" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_10:inst4|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_10:inst|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_5:inst3|inst2" as buffer
    Info: Detected ripple clock "debouncing:inst5|inst1" as buffer
    Info: Detected ripple clock "debouncing:inst5|inst" as buffer
    Info: Detected gated clock "debouncing:inst5|inst3" as buffer
    Info: Detected gated clock "Logica_miscare:inst6|tact_count" as buffer
Info: Clock "clk" has Internal fmax of 263.78 MHz between source register "divizor_frecventa:inst2|divizor_10:inst4|inst9" and destination register "divizor_frecventa:inst2|divizor_10:inst4|inst12" (period= 3.791 ns)
    Info: + Longest register to register delay is 1.914 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y7_N31; Fanout = 8; REG Node = 'divizor_frecventa:inst2|divizor_10:inst4|inst9'
        Info: 2: + IC(0.663 ns) + CELL(0.202 ns) = 0.865 ns; Loc. = LCCOMB_X17_Y7_N30; Fanout = 1; COMB Node = 'divizor_frecventa:inst2|divizor_10:inst4|inst9~_wirecell'
        Info: 3: + IC(0.589 ns) + CELL(0.460 ns) = 1.914 ns; Loc. = LCFF_X18_Y7_N19; Fanout = 14; REG Node = 'divizor_frecventa:inst2|divizor_10:inst4|inst12'
        Info: Total cell delay = 0.662 ns ( 34.59 % )
        Info: Total interconnect delay = 1.252 ns ( 65.41 % )
    Info: - Smallest clock skew is -1.613 ns
        Info: + Shortest clock path from clock "clk" to destination register is 5.607 ns
            Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'
            Info: 2: + IC(1.405 ns) + CELL(0.970 ns) = 3.475 ns; Loc. = LCFF_X10_Y7_N23; Fanout = 5; REG Node = 'divizor_frecventa:inst2|divizor_10:inst|inst12'
            Info: 3: + IC(1.466 ns) + CELL(0.666 ns) = 5.607 ns; Loc. = LCFF_X18_Y7_N19; Fanout = 14; REG Node = 'divizor_frecventa:inst2|divizor_10:inst4|inst12'
            Info: Total cell delay = 2.736 ns ( 48.80 % )
            Info: Total interconnect delay = 2.871 ns ( 51.20 % )
        Info: - Longest clock path from clock "clk" to source register is 7.220 ns
            Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'
            Info: 2: + IC(1.405 ns) + CELL(0.970 ns) = 3.475 ns; Loc. = LCFF_X10_Y7_N23; Fanout = 5; REG Node = 'divizor_frecventa:inst2|divizor_10:inst|inst12'
            Info: 3: + IC(2.259 ns) + CELL(0.000 ns) = 5.734 ns; Loc. = CLKCTRL_G0; Fanout = 5; COMB Node = 'divizor_frecventa:inst2|divizor_10:inst|inst12~clkctrl'
            Info: 4: + IC(0.820 ns) + CELL(0.666 ns) = 7.220 ns; Loc. = LCFF_X18_Y7_N31; Fanout = 8; REG Node = 'divizor_frecventa:inst2|divizor_10:inst4|inst9'
            Info: Total cell delay = 2.736 ns ( 37.89 % )
            Info: Total interconnect delay = 4.484 ns ( 62.11 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Micro setup delay of destination is -0.040 ns
Info: Clock "senzon_1" has Internal fmax of 154.01 MHz between source register "afisare_multiplexata:inst17|cifra_zeci[3]" and destination register "afisare_multiplexata:inst17|cifra_zeci[0]" (period= 6.493 ns)
    Info: + Longest register to register delay is 1.677 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X26_Y4_N16; Fanout = 5; REG Node = 'afisare_multiplexata:inst17|cifra_zeci[3]'
        Info: 2: + IC(0.454 ns) + CELL(0.651 ns) = 1.105 ns; Loc. = LCCOMB_X26_Y4_N0; Fanout = 1; COMB Node = 'afisare_multiplexata:inst17|cifra_zeci~0'
        Info: 3: + IC(0.366 ns) + CELL(0.206 ns) = 1.677 ns; Loc. = LCCOMB_X26_Y4_N12; Fanout = 5; REG Node = 'afisare_multiplexata:inst17|cifra_zeci[0]'
        Info: Total cell delay = 0.857 ns ( 51.10 % )
        Info: Total interconnect delay = 0.820 ns ( 48.90 % )
    Info: - Smallest clock skew is -3.356 ns
        Info: + Shortest clock path from clock "senzon_1" to destination register is 5.877 ns
            Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_104; Fanout = 5; CLK Node = 'senzon_1'
            Info: 2: + IC(1.860 ns) + CELL(0.206 ns) = 3.011 ns; Loc. = LCCOMB_X27_Y4_N28; Fanout = 1; COMB Node = 'afisare_multiplexata:inst17|cifra_zeci[2]~1'
            Info: 3: + IC(1.124 ns) + CELL(0.000 ns) = 4.135 ns; Loc. = CLKCTRL_G6; Fanout = 4; COMB Node = 'afisare_multiplexata:inst17|cifra_zeci[2]~1clkctrl'
            Info: 4: + IC(1.372 ns) + CELL(0.370 ns) = 5.877 ns; Loc. = LCCOMB_X26_Y4_N12; Fanout = 5; REG Node = 'afisare_multiplexata:inst17|cifra_zeci[0]'
            Info: Total cell delay = 1.521 ns ( 25.88 % )
            Info: Total interconnect delay = 4.356 ns ( 74.12 % )
        Info: - Longest clock path from clock "senzon_1" to source register is 9.233 ns
            Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_104; Fanout = 5; CLK Node = 'senzon_1'
            Info: 2: + IC(1.810 ns) + CELL(0.206 ns) = 2.961 ns; Loc. = LCCOMB_X27_Y7_N8; Fanout = 5; COMB Node = 'Logica_miscare:inst6|tact_count'
            Info: 3: + IC(1.149 ns) + CELL(0.370 ns) = 4.480 ns; Loc. = LCCOMB_X26_Y4_N14; Fanout = 5; REG Node = 'afisare_multiplexata:inst17|cifra_unitati[1]'
            Info: 4: + IC(0.644 ns) + CELL(0.499 ns) = 5.623 ns; Loc. = LCCOMB_X27_Y4_N14; Fanout = 1; COMB Node = 'afisare_multiplexata:inst17|Equal0~0'
            Info: 5: + IC(0.370 ns) + CELL(0.370 ns) = 6.363 ns; Loc. = LCCOMB_X27_Y4_N28; Fanout = 1; COMB Node = 'afisare_multiplexata:inst17|cifra_zeci[2]~1'
            Info: 6: + IC(1.124 ns) + CELL(0.000 ns) = 7.487 ns; Loc. = CLKCTRL_G6; Fanout = 4; COMB Node = 'afisare_multiplexata:inst17|cifra_zeci[2]~1clkctrl'
            Info: 7: + IC(1.376 ns) + CELL(0.370 ns) = 9.233 ns; Loc. = LCCOMB_X26_Y4_N16; Fanout = 5; REG Node = 'afisare_multiplexata:inst17|cifra_zeci[3]'
            Info: Total cell delay = 2.760 ns ( 29.89 % )
            Info: Total interconnect delay = 6.473 ns ( 70.11 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 1.460 ns
Info: Clock "senzor_5" has Internal fmax of 170.97 MHz between source register "afisare_multiplexata:inst17|cifra_zeci[3]" and destination register "afisare_multiplexata:inst17|cifra_zeci[0]" (period= 5.849 ns)
    Info: + Longest register to register delay is 1.677 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X26_Y4_N16; Fanout = 5; REG Node = 'afisare_multiplexata:inst17|cifra_zeci[3]'
        Info: 2: + IC(0.454 ns) + CELL(0.651 ns) = 1.105 ns; Loc. = LCCOMB_X26_Y4_N0; Fanout = 1; COMB Node = 'afisare_multiplexata:inst17|cifra_zeci~0'
        Info: 3: + IC(0.366 ns) + CELL(0.206 ns) = 1.677 ns; Loc. = LCCOMB_X26_Y4_N12; Fanout = 5; REG Node = 'afisare_multiplexata:inst17|cifra_zeci[0]'
        Info: Total cell delay = 0.857 ns ( 51.10 % )
        Info: Total interconnect delay = 0.820 ns ( 48.90 % )
    Info: - Smallest clock skew is -2.712 ns
        Info: + Shortest clock path from clock "senzor_5" to destination register is 6.224 ns
            Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_99; Fanout = 5; CLK Node = 'senzor_5'
            Info: 2: + IC(1.834 ns) + CELL(0.589 ns) = 3.358 ns; Loc. = LCCOMB_X27_Y4_N28; Fanout = 1; COMB Node = 'afisare_multiplexata:inst17|cifra_zeci[2]~1'
            Info: 3: + IC(1.124 ns) + CELL(0.000 ns) = 4.482 ns; Loc. = CLKCTRL_G6; Fanout = 4; COMB Node = 'afisare_multiplexata:inst17|cifra_zeci[2]~1clkctrl'
            Info: 4: + IC(1.372 ns) + CELL(0.370 ns) = 6.224 ns; Loc. = LCCOMB_X26_Y4_N12; Fanout = 5; REG Node = 'afisare_multiplexata:inst17|cifra_zeci[0]'
            Info: Total cell delay = 1.894 ns ( 30.43 % )
            Info: Total interconnect delay = 4.330 ns ( 69.57 % )
        Info: - Longest clock path from clock "senzor_5" to source register is 8.936 ns
            Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_99; Fanout = 5; CLK Node = 'senzor_5'
            Info: 2: + IC(1.363 ns) + CELL(0.366 ns) = 2.664 ns; Loc. = LCCOMB_X27_Y7_N8; Fanout = 5; COMB Node = 'Logica_miscare:inst6|tact_count'
            Info: 3: + IC(1.149 ns) + CELL(0.370 ns) = 4.183 ns; Loc. = LCCOMB_X26_Y4_N14; Fanout = 5; REG Node = 'afisare_multiplexata:inst17|cifra_unitati[1]'
            Info: 4: + IC(0.644 ns) + CELL(0.499 ns) = 5.326 ns; Loc. = LCCOMB_X27_Y4_N14; Fanout = 1; COMB Node = 'afisare_multiplexata:inst17|Equal0~0'
            Info: 5: + IC(0.370 ns) + CELL(0.370 ns) = 6.066 ns; Loc. = LCCOMB_X27_Y4_N28; Fanout = 1; COMB Node = 'afisare_multiplexata:inst17|cifra_zeci[2]~1'
            Info: 6: + IC(1.124 ns) + CELL(0.000 ns) = 7.190 ns; Loc. = CLKCTRL_G6; Fanout = 4; COMB Node = 'afisare_multiplexata:inst17|cifra_zeci[2]~1clkctrl'
            Info: 7: + IC(1.376 ns) + CELL(0.370 ns) = 8.936 ns; Loc. = LCCOMB_X26_Y4_N16; Fanout = 5; REG Node = 'afisare_multiplexata:inst17|cifra_zeci[3]'
            Info: Total cell delay = 2.910 ns ( 32.56 % )
            Info: Total interconnect delay = 6.026 ns ( 67.44 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 1.460 ns
Warning: Circuit may not operate. Detected 89 non-operational path(s) clocked by clock "clk" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "afisare_multiplexata:inst17|generator_adresa[1]" and destination pin or register "afisare_multiplexata:inst17|D3" for clock "clk" (Hold time is 10.49 ns)
    Info: + Largest clock skew is 11.276 ns
        Info: + Longest clock path from clock "clk" to destination register is 19.714 ns
            Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'
            Info: 2: + IC(1.405 ns) + CELL(0.970 ns) = 3.475 ns; Loc. = LCFF_X10_Y7_N23; Fanout = 5; REG Node = 'divizor_frecventa:inst2|divizor_10:inst|inst12'
            Info: 3: + IC(1.466 ns) + CELL(0.970 ns) = 5.911 ns; Loc. = LCFF_X18_Y7_N19; Fanout = 14; REG Node = 'divizor_frecventa:inst2|divizor_10:inst4|inst12'
            Info: 4: + IC(12.290 ns) + CELL(0.000 ns) = 18.201 ns; Loc. = CLKCTRL_G4; Fanout = 4; COMB Node = 'divizor_frecventa:inst2|divizor_10:inst4|inst12~clkctrl'
            Info: 5: + IC(0.847 ns) + CELL(0.666 ns) = 19.714 ns; Loc. = LCFF_X24_Y4_N21; Fanout = 1; REG Node = 'afisare_multiplexata:inst17|D3'
            Info: Total cell delay = 3.706 ns ( 18.80 % )
            Info: Total interconnect delay = 16.008 ns ( 81.20 % )
        Info: - Shortest clock path from clock "clk" to source register is 8.438 ns
            Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'
            Info: 2: + IC(1.405 ns) + CELL(0.970 ns) = 3.475 ns; Loc. = LCFF_X10_Y7_N23; Fanout = 5; REG Node = 'divizor_frecventa:inst2|divizor_10:inst|inst12'
            Info: 3: + IC(1.466 ns) + CELL(0.970 ns) = 5.911 ns; Loc. = LCFF_X18_Y7_N19; Fanout = 14; REG Node = 'divizor_frecventa:inst2|divizor_10:inst4|inst12'
            Info: 4: + IC(1.861 ns) + CELL(0.666 ns) = 8.438 ns; Loc. = LCFF_X24_Y4_N27; Fanout = 10; REG Node = 'afisare_multiplexata:inst17|generator_adresa[1]'
            Info: Total cell delay = 3.706 ns ( 43.92 % )
            Info: Total interconnect delay = 4.732 ns ( 56.08 % )
    Info: - Micro clock to output delay of source is 0.304 ns
    Info: - Shortest register to register delay is 0.788 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y4_N27; Fanout = 10; REG Node = 'afisare_multiplexata:inst17|generator_adresa[1]'
        Info: 2: + IC(0.478 ns) + CELL(0.202 ns) = 0.680 ns; Loc. = LCCOMB_X24_Y4_N20; Fanout = 1; COMB Node = 'afisare_multiplexata:inst17|Decoder0~2'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.788 ns; Loc. = LCFF_X24_Y4_N21; Fanout = 1; REG Node = 'afisare_multiplexata:inst17|D3'
        Info: Total cell delay = 0.310 ns ( 39.34 % )
        Info: Total interconnect delay = 0.478 ns ( 60.66 % )
    Info: + Micro hold delay of destination is 0.306 ns
Warning: Circuit may not operate. Detected 16 non-operational path(s) clocked by clock "senzon_1" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "afisare_multiplexata:inst17|cifra_zeci[0]" and destination pin or register "afisare_multiplexata:inst17|cifra_zeci[3]" for clock "senzon_1" (Hold time is 2.183 ns)
    Info: + Largest clock skew is 3.356 ns
        Info: + Longest clock path from clock "senzon_1" to destination register is 9.233 ns
            Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_104; Fanout = 5; CLK Node = 'senzon_1'
            Info: 2: + IC(1.810 ns) + CELL(0.206 ns) = 2.961 ns; Loc. = LCCOMB_X27_Y7_N8; Fanout = 5; COMB Node = 'Logica_miscare:inst6|tact_count'
            Info: 3: + IC(1.149 ns) + CELL(0.370 ns) = 4.480 ns; Loc. = LCCOMB_X26_Y4_N14; Fanout = 5; REG Node = 'afisare_multiplexata:inst17|cifra_unitati[1]'
            Info: 4: + IC(0.644 ns) + CELL(0.499 ns) = 5.623 ns; Loc. = LCCOMB_X27_Y4_N14; Fanout = 1; COMB Node = 'afisare_multiplexata:inst17|Equal0~0'
            Info: 5: + IC(0.370 ns) + CELL(0.370 ns) = 6.363 ns; Loc. = LCCOMB_X27_Y4_N28; Fanout = 1; COMB Node = 'afisare_multiplexata:inst17|cifra_zeci[2]~1'
            Info: 6: + IC(1.124 ns) + CELL(0.000 ns) = 7.487 ns; Loc. = CLKCTRL_G6; Fanout = 4; COMB Node = 'afisare_multiplexata:inst17|cifra_zeci[2]~1clkctrl'
            Info: 7: + IC(1.376 ns) + CELL(0.370 ns) = 9.233 ns; Loc. = LCCOMB_X26_Y4_N16; Fanout = 5; REG Node = 'afisare_multiplexata:inst17|cifra_zeci[3]'
            Info: Total cell delay = 2.760 ns ( 29.89 % )
            Info: Total interconnect delay = 6.473 ns ( 70.11 % )
        Info: - Shortest clock path from clock "senzon_1" to source register is 5.877 ns
            Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_104; Fanout = 5; CLK Node = 'senzon_1'
            Info: 2: + IC(1.860 ns) + CELL(0.206 ns) = 3.011 ns; Loc. = LCCOMB_X27_Y4_N28; Fanout = 1; COMB Node = 'afisare_multiplexata:inst17|cifra_zeci[2]~1'
            Info: 3: + IC(1.124 ns) + CELL(0.000 ns) = 4.135 ns; Loc. = CLKCTRL_G6; Fanout = 4; COMB Node = 'afisare_multiplexata:inst17|cifra_zeci[2]~1clkctrl'
            Info: 4: + IC(1.372 ns) + CELL(0.370 ns) = 5.877 ns; Loc. = LCCOMB_X26_Y4_N12; Fanout = 5; REG Node = 'afisare_multiplexata:inst17|cifra_zeci[0]'
            Info: Total cell delay = 1.521 ns ( 25.88 % )
            Info: Total interconnect delay = 4.356 ns ( 74.12 % )
    Info: - Micro clock to output delay of source is 0.000 ns
    Info: - Shortest register to register delay is 1.173 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X26_Y4_N12; Fanout = 5; REG Node = 'afisare_multiplexata:inst17|cifra_zeci[0]'
        Info: 2: + IC(0.410 ns) + CELL(0.206 ns) = 0.616 ns; Loc. = LCCOMB_X26_Y4_N18; Fanout = 1; COMB Node = 'afisare_multiplexata:inst17|cifra_zeci~4'
        Info: 3: + IC(0.351 ns) + CELL(0.206 ns) = 1.173 ns; Loc. = LCCOMB_X26_Y4_N16; Fanout = 5; REG Node = 'afisare_multiplexata:inst17|cifra_zeci[3]'
        Info: Total cell delay = 0.412 ns ( 35.12 % )
        Info: Total interconnect delay = 0.761 ns ( 64.88 % )
    Info: + Micro hold delay of destination is 0.000 ns
Warning: Circuit may not operate. Detected 16 non-operational path(s) clocked by clock "senzor_5" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "afisare_multiplexata:inst17|cifra_zeci[0]" and destination pin or register "afisare_multiplexata:inst17|cifra_zeci[3]" for clock "senzor_5" (Hold time is 1.539 ns)
    Info: + Largest clock skew is 2.712 ns
        Info: + Longest clock path from clock "senzor_5" to destination register is 8.936 ns
            Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_99; Fanout = 5; CLK Node = 'senzor_5'
            Info: 2: + IC(1.363 ns) + CELL(0.366 ns) = 2.664 ns; Loc. = LCCOMB_X27_Y7_N8; Fanout = 5; COMB Node = 'Logica_miscare:inst6|tact_count'
            Info: 3: + IC(1.149 ns) + CELL(0.370 ns) = 4.183 ns; Loc. = LCCOMB_X26_Y4_N14; Fanout = 5; REG Node = 'afisare_multiplexata:inst17|cifra_unitati[1]'
            Info: 4: + IC(0.644 ns) + CELL(0.499 ns) = 5.326 ns; Loc. = LCCOMB_X27_Y4_N14; Fanout = 1; COMB Node = 'afisare_multiplexata:inst17|Equal0~0'
            Info: 5: + IC(0.370 ns) + CELL(0.370 ns) = 6.066 ns; Loc. = LCCOMB_X27_Y4_N28; Fanout = 1; COMB Node = 'afisare_multiplexata:inst17|cifra_zeci[2]~1'
            Info: 6: + IC(1.124 ns) + CELL(0.000 ns) = 7.190 ns; Loc. = CLKCTRL_G6; Fanout = 4; COMB Node = 'afisare_multiplexata:inst17|cifra_zeci[2]~1clkctrl'
            Info: 7: + IC(1.376 ns) + CELL(0.370 ns) = 8.936 ns; Loc. = LCCOMB_X26_Y4_N16; Fanout = 5; REG Node = 'afisare_multiplexata:inst17|cifra_zeci[3]'
            Info: Total cell delay = 2.910 ns ( 32.56 % )
            Info: Total interconnect delay = 6.026 ns ( 67.44 % )
        Info: - Shortest clock path from clock "senzor_5" to source register is 6.224 ns
            Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_99; Fanout = 5; CLK Node = 'senzor_5'
            Info: 2: + IC(1.834 ns) + CELL(0.589 ns) = 3.358 ns; Loc. = LCCOMB_X27_Y4_N28; Fanout = 1; COMB Node = 'afisare_multiplexata:inst17|cifra_zeci[2]~1'
            Info: 3: + IC(1.124 ns) + CELL(0.000 ns) = 4.482 ns; Loc. = CLKCTRL_G6; Fanout = 4; COMB Node = 'afisare_multiplexata:inst17|cifra_zeci[2]~1clkctrl'
            Info: 4: + IC(1.372 ns) + CELL(0.370 ns) = 6.224 ns; Loc. = LCCOMB_X26_Y4_N12; Fanout = 5; REG Node = 'afisare_multiplexata:inst17|cifra_zeci[0]'
            Info: Total cell delay = 1.894 ns ( 30.43 % )
            Info: Total interconnect delay = 4.330 ns ( 69.57 % )
    Info: - Micro clock to output delay of source is 0.000 ns
    Info: - Shortest register to register delay is 1.173 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X26_Y4_N12; Fanout = 5; REG Node = 'afisare_multiplexata:inst17|cifra_zeci[0]'
        Info: 2: + IC(0.410 ns) + CELL(0.206 ns) = 0.616 ns; Loc. = LCCOMB_X26_Y4_N18; Fanout = 1; COMB Node = 'afisare_multiplexata:inst17|cifra_zeci~4'
        Info: 3: + IC(0.351 ns) + CELL(0.206 ns) = 1.173 ns; Loc. = LCCOMB_X26_Y4_N16; Fanout = 5; REG Node = 'afisare_multiplexata:inst17|cifra_zeci[3]'
        Info: Total cell delay = 0.412 ns ( 35.12 % )
        Info: Total interconnect delay = 0.761 ns ( 64.88 % )
    Info: + Micro hold delay of destination is 0.000 ns
Info: tsu for register "Logica_miscare:inst6|dreapta" (data pin = "senzor_2", clock pin = "senzor_4") is 5.445 ns
    Info: + Longest pin to register delay is 7.332 ns
        Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_103; Fanout = 6; CLK Node = 'senzor_2'
        Info: 2: + IC(5.736 ns) + CELL(0.651 ns) = 7.332 ns; Loc. = LCCOMB_X27_Y11_N14; Fanout = 4; REG Node = 'Logica_miscare:inst6|dreapta'
        Info: Total cell delay = 1.596 ns ( 21.77 % )
        Info: Total interconnect delay = 5.736 ns ( 78.23 % )
    Info: + Micro setup delay of destination is 0.979 ns
    Info: - Shortest clock path from clock "senzor_4" to destination register is 2.866 ns
        Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_100; Fanout = 6; CLK Node = 'senzor_4'
        Info: 2: + IC(0.976 ns) + CELL(0.370 ns) = 2.291 ns; Loc. = LCCOMB_X27_Y11_N6; Fanout = 2; COMB Node = 'Logica_miscare:inst6|stanga~0'
        Info: 3: + IC(0.369 ns) + CELL(0.206 ns) = 2.866 ns; Loc. = LCCOMB_X27_Y11_N14; Fanout = 4; REG Node = 'Logica_miscare:inst6|dreapta'
        Info: Total cell delay = 1.521 ns ( 53.07 % )
        Info: Total interconnect delay = 1.345 ns ( 46.93 % )
Info: tco from clock "clk" to destination pin "B_IN3_D1" through register "Selectie_proba:inst1|circuit[1]" is 33.341 ns
    Info: + Longest clock path from clock "clk" to source register is 23.088 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'
        Info: 2: + IC(1.405 ns) + CELL(0.970 ns) = 3.475 ns; Loc. = LCFF_X10_Y7_N23; Fanout = 5; REG Node = 'divizor_frecventa:inst2|divizor_10:inst|inst12'
        Info: 3: + IC(1.472 ns) + CELL(0.970 ns) = 5.917 ns; Loc. = LCFF_X17_Y7_N9; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12'
        Info: 4: + IC(0.394 ns) + CELL(0.970 ns) = 7.281 ns; Loc. = LCFF_X17_Y7_N27; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12'
        Info: 5: + IC(1.909 ns) + CELL(0.970 ns) = 10.160 ns; Loc. = LCFF_X10_Y11_N31; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12'
        Info: 6: + IC(0.392 ns) + CELL(0.970 ns) = 11.522 ns; Loc. = LCFF_X10_Y11_N23; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12'
        Info: 7: + IC(1.065 ns) + CELL(0.970 ns) = 13.557 ns; Loc. = LCFF_X12_Y11_N1; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12'
        Info: 8: + IC(0.397 ns) + CELL(0.970 ns) = 14.924 ns; Loc. = LCFF_X12_Y11_N31; Fanout = 5; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12'
        Info: 9: + IC(0.700 ns) + CELL(0.970 ns) = 16.594 ns; Loc. = LCFF_X13_Y11_N19; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_5:inst3|inst2'
        Info: 10: + IC(0.396 ns) + CELL(0.970 ns) = 17.960 ns; Loc. = LCFF_X13_Y11_N25; Fanout = 2; REG Node = 'debouncing:inst5|inst'
        Info: 11: + IC(0.464 ns) + CELL(0.647 ns) = 19.071 ns; Loc. = LCCOMB_X13_Y11_N22; Fanout = 1; COMB Node = 'debouncing:inst5|inst3'
        Info: 12: + IC(2.498 ns) + CELL(0.000 ns) = 21.569 ns; Loc. = CLKCTRL_G3; Fanout = 5; COMB Node = 'debouncing:inst5|inst3~clkctrl'
        Info: 13: + IC(0.853 ns) + CELL(0.666 ns) = 23.088 ns; Loc. = LCFF_X26_Y10_N25; Fanout = 12; REG Node = 'Selectie_proba:inst1|circuit[1]'
        Info: Total cell delay = 11.143 ns ( 48.26 % )
        Info: Total interconnect delay = 11.945 ns ( 51.74 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 9.949 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y10_N25; Fanout = 12; REG Node = 'Selectie_proba:inst1|circuit[1]'
        Info: 2: + IC(0.465 ns) + CELL(0.370 ns) = 0.835 ns; Loc. = LCCOMB_X26_Y10_N20; Fanout = 2; COMB Node = 'Selectie_proba:inst1|Decoder0~1'
        Info: 3: + IC(0.380 ns) + CELL(0.370 ns) = 1.585 ns; Loc. = LCCOMB_X26_Y10_N28; Fanout = 2; COMB Node = 'Logica_miscare:inst6|directie_driverB[0]~1'
        Info: 4: + IC(1.110 ns) + CELL(0.647 ns) = 3.342 ns; Loc. = LCCOMB_X27_Y11_N26; Fanout = 2; COMB Node = 'Logica_miscare:inst6|directie_driverB[0]~4'
        Info: 5: + IC(0.386 ns) + CELL(0.202 ns) = 3.930 ns; Loc. = LCCOMB_X27_Y11_N28; Fanout = 2; COMB Node = 'Logica_miscare:inst6|directie_driverA[0]~1'
        Info: 6: + IC(2.783 ns) + CELL(3.236 ns) = 9.949 ns; Loc. = PIN_134; Fanout = 0; PIN Node = 'B_IN3_D1'
        Info: Total cell delay = 4.825 ns ( 48.50 % )
        Info: Total interconnect delay = 5.124 ns ( 51.50 % )
Info: Longest tpd from source pin "senzor_5" to destination pin "B_IN3_D1" is 15.617 ns
    Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_99; Fanout = 5; CLK Node = 'senzor_5'
    Info: 2: + IC(6.039 ns) + CELL(0.651 ns) = 7.625 ns; Loc. = LCCOMB_X26_Y10_N6; Fanout = 3; COMB Node = 'Logica_miscare:inst6|directie_driverB[0]~2'
    Info: 3: + IC(1.015 ns) + CELL(0.370 ns) = 9.010 ns; Loc. = LCCOMB_X27_Y11_N26; Fanout = 2; COMB Node = 'Logica_miscare:inst6|directie_driverB[0]~4'
    Info: 4: + IC(0.386 ns) + CELL(0.202 ns) = 9.598 ns; Loc. = LCCOMB_X27_Y11_N28; Fanout = 2; COMB Node = 'Logica_miscare:inst6|directie_driverA[0]~1'
    Info: 5: + IC(2.783 ns) + CELL(3.236 ns) = 15.617 ns; Loc. = PIN_134; Fanout = 0; PIN Node = 'B_IN3_D1'
    Info: Total cell delay = 5.394 ns ( 34.54 % )
    Info: Total interconnect delay = 10.223 ns ( 65.46 % )
Info: th for register "debouncing:inst5|inst" (data pin = "buton_selectie", clock pin = "clk") is 10.274 ns
    Info: + Longest clock path from clock "clk" to destination register is 17.656 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'
        Info: 2: + IC(1.405 ns) + CELL(0.970 ns) = 3.475 ns; Loc. = LCFF_X10_Y7_N23; Fanout = 5; REG Node = 'divizor_frecventa:inst2|divizor_10:inst|inst12'
        Info: 3: + IC(1.472 ns) + CELL(0.970 ns) = 5.917 ns; Loc. = LCFF_X17_Y7_N9; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12'
        Info: 4: + IC(0.394 ns) + CELL(0.970 ns) = 7.281 ns; Loc. = LCFF_X17_Y7_N27; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12'
        Info: 5: + IC(1.909 ns) + CELL(0.970 ns) = 10.160 ns; Loc. = LCFF_X10_Y11_N31; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12'
        Info: 6: + IC(0.392 ns) + CELL(0.970 ns) = 11.522 ns; Loc. = LCFF_X10_Y11_N23; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12'
        Info: 7: + IC(1.065 ns) + CELL(0.970 ns) = 13.557 ns; Loc. = LCFF_X12_Y11_N1; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12'
        Info: 8: + IC(0.397 ns) + CELL(0.970 ns) = 14.924 ns; Loc. = LCFF_X12_Y11_N31; Fanout = 5; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12'
        Info: 9: + IC(0.700 ns) + CELL(0.970 ns) = 16.594 ns; Loc. = LCFF_X13_Y11_N19; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_5:inst3|inst2'
        Info: 10: + IC(0.396 ns) + CELL(0.666 ns) = 17.656 ns; Loc. = LCFF_X13_Y11_N25; Fanout = 2; REG Node = 'debouncing:inst5|inst'
        Info: Total cell delay = 9.526 ns ( 53.95 % )
        Info: Total interconnect delay = 8.130 ns ( 46.05 % )
    Info: + Micro hold delay of destination is 0.306 ns
    Info: - Shortest pin to register delay is 7.688 ns
        Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_97; Fanout = 1; PIN Node = 'buton_selectie'
        Info: 2: + IC(6.439 ns) + CELL(0.206 ns) = 7.580 ns; Loc. = LCCOMB_X13_Y11_N24; Fanout = 1; COMB Node = 'debouncing:inst5|inst~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 7.688 ns; Loc. = LCFF_X13_Y11_N25; Fanout = 2; REG Node = 'debouncing:inst5|inst'
        Info: Total cell delay = 1.249 ns ( 16.25 % )
        Info: Total interconnect delay = 6.439 ns ( 83.75 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 33 warnings
    Info: Peak virtual memory: 175 megabytes
    Info: Processing ended: Sun May 19 13:10:58 2024
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


