{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 03 23:54:38 2019 " "Info: Processing started: Fri May 03 23:54:38 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Adder4 -c full_adder_4 " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Adder4 -c full_adder_4" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "b\[0\] s\[3\] 10.197 ns Longest " "Info: Longest tpd from source pin \"b\[0\]\" to destination pin \"s\[3\]\" is 10.197 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns b\[0\] 1 PIN PIN_5 2 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_5; Fanout = 2; PIN Node = 'b\[0\]'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { b[0] } "NODE_NAME" } } { "full_adder_4.vhd" "" { Text "D:/Workplace/EDA_lab/adder/full_adder_4.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.640 ns) + CELL(0.200 ns) 3.972 ns full_adder_1:adder0\|cout~2 2 COMB LC_X2_Y3_N6 2 " "Info: 2: + IC(2.640 ns) + CELL(0.200 ns) = 3.972 ns; Loc. = LC_X2_Y3_N6; Fanout = 2; COMB Node = 'full_adder_1:adder0\|cout~2'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.840 ns" { b[0] full_adder_1:adder0|cout~2 } "NODE_NAME" } } { "full_adder_1.vhd" "" { Text "D:/Workplace/EDA_lab/adder/full_adder_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 4.477 ns full_adder_1:adder1\|cout~2 3 COMB LC_X2_Y3_N7 2 " "Info: 3: + IC(0.305 ns) + CELL(0.200 ns) = 4.477 ns; Loc. = LC_X2_Y3_N7; Fanout = 2; COMB Node = 'full_adder_1:adder1\|cout~2'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { full_adder_1:adder0|cout~2 full_adder_1:adder1|cout~2 } "NODE_NAME" } } { "full_adder_1.vhd" "" { Text "D:/Workplace/EDA_lab/adder/full_adder_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 4.982 ns full_adder_1:adder2\|cout~2 4 COMB LC_X2_Y3_N8 2 " "Info: 4: + IC(0.305 ns) + CELL(0.200 ns) = 4.982 ns; Loc. = LC_X2_Y3_N8; Fanout = 2; COMB Node = 'full_adder_1:adder2\|cout~2'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { full_adder_1:adder1|cout~2 full_adder_1:adder2|cout~2 } "NODE_NAME" } } { "full_adder_1.vhd" "" { Text "D:/Workplace/EDA_lab/adder/full_adder_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.712 ns) + CELL(0.200 ns) 5.894 ns full_adder_1:adder3\|s 5 COMB LC_X2_Y3_N3 1 " "Info: 5: + IC(0.712 ns) + CELL(0.200 ns) = 5.894 ns; Loc. = LC_X2_Y3_N3; Fanout = 1; COMB Node = 'full_adder_1:adder3\|s'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.912 ns" { full_adder_1:adder2|cout~2 full_adder_1:adder3|s } "NODE_NAME" } } { "full_adder_1.vhd" "" { Text "D:/Workplace/EDA_lab/adder/full_adder_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.981 ns) + CELL(2.322 ns) 10.197 ns s\[3\] 6 PIN PIN_17 0 " "Info: 6: + IC(1.981 ns) + CELL(2.322 ns) = 10.197 ns; Loc. = PIN_17; Fanout = 0; PIN Node = 's\[3\]'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.303 ns" { full_adder_1:adder3|s s[3] } "NODE_NAME" } } { "full_adder_4.vhd" "" { Text "D:/Workplace/EDA_lab/adder/full_adder_4.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.254 ns ( 41.72 % ) " "Info: Total cell delay = 4.254 ns ( 41.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.943 ns ( 58.28 % ) " "Info: Total interconnect delay = 5.943 ns ( 58.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.197 ns" { b[0] full_adder_1:adder0|cout~2 full_adder_1:adder1|cout~2 full_adder_1:adder2|cout~2 full_adder_1:adder3|s s[3] } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "10.197 ns" { b[0] {} b[0]~combout {} full_adder_1:adder0|cout~2 {} full_adder_1:adder1|cout~2 {} full_adder_1:adder2|cout~2 {} full_adder_1:adder3|s {} s[3] {} } { 0.000ns 0.000ns 2.640ns 0.305ns 0.305ns 0.712ns 1.981ns } { 0.000ns 1.132ns 0.200ns 0.200ns 0.200ns 0.200ns 2.322ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "195 " "Info: Peak virtual memory: 195 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 03 23:54:39 2019 " "Info: Processing ended: Fri May 03 23:54:39 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
