--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\eda\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s
3 -n 3 -fastpaths -xml poetic_circuit.twx poetic_circuit.ncd -o
poetic_circuit.twr poetic_circuit.pcf

Design file:              poetic_circuit.ncd
Physical constraint file: poetic_circuit.pcf
Device,package,speed:     xc6slx100,fgg484,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clock
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
ADC_SDO     |    6.839(R)|      SLOW  |   -4.044(R)|      FAST  |clock_BUFGP       |   0.000|
D           |    0.573(R)|      FAST  |    0.368(R)|      SLOW  |clock_BUFGP       |   0.000|
USB_TX      |    1.255(R)|      SLOW  |    0.337(R)|      SLOW  |clock_BUFGP       |   0.000|
reset_N     |    0.499(R)|      FAST  |    0.346(R)|      SLOW  |clock_BUFGP       |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clock to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
ADC_CS      |        13.718(R)|      SLOW  |         7.936(R)|      FAST  |clock_BUFGP       |   0.000|
ADC_SCLK    |        11.677(R)|      SLOW  |         6.815(R)|      FAST  |clock_BUFGP       |   0.000|
BP_PWMA     |        15.720(R)|      SLOW  |         8.009(R)|      FAST  |clock_BUFGP       |   0.000|
BP_PWMB     |        12.977(R)|      SLOW  |         7.577(R)|      FAST  |clock_BUFGP       |   0.000|
DAC_SCLK    |        12.540(R)|      SLOW  |         7.238(R)|      FAST  |clock_BUFGP       |   0.000|
DAC_SDO     |        12.630(R)|      SLOW  |         7.356(R)|      FAST  |clock_BUFGP       |   0.000|
DAC_SYNC    |        13.465(R)|      SLOW  |         7.821(R)|      FAST  |clock_BUFGP       |   0.000|
Q           |         8.418(R)|      SLOW  |         4.698(R)|      FAST  |clock_BUFGP       |   0.000|
Q1          |         7.777(R)|      SLOW  |         4.321(R)|      FAST  |clock_BUFGP       |   0.000|
USB_RX      |        11.710(R)|      SLOW  |         6.373(R)|      FAST  |clock_BUFGP       |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |   82.743|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Thu Jul 15 10:30:39 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4796 MB



