/* Generated by Yosys 0.27+20 (git sha1 23826e515, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module Stereo_Match(i_clk, i_rst, i_dato_L, i_dato_R, i_dval, i_Tresh_LRCC, o_dval, o_dato);
  wire ghdl_gen_00_;
  wire [5:0] ghdl_gen_01_;
  wire ghdl_gen_02_;
  wire [5:0] ghdl_gen_03_;
  wire [23:0] ghdl_gen_04_;
  wire [23:0] ghdl_gen_05_;
  wire ghdl_gen_06_;
  wire [23:0] ghdl_gen_07_;
  wire [23:0] ghdl_gen_08_;
  wire ghdl_gen_09_;
  wire ghdl_gen_10_;
  wire [5:0] ghdl_gen_11_;
  input [3:0] i_Tresh_LRCC;
  wire [3:0] i_Tresh_LRCC;
  input i_clk;
  wire i_clk;
  input [7:0] i_dato_L;
  wire [7:0] i_dato_L;
  input [7:0] i_dato_R;
  wire [7:0] i_dato_R;
  input i_dval;
  wire i_dval;
  input i_rst;
  wire i_rst;
  output [5:0] o_dato;
  wire [5:0] o_dato;
  output o_dval;
  wire o_dval;
  wire [23:0] s_data_census_left_h;
  wire [23:0] s_data_census_left_l;
  wire [23:0] s_data_census_rigth_h;
  wire [23:0] s_data_census_rigth_l;
  wire [5:0] s_disp_l;
  wire [5:0] s_disp_r;
  wire s_val_census;
  wire s_val_census_lefth;
  wire s_val_census_rigth;
  wire s_val_shd;
  assign ghdl_gen_09_ = s_val_census_rigth & s_val_census_lefth;
  census_transform_7_13_384_8 census_left (
    .i_clk(i_clk),
    .i_data(i_dato_L),
    .i_dval(i_dval),
    .i_rst(i_rst),
    .o_data_h(ghdl_gen_05_),
    .o_data_l(ghdl_gen_04_),
    .o_dval(ghdl_gen_00_)
  );
  census_transform_7_13_384_8 census_rigth (
    .i_clk(i_clk),
    .i_data(i_dato_R),
    .i_dval(i_dval),
    .i_rst(i_rst),
    .o_data_h(ghdl_gen_08_),
    .o_data_l(ghdl_gen_07_),
    .o_dval(ghdl_gen_06_)
  );
  lrcc_48 lrcc (
    .i_clk(i_clk),
    .i_data_l(s_disp_l),
    .i_data_r(s_disp_r),
    .i_dval(s_val_shd),
    .i_rst(i_rst),
    .i_tresh(i_Tresh_LRCC),
    .o_data_lrcc(ghdl_gen_03_),
    .o_dval(ghdl_gen_02_)
  );
  shd_13_384_48_7 shd (
    .i_clk(i_clk),
    .i_data_lh(s_data_census_left_h),
    .i_data_ll(s_data_census_left_l),
    .i_data_rh(s_data_census_rigth_h),
    .i_data_rl(s_data_census_rigth_l),
    .i_dval(s_val_census),
    .i_rst(i_rst),
    .o_data_l(ghdl_gen_11_),
    .o_data_r(ghdl_gen_01_),
    .o_dval(ghdl_gen_10_)
  );
  assign s_val_census_lefth = ghdl_gen_00_;
  assign s_data_census_left_l = ghdl_gen_04_;
  assign s_data_census_left_h = ghdl_gen_05_;
  assign s_val_census_rigth = ghdl_gen_06_;
  assign s_data_census_rigth_l = ghdl_gen_07_;
  assign s_data_census_rigth_h = ghdl_gen_08_;
  assign s_val_census = ghdl_gen_09_;
  assign s_val_shd = ghdl_gen_10_;
  assign s_disp_l = ghdl_gen_11_;
  assign s_disp_r = ghdl_gen_01_;
  assign o_dval = ghdl_gen_02_;
  assign o_dato = ghdl_gen_03_;
endmodule

module census_transform_7_13_384_8(i_clk, i_rst, i_data, i_dval, o_dval, o_data_l, o_data_h);
  wire ghdl_gen_000_;
  wire ghdl_gen_001_;
  wire ghdl_gen_002_;
  wire ghdl_gen_003_;
  wire ghdl_gen_004_;
  wire ghdl_gen_005_;
  wire ghdl_gen_006_;
  wire ghdl_gen_007_;
  wire ghdl_gen_008_;
  wire ghdl_gen_009_;
  wire ghdl_gen_010_;
  wire ghdl_gen_011_;
  wire ghdl_gen_012_;
  wire ghdl_gen_013_;
  wire [23:0] ghdl_gen_014_;
  reg [23:0] ghdl_gen_015_ = 24'hxxxxxx;
  wire ghdl_gen_016_;
  wire ghdl_gen_017_;
  wire [31:0] ghdl_gen_018_;
  wire ghdl_gen_019_;
  wire ghdl_gen_020_;
  wire ghdl_gen_021_;
  wire [31:0] ghdl_gen_022_;
  reg [31:0] ghdl_gen_023_ = 32'd2147483648;
  wire [61439:0] ghdl_gen_024_;
  reg [61439:0] ghdl_gen_025_ = 61440'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg ghdl_gen_026_;
  wire ghdl_gen_027_;
  wire ghdl_gen_028_;
  wire ghdl_gen_029_;
  wire ghdl_gen_030_;
  wire ghdl_gen_031_;
  wire ghdl_gen_032_;
  wire ghdl_gen_033_;
  wire ghdl_gen_034_;
  wire ghdl_gen_035_;
  wire ghdl_gen_036_;
  wire ghdl_gen_037_;
  wire ghdl_gen_038_;
  wire ghdl_gen_039_;
  wire ghdl_gen_040_;
  wire ghdl_gen_041_;
  wire ghdl_gen_042_;
  wire ghdl_gen_043_;
  wire ghdl_gen_044_;
  wire ghdl_gen_045_;
  wire ghdl_gen_046_;
  wire ghdl_gen_047_;
  wire ghdl_gen_048_;
  wire ghdl_gen_049_;
  wire ghdl_gen_050_;
  wire ghdl_gen_051_;
  wire ghdl_gen_052_;
  wire ghdl_gen_053_;
  wire ghdl_gen_054_;
  wire ghdl_gen_055_;
  wire ghdl_gen_056_;
  wire ghdl_gen_057_;
  wire ghdl_gen_058_;
  wire ghdl_gen_059_;
  wire ghdl_gen_060_;
  wire ghdl_gen_061_;
  wire ghdl_gen_062_;
  wire ghdl_gen_063_;
  wire ghdl_gen_064_;
  wire ghdl_gen_065_;
  wire ghdl_gen_066_;
  wire ghdl_gen_067_;
  wire ghdl_gen_068_;
  wire ghdl_gen_069_;
  wire ghdl_gen_070_;
  wire ghdl_gen_071_;
  wire ghdl_gen_072_;
  wire ghdl_gen_073_;
  wire ghdl_gen_074_;
  wire ghdl_gen_075_;
  wire ghdl_gen_076_;
  wire [23:0] ghdl_gen_077_;
  reg [23:0] ghdl_gen_078_ = 24'hxxxxxx;
  wire ghdl_gen_079_;
  wire ghdl_gen_080_;
  wire ghdl_gen_081_;
  wire ghdl_gen_082_;
  wire ghdl_gen_083_;
  wire ghdl_gen_084_;
  wire ghdl_gen_085_;
  wire ghdl_gen_086_;
  wire ghdl_gen_087_;
  wire ghdl_gen_088_;
  wire ghdl_gen_089_;
  wire ghdl_gen_090_;
  wire ghdl_gen_091_;
  wire ghdl_gen_092_;
  wire ghdl_gen_093_;
  wire ghdl_gen_094_;
  wire ghdl_gen_095_;
  wire ghdl_gen_096_;
  wire ghdl_gen_097_;
  wire ghdl_gen_098_;
  wire ghdl_gen_099_;
  wire ghdl_gen_100_;
  wire ghdl_gen_101_;
  wire ghdl_gen_102_;
  wire ghdl_gen_103_;
  wire ghdl_gen_104_;
  wire ghdl_gen_105_;
  wire ghdl_gen_106_;
  wire ghdl_gen_107_;
  wire ghdl_gen_108_;
  wire ghdl_gen_109_;
  wire ghdl_gen_110_;
  wire ghdl_gen_111_;
  wire ghdl_gen_112_;
  wire ghdl_gen_113_;
  wire [23:0] \7707.data_tmp ;
  wire [23:0] \7865.data_tmp ;
  wire [31:0] \8023.counter ;
  input i_clk;
  wire i_clk;
  input [7:0] i_data;
  wire [7:0] i_data;
  input i_dval;
  wire i_dval;
  input i_rst;
  wire i_rst;
  output [23:0] o_data_h;
  wire [23:0] o_data_h;
  output [23:0] o_data_l;
  wire [23:0] o_data_l;
  output o_dval;
  wire o_dval;
  wire [61439:0] slide_window;
  assign ghdl_gen_027_ = ~ i_rst;
  assign ghdl_gen_028_ = ~ i_rst;
  assign ghdl_gen_029_ = slide_window[61431:61424] < slide_window[52199:52192];
  assign ghdl_gen_030_ = ghdl_gen_029_ ? 1'h0 : 1'h1;
  assign ghdl_gen_031_ = slide_window[61415:61408] < slide_window[52199:52192];
  assign ghdl_gen_032_ = ghdl_gen_031_ ? 1'h0 : 1'h1;
  assign ghdl_gen_033_ = slide_window[61399:61392] < slide_window[52199:52192];
  assign ghdl_gen_034_ = ghdl_gen_033_ ? 1'h0 : 1'h1;
  assign ghdl_gen_035_ = slide_window[55287:55280] < slide_window[52199:52192];
  assign ghdl_gen_036_ = ghdl_gen_035_ ? 1'h0 : 1'h1;
  assign ghdl_gen_037_ = slide_window[55271:55264] < slide_window[52199:52192];
  assign ghdl_gen_038_ = ghdl_gen_037_ ? 1'h0 : 1'h1;
  assign ghdl_gen_039_ = slide_window[55255:55248] < slide_window[52199:52192];
  assign ghdl_gen_040_ = ghdl_gen_039_ ? 1'h0 : 1'h1;
  assign ghdl_gen_041_ = slide_window[49143:49136] < slide_window[52199:52192];
  assign ghdl_gen_042_ = ghdl_gen_041_ ? 1'h0 : 1'h1;
  assign ghdl_gen_043_ = slide_window[49127:49120] < slide_window[52199:52192];
  assign ghdl_gen_044_ = ghdl_gen_043_ ? 1'h0 : 1'h1;
  assign ghdl_gen_045_ = slide_window[49111:49104] < slide_window[52199:52192];
  assign ghdl_gen_046_ = ghdl_gen_045_ ? 1'h0 : 1'h1;
  assign ghdl_gen_047_ = slide_window[42999:42992] < slide_window[52199:52192];
  assign ghdl_gen_048_ = ghdl_gen_047_ ? 1'h0 : 1'h1;
  assign ghdl_gen_049_ = slide_window[42983:42976] < slide_window[52199:52192];
  assign ghdl_gen_050_ = ghdl_gen_049_ ? 1'h0 : 1'h1;
  assign ghdl_gen_051_ = slide_window[42967:42960] < slide_window[52199:52192];
  assign ghdl_gen_052_ = ghdl_gen_051_ ? 1'h0 : 1'h1;
  assign ghdl_gen_053_ = slide_window[58367:58360] < slide_window[52199:52192];
  assign ghdl_gen_054_ = ghdl_gen_053_ ? 1'h0 : 1'h1;
  assign ghdl_gen_055_ = slide_window[58351:58344] < slide_window[52199:52192];
  assign ghdl_gen_056_ = ghdl_gen_055_ ? 1'h0 : 1'h1;
  assign ghdl_gen_057_ = slide_window[58335:58328] < slide_window[52199:52192];
  assign ghdl_gen_058_ = ghdl_gen_057_ ? 1'h0 : 1'h1;
  assign ghdl_gen_059_ = slide_window[58319:58312] < slide_window[52199:52192];
  assign ghdl_gen_060_ = ghdl_gen_059_ ? 1'h0 : 1'h1;
  assign ghdl_gen_061_ = slide_window[52223:52216] < slide_window[52199:52192];
  assign ghdl_gen_062_ = ghdl_gen_061_ ? 1'h0 : 1'h1;
  assign ghdl_gen_063_ = slide_window[52207:52200] < slide_window[52199:52192];
  assign ghdl_gen_064_ = ghdl_gen_063_ ? 1'h0 : 1'h1;
  assign ghdl_gen_065_ = slide_window[52191:52184] < slide_window[52199:52192];
  assign ghdl_gen_066_ = ghdl_gen_065_ ? 1'h0 : 1'h1;
  assign ghdl_gen_067_ = slide_window[52175:52168] < slide_window[52199:52192];
  assign ghdl_gen_068_ = ghdl_gen_067_ ? 1'h0 : 1'h1;
  assign ghdl_gen_069_ = slide_window[46079:46072] < slide_window[52199:52192];
  assign ghdl_gen_070_ = ghdl_gen_069_ ? 1'h0 : 1'h1;
  assign ghdl_gen_071_ = slide_window[46063:46056] < slide_window[52199:52192];
  assign ghdl_gen_072_ = ghdl_gen_071_ ? 1'h0 : 1'h1;
  assign ghdl_gen_073_ = slide_window[46047:46040] < slide_window[52199:52192];
  assign ghdl_gen_074_ = ghdl_gen_073_ ? 1'h0 : 1'h1;
  assign ghdl_gen_075_ = slide_window[46031:46024] < slide_window[52199:52192];
  assign ghdl_gen_076_ = ghdl_gen_075_ ? 1'h0 : 1'h1;
  assign ghdl_gen_077_ = i_dval ? { ghdl_gen_030_, ghdl_gen_032_, ghdl_gen_034_, ghdl_gen_054_, ghdl_gen_056_, ghdl_gen_058_, ghdl_gen_060_, ghdl_gen_036_, ghdl_gen_038_, ghdl_gen_040_, ghdl_gen_062_, ghdl_gen_064_, ghdl_gen_066_, ghdl_gen_068_, ghdl_gen_042_, ghdl_gen_044_, ghdl_gen_046_, ghdl_gen_070_, ghdl_gen_072_, ghdl_gen_074_, ghdl_gen_076_, ghdl_gen_048_, ghdl_gen_050_, ghdl_gen_052_ } : \7707.data_tmp ;
  always @(posedge i_clk, posedge ghdl_gen_028_)
    if (ghdl_gen_028_) ghdl_gen_078_ <= 24'h000000;
    else ghdl_gen_078_ <= ghdl_gen_077_;
  assign ghdl_gen_079_ = ~ i_rst;
  assign ghdl_gen_080_ = slide_window[21495:21488] < slide_window[12263:12256];
  assign ghdl_gen_081_ = ghdl_gen_080_ ? 1'h0 : 1'h1;
  assign ghdl_gen_082_ = slide_window[21479:21472] < slide_window[12263:12256];
  assign ghdl_gen_083_ = ghdl_gen_082_ ? 1'h0 : 1'h1;
  assign ghdl_gen_084_ = slide_window[21463:21456] < slide_window[12263:12256];
  assign ghdl_gen_085_ = ghdl_gen_084_ ? 1'h0 : 1'h1;
  assign ghdl_gen_086_ = slide_window[15351:15344] < slide_window[12263:12256];
  assign ghdl_gen_087_ = ghdl_gen_086_ ? 1'h0 : 1'h1;
  assign ghdl_gen_088_ = slide_window[15335:15328] < slide_window[12263:12256];
  assign ghdl_gen_089_ = ghdl_gen_088_ ? 1'h0 : 1'h1;
  assign ghdl_gen_090_ = slide_window[15319:15312] < slide_window[12263:12256];
  assign ghdl_gen_091_ = ghdl_gen_090_ ? 1'h0 : 1'h1;
  assign ghdl_gen_092_ = slide_window[9207:9200] < slide_window[12263:12256];
  assign ghdl_gen_093_ = ghdl_gen_092_ ? 1'h0 : 1'h1;
  assign ghdl_gen_094_ = slide_window[9191:9184] < slide_window[12263:12256];
  assign ghdl_gen_095_ = ghdl_gen_094_ ? 1'h0 : 1'h1;
  assign ghdl_gen_096_ = slide_window[9175:9168] < slide_window[12263:12256];
  assign ghdl_gen_097_ = ghdl_gen_096_ ? 1'h0 : 1'h1;
  assign ghdl_gen_098_ = slide_window[3063:3056] < slide_window[12263:12256];
  assign ghdl_gen_099_ = ghdl_gen_098_ ? 1'h0 : 1'h1;
  assign ghdl_gen_100_ = slide_window[3047:3040] < slide_window[12263:12256];
  assign ghdl_gen_101_ = ghdl_gen_100_ ? 1'h0 : 1'h1;
  assign ghdl_gen_102_ = slide_window[3031:3024] < slide_window[12263:12256];
  assign ghdl_gen_103_ = ghdl_gen_102_ ? 1'h0 : 1'h1;
  assign ghdl_gen_104_ = slide_window[18431:18424] < slide_window[12263:12256];
  assign ghdl_gen_105_ = ghdl_gen_104_ ? 1'h0 : 1'h1;
  assign ghdl_gen_106_ = slide_window[18415:18408] < slide_window[12263:12256];
  assign ghdl_gen_107_ = ghdl_gen_106_ ? 1'h0 : 1'h1;
  assign ghdl_gen_108_ = slide_window[18399:18392] < slide_window[12263:12256];
  assign ghdl_gen_109_ = ghdl_gen_108_ ? 1'h0 : 1'h1;
  assign ghdl_gen_110_ = slide_window[18383:18376] < slide_window[12263:12256];
  assign ghdl_gen_111_ = ghdl_gen_110_ ? 1'h0 : 1'h1;
  assign ghdl_gen_112_ = slide_window[12287:12280] < slide_window[12263:12256];
  assign ghdl_gen_113_ = ghdl_gen_112_ ? 1'h0 : 1'h1;
  assign ghdl_gen_000_ = slide_window[12271:12264] < slide_window[12263:12256];
  assign ghdl_gen_001_ = ghdl_gen_000_ ? 1'h0 : 1'h1;
  assign ghdl_gen_002_ = slide_window[12255:12248] < slide_window[12263:12256];
  assign ghdl_gen_003_ = ghdl_gen_002_ ? 1'h0 : 1'h1;
  assign ghdl_gen_004_ = slide_window[12239:12232] < slide_window[12263:12256];
  assign ghdl_gen_005_ = ghdl_gen_004_ ? 1'h0 : 1'h1;
  assign ghdl_gen_006_ = slide_window[6143:6136] < slide_window[12263:12256];
  assign ghdl_gen_007_ = ghdl_gen_006_ ? 1'h0 : 1'h1;
  assign ghdl_gen_008_ = slide_window[6127:6120] < slide_window[12263:12256];
  assign ghdl_gen_009_ = ghdl_gen_008_ ? 1'h0 : 1'h1;
  assign ghdl_gen_010_ = slide_window[6111:6104] < slide_window[12263:12256];
  assign ghdl_gen_011_ = ghdl_gen_010_ ? 1'h0 : 1'h1;
  assign ghdl_gen_012_ = slide_window[6095:6088] < slide_window[12263:12256];
  assign ghdl_gen_013_ = ghdl_gen_012_ ? 1'h0 : 1'h1;
  assign ghdl_gen_014_ = i_dval ? { ghdl_gen_081_, ghdl_gen_083_, ghdl_gen_085_, ghdl_gen_105_, ghdl_gen_107_, ghdl_gen_109_, ghdl_gen_111_, ghdl_gen_087_, ghdl_gen_089_, ghdl_gen_091_, ghdl_gen_113_, ghdl_gen_001_, ghdl_gen_003_, ghdl_gen_005_, ghdl_gen_093_, ghdl_gen_095_, ghdl_gen_097_, ghdl_gen_007_, ghdl_gen_009_, ghdl_gen_011_, ghdl_gen_013_, ghdl_gen_099_, ghdl_gen_101_, ghdl_gen_103_ } : \7865.data_tmp ;
  always @(posedge i_clk, posedge ghdl_gen_079_)
    if (ghdl_gen_079_) ghdl_gen_015_ <= 24'h000000;
    else ghdl_gen_015_ <= ghdl_gen_014_;
  assign ghdl_gen_016_ = ~ i_rst;
  assign ghdl_gen_017_ = $signed(\8023.counter ) < $signed(32'd1156);
  assign ghdl_gen_018_ = \8023.counter  + 32'd1;
  assign ghdl_gen_019_ = ghdl_gen_017_ ? 1'h0 : 1'h1;
  assign ghdl_gen_020_ = i_dval ? ghdl_gen_019_ : 1'h0;
  assign ghdl_gen_021_ = i_dval & ghdl_gen_017_;
  assign ghdl_gen_022_ = ghdl_gen_021_ ? ghdl_gen_018_ : \8023.counter ;
  always @(posedge i_clk, posedge ghdl_gen_016_)
    if (ghdl_gen_016_) ghdl_gen_023_ <= 32'd0;
    else ghdl_gen_023_ <= ghdl_gen_022_;
  assign ghdl_gen_024_ = i_dval ? { i_data, slide_window[61439:8] } : slide_window;
  always @(posedge i_clk, posedge ghdl_gen_027_)
    if (ghdl_gen_027_) ghdl_gen_025_ <= 61440'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    else ghdl_gen_025_ <= ghdl_gen_024_;
  always @(posedge i_clk, posedge ghdl_gen_016_)
    if (ghdl_gen_016_) ghdl_gen_026_ <= 1'h0;
    else ghdl_gen_026_ <= ghdl_gen_020_;
  assign slide_window = ghdl_gen_025_;
  assign \7707.data_tmp  = ghdl_gen_078_;
  assign \7865.data_tmp  = ghdl_gen_015_;
  assign \8023.counter  = ghdl_gen_023_;
  assign o_dval = ghdl_gen_026_;
  assign o_data_l = ghdl_gen_078_;
  assign o_data_h = ghdl_gen_015_;
endmodule

module disp_cmp_13_48_7(i_data_c1, i_data_d1, i_data_c2, i_data_d2, o_data_c, o_data_d);
  wire ghdl_gen_0_;
  wire [5:0] ghdl_gen_1_;
  wire ghdl_gen_2_;
  wire [11:0] ghdl_gen_3_;
  input [11:0] i_data_c1;
  wire [11:0] i_data_c1;
  input [11:0] i_data_c2;
  wire [11:0] i_data_c2;
  input [5:0] i_data_d1;
  wire [5:0] i_data_d1;
  input [5:0] i_data_d2;
  wire [5:0] i_data_d2;
  output [11:0] o_data_c;
  wire [11:0] o_data_c;
  output [5:0] o_data_d;
  wire [5:0] o_data_d;
  wire [12:0] s_c1;
  wire [12:0] s_c2;
  assign ghdl_gen_0_ = $signed({ 19'h00000, s_c2 }) < $signed({ 19'h00000, s_c1 });
  assign ghdl_gen_1_ = ghdl_gen_0_ ? i_data_d2 : i_data_d1;
  assign ghdl_gen_2_ = $signed({ 19'h00000, s_c2 }) < $signed({ 19'h00000, s_c1 });
  assign ghdl_gen_3_ = ghdl_gen_2_ ? i_data_c2 : i_data_c1;
  assign s_c1 = { 1'h0, i_data_c1 };
  assign s_c2 = { 1'h0, i_data_c2 };
  assign o_data_c = ghdl_gen_3_;
  assign o_data_d = ghdl_gen_1_;
endmodule

module lrcc_48(i_clk, i_rst, i_data_l, i_data_r, i_dval, i_tresh, o_dval, o_data_lrcc);
  wire [5:0] ghdl_gen_000_;
  wire [5:0] ghdl_gen_001_;
  wire [5:0] ghdl_gen_002_;
  wire [5:0] ghdl_gen_003_;
  wire [5:0] ghdl_gen_004_;
  wire [5:0] ghdl_gen_005_;
  wire [5:0] ghdl_gen_006_;
  wire [5:0] ghdl_gen_007_;
  wire [5:0] ghdl_gen_008_;
  wire [5:0] ghdl_gen_009_;
  wire [5:0] ghdl_gen_010_;
  wire [5:0] ghdl_gen_011_;
  wire [5:0] ghdl_gen_012_;
  wire [5:0] ghdl_gen_013_;
  wire [5:0] ghdl_gen_014_;
  wire [5:0] ghdl_gen_015_;
  wire [5:0] ghdl_gen_016_;
  wire [5:0] ghdl_gen_017_;
  wire [5:0] ghdl_gen_018_;
  wire [5:0] ghdl_gen_019_;
  wire [5:0] ghdl_gen_020_;
  wire [5:0] ghdl_gen_021_;
  wire [5:0] ghdl_gen_022_;
  wire [5:0] ghdl_gen_023_;
  wire [5:0] ghdl_gen_024_;
  wire [5:0] ghdl_gen_025_;
  wire [5:0] ghdl_gen_026_;
  wire [5:0] ghdl_gen_027_;
  wire [5:0] ghdl_gen_028_;
  wire [5:0] ghdl_gen_029_;
  wire ghdl_gen_030_;
  wire ghdl_gen_031_;
  wire ghdl_gen_032_;
  wire [5:0] ghdl_gen_033_;
  wire ghdl_gen_034_;
  wire [31:0] ghdl_gen_035_;
  wire ghdl_gen_036_;
  wire [5:0] ghdl_gen_037_;
  wire ghdl_gen_038_;
  wire ghdl_gen_039_;
  wire [5:0] ghdl_gen_040_;
  wire ghdl_gen_041_;
  wire ghdl_gen_042_;
  wire [31:0] ghdl_gen_043_;
  wire ghdl_gen_044_;
  wire ghdl_gen_045_;
  wire ghdl_gen_046_;
  wire [2:0] ghdl_gen_047_;
  reg [2:0] ghdl_gen_048_ = 3'h0;
  wire [287:0] ghdl_gen_049_;
  reg [287:0] ghdl_gen_050_;
  wire [5:0] ghdl_gen_051_;
  reg [5:0] ghdl_gen_052_;
  wire [5:0] ghdl_gen_053_;
  reg [5:0] ghdl_gen_054_;
  wire [5:0] ghdl_gen_055_;
  reg [5:0] ghdl_gen_056_;
  wire [5:0] ghdl_gen_057_;
  reg [5:0] ghdl_gen_058_;
  wire [5:0] ghdl_gen_059_;
  reg [5:0] ghdl_gen_060_;
  wire [6:0] ghdl_gen_061_;
  reg [6:0] ghdl_gen_062_;
  wire [5:0] ghdl_gen_063_;
  reg [5:0] ghdl_gen_064_;
  reg ghdl_gen_065_;
  wire [5:0] ghdl_gen_066_;
  reg [5:0] ghdl_gen_067_;
  wire [5:0] ghdl_gen_068_;
  wire [5:0] ghdl_gen_069_;
  wire [5:0] ghdl_gen_070_;
  wire [5:0] ghdl_gen_071_;
  wire [5:0] ghdl_gen_072_;
  wire [5:0] ghdl_gen_073_;
  wire [5:0] ghdl_gen_074_;
  wire [5:0] ghdl_gen_075_;
  wire [5:0] ghdl_gen_076_;
  wire [5:0] ghdl_gen_077_;
  wire [5:0] ghdl_gen_078_;
  wire [5:0] ghdl_gen_079_;
  wire [5:0] ghdl_gen_080_;
  wire [5:0] ghdl_gen_081_;
  wire [5:0] ghdl_gen_082_;
  wire [5:0] ghdl_gen_083_;
  wire [5:0] ghdl_gen_084_;
  wire [5:0] ghdl_gen_085_;
  wire [2:0] \10783.count ;
  input i_clk;
  wire i_clk;
  input [5:0] i_data_l;
  wire [5:0] i_data_l;
  input [5:0] i_data_r;
  wire [5:0] i_data_r;
  input i_dval;
  wire i_dval;
  input i_rst;
  wire i_rst;
  input [3:0] i_tresh;
  wire [3:0] i_tresh;
  output [5:0] o_data_lrcc;
  wire [5:0] o_data_lrcc;
  output o_dval;
  wire o_dval;
  wire [5:0] s_abs;
  wire [5:0] s_selector;
  wire [6:0] s_sub;
  wire [5:0] s_tap1;
  wire [5:0] s_tap2;
  wire [5:0] s_tap3;
  wire [5:0] s_taps_l2r;
  wire [287:0] s_taps_r2l;
  assign ghdl_gen_000_ = ghdl_gen_033_[0] ? s_taps_r2l[59:54] : s_taps_r2l[53:48];
  assign ghdl_gen_001_ = ghdl_gen_033_[0] ? s_taps_r2l[83:78] : s_taps_r2l[77:72];
  assign ghdl_gen_002_ = ghdl_gen_033_[0] ? s_taps_r2l[107:102] : s_taps_r2l[101:96];
  assign ghdl_gen_003_ = ghdl_gen_033_[0] ? s_taps_r2l[131:126] : s_taps_r2l[125:120];
  assign ghdl_gen_004_ = ghdl_gen_033_[0] ? s_taps_r2l[155:150] : s_taps_r2l[149:144];
  assign ghdl_gen_005_ = ghdl_gen_033_[0] ? s_taps_r2l[179:174] : s_taps_r2l[173:168];
  assign ghdl_gen_006_ = ghdl_gen_033_[0] ? s_taps_r2l[203:198] : s_taps_r2l[197:192];
  assign ghdl_gen_007_ = ghdl_gen_033_[0] ? s_taps_r2l[227:222] : s_taps_r2l[221:216];
  assign ghdl_gen_008_ = ghdl_gen_033_[0] ? s_taps_r2l[251:246] : s_taps_r2l[245:240];
  assign ghdl_gen_009_ = ghdl_gen_033_[0] ? s_taps_r2l[275:270] : s_taps_r2l[269:264];
  assign ghdl_gen_010_ = ghdl_gen_033_[2] ? ghdl_gen_069_ : ghdl_gen_068_;
  assign ghdl_gen_011_ = ghdl_gen_033_[2] ? ghdl_gen_073_ : ghdl_gen_072_;
  assign ghdl_gen_012_ = ghdl_gen_033_[2] ? ghdl_gen_077_ : ghdl_gen_076_;
  assign ghdl_gen_013_ = ghdl_gen_033_[0] ? s_taps_r2l[11:6] : s_taps_r2l[5:0];
  assign ghdl_gen_014_ = ghdl_gen_033_[0] ? s_taps_r2l[35:30] : s_taps_r2l[29:24];
  assign ghdl_gen_015_ = ghdl_gen_033_[0] ? s_taps_r2l[71:66] : s_taps_r2l[65:60];
  assign ghdl_gen_016_ = ghdl_gen_033_[0] ? s_taps_r2l[95:90] : s_taps_r2l[89:84];
  assign ghdl_gen_017_ = ghdl_gen_033_[0] ? s_taps_r2l[119:114] : s_taps_r2l[113:108];
  assign ghdl_gen_018_ = ghdl_gen_033_[0] ? s_taps_r2l[143:138] : s_taps_r2l[137:132];
  assign ghdl_gen_019_ = ghdl_gen_033_[0] ? s_taps_r2l[167:162] : s_taps_r2l[161:156];
  assign ghdl_gen_020_ = ghdl_gen_033_[0] ? s_taps_r2l[191:186] : s_taps_r2l[185:180];
  assign ghdl_gen_021_ = ghdl_gen_033_[0] ? s_taps_r2l[215:210] : s_taps_r2l[209:204];
  assign ghdl_gen_022_ = ghdl_gen_033_[0] ? s_taps_r2l[239:234] : s_taps_r2l[233:228];
  assign ghdl_gen_023_ = ghdl_gen_033_[0] ? s_taps_r2l[263:258] : s_taps_r2l[257:252];
  assign ghdl_gen_024_ = ghdl_gen_033_[0] ? s_taps_r2l[287:282] : s_taps_r2l[281:276];
  assign ghdl_gen_025_ = ghdl_gen_033_[2] ? ghdl_gen_071_ : ghdl_gen_070_;
  assign ghdl_gen_026_ = ghdl_gen_033_[2] ? ghdl_gen_075_ : ghdl_gen_074_;
  assign ghdl_gen_027_ = ghdl_gen_033_[2] ? ghdl_gen_079_ : ghdl_gen_078_;
  assign ghdl_gen_028_ = ghdl_gen_033_[0] ? s_taps_r2l[23:18] : s_taps_r2l[17:12];
  assign ghdl_gen_029_ = ghdl_gen_033_[0] ? s_taps_r2l[47:42] : s_taps_r2l[41:36];
  assign ghdl_gen_070_ = ghdl_gen_033_[1] ? ghdl_gen_015_ : ghdl_gen_000_;
  assign ghdl_gen_071_ = ghdl_gen_033_[1] ? ghdl_gen_016_ : ghdl_gen_001_;
  assign ghdl_gen_072_ = ghdl_gen_033_[1] ? ghdl_gen_017_ : ghdl_gen_002_;
  assign ghdl_gen_073_ = ghdl_gen_033_[1] ? ghdl_gen_018_ : ghdl_gen_003_;
  assign ghdl_gen_074_ = ghdl_gen_033_[1] ? ghdl_gen_019_ : ghdl_gen_004_;
  assign ghdl_gen_075_ = ghdl_gen_033_[1] ? ghdl_gen_020_ : ghdl_gen_005_;
  assign ghdl_gen_076_ = ghdl_gen_033_[1] ? ghdl_gen_021_ : ghdl_gen_006_;
  assign ghdl_gen_077_ = ghdl_gen_033_[1] ? ghdl_gen_022_ : ghdl_gen_007_;
  assign ghdl_gen_078_ = ghdl_gen_033_[1] ? ghdl_gen_023_ : ghdl_gen_008_;
  assign ghdl_gen_079_ = ghdl_gen_033_[1] ? ghdl_gen_024_ : ghdl_gen_009_;
  assign ghdl_gen_080_ = ghdl_gen_033_[3] ? ghdl_gen_025_ : ghdl_gen_010_;
  assign ghdl_gen_081_ = ghdl_gen_033_[3] ? ghdl_gen_026_ : ghdl_gen_011_;
  assign ghdl_gen_082_ = ghdl_gen_033_[3] ? ghdl_gen_027_ : ghdl_gen_012_;
  assign ghdl_gen_068_ = ghdl_gen_033_[1] ? ghdl_gen_028_ : ghdl_gen_013_;
  assign ghdl_gen_069_ = ghdl_gen_033_[1] ? ghdl_gen_029_ : ghdl_gen_014_;
  assign ghdl_gen_085_ = - s_sub[5:0];
  assign ghdl_gen_037_ = s_sub[5] ? ghdl_gen_085_ : s_sub[5:0];
  assign ghdl_gen_030_ = ~ i_rst;
  assign ghdl_gen_031_ = ~ i_rst;
  assign ghdl_gen_032_ = ~ i_rst;
  assign ghdl_gen_033_ = 6'h2f - s_taps_l2r;
  assign ghdl_gen_034_ = ~ i_rst;
  assign ghdl_gen_035_ = { 26'h0000000, s_tap1 } - { 26'h0000000, s_selector };
  assign ghdl_gen_036_ = ~ i_rst;
  assign ghdl_gen_038_ = ~ i_rst;
  assign ghdl_gen_039_ = $signed({ 26'h0000000, s_abs }) < $signed({ 28'h0000000, i_tresh });
  assign ghdl_gen_040_ = ghdl_gen_039_ ? s_tap3 : 6'h00;
  assign ghdl_gen_041_ = ~ i_rst;
  assign ghdl_gen_042_ = $signed({ 29'h00000000, \10783.count  }) < $signed(32'd4);
  assign ghdl_gen_043_ = { 29'h00000000, \10783.count  } + 32'd1;
  assign ghdl_gen_044_ = ghdl_gen_042_ ? 1'h0 : 1'h1;
  assign ghdl_gen_045_ = i_dval ? ghdl_gen_044_ : 1'h0;
  assign ghdl_gen_046_ = i_dval & ghdl_gen_042_;
  assign ghdl_gen_047_ = ghdl_gen_046_ ? ghdl_gen_043_[2:0] : \10783.count ;
  always @(posedge i_clk, posedge ghdl_gen_041_)
    if (ghdl_gen_041_) ghdl_gen_048_ <= 3'h0;
    else ghdl_gen_048_ <= ghdl_gen_047_;
  assign ghdl_gen_049_ = i_dval ? { i_data_r, s_taps_r2l[287:6] } : s_taps_r2l;
  always @(posedge i_clk, posedge ghdl_gen_030_)
    if (ghdl_gen_030_) ghdl_gen_050_ <= 288'h000000000000000000000000000000000000000000000000000000000000000000000000;
    else ghdl_gen_050_ <= ghdl_gen_049_;
  assign ghdl_gen_051_ = i_dval ? i_data_l : s_taps_l2r;
  always @(posedge i_clk, posedge ghdl_gen_031_)
    if (ghdl_gen_031_) ghdl_gen_052_ <= 6'h00;
    else ghdl_gen_052_ <= ghdl_gen_051_;
  assign ghdl_gen_053_ = i_dval ? ghdl_gen_084_ : s_selector;
  always @(posedge i_clk, posedge ghdl_gen_032_)
    if (ghdl_gen_032_) ghdl_gen_054_ <= 6'h00;
    else ghdl_gen_054_ <= ghdl_gen_053_;
  assign ghdl_gen_055_ = i_dval ? s_taps_l2r : s_tap1;
  always @(posedge i_clk, posedge ghdl_gen_032_)
    if (ghdl_gen_032_) ghdl_gen_056_ <= 6'h00;
    else ghdl_gen_056_ <= ghdl_gen_055_;
  assign ghdl_gen_057_ = i_dval ? s_tap1 : s_tap2;
  always @(posedge i_clk, posedge ghdl_gen_034_)
    if (ghdl_gen_034_) ghdl_gen_058_ <= 6'h00;
    else ghdl_gen_058_ <= ghdl_gen_057_;
  assign ghdl_gen_059_ = i_dval ? s_tap2 : s_tap3;
  always @(posedge i_clk, posedge ghdl_gen_036_)
    if (ghdl_gen_036_) ghdl_gen_060_ <= 6'h00;
    else ghdl_gen_060_ <= ghdl_gen_059_;
  assign ghdl_gen_061_ = i_dval ? ghdl_gen_035_[6:0] : s_sub;
  always @(posedge i_clk, posedge ghdl_gen_034_)
    if (ghdl_gen_034_) ghdl_gen_062_ <= 7'h00;
    else ghdl_gen_062_ <= ghdl_gen_061_;
  assign ghdl_gen_063_ = i_dval ? ghdl_gen_037_ : s_abs;
  always @(posedge i_clk, posedge ghdl_gen_036_)
    if (ghdl_gen_036_) ghdl_gen_064_ <= 6'h00;
    else ghdl_gen_064_ <= ghdl_gen_063_;
  always @(posedge i_clk, posedge ghdl_gen_041_)
    if (ghdl_gen_041_) ghdl_gen_065_ <= 1'h0;
    else ghdl_gen_065_ <= ghdl_gen_045_;
  assign ghdl_gen_066_ = i_dval ? ghdl_gen_040_ : ghdl_gen_067_;
  always @(posedge i_clk, posedge ghdl_gen_038_)
    if (ghdl_gen_038_) ghdl_gen_067_ <= 6'h00;
    else ghdl_gen_067_ <= ghdl_gen_066_;
  assign ghdl_gen_083_ = ghdl_gen_033_[4] ? ghdl_gen_081_ : ghdl_gen_080_;
  assign ghdl_gen_084_ = ghdl_gen_033_[5] ? ghdl_gen_082_ : ghdl_gen_083_;
  assign s_taps_r2l = ghdl_gen_050_;
  assign s_taps_l2r = ghdl_gen_052_;
  assign s_selector = ghdl_gen_054_;
  assign s_tap1 = ghdl_gen_056_;
  assign s_tap2 = ghdl_gen_058_;
  assign s_tap3 = ghdl_gen_060_;
  assign s_sub = ghdl_gen_062_;
  assign s_abs = ghdl_gen_064_;
  assign \10783.count  = ghdl_gen_048_;
  assign o_dval = ghdl_gen_065_;
  assign o_data_lrcc = ghdl_gen_067_;
endmodule

module num_of_ones_7(i_clk, i_rst, i_data, i_dval, o_dval, o_data);
  wire ghdl_gen_00_;
  wire ghdl_gen_01_;
  wire [31:0] ghdl_gen_02_;
  wire ghdl_gen_03_;
  wire ghdl_gen_04_;
  wire ghdl_gen_05_;
  wire [2:0] ghdl_gen_06_;
  reg [2:0] ghdl_gen_07_ = 3'h0;
  wire ghdl_gen_08_;
  wire [31:0] ghdl_gen_09_;
  wire [31:0] ghdl_gen_10_;
  wire [31:0] ghdl_gen_11_;
  wire [31:0] ghdl_gen_12_;
  wire [31:0] ghdl_gen_13_;
  wire [31:0] ghdl_gen_14_;
  wire [31:0] ghdl_gen_15_;
  wire [31:0] ghdl_gen_16_;
  wire [31:0] ghdl_gen_17_;
  wire [31:0] ghdl_gen_18_;
  wire [31:0] ghdl_gen_19_;
  wire [31:0] ghdl_gen_20_;
  wire [31:0] ghdl_gen_21_;
  wire [31:0] ghdl_gen_22_;
  wire [31:0] ghdl_gen_23_;
  wire [31:0] ghdl_gen_24_;
  wire [31:0] ghdl_gen_25_;
  wire [31:0] ghdl_gen_26_;
  wire [31:0] ghdl_gen_27_;
  wire [31:0] ghdl_gen_28_;
  wire [31:0] ghdl_gen_29_;
  wire [31:0] ghdl_gen_30_;
  wire [31:0] ghdl_gen_31_;
  wire [31:0] ghdl_gen_32_;
  wire [735:0] ghdl_gen_33_;
  wire [703:0] ghdl_gen_34_;
  wire [671:0] ghdl_gen_35_;
  wire [575:0] ghdl_gen_36_;
  wire [383:0] ghdl_gen_37_;
  wire [23:0] ghdl_gen_38_;
  reg [23:0] ghdl_gen_39_;
  wire [383:0] ghdl_gen_40_;
  reg [383:0] ghdl_gen_41_ = 384'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  wire [191:0] ghdl_gen_42_;
  reg [191:0] ghdl_gen_43_ = 192'h000000000000000000000000000000000000000000000000;
  wire [95:0] ghdl_gen_44_;
  reg [95:0] ghdl_gen_45_ = 96'h000000000000000000000000;
  wire [63:0] ghdl_gen_46_;
  reg [63:0] ghdl_gen_47_ = 64'h0000000000000000;
  wire [31:0] ghdl_gen_48_;
  reg [31:0] ghdl_gen_49_ = 32'd0;
  reg ghdl_gen_50_;
  wire [2:0] \10921.counter ;
  input i_clk;
  wire i_clk;
  input [23:0] i_data;
  wire [23:0] i_data;
  input i_dval;
  wire i_dval;
  input i_rst;
  wire i_rst;
  output [4:0] o_data;
  wire [4:0] o_data;
  output o_dval;
  wire o_dval;
  wire [23:0] s_input;
  wire [3839:0] sum;
  assign ghdl_gen_00_ = ~ i_rst;
  assign ghdl_gen_01_ = $signed({ 29'h00000000, \10921.counter  }) < $signed(32'd5);
  assign ghdl_gen_02_ = { 29'h00000000, \10921.counter  } + 32'd1;
  assign ghdl_gen_03_ = ghdl_gen_01_ ? 1'h0 : 1'h1;
  assign ghdl_gen_04_ = i_dval ? ghdl_gen_03_ : 1'h0;
  assign ghdl_gen_05_ = i_dval & ghdl_gen_01_;
  assign ghdl_gen_06_ = ghdl_gen_05_ ? ghdl_gen_02_[2:0] : \10921.counter ;
  always @(posedge i_clk, posedge ghdl_gen_00_)
    if (ghdl_gen_00_) ghdl_gen_07_ <= 3'h0;
    else ghdl_gen_07_ <= ghdl_gen_06_;
  assign ghdl_gen_08_ = ~ i_rst;
  assign ghdl_gen_09_ = { 31'h00000000, s_input[0] } + { 31'h00000000, s_input[1] };
  assign ghdl_gen_10_ = { 31'h00000000, s_input[2] } + { 31'h00000000, s_input[3] };
  assign ghdl_gen_11_ = { 31'h00000000, s_input[4] } + { 31'h00000000, s_input[5] };
  assign ghdl_gen_12_ = { 31'h00000000, s_input[6] } + { 31'h00000000, s_input[7] };
  assign ghdl_gen_13_ = { 31'h00000000, s_input[8] } + { 31'h00000000, s_input[9] };
  assign ghdl_gen_14_ = { 31'h00000000, s_input[10] } + { 31'h00000000, s_input[11] };
  assign ghdl_gen_15_ = { 31'h00000000, s_input[12] } + { 31'h00000000, s_input[13] };
  assign ghdl_gen_16_ = { 31'h00000000, s_input[14] } + { 31'h00000000, s_input[15] };
  assign ghdl_gen_17_ = { 31'h00000000, s_input[16] } + { 31'h00000000, s_input[17] };
  assign ghdl_gen_18_ = { 31'h00000000, s_input[18] } + { 31'h00000000, s_input[19] };
  assign ghdl_gen_19_ = { 31'h00000000, s_input[20] } + { 31'h00000000, s_input[21] };
  assign ghdl_gen_20_ = { 31'h00000000, s_input[22] } + { 31'h00000000, s_input[23] };
  assign ghdl_gen_21_ = { 30'h00000000, sum[3809:3808] } + { 30'h00000000, sum[3777:3776] };
  assign ghdl_gen_22_ = { 30'h00000000, sum[3745:3744] } + { 30'h00000000, sum[3713:3712] };
  assign ghdl_gen_23_ = { 30'h00000000, sum[3681:3680] } + { 30'h00000000, sum[3649:3648] };
  assign ghdl_gen_24_ = { 30'h00000000, sum[3617:3616] } + { 30'h00000000, sum[3585:3584] };
  assign ghdl_gen_25_ = { 30'h00000000, sum[3553:3552] } + { 30'h00000000, sum[3521:3520] };
  assign ghdl_gen_26_ = { 30'h00000000, sum[3489:3488] } + { 30'h00000000, sum[3457:3456] };
  assign ghdl_gen_27_ = { 29'h00000000, sum[3042:3040] } + { 29'h00000000, sum[3010:3008] };
  assign ghdl_gen_28_ = { 29'h00000000, sum[2978:2976] } + { 29'h00000000, sum[2946:2944] };
  assign ghdl_gen_29_ = { 29'h00000000, sum[2914:2912] } + { 29'h00000000, sum[2882:2880] };
  assign ghdl_gen_30_ = { 28'h0000000, sum[2275:2272] } + { 28'h0000000, sum[2243:2240] };
  assign ghdl_gen_31_ = { 28'h0000000, sum[2211:2208] } + { 28'h0000000, sum[2179:2176] };
  assign ghdl_gen_32_ = { 27'h0000000, sum[1508:1504] } + { 27'h0000000, sum[1476:1472] };
  assign ghdl_gen_33_ = ghdl_gen_08_ ? 736'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 : sum[735:0];
  assign ghdl_gen_34_ = ghdl_gen_08_ ? 704'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 : sum[1471:768];
  assign ghdl_gen_35_ = ghdl_gen_08_ ? 672'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 : sum[2207:1536];
  assign ghdl_gen_36_ = ghdl_gen_08_ ? 576'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 : sum[2879:2304];
  assign ghdl_gen_37_ = ghdl_gen_08_ ? 384'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 : sum[3455:3072];
  assign ghdl_gen_38_ = i_dval ? i_data : s_input;
  always @(posedge i_clk, posedge ghdl_gen_08_)
    if (ghdl_gen_08_) ghdl_gen_39_ <= 24'h000000;
    else ghdl_gen_39_ <= ghdl_gen_38_;
  assign ghdl_gen_40_ = i_dval ? { ghdl_gen_09_, ghdl_gen_10_, ghdl_gen_11_, ghdl_gen_12_, ghdl_gen_13_, ghdl_gen_14_, ghdl_gen_15_, ghdl_gen_16_, ghdl_gen_17_, ghdl_gen_18_, ghdl_gen_19_, ghdl_gen_20_ } : sum[3839:3456];
  always @(posedge i_clk, posedge ghdl_gen_08_)
    if (ghdl_gen_08_) ghdl_gen_41_ <= 384'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    else ghdl_gen_41_ <= ghdl_gen_40_;
  assign ghdl_gen_42_ = i_dval ? { ghdl_gen_21_, ghdl_gen_22_, ghdl_gen_23_, ghdl_gen_24_, ghdl_gen_25_, ghdl_gen_26_ } : sum[3071:2880];
  always @(posedge i_clk, posedge ghdl_gen_08_)
    if (ghdl_gen_08_) ghdl_gen_43_ <= 192'h000000000000000000000000000000000000000000000000;
    else ghdl_gen_43_ <= ghdl_gen_42_;
  assign ghdl_gen_44_ = i_dval ? { ghdl_gen_27_, ghdl_gen_28_, ghdl_gen_29_ } : sum[2303:2208];
  always @(posedge i_clk, posedge ghdl_gen_08_)
    if (ghdl_gen_08_) ghdl_gen_45_ <= 96'h000000000000000000000000;
    else ghdl_gen_45_ <= ghdl_gen_44_;
  assign ghdl_gen_46_ = i_dval ? { ghdl_gen_30_, ghdl_gen_31_ } : sum[1535:1472];
  always @(posedge i_clk, posedge ghdl_gen_08_)
    if (ghdl_gen_08_) ghdl_gen_47_ <= 64'h0000000000000000;
    else ghdl_gen_47_ <= ghdl_gen_46_;
  assign ghdl_gen_48_ = i_dval ? ghdl_gen_32_ : sum[767:736];
  always @(posedge i_clk, posedge ghdl_gen_08_)
    if (ghdl_gen_08_) ghdl_gen_49_ <= 32'd0;
    else ghdl_gen_49_ <= ghdl_gen_48_;
  always @(posedge i_clk, posedge ghdl_gen_00_)
    if (ghdl_gen_00_) ghdl_gen_50_ <= 1'h0;
    else ghdl_gen_50_ <= ghdl_gen_04_;
  assign s_input = ghdl_gen_39_;
  assign sum = { ghdl_gen_41_, ghdl_gen_37_, ghdl_gen_43_, ghdl_gen_36_, ghdl_gen_45_, ghdl_gen_35_, ghdl_gen_47_, ghdl_gen_34_, ghdl_gen_49_, ghdl_gen_33_ };
  assign \10921.counter  = ghdl_gen_07_;
  assign o_dval = ghdl_gen_50_;
  assign o_data = sum[740:736];
endmodule

module shd_13_384_48_7(i_clk, i_rst, i_data_ll, i_data_lh, i_data_rl, i_data_rh, i_dval, o_dval, o_data_l, o_data_r);
  wire ghdl_gen_000_;
  wire ghdl_gen_001_;
  wire ghdl_gen_002_;
  wire ghdl_gen_003_;
  wire ghdl_gen_004_;
  wire [94:0] ghdl_gen_005_;
  wire [94:0] ghdl_gen_006_;
  reg [94:0] ghdl_gen_007_ = 95'hxxxxxxxxxxxxxxxxxxxxxxxx;
  wire ghdl_gen_008_;
  wire ghdl_gen_009_;
  wire [31:0] ghdl_gen_010_;
  wire ghdl_gen_011_;
  wire [94:0] ghdl_gen_012_;
  wire ghdl_gen_013_;
  wire [94:0] ghdl_gen_014_;
  reg [94:0] ghdl_gen_015_ = 95'hxxxxxxxxxxxxxxxxxxxxxxxx;
  wire ghdl_gen_016_;
  wire ghdl_gen_017_;
  wire [14:0] ghdl_gen_018_;
  reg [14:0] ghdl_gen_019_ = 15'h0000;
  wire [23:0] ghdl_gen_020_;
  wire [23:0] ghdl_gen_021_;
  wire [23:0] ghdl_gen_022_;
  wire [23:0] ghdl_gen_023_;
  wire [23:0] ghdl_gen_024_;
  wire [23:0] ghdl_gen_025_;
  wire [23:0] ghdl_gen_026_;
  wire [23:0] ghdl_gen_027_;
  wire [23:0] ghdl_gen_028_;
  wire [23:0] ghdl_gen_029_;
  wire [23:0] ghdl_gen_030_;
  wire [23:0] ghdl_gen_031_;
  wire [23:0] ghdl_gen_032_;
  wire [23:0] ghdl_gen_033_;
  wire [23:0] ghdl_gen_034_;
  wire [23:0] ghdl_gen_035_;
  wire [23:0] ghdl_gen_036_;
  wire [23:0] ghdl_gen_037_;
  wire [23:0] ghdl_gen_038_;
  wire [23:0] ghdl_gen_039_;
  wire [23:0] ghdl_gen_040_;
  wire [23:0] ghdl_gen_041_;
  wire [23:0] ghdl_gen_042_;
  wire [23:0] ghdl_gen_043_;
  wire [23:0] ghdl_gen_044_;
  wire [23:0] ghdl_gen_045_;
  wire [23:0] ghdl_gen_046_;
  wire [23:0] ghdl_gen_047_;
  wire [23:0] ghdl_gen_048_;
  wire [23:0] ghdl_gen_049_;
  wire [23:0] ghdl_gen_050_;
  wire [23:0] ghdl_gen_051_;
  wire [23:0] ghdl_gen_052_;
  wire [23:0] ghdl_gen_053_;
  wire [23:0] ghdl_gen_054_;
  wire [23:0] ghdl_gen_055_;
  wire [23:0] ghdl_gen_056_;
  wire [23:0] ghdl_gen_057_;
  wire [23:0] ghdl_gen_058_;
  wire [23:0] ghdl_gen_059_;
  wire [23:0] ghdl_gen_060_;
  wire [23:0] ghdl_gen_061_;
  wire [23:0] ghdl_gen_062_;
  wire [23:0] ghdl_gen_063_;
  wire [23:0] ghdl_gen_064_;
  wire [23:0] ghdl_gen_065_;
  wire [23:0] ghdl_gen_066_;
  wire [23:0] ghdl_gen_067_;
  wire [23:0] ghdl_gen_068_;
  wire [23:0] ghdl_gen_069_;
  wire [23:0] ghdl_gen_070_;
  wire [23:0] ghdl_gen_071_;
  wire [23:0] ghdl_gen_072_;
  wire [23:0] ghdl_gen_073_;
  wire [23:0] ghdl_gen_074_;
  wire [23:0] ghdl_gen_075_;
  wire [23:0] ghdl_gen_076_;
  wire [23:0] ghdl_gen_077_;
  wire [23:0] ghdl_gen_078_;
  wire [23:0] ghdl_gen_079_;
  wire [23:0] ghdl_gen_080_;
  wire [23:0] ghdl_gen_081_;
  wire [23:0] ghdl_gen_082_;
  wire [23:0] ghdl_gen_083_;
  wire [23:0] ghdl_gen_084_;
  wire [23:0] ghdl_gen_085_;
  wire [23:0] ghdl_gen_086_;
  wire [23:0] ghdl_gen_087_;
  wire [23:0] ghdl_gen_088_;
  wire [23:0] ghdl_gen_089_;
  wire [23:0] ghdl_gen_090_;
  wire [23:0] ghdl_gen_091_;
  wire [23:0] ghdl_gen_092_;
  wire [23:0] ghdl_gen_093_;
  wire [23:0] ghdl_gen_094_;
  wire [23:0] ghdl_gen_095_;
  wire [23:0] ghdl_gen_096_;
  wire [23:0] ghdl_gen_097_;
  wire [23:0] ghdl_gen_098_;
  wire [23:0] ghdl_gen_099_;
  wire [23:0] ghdl_gen_100_;
  wire [23:0] ghdl_gen_101_;
  wire [23:0] ghdl_gen_102_;
  wire [23:0] ghdl_gen_103_;
  wire [23:0] ghdl_gen_104_;
  wire [23:0] ghdl_gen_105_;
  wire [23:0] ghdl_gen_106_;
  wire [23:0] ghdl_gen_107_;
  wire [23:0] ghdl_gen_108_;
  wire [23:0] ghdl_gen_109_;
  wire [23:0] ghdl_gen_110_;
  wire [23:0] ghdl_gen_111_;
  wire [23:0] ghdl_gen_112_;
  wire [23:0] ghdl_gen_113_;
  wire [23:0] ghdl_gen_114_;
  wire [23:0] ghdl_gen_115_;
  wire ghdl_gen_116_;
  wire [4:0] ghdl_gen_117_;
  wire ghdl_gen_118_;
  wire [4:0] ghdl_gen_119_;
  wire ghdl_gen_120_;
  wire [4:0] ghdl_gen_121_;
  wire ghdl_gen_122_;
  wire [4:0] ghdl_gen_123_;
  wire ghdl_gen_124_;
  wire [4:0] ghdl_gen_125_;
  wire ghdl_gen_126_;
  wire [4:0] ghdl_gen_127_;
  wire ghdl_gen_128_;
  wire [4:0] ghdl_gen_129_;
  wire ghdl_gen_130_;
  wire [4:0] ghdl_gen_131_;
  wire ghdl_gen_132_;
  wire [4:0] ghdl_gen_133_;
  wire ghdl_gen_134_;
  wire [4:0] ghdl_gen_135_;
  wire ghdl_gen_136_;
  wire [4:0] ghdl_gen_137_;
  wire ghdl_gen_138_;
  wire [4:0] ghdl_gen_139_;
  wire ghdl_gen_140_;
  wire [4:0] ghdl_gen_141_;
  wire ghdl_gen_142_;
  wire [4:0] ghdl_gen_143_;
  wire ghdl_gen_144_;
  wire [4:0] ghdl_gen_145_;
  wire ghdl_gen_146_;
  wire [4:0] ghdl_gen_147_;
  wire ghdl_gen_148_;
  wire [4:0] ghdl_gen_149_;
  wire ghdl_gen_150_;
  wire [4:0] ghdl_gen_151_;
  wire ghdl_gen_152_;
  wire [4:0] ghdl_gen_153_;
  wire ghdl_gen_154_;
  wire [4:0] ghdl_gen_155_;
  wire ghdl_gen_156_;
  wire [4:0] ghdl_gen_157_;
  wire ghdl_gen_158_;
  wire [4:0] ghdl_gen_159_;
  wire ghdl_gen_160_;
  wire [4:0] ghdl_gen_161_;
  wire ghdl_gen_162_;
  wire [4:0] ghdl_gen_163_;
  wire ghdl_gen_164_;
  wire [4:0] ghdl_gen_165_;
  wire ghdl_gen_166_;
  wire [4:0] ghdl_gen_167_;
  wire ghdl_gen_168_;
  wire [4:0] ghdl_gen_169_;
  wire ghdl_gen_170_;
  wire [4:0] ghdl_gen_171_;
  wire ghdl_gen_172_;
  wire [4:0] ghdl_gen_173_;
  wire ghdl_gen_174_;
  wire [4:0] ghdl_gen_175_;
  wire ghdl_gen_176_;
  wire [4:0] ghdl_gen_177_;
  wire ghdl_gen_178_;
  wire [4:0] ghdl_gen_179_;
  wire ghdl_gen_180_;
  wire [4:0] ghdl_gen_181_;
  wire ghdl_gen_182_;
  wire [4:0] ghdl_gen_183_;
  wire ghdl_gen_184_;
  wire [4:0] ghdl_gen_185_;
  wire ghdl_gen_186_;
  wire [4:0] ghdl_gen_187_;
  wire ghdl_gen_188_;
  wire [4:0] ghdl_gen_189_;
  wire ghdl_gen_190_;
  wire [4:0] ghdl_gen_191_;
  wire ghdl_gen_192_;
  wire [4:0] ghdl_gen_193_;
  wire ghdl_gen_194_;
  wire [4:0] ghdl_gen_195_;
  wire ghdl_gen_196_;
  wire [4:0] ghdl_gen_197_;
  wire ghdl_gen_198_;
  wire [4:0] ghdl_gen_199_;
  wire ghdl_gen_200_;
  wire [4:0] ghdl_gen_201_;
  wire ghdl_gen_202_;
  wire [4:0] ghdl_gen_203_;
  wire ghdl_gen_204_;
  wire [4:0] ghdl_gen_205_;
  wire ghdl_gen_206_;
  wire [4:0] ghdl_gen_207_;
  wire ghdl_gen_208_;
  wire [4:0] ghdl_gen_209_;
  wire ghdl_gen_210_;
  wire [4:0] ghdl_gen_211_;
  wire ghdl_gen_212_;
  wire [4:0] ghdl_gen_213_;
  wire ghdl_gen_214_;
  wire [4:0] ghdl_gen_215_;
  wire ghdl_gen_216_;
  wire [4:0] ghdl_gen_217_;
  wire ghdl_gen_218_;
  wire [4:0] ghdl_gen_219_;
  wire ghdl_gen_220_;
  wire [4:0] ghdl_gen_221_;
  wire ghdl_gen_222_;
  wire [4:0] ghdl_gen_223_;
  wire ghdl_gen_224_;
  wire [4:0] ghdl_gen_225_;
  wire ghdl_gen_226_;
  wire [4:0] ghdl_gen_227_;
  wire ghdl_gen_228_;
  wire [4:0] ghdl_gen_229_;
  wire ghdl_gen_230_;
  wire [4:0] ghdl_gen_231_;
  wire ghdl_gen_232_;
  wire [4:0] ghdl_gen_233_;
  wire ghdl_gen_234_;
  wire [4:0] ghdl_gen_235_;
  wire ghdl_gen_236_;
  wire [4:0] ghdl_gen_237_;
  wire ghdl_gen_238_;
  wire [4:0] ghdl_gen_239_;
  wire ghdl_gen_240_;
  wire [4:0] ghdl_gen_241_;
  wire ghdl_gen_242_;
  wire [4:0] ghdl_gen_243_;
  wire ghdl_gen_244_;
  wire [4:0] ghdl_gen_245_;
  wire ghdl_gen_246_;
  wire [4:0] ghdl_gen_247_;
  wire ghdl_gen_248_;
  wire [4:0] ghdl_gen_249_;
  wire ghdl_gen_250_;
  wire [4:0] ghdl_gen_251_;
  wire ghdl_gen_252_;
  wire [4:0] ghdl_gen_253_;
  wire ghdl_gen_254_;
  wire [4:0] ghdl_gen_255_;
  wire ghdl_gen_256_;
  wire [4:0] ghdl_gen_257_;
  wire ghdl_gen_258_;
  wire [4:0] ghdl_gen_259_;
  wire ghdl_gen_260_;
  wire [4:0] ghdl_gen_261_;
  wire ghdl_gen_262_;
  wire [4:0] ghdl_gen_263_;
  wire ghdl_gen_264_;
  wire [4:0] ghdl_gen_265_;
  wire ghdl_gen_266_;
  wire [4:0] ghdl_gen_267_;
  wire ghdl_gen_268_;
  wire [4:0] ghdl_gen_269_;
  wire ghdl_gen_270_;
  wire [4:0] ghdl_gen_271_;
  wire ghdl_gen_272_;
  wire [4:0] ghdl_gen_273_;
  wire ghdl_gen_274_;
  wire [4:0] ghdl_gen_275_;
  wire ghdl_gen_276_;
  wire [4:0] ghdl_gen_277_;
  wire ghdl_gen_278_;
  wire [4:0] ghdl_gen_279_;
  wire ghdl_gen_280_;
  wire [4:0] ghdl_gen_281_;
  wire ghdl_gen_282_;
  wire [4:0] ghdl_gen_283_;
  wire ghdl_gen_284_;
  wire [4:0] ghdl_gen_285_;
  wire ghdl_gen_286_;
  wire [4:0] ghdl_gen_287_;
  wire ghdl_gen_288_;
  wire [4:0] ghdl_gen_289_;
  wire ghdl_gen_290_;
  wire [4:0] ghdl_gen_291_;
  wire ghdl_gen_292_;
  wire [4:0] ghdl_gen_293_;
  wire ghdl_gen_294_;
  wire [4:0] ghdl_gen_295_;
  wire ghdl_gen_296_;
  wire [4:0] ghdl_gen_297_;
  wire ghdl_gen_298_;
  wire [4:0] ghdl_gen_299_;
  wire ghdl_gen_300_;
  wire [4:0] ghdl_gen_301_;
  wire ghdl_gen_302_;
  wire [4:0] ghdl_gen_303_;
  wire ghdl_gen_304_;
  wire [4:0] ghdl_gen_305_;
  wire ghdl_gen_306_;
  wire [4:0] ghdl_gen_307_;
  wire ghdl_gen_308_;
  wire [11:0] ghdl_gen_309_;
  wire ghdl_gen_310_;
  wire [11:0] ghdl_gen_311_;
  wire ghdl_gen_312_;
  wire [11:0] ghdl_gen_313_;
  wire ghdl_gen_314_;
  wire [11:0] ghdl_gen_315_;
  wire ghdl_gen_316_;
  wire [11:0] ghdl_gen_317_;
  wire ghdl_gen_318_;
  wire [11:0] ghdl_gen_319_;
  wire ghdl_gen_320_;
  wire [11:0] ghdl_gen_321_;
  wire ghdl_gen_322_;
  wire [11:0] ghdl_gen_323_;
  wire ghdl_gen_324_;
  wire [11:0] ghdl_gen_325_;
  wire ghdl_gen_326_;
  wire [11:0] ghdl_gen_327_;
  wire ghdl_gen_328_;
  wire [11:0] ghdl_gen_329_;
  wire ghdl_gen_330_;
  wire [11:0] ghdl_gen_331_;
  wire ghdl_gen_332_;
  wire [11:0] ghdl_gen_333_;
  wire ghdl_gen_334_;
  wire [11:0] ghdl_gen_335_;
  wire ghdl_gen_336_;
  wire [11:0] ghdl_gen_337_;
  wire ghdl_gen_338_;
  wire [11:0] ghdl_gen_339_;
  wire ghdl_gen_340_;
  wire [11:0] ghdl_gen_341_;
  wire ghdl_gen_342_;
  wire [11:0] ghdl_gen_343_;
  wire ghdl_gen_344_;
  wire [11:0] ghdl_gen_345_;
  wire ghdl_gen_346_;
  wire [11:0] ghdl_gen_347_;
  wire ghdl_gen_348_;
  wire [11:0] ghdl_gen_349_;
  wire ghdl_gen_350_;
  wire [11:0] ghdl_gen_351_;
  wire ghdl_gen_352_;
  wire [11:0] ghdl_gen_353_;
  wire ghdl_gen_354_;
  wire [11:0] ghdl_gen_355_;
  wire ghdl_gen_356_;
  wire [11:0] ghdl_gen_357_;
  wire ghdl_gen_358_;
  wire [11:0] ghdl_gen_359_;
  wire ghdl_gen_360_;
  wire [11:0] ghdl_gen_361_;
  wire ghdl_gen_362_;
  wire [11:0] ghdl_gen_363_;
  wire ghdl_gen_364_;
  wire [11:0] ghdl_gen_365_;
  wire ghdl_gen_366_;
  wire [11:0] ghdl_gen_367_;
  wire ghdl_gen_368_;
  wire [11:0] ghdl_gen_369_;
  wire ghdl_gen_370_;
  wire [11:0] ghdl_gen_371_;
  wire ghdl_gen_372_;
  wire [11:0] ghdl_gen_373_;
  wire ghdl_gen_374_;
  wire [11:0] ghdl_gen_375_;
  wire ghdl_gen_376_;
  wire [11:0] ghdl_gen_377_;
  wire ghdl_gen_378_;
  wire [11:0] ghdl_gen_379_;
  wire ghdl_gen_380_;
  wire [11:0] ghdl_gen_381_;
  wire ghdl_gen_382_;
  wire [11:0] ghdl_gen_383_;
  wire ghdl_gen_384_;
  wire [11:0] ghdl_gen_385_;
  wire ghdl_gen_386_;
  wire [11:0] ghdl_gen_387_;
  wire ghdl_gen_388_;
  wire [11:0] ghdl_gen_389_;
  wire ghdl_gen_390_;
  wire [11:0] ghdl_gen_391_;
  wire ghdl_gen_392_;
  wire [11:0] ghdl_gen_393_;
  wire ghdl_gen_394_;
  wire [11:0] ghdl_gen_395_;
  wire ghdl_gen_396_;
  wire [11:0] ghdl_gen_397_;
  wire ghdl_gen_398_;
  wire [11:0] ghdl_gen_399_;
  wire ghdl_gen_400_;
  wire [11:0] ghdl_gen_401_;
  wire ghdl_gen_402_;
  wire [11:0] ghdl_gen_403_;
  wire [11:0] ghdl_gen_404_;
  wire [5:0] ghdl_gen_405_;
  wire [11:0] ghdl_gen_406_;
  wire [5:0] ghdl_gen_407_;
  wire [11:0] ghdl_gen_408_;
  wire [5:0] ghdl_gen_409_;
  wire [11:0] ghdl_gen_410_;
  wire [5:0] ghdl_gen_411_;
  wire [11:0] ghdl_gen_412_;
  wire [5:0] ghdl_gen_413_;
  wire [11:0] ghdl_gen_414_;
  wire [5:0] ghdl_gen_415_;
  wire [11:0] ghdl_gen_416_;
  wire [5:0] ghdl_gen_417_;
  wire [11:0] ghdl_gen_418_;
  wire [5:0] ghdl_gen_419_;
  wire [11:0] ghdl_gen_420_;
  wire [5:0] ghdl_gen_421_;
  wire [11:0] ghdl_gen_422_;
  wire [5:0] ghdl_gen_423_;
  wire [11:0] ghdl_gen_424_;
  wire [5:0] ghdl_gen_425_;
  wire [11:0] ghdl_gen_426_;
  wire [5:0] ghdl_gen_427_;
  wire [11:0] ghdl_gen_428_;
  wire [5:0] ghdl_gen_429_;
  wire [11:0] ghdl_gen_430_;
  wire [5:0] ghdl_gen_431_;
  wire [11:0] ghdl_gen_432_;
  wire [5:0] ghdl_gen_433_;
  wire [11:0] ghdl_gen_434_;
  wire [5:0] ghdl_gen_435_;
  wire [11:0] ghdl_gen_436_;
  wire [5:0] ghdl_gen_437_;
  wire [11:0] ghdl_gen_438_;
  wire [5:0] ghdl_gen_439_;
  wire [11:0] ghdl_gen_440_;
  wire [5:0] ghdl_gen_441_;
  wire [11:0] ghdl_gen_442_;
  wire [5:0] ghdl_gen_443_;
  wire [11:0] ghdl_gen_444_;
  wire [5:0] ghdl_gen_445_;
  wire [11:0] ghdl_gen_446_;
  wire [5:0] ghdl_gen_447_;
  wire [11:0] ghdl_gen_448_;
  wire [5:0] ghdl_gen_449_;
  wire [11:0] ghdl_gen_450_;
  wire [5:0] ghdl_gen_451_;
  wire [11:0] ghdl_gen_452_;
  wire [5:0] ghdl_gen_453_;
  wire [11:0] ghdl_gen_454_;
  wire [5:0] ghdl_gen_455_;
  wire [11:0] ghdl_gen_456_;
  wire [5:0] ghdl_gen_457_;
  wire [11:0] ghdl_gen_458_;
  wire [5:0] ghdl_gen_459_;
  wire [11:0] ghdl_gen_460_;
  wire [5:0] ghdl_gen_461_;
  wire [11:0] ghdl_gen_462_;
  wire [5:0] ghdl_gen_463_;
  wire [11:0] ghdl_gen_464_;
  wire [5:0] ghdl_gen_465_;
  wire [11:0] ghdl_gen_466_;
  wire [5:0] ghdl_gen_467_;
  wire [11:0] ghdl_gen_468_;
  wire [5:0] ghdl_gen_469_;
  wire [11:0] ghdl_gen_470_;
  wire [5:0] ghdl_gen_471_;
  wire [11:0] ghdl_gen_472_;
  wire [5:0] ghdl_gen_473_;
  wire [11:0] ghdl_gen_474_;
  wire [5:0] ghdl_gen_475_;
  wire [11:0] ghdl_gen_476_;
  wire [5:0] ghdl_gen_477_;
  wire [11:0] ghdl_gen_478_;
  wire [5:0] ghdl_gen_479_;
  wire [11:0] ghdl_gen_480_;
  wire [5:0] ghdl_gen_481_;
  wire [11:0] ghdl_gen_482_;
  wire [5:0] ghdl_gen_483_;
  wire [11:0] ghdl_gen_484_;
  wire [5:0] ghdl_gen_485_;
  wire [11:0] ghdl_gen_486_;
  wire [5:0] ghdl_gen_487_;
  wire [11:0] ghdl_gen_488_;
  wire [5:0] ghdl_gen_489_;
  wire [11:0] ghdl_gen_490_;
  wire [5:0] ghdl_gen_491_;
  wire [11:0] ghdl_gen_492_;
  wire [5:0] ghdl_gen_493_;
  wire [11:0] ghdl_gen_494_;
  wire [5:0] ghdl_gen_495_;
  wire [11:0] ghdl_gen_496_;
  wire [5:0] ghdl_gen_497_;
  wire ghdl_gen_498_;
  wire [23:0] ghdl_gen_499_;
  wire [11:0] ghdl_gen_500_;
  wire [23:0] ghdl_gen_501_;
  wire [11:0] ghdl_gen_502_;
  wire [23:0] ghdl_gen_503_;
  wire [11:0] ghdl_gen_504_;
  wire [23:0] ghdl_gen_505_;
  wire [11:0] ghdl_gen_506_;
  wire [23:0] ghdl_gen_507_;
  wire [11:0] ghdl_gen_508_;
  wire [23:0] ghdl_gen_509_;
  wire [11:0] ghdl_gen_510_;
  wire [23:0] ghdl_gen_511_;
  wire [11:0] ghdl_gen_512_;
  wire [23:0] ghdl_gen_513_;
  wire [11:0] ghdl_gen_514_;
  wire [23:0] ghdl_gen_515_;
  wire [11:0] ghdl_gen_516_;
  wire [23:0] ghdl_gen_517_;
  wire [11:0] ghdl_gen_518_;
  wire [23:0] ghdl_gen_519_;
  wire [11:0] ghdl_gen_520_;
  wire [23:0] ghdl_gen_521_;
  wire [11:0] ghdl_gen_522_;
  wire [23:0] ghdl_gen_523_;
  wire [11:0] ghdl_gen_524_;
  wire [23:0] ghdl_gen_525_;
  wire [11:0] ghdl_gen_526_;
  wire [23:0] ghdl_gen_527_;
  wire [11:0] ghdl_gen_528_;
  wire [23:0] ghdl_gen_529_;
  wire [11:0] ghdl_gen_530_;
  wire [23:0] ghdl_gen_531_;
  wire [11:0] ghdl_gen_532_;
  wire [23:0] ghdl_gen_533_;
  wire [11:0] ghdl_gen_534_;
  wire [23:0] ghdl_gen_535_;
  wire [11:0] ghdl_gen_536_;
  wire [23:0] ghdl_gen_537_;
  wire [11:0] ghdl_gen_538_;
  wire [23:0] ghdl_gen_539_;
  wire [11:0] ghdl_gen_540_;
  wire [23:0] ghdl_gen_541_;
  wire [11:0] ghdl_gen_542_;
  wire [23:0] ghdl_gen_543_;
  wire [11:0] ghdl_gen_544_;
  wire [23:0] ghdl_gen_545_;
  wire [11:0] ghdl_gen_546_;
  wire [23:0] ghdl_gen_547_;
  wire [11:0] ghdl_gen_548_;
  wire [23:0] ghdl_gen_549_;
  wire [11:0] ghdl_gen_550_;
  wire [23:0] ghdl_gen_551_;
  wire [11:0] ghdl_gen_552_;
  wire [23:0] ghdl_gen_553_;
  wire [11:0] ghdl_gen_554_;
  wire [23:0] ghdl_gen_555_;
  wire [11:0] ghdl_gen_556_;
  wire [23:0] ghdl_gen_557_;
  wire [11:0] ghdl_gen_558_;
  wire [23:0] ghdl_gen_559_;
  wire [11:0] ghdl_gen_560_;
  wire [23:0] ghdl_gen_561_;
  wire [11:0] ghdl_gen_562_;
  wire [23:0] ghdl_gen_563_;
  wire [11:0] ghdl_gen_564_;
  wire [23:0] ghdl_gen_565_;
  wire [11:0] ghdl_gen_566_;
  wire [23:0] ghdl_gen_567_;
  wire [11:0] ghdl_gen_568_;
  wire [23:0] ghdl_gen_569_;
  wire [11:0] ghdl_gen_570_;
  wire [23:0] ghdl_gen_571_;
  wire [11:0] ghdl_gen_572_;
  wire [23:0] ghdl_gen_573_;
  wire [11:0] ghdl_gen_574_;
  wire [23:0] ghdl_gen_575_;
  wire [11:0] ghdl_gen_576_;
  wire [23:0] ghdl_gen_577_;
  wire [11:0] ghdl_gen_578_;
  wire [23:0] ghdl_gen_579_;
  wire [11:0] ghdl_gen_580_;
  wire [23:0] ghdl_gen_581_;
  wire [11:0] ghdl_gen_582_;
  wire [23:0] ghdl_gen_583_;
  wire [11:0] ghdl_gen_584_;
  wire [23:0] ghdl_gen_585_;
  wire [11:0] ghdl_gen_586_;
  wire [23:0] ghdl_gen_587_;
  wire [11:0] ghdl_gen_588_;
  wire [23:0] ghdl_gen_589_;
  wire [11:0] ghdl_gen_590_;
  wire [23:0] ghdl_gen_591_;
  wire [11:0] ghdl_gen_592_;
  wire [11:0] ghdl_gen_593_;
  wire [5:0] ghdl_gen_594_;
  wire [11:0] ghdl_gen_595_;
  wire [5:0] ghdl_gen_596_;
  wire [11:0] ghdl_gen_597_;
  wire [5:0] ghdl_gen_598_;
  wire [11:0] ghdl_gen_599_;
  wire [5:0] ghdl_gen_600_;
  wire [11:0] ghdl_gen_601_;
  wire [5:0] ghdl_gen_602_;
  wire [11:0] ghdl_gen_603_;
  wire [5:0] ghdl_gen_604_;
  wire [11:0] ghdl_gen_605_;
  wire [5:0] ghdl_gen_606_;
  wire [11:0] ghdl_gen_607_;
  wire [5:0] ghdl_gen_608_;
  wire [11:0] ghdl_gen_609_;
  wire [5:0] ghdl_gen_610_;
  wire [11:0] ghdl_gen_611_;
  wire [5:0] ghdl_gen_612_;
  wire [11:0] ghdl_gen_613_;
  wire [5:0] ghdl_gen_614_;
  wire [11:0] ghdl_gen_615_;
  wire [5:0] ghdl_gen_616_;
  wire [11:0] ghdl_gen_617_;
  wire [5:0] ghdl_gen_618_;
  wire [11:0] ghdl_gen_619_;
  wire [5:0] ghdl_gen_620_;
  wire [11:0] ghdl_gen_621_;
  wire [5:0] ghdl_gen_622_;
  wire [11:0] ghdl_gen_623_;
  wire [5:0] ghdl_gen_624_;
  wire [11:0] ghdl_gen_625_;
  wire [5:0] ghdl_gen_626_;
  wire [11:0] ghdl_gen_627_;
  wire [5:0] ghdl_gen_628_;
  wire [11:0] ghdl_gen_629_;
  wire [5:0] ghdl_gen_630_;
  wire [11:0] ghdl_gen_631_;
  wire [5:0] ghdl_gen_632_;
  wire [11:0] ghdl_gen_633_;
  wire [5:0] ghdl_gen_634_;
  wire [11:0] ghdl_gen_635_;
  wire [5:0] ghdl_gen_636_;
  wire [11:0] ghdl_gen_637_;
  wire [5:0] ghdl_gen_638_;
  wire [11:0] ghdl_gen_639_;
  wire [5:0] ghdl_gen_640_;
  wire [11:0] ghdl_gen_641_;
  wire [5:0] ghdl_gen_642_;
  wire [11:0] ghdl_gen_643_;
  wire [5:0] ghdl_gen_644_;
  wire [11:0] ghdl_gen_645_;
  wire [5:0] ghdl_gen_646_;
  wire [11:0] ghdl_gen_647_;
  wire [5:0] ghdl_gen_648_;
  wire [11:0] ghdl_gen_649_;
  wire [5:0] ghdl_gen_650_;
  wire [11:0] ghdl_gen_651_;
  wire [5:0] ghdl_gen_652_;
  wire [11:0] ghdl_gen_653_;
  wire [5:0] ghdl_gen_654_;
  wire [11:0] ghdl_gen_655_;
  wire [5:0] ghdl_gen_656_;
  wire [11:0] ghdl_gen_657_;
  wire [5:0] ghdl_gen_658_;
  wire [11:0] ghdl_gen_659_;
  wire [5:0] ghdl_gen_660_;
  wire [11:0] ghdl_gen_661_;
  wire [5:0] ghdl_gen_662_;
  wire [11:0] ghdl_gen_663_;
  wire [5:0] ghdl_gen_664_;
  wire [11:0] ghdl_gen_665_;
  wire [5:0] ghdl_gen_666_;
  wire [11:0] ghdl_gen_667_;
  wire [5:0] ghdl_gen_668_;
  wire [11:0] ghdl_gen_669_;
  wire [5:0] ghdl_gen_670_;
  wire [11:0] ghdl_gen_671_;
  wire [5:0] ghdl_gen_672_;
  wire [11:0] ghdl_gen_673_;
  wire [5:0] ghdl_gen_674_;
  wire [11:0] ghdl_gen_675_;
  wire [5:0] ghdl_gen_676_;
  wire [11:0] ghdl_gen_677_;
  wire [5:0] ghdl_gen_678_;
  wire [11:0] ghdl_gen_679_;
  wire [5:0] ghdl_gen_680_;
  wire [11:0] ghdl_gen_681_;
  wire [5:0] ghdl_gen_682_;
  wire [11:0] ghdl_gen_683_;
  wire [5:0] ghdl_gen_684_;
  wire [11:0] ghdl_gen_685_;
  wire [5:0] ghdl_gen_686_;
  wire ghdl_gen_687_;
  wire [11:0] ghdl_gen_688_;
  wire [5:0] ghdl_gen_689_;
  wire [11:0] ghdl_gen_690_;
  wire [5:0] ghdl_gen_691_;
  wire [11:0] ghdl_gen_692_;
  wire [5:0] ghdl_gen_693_;
  wire [11:0] ghdl_gen_694_;
  wire [5:0] ghdl_gen_695_;
  wire [11:0] ghdl_gen_696_;
  wire [5:0] ghdl_gen_697_;
  wire [11:0] ghdl_gen_698_;
  wire [5:0] ghdl_gen_699_;
  wire [11:0] ghdl_gen_700_;
  wire [5:0] ghdl_gen_701_;
  wire [11:0] ghdl_gen_702_;
  wire [5:0] ghdl_gen_703_;
  wire [11:0] ghdl_gen_704_;
  wire [5:0] ghdl_gen_705_;
  wire [11:0] ghdl_gen_706_;
  wire [5:0] ghdl_gen_707_;
  wire [11:0] ghdl_gen_708_;
  wire [5:0] ghdl_gen_709_;
  wire [11:0] ghdl_gen_710_;
  wire [5:0] ghdl_gen_711_;
  wire [11:0] ghdl_gen_712_;
  wire [5:0] ghdl_gen_713_;
  wire [11:0] ghdl_gen_714_;
  wire [5:0] ghdl_gen_715_;
  wire [11:0] ghdl_gen_716_;
  wire [5:0] ghdl_gen_717_;
  wire [11:0] ghdl_gen_718_;
  wire [5:0] ghdl_gen_719_;
  wire [11:0] ghdl_gen_720_;
  wire [5:0] ghdl_gen_721_;
  wire [11:0] ghdl_gen_722_;
  wire [5:0] ghdl_gen_723_;
  wire [11:0] ghdl_gen_724_;
  wire [5:0] ghdl_gen_725_;
  wire [11:0] ghdl_gen_726_;
  wire [5:0] ghdl_gen_727_;
  wire [11:0] ghdl_gen_728_;
  wire [5:0] ghdl_gen_729_;
  wire [11:0] ghdl_gen_730_;
  wire [5:0] ghdl_gen_731_;
  wire [11:0] ghdl_gen_732_;
  wire [5:0] ghdl_gen_733_;
  wire [11:0] ghdl_gen_734_;
  wire [5:0] ghdl_gen_735_;
  wire [11:0] ghdl_gen_736_;
  wire [5:0] ghdl_gen_737_;
  wire [11:0] ghdl_gen_738_;
  wire [5:0] ghdl_gen_739_;
  wire [11:0] ghdl_gen_740_;
  wire [5:0] ghdl_gen_741_;
  wire [11:0] ghdl_gen_742_;
  wire [5:0] ghdl_gen_743_;
  wire [11:0] ghdl_gen_744_;
  wire [5:0] ghdl_gen_745_;
  wire [11:0] ghdl_gen_746_;
  wire [5:0] ghdl_gen_747_;
  wire [11:0] ghdl_gen_748_;
  wire [5:0] ghdl_gen_749_;
  wire [11:0] ghdl_gen_750_;
  wire [5:0] ghdl_gen_751_;
  wire [11:0] ghdl_gen_752_;
  wire [5:0] ghdl_gen_753_;
  wire [11:0] ghdl_gen_754_;
  wire [5:0] ghdl_gen_755_;
  wire [11:0] ghdl_gen_756_;
  wire [5:0] ghdl_gen_757_;
  wire [11:0] ghdl_gen_758_;
  wire [5:0] ghdl_gen_759_;
  wire [11:0] ghdl_gen_760_;
  wire [5:0] ghdl_gen_761_;
  wire [11:0] ghdl_gen_762_;
  wire [5:0] ghdl_gen_763_;
  wire [11:0] ghdl_gen_764_;
  wire [5:0] ghdl_gen_765_;
  wire [11:0] ghdl_gen_766_;
  wire [5:0] ghdl_gen_767_;
  wire [11:0] ghdl_gen_768_;
  wire [5:0] ghdl_gen_769_;
  wire [11:0] ghdl_gen_770_;
  wire [5:0] ghdl_gen_771_;
  wire [11:0] ghdl_gen_772_;
  wire [5:0] ghdl_gen_773_;
  wire [11:0] ghdl_gen_774_;
  wire [5:0] ghdl_gen_775_;
  wire [11:0] ghdl_gen_776_;
  wire [5:0] ghdl_gen_777_;
  wire [11:0] ghdl_gen_778_;
  wire [5:0] ghdl_gen_779_;
  wire [11:0] ghdl_gen_780_;
  wire [5:0] ghdl_gen_781_;
  wire [11:0] ghdl_gen_782_;
  wire [5:0] ghdl_gen_783_;
  wire ghdl_gen_784_;
  wire ghdl_gen_785_;
  reg [94:0] ghdl_gen_786_;
  reg [94:0] ghdl_gen_787_;
  wire [1151:0] ghdl_gen_788_;
  reg [1151:0] ghdl_gen_789_;
  wire [1151:0] ghdl_gen_790_;
  reg [1151:0] ghdl_gen_791_;
  wire [2279:0] ghdl_gen_792_;
  reg [2279:0] ghdl_gen_793_;
  wire [2279:0] ghdl_gen_794_;
  reg [2279:0] ghdl_gen_795_;
  reg [1127:0] ghdl_gen_796_;
  reg [563:0] ghdl_gen_797_;
  reg [563:0] ghdl_gen_798_;
  reg [281:0] ghdl_gen_799_;
  wire [287:0] ghdl_gen_800_;
  reg [287:0] ghdl_gen_801_;
  reg ghdl_gen_802_;
  reg [5:0] ghdl_gen_803_;
  reg [5:0] ghdl_gen_804_;
  wire [94:0] \8106.v_valid_in ;
  wire [14:0] \8130.count ;
  wire [94:0] \8130.v_valid_in ;
  wire [575:0] cmpcosto;
  wire [575:0] cmpcostol;
  wire [287:0] cmpdispa;
  wire [287:0] cmpdispal;
  wire [1127:0] costo;
  wire [575:0] costol;
  wire [287:0] delay_reg;
  wire [563:0] dispa;
  wire [287:0] dispal;
  input i_clk;
  wire i_clk;
  input [23:0] i_data_lh;
  wire [23:0] i_data_lh;
  input [23:0] i_data_ll;
  wire [23:0] i_data_ll;
  input [23:0] i_data_rh;
  wire [23:0] i_data_rh;
  input [23:0] i_data_rl;
  wire [23:0] i_data_rl;
  input i_dval;
  wire i_dval;
  input i_rst;
  wire i_rst;
  output [5:0] o_data_l;
  wire [5:0] o_data_l;
  output [5:0] o_data_r;
  wire [5:0] o_data_r;
  output o_dval;
  wire o_dval;
  wire [1151:0] s_hamming_h;
  wire [1151:0] s_hamming_l;
  wire [239:0] s_phamming_h;
  wire [239:0] s_phamming_l;
  wire [575:0] s_sum_w;
  wire [94:0] s_valid_in;
  wire [94:0] s_valid_inh;
  wire [47:0] s_valid_l;
  wire [47:0] s_valid_w;
  wire [1151:0] slide_window_lh;
  wire [1151:0] slide_window_ll;
  wire [2279:0] slide_window_rh;
  wire [2279:0] slide_window_rl;
  assign ghdl_gen_687_ = ~ i_rst;
  assign ghdl_gen_688_ = s_valid_w[0] ? s_sum_w[575:564] : costol[575:564];
  assign ghdl_gen_689_ = s_valid_w[0] ? 6'h00 : dispal[287:282];
  assign ghdl_gen_690_ = s_valid_w[1] ? cmpcostol[563:552] : costol[563:552];
  assign ghdl_gen_691_ = s_valid_w[1] ? cmpdispal[281:276] : dispal[281:276];
  assign ghdl_gen_692_ = s_valid_w[2] ? cmpcostol[551:540] : costol[551:540];
  assign ghdl_gen_693_ = s_valid_w[2] ? cmpdispal[275:270] : dispal[275:270];
  assign ghdl_gen_694_ = s_valid_w[3] ? cmpcostol[539:528] : costol[539:528];
  assign ghdl_gen_695_ = s_valid_w[3] ? cmpdispal[269:264] : dispal[269:264];
  assign ghdl_gen_696_ = s_valid_w[4] ? cmpcostol[527:516] : costol[527:516];
  assign ghdl_gen_697_ = s_valid_w[4] ? cmpdispal[263:258] : dispal[263:258];
  assign ghdl_gen_698_ = s_valid_w[5] ? cmpcostol[515:504] : costol[515:504];
  assign ghdl_gen_699_ = s_valid_w[5] ? cmpdispal[257:252] : dispal[257:252];
  assign ghdl_gen_700_ = s_valid_w[6] ? cmpcostol[503:492] : costol[503:492];
  assign ghdl_gen_701_ = s_valid_w[6] ? cmpdispal[251:246] : dispal[251:246];
  assign ghdl_gen_702_ = s_valid_w[7] ? cmpcostol[491:480] : costol[491:480];
  assign ghdl_gen_703_ = s_valid_w[7] ? cmpdispal[245:240] : dispal[245:240];
  assign ghdl_gen_704_ = s_valid_w[8] ? cmpcostol[479:468] : costol[479:468];
  assign ghdl_gen_705_ = s_valid_w[8] ? cmpdispal[239:234] : dispal[239:234];
  assign ghdl_gen_706_ = s_valid_w[9] ? cmpcostol[467:456] : costol[467:456];
  assign ghdl_gen_707_ = s_valid_w[9] ? cmpdispal[233:228] : dispal[233:228];
  assign ghdl_gen_708_ = s_valid_w[10] ? cmpcostol[455:444] : costol[455:444];
  assign ghdl_gen_709_ = s_valid_w[10] ? cmpdispal[227:222] : dispal[227:222];
  assign ghdl_gen_710_ = s_valid_w[11] ? cmpcostol[443:432] : costol[443:432];
  assign ghdl_gen_711_ = s_valid_w[11] ? cmpdispal[221:216] : dispal[221:216];
  assign ghdl_gen_712_ = s_valid_w[12] ? cmpcostol[431:420] : costol[431:420];
  assign ghdl_gen_713_ = s_valid_w[12] ? cmpdispal[215:210] : dispal[215:210];
  assign ghdl_gen_714_ = s_valid_w[13] ? cmpcostol[419:408] : costol[419:408];
  assign ghdl_gen_715_ = s_valid_w[13] ? cmpdispal[209:204] : dispal[209:204];
  assign ghdl_gen_716_ = s_valid_w[14] ? cmpcostol[407:396] : costol[407:396];
  assign ghdl_gen_717_ = s_valid_w[14] ? cmpdispal[203:198] : dispal[203:198];
  assign ghdl_gen_718_ = s_valid_w[15] ? cmpcostol[395:384] : costol[395:384];
  assign ghdl_gen_719_ = s_valid_w[15] ? cmpdispal[197:192] : dispal[197:192];
  assign ghdl_gen_720_ = s_valid_w[16] ? cmpcostol[383:372] : costol[383:372];
  assign ghdl_gen_721_ = s_valid_w[16] ? cmpdispal[191:186] : dispal[191:186];
  assign ghdl_gen_722_ = s_valid_w[17] ? cmpcostol[371:360] : costol[371:360];
  assign ghdl_gen_723_ = s_valid_w[17] ? cmpdispal[185:180] : dispal[185:180];
  assign ghdl_gen_724_ = s_valid_w[18] ? cmpcostol[359:348] : costol[359:348];
  assign ghdl_gen_725_ = s_valid_w[18] ? cmpdispal[179:174] : dispal[179:174];
  assign ghdl_gen_726_ = s_valid_w[19] ? cmpcostol[347:336] : costol[347:336];
  assign ghdl_gen_727_ = s_valid_w[19] ? cmpdispal[173:168] : dispal[173:168];
  assign ghdl_gen_728_ = s_valid_w[20] ? cmpcostol[335:324] : costol[335:324];
  assign ghdl_gen_729_ = s_valid_w[20] ? cmpdispal[167:162] : dispal[167:162];
  assign ghdl_gen_730_ = s_valid_w[21] ? cmpcostol[323:312] : costol[323:312];
  assign ghdl_gen_731_ = s_valid_w[21] ? cmpdispal[161:156] : dispal[161:156];
  assign ghdl_gen_732_ = s_valid_w[22] ? cmpcostol[311:300] : costol[311:300];
  assign ghdl_gen_733_ = s_valid_w[22] ? cmpdispal[155:150] : dispal[155:150];
  assign ghdl_gen_734_ = s_valid_w[23] ? cmpcostol[299:288] : costol[299:288];
  assign ghdl_gen_735_ = s_valid_w[23] ? cmpdispal[149:144] : dispal[149:144];
  assign ghdl_gen_736_ = s_valid_w[24] ? cmpcostol[287:276] : costol[287:276];
  assign ghdl_gen_737_ = s_valid_w[24] ? cmpdispal[143:138] : dispal[143:138];
  assign ghdl_gen_738_ = s_valid_w[25] ? cmpcostol[275:264] : costol[275:264];
  assign ghdl_gen_739_ = s_valid_w[25] ? cmpdispal[137:132] : dispal[137:132];
  assign ghdl_gen_740_ = s_valid_w[26] ? cmpcostol[263:252] : costol[263:252];
  assign ghdl_gen_741_ = s_valid_w[26] ? cmpdispal[131:126] : dispal[131:126];
  assign ghdl_gen_742_ = s_valid_w[27] ? cmpcostol[251:240] : costol[251:240];
  assign ghdl_gen_743_ = s_valid_w[27] ? cmpdispal[125:120] : dispal[125:120];
  assign ghdl_gen_744_ = s_valid_w[28] ? cmpcostol[239:228] : costol[239:228];
  assign ghdl_gen_745_ = s_valid_w[28] ? cmpdispal[119:114] : dispal[119:114];
  assign ghdl_gen_746_ = s_valid_w[29] ? cmpcostol[227:216] : costol[227:216];
  assign ghdl_gen_747_ = s_valid_w[29] ? cmpdispal[113:108] : dispal[113:108];
  assign ghdl_gen_748_ = s_valid_w[30] ? cmpcostol[215:204] : costol[215:204];
  assign ghdl_gen_749_ = s_valid_w[30] ? cmpdispal[107:102] : dispal[107:102];
  assign ghdl_gen_750_ = s_valid_w[31] ? cmpcostol[203:192] : costol[203:192];
  assign ghdl_gen_751_ = s_valid_w[31] ? cmpdispal[101:96] : dispal[101:96];
  assign ghdl_gen_752_ = s_valid_w[32] ? cmpcostol[191:180] : costol[191:180];
  assign ghdl_gen_753_ = s_valid_w[32] ? cmpdispal[95:90] : dispal[95:90];
  assign ghdl_gen_754_ = s_valid_w[33] ? cmpcostol[179:168] : costol[179:168];
  assign ghdl_gen_755_ = s_valid_w[33] ? cmpdispal[89:84] : dispal[89:84];
  assign ghdl_gen_756_ = s_valid_w[34] ? cmpcostol[167:156] : costol[167:156];
  assign ghdl_gen_757_ = s_valid_w[34] ? cmpdispal[83:78] : dispal[83:78];
  assign ghdl_gen_758_ = s_valid_w[35] ? cmpcostol[155:144] : costol[155:144];
  assign ghdl_gen_759_ = s_valid_w[35] ? cmpdispal[77:72] : dispal[77:72];
  assign ghdl_gen_760_ = s_valid_w[36] ? cmpcostol[143:132] : costol[143:132];
  assign ghdl_gen_761_ = s_valid_w[36] ? cmpdispal[71:66] : dispal[71:66];
  assign ghdl_gen_762_ = s_valid_w[37] ? cmpcostol[131:120] : costol[131:120];
  assign ghdl_gen_763_ = s_valid_w[37] ? cmpdispal[65:60] : dispal[65:60];
  assign ghdl_gen_764_ = s_valid_w[38] ? cmpcostol[119:108] : costol[119:108];
  assign ghdl_gen_765_ = s_valid_w[38] ? cmpdispal[59:54] : dispal[59:54];
  assign ghdl_gen_766_ = s_valid_w[39] ? cmpcostol[107:96] : costol[107:96];
  assign ghdl_gen_767_ = s_valid_w[39] ? cmpdispal[53:48] : dispal[53:48];
  assign ghdl_gen_768_ = s_valid_w[40] ? cmpcostol[95:84] : costol[95:84];
  assign ghdl_gen_769_ = s_valid_w[40] ? cmpdispal[47:42] : dispal[47:42];
  assign ghdl_gen_770_ = s_valid_w[41] ? cmpcostol[83:72] : costol[83:72];
  assign ghdl_gen_771_ = s_valid_w[41] ? cmpdispal[41:36] : dispal[41:36];
  assign ghdl_gen_772_ = s_valid_w[42] ? cmpcostol[71:60] : costol[71:60];
  assign ghdl_gen_773_ = s_valid_w[42] ? cmpdispal[35:30] : dispal[35:30];
  assign ghdl_gen_774_ = s_valid_w[43] ? cmpcostol[59:48] : costol[59:48];
  assign ghdl_gen_775_ = s_valid_w[43] ? cmpdispal[29:24] : dispal[29:24];
  assign ghdl_gen_776_ = s_valid_w[44] ? cmpcostol[47:36] : costol[47:36];
  assign ghdl_gen_777_ = s_valid_w[44] ? cmpdispal[23:18] : dispal[23:18];
  assign ghdl_gen_778_ = s_valid_w[45] ? cmpcostol[35:24] : costol[35:24];
  assign ghdl_gen_779_ = s_valid_w[45] ? cmpdispal[17:12] : dispal[17:12];
  assign ghdl_gen_780_ = s_valid_w[46] ? cmpcostol[23:12] : costol[23:12];
  assign ghdl_gen_781_ = s_valid_w[46] ? cmpdispal[11:6] : dispal[11:6];
  assign ghdl_gen_782_ = ghdl_gen_687_ ? 12'h000 : costol[11:0];
  assign ghdl_gen_783_ = ghdl_gen_687_ ? 6'h00 : dispal[5:0];
  assign ghdl_gen_784_ = ~ i_rst;
  assign ghdl_gen_785_ = ~ i_rst;
  always @(posedge i_clk, posedge ghdl_gen_004_)
    if (ghdl_gen_004_) ghdl_gen_786_ <= 95'h000000000000000000000000;
    else ghdl_gen_786_ <= ghdl_gen_005_;
  always @(posedge i_clk, posedge ghdl_gen_008_)
    if (ghdl_gen_008_) ghdl_gen_787_ <= 95'h000000000000000000000000;
    else ghdl_gen_787_ <= ghdl_gen_012_;
  assign ghdl_gen_788_ = i_dval ? { i_data_ll, slide_window_ll[1151:24] } : slide_window_ll;
  always @(posedge i_clk, posedge ghdl_gen_000_)
    if (ghdl_gen_000_) ghdl_gen_789_ <= 1152'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    else ghdl_gen_789_ <= ghdl_gen_788_;
  assign ghdl_gen_790_ = i_dval ? { i_data_lh, slide_window_lh[1151:24] } : slide_window_lh;
  always @(posedge i_clk, posedge ghdl_gen_001_)
    if (ghdl_gen_001_) ghdl_gen_791_ <= 1152'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    else ghdl_gen_791_ <= ghdl_gen_790_;
  assign ghdl_gen_792_ = i_dval ? { i_data_rl, slide_window_rl[2279:24] } : slide_window_rl;
  always @(posedge i_clk, posedge ghdl_gen_002_)
    if (ghdl_gen_002_) ghdl_gen_793_ <= 2280'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    else ghdl_gen_793_ <= ghdl_gen_792_;
  assign ghdl_gen_794_ = i_dval ? { i_data_rh, slide_window_rh[2279:24] } : slide_window_rh;
  always @(posedge i_clk, posedge ghdl_gen_003_)
    if (ghdl_gen_003_) ghdl_gen_795_ <= 2280'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    else ghdl_gen_795_ <= ghdl_gen_794_;
  always @(posedge i_clk, posedge ghdl_gen_498_)
    if (ghdl_gen_498_) ghdl_gen_796_ <= 1128'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    else ghdl_gen_796_ <= { ghdl_gen_499_, ghdl_gen_501_, ghdl_gen_503_, ghdl_gen_505_, ghdl_gen_507_, ghdl_gen_509_, ghdl_gen_511_, ghdl_gen_513_, ghdl_gen_515_, ghdl_gen_517_, ghdl_gen_519_, ghdl_gen_521_, ghdl_gen_523_, ghdl_gen_525_, ghdl_gen_527_, ghdl_gen_529_, ghdl_gen_531_, ghdl_gen_533_, ghdl_gen_535_, ghdl_gen_537_, ghdl_gen_539_, ghdl_gen_541_, ghdl_gen_543_, ghdl_gen_545_, ghdl_gen_547_, ghdl_gen_549_, ghdl_gen_551_, ghdl_gen_553_, ghdl_gen_555_, ghdl_gen_557_, ghdl_gen_559_, ghdl_gen_561_, ghdl_gen_563_, ghdl_gen_565_, ghdl_gen_567_, ghdl_gen_569_, ghdl_gen_571_, ghdl_gen_573_, ghdl_gen_575_, ghdl_gen_577_, ghdl_gen_579_, ghdl_gen_581_, ghdl_gen_583_, ghdl_gen_585_, ghdl_gen_587_, ghdl_gen_589_, ghdl_gen_591_ };
  always @(posedge i_clk, posedge ghdl_gen_498_)
    if (ghdl_gen_498_) ghdl_gen_797_ <= 564'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    else ghdl_gen_797_ <= { ghdl_gen_500_, ghdl_gen_502_, ghdl_gen_504_, ghdl_gen_506_, ghdl_gen_508_, ghdl_gen_510_, ghdl_gen_512_, ghdl_gen_514_, ghdl_gen_516_, ghdl_gen_518_, ghdl_gen_520_, ghdl_gen_522_, ghdl_gen_524_, ghdl_gen_526_, ghdl_gen_528_, ghdl_gen_530_, ghdl_gen_532_, ghdl_gen_534_, ghdl_gen_536_, ghdl_gen_538_, ghdl_gen_540_, ghdl_gen_542_, ghdl_gen_544_, ghdl_gen_546_, ghdl_gen_548_, ghdl_gen_550_, ghdl_gen_552_, ghdl_gen_554_, ghdl_gen_556_, ghdl_gen_558_, ghdl_gen_560_, ghdl_gen_562_, ghdl_gen_564_, ghdl_gen_566_, ghdl_gen_568_, ghdl_gen_570_, ghdl_gen_572_, ghdl_gen_574_, ghdl_gen_576_, ghdl_gen_578_, ghdl_gen_580_, ghdl_gen_582_, ghdl_gen_584_, ghdl_gen_586_, ghdl_gen_588_, ghdl_gen_590_, ghdl_gen_592_ };
  always @(posedge i_clk, posedge ghdl_gen_687_)
    if (ghdl_gen_687_) ghdl_gen_798_ <= 564'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    else ghdl_gen_798_ <= { ghdl_gen_688_, ghdl_gen_690_, ghdl_gen_692_, ghdl_gen_694_, ghdl_gen_696_, ghdl_gen_698_, ghdl_gen_700_, ghdl_gen_702_, ghdl_gen_704_, ghdl_gen_706_, ghdl_gen_708_, ghdl_gen_710_, ghdl_gen_712_, ghdl_gen_714_, ghdl_gen_716_, ghdl_gen_718_, ghdl_gen_720_, ghdl_gen_722_, ghdl_gen_724_, ghdl_gen_726_, ghdl_gen_728_, ghdl_gen_730_, ghdl_gen_732_, ghdl_gen_734_, ghdl_gen_736_, ghdl_gen_738_, ghdl_gen_740_, ghdl_gen_742_, ghdl_gen_744_, ghdl_gen_746_, ghdl_gen_748_, ghdl_gen_750_, ghdl_gen_752_, ghdl_gen_754_, ghdl_gen_756_, ghdl_gen_758_, ghdl_gen_760_, ghdl_gen_762_, ghdl_gen_764_, ghdl_gen_766_, ghdl_gen_768_, ghdl_gen_770_, ghdl_gen_772_, ghdl_gen_774_, ghdl_gen_776_, ghdl_gen_778_, ghdl_gen_780_ };
  always @(posedge i_clk, posedge ghdl_gen_687_)
    if (ghdl_gen_687_) ghdl_gen_799_ <= 282'h00000000000000000000000000000000000000000000000000000000000000000000000;
    else ghdl_gen_799_ <= { ghdl_gen_689_, ghdl_gen_691_, ghdl_gen_693_, ghdl_gen_695_, ghdl_gen_697_, ghdl_gen_699_, ghdl_gen_701_, ghdl_gen_703_, ghdl_gen_705_, ghdl_gen_707_, ghdl_gen_709_, ghdl_gen_711_, ghdl_gen_713_, ghdl_gen_715_, ghdl_gen_717_, ghdl_gen_719_, ghdl_gen_721_, ghdl_gen_723_, ghdl_gen_725_, ghdl_gen_727_, ghdl_gen_729_, ghdl_gen_731_, ghdl_gen_733_, ghdl_gen_735_, ghdl_gen_737_, ghdl_gen_739_, ghdl_gen_741_, ghdl_gen_743_, ghdl_gen_745_, ghdl_gen_747_, ghdl_gen_749_, ghdl_gen_751_, ghdl_gen_753_, ghdl_gen_755_, ghdl_gen_757_, ghdl_gen_759_, ghdl_gen_761_, ghdl_gen_763_, ghdl_gen_765_, ghdl_gen_767_, ghdl_gen_769_, ghdl_gen_771_, ghdl_gen_773_, ghdl_gen_775_, ghdl_gen_777_, ghdl_gen_779_, ghdl_gen_781_ };
  assign ghdl_gen_800_ = s_valid_w[47] ? { cmpdispal[5:0], delay_reg[287:6] } : delay_reg;
  always @(posedge i_clk, posedge ghdl_gen_785_)
    if (ghdl_gen_785_) ghdl_gen_801_ <= 288'h000000000000000000000000000000000000000000000000000000000000000000000000;
    else ghdl_gen_801_ <= ghdl_gen_800_;
  always @(posedge i_clk, posedge ghdl_gen_784_)
    if (ghdl_gen_784_) ghdl_gen_802_ <= 1'h0;
    else ghdl_gen_802_ <= s_valid_w[47];
  always @(posedge i_clk, posedge ghdl_gen_784_)
    if (ghdl_gen_784_) ghdl_gen_803_ <= 6'h00;
    else ghdl_gen_803_ <= delay_reg[5:0];
  always @(posedge i_clk, posedge ghdl_gen_784_)
    if (ghdl_gen_784_) ghdl_gen_804_ <= 6'h00;
    else ghdl_gen_804_ <= cmpdispa[5:0];
  assign ghdl_gen_000_ = ~ i_rst;
  assign ghdl_gen_001_ = ~ i_rst;
  assign ghdl_gen_002_ = ~ i_rst;
  assign ghdl_gen_003_ = ~ i_rst;
  assign ghdl_gen_004_ = ~ i_rst;
  assign ghdl_gen_005_ = i_dval ? { \8106.v_valid_in [94:1], 1'h1 } : 95'h000000000000000000000000;
  assign ghdl_gen_006_ = i_dval ? { \8106.v_valid_in [93:1], 2'h3 } : \8106.v_valid_in ;
  always @(posedge i_clk, posedge ghdl_gen_004_)
    if (ghdl_gen_004_) ghdl_gen_007_ <= 95'h000000000000000000000000;
    else ghdl_gen_007_ <= ghdl_gen_006_;
  assign ghdl_gen_008_ = ~ i_rst;
  assign ghdl_gen_009_ = $signed({ 17'h00000, \8130.count  }) < $signed(32'd4992);
  assign ghdl_gen_010_ = { 17'h00000, \8130.count  } + 32'd1;
  assign ghdl_gen_011_ = ghdl_gen_009_ ? 1'h0 : 1'h1;
  assign ghdl_gen_012_ = i_dval ? { \8130.v_valid_in [94:1], ghdl_gen_011_ } : 95'h000000000000000000000000;
  assign ghdl_gen_013_ = i_dval & ghdl_gen_009_;
  assign ghdl_gen_014_ = i_dval ? { \8130.v_valid_in [93:1], ghdl_gen_011_, ghdl_gen_011_ } : \8130.v_valid_in ;
  always @(posedge i_clk, posedge ghdl_gen_008_)
    if (ghdl_gen_008_) ghdl_gen_015_ <= 95'h000000000000000000000000;
    else ghdl_gen_015_ <= ghdl_gen_014_;
  assign ghdl_gen_016_ = ~ ghdl_gen_008_;
  assign ghdl_gen_017_ = ghdl_gen_013_ & ghdl_gen_016_;
  assign ghdl_gen_018_ = ghdl_gen_017_ ? ghdl_gen_010_[14:0] : \8130.count ;
  always @(posedge i_clk)
    ghdl_gen_019_ <= ghdl_gen_018_;
  assign ghdl_gen_020_ = slide_window_ll[1151:1128] ^ slide_window_rl[2279:2256];
  assign ghdl_gen_021_ = slide_window_lh[1151:1128] ^ slide_window_rh[2279:2256];
  assign ghdl_gen_022_ = slide_window_ll[1127:1104] ^ slide_window_rl[2231:2208];
  assign ghdl_gen_023_ = slide_window_lh[1127:1104] ^ slide_window_rh[2231:2208];
  assign ghdl_gen_024_ = slide_window_ll[1103:1080] ^ slide_window_rl[2183:2160];
  assign ghdl_gen_025_ = slide_window_lh[1103:1080] ^ slide_window_rh[2183:2160];
  assign ghdl_gen_026_ = slide_window_ll[1079:1056] ^ slide_window_rl[2135:2112];
  assign ghdl_gen_027_ = slide_window_lh[1079:1056] ^ slide_window_rh[2135:2112];
  assign ghdl_gen_028_ = slide_window_ll[1055:1032] ^ slide_window_rl[2087:2064];
  assign ghdl_gen_029_ = slide_window_lh[1055:1032] ^ slide_window_rh[2087:2064];
  assign ghdl_gen_030_ = slide_window_ll[1031:1008] ^ slide_window_rl[2039:2016];
  assign ghdl_gen_031_ = slide_window_lh[1031:1008] ^ slide_window_rh[2039:2016];
  assign ghdl_gen_032_ = slide_window_ll[1007:984] ^ slide_window_rl[1991:1968];
  assign ghdl_gen_033_ = slide_window_lh[1007:984] ^ slide_window_rh[1991:1968];
  assign ghdl_gen_034_ = slide_window_ll[983:960] ^ slide_window_rl[1943:1920];
  assign ghdl_gen_035_ = slide_window_lh[983:960] ^ slide_window_rh[1943:1920];
  assign ghdl_gen_036_ = slide_window_ll[959:936] ^ slide_window_rl[1895:1872];
  assign ghdl_gen_037_ = slide_window_lh[959:936] ^ slide_window_rh[1895:1872];
  assign ghdl_gen_038_ = slide_window_ll[935:912] ^ slide_window_rl[1847:1824];
  assign ghdl_gen_039_ = slide_window_lh[935:912] ^ slide_window_rh[1847:1824];
  assign ghdl_gen_040_ = slide_window_ll[911:888] ^ slide_window_rl[1799:1776];
  assign ghdl_gen_041_ = slide_window_lh[911:888] ^ slide_window_rh[1799:1776];
  assign ghdl_gen_042_ = slide_window_ll[887:864] ^ slide_window_rl[1751:1728];
  assign ghdl_gen_043_ = slide_window_lh[887:864] ^ slide_window_rh[1751:1728];
  assign ghdl_gen_044_ = slide_window_ll[863:840] ^ slide_window_rl[1703:1680];
  assign ghdl_gen_045_ = slide_window_lh[863:840] ^ slide_window_rh[1703:1680];
  assign ghdl_gen_046_ = slide_window_ll[839:816] ^ slide_window_rl[1655:1632];
  assign ghdl_gen_047_ = slide_window_lh[839:816] ^ slide_window_rh[1655:1632];
  assign ghdl_gen_048_ = slide_window_ll[815:792] ^ slide_window_rl[1607:1584];
  assign ghdl_gen_049_ = slide_window_lh[815:792] ^ slide_window_rh[1607:1584];
  assign ghdl_gen_050_ = slide_window_ll[791:768] ^ slide_window_rl[1559:1536];
  assign ghdl_gen_051_ = slide_window_lh[791:768] ^ slide_window_rh[1559:1536];
  assign ghdl_gen_052_ = slide_window_ll[767:744] ^ slide_window_rl[1511:1488];
  assign ghdl_gen_053_ = slide_window_lh[767:744] ^ slide_window_rh[1511:1488];
  assign ghdl_gen_054_ = slide_window_ll[743:720] ^ slide_window_rl[1463:1440];
  assign ghdl_gen_055_ = slide_window_lh[743:720] ^ slide_window_rh[1463:1440];
  assign ghdl_gen_056_ = slide_window_ll[719:696] ^ slide_window_rl[1415:1392];
  assign ghdl_gen_057_ = slide_window_lh[719:696] ^ slide_window_rh[1415:1392];
  assign ghdl_gen_058_ = slide_window_ll[695:672] ^ slide_window_rl[1367:1344];
  assign ghdl_gen_059_ = slide_window_lh[695:672] ^ slide_window_rh[1367:1344];
  assign ghdl_gen_060_ = slide_window_ll[671:648] ^ slide_window_rl[1319:1296];
  assign ghdl_gen_061_ = slide_window_lh[671:648] ^ slide_window_rh[1319:1296];
  assign ghdl_gen_062_ = slide_window_ll[647:624] ^ slide_window_rl[1271:1248];
  assign ghdl_gen_063_ = slide_window_lh[647:624] ^ slide_window_rh[1271:1248];
  assign ghdl_gen_064_ = slide_window_ll[623:600] ^ slide_window_rl[1223:1200];
  assign ghdl_gen_065_ = slide_window_lh[623:600] ^ slide_window_rh[1223:1200];
  assign ghdl_gen_066_ = slide_window_ll[599:576] ^ slide_window_rl[1175:1152];
  assign ghdl_gen_067_ = slide_window_lh[599:576] ^ slide_window_rh[1175:1152];
  assign ghdl_gen_068_ = slide_window_ll[575:552] ^ slide_window_rl[1127:1104];
  assign ghdl_gen_069_ = slide_window_lh[575:552] ^ slide_window_rh[1127:1104];
  assign ghdl_gen_070_ = slide_window_ll[551:528] ^ slide_window_rl[1079:1056];
  assign ghdl_gen_071_ = slide_window_lh[551:528] ^ slide_window_rh[1079:1056];
  assign ghdl_gen_072_ = slide_window_ll[527:504] ^ slide_window_rl[1031:1008];
  assign ghdl_gen_073_ = slide_window_lh[527:504] ^ slide_window_rh[1031:1008];
  assign ghdl_gen_074_ = slide_window_ll[503:480] ^ slide_window_rl[983:960];
  assign ghdl_gen_075_ = slide_window_lh[503:480] ^ slide_window_rh[983:960];
  assign ghdl_gen_076_ = slide_window_ll[479:456] ^ slide_window_rl[935:912];
  assign ghdl_gen_077_ = slide_window_lh[479:456] ^ slide_window_rh[935:912];
  assign ghdl_gen_078_ = slide_window_ll[455:432] ^ slide_window_rl[887:864];
  assign ghdl_gen_079_ = slide_window_lh[455:432] ^ slide_window_rh[887:864];
  assign ghdl_gen_080_ = slide_window_ll[431:408] ^ slide_window_rl[839:816];
  assign ghdl_gen_081_ = slide_window_lh[431:408] ^ slide_window_rh[839:816];
  assign ghdl_gen_082_ = slide_window_ll[407:384] ^ slide_window_rl[791:768];
  assign ghdl_gen_083_ = slide_window_lh[407:384] ^ slide_window_rh[791:768];
  assign ghdl_gen_084_ = slide_window_ll[383:360] ^ slide_window_rl[743:720];
  assign ghdl_gen_085_ = slide_window_lh[383:360] ^ slide_window_rh[743:720];
  assign ghdl_gen_086_ = slide_window_ll[359:336] ^ slide_window_rl[695:672];
  assign ghdl_gen_087_ = slide_window_lh[359:336] ^ slide_window_rh[695:672];
  assign ghdl_gen_088_ = slide_window_ll[335:312] ^ slide_window_rl[647:624];
  assign ghdl_gen_089_ = slide_window_lh[335:312] ^ slide_window_rh[647:624];
  assign ghdl_gen_090_ = slide_window_ll[311:288] ^ slide_window_rl[599:576];
  assign ghdl_gen_091_ = slide_window_lh[311:288] ^ slide_window_rh[599:576];
  assign ghdl_gen_092_ = slide_window_ll[287:264] ^ slide_window_rl[551:528];
  assign ghdl_gen_093_ = slide_window_lh[287:264] ^ slide_window_rh[551:528];
  assign ghdl_gen_094_ = slide_window_ll[263:240] ^ slide_window_rl[503:480];
  assign ghdl_gen_095_ = slide_window_lh[263:240] ^ slide_window_rh[503:480];
  assign ghdl_gen_096_ = slide_window_ll[239:216] ^ slide_window_rl[455:432];
  assign ghdl_gen_097_ = slide_window_lh[239:216] ^ slide_window_rh[455:432];
  assign ghdl_gen_098_ = slide_window_ll[215:192] ^ slide_window_rl[407:384];
  assign ghdl_gen_099_ = slide_window_lh[215:192] ^ slide_window_rh[407:384];
  assign ghdl_gen_100_ = slide_window_ll[191:168] ^ slide_window_rl[359:336];
  assign ghdl_gen_101_ = slide_window_lh[191:168] ^ slide_window_rh[359:336];
  assign ghdl_gen_102_ = slide_window_ll[167:144] ^ slide_window_rl[311:288];
  assign ghdl_gen_103_ = slide_window_lh[167:144] ^ slide_window_rh[311:288];
  assign ghdl_gen_104_ = slide_window_ll[143:120] ^ slide_window_rl[263:240];
  assign ghdl_gen_105_ = slide_window_lh[143:120] ^ slide_window_rh[263:240];
  assign ghdl_gen_106_ = slide_window_ll[119:96] ^ slide_window_rl[215:192];
  assign ghdl_gen_107_ = slide_window_lh[119:96] ^ slide_window_rh[215:192];
  assign ghdl_gen_108_ = slide_window_ll[95:72] ^ slide_window_rl[167:144];
  assign ghdl_gen_109_ = slide_window_lh[95:72] ^ slide_window_rh[167:144];
  assign ghdl_gen_110_ = slide_window_ll[71:48] ^ slide_window_rl[119:96];
  assign ghdl_gen_111_ = slide_window_lh[71:48] ^ slide_window_rh[119:96];
  assign ghdl_gen_112_ = slide_window_ll[47:24] ^ slide_window_rl[71:48];
  assign ghdl_gen_113_ = slide_window_lh[47:24] ^ slide_window_rh[71:48];
  assign ghdl_gen_114_ = slide_window_ll[23:0] ^ slide_window_rl[23:0];
  assign ghdl_gen_115_ = slide_window_lh[23:0] ^ slide_window_rh[23:0];
  assign ghdl_gen_498_ = ~ i_rst;
  assign ghdl_gen_499_ = s_valid_w[0] ? { s_sum_w[575:564], costo[1127:1116] } : costo[1127:1104];
  assign ghdl_gen_500_ = s_valid_w[0] ? { 6'h00, dispa[563:558] } : dispa[563:552];
  assign ghdl_gen_501_ = s_valid_w[1] ? { cmpcosto[563:552], costo[1103:1092] } : costo[1103:1080];
  assign ghdl_gen_502_ = s_valid_w[1] ? { cmpdispa[281:276], dispa[551:546] } : dispa[551:540];
  assign ghdl_gen_503_ = s_valid_w[2] ? { cmpcosto[551:540], costo[1079:1068] } : costo[1079:1056];
  assign ghdl_gen_504_ = s_valid_w[2] ? { cmpdispa[275:270], dispa[539:534] } : dispa[539:528];
  assign ghdl_gen_505_ = s_valid_w[3] ? { cmpcosto[539:528], costo[1055:1044] } : costo[1055:1032];
  assign ghdl_gen_506_ = s_valid_w[3] ? { cmpdispa[269:264], dispa[527:522] } : dispa[527:516];
  assign ghdl_gen_507_ = s_valid_w[4] ? { cmpcosto[527:516], costo[1031:1020] } : costo[1031:1008];
  assign ghdl_gen_508_ = s_valid_w[4] ? { cmpdispa[263:258], dispa[515:510] } : dispa[515:504];
  assign ghdl_gen_509_ = s_valid_w[5] ? { cmpcosto[515:504], costo[1007:996] } : costo[1007:984];
  assign ghdl_gen_510_ = s_valid_w[5] ? { cmpdispa[257:252], dispa[503:498] } : dispa[503:492];
  assign ghdl_gen_511_ = s_valid_w[6] ? { cmpcosto[503:492], costo[983:972] } : costo[983:960];
  assign ghdl_gen_512_ = s_valid_w[6] ? { cmpdispa[251:246], dispa[491:486] } : dispa[491:480];
  assign ghdl_gen_513_ = s_valid_w[7] ? { cmpcosto[491:480], costo[959:948] } : costo[959:936];
  assign ghdl_gen_514_ = s_valid_w[7] ? { cmpdispa[245:240], dispa[479:474] } : dispa[479:468];
  assign ghdl_gen_515_ = s_valid_w[8] ? { cmpcosto[479:468], costo[935:924] } : costo[935:912];
  assign ghdl_gen_516_ = s_valid_w[8] ? { cmpdispa[239:234], dispa[467:462] } : dispa[467:456];
  assign ghdl_gen_517_ = s_valid_w[9] ? { cmpcosto[467:456], costo[911:900] } : costo[911:888];
  assign ghdl_gen_518_ = s_valid_w[9] ? { cmpdispa[233:228], dispa[455:450] } : dispa[455:444];
  assign ghdl_gen_519_ = s_valid_w[10] ? { cmpcosto[455:444], costo[887:876] } : costo[887:864];
  assign ghdl_gen_520_ = s_valid_w[10] ? { cmpdispa[227:222], dispa[443:438] } : dispa[443:432];
  assign ghdl_gen_521_ = s_valid_w[11] ? { cmpcosto[443:432], costo[863:852] } : costo[863:840];
  assign ghdl_gen_522_ = s_valid_w[11] ? { cmpdispa[221:216], dispa[431:426] } : dispa[431:420];
  assign ghdl_gen_523_ = s_valid_w[12] ? { cmpcosto[431:420], costo[839:828] } : costo[839:816];
  assign ghdl_gen_524_ = s_valid_w[12] ? { cmpdispa[215:210], dispa[419:414] } : dispa[419:408];
  assign ghdl_gen_525_ = s_valid_w[13] ? { cmpcosto[419:408], costo[815:804] } : costo[815:792];
  assign ghdl_gen_526_ = s_valid_w[13] ? { cmpdispa[209:204], dispa[407:402] } : dispa[407:396];
  assign ghdl_gen_527_ = s_valid_w[14] ? { cmpcosto[407:396], costo[791:780] } : costo[791:768];
  assign ghdl_gen_528_ = s_valid_w[14] ? { cmpdispa[203:198], dispa[395:390] } : dispa[395:384];
  assign ghdl_gen_529_ = s_valid_w[15] ? { cmpcosto[395:384], costo[767:756] } : costo[767:744];
  assign ghdl_gen_530_ = s_valid_w[15] ? { cmpdispa[197:192], dispa[383:378] } : dispa[383:372];
  assign ghdl_gen_531_ = s_valid_w[16] ? { cmpcosto[383:372], costo[743:732] } : costo[743:720];
  assign ghdl_gen_532_ = s_valid_w[16] ? { cmpdispa[191:186], dispa[371:366] } : dispa[371:360];
  assign ghdl_gen_533_ = s_valid_w[17] ? { cmpcosto[371:360], costo[719:708] } : costo[719:696];
  assign ghdl_gen_534_ = s_valid_w[17] ? { cmpdispa[185:180], dispa[359:354] } : dispa[359:348];
  assign ghdl_gen_535_ = s_valid_w[18] ? { cmpcosto[359:348], costo[695:684] } : costo[695:672];
  assign ghdl_gen_536_ = s_valid_w[18] ? { cmpdispa[179:174], dispa[347:342] } : dispa[347:336];
  assign ghdl_gen_537_ = s_valid_w[19] ? { cmpcosto[347:336], costo[671:660] } : costo[671:648];
  assign ghdl_gen_538_ = s_valid_w[19] ? { cmpdispa[173:168], dispa[335:330] } : dispa[335:324];
  assign ghdl_gen_539_ = s_valid_w[20] ? { cmpcosto[335:324], costo[647:636] } : costo[647:624];
  assign ghdl_gen_540_ = s_valid_w[20] ? { cmpdispa[167:162], dispa[323:318] } : dispa[323:312];
  assign ghdl_gen_541_ = s_valid_w[21] ? { cmpcosto[323:312], costo[623:612] } : costo[623:600];
  assign ghdl_gen_542_ = s_valid_w[21] ? { cmpdispa[161:156], dispa[311:306] } : dispa[311:300];
  assign ghdl_gen_543_ = s_valid_w[22] ? { cmpcosto[311:300], costo[599:588] } : costo[599:576];
  assign ghdl_gen_544_ = s_valid_w[22] ? { cmpdispa[155:150], dispa[299:294] } : dispa[299:288];
  assign ghdl_gen_545_ = s_valid_w[23] ? { cmpcosto[299:288], costo[575:564] } : costo[575:552];
  assign ghdl_gen_546_ = s_valid_w[23] ? { cmpdispa[149:144], dispa[287:282] } : dispa[287:276];
  assign ghdl_gen_547_ = s_valid_w[24] ? { cmpcosto[287:276], costo[551:540] } : costo[551:528];
  assign ghdl_gen_548_ = s_valid_w[24] ? { cmpdispa[143:138], dispa[275:270] } : dispa[275:264];
  assign ghdl_gen_549_ = s_valid_w[25] ? { cmpcosto[275:264], costo[527:516] } : costo[527:504];
  assign ghdl_gen_550_ = s_valid_w[25] ? { cmpdispa[137:132], dispa[263:258] } : dispa[263:252];
  assign ghdl_gen_551_ = s_valid_w[26] ? { cmpcosto[263:252], costo[503:492] } : costo[503:480];
  assign ghdl_gen_552_ = s_valid_w[26] ? { cmpdispa[131:126], dispa[251:246] } : dispa[251:240];
  assign ghdl_gen_553_ = s_valid_w[27] ? { cmpcosto[251:240], costo[479:468] } : costo[479:456];
  assign ghdl_gen_554_ = s_valid_w[27] ? { cmpdispa[125:120], dispa[239:234] } : dispa[239:228];
  assign ghdl_gen_555_ = s_valid_w[28] ? { cmpcosto[239:228], costo[455:444] } : costo[455:432];
  assign ghdl_gen_556_ = s_valid_w[28] ? { cmpdispa[119:114], dispa[227:222] } : dispa[227:216];
  assign ghdl_gen_557_ = s_valid_w[29] ? { cmpcosto[227:216], costo[431:420] } : costo[431:408];
  assign ghdl_gen_558_ = s_valid_w[29] ? { cmpdispa[113:108], dispa[215:210] } : dispa[215:204];
  assign ghdl_gen_559_ = s_valid_w[30] ? { cmpcosto[215:204], costo[407:396] } : costo[407:384];
  assign ghdl_gen_560_ = s_valid_w[30] ? { cmpdispa[107:102], dispa[203:198] } : dispa[203:192];
  assign ghdl_gen_561_ = s_valid_w[31] ? { cmpcosto[203:192], costo[383:372] } : costo[383:360];
  assign ghdl_gen_562_ = s_valid_w[31] ? { cmpdispa[101:96], dispa[191:186] } : dispa[191:180];
  assign ghdl_gen_563_ = s_valid_w[32] ? { cmpcosto[191:180], costo[359:348] } : costo[359:336];
  assign ghdl_gen_564_ = s_valid_w[32] ? { cmpdispa[95:90], dispa[179:174] } : dispa[179:168];
  assign ghdl_gen_565_ = s_valid_w[33] ? { cmpcosto[179:168], costo[335:324] } : costo[335:312];
  assign ghdl_gen_566_ = s_valid_w[33] ? { cmpdispa[89:84], dispa[167:162] } : dispa[167:156];
  assign ghdl_gen_567_ = s_valid_w[34] ? { cmpcosto[167:156], costo[311:300] } : costo[311:288];
  assign ghdl_gen_568_ = s_valid_w[34] ? { cmpdispa[83:78], dispa[155:150] } : dispa[155:144];
  assign ghdl_gen_569_ = s_valid_w[35] ? { cmpcosto[155:144], costo[287:276] } : costo[287:264];
  assign ghdl_gen_570_ = s_valid_w[35] ? { cmpdispa[77:72], dispa[143:138] } : dispa[143:132];
  assign ghdl_gen_571_ = s_valid_w[36] ? { cmpcosto[143:132], costo[263:252] } : costo[263:240];
  assign ghdl_gen_572_ = s_valid_w[36] ? { cmpdispa[71:66], dispa[131:126] } : dispa[131:120];
  assign ghdl_gen_573_ = s_valid_w[37] ? { cmpcosto[131:120], costo[239:228] } : costo[239:216];
  assign ghdl_gen_574_ = s_valid_w[37] ? { cmpdispa[65:60], dispa[119:114] } : dispa[119:108];
  assign ghdl_gen_575_ = s_valid_w[38] ? { cmpcosto[119:108], costo[215:204] } : costo[215:192];
  assign ghdl_gen_576_ = s_valid_w[38] ? { cmpdispa[59:54], dispa[107:102] } : dispa[107:96];
  assign ghdl_gen_577_ = s_valid_w[39] ? { cmpcosto[107:96], costo[191:180] } : costo[191:168];
  assign ghdl_gen_578_ = s_valid_w[39] ? { cmpdispa[53:48], dispa[95:90] } : dispa[95:84];
  assign ghdl_gen_579_ = s_valid_w[40] ? { cmpcosto[95:84], costo[167:156] } : costo[167:144];
  assign ghdl_gen_580_ = s_valid_w[40] ? { cmpdispa[47:42], dispa[83:78] } : dispa[83:72];
  assign ghdl_gen_581_ = s_valid_w[41] ? { cmpcosto[83:72], costo[143:132] } : costo[143:120];
  assign ghdl_gen_582_ = s_valid_w[41] ? { cmpdispa[41:36], dispa[71:66] } : dispa[71:60];
  assign ghdl_gen_583_ = s_valid_w[42] ? { cmpcosto[71:60], costo[119:108] } : costo[119:96];
  assign ghdl_gen_584_ = s_valid_w[42] ? { cmpdispa[35:30], dispa[59:54] } : dispa[59:48];
  assign ghdl_gen_585_ = s_valid_w[43] ? { cmpcosto[59:48], costo[95:84] } : costo[95:72];
  assign ghdl_gen_586_ = s_valid_w[43] ? { cmpdispa[29:24], dispa[47:42] } : dispa[47:36];
  assign ghdl_gen_587_ = s_valid_w[44] ? { cmpcosto[47:36], costo[71:60] } : costo[71:48];
  assign ghdl_gen_588_ = s_valid_w[44] ? { cmpdispa[23:18], dispa[35:30] } : dispa[35:24];
  assign ghdl_gen_589_ = s_valid_w[45] ? { cmpcosto[35:24], costo[47:36] } : costo[47:24];
  assign ghdl_gen_590_ = s_valid_w[45] ? { cmpdispa[17:12], dispa[23:18] } : dispa[23:12];
  assign ghdl_gen_591_ = s_valid_w[46] ? { cmpcosto[23:12], costo[23:12] } : costo[23:0];
  assign ghdl_gen_592_ = s_valid_w[46] ? { cmpdispa[11:6], dispa[11:6] } : dispa[11:0];
  disp_cmp_13_48_7 \cmp:1.comparador  (
    .i_data_c1(costo[1115:1104]),
    .i_data_c2(s_sum_w[563:552]),
    .i_data_d1(dispa[557:552]),
    .i_data_d2(6'h01),
    .o_data_c(ghdl_gen_404_),
    .o_data_d(ghdl_gen_405_)
  );
  disp_cmp_13_48_7 \cmp:10.comparador  (
    .i_data_c1(costo[899:888]),
    .i_data_c2(s_sum_w[455:444]),
    .i_data_d1(dispa[449:444]),
    .i_data_d2(6'h0a),
    .o_data_c(ghdl_gen_422_),
    .o_data_d(ghdl_gen_423_)
  );
  disp_cmp_13_48_7 \cmp:11.comparador  (
    .i_data_c1(costo[875:864]),
    .i_data_c2(s_sum_w[443:432]),
    .i_data_d1(dispa[437:432]),
    .i_data_d2(6'h0b),
    .o_data_c(ghdl_gen_424_),
    .o_data_d(ghdl_gen_425_)
  );
  disp_cmp_13_48_7 \cmp:12.comparador  (
    .i_data_c1(costo[851:840]),
    .i_data_c2(s_sum_w[431:420]),
    .i_data_d1(dispa[425:420]),
    .i_data_d2(6'h0c),
    .o_data_c(ghdl_gen_426_),
    .o_data_d(ghdl_gen_427_)
  );
  disp_cmp_13_48_7 \cmp:13.comparador  (
    .i_data_c1(costo[827:816]),
    .i_data_c2(s_sum_w[419:408]),
    .i_data_d1(dispa[413:408]),
    .i_data_d2(6'h0d),
    .o_data_c(ghdl_gen_428_),
    .o_data_d(ghdl_gen_429_)
  );
  disp_cmp_13_48_7 \cmp:14.comparador  (
    .i_data_c1(costo[803:792]),
    .i_data_c2(s_sum_w[407:396]),
    .i_data_d1(dispa[401:396]),
    .i_data_d2(6'h0e),
    .o_data_c(ghdl_gen_430_),
    .o_data_d(ghdl_gen_431_)
  );
  disp_cmp_13_48_7 \cmp:15.comparador  (
    .i_data_c1(costo[779:768]),
    .i_data_c2(s_sum_w[395:384]),
    .i_data_d1(dispa[389:384]),
    .i_data_d2(6'h0f),
    .o_data_c(ghdl_gen_432_),
    .o_data_d(ghdl_gen_433_)
  );
  disp_cmp_13_48_7 \cmp:16.comparador  (
    .i_data_c1(costo[755:744]),
    .i_data_c2(s_sum_w[383:372]),
    .i_data_d1(dispa[377:372]),
    .i_data_d2(6'h10),
    .o_data_c(ghdl_gen_434_),
    .o_data_d(ghdl_gen_435_)
  );
  disp_cmp_13_48_7 \cmp:17.comparador  (
    .i_data_c1(costo[731:720]),
    .i_data_c2(s_sum_w[371:360]),
    .i_data_d1(dispa[365:360]),
    .i_data_d2(6'h11),
    .o_data_c(ghdl_gen_436_),
    .o_data_d(ghdl_gen_437_)
  );
  disp_cmp_13_48_7 \cmp:18.comparador  (
    .i_data_c1(costo[707:696]),
    .i_data_c2(s_sum_w[359:348]),
    .i_data_d1(dispa[353:348]),
    .i_data_d2(6'h12),
    .o_data_c(ghdl_gen_438_),
    .o_data_d(ghdl_gen_439_)
  );
  disp_cmp_13_48_7 \cmp:19.comparador  (
    .i_data_c1(costo[683:672]),
    .i_data_c2(s_sum_w[347:336]),
    .i_data_d1(dispa[341:336]),
    .i_data_d2(6'h13),
    .o_data_c(ghdl_gen_440_),
    .o_data_d(ghdl_gen_441_)
  );
  disp_cmp_13_48_7 \cmp:2.comparador  (
    .i_data_c1(costo[1091:1080]),
    .i_data_c2(s_sum_w[551:540]),
    .i_data_d1(dispa[545:540]),
    .i_data_d2(6'h02),
    .o_data_c(ghdl_gen_406_),
    .o_data_d(ghdl_gen_407_)
  );
  disp_cmp_13_48_7 \cmp:20.comparador  (
    .i_data_c1(costo[659:648]),
    .i_data_c2(s_sum_w[335:324]),
    .i_data_d1(dispa[329:324]),
    .i_data_d2(6'h14),
    .o_data_c(ghdl_gen_442_),
    .o_data_d(ghdl_gen_443_)
  );
  disp_cmp_13_48_7 \cmp:21.comparador  (
    .i_data_c1(costo[635:624]),
    .i_data_c2(s_sum_w[323:312]),
    .i_data_d1(dispa[317:312]),
    .i_data_d2(6'h15),
    .o_data_c(ghdl_gen_444_),
    .o_data_d(ghdl_gen_445_)
  );
  disp_cmp_13_48_7 \cmp:22.comparador  (
    .i_data_c1(costo[611:600]),
    .i_data_c2(s_sum_w[311:300]),
    .i_data_d1(dispa[305:300]),
    .i_data_d2(6'h16),
    .o_data_c(ghdl_gen_446_),
    .o_data_d(ghdl_gen_447_)
  );
  disp_cmp_13_48_7 \cmp:23.comparador  (
    .i_data_c1(costo[587:576]),
    .i_data_c2(s_sum_w[299:288]),
    .i_data_d1(dispa[293:288]),
    .i_data_d2(6'h17),
    .o_data_c(ghdl_gen_448_),
    .o_data_d(ghdl_gen_449_)
  );
  disp_cmp_13_48_7 \cmp:24.comparador  (
    .i_data_c1(costo[563:552]),
    .i_data_c2(s_sum_w[287:276]),
    .i_data_d1(dispa[281:276]),
    .i_data_d2(6'h18),
    .o_data_c(ghdl_gen_450_),
    .o_data_d(ghdl_gen_451_)
  );
  disp_cmp_13_48_7 \cmp:25.comparador  (
    .i_data_c1(costo[539:528]),
    .i_data_c2(s_sum_w[275:264]),
    .i_data_d1(dispa[269:264]),
    .i_data_d2(6'h19),
    .o_data_c(ghdl_gen_452_),
    .o_data_d(ghdl_gen_453_)
  );
  disp_cmp_13_48_7 \cmp:26.comparador  (
    .i_data_c1(costo[515:504]),
    .i_data_c2(s_sum_w[263:252]),
    .i_data_d1(dispa[257:252]),
    .i_data_d2(6'h1a),
    .o_data_c(ghdl_gen_454_),
    .o_data_d(ghdl_gen_455_)
  );
  disp_cmp_13_48_7 \cmp:27.comparador  (
    .i_data_c1(costo[491:480]),
    .i_data_c2(s_sum_w[251:240]),
    .i_data_d1(dispa[245:240]),
    .i_data_d2(6'h1b),
    .o_data_c(ghdl_gen_456_),
    .o_data_d(ghdl_gen_457_)
  );
  disp_cmp_13_48_7 \cmp:28.comparador  (
    .i_data_c1(costo[467:456]),
    .i_data_c2(s_sum_w[239:228]),
    .i_data_d1(dispa[233:228]),
    .i_data_d2(6'h1c),
    .o_data_c(ghdl_gen_458_),
    .o_data_d(ghdl_gen_459_)
  );
  disp_cmp_13_48_7 \cmp:29.comparador  (
    .i_data_c1(costo[443:432]),
    .i_data_c2(s_sum_w[227:216]),
    .i_data_d1(dispa[221:216]),
    .i_data_d2(6'h1d),
    .o_data_c(ghdl_gen_460_),
    .o_data_d(ghdl_gen_461_)
  );
  disp_cmp_13_48_7 \cmp:3.comparador  (
    .i_data_c1(costo[1067:1056]),
    .i_data_c2(s_sum_w[539:528]),
    .i_data_d1(dispa[533:528]),
    .i_data_d2(6'h03),
    .o_data_c(ghdl_gen_408_),
    .o_data_d(ghdl_gen_409_)
  );
  disp_cmp_13_48_7 \cmp:30.comparador  (
    .i_data_c1(costo[419:408]),
    .i_data_c2(s_sum_w[215:204]),
    .i_data_d1(dispa[209:204]),
    .i_data_d2(6'h1e),
    .o_data_c(ghdl_gen_462_),
    .o_data_d(ghdl_gen_463_)
  );
  disp_cmp_13_48_7 \cmp:31.comparador  (
    .i_data_c1(costo[395:384]),
    .i_data_c2(s_sum_w[203:192]),
    .i_data_d1(dispa[197:192]),
    .i_data_d2(6'h1f),
    .o_data_c(ghdl_gen_464_),
    .o_data_d(ghdl_gen_465_)
  );
  disp_cmp_13_48_7 \cmp:32.comparador  (
    .i_data_c1(costo[371:360]),
    .i_data_c2(s_sum_w[191:180]),
    .i_data_d1(dispa[185:180]),
    .i_data_d2(6'h20),
    .o_data_c(ghdl_gen_466_),
    .o_data_d(ghdl_gen_467_)
  );
  disp_cmp_13_48_7 \cmp:33.comparador  (
    .i_data_c1(costo[347:336]),
    .i_data_c2(s_sum_w[179:168]),
    .i_data_d1(dispa[173:168]),
    .i_data_d2(6'h21),
    .o_data_c(ghdl_gen_468_),
    .o_data_d(ghdl_gen_469_)
  );
  disp_cmp_13_48_7 \cmp:34.comparador  (
    .i_data_c1(costo[323:312]),
    .i_data_c2(s_sum_w[167:156]),
    .i_data_d1(dispa[161:156]),
    .i_data_d2(6'h22),
    .o_data_c(ghdl_gen_470_),
    .o_data_d(ghdl_gen_471_)
  );
  disp_cmp_13_48_7 \cmp:35.comparador  (
    .i_data_c1(costo[299:288]),
    .i_data_c2(s_sum_w[155:144]),
    .i_data_d1(dispa[149:144]),
    .i_data_d2(6'h23),
    .o_data_c(ghdl_gen_472_),
    .o_data_d(ghdl_gen_473_)
  );
  disp_cmp_13_48_7 \cmp:36.comparador  (
    .i_data_c1(costo[275:264]),
    .i_data_c2(s_sum_w[143:132]),
    .i_data_d1(dispa[137:132]),
    .i_data_d2(6'h24),
    .o_data_c(ghdl_gen_474_),
    .o_data_d(ghdl_gen_475_)
  );
  disp_cmp_13_48_7 \cmp:37.comparador  (
    .i_data_c1(costo[251:240]),
    .i_data_c2(s_sum_w[131:120]),
    .i_data_d1(dispa[125:120]),
    .i_data_d2(6'h25),
    .o_data_c(ghdl_gen_476_),
    .o_data_d(ghdl_gen_477_)
  );
  disp_cmp_13_48_7 \cmp:38.comparador  (
    .i_data_c1(costo[227:216]),
    .i_data_c2(s_sum_w[119:108]),
    .i_data_d1(dispa[113:108]),
    .i_data_d2(6'h26),
    .o_data_c(ghdl_gen_478_),
    .o_data_d(ghdl_gen_479_)
  );
  disp_cmp_13_48_7 \cmp:39.comparador  (
    .i_data_c1(costo[203:192]),
    .i_data_c2(s_sum_w[107:96]),
    .i_data_d1(dispa[101:96]),
    .i_data_d2(6'h27),
    .o_data_c(ghdl_gen_480_),
    .o_data_d(ghdl_gen_481_)
  );
  disp_cmp_13_48_7 \cmp:4.comparador  (
    .i_data_c1(costo[1043:1032]),
    .i_data_c2(s_sum_w[527:516]),
    .i_data_d1(dispa[521:516]),
    .i_data_d2(6'h04),
    .o_data_c(ghdl_gen_410_),
    .o_data_d(ghdl_gen_411_)
  );
  disp_cmp_13_48_7 \cmp:40.comparador  (
    .i_data_c1(costo[179:168]),
    .i_data_c2(s_sum_w[95:84]),
    .i_data_d1(dispa[89:84]),
    .i_data_d2(6'h28),
    .o_data_c(ghdl_gen_482_),
    .o_data_d(ghdl_gen_483_)
  );
  disp_cmp_13_48_7 \cmp:41.comparador  (
    .i_data_c1(costo[155:144]),
    .i_data_c2(s_sum_w[83:72]),
    .i_data_d1(dispa[77:72]),
    .i_data_d2(6'h29),
    .o_data_c(ghdl_gen_484_),
    .o_data_d(ghdl_gen_485_)
  );
  disp_cmp_13_48_7 \cmp:42.comparador  (
    .i_data_c1(costo[131:120]),
    .i_data_c2(s_sum_w[71:60]),
    .i_data_d1(dispa[65:60]),
    .i_data_d2(6'h2a),
    .o_data_c(ghdl_gen_486_),
    .o_data_d(ghdl_gen_487_)
  );
  disp_cmp_13_48_7 \cmp:43.comparador  (
    .i_data_c1(costo[107:96]),
    .i_data_c2(s_sum_w[59:48]),
    .i_data_d1(dispa[53:48]),
    .i_data_d2(6'h2b),
    .o_data_c(ghdl_gen_488_),
    .o_data_d(ghdl_gen_489_)
  );
  disp_cmp_13_48_7 \cmp:44.comparador  (
    .i_data_c1(costo[83:72]),
    .i_data_c2(s_sum_w[47:36]),
    .i_data_d1(dispa[41:36]),
    .i_data_d2(6'h2c),
    .o_data_c(ghdl_gen_490_),
    .o_data_d(ghdl_gen_491_)
  );
  disp_cmp_13_48_7 \cmp:45.comparador  (
    .i_data_c1(costo[59:48]),
    .i_data_c2(s_sum_w[35:24]),
    .i_data_d1(dispa[29:24]),
    .i_data_d2(6'h2d),
    .o_data_c(ghdl_gen_492_),
    .o_data_d(ghdl_gen_493_)
  );
  disp_cmp_13_48_7 \cmp:46.comparador  (
    .i_data_c1(costo[35:24]),
    .i_data_c2(s_sum_w[23:12]),
    .i_data_d1(dispa[17:12]),
    .i_data_d2(6'h2e),
    .o_data_c(ghdl_gen_494_),
    .o_data_d(ghdl_gen_495_)
  );
  disp_cmp_13_48_7 \cmp:47.comparador  (
    .i_data_c1(costo[11:0]),
    .i_data_c2(s_sum_w[11:0]),
    .i_data_d1(dispa[5:0]),
    .i_data_d2(6'h2f),
    .o_data_c(ghdl_gen_496_),
    .o_data_d(ghdl_gen_497_)
  );
  disp_cmp_13_48_7 \cmp:5.comparador  (
    .i_data_c1(costo[1019:1008]),
    .i_data_c2(s_sum_w[515:504]),
    .i_data_d1(dispa[509:504]),
    .i_data_d2(6'h05),
    .o_data_c(ghdl_gen_412_),
    .o_data_d(ghdl_gen_413_)
  );
  disp_cmp_13_48_7 \cmp:6.comparador  (
    .i_data_c1(costo[995:984]),
    .i_data_c2(s_sum_w[503:492]),
    .i_data_d1(dispa[497:492]),
    .i_data_d2(6'h06),
    .o_data_c(ghdl_gen_414_),
    .o_data_d(ghdl_gen_415_)
  );
  disp_cmp_13_48_7 \cmp:7.comparador  (
    .i_data_c1(costo[971:960]),
    .i_data_c2(s_sum_w[491:480]),
    .i_data_d1(dispa[485:480]),
    .i_data_d2(6'h07),
    .o_data_c(ghdl_gen_416_),
    .o_data_d(ghdl_gen_417_)
  );
  disp_cmp_13_48_7 \cmp:8.comparador  (
    .i_data_c1(costo[947:936]),
    .i_data_c2(s_sum_w[479:468]),
    .i_data_d1(dispa[473:468]),
    .i_data_d2(6'h08),
    .o_data_c(ghdl_gen_418_),
    .o_data_d(ghdl_gen_419_)
  );
  disp_cmp_13_48_7 \cmp:9.comparador  (
    .i_data_c1(costo[923:912]),
    .i_data_c2(s_sum_w[467:456]),
    .i_data_d1(dispa[461:456]),
    .i_data_d2(6'h09),
    .o_data_c(ghdl_gen_420_),
    .o_data_d(ghdl_gen_421_)
  );
  disp_cmp_13_48_7 \cmpl:1.comparador  (
    .i_data_c1(costol[575:564]),
    .i_data_c2(s_sum_w[563:552]),
    .i_data_d1(dispal[287:282]),
    .i_data_d2(6'h01),
    .o_data_c(ghdl_gen_593_),
    .o_data_d(ghdl_gen_594_)
  );
  disp_cmp_13_48_7 \cmpl:10.comparador  (
    .i_data_c1(costol[467:456]),
    .i_data_c2(s_sum_w[455:444]),
    .i_data_d1(dispal[233:228]),
    .i_data_d2(6'h0a),
    .o_data_c(ghdl_gen_611_),
    .o_data_d(ghdl_gen_612_)
  );
  disp_cmp_13_48_7 \cmpl:11.comparador  (
    .i_data_c1(costol[455:444]),
    .i_data_c2(s_sum_w[443:432]),
    .i_data_d1(dispal[227:222]),
    .i_data_d2(6'h0b),
    .o_data_c(ghdl_gen_613_),
    .o_data_d(ghdl_gen_614_)
  );
  disp_cmp_13_48_7 \cmpl:12.comparador  (
    .i_data_c1(costol[443:432]),
    .i_data_c2(s_sum_w[431:420]),
    .i_data_d1(dispal[221:216]),
    .i_data_d2(6'h0c),
    .o_data_c(ghdl_gen_615_),
    .o_data_d(ghdl_gen_616_)
  );
  disp_cmp_13_48_7 \cmpl:13.comparador  (
    .i_data_c1(costol[431:420]),
    .i_data_c2(s_sum_w[419:408]),
    .i_data_d1(dispal[215:210]),
    .i_data_d2(6'h0d),
    .o_data_c(ghdl_gen_617_),
    .o_data_d(ghdl_gen_618_)
  );
  disp_cmp_13_48_7 \cmpl:14.comparador  (
    .i_data_c1(costol[419:408]),
    .i_data_c2(s_sum_w[407:396]),
    .i_data_d1(dispal[209:204]),
    .i_data_d2(6'h0e),
    .o_data_c(ghdl_gen_619_),
    .o_data_d(ghdl_gen_620_)
  );
  disp_cmp_13_48_7 \cmpl:15.comparador  (
    .i_data_c1(costol[407:396]),
    .i_data_c2(s_sum_w[395:384]),
    .i_data_d1(dispal[203:198]),
    .i_data_d2(6'h0f),
    .o_data_c(ghdl_gen_621_),
    .o_data_d(ghdl_gen_622_)
  );
  disp_cmp_13_48_7 \cmpl:16.comparador  (
    .i_data_c1(costol[395:384]),
    .i_data_c2(s_sum_w[383:372]),
    .i_data_d1(dispal[197:192]),
    .i_data_d2(6'h10),
    .o_data_c(ghdl_gen_623_),
    .o_data_d(ghdl_gen_624_)
  );
  disp_cmp_13_48_7 \cmpl:17.comparador  (
    .i_data_c1(costol[383:372]),
    .i_data_c2(s_sum_w[371:360]),
    .i_data_d1(dispal[191:186]),
    .i_data_d2(6'h11),
    .o_data_c(ghdl_gen_625_),
    .o_data_d(ghdl_gen_626_)
  );
  disp_cmp_13_48_7 \cmpl:18.comparador  (
    .i_data_c1(costol[371:360]),
    .i_data_c2(s_sum_w[359:348]),
    .i_data_d1(dispal[185:180]),
    .i_data_d2(6'h12),
    .o_data_c(ghdl_gen_627_),
    .o_data_d(ghdl_gen_628_)
  );
  disp_cmp_13_48_7 \cmpl:19.comparador  (
    .i_data_c1(costol[359:348]),
    .i_data_c2(s_sum_w[347:336]),
    .i_data_d1(dispal[179:174]),
    .i_data_d2(6'h13),
    .o_data_c(ghdl_gen_629_),
    .o_data_d(ghdl_gen_630_)
  );
  disp_cmp_13_48_7 \cmpl:2.comparador  (
    .i_data_c1(costol[563:552]),
    .i_data_c2(s_sum_w[551:540]),
    .i_data_d1(dispal[281:276]),
    .i_data_d2(6'h02),
    .o_data_c(ghdl_gen_595_),
    .o_data_d(ghdl_gen_596_)
  );
  disp_cmp_13_48_7 \cmpl:20.comparador  (
    .i_data_c1(costol[347:336]),
    .i_data_c2(s_sum_w[335:324]),
    .i_data_d1(dispal[173:168]),
    .i_data_d2(6'h14),
    .o_data_c(ghdl_gen_631_),
    .o_data_d(ghdl_gen_632_)
  );
  disp_cmp_13_48_7 \cmpl:21.comparador  (
    .i_data_c1(costol[335:324]),
    .i_data_c2(s_sum_w[323:312]),
    .i_data_d1(dispal[167:162]),
    .i_data_d2(6'h15),
    .o_data_c(ghdl_gen_633_),
    .o_data_d(ghdl_gen_634_)
  );
  disp_cmp_13_48_7 \cmpl:22.comparador  (
    .i_data_c1(costol[323:312]),
    .i_data_c2(s_sum_w[311:300]),
    .i_data_d1(dispal[161:156]),
    .i_data_d2(6'h16),
    .o_data_c(ghdl_gen_635_),
    .o_data_d(ghdl_gen_636_)
  );
  disp_cmp_13_48_7 \cmpl:23.comparador  (
    .i_data_c1(costol[311:300]),
    .i_data_c2(s_sum_w[299:288]),
    .i_data_d1(dispal[155:150]),
    .i_data_d2(6'h17),
    .o_data_c(ghdl_gen_637_),
    .o_data_d(ghdl_gen_638_)
  );
  disp_cmp_13_48_7 \cmpl:24.comparador  (
    .i_data_c1(costol[299:288]),
    .i_data_c2(s_sum_w[287:276]),
    .i_data_d1(dispal[149:144]),
    .i_data_d2(6'h18),
    .o_data_c(ghdl_gen_639_),
    .o_data_d(ghdl_gen_640_)
  );
  disp_cmp_13_48_7 \cmpl:25.comparador  (
    .i_data_c1(costol[287:276]),
    .i_data_c2(s_sum_w[275:264]),
    .i_data_d1(dispal[143:138]),
    .i_data_d2(6'h19),
    .o_data_c(ghdl_gen_641_),
    .o_data_d(ghdl_gen_642_)
  );
  disp_cmp_13_48_7 \cmpl:26.comparador  (
    .i_data_c1(costol[275:264]),
    .i_data_c2(s_sum_w[263:252]),
    .i_data_d1(dispal[137:132]),
    .i_data_d2(6'h1a),
    .o_data_c(ghdl_gen_643_),
    .o_data_d(ghdl_gen_644_)
  );
  disp_cmp_13_48_7 \cmpl:27.comparador  (
    .i_data_c1(costol[263:252]),
    .i_data_c2(s_sum_w[251:240]),
    .i_data_d1(dispal[131:126]),
    .i_data_d2(6'h1b),
    .o_data_c(ghdl_gen_645_),
    .o_data_d(ghdl_gen_646_)
  );
  disp_cmp_13_48_7 \cmpl:28.comparador  (
    .i_data_c1(costol[251:240]),
    .i_data_c2(s_sum_w[239:228]),
    .i_data_d1(dispal[125:120]),
    .i_data_d2(6'h1c),
    .o_data_c(ghdl_gen_647_),
    .o_data_d(ghdl_gen_648_)
  );
  disp_cmp_13_48_7 \cmpl:29.comparador  (
    .i_data_c1(costol[239:228]),
    .i_data_c2(s_sum_w[227:216]),
    .i_data_d1(dispal[119:114]),
    .i_data_d2(6'h1d),
    .o_data_c(ghdl_gen_649_),
    .o_data_d(ghdl_gen_650_)
  );
  disp_cmp_13_48_7 \cmpl:3.comparador  (
    .i_data_c1(costol[551:540]),
    .i_data_c2(s_sum_w[539:528]),
    .i_data_d1(dispal[275:270]),
    .i_data_d2(6'h03),
    .o_data_c(ghdl_gen_597_),
    .o_data_d(ghdl_gen_598_)
  );
  disp_cmp_13_48_7 \cmpl:30.comparador  (
    .i_data_c1(costol[227:216]),
    .i_data_c2(s_sum_w[215:204]),
    .i_data_d1(dispal[113:108]),
    .i_data_d2(6'h1e),
    .o_data_c(ghdl_gen_651_),
    .o_data_d(ghdl_gen_652_)
  );
  disp_cmp_13_48_7 \cmpl:31.comparador  (
    .i_data_c1(costol[215:204]),
    .i_data_c2(s_sum_w[203:192]),
    .i_data_d1(dispal[107:102]),
    .i_data_d2(6'h1f),
    .o_data_c(ghdl_gen_653_),
    .o_data_d(ghdl_gen_654_)
  );
  disp_cmp_13_48_7 \cmpl:32.comparador  (
    .i_data_c1(costol[203:192]),
    .i_data_c2(s_sum_w[191:180]),
    .i_data_d1(dispal[101:96]),
    .i_data_d2(6'h20),
    .o_data_c(ghdl_gen_655_),
    .o_data_d(ghdl_gen_656_)
  );
  disp_cmp_13_48_7 \cmpl:33.comparador  (
    .i_data_c1(costol[191:180]),
    .i_data_c2(s_sum_w[179:168]),
    .i_data_d1(dispal[95:90]),
    .i_data_d2(6'h21),
    .o_data_c(ghdl_gen_657_),
    .o_data_d(ghdl_gen_658_)
  );
  disp_cmp_13_48_7 \cmpl:34.comparador  (
    .i_data_c1(costol[179:168]),
    .i_data_c2(s_sum_w[167:156]),
    .i_data_d1(dispal[89:84]),
    .i_data_d2(6'h22),
    .o_data_c(ghdl_gen_659_),
    .o_data_d(ghdl_gen_660_)
  );
  disp_cmp_13_48_7 \cmpl:35.comparador  (
    .i_data_c1(costol[167:156]),
    .i_data_c2(s_sum_w[155:144]),
    .i_data_d1(dispal[83:78]),
    .i_data_d2(6'h23),
    .o_data_c(ghdl_gen_661_),
    .o_data_d(ghdl_gen_662_)
  );
  disp_cmp_13_48_7 \cmpl:36.comparador  (
    .i_data_c1(costol[155:144]),
    .i_data_c2(s_sum_w[143:132]),
    .i_data_d1(dispal[77:72]),
    .i_data_d2(6'h24),
    .o_data_c(ghdl_gen_663_),
    .o_data_d(ghdl_gen_664_)
  );
  disp_cmp_13_48_7 \cmpl:37.comparador  (
    .i_data_c1(costol[143:132]),
    .i_data_c2(s_sum_w[131:120]),
    .i_data_d1(dispal[71:66]),
    .i_data_d2(6'h25),
    .o_data_c(ghdl_gen_665_),
    .o_data_d(ghdl_gen_666_)
  );
  disp_cmp_13_48_7 \cmpl:38.comparador  (
    .i_data_c1(costol[131:120]),
    .i_data_c2(s_sum_w[119:108]),
    .i_data_d1(dispal[65:60]),
    .i_data_d2(6'h26),
    .o_data_c(ghdl_gen_667_),
    .o_data_d(ghdl_gen_668_)
  );
  disp_cmp_13_48_7 \cmpl:39.comparador  (
    .i_data_c1(costol[119:108]),
    .i_data_c2(s_sum_w[107:96]),
    .i_data_d1(dispal[59:54]),
    .i_data_d2(6'h27),
    .o_data_c(ghdl_gen_669_),
    .o_data_d(ghdl_gen_670_)
  );
  disp_cmp_13_48_7 \cmpl:4.comparador  (
    .i_data_c1(costol[539:528]),
    .i_data_c2(s_sum_w[527:516]),
    .i_data_d1(dispal[269:264]),
    .i_data_d2(6'h04),
    .o_data_c(ghdl_gen_599_),
    .o_data_d(ghdl_gen_600_)
  );
  disp_cmp_13_48_7 \cmpl:40.comparador  (
    .i_data_c1(costol[107:96]),
    .i_data_c2(s_sum_w[95:84]),
    .i_data_d1(dispal[53:48]),
    .i_data_d2(6'h28),
    .o_data_c(ghdl_gen_671_),
    .o_data_d(ghdl_gen_672_)
  );
  disp_cmp_13_48_7 \cmpl:41.comparador  (
    .i_data_c1(costol[95:84]),
    .i_data_c2(s_sum_w[83:72]),
    .i_data_d1(dispal[47:42]),
    .i_data_d2(6'h29),
    .o_data_c(ghdl_gen_673_),
    .o_data_d(ghdl_gen_674_)
  );
  disp_cmp_13_48_7 \cmpl:42.comparador  (
    .i_data_c1(costol[83:72]),
    .i_data_c2(s_sum_w[71:60]),
    .i_data_d1(dispal[41:36]),
    .i_data_d2(6'h2a),
    .o_data_c(ghdl_gen_675_),
    .o_data_d(ghdl_gen_676_)
  );
  disp_cmp_13_48_7 \cmpl:43.comparador  (
    .i_data_c1(costol[71:60]),
    .i_data_c2(s_sum_w[59:48]),
    .i_data_d1(dispal[35:30]),
    .i_data_d2(6'h2b),
    .o_data_c(ghdl_gen_677_),
    .o_data_d(ghdl_gen_678_)
  );
  disp_cmp_13_48_7 \cmpl:44.comparador  (
    .i_data_c1(costol[59:48]),
    .i_data_c2(s_sum_w[47:36]),
    .i_data_d1(dispal[29:24]),
    .i_data_d2(6'h2c),
    .o_data_c(ghdl_gen_679_),
    .o_data_d(ghdl_gen_680_)
  );
  disp_cmp_13_48_7 \cmpl:45.comparador  (
    .i_data_c1(costol[47:36]),
    .i_data_c2(s_sum_w[35:24]),
    .i_data_d1(dispal[23:18]),
    .i_data_d2(6'h2d),
    .o_data_c(ghdl_gen_681_),
    .o_data_d(ghdl_gen_682_)
  );
  disp_cmp_13_48_7 \cmpl:46.comparador  (
    .i_data_c1(costol[35:24]),
    .i_data_c2(s_sum_w[23:12]),
    .i_data_d1(dispal[17:12]),
    .i_data_d2(6'h2e),
    .o_data_c(ghdl_gen_683_),
    .o_data_d(ghdl_gen_684_)
  );
  disp_cmp_13_48_7 \cmpl:47.comparador  (
    .i_data_c1(costol[23:12]),
    .i_data_c2(s_sum_w[11:0]),
    .i_data_d1(dispal[11:6]),
    .i_data_d2(6'h2f),
    .o_data_c(ghdl_gen_685_),
    .o_data_d(ghdl_gen_686_)
  );
  disp_cmp_13_48_7 \cmpl:5.comparador  (
    .i_data_c1(costol[527:516]),
    .i_data_c2(s_sum_w[515:504]),
    .i_data_d1(dispal[263:258]),
    .i_data_d2(6'h05),
    .o_data_c(ghdl_gen_601_),
    .o_data_d(ghdl_gen_602_)
  );
  disp_cmp_13_48_7 \cmpl:6.comparador  (
    .i_data_c1(costol[515:504]),
    .i_data_c2(s_sum_w[503:492]),
    .i_data_d1(dispal[257:252]),
    .i_data_d2(6'h06),
    .o_data_c(ghdl_gen_603_),
    .o_data_d(ghdl_gen_604_)
  );
  disp_cmp_13_48_7 \cmpl:7.comparador  (
    .i_data_c1(costol[503:492]),
    .i_data_c2(s_sum_w[491:480]),
    .i_data_d1(dispal[251:246]),
    .i_data_d2(6'h07),
    .o_data_c(ghdl_gen_605_),
    .o_data_d(ghdl_gen_606_)
  );
  disp_cmp_13_48_7 \cmpl:8.comparador  (
    .i_data_c1(costol[491:480]),
    .i_data_c2(s_sum_w[479:468]),
    .i_data_d1(dispal[245:240]),
    .i_data_d2(6'h08),
    .o_data_c(ghdl_gen_607_),
    .o_data_d(ghdl_gen_608_)
  );
  disp_cmp_13_48_7 \cmpl:9.comparador  (
    .i_data_c1(costol[479:468]),
    .i_data_c2(s_sum_w[467:456]),
    .i_data_d1(dispal[239:234]),
    .i_data_d2(6'h09),
    .o_data_c(ghdl_gen_609_),
    .o_data_d(ghdl_gen_610_)
  );
  num_of_ones_7 \deep_h:1.sum1  (
    .i_clk(i_clk),
    .i_data(s_hamming_h[1151:1128]),
    .i_dval(s_valid_inh[0]),
    .i_rst(i_rst),
    .o_data(ghdl_gen_213_),
    .o_dval(ghdl_gen_212_)
  );
  num_of_ones_7 \deep_h:10.sum1  (
    .i_clk(i_clk),
    .i_data(s_hamming_h[935:912]),
    .i_dval(s_valid_inh[18]),
    .i_rst(i_rst),
    .o_data(ghdl_gen_231_),
    .o_dval(ghdl_gen_230_)
  );
  num_of_ones_7 \deep_h:11.sum1  (
    .i_clk(i_clk),
    .i_data(s_hamming_h[911:888]),
    .i_dval(s_valid_inh[20]),
    .i_rst(i_rst),
    .o_data(ghdl_gen_233_),
    .o_dval(ghdl_gen_232_)
  );
  num_of_ones_7 \deep_h:12.sum1  (
    .i_clk(i_clk),
    .i_data(s_hamming_h[887:864]),
    .i_dval(s_valid_inh[22]),
    .i_rst(i_rst),
    .o_data(ghdl_gen_235_),
    .o_dval(ghdl_gen_234_)
  );
  num_of_ones_7 \deep_h:13.sum1  (
    .i_clk(i_clk),
    .i_data(s_hamming_h[863:840]),
    .i_dval(s_valid_inh[24]),
    .i_rst(i_rst),
    .o_data(ghdl_gen_237_),
    .o_dval(ghdl_gen_236_)
  );
  num_of_ones_7 \deep_h:14.sum1  (
    .i_clk(i_clk),
    .i_data(s_hamming_h[839:816]),
    .i_dval(s_valid_inh[26]),
    .i_rst(i_rst),
    .o_data(ghdl_gen_239_),
    .o_dval(ghdl_gen_238_)
  );
  num_of_ones_7 \deep_h:15.sum1  (
    .i_clk(i_clk),
    .i_data(s_hamming_h[815:792]),
    .i_dval(s_valid_inh[28]),
    .i_rst(i_rst),
    .o_data(ghdl_gen_241_),
    .o_dval(ghdl_gen_240_)
  );
  num_of_ones_7 \deep_h:16.sum1  (
    .i_clk(i_clk),
    .i_data(s_hamming_h[791:768]),
    .i_dval(s_valid_inh[30]),
    .i_rst(i_rst),
    .o_data(ghdl_gen_243_),
    .o_dval(ghdl_gen_242_)
  );
  num_of_ones_7 \deep_h:17.sum1  (
    .i_clk(i_clk),
    .i_data(s_hamming_h[767:744]),
    .i_dval(s_valid_inh[32]),
    .i_rst(i_rst),
    .o_data(ghdl_gen_245_),
    .o_dval(ghdl_gen_244_)
  );
  num_of_ones_7 \deep_h:18.sum1  (
    .i_clk(i_clk),
    .i_data(s_hamming_h[743:720]),
    .i_dval(s_valid_inh[34]),
    .i_rst(i_rst),
    .o_data(ghdl_gen_247_),
    .o_dval(ghdl_gen_246_)
  );
  num_of_ones_7 \deep_h:19.sum1  (
    .i_clk(i_clk),
    .i_data(s_hamming_h[719:696]),
    .i_dval(s_valid_inh[36]),
    .i_rst(i_rst),
    .o_data(ghdl_gen_249_),
    .o_dval(ghdl_gen_248_)
  );
  num_of_ones_7 \deep_h:2.sum1  (
    .i_clk(i_clk),
    .i_data(s_hamming_h[1127:1104]),
    .i_dval(s_valid_inh[2]),
    .i_rst(i_rst),
    .o_data(ghdl_gen_215_),
    .o_dval(ghdl_gen_214_)
  );
  num_of_ones_7 \deep_h:20.sum1  (
    .i_clk(i_clk),
    .i_data(s_hamming_h[695:672]),
    .i_dval(s_valid_inh[38]),
    .i_rst(i_rst),
    .o_data(ghdl_gen_251_),
    .o_dval(ghdl_gen_250_)
  );
  num_of_ones_7 \deep_h:21.sum1  (
    .i_clk(i_clk),
    .i_data(s_hamming_h[671:648]),
    .i_dval(s_valid_inh[40]),
    .i_rst(i_rst),
    .o_data(ghdl_gen_253_),
    .o_dval(ghdl_gen_252_)
  );
  num_of_ones_7 \deep_h:22.sum1  (
    .i_clk(i_clk),
    .i_data(s_hamming_h[647:624]),
    .i_dval(s_valid_inh[42]),
    .i_rst(i_rst),
    .o_data(ghdl_gen_255_),
    .o_dval(ghdl_gen_254_)
  );
  num_of_ones_7 \deep_h:23.sum1  (
    .i_clk(i_clk),
    .i_data(s_hamming_h[623:600]),
    .i_dval(s_valid_inh[44]),
    .i_rst(i_rst),
    .o_data(ghdl_gen_257_),
    .o_dval(ghdl_gen_256_)
  );
  num_of_ones_7 \deep_h:24.sum1  (
    .i_clk(i_clk),
    .i_data(s_hamming_h[599:576]),
    .i_dval(s_valid_inh[46]),
    .i_rst(i_rst),
    .o_data(ghdl_gen_259_),
    .o_dval(ghdl_gen_258_)
  );
  num_of_ones_7 \deep_h:25.sum1  (
    .i_clk(i_clk),
    .i_data(s_hamming_h[575:552]),
    .i_dval(s_valid_inh[48]),
    .i_rst(i_rst),
    .o_data(ghdl_gen_261_),
    .o_dval(ghdl_gen_260_)
  );
  num_of_ones_7 \deep_h:26.sum1  (
    .i_clk(i_clk),
    .i_data(s_hamming_h[551:528]),
    .i_dval(s_valid_inh[50]),
    .i_rst(i_rst),
    .o_data(ghdl_gen_263_),
    .o_dval(ghdl_gen_262_)
  );
  num_of_ones_7 \deep_h:27.sum1  (
    .i_clk(i_clk),
    .i_data(s_hamming_h[527:504]),
    .i_dval(s_valid_inh[52]),
    .i_rst(i_rst),
    .o_data(ghdl_gen_265_),
    .o_dval(ghdl_gen_264_)
  );
  num_of_ones_7 \deep_h:28.sum1  (
    .i_clk(i_clk),
    .i_data(s_hamming_h[503:480]),
    .i_dval(s_valid_inh[54]),
    .i_rst(i_rst),
    .o_data(ghdl_gen_267_),
    .o_dval(ghdl_gen_266_)
  );
  num_of_ones_7 \deep_h:29.sum1  (
    .i_clk(i_clk),
    .i_data(s_hamming_h[479:456]),
    .i_dval(s_valid_inh[56]),
    .i_rst(i_rst),
    .o_data(ghdl_gen_269_),
    .o_dval(ghdl_gen_268_)
  );
  num_of_ones_7 \deep_h:3.sum1  (
    .i_clk(i_clk),
    .i_data(s_hamming_h[1103:1080]),
    .i_dval(s_valid_inh[4]),
    .i_rst(i_rst),
    .o_data(ghdl_gen_217_),
    .o_dval(ghdl_gen_216_)
  );
  num_of_ones_7 \deep_h:30.sum1  (
    .i_clk(i_clk),
    .i_data(s_hamming_h[455:432]),
    .i_dval(s_valid_inh[58]),
    .i_rst(i_rst),
    .o_data(ghdl_gen_271_),
    .o_dval(ghdl_gen_270_)
  );
  num_of_ones_7 \deep_h:31.sum1  (
    .i_clk(i_clk),
    .i_data(s_hamming_h[431:408]),
    .i_dval(s_valid_inh[60]),
    .i_rst(i_rst),
    .o_data(ghdl_gen_273_),
    .o_dval(ghdl_gen_272_)
  );
  num_of_ones_7 \deep_h:32.sum1  (
    .i_clk(i_clk),
    .i_data(s_hamming_h[407:384]),
    .i_dval(s_valid_inh[62]),
    .i_rst(i_rst),
    .o_data(ghdl_gen_275_),
    .o_dval(ghdl_gen_274_)
  );
  num_of_ones_7 \deep_h:33.sum1  (
    .i_clk(i_clk),
    .i_data(s_hamming_h[383:360]),
    .i_dval(s_valid_inh[64]),
    .i_rst(i_rst),
    .o_data(ghdl_gen_277_),
    .o_dval(ghdl_gen_276_)
  );
  num_of_ones_7 \deep_h:34.sum1  (
    .i_clk(i_clk),
    .i_data(s_hamming_h[359:336]),
    .i_dval(s_valid_inh[66]),
    .i_rst(i_rst),
    .o_data(ghdl_gen_279_),
    .o_dval(ghdl_gen_278_)
  );
  num_of_ones_7 \deep_h:35.sum1  (
    .i_clk(i_clk),
    .i_data(s_hamming_h[335:312]),
    .i_dval(s_valid_inh[68]),
    .i_rst(i_rst),
    .o_data(ghdl_gen_281_),
    .o_dval(ghdl_gen_280_)
  );
  num_of_ones_7 \deep_h:36.sum1  (
    .i_clk(i_clk),
    .i_data(s_hamming_h[311:288]),
    .i_dval(s_valid_inh[70]),
    .i_rst(i_rst),
    .o_data(ghdl_gen_283_),
    .o_dval(ghdl_gen_282_)
  );
  num_of_ones_7 \deep_h:37.sum1  (
    .i_clk(i_clk),
    .i_data(s_hamming_h[287:264]),
    .i_dval(s_valid_inh[72]),
    .i_rst(i_rst),
    .o_data(ghdl_gen_285_),
    .o_dval(ghdl_gen_284_)
  );
  num_of_ones_7 \deep_h:38.sum1  (
    .i_clk(i_clk),
    .i_data(s_hamming_h[263:240]),
    .i_dval(s_valid_inh[74]),
    .i_rst(i_rst),
    .o_data(ghdl_gen_287_),
    .o_dval(ghdl_gen_286_)
  );
  num_of_ones_7 \deep_h:39.sum1  (
    .i_clk(i_clk),
    .i_data(s_hamming_h[239:216]),
    .i_dval(s_valid_inh[76]),
    .i_rst(i_rst),
    .o_data(ghdl_gen_289_),
    .o_dval(ghdl_gen_288_)
  );
  num_of_ones_7 \deep_h:4.sum1  (
    .i_clk(i_clk),
    .i_data(s_hamming_h[1079:1056]),
    .i_dval(s_valid_inh[6]),
    .i_rst(i_rst),
    .o_data(ghdl_gen_219_),
    .o_dval(ghdl_gen_218_)
  );
  num_of_ones_7 \deep_h:40.sum1  (
    .i_clk(i_clk),
    .i_data(s_hamming_h[215:192]),
    .i_dval(s_valid_inh[78]),
    .i_rst(i_rst),
    .o_data(ghdl_gen_291_),
    .o_dval(ghdl_gen_290_)
  );
  num_of_ones_7 \deep_h:41.sum1  (
    .i_clk(i_clk),
    .i_data(s_hamming_h[191:168]),
    .i_dval(s_valid_inh[80]),
    .i_rst(i_rst),
    .o_data(ghdl_gen_293_),
    .o_dval(ghdl_gen_292_)
  );
  num_of_ones_7 \deep_h:42.sum1  (
    .i_clk(i_clk),
    .i_data(s_hamming_h[167:144]),
    .i_dval(s_valid_inh[82]),
    .i_rst(i_rst),
    .o_data(ghdl_gen_295_),
    .o_dval(ghdl_gen_294_)
  );
  num_of_ones_7 \deep_h:43.sum1  (
    .i_clk(i_clk),
    .i_data(s_hamming_h[143:120]),
    .i_dval(s_valid_inh[84]),
    .i_rst(i_rst),
    .o_data(ghdl_gen_297_),
    .o_dval(ghdl_gen_296_)
  );
  num_of_ones_7 \deep_h:44.sum1  (
    .i_clk(i_clk),
    .i_data(s_hamming_h[119:96]),
    .i_dval(s_valid_inh[86]),
    .i_rst(i_rst),
    .o_data(ghdl_gen_299_),
    .o_dval(ghdl_gen_298_)
  );
  num_of_ones_7 \deep_h:45.sum1  (
    .i_clk(i_clk),
    .i_data(s_hamming_h[95:72]),
    .i_dval(s_valid_inh[88]),
    .i_rst(i_rst),
    .o_data(ghdl_gen_301_),
    .o_dval(ghdl_gen_300_)
  );
  num_of_ones_7 \deep_h:46.sum1  (
    .i_clk(i_clk),
    .i_data(s_hamming_h[71:48]),
    .i_dval(s_valid_inh[90]),
    .i_rst(i_rst),
    .o_data(ghdl_gen_303_),
    .o_dval(ghdl_gen_302_)
  );
  num_of_ones_7 \deep_h:47.sum1  (
    .i_clk(i_clk),
    .i_data(s_hamming_h[47:24]),
    .i_dval(s_valid_inh[92]),
    .i_rst(i_rst),
    .o_data(ghdl_gen_305_),
    .o_dval(ghdl_gen_304_)
  );
  num_of_ones_7 \deep_h:48.sum1  (
    .i_clk(i_clk),
    .i_data(s_hamming_h[23:0]),
    .i_dval(s_valid_inh[94]),
    .i_rst(i_rst),
    .o_data(ghdl_gen_307_),
    .o_dval(ghdl_gen_306_)
  );
  num_of_ones_7 \deep_h:5.sum1  (
    .i_clk(i_clk),
    .i_data(s_hamming_h[1055:1032]),
    .i_dval(s_valid_inh[8]),
    .i_rst(i_rst),
    .o_data(ghdl_gen_221_),
    .o_dval(ghdl_gen_220_)
  );
  num_of_ones_7 \deep_h:6.sum1  (
    .i_clk(i_clk),
    .i_data(s_hamming_h[1031:1008]),
    .i_dval(s_valid_inh[10]),
    .i_rst(i_rst),
    .o_data(ghdl_gen_223_),
    .o_dval(ghdl_gen_222_)
  );
  num_of_ones_7 \deep_h:7.sum1  (
    .i_clk(i_clk),
    .i_data(s_hamming_h[1007:984]),
    .i_dval(s_valid_inh[12]),
    .i_rst(i_rst),
    .o_data(ghdl_gen_225_),
    .o_dval(ghdl_gen_224_)
  );
  num_of_ones_7 \deep_h:8.sum1  (
    .i_clk(i_clk),
    .i_data(s_hamming_h[983:960]),
    .i_dval(s_valid_inh[14]),
    .i_rst(i_rst),
    .o_data(ghdl_gen_227_),
    .o_dval(ghdl_gen_226_)
  );
  num_of_ones_7 \deep_h:9.sum1  (
    .i_clk(i_clk),
    .i_data(s_hamming_h[959:936]),
    .i_dval(s_valid_inh[16]),
    .i_rst(i_rst),
    .o_data(ghdl_gen_229_),
    .o_dval(ghdl_gen_228_)
  );
  num_of_ones_7 \deep_l:1.sum0  (
    .i_clk(i_clk),
    .i_data(s_hamming_l[1151:1128]),
    .i_dval(s_valid_in[0]),
    .i_rst(i_rst),
    .o_data(ghdl_gen_117_),
    .o_dval(ghdl_gen_116_)
  );
  num_of_ones_7 \deep_l:10.sum0  (
    .i_clk(i_clk),
    .i_data(s_hamming_l[935:912]),
    .i_dval(s_valid_in[18]),
    .i_rst(i_rst),
    .o_data(ghdl_gen_135_),
    .o_dval(ghdl_gen_134_)
  );
  num_of_ones_7 \deep_l:11.sum0  (
    .i_clk(i_clk),
    .i_data(s_hamming_l[911:888]),
    .i_dval(s_valid_in[20]),
    .i_rst(i_rst),
    .o_data(ghdl_gen_137_),
    .o_dval(ghdl_gen_136_)
  );
  num_of_ones_7 \deep_l:12.sum0  (
    .i_clk(i_clk),
    .i_data(s_hamming_l[887:864]),
    .i_dval(s_valid_in[22]),
    .i_rst(i_rst),
    .o_data(ghdl_gen_139_),
    .o_dval(ghdl_gen_138_)
  );
  num_of_ones_7 \deep_l:13.sum0  (
    .i_clk(i_clk),
    .i_data(s_hamming_l[863:840]),
    .i_dval(s_valid_in[24]),
    .i_rst(i_rst),
    .o_data(ghdl_gen_141_),
    .o_dval(ghdl_gen_140_)
  );
  num_of_ones_7 \deep_l:14.sum0  (
    .i_clk(i_clk),
    .i_data(s_hamming_l[839:816]),
    .i_dval(s_valid_in[26]),
    .i_rst(i_rst),
    .o_data(ghdl_gen_143_),
    .o_dval(ghdl_gen_142_)
  );
  num_of_ones_7 \deep_l:15.sum0  (
    .i_clk(i_clk),
    .i_data(s_hamming_l[815:792]),
    .i_dval(s_valid_in[28]),
    .i_rst(i_rst),
    .o_data(ghdl_gen_145_),
    .o_dval(ghdl_gen_144_)
  );
  num_of_ones_7 \deep_l:16.sum0  (
    .i_clk(i_clk),
    .i_data(s_hamming_l[791:768]),
    .i_dval(s_valid_in[30]),
    .i_rst(i_rst),
    .o_data(ghdl_gen_147_),
    .o_dval(ghdl_gen_146_)
  );
  num_of_ones_7 \deep_l:17.sum0  (
    .i_clk(i_clk),
    .i_data(s_hamming_l[767:744]),
    .i_dval(s_valid_in[32]),
    .i_rst(i_rst),
    .o_data(ghdl_gen_149_),
    .o_dval(ghdl_gen_148_)
  );
  num_of_ones_7 \deep_l:18.sum0  (
    .i_clk(i_clk),
    .i_data(s_hamming_l[743:720]),
    .i_dval(s_valid_in[34]),
    .i_rst(i_rst),
    .o_data(ghdl_gen_151_),
    .o_dval(ghdl_gen_150_)
  );
  num_of_ones_7 \deep_l:19.sum0  (
    .i_clk(i_clk),
    .i_data(s_hamming_l[719:696]),
    .i_dval(s_valid_in[36]),
    .i_rst(i_rst),
    .o_data(ghdl_gen_153_),
    .o_dval(ghdl_gen_152_)
  );
  num_of_ones_7 \deep_l:2.sum0  (
    .i_clk(i_clk),
    .i_data(s_hamming_l[1127:1104]),
    .i_dval(s_valid_in[2]),
    .i_rst(i_rst),
    .o_data(ghdl_gen_119_),
    .o_dval(ghdl_gen_118_)
  );
  num_of_ones_7 \deep_l:20.sum0  (
    .i_clk(i_clk),
    .i_data(s_hamming_l[695:672]),
    .i_dval(s_valid_in[38]),
    .i_rst(i_rst),
    .o_data(ghdl_gen_155_),
    .o_dval(ghdl_gen_154_)
  );
  num_of_ones_7 \deep_l:21.sum0  (
    .i_clk(i_clk),
    .i_data(s_hamming_l[671:648]),
    .i_dval(s_valid_in[40]),
    .i_rst(i_rst),
    .o_data(ghdl_gen_157_),
    .o_dval(ghdl_gen_156_)
  );
  num_of_ones_7 \deep_l:22.sum0  (
    .i_clk(i_clk),
    .i_data(s_hamming_l[647:624]),
    .i_dval(s_valid_in[42]),
    .i_rst(i_rst),
    .o_data(ghdl_gen_159_),
    .o_dval(ghdl_gen_158_)
  );
  num_of_ones_7 \deep_l:23.sum0  (
    .i_clk(i_clk),
    .i_data(s_hamming_l[623:600]),
    .i_dval(s_valid_in[44]),
    .i_rst(i_rst),
    .o_data(ghdl_gen_161_),
    .o_dval(ghdl_gen_160_)
  );
  num_of_ones_7 \deep_l:24.sum0  (
    .i_clk(i_clk),
    .i_data(s_hamming_l[599:576]),
    .i_dval(s_valid_in[46]),
    .i_rst(i_rst),
    .o_data(ghdl_gen_163_),
    .o_dval(ghdl_gen_162_)
  );
  num_of_ones_7 \deep_l:25.sum0  (
    .i_clk(i_clk),
    .i_data(s_hamming_l[575:552]),
    .i_dval(s_valid_in[48]),
    .i_rst(i_rst),
    .o_data(ghdl_gen_165_),
    .o_dval(ghdl_gen_164_)
  );
  num_of_ones_7 \deep_l:26.sum0  (
    .i_clk(i_clk),
    .i_data(s_hamming_l[551:528]),
    .i_dval(s_valid_in[50]),
    .i_rst(i_rst),
    .o_data(ghdl_gen_167_),
    .o_dval(ghdl_gen_166_)
  );
  num_of_ones_7 \deep_l:27.sum0  (
    .i_clk(i_clk),
    .i_data(s_hamming_l[527:504]),
    .i_dval(s_valid_in[52]),
    .i_rst(i_rst),
    .o_data(ghdl_gen_169_),
    .o_dval(ghdl_gen_168_)
  );
  num_of_ones_7 \deep_l:28.sum0  (
    .i_clk(i_clk),
    .i_data(s_hamming_l[503:480]),
    .i_dval(s_valid_in[54]),
    .i_rst(i_rst),
    .o_data(ghdl_gen_171_),
    .o_dval(ghdl_gen_170_)
  );
  num_of_ones_7 \deep_l:29.sum0  (
    .i_clk(i_clk),
    .i_data(s_hamming_l[479:456]),
    .i_dval(s_valid_in[56]),
    .i_rst(i_rst),
    .o_data(ghdl_gen_173_),
    .o_dval(ghdl_gen_172_)
  );
  num_of_ones_7 \deep_l:3.sum0  (
    .i_clk(i_clk),
    .i_data(s_hamming_l[1103:1080]),
    .i_dval(s_valid_in[4]),
    .i_rst(i_rst),
    .o_data(ghdl_gen_121_),
    .o_dval(ghdl_gen_120_)
  );
  num_of_ones_7 \deep_l:30.sum0  (
    .i_clk(i_clk),
    .i_data(s_hamming_l[455:432]),
    .i_dval(s_valid_in[58]),
    .i_rst(i_rst),
    .o_data(ghdl_gen_175_),
    .o_dval(ghdl_gen_174_)
  );
  num_of_ones_7 \deep_l:31.sum0  (
    .i_clk(i_clk),
    .i_data(s_hamming_l[431:408]),
    .i_dval(s_valid_in[60]),
    .i_rst(i_rst),
    .o_data(ghdl_gen_177_),
    .o_dval(ghdl_gen_176_)
  );
  num_of_ones_7 \deep_l:32.sum0  (
    .i_clk(i_clk),
    .i_data(s_hamming_l[407:384]),
    .i_dval(s_valid_in[62]),
    .i_rst(i_rst),
    .o_data(ghdl_gen_179_),
    .o_dval(ghdl_gen_178_)
  );
  num_of_ones_7 \deep_l:33.sum0  (
    .i_clk(i_clk),
    .i_data(s_hamming_l[383:360]),
    .i_dval(s_valid_in[64]),
    .i_rst(i_rst),
    .o_data(ghdl_gen_181_),
    .o_dval(ghdl_gen_180_)
  );
  num_of_ones_7 \deep_l:34.sum0  (
    .i_clk(i_clk),
    .i_data(s_hamming_l[359:336]),
    .i_dval(s_valid_in[66]),
    .i_rst(i_rst),
    .o_data(ghdl_gen_183_),
    .o_dval(ghdl_gen_182_)
  );
  num_of_ones_7 \deep_l:35.sum0  (
    .i_clk(i_clk),
    .i_data(s_hamming_l[335:312]),
    .i_dval(s_valid_in[68]),
    .i_rst(i_rst),
    .o_data(ghdl_gen_185_),
    .o_dval(ghdl_gen_184_)
  );
  num_of_ones_7 \deep_l:36.sum0  (
    .i_clk(i_clk),
    .i_data(s_hamming_l[311:288]),
    .i_dval(s_valid_in[70]),
    .i_rst(i_rst),
    .o_data(ghdl_gen_187_),
    .o_dval(ghdl_gen_186_)
  );
  num_of_ones_7 \deep_l:37.sum0  (
    .i_clk(i_clk),
    .i_data(s_hamming_l[287:264]),
    .i_dval(s_valid_in[72]),
    .i_rst(i_rst),
    .o_data(ghdl_gen_189_),
    .o_dval(ghdl_gen_188_)
  );
  num_of_ones_7 \deep_l:38.sum0  (
    .i_clk(i_clk),
    .i_data(s_hamming_l[263:240]),
    .i_dval(s_valid_in[74]),
    .i_rst(i_rst),
    .o_data(ghdl_gen_191_),
    .o_dval(ghdl_gen_190_)
  );
  num_of_ones_7 \deep_l:39.sum0  (
    .i_clk(i_clk),
    .i_data(s_hamming_l[239:216]),
    .i_dval(s_valid_in[76]),
    .i_rst(i_rst),
    .o_data(ghdl_gen_193_),
    .o_dval(ghdl_gen_192_)
  );
  num_of_ones_7 \deep_l:4.sum0  (
    .i_clk(i_clk),
    .i_data(s_hamming_l[1079:1056]),
    .i_dval(s_valid_in[6]),
    .i_rst(i_rst),
    .o_data(ghdl_gen_123_),
    .o_dval(ghdl_gen_122_)
  );
  num_of_ones_7 \deep_l:40.sum0  (
    .i_clk(i_clk),
    .i_data(s_hamming_l[215:192]),
    .i_dval(s_valid_in[78]),
    .i_rst(i_rst),
    .o_data(ghdl_gen_195_),
    .o_dval(ghdl_gen_194_)
  );
  num_of_ones_7 \deep_l:41.sum0  (
    .i_clk(i_clk),
    .i_data(s_hamming_l[191:168]),
    .i_dval(s_valid_in[80]),
    .i_rst(i_rst),
    .o_data(ghdl_gen_197_),
    .o_dval(ghdl_gen_196_)
  );
  num_of_ones_7 \deep_l:42.sum0  (
    .i_clk(i_clk),
    .i_data(s_hamming_l[167:144]),
    .i_dval(s_valid_in[82]),
    .i_rst(i_rst),
    .o_data(ghdl_gen_199_),
    .o_dval(ghdl_gen_198_)
  );
  num_of_ones_7 \deep_l:43.sum0  (
    .i_clk(i_clk),
    .i_data(s_hamming_l[143:120]),
    .i_dval(s_valid_in[84]),
    .i_rst(i_rst),
    .o_data(ghdl_gen_201_),
    .o_dval(ghdl_gen_200_)
  );
  num_of_ones_7 \deep_l:44.sum0  (
    .i_clk(i_clk),
    .i_data(s_hamming_l[119:96]),
    .i_dval(s_valid_in[86]),
    .i_rst(i_rst),
    .o_data(ghdl_gen_203_),
    .o_dval(ghdl_gen_202_)
  );
  num_of_ones_7 \deep_l:45.sum0  (
    .i_clk(i_clk),
    .i_data(s_hamming_l[95:72]),
    .i_dval(s_valid_in[88]),
    .i_rst(i_rst),
    .o_data(ghdl_gen_205_),
    .o_dval(ghdl_gen_204_)
  );
  num_of_ones_7 \deep_l:46.sum0  (
    .i_clk(i_clk),
    .i_data(s_hamming_l[71:48]),
    .i_dval(s_valid_in[90]),
    .i_rst(i_rst),
    .o_data(ghdl_gen_207_),
    .o_dval(ghdl_gen_206_)
  );
  num_of_ones_7 \deep_l:47.sum0  (
    .i_clk(i_clk),
    .i_data(s_hamming_l[47:24]),
    .i_dval(s_valid_in[92]),
    .i_rst(i_rst),
    .o_data(ghdl_gen_209_),
    .o_dval(ghdl_gen_208_)
  );
  num_of_ones_7 \deep_l:48.sum0  (
    .i_clk(i_clk),
    .i_data(s_hamming_l[23:0]),
    .i_dval(s_valid_in[94]),
    .i_rst(i_rst),
    .o_data(ghdl_gen_211_),
    .o_dval(ghdl_gen_210_)
  );
  num_of_ones_7 \deep_l:5.sum0  (
    .i_clk(i_clk),
    .i_data(s_hamming_l[1055:1032]),
    .i_dval(s_valid_in[8]),
    .i_rst(i_rst),
    .o_data(ghdl_gen_125_),
    .o_dval(ghdl_gen_124_)
  );
  num_of_ones_7 \deep_l:6.sum0  (
    .i_clk(i_clk),
    .i_data(s_hamming_l[1031:1008]),
    .i_dval(s_valid_in[10]),
    .i_rst(i_rst),
    .o_data(ghdl_gen_127_),
    .o_dval(ghdl_gen_126_)
  );
  num_of_ones_7 \deep_l:7.sum0  (
    .i_clk(i_clk),
    .i_data(s_hamming_l[1007:984]),
    .i_dval(s_valid_in[12]),
    .i_rst(i_rst),
    .o_data(ghdl_gen_129_),
    .o_dval(ghdl_gen_128_)
  );
  num_of_ones_7 \deep_l:8.sum0  (
    .i_clk(i_clk),
    .i_data(s_hamming_l[983:960]),
    .i_dval(s_valid_in[14]),
    .i_rst(i_rst),
    .o_data(ghdl_gen_131_),
    .o_dval(ghdl_gen_130_)
  );
  num_of_ones_7 \deep_l:9.sum0  (
    .i_clk(i_clk),
    .i_data(s_hamming_l[959:936]),
    .i_dval(s_valid_in[16]),
    .i_rst(i_rst),
    .o_data(ghdl_gen_133_),
    .o_dval(ghdl_gen_132_)
  );
  window_sum_13_384_7 \win_l:1.suma  (
    .i_clk(i_clk),
    .i_data_h(s_phamming_h[239:235]),
    .i_data_l(s_phamming_l[239:235]),
    .i_dval(s_valid_l[0]),
    .i_rst(i_rst),
    .o_data(ghdl_gen_309_),
    .o_dval(ghdl_gen_308_)
  );
  window_sum_13_384_7 \win_l:10.suma  (
    .i_clk(i_clk),
    .i_data_h(s_phamming_h[194:190]),
    .i_data_l(s_phamming_l[194:190]),
    .i_dval(s_valid_l[9]),
    .i_rst(i_rst),
    .o_data(ghdl_gen_327_),
    .o_dval(ghdl_gen_326_)
  );
  window_sum_13_384_7 \win_l:11.suma  (
    .i_clk(i_clk),
    .i_data_h(s_phamming_h[189:185]),
    .i_data_l(s_phamming_l[189:185]),
    .i_dval(s_valid_l[10]),
    .i_rst(i_rst),
    .o_data(ghdl_gen_329_),
    .o_dval(ghdl_gen_328_)
  );
  window_sum_13_384_7 \win_l:12.suma  (
    .i_clk(i_clk),
    .i_data_h(s_phamming_h[184:180]),
    .i_data_l(s_phamming_l[184:180]),
    .i_dval(s_valid_l[11]),
    .i_rst(i_rst),
    .o_data(ghdl_gen_331_),
    .o_dval(ghdl_gen_330_)
  );
  window_sum_13_384_7 \win_l:13.suma  (
    .i_clk(i_clk),
    .i_data_h(s_phamming_h[179:175]),
    .i_data_l(s_phamming_l[179:175]),
    .i_dval(s_valid_l[12]),
    .i_rst(i_rst),
    .o_data(ghdl_gen_333_),
    .o_dval(ghdl_gen_332_)
  );
  window_sum_13_384_7 \win_l:14.suma  (
    .i_clk(i_clk),
    .i_data_h(s_phamming_h[174:170]),
    .i_data_l(s_phamming_l[174:170]),
    .i_dval(s_valid_l[13]),
    .i_rst(i_rst),
    .o_data(ghdl_gen_335_),
    .o_dval(ghdl_gen_334_)
  );
  window_sum_13_384_7 \win_l:15.suma  (
    .i_clk(i_clk),
    .i_data_h(s_phamming_h[169:165]),
    .i_data_l(s_phamming_l[169:165]),
    .i_dval(s_valid_l[14]),
    .i_rst(i_rst),
    .o_data(ghdl_gen_337_),
    .o_dval(ghdl_gen_336_)
  );
  window_sum_13_384_7 \win_l:16.suma  (
    .i_clk(i_clk),
    .i_data_h(s_phamming_h[164:160]),
    .i_data_l(s_phamming_l[164:160]),
    .i_dval(s_valid_l[15]),
    .i_rst(i_rst),
    .o_data(ghdl_gen_339_),
    .o_dval(ghdl_gen_338_)
  );
  window_sum_13_384_7 \win_l:17.suma  (
    .i_clk(i_clk),
    .i_data_h(s_phamming_h[159:155]),
    .i_data_l(s_phamming_l[159:155]),
    .i_dval(s_valid_l[16]),
    .i_rst(i_rst),
    .o_data(ghdl_gen_341_),
    .o_dval(ghdl_gen_340_)
  );
  window_sum_13_384_7 \win_l:18.suma  (
    .i_clk(i_clk),
    .i_data_h(s_phamming_h[154:150]),
    .i_data_l(s_phamming_l[154:150]),
    .i_dval(s_valid_l[17]),
    .i_rst(i_rst),
    .o_data(ghdl_gen_343_),
    .o_dval(ghdl_gen_342_)
  );
  window_sum_13_384_7 \win_l:19.suma  (
    .i_clk(i_clk),
    .i_data_h(s_phamming_h[149:145]),
    .i_data_l(s_phamming_l[149:145]),
    .i_dval(s_valid_l[18]),
    .i_rst(i_rst),
    .o_data(ghdl_gen_345_),
    .o_dval(ghdl_gen_344_)
  );
  window_sum_13_384_7 \win_l:2.suma  (
    .i_clk(i_clk),
    .i_data_h(s_phamming_h[234:230]),
    .i_data_l(s_phamming_l[234:230]),
    .i_dval(s_valid_l[1]),
    .i_rst(i_rst),
    .o_data(ghdl_gen_311_),
    .o_dval(ghdl_gen_310_)
  );
  window_sum_13_384_7 \win_l:20.suma  (
    .i_clk(i_clk),
    .i_data_h(s_phamming_h[144:140]),
    .i_data_l(s_phamming_l[144:140]),
    .i_dval(s_valid_l[19]),
    .i_rst(i_rst),
    .o_data(ghdl_gen_347_),
    .o_dval(ghdl_gen_346_)
  );
  window_sum_13_384_7 \win_l:21.suma  (
    .i_clk(i_clk),
    .i_data_h(s_phamming_h[139:135]),
    .i_data_l(s_phamming_l[139:135]),
    .i_dval(s_valid_l[20]),
    .i_rst(i_rst),
    .o_data(ghdl_gen_349_),
    .o_dval(ghdl_gen_348_)
  );
  window_sum_13_384_7 \win_l:22.suma  (
    .i_clk(i_clk),
    .i_data_h(s_phamming_h[134:130]),
    .i_data_l(s_phamming_l[134:130]),
    .i_dval(s_valid_l[21]),
    .i_rst(i_rst),
    .o_data(ghdl_gen_351_),
    .o_dval(ghdl_gen_350_)
  );
  window_sum_13_384_7 \win_l:23.suma  (
    .i_clk(i_clk),
    .i_data_h(s_phamming_h[129:125]),
    .i_data_l(s_phamming_l[129:125]),
    .i_dval(s_valid_l[22]),
    .i_rst(i_rst),
    .o_data(ghdl_gen_353_),
    .o_dval(ghdl_gen_352_)
  );
  window_sum_13_384_7 \win_l:24.suma  (
    .i_clk(i_clk),
    .i_data_h(s_phamming_h[124:120]),
    .i_data_l(s_phamming_l[124:120]),
    .i_dval(s_valid_l[23]),
    .i_rst(i_rst),
    .o_data(ghdl_gen_355_),
    .o_dval(ghdl_gen_354_)
  );
  window_sum_13_384_7 \win_l:25.suma  (
    .i_clk(i_clk),
    .i_data_h(s_phamming_h[119:115]),
    .i_data_l(s_phamming_l[119:115]),
    .i_dval(s_valid_l[24]),
    .i_rst(i_rst),
    .o_data(ghdl_gen_357_),
    .o_dval(ghdl_gen_356_)
  );
  window_sum_13_384_7 \win_l:26.suma  (
    .i_clk(i_clk),
    .i_data_h(s_phamming_h[114:110]),
    .i_data_l(s_phamming_l[114:110]),
    .i_dval(s_valid_l[25]),
    .i_rst(i_rst),
    .o_data(ghdl_gen_359_),
    .o_dval(ghdl_gen_358_)
  );
  window_sum_13_384_7 \win_l:27.suma  (
    .i_clk(i_clk),
    .i_data_h(s_phamming_h[109:105]),
    .i_data_l(s_phamming_l[109:105]),
    .i_dval(s_valid_l[26]),
    .i_rst(i_rst),
    .o_data(ghdl_gen_361_),
    .o_dval(ghdl_gen_360_)
  );
  window_sum_13_384_7 \win_l:28.suma  (
    .i_clk(i_clk),
    .i_data_h(s_phamming_h[104:100]),
    .i_data_l(s_phamming_l[104:100]),
    .i_dval(s_valid_l[27]),
    .i_rst(i_rst),
    .o_data(ghdl_gen_363_),
    .o_dval(ghdl_gen_362_)
  );
  window_sum_13_384_7 \win_l:29.suma  (
    .i_clk(i_clk),
    .i_data_h(s_phamming_h[99:95]),
    .i_data_l(s_phamming_l[99:95]),
    .i_dval(s_valid_l[28]),
    .i_rst(i_rst),
    .o_data(ghdl_gen_365_),
    .o_dval(ghdl_gen_364_)
  );
  window_sum_13_384_7 \win_l:3.suma  (
    .i_clk(i_clk),
    .i_data_h(s_phamming_h[229:225]),
    .i_data_l(s_phamming_l[229:225]),
    .i_dval(s_valid_l[2]),
    .i_rst(i_rst),
    .o_data(ghdl_gen_313_),
    .o_dval(ghdl_gen_312_)
  );
  window_sum_13_384_7 \win_l:30.suma  (
    .i_clk(i_clk),
    .i_data_h(s_phamming_h[94:90]),
    .i_data_l(s_phamming_l[94:90]),
    .i_dval(s_valid_l[29]),
    .i_rst(i_rst),
    .o_data(ghdl_gen_367_),
    .o_dval(ghdl_gen_366_)
  );
  window_sum_13_384_7 \win_l:31.suma  (
    .i_clk(i_clk),
    .i_data_h(s_phamming_h[89:85]),
    .i_data_l(s_phamming_l[89:85]),
    .i_dval(s_valid_l[30]),
    .i_rst(i_rst),
    .o_data(ghdl_gen_369_),
    .o_dval(ghdl_gen_368_)
  );
  window_sum_13_384_7 \win_l:32.suma  (
    .i_clk(i_clk),
    .i_data_h(s_phamming_h[84:80]),
    .i_data_l(s_phamming_l[84:80]),
    .i_dval(s_valid_l[31]),
    .i_rst(i_rst),
    .o_data(ghdl_gen_371_),
    .o_dval(ghdl_gen_370_)
  );
  window_sum_13_384_7 \win_l:33.suma  (
    .i_clk(i_clk),
    .i_data_h(s_phamming_h[79:75]),
    .i_data_l(s_phamming_l[79:75]),
    .i_dval(s_valid_l[32]),
    .i_rst(i_rst),
    .o_data(ghdl_gen_373_),
    .o_dval(ghdl_gen_372_)
  );
  window_sum_13_384_7 \win_l:34.suma  (
    .i_clk(i_clk),
    .i_data_h(s_phamming_h[74:70]),
    .i_data_l(s_phamming_l[74:70]),
    .i_dval(s_valid_l[33]),
    .i_rst(i_rst),
    .o_data(ghdl_gen_375_),
    .o_dval(ghdl_gen_374_)
  );
  window_sum_13_384_7 \win_l:35.suma  (
    .i_clk(i_clk),
    .i_data_h(s_phamming_h[69:65]),
    .i_data_l(s_phamming_l[69:65]),
    .i_dval(s_valid_l[34]),
    .i_rst(i_rst),
    .o_data(ghdl_gen_377_),
    .o_dval(ghdl_gen_376_)
  );
  window_sum_13_384_7 \win_l:36.suma  (
    .i_clk(i_clk),
    .i_data_h(s_phamming_h[64:60]),
    .i_data_l(s_phamming_l[64:60]),
    .i_dval(s_valid_l[35]),
    .i_rst(i_rst),
    .o_data(ghdl_gen_379_),
    .o_dval(ghdl_gen_378_)
  );
  window_sum_13_384_7 \win_l:37.suma  (
    .i_clk(i_clk),
    .i_data_h(s_phamming_h[59:55]),
    .i_data_l(s_phamming_l[59:55]),
    .i_dval(s_valid_l[36]),
    .i_rst(i_rst),
    .o_data(ghdl_gen_381_),
    .o_dval(ghdl_gen_380_)
  );
  window_sum_13_384_7 \win_l:38.suma  (
    .i_clk(i_clk),
    .i_data_h(s_phamming_h[54:50]),
    .i_data_l(s_phamming_l[54:50]),
    .i_dval(s_valid_l[37]),
    .i_rst(i_rst),
    .o_data(ghdl_gen_383_),
    .o_dval(ghdl_gen_382_)
  );
  window_sum_13_384_7 \win_l:39.suma  (
    .i_clk(i_clk),
    .i_data_h(s_phamming_h[49:45]),
    .i_data_l(s_phamming_l[49:45]),
    .i_dval(s_valid_l[38]),
    .i_rst(i_rst),
    .o_data(ghdl_gen_385_),
    .o_dval(ghdl_gen_384_)
  );
  window_sum_13_384_7 \win_l:4.suma  (
    .i_clk(i_clk),
    .i_data_h(s_phamming_h[224:220]),
    .i_data_l(s_phamming_l[224:220]),
    .i_dval(s_valid_l[3]),
    .i_rst(i_rst),
    .o_data(ghdl_gen_315_),
    .o_dval(ghdl_gen_314_)
  );
  window_sum_13_384_7 \win_l:40.suma  (
    .i_clk(i_clk),
    .i_data_h(s_phamming_h[44:40]),
    .i_data_l(s_phamming_l[44:40]),
    .i_dval(s_valid_l[39]),
    .i_rst(i_rst),
    .o_data(ghdl_gen_387_),
    .o_dval(ghdl_gen_386_)
  );
  window_sum_13_384_7 \win_l:41.suma  (
    .i_clk(i_clk),
    .i_data_h(s_phamming_h[39:35]),
    .i_data_l(s_phamming_l[39:35]),
    .i_dval(s_valid_l[40]),
    .i_rst(i_rst),
    .o_data(ghdl_gen_389_),
    .o_dval(ghdl_gen_388_)
  );
  window_sum_13_384_7 \win_l:42.suma  (
    .i_clk(i_clk),
    .i_data_h(s_phamming_h[34:30]),
    .i_data_l(s_phamming_l[34:30]),
    .i_dval(s_valid_l[41]),
    .i_rst(i_rst),
    .o_data(ghdl_gen_391_),
    .o_dval(ghdl_gen_390_)
  );
  window_sum_13_384_7 \win_l:43.suma  (
    .i_clk(i_clk),
    .i_data_h(s_phamming_h[29:25]),
    .i_data_l(s_phamming_l[29:25]),
    .i_dval(s_valid_l[42]),
    .i_rst(i_rst),
    .o_data(ghdl_gen_393_),
    .o_dval(ghdl_gen_392_)
  );
  window_sum_13_384_7 \win_l:44.suma  (
    .i_clk(i_clk),
    .i_data_h(s_phamming_h[24:20]),
    .i_data_l(s_phamming_l[24:20]),
    .i_dval(s_valid_l[43]),
    .i_rst(i_rst),
    .o_data(ghdl_gen_395_),
    .o_dval(ghdl_gen_394_)
  );
  window_sum_13_384_7 \win_l:45.suma  (
    .i_clk(i_clk),
    .i_data_h(s_phamming_h[19:15]),
    .i_data_l(s_phamming_l[19:15]),
    .i_dval(s_valid_l[44]),
    .i_rst(i_rst),
    .o_data(ghdl_gen_397_),
    .o_dval(ghdl_gen_396_)
  );
  window_sum_13_384_7 \win_l:46.suma  (
    .i_clk(i_clk),
    .i_data_h(s_phamming_h[14:10]),
    .i_data_l(s_phamming_l[14:10]),
    .i_dval(s_valid_l[45]),
    .i_rst(i_rst),
    .o_data(ghdl_gen_399_),
    .o_dval(ghdl_gen_398_)
  );
  window_sum_13_384_7 \win_l:47.suma  (
    .i_clk(i_clk),
    .i_data_h(s_phamming_h[9:5]),
    .i_data_l(s_phamming_l[9:5]),
    .i_dval(s_valid_l[46]),
    .i_rst(i_rst),
    .o_data(ghdl_gen_401_),
    .o_dval(ghdl_gen_400_)
  );
  window_sum_13_384_7 \win_l:48.suma  (
    .i_clk(i_clk),
    .i_data_h(s_phamming_h[4:0]),
    .i_data_l(s_phamming_l[4:0]),
    .i_dval(s_valid_l[47]),
    .i_rst(i_rst),
    .o_data(ghdl_gen_403_),
    .o_dval(ghdl_gen_402_)
  );
  window_sum_13_384_7 \win_l:5.suma  (
    .i_clk(i_clk),
    .i_data_h(s_phamming_h[219:215]),
    .i_data_l(s_phamming_l[219:215]),
    .i_dval(s_valid_l[4]),
    .i_rst(i_rst),
    .o_data(ghdl_gen_317_),
    .o_dval(ghdl_gen_316_)
  );
  window_sum_13_384_7 \win_l:6.suma  (
    .i_clk(i_clk),
    .i_data_h(s_phamming_h[214:210]),
    .i_data_l(s_phamming_l[214:210]),
    .i_dval(s_valid_l[5]),
    .i_rst(i_rst),
    .o_data(ghdl_gen_319_),
    .o_dval(ghdl_gen_318_)
  );
  window_sum_13_384_7 \win_l:7.suma  (
    .i_clk(i_clk),
    .i_data_h(s_phamming_h[209:205]),
    .i_data_l(s_phamming_l[209:205]),
    .i_dval(s_valid_l[6]),
    .i_rst(i_rst),
    .o_data(ghdl_gen_321_),
    .o_dval(ghdl_gen_320_)
  );
  window_sum_13_384_7 \win_l:8.suma  (
    .i_clk(i_clk),
    .i_data_h(s_phamming_h[204:200]),
    .i_data_l(s_phamming_l[204:200]),
    .i_dval(s_valid_l[7]),
    .i_rst(i_rst),
    .o_data(ghdl_gen_323_),
    .o_dval(ghdl_gen_322_)
  );
  window_sum_13_384_7 \win_l:9.suma  (
    .i_clk(i_clk),
    .i_data_h(s_phamming_h[199:195]),
    .i_data_l(s_phamming_l[199:195]),
    .i_dval(s_valid_l[8]),
    .i_rst(i_rst),
    .o_data(ghdl_gen_325_),
    .o_dval(ghdl_gen_324_)
  );
  assign s_valid_l = { ghdl_gen_210_, ghdl_gen_208_, ghdl_gen_206_, ghdl_gen_204_, ghdl_gen_202_, ghdl_gen_200_, ghdl_gen_198_, ghdl_gen_196_, ghdl_gen_194_, ghdl_gen_192_, ghdl_gen_190_, ghdl_gen_188_, ghdl_gen_186_, ghdl_gen_184_, ghdl_gen_182_, ghdl_gen_180_, ghdl_gen_178_, ghdl_gen_176_, ghdl_gen_174_, ghdl_gen_172_, ghdl_gen_170_, ghdl_gen_168_, ghdl_gen_166_, ghdl_gen_164_, ghdl_gen_162_, ghdl_gen_160_, ghdl_gen_158_, ghdl_gen_156_, ghdl_gen_154_, ghdl_gen_152_, ghdl_gen_150_, ghdl_gen_148_, ghdl_gen_146_, ghdl_gen_144_, ghdl_gen_142_, ghdl_gen_140_, ghdl_gen_138_, ghdl_gen_136_, ghdl_gen_134_, ghdl_gen_132_, ghdl_gen_130_, ghdl_gen_128_, ghdl_gen_126_, ghdl_gen_124_, ghdl_gen_122_, ghdl_gen_120_, ghdl_gen_118_, ghdl_gen_116_ };
  assign s_valid_w = { ghdl_gen_402_, ghdl_gen_400_, ghdl_gen_398_, ghdl_gen_396_, ghdl_gen_394_, ghdl_gen_392_, ghdl_gen_390_, ghdl_gen_388_, ghdl_gen_386_, ghdl_gen_384_, ghdl_gen_382_, ghdl_gen_380_, ghdl_gen_378_, ghdl_gen_376_, ghdl_gen_374_, ghdl_gen_372_, ghdl_gen_370_, ghdl_gen_368_, ghdl_gen_366_, ghdl_gen_364_, ghdl_gen_362_, ghdl_gen_360_, ghdl_gen_358_, ghdl_gen_356_, ghdl_gen_354_, ghdl_gen_352_, ghdl_gen_350_, ghdl_gen_348_, ghdl_gen_346_, ghdl_gen_344_, ghdl_gen_342_, ghdl_gen_340_, ghdl_gen_338_, ghdl_gen_336_, ghdl_gen_334_, ghdl_gen_332_, ghdl_gen_330_, ghdl_gen_328_, ghdl_gen_326_, ghdl_gen_324_, ghdl_gen_322_, ghdl_gen_320_, ghdl_gen_318_, ghdl_gen_316_, ghdl_gen_314_, ghdl_gen_312_, ghdl_gen_310_, ghdl_gen_308_ };
  assign s_valid_in = ghdl_gen_786_;
  assign s_valid_inh = ghdl_gen_787_;
  assign slide_window_ll = ghdl_gen_789_;
  assign slide_window_lh = ghdl_gen_791_;
  assign slide_window_rl = ghdl_gen_793_;
  assign slide_window_rh = ghdl_gen_795_;
  assign s_hamming_l = { ghdl_gen_020_, ghdl_gen_022_, ghdl_gen_024_, ghdl_gen_026_, ghdl_gen_028_, ghdl_gen_030_, ghdl_gen_032_, ghdl_gen_034_, ghdl_gen_036_, ghdl_gen_038_, ghdl_gen_040_, ghdl_gen_042_, ghdl_gen_044_, ghdl_gen_046_, ghdl_gen_048_, ghdl_gen_050_, ghdl_gen_052_, ghdl_gen_054_, ghdl_gen_056_, ghdl_gen_058_, ghdl_gen_060_, ghdl_gen_062_, ghdl_gen_064_, ghdl_gen_066_, ghdl_gen_068_, ghdl_gen_070_, ghdl_gen_072_, ghdl_gen_074_, ghdl_gen_076_, ghdl_gen_078_, ghdl_gen_080_, ghdl_gen_082_, ghdl_gen_084_, ghdl_gen_086_, ghdl_gen_088_, ghdl_gen_090_, ghdl_gen_092_, ghdl_gen_094_, ghdl_gen_096_, ghdl_gen_098_, ghdl_gen_100_, ghdl_gen_102_, ghdl_gen_104_, ghdl_gen_106_, ghdl_gen_108_, ghdl_gen_110_, ghdl_gen_112_, ghdl_gen_114_ };
  assign s_hamming_h = { ghdl_gen_021_, ghdl_gen_023_, ghdl_gen_025_, ghdl_gen_027_, ghdl_gen_029_, ghdl_gen_031_, ghdl_gen_033_, ghdl_gen_035_, ghdl_gen_037_, ghdl_gen_039_, ghdl_gen_041_, ghdl_gen_043_, ghdl_gen_045_, ghdl_gen_047_, ghdl_gen_049_, ghdl_gen_051_, ghdl_gen_053_, ghdl_gen_055_, ghdl_gen_057_, ghdl_gen_059_, ghdl_gen_061_, ghdl_gen_063_, ghdl_gen_065_, ghdl_gen_067_, ghdl_gen_069_, ghdl_gen_071_, ghdl_gen_073_, ghdl_gen_075_, ghdl_gen_077_, ghdl_gen_079_, ghdl_gen_081_, ghdl_gen_083_, ghdl_gen_085_, ghdl_gen_087_, ghdl_gen_089_, ghdl_gen_091_, ghdl_gen_093_, ghdl_gen_095_, ghdl_gen_097_, ghdl_gen_099_, ghdl_gen_101_, ghdl_gen_103_, ghdl_gen_105_, ghdl_gen_107_, ghdl_gen_109_, ghdl_gen_111_, ghdl_gen_113_, ghdl_gen_115_ };
  assign s_phamming_l = { ghdl_gen_117_, ghdl_gen_119_, ghdl_gen_121_, ghdl_gen_123_, ghdl_gen_125_, ghdl_gen_127_, ghdl_gen_129_, ghdl_gen_131_, ghdl_gen_133_, ghdl_gen_135_, ghdl_gen_137_, ghdl_gen_139_, ghdl_gen_141_, ghdl_gen_143_, ghdl_gen_145_, ghdl_gen_147_, ghdl_gen_149_, ghdl_gen_151_, ghdl_gen_153_, ghdl_gen_155_, ghdl_gen_157_, ghdl_gen_159_, ghdl_gen_161_, ghdl_gen_163_, ghdl_gen_165_, ghdl_gen_167_, ghdl_gen_169_, ghdl_gen_171_, ghdl_gen_173_, ghdl_gen_175_, ghdl_gen_177_, ghdl_gen_179_, ghdl_gen_181_, ghdl_gen_183_, ghdl_gen_185_, ghdl_gen_187_, ghdl_gen_189_, ghdl_gen_191_, ghdl_gen_193_, ghdl_gen_195_, ghdl_gen_197_, ghdl_gen_199_, ghdl_gen_201_, ghdl_gen_203_, ghdl_gen_205_, ghdl_gen_207_, ghdl_gen_209_, ghdl_gen_211_ };
  assign s_phamming_h = { ghdl_gen_213_, ghdl_gen_215_, ghdl_gen_217_, ghdl_gen_219_, ghdl_gen_221_, ghdl_gen_223_, ghdl_gen_225_, ghdl_gen_227_, ghdl_gen_229_, ghdl_gen_231_, ghdl_gen_233_, ghdl_gen_235_, ghdl_gen_237_, ghdl_gen_239_, ghdl_gen_241_, ghdl_gen_243_, ghdl_gen_245_, ghdl_gen_247_, ghdl_gen_249_, ghdl_gen_251_, ghdl_gen_253_, ghdl_gen_255_, ghdl_gen_257_, ghdl_gen_259_, ghdl_gen_261_, ghdl_gen_263_, ghdl_gen_265_, ghdl_gen_267_, ghdl_gen_269_, ghdl_gen_271_, ghdl_gen_273_, ghdl_gen_275_, ghdl_gen_277_, ghdl_gen_279_, ghdl_gen_281_, ghdl_gen_283_, ghdl_gen_285_, ghdl_gen_287_, ghdl_gen_289_, ghdl_gen_291_, ghdl_gen_293_, ghdl_gen_295_, ghdl_gen_297_, ghdl_gen_299_, ghdl_gen_301_, ghdl_gen_303_, ghdl_gen_305_, ghdl_gen_307_ };
  assign s_sum_w = { ghdl_gen_309_, ghdl_gen_311_, ghdl_gen_313_, ghdl_gen_315_, ghdl_gen_317_, ghdl_gen_319_, ghdl_gen_321_, ghdl_gen_323_, ghdl_gen_325_, ghdl_gen_327_, ghdl_gen_329_, ghdl_gen_331_, ghdl_gen_333_, ghdl_gen_335_, ghdl_gen_337_, ghdl_gen_339_, ghdl_gen_341_, ghdl_gen_343_, ghdl_gen_345_, ghdl_gen_347_, ghdl_gen_349_, ghdl_gen_351_, ghdl_gen_353_, ghdl_gen_355_, ghdl_gen_357_, ghdl_gen_359_, ghdl_gen_361_, ghdl_gen_363_, ghdl_gen_365_, ghdl_gen_367_, ghdl_gen_369_, ghdl_gen_371_, ghdl_gen_373_, ghdl_gen_375_, ghdl_gen_377_, ghdl_gen_379_, ghdl_gen_381_, ghdl_gen_383_, ghdl_gen_385_, ghdl_gen_387_, ghdl_gen_389_, ghdl_gen_391_, ghdl_gen_393_, ghdl_gen_395_, ghdl_gen_397_, ghdl_gen_399_, ghdl_gen_401_, ghdl_gen_403_ };
  assign costo = ghdl_gen_796_;
  assign dispa = ghdl_gen_797_;
  assign cmpcosto = { 12'hzzz, ghdl_gen_404_, ghdl_gen_406_, ghdl_gen_408_, ghdl_gen_410_, ghdl_gen_412_, ghdl_gen_414_, ghdl_gen_416_, ghdl_gen_418_, ghdl_gen_420_, ghdl_gen_422_, ghdl_gen_424_, ghdl_gen_426_, ghdl_gen_428_, ghdl_gen_430_, ghdl_gen_432_, ghdl_gen_434_, ghdl_gen_436_, ghdl_gen_438_, ghdl_gen_440_, ghdl_gen_442_, ghdl_gen_444_, ghdl_gen_446_, ghdl_gen_448_, ghdl_gen_450_, ghdl_gen_452_, ghdl_gen_454_, ghdl_gen_456_, ghdl_gen_458_, ghdl_gen_460_, ghdl_gen_462_, ghdl_gen_464_, ghdl_gen_466_, ghdl_gen_468_, ghdl_gen_470_, ghdl_gen_472_, ghdl_gen_474_, ghdl_gen_476_, ghdl_gen_478_, ghdl_gen_480_, ghdl_gen_482_, ghdl_gen_484_, ghdl_gen_486_, ghdl_gen_488_, ghdl_gen_490_, ghdl_gen_492_, ghdl_gen_494_, ghdl_gen_496_ };
  assign cmpdispa = { 6'hzz, ghdl_gen_405_, ghdl_gen_407_, ghdl_gen_409_, ghdl_gen_411_, ghdl_gen_413_, ghdl_gen_415_, ghdl_gen_417_, ghdl_gen_419_, ghdl_gen_421_, ghdl_gen_423_, ghdl_gen_425_, ghdl_gen_427_, ghdl_gen_429_, ghdl_gen_431_, ghdl_gen_433_, ghdl_gen_435_, ghdl_gen_437_, ghdl_gen_439_, ghdl_gen_441_, ghdl_gen_443_, ghdl_gen_445_, ghdl_gen_447_, ghdl_gen_449_, ghdl_gen_451_, ghdl_gen_453_, ghdl_gen_455_, ghdl_gen_457_, ghdl_gen_459_, ghdl_gen_461_, ghdl_gen_463_, ghdl_gen_465_, ghdl_gen_467_, ghdl_gen_469_, ghdl_gen_471_, ghdl_gen_473_, ghdl_gen_475_, ghdl_gen_477_, ghdl_gen_479_, ghdl_gen_481_, ghdl_gen_483_, ghdl_gen_485_, ghdl_gen_487_, ghdl_gen_489_, ghdl_gen_491_, ghdl_gen_493_, ghdl_gen_495_, ghdl_gen_497_ };
  assign costol = { ghdl_gen_798_, ghdl_gen_782_ };
  assign dispal = { ghdl_gen_799_, ghdl_gen_783_ };
  assign cmpcostol = { 12'hzzz, ghdl_gen_593_, ghdl_gen_595_, ghdl_gen_597_, ghdl_gen_599_, ghdl_gen_601_, ghdl_gen_603_, ghdl_gen_605_, ghdl_gen_607_, ghdl_gen_609_, ghdl_gen_611_, ghdl_gen_613_, ghdl_gen_615_, ghdl_gen_617_, ghdl_gen_619_, ghdl_gen_621_, ghdl_gen_623_, ghdl_gen_625_, ghdl_gen_627_, ghdl_gen_629_, ghdl_gen_631_, ghdl_gen_633_, ghdl_gen_635_, ghdl_gen_637_, ghdl_gen_639_, ghdl_gen_641_, ghdl_gen_643_, ghdl_gen_645_, ghdl_gen_647_, ghdl_gen_649_, ghdl_gen_651_, ghdl_gen_653_, ghdl_gen_655_, ghdl_gen_657_, ghdl_gen_659_, ghdl_gen_661_, ghdl_gen_663_, ghdl_gen_665_, ghdl_gen_667_, ghdl_gen_669_, ghdl_gen_671_, ghdl_gen_673_, ghdl_gen_675_, ghdl_gen_677_, ghdl_gen_679_, ghdl_gen_681_, ghdl_gen_683_, ghdl_gen_685_ };
  assign cmpdispal = { 6'hzz, ghdl_gen_594_, ghdl_gen_596_, ghdl_gen_598_, ghdl_gen_600_, ghdl_gen_602_, ghdl_gen_604_, ghdl_gen_606_, ghdl_gen_608_, ghdl_gen_610_, ghdl_gen_612_, ghdl_gen_614_, ghdl_gen_616_, ghdl_gen_618_, ghdl_gen_620_, ghdl_gen_622_, ghdl_gen_624_, ghdl_gen_626_, ghdl_gen_628_, ghdl_gen_630_, ghdl_gen_632_, ghdl_gen_634_, ghdl_gen_636_, ghdl_gen_638_, ghdl_gen_640_, ghdl_gen_642_, ghdl_gen_644_, ghdl_gen_646_, ghdl_gen_648_, ghdl_gen_650_, ghdl_gen_652_, ghdl_gen_654_, ghdl_gen_656_, ghdl_gen_658_, ghdl_gen_660_, ghdl_gen_662_, ghdl_gen_664_, ghdl_gen_666_, ghdl_gen_668_, ghdl_gen_670_, ghdl_gen_672_, ghdl_gen_674_, ghdl_gen_676_, ghdl_gen_678_, ghdl_gen_680_, ghdl_gen_682_, ghdl_gen_684_, ghdl_gen_686_ };
  assign delay_reg = ghdl_gen_801_;
  assign \8106.v_valid_in  = ghdl_gen_007_;
  assign \8130.v_valid_in  = ghdl_gen_015_;
  assign \8130.count  = ghdl_gen_019_;
  assign o_dval = ghdl_gen_802_;
  assign o_data_l = ghdl_gen_803_;
  assign o_data_r = ghdl_gen_804_;
endmodule

module window_sum_13_384_7(i_clk, i_rst, i_data_l, i_data_h, i_dval, o_dval, o_data);
  wire ghdl_gen_00_;
  wire [31:0] ghdl_gen_01_;
  wire [31:0] ghdl_gen_02_;
  wire ghdl_gen_03_;
  wire ghdl_gen_04_;
  wire [31:0] ghdl_gen_05_;
  wire ghdl_gen_06_;
  wire [31:0] ghdl_gen_07_;
  wire ghdl_gen_08_;
  wire ghdl_gen_09_;
  wire ghdl_gen_10_;
  wire [31:0] ghdl_gen_11_;
  wire ghdl_gen_12_;
  wire ghdl_gen_13_;
  wire ghdl_gen_14_;
  wire [12:0] ghdl_gen_15_;
  reg [12:0] ghdl_gen_16_ = 13'h0000;
  wire [3455:0] ghdl_gen_17_;
  reg [3455:0] ghdl_gen_18_;
  wire [116:0] ghdl_gen_19_;
  reg [116:0] ghdl_gen_20_;
  wire [31:0] ghdl_gen_21_;
  reg [31:0] ghdl_gen_22_;
  wire [31:0] ghdl_gen_23_;
  reg [31:0] ghdl_gen_24_;
  wire [31:0] ghdl_gen_25_;
  reg [31:0] ghdl_gen_26_;
  wire [31:0] ghdl_gen_27_;
  reg [31:0] ghdl_gen_28_;
  wire [31:0] ghdl_gen_29_;
  reg [31:0] ghdl_gen_30_;
  wire [31:0] ghdl_gen_31_;
  reg [31:0] ghdl_gen_32_;
  reg ghdl_gen_33_;
  wire [12:0] \11369.counter ;
  input i_clk;
  wire i_clk;
  input [4:0] i_data_h;
  wire [4:0] i_data_h;
  input [4:0] i_data_l;
  wire [4:0] i_data_l;
  input i_dval;
  wire i_dval;
  input i_rst;
  wire i_rst;
  output [11:0] o_data;
  wire [11:0] o_data;
  output o_dval;
  wire o_dval;
  wire [3455:0] s_col_line;
  wire [31:0] s_input_col;
  wire [31:0] s_input_col_w;
  wire [116:0] s_row_win;
  wire [31:0] s_tab_1;
  wire [31:0] s_tab_2;
  wire [31:0] s_tab_3;
  wire [31:0] s_tab_4;
  wire [31:0] s_tmp_add_1;
  assign ghdl_gen_00_ = ~ i_rst;
  assign ghdl_gen_01_ = { 27'h0000000, s_input_col[4:0] } - { 27'h0000000, s_input_col_w[4:0] };
  assign ghdl_gen_02_ = { 23'h000000, s_col_line[8:0] } + { s_tab_1[8], s_tab_1[8], s_tab_1[8], s_tab_1[8], s_tab_1[8], s_tab_1[8], s_tab_1[8], s_tab_1[8], s_tab_1[8], s_tab_1[8], s_tab_1[8], s_tab_1[8], s_tab_1[8], s_tab_1[8], s_tab_1[8], s_tab_1[8], s_tab_1[8], s_tab_1[8], s_tab_1[8], s_tab_1[8], s_tab_1[8], s_tab_1[8], s_tab_1[8], s_tab_1[8:0] };
  assign ghdl_gen_03_ = ~ i_rst;
  assign ghdl_gen_04_ = ~ i_rst;
  assign ghdl_gen_05_ = { 23'h000000, s_tab_2[8:0] } - { 23'h000000, s_row_win[8:0] };
  assign ghdl_gen_06_ = ~ i_rst;
  assign ghdl_gen_07_ = { s_tab_3[9], s_tab_3[9], s_tab_3[9], s_tab_3[9], s_tab_3[9], s_tab_3[9], s_tab_3[9], s_tab_3[9], s_tab_3[9], s_tab_3[9], s_tab_3[9], s_tab_3[9], s_tab_3[9], s_tab_3[9], s_tab_3[9], s_tab_3[9], s_tab_3[9], s_tab_3[9], s_tab_3[9], s_tab_3[9], s_tab_3[9], s_tab_3[9], s_tab_3[9:0] } + { 19'h00000, s_tab_4[12:0] };
  assign ghdl_gen_08_ = ~ i_rst;
  assign ghdl_gen_09_ = ~ i_rst;
  assign ghdl_gen_10_ = $signed({ 19'h00000, \11369.counter  }) < $signed(32'd2314);
  assign ghdl_gen_11_ = { 19'h00000, \11369.counter  } + 32'd1;
  assign ghdl_gen_12_ = ghdl_gen_10_ ? 1'h0 : 1'h1;
  assign ghdl_gen_13_ = i_dval ? ghdl_gen_12_ : 1'h0;
  assign ghdl_gen_14_ = i_dval & ghdl_gen_10_;
  assign ghdl_gen_15_ = ghdl_gen_14_ ? ghdl_gen_11_[12:0] : \11369.counter ;
  always @(posedge i_clk, posedge ghdl_gen_09_)
    if (ghdl_gen_09_) ghdl_gen_16_ <= 13'h0000;
    else ghdl_gen_16_ <= ghdl_gen_15_;
  assign ghdl_gen_17_ = i_dval ? { s_tmp_add_1[8:0], s_col_line[3455:9] } : s_col_line;
  always @(posedge i_clk, posedge ghdl_gen_08_)
    if (ghdl_gen_08_) ghdl_gen_18_ <= 3456'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    else ghdl_gen_18_ <= ghdl_gen_17_;
  assign ghdl_gen_19_ = i_dval ? { s_tab_2[8:0], s_row_win[116:9] } : s_row_win;
  always @(posedge i_clk, posedge ghdl_gen_08_)
    if (ghdl_gen_08_) ghdl_gen_20_ <= 117'h000000000000000000000000000000;
    else ghdl_gen_20_ <= ghdl_gen_19_;
  assign ghdl_gen_21_ = i_dval ? { 27'h0000000, i_data_l } : s_input_col;
  always @(posedge i_clk, posedge ghdl_gen_00_)
    if (ghdl_gen_00_) ghdl_gen_22_ <= 32'd0;
    else ghdl_gen_22_ <= ghdl_gen_21_;
  assign ghdl_gen_23_ = i_dval ? { 27'h0000000, i_data_h } : s_input_col_w;
  always @(posedge i_clk, posedge ghdl_gen_00_)
    if (ghdl_gen_00_) ghdl_gen_24_ <= 32'd0;
    else ghdl_gen_24_ <= ghdl_gen_23_;
  assign ghdl_gen_25_ = i_dval ? ghdl_gen_01_ : s_tab_1;
  always @(posedge i_clk, posedge ghdl_gen_00_)
    if (ghdl_gen_00_) ghdl_gen_26_ <= 32'd0;
    else ghdl_gen_26_ <= ghdl_gen_25_;
  assign ghdl_gen_27_ = i_dval ? s_tmp_add_1 : s_tab_2;
  always @(posedge i_clk, posedge ghdl_gen_03_)
    if (ghdl_gen_03_) ghdl_gen_28_ <= 32'd0;
    else ghdl_gen_28_ <= ghdl_gen_27_;
  assign ghdl_gen_29_ = i_dval ? ghdl_gen_05_ : s_tab_3;
  always @(posedge i_clk, posedge ghdl_gen_04_)
    if (ghdl_gen_04_) ghdl_gen_30_ <= 32'd0;
    else ghdl_gen_30_ <= ghdl_gen_29_;
  assign ghdl_gen_31_ = i_dval ? ghdl_gen_07_ : s_tab_4;
  always @(posedge i_clk, posedge ghdl_gen_06_)
    if (ghdl_gen_06_) ghdl_gen_32_ <= 32'd0;
    else ghdl_gen_32_ <= ghdl_gen_31_;
  always @(posedge i_clk, posedge ghdl_gen_09_)
    if (ghdl_gen_09_) ghdl_gen_33_ <= 1'h0;
    else ghdl_gen_33_ <= ghdl_gen_13_;
  assign s_col_line = ghdl_gen_18_;
  assign s_row_win = ghdl_gen_20_;
  assign s_input_col = ghdl_gen_22_;
  assign s_input_col_w = ghdl_gen_24_;
  assign s_tab_1 = ghdl_gen_26_;
  assign s_tab_2 = ghdl_gen_28_;
  assign s_tab_3 = ghdl_gen_30_;
  assign s_tab_4 = ghdl_gen_32_;
  assign s_tmp_add_1 = ghdl_gen_02_;
  assign \11369.counter  = ghdl_gen_16_;
  assign o_dval = ghdl_gen_33_;
  assign o_data = s_tab_4[11:0];
endmodule
