=====
SETUP
64.478
19.681
84.159
clk_ibuf
0.000
0.982
pico/picorv32_core/instr_slli_s0
1.226
1.684
pico/picorv32_core/n6428_s0
5.484
6.110
pico/picorv32_core/pcpi_valid_s13
7.427
8.053
pico/picorv32_core/pcpi_valid_s5
8.874
9.973
pico/picorv32_core/pcpi_valid_s14
11.773
12.595
pico/picorv32_core/n7461_s7
15.889
16.711
pico/picorv32_core/n7461_s6
18.649
19.681
pico/picorv32_core/reg_out_19_s0
19.681
=====
SETUP
64.886
19.273
84.159
clk_ibuf
0.000
0.982
pico/picorv32_core/instr_slli_s0
1.226
1.684
pico/picorv32_core/n6428_s0
5.484
6.110
pico/picorv32_core/pcpi_valid_s13
7.427
8.053
pico/picorv32_core/pcpi_valid_s5
8.874
9.973
pico/picorv32_core/pcpi_valid_s4
11.437
12.536
pico/picorv32_core/cpu_state.cpu_state_ld_rs1_s7
14.028
15.060
pico/picorv32_core/n7213_s21
16.856
17.955
pico/picorv32_core/n7214_s21
18.451
19.273
pico/picorv32_core/cpu_state.cpu_state_ldmem_s6
19.273
=====
SETUP
65.099
19.060
84.159
clk_ibuf
0.000
0.982
pico/picorv32_core/instr_slli_s0
1.226
1.684
pico/picorv32_core/n6428_s0
5.484
6.110
pico/picorv32_core/pcpi_valid_s13
7.427
8.053
pico/picorv32_core/pcpi_valid_s5
8.874
9.973
pico/picorv32_core/pcpi_valid_s4
11.437
12.536
pico/picorv32_core/cpu_state.cpu_state_ld_rs1_s7
14.028
15.060
pico/picorv32_core/n7211_s21
16.856
17.955
pico/picorv32_core/n7212_s20
17.961
19.060
pico/picorv32_core/cpu_state.cpu_state_shift_s4
19.060
=====
SETUP
65.122
19.036
84.159
clk_ibuf
0.000
0.982
pico/picorv32_core/instr_slli_s0
1.226
1.684
pico/picorv32_core/n6428_s0
5.484
6.110
pico/picorv32_core/pcpi_valid_s13
7.427
8.053
pico/picorv32_core/pcpi_valid_s5
8.874
9.973
pico/picorv32_core/pcpi_valid_s14
11.773
12.595
pico/picorv32_core/n7450_s7
15.244
16.066
pico/picorv32_core/n7450_s6
18.004
19.036
pico/picorv32_core/reg_out_30_s0
19.036
=====
SETUP
65.371
18.788
84.159
clk_ibuf
0.000
0.982
pico/picorv32_core/instr_slli_s0
1.226
1.684
pico/picorv32_core/n6428_s0
5.484
6.110
pico/picorv32_core/pcpi_valid_s13
7.427
8.053
pico/picorv32_core/pcpi_valid_s5
8.874
9.973
pico/picorv32_core/pcpi_valid_s4
11.437
12.536
pico/picorv32_core/cpu_state.cpu_state_ld_rs1_s7
14.028
15.060
pico/picorv32_core/n7213_s21
16.856
17.955
pico/picorv32_core/n7213_s20
17.966
18.788
pico/picorv32_core/cpu_state.cpu_state_stmem_s4
18.788
=====
SETUP
65.387
18.772
84.159
clk_ibuf
0.000
0.982
pico/picorv32_core/instr_slli_s0
1.226
1.684
pico/picorv32_core/n6428_s0
5.484
6.110
pico/picorv32_core/pcpi_valid_s13
7.427
8.053
pico/picorv32_core/pcpi_valid_s5
8.874
9.973
pico/picorv32_core/pcpi_valid_s14
11.773
12.595
pico/picorv32_core/n7464_s7
15.187
16.219
pico/picorv32_core/n7464_s6
17.673
18.772
pico/picorv32_core/reg_out_16_s0
18.772
=====
SETUP
65.540
18.619
84.159
clk_ibuf
0.000
0.982
pico/picorv32_core/instr_slli_s0
1.226
1.684
pico/picorv32_core/n6428_s0
5.484
6.110
pico/picorv32_core/pcpi_valid_s13
7.427
8.053
pico/picorv32_core/pcpi_valid_s5
8.874
9.973
pico/picorv32_core/pcpi_valid_s14
11.773
12.595
pico/picorv32_core/n7449_s7
15.244
16.066
pico/picorv32_core/n7449_s6
17.520
18.619
pico/picorv32_core/reg_out_31_s0
18.619
=====
SETUP
65.577
18.582
84.159
clk_ibuf
0.000
0.982
pico/picorv32_core/instr_slli_s0
1.226
1.684
pico/picorv32_core/n6428_s0
5.484
6.110
pico/picorv32_core/pcpi_valid_s13
7.427
8.053
pico/picorv32_core/pcpi_valid_s5
8.874
9.973
pico/picorv32_core/pcpi_valid_s4
11.437
12.536
pico/picorv32_core/n7478_s11
14.034
14.660
pico/picorv32_core/n7478_s8
16.280
17.341
pico/picorv32_core/n7478_s6
17.760
18.582
pico/picorv32_core/reg_out_2_s0
18.582
=====
SETUP
65.618
18.541
84.159
clk_ibuf
0.000
0.982
pico/picorv32_core/latched_stalu_s2
1.226
1.684
pico/picorv32_core/cpuregs_wrdata_24_s1
5.127
6.159
pico/picorv32_core/n5533_s1
8.757
9.579
pico/picorv32_core/n5764_s5
11.694
12.726
pico/picorv32_core/n5761_s5
13.547
14.646
pico/picorv32_core/n5762_s2
14.657
15.756
pico/picorv32_core/n5762_s1
16.891
17.713
pico/picorv32_core/n5762_s0
17.719
18.541
pico/picorv32_core/reg_next_pc_30_s0
18.541
=====
SETUP
65.649
18.509
84.159
clk_ibuf
0.000
0.982
pico/picorv32_core/instr_slli_s0
1.226
1.684
pico/picorv32_core/n6428_s0
5.484
6.110
pico/picorv32_core/pcpi_valid_s13
7.427
8.053
pico/picorv32_core/pcpi_valid_s5
8.874
9.973
pico/picorv32_core/pcpi_valid_s14
11.773
12.595
pico/picorv32_core/n7463_s7
15.023
16.122
pico/picorv32_core/n7463_s6
17.410
18.509
pico/picorv32_core/reg_out_17_s0
18.509
=====
SETUP
65.746
18.413
84.159
clk_ibuf
0.000
0.982
pico/picorv32_core/instr_slli_s0
1.226
1.684
pico/picorv32_core/n6428_s0
5.484
6.110
pico/picorv32_core/pcpi_valid_s13
7.427
8.053
pico/picorv32_core/pcpi_valid_s5
8.874
9.973
pico/picorv32_core/pcpi_valid_s14
11.773
12.595
pico/picorv32_core/n7451_s7
14.750
15.376
pico/picorv32_core/n7451_s6
17.314
18.413
pico/picorv32_core/reg_out_29_s0
18.413
=====
SETUP
65.878
18.281
84.159
clk_ibuf
0.000
0.982
pico/picorv32_core/instr_slli_s0
1.226
1.684
pico/picorv32_core/n6428_s0
5.484
6.110
pico/picorv32_core/pcpi_valid_s13
7.427
8.053
pico/picorv32_core/pcpi_valid_s5
8.874
9.973
pico/picorv32_core/pcpi_valid_s14
11.773
12.595
pico/picorv32_core/n7459_s7
14.932
15.558
pico/picorv32_core/n7459_s6
17.182
18.281
pico/picorv32_core/reg_out_21_s0
18.281
=====
SETUP
65.986
18.173
84.159
clk_ibuf
0.000
0.982
pico/picorv32_core/latched_stalu_s2
1.226
1.684
pico/picorv32_core/cpuregs_wrdata_24_s1
5.127
6.159
pico/picorv32_core/n5533_s1
8.757
9.579
pico/picorv32_core/n5764_s5
11.694
12.726
pico/picorv32_core/n5761_s5
13.547
14.646
pico/picorv32_core/n5761_s2
14.657
15.756
pico/picorv32_core/n5761_s1
16.246
17.345
pico/picorv32_core/n5761_s0
17.351
18.173
pico/picorv32_core/reg_next_pc_31_s0
18.173
=====
SETUP
66.014
18.501
84.515
clk_ibuf
0.000
0.982
pico/picorv32_core/reg_pc_2_s0
1.226
1.684
pico/picorv32_core/cpuregs_wrdata_6_s2
2.499
3.598
pico/picorv32_core/cpuregs_wrdata_9_s2
4.739
5.771
pico/picorv32_core/cpuregs_wrdata_12_s2
6.272
7.298
pico/picorv32_core/cpuregs_wrdata_15_s2
7.725
8.351
pico/picorv32_core/cpuregs_wrdata_18_s2
8.367
9.466
pico/picorv32_core/cpuregs_wrdata_20_s2
10.957
11.583
pico/picorv32_core/cpuregs_wrdata_20_s0
11.589
12.688
pico/picorv32_core/cpuregs_cpuregs_0_0_s0
18.501
=====
SETUP
66.027
18.132
84.159
clk_ibuf
0.000
0.982
pico/picorv32_core/cpuregs_n5226_CEAREG_G[0]_s0
1.226
1.684
pico/picorv32_core/n7218_s26
6.559
7.585
pico/picorv32_core/n7218_s24
8.004
8.806
pico/picorv32_core/n7218_s19
9.225
10.257
pico/picorv32_core/n7252_s14
12.541
13.573
pico/picorv32_core/n7252_s13
14.712
15.744
pico/picorv32_core/n7252_s12
17.033
18.132
pico/picorv32_core/reg_op1_13_s0
18.132
=====
SETUP
66.049
18.110
84.159
clk_ibuf
0.000
0.982
pico/picorv32_core/instr_slli_s0
1.226
1.684
pico/picorv32_core/n6428_s0
5.484
6.110
pico/picorv32_core/pcpi_valid_s13
7.427
8.053
pico/picorv32_core/pcpi_valid_s5
8.874
9.973
pico/picorv32_core/pcpi_valid_s14
11.773
12.595
pico/picorv32_core/n7457_s7
14.932
15.558
pico/picorv32_core/n7457_s6
17.011
18.110
pico/picorv32_core/reg_out_23_s0
18.110
=====
SETUP
66.105
18.411
84.515
clk_ibuf
0.000
0.982
pico/picorv32_core/cpuregs_n5226_CEAREG_G[0]_s0
1.226
1.684
pico/picorv32_core/n7378_s15
6.559
7.585
pico/picorv32_core/n7378_s14
8.004
9.065
pico/picorv32_core/n7378_s11
9.484
10.583
pico/picorv32_core/n7382_s8
12.901
13.933
pico/picorv32_core/n7382_s7
16.041
16.843
pico/picorv32_core/reg_sh_0_s2
18.411
=====
SETUP
66.137
18.022
84.159
clk_ibuf
0.000
0.982
pico/picorv32_core/instr_slli_s0
1.226
1.684
pico/picorv32_core/n6428_s0
5.484
6.110
pico/picorv32_core/pcpi_valid_s13
7.427
8.053
pico/picorv32_core/pcpi_valid_s5
8.874
9.973
pico/picorv32_core/pcpi_valid_s14
11.773
12.595
pico/picorv32_core/n7462_s7
14.885
15.707
pico/picorv32_core/n7462_s6
16.990
18.022
pico/picorv32_core/reg_out_18_s0
18.022
=====
SETUP
66.181
17.978
84.159
clk_ibuf
0.000
0.982
pico/picorv32_core/cpuregs_n5226_CEAREG_G[0]_s0
1.226
1.684
pico/picorv32_core/n7218_s26
6.559
7.585
pico/picorv32_core/n7218_s24
8.004
8.806
pico/picorv32_core/n7218_s19
9.225
10.257
pico/picorv32_core/n7248_s14
11.923
12.955
pico/picorv32_core/n7248_s13
14.910
15.536
pico/picorv32_core/n7248_s12
17.156
17.978
pico/picorv32_core/reg_op1_15_s0
17.978
=====
SETUP
66.213
17.946
84.159
clk_ibuf
0.000
0.982
pico/picorv32_core/instr_slli_s0
1.226
1.684
pico/picorv32_core/n6428_s0
5.484
6.110
pico/picorv32_core/pcpi_valid_s13
7.427
8.053
pico/picorv32_core/pcpi_valid_s5
8.874
9.973
pico/picorv32_core/pcpi_valid_s4
11.437
12.536
pico/picorv32_core/n7477_s11
14.039
15.065
pico/picorv32_core/n7477_s8
15.483
16.109
pico/picorv32_core/n7477_s6
16.914
17.946
pico/picorv32_core/reg_out_3_s0
17.946
=====
SETUP
66.228
17.931
84.159
clk_ibuf
0.000
0.982
pico/picorv32_core/instr_slli_s0
1.226
1.684
pico/picorv32_core/n6428_s0
5.484
6.110
pico/picorv32_core/pcpi_valid_s13
7.427
8.053
pico/picorv32_core/pcpi_valid_s5
8.874
9.973
pico/picorv32_core/pcpi_valid_s4
11.437
12.536
pico/picorv32_core/n7479_s11
14.039
15.071
pico/picorv32_core/n7479_s8
15.875
16.501
pico/picorv32_core/n7479_s6
17.305
17.931
pico/picorv32_core/reg_out_1_s0
17.931
=====
SETUP
66.236
17.923
84.159
clk_ibuf
0.000
0.982
pico/picorv32_core/cpuregs_n5226_CEAREG_G[0]_s0
1.226
1.684
pico/picorv32_core/n7218_s26
6.559
7.585
pico/picorv32_core/n7218_s24
8.004
8.806
pico/picorv32_core/n7218_s19
9.225
10.257
pico/picorv32_core/n7270_s14
12.269
13.368
pico/picorv32_core/n7270_s13
14.987
16.086
pico/picorv32_core/n7270_s12
16.891
17.923
pico/picorv32_core/reg_op1_4_s0
17.923
=====
SETUP
66.260
17.899
84.159
clk_ibuf
0.000
0.982
pico/picorv32_core/instr_slli_s0
1.226
1.684
pico/picorv32_core/n6428_s0
5.484
6.110
pico/picorv32_core/pcpi_valid_s13
7.427
8.053
pico/picorv32_core/pcpi_valid_s5
8.874
9.973
pico/picorv32_core/pcpi_valid_s4
11.437
12.536
pico/picorv32_core/n7465_s7
14.519
15.618
pico/picorv32_core/n7465_s6
17.077
17.899
pico/picorv32_core/reg_out_15_s0
17.899
=====
SETUP
66.283
17.876
84.159
clk_ibuf
0.000
0.982
pico/picorv32_core/instr_slli_s0
1.226
1.684
pico/picorv32_core/n6428_s0
5.484
6.110
pico/picorv32_core/pcpi_valid_s13
7.427
8.053
pico/picorv32_core/pcpi_valid_s5
8.874
9.973
pico/picorv32_core/pcpi_valid_s4
11.437
12.536
pico/picorv32_core/n7473_s11
13.870
14.969
pico/picorv32_core/n7473_s8
16.422
17.048
pico/picorv32_core/n7473_s6
17.054
17.876
pico/picorv32_core/reg_out_7_s0
17.876
=====
SETUP
66.308
18.207
84.515
clk_ibuf
0.000
0.982
pico/picorv32_core/cpuregs_n5226_CEAREG_G[0]_s0
1.226
1.684
pico/picorv32_core/n7378_s15
6.559
7.585
pico/picorv32_core/n7378_s14
8.004
9.065
pico/picorv32_core/n7378_s11
9.484
10.583
pico/picorv32_core/n7379_s8
12.069
13.101
pico/picorv32_core/n7379_s6
15.529
16.590
pico/picorv32_core/reg_sh_3_s1
18.207
=====
HOLD
0.318
1.362
1.044
clk_ibuf
0.000
0.844
uart1/txf_wb_write_s0
1.029
1.362
uart1/txfifo/fifo_fifo_0_0_s0
1.362
=====
HOLD
0.318
1.362
1.044
clk_ibuf
0.000
0.844
uart1/txf_wb_write_s0
1.029
1.362
uart1/txfifo/fifo_fifo_0_0_s
1.362
=====
HOLD
0.318
1.362
1.044
clk_ibuf
0.000
0.844
uart1/rx/o_wr_s0
1.029
1.362
uart1/rxfifo/fifo_fifo_0_0_s0
1.362
=====
HOLD
0.318
1.362
1.044
clk_ibuf
0.000
0.844
uart1/rx/o_wr_s0
1.029
1.362
uart1/rxfifo/fifo_fifo_0_0_s
1.362
=====
HOLD
0.432
1.621
1.189
clk_ibuf
0.000
0.844
wbbus/o_saddr_11_s0
1.029
1.362
prg_ram/ram0/ram_ram_0_5_s
1.621
=====
HOLD
0.506
1.610
1.104
clk_ibuf
0.000
0.844
uart1/txfifo/r_first_8_s0
1.029
1.362
uart1/txfifo/fifo_fifo_0_0_s0
1.610
=====
HOLD
0.524
1.628
1.104
clk_ibuf
0.000
0.844
wbbus/o_saddr_11_s0
1.029
1.362
prg_ram/ram0/ram_ram_0_5_s
1.628
=====
HOLD
0.532
1.636
1.104
clk_ibuf
0.000
0.844
uart1/txfifo/r_first_7_s0
1.029
1.362
uart1/txfifo/fifo_fifo_0_0_s0
1.636
=====
HOLD
0.557
1.601
1.044
clk_ibuf
0.000
0.844
uart1/rxf_rc_latch_s0
1.029
1.362
uart1/rxf_wb_read_s0
1.601
=====
HOLD
0.592
1.635
1.044
clk_ibuf
0.000
0.844
uart1/r_wb_addr_1_s0
1.029
1.362
uart1/o_wb_data_24_s0
1.635
=====
HOLD
0.595
1.639
1.044
clk_ibuf
0.000
0.844
uart1/r_wb_addr_1_s0
1.029
1.362
uart1/o_wb_data_21_s0
1.639
=====
HOLD
0.595
1.639
1.044
clk_ibuf
0.000
0.844
uart1/r_wb_addr_1_s0
1.029
1.362
uart1/o_wb_data_27_s0
1.639
=====
HOLD
0.684
1.873
1.189
clk_ibuf
0.000
0.844
wbbus/o_saddr_3_s0
1.029
1.362
prg_ram/ram0/ram_ram_0_3_s
1.873
=====
HOLD
0.708
1.737
1.029
clk_ibuf
0.000
0.844
pico/picorv32_core/reg_sh_4_s1
1.029
1.362
pico/picorv32_core/n7378_s5
1.365
1.737
pico/picorv32_core/reg_sh_4_s1
1.737
=====
HOLD
0.708
1.737
1.029
clk_ibuf
0.000
0.844
pico/picorv32_core/mem_wordsize_0_s0
1.029
1.362
pico/picorv32_core/n7020_s10
1.365
1.737
pico/picorv32_core/mem_wordsize_0_s0
1.737
=====
HOLD
0.708
1.737
1.029
clk_ibuf
0.000
0.844
uart1/rx/baud_counter_1_s0
1.029
1.362
uart1/rx/n797_s0
1.365
1.737
uart1/rx/baud_counter_1_s0
1.737
=====
HOLD
0.708
1.737
1.029
clk_ibuf
0.000
0.844
uart1/rx/baud_counter_15_s0
1.029
1.362
uart1/rx/n783_s0
1.365
1.737
uart1/rx/baud_counter_15_s0
1.737
=====
HOLD
0.708
1.737
1.029
clk_ibuf
0.000
0.844
uart1/rx/baud_counter_27_s0
1.029
1.362
uart1/rx/n771_s0
1.365
1.737
uart1/rx/baud_counter_27_s0
1.737
=====
HOLD
0.708
1.737
1.029
clk_ibuf
0.000
0.844
uart1/rx/calc_parity_s0
1.029
1.362
uart1/rx/n434_s0
1.365
1.737
uart1/rx/calc_parity_s0
1.737
=====
HOLD
0.708
1.737
1.029
clk_ibuf
0.000
0.844
uart1/r_rx_perr_s1
1.029
1.362
uart1/n150_s1
1.365
1.737
uart1/r_rx_perr_s1
1.737
=====
HOLD
0.708
1.737
1.029
clk_ibuf
0.000
0.844
wbbus/DECODE_REQUEST[0].iskid/LOGIC.r_valid_s5
1.029
1.362
wbbus/DECODE_REQUEST[0].iskid/n8_s3
1.365
1.737
wbbus/DECODE_REQUEST[0].iskid/LOGIC.r_valid_s5
1.737
=====
HOLD
0.709
1.738
1.029
clk_ibuf
0.000
0.844
pico/picorv32_core/pcpi_mul/mul_waiting_s4
1.029
1.362
pico/picorv32_core/pcpi_mul/n690_s5
1.366
1.738
pico/picorv32_core/pcpi_mul/mul_waiting_s4
1.738
=====
HOLD
0.709
1.738
1.029
clk_ibuf
0.000
0.844
pico/picorv32_core/pcpi_mul/mul_counter_0_s0
1.029
1.362
pico/picorv32_core/pcpi_mul/n664_s5
1.366
1.738
pico/picorv32_core/pcpi_mul/mul_counter_0_s0
1.738
=====
HOLD
0.709
1.738
1.029
clk_ibuf
0.000
0.844
pico/picorv32_core/pcpi_timeout_counter_3_s1
1.029
1.362
pico/picorv32_core/n5275_s2
1.366
1.738
pico/picorv32_core/pcpi_timeout_counter_3_s1
1.738
=====
HOLD
0.709
1.738
1.029
clk_ibuf
0.000
0.844
pico/picorv32_core/cpu_state.cpu_state_exec_s4
1.029
1.362
pico/picorv32_core/n7211_s26
1.366
1.738
pico/picorv32_core/cpu_state.cpu_state_exec_s4
1.738
