# Generated by Yosys 0.9+2406 (git sha1 9ac3484, x86_64-conda_cos6-linux-gnu-gcc 1.24.0.133_b0863d8_dirty -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/root/anaconda3/conda-bld/yosys_1607410735049/work=/usr/local/src/conda/yosys-0.8.0_0003_e80fb742f_20201208_122808 -fdebug-prefix-map=/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda=/usr/local/src/conda-prefix -fPIC -Os)

.model Sd1
.inputs clock reset sequence_in
.outputs a b c d detector_out e f g
.subckt GND GND=$false
.subckt VCC VCC=$true
.subckt VCC VCC=$undef
.subckt CLOCK_CELL I_PAD=clock O_CLK=$auto$clkbufmap.cc:252:execute$1286.C
.cname $auto$clkbufmap.cc:252:execute$1286.clock
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:153.18-156.8"
.subckt GMUX_IP IP=$auto$clkbufmap.cc:252:execute$1286.C IS0=$false IZ=$auto$clkbufmap.cc:247:execute$1285
.cname $auto$clkbufmap.cc:252:execute$1286.gmux
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:158.15-162.8"
.subckt CLOCK_CELL I_PAD=reset O_CLK=$auto$clkbufmap.cc:252:execute$1291.C
.cname $auto$clkbufmap.cc:252:execute$1291.clock
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:153.18-156.8"
.subckt GMUX_IP IP=$auto$clkbufmap.cc:252:execute$1291.C IS0=$false IZ=$auto$clkbufmap.cc:247:execute$1290
.cname $auto$clkbufmap.cc:252:execute$1291.gmux
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:158.15-162.8"
.subckt BIDIR_CELL I_EN=$false O_DAT=$false O_EN=$true O_PAD_$out=a
.cname $iopadmap$Sd1.a
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8"
.param DS 0
.param ESEL 1
.param FIXHOLD 0
.param OSEL 1
.param WPD 0
.subckt BIDIR_CELL I_EN=$false O_DAT=$false O_EN=$true O_PAD_$out=b
.cname $iopadmap$Sd1.b
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8"
.param DS 0
.param ESEL 1
.param FIXHOLD 0
.param OSEL 1
.param WPD 0
.subckt BIDIR_CELL I_EN=$false O_DAT=$false O_EN=$true O_PAD_$out=c
.cname $iopadmap$Sd1.c
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8"
.param DS 0
.param ESEL 1
.param FIXHOLD 0
.param OSEL 1
.param WPD 0
.subckt BIDIR_CELL I_EN=$false O_DAT=$false O_EN=$true O_PAD_$out=d
.cname $iopadmap$Sd1.d
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8"
.param DS 0
.param ESEL 1
.param FIXHOLD 0
.param OSEL 1
.param WPD 0
.subckt BIDIR_CELL I_EN=$false O_DAT=$iopadmap$detector_out O_EN=$true O_PAD_$out=detector_out
.cname $iopadmap$Sd1.detector_out
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8"
.param DS 0
.param ESEL 1
.param FIXHOLD 0
.param OSEL 1
.param WPD 0
.subckt BIDIR_CELL I_EN=$false O_DAT=amy_jackson(2) O_EN=$true O_PAD_$out=e
.cname $iopadmap$Sd1.e
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8"
.param DS 0
.param ESEL 1
.param FIXHOLD 0
.param OSEL 1
.param WPD 0
.subckt BIDIR_CELL I_EN=$false O_DAT=amy_jackson(1) O_EN=$true O_PAD_$out=f
.cname $iopadmap$Sd1.f
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8"
.param DS 0
.param ESEL 1
.param FIXHOLD 0
.param OSEL 1
.param WPD 0
.subckt BIDIR_CELL I_EN=$false O_DAT=amy_jackson(0) O_EN=$true O_PAD_$out=g
.cname $iopadmap$Sd1.g
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8"
.param DS 0
.param ESEL 1
.param FIXHOLD 0
.param OSEL 1
.param WPD 0
.subckt BIDIR_CELL I_DAT=sequence_in_LUT3_I0.XA2 I_EN=$true I_PAD_$inp=sequence_in O_EN=$false
.cname $iopadmap$Sd1.sequence_in
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:43.9-50.8"
.param DS 0
.param ESEL 1
.param FIXHOLD 0
.param OSEL 1
.param WPD 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=$auto$clkbufmap.cc:247:execute$1285 QD=next_state(2) QEN=$true QRT=$auto$clkbufmap.cc:247:execute$1290 QST=$false QZ=sequence_in_LUT3_I0_I1_LUT2_O.XSL
.cname current_state_dffc_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/sd1/sd1.v:17.1-23.4|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=$auto$clkbufmap.cc:247:execute$1285 QD=next_state(1) QEN=$true QRT=$auto$clkbufmap.cc:247:execute$1290 QST=$false QZ=sequence_in_LUT3_I0.XAB
.cname current_state_dffc_Q_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/sd1/sd1.v:17.1-23.4|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=$auto$clkbufmap.cc:247:execute$1285 QD=next_state(0) QEN=$true QRT=$auto$clkbufmap.cc:247:execute$1290 QST=$false QZ=sequence_in_LUT3_I0_I1_LUT2_O.XAB
.cname current_state_dffc_Q_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/sd1/sd1.v:17.1-23.4|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=sequence_in_LUT3_I0.XAB XAB=sequence_in_LUT3_I0_I1_LUT2_O.XAB XB1=$false XB2=$false XSL=sequence_in_LUT3_I0_I1_LUT2_O.XSL XZ=$iopadmap$detector_out
.cname detector_out_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=next_state(0) XA2=next_state(0) XAB=next_state(2) XB1=$false XB2=next_state(0) XSL=next_state(1) XZ=amy_jackson(2)
.cname e_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=$false XA2=next_state(2) XAB=next_state(1) XB1=next_state(2) XB2=next_state(2) XSL=next_state(0) XZ=amy_jackson(1)
.cname f_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 1
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=next_state(1) XA2=next_state(1) XAB=next_state(0) XB1=next_state(1) XB2=$false XSL=next_state(2) XZ=amy_jackson(0)
.cname g_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 1
.param XBS1 1
.param XBS2 1
.subckt C_FRAG BA1=$false BA2=$false BAB=sequence_in_LUT3_I0_I1_LUT2_O.XSL BB1=$false BB2=$false BSL=sequence_in_LUT3_I0.XAB CZ=next_state(2) TA1=$false TA2=sequence_in_LUT3_I0.XA2 TAB=sequence_in_LUT3_I0_I1_LUT2_O.XSL TB1=$false TB2=$false TBS=sequence_in_LUT3_I0_I1_LUT2_O.XAB TSL=sequence_in_LUT3_I0.XAB
.cname next_state_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt T_FRAG TBS=$true XA1=sequence_in_LUT3_I0.XA2 XA2=$false XAB=next_state_mux4x0_Q_S1 XB1=$true XB2=next_state_mux4x0_Q_D(1) XSL=next_state_mux4x0_Q_S0 XZ=next_state(1)
.cname next_state_mux4x0_Q.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=next_state_mux4x0_Q_1_B XAB=next_state_mux4x0_Q_S1 XB1=next_state_mux4x0_Q_D(1) XB2=$true XSL=next_state_mux4x0_Q_S0 XZ=next_state(0)
.cname next_state_mux4x0_Q_1.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=sequence_in_LUT3_I0_I1_LUT2_O.XSL XB1=$true XB2=$true XSL=sequence_in_LUT3_I0.XAB XZ=next_state_mux4x0_Q_S0
.cname next_state_mux4x0_Q_S0_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=sequence_in_LUT3_I0_I1_LUT2_O.XAB XA2=sequence_in_LUT3_I0_I1_LUT2_O.XAB XAB=sequence_in_LUT3_I0_I1_LUT2_O.XSL XB1=$false XB2=sequence_in_LUT3_I0_I1_LUT2_O.XAB XSL=sequence_in_LUT3_I0.XAB XZ=next_state_mux4x0_Q_S1
.cname next_state_mux4x0_Q_S1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 1
.subckt F_FRAG F1=$true F2=$false FS=sequence_in_LUT3_I0.XA2 FZ=next_state_mux4x0_Q_D(1)
.cname sequence_in_LUT1_I0.f_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:485.10-490.4"
.subckt T_FRAG TBS=$true XA1=$false XA2=sequence_in_LUT3_I0.XA2 XAB=sequence_in_LUT3_I0.XAB XB1=$false XB2=$false XSL=sequence_in_LUT3_I0_I1 XZ=next_state_mux4x0_Q_1_B
.cname sequence_in_LUT3_I0.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=sequence_in_LUT3_I0_I1_LUT2_O.XAB XB1=$false XB2=$false XSL=sequence_in_LUT3_I0_I1_LUT2_O.XSL XZ=sequence_in_LUT3_I0_I1
.cname sequence_in_LUT3_I0_I1_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.names sequence_in_LUT3_I0_I1_LUT2_O.XAB current_state(0)
1 1
.names sequence_in_LUT3_I0.XAB current_state(1)
1 1
.names sequence_in_LUT3_I0_I1_LUT2_O.XSL current_state(2)
1 1
.names $false detector_out_LUT3_O.I0
1 1
.names $false detector_out_LUT3_O.I1
1 1
.names $false detector_out_LUT3_O.I2
1 1
.names $false detector_out_LUT3_O.O
1 1
.names $false detector_out_LUT3_O.XA1
1 1
.names sequence_in_LUT3_I0.XAB detector_out_LUT3_O.XA2
1 1
.names sequence_in_LUT3_I0_I1_LUT2_O.XAB detector_out_LUT3_O.XAB
1 1
.names $false detector_out_LUT3_O.XB1
1 1
.names $false detector_out_LUT3_O.XB2
1 1
.names sequence_in_LUT3_I0_I1_LUT2_O.XSL detector_out_LUT3_O.XSL
1 1
.names $false e_LUT3_O.I0
1 1
.names $false e_LUT3_O.I1
1 1
.names $false e_LUT3_O.I2
1 1
.names $false e_LUT3_O.O
1 1
.names next_state(0) e_LUT3_O.XA1
1 1
.names next_state(0) e_LUT3_O.XA2
1 1
.names next_state(2) e_LUT3_O.XAB
1 1
.names $false e_LUT3_O.XB1
1 1
.names next_state(0) e_LUT3_O.XB2
1 1
.names next_state(1) e_LUT3_O.XSL
1 1
.names $false f_LUT3_O.I0
1 1
.names $false f_LUT3_O.I1
1 1
.names $false f_LUT3_O.I2
1 1
.names $false f_LUT3_O.O
1 1
.names $false f_LUT3_O.XA1
1 1
.names next_state(2) f_LUT3_O.XA2
1 1
.names next_state(1) f_LUT3_O.XAB
1 1
.names next_state(2) f_LUT3_O.XB1
1 1
.names next_state(2) f_LUT3_O.XB2
1 1
.names next_state(0) f_LUT3_O.XSL
1 1
.names $false g_LUT3_O.I0
1 1
.names $false g_LUT3_O.I1
1 1
.names $false g_LUT3_O.I2
1 1
.names $false g_LUT3_O.O
1 1
.names next_state(1) g_LUT3_O.XA1
1 1
.names next_state(1) g_LUT3_O.XA2
1 1
.names next_state(0) g_LUT3_O.XAB
1 1
.names next_state(1) g_LUT3_O.XB1
1 1
.names $false g_LUT3_O.XB2
1 1
.names next_state(2) g_LUT3_O.XSL
1 1
.names $false next_state_LUT4_O.BA1
1 1
.names $false next_state_LUT4_O.BA2
1 1
.names sequence_in_LUT3_I0_I1_LUT2_O.XSL next_state_LUT4_O.BAB
1 1
.names $false next_state_LUT4_O.BB1
1 1
.names $false next_state_LUT4_O.BB2
1 1
.names sequence_in_LUT3_I0.XAB next_state_LUT4_O.BSL
1 1
.names $false next_state_LUT4_O.I0
1 1
.names $false next_state_LUT4_O.I1
1 1
.names $false next_state_LUT4_O.I2
1 1
.names $false next_state_LUT4_O.I3
1 1
.names $false next_state_LUT4_O.O
1 1
.names $false next_state_LUT4_O.TA1
1 1
.names sequence_in_LUT3_I0.XA2 next_state_LUT4_O.TA2
1 1
.names sequence_in_LUT3_I0_I1_LUT2_O.XSL next_state_LUT4_O.TAB
1 1
.names $false next_state_LUT4_O.TB1
1 1
.names $false next_state_LUT4_O.TB2
1 1
.names sequence_in_LUT3_I0_I1_LUT2_O.XAB next_state_LUT4_O.TBS
1 1
.names sequence_in_LUT3_I0.XAB next_state_LUT4_O.TSL
1 1
.names $false next_state_mux4x0_Q.A
1 1
.names $false next_state_mux4x0_Q.B
1 1
.names $false next_state_mux4x0_Q.C
1 1
.names $false next_state_mux4x0_Q.D
1 1
.names $false next_state_mux4x0_Q.Q
1 1
.names $false next_state_mux4x0_Q.S0
1 1
.names $false next_state_mux4x0_Q.S1
1 1
.names $false next_state_mux4x0_Q_1.A
1 1
.names $false next_state_mux4x0_Q_1.B
1 1
.names $false next_state_mux4x0_Q_1.C
1 1
.names $false next_state_mux4x0_Q_1.D
1 1
.names $false next_state_mux4x0_Q_1.Q
1 1
.names $false next_state_mux4x0_Q_1.S0
1 1
.names $false next_state_mux4x0_Q_1.S1
1 1
.names $true next_state_mux4x0_Q_D(0)
1 1
.names $false next_state_mux4x0_Q_S0_LUT2_O.I0
1 1
.names $false next_state_mux4x0_Q_S0_LUT2_O.I1
1 1
.names $false next_state_mux4x0_Q_S0_LUT2_O.O
1 1
.names $true next_state_mux4x0_Q_S0_LUT2_O.XA1
1 1
.names $false next_state_mux4x0_Q_S0_LUT2_O.XA2
1 1
.names sequence_in_LUT3_I0_I1_LUT2_O.XSL next_state_mux4x0_Q_S0_LUT2_O.XAB
1 1
.names $true next_state_mux4x0_Q_S0_LUT2_O.XB1
1 1
.names $true next_state_mux4x0_Q_S0_LUT2_O.XB2
1 1
.names sequence_in_LUT3_I0.XAB next_state_mux4x0_Q_S0_LUT2_O.XSL
1 1
.names $false next_state_mux4x0_Q_S1_LUT3_O.I0
1 1
.names $false next_state_mux4x0_Q_S1_LUT3_O.I1
1 1
.names $false next_state_mux4x0_Q_S1_LUT3_O.I2
1 1
.names $false next_state_mux4x0_Q_S1_LUT3_O.O
1 1
.names sequence_in_LUT3_I0_I1_LUT2_O.XAB next_state_mux4x0_Q_S1_LUT3_O.XA1
1 1
.names sequence_in_LUT3_I0_I1_LUT2_O.XAB next_state_mux4x0_Q_S1_LUT3_O.XA2
1 1
.names sequence_in_LUT3_I0_I1_LUT2_O.XSL next_state_mux4x0_Q_S1_LUT3_O.XAB
1 1
.names $false next_state_mux4x0_Q_S1_LUT3_O.XB1
1 1
.names sequence_in_LUT3_I0_I1_LUT2_O.XAB next_state_mux4x0_Q_S1_LUT3_O.XB2
1 1
.names sequence_in_LUT3_I0.XAB next_state_mux4x0_Q_S1_LUT3_O.XSL
1 1
.names $false sequence_in_LUT1_I0.I0
1 1
.names $false sequence_in_LUT1_I0.O
1 1
.names $false sequence_in_LUT3_I0.I0
1 1
.names $false sequence_in_LUT3_I0.I1
1 1
.names $false sequence_in_LUT3_I0.I2
1 1
.names $false sequence_in_LUT3_I0.O
1 1
.names $false sequence_in_LUT3_I0.XA1
1 1
.names $false sequence_in_LUT3_I0.XB1
1 1
.names $false sequence_in_LUT3_I0.XB2
1 1
.names sequence_in_LUT3_I0_I1 sequence_in_LUT3_I0.XSL
1 1
.names $false sequence_in_LUT3_I0_I1_LUT2_O.I0
1 1
.names $false sequence_in_LUT3_I0_I1_LUT2_O.I1
1 1
.names $false sequence_in_LUT3_I0_I1_LUT2_O.O
1 1
.names $true sequence_in_LUT3_I0_I1_LUT2_O.XA1
1 1
.names $false sequence_in_LUT3_I0_I1_LUT2_O.XA2
1 1
.names $false sequence_in_LUT3_I0_I1_LUT2_O.XB1
1 1
.names $false sequence_in_LUT3_I0_I1_LUT2_O.XB2
1 1
.end
