# This Month in PLCT: Issue 44 (April 1, 2023)

## Preface

In March, Ali's T-Head held the "Xuantie RISC-V Ecosystem Summit（玄铁 RISC-V 生态大会）" to great fan fare. The PLCT Lab and the TAISIER team attended the summit on behalf of the Software Institue. There, we demonstrated a RISC-V cluster based on the Nezha cores.

Our RUBYSDK also frequently appeared in partner keynotes, which was both an encouragement and a solemn reminder of our duties. The ISCAS started building the RUBYSDK since end of 2022. At present, we have assembled a development team, with the aim to provide RISC-V developers with a full-featured and turn-key development environment in the next three years. This year, we aim to offer hardware datasheets, firmware/software update, and debugging support for all available RISC-V development boards and modules. All these work will also incorporate the TASIER team's work on openEuler and other operating systems.

Let's hope for a fruitful spring month of April.

## Featured Items

- RISC-V porting work for Box64 is now underway.

## V8 for RISC-V

- Backporting upstream patches.
  - 4293541: [riscv] Enable the vector extension as default on simulator mode (https://chromium-review.googlesource.com/c/v8/v8/+/4293541)
  - 4297890: [riscv] Fix failed wasm-spec-tests/simd (https://chromium-review.googlesource.com/c/v8/v8/+/4297890)
  - 4296981: [riscv][wasm] Load isolate root from root register (https://chromium-review.googlesource.com/c/v8/v8/+/4296981)
  - 4311821: [riscv][liftoff] Emit less code for write barriers (https://chromium-review.googlesource.com/c/v8/v8/+/4311821)
  - 4312602: [riscv][wasm-gc] Inlining of very small wasm functions into JS (https://chromium-review.googlesource.com/c/v8/v8/+/4312602)
  - 4321798: [riscv][cleanup] Remove unused code for relocation (https://chromium-review.googlesource.com/c/v8/v8/+/4321798)
  - 4344114: [riscv] Remove the unused kOffHeapTrampolineRegister (https://chromium-review.googlesource.com/c/v8/v8/+/4344114)
  - 4347985: [riscv] Move data fields from InstructionStream to Code (https://chromium-review.googlesource.com/c/v8/v8/+/4347985)
  - 4348677: [riscv] Clean up api callback stack access (https://chromium-review.googlesource.com/c/v8/v8/+/4348677)
  - 4355044: [riscv] Allocate builtin Code objects in RO space (https://chromium-review.googlesource.com/c/v8/v8/+/4355044)
  - 4380614: [riscv][builtins] Link up various offset for api calls (https://chromium-review.googlesource.com/c/v8/v8/+/4380614)
  - 4305546: [riscv][simulator] Modify the error of the fsgnj64 (https://chromium-review.googlesource.com/c/v8/v8/+/4305546)
  - 4323700: [riscv] Remove duplicate source files in riscv architecture (https://chromium-review.googlesource.com/c/v8/v8/+/4323700)
  - 4351855: [riscv] Improve vslide instruction and test (https://chromium-review.googlesource.com/c/v8/v8/+/4351855)
- Performance optimisation.
  - 4307619: [riscv]Optimizations for jitless builds (https://chromium-review.googlesource.com/c/v8/v8/+/4307619)
- Chromium changes.
  - 4293162: [build] Add riscv config file (https://chromium-review.googlesource.com/c/chromium/src/+/4293162)

## OpenJDK Upstreaming (RV64)

- Upstreamed patches.
  - https://github.com/openjdk/jdk/pull/12849 (8303562: Remove obsolete comments in os::pd_attempt_reserve_memory_at)
  - https://github.com/openjdk/zgc/pull/16 (RISC-V: Only use conditional far branch in copy_memory for ZGC)
  - Added more RISC-V changes for JDK-8291555: https://github.com/openjdk/jdk/pull/10907/commits/0ad01c1d794bbbfbfef911c1ef4d8601f2e48302
- Reviewed patches.
  - https://github.com/openjdk/jdk/pull/12547 (8302368: [ZGC] Client build fails after JDK-8300255)
  - https://github.com/openjdk/jdk/pull/12553 (8302453: RISC-V: Add support for small width vector operations)
  - https://github.com/openjdk/jdk/pull/12616 (8302776: RISC-V: Fix typo CSR_INSTERT to CSR_INSTRET)
  - https://github.com/openjdk/jdk/pull/12670 (8302780: Add support for vectorized arraycopy GC barriers)
  - https://github.com/openjdk/jdk/pull/12753 (8303210: [linux, Windows] Enable UseSystemMemoryBarrier by default if possible)
  - https://github.com/openjdk/jdk/pull/12869 (8302976: C2 intrinsification of Float.floatToFloat16 and Float.float16ToFloat yields different result than the interpreter)
  - https://github.com/openjdk/jdk/pull/12950 (8303863: RISC-V: TestArrayStructs.java fails after JDK-8303604)
  - https://github.com/openjdk/jdk/pull/12969 (8303955: RISC-V: Factor out the tmp parameter from copy_memory and copy_memory_v)
  - https://github.com/openjdk/jdk/pull/13053 (8304293: RISC-V: JDK-8276799 missed atomic intrinsic support for C1)
  - https://github.com/openjdk/jdk/pull/13071 (8304387: Fix positions of shared static stubs / trampolines)
  - https://github.com/openjdk/jdk/pull/12551 (8302384: Handle hsdis out-of-bound logic for RISC-V)
  - https://github.com/openjdk/jdk/pull/12778 (8301995: Move invokedynamic resolution information out of ConstantPoolCacheEntry)
  - https://github.com/openjdk/jdk/pull/13202 (8305008: RISC-V: Factor out immediate checking functions from assembler_riscv.inline.hpp)
  - https://github.com/openjdk/jdk/pull/12324 (JDK-8301496: Replace NULL with nullptr in cpu/riscv)
- Backporting OpenJDK 17 changes.
  - Reviewed and merged 30 PRs: https://github.com/openjdk/riscv-port-jdk17u
  - Tier1-4 tested on SiFive Unmatched board (release build)
  - Tested non-trivial benchmark workloads: SPECjvm, SPECjbb, Renaissance, Dacapo, etc.
  - Daily builds are available: https://builds.shipilev.net/openjdk-jdk17-riscv

## OpenJDK Upstreaming (Zhang Dingli \[张定立\])

- Submitted and merged JDK-mainline patches.
  - [8301995: Move invokedynamic resolution information out of ConstantPoolCacheEntry (as co-authur)](https://github.com/openjdk/jdk/pull/12778)
  - [8305008: RISC-V: Factor out immediate checking functions from assembler_riscv.inline.hpp](https://github.com/openjdk/jdk/pull/13202)
- jdk17u backport.
  - [8290496: riscv: Fix build warnings-as-errors with GCC 11](https://github.com/openjdk/riscv-port-jdk17u/pull/2)
  - [8290164: compiler/runtime/TestConstantsInError.java fails on riscv](https://github.com/openjdk/riscv-port-jdk17u/pull/3)
  - [8285437: riscv: Fix MachNode size mismatch for MacroAssembler::verify_oops*](https://github.com/openjdk/riscv-port-jdk17u/pull/5)
  - [8287552: riscv: Fix comment typo in li64](https://github.com/openjdk/riscv-port-jdk17u/pull/7)
  - [8295926: RISC-V: C1: Fix LIRGenerator::do_LibmIntrinsic](https://github.com/openjdk/riscv-port-jdk17u/pull/10)
  - [8296448: RISC-V: Fix temp usages of heapbase register killed by MacroAssembler::en/decode_klass_not_null](https://github.com/openjdk/riscv-port-jdk17u/pull/12)
  - [8291893: riscv: remove fence.i used in user space](https://github.com/openjdk/riscv-port-jdk17u/pull/13)
  - [8301313: RISC-V: C2: assert(false) failed: bad AD file due to missing match rule](https://github.com/openjdk/riscv-port-jdk17u/pull/17)
  - [8299847: RISC-V: Improve PrintOptoAssembly output of CMoveI/L nodes](https://github.com/openjdk/riscv-port-jdk17u/pull/18)
  - [8300109: RISC-V: Improve code generation for MinI/MaxI nodes](https://github.com/openjdk/riscv-port-jdk17u/pull/25)
  - [8297715: RISC-V: C2: Use single-bit instructions from the Zbs extension](https://github.com/openjdk/riscv-port-jdk17u/pull/26)

## OpenJDK Upstreaming (Cao Gui \[曹贵\])

- Upstreamed patches.
  - [8301995: Move invokedynamic resolution information out of ConstantPoolCacheEntry (as co-authur)](https://github.com/openjdk/jdk/pull/12778)
- jdk17u backport.
  - [8293100: RISC-V: Need to save and restore callee-saved FloatRegisters in StubGenerator::generate_call_stub](https://github.com/openjdk/riscv-port-jdk17u/pull/4)
  - [8294083: RISC-V: Minimal build failed with --disable-precompiled-headers](https://github.com/openjdk/riscv-port-jdk17u/pull/6)
  - [8296771: RISC-V: C2: assert(false) failed: bad AD file](https://github.com/openjdk/riscv-port-jdk17u/pull/8)
  - [8287970: riscv: jdk/incubator/vector/*VectorTests failing](https://github.com/openjdk/riscv-port-jdk17u/pull/11)
  - [8291947: riscv: fail to build after JDK-8290840](https://github.com/openjdk/riscv-port-jdk17u/pull/15)
  - [8304293: RISC-V: JDK-8276799 missed atomic intrinsic support for C1](https://github.com/openjdk/riscv-port-jdk17u/pull/19)
  - [8297644: RISC-V: Compilation error when shenandoah is disabled](https://github.com/openjdk/riscv-port-jdk17u/pull/22)
  - [8305006: Use correct register in riscv_enc_fast_unlock()](https://github.com/openjdk/riscv-port-jdk17u/pull/27)

## OpenJDK8 Porting (Zhang Xiang \[章翔\])

- Upstreamed patches.
  - [Fix some errors about include](https://github.com/zhangxiang-plct/jdk8u/pull/304)
  - [Fix a type error for c1_LIRAssembler_riscv64.cpp](https://github.com/zhangxiang-plct/jdk8u/pull/305)
  - [Rebuild directory structure](https://github.com/zhangxiang-plct/jdk8u/pull/307)
  - [Fix SignatureHandlerGenerator](https://github.com/zhangxiang-plct/jdk8u/pull/308)
  - [Fix a typo about icache_riscv64.cpp](https://github.com/zhangxiang-plct/jdk8u/pull/309)
  - [Fix lbu in g1_post_barrier_slow_id by adding tempregister](https://github.com/zhangxiang-plct/jdk8u/pull/310)
  - [Fix include by replacing intrinsicnode.hpp with memnode.hpp](https://github.com/zhangxiang-plct/jdk8u/pull/311)
  - [Fix methodHandles_riscv64.cpp & gen_write_ref_array_post_barrier](https://github.com/zhangxiang-plct/jdk8u/pull/312)
  - [Fix is_imm_in_range about #pr191](https://github.com/zhangxiang-plct/jdk8u/pull/313)
  - [Fix the ARCH and SRCARCH](https://github.com/zhangxiang-plct/jdk8u/pull/314)
  - [Add riscv64 for sys_clock_getres](https://github.com/zhangxiang-plct/jdk8u/pull/315)
  - [Fix vmIntrinsics::_linkToVirtual](https://github.com/zhangxiang-plct/jdk8u/pull/316)
  - [Revert #pr307 and fix branch](https://github.com/zhangxiang-plct/jdk8u/pull/317)
  - [Fix bs->try_resolve_jobject_in_native for release javac](https://github.com/zhangxiang-plct/jdk8u/pull/318)
  - [Fix resolve_jobject](https://github.com/zhangxiang-plct/jdk8u/pull/319)
  - [Add riscv64 for test](https://github.com/zhangxiang-plct/jdk8u/pull/320)
  - [Fix const static int InterpreterCodeSize = 208 * 1024;](https://github.com/zhangxiang-plct/jdk8u/pull/322)
  - [Fix RangeCheckStub::emit_code](https://github.com/zhangxiang-plct/jdk8u/pull/323)
  - [Add riscv64 for test](https://github.com/zhangxiang-plct/jdk8u/pull/324)
  - [Fix codeCahe in oerv](https://github.com/zhangxiang-plct/jdk8u/pull/326)
  - [Fix templateTable:branch](https://github.com/zhangxiang-plct/jdk8u/pull/327)
  - [Fix dacapo-eclipse&tomcat](https://github.com/zhangxiang-plct/jdk8u/pull/328)
  - [Fix stack_guard_state_offset](https://github.com/zhangxiang-plct/jdk8u/pull/329)
  - [Fix set_mdp_flag_at](https://github.com/zhangxiang-plct/jdk8u/pull/330)
  - [Fix lbu in g1_write_barrier_post](https://github.com/zhangxiang-plct/jdk8u/pull/331)
  - [Fix lwu for form_address in c1](https://github.com/zhangxiang-plct/jdk8u/pull/332)
  - [Fix ExternalAddress in branch](https://github.com/zhangxiang-plct/jdk8u/pull/333)
  - [Fix WARNINGS_ARE_ERRORS for oerv](https://github.com/zhangxiang-plct/jdk8u/pull/334)
  - [Fix LIR_Assembler::typecheck_lir_store](https://github.com/zhangxiang-plct/jdk8u/pull/335)
  - [Fix profile_return_type due to intrinsic_id_offset_in_bytes](https://github.com/zhangxiang-plct/jdk8u/pull/336)
  - [Add tlab_refill](https://github.com/zhangxiang-plct/jdk8u/pull/337)
  - [Fix Matcher::float_in_double/is_CAS](https://github.com/zhangxiang-plct/jdk8u/pull/338)
  - [Add dtrace_object_alloc_id](https://github.com/zhangxiang-plct/jdk8u/pull/340)
- Test statuses.
  - [dacapo](https://github.com/zhangxiang-plct/jdk8u/issues/253#issuecomment-1378447521)
  - [Spcejvm](https://github.com/zhangxiang-plct/jdk8u/issues/261)
  - [jtreg](https://github.com/zhangxiang-plct/jdk8u/issues/321)

## Clang/LLVM RISC-V Porting

- Upstreamed patches.
  - [[SimplifyCFG] Handle MD_noundef when hoisting common codes](https://reviews.llvm.org/D144939)
  - [[InstCombine] Combine binary operator of two phi node](https://reviews.llvm.org/D145223)
  - [[Local] Preserve !nonnull only when K dominate J and K has a !noundef](https://reviews.llvm.org/D146799)
  - [[Local] Use most generic range if K does not dominate J or K doesn't have a !noundef](https://reviews.llvm.org/D142687)
  - [[Local] Preserve !align if K dominates J and K has a !noundef](https://reviews.llvm.org/D147122)
  - [[Flang] add space between number and character in print](https://reviews.llvm.org/D145768)
  - [[Flang] Allow compile *.f03, *.f08 file](https://reviews.llvm.org/D145845)
  - [[flang][nfc] Avoid generating external-hello-world by default](https://reviews.llvm.org/D145877)
  - [[Flang][RISCV] Emit target features for RISC-V](https://reviews.llvm.org/D145883)
  - [[flang][nfc] Remove unused codes in idioms.h](https://reviews.llvm.org/D146709)
  - [[LegalizeTypes][RISCV] Add a special case for (add X, -1) to ExpandIntRes_ADDSUB](https://reviews.llvm.org/D146635)
  - [[RISCV] Optimize (riscvisd::select_cc x, 0, ne, x, 1)](https://reviews.llvm.org/D146117)
  - [[RISCV] Return false from shouldFormOverflowOp when type is i8 and i16](https://reviews.llvm.org/D143646)

## gollvm

Changes awaiting review.

## mold

No update this month.

## GNU Toolchain

- Introduced GCC built-in function support for the Scalar Crypto extension. GCC can now generate assembly instructions for this extension. [Ref](https://gcc.gnu.org/git/?p=gcc.git;a=commit;h=89456334473c6b1ea1713740fb5f5191cd0b2235)
- Revised testcase generator for RVV. [Ref](https://github.com/XYenChi/intrinsic-testcase-generator)
- Submitted Zbf extension support to GCC and discussed bf16 implementatino in psABI (we did not submit Zvbf support as the Zvfh standard has yet to be standardised). [Upstream Patch](https://gcc.gnu.org/pipermail/gcc-patches/2023-March/613499.html), [psABI Discussion](https://github.com/riscv-non-isa/riscv-elf-psabi-doc/pull/367)
- Rebased implementation for the Zc\* extension in GCC. We are currently working to resolve an issue with Zcmp load/store register corruption due to interrupt handling. [Zc\* Rebase](https://github.com/pz9115/riscv-gcc/tree/zc-rebase), [Zcmp Report](https://github.com/openhwgroup/corev-gcc/issues/30)
- Fixed Z\*inx floating-point extension in GCC. [Upstream Patch](https://gcc.gnu.org/git/?p=gcc.git;a=commit;h=b2f327b9be81326c9e59fc6da98074c909ac7408)
- Fixed some issues found in regression test ahead of GCC 13. [Upstream Patch 1](https://gcc.gnu.org/pipermail/gcc-patches/2023-March/614396.html), [Upstream Patch 2](https://gcc.gnu.org/pipermail/gcc-patches/2023-March/614678.html), [Upstream Patch 3](https://gcc.gnu.org/pipermail/gcc-patches/2023-March/614847.html)
- Currently drafting RISC-V Profiles implementation.
- Following Kito's suggestion, we started keeping minutes for our bi-weekly meetings.
  - See [RISC-V GNU Toolchain Biweekly sync-up call Agenda / Notes 2023](https://docs.google.com/document/d/1JSs-BSlPJ3QYbAb-Add1TlbYx0nOT1ur3jcsITIJ01U) 

## Arch Linux for RISC-V

Arch Linux RISC-V Porting Status available at the [Arch Linux RISC-V](https://archriscv.felixc.at/) page.
  - [core] 256 / 263 (97.33%)
  - [extra] 2992 / 3099 (96.54%)
  - [community] 9108 / 10123 (89.97%)
- Git Repository for Arch Linux RISC-V package patches, [archriscv-packages](https://github.com/felixonmars/archriscv-packages). A total of [134 Pull Requests](https://github.com/felixonmars/archriscv-packages/pulls?q=is%3Apr+is%3Amerged+merged%3A2023-03-01T00%3A00%3A00%2B08%3A00..2023-03-31T23%3A59%3A59%2B08%3A00+is%3Aclosed+)  authored this month.
  - [luajit](https://github.com/felixonmars/archriscv-packages/pull/2269)
  - [nodejs](https://github.com/felixonmars/archriscv-packages/pull/2308)
  - [firefox](https://github.com/felixonmars/archriscv-packages/pull/2324)
  - [chromium](https://github.com/felixonmars/archriscv-packages/pull/2294)
  - [percona-server](https://github.com/felixonmars/archriscv-packages/pull/2395)
  - [libreoffice-still](https://github.com/felixonmars/archriscv-packages/pull/2317)
- Upstream:
  - [libosmosdr](https://bugs.archlinux.org/task/77787)
  - libc: [Add user_regs_struct for riscv32/64](https://github.com/rust-lang/libc/pull/3166)
  - boxxy: [refactor: split impl of x86_64 specific code](https://github.com/queer/boxxy/pull/36)
  - pwndbg
    - [Help test heap heuristics](https://github.com/pwndbg/pwndbg/pull/1649)
    - [Support riscv syscall and ABI; Fix riscv retval register](https://github.com/pwndbg/pwndbg/pull/1651)
  - pyalpm: [Add base attr for Package](https://gitlab.archlinux.org/archlinux/pyalpm/-/merge_requests/17)
  - opengv: [Add -march=rv64gc for riscv64 ](https://github.com/laurentkneip/opengv/pull/119)
  - equinox: [Add riscv64 binding](https://github.com/eclipse-equinox/equinox/pull/239)
  - OpenBLAS: [Add missing RISC-V architecture in arch.cmake](https://github.com/xianyi/OpenBLAS/pull/3923)
  - pwntools: [Separate elf arch for riscv32/64](https://github.com/Gallopsled/pwntools/pull/2177)
  - virtiofsd: [Add riscv64 build support](https://gitlab.com/virtio-fs/virtiofsd/-/merge_requests/156)
  - aws-cli-v2: [Force timezone info to fix test failure](https://github.com/aws/aws-cli/pull/7762) 
  - percona-server: [Add RISC-V support ](https://github.com/percona/percona-server/pull/5030)
- Issues:
  - web-ext: [V8 JIT is causing babel to fail with weird errors on riscv64](https://bugs.chromium.org/p/v8/issues/detail?id=13836)
  - gcc: [Spill failure for architecture without CC](https://gcc.gnu.org/bugzilla/show_bug.cgi?id=109347)
  - liboqs: [RISC-V support ](https://github.com/open-quantum-safe/liboqs/issues/1416)
  - systemd: [nspawn: Cannot bind mount directory in host to /proc inside container](https://github.com/systemd/systemd/issues/26897)

## Gentoo for RISC-V

**Stats: 7763/18687, 41.54%** _(https://whale.plctlab.org/riscv/support-statistics/)_

- A total of 58 keywording commits (include non-PLCT team members): https://whale.plctlab.org/riscv/stats/2023_03.txt
  - app-office/libreoffice: Keyword 7.5.1.2 ~riscv
    - commit: [gentoo/gentoo@cbabbe8](https://github.com/gentoo/gentoo/commit/cbabbe89c1440c08655bc23b8b1fba98051e97b0)
      [gentoo/gentoo@28d5a99](https://github.com/gentoo/gentoo/commit/28d5a993618ee5f34dce7b3ef8a4dccddab4f742)
    - bug: https://bugs.gentoo.org/881389
  - app-containers/docker-buildx: Keyword 0.10.4 ~riscv [gentoo/gentoo@307fd60](https://github.com/gentoo/gentoo/commit/307fd60f22e9a71ea9cb07d091328f614c32512f)
  - kde-apps/kgpg: keyword 22.12.3 ~riscv [gentoo/gentoo@1adea9f](https://github.com/gentoo/gentoo/commit/1adea9fe70d13310d3476f382559203f29198f6b)
  - kde-apps/kleopatra: keyword 22.12.3 ~riscv [gentoo/gentoo@cefc456](https://github.com/gentoo/gentoo/commit/cefc45690db3bcea52d4fc0d9420344c23c0912b)
  - kde-misc/plasma-pass: keyword 1.2.1 ~riscv [gentoo/gentoo@2568a0f](https://github.com/gentoo/gentoo/commit/2568a0f99ef8959d1c88d59e98010980bc5f4a6b)
  - x11-misc/rofi: keyword 1.7.5 for ~riscv [gentoo/gentoo@fe510cf](https://github.com/gentoo/gentoo/commit/fe510cf2f87c9c4877a39ae11a34c132aa11619e)
- Update riscv patch for openjdk 11.0.18_p10: https://github.com/gentoo/gentoo/pull/29922
- www-client/firefox-111.0:
  - bug: https://bugs.gentoo.org/903411
  - keyword for ~riscv: [gentoo/gentoo#30386](https://github.com/gentoo/gentoo/pull/30386)
  - enable JIT on riscv: [gentoo/gentoo@5995873](https://github.com/gentoo/gentoo/commit/5995873083cb641b7992d8f82eb1ced0c1e7c187)

## Nixpkgs for RISC-V

Fixed various package build failures.

- [roc-toolkit: fix cross compilation by using scons from buildPackages](https://github.com/NixOS/nixpkgs/pull/223840)
- [pptp: rework packaging, fix cross compilation](https://github.com/NixOS/nixpkgs/pull/223842)
- [appstream: fix cross compilation, set strictDeps](https://github.com/NixOS/nixpkgs/pull/223906)
- [firefox-unwrapped: disable lto, crashreporter and webrtc support on RISC-V as they are not supported yet](https://github.com/NixOS/nixpkgs/pull/223921)
- [tcsh: fix cross compilation](https://github.com/NixOS/nixpkgs/pull/224001)
- [libjxl: add patch to fix build with gcc for RISC-V](https://github.com/NixOS/nixpkgs/pull/222282)
- [libomxil-bellagio: Fix -Wstringop-truncation error](https://github.com/NixOS/nixpkgs/pull/218627)
- [gupnp_1_6: support cross compilation](https://github.com/NixOS/nixpkgs/pull/221308)
- [perlPackages.ModuleBuild: fix cross-compilation](https://github.com/NixOS/nixpkgs/pull/222427)
- [browserpass: support cross compilation by only conditionally running tests](https://github.com/NixOS/nixpkgs/pull/221310)
- [[PATCH] purgatory: fix disabling debug info](https://lore.kernel.org/all/20230326153412.63128-1-hi@alyssa.is/)

## Guix for RISC-V

Fixed various package build failures.

- [fix m17n libs cross-compile](https://issues.guix.gnu.org/61994)
- [graphene: fix cross-compile](https://issues.guix.gnu.org/61995)
- [gamin: fix riscv64 cross-compile](https://issues.guix.gnu.org/62094)
- [libjxr: fix cross-build](https://issues.guix.gnu.org/62431)
- [libicns: fix riscv64 cross-build](https://issues.guix.gnu.org/62432)
- [jpegoptim: fix riscv64 cross-build](https://issues.guix.gnu.org/62433)
- [llvm: fix riscv64 cross-compile](https://issues.guix.gnu.org/62438)
- [tcsh: fix riscv64 cross-build](https://issues.guix.gnu.org/62544)

## Firefox (SpiderMonkey) for RV64GCV

No update this month.

## DynamoRIO for RV64GC

- [#5299: riscv64: Enable dynamorio unit test compile](https://github.com/DynamoRIO/dynamorio/pull/5929)

## OpenCV for RISC-V

LLVM 16 and GCC 13 will introduce RVV Intrinsic v0.11, which includes function naming and interface changes. We are working to update OpenCV to reflect these changes.

- [Issue 22608: Incompatible change for RVV intrinsics](https://github.com/opencv/opencv/issues/22608)
- [PR 23383: Allow building scalable RVV support with GCC, LLVM 16 support](https://github.com/opencv/opencv/pull/23383)
- [PR 23310: Fix HAL compatibility layer](https://github.com/opencv/opencv/pull/23310)

We are also recruiting interns for the RISC-V P extension, we look forward to seeing your applications!

- [BJ76： OpenCV RISC-V P 扩展移植实习生](https://github.com/plctlab/weloveinterns/blob/master/open-internships.md#bj76-opencv-risc-v-p-%E6%89%A9%E5%B1%95%E7%A7%BB%E6%A4%8D%E5%AE%9E%E4%B9%A0%E7%94%9F)

## LIBCXX Experimental/simd

- Upstreamed patches.
  - [D145652：[libcxx] Add status paper for Parallelism-TS](https://reviews.llvm.org/D145652)
- Patches under review.
  - [D144698：[libcxx] <experimental/simd> Removed original implementations and tests](https://reviews.llvm.org/D144698)
  - [D144362：[libcxx] <experimental/simd> Add ABI tags, class template simd/simd_mask implementations. Add related simd traits and tests.](https://reviews.llvm.org/D145652)
- Other items.
  - Refactored the testing frameworks using `type_algorithms.h` from the libcxx upstream.
  - Split the ABI tag testing framework to reduce code redundancy.
  - Rebased against upstream and fixed any errors that arose.

## LuaJIT for RV64G

The LuaJIT interpreter now fully functions on RV64G(C) Linux and FFI support has been implemented.

Additionally, the JIT backend has undergone some debugging, but more work is still needed to get it up and running.

- DynASM
  - Fix float point instruction rounding mode [infiWang/LuaJIT@1c4b933](https://github.com/infiWang/LuaJIT/commit/1c4b933fb3c183a691e30be5b2ec1edef7a0e5fd)
  - Silence compiler warning [infiWang/LuaJIT@430a0a3](https://github.com/infiWang/LuaJIT/commit/430a0a30525937250ff0de09128a570693a1dc82)
- Interpreter
- FFI support
    - FFI init [infiWang/LuaJIT@5ab19d9](https://github.com/infiWang/LuaJIT/commit/5ab19d91f1ea298b5cf9aa0f23f3123fa362bc60)
    - Stack pointer alignment fix [infiWang/LuaJIT@d60e93b](https://github.com/infiWang/LuaJIT/commit/d60e93bacea00ac9c7e47d7b6b03e89e969c9a38)
    - BC_IS{EQ,NE}V cdata comparision fix [infiWang/LuaJIT@5ebf7eb](https://github.com/infiWang/LuaJIT/commit/5ebf7eb8012b4aa23eb52b6bac99dfa7b9c1f1f9)
  - Rearange FFI handler layout [infiWang/LuaJIT@ef0f789](https://github.com/infiWang/LuaJIT/commit/ef0f78958a04f04f9f780390ea9b4a2d76639c31)
  - Reallocate TMP register to comply with ABI [infiWang/LuaJIT@c897659](https://github.com/infiWang/LuaJIT/commit/c897659af98f76ed3db588ba696e672ada19d7ae)
  - Misc cleanup
- JIT
  - Fix lj_vmeta_for dispatch [infiWang/LuaJIT@3e1be19](https://github.com/infiWang/LuaJIT/commit/3e1be1920960a3ea972c151afc98ab37a850da4d)

## gem5

No update this month.

## Spike

No update this month.

## QEMU

No update this month.

## box64

We started working on the RISC-V JIT backend, listed below are all merged pull requests.

- xctan
  - [Added DF F0+i FCOMIP and DF /0 FILD opcodes](https://github.com/ptitSeb/box64/pull/649) 
  - [Added more D8 opcodes](https://github.com/ptitSeb/box64/pull/646) 
  - [Added D8 /0 FADD opcode](https://github.com/ptitSeb/box64/pull/642) 
  - [Added more opcodes and optimize printer output](https://github.com/ptitSeb/box64/pull/630) 
  - [Fixed register name of float load/store in printer](https://github.com/ptitSeb/box64/pull/621) 
  - [Added more opcodes](https://github.com/ptitSeb/box64/pull/617) 
  - [Added more opcodes](https://github.com/ptitSeb/box64/pull/614) 
  - [Added some opcodes](https://github.com/ptitSeb/box64/pull/608) 
  - [Added B0 MOV opcode and small optim](https://github.com/ptitSeb/box64/pull/607) 
  - [Fixed lr.d and sc.d instruction name in printer](https://github.com/ptitSeb/box64/pull/606) 
  - [Added 6B IMUL opcode](https://github.com/ptitSeb/box64/pull/603) 
  - [Added {21,23} AND opcode](https://github.com/ptitSeb/box64/pull/602) 
  - [Added C0 /{4,5,6,7} opcode](https://github.com/ptitSeb/box64/pull/601) 
  - [Added FF /0 INC opcode](https://github.com/ptitSeb/box64/pull/592) 
  - [Enable test for RV64 and ARM64 in CI](https://github.com/ptitSeb/box64/pull/583) (co-author)
  - [Added 03 ADD opcode](https://github.com/ptitSeb/box64/pull/582) 
  - [Added 2B SUB opcode](https://github.com/ptitSeb/box64/pull/580) 
  - [Added 3B CMP opcode](https://github.com/ptitSeb/box64/pull/578) 
  - [Added 68 PUSH opcode](https://github.com/ptitSeb/box64/pull/575) 
  - [Added 98 CWDE opcode](https://github.com/ptitSeb/box64/pull/574) 
  - [Added 01 ADD opcode](https://github.com/ptitSeb/box64/pull/573) 
  - [Added {C1,D1} /{5,7} opcode and some fixes](https://github.com/ptitSeb/box64/pull/569) 
  - [Added {81,83} /0 ADD opcode](https://github.com/ptitSeb/box64/pull/564) 
  - [Added C1 /7 SAR opcode](https://github.com/ptitSeb/box64/pull/559) 
  - [Added 8B MOV opcode](https://github.com/ptitSeb/box64/pull/555) 
- ksco
  - [Added more opcodes](https://github.com/ptitSeb/box64/pull/656) 
  - [Added more opcodes](https://github.com/ptitSeb/box64/pull/655) 
  - [Added more SS opcodes](https://github.com/ptitSeb/box64/pull/654) 
  - [Added 0F 2E,2F opcode & some fixes in printer](https://github.com/ptitSeb/box64/pull/653) 
  - [Added more opcodes](https://github.com/ptitSeb/box64/pull/651)
  - [Added some 66 0F Pxxx opcodes](https://github.com/ptitSeb/box64/pull/650) 
  - [Fixed more issues caught by cosim](https://github.com/ptitSeb/box64/pull/647) 
  - [Fixed issues caught by newly added cosim framework](https://github.com/ptitSeb/box64/pull/645) 
  - [Fixes and some optims](https://github.com/ptitSeb/box64/pull/638) 
  - [Fixed minor issues](https://github.com/ptitSeb/box64/pull/636) 
  - [Added more opcodes](https://github.com/ptitSeb/box64/pull/633) 
  - [Added more opcodes & some fixes & some optimizations](https://github.com/ptitSeb/box64/pull/632) 
  - [Added more opcodes](https://github.com/ptitSeb/box64/pull/631) 
  - [Added more opcodes](https://github.com/ptitSeb/box64/pull/629) 
  - [Added more opcodes](https://github.com/ptitSeb/box64/pull/628) 
  - [Update README](https://github.com/ptitSeb/box64/pull/626)
  - [Added more opcodes](https://github.com/ptitSeb/box64/pull/625) 
  - [Fixed F7 /6 DIV opcode](https://github.com/ptitSeb/box64/pull/624) 
  - [Fixed UFLAG_OP12 helper macro](https://github.com/ptitSeb/box64/pull/623) 
  - [Added A5 REP MOVSD opcode](https://github.com/ptitSeb/box64/pull/622) 
  - [Added more opcodes and some fixes](https://github.com/ptitSeb/box64/pull/619) 
  - [Added more opcodes](https://github.com/ptitSeb/box64/pull/618) 
  - [Fixed 88 MOV opcode](https://github.com/ptitSeb/box64/pull/613) 
  - [Added more opcode](https://github.com/ptitSeb/box64/pull/612) 
  - [Added AB STOSD opcode](https://github.com/ptitSeb/box64/pull/611) 
  - [Added 19 SBB opcode](https://github.com/ptitSeb/box64/pull/605) 
  - [Added F0 0F C1 LOCK XADD opcode](https://github.com/ptitSeb/box64/pull/604) 
  - [Added more opcode](https://github.com/ptitSeb/box64/pull/600) 
  - [Added 66 89 MOV opcode](https://github.com/ptitSeb/box64/pull/599) 
  - [Added 66 3D CMP opcode](https://github.com/ptitSeb/box64/pull/598) 
  - [Added 80 /3 SBB opcode](https://github.com/ptitSeb/box64/pull/597) 
  - [Added 80 /4 AND opcode](https://github.com/ptitSeb/box64/pull/594) 
  - [Added more opcode](https://github.com/ptitSeb/box64/pull/591) 
  - [Fixed BF MOVSX opcode](https://github.com/ptitSeb/box64/pull/590) 
  - [Fixed 63 MOVSXD opcode](https://github.com/ptitSeb/box64/pull/589) 
  - [Fixed B6 MOVZX opcode](https://github.com/ptitSeb/box64/pull/588) 
  - [Added 33 XOR opcode](https://github.com/ptitSeb/box64/pull/587) 
  - [A8 TEST opcode](https://github.com/ptitSeb/box64/pull/586) 
  - [Avoid copying files](https://github.com/ptitSeb/box64/pull/584) 
  - [Enable test for RV64 and ARM64 in CI](https://github.com/ptitSeb/box64/pull/583) (co-author)
  - [Added 0F AF IMUL opcode](https://github.com/ptitSeb/box64/pull/579) 
  - [Added C1 /(4/6) SHL opcode](https://github.com/ptitSeb/box64/pull/577) 
  - [Optimize MOV64 emitter](https://github.com/ptitSeb/box64/pull/572) 
  - [Added (81/83) /7 CMP opcode](https://github.com/ptitSeb/box64/pull/571) 
  - [Added F3 0F 1E NOP opcode](https://github.com/ptitSeb/box64/pull/570) 
  - [Added 80 /7 CMP opcode](https://github.com/ptitSeb/box64/pull/567) 
  - [Added C6 MOV opcode](https://github.com/ptitSeb/box64/pull/566) 
  - [Added 39 CMP opcode and some fixes](https://github.com/ptitSeb/box64/pull/565) 
  - [Added 85 TEST opcode](https://github.com/ptitSeb/box64/pull/563) 
  - [Small optimization for 31 XOR opcode](https://github.com/ptitSeb/box64/pull/561) 
  - [Added 31 XOR opcode](https://github.com/ptitSeb/box64/pull/560) 
  - [Fixed scratch register conflict for SUB](https://github.com/ptitSeb/box64/pull/556) 
  - [Added (81/83) SUB opcode](https://github.com/ptitSeb/box64/pull/554) 
  - [Added 29 SUB opcode](https://github.com/ptitSeb/box64/pull/553) 
  - [Added POP reg opcode](https://github.com/ptitSeb/box64/pull/552) 
  - [Add a disassembler for RV64 instructions](https://github.com/ptitSeb/box64/pull/551) 
  - [Rv64 dynarec](https://github.com/ptitSeb/box64/pull/550) (co-author)
  - [Add initial support for atomic functions](https://github.com/ptitSeb/box64/pull/549) 
  - [Simplify arm64 lock file](https://github.com/ptitSeb/box64/pull/544) 
  - [Fixed a typo in arm64_lock_incif0](https://github.com/ptitSeb/box64/pull/543) 
  - [Get pc from ucontext_t for RV64](https://github.com/ptitSeb/box64/pull/536) 

We also reported the following issues.

- [Introducing differential testing to box64 JIT](https://github.com/ptitSeb/box64/issues/634)
- [JIT of vector instructions](https://github.com/ptitSeb/box64/issues/595)
- [Problematic handling of overflow flag with ORI instruction](https://github.com/ptitSeb/box64/issues/568)
- [Running Stardew Valley on VisionFive 2](https://github.com/ptitSeb/box64/issues/635)

## Other Support for RISC-V International

### SAIL/ACT

No update this month.

## OpenArkCompiler Community

Shi Ninging (史宁宁) continues to work on compiling the _OpenArkCompiler Weekly_, which just published its 155th issue.

You may find new weekly issues of the _OpenArkCompiler Weekly_ on Sundays on...

  - GitHub: https://github.com/isrc-cas/arkcompiler-materials
  - Zhihu: https://zhuanlan.zhihu.com/openarkcompiler
  - Bilibili: https://www.bilibili.com/read/readlist/rl199373
  - Mailing list and other channels: https://gitee.com/openarkcompiler/OpenArkCompiler/issues/I1EWAX

## MLIR

### Upstreaming

- [WIP] A new draft for Vector Mask and Dynamic VL (submitted for discussion by the team at Google).
  - Integrate vector length configuration with the current mask operation.
  - Create a standalone vector length operation.
  - Integrate dynamic vector representation into ODS.

### Buddy Compiler

- Buddy Compiler successfully secured 4 proposals at EuroLLVM 2023, we will see you in May in Europe!
- Buddy Compiler successfully applied for OSPP 2023, check out our OSPP projects!
- Buddy Compiler Homepage - https://buddy-compiler.github.io/

**buddy-caas**

- Buddy Compiler As A Service（Buddy-CAAS）- https://buddy.isrc.ac.cn/

**buddy-mlir**

Code repository: https://github.com/buddy-compiler/buddy-mlir

- [VectorExp] Add more operations and examples in VectorExp dialect.
- [RVV] Add an option in lowering pass for RV32 intrinsics generation.
- [Gemmini] Add Gemmini dialect and backend. 

**buddy-benchmark**

Code repository: https://github.com/buddy-compiler/buddy-benchmark

- [Vectorization] Add Gcc loops benchmarks.

## Chisel / FIRRTL  (CAAT Team)

## coreboot for riscv

No update this month.

## openocd

No update this month.

## opensbi

- [[PATCH] gpio/desginware: add Synopsys DesignWare APB GPIO support](https://lists.infradead.org/pipermail/opensbi/2023-March/004618.html)
- [[PATCH] lib: serial: Cadence: Enable compatibility for cdns,uart-r1p8,uart-r1p8](https://lists.infradead.org/pipermail/opensbi/2023-March/004619.html)
- [[PATCH v2] lib: sbi_scratch: Optimize the alignment code for alloc size](https://lists.infradead.org/pipermail/opensbi/2023-March/004667.html)
- [[PATCH v3] Add StarFive JH7110 SoC shutdown and reboot ops](https://lists.infradead.org/pipermail/opensbi/2023-March/004656.html)
- [[PATCH v2] lib: sbi: Fix how to check whether the domain contains fw_region](https://lists.infradead.org/pipermail/opensbi/2023-March/004704.html)
- Introduced the `sbi_entry_count()` counter function, which counts the number of times a HART enters OpenSBI via cold-boot or warm-boot path and to prevent secondary hot plugged HARTs from being started again. [1](https://lists.infradead.org/pipermail/opensbi/2023-March/004713.html), [2](https://lists.infradead.org/pipermail/opensbi/2023-March/004714.html)
- [[RFC PATCH v3 0/4] Add CPPC extension support in OpenSBI](https://lists.infradead.org/pipermail/opensbi/2023-March/004751.html)
- [[PATCH v5] docs: Correct FW_JUMP_FDT_ADDR calculation example](https://lists.infradead.org/pipermail/opensbi/2023-March/004778.html)
- [[PATCH] sbi/sbi_pmu.c: Align the event type offset as per SBI specification](https://lists.infradead.org/pipermail/opensbi/2023-March/004770.html)

## u-boot

No update this month.

## Aya Theorem Prover

No update this month.

## eunomia-bpf

- eunomia-bpf.
  - Fixed some issues with CI-driven automated release. [#167](https://github.com/eunomia-bpf/eunomia-bpf/pull/167) [#168](https://github.com/eunomia-bpf/eunomia-bpf/pull/168) [#151](https://github.com/eunomia-bpf/eunomia-bpf/pull/151) [#171](https://github.com/eunomia-bpf/eunomia-bpf/pull/151)
  - Moved website code into the main repository and introduced linters. [#161](https://github.com/eunomia-bpf/eunomia-bpf/pull/161) [#163](https://github.com/eunomia-bpf/eunomia-bpf/pull/163) [#165](https://github.com/eunomia-bpf/eunomia-bpf/pull/161) [#177](https://github.com/eunomia-bpf/eunomia-bpf/pull/161)
  - Merged btfhub-related pull requests. [#155](https://github.com/eunomia-bpf/eunomia-bpf/pull/155) [#156](https://github.com/eunomia-bpf/eunomia-bpf/pull/156) [#159](https://github.com/eunomia-bpf/eunomia-bpf/pull/159) 
  - Merged RISC-V and MIPS ports. [#152](https://github.com/eunomia-bpf/eunomia-bpf/pull/152)
  - Fixed various warnings. [#182](https://github.com/eunomia-bpf/eunomia-bpf/pull/182) [#185](https://github.com/eunomia-bpf/eunomia-bpf/pull/185)
  - Introduced API endpoint. [#169](https://github.com/eunomia-bpf/eunomia-bpf/pull/169)
- wasm-bpf toolchain.
  - Fixed multi-threaded polling. [#93](https://github.com/eunomia-bpf/wasm-bpf/issues/93)
  - Allow adding custom host functions. [#88](https://github.com/eunomia-bpf/wasm-bpf/issues/88)
  - Introduced stdio redirection support. [#74](https://github.com/eunomia-bpf/wasm-bpf/issues/74)
  - Introduced a large collection of unit tests. [#79](https://github.com/eunomia-bpf/wasm-bpf/pull/79) [#68](https://github.com/eunomia-bpf/wasm-bpf/pull/68)
  - Introduced pause/resume support. [#84](https://github.com/eunomia-bpf/wasm-bpf/pull/84)
  - Introduced support for CI, nix, etc. and published the project to Crates.io [#96](https://github.com/eunomia-bpf/wasm-bpf/pull/96) [#95](https://github.com/eunomia-bpf/wasm-bpf/pull/96)
  - Introduced and revised Rust and Go SDK. [#98](https://github.com/eunomia-bpf/wasm-bpf/pull/98)
- GPTtrace
  - Refactored GPTtrace using llama index and the ChatGPT API. [#5](https://github.com/eunomia-bpf/GPTtrace/pull/5)
  - Published an interactive eBPF question-and-answer knowledge base using ChatGPT. https://github.com/eunomia-bpf/ebpf-knowledge-base
- Published a series of challenges for the [oscomp](https://github.com/oscomp).
  - https://github.com/oscomp/proj201-ebpf-optimize
  - https://github.com/oscomp/proj202-Serverless-WASM-AIGC
  - https://github.com/oscomp/proj203-ebpf-virt-gpu
  - https://github.com/oscomp/proj204-eBPF-AIGC
  - https://github.com/oscomp/proj205-eBPF-K8S
- Introduced and revised a series of eBPF development templates for quick deployment.
  - https://github.com/eunomia-bpf/libbpf-rs-starter-template
  - https://github.com/eunomia-bpf/cilium-ebpf-starter-template
  - https://github.com/eunomia-bpf/libbpf-starter-template
  - https://github.com/eunomia-bpf/eunomia-template
- Documentation.
  - Continuing work on the [Developer Tutorial](https://github.com/eunomia-bpf/bpf-developer-tutorial)

## RISC-V Platform Evaluation

This month, we tested the C/Zce extensions' efficacy in reducing GCC/LLVM-generated code sizes and evaluated RISC-V support in Flutter/Dart.

### Code Size Reduction with RISC-V C and Zce Extension

Using the Csibe extension to test code sizes, we find that code generated by GCC is already 2% smaller than that generated by Clang. RV32 code is 6% smaller. Using GCC and Clang, the C extension reduced code size by 17%. gcZce is not much more effective than gc (< 1% difference). When Zce is enabled, the C extension does not make a difference in code size.

In ideal conditions, the RVC instruction should reduce code size by 20 - 30%, whereas we saw close to 20%. Please see our [Chinese: published report](https://zhuanlan.zhihu.com/p/613627968).

### RISC-V Support for Flutter

Back in March of 2022, developers had proposed RISC-V support for both Linux and Android targets.

To add RISC-V support to Flutter, the following must be done:

1. Introduce RISC-V support to the Flutter Engine and tools.
2. Generate Engine snapshots for RISC-V.

In upstream issue #117973, developers noted development board performance as a hinderance for adding RISC-V support. They also noted the need for remote development environment. So far, not much progress has been made towards RISC-V support.

### RISC-V Support for the Dark SDK

There is already RISC-V support in the Dart SDK Beta (version 3.0.0-290.3.beta). You may [download the official binaries](https://dart.dev/get-dart/archive) or build from sources via cross-compilation. Please refer to the official [build guide](https://github.com/dart-lang/sdk/wiki/Building-Dart-SDK-for-ARM-or-RISC-V) for more details.

### Review: Dart SDK Beta for RISC-V

It is possible to run cli and server applications on Linux. We have evaluated its cli performance (by creating and running a simple hello-world application), see our [Chinese: published article](https://zhuanlan.zhihu.com/p/618200990) for more details.

## Testing and Development

### Automation Scripts Based on the OBS API

This month, we wrote automation scripts for controlling OBS and collecting OBS runtime data via both API and crawler methods.

- Scripts for specifying package version via RPM package names and spec files. [Ref](https://gitee.com/jean9823/automatic-tool/tree/master/obs_pkgver)
- Scripts for collecting and downloading spec files and all package service names from a specified project (via API). [Ref](https://github.com/isrc-cas/tarsier-oerv/tree/main/scripts/obs_pkg_downloadfile)
- Scripts for disabling build flags in specified projects and packages (via API). [Ref](https://github.com/isrc-cas/tarsier-oerv/tree/main/scripts/obs_set_tag)
- Scripts for downloading log files from specified projects and packages (via API). [Ref](https://github.com/isrc-cas/tarsier-oerv/tree/main/scripts/obs_pkg_downloadlog)

### Evaluate Performance Profiling Tools from openEuler

We evaluated the openEuler QA SIG's test profiling tools by compiling, installing, and testing them in D1 openEuler riscv64 containers, and published reports on our findings.

- [Chinese: 使用 Unixbench 进行综合性能测试](https://gitee.com/jean9823/openEuler_riscv_performance_test/blob/master/openEuler%20riscv64%E4%B8%AD%E4%BD%BF%E7%94%A8Unixbench%E6%B5%8B%E8%AF%95.md)
- [Chinese: 使用 stream 进行内存带宽的性能测试](https://gitee.com/jean9823/openEuler_riscv_performance_test/blob/master/%E5%9C%A8openEuler%20riscv64%E4%B8%AD%E4%BD%BF%E7%94%A8stream%E8%BF%9B%E8%A1%8C%E5%86%85%E5%AD%98%E5%B8%A6%E5%AE%BD%E7%9A%84%E6%80%A7%E)
- [Chinese: 使用 fio 进行磁盘 I/O 性能测试](https://gitee.com/jean9823/openEuler_riscv_performance_test/blob/master/%E5%9C%A8openEuler%20riscv64%E4%B8%AD%E4%BD%BF%E7%94%A8fio%E8%BF%9B%E8%A1%8C%E7%A3%81%E7%9B%98IO%E6%80%A7%E8%83%BD%E6%B5%8B%E8%AF%95.md)
- [Chinese: 使用 netperf 进行网络性能测试](https://gitee.com/jean9823/openEuler_riscv_performance_test/blob/master/%E5%9C%A8openEuler%20riscv64%E4%B8%AD%E4%BD%BF%E7%94%A8netperf%E8%BF%9B%E8%A1%8C%E7%BD%91%E7%BB%9C%E6%80%A7%E8%83%BD%E6%B5%8B%E8%AF%95.md)
- [Chinese: 使用 lmbench 进行综合性能测试](https://gitee.com/jean9823/openEuler_riscv_performance_test/blob/master/%E5%9C%A8openEuler%20riscv64%E4%B8%AD%E4%BD%BF%E7%94%A8lmbench%E8%BF%9B%E8%A1%8C%E7%BB%BC%E5%90%88%E6%80%A7%E8%83%BD%E6%B5%8B%E8%AF%95.md)

### Evaluate Testing Requirements of the openEuler Community

We evaluated openEuler QA SIG's testing policies and its testing procedures and published findings on their support status under RISC-V. See [Chinese: oerv 测试需求 23.03](https://docs.qq.com/sheet/DSm93aWhQVUlpT0VJ?tab=BB08J2).

## Useful Links

- PLCT's 2022 Roadmap, https://github.com/plctlab/PLCT-Weekly/blob/master/PLCT-Roadmap-2022.md
- Open job positions at the PLCT Lab, https://github.com/plctlab/PLCT-Weekly/blob/master/Jobs.md
- Open intern positions at the PLCT Lab, https://github.com/plctlab/weloveinterns/blob/master/open-internships.md
- PLCT Weekly Reports, https://github.com/isrc-cas/PLCT-Weekly
- PLCT Open Reports (incomplete), https://github.com/isrc-cas/PLCT-Open-Reports
