

================================================================
== Vivado HLS Report for 'fft_stage_127'
================================================================
* Date:           Thu Jul 13 07:52:36 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        fft_stages_loop.proj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xqzu5ev-ffrb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.492 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      515|      515| 5.150 us | 5.150 us |  515|  515|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name         |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- butterfly_loop_dft_loop  |      513|      513|         3|          1|          1|   512|    yes   |
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 5 3 
3 --> 4 
4 --> 2 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.75>
ST_1 : Operation 6 [1/1] (0.75ns)   --->   "br label %1" [fft_stages_loop.cpp:47]   --->   Operation 6 'br' <Predicate = true> <Delay = 0.75>

State 2 <SV = 1> <Delay = 3.60>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i10 [ 0, %0 ], [ %add_ln47, %dft_loop ]" [fft_stages_loop.cpp:47]   --->   Operation 7 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%j_0 = phi i2 [ 0, %0 ], [ %select_ln47_21, %dft_loop ]" [fft_stages_loop.cpp:47]   --->   Operation 8 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%t_0 = phi i9 [ 0, %0 ], [ %t, %dft_loop ]"   --->   Operation 9 'phi' 't_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%trunc_ln54 = trunc i2 %j_0 to i1" [fft_stages_loop.cpp:54]   --->   Operation 10 'trunc' 'trunc_ln54' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%k = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %trunc_ln54, i8 0)" [fft_stages_loop.cpp:54]   --->   Operation 11 'bitconcatenate' 'k' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.85ns)   --->   "%icmp_ln47 = icmp eq i10 %indvar_flatten, -512" [fft_stages_loop.cpp:47]   --->   Operation 12 'icmp' 'icmp_ln47' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.93ns)   --->   "%add_ln47 = add i10 1, %indvar_flatten" [fft_stages_loop.cpp:47]   --->   Operation 13 'add' 'add_ln47' <Predicate = true> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "br i1 %icmp_ln47, label %2, label %dft_loop" [fft_stages_loop.cpp:47]   --->   Operation 14 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.85ns)   --->   "%icmp_ln50 = icmp eq i9 %t_0, -256" [fft_stages_loop.cpp:50]   --->   Operation 15 'icmp' 'icmp_ln50' <Predicate = (!icmp_ln47)> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.45ns)   --->   "%select_ln47 = select i1 %icmp_ln50, i9 0, i9 %t_0" [fft_stages_loop.cpp:47]   --->   Operation 16 'select' 'select_ln47' <Predicate = (!icmp_ln47)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.62ns)   --->   "%add_ln47_8 = add i2 1, %j_0" [fft_stages_loop.cpp:47]   --->   Operation 17 'add' 'add_ln47_8' <Predicate = (!icmp_ln47)> <Delay = 0.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%trunc_ln54_8 = trunc i2 %add_ln47_8 to i1" [fft_stages_loop.cpp:54]   --->   Operation 18 'trunc' 'trunc_ln54_8' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%k_mid1 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %trunc_ln54_8, i8 0)" [fft_stages_loop.cpp:54]   --->   Operation 19 'bitconcatenate' 'k_mid1' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.45ns)   --->   "%select_ln47_20 = select i1 %icmp_ln50, i9 %k_mid1, i9 %k" [fft_stages_loop.cpp:47]   --->   Operation 20 'select' 'select_ln47_20' <Predicate = (!icmp_ln47)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln47 = zext i9 %select_ln47_20 to i64" [fft_stages_loop.cpp:47]   --->   Operation 21 'zext' 'zext_ln47' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%W_real_V_addr = getelementptr [512 x i13]* @W_real_V, i64 0, i64 %zext_ln47" [fft_stages_loop.cpp:55]   --->   Operation 22 'getelementptr' 'W_real_V_addr' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_2 : Operation 23 [2/2] (1.35ns)   --->   "%W_real_V_load = load i13* %W_real_V_addr, align 2" [fft_stages_loop.cpp:47]   --->   Operation 23 'load' 'W_real_V_load' <Predicate = (!icmp_ln47)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 512> <ROM>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%W_imag_V_addr = getelementptr [512 x i12]* @W_imag_V, i64 0, i64 %zext_ln47" [fft_stages_loop.cpp:56]   --->   Operation 24 'getelementptr' 'W_imag_V_addr' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_2 : Operation 25 [2/2] (1.35ns)   --->   "%W_imag_V_load = load i12* %W_imag_V_addr, align 2" [fft_stages_loop.cpp:47]   --->   Operation 25 'load' 'W_imag_V_load' <Predicate = (!icmp_ln47)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 512> <ROM>
ST_2 : Operation 26 [1/1] (0.26ns)   --->   "%select_ln47_21 = select i1 %icmp_ln50, i2 %add_ln47_8, i2 %j_0" [fft_stages_loop.cpp:47]   --->   Operation 26 'select' 'select_ln47_21' <Predicate = (!icmp_ln47)> <Delay = 0.26> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln51 = trunc i9 %select_ln47 to i8" [fft_stages_loop.cpp:51]   --->   Operation 27 'trunc' 'trunc_ln51' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%i = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %trunc_ln51, i2 %select_ln47_21)" [fft_stages_loop.cpp:51]   --->   Operation 28 'bitconcatenate' 'i' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.93ns)   --->   "%i_lower = add i10 2, %i" [fft_stages_loop.cpp:57]   --->   Operation 29 'add' 'i_lower' <Predicate = (!icmp_ln47)> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln58 = zext i10 %i_lower to i64" [fft_stages_loop.cpp:58]   --->   Operation 30 'zext' 'zext_ln58' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%X_R_1_V_addr = getelementptr [1024 x i22]* %X_R_1_V, i64 0, i64 %zext_ln58" [fft_stages_loop.cpp:58]   --->   Operation 31 'getelementptr' 'X_R_1_V_addr' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_2 : Operation 32 [2/2] (1.35ns)   --->   "%X_R_1_V_load = load i22* %X_R_1_V_addr, align 4" [fft_stages_loop.cpp:58]   --->   Operation 32 'load' 'X_R_1_V_load' <Predicate = (!icmp_ln47)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 1024> <RAM>
ST_2 : Operation 33 [1/1] (0.92ns)   --->   "%t = add i9 1, %select_ln47" [fft_stages_loop.cpp:50]   --->   Operation 33 'add' 't' <Predicate = (!icmp_ln47)> <Delay = 0.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.35>
ST_3 : Operation 34 [1/2] (1.35ns)   --->   "%W_real_V_load = load i13* %W_real_V_addr, align 2" [fft_stages_loop.cpp:47]   --->   Operation 34 'load' 'W_real_V_load' <Predicate = (!icmp_ln47)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 512> <ROM>
ST_3 : Operation 35 [1/2] (1.35ns)   --->   "%W_imag_V_load = load i12* %W_imag_V_addr, align 2" [fft_stages_loop.cpp:47]   --->   Operation 35 'load' 'W_imag_V_load' <Predicate = (!icmp_ln47)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 512> <ROM>
ST_3 : Operation 36 [1/2] (1.35ns)   --->   "%X_R_1_V_load = load i22* %X_R_1_V_addr, align 4" [fft_stages_loop.cpp:58]   --->   Operation 36 'load' 'X_R_1_V_load' <Predicate = (!icmp_ln47)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 1024> <RAM>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%X_I_1_V_addr = getelementptr [1024 x i22]* %X_I_1_V, i64 0, i64 %zext_ln58" [fft_stages_loop.cpp:58]   --->   Operation 37 'getelementptr' 'X_I_1_V_addr' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_3 : Operation 38 [2/2] (1.35ns)   --->   "%X_I_1_V_load = load i22* %X_I_1_V_addr, align 4" [fft_stages_loop.cpp:58]   --->   Operation 38 'load' 'X_I_1_V_load' <Predicate = (!icmp_ln47)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 1024> <RAM>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln60 = zext i10 %i to i64" [fft_stages_loop.cpp:60]   --->   Operation 39 'zext' 'zext_ln60' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%X_R_1_V_addr_1 = getelementptr [1024 x i22]* %X_R_1_V, i64 0, i64 %zext_ln60" [fft_stages_loop.cpp:60]   --->   Operation 40 'getelementptr' 'X_R_1_V_addr_1' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_3 : Operation 41 [2/2] (1.35ns)   --->   "%p_Val2_42 = load i22* %X_R_1_V_addr_1, align 4" [fft_stages_loop.cpp:60]   --->   Operation 41 'load' 'p_Val2_42' <Predicate = (!icmp_ln47)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 1024> <RAM>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%X_I_1_V_addr_1 = getelementptr [1024 x i22]* %X_I_1_V, i64 0, i64 %zext_ln60" [fft_stages_loop.cpp:61]   --->   Operation 42 'getelementptr' 'X_I_1_V_addr_1' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_3 : Operation 43 [2/2] (1.35ns)   --->   "%p_Val2_44 = load i22* %X_I_1_V_addr_1, align 4" [fft_stages_loop.cpp:61]   --->   Operation 43 'load' 'p_Val2_44' <Predicate = (!icmp_ln47)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 1024> <RAM>

State 4 <SV = 3> <Delay = 7.49>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([24 x i8]* @butterfly_loop_dft_l)"   --->   Operation 44 'specloopname' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 512, i64 512, i64 512)"   --->   Operation 45 'speclooptripcount' 'empty' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%sext_ln47 = sext i13 %W_real_V_load to i33" [fft_stages_loop.cpp:47]   --->   Operation 46 'sext' 'sext_ln47' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%sext_ln47_7 = sext i12 %W_imag_V_load to i33" [fft_stages_loop.cpp:47]   --->   Operation 47 'sext' 'sext_ln47_7' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str6) nounwind" [fft_stages_loop.cpp:50]   --->   Operation 48 'specloopname' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str6)" [fft_stages_loop.cpp:50]   --->   Operation 49 'specregionbegin' 'tmp_9' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind" [fft_stages_loop.cpp:53]   --->   Operation 50 'specpipeline' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i22 %X_R_1_V_load to i33" [fft_stages_loop.cpp:58]   --->   Operation 51 'sext' 'sext_ln1118' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_4 : Operation 52 [1/2] (1.35ns)   --->   "%X_I_1_V_load = load i22* %X_I_1_V_addr, align 4" [fft_stages_loop.cpp:58]   --->   Operation 52 'load' 'X_I_1_V_load' <Predicate = (!icmp_ln47)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 1024> <RAM>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%sext_ln1118_11 = sext i22 %X_I_1_V_load to i33" [fft_stages_loop.cpp:58]   --->   Operation 53 'sext' 'sext_ln1118_11' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (2.84ns) (root node of the DSP)   --->   "%mul_ln700 = mul i33 %sext_ln47, %sext_ln1118" [fft_stages_loop.cpp:58]   --->   Operation 54 'mul' 'mul_ln700' <Predicate = (!icmp_ln47)> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 55 [1/1] (0.63ns) (grouped into DSP with root node ret_V)   --->   "%mul_ln1193 = mul i33 %sext_ln47_7, %sext_ln1118_11" [fft_stages_loop.cpp:58]   --->   Operation 55 'mul' 'mul_ln1193' <Predicate = (!icmp_ln47)> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 56 [1/1] (2.20ns) (root node of the DSP)   --->   "%ret_V = sub i33 %mul_ln700, %mul_ln1193" [fft_stages_loop.cpp:58]   --->   Operation 56 'sub' 'ret_V' <Predicate = (!icmp_ln47)> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%temp_R_V = call i22 @_ssdm_op_PartSelect.i22.i33.i32.i32(i33 %ret_V, i32 11, i32 32)" [fft_stages_loop.cpp:58]   --->   Operation 57 'partselect' 'temp_R_V' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.63ns) (grouped into DSP with root node ret_V_9)   --->   "%mul_ln700_9 = mul i33 %sext_ln47, %sext_ln1118_11" [fft_stages_loop.cpp:59]   --->   Operation 58 'mul' 'mul_ln700_9' <Predicate = (!icmp_ln47)> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 59 [1/1] (2.84ns) (root node of the DSP)   --->   "%mul_ln1192 = mul i33 %sext_ln47_7, %sext_ln1118" [fft_stages_loop.cpp:59]   --->   Operation 59 'mul' 'mul_ln1192' <Predicate = (!icmp_ln47)> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 60 [1/1] (2.20ns) (root node of the DSP)   --->   "%ret_V_9 = add i33 %mul_ln1192, %mul_ln700_9" [fft_stages_loop.cpp:59]   --->   Operation 60 'add' 'ret_V_9' <Predicate = (!icmp_ln47)> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%temp_I_V = call i22 @_ssdm_op_PartSelect.i22.i33.i32.i32(i33 %ret_V_9, i32 11, i32 32)" [fft_stages_loop.cpp:59]   --->   Operation 61 'partselect' 'temp_I_V' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_4 : Operation 62 [1/2] (1.35ns)   --->   "%p_Val2_42 = load i22* %X_R_1_V_addr_1, align 4" [fft_stages_loop.cpp:60]   --->   Operation 62 'load' 'p_Val2_42' <Predicate = (!icmp_ln47)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 1024> <RAM>
ST_4 : Operation 63 [1/1] (1.08ns)   --->   "%sub_ln703 = sub i22 %p_Val2_42, %temp_R_V" [fft_stages_loop.cpp:60]   --->   Operation 63 'sub' 'sub_ln703' <Predicate = (!icmp_ln47)> <Delay = 1.08> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%Out_R_2_V_addr = getelementptr [1024 x i22]* %Out_R_2_V, i64 0, i64 %zext_ln58" [fft_stages_loop.cpp:60]   --->   Operation 64 'getelementptr' 'Out_R_2_V_addr' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (1.35ns)   --->   "store i22 %sub_ln703, i22* %Out_R_2_V_addr, align 4" [fft_stages_loop.cpp:60]   --->   Operation 65 'store' <Predicate = (!icmp_ln47)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 1024> <RAM>
ST_4 : Operation 66 [1/2] (1.35ns)   --->   "%p_Val2_44 = load i22* %X_I_1_V_addr_1, align 4" [fft_stages_loop.cpp:61]   --->   Operation 66 'load' 'p_Val2_44' <Predicate = (!icmp_ln47)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 1024> <RAM>
ST_4 : Operation 67 [1/1] (1.08ns)   --->   "%sub_ln703_1 = sub i22 %p_Val2_44, %temp_I_V" [fft_stages_loop.cpp:61]   --->   Operation 67 'sub' 'sub_ln703_1' <Predicate = (!icmp_ln47)> <Delay = 1.08> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%Out_I_2_V_addr = getelementptr [1024 x i22]* %Out_I_2_V, i64 0, i64 %zext_ln58" [fft_stages_loop.cpp:61]   --->   Operation 68 'getelementptr' 'Out_I_2_V_addr' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (1.35ns)   --->   "store i22 %sub_ln703_1, i22* %Out_I_2_V_addr, align 4" [fft_stages_loop.cpp:61]   --->   Operation 69 'store' <Predicate = (!icmp_ln47)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 1024> <RAM>
ST_4 : Operation 70 [1/1] (1.08ns)   --->   "%add_ln703 = add i22 %temp_R_V, %p_Val2_42" [fft_stages_loop.cpp:62]   --->   Operation 70 'add' 'add_ln703' <Predicate = (!icmp_ln47)> <Delay = 1.08> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%Out_R_2_V_addr_1 = getelementptr [1024 x i22]* %Out_R_2_V, i64 0, i64 %zext_ln60" [fft_stages_loop.cpp:62]   --->   Operation 71 'getelementptr' 'Out_R_2_V_addr_1' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (1.35ns)   --->   "store i22 %add_ln703, i22* %Out_R_2_V_addr_1, align 4" [fft_stages_loop.cpp:62]   --->   Operation 72 'store' <Predicate = (!icmp_ln47)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 1024> <RAM>
ST_4 : Operation 73 [1/1] (1.08ns)   --->   "%add_ln703_1 = add i22 %temp_I_V, %p_Val2_44" [fft_stages_loop.cpp:63]   --->   Operation 73 'add' 'add_ln703_1' <Predicate = (!icmp_ln47)> <Delay = 1.08> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%Out_I_2_V_addr_1 = getelementptr [1024 x i22]* %Out_I_2_V, i64 0, i64 %zext_ln60" [fft_stages_loop.cpp:63]   --->   Operation 74 'getelementptr' 'Out_I_2_V_addr_1' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (1.35ns)   --->   "store i22 %add_ln703_1, i22* %Out_I_2_V_addr_1, align 4" [fft_stages_loop.cpp:63]   --->   Operation 75 'store' <Predicate = (!icmp_ln47)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 1024> <RAM>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str6, i32 %tmp_9)" [fft_stages_loop.cpp:64]   --->   Operation 76 'specregionend' 'empty_16' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "br label %1"   --->   Operation 77 'br' <Predicate = (!icmp_ln47)> <Delay = 0.00>

State 5 <SV = 2> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "ret void" [fft_stages_loop.cpp:66]   --->   Operation 78 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 0.755ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten', fft_stages_loop.cpp:47) with incoming values : ('add_ln47', fft_stages_loop.cpp:47) [11]  (0.755 ns)

 <State 2>: 3.6ns
The critical path consists of the following:
	'phi' operation ('t') with incoming values : ('t', fft_stages_loop.cpp:50) [13]  (0 ns)
	'icmp' operation ('icmp_ln50', fft_stages_loop.cpp:50) [22]  (0.857 ns)
	'select' operation ('select_ln47', fft_stages_loop.cpp:47) [23]  (0.458 ns)
	'add' operation ('i_lower', fft_stages_loop.cpp:57) [41]  (0.934 ns)
	'getelementptr' operation ('X_R_1_V_addr', fft_stages_loop.cpp:58) [43]  (0 ns)
	'load' operation ('X_R_1_V_load', fft_stages_loop.cpp:58) on array 'X_R_1_V' [44]  (1.35 ns)

 <State 3>: 1.35ns
The critical path consists of the following:
	'load' operation ('W_real_V_load', fft_stages_loop.cpp:47) on array 'W_real_V' [30]  (1.35 ns)

 <State 4>: 7.49ns
The critical path consists of the following:
	'mul' operation of DSP[49] ('mul_ln700', fft_stages_loop.cpp:58) [49]  (2.85 ns)
	'sub' operation of DSP[51] ('ret.V', fft_stages_loop.cpp:58) [51]  (2.21 ns)
	'sub' operation ('sub_ln703', fft_stages_loop.cpp:60) [60]  (1.09 ns)
	'store' operation ('store_ln60', fft_stages_loop.cpp:60) of variable 'sub_ln703', fft_stages_loop.cpp:60 on array 'Out_R_2_V' [62]  (1.35 ns)

 <State 5>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
