{
  "name": "core_arch::x86::avx::_mm_maskstore_ps",
  "safe": false,
  "callees": {
    "core_arch::x86::__m128i::as_i32x4": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": "",
      "adt": {
        "core_arch::simd::i32x4": "Constructor"
      }
    },
    "core_arch::simd::i32x4::splat": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": "",
      "adt": {
        "core_arch::simd::i32x4": "Constructor"
      }
    },
    "intrinsics::simd::simd_shr": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Shifts vector right elementwise, with UB on overflow.\n\n `T` must be a vector of integers.\n\n Shifts `lhs` right by `rhs`, shifting in sign bits for signed types.\n\n # Safety\n\n Each element of `rhs` must be less than `<int>::BITS`.\n",
      "adt": {}
    },
    "intrinsics::simd::simd_masked_store": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Writes to a vector of pointers.\n\n `T` must be a vector.\n\n `U` must be a pointer to the element type of `T`\n\n `V` must be a vector of integers with the same length as `T` (but any element size).\n\n For each element, if the corresponding value in `mask` is `!0`, write the corresponding\n value in `val` to the pointer offset from `ptr`.\n The first element is written to `ptr`, the second to `ptr.wrapping_offset(1)` and so on.\n Otherwise if the corresponding value in `mask` is `0`, do nothing.\n\n # Safety\n `ptr` must be aligned according to the `ALIGN` parameter, see [`SimdAlign`] for details.\n\n `mask` must only contain `0` or `!0` values.\n",
      "adt": {}
    }
  },
  "adts": {
    "core_arch::x86::__m128i": [
      "Plain"
    ],
    "core_arch::simd::i32x4": [
      "Plain"
    ],
    "core_arch::x86::__m128": [
      "Plain"
    ]
  },
  "path": {
    "type": "Local",
    "path": "core::core_arch::x86::avx::_mm_maskstore_ps"
  },
  "span": "/home/gh-zjp-CN/.rustup/toolchains/nightly-2025-12-06-aarch64-unknown-linux-gnu/lib/rustlib/src/rust/library/core/src/../../stdarch/crates/core_arch/src/x86/avx.rs:1771:1: 1774:2",
  "src": "pub unsafe fn _mm_maskstore_ps(mem_addr: *mut f32, mask: __m128i, a: __m128) {\n    let mask = simd_shr(mask.as_i32x4(), i32x4::splat(31));\n    simd_masked_store!(SimdAlign::Unaligned, mask, mem_addr, a)\n}",
  "mir": "fn core_arch::x86::avx::_mm_maskstore_ps(_1: *mut f32, _2: core_arch::x86::__m128i, _3: core_arch::x86::__m128) -> () {\n    let mut _0: ();\n    let  _4: core_arch::simd::i32x4;\n    let mut _5: core_arch::simd::i32x4;\n    let mut _6: core_arch::simd::i32x4;\n    debug mem_addr => _1;\n    debug mask => _2;\n    debug a => _3;\n    debug mask => _4;\n    bb0: {\n        StorageLive(_5);\n        _5 = core_arch::x86::__m128i::as_i32x4(_2) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        StorageLive(_6);\n        _6 = core_arch::simd::i32x4::splat(31_i32) -> [return: bb2, unwind unreachable];\n    }\n    bb2: {\n        _4 = intrinsics::simd::simd_shr::<core_arch::simd::i32x4>(move _5, move _6) -> [return: bb3, unwind unreachable];\n    }\n    bb3: {\n        StorageDead(_6);\n        StorageDead(_5);\n        _0 = intrinsics::simd::simd_masked_store::<core_arch::simd::i32x4, *mut f32, core_arch::x86::__m128, intrinsics::simd::SimdAlign::Unaligned>(_4, _1, _3) -> [return: bb4, unwind unreachable];\n    }\n    bb4: {\n        return;\n    }\n}\n",
  "doc": " Stores packed single-precision (32-bit) floating-point elements from `a`\n into memory using `mask`.\n\n [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_mm_maskstore_ps)\n",
  "tags": {
    "tags": [],
    "spec": {},
    "docs": []
  }
}