INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sergaljerk/Project3.1/Project3.1.srcs/sources_1/new/majority_of_five.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module majority_of_five
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sergaljerk/Project3.1/Project3.1.srcs/sim_1/new/majority_of_five_test_fixture.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module majority_of_five_test_fixture
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sergaljerk/Project3.1/Project3.1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
