{
  "design": {
    "design_info": {
      "boundary_crc": "0xC260E6475FB4782D",
      "device": "xczu7ev-ffvc1156-2-e",
      "gen_directory": "../../../../zcu106_ROI_HDMI.gen/sources_1/bd/bd",
      "name": "bd",
      "pfm_name": "xilinx:zcu106:zcu106_ROI_HDMI:1.0",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2020.2",
      "validated": "true"
    },
    "design_tree": {
      "axi_intc_0": "",
      "axi_intc_1": "",
      "axi_interconnect": {
        "xbar": "",
        "s00_couplers": {
          "auto_ds": ""
        },
        "m00_couplers": {
          "auto_pc": ""
        },
        "m01_couplers": {
          "auto_pc": ""
        },
        "m02_couplers": {
          "auto_pc": ""
        },
        "m03_couplers": {
          "auto_cc": "",
          "auto_pc": ""
        },
        "m04_couplers": {
          "auto_pc": ""
        },
        "m05_couplers": {
          "auto_cc": "",
          "auto_pc": ""
        },
        "m06_couplers": {
          "auto_cc": "",
          "auto_pc": ""
        },
        "m07_couplers": {
          "auto_cc": "",
          "auto_pc": ""
        },
        "m08_couplers": {
          "auto_pc": ""
        },
        "m09_couplers": {
          "auto_cc": "",
          "auto_pc": ""
        },
        "m10_couplers": {
          "auto_pc": ""
        },
        "m11_couplers": {
          "auto_pc": ""
        },
        "m12_couplers": {}
      },
      "axi_interconnect_4": {
        "xbar": "",
        "s00_couplers": {
          "s00_regslice": ""
        },
        "s01_couplers": {
          "s01_regslice": ""
        },
        "s02_couplers": {
          "s02_regslice": ""
        },
        "s03_couplers": {
          "s03_regslice": ""
        },
        "s04_couplers": {
          "s04_regslice": ""
        },
        "m00_couplers": {
          "m00_regslice": ""
        }
      },
      "axi_interconnect_5": {
        "s00_couplers": {
          "s00_regslice": "",
          "auto_us": "",
          "auto_rs_w": ""
        }
      },
      "axi_interconnect_6": {
        "xbar": "",
        "s00_couplers": {
          "s00_regslice": ""
        },
        "s01_couplers": {
          "s01_regslice": ""
        },
        "s02_couplers": {
          "s02_regslice": ""
        },
        "s03_couplers": {
          "s03_regslice": ""
        },
        "m00_couplers": {}
      },
      "axi_interconnect_8": {
        "s00_couplers": {
          "s00_regslice": ""
        }
      },
      "axi_interconnect_lpd": {
        "s00_couplers": {}
      },
      "axi_register_slice_0": "",
      "axi_vip_1": "",
      "clk_wiz_0": "",
      "clk_wiz_1": "",
      "gnd_const": "",
      "gpio_aresetn": {
        "frmbuf_1": "",
        "mixer_rst20": "",
        "rx_scaler_reset0": "",
        "tx_frmbuf_rd_aresetn1": "",
        "tx_frmbuf_rd_aresetn90": "",
        "vcu_rst41": "",
        "xlslice14": "",
        "xlslice15": ""
      },
      "gt_refclk_buf": {
        "const_vcc": "",
        "ibufds_gt": "",
        "ibufds_gt_odiv2": ""
      },
      "hdmi_ctrl_iic": "",
      "hdmi_input": {
        "axi_data_fifo_0": "",
        "v_frmbuf_wr_0": "",
        "v_hdmi_rx_ss_0": "",
        "v_proc_ss_0": ""
      },
      "hdmi_output": {
        "v_frmbuf_rd_0": "",
        "v_hdmi_tx_ss_0": "",
        "v_mix_0": ""
      },
      "interconnect_axihpm0fpd": {
        "s00_couplers": {}
      },
      "interconnect_axilite": {
        "s00_couplers": {
          "auto_pc": ""
        }
      },
      "interrupts1": "",
      "proc_sys_reset_0": "",
      "proc_sys_reset_1": "",
      "proc_sys_reset_2": "",
      "proc_sys_reset_3": "",
      "proc_sys_reset_4": "",
      "proc_sys_reset_5": "",
      "proc_sys_reset_6": "",
      "proc_sys_reset_7": "",
      "proc_sys_reset_8": "",
      "ps_e": "",
      "rx_hdmi_hb_0": "",
      "sensor_iic_0": "",
      "tx_hdmi_hb_0": "",
      "v_multi_scaler_0": "",
      "vcc_const": "",
      "vcu_0": "",
      "vid_phy_controller": "",
      "xlconcat_0": ""
    },
    "interface_ports": {
      "DRU_CLK": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "156250000"
          }
        }
      },
      "HDMI_CTRL_IIC": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:iic_rtl:1.0"
      },
      "RX_DDC": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:iic_rtl:1.0"
      },
      "TX_DDC": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:iic_rtl:1.0"
      },
      "sensor_iic": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:iic_rtl:1.0"
      },
      "si570_user": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "300000000"
          }
        }
      }
    },
    "ports": {
      "HDMI_RX_CLK_N": {
        "direction": "I"
      },
      "HDMI_RX_CLK_P": {
        "direction": "I"
      },
      "HDMI_RX_DAT_N": {
        "direction": "I",
        "left": "2",
        "right": "0"
      },
      "HDMI_RX_DAT_P": {
        "direction": "I",
        "left": "2",
        "right": "0"
      },
      "HDMI_TX_CLK_N": {
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "bd_vid_phy_controller_0_tx_tmds_clk_n",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default_prop"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default_prop"
          }
        }
      },
      "HDMI_TX_CLK_P": {
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "bd_vid_phy_controller_0_tx_tmds_clk_p",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default_prop"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default_prop"
          }
        }
      },
      "HDMI_TX_DAT_N": {
        "direction": "O",
        "left": "2",
        "right": "0"
      },
      "HDMI_TX_DAT_P": {
        "direction": "O",
        "left": "2",
        "right": "0"
      },
      "LED0": {
        "direction": "O"
      },
      "LED1": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "LED2": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "LED3": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "LED4": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "LED5": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "LED6": {
        "direction": "O"
      },
      "LED7": {
        "direction": "O"
      },
      "RX_DET": {
        "direction": "I"
      },
      "RX_HPD": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "RX_REFCLK_N": {
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "bd_vid_phy_controller_0_rx_tmds_clk_n",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default_prop"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default_prop"
          }
        }
      },
      "RX_REFCLK_P": {
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "bd_vid_phy_controller_0_rx_tmds_clk_p",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default_prop"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default_prop"
          }
        }
      },
      "SI5319_LOL": {
        "direction": "I"
      },
      "SI5319_RST": {
        "direction": "O",
        "left": "0",
        "right": "0",
        "parameters": {
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "const_prop"
          }
        }
      },
      "TX_EN": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "TX_HPD": {
        "direction": "I"
      },
      "TX_REFCLK_N": {
        "direction": "I"
      },
      "TX_REFCLK_P": {
        "direction": "I"
      }
    },
    "components": {
      "axi_intc_0": {
        "vlnv": "xilinx.com:ip:axi_intc:4.1",
        "xci_name": "bd_axi_intc_0_0",
        "xci_path": "ip/bd_axi_intc_0_0/bd_axi_intc_0_0.xci",
        "inst_hier_path": "axi_intc_0",
        "parameters": {
          "C_ASYNC_INTR": {
            "value": "0xFFFFFFFF"
          },
          "C_IRQ_CONNECTION": {
            "value": "1"
          },
          "C_IRQ_IS_LEVEL": {
            "value": "1"
          }
        },
        "pfm_attributes": {
          "IRQ": "intr { id 0 range 32 }"
        }
      },
      "axi_intc_1": {
        "vlnv": "xilinx.com:ip:axi_intc:4.1",
        "xci_name": "bd_axi_intc_1_0",
        "xci_path": "ip/bd_axi_intc_1_0/bd_axi_intc_1_0.xci",
        "inst_hier_path": "axi_intc_1",
        "parameters": {
          "C_IRQ_CONNECTION": {
            "value": "1"
          }
        }
      },
      "axi_interconnect": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_path": "ip/bd_axi_interconnect_0/bd_axi_interconnect_0.xci",
        "inst_hier_path": "axi_interconnect",
        "xci_name": "bd_axi_interconnect_0",
        "parameters": {
          "ENABLE_ADVANCED_OPTIONS": {
            "value": "1"
          },
          "NUM_MI": {
            "value": "13"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M03_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M04_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M05_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M06_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M07_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M08_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M09_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M10_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M11_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M12_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M02_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M02_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M02_ARESETN"
              }
            }
          },
          "M02_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M03_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M03_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M03_ARESETN"
              }
            }
          },
          "M03_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M04_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M04_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M04_ARESETN"
              }
            }
          },
          "M04_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M05_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M05_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M05_ARESETN"
              }
            }
          },
          "M05_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M06_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M06_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M06_ARESETN"
              }
            }
          },
          "M06_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M07_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M07_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M07_ARESETN"
              }
            }
          },
          "M07_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M08_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M08_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M08_ARESETN"
              }
            }
          },
          "M08_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M09_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M09_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M09_ARESETN"
              }
            }
          },
          "M09_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M10_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M10_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M10_ARESETN"
              }
            }
          },
          "M10_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M11_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M11_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M11_ARESETN"
              }
            }
          },
          "M11_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M12_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M12_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M12_ARESETN"
              }
            }
          },
          "M12_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "bd_xbar_0",
            "xci_path": "ip/bd_xbar_0/bd_xbar_0.xci",
            "inst_hier_path": "axi_interconnect/xbar",
            "parameters": {
              "NUM_MI": {
                "value": "13"
              },
              "NUM_SI": {
                "value": "1"
              },
              "STRATEGY": {
                "value": "0"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "bridges": [
                  "M00_AXI",
                  "M01_AXI",
                  "M02_AXI",
                  "M03_AXI",
                  "M04_AXI",
                  "M05_AXI",
                  "M06_AXI",
                  "M07_AXI",
                  "M08_AXI",
                  "M09_AXI",
                  "M10_AXI",
                  "M11_AXI",
                  "M12_AXI"
                ]
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_ds": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "bd_auto_ds_0",
                "xci_path": "ip/bd_auto_ds_0/bd_auto_ds_0.xci",
                "inst_hier_path": "axi_interconnect/s00_couplers/auto_ds",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "32"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "128"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "s00_couplers_to_auto_ds": {
                "interface_ports": [
                  "S_AXI",
                  "auto_ds/S_AXI"
                ]
              },
              "auto_ds_to_s00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_ds/M_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_ds/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_ds/s_axi_aresetn"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "bd_auto_pc_0",
                "xci_path": "ip/bd_auto_pc_0/bd_auto_pc_0.xci",
                "inst_hier_path": "axi_interconnect/m00_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "m00_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "auto_pc_to_m00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "bd_auto_pc_1",
                "xci_path": "ip/bd_auto_pc_1/bd_auto_pc_1.xci",
                "inst_hier_path": "axi_interconnect/m01_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "m01_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "auto_pc_to_m01_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "bd_auto_pc_2",
                "xci_path": "ip/bd_auto_pc_2/bd_auto_pc_2.xci",
                "inst_hier_path": "axi_interconnect/m02_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "m02_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "auto_pc_to_m02_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m03_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "xci_name": "bd_auto_cc_0",
                "xci_path": "ip/bd_auto_cc_0/bd_auto_cc_0.xci",
                "inst_hier_path": "axi_interconnect/m03_couplers/auto_cc",
                "interface_ports": {
                  "S_AXI": {
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "bd_auto_pc_3",
                "xci_path": "ip/bd_auto_pc_3/bd_auto_pc_3.xci",
                "inst_hier_path": "axi_interconnect/m03_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "m03_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_cc/S_AXI"
                ]
              },
              "auto_cc_to_auto_pc": {
                "interface_ports": [
                  "auto_cc/M_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "auto_pc_to_m03_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "auto_cc/m_axi_aclk",
                  "auto_pc/aclk"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "auto_cc/m_axi_aresetn",
                  "auto_pc/aresetn"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          },
          "m04_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "bd_auto_pc_4",
                "xci_path": "ip/bd_auto_pc_4/bd_auto_pc_4.xci",
                "inst_hier_path": "axi_interconnect/m04_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "m04_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "auto_pc_to_m04_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m05_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "xci_name": "bd_auto_cc_1",
                "xci_path": "ip/bd_auto_cc_1/bd_auto_cc_1.xci",
                "inst_hier_path": "axi_interconnect/m05_couplers/auto_cc",
                "interface_ports": {
                  "S_AXI": {
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "bd_auto_pc_5",
                "xci_path": "ip/bd_auto_pc_5/bd_auto_pc_5.xci",
                "inst_hier_path": "axi_interconnect/m05_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "m05_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_cc/S_AXI"
                ]
              },
              "auto_cc_to_auto_pc": {
                "interface_ports": [
                  "auto_cc/M_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "auto_pc_to_m05_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "auto_cc/m_axi_aclk",
                  "auto_pc/aclk"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "auto_cc/m_axi_aresetn",
                  "auto_pc/aresetn"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          },
          "m06_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "xci_name": "bd_auto_cc_2",
                "xci_path": "ip/bd_auto_cc_2/bd_auto_cc_2.xci",
                "inst_hier_path": "axi_interconnect/m06_couplers/auto_cc",
                "interface_ports": {
                  "S_AXI": {
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "bd_auto_pc_6",
                "xci_path": "ip/bd_auto_pc_6/bd_auto_pc_6.xci",
                "inst_hier_path": "axi_interconnect/m06_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_cc_to_auto_pc": {
                "interface_ports": [
                  "auto_cc/M_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "auto_pc_to_m06_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "m06_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_cc/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "auto_cc/m_axi_aclk",
                  "auto_pc/aclk"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "auto_cc/m_axi_aresetn",
                  "auto_pc/aresetn"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          },
          "m07_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "xci_name": "bd_auto_cc_3",
                "xci_path": "ip/bd_auto_cc_3/bd_auto_cc_3.xci",
                "inst_hier_path": "axi_interconnect/m07_couplers/auto_cc",
                "interface_ports": {
                  "S_AXI": {
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "bd_auto_pc_7",
                "xci_path": "ip/bd_auto_pc_7/bd_auto_pc_7.xci",
                "inst_hier_path": "axi_interconnect/m07_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_cc_to_auto_pc": {
                "interface_ports": [
                  "auto_cc/M_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "auto_pc_to_m07_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "m07_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_cc/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "auto_cc/m_axi_aclk",
                  "auto_pc/aclk"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "auto_cc/m_axi_aresetn",
                  "auto_pc/aresetn"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          },
          "m08_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "bd_auto_pc_8",
                "xci_path": "ip/bd_auto_pc_8/bd_auto_pc_8.xci",
                "inst_hier_path": "axi_interconnect/m08_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "m08_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "auto_pc_to_m08_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m09_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "xci_name": "bd_auto_cc_4",
                "xci_path": "ip/bd_auto_cc_4/bd_auto_cc_4.xci",
                "inst_hier_path": "axi_interconnect/m09_couplers/auto_cc",
                "interface_ports": {
                  "S_AXI": {
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "bd_auto_pc_9",
                "xci_path": "ip/bd_auto_pc_9/bd_auto_pc_9.xci",
                "inst_hier_path": "axi_interconnect/m09_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "m09_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_cc/S_AXI"
                ]
              },
              "auto_cc_to_auto_pc": {
                "interface_ports": [
                  "auto_cc/M_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "auto_pc_to_m09_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "auto_cc/m_axi_aclk",
                  "auto_pc/aclk"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "auto_cc/m_axi_aresetn",
                  "auto_pc/aresetn"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          },
          "m10_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "bd_auto_pc_10",
                "xci_path": "ip/bd_auto_pc_10/bd_auto_pc_10.xci",
                "inst_hier_path": "axi_interconnect/m10_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "m10_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "auto_pc_to_m10_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m11_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "bd_auto_pc_11",
                "xci_path": "ip/bd_auto_pc_11/bd_auto_pc_11.xci",
                "inst_hier_path": "axi_interconnect/m11_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "m11_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "auto_pc_to_m11_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m12_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m12_couplers_to_m12_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "xbar_to_m06_couplers": {
            "interface_ports": [
              "xbar/M06_AXI",
              "m06_couplers/S_AXI"
            ]
          },
          "m01_couplers_to_axi_interconnect": {
            "interface_ports": [
              "M01_AXI",
              "m01_couplers/M_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "axi_interconnect_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "xbar_to_m11_couplers": {
            "interface_ports": [
              "xbar/M11_AXI",
              "m11_couplers/S_AXI"
            ]
          },
          "m12_couplers_to_axi_interconnect": {
            "interface_ports": [
              "M12_AXI",
              "m12_couplers/M_AXI"
            ]
          },
          "xbar_to_m10_couplers": {
            "interface_ports": [
              "xbar/M10_AXI",
              "m10_couplers/S_AXI"
            ]
          },
          "m11_couplers_to_axi_interconnect": {
            "interface_ports": [
              "M11_AXI",
              "m11_couplers/M_AXI"
            ]
          },
          "m10_couplers_to_axi_interconnect": {
            "interface_ports": [
              "M10_AXI",
              "m10_couplers/M_AXI"
            ]
          },
          "xbar_to_m09_couplers": {
            "interface_ports": [
              "xbar/M09_AXI",
              "m09_couplers/S_AXI"
            ]
          },
          "xbar_to_m05_couplers": {
            "interface_ports": [
              "xbar/M05_AXI",
              "m05_couplers/S_AXI"
            ]
          },
          "xbar_to_m12_couplers": {
            "interface_ports": [
              "xbar/M12_AXI",
              "m12_couplers/S_AXI"
            ]
          },
          "m05_couplers_to_axi_interconnect": {
            "interface_ports": [
              "M05_AXI",
              "m05_couplers/M_AXI"
            ]
          },
          "m09_couplers_to_axi_interconnect": {
            "interface_ports": [
              "M09_AXI",
              "m09_couplers/M_AXI"
            ]
          },
          "xbar_to_m08_couplers": {
            "interface_ports": [
              "xbar/M08_AXI",
              "m08_couplers/S_AXI"
            ]
          },
          "m08_couplers_to_axi_interconnect": {
            "interface_ports": [
              "M08_AXI",
              "m08_couplers/M_AXI"
            ]
          },
          "xbar_to_m07_couplers": {
            "interface_ports": [
              "xbar/M07_AXI",
              "m07_couplers/S_AXI"
            ]
          },
          "m07_couplers_to_axi_interconnect": {
            "interface_ports": [
              "M07_AXI",
              "m07_couplers/M_AXI"
            ]
          },
          "m06_couplers_to_axi_interconnect": {
            "interface_ports": [
              "M06_AXI",
              "m06_couplers/M_AXI"
            ]
          },
          "xbar_to_m04_couplers": {
            "interface_ports": [
              "xbar/M04_AXI",
              "m04_couplers/S_AXI"
            ]
          },
          "m04_couplers_to_axi_interconnect": {
            "interface_ports": [
              "M04_AXI",
              "m04_couplers/M_AXI"
            ]
          },
          "xbar_to_m03_couplers": {
            "interface_ports": [
              "xbar/M03_AXI",
              "m03_couplers/S_AXI"
            ]
          },
          "m03_couplers_to_axi_interconnect": {
            "interface_ports": [
              "M03_AXI",
              "m03_couplers/M_AXI"
            ]
          },
          "xbar_to_m02_couplers": {
            "interface_ports": [
              "xbar/M02_AXI",
              "m02_couplers/S_AXI"
            ]
          },
          "m02_couplers_to_axi_interconnect": {
            "interface_ports": [
              "M02_AXI",
              "m02_couplers/M_AXI"
            ]
          },
          "xbar_to_m01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          },
          "m00_couplers_to_axi_interconnect": {
            "interface_ports": [
              "M00_AXI",
              "m00_couplers/M_AXI"
            ]
          }
        },
        "nets": {
          "axi_interconnect_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK",
              "m02_couplers/S_ACLK",
              "m03_couplers/S_ACLK",
              "m04_couplers/S_ACLK",
              "m05_couplers/S_ACLK",
              "m06_couplers/S_ACLK",
              "m07_couplers/S_ACLK",
              "m08_couplers/S_ACLK",
              "m09_couplers/S_ACLK",
              "m10_couplers/S_ACLK",
              "m11_couplers/S_ACLK",
              "m12_couplers/S_ACLK"
            ]
          },
          "axi_interconnect_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN",
              "m02_couplers/S_ARESETN",
              "m03_couplers/S_ARESETN",
              "m04_couplers/S_ARESETN",
              "m05_couplers/S_ARESETN",
              "m06_couplers/S_ARESETN",
              "m07_couplers/S_ARESETN",
              "m08_couplers/S_ARESETN",
              "m09_couplers/S_ARESETN",
              "m10_couplers/S_ARESETN",
              "m11_couplers/S_ARESETN",
              "m12_couplers/S_ARESETN"
            ]
          },
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "s00_couplers/S_ACLK"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "s00_couplers/S_ARESETN"
            ]
          },
          "M00_ACLK_1": {
            "ports": [
              "M00_ACLK",
              "m00_couplers/M_ACLK"
            ]
          },
          "M00_ARESETN_1": {
            "ports": [
              "M00_ARESETN",
              "m00_couplers/M_ARESETN"
            ]
          },
          "M01_ACLK_1": {
            "ports": [
              "M01_ACLK",
              "m01_couplers/M_ACLK"
            ]
          },
          "M01_ARESETN_1": {
            "ports": [
              "M01_ARESETN",
              "m01_couplers/M_ARESETN"
            ]
          },
          "M02_ACLK_1": {
            "ports": [
              "M02_ACLK",
              "m02_couplers/M_ACLK"
            ]
          },
          "M02_ARESETN_1": {
            "ports": [
              "M02_ARESETN",
              "m02_couplers/M_ARESETN"
            ]
          },
          "M03_ACLK_1": {
            "ports": [
              "M03_ACLK",
              "m03_couplers/M_ACLK"
            ]
          },
          "M03_ARESETN_1": {
            "ports": [
              "M03_ARESETN",
              "m03_couplers/M_ARESETN"
            ]
          },
          "M04_ACLK_1": {
            "ports": [
              "M04_ACLK",
              "m04_couplers/M_ACLK"
            ]
          },
          "M04_ARESETN_1": {
            "ports": [
              "M04_ARESETN",
              "m04_couplers/M_ARESETN"
            ]
          },
          "M05_ACLK_1": {
            "ports": [
              "M05_ACLK",
              "m05_couplers/M_ACLK"
            ]
          },
          "M05_ARESETN_1": {
            "ports": [
              "M05_ARESETN",
              "m05_couplers/M_ARESETN"
            ]
          },
          "M06_ACLK_1": {
            "ports": [
              "M06_ACLK",
              "m06_couplers/M_ACLK"
            ]
          },
          "M06_ARESETN_1": {
            "ports": [
              "M06_ARESETN",
              "m06_couplers/M_ARESETN"
            ]
          },
          "M07_ACLK_1": {
            "ports": [
              "M07_ACLK",
              "m07_couplers/M_ACLK"
            ]
          },
          "M07_ARESETN_1": {
            "ports": [
              "M07_ARESETN",
              "m07_couplers/M_ARESETN"
            ]
          },
          "M08_ACLK_1": {
            "ports": [
              "M08_ACLK",
              "m08_couplers/M_ACLK"
            ]
          },
          "M08_ARESETN_1": {
            "ports": [
              "M08_ARESETN",
              "m08_couplers/M_ARESETN"
            ]
          },
          "M09_ACLK_1": {
            "ports": [
              "M09_ACLK",
              "m09_couplers/M_ACLK"
            ]
          },
          "M09_ARESETN_1": {
            "ports": [
              "M09_ARESETN",
              "m09_couplers/M_ARESETN"
            ]
          },
          "M10_ACLK_1": {
            "ports": [
              "M10_ACLK",
              "m10_couplers/M_ACLK"
            ]
          },
          "M10_ARESETN_1": {
            "ports": [
              "M10_ARESETN",
              "m10_couplers/M_ARESETN"
            ]
          },
          "M11_ACLK_1": {
            "ports": [
              "M11_ACLK",
              "m11_couplers/M_ACLK"
            ]
          },
          "M11_ARESETN_1": {
            "ports": [
              "M11_ARESETN",
              "m11_couplers/M_ARESETN"
            ]
          },
          "M12_ACLK_1": {
            "ports": [
              "M12_ACLK",
              "m12_couplers/M_ACLK"
            ]
          },
          "M12_ARESETN_1": {
            "ports": [
              "M12_ARESETN",
              "m12_couplers/M_ARESETN"
            ]
          }
        }
      },
      "axi_interconnect_4": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_path": "ip/bd_axi_interconnect_4_0/bd_axi_interconnect_4_0.xci",
        "inst_hier_path": "axi_interconnect_4",
        "xci_name": "bd_axi_interconnect_4_0",
        "parameters": {
          "ENABLE_ADVANCED_OPTIONS": {
            "value": "1"
          },
          "M00_HAS_REGSLICE": {
            "value": "4"
          },
          "NUM_MI": {
            "value": "1"
          },
          "NUM_SI": {
            "value": "5"
          },
          "S00_HAS_REGSLICE": {
            "value": "4"
          },
          "S01_HAS_REGSLICE": {
            "value": "4"
          },
          "S02_HAS_REGSLICE": {
            "value": "4"
          },
          "S03_HAS_REGSLICE": {
            "value": "4"
          },
          "S04_HAS_REGSLICE": {
            "value": "4"
          },
          "S05_HAS_REGSLICE": {
            "value": "4"
          },
          "S06_HAS_REGSLICE": {
            "value": "4"
          },
          "S07_HAS_REGSLICE": {
            "value": "4"
          },
          "S08_HAS_REGSLICE": {
            "value": "4"
          },
          "S09_HAS_REGSLICE": {
            "value": "4"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S01_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S02_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S03_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S04_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S01_ARESETN"
              }
            }
          },
          "S01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S02_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S02_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S02_ARESETN"
              }
            }
          },
          "S02_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S03_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S03_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S03_ARESETN"
              }
            }
          },
          "S03_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S04_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S04_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S04_ARESETN"
              }
            }
          },
          "S04_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "bd_xbar_1",
            "xci_path": "ip/bd_xbar_1/bd_xbar_1.xci",
            "inst_hier_path": "axi_interconnect_4/xbar",
            "parameters": {
              "NUM_MI": {
                "value": "1"
              },
              "NUM_SI": {
                "value": "5"
              },
              "S00_ARB_PRIORITY": {
                "value": "0"
              },
              "S01_ARB_PRIORITY": {
                "value": "0"
              },
              "S02_ARB_PRIORITY": {
                "value": "0"
              },
              "S03_ARB_PRIORITY": {
                "value": "0"
              },
              "S04_ARB_PRIORITY": {
                "value": "0"
              },
              "STRATEGY": {
                "value": "0"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "bridges": [
                  "M00_AXI"
                ]
              },
              "S01_AXI": {
                "mode": "Slave",
                "bridges": [
                  "M00_AXI"
                ]
              },
              "S02_AXI": {
                "mode": "Slave",
                "bridges": [
                  "M00_AXI"
                ]
              },
              "S03_AXI": {
                "mode": "Slave",
                "bridges": [
                  "M00_AXI"
                ]
              },
              "S04_AXI": {
                "mode": "Slave",
                "bridges": [
                  "M00_AXI"
                ]
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "s00_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "bd_s00_regslice_4",
                "xci_path": "ip/bd_s00_regslice_4/bd_s00_regslice_4.xci",
                "inst_hier_path": "axi_interconnect_4/s00_couplers/s00_regslice",
                "interface_ports": {
                  "S_AXI": {
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "s00_couplers_to_s00_regslice": {
                "interface_ports": [
                  "S_AXI",
                  "s00_regslice/S_AXI"
                ]
              },
              "s00_regslice_to_s00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "s00_regslice/M_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "s00_regslice/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "s00_regslice/aresetn"
                ]
              }
            }
          },
          "s01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "s01_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "bd_s01_regslice_2",
                "xci_path": "ip/bd_s01_regslice_2/bd_s01_regslice_2.xci",
                "inst_hier_path": "axi_interconnect_4/s01_couplers/s01_regslice",
                "interface_ports": {
                  "S_AXI": {
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "s01_regslice_to_s01_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "s01_regslice/M_AXI"
                ]
              },
              "s01_couplers_to_s01_regslice": {
                "interface_ports": [
                  "S_AXI",
                  "s01_regslice/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "s01_regslice/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "s01_regslice/aresetn"
                ]
              }
            }
          },
          "s02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "s02_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "bd_s02_regslice_2",
                "xci_path": "ip/bd_s02_regslice_2/bd_s02_regslice_2.xci",
                "inst_hier_path": "axi_interconnect_4/s02_couplers/s02_regslice",
                "interface_ports": {
                  "S_AXI": {
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "s02_regslice_to_s02_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "s02_regslice/M_AXI"
                ]
              },
              "s02_couplers_to_s02_regslice": {
                "interface_ports": [
                  "S_AXI",
                  "s02_regslice/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "s02_regslice/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "s02_regslice/aresetn"
                ]
              }
            }
          },
          "s03_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "s03_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "bd_s03_regslice_2",
                "xci_path": "ip/bd_s03_regslice_2/bd_s03_regslice_2.xci",
                "inst_hier_path": "axi_interconnect_4/s03_couplers/s03_regslice",
                "interface_ports": {
                  "S_AXI": {
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "s03_couplers_to_s03_regslice": {
                "interface_ports": [
                  "S_AXI",
                  "s03_regslice/S_AXI"
                ]
              },
              "s03_regslice_to_s03_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "s03_regslice/M_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "s03_regslice/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "s03_regslice/aresetn"
                ]
              }
            }
          },
          "s04_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "s04_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "bd_s04_regslice_0",
                "xci_path": "ip/bd_s04_regslice_0/bd_s04_regslice_0.xci",
                "inst_hier_path": "axi_interconnect_4/s04_couplers/s04_regslice",
                "interface_ports": {
                  "S_AXI": {
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "s04_regslice_to_s04_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "s04_regslice/M_AXI"
                ]
              },
              "s04_couplers_to_s04_regslice": {
                "interface_ports": [
                  "S_AXI",
                  "s04_regslice/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "s04_regslice/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "s04_regslice/aresetn"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "m00_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "bd_m00_regslice_0",
                "xci_path": "ip/bd_m00_regslice_0/bd_m00_regslice_0.xci",
                "inst_hier_path": "axi_interconnect_4/m00_couplers/m00_regslice",
                "interface_ports": {
                  "S_AXI": {
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "m00_regslice_to_m00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "m00_regslice/M_AXI"
                ]
              },
              "m00_couplers_to_m00_regslice": {
                "interface_ports": [
                  "S_AXI",
                  "m00_regslice/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "m00_regslice/aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "m00_regslice/aresetn"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "m00_couplers_to_axi_interconnect_4": {
            "interface_ports": [
              "M00_AXI",
              "m00_couplers/M_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "axi_interconnect_4_to_s01_couplers": {
            "interface_ports": [
              "S01_AXI",
              "s01_couplers/S_AXI"
            ]
          },
          "s01_couplers_to_xbar": {
            "interface_ports": [
              "s01_couplers/M_AXI",
              "xbar/S01_AXI"
            ]
          },
          "s03_couplers_to_xbar": {
            "interface_ports": [
              "s03_couplers/M_AXI",
              "xbar/S03_AXI"
            ]
          },
          "axi_interconnect_4_to_s03_couplers": {
            "interface_ports": [
              "S03_AXI",
              "s03_couplers/S_AXI"
            ]
          },
          "s02_couplers_to_xbar": {
            "interface_ports": [
              "s02_couplers/M_AXI",
              "xbar/S02_AXI"
            ]
          },
          "axi_interconnect_4_to_s02_couplers": {
            "interface_ports": [
              "S02_AXI",
              "s02_couplers/S_AXI"
            ]
          },
          "axi_interconnect_4_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "s04_couplers_to_xbar": {
            "interface_ports": [
              "s04_couplers/M_AXI",
              "xbar/S04_AXI"
            ]
          },
          "axi_interconnect_4_to_s04_couplers": {
            "interface_ports": [
              "S04_AXI",
              "s04_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "axi_interconnect_4_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/S_ACLK",
              "s01_couplers/S_ACLK",
              "s02_couplers/S_ACLK",
              "s03_couplers/S_ACLK",
              "s04_couplers/S_ACLK",
              "s00_couplers/M_ACLK",
              "s01_couplers/M_ACLK",
              "s02_couplers/M_ACLK",
              "s03_couplers/M_ACLK",
              "s04_couplers/M_ACLK",
              "m00_couplers/M_ACLK",
              "m00_couplers/S_ACLK"
            ]
          },
          "axi_interconnect_4_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/S_ARESETN",
              "s01_couplers/S_ARESETN",
              "s02_couplers/S_ARESETN",
              "s03_couplers/S_ARESETN",
              "s04_couplers/S_ARESETN",
              "s00_couplers/M_ARESETN",
              "s01_couplers/M_ARESETN",
              "s02_couplers/M_ARESETN",
              "s03_couplers/M_ARESETN",
              "s04_couplers/M_ARESETN",
              "m00_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN"
            ]
          }
        }
      },
      "axi_interconnect_5": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_path": "ip/bd_axi_interconnect_5_0/bd_axi_interconnect_5_0.xci",
        "inst_hier_path": "axi_interconnect_5",
        "xci_name": "bd_axi_interconnect_5_0",
        "parameters": {
          "ENABLE_ADVANCED_OPTIONS": {
            "value": "1"
          },
          "NUM_MI": {
            "value": "1"
          },
          "S00_HAS_REGSLICE": {
            "value": "4"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "s00_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "bd_s00_regslice_5",
                "xci_path": "ip/bd_s00_regslice_5/bd_s00_regslice_5.xci",
                "inst_hier_path": "axi_interconnect_5/s00_couplers/s00_regslice",
                "interface_ports": {
                  "S_AXI": {
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "auto_us": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "bd_auto_us_0",
                "xci_path": "ip/bd_auto_us_0/bd_auto_us_0.xci",
                "inst_hier_path": "axi_interconnect_5/s00_couplers/auto_us",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "128"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "32"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "auto_rs_w": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "bd_auto_rs_w_0",
                "xci_path": "ip/bd_auto_rs_w_0/bd_auto_rs_w_0.xci",
                "inst_hier_path": "axi_interconnect_5/s00_couplers/auto_rs_w",
                "parameters": {
                  "REG_AR": {
                    "value": "0"
                  },
                  "REG_AW": {
                    "value": "0"
                  },
                  "REG_B": {
                    "value": "0"
                  },
                  "REG_R": {
                    "value": "0"
                  },
                  "REG_W": {
                    "value": "1"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "s00_couplers_to_s00_regslice": {
                "interface_ports": [
                  "S_AXI",
                  "s00_regslice/S_AXI"
                ]
              },
              "s00_regslice_to_auto_us": {
                "interface_ports": [
                  "s00_regslice/M_AXI",
                  "auto_us/S_AXI"
                ]
              },
              "auto_us_to_auto_rs_w": {
                "interface_ports": [
                  "auto_us/M_AXI",
                  "auto_rs_w/S_AXI"
                ]
              },
              "auto_rs_w_to_s00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_rs_w/M_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "s00_regslice/aclk",
                  "auto_us/s_axi_aclk",
                  "auto_rs_w/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "s00_regslice/aresetn",
                  "auto_us/s_axi_aresetn",
                  "auto_rs_w/aresetn"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "s00_couplers_to_axi_interconnect_5": {
            "interface_ports": [
              "M00_AXI",
              "s00_couplers/M_AXI"
            ]
          },
          "axi_interconnect_5_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "axi_interconnect_5_ACLK_net": {
            "ports": [
              "M00_ACLK",
              "s00_couplers/M_ACLK"
            ]
          },
          "axi_interconnect_5_ARESETN_net": {
            "ports": [
              "M00_ARESETN",
              "s00_couplers/M_ARESETN"
            ]
          },
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "s00_couplers/S_ACLK"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "s00_couplers/S_ARESETN"
            ]
          }
        }
      },
      "axi_interconnect_6": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_path": "ip/bd_axi_interconnect_6_0/bd_axi_interconnect_6_0.xci",
        "inst_hier_path": "axi_interconnect_6",
        "xci_name": "bd_axi_interconnect_6_0",
        "parameters": {
          "ENABLE_ADVANCED_OPTIONS": {
            "value": "1"
          },
          "M00_HAS_REGSLICE": {
            "value": "0"
          },
          "NUM_MI": {
            "value": "1"
          },
          "NUM_SI": {
            "value": "4"
          },
          "S00_HAS_REGSLICE": {
            "value": "4"
          },
          "S01_HAS_REGSLICE": {
            "value": "4"
          },
          "S02_HAS_REGSLICE": {
            "value": "4"
          },
          "S03_HAS_REGSLICE": {
            "value": "4"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S01_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S02_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S03_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S01_ARESETN"
              }
            }
          },
          "S01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S02_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S02_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S02_ARESETN"
              }
            }
          },
          "S02_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S03_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S03_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S03_ARESETN"
              }
            }
          },
          "S03_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "bd_xbar_2",
            "xci_path": "ip/bd_xbar_2/bd_xbar_2.xci",
            "inst_hier_path": "axi_interconnect_6/xbar",
            "parameters": {
              "NUM_MI": {
                "value": "1"
              },
              "NUM_SI": {
                "value": "4"
              },
              "S00_ARB_PRIORITY": {
                "value": "0"
              },
              "S01_ARB_PRIORITY": {
                "value": "0"
              },
              "S02_ARB_PRIORITY": {
                "value": "0"
              },
              "S03_ARB_PRIORITY": {
                "value": "0"
              },
              "STRATEGY": {
                "value": "0"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "bridges": [
                  "M00_AXI"
                ]
              },
              "S01_AXI": {
                "mode": "Slave",
                "bridges": [
                  "M00_AXI"
                ]
              },
              "S02_AXI": {
                "mode": "Slave",
                "bridges": [
                  "M00_AXI"
                ]
              },
              "S03_AXI": {
                "mode": "Slave",
                "bridges": [
                  "M00_AXI"
                ]
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "s00_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "bd_s00_regslice_6",
                "xci_path": "ip/bd_s00_regslice_6/bd_s00_regslice_6.xci",
                "inst_hier_path": "axi_interconnect_6/s00_couplers/s00_regslice",
                "interface_ports": {
                  "S_AXI": {
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "s00_couplers_to_s00_regslice": {
                "interface_ports": [
                  "S_AXI",
                  "s00_regslice/S_AXI"
                ]
              },
              "s00_regslice_to_s00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "s00_regslice/M_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "s00_regslice/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "s00_regslice/aresetn"
                ]
              }
            }
          },
          "s01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "s01_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "bd_s01_regslice_3",
                "xci_path": "ip/bd_s01_regslice_3/bd_s01_regslice_3.xci",
                "inst_hier_path": "axi_interconnect_6/s01_couplers/s01_regslice",
                "interface_ports": {
                  "S_AXI": {
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "s01_regslice_to_s01_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "s01_regslice/M_AXI"
                ]
              },
              "s01_couplers_to_s01_regslice": {
                "interface_ports": [
                  "S_AXI",
                  "s01_regslice/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "s01_regslice/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "s01_regslice/aresetn"
                ]
              }
            }
          },
          "s02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "s02_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "bd_s02_regslice_3",
                "xci_path": "ip/bd_s02_regslice_3/bd_s02_regslice_3.xci",
                "inst_hier_path": "axi_interconnect_6/s02_couplers/s02_regslice",
                "interface_ports": {
                  "S_AXI": {
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "s02_couplers_to_s02_regslice": {
                "interface_ports": [
                  "S_AXI",
                  "s02_regslice/S_AXI"
                ]
              },
              "s02_regslice_to_s02_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "s02_regslice/M_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "s02_regslice/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "s02_regslice/aresetn"
                ]
              }
            }
          },
          "s03_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "s03_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "bd_s03_regslice_3",
                "xci_path": "ip/bd_s03_regslice_3/bd_s03_regslice_3.xci",
                "inst_hier_path": "axi_interconnect_6/s03_couplers/s03_regslice",
                "interface_ports": {
                  "S_AXI": {
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "s03_couplers_to_s03_regslice": {
                "interface_ports": [
                  "S_AXI",
                  "s03_regslice/S_AXI"
                ]
              },
              "s03_regslice_to_s03_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "s03_regslice/M_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "s03_regslice/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "s03_regslice/aresetn"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m00_couplers_to_m00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "s02_couplers_to_xbar": {
            "interface_ports": [
              "s02_couplers/M_AXI",
              "xbar/S02_AXI"
            ]
          },
          "axi_interconnect_6_to_s02_couplers": {
            "interface_ports": [
              "S02_AXI",
              "s02_couplers/S_AXI"
            ]
          },
          "axi_interconnect_6_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "axi_interconnect_6_to_s03_couplers": {
            "interface_ports": [
              "S03_AXI",
              "s03_couplers/S_AXI"
            ]
          },
          "s03_couplers_to_xbar": {
            "interface_ports": [
              "s03_couplers/M_AXI",
              "xbar/S03_AXI"
            ]
          },
          "m00_couplers_to_axi_interconnect_6": {
            "interface_ports": [
              "M00_AXI",
              "m00_couplers/M_AXI"
            ]
          },
          "s01_couplers_to_xbar": {
            "interface_ports": [
              "s01_couplers/M_AXI",
              "xbar/S01_AXI"
            ]
          },
          "axi_interconnect_6_to_s01_couplers": {
            "interface_ports": [
              "S01_AXI",
              "s01_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "axi_interconnect_6_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/S_ACLK",
              "s01_couplers/S_ACLK",
              "s02_couplers/S_ACLK",
              "s03_couplers/S_ACLK",
              "s00_couplers/M_ACLK",
              "s01_couplers/M_ACLK",
              "s02_couplers/M_ACLK",
              "s03_couplers/M_ACLK",
              "m00_couplers/M_ACLK",
              "m00_couplers/S_ACLK"
            ]
          },
          "axi_interconnect_6_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/S_ARESETN",
              "s01_couplers/S_ARESETN",
              "s02_couplers/S_ARESETN",
              "s03_couplers/S_ARESETN",
              "s00_couplers/M_ARESETN",
              "s01_couplers/M_ARESETN",
              "s02_couplers/M_ARESETN",
              "s03_couplers/M_ARESETN",
              "m00_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN"
            ]
          }
        }
      },
      "axi_interconnect_8": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_path": "ip/bd_axi_interconnect_8_0/bd_axi_interconnect_8_0.xci",
        "inst_hier_path": "axi_interconnect_8",
        "xci_name": "bd_axi_interconnect_8_0",
        "parameters": {
          "ENABLE_ADVANCED_OPTIONS": {
            "value": "1"
          },
          "NUM_MI": {
            "value": "1"
          },
          "NUM_SI": {
            "value": "1"
          },
          "S00_HAS_REGSLICE": {
            "value": "4"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "s00_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "bd_s00_regslice_7",
                "xci_path": "ip/bd_s00_regslice_7/bd_s00_regslice_7.xci",
                "inst_hier_path": "axi_interconnect_8/s00_couplers/s00_regslice",
                "interface_ports": {
                  "S_AXI": {
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "s00_regslice_to_s00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "s00_regslice/M_AXI"
                ]
              },
              "s00_couplers_to_s00_regslice": {
                "interface_ports": [
                  "S_AXI",
                  "s00_regslice/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "s00_regslice/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "s00_regslice/aresetn"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "s00_couplers_to_axi_interconnect_8": {
            "interface_ports": [
              "M00_AXI",
              "s00_couplers/M_AXI"
            ]
          },
          "axi_interconnect_8_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "axi_interconnect_8_ACLK_net": {
            "ports": [
              "M00_ACLK",
              "s00_couplers/M_ACLK"
            ]
          },
          "axi_interconnect_8_ARESETN_net": {
            "ports": [
              "M00_ARESETN",
              "s00_couplers/M_ARESETN"
            ]
          },
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "s00_couplers/S_ACLK"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "s00_couplers/S_ARESETN"
            ]
          }
        }
      },
      "axi_interconnect_lpd": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_path": "ip/bd_axi_interconnect_lpd_0/bd_axi_interconnect_lpd_0.xci",
        "inst_hier_path": "axi_interconnect_lpd",
        "xci_name": "bd_axi_interconnect_lpd_0",
        "parameters": {
          "NUM_MI": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "s00_couplers_to_s00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "s00_couplers_to_axi_interconnect_lpd": {
            "interface_ports": [
              "M00_AXI",
              "s00_couplers/M_AXI"
            ]
          },
          "axi_interconnect_lpd_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "axi_interconnect_lpd_ACLK_net": {
            "ports": [
              "M00_ACLK",
              "s00_couplers/M_ACLK"
            ]
          },
          "axi_interconnect_lpd_ARESETN_net": {
            "ports": [
              "M00_ARESETN",
              "s00_couplers/M_ARESETN"
            ]
          },
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "s00_couplers/S_ACLK"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "s00_couplers/S_ARESETN"
            ]
          }
        },
        "pfm_attributes": {
          "AXI_PORT": "S01_AXI {memport \"S_AXI_HP\" sptag \"LPD\" memory \"ps_e LPD_DDR_LOW\"} S02_AXI {memport \"S_AXI_HP\" sptag \"LPD\" memory \"ps_e LPD_DDR_LOW\"} S03_AXI {memport \"S_AXI_HP\" sptag \"LPD\" memory \"ps_e LPD_DDR_LOW\"} S04_AXI {memport \"S_AXI_HP\" sptag \"LPD\" memory \"ps_e LPD_DDR_LOW\"} S05_AXI {memport \"S_AXI_HP\" sptag \"LPD\" memory \"ps_e LPD_DDR_LOW\"} S06_AXI {memport \"S_AXI_HP\" sptag \"LPD\" memory \"ps_e LPD_DDR_LOW\"} S07_AXI {memport \"S_AXI_HP\" sptag \"LPD\" memory \"ps_e LPD_DDR_LOW\"} S08_AXI {memport \"S_AXI_HP\" sptag \"LPD\" memory \"ps_e LPD_DDR_LOW\"} S09_AXI {memport \"S_AXI_HP\" sptag \"LPD\" memory \"ps_e LPD_DDR_LOW\"} S10_AXI {memport \"S_AXI_HP\" sptag \"LPD\" memory \"ps_e LPD_DDR_LOW\"} S11_AXI {memport \"S_AXI_HP\" sptag \"LPD\" memory \"ps_e LPD_DDR_LOW\"} S12_AXI {memport \"S_AXI_HP\" sptag \"LPD\" memory \"ps_e LPD_DDR_LOW\"} S13_AXI {memport \"S_AXI_HP\" sptag \"LPD\" memory \"ps_e LPD_DDR_LOW\"} S14_AXI {memport \"S_AXI_HP\" sptag \"LPD\" memory \"ps_e LPD_DDR_LOW\"} S15_AXI {memport \"S_AXI_HP\" sptag \"LPD\" memory \"ps_e LPD_DDR_LOW\"}"
        }
      },
      "axi_register_slice_0": {
        "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
        "xci_name": "bd_axi_register_slice_0_0",
        "xci_path": "ip/bd_axi_register_slice_0_0/bd_axi_register_slice_0_0.xci",
        "inst_hier_path": "axi_register_slice_0",
        "parameters": {
          "DATA_WIDTH": {
            "value": "128"
          }
        },
        "interface_ports": {
          "S_AXI": {
            "mode": "Slave",
            "bridges": [
              "M_AXI"
            ]
          }
        }
      },
      "axi_vip_1": {
        "vlnv": "xilinx.com:ip:axi_vip:1.1",
        "xci_name": "bd_axi_vip_1_0",
        "xci_path": "ip/bd_axi_vip_1_0/bd_axi_vip_1_0.xci",
        "inst_hier_path": "axi_vip_1",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "32"
          },
          "ARUSER_WIDTH": {
            "value": "0"
          },
          "AWUSER_WIDTH": {
            "value": "0"
          },
          "BUSER_WIDTH": {
            "value": "0"
          },
          "DATA_WIDTH": {
            "value": "32"
          },
          "HAS_BRESP": {
            "value": "1"
          },
          "HAS_BURST": {
            "value": "1"
          },
          "HAS_CACHE": {
            "value": "1"
          },
          "HAS_LOCK": {
            "value": "1"
          },
          "HAS_PROT": {
            "value": "1"
          },
          "HAS_QOS": {
            "value": "1"
          },
          "HAS_REGION": {
            "value": "1"
          },
          "HAS_RRESP": {
            "value": "1"
          },
          "HAS_WSTRB": {
            "value": "1"
          },
          "ID_WIDTH": {
            "value": "0"
          },
          "INTERFACE_MODE": {
            "value": "MASTER"
          },
          "PROTOCOL": {
            "value": "AXI4"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "RUSER_WIDTH": {
            "value": "0"
          },
          "SUPPORTS_NARROW": {
            "value": "1"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "WUSER_WIDTH": {
            "value": "0"
          }
        },
        "addressing": {
          "address_spaces": {
            "Master_AXI": {
              "range": "4G",
              "width": "32"
            }
          }
        },
        "interface_ports": {
          "M_AXI": {
            "mode": "Master",
            "address_space_ref": "Master_AXI",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            }
          }
        }
      },
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "bd_clk_wiz_0_0",
        "xci_path": "ip/bd_clk_wiz_0_0/bd_clk_wiz_0_0.xci",
        "inst_hier_path": "clk_wiz_0",
        "parameters": {
          "CLKIN1_JITTER_PS": {
            "value": "100.01"
          },
          "CLKOUT1_JITTER": {
            "value": "107.579"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "87.187"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "150"
          },
          "CLKOUT2_JITTER": {
            "value": "94.872"
          },
          "CLKOUT2_PHASE_ERROR": {
            "value": "87.187"
          },
          "CLKOUT2_REQUESTED_OUT_FREQ": {
            "value": "300"
          },
          "CLKOUT2_USED": {
            "value": "true"
          },
          "CLKOUT3_JITTER": {
            "value": "122.171"
          },
          "CLKOUT3_PHASE_ERROR": {
            "value": "87.187"
          },
          "CLKOUT3_REQUESTED_OUT_FREQ": {
            "value": "75"
          },
          "CLKOUT3_USED": {
            "value": "true"
          },
          "CLKOUT4_JITTER": {
            "value": "115.843"
          },
          "CLKOUT4_PHASE_ERROR": {
            "value": "87.187"
          },
          "CLKOUT4_REQUESTED_OUT_FREQ": {
            "value": "100.000"
          },
          "CLKOUT4_USED": {
            "value": "true"
          },
          "CLKOUT5_JITTER": {
            "value": "102.096"
          },
          "CLKOUT5_PHASE_ERROR": {
            "value": "87.187"
          },
          "CLKOUT5_REQUESTED_OUT_FREQ": {
            "value": "200.000"
          },
          "CLKOUT5_USED": {
            "value": "true"
          },
          "CLKOUT6_JITTER": {
            "value": "90.083"
          },
          "CLKOUT6_PHASE_ERROR": {
            "value": "87.187"
          },
          "CLKOUT6_REQUESTED_OUT_FREQ": {
            "value": "400.000"
          },
          "CLKOUT6_USED": {
            "value": "true"
          },
          "CLKOUT7_JITTER": {
            "value": "83.777"
          },
          "CLKOUT7_PHASE_ERROR": {
            "value": "87.187"
          },
          "CLKOUT7_REQUESTED_OUT_FREQ": {
            "value": "600.000"
          },
          "CLKOUT7_USED": {
            "value": "true"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "12.000"
          },
          "MMCM_CLKIN1_PERIOD": {
            "value": "10.001"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "8.000"
          },
          "MMCM_CLKOUT1_DIVIDE": {
            "value": "4"
          },
          "MMCM_CLKOUT2_DIVIDE": {
            "value": "16"
          },
          "MMCM_CLKOUT3_DIVIDE": {
            "value": "12"
          },
          "MMCM_CLKOUT4_DIVIDE": {
            "value": "6"
          },
          "MMCM_CLKOUT5_DIVIDE": {
            "value": "3"
          },
          "MMCM_CLKOUT6_DIVIDE": {
            "value": "2"
          },
          "MMCM_DIVCLK_DIVIDE": {
            "value": "1"
          },
          "NUM_OUT_CLKS": {
            "value": "7"
          },
          "RESET_PORT": {
            "value": "resetn"
          },
          "RESET_TYPE": {
            "value": "ACTIVE_LOW"
          }
        },
        "pfm_attributes": {
          "CLOCK": "clk_out1 {id \"0\" is_default \"true\" proc_sys_reset \"proc_sys_reset_0\" status \"fixed\"} clk_out2 {id \"1\" is_default \"false\" proc_sys_reset \"proc_sys_reset_1\" status \"fixed\"} clk_out3 {id \"2\" is_default \"false\" proc_sys_reset \"/proc_sys_reset_2\" status \"fixed\"} clk_out4 {id \"3\" is_default \"false\" proc_sys_reset \"/proc_sys_reset_3\" status \"fixed\"} clk_out5 {id \"4\" is_default \"false\" proc_sys_reset \"/proc_sys_reset_4\" status \"fixed\"} clk_out6 {id \"5\" is_default \"false\" proc_sys_reset \"/proc_sys_reset_5\" status \"fixed\"} clk_out7 {id \"6\" is_default \"false\" proc_sys_reset \"/proc_sys_reset_6\" status \"fixed\"}"
        }
      },
      "clk_wiz_1": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "bd_clk_wiz_1_0",
        "xci_path": "ip/bd_clk_wiz_1_0/bd_clk_wiz_1_0.xci",
        "inst_hier_path": "clk_wiz_1",
        "parameters": {
          "CLKIN1_JITTER_PS": {
            "value": "100.000"
          },
          "CLKIN1_UI_JITTER": {
            "value": "100.000"
          },
          "CLKIN2_JITTER_PS": {
            "value": "100.000"
          },
          "CLKIN2_UI_JITTER": {
            "value": "100.000"
          },
          "CLKOUT1_JITTER": {
            "value": "130.356"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "77.836"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "33.33"
          },
          "CLKOUT2_JITTER": {
            "value": "83.751"
          },
          "CLKOUT2_PHASE_ERROR": {
            "value": "77.836"
          },
          "CLKOUT2_REQUESTED_OUT_FREQ": {
            "value": "300"
          },
          "CLKOUT2_USED": {
            "value": "true"
          },
          "CLKOUT3_JITTER": {
            "value": "90.370"
          },
          "CLKOUT3_PHASE_ERROR": {
            "value": "77.836"
          },
          "CLKOUT3_REQUESTED_OUT_FREQ": {
            "value": "200.000"
          },
          "CLKOUT3_USED": {
            "value": "true"
          },
          "CLKOUT4_JITTER": {
            "value": "103.044"
          },
          "CLKOUT4_PHASE_ERROR": {
            "value": "77.836"
          },
          "CLKOUT4_REQUESTED_OUT_FREQ": {
            "value": "100.000"
          },
          "CLKOUT4_USED": {
            "value": "false"
          },
          "ENABLE_CLOCK_MONITOR": {
            "value": "false"
          },
          "JITTER_OPTIONS": {
            "value": "PS"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "4.000"
          },
          "MMCM_CLKIN1_PERIOD": {
            "value": "3.333"
          },
          "MMCM_CLKIN2_PERIOD": {
            "value": "10.0"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "36.000"
          },
          "MMCM_CLKOUT1_DIVIDE": {
            "value": "4"
          },
          "MMCM_CLKOUT2_DIVIDE": {
            "value": "6"
          },
          "MMCM_CLKOUT3_DIVIDE": {
            "value": "1"
          },
          "MMCM_DIVCLK_DIVIDE": {
            "value": "1"
          },
          "MMCM_REF_JITTER1": {
            "value": "0.030"
          },
          "MMCM_REF_JITTER2": {
            "value": "0.010"
          },
          "NUM_OUT_CLKS": {
            "value": "3"
          },
          "PRIMITIVE": {
            "value": "MMCM"
          },
          "PRIM_IN_FREQ": {
            "value": "300.000"
          },
          "PRIM_SOURCE": {
            "value": "Differential_clock_capable_pin"
          },
          "SECONDARY_SOURCE": {
            "value": "Single_ended_clock_capable_pin"
          },
          "USE_INCLK_SWITCHOVER": {
            "value": "false"
          },
          "USE_PHASE_ALIGNMENT": {
            "value": "true"
          },
          "USE_RESET": {
            "value": "false"
          }
        }
      },
      "gnd_const": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "bd_gnd_const_0",
        "xci_path": "ip/bd_gnd_const_0/bd_gnd_const_0.xci",
        "inst_hier_path": "gnd_const",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          }
        }
      },
      "gpio_aresetn": {
        "ports": {
          "Din": {
            "direction": "I",
            "left": "93",
            "right": "0"
          },
          "Dout": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "Dout1": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "Dout2": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "Dout3": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "Dout4": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "Dout5": {
            "type": "rst",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "gpio_0": {
            "type": "rst",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "gpio_1": {
            "direction": "O",
            "left": "0",
            "right": "0"
          }
        },
        "components": {
          "frmbuf_1": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "bd_frmbuf_1_0",
            "xci_path": "ip/bd_frmbuf_1_0/bd_frmbuf_1_0.xci",
            "inst_hier_path": "gpio_aresetn/frmbuf_1",
            "parameters": {
              "DIN_FROM": {
                "value": "16"
              },
              "DIN_TO": {
                "value": "16"
              },
              "DIN_WIDTH": {
                "value": "94"
              },
              "DOUT_WIDTH": {
                "value": "1"
              }
            }
          },
          "mixer_rst20": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "bd_mixer_rst20_0",
            "xci_path": "ip/bd_mixer_rst20_0/bd_mixer_rst20_0.xci",
            "inst_hier_path": "gpio_aresetn/mixer_rst20",
            "parameters": {
              "DIN_FROM": {
                "value": "20"
              },
              "DIN_TO": {
                "value": "20"
              },
              "DIN_WIDTH": {
                "value": "94"
              },
              "DOUT_WIDTH": {
                "value": "1"
              }
            }
          },
          "rx_scaler_reset0": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "bd_rx_scaler_reset0_0",
            "xci_path": "ip/bd_rx_scaler_reset0_0/bd_rx_scaler_reset0_0.xci",
            "inst_hier_path": "gpio_aresetn/rx_scaler_reset0",
            "parameters": {
              "DIN_FROM": {
                "value": "0"
              },
              "DIN_TO": {
                "value": "0"
              },
              "DIN_WIDTH": {
                "value": "94"
              },
              "DOUT_WIDTH": {
                "value": "1"
              }
            }
          },
          "tx_frmbuf_rd_aresetn1": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "bd_tx_frmbuf_rd_aresetn1_0",
            "xci_path": "ip/bd_tx_frmbuf_rd_aresetn1_0/bd_tx_frmbuf_rd_aresetn1_0.xci",
            "inst_hier_path": "gpio_aresetn/tx_frmbuf_rd_aresetn1",
            "parameters": {
              "DIN_FROM": {
                "value": "1"
              },
              "DIN_TO": {
                "value": "1"
              },
              "DIN_WIDTH": {
                "value": "94"
              },
              "DOUT_WIDTH": {
                "value": "1"
              }
            }
          },
          "tx_frmbuf_rd_aresetn90": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "bd_tx_frmbuf_rd_aresetn90_0",
            "xci_path": "ip/bd_tx_frmbuf_rd_aresetn90_0/bd_tx_frmbuf_rd_aresetn90_0.xci",
            "inst_hier_path": "gpio_aresetn/tx_frmbuf_rd_aresetn90",
            "parameters": {
              "DIN_FROM": {
                "value": "90"
              },
              "DIN_TO": {
                "value": "90"
              },
              "DIN_WIDTH": {
                "value": "94"
              },
              "DOUT_WIDTH": {
                "value": "1"
              }
            }
          },
          "vcu_rst41": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "bd_vcu_rst41_0",
            "xci_path": "ip/bd_vcu_rst41_0/bd_vcu_rst41_0.xci",
            "inst_hier_path": "gpio_aresetn/vcu_rst41",
            "parameters": {
              "DIN_FROM": {
                "value": "41"
              },
              "DIN_TO": {
                "value": "41"
              },
              "DIN_WIDTH": {
                "value": "94"
              },
              "DOUT_WIDTH": {
                "value": "1"
              }
            }
          },
          "xlslice14": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "bd_xlslice14_0",
            "xci_path": "ip/bd_xlslice14_0/bd_xlslice14_0.xci",
            "inst_hier_path": "gpio_aresetn/xlslice14",
            "parameters": {
              "DIN_FROM": {
                "value": "14"
              },
              "DIN_TO": {
                "value": "14"
              },
              "DIN_WIDTH": {
                "value": "94"
              },
              "DOUT_WIDTH": {
                "value": "1"
              }
            }
          },
          "xlslice15": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "bd_xlslice15_0",
            "xci_path": "ip/bd_xlslice15_0/bd_xlslice15_0.xci",
            "inst_hier_path": "gpio_aresetn/xlslice15",
            "parameters": {
              "DIN_FROM": {
                "value": "15"
              },
              "DIN_TO": {
                "value": "15"
              },
              "DIN_WIDTH": {
                "value": "94"
              },
              "DOUT_WIDTH": {
                "value": "1"
              }
            }
          }
        },
        "nets": {
          "frmbuf_1_Dout": {
            "ports": [
              "frmbuf_1/Dout",
              "Dout5"
            ]
          },
          "frmbuf_rd_rst_gpio_Dout": {
            "ports": [
              "tx_frmbuf_rd_aresetn1/Dout",
              "gpio_1"
            ]
          },
          "frmbuf_wr_rst_gpio_Dout": {
            "ports": [
              "rx_scaler_reset0/Dout",
              "gpio_0"
            ]
          },
          "mixer_rst_Dout": {
            "ports": [
              "mixer_rst20/Dout",
              "Dout1"
            ]
          },
          "tx_frmbuf_rd_aresetn_2_Dout": {
            "ports": [
              "tx_frmbuf_rd_aresetn90/Dout",
              "Dout"
            ]
          },
          "vcu_rst_Dout": {
            "ports": [
              "vcu_rst41/Dout",
              "Dout2"
            ]
          },
          "xlslice_1_Dout": {
            "ports": [
              "xlslice15/Dout",
              "Dout3"
            ]
          },
          "xlslice_2_Dout": {
            "ports": [
              "xlslice14/Dout",
              "Dout4"
            ]
          },
          "zynq_ultra_ps_e_0_emio_gpio_o": {
            "ports": [
              "Din",
              "frmbuf_1/Din",
              "mixer_rst20/Din",
              "rx_scaler_reset0/Din",
              "tx_frmbuf_rd_aresetn1/Din",
              "tx_frmbuf_rd_aresetn90/Din",
              "vcu_rst41/Din",
              "xlslice14/Din",
              "xlslice15/Din"
            ]
          }
        }
      },
      "gt_refclk_buf": {
        "interface_ports": {
          "CLK_IN_D": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0"
          }
        },
        "ports": {
          "BUFG_GT_O": {
            "type": "clk",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "IBUF_OUT": {
            "type": "clk",
            "direction": "O",
            "left": "0",
            "right": "0"
          }
        },
        "components": {
          "const_vcc": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "bd_const_vcc_0",
            "xci_path": "ip/bd_const_vcc_0/bd_const_vcc_0.xci",
            "inst_hier_path": "gt_refclk_buf/const_vcc"
          },
          "ibufds_gt": {
            "vlnv": "xilinx.com:ip:util_ds_buf:2.1",
            "xci_name": "bd_ibufds_gt_0",
            "xci_path": "ip/bd_ibufds_gt_0/bd_ibufds_gt_0.xci",
            "inst_hier_path": "gt_refclk_buf/ibufds_gt",
            "parameters": {
              "C_BUF_TYPE": {
                "value": "IBUFDSGTE"
              }
            }
          },
          "ibufds_gt_odiv2": {
            "vlnv": "xilinx.com:ip:util_ds_buf:2.1",
            "xci_name": "bd_ibufds_gt_odiv2_0",
            "xci_path": "ip/bd_ibufds_gt_odiv2_0/bd_ibufds_gt_odiv2_0.xci",
            "inst_hier_path": "gt_refclk_buf/ibufds_gt_odiv2",
            "parameters": {
              "C_BUFGCE_DIV": {
                "value": "2"
              },
              "C_BUF_TYPE": {
                "value": "BUFG_GT"
              }
            }
          }
        },
        "interface_nets": {
          "DRU_CLK_IN_1": {
            "interface_ports": [
              "CLK_IN_D",
              "ibufds_gt/CLK_IN_D"
            ]
          }
        },
        "nets": {
          "const_vcc_dout": {
            "ports": [
              "const_vcc/dout",
              "ibufds_gt_odiv2/BUFG_GT_CE"
            ]
          },
          "ibufds_gt_IBUF_DS_ODIV2": {
            "ports": [
              "ibufds_gt/IBUF_DS_ODIV2",
              "ibufds_gt_odiv2/BUFG_GT_I"
            ]
          },
          "ibufds_gt_IBUF_OUT": {
            "ports": [
              "ibufds_gt/IBUF_OUT",
              "IBUF_OUT"
            ]
          },
          "ibufds_gt_odiv2_BUFG_GT_O": {
            "ports": [
              "ibufds_gt_odiv2/BUFG_GT_O",
              "BUFG_GT_O"
            ]
          }
        }
      },
      "hdmi_ctrl_iic": {
        "vlnv": "xilinx.com:ip:axi_iic:2.0",
        "xci_name": "bd_hdmi_ctrl_iic_0",
        "xci_path": "ip/bd_hdmi_ctrl_iic_0/bd_hdmi_ctrl_iic_0.xci",
        "inst_hier_path": "hdmi_ctrl_iic",
        "parameters": {
          "IIC_BOARD_INTERFACE": {
            "value": "Custom"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "hdmi_input": {
        "interface_ports": {
          "DDC": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:iic_rtl:1.0"
          },
          "LINK_DATA0": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "LINK_DATA1": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "LINK_DATA2": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "M_AXI2": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "SB_STATUS": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "S_AXI_CPU_IN": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "s_axi_CTRL": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "s_axi_ctrl4": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "aresetn_300M": {
            "type": "rst",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "cable_detect": {
            "direction": "I"
          },
          "clk_300M": {
            "type": "clk",
            "direction": "I"
          },
          "hpd": {
            "direction": "O"
          },
          "interrupt": {
            "type": "intr",
            "direction": "O"
          },
          "irq": {
            "type": "intr",
            "direction": "O"
          },
          "link_clk": {
            "type": "clk",
            "direction": "I"
          },
          "s_axi_cpu_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "s_axi_cpu_aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "scaler_resetn": {
            "type": "rst",
            "direction": "I"
          },
          "video_clk": {
            "type": "clk",
            "direction": "I"
          }
        },
        "components": {
          "axi_data_fifo_0": {
            "vlnv": "xilinx.com:ip:axi_data_fifo:2.1",
            "xci_name": "bd_axi_data_fifo_0_0",
            "xci_path": "ip/bd_axi_data_fifo_0_0/bd_axi_data_fifo_0_0.xci",
            "inst_hier_path": "hdmi_input/axi_data_fifo_0",
            "parameters": {
              "WRITE_FIFO_DELAY": {
                "value": "1"
              },
              "WRITE_FIFO_DEPTH": {
                "value": "512"
              }
            },
            "interface_ports": {
              "S_AXI": {
                "mode": "Slave",
                "bridges": [
                  "M_AXI"
                ]
              }
            }
          },
          "v_frmbuf_wr_0": {
            "vlnv": "xilinx.com:ip:v_frmbuf_wr:2.2",
            "xci_name": "bd_v_frmbuf_wr_0_0",
            "xci_path": "ip/bd_v_frmbuf_wr_0_0/bd_v_frmbuf_wr_0_0.xci",
            "inst_hier_path": "hdmi_input/v_frmbuf_wr_0",
            "parameters": {
              "AXIMM_ADDR_WIDTH": {
                "value": "64"
              },
              "AXIMM_DATA_WIDTH": {
                "value": "128"
              },
              "C_M_AXI_MM_VIDEO_DATA_WIDTH": {
                "value": "128"
              },
              "HAS_BGRX8": {
                "value": "0"
              },
              "HAS_RGB8": {
                "value": "1"
              },
              "HAS_RGBX8": {
                "value": "0"
              },
              "HAS_UYVY8": {
                "value": "0"
              },
              "HAS_Y8": {
                "value": "0"
              },
              "HAS_YUV8": {
                "value": "0"
              },
              "HAS_YUVX8": {
                "value": "0"
              },
              "HAS_YUYV8": {
                "value": "0"
              },
              "HAS_Y_UV8": {
                "value": "1"
              },
              "HAS_Y_UV8_420": {
                "value": "1"
              },
              "MAX_DATA_WIDTH": {
                "value": "8"
              },
              "MAX_NR_PLANES": {
                "value": "2"
              },
              "SAMPLES_PER_CLOCK": {
                "value": "2"
              }
            },
            "addressing": {
              "address_spaces": {
                "Data_m_axi_mm_video": {
                  "range": "16E",
                  "width": "64"
                }
              }
            },
            "interface_ports": {
              "m_axi_mm_video": {
                "mode": "Master",
                "address_space_ref": "Data_m_axi_mm_video",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0xFFFFFFFFFFFFFFFF",
                  "width": "64"
                }
              }
            }
          },
          "v_hdmi_rx_ss_0": {
            "vlnv": "xilinx.com:ip:v_hdmi_rx_ss:3.1",
            "xci_name": "bd_v_hdmi_rx_ss_0_0",
            "xci_path": "ip/bd_v_hdmi_rx_ss_0_0/bd_v_hdmi_rx_ss_0_0.xci",
            "inst_hier_path": "hdmi_input/v_hdmi_rx_ss_0",
            "parameters": {
              "C_CD_INVERT": {
                "value": "true"
              },
              "C_HDMI_FAST_SWITCH": {
                "value": "true"
              },
              "C_INCLUDE_YUV420_SUP": {
                "value": "true"
              },
              "C_INPUT_PIXELS_PER_CLOCK": {
                "value": "2"
              },
              "C_MAX_BITS_PER_COMPONENT": {
                "value": "8"
              }
            },
            "interface_ports": {
              "LINK_DATA0_IN": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "LINK_DATA1_IN": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "LINK_DATA2_IN": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "S_AXI_CPU_IN": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "memory_map_ref": "S_AXI_CPU_IN",
                "parameters": {
                  "ADDR_WIDTH": {
                    "value": "16"
                  },
                  "PROTOCOL": {
                    "value": "AXI4LITE"
                  }
                }
              },
              "AUDIO_OUT": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "DDC_OUT": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:iic_rtl:1.0"
              },
              "SB_STATUS_IN": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "VIDEO_OUT": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "LAYERED_METADATA": {
                    "value": "xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value xilinx.com:video:G_B_R_444:1.0} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 24} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value rows} size {attribs {resolve_type generated dependency active_rows format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency active_rows_stride format long minimum {} maximum {}} value 24} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 24} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value cols} size {attribs {resolve_type generated dependency active_cols format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency active_cols_stride format long minimum {} maximum {}} value 24} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 24} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_G {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value G} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency video_data_width format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}} field_B {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value B} enabled {attribs {resolve_type generated dependency video_comp1_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency video_data_width format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type generated dependency video_comp1_offset format long minimum {} maximum {}} value 8} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}} field_R {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value R} enabled {attribs {resolve_type generated dependency video_comp2_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency video_data_width format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type generated dependency video_comp2_offset format long minimum {} maximum {}} value 16} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}}}}}} TDATA_WIDTH 24}"
                  }
                }
              }
            },
            "addressing": {
              "memory_maps": {
                "S_AXI_CPU_IN": {
                  "address_blocks": {
                    "Reg": {
                      "base_address": "0x0000",
                      "range": "64K",
                      "width": "16",
                      "usage": "register",
                      "bank_blocks": {
                        "reg0;/v_hdmi_rx/CPU_IN/reg0;xilinx.com:ip:v_hdmi_rx:3.0;/v_hdmi_rx;CPU_IN;NONE;NONE": {
                          "base_address": "0x0000",
                          "range": "64K",
                          "width": "16",
                          "usage": "register"
                        }
                      }
                    }
                  }
                }
              }
            },
            "interface_ports": {
              "S_AXI_CPU_IN": {
                "mode": "Slave",
                "memory_map_ref": "S_AXI_CPU_IN"
              }
            }
          },
          "v_proc_ss_0": {
            "vlnv": "xilinx.com:ip:v_proc_ss:2.3",
            "xci_name": "bd_v_proc_ss_0_0",
            "xci_path": "ip/bd_v_proc_ss_0_0/bd_v_proc_ss_0_0.xci",
            "inst_hier_path": "hdmi_input/v_proc_ss_0",
            "parameters": {
              "C_ENABLE_CSC": {
                "value": "true"
              },
              "C_H_SCALER_TAPS": {
                "value": "6"
              },
              "C_MAX_DATA_WIDTH": {
                "value": "8"
              },
              "C_TOPOLOGY": {
                "value": "0"
              },
              "C_V_SCALER_TAPS": {
                "value": "6"
              }
            },
            "interface_ports": {
              "s_axi_ctrl": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "memory_map_ref": "s_axi_ctrl",
                "parameters": {
                  "ADDR_WIDTH": {
                    "value": "18"
                  },
                  "MAX_BURST_LENGTH": {
                    "value": "1"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "8"
                  },
                  "PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  }
                }
              },
              "s_axis": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "m_axis": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              }
            },
            "addressing": {
              "memory_maps": {
                "s_axi_ctrl": {
                  "address_blocks": {
                    "Reg": {
                      "base_address": "0x00000",
                      "range": "256K",
                      "width": "18",
                      "usage": "register",
                      "bank_blocks": {
                        "SEG_hsc_Reg;/hsc/s_axi_CTRL/Reg;xilinx.com:ip:v_hscaler:1.1;/hsc;s_axi_CTRL;C_S_AXI_CTRL_BASEADDR;C_S_AXI_CTRL_HIGHADDR": {
                          "base_address": "0x00000",
                          "range": "64K",
                          "width": "16",
                          "usage": "register"
                        },
                        "SEG_reset_sel_axis_Reg;/reset_sel_axis/S_AXI/Reg;xilinx.com:ip:axi_gpio:2.0;/reset_sel_axis;S_AXI;NONE;NONE": {
                          "base_address": "0x10000",
                          "range": "64K",
                          "width": "16",
                          "usage": "register"
                        },
                        "SEG_vsc_Reg;/vsc/s_axi_CTRL/Reg;xilinx.com:ip:v_vscaler:1.1;/vsc;s_axi_CTRL;C_S_AXI_CTRL_BASEADDR;C_S_AXI_CTRL_HIGHADDR": {
                          "base_address": "0x20000",
                          "range": "64K",
                          "width": "16",
                          "usage": "register"
                        }
                      }
                    }
                  }
                }
              }
            },
            "interface_ports": {
              "s_axi_ctrl": {
                "mode": "Slave",
                "memory_map_ref": "s_axi_ctrl"
              }
            }
          }
        },
        "interface_nets": {
          "Conn1": {
            "interface_ports": [
              "s_axi_CTRL",
              "v_frmbuf_wr_0/s_axi_CTRL"
            ]
          },
          "Conn6": {
            "interface_ports": [
              "S_AXI_CPU_IN",
              "v_hdmi_rx_ss_0/S_AXI_CPU_IN"
            ]
          },
          "Conn8": {
            "interface_ports": [
              "s_axi_ctrl4",
              "v_proc_ss_0/s_axi_ctrl"
            ]
          },
          "v_proc_ss_0_m_axis": {
            "interface_ports": [
              "v_frmbuf_wr_0/s_axis_video",
              "v_proc_ss_0/m_axis"
            ]
          },
          "v_hdmi_rx_ss_0_VIDEO_OUT": {
            "interface_ports": [
              "v_hdmi_rx_ss_0/VIDEO_OUT",
              "v_proc_ss_0/s_axis"
            ]
          },
          "v_frmbuf_wr_0_m_axi_mm_video": {
            "interface_ports": [
              "axi_data_fifo_0/S_AXI",
              "v_frmbuf_wr_0/m_axi_mm_video"
            ]
          },
          "SB_STATUS": {
            "interface_ports": [
              "SB_STATUS",
              "v_hdmi_rx_ss_0/SB_STATUS_IN"
            ]
          },
          "LINK_DATA2": {
            "interface_ports": [
              "LINK_DATA2",
              "v_hdmi_rx_ss_0/LINK_DATA2_IN"
            ]
          },
          "LINK_DATA1": {
            "interface_ports": [
              "LINK_DATA1",
              "v_hdmi_rx_ss_0/LINK_DATA1_IN"
            ]
          },
          "LINK_DATA0": {
            "interface_ports": [
              "LINK_DATA0",
              "v_hdmi_rx_ss_0/LINK_DATA0_IN"
            ]
          },
          "Conn12": {
            "interface_ports": [
              "M_AXI2",
              "axi_data_fifo_0/M_AXI"
            ]
          },
          "DDC": {
            "interface_ports": [
              "DDC",
              "v_hdmi_rx_ss_0/DDC_OUT"
            ]
          }
        },
        "nets": {
          "aresetn_300M": {
            "ports": [
              "aresetn_300M",
              "v_hdmi_rx_ss_0/s_axis_video_aresetn"
            ]
          },
          "cable_detect": {
            "ports": [
              "cable_detect",
              "v_hdmi_rx_ss_0/cable_detect"
            ]
          },
          "clk_300M": {
            "ports": [
              "clk_300M",
              "axi_data_fifo_0/aclk",
              "v_frmbuf_wr_0/ap_clk",
              "v_hdmi_rx_ss_0/s_axis_video_aclk",
              "v_proc_ss_0/aclk_axis",
              "v_proc_ss_0/aclk_ctrl"
            ]
          },
          "link_clk": {
            "ports": [
              "link_clk",
              "v_hdmi_rx_ss_0/link_clk"
            ]
          },
          "mpsoc_ss_aresetn_100M": {
            "ports": [
              "s_axi_cpu_aresetn",
              "v_hdmi_rx_ss_0/s_axi_cpu_aresetn"
            ]
          },
          "mpsoc_ss_clk_100M": {
            "ports": [
              "s_axi_cpu_aclk",
              "v_hdmi_rx_ss_0/s_axi_cpu_aclk",
              "v_hdmi_rx_ss_0/s_axis_audio_aclk"
            ]
          },
          "rx_scaler_reset": {
            "ports": [
              "scaler_resetn",
              "v_proc_ss_0/aresetn_ctrl"
            ]
          },
          "v_frmbuf_wr_0_interrupt": {
            "ports": [
              "v_frmbuf_wr_0/interrupt",
              "interrupt"
            ]
          },
          "v_hdmi_rx_ss_0_hpd": {
            "ports": [
              "v_hdmi_rx_ss_0/hpd",
              "hpd"
            ]
          },
          "v_hdmi_rx_ss_0_irq": {
            "ports": [
              "v_hdmi_rx_ss_0/irq",
              "irq"
            ]
          },
          "video_clk": {
            "ports": [
              "video_clk",
              "v_hdmi_rx_ss_0/video_clk"
            ]
          },
          "xlslice_1_Dout": {
            "ports": [
              "aresetn",
              "axi_data_fifo_0/aresetn",
              "v_frmbuf_wr_0/ap_rst_n"
            ]
          }
        }
      },
      "hdmi_output": {
        "interface_ports": {
          "DDC": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:iic_rtl:1.0"
          },
          "LINK_DATA0": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "LINK_DATA1": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "LINK_DATA2": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "SB_STATUS": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "S_AXI_CPU": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "m_axi_mm_video1_0": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "m_axi_mm_video2_0": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "m_axi_mm_video3": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "m_axi_mm_video_0": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "s_axi_ctrl_frm_rd": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "s_axi_ctrl_mixer": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ap_rst_n": {
            "type": "rst",
            "direction": "I"
          },
          "aresetn_100M": {
            "type": "rst",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "aresetn_300M": {
            "type": "rst",
            "direction": "I"
          },
          "clk_100M": {
            "type": "clk",
            "direction": "I"
          },
          "clk_300M": {
            "type": "clk",
            "direction": "I"
          },
          "frmbuf_aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "hpd": {
            "direction": "I"
          },
          "interrupt_frm_rd": {
            "type": "intr",
            "direction": "O"
          },
          "interrupt_hdmi_tx": {
            "type": "intr",
            "direction": "O"
          },
          "interrupt_mixer": {
            "type": "intr",
            "direction": "O"
          },
          "link_clk": {
            "type": "clk",
            "direction": "I"
          },
          "locked": {
            "direction": "O"
          },
          "video_clk": {
            "type": "clk",
            "direction": "I"
          }
        },
        "components": {
          "v_frmbuf_rd_0": {
            "vlnv": "xilinx.com:ip:v_frmbuf_rd:2.2",
            "xci_name": "bd_v_frmbuf_rd_0_0",
            "xci_path": "ip/bd_v_frmbuf_rd_0_0/bd_v_frmbuf_rd_0_0.xci",
            "inst_hier_path": "hdmi_output/v_frmbuf_rd_0",
            "parameters": {
              "AXIMM_ADDR_WIDTH": {
                "value": "64"
              },
              "HAS_BGRX8": {
                "value": "0"
              },
              "HAS_RGBX8": {
                "value": "0"
              },
              "HAS_UYVY8": {
                "value": "0"
              },
              "HAS_Y8": {
                "value": "0"
              },
              "HAS_YUV8": {
                "value": "0"
              },
              "HAS_YUVX8": {
                "value": "0"
              },
              "HAS_YUYV8": {
                "value": "0"
              },
              "HAS_Y_UV8": {
                "value": "1"
              },
              "HAS_Y_UV8_420": {
                "value": "1"
              },
              "MAX_DATA_WIDTH": {
                "value": "8"
              },
              "MAX_NR_PLANES": {
                "value": "2"
              }
            },
            "addressing": {
              "address_spaces": {
                "Data_m_axi_mm_video": {
                  "range": "16E",
                  "width": "64"
                }
              }
            },
            "interface_ports": {
              "m_axi_mm_video": {
                "mode": "Master",
                "address_space_ref": "Data_m_axi_mm_video",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0xFFFFFFFFFFFFFFFF",
                  "width": "64"
                }
              }
            }
          },
          "v_hdmi_tx_ss_0": {
            "vlnv": "xilinx.com:ip:v_hdmi_tx_ss:3.1",
            "xci_name": "bd_v_hdmi_tx_ss_0_0",
            "xci_path": "ip/bd_v_hdmi_tx_ss_0_0/bd_v_hdmi_tx_ss_0_0.xci",
            "inst_hier_path": "hdmi_output/v_hdmi_tx_ss_0",
            "parameters": {
              "C_HDMI_FAST_SWITCH": {
                "value": "true"
              },
              "C_INCLUDE_YUV420_SUP": {
                "value": "true"
              },
              "C_INPUT_PIXELS_PER_CLOCK": {
                "value": "2"
              },
              "C_MAX_BITS_PER_COMPONENT": {
                "value": "8"
              },
              "C_VID_INTERFACE": {
                "value": "0"
              }
            },
            "interface_ports": {
              "LINK_DATA0_OUT": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "LINK_DATA1_OUT": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "LINK_DATA2_OUT": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "DDC_OUT": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:iic_rtl:1.0"
              },
              "S_AXI_CPU_IN": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "memory_map_ref": "S_AXI_CPU_IN",
                "parameters": {
                  "ADDR_WIDTH": {
                    "value": "17"
                  },
                  "DATA_WIDTH": {
                    "value": "32"
                  },
                  "PROTOCOL": {
                    "value": "AXI4LITE"
                  }
                }
              },
              "AUDIO_IN": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "SB_STATUS_IN": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "VIDEO_IN": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              }
            },
            "addressing": {
              "memory_maps": {
                "S_AXI_CPU_IN": {
                  "address_blocks": {
                    "Reg": {
                      "base_address": "0x00000",
                      "range": "128K",
                      "width": "17",
                      "usage": "register",
                      "bank_blocks": {
                        "reg0;/v_hdmi_tx/S_AXI/reg0;xilinx.com:ip:v_hdmi_tx:3.0;/v_hdmi_tx;S_AXI;NONE;NONE": {
                          "base_address": "0x00000",
                          "range": "64K",
                          "width": "16",
                          "usage": "register"
                        },
                        "reg1;/v_tc/ctrl/Reg;xilinx.com:ip:v_tc:6.2;/v_tc;ctrl;NONE;NONE": {
                          "base_address": "0x10000",
                          "range": "64K",
                          "width": "16",
                          "usage": "register"
                        }
                      }
                    }
                  }
                }
              }
            },
            "interface_ports": {
              "S_AXI_CPU_IN": {
                "mode": "Slave",
                "memory_map_ref": "S_AXI_CPU_IN"
              }
            }
          },
          "v_mix_0": {
            "vlnv": "xilinx.com:ip:v_mix:5.1",
            "xci_name": "bd_v_mix_0_0",
            "xci_path": "ip/bd_v_mix_0_0/bd_v_mix_0_0.xci",
            "inst_hier_path": "hdmi_output/v_mix_0",
            "parameters": {
              "AXIMM_ADDR_WIDTH": {
                "value": "64"
              },
              "AXIMM_DATA_WIDTH": {
                "value": "128"
              },
              "AXIMM_NUM_OUTSTANDING": {
                "value": "16"
              },
              "C_M_AXI_MM_VIDEO1_DATA_WIDTH": {
                "value": "128"
              },
              "C_M_AXI_MM_VIDEO2_DATA_WIDTH": {
                "value": "128"
              },
              "C_M_AXI_MM_VIDEO3_DATA_WIDTH": {
                "value": "128"
              },
              "C_M_AXI_MM_VIDEO_ENABLE_USER_PORTS": {
                "value": "true"
              },
              "LAYER1_VIDEO_FORMAT": {
                "value": "19"
              },
              "LAYER2_VIDEO_FORMAT": {
                "value": "19"
              },
              "LAYER3_VIDEO_FORMAT": {
                "value": "26"
              },
              "LAYER4_VIDEO_FORMAT": {
                "value": "19"
              },
              "LAYER5_VIDEO_FORMAT": {
                "value": "19"
              },
              "LAYER6_VIDEO_FORMAT": {
                "value": "19"
              },
              "LAYER7_ALPHA": {
                "value": "false"
              },
              "LAYER7_VIDEO_FORMAT": {
                "value": "19"
              },
              "LAYER8_ALPHA": {
                "value": "false"
              },
              "LAYER8_VIDEO_FORMAT": {
                "value": "19"
              },
              "MAX_DATA_WIDTH": {
                "value": "8"
              },
              "NR_LAYERS": {
                "value": "4"
              },
              "SAMPLES_PER_CLOCK": {
                "value": "2"
              }
            },
            "addressing": {
              "address_spaces": {
                "Data_m_axi_mm_video1": {
                  "range": "16E",
                  "width": "64"
                },
                "Data_m_axi_mm_video2": {
                  "range": "16E",
                  "width": "64"
                },
                "Data_m_axi_mm_video3": {
                  "range": "16E",
                  "width": "64"
                }
              }
            },
            "interface_ports": {
              "m_axi_mm_video1": {
                "mode": "Master",
                "address_space_ref": "Data_m_axi_mm_video1",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0xFFFFFFFFFFFFFFFF",
                  "width": "64"
                }
              },
              "m_axi_mm_video2": {
                "mode": "Master",
                "address_space_ref": "Data_m_axi_mm_video2",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0xFFFFFFFFFFFFFFFF",
                  "width": "64"
                }
              },
              "m_axi_mm_video3": {
                "mode": "Master",
                "address_space_ref": "Data_m_axi_mm_video3",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0xFFFFFFFFFFFFFFFF",
                  "width": "64"
                }
              }
            }
          }
        },
        "interface_nets": {
          "Conn1": {
            "interface_ports": [
              "s_axi_ctrl_mixer",
              "v_mix_0/s_axi_CTRL"
            ]
          },
          "Conn2": {
            "interface_ports": [
              "m_axi_mm_video1_0",
              "v_mix_0/m_axi_mm_video1"
            ]
          },
          "Conn3": {
            "interface_ports": [
              "m_axi_mm_video2_0",
              "v_mix_0/m_axi_mm_video2"
            ]
          },
          "Conn4": {
            "interface_ports": [
              "m_axi_mm_video3",
              "v_mix_0/m_axi_mm_video3"
            ]
          },
          "Conn9": {
            "interface_ports": [
              "m_axi_mm_video_0",
              "v_frmbuf_rd_0/m_axi_mm_video"
            ]
          },
          "DDC": {
            "interface_ports": [
              "DDC",
              "v_hdmi_tx_ss_0/DDC_OUT"
            ]
          },
          "LINK_DATA0": {
            "interface_ports": [
              "LINK_DATA0",
              "v_hdmi_tx_ss_0/LINK_DATA0_OUT"
            ]
          },
          "LINK_DATA1": {
            "interface_ports": [
              "LINK_DATA1",
              "v_hdmi_tx_ss_0/LINK_DATA1_OUT"
            ]
          },
          "LINK_DATA2": {
            "interface_ports": [
              "LINK_DATA2",
              "v_hdmi_tx_ss_0/LINK_DATA2_OUT"
            ]
          },
          "SB_STATUS": {
            "interface_ports": [
              "SB_STATUS",
              "v_hdmi_tx_ss_0/SB_STATUS_IN"
            ]
          },
          "S_AXI_CPU": {
            "interface_ports": [
              "S_AXI_CPU",
              "v_hdmi_tx_ss_0/S_AXI_CPU_IN"
            ]
          },
          "s_axi_CTRL": {
            "interface_ports": [
              "s_axi_ctrl_frm_rd",
              "v_frmbuf_rd_0/s_axi_CTRL"
            ]
          },
          "v_frmbuf_rd_0_m_axis_video": {
            "interface_ports": [
              "v_frmbuf_rd_0/m_axis_video",
              "v_mix_0/s_axis_video"
            ]
          },
          "v_mix_0_m_axis_video": {
            "interface_ports": [
              "v_hdmi_tx_ss_0/VIDEO_IN",
              "v_mix_0/m_axis_video"
            ]
          }
        },
        "nets": {
          "ap_rst_n_1": {
            "ports": [
              "ap_rst_n",
              "v_mix_0/ap_rst_n"
            ]
          },
          "aresetn_100M": {
            "ports": [
              "aresetn_100M",
              "v_hdmi_tx_ss_0/s_axi_cpu_aresetn"
            ]
          },
          "aresetn_300M": {
            "ports": [
              "aresetn_300M",
              "v_hdmi_tx_ss_0/s_axis_video_aresetn"
            ]
          },
          "clk_100M": {
            "ports": [
              "clk_100M",
              "v_hdmi_tx_ss_0/s_axi_cpu_aclk",
              "v_hdmi_tx_ss_0/s_axis_audio_aclk"
            ]
          },
          "clk_300M": {
            "ports": [
              "clk_300M",
              "v_frmbuf_rd_0/ap_clk",
              "v_hdmi_tx_ss_0/s_axis_video_aclk",
              "v_mix_0/ap_clk"
            ]
          },
          "frmbuf_aresetn": {
            "ports": [
              "frmbuf_aresetn",
              "v_frmbuf_rd_0/ap_rst_n"
            ]
          },
          "hpd_1": {
            "ports": [
              "hpd",
              "v_hdmi_tx_ss_0/hpd"
            ]
          },
          "v_frmbuf_rd_0_interrupt": {
            "ports": [
              "v_frmbuf_rd_0/interrupt",
              "interrupt_frm_rd"
            ]
          },
          "v_hdmi_tx_ss_0_irq": {
            "ports": [
              "v_hdmi_tx_ss_0/irq",
              "interrupt_hdmi_tx"
            ]
          },
          "v_hdmi_tx_ss_0_locked": {
            "ports": [
              "v_hdmi_tx_ss_0/locked",
              "locked"
            ]
          },
          "v_mix_0_interrupt": {
            "ports": [
              "v_mix_0/interrupt",
              "interrupt_mixer"
            ]
          },
          "vid_phy_controller_0_tx_video_clk": {
            "ports": [
              "video_clk",
              "v_hdmi_tx_ss_0/video_clk"
            ]
          },
          "vid_phy_controller_0_txoutclk": {
            "ports": [
              "link_clk",
              "v_hdmi_tx_ss_0/link_clk"
            ]
          }
        }
      },
      "interconnect_axihpm0fpd": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_path": "ip/bd_interconnect_axihpm0fpd_0/bd_interconnect_axihpm0fpd_0.xci",
        "inst_hier_path": "interconnect_axihpm0fpd",
        "xci_name": "bd_interconnect_axihpm0fpd_0",
        "parameters": {
          "NUM_MI": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "s00_couplers_to_s00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "interconnect_axihpm0fpd_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "s00_couplers_to_interconnect_axihpm0fpd": {
            "interface_ports": [
              "M00_AXI",
              "s00_couplers/M_AXI"
            ]
          }
        },
        "nets": {
          "interconnect_axihpm0fpd_ACLK_net": {
            "ports": [
              "M00_ACLK",
              "s00_couplers/M_ACLK"
            ]
          },
          "interconnect_axihpm0fpd_ARESETN_net": {
            "ports": [
              "M00_ARESETN",
              "s00_couplers/M_ARESETN"
            ]
          },
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "s00_couplers/S_ACLK"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "s00_couplers/S_ARESETN"
            ]
          }
        },
        "hdl_attributes": {
          "DPA_TRACE_MASTER": {
            "value": "true"
          }
        }
      },
      "interconnect_axilite": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_path": "ip/bd_interconnect_axilite_0/bd_interconnect_axilite_0.xci",
        "inst_hier_path": "interconnect_axilite",
        "xci_name": "bd_interconnect_axilite_0",
        "parameters": {
          "NUM_MI": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "bd_auto_pc_12",
                "xci_path": "ip/bd_auto_pc_12/bd_auto_pc_12.xci",
                "inst_hier_path": "interconnect_axilite/s00_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "s00_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "auto_pc_to_s00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "interconnect_axilite_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "s00_couplers_to_interconnect_axilite": {
            "interface_ports": [
              "M00_AXI",
              "s00_couplers/M_AXI"
            ]
          }
        },
        "nets": {
          "interconnect_axilite_ACLK_net": {
            "ports": [
              "M00_ACLK",
              "s00_couplers/M_ACLK"
            ]
          },
          "interconnect_axilite_ARESETN_net": {
            "ports": [
              "M00_ARESETN",
              "s00_couplers/M_ARESETN"
            ]
          },
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "s00_couplers/S_ACLK"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "s00_couplers/S_ARESETN"
            ]
          }
        },
        "hdl_attributes": {
          "DPA_AXILITE_MASTER": {
            "value": "fallback"
          }
        },
        "pfm_attributes": {
          "AXI_PORT": "M01_AXI {memport \"M_AXI_GP\"} M02_AXI {memport \"M_AXI_GP\"} M03_AXI {memport \"M_AXI_GP\"} M04_AXI {memport \"M_AXI_GP\"} M05_AXI {memport \"M_AXI_GP\"} M06_AXI {memport \"M_AXI_GP\"} M07_AXI {memport \"M_AXI_GP\"} M08_AXI {memport \"M_AXI_GP\"} M09_AXI {memport \"M_AXI_GP\"} M10_AXI {memport \"M_AXI_GP\"} M11_AXI {memport \"M_AXI_GP\"} M12_AXI {memport \"M_AXI_GP\"} M13_AXI {memport \"M_AXI_GP\"} M14_AXI {memport \"M_AXI_GP\"} M15_AXI {memport \"M_AXI_GP\"} M16_AXI {memport \"M_AXI_GP\"} M17_AXI {memport \"M_AXI_GP\"} M18_AXI {memport \"M_AXI_GP\"} M19_AXI {memport \"M_AXI_GP\"} M20_AXI {memport \"M_AXI_GP\"} M21_AXI {memport \"M_AXI_GP\"} M22_AXI {memport \"M_AXI_GP\"} M23_AXI {memport \"M_AXI_GP\"} M24_AXI {memport \"M_AXI_GP\"} M25_AXI {memport \"M_AXI_GP\"} M26_AXI {memport \"M_AXI_GP\"} M27_AXI {memport \"M_AXI_GP\"} M28_AXI {memport \"M_AXI_GP\"} M29_AXI {memport \"M_AXI_GP\"} M30_AXI {memport \"M_AXI_GP\"} M31_AXI {memport \"M_AXI_GP\"} M32_AXI {memport \"M_AXI_GP\"} M33_AXI {memport \"M_AXI_GP\"} M34_AXI {memport \"M_AXI_GP\"} M35_AXI {memport \"M_AXI_GP\"} M36_AXI {memport \"M_AXI_GP\"} M37_AXI {memport \"M_AXI_GP\"} M38_AXI {memport \"M_AXI_GP\"} M39_AXI {memport \"M_AXI_GP\"} M40_AXI {memport \"M_AXI_GP\"} M41_AXI {memport \"M_AXI_GP\"} M42_AXI {memport \"M_AXI_GP\"} M43_AXI {memport \"M_AXI_GP\"} M44_AXI {memport \"M_AXI_GP\"} M45_AXI {memport \"M_AXI_GP\"} M46_AXI {memport \"M_AXI_GP\"} M47_AXI {memport \"M_AXI_GP\"} M48_AXI {memport \"M_AXI_GP\"} M49_AXI {memport \"M_AXI_GP\"} M50_AXI {memport \"M_AXI_GP\"} M51_AXI {memport \"M_AXI_GP\"} M52_AXI {memport \"M_AXI_GP\"} M53_AXI {memport \"M_AXI_GP\"} M54_AXI {memport \"M_AXI_GP\"} M55_AXI {memport \"M_AXI_GP\"} M56_AXI {memport \"M_AXI_GP\"} M57_AXI {memport \"M_AXI_GP\"} M58_AXI {memport \"M_AXI_GP\"} M59_AXI {memport \"M_AXI_GP\"} M60_AXI {memport \"M_AXI_GP\"} M61_AXI {memport \"M_AXI_GP\"} M62_AXI {memport \"M_AXI_GP\"} M63_AXI {memport \"M_AXI_GP\"}"
        }
      },
      "interrupts1": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "bd_interrupts1_0",
        "xci_path": "ip/bd_interrupts1_0/bd_interrupts1_0.xci",
        "inst_hier_path": "interrupts1",
        "parameters": {
          "NUM_PORTS": {
            "value": "10"
          }
        }
      },
      "proc_sys_reset_0": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "bd_proc_sys_reset_0_0",
        "xci_path": "ip/bd_proc_sys_reset_0_0/bd_proc_sys_reset_0_0.xci",
        "inst_hier_path": "proc_sys_reset_0"
      },
      "proc_sys_reset_1": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "bd_proc_sys_reset_1_0",
        "xci_path": "ip/bd_proc_sys_reset_1_0/bd_proc_sys_reset_1_0.xci",
        "inst_hier_path": "proc_sys_reset_1"
      },
      "proc_sys_reset_2": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "bd_proc_sys_reset_2_0",
        "xci_path": "ip/bd_proc_sys_reset_2_0/bd_proc_sys_reset_2_0.xci",
        "inst_hier_path": "proc_sys_reset_2"
      },
      "proc_sys_reset_3": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "bd_proc_sys_reset_3_0",
        "xci_path": "ip/bd_proc_sys_reset_3_0/bd_proc_sys_reset_3_0.xci",
        "inst_hier_path": "proc_sys_reset_3"
      },
      "proc_sys_reset_4": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "bd_proc_sys_reset_4_0",
        "xci_path": "ip/bd_proc_sys_reset_4_0/bd_proc_sys_reset_4_0.xci",
        "inst_hier_path": "proc_sys_reset_4"
      },
      "proc_sys_reset_5": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "bd_proc_sys_reset_5_0",
        "xci_path": "ip/bd_proc_sys_reset_5_0/bd_proc_sys_reset_5_0.xci",
        "inst_hier_path": "proc_sys_reset_5"
      },
      "proc_sys_reset_6": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "bd_proc_sys_reset_6_0",
        "xci_path": "ip/bd_proc_sys_reset_6_0/bd_proc_sys_reset_6_0.xci",
        "inst_hier_path": "proc_sys_reset_6"
      },
      "proc_sys_reset_7": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "bd_proc_sys_reset_7_0",
        "xci_path": "ip/bd_proc_sys_reset_7_0/bd_proc_sys_reset_7_0.xci",
        "inst_hier_path": "proc_sys_reset_7"
      },
      "proc_sys_reset_8": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "bd_proc_sys_reset_8_0",
        "xci_path": "ip/bd_proc_sys_reset_8_0/bd_proc_sys_reset_8_0.xci",
        "inst_hier_path": "proc_sys_reset_8"
      },
      "ps_e": {
        "vlnv": "xilinx.com:ip:zynq_ultra_ps_e:3.3",
        "xci_name": "bd_ps_e_0",
        "xci_path": "ip/bd_ps_e_0/bd_ps_e_0.xci",
        "inst_hier_path": "ps_e",
        "parameters": {
          "PSU_BANK_0_IO_STANDARD": {
            "value": "LVCMOS18"
          },
          "PSU_BANK_1_IO_STANDARD": {
            "value": "LVCMOS18"
          },
          "PSU_BANK_2_IO_STANDARD": {
            "value": "LVCMOS18"
          },
          "PSU_DDR_RAM_HIGHADDR": {
            "value": "0xFFFFFFFF"
          },
          "PSU_DDR_RAM_HIGHADDR_OFFSET": {
            "value": "0x800000000"
          },
          "PSU_DDR_RAM_LOWADDR_OFFSET": {
            "value": "0x80000000"
          },
          "PSU_DYNAMIC_DDR_CONFIG_EN": {
            "value": "1"
          },
          "PSU_MIO_13_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_22_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_23_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_26_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_31_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_38_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_TREE_PERIPHERALS": {
            "value": "Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Feedback Clk#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#GPIO0 MIO#I2C 0#I2C 0#I2C 1#I2C 1#UART 0#UART 0#UART 1#UART 1#GPIO0 MIO#GPIO0 MIO#CAN 1#CAN 1#GPIO1 MIO#DPAUX#DPAUX#DPAUX#DPAUX#GPIO1 MIO#PMU GPO 0#PMU GPO 1#PMU GPO 2#PMU GPO 3#PMU GPO 4#PMU GPO 5#GPIO1 MIO#SD 1#SD 1#SD 1#SD 1#SD 1#SD 1#SD 1#SD 1#SD 1#SD 1#SD 1#SD 1#SD 1#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#MDIO 3#MDIO 3"
          },
          "PSU_MIO_TREE_SIGNALS": {
            "value": "sclk_out#miso_mo1#mo2#mo3#mosi_mi0#n_ss_out#clk_for_lpbk#n_ss_out_upper#mo_upper[0]#mo_upper[1]#mo_upper[2]#mo_upper[3]#sclk_out_upper#gpio0[13]#scl_out#sda_out#scl_out#sda_out#rxd#txd#txd#rxd#gpio0[22]#gpio0[23]#phy_tx#phy_rx#gpio1[26]#dp_aux_data_out#dp_hot_plug_detect#dp_aux_data_oe#dp_aux_data_in#gpio1[31]#gpo[0]#gpo[1]#gpo[2]#gpo[3]#gpo[4]#gpo[5]#gpio1[38]#sdio1_data_out[4]#sdio1_data_out[5]#sdio1_data_out[6]#sdio1_data_out[7]#sdio1_bus_pow#sdio1_wp#sdio1_cd_n#sdio1_data_out[0]#sdio1_data_out[1]#sdio1_data_out[2]#sdio1_data_out[3]#sdio1_cmd_out#sdio1_clk_out#ulpi_clk_in#ulpi_dir#ulpi_tx_data[2]#ulpi_nxt#ulpi_tx_data[0]#ulpi_tx_data[1]#ulpi_stp#ulpi_tx_data[3]#ulpi_tx_data[4]#ulpi_tx_data[5]#ulpi_tx_data[6]#ulpi_tx_data[7]#rgmii_tx_clk#rgmii_txd[0]#rgmii_txd[1]#rgmii_txd[2]#rgmii_txd[3]#rgmii_tx_ctl#rgmii_rx_clk#rgmii_rxd[0]#rgmii_rxd[1]#rgmii_rxd[2]#rgmii_rxd[3]#rgmii_rx_ctl#gem3_mdc#gem3_mdio_out"
          },
          "PSU_SD1_INTERNAL_BUS_WIDTH": {
            "value": "8"
          },
          "PSU_USB3__DUAL_CLOCK_ENABLE": {
            "value": "1"
          },
          "PSU__ACT_DDR_FREQ_MHZ": {
            "value": "1066.560059"
          },
          "PSU__AFI0_COHERENCY": {
            "value": "0"
          },
          "PSU__CAN1__GRP_CLK__ENABLE": {
            "value": "0"
          },
          "PSU__CAN1__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__CAN1__PERIPHERAL__IO": {
            "value": "MIO 24 .. 25"
          },
          "PSU__CRF_APB__ACPU_CTRL__ACT_FREQMHZ": {
            "value": "1199.880127"
          },
          "PSU__CRF_APB__ACPU_CTRL__FREQMHZ": {
            "value": "1200"
          },
          "PSU__CRF_APB__ACPU_CTRL__SRCSEL": {
            "value": "APLL"
          },
          "PSU__CRF_APB__APLL_CTRL__SRCSEL": {
            "value": "PSS_REF_CLK"
          },
          "PSU__CRF_APB__DBG_FPD_CTRL__ACT_FREQMHZ": {
            "value": "249.975021"
          },
          "PSU__CRF_APB__DBG_FPD_CTRL__FREQMHZ": {
            "value": "250"
          },
          "PSU__CRF_APB__DBG_FPD_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRF_APB__DBG_TRACE_CTRL__FREQMHZ": {
            "value": "250"
          },
          "PSU__CRF_APB__DBG_TRACE_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRF_APB__DBG_TSTMP_CTRL__ACT_FREQMHZ": {
            "value": "249.975021"
          },
          "PSU__CRF_APB__DBG_TSTMP_CTRL__FREQMHZ": {
            "value": "250"
          },
          "PSU__CRF_APB__DBG_TSTMP_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRF_APB__DDR_CTRL__ACT_FREQMHZ": {
            "value": "533.280029"
          },
          "PSU__CRF_APB__DDR_CTRL__FREQMHZ": {
            "value": "1067"
          },
          "PSU__CRF_APB__DDR_CTRL__SRCSEL": {
            "value": "DPLL"
          },
          "PSU__CRF_APB__DPDMA_REF_CTRL__ACT_FREQMHZ": {
            "value": "599.940063"
          },
          "PSU__CRF_APB__DPDMA_REF_CTRL__FREQMHZ": {
            "value": "600"
          },
          "PSU__CRF_APB__DPDMA_REF_CTRL__SRCSEL": {
            "value": "APLL"
          },
          "PSU__CRF_APB__DPLL_CTRL__SRCSEL": {
            "value": "PSS_REF_CLK"
          },
          "PSU__CRF_APB__DP_AUDIO_REF_CTRL__ACT_FREQMHZ": {
            "value": "24.997501"
          },
          "PSU__CRF_APB__DP_AUDIO_REF_CTRL__SRCSEL": {
            "value": "RPLL"
          },
          "PSU__CRF_APB__DP_AUDIO__FRAC_ENABLED": {
            "value": "0"
          },
          "PSU__CRF_APB__DP_STC_REF_CTRL__ACT_FREQMHZ": {
            "value": "26.783037"
          },
          "PSU__CRF_APB__DP_STC_REF_CTRL__SRCSEL": {
            "value": "RPLL"
          },
          "PSU__CRF_APB__DP_VIDEO_REF_CTRL__ACT_FREQMHZ": {
            "value": "299.970032"
          },
          "PSU__CRF_APB__DP_VIDEO_REF_CTRL__SRCSEL": {
            "value": "VPLL"
          },
          "PSU__CRF_APB__DP_VIDEO__FRAC_ENABLED": {
            "value": "0"
          },
          "PSU__CRF_APB__GDMA_REF_CTRL__ACT_FREQMHZ": {
            "value": "599.940063"
          },
          "PSU__CRF_APB__GDMA_REF_CTRL__FREQMHZ": {
            "value": "600"
          },
          "PSU__CRF_APB__GDMA_REF_CTRL__SRCSEL": {
            "value": "APLL"
          },
          "PSU__CRF_APB__GPU_REF_CTRL__ACT_FREQMHZ": {
            "value": "499.950043"
          },
          "PSU__CRF_APB__GPU_REF_CTRL__FREQMHZ": {
            "value": "500"
          },
          "PSU__CRF_APB__GPU_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRF_APB__SATA_REF_CTRL__ACT_FREQMHZ": {
            "value": "249.975021"
          },
          "PSU__CRF_APB__SATA_REF_CTRL__FREQMHZ": {
            "value": "250"
          },
          "PSU__CRF_APB__SATA_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRF_APB__TOPSW_LSBUS_CTRL__ACT_FREQMHZ": {
            "value": "99.990005"
          },
          "PSU__CRF_APB__TOPSW_LSBUS_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRF_APB__TOPSW_LSBUS_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRF_APB__TOPSW_MAIN_CTRL__ACT_FREQMHZ": {
            "value": "533.280029"
          },
          "PSU__CRF_APB__TOPSW_MAIN_CTRL__FREQMHZ": {
            "value": "533.33"
          },
          "PSU__CRF_APB__TOPSW_MAIN_CTRL__SRCSEL": {
            "value": "DPLL"
          },
          "PSU__CRF_APB__VPLL_CTRL__SRCSEL": {
            "value": "PSS_REF_CLK"
          },
          "PSU__CRL_APB__ADMA_REF_CTRL__ACT_FREQMHZ": {
            "value": "499.950043"
          },
          "PSU__CRL_APB__ADMA_REF_CTRL__FREQMHZ": {
            "value": "500"
          },
          "PSU__CRL_APB__ADMA_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__AMS_REF_CTRL__ACT_FREQMHZ": {
            "value": "49.995003"
          },
          "PSU__CRL_APB__CAN1_REF_CTRL__ACT_FREQMHZ": {
            "value": "99.990005"
          },
          "PSU__CRL_APB__CAN1_REF_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__CAN1_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__CPU_R5_CTRL__ACT_FREQMHZ": {
            "value": "499.950043"
          },
          "PSU__CRL_APB__CPU_R5_CTRL__FREQMHZ": {
            "value": "500"
          },
          "PSU__CRL_APB__CPU_R5_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__DBG_LPD_CTRL__ACT_FREQMHZ": {
            "value": "249.975021"
          },
          "PSU__CRL_APB__DBG_LPD_CTRL__FREQMHZ": {
            "value": "250"
          },
          "PSU__CRL_APB__DBG_LPD_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__DLL_REF_CTRL__ACT_FREQMHZ": {
            "value": "1499.850098"
          },
          "PSU__CRL_APB__GEM3_REF_CTRL__ACT_FREQMHZ": {
            "value": "124.987511"
          },
          "PSU__CRL_APB__GEM3_REF_CTRL__FREQMHZ": {
            "value": "125"
          },
          "PSU__CRL_APB__GEM3_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__GEM_TSU_REF_CTRL__ACT_FREQMHZ": {
            "value": "249.975021"
          },
          "PSU__CRL_APB__GEM_TSU_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__I2C0_REF_CTRL__ACT_FREQMHZ": {
            "value": "99.990005"
          },
          "PSU__CRL_APB__I2C0_REF_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__I2C0_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__I2C1_REF_CTRL__ACT_FREQMHZ": {
            "value": "99.990005"
          },
          "PSU__CRL_APB__I2C1_REF_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__I2C1_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__IOPLL_CTRL__SRCSEL": {
            "value": "PSS_REF_CLK"
          },
          "PSU__CRL_APB__IOU_SWITCH_CTRL__ACT_FREQMHZ": {
            "value": "249.975021"
          },
          "PSU__CRL_APB__IOU_SWITCH_CTRL__FREQMHZ": {
            "value": "250"
          },
          "PSU__CRL_APB__IOU_SWITCH_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__LPD_LSBUS_CTRL__ACT_FREQMHZ": {
            "value": "99.990005"
          },
          "PSU__CRL_APB__LPD_LSBUS_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__LPD_LSBUS_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__LPD_SWITCH_CTRL__ACT_FREQMHZ": {
            "value": "499.950043"
          },
          "PSU__CRL_APB__LPD_SWITCH_CTRL__FREQMHZ": {
            "value": "500"
          },
          "PSU__CRL_APB__LPD_SWITCH_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__PCAP_CTRL__ACT_FREQMHZ": {
            "value": "187.481262"
          },
          "PSU__CRL_APB__PCAP_CTRL__FREQMHZ": {
            "value": "200"
          },
          "PSU__CRL_APB__PCAP_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__PL0_REF_CTRL__ACT_FREQMHZ": {
            "value": "99.990005"
          },
          "PSU__CRL_APB__PL0_REF_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__PL0_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__PL1_REF_CTRL__ACT_FREQMHZ": {
            "value": "99.990005"
          },
          "PSU__CRL_APB__PL1_REF_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__PL1_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__QSPI_REF_CTRL__ACT_FREQMHZ": {
            "value": "124.987511"
          },
          "PSU__CRL_APB__QSPI_REF_CTRL__FREQMHZ": {
            "value": "125"
          },
          "PSU__CRL_APB__QSPI_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__RPLL_CTRL__SRCSEL": {
            "value": "PSS_REF_CLK"
          },
          "PSU__CRL_APB__SDIO1_REF_CTRL__ACT_FREQMHZ": {
            "value": "187.481262"
          },
          "PSU__CRL_APB__SDIO1_REF_CTRL__FREQMHZ": {
            "value": "200"
          },
          "PSU__CRL_APB__SDIO1_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__TIMESTAMP_REF_CTRL__ACT_FREQMHZ": {
            "value": "99.990005"
          },
          "PSU__CRL_APB__TIMESTAMP_REF_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__TIMESTAMP_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__UART0_REF_CTRL__ACT_FREQMHZ": {
            "value": "99.990005"
          },
          "PSU__CRL_APB__UART0_REF_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__UART0_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__UART1_REF_CTRL__ACT_FREQMHZ": {
            "value": "99.990005"
          },
          "PSU__CRL_APB__UART1_REF_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__UART1_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__USB0_BUS_REF_CTRL__ACT_FREQMHZ": {
            "value": "249.975021"
          },
          "PSU__CRL_APB__USB0_BUS_REF_CTRL__FREQMHZ": {
            "value": "250"
          },
          "PSU__CRL_APB__USB0_BUS_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__USB3_DUAL_REF_CTRL__ACT_FREQMHZ": {
            "value": "19.998001"
          },
          "PSU__CRL_APB__USB3_DUAL_REF_CTRL__FREQMHZ": {
            "value": "20"
          },
          "PSU__CRL_APB__USB3_DUAL_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__USB3__ENABLE": {
            "value": "1"
          },
          "PSU__CSUPMU__PERIPHERAL__VALID": {
            "value": "1"
          },
          "PSU__DDRC__BG_ADDR_COUNT": {
            "value": "2"
          },
          "PSU__DDRC__BRC_MAPPING": {
            "value": "ROW_BANK_COL"
          },
          "PSU__DDRC__BUS_WIDTH": {
            "value": "64 Bit"
          },
          "PSU__DDRC__CL": {
            "value": "15"
          },
          "PSU__DDRC__CLOCK_STOP_EN": {
            "value": "0"
          },
          "PSU__DDRC__COMPONENTS": {
            "value": "UDIMM"
          },
          "PSU__DDRC__CWL": {
            "value": "14"
          },
          "PSU__DDRC__DDR4_ADDR_MAPPING": {
            "value": "0"
          },
          "PSU__DDRC__DDR4_CAL_MODE_ENABLE": {
            "value": "0"
          },
          "PSU__DDRC__DDR4_CRC_CONTROL": {
            "value": "0"
          },
          "PSU__DDRC__DDR4_T_REF_MODE": {
            "value": "0"
          },
          "PSU__DDRC__DDR4_T_REF_RANGE": {
            "value": "Normal (0-85)"
          },
          "PSU__DDRC__DEVICE_CAPACITY": {
            "value": "4096 MBits"
          },
          "PSU__DDRC__DM_DBI": {
            "value": "DM_NO_DBI"
          },
          "PSU__DDRC__DRAM_WIDTH": {
            "value": "8 Bits"
          },
          "PSU__DDRC__ECC": {
            "value": "Disabled"
          },
          "PSU__DDRC__FGRM": {
            "value": "1X"
          },
          "PSU__DDRC__LP_ASR": {
            "value": "manual normal"
          },
          "PSU__DDRC__MEMORY_TYPE": {
            "value": "DDR 4"
          },
          "PSU__DDRC__PARITY_ENABLE": {
            "value": "0"
          },
          "PSU__DDRC__PER_BANK_REFRESH": {
            "value": "0"
          },
          "PSU__DDRC__PHY_DBI_MODE": {
            "value": "0"
          },
          "PSU__DDRC__RANK_ADDR_COUNT": {
            "value": "0"
          },
          "PSU__DDRC__ROW_ADDR_COUNT": {
            "value": "15"
          },
          "PSU__DDRC__SELF_REF_ABORT": {
            "value": "0"
          },
          "PSU__DDRC__SPEED_BIN": {
            "value": "DDR4_2133P"
          },
          "PSU__DDRC__STATIC_RD_MODE": {
            "value": "0"
          },
          "PSU__DDRC__TRAIN_DATA_EYE": {
            "value": "1"
          },
          "PSU__DDRC__TRAIN_READ_GATE": {
            "value": "1"
          },
          "PSU__DDRC__TRAIN_WRITE_LEVEL": {
            "value": "1"
          },
          "PSU__DDRC__T_FAW": {
            "value": "30.0"
          },
          "PSU__DDRC__T_RAS_MIN": {
            "value": "33"
          },
          "PSU__DDRC__T_RC": {
            "value": "47.06"
          },
          "PSU__DDRC__T_RCD": {
            "value": "15"
          },
          "PSU__DDRC__T_RP": {
            "value": "15"
          },
          "PSU__DDRC__VREF": {
            "value": "1"
          },
          "PSU__DDR_HIGH_ADDRESS_GUI_ENABLE": {
            "value": "1"
          },
          "PSU__DDR__INTERFACE__FREQMHZ": {
            "value": "533.500"
          },
          "PSU__DISPLAYPORT__LANE0__ENABLE": {
            "value": "1"
          },
          "PSU__DISPLAYPORT__LANE0__IO": {
            "value": "GT Lane1"
          },
          "PSU__DISPLAYPORT__LANE1__ENABLE": {
            "value": "1"
          },
          "PSU__DISPLAYPORT__LANE1__IO": {
            "value": "GT Lane0"
          },
          "PSU__DISPLAYPORT__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__DLL__ISUSED": {
            "value": "1"
          },
          "PSU__DPAUX__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__DPAUX__PERIPHERAL__IO": {
            "value": "MIO 27 .. 30"
          },
          "PSU__DP__LANE_SEL": {
            "value": "Dual Lower"
          },
          "PSU__DP__REF_CLK_FREQ": {
            "value": "27"
          },
          "PSU__DP__REF_CLK_SEL": {
            "value": "Ref Clk3"
          },
          "PSU__ENET3__FIFO__ENABLE": {
            "value": "0"
          },
          "PSU__ENET3__GRP_MDIO__ENABLE": {
            "value": "1"
          },
          "PSU__ENET3__GRP_MDIO__IO": {
            "value": "MIO 76 .. 77"
          },
          "PSU__ENET3__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__ENET3__PERIPHERAL__IO": {
            "value": "MIO 64 .. 75"
          },
          "PSU__ENET3__PTP__ENABLE": {
            "value": "0"
          },
          "PSU__ENET3__TSU__ENABLE": {
            "value": "0"
          },
          "PSU__FPDMASTERS_COHERENCY": {
            "value": "0"
          },
          "PSU__FPD_SLCR__WDT1__ACT_FREQMHZ": {
            "value": "99.990005"
          },
          "PSU__FPGA_PL0_ENABLE": {
            "value": "1"
          },
          "PSU__FPGA_PL1_ENABLE": {
            "value": "1"
          },
          "PSU__GEM3_COHERENCY": {
            "value": "0"
          },
          "PSU__GEM3_ROUTE_THROUGH_FPD": {
            "value": "0"
          },
          "PSU__GEM__TSU__ENABLE": {
            "value": "0"
          },
          "PSU__GPIO0_MIO__IO": {
            "value": "MIO 0 .. 25"
          },
          "PSU__GPIO0_MIO__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__GPIO1_MIO__IO": {
            "value": "MIO 26 .. 51"
          },
          "PSU__GPIO1_MIO__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__GPIO_EMIO_WIDTH": {
            "value": "94"
          },
          "PSU__GPIO_EMIO__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__GPIO_EMIO__PERIPHERAL__IO": {
            "value": "94"
          },
          "PSU__GPIO_EMIO__WIDTH": {
            "value": "[93:0]"
          },
          "PSU__GT__LINK_SPEED": {
            "value": "HBR"
          },
          "PSU__GT__PRE_EMPH_LVL_4": {
            "value": "0"
          },
          "PSU__GT__VLT_SWNG_LVL_4": {
            "value": "0"
          },
          "PSU__I2C0__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__I2C0__PERIPHERAL__IO": {
            "value": "MIO 14 .. 15"
          },
          "PSU__I2C1__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__I2C1__PERIPHERAL__IO": {
            "value": "MIO 16 .. 17"
          },
          "PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC0_SEL": {
            "value": "APB"
          },
          "PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC1_SEL": {
            "value": "APB"
          },
          "PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC2_SEL": {
            "value": "APB"
          },
          "PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC3_SEL": {
            "value": "APB"
          },
          "PSU__IOU_SLCR__TTC0__ACT_FREQMHZ": {
            "value": "100.000000"
          },
          "PSU__IOU_SLCR__TTC1__ACT_FREQMHZ": {
            "value": "100.000000"
          },
          "PSU__IOU_SLCR__TTC2__ACT_FREQMHZ": {
            "value": "100.000000"
          },
          "PSU__IOU_SLCR__TTC3__ACT_FREQMHZ": {
            "value": "100.000000"
          },
          "PSU__IOU_SLCR__WDT0__ACT_FREQMHZ": {
            "value": "99.990005"
          },
          "PSU__LPD_SLCR__CSUPMU__ACT_FREQMHZ": {
            "value": "100.000000"
          },
          "PSU__MAXIGP0__DATA_WIDTH": {
            "value": "128"
          },
          "PSU__MAXIGP1__DATA_WIDTH": {
            "value": "128"
          },
          "PSU__MAXIGP2__DATA_WIDTH": {
            "value": "32"
          },
          "PSU__NUM_FABRIC_RESETS": {
            "value": "2"
          },
          "PSU__OVERRIDE__BASIC_CLOCK": {
            "value": "0"
          },
          "PSU__PL_CLK0_BUF": {
            "value": "TRUE"
          },
          "PSU__PL_CLK1_BUF": {
            "value": "TRUE"
          },
          "PSU__PMU_COHERENCY": {
            "value": "0"
          },
          "PSU__PMU__AIBACK__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__EMIO_GPI__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__EMIO_GPO__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__GPI0__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__GPI1__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__GPI2__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__GPI3__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__GPI4__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__GPI5__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__GPO0__ENABLE": {
            "value": "1"
          },
          "PSU__PMU__GPO0__IO": {
            "value": "MIO 32"
          },
          "PSU__PMU__GPO1__ENABLE": {
            "value": "1"
          },
          "PSU__PMU__GPO1__IO": {
            "value": "MIO 33"
          },
          "PSU__PMU__GPO2__ENABLE": {
            "value": "1"
          },
          "PSU__PMU__GPO2__IO": {
            "value": "MIO 34"
          },
          "PSU__PMU__GPO2__POLARITY": {
            "value": "low"
          },
          "PSU__PMU__GPO3__ENABLE": {
            "value": "1"
          },
          "PSU__PMU__GPO3__IO": {
            "value": "MIO 35"
          },
          "PSU__PMU__GPO3__POLARITY": {
            "value": "low"
          },
          "PSU__PMU__GPO4__ENABLE": {
            "value": "1"
          },
          "PSU__PMU__GPO4__IO": {
            "value": "MIO 36"
          },
          "PSU__PMU__GPO4__POLARITY": {
            "value": "low"
          },
          "PSU__PMU__GPO5__ENABLE": {
            "value": "1"
          },
          "PSU__PMU__GPO5__IO": {
            "value": "MIO 37"
          },
          "PSU__PMU__GPO5__POLARITY": {
            "value": "low"
          },
          "PSU__PMU__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__PMU__PLERROR__ENABLE": {
            "value": "0"
          },
          "PSU__PRESET_APPLIED": {
            "value": "1"
          },
          "PSU__PROTECTION__MASTERS": {
            "value": "USB1:NonSecure;0|USB0:NonSecure;1|S_AXI_LPD:NA;1|S_AXI_HPC1_FPD:NA;0|S_AXI_HPC0_FPD:NA;1|S_AXI_HP3_FPD:NA;1|S_AXI_HP2_FPD:NA;1|S_AXI_HP1_FPD:NA;1|S_AXI_HP0_FPD:NA;0|S_AXI_ACP:NA;0|S_AXI_ACE:NA;0|SD1:NonSecure;1|SD0:NonSecure;0|SATA1:NonSecure;1|SATA0:NonSecure;1|RPU1:Secure;1|RPU0:Secure;1|QSPI:NonSecure;1|PMU:NA;1|PCIe:NonSecure;0|NAND:NonSecure;0|LDMA:NonSecure;1|GPU:NonSecure;1|GEM3:NonSecure;1|GEM2:NonSecure;0|GEM1:NonSecure;0|GEM0:NonSecure;0|FDMA:NonSecure;1|DP:NonSecure;1|DAP:NA;1|Coresight:NA;1|CSU:NA;1|APU:NA;1"
          },
          "PSU__PROTECTION__SLAVES": {
            "value": "LPD;USB3_1_XHCI;FE300000;FE3FFFFF;0|LPD;USB3_1;FF9E0000;FF9EFFFF;0|LPD;USB3_0_XHCI;FE200000;FE2FFFFF;1|LPD;USB3_0;FF9D0000;FF9DFFFF;1|LPD;UART1;FF010000;FF01FFFF;1|LPD;UART0;FF000000;FF00FFFF;1|LPD;TTC3;FF140000;FF14FFFF;1|LPD;TTC2;FF130000;FF13FFFF;1|LPD;TTC1;FF120000;FF12FFFF;1|LPD;TTC0;FF110000;FF11FFFF;1|FPD;SWDT1;FD4D0000;FD4DFFFF;1|LPD;SWDT0;FF150000;FF15FFFF;1|LPD;SPI1;FF050000;FF05FFFF;0|LPD;SPI0;FF040000;FF04FFFF;0|FPD;SMMU_REG;FD5F0000;FD5FFFFF;1|FPD;SMMU;FD800000;FDFFFFFF;1|FPD;SIOU;FD3D0000;FD3DFFFF;1|FPD;SERDES;FD400000;FD47FFFF;1|LPD;SD1;FF170000;FF17FFFF;1|LPD;SD0;FF160000;FF16FFFF;0|FPD;SATA;FD0C0000;FD0CFFFF;1|LPD;RTC;FFA60000;FFA6FFFF;1|LPD;RSA_CORE;FFCE0000;FFCEFFFF;1|LPD;RPU;FF9A0000;FF9AFFFF;1|LPD;R5_TCM_RAM_GLOBAL;FFE00000;FFE3FFFF;1|LPD;R5_1_Instruction_Cache;FFEC0000;FFECFFFF;1|LPD;R5_1_Data_Cache;FFED0000;FFEDFFFF;1|LPD;R5_1_BTCM_GLOBAL;FFEB0000;FFEBFFFF;1|LPD;R5_1_ATCM_GLOBAL;FFE90000;FFE9FFFF;1|LPD;R5_0_Instruction_Cache;FFE40000;FFE4FFFF;1|LPD;R5_0_Data_Cache;FFE50000;FFE5FFFF;1|LPD;R5_0_BTCM_GLOBAL;FFE20000;FFE2FFFF;1|LPD;R5_0_ATCM_GLOBAL;FFE00000;FFE0FFFF;1|LPD;QSPI_Linear_Address;C0000000;DFFFFFFF;1|LPD;QSPI;FF0F0000;FF0FFFFF;1|LPD;PMU_RAM;FFDC0000;FFDDFFFF;1|LPD;PMU_GLOBAL;FFD80000;FFDBFFFF;1|FPD;PCIE_MAIN;FD0E0000;FD0EFFFF;0|FPD;PCIE_LOW;E0000000;EFFFFFFF;0|FPD;PCIE_HIGH2;8000000000;BFFFFFFFFF;0|FPD;PCIE_HIGH1;600000000;7FFFFFFFF;0|FPD;PCIE_DMA;FD0F0000;FD0FFFFF;0|FPD;PCIE_ATTRIB;FD480000;FD48FFFF;0|LPD;OCM_XMPU_CFG;FFA70000;FFA7FFFF;1|LPD;OCM_SLCR;FF960000;FF96FFFF;1|OCM;OCM;FFFC0000;FFFFFFFF;1|LPD;NAND;FF100000;FF10FFFF;0|LPD;MBISTJTAG;FFCF0000;FFCFFFFF;1|LPD;LPD_XPPU_SINK;FF9C0000;FF9CFFFF;1|LPD;LPD_XPPU;FF980000;FF98FFFF;1|LPD;LPD_SLCR_SECURE;FF4B0000;FF4DFFFF;1|LPD;LPD_SLCR;FF410000;FF4AFFFF;1|LPD;LPD_GPV;FE100000;FE1FFFFF;1|LPD;LPD_DMA_7;FFAF0000;FFAFFFFF;1|LPD;LPD_DMA_6;FFAE0000;FFAEFFFF;1|LPD;LPD_DMA_5;FFAD0000;FFADFFFF;1|LPD;LPD_DMA_4;FFAC0000;FFACFFFF;1|LPD;LPD_DMA_3;FFAB0000;FFABFFFF;1|LPD;LPD_DMA_2;FFAA0000;FFAAFFFF;1|LPD;LPD_DMA_1;FFA90000;FFA9FFFF;1|LPD;LPD_DMA_0;FFA80000;FFA8FFFF;1|LPD;IPI_CTRL;FF380000;FF3FFFFF;1|LPD;IOU_SLCR;FF180000;FF23FFFF;1|LPD;IOU_SECURE_SLCR;FF240000;FF24FFFF;1|LPD;IOU_SCNTRS;FF260000;FF26FFFF;1|LPD;IOU_SCNTR;FF250000;FF25FFFF;1|LPD;IOU_GPV;FE000000;FE0FFFFF;1|LPD;I2C1;FF030000;FF03FFFF;1|LPD;I2C0;FF020000;FF02FFFF;1|FPD;GPU;FD4B0000;FD4BFFFF;1|LPD;GPIO;FF0A0000;FF0AFFFF;1|LPD;GEM3;FF0E0000;FF0EFFFF;1|LPD;GEM2;FF0D0000;FF0DFFFF;0|LPD;GEM1;FF0C0000;FF0CFFFF;0|LPD;GEM0;FF0B0000;FF0BFFFF;0|FPD;FPD_XMPU_SINK;FD4F0000;FD4FFFFF;1|FPD;FPD_XMPU_CFG;FD5D0000;FD5DFFFF;1|FPD;FPD_SLCR_SECURE;FD690000;FD6CFFFF;1|FPD;FPD_SLCR;FD610000;FD68FFFF;1|FPD;FPD_DMA_CH7;FD570000;FD57FFFF;1|FPD;FPD_DMA_CH6;FD560000;FD56FFFF;1|FPD;FPD_DMA_CH5;FD550000;FD55FFFF;1|FPD;FPD_DMA_CH4;FD540000;FD54FFFF;1|FPD;FPD_DMA_CH3;FD530000;FD53FFFF;1|FPD;FPD_DMA_CH2;FD520000;FD52FFFF;1|FPD;FPD_DMA_CH1;FD510000;FD51FFFF;1|FPD;FPD_DMA_CH0;FD500000;FD50FFFF;1|LPD;EFUSE;FFCC0000;FFCCFFFF;1|FPD;Display Port;FD4A0000;FD4AFFFF;1|FPD;DPDMA;FD4C0000;FD4CFFFF;1|FPD;DDR_XMPU5_CFG;FD050000;FD05FFFF;1|FPD;DDR_XMPU4_CFG;FD040000;FD04FFFF;1|FPD;DDR_XMPU3_CFG;FD030000;FD03FFFF;1|FPD;DDR_XMPU2_CFG;FD020000;FD02FFFF;1|FPD;DDR_XMPU1_CFG;FD010000;FD01FFFF;1|FPD;DDR_XMPU0_CFG;FD000000;FD00FFFF;1|FPD;DDR_QOS_CTRL;FD090000;FD09FFFF;1|FPD;DDR_PHY;FD080000;FD08FFFF;1|DDR;DDR_LOW;0;7FFFFFFF;1|DDR;DDR_HIGH;800000000;87FFFFFFF;1|FPD;DDDR_CTRL;FD070000;FD070FFF;1|LPD;Coresight;FE800000;FEFFFFFF;1|LPD;CSU_DMA;FFC80000;FFC9FFFF;1|LPD;CSU;FFCA0000;FFCAFFFF;1|LPD;CRL_APB;FF5E0000;FF85FFFF;1|FPD;CRF_APB;FD1A0000;FD2DFFFF;1|FPD;CCI_REG;FD5E0000;FD5EFFFF;1|LPD;CAN1;FF070000;FF07FFFF;1|LPD;CAN0;FF060000;FF06FFFF;0|FPD;APU;FD5C0000;FD5CFFFF;1|LPD;APM_INTC_IOU;FFA20000;FFA2FFFF;1|LPD;APM_FPD_LPD;FFA30000;FFA3FFFF;1|FPD;APM_5;FD490000;FD49FFFF;1|FPD;APM_0;FD0B0000;FD0BFFFF;1|LPD;APM2;FFA10000;FFA1FFFF;1|LPD;APM1;FFA00000;FFA0FFFF;1|LPD;AMS;FFA50000;FFA5FFFF;1|FPD;AFI_5;FD3B0000;FD3BFFFF;1|FPD;AFI_4;FD3A0000;FD3AFFFF;1|FPD;AFI_3;FD390000;FD39FFFF;1|FPD;AFI_2;FD380000;FD38FFFF;1|FPD;AFI_1;FD370000;FD37FFFF;1|FPD;AFI_0;FD360000;FD36FFFF;1|LPD;AFIFM6;FF9B0000;FF9BFFFF;1|FPD;ACPU_GIC;F9010000;F907FFFF;1"
          },
          "PSU__PSS_REF_CLK__FREQMHZ": {
            "value": "33.330"
          },
          "PSU__QSPI_COHERENCY": {
            "value": "0"
          },
          "PSU__QSPI_ROUTE_THROUGH_FPD": {
            "value": "0"
          },
          "PSU__QSPI__GRP_FBCLK__ENABLE": {
            "value": "1"
          },
          "PSU__QSPI__GRP_FBCLK__IO": {
            "value": "MIO 6"
          },
          "PSU__QSPI__PERIPHERAL__DATA_MODE": {
            "value": "x4"
          },
          "PSU__QSPI__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__QSPI__PERIPHERAL__IO": {
            "value": "MIO 0 .. 12"
          },
          "PSU__QSPI__PERIPHERAL__MODE": {
            "value": "Dual Parallel"
          },
          "PSU__SATA__LANE0__ENABLE": {
            "value": "0"
          },
          "PSU__SATA__LANE1__IO": {
            "value": "GT Lane3"
          },
          "PSU__SATA__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__SATA__REF_CLK_FREQ": {
            "value": "125"
          },
          "PSU__SATA__REF_CLK_SEL": {
            "value": "Ref Clk1"
          },
          "PSU__SAXIGP0__DATA_WIDTH": {
            "value": "128"
          },
          "PSU__SAXIGP3__DATA_WIDTH": {
            "value": "128"
          },
          "PSU__SAXIGP4__DATA_WIDTH": {
            "value": "128"
          },
          "PSU__SAXIGP5__DATA_WIDTH": {
            "value": "128"
          },
          "PSU__SAXIGP6__DATA_WIDTH": {
            "value": "32"
          },
          "PSU__SD1_COHERENCY": {
            "value": "0"
          },
          "PSU__SD1_ROUTE_THROUGH_FPD": {
            "value": "0"
          },
          "PSU__SD1__DATA_TRANSFER_MODE": {
            "value": "8Bit"
          },
          "PSU__SD1__GRP_CD__ENABLE": {
            "value": "1"
          },
          "PSU__SD1__GRP_CD__IO": {
            "value": "MIO 45"
          },
          "PSU__SD1__GRP_POW__ENABLE": {
            "value": "1"
          },
          "PSU__SD1__GRP_POW__IO": {
            "value": "MIO 43"
          },
          "PSU__SD1__GRP_WP__ENABLE": {
            "value": "1"
          },
          "PSU__SD1__GRP_WP__IO": {
            "value": "MIO 44"
          },
          "PSU__SD1__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__SD1__PERIPHERAL__IO": {
            "value": "MIO 39 .. 51"
          },
          "PSU__SD1__SLOT_TYPE": {
            "value": "SD 3.0"
          },
          "PSU__SWDT0__CLOCK__ENABLE": {
            "value": "0"
          },
          "PSU__SWDT0__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__SWDT0__RESET__ENABLE": {
            "value": "0"
          },
          "PSU__SWDT1__CLOCK__ENABLE": {
            "value": "0"
          },
          "PSU__SWDT1__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__SWDT1__RESET__ENABLE": {
            "value": "0"
          },
          "PSU__TSU__BUFG_PORT_PAIR": {
            "value": "0"
          },
          "PSU__TTC0__CLOCK__ENABLE": {
            "value": "0"
          },
          "PSU__TTC0__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__TTC0__WAVEOUT__ENABLE": {
            "value": "0"
          },
          "PSU__TTC1__CLOCK__ENABLE": {
            "value": "0"
          },
          "PSU__TTC1__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__TTC1__WAVEOUT__ENABLE": {
            "value": "0"
          },
          "PSU__TTC2__CLOCK__ENABLE": {
            "value": "0"
          },
          "PSU__TTC2__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__TTC2__WAVEOUT__ENABLE": {
            "value": "0"
          },
          "PSU__TTC3__CLOCK__ENABLE": {
            "value": "0"
          },
          "PSU__TTC3__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__TTC3__WAVEOUT__ENABLE": {
            "value": "0"
          },
          "PSU__UART0__BAUD_RATE": {
            "value": "115200"
          },
          "PSU__UART0__MODEM__ENABLE": {
            "value": "0"
          },
          "PSU__UART0__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__UART0__PERIPHERAL__IO": {
            "value": "MIO 18 .. 19"
          },
          "PSU__UART1__BAUD_RATE": {
            "value": "115200"
          },
          "PSU__UART1__MODEM__ENABLE": {
            "value": "0"
          },
          "PSU__UART1__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__UART1__PERIPHERAL__IO": {
            "value": "MIO 20 .. 21"
          },
          "PSU__USB0_COHERENCY": {
            "value": "0"
          },
          "PSU__USB0__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__USB0__PERIPHERAL__IO": {
            "value": "MIO 52 .. 63"
          },
          "PSU__USB0__REF_CLK_FREQ": {
            "value": "26"
          },
          "PSU__USB0__REF_CLK_SEL": {
            "value": "Ref Clk2"
          },
          "PSU__USB2_0__EMIO__ENABLE": {
            "value": "0"
          },
          "PSU__USB3_0__EMIO__ENABLE": {
            "value": "0"
          },
          "PSU__USB3_0__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__USB3_0__PERIPHERAL__IO": {
            "value": "GT Lane2"
          },
          "PSU__USB__RESET__MODE": {
            "value": "Boot Pin"
          },
          "PSU__USB__RESET__POLARITY": {
            "value": "Active Low"
          },
          "PSU__USE__IRQ0": {
            "value": "1"
          },
          "PSU__USE__IRQ1": {
            "value": "1"
          },
          "PSU__USE__M_AXI_GP0": {
            "value": "1"
          },
          "PSU__USE__M_AXI_GP1": {
            "value": "1"
          },
          "PSU__USE__M_AXI_GP2": {
            "value": "1"
          },
          "PSU__USE__S_AXI_GP0": {
            "value": "1"
          },
          "PSU__USE__S_AXI_GP3": {
            "value": "1"
          },
          "PSU__USE__S_AXI_GP4": {
            "value": "1"
          },
          "PSU__USE__S_AXI_GP5": {
            "value": "1"
          },
          "PSU__USE__S_AXI_GP6": {
            "value": "1"
          },
          "SUBPRESET1": {
            "value": "Custom"
          }
        },
        "addressing": {
          "address_spaces": {
            "Data": {
              "range": "1T",
              "width": "40",
              "local_memory_map": {
                "name": "Data",
                "description": "Address Space Segments",
                "address_blocks": {
                  "address_block": {
                    "name": "M_AXI_HPM0_LPD:LPD_AFI_FS",
                    "display_name": "M_AXI_HPM0_LPD/LPD_AFI_FS",
                    "base_address": "0x80000000",
                    "range": "512M",
                    "width": "32",
                    "usage": "register"
                  },
                  "address_block": {
                    "name": "M_AXI_HPM1_FPD:FPD_AFI_FS0_00",
                    "display_name": "M_AXI_HPM1_FPD/FPD_AFI_FS0_00",
                    "base_address": "0xB0000000",
                    "range": "256M",
                    "width": "32",
                    "usage": "register"
                  },
                  "address_block": {
                    "name": "M_AXI_HPM1_FPD:FPD_AFI_FS0_01",
                    "display_name": "M_AXI_HPM1_FPD/FPD_AFI_FS0_01",
                    "base_address": "0x000500000000",
                    "range": "4G",
                    "width": "35",
                    "usage": "register"
                  },
                  "address_block": {
                    "name": "M_AXI_HPM1_FPD:FPD_AFI_FS0_10",
                    "display_name": "M_AXI_HPM1_FPD/FPD_AFI_FS0_10",
                    "base_address": "0x004800000000",
                    "range": "224G",
                    "width": "39",
                    "usage": "register"
                  },
                  "address_block": {
                    "name": "M_AXI_HPM0_FPD:FPD_AFI_FS1_00",
                    "display_name": "M_AXI_HPM0_FPD/FPD_AFI_FS1_00",
                    "base_address": "0xA0000000",
                    "range": "256M",
                    "width": "32",
                    "usage": "register"
                  },
                  "address_block": {
                    "name": "M_AXI_HPM0_FPD:FPD_AFI_FS1_01",
                    "display_name": "M_AXI_HPM0_FPD/FPD_AFI_FS1_01",
                    "base_address": "0x000400000000",
                    "range": "4G",
                    "width": "35",
                    "usage": "register"
                  },
                  "address_block": {
                    "name": "M_AXI_HPM0_FPD:FPD_AFI_FS1_10",
                    "display_name": "M_AXI_HPM0_FPD/FPD_AFI_FS1_10",
                    "base_address": "0x001000000000",
                    "range": "224G",
                    "width": "39",
                    "usage": "register"
                  }
                }
              }
            }
          }
        },
        "interface_ports": {
          "M_AXI_HPM0_FPD": {
            "mode": "Master",
            "address_space_ref": "Data",
            "base_address": {
              "minimum": "0xA0000000",
              "maximum": "0x0047FFFFFFFF",
              "width": "40"
            }
          },
          "M_AXI_HPM1_FPD": {
            "mode": "Master",
            "address_space_ref": "Data",
            "base_address": {
              "minimum": "0xB0000000",
              "maximum": "0x007FFFFFFFFF",
              "width": "40"
            }
          },
          "M_AXI_HPM0_LPD": {
            "mode": "Master",
            "address_space_ref": "Data",
            "base_address": {
              "minimum": "0x80000000",
              "maximum": "0x9FFFFFFF",
              "width": "40"
            }
          },
          "S_AXI_HPC0_FPD": {
            "mode": "Slave",
            "memory_map_ref": "SAXIGP0"
          },
          "S_AXI_HP1_FPD": {
            "mode": "Slave",
            "memory_map_ref": "SAXIGP3"
          },
          "S_AXI_HP2_FPD": {
            "mode": "Slave",
            "memory_map_ref": "SAXIGP4"
          },
          "S_AXI_HP3_FPD": {
            "mode": "Slave",
            "memory_map_ref": "SAXIGP5"
          },
          "S_AXI_LPD": {
            "mode": "Slave",
            "memory_map_ref": "SAXIGP6"
          }
        },
        "pfm_attributes": {
          "AXI_PORT": "M_AXI_HPM1_FPD {memport \"M_AXI_GP\" sptag \"\" memory \"\"} S_AXI_HPC1_FPD {memport \"S_AXI_HPC\" sptag \"HPC1\" memory \"ps_e HPC1_DDR_LOW\"} S_AXI_HP0_FPD {memport \"S_AXI_HP\" sptag \"HP0\" memory \"ps_e HP0_DDR_LOW\"}"
        }
      },
      "rx_hdmi_hb_0": {
        "vlnv": "xilinx.com:user:hdmi_hb:1.0",
        "xci_name": "bd_rx_hdmi_hb_0_0",
        "xci_path": "ip/bd_rx_hdmi_hb_0_0/bd_rx_hdmi_hb_0_0.xci",
        "inst_hier_path": "rx_hdmi_hb_0"
      },
      "sensor_iic_0": {
        "vlnv": "xilinx.com:ip:axi_iic:2.0",
        "xci_name": "bd_sensor_iic_0_0",
        "xci_path": "ip/bd_sensor_iic_0_0/bd_sensor_iic_0_0.xci",
        "inst_hier_path": "sensor_iic_0",
        "parameters": {
          "IIC_FREQ_KHZ": {
            "value": "400"
          }
        }
      },
      "tx_hdmi_hb_0": {
        "vlnv": "xilinx.com:user:hdmi_hb:1.0",
        "xci_name": "bd_tx_hdmi_hb_0_0",
        "xci_path": "ip/bd_tx_hdmi_hb_0_0/bd_tx_hdmi_hb_0_0.xci",
        "inst_hier_path": "tx_hdmi_hb_0"
      },
      "v_multi_scaler_0": {
        "vlnv": "xilinx.com:ip:v_multi_scaler:1.2",
        "xci_name": "bd_v_multi_scaler_0_0",
        "xci_path": "ip/bd_v_multi_scaler_0_0/bd_v_multi_scaler_0_0.xci",
        "inst_hier_path": "v_multi_scaler_0",
        "parameters": {
          "AXIMM_ADDR_WIDTH": {
            "value": "64"
          },
          "HAS_BGR8": {
            "value": "1"
          },
          "HAS_BGRX8": {
            "value": "0"
          },
          "HAS_RGBX8": {
            "value": "0"
          },
          "HAS_UYVY8": {
            "value": "0"
          },
          "HAS_Y8": {
            "value": "0"
          },
          "HAS_YUV8": {
            "value": "0"
          },
          "HAS_YUVX8": {
            "value": "0"
          },
          "HAS_YUYV8": {
            "value": "0"
          },
          "HAS_Y_UV8": {
            "value": "1"
          },
          "HAS_Y_UV8_420": {
            "value": "1"
          },
          "MAX_COLS": {
            "value": "3840"
          },
          "MAX_NR_PLANES": {
            "value": "2"
          },
          "MAX_OUTS": {
            "value": "1"
          },
          "MAX_ROWS": {
            "value": "2160"
          }
        },
        "addressing": {
          "address_spaces": {
            "Data_m_axi_mm_video": {
              "range": "16E",
              "width": "64"
            }
          }
        },
        "interface_ports": {
          "m_axi_mm_video": {
            "mode": "Master",
            "address_space_ref": "Data_m_axi_mm_video",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFFFFFFFFFF",
              "width": "64"
            }
          }
        }
      },
      "vcc_const": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "bd_vcc_const_0",
        "xci_path": "ip/bd_vcc_const_0/bd_vcc_const_0.xci",
        "inst_hier_path": "vcc_const",
        "parameters": {
          "CONST_VAL": {
            "value": "1"
          }
        }
      },
      "vcu_0": {
        "vlnv": "xilinx.com:ip:vcu:1.2",
        "xci_name": "bd_vcu_0_0",
        "xci_path": "ip/bd_vcu_0_0/bd_vcu_0_0.xci",
        "inst_hier_path": "vcu_0",
        "parameters": {
          "ENC_BUFFER_B_FRAME": {
            "value": "1"
          },
          "ENC_BUFFER_EN": {
            "value": "true"
          },
          "ENC_BUFFER_MOTION_VEC_RANGE": {
            "value": "1"
          },
          "ENC_BUFFER_SIZE_ACTUAL": {
            "value": "1445"
          },
          "ENC_CODING_TYPE": {
            "value": "1"
          },
          "ENC_COLOR_DEPTH": {
            "value": "0"
          },
          "ENC_COLOR_FORMAT": {
            "value": "0"
          },
          "ENC_MEM_URAM_USED": {
            "value": "1445"
          },
          "TABLE_NO": {
            "value": "2"
          }
        },
        "addressing": {
          "address_spaces": {
            "Code": {
              "range": "16T",
              "width": "44",
              "local_memory_map": {
                "name": "Code",
                "description": "Address Space Segments",
                "address_blocks": {
                  "address_block": {
                    "name": "M_AXI_MCU",
                    "display_name": "M_AXI_MCU",
                    "base_address": "0x00000000",
                    "range": "8T",
                    "width": "43",
                    "usage": "register"
                  }
                }
              }
            },
            "DecData0": {
              "range": "16T",
              "width": "44",
              "local_memory_map": {
                "name": "DecData0",
                "description": "Address Space Segments",
                "address_blocks": {
                  "address_block": {
                    "name": "M_AXI_DEC0",
                    "display_name": "M_AXI_DEC0",
                    "base_address": "0x00000000",
                    "range": "8T",
                    "width": "43",
                    "usage": "register"
                  }
                }
              }
            },
            "DecData1": {
              "range": "16T",
              "width": "44",
              "local_memory_map": {
                "name": "DecData1",
                "description": "Address Space Segments",
                "address_blocks": {
                  "address_block": {
                    "name": "M_AXI_DEC1",
                    "display_name": "M_AXI_DEC1",
                    "base_address": "0x00000000",
                    "range": "8T",
                    "width": "43",
                    "usage": "register"
                  }
                }
              }
            },
            "EncData0": {
              "range": "16T",
              "width": "44",
              "local_memory_map": {
                "name": "EncData0",
                "description": "Address Space Segments",
                "address_blocks": {
                  "address_block": {
                    "name": "M_AXI_ENC0",
                    "display_name": "M_AXI_ENC0",
                    "base_address": "0x00000000",
                    "range": "8T",
                    "width": "43",
                    "usage": "register"
                  }
                }
              }
            },
            "EncData1": {
              "range": "16T",
              "width": "44",
              "local_memory_map": {
                "name": "EncData1",
                "description": "Address Space Segments",
                "address_blocks": {
                  "address_block": {
                    "name": "M_AXI_ENC1",
                    "display_name": "M_AXI_ENC1",
                    "base_address": "0x00000000",
                    "range": "8T",
                    "width": "43",
                    "usage": "register"
                  }
                }
              }
            }
          }
        },
        "interface_ports": {
          "M_AXI_ENC0": {
            "mode": "Master",
            "address_space_ref": "EncData0",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0x07FFFFFFFFFF",
              "width": "44"
            }
          },
          "M_AXI_ENC1": {
            "mode": "Master",
            "address_space_ref": "EncData1",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0x07FFFFFFFFFF",
              "width": "44"
            }
          },
          "M_AXI_DEC0": {
            "mode": "Master",
            "address_space_ref": "DecData0",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0x07FFFFFFFFFF",
              "width": "44"
            }
          },
          "M_AXI_DEC1": {
            "mode": "Master",
            "address_space_ref": "DecData1",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0x07FFFFFFFFFF",
              "width": "44"
            }
          },
          "M_AXI_MCU": {
            "mode": "Master",
            "address_space_ref": "Code",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0x07FFFFFFFFFF",
              "width": "44"
            }
          }
        }
      },
      "vid_phy_controller": {
        "vlnv": "xilinx.com:ip:vid_phy_controller:2.2",
        "xci_name": "bd_vid_phy_controller_0",
        "xci_path": "ip/bd_vid_phy_controller_0/bd_vid_phy_controller_0.xci",
        "inst_hier_path": "vid_phy_controller",
        "parameters": {
          "CHANNEL_ENABLE": {
            "value": "X0Y0 X0Y1 X0Y2"
          },
          "CHANNEL_SITE": {
            "value": "X0Y0"
          },
          "C_FOR_UPGRADE_ARCHITECTURE": {
            "value": "placeholder"
          },
          "C_FOR_UPGRADE_DEVICE": {
            "value": "placeholder"
          },
          "C_FOR_UPGRADE_MAXOPTVOL": {
            "value": "0.00"
          },
          "C_FOR_UPGRADE_PACKAGE": {
            "value": "placeholder"
          },
          "C_FOR_UPGRADE_PART": {
            "value": "placeholder"
          },
          "C_FOR_UPGRADE_REFVOL": {
            "value": "0.00"
          },
          "C_FOR_UPGRADE_SPEEDGRADE": {
            "value": "0"
          },
          "C_INPUT_PIXELS_PER_CLOCK": {
            "value": "2"
          },
          "C_INT_HDMI_VER_CMPTBLE": {
            "value": "3"
          },
          "C_NIDRU": {
            "value": "true"
          },
          "C_NIDRU_REFCLK_SEL": {
            "value": "5"
          },
          "C_RX_PLL_SELECTION": {
            "value": "0"
          },
          "C_RX_REFCLK_SEL": {
            "value": "1"
          },
          "C_Rx_Protocol": {
            "value": "HDMI"
          },
          "C_TX_PLL_SELECTION": {
            "value": "6"
          },
          "C_TX_REFCLK_SEL": {
            "value": "0"
          },
          "C_Tx_Protocol": {
            "value": "HDMI"
          },
          "C_Txrefclk_Rdy_Invert": {
            "value": "true"
          },
          "C_Use_Oddr_for_Tmds_Clkout": {
            "value": "true"
          },
          "C_vid_phy_rx_axi4s_ch_INT_TDATA_WIDTH": {
            "value": "20"
          },
          "C_vid_phy_rx_axi4s_ch_TDATA_WIDTH": {
            "value": "20"
          },
          "C_vid_phy_rx_axi4s_ch_TUSER_WIDTH": {
            "value": "1"
          },
          "C_vid_phy_tx_axi4s_ch_INT_TDATA_WIDTH": {
            "value": "20"
          },
          "C_vid_phy_tx_axi4s_ch_TDATA_WIDTH": {
            "value": "20"
          },
          "C_vid_phy_tx_axi4s_ch_TUSER_WIDTH": {
            "value": "1"
          },
          "Rx_GT_Line_Rate": {
            "value": "5.94"
          },
          "Rx_GT_Ref_Clock_Freq": {
            "value": "297"
          },
          "Tx_GT_Line_Rate": {
            "value": "5.94"
          },
          "Tx_GT_Ref_Clock_Freq": {
            "value": "297"
          }
        },
        "addressing": {
          "memory_maps": {
            "vid_phy_axi4lite": {
              "address_blocks": {
                "Reg": {
                  "base_address": "0",
                  "range": "64K",
                  "width": "16",
                  "usage": "register"
                }
              }
            }
          }
        },
        "interface_ports": {
          "vid_phy_axi4lite": {
            "mode": "Slave",
            "memory_map_ref": "vid_phy_axi4lite"
          }
        }
      },
      "xlconcat_0": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "bd_xlconcat_0_0",
        "xci_path": "ip/bd_xlconcat_0_0/bd_xlconcat_0_0.xci",
        "inst_hier_path": "xlconcat_0",
        "parameters": {
          "NUM_PORTS": {
            "value": "1"
          }
        }
      }
    },
    "interface_nets": {
      "axi_interconnect_4_M00_AXI": {
        "interface_ports": [
          "axi_interconnect_4/M00_AXI",
          "ps_e/S_AXI_HP2_FPD"
        ]
      },
      "axi_interconnect_5_M00_AXI": {
        "interface_ports": [
          "axi_interconnect_5/M00_AXI",
          "ps_e/S_AXI_HPC0_FPD"
        ]
      },
      "axi_interconnect_6_M00_AXI": {
        "interface_ports": [
          "axi_interconnect_6/M00_AXI",
          "ps_e/S_AXI_HP3_FPD"
        ]
      },
      "hdmi_output_LINK_DATA1": {
        "interface_ports": [
          "hdmi_output/LINK_DATA1",
          "vid_phy_controller/vid_phy_tx_axi4s_ch1"
        ]
      },
      "mpsoc_ss_M18_AXI_0": {
        "interface_ports": [
          "axi_interconnect/M10_AXI",
          "sensor_iic_0/S_AXI"
        ]
      },
      "mpsoc_ss_M11_AXI": {
        "interface_ports": [
          "axi_intc_1/s_axi",
          "axi_interconnect/M11_AXI"
        ]
      },
      "mpsoc_ss_M09_AXI_0": {
        "interface_ports": [
          "axi_interconnect/M09_AXI",
          "v_multi_scaler_0/s_axi_CTRL"
        ]
      },
      "axi_interconnect_0_M00_AXI": {
        "interface_ports": [
          "axi_intc_0/s_axi",
          "interconnect_axilite/M00_AXI"
        ]
      },
      "TX_DDC": {
        "interface_ports": [
          "TX_DDC",
          "hdmi_output/DDC"
        ]
      },
      "S_AXI_CPU_1": {
        "interface_ports": [
          "axi_interconnect/M02_AXI",
          "hdmi_output/S_AXI_CPU"
        ]
      },
      "SB_STATUS_IN_1": {
        "interface_ports": [
          "hdmi_output/SB_STATUS",
          "vid_phy_controller/vid_phy_status_sb_tx",
          "tx_hdmi_hb_0/status_sb"
        ]
      },
      "S04_AXI_1": {
        "interface_ports": [
          "axi_interconnect_4/S04_AXI",
          "hdmi_output/m_axi_mm_video3"
        ]
      },
      "v_multi_scaler_0_m_axi_mm_video": {
        "interface_ports": [
          "axi_interconnect_4/S00_AXI",
          "v_multi_scaler_0/m_axi_mm_video"
        ]
      },
      "vcu_0_M_AXI_DEC0": {
        "interface_ports": [
          "axi_interconnect_6/S02_AXI",
          "vcu_0/M_AXI_DEC0"
        ]
      },
      "vcu_0_M_AXI_DEC1": {
        "interface_ports": [
          "axi_interconnect_6/S03_AXI",
          "vcu_0/M_AXI_DEC1"
        ]
      },
      "vcu_0_M_AXI_ENC0": {
        "interface_ports": [
          "axi_interconnect_6/S00_AXI",
          "vcu_0/M_AXI_ENC0"
        ]
      },
      "vcu_0_M_AXI_ENC1": {
        "interface_ports": [
          "axi_interconnect_6/S01_AXI",
          "vcu_0/M_AXI_ENC1"
        ]
      },
      "vcu_0_M_AXI_MCU": {
        "interface_ports": [
          "axi_interconnect_5/S00_AXI",
          "vcu_0/M_AXI_MCU"
        ]
      },
      "vid_phy_controller_vid_phy_rx_axi4s_ch0": {
        "interface_ports": [
          "hdmi_input/LINK_DATA0",
          "vid_phy_controller/vid_phy_rx_axi4s_ch0"
        ]
      },
      "vid_phy_controller_vid_phy_rx_axi4s_ch1": {
        "interface_ports": [
          "hdmi_input/LINK_DATA1",
          "vid_phy_controller/vid_phy_rx_axi4s_ch1"
        ]
      },
      "vid_phy_controller_vid_phy_rx_axi4s_ch2": {
        "interface_ports": [
          "hdmi_input/LINK_DATA2",
          "vid_phy_controller/vid_phy_rx_axi4s_ch2"
        ]
      },
      "vid_phy_controller_vid_phy_status_sb_rx": {
        "interface_ports": [
          "hdmi_input/SB_STATUS",
          "vid_phy_controller/vid_phy_status_sb_rx",
          "rx_hdmi_hb_0/status_sb"
        ]
      },
      "CLK_IN1_D_0_2": {
        "interface_ports": [
          "si570_user",
          "clk_wiz_1/CLK_IN1_D"
        ]
      },
      "RX_DDC": {
        "interface_ports": [
          "RX_DDC",
          "hdmi_input/DDC"
        ]
      },
      "mpsoc_ss_M00_AXI": {
        "interface_ports": [
          "axi_interconnect/M00_AXI",
          "vid_phy_controller/vid_phy_axi4lite"
        ]
      },
      "mpsoc_ss_M01_AXI": {
        "interface_ports": [
          "axi_interconnect/M01_AXI",
          "hdmi_input/S_AXI_CPU_IN"
        ]
      },
      "hdmi_output_m_axi_mm_video2_0": {
        "interface_ports": [
          "axi_interconnect_4/S03_AXI",
          "hdmi_output/m_axi_mm_video2_0"
        ]
      },
      "axi_interconnect_8_M00_AXI": {
        "interface_ports": [
          "axi_interconnect_8/M00_AXI",
          "ps_e/S_AXI_HP1_FPD"
        ]
      },
      "axi_interconnect_lpd_M00_AXI": {
        "interface_ports": [
          "axi_interconnect_lpd/M00_AXI",
          "ps_e/S_AXI_LPD"
        ]
      },
      "axi_vip_1_M_AXI": {
        "interface_ports": [
          "axi_interconnect_lpd/S00_AXI",
          "axi_vip_1/M_AXI"
        ]
      },
      "hdmi_input_M_AXI2": {
        "interface_ports": [
          "axi_interconnect_8/S00_AXI",
          "hdmi_input/M_AXI2"
        ]
      },
      "hdmi_output_LINK_DATA0": {
        "interface_ports": [
          "hdmi_output/LINK_DATA0",
          "vid_phy_controller/vid_phy_tx_axi4s_ch0"
        ]
      },
      "DRU_CLK": {
        "interface_ports": [
          "DRU_CLK",
          "gt_refclk_buf/CLK_IN_D"
        ]
      },
      "mpsoc_ss_IIC": {
        "interface_ports": [
          "HDMI_CTRL_IIC",
          "hdmi_ctrl_iic/IIC"
        ]
      },
      "ps_e_0_M_AXI_HPM0_LPD": {
        "interface_ports": [
          "interconnect_axilite/S00_AXI",
          "ps_e/M_AXI_HPM0_LPD"
        ]
      },
      "ps_e_M_AXI_HPM0_FPD": {
        "interface_ports": [
          "axi_interconnect/S00_AXI",
          "ps_e/M_AXI_HPM0_FPD"
        ]
      },
      "sensor_iic_0_IIC": {
        "interface_ports": [
          "sensor_iic",
          "sensor_iic_0/IIC"
        ]
      },
      "s_axi_ctrl_frm_rd_1": {
        "interface_ports": [
          "axi_interconnect/M05_AXI",
          "hdmi_output/s_axi_ctrl_frm_rd"
        ]
      },
      "ps_e_M_AXI_HPM1_FPD": {
        "interface_ports": [
          "interconnect_axihpm0fpd/S00_AXI",
          "ps_e/M_AXI_HPM1_FPD"
        ]
      },
      "s_axi_ctrl_mixer_1": {
        "interface_ports": [
          "axi_interconnect/M07_AXI",
          "hdmi_output/s_axi_ctrl_mixer"
        ]
      },
      "hdmi_output_m_axi_mm_video1_0": {
        "interface_ports": [
          "axi_interconnect_4/S02_AXI",
          "hdmi_output/m_axi_mm_video1_0"
        ]
      },
      "hdmi_output_LINK_DATA2": {
        "interface_ports": [
          "hdmi_output/LINK_DATA2",
          "vid_phy_controller/vid_phy_tx_axi4s_ch2"
        ]
      },
      "interconnect_axihpm0fpd_M00_AXI": {
        "interface_ports": [
          "axi_register_slice_0/S_AXI",
          "interconnect_axihpm0fpd/M00_AXI"
        ]
      },
      "mpsoc_ss_M08_AXI_0": {
        "interface_ports": [
          "axi_interconnect/M08_AXI",
          "vcu_0/S_AXI_LITE"
        ]
      },
      "intf_net_axi_interconnect_M04_AXI": {
        "interface_ports": [
          "axi_interconnect/M04_AXI",
          "hdmi_ctrl_iic/S_AXI"
        ]
      },
      "mpsoc_ss_M03_AXI": {
        "interface_ports": [
          "axi_interconnect/M03_AXI",
          "hdmi_input/s_axi_CTRL"
        ]
      },
      "mpsoc_ss_M06_AXI": {
        "interface_ports": [
          "axi_interconnect/M06_AXI",
          "hdmi_input/s_axi_ctrl4"
        ]
      },
      "hdmi_output_m_axi_mm_video_0": {
        "interface_ports": [
          "axi_interconnect_4/S01_AXI",
          "hdmi_output/m_axi_mm_video_0"
        ]
      }
    },
    "nets": {
      "ARESETN_2": {
        "ports": [
          "proc_sys_reset_7/interconnect_aresetn",
          "axi_interconnect/ARESETN"
        ]
      },
      "HDMI_RX_CLK_N": {
        "ports": [
          "HDMI_RX_CLK_N",
          "vid_phy_controller/mgtrefclk1_pad_n_in"
        ]
      },
      "HDMI_RX_CLK_P": {
        "ports": [
          "HDMI_RX_CLK_P",
          "vid_phy_controller/mgtrefclk1_pad_p_in"
        ]
      },
      "HDMI_RX_DAT_N": {
        "ports": [
          "HDMI_RX_DAT_N",
          "vid_phy_controller/phy_rxn_in"
        ]
      },
      "HDMI_RX_DAT_P": {
        "ports": [
          "HDMI_RX_DAT_P",
          "vid_phy_controller/phy_rxp_in"
        ]
      },
      "HDMI_TX_CLK_N": {
        "ports": [
          "vid_phy_controller/tx_tmds_clk_n",
          "HDMI_TX_CLK_N"
        ]
      },
      "HDMI_TX_CLK_P": {
        "ports": [
          "vid_phy_controller/tx_tmds_clk_p",
          "HDMI_TX_CLK_P"
        ]
      },
      "HDMI_TX_DAT_N": {
        "ports": [
          "vid_phy_controller/phy_txn_out",
          "HDMI_TX_DAT_N"
        ]
      },
      "HDMI_TX_DAT_P": {
        "ports": [
          "vid_phy_controller/phy_txp_out",
          "HDMI_TX_DAT_P"
        ]
      },
      "LED0": {
        "ports": [
          "hdmi_output/locked",
          "LED0"
        ]
      },
      "LED6": {
        "ports": [
          "tx_hdmi_hb_0/hdmi_hb",
          "LED6"
        ]
      },
      "LED7": {
        "ports": [
          "rx_hdmi_hb_0/hdmi_hb",
          "LED7"
        ]
      },
      "Net": {
        "ports": [
          "ps_e/pl_resetn0",
          "clk_wiz_0/resetn",
          "proc_sys_reset_0/ext_reset_in",
          "proc_sys_reset_1/ext_reset_in",
          "proc_sys_reset_2/ext_reset_in",
          "proc_sys_reset_3/ext_reset_in",
          "proc_sys_reset_4/ext_reset_in",
          "proc_sys_reset_5/ext_reset_in",
          "proc_sys_reset_6/ext_reset_in"
        ]
      },
      "Net1": {
        "ports": [
          "clk_wiz_1/clk_out2",
          "axi_interconnect/M03_ACLK",
          "axi_interconnect/M05_ACLK",
          "axi_interconnect/M06_ACLK",
          "axi_interconnect/M07_ACLK",
          "axi_interconnect/M09_ACLK",
          "axi_interconnect/M12_ACLK",
          "axi_interconnect_4/ACLK",
          "axi_interconnect_4/M00_ACLK",
          "axi_interconnect_4/S00_ACLK",
          "axi_interconnect_4/S01_ACLK",
          "axi_interconnect_4/S02_ACLK",
          "axi_interconnect_4/S03_ACLK",
          "axi_interconnect_4/S04_ACLK",
          "axi_interconnect_5/ACLK",
          "axi_interconnect_5/M00_ACLK",
          "axi_interconnect_5/S00_ACLK",
          "axi_interconnect_6/ACLK",
          "axi_interconnect_6/M00_ACLK",
          "axi_interconnect_6/S00_ACLK",
          "axi_interconnect_6/S01_ACLK",
          "axi_interconnect_6/S02_ACLK",
          "axi_interconnect_6/S03_ACLK",
          "axi_interconnect_8/ACLK",
          "axi_interconnect_8/M00_ACLK",
          "axi_interconnect_8/S00_ACLK",
          "hdmi_input/clk_300M",
          "hdmi_output/clk_300M",
          "proc_sys_reset_8/slowest_sync_clk",
          "ps_e/saxihp1_fpd_aclk",
          "ps_e/saxihp2_fpd_aclk",
          "ps_e/saxihp3_fpd_aclk",
          "ps_e/saxihpc0_fpd_aclk",
          "v_multi_scaler_0/ap_clk",
          "vcu_0/m_axi_dec_aclk",
          "vcu_0/m_axi_enc_aclk",
          "vcu_0/m_axi_mcu_aclk"
        ]
      },
      "RX_DET": {
        "ports": [
          "RX_DET",
          "hdmi_input/cable_detect"
        ]
      },
      "RX_HPD": {
        "ports": [
          "hdmi_input/hpd",
          "RX_HPD"
        ]
      },
      "RX_REFCLK_N": {
        "ports": [
          "vid_phy_controller/rx_tmds_clk_n",
          "RX_REFCLK_N"
        ]
      },
      "RX_REFCLK_P": {
        "ports": [
          "vid_phy_controller/rx_tmds_clk_p",
          "RX_REFCLK_P"
        ]
      },
      "SI5319_LOL": {
        "ports": [
          "SI5319_LOL",
          "vid_phy_controller/tx_refclk_rdy"
        ]
      },
      "TX_HPD": {
        "ports": [
          "TX_HPD",
          "hdmi_output/hpd"
        ]
      },
      "TX_REFCLK_N": {
        "ports": [
          "TX_REFCLK_N",
          "vid_phy_controller/mgtrefclk0_pad_n_in"
        ]
      },
      "TX_REFCLK_P": {
        "ports": [
          "TX_REFCLK_P",
          "vid_phy_controller/mgtrefclk0_pad_p_in"
        ]
      },
      "ap_rst_n_1": {
        "ports": [
          "gpio_aresetn/Dout1",
          "hdmi_output/ap_rst_n"
        ]
      },
      "aresetn_1": {
        "ports": [
          "gpio_aresetn/Dout3",
          "hdmi_input/aresetn"
        ]
      },
      "aresetn_100M": {
        "ports": [
          "proc_sys_reset_7/peripheral_aresetn",
          "SI5319_RST",
          "axi_intc_1/s_axi_aresetn",
          "axi_interconnect/M00_ARESETN",
          "axi_interconnect/M01_ARESETN",
          "axi_interconnect/M02_ARESETN",
          "axi_interconnect/M04_ARESETN",
          "axi_interconnect/M08_ARESETN",
          "axi_interconnect/M10_ARESETN",
          "axi_interconnect/M11_ARESETN",
          "axi_interconnect/S00_ARESETN",
          "hdmi_ctrl_iic/s_axi_aresetn",
          "hdmi_input/s_axi_cpu_aresetn",
          "hdmi_output/aresetn_100M",
          "sensor_iic_0/s_axi_aresetn",
          "vid_phy_controller/vid_phy_axi4lite_aresetn",
          "vid_phy_controller/vid_phy_sb_aresetn"
        ]
      },
      "axi_intc_0_irq": {
        "ports": [
          "axi_intc_0/irq",
          "ps_e/pl_ps_irq0"
        ]
      },
      "axi_intc_1_irq": {
        "ports": [
          "axi_intc_1/irq",
          "xlconcat_0/In0"
        ]
      },
      "clk_wiz_0_clk_out2": {
        "ports": [
          "clk_wiz_0/clk_out2",
          "axi_interconnect_lpd/ACLK",
          "axi_interconnect_lpd/M00_ACLK",
          "axi_interconnect_lpd/S00_ACLK",
          "axi_register_slice_0/aclk",
          "axi_vip_1/aclk",
          "interconnect_axihpm0fpd/ACLK",
          "interconnect_axihpm0fpd/M00_ACLK",
          "interconnect_axihpm0fpd/S00_ACLK",
          "proc_sys_reset_1/slowest_sync_clk",
          "ps_e/maxihpm1_fpd_aclk",
          "ps_e/saxi_lpd_aclk"
        ]
      },
      "clk_wiz_0_clk_out3": {
        "ports": [
          "clk_wiz_0/clk_out3",
          "axi_intc_0/s_axi_aclk",
          "interconnect_axilite/ACLK",
          "interconnect_axilite/M00_ACLK",
          "interconnect_axilite/S00_ACLK",
          "proc_sys_reset_2/slowest_sync_clk",
          "ps_e/maxihpm0_lpd_aclk"
        ]
      },
      "clk_wiz_0_clk_out4": {
        "ports": [
          "clk_wiz_0/clk_out1",
          "proc_sys_reset_0/slowest_sync_clk"
        ]
      },
      "clk_wiz_0_clk_out5": {
        "ports": [
          "clk_wiz_0/clk_out4",
          "proc_sys_reset_3/slowest_sync_clk"
        ]
      },
      "clk_wiz_0_clk_out6": {
        "ports": [
          "clk_wiz_0/clk_out5",
          "proc_sys_reset_4/slowest_sync_clk"
        ]
      },
      "clk_wiz_0_clk_out7": {
        "ports": [
          "clk_wiz_0/clk_out6",
          "proc_sys_reset_5/slowest_sync_clk"
        ]
      },
      "clk_wiz_0_clk_out8": {
        "ports": [
          "clk_wiz_0/clk_out7",
          "proc_sys_reset_6/slowest_sync_clk"
        ]
      },
      "clk_wiz_0_locked": {
        "ports": [
          "clk_wiz_0/locked",
          "proc_sys_reset_0/dcm_locked",
          "proc_sys_reset_1/dcm_locked",
          "proc_sys_reset_2/dcm_locked",
          "proc_sys_reset_3/dcm_locked",
          "proc_sys_reset_4/dcm_locked",
          "proc_sys_reset_5/dcm_locked",
          "proc_sys_reset_6/dcm_locked"
        ]
      },
      "clk_wiz_1_clk_out1": {
        "ports": [
          "clk_wiz_1/clk_out1",
          "vcu_0/pll_ref_clk"
        ]
      },
      "clk_wiz_1_locked": {
        "ports": [
          "clk_wiz_1/locked",
          "proc_sys_reset_8/dcm_locked"
        ]
      },
      "gnd": {
        "ports": [
          "gnd_const/dout",
          "LED1",
          "LED2",
          "LED3",
          "LED4",
          "LED5"
        ]
      },
      "gpio_0": {
        "ports": [
          "gpio_aresetn/gpio_0",
          "hdmi_input/scaler_resetn"
        ]
      },
      "gpio_1": {
        "ports": [
          "gpio_aresetn/gpio_1",
          "hdmi_output/frmbuf_aresetn"
        ]
      },
      "gpio_aresetn_Dout": {
        "ports": [
          "gpio_aresetn/Dout",
          "v_multi_scaler_0/ap_rst_n"
        ]
      },
      "gpio_aresetn_Dout2": {
        "ports": [
          "gpio_aresetn/Dout2",
          "vcu_0/vcu_resetn"
        ]
      },
      "gt_efclk_buf_BUFG_GT_O": {
        "ports": [
          "gt_refclk_buf/BUFG_GT_O",
          "vid_phy_controller/gtsouthrefclk1_odiv2_in"
        ]
      },
      "gt_efclk_buf_IBUF_OUT": {
        "ports": [
          "gt_refclk_buf/IBUF_OUT",
          "vid_phy_controller/gtsouthrefclk1_in"
        ]
      },
      "hdmi_input_interrupt": {
        "ports": [
          "hdmi_input/interrupt",
          "interrupts1/In8"
        ]
      },
      "hdmi_input_irq": {
        "ports": [
          "hdmi_input/irq",
          "interrupts1/In4"
        ]
      },
      "hdmi_output_interrupt": {
        "ports": [
          "hdmi_output/interrupt_frm_rd",
          "interrupts1/In2"
        ]
      },
      "hdmi_output_interrupt_mixer": {
        "ports": [
          "hdmi_output/interrupt_mixer",
          "interrupts1/In1"
        ]
      },
      "hdmi_output_irq": {
        "ports": [
          "hdmi_output/interrupt_hdmi_tx",
          "interrupts1/In0"
        ]
      },
      "interrupts1_dout": {
        "ports": [
          "interrupts1/dout",
          "axi_intc_1/intr"
        ]
      },
      "mpsoc_ss_iic2intc_irpt": {
        "ports": [
          "hdmi_ctrl_iic/iic2intc_irpt",
          "interrupts1/In7"
        ]
      },
      "net_vid_phy_controller_tx_video_clk": {
        "ports": [
          "vid_phy_controller/tx_video_clk",
          "hdmi_output/video_clk"
        ]
      },
      "proc_sys_reset_0_peripheral_aresetn": {
        "ports": [
          "proc_sys_reset_8/peripheral_aresetn",
          "axi_interconnect/M03_ARESETN",
          "axi_interconnect/M05_ARESETN",
          "axi_interconnect/M06_ARESETN",
          "axi_interconnect/M07_ARESETN",
          "axi_interconnect/M09_ARESETN",
          "axi_interconnect/M12_ARESETN",
          "axi_interconnect_4/ARESETN",
          "axi_interconnect_4/M00_ARESETN",
          "axi_interconnect_4/S00_ARESETN",
          "axi_interconnect_4/S01_ARESETN",
          "axi_interconnect_4/S02_ARESETN",
          "axi_interconnect_4/S03_ARESETN",
          "axi_interconnect_4/S04_ARESETN",
          "axi_interconnect_5/ARESETN",
          "axi_interconnect_5/M00_ARESETN",
          "axi_interconnect_5/S00_ARESETN",
          "axi_interconnect_6/ARESETN",
          "axi_interconnect_6/M00_ARESETN",
          "axi_interconnect_6/S00_ARESETN",
          "axi_interconnect_6/S01_ARESETN",
          "axi_interconnect_6/S02_ARESETN",
          "axi_interconnect_6/S03_ARESETN",
          "axi_interconnect_8/ARESETN",
          "axi_interconnect_8/M00_ARESETN",
          "axi_interconnect_8/S00_ARESETN",
          "hdmi_input/aresetn_300M",
          "hdmi_output/aresetn_300M"
        ]
      },
      "proc_sys_reset_1_interconnect_aresetn": {
        "ports": [
          "proc_sys_reset_1/interconnect_aresetn",
          "axi_interconnect_lpd/ARESETN",
          "axi_interconnect_lpd/M00_ARESETN",
          "axi_interconnect_lpd/S00_ARESETN",
          "axi_vip_1/aresetn",
          "interconnect_axihpm0fpd/ARESETN",
          "interconnect_axihpm0fpd/M00_ARESETN",
          "interconnect_axihpm0fpd/S00_ARESETN"
        ]
      },
      "proc_sys_reset_1_peripheral_aresetn": {
        "ports": [
          "proc_sys_reset_1/peripheral_aresetn",
          "axi_register_slice_0/aresetn"
        ]
      },
      "proc_sys_reset_2_interconnect_aresetn": {
        "ports": [
          "proc_sys_reset_2/interconnect_aresetn",
          "axi_intc_0/s_axi_aresetn",
          "interconnect_axilite/ARESETN",
          "interconnect_axilite/M00_ARESETN",
          "interconnect_axilite/S00_ARESETN"
        ]
      },
      "ps_e_0_pl_clk0": {
        "ports": [
          "ps_e/pl_clk1",
          "axi_intc_1/s_axi_aclk",
          "axi_interconnect/ACLK",
          "axi_interconnect/M00_ACLK",
          "axi_interconnect/M01_ACLK",
          "axi_interconnect/M02_ACLK",
          "axi_interconnect/M04_ACLK",
          "axi_interconnect/M08_ACLK",
          "axi_interconnect/M10_ACLK",
          "axi_interconnect/M11_ACLK",
          "axi_interconnect/S00_ACLK",
          "hdmi_ctrl_iic/s_axi_aclk",
          "hdmi_input/s_axi_cpu_aclk",
          "hdmi_output/clk_100M",
          "proc_sys_reset_7/slowest_sync_clk",
          "ps_e/maxihpm0_fpd_aclk",
          "rx_hdmi_hb_0/status_sb_aclk",
          "sensor_iic_0/s_axi_aclk",
          "tx_hdmi_hb_0/status_sb_aclk",
          "vcu_0/s_axi_lite_aclk",
          "vid_phy_controller/drpclk",
          "vid_phy_controller/vid_phy_axi4lite_aclk",
          "vid_phy_controller/vid_phy_sb_aclk"
        ]
      },
      "ps_e_emio_gpio_o": {
        "ports": [
          "ps_e/emio_gpio_o",
          "gpio_aresetn/Din"
        ]
      },
      "ps_e_pl_clk0": {
        "ports": [
          "ps_e/pl_clk0",
          "clk_wiz_0/clk_in1"
        ]
      },
      "ps_e_pl_resetn1": {
        "ports": [
          "ps_e/pl_resetn1",
          "proc_sys_reset_7/ext_reset_in",
          "proc_sys_reset_8/ext_reset_in"
        ]
      },
      "rx_video_clk": {
        "ports": [
          "vid_phy_controller/rx_video_clk",
          "hdmi_input/video_clk"
        ]
      },
      "rxoutclk": {
        "ports": [
          "vid_phy_controller/rxoutclk",
          "hdmi_input/link_clk",
          "rx_hdmi_hb_0/link_clk",
          "vid_phy_controller/vid_phy_rx_axi4s_aclk"
        ]
      },
      "sensor_iic_0_iic2intc_irpt": {
        "ports": [
          "sensor_iic_0/iic2intc_irpt",
          "interrupts1/In3"
        ]
      },
      "txoutclk": {
        "ports": [
          "vid_phy_controller/txoutclk",
          "hdmi_output/link_clk",
          "tx_hdmi_hb_0/link_clk",
          "vid_phy_controller/vid_phy_tx_axi4s_aclk"
        ]
      },
      "v_multi_scaler_0_interrupt": {
        "ports": [
          "v_multi_scaler_0/interrupt",
          "interrupts1/In9"
        ]
      },
      "vcc": {
        "ports": [
          "vcc_const/dout",
          "TX_EN",
          "vid_phy_controller/vid_phy_rx_axi4s_aresetn",
          "vid_phy_controller/vid_phy_tx_axi4s_aresetn"
        ]
      },
      "vcu_0_vcu_host_interrupt": {
        "ports": [
          "vcu_0/vcu_host_interrupt",
          "interrupts1/In6"
        ]
      },
      "vid_phy_controller_irq": {
        "ports": [
          "vid_phy_controller/irq",
          "interrupts1/In5"
        ]
      },
      "xlconcat_0_dout": {
        "ports": [
          "xlconcat_0/dout",
          "ps_e/pl_ps_irq1"
        ]
      }
    },
    "addressing": {
      "/axi_vip_1": {
        "address_spaces": {
          "Master_AXI": {
            "segments": {
              "SEG_ps_e_LPD_DDR_HIGH": {
                "address_block": "/ps_e/SAXIGP6/LPD_DDR_HIGH",
                "offset": "0x800000000",
                "range": "4G",
                "is_excluded": "TRUE"
              },
              "SEG_ps_e_LPD_DDR_LOW": {
                "address_block": "/ps_e/SAXIGP6/LPD_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              },
              "SEG_ps_e_LPD_LPS_OCM": {
                "address_block": "/ps_e/SAXIGP6/LPD_LPS_OCM",
                "offset": "0xFF000000",
                "range": "16M"
              },
              "SEG_ps_e_LPD_QSPI": {
                "address_block": "/ps_e/SAXIGP6/LPD_QSPI",
                "offset": "0xC0000000",
                "range": "512M"
              }
            }
          }
        }
      },
      "/hdmi_input/v_frmbuf_wr_0": {
        "address_spaces": {
          "Data_m_axi_mm_video": {
            "segments": {
              "SEG_ps_e_HP1_DDR_HIGH": {
                "address_block": "/ps_e/SAXIGP3/HP1_DDR_HIGH",
                "offset": "0x0000000800000000",
                "range": "32G"
              },
              "SEG_ps_e_HP1_DDR_LOW": {
                "address_block": "/ps_e/SAXIGP3/HP1_DDR_LOW",
                "offset": "0x0000000000000000",
                "range": "2G"
              },
              "SEG_ps_e_HP1_LPS_OCM": {
                "address_block": "/ps_e/SAXIGP3/HP1_LPS_OCM",
                "offset": "0x00000000FF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              },
              "SEG_ps_e_HP1_QSPI": {
                "address_block": "/ps_e/SAXIGP3/HP1_QSPI",
                "offset": "0x00000000C0000000",
                "range": "512M"
              }
            }
          }
        }
      },
      "/hdmi_output/v_frmbuf_rd_0": {
        "address_spaces": {
          "Data_m_axi_mm_video": {
            "segments": {
              "SEG_ps_e_HP2_DDR_HIGH": {
                "address_block": "/ps_e/SAXIGP4/HP2_DDR_HIGH",
                "offset": "0x0000000800000000",
                "range": "32G"
              },
              "SEG_ps_e_HP2_DDR_LOW": {
                "address_block": "/ps_e/SAXIGP4/HP2_DDR_LOW",
                "offset": "0x0000000000000000",
                "range": "2G"
              },
              "SEG_ps_e_HP2_LPS_OCM": {
                "address_block": "/ps_e/SAXIGP4/HP2_LPS_OCM",
                "offset": "0x00000000FF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              },
              "SEG_ps_e_HP2_QSPI": {
                "address_block": "/ps_e/SAXIGP4/HP2_QSPI",
                "offset": "0x00000000C0000000",
                "range": "512M"
              }
            }
          }
        }
      },
      "/hdmi_output/v_mix_0": {
        "address_spaces": {
          "Data_m_axi_mm_video1": {
            "segments": {
              "SEG_ps_e_HP2_DDR_HIGH": {
                "address_block": "/ps_e/SAXIGP4/HP2_DDR_HIGH",
                "offset": "0x0000000800000000",
                "range": "32G"
              },
              "SEG_ps_e_HP2_DDR_LOW": {
                "address_block": "/ps_e/SAXIGP4/HP2_DDR_LOW",
                "offset": "0x0000000000000000",
                "range": "2G"
              },
              "SEG_ps_e_HP2_LPS_OCM": {
                "address_block": "/ps_e/SAXIGP4/HP2_LPS_OCM",
                "offset": "0x00000000FF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              },
              "SEG_ps_e_HP2_QSPI": {
                "address_block": "/ps_e/SAXIGP4/HP2_QSPI",
                "offset": "0x00000000C0000000",
                "range": "512M"
              }
            }
          },
          "Data_m_axi_mm_video2": {
            "segments": {
              "SEG_ps_e_HP2_DDR_HIGH": {
                "address_block": "/ps_e/SAXIGP4/HP2_DDR_HIGH",
                "offset": "0x0000000800000000",
                "range": "32G"
              },
              "SEG_ps_e_HP2_DDR_LOW": {
                "address_block": "/ps_e/SAXIGP4/HP2_DDR_LOW",
                "offset": "0x0000000000000000",
                "range": "2G"
              },
              "SEG_ps_e_HP2_LPS_OCM": {
                "address_block": "/ps_e/SAXIGP4/HP2_LPS_OCM",
                "offset": "0x00000000FF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              },
              "SEG_ps_e_HP2_QSPI": {
                "address_block": "/ps_e/SAXIGP4/HP2_QSPI",
                "offset": "0x00000000C0000000",
                "range": "512M"
              }
            }
          },
          "Data_m_axi_mm_video3": {
            "segments": {
              "SEG_ps_e_HP2_DDR_HIGH": {
                "address_block": "/ps_e/SAXIGP4/HP2_DDR_HIGH",
                "offset": "0x0000000800000000",
                "range": "32G"
              },
              "SEG_ps_e_HP2_DDR_LOW": {
                "address_block": "/ps_e/SAXIGP4/HP2_DDR_LOW",
                "offset": "0x0000000000000000",
                "range": "2G"
              },
              "SEG_ps_e_HP2_LPS_OCM": {
                "address_block": "/ps_e/SAXIGP4/HP2_LPS_OCM",
                "offset": "0x00000000FF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              },
              "SEG_ps_e_HP2_QSPI": {
                "address_block": "/ps_e/SAXIGP4/HP2_QSPI",
                "offset": "0x00000000C0000000",
                "range": "512M"
              }
            }
          }
        }
      },
      "/ps_e": {
        "address_spaces": {
          "Data": {
            "segments": {
              "SEG_axi_intc_0_Reg": {
                "address_block": "/axi_intc_0/S_AXI/Reg",
                "offset": "0x0080020000",
                "range": "4K"
              },
              "SEG_axi_intc_1_Reg": {
                "address_block": "/axi_intc_1/S_AXI/Reg",
                "offset": "0x00A0010000",
                "range": "64K"
              },
              "SEG_hdmi_ctrl_iic_Reg": {
                "address_block": "/hdmi_ctrl_iic/S_AXI/Reg",
                "offset": "0x00A0080000",
                "range": "64K"
              },
              "SEG_sensor_iic_0_Reg": {
                "address_block": "/sensor_iic_0/S_AXI/Reg",
                "offset": "0x00A00D0000",
                "range": "64K"
              },
              "SEG_v_frmbuf_rd_0_Reg": {
                "address_block": "/hdmi_output/v_frmbuf_rd_0/s_axi_CTRL/Reg",
                "offset": "0x00A00B0000",
                "range": "64K"
              },
              "SEG_v_frmbuf_wr_0_Reg": {
                "address_block": "/hdmi_input/v_frmbuf_wr_0/s_axi_CTRL/Reg",
                "offset": "0x00A0090000",
                "range": "64K"
              },
              "SEG_v_hdmi_rx_ss_0_Reg": {
                "address_block": "/hdmi_input/v_hdmi_rx_ss_0/S_AXI_CPU_IN/Reg",
                "offset": "0x00A0000000",
                "range": "64K"
              },
              "SEG_v_hdmi_tx_ss_0_Reg": {
                "address_block": "/hdmi_output/v_hdmi_tx_ss_0/S_AXI_CPU_IN/Reg",
                "offset": "0x00A0020000",
                "range": "128K"
              },
              "SEG_v_mix_0_Reg": {
                "address_block": "/hdmi_output/v_mix_0/s_axi_CTRL/Reg",
                "offset": "0x00A00C0000",
                "range": "64K"
              },
              "SEG_v_multi_scaler_0_Reg": {
                "address_block": "/v_multi_scaler_0/s_axi_CTRL/Reg",
                "offset": "0x00A00E0000",
                "range": "128K"
              },
              "SEG_v_proc_ss_0_Reg": {
                "address_block": "/hdmi_input/v_proc_ss_0/s_axi_ctrl/Reg",
                "offset": "0x00A0040000",
                "range": "256K"
              },
              "SEG_vcu_0_Reg": {
                "address_block": "/vcu_0/S_AXI_LITE/Reg",
                "offset": "0x00A0100000",
                "range": "1M"
              },
              "SEG_vid_phy_controller_Reg": {
                "address_block": "/vid_phy_controller/vid_phy_axi4lite/Reg",
                "offset": "0x00A0200000",
                "range": "64K"
              }
            }
          }
        }
      },
      "/v_multi_scaler_0": {
        "address_spaces": {
          "Data_m_axi_mm_video": {
            "segments": {
              "SEG_ps_e_HP2_DDR_HIGH": {
                "address_block": "/ps_e/SAXIGP4/HP2_DDR_HIGH",
                "offset": "0x0000000800000000",
                "range": "32G"
              },
              "SEG_ps_e_HP2_DDR_LOW": {
                "address_block": "/ps_e/SAXIGP4/HP2_DDR_LOW",
                "offset": "0x0000000000000000",
                "range": "2G"
              },
              "SEG_ps_e_HP2_LPS_OCM": {
                "address_block": "/ps_e/SAXIGP4/HP2_LPS_OCM",
                "offset": "0x00000000FF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              },
              "SEG_ps_e_HP2_QSPI": {
                "address_block": "/ps_e/SAXIGP4/HP2_QSPI",
                "offset": "0x00000000C0000000",
                "range": "512M"
              }
            }
          }
        }
      },
      "/vcu_0": {
        "address_spaces": {
          "Code": {
            "segments": {
              "SEG_ps_e_HPC0_DDR_HIGH": {
                "address_block": "/ps_e/SAXIGP0/HPC0_DDR_HIGH",
                "offset": "0x00800000000",
                "range": "32G"
              },
              "SEG_ps_e_HPC0_DDR_LOW": {
                "address_block": "/ps_e/SAXIGP0/HPC0_DDR_LOW",
                "offset": "0x00000000000",
                "range": "2G"
              },
              "SEG_ps_e_HPC0_LPS_OCM": {
                "address_block": "/ps_e/SAXIGP0/HPC0_LPS_OCM",
                "offset": "0x000FF000000",
                "range": "16M"
              },
              "SEG_ps_e_HPC0_QSPI": {
                "address_block": "/ps_e/SAXIGP0/HPC0_QSPI",
                "offset": "0x000C0000000",
                "range": "512M"
              }
            }
          },
          "DecData0": {
            "segments": {
              "SEG_ps_e_HP3_DDR_HIGH": {
                "address_block": "/ps_e/SAXIGP5/HP3_DDR_HIGH",
                "offset": "0x00800000000",
                "range": "32G"
              },
              "SEG_ps_e_HP3_DDR_LOW": {
                "address_block": "/ps_e/SAXIGP5/HP3_DDR_LOW",
                "offset": "0x00000000000",
                "range": "2G"
              },
              "SEG_ps_e_HP3_LPS_OCM": {
                "address_block": "/ps_e/SAXIGP5/HP3_LPS_OCM",
                "offset": "0x000FF000000",
                "range": "16M"
              },
              "SEG_ps_e_HP3_QSPI": {
                "address_block": "/ps_e/SAXIGP5/HP3_QSPI",
                "offset": "0x000C0000000",
                "range": "512M"
              }
            }
          },
          "DecData1": {
            "segments": {
              "SEG_ps_e_HP3_DDR_HIGH": {
                "address_block": "/ps_e/SAXIGP5/HP3_DDR_HIGH",
                "offset": "0x00800000000",
                "range": "32G"
              },
              "SEG_ps_e_HP3_DDR_LOW": {
                "address_block": "/ps_e/SAXIGP5/HP3_DDR_LOW",
                "offset": "0x00000000000",
                "range": "2G"
              },
              "SEG_ps_e_HP3_LPS_OCM": {
                "address_block": "/ps_e/SAXIGP5/HP3_LPS_OCM",
                "offset": "0x000FF000000",
                "range": "16M"
              },
              "SEG_ps_e_HP3_QSPI": {
                "address_block": "/ps_e/SAXIGP5/HP3_QSPI",
                "offset": "0x000C0000000",
                "range": "512M"
              }
            }
          },
          "EncData0": {
            "segments": {
              "SEG_ps_e_HP3_DDR_HIGH": {
                "address_block": "/ps_e/SAXIGP5/HP3_DDR_HIGH",
                "offset": "0x00800000000",
                "range": "32G"
              },
              "SEG_ps_e_HP3_DDR_LOW": {
                "address_block": "/ps_e/SAXIGP5/HP3_DDR_LOW",
                "offset": "0x00000000000",
                "range": "2G"
              },
              "SEG_ps_e_HP3_LPS_OCM": {
                "address_block": "/ps_e/SAXIGP5/HP3_LPS_OCM",
                "offset": "0x000FF000000",
                "range": "16M"
              },
              "SEG_ps_e_HP3_QSPI": {
                "address_block": "/ps_e/SAXIGP5/HP3_QSPI",
                "offset": "0x000C0000000",
                "range": "512M"
              }
            }
          },
          "EncData1": {
            "segments": {
              "SEG_ps_e_HP3_DDR_HIGH": {
                "address_block": "/ps_e/SAXIGP5/HP3_DDR_HIGH",
                "offset": "0x00800000000",
                "range": "32G"
              },
              "SEG_ps_e_HP3_DDR_LOW": {
                "address_block": "/ps_e/SAXIGP5/HP3_DDR_LOW",
                "offset": "0x00000000000",
                "range": "2G"
              },
              "SEG_ps_e_HP3_LPS_OCM": {
                "address_block": "/ps_e/SAXIGP5/HP3_LPS_OCM",
                "offset": "0x000FF000000",
                "range": "16M"
              },
              "SEG_ps_e_HP3_QSPI": {
                "address_block": "/ps_e/SAXIGP5/HP3_QSPI",
                "offset": "0x000C0000000",
                "range": "512M"
              }
            }
          }
        }
      }
    }
  }
}