 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 10
Design : mul_A_bw4
Version: O-2018.06-SP4
Date   : Mon Oct 31 23:39:44 2022
****************************************

Operating Conditions: ff1p16vn40c   Library: saed32rvt_ff1p16vn40c
Wire Load Model Mode: enclosed

  Startpoint: RESETn (input port clocked by MAIN_CLOCK)
  Endpoint: b_pipe_reg[0][0]
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Path Group: MAIN_CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mul_A_bw4          8000                  saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  RESETn (in)                                             0.00       2.00 r
  U87/Y (INVX1_RVT)                                       0.02       2.02 f
  U85/Y (INVX1_RVT)                                       0.02       2.03 r
  b_pipe_reg[0][0]/RSTB (DFFSSRX1_RVT)                    0.00       2.03 r
  data arrival time                                                  2.03

  clock MAIN_CLOCK (rise edge)                            5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.50       4.50
  b_pipe_reg[0][0]/CLK (DFFSSRX1_RVT)                     0.00       4.50 r
  library setup time                                     -0.04       4.46
  data required time                                                 4.46
  --------------------------------------------------------------------------
  data required time                                                 4.46
  data arrival time                                                 -2.03
  --------------------------------------------------------------------------
  slack (MET)                                                        2.43


  Startpoint: RESETn (input port clocked by MAIN_CLOCK)
  Endpoint: a_pipe_reg[0][3]
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Path Group: MAIN_CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mul_A_bw4          8000                  saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  RESETn (in)                                             0.00       2.00 r
  U87/Y (INVX1_RVT)                                       0.02       2.02 f
  U84/Y (INVX1_RVT)                                       0.02       2.03 r
  a_pipe_reg[0][3]/RSTB (DFFSSRX1_RVT)                    0.00       2.03 r
  data arrival time                                                  2.03

  clock MAIN_CLOCK (rise edge)                            5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.50       4.50
  a_pipe_reg[0][3]/CLK (DFFSSRX1_RVT)                     0.00       4.50 r
  library setup time                                     -0.04       4.46
  data required time                                                 4.46
  --------------------------------------------------------------------------
  data required time                                                 4.46
  data arrival time                                                 -2.03
  --------------------------------------------------------------------------
  slack (MET)                                                        2.43


  Startpoint: RESETn (input port clocked by MAIN_CLOCK)
  Endpoint: a_pipe_reg[0][2]
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Path Group: MAIN_CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mul_A_bw4          8000                  saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  RESETn (in)                                             0.00       2.00 r
  U87/Y (INVX1_RVT)                                       0.02       2.02 f
  U85/Y (INVX1_RVT)                                       0.02       2.03 r
  a_pipe_reg[0][2]/RSTB (DFFSSRX1_RVT)                    0.00       2.03 r
  data arrival time                                                  2.03

  clock MAIN_CLOCK (rise edge)                            5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.50       4.50
  a_pipe_reg[0][2]/CLK (DFFSSRX1_RVT)                     0.00       4.50 r
  library setup time                                     -0.04       4.46
  data required time                                                 4.46
  --------------------------------------------------------------------------
  data required time                                                 4.46
  data arrival time                                                 -2.03
  --------------------------------------------------------------------------
  slack (MET)                                                        2.43


  Startpoint: RESETn (input port clocked by MAIN_CLOCK)
  Endpoint: a_pipe_reg[0][1]
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Path Group: MAIN_CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mul_A_bw4          8000                  saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  RESETn (in)                                             0.00       2.00 r
  U87/Y (INVX1_RVT)                                       0.02       2.02 f
  U84/Y (INVX1_RVT)                                       0.02       2.03 r
  a_pipe_reg[0][1]/RSTB (DFFSSRX1_RVT)                    0.00       2.03 r
  data arrival time                                                  2.03

  clock MAIN_CLOCK (rise edge)                            5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.50       4.50
  a_pipe_reg[0][1]/CLK (DFFSSRX1_RVT)                     0.00       4.50 r
  library setup time                                     -0.04       4.46
  data required time                                                 4.46
  --------------------------------------------------------------------------
  data required time                                                 4.46
  data arrival time                                                 -2.03
  --------------------------------------------------------------------------
  slack (MET)                                                        2.43


  Startpoint: RESETn (input port clocked by MAIN_CLOCK)
  Endpoint: a_pipe_reg[0][0]
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Path Group: MAIN_CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mul_A_bw4          8000                  saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  RESETn (in)                                             0.00       2.00 r
  U87/Y (INVX1_RVT)                                       0.02       2.02 f
  U85/Y (INVX1_RVT)                                       0.02       2.03 r
  a_pipe_reg[0][0]/RSTB (DFFSSRX1_RVT)                    0.00       2.03 r
  data arrival time                                                  2.03

  clock MAIN_CLOCK (rise edge)                            5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.50       4.50
  a_pipe_reg[0][0]/CLK (DFFSSRX1_RVT)                     0.00       4.50 r
  library setup time                                     -0.04       4.46
  data required time                                                 4.46
  --------------------------------------------------------------------------
  data required time                                                 4.46
  data arrival time                                                 -2.03
  --------------------------------------------------------------------------
  slack (MET)                                                        2.43


  Startpoint: RESETn (input port clocked by MAIN_CLOCK)
  Endpoint: a_pipe_reg[1][3]
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Path Group: MAIN_CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mul_A_bw4          8000                  saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  RESETn (in)                                             0.00       2.00 r
  U87/Y (INVX1_RVT)                                       0.02       2.02 f
  U84/Y (INVX1_RVT)                                       0.02       2.03 r
  a_pipe_reg[1][3]/RSTB (DFFSSRX1_RVT)                    0.00       2.03 r
  data arrival time                                                  2.03

  clock MAIN_CLOCK (rise edge)                            5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.50       4.50
  a_pipe_reg[1][3]/CLK (DFFSSRX1_RVT)                     0.00       4.50 r
  library setup time                                     -0.04       4.46
  data required time                                                 4.46
  --------------------------------------------------------------------------
  data required time                                                 4.46
  data arrival time                                                 -2.03
  --------------------------------------------------------------------------
  slack (MET)                                                        2.43


  Startpoint: RESETn (input port clocked by MAIN_CLOCK)
  Endpoint: a_pipe_reg[1][1]
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Path Group: MAIN_CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mul_A_bw4          8000                  saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  RESETn (in)                                             0.00       2.00 r
  U87/Y (INVX1_RVT)                                       0.02       2.02 f
  U86/Y (INVX1_RVT)                                       0.02       2.03 r
  a_pipe_reg[1][1]/RSTB (DFFSSRX1_RVT)                    0.00       2.03 r
  data arrival time                                                  2.03

  clock MAIN_CLOCK (rise edge)                            5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.50       4.50
  a_pipe_reg[1][1]/CLK (DFFSSRX1_RVT)                     0.00       4.50 r
  library setup time                                     -0.04       4.46
  data required time                                                 4.46
  --------------------------------------------------------------------------
  data required time                                                 4.46
  data arrival time                                                 -2.03
  --------------------------------------------------------------------------
  slack (MET)                                                        2.43


  Startpoint: RESETn (input port clocked by MAIN_CLOCK)
  Endpoint: a_pipe_reg[2][3]
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Path Group: MAIN_CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mul_A_bw4          8000                  saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  RESETn (in)                                             0.00       2.00 r
  U87/Y (INVX1_RVT)                                       0.02       2.02 f
  U82/Y (INVX1_RVT)                                       0.02       2.03 r
  a_pipe_reg[2][3]/RSTB (DFFSSRX1_RVT)                    0.00       2.03 r
  data arrival time                                                  2.03

  clock MAIN_CLOCK (rise edge)                            5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.50       4.50
  a_pipe_reg[2][3]/CLK (DFFSSRX1_RVT)                     0.00       4.50 r
  library setup time                                     -0.04       4.46
  data required time                                                 4.46
  --------------------------------------------------------------------------
  data required time                                                 4.46
  data arrival time                                                 -2.03
  --------------------------------------------------------------------------
  slack (MET)                                                        2.43


  Startpoint: RESETn (input port clocked by MAIN_CLOCK)
  Endpoint: a_pipe_reg[2][2]
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Path Group: MAIN_CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mul_A_bw4          8000                  saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  RESETn (in)                                             0.00       2.00 r
  U87/Y (INVX1_RVT)                                       0.02       2.02 f
  U83/Y (INVX1_RVT)                                       0.02       2.03 r
  a_pipe_reg[2][2]/RSTB (DFFSSRX1_RVT)                    0.00       2.03 r
  data arrival time                                                  2.03

  clock MAIN_CLOCK (rise edge)                            5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.50       4.50
  a_pipe_reg[2][2]/CLK (DFFSSRX1_RVT)                     0.00       4.50 r
  library setup time                                     -0.04       4.46
  data required time                                                 4.46
  --------------------------------------------------------------------------
  data required time                                                 4.46
  data arrival time                                                 -2.03
  --------------------------------------------------------------------------
  slack (MET)                                                        2.43


  Startpoint: RESETn (input port clocked by MAIN_CLOCK)
  Endpoint: a_pipe_reg[3][3]
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Path Group: MAIN_CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mul_A_bw4          8000                  saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  RESETn (in)                                             0.00       2.00 r
  U87/Y (INVX1_RVT)                                       0.02       2.02 f
  U81/Y (INVX1_RVT)                                       0.02       2.03 r
  a_pipe_reg[3][3]/RSTB (DFFSSRX1_RVT)                    0.00       2.03 r
  data arrival time                                                  2.03

  clock MAIN_CLOCK (rise edge)                            5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.50       4.50
  a_pipe_reg[3][3]/CLK (DFFSSRX1_RVT)                     0.00       4.50 r
  library setup time                                     -0.04       4.46
  data required time                                                 4.46
  --------------------------------------------------------------------------
  data required time                                                 4.46
  data arrival time                                                 -2.03
  --------------------------------------------------------------------------
  slack (MET)                                                        2.43


1
