Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Thu Aug 26 13:45:38 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/iir_sos16/UniformILPNew/iir_sos16_UniformILPNew_114_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.458ns  (required time - arrival time)
  Source:                 Delay1No13_instance/Y_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum13_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.460ns  (logic 0.826ns (23.873%)  route 2.634ns (76.127%))
  Logic Levels:           10  (CARRY8=3 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.196ns = ( 6.196 - 4.000 ) 
    Source Clock Delay      (SCD):    2.674ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.723ns (routing 0.711ns, distribution 1.012ns)
  Clock Net Delay (Destination): 1.536ns (routing 0.646ns, distribution 0.890ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=12724, routed)       1.723     2.674    Delay1No13_instance/clk_IBUF_BUFG
    SLICE_X120Y369       FDCE                                         r  Delay1No13_instance/Y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y369       FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     2.753 r  Delay1No13_instance/Y_reg[5]/Q
                         net (fo=4, routed)           0.699     3.452    Delay1No12_instance/Y_reg[33]_0[5]
    SLICE_X127Y395       LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.050     3.502 r  Delay1No12_instance/geqOp_carry_i_14__0/O
                         net (fo=1, routed)           0.010     3.512    Sum13_1_impl_instance/FPAddSubOp_instance/S[2]
    SLICE_X127Y395       CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.155     3.667 r  Sum13_1_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     3.693    Sum13_1_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X127Y396       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.708 r  Sum13_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     3.734    Sum13_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X127Y397       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     3.786 r  Sum13_1_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=72, routed)          0.535     4.321    Delay1No13_instance/CO[0]
    SLICE_X124Y401       LUT5 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.066     4.387 r  Delay1No13_instance/shiftedFracY_d1[12]_i_4__0/O
                         net (fo=3, routed)           0.366     4.753    Delay1No12_instance/Y_reg[23]_0[0]
    SLICE_X127Y402       LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.036     4.789 r  Delay1No12_instance/shiftedFracY_d1[32]_i_9__0/O
                         net (fo=3, routed)           0.223     5.012    Delay1No12_instance/shiftedFracY_d1[32]_i_9__0_n_0
    SLICE_X126Y402       LUT5 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.052     5.064 r  Delay1No12_instance/shiftedFracY_d1[12]_i_3__0/O
                         net (fo=33, routed)          0.263     5.327    Delay1No13_instance/shiftVal__5[0]
    SLICE_X124Y397       LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.051     5.378 r  Delay1No13_instance/shiftedFracY_d1[9]_i_2__0/O
                         net (fo=4, routed)           0.276     5.654    Delay1No13_instance/Sum13_1_impl_instance/level2[10]
    SLICE_X123Y404       LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.148     5.802 r  Delay1No13_instance/shiftedFracY_d1[9]_i_1__0/O
                         net (fo=2, routed)           0.138     5.940    Delay1No12_instance/Y_reg[26]_0[3]
    SLICE_X122Y403       LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.122     6.062 r  Delay1No12_instance/shiftedFracY_d1[25]_i_1__0/O
                         net (fo=1, routed)           0.072     6.134    Sum13_1_impl_instance/FPAddSubOp_instance/shiftedFracY[14]
    SLICE_X122Y403       FDRE                                         r  Sum13_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=12724, routed)       1.536     6.196    Sum13_1_impl_instance/FPAddSubOp_instance/clk
    SLICE_X122Y403       FDRE                                         r  Sum13_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[25]/C
                         clock pessimism              0.406     6.602    
                         clock uncertainty           -0.035     6.567    
    SLICE_X122Y403       FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     6.592    Sum13_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[25]
  -------------------------------------------------------------------
                         required time                          6.592    
                         arrival time                          -6.134    
  -------------------------------------------------------------------
                         slack                                  0.458    




