{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1404183536433 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition " "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1404183536434 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 01 11:58:56 2014 " "Processing started: Tue Jul 01 11:58:56 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1404183536434 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1404183536434 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off sine -c sine " "Command: quartus_fit --read_settings_files=off --write_settings_files=off sine -c sine" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1404183536434 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1404183536553 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "sine EP4CE6E22C8 " "Automatically selected device EP4CE6E22C8 for design sine" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 -1 1404183536706 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "" 0 -1 1404183536760 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "" 0 -1 1404183536760 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1404183537628 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1 1404183537665 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1404183538184 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1404183538184 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1404183538184 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1404183538184 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/home/kazusa/workspace/fpga/sine/" { { 0 { 0 ""} 0 995 7904 8816 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1404183538189 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/home/kazusa/workspace/fpga/sine/" { { 0 { 0 ""} 0 997 7904 8816 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1404183538189 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/home/kazusa/workspace/fpga/sine/" { { 0 { 0 ""} 0 999 7904 8816 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1404183538189 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/home/kazusa/workspace/fpga/sine/" { { 0 { 0 ""} 0 1001 7904 8816 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1404183538189 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/home/kazusa/workspace/fpga/sine/" { { 0 { 0 ""} 0 1003 7904 8816 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1404183538189 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1404183538189 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1 1404183538190 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "37 37 " "No exact pin location assignment(s) for 37 pins of 37 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sine_out\[0\] " "Pin sine_out\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { sine_out[0] } } } { "sine.v" "" { Text "C:/home/kazusa/workspace/fpga/sine/sine.v" 9 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sine_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/home/kazusa/workspace/fpga/sine/" { { 0 { 0 ""} 0 28 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1404183538580 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sine_out\[1\] " "Pin sine_out\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { sine_out[1] } } } { "sine.v" "" { Text "C:/home/kazusa/workspace/fpga/sine/sine.v" 9 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sine_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/home/kazusa/workspace/fpga/sine/" { { 0 { 0 ""} 0 29 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1404183538580 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sine_out\[2\] " "Pin sine_out\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { sine_out[2] } } } { "sine.v" "" { Text "C:/home/kazusa/workspace/fpga/sine/sine.v" 9 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sine_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/home/kazusa/workspace/fpga/sine/" { { 0 { 0 ""} 0 30 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1404183538580 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sine_out\[3\] " "Pin sine_out\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { sine_out[3] } } } { "sine.v" "" { Text "C:/home/kazusa/workspace/fpga/sine/sine.v" 9 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sine_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/home/kazusa/workspace/fpga/sine/" { { 0 { 0 ""} 0 31 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1404183538580 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sine_out\[4\] " "Pin sine_out\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { sine_out[4] } } } { "sine.v" "" { Text "C:/home/kazusa/workspace/fpga/sine/sine.v" 9 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sine_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/home/kazusa/workspace/fpga/sine/" { { 0 { 0 ""} 0 32 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1404183538580 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sine_out\[5\] " "Pin sine_out\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { sine_out[5] } } } { "sine.v" "" { Text "C:/home/kazusa/workspace/fpga/sine/sine.v" 9 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sine_out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/home/kazusa/workspace/fpga/sine/" { { 0 { 0 ""} 0 33 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1404183538580 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sine_out\[6\] " "Pin sine_out\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { sine_out[6] } } } { "sine.v" "" { Text "C:/home/kazusa/workspace/fpga/sine/sine.v" 9 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sine_out[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/home/kazusa/workspace/fpga/sine/" { { 0 { 0 ""} 0 34 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1404183538580 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sine_out\[7\] " "Pin sine_out\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { sine_out[7] } } } { "sine.v" "" { Text "C:/home/kazusa/workspace/fpga/sine/sine.v" 9 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sine_out[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/home/kazusa/workspace/fpga/sine/" { { 0 { 0 ""} 0 35 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1404183538580 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sine_out\[8\] " "Pin sine_out\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { sine_out[8] } } } { "sine.v" "" { Text "C:/home/kazusa/workspace/fpga/sine/sine.v" 9 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sine_out[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/home/kazusa/workspace/fpga/sine/" { { 0 { 0 ""} 0 36 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1404183538580 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sine_out\[9\] " "Pin sine_out\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { sine_out[9] } } } { "sine.v" "" { Text "C:/home/kazusa/workspace/fpga/sine/sine.v" 9 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sine_out[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/home/kazusa/workspace/fpga/sine/" { { 0 { 0 ""} 0 37 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1404183538580 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sine_out\[10\] " "Pin sine_out\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { sine_out[10] } } } { "sine.v" "" { Text "C:/home/kazusa/workspace/fpga/sine/sine.v" 9 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sine_out[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/home/kazusa/workspace/fpga/sine/" { { 0 { 0 ""} 0 38 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1404183538580 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sine_out\[11\] " "Pin sine_out\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { sine_out[11] } } } { "sine.v" "" { Text "C:/home/kazusa/workspace/fpga/sine/sine.v" 9 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sine_out[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/home/kazusa/workspace/fpga/sine/" { { 0 { 0 ""} 0 39 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1404183538580 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sine_out\[12\] " "Pin sine_out\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { sine_out[12] } } } { "sine.v" "" { Text "C:/home/kazusa/workspace/fpga/sine/sine.v" 9 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sine_out[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/home/kazusa/workspace/fpga/sine/" { { 0 { 0 ""} 0 40 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1404183538580 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sine_out\[13\] " "Pin sine_out\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { sine_out[13] } } } { "sine.v" "" { Text "C:/home/kazusa/workspace/fpga/sine/sine.v" 9 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sine_out[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/home/kazusa/workspace/fpga/sine/" { { 0 { 0 ""} 0 41 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1404183538580 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sine_out\[14\] " "Pin sine_out\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { sine_out[14] } } } { "sine.v" "" { Text "C:/home/kazusa/workspace/fpga/sine/sine.v" 9 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sine_out[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/home/kazusa/workspace/fpga/sine/" { { 0 { 0 ""} 0 42 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1404183538580 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sine_out\[15\] " "Pin sine_out\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { sine_out[15] } } } { "sine.v" "" { Text "C:/home/kazusa/workspace/fpga/sine/sine.v" 9 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sine_out[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/home/kazusa/workspace/fpga/sine/" { { 0 { 0 ""} 0 43 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1404183538580 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "phase\[20\] " "Pin phase\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { phase[20] } } } { "sine.v" "" { Text "C:/home/kazusa/workspace/fpga/sine/sine.v" 8 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { phase[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/home/kazusa/workspace/fpga/sine/" { { 0 { 0 ""} 0 27 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1404183538580 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "phase\[10\] " "Pin phase\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { phase[10] } } } { "sine.v" "" { Text "C:/home/kazusa/workspace/fpga/sine/sine.v" 8 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { phase[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/home/kazusa/workspace/fpga/sine/" { { 0 { 0 ""} 0 17 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1404183538580 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "phase\[11\] " "Pin phase\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { phase[11] } } } { "sine.v" "" { Text "C:/home/kazusa/workspace/fpga/sine/sine.v" 8 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { phase[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/home/kazusa/workspace/fpga/sine/" { { 0 { 0 ""} 0 18 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1404183538580 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "phase\[12\] " "Pin phase\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { phase[12] } } } { "sine.v" "" { Text "C:/home/kazusa/workspace/fpga/sine/sine.v" 8 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { phase[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/home/kazusa/workspace/fpga/sine/" { { 0 { 0 ""} 0 19 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1404183538580 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "phase\[14\] " "Pin phase\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { phase[14] } } } { "sine.v" "" { Text "C:/home/kazusa/workspace/fpga/sine/sine.v" 8 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { phase[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/home/kazusa/workspace/fpga/sine/" { { 0 { 0 ""} 0 21 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1404183538580 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "phase\[17\] " "Pin phase\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { phase[17] } } } { "sine.v" "" { Text "C:/home/kazusa/workspace/fpga/sine/sine.v" 8 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { phase[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/home/kazusa/workspace/fpga/sine/" { { 0 { 0 ""} 0 24 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1404183538580 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "phase\[16\] " "Pin phase\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { phase[16] } } } { "sine.v" "" { Text "C:/home/kazusa/workspace/fpga/sine/sine.v" 8 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { phase[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/home/kazusa/workspace/fpga/sine/" { { 0 { 0 ""} 0 23 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1404183538580 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "phase\[15\] " "Pin phase\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { phase[15] } } } { "sine.v" "" { Text "C:/home/kazusa/workspace/fpga/sine/sine.v" 8 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { phase[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/home/kazusa/workspace/fpga/sine/" { { 0 { 0 ""} 0 22 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1404183538580 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "phase\[18\] " "Pin phase\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { phase[18] } } } { "sine.v" "" { Text "C:/home/kazusa/workspace/fpga/sine/sine.v" 8 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { phase[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/home/kazusa/workspace/fpga/sine/" { { 0 { 0 ""} 0 25 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1404183538580 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "phase\[19\] " "Pin phase\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { phase[19] } } } { "sine.v" "" { Text "C:/home/kazusa/workspace/fpga/sine/sine.v" 8 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { phase[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/home/kazusa/workspace/fpga/sine/" { { 0 { 0 ""} 0 26 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1404183538580 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "phase\[13\] " "Pin phase\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { phase[13] } } } { "sine.v" "" { Text "C:/home/kazusa/workspace/fpga/sine/sine.v" 8 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { phase[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/home/kazusa/workspace/fpga/sine/" { { 0 { 0 ""} 0 20 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1404183538580 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "phase\[0\] " "Pin phase\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { phase[0] } } } { "sine.v" "" { Text "C:/home/kazusa/workspace/fpga/sine/sine.v" 8 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { phase[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/home/kazusa/workspace/fpga/sine/" { { 0 { 0 ""} 0 7 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1404183538580 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "phase\[1\] " "Pin phase\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { phase[1] } } } { "sine.v" "" { Text "C:/home/kazusa/workspace/fpga/sine/sine.v" 8 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { phase[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/home/kazusa/workspace/fpga/sine/" { { 0 { 0 ""} 0 8 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1404183538580 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "phase\[2\] " "Pin phase\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { phase[2] } } } { "sine.v" "" { Text "C:/home/kazusa/workspace/fpga/sine/sine.v" 8 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { phase[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/home/kazusa/workspace/fpga/sine/" { { 0 { 0 ""} 0 9 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1404183538580 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "phase\[3\] " "Pin phase\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { phase[3] } } } { "sine.v" "" { Text "C:/home/kazusa/workspace/fpga/sine/sine.v" 8 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { phase[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/home/kazusa/workspace/fpga/sine/" { { 0 { 0 ""} 0 10 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1404183538580 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "phase\[4\] " "Pin phase\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { phase[4] } } } { "sine.v" "" { Text "C:/home/kazusa/workspace/fpga/sine/sine.v" 8 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { phase[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/home/kazusa/workspace/fpga/sine/" { { 0 { 0 ""} 0 11 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1404183538580 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "phase\[5\] " "Pin phase\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { phase[5] } } } { "sine.v" "" { Text "C:/home/kazusa/workspace/fpga/sine/sine.v" 8 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { phase[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/home/kazusa/workspace/fpga/sine/" { { 0 { 0 ""} 0 12 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1404183538580 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "phase\[6\] " "Pin phase\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { phase[6] } } } { "sine.v" "" { Text "C:/home/kazusa/workspace/fpga/sine/sine.v" 8 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { phase[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/home/kazusa/workspace/fpga/sine/" { { 0 { 0 ""} 0 13 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1404183538580 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "phase\[7\] " "Pin phase\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { phase[7] } } } { "sine.v" "" { Text "C:/home/kazusa/workspace/fpga/sine/sine.v" 8 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { phase[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/home/kazusa/workspace/fpga/sine/" { { 0 { 0 ""} 0 14 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1404183538580 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "phase\[8\] " "Pin phase\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { phase[8] } } } { "sine.v" "" { Text "C:/home/kazusa/workspace/fpga/sine/sine.v" 8 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { phase[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/home/kazusa/workspace/fpga/sine/" { { 0 { 0 ""} 0 15 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1404183538580 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "phase\[9\] " "Pin phase\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { phase[9] } } } { "sine.v" "" { Text "C:/home/kazusa/workspace/fpga/sine/sine.v" 8 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { phase[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/home/kazusa/workspace/fpga/sine/" { { 0 { 0 ""} 0 16 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1404183538580 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1 1404183538580 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "sine.sdc " "Synopsys Design Constraints File file not found: 'sine.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1404183539644 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1404183539644 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "" 0 -1 1404183539645 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "" 0 -1 1404183539648 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1 1404183539652 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "" 0 -1 1404183539652 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1 1404183539652 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1404183539664 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1 1404183539664 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1 1404183539665 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1 1404183539666 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1 1404183539667 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1 1404183539668 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 0 0 "" 0 -1 1404183539668 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1 1404183539668 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1404183539668 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "37 unused 2.5V 21 16 0 " "Number of I/O pins in group: 37 (unused VREF, 2.5V VCCIO, 21 input, 16 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "" 0 -1 1404183539672 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1 1404183539672 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1404183539672 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 7 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1404183539674 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 8 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1404183539674 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 11 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1404183539674 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 14 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1404183539674 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 13 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1404183539674 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 9 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1404183539674 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 13 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1404183539674 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 12 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1404183539674 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1404183539674 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1 1404183539674 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1404183539718 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1404183541018 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1404183541086 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1404183541091 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1404183541411 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1404183541411 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1404183542217 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "C:/home/kazusa/workspace/fpga/sine/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 11 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1404183543321 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1404183543321 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1404183543441 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1404183543444 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1 1404183543444 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1404183543444 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1404183543559 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1404183544026 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1404183544112 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1404183544678 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "430 " "Peak virtual memory: 430 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1404183546966 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 01 11:59:06 2014 " "Processing ended: Tue Jul 01 11:59:06 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1404183546966 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1404183546966 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1404183546966 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1404183546966 ""}
