Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:24:04 MST 2014
| Date              : Mon May 13 02:39:00 2019
| Host              : PDVI running 64-bit major release  (build 9200)
| Command           : report_timing_summary -warn_on_violation -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx
| Design            : design_1_wrapper
| Device            : 7z020-clg484
| Speed File        : -1  PRODUCTION 1.11 2014-09-11
| Temperature Grade : C
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.096        0.000                      0                 3459        0.053        0.000                      0                 3459        4.020        0.000                       0                  1655  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          3.096        0.000                      0                 3459        0.053        0.000                      0                 3459        4.020        0.000                       0                  1655  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.096ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.096ns  (required time - arrival time)
  Source:                 design_1_i/acorn128_dec_onebyte_0/U0/acorn128_dec_onebyte_AXILiteS_s_axi_U/int_state/gen_write[1].mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/acorn128_dec_onebyte_0/U0/acorn128_dec_onebyte_AXILiteS_s_axi_U/int_state/gen_write[1].mem_reg/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.508ns  (logic 3.208ns (49.289%)  route 3.300ns (50.711%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 12.701 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1655, routed)        1.695     2.989    design_1_i/acorn128_dec_onebyte_0/U0/acorn128_dec_onebyte_AXILiteS_s_axi_U/int_state/ap_clk
    RAMB36_X2Y19                                                      r  design_1_i/acorn128_dec_onebyte_0/U0/acorn128_dec_onebyte_AXILiteS_s_axi_U/int_state/gen_write[1].mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[16])
                                                      2.454     5.443 r  design_1_i/acorn128_dec_onebyte_0/U0/acorn128_dec_onebyte_AXILiteS_s_axi_U/int_state/gen_write[1].mem_reg/DOADO[16]
                         net (fo=2, routed)           1.287     6.730    design_1_i/acorn128_dec_onebyte_0/U0/acorn128_dec_onebyte_AXILiteS_s_axi_U/int_state/DOADO[16]
    SLICE_X36Y95         LUT6 (Prop_lut6_I0_O)        0.124     6.854 r  design_1_i/acorn128_dec_onebyte_0/U0/acorn128_dec_onebyte_AXILiteS_s_axi_U/int_state/reg_264[0]_i_2/O
                         net (fo=1, routed)           0.000     6.854    design_1_i/acorn128_dec_onebyte_0/U0/acorn128_dec_onebyte_AXILiteS_s_axi_U/int_state/n_0_reg_264[0]_i_2
    SLICE_X36Y95         MUXF7 (Prop_muxf7_I0_O)      0.209     7.063 r  design_1_i/acorn128_dec_onebyte_0/U0/acorn128_dec_onebyte_AXILiteS_s_axi_U/int_state/reg_264_reg[0]_i_1/O
                         net (fo=14, routed)          0.793     7.856    design_1_i/acorn128_dec_onebyte_0/U0/grp_acorn128_dec_onebyte_Decrypt_StateUpdate128_1bit_fu_73/state_q0[0]
    SLICE_X42Y96         LUT6 (Prop_lut6_I0_O)        0.297     8.153 r  design_1_i/acorn128_dec_onebyte_0/U0/grp_acorn128_dec_onebyte_Decrypt_StateUpdate128_1bit_fu_73/gen_write[1].mem_reg_i_78/O
                         net (fo=1, routed)           0.451     8.604    design_1_i/acorn128_dec_onebyte_0/U0/grp_acorn128_dec_onebyte_Decrypt_StateUpdate128_1bit_fu_73/n_0_gen_write[1].mem_reg_i_78
    SLICE_X41Y96         LUT4 (Prop_lut4_I3_O)        0.124     8.728 r  design_1_i/acorn128_dec_onebyte_0/U0/grp_acorn128_dec_onebyte_Decrypt_StateUpdate128_1bit_fu_73/gen_write[1].mem_reg_i_22/O
                         net (fo=4, routed)           0.770     9.498    design_1_i/acorn128_dec_onebyte_0/U0/acorn128_dec_onebyte_AXILiteS_s_axi_U/int_state/DIADI[0]
    RAMB36_X2Y19         RAMB36E1                                     r  design_1_i/acorn128_dec_onebyte_0/U0/acorn128_dec_onebyte_AXILiteS_s_axi_U/int_state/gen_write[1].mem_reg/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1655, routed)        1.522    12.701    design_1_i/acorn128_dec_onebyte_0/U0/acorn128_dec_onebyte_AXILiteS_s_axi_U/int_state/ap_clk
    RAMB36_X2Y19                                                      r  design_1_i/acorn128_dec_onebyte_0/U0/acorn128_dec_onebyte_AXILiteS_s_axi_U/int_state/gen_write[1].mem_reg/CLKARDCLK
                         clock pessimism              0.288    12.989    
                         clock uncertainty           -0.154    12.835    
    RAMB36_X2Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.241    12.594    design_1_i/acorn128_dec_onebyte_0/U0/acorn128_dec_onebyte_AXILiteS_s_axi_U/int_state/gen_write[1].mem_reg
  -------------------------------------------------------------------
                         required time                         12.594    
                         arrival time                          -9.498    
  -------------------------------------------------------------------
                         slack                                  3.096    

Slack (MET) :             3.204ns  (required time - arrival time)
  Source:                 design_1_i/acorn128_dec_onebyte_0/U0/acorn128_dec_onebyte_AXILiteS_s_axi_U/int_state/gen_write[1].mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/acorn128_dec_onebyte_0/U0/acorn128_dec_onebyte_AXILiteS_s_axi_U/int_state/gen_write[1].mem_reg/DIADI[16]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.401ns  (logic 3.208ns (50.118%)  route 3.193ns (49.882%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 12.701 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1655, routed)        1.695     2.989    design_1_i/acorn128_dec_onebyte_0/U0/acorn128_dec_onebyte_AXILiteS_s_axi_U/int_state/ap_clk
    RAMB36_X2Y19                                                      r  design_1_i/acorn128_dec_onebyte_0/U0/acorn128_dec_onebyte_AXILiteS_s_axi_U/int_state/gen_write[1].mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[16])
                                                      2.454     5.443 r  design_1_i/acorn128_dec_onebyte_0/U0/acorn128_dec_onebyte_AXILiteS_s_axi_U/int_state/gen_write[1].mem_reg/DOADO[16]
                         net (fo=2, routed)           1.287     6.730    design_1_i/acorn128_dec_onebyte_0/U0/acorn128_dec_onebyte_AXILiteS_s_axi_U/int_state/DOADO[16]
    SLICE_X36Y95         LUT6 (Prop_lut6_I0_O)        0.124     6.854 r  design_1_i/acorn128_dec_onebyte_0/U0/acorn128_dec_onebyte_AXILiteS_s_axi_U/int_state/reg_264[0]_i_2/O
                         net (fo=1, routed)           0.000     6.854    design_1_i/acorn128_dec_onebyte_0/U0/acorn128_dec_onebyte_AXILiteS_s_axi_U/int_state/n_0_reg_264[0]_i_2
    SLICE_X36Y95         MUXF7 (Prop_muxf7_I0_O)      0.209     7.063 r  design_1_i/acorn128_dec_onebyte_0/U0/acorn128_dec_onebyte_AXILiteS_s_axi_U/int_state/reg_264_reg[0]_i_1/O
                         net (fo=14, routed)          0.793     7.856    design_1_i/acorn128_dec_onebyte_0/U0/grp_acorn128_dec_onebyte_Decrypt_StateUpdate128_1bit_fu_73/state_q0[0]
    SLICE_X42Y96         LUT6 (Prop_lut6_I0_O)        0.297     8.153 r  design_1_i/acorn128_dec_onebyte_0/U0/grp_acorn128_dec_onebyte_Decrypt_StateUpdate128_1bit_fu_73/gen_write[1].mem_reg_i_78/O
                         net (fo=1, routed)           0.451     8.604    design_1_i/acorn128_dec_onebyte_0/U0/grp_acorn128_dec_onebyte_Decrypt_StateUpdate128_1bit_fu_73/n_0_gen_write[1].mem_reg_i_78
    SLICE_X41Y96         LUT4 (Prop_lut4_I3_O)        0.124     8.728 r  design_1_i/acorn128_dec_onebyte_0/U0/grp_acorn128_dec_onebyte_Decrypt_StateUpdate128_1bit_fu_73/gen_write[1].mem_reg_i_22/O
                         net (fo=4, routed)           0.662     9.390    design_1_i/acorn128_dec_onebyte_0/U0/acorn128_dec_onebyte_AXILiteS_s_axi_U/int_state/DIADI[0]
    RAMB36_X2Y19         RAMB36E1                                     r  design_1_i/acorn128_dec_onebyte_0/U0/acorn128_dec_onebyte_AXILiteS_s_axi_U/int_state/gen_write[1].mem_reg/DIADI[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1655, routed)        1.522    12.701    design_1_i/acorn128_dec_onebyte_0/U0/acorn128_dec_onebyte_AXILiteS_s_axi_U/int_state/ap_clk
    RAMB36_X2Y19                                                      r  design_1_i/acorn128_dec_onebyte_0/U0/acorn128_dec_onebyte_AXILiteS_s_axi_U/int_state/gen_write[1].mem_reg/CLKARDCLK
                         clock pessimism              0.288    12.989    
                         clock uncertainty           -0.154    12.835    
    RAMB36_X2Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[16])
                                                     -0.241    12.594    design_1_i/acorn128_dec_onebyte_0/U0/acorn128_dec_onebyte_AXILiteS_s_axi_U/int_state/gen_write[1].mem_reg
  -------------------------------------------------------------------
                         required time                         12.594    
                         arrival time                          -9.390    
  -------------------------------------------------------------------
                         slack                                  3.204    

Slack (MET) :             3.227ns  (required time - arrival time)
  Source:                 design_1_i/acorn128_dec_onebyte_0/U0/acorn128_dec_onebyte_AXILiteS_s_axi_U/int_state/gen_write[1].mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/acorn128_dec_onebyte_0/U0/acorn128_dec_onebyte_AXILiteS_s_axi_U/int_state/gen_write[1].mem_reg/DIADI[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.378ns  (logic 3.094ns (48.509%)  route 3.284ns (51.491%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 12.701 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1655, routed)        1.695     2.989    design_1_i/acorn128_dec_onebyte_0/U0/acorn128_dec_onebyte_AXILiteS_s_axi_U/int_state/ap_clk
    RAMB36_X2Y19                                                      r  design_1_i/acorn128_dec_onebyte_0/U0/acorn128_dec_onebyte_AXILiteS_s_axi_U/int_state/gen_write[1].mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[25])
                                                      2.454     5.443 r  design_1_i/acorn128_dec_onebyte_0/U0/acorn128_dec_onebyte_AXILiteS_s_axi_U/int_state/gen_write[1].mem_reg/DOADO[25]
                         net (fo=2, routed)           1.491     6.934    design_1_i/acorn128_dec_onebyte_0/U0/acorn128_dec_onebyte_AXILiteS_s_axi_U/int_state/DOADO[25]
    SLICE_X35Y100        LUT6 (Prop_lut6_I0_O)        0.124     7.058 r  design_1_i/acorn128_dec_onebyte_0/U0/acorn128_dec_onebyte_AXILiteS_s_axi_U/int_state/reg_264[1]_i_3/O
                         net (fo=1, routed)           0.000     7.058    design_1_i/acorn128_dec_onebyte_0/U0/acorn128_dec_onebyte_AXILiteS_s_axi_U/int_state/n_0_reg_264[1]_i_3
    SLICE_X35Y100        MUXF7 (Prop_muxf7_I1_O)      0.217     7.275 r  design_1_i/acorn128_dec_onebyte_0/U0/acorn128_dec_onebyte_AXILiteS_s_axi_U/int_state/reg_264_reg[1]_i_1/O
                         net (fo=13, routed)          0.926     8.201    design_1_i/acorn128_dec_onebyte_0/U0/grp_acorn128_dec_onebyte_Decrypt_StateUpdate128_1bit_fu_73/state_q0[1]
    SLICE_X43Y99         LUT6 (Prop_lut6_I5_O)        0.299     8.500 r  design_1_i/acorn128_dec_onebyte_0/U0/grp_acorn128_dec_onebyte_Decrypt_StateUpdate128_1bit_fu_73/gen_write[1].mem_reg_i_21/O
                         net (fo=4, routed)           0.868     9.368    design_1_i/acorn128_dec_onebyte_0/U0/acorn128_dec_onebyte_AXILiteS_s_axi_U/int_state/DIADI[1]
    RAMB36_X2Y19         RAMB36E1                                     r  design_1_i/acorn128_dec_onebyte_0/U0/acorn128_dec_onebyte_AXILiteS_s_axi_U/int_state/gen_write[1].mem_reg/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1655, routed)        1.522    12.701    design_1_i/acorn128_dec_onebyte_0/U0/acorn128_dec_onebyte_AXILiteS_s_axi_U/int_state/ap_clk
    RAMB36_X2Y19                                                      r  design_1_i/acorn128_dec_onebyte_0/U0/acorn128_dec_onebyte_AXILiteS_s_axi_U/int_state/gen_write[1].mem_reg/CLKARDCLK
                         clock pessimism              0.288    12.989    
                         clock uncertainty           -0.154    12.835    
    RAMB36_X2Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[9])
                                                     -0.241    12.594    design_1_i/acorn128_dec_onebyte_0/U0/acorn128_dec_onebyte_AXILiteS_s_axi_U/int_state/gen_write[1].mem_reg
  -------------------------------------------------------------------
                         required time                         12.594    
                         arrival time                          -9.368    
  -------------------------------------------------------------------
                         slack                                  3.227    

Slack (MET) :             3.243ns  (required time - arrival time)
  Source:                 design_1_i/acorn128_dec_onebyte_0/U0/acorn128_dec_onebyte_AXILiteS_s_axi_U/int_state/gen_write[1].mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/acorn128_dec_onebyte_0/U0/acorn128_dec_onebyte_AXILiteS_s_axi_U/int_state/gen_write[1].mem_reg/DIADI[23]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.362ns  (logic 3.117ns (48.996%)  route 3.245ns (51.004%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 12.701 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1655, routed)        1.695     2.989    design_1_i/acorn128_dec_onebyte_0/U0/acorn128_dec_onebyte_AXILiteS_s_axi_U/int_state/ap_clk
    RAMB36_X2Y19                                                      r  design_1_i/acorn128_dec_onebyte_0/U0/acorn128_dec_onebyte_AXILiteS_s_axi_U/int_state/gen_write[1].mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[23])
                                                      2.454     5.443 r  design_1_i/acorn128_dec_onebyte_0/U0/acorn128_dec_onebyte_AXILiteS_s_axi_U/int_state/gen_write[1].mem_reg/DOADO[23]
                         net (fo=2, routed)           1.533     6.977    design_1_i/acorn128_dec_onebyte_0/U0/acorn128_dec_onebyte_AXILiteS_s_axi_U/int_state/DOADO[23]
    SLICE_X34Y101        LUT6 (Prop_lut6_I0_O)        0.124     7.101 r  design_1_i/acorn128_dec_onebyte_0/U0/acorn128_dec_onebyte_AXILiteS_s_axi_U/int_state/reg_264[7]_i_3/O
                         net (fo=1, routed)           0.000     7.101    design_1_i/acorn128_dec_onebyte_0/U0/acorn128_dec_onebyte_AXILiteS_s_axi_U/int_state/n_0_reg_264[7]_i_3
    SLICE_X34Y101        MUXF7 (Prop_muxf7_I0_O)      0.241     7.342 r  design_1_i/acorn128_dec_onebyte_0/U0/acorn128_dec_onebyte_AXILiteS_s_axi_U/int_state/reg_264_reg[7]_i_2/O
                         net (fo=13, routed)          0.849     8.190    design_1_i/acorn128_dec_onebyte_0/U0/grp_acorn128_dec_onebyte_Decrypt_StateUpdate128_1bit_fu_73/state_q0[7]
    SLICE_X43Y98         LUT6 (Prop_lut6_I5_O)        0.298     8.488 r  design_1_i/acorn128_dec_onebyte_0/U0/grp_acorn128_dec_onebyte_Decrypt_StateUpdate128_1bit_fu_73/gen_write[1].mem_reg_i_15/O
                         net (fo=4, routed)           0.863     9.351    design_1_i/acorn128_dec_onebyte_0/U0/acorn128_dec_onebyte_AXILiteS_s_axi_U/int_state/DIADI[7]
    RAMB36_X2Y19         RAMB36E1                                     r  design_1_i/acorn128_dec_onebyte_0/U0/acorn128_dec_onebyte_AXILiteS_s_axi_U/int_state/gen_write[1].mem_reg/DIADI[23]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1655, routed)        1.522    12.701    design_1_i/acorn128_dec_onebyte_0/U0/acorn128_dec_onebyte_AXILiteS_s_axi_U/int_state/ap_clk
    RAMB36_X2Y19                                                      r  design_1_i/acorn128_dec_onebyte_0/U0/acorn128_dec_onebyte_AXILiteS_s_axi_U/int_state/gen_write[1].mem_reg/CLKARDCLK
                         clock pessimism              0.288    12.989    
                         clock uncertainty           -0.154    12.835    
    RAMB36_X2Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[23])
                                                     -0.241    12.594    design_1_i/acorn128_dec_onebyte_0/U0/acorn128_dec_onebyte_AXILiteS_s_axi_U/int_state/gen_write[1].mem_reg
  -------------------------------------------------------------------
                         required time                         12.594    
                         arrival time                          -9.351    
  -------------------------------------------------------------------
                         slack                                  3.243    

Slack (MET) :             3.244ns  (required time - arrival time)
  Source:                 design_1_i/acorn128_dec_onebyte_0/U0/acorn128_dec_onebyte_AXILiteS_s_axi_U/int_state/gen_write[1].mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/acorn128_dec_onebyte_0/U0/acorn128_dec_onebyte_AXILiteS_s_axi_U/int_state/gen_write[1].mem_reg/DIADI[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.361ns  (logic 3.117ns (49.001%)  route 3.244ns (50.999%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 12.701 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1655, routed)        1.695     2.989    design_1_i/acorn128_dec_onebyte_0/U0/acorn128_dec_onebyte_AXILiteS_s_axi_U/int_state/ap_clk
    RAMB36_X2Y19                                                      r  design_1_i/acorn128_dec_onebyte_0/U0/acorn128_dec_onebyte_AXILiteS_s_axi_U/int_state/gen_write[1].mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[23])
                                                      2.454     5.443 r  design_1_i/acorn128_dec_onebyte_0/U0/acorn128_dec_onebyte_AXILiteS_s_axi_U/int_state/gen_write[1].mem_reg/DOADO[23]
                         net (fo=2, routed)           1.533     6.977    design_1_i/acorn128_dec_onebyte_0/U0/acorn128_dec_onebyte_AXILiteS_s_axi_U/int_state/DOADO[23]
    SLICE_X34Y101        LUT6 (Prop_lut6_I0_O)        0.124     7.101 r  design_1_i/acorn128_dec_onebyte_0/U0/acorn128_dec_onebyte_AXILiteS_s_axi_U/int_state/reg_264[7]_i_3/O
                         net (fo=1, routed)           0.000     7.101    design_1_i/acorn128_dec_onebyte_0/U0/acorn128_dec_onebyte_AXILiteS_s_axi_U/int_state/n_0_reg_264[7]_i_3
    SLICE_X34Y101        MUXF7 (Prop_muxf7_I0_O)      0.241     7.342 r  design_1_i/acorn128_dec_onebyte_0/U0/acorn128_dec_onebyte_AXILiteS_s_axi_U/int_state/reg_264_reg[7]_i_2/O
                         net (fo=13, routed)          0.849     8.190    design_1_i/acorn128_dec_onebyte_0/U0/grp_acorn128_dec_onebyte_Decrypt_StateUpdate128_1bit_fu_73/state_q0[7]
    SLICE_X43Y98         LUT6 (Prop_lut6_I5_O)        0.298     8.488 r  design_1_i/acorn128_dec_onebyte_0/U0/grp_acorn128_dec_onebyte_Decrypt_StateUpdate128_1bit_fu_73/gen_write[1].mem_reg_i_15/O
                         net (fo=4, routed)           0.862     9.351    design_1_i/acorn128_dec_onebyte_0/U0/acorn128_dec_onebyte_AXILiteS_s_axi_U/int_state/DIADI[7]
    RAMB36_X2Y19         RAMB36E1                                     r  design_1_i/acorn128_dec_onebyte_0/U0/acorn128_dec_onebyte_AXILiteS_s_axi_U/int_state/gen_write[1].mem_reg/DIADI[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1655, routed)        1.522    12.701    design_1_i/acorn128_dec_onebyte_0/U0/acorn128_dec_onebyte_AXILiteS_s_axi_U/int_state/ap_clk
    RAMB36_X2Y19                                                      r  design_1_i/acorn128_dec_onebyte_0/U0/acorn128_dec_onebyte_AXILiteS_s_axi_U/int_state/gen_write[1].mem_reg/CLKARDCLK
                         clock pessimism              0.288    12.989    
                         clock uncertainty           -0.154    12.835    
    RAMB36_X2Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[15])
                                                     -0.241    12.594    design_1_i/acorn128_dec_onebyte_0/U0/acorn128_dec_onebyte_AXILiteS_s_axi_U/int_state/gen_write[1].mem_reg
  -------------------------------------------------------------------
                         required time                         12.594    
                         arrival time                          -9.351    
  -------------------------------------------------------------------
                         slack                                  3.244    

Slack (MET) :             3.259ns  (required time - arrival time)
  Source:                 design_1_i/acorn128_dec_onebyte_0/U0/acorn128_dec_onebyte_AXILiteS_s_axi_U/int_state/gen_write[1].mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/acorn128_dec_onebyte_0/U0/acorn128_dec_onebyte_AXILiteS_s_axi_U/int_state/gen_write[1].mem_reg/DIADI[21]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.346ns  (logic 3.089ns (48.676%)  route 3.257ns (51.324%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 12.701 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1655, routed)        1.695     2.989    design_1_i/acorn128_dec_onebyte_0/U0/acorn128_dec_onebyte_AXILiteS_s_axi_U/int_state/ap_clk
    RAMB36_X2Y19                                                      r  design_1_i/acorn128_dec_onebyte_0/U0/acorn128_dec_onebyte_AXILiteS_s_axi_U/int_state/gen_write[1].mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[29])
                                                      2.454     5.443 r  design_1_i/acorn128_dec_onebyte_0/U0/acorn128_dec_onebyte_AXILiteS_s_axi_U/int_state/gen_write[1].mem_reg/DOADO[29]
                         net (fo=2, routed)           1.386     6.830    design_1_i/acorn128_dec_onebyte_0/U0/acorn128_dec_onebyte_AXILiteS_s_axi_U/int_state/DOADO[29]
    SLICE_X34Y101        LUT6 (Prop_lut6_I0_O)        0.124     6.954 r  design_1_i/acorn128_dec_onebyte_0/U0/acorn128_dec_onebyte_AXILiteS_s_axi_U/int_state/reg_264[5]_i_3/O
                         net (fo=1, routed)           0.000     6.954    design_1_i/acorn128_dec_onebyte_0/U0/acorn128_dec_onebyte_AXILiteS_s_axi_U/int_state/n_0_reg_264[5]_i_3
    SLICE_X34Y101        MUXF7 (Prop_muxf7_I1_O)      0.214     7.168 r  design_1_i/acorn128_dec_onebyte_0/U0/acorn128_dec_onebyte_AXILiteS_s_axi_U/int_state/reg_264_reg[5]_i_1/O
                         net (fo=13, routed)          1.150     8.318    design_1_i/acorn128_dec_onebyte_0/U0/grp_acorn128_dec_onebyte_Decrypt_StateUpdate128_1bit_fu_73/state_q0[5]
    SLICE_X40Y99         LUT6 (Prop_lut6_I5_O)        0.297     8.615 r  design_1_i/acorn128_dec_onebyte_0/U0/grp_acorn128_dec_onebyte_Decrypt_StateUpdate128_1bit_fu_73/gen_write[1].mem_reg_i_17/O
                         net (fo=4, routed)           0.721     9.336    design_1_i/acorn128_dec_onebyte_0/U0/acorn128_dec_onebyte_AXILiteS_s_axi_U/int_state/DIADI[5]
    RAMB36_X2Y19         RAMB36E1                                     r  design_1_i/acorn128_dec_onebyte_0/U0/acorn128_dec_onebyte_AXILiteS_s_axi_U/int_state/gen_write[1].mem_reg/DIADI[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1655, routed)        1.522    12.701    design_1_i/acorn128_dec_onebyte_0/U0/acorn128_dec_onebyte_AXILiteS_s_axi_U/int_state/ap_clk
    RAMB36_X2Y19                                                      r  design_1_i/acorn128_dec_onebyte_0/U0/acorn128_dec_onebyte_AXILiteS_s_axi_U/int_state/gen_write[1].mem_reg/CLKARDCLK
                         clock pessimism              0.288    12.989    
                         clock uncertainty           -0.154    12.835    
    RAMB36_X2Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[21])
                                                     -0.241    12.594    design_1_i/acorn128_dec_onebyte_0/U0/acorn128_dec_onebyte_AXILiteS_s_axi_U/int_state/gen_write[1].mem_reg
  -------------------------------------------------------------------
                         required time                         12.594    
                         arrival time                          -9.336    
  -------------------------------------------------------------------
                         slack                                  3.259    

Slack (MET) :             3.261ns  (required time - arrival time)
  Source:                 design_1_i/acorn128_dec_onebyte_0/U0/acorn128_dec_onebyte_AXILiteS_s_axi_U/int_state/gen_write[1].mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/acorn128_dec_onebyte_0/U0/acorn128_dec_onebyte_AXILiteS_s_axi_U/int_state/gen_write[1].mem_reg/DIADI[18]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.344ns  (logic 3.084ns (48.616%)  route 3.260ns (51.384%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 12.701 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1655, routed)        1.695     2.989    design_1_i/acorn128_dec_onebyte_0/U0/acorn128_dec_onebyte_AXILiteS_s_axi_U/int_state/ap_clk
    RAMB36_X2Y19                                                      r  design_1_i/acorn128_dec_onebyte_0/U0/acorn128_dec_onebyte_AXILiteS_s_axi_U/int_state/gen_write[1].mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[18])
                                                      2.454     5.443 r  design_1_i/acorn128_dec_onebyte_0/U0/acorn128_dec_onebyte_AXILiteS_s_axi_U/int_state/gen_write[1].mem_reg/DOADO[18]
                         net (fo=2, routed)           1.372     6.815    design_1_i/acorn128_dec_onebyte_0/U0/acorn128_dec_onebyte_AXILiteS_s_axi_U/int_state/DOADO[18]
    SLICE_X34Y97         LUT6 (Prop_lut6_I0_O)        0.124     6.939 r  design_1_i/acorn128_dec_onebyte_0/U0/acorn128_dec_onebyte_AXILiteS_s_axi_U/int_state/reg_264[2]_i_2/O
                         net (fo=1, routed)           0.000     6.939    design_1_i/acorn128_dec_onebyte_0/U0/acorn128_dec_onebyte_AXILiteS_s_axi_U/int_state/n_0_reg_264[2]_i_2
    SLICE_X34Y97         MUXF7 (Prop_muxf7_I0_O)      0.209     7.148 r  design_1_i/acorn128_dec_onebyte_0/U0/acorn128_dec_onebyte_AXILiteS_s_axi_U/int_state/reg_264_reg[2]_i_1/O
                         net (fo=13, routed)          0.921     8.070    design_1_i/acorn128_dec_onebyte_0/U0/grp_acorn128_dec_onebyte_Decrypt_StateUpdate128_1bit_fu_73/state_q0[2]
    SLICE_X42Y97         LUT6 (Prop_lut6_I5_O)        0.297     8.367 r  design_1_i/acorn128_dec_onebyte_0/U0/grp_acorn128_dec_onebyte_Decrypt_StateUpdate128_1bit_fu_73/gen_write[1].mem_reg_i_20/O
                         net (fo=4, routed)           0.967     9.333    design_1_i/acorn128_dec_onebyte_0/U0/acorn128_dec_onebyte_AXILiteS_s_axi_U/int_state/DIADI[2]
    RAMB36_X2Y19         RAMB36E1                                     r  design_1_i/acorn128_dec_onebyte_0/U0/acorn128_dec_onebyte_AXILiteS_s_axi_U/int_state/gen_write[1].mem_reg/DIADI[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1655, routed)        1.522    12.701    design_1_i/acorn128_dec_onebyte_0/U0/acorn128_dec_onebyte_AXILiteS_s_axi_U/int_state/ap_clk
    RAMB36_X2Y19                                                      r  design_1_i/acorn128_dec_onebyte_0/U0/acorn128_dec_onebyte_AXILiteS_s_axi_U/int_state/gen_write[1].mem_reg/CLKARDCLK
                         clock pessimism              0.288    12.989    
                         clock uncertainty           -0.154    12.835    
    RAMB36_X2Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[18])
                                                     -0.241    12.594    design_1_i/acorn128_dec_onebyte_0/U0/acorn128_dec_onebyte_AXILiteS_s_axi_U/int_state/gen_write[1].mem_reg
  -------------------------------------------------------------------
                         required time                         12.594    
                         arrival time                          -9.333    
  -------------------------------------------------------------------
                         slack                                  3.261    

Slack (MET) :             3.261ns  (required time - arrival time)
  Source:                 design_1_i/acorn128_dec_onebyte_0/U0/acorn128_dec_onebyte_AXILiteS_s_axi_U/int_state/gen_write[1].mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/acorn128_dec_onebyte_0/U0/acorn128_dec_onebyte_AXILiteS_s_axi_U/int_state/gen_write[1].mem_reg/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.344ns  (logic 3.084ns (48.616%)  route 3.260ns (51.384%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 12.701 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1655, routed)        1.695     2.989    design_1_i/acorn128_dec_onebyte_0/U0/acorn128_dec_onebyte_AXILiteS_s_axi_U/int_state/ap_clk
    RAMB36_X2Y19                                                      r  design_1_i/acorn128_dec_onebyte_0/U0/acorn128_dec_onebyte_AXILiteS_s_axi_U/int_state/gen_write[1].mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[18])
                                                      2.454     5.443 r  design_1_i/acorn128_dec_onebyte_0/U0/acorn128_dec_onebyte_AXILiteS_s_axi_U/int_state/gen_write[1].mem_reg/DOADO[18]
                         net (fo=2, routed)           1.372     6.815    design_1_i/acorn128_dec_onebyte_0/U0/acorn128_dec_onebyte_AXILiteS_s_axi_U/int_state/DOADO[18]
    SLICE_X34Y97         LUT6 (Prop_lut6_I0_O)        0.124     6.939 r  design_1_i/acorn128_dec_onebyte_0/U0/acorn128_dec_onebyte_AXILiteS_s_axi_U/int_state/reg_264[2]_i_2/O
                         net (fo=1, routed)           0.000     6.939    design_1_i/acorn128_dec_onebyte_0/U0/acorn128_dec_onebyte_AXILiteS_s_axi_U/int_state/n_0_reg_264[2]_i_2
    SLICE_X34Y97         MUXF7 (Prop_muxf7_I0_O)      0.209     7.148 r  design_1_i/acorn128_dec_onebyte_0/U0/acorn128_dec_onebyte_AXILiteS_s_axi_U/int_state/reg_264_reg[2]_i_1/O
                         net (fo=13, routed)          0.921     8.070    design_1_i/acorn128_dec_onebyte_0/U0/grp_acorn128_dec_onebyte_Decrypt_StateUpdate128_1bit_fu_73/state_q0[2]
    SLICE_X42Y97         LUT6 (Prop_lut6_I5_O)        0.297     8.367 r  design_1_i/acorn128_dec_onebyte_0/U0/grp_acorn128_dec_onebyte_Decrypt_StateUpdate128_1bit_fu_73/gen_write[1].mem_reg_i_20/O
                         net (fo=4, routed)           0.967     9.333    design_1_i/acorn128_dec_onebyte_0/U0/acorn128_dec_onebyte_AXILiteS_s_axi_U/int_state/DIADI[2]
    RAMB36_X2Y19         RAMB36E1                                     r  design_1_i/acorn128_dec_onebyte_0/U0/acorn128_dec_onebyte_AXILiteS_s_axi_U/int_state/gen_write[1].mem_reg/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1655, routed)        1.522    12.701    design_1_i/acorn128_dec_onebyte_0/U0/acorn128_dec_onebyte_AXILiteS_s_axi_U/int_state/ap_clk
    RAMB36_X2Y19                                                      r  design_1_i/acorn128_dec_onebyte_0/U0/acorn128_dec_onebyte_AXILiteS_s_axi_U/int_state/gen_write[1].mem_reg/CLKARDCLK
                         clock pessimism              0.288    12.989    
                         clock uncertainty           -0.154    12.835    
    RAMB36_X2Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.241    12.594    design_1_i/acorn128_dec_onebyte_0/U0/acorn128_dec_onebyte_AXILiteS_s_axi_U/int_state/gen_write[1].mem_reg
  -------------------------------------------------------------------
                         required time                         12.594    
                         arrival time                          -9.333    
  -------------------------------------------------------------------
                         slack                                  3.261    

Slack (MET) :             3.263ns  (required time - arrival time)
  Source:                 design_1_i/acorn128_dec_onebyte_0/U0/acorn128_dec_onebyte_AXILiteS_s_axi_U/int_state/gen_write[1].mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/acorn128_dec_onebyte_0/U0/grp_acorn128_dec_onebyte_Decrypt_StateUpdate128_1bit_fu_73/x_assign_1_reg_535_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.494ns  (logic 3.117ns (47.998%)  route 3.377ns (52.002%))
  Logic Levels:           3  (LUT3=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 12.832 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1655, routed)        1.695     2.989    design_1_i/acorn128_dec_onebyte_0/U0/acorn128_dec_onebyte_AXILiteS_s_axi_U/int_state/ap_clk
    RAMB36_X2Y19                                                      r  design_1_i/acorn128_dec_onebyte_0/U0/acorn128_dec_onebyte_AXILiteS_s_axi_U/int_state/gen_write[1].mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[23])
                                                      2.454     5.443 r  design_1_i/acorn128_dec_onebyte_0/U0/acorn128_dec_onebyte_AXILiteS_s_axi_U/int_state/gen_write[1].mem_reg/DOADO[23]
                         net (fo=2, routed)           1.533     6.977    design_1_i/acorn128_dec_onebyte_0/U0/acorn128_dec_onebyte_AXILiteS_s_axi_U/int_state/DOADO[23]
    SLICE_X34Y101        LUT6 (Prop_lut6_I0_O)        0.124     7.101 r  design_1_i/acorn128_dec_onebyte_0/U0/acorn128_dec_onebyte_AXILiteS_s_axi_U/int_state/reg_264[7]_i_3/O
                         net (fo=1, routed)           0.000     7.101    design_1_i/acorn128_dec_onebyte_0/U0/acorn128_dec_onebyte_AXILiteS_s_axi_U/int_state/n_0_reg_264[7]_i_3
    SLICE_X34Y101        MUXF7 (Prop_muxf7_I0_O)      0.241     7.342 r  design_1_i/acorn128_dec_onebyte_0/U0/acorn128_dec_onebyte_AXILiteS_s_axi_U/int_state/reg_264_reg[7]_i_2/O
                         net (fo=13, routed)          1.186     8.528    design_1_i/acorn128_dec_onebyte_0/U0/grp_acorn128_dec_onebyte_Decrypt_StateUpdate128_1bit_fu_73/state_q0[7]
    SLICE_X44Y99         LUT3 (Prop_lut3_I2_O)        0.298     8.826 r  design_1_i/acorn128_dec_onebyte_0/U0/grp_acorn128_dec_onebyte_Decrypt_StateUpdate128_1bit_fu_73/x_assign_1_reg_535[7]_i_1/O
                         net (fo=1, routed)           0.657     9.483    design_1_i/acorn128_dec_onebyte_0/U0/grp_acorn128_dec_onebyte_Decrypt_StateUpdate128_1bit_fu_73/x_assign_1_fu_289_p2[7]
    SLICE_X44Y100        FDRE                                         r  design_1_i/acorn128_dec_onebyte_0/U0/grp_acorn128_dec_onebyte_Decrypt_StateUpdate128_1bit_fu_73/x_assign_1_reg_535_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1655, routed)        1.653    12.832    design_1_i/acorn128_dec_onebyte_0/U0/grp_acorn128_dec_onebyte_Decrypt_StateUpdate128_1bit_fu_73/ap_clk
    SLICE_X44Y100                                                     r  design_1_i/acorn128_dec_onebyte_0/U0/grp_acorn128_dec_onebyte_Decrypt_StateUpdate128_1bit_fu_73/x_assign_1_reg_535_reg[7]/C
                         clock pessimism              0.129    12.961    
                         clock uncertainty           -0.154    12.807    
    SLICE_X44Y100        FDRE (Setup_fdre_C_D)       -0.061    12.746    design_1_i/acorn128_dec_onebyte_0/U0/grp_acorn128_dec_onebyte_Decrypt_StateUpdate128_1bit_fu_73/x_assign_1_reg_535_reg[7]
  -------------------------------------------------------------------
                         required time                         12.746    
                         arrival time                          -9.483    
  -------------------------------------------------------------------
                         slack                                  3.263    

Slack (MET) :             3.277ns  (required time - arrival time)
  Source:                 design_1_i/acorn128_enc_onebyte_0/U0/acorn128_enc_onebyte_AXILiteS_s_axi_U/int_state/gen_write[1].mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/acorn128_enc_onebyte_0/U0/acorn128_enc_onebyte_AXILiteS_s_axi_U/int_state/gen_write[1].mem_reg/DIADI[27]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.328ns  (logic 3.089ns (48.815%)  route 3.239ns (51.185%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 12.697 - 10.000 ) 
    Source Clock Delay      (SCD):    2.985ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1655, routed)        1.691     2.985    design_1_i/acorn128_enc_onebyte_0/U0/acorn128_enc_onebyte_AXILiteS_s_axi_U/int_state/ap_clk
    RAMB36_X2Y17                                                      r  design_1_i/acorn128_enc_onebyte_0/U0/acorn128_enc_onebyte_AXILiteS_s_axi_U/int_state/gen_write[1].mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[11])
                                                      2.454     5.439 r  design_1_i/acorn128_enc_onebyte_0/U0/acorn128_enc_onebyte_AXILiteS_s_axi_U/int_state/gen_write[1].mem_reg/DOADO[11]
                         net (fo=2, routed)           1.321     6.760    design_1_i/acorn128_enc_onebyte_0/U0/acorn128_enc_onebyte_AXILiteS_s_axi_U/int_state/DOADO[11]
    SLICE_X34Y88         LUT6 (Prop_lut6_I3_O)        0.124     6.884 r  design_1_i/acorn128_enc_onebyte_0/U0/acorn128_enc_onebyte_AXILiteS_s_axi_U/int_state/reg_268[3]_i_3/O
                         net (fo=1, routed)           0.000     6.884    design_1_i/acorn128_enc_onebyte_0/U0/acorn128_enc_onebyte_AXILiteS_s_axi_U/int_state/n_0_reg_268[3]_i_3
    SLICE_X34Y88         MUXF7 (Prop_muxf7_I1_O)      0.214     7.098 r  design_1_i/acorn128_enc_onebyte_0/U0/acorn128_enc_onebyte_AXILiteS_s_axi_U/int_state/reg_268_reg[3]_i_1/O
                         net (fo=10, routed)          0.837     7.935    design_1_i/acorn128_enc_onebyte_0/U0/grp_acorn128_enc_onebyte_Encrypt_StateUpdate128_1bit_fu_73/state_q0[3]
    SLICE_X44Y85         LUT6 (Prop_lut6_I5_O)        0.297     8.232 r  design_1_i/acorn128_enc_onebyte_0/U0/grp_acorn128_enc_onebyte_Encrypt_StateUpdate128_1bit_fu_73/gen_write[1].mem_reg_i_19/O
                         net (fo=4, routed)           1.081     9.314    design_1_i/acorn128_enc_onebyte_0/U0/acorn128_enc_onebyte_AXILiteS_s_axi_U/int_state/DIADI[3]
    RAMB36_X2Y17         RAMB36E1                                     r  design_1_i/acorn128_enc_onebyte_0/U0/acorn128_enc_onebyte_AXILiteS_s_axi_U/int_state/gen_write[1].mem_reg/DIADI[27]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1655, routed)        1.518    12.697    design_1_i/acorn128_enc_onebyte_0/U0/acorn128_enc_onebyte_AXILiteS_s_axi_U/int_state/ap_clk
    RAMB36_X2Y17                                                      r  design_1_i/acorn128_enc_onebyte_0/U0/acorn128_enc_onebyte_AXILiteS_s_axi_U/int_state/gen_write[1].mem_reg/CLKARDCLK
                         clock pessimism              0.288    12.985    
                         clock uncertainty           -0.154    12.831    
    RAMB36_X2Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[27])
                                                     -0.241    12.590    design_1_i/acorn128_enc_onebyte_0/U0/acorn128_enc_onebyte_AXILiteS_s_axi_U/int_state/gen_write[1].mem_reg
  -------------------------------------------------------------------
                         required time                         12.590    
                         arrival time                          -9.314    
  -------------------------------------------------------------------
                         slack                                  3.277    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1655, routed)        0.577     0.913    design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X31Y97                                                      r  design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y97         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[33]/Q
                         net (fo=1, routed)           0.110     1.164    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[30]
    SLICE_X30Y96         SRLC32E                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1655, routed)        0.844     1.210    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y96                                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/CLK
                         clock pessimism             -0.282     0.928    
    SLICE_X30Y96         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.111    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32
  -------------------------------------------------------------------
                         required time                         -1.111    
                         arrival time                           1.164    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 design_1_i/acorn128_dec_onebyte_0/U0/grp_acorn128_dec_onebyte_Decrypt_StateUpdate128_1bit_fu_73/reg_260_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/acorn128_dec_onebyte_0/U0/grp_acorn128_dec_onebyte_Decrypt_StateUpdate128_1bit_fu_73/tmp_s_reg_530_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.186ns (38.070%)  route 0.303ns (61.930%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1655, routed)        0.556     0.892    design_1_i/acorn128_dec_onebyte_0/U0/grp_acorn128_dec_onebyte_Decrypt_StateUpdate128_1bit_fu_73/ap_clk
    SLICE_X41Y96                                                      r  design_1_i/acorn128_dec_onebyte_0/U0/grp_acorn128_dec_onebyte_Decrypt_StateUpdate128_1bit_fu_73/reg_260_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y96         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/acorn128_dec_onebyte_0/U0/grp_acorn128_dec_onebyte_Decrypt_StateUpdate128_1bit_fu_73/reg_260_reg[2]/Q
                         net (fo=4, routed)           0.140     1.173    design_1_i/acorn128_dec_onebyte_0/U0/grp_acorn128_dec_onebyte_Decrypt_StateUpdate128_1bit_fu_73/reg_260[2]
    SLICE_X42Y97         LUT3 (Prop_lut3_I0_O)        0.045     1.218 r  design_1_i/acorn128_dec_onebyte_0/U0/grp_acorn128_dec_onebyte_Decrypt_StateUpdate128_1bit_fu_73/tmp_s_reg_530[2]_i_1/O
                         net (fo=1, routed)           0.162     1.380    design_1_i/acorn128_dec_onebyte_0/U0/grp_acorn128_dec_onebyte_Decrypt_StateUpdate128_1bit_fu_73/tmp_s_fu_283_p2[2]
    SLICE_X41Y100        FDRE                                         r  design_1_i/acorn128_dec_onebyte_0/U0/grp_acorn128_dec_onebyte_Decrypt_StateUpdate128_1bit_fu_73/tmp_s_reg_530_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1655, routed)        0.911     1.277    design_1_i/acorn128_dec_onebyte_0/U0/grp_acorn128_dec_onebyte_Decrypt_StateUpdate128_1bit_fu_73/ap_clk
    SLICE_X41Y100                                                     r  design_1_i/acorn128_dec_onebyte_0/U0/grp_acorn128_dec_onebyte_Decrypt_StateUpdate128_1bit_fu_73/tmp_s_reg_530_reg[2]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X41Y100        FDRE (Hold_fdre_C_D)         0.070     1.312    design_1_i/acorn128_dec_onebyte_0/U0/grp_acorn128_dec_onebyte_Decrypt_StateUpdate128_1bit_fu_73/tmp_s_reg_530_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.312    
                         arrival time                           1.380    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 design_1_i/acorn128_dec_onebyte_0/U0/grp_acorn128_dec_onebyte_Decrypt_StateUpdate128_1bit_fu_73/reg_256_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/acorn128_dec_onebyte_0/U0/grp_acorn128_dec_onebyte_Decrypt_StateUpdate128_1bit_fu_73/tmp3_reg_590_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.209ns (40.830%)  route 0.303ns (59.170%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1655, routed)        0.557     0.893    design_1_i/acorn128_dec_onebyte_0/U0/grp_acorn128_dec_onebyte_Decrypt_StateUpdate128_1bit_fu_73/ap_clk
    SLICE_X38Y99                                                      r  design_1_i/acorn128_dec_onebyte_0/U0/grp_acorn128_dec_onebyte_Decrypt_StateUpdate128_1bit_fu_73/reg_256_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y99         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  design_1_i/acorn128_dec_onebyte_0/U0/grp_acorn128_dec_onebyte_Decrypt_StateUpdate128_1bit_fu_73/reg_256_reg[3]/Q
                         net (fo=5, routed)           0.303     1.359    design_1_i/acorn128_dec_onebyte_0/U0/grp_acorn128_dec_onebyte_Decrypt_StateUpdate128_1bit_fu_73/Q[3]
    SLICE_X39Y101        LUT2 (Prop_lut2_I0_O)        0.045     1.404 r  design_1_i/acorn128_dec_onebyte_0/U0/grp_acorn128_dec_onebyte_Decrypt_StateUpdate128_1bit_fu_73/tmp3_reg_590[3]_i_1/O
                         net (fo=1, routed)           0.000     1.404    design_1_i/acorn128_dec_onebyte_0/U0/grp_acorn128_dec_onebyte_Decrypt_StateUpdate128_1bit_fu_73/tmp3_fu_295_p2[3]
    SLICE_X39Y101        FDRE                                         r  design_1_i/acorn128_dec_onebyte_0/U0/grp_acorn128_dec_onebyte_Decrypt_StateUpdate128_1bit_fu_73/tmp3_reg_590_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1655, routed)        0.911     1.277    design_1_i/acorn128_dec_onebyte_0/U0/grp_acorn128_dec_onebyte_Decrypt_StateUpdate128_1bit_fu_73/ap_clk
    SLICE_X39Y101                                                     r  design_1_i/acorn128_dec_onebyte_0/U0/grp_acorn128_dec_onebyte_Decrypt_StateUpdate128_1bit_fu_73/tmp3_reg_590_reg[3]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X39Y101        FDRE (Hold_fdre_C_D)         0.091     1.333    design_1_i/acorn128_dec_onebyte_0/U0/grp_acorn128_dec_onebyte_Decrypt_StateUpdate128_1bit_fu_73/tmp3_reg_590_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.333    
                         arrival time                           1.404    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.128ns (51.616%)  route 0.120ns (48.384%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1655, routed)        0.574     0.910    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X29Y89                                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y89         FDRE (Prop_fdre_C_Q)         0.128     1.038 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/Q
                         net (fo=1, routed)           0.120     1.158    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[9]
    SLICE_X26Y89         SRLC32E                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1655, routed)        0.841     1.207    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y89                                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.264     0.943    
    SLICE_X26Y89         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.129     1.072    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.072    
                         arrival time                           1.158    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.450%)  route 0.144ns (50.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1655, routed)        0.575     0.911    design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X31Y91                                                      r  design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y91         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/Q
                         net (fo=1, routed)           0.144     1.196    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[8]
    SLICE_X30Y91         SRLC32E                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1655, routed)        0.843     1.209    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y91                                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.285     0.924    
    SLICE_X30Y91         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.107    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.107    
                         arrival time                           1.196    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 design_1_i/acorn128_dec_onebyte_0/U0/grp_acorn128_dec_onebyte_Decrypt_StateUpdate128_1bit_fu_73/reg_260_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/acorn128_dec_onebyte_0/U0/grp_acorn128_dec_onebyte_Decrypt_StateUpdate128_1bit_fu_73/tmp_s_reg_530_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.385%)  route 0.191ns (50.615%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1655, routed)        0.639     0.975    design_1_i/acorn128_dec_onebyte_0/U0/grp_acorn128_dec_onebyte_Decrypt_StateUpdate128_1bit_fu_73/ap_clk
    SLICE_X37Y100                                                     r  design_1_i/acorn128_dec_onebyte_0/U0/grp_acorn128_dec_onebyte_Decrypt_StateUpdate128_1bit_fu_73/reg_260_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  design_1_i/acorn128_dec_onebyte_0/U0/grp_acorn128_dec_onebyte_Decrypt_StateUpdate128_1bit_fu_73/reg_260_reg[5]/Q
                         net (fo=4, routed)           0.191     1.307    design_1_i/acorn128_dec_onebyte_0/U0/grp_acorn128_dec_onebyte_Decrypt_StateUpdate128_1bit_fu_73/reg_260[5]
    SLICE_X39Y98         LUT3 (Prop_lut3_I0_O)        0.045     1.352 r  design_1_i/acorn128_dec_onebyte_0/U0/grp_acorn128_dec_onebyte_Decrypt_StateUpdate128_1bit_fu_73/tmp_s_reg_530[5]_i_1/O
                         net (fo=1, routed)           0.000     1.352    design_1_i/acorn128_dec_onebyte_0/U0/grp_acorn128_dec_onebyte_Decrypt_StateUpdate128_1bit_fu_73/tmp_s_fu_283_p2[5]
    SLICE_X39Y98         FDRE                                         r  design_1_i/acorn128_dec_onebyte_0/U0/grp_acorn128_dec_onebyte_Decrypt_StateUpdate128_1bit_fu_73/tmp_s_reg_530_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1655, routed)        0.825     1.191    design_1_i/acorn128_dec_onebyte_0/U0/grp_acorn128_dec_onebyte_Decrypt_StateUpdate128_1bit_fu_73/ap_clk
    SLICE_X39Y98                                                      r  design_1_i/acorn128_dec_onebyte_0/U0/grp_acorn128_dec_onebyte_Decrypt_StateUpdate128_1bit_fu_73/tmp_s_reg_530_reg[5]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X39Y98         FDRE (Hold_fdre_C_D)         0.091     1.247    design_1_i/acorn128_dec_onebyte_0/U0/grp_acorn128_dec_onebyte_Decrypt_StateUpdate128_1bit_fu_73/tmp_s_reg_530_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.247    
                         arrival time                           1.352    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1655, routed)        0.577     0.913    design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X31Y97                                                      r  design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y97         FDRE (Prop_fdre_C_Q)         0.128     1.041 r  design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1]/Q
                         net (fo=1, routed)           0.119     1.160    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[32]
    SLICE_X30Y97         SRLC32E                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1655, routed)        0.845     1.211    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y97                                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/CLK
                         clock pessimism             -0.285     0.926    
    SLICE_X30Y97         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.129     1.055    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32
  -------------------------------------------------------------------
                         required time                         -1.055    
                         arrival time                           1.160    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.190ns (48.230%)  route 0.204ns (51.770%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1655, routed)        0.659     0.995    design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X31Y100                                                     r  design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[28]/Q
                         net (fo=1, routed)           0.204     1.340    design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/n_0_skid_buffer_reg[28]
    SLICE_X31Y99         LUT3 (Prop_lut3_I2_O)        0.049     1.389 r  design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[28]_i_1/O
                         net (fo=1, routed)           0.000     1.389    design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[28]
    SLICE_X31Y99         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1655, routed)        0.845     1.211    design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X31Y99                                                      r  design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[28]/C
                         clock pessimism             -0.035     1.176    
    SLICE_X31Y99         FDRE (Hold_fdre_C_D)         0.107     1.283    design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.283    
                         arrival time                           1.389    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_OE_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.READ_REG_GEN[5].GPIO_DBus_i_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1655, routed)        0.554     0.890    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X39Y88                                                      r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_OE_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y88         FDSE (Prop_fdse_C_Q)         0.141     1.031 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_OE_reg[5]/Q
                         net (fo=1, routed)           0.054     1.085    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/gpio_io_t[2]
    SLICE_X38Y88         LUT5 (Prop_lut5_I0_O)        0.045     1.130 r  design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.READ_REG_GEN[5].GPIO_DBus_i[29]_i_1/O
                         net (fo=1, routed)           0.000     1.130    design_1_i/axi_gpio_0/U0/gpio_core_1/Read_Reg_In[5]
    SLICE_X38Y88         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.READ_REG_GEN[5].GPIO_DBus_i_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1655, routed)        0.822     1.188    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X38Y88                                                      r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.READ_REG_GEN[5].GPIO_DBus_i_reg[29]/C
                         clock pessimism             -0.285     0.903    
    SLICE_X38Y88         FDRE (Hold_fdre_C_D)         0.121     1.024    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.READ_REG_GEN[5].GPIO_DBus_i_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.024    
                         arrival time                           1.130    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 design_1_i/acorn128_dec_onebyte_0/U0/grp_acorn128_dec_onebyte_Decrypt_StateUpdate128_1bit_fu_73/tmp7_reg_612_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/acorn128_dec_onebyte_0/U0/grp_acorn128_dec_onebyte_Decrypt_StateUpdate128_1bit_fu_73/tmp_i_i_reg_642_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.610%)  route 0.197ns (51.390%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1655, routed)        0.639     0.975    design_1_i/acorn128_dec_onebyte_0/U0/grp_acorn128_dec_onebyte_Decrypt_StateUpdate128_1bit_fu_73/ap_clk
    SLICE_X41Y101                                                     r  design_1_i/acorn128_dec_onebyte_0/U0/grp_acorn128_dec_onebyte_Decrypt_StateUpdate128_1bit_fu_73/tmp7_reg_612_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y101        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  design_1_i/acorn128_dec_onebyte_0/U0/grp_acorn128_dec_onebyte_Decrypt_StateUpdate128_1bit_fu_73/tmp7_reg_612_reg[5]/Q
                         net (fo=1, routed)           0.197     1.313    design_1_i/acorn128_dec_onebyte_0/U0/grp_acorn128_dec_onebyte_Decrypt_StateUpdate128_1bit_fu_73/tmp7_reg_612[5]
    SLICE_X41Y99         LUT6 (Prop_lut6_I1_O)        0.045     1.358 r  design_1_i/acorn128_dec_onebyte_0/U0/grp_acorn128_dec_onebyte_Decrypt_StateUpdate128_1bit_fu_73/tmp_i_i_reg_642[5]_i_1/O
                         net (fo=1, routed)           0.000     1.358    design_1_i/acorn128_dec_onebyte_0/U0/grp_acorn128_dec_onebyte_Decrypt_StateUpdate128_1bit_fu_73/tmp_25_fu_390_p1[5]
    SLICE_X41Y99         FDRE                                         r  design_1_i/acorn128_dec_onebyte_0/U0/grp_acorn128_dec_onebyte_Decrypt_StateUpdate128_1bit_fu_73/tmp_i_i_reg_642_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1655, routed)        0.825     1.191    design_1_i/acorn128_dec_onebyte_0/U0/grp_acorn128_dec_onebyte_Decrypt_StateUpdate128_1bit_fu_73/ap_clk
    SLICE_X41Y99                                                      r  design_1_i/acorn128_dec_onebyte_0/U0/grp_acorn128_dec_onebyte_Decrypt_StateUpdate128_1bit_fu_73/tmp_i_i_reg_642_reg[5]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X41Y99         FDRE (Hold_fdre_C_D)         0.091     1.247    design_1_i/acorn128_dec_onebyte_0/U0/grp_acorn128_dec_onebyte_Decrypt_StateUpdate128_1bit_fu_73/tmp_i_i_reg_642_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.247    
                         arrival time                           1.358    
  -------------------------------------------------------------------
                         slack                                  0.111    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform:           { 0 5 }
Period:             10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack  Location        Pin                                                                                                                                                                   
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944     10.000  7.056  RAMB36_X2Y19    design_1_i/acorn128_dec_onebyte_0/U0/acorn128_dec_onebyte_AXILiteS_s_axi_U/int_state/gen_write[1].mem_reg/CLKARDCLK                                                   
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944     10.000  7.056  RAMB36_X2Y19    design_1_i/acorn128_dec_onebyte_0/U0/acorn128_dec_onebyte_AXILiteS_s_axi_U/int_state/gen_write[1].mem_reg/CLKBWRCLK                                                   
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944     10.000  7.056  RAMB36_X2Y17    design_1_i/acorn128_enc_onebyte_0/U0/acorn128_enc_onebyte_AXILiteS_s_axi_U/int_state/gen_write[1].mem_reg/CLKARDCLK                                                   
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944     10.000  7.056  RAMB36_X2Y17    design_1_i/acorn128_enc_onebyte_0/U0/acorn128_enc_onebyte_AXILiteS_s_axi_U/int_state/gen_write[1].mem_reg/CLKBWRCLK                                                   
Min Period        n/a     BUFG/I              n/a            2.155     10.000  7.845  BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I                                                                                              
Min Period        n/a     FDRE/C              n/a            1.000     10.000  9.000  SLICE_X39Y91    design_1_i/acorn128_dec_onebyte_0/U0/acorn128_dec_onebyte_AXILiteS_s_axi_U/int_ap_done_reg/C                                                                          
Min Period        n/a     FDRE/C              n/a            1.000     10.000  9.000  SLICE_X40Y92    design_1_i/acorn128_dec_onebyte_0/U0/acorn128_dec_onebyte_AXILiteS_s_axi_U/int_ap_start_reg/C                                                                         
Min Period        n/a     FDRE/C              n/a            1.000     10.000  9.000  SLICE_X40Y92    design_1_i/acorn128_dec_onebyte_0/U0/acorn128_dec_onebyte_AXILiteS_s_axi_U/int_auto_restart_reg/C                                                                     
Min Period        n/a     FDRE/C              n/a            1.000     10.000  9.000  SLICE_X40Y93    design_1_i/acorn128_dec_onebyte_0/U0/acorn128_dec_onebyte_AXILiteS_s_axi_U/int_cabyte_reg[0]/C                                                                        
Min Period        n/a     FDRE/C              n/a            1.000     10.000  9.000  SLICE_X40Y93    design_1_i/acorn128_dec_onebyte_0/U0/acorn128_dec_onebyte_AXILiteS_s_axi_U/int_cabyte_reg[1]/C                                                                        
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980     5.000   4.020  SLICE_X30Y100   design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK         
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980     5.000   4.020  SLICE_X30Y102   design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK        
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980     5.000   4.020  SLICE_X30Y102   design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK        
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980     5.000   4.020  SLICE_X30Y102   design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK        
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980     5.000   4.020  SLICE_X30Y102   design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/CLK        
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980     5.000   4.020  SLICE_X30Y102   design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/CLK        
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980     5.000   4.020  SLICE_X30Y102   design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/CLK        
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980     5.000   4.020  SLICE_X30Y102   design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK        
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980     5.000   4.020  SLICE_X30Y100   design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK         
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980     5.000   4.020  SLICE_X30Y100   design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/CLK         
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980     5.000   4.020  SLICE_X26Y90    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK   
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980     5.000   4.020  SLICE_X26Y90    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK  
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980     5.000   4.020  SLICE_X26Y90    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK   
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980     5.000   4.020  SLICE_X32Y94    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK  
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980     5.000   4.020  SLICE_X32Y94    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK  
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980     5.000   4.020  SLICE_X26Y90    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/CLK   
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980     5.000   4.020  SLICE_X26Y92    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/CLK   
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980     5.000   4.020  SLICE_X26Y92    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/CLK   
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980     5.000   4.020  SLICE_X26Y92    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/CLK   
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980     5.000   4.020  SLICE_X26Y92    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK   



