@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)
@N: MO231 :"c:\project\distance\hdl\sensing.v":79:4:79:9|Found counter in view:work.DistanceSensor(verilog) instance data_buffer[11:0] 
@N: MF238 :"c:\project\distance\hdl\sensing.v":60:21:60:30|Found 20-bit incrementor, 'count_2[19:0]'
@N: FP130 |Promoting Net PCLK_c on CLKBUF  PCLK_pad 
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.
@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.
