# AD9910 DDS board

Design by Carlos Bracamontes Palma.

## Characteristic performance data

Some quick preliminary results. Onboard TCXO operating at 40MHz, internal PLL multiplier of 25x. Output at 200MHz.

Carrier offset | Phase noise
---------|--------------
100 Hz | -94.927890 dBc/Hz
1 kHz| -102.364708 dBc/Hz
10 kHz| -107.375432 dBc/Hz
100 kHz| -113.332989 dBc/Hz
1 MHz | -126.497115 dBc/Hz

This is a little worse than one might expect from the datasheet, although unclear why.

![Phase Noise](https://github.com/JQIamo/ad9910-dds/raw/master/data/phase_noise.png)


**Spectrum** -- note the TCXO reference spurs at 40MHz, down 70ish dB.

![Spectrum](https://github.com/JQIamo/ad9910-dds/raw/master/data/spectrum.png)
