[{"DBLP title": "LightningSim: Fast and Accurate Trace-Based Simulation for High-Level Synthesis.", "DBLP authors": ["Rishov Sarkar", "Cong Hao"], "year": 2023, "doi": "https://doi.org/10.1109/FCCM57271.2023.00010", "OA papers": [{"PaperId": "https://openalex.org/W4383749334", "PaperTitle": "LightningSim: Fast and Accurate Trace-Based Simulation for High-Level Synthesis", "Year": 2023, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Georgia Institute of Technology": 2.0}, "Authors": ["Rishov Sarkar", "Cong Hao"]}]}, {"DBLP title": "PASTA: Programming and Automation Support for Scalable Task-Parallel HLS Programs on Modern Multi-Die FPGAs.", "DBLP authors": ["Moazin Khatti", "Xingyu Tian", "Yuze Chi", "Licheng Guo", "Jason Cong", "Zhenman Fang"], "year": 2023, "doi": "https://doi.org/10.1109/FCCM57271.2023.00011", "OA papers": [{"PaperId": "https://openalex.org/W4383749446", "PaperTitle": "PASTA: Programming and Automation Support for Scalable Task-Parallel HLS Programs on Modern Multi-Die FPGAs", "Year": 2023, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Simon Fraser University": 3.0, "UCLA Health": 3.0}, "Authors": ["Moazin Khatti", "Xingyu Tian", "Yuze Chi", "Licheng Guo", "Jason Cong", "Zhenman Fang"]}, {"PaperId": "https://openalex.org/W4401335869", "PaperTitle": "PASTA: Programming and Automation Support for Scalable Task-Parallel HLS Programs on Modern Multi-Die FPGAs", "Year": 2024, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Simon Fraser University": 5.0, "University of California, Los Angeles": 3.0}, "Authors": ["Moazin Khatti", "Xingyu Tian", "A. S. Baroughi", "Akhil Raj Baranwal", "Yuze Chi", "Licheng Guo", "Jason Cong", "Zhenman Fang"]}]}, {"DBLP title": "SCCL: An open-source SystemC to RTL translator.", "DBLP authors": ["Zhuanhao Wu", "Maya B. Gokhale", "Scott Lloyd", "Hiren D. Patel"], "year": 2023, "doi": "https://doi.org/10.1109/FCCM57271.2023.00012", "OA papers": [{"PaperId": "https://openalex.org/W4383749641", "PaperTitle": "SCCL: An open-source SystemC to RTL translator", "Year": 2023, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Waterloo": 2.0, "Lawrence Livermore National Laboratory": 1.0, "Brigham Young University": 1.0}, "Authors": ["Zhuanhao Wu", "Maya Gokhale", "Scott Lloyd", "Hiren Patel"]}]}, {"DBLP title": "Lasa: Abstraction and Specialization for Productive and Performant Linear Algebra on FPGAs.", "DBLP authors": ["Xiaochen Hao", "Mingzhe Zhang", "Ce Sun", "Zhuofu Tao", "Hongbo Rong", "Yu Zhang", "Lei He", "Eric Petit", "Wenguang Chen", "Yun Liang"], "year": 2023, "doi": "https://doi.org/10.1109/FCCM57271.2023.00013", "OA papers": [{"PaperId": "https://openalex.org/W4383749402", "PaperTitle": "Lasa: Abstraction and Specialization for Productive and Performant Linear Algebra on FPGAs", "Year": 2023, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Peking University": 2.0, "Tsinghua University": 2.0, "University of Science and Technology of China": 2.0, "University of California, Los Angeles": 2.0, "Intel (United States)": 2.0}, "Authors": ["Xiaochen Hao", "Mingzhe Zhang", "Ce Sun", "Zhuofu Tao", "Hongbo Rong", "Yu Zhang", "Lei He", "\u00c9ric Petit", "Wenguang Chen", "Yun Liang"]}]}, {"DBLP title": "Placement Optimization for NoC-Enhanced FPGAs.", "DBLP authors": ["Srivatsan Srinivasan", "Andrew Boutros", "Fatemehsadat Mahmoudi", "Vaughn Betz"], "year": 2023, "doi": "https://doi.org/10.1109/FCCM57271.2023.00014", "OA papers": [{"PaperId": "https://openalex.org/W4383749471", "PaperTitle": "Placement Optimization for NoC-Enhanced FPGAs", "Year": 2023, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Toronto": 4.0}, "Authors": ["Srivatsan Srinivasan", "Andrew Boutros", "Fatemehsadat Mahmoudi", "Vaughn Betz"]}]}, {"DBLP title": "BRAMAC: Compute-in-BRAM Architectures for Multiply-Accumulate on FPGAs.", "DBLP authors": ["Yuzong Chen", "Mohamed S. Abdelfattah"], "year": 2023, "doi": "https://doi.org/10.1109/FCCM57271.2023.00015", "OA papers": [{"PaperId": "https://openalex.org/W4383749542", "PaperTitle": "BRAMAC: Compute-in-BRAM Architectures for Multiply-Accumulate on FPGAs", "Year": 2023, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Cornell University": 2.0}, "Authors": ["Yuzong Chen", "Mohamed S. Abdelfattah"]}]}, {"DBLP title": "A Machine Learning Approach for Predicting the Difficulty of FPGA Routing Problems.", "DBLP authors": ["Andrew David Gunter", "Steven J. E. Wilton"], "year": 2023, "doi": "https://doi.org/10.1109/FCCM57271.2023.00016", "OA papers": [{"PaperId": "https://openalex.org/W4383749600", "PaperTitle": "A Machine Learning Approach for Predicting the Difficulty of FPGA Routing Problems", "Year": 2023, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["Andrew David Gunter", "Steven J. E. Wilton"]}]}, {"DBLP title": "CXL over Ethernet: A Novel FPGA-based Memory Disaggregation Design in Data Centers.", "DBLP authors": ["Chenjiu Wang", "Ke He", "Ruiqi Fan", "Xiaonan Wang", "Wei Wang", "Qinfen Hao"], "year": 2023, "doi": "https://doi.org/10.1109/FCCM57271.2023.00017", "OA papers": [{"PaperId": "https://openalex.org/W4383749486", "PaperTitle": "CXL over Ethernet: A Novel FPGA-based Memory Disaggregation Design in Data Centers", "Year": 2023, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Chinese Academy of Sciences": 1.0, "Institute of Computing Technology": 1.0, "Chinese Academy of Sciences": 1.0}, "Authors": ["Chenjiu Wang", "Ke He", "Ruiqi Fan", "Xiaonan Wang", "Wei Wang", "Qinfen Hao"]}]}, {"DBLP title": "Model-Platform Optimized Deep Neural Network Accelerator Generation through Mixed-Integer Geometric Programming.", "DBLP authors": ["Yuhao Ding", "Jiajun Wu", "Yizhao Gao", "Maolin Wang", "Hayden Kwok-Hay So"], "year": 2023, "doi": "https://doi.org/10.1109/FCCM57271.2023.00018", "OA papers": [{"PaperId": "https://openalex.org/W4383749624", "PaperTitle": "Model-Platform Optimized Deep Neural Network Accelerator Generation through Mixed-Integer Geometric Programming", "Year": 2023, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Hong Kong": 4.0}, "Authors": ["Yuhao Ding", "Jiajun Wu", "Yizhao Gao", "Maolin Wang", "Hayden Kwok\u2010Hay So"]}]}, {"DBLP title": "MSD: Mixing Signed Digit Representations for Hardware-efficient DNN Acceleration on FPGA with Heterogeneous Resources.", "DBLP authors": ["Jiajun Wu", "Jiajun Zhou", "Yizhao Gao", "Yuhao Ding", "Ngai Wong", "Hayden Kwok-Hay So"], "year": 2023, "doi": "https://doi.org/10.1109/FCCM57271.2023.00019", "OA papers": [{"PaperId": "https://openalex.org/W4383749366", "PaperTitle": "MSD: Mixing Signed Digit Representations for Hardware-efficient DNN Acceleration on FPGA with Heterogeneous Resources", "Year": 2023, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Hong Kong": 6.0}, "Authors": ["Jiajun Wu", "Jiajun Zhou", "Yizhao Gao", "Yuhao Ding", "Ngai Wong", "Hayden Kwok\u2010Hay So"]}]}, {"DBLP title": "Optimizing Hybrid Binary-Unary Hardware Accelerators Using Self-Similarity Measures.", "DBLP authors": ["Alireza Khataei", "Gaurav Singh", "Kia Bazargan"], "year": 2023, "doi": "https://doi.org/10.1109/FCCM57271.2023.00020", "OA papers": [{"PaperId": "https://openalex.org/W4383749564", "PaperTitle": "Optimizing Hybrid Binary-Unary Hardware Accelerators Using Self-Similarity Measures", "Year": 2023, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Minnesota": 3.0}, "Authors": ["Alireza Khataei", "Gaurav Singh", "Kia Bazargan"]}]}, {"DBLP title": "Efficient Implementation of Ring-Binary-LWE-based Lightweight PQC Accelerator on the FPGA Platform.", "DBLP authors": ["Pengzhou He", "Tianyou Bao", "Yazheng Tu", "Jiafeng Xie"], "year": 2023, "doi": "https://doi.org/10.1109/FCCM57271.2023.00021", "OA papers": [{"PaperId": "https://openalex.org/W4383749469", "PaperTitle": "Efficient Implementation of Ring-Binary-LWE-based Lightweight PQC Accelerator on the FPGA Platform", "Year": 2023, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Villanova University": 4.0}, "Authors": ["Pengzhou He", "Tianyou Bao", "Yazheng Tu", "Jiafeng Xie"]}]}, {"DBLP title": "ATHEENA: A Toolflow for Hardware Early-Exit Network Automation.", "DBLP authors": ["Benjamin Biggs", "Christos-Savvas Bouganis", "George A. Constantinides"], "year": 2023, "doi": "https://doi.org/10.1109/FCCM57271.2023.00022", "OA papers": [{"PaperId": "https://openalex.org/W4383749333", "PaperTitle": "ATHEENA: A Toolflow for Hardware Early-Exit Network Automation", "Year": 2023, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Imperial College London": 3.0}, "Authors": ["Benjamin Biggs", "Christos-Savvas Bouganis", "George A. Constantinides"]}]}, {"DBLP title": "Modular and Lean Architecture with Elasticity for Sparse Matrix Vector Multiplication on FPGAs.", "DBLP authors": ["Abhishek Kumar Jain", "Chirag Ravishankar", "Hossein Omidian", "Sharan Kumar", "Maithilee Kulkarni", "Aashish Tripathi", "Dinesh Gaitonde"], "year": 2023, "doi": "https://doi.org/10.1109/FCCM57271.2023.00023", "OA papers": [{"PaperId": "https://openalex.org/W4383749374", "PaperTitle": "Modular and Lean Architecture with Elasticity for Sparse Matrix Vector Multiplication on FPGAs", "Year": 2023, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}, "Authors": ["Abhishek Kumar Jain", "Chirag Ravishankar", "Hossein Omidian", "Sharan Kumar", "Maithilee Nagesh Kulkarni", "Aashish Tripathi", "Dinesh Gaitonde"]}]}, {"DBLP title": "HARFLOW3D: A Latency-Oriented 3D-CNN Accelerator Toolflow for HAR on FPGA Devices.", "DBLP authors": ["Petros Toupas", "Alexander Montgomerie-Corcoran", "Christos-Savvas Bouganis", "Dimitrios Tzovaras"], "year": 2023, "doi": "https://doi.org/10.1109/FCCM57271.2023.00024", "OA papers": [{"PaperId": "https://openalex.org/W4383749621", "PaperTitle": "HARFLOW3D: A Latency-Oriented 3D-CNN Accelerator Toolflow for HAR on FPGA Devices", "Year": 2023, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Imperial College London": 2.5, "Information Technologies Institute": 1.5}, "Authors": ["Petros Toupas", "Alexander Montgomerie-Corcoran", "Christos-Savvas Bouganis", "Dimitrios Tzovaras"]}]}, {"DBLP title": "Power2Picture: Using Generative CNNs for Input Recovery of Neural Network Accelerators through Power Side-Channels on FPGAs.", "DBLP authors": ["Lukas Huegle", "Martin Gotthard", "Vincent Meyers", "Jonas Krautter", "Dennis R. E. Gnad", "Mehdi B. Tahoori"], "year": 2023, "doi": "https://doi.org/10.1109/FCCM57271.2023.00025", "OA papers": [{"PaperId": "https://openalex.org/W4383749332", "PaperTitle": "Power2Picture: Using Generative CNNs for Input Recovery of Neural Network Accelerators through Power Side-Channels on FPGAs", "Year": 2023, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Karlsruhe Institute of Technology": 6.0}, "Authors": ["Lukas Huegle", "Martin Gotthard", "Vincent Meyers", "Jonas Krautter", "Dennis R. E. Gnad", "Mehdi B. Tahoori"]}]}, {"DBLP title": "Computing and Compressing Electron Repulsion Integrals on FPGAs.", "DBLP authors": ["Xin Wu", "Tobias Kenter", "Robert Schade", "Thomas D. K\u00fchne", "Christian Plessl"], "year": 2023, "doi": "https://doi.org/10.1109/FCCM57271.2023.00026", "OA papers": [{"PaperId": "https://openalex.org/W4383749493", "PaperTitle": "Computing and Compressing Electron Repulsion Integrals on FPGAs", "Year": 2023, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Paderborn University": 5.0}, "Authors": ["Xin Wu", "Tobias Kenter", "Robert R. Schade", "Thomas D. K\u00fchne", "Christian Plessl"]}]}, {"DBLP title": "Tensor-Product-Based Accelerator for Area-efficient and Scalable Number Theoretic Transform.", "DBLP authors": ["Yuying Zhang", "Sathi Sarveswara Reddy", "Zili Kou", "Sharad Sinha", "Wei Zhang"], "year": 2023, "doi": "https://doi.org/10.1109/FCCM57271.2023.00027", "OA papers": [{"PaperId": "https://openalex.org/W4383749459", "PaperTitle": "Tensor-Product-Based Accelerator for Area-efficient and Scalable Number Theoretic Transform", "Year": 2023, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Hong Kong University of Science and Technology": 2.0, "University of Hong Kong": 2.0, "Indian Institute of Technology Indore": 0.5, "Indian Institute of Technology Goa": 0.5}, "Authors": ["Yuying Zhang", "Sarveswara Reddy Sathi", "Zili Kou", "Sharad Sinha", "Wei Zhang"]}]}, {"DBLP title": "SQL2FPGA: Automatic Acceleration of SQL Query Processing on Modern CPU-FPGA Platforms.", "DBLP authors": ["Alec Lu", "Zhenman Fang"], "year": 2023, "doi": "https://doi.org/10.1109/FCCM57271.2023.00028", "OA papers": [{"PaperId": "https://openalex.org/W4383749527", "PaperTitle": "SQL2FPGA: Automatic Acceleration of SQL Query Processing on Modern CPU-FPGA Platforms", "Year": 2023, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Simon Fraser University": 2.0}, "Authors": ["Alec Lu", "Zhenman Fang"]}]}, {"DBLP title": "DGNN-Booster: A Generic FPGA Accelerator Framework For Dynamic Graph Neural Network Inference.", "DBLP authors": ["Hanqiu Chen", "Cong Hao"], "year": 2023, "doi": "https://doi.org/10.1109/FCCM57271.2023.00029", "OA papers": [{"PaperId": "https://openalex.org/W4383749341", "PaperTitle": "DGNN-Booster: A Generic FPGA Accelerator Framework For Dynamic Graph Neural Network Inference", "Year": 2023, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Georgia Institute of Technology": 2.0}, "Authors": ["Hanqiu Chen", "Cong Hao"]}, {"PaperId": "https://openalex.org/W4366197093", "PaperTitle": "DGNN-Booster: A Generic FPGA Accelerator Framework For Dynamic Graph Neural Network Inference", "Year": 2023, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Hanqiu Chen", "Cong Hao"]}]}]