<?xml version="1.0" encoding="UTF-8"?>
<!--                                                   -->
<!--Copyright (c) 2021-2022 The Open-Source FPGA Foundation.-->
<Project Version="0.5.16">
    <Configuration>
        <Option Name="ID" Val="20230222112208378"/>
        <Option Name="ActiveSimSet" Val="sim_1"/>
        <Option Name="Project Type" Val="0"/>
    </Configuration>
    <CompilerConfig>
        <Opt Name="LibPath" Val=""/>
        <Opt Name="IncludePath" Val=""/>
        <Opt Name="LibExt" Val=""/>
        <Opt Name="Macro" Val=""/>
    </CompilerConfig>
    <SimulationConfig>
        <Opt Name="LibPath" Val=""/>
        <Opt Name="IncludePath" Val=""/>
        <Opt Name="LibExt" Val=""/>
        <Opt Name="Macro" Val=""/>
    </SimulationConfig>
    <IpConfig>
        <Option Name="InstancePaths" Val=""/>
        <Option Name="CatalogPaths" Val=""/>
        <Option Name="InstanceCmds" Val=""/>
    </IpConfig>
    <FileSets>
        <FileSet Name="constrs_1" Type="Constrs" RelSrcDir="/fft.srcs/constrs_1"/>
        <FileSet Name="sim_1" Type="SimulationSrcs" RelSrcDir="/fft.srcs/sim_1">
            <Config>
                <Option Name="TopModule" Val=""/>
                <Option Name="TopModuleLib" Val=""/>
            </Config>
        </FileSet>
        <FileSet Name="sources_1" Type="DesignSrcs" RelSrcDir="/fft.srcs/sources_1">
            <File Path="/home/athakare/rs_gitrepo/Jira_Testcase/EDA-1247/fft_fir_filter/rtl/control_i.vhd"/>
            <File Path="/home/athakare/rs_gitrepo/Jira_Testcase/EDA-1247/fft_fir_filter/rtl/denorm.vhd"/>
            <File Path="/home/athakare/rs_gitrepo/Jira_Testcase/EDA-1247/fft_fir_filter/rtl/ramb16_s18_s18.vhd"/>
            <File Path="/home/athakare/rs_gitrepo/Jira_Testcase/EDA-1247/fft_fir_filter/rtl/fftdpath.vhd"/>
            <File Path="/home/athakare/rs_gitrepo/Jira_Testcase/EDA-1247/fft_fir_filter/rtl/rom_cos.vhd"/>
            <File Path="/home/athakare/rs_gitrepo/Jira_Testcase/EDA-1247/fft_fir_filter/rtl/fftdpathi.vhd"/>
            <File Path="/home/athakare/rs_gitrepo/Jira_Testcase/EDA-1247/fft_fir_filter/rtl/alfft_core_sli.vhd"/>
            <File Path="/home/athakare/rs_gitrepo/Jira_Testcase/EDA-1247/fft_fir_filter/rtl/control_slip.vhd"/>
            <File Path="/home/athakare/rs_gitrepo/Jira_Testcase/EDA-1247/fft_fir_filter/rtl/rom_cosi.vhd"/>
            <File Path="/home/athakare/rs_gitrepo/Jira_Testcase/EDA-1247/fft_fir_filter/rtl/ram1x_2.vhd"/>
            <File Path="/home/athakare/rs_gitrepo/Jira_Testcase/EDA-1247/fft_fir_filter/rtl/fft_filtr2.vhd"/>
            <File Path="/home/athakare/rs_gitrepo/Jira_Testcase/EDA-1247/fft_fir_filter/rtl/ram2x_2.vhd"/>
            <File Path="/home/athakare/rs_gitrepo/Jira_Testcase/EDA-1247/fft_fir_filter/rtl/alfft_core_slip.vhd"/>
            <File Path="/home/athakare/rs_gitrepo/Jira_Testcase/EDA-1247/fft_fir_filter/rtl/ramb16_s36_s36.vhd"/>
            <Group Id="5" Name="" Files="/home/athakare/rs_gitrepo/Jira_Testcase/EDA-1247/fft_fir_filter/rtl/control_i.vhd" LibCommand="" LibName=""/>
            <Group Id="5" Name="" Files="/home/athakare/rs_gitrepo/Jira_Testcase/EDA-1247/fft_fir_filter/rtl/denorm.vhd" LibCommand="" LibName=""/>
            <Group Id="5" Name="" Files="/home/athakare/rs_gitrepo/Jira_Testcase/EDA-1247/fft_fir_filter/rtl/ramb16_s18_s18.vhd" LibCommand="" LibName=""/>
            <Group Id="5" Name="" Files="/home/athakare/rs_gitrepo/Jira_Testcase/EDA-1247/fft_fir_filter/rtl/fftdpath.vhd" LibCommand="" LibName=""/>
            <Group Id="5" Name="" Files="/home/athakare/rs_gitrepo/Jira_Testcase/EDA-1247/fft_fir_filter/rtl/rom_cos.vhd" LibCommand="" LibName=""/>
            <Group Id="5" Name="" Files="/home/athakare/rs_gitrepo/Jira_Testcase/EDA-1247/fft_fir_filter/rtl/fftdpathi.vhd" LibCommand="" LibName=""/>
            <Group Id="5" Name="" Files="/home/athakare/rs_gitrepo/Jira_Testcase/EDA-1247/fft_fir_filter/rtl/alfft_core_sli.vhd" LibCommand="" LibName=""/>
            <Group Id="5" Name="" Files="/home/athakare/rs_gitrepo/Jira_Testcase/EDA-1247/fft_fir_filter/rtl/control_slip.vhd" LibCommand="" LibName=""/>
            <Group Id="5" Name="" Files="/home/athakare/rs_gitrepo/Jira_Testcase/EDA-1247/fft_fir_filter/rtl/rom_cosi.vhd" LibCommand="" LibName=""/>
            <Group Id="5" Name="" Files="/home/athakare/rs_gitrepo/Jira_Testcase/EDA-1247/fft_fir_filter/rtl/ram1x_2.vhd" LibCommand="" LibName=""/>
            <Group Id="5" Name="" Files="/home/athakare/rs_gitrepo/Jira_Testcase/EDA-1247/fft_fir_filter/rtl/fft_filtr2.vhd" LibCommand="" LibName=""/>
            <Group Id="5" Name="" Files="/home/athakare/rs_gitrepo/Jira_Testcase/EDA-1247/fft_fir_filter/rtl/ram2x_2.vhd" LibCommand="" LibName=""/>
            <Group Id="5" Name="" Files="/home/athakare/rs_gitrepo/Jira_Testcase/EDA-1247/fft_fir_filter/rtl/alfft_core_slip.vhd" LibCommand="" LibName=""/>
            <Group Id="5" Name="" Files="/home/athakare/rs_gitrepo/Jira_Testcase/EDA-1247/fft_fir_filter/rtl/ramb16_s36_s36.vhd" LibCommand="" LibName=""/>
            <Config>
                <Option Name="TopModule" Val=""/>
                <Option Name="TopModuleLib" Val=""/>
            </Config>
        </FileSet>
    </FileSets>
    <Runs>
        <Run Name="imple_1" Type="Implementation" SrcSet="sources_1" ConstrsSet="constrs_1" State="current" SynthRun="synth_1"/>
        <Run Name="synth_1" Type="Synthesis" SrcSet="sources_1" ConstrsSet="constrs_1" State="current" SynthRun="">
            <Option Name="Compilation Flow" Val="Classic Flow"/>
            <Option Name="Device" Val="1GE100"/>
            <Option Name="Family" Val="Gemini"/>
            <Option Name="LanguageVersion" Val="SYSTEMVERILOG_2005"/>
            <Option Name="Package" Val="F784"/>
            <Option Name="Series" Val="Gemini"/>
            <Option Name="TargetLanguage" Val="VERILOG"/>
        </Run>
    </Runs>
    <Tasks Version="0.0.0">
        <Task ID="0" Status="0"/>
        <Task ID="1" Status="0"/>
        <Task ID="6" Status="0"/>
        <Task ID="10" Status="0"/>
        <Task ID="15" Status="0"/>
        <Task ID="19" Status="0"/>
        <Task ID="20" Status="0"/>
        <Task ID="21" Status="0"/>
        <Task ID="23" Status="0"/>
        <Task ID="28" Status="0"/>
        <Task ID="31" Status="0"/>
        <Task ID="34" Status="0"/>
        <Task ID="37" Status="0"/>
    </Tasks>
    <Compiler Version="0.0.0" CompilerState="0"/>
</Project>
