Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date         : Sun Apr 29 15:41:12 2018
| Host         : prabhat-Lenovo-ideapad-510-15IKB running 64-bit Ubuntu 16.04.4 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file buss_timing_summary_routed.rpt -rpx buss_timing_summary_routed.rpx
| Design       : buss
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
-------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 32 register/latch pins with no clock driven by root clock pin: master/Ctrl/Acontrol/op_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/Ctrl/Acontrol/op_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/Ctrl/Acontrol/op_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/Ctrl/Acontrol/op_reg[3]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: master/Ctrl/Decode/inscd_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: master/Ctrl/Decode/inscd_reg[1]/L7/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: master/Ctrl/Decode/inscd_reg[2]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/Ctrl/MC/asrc1_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/Ctrl/MC/asrc2_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/Ctrl/MC/asrc2_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/Ctrl/MC/asrc2_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/Ctrl/MC/d_wr_reg/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/Ctrl/MC/fset_reg/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/Ctrl/MC/iord_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: master/Ctrl/MC/rsrc2_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: master/Ctrl/MC/rsrc2_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/Ctrl/MC/ssrc1_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/Ctrl/MC/ssrc2_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/Ctrl/MC/ssrc2_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/Ctrl/MC/typec_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/Ctrl/MC/typec_reg[1]/Q (HIGH)

 There are 59 register/latch pins with no clock driven by root clock pin: master/Ctrl/States/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: master/Ctrl/States/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: master/Ctrl/States/FSM_sequential_state_reg[2]/Q (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: master/Ctrl/States/FSM_sequential_state_reg[3]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/PC_write/temp_reg[0]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/PC_write/temp_reg[10]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/PC_write/temp_reg[11]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/PC_write/temp_reg[12]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/PC_write/temp_reg[13]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/PC_write/temp_reg[14]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/PC_write/temp_reg[15]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/PC_write/temp_reg[16]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/PC_write/temp_reg[17]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/PC_write/temp_reg[18]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/PC_write/temp_reg[19]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/PC_write/temp_reg[1]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/PC_write/temp_reg[20]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/PC_write/temp_reg[21]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/PC_write/temp_reg[22]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/PC_write/temp_reg[23]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/PC_write/temp_reg[24]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/PC_write/temp_reg[25]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/PC_write/temp_reg[26]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/PC_write/temp_reg[27]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/PC_write/temp_reg[28]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/PC_write/temp_reg[29]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/PC_write/temp_reg[2]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/PC_write/temp_reg[30]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/PC_write/temp_reg[31]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/PC_write/temp_reg[3]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/PC_write/temp_reg[4]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/PC_write/temp_reg[5]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/PC_write/temp_reg[6]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/PC_write/temp_reg[7]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/PC_write/temp_reg[8]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/PC_write/temp_reg[9]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[0][0]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[0][10]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[0][11]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[0][12]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[0][13]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[0][14]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[0][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[0][16]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[0][17]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[0][18]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[0][19]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[0][1]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[0][20]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[0][21]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[0][22]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[0][23]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[0][24]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[0][25]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[0][26]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[0][27]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[0][28]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[0][29]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[0][2]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[0][30]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[0][31]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[0][3]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[0][4]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[0][5]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[0][6]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[0][7]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[0][8]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[0][9]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[10][0]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[10][10]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[10][11]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[10][12]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[10][13]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[10][14]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[10][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[10][16]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[10][17]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[10][18]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[10][19]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[10][1]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[10][20]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[10][21]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[10][22]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[10][23]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[10][24]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[10][25]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[10][26]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[10][27]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[10][28]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[10][29]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[10][2]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[10][30]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[10][31]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[10][3]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[10][4]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[10][5]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[10][6]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[10][7]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[10][8]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[10][9]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[11][0]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[11][10]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[11][11]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[11][12]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[11][13]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[11][14]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[11][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[11][16]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[11][17]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[11][18]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[11][19]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[11][1]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[11][20]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[11][21]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[11][22]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[11][23]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[11][24]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[11][25]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[11][26]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[11][27]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[11][28]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[11][29]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[11][2]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[11][30]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[11][31]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[11][3]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[11][4]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[11][5]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[11][6]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[11][7]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[11][8]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[11][9]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[12][0]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[12][10]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[12][11]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[12][12]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[12][13]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[12][14]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[12][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[12][16]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[12][17]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[12][18]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[12][19]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[12][1]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[12][20]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[12][21]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[12][22]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[12][23]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[12][24]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[12][25]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[12][26]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[12][27]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[12][28]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[12][29]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[12][2]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[12][30]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[12][31]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[12][3]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[12][4]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[12][5]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[12][6]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[12][7]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[12][8]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[12][9]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[13][0]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[13][10]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[13][11]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[13][12]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[13][13]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[13][14]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[13][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[13][16]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[13][17]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[13][18]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[13][19]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[13][1]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[13][20]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[13][21]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[13][22]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[13][23]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[13][24]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[13][25]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[13][26]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[13][27]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[13][28]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[13][29]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[13][2]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[13][30]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[13][31]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[13][3]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[13][4]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[13][5]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[13][6]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[13][7]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[13][8]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[13][9]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[14][0]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[14][10]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[14][11]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[14][12]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[14][13]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[14][14]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[14][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[14][16]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[14][17]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[14][18]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[14][19]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[14][1]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[14][20]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[14][21]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[14][22]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[14][23]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[14][24]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[14][25]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[14][26]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[14][27]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[14][28]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[14][29]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[14][2]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[14][30]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[14][31]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[14][3]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[14][4]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[14][5]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[14][6]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[14][7]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[14][8]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[14][9]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[15][0]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[15][10]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[15][11]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[15][12]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[15][13]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[15][14]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[15][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[15][16]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[15][17]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[15][18]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[15][19]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[15][1]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[15][20]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[15][21]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[15][22]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[15][23]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[15][24]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[15][25]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[15][26]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[15][27]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[15][28]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[15][29]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[15][2]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[15][30]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[15][31]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[15][3]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[15][4]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[15][5]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[15][6]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[15][7]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[15][8]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[15][9]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[1][0]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[1][10]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[1][11]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[1][12]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[1][13]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[1][14]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[1][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[1][16]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[1][17]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[1][18]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[1][19]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[1][1]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[1][20]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[1][21]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[1][22]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[1][23]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[1][24]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[1][25]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[1][26]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[1][27]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[1][28]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[1][29]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[1][2]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[1][30]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[1][31]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[1][3]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[1][4]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[1][5]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[1][6]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[1][7]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[1][8]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[1][9]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[2][0]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[2][10]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[2][11]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[2][12]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[2][13]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[2][14]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[2][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[2][16]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[2][17]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[2][18]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[2][19]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[2][1]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[2][20]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[2][21]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[2][22]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[2][23]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[2][24]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[2][25]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[2][26]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[2][27]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[2][28]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[2][29]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[2][2]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[2][30]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[2][31]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[2][3]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[2][4]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[2][5]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[2][6]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[2][7]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[2][8]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[2][9]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[3][0]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[3][10]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[3][11]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[3][12]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[3][13]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[3][14]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[3][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[3][16]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[3][17]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[3][18]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[3][19]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[3][1]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[3][20]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[3][21]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[3][22]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[3][23]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[3][24]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[3][25]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[3][26]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[3][27]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[3][28]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[3][29]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[3][2]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[3][30]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[3][31]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[3][3]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[3][4]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[3][5]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[3][6]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[3][7]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[3][8]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[3][9]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[4][0]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[4][10]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[4][11]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[4][12]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[4][13]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[4][14]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[4][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[4][16]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[4][17]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[4][18]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[4][19]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[4][1]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[4][20]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[4][21]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[4][22]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[4][23]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[4][24]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[4][25]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[4][26]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[4][27]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[4][28]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[4][29]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[4][2]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[4][30]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[4][31]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[4][3]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[4][4]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[4][5]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[4][6]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[4][7]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[4][8]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[4][9]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[5][0]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[5][10]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[5][11]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[5][12]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[5][13]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[5][14]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[5][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[5][16]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[5][17]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[5][18]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[5][19]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[5][1]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[5][20]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[5][21]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[5][22]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[5][23]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[5][24]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[5][25]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[5][26]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[5][27]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[5][28]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[5][29]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[5][2]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[5][30]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[5][31]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[5][3]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[5][4]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[5][5]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[5][6]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[5][7]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[5][8]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[5][9]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[6][0]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[6][10]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[6][11]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[6][12]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[6][13]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[6][14]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[6][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[6][16]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[6][17]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[6][18]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[6][19]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[6][1]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[6][20]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[6][21]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[6][22]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[6][23]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[6][24]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[6][25]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[6][26]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[6][27]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[6][28]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[6][29]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[6][2]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[6][30]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[6][31]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[6][3]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[6][4]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[6][5]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[6][6]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[6][7]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[6][8]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[6][9]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[7][0]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[7][10]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[7][11]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[7][12]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[7][13]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[7][14]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[7][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[7][16]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[7][17]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[7][18]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[7][19]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[7][1]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[7][20]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[7][21]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[7][22]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[7][23]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[7][24]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[7][25]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[7][26]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[7][27]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[7][28]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[7][29]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[7][2]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[7][30]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[7][31]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[7][3]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[7][4]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[7][5]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[7][6]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[7][7]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[7][8]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[7][9]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[8][0]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[8][10]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[8][11]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[8][12]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[8][13]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[8][14]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[8][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[8][16]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[8][17]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[8][18]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[8][19]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[8][1]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[8][20]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[8][21]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[8][22]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[8][23]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[8][24]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[8][25]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[8][26]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[8][27]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[8][28]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[8][29]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[8][2]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[8][30]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[8][31]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[8][3]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[8][4]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[8][5]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[8][6]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[8][7]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[8][8]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[8][9]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[9][0]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[9][10]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[9][11]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[9][12]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[9][13]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[9][14]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[9][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[9][16]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[9][17]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[9][18]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[9][19]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[9][1]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[9][20]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[9][21]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[9][22]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[9][23]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[9][24]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[9][25]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[9][26]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[9][27]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[9][28]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[9][29]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[9][2]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[9][30]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[9][31]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[9][3]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[9][4]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[9][5]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[9][6]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[9][7]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[9][8]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[9][9]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Rsrc2_mux/result_reg[0]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Rsrc2_mux/result_reg[1]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Rsrc2_mux/result_reg[2]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Rsrc2_mux/result_reg[3]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 66 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 262 combinational loops in the design. (HIGH)


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 2 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -22.003   -15525.871                   1111                 1232        0.250        0.000                      0                 1232        4.500        0.000                       0                   606  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin       -22.003   -15525.871                   1111                 1232        0.250        0.000                      0                 1232        4.500        0.000                       0                   606  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :         1111  Failing Endpoints,  Worst Slack      -22.003ns,  Total Violation   -15525.871ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.250ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -22.003ns  (required time - arrival time)
  Source:                 master/DP/Reg/registers_reg[9][8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            master/DP/Reg/registers_reg[8][8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        31.918ns  (logic 11.544ns (36.167%)  route 20.374ns (63.833%))
  Logic Levels:           43  (CARRY4=4 DSP48E1=1 LUT3=4 LUT4=3 LUT5=7 LUT6=22 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=605, routed)         1.562     5.083    master/DP/Reg/CLK
    SLICE_X56Y17         FDRE                                         r  master/DP/Reg/registers_reg[9][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y17         FDRE (Prop_fdre_C_Q)         0.518     5.601 r  master/DP/Reg/registers_reg[9][8]/Q
                         net (fo=2, routed)           0.960     6.561    master/DP/Reg/registers_reg[9]_6[8]
    SLICE_X63Y14         LUT6 (Prop_lut6_I3_O)        0.124     6.685 r  master/DP/Reg/t_i_223/O
                         net (fo=1, routed)           0.000     6.685    master/DP/Reg/t_i_223_n_1
    SLICE_X63Y14         MUXF7 (Prop_muxf7_I0_O)      0.212     6.897 r  master/DP/Reg/t_i_112/O
                         net (fo=1, routed)           0.000     6.897    master/DP/Reg/t_i_112_n_1
    SLICE_X63Y14         MUXF8 (Prop_muxf8_I1_O)      0.094     6.991 r  master/DP/Reg/t_i_56/O
                         net (fo=2, routed)           0.794     7.785    master/Ctrl/States/rd2_outt[8]
    SLICE_X63Y12         LUT6 (Prop_lut6_I5_O)        0.316     8.101 r  master/Ctrl/States/t_i_24/O
                         net (fo=3, routed)           0.805     8.906    master/DP/Mult/C[8]
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_B[8]_P[0])
                                                      3.656    12.562 f  master/DP/Mult/t__0/P[0]
                         net (fo=2, routed)           0.748    13.310    master/DP/Asrc2_mux/P[0]
    SLICE_X57Y10         LUT6 (Prop_lut6_I3_O)        0.124    13.434 r  master/DP/Asrc2_mux/temp[0]_i_7/O
                         net (fo=8, routed)           0.426    13.860    master/Ctrl/MC/t__0_3
    SLICE_X57Y11         LUT5 (Prop_lut5_I4_O)        0.124    13.984 r  master/Ctrl/MC/temp[3]_i_57/O
                         net (fo=1, routed)           0.000    13.984    master/Ctrl/MC/temp[3]_i_57_n_1
    SLICE_X57Y11         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    14.590 f  master/Ctrl/MC/temp_reg[3]_i_13/O[3]
                         net (fo=1, routed)           0.538    15.128    master/Ctrl/Acontrol/data2[3]
    SLICE_X58Y12         LUT6 (Prop_lut6_I4_O)        0.306    15.434 f  master/Ctrl/Acontrol/temp[3]_i_4/O
                         net (fo=2, routed)           0.292    15.726    master/Ctrl/Acontrol/temp[3]_i_4_n_1
    SLICE_X58Y12         LUT6 (Prop_lut6_I4_O)        0.124    15.850 f  master/Ctrl/Acontrol/temp[3]_i_1/O
                         net (fo=2, routed)           0.171    16.021    master/Ctrl/States/temp_reg[31]_6[3]
    SLICE_X58Y12         LUT6 (Prop_lut6_I5_O)        0.124    16.145 f  master/Ctrl/States/memo_reg_i_3/O
                         net (fo=5, routed)           0.324    16.469    master/Ctrl/States/memo_reg
    SLICE_X61Y12         LUT5 (Prop_lut5_I1_O)        0.124    16.593 r  master/Ctrl/States/i__i_2/O
                         net (fo=1, routed)           0.263    16.856    master/DP/MEM/temp_reg[3]
    SLICE_X61Y12         LUT6 (Prop_lut6_I2_O)        0.124    16.980 r  master/DP/MEM/memo[127]/i_/O
                         net (fo=1, routed)           0.151    17.132    master/DP/PC_write/temp_reg[5]_0
    SLICE_X61Y12         LUT6 (Prop_lut6_I0_O)        0.124    17.256 r  master/DP/PC_write/inscd_reg[2]_i_12/O
                         net (fo=8, routed)           0.436    17.692    master/DP/PC_write/dout[1]
    SLICE_X60Y12         LUT4 (Prop_lut4_I3_O)        0.124    17.816 r  master/DP/PC_write/inscd_reg[2]_i_10/O
                         net (fo=11, routed)          0.365    18.180    master/Ctrl/States/dout[0]
    SLICE_X58Y13         LUT6 (Prop_lut6_I5_O)        0.124    18.304 f  master/Ctrl/States/result_reg[0]_i_4/O
                         net (fo=11, routed)          0.637    18.942    master/DP/Ssrc1_mux/FSM_sequential_state_reg[1]
    SLICE_X57Y8          LUT3 (Prop_lut3_I1_O)        0.124    19.066 r  master/DP/Ssrc1_mux/temp[24]_i_31/O
                         net (fo=11, routed)          0.415    19.481    master/Ctrl/MC/shifter_in1[0]
    SLICE_X57Y6          LUT5 (Prop_lut5_I2_O)        0.124    19.605 r  master/Ctrl/MC/temp[0]_i_17/O
                         net (fo=1, routed)           0.433    20.038    master/DP/E_write/FSM_sequential_state_reg[1]_0
    SLICE_X57Y6          LUT6 (Prop_lut6_I1_O)        0.124    20.162 f  master/DP/E_write/temp[0]_i_14/O
                         net (fo=1, routed)           0.338    20.501    master/Ctrl/States/FSM_sequential_state_reg[0]_27
    SLICE_X57Y7          LUT6 (Prop_lut6_I5_O)        0.124    20.625 r  master/Ctrl/States/temp[0]_i_10/O
                         net (fo=4, routed)           0.187    20.812    master/Ctrl/MC/FSM_sequential_state_reg[0]_3[0]
    SLICE_X57Y7          LUT4 (Prop_lut4_I0_O)        0.124    20.936 r  master/Ctrl/MC/temp[31]_i_86/O
                         net (fo=125, routed)         0.824    21.760    master/Ctrl/States/FSM_sequential_state_reg[1]_35
    SLICE_X54Y7          LUT4 (Prop_lut4_I1_O)        0.116    21.876 r  master/Ctrl/States/temp[30]_i_51/O
                         net (fo=1, routed)           0.412    22.288    master/Ctrl/States/temp[30]_i_51_n_1
    SLICE_X57Y7          LUT6 (Prop_lut6_I5_O)        0.328    22.616 r  master/Ctrl/States/temp[30]_i_37/O
                         net (fo=4, routed)           0.833    23.450    master/Ctrl/States/temp[30]_i_37_n_1
    SLICE_X53Y12         LUT5 (Prop_lut5_I0_O)        0.124    23.574 r  master/Ctrl/States/temp[18]_i_24/O
                         net (fo=4, routed)           0.420    23.994    master/Ctrl/States/temp_reg[18]_1
    SLICE_X53Y13         LUT3 (Prop_lut3_I2_O)        0.124    24.118 r  master/Ctrl/States/temp[2]_i_20/O
                         net (fo=1, routed)           0.518    24.636    master/DP/E_write/FSM_sequential_state_reg[0]_8
    SLICE_X52Y13         LUT6 (Prop_lut6_I2_O)        0.124    24.760 f  master/DP/E_write/temp[2]_i_18/O
                         net (fo=1, routed)           0.171    24.931    master/Ctrl/States/FSM_sequential_state_reg[0]_26
    SLICE_X52Y13         LUT6 (Prop_lut6_I5_O)        0.124    25.055 r  master/Ctrl/States/temp[2]_i_15/O
                         net (fo=3, routed)           0.321    25.376    master/Ctrl/MC/E_0[0]
    SLICE_X53Y13         LUT5 (Prop_lut5_I2_O)        0.124    25.500 r  master/Ctrl/MC/temp[31]_i_76/O
                         net (fo=107, routed)         0.554    26.054    master/Ctrl/States/shifter_in2[1]
    SLICE_X53Y11         LUT3 (Prop_lut3_I1_O)        0.124    26.178 f  master/Ctrl/States/temp[30]_i_26/O
                         net (fo=3, routed)           0.458    26.636    master/Ctrl/States/temp[30]_i_26_n_1
    SLICE_X55Y11         LUT5 (Prop_lut5_I4_O)        0.124    26.760 f  master/Ctrl/States/temp[22]_i_25/O
                         net (fo=4, routed)           0.692    27.452    master/Ctrl/States/temp_reg[6]_1
    SLICE_X53Y11         LUT5 (Prop_lut5_I4_O)        0.124    27.576 f  master/Ctrl/States/temp[6]_i_16/O
                         net (fo=1, routed)           0.956    28.532    master/DP/E_write/FSM_sequential_state_reg[0]_21
    SLICE_X56Y12         LUT6 (Prop_lut6_I4_O)        0.124    28.656 r  master/DP/E_write/temp[6]_i_12/O
                         net (fo=1, routed)           0.303    28.959    master/Ctrl/States/FSM_sequential_state_reg[0]_25
    SLICE_X56Y13         LUT6 (Prop_lut6_I5_O)        0.124    29.083 f  master/Ctrl/States/temp[6]_i_10/O
                         net (fo=2, routed)           0.162    29.245    master/DP/Asrc2_mux/FSM_sequential_state_reg[0]_0[5]
    SLICE_X56Y13         LUT6 (Prop_lut6_I1_O)        0.124    29.369 r  master/DP/Asrc2_mux/temp[6]_i_7/O
                         net (fo=8, routed)           0.388    29.756    master/Ctrl/MC/t__0_11
    SLICE_X55Y14         LUT6 (Prop_lut6_I3_O)        0.124    29.880 r  master/Ctrl/MC/temp[7]_i_36/O
                         net (fo=1, routed)           0.000    29.880    master/Ctrl/MC/temp[7]_i_36_n_1
    SLICE_X55Y14         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    30.232 r  master/Ctrl/MC/temp_reg[7]_i_9/O[3]
                         net (fo=3, routed)           0.607    30.839    master/Ctrl/MC/temp_reg[7]_3[3]
    SLICE_X56Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.682    31.521 r  master/Ctrl/MC/temp_reg[7]_i_8/CO[3]
                         net (fo=1, routed)           0.000    31.521    master/Ctrl/MC/temp_reg[7]_i_8_n_1
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    31.740 r  master/Ctrl/MC/temp_reg[11]_i_8/O[0]
                         net (fo=1, routed)           0.639    32.379    master/Ctrl/Acontrol/data5[8]
    SLICE_X59Y17         LUT6 (Prop_lut6_I3_O)        0.295    32.674 r  master/Ctrl/Acontrol/temp[8]_i_2/O
                         net (fo=1, routed)           0.573    33.247    master/Ctrl/Acontrol/temp[8]_i_2_n_1
    SLICE_X59Y19         LUT6 (Prop_lut6_I1_O)        0.124    33.371 r  master/Ctrl/Acontrol/temp[8]_i_1/O
                         net (fo=3, routed)           0.173    33.544    master/Ctrl/States/temp_reg[31]_6[8]
    SLICE_X59Y19         LUT6 (Prop_lut6_I5_O)        0.124    33.668 r  master/Ctrl/States/FSM_sequential_state[1]_i_2/O
                         net (fo=42, routed)          1.058    34.726    master/DP/M2r_mux/haddr[8]
    SLICE_X44Y18         LUT6 (Prop_lut6_I5_O)        0.124    34.850 f  master/DP/M2r_mux/registers[0][8]_i_2/O
                         net (fo=1, routed)           0.607    35.457    master/DP/M2r_mux/registers[0][8]_i_2_n_1
    SLICE_X44Y18         LUT3 (Prop_lut3_I2_O)        0.124    35.581 r  master/DP/M2r_mux/registers[0][8]_i_1/O
                         net (fo=16, routed)          1.421    37.001    master/DP/Reg/D[8]
    SLICE_X62Y14         FDRE                                         r  master/DP/Reg/registers_reg[8][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=605, routed)         1.514    14.855    master/DP/Reg/CLK
    SLICE_X62Y14         FDRE                                         r  master/DP/Reg/registers_reg[8][8]/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X62Y14         FDRE (Setup_fdre_C_D)       -0.081    14.999    master/DP/Reg/registers_reg[8][8]
  -------------------------------------------------------------------
                         required time                         14.999    
                         arrival time                         -37.001    
  -------------------------------------------------------------------
                         slack                                -22.003    

Slack (VIOLATED) :        -21.977ns  (required time - arrival time)
  Source:                 master/DP/Reg/registers_reg[9][8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            master/DP/Reg/registers_reg[6][8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        31.890ns  (logic 11.544ns (36.199%)  route 20.346ns (63.801%))
  Logic Levels:           43  (CARRY4=4 DSP48E1=1 LUT3=4 LUT4=3 LUT5=7 LUT6=22 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=605, routed)         1.562     5.083    master/DP/Reg/CLK
    SLICE_X56Y17         FDRE                                         r  master/DP/Reg/registers_reg[9][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y17         FDRE (Prop_fdre_C_Q)         0.518     5.601 r  master/DP/Reg/registers_reg[9][8]/Q
                         net (fo=2, routed)           0.960     6.561    master/DP/Reg/registers_reg[9]_6[8]
    SLICE_X63Y14         LUT6 (Prop_lut6_I3_O)        0.124     6.685 r  master/DP/Reg/t_i_223/O
                         net (fo=1, routed)           0.000     6.685    master/DP/Reg/t_i_223_n_1
    SLICE_X63Y14         MUXF7 (Prop_muxf7_I0_O)      0.212     6.897 r  master/DP/Reg/t_i_112/O
                         net (fo=1, routed)           0.000     6.897    master/DP/Reg/t_i_112_n_1
    SLICE_X63Y14         MUXF8 (Prop_muxf8_I1_O)      0.094     6.991 r  master/DP/Reg/t_i_56/O
                         net (fo=2, routed)           0.794     7.785    master/Ctrl/States/rd2_outt[8]
    SLICE_X63Y12         LUT6 (Prop_lut6_I5_O)        0.316     8.101 r  master/Ctrl/States/t_i_24/O
                         net (fo=3, routed)           0.805     8.906    master/DP/Mult/C[8]
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_B[8]_P[0])
                                                      3.656    12.562 f  master/DP/Mult/t__0/P[0]
                         net (fo=2, routed)           0.748    13.310    master/DP/Asrc2_mux/P[0]
    SLICE_X57Y10         LUT6 (Prop_lut6_I3_O)        0.124    13.434 r  master/DP/Asrc2_mux/temp[0]_i_7/O
                         net (fo=8, routed)           0.426    13.860    master/Ctrl/MC/t__0_3
    SLICE_X57Y11         LUT5 (Prop_lut5_I4_O)        0.124    13.984 r  master/Ctrl/MC/temp[3]_i_57/O
                         net (fo=1, routed)           0.000    13.984    master/Ctrl/MC/temp[3]_i_57_n_1
    SLICE_X57Y11         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    14.590 f  master/Ctrl/MC/temp_reg[3]_i_13/O[3]
                         net (fo=1, routed)           0.538    15.128    master/Ctrl/Acontrol/data2[3]
    SLICE_X58Y12         LUT6 (Prop_lut6_I4_O)        0.306    15.434 f  master/Ctrl/Acontrol/temp[3]_i_4/O
                         net (fo=2, routed)           0.292    15.726    master/Ctrl/Acontrol/temp[3]_i_4_n_1
    SLICE_X58Y12         LUT6 (Prop_lut6_I4_O)        0.124    15.850 f  master/Ctrl/Acontrol/temp[3]_i_1/O
                         net (fo=2, routed)           0.171    16.021    master/Ctrl/States/temp_reg[31]_6[3]
    SLICE_X58Y12         LUT6 (Prop_lut6_I5_O)        0.124    16.145 f  master/Ctrl/States/memo_reg_i_3/O
                         net (fo=5, routed)           0.324    16.469    master/Ctrl/States/memo_reg
    SLICE_X61Y12         LUT5 (Prop_lut5_I1_O)        0.124    16.593 r  master/Ctrl/States/i__i_2/O
                         net (fo=1, routed)           0.263    16.856    master/DP/MEM/temp_reg[3]
    SLICE_X61Y12         LUT6 (Prop_lut6_I2_O)        0.124    16.980 r  master/DP/MEM/memo[127]/i_/O
                         net (fo=1, routed)           0.151    17.132    master/DP/PC_write/temp_reg[5]_0
    SLICE_X61Y12         LUT6 (Prop_lut6_I0_O)        0.124    17.256 r  master/DP/PC_write/inscd_reg[2]_i_12/O
                         net (fo=8, routed)           0.436    17.692    master/DP/PC_write/dout[1]
    SLICE_X60Y12         LUT4 (Prop_lut4_I3_O)        0.124    17.816 r  master/DP/PC_write/inscd_reg[2]_i_10/O
                         net (fo=11, routed)          0.365    18.180    master/Ctrl/States/dout[0]
    SLICE_X58Y13         LUT6 (Prop_lut6_I5_O)        0.124    18.304 f  master/Ctrl/States/result_reg[0]_i_4/O
                         net (fo=11, routed)          0.637    18.942    master/DP/Ssrc1_mux/FSM_sequential_state_reg[1]
    SLICE_X57Y8          LUT3 (Prop_lut3_I1_O)        0.124    19.066 r  master/DP/Ssrc1_mux/temp[24]_i_31/O
                         net (fo=11, routed)          0.415    19.481    master/Ctrl/MC/shifter_in1[0]
    SLICE_X57Y6          LUT5 (Prop_lut5_I2_O)        0.124    19.605 r  master/Ctrl/MC/temp[0]_i_17/O
                         net (fo=1, routed)           0.433    20.038    master/DP/E_write/FSM_sequential_state_reg[1]_0
    SLICE_X57Y6          LUT6 (Prop_lut6_I1_O)        0.124    20.162 f  master/DP/E_write/temp[0]_i_14/O
                         net (fo=1, routed)           0.338    20.501    master/Ctrl/States/FSM_sequential_state_reg[0]_27
    SLICE_X57Y7          LUT6 (Prop_lut6_I5_O)        0.124    20.625 r  master/Ctrl/States/temp[0]_i_10/O
                         net (fo=4, routed)           0.187    20.812    master/Ctrl/MC/FSM_sequential_state_reg[0]_3[0]
    SLICE_X57Y7          LUT4 (Prop_lut4_I0_O)        0.124    20.936 r  master/Ctrl/MC/temp[31]_i_86/O
                         net (fo=125, routed)         0.824    21.760    master/Ctrl/States/FSM_sequential_state_reg[1]_35
    SLICE_X54Y7          LUT4 (Prop_lut4_I1_O)        0.116    21.876 r  master/Ctrl/States/temp[30]_i_51/O
                         net (fo=1, routed)           0.412    22.288    master/Ctrl/States/temp[30]_i_51_n_1
    SLICE_X57Y7          LUT6 (Prop_lut6_I5_O)        0.328    22.616 r  master/Ctrl/States/temp[30]_i_37/O
                         net (fo=4, routed)           0.833    23.450    master/Ctrl/States/temp[30]_i_37_n_1
    SLICE_X53Y12         LUT5 (Prop_lut5_I0_O)        0.124    23.574 r  master/Ctrl/States/temp[18]_i_24/O
                         net (fo=4, routed)           0.420    23.994    master/Ctrl/States/temp_reg[18]_1
    SLICE_X53Y13         LUT3 (Prop_lut3_I2_O)        0.124    24.118 r  master/Ctrl/States/temp[2]_i_20/O
                         net (fo=1, routed)           0.518    24.636    master/DP/E_write/FSM_sequential_state_reg[0]_8
    SLICE_X52Y13         LUT6 (Prop_lut6_I2_O)        0.124    24.760 f  master/DP/E_write/temp[2]_i_18/O
                         net (fo=1, routed)           0.171    24.931    master/Ctrl/States/FSM_sequential_state_reg[0]_26
    SLICE_X52Y13         LUT6 (Prop_lut6_I5_O)        0.124    25.055 r  master/Ctrl/States/temp[2]_i_15/O
                         net (fo=3, routed)           0.321    25.376    master/Ctrl/MC/E_0[0]
    SLICE_X53Y13         LUT5 (Prop_lut5_I2_O)        0.124    25.500 r  master/Ctrl/MC/temp[31]_i_76/O
                         net (fo=107, routed)         0.554    26.054    master/Ctrl/States/shifter_in2[1]
    SLICE_X53Y11         LUT3 (Prop_lut3_I1_O)        0.124    26.178 f  master/Ctrl/States/temp[30]_i_26/O
                         net (fo=3, routed)           0.458    26.636    master/Ctrl/States/temp[30]_i_26_n_1
    SLICE_X55Y11         LUT5 (Prop_lut5_I4_O)        0.124    26.760 f  master/Ctrl/States/temp[22]_i_25/O
                         net (fo=4, routed)           0.692    27.452    master/Ctrl/States/temp_reg[6]_1
    SLICE_X53Y11         LUT5 (Prop_lut5_I4_O)        0.124    27.576 f  master/Ctrl/States/temp[6]_i_16/O
                         net (fo=1, routed)           0.956    28.532    master/DP/E_write/FSM_sequential_state_reg[0]_21
    SLICE_X56Y12         LUT6 (Prop_lut6_I4_O)        0.124    28.656 r  master/DP/E_write/temp[6]_i_12/O
                         net (fo=1, routed)           0.303    28.959    master/Ctrl/States/FSM_sequential_state_reg[0]_25
    SLICE_X56Y13         LUT6 (Prop_lut6_I5_O)        0.124    29.083 f  master/Ctrl/States/temp[6]_i_10/O
                         net (fo=2, routed)           0.162    29.245    master/DP/Asrc2_mux/FSM_sequential_state_reg[0]_0[5]
    SLICE_X56Y13         LUT6 (Prop_lut6_I1_O)        0.124    29.369 r  master/DP/Asrc2_mux/temp[6]_i_7/O
                         net (fo=8, routed)           0.388    29.756    master/Ctrl/MC/t__0_11
    SLICE_X55Y14         LUT6 (Prop_lut6_I3_O)        0.124    29.880 r  master/Ctrl/MC/temp[7]_i_36/O
                         net (fo=1, routed)           0.000    29.880    master/Ctrl/MC/temp[7]_i_36_n_1
    SLICE_X55Y14         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    30.232 r  master/Ctrl/MC/temp_reg[7]_i_9/O[3]
                         net (fo=3, routed)           0.607    30.839    master/Ctrl/MC/temp_reg[7]_3[3]
    SLICE_X56Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.682    31.521 r  master/Ctrl/MC/temp_reg[7]_i_8/CO[3]
                         net (fo=1, routed)           0.000    31.521    master/Ctrl/MC/temp_reg[7]_i_8_n_1
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    31.740 r  master/Ctrl/MC/temp_reg[11]_i_8/O[0]
                         net (fo=1, routed)           0.639    32.379    master/Ctrl/Acontrol/data5[8]
    SLICE_X59Y17         LUT6 (Prop_lut6_I3_O)        0.295    32.674 r  master/Ctrl/Acontrol/temp[8]_i_2/O
                         net (fo=1, routed)           0.573    33.247    master/Ctrl/Acontrol/temp[8]_i_2_n_1
    SLICE_X59Y19         LUT6 (Prop_lut6_I1_O)        0.124    33.371 r  master/Ctrl/Acontrol/temp[8]_i_1/O
                         net (fo=3, routed)           0.173    33.544    master/Ctrl/States/temp_reg[31]_6[8]
    SLICE_X59Y19         LUT6 (Prop_lut6_I5_O)        0.124    33.668 r  master/Ctrl/States/FSM_sequential_state[1]_i_2/O
                         net (fo=42, routed)          1.058    34.726    master/DP/M2r_mux/haddr[8]
    SLICE_X44Y18         LUT6 (Prop_lut6_I5_O)        0.124    34.850 f  master/DP/M2r_mux/registers[0][8]_i_2/O
                         net (fo=1, routed)           0.607    35.457    master/DP/M2r_mux/registers[0][8]_i_2_n_1
    SLICE_X44Y18         LUT3 (Prop_lut3_I2_O)        0.124    35.581 r  master/DP/M2r_mux/registers[0][8]_i_1/O
                         net (fo=16, routed)          1.393    36.974    master/DP/Reg/D[8]
    SLICE_X62Y16         FDRE                                         r  master/DP/Reg/registers_reg[6][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=605, routed)         1.512    14.853    master/DP/Reg/CLK
    SLICE_X62Y16         FDRE                                         r  master/DP/Reg/registers_reg[6][8]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X62Y16         FDRE (Setup_fdre_C_D)       -0.081    14.997    master/DP/Reg/registers_reg[6][8]
  -------------------------------------------------------------------
                         required time                         14.997    
                         arrival time                         -36.974    
  -------------------------------------------------------------------
                         slack                                -21.977    

Slack (VIOLATED) :        -21.967ns  (required time - arrival time)
  Source:                 master/DP/Reg/registers_reg[9][8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            master/DP/Reg/registers_reg[11][26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        31.803ns  (logic 12.443ns (39.125%)  route 19.360ns (60.875%))
  Logic Levels:           43  (CARRY4=4 DSP48E1=1 LUT3=4 LUT4=3 LUT5=7 LUT6=22 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=605, routed)         1.562     5.083    master/DP/Reg/CLK
    SLICE_X56Y17         FDRE                                         r  master/DP/Reg/registers_reg[9][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y17         FDRE (Prop_fdre_C_Q)         0.518     5.601 r  master/DP/Reg/registers_reg[9][8]/Q
                         net (fo=2, routed)           0.960     6.561    master/DP/Reg/registers_reg[9]_6[8]
    SLICE_X63Y14         LUT6 (Prop_lut6_I3_O)        0.124     6.685 r  master/DP/Reg/t_i_223/O
                         net (fo=1, routed)           0.000     6.685    master/DP/Reg/t_i_223_n_1
    SLICE_X63Y14         MUXF7 (Prop_muxf7_I0_O)      0.212     6.897 r  master/DP/Reg/t_i_112/O
                         net (fo=1, routed)           0.000     6.897    master/DP/Reg/t_i_112_n_1
    SLICE_X63Y14         MUXF8 (Prop_muxf8_I1_O)      0.094     6.991 r  master/DP/Reg/t_i_56/O
                         net (fo=2, routed)           0.794     7.785    master/Ctrl/States/rd2_outt[8]
    SLICE_X63Y12         LUT6 (Prop_lut6_I5_O)        0.316     8.101 r  master/Ctrl/States/t_i_24/O
                         net (fo=3, routed)           0.805     8.906    master/DP/Mult/C[8]
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_B[8]_P[0])
                                                      3.656    12.562 f  master/DP/Mult/t__0/P[0]
                         net (fo=2, routed)           0.748    13.310    master/DP/Asrc2_mux/P[0]
    SLICE_X57Y10         LUT6 (Prop_lut6_I3_O)        0.124    13.434 r  master/DP/Asrc2_mux/temp[0]_i_7/O
                         net (fo=8, routed)           0.426    13.860    master/Ctrl/MC/t__0_3
    SLICE_X57Y11         LUT5 (Prop_lut5_I4_O)        0.124    13.984 r  master/Ctrl/MC/temp[3]_i_57/O
                         net (fo=1, routed)           0.000    13.984    master/Ctrl/MC/temp[3]_i_57_n_1
    SLICE_X57Y11         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    14.590 f  master/Ctrl/MC/temp_reg[3]_i_13/O[3]
                         net (fo=1, routed)           0.538    15.128    master/Ctrl/Acontrol/data2[3]
    SLICE_X58Y12         LUT6 (Prop_lut6_I4_O)        0.306    15.434 f  master/Ctrl/Acontrol/temp[3]_i_4/O
                         net (fo=2, routed)           0.292    15.726    master/Ctrl/Acontrol/temp[3]_i_4_n_1
    SLICE_X58Y12         LUT6 (Prop_lut6_I4_O)        0.124    15.850 f  master/Ctrl/Acontrol/temp[3]_i_1/O
                         net (fo=2, routed)           0.171    16.021    master/Ctrl/States/temp_reg[31]_6[3]
    SLICE_X58Y12         LUT6 (Prop_lut6_I5_O)        0.124    16.145 f  master/Ctrl/States/memo_reg_i_3/O
                         net (fo=5, routed)           0.324    16.469    master/Ctrl/States/memo_reg
    SLICE_X61Y12         LUT5 (Prop_lut5_I1_O)        0.124    16.593 r  master/Ctrl/States/i__i_2/O
                         net (fo=1, routed)           0.263    16.856    master/DP/MEM/temp_reg[3]
    SLICE_X61Y12         LUT6 (Prop_lut6_I2_O)        0.124    16.980 r  master/DP/MEM/memo[127]/i_/O
                         net (fo=1, routed)           0.151    17.132    master/DP/PC_write/temp_reg[5]_0
    SLICE_X61Y12         LUT6 (Prop_lut6_I0_O)        0.124    17.256 r  master/DP/PC_write/inscd_reg[2]_i_12/O
                         net (fo=8, routed)           0.436    17.692    master/DP/PC_write/dout[1]
    SLICE_X60Y12         LUT4 (Prop_lut4_I3_O)        0.124    17.816 r  master/DP/PC_write/inscd_reg[2]_i_10/O
                         net (fo=11, routed)          0.365    18.180    master/Ctrl/States/dout[0]
    SLICE_X58Y13         LUT6 (Prop_lut6_I5_O)        0.124    18.304 f  master/Ctrl/States/result_reg[0]_i_4/O
                         net (fo=11, routed)          0.637    18.942    master/DP/Ssrc1_mux/FSM_sequential_state_reg[1]
    SLICE_X57Y8          LUT3 (Prop_lut3_I1_O)        0.124    19.066 r  master/DP/Ssrc1_mux/temp[24]_i_31/O
                         net (fo=11, routed)          0.415    19.481    master/Ctrl/MC/shifter_in1[0]
    SLICE_X57Y6          LUT5 (Prop_lut5_I2_O)        0.124    19.605 r  master/Ctrl/MC/temp[0]_i_17/O
                         net (fo=1, routed)           0.433    20.038    master/DP/E_write/FSM_sequential_state_reg[1]_0
    SLICE_X57Y6          LUT6 (Prop_lut6_I1_O)        0.124    20.162 f  master/DP/E_write/temp[0]_i_14/O
                         net (fo=1, routed)           0.338    20.501    master/Ctrl/States/FSM_sequential_state_reg[0]_27
    SLICE_X57Y7          LUT6 (Prop_lut6_I5_O)        0.124    20.625 r  master/Ctrl/States/temp[0]_i_10/O
                         net (fo=4, routed)           0.187    20.812    master/Ctrl/MC/FSM_sequential_state_reg[0]_3[0]
    SLICE_X57Y7          LUT4 (Prop_lut4_I0_O)        0.124    20.936 r  master/Ctrl/MC/temp[31]_i_86/O
                         net (fo=125, routed)         0.824    21.760    master/Ctrl/States/FSM_sequential_state_reg[1]_35
    SLICE_X54Y7          LUT4 (Prop_lut4_I1_O)        0.116    21.876 r  master/Ctrl/States/temp[30]_i_51/O
                         net (fo=1, routed)           0.412    22.288    master/Ctrl/States/temp[30]_i_51_n_1
    SLICE_X57Y7          LUT6 (Prop_lut6_I5_O)        0.328    22.616 r  master/Ctrl/States/temp[30]_i_37/O
                         net (fo=4, routed)           0.833    23.450    master/Ctrl/States/temp[30]_i_37_n_1
    SLICE_X53Y12         LUT5 (Prop_lut5_I0_O)        0.124    23.574 r  master/Ctrl/States/temp[18]_i_24/O
                         net (fo=4, routed)           0.420    23.994    master/Ctrl/States/temp_reg[18]_1
    SLICE_X53Y13         LUT3 (Prop_lut3_I2_O)        0.124    24.118 r  master/Ctrl/States/temp[2]_i_20/O
                         net (fo=1, routed)           0.518    24.636    master/DP/E_write/FSM_sequential_state_reg[0]_8
    SLICE_X52Y13         LUT6 (Prop_lut6_I2_O)        0.124    24.760 f  master/DP/E_write/temp[2]_i_18/O
                         net (fo=1, routed)           0.171    24.931    master/Ctrl/States/FSM_sequential_state_reg[0]_26
    SLICE_X52Y13         LUT6 (Prop_lut6_I5_O)        0.124    25.055 r  master/Ctrl/States/temp[2]_i_15/O
                         net (fo=3, routed)           0.321    25.376    master/Ctrl/MC/E_0[0]
    SLICE_X53Y13         LUT5 (Prop_lut5_I2_O)        0.124    25.500 r  master/Ctrl/MC/temp[31]_i_76/O
                         net (fo=107, routed)         0.742    26.241    master/Ctrl/States/shifter_in2[1]
    SLICE_X50Y12         LUT3 (Prop_lut3_I1_O)        0.124    26.365 r  master/Ctrl/States/temp[20]_i_24/O
                         net (fo=4, routed)           0.562    26.927    master/Ctrl/States/temp_reg[4]_3
    SLICE_X51Y14         LUT5 (Prop_lut5_I4_O)        0.119    27.046 r  master/Ctrl/States/temp[4]_i_26/O
                         net (fo=2, routed)           0.407    27.453    master/Ctrl/States/temp[4]_i_26_n_1
    SLICE_X51Y14         LUT5 (Prop_lut5_I1_O)        0.326    27.779 r  master/Ctrl/States/temp[20]_i_20/O
                         net (fo=1, routed)           0.672    28.451    master/DP/E_write/FSM_sequential_state_reg[0]_6
    SLICE_X50Y14         LUT6 (Prop_lut6_I4_O)        0.326    28.777 f  master/DP/E_write/temp[20]_i_16/O
                         net (fo=1, routed)           0.504    29.281    master/Ctrl/States/FSM_sequential_state_reg[0]_21
    SLICE_X50Y21         LUT6 (Prop_lut6_I5_O)        0.124    29.405 r  master/Ctrl/States/temp[20]_i_14/O
                         net (fo=2, routed)           0.172    29.577    master/DP/Asrc2_mux/FSM_sequential_state_reg[0]_0[19]
    SLICE_X50Y21         LUT6 (Prop_lut6_I5_O)        0.124    29.701 r  master/DP/Asrc2_mux/temp[20]_i_7/O
                         net (fo=8, routed)           0.566    30.267    master/Ctrl/MC/FSM_sequential_state_reg[0]_80
    SLICE_X55Y18         LUT6 (Prop_lut6_I4_O)        0.124    30.391 r  master/Ctrl/MC/temp[23]_i_38/O
                         net (fo=1, routed)           0.000    30.391    master/Ctrl/MC/temp[23]_i_38_n_1
    SLICE_X55Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    30.923 r  master/Ctrl/MC/temp_reg[23]_i_9/CO[3]
                         net (fo=1, routed)           0.000    30.923    master/Ctrl/MC/temp_reg[23]_i_9_n_1
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    31.257 r  master/Ctrl/MC/temp_reg[26]_i_9/O[1]
                         net (fo=3, routed)           0.471    31.727    master/Ctrl/MC/temp_reg[27]_3[1]
    SLICE_X56Y20         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.881    32.608 r  master/Ctrl/MC/temp_reg[26]_i_8/O[2]
                         net (fo=1, routed)           0.570    33.178    master/Ctrl/Acontrol/data5[26]
    SLICE_X55Y23         LUT6 (Prop_lut6_I3_O)        0.301    33.479 r  master/Ctrl/Acontrol/temp[26]_i_2/O
                         net (fo=1, routed)           0.491    33.970    master/Ctrl/Acontrol/temp[26]_i_2_n_1
    SLICE_X54Y23         LUT6 (Prop_lut6_I1_O)        0.124    34.094 r  master/Ctrl/Acontrol/temp[26]_i_1/O
                         net (fo=3, routed)           0.524    34.618    master/Ctrl/States/temp_reg[31]_6[26]
    SLICE_X48Y21         LUT6 (Prop_lut6_I5_O)        0.124    34.742 r  master/Ctrl/States/registers[0][26]_i_4/O
                         net (fo=2, routed)           0.445    35.186    master/DP/M2r_mux/RES[17]
    SLICE_X48Y21         LUT6 (Prop_lut6_I5_O)        0.124    35.310 f  master/DP/M2r_mux/registers[0][26]_i_2/O
                         net (fo=1, routed)           0.633    35.943    master/DP/M2r_mux/registers[0][26]_i_2_n_1
    SLICE_X48Y21         LUT3 (Prop_lut3_I2_O)        0.124    36.067 r  master/DP/M2r_mux/registers[0][26]_i_1/O
                         net (fo=16, routed)          0.819    36.886    master/DP/Reg/D[26]
    SLICE_X44Y22         FDRE                                         r  master/DP/Reg/registers_reg[11][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=605, routed)         1.434    14.775    master/DP/Reg/CLK
    SLICE_X44Y22         FDRE                                         r  master/DP/Reg/registers_reg[11][26]/C
                         clock pessimism              0.260    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X44Y22         FDRE (Setup_fdre_C_D)       -0.081    14.919    master/DP/Reg/registers_reg[11][26]
  -------------------------------------------------------------------
                         required time                         14.919    
                         arrival time                         -36.886    
  -------------------------------------------------------------------
                         slack                                -21.967    

Slack (VIOLATED) :        -21.949ns  (required time - arrival time)
  Source:                 master/DP/Reg/registers_reg[9][8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            master/DP/Reg/registers_reg[7][8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        31.888ns  (logic 11.544ns (36.202%)  route 20.344ns (63.798%))
  Logic Levels:           43  (CARRY4=4 DSP48E1=1 LUT3=4 LUT4=3 LUT5=7 LUT6=22 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=605, routed)         1.562     5.083    master/DP/Reg/CLK
    SLICE_X56Y17         FDRE                                         r  master/DP/Reg/registers_reg[9][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y17         FDRE (Prop_fdre_C_Q)         0.518     5.601 r  master/DP/Reg/registers_reg[9][8]/Q
                         net (fo=2, routed)           0.960     6.561    master/DP/Reg/registers_reg[9]_6[8]
    SLICE_X63Y14         LUT6 (Prop_lut6_I3_O)        0.124     6.685 r  master/DP/Reg/t_i_223/O
                         net (fo=1, routed)           0.000     6.685    master/DP/Reg/t_i_223_n_1
    SLICE_X63Y14         MUXF7 (Prop_muxf7_I0_O)      0.212     6.897 r  master/DP/Reg/t_i_112/O
                         net (fo=1, routed)           0.000     6.897    master/DP/Reg/t_i_112_n_1
    SLICE_X63Y14         MUXF8 (Prop_muxf8_I1_O)      0.094     6.991 r  master/DP/Reg/t_i_56/O
                         net (fo=2, routed)           0.794     7.785    master/Ctrl/States/rd2_outt[8]
    SLICE_X63Y12         LUT6 (Prop_lut6_I5_O)        0.316     8.101 r  master/Ctrl/States/t_i_24/O
                         net (fo=3, routed)           0.805     8.906    master/DP/Mult/C[8]
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_B[8]_P[0])
                                                      3.656    12.562 f  master/DP/Mult/t__0/P[0]
                         net (fo=2, routed)           0.748    13.310    master/DP/Asrc2_mux/P[0]
    SLICE_X57Y10         LUT6 (Prop_lut6_I3_O)        0.124    13.434 r  master/DP/Asrc2_mux/temp[0]_i_7/O
                         net (fo=8, routed)           0.426    13.860    master/Ctrl/MC/t__0_3
    SLICE_X57Y11         LUT5 (Prop_lut5_I4_O)        0.124    13.984 r  master/Ctrl/MC/temp[3]_i_57/O
                         net (fo=1, routed)           0.000    13.984    master/Ctrl/MC/temp[3]_i_57_n_1
    SLICE_X57Y11         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    14.590 f  master/Ctrl/MC/temp_reg[3]_i_13/O[3]
                         net (fo=1, routed)           0.538    15.128    master/Ctrl/Acontrol/data2[3]
    SLICE_X58Y12         LUT6 (Prop_lut6_I4_O)        0.306    15.434 f  master/Ctrl/Acontrol/temp[3]_i_4/O
                         net (fo=2, routed)           0.292    15.726    master/Ctrl/Acontrol/temp[3]_i_4_n_1
    SLICE_X58Y12         LUT6 (Prop_lut6_I4_O)        0.124    15.850 f  master/Ctrl/Acontrol/temp[3]_i_1/O
                         net (fo=2, routed)           0.171    16.021    master/Ctrl/States/temp_reg[31]_6[3]
    SLICE_X58Y12         LUT6 (Prop_lut6_I5_O)        0.124    16.145 f  master/Ctrl/States/memo_reg_i_3/O
                         net (fo=5, routed)           0.324    16.469    master/Ctrl/States/memo_reg
    SLICE_X61Y12         LUT5 (Prop_lut5_I1_O)        0.124    16.593 r  master/Ctrl/States/i__i_2/O
                         net (fo=1, routed)           0.263    16.856    master/DP/MEM/temp_reg[3]
    SLICE_X61Y12         LUT6 (Prop_lut6_I2_O)        0.124    16.980 r  master/DP/MEM/memo[127]/i_/O
                         net (fo=1, routed)           0.151    17.132    master/DP/PC_write/temp_reg[5]_0
    SLICE_X61Y12         LUT6 (Prop_lut6_I0_O)        0.124    17.256 r  master/DP/PC_write/inscd_reg[2]_i_12/O
                         net (fo=8, routed)           0.436    17.692    master/DP/PC_write/dout[1]
    SLICE_X60Y12         LUT4 (Prop_lut4_I3_O)        0.124    17.816 r  master/DP/PC_write/inscd_reg[2]_i_10/O
                         net (fo=11, routed)          0.365    18.180    master/Ctrl/States/dout[0]
    SLICE_X58Y13         LUT6 (Prop_lut6_I5_O)        0.124    18.304 f  master/Ctrl/States/result_reg[0]_i_4/O
                         net (fo=11, routed)          0.637    18.942    master/DP/Ssrc1_mux/FSM_sequential_state_reg[1]
    SLICE_X57Y8          LUT3 (Prop_lut3_I1_O)        0.124    19.066 r  master/DP/Ssrc1_mux/temp[24]_i_31/O
                         net (fo=11, routed)          0.415    19.481    master/Ctrl/MC/shifter_in1[0]
    SLICE_X57Y6          LUT5 (Prop_lut5_I2_O)        0.124    19.605 r  master/Ctrl/MC/temp[0]_i_17/O
                         net (fo=1, routed)           0.433    20.038    master/DP/E_write/FSM_sequential_state_reg[1]_0
    SLICE_X57Y6          LUT6 (Prop_lut6_I1_O)        0.124    20.162 f  master/DP/E_write/temp[0]_i_14/O
                         net (fo=1, routed)           0.338    20.501    master/Ctrl/States/FSM_sequential_state_reg[0]_27
    SLICE_X57Y7          LUT6 (Prop_lut6_I5_O)        0.124    20.625 r  master/Ctrl/States/temp[0]_i_10/O
                         net (fo=4, routed)           0.187    20.812    master/Ctrl/MC/FSM_sequential_state_reg[0]_3[0]
    SLICE_X57Y7          LUT4 (Prop_lut4_I0_O)        0.124    20.936 r  master/Ctrl/MC/temp[31]_i_86/O
                         net (fo=125, routed)         0.824    21.760    master/Ctrl/States/FSM_sequential_state_reg[1]_35
    SLICE_X54Y7          LUT4 (Prop_lut4_I1_O)        0.116    21.876 r  master/Ctrl/States/temp[30]_i_51/O
                         net (fo=1, routed)           0.412    22.288    master/Ctrl/States/temp[30]_i_51_n_1
    SLICE_X57Y7          LUT6 (Prop_lut6_I5_O)        0.328    22.616 r  master/Ctrl/States/temp[30]_i_37/O
                         net (fo=4, routed)           0.833    23.450    master/Ctrl/States/temp[30]_i_37_n_1
    SLICE_X53Y12         LUT5 (Prop_lut5_I0_O)        0.124    23.574 r  master/Ctrl/States/temp[18]_i_24/O
                         net (fo=4, routed)           0.420    23.994    master/Ctrl/States/temp_reg[18]_1
    SLICE_X53Y13         LUT3 (Prop_lut3_I2_O)        0.124    24.118 r  master/Ctrl/States/temp[2]_i_20/O
                         net (fo=1, routed)           0.518    24.636    master/DP/E_write/FSM_sequential_state_reg[0]_8
    SLICE_X52Y13         LUT6 (Prop_lut6_I2_O)        0.124    24.760 f  master/DP/E_write/temp[2]_i_18/O
                         net (fo=1, routed)           0.171    24.931    master/Ctrl/States/FSM_sequential_state_reg[0]_26
    SLICE_X52Y13         LUT6 (Prop_lut6_I5_O)        0.124    25.055 r  master/Ctrl/States/temp[2]_i_15/O
                         net (fo=3, routed)           0.321    25.376    master/Ctrl/MC/E_0[0]
    SLICE_X53Y13         LUT5 (Prop_lut5_I2_O)        0.124    25.500 r  master/Ctrl/MC/temp[31]_i_76/O
                         net (fo=107, routed)         0.554    26.054    master/Ctrl/States/shifter_in2[1]
    SLICE_X53Y11         LUT3 (Prop_lut3_I1_O)        0.124    26.178 f  master/Ctrl/States/temp[30]_i_26/O
                         net (fo=3, routed)           0.458    26.636    master/Ctrl/States/temp[30]_i_26_n_1
    SLICE_X55Y11         LUT5 (Prop_lut5_I4_O)        0.124    26.760 f  master/Ctrl/States/temp[22]_i_25/O
                         net (fo=4, routed)           0.692    27.452    master/Ctrl/States/temp_reg[6]_1
    SLICE_X53Y11         LUT5 (Prop_lut5_I4_O)        0.124    27.576 f  master/Ctrl/States/temp[6]_i_16/O
                         net (fo=1, routed)           0.956    28.532    master/DP/E_write/FSM_sequential_state_reg[0]_21
    SLICE_X56Y12         LUT6 (Prop_lut6_I4_O)        0.124    28.656 r  master/DP/E_write/temp[6]_i_12/O
                         net (fo=1, routed)           0.303    28.959    master/Ctrl/States/FSM_sequential_state_reg[0]_25
    SLICE_X56Y13         LUT6 (Prop_lut6_I5_O)        0.124    29.083 f  master/Ctrl/States/temp[6]_i_10/O
                         net (fo=2, routed)           0.162    29.245    master/DP/Asrc2_mux/FSM_sequential_state_reg[0]_0[5]
    SLICE_X56Y13         LUT6 (Prop_lut6_I1_O)        0.124    29.369 r  master/DP/Asrc2_mux/temp[6]_i_7/O
                         net (fo=8, routed)           0.388    29.756    master/Ctrl/MC/t__0_11
    SLICE_X55Y14         LUT6 (Prop_lut6_I3_O)        0.124    29.880 r  master/Ctrl/MC/temp[7]_i_36/O
                         net (fo=1, routed)           0.000    29.880    master/Ctrl/MC/temp[7]_i_36_n_1
    SLICE_X55Y14         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    30.232 r  master/Ctrl/MC/temp_reg[7]_i_9/O[3]
                         net (fo=3, routed)           0.607    30.839    master/Ctrl/MC/temp_reg[7]_3[3]
    SLICE_X56Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.682    31.521 r  master/Ctrl/MC/temp_reg[7]_i_8/CO[3]
                         net (fo=1, routed)           0.000    31.521    master/Ctrl/MC/temp_reg[7]_i_8_n_1
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    31.740 r  master/Ctrl/MC/temp_reg[11]_i_8/O[0]
                         net (fo=1, routed)           0.639    32.379    master/Ctrl/Acontrol/data5[8]
    SLICE_X59Y17         LUT6 (Prop_lut6_I3_O)        0.295    32.674 r  master/Ctrl/Acontrol/temp[8]_i_2/O
                         net (fo=1, routed)           0.573    33.247    master/Ctrl/Acontrol/temp[8]_i_2_n_1
    SLICE_X59Y19         LUT6 (Prop_lut6_I1_O)        0.124    33.371 r  master/Ctrl/Acontrol/temp[8]_i_1/O
                         net (fo=3, routed)           0.173    33.544    master/Ctrl/States/temp_reg[31]_6[8]
    SLICE_X59Y19         LUT6 (Prop_lut6_I5_O)        0.124    33.668 r  master/Ctrl/States/FSM_sequential_state[1]_i_2/O
                         net (fo=42, routed)          1.058    34.726    master/DP/M2r_mux/haddr[8]
    SLICE_X44Y18         LUT6 (Prop_lut6_I5_O)        0.124    34.850 f  master/DP/M2r_mux/registers[0][8]_i_2/O
                         net (fo=1, routed)           0.607    35.457    master/DP/M2r_mux/registers[0][8]_i_2_n_1
    SLICE_X44Y18         LUT3 (Prop_lut3_I2_O)        0.124    35.581 r  master/DP/M2r_mux/registers[0][8]_i_1/O
                         net (fo=16, routed)          1.391    36.971    master/DP/Reg/D[8]
    SLICE_X63Y14         FDRE                                         r  master/DP/Reg/registers_reg[7][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=605, routed)         1.514    14.855    master/DP/Reg/CLK
    SLICE_X63Y14         FDRE                                         r  master/DP/Reg/registers_reg[7][8]/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X63Y14         FDRE (Setup_fdre_C_D)       -0.058    15.022    master/DP/Reg/registers_reg[7][8]
  -------------------------------------------------------------------
                         required time                         15.022    
                         arrival time                         -36.971    
  -------------------------------------------------------------------
                         slack                                -21.949    

Slack (VIOLATED) :        -21.944ns  (required time - arrival time)
  Source:                 master/DP/Reg/registers_reg[9][8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            master/DP/Reg/registers_reg[9][26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        31.803ns  (logic 12.443ns (39.125%)  route 19.360ns (60.875%))
  Logic Levels:           43  (CARRY4=4 DSP48E1=1 LUT3=4 LUT4=3 LUT5=7 LUT6=22 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=605, routed)         1.562     5.083    master/DP/Reg/CLK
    SLICE_X56Y17         FDRE                                         r  master/DP/Reg/registers_reg[9][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y17         FDRE (Prop_fdre_C_Q)         0.518     5.601 r  master/DP/Reg/registers_reg[9][8]/Q
                         net (fo=2, routed)           0.960     6.561    master/DP/Reg/registers_reg[9]_6[8]
    SLICE_X63Y14         LUT6 (Prop_lut6_I3_O)        0.124     6.685 r  master/DP/Reg/t_i_223/O
                         net (fo=1, routed)           0.000     6.685    master/DP/Reg/t_i_223_n_1
    SLICE_X63Y14         MUXF7 (Prop_muxf7_I0_O)      0.212     6.897 r  master/DP/Reg/t_i_112/O
                         net (fo=1, routed)           0.000     6.897    master/DP/Reg/t_i_112_n_1
    SLICE_X63Y14         MUXF8 (Prop_muxf8_I1_O)      0.094     6.991 r  master/DP/Reg/t_i_56/O
                         net (fo=2, routed)           0.794     7.785    master/Ctrl/States/rd2_outt[8]
    SLICE_X63Y12         LUT6 (Prop_lut6_I5_O)        0.316     8.101 r  master/Ctrl/States/t_i_24/O
                         net (fo=3, routed)           0.805     8.906    master/DP/Mult/C[8]
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_B[8]_P[0])
                                                      3.656    12.562 f  master/DP/Mult/t__0/P[0]
                         net (fo=2, routed)           0.748    13.310    master/DP/Asrc2_mux/P[0]
    SLICE_X57Y10         LUT6 (Prop_lut6_I3_O)        0.124    13.434 r  master/DP/Asrc2_mux/temp[0]_i_7/O
                         net (fo=8, routed)           0.426    13.860    master/Ctrl/MC/t__0_3
    SLICE_X57Y11         LUT5 (Prop_lut5_I4_O)        0.124    13.984 r  master/Ctrl/MC/temp[3]_i_57/O
                         net (fo=1, routed)           0.000    13.984    master/Ctrl/MC/temp[3]_i_57_n_1
    SLICE_X57Y11         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    14.590 f  master/Ctrl/MC/temp_reg[3]_i_13/O[3]
                         net (fo=1, routed)           0.538    15.128    master/Ctrl/Acontrol/data2[3]
    SLICE_X58Y12         LUT6 (Prop_lut6_I4_O)        0.306    15.434 f  master/Ctrl/Acontrol/temp[3]_i_4/O
                         net (fo=2, routed)           0.292    15.726    master/Ctrl/Acontrol/temp[3]_i_4_n_1
    SLICE_X58Y12         LUT6 (Prop_lut6_I4_O)        0.124    15.850 f  master/Ctrl/Acontrol/temp[3]_i_1/O
                         net (fo=2, routed)           0.171    16.021    master/Ctrl/States/temp_reg[31]_6[3]
    SLICE_X58Y12         LUT6 (Prop_lut6_I5_O)        0.124    16.145 f  master/Ctrl/States/memo_reg_i_3/O
                         net (fo=5, routed)           0.324    16.469    master/Ctrl/States/memo_reg
    SLICE_X61Y12         LUT5 (Prop_lut5_I1_O)        0.124    16.593 r  master/Ctrl/States/i__i_2/O
                         net (fo=1, routed)           0.263    16.856    master/DP/MEM/temp_reg[3]
    SLICE_X61Y12         LUT6 (Prop_lut6_I2_O)        0.124    16.980 r  master/DP/MEM/memo[127]/i_/O
                         net (fo=1, routed)           0.151    17.132    master/DP/PC_write/temp_reg[5]_0
    SLICE_X61Y12         LUT6 (Prop_lut6_I0_O)        0.124    17.256 r  master/DP/PC_write/inscd_reg[2]_i_12/O
                         net (fo=8, routed)           0.436    17.692    master/DP/PC_write/dout[1]
    SLICE_X60Y12         LUT4 (Prop_lut4_I3_O)        0.124    17.816 r  master/DP/PC_write/inscd_reg[2]_i_10/O
                         net (fo=11, routed)          0.365    18.180    master/Ctrl/States/dout[0]
    SLICE_X58Y13         LUT6 (Prop_lut6_I5_O)        0.124    18.304 f  master/Ctrl/States/result_reg[0]_i_4/O
                         net (fo=11, routed)          0.637    18.942    master/DP/Ssrc1_mux/FSM_sequential_state_reg[1]
    SLICE_X57Y8          LUT3 (Prop_lut3_I1_O)        0.124    19.066 r  master/DP/Ssrc1_mux/temp[24]_i_31/O
                         net (fo=11, routed)          0.415    19.481    master/Ctrl/MC/shifter_in1[0]
    SLICE_X57Y6          LUT5 (Prop_lut5_I2_O)        0.124    19.605 r  master/Ctrl/MC/temp[0]_i_17/O
                         net (fo=1, routed)           0.433    20.038    master/DP/E_write/FSM_sequential_state_reg[1]_0
    SLICE_X57Y6          LUT6 (Prop_lut6_I1_O)        0.124    20.162 f  master/DP/E_write/temp[0]_i_14/O
                         net (fo=1, routed)           0.338    20.501    master/Ctrl/States/FSM_sequential_state_reg[0]_27
    SLICE_X57Y7          LUT6 (Prop_lut6_I5_O)        0.124    20.625 r  master/Ctrl/States/temp[0]_i_10/O
                         net (fo=4, routed)           0.187    20.812    master/Ctrl/MC/FSM_sequential_state_reg[0]_3[0]
    SLICE_X57Y7          LUT4 (Prop_lut4_I0_O)        0.124    20.936 r  master/Ctrl/MC/temp[31]_i_86/O
                         net (fo=125, routed)         0.824    21.760    master/Ctrl/States/FSM_sequential_state_reg[1]_35
    SLICE_X54Y7          LUT4 (Prop_lut4_I1_O)        0.116    21.876 r  master/Ctrl/States/temp[30]_i_51/O
                         net (fo=1, routed)           0.412    22.288    master/Ctrl/States/temp[30]_i_51_n_1
    SLICE_X57Y7          LUT6 (Prop_lut6_I5_O)        0.328    22.616 r  master/Ctrl/States/temp[30]_i_37/O
                         net (fo=4, routed)           0.833    23.450    master/Ctrl/States/temp[30]_i_37_n_1
    SLICE_X53Y12         LUT5 (Prop_lut5_I0_O)        0.124    23.574 r  master/Ctrl/States/temp[18]_i_24/O
                         net (fo=4, routed)           0.420    23.994    master/Ctrl/States/temp_reg[18]_1
    SLICE_X53Y13         LUT3 (Prop_lut3_I2_O)        0.124    24.118 r  master/Ctrl/States/temp[2]_i_20/O
                         net (fo=1, routed)           0.518    24.636    master/DP/E_write/FSM_sequential_state_reg[0]_8
    SLICE_X52Y13         LUT6 (Prop_lut6_I2_O)        0.124    24.760 f  master/DP/E_write/temp[2]_i_18/O
                         net (fo=1, routed)           0.171    24.931    master/Ctrl/States/FSM_sequential_state_reg[0]_26
    SLICE_X52Y13         LUT6 (Prop_lut6_I5_O)        0.124    25.055 r  master/Ctrl/States/temp[2]_i_15/O
                         net (fo=3, routed)           0.321    25.376    master/Ctrl/MC/E_0[0]
    SLICE_X53Y13         LUT5 (Prop_lut5_I2_O)        0.124    25.500 r  master/Ctrl/MC/temp[31]_i_76/O
                         net (fo=107, routed)         0.742    26.241    master/Ctrl/States/shifter_in2[1]
    SLICE_X50Y12         LUT3 (Prop_lut3_I1_O)        0.124    26.365 r  master/Ctrl/States/temp[20]_i_24/O
                         net (fo=4, routed)           0.562    26.927    master/Ctrl/States/temp_reg[4]_3
    SLICE_X51Y14         LUT5 (Prop_lut5_I4_O)        0.119    27.046 r  master/Ctrl/States/temp[4]_i_26/O
                         net (fo=2, routed)           0.407    27.453    master/Ctrl/States/temp[4]_i_26_n_1
    SLICE_X51Y14         LUT5 (Prop_lut5_I1_O)        0.326    27.779 r  master/Ctrl/States/temp[20]_i_20/O
                         net (fo=1, routed)           0.672    28.451    master/DP/E_write/FSM_sequential_state_reg[0]_6
    SLICE_X50Y14         LUT6 (Prop_lut6_I4_O)        0.326    28.777 f  master/DP/E_write/temp[20]_i_16/O
                         net (fo=1, routed)           0.504    29.281    master/Ctrl/States/FSM_sequential_state_reg[0]_21
    SLICE_X50Y21         LUT6 (Prop_lut6_I5_O)        0.124    29.405 r  master/Ctrl/States/temp[20]_i_14/O
                         net (fo=2, routed)           0.172    29.577    master/DP/Asrc2_mux/FSM_sequential_state_reg[0]_0[19]
    SLICE_X50Y21         LUT6 (Prop_lut6_I5_O)        0.124    29.701 r  master/DP/Asrc2_mux/temp[20]_i_7/O
                         net (fo=8, routed)           0.566    30.267    master/Ctrl/MC/FSM_sequential_state_reg[0]_80
    SLICE_X55Y18         LUT6 (Prop_lut6_I4_O)        0.124    30.391 r  master/Ctrl/MC/temp[23]_i_38/O
                         net (fo=1, routed)           0.000    30.391    master/Ctrl/MC/temp[23]_i_38_n_1
    SLICE_X55Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    30.923 r  master/Ctrl/MC/temp_reg[23]_i_9/CO[3]
                         net (fo=1, routed)           0.000    30.923    master/Ctrl/MC/temp_reg[23]_i_9_n_1
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    31.257 r  master/Ctrl/MC/temp_reg[26]_i_9/O[1]
                         net (fo=3, routed)           0.471    31.727    master/Ctrl/MC/temp_reg[27]_3[1]
    SLICE_X56Y20         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.881    32.608 r  master/Ctrl/MC/temp_reg[26]_i_8/O[2]
                         net (fo=1, routed)           0.570    33.178    master/Ctrl/Acontrol/data5[26]
    SLICE_X55Y23         LUT6 (Prop_lut6_I3_O)        0.301    33.479 r  master/Ctrl/Acontrol/temp[26]_i_2/O
                         net (fo=1, routed)           0.491    33.970    master/Ctrl/Acontrol/temp[26]_i_2_n_1
    SLICE_X54Y23         LUT6 (Prop_lut6_I1_O)        0.124    34.094 r  master/Ctrl/Acontrol/temp[26]_i_1/O
                         net (fo=3, routed)           0.524    34.618    master/Ctrl/States/temp_reg[31]_6[26]
    SLICE_X48Y21         LUT6 (Prop_lut6_I5_O)        0.124    34.742 r  master/Ctrl/States/registers[0][26]_i_4/O
                         net (fo=2, routed)           0.445    35.186    master/DP/M2r_mux/RES[17]
    SLICE_X48Y21         LUT6 (Prop_lut6_I5_O)        0.124    35.310 f  master/DP/M2r_mux/registers[0][26]_i_2/O
                         net (fo=1, routed)           0.633    35.943    master/DP/M2r_mux/registers[0][26]_i_2_n_1
    SLICE_X48Y21         LUT3 (Prop_lut3_I2_O)        0.124    36.067 r  master/DP/M2r_mux/registers[0][26]_i_1/O
                         net (fo=16, routed)          0.819    36.886    master/DP/Reg/D[26]
    SLICE_X45Y22         FDRE                                         r  master/DP/Reg/registers_reg[9][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=605, routed)         1.434    14.775    master/DP/Reg/CLK
    SLICE_X45Y22         FDRE                                         r  master/DP/Reg/registers_reg[9][26]/C
                         clock pessimism              0.260    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X45Y22         FDRE (Setup_fdre_C_D)       -0.058    14.942    master/DP/Reg/registers_reg[9][26]
  -------------------------------------------------------------------
                         required time                         14.942    
                         arrival time                         -36.886    
  -------------------------------------------------------------------
                         slack                                -21.944    

Slack (VIOLATED) :        -21.943ns  (required time - arrival time)
  Source:                 master/DP/Reg/registers_reg[9][8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            master/DP/Reg/registers_reg[9][8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        31.837ns  (logic 11.544ns (36.260%)  route 20.293ns (63.740%))
  Logic Levels:           43  (CARRY4=4 DSP48E1=1 LUT3=4 LUT4=3 LUT5=7 LUT6=22 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=605, routed)         1.562     5.083    master/DP/Reg/CLK
    SLICE_X56Y17         FDRE                                         r  master/DP/Reg/registers_reg[9][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y17         FDRE (Prop_fdre_C_Q)         0.518     5.601 r  master/DP/Reg/registers_reg[9][8]/Q
                         net (fo=2, routed)           0.960     6.561    master/DP/Reg/registers_reg[9]_6[8]
    SLICE_X63Y14         LUT6 (Prop_lut6_I3_O)        0.124     6.685 r  master/DP/Reg/t_i_223/O
                         net (fo=1, routed)           0.000     6.685    master/DP/Reg/t_i_223_n_1
    SLICE_X63Y14         MUXF7 (Prop_muxf7_I0_O)      0.212     6.897 r  master/DP/Reg/t_i_112/O
                         net (fo=1, routed)           0.000     6.897    master/DP/Reg/t_i_112_n_1
    SLICE_X63Y14         MUXF8 (Prop_muxf8_I1_O)      0.094     6.991 r  master/DP/Reg/t_i_56/O
                         net (fo=2, routed)           0.794     7.785    master/Ctrl/States/rd2_outt[8]
    SLICE_X63Y12         LUT6 (Prop_lut6_I5_O)        0.316     8.101 r  master/Ctrl/States/t_i_24/O
                         net (fo=3, routed)           0.805     8.906    master/DP/Mult/C[8]
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_B[8]_P[0])
                                                      3.656    12.562 f  master/DP/Mult/t__0/P[0]
                         net (fo=2, routed)           0.748    13.310    master/DP/Asrc2_mux/P[0]
    SLICE_X57Y10         LUT6 (Prop_lut6_I3_O)        0.124    13.434 r  master/DP/Asrc2_mux/temp[0]_i_7/O
                         net (fo=8, routed)           0.426    13.860    master/Ctrl/MC/t__0_3
    SLICE_X57Y11         LUT5 (Prop_lut5_I4_O)        0.124    13.984 r  master/Ctrl/MC/temp[3]_i_57/O
                         net (fo=1, routed)           0.000    13.984    master/Ctrl/MC/temp[3]_i_57_n_1
    SLICE_X57Y11         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    14.590 f  master/Ctrl/MC/temp_reg[3]_i_13/O[3]
                         net (fo=1, routed)           0.538    15.128    master/Ctrl/Acontrol/data2[3]
    SLICE_X58Y12         LUT6 (Prop_lut6_I4_O)        0.306    15.434 f  master/Ctrl/Acontrol/temp[3]_i_4/O
                         net (fo=2, routed)           0.292    15.726    master/Ctrl/Acontrol/temp[3]_i_4_n_1
    SLICE_X58Y12         LUT6 (Prop_lut6_I4_O)        0.124    15.850 f  master/Ctrl/Acontrol/temp[3]_i_1/O
                         net (fo=2, routed)           0.171    16.021    master/Ctrl/States/temp_reg[31]_6[3]
    SLICE_X58Y12         LUT6 (Prop_lut6_I5_O)        0.124    16.145 f  master/Ctrl/States/memo_reg_i_3/O
                         net (fo=5, routed)           0.324    16.469    master/Ctrl/States/memo_reg
    SLICE_X61Y12         LUT5 (Prop_lut5_I1_O)        0.124    16.593 r  master/Ctrl/States/i__i_2/O
                         net (fo=1, routed)           0.263    16.856    master/DP/MEM/temp_reg[3]
    SLICE_X61Y12         LUT6 (Prop_lut6_I2_O)        0.124    16.980 r  master/DP/MEM/memo[127]/i_/O
                         net (fo=1, routed)           0.151    17.132    master/DP/PC_write/temp_reg[5]_0
    SLICE_X61Y12         LUT6 (Prop_lut6_I0_O)        0.124    17.256 r  master/DP/PC_write/inscd_reg[2]_i_12/O
                         net (fo=8, routed)           0.436    17.692    master/DP/PC_write/dout[1]
    SLICE_X60Y12         LUT4 (Prop_lut4_I3_O)        0.124    17.816 r  master/DP/PC_write/inscd_reg[2]_i_10/O
                         net (fo=11, routed)          0.365    18.180    master/Ctrl/States/dout[0]
    SLICE_X58Y13         LUT6 (Prop_lut6_I5_O)        0.124    18.304 f  master/Ctrl/States/result_reg[0]_i_4/O
                         net (fo=11, routed)          0.637    18.942    master/DP/Ssrc1_mux/FSM_sequential_state_reg[1]
    SLICE_X57Y8          LUT3 (Prop_lut3_I1_O)        0.124    19.066 r  master/DP/Ssrc1_mux/temp[24]_i_31/O
                         net (fo=11, routed)          0.415    19.481    master/Ctrl/MC/shifter_in1[0]
    SLICE_X57Y6          LUT5 (Prop_lut5_I2_O)        0.124    19.605 r  master/Ctrl/MC/temp[0]_i_17/O
                         net (fo=1, routed)           0.433    20.038    master/DP/E_write/FSM_sequential_state_reg[1]_0
    SLICE_X57Y6          LUT6 (Prop_lut6_I1_O)        0.124    20.162 f  master/DP/E_write/temp[0]_i_14/O
                         net (fo=1, routed)           0.338    20.501    master/Ctrl/States/FSM_sequential_state_reg[0]_27
    SLICE_X57Y7          LUT6 (Prop_lut6_I5_O)        0.124    20.625 r  master/Ctrl/States/temp[0]_i_10/O
                         net (fo=4, routed)           0.187    20.812    master/Ctrl/MC/FSM_sequential_state_reg[0]_3[0]
    SLICE_X57Y7          LUT4 (Prop_lut4_I0_O)        0.124    20.936 r  master/Ctrl/MC/temp[31]_i_86/O
                         net (fo=125, routed)         0.824    21.760    master/Ctrl/States/FSM_sequential_state_reg[1]_35
    SLICE_X54Y7          LUT4 (Prop_lut4_I1_O)        0.116    21.876 r  master/Ctrl/States/temp[30]_i_51/O
                         net (fo=1, routed)           0.412    22.288    master/Ctrl/States/temp[30]_i_51_n_1
    SLICE_X57Y7          LUT6 (Prop_lut6_I5_O)        0.328    22.616 r  master/Ctrl/States/temp[30]_i_37/O
                         net (fo=4, routed)           0.833    23.450    master/Ctrl/States/temp[30]_i_37_n_1
    SLICE_X53Y12         LUT5 (Prop_lut5_I0_O)        0.124    23.574 r  master/Ctrl/States/temp[18]_i_24/O
                         net (fo=4, routed)           0.420    23.994    master/Ctrl/States/temp_reg[18]_1
    SLICE_X53Y13         LUT3 (Prop_lut3_I2_O)        0.124    24.118 r  master/Ctrl/States/temp[2]_i_20/O
                         net (fo=1, routed)           0.518    24.636    master/DP/E_write/FSM_sequential_state_reg[0]_8
    SLICE_X52Y13         LUT6 (Prop_lut6_I2_O)        0.124    24.760 f  master/DP/E_write/temp[2]_i_18/O
                         net (fo=1, routed)           0.171    24.931    master/Ctrl/States/FSM_sequential_state_reg[0]_26
    SLICE_X52Y13         LUT6 (Prop_lut6_I5_O)        0.124    25.055 r  master/Ctrl/States/temp[2]_i_15/O
                         net (fo=3, routed)           0.321    25.376    master/Ctrl/MC/E_0[0]
    SLICE_X53Y13         LUT5 (Prop_lut5_I2_O)        0.124    25.500 r  master/Ctrl/MC/temp[31]_i_76/O
                         net (fo=107, routed)         0.554    26.054    master/Ctrl/States/shifter_in2[1]
    SLICE_X53Y11         LUT3 (Prop_lut3_I1_O)        0.124    26.178 f  master/Ctrl/States/temp[30]_i_26/O
                         net (fo=3, routed)           0.458    26.636    master/Ctrl/States/temp[30]_i_26_n_1
    SLICE_X55Y11         LUT5 (Prop_lut5_I4_O)        0.124    26.760 f  master/Ctrl/States/temp[22]_i_25/O
                         net (fo=4, routed)           0.692    27.452    master/Ctrl/States/temp_reg[6]_1
    SLICE_X53Y11         LUT5 (Prop_lut5_I4_O)        0.124    27.576 f  master/Ctrl/States/temp[6]_i_16/O
                         net (fo=1, routed)           0.956    28.532    master/DP/E_write/FSM_sequential_state_reg[0]_21
    SLICE_X56Y12         LUT6 (Prop_lut6_I4_O)        0.124    28.656 r  master/DP/E_write/temp[6]_i_12/O
                         net (fo=1, routed)           0.303    28.959    master/Ctrl/States/FSM_sequential_state_reg[0]_25
    SLICE_X56Y13         LUT6 (Prop_lut6_I5_O)        0.124    29.083 f  master/Ctrl/States/temp[6]_i_10/O
                         net (fo=2, routed)           0.162    29.245    master/DP/Asrc2_mux/FSM_sequential_state_reg[0]_0[5]
    SLICE_X56Y13         LUT6 (Prop_lut6_I1_O)        0.124    29.369 r  master/DP/Asrc2_mux/temp[6]_i_7/O
                         net (fo=8, routed)           0.388    29.756    master/Ctrl/MC/t__0_11
    SLICE_X55Y14         LUT6 (Prop_lut6_I3_O)        0.124    29.880 r  master/Ctrl/MC/temp[7]_i_36/O
                         net (fo=1, routed)           0.000    29.880    master/Ctrl/MC/temp[7]_i_36_n_1
    SLICE_X55Y14         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    30.232 r  master/Ctrl/MC/temp_reg[7]_i_9/O[3]
                         net (fo=3, routed)           0.607    30.839    master/Ctrl/MC/temp_reg[7]_3[3]
    SLICE_X56Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.682    31.521 r  master/Ctrl/MC/temp_reg[7]_i_8/CO[3]
                         net (fo=1, routed)           0.000    31.521    master/Ctrl/MC/temp_reg[7]_i_8_n_1
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    31.740 r  master/Ctrl/MC/temp_reg[11]_i_8/O[0]
                         net (fo=1, routed)           0.639    32.379    master/Ctrl/Acontrol/data5[8]
    SLICE_X59Y17         LUT6 (Prop_lut6_I3_O)        0.295    32.674 r  master/Ctrl/Acontrol/temp[8]_i_2/O
                         net (fo=1, routed)           0.573    33.247    master/Ctrl/Acontrol/temp[8]_i_2_n_1
    SLICE_X59Y19         LUT6 (Prop_lut6_I1_O)        0.124    33.371 r  master/Ctrl/Acontrol/temp[8]_i_1/O
                         net (fo=3, routed)           0.173    33.544    master/Ctrl/States/temp_reg[31]_6[8]
    SLICE_X59Y19         LUT6 (Prop_lut6_I5_O)        0.124    33.668 r  master/Ctrl/States/FSM_sequential_state[1]_i_2/O
                         net (fo=42, routed)          1.058    34.726    master/DP/M2r_mux/haddr[8]
    SLICE_X44Y18         LUT6 (Prop_lut6_I5_O)        0.124    34.850 f  master/DP/M2r_mux/registers[0][8]_i_2/O
                         net (fo=1, routed)           0.607    35.457    master/DP/M2r_mux/registers[0][8]_i_2_n_1
    SLICE_X44Y18         LUT3 (Prop_lut3_I2_O)        0.124    35.581 r  master/DP/M2r_mux/registers[0][8]_i_1/O
                         net (fo=16, routed)          1.340    36.920    master/DP/Reg/D[8]
    SLICE_X56Y17         FDRE                                         r  master/DP/Reg/registers_reg[9][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=605, routed)         1.445    14.786    master/DP/Reg/CLK
    SLICE_X56Y17         FDRE                                         r  master/DP/Reg/registers_reg[9][8]/C
                         clock pessimism              0.297    15.083    
                         clock uncertainty           -0.035    15.048    
    SLICE_X56Y17         FDRE (Setup_fdre_C_D)       -0.071    14.977    master/DP/Reg/registers_reg[9][8]
  -------------------------------------------------------------------
                         required time                         14.977    
                         arrival time                         -36.920    
  -------------------------------------------------------------------
                         slack                                -21.943    

Slack (VIOLATED) :        -21.934ns  (required time - arrival time)
  Source:                 master/DP/Reg/registers_reg[9][8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            master/DP/Reg/registers_reg[2][26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        31.786ns  (logic 12.443ns (39.147%)  route 19.343ns (60.853%))
  Logic Levels:           43  (CARRY4=4 DSP48E1=1 LUT3=4 LUT4=3 LUT5=7 LUT6=22 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=605, routed)         1.562     5.083    master/DP/Reg/CLK
    SLICE_X56Y17         FDRE                                         r  master/DP/Reg/registers_reg[9][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y17         FDRE (Prop_fdre_C_Q)         0.518     5.601 r  master/DP/Reg/registers_reg[9][8]/Q
                         net (fo=2, routed)           0.960     6.561    master/DP/Reg/registers_reg[9]_6[8]
    SLICE_X63Y14         LUT6 (Prop_lut6_I3_O)        0.124     6.685 r  master/DP/Reg/t_i_223/O
                         net (fo=1, routed)           0.000     6.685    master/DP/Reg/t_i_223_n_1
    SLICE_X63Y14         MUXF7 (Prop_muxf7_I0_O)      0.212     6.897 r  master/DP/Reg/t_i_112/O
                         net (fo=1, routed)           0.000     6.897    master/DP/Reg/t_i_112_n_1
    SLICE_X63Y14         MUXF8 (Prop_muxf8_I1_O)      0.094     6.991 r  master/DP/Reg/t_i_56/O
                         net (fo=2, routed)           0.794     7.785    master/Ctrl/States/rd2_outt[8]
    SLICE_X63Y12         LUT6 (Prop_lut6_I5_O)        0.316     8.101 r  master/Ctrl/States/t_i_24/O
                         net (fo=3, routed)           0.805     8.906    master/DP/Mult/C[8]
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_B[8]_P[0])
                                                      3.656    12.562 f  master/DP/Mult/t__0/P[0]
                         net (fo=2, routed)           0.748    13.310    master/DP/Asrc2_mux/P[0]
    SLICE_X57Y10         LUT6 (Prop_lut6_I3_O)        0.124    13.434 r  master/DP/Asrc2_mux/temp[0]_i_7/O
                         net (fo=8, routed)           0.426    13.860    master/Ctrl/MC/t__0_3
    SLICE_X57Y11         LUT5 (Prop_lut5_I4_O)        0.124    13.984 r  master/Ctrl/MC/temp[3]_i_57/O
                         net (fo=1, routed)           0.000    13.984    master/Ctrl/MC/temp[3]_i_57_n_1
    SLICE_X57Y11         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    14.590 f  master/Ctrl/MC/temp_reg[3]_i_13/O[3]
                         net (fo=1, routed)           0.538    15.128    master/Ctrl/Acontrol/data2[3]
    SLICE_X58Y12         LUT6 (Prop_lut6_I4_O)        0.306    15.434 f  master/Ctrl/Acontrol/temp[3]_i_4/O
                         net (fo=2, routed)           0.292    15.726    master/Ctrl/Acontrol/temp[3]_i_4_n_1
    SLICE_X58Y12         LUT6 (Prop_lut6_I4_O)        0.124    15.850 f  master/Ctrl/Acontrol/temp[3]_i_1/O
                         net (fo=2, routed)           0.171    16.021    master/Ctrl/States/temp_reg[31]_6[3]
    SLICE_X58Y12         LUT6 (Prop_lut6_I5_O)        0.124    16.145 f  master/Ctrl/States/memo_reg_i_3/O
                         net (fo=5, routed)           0.324    16.469    master/Ctrl/States/memo_reg
    SLICE_X61Y12         LUT5 (Prop_lut5_I1_O)        0.124    16.593 r  master/Ctrl/States/i__i_2/O
                         net (fo=1, routed)           0.263    16.856    master/DP/MEM/temp_reg[3]
    SLICE_X61Y12         LUT6 (Prop_lut6_I2_O)        0.124    16.980 r  master/DP/MEM/memo[127]/i_/O
                         net (fo=1, routed)           0.151    17.132    master/DP/PC_write/temp_reg[5]_0
    SLICE_X61Y12         LUT6 (Prop_lut6_I0_O)        0.124    17.256 r  master/DP/PC_write/inscd_reg[2]_i_12/O
                         net (fo=8, routed)           0.436    17.692    master/DP/PC_write/dout[1]
    SLICE_X60Y12         LUT4 (Prop_lut4_I3_O)        0.124    17.816 r  master/DP/PC_write/inscd_reg[2]_i_10/O
                         net (fo=11, routed)          0.365    18.180    master/Ctrl/States/dout[0]
    SLICE_X58Y13         LUT6 (Prop_lut6_I5_O)        0.124    18.304 f  master/Ctrl/States/result_reg[0]_i_4/O
                         net (fo=11, routed)          0.637    18.942    master/DP/Ssrc1_mux/FSM_sequential_state_reg[1]
    SLICE_X57Y8          LUT3 (Prop_lut3_I1_O)        0.124    19.066 r  master/DP/Ssrc1_mux/temp[24]_i_31/O
                         net (fo=11, routed)          0.415    19.481    master/Ctrl/MC/shifter_in1[0]
    SLICE_X57Y6          LUT5 (Prop_lut5_I2_O)        0.124    19.605 r  master/Ctrl/MC/temp[0]_i_17/O
                         net (fo=1, routed)           0.433    20.038    master/DP/E_write/FSM_sequential_state_reg[1]_0
    SLICE_X57Y6          LUT6 (Prop_lut6_I1_O)        0.124    20.162 f  master/DP/E_write/temp[0]_i_14/O
                         net (fo=1, routed)           0.338    20.501    master/Ctrl/States/FSM_sequential_state_reg[0]_27
    SLICE_X57Y7          LUT6 (Prop_lut6_I5_O)        0.124    20.625 r  master/Ctrl/States/temp[0]_i_10/O
                         net (fo=4, routed)           0.187    20.812    master/Ctrl/MC/FSM_sequential_state_reg[0]_3[0]
    SLICE_X57Y7          LUT4 (Prop_lut4_I0_O)        0.124    20.936 r  master/Ctrl/MC/temp[31]_i_86/O
                         net (fo=125, routed)         0.824    21.760    master/Ctrl/States/FSM_sequential_state_reg[1]_35
    SLICE_X54Y7          LUT4 (Prop_lut4_I1_O)        0.116    21.876 r  master/Ctrl/States/temp[30]_i_51/O
                         net (fo=1, routed)           0.412    22.288    master/Ctrl/States/temp[30]_i_51_n_1
    SLICE_X57Y7          LUT6 (Prop_lut6_I5_O)        0.328    22.616 r  master/Ctrl/States/temp[30]_i_37/O
                         net (fo=4, routed)           0.833    23.450    master/Ctrl/States/temp[30]_i_37_n_1
    SLICE_X53Y12         LUT5 (Prop_lut5_I0_O)        0.124    23.574 r  master/Ctrl/States/temp[18]_i_24/O
                         net (fo=4, routed)           0.420    23.994    master/Ctrl/States/temp_reg[18]_1
    SLICE_X53Y13         LUT3 (Prop_lut3_I2_O)        0.124    24.118 r  master/Ctrl/States/temp[2]_i_20/O
                         net (fo=1, routed)           0.518    24.636    master/DP/E_write/FSM_sequential_state_reg[0]_8
    SLICE_X52Y13         LUT6 (Prop_lut6_I2_O)        0.124    24.760 f  master/DP/E_write/temp[2]_i_18/O
                         net (fo=1, routed)           0.171    24.931    master/Ctrl/States/FSM_sequential_state_reg[0]_26
    SLICE_X52Y13         LUT6 (Prop_lut6_I5_O)        0.124    25.055 r  master/Ctrl/States/temp[2]_i_15/O
                         net (fo=3, routed)           0.321    25.376    master/Ctrl/MC/E_0[0]
    SLICE_X53Y13         LUT5 (Prop_lut5_I2_O)        0.124    25.500 r  master/Ctrl/MC/temp[31]_i_76/O
                         net (fo=107, routed)         0.742    26.241    master/Ctrl/States/shifter_in2[1]
    SLICE_X50Y12         LUT3 (Prop_lut3_I1_O)        0.124    26.365 r  master/Ctrl/States/temp[20]_i_24/O
                         net (fo=4, routed)           0.562    26.927    master/Ctrl/States/temp_reg[4]_3
    SLICE_X51Y14         LUT5 (Prop_lut5_I4_O)        0.119    27.046 r  master/Ctrl/States/temp[4]_i_26/O
                         net (fo=2, routed)           0.407    27.453    master/Ctrl/States/temp[4]_i_26_n_1
    SLICE_X51Y14         LUT5 (Prop_lut5_I1_O)        0.326    27.779 r  master/Ctrl/States/temp[20]_i_20/O
                         net (fo=1, routed)           0.672    28.451    master/DP/E_write/FSM_sequential_state_reg[0]_6
    SLICE_X50Y14         LUT6 (Prop_lut6_I4_O)        0.326    28.777 f  master/DP/E_write/temp[20]_i_16/O
                         net (fo=1, routed)           0.504    29.281    master/Ctrl/States/FSM_sequential_state_reg[0]_21
    SLICE_X50Y21         LUT6 (Prop_lut6_I5_O)        0.124    29.405 r  master/Ctrl/States/temp[20]_i_14/O
                         net (fo=2, routed)           0.172    29.577    master/DP/Asrc2_mux/FSM_sequential_state_reg[0]_0[19]
    SLICE_X50Y21         LUT6 (Prop_lut6_I5_O)        0.124    29.701 r  master/DP/Asrc2_mux/temp[20]_i_7/O
                         net (fo=8, routed)           0.566    30.267    master/Ctrl/MC/FSM_sequential_state_reg[0]_80
    SLICE_X55Y18         LUT6 (Prop_lut6_I4_O)        0.124    30.391 r  master/Ctrl/MC/temp[23]_i_38/O
                         net (fo=1, routed)           0.000    30.391    master/Ctrl/MC/temp[23]_i_38_n_1
    SLICE_X55Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    30.923 r  master/Ctrl/MC/temp_reg[23]_i_9/CO[3]
                         net (fo=1, routed)           0.000    30.923    master/Ctrl/MC/temp_reg[23]_i_9_n_1
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    31.257 r  master/Ctrl/MC/temp_reg[26]_i_9/O[1]
                         net (fo=3, routed)           0.471    31.727    master/Ctrl/MC/temp_reg[27]_3[1]
    SLICE_X56Y20         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.881    32.608 r  master/Ctrl/MC/temp_reg[26]_i_8/O[2]
                         net (fo=1, routed)           0.570    33.178    master/Ctrl/Acontrol/data5[26]
    SLICE_X55Y23         LUT6 (Prop_lut6_I3_O)        0.301    33.479 r  master/Ctrl/Acontrol/temp[26]_i_2/O
                         net (fo=1, routed)           0.491    33.970    master/Ctrl/Acontrol/temp[26]_i_2_n_1
    SLICE_X54Y23         LUT6 (Prop_lut6_I1_O)        0.124    34.094 r  master/Ctrl/Acontrol/temp[26]_i_1/O
                         net (fo=3, routed)           0.524    34.618    master/Ctrl/States/temp_reg[31]_6[26]
    SLICE_X48Y21         LUT6 (Prop_lut6_I5_O)        0.124    34.742 r  master/Ctrl/States/registers[0][26]_i_4/O
                         net (fo=2, routed)           0.445    35.186    master/DP/M2r_mux/RES[17]
    SLICE_X48Y21         LUT6 (Prop_lut6_I5_O)        0.124    35.310 f  master/DP/M2r_mux/registers[0][26]_i_2/O
                         net (fo=1, routed)           0.633    35.943    master/DP/M2r_mux/registers[0][26]_i_2_n_1
    SLICE_X48Y21         LUT3 (Prop_lut3_I2_O)        0.124    36.067 r  master/DP/M2r_mux/registers[0][26]_i_1/O
                         net (fo=16, routed)          0.801    36.869    master/DP/Reg/D[26]
    SLICE_X47Y21         FDRE                                         r  master/DP/Reg/registers_reg[2][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=605, routed)         1.436    14.777    master/DP/Reg/CLK
    SLICE_X47Y21         FDRE                                         r  master/DP/Reg/registers_reg[2][26]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X47Y21         FDRE (Setup_fdre_C_D)       -0.067    14.935    master/DP/Reg/registers_reg[2][26]
  -------------------------------------------------------------------
                         required time                         14.935    
                         arrival time                         -36.869    
  -------------------------------------------------------------------
                         slack                                -21.934    

Slack (VIOLATED) :        -21.910ns  (required time - arrival time)
  Source:                 master/DP/Reg/registers_reg[9][8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            master/DP/Reg/registers_reg[10][28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        31.748ns  (logic 13.003ns (40.957%)  route 18.745ns (59.043%))
  Logic Levels:           45  (CARRY4=5 DSP48E1=1 LUT3=4 LUT4=3 LUT5=7 LUT6=22 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=605, routed)         1.562     5.083    master/DP/Reg/CLK
    SLICE_X56Y17         FDRE                                         r  master/DP/Reg/registers_reg[9][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y17         FDRE (Prop_fdre_C_Q)         0.518     5.601 r  master/DP/Reg/registers_reg[9][8]/Q
                         net (fo=2, routed)           0.960     6.561    master/DP/Reg/registers_reg[9]_6[8]
    SLICE_X63Y14         LUT6 (Prop_lut6_I3_O)        0.124     6.685 r  master/DP/Reg/t_i_223/O
                         net (fo=1, routed)           0.000     6.685    master/DP/Reg/t_i_223_n_1
    SLICE_X63Y14         MUXF7 (Prop_muxf7_I0_O)      0.212     6.897 r  master/DP/Reg/t_i_112/O
                         net (fo=1, routed)           0.000     6.897    master/DP/Reg/t_i_112_n_1
    SLICE_X63Y14         MUXF8 (Prop_muxf8_I1_O)      0.094     6.991 r  master/DP/Reg/t_i_56/O
                         net (fo=2, routed)           0.794     7.785    master/Ctrl/States/rd2_outt[8]
    SLICE_X63Y12         LUT6 (Prop_lut6_I5_O)        0.316     8.101 r  master/Ctrl/States/t_i_24/O
                         net (fo=3, routed)           0.805     8.906    master/DP/Mult/C[8]
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_B[8]_P[0])
                                                      3.656    12.562 f  master/DP/Mult/t__0/P[0]
                         net (fo=2, routed)           0.748    13.310    master/DP/Asrc2_mux/P[0]
    SLICE_X57Y10         LUT6 (Prop_lut6_I3_O)        0.124    13.434 r  master/DP/Asrc2_mux/temp[0]_i_7/O
                         net (fo=8, routed)           0.426    13.860    master/Ctrl/MC/t__0_3
    SLICE_X57Y11         LUT5 (Prop_lut5_I4_O)        0.124    13.984 r  master/Ctrl/MC/temp[3]_i_57/O
                         net (fo=1, routed)           0.000    13.984    master/Ctrl/MC/temp[3]_i_57_n_1
    SLICE_X57Y11         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    14.590 f  master/Ctrl/MC/temp_reg[3]_i_13/O[3]
                         net (fo=1, routed)           0.538    15.128    master/Ctrl/Acontrol/data2[3]
    SLICE_X58Y12         LUT6 (Prop_lut6_I4_O)        0.306    15.434 f  master/Ctrl/Acontrol/temp[3]_i_4/O
                         net (fo=2, routed)           0.292    15.726    master/Ctrl/Acontrol/temp[3]_i_4_n_1
    SLICE_X58Y12         LUT6 (Prop_lut6_I4_O)        0.124    15.850 f  master/Ctrl/Acontrol/temp[3]_i_1/O
                         net (fo=2, routed)           0.171    16.021    master/Ctrl/States/temp_reg[31]_6[3]
    SLICE_X58Y12         LUT6 (Prop_lut6_I5_O)        0.124    16.145 f  master/Ctrl/States/memo_reg_i_3/O
                         net (fo=5, routed)           0.324    16.469    master/Ctrl/States/memo_reg
    SLICE_X61Y12         LUT5 (Prop_lut5_I1_O)        0.124    16.593 r  master/Ctrl/States/i__i_2/O
                         net (fo=1, routed)           0.263    16.856    master/DP/MEM/temp_reg[3]
    SLICE_X61Y12         LUT6 (Prop_lut6_I2_O)        0.124    16.980 r  master/DP/MEM/memo[127]/i_/O
                         net (fo=1, routed)           0.151    17.132    master/DP/PC_write/temp_reg[5]_0
    SLICE_X61Y12         LUT6 (Prop_lut6_I0_O)        0.124    17.256 r  master/DP/PC_write/inscd_reg[2]_i_12/O
                         net (fo=8, routed)           0.436    17.692    master/DP/PC_write/dout[1]
    SLICE_X60Y12         LUT4 (Prop_lut4_I3_O)        0.124    17.816 r  master/DP/PC_write/inscd_reg[2]_i_10/O
                         net (fo=11, routed)          0.365    18.180    master/Ctrl/States/dout[0]
    SLICE_X58Y13         LUT6 (Prop_lut6_I5_O)        0.124    18.304 f  master/Ctrl/States/result_reg[0]_i_4/O
                         net (fo=11, routed)          0.637    18.942    master/DP/Ssrc1_mux/FSM_sequential_state_reg[1]
    SLICE_X57Y8          LUT3 (Prop_lut3_I1_O)        0.124    19.066 r  master/DP/Ssrc1_mux/temp[24]_i_31/O
                         net (fo=11, routed)          0.415    19.481    master/Ctrl/MC/shifter_in1[0]
    SLICE_X57Y6          LUT5 (Prop_lut5_I2_O)        0.124    19.605 r  master/Ctrl/MC/temp[0]_i_17/O
                         net (fo=1, routed)           0.433    20.038    master/DP/E_write/FSM_sequential_state_reg[1]_0
    SLICE_X57Y6          LUT6 (Prop_lut6_I1_O)        0.124    20.162 f  master/DP/E_write/temp[0]_i_14/O
                         net (fo=1, routed)           0.338    20.501    master/Ctrl/States/FSM_sequential_state_reg[0]_27
    SLICE_X57Y7          LUT6 (Prop_lut6_I5_O)        0.124    20.625 r  master/Ctrl/States/temp[0]_i_10/O
                         net (fo=4, routed)           0.187    20.812    master/Ctrl/MC/FSM_sequential_state_reg[0]_3[0]
    SLICE_X57Y7          LUT4 (Prop_lut4_I0_O)        0.124    20.936 r  master/Ctrl/MC/temp[31]_i_86/O
                         net (fo=125, routed)         0.824    21.760    master/Ctrl/States/FSM_sequential_state_reg[1]_35
    SLICE_X54Y7          LUT4 (Prop_lut4_I1_O)        0.116    21.876 r  master/Ctrl/States/temp[30]_i_51/O
                         net (fo=1, routed)           0.412    22.288    master/Ctrl/States/temp[30]_i_51_n_1
    SLICE_X57Y7          LUT6 (Prop_lut6_I5_O)        0.328    22.616 r  master/Ctrl/States/temp[30]_i_37/O
                         net (fo=4, routed)           0.833    23.450    master/Ctrl/States/temp[30]_i_37_n_1
    SLICE_X53Y12         LUT5 (Prop_lut5_I0_O)        0.124    23.574 r  master/Ctrl/States/temp[18]_i_24/O
                         net (fo=4, routed)           0.420    23.994    master/Ctrl/States/temp_reg[18]_1
    SLICE_X53Y13         LUT3 (Prop_lut3_I2_O)        0.124    24.118 r  master/Ctrl/States/temp[2]_i_20/O
                         net (fo=1, routed)           0.518    24.636    master/DP/E_write/FSM_sequential_state_reg[0]_8
    SLICE_X52Y13         LUT6 (Prop_lut6_I2_O)        0.124    24.760 f  master/DP/E_write/temp[2]_i_18/O
                         net (fo=1, routed)           0.171    24.931    master/Ctrl/States/FSM_sequential_state_reg[0]_26
    SLICE_X52Y13         LUT6 (Prop_lut6_I5_O)        0.124    25.055 r  master/Ctrl/States/temp[2]_i_15/O
                         net (fo=3, routed)           0.321    25.376    master/Ctrl/MC/E_0[0]
    SLICE_X53Y13         LUT5 (Prop_lut5_I2_O)        0.124    25.500 r  master/Ctrl/MC/temp[31]_i_76/O
                         net (fo=107, routed)         0.742    26.241    master/Ctrl/States/shifter_in2[1]
    SLICE_X50Y12         LUT3 (Prop_lut3_I1_O)        0.124    26.365 r  master/Ctrl/States/temp[20]_i_24/O
                         net (fo=4, routed)           0.562    26.927    master/Ctrl/States/temp_reg[4]_3
    SLICE_X51Y14         LUT5 (Prop_lut5_I4_O)        0.119    27.046 r  master/Ctrl/States/temp[4]_i_26/O
                         net (fo=2, routed)           0.407    27.453    master/Ctrl/States/temp[4]_i_26_n_1
    SLICE_X51Y14         LUT5 (Prop_lut5_I1_O)        0.326    27.779 r  master/Ctrl/States/temp[20]_i_20/O
                         net (fo=1, routed)           0.672    28.451    master/DP/E_write/FSM_sequential_state_reg[0]_6
    SLICE_X50Y14         LUT6 (Prop_lut6_I4_O)        0.326    28.777 f  master/DP/E_write/temp[20]_i_16/O
                         net (fo=1, routed)           0.504    29.281    master/Ctrl/States/FSM_sequential_state_reg[0]_21
    SLICE_X50Y21         LUT6 (Prop_lut6_I5_O)        0.124    29.405 r  master/Ctrl/States/temp[20]_i_14/O
                         net (fo=2, routed)           0.172    29.577    master/DP/Asrc2_mux/FSM_sequential_state_reg[0]_0[19]
    SLICE_X50Y21         LUT6 (Prop_lut6_I5_O)        0.124    29.701 r  master/DP/Asrc2_mux/temp[20]_i_7/O
                         net (fo=8, routed)           0.566    30.267    master/Ctrl/MC/FSM_sequential_state_reg[0]_80
    SLICE_X55Y18         LUT6 (Prop_lut6_I4_O)        0.124    30.391 r  master/Ctrl/MC/temp[23]_i_38/O
                         net (fo=1, routed)           0.000    30.391    master/Ctrl/MC/temp[23]_i_38_n_1
    SLICE_X55Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    30.923 r  master/Ctrl/MC/temp_reg[23]_i_9/CO[3]
                         net (fo=1, routed)           0.000    30.923    master/Ctrl/MC/temp_reg[23]_i_9_n_1
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    31.257 r  master/Ctrl/MC/temp_reg[26]_i_9/O[1]
                         net (fo=3, routed)           0.471    31.727    master/Ctrl/MC/temp_reg[27]_3[1]
    SLICE_X56Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.836    32.563 r  master/Ctrl/MC/temp_reg[26]_i_8/CO[3]
                         net (fo=1, routed)           0.000    32.563    master/Ctrl/MC/temp_reg[26]_i_8_n_1
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    32.782 r  master/Ctrl/MC/temp_reg[31]_i_18/O[0]
                         net (fo=1, routed)           0.478    33.260    master/Ctrl/Acontrol/data5[28]
    SLICE_X54Y24         LUT6 (Prop_lut6_I3_O)        0.295    33.555 r  master/Ctrl/Acontrol/temp[28]_i_7/O
                         net (fo=1, routed)           0.456    34.011    master/Ctrl/Acontrol/temp[28]_i_7_n_1
    SLICE_X51Y24         LUT6 (Prop_lut6_I5_O)        0.124    34.135 r  master/Ctrl/Acontrol/temp[28]_i_3/O
                         net (fo=2, routed)           0.000    34.135    master/Ctrl/Acontrol/temp[28]_i_3_n_1
    SLICE_X51Y24         MUXF7 (Prop_muxf7_I1_O)      0.217    34.352 r  master/Ctrl/Acontrol/temp_reg[28]_i_1/O
                         net (fo=2, routed)           0.489    34.841    master/Ctrl/States/temp_reg[31]_6[28]
    SLICE_X49Y25         LUT6 (Prop_lut6_I5_O)        0.299    35.140 r  master/Ctrl/States/registers[0][28]_i_4/O
                         net (fo=2, routed)           0.165    35.305    master/DP/M2r_mux/RES[19]
    SLICE_X49Y25         LUT6 (Prop_lut6_I5_O)        0.124    35.429 f  master/DP/M2r_mux/registers[0][28]_i_2/O
                         net (fo=1, routed)           0.480    35.909    master/DP/M2r_mux/registers[0][28]_i_2_n_1
    SLICE_X50Y24         LUT3 (Prop_lut3_I2_O)        0.124    36.033 r  master/DP/M2r_mux/registers[0][28]_i_1/O
                         net (fo=16, routed)          0.798    36.831    master/DP/Reg/D[28]
    SLICE_X49Y26         FDRE                                         r  master/DP/Reg/registers_reg[10][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=605, routed)         1.436    14.777    master/DP/Reg/CLK
    SLICE_X49Y26         FDRE                                         r  master/DP/Reg/registers_reg[10][28]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X49Y26         FDRE (Setup_fdre_C_D)       -0.081    14.921    master/DP/Reg/registers_reg[10][28]
  -------------------------------------------------------------------
                         required time                         14.921    
                         arrival time                         -36.831    
  -------------------------------------------------------------------
                         slack                                -21.910    

Slack (VIOLATED) :        -21.903ns  (required time - arrival time)
  Source:                 master/DP/Reg/registers_reg[9][8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            master/DP/Reg/registers_reg[11][28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        31.761ns  (logic 13.003ns (40.940%)  route 18.758ns (59.060%))
  Logic Levels:           45  (CARRY4=5 DSP48E1=1 LUT3=4 LUT4=3 LUT5=7 LUT6=22 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=605, routed)         1.562     5.083    master/DP/Reg/CLK
    SLICE_X56Y17         FDRE                                         r  master/DP/Reg/registers_reg[9][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y17         FDRE (Prop_fdre_C_Q)         0.518     5.601 r  master/DP/Reg/registers_reg[9][8]/Q
                         net (fo=2, routed)           0.960     6.561    master/DP/Reg/registers_reg[9]_6[8]
    SLICE_X63Y14         LUT6 (Prop_lut6_I3_O)        0.124     6.685 r  master/DP/Reg/t_i_223/O
                         net (fo=1, routed)           0.000     6.685    master/DP/Reg/t_i_223_n_1
    SLICE_X63Y14         MUXF7 (Prop_muxf7_I0_O)      0.212     6.897 r  master/DP/Reg/t_i_112/O
                         net (fo=1, routed)           0.000     6.897    master/DP/Reg/t_i_112_n_1
    SLICE_X63Y14         MUXF8 (Prop_muxf8_I1_O)      0.094     6.991 r  master/DP/Reg/t_i_56/O
                         net (fo=2, routed)           0.794     7.785    master/Ctrl/States/rd2_outt[8]
    SLICE_X63Y12         LUT6 (Prop_lut6_I5_O)        0.316     8.101 r  master/Ctrl/States/t_i_24/O
                         net (fo=3, routed)           0.805     8.906    master/DP/Mult/C[8]
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_B[8]_P[0])
                                                      3.656    12.562 f  master/DP/Mult/t__0/P[0]
                         net (fo=2, routed)           0.748    13.310    master/DP/Asrc2_mux/P[0]
    SLICE_X57Y10         LUT6 (Prop_lut6_I3_O)        0.124    13.434 r  master/DP/Asrc2_mux/temp[0]_i_7/O
                         net (fo=8, routed)           0.426    13.860    master/Ctrl/MC/t__0_3
    SLICE_X57Y11         LUT5 (Prop_lut5_I4_O)        0.124    13.984 r  master/Ctrl/MC/temp[3]_i_57/O
                         net (fo=1, routed)           0.000    13.984    master/Ctrl/MC/temp[3]_i_57_n_1
    SLICE_X57Y11         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    14.590 f  master/Ctrl/MC/temp_reg[3]_i_13/O[3]
                         net (fo=1, routed)           0.538    15.128    master/Ctrl/Acontrol/data2[3]
    SLICE_X58Y12         LUT6 (Prop_lut6_I4_O)        0.306    15.434 f  master/Ctrl/Acontrol/temp[3]_i_4/O
                         net (fo=2, routed)           0.292    15.726    master/Ctrl/Acontrol/temp[3]_i_4_n_1
    SLICE_X58Y12         LUT6 (Prop_lut6_I4_O)        0.124    15.850 f  master/Ctrl/Acontrol/temp[3]_i_1/O
                         net (fo=2, routed)           0.171    16.021    master/Ctrl/States/temp_reg[31]_6[3]
    SLICE_X58Y12         LUT6 (Prop_lut6_I5_O)        0.124    16.145 f  master/Ctrl/States/memo_reg_i_3/O
                         net (fo=5, routed)           0.324    16.469    master/Ctrl/States/memo_reg
    SLICE_X61Y12         LUT5 (Prop_lut5_I1_O)        0.124    16.593 r  master/Ctrl/States/i__i_2/O
                         net (fo=1, routed)           0.263    16.856    master/DP/MEM/temp_reg[3]
    SLICE_X61Y12         LUT6 (Prop_lut6_I2_O)        0.124    16.980 r  master/DP/MEM/memo[127]/i_/O
                         net (fo=1, routed)           0.151    17.132    master/DP/PC_write/temp_reg[5]_0
    SLICE_X61Y12         LUT6 (Prop_lut6_I0_O)        0.124    17.256 r  master/DP/PC_write/inscd_reg[2]_i_12/O
                         net (fo=8, routed)           0.436    17.692    master/DP/PC_write/dout[1]
    SLICE_X60Y12         LUT4 (Prop_lut4_I3_O)        0.124    17.816 r  master/DP/PC_write/inscd_reg[2]_i_10/O
                         net (fo=11, routed)          0.365    18.180    master/Ctrl/States/dout[0]
    SLICE_X58Y13         LUT6 (Prop_lut6_I5_O)        0.124    18.304 f  master/Ctrl/States/result_reg[0]_i_4/O
                         net (fo=11, routed)          0.637    18.942    master/DP/Ssrc1_mux/FSM_sequential_state_reg[1]
    SLICE_X57Y8          LUT3 (Prop_lut3_I1_O)        0.124    19.066 r  master/DP/Ssrc1_mux/temp[24]_i_31/O
                         net (fo=11, routed)          0.415    19.481    master/Ctrl/MC/shifter_in1[0]
    SLICE_X57Y6          LUT5 (Prop_lut5_I2_O)        0.124    19.605 r  master/Ctrl/MC/temp[0]_i_17/O
                         net (fo=1, routed)           0.433    20.038    master/DP/E_write/FSM_sequential_state_reg[1]_0
    SLICE_X57Y6          LUT6 (Prop_lut6_I1_O)        0.124    20.162 f  master/DP/E_write/temp[0]_i_14/O
                         net (fo=1, routed)           0.338    20.501    master/Ctrl/States/FSM_sequential_state_reg[0]_27
    SLICE_X57Y7          LUT6 (Prop_lut6_I5_O)        0.124    20.625 r  master/Ctrl/States/temp[0]_i_10/O
                         net (fo=4, routed)           0.187    20.812    master/Ctrl/MC/FSM_sequential_state_reg[0]_3[0]
    SLICE_X57Y7          LUT4 (Prop_lut4_I0_O)        0.124    20.936 r  master/Ctrl/MC/temp[31]_i_86/O
                         net (fo=125, routed)         0.824    21.760    master/Ctrl/States/FSM_sequential_state_reg[1]_35
    SLICE_X54Y7          LUT4 (Prop_lut4_I1_O)        0.116    21.876 r  master/Ctrl/States/temp[30]_i_51/O
                         net (fo=1, routed)           0.412    22.288    master/Ctrl/States/temp[30]_i_51_n_1
    SLICE_X57Y7          LUT6 (Prop_lut6_I5_O)        0.328    22.616 r  master/Ctrl/States/temp[30]_i_37/O
                         net (fo=4, routed)           0.833    23.450    master/Ctrl/States/temp[30]_i_37_n_1
    SLICE_X53Y12         LUT5 (Prop_lut5_I0_O)        0.124    23.574 r  master/Ctrl/States/temp[18]_i_24/O
                         net (fo=4, routed)           0.420    23.994    master/Ctrl/States/temp_reg[18]_1
    SLICE_X53Y13         LUT3 (Prop_lut3_I2_O)        0.124    24.118 r  master/Ctrl/States/temp[2]_i_20/O
                         net (fo=1, routed)           0.518    24.636    master/DP/E_write/FSM_sequential_state_reg[0]_8
    SLICE_X52Y13         LUT6 (Prop_lut6_I2_O)        0.124    24.760 f  master/DP/E_write/temp[2]_i_18/O
                         net (fo=1, routed)           0.171    24.931    master/Ctrl/States/FSM_sequential_state_reg[0]_26
    SLICE_X52Y13         LUT6 (Prop_lut6_I5_O)        0.124    25.055 r  master/Ctrl/States/temp[2]_i_15/O
                         net (fo=3, routed)           0.321    25.376    master/Ctrl/MC/E_0[0]
    SLICE_X53Y13         LUT5 (Prop_lut5_I2_O)        0.124    25.500 r  master/Ctrl/MC/temp[31]_i_76/O
                         net (fo=107, routed)         0.742    26.241    master/Ctrl/States/shifter_in2[1]
    SLICE_X50Y12         LUT3 (Prop_lut3_I1_O)        0.124    26.365 r  master/Ctrl/States/temp[20]_i_24/O
                         net (fo=4, routed)           0.562    26.927    master/Ctrl/States/temp_reg[4]_3
    SLICE_X51Y14         LUT5 (Prop_lut5_I4_O)        0.119    27.046 r  master/Ctrl/States/temp[4]_i_26/O
                         net (fo=2, routed)           0.407    27.453    master/Ctrl/States/temp[4]_i_26_n_1
    SLICE_X51Y14         LUT5 (Prop_lut5_I1_O)        0.326    27.779 r  master/Ctrl/States/temp[20]_i_20/O
                         net (fo=1, routed)           0.672    28.451    master/DP/E_write/FSM_sequential_state_reg[0]_6
    SLICE_X50Y14         LUT6 (Prop_lut6_I4_O)        0.326    28.777 f  master/DP/E_write/temp[20]_i_16/O
                         net (fo=1, routed)           0.504    29.281    master/Ctrl/States/FSM_sequential_state_reg[0]_21
    SLICE_X50Y21         LUT6 (Prop_lut6_I5_O)        0.124    29.405 r  master/Ctrl/States/temp[20]_i_14/O
                         net (fo=2, routed)           0.172    29.577    master/DP/Asrc2_mux/FSM_sequential_state_reg[0]_0[19]
    SLICE_X50Y21         LUT6 (Prop_lut6_I5_O)        0.124    29.701 r  master/DP/Asrc2_mux/temp[20]_i_7/O
                         net (fo=8, routed)           0.566    30.267    master/Ctrl/MC/FSM_sequential_state_reg[0]_80
    SLICE_X55Y18         LUT6 (Prop_lut6_I4_O)        0.124    30.391 r  master/Ctrl/MC/temp[23]_i_38/O
                         net (fo=1, routed)           0.000    30.391    master/Ctrl/MC/temp[23]_i_38_n_1
    SLICE_X55Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    30.923 r  master/Ctrl/MC/temp_reg[23]_i_9/CO[3]
                         net (fo=1, routed)           0.000    30.923    master/Ctrl/MC/temp_reg[23]_i_9_n_1
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    31.257 r  master/Ctrl/MC/temp_reg[26]_i_9/O[1]
                         net (fo=3, routed)           0.471    31.727    master/Ctrl/MC/temp_reg[27]_3[1]
    SLICE_X56Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.836    32.563 r  master/Ctrl/MC/temp_reg[26]_i_8/CO[3]
                         net (fo=1, routed)           0.000    32.563    master/Ctrl/MC/temp_reg[26]_i_8_n_1
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    32.782 r  master/Ctrl/MC/temp_reg[31]_i_18/O[0]
                         net (fo=1, routed)           0.478    33.260    master/Ctrl/Acontrol/data5[28]
    SLICE_X54Y24         LUT6 (Prop_lut6_I3_O)        0.295    33.555 r  master/Ctrl/Acontrol/temp[28]_i_7/O
                         net (fo=1, routed)           0.456    34.011    master/Ctrl/Acontrol/temp[28]_i_7_n_1
    SLICE_X51Y24         LUT6 (Prop_lut6_I5_O)        0.124    34.135 r  master/Ctrl/Acontrol/temp[28]_i_3/O
                         net (fo=2, routed)           0.000    34.135    master/Ctrl/Acontrol/temp[28]_i_3_n_1
    SLICE_X51Y24         MUXF7 (Prop_muxf7_I1_O)      0.217    34.352 r  master/Ctrl/Acontrol/temp_reg[28]_i_1/O
                         net (fo=2, routed)           0.489    34.841    master/Ctrl/States/temp_reg[31]_6[28]
    SLICE_X49Y25         LUT6 (Prop_lut6_I5_O)        0.299    35.140 r  master/Ctrl/States/registers[0][28]_i_4/O
                         net (fo=2, routed)           0.165    35.305    master/DP/M2r_mux/RES[19]
    SLICE_X49Y25         LUT6 (Prop_lut6_I5_O)        0.124    35.429 f  master/DP/M2r_mux/registers[0][28]_i_2/O
                         net (fo=1, routed)           0.480    35.909    master/DP/M2r_mux/registers[0][28]_i_2_n_1
    SLICE_X50Y24         LUT3 (Prop_lut3_I2_O)        0.124    36.033 r  master/DP/M2r_mux/registers[0][28]_i_1/O
                         net (fo=16, routed)          0.812    36.845    master/DP/Reg/D[28]
    SLICE_X48Y24         FDRE                                         r  master/DP/Reg/registers_reg[11][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=605, routed)         1.434    14.775    master/DP/Reg/CLK
    SLICE_X48Y24         FDRE                                         r  master/DP/Reg/registers_reg[11][28]/C
                         clock pessimism              0.260    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X48Y24         FDRE (Setup_fdre_C_D)       -0.058    14.942    master/DP/Reg/registers_reg[11][28]
  -------------------------------------------------------------------
                         required time                         14.942    
                         arrival time                         -36.845    
  -------------------------------------------------------------------
                         slack                                -21.903    

Slack (VIOLATED) :        -21.891ns  (required time - arrival time)
  Source:                 master/DP/Reg/registers_reg[9][8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            master/DP/Reg/registers_reg[4][8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        31.860ns  (logic 11.544ns (36.234%)  route 20.316ns (63.766%))
  Logic Levels:           43  (CARRY4=4 DSP48E1=1 LUT3=4 LUT4=3 LUT5=7 LUT6=22 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=605, routed)         1.562     5.083    master/DP/Reg/CLK
    SLICE_X56Y17         FDRE                                         r  master/DP/Reg/registers_reg[9][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y17         FDRE (Prop_fdre_C_Q)         0.518     5.601 r  master/DP/Reg/registers_reg[9][8]/Q
                         net (fo=2, routed)           0.960     6.561    master/DP/Reg/registers_reg[9]_6[8]
    SLICE_X63Y14         LUT6 (Prop_lut6_I3_O)        0.124     6.685 r  master/DP/Reg/t_i_223/O
                         net (fo=1, routed)           0.000     6.685    master/DP/Reg/t_i_223_n_1
    SLICE_X63Y14         MUXF7 (Prop_muxf7_I0_O)      0.212     6.897 r  master/DP/Reg/t_i_112/O
                         net (fo=1, routed)           0.000     6.897    master/DP/Reg/t_i_112_n_1
    SLICE_X63Y14         MUXF8 (Prop_muxf8_I1_O)      0.094     6.991 r  master/DP/Reg/t_i_56/O
                         net (fo=2, routed)           0.794     7.785    master/Ctrl/States/rd2_outt[8]
    SLICE_X63Y12         LUT6 (Prop_lut6_I5_O)        0.316     8.101 r  master/Ctrl/States/t_i_24/O
                         net (fo=3, routed)           0.805     8.906    master/DP/Mult/C[8]
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_B[8]_P[0])
                                                      3.656    12.562 f  master/DP/Mult/t__0/P[0]
                         net (fo=2, routed)           0.748    13.310    master/DP/Asrc2_mux/P[0]
    SLICE_X57Y10         LUT6 (Prop_lut6_I3_O)        0.124    13.434 r  master/DP/Asrc2_mux/temp[0]_i_7/O
                         net (fo=8, routed)           0.426    13.860    master/Ctrl/MC/t__0_3
    SLICE_X57Y11         LUT5 (Prop_lut5_I4_O)        0.124    13.984 r  master/Ctrl/MC/temp[3]_i_57/O
                         net (fo=1, routed)           0.000    13.984    master/Ctrl/MC/temp[3]_i_57_n_1
    SLICE_X57Y11         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    14.590 f  master/Ctrl/MC/temp_reg[3]_i_13/O[3]
                         net (fo=1, routed)           0.538    15.128    master/Ctrl/Acontrol/data2[3]
    SLICE_X58Y12         LUT6 (Prop_lut6_I4_O)        0.306    15.434 f  master/Ctrl/Acontrol/temp[3]_i_4/O
                         net (fo=2, routed)           0.292    15.726    master/Ctrl/Acontrol/temp[3]_i_4_n_1
    SLICE_X58Y12         LUT6 (Prop_lut6_I4_O)        0.124    15.850 f  master/Ctrl/Acontrol/temp[3]_i_1/O
                         net (fo=2, routed)           0.171    16.021    master/Ctrl/States/temp_reg[31]_6[3]
    SLICE_X58Y12         LUT6 (Prop_lut6_I5_O)        0.124    16.145 f  master/Ctrl/States/memo_reg_i_3/O
                         net (fo=5, routed)           0.324    16.469    master/Ctrl/States/memo_reg
    SLICE_X61Y12         LUT5 (Prop_lut5_I1_O)        0.124    16.593 r  master/Ctrl/States/i__i_2/O
                         net (fo=1, routed)           0.263    16.856    master/DP/MEM/temp_reg[3]
    SLICE_X61Y12         LUT6 (Prop_lut6_I2_O)        0.124    16.980 r  master/DP/MEM/memo[127]/i_/O
                         net (fo=1, routed)           0.151    17.132    master/DP/PC_write/temp_reg[5]_0
    SLICE_X61Y12         LUT6 (Prop_lut6_I0_O)        0.124    17.256 r  master/DP/PC_write/inscd_reg[2]_i_12/O
                         net (fo=8, routed)           0.436    17.692    master/DP/PC_write/dout[1]
    SLICE_X60Y12         LUT4 (Prop_lut4_I3_O)        0.124    17.816 r  master/DP/PC_write/inscd_reg[2]_i_10/O
                         net (fo=11, routed)          0.365    18.180    master/Ctrl/States/dout[0]
    SLICE_X58Y13         LUT6 (Prop_lut6_I5_O)        0.124    18.304 f  master/Ctrl/States/result_reg[0]_i_4/O
                         net (fo=11, routed)          0.637    18.942    master/DP/Ssrc1_mux/FSM_sequential_state_reg[1]
    SLICE_X57Y8          LUT3 (Prop_lut3_I1_O)        0.124    19.066 r  master/DP/Ssrc1_mux/temp[24]_i_31/O
                         net (fo=11, routed)          0.415    19.481    master/Ctrl/MC/shifter_in1[0]
    SLICE_X57Y6          LUT5 (Prop_lut5_I2_O)        0.124    19.605 r  master/Ctrl/MC/temp[0]_i_17/O
                         net (fo=1, routed)           0.433    20.038    master/DP/E_write/FSM_sequential_state_reg[1]_0
    SLICE_X57Y6          LUT6 (Prop_lut6_I1_O)        0.124    20.162 f  master/DP/E_write/temp[0]_i_14/O
                         net (fo=1, routed)           0.338    20.501    master/Ctrl/States/FSM_sequential_state_reg[0]_27
    SLICE_X57Y7          LUT6 (Prop_lut6_I5_O)        0.124    20.625 r  master/Ctrl/States/temp[0]_i_10/O
                         net (fo=4, routed)           0.187    20.812    master/Ctrl/MC/FSM_sequential_state_reg[0]_3[0]
    SLICE_X57Y7          LUT4 (Prop_lut4_I0_O)        0.124    20.936 r  master/Ctrl/MC/temp[31]_i_86/O
                         net (fo=125, routed)         0.824    21.760    master/Ctrl/States/FSM_sequential_state_reg[1]_35
    SLICE_X54Y7          LUT4 (Prop_lut4_I1_O)        0.116    21.876 r  master/Ctrl/States/temp[30]_i_51/O
                         net (fo=1, routed)           0.412    22.288    master/Ctrl/States/temp[30]_i_51_n_1
    SLICE_X57Y7          LUT6 (Prop_lut6_I5_O)        0.328    22.616 r  master/Ctrl/States/temp[30]_i_37/O
                         net (fo=4, routed)           0.833    23.450    master/Ctrl/States/temp[30]_i_37_n_1
    SLICE_X53Y12         LUT5 (Prop_lut5_I0_O)        0.124    23.574 r  master/Ctrl/States/temp[18]_i_24/O
                         net (fo=4, routed)           0.420    23.994    master/Ctrl/States/temp_reg[18]_1
    SLICE_X53Y13         LUT3 (Prop_lut3_I2_O)        0.124    24.118 r  master/Ctrl/States/temp[2]_i_20/O
                         net (fo=1, routed)           0.518    24.636    master/DP/E_write/FSM_sequential_state_reg[0]_8
    SLICE_X52Y13         LUT6 (Prop_lut6_I2_O)        0.124    24.760 f  master/DP/E_write/temp[2]_i_18/O
                         net (fo=1, routed)           0.171    24.931    master/Ctrl/States/FSM_sequential_state_reg[0]_26
    SLICE_X52Y13         LUT6 (Prop_lut6_I5_O)        0.124    25.055 r  master/Ctrl/States/temp[2]_i_15/O
                         net (fo=3, routed)           0.321    25.376    master/Ctrl/MC/E_0[0]
    SLICE_X53Y13         LUT5 (Prop_lut5_I2_O)        0.124    25.500 r  master/Ctrl/MC/temp[31]_i_76/O
                         net (fo=107, routed)         0.554    26.054    master/Ctrl/States/shifter_in2[1]
    SLICE_X53Y11         LUT3 (Prop_lut3_I1_O)        0.124    26.178 f  master/Ctrl/States/temp[30]_i_26/O
                         net (fo=3, routed)           0.458    26.636    master/Ctrl/States/temp[30]_i_26_n_1
    SLICE_X55Y11         LUT5 (Prop_lut5_I4_O)        0.124    26.760 f  master/Ctrl/States/temp[22]_i_25/O
                         net (fo=4, routed)           0.692    27.452    master/Ctrl/States/temp_reg[6]_1
    SLICE_X53Y11         LUT5 (Prop_lut5_I4_O)        0.124    27.576 f  master/Ctrl/States/temp[6]_i_16/O
                         net (fo=1, routed)           0.956    28.532    master/DP/E_write/FSM_sequential_state_reg[0]_21
    SLICE_X56Y12         LUT6 (Prop_lut6_I4_O)        0.124    28.656 r  master/DP/E_write/temp[6]_i_12/O
                         net (fo=1, routed)           0.303    28.959    master/Ctrl/States/FSM_sequential_state_reg[0]_25
    SLICE_X56Y13         LUT6 (Prop_lut6_I5_O)        0.124    29.083 f  master/Ctrl/States/temp[6]_i_10/O
                         net (fo=2, routed)           0.162    29.245    master/DP/Asrc2_mux/FSM_sequential_state_reg[0]_0[5]
    SLICE_X56Y13         LUT6 (Prop_lut6_I1_O)        0.124    29.369 r  master/DP/Asrc2_mux/temp[6]_i_7/O
                         net (fo=8, routed)           0.388    29.756    master/Ctrl/MC/t__0_11
    SLICE_X55Y14         LUT6 (Prop_lut6_I3_O)        0.124    29.880 r  master/Ctrl/MC/temp[7]_i_36/O
                         net (fo=1, routed)           0.000    29.880    master/Ctrl/MC/temp[7]_i_36_n_1
    SLICE_X55Y14         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    30.232 r  master/Ctrl/MC/temp_reg[7]_i_9/O[3]
                         net (fo=3, routed)           0.607    30.839    master/Ctrl/MC/temp_reg[7]_3[3]
    SLICE_X56Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.682    31.521 r  master/Ctrl/MC/temp_reg[7]_i_8/CO[3]
                         net (fo=1, routed)           0.000    31.521    master/Ctrl/MC/temp_reg[7]_i_8_n_1
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    31.740 r  master/Ctrl/MC/temp_reg[11]_i_8/O[0]
                         net (fo=1, routed)           0.639    32.379    master/Ctrl/Acontrol/data5[8]
    SLICE_X59Y17         LUT6 (Prop_lut6_I3_O)        0.295    32.674 r  master/Ctrl/Acontrol/temp[8]_i_2/O
                         net (fo=1, routed)           0.573    33.247    master/Ctrl/Acontrol/temp[8]_i_2_n_1
    SLICE_X59Y19         LUT6 (Prop_lut6_I1_O)        0.124    33.371 r  master/Ctrl/Acontrol/temp[8]_i_1/O
                         net (fo=3, routed)           0.173    33.544    master/Ctrl/States/temp_reg[31]_6[8]
    SLICE_X59Y19         LUT6 (Prop_lut6_I5_O)        0.124    33.668 r  master/Ctrl/States/FSM_sequential_state[1]_i_2/O
                         net (fo=42, routed)          1.058    34.726    master/DP/M2r_mux/haddr[8]
    SLICE_X44Y18         LUT6 (Prop_lut6_I5_O)        0.124    34.850 f  master/DP/M2r_mux/registers[0][8]_i_2/O
                         net (fo=1, routed)           0.607    35.457    master/DP/M2r_mux/registers[0][8]_i_2_n_1
    SLICE_X44Y18         LUT3 (Prop_lut3_I2_O)        0.124    35.581 r  master/DP/M2r_mux/registers[0][8]_i_1/O
                         net (fo=16, routed)          1.363    36.943    master/DP/Reg/D[8]
    SLICE_X64Y14         FDRE                                         r  master/DP/Reg/registers_reg[4][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=605, routed)         1.514    14.855    master/DP/Reg/CLK
    SLICE_X64Y14         FDRE                                         r  master/DP/Reg/registers_reg[4][8]/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X64Y14         FDRE (Setup_fdre_C_D)       -0.028    15.052    master/DP/Reg/registers_reg[4][8]
  -------------------------------------------------------------------
                         required time                         15.052    
                         arrival time                         -36.943    
  -------------------------------------------------------------------
                         slack                                -21.891    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 outp/num_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outp/temp_cathode_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.186ns (45.834%)  route 0.220ns (54.166%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=605, routed)         0.582     1.465    outp/CLK
    SLICE_X62Y25         FDRE                                         r  outp/num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  outp/num_reg[3]/Q
                         net (fo=7, routed)           0.220     1.826    outp/num[3]
    SLICE_X64Y23         LUT4 (Prop_lut4_I0_O)        0.045     1.871 r  outp/temp_cathode[5]_i_1/O
                         net (fo=1, routed)           0.000     1.871    outp/temp_cathode[5]
    SLICE_X64Y23         FDRE                                         r  outp/temp_cathode_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=605, routed)         0.851     1.978    outp/CLK
    SLICE_X64Y23         FDRE                                         r  outp/temp_cathode_reg[5]/C
                         clock pessimism             -0.478     1.500    
    SLICE_X64Y23         FDRE (Hold_fdre_C_D)         0.121     1.621    outp/temp_cathode_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 outp/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outp/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=605, routed)         0.589     1.472    outp/CLK
    SLICE_X63Y17         FDRE                                         r  outp/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y17         FDRE (Prop_fdre_C_Q)         0.141     1.613 f  outp/state_reg[0]/Q
                         net (fo=3, routed)           0.168     1.781    master/Ctrl/States/state_reg[0]_0
    SLICE_X63Y17         LUT6 (Prop_lut6_I4_O)        0.045     1.826 r  master/Ctrl/States/state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.826    outp/state
    SLICE_X63Y17         FDRE                                         r  outp/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=605, routed)         0.858     1.985    outp/CLK
    SLICE_X63Y17         FDRE                                         r  outp/state_reg[0]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X63Y17         FDRE (Hold_fdre_C_D)         0.091     1.563    outp/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 memory_state/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_state/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.186ns (50.033%)  route 0.186ns (49.967%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=605, routed)         0.589     1.472    memory_state/CLK
    SLICE_X63Y17         FDRE                                         r  memory_state/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y17         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  memory_state/FSM_sequential_state_reg[0]/Q
                         net (fo=4, routed)           0.186     1.799    memory_state/out[0]
    SLICE_X65Y14         LUT3 (Prop_lut3_I1_O)        0.045     1.844 r  memory_state//i_/O
                         net (fo=1, routed)           0.000     1.844    memory_state//i__n_1
    SLICE_X65Y14         FDRE                                         r  memory_state/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=605, routed)         0.861     1.988    memory_state/CLK
    SLICE_X65Y14         FDRE                                         r  memory_state/FSM_sequential_state_reg[2]/C
                         clock pessimism             -0.499     1.489    
    SLICE_X65Y14         FDRE (Hold_fdre_C_D)         0.091     1.580    memory_state/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 swit/temp_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            swit/temp_ready_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.203%)  route 0.170ns (47.797%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=605, routed)         0.589     1.472    swit/CLK
    SLICE_X65Y17         FDRE                                         r  swit/temp_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y17         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  swit/temp_ready_reg/Q
                         net (fo=2, routed)           0.170     1.783    swit/hready2
    SLICE_X65Y17         LUT3 (Prop_lut3_I0_O)        0.045     1.828 r  swit/temp_ready_i_1/O
                         net (fo=1, routed)           0.000     1.828    swit/temp_ready_i_1_n_1
    SLICE_X65Y17         FDRE                                         r  swit/temp_ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=605, routed)         0.858     1.985    swit/CLK
    SLICE_X65Y17         FDRE                                         r  swit/temp_ready_reg/C
                         clock pessimism             -0.513     1.472    
    SLICE_X65Y17         FDRE (Hold_fdre_C_D)         0.092     1.564    swit/temp_ready_reg
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 outp/temp_anode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outp/temp_anode_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.184ns (49.438%)  route 0.188ns (50.562%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=605, routed)         0.583     1.466    outp/CLK
    SLICE_X62Y26         FDRE                                         r  outp/temp_anode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDRE (Prop_fdre_C_Q)         0.141     1.607 f  outp/temp_anode_reg[0]/Q
                         net (fo=9, routed)           0.188     1.795    outp/Q[0]
    SLICE_X62Y26         LUT4 (Prop_lut4_I0_O)        0.043     1.838 r  outp/temp_anode[2]_i_1/O
                         net (fo=1, routed)           0.000     1.838    outp/temp_anode[2]_i_1_n_1
    SLICE_X62Y26         FDRE                                         r  outp/temp_anode_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=605, routed)         0.851     1.978    outp/CLK
    SLICE_X62Y26         FDRE                                         r  outp/temp_anode_reg[2]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X62Y26         FDRE (Hold_fdre_C_D)         0.107     1.573    outp/temp_anode_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 swit/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            swit/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.209ns (54.079%)  route 0.177ns (45.921%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=605, routed)         0.551     1.434    swit/CLK
    SLICE_X46Y25         FDRE                                         r  swit/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y25         FDRE (Prop_fdre_C_Q)         0.164     1.598 f  swit/state_reg[0]/Q
                         net (fo=3, routed)           0.177     1.776    master/Ctrl/States/state_reg[0]
    SLICE_X46Y25         LUT6 (Prop_lut6_I2_O)        0.045     1.821 r  master/Ctrl/States/state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.821    swit/state
    SLICE_X46Y25         FDRE                                         r  swit/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=605, routed)         0.818     1.945    swit/CLK
    SLICE_X46Y25         FDRE                                         r  swit/state_reg[0]/C
                         clock pessimism             -0.511     1.434    
    SLICE_X46Y25         FDRE (Hold_fdre_C_D)         0.120     1.554    swit/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 outp/num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outp/temp_cathode_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.190ns (43.557%)  route 0.246ns (56.443%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=605, routed)         0.582     1.465    outp/CLK
    SLICE_X62Y25         FDRE                                         r  outp/num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDRE (Prop_fdre_C_Q)         0.141     1.606 f  outp/num_reg[1]/Q
                         net (fo=7, routed)           0.246     1.852    outp/num[1]
    SLICE_X64Y23         LUT4 (Prop_lut4_I1_O)        0.049     1.901 r  outp/temp_cathode[4]_i_1/O
                         net (fo=1, routed)           0.000     1.901    outp/temp_cathode[4]
    SLICE_X64Y23         FDRE                                         r  outp/temp_cathode_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=605, routed)         0.851     1.978    outp/CLK
    SLICE_X64Y23         FDRE                                         r  outp/temp_cathode_reg[4]/C
                         clock pessimism             -0.478     1.500    
    SLICE_X64Y23         FDRE (Hold_fdre_C_D)         0.131     1.631    outp/temp_cathode_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 outp/temp_anode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outp/num_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.186ns (49.485%)  route 0.190ns (50.515%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=605, routed)         0.583     1.466    outp/CLK
    SLICE_X62Y26         FDRE                                         r  outp/temp_anode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  outp/temp_anode_reg[1]/Q
                         net (fo=13, routed)          0.190     1.797    outp/Q[1]
    SLICE_X62Y25         LUT6 (Prop_lut6_I4_O)        0.045     1.842 r  outp/num[0]_i_1/O
                         net (fo=1, routed)           0.000     1.842    outp/num_0[0]
    SLICE_X62Y25         FDRE                                         r  outp/num_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=605, routed)         0.850     1.977    outp/CLK
    SLICE_X62Y25         FDRE                                         r  outp/num_reg[0]/C
                         clock pessimism             -0.499     1.478    
    SLICE_X62Y25         FDRE (Hold_fdre_C_D)         0.092     1.570    outp/num_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 outp/num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outp/temp_cathode_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.186ns (43.035%)  route 0.246ns (56.965%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=605, routed)         0.582     1.465    outp/CLK
    SLICE_X62Y25         FDRE                                         r  outp/num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  outp/num_reg[1]/Q
                         net (fo=7, routed)           0.246     1.852    outp/num[1]
    SLICE_X64Y23         LUT4 (Prop_lut4_I3_O)        0.045     1.897 r  outp/temp_cathode[3]_i_1/O
                         net (fo=1, routed)           0.000     1.897    outp/temp_cathode[3]
    SLICE_X64Y23         FDRE                                         r  outp/temp_cathode_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=605, routed)         0.851     1.978    outp/CLK
    SLICE_X64Y23         FDRE                                         r  outp/temp_cathode_reg[3]/C
                         clock pessimism             -0.478     1.500    
    SLICE_X64Y23         FDRE (Hold_fdre_C_D)         0.121     1.621    outp/temp_cathode_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 outp/temp_anode_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outp/num_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.227ns (58.829%)  route 0.159ns (41.171%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=605, routed)         0.583     1.466    outp/CLK
    SLICE_X62Y26         FDRE                                         r  outp/temp_anode_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDRE (Prop_fdre_C_Q)         0.128     1.594 r  outp/temp_anode_reg[3]/Q
                         net (fo=9, routed)           0.159     1.753    outp/Q[3]
    SLICE_X62Y25         LUT6 (Prop_lut6_I2_O)        0.099     1.852 r  outp/num[2]_i_1/O
                         net (fo=1, routed)           0.000     1.852    outp/num_0[2]
    SLICE_X62Y25         FDRE                                         r  outp/num_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=605, routed)         0.850     1.977    outp/CLK
    SLICE_X62Y25         FDRE                                         r  outp/num_reg[2]/C
                         clock pessimism             -0.499     1.478    
    SLICE_X62Y25         FDRE (Hold_fdre_C_D)         0.092     1.570    outp/num_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.282    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y4    memory/MEM_slave/memo_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y4    memory/MEM_slave/memo_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X46Y11   master/DP/PC_write/temp_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X51Y18   master/DP/PC_write/temp_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X56Y19   master/DP/PC_write/temp_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X54Y20   master/DP/PC_write/temp_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X56Y21   master/DP/PC_write/temp_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X48Y18   master/DP/PC_write/temp_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X56Y21   master/DP/PC_write/temp_reg[15]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X46Y9    master/DP/PC_write/temp_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y19   master/DP/Reg/registers_reg[0][12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y20   master/DP/Reg/registers_reg[10][13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y20   master/DP/Reg/registers_reg[11][16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y20   master/DP/Reg/registers_reg[11][18]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y20   master/DP/Reg/registers_reg[11][22]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y20   master/DP/Reg/registers_reg[12][12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y20   master/DP/Reg/registers_reg[12][13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y20   master/DP/Reg/registers_reg[12][14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y20   master/DP/Reg/registers_reg[12][16]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X56Y19   master/DP/PC_write/temp_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X54Y20   master/DP/PC_write/temp_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X56Y21   master/DP/PC_write/temp_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X48Y18   master/DP/PC_write/temp_reg[14]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X56Y21   master/DP/PC_write/temp_reg[15]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X54Y21   master/DP/PC_write/temp_reg[16]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X50Y21   master/DP/PC_write/temp_reg[17]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X54Y21   master/DP/PC_write/temp_reg[18]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X48Y18   master/DP/PC_write/temp_reg[19]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X48Y18   master/DP/PC_write/temp_reg[20]/C



