This is our Computer Architecture final project, implementing a pipelined simple 12 CPU