
---------- Begin Simulation Statistics ----------
final_tick                               381325130500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 287455                       # Simulator instruction rate (inst/s)
host_mem_usage                                 829188                       # Number of bytes of host memory used
host_op_rate                                   361601                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   347.88                       # Real time elapsed on the host
host_tick_rate                             1096137984                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     125793993                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.381325                       # Number of seconds simulated
sim_ticks                                381325130500                       # Number of ticks simulated
system.cpu.Branches                           5058678                       # Number of branches fetched
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     125793993                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                    47374248                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                        154484                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                    17694721                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                        442815                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                   146030520                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            47                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                        762650261                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                  762650261                       # Number of busy cycles
system.cpu.num_cc_register_reads             26575754                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            36968347                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts      3953386                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                    835                       # Number of float alu accesses
system.cpu.num_fp_insts                           835                       # number of float instructions
system.cpu.num_fp_register_reads                 1311                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                 577                       # number of times the floating registers were written
system.cpu.num_func_calls                       69318                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses             124882992                       # Number of integer alu accesses
system.cpu.num_int_insts                    124882992                       # number of integer instructions
system.cpu.num_int_register_reads           314740254                       # number of times the integer registers were read
system.cpu.num_int_register_writes          102332038                       # number of times the integer registers were written
system.cpu.num_load_insts                    47374238                       # Number of load instructions
system.cpu.num_mem_refs                      65068958                       # number of memory refs
system.cpu.num_store_insts                   17694720                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass               8069700      6.07%      6.07% # Class of executed instruction
system.cpu.op_class::IntAlu                  59683295     44.89%     50.96% # Class of executed instruction
system.cpu.op_class::IntMult                   130946      0.10%     51.06% # Class of executed instruction
system.cpu.op_class::IntDiv                        70      0.00%     51.06% # Class of executed instruction
system.cpu.op_class::FloatAdd                      21      0.00%     51.06% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     51.06% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     51.06% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     51.06% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     51.06% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     51.06% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     51.06% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     51.06% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     51.06% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     51.06% # Class of executed instruction
system.cpu.op_class::SimdAlu                      142      0.00%     51.06% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     51.06% # Class of executed instruction
system.cpu.op_class::SimdCvt                      126      0.00%     51.06% # Class of executed instruction
system.cpu.op_class::SimdMisc                     241      0.00%     51.06% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     51.06% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     51.06% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     51.06% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     51.06% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     51.06% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     51.06% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     51.06% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     51.06% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     51.06% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     51.06% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     51.06% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     51.06% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     51.06% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     51.06% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     51.06% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     51.06% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     51.06% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     51.06% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     51.06% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     51.06% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     51.06% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     51.06% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     51.06% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     51.06% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     51.06% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     51.06% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     51.06% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     51.06% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     51.06% # Class of executed instruction
system.cpu.op_class::MemRead                 47374156     35.63%     86.69% # Class of executed instruction
system.cpu.op_class::MemWrite                17694556     13.31%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                  82      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                164      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  132953499                       # Class of executed instruction
system.cpu.workload.numSyscalls                    89                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2192229                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       4401998                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2305967                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       109727                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      4616551                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         109728                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp            1049807                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1186932                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1005297                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1159962                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1159962                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1049807                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      6611767                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      6611767                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                6611767                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    217388864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    217388864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               217388864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2209769                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2209769    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2209769                       # Request fanout histogram
system.membus.reqLayer2.occupancy          9180636500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               2.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy        11662289250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.1                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 381325130500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1101299                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2485957                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         2057004                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1209285                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1209285                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           521                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1100778                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1042                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      6926093                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               6927135                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        33344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    230981632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              231014976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         2236994                       # Total snoops (count)
system.tol2bus.snoopTraffic                  75963648                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          4547578                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.024129                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.153452                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                4437849     97.59%     97.59% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 109728      2.41%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            4547578                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3607300500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3465094500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            781500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 381325130500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                    1                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               100814                       # number of demand (read+write) hits
system.l2.demand_hits::total                   100815                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                   1                       # number of overall hits
system.l2.overall_hits::.cpu.data              100814                       # number of overall hits
system.l2.overall_hits::total                  100815                       # number of overall hits
system.l2.demand_misses::.cpu.inst                520                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data            2209249                       # number of demand (read+write) misses
system.l2.demand_misses::total                2209769                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               520                       # number of overall misses
system.l2.overall_misses::.cpu.data           2209249                       # number of overall misses
system.l2.overall_misses::total               2209769                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     39052500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 170789991000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     170829043500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     39052500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 170789991000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    170829043500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              521                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          2310063                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2310584                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             521                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         2310063                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2310584                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.998081                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.956359                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.956368                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.998081                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.956359                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.956368                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 75100.961538                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 77306.809237                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 77306.290160                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 75100.961538                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 77306.809237                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 77306.290160                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1186932                       # number of writebacks
system.l2.writebacks::total                   1186932                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           520                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data       2209249                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2209769                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          520                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data      2209249                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2209769                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     33852500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data 148697501000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 148731353500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     33852500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data 148697501000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 148731353500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.998081                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.956359                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.956368                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.998081                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.956359                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.956368                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 65100.961538                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 67306.809237                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 67306.290160                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 65100.961538                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 67306.809237                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 67306.290160                       # average overall mshr miss latency
system.l2.replacements                        2236994                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1299025                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1299025                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1299025                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1299025                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        64963                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         64963                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data             49323                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 49323                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data         1159962                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1159962                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  92000449000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   92000449000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data       1209285                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1209285                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.959213                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.959213                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 79313.330092                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79313.330092                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data      1159962                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1159962                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  80400829000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  80400829000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.959213                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.959213                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 69313.330092                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 69313.330092                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst              1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          520                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              520                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     39052500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     39052500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          521                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            521                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.998081                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.998081                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 75100.961538                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 75100.961538                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          520                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          520                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     33852500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     33852500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.998081                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.998081                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 65100.961538                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 65100.961538                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         51491                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             51491                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data      1049287                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1049287                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data  78789542000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  78789542000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data      1100778                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1100778                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.953223                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.953223                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 75088.647815                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 75088.647815                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data      1049287                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1049287                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data  68296672000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  68296672000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.953223                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.953223                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 65088.647815                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 65088.647815                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 381325130500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 15509.502556                       # Cycle average of tags in use
system.l2.tags.total_refs                     4551587                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   2253378                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.019895                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    1241.323523                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        19.325313                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     14248.853720                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.075764                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.001180                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.869681                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.946625                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           21                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          156                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1266                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         7442                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         7499                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   6869928                       # Number of tag accesses
system.l2.tags.data_accesses                  6869928                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 381325130500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          33280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data      141391936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          141425216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        33280                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         33280                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     75963648                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        75963648                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             520                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         2209249                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2209769                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1186932                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1186932                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             87275                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         370791025                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             370878300                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        87275                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            87275                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      199209656                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            199209656                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      199209656                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            87275                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        370791025                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            570087955                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1186930.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       520.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   2208922.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.107244462500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        73643                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        73643                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             5625119                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1114941                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2209769                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1186932                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2209769                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1186932                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    327                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     2                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            137775                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            137949                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            138138                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            138314                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            138015                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            138368                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            138066                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            138033                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            138631                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            138095                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           138117                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           138470                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           138282                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           138017                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           137675                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           137497                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             73988                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             74217                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             74475                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             74707                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             73768                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             74087                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             73796                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             73858                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             74476                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             74051                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            74115                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            74552                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            74560                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            74428                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            74025                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            73800                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.54                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  17150162500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                11047210000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             58577200000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      7762.21                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                26512.21                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1935766                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1048529                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 87.61                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                88.34                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2209769                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1186932                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2174130                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   30893                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2534                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1885                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   4077                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   4144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  72463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  73094                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  73536                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  73659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  73670                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  74275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  73773                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  73941                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  73746                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  73819                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  73684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  73662                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  74154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  73647                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  73911                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  73647                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       412048                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    527.525803                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   329.065029                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   394.267952                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       107912     26.19%     26.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        31420      7.63%     33.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        34254      8.31%     42.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        17254      4.19%     46.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        62766     15.23%     61.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         9550      2.32%     63.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         9815      2.38%     66.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         9539      2.32%     68.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       129538     31.44%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       412048                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        73643                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      30.001887                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     27.904730                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     52.235275                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511         73578     99.91%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023           61      0.08%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6655            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6656-7167            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9216-9727            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         73643                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        73643                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.116983                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.110238                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.484534                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            69487     94.36%     94.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               59      0.08%     94.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3749      5.09%     99.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              339      0.46%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                5      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         73643                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              141404288                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   20928                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                75961792                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               141425216                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             75963648                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       370.82                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       199.20                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    370.88                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    199.21                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.45                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.90                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.56                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  381325053500                       # Total gap between requests
system.mem_ctrls.avgGap                     112263.36                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        33280                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data    141371008                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     75961792                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 87274.604630339207                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 370736142.710111796856                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 199204788.576083630323                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          520                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      2209249                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1186932                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     12625000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  58564575000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 8914866135500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     24278.85                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     26508.82                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7510848.25                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    87.87                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1482963720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            788206320                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          7888157760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         3100716540                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     30101379360.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     110027391840                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      53774204640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       207163020180                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        543.271355                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 138346204750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  12733240000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 230245685750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1459073280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            775515840                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          7887258120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3094917120                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     30101379360.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     110993496240                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      52960643040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       207272283000                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        543.557889                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 136222724000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  12733240000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 232369166500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 381325130500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst    146029999                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        146029999                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    146029999                       # number of overall hits
system.cpu.icache.overall_hits::total       146029999                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          521                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            521                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          521                       # number of overall misses
system.cpu.icache.overall_misses::total           521                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     40366500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     40366500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     40366500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     40366500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    146030520                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    146030520                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    146030520                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    146030520                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000004                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000004                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 77478.886756                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 77478.886756                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 77478.886756                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 77478.886756                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          521                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          521                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          521                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          521                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     39845500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     39845500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     39845500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     39845500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 76478.886756                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 76478.886756                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 76478.886756                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 76478.886756                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    146029999                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       146029999                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          521                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           521                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     40366500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     40366500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    146030520                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    146030520                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 77478.886756                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 77478.886756                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          521                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          521                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     39845500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     39845500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 76478.886756                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 76478.886756                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 381325130500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           425.546913                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           146030520                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               521                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          280288.905950                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   425.546913                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.103893                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.103893                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          521                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          521                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.127197                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         292061561                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        292061561                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 381325130500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 381325130500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 381325130500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 381325130500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 381325130500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 381325130500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 381325130500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     62708808                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         62708808                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     62708808                       # number of overall hits
system.cpu.dcache.overall_hits::total        62708808                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      2244527                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2244527                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      2310063                       # number of overall misses
system.cpu.dcache.overall_misses::total       2310063                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 171900561500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 171900561500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 171900561500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 171900561500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     64953335                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     64953335                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     65018871                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     65018871                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.034556                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.034556                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.035529                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.035529                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 76586.542064                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 76586.542064                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 74413.798022                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 74413.798022                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      1219936                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             20338                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    59.983086                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1299025                       # number of writebacks
system.cpu.dcache.writebacks::total           1299025                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.cpu.data      2244527                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2244527                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      2310063                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2310063                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 169656034500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 169656034500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 175314279408                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 175314279408                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.034556                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.034556                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.035529                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.035529                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 75586.542064                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 75586.542064                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 75891.557680                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 75891.557680                       # average overall mshr miss latency
system.cpu.dcache.replacements                2305967                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     46273470                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        46273470                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      1035242                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1035242                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  76358881000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  76358881000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     47308712                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     47308712                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.021883                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.021883                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 73759.450447                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 73759.450447                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data      1035242                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1035242                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  75323639000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  75323639000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.021883                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.021883                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 72759.450447                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 72759.450447                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     16435338                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       16435338                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      1209285                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1209285                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  95541680500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  95541680500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     17644623                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     17644623                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.068536                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.068536                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 79006.752337                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 79006.752337                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      1209285                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1209285                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  94332395500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  94332395500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.068536                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.068536                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 78006.752337                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 78006.752337                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_misses::.cpu.data        65536                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        65536                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        65536                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        65536                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data            1                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data        65536                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        65536                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data   5658244908                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total   5658244908                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total            1                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 86337.965515                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 86337.965515                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 381325130500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          3882.389609                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            65018871                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2310063                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             28.145930                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            189500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  3882.389609                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.947849                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.947849                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          243                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1766                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3         2025                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           28                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         132347805                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        132347805                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 381325130500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 381325130500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
