#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x115604290 .scope module, "tb_top_module" "tb_top_module" 2 3;
 .timescale -9 -12;
v0x6000037401b0_0 .var/i "i", 31 0;
v0x600003740240_0 .var "in", 0 0;
v0x6000037402d0_0 .var/i "num_tests_passed", 31 0;
v0x600003740360_0 .net "out", 0 0, L_0x600002e44ee0;  1 drivers
v0x6000037403f0_0 .var "test_passed", 0 0;
S_0x115604400 .scope module, "dut" "simple_wire" 2 9, 3 1 0, S_0x115604290;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
L_0x600002e44ee0 .functor BUFZ 1, v0x600003740240_0, C4<0>, C4<0>, C4<0>;
v0x600003740090_0 .net "in", 0 0, v0x600003740240_0;  1 drivers
v0x600003740120_0 .net "out", 0 0, L_0x600002e44ee0;  alias, 1 drivers
    .scope S_0x115604290;
T_0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000037403f0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000037402d0_0, 0, 32;
    %vpi_call 2 24 "$display", "====================================" {0 0 0};
    %vpi_call 2 25 "$display", "Testing top_module" {0 0 0};
    %vpi_call 2 26 "$display", "====================================" {0 0 0};
    %vpi_call 2 27 "$display", "Time\011Output\011Expected\011Result" {0 0 0};
    %vpi_call 2 28 "$display", "------------------------------------" {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003740240_0, 0, 1;
    %delay 10000, 0;
    %load/vec4 v0x600003740360_0;
    %load/vec4 v0x600003740240_0;
    %cmp/e;
    %jmp/0xz  T_0.0, 4;
    %vpi_call 2 37 "$display", "%0t\011%b\011%b\011%b\011\011PASS", $time, v0x600003740240_0, v0x600003740360_0, v0x600003740240_0 {0 0 0};
    %load/vec4 v0x6000037402d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000037402d0_0, 0, 32;
    %jmp T_0.1;
T_0.0 ;
    %vpi_call 2 40 "$display", "%0t\011%b\011%b\011%b\011\011FAIL", $time, v0x600003740240_0, v0x600003740360_0, v0x600003740240_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000037403f0_0, 0, 1;
T_0.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003740240_0, 0, 1;
    %delay 10000, 0;
    %load/vec4 v0x600003740360_0;
    %load/vec4 v0x600003740240_0;
    %cmp/e;
    %jmp/0xz  T_0.2, 4;
    %vpi_call 2 48 "$display", "%0t\011%b\011%b\011%b\011\011PASS", $time, v0x600003740240_0, v0x600003740360_0, v0x600003740240_0 {0 0 0};
    %load/vec4 v0x6000037402d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000037402d0_0, 0, 32;
    %jmp T_0.3;
T_0.2 ;
    %vpi_call 2 51 "$display", "%0t\011%b\011%b\011%b\011\011FAIL", $time, v0x600003740240_0, v0x600003740360_0, v0x600003740240_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000037403f0_0, 0, 1;
T_0.3 ;
    %vpi_call 2 56 "$display", "\012Testing multiple transitions:" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000037401b0_0, 0, 32;
T_0.4 ;
    %load/vec4 v0x6000037401b0_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_0.5, 5;
    %load/vec4 v0x600003740240_0;
    %inv;
    %store/vec4 v0x600003740240_0, 0, 1;
    %delay 5000, 0;
    %load/vec4 v0x600003740360_0;
    %load/vec4 v0x600003740240_0;
    %cmp/e;
    %jmp/0xz  T_0.6, 4;
    %vpi_call 2 61 "$display", "%0t\011%b\011%b\011%b\011\011PASS", $time, v0x600003740240_0, v0x600003740360_0, v0x600003740240_0 {0 0 0};
    %load/vec4 v0x6000037402d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000037402d0_0, 0, 32;
    %jmp T_0.7;
T_0.6 ;
    %vpi_call 2 64 "$display", "%0t\011%b\011%b\011%b\011\011FAIL", $time, v0x600003740240_0, v0x600003740360_0, v0x600003740240_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000037403f0_0, 0, 1;
T_0.7 ;
    %load/vec4 v0x6000037401b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000037401b0_0, 0, 32;
    %jmp T_0.4;
T_0.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003740240_0, 0, 1;
    %delay 10000, 0;
    %load/vec4 v0x600003740360_0;
    %load/vec4 v0x600003740240_0;
    %cmp/e;
    %jmp/0xz  T_0.8, 4;
    %vpi_call 2 73 "$display", "%0t\011%b\011%b\011%b\011\011PASS", $time, v0x600003740240_0, v0x600003740360_0, v0x600003740240_0 {0 0 0};
    %load/vec4 v0x6000037402d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000037402d0_0, 0, 32;
    %jmp T_0.9;
T_0.8 ;
    %vpi_call 2 76 "$display", "%0t\011%b\011%b\011%b\011\011FAIL", $time, v0x600003740240_0, v0x600003740360_0, v0x600003740240_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000037403f0_0, 0, 1;
T_0.9 ;
    %vpi_call 2 81 "$display", "\012Testing multiple transitions:" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000037401b0_0, 0, 32;
T_0.10 ;
    %load/vec4 v0x6000037401b0_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_0.11, 5;
    %load/vec4 v0x600003740240_0;
    %inv;
    %store/vec4 v0x600003740240_0, 0, 1;
    %delay 5000, 0;
    %load/vec4 v0x600003740360_0;
    %load/vec4 v0x600003740240_0;
    %cmp/e;
    %jmp/0xz  T_0.12, 4;
    %vpi_call 2 86 "$display", "%0t\011%b\011%b\011%b\011\011PASS", $time, v0x600003740240_0, v0x600003740360_0, v0x600003740240_0 {0 0 0};
    %load/vec4 v0x6000037402d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000037402d0_0, 0, 32;
    %jmp T_0.13;
T_0.12 ;
    %vpi_call 2 89 "$display", "%0t\011%b\011%b\011%b\011\011FAIL", $time, v0x600003740240_0, v0x600003740360_0, v0x600003740240_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000037403f0_0, 0, 1;
T_0.13 ;
    %load/vec4 v0x6000037401b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000037401b0_0, 0, 32;
    %jmp T_0.10;
T_0.11 ;
    %vpi_call 2 95 "$display", "\012Continuous monitoring test:" {0 0 0};
    %fork t_1, S_0x115604290;
    %fork t_2, S_0x115604290;
    %join;
    %join;
    %jmp t_0;
t_1 ;
    %pushi/vec4 20, 0, 32;
T_0.14 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.15, 5;
    %jmp/1 T_0.15, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 10000, 0;
    %vpi_func 2 100 "$random" 32 {0 0 0};
    %pad/s 1;
    %store/vec4 v0x600003740240_0, 0, 1;
    %jmp T_0.14;
T_0.15 ;
    %pop/vec4 1;
    %end;
t_2 ;
    %pushi/vec4 20, 0, 32;
T_0.16 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.17, 5;
    %jmp/1 T_0.17, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 10000, 0;
    %load/vec4 v0x600003740360_0;
    %load/vec4 v0x600003740240_0;
    %cmp/ne;
    %jmp/0xz  T_0.18, 6;
    %vpi_call 2 108 "$display", "ERROR at time %0t: in=%b, out=%b", $time, v0x600003740240_0, v0x600003740360_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000037403f0_0, 0, 1;
T_0.18 ;
    %jmp T_0.16;
T_0.17 ;
    %pop/vec4 1;
    %end;
    .scope S_0x115604290;
t_0 ;
    %delay 10000, 0;
    %vpi_call 2 117 "$display", "====================================" {0 0 0};
    %load/vec4 v0x6000037402d0_0;
    %load/vec4 v0x6000037403f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.20, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_0.21, 8;
T_0.20 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_0.21, 8;
 ; End of false expr.
    %blend;
T_0.21;
    %add;
    %vpi_call 2 118 "$display", "Test Summary: %0d/%0d tests passed", v0x6000037402d0_0, S<0,vec4,s32> {1 0 0};
    %load/vec4 v0x6000037403f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.22, 8;
    %vpi_call 2 120 "$display", "Overall Result: ALL TESTS PASSED" {0 0 0};
    %jmp T_0.23;
T_0.22 ;
    %vpi_call 2 122 "$display", "Overall Result: SOME TESTS FAILED" {0 0 0};
T_0.23 ;
    %vpi_call 2 123 "$display", "====================================" {0 0 0};
    %delay 10000, 0;
    %vpi_call 2 127 "$finish" {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x115604290;
T_1 ;
    %vpi_call 2 132 "$dumpfile", "simple_wire_tb.vcd" {0 0 0};
    %vpi_call 2 133 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x115604290 {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb_simple-wire.v";
    "answer_simple-wire.v";
