Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Wed Apr  8 18:11:21 2015
| Host         : paasei running 64-bit Scientific Linux release 6.5 (Carbon)
| Command      : report_timing -delay_type min -max_paths 10 -sort_by group -input_pins -file postroute_timing_min.rpt
| Design       : LU32PEEng
| Device       : xcku035-ffva1156
| Speed File   : -3  PREVIEW 1.10 09-18-2014
-----------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 compBlock/leftWriteData0Reg0_reg[882]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            compBlock/leftWriteData0Reg1_reg[882]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.051ns (18.021%)  route 0.232ns (81.979%))
  Logic Levels:           0  
  Clock Path Skew:        0.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.327ns
    Source Clock Delay      (SCD):    1.913ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Net Delay (Source):      1.353ns (routing 0.452ns, distribution 0.901ns)
  Clock Net Delay (Destination): 1.598ns (routing 0.511ns, distribution 1.087ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.029     0.382    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.015     0.397 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.136     0.533    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.027     0.560 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=21202, routed)       1.353     1.913    compBlock/clk_IBUF_BUFG
    SLICE_X88Y63                                                      r  compBlock/leftWriteData0Reg0_reg[882]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y63         FDRE (Prop_FDRE_C_Q)         0.051     1.964 r  compBlock/leftWriteData0Reg0_reg[882]/Q
                         net (fo=1, routed)           0.232     2.196    compBlock/leftWriteData0Reg0[882]
    SLICE_X90Y58         FDRE                                         r  compBlock/leftWriteData0Reg1_reg[882]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.035     0.512    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.024     0.536 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.162     0.698    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.031     0.729 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=21202, routed)       1.598     2.327    compBlock/clk_IBUF_BUFG
    SLICE_X90Y58                                                      r  compBlock/leftWriteData0Reg1_reg[882]/C
                         clock pessimism             -0.228     2.099    
    SLICE_X90Y58         FDRE (Hold_FDRE_C_D)         0.056     2.155    compBlock/leftWriteData0Reg1_reg[882]
  -------------------------------------------------------------------
                         required time                         -2.155    
                         arrival time                           2.196    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 compBlock/conBlock/writeByteEnDelay4_reg[118]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            compBlock/conBlock/writeByteEnDelay3_reg[118]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.168ns  (logic 0.051ns (30.357%)  route 0.117ns (69.643%))
  Logic Levels:           0  
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.345ns
    Source Clock Delay      (SCD):    1.963ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Net Delay (Source):      1.403ns (routing 0.452ns, distribution 0.951ns)
  Clock Net Delay (Destination): 1.616ns (routing 0.511ns, distribution 1.105ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.029     0.382    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.015     0.397 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.136     0.533    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.027     0.560 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=21202, routed)       1.403     1.963    compBlock/conBlock/clk_IBUF_BUFG
    SLICE_X96Y121                                                     r  compBlock/conBlock/writeByteEnDelay4_reg[118]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y121        FDSE (Prop_FDSE_C_Q)         0.051     2.014 r  compBlock/conBlock/writeByteEnDelay4_reg[118]/Q
                         net (fo=1, routed)           0.117     2.131    compBlock/conBlock/writeByteEnDelay4[118]
    SLICE_X95Y121        FDRE                                         r  compBlock/conBlock/writeByteEnDelay3_reg[118]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.035     0.512    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.024     0.536 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.162     0.698    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.031     0.729 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=21202, routed)       1.616     2.345    compBlock/conBlock/clk_IBUF_BUFG
    SLICE_X95Y121                                                     r  compBlock/conBlock/writeByteEnDelay3_reg[118]/C
                         clock pessimism             -0.313     2.031    
    SLICE_X95Y121        FDRE (Hold_FDRE_C_D)         0.056     2.087    compBlock/conBlock/writeByteEnDelay3_reg[118]
  -------------------------------------------------------------------
                         required time                         -2.087    
                         arrival time                           2.131    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 compBlock/conBlock/writeByteEnDelay13_reg[118]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            compBlock/conBlock/writeByteEnDelay12_reg[118]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.051ns (30.539%)  route 0.116ns (69.461%))
  Logic Levels:           0  
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.343ns
    Source Clock Delay      (SCD):    1.962ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Net Delay (Source):      1.402ns (routing 0.452ns, distribution 0.950ns)
  Clock Net Delay (Destination): 1.614ns (routing 0.511ns, distribution 1.103ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.029     0.382    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.015     0.397 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.136     0.533    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.027     0.560 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=21202, routed)       1.402     1.962    compBlock/conBlock/clk_IBUF_BUFG
    SLICE_X94Y127                                                     r  compBlock/conBlock/writeByteEnDelay13_reg[118]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y127        FDRE (Prop_FDRE_C_Q)         0.051     2.013 r  compBlock/conBlock/writeByteEnDelay13_reg[118]/Q
                         net (fo=1, routed)           0.116     2.129    compBlock/conBlock/writeByteEnDelay13[118]
    SLICE_X93Y127        FDRE                                         r  compBlock/conBlock/writeByteEnDelay12_reg[118]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.035     0.512    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.024     0.536 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.162     0.698    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.031     0.729 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=21202, routed)       1.614     2.343    compBlock/conBlock/clk_IBUF_BUFG
    SLICE_X93Y127                                                     r  compBlock/conBlock/writeByteEnDelay12_reg[118]/C
                         clock pessimism             -0.313     2.029    
    SLICE_X93Y127        FDRE (Hold_FDRE_C_D)         0.056     2.085    compBlock/conBlock/writeByteEnDelay12_reg[118]
  -------------------------------------------------------------------
                         required time                         -2.085    
                         arrival time                           2.129    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 compBlock/conBlock/writeByteEnDelay2_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            compBlock/conBlock/writeByteEnDelay1_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.165ns  (logic 0.051ns (30.909%)  route 0.114ns (69.091%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.294ns
    Source Clock Delay      (SCD):    1.915ns
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Net Delay (Source):      1.355ns (routing 0.452ns, distribution 0.903ns)
  Clock Net Delay (Destination): 1.565ns (routing 0.511ns, distribution 1.054ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.029     0.382    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.015     0.397 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.136     0.533    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.027     0.560 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=21202, routed)       1.355     1.915    compBlock/conBlock/clk_IBUF_BUFG
    SLICE_X84Y127                                                     r  compBlock/conBlock/writeByteEnDelay2_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y127        FDRE (Prop_FDRE_C_Q)         0.051     1.966 r  compBlock/conBlock/writeByteEnDelay2_reg[33]/Q
                         net (fo=1, routed)           0.114     2.080    compBlock/conBlock/writeByteEnDelay2[33]
    SLICE_X83Y127        FDRE                                         r  compBlock/conBlock/writeByteEnDelay1_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.035     0.512    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.024     0.536 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.162     0.698    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.031     0.729 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=21202, routed)       1.565     2.294    compBlock/conBlock/clk_IBUF_BUFG
    SLICE_X83Y127                                                     r  compBlock/conBlock/writeByteEnDelay1_reg[33]/C
                         clock pessimism             -0.314     1.979    
    SLICE_X83Y127        FDRE (Hold_FDRE_C_D)         0.056     2.035    compBlock/conBlock/writeByteEnDelay1_reg[33]
  -------------------------------------------------------------------
                         required time                         -2.035    
                         arrival time                           2.080    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 compBlock/conBlock/writeByteEnDelay7_reg[114]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            compBlock/conBlock/writeByteEnDelay6_reg[114]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.051ns (22.271%)  route 0.178ns (77.729%))
  Logic Levels:           0  
  Clock Path Skew:        0.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.312ns
    Source Clock Delay      (SCD):    1.955ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Net Delay (Source):      1.395ns (routing 0.452ns, distribution 0.943ns)
  Clock Net Delay (Destination): 1.583ns (routing 0.511ns, distribution 1.072ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.029     0.382    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.015     0.397 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.136     0.533    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.027     0.560 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=21202, routed)       1.395     1.955    compBlock/conBlock/clk_IBUF_BUFG
    SLICE_X97Y122                                                     r  compBlock/conBlock/writeByteEnDelay7_reg[114]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y122        FDRE (Prop_FDRE_C_Q)         0.051     2.006 r  compBlock/conBlock/writeByteEnDelay7_reg[114]/Q
                         net (fo=1, routed)           0.178     2.184    compBlock/conBlock/writeByteEnDelay7[114]
    SLICE_X97Y118        FDRE                                         r  compBlock/conBlock/writeByteEnDelay6_reg[114]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.035     0.512    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.024     0.536 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.162     0.698    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.031     0.729 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=21202, routed)       1.583     2.312    compBlock/conBlock/clk_IBUF_BUFG
    SLICE_X97Y118                                                     r  compBlock/conBlock/writeByteEnDelay6_reg[114]/C
                         clock pessimism             -0.228     2.084    
    SLICE_X97Y118        FDRE (Hold_FDRE_C_D)         0.055     2.139    compBlock/conBlock/writeByteEnDelay6_reg[114]
  -------------------------------------------------------------------
                         required time                         -2.139    
                         arrival time                           2.184    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 DTU/rdata_store/q_reg[592]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            compBlock/curWriteData1Reg0_reg[400]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.083ns (44.624%)  route 0.103ns (55.376%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.137ns
    Source Clock Delay      (SCD):    1.759ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Net Delay (Source):      1.199ns (routing 0.452ns, distribution 0.747ns)
  Clock Net Delay (Destination): 1.408ns (routing 0.511ns, distribution 0.897ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.029     0.382    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.015     0.397 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.136     0.533    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.027     0.560 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=21202, routed)       1.199     1.759    DTU/rdata_store/clk_IBUF_BUFG
    SLICE_X49Y74                                                      r  DTU/rdata_store/q_reg[592]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y74         FDRE (Prop_FDRE_C_Q)         0.052     1.811 r  DTU/rdata_store/q_reg[592]/Q
                         net (fo=5, routed)           0.087     1.898    DTU/rdata_store/O626
    SLICE_X50Y74                                                      r  DTU/rdata_store/curWriteData1Reg0[400]_i_1/I0
    SLICE_X50Y74         LUT3 (Prop_LUT3_I0_O)        0.031     1.929 r  DTU/rdata_store/curWriteData1Reg0[400]_i_1/O
                         net (fo=1, routed)           0.016     1.945    compBlock/I16[400]
    SLICE_X50Y74         FDRE                                         r  compBlock/curWriteData1Reg0_reg[400]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.035     0.512    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.024     0.536 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.162     0.698    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.031     0.729 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=21202, routed)       1.408     2.137    compBlock/clk_IBUF_BUFG
    SLICE_X50Y74                                                      r  compBlock/curWriteData1Reg0_reg[400]/C
                         clock pessimism             -0.295     1.842    
    SLICE_X50Y74         FDRE (Hold_FDRE_C_D)         0.056     1.898    compBlock/curWriteData1Reg0_reg[400]
  -------------------------------------------------------------------
                         required time                         -1.898    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 compBlock/conBlock/writeByteEnDelay4_reg[111]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            compBlock/conBlock/writeByteEnDelay3_reg[111]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.051ns (23.611%)  route 0.165ns (76.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.304ns
    Source Clock Delay      (SCD):    1.964ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Net Delay (Source):      1.404ns (routing 0.452ns, distribution 0.952ns)
  Clock Net Delay (Destination): 1.575ns (routing 0.511ns, distribution 1.064ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.029     0.382    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.015     0.397 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.136     0.533    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.027     0.560 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=21202, routed)       1.404     1.964    compBlock/conBlock/clk_IBUF_BUFG
    SLICE_X94Y121                                                     r  compBlock/conBlock/writeByteEnDelay4_reg[111]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y121        FDSE (Prop_FDSE_C_Q)         0.051     2.015 r  compBlock/conBlock/writeByteEnDelay4_reg[111]/Q
                         net (fo=1, routed)           0.165     2.180    compBlock/conBlock/writeByteEnDelay4[111]
    SLICE_X94Y118        FDRE                                         r  compBlock/conBlock/writeByteEnDelay3_reg[111]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.035     0.512    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.024     0.536 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.162     0.698    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.031     0.729 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=21202, routed)       1.575     2.304    compBlock/conBlock/clk_IBUF_BUFG
    SLICE_X94Y118                                                     r  compBlock/conBlock/writeByteEnDelay3_reg[111]/C
                         clock pessimism             -0.228     2.076    
    SLICE_X94Y118        FDRE (Hold_FDRE_C_D)         0.055     2.131    compBlock/conBlock/writeByteEnDelay3_reg[111]
  -------------------------------------------------------------------
                         required time                         -2.131    
                         arrival time                           2.180    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 compBlock/conBlock/byteEn_reg[111]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            compBlock/conBlock/writeByteEnDelay4_reg[109]/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.066ns (23.656%)  route 0.213ns (76.344%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.173ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.323ns
    Source Clock Delay      (SCD):    1.922ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Net Delay (Source):      1.362ns (routing 0.452ns, distribution 0.910ns)
  Clock Net Delay (Destination): 1.594ns (routing 0.511ns, distribution 1.083ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.029     0.382    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.015     0.397 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.136     0.533    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.027     0.560 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=21202, routed)       1.362     1.922    compBlock/conBlock/clk_IBUF_BUFG
    SLICE_X93Y117                                                     r  compBlock/conBlock/byteEn_reg[111]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y117        FDSE (Prop_FDSE_C_Q)         0.051     1.973 r  compBlock/conBlock/byteEn_reg[111]/Q
                         net (fo=12, routed)          0.197     2.170    compBlock/conBlock/byteEn[111]
    SLICE_X93Y122                                                     r  compBlock/conBlock/writeByteEnDelay4[109]_i_1/I0
    SLICE_X93Y122        LUT3 (Prop_LUT3_I0_O)        0.015     2.185 r  compBlock/conBlock/writeByteEnDelay4[109]_i_1/O
                         net (fo=1, routed)           0.016     2.201    compBlock/conBlock/p_0_in1_in__0[109]
    SLICE_X93Y122        FDSE                                         r  compBlock/conBlock/writeByteEnDelay4_reg[109]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.035     0.512    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.024     0.536 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.162     0.698    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.031     0.729 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=21202, routed)       1.594     2.323    compBlock/conBlock/clk_IBUF_BUFG
    SLICE_X93Y122                                                     r  compBlock/conBlock/writeByteEnDelay4_reg[109]/C
                         clock pessimism             -0.228     2.095    
    SLICE_X93Y122        FDSE (Hold_FDSE_C_D)         0.056     2.151    compBlock/conBlock/writeByteEnDelay4_reg[109]
  -------------------------------------------------------------------
                         required time                         -2.151    
                         arrival time                           2.201    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 DTU/mem_addr5_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            DTU/mem_addr2_reg[3]_srl3___DTU_mem_addr2_reg_r/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.052ns (23.529%)  route 0.169ns (76.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.157ns
    Source Clock Delay      (SCD):    1.788ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Net Delay (Source):      1.228ns (routing 0.452ns, distribution 0.776ns)
  Clock Net Delay (Destination): 1.428ns (routing 0.511ns, distribution 0.917ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.029     0.382    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.015     0.397 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.136     0.533    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.027     0.560 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=21202, routed)       1.228     1.788    DTU/clk_IBUF_BUFG
    SLICE_X52Y18                                                      r  DTU/mem_addr5_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y18         FDRE (Prop_FDRE_C_Q)         0.052     1.840 r  DTU/mem_addr5_reg[3]/Q
                         net (fo=2, routed)           0.169     2.009    DTU/mem_addr5_reg[3]
    SLICE_X52Y17         SRL16E                                       r  DTU/mem_addr2_reg[3]_srl3___DTU_mem_addr2_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.035     0.512    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.024     0.536 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.162     0.698    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.031     0.729 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=21202, routed)       1.428     2.157    DTU/clk_IBUF_BUFG
    SLICE_X52Y17                                                      r  DTU/mem_addr2_reg[3]_srl3___DTU_mem_addr2_reg_r/CLK
                         clock pessimism             -0.320     1.837    
    SLICE_X52Y17         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.120     1.957    DTU/mem_addr2_reg[3]_srl3___DTU_mem_addr2_reg_r
  -------------------------------------------------------------------
                         required time                         -1.957    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 DTU/rdata_store/q_reg[592]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            compBlock/leftWriteData1Reg0_reg[400]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.092ns (48.168%)  route 0.099ns (51.832%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.137ns
    Source Clock Delay      (SCD):    1.759ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Net Delay (Source):      1.199ns (routing 0.452ns, distribution 0.747ns)
  Clock Net Delay (Destination): 1.408ns (routing 0.511ns, distribution 0.897ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.029     0.382    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.015     0.397 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.136     0.533    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.027     0.560 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=21202, routed)       1.199     1.759    DTU/rdata_store/clk_IBUF_BUFG
    SLICE_X49Y74                                                      r  DTU/rdata_store/q_reg[592]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y74         FDRE (Prop_FDRE_C_Q)         0.052     1.811 r  DTU/rdata_store/q_reg[592]/Q
                         net (fo=5, routed)           0.087     1.898    DTU/rdata_store/O626
    SLICE_X50Y74                                                      r  DTU/rdata_store/leftWriteData1Reg0[400]_i_1/I0
    SLICE_X50Y74         LUT3 (Prop_LUT3_I0_O)        0.040     1.938 r  DTU/rdata_store/leftWriteData1Reg0[400]_i_1/O
                         net (fo=1, routed)           0.012     1.950    compBlock/I11[400]
    SLICE_X50Y74         FDRE                                         r  compBlock/leftWriteData1Reg0_reg[400]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.035     0.512    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.024     0.536 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.162     0.698    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.031     0.729 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=21202, routed)       1.408     2.137    compBlock/clk_IBUF_BUFG
    SLICE_X50Y74                                                      r  compBlock/leftWriteData1Reg0_reg[400]/C
                         clock pessimism             -0.295     1.842    
    SLICE_X50Y74         FDRE (Hold_FDRE_C_D)         0.056     1.898    compBlock/leftWriteData1Reg0_reg[400]
  -------------------------------------------------------------------
                         required time                         -1.898    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.052    




