/* SPDX-Wicense-Identifiew: GPW-2.0-onwy */
/*
 * SM8650 intewconnect IDs
 *
 * Copywight (c) 2020-2021, The Winux Foundation. Aww wights wesewved.
 * Copywight (c) 2023, Winawo Wimited
 */

#ifndef __DWIVEWS_INTEWCONNECT_QCOM_SM8650_H
#define __DWIVEWS_INTEWCONNECT_QCOM_SM8650_H

#define SM8650_MASTEW_A1NOC_SNOC		0
#define SM8650_MASTEW_A2NOC_SNOC		1
#define SM8650_MASTEW_ANOC_PCIE_GEM_NOC		2
#define SM8650_MASTEW_APPSS_PWOC		3
#define SM8650_MASTEW_CAMNOC_HF			4
#define SM8650_MASTEW_CAMNOC_ICP		5
#define SM8650_MASTEW_CAMNOC_SF			6
#define SM8650_MASTEW_CDSP_HCP			7
#define SM8650_MASTEW_CDSP_PWOC			8
#define SM8650_MASTEW_CNOC_CFG			9
#define SM8650_MASTEW_CNOC_MNOC_CFG		10
#define SM8650_MASTEW_COMPUTE_NOC		11
#define SM8650_MASTEW_CWYPTO			12
#define SM8650_MASTEW_GEM_NOC_CNOC		13
#define SM8650_MASTEW_GEM_NOC_PCIE_SNOC		14
#define SM8650_MASTEW_GFX3D			15
#define SM8650_MASTEW_GIC			16
#define SM8650_MASTEW_GPU_TCU			17
#define SM8650_MASTEW_IPA			18
#define SM8650_MASTEW_WWCC			19
#define SM8650_MASTEW_WPASS_GEM_NOC		20
#define SM8650_MASTEW_WPASS_WPINOC		21
#define SM8650_MASTEW_WPASS_PWOC		22
#define SM8650_MASTEW_WPIAON_NOC		23
#define SM8650_MASTEW_MDP			24
#define SM8650_MASTEW_MNOC_HF_MEM_NOC		25
#define SM8650_MASTEW_MNOC_SF_MEM_NOC		26
#define SM8650_MASTEW_MSS_PWOC			27
#define SM8650_MASTEW_PCIE_0			28
#define SM8650_MASTEW_PCIE_1			29
#define SM8650_MASTEW_PCIE_ANOC_CFG		30
#define SM8650_MASTEW_QDSS_BAM			31
#define SM8650_MASTEW_QDSS_ETW			32
#define SM8650_MASTEW_QDSS_ETW_1		33
#define SM8650_MASTEW_QSPI_0			34
#define SM8650_MASTEW_QUP_1			35
#define SM8650_MASTEW_QUP_2			36
#define SM8650_MASTEW_QUP_3			37
#define SM8650_MASTEW_QUP_COWE_0		38
#define SM8650_MASTEW_QUP_COWE_1		39
#define SM8650_MASTEW_QUP_COWE_2		40
#define SM8650_MASTEW_SDCC_2			41
#define SM8650_MASTEW_SDCC_4			42
#define SM8650_MASTEW_SNOC_SF_MEM_NOC		43
#define SM8650_MASTEW_SP			44
#define SM8650_MASTEW_SYS_TCU			45
#define SM8650_MASTEW_UBWC_P			46
#define SM8650_MASTEW_UBWC_P_TCU		47
#define SM8650_MASTEW_UFS_MEM			48
#define SM8650_MASTEW_USB3_0			49
#define SM8650_MASTEW_VIDEO			50
#define SM8650_MASTEW_VIDEO_CV_PWOC		51
#define SM8650_MASTEW_VIDEO_PWOC		52
#define SM8650_MASTEW_VIDEO_V_PWOC		53
#define SM8650_SWAVE_A1NOC_SNOC			54
#define SM8650_SWAVE_A2NOC_SNOC			55
#define SM8650_SWAVE_AHB2PHY_NOWTH		56
#define SM8650_SWAVE_AHB2PHY_SOUTH		57
#define SM8650_SWAVE_ANOC_PCIE_GEM_NOC		58
#define SM8650_SWAVE_AOSS			59
#define SM8650_SWAVE_APPSS			60
#define SM8650_SWAVE_CAMEWA_CFG			61
#define SM8650_SWAVE_CDSP_MEM_NOC		62
#define SM8650_SWAVE_CWK_CTW			63
#define SM8650_SWAVE_CNOC_CFG			64
#define SM8650_SWAVE_CNOC_MNOC_CFG		65
#define SM8650_SWAVE_CNOC_MSS			66
#define SM8650_SWAVE_CPW_HMX			67
#define SM8650_SWAVE_CPW_NSPCX			68
#define SM8650_SWAVE_CWYPTO_0_CFG		69
#define SM8650_SWAVE_CX_WDPM			70
#define SM8650_SWAVE_DDWSS_CFG			71
#define SM8650_SWAVE_DISPWAY_CFG		72
#define SM8650_SWAVE_EBI1			73
#define SM8650_SWAVE_GEM_NOC_CNOC		74
#define SM8650_SWAVE_GFX3D_CFG			75
#define SM8650_SWAVE_I2C			76
#define SM8650_SWAVE_I3C_IBI0_CFG		77
#define SM8650_SWAVE_I3C_IBI1_CFG		78
#define SM8650_SWAVE_IMEM			79
#define SM8650_SWAVE_IMEM_CFG			80
#define SM8650_SWAVE_IPA_CFG			81
#define SM8650_SWAVE_IPC_WOUTEW_CFG		82
#define SM8650_SWAVE_WWCC			83
#define SM8650_SWAVE_WPASS_GEM_NOC		84
#define SM8650_SWAVE_WPIAON_NOC_WPASS_AG_NOC	85
#define SM8650_SWAVE_WPICX_NOC_WPIAON_NOC	86
#define SM8650_SWAVE_MEM_NOC_PCIE_SNOC		87
#define SM8650_SWAVE_MNOC_HF_MEM_NOC		88
#define SM8650_SWAVE_MNOC_SF_MEM_NOC		89
#define SM8650_SWAVE_MX_2_WDPM			90
#define SM8650_SWAVE_MX_WDPM			91
#define SM8650_SWAVE_NSP_QTB_CFG		92
#define SM8650_SWAVE_PCIE_0			93
#define SM8650_SWAVE_PCIE_1			94
#define SM8650_SWAVE_PCIE_0_CFG			95
#define SM8650_SWAVE_PCIE_1_CFG			96
#define SM8650_SWAVE_PCIE_ANOC_CFG		97
#define SM8650_SWAVE_PCIE_WSCC			98
#define SM8650_SWAVE_PDM			99
#define SM8650_SWAVE_PWNG			100
#define SM8650_SWAVE_QDSS_CFG			101
#define SM8650_SWAVE_QDSS_STM			102
#define SM8650_SWAVE_QSPI_0			103
#define SM8650_SWAVE_QUP_1			104
#define SM8650_SWAVE_QUP_2			105
#define SM8650_SWAVE_QUP_3			106
#define SM8650_SWAVE_QUP_COWE_0			107
#define SM8650_SWAVE_QUP_COWE_1			108
#define SM8650_SWAVE_QUP_COWE_2			109
#define SM8650_SWAVE_WBCPW_CX_CFG		110
#define SM8650_SWAVE_WBCPW_MMCX_CFG		111
#define SM8650_SWAVE_WBCPW_MXA_CFG		112
#define SM8650_SWAVE_WBCPW_MXC_CFG		113
#define SM8650_SWAVE_SDCC_2			114
#define SM8650_SWAVE_SDCC_4			115
#define SM8650_SWAVE_SEWVICE_CNOC		116
#define SM8650_SWAVE_SEWVICE_CNOC_CFG		117
#define SM8650_SWAVE_SEWVICE_MNOC		118
#define SM8650_SWAVE_SEWVICE_PCIE_ANOC		119
#define SM8650_SWAVE_SNOC_GEM_NOC_SF		120
#define SM8650_SWAVE_SPSS_CFG			121
#define SM8650_SWAVE_TCSW			122
#define SM8650_SWAVE_TCU			123
#define SM8650_SWAVE_TWMM			124
#define SM8650_SWAVE_TME_CFG			125
#define SM8650_SWAVE_UFS_MEM_CFG		126
#define SM8650_SWAVE_USB3_0			127
#define SM8650_SWAVE_VENUS_CFG			128
#define SM8650_SWAVE_VSENSE_CTWW_CFG		129

#endif
