head	1.1;
access;
symbols
	binutils-2_24-branch:1.1.0.10
	binutils-2_24-branchpoint:1.1
	binutils-2_21_1:1.1
	binutils-2_23_2:1.1
	binutils-2_23_1:1.1
	binutils-2_23:1.1
	binutils-2_23-branch:1.1.0.8
	binutils-2_23-branchpoint:1.1
	binutils-2_22_branch:1.1.0.6
	binutils-2_22:1.1
	binutils-2_22-branch:1.1.0.4
	binutils-2_22-branchpoint:1.1
	binutils-2_21:1.1
	binutils-2_21-branch:1.1.0.2
	binutils-2_21-branchpoint:1.1
	binutils_latest_snapshot:1.1;
locks; strict;
comment	@# @;


1.1
date	2009.09.29.14.17.11;	author nickc;	state Exp;
branches;
next	;


desc
@@


1.1
log
@bfd
        * Makefile.am (ALL_MACHINES): Add cpu-rx.lo.
        (ALL_MACHINES_CFILES): Add cpu-rx.c.
        (BFD32_BACKENDS): Add elf32-rx.lo.
        (BFD32_BACKENDS_CFILES): Add elf32-rx.c.
        * archures.c (bfd_architecture): Add bfd_arch_rx and bfd_mach_rx.
        Export bfd_rx_arch.
        (bfd_archures_list): Add bfd_rx_arch.
        * config.bfd: Add entry for rx-*-elf.
        * configure.in: Add entries for bfd_elf32_rx_le_vec and
        bfd_elf32_rx_be_vec.
        * reloc.c: Add RX relocations.
        * targets.c: Add RX target vectors.
        * Makefile.in: Regenerate.
        * bfd-in2.h: Regenerate.
        * configure: Regenerate.
        * libbfd.h: Regenerate.
        * cpu-rx.c: New file.
        * elf32-rx.c: New file.

binutils
        * readelf.c: Add support for RX target.
        * MAINTAINERS: Add DJ and NickC as maintainers for RX.

gas
        * Makefile.am: Add RX target.
        * configure.in: Likewise.
        * configure.tgt: Likewise.
        * read.c (do_repeat_with_expander): New function.
        * read.h: Provide a prototype for do_repeat_with_expander.
        * doc/Makefile.am: Add RX target documentation.
        * doc/all.texi: Likewise.
        * doc/as.texinfo: Likewise.
        * Makefile.in: Regenerate.
        * NEWS: Mention support for RX architecture.
        * configure: Regenerate.
        * doc/Makefile.in: Regenerate.
        * config/rx-defs.h: New file.
        * config/rx-parse.y: New file.
        * config/tc-rx.h: New file.
        * config/tc-rx.c: New file.
        * doc/c-rx.texi: New file.

gas/testsuite
        * gas/rx: New directory.
        * gas/rx/*: New set of test cases.
        * gas/elf/section2.e-rx: New expected output file.
        * gas/all/gas.exp: Add support for RX target.
        * gas/elf/elf.exp: Likewise.
        * gas/lns/lns.exp: Likewise.
        * gas/macros/macros.exp: Likewise.

include
        * dis-asm.h: Add prototype for print_insn_rx.

include/elf
        * rx.h: New file.

include/opcode
        * rx.h: New file.

ld
        * Makefile.am: Add rules to build RX emulation.
        * configure.tgt: Likewise.
        * NEWS: Mention support for RX architecture.
        * Makefile.in: Regenerate.
        * emulparams/elf32rx.sh: New file.
        * emultempl/rxelf.em: New file.

opcodes
        * Makefile.am: Add RX files.
        * configure.in: Add support for RX target.
        * disassemble.c: Likewise.
        * Makefile.in: Regenerate.
        * configure: Regenerate.
        * opc2c.c: New file.
        * rx-decode.c: New file.
        * rx-decode.opc: New file.
        * rx-dis.c: New file.
@
text
@#objdump: -dr

dump\.o:     file format .*


Disassembly of section \.text:

00000000 <\.text>:
   0:	fd 74 90 80                   	divu	#-128, r0
   4:	fd 74 9f 80                   	divu	#-128, r15
   8:	fd 74 90 7f                   	divu	#127, r0
   c:	fd 74 9f 7f                   	divu	#127, r15
  10:	fd 78 90 00 80                	divu	#0xffff8000, r0
  15:	fd 78 9f 00 80                	divu	#0xffff8000, r15
  1a:	fd 7c 90 00 80 00             	divu	#0x8000, r0
  20:	fd 7c 9f 00 80 00             	divu	#0x8000, r15
  26:	fd 7c 90 00 00 80             	divu	#0xff800000, r0
  2c:	fd 7c 9f 00 00 80             	divu	#0xff800000, r15
  32:	fd 7c 90 ff ff 7f             	divu	#0x7fffff, r0
  38:	fd 7c 9f ff ff 7f             	divu	#0x7fffff, r15
  3e:	fd 70 90 00 00 00 80          	divu	#0x80000000, r0
  45:	fd 70 9f 00 00 00 80          	divu	#0x80000000, r15
  4c:	fd 70 90 ff ff ff 7f          	divu	#0x7fffffff, r0
  53:	fd 70 9f ff ff ff 7f          	divu	#0x7fffffff, r15
  5a:	fc 27 00                      	divu	r0, r0
  5d:	fc 27 0f                      	divu	r0, r15
  60:	fc 27 f0                      	divu	r15, r0
  63:	fc 27 ff                      	divu	r15, r15
  66:	fc 24 00                      	divu	\[r0\]\.ub, r0
  69:	fc 24 0f                      	divu	\[r0\]\.ub, r15
  6c:	06 20 09 00                   	divu	\[r0\]\.b, r0
  70:	06 20 09 0f                   	divu	\[r0\]\.b, r15
  74:	06 e0 09 00                   	divu	\[r0\]\.uw, r0
  78:	06 e0 09 0f                   	divu	\[r0\]\.uw, r15
  7c:	06 60 09 00                   	divu	\[r0\]\.w, r0
  80:	06 60 09 0f                   	divu	\[r0\]\.w, r15
  84:	06 a0 09 00                   	divu	\[r0\]\.l, r0
  88:	06 a0 09 0f                   	divu	\[r0\]\.l, r15
  8c:	fc 24 f0                      	divu	\[r15\]\.ub, r0
  8f:	fc 24 ff                      	divu	\[r15\]\.ub, r15
  92:	06 20 09 f0                   	divu	\[r15\]\.b, r0
  96:	06 20 09 ff                   	divu	\[r15\]\.b, r15
  9a:	06 e0 09 f0                   	divu	\[r15\]\.uw, r0
  9e:	06 e0 09 ff                   	divu	\[r15\]\.uw, r15
  a2:	06 60 09 f0                   	divu	\[r15\]\.w, r0
  a6:	06 60 09 ff                   	divu	\[r15\]\.w, r15
  aa:	06 a0 09 f0                   	divu	\[r15\]\.l, r0
  ae:	06 a0 09 ff                   	divu	\[r15\]\.l, r15
  b2:	fc 25 00 fc                   	divu	252\[r0\]\.ub, r0
  b6:	fc 25 0f fc                   	divu	252\[r0\]\.ub, r15
  ba:	06 21 09 00 fc                	divu	252\[r0\]\.b, r0
  bf:	06 21 09 0f fc                	divu	252\[r0\]\.b, r15
  c4:	06 e1 09 00 7e                	divu	252\[r0\]\.uw, r0
  c9:	06 e1 09 0f 7e                	divu	252\[r0\]\.uw, r15
  ce:	06 61 09 00 7e                	divu	252\[r0\]\.w, r0
  d3:	06 61 09 0f 7e                	divu	252\[r0\]\.w, r15
  d8:	06 a1 09 00 3f                	divu	252\[r0\]\.l, r0
  dd:	06 a1 09 0f 3f                	divu	252\[r0\]\.l, r15
  e2:	fc 25 f0 fc                   	divu	252\[r15\]\.ub, r0
  e6:	fc 25 ff fc                   	divu	252\[r15\]\.ub, r15
  ea:	06 21 09 f0 fc                	divu	252\[r15\]\.b, r0
  ef:	06 21 09 ff fc                	divu	252\[r15\]\.b, r15
  f4:	06 e1 09 f0 7e                	divu	252\[r15\]\.uw, r0
  f9:	06 e1 09 ff 7e                	divu	252\[r15\]\.uw, r15
  fe:	06 61 09 f0 7e                	divu	252\[r15\]\.w, r0
 103:	06 61 09 ff 7e                	divu	252\[r15\]\.w, r15
 108:	06 a1 09 f0 3f                	divu	252\[r15\]\.l, r0
 10d:	06 a1 09 ff 3f                	divu	252\[r15\]\.l, r15
 112:	fc 26 00 fc ff                	divu	65532\[r0\]\.ub, r0
 117:	fc 26 0f fc ff                	divu	65532\[r0\]\.ub, r15
 11c:	06 22 09 00 fc ff             	divu	65532\[r0\]\.b, r0
 122:	06 22 09 0f fc ff             	divu	65532\[r0\]\.b, r15
 128:	06 e2 09 00 fe 7f             	divu	65532\[r0\]\.uw, r0
 12e:	06 e2 09 0f fe 7f             	divu	65532\[r0\]\.uw, r15
 134:	06 62 09 00 fe 7f             	divu	65532\[r0\]\.w, r0
 13a:	06 62 09 0f fe 7f             	divu	65532\[r0\]\.w, r15
 140:	06 a2 09 00 ff 3f             	divu	65532\[r0\]\.l, r0
 146:	06 a2 09 0f ff 3f             	divu	65532\[r0\]\.l, r15
 14c:	fc 26 f0 fc ff                	divu	65532\[r15\]\.ub, r0
 151:	fc 26 ff fc ff                	divu	65532\[r15\]\.ub, r15
 156:	06 22 09 f0 fc ff             	divu	65532\[r15\]\.b, r0
 15c:	06 22 09 ff fc ff             	divu	65532\[r15\]\.b, r15
 162:	06 e2 09 f0 fe 7f             	divu	65532\[r15\]\.uw, r0
 168:	06 e2 09 ff fe 7f             	divu	65532\[r15\]\.uw, r15
 16e:	06 62 09 f0 fe 7f             	divu	65532\[r15\]\.w, r0
 174:	06 62 09 ff fe 7f             	divu	65532\[r15\]\.w, r15
 17a:	06 a2 09 f0 ff 3f             	divu	65532\[r15\]\.l, r0
 180:	06 a2 09 ff ff 3f             	divu	65532\[r15\]\.l, r15
@
