#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001e791950a10 .scope module, "tb_uart_top" "tb_uart_top" 2 3;
 .timescale 0 0;
v000001e7919c88f0_0 .var "clk", 0 0;
v000001e7919c8a30_0 .var "reset", 0 0;
v000001e7919c8b70_0 .net "rx_data", 7 0, v000001e791967bf0_0;  1 drivers
v000001e7919c80d0_0 .net "rx_done", 0 0, v000001e79190db80_0;  1 drivers
v000001e7919c8210_0 .var "start", 0 0;
v000001e7919c8170_0 .var "tx_data", 7 0;
v000001e7919c8d50_0 .net "tx_wire", 0 0, v000001e7919c8fd0_0;  1 drivers
E_000001e79194f650 .event anyedge, v000001e79190db80_0;
S_000001e791952ed0 .scope module, "dut" "uart_top" 2 13, 3 204 0, S_000001e791950a10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 8 "tx_data";
    .port_info 4 /OUTPUT 8 "rx_data";
    .port_info 5 /OUTPUT 1 "rx_done";
    .port_info 6 /OUTPUT 1 "tx_wire";
v000001e7919c8f30_0 .net "baud_tick", 0 0, v000001e79195aaa0_0;  1 drivers
v000001e7919c85d0_0 .net "clk", 0 0, v000001e7919c88f0_0;  1 drivers
v000001e7919c8710_0 .net "reset", 0 0, v000001e7919c8a30_0;  1 drivers
v000001e7919c8350_0 .net "rx_data", 7 0, v000001e791967bf0_0;  alias, 1 drivers
v000001e7919c8cb0_0 .net "rx_done", 0 0, v000001e79190db80_0;  alias, 1 drivers
v000001e7919c87b0_0 .net "start", 0 0, v000001e7919c8210_0;  1 drivers
v000001e7919c8850_0 .net "tx_data", 7 0, v000001e7919c8170_0;  1 drivers
v000001e7919c8ad0_0 .net "tx_wire", 0 0, v000001e7919c8fd0_0;  alias, 1 drivers
S_000001e79195a870 .scope module, "b_gen" "baud_gen" 3 216, 3 5 0, S_000001e791952ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "tick";
P_000001e79194fe90 .param/l "THRESHOLD" 0 3 5, +C4<00000000000000000000000000001010>;
v000001e79194c530_0 .net "clk", 0 0, v000001e7919c88f0_0;  alias, 1 drivers
v000001e791953060_0 .var "counter", 15 0;
v000001e79195aa00_0 .net "reset", 0 0, v000001e7919c8a30_0;  alias, 1 drivers
v000001e79195aaa0_0 .var "tick", 0 0;
E_000001e79194f850 .event posedge, v000001e79194c530_0;
S_000001e79195ab40 .scope module, "rx_u" "uart_rx" 3 233, 3 118 0, S_000001e791952ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "s_tick";
    .port_info 3 /INPUT 1 "rx_pin";
    .port_info 4 /OUTPUT 8 "data";
    .port_info 5 /OUTPUT 1 "rx_done";
P_000001e791967920 .param/l "DATA" 1 3 128, C4<10>;
P_000001e791967958 .param/l "IDLE" 1 3 126, C4<00>;
P_000001e791967990 .param/l "START" 1 3 127, C4<01>;
P_000001e7919679c8 .param/l "STOP" 1 3 129, C4<11>;
v000001e791967a10_0 .var "b_count", 2 0;
v000001e791967ab0_0 .var "b_reg", 7 0;
v000001e791967b50_0 .net "clk", 0 0, v000001e7919c88f0_0;  alias, 1 drivers
v000001e791967bf0_0 .var "data", 7 0;
v000001e791967c90_0 .net "reset", 0 0, v000001e7919c8a30_0;  alias, 1 drivers
v000001e79190db80_0 .var "rx_done", 0 0;
v000001e79190dc20_0 .net "rx_pin", 0 0, v000001e7919c8fd0_0;  alias, 1 drivers
v000001e79190dcc0_0 .var "s_count", 3 0;
v000001e79190dd60_0 .net "s_tick", 0 0, v000001e79195aaa0_0;  alias, 1 drivers
v000001e79190de00_0 .var "state", 1 0;
S_000001e791954390 .scope module, "tx_u" "uart_tx" 3 223, 3 30 0, S_000001e791952ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "tick";
    .port_info 3 /INPUT 1 "start";
    .port_info 4 /INPUT 8 "data";
    .port_info 5 /OUTPUT 1 "tx_pin";
    .port_info 6 /OUTPUT 1 "active";
P_000001e79190dea0 .param/l "DATA" 1 3 41, C4<10>;
P_000001e79190ded8 .param/l "IDLE" 1 3 39, C4<00>;
P_000001e79190df10 .param/l "START" 1 3 40, C4<01>;
P_000001e79190df48 .param/l "STOP" 1 3 42, C4<11>;
v000001e791954520_0 .var "active", 0 0;
v000001e7919c8670_0 .var "b_count", 2 0;
v000001e7919c8df0_0 .var "b_reg", 7 0;
v000001e7919c83f0_0 .net "clk", 0 0, v000001e7919c88f0_0;  alias, 1 drivers
v000001e7919c8990_0 .net "data", 7 0, v000001e7919c8170_0;  alias, 1 drivers
v000001e7919c8c10_0 .net "reset", 0 0, v000001e7919c8a30_0;  alias, 1 drivers
v000001e7919c8490_0 .var "s_count", 3 0;
v000001e7919c8530_0 .net "start", 0 0, v000001e7919c8210_0;  alias, 1 drivers
v000001e7919c82b0_0 .var "state", 1 0;
v000001e7919c8e90_0 .net "tick", 0 0, v000001e79195aaa0_0;  alias, 1 drivers
v000001e7919c8fd0_0 .var "tx_pin", 0 0;
    .scope S_000001e79195a870;
T_0 ;
    %wait E_000001e79194f850;
    %load/vec4 v000001e79195aa00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001e791953060_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e79195aaa0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001e791953060_0;
    %pad/u 32;
    %cmpi/e 9, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e79195aaa0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001e791953060_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e79195aaa0_0, 0;
    %load/vec4 v000001e791953060_0;
    %addi 1, 0, 16;
    %assign/vec4 v000001e791953060_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001e791954390;
T_1 ;
    %wait E_000001e79194f850;
    %load/vec4 v000001e7919c8c10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001e7919c82b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e7919c8fd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e791954520_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001e7919c8490_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001e7919c8670_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001e7919c8df0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001e7919c82b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %jmp T_1.6;
T_1.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e7919c8fd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e791954520_0, 0;
    %load/vec4 v000001e7919c8530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.7, 8;
    %load/vec4 v000001e7919c8990_0;
    %assign/vec4 v000001e7919c8df0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001e7919c82b0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001e7919c8490_0, 0;
T_1.7 ;
    %jmp T_1.6;
T_1.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e791954520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e7919c8fd0_0, 0;
    %load/vec4 v000001e7919c8e90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.9, 8;
    %load/vec4 v000001e7919c8490_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_1.11, 4;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001e7919c82b0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001e7919c8490_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001e7919c8670_0, 0;
    %jmp T_1.12;
T_1.11 ;
    %load/vec4 v000001e7919c8490_0;
    %addi 1, 0, 4;
    %assign/vec4 v000001e7919c8490_0, 0;
T_1.12 ;
T_1.9 ;
    %jmp T_1.6;
T_1.4 ;
    %load/vec4 v000001e7919c8df0_0;
    %load/vec4 v000001e7919c8670_0;
    %part/u 1;
    %assign/vec4 v000001e7919c8fd0_0, 0;
    %load/vec4 v000001e7919c8e90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.13, 8;
    %load/vec4 v000001e7919c8490_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_1.15, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001e7919c8490_0, 0;
    %load/vec4 v000001e7919c8670_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_1.17, 4;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000001e7919c82b0_0, 0;
    %jmp T_1.18;
T_1.17 ;
    %load/vec4 v000001e7919c8670_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001e7919c8670_0, 0;
T_1.18 ;
    %jmp T_1.16;
T_1.15 ;
    %load/vec4 v000001e7919c8490_0;
    %addi 1, 0, 4;
    %assign/vec4 v000001e7919c8490_0, 0;
T_1.16 ;
T_1.13 ;
    %jmp T_1.6;
T_1.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e7919c8fd0_0, 0;
    %load/vec4 v000001e7919c8e90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.19, 8;
    %load/vec4 v000001e7919c8490_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_1.21, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001e7919c82b0_0, 0;
    %jmp T_1.22;
T_1.21 ;
    %load/vec4 v000001e7919c8490_0;
    %addi 1, 0, 4;
    %assign/vec4 v000001e7919c8490_0, 0;
T_1.22 ;
T_1.19 ;
    %jmp T_1.6;
T_1.6 ;
    %pop/vec4 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001e79195ab40;
T_2 ;
    %wait E_000001e79194f850;
    %load/vec4 v000001e791967c90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001e79190de00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e79190db80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001e791967bf0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001e79190dcc0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001e791967a10_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001e791967ab0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e79190db80_0, 0;
    %load/vec4 v000001e79190de00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %jmp T_2.6;
T_2.2 ;
    %load/vec4 v000001e79190dc20_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.7, 4;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001e79190de00_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001e79190dcc0_0, 0;
T_2.7 ;
    %jmp T_2.6;
T_2.3 ;
    %load/vec4 v000001e79190dd60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.9, 8;
    %load/vec4 v000001e79190dcc0_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_2.11, 4;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001e79190de00_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001e79190dcc0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001e791967a10_0, 0;
    %jmp T_2.12;
T_2.11 ;
    %load/vec4 v000001e79190dcc0_0;
    %addi 1, 0, 4;
    %assign/vec4 v000001e79190dcc0_0, 0;
T_2.12 ;
T_2.9 ;
    %jmp T_2.6;
T_2.4 ;
    %load/vec4 v000001e79190dd60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.13, 8;
    %load/vec4 v000001e79190dcc0_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_2.15, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001e79190dcc0_0, 0;
    %load/vec4 v000001e79190dc20_0;
    %load/vec4 v000001e791967ab0_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001e791967ab0_0, 0;
    %load/vec4 v000001e791967a10_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_2.17, 4;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000001e79190de00_0, 0;
    %jmp T_2.18;
T_2.17 ;
    %load/vec4 v000001e791967a10_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001e791967a10_0, 0;
T_2.18 ;
    %jmp T_2.16;
T_2.15 ;
    %load/vec4 v000001e79190dcc0_0;
    %addi 1, 0, 4;
    %assign/vec4 v000001e79190dcc0_0, 0;
T_2.16 ;
T_2.13 ;
    %jmp T_2.6;
T_2.5 ;
    %load/vec4 v000001e79190dd60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.19, 8;
    %load/vec4 v000001e79190dcc0_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_2.21, 4;
    %load/vec4 v000001e791967ab0_0;
    %assign/vec4 v000001e791967bf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e79190db80_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001e79190de00_0, 0;
    %jmp T_2.22;
T_2.21 ;
    %load/vec4 v000001e79190dcc0_0;
    %addi 1, 0, 4;
    %assign/vec4 v000001e79190dcc0_0, 0;
T_2.22 ;
T_2.19 ;
    %jmp T_2.6;
T_2.6 ;
    %pop/vec4 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001e791950a10;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e7919c88f0_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_000001e791950a10;
T_4 ;
    %delay 5, 0;
    %load/vec4 v000001e7919c88f0_0;
    %inv;
    %store/vec4 v000001e7919c88f0_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_000001e791950a10;
T_5 ;
    %vpi_call 2 28 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call 2 29 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001e791950a10 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e7919c8a30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e7919c8210_0, 0, 1;
    %pushi/vec4 119, 0, 8;
    %store/vec4 v000001e7919c8170_0, 0, 8;
    %delay 200, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e7919c8a30_0, 0, 1;
    %pushi/vec4 10, 0, 32;
T_5.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.1, 5;
    %jmp/1 T_5.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001e79194f850;
    %jmp T_5.0;
T_5.1 ;
    %pop/vec4 1;
    %wait E_000001e79194f850;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e7919c8210_0, 0, 1;
    %wait E_000001e79194f850;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e7919c8210_0, 0, 1;
T_5.2 ;
    %load/vec4 v000001e7919c80d0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_5.3, 6;
    %wait E_000001e79194f650;
    %jmp T_5.2;
T_5.3 ;
    %delay 100, 0;
    %vpi_call 2 51 "$display", "Final Result: 0x%h", v000001e7919c8b70_0 {0 0 0};
    %vpi_call 2 52 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "uart_tb.v";
    "uart_module.v";
