// Seed: 1721150660
`default_nettype id_1
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input id_7;
  inout id_6;
  input id_5;
  inout id_4;
  output id_3;
  inout id_2;
  input id_1;
  logic id_7;
  always @(posedge 1'h0 or id_1) id_7 = id_7;
  always @(posedge "" / id_1) begin
    id_2 = id_2;
  end
endmodule
