/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [7:0] _00_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [5:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [2:0] celloutsig_0_14z;
  wire [2:0] celloutsig_0_15z;
  wire [15:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [2:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_25z;
  wire [7:0] celloutsig_0_27z;
  wire [2:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [2:0] celloutsig_0_30z;
  wire celloutsig_0_32z;
  wire [17:0] celloutsig_0_3z;
  wire [12:0] celloutsig_0_41z;
  wire [8:0] celloutsig_0_42z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [31:0] celloutsig_0_9z;
  wire [30:0] celloutsig_1_0z;
  wire [7:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [3:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [7:0] celloutsig_1_5z;
  wire [3:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_4z = ~(celloutsig_1_1z[0] & in_data[102]);
  assign celloutsig_0_4z = !(celloutsig_0_1z ? celloutsig_0_1z : celloutsig_0_3z[0]);
  assign celloutsig_0_8z = !(in_data[67] ? celloutsig_0_5z : celloutsig_0_2z);
  assign celloutsig_0_6z = celloutsig_0_3z[13] | celloutsig_0_5z;
  assign celloutsig_0_27z = { celloutsig_0_23z, celloutsig_0_21z, celloutsig_0_0z, celloutsig_0_11z, celloutsig_0_19z, celloutsig_0_5z } + { celloutsig_0_13z, celloutsig_0_14z, celloutsig_0_25z, celloutsig_0_4z, celloutsig_0_23z, celloutsig_0_25z };
  assign celloutsig_0_29z = { celloutsig_0_15z[1:0], celloutsig_0_10z } + { celloutsig_0_12z[0], celloutsig_0_17z, celloutsig_0_8z };
  reg [5:0] _07_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _07_ <= 6'h00;
    else _07_ <= { celloutsig_1_2z, celloutsig_1_17z, celloutsig_1_6z };
  assign out_data[101:96] = _07_;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _00_ <= 8'h00;
    else _00_ <= { celloutsig_0_22z, celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_13z, celloutsig_0_11z, celloutsig_0_21z, celloutsig_0_21z };
  assign celloutsig_0_42z = { celloutsig_0_18z, celloutsig_0_11z, celloutsig_0_2z, celloutsig_0_30z[2], celloutsig_0_30z[2], celloutsig_0_30z[0], celloutsig_0_29z } & { celloutsig_0_12z, celloutsig_0_32z, celloutsig_0_13z, celloutsig_0_0z };
  assign celloutsig_1_1z = celloutsig_1_0z[27:24] & in_data[133:130];
  assign celloutsig_0_16z = { celloutsig_0_9z[11:9], celloutsig_0_14z, celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_14z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_0z } & { celloutsig_0_3z[17:10], celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_15z };
  assign celloutsig_1_3z = in_data[117] == celloutsig_1_2z;
  assign celloutsig_0_18z = celloutsig_0_16z[14:9] >= celloutsig_0_3z[15:10];
  assign celloutsig_0_0z = in_data[66:53] > in_data[48:35];
  assign celloutsig_1_2z = in_data[121:113] > celloutsig_1_0z[8:0];
  assign celloutsig_0_21z = celloutsig_0_9z[14:7] > { celloutsig_0_10z, celloutsig_0_15z, celloutsig_0_11z, celloutsig_0_2z, celloutsig_0_17z, celloutsig_0_2z };
  assign celloutsig_0_17z = celloutsig_0_9z[28:20] && { celloutsig_0_15z[1:0], celloutsig_0_14z, celloutsig_0_13z, celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_6z };
  assign celloutsig_0_2z = { in_data[89:83], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z } && in_data[50:41];
  assign celloutsig_0_32z = { celloutsig_0_9z[31:25], celloutsig_0_15z, celloutsig_0_21z } && { celloutsig_0_27z[6:0], celloutsig_0_14z, celloutsig_0_22z };
  assign celloutsig_1_18z = ! { celloutsig_1_13z, celloutsig_1_16z, celloutsig_1_11z };
  assign celloutsig_0_11z = ! in_data[23:19];
  assign celloutsig_0_22z = ! { celloutsig_0_3z[5:4], celloutsig_0_3z };
  assign celloutsig_0_10z = celloutsig_0_9z[31:28] < { celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_0z };
  assign celloutsig_1_8z = celloutsig_1_7z & ~(celloutsig_1_5z[0]);
  assign celloutsig_1_9z = celloutsig_1_8z & ~(celloutsig_1_3z);
  assign celloutsig_1_11z = celloutsig_1_0z[5] & ~(celloutsig_1_9z);
  assign celloutsig_1_16z = celloutsig_1_4z & ~(celloutsig_1_4z);
  assign celloutsig_1_17z = celloutsig_1_0z[12] & ~(celloutsig_1_2z);
  assign celloutsig_0_13z = celloutsig_0_4z & ~(celloutsig_0_4z);
  assign celloutsig_0_3z = { in_data[64:48], celloutsig_0_2z } * { in_data[18:4], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_0z = in_data[132] ? { in_data[147:133], 1'h1, in_data[131:117] } : { in_data[148:133], 1'h0, in_data[131:118] };
  assign celloutsig_1_10z = ~ { in_data[153:150], celloutsig_1_1z };
  assign celloutsig_0_12z = ~ celloutsig_0_9z[25:20];
  assign celloutsig_0_14z = ~ { celloutsig_0_9z[8], celloutsig_0_6z, celloutsig_0_1z };
  assign celloutsig_0_15z = ~ { celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_6z };
  assign celloutsig_0_23z = | { in_data[81:67], celloutsig_0_4z, celloutsig_0_1z };
  assign celloutsig_0_7z = celloutsig_0_5z & celloutsig_0_2z;
  assign celloutsig_1_7z = | { celloutsig_1_5z, celloutsig_1_3z, in_data[156:154] };
  assign celloutsig_0_5z = | { celloutsig_0_2z, in_data[47:40] };
  assign celloutsig_1_5z = { in_data[152:150], celloutsig_1_4z, celloutsig_1_1z } >>> in_data[145:138];
  assign celloutsig_0_9z = { celloutsig_0_3z[15:3], celloutsig_0_3z, celloutsig_0_1z } >>> { in_data[57:28], celloutsig_0_5z, celloutsig_0_6z };
  assign celloutsig_1_6z = { celloutsig_1_5z[7:5], celloutsig_1_4z } - { celloutsig_1_5z[6:4], celloutsig_1_2z };
  assign celloutsig_0_19z = { celloutsig_0_14z[2:1], celloutsig_0_11z } - celloutsig_0_3z[2:0];
  assign celloutsig_0_41z = { celloutsig_0_27z[5:2], celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_29z, celloutsig_0_17z, celloutsig_0_11z } ~^ { _00_[4:0], celloutsig_0_21z, celloutsig_0_11z, celloutsig_0_30z[2], celloutsig_0_30z[2], celloutsig_0_30z[0], celloutsig_0_23z, celloutsig_0_25z, celloutsig_0_1z };
  assign celloutsig_1_13z = ~((celloutsig_1_10z[5] & celloutsig_1_4z) | celloutsig_1_10z[5]);
  assign celloutsig_0_1z = ~((celloutsig_0_0z & celloutsig_0_0z) | celloutsig_0_0z);
  assign celloutsig_0_25z = ~((celloutsig_0_23z & celloutsig_0_7z) | celloutsig_0_23z);
  assign { celloutsig_0_30z[2], celloutsig_0_30z[0] } = ~ { celloutsig_0_23z, celloutsig_0_5z };
  assign celloutsig_0_30z[1] = celloutsig_0_30z[2];
  assign { out_data[128], out_data[44:32], out_data[8:0] } = { celloutsig_1_18z, celloutsig_0_41z, celloutsig_0_42z };
endmodule
