Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2.1 (lin64) Build 2288692 Thu Jul 26 18:23:50 MDT 2018
| Date         : Sat Dec  8 11:12:31 2018
| Host         : hpl-fedora running 64-bit Fedora release 29 (Twenty Nine)
| Command      : report_control_sets -verbose -file clock_24_7seg_control_sets_placed.rpt
| Design       : clock_24_7seg
| Device       : xc7a35t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    15 |
| Unused register locations in slices containing registers |    22 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            2 |
|      8 |            9 |
|     12 |            1 |
|    16+ |            3 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              80 |           13 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              18 |            5 |
| Yes          | No                    | Yes                    |              72 |           11 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+----------------------------+----------------------------+------------------+----------------+
|  Clock Signal  |        Enable Signal       |      Set/Reset Signal      | Slice Load Count | Bel Load Count |
+----------------+----------------------------+----------------------------+------------------+----------------+
|  DISPLAY_CLK   |                            | RESET_IBUF                 |                1 |              2 |
|  LCM_EN_OBUF   | LCM_RS1_out                |                            |                1 |              2 |
|  COUNT_CLK     |                            | RESET_IBUF                 |                1 |              8 |
|  COUNT_CLK     | BCD[7]_i_1_n_0             | RESET_IBUF                 |                1 |              8 |
|  HOUR_CLK      | BCD[23]_i_1_n_0            | RESET_IBUF                 |                2 |              8 |
|  HOUR_CLK      | BCD1                       | RESET_IBUF                 |                1 |              8 |
|  MINUTE_CLK    | BCD[15]_i_1_n_0            | RESET_IBUF                 |                1 |              8 |
|  MINUTE_CLK    | BCD10_out                  | RESET_IBUF                 |                1 |              8 |
|  clk           |                            | RESET_IBUF                 |                1 |              8 |
|  clk           | MINUTE_DEBOUNCE[3]_i_1_n_0 | MINUTE_DEBOUNCE[3]_i_3_n_0 |                1 |              8 |
|  clk           | sel                        | HOUR_DEBOUNCE[3]_i_3_n_0   |                1 |              8 |
|  LCM_EN_OBUF   |                            | RESET_IBUF                 |                3 |             12 |
|  DISPLAY_CLK   | DISPLAY_COUNT[7]_i_1_n_0   | RESET_IBUF                 |                3 |             16 |
|  LCM_EN_OBUF   | LCM_DATA[7]_i_1_n_0        |                            |                4 |             16 |
|  CLK_IBUF_BUFG |                            | RESET_IBUF                 |                7 |             50 |
+----------------+----------------------------+----------------------------+------------------+----------------+


