{
  "//": "DO NOT EDIT THIS FILE before reading the comments below:",
  "//": "Default configuration for Tiny Tapeout projects. It fits most designs.",
  "//": "Change only if you know what you're doing. Timing/area failures may result otherwise.",
  "//": "If you get stuck, open an issue or ask on Discord.",

  "//": "Placement density. If Global Placement fails (GPL-0302), try raising to 65–80.",
  "PL_TARGET_DENSITY_PCT": 70,

  "//": "Clock period in ns (20 ns = 50 MHz). If you see setup violations, increase to 25–40.",
  "CLOCK_PERIOD": 20,

  "//": "Linter settings (keeping it ON is recommended).",
  "RUN_LINTER": 1,
  "LINTER_INCLUDE_PDK_MODELS": 1,

  "//": "Clock port name in your top. Your wrapper uses 'clk'.",
  "CLOCK_PORT": "clk",

  "//": "LibreLane configuration reference: https://librelane.readthedocs.io/en/latest/reference/configuration.html",

  "PNR_SDC_FILE": "src/tt_soc.sdc",
  "SIGNOFF_SDC_FILE": "src/tt_soc.sdc",

  "REPAIR_ANTENNAS_CELL": "SKY130_FD_SC_HD__DIODE",
  "REPAIR_ANTENNAS_PIN":  "DIODE",

  "RUN_REPAIR_ANTENNAS": 2,
  "DRT_RUN_ANTENNA_CHECK": 2,
  "DIODE_INSERTION_STRATEGY": 4,
  "REPAIR_ANTENNAS_MAX_ITERS": 150,

  "SYNTH_STRATEGY": "AREA 3",
  "MAX_FANOUT_CONSTRAINT": 4,

  "USE_SYNLIG": false,

  "//": "!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!",
  "//": "!!! DO NOT CHANGE ANYTHING BELOW THIS POINT !!!",
  "//": "!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!",

  "//": "Save time (XOR/DRC are run in CI elsewhere).",
  "RUN_KLAYOUT_XOR": 0,
  "RUN_KLAYOUT_DRC": 0,

  "//": "Don't buffer output ports' clocks.",
  "DESIGN_REPAIR_BUFFER_OUTPUT_PORTS": 0,

  "//": "Margins — small left/right margins help dense I/O rows on TT.",
  "TOP_MARGIN_MULT": 1,
  "BOTTOM_MARGIN_MULT": 1,
  "LEFT_MARGIN_MULT": 6,
  "RIGHT_MARGIN_MULT": 6,

  "//": "Absolute die sizing (TT tiles define size).",
  "FP_SIZING": "absolute",

  "//": "Allow some congestion in global routing (helps larger designs).",
  "GRT_ALLOW_CONGESTION": 1,

  "FP_IO_HLENGTH": 2,
  "FP_IO_VLENGTH": 2,

  "//": "PDN pitch tuned for TT; usually leave as-is.",
  "FP_PDN_VPITCH": 38.87,

  "//": "Clock tree synthesis ON.",
  "RUN_CTS": 1,

  "//": "No power rings (TT style).",
  "FP_PDN_MULTILAYER": 0,

  "//": "Avoid DEF labels to prevent LVS issues.",
  "MAGIC_DEF_LABELS": 0,

  "//": "Export LEF with pins only.",
  "MAGIC_WRITE_LEF_PINONLY": 1

}

