

================================================================
== Vivado HLS Report for 'C_drain_IO_L2_out'
================================================================
* Date:           Sat Sep 14 23:31:27 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        hls_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 2.916 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1121|     1121| 5.605 us | 5.605 us |  1121|  1121|   none  |
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1     |     1120|     1120|        35|          -|          -|    32|    no    |
        | + Loop 1.1  |       32|       32|         2|          1|          1|    32|    yes   |
        | + Loop 1.2  |       32|       32|         2|          1|          1|    32|    yes   |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|      119|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        -|        -|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|      168|    -|
|Register             |        -|      -|       47|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|      0|       47|      287|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln1043_fu_147_p2              |     +    |      0|  0|   6|           6|           1|
    |add_ln1044_fu_214_p2              |     +    |      0|  0|   6|           5|           1|
    |add_ln1050_fu_233_p2              |     +    |      0|  0|   6|           6|           1|
    |add_ln1067_fu_203_p2              |     +    |      0|  0|   6|           6|           1|
    |c3_V_fu_209_p2                    |     +    |      0|  0|   3|           2|           1|
    |and_ln1044_fu_171_p2              |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |icmp_ln1043_fu_141_p2             |   icmp   |      0|  0|  11|           6|           7|
    |icmp_ln1044_fu_153_p2             |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln1047_fu_165_p2             |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln1050_fu_227_p2             |   icmp   |      0|  0|  11|           6|           7|
    |icmp_ln1067_fu_197_p2             |   icmp   |      0|  0|  11|           6|           7|
    |icmp_ln879_fu_191_p2              |   icmp   |      0|  0|   8|           2|           1|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state7_pp1_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |or_ln1047_fu_177_p2               |    or    |      0|  0|   2|           1|           1|
    |select_ln1044_fu_220_p3           |  select  |      0|  0|   5|           1|           1|
    |select_ln1047_fu_183_p3           |  select  |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1           |    xor   |      0|  0|   2|           2|           1|
    |xor_ln1044_fu_159_p2              |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 119|          68|          51|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                        |  33|          6|    1|          6|
    |ap_done                          |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1          |  15|          3|    1|          3|
    |ap_enable_reg_pp1_iter1          |  15|          3|    1|          3|
    |fifo_C_drain_in_V_V_blk_n        |   9|          2|    1|          2|
    |fifo_C_drain_local_in_V_V_blk_n  |   9|          2|    1|          2|
    |fifo_C_drain_out_V_V_blk_n       |   9|          2|    1|          2|
    |fifo_C_drain_out_V_V_din         |  15|          3|  128|        384|
    |indvar_flatten11_reg_130         |   9|          2|    6|         12|
    |indvar_flatten30_reg_119         |   9|          2|    6|         12|
    |indvar_flatten37_reg_96          |   9|          2|    5|         10|
    |indvar_flatten49_reg_85          |   9|          2|    6|         12|
    |p_026_0_reg_108                  |   9|          2|    2|          4|
    |real_start                       |   9|          2|    1|          2|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            | 168|         35|  161|        456|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+---+----+-----+-----------+
    |           Name           | FF| LUT| Bits| Const Bits|
    +--------------------------+---+----+-----+-----------+
    |add_ln1043_reg_243        |  6|   0|    6|          0|
    |ap_CS_fsm                 |  5|   0|    5|          0|
    |ap_done_reg               |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0   |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |  1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0   |  1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1   |  1|   0|    1|          0|
    |icmp_ln1044_reg_248       |  1|   0|    1|          0|
    |icmp_ln1050_reg_281       |  1|   0|    1|          0|
    |icmp_ln1067_reg_262       |  1|   0|    1|          0|
    |indvar_flatten11_reg_130  |  6|   0|    6|          0|
    |indvar_flatten30_reg_119  |  6|   0|    6|          0|
    |indvar_flatten37_reg_96   |  5|   0|    5|          0|
    |indvar_flatten49_reg_85   |  6|   0|    6|          0|
    |p_026_0_reg_108           |  2|   0|    2|          0|
    |select_ln1047_reg_253     |  2|   0|    2|          0|
    |start_once_reg            |  1|   0|    1|          0|
    +--------------------------+---+----+-----+-----------+
    |Total                     | 47|   0|   47|          0|
    +--------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------------+-----+-----+------------+---------------------------+--------------+
|             RTL Ports             | Dir | Bits|  Protocol  |       Source Object       |    C Type    |
+-----------------------------------+-----+-----+------------+---------------------------+--------------+
|ap_clk                             |  in |    1| ap_ctrl_hs |     C_drain_IO_L2_out     | return value |
|ap_rst                             |  in |    1| ap_ctrl_hs |     C_drain_IO_L2_out     | return value |
|ap_start                           |  in |    1| ap_ctrl_hs |     C_drain_IO_L2_out     | return value |
|start_full_n                       |  in |    1| ap_ctrl_hs |     C_drain_IO_L2_out     | return value |
|ap_done                            | out |    1| ap_ctrl_hs |     C_drain_IO_L2_out     | return value |
|ap_continue                        |  in |    1| ap_ctrl_hs |     C_drain_IO_L2_out     | return value |
|ap_idle                            | out |    1| ap_ctrl_hs |     C_drain_IO_L2_out     | return value |
|ap_ready                           | out |    1| ap_ctrl_hs |     C_drain_IO_L2_out     | return value |
|start_out                          | out |    1| ap_ctrl_hs |     C_drain_IO_L2_out     | return value |
|start_write                        | out |    1| ap_ctrl_hs |     C_drain_IO_L2_out     | return value |
|fifo_C_drain_in_V_V_dout           |  in |  128|   ap_fifo  |    fifo_C_drain_in_V_V    |    pointer   |
|fifo_C_drain_in_V_V_empty_n        |  in |    1|   ap_fifo  |    fifo_C_drain_in_V_V    |    pointer   |
|fifo_C_drain_in_V_V_read           | out |    1|   ap_fifo  |    fifo_C_drain_in_V_V    |    pointer   |
|fifo_C_drain_out_V_V_din           | out |  128|   ap_fifo  |    fifo_C_drain_out_V_V   |    pointer   |
|fifo_C_drain_out_V_V_full_n        |  in |    1|   ap_fifo  |    fifo_C_drain_out_V_V   |    pointer   |
|fifo_C_drain_out_V_V_write         | out |    1|   ap_fifo  |    fifo_C_drain_out_V_V   |    pointer   |
|fifo_C_drain_local_in_V_V_dout     |  in |  128|   ap_fifo  | fifo_C_drain_local_in_V_V |    pointer   |
|fifo_C_drain_local_in_V_V_empty_n  |  in |    1|   ap_fifo  | fifo_C_drain_local_in_V_V |    pointer   |
|fifo_C_drain_local_in_V_V_read     | out |    1|   ap_fifo  | fifo_C_drain_local_in_V_V |    pointer   |
+-----------------------------------+-----+-----+------------+---------------------------+--------------+

