Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto a1a8150d94634b18ac240d55326fff57 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_tb_behav xil_defaultlib.ALU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'fxn' [C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/new/ALU_tb.v:8]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.eq1
Compiling module xil_defaultlib.eq2
Compiling module xil_defaultlib.bit2_GTH
Compiling module xil_defaultlib.bit8_LE
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.b6_ripple
Compiling module xil_defaultlib.bit1XNOR
Compiling module xil_defaultlib.bit8XNOR
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ALU_tb_behav
