"use strict";(self.webpackChunkPCB_Design=self.webpackChunkPCB_Design||[]).push([[2160],{3502:(e,n,i)=>{i.r(n),i.d(n,{assets:()=>c,contentTitle:()=>a,default:()=>h,frontMatter:()=>r,metadata:()=>s,toc:()=>l});const s=JSON.parse('{"id":"KnowledgeBase/schematic-design/workflows-intro","title":"Quick Introduction to the Design Workflows","description":"The design workflows in PCB design are integral to the successful development of a functional circuit board. This section provides a concise overview of the two principal workflows involved in the process: the Schematic Design Workflow and the PCB Layout Workflow. These workflows represent the logical progression from conceptual design to a manufacturable printed circuit board.","source":"@site/docs/KnowledgeBase/03_schematic-design/2_workflows-intro.md","sourceDirName":"KnowledgeBase/03_schematic-design","slug":"/KnowledgeBase/schematic-design/workflows-intro","permalink":"/PCB-Design-with-KiCad/docs/KnowledgeBase/schematic-design/workflows-intro","draft":false,"unlisted":false,"editUrl":"https://github.com/facebook/docusaurus/tree/main/packages/create-docusaurus/templates/shared/docs/KnowledgeBase/03_schematic-design/2_workflows-intro.md","tags":[],"version":"current","sidebarPosition":2,"frontMatter":{},"sidebar":"KnowledgeBaseSidebar","previous":{"title":"Introduction to Schematic Design and Objectives","permalink":"/PCB-Design-with-KiCad/docs/KnowledgeBase/schematic-design/introduction"},"next":{"title":"The finished KiCad project and directory","permalink":"/PCB-Design-with-KiCad/docs/KnowledgeBase/schematic-design/finished-project"}}');var t=i(4848),o=i(8453);const r={},a="Quick Introduction to the Design Workflows",c={},l=[{value:"<strong>Overview of the Workflows</strong>",id:"overview-of-the-workflows",level:2},{value:"<strong>Schematic Design Workflow</strong>",id:"schematic-design-workflow",level:3},{value:"<strong>PCB Layout Workflow</strong>",id:"pcb-layout-workflow",level:3},{value:"<strong>Iterative Nature of Workflows</strong>",id:"iterative-nature-of-workflows",level:3},{value:"<strong>Purpose of this Overview</strong>",id:"purpose-of-this-overview",level:3},{value:"<strong>Workflow Simplification for Learning</strong>",id:"workflow-simplification-for-learning",level:2}];function d(e){const n={h1:"h1",h2:"h2",h3:"h3",header:"header",hr:"hr",img:"img",li:"li",ol:"ol",p:"p",strong:"strong",ul:"ul",...(0,o.R)(),...e.components};return(0,t.jsxs)(t.Fragment,{children:[(0,t.jsx)(n.header,{children:(0,t.jsx)(n.h1,{id:"quick-introduction-to-the-design-workflows",children:"Quick Introduction to the Design Workflows"})}),"\n",(0,t.jsxs)(n.p,{children:["The design workflows in PCB design are integral to the successful development of a functional circuit board. This section provides a concise overview of the two principal workflows involved in the process: the ",(0,t.jsx)(n.strong,{children:"Schematic Design Workflow"})," and the ",(0,t.jsx)(n.strong,{children:"PCB Layout Workflow"}),". These workflows represent the logical progression from conceptual design to a manufacturable printed circuit board."]}),"\n",(0,t.jsx)(n.p,{children:(0,t.jsx)(n.img,{alt:"alt text",src:i(3848).A+"",width:"1244",height:"461"})}),"\n",(0,t.jsx)(n.hr,{}),"\n",(0,t.jsx)(n.h2,{id:"overview-of-the-workflows",children:(0,t.jsx)(n.strong,{children:"Overview of the Workflows"})}),"\n",(0,t.jsx)(n.h3,{id:"schematic-design-workflow",children:(0,t.jsx)(n.strong,{children:"Schematic Design Workflow"})}),"\n",(0,t.jsx)(n.p,{children:"The schematic design workflow involves the logical construction of a circuit diagram using KiCad\u2019s Eeschema tool. This phase captures the functional intent of the design and prepares it for physical realization. The workflow encompasses the following seven steps:"}),"\n",(0,t.jsxs)(n.ol,{children:["\n",(0,t.jsxs)(n.li,{children:[(0,t.jsx)(n.strong,{children:"Project Initialization"}),": Creation and configuration of a new KiCad project."]}),"\n",(0,t.jsxs)(n.li,{children:[(0,t.jsx)(n.strong,{children:"Component Selection"}),": Identifying and importing symbols from the built-in or custom libraries."]}),"\n",(0,t.jsxs)(n.li,{children:[(0,t.jsx)(n.strong,{children:"Component Placement"}),": Arranging symbols on the canvas for logical clarity and efficient connectivity."]}),"\n",(0,t.jsxs)(n.li,{children:[(0,t.jsx)(n.strong,{children:"Wiring and Connectivity"}),": Establishing signal and power connections using wires, power flags, and labels."]}),"\n",(0,t.jsxs)(n.li,{children:[(0,t.jsx)(n.strong,{children:"Net Naming"}),": Assigning meaningful names to nets for clarity and facilitating error-free layout design."]}),"\n",(0,t.jsxs)(n.li,{children:[(0,t.jsx)(n.strong,{children:"Design Validation"}),": Running Electrical Rule Check (ERC) to ensure the schematic is error-free and adheres to design rules."]}),"\n",(0,t.jsxs)(n.li,{children:[(0,t.jsx)(n.strong,{children:"Export and Preparation for Layout"}),": Generating the necessary files, such as the netlist, to transition to the layout phase."]}),"\n"]}),"\n",(0,t.jsx)(n.p,{children:(0,t.jsx)(n.img,{alt:"alt text",src:i(1220).A+"",width:"1719",height:"625"})}),"\n",(0,t.jsx)(n.h3,{id:"pcb-layout-workflow",children:(0,t.jsx)(n.strong,{children:"PCB Layout Workflow"})}),"\n",(0,t.jsx)(n.p,{children:"The PCB layout workflow follows the schematic design phase, transforming the logical representation into a physical arrangement of components and traces. This phase is conducted in KiCad\u2019s Pcbnew tool and also comprises seven steps:"}),"\n",(0,t.jsxs)(n.ol,{children:["\n",(0,t.jsxs)(n.li,{children:[(0,t.jsx)(n.strong,{children:"Import Schematic Data"}),": Loading the netlist or directly synchronizing the schematic to the PCB layout."]}),"\n",(0,t.jsxs)(n.li,{children:[(0,t.jsx)(n.strong,{children:"Footprint Assignment"}),": Associating each schematic symbol with an appropriate physical footprint."]}),"\n",(0,t.jsxs)(n.li,{children:[(0,t.jsx)(n.strong,{children:"Component Placement"}),": Arranging footprints on the PCB canvas to optimize performance and manufacturability."]}),"\n",(0,t.jsxs)(n.li,{children:[(0,t.jsx)(n.strong,{children:"Routing"}),": Creating signal traces and power planes that connect components as defined in the schematic."]}),"\n",(0,t.jsxs)(n.li,{children:[(0,t.jsx)(n.strong,{children:"Design Rule Compliance"}),": Ensuring the layout adheres to predefined constraints, such as trace width and spacing."]}),"\n",(0,t.jsxs)(n.li,{children:[(0,t.jsx)(n.strong,{children:"Design Verification"}),": Performing Design Rule Check (DRC) and verifying connectivity."]}),"\n",(0,t.jsxs)(n.li,{children:[(0,t.jsx)(n.strong,{children:"Manufacturing Preparation"}),": Generating Gerber files and other outputs necessary for production."]}),"\n"]}),"\n",(0,t.jsx)(n.p,{children:(0,t.jsx)(n.img,{alt:"alt text",src:i(4488).A+"",width:"1567",height:"644"})}),"\n",(0,t.jsx)(n.hr,{}),"\n",(0,t.jsx)(n.h3,{id:"iterative-nature-of-workflows",children:(0,t.jsx)(n.strong,{children:"Iterative Nature of Workflows"})}),"\n",(0,t.jsx)(n.p,{children:"While the workflows are presented as linear sequences, it is critical to recognize their iterative nature. For instance:"}),"\n",(0,t.jsxs)(n.ul,{children:["\n",(0,t.jsxs)(n.li,{children:["During ",(0,t.jsx)(n.strong,{children:"step 6"})," of the schematic design workflow (ERC), errors such as incorrect or missing connections may necessitate revisiting earlier steps like wiring (step 4)."]}),"\n",(0,t.jsxs)(n.li,{children:["In the PCB layout workflow, a Design Rule Check (DRC) performed in ",(0,t.jsx)(n.strong,{children:"step 6"})," may reveal issues requiring modifications to the schematic, such as reassigning net names or reconfiguring the circuit logic."]}),"\n"]}),"\n",(0,t.jsx)(n.p,{children:"This iterative process is a natural part of PCB design, ensuring robust and error-free outcomes."}),"\n",(0,t.jsx)(n.hr,{}),"\n",(0,t.jsx)(n.h3,{id:"purpose-of-this-overview",children:(0,t.jsx)(n.strong,{children:"Purpose of this Overview"})}),"\n",(0,t.jsx)(n.p,{children:"The intent of this overview is to familiarize you with the two core workflows, enabling you to navigate through them effectively as you progress in this course. While detailed explanations of individual steps will follow in subsequent lectures, this summary serves to provide a structural framework, ensuring that key concepts and terminologies are not unfamiliar when encountered later."}),"\n",(0,t.jsx)(n.hr,{}),"\n",(0,t.jsx)(n.h2,{id:"workflow-simplification-for-learning",children:(0,t.jsx)(n.strong,{children:"Workflow Simplification for Learning"})}),"\n",(0,t.jsx)(n.p,{children:"For beginners, it is beneficial to initially approach these workflows as linear processes. This simplification helps to streamline learning by reducing complexity and focusing on the completion of tasks in a structured manner. Advanced users can appreciate the interconnectedness and flexibility of these workflows, leveraging iterative refinement for more sophisticated designs."}),"\n",(0,t.jsx)(n.p,{children:"By understanding the fundamental structure and flow of these workflows, you are now prepared to delve into each step in greater depth as outlined in the upcoming sections of the course. The following lectures will provide detailed, step-by-step instructions to ensure a thorough grasp of the schematic design and PCB layout processes."})]})}function h(e={}){const{wrapper:n}={...(0,o.R)(),...e.components};return n?(0,t.jsx)(n,{...e,children:(0,t.jsx)(d,{...e})}):d(e)}},3848:(e,n,i)=>{i.d(n,{A:()=>s});const s=i.p+"assets/images/pcb_design_workflow-d873c0d2551ae9c10c4c26a1e5643409.png"},4488:(e,n,i)=>{i.d(n,{A:()=>s});const s=i.p+"assets/images/pcb_layout_workflow-a1559d6acabd62bd946de53b73d7b584.png"},1220:(e,n,i)=>{i.d(n,{A:()=>s});const s=i.p+"assets/images/schematic_design_workflow-c71cab7a6daad759731b16aba8ad2231.png"},8453:(e,n,i)=>{i.d(n,{R:()=>r,x:()=>a});var s=i(6540);const t={},o=s.createContext(t);function r(e){const n=s.useContext(o);return s.useMemo((function(){return"function"==typeof e?e(n):{...n,...e}}),[n,e])}function a(e){let n;return n=e.disableParentContext?"function"==typeof e.components?e.components(t):e.components||t:r(e.components),s.createElement(o.Provider,{value:n},e.children)}}}]);