{
  "design": {
    "design_info": {
      "boundary_crc": "0x199A80378EB92D51",
      "device": "xczu7ev-ffvc1156-2-e",
      "gen_directory": "../../../../rtl_a9.gen/sources_1/bd/design_1",
      "name": "design_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2022.2.2",
      "validated": "true"
    },
    "design_tree": {
      "axis_reg_0": ""
    },
    "interface_ports": {
      "m_0": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "design_1_clk_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "HAS_TKEEP": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_TLAST": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_TREADY": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_TSTRB": {
            "value": "0",
            "value_src": "const_prop"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "TDATA_NUM_BYTES": {
            "value": "1",
            "value_src": "auto_prop"
          },
          "TDEST_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "TID_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "TUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          }
        },
        "port_maps": {
          "TDATA": {
            "physical_name": "m_0_tdata",
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "TVALID": {
            "physical_name": "m_0_tvalid",
            "direction": "O"
          },
          "TREADY": {
            "physical_name": "m_0_tready",
            "direction": "I"
          }
        }
      },
      "s_0": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "design_1_clk_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "HAS_TKEEP": {
            "value": "0"
          },
          "HAS_TLAST": {
            "value": "1"
          },
          "HAS_TREADY": {
            "value": "1"
          },
          "HAS_TSTRB": {
            "value": "0"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "LAYERED_METADATA": {
            "value": "undef"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "TDATA_NUM_BYTES": {
            "value": "1"
          },
          "TDEST_WIDTH": {
            "value": "0"
          },
          "TID_WIDTH": {
            "value": "0"
          },
          "TUSER_WIDTH": {
            "value": "0"
          }
        },
        "port_maps": {
          "TDATA": {
            "physical_name": "s_0_tdata",
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "TLAST": {
            "physical_name": "s_0_tlast",
            "direction": "I"
          },
          "TVALID": {
            "physical_name": "s_0_tvalid",
            "direction": "I"
          },
          "TREADY": {
            "physical_name": "s_0_tready",
            "direction": "O"
          }
        }
      }
    },
    "ports": {
      "clk_0": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_BUSIF": {
            "value": "m_0:s_0",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "design_1_clk_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "reset_n_0": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      }
    },
    "components": {
      "axis_reg_0": {
        "vlnv": "user.org:user:axis_reg:1.0",
        "xci_name": "design_1_axis_reg_0_0",
        "xci_path": "ip/design_1_axis_reg_0_0/design_1_axis_reg_0_0.xci",
        "inst_hier_path": "axis_reg_0"
      }
    },
    "interface_nets": {
      "axis_reg_0_m": {
        "interface_ports": [
          "m_0",
          "axis_reg_0/m"
        ]
      },
      "s_0_1": {
        "interface_ports": [
          "s_0",
          "axis_reg_0/s"
        ]
      }
    },
    "nets": {
      "clk_0_1": {
        "ports": [
          "clk_0",
          "axis_reg_0/clk"
        ]
      },
      "reset_n_0_1": {
        "ports": [
          "reset_n_0",
          "axis_reg_0/reset_n"
        ]
      }
    }
  }
}