# Create new project
xload new system.xmp
xset arch Zynq
xset dev xc7z020
xset package clg484
xset speedgrade -1
xset hdl vhdl
xset parallel_synthesis yes
save proj
exit
