// Seed: 4105717615
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19
);
  inout wire id_19;
  output wire id_18;
  output wire id_17;
  output wire id_16;
  input wire id_15;
  inout wire id_14;
  output wire id_13;
  inout wire id_12;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_12 = 1 == id_15;
  assign id_4  = id_7;
  id_20(
      .id_0(id_6),
      .id_1(id_12 == 1'b0),
      .id_2(id_18["" : 1] ^ id_12),
      .id_3(id_19),
      .id_4(id_9 == ""),
      .id_5(!id_1)
  );
  wire id_21;
  wire id_22;
  wire id_23 = 1;
  wire id_24 = 1'b0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23
);
  input wire id_23;
  inout wire id_22;
  inout wire id_21;
  inout wire id_20;
  inout wire id_19;
  input wire id_18;
  inout wire id_17;
  inout wire id_16;
  output wire id_15;
  input wire id_14;
  output wire id_13;
  input wire id_12;
  inout wire id_11;
  inout wire id_10;
  input wire id_9;
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_8[1] = id_18;
  module_0(
      id_21,
      id_11,
      id_2,
      id_11,
      id_3,
      id_1,
      id_14,
      id_2,
      id_2,
      id_21,
      id_15,
      id_22,
      id_19,
      id_20,
      id_6,
      id_1,
      id_11,
      id_8,
      id_11
  );
endmodule
