Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat May 23 12:04:01 2020
| Host         : LAPTOP-IMS9VLRH running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: d1/u1/slow_clk_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: d2/u1/slow_clk_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: d3/u1/slow_clk_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: d4/u1/slow_clk_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: d5/u1/slow_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 10 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.553        0.000                      0                  741        0.187        0.000                      0                  741        4.500        0.000                       0                   343  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.553        0.000                      0                  613        0.187        0.000                      0                  613        4.500        0.000                       0                   343  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              6.580        0.000                      0                  128        0.474        0.000                      0                  128  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.553ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.187ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.553ns  (required time - arrival time)
  Source:                 reseted_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1/addr_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.900ns  (logic 0.608ns (15.588%)  route 3.292ns (84.412%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.637     5.158    clock_IBUF_BUFG
    SLICE_X59Y43         FDRE                                         r  reseted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y43         FDRE (Prop_fdre_C_Q)         0.456     5.614 f  reseted_reg/Q
                         net (fo=130, routed)         2.735     8.349    d1/d1/AR[0]
    SLICE_X58Y44         LUT3 (Prop_lut3_I2_O)        0.152     8.501 r  d1/d1/addr_reg[3]_i_1/O
                         net (fo=4, routed)           0.558     9.059    m1/addr_reg_reg[3]_8[0]
    SLICE_X57Y44         FDRE                                         r  m1/addr_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.453    14.794    m1/clock_IBUF_BUFG
    SLICE_X57Y44         FDRE                                         r  m1/addr_reg_reg[0]/C
                         clock pessimism              0.260    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X57Y44         FDRE (Setup_fdre_C_CE)      -0.407    14.612    m1/addr_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.612    
                         arrival time                          -9.059    
  -------------------------------------------------------------------
                         slack                                  5.553    

Slack (MET) :             5.553ns  (required time - arrival time)
  Source:                 reseted_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1/addr_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.900ns  (logic 0.608ns (15.588%)  route 3.292ns (84.412%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.637     5.158    clock_IBUF_BUFG
    SLICE_X59Y43         FDRE                                         r  reseted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y43         FDRE (Prop_fdre_C_Q)         0.456     5.614 f  reseted_reg/Q
                         net (fo=130, routed)         2.735     8.349    d1/d1/AR[0]
    SLICE_X58Y44         LUT3 (Prop_lut3_I2_O)        0.152     8.501 r  d1/d1/addr_reg[3]_i_1/O
                         net (fo=4, routed)           0.558     9.059    m1/addr_reg_reg[3]_8[0]
    SLICE_X57Y44         FDRE                                         r  m1/addr_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.453    14.794    m1/clock_IBUF_BUFG
    SLICE_X57Y44         FDRE                                         r  m1/addr_reg_reg[1]/C
                         clock pessimism              0.260    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X57Y44         FDRE (Setup_fdre_C_CE)      -0.407    14.612    m1/addr_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.612    
                         arrival time                          -9.059    
  -------------------------------------------------------------------
                         slack                                  5.553    

Slack (MET) :             5.553ns  (required time - arrival time)
  Source:                 reseted_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1/addr_reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.900ns  (logic 0.608ns (15.588%)  route 3.292ns (84.412%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.637     5.158    clock_IBUF_BUFG
    SLICE_X59Y43         FDRE                                         r  reseted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y43         FDRE (Prop_fdre_C_Q)         0.456     5.614 f  reseted_reg/Q
                         net (fo=130, routed)         2.735     8.349    d1/d1/AR[0]
    SLICE_X58Y44         LUT3 (Prop_lut3_I2_O)        0.152     8.501 r  d1/d1/addr_reg[3]_i_1/O
                         net (fo=4, routed)           0.558     9.059    m1/addr_reg_reg[3]_8[0]
    SLICE_X57Y44         FDRE                                         r  m1/addr_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.453    14.794    m1/clock_IBUF_BUFG
    SLICE_X57Y44         FDRE                                         r  m1/addr_reg_reg[2]/C
                         clock pessimism              0.260    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X57Y44         FDRE (Setup_fdre_C_CE)      -0.407    14.612    m1/addr_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.612    
                         arrival time                          -9.059    
  -------------------------------------------------------------------
                         slack                                  5.553    

Slack (MET) :             5.553ns  (required time - arrival time)
  Source:                 reseted_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1/addr_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.900ns  (logic 0.608ns (15.588%)  route 3.292ns (84.412%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.637     5.158    clock_IBUF_BUFG
    SLICE_X59Y43         FDRE                                         r  reseted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y43         FDRE (Prop_fdre_C_Q)         0.456     5.614 f  reseted_reg/Q
                         net (fo=130, routed)         2.735     8.349    d1/d1/AR[0]
    SLICE_X58Y44         LUT3 (Prop_lut3_I2_O)        0.152     8.501 r  d1/d1/addr_reg[3]_i_1/O
                         net (fo=4, routed)           0.558     9.059    m1/addr_reg_reg[3]_8[0]
    SLICE_X57Y44         FDRE                                         r  m1/addr_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.453    14.794    m1/clock_IBUF_BUFG
    SLICE_X57Y44         FDRE                                         r  m1/addr_reg_reg[3]/C
                         clock pessimism              0.260    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X57Y44         FDRE (Setup_fdre_C_CE)      -0.407    14.612    m1/addr_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.612    
                         arrival time                          -9.059    
  -------------------------------------------------------------------
                         slack                                  5.553    

Slack (MET) :             5.678ns  (required time - arrival time)
  Source:                 d5/u1/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d5/u1/counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.743ns  (logic 0.890ns (23.780%)  route 2.853ns (76.220%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.631     5.152    d5/u1/clock_IBUF_BUFG
    SLICE_X64Y34         FDRE                                         r  d5/u1/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y34         FDRE (Prop_fdre_C_Q)         0.518     5.670 r  d5/u1/counter_reg[3]/Q
                         net (fo=3, routed)           0.688     6.358    d5/u1/counter_reg[3]
    SLICE_X65Y34         LUT4 (Prop_lut4_I2_O)        0.124     6.482 f  d5/u1/counter[0]_i_8__3/O
                         net (fo=1, routed)           0.634     7.117    d5/u1/counter[0]_i_8__3_n_0
    SLICE_X65Y35         LUT6 (Prop_lut6_I3_O)        0.124     7.241 f  d5/u1/counter[0]_i_5/O
                         net (fo=1, routed)           0.640     7.880    d5/u1/counter[0]_i_5_n_0
    SLICE_X65Y37         LUT6 (Prop_lut6_I4_O)        0.124     8.004 r  d5/u1/counter[0]_i_1/O
                         net (fo=27, routed)          0.891     8.895    d5/u1/counter[0]_i_1_n_0
    SLICE_X64Y40         FDRE                                         r  d5/u1/counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.517    14.858    d5/u1/clock_IBUF_BUFG
    SLICE_X64Y40         FDRE                                         r  d5/u1/counter_reg[24]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X64Y40         FDRE (Setup_fdre_C_R)       -0.524    14.573    d5/u1/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         14.573    
                         arrival time                          -8.895    
  -------------------------------------------------------------------
                         slack                                  5.678    

Slack (MET) :             5.678ns  (required time - arrival time)
  Source:                 d5/u1/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d5/u1/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.743ns  (logic 0.890ns (23.780%)  route 2.853ns (76.220%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.631     5.152    d5/u1/clock_IBUF_BUFG
    SLICE_X64Y34         FDRE                                         r  d5/u1/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y34         FDRE (Prop_fdre_C_Q)         0.518     5.670 r  d5/u1/counter_reg[3]/Q
                         net (fo=3, routed)           0.688     6.358    d5/u1/counter_reg[3]
    SLICE_X65Y34         LUT4 (Prop_lut4_I2_O)        0.124     6.482 f  d5/u1/counter[0]_i_8__3/O
                         net (fo=1, routed)           0.634     7.117    d5/u1/counter[0]_i_8__3_n_0
    SLICE_X65Y35         LUT6 (Prop_lut6_I3_O)        0.124     7.241 f  d5/u1/counter[0]_i_5/O
                         net (fo=1, routed)           0.640     7.880    d5/u1/counter[0]_i_5_n_0
    SLICE_X65Y37         LUT6 (Prop_lut6_I4_O)        0.124     8.004 r  d5/u1/counter[0]_i_1/O
                         net (fo=27, routed)          0.891     8.895    d5/u1/counter[0]_i_1_n_0
    SLICE_X64Y40         FDRE                                         r  d5/u1/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.517    14.858    d5/u1/clock_IBUF_BUFG
    SLICE_X64Y40         FDRE                                         r  d5/u1/counter_reg[25]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X64Y40         FDRE (Setup_fdre_C_R)       -0.524    14.573    d5/u1/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         14.573    
                         arrival time                          -8.895    
  -------------------------------------------------------------------
                         slack                                  5.678    

Slack (MET) :             5.678ns  (required time - arrival time)
  Source:                 d5/u1/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d5/u1/counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.743ns  (logic 0.890ns (23.780%)  route 2.853ns (76.220%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.631     5.152    d5/u1/clock_IBUF_BUFG
    SLICE_X64Y34         FDRE                                         r  d5/u1/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y34         FDRE (Prop_fdre_C_Q)         0.518     5.670 r  d5/u1/counter_reg[3]/Q
                         net (fo=3, routed)           0.688     6.358    d5/u1/counter_reg[3]
    SLICE_X65Y34         LUT4 (Prop_lut4_I2_O)        0.124     6.482 f  d5/u1/counter[0]_i_8__3/O
                         net (fo=1, routed)           0.634     7.117    d5/u1/counter[0]_i_8__3_n_0
    SLICE_X65Y35         LUT6 (Prop_lut6_I3_O)        0.124     7.241 f  d5/u1/counter[0]_i_5/O
                         net (fo=1, routed)           0.640     7.880    d5/u1/counter[0]_i_5_n_0
    SLICE_X65Y37         LUT6 (Prop_lut6_I4_O)        0.124     8.004 r  d5/u1/counter[0]_i_1/O
                         net (fo=27, routed)          0.891     8.895    d5/u1/counter[0]_i_1_n_0
    SLICE_X64Y40         FDRE                                         r  d5/u1/counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.517    14.858    d5/u1/clock_IBUF_BUFG
    SLICE_X64Y40         FDRE                                         r  d5/u1/counter_reg[26]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X64Y40         FDRE (Setup_fdre_C_R)       -0.524    14.573    d5/u1/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         14.573    
                         arrival time                          -8.895    
  -------------------------------------------------------------------
                         slack                                  5.678    

Slack (MET) :             5.795ns  (required time - arrival time)
  Source:                 d1/u1/counter_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d1/u1/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.617ns  (logic 0.890ns (24.603%)  route 2.727ns (75.397%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.569     5.090    d1/u1/clock_IBUF_BUFG
    SLICE_X56Y40         FDRE                                         r  d1/u1/counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y40         FDRE (Prop_fdre_C_Q)         0.518     5.608 r  d1/u1/counter_reg[21]/Q
                         net (fo=2, routed)           1.046     6.654    d1/u1/counter_reg[21]
    SLICE_X57Y40         LUT6 (Prop_lut6_I1_O)        0.124     6.778 r  d1/u1/counter[0]_i_7__2/O
                         net (fo=1, routed)           0.433     7.212    d1/u1/counter[0]_i_7__2_n_0
    SLICE_X57Y40         LUT4 (Prop_lut4_I3_O)        0.124     7.336 r  d1/u1/counter[0]_i_3__2/O
                         net (fo=2, routed)           0.418     7.754    d1/u1/counter[0]_i_3__2_n_0
    SLICE_X57Y40         LUT6 (Prop_lut6_I0_O)        0.124     7.878 r  d1/u1/counter[0]_i_1__2/O
                         net (fo=27, routed)          0.830     8.708    d1/u1/clear
    SLICE_X56Y35         FDRE                                         r  d1/u1/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.448    14.789    d1/u1/clock_IBUF_BUFG
    SLICE_X56Y35         FDRE                                         r  d1/u1/counter_reg[0]/C
                         clock pessimism              0.273    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X56Y35         FDRE (Setup_fdre_C_R)       -0.524    14.503    d1/u1/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.503    
                         arrival time                          -8.708    
  -------------------------------------------------------------------
                         slack                                  5.795    

Slack (MET) :             5.795ns  (required time - arrival time)
  Source:                 d1/u1/counter_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d1/u1/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.617ns  (logic 0.890ns (24.603%)  route 2.727ns (75.397%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.569     5.090    d1/u1/clock_IBUF_BUFG
    SLICE_X56Y40         FDRE                                         r  d1/u1/counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y40         FDRE (Prop_fdre_C_Q)         0.518     5.608 r  d1/u1/counter_reg[21]/Q
                         net (fo=2, routed)           1.046     6.654    d1/u1/counter_reg[21]
    SLICE_X57Y40         LUT6 (Prop_lut6_I1_O)        0.124     6.778 r  d1/u1/counter[0]_i_7__2/O
                         net (fo=1, routed)           0.433     7.212    d1/u1/counter[0]_i_7__2_n_0
    SLICE_X57Y40         LUT4 (Prop_lut4_I3_O)        0.124     7.336 r  d1/u1/counter[0]_i_3__2/O
                         net (fo=2, routed)           0.418     7.754    d1/u1/counter[0]_i_3__2_n_0
    SLICE_X57Y40         LUT6 (Prop_lut6_I0_O)        0.124     7.878 r  d1/u1/counter[0]_i_1__2/O
                         net (fo=27, routed)          0.830     8.708    d1/u1/clear
    SLICE_X56Y35         FDRE                                         r  d1/u1/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.448    14.789    d1/u1/clock_IBUF_BUFG
    SLICE_X56Y35         FDRE                                         r  d1/u1/counter_reg[1]/C
                         clock pessimism              0.273    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X56Y35         FDRE (Setup_fdre_C_R)       -0.524    14.503    d1/u1/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.503    
                         arrival time                          -8.708    
  -------------------------------------------------------------------
                         slack                                  5.795    

Slack (MET) :             5.795ns  (required time - arrival time)
  Source:                 d1/u1/counter_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d1/u1/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.617ns  (logic 0.890ns (24.603%)  route 2.727ns (75.397%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.569     5.090    d1/u1/clock_IBUF_BUFG
    SLICE_X56Y40         FDRE                                         r  d1/u1/counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y40         FDRE (Prop_fdre_C_Q)         0.518     5.608 r  d1/u1/counter_reg[21]/Q
                         net (fo=2, routed)           1.046     6.654    d1/u1/counter_reg[21]
    SLICE_X57Y40         LUT6 (Prop_lut6_I1_O)        0.124     6.778 r  d1/u1/counter[0]_i_7__2/O
                         net (fo=1, routed)           0.433     7.212    d1/u1/counter[0]_i_7__2_n_0
    SLICE_X57Y40         LUT4 (Prop_lut4_I3_O)        0.124     7.336 r  d1/u1/counter[0]_i_3__2/O
                         net (fo=2, routed)           0.418     7.754    d1/u1/counter[0]_i_3__2_n_0
    SLICE_X57Y40         LUT6 (Prop_lut6_I0_O)        0.124     7.878 r  d1/u1/counter[0]_i_1__2/O
                         net (fo=27, routed)          0.830     8.708    d1/u1/clear
    SLICE_X56Y35         FDRE                                         r  d1/u1/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.448    14.789    d1/u1/clock_IBUF_BUFG
    SLICE_X56Y35         FDRE                                         r  d1/u1/counter_reg[2]/C
                         clock pessimism              0.273    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X56Y35         FDRE (Setup_fdre_C_R)       -0.524    14.503    d1/u1/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.503    
                         arrival time                          -8.708    
  -------------------------------------------------------------------
                         slack                                  5.795    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 mem_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1/memory_array_reg[10][4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.540%)  route 0.156ns (52.460%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.595     1.478    clock_IBUF_BUFG
    SLICE_X62Y43         FDRE                                         r  mem_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y43         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  mem_data_reg[4]/Q
                         net (fo=16, routed)          0.156     1.775    m1/Q[4]
    SLICE_X59Y44         FDCE                                         r  m1/memory_array_reg[10][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.864     1.991    m1/clock_IBUF_BUFG
    SLICE_X59Y44         FDCE                                         r  m1/memory_array_reg[10][4]/C
                         clock pessimism             -0.478     1.513    
    SLICE_X59Y44         FDCE (Hold_fdce_C_D)         0.075     1.588    m1/memory_array_reg[10][4]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 c1/counter_value_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_datams_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.766%)  route 0.148ns (44.234%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.596     1.479    c1/clock_IBUF_BUFG
    SLICE_X62Y47         FDRE                                         r  c1/counter_value_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y47         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  c1/counter_value_reg[5]/Q
                         net (fo=2, routed)           0.148     1.768    c1/counter_value[5]
    SLICE_X64Y47         LUT6 (Prop_lut6_I1_O)        0.045     1.813 r  c1/seg_datams[1]_i_1/O
                         net (fo=1, routed)           0.000     1.813    c1_n_6
    SLICE_X64Y47         FDRE                                         r  seg_datams_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.867     1.994    clock_IBUF_BUFG
    SLICE_X64Y47         FDRE                                         r  seg_datams_reg[1]/C
                         clock pessimism             -0.499     1.495    
    SLICE_X64Y47         FDRE (Hold_fdre_C_D)         0.120     1.615    seg_datams_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 d5/u1/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d5/u1/slow_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.209ns (66.488%)  route 0.105ns (33.512%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.592     1.475    d5/u1/clock_IBUF_BUFG
    SLICE_X64Y37         FDRE                                         r  d5/u1/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y37         FDRE (Prop_fdre_C_Q)         0.164     1.639 r  d5/u1/counter_reg[12]/Q
                         net (fo=3, routed)           0.105     1.744    d5/u1/counter_reg[12]
    SLICE_X65Y37         LUT6 (Prop_lut6_I2_O)        0.045     1.789 r  d5/u1/slow_clk_i_1/O
                         net (fo=1, routed)           0.000     1.789    d5/u1/slow_clk_i_1_n_0
    SLICE_X65Y37         FDRE                                         r  d5/u1/slow_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.862     1.989    d5/u1/clock_IBUF_BUFG
    SLICE_X65Y37         FDRE                                         r  d5/u1/slow_clk_reg/C
                         clock pessimism             -0.501     1.488    
    SLICE_X65Y37         FDRE (Hold_fdre_C_D)         0.091     1.579    d5/u1/slow_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 mem_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1/memory_array_reg[0][7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.134%)  route 0.186ns (56.866%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.596     1.479    clock_IBUF_BUFG
    SLICE_X65Y47         FDRE                                         r  mem_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y47         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  mem_data_reg[7]/Q
                         net (fo=16, routed)          0.186     1.806    m1/Q[7]
    SLICE_X58Y47         FDCE                                         r  m1/memory_array_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.865     1.992    m1/clock_IBUF_BUFG
    SLICE_X58Y47         FDCE                                         r  m1/memory_array_reg[0][7]/C
                         clock pessimism             -0.478     1.514    
    SLICE_X58Y47         FDCE (Hold_fdce_C_D)         0.078     1.592    m1/memory_array_reg[0][7]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 d4/u1/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d4/u1/slow_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.243%)  route 0.163ns (46.757%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.592     1.475    d4/u1/clock_IBUF_BUFG
    SLICE_X61Y39         FDRE                                         r  d4/u1/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y39         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  d4/u1/counter_reg[13]/Q
                         net (fo=3, routed)           0.163     1.779    d4/u1/counter_reg[13]
    SLICE_X60Y39         LUT6 (Prop_lut6_I1_O)        0.045     1.824 r  d4/u1/slow_clk_i_1__3/O
                         net (fo=1, routed)           0.000     1.824    d4/u1/slow_clk_i_1__3_n_0
    SLICE_X60Y39         FDRE                                         r  d4/u1/slow_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.862     1.989    d4/u1/clock_IBUF_BUFG
    SLICE_X60Y39         FDRE                                         r  d4/u1/slow_clk_reg/C
                         clock pessimism             -0.501     1.488    
    SLICE_X60Y39         FDRE (Hold_fdre_C_D)         0.120     1.608    d4/u1/slow_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 mem_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1/memory_array_reg[6][1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.764%)  route 0.189ns (57.236%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.595     1.478    clock_IBUF_BUFG
    SLICE_X62Y43         FDRE                                         r  mem_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y43         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  mem_data_reg[1]/Q
                         net (fo=16, routed)          0.189     1.808    m1/Q[1]
    SLICE_X60Y45         FDPE                                         r  m1/memory_array_reg[6][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.864     1.991    m1/clock_IBUF_BUFG
    SLICE_X60Y45         FDPE                                         r  m1/memory_array_reg[6][1]/C
                         clock pessimism             -0.478     1.513    
    SLICE_X60Y45         FDPE (Hold_fdpe_C_D)         0.076     1.589    m1/memory_array_reg[6][1]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 c1/data_buffer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_datals_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.428%)  route 0.150ns (44.572%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.595     1.478    c1/clock_IBUF_BUFG
    SLICE_X63Y45         FDRE                                         r  c1/data_buffer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y45         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  c1/data_buffer_reg[1]/Q
                         net (fo=8, routed)           0.150     1.769    c1/data_buffer_reg__0[1]
    SLICE_X63Y44         LUT6 (Prop_lut6_I2_O)        0.045     1.814 r  c1/seg_datals[1]_i_1/O
                         net (fo=1, routed)           0.000     1.814    c1_n_2
    SLICE_X63Y44         FDRE                                         r  seg_datals_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.866     1.993    clock_IBUF_BUFG
    SLICE_X63Y44         FDRE                                         r  seg_datals_reg[1]/C
                         clock pessimism             -0.499     1.494    
    SLICE_X63Y44         FDRE (Hold_fdre_C_D)         0.092     1.586    seg_datals_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 mem_address_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1/addr_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.164ns (48.224%)  route 0.176ns (51.776%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.566     1.449    clock_IBUF_BUFG
    SLICE_X54Y44         FDRE                                         r  mem_address_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y44         FDRE (Prop_fdre_C_Q)         0.164     1.613 r  mem_address_reg[0]/Q
                         net (fo=17, routed)          0.176     1.789    m1/addr_reg_reg[3]_9[0]
    SLICE_X57Y44         FDRE                                         r  m1/addr_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.837     1.964    m1/clock_IBUF_BUFG
    SLICE_X57Y44         FDRE                                         r  m1/addr_reg_reg[0]/C
                         clock pessimism             -0.478     1.486    
    SLICE_X57Y44         FDRE (Hold_fdre_C_D)         0.070     1.556    m1/addr_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 mem_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1/memory_array_reg[10][1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.187%)  route 0.178ns (55.813%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.595     1.478    clock_IBUF_BUFG
    SLICE_X62Y43         FDRE                                         r  mem_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y43         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  mem_data_reg[1]/Q
                         net (fo=16, routed)          0.178     1.797    m1/Q[1]
    SLICE_X59Y44         FDPE                                         r  m1/memory_array_reg[10][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.864     1.991    m1/clock_IBUF_BUFG
    SLICE_X59Y44         FDPE                                         r  m1/memory_array_reg[10][1]/C
                         clock pessimism             -0.478     1.513    
    SLICE_X59Y44         FDPE (Hold_fdpe_C_D)         0.047     1.560    m1/memory_array_reg[10][1]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 seg_address_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_address_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.595     1.478    clock_IBUF_BUFG
    SLICE_X64Y44         FDRE                                         r  seg_address_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y44         FDRE (Prop_fdre_C_Q)         0.164     1.642 r  seg_address_reg[0]/Q
                         net (fo=2, routed)           0.149     1.791    d3/d2/seg_address_reg[0]_0
    SLICE_X64Y44         LUT5 (Prop_lut5_I0_O)        0.045     1.836 r  d3/d2/seg_address[0]_i_1/O
                         net (fo=1, routed)           0.000     1.836    d3_n_5
    SLICE_X64Y44         FDRE                                         r  seg_address_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.866     1.993    clock_IBUF_BUFG
    SLICE_X64Y44         FDRE                                         r  seg_address_reg[0]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X64Y44         FDRE (Hold_fdre_C_D)         0.121     1.599    seg_address_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.237    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y46   c1/counter_value_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y46   c1/counter_value_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y46   c1/counter_value_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y46   c1/counter_value_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y47   c1/counter_value_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y39   d1/u1/counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y39   d1/u1/counter_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y39   d1/u1/counter_reg[18]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y39   d1/u1/counter_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y35   d1/u1/counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y37   d1/u1/counter_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y42   d2/u1/counter_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y42   d2/u1/counter_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y42   d2/u1/counter_reg[23]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y37   d2/u1/counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y37   d2/u1/counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y38   d2/u1/counter_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y38   d2/u1/counter_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y35   d3/u1/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y46   c1/counter_value_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y46   c1/counter_value_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y46   c1/counter_value_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y46   c1/counter_value_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y47   c1/counter_value_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y39   d1/u1/counter_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y39   d1/u1/counter_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y39   d1/u1/counter_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y39   d1/u1/counter_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y40   d1/u1/counter_reg[20]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.580ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.474ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.580ns  (required time - arrival time)
  Source:                 reseted_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1/memory_array_reg[9][0]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.922ns  (logic 0.456ns (15.608%)  route 2.466ns (84.392%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.637     5.158    clock_IBUF_BUFG
    SLICE_X59Y43         FDRE                                         r  reseted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y43         FDRE (Prop_fdre_C_Q)         0.456     5.614 f  reseted_reg/Q
                         net (fo=130, routed)         2.466     8.080    m1/AR[0]
    SLICE_X57Y45         FDPE                                         f  m1/memory_array_reg[9][0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.453    14.794    m1/clock_IBUF_BUFG
    SLICE_X57Y45         FDPE                                         r  m1/memory_array_reg[9][0]/C
                         clock pessimism              0.260    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X57Y45         FDPE (Recov_fdpe_C_PRE)     -0.359    14.660    m1/memory_array_reg[9][0]
  -------------------------------------------------------------------
                         required time                         14.660    
                         arrival time                          -8.080    
  -------------------------------------------------------------------
                         slack                                  6.580    

Slack (MET) :             6.620ns  (required time - arrival time)
  Source:                 reseted_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1/memory_array_reg[9][1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.922ns  (logic 0.456ns (15.608%)  route 2.466ns (84.392%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.637     5.158    clock_IBUF_BUFG
    SLICE_X59Y43         FDRE                                         r  reseted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y43         FDRE (Prop_fdre_C_Q)         0.456     5.614 f  reseted_reg/Q
                         net (fo=130, routed)         2.466     8.080    m1/AR[0]
    SLICE_X56Y45         FDCE                                         f  m1/memory_array_reg[9][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.453    14.794    m1/clock_IBUF_BUFG
    SLICE_X56Y45         FDCE                                         r  m1/memory_array_reg[9][1]/C
                         clock pessimism              0.260    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X56Y45         FDCE (Recov_fdce_C_CLR)     -0.319    14.700    m1/memory_array_reg[9][1]
  -------------------------------------------------------------------
                         required time                         14.700    
                         arrival time                          -8.080    
  -------------------------------------------------------------------
                         slack                                  6.620    

Slack (MET) :             6.820ns  (required time - arrival time)
  Source:                 reseted_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1/memory_array_reg[0][0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.715ns  (logic 0.456ns (16.795%)  route 2.259ns (83.205%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.637     5.158    clock_IBUF_BUFG
    SLICE_X59Y43         FDRE                                         r  reseted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y43         FDRE (Prop_fdre_C_Q)         0.456     5.614 f  reseted_reg/Q
                         net (fo=130, routed)         2.259     7.873    m1/AR[0]
    SLICE_X58Y47         FDCE                                         f  m1/memory_array_reg[0][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.519    14.860    m1/clock_IBUF_BUFG
    SLICE_X58Y47         FDCE                                         r  m1/memory_array_reg[0][0]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X58Y47         FDCE (Recov_fdce_C_CLR)     -0.405    14.694    m1/memory_array_reg[0][0]
  -------------------------------------------------------------------
                         required time                         14.694    
                         arrival time                          -7.873    
  -------------------------------------------------------------------
                         slack                                  6.820    

Slack (MET) :             6.820ns  (required time - arrival time)
  Source:                 reseted_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1/memory_array_reg[0][1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.715ns  (logic 0.456ns (16.795%)  route 2.259ns (83.205%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.637     5.158    clock_IBUF_BUFG
    SLICE_X59Y43         FDRE                                         r  reseted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y43         FDRE (Prop_fdre_C_Q)         0.456     5.614 f  reseted_reg/Q
                         net (fo=130, routed)         2.259     7.873    m1/AR[0]
    SLICE_X58Y47         FDCE                                         f  m1/memory_array_reg[0][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.519    14.860    m1/clock_IBUF_BUFG
    SLICE_X58Y47         FDCE                                         r  m1/memory_array_reg[0][1]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X58Y47         FDCE (Recov_fdce_C_CLR)     -0.405    14.694    m1/memory_array_reg[0][1]
  -------------------------------------------------------------------
                         required time                         14.694    
                         arrival time                          -7.873    
  -------------------------------------------------------------------
                         slack                                  6.820    

Slack (MET) :             6.820ns  (required time - arrival time)
  Source:                 reseted_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1/memory_array_reg[0][2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.715ns  (logic 0.456ns (16.795%)  route 2.259ns (83.205%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.637     5.158    clock_IBUF_BUFG
    SLICE_X59Y43         FDRE                                         r  reseted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y43         FDRE (Prop_fdre_C_Q)         0.456     5.614 f  reseted_reg/Q
                         net (fo=130, routed)         2.259     7.873    m1/AR[0]
    SLICE_X58Y47         FDCE                                         f  m1/memory_array_reg[0][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.519    14.860    m1/clock_IBUF_BUFG
    SLICE_X58Y47         FDCE                                         r  m1/memory_array_reg[0][2]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X58Y47         FDCE (Recov_fdce_C_CLR)     -0.405    14.694    m1/memory_array_reg[0][2]
  -------------------------------------------------------------------
                         required time                         14.694    
                         arrival time                          -7.873    
  -------------------------------------------------------------------
                         slack                                  6.820    

Slack (MET) :             6.820ns  (required time - arrival time)
  Source:                 reseted_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1/memory_array_reg[0][3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.715ns  (logic 0.456ns (16.795%)  route 2.259ns (83.205%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.637     5.158    clock_IBUF_BUFG
    SLICE_X59Y43         FDRE                                         r  reseted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y43         FDRE (Prop_fdre_C_Q)         0.456     5.614 f  reseted_reg/Q
                         net (fo=130, routed)         2.259     7.873    m1/AR[0]
    SLICE_X58Y47         FDCE                                         f  m1/memory_array_reg[0][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.519    14.860    m1/clock_IBUF_BUFG
    SLICE_X58Y47         FDCE                                         r  m1/memory_array_reg[0][3]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X58Y47         FDCE (Recov_fdce_C_CLR)     -0.405    14.694    m1/memory_array_reg[0][3]
  -------------------------------------------------------------------
                         required time                         14.694    
                         arrival time                          -7.873    
  -------------------------------------------------------------------
                         slack                                  6.820    

Slack (MET) :             6.820ns  (required time - arrival time)
  Source:                 reseted_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1/memory_array_reg[0][4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.715ns  (logic 0.456ns (16.795%)  route 2.259ns (83.205%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.637     5.158    clock_IBUF_BUFG
    SLICE_X59Y43         FDRE                                         r  reseted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y43         FDRE (Prop_fdre_C_Q)         0.456     5.614 f  reseted_reg/Q
                         net (fo=130, routed)         2.259     7.873    m1/AR[0]
    SLICE_X58Y47         FDCE                                         f  m1/memory_array_reg[0][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.519    14.860    m1/clock_IBUF_BUFG
    SLICE_X58Y47         FDCE                                         r  m1/memory_array_reg[0][4]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X58Y47         FDCE (Recov_fdce_C_CLR)     -0.405    14.694    m1/memory_array_reg[0][4]
  -------------------------------------------------------------------
                         required time                         14.694    
                         arrival time                          -7.873    
  -------------------------------------------------------------------
                         slack                                  6.820    

Slack (MET) :             6.820ns  (required time - arrival time)
  Source:                 reseted_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1/memory_array_reg[0][5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.715ns  (logic 0.456ns (16.795%)  route 2.259ns (83.205%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.637     5.158    clock_IBUF_BUFG
    SLICE_X59Y43         FDRE                                         r  reseted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y43         FDRE (Prop_fdre_C_Q)         0.456     5.614 f  reseted_reg/Q
                         net (fo=130, routed)         2.259     7.873    m1/AR[0]
    SLICE_X58Y47         FDCE                                         f  m1/memory_array_reg[0][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.519    14.860    m1/clock_IBUF_BUFG
    SLICE_X58Y47         FDCE                                         r  m1/memory_array_reg[0][5]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X58Y47         FDCE (Recov_fdce_C_CLR)     -0.405    14.694    m1/memory_array_reg[0][5]
  -------------------------------------------------------------------
                         required time                         14.694    
                         arrival time                          -7.873    
  -------------------------------------------------------------------
                         slack                                  6.820    

Slack (MET) :             6.820ns  (required time - arrival time)
  Source:                 reseted_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1/memory_array_reg[0][6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.715ns  (logic 0.456ns (16.795%)  route 2.259ns (83.205%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.637     5.158    clock_IBUF_BUFG
    SLICE_X59Y43         FDRE                                         r  reseted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y43         FDRE (Prop_fdre_C_Q)         0.456     5.614 f  reseted_reg/Q
                         net (fo=130, routed)         2.259     7.873    m1/AR[0]
    SLICE_X58Y47         FDCE                                         f  m1/memory_array_reg[0][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.519    14.860    m1/clock_IBUF_BUFG
    SLICE_X58Y47         FDCE                                         r  m1/memory_array_reg[0][6]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X58Y47         FDCE (Recov_fdce_C_CLR)     -0.405    14.694    m1/memory_array_reg[0][6]
  -------------------------------------------------------------------
                         required time                         14.694    
                         arrival time                          -7.873    
  -------------------------------------------------------------------
                         slack                                  6.820    

Slack (MET) :             6.820ns  (required time - arrival time)
  Source:                 reseted_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1/memory_array_reg[0][7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.715ns  (logic 0.456ns (16.795%)  route 2.259ns (83.205%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.637     5.158    clock_IBUF_BUFG
    SLICE_X59Y43         FDRE                                         r  reseted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y43         FDRE (Prop_fdre_C_Q)         0.456     5.614 f  reseted_reg/Q
                         net (fo=130, routed)         2.259     7.873    m1/AR[0]
    SLICE_X58Y47         FDCE                                         f  m1/memory_array_reg[0][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.519    14.860    m1/clock_IBUF_BUFG
    SLICE_X58Y47         FDCE                                         r  m1/memory_array_reg[0][7]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X58Y47         FDCE (Recov_fdce_C_CLR)     -0.405    14.694    m1/memory_array_reg[0][7]
  -------------------------------------------------------------------
                         required time                         14.694    
                         arrival time                          -7.873    
  -------------------------------------------------------------------
                         slack                                  6.820    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.474ns  (arrival time - required time)
  Source:                 reseted_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1/memory_array_reg[4][1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.905%)  route 0.275ns (66.095%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.594     1.477    clock_IBUF_BUFG
    SLICE_X59Y43         FDRE                                         r  reseted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y43         FDRE (Prop_fdre_C_Q)         0.141     1.618 f  reseted_reg/Q
                         net (fo=130, routed)         0.275     1.893    m1/AR[0]
    SLICE_X56Y43         FDCE                                         f  m1/memory_array_reg[4][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.837     1.964    m1/clock_IBUF_BUFG
    SLICE_X56Y43         FDCE                                         r  m1/memory_array_reg[4][1]/C
                         clock pessimism             -0.478     1.486    
    SLICE_X56Y43         FDCE (Remov_fdce_C_CLR)     -0.067     1.419    m1/memory_array_reg[4][1]
  -------------------------------------------------------------------
                         required time                         -1.419    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.474    

Slack (MET) :             0.499ns  (arrival time - required time)
  Source:                 reseted_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1/memory_array_reg[8][0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.905%)  route 0.275ns (66.095%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.594     1.477    clock_IBUF_BUFG
    SLICE_X59Y43         FDRE                                         r  reseted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y43         FDRE (Prop_fdre_C_Q)         0.141     1.618 f  reseted_reg/Q
                         net (fo=130, routed)         0.275     1.893    m1/AR[0]
    SLICE_X57Y43         FDCE                                         f  m1/memory_array_reg[8][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.837     1.964    m1/clock_IBUF_BUFG
    SLICE_X57Y43         FDCE                                         r  m1/memory_array_reg[8][0]/C
                         clock pessimism             -0.478     1.486    
    SLICE_X57Y43         FDCE (Remov_fdce_C_CLR)     -0.092     1.394    m1/memory_array_reg[8][0]
  -------------------------------------------------------------------
                         required time                         -1.394    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.499    

Slack (MET) :             0.610ns  (arrival time - required time)
  Source:                 reseted_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1/memory_array_reg[14][0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.141ns (25.559%)  route 0.411ns (74.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.594     1.477    clock_IBUF_BUFG
    SLICE_X59Y43         FDRE                                         r  reseted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y43         FDRE (Prop_fdre_C_Q)         0.141     1.618 f  reseted_reg/Q
                         net (fo=130, routed)         0.411     2.029    m1/AR[0]
    SLICE_X56Y44         FDCE                                         f  m1/memory_array_reg[14][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.837     1.964    m1/clock_IBUF_BUFG
    SLICE_X56Y44         FDCE                                         r  m1/memory_array_reg[14][0]/C
                         clock pessimism             -0.478     1.486    
    SLICE_X56Y44         FDCE (Remov_fdce_C_CLR)     -0.067     1.419    m1/memory_array_reg[14][0]
  -------------------------------------------------------------------
                         required time                         -1.419    
                         arrival time                           2.029    
  -------------------------------------------------------------------
                         slack                                  0.610    

Slack (MET) :             0.610ns  (arrival time - required time)
  Source:                 reseted_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1/memory_array_reg[14][7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.141ns (25.559%)  route 0.411ns (74.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.594     1.477    clock_IBUF_BUFG
    SLICE_X59Y43         FDRE                                         r  reseted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y43         FDRE (Prop_fdre_C_Q)         0.141     1.618 f  reseted_reg/Q
                         net (fo=130, routed)         0.411     2.029    m1/AR[0]
    SLICE_X56Y44         FDCE                                         f  m1/memory_array_reg[14][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.837     1.964    m1/clock_IBUF_BUFG
    SLICE_X56Y44         FDCE                                         r  m1/memory_array_reg[14][7]/C
                         clock pessimism             -0.478     1.486    
    SLICE_X56Y44         FDCE (Remov_fdce_C_CLR)     -0.067     1.419    m1/memory_array_reg[14][7]
  -------------------------------------------------------------------
                         required time                         -1.419    
                         arrival time                           2.029    
  -------------------------------------------------------------------
                         slack                                  0.610    

Slack (MET) :             0.614ns  (arrival time - required time)
  Source:                 reseted_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1/memory_array_reg[14][1]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.141ns (25.559%)  route 0.411ns (74.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.594     1.477    clock_IBUF_BUFG
    SLICE_X59Y43         FDRE                                         r  reseted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y43         FDRE (Prop_fdre_C_Q)         0.141     1.618 f  reseted_reg/Q
                         net (fo=130, routed)         0.411     2.029    m1/AR[0]
    SLICE_X56Y44         FDPE                                         f  m1/memory_array_reg[14][1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.837     1.964    m1/clock_IBUF_BUFG
    SLICE_X56Y44         FDPE                                         r  m1/memory_array_reg[14][1]/C
                         clock pessimism             -0.478     1.486    
    SLICE_X56Y44         FDPE (Remov_fdpe_C_PRE)     -0.071     1.415    m1/memory_array_reg[14][1]
  -------------------------------------------------------------------
                         required time                         -1.415    
                         arrival time                           2.029    
  -------------------------------------------------------------------
                         slack                                  0.614    

Slack (MET) :             0.614ns  (arrival time - required time)
  Source:                 reseted_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1/memory_array_reg[14][2]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.141ns (25.559%)  route 0.411ns (74.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.594     1.477    clock_IBUF_BUFG
    SLICE_X59Y43         FDRE                                         r  reseted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y43         FDRE (Prop_fdre_C_Q)         0.141     1.618 f  reseted_reg/Q
                         net (fo=130, routed)         0.411     2.029    m1/AR[0]
    SLICE_X56Y44         FDPE                                         f  m1/memory_array_reg[14][2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.837     1.964    m1/clock_IBUF_BUFG
    SLICE_X56Y44         FDPE                                         r  m1/memory_array_reg[14][2]/C
                         clock pessimism             -0.478     1.486    
    SLICE_X56Y44         FDPE (Remov_fdpe_C_PRE)     -0.071     1.415    m1/memory_array_reg[14][2]
  -------------------------------------------------------------------
                         required time                         -1.415    
                         arrival time                           2.029    
  -------------------------------------------------------------------
                         slack                                  0.614    

Slack (MET) :             0.626ns  (arrival time - required time)
  Source:                 reseted_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1/memory_array_reg[9][7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.141ns (24.826%)  route 0.427ns (75.174%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.594     1.477    clock_IBUF_BUFG
    SLICE_X59Y43         FDRE                                         r  reseted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y43         FDRE (Prop_fdre_C_Q)         0.141     1.618 f  reseted_reg/Q
                         net (fo=130, routed)         0.427     2.045    m1/AR[0]
    SLICE_X56Y46         FDCE                                         f  m1/memory_array_reg[9][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.837     1.964    m1/clock_IBUF_BUFG
    SLICE_X56Y46         FDCE                                         r  m1/memory_array_reg[9][7]/C
                         clock pessimism             -0.478     1.486    
    SLICE_X56Y46         FDCE (Remov_fdce_C_CLR)     -0.067     1.419    m1/memory_array_reg[9][7]
  -------------------------------------------------------------------
                         required time                         -1.419    
                         arrival time                           2.045    
  -------------------------------------------------------------------
                         slack                                  0.626    

Slack (MET) :             0.626ns  (arrival time - required time)
  Source:                 reseted_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1/memory_array_reg[8][1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.141ns (25.960%)  route 0.402ns (74.040%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.594     1.477    clock_IBUF_BUFG
    SLICE_X59Y43         FDRE                                         r  reseted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y43         FDRE (Prop_fdre_C_Q)         0.141     1.618 f  reseted_reg/Q
                         net (fo=130, routed)         0.402     2.020    m1/AR[0]
    SLICE_X55Y43         FDCE                                         f  m1/memory_array_reg[8][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.837     1.964    m1/clock_IBUF_BUFG
    SLICE_X55Y43         FDCE                                         r  m1/memory_array_reg[8][1]/C
                         clock pessimism             -0.478     1.486    
    SLICE_X55Y43         FDCE (Remov_fdce_C_CLR)     -0.092     1.394    m1/memory_array_reg[8][1]
  -------------------------------------------------------------------
                         required time                         -1.394    
                         arrival time                           2.020    
  -------------------------------------------------------------------
                         slack                                  0.626    

Slack (MET) :             0.651ns  (arrival time - required time)
  Source:                 reseted_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1/memory_array_reg[15][7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.141ns (24.826%)  route 0.427ns (75.174%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.594     1.477    clock_IBUF_BUFG
    SLICE_X59Y43         FDRE                                         r  reseted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y43         FDRE (Prop_fdre_C_Q)         0.141     1.618 f  reseted_reg/Q
                         net (fo=130, routed)         0.427     2.045    m1/AR[0]
    SLICE_X57Y46         FDCE                                         f  m1/memory_array_reg[15][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.837     1.964    m1/clock_IBUF_BUFG
    SLICE_X57Y46         FDCE                                         r  m1/memory_array_reg[15][7]/C
                         clock pessimism             -0.478     1.486    
    SLICE_X57Y46         FDCE (Remov_fdce_C_CLR)     -0.092     1.394    m1/memory_array_reg[15][7]
  -------------------------------------------------------------------
                         required time                         -1.394    
                         arrival time                           2.045    
  -------------------------------------------------------------------
                         slack                                  0.651    

Slack (MET) :             0.654ns  (arrival time - required time)
  Source:                 reseted_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1/memory_array_reg[15][0]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.141ns (24.826%)  route 0.427ns (75.174%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.594     1.477    clock_IBUF_BUFG
    SLICE_X59Y43         FDRE                                         r  reseted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y43         FDRE (Prop_fdre_C_Q)         0.141     1.618 f  reseted_reg/Q
                         net (fo=130, routed)         0.427     2.045    m1/AR[0]
    SLICE_X57Y46         FDPE                                         f  m1/memory_array_reg[15][0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.837     1.964    m1/clock_IBUF_BUFG
    SLICE_X57Y46         FDPE                                         r  m1/memory_array_reg[15][0]/C
                         clock pessimism             -0.478     1.486    
    SLICE_X57Y46         FDPE (Remov_fdpe_C_PRE)     -0.095     1.391    m1/memory_array_reg[15][0]
  -------------------------------------------------------------------
                         required time                         -1.391    
                         arrival time                           2.045    
  -------------------------------------------------------------------
                         slack                                  0.654    





