
/home/nickw/Desktop/AIdeck_examples/GAP8/test_functionalities/wifi_jpeg_streamer/BUILD/GAP8_V2/GCC_RISCV/test:     file format elf32-littleriscv

Sections:
Idx Name          Size      VMA       LMA       File off  Algn  Flags
  0 .data_tiny_fc 000003e0  00000004  1b000004  00001004  2**2  CONTENTS, ALLOC, LOAD, DATA
  1 .stack        00001038  1b0003e8  1b0003e8  000013e8  2**3  CONTENTS, ALLOC, LOAD, DATA
  2 .vectors      000000a0  1c000000  1c000000  00003000  2**0  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .text         000089e0  1c0000a0  1c0000a0  000030a0  2**1  CONTENTS, ALLOC, LOAD, READONLY, CODE
  4 .init_array   00000054  1c008a80  1c008a80  0000ba80  2**2  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   0000000c  1c008ad4  1c008ad4  0000bad4  2**2  CONTENTS, ALLOC, LOAD, DATA
  6 .init         00000000  1c008ae0  1c008ae0  0000d020  2**0  CONTENTS, ALLOC, LOAD, CODE
  7 .fini         00000000  1c008ae0  1c008ae0  0000d020  2**0  CONTENTS, ALLOC, LOAD, CODE
  8 .preinit_array 00000000  1c008ae0  1c008ae0  0000d020  2**0  CONTENTS, ALLOC, LOAD, DATA
  9 .boot         00000000  1c008ae0  1c008ae0  0000d020  2**0  CONTENTS
 10 .got          00000000  1c008ae0  1c008ae0  0000d020  2**0  CONTENTS, ALLOC, LOAD, DATA
 11 .shbss        00000000  1c008ae0  1c008ae0  0000d020  2**0  CONTENTS
 12 .gnu.offload_funcs 00000000  1c008ae0  1c008ae0  0000d020  2**0  CONTENTS
 13 .gnu.offload_vars 00000000  1c008ae0  1c008ae0  0000d020  2**0  CONTENTS
 14 .rodata       00000664  1c008ae0  1c008ae0  0000bae0  2**2  CONTENTS, ALLOC, LOAD, READONLY, DATA
 15 .data         00000d74  1c009144  1c009144  0000c144  2**2  CONTENTS, ALLOC, LOAD, DATA
 16 .bss          000003b4  1c009eb8  1c009eb8  0000ceb8  2**2  ALLOC
 17 .data_tiny_l1 00000018  00000004  1c00a26c  0000d004  2**2  CONTENTS, ALLOC, LOAD, DATA
 18 .l1cluster_g  00000004  1000001c  1c00a284  0000d01c  2**2  CONTENTS, ALLOC, LOAD, DATA
 19 .bss_l1       00000000  10000020  10000020  0000d020  2**0  CONTENTS
 20 .debug_frame  00005e54  00000000  00000000  0000d020  2**2  CONTENTS, READONLY, DEBUGGING
 21 .debug_info   00086e45  00000000  00000000  00012e74  2**0  CONTENTS, READONLY, DEBUGGING
 22 .debug_abbrev 0000d750  00000000  00000000  00099cb9  2**0  CONTENTS, READONLY, DEBUGGING
 23 .debug_loc    000247ea  00000000  00000000  000a7409  2**0  CONTENTS, READONLY, DEBUGGING
 24 .debug_aranges 00001620  00000000  00000000  000cbbf8  2**3  CONTENTS, READONLY, DEBUGGING
 25 .debug_ranges 00005280  00000000  00000000  000cd218  2**3  CONTENTS, READONLY, DEBUGGING
 26 .debug_line   0002684a  00000000  00000000  000d2498  2**0  CONTENTS, READONLY, DEBUGGING
 27 .debug_str    0000bd39  00000000  00000000  000f8ce2  2**0  CONTENTS, READONLY, DEBUGGING
 28 .comment      0000001a  00000000  00000000  00104a1b  2**0  CONTENTS, READONLY
 29 .Pulp_Chip.Info 0000004e  00000000  00000000  00104a35  2**0  CONTENTS, READONLY
SYMBOL TABLE:
00000004 l    d  .data_tiny_fc	00000000 .data_tiny_fc
1b0003e8 l    d  .stack	00000000 .stack
1c000000 l    d  .vectors	00000000 .vectors
1c0000a0 l    d  .text	00000000 .text
1c008a80 l    d  .init_array	00000000 .init_array
1c008ad4 l    d  .fini_array	00000000 .fini_array
1c008ae0 l    d  .init	00000000 .init
1c008ae0 l    d  .fini	00000000 .fini
1c008ae0 l    d  .preinit_array	00000000 .preinit_array
1c008ae0 l    d  .boot	00000000 .boot
1c008ae0 l    d  .got	00000000 .got
1c008ae0 l    d  .shbss	00000000 .shbss
1c008ae0 l    d  .gnu.offload_funcs	00000000 .gnu.offload_funcs
1c008ae0 l    d  .gnu.offload_vars	00000000 .gnu.offload_vars
1c008ae0 l    d  .rodata	00000000 .rodata
1c009144 l    d  .data	00000000 .data
1c009eb8 l    d  .bss	00000000 .bss
00000004 l    d  .data_tiny_l1	00000000 .data_tiny_l1
1000001c l    d  .l1cluster_g	00000000 .l1cluster_g
10000020 l    d  .bss_l1	00000000 .bss_l1
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .Pulp_Chip.Info	00000000 .Pulp_Chip.Info
00000000 l    df *ABS*	00000000 bridge.c
1c003e24 l     F .text	0000001c __rt_event_enqueue
1c003e40 l     F .text	00000020 __rt_bridge_check_bridge_req.part.5
1c003e60 l     F .text	00000046 __rt_bridge_wait
00000004 l     O .data_tiny_fc	00000004 __rt_bridge_flash_handle
00000008 l     O .data_tiny_fc	00000004 __rt_bridge_flash_type
0000000c l     O .data_tiny_fc	00000004 __rt_bridge_flash_itf
00000010 l     O .data_tiny_fc	00000004 __rt_bridge_flash_cs
00000014 l     O .data_tiny_fc	00000004 __rt_bridge_eeprom_handle
00000000 l    df *ABS*	00000000 events.c
00000000 l    df *ABS*	00000000 periph-v2.c
00000000 l    df *ABS*	00000000 udma-v2.c
00000000 l    df *ABS*	00000000 hyperram-v1.c
1c00706c l     F .text	0000002e __rt_hyper_init
1c00a1e8 l     O .bss	00000004 __pi_hyper_cluster_reqs_first
1c00a1ec l     O .bss	00000004 __rt_hyper_open_count
00000000 l    df *ABS*	00000000 pwm.c
00000000 l    df *ABS*	00000000 rtc.c
00000000 l    df *ABS*	00000000 conf.c
00000000 l    df *ABS*	00000000 debug.c
00000000 l    df *ABS*	00000000 utils.c
1c003c44 l     F .text	0000007c __rt_fc_cluster_lock_req
1b000bf0 l     O .stack	00000018 cbsys_first
00000000 l    df *ABS*	00000000 himax.c
00000000 l    df *ABS*	00000000 io.c
1c0072b2 l     F .text	0000000e __rt_io_end_of_flush
1c0072c0 l     F .text	00000050 __rt_io_uart_wait_req
1c007310 l     F .text	00000040 __rt_do_putc_host
1c007350 l     F .text	0000005a __rt_io_start
1c0073aa l     F .text	00000020 rt_event_execute.isra.4.constprop.12
1c0073ca l     F .text	00000070 __rt_io_lock
1c00743a l     F .text	00000034 __rt_putc_host_cluster_req
1c00746e l     F .text	00000070 __rt_io_unlock
1c0074de l     F .text	000000da __rt_io_uart_flush.constprop.11
1c0075b8 l     F .text	00000092 __rt_io_uart_wait_pending
1c00764a l     F .text	00000028 __rt_io_stop
1c007782 l     F .text	000000ac tfp_putc.isra.9
1c00a138 l     O .bss	00000080 __rt_io_event
1b000c0c l     O .stack	00000010 __rt_io_fc_lock
1c009e38 l     O .data	00000080 __rt_putc_host_buffer
1c00a1fc l     O .bss	00000004 __rt_io_event_current
1c00a200 l     O .bss	00000004 __rt_io_pending_flush
1c00a204 l     O .bss	00000004 __rt_putc_host_buffer_index
1c00a208 l     O .bss	00000004 _rt_io_uart
00000000 l    df *ABS*	00000000 crt0.o
1c000094 l       .vectors	00000000 __rt_no_irq_handler
00000000 l    df *ABS*	00000000 frame_streamer.c
00000000 l    df *ABS*	00000000 jpeg_encoder.c
1c00037c l     F .text	000000be AppendBits
00000000 l    df *ABS*	00000000 cluster.c
1c0009dc l     F .text	00000158 exec_quantization
1c000b34 l     F .text	0000019c check_fetch_block
1c000cd0 l     F .text	000000b0 __jpeg_encoder_init_constants
1c000d80 l     F .text	00000262 AppendBytes_cl
1c000fe2 l     F .text	000006a0 exec_check_bitstream
1c00173c l     F .text	000001c6 __jpeg_encoder_process_pe_entry
1c001902 l     F .text	00000204 __jpeg_encoder_process_cl_entry
00000000 l    df *ABS*	00000000 dct.c
00000000 l    df *ABS*	00000000 sched.o
1c001eb0 l       .text	00000000 __rt_handle_special_event
1c001eaa l       .text	00000000 __rt_no_first
1c001eac l       .text	00000000 __rt_common
1c001eae l       .text	00000000 enqueue_end
1c001f10 l       .text	00000000 __rt_remote_enqueue_event_loop_cluster
1c001f4c l       .text	00000000 __rt_remote_enqueue_event_loop_cluster_continue
1c001f36 l       .text	00000000 __rt_cluster_pool_update_end
1c001f1e l       .text	00000000 __rt_cluster_pool_update_loop
1c001f26 l       .text	00000000 __rt_cluster_pool_update_loop_end
1c001f2e l       .text	00000000 __rt_cluster_pool_update_no_current
1c001f6a l       .text	00000000 __rt_remote_enqueue_event_loop_next_cluster
00000000 l    df *ABS*	00000000 vectors.o
1c001fe4 l       .text	00000000 __rt_call_c_function
00000000 l    df *ABS*	00000000 udma-v2.o
1c0020d4 l       .text	00000000 __rt_udma_no_copy
1c00209c l       .text	00000000 repeat_transfer
1c0020ec l       .text	00000000 handle_special_end
1c002048 l       .text	00000000 resume_after_special_end
1c002086 l       .text	00000000 checkTask
1c00205c l       .text	00000000 __rt_udma_call_enqueue_callback_resume
1c002082 l       .text	00000000 transfer_resume
1c00207a l       .text	00000000 hyper
1c00207a l       .text	00000000 fc_tcdm
1c00207a l       .text	00000000 dual
1c00209c l       .text	00000000 dmaCmd
1c0020c4 l       .text	00000000 not_last
1c002134 l       .text	00000000 i2c_step1
1c002150 l       .text	00000000 i2c_step2
1c0020f6 l       .text	00000000 spim_step3
1c002112 l       .text	00000000 spim_step2
00000000 l    df *ABS*	00000000 soc_event_eu.o
1c0021a4 l       .text	00000000 __rt_fc_socevents_not_hyper_rx
1c0021aa l       .text	00000000 __rt_fc_socevents_not_hyper_tx
1c0021c4 l       .text	00000000 __rt_soc_evt_no_udma_channel
1c002232 l       .text	00000000 rtc_event_handler
1c0021f0 l       .text	00000000 __rt_soc_evt_pwm
1c002204 l       .text	00000000 __rt_soc_evt_store
1c002218 l       .text	00000000 socevents_set
00000000 l    df *ABS*	00000000 udma-v2_asm.o
1c002268 l       .text	00000000 __rt_udma_handle_pending
00000000 l    df *ABS*	00000000 spim-v2_asm.o
1c0022bc l       .text	00000000 __rt_spim_no_repeat
1c0022d2 l       .text	00000000 __rt_spim_handle_waiting
00000000 l    df *ABS*	00000000 gpio.o
1c002396 l       .text	00000000 __rt_gpio_handler_end
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 test.c
1c002a04 l     F .text	0000007a cam_handler
1c002a7e l     F .text	00000068 streamer_handler
1c002b44 l     F .text	000000f4 uart_handler
1c002ae6 l     F .text	0000005e led_handle
1c009eb8 l     O .bss	00000020 buffer
1c009ed8 l     O .bss	0000000c camera
1c009ee4 l     O .bss	0000000c gpio_device
1c009ef0 l     O .bss	00000080 led_task
1c009f70 l     O .bss	00000080 task1
1c009ff0 l     O .bss	0000000c wifi
1c009360 l     O .data	00000004 uart_value
1c008be0 l     O .rodata	0000000c __func__.13596
1c008bec l     O .rodata	0000000d __func__.13600
1c008bfc l     O .rodata	00000011 __func__.13604
1c00a1c8 l     O .bss	00000004 imgBuff0
1c00a1cc l     O .bss	00000004 led_val
1c00a1d0 l     O .bss	00000004 stream_done
1c00a1d4 l     O .bss	00000004 streamer1
00000000 l    df *ABS*	00000000 camera.c
00000000 l    df *ABS*	00000000 himax.c
1c002f42 l     F .text	00000020 __himax_reg_write
1c002f62 l     F .text	0000003c __himax_init_regs
1c002f9e l     F .text	0000002a __himax_set_qqvga
1c003046 l     F .text	00000022 __himax_standby
1c003068 l     F .text	00000024 __himax_close
1c00308c l     F .text	00000070 __himax_reset
1c003322 l     F .text	0000009e __himax_control
1c009214 l     O .data	0000001c himax_api
1c008d90 l     O .rodata	0000011c __himax_reg_init
00000000 l    df *ABS*	00000000 transport.c
1c0033ea l     F .text	00000032 pi_task_wait_on.isra.3
1c00935c l     O .data	00000004 connection.13342
00000000 l    df *ABS*	00000000 nina_w10.c
1c0034be l     F .text	00000018 __nina_w10_append_string
1c0034e0 l     F .text	00000070 __nina_w10_get_response.constprop.6
1c003550 l     F .text	0000002a __nina_w10_setup_resume
1c00357a l     F .text	00000076 __nina_w10_send_command
1c00366c l     F .text	00000088 __nina_w10_send_packet_resume
1c003898 l     F .text	0000008c __nina_w10_send_packet_end
1c009230 l     O .data	00000014 nina_w10_api
00000000 l    df *ABS*	00000000 ai_deck.c
1c003930 l     F .text	0000003c __bsp_init_pads
1c00a1dc l     O .bss	00000004 __bsp_init_pads_done
00000000 l    df *ABS*	00000000 init.c
1c00399c l     F .text	00000026 cluster_start
1c008a84 l     O .init_array	00000004 ctor_list
1c008ad8 l     O .fini_array	00000004 dtor_list
00000000 l    df *ABS*	00000000 irq.c
00000000 l    df *ABS*	00000000 alloc.c
00000000 l    df *ABS*	00000000 time.c
1c004426 l     F .text	00000018 __rt_time_poweroff
1c00443e l     F .text	00000018 __rt_time_poweron
1c00a1e0 l     O .bss	00000004 timer_count
00000000 l    df *ABS*	00000000 time_irq.c
00000000 l    df *ABS*	00000000 freq.c
00000000 l    df *ABS*	00000000 pmu_driver.c
1c0048e2 l     F .text	0000002c SetFllMultDivFactors
1c00490e l     F .text	00000026 soc_eu_fcEventMask_setEvent
1c009ad8 l     O .data	00000007 SystemStateToSCUFastSeq
1c009af0 l     O .data	00000003 ToHWDCDC_Pos
1c009b00 l     O .data	00000004 RetPMUStateToPMUState
00000000 l    df *ABS*	00000000 cluster.c
1c004d20 l     F .text	00000062 __rt_init_cluster_data
1c004d82 l     F .text	00000064 __rt_cluster_init
1c004de6 l     F .text	00000126 __rt_cluster_mount_step
00000000 l    df *ABS*	00000000 pulpos_emu.c
1c0050c8 l     F .text	0000003c __rt_cluster_pulpos_emu_init
1c009ffc l     O .bss	0000002c __rt_pulpos_emu_global_cluster_task
1c00a1e4 l     O .bss	00000004 __rt_fc_cluster_device
00000000 l    df *ABS*	00000000 cluster_call.c
00000000 l    df *ABS*	00000000 pads-v1.c
00000000 l    df *ABS*	00000000 cpi-v1.c
1c005476 l     F .text	00000014 __rt_cpi_init
1c00a028 l     O .bss	00000020 __rt_cpi
00000000 l    df *ABS*	00000000 i2c-v2.c
1c00548a l     F .text	00000026 soc_eu_fcEventMask_setEvent
1c0054b0 l     F .text	00000032 pi_task_wait_on.isra.3
1c0057e2 l     F .text	00000058 __rt_i2c_init
1c009b04 l     O .data	00000088 __rt_i2c
00000000 l    df *ABS*	00000000 spim-v2.c
1c00583a l     F .text	0000002c pos_spim_enqueue_to_pending_7
1c005866 l     F .text	00000044 pos_spim_apply_conf
1c0058aa l     F .text	0000003a __rt_spi_get_div.isra.1
1c0058e4 l     F .text	00000026 soc_eu_fcEventMask_setEvent
1c006308 l     F .text	00000022 pos_spim_send_handle_misaligned
1c00632a l     F .text	00000034 pos_spim_send_handle_misaligned_2d
1c00653e l     F .text	00000058 pos_spim_receive_handle_misaligned
1c006596 l     F .text	0000006a pos_spim_receive_handle_misaligned_2d
1c006812 l     F .text	00000062 __rt_spim_init
1c009b8c l     O .data	00000218 __rt_spim
1c009da4 l     O .data	00000030 pos_spim_l2
00000000 l    df *ABS*	00000000 gpio-v2.c
1c00a048 l     O .bss	00000098 __rt_gpio
00000000 l    df *ABS*	00000000 uart.c
1c006ade l     F .text	000000c8 __pi_uart_flow_control_enable
1c006ba6 l     F .text	0000004a __rt_uart_setup
1c006bf0 l     F .text	00000022 __rt_uart_setfreq_after
1c006c12 l     F .text	00000094 __pi_uart_copy_enqueue_exec_flow_control
1c006ca6 l     F .text	0000002e __pi_uart_copy_enqueue_exec.isra.14
1c006cd4 l     F .text	00000084 __pi_uart_copy_enqueue
1c006d58 l     F .text	00000042 __rt_uart_wait_tx_done.isra.17
1c006d9a l     F .text	0000002c __rt_uart_setfreq_before
1c009dd4 l     O .data	00000044 __rt_uart
00000000 l    df *ABS*	00000000 pads-v1.c
00000000 l    df *ABS*	00000000 pwm-v1.c
1c00716e l     F .text	00000028 __pos_pwm_init
1c00a0e0 l     O .bss	00000058 __pos_pwm
00000000 l    df *ABS*	00000000 i2s-v1.c
1c007196 l     F .text	00000034 __rt_i2s_resume
1c0071ca l     F .text	0000002a __rt_i2s_setfreq_after
1c0071f4 l     F .text	0000002c __rt_i2s_setfreq_before
1c00a1f0 l     O .bss	00000004 __rt_i2s_first
00000000 l    df *ABS*	00000000 i2c-v2.c
1c009e18 l     O .data	00000020 __rt_i2c
00000000 l    df *ABS*	00000000 spim-v2.c
1c00a1f4 l     O .bss	00000008 __rt_spim_open_count
00000000 l    df *ABS*	00000000 semihost.c
1c00798c l     F .text	0000000e __internal_semihost
00000000 l    df *ABS*	00000000 fprintf.c
00000000 l    df *ABS*	00000000 prf.c
1c0079d6 l     F .text	00000092 _to_x
1c007a68 l     F .text	00000020 _rlrshift
1c007a88 l     F .text	00000044 _ldiv5
1c007acc l     F .text	00000034 _get_digit
00000000 l    df *ABS*	00000000 uart.c
1c0085dc l     F .text	00000024 __rt_uart_setup.isra.5
1c008600 l     F .text	00000022 __rt_uart_setfreq_after
1c008622 l     F .text	00000042 __rt_uart_wait_tx_done.isra.6
1c008664 l     F .text	0000002c __rt_uart_setfreq_before
1c008690 l     F .text	00000042 __rt_uart_cluster_req
1c0086d2 l     F .text	00000026 soc_eu_fcEventMask_setEvent
1c00a1b8 l     O .bss	00000010 __rt_uart
00000000 l    df *ABS*	00000000 pe-eu-v3.o
1c00898e l       .text	00000000 __rt_slave_start
1c0088e4 l       .text	00000000 __rt_master_event
1c0088f8 l       .text	00000000 __rt_master_loop
1c0088e8 l       .text	00000000 __rt_push_event_to_fc_retry
1c008980 l       .text	00000000 __rt_push_event_to_fc_wait
1c008972 l       .text	00000000 __rt_master_sleep
1c008900 l       .text	00000000 __rt_master_loop_update_next
1c008954 l       .text	00000000 __rt_no_stack_check
1c008960 l       .text	00000000 __rt_master_no_slave_barrier
1c008970 l       .text	00000000 __rt_master_loop_no_slave
1c0089ac l       .text	00000000 __rt_fork_return
1c0089b0 l       .text	00000000 __rt_wait_for_dispatch
1c0089c6 l       .text	00000000 __rt_other_entry
1c0089c0 l       .text	00000000 __rt_fork_entry
1c0089ee l       .text	00000000 __rt_no_stack_check_end
1c008a60 l       .text	00000000 __rt_dma_2d_done
1c008a1e l       .text	00000000 __rt_dma_2d_redo
1c008a26 l       .text	00000000 __rt_dma_2d_not_last
1c008a48 l       .text	00000000 __rt_dma_2d_exit
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 jpeg_constants.c
1c000838 g     F .text	0000004a jpeg_encoder_process
1c005d44 g     F .text	00000158 pi_spi_send_async
1c007048 g     F .text	00000018 __rt_udma_channel_init
1c002fe0 g     F .text	0000005c __himax_reg_get
1c0044f2 g     F .text	00000002 pi_time_wait_us
00000000 g       *ABS*	00000000 __rt_debug_init_config_trace
000003a0 g     O .data_tiny_fc	00000004 __rt_hyper_pending_emu_stride
1c00440c g     F .text	0000000c pi_l2_malloc
1c003db6 g     F .text	00000038 __rt_fc_cluster_lock
1c004a9e g     F .text	000000a4 InitOneFll
1c004418 g     F .text	0000000e pi_l2_free
00000000 g       *ABS*	00000000 __RT_DEBUG_CONFIG
1c00a240 g     O .bss	00000004 __rt_cluster_tasks
1c003f80 g     F .text	00000020 __rt_bridge_send_notif
1c00062c g     F .text	0000000a gray_to_y
1c0040da g     F .text	00000074 rt_event_alloc
00000388 g     O .data_tiny_fc	00000001 __rt_hyper_pending_emu_do_memcpy
1c0041ae g     F .text	00000064 __rt_event_execute
1c003bf2 g     F .text	00000052 __rt_irq_init
1c004288 g     F .text	00000048 rt_user_alloc
00000360 g     O .data_tiny_fc	00000004 __rt_hyper_pending_hyper_addr
1c004f12 g     F .text	000000d8 pi_cluster_open
1c0079aa g     F .text	0000002c printf
1c00709a g     F .text	0000000e pi_pwm_conf_init
ffffffff g       *ABS*	00000000 pulp__L2
1c004394 g     F .text	0000006a __rt_allocs_init
1c00a224 g     O .bss	00000004 __rt_alloc_l1
1c004f0c g     F .text	00000006 pi_cluster_conf_init
ffffffff g       *ABS*	00000000 pulp__PE
1c006676 g     F .text	0000007e pi_spi_copy_2d_async
1c00a20c g     O .bss	0000000c uart_device
1c00538e g     F .text	0000006a pi_cpi_open
1c003b54 g     F .text	0000004c rt_irq_set_handler
1c003924 g     F .text	0000000c pi_nina_w10_conf_init
00000364 g     O .data_tiny_fc	00000004 __rt_hyper_pending_addr
00000358 g     O .data_tiny_fc	00000004 __rt_hyper_udma_handle
1c004c0a g     F .text	00000040 InitFlls
00000018 g     O .data_tiny_fc	00000004 __rt_first_free
00000001 g       *ABS*	00000000 __ACTIVE_FC
1c001682 g     F .text	000000ba process_du_cluster
00000400 g       *ABS*	00000000 __rt_cl_slave_stack_size
1c002308 g       .text	00000000 __rt_spim_handle_rx_copy
1c0048a4 g     F .text	0000003e __rt_freq_init
1c0039c2 g     F .text	00000166 __rt_init
00000001 g       *ABS*	00000000 __FC
1c006964 g     F .text	00000032 pi_gpio_pin_write
1c004d04 g     F .text	00000012 __rt_fll_init
1c00303c g     F .text	0000000a __himax_capture_async
1c0068fa g     F .text	00000006 pi_gpio_conf_init
1b001420 g       .stack	00000000 __fc_tcdm_end
1c0008d8 g     F .text	0000000e jpeg_encoder_conf_init
1c004066 g     F .text	00000034 __rt_bridge_init
1c001dd2 g       .text	00000000 __rt_i2c_step1
00000018 g     O .data_tiny_l1	00000004 __rt_cluster_nb_active_pe
1c00229a g       .text	00000000 __pi_spim_handle_copy
0000037c g     O .data_tiny_fc	00000004 __rt_hyper_pending_emu_hyper_addr
1c00727c g     F .text	00000012 __rt_i2c_init
1c008a80 g       .text	00000000 _etext
0000035c g     O .data_tiny_fc	00000004 __rt_hyper_pending_base
1c003490 g     F .text	0000002e pi_transport_send
1c009144 g       .data	00000000 sdata
1c0056b6 g     F .text	00000118 pi_i2c_open
1c001bb8 g     F .text	00000026 __jpeg_encoder_stop_cl
00000001 g       *ABS*	00000000 __rt_nb_cluster
000003e0 g     O .data_tiny_fc	00000004 __rtc_handler
1c00431c g     F .text	0000002e rt_alloc
1c0085b6 g     F .text	00000026 __rt_uart_cluster_req_done
1c003b28 g     F .text	00000028 __rt_deinit
1b000c08 g     O .stack	00000001 camera_isAwaked
1c001e8c g       .text	00000000 __rt_event_enqueue
1c001e14 g       .text	00000000 __rt_i2c_handle_rx_copy
1c0044d0 g     F .text	00000022 rt_time_wait_us
1c007698 g     F .text	00000036 memcpy
1c002380 g       .text	00000000 __rt_gpio_handler
1c001fc4 g       .text	00000000 __rt_illegal_instr
1c00436c g     F .text	00000028 __rt_alloc_init_l1_for_fc
1c006fe8 g     F .text	0000000c __rt_padframe_init
1c008ae0 g       .fini_array	00000000 __DTOR_END__
0000020c g       *ABS*	00000000 __cluster_text_size
1c00344a g     F .text	00000012 pi_transport_connect
1c003984 g     F .text	0000000e bsp_himax_open
1c00782e g     F .text	0000002c puts
1c0054e2 g     F .text	000000d4 pi_i2c_write_async
1c009274  w    O .data	00000018 __rt_padframe_profiles
00000380 g     O .data_tiny_fc	00000004 __rt_hyper_pending_emu_addr
00000394 g     O .data_tiny_fc	00000004 __rt_hyper_pending_tasks_last
1c004168 g     F .text	00000022 rt_event_get_blocking
1c009eb8 g       .bss	00000000 _bss_start
1c009eb8 g       .data	00000000 edata
1c00434a g     F .text	00000022 __rt_alloc_init_l1
1c009354  w    O .data	00000004 __rt_iodev_uart_baudrate
1c001ef2 g       .text	00000000 __rt_remote_enqueue_event
1c009ae0 g     O .data	00000010 PMUState
1c009144 g       .data	00000000 _sdata
10000020 g       .l1cluster_g	00000000 __l1_end
1c006900 g     F .text	00000064 pi_gpio_open
1c006ff4 g     F .text	00000054 __rt_udma_copy_enqueue
1c004672 g     F .text	00000134 rt_periph_copy
1c007746 g     F .text	0000003c __rt_putc_uart
1b0003e8 g     O .stack	00000800 __rt_fc_stack
00000010 g     O .data_tiny_l1	00000004 __rt_dma_last_pending
1c00082a g     F .text	0000000e jpeg_encoder_process_async
1c0055d8 g     F .text	000000bc pi_i2c_read_async
1c001eba g       .text	00000000 __rt_bridge_enqueue_event
1c007b00 g     F .text	00000ab6 _prf
1c00231a g       .text	00000000 __pos_spim_receive_handle_temp_buffer
1c0008c8 g     F .text	0000000e jpeg_encoder_stop
10000020 g       .l1cluster_g	00000000 _libgomp_start
1c001bde g     F .text	000001e8 Dct8x8
1c0026d6 g     F .text	0000032e .hidden __umoddi3
1c00341c g     F .text	0000002e pi_transport_open
1c004580 g     F .text	000000f2 __rt_timer_handler
1c005440 g     F .text	00000036 pi_cpi_capture_async
1c00a228 g     O .bss	00000004 __rt_alloc_l2
1c005694 g     F .text	00000022 pi_i2c_read
1b001420 g       .stack	00000000 stack
1c00239a g     F .text	0000033c .hidden __udivdi3
1c0030fc g     F .text	00000158 __himax_open
1c006600 g     F .text	00000076 pi_spi_copy_async
1c007910 g     F .text	0000000a abort
1c00414e g     F .text	0000001a rt_event_get
1c00a234 g     O .bss	00000008 __rt_freq_domains
0000001c g       *ABS*	00000000 _l1_preload_size
1c001e8a g       .text	00000000 _init
1c006e42 g     F .text	000000f2 pi_uart_open
1c0067a0 g     F .text	0000004c pos_spim_receive_handle_temp_buffer
1c002246 g       .text	00000000 __rt_udma_handle_copy
1c000886 g     F .text	00000020 jpeg_encoder_open
1c00a26c g       .bss	00000000 _bss_end
1c009254  w    O .data	00000010 __rt_padframe_hyper
1c0070a8 g     F .text	00000092 pi_pwm_open
1c003f62 g     F .text	0000001e __rt_bridge_set_available
1c0089f0 g       .text	00000000 __rt_dma_2d
1c0008d6 g     F .text	fffffffe jpeg_encoder_close
1c008874 g       .text	00000000 __rt_pe_start
1c00a230 g     O .bss	00000004 first_delayed
1c005af6 g     F .text	0000024e __rt_spi_handle_repeat
1c00345c g     F .text	00000034 pi_transport_send_header
000003dc g     O .data_tiny_fc	00000004 __rt_rtc_init_done
00000008 g       *ABS*	00000000 __NB_ACTIVE_PE
1c0052ea g     F .text	00000048 pi_cluster_send_task_to_cl
1c004b42 g     F .text	000000c8 __rt_pmu_cluster_power_up
1b000c20 g       .stack	00000000 stack_start
00000004 g     O .data_tiny_l1	0000000c __rt_cluster_pool
00010000 g       *ABS*	00000000 __L1Cl
1c008708 g     F .text	0000008e __rt_uart_open
1c00033a g     F .text	00000042 frame_streamer_send
1c006e28 g     F .text	0000001a pi_uart_conf_init
1c003d2e g     F .text	00000022 __rt_utils_init
1c0051f0 g     F .text	000000fa pi_cluster_send_task_to_cl_async
1c009244  w    O .data	00000010 __rt_padframe_default
1c00785a g     F .text	0000001a fputc_locked
1c0055b6 g     F .text	00000022 pi_i2c_write
1c004402 g     F .text	0000000a pi_cl_l1_free
1c0009c8 g     F .text	00000014 jpeg_encoder_footer
1c008796 g     F .text	0000004e rt_uart_close
1c001de8 g       .text	00000000 __rt_i2c_step2
1c006a32 g     F .text	00000018 pi_gpio_pin_notif_clear
1c0042d0 g     F .text	0000004c rt_user_free
1c0000a0 g     F .text	00000016 frame_streamer_conf_init
1c0034da g     F .text	00000002 __nina_w10_close
1c008a80 g       .init_array	00000000 __CTOR_LIST__
1c0047a6 g     F .text	00000056 __rt_periph_wait_event
1c0066f4 g     F .text	00000066 __pi_handle_waiting_copy
1c00485a g     F .text	0000004a rt_freq_set_and_get
1c00799a g     F .text	00000008 semihost_write0
1c00043a g     F .text	000001c6 process_du
1c003ba0  w    F .text	00000002 illegal_insn_handler_c
0000038c g     O .data_tiny_fc	00000004 __rt_hyper_pending_emu_task
1c00501c g     F .text	00000070 __rt_cluster_push_fc_event
00000370 g     O .data_tiny_fc	00000004 __rt_hyper_end_task
1c008874 g       .text	00000000 __cluster_text_start
1c000080 g       .vectors	00000000 _start
1c004268 g     F .text	00000020 rt_user_alloc_init
00000000 g       *ABS*	00000000 __rt_config
00000384 g     O .data_tiny_fc	00000004 __rt_hyper_pending_emu_size
1c001dc6 g       .text	00000000 __rt_i2c_handle_tx_copy
1c00616c g     F .text	0000019c pos_spim_send_enqueue_transfer
1c00a26c g       .bss	00000000 _l1_preload_start_inL2
1c003d50 g     F .text	00000032 __rt_fc_lock
10000020 g       .l1cluster_g	00000000 __l1_heap_start
1c006f34 g     F .text	0000001a pi_uart_read_async
1c002f40 g     F .text	00000002 __camera_conf_init
1c0040c2 g     F .text	00000018 __rt_wait_event_prepare_blocking
1c002356 g       .text	00000000 __pos_spim_handle_copy_eot
1c003ea6 g     F .text	00000072 __rt_bridge_handle_notif
1c0021dc g       .text	00000000 __rt_soc_evt_no_udma
1000001c g     O .l1cluster_g	00000004 __rt_cluster_fc_task_lock
1c006a58 g     F .text	00000050 pi_gpio_mask_configure
00000390 g     O .data_tiny_fc	00000004 __rt_hyper_pending_tasks
1c00418a g     F .text	00000024 rt_event_push
1c003fa0 g     F .text	0000001e __rt_bridge_clear_notif
00000014 g     O .data_tiny_l1	00000004 __rt_dma_first_pending
1c00928c g     O .data	000000c0 __hal_debug_struct
1c0067ec g     F .text	00000026 pi_spi_conf_init
1c007060 g     F .text	0000000c __rt_udma_channel_reg_data
1c0044f4 g     F .text	0000008c __rt_time_init
00080000 g       *ABS*	00000000 __L2
00000008 g       *ABS*	00000000 __rt_nb_pe
1c001e1e g       .text	00000000 _entry
1c005fda g     F .text	00000192 pi_spi_transfer_async
1c004212 g     F .text	0000002a __rt_wait_event
1c00063e g     F .text	000001ec jpeg_encoder_process_fc
1c00590a g     F .text	000001ec pi_spi_open
1c004c4a g     F .text	000000ba __rt_pmu_init
1c00026c g     F .text	000000ce frame_streamer_send_async
1c00713a g     F .text	00000034 pi_pwm_ioctl
1c003ba2 g     F .text	00000050 __rt_handle_illegal_instr
1c006f4e g     F .text	00000072 __pi_uart_init
1c005e9c g     F .text	0000013e pi_spi_receive_async
1c007688 g     F .text	00000010 memset
1c002c38 g     F .text	000002fc main
00000308 g     O .data_tiny_fc	00000050 __rt_udma_channels
1c004d16 g     F .text	00000002 __rt_fll_deinit
1c002222 g       .text	00000000 udma_event_handler_end
1c00a22c g     O .bss	00000004 __rt_alloc_fc_tcdm
1c007272 g     F .text	0000000a __rt_himax_init
1c003dee g     F .text	00000036 __rt_fc_cluster_unlock
00000368 g     O .data_tiny_fc	00000004 __rt_hyper_pending_repeat
1c00791a g     F .text	00000072 __rt_io_init
1c009264  w    O .data	00000010 __rt_padframe_hyper_gpio
00000000 g       *ABS*	00000000 __FETCH_ALL
1c009358  w    O .data	00000004 __rt_platform
1c001b3e g     F .text	00000076 __jpeg_encoder_start_cl
1c008ad4 g       .init_array	00000000 __CTOR_END__
1c006996 g     F .text	00000038 pi_gpio_pin_read
1c0069ce g     F .text	00000064 pi_gpio_pin_notif_configure
1c0079a2 g     F .text	00000008 semihost_exit
1c002342 g       .text	00000000 __pos_spim_send_enqueue_transfer
1c008ad4 g       .fini_array	00000000 __DTOR_LIST__
1c00409a g     F .text	00000028 __rt_event_init
000002e0 g     O .data_tiny_fc	00000028 __rt_udma_extra_callback_arg
1c001e06 g       .text	00000000 __rt_i2c_step3
1c00226e g       .text	00000000 pwm_event_handler
1c00635e g     F .text	000001e0 pos_spim_receive_enqueue_transfer
00000398 g     O .data_tiny_fc	00000004 __rt_hyper_pending_emu_size_2d
1c007874 g     F .text	00000028 _prf_locked
00000000 g       *ABS*	00000000 __USE_UART
1c0049c0 g     F .text	000000de SetFllFrequency
1c004d18 g     F .text	00000002 __rt_flls_constructor
1c004456 g     F .text	0000007a rt_event_push_delayed
1c003254 g     F .text	000000ce __himax_reopen
1c001e8a g       .text	00000000 _fini
1c009144 g     O .data	0000001c std_dc_luminance_huff
1c00396c g     F .text	00000018 bsp_himax_conf_init
1c00423c g     F .text	00000018 rt_event_wait
1c000090 g       .vectors	00000000 __rt_debug_struct_ptr
1c008ae0 g     O .rodata	00000100 .hidden __clz_tab
00000378 g     O .data_tiny_fc	00000004 __rt_hyper_pending_emu_channel
1c00675a g     F .text	00000046 pos_spim_handle_copy_eot
1c003992 g     F .text	0000000a bsp_nina_w10_conf_init
1c00236a g       .text	00000000 __pi_uart_handle_copy_asm
1c0089cc g       .text	00000000 __rt_set_slave_stack
1c006a4a g     F .text	0000000e pi_gpio_pin_notif_get
1c0043fe g     F .text	00000004 pi_cl_l1_malloc
1c004266 g     F .text	00000002 pi_task_push_delayed_us
1c00934c  w    O .data	00000004 __rt_fc_stack_size
1c002172 g       .text	00000000 __rt_fc_socevents_handler
000002b8 g     O .data_tiny_fc	00000028 __rt_udma_extra_callback
000003a8 g     O .data_tiny_fc	00000034 dev_rtc
1c005366 g     F .text	0000001e pi_pad_init
1c0034dc g     F .text	00000004 __nina_w10_receive_async
1c001b06 g     F .text	00000038 __jpeg_encoder_process_cl
1c0035f0 g     F .text	0000007c __nina_w10_send_async
1c001f7e g       .text	00000000 __rt_call_external_c_function
1c003d82 g     F .text	00000034 __rt_fc_unlock
00000004 g       .data_tiny_l1	00000000 _l1_preload_start
1c006874 g     F .text	00000086 __pi_gpio_handler
1c0000b6 g     F .text	000001b6 frame_streamer_open
000002b0 g     O .data_tiny_fc	00000008 __rt_socevents_status
1c003fbe g     F .text	0000003a __rt_bridge_printf_flush
1c009350  w    O .data	00000004 __rt_iodev
0000001c g     O .data_tiny_fc	00000014 __rt_sched
1c000000 g       .vectors	00000000 __irq_vector_base
1c009eb8 g       .data	00000000 _edata
00000000 g       *ABS*	00000000 __ZERO
1c0047fc g     F .text	0000005e __rt_periph_init
1c0072a0 g     F .text	00000012 __rt_spim_init
1c003f18 g     F .text	0000004a __rt_bridge_check_connection
1c005104 g     F .text	00000090 rt_cluster_call
00000800 g       *ABS*	00000000 __rt_stack_size
1c006dc6 g     F .text	00000062 __pi_uart_handle_copy
1c003b50 g     F .text	00000004 pi_open_from_conf
1c000600 g     F .text	0000002c rgb_to_yuv
1c002292 g       .text	00000000 __pi_spim_handle_eot
ffffffff g       *ABS*	00000000 pulp__FC
1c007220 g     F .text	00000052 __rt_i2s_init
00000003 g       *ABS*	00000000 __rt_debug_init_config
1c00a244 g     O .bss	00000028 __rt_fc_cluster_data
1c00789c g     F .text	00000074 exit
1c002fc8 g     F .text	00000018 __himax_reg_set
1c004254 g     F .text	00000012 __rt_event_sched_init
0000039c g     O .data_tiny_fc	00000004 __rt_hyper_pending_emu_length
1c002032 g       .text	00000000 udma_event_handler
1c004fea g     F .text	00000032 pi_cluster_close
1c0034d6 g     F .text	00000004 __nina_w10_connect
1c0057ce g     F .text	00000014 pi_i2c_conf_init
000003a4 g     O .data_tiny_fc	00000004 pwmEventsStatus
1c003cfe g     F .text	00000030 __rt_cbsys_exec
0000ffe0 g       .l1cluster_g	00000000 __l1_heap_size
1c004934 g     F .text	0000008c __rt_pmu_cluster_power_down
0000036c g     O .data_tiny_fc	00000004 __rt_hyper_pending_repeat_size
1b000be8 g     O .stack	00000004 __rt_debug_config_trace
1c00a1d8  w    O .bss	00000004 __rt_iodev_uart_channel
1c0000a0 g       .text	00000000 _stext
1c009af4 g     O .data	00000004 PMURetentionState
ffffffff g       *ABS*	00000000 pulp__L1CL
1c007672 g     F .text	00000016 strlen
1c006fc0 g     F .text	00000028 rt_padframe_set
1c005332 g     F .text	00000034 pi_pad_set_function
1c00a23c g     O .bss	00000004 __rt_wakeup_use_fast
1c00232e g       .text	00000000 __pos_spim_receive_enqueue_transfer
1c0033c0 g     F .text	0000002a pi_himax_conf_init
1c000636 g     F .text	00000008 jpeg_encoder_process_status
1c0008a6 g     F .text	00000022 jpeg_encoder_start
00000400 g       *ABS*	00000000 __rt_cl_master_stack_size
1c0076ce g     F .text	0000001a strchr
1c003ff8 g     F .text	0000006e __rt_bridge_req_shutdown
1c0086f8 g     F .text	00000010 rt_uart_conf_init
1c006aa8 g     F .text	00000036 pi_gpio_pin_configure
1c0008e6 g     F .text	000000e2 jpeg_encoder_header
1c008a80 g       .text	00000000 __cluster_text_end
1c0022f6 g       .text	00000000 __rt_spim_handle_tx_copy
1c008818 g     F .text	0000005c __rt_uart_init
1c0053f8 g     F .text	00000048 pi_cpi_close
1c00a288 g       *ABS*	00000000 __l2_end
1c005194 g     F .text	0000005c rt_cluster_mount
1c00728e g     F .text	00000012 __rt_rtc_init
1c00a218 g     O .bss	0000000c uart_conf
1c0087e4 g     F .text	00000034 rt_uart_cluster_write
1c002f34 g     F .text	0000000c pi_camera_open
1c000098 g       .vectors	00000000 __rt_semihosting_call
1b000bec g     O .stack	00000004 __rt_debug_config
1c004d1a g     F .text	00000006 __rt_fll_set_freq
1c003cc0 g     F .text	0000003e __rt_cbsys_add
1c009364 g     O .data	00000774 JpegConstants
1c00508c g     F .text	0000003c __rt_cluster_new
1c0076e8 g     F .text	0000005e __rt_putc_debug_bridge
1c008a80 g       .text	00000000 _endtext
00000374 g     O .data_tiny_fc	00000004 __rt_hyper_current_task
ffffffff g       *ABS*	00000000 pulp__L1FC
1c005384 g     F .text	0000000a pi_cpi_conf_init
1c009af8 g     O .data	00000008 FllsFrequency
1c009160 g     O .data	000000b2 std_ac_luminance_huff
00000030 g     O .data_tiny_fc	00000280 periph_channels
1c0036f4 g     F .text	000001a4 __nina_w10_open



Disassembly of section .vectors:

1c000000 <__irq_vector_base>:


#ifdef ARCHI_CORE_HAS_1_10
  j __rt_illegal_instr
#else
  j __rt_no_irq_handler
1c000000:	0940006f          	j	1c000094 <__rt_no_irq_handler>
#endif

  j __rt_no_irq_handler
1c000004:	0900006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c000008:	08c0006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c00000c:	0880006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c000010:	0840006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c000014:	0800006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c000018:	07c0006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c00001c:	0780006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c000020:	0740006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c000024:	0700006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c000028:	06c0006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c00002c:	0680006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c000030:	0640006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c000034:	0600006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c000038:	05c0006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c00003c:	0580006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c000040:	0540006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c000044:	0500006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c000048:	04c0006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c00004c:	0480006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c000050:	0440006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c000054:	0400006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c000058:	03c0006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c00005c:	0380006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c000060:	0340006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c000064:	0300006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c000068:	02c0006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c00006c:	0280006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c000070:	0240006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c000074:	0200006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c000078:	01c0006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c00007c:	0180006f          	j	1c000094 <__rt_no_irq_handler>

1c000080 <_start>:


  .org 0x80
  .global _start
_start:
  jal x0, _entry
1c000080:	59f0106f          	j	1c001e1e <_entry>


#ifndef __RT_MODE_BARE

  jal x0, __rt_illegal_instr
1c000084:	7410106f          	j	1c001fc4 <__rt_illegal_instr>
	...

1c000090 <__rt_debug_struct_ptr>:
1c000090:	928c                	0x928c
1c000092:	1c00                	addi	s0,sp,560

1c000094 <__rt_no_irq_handler>:
  .word __hal_debug_struct

#endif

__rt_no_irq_handler:
  j __rt_no_irq_handler
1c000094:	0000006f          	j	1c000094 <__rt_no_irq_handler>

1c000098 <__rt_semihosting_call>:

#endif

  .global __rt_semihosting_call
__rt_semihosting_call:
  ebreak
1c000098:	00100073          	ebreak
  jr          ra
1c00009c:	00008067          	ret

Disassembly of section .text:

1c0000a0 <frame_streamer_conf_init>:

int frame_streamer_conf_init(struct frame_streamer_conf *conf)
{
  conf->transport = NULL;
  conf->format = FRAME_STREAMER_FORMAT_RAW;
  conf->name = "None";
1c0000a0:	1c0097b7          	lui	a5,0x1c009
1c0000a4:	d6878793          	addi	a5,a5,-664 # 1c008d68 <__func__.13604+0x16c>
  conf->transport = NULL;
1c0000a8:	00052023          	sw	zero,0(a0)
  conf->format = FRAME_STREAMER_FORMAT_RAW;
1c0000ac:	00052223          	sw	zero,4(a0)
  conf->name = "None";
1c0000b0:	c95c                	sw	a5,20(a0)
  return 0;
}
1c0000b2:	4501                	li	a0,0
1c0000b4:	8082                	ret

1c0000b6 <frame_streamer_open>:
}



frame_streamer_t *frame_streamer_open(struct frame_streamer_conf *conf)
{
1c0000b6:	7179                	addi	sp,sp,-48
1c0000b8:	d226                	sw	s1,36(sp)
1c0000ba:	84aa                	mv	s1,a0
  frame_streamer_t *streamer = pmsis_l2_malloc(sizeof(frame_streamer_t));
1c0000bc:	08400513          	li	a0,132
{
1c0000c0:	d422                	sw	s0,40(sp)
1c0000c2:	d606                	sw	ra,44(sp)
1c0000c4:	d04a                	sw	s2,32(sp)
1c0000c6:	ce4e                	sw	s3,28(sp)
  frame_streamer_t *streamer = pmsis_l2_malloc(sizeof(frame_streamer_t));
1c0000c8:	344040ef          	jal	ra,1c00440c <pi_l2_malloc>
1c0000cc:	842a                	mv	s0,a0
  if (streamer == NULL) return NULL;
1c0000ce:	cd3d                	beqz	a0,1c00014c <frame_streamer_open+0x96>

  streamer->transport = conf->transport;
1c0000d0:	4088                	lw	a0,0(s1)
  streamer->format = conf->format;
1c0000d2:	40dc                	lw	a5,4(s1)
  streamer->width = conf->width;
1c0000d4:	4494                	lw	a3,8(s1)
  streamer->height = conf->height;
1c0000d6:	44d8                	lw	a4,12(s1)
  streamer->transport = conf->transport;
1c0000d8:	c008                	sw	a0,0(s0)
  streamer->format = conf->format;
1c0000da:	c05c                	sw	a5,4(s0)
  streamer->width = conf->width;
1c0000dc:	08d42023          	sw	a3,128(s0)
  streamer->height = conf->height;
1c0000e0:	dc78                	sw	a4,124(s0)

  if (conf->format == FRAME_STREAMER_FORMAT_JPEG)
1c0000e2:	0617ad63          	p.beqimm	a5,1,1c00015c <frame_streamer_open+0xa6>
    streamer->jpeg = __frame_streamer_open_jpeg_encoder(streamer);
    if (streamer->jpeg == NULL)
      goto error0;
  }

  streamer->channel = pi_transport_connect(streamer->transport, NULL, NULL);
1c0000e6:	4601                	li	a2,0
1c0000e8:	4581                	li	a1,0
1c0000ea:	360030ef          	jal	ra,1c00344a <pi_transport_connect>
1c0000ee:	c408                	sw	a0,8(s0)
  if (streamer->channel == -1)
1c0000f0:	13f52063          	p.beqimm	a0,-1,1c000210 <frame_streamer_open+0x15a>
  streamer->req.header.packet_size = sizeof(frame_streamer_open_req_full_t) - sizeof(struct pi_transport_header);

  streamer->req.req.type = conf->format;
  streamer->req.req.channel = streamer->channel;
  streamer->req.req.width = conf->width;
  streamer->req.req.height = conf->height;
1c0000f4:	44d4                	lw	a3,12(s1)
  streamer->req.req.depth = conf->depth;
1c0000f6:	4898                	lw	a4,16(s1)
  streamer->req.req.type = conf->format;
1c0000f8:	40cc                	lw	a1,4(s1)
  streamer->req.req.width = conf->width;
1c0000fa:	4490                	lw	a2,8(s1)
  streamer->req.header.channel = TRANSPORT_SERVICE_FRAME_STREAMER;
1c0000fc:	4805                	li	a6,1
1c0000fe:	48dc                	lw	a5,20(s1)
1c000100:	01042c23          	sw	a6,24(s0)
  streamer->req.header.packet_size = sizeof(frame_streamer_open_req_full_t) - sizeof(struct pi_transport_header);
1c000104:	05400813          	li	a6,84
  streamer->req.req.height = conf->height;
1c000108:	d814                	sw	a3,48(s0)
  streamer->req.req.depth = conf->depth;
1c00010a:	d858                	sw	a4,52(s0)
  streamer->req.header.packet_size = sizeof(frame_streamer_open_req_full_t) - sizeof(struct pi_transport_header);
1c00010c:	01042e23          	sw	a6,28(s0)
  streamer->req.req.type = conf->format;
1c000110:	d04c                	sw	a1,36(s0)
  streamer->req.req.channel = streamer->channel;
1c000112:	d408                	sw	a0,40(s0)
  streamer->req.req.width = conf->width;
1c000114:	d450                	sw	a2,44(s0)
1c000116:	03840693          	addi	a3,s0,56
1c00011a:	03f4d0fb          	lp.setupi	x1,63,1c00012c <frame_streamer_open+0x76>

  for (int i=0; i<NAME_LENGTH-1; i++)
  {
    streamer->req.req.name[i] = conf->name[i];
1c00011e:	0007c603          	lbu	a2,0(a5)
1c000122:	00c680ab          	p.sb	a2,1(a3!)
    if (conf->name[i] == 0)
1c000126:	0017c60b          	p.lbu	a2,1(a5!)
1c00012a:	c211                	beqz	a2,1c00012e <frame_streamer_open+0x78>
1c00012c:	0001                	nop
      break;
  }
  streamer->req.req.name[NAME_LENGTH-1] = 0;

  if (pi_transport_send(streamer->transport, (void *)&streamer->req, sizeof(streamer->req)))
1c00012e:	4008                	lw	a0,0(s0)
  streamer->req.req.name[NAME_LENGTH-1] = 0;
1c000130:	06040ba3          	sb	zero,119(s0)
  if (pi_transport_send(streamer->transport, (void *)&streamer->req, sizeof(streamer->req)))
1c000134:	06000613          	li	a2,96
1c000138:	01840593          	addi	a1,s0,24
1c00013c:	354030ef          	jal	ra,1c003490 <pi_transport_send>
1c000140:	0c051863          	bnez	a0,1c000210 <frame_streamer_open+0x15a>
    goto error2;

  if (conf->format == FRAME_STREAMER_FORMAT_JPEG)
1c000144:	0044a903          	lw	s2,4(s1)
1c000148:	06192263          	p.beqimm	s2,1,1c0001ac <frame_streamer_open+0xf6>
    __frame_streamer_close_jpeg_encoder(streamer->jpeg);

error0:
  pmsis_l2_malloc_free(streamer, sizeof(frame_streamer_t));
  return NULL;
}
1c00014c:	8522                	mv	a0,s0
1c00014e:	50b2                	lw	ra,44(sp)
1c000150:	5422                	lw	s0,40(sp)
1c000152:	5492                	lw	s1,36(sp)
1c000154:	5902                	lw	s2,32(sp)
1c000156:	49f2                	lw	s3,28(sp)
1c000158:	6145                	addi	sp,sp,48
1c00015a:	8082                	ret
  frame_streamer_jpeg_t *jpeg = pmsis_l2_malloc(sizeof(frame_streamer_jpeg_t));
1c00015c:	10c00513          	li	a0,268
1c000160:	2ac040ef          	jal	ra,1c00440c <pi_l2_malloc>
1c000164:	892a                	mv	s2,a0
  if (jpeg == NULL)
1c000166:	10050063          	beqz	a0,1c000266 <frame_streamer_open+0x1b0>
  jpeg_encoder_conf_init(&enc_conf);
1c00016a:	0048                	addi	a0,sp,4
1c00016c:	76c000ef          	jal	ra,1c0008d8 <jpeg_encoder_conf_init>
  enc_conf.width = streamer->width;
1c000170:	08042783          	lw	a5,128(s0)
  if (jpeg_encoder_open(enc, &enc_conf))
1c000174:	004c                	addi	a1,sp,4
1c000176:	854a                	mv	a0,s2
  enc_conf.width = streamer->width;
1c000178:	c23e                	sw	a5,4(sp)
  enc_conf.height = streamer->height;
1c00017a:	5c7c                	lw	a5,124(s0)
  enc_conf.flags = 0;
1c00017c:	c602                	sw	zero,12(sp)
  enc_conf.height = streamer->height;
1c00017e:	c43e                	sw	a5,8(sp)
  if (jpeg_encoder_open(enc, &enc_conf))
1c000180:	2719                	jal	1c000886 <jpeg_encoder_open>
1c000182:	0c051d63          	bnez	a0,1c00025c <frame_streamer_open+0x1a6>
  if (jpeg_encoder_start(enc))
1c000186:	854a                	mv	a0,s2
1c000188:	2f39                	jal	1c0008a6 <jpeg_encoder_start>
1c00018a:	0c051763          	bnez	a0,1c000258 <frame_streamer_open+0x1a2>
  jpeg->bitstream.size = JPEG_BITSTREAM_SIZE;
1c00018e:	40000793          	li	a5,1024
1c000192:	10f92223          	sw	a5,260(s2)
  jpeg->bitstream.data = pmsis_l2_malloc(JPEG_BITSTREAM_SIZE);
1c000196:	40000513          	li	a0,1024
1c00019a:	272040ef          	jal	ra,1c00440c <pi_l2_malloc>
1c00019e:	0ea92823          	sw	a0,240(s2)
  if (jpeg->bitstream.data == NULL)
1c0001a2:	c94d                	beqz	a0,1c000254 <frame_streamer_open+0x19e>
1c0001a4:	4008                	lw	a0,0(s0)
    streamer->jpeg = __frame_streamer_open_jpeg_encoder(streamer);
1c0001a6:	07242c23          	sw	s2,120(s0)
1c0001aa:	bf35                	j	1c0000e6 <frame_streamer_open+0x30>
    if (jpeg_encoder_header(&streamer->jpeg->encoder, &streamer->jpeg->bitstream, &header_size))
1c0001ac:	5c28                	lw	a0,120(s0)
1c0001ae:	0050                	addi	a2,sp,4
1c0001b0:	0ec50593          	addi	a1,a0,236
1c0001b4:	732000ef          	jal	ra,1c0008e6 <jpeg_encoder_header>
1c0001b8:	ed21                	bnez	a0,1c000210 <frame_streamer_open+0x15a>
    streamer->header.info = 1;
1c0001ba:	01242a23          	sw	s2,20(s0)
    if (pi_transport_send_header(streamer->transport, &streamer->header, streamer->channel, header_size))
1c0001be:	4692                	lw	a3,4(sp)
1c0001c0:	4410                	lw	a2,8(s0)
1c0001c2:	4008                	lw	a0,0(s0)
1c0001c4:	00c40993          	addi	s3,s0,12
1c0001c8:	85ce                	mv	a1,s3
1c0001ca:	292030ef          	jal	ra,1c00345c <pi_transport_send_header>
1c0001ce:	e129                	bnez	a0,1c000210 <frame_streamer_open+0x15a>
    if (pi_transport_send(streamer->transport, streamer->jpeg->bitstream.data, header_size))
1c0001d0:	5c3c                	lw	a5,120(s0)
1c0001d2:	4612                	lw	a2,4(sp)
1c0001d4:	4008                	lw	a0,0(s0)
1c0001d6:	0f07a583          	lw	a1,240(a5)
1c0001da:	2b6030ef          	jal	ra,1c003490 <pi_transport_send>
1c0001de:	e90d                	bnez	a0,1c000210 <frame_streamer_open+0x15a>
    if (jpeg_encoder_footer(&streamer->jpeg->encoder, &streamer->jpeg->bitstream, &header_size))
1c0001e0:	5c28                	lw	a0,120(s0)
1c0001e2:	0050                	addi	a2,sp,4
1c0001e4:	0ec50593          	addi	a1,a0,236
1c0001e8:	7e0000ef          	jal	ra,1c0009c8 <jpeg_encoder_footer>
1c0001ec:	e115                	bnez	a0,1c000210 <frame_streamer_open+0x15a>
    streamer->header.info = 1;
1c0001ee:	01242a23          	sw	s2,20(s0)
    if (pi_transport_send_header(streamer->transport, &streamer->header, streamer->channel, header_size))
1c0001f2:	4692                	lw	a3,4(sp)
1c0001f4:	4410                	lw	a2,8(s0)
1c0001f6:	4008                	lw	a0,0(s0)
1c0001f8:	85ce                	mv	a1,s3
1c0001fa:	262030ef          	jal	ra,1c00345c <pi_transport_send_header>
1c0001fe:	e909                	bnez	a0,1c000210 <frame_streamer_open+0x15a>
    if (pi_transport_send(streamer->transport, streamer->jpeg->bitstream.data, header_size))
1c000200:	5c3c                	lw	a5,120(s0)
1c000202:	4612                	lw	a2,4(sp)
1c000204:	4008                	lw	a0,0(s0)
1c000206:	0f07a583          	lw	a1,240(a5)
1c00020a:	286030ef          	jal	ra,1c003490 <pi_transport_send>
1c00020e:	dd1d                	beqz	a0,1c00014c <frame_streamer_open+0x96>
  if (conf->format == FRAME_STREAMER_FORMAT_JPEG)
1c000210:	40dc                	lw	a5,4(s1)
1c000212:	0217a063          	p.beqimm	a5,1,1c000232 <frame_streamer_open+0x17c>
  pmsis_l2_malloc_free(streamer, sizeof(frame_streamer_t));
1c000216:	8522                	mv	a0,s0
1c000218:	08400593          	li	a1,132
1c00021c:	1fc040ef          	jal	ra,1c004418 <pi_l2_free>
  return NULL;
1c000220:	4401                	li	s0,0
}
1c000222:	8522                	mv	a0,s0
1c000224:	50b2                	lw	ra,44(sp)
1c000226:	5422                	lw	s0,40(sp)
1c000228:	5492                	lw	s1,36(sp)
1c00022a:	5902                	lw	s2,32(sp)
1c00022c:	49f2                	lw	s3,28(sp)
1c00022e:	6145                	addi	sp,sp,48
1c000230:	8082                	ret
    __frame_streamer_close_jpeg_encoder(streamer->jpeg);
1c000232:	5c24                	lw	s1,120(s0)
  pmsis_l2_malloc_free(jpeg->bitstream.data, JPEG_BITSTREAM_SIZE);
1c000234:	40000593          	li	a1,1024
1c000238:	0f04a503          	lw	a0,240(s1)
1c00023c:	1dc040ef          	jal	ra,1c004418 <pi_l2_free>
  jpeg_encoder_stop(enc);
1c000240:	8526                	mv	a0,s1
1c000242:	2559                	jal	1c0008c8 <jpeg_encoder_stop>
  jpeg_encoder_close(enc);
1c000244:	8526                	mv	a0,s1
1c000246:	2d41                	jal	1c0008d6 <jpeg_encoder_close>
  pmsis_l2_malloc_free(jpeg, sizeof(frame_streamer_jpeg_t));
1c000248:	10c00593          	li	a1,268
1c00024c:	8526                	mv	a0,s1
1c00024e:	1ca040ef          	jal	ra,1c004418 <pi_l2_free>
1c000252:	b7d1                	j	1c000216 <frame_streamer_open+0x160>
  jpeg_encoder_stop(enc);
1c000254:	854a                	mv	a0,s2
1c000256:	2d8d                	jal	1c0008c8 <jpeg_encoder_stop>
  jpeg_encoder_close(enc);
1c000258:	854a                	mv	a0,s2
1c00025a:	2db5                	jal	1c0008d6 <jpeg_encoder_close>
  pmsis_l2_malloc_free(jpeg, sizeof(frame_streamer_jpeg_t));
1c00025c:	10c00593          	li	a1,268
1c000260:	854a                	mv	a0,s2
1c000262:	1b6040ef          	jal	ra,1c004418 <pi_l2_free>
    streamer->jpeg = __frame_streamer_open_jpeg_encoder(streamer);
1c000266:	06042c23          	sw	zero,120(s0)
1c00026a:	b775                	j	1c000216 <frame_streamer_open+0x160>

1c00026c <frame_streamer_send_async>:

int frame_streamer_send_async(frame_streamer_t *streamer, pi_buffer_t *buffer, pi_task_t *task)
{
  uint8_t *frame = buffer->data;

  if (streamer->format == FRAME_STREAMER_FORMAT_RAW)
1c00026c:	415c                	lw	a5,4(a0)
{
1c00026e:	7179                	addi	sp,sp,-48
1c000270:	d422                	sw	s0,40(sp)
1c000272:	d04a                	sw	s2,32(sp)
1c000274:	cc52                	sw	s4,24(sp)
1c000276:	d606                	sw	ra,44(sp)
1c000278:	d226                	sw	s1,36(sp)
1c00027a:	ce4e                	sw	s3,28(sp)
1c00027c:	842a                	mv	s0,a0
1c00027e:	892e                	mv	s2,a1
1c000280:	8a32                	mv	s4,a2
  if (streamer->format == FRAME_STREAMER_FORMAT_RAW)
1c000282:	cbb1                	beqz	a5,1c0002d6 <frame_streamer_send_async+0x6a>
      return -1;

    if (pi_transport_send_async(streamer->transport, buffer->data, size, task))
      return -1;
  }
  else if (streamer->format == FRAME_STREAMER_FORMAT_JPEG)
1c000284:	0217bf63          	p.bneimm	a5,1,1c0002c2 <frame_streamer_send_async+0x56>
1c000288:	00c50993          	addi	s3,a0,12
1c00028c:	a811                	j	1c0002a0 <frame_streamer_send_async+0x34>
      streamer->header.info = err ? 0 : 1;

      if (pi_transport_send_header(streamer->transport, &streamer->header, streamer->channel, size))
        return -1;

      if (pi_transport_send(streamer->transport, streamer->jpeg->bitstream.data, size))
1c00028e:	5c3c                	lw	a5,120(s0)
1c000290:	4632                	lw	a2,12(sp)
1c000292:	4008                	lw	a0,0(s0)
1c000294:	0f07a583          	lw	a1,240(a5)
1c000298:	1f8030ef          	jal	ra,1c003490 <pi_transport_send>
1c00029c:	e11d                	bnez	a0,1c0002c2 <frame_streamer_send_async+0x56>
        return -1;

      if (err == 0)
1c00029e:	c8a5                	beqz	s1,1c00030e <frame_streamer_send_async+0xa2>
      int err = jpeg_encoder_process(&streamer->jpeg->encoder, buffer, &streamer->jpeg->bitstream, &size);
1c0002a0:	5c28                	lw	a0,120(s0)
1c0002a2:	0074                	addi	a3,sp,12
1c0002a4:	85ca                	mv	a1,s2
1c0002a6:	0ec50613          	addi	a2,a0,236
1c0002aa:	2379                	jal	1c000838 <jpeg_encoder_process>
1c0002ac:	84aa                	mv	s1,a0
      if (pi_transport_send_header(streamer->transport, &streamer->header, streamer->channel, size))
1c0002ae:	46b2                	lw	a3,12(sp)
1c0002b0:	4410                	lw	a2,8(s0)
1c0002b2:	4008                	lw	a0,0(s0)
      streamer->header.info = err ? 0 : 1;
1c0002b4:	0014b793          	seqz	a5,s1
      if (pi_transport_send_header(streamer->transport, &streamer->header, streamer->channel, size))
1c0002b8:	85ce                	mv	a1,s3
      streamer->header.info = err ? 0 : 1;
1c0002ba:	c85c                	sw	a5,20(s0)
      if (pi_transport_send_header(streamer->transport, &streamer->header, streamer->channel, size))
1c0002bc:	1a0030ef          	jal	ra,1c00345c <pi_transport_send_header>
1c0002c0:	d579                	beqz	a0,1c00028e <frame_streamer_send_async+0x22>
        return -1;
1c0002c2:	54fd                	li	s1,-1
  {
    return -1;
  }

  return 0;
}
1c0002c4:	50b2                	lw	ra,44(sp)
1c0002c6:	5422                	lw	s0,40(sp)
1c0002c8:	8526                	mv	a0,s1
1c0002ca:	5902                	lw	s2,32(sp)
1c0002cc:	5492                	lw	s1,36(sp)
1c0002ce:	49f2                	lw	s3,28(sp)
1c0002d0:	4a62                	lw	s4,24(sp)
1c0002d2:	6145                	addi	sp,sp,48
1c0002d4:	8082                	ret
  pi_buffer_format_e format;
} pi_buffer_t;

static inline int pi_buffer_size(pi_buffer_t *buffer)
{
  return buffer->width*buffer->height*buffer->channels;
1c0002d6:	4584                	lw	s1,8(a1)
1c0002d8:	45d8                	lw	a4,12(a1)
1c0002da:	499c                	lw	a5,16(a1)
    if (pi_transport_send_header(streamer->transport, &streamer->header, streamer->channel, size))
1c0002dc:	4510                	lw	a2,8(a0)
1c0002de:	02e484b3          	mul	s1,s1,a4
1c0002e2:	4108                	lw	a0,0(a0)
1c0002e4:	00c40593          	addi	a1,s0,12
1c0002e8:	02f484b3          	mul	s1,s1,a5
1c0002ec:	86a6                	mv	a3,s1
1c0002ee:	16e030ef          	jal	ra,1c00345c <pi_transport_send_header>
1c0002f2:	f961                	bnez	a0,1c0002c2 <frame_streamer_send_async+0x56>
    if (pi_transport_send_async(streamer->transport, buffer->data, size, task))
1c0002f4:	4008                	lw	a0,0(s0)
};

static inline int pi_transport_send_async(struct pi_device *device, void *buffer, size_t size, pi_task_t *task)
{
  pi_transport_api_t *api = (pi_transport_api_t *)device->api;
  return api->send_async(device, buffer, size, task);
1c0002f6:	00492583          	lw	a1,4(s2)
1c0002fa:	8626                	mv	a2,s1
1c0002fc:	411c                	lw	a5,0(a0)
1c0002fe:	86d2                	mv	a3,s4
1c000300:	479c                	lw	a5,8(a5)
1c000302:	9782                	jalr	a5
1c000304:	00a03533          	snez	a0,a0
1c000308:	40a004b3          	neg	s1,a0
1c00030c:	bf65                	j	1c0002c4 <frame_streamer_send_async+0x58>

#if defined(__OPTIMIZE__) && defined(CORE_PULP_BUILTINS) && !defined(__LLVM__)

static inline unsigned int hal_spr_read_then_clr(unsigned int reg, unsigned int val)
{
  return __builtin_pulp_read_then_spr_bit_clr(reg, val);
1c00030e:	30047773          	csrrci	a4,mstatus,8

static inline void __rt_event_enqueue(rt_event_t *event)
{
  rt_event_sched_t *sched = rt_event_internal_sched();
  event->next = NULL;
  if (sched->first) {
1c000312:	01c02683          	lw	a3,28(zero) # 1c <_l1_preload_size>
  event->next = NULL;
1c000316:	000a2023          	sw	zero,0(s4)
  if (sched->first) {
1c00031a:	ca99                	beqz	a3,1c000330 <frame_streamer_send_async+0xc4>
    sched->last->next = event;
1c00031c:	01c00793          	li	a5,28
1c000320:	43d4                	lw	a3,4(a5)
1c000322:	0146a023          	sw	s4,0(a3)
  } else {
    sched->first = event;
  }
  sched->last = event;
1c000326:	0147a223          	sw	s4,4(a5)
  return __builtin_pulp_read_then_spr_bit_set(reg, val);
}

static inline void hal_spr_write(unsigned int reg, unsigned int val)
{
  __builtin_pulp_spr_write(reg, val);
1c00032a:	30071073          	csrw	mstatus,a4
1c00032e:	bf59                	j	1c0002c4 <frame_streamer_send_async+0x58>
    sched->first = event;
1c000330:	01402e23          	sw	s4,28(zero) # 1c <_l1_preload_size>
1c000334:	01c00793          	li	a5,28
1c000338:	b7fd                	j	1c000326 <frame_streamer_send_async+0xba>

1c00033a <frame_streamer_send>:



int frame_streamer_send(frame_streamer_t *streamer, pi_buffer_t *buffer)
{
1c00033a:	7175                	addi	sp,sp,-144
  return 0;
}

static inline struct pi_task *pi_task_block(struct pi_task *task)
{
  task->id = PI_TASK_NONE_ID;
1c00033c:	4785                	li	a5,1
  pi_task_t task;
  frame_streamer_send_async(streamer, buffer, pi_task_block(&task));
1c00033e:	860a                	mv	a2,sp
1c000340:	cc3e                	sw	a5,24(sp)
  task->arg[0] = (uint32_t)0;
  task->implem.keep = 1;
1c000342:	d43e                	sw	a5,40(sp)
{
1c000344:	c706                	sw	ra,140(sp)
1c000346:	c522                	sw	s0,136(sp)
1c000348:	c326                	sw	s1,132(sp)
  task->arg[0] = (uint32_t)0;
1c00034a:	c202                	sw	zero,4(sp)

void __rt_event_sched_init();

static inline void __rt_task_init(pi_task_t *task)
{
  task->done = 0;
1c00034c:	00010a23          	sb	zero,20(sp)
  frame_streamer_send_async(streamer, buffer, pi_task_block(&task));
1c000350:	3f31                	jal	1c00026c <frame_streamer_send_async>

#endif

static inline void pi_task_wait_on(struct pi_task *task)
{
  while(!task->done)
1c000352:	01410783          	lb	a5,20(sp)
1c000356:	ef89                	bnez	a5,1c000370 <frame_streamer_send+0x36>
  return __builtin_pulp_read_then_spr_bit_clr(reg, val);
1c000358:	30047473          	csrrci	s0,mstatus,8
  __rt_event_execute(__rt_event_get_current_sched(), wait);
1c00035c:	4585                	li	a1,1
1c00035e:	01c00513          	li	a0,28
1c000362:	64d030ef          	jal	ra,1c0041ae <__rt_event_execute>
  __builtin_pulp_spr_write(reg, val);
1c000366:	30041073          	csrw	mstatus,s0
1c00036a:	01410783          	lb	a5,20(sp)
1c00036e:	d7ed                	beqz	a5,1c000358 <frame_streamer_send+0x1e>
  pi_task_wait_on(&task);
  return 0;
1c000370:	40ba                	lw	ra,140(sp)
1c000372:	442a                	lw	s0,136(sp)
1c000374:	449a                	lw	s1,132(sp)
1c000376:	4501                	li	a0,0
1c000378:	6149                	addi	sp,sp,144
1c00037a:	8082                	ret

1c00037c <AppendBits>:

  //printf("Append 0x%x size %d at %d\n", Val, Size, BitPos);

#if 1

  unsigned char *current = BitStream + BitPos / 8;
1c00037c:	0035d793          	srli	a5,a1,0x3
  int done = BitPos % 8;
1c000380:	f835b5b3          	p.bclr	a1,a1,28,3
  unsigned char *current = BitStream + BitPos / 8;
1c000384:	953e                	add	a0,a0,a5

  if (done)
1c000386:	c9a1                	beqz	a1,1c0003d6 <AppendBits+0x5a>
  {
    int rest = 8 - done;
1c000388:	4721                	li	a4,8
    if (rest > Size)
      rest = Size;
    Size -= rest;
    *current = ((*current) << rest) | ((Val >> Size) & 0xff);
1c00038a:	00054783          	lbu	a5,0(a0)
    int rest = 8 - done;
1c00038e:	8f0d                	sub	a4,a4,a1
1c000390:	04e6c733          	p.min	a4,a3,a4
    Size -= rest;
1c000394:	40e688b3          	sub	a7,a3,a4
    *current = ((*current) << rest) | ((Val >> Size) & 0xff);
1c000398:	00e797b3          	sll	a5,a5,a4
1c00039c:	01165833          	srl	a6,a2,a7
1c0003a0:	0107e7b3          	or	a5,a5,a6
1c0003a4:	0ff7f793          	andi	a5,a5,255

    if (done + rest < 8)
1c0003a8:	95ba                	add	a1,a1,a4
    *current = ((*current) << rest) | ((Val >> Size) & 0xff);
1c0003aa:	00f50023          	sb	a5,0(a0)
    if (done + rest < 8)
1c0003ae:	471d                	li	a4,7
1c0003b0:	02b75163          	ble	a1,a4,1c0003d2 <AppendBits+0x56>
    {
      return result;
    }

    if (*current == 0xff)
1c0003b4:	0ff00593          	li	a1,255
1c0003b8:	00150713          	addi	a4,a0,1
1c0003bc:	06b78663          	beq	a5,a1,1c000428 <AppendBits+0xac>
    {
      current++;
      *current = 0x00;
      result += 8;
    }
    current++;
1c0003c0:	853a                	mv	a0,a4
  }
  while (Size >= 8)
1c0003c2:	479d                	li	a5,7
1c0003c4:	0117cd63          	blt	a5,a7,1c0003de <AppendBits+0x62>
1c0003c8:	872a                	mv	a4,a0
    }
    current++;

  }

  if (Size)
1c0003ca:	00088463          	beqz	a7,1c0003d2 <AppendBits+0x56>
  {
    *current = (Val) & 0xff;
1c0003ce:	00c70023          	sb	a2,0(a4)
    *WordStream = gap8_bitinsert_r(*WordStream, Val, Size, BitPos % 8);
    printf("PUT BITS %x current word %2.2x pos %d/%d len %d\n", Val, (unsigned char)*WordStream, BitPos / 8, BitPos % 8, Size);
#endif

  return result;
}
1c0003d2:	8536                	mv	a0,a3
1c0003d4:	8082                	ret
1c0003d6:	88b6                	mv	a7,a3
  while (Size >= 8)
1c0003d8:	479d                	li	a5,7
1c0003da:	ff17d7e3          	ble	a7,a5,1c0003c8 <AppendBits+0x4c>
1c0003de:	ff888793          	addi	a5,a7,-8
1c0003e2:	0037d593          	srli	a1,a5,0x3
1c0003e6:	8846                	mv	a6,a7
    if (*current == 0xff)
1c0003e8:	0ff00313          	li	t1,255
  while (Size >= 8)
1c0003ec:	0585                	addi	a1,a1,1
1c0003ee:	0407c463          	bltz	a5,1c000436 <AppendBits+0xba>
    Size -= 8;
1c0003f2:	1861                	addi	a6,a6,-8
    *current = (Val >> Size) & 0xff;
1c0003f4:	010657b3          	srl	a5,a2,a6
1c0003f8:	872a                	mv	a4,a0
1c0003fa:	0ff7f793          	andi	a5,a5,255
1c0003fe:	00f700ab          	p.sb	a5,1(a4!)
    if (*current == 0xff)
1c000402:	00678a63          	beq	a5,t1,1c000416 <AppendBits+0x9a>
1c000406:	853a                	mv	a0,a4
1c000408:	15fd                	addi	a1,a1,-1
1c00040a:	f5e5                	bnez	a1,1c0003f2 <AppendBits+0x76>
1c00040c:	f838b8b3          	p.bclr	a7,a7,28,3
  if (Size)
1c000410:	fa089fe3          	bnez	a7,1c0003ce <AppendBits+0x52>
1c000414:	bf7d                	j	1c0003d2 <AppendBits+0x56>
      *current = 0x00;
1c000416:	000500a3          	sb	zero,1(a0)
1c00041a:	00250713          	addi	a4,a0,2
      result += 8;
1c00041e:	06a1                	addi	a3,a3,8
1c000420:	853a                	mv	a0,a4
1c000422:	15fd                	addi	a1,a1,-1
1c000424:	f5f9                	bnez	a1,1c0003f2 <AppendBits+0x76>
1c000426:	b7dd                	j	1c00040c <AppendBits+0x90>
1c000428:	00250713          	addi	a4,a0,2
      *current = 0x00;
1c00042c:	000500a3          	sb	zero,1(a0)
      result += 8;
1c000430:	06a1                	addi	a3,a3,8
    current++;
1c000432:	853a                	mv	a0,a4
1c000434:	b779                	j	1c0003c2 <AppendBits+0x46>
1c000436:	4585                	li	a1,1
1c000438:	bf6d                	j	1c0003f2 <AppendBits+0x76>

1c00043a <process_du>:
    const unsigned short *RLE_AC_LUT,
    const unsigned char *RLE_AC_Size_LUT,
    unsigned char *BitStream,
    short int *PrevDU,
    int BitStreamIndex)
{
1c00043a:	715d                	addi	sp,sp,-80
1c00043c:	c4a2                	sw	s0,72(sp)
1c00043e:	c2a6                	sw	s1,68(sp)
1c000440:	c0ca                	sw	s2,64(sp)
1c000442:	de4e                	sw	s3,60(sp)
1c000444:	dc52                	sw	s4,56(sp)
1c000446:	da56                	sw	s5,52(sp)
1c000448:	d462                	sw	s8,40(sp)
1c00044a:	d06a                	sw	s10,32(sp)
1c00044c:	ce6e                	sw	s11,28(sp)
1c00044e:	8d2a                	mv	s10,a0
1c000450:	8db6                	mv	s11,a3
1c000452:	8abe                	mv	s5,a5
1c000454:	c686                	sw	ra,76(sp)
1c000456:	d85a                	sw	s6,48(sp)
1c000458:	d65e                	sw	s7,44(sp)
1c00045a:	d266                	sw	s9,36(sp)
1c00045c:	8a32                	mv	s4,a2
1c00045e:	89ba                	mv	s3,a4
1c000460:	c642                	sw	a6,12(sp)
1c000462:	8c46                	mv	s8,a7
1c000464:	44c6                	lw	s1,80(sp)
1c000466:	4956                	lw	s2,84(sp)
    int i, Pos = 1;
    int BitStreamIndex_param = BitStreamIndex;

    dump_du("before DCT", DU);

    Dct8x8(DU, FDctFactors);
1c000468:	776010ef          	jal	ra,1c001bde <Dct8x8>

    dump_du("after DCU", DU);

    {
        int Vc = DU[0] / QuantLUT[0];
1c00046c:	000d1683          	lh	a3,0(s10)
1c000470:	000dc783          	lbu	a5,0(s11)
1c000474:	02f6c6b3          	div	a3,a3,a5
1c000478:	8436                	mv	s0,a3
        int Vp = PrevDU ? PrevDU[0] : 0;
1c00047a:	00090663          	beqz	s2,1c000486 <process_du+0x4c>
1c00047e:	00091403          	lh	s0,0(s2)
1c000482:	40868433          	sub	s0,a3,s0

        int V = Vc - Vp;
        *PrevDU = Vc;
1c000486:	00d91023          	sh	a3,0(s2)
#endif

static inline void SizeAndIndex(int X, int *SymbolSize, int *SymbolIndex)

{
    int AbsX = (X < 0) ? -X : X;
1c00048a:	040407b3          	p.avg	a5,s0,zero
1c00048e:	01f45693          	srli	a3,s0,0x1f
    int Size = X == 0 ? 0 : 32 - __builtin_clz(AbsX);
1c000492:	4501                	li	a0,0
1c000494:	cc11                	beqz	s0,1c0004b0 <process_du+0x76>
1c000496:	10079433          	p.fl1	s0,a5
1c00049a:	0405                	addi	s0,s0,1
1c00049c:	4505                	li	a0,1
1c00049e:	00851533          	sll	a0,a0,s0
1c0004a2:	157d                	addi	a0,a0,-1
1c0004a4:	02d50533          	mul	a0,a0,a3
1c0004a8:	00141713          	slli	a4,s0,0x1
1c0004ac:	9aa2                	add	s5,s5,s0
1c0004ae:	99ba                	add	s3,s3,a4
    int Sign = (X < 0);

    *SymbolSize = Size;
    *SymbolIndex = Sign * ((1 << Size) - 1) + (1 - 2 * Sign) * AbsX;
1c0004b0:	0686                	slli	a3,a3,0x1
1c0004b2:	4805                	li	a6,1
1c0004b4:	40d80833          	sub	a6,a6,a3
        int RLE_Index, RLE_Size, SymbolSize, SymbolIndex;

        SizeAndIndex(V, &SymbolSize, &SymbolIndex);
        RLE_Index = SymbolSize;
        RLE_Size = RLE_DC_Size_LUT[RLE_Index];
        BitStreamIndex += AppendBits(BitStream, BitStreamIndex, RLE_DC_LUT[RLE_Index], RLE_Size);
1c0004b8:	0009d603          	lhu	a2,0(s3)
1c0004bc:	89aa                	mv	s3,a0
1c0004be:	000ac683          	lbu	a3,0(s5)
1c0004c2:	42f809b3          	p.mac	s3,a6,a5
1c0004c6:	45e6                	lw	a1,88(sp)
1c0004c8:	8526                	mv	a0,s1

    while (Pos < 64)
    {
        int V, ZeroLength;

        for (i = Pos; i < 64; i++)
1c0004ca:	03f00913          	li	s2,63
        BitStreamIndex += AppendBits(BitStream, BitStreamIndex, RLE_DC_LUT[RLE_Index], RLE_Size);
1c0004ce:	357d                	jal	1c00037c <AppendBits>
1c0004d0:	4766                	lw	a4,88(sp)
        BitStreamIndex += AppendBits(BitStream, BitStreamIndex, SymbolIndex, SymbolSize);
1c0004d2:	86a2                	mv	a3,s0
        BitStreamIndex += AppendBits(BitStream, BitStreamIndex, RLE_DC_LUT[RLE_Index], RLE_Size);
1c0004d4:	00a70cb3          	add	s9,a4,a0
        BitStreamIndex += AppendBits(BitStream, BitStreamIndex, SymbolIndex, SymbolSize);
1c0004d8:	85e6                	mv	a1,s9
1c0004da:	864e                	mv	a2,s3
1c0004dc:	8526                	mv	a0,s1
1c0004de:	3d79                	jal	1c00037c <AppendBits>
1c0004e0:	9caa                	add	s9,s9,a0
    int i, Pos = 1;
1c0004e2:	4585                	li	a1,1
1c0004e4:	4985                	li	s3,1
    int Size = X == 0 ? 0 : 32 - __builtin_clz(AbsX);
1c0004e6:	40b906b3          	sub	a3,s2,a1
1c0004ea:	00158793          	addi	a5,a1,1
1c0004ee:	04000713          	li	a4,64
1c0004f2:	00ba0533          	add	a0,s4,a1
1c0004f6:	862e                	mv	a2,a1
1c0004f8:	0685                	addi	a3,a3,1
1c0004fa:	10f74163          	blt	a4,a5,1c0005fc <process_du+0x1c2>
1c0004fe:	0116c0fb          	lp.setup	x1,a3,1c000520 <process_du+0xe6>
        {
            V = DU[ZigZagLUT[i]] / QuantLUT[ZigZagLUT[i]];
1c000502:	0015478b          	p.lbu	a5,1(a0!)
1c000506:	00160a93          	addi	s5,a2,1
1c00050a:	00179713          	slli	a4,a5,0x1
1c00050e:	976a                	add	a4,a4,s10
1c000510:	97ee                	add	a5,a5,s11
1c000512:	00071403          	lh	s0,0(a4)
1c000516:	0007c783          	lbu	a5,0(a5)
1c00051a:	02f44433          	div	s0,s0,a5

#ifdef DUMP_DU
           DU2[i] = V;
#endif

            if (V != 0) break;
1c00051e:	e815                	bnez	s0,1c000552 <process_du+0x118>
1c000520:	8656                	mv	a2,s5
            BitStreamIndex += AppendBits(BitStream, BitStreamIndex, RLE_AC_LUT[RLE_Index], RLE_Size);
            BitStreamIndex += AppendBits(BitStream, BitStreamIndex, SymbolIndex, SymbolSize);
        }
        else
        {
            BitStreamIndex += AppendBits(BitStream, BitStreamIndex, EOB, EOB_LEN);
1c000522:	85e6                	mv	a1,s9
1c000524:	4691                	li	a3,4
1c000526:	4629                	li	a2,10
1c000528:	8526                	mv	a0,s1
1c00052a:	3d89                	jal	1c00037c <AppendBits>
1c00052c:	9caa                	add	s9,s9,a0
    }

    dump_du("after quantization", DU2);

    return BitStreamIndex - BitStreamIndex_param;
}
1c00052e:	47e6                	lw	a5,88(sp)
1c000530:	40b6                	lw	ra,76(sp)
1c000532:	4426                	lw	s0,72(sp)
1c000534:	40fc8533          	sub	a0,s9,a5
1c000538:	4496                	lw	s1,68(sp)
1c00053a:	4906                	lw	s2,64(sp)
1c00053c:	59f2                	lw	s3,60(sp)
1c00053e:	5a62                	lw	s4,56(sp)
1c000540:	5ad2                	lw	s5,52(sp)
1c000542:	5b42                	lw	s6,48(sp)
1c000544:	5bb2                	lw	s7,44(sp)
1c000546:	5c22                	lw	s8,40(sp)
1c000548:	5c92                	lw	s9,36(sp)
1c00054a:	5d02                	lw	s10,32(sp)
1c00054c:	4df2                	lw	s11,28(sp)
1c00054e:	6161                	addi	sp,sp,80
1c000550:	8082                	ret
            int ZeroLength = i - Pos;
1c000552:	40b607b3          	sub	a5,a2,a1
            int ZRL_Seq = ZeroLength / 16;
1c000556:	4047db93          	srai	s7,a5,0x4
            ZeroLength = ZeroLength % 16;
1c00055a:	f647bb33          	p.bclr	s6,a5,27,4
            if (ZRL_Seq)
1c00055e:	060b9563          	bnez	s7,1c0005c8 <process_du+0x18e>
    int Sign = (X < 0);
1c000562:	01f45593          	srli	a1,s0,0x1f
    *SymbolIndex = Sign * ((1 << Size) - 1) + (1 - 2 * Sign) * AbsX;
1c000566:	00159713          	slli	a4,a1,0x1
    int AbsX = (X < 0) ? -X : X;
1c00056a:	04040433          	p.avg	s0,s0,zero
    *SymbolIndex = Sign * ((1 << Size) - 1) + (1 - 2 * Sign) * AbsX;
1c00056e:	40e98733          	sub	a4,s3,a4
1c000572:	02870733          	mul	a4,a4,s0
    int Size = X == 0 ? 0 : 32 - __builtin_clz(AbsX);
1c000576:	47fd                	li	a5,31
1c000578:	10041433          	p.fl1	s0,s0
1c00057c:	40878433          	sub	s0,a5,s0
1c000580:	02000793          	li	a5,32
1c000584:	40878433          	sub	s0,a5,s0
    *SymbolIndex = Sign * ((1 << Size) - 1) + (1 - 2 * Sign) * AbsX;
1c000588:	008996b3          	sll	a3,s3,s0
1c00058c:	16fd                	addi	a3,a3,-1
            RLE_Index = (ZeroLength * 16) + SymbolSize;
1c00058e:	004b1793          	slli	a5,s6,0x4
1c000592:	97a2                	add	a5,a5,s0
1c000594:	8b3a                	mv	s6,a4
1c000596:	42b68b33          	p.mac	s6,a3,a1
            BitStreamIndex += AppendBits(BitStream, BitStreamIndex, RLE_AC_LUT[RLE_Index], RLE_Size);
1c00059a:	4732                	lw	a4,12(sp)
1c00059c:	00179613          	slli	a2,a5,0x1
            RLE_Size = RLE_AC_Size_LUT[RLE_Index];
1c0005a0:	97e2                	add	a5,a5,s8
            BitStreamIndex += AppendBits(BitStream, BitStreamIndex, RLE_AC_LUT[RLE_Index], RLE_Size);
1c0005a2:	963a                	add	a2,a2,a4
1c0005a4:	0007c683          	lbu	a3,0(a5)
1c0005a8:	00065603          	lhu	a2,0(a2)
1c0005ac:	85e6                	mv	a1,s9
1c0005ae:	8526                	mv	a0,s1
1c0005b0:	33f1                	jal	1c00037c <AppendBits>
1c0005b2:	9caa                	add	s9,s9,a0
            BitStreamIndex += AppendBits(BitStream, BitStreamIndex, SymbolIndex, SymbolSize);
1c0005b4:	85e6                	mv	a1,s9
1c0005b6:	86a2                	mv	a3,s0
1c0005b8:	865a                	mv	a2,s6
1c0005ba:	8526                	mv	a0,s1
1c0005bc:	33c1                	jal	1c00037c <AppendBits>
1c0005be:	85d6                	mv	a1,s5
1c0005c0:	9caa                	add	s9,s9,a0
    while (Pos < 64)
1c0005c2:	f35952e3          	ble	s5,s2,1c0004e6 <process_du+0xac>
1c0005c6:	b7a5                	j	1c00052e <process_du+0xf4>
                BitStreamIndex += AppendBits(BitStream, BitStreamIndex, ZRL, ZRL_LEN);
1c0005c8:	85e6                	mv	a1,s9
1c0005ca:	46ad                	li	a3,11
1c0005cc:	7f900613          	li	a2,2041
1c0005d0:	8526                	mv	a0,s1
1c0005d2:	336d                	jal	1c00037c <AppendBits>
1c0005d4:	9caa                	add	s9,s9,a0
            if (ZRL_Seq)
1c0005d6:	f81ba6e3          	p.beqimm	s7,1,1c000562 <process_du+0x128>
                BitStreamIndex += AppendBits(BitStream, BitStreamIndex, ZRL, ZRL_LEN);
1c0005da:	85e6                	mv	a1,s9
1c0005dc:	46ad                	li	a3,11
1c0005de:	7f900613          	li	a2,2041
1c0005e2:	8526                	mv	a0,s1
1c0005e4:	3b61                	jal	1c00037c <AppendBits>
1c0005e6:	9caa                	add	s9,s9,a0
            if (ZRL_Seq)
1c0005e8:	f62bade3          	p.beqimm	s7,2,1c000562 <process_du+0x128>
                BitStreamIndex += AppendBits(BitStream, BitStreamIndex, ZRL, ZRL_LEN);
1c0005ec:	85e6                	mv	a1,s9
1c0005ee:	46ad                	li	a3,11
1c0005f0:	7f900613          	li	a2,2041
1c0005f4:	8526                	mv	a0,s1
1c0005f6:	3359                	jal	1c00037c <AppendBits>
1c0005f8:	9caa                	add	s9,s9,a0
1c0005fa:	b7a5                	j	1c000562 <process_du+0x128>
1c0005fc:	4685                	li	a3,1
1c0005fe:	b701                	j	1c0004fe <process_du+0xc4>

1c000600 <rgb_to_yuv>:
#define FLOAT2FIX(f)  ((int)((f) * (1 << 11)))
#define FIXQ 11

void rgb_to_yuv(unsigned char r, unsigned char g, unsigned char b, int *y, int *u, int *v)
{
    *y = FLOAT2FIX( 0.2990f) * r + FLOAT2FIX(0.5870f) * g + FLOAT2FIX(0.1140f) * b - (128 << FIXQ);
1c000600:	4b200793          	li	a5,1202
1c000604:	02f585b3          	mul	a1,a1,a5
1c000608:	00361793          	slli	a5,a2,0x3
1c00060c:	8f91                	sub	a5,a5,a2
1c00060e:	078a                	slli	a5,a5,0x2
1c000610:	97b2                	add	a5,a5,a2
1c000612:	078e                	slli	a5,a5,0x3
1c000614:	963e                	add	a2,a2,a5
1c000616:	26400793          	li	a5,612
1c00061a:	42f505b3          	p.mac	a1,a0,a5
1c00061e:	962e                	add	a2,a2,a1
    //*u = FLOAT2FIX(-0.1678f) * r - FLOAT2FIX(0.3313f) * g + FLOAT2FIX(0.5000f) * b;
    //*v = FLOAT2FIX( 0.5000f) * r - FLOAT2FIX(0.4187f) * g - FLOAT2FIX(0.0813f) * b;
    *y >>= FIXQ - 2;
1c000620:	fffc05b7          	lui	a1,0xfffc0
1c000624:	12b6265b          	p.addn	a2,a2,a1,9
1c000628:	c290                	sw	a2,0(a3)
    //*u >>= FIXQ - 2;
    //*v >>= FIXQ - 2;
}
1c00062a:	8082                	ret

1c00062c <gray_to_y>:
{
  #if 0
    *y = FLOAT2FIX(1.0f) * r - (128 << FIXQ);
    *y >>= FIXQ - 2;
  #else
    *y = (r - 128) << 2;
1c00062c:	f8050513          	addi	a0,a0,-128
1c000630:	050a                	slli	a0,a0,0x2
1c000632:	c188                	sw	a0,0(a1)
  #endif
}
1c000634:	8082                	ret

1c000636 <jpeg_encoder_process_status>:


int32_t jpeg_encoder_process_status(uint32_t *encoded_size, pi_task_t *task)
{
  *encoded_size = task->arg[2];
1c000636:	45dc                	lw	a5,12(a1)
1c000638:	c11c                	sw	a5,0(a0)
  return task->arg[3];
}
1c00063a:	4988                	lw	a0,16(a1)
1c00063c:	8082                	ret

1c00063e <jpeg_encoder_process_fc>:

void jpeg_encoder_process_fc(jpeg_encoder_t *enc, pi_buffer_t *image, pi_buffer_t *encoded_bitstream, pi_task_t *task)
{
  int image_size = image->width * image->height;
  unsigned int bitstream_nb_bits = encoded_bitstream->size*8;
1c00063e:	01862f83          	lw	t6,24(a2)
  unsigned int height = image->height;
  int BitStreamIndex = 0;
  unsigned char *bitstream = encoded_bitstream->data;
  int retval = 1;

  if (enc->pending_bits)
1c000642:	451c                	lw	a5,8(a0)
{
1c000644:	7115                	addi	sp,sp,-224
1c000646:	cda2                	sw	s0,216(sp)
1c000648:	c9ca                	sw	s2,208(sp)
1c00064a:	c7ce                	sw	s3,204(sp)
1c00064c:	c3d6                	sw	s5,196(sp)
1c00064e:	c1da                	sw	s6,192(sp)
1c000650:	df5e                	sw	s7,188(sp)
1c000652:	d76e                	sw	s11,172(sp)
1c000654:	cf86                	sw	ra,220(sp)
1c000656:	cba6                	sw	s1,212(sp)
1c000658:	c5d2                	sw	s4,200(sp)
1c00065a:	dd62                	sw	s8,184(sp)
1c00065c:	db66                	sw	s9,180(sp)
1c00065e:	d96a                	sw	s10,176(sp)
1c000660:	ce32                	sw	a2,28(sp)
1c000662:	cc36                	sw	a3,24(sp)
1c000664:	8daa                	mv	s11,a0
  int image_size = image->width * image->height;
1c000666:	0085aa83          	lw	s5,8(a1) # fffc0008 <pulp__FC+0xfffc0009>
1c00066a:	00c5ab03          	lw	s6,12(a1)
  unsigned int bitstream_nb_bits = encoded_bitstream->size*8;
1c00066e:	003f9993          	slli	s3,t6,0x3
  unsigned char *data = image->data;
1c000672:	0045a903          	lw	s2,4(a1)
  unsigned char *bitstream = encoded_bitstream->data;
1c000676:	4240                	lw	s0,4(a2)
1c000678:	8bbe                	mv	s7,a5
  if (enc->pending_bits)
1c00067a:	c799                	beqz	a5,1c000688 <jpeg_encoder_process_fc+0x4a>
  {
    *bitstream = enc->pending_bitstream_char;
1c00067c:	00e54783          	lbu	a5,14(a0)
1c000680:	00f40023          	sb	a5,0(s0)
    BitStreamIndex = enc->pending_bits;
1c000684:	451c                	lw	a5,8(a0)
1c000686:	8bbe                	mv	s7,a5
  }

  while (bitstream_nb_bits >= MAX_BYTES_IN_DU*8)
1c000688:	6485                	lui	s1,0x1
1c00068a:	81f48493          	addi	s1,s1,-2017 # 81f <__rt_stack_size+0x1f>
1c00068e:	0d34ff63          	bleu	s3,s1,1c00076c <jpeg_encoder_process_fc+0x12e>
1c000692:	00cd8d13          	addi	s10,s11,12
1c000696:	1c009cb7          	lui	s9,0x1c009
1c00069a:	1c009c37          	lui	s8,0x1c009
  {
    short int du[64];

    if (enc->current_du_x == 0 && enc->current_du_y == 0)
1c00069e:	000da803          	lw	a6,0(s11)
1c0006a2:	00081763          	bnez	a6,1c0006b0 <jpeg_encoder_process_fc+0x72>
1c0006a6:	004da783          	lw	a5,4(s11)
1c0006aa:	e399                	bnez	a5,1c0006b0 <jpeg_encoder_process_fc+0x72>
      enc->prev_du = 0;
1c0006ac:	000d9623          	sh	zero,12(s11)
1c0006b0:	02010313          	addi	t1,sp,32

    for (int i=0; i<8; i++)
    {
      for (int j=0; j<8; j++)
1c0006b4:	4a01                	li	s4,0
      {
        if (enc->current_du_x + j < width && enc->current_du_y + i < height)
          du[i*8 + j] = data[(enc->current_du_y + i)*width + enc->current_du_x + j];
1c0006b6:	010908b3          	add	a7,s2,a6
1c0006ba:	4e21                	li	t3,8
1c0006bc:	023e407b          	lp.setup	x0,t3,1c000702 <jpeg_encoder_process_fc+0xc4>
{
1c0006c0:	859a                	mv	a1,t1
1c0006c2:	861a                	mv	a2,t1
      for (int j=0; j<8; j++)
1c0006c4:	4701                	li	a4,0
1c0006c6:	46a1                	li	a3,8
1c0006c8:	01a6c0fb          	lp.setup	x1,a3,1c0006fc <jpeg_encoder_process_fc+0xbe>
        if (enc->current_du_x + j < width && enc->current_du_y + i < height)
1c0006cc:	00e807b3          	add	a5,a6,a4
1c0006d0:	0f57fd63          	bleu	s5,a5,1c0007ca <jpeg_encoder_process_fc+0x18c>
1c0006d4:	004da783          	lw	a5,4(s11)
          du[i*8 + j] = data[(enc->current_du_y + i)*width + enc->current_du_x + j];
1c0006d8:	00e88533          	add	a0,a7,a4
        if (enc->current_du_x + j < width && enc->current_du_y + i < height)
1c0006dc:	97d2                	add	a5,a5,s4
1c0006de:	0f67f663          	bleu	s6,a5,1c0007ca <jpeg_encoder_process_fc+0x18c>
          du[i*8 + j] = data[(enc->current_du_y + i)*width + enc->current_du_x + j];
1c0006e2:	42fa8533          	p.mac	a0,s5,a5
1c0006e6:	00054783          	lbu	a5,0(a0)
1c0006ea:	00f59023          	sh	a5,0(a1)
        else
          du[i*8 + j] = 0x00;

#if 1
        int val;
        gray_to_y(du[i*8 + j], &val);
1c0006ee:	00061783          	lh	a5,0(a2)
      for (int j=0; j<8; j++)
1c0006f2:	0705                	addi	a4,a4,1
1c0006f4:	0589                	addi	a1,a1,2
    *y = (r - 128) << 2;
1c0006f6:	f8078793          	addi	a5,a5,-128
1c0006fa:	078a                	slli	a5,a5,0x2
        du[i*8 + j] = val;
1c0006fc:	00f6112b          	p.sh	a5,2(a2!)
    for (int i=0; i<8; i++)
1c000700:	0a05                	addi	s4,s4,1
1c000702:	0341                	addi	t1,t1,16
      }
    }

    //printf("Handling block (%d, %d)\n", enc->current_du_x, enc->current_du_y);

    int du_bitstream_nb_bits = process_du(
1c000704:	1c00a537          	lui	a0,0x1c00a
1c000708:	aaa50793          	addi	a5,a0,-1366 # 1c009aaa <JpegConstants+0x746>
1c00070c:	1c009637          	lui	a2,0x1c009
1c000710:	1c009537          	lui	a0,0x1c009
1c000714:	1c00a5b7          	lui	a1,0x1c00a
1c000718:	42460693          	addi	a3,a2,1060 # 1c009424 <JpegConstants+0xc0>
1c00071c:	3e450613          	addi	a2,a0,996 # 1c0093e4 <JpegConstants+0x80>
1c000720:	1c009537          	lui	a0,0x1c009
1c000724:	c45e                	sw	s7,8(sp)
1c000726:	a9258713          	addi	a4,a1,-1390 # 1c009a92 <JpegConstants+0x72e>
1c00072a:	c26a                	sw	s10,4(sp)
1c00072c:	36450593          	addi	a1,a0,868 # 1c009364 <JpegConstants>
1c000730:	c022                	sw	s0,0(sp)
1c000732:	6a4c8893          	addi	a7,s9,1700 # 1c0096a4 <JpegConstants+0x340>
1c000736:	4a4c0813          	addi	a6,s8,1188 # 1c0094a4 <JpegConstants+0x140>
1c00073a:	1008                	addi	a0,sp,32
1c00073c:	39fd                	jal	1c00043a <process_du>
    );

    BitStreamIndex += du_bitstream_nb_bits;
    bitstream_nb_bits -= du_bitstream_nb_bits;

    enc->current_du_x += 8;
1c00073e:	000da783          	lw	a5,0(s11)
    BitStreamIndex += du_bitstream_nb_bits;
1c000742:	9baa                	add	s7,s7,a0
    bitstream_nb_bits -= du_bitstream_nb_bits;
1c000744:	40a989b3          	sub	s3,s3,a0
    enc->current_du_x += 8;
1c000748:	07a1                	addi	a5,a5,8
1c00074a:	00fda023          	sw	a5,0(s11)
    if (enc->current_du_x >= width)
1c00074e:	0157eb63          	bltu	a5,s5,1c000764 <jpeg_encoder_process_fc+0x126>
    {
      enc->current_du_y += 8;
1c000752:	004da783          	lw	a5,4(s11)
      enc->current_du_x = 0;
1c000756:	000da023          	sw	zero,0(s11)
      enc->current_du_y += 8;
1c00075a:	07a1                	addi	a5,a5,8
1c00075c:	00fda223          	sw	a5,4(s11)
      if (enc->current_du_y >= height)
1c000760:	0767f863          	bleu	s6,a5,1c0007d0 <jpeg_encoder_process_fc+0x192>
  while (bitstream_nb_bits >= MAX_BYTES_IN_DU*8)
1c000764:	f334ede3          	bltu	s1,s3,1c00069e <jpeg_encoder_process_fc+0x60>
1c000768:	008da783          	lw	a5,8(s11)
        break;
      }
    }
  }

  unsigned int nb_bits = encoded_bitstream->size*8 - bitstream_nb_bits + enc->pending_bits;
1c00076c:	45f2                	lw	a1,28(sp)
1c00076e:	4d98                	lw	a4,24(a1)
1c000770:	070e                	slli	a4,a4,0x3
1c000772:	973e                	add	a4,a4,a5
1c000774:	41370733          	sub	a4,a4,s3
  unsigned int rounded_nb_bits = nb_bits & ~7;
1c000778:	c40737b3          	p.bclr	a5,a4,2,0
  unsigned int result = rounded_nb_bits >> 3;

  enc->pending_bits = nb_bits - rounded_nb_bits;
1c00077c:	8f1d                	sub	a4,a4,a5
1c00077e:	00eda423          	sw	a4,8(s11)
  unsigned int result = rounded_nb_bits >> 3;
1c000782:	838d                	srli	a5,a5,0x3

  if (enc->pending_bits)
1c000784:	e751                	bnez	a4,1c000810 <jpeg_encoder_process_fc+0x1d2>
1c000786:	4705                	li	a4,1
    }
    else
      enc->pending_bitstream_char = bitstream[result];
  }

  task->arg[2] = result;
1c000788:	4662                	lw	a2,24(sp)
1c00078a:	c65c                	sw	a5,12(a2)
  task->arg[3] = retval;
1c00078c:	ca18                	sw	a4,16(a2)
  return __builtin_pulp_read_then_spr_bit_clr(reg, val);
1c00078e:	30047773          	csrrci	a4,mstatus,8
  if (sched->first) {
1c000792:	01c02683          	lw	a3,28(zero) # 1c <_l1_preload_size>
  event->next = NULL;
1c000796:	00062023          	sw	zero,0(a2)
  if (sched->first) {
1c00079a:	c2d1                	beqz	a3,1c00081e <jpeg_encoder_process_fc+0x1e0>
    sched->last->next = event;
1c00079c:	01c00793          	li	a5,28
1c0007a0:	43d4                	lw	a3,4(a5)
1c0007a2:	c290                	sw	a2,0(a3)
  sched->last = event;
1c0007a4:	4562                	lw	a0,24(sp)
1c0007a6:	c3c8                	sw	a0,4(a5)
  __builtin_pulp_spr_write(reg, val);
1c0007a8:	30071073          	csrw	mstatus,a4

  pi_task_push(task);
}
1c0007ac:	40fe                	lw	ra,220(sp)
1c0007ae:	446e                	lw	s0,216(sp)
1c0007b0:	44de                	lw	s1,212(sp)
1c0007b2:	494e                	lw	s2,208(sp)
1c0007b4:	49be                	lw	s3,204(sp)
1c0007b6:	4a2e                	lw	s4,200(sp)
1c0007b8:	4a9e                	lw	s5,196(sp)
1c0007ba:	4b0e                	lw	s6,192(sp)
1c0007bc:	5bfa                	lw	s7,188(sp)
1c0007be:	5c6a                	lw	s8,184(sp)
1c0007c0:	5cda                	lw	s9,180(sp)
1c0007c2:	5d4a                	lw	s10,176(sp)
1c0007c4:	5dba                	lw	s11,172(sp)
1c0007c6:	612d                	addi	sp,sp,224
1c0007c8:	8082                	ret
          du[i*8 + j] = 0x00;
1c0007ca:	00059023          	sh	zero,0(a1)
1c0007ce:	b705                	j	1c0006ee <jpeg_encoder_process_fc+0xb0>
  unsigned int nb_bits = encoded_bitstream->size*8 - bitstream_nb_bits + enc->pending_bits;
1c0007d0:	45f2                	lw	a1,28(sp)
1c0007d2:	008da783          	lw	a5,8(s11)
1c0007d6:	4d98                	lw	a4,24(a1)
        enc->current_du_y = 0;
1c0007d8:	000da223          	sw	zero,4(s11)
  unsigned int nb_bits = encoded_bitstream->size*8 - bitstream_nb_bits + enc->pending_bits;
1c0007dc:	070e                	slli	a4,a4,0x3
1c0007de:	973e                	add	a4,a4,a5
1c0007e0:	41370733          	sub	a4,a4,s3
  unsigned int rounded_nb_bits = nb_bits & ~7;
1c0007e4:	c40737b3          	p.bclr	a5,a4,2,0
  enc->pending_bits = nb_bits - rounded_nb_bits;
1c0007e8:	8f1d                	sub	a4,a4,a5
1c0007ea:	00eda423          	sw	a4,8(s11)
  unsigned int result = rounded_nb_bits >> 3;
1c0007ee:	838d                	srli	a5,a5,0x3
  if (enc->pending_bits)
1c0007f0:	df41                	beqz	a4,1c000788 <jpeg_encoder_process_fc+0x14a>
      bitstream[result] = bitstream[result] << (8 - enc->pending_bits);
1c0007f2:	943e                	add	s0,s0,a5
1c0007f4:	00044683          	lbu	a3,0(s0)
1c0007f8:	40ea0e33          	sub	t3,s4,a4
      result++;
1c0007fc:	0785                	addi	a5,a5,1
      bitstream[result] = bitstream[result] << (8 - enc->pending_bits);
1c0007fe:	01c69e33          	sll	t3,a3,t3
1c000802:	8772                	mv	a4,t3
1c000804:	00e40023          	sb	a4,0(s0)
      enc->pending_bits = 0;
1c000808:	000da423          	sw	zero,8(s11)
1c00080c:	4701                	li	a4,0
1c00080e:	bfad                	j	1c000788 <jpeg_encoder_process_fc+0x14a>
      enc->pending_bitstream_char = bitstream[result];
1c000810:	943e                	add	s0,s0,a5
1c000812:	00044683          	lbu	a3,0(s0)
1c000816:	4705                	li	a4,1
1c000818:	00dd8723          	sb	a3,14(s11)
1c00081c:	b7b5                	j	1c000788 <jpeg_encoder_process_fc+0x14a>
    sched->first = event;
1c00081e:	46e2                	lw	a3,24(sp)
1c000820:	00d02e23          	sw	a3,28(zero) # 1c <_l1_preload_size>
1c000824:	01c00793          	li	a5,28
1c000828:	bfb5                	j	1c0007a4 <jpeg_encoder_process_fc+0x166>

1c00082a <jpeg_encoder_process_async>:

void jpeg_encoder_process_async(jpeg_encoder_t *enc, pi_buffer_t *image, pi_buffer_t *encoded_bitstream, pi_task_t *task)
{
  if (enc->flags & JPEG_ENCODER_FLAGS_CLUSTER_OFFLOAD)
1c00082a:	4d1c                	lw	a5,24(a0)
1c00082c:	fc17b7b3          	p.bclr	a5,a5,30,1
1c000830:	e391                	bnez	a5,1c000834 <jpeg_encoder_process_async+0xa>
  {
    __jpeg_encoder_process_cl(enc, image, encoded_bitstream, task);
  }
  else
  {
    jpeg_encoder_process_fc(enc, image, encoded_bitstream, task);
1c000832:	b531                	j	1c00063e <jpeg_encoder_process_fc>
    __jpeg_encoder_process_cl(enc, image, encoded_bitstream, task);
1c000834:	2d20106f          	j	1c001b06 <__jpeg_encoder_process_cl>

1c000838 <jpeg_encoder_process>:
  }
}

int32_t jpeg_encoder_process(jpeg_encoder_t *enc, pi_buffer_t *image, pi_buffer_t *encoded_bitstream, uint32_t *encoded_size)
{
1c000838:	7175                	addi	sp,sp,-144
  task->id = PI_TASK_NONE_ID;
1c00083a:	4785                	li	a5,1
1c00083c:	c14a                	sw	s2,128(sp)
1c00083e:	8936                	mv	s2,a3
  pi_task_t task;

  jpeg_encoder_process_async(enc, image, encoded_bitstream, pi_task_block(&task));
1c000840:	868a                	mv	a3,sp
1c000842:	cc3e                	sw	a5,24(sp)
  task->implem.keep = 1;
1c000844:	d43e                	sw	a5,40(sp)
{
1c000846:	c706                	sw	ra,140(sp)
1c000848:	c522                	sw	s0,136(sp)
1c00084a:	c326                	sw	s1,132(sp)
  task->arg[0] = (uint32_t)0;
1c00084c:	c202                	sw	zero,4(sp)
  task->done = 0;
1c00084e:	00010a23          	sb	zero,20(sp)
  jpeg_encoder_process_async(enc, image, encoded_bitstream, pi_task_block(&task));
1c000852:	3fe1                	jal	1c00082a <jpeg_encoder_process_async>
1c000854:	01410783          	lb	a5,20(sp)
1c000858:	ef89                	bnez	a5,1c000872 <jpeg_encoder_process+0x3a>
  return __builtin_pulp_read_then_spr_bit_clr(reg, val);
1c00085a:	30047473          	csrrci	s0,mstatus,8
  __rt_event_execute(__rt_event_get_current_sched(), wait);
1c00085e:	4585                	li	a1,1
1c000860:	01c00513          	li	a0,28
1c000864:	14b030ef          	jal	ra,1c0041ae <__rt_event_execute>
  __builtin_pulp_spr_write(reg, val);
1c000868:	30041073          	csrw	mstatus,s0
1c00086c:	01410783          	lb	a5,20(sp)
1c000870:	d7ed                	beqz	a5,1c00085a <jpeg_encoder_process+0x22>
  *encoded_size = task->arg[2];
1c000872:	47b2                	lw	a5,12(sp)
  pi_task_wait_on(&task);
  return jpeg_encoder_process_status(encoded_size, &task);
}
1c000874:	40ba                	lw	ra,140(sp)
1c000876:	442a                	lw	s0,136(sp)
  *encoded_size = task->arg[2];
1c000878:	00f92023          	sw	a5,0(s2)
}
1c00087c:	4542                	lw	a0,16(sp)
1c00087e:	449a                	lw	s1,132(sp)
1c000880:	490a                	lw	s2,128(sp)
1c000882:	6149                	addi	sp,sp,144
1c000884:	8082                	ret

1c000886 <jpeg_encoder_open>:
int32_t jpeg_encoder_open(jpeg_encoder_t *enc, struct jpeg_encoder_conf *conf)
{
  enc->current_du_x = 0;
  enc->current_du_y = 0;
  enc->pending_bits = 0;
  enc->width = conf->width;
1c000886:	4194                	lw	a3,0(a1)
  enc->height = conf->height;
1c000888:	41d8                	lw	a4,4(a1)
  enc->flags = conf->flags;
1c00088a:	459c                	lw	a5,8(a1)
  enc->current_du_x = 0;
1c00088c:	00052023          	sw	zero,0(a0)
  enc->current_du_y = 0;
1c000890:	00052223          	sw	zero,4(a0)
  enc->pending_bits = 0;
1c000894:	00052423          	sw	zero,8(a0)
  enc->width = conf->width;
1c000898:	c914                	sw	a3,16(a0)
  enc->height = conf->height;
1c00089a:	c958                	sw	a4,20(a0)
  enc->flags = conf->flags;
1c00089c:	cd1c                	sw	a5,24(a0)
  enc->prev_du = 0;
1c00089e:	00051623          	sh	zero,12(a0)

  return 0;
}
1c0008a2:	4501                	li	a0,0
1c0008a4:	8082                	ret

1c0008a6 <jpeg_encoder_start>:

int32_t jpeg_encoder_start(jpeg_encoder_t *enc)
{
    if (enc->flags & JPEG_ENCODER_FLAGS_CLUSTER_OFFLOAD)
1c0008a6:	4d1c                	lw	a5,24(a0)
1c0008a8:	fc17b7b3          	p.bclr	a5,a5,30,1
1c0008ac:	e399                	bnez	a5,1c0008b2 <jpeg_encoder_start+0xc>
    {
        if (__jpeg_encoder_start_cl(enc))
            return -1;
    }

    return 0;
1c0008ae:	4501                	li	a0,0
}
1c0008b0:	8082                	ret
{
1c0008b2:	1141                	addi	sp,sp,-16
1c0008b4:	c606                	sw	ra,12(sp)
        if (__jpeg_encoder_start_cl(enc))
1c0008b6:	288010ef          	jal	ra,1c001b3e <__jpeg_encoder_start_cl>
}
1c0008ba:	40b2                	lw	ra,12(sp)
        if (__jpeg_encoder_start_cl(enc))
1c0008bc:	00a03533          	snez	a0,a0
1c0008c0:	40a00533          	neg	a0,a0
}
1c0008c4:	0141                	addi	sp,sp,16
1c0008c6:	8082                	ret

1c0008c8 <jpeg_encoder_stop>:

void jpeg_encoder_stop(jpeg_encoder_t *enc)
{
    if (enc->flags & JPEG_ENCODER_FLAGS_CLUSTER_OFFLOAD)
1c0008c8:	4d1c                	lw	a5,24(a0)
1c0008ca:	fc17b7b3          	p.bclr	a5,a5,30,1
1c0008ce:	e391                	bnez	a5,1c0008d2 <jpeg_encoder_stop+0xa>
    {
        __jpeg_encoder_stop_cl(enc);
    }
}
1c0008d0:	8082                	ret
        __jpeg_encoder_stop_cl(enc);
1c0008d2:	2e60106f          	j	1c001bb8 <__jpeg_encoder_stop_cl>

1c0008d6 <jpeg_encoder_close>:

void jpeg_encoder_close(jpeg_encoder_t *enc)
{
}
1c0008d6:	8082                	ret

1c0008d8 <jpeg_encoder_conf_init>:

void jpeg_encoder_conf_init(struct jpeg_encoder_conf *conf)
{
    conf->flags = JPEG_ENCODER_FLAGS_CLUSTER_OFFLOAD;
1c0008d8:	4785                	li	a5,1
1c0008da:	c51c                	sw	a5,8(a0)
    conf->width = 0;
1c0008dc:	00052023          	sw	zero,0(a0)
    conf->height = 0;
1c0008e0:	00052223          	sw	zero,4(a0)
}
1c0008e4:	8082                	ret

1c0008e6 <jpeg_encoder_header>:


int32_t jpeg_encoder_header(jpeg_encoder_t *enc, pi_buffer_t *encoded_bitstream, uint32_t *encoded_size)
{
  int cnt = 0;
  uint8_t *output = encoded_bitstream->data;
1c0008e6:	0045a883          	lw	a7,4(a1)

  // JFIF header
  // SOI, Start Of Image
  output[cnt++] = 0xFF;
1c0008ea:	dbffe7b7          	lui	a5,0xdbffe
1c0008ee:	8ff78793          	addi	a5,a5,-1793 # dbffd8ff <pulp__FC+0xdbffd900>
1c0008f2:	00f8a023          	sw	a5,0(a7)
  output[cnt++] = 0xD8;
  // DQT, Define Quantization Table
  // DQT
  output[cnt++] = 0xFF;
  output[cnt++] = 0xDB;
1c0008f6:	6791                	lui	a5,0x4
1c0008f8:	30078793          	addi	a5,a5,768 # 4300 <__rt_stack_size+0x3b00>
1c0008fc:	1c0096b7          	lui	a3,0x1c009
1c000900:	1c009837          	lui	a6,0x1c009
1c000904:	00f89223          	sh	a5,4(a7)
  // Lq(Length) = 2+65 bytes
  output[cnt++] = 0x00;
  output[cnt++] = 0x43;
1c000908:	00088323          	sb	zero,6(a7)
1c00090c:	3e468693          	addi	a3,a3,996 # 1c0093e4 <JpegConstants+0x80>
1c000910:	00788593          	addi	a1,a7,7
1c000914:	36480813          	addi	a6,a6,868 # 1c009364 <JpegConstants>
1c000918:	0403d0fb          	lp.setupi	x1,64,1c000926 <jpeg_encoder_header+0x40>
  // ID:0, Quantization table for luminance
  output[cnt++ ]= 0x00;
  for(int i = 0; i < 64; i++){
    output[cnt++] = JpegConstants.QUANT_TAB_LUMIN[JpegConstants.ZIGZAG_LUT[i]];
1c00091c:	0016c78b          	p.lbu	a5,1(a3!)
1c000920:	97c2                	add	a5,a5,a6
1c000922:	0c07c783          	lbu	a5,192(a5)
1c000926:	00f580ab          	p.sb	a5,1(a1!)
1c00092a:	1c0096b7          	lui	a3,0x1c009
  }
  // DHT, Define Huffman Table
  // DHT
  output[cnt++] = 0xFF;
1c00092e:	d200c7b7          	lui	a5,0xd200c
1c000932:	4ff78793          	addi	a5,a5,1279 # d200c4ff <pulp__FC+0xd200c500>
1c000936:	14468693          	addi	a3,a3,324 # 1c009144 <std_dc_luminance_huff>
1c00093a:	04f8a3a3          	sw	a5,71(a7)
  output[cnt++] = 0xC4;
  // Lh(Length) = 2+29+179 bytes
  output[cnt++] = 0x00;
  output[cnt++] = 0xD2;
1c00093e:	040885a3          	sb	zero,75(a7)
1c000942:	04c88593          	addi	a1,a7,76
1c000946:	01c68713          	addi	a4,a3,28
1c00094a:	01c250fb          	lp.setupi	x1,28,1c000952 <jpeg_encoder_header+0x6c>
  // ID:01, Huffman code table for DC luminance.
  output[cnt++] = 0x00;
  for(uint16_t i = 0; i < sizeof(std_dc_luminance_huff); i++){
    output[cnt++] = std_dc_luminance_huff[i];
1c00094e:	0016c80b          	p.lbu	a6,1(a3!)
1c000952:	010580ab          	p.sb	a6,1(a1!)
  }
  // ID:10, Huffman code table for AC luminance.
  output[cnt++] = 0x10;
1c000956:	47c1                	li	a5,16
1c000958:	06f88423          	sb	a5,104(a7)
1c00095c:	06988693          	addi	a3,a7,105
1c000960:	0b2250fb          	lp.setupi	x1,178,1c000968 <jpeg_encoder_header+0x82>
  for(uint16_t i = 0; i < sizeof(std_ac_luminance_huff); i++){
    output[cnt++] = std_ac_luminance_huff[i];
1c000964:	0017458b          	p.lbu	a1,1(a4!)
1c000968:	00b680ab          	p.sb	a1,1(a3!)
  }
  // SOF0, Start Of Frame 0
  // SOF0
  output[cnt++] = 0xFF;
1c00096c:	0b00c7b7          	lui	a5,0xb00c
1c000970:	0ff78793          	addi	a5,a5,255 # b00c0ff <__L2+0xaf8c0ff>
1c000974:	10f8ada3          	sw	a5,283(a7)
  output[cnt++] = 0xC0;
  // Lf(Length) = 11 bytes
  output[cnt++] = 0x00;
  output[cnt++] = 0x0b;
1c000978:	47a1                	li	a5,8
1c00097a:	10f88fa3          	sb	a5,287(a7)
  output[cnt++] = 0x08;
  // Height
  //output[cnt++] = (uint8_t)(FRAME_HEIGHT >> 8);
  //output[cnt++] = (uint8_t)(FRAME_HEIGHT & 0xff);

  output[cnt++] = (uint8_t)(enc->height >> 8);
1c00097e:	495c                	lw	a5,20(a0)
  //output[cnt++] = (uint8_t)(FRAME_WIDTH >> 8);
  //output[cnt++] = (uint8_t)(FRAME_WIDTH & 0xff);
  output[cnt++] = (uint8_t)(enc->width >> 8);
  output[cnt++] = (uint8_t)(enc->width & 0xff);
  // Number of image components = 1(Grayscale)
  output[cnt++] = 0x01;
1c000980:	00220737          	lui	a4,0x220
1c000984:	0705                	addi	a4,a4,1
  output[cnt++] = (uint8_t)(enc->height >> 8);
1c000986:	83a1                	srli	a5,a5,0x8
1c000988:	12f88023          	sb	a5,288(a7)
  output[cnt++] = (uint8_t)(enc->height & 0xff);
1c00098c:	495c                	lw	a5,20(a0)
1c00098e:	12f880a3          	sb	a5,289(a7)
  output[cnt++] = (uint8_t)(enc->width >> 8);
1c000992:	491c                	lw	a5,16(a0)
1c000994:	83a1                	srli	a5,a5,0x8
1c000996:	12f88123          	sb	a5,290(a7)
  output[cnt++] = (uint8_t)(enc->width & 0xff);
1c00099a:	491c                	lw	a5,16(a0)
  output[cnt++] = 0x01;
1c00099c:	12e8a223          	sw	a4,292(a7)
  output[cnt++] = 0x00;

  *encoded_size = cnt;

  return 0;
}
1c0009a0:	4501                	li	a0,0
  output[cnt++] = (uint8_t)(enc->width & 0xff);
1c0009a2:	12f881a3          	sb	a5,291(a7)
  output[cnt++] = 0x00;
1c0009a6:	0800e7b7          	lui	a5,0x800e
1c0009aa:	aff78793          	addi	a5,a5,-1281 # 800daff <__L2+0x7f8daff>
1c0009ae:	12f8a423          	sw	a5,296(a7)
  output[cnt++] = 0x08;
1c0009b2:	4785                	li	a5,1
1c0009b4:	12f8a623          	sw	a5,300(a7)
  output[cnt++] = 0x00;
1c0009b8:	03f00793          	li	a5,63
1c0009bc:	12f89823          	sh	a5,304(a7)
  *encoded_size = cnt;
1c0009c0:	13200793          	li	a5,306
1c0009c4:	c21c                	sw	a5,0(a2)
}
1c0009c6:	8082                	ret

1c0009c8 <jpeg_encoder_footer>:

int32_t jpeg_encoder_footer(jpeg_encoder_t *enc, pi_buffer_t *encoded_bitstream, uint32_t *encoded_size)
{
  int cnt = 0;
  uint8_t *output = encoded_bitstream->data;
1c0009c8:	41d8                	lw	a4,4(a1)

  // EOI, End Of Image
  output[cnt++] = 0xFF;
1c0009ca:	77f9                	lui	a5,0xffffe
1c0009cc:	9ff78793          	addi	a5,a5,-1537 # ffffd9ff <pulp__FC+0xffffda00>
1c0009d0:	00f71023          	sh	a5,0(a4) # 220000 <__L2+0x1a0000>
  output[cnt++] = 0xD9;

  *encoded_size = cnt;
1c0009d4:	4789                	li	a5,2
1c0009d6:	c21c                	sw	a5,0(a2)

  return 0;
}
1c0009d8:	4501                	li	a0,0
1c0009da:	8082                	ret

1c0009dc <exec_quantization>:
  return 0;
}

static void exec_quantization(cl_enc_t *enc, cl_enc_block_t *block)
{
  const unsigned char *ZigZagLUT = enc->constants->ZIGZAG_LUT;
1c0009dc:	06052803          	lw	a6,96(a0)
{
1c0009e0:	1141                	addi	sp,sp,-16
1c0009e2:	c622                	sw	s0,12(sp)
  const unsigned char *ZigZagLUT = enc->constants->ZIGZAG_LUT;
1c0009e4:	08080f13          	addi	t5,a6,128
{
1c0009e8:	c426                	sw	s1,8(sp)
  const unsigned char *QuantLUT = enc->constants->QUANT_TAB_LUMIN;
  short int *DU = block->data;
1c0009ea:	02458893          	addi	a7,a1,36
  const unsigned char *QuantLUT = enc->constants->QUANT_TAB_LUMIN;
1c0009ee:	0c080813          	addi	a6,a6,192
#if defined(__OPTIMIZE__)
static inline unsigned int evt_read32(unsigned int base, unsigned int offset)
{
  unsigned int value;
  #if !defined(__LLVM__) && ((defined(OR1K_VERSION) && OR1K_VERSION >= 5) || (defined(RISCV_VERSION) && RISCV_VERSION >= 4))
  value = __builtin_pulp_event_unit_read_fenced((int *)base, offset);
1c0009f2:	002047b7          	lui	a5,0x204
1c0009f6:	0c07e703          	p.elw	a4,192(a5) # 2040c0 <__L2+0x1840c0>
    //printf("[%p] Quantization\n", block);

  pi_cl_team_critical_enter();

  cl_enc_block_t *next_du = block->next_du;
1c0009fa:	499c                	lw	a5,16(a1)
  if (next_du)
1c0009fc:	c7a1                	beqz	a5,1c000a44 <exec_quantization+0x68>
  {
    //printf("[%p] DCT resume %p\n", block, next_du);
    next_du->vp = block->vc;
1c0009fe:	01c5d683          	lhu	a3,28(a1)
  if (queue->first)
1c000a02:	4518                	lw	a4,8(a0)
    next_du->vp = block->vc;
1c000a04:	00d79f23          	sh	a3,30(a5)
    //printf("[%d] PREV SET VP %d\n", next_du->id, next_du->vp);
    block->next_du = NULL;
    block->next_vc_done = 1;
1c000a08:	4685                	li	a3,1
    block->next_du = NULL;
1c000a0a:	0005a823          	sw	zero,16(a1)
    block->next_vc_done = 1;
1c000a0e:	d194                	sw	a3,32(a1)
  if (queue->first)
1c000a10:	12070063          	beqz	a4,1c000b30 <exec_quantization+0x154>
    queue->last->next = block;
1c000a14:	4558                	lw	a4,12(a0)
1c000a16:	cb5c                	sw	a5,20(a4)
  enc->ready_blocks++;
1c000a18:	4978                	lw	a4,84(a0)
  queue->last = block;
1c000a1a:	c55c                	sw	a5,12(a0)
  uint32_t waiting_cores = enc->ready_blocks_waiting_cores;
1c000a1c:	4d34                	lw	a3,88(a0)
  block->next = NULL;
1c000a1e:	0007aa23          	sw	zero,20(a5)
  enc->ready_blocks++;
1c000a22:	00170793          	addi	a5,a4,1
1c000a26:	c97c                	sw	a5,84(a0)
  if (waiting_cores)
1c000a28:	ce91                	beqz	a3,1c000a44 <exec_quantization+0x68>
    int core = __FL1(waiting_cores);
1c000a2a:	10069733          	p.fl1	a4,a3
    enc->ready_blocks_waiting_cores = waiting_cores & ~(1<<core);
1c000a2e:	4785                	li	a5,1
1c000a30:	00e797b3          	sll	a5,a5,a4
1c000a34:	fff7c713          	not	a4,a5
1c000a38:	8ef9                	and	a3,a3,a4
  pulp_write32(evtAddr, coreSet);
}

static inline void eu_evt_trig_from_id(unsigned int event, unsigned int coreSet)
{
  IP_WRITE(ARCHI_EU_DEMUX_ADDR, EU_SW_EVENTS_DEMUX_OFFSET + EU_CORE_TRIGG_SW_EVENT + (event << 2), coreSet);
1c000a3a:	00204737          	lui	a4,0x204
1c000a3e:	cd34                	sw	a3,88(a0)
1c000a40:	10f72c23          	sw	a5,280(a4) # 204118 <__L2+0x184118>
}

static inline void eu_mutex_unlock_from_id(int id)
{
  __asm__ __volatile__ ("" : : : "memory");
  IP_WRITE(ARCHI_EU_DEMUX_ADDR, EU_MUTEX_DEMUX_OFFSET + (id<<2), 0);
1c000a44:	002047b7          	lui	a5,0x204
1c000a48:	0c07a023          	sw	zero,192(a5) # 2040c0 <__L2+0x1840c0>
  pi_cl_team_critical_exit();
  int output_index = 0;
  int i, Pos = 1;
  //printf("[%d] USE VP %d\n", block->id, block->vp);

  int V = block->vc - block->vp;
1c000a4c:	01c59783          	lh	a5,28(a1)
1c000a50:	01e59703          	lh	a4,30(a1)
1c000a54:	8f99                	sub	a5,a5,a4
    int AbsX = (X < 0) ? -X : X;
1c000a56:	04078533          	p.avg	a0,a5,zero
    int Size = X == 0 ? 0 : 32 - __builtin_clz(AbsX);
1c000a5a:	cbe1                	beqz	a5,1c000b2a <exec_quantization+0x14e>
1c000a5c:	10051633          	p.fl1	a2,a0
1c000a60:	0605                	addi	a2,a2,1
1c000a62:	4705                	li	a4,1
1c000a64:	00c71733          	sll	a4,a4,a2
1c000a68:	01f7d693          	srli	a3,a5,0x1f
1c000a6c:	177d                	addi	a4,a4,-1
1c000a6e:	02d70733          	mul	a4,a4,a3
1c000a72:	87b2                	mv	a5,a2
    *SymbolIndex = Sign * ((1 << Size) - 1) + (1 - 2 * Sign) * AbsX;
1c000a74:	0686                	slli	a3,a3,0x1
1c000a76:	4605                	li	a2,1
1c000a78:	40d606b3          	sub	a3,a2,a3
  short int DU2[64];
  DU2[0] = V;
#endif
  int SymbolSize, SymbolIndex;
  SizeAndIndex(V, &SymbolSize, &SymbolIndex);
  block->output[output_index++] = SymbolSize;
1c000a7c:	0af5a223          	sw	a5,164(a1)
  int i, Pos = 1;
1c000a80:	4305                	li	t1,1
  block->output[output_index++] = SymbolIndex;
1c000a82:	4e09                	li	t3,2

  while (Pos < 64)
  {
    int V, ZeroLength;

    for (i = Pos; i < 64; i++)
1c000a84:	04000e93          	li	t4,64
    int Size = X == 0 ? 0 : 32 - __builtin_clz(AbsX);
1c000a88:	447d                	li	s0,31
    *SymbolIndex = Sign * ((1 << Size) - 1) + (1 - 2 * Sign) * AbsX;
1c000a8a:	42a68733          	p.mac	a4,a3,a0
    int Size = X == 0 ? 0 : 32 - __builtin_clz(AbsX);
1c000a8e:	02000393          	li	t2,32
    *SymbolIndex = Sign * ((1 << Size) - 1) + (1 - 2 * Sign) * AbsX;
1c000a92:	4f85                	li	t6,1
  while (Pos < 64)
1c000a94:	03f00293          	li	t0,63
  block->output[output_index++] = SymbolIndex;
1c000a98:	0ae5a423          	sw	a4,168(a1)
1c000a9c:	006f0633          	add	a2,t5,t1
    int Size = X == 0 ? 0 : 32 - __builtin_clz(AbsX);
1c000aa0:	869a                	mv	a3,t1
1c000aa2:	406e8733          	sub	a4,t4,t1
1c000aa6:	011740fb          	lp.setup	x1,a4,1c000ac8 <exec_quantization+0xec>
    {
      signed short du_val = DU[ZigZagLUT[i]];
1c000aaa:	0016478b          	p.lbu	a5,1(a2!)
      V = 0;
      if (du_val)
        V = du_val / QuantLUT[ZigZagLUT[i]];
1c000aae:	00f80533          	add	a0,a6,a5
      signed short du_val = DU[ZigZagLUT[i]];
1c000ab2:	0786                	slli	a5,a5,0x1
1c000ab4:	97c6                	add	a5,a5,a7
1c000ab6:	00079783          	lh	a5,0(a5)
      if (du_val)
1c000aba:	c791                	beqz	a5,1c000ac6 <exec_quantization+0xea>
        V = du_val / QuantLUT[ZigZagLUT[i]];
1c000abc:	00054503          	lbu	a0,0(a0)
1c000ac0:	02a7c7b3          	div	a5,a5,a0
#ifdef DUMP_DU
        DU2[i] = V;
#endif
        if (V != 0) break;
1c000ac4:	ef89                	bnez	a5,1c000ade <exec_quantization+0x102>
    for (i = Pos; i < 64; i++)
1c000ac6:	0685                	addi	a3,a3,1
1c000ac8:	0001                	nop
        block->output[output_index++] = SymbolSize;
        block->output[output_index++] = SymbolIndex;
    }
    Pos = i + 1;
  }
  block->output[output_index++] = -1;
1c000aca:	028e0e13          	addi	t3,t3,40
  dump_du("after quantization", DU2);
}
1c000ace:	4432                	lw	s0,12(sp)
  block->output[output_index++] = -1;
1c000ad0:	0e0a                	slli	t3,t3,0x2
1c000ad2:	95f2                	add	a1,a1,t3
1c000ad4:	57fd                	li	a5,-1
1c000ad6:	c1dc                	sw	a5,4(a1)
}
1c000ad8:	44a2                	lw	s1,8(sp)
1c000ada:	0141                	addi	sp,sp,16
1c000adc:	8082                	ret
    int Sign = (X < 0);
1c000ade:	01f7d493          	srli	s1,a5,0x1f
    *SymbolIndex = Sign * ((1 << Size) - 1) + (1 - 2 * Sign) * AbsX;
1c000ae2:	00149713          	slli	a4,s1,0x1
    int AbsX = (X < 0) ? -X : X;
1c000ae6:	040787b3          	p.avg	a5,a5,zero
    *SymbolIndex = Sign * ((1 << Size) - 1) + (1 - 2 * Sign) * AbsX;
1c000aea:	40ef8733          	sub	a4,t6,a4
1c000aee:	02f70733          	mul	a4,a4,a5
    int Size = X == 0 ? 0 : 32 - __builtin_clz(AbsX);
1c000af2:	100797b3          	p.fl1	a5,a5
1c000af6:	40f407b3          	sub	a5,s0,a5
1c000afa:	40f387b3          	sub	a5,t2,a5
    *SymbolIndex = Sign * ((1 << Size) - 1) + (1 - 2 * Sign) * AbsX;
1c000afe:	00ff9533          	sll	a0,t6,a5
1c000b02:	157d                	addi	a0,a0,-1
1c000b04:	002e1613          	slli	a2,t3,0x2
1c000b08:	962e                	add	a2,a2,a1
        int ZeroLength = i - Pos;
1c000b0a:	40668333          	sub	t1,a3,t1
        block->output[output_index++] = ZeroLength;
1c000b0e:	0a662223          	sw	t1,164(a2)
1c000b12:	42950733          	p.mac	a4,a0,s1
        block->output[output_index++] = SymbolSize;
1c000b16:	0af62423          	sw	a5,168(a2)
    Pos = i + 1;
1c000b1a:	00168313          	addi	t1,a3,1
        block->output[output_index++] = SymbolIndex;
1c000b1e:	0e0d                	addi	t3,t3,3
1c000b20:	0ae62623          	sw	a4,172(a2)
  while (Pos < 64)
1c000b24:	f662dce3          	ble	t1,t0,1c000a9c <exec_quantization+0xc0>
1c000b28:	b74d                	j	1c000aca <exec_quantization+0xee>
    int Size = X == 0 ? 0 : 32 - __builtin_clz(AbsX);
1c000b2a:	4681                	li	a3,0
1c000b2c:	4701                	li	a4,0
1c000b2e:	b799                	j	1c000a74 <exec_quantization+0x98>
    queue->first = block;
1c000b30:	c51c                	sw	a5,8(a0)
1c000b32:	b5dd                	j	1c000a18 <exec_quantization+0x3c>

1c000b34 <check_fetch_block>:
  return queue->first == NULL;
1c000b34:	4d18                	lw	a4,24(a0)
    enc->current_du_y += 8;
  }
}

static int check_fetch_block(cl_enc_t *enc)
{
1c000b36:	87aa                	mv	a5,a0
  if (list_is_empty(&enc->free_blocks) || enc->current_du_y >= enc->height || enc->nb_fetched_block == enc->nb_block)
1c000b38:	cb79                	beqz	a4,1c000c0e <check_fetch_block+0xda>
1c000b3a:	4130                	lw	a2,64(a0)
1c000b3c:	5954                	lw	a3,52(a0)
1c000b3e:	0cd65863          	ble	a3,a2,1c000c0e <check_fetch_block+0xda>
1c000b42:	5514                	lw	a3,40(a0)
1c000b44:	5150                	lw	a2,36(a0)
1c000b46:	0cc68463          	beq	a3,a2,1c000c0e <check_fetch_block+0xda>
  list->first = result->next;
1c000b4a:	4b48                	lw	a0,20(a4)
  *x = enc->current_du_x;
1c000b4c:	5fd0                	lw	a2,60(a5)
    return -1;

  cl_enc_block_t *block = list_pop(&enc->free_blocks);

  block->id = enc->nb_fetched_block++;
1c000b4e:	00168593          	addi	a1,a3,1
  list->first = result->next;
1c000b52:	cf88                	sw	a0,24(a5)
  block->id = enc->nb_fetched_block++;
1c000b54:	d78c                	sw	a1,40(a5)
  *x = enc->current_du_x;
1c000b56:	c350                	sw	a2,4(a4)
  *y = enc->current_du_y;
1c000b58:	43b0                	lw	a2,64(a5)
  block->id = enc->nb_fetched_block++;
1c000b5a:	c314                	sw	a3,0(a4)
  *y = enc->current_du_y;
1c000b5c:	c710                	sw	a2,8(a4)
  enc->current_du_x += 8;
1c000b5e:	5fd4                	lw	a3,60(a5)
  if (enc->current_du_x >= enc->width)
1c000b60:	5b90                	lw	a2,48(a5)
  enc->current_du_x += 8;
1c000b62:	06a1                	addi	a3,a3,8
1c000b64:	dfd4                	sw	a3,60(a5)
  if (enc->current_du_x >= enc->width)
1c000b66:	0ac6d663          	ble	a2,a3,1c000c12 <check_fetch_block+0xde>
  alloc_du(enc, &block->x, &block->y);
  block->state = BLOCK_STATE_FETCHED;
  block->prev_du = enc->current_du;
1c000b6a:	5394                	lw	a3,32(a5)
  block->state = BLOCK_STATE_FETCHED;
1c000b6c:	4605                	li	a2,1
1c000b6e:	cf10                	sw	a2,24(a4)
  block->prev_du = enc->current_du;
1c000b70:	c754                	sw	a3,12(a4)
  enc->current_du = block;
1c000b72:	d398                	sw	a4,32(a5)
  if (!block->prev_du)
1c000b74:	cad5                	beqz	a3,1c000c28 <check_fetch_block+0xf4>
1c000b76:	002045b7          	lui	a1,0x204
1c000b7a:	0c05a023          	sw	zero,192(a1) # 2040c0 <__L2+0x1840c0>
    block->vp = enc->prev_du;
  pi_cl_team_critical_exit();
  uint32_t ext = enc->image + enc->width * block->y + block->x;
1c000b7e:	5f90                	lw	a2,56(a5)
1c000b80:	00472803          	lw	a6,4(a4)
1c000b84:	5b94                	lw	a3,48(a5)
1c000b86:	4708                	lw	a0,8(a4)
1c000b88:	9642                	add	a2,a2,a6

  //printf("[%p] Fetching block (id: %d, x: %d, y: %d, ext: 0x%lx, loc: 0x%lx)\n", block, block->id, block->x, block->y, ext, (uint32_t)block->data);

  pi_cl_dma_cmd_2d(ext, (uint32_t)block->data, 64, enc->width, 8, PI_CL_DMA_DIR_EXT2LOC, &block->dma_cmd);
1c000b8a:	02470893          	addi	a7,a4,36
  uint32_t ext = enc->image + enc->width * block->y + block->x;
1c000b8e:	42a68633          	p.mac	a2,a3,a0
  return __builtin_pulp_read_then_spr_bit_clr(reg, val);
1c000b92:	30047373          	csrrci	t1,mstatus,8

    int irq = rt_irq_disable();

    int id = -1;

    if (stride < (1<<15))
1c000b96:	6521                	lui	a0,0x8
1c000b98:	08a6fd63          	bleu	a0,a3,1c000c32 <check_fetch_block+0xfe>
#define DMA_WRITE(value, offset) pulp_write32(ARCHI_DEMUX_PERIPHERALS_ADDR + ARCHI_MCHAN_DEMUX_OFFSET + (offset), (value))
#define DMA_READ(offset) pulp_read32(ARCHI_DEMUX_PERIPHERALS_ADDR + ARCHI_MCHAN_DEMUX_OFFSET + (offset))
#endif

static inline int plp_dma_counter_alloc() {
  return DMA_READ(PLP_DMA_QUEUE_OFFSET);
1c000b9c:	4005a583          	lw	a1,1024(a1)
static inline unsigned int plp_dma_getStrides(unsigned short stride, unsigned short len) {
  return (stride << PLP_DMA_2D_STRIDE_BIT) | (len << PLP_DMA_2D_LEN_BIT);
}

static inline void plp_dma_cmd_push(unsigned int cmd, unsigned int locAddr, mchan_ext_t extAddr) {
  DMA_WRITE(cmd, PLP_DMA_QUEUE_OFFSET);
1c000ba0:	002f0837          	lui	a6,0x2f0
1c000ba4:	00204537          	lui	a0,0x204
1c000ba8:	04080813          	addi	a6,a6,64 # 2f0040 <__L2+0x270040>
1c000bac:	41052023          	sw	a6,1024(a0) # 204400 <__L2+0x184400>
  DMA_WRITE(locAddr, PLP_DMA_QUEUE_OFFSET);
1c000bb0:	41152023          	sw	a7,1024(a0)
#if defined(ARCHI_HAS_MCHAN_64) && ARCHI_HAS_MCHAN_64 == 1
  DMA_WRITE((int)extAddr, PLP_DMA_QUEUE_OFFSET);
  DMA_WRITE((int)(extAddr>>32), PLP_DMA_QUEUE_OFFSET);
#else
  DMA_WRITE(extAddr, PLP_DMA_QUEUE_OFFSET);
1c000bb4:	40c52023          	sw	a2,1024(a0)
  return (stride << PLP_DMA_2D_STRIDE_BIT) | (len << PLP_DMA_2D_LEN_BIT);
1c000bb8:	06c2                	slli	a3,a3,0x10
1c000bba:	c036c6b3          	p.bset	a3,a3,0,3
#endif
}

static inline void plp_dma_cmd_push_2d(unsigned int cmd, unsigned int locAddr, mchan_ext_t extAddr, unsigned int stride, unsigned int length) {
  plp_dma_cmd_push(cmd, locAddr, extAddr);
  DMA_WRITE(plp_dma_getStrides(stride, length), PLP_DMA_QUEUE_OFFSET);
1c000bbe:	40d52023          	sw	a3,1024(a0)
        unsigned int cmd = plp_dma_getCmd(dir, size, PLP_DMA_2D, PLP_DMA_TRIG_EVT, PLP_DMA_NO_TRIG_IRQ, PLP_DMA_SHARED);
        // Prevent the compiler from pushing the transfer before all previous
        // stores are done
        __asm__ __volatile__ ("" : : : "memory");
        plp_dma_cmd_push_2d(cmd, loc, ext, stride, length);
        if (!merge) copy->id = id;
1c000bc2:	3ab72223          	sw	a1,932(a4)
        copy->length = 0;
1c000bc6:	3a072a23          	sw	zero,948(a4)
  __builtin_pulp_spr_write(reg, val);
1c000bca:	30031073          	csrw	mstatus,t1
  value = __builtin_pulp_event_unit_read_fenced((int *)base, offset);
1c000bce:	002046b7          	lui	a3,0x204
1c000bd2:	0c06e603          	p.elw	a2,192(a3) # 2040c0 <__L2+0x1840c0>
  if (queue->first)
1c000bd6:	4394                	lw	a3,0(a5)
1c000bd8:	cadd                	beqz	a3,1c000c8e <check_fetch_block+0x15a>
    queue->last->next = block;
1c000bda:	43d4                	lw	a3,4(a5)
1c000bdc:	cad8                	sw	a4,20(a3)
  enc->ready_blocks++;
1c000bde:	4bf4                	lw	a3,84(a5)
  queue->last = block;
1c000be0:	c3d8                	sw	a4,4(a5)
  uint32_t waiting_cores = enc->ready_blocks_waiting_cores;
1c000be2:	4fb0                	lw	a2,88(a5)
  block->next = NULL;
1c000be4:	00072a23          	sw	zero,20(a4)
  enc->ready_blocks++;
1c000be8:	00168713          	addi	a4,a3,1
1c000bec:	cbf8                	sw	a4,84(a5)
  pi_cl_team_critical_enter();

  queue_push(&enc->fetched_blocks, block);
  push_ready_block(enc);

  return 0;
1c000bee:	4501                	li	a0,0
  if (waiting_cores)
1c000bf0:	c205                	beqz	a2,1c000c10 <check_fetch_block+0xdc>
    int core = __FL1(waiting_cores);
1c000bf2:	100616b3          	p.fl1	a3,a2
    enc->ready_blocks_waiting_cores = waiting_cores & ~(1<<core);
1c000bf6:	4705                	li	a4,1
1c000bf8:	00d71733          	sll	a4,a4,a3
1c000bfc:	fff74693          	not	a3,a4
1c000c00:	8e75                	and	a2,a2,a3
1c000c02:	cfb0                	sw	a2,88(a5)
  IP_WRITE(ARCHI_EU_DEMUX_ADDR, EU_SW_EVENTS_DEMUX_OFFSET + EU_CORE_TRIGG_SW_EVENT + (event << 2), coreSet);
1c000c04:	002047b7          	lui	a5,0x204
1c000c08:	10e7ac23          	sw	a4,280(a5) # 204118 <__L2+0x184118>
1c000c0c:	8082                	ret
    return -1;
1c000c0e:	557d                	li	a0,-1
}
1c000c10:	8082                	ret
    enc->current_du_y += 8;
1c000c12:	43b4                	lw	a3,64(a5)
    enc->current_du_x = 0;
1c000c14:	0207ae23          	sw	zero,60(a5)
  block->state = BLOCK_STATE_FETCHED;
1c000c18:	4605                	li	a2,1
    enc->current_du_y += 8;
1c000c1a:	06a1                	addi	a3,a3,8
1c000c1c:	c3b4                	sw	a3,64(a5)
  block->prev_du = enc->current_du;
1c000c1e:	5394                	lw	a3,32(a5)
  block->state = BLOCK_STATE_FETCHED;
1c000c20:	cf10                	sw	a2,24(a4)
  block->prev_du = enc->current_du;
1c000c22:	c754                	sw	a3,12(a4)
  enc->current_du = block;
1c000c24:	d398                	sw	a4,32(a5)
  if (!block->prev_du)
1c000c26:	faa1                	bnez	a3,1c000b76 <check_fetch_block+0x42>
    block->vp = enc->prev_du;
1c000c28:	0447c683          	lbu	a3,68(a5)
1c000c2c:	00d71f23          	sh	a3,30(a4)
1c000c30:	b799                	j	1c000b76 <check_fetch_block+0x42>
  res = __builtin_bitinsert(res, size,        PLP_DMA_SIZE_WIDTH, PLP_DMA_SIZE_BIT);
1c000c32:	4821                	li	a6,8
    {
        /* Emul 2D transfer, using multiple 1D transfers. */
        uint32_t iter_length = (size < length) ? size : length;
        uint32_t dma_cmd = plp_dma_getCmd(dir, iter_length, PLP_DMA_1D,
                                          PLP_DMA_NO_TRIG_EVT, PLP_DMA_TRIG_IRQ, PLP_DMA_SHARED);
        copy->cmd = plp_dma_getCmd(dir, 0, PLP_DMA_1D,
1c000c34:	00330eb7          	lui	t4,0x330
    if (__rt_dma_first_pending)
1c000c38:	01402e03          	lw	t3,20(zero) # 14 <__rt_bridge_eeprom_handle>
1c000c3c:	c3084533          	p.bset	a0,a6,1,16
        copy->cmd = plp_dma_getCmd(dir, 0, PLP_DMA_1D,
1c000c40:	3bd72423          	sw	t4,936(a4)
    cmd->length = length;
1c000c44:	3b072a23          	sw	a6,948(a4)
    cmd->size = len;
1c000c48:	04000e93          	li	t4,64
    cmd->id = tid;
1c000c4c:	587d                	li	a6,-1
1c000c4e:	3b072223          	sw	a6,932(a4)
    cmd->loc_addr = loc;
1c000c52:	3b172c23          	sw	a7,952(a4)
    cmd->ext_addr = ext;
1c000c56:	3ac72e23          	sw	a2,956(a4)
    cmd->size = len;
1c000c5a:	3bd72623          	sw	t4,940(a4)
    cmd->stride = stride;
1c000c5e:	3ad72823          	sw	a3,944(a4)
    cmd->next = NULL;
1c000c62:	3c072023          	sw	zero,960(a4)
  pi_cl_dma_cmd_2d(ext, (uint32_t)block->data, 64, enc->width, 8, PI_CL_DMA_DIR_EXT2LOC, &block->dma_cmd);
1c000c66:	3a470813          	addi	a6,a4,932
  res = __builtin_bitinsert(res, broadcast,   1, PLP_DMA_BLE_BIT);
1c000c6a:	c3454533          	p.bset	a0,a0,1,20
    if (__rt_dma_first_pending)
1c000c6e:	020e0263          	beqz	t3,1c000c92 <check_fetch_block+0x15e>
        __rt_dma_last_pending->next = cmd;
1c000c72:	01002683          	lw	a3,16(zero) # 10 <__rt_bridge_flash_cs>
1c000c76:	0106ae23          	sw	a6,28(a3)
    __rt_dma_last_pending = cmd;
1c000c7a:	01002823          	sw	a6,16(zero) # 10 <__rt_bridge_flash_cs>
1c000c7e:	30031073          	csrw	mstatus,t1
  value = __builtin_pulp_event_unit_read_fenced((int *)base, offset);
1c000c82:	002046b7          	lui	a3,0x204
1c000c86:	0c06e603          	p.elw	a2,192(a3) # 2040c0 <__L2+0x1840c0>
  if (queue->first)
1c000c8a:	4394                	lw	a3,0(a5)
1c000c8c:	f6b9                	bnez	a3,1c000bda <check_fetch_block+0xa6>
    queue->first = block;
1c000c8e:	c398                	sw	a4,0(a5)
1c000c90:	b7b9                	j	1c000bde <check_fetch_block+0xaa>
        cmd->ext_addr += stride;
1c000c92:	96b2                	add	a3,a3,a2
        cmd->loc_addr += iter_length;
1c000c94:	02c70e13          	addi	t3,a4,44
        cmd->ext_addr += stride;
1c000c98:	3ad72e23          	sw	a3,956(a4)
        cmd->size -= iter_length;
1c000c9c:	03800693          	li	a3,56
        cmd->loc_addr += iter_length;
1c000ca0:	3bc72c23          	sw	t3,952(a4)
        cmd->size -= iter_length;
1c000ca4:	3ad72623          	sw	a3,940(a4)
  return DMA_READ(PLP_DMA_QUEUE_OFFSET);
1c000ca8:	4005a583          	lw	a1,1024(a1)
  DMA_WRITE(cmd, PLP_DMA_QUEUE_OFFSET);
1c000cac:	002046b7          	lui	a3,0x204
        cmd->id = plp_dma_counter_alloc();
1c000cb0:	3ab72223          	sw	a1,932(a4)
1c000cb4:	40a6a023          	sw	a0,1024(a3) # 204400 <__L2+0x184400>
  DMA_WRITE(locAddr, PLP_DMA_QUEUE_OFFSET);
1c000cb8:	4116a023          	sw	a7,1024(a3)
  DMA_WRITE(extAddr, PLP_DMA_QUEUE_OFFSET);
1c000cbc:	40c6a023          	sw	a2,1024(a3)
        if (cmd->length != 0)
1c000cc0:	3b472683          	lw	a3,948(a4)
1c000cc4:	dadd                	beqz	a3,1c000c7a <check_fetch_block+0x146>
            __rt_dma_first_pending = cmd;
1c000cc6:	01002a23          	sw	a6,20(zero) # 14 <__rt_bridge_eeprom_handle>
    __rt_dma_last_pending = cmd;
1c000cca:	01002823          	sw	a6,16(zero) # 10 <__rt_bridge_flash_cs>
1c000cce:	bf45                	j	1c000c7e <check_fetch_block+0x14a>

1c000cd0 <__jpeg_encoder_init_constants>:
static void __jpeg_encoder_init_constants(void *arg)
{
    jpeg_encoder_t *enc = (jpeg_encoder_t *)arg;
    pi_cl_dma_cmd_t dma_cmd;

    pi_cl_dma_cmd((uint32_t)&JpegConstants, (uint32_t)enc->l1_constants, sizeof(JpegConstants), PI_CL_DMA_DIR_EXT2LOC, &dma_cmd);
1c000cd0:	0e852583          	lw	a1,232(a0)
{
1c000cd4:	1101                	addi	sp,sp,-32
  return __builtin_pulp_read_then_spr_bit_clr(reg, val);
1c000cd6:	300476f3          	csrrci	a3,mstatus,8
  return DMA_READ(PLP_DMA_QUEUE_OFFSET);
1c000cda:	002047b7          	lui	a5,0x204
1c000cde:	4007a603          	lw	a2,1024(a5) # 204400 <__L2+0x184400>
  res = __builtin_bitinsert(res, size,        PLP_DMA_SIZE_WIDTH, PLP_DMA_SIZE_BIT);
1c000ce2:	000b0737          	lui	a4,0xb0
  res = __builtin_bitinsert(res, trigEvt,     1, PLP_DMA_ELE_BIT);
1c000ce6:	77470713          	addi	a4,a4,1908 # b0774 <__L2+0x30774>
  DMA_WRITE(cmd, PLP_DMA_QUEUE_OFFSET);
1c000cea:	c1574733          	p.bset	a4,a4,0,21
1c000cee:	40e7a023          	sw	a4,1024(a5)
  DMA_WRITE(locAddr, PLP_DMA_QUEUE_OFFSET);
1c000cf2:	40b7a023          	sw	a1,1024(a5)
  DMA_WRITE(extAddr, PLP_DMA_QUEUE_OFFSET);
1c000cf6:	1c009737          	lui	a4,0x1c009
1c000cfa:	36470713          	addi	a4,a4,868 # 1c009364 <JpegConstants>
1c000cfe:	40e7a023          	sw	a4,1024(a5)
        if (!merge) copy->id = id;
1c000d02:	c032                	sw	a2,0(sp)
        copy->length = 0;
1c000d04:	c802                	sw	zero,16(sp)
  __builtin_pulp_spr_write(reg, val);
1c000d06:	30069073          	csrw	mstatus,a3
{
#ifdef __RT_USE_PROFILE
  int trace = __rt_pe_trace[rt_core_id()];
  gv_vcd_dump_trace(trace, 5);
#endif
  if (copy->length == 0)
1c000d0a:	4742                	lw	a4,16(sp)
1c000d0c:	cf19                	beqz	a4,1c000d2a <__jpeg_encoder_init_constants+0x5a>

    rt_irq_restore(irq);
  }
  else
  {
    while(*(volatile uint32_t *)&copy->ext_addr != 0)
1c000d0e:	46e2                	lw	a3,24(sp)
  ARCHI_WRITE(ARCHI_EU_DEMUX_ADDR, EU_CORE_MASK_OR, evtMask);
1c000d10:	02000713          	li	a4,32
1c000d14:	ca89                	beqz	a3,1c000d26 <__jpeg_encoder_init_constants+0x56>
1c000d16:	00e7a423          	sw	a4,8(a5)
  value = __builtin_pulp_event_unit_read_fenced((int *)base, offset);
1c000d1a:	03c7e683          	p.elw	a3,60(a5)
  ARCHI_WRITE(ARCHI_EU_DEMUX_ADDR, EU_CORE_MASK_AND, evtMask);
1c000d1e:	00e7a223          	sw	a4,4(a5)
1c000d22:	46e2                	lw	a3,24(sp)
1c000d24:	faed                	bnez	a3,1c000d16 <__jpeg_encoder_init_constants+0x46>
    pi_cl_dma_cmd_wait(&dma_cmd);
}
1c000d26:	6105                	addi	sp,sp,32
1c000d28:	8082                	ret
  return __builtin_pulp_read_then_spr_bit_clr(reg, val);
1c000d2a:	30047673          	csrrci	a2,mstatus,8
    while(DMA_READ(PLP_DMA_STATUS_OFFSET) & (1 << copy->id)) {
1c000d2e:	4047a783          	lw	a5,1028(a5)
1c000d32:	4682                	lw	a3,0(sp)
1c000d34:	40d7d7b3          	sra	a5,a5,a3
1c000d38:	fc17b7b3          	p.bclr	a5,a5,30,1
1c000d3c:	c79d                	beqz	a5,1c000d6a <__jpeg_encoder_init_constants+0x9a>
  ARCHI_WRITE(ARCHI_EU_DEMUX_ADDR, EU_CORE_MASK_OR, evtMask);
1c000d3e:	10000593          	li	a1,256
1c000d42:	00204737          	lui	a4,0x204
  __builtin_pulp_spr_write(reg, val);
1c000d46:	30061073          	csrw	mstatus,a2
1c000d4a:	00b72423          	sw	a1,8(a4) # 204008 <__L2+0x184008>
  value = __builtin_pulp_event_unit_read_fenced((int *)base, offset);
1c000d4e:	03c76783          	p.elw	a5,60(a4)
  ARCHI_WRITE(ARCHI_EU_DEMUX_ADDR, EU_CORE_MASK_AND, evtMask);
1c000d52:	00b72223          	sw	a1,4(a4)
  return __builtin_pulp_read_then_spr_bit_clr(reg, val);
1c000d56:	30047673          	csrrci	a2,mstatus,8
1c000d5a:	40472783          	lw	a5,1028(a4)
1c000d5e:	4682                	lw	a3,0(sp)
1c000d60:	40d7d7b3          	sra	a5,a5,a3
1c000d64:	fc17b7b3          	p.bclr	a5,a5,30,1
1c000d68:	fff9                	bnez	a5,1c000d46 <__jpeg_encoder_init_constants+0x76>
  DMA_WRITE(1<<counter, PLP_DMA_STATUS_OFFSET);
1c000d6a:	4785                	li	a5,1
1c000d6c:	00d796b3          	sll	a3,a5,a3
1c000d70:	002047b7          	lui	a5,0x204
1c000d74:	40d7a223          	sw	a3,1028(a5) # 204404 <__L2+0x184404>
  __builtin_pulp_spr_write(reg, val);
1c000d78:	30061073          	csrw	mstatus,a2
1c000d7c:	6105                	addi	sp,sp,32
1c000d7e:	8082                	ret

1c000d80 <AppendBytes_cl>:
  int size = current - &enc->l1_bitstream[enc->l1_bitstream_id][0];
1c000d80:	26452783          	lw	a5,612(a0)
  if (size >= L1_BITSTREAM_SIZE - 4 || flush)
1c000d84:	0fb00693          	li	a3,251
  int size = current - &enc->l1_bitstream[enc->l1_bitstream_id][0];
1c000d88:	07a2                	slli	a5,a5,0x8
1c000d8a:	06478793          	addi	a5,a5,100
1c000d8e:	97aa                	add	a5,a5,a0
1c000d90:	40f58733          	sub	a4,a1,a5
  if (size >= L1_BITSTREAM_SIZE - 4 || flush)
1c000d94:	00e6c363          	blt	a3,a4,1c000d9a <AppendBytes_cl+0x1a>
1c000d98:	ce35                	beqz	a2,1c000e14 <AppendBytes_cl+0x94>
    if (enc->pending_dma)
1c000d9a:	29052683          	lw	a3,656(a0)
1c000d9e:	e2f5                	bnez	a3,1c000e82 <AppendBytes_cl+0x102>
    pi_cl_dma_cmd((uint32_t)enc->current_ext_bitstream, (uint32_t)&enc->l1_bitstream[enc->l1_bitstream_id][0], size, PI_CL_DMA_DIR_LOC2EXT, &enc->dma_cmd);
1c000da0:	26c52883          	lw	a7,620(a0)
  return __builtin_pulp_read_then_spr_bit_clr(reg, val);
1c000da4:	30047373          	csrrci	t1,mstatus,8
    if (size < max_len)
1c000da8:	01071693          	slli	a3,a4,0x10
1c000dac:	10075833          	p.exthz	a6,a4
1c000db0:	1406c963          	bltz	a3,1c000f02 <AppendBytes_cl+0x182>
  return DMA_READ(PLP_DMA_QUEUE_OFFSET);
1c000db4:	002046b7          	lui	a3,0x204
1c000db8:	4006ae03          	lw	t3,1024(a3) # 204400 <__L2+0x184400>
  res = __builtin_bitinsert(res, trigIrq,     1, PLP_DMA_ILE_BIT);
1c000dbc:	002a0eb7          	lui	t4,0x2a0
  res = __builtin_bitinsert(res, broadcast,   1, PLP_DMA_BLE_BIT);
1c000dc0:	01d86833          	or	a6,a6,t4
  DMA_WRITE(cmd, PLP_DMA_QUEUE_OFFSET);
1c000dc4:	4106a023          	sw	a6,1024(a3)
  DMA_WRITE(locAddr, PLP_DMA_QUEUE_OFFSET);
1c000dc8:	40f6a023          	sw	a5,1024(a3)
  DMA_WRITE(extAddr, PLP_DMA_QUEUE_OFFSET);
1c000dcc:	4116a023          	sw	a7,1024(a3)
        if (!merge) copy->id = id;
1c000dd0:	27c52823          	sw	t3,624(a0)
        copy->length = 0;
1c000dd4:	28052023          	sw	zero,640(a0)
  __builtin_pulp_spr_write(reg, val);
1c000dd8:	30031073          	csrw	mstatus,t1
    if (flush) {
1c000ddc:	ee1d                	bnez	a2,1c000e1a <AppendBytes_cl+0x9a>
      enc->pending_dma = 1;
1c000dde:	4785                	li	a5,1
1c000de0:	28f52823          	sw	a5,656(a0)
    enc->l1_bitstream_id ^= 1;
1c000de4:	26452683          	lw	a3,612(a0)
    enc->current_ext_bitstream += size;
1c000de8:	26c52803          	lw	a6,620(a0)
    enc->l1_bitstream_id ^= 1;
1c000dec:	0016c693          	xori	a3,a3,1
    enc->current_bitstream = &enc->l1_bitstream[enc->l1_bitstream_id][0];
1c000df0:	00869793          	slli	a5,a3,0x8
1c000df4:	06478613          	addi	a2,a5,100
    enc->current_ext_bitstream += size;
1c000df8:	9742                	add	a4,a4,a6
    enc->current_bitstream = &enc->l1_bitstream[enc->l1_bitstream_id][0];
1c000dfa:	962a                	add	a2,a2,a0
    enc->current_ext_bitstream += size;
1c000dfc:	26e52623          	sw	a4,620(a0)
    enc->l1_bitstream_id ^= 1;
1c000e00:	26d52223          	sw	a3,612(a0)
    enc->current_bitstream = &enc->l1_bitstream[enc->l1_bitstream_id][0];
1c000e04:	26c52423          	sw	a2,616(a0)
    *enc->current_bitstream = *current;
1c000e08:	0005c703          	lbu	a4,0(a1)
1c000e0c:	953e                	add	a0,a0,a5
1c000e0e:	06e50223          	sb	a4,100(a0)
1c000e12:	8082                	ret
    enc->current_bitstream = current;
1c000e14:	26b52423          	sw	a1,616(a0)
}
1c000e18:	8082                	ret
  if (copy->length == 0)
1c000e1a:	28052783          	lw	a5,640(a0)
1c000e1e:	14079b63          	bnez	a5,1c000f74 <AppendBytes_cl+0x1f4>
  return __builtin_pulp_read_then_spr_bit_clr(reg, val);
1c000e22:	30047873          	csrrci	a6,mstatus,8
    while(DMA_READ(PLP_DMA_STATUS_OFFSET) & (1 << copy->id)) {
1c000e26:	002047b7          	lui	a5,0x204
1c000e2a:	4047a783          	lw	a5,1028(a5) # 204404 <__L2+0x184404>
1c000e2e:	27052603          	lw	a2,624(a0)
1c000e32:	40c7d7b3          	sra	a5,a5,a2
1c000e36:	fc17b7b3          	p.bclr	a5,a5,30,1
1c000e3a:	cb85                	beqz	a5,1c000e6a <AppendBytes_cl+0xea>
  ARCHI_WRITE(ARCHI_EU_DEMUX_ADDR, EU_CORE_MASK_OR, evtMask);
1c000e3c:	10000893          	li	a7,256
1c000e40:	002046b7          	lui	a3,0x204
  __builtin_pulp_spr_write(reg, val);
1c000e44:	30081073          	csrw	mstatus,a6
1c000e48:	0116a423          	sw	a7,8(a3) # 204008 <__L2+0x184008>
  value = __builtin_pulp_event_unit_read_fenced((int *)base, offset);
1c000e4c:	03c6e783          	p.elw	a5,60(a3)
  ARCHI_WRITE(ARCHI_EU_DEMUX_ADDR, EU_CORE_MASK_AND, evtMask);
1c000e50:	0116a223          	sw	a7,4(a3)
  return __builtin_pulp_read_then_spr_bit_clr(reg, val);
1c000e54:	30047873          	csrrci	a6,mstatus,8
1c000e58:	4046a783          	lw	a5,1028(a3)
1c000e5c:	27052603          	lw	a2,624(a0)
1c000e60:	40c7d7b3          	sra	a5,a5,a2
1c000e64:	fc17b7b3          	p.bclr	a5,a5,30,1
1c000e68:	fff1                	bnez	a5,1c000e44 <AppendBytes_cl+0xc4>
  DMA_WRITE(1<<counter, PLP_DMA_STATUS_OFFSET);
1c000e6a:	4785                	li	a5,1
1c000e6c:	00c79633          	sll	a2,a5,a2
1c000e70:	002047b7          	lui	a5,0x204
1c000e74:	40c7a223          	sw	a2,1028(a5) # 204404 <__L2+0x184404>
  __builtin_pulp_spr_write(reg, val);
1c000e78:	30081073          	csrw	mstatus,a6
      enc->pending_dma = 0;
1c000e7c:	28052823          	sw	zero,656(a0)
1c000e80:	b795                	j	1c000de4 <AppendBytes_cl+0x64>
  if (copy->length == 0)
1c000e82:	28052683          	lw	a3,640(a0)
1c000e86:	eedd                	bnez	a3,1c000f44 <AppendBytes_cl+0x1c4>
  return __builtin_pulp_read_then_spr_bit_clr(reg, val);
1c000e88:	300478f3          	csrrci	a7,mstatus,8
    while(DMA_READ(PLP_DMA_STATUS_OFFSET) & (1 << copy->id)) {
1c000e8c:	002047b7          	lui	a5,0x204
1c000e90:	4047a783          	lw	a5,1028(a5) # 204404 <__L2+0x184404>
1c000e94:	27052803          	lw	a6,624(a0)
1c000e98:	4107d7b3          	sra	a5,a5,a6
1c000e9c:	fc17b7b3          	p.bclr	a5,a5,30,1
1c000ea0:	cb85                	beqz	a5,1c000ed0 <AppendBytes_cl+0x150>
  ARCHI_WRITE(ARCHI_EU_DEMUX_ADDR, EU_CORE_MASK_OR, evtMask);
1c000ea2:	10000313          	li	t1,256
1c000ea6:	002046b7          	lui	a3,0x204
  __builtin_pulp_spr_write(reg, val);
1c000eaa:	30089073          	csrw	mstatus,a7
1c000eae:	0066a423          	sw	t1,8(a3) # 204008 <__L2+0x184008>
  value = __builtin_pulp_event_unit_read_fenced((int *)base, offset);
1c000eb2:	03c6e783          	p.elw	a5,60(a3)
  ARCHI_WRITE(ARCHI_EU_DEMUX_ADDR, EU_CORE_MASK_AND, evtMask);
1c000eb6:	0066a223          	sw	t1,4(a3)
  return __builtin_pulp_read_then_spr_bit_clr(reg, val);
1c000eba:	300478f3          	csrrci	a7,mstatus,8
1c000ebe:	4046a783          	lw	a5,1028(a3)
1c000ec2:	27052803          	lw	a6,624(a0)
1c000ec6:	4107d7b3          	sra	a5,a5,a6
1c000eca:	fc17b7b3          	p.bclr	a5,a5,30,1
1c000ece:	fff1                	bnez	a5,1c000eaa <AppendBytes_cl+0x12a>
1c000ed0:	4785                	li	a5,1
1c000ed2:	01079833          	sll	a6,a5,a6
1c000ed6:	002047b7          	lui	a5,0x204
1c000eda:	4107a223          	sw	a6,1028(a5) # 204404 <__L2+0x184404>
  __builtin_pulp_spr_write(reg, val);
1c000ede:	30089073          	csrw	mstatus,a7
1c000ee2:	26452783          	lw	a5,612(a0)
    pi_cl_dma_cmd((uint32_t)enc->current_ext_bitstream, (uint32_t)&enc->l1_bitstream[enc->l1_bitstream_id][0], size, PI_CL_DMA_DIR_LOC2EXT, &enc->dma_cmd);
1c000ee6:	26c52883          	lw	a7,620(a0)
1c000eea:	07a2                	slli	a5,a5,0x8
1c000eec:	06478793          	addi	a5,a5,100
1c000ef0:	97aa                	add	a5,a5,a0
  return __builtin_pulp_read_then_spr_bit_clr(reg, val);
1c000ef2:	30047373          	csrrci	t1,mstatus,8
    if (size < max_len)
1c000ef6:	01071693          	slli	a3,a4,0x10
1c000efa:	10075833          	p.exthz	a6,a4
1c000efe:	ea06dbe3          	bgez	a3,1c000db4 <AppendBytes_cl+0x34>
        copy->cmd = plp_dma_getCmd(dir, 0, PLP_DMA_1D,
1c000f02:	00320e37          	lui	t3,0x320
    if (__rt_dma_first_pending)
1c000f06:	01402e83          	lw	t4,20(zero) # 14 <__rt_bridge_eeprom_handle>
  res = __builtin_bitinsert(res, size,        PLP_DMA_SIZE_WIDTH, PLP_DMA_SIZE_BIT);
1c000f0a:	66a1                	lui	a3,0x8
        copy->cmd = plp_dma_getCmd(dir, 0, PLP_DMA_1D,
1c000f0c:	27c52a23          	sw	t3,628(a0)
    cmd->id = tid;
1c000f10:	5e7d                	li	t3,-1
1c000f12:	27c52823          	sw	t3,624(a0)
    cmd->loc_addr = loc;
1c000f16:	28f52223          	sw	a5,644(a0)
    cmd->ext_addr = ext;
1c000f1a:	29152423          	sw	a7,648(a0)
    cmd->size = len;
1c000f1e:	27052c23          	sw	a6,632(a0)
    cmd->stride = stride;
1c000f22:	26d52e23          	sw	a3,636(a0)
    cmd->length = length;
1c000f26:	28d52023          	sw	a3,640(a0)
    cmd->next = NULL;
1c000f2a:	28052623          	sw	zero,652(a0)
1c000f2e:	27050e13          	addi	t3,a0,624
    if (__rt_dma_first_pending)
1c000f32:	060e8563          	beqz	t4,1c000f9c <AppendBytes_cl+0x21c>
        __rt_dma_last_pending->next = cmd;
1c000f36:	01002783          	lw	a5,16(zero) # 10 <__rt_bridge_flash_cs>
1c000f3a:	01c7ae23          	sw	t3,28(a5)
    __rt_dma_last_pending = cmd;
1c000f3e:	01c02823          	sw	t3,16(zero) # 10 <__rt_bridge_flash_cs>
1c000f42:	bd59                	j	1c000dd8 <AppendBytes_cl+0x58>
    while(*(volatile uint32_t *)&copy->ext_addr != 0)
1c000f44:	28852883          	lw	a7,648(a0)
  ARCHI_WRITE(ARCHI_EU_DEMUX_ADDR, EU_CORE_MASK_OR, evtMask);
1c000f48:	02000813          	li	a6,32
1c000f4c:	002046b7          	lui	a3,0x204
1c000f50:	e40888e3          	beqz	a7,1c000da0 <AppendBytes_cl+0x20>
1c000f54:	0106a423          	sw	a6,8(a3) # 204008 <__L2+0x184008>
  value = __builtin_pulp_event_unit_read_fenced((int *)base, offset);
1c000f58:	03c6e783          	p.elw	a5,60(a3)
  ARCHI_WRITE(ARCHI_EU_DEMUX_ADDR, EU_CORE_MASK_AND, evtMask);
1c000f5c:	0106a223          	sw	a6,4(a3)
1c000f60:	28852783          	lw	a5,648(a0)
1c000f64:	fbe5                	bnez	a5,1c000f54 <AppendBytes_cl+0x1d4>
1c000f66:	26452783          	lw	a5,612(a0)
1c000f6a:	07a2                	slli	a5,a5,0x8
1c000f6c:	06478793          	addi	a5,a5,100
1c000f70:	97aa                	add	a5,a5,a0
1c000f72:	b53d                	j	1c000da0 <AppendBytes_cl+0x20>
1c000f74:	28852603          	lw	a2,648(a0)
  ARCHI_WRITE(ARCHI_EU_DEMUX_ADDR, EU_CORE_MASK_OR, evtMask);
1c000f78:	02000693          	li	a3,32
1c000f7c:	002047b7          	lui	a5,0x204
1c000f80:	ee060ee3          	beqz	a2,1c000e7c <AppendBytes_cl+0xfc>
1c000f84:	00d7a423          	sw	a3,8(a5) # 204008 <__L2+0x184008>
  value = __builtin_pulp_event_unit_read_fenced((int *)base, offset);
1c000f88:	03c7e603          	p.elw	a2,60(a5)
  ARCHI_WRITE(ARCHI_EU_DEMUX_ADDR, EU_CORE_MASK_AND, evtMask);
1c000f8c:	00d7a223          	sw	a3,4(a5)
1c000f90:	28852603          	lw	a2,648(a0)
1c000f94:	fa65                	bnez	a2,1c000f84 <AppendBytes_cl+0x204>
      enc->pending_dma = 0;
1c000f96:	28052823          	sw	zero,656(a0)
1c000f9a:	b5a9                	j	1c000de4 <AppendBytes_cl+0x64>
    uint32_t iter_length = (len < length) ? len : length;
1c000f9c:	04d85eb3          	p.minu	t4,a6,a3
        cmd->loc_addr += iter_length;
1c000fa0:	01d78f33          	add	t5,a5,t4
        cmd->ext_addr += stride;
1c000fa4:	96c6                	add	a3,a3,a7
        cmd->size -= iter_length;
1c000fa6:	41d80833          	sub	a6,a6,t4
        cmd->loc_addr += iter_length;
1c000faa:	29e52223          	sw	t5,644(a0)
        cmd->ext_addr += stride;
1c000fae:	28d52423          	sw	a3,648(a0)
        cmd->size -= iter_length;
1c000fb2:	27052c23          	sw	a6,632(a0)
  return DMA_READ(PLP_DMA_QUEUE_OFFSET);
1c000fb6:	002046b7          	lui	a3,0x204
1c000fba:	4006a803          	lw	a6,1024(a3) # 204400 <__L2+0x184400>
        cmd->id = plp_dma_counter_alloc();
1c000fbe:	27052823          	sw	a6,624(a0)
  DMA_WRITE(cmd, PLP_DMA_QUEUE_OFFSET);
1c000fc2:	00328837          	lui	a6,0x328
1c000fc6:	4106a023          	sw	a6,1024(a3)
  DMA_WRITE(locAddr, PLP_DMA_QUEUE_OFFSET);
1c000fca:	40f6a023          	sw	a5,1024(a3)
  DMA_WRITE(extAddr, PLP_DMA_QUEUE_OFFSET);
1c000fce:	4116a023          	sw	a7,1024(a3)
        if (cmd->length != 0)
1c000fd2:	28052783          	lw	a5,640(a0)
1c000fd6:	d7a5                	beqz	a5,1c000f3e <AppendBytes_cl+0x1be>
            __rt_dma_first_pending = cmd;
1c000fd8:	01c02a23          	sw	t3,20(zero) # 14 <__rt_bridge_eeprom_handle>
    __rt_dma_last_pending = cmd;
1c000fdc:	01c02823          	sw	t3,16(zero) # 10 <__rt_bridge_flash_cs>
1c000fe0:	bbe5                	j	1c000dd8 <AppendBytes_cl+0x58>

1c000fe2 <exec_check_bitstream>:
{
1c000fe2:	715d                	addi	sp,sp,-80
1c000fe4:	c2a6                	sw	s1,68(sp)
1c000fe6:	ce6e                	sw	s11,28(sp)
1c000fe8:	c686                	sw	ra,76(sp)
1c000fea:	c4a2                	sw	s0,72(sp)
1c000fec:	c0ca                	sw	s2,64(sp)
1c000fee:	de4e                	sw	s3,60(sp)
1c000ff0:	dc52                	sw	s4,56(sp)
1c000ff2:	da56                	sw	s5,52(sp)
1c000ff4:	d85a                	sw	s6,48(sp)
1c000ff6:	d65e                	sw	s7,44(sp)
1c000ff8:	d462                	sw	s8,40(sp)
1c000ffa:	d266                	sw	s9,36(sp)
1c000ffc:	d06a                	sw	s10,32(sp)
1c000ffe:	8daa                	mv	s11,a0
1c001000:	84ae                	mv	s1,a1
  value = __builtin_pulp_event_unit_read_fenced((int *)base, offset);
1c001002:	002047b7          	lui	a5,0x204
1c001006:	0c07e703          	p.elw	a4,192(a5) # 2040c0 <__L2+0x1840c0>
  if (enc->bitstream_lock || block->id != enc->current_bitstream_block)
1c00100a:	453c                	lw	a5,72(a0)
1c00100c:	e789                	bnez	a5,1c001016 <exec_check_bitstream+0x34>
1c00100e:	4198                	lw	a4,0(a1)
1c001010:	4d7c                	lw	a5,92(a0)
1c001012:	06f70163          	beq	a4,a5,1c001074 <exec_check_bitstream+0x92>
  cl_enc_block_t *prev = NULL, *current=queue->first;
1c001016:	010da703          	lw	a4,16(s11)
  while (current && current->id < block->id)
1c00101a:	c331                	beqz	a4,1c00105e <exec_check_bitstream+0x7c>
1c00101c:	4090                	lw	a2,0(s1)
1c00101e:	431c                	lw	a5,0(a4)
1c001020:	00c7c763          	blt	a5,a2,1c00102e <exec_check_bitstream+0x4c>
1c001024:	a0a1                	j	1c00106c <exec_check_bitstream+0x8a>
1c001026:	4394                	lw	a3,0(a5)
1c001028:	00c6d563          	ble	a2,a3,1c001032 <exec_check_bitstream+0x50>
1c00102c:	873e                	mv	a4,a5
    current = current->next;
1c00102e:	4b5c                	lw	a5,20(a4)
  while (current && current->id < block->id)
1c001030:	fbfd                	bnez	a5,1c001026 <exec_check_bitstream+0x44>
    prev->next = block;
1c001032:	cb44                	sw	s1,20(a4)
  block->next = current;
1c001034:	c8dc                	sw	a5,20(s1)
  if (!current)
1c001036:	cb85                	beqz	a5,1c001066 <exec_check_bitstream+0x84>
  IP_WRITE(ARCHI_EU_DEMUX_ADDR, EU_MUTEX_DEMUX_OFFSET + (id<<2), 0);
1c001038:	002047b7          	lui	a5,0x204
1c00103c:	0c07a023          	sw	zero,192(a5) # 2040c0 <__L2+0x1840c0>
}
1c001040:	40b6                	lw	ra,76(sp)
1c001042:	4426                	lw	s0,72(sp)
1c001044:	4496                	lw	s1,68(sp)
1c001046:	4906                	lw	s2,64(sp)
1c001048:	59f2                	lw	s3,60(sp)
1c00104a:	5a62                	lw	s4,56(sp)
1c00104c:	5ad2                	lw	s5,52(sp)
1c00104e:	5b42                	lw	s6,48(sp)
1c001050:	5bb2                	lw	s7,44(sp)
1c001052:	5c22                	lw	s8,40(sp)
1c001054:	5c92                	lw	s9,36(sp)
1c001056:	5d02                	lw	s10,32(sp)
1c001058:	4df2                	lw	s11,28(sp)
1c00105a:	6161                	addi	sp,sp,80
1c00105c:	8082                	ret
    queue->first = block;
1c00105e:	009da823          	sw	s1,16(s11)
  block->next = current;
1c001062:	0004aa23          	sw	zero,20(s1)
    queue->last = block;
1c001066:	009daa23          	sw	s1,20(s11)
1c00106a:	b7f9                	j	1c001038 <exec_check_bitstream+0x56>
    queue->first = block;
1c00106c:	009da823          	sw	s1,16(s11)
  block->next = current;
1c001070:	c8d8                	sw	a4,20(s1)
1c001072:	b7d9                	j	1c001038 <exec_check_bitstream+0x56>
  enc->bitstream_lock = 1;
1c001074:	4785                	li	a5,1
1c001076:	c53c                	sw	a5,72(a0)
1c001078:	002047b7          	lui	a5,0x204
1c00107c:	0c07a023          	sw	zero,192(a5) # 2040c0 <__L2+0x1840c0>
  const unsigned short *RLE_DC_LUT = enc->constants->HUFTAB_LUMIN_DC_Code;
1c001080:	06052983          	lw	s3,96(a0)
  while (Size >= 8)
1c001084:	441d                	li	s0,7
    if (*current == 0xff)
1c001086:	0ff00d13          	li	s10,255
  const unsigned short *RLE_DC_LUT = enc->constants->HUFTAB_LUMIN_DC_Code;
1c00108a:	72e98693          	addi	a3,s3,1838
  const unsigned char *RLE_DC_Size_LUT = enc->constants->HUFTAB_LUMIN_DC_Size;
1c00108e:	74698713          	addi	a4,s3,1862
  const unsigned short *RLE_AC_LUT = enc->constants->HUFTAB_LUMIN_AC_Code;
1c001092:	14098793          	addi	a5,s3,320
  const unsigned short *RLE_DC_LUT = enc->constants->HUFTAB_LUMIN_DC_Code;
1c001096:	c436                	sw	a3,8(sp)
  const unsigned char *RLE_DC_Size_LUT = enc->constants->HUFTAB_LUMIN_DC_Size;
1c001098:	c63a                	sw	a4,12(sp)
  const unsigned short *RLE_AC_LUT = enc->constants->HUFTAB_LUMIN_AC_Code;
1c00109a:	c23e                	sw	a5,4(sp)
  const unsigned char *RLE_AC_Size_LUT = enc->constants->HUFTAB_LUMIN_AC_Size;
1c00109c:	34098993          	addi	s3,s3,832
    int rest = 8 - done;
1c0010a0:	4921                	li	s2,8
    int SymbolSize = block->output[output_index++];
1c0010a2:	0a44ac03          	lw	s8,164(s1)
    RLE_Size = RLE_DC_Size_LUT[RLE_Index];
1c0010a6:	4732                	lw	a4,12(sp)
    int BitStreamIndex = enc->BitStreamIndex;
1c0010a8:	050dac83          	lw	s9,80(s11)
    BitStreamIndex += AppendBits_cl(enc, BitStream, BitStreamIndex, RLE_DC_LUT[RLE_Index], RLE_Size);
1c0010ac:	001c1793          	slli	a5,s8,0x1
    RLE_Size = RLE_DC_Size_LUT[RLE_Index];
1c0010b0:	018706b3          	add	a3,a4,s8
    BitStreamIndex += AppendBits_cl(enc, BitStream, BitStreamIndex, RLE_DC_LUT[RLE_Index], RLE_Size);
1c0010b4:	4722                	lw	a4,8(sp)
    RLE_Size = RLE_DC_Size_LUT[RLE_Index];
1c0010b6:	0006ca83          	lbu	s5,0(a3)
    int SymbolIndex = block->output[output_index++];
1c0010ba:	0a84ab03          	lw	s6,168(s1)
    BitStreamIndex += AppendBits_cl(enc, BitStream, BitStreamIndex, RLE_DC_LUT[RLE_Index], RLE_Size);
1c0010be:	97ba                	add	a5,a5,a4
  int done = BitPos % 8;
1c0010c0:	f83cb733          	p.bclr	a4,s9,28,3
    BitStreamIndex += AppendBits_cl(enc, BitStream, BitStreamIndex, RLE_DC_LUT[RLE_Index], RLE_Size);
1c0010c4:	0007d503          	lhu	a0,0(a5)
  unsigned char *current = enc->current_bitstream;
1c0010c8:	268da683          	lw	a3,616(s11)
  if (done)
1c0010cc:	56070463          	beqz	a4,1c001634 <exec_check_bitstream+0x652>
    *current = ((*current) << rest) | ((Val >> Size) & 0xff);
1c0010d0:	0006c783          	lbu	a5,0(a3)
    int rest = 8 - done;
1c0010d4:	40e90633          	sub	a2,s2,a4
1c0010d8:	04cac633          	p.min	a2,s5,a2
    Size -= rest;
1c0010dc:	40ca88b3          	sub	a7,s5,a2
    *current = ((*current) << rest) | ((Val >> Size) & 0xff);
1c0010e0:	00c797b3          	sll	a5,a5,a2
1c0010e4:	011555b3          	srl	a1,a0,a7
1c0010e8:	8fcd                	or	a5,a5,a1
1c0010ea:	0ff7f793          	andi	a5,a5,255
1c0010ee:	00f68023          	sb	a5,0(a3)
    if (done + rest < 8)
1c0010f2:	9732                	add	a4,a4,a2
1c0010f4:	04e45863          	ble	a4,s0,1c001144 <exec_check_bitstream+0x162>
1c0010f8:	00168713          	addi	a4,a3,1
    if (*current == 0xff)
1c0010fc:	35a78c63          	beq	a5,s10,1c001454 <exec_check_bitstream+0x472>
    current++;
1c001100:	86ba                	mv	a3,a4
  while (Size >= 8)
1c001102:	55145863          	ble	a7,s0,1c001652 <exec_check_bitstream+0x670>
1c001106:	ff888793          	addi	a5,a7,-8
1c00110a:	0037d713          	srli	a4,a5,0x3
1c00110e:	8646                	mv	a2,a7
1c001110:	0705                	addi	a4,a4,1
1c001112:	5407cd63          	bltz	a5,1c00166c <exec_check_bitstream+0x68a>
1c001116:	00d740fb          	lp.setup	x1,a4,1c001130 <exec_check_bitstream+0x14e>
    Size -= 8;
1c00111a:	1661                	addi	a2,a2,-8
    *current = (Val >> Size) & 0xff;
1c00111c:	00c557b3          	srl	a5,a0,a2
1c001120:	85b6                	mv	a1,a3
1c001122:	0ff7f793          	andi	a5,a5,255
1c001126:	00f580ab          	p.sb	a5,1(a1!)
    if (*current == 0xff)
1c00112a:	2da78863          	beq	a5,s10,1c0013fa <exec_check_bitstream+0x418>
1c00112e:	86ae                	mv	a3,a1
1c001130:	0001                	nop
1c001132:	f838b8b3          	p.bclr	a7,a7,28,3
  if (Size)
1c001136:	00088463          	beqz	a7,1c00113e <exec_check_bitstream+0x15c>
    *current = (Val) & 0xff;
1c00113a:	00a58023          	sb	a0,0(a1)
  AppendBytes_cl(enc, current, 0);
1c00113e:	4601                	li	a2,0
1c001140:	856e                	mv	a0,s11
1c001142:	393d                	jal	1c000d80 <AppendBytes_cl>
    BitStreamIndex += AppendBits_cl(enc, BitStream, BitStreamIndex, RLE_DC_LUT[RLE_Index], RLE_Size);
1c001144:	9ae6                	add	s5,s5,s9
  int done = BitPos % 8;
1c001146:	f83ab733          	p.bclr	a4,s5,28,3
  unsigned char *current = enc->current_bitstream;
1c00114a:	268da683          	lw	a3,616(s11)
  if (done)
1c00114e:	4e070163          	beqz	a4,1c001630 <exec_check_bitstream+0x64e>
    *current = ((*current) << rest) | ((Val >> Size) & 0xff);
1c001152:	0006c783          	lbu	a5,0(a3)
    int rest = 8 - done;
1c001156:	40e90633          	sub	a2,s2,a4
1c00115a:	04cc4633          	p.min	a2,s8,a2
    Size -= rest;
1c00115e:	40cc0533          	sub	a0,s8,a2
    *current = ((*current) << rest) | ((Val >> Size) & 0xff);
1c001162:	00c797b3          	sll	a5,a5,a2
1c001166:	00ab55b3          	srl	a1,s6,a0
1c00116a:	8fcd                	or	a5,a5,a1
1c00116c:	0ff7f793          	andi	a5,a5,255
1c001170:	00f68023          	sb	a5,0(a3)
    if (done + rest < 8)
1c001174:	9732                	add	a4,a4,a2
1c001176:	04e45763          	ble	a4,s0,1c0011c4 <exec_check_bitstream+0x1e2>
1c00117a:	00168713          	addi	a4,a3,1
    if (*current == 0xff)
1c00117e:	2da78463          	beq	a5,s10,1c001446 <exec_check_bitstream+0x464>
    current++;
1c001182:	86ba                	mv	a3,a4
  while (Size >= 8)
1c001184:	4ca45563          	ble	a0,s0,1c00164e <exec_check_bitstream+0x66c>
1c001188:	ff850793          	addi	a5,a0,-8
1c00118c:	0037d713          	srli	a4,a5,0x3
1c001190:	862a                	mv	a2,a0
1c001192:	0705                	addi	a4,a4,1
1c001194:	4e07c563          	bltz	a5,1c00167e <exec_check_bitstream+0x69c>
1c001198:	00d740fb          	lp.setup	x1,a4,1c0011b2 <exec_check_bitstream+0x1d0>
    Size -= 8;
1c00119c:	1661                	addi	a2,a2,-8
    *current = (Val >> Size) & 0xff;
1c00119e:	00cb57b3          	srl	a5,s6,a2
1c0011a2:	85b6                	mv	a1,a3
1c0011a4:	0ff7f793          	andi	a5,a5,255
1c0011a8:	00f580ab          	p.sb	a5,1(a1!)
    if (*current == 0xff)
1c0011ac:	25a78d63          	beq	a5,s10,1c001406 <exec_check_bitstream+0x424>
1c0011b0:	86ae                	mv	a3,a1
1c0011b2:	0001                	nop
1c0011b4:	f8353533          	p.bclr	a0,a0,28,3
  if (Size)
1c0011b8:	c119                	beqz	a0,1c0011be <exec_check_bitstream+0x1dc>
    *current = (Val) & 0xff;
1c0011ba:	01658023          	sb	s6,0(a1)
  AppendBytes_cl(enc, current, 0);
1c0011be:	4601                	li	a2,0
1c0011c0:	856e                	mv	a0,s11
1c0011c2:	3e7d                	jal	1c000d80 <AppendBytes_cl>
      int ZeroLength = block->output[output_index++];
1c0011c4:	0ac4a703          	lw	a4,172(s1)
    BitStreamIndex += AppendBits_cl(enc, BitStream, BitStreamIndex, SymbolIndex, SymbolSize);
1c0011c8:	9c56                	add	s8,s8,s5
      if (ZeroLength == -1)
1c0011ca:	15f72c63          	p.beqimm	a4,-1,1c001322 <exec_check_bitstream+0x340>
1c0011ce:	0b048c93          	addi	s9,s1,176
      int ZRL_Seq = ZeroLength / 16;
1c0011d2:	41f75e13          	srai	t3,a4,0x1f
      ZeroLength = ZeroLength % 16;
1c0011d6:	01ce5613          	srli	a2,t3,0x1c
1c0011da:	00c707b3          	add	a5,a4,a2
      int ZRL_Seq = ZeroLength / 16;
1c0011de:	f64e3e33          	p.bclr	t3,t3,27,4
      ZeroLength = ZeroLength % 16;
1c0011e2:	f647b7b3          	p.bclr	a5,a5,27,4
      int ZRL_Seq = ZeroLength / 16;
1c0011e6:	08ee2a5b          	p.addn	s4,t3,a4,4
      ZeroLength = ZeroLength % 16;
1c0011ea:	40c78ab3          	sub	s5,a5,a2
      int SymbolSize = block->output[output_index++];
1c0011ee:	000cab83          	lw	s7,0(s9)
      int SymbolIndex = block->output[output_index++];
1c0011f2:	004cab03          	lw	s6,4(s9)
1c0011f6:	268da703          	lw	a4,616(s11)
1c0011fa:	f83c3633          	p.bclr	a2,s8,28,3
      if (ZRL_Seq)
1c0011fe:	260a1c63          	bnez	s4,1c001476 <exec_check_bitstream+0x494>
      RLE_Index = (ZeroLength * 16) + SymbolSize;
1c001202:	004a9793          	slli	a5,s5,0x4
      BitStreamIndex += AppendBits_cl(enc, BitStream, BitStreamIndex, RLE_AC_LUT[RLE_Index], RLE_Size);
1c001206:	4692                	lw	a3,4(sp)
      RLE_Index = (ZeroLength * 16) + SymbolSize;
1c001208:	97de                	add	a5,a5,s7
      BitStreamIndex += AppendBits_cl(enc, BitStream, BitStreamIndex, RLE_AC_LUT[RLE_Index], RLE_Size);
1c00120a:	00179593          	slli	a1,a5,0x1
1c00120e:	95b6                	add	a1,a1,a3
      RLE_Size = RLE_AC_Size_LUT[RLE_Index];
1c001210:	97ce                	add	a5,a5,s3
1c001212:	0007ca83          	lbu	s5,0(a5)
      BitStreamIndex += AppendBits_cl(enc, BitStream, BitStreamIndex, RLE_AC_LUT[RLE_Index], RLE_Size);
1c001216:	0005de83          	lhu	t4,0(a1)
  if (done)
1c00121a:	24060963          	beqz	a2,1c00146c <exec_check_bitstream+0x48a>
    *current = ((*current) << rest) | ((Val >> Size) & 0xff);
1c00121e:	00074783          	lbu	a5,0(a4)
    int rest = 8 - done;
1c001222:	40c905b3          	sub	a1,s2,a2
1c001226:	04bac5b3          	p.min	a1,s5,a1
    Size -= rest;
1c00122a:	40ba8f33          	sub	t5,s5,a1
    *current = ((*current) << rest) | ((Val >> Size) & 0xff);
1c00122e:	00b797b3          	sll	a5,a5,a1
1c001232:	01eed533          	srl	a0,t4,t5
1c001236:	8fc9                	or	a5,a5,a0
1c001238:	0ff7f793          	andi	a5,a5,255
1c00123c:	00f70023          	sb	a5,0(a4)
    if (done + rest < 8)
1c001240:	962e                	add	a2,a2,a1
1c001242:	04c45863          	ble	a2,s0,1c001292 <exec_check_bitstream+0x2b0>
1c001246:	00170613          	addi	a2,a4,1
    if (*current == 0xff)
1c00124a:	1fa78763          	beq	a5,s10,1c001438 <exec_check_bitstream+0x456>
    current++;
1c00124e:	8732                	mv	a4,a2
  while (Size >= 8)
1c001250:	23e45163          	ble	t5,s0,1c001472 <exec_check_bitstream+0x490>
1c001254:	ff8f0793          	addi	a5,t5,-8
1c001258:	0037d613          	srli	a2,a5,0x3
1c00125c:	857a                	mv	a0,t5
1c00125e:	0605                	addi	a2,a2,1
1c001260:	4007cd63          	bltz	a5,1c00167a <exec_check_bitstream+0x698>
1c001264:	00d640fb          	lp.setup	x1,a2,1c00127e <exec_check_bitstream+0x29c>
    Size -= 8;
1c001268:	1561                	addi	a0,a0,-8
    *current = (Val >> Size) & 0xff;
1c00126a:	00aed7b3          	srl	a5,t4,a0
1c00126e:	85ba                	mv	a1,a4
1c001270:	0ff7f793          	andi	a5,a5,255
1c001274:	00f580ab          	p.sb	a5,1(a1!)
    if (*current == 0xff)
1c001278:	19a78d63          	beq	a5,s10,1c001412 <exec_check_bitstream+0x430>
1c00127c:	872e                	mv	a4,a1
1c00127e:	0001                	nop
1c001280:	f83f3f33          	p.bclr	t5,t5,28,3
  if (Size)
1c001284:	000f0463          	beqz	t5,1c00128c <exec_check_bitstream+0x2aa>
    *current = (Val) & 0xff;
1c001288:	01d58023          	sb	t4,0(a1)
  AppendBytes_cl(enc, current, 0);
1c00128c:	4601                	li	a2,0
1c00128e:	856e                	mv	a0,s11
1c001290:	3cc5                	jal	1c000d80 <AppendBytes_cl>
      BitStreamIndex += AppendBits_cl(enc, BitStream, BitStreamIndex, RLE_AC_LUT[RLE_Index], RLE_Size);
1c001292:	9c56                	add	s8,s8,s5
  int done = BitPos % 8;
1c001294:	f83c3733          	p.bclr	a4,s8,28,3
  unsigned char *current = enc->current_bitstream;
1c001298:	268da603          	lw	a2,616(s11)
  if (done)
1c00129c:	1c070363          	beqz	a4,1c001462 <exec_check_bitstream+0x480>
    *current = ((*current) << rest) | ((Val >> Size) & 0xff);
1c0012a0:	00064783          	lbu	a5,0(a2)
    int rest = 8 - done;
1c0012a4:	40e905b3          	sub	a1,s2,a4
1c0012a8:	04bbc5b3          	p.min	a1,s7,a1
    Size -= rest;
1c0012ac:	40bb8e33          	sub	t3,s7,a1
    *current = ((*current) << rest) | ((Val >> Size) & 0xff);
1c0012b0:	00b797b3          	sll	a5,a5,a1
1c0012b4:	01cb5533          	srl	a0,s6,t3
1c0012b8:	8fc9                	or	a5,a5,a0
1c0012ba:	0ff7f793          	andi	a5,a5,255
1c0012be:	00f60023          	sb	a5,0(a2)
    if (done + rest < 8)
1c0012c2:	972e                	add	a4,a4,a1
1c0012c4:	04e45963          	ble	a4,s0,1c001316 <exec_check_bitstream+0x334>
1c0012c8:	00160713          	addi	a4,a2,1
    if (*current == 0xff)
1c0012cc:	15a78f63          	beq	a5,s10,1c00142a <exec_check_bitstream+0x448>
    current++;
1c0012d0:	863a                	mv	a2,a4
  while (Size >= 8)
1c0012d2:	19c45b63          	ble	t3,s0,1c001468 <exec_check_bitstream+0x486>
1c0012d6:	ff8e0793          	addi	a5,t3,-8 # 31fff8 <__L2+0x29fff8>
1c0012da:	0037d713          	srli	a4,a5,0x3
1c0012de:	8572                	mv	a0,t3
1c0012e0:	0705                	addi	a4,a4,1
1c0012e2:	3807ca63          	bltz	a5,1c001676 <exec_check_bitstream+0x694>
1c0012e6:	00d740fb          	lp.setup	x1,a4,1c001300 <exec_check_bitstream+0x31e>
    Size -= 8;
1c0012ea:	1561                	addi	a0,a0,-8
    *current = (Val >> Size) & 0xff;
1c0012ec:	00ab57b3          	srl	a5,s6,a0
1c0012f0:	85b2                	mv	a1,a2
1c0012f2:	0ff7f793          	andi	a5,a5,255
1c0012f6:	00f580ab          	p.sb	a5,1(a1!)
    if (*current == 0xff)
1c0012fa:	13a78263          	beq	a5,s10,1c00141e <exec_check_bitstream+0x43c>
1c0012fe:	862e                	mv	a2,a1
1c001300:	0001                	nop
1c001302:	f83e3e33          	p.bclr	t3,t3,28,3
  if (Size)
1c001306:	000e0563          	beqz	t3,1c001310 <exec_check_bitstream+0x32e>
    *current = (Val) & 0xff;
1c00130a:	885a                	mv	a6,s6
1c00130c:	01058023          	sb	a6,0(a1)
  AppendBytes_cl(enc, current, 0);
1c001310:	4601                	li	a2,0
1c001312:	856e                	mv	a0,s11
1c001314:	34b5                	jal	1c000d80 <AppendBytes_cl>
1c001316:	0cb1                	addi	s9,s9,12
      int ZeroLength = block->output[output_index++];
1c001318:	ffcca703          	lw	a4,-4(s9)
      BitStreamIndex += AppendBits_cl(enc, BitStream, BitStreamIndex, SymbolIndex, SymbolSize);
1c00131c:	9c5e                	add	s8,s8,s7
      if (ZeroLength == -1)
1c00131e:	ebf73ae3          	p.bneimm	a4,-1,1c0011d2 <exec_check_bitstream+0x1f0>
  int done = BitPos % 8;
1c001322:	f83c3733          	p.bclr	a4,s8,28,3
  unsigned char *current = enc->current_bitstream;
1c001326:	268da583          	lw	a1,616(s11)
  if (done)
1c00132a:	30070a63          	beqz	a4,1c00163e <exec_check_bitstream+0x65c>
1c00132e:	4611                	li	a2,4
    *current = ((*current) << rest) | ((Val >> Size) & 0xff);
1c001330:	0005c783          	lbu	a5,0(a1)
    int rest = 8 - done;
1c001334:	40e906b3          	sub	a3,s2,a4
1c001338:	04c6c6b3          	p.min	a3,a3,a2
    Size -= rest;
1c00133c:	8e15                	sub	a2,a2,a3
    *current = ((*current) << rest) | ((Val >> Size) & 0xff);
1c00133e:	4529                	li	a0,10
1c001340:	00d797b3          	sll	a5,a5,a3
1c001344:	00c55533          	srl	a0,a0,a2
1c001348:	8fc9                	or	a5,a5,a0
1c00134a:	0ff7f793          	andi	a5,a5,255
1c00134e:	00f58023          	sb	a5,0(a1)
    if (done + rest < 8)
1c001352:	9736                	add	a4,a4,a3
      return result;
1c001354:	4a91                	li	s5,4
    if (done + rest < 8)
1c001356:	00e45c63          	ble	a4,s0,1c00136e <exec_check_bitstream+0x38c>
1c00135a:	00158713          	addi	a4,a1,1
    if (*current == 0xff)
1c00135e:	2fa78c63          	beq	a5,s10,1c001656 <exec_check_bitstream+0x674>
1c001362:	85ba                	mv	a1,a4
  if (Size)
1c001364:	2c061e63          	bnez	a2,1c001640 <exec_check_bitstream+0x65e>
  AppendBytes_cl(enc, current, 0);
1c001368:	4601                	li	a2,0
1c00136a:	856e                	mv	a0,s11
1c00136c:	3c11                	jal	1c000d80 <AppendBytes_cl>
  value = __builtin_pulp_event_unit_read_fenced((int *)base, offset);
1c00136e:	002047b7          	lui	a5,0x204
1c001372:	0c07e703          	p.elw	a4,192(a5) # 2040c0 <__L2+0x1840c0>
    enc->nb_block_done--;
1c001376:	02cda783          	lw	a5,44(s11)
    enc->current_bitstream_block++;
1c00137a:	05cda703          	lw	a4,92(s11)
    BitStreamIndex += AppendBits_cl(enc, BitStream, BitStreamIndex, EOB, EOB_LEN);
1c00137e:	015c0333          	add	t1,s8,s5
    enc->nb_block_done--;
1c001382:	17fd                	addi	a5,a5,-1
    enc->current_bitstream_block++;
1c001384:	0705                	addi	a4,a4,1
    enc->BitStreamIndex = BitStreamIndex;
1c001386:	046da823          	sw	t1,80(s11)
    enc->nb_block_done--;
1c00138a:	02fda623          	sw	a5,44(s11)
    enc->current_bitstream_block++;
1c00138e:	04edae23          	sw	a4,92(s11)
    if (enc->nb_block_done == 0)
1c001392:	e789                	bnez	a5,1c00139c <exec_check_bitstream+0x3ba>
  IP_WRITE(ARCHI_EU_DEMUX_ADDR, EU_SW_EVENTS_DEMUX_OFFSET + EU_CORE_TRIGG_SW_EVENT + (event << 2), coreSet);
1c001394:	002047b7          	lui	a5,0x204
1c001398:	1007ac23          	sw	zero,280(a5) # 204118 <__L2+0x184118>
    if (block->next_vc_done)
1c00139c:	509c                	lw	a5,32(s1)
1c00139e:	28078d63          	beqz	a5,1c001638 <exec_check_bitstream+0x656>
      block->next_vc_done = 0;
1c0013a2:	0204a023          	sw	zero,32(s1)
  enc->ready_blocks++;
1c0013a6:	054da783          	lw	a5,84(s11)
  block->next = list->first;
1c0013aa:	018da603          	lw	a2,24(s11)
  uint32_t waiting_cores = enc->ready_blocks_waiting_cores;
1c0013ae:	058da683          	lw	a3,88(s11)
  enc->ready_blocks++;
1c0013b2:	0785                	addi	a5,a5,1
  block->next = list->first;
1c0013b4:	c8d0                	sw	a2,20(s1)
  list->first = block;
1c0013b6:	009dac23          	sw	s1,24(s11)
  enc->ready_blocks++;
1c0013ba:	04fdaa23          	sw	a5,84(s11)
  if (waiting_cores)
1c0013be:	ce99                	beqz	a3,1c0013dc <exec_check_bitstream+0x3fa>
    int core = __FL1(waiting_cores);
1c0013c0:	10069633          	p.fl1	a2,a3
    enc->ready_blocks_waiting_cores = waiting_cores & ~(1<<core);
1c0013c4:	4785                	li	a5,1
1c0013c6:	00c797b3          	sll	a5,a5,a2
1c0013ca:	fff7c613          	not	a2,a5
1c0013ce:	8ef1                	and	a3,a3,a2
1c0013d0:	04ddac23          	sw	a3,88(s11)
1c0013d4:	002046b7          	lui	a3,0x204
1c0013d8:	10f6ac23          	sw	a5,280(a3) # 204118 <__L2+0x184118>
1c0013dc:	010da483          	lw	s1,16(s11)
    if (queue_is_empty(&enc->bitstream_blocks) || enc->bitstream_blocks.first->id != enc->current_bitstream_block)
1c0013e0:	26048463          	beqz	s1,1c001648 <exec_check_bitstream+0x666>
1c0013e4:	409c                	lw	a5,0(s1)
1c0013e6:	26e79163          	bne	a5,a4,1c001648 <exec_check_bitstream+0x666>
  queue->first = first->next;
1c0013ea:	48dc                	lw	a5,20(s1)
1c0013ec:	00fda823          	sw	a5,16(s11)
  IP_WRITE(ARCHI_EU_DEMUX_ADDR, EU_MUTEX_DEMUX_OFFSET + (id<<2), 0);
1c0013f0:	002047b7          	lui	a5,0x204
1c0013f4:	0c07a023          	sw	zero,192(a5) # 2040c0 <__L2+0x1840c0>
#else
void rt_wait_for_interrupt();
#endif

static inline void rt_compiler_barrier() {
  __asm__ __volatile__ ("" : : : "memory");
1c0013f8:	b16d                	j	1c0010a2 <exec_check_bitstream+0xc0>
      *current = 0x00;
1c0013fa:	000680a3          	sb	zero,1(a3)
1c0013fe:	00268593          	addi	a1,a3,2
      result += 8;
1c001402:	0aa1                	addi	s5,s5,8
1c001404:	b32d                	j	1c00112e <exec_check_bitstream+0x14c>
      *current = 0x00;
1c001406:	000680a3          	sb	zero,1(a3)
1c00140a:	00268593          	addi	a1,a3,2
      result += 8;
1c00140e:	0c21                	addi	s8,s8,8
1c001410:	b345                	j	1c0011b0 <exec_check_bitstream+0x1ce>
      *current = 0x00;
1c001412:	000700a3          	sb	zero,1(a4)
1c001416:	00270593          	addi	a1,a4,2
      result += 8;
1c00141a:	0aa1                	addi	s5,s5,8
1c00141c:	b585                	j	1c00127c <exec_check_bitstream+0x29a>
      *current = 0x00;
1c00141e:	000600a3          	sb	zero,1(a2)
1c001422:	00260593          	addi	a1,a2,2
      result += 8;
1c001426:	0ba1                	addi	s7,s7,8
1c001428:	bdd9                	j	1c0012fe <exec_check_bitstream+0x31c>
1c00142a:	00260713          	addi	a4,a2,2
      *current = 0x00;
1c00142e:	000600a3          	sb	zero,1(a2)
      result += 8;
1c001432:	0ba1                	addi	s7,s7,8
    current++;
1c001434:	863a                	mv	a2,a4
1c001436:	bd71                	j	1c0012d2 <exec_check_bitstream+0x2f0>
1c001438:	00270613          	addi	a2,a4,2
      *current = 0x00;
1c00143c:	000700a3          	sb	zero,1(a4)
      result += 8;
1c001440:	0aa1                	addi	s5,s5,8
    current++;
1c001442:	8732                	mv	a4,a2
1c001444:	b531                	j	1c001250 <exec_check_bitstream+0x26e>
1c001446:	00268713          	addi	a4,a3,2
      *current = 0x00;
1c00144a:	000680a3          	sb	zero,1(a3)
      result += 8;
1c00144e:	0c21                	addi	s8,s8,8
    current++;
1c001450:	86ba                	mv	a3,a4
1c001452:	bb0d                	j	1c001184 <exec_check_bitstream+0x1a2>
1c001454:	00268713          	addi	a4,a3,2
      *current = 0x00;
1c001458:	000680a3          	sb	zero,1(a3)
      result += 8;
1c00145c:	0aa1                	addi	s5,s5,8
    current++;
1c00145e:	86ba                	mv	a3,a4
1c001460:	b14d                	j	1c001102 <exec_check_bitstream+0x120>
      int SymbolSize = block->output[output_index++];
1c001462:	8e5e                	mv	t3,s7
  while (Size >= 8)
1c001464:	e7c449e3          	blt	s0,t3,1c0012d6 <exec_check_bitstream+0x2f4>
1c001468:	85b2                	mv	a1,a2
1c00146a:	bd71                	j	1c001306 <exec_check_bitstream+0x324>
      RLE_Size = RLE_AC_Size_LUT[RLE_Index];
1c00146c:	8f56                	mv	t5,s5
  while (Size >= 8)
1c00146e:	dfe443e3          	blt	s0,t5,1c001254 <exec_check_bitstream+0x272>
1c001472:	85ba                	mv	a1,a4
1c001474:	bd01                	j	1c001284 <exec_check_bitstream+0x2a2>
1c001476:	00170513          	addi	a0,a4,1
  if (done)
1c00147a:	e241                	bnez	a2,1c0014fa <exec_check_bitstream+0x518>
    *current = (Val >> Size) & 0xff;
1c00147c:	85ba                	mv	a1,a4
1c00147e:	0ff00793          	li	a5,255
1c001482:	00f5912b          	p.sh	a5,2(a1!)
      result += 8;
1c001486:	4ecd                	li	t4,19
    *current = (Val) & 0xff;
1c001488:	56e5                	li	a3,-7
1c00148a:	00d58023          	sb	a3,0(a1)
  AppendBytes_cl(enc, current, 0);
1c00148e:	4601                	li	a2,0
1c001490:	856e                	mv	a0,s11
          BitStreamIndex += AppendBits_cl(enc, BitStream, BitStreamIndex, ZRL, ZRL_LEN);
1c001492:	9c76                	add	s8,s8,t4
  AppendBytes_cl(enc, current, 0);
1c001494:	30f5                	jal	1c000d80 <AppendBytes_cl>
1c001496:	f83c3633          	p.bclr	a2,s8,28,3
      if (ZRL_Seq)
1c00149a:	1c1a2b63          	p.beqimm	s4,1,1c001670 <exec_check_bitstream+0x68e>
  unsigned char *current = enc->current_bitstream;
1c00149e:	268da583          	lw	a1,616(s11)
1c0014a2:	00158513          	addi	a0,a1,1
  if (done)
1c0014a6:	12061063          	bnez	a2,1c0015c6 <exec_check_bitstream+0x5e4>
    *current = (Val >> Size) & 0xff;
1c0014aa:	0ff00713          	li	a4,255
1c0014ae:	00e5912b          	p.sh	a4,2(a1!)
      result += 8;
1c0014b2:	4ecd                	li	t4,19
    *current = (Val) & 0xff;
1c0014b4:	5765                	li	a4,-7
1c0014b6:	00e58023          	sb	a4,0(a1)
  AppendBytes_cl(enc, current, 0);
1c0014ba:	4601                	li	a2,0
1c0014bc:	856e                	mv	a0,s11
          BitStreamIndex += AppendBits_cl(enc, BitStream, BitStreamIndex, ZRL, ZRL_LEN);
1c0014be:	9c76                	add	s8,s8,t4
  AppendBytes_cl(enc, current, 0);
1c0014c0:	30c1                	jal	1c000d80 <AppendBytes_cl>
1c0014c2:	f83c3633          	p.bclr	a2,s8,28,3
      if (ZRL_Seq)
1c0014c6:	1a2a2563          	p.beqimm	s4,2,1c001670 <exec_check_bitstream+0x68e>
  unsigned char *current = enc->current_bitstream;
1c0014ca:	268da583          	lw	a1,616(s11)
1c0014ce:	00158513          	addi	a0,a1,1
  if (done)
1c0014d2:	e659                	bnez	a2,1c001560 <exec_check_bitstream+0x57e>
    *current = (Val >> Size) & 0xff;
1c0014d4:	0ff00793          	li	a5,255
1c0014d8:	00f5912b          	p.sh	a5,2(a1!)
      result += 8;
1c0014dc:	4e4d                	li	t3,19
    *current = (Val) & 0xff;
1c0014de:	56e5                	li	a3,-7
1c0014e0:	00d58023          	sb	a3,0(a1)
  AppendBytes_cl(enc, current, 0);
1c0014e4:	4601                	li	a2,0
1c0014e6:	856e                	mv	a0,s11
1c0014e8:	c072                	sw	t3,0(sp)
1c0014ea:	3859                	jal	1c000d80 <AppendBytes_cl>
          BitStreamIndex += AppendBits_cl(enc, BitStream, BitStreamIndex, ZRL, ZRL_LEN);
1c0014ec:	4e02                	lw	t3,0(sp)
1c0014ee:	268da703          	lw	a4,616(s11)
1c0014f2:	9c72                	add	s8,s8,t3
1c0014f4:	f83c3633          	p.bclr	a2,s8,28,3
1c0014f8:	b329                	j	1c001202 <exec_check_bitstream+0x220>
    *current = ((*current) << rest) | ((Val >> Size) & 0xff);
1c0014fa:	00074583          	lbu	a1,0(a4)
    int rest = 8 - done;
1c0014fe:	40c90eb3          	sub	t4,s2,a2
    Size -= rest;
1c001502:	00360f13          	addi	t5,a2,3
    *current = ((*current) << rest) | ((Val >> Size) & 0xff);
1c001506:	7f900693          	li	a3,2041
1c00150a:	01d595b3          	sll	a1,a1,t4
1c00150e:	01e6deb3          	srl	t4,a3,t5
1c001512:	01d5e5b3          	or	a1,a1,t4
1c001516:	0ff5f593          	andi	a1,a1,255
1c00151a:	00b70023          	sb	a1,0(a4)
  int result = Size;
1c00151e:	4ead                	li	t4,11
    if (*current == 0xff)
1c001520:	03a58363          	beq	a1,s10,1c001546 <exec_check_bitstream+0x564>
  while (Size >= 8)
1c001524:	15e45263          	ble	t5,s0,1c001668 <exec_check_bitstream+0x686>
1c001528:	166d                	addi	a2,a2,-5
1c00152a:	7f900793          	li	a5,2041
1c00152e:	00c7d733          	srl	a4,a5,a2
1c001532:	0ff77713          	andi	a4,a4,255
    *current = (Val >> Size) & 0xff;
1c001536:	00e50023          	sb	a4,0(a0)
1c00153a:	00150593          	addi	a1,a0,1
    if (*current == 0xff)
1c00153e:	01a70a63          	beq	a4,s10,1c001552 <exec_check_bitstream+0x570>
  if (Size)
1c001542:	d631                	beqz	a2,1c00148e <exec_check_bitstream+0x4ac>
1c001544:	b791                	j	1c001488 <exec_check_bitstream+0x4a6>
      *current = 0x00;
1c001546:	000700a3          	sb	zero,1(a4)
1c00154a:	00270513          	addi	a0,a4,2
      result += 8;
1c00154e:	4ecd                	li	t4,19
1c001550:	bfd1                	j	1c001524 <exec_check_bitstream+0x542>
      *current = 0x00;
1c001552:	000500a3          	sb	zero,1(a0)
      result += 8;
1c001556:	0ea1                	addi	t4,t4,8
1c001558:	00250593          	addi	a1,a0,2
  if (Size)
1c00155c:	da0d                	beqz	a2,1c00148e <exec_check_bitstream+0x4ac>
1c00155e:	b72d                	j	1c001488 <exec_check_bitstream+0x4a6>
    *current = ((*current) << rest) | ((Val >> Size) & 0xff);
1c001560:	0005c703          	lbu	a4,0(a1)
    int rest = 8 - done;
1c001564:	40c90e33          	sub	t3,s2,a2
    Size -= rest;
1c001568:	00360e93          	addi	t4,a2,3
    *current = ((*current) << rest) | ((Val >> Size) & 0xff);
1c00156c:	7f900693          	li	a3,2041
1c001570:	01c71733          	sll	a4,a4,t3
1c001574:	01d6de33          	srl	t3,a3,t4
1c001578:	01c76733          	or	a4,a4,t3
1c00157c:	0ff77713          	andi	a4,a4,255
1c001580:	00e58023          	sb	a4,0(a1)
  int result = Size;
1c001584:	4e2d                	li	t3,11
    if (*current == 0xff)
1c001586:	03a70363          	beq	a4,s10,1c0015ac <exec_check_bitstream+0x5ca>
  while (Size >= 8)
1c00158a:	0dd45d63          	ble	t4,s0,1c001664 <exec_check_bitstream+0x682>
1c00158e:	166d                	addi	a2,a2,-5
1c001590:	7f900793          	li	a5,2041
1c001594:	00c7d733          	srl	a4,a5,a2
1c001598:	0ff77713          	andi	a4,a4,255
    *current = (Val >> Size) & 0xff;
1c00159c:	00e50023          	sb	a4,0(a0)
1c0015a0:	00150593          	addi	a1,a0,1
    if (*current == 0xff)
1c0015a4:	01a70a63          	beq	a4,s10,1c0015b8 <exec_check_bitstream+0x5d6>
  if (Size)
1c0015a8:	de15                	beqz	a2,1c0014e4 <exec_check_bitstream+0x502>
1c0015aa:	bf15                	j	1c0014de <exec_check_bitstream+0x4fc>
      *current = 0x00;
1c0015ac:	000580a3          	sb	zero,1(a1)
1c0015b0:	00258513          	addi	a0,a1,2
      result += 8;
1c0015b4:	4e4d                	li	t3,19
1c0015b6:	bfd1                	j	1c00158a <exec_check_bitstream+0x5a8>
      *current = 0x00;
1c0015b8:	000500a3          	sb	zero,1(a0)
      result += 8;
1c0015bc:	0e21                	addi	t3,t3,8
1c0015be:	00250593          	addi	a1,a0,2
  if (Size)
1c0015c2:	d20d                	beqz	a2,1c0014e4 <exec_check_bitstream+0x502>
1c0015c4:	bf29                	j	1c0014de <exec_check_bitstream+0x4fc>
    *current = ((*current) << rest) | ((Val >> Size) & 0xff);
1c0015c6:	0005c703          	lbu	a4,0(a1)
    int rest = 8 - done;
1c0015ca:	40c90eb3          	sub	t4,s2,a2
    Size -= rest;
1c0015ce:	00360f13          	addi	t5,a2,3
    *current = ((*current) << rest) | ((Val >> Size) & 0xff);
1c0015d2:	7f900793          	li	a5,2041
1c0015d6:	01d71733          	sll	a4,a4,t4
1c0015da:	01e7deb3          	srl	t4,a5,t5
1c0015de:	01d76733          	or	a4,a4,t4
1c0015e2:	0ff77713          	andi	a4,a4,255
1c0015e6:	00e58023          	sb	a4,0(a1)
  int result = Size;
1c0015ea:	4ead                	li	t4,11
    if (*current == 0xff)
1c0015ec:	03a70463          	beq	a4,s10,1c001614 <exec_check_bitstream+0x632>
  while (Size >= 8)
1c0015f0:	07e45863          	ble	t5,s0,1c001660 <exec_check_bitstream+0x67e>
1c0015f4:	166d                	addi	a2,a2,-5
1c0015f6:	7f900693          	li	a3,2041
1c0015fa:	00c6d733          	srl	a4,a3,a2
1c0015fe:	0ff77713          	andi	a4,a4,255
    *current = (Val >> Size) & 0xff;
1c001602:	00e50023          	sb	a4,0(a0)
1c001606:	00150593          	addi	a1,a0,1
    if (*current == 0xff)
1c00160a:	01a70b63          	beq	a4,s10,1c001620 <exec_check_bitstream+0x63e>
  if (Size)
1c00160e:	ea0606e3          	beqz	a2,1c0014ba <exec_check_bitstream+0x4d8>
1c001612:	b54d                	j	1c0014b4 <exec_check_bitstream+0x4d2>
      *current = 0x00;
1c001614:	000580a3          	sb	zero,1(a1)
1c001618:	00258513          	addi	a0,a1,2
      result += 8;
1c00161c:	4ecd                	li	t4,19
1c00161e:	bfc9                	j	1c0015f0 <exec_check_bitstream+0x60e>
      *current = 0x00;
1c001620:	000500a3          	sb	zero,1(a0)
      result += 8;
1c001624:	0ea1                	addi	t4,t4,8
1c001626:	00250593          	addi	a1,a0,2
  if (Size)
1c00162a:	e80608e3          	beqz	a2,1c0014ba <exec_check_bitstream+0x4d8>
1c00162e:	b559                	j	1c0014b4 <exec_check_bitstream+0x4d2>
    int SymbolSize = block->output[output_index++];
1c001630:	8562                	mv	a0,s8
1c001632:	be89                	j	1c001184 <exec_check_bitstream+0x1a2>
    RLE_Size = RLE_DC_Size_LUT[RLE_Index];
1c001634:	88d6                	mv	a7,s5
1c001636:	b4f1                	j	1c001102 <exec_check_bitstream+0x120>
      block->state = BLOCK_STATE_DONE;
1c001638:	478d                	li	a5,3
1c00163a:	cc9c                	sw	a5,24(s1)
1c00163c:	b345                	j	1c0013dc <exec_check_bitstream+0x3fa>
  int result = Size;
1c00163e:	4a91                	li	s5,4
    *current = (Val) & 0xff;
1c001640:	47a9                	li	a5,10
1c001642:	00f58023          	sb	a5,0(a1)
1c001646:	b30d                	j	1c001368 <exec_check_bitstream+0x386>
      enc->bitstream_lock = 0;
1c001648:	040da423          	sw	zero,72(s11)
1c00164c:	b2f5                	j	1c001038 <exec_check_bitstream+0x56>
  while (Size >= 8)
1c00164e:	85b6                	mv	a1,a3
1c001650:	b6a5                	j	1c0011b8 <exec_check_bitstream+0x1d6>
1c001652:	85b6                	mv	a1,a3
1c001654:	b4cd                	j	1c001136 <exec_check_bitstream+0x154>
      *current = 0x00;
1c001656:	000580a3          	sb	zero,1(a1)
      result += 8;
1c00165a:	4ab1                	li	s5,12
1c00165c:	0589                	addi	a1,a1,2
1c00165e:	b319                	j	1c001364 <exec_check_bitstream+0x382>
  while (Size >= 8)
1c001660:	85aa                	mv	a1,a0
1c001662:	bd89                	j	1c0014b4 <exec_check_bitstream+0x4d2>
1c001664:	85aa                	mv	a1,a0
1c001666:	bda5                	j	1c0014de <exec_check_bitstream+0x4fc>
1c001668:	85aa                	mv	a1,a0
1c00166a:	bd39                	j	1c001488 <exec_check_bitstream+0x4a6>
1c00166c:	4705                	li	a4,1
1c00166e:	b465                	j	1c001116 <exec_check_bitstream+0x134>
1c001670:	268da703          	lw	a4,616(s11)
1c001674:	b679                	j	1c001202 <exec_check_bitstream+0x220>
1c001676:	4705                	li	a4,1
1c001678:	b1bd                	j	1c0012e6 <exec_check_bitstream+0x304>
1c00167a:	4605                	li	a2,1
1c00167c:	b6e5                	j	1c001264 <exec_check_bitstream+0x282>
1c00167e:	4705                	li	a4,1
1c001680:	be21                	j	1c001198 <exec_check_bitstream+0x1b6>

1c001682 <process_du_cluster>:
{
1c001682:	1141                	addi	sp,sp,-16
1c001684:	c422                	sw	s0,8(sp)
1c001686:	c226                	sw	s1,4(sp)
1c001688:	c606                	sw	ra,12(sp)
1c00168a:	c04a                	sw	s2,0(sp)
1c00168c:	84aa                	mv	s1,a0
1c00168e:	842e                	mv	s0,a1
  if (step <= 0)
1c001690:	00c05c63          	blez	a2,1c0016a8 <process_du_cluster+0x26>
  if (step <= 1)
1c001694:	04162f63          	p.beqimm	a2,1,1c0016f2 <process_du_cluster+0x70>
  exec_check_bitstream(enc, block);
1c001698:	85a2                	mv	a1,s0
}
1c00169a:	4422                	lw	s0,8(sp)
1c00169c:	40b2                	lw	ra,12(sp)
1c00169e:	4902                	lw	s2,0(sp)
  exec_check_bitstream(enc, block);
1c0016a0:	8526                	mv	a0,s1
}
1c0016a2:	4492                	lw	s1,4(sp)
1c0016a4:	0141                	addi	sp,sp,16
  exec_check_bitstream(enc, block);
1c0016a6:	ba35                	j	1c000fe2 <exec_check_bitstream>
  const signed short *FDctFactors = enc->constants->FDCT_FACTORS;
1c0016a8:	06052903          	lw	s2,96(a0)
  Dct8x8(DU, FDctFactors);
1c0016ac:	02458513          	addi	a0,a1,36
1c0016b0:	85ca                	mv	a1,s2
1c0016b2:	2335                	jal	1c001bde <Dct8x8>
  int Vc = DU[0] / QuantLUT[0];
1c0016b4:	0c094703          	lbu	a4,192(s2)
1c0016b8:	02441783          	lh	a5,36(s0)
1c0016bc:	02e7c7b3          	div	a5,a5,a4
  block->vc = Vc;
1c0016c0:	00f41e23          	sh	a5,28(s0)
  value = __builtin_pulp_event_unit_read_fenced((int *)base, offset);
1c0016c4:	002047b7          	lui	a5,0x204
1c0016c8:	0c07e703          	p.elw	a4,192(a5) # 2040c0 <__L2+0x1840c0>
  block->state = BLOCK_STATE_DCT;
1c0016cc:	4709                	li	a4,2
  cl_enc_block_t *prev_du = block->prev_du;
1c0016ce:	445c                	lw	a5,12(s0)
  block->state = BLOCK_STATE_DCT;
1c0016d0:	cc18                	sw	a4,24(s0)
  if (prev_du != NULL)
1c0016d2:	cf81                	beqz	a5,1c0016ea <process_du_cluster+0x68>
    if (prev_du->state < BLOCK_STATE_DCT)
1c0016d4:	4f94                	lw	a3,24(a5)
1c0016d6:	4705                	li	a4,1
1c0016d8:	02d77263          	bleu	a3,a4,1c0016fc <process_du_cluster+0x7a>
    block->vp = prev_du->vc;
1c0016dc:	01c7d603          	lhu	a2,28(a5)
1c0016e0:	00c41f23          	sh	a2,30(s0)
    if (prev_du->state == BLOCK_STATE_DONE)
1c0016e4:	0236a763          	p.beqimm	a3,3,1c001712 <process_du_cluster+0x90>
      prev_du->next_vc_done = 1;
1c0016e8:	d398                	sw	a4,32(a5)
  IP_WRITE(ARCHI_EU_DEMUX_ADDR, EU_MUTEX_DEMUX_OFFSET + (id<<2), 0);
1c0016ea:	002047b7          	lui	a5,0x204
1c0016ee:	0c07a023          	sw	zero,192(a5) # 2040c0 <__L2+0x1840c0>
    exec_quantization(enc, block);
1c0016f2:	85a2                	mv	a1,s0
1c0016f4:	8526                	mv	a0,s1
1c0016f6:	ae6ff0ef          	jal	ra,1c0009dc <exec_quantization>
1c0016fa:	bf79                	j	1c001698 <process_du_cluster+0x16>
      prev_du->next_du = block;
1c0016fc:	cb80                	sw	s0,16(a5)
1c0016fe:	002047b7          	lui	a5,0x204
1c001702:	0c07a023          	sw	zero,192(a5) # 2040c0 <__L2+0x1840c0>
}
1c001706:	40b2                	lw	ra,12(sp)
1c001708:	4422                	lw	s0,8(sp)
1c00170a:	4492                	lw	s1,4(sp)
1c00170c:	4902                	lw	s2,0(sp)
1c00170e:	0141                	addi	sp,sp,16
1c001710:	8082                	ret
  enc->ready_blocks++;
1c001712:	48f4                	lw	a3,84(s1)
  block->next = list->first;
1c001714:	4c8c                	lw	a1,24(s1)
  uint32_t waiting_cores = enc->ready_blocks_waiting_cores;
1c001716:	4cb0                	lw	a2,88(s1)
  enc->ready_blocks++;
1c001718:	0685                	addi	a3,a3,1
  block->next = list->first;
1c00171a:	cbcc                	sw	a1,20(a5)
  list->first = block;
1c00171c:	cc9c                	sw	a5,24(s1)
  enc->ready_blocks++;
1c00171e:	c8f4                	sw	a3,84(s1)
  if (waiting_cores)
1c001720:	d669                	beqz	a2,1c0016ea <process_du_cluster+0x68>
    int core = __FL1(waiting_cores);
1c001722:	100617b3          	p.fl1	a5,a2
    enc->ready_blocks_waiting_cores = waiting_cores & ~(1<<core);
1c001726:	00f71733          	sll	a4,a4,a5
1c00172a:	fff74793          	not	a5,a4
1c00172e:	8e7d                	and	a2,a2,a5
  IP_WRITE(ARCHI_EU_DEMUX_ADDR, EU_SW_EVENTS_DEMUX_OFFSET + EU_CORE_TRIGG_SW_EVENT + (event << 2), coreSet);
1c001730:	002047b7          	lui	a5,0x204
1c001734:	ccb0                	sw	a2,88(s1)
1c001736:	10e7ac23          	sw	a4,280(a5) # 204118 <__L2+0x184118>
1c00173a:	bf45                	j	1c0016ea <process_du_cluster+0x68>

1c00173c <__jpeg_encoder_process_pe_entry>:
{
1c00173c:	1101                	addi	sp,sp,-32
1c00173e:	c64e                	sw	s3,12(sp)
    enc->ready_blocks_waiting_cores |= 1 << pi_core_id();
1c001740:	4985                	li	s3,1
{
1c001742:	cc22                	sw	s0,24(sp)
1c001744:	ca26                	sw	s1,20(sp)
1c001746:	c84a                	sw	s2,16(sp)
1c001748:	c452                	sw	s4,8(sp)
1c00174a:	ce06                	sw	ra,28(sp)

static inline unsigned int core_id() {
  int hart_id;
#if RISCV_VERSION >= 4 && !defined(RISCV_1_7)
#if PULP_CHIP_FAMILY == CHIP_GAP
  asm("csrr %0, 0x014" : "=r" (hart_id) : );
1c00174c:	01402a73          	csrr	s4,uhartid
1c001750:	c256                	sw	s5,4(sp)
1c001752:	84aa                	mv	s1,a0
  value = __builtin_pulp_event_unit_read_fenced((int *)base, offset);
1c001754:	00204437          	lui	s0,0x204
    enc->ready_blocks_waiting_cores |= 1 << pi_core_id();
1c001758:	01499a33          	sll	s4,s3,s4
              data[i*8+j] = 0x1;
1c00175c:	4905                	li	s2,1
1c00175e:	0c046783          	p.elw	a5,192(s0) # 2040c0 <__L2+0x1840c0>
  while(enc->ready_blocks == 0 && enc->nb_block_done)
1c001762:	48fc                	lw	a5,84(s1)
1c001764:	eb85                	bnez	a5,1c001794 <__jpeg_encoder_process_pe_entry+0x58>
1c001766:	54dc                	lw	a5,44(s1)
1c001768:	c7a5                	beqz	a5,1c0017d0 <__jpeg_encoder_process_pe_entry+0x94>
  ARCHI_WRITE(ARCHI_EU_DEMUX_ADDR, EU_CORE_MASK_OR, evtMask);
1c00176a:	04000713          	li	a4,64
1c00176e:	a019                	j	1c001774 <__jpeg_encoder_process_pe_entry+0x38>
1c001770:	54dc                	lw	a5,44(s1)
1c001772:	cfb9                	beqz	a5,1c0017d0 <__jpeg_encoder_process_pe_entry+0x94>
  IP_WRITE(ARCHI_EU_DEMUX_ADDR, EU_MUTEX_DEMUX_OFFSET + (id<<2), 0);
1c001774:	0c042023          	sw	zero,192(s0)
    enc->ready_blocks_waiting_cores |= 1 << pi_core_id();
1c001778:	4cbc                	lw	a5,88(s1)
1c00177a:	0147e7b3          	or	a5,a5,s4
1c00177e:	ccbc                	sw	a5,88(s1)
  ARCHI_WRITE(ARCHI_EU_DEMUX_ADDR, EU_CORE_MASK_OR, evtMask);
1c001780:	00e42423          	sw	a4,8(s0)
  value = __builtin_pulp_event_unit_read_fenced((int *)base, offset);
1c001784:	03c46783          	p.elw	a5,60(s0)
  ARCHI_WRITE(ARCHI_EU_DEMUX_ADDR, EU_CORE_MASK_AND, evtMask);
1c001788:	00e42223          	sw	a4,4(s0)
  value = __builtin_pulp_event_unit_read_fenced((int *)base, offset);
1c00178c:	0c046783          	p.elw	a5,192(s0)
  while(enc->ready_blocks == 0 && enc->nb_block_done)
1c001790:	48fc                	lw	a5,84(s1)
1c001792:	dff9                	beqz	a5,1c001770 <__jpeg_encoder_process_pe_entry+0x34>
  if (!enc->nb_block_done)
1c001794:	54d8                	lw	a4,44(s1)
1c001796:	cf0d                	beqz	a4,1c0017d0 <__jpeg_encoder_process_pe_entry+0x94>
  enc->ready_blocks--;
1c001798:	17fd                	addi	a5,a5,-1
1c00179a:	c8fc                	sw	a5,84(s1)
    if (check_fetch_block(enc) == 0)
1c00179c:	8526                	mv	a0,s1
1c00179e:	b96ff0ef          	jal	ra,1c000b34 <check_fetch_block>
1c0017a2:	c505                	beqz	a0,1c0017ca <__jpeg_encoder_process_pe_entry+0x8e>
1c0017a4:	0084aa83          	lw	s5,8(s1)
    else if (!queue_is_empty(&enc->dct_blocks))
1c0017a8:	000a8f63          	beqz	s5,1c0017c6 <__jpeg_encoder_process_pe_entry+0x8a>
  queue->first = first->next;
1c0017ac:	014aa783          	lw	a5,20(s5)
1c0017b0:	c49c                	sw	a5,8(s1)
  IP_WRITE(ARCHI_EU_DEMUX_ADDR, EU_MUTEX_DEMUX_OFFSET + (id<<2), 0);
1c0017b2:	0c042023          	sw	zero,192(s0)
    exec_quantization(enc, block);
1c0017b6:	85d6                	mv	a1,s5
1c0017b8:	8526                	mv	a0,s1
1c0017ba:	a22ff0ef          	jal	ra,1c0009dc <exec_quantization>
  exec_check_bitstream(enc, block);
1c0017be:	85d6                	mv	a1,s5
1c0017c0:	8526                	mv	a0,s1
1c0017c2:	3005                	jal	1c000fe2 <exec_check_bitstream>
1c0017c4:	bf69                	j	1c00175e <__jpeg_encoder_process_pe_entry+0x22>
1c0017c6:	408c                	lw	a1,0(s1)
    else if (!queue_is_empty(&enc->fetched_blocks))
1c0017c8:	e18d                	bnez	a1,1c0017ea <__jpeg_encoder_process_pe_entry+0xae>
1c0017ca:	0c042023          	sw	zero,192(s0)
1c0017ce:	bf41                	j	1c00175e <__jpeg_encoder_process_pe_entry+0x22>
1c0017d0:	002047b7          	lui	a5,0x204
1c0017d4:	0c07a023          	sw	zero,192(a5) # 2040c0 <__L2+0x1840c0>
}
1c0017d8:	40f2                	lw	ra,28(sp)
1c0017da:	4462                	lw	s0,24(sp)
1c0017dc:	44d2                	lw	s1,20(sp)
1c0017de:	4942                	lw	s2,16(sp)
1c0017e0:	49b2                	lw	s3,12(sp)
1c0017e2:	4a22                	lw	s4,8(sp)
1c0017e4:	4a92                	lw	s5,4(sp)
1c0017e6:	6105                	addi	sp,sp,32
1c0017e8:	8082                	ret
  queue->first = first->next;
1c0017ea:	49dc                	lw	a5,20(a1)
1c0017ec:	c09c                	sw	a5,0(s1)
1c0017ee:	0c042023          	sw	zero,192(s0)
  if (copy->length == 0)
1c0017f2:	3b45a783          	lw	a5,948(a1)
1c0017f6:	c3bd                	beqz	a5,1c00185c <__jpeg_encoder_process_pe_entry+0x120>
    while(*(volatile uint32_t *)&copy->ext_addr != 0)
1c0017f8:	3bc5a703          	lw	a4,956(a1)
  ARCHI_WRITE(ARCHI_EU_DEMUX_ADDR, EU_CORE_MASK_OR, evtMask);
1c0017fc:	02000793          	li	a5,32
1c001800:	cb11                	beqz	a4,1c001814 <__jpeg_encoder_process_pe_entry+0xd8>
1c001802:	00f42423          	sw	a5,8(s0)
  value = __builtin_pulp_event_unit_read_fenced((int *)base, offset);
1c001806:	03c46703          	p.elw	a4,60(s0)
  ARCHI_WRITE(ARCHI_EU_DEMUX_ADDR, EU_CORE_MASK_AND, evtMask);
1c00180a:	00f42223          	sw	a5,4(s0)
1c00180e:	3bc5a703          	lw	a4,956(a1)
1c001812:	fb65                	bnez	a4,1c001802 <__jpeg_encoder_process_pe_entry+0xc6>
      if (block->y + 8 > enc->height || block->x + 8 > enc->width)
1c001814:	4594                	lw	a3,8(a1)
1c001816:	0045a883          	lw	a7,4(a1)
1c00181a:	0344a803          	lw	a6,52(s1)
1c00181e:	00768513          	addi	a0,a3,7
      unsigned char *data = (unsigned char *)block->data;
1c001822:	02458793          	addi	a5,a1,36
1c001826:	00788613          	addi	a2,a7,7
1c00182a:	5898                	lw	a4,48(s1)
      if (block->y + 8 > enc->height || block->x + 8 > enc->width)
1c00182c:	09055c63          	ble	a6,a0,1c0018c4 <__jpeg_encoder_process_pe_entry+0x188>
1c001830:	0ce65563          	ble	a4,a2,1c0018fa <__jpeg_encoder_process_pe_entry+0x1be>
1c001834:	06358693          	addi	a3,a1,99
1c001838:	17fd                	addi	a5,a5,-1
1c00183a:	0a258613          	addi	a2,a1,162
1c00183e:	40f68733          	sub	a4,a3,a5
1c001842:	007740fb          	lp.setup	x1,a4,1c001850 <__jpeg_encoder_process_pe_entry+0x114>
        data_s[i] = ((signed short)data[i] - 128) << 2;
1c001846:	fff6c78b          	p.lbu	a5,-1(a3!)
1c00184a:	f8078793          	addi	a5,a5,-128
1c00184e:	078a                	slli	a5,a5,0x2
1c001850:	fef61f2b          	p.sh	a5,-2(a2!)
      process_du_cluster(enc, block, 0);
1c001854:	4601                	li	a2,0
1c001856:	8526                	mv	a0,s1
1c001858:	352d                	jal	1c001682 <process_du_cluster>
1c00185a:	b711                	j	1c00175e <__jpeg_encoder_process_pe_entry+0x22>
  return __builtin_pulp_read_then_spr_bit_clr(reg, val);
1c00185c:	300476f3          	csrrci	a3,mstatus,8
    while(DMA_READ(PLP_DMA_STATUS_OFFSET) & (1 << copy->id)) {
1c001860:	40442783          	lw	a5,1028(s0)
1c001864:	3a45a703          	lw	a4,932(a1)
1c001868:	40e7d7b3          	sra	a5,a5,a4
1c00186c:	fc17b7b3          	p.bclr	a5,a5,30,1
1c001870:	c795                	beqz	a5,1c00189c <__jpeg_encoder_process_pe_entry+0x160>
  ARCHI_WRITE(ARCHI_EU_DEMUX_ADDR, EU_CORE_MASK_OR, evtMask);
1c001872:	10000613          	li	a2,256
  __builtin_pulp_spr_write(reg, val);
1c001876:	30069073          	csrw	mstatus,a3
1c00187a:	00c42423          	sw	a2,8(s0)
  value = __builtin_pulp_event_unit_read_fenced((int *)base, offset);
1c00187e:	03c46783          	p.elw	a5,60(s0)
  ARCHI_WRITE(ARCHI_EU_DEMUX_ADDR, EU_CORE_MASK_AND, evtMask);
1c001882:	00c42223          	sw	a2,4(s0)
  return __builtin_pulp_read_then_spr_bit_clr(reg, val);
1c001886:	300476f3          	csrrci	a3,mstatus,8
1c00188a:	40442783          	lw	a5,1028(s0)
1c00188e:	3a45a703          	lw	a4,932(a1)
1c001892:	40e7d7b3          	sra	a5,a5,a4
1c001896:	fc17b7b3          	p.bclr	a5,a5,30,1
1c00189a:	fff1                	bnez	a5,1c001876 <__jpeg_encoder_process_pe_entry+0x13a>
  DMA_WRITE(1<<counter, PLP_DMA_STATUS_OFFSET);
1c00189c:	00e99733          	sll	a4,s3,a4
1c0018a0:	40e42223          	sw	a4,1028(s0)
  __builtin_pulp_spr_write(reg, val);
1c0018a4:	30069073          	csrw	mstatus,a3
      if (block->y + 8 > enc->height || block->x + 8 > enc->width)
1c0018a8:	4594                	lw	a3,8(a1)
1c0018aa:	0045a883          	lw	a7,4(a1)
1c0018ae:	0344a803          	lw	a6,52(s1)
1c0018b2:	00768513          	addi	a0,a3,7
      unsigned char *data = (unsigned char *)block->data;
1c0018b6:	02458793          	addi	a5,a1,36
1c0018ba:	00788613          	addi	a2,a7,7
1c0018be:	5898                	lw	a4,48(s1)
      if (block->y + 8 > enc->height || block->x + 8 > enc->width)
1c0018c0:	f70548e3          	blt	a0,a6,1c001830 <__jpeg_encoder_process_pe_entry+0xf4>
          x = enc->width - block->x;
1c0018c4:	411708b3          	sub	a7,a4,a7
        if (block->x + 8 > enc->width)
1c0018c8:	00e65363          	ble	a4,a2,1c0018ce <__jpeg_encoder_process_pe_entry+0x192>
        int x = 8;
1c0018cc:	48a1                	li	a7,8
          y = enc->height - block->y;
1c0018ce:	40d80833          	sub	a6,a6,a3
1c0018d2:	8e3e                	mv	t3,a5
        for (int i=0; i<8; i++)
1c0018d4:	4501                	li	a0,0
1c0018d6:	0086d07b          	lp.setupi	x0,8,1c0018f0 <__jpeg_encoder_process_pe_entry+0x1b4>
        int y = 8;
1c0018da:	86f2                	mv	a3,t3
          for (int j=0; j<8; j++)
1c0018dc:	4601                	li	a2,0
1c0018de:	0083d0fb          	lp.setupi	x1,8,1c0018ec <__jpeg_encoder_process_pe_entry+0x1b0>
            if (i >= y || j >= x)
1c0018e2:	01055963          	ble	a6,a0,1c0018f4 <__jpeg_encoder_process_pe_entry+0x1b8>
1c0018e6:	01165763          	ble	a7,a2,1c0018f4 <__jpeg_encoder_process_pe_entry+0x1b8>
          for (int j=0; j<8; j++)
1c0018ea:	0605                	addi	a2,a2,1
1c0018ec:	0685                	addi	a3,a3,1
        for (int i=0; i<8; i++)
1c0018ee:	0505                	addi	a0,a0,1
1c0018f0:	0e21                	addi	t3,t3,8
1c0018f2:	b789                	j	1c001834 <__jpeg_encoder_process_pe_entry+0xf8>
              data[i*8+j] = 0x1;
1c0018f4:	01268023          	sb	s2,0(a3)
1c0018f8:	bfcd                	j	1c0018ea <__jpeg_encoder_process_pe_entry+0x1ae>
          x = enc->width - block->x;
1c0018fa:	411708b3          	sub	a7,a4,a7
        int y = 8;
1c0018fe:	4821                	li	a6,8
1c001900:	bfc9                	j	1c0018d2 <__jpeg_encoder_process_pe_entry+0x196>

1c001902 <__jpeg_encoder_process_cl_entry>:
  cl_enc.height = enc->height;
1c001902:	4950                	lw	a2,20(a0)
  cl_enc.width = enc->width;
1c001904:	490c                	lw	a1,16(a0)
{
1c001906:	d4010113          	addi	sp,sp,-704
  cl_enc.image = (uint32_t)enc->cl_image->data;
1c00190a:	0d852803          	lw	a6,216(a0)
  cl_enc.nb_block = ((cl_enc.width + 7) / 8) * ((cl_enc.height + 7) / 8);
1c00190e:	00760693          	addi	a3,a2,7
{
1c001912:	2b412423          	sw	s4,680(sp)
1c001916:	8a2a                	mv	s4,a0
  cl_enc.nb_block = ((cl_enc.width + 7) / 8) * ((cl_enc.height + 7) / 8);
1c001918:	00758513          	addi	a0,a1,7
1c00191c:	41f55713          	srai	a4,a0,0x1f
1c001920:	41f6d793          	srai	a5,a3,0x1f
1c001924:	f8373733          	p.bclr	a4,a4,28,3
1c001928:	f837b7b3          	p.bclr	a5,a5,28,3
1c00192c:	06d7a7db          	p.addn	a5,a5,a3,3
1c001930:	06a7275b          	p.addn	a4,a4,a0,3
1c001934:	02f70733          	mul	a4,a4,a5
  cl_enc.image = (uint32_t)enc->cl_image->data;
1c001938:	00482e83          	lw	t4,4(a6) # 328004 <__L2+0x2a8004>
  cl_enc.bitstream = enc->bitstream;
1c00193c:	0dca2683          	lw	a3,220(s4)
  int pending_bits = enc->pending_bits;
1c001940:	008a2803          	lw	a6,8(s4)
  cl_enc.current_du_y = enc->current_du_y;
1c001944:	004a2303          	lw	t1,4(s4)
  cl_enc.prev_du = enc->prev_du;
1c001948:	00ca5883          	lhu	a7,12(s4)
  cl_enc.blocks = enc->cl_blocks;
1c00194c:	0d4a2783          	lw	a5,212(s4)
  cl_enc.current_du_x = enc->current_du_x;
1c001950:	000a2e03          	lw	t3,0(s4)
  cl_enc.constants = enc->l1_constants;
1c001954:	0e8a2503          	lw	a0,232(s4)
  cl_enc.width = enc->width;
1c001958:	de2e                	sw	a1,60(sp)
  cl_enc.height = enc->height;
1c00195a:	c0b2                	sw	a2,64(sp)
  cl_enc.nb_block = ((cl_enc.width + 7) / 8) * ((cl_enc.height + 7) / 8);
1c00195c:	d83a                	sw	a4,48(sp)
  cl_enc.current_du_y = enc->current_du_y;
1c00195e:	c69a                	sw	t1,76(sp)
  cl_enc.prev_du = enc->prev_du;
1c001960:	05110823          	sb	a7,80(sp)
  cl_enc.BitStreamIndex = nb_bits;
1c001964:	cec2                	sw	a6,92(sp)
  cl_enc.bitstream = enc->bitstream;
1c001966:	ccb6                	sw	a3,88(sp)
  cl_enc.nb_block_done = cl_enc.nb_block;
1c001968:	dc3a                	sw	a4,56(sp)
{
1c00196a:	2a112e23          	sw	ra,700(sp)
1c00196e:	2a812c23          	sw	s0,696(sp)
1c001972:	2a912a23          	sw	s1,692(sp)
1c001976:	2b212823          	sw	s2,688(sp)
1c00197a:	2b312623          	sw	s3,684(sp)
  cl_enc.blocks = enc->cl_blocks;
1c00197e:	d43e                	sw	a5,40(sp)
  cl_enc.nb_fetched_block = 0;
1c001980:	da02                	sw	zero,52(sp)
  cl_enc.image = (uint32_t)enc->cl_image->data;
1c001982:	c2f6                	sw	t4,68(sp)
  cl_enc.current_du_x = enc->current_du_x;
1c001984:	c4f2                	sw	t3,72(sp)
  cl_enc.current_du = NULL;
1c001986:	d602                	sw	zero,44(sp)
  cl_enc.bitstream_lock = 0;
1c001988:	ca82                	sw	zero,84(sp)
  cl_enc.ready_blocks_waiting_cores = 0;
1c00198a:	d282                	sw	zero,100(sp)
  cl_enc.current_bitstream = &cl_enc.l1_bitstream[0][0];
1c00198c:	1898                	addi	a4,sp,112
  for (unsigned int i=0; i<pi_cl_cluster_nb_pe_cores() * 2; i++)
1c00198e:	6811                	lui	a6,0x4
  cl_enc.current_bitstream_block = 0;
1c001990:	d482                	sw	zero,104(sp)
  queue->first = NULL;
1c001992:	4581                	li	a1,0
  cl_enc.constants = enc->l1_constants;
1c001994:	d6aa                	sw	a0,108(sp)
  cl_enc.current_ext_bitstream = cl_enc.bitstream;
1c001996:	26d12c23          	sw	a3,632(sp)
  cl_enc.l1_bitstream_id = 0;
1c00199a:	26012823          	sw	zero,624(sp)
  cl_enc.current_bitstream = &cl_enc.l1_bitstream[0][0];
1c00199e:	26e12a23          	sw	a4,628(sp)
  cl_enc.pending_dma = 0;
1c0019a2:	28012e23          	sw	zero,668(sp)
  queue->first = NULL;
1c0019a6:	c602                	sw	zero,12(sp)
1c0019a8:	4681                	li	a3,0
1c0019aa:	ca02                	sw	zero,20(sp)
1c0019ac:	ce02                	sw	zero,28(sp)
1c0019ae:	4501                	li	a0,0
1c0019b0:	4601                	li	a2,0
    enc->ready_blocks_waiting_cores = waiting_cores & ~(1<<core);
1c0019b2:	4885                	li	a7,1
  IP_WRITE(ARCHI_EU_DEMUX_ADDR, EU_SW_EVENTS_DEMUX_OFFSET + EU_CORE_TRIGG_SW_EVENT + (event << 2), coreSet);
1c0019b4:	00204337          	lui	t1,0x204
  for (unsigned int i=0; i<pi_cl_cluster_nb_pe_cores() * 2; i++)
1c0019b8:	c4080813          	addi	a6,a6,-960 # 3c40 <__rt_stack_size+0x3440>
1c0019bc:	a029                	j	1c0019c6 <__jpeg_encoder_process_cl_entry+0xc4>
1c0019be:	57a2                	lw	a5,40(sp)
1c0019c0:	5606                	lw	a2,96(sp)
1c0019c2:	5596                	lw	a1,100(sp)
1c0019c4:	5512                	lw	a0,36(sp)
    cl_enc_block_t *block = &cl_enc.blocks[i];
1c0019c6:	97b6                	add	a5,a5,a3
    int core = __FL1(waiting_cores);
1c0019c8:	10059733          	p.fl1	a4,a1
  block->next = list->first;
1c0019cc:	cbc8                	sw	a0,20(a5)
    block->state = BLOCK_STATE_FREE;
1c0019ce:	0007ac23          	sw	zero,24(a5)
    block->next_du = NULL;
1c0019d2:	0007a823          	sw	zero,16(a5)
    enc->ready_blocks_waiting_cores = waiting_cores & ~(1<<core);
1c0019d6:	00e89733          	sll	a4,a7,a4
    block->next_vc_done = 0;
1c0019da:	0207a023          	sw	zero,32(a5)
  enc->ready_blocks++;
1c0019de:	0605                	addi	a2,a2,1
    enc->ready_blocks_waiting_cores = waiting_cores & ~(1<<core);
1c0019e0:	fff74513          	not	a0,a4
  list->first = block;
1c0019e4:	d23e                	sw	a5,36(sp)
  enc->ready_blocks++;
1c0019e6:	d0b2                	sw	a2,96(sp)
    enc->ready_blocks_waiting_cores = waiting_cores & ~(1<<core);
1c0019e8:	8d6d                	and	a0,a0,a1
  if (waiting_cores)
1c0019ea:	c581                	beqz	a1,1c0019f2 <__jpeg_encoder_process_cl_entry+0xf0>
    enc->ready_blocks_waiting_cores = waiting_cores & ~(1<<core);
1c0019ec:	d2aa                	sw	a0,100(sp)
1c0019ee:	10e32c23          	sw	a4,280(t1) # 204118 <__L2+0x184118>
1c0019f2:	3c468693          	addi	a3,a3,964
  for (unsigned int i=0; i<pi_cl_cluster_nb_pe_cores() * 2; i++)
1c0019f6:	fd0694e3          	bne	a3,a6,1c0019be <__jpeg_encoder_process_cl_entry+0xbc>
  value = __builtin_pulp_event_unit_read_fenced((int *)base, offset);
1c0019fa:	002047b7          	lui	a5,0x204
1c0019fe:	0c07e703          	p.elw	a4,192(a5) # 2040c0 <__L2+0x1840c0>
  asm("csrr %0, 0x014" : "=r" (hart_id) : );
1c001a02:	01402973          	csrr	s2,uhartid
    enc->ready_blocks_waiting_cores |= 1 << pi_core_id();
1c001a06:	4785                	li	a5,1
1c001a08:	00c10993          	addi	s3,sp,12
  IP_WRITE(ARCHI_EU_DEMUX_ADDR, EU_MUTEX_DEMUX_OFFSET + (id<<2), 0);
1c001a0c:	00204437          	lui	s0,0x204
1c001a10:	01279933          	sll	s2,a5,s2
  ARCHI_WRITE(ARCHI_EU_DEMUX_ADDR, EU_CORE_MASK_OR, evtMask);
1c001a14:	04000493          	li	s1,64
    if (check_fetch_block(&cl_enc))
1c001a18:	854e                	mv	a0,s3
1c001a1a:	91aff0ef          	jal	ra,1c000b34 <check_fetch_block>
1c001a1e:	e121                	bnez	a0,1c001a5e <__jpeg_encoder_process_cl_entry+0x15c>
  while(enc->ready_blocks == 0 && enc->nb_block_done)
1c001a20:	5786                	lw	a5,96(sp)
1c001a22:	5762                	lw	a4,56(sp)
1c001a24:	e795                	bnez	a5,1c001a50 <__jpeg_encoder_process_cl_entry+0x14e>
1c001a26:	e701                	bnez	a4,1c001a2e <__jpeg_encoder_process_cl_entry+0x12c>
1c001a28:	bfc5                	j	1c001a18 <__jpeg_encoder_process_cl_entry+0x116>
1c001a2a:	57e2                	lw	a5,56(sp)
1c001a2c:	d7f5                	beqz	a5,1c001a18 <__jpeg_encoder_process_cl_entry+0x116>
  IP_WRITE(ARCHI_EU_DEMUX_ADDR, EU_MUTEX_DEMUX_OFFSET + (id<<2), 0);
1c001a2e:	0c042023          	sw	zero,192(s0) # 2040c0 <__L2+0x1840c0>
    enc->ready_blocks_waiting_cores |= 1 << pi_core_id();
1c001a32:	5796                	lw	a5,100(sp)
1c001a34:	0127e7b3          	or	a5,a5,s2
1c001a38:	d2be                	sw	a5,100(sp)
  ARCHI_WRITE(ARCHI_EU_DEMUX_ADDR, EU_CORE_MASK_OR, evtMask);
1c001a3a:	00942423          	sw	s1,8(s0)
  value = __builtin_pulp_event_unit_read_fenced((int *)base, offset);
1c001a3e:	03c46783          	p.elw	a5,60(s0)
  ARCHI_WRITE(ARCHI_EU_DEMUX_ADDR, EU_CORE_MASK_AND, evtMask);
1c001a42:	00942223          	sw	s1,4(s0)
  value = __builtin_pulp_event_unit_read_fenced((int *)base, offset);
1c001a46:	0c046783          	p.elw	a5,192(s0)
  while(enc->ready_blocks == 0 && enc->nb_block_done)
1c001a4a:	5786                	lw	a5,96(sp)
1c001a4c:	dff9                	beqz	a5,1c001a2a <__jpeg_encoder_process_cl_entry+0x128>
1c001a4e:	5762                	lw	a4,56(sp)
  if (!enc->nb_block_done)
1c001a50:	d761                	beqz	a4,1c001a18 <__jpeg_encoder_process_cl_entry+0x116>
  enc->ready_blocks--;
1c001a52:	17fd                	addi	a5,a5,-1
    if (check_fetch_block(&cl_enc))
1c001a54:	854e                	mv	a0,s3
  enc->ready_blocks--;
1c001a56:	d0be                	sw	a5,96(sp)
    if (check_fetch_block(&cl_enc))
1c001a58:	8dcff0ef          	jal	ra,1c000b34 <check_fetch_block>
1c001a5c:	d171                	beqz	a0,1c001a20 <__jpeg_encoder_process_cl_entry+0x11e>
  IP_WRITE(ARCHI_EU_DEMUX_ADDR, EU_MUTEX_DEMUX_OFFSET + (id<<2), 0);
1c001a5e:	002047b7          	lui	a5,0x204
1c001a62:	0c07a023          	sw	zero,192(a5) # 2040c0 <__L2+0x1840c0>
  IP_WRITE_PTR(base, EU_DISPATCH_FIFO_ACCESS, value);
}

static inline void eu_dispatch_team_config(unsigned value)
{
  IP_WRITE(ARCHI_EU_DEMUX_ADDR, EU_DISPATCH_DEMUX_OFFSET + EU_DISPATCH_TEAM_CONFIG, value);
1c001a66:	0ff00713          	li	a4,255
1c001a6a:	08e7a223          	sw	a4,132(a5)
  IP_WRITE(barAddr, EU_HW_BARR_TRIGGER_MASK, coreMask);
1c001a6e:	20078413          	addi	s0,a5,512
1c001a72:	00e42023          	sw	a4,0(s0)
  IP_WRITE(barAddr, EU_HW_BARR_TARGET_MASK, targetMask);
1c001a76:	00e42623          	sw	a4,12(s0)
  IP_WRITE_PTR(ARCHI_EU_DEMUX_ADDR, EU_DISPATCH_DEMUX_OFFSET + EU_DISPATCH_FIFO_ACCESS, value);
1c001a7a:	1c001737          	lui	a4,0x1c001
1c001a7e:	73c70713          	addi	a4,a4,1852 # 1c00173c <__jpeg_encoder_process_pe_entry>
1c001a82:	08e7a023          	sw	a4,128(a5)
1c001a86:	0937a023          	sw	s3,128(a5)
#endif

  if (nb_cores) __rt_team_config(nb_cores);
  eu_dispatch_push((int)entry);
  eu_dispatch_push((int)arg);
  entry(arg);
1c001a8a:	854e                	mv	a0,s3
1c001a8c:	3945                	jal	1c00173c <__jpeg_encoder_process_pe_entry>
  value = __builtin_pulp_event_unit_read_fenced((int *)base, offset);
1c001a8e:	01c46783          	p.elw	a5,28(s0)
  AppendBytes_cl(&cl_enc, cl_enc.current_bitstream, 1);
1c001a92:	4605                	li	a2,1
  nb_bits = cl_enc.BitStreamIndex;
1c001a94:	47f6                	lw	a5,92(sp)
  enc->prev_du = cl_enc.prev_du;
1c001a96:	05014703          	lbu	a4,80(sp)
  AppendBytes_cl(&cl_enc, cl_enc.current_bitstream, 1);
1c001a9a:	27412583          	lw	a1,628(sp)
  unsigned int rounded_nb_bits = nb_bits & ~7;
1c001a9e:	c407b433          	p.bclr	s0,a5,2,0
  pending_bits = nb_bits - rounded_nb_bits;
1c001aa2:	408784b3          	sub	s1,a5,s0
  enc->current_du_x = cl_enc.current_du_x;
1c001aa6:	47a6                	lw	a5,72(sp)
  enc->prev_du = cl_enc.prev_du;
1c001aa8:	00ea1623          	sh	a4,12(s4)
  AppendBytes_cl(&cl_enc, cl_enc.current_bitstream, 1);
1c001aac:	854e                	mv	a0,s3
  enc->current_du_x = cl_enc.current_du_x;
1c001aae:	00fa2023          	sw	a5,0(s4)
  enc->current_du_y = cl_enc.current_du_y;
1c001ab2:	47b6                	lw	a5,76(sp)
  unsigned int result = rounded_nb_bits >> 3;
1c001ab4:	800d                	srli	s0,s0,0x3
  enc->current_du_y = cl_enc.current_du_y;
1c001ab6:	00fa2223          	sw	a5,4(s4)
  AppendBytes_cl(&cl_enc, cl_enc.current_bitstream, 1);
1c001aba:	ac6ff0ef          	jal	ra,1c000d80 <AppendBytes_cl>
  if (pending_bits)
1c001abe:	cc91                	beqz	s1,1c001ada <__jpeg_encoder_process_cl_entry+0x1d8>
      cl_enc.bitstream[result] = *cl_enc.current_bitstream << (8 - pending_bits);
1c001ac0:	27412783          	lw	a5,628(sp)
1c001ac4:	4721                	li	a4,8
1c001ac6:	409704b3          	sub	s1,a4,s1
1c001aca:	0007c783          	lbu	a5,0(a5)
1c001ace:	4766                	lw	a4,88(sp)
1c001ad0:	009797b3          	sll	a5,a5,s1
1c001ad4:	00f74423          	p.sb	a5,s0(a4)
      result++;
1c001ad8:	0405                	addi	s0,s0,1
  enc->end_task->arg[2] = result;
1c001ada:	0e4a2783          	lw	a5,228(s4)
  enc->pending_bits = pending_bits;
1c001ade:	000a2423          	sw	zero,8(s4)
}
1c001ae2:	2bc12083          	lw	ra,700(sp)
  enc->end_task->arg[2] = result;
1c001ae6:	c7c0                	sw	s0,12(a5)
}
1c001ae8:	2b812403          	lw	s0,696(sp)
  enc->end_task->arg[3] = 0;
1c001aec:	0007a823          	sw	zero,16(a5)
}
1c001af0:	2b412483          	lw	s1,692(sp)
1c001af4:	2b012903          	lw	s2,688(sp)
1c001af8:	2ac12983          	lw	s3,684(sp)
1c001afc:	2a812a03          	lw	s4,680(sp)
1c001b00:	2c010113          	addi	sp,sp,704
1c001b04:	8082                	ret

1c001b06 <__jpeg_encoder_process_cl>:
  enc->bitstream_size = encoded_bitstream->size;
1c001b06:	4e1c                	lw	a5,24(a2)
  enc->bitstream = encoded_bitstream->data;
1c001b08:	4258                	lw	a4,4(a2)
  enc->cl_image = image;
1c001b0a:	0cb52c23          	sw	a1,216(a0)
  enc->bitstream_size = encoded_bitstream->size;
1c001b0e:	0ef52023          	sw	a5,224(a0)
static inline struct pi_cluster_task *pi_cluster_task(struct pi_cluster_task *task, void (*entry)(void*), void *arg)
{
    #if defined(PMSIS_DRIVERS)
    memset(task, 0, sizeof(struct pi_cluster_task));
    #endif  /* PMSIS_DRIVERS */
    task->entry = entry;
1c001b12:	1c0027b7          	lui	a5,0x1c002
1c001b16:	90278793          	addi	a5,a5,-1790 # 1c001902 <__jpeg_encoder_process_cl_entry>
  enc->bitstream = encoded_bitstream->data;
1c001b1a:	0ce52e23          	sw	a4,220(a0)
  enc->end_task = task;
1c001b1e:	0ed52223          	sw	a3,228(a0)
1c001b22:	d51c                	sw	a5,40(a0)
    task->arg = arg;
1c001b24:	d548                	sw	a0,44(a0)
    task->stacks = (void *)0;
1c001b26:	02052823          	sw	zero,48(a0)
    task->stack_size = 0;
1c001b2a:	02052a23          	sw	zero,52(a0)
    task->nb_cores = 0;
1c001b2e:	02052e23          	sw	zero,60(a0)
  pi_cluster_send_task_to_cl_async(&enc->cluster_dev, &enc->cluster_task, task);
1c001b32:	02850593          	addi	a1,a0,40
1c001b36:	8636                	mv	a2,a3
1c001b38:	0571                	addi	a0,a0,28
1c001b3a:	6b60306f          	j	1c0051f0 <pi_cluster_send_task_to_cl_async>

1c001b3e <__jpeg_encoder_start_cl>:



int32_t __jpeg_encoder_start_cl(jpeg_encoder_t *enc)
{
1c001b3e:	7179                	addi	sp,sp,-48
1c001b40:	d422                	sw	s0,40(sp)
1c001b42:	842a                	mv	s0,a0
    // Allocate all L1 resources so that the encoding can be quickly launched
    struct pi_cluster_conf conf;

    pi_cluster_conf_init(&conf);
1c001b44:	0028                	addi	a0,sp,8
{
1c001b46:	d606                	sw	ra,44(sp)
1c001b48:	d226                	sw	s1,36(sp)
    pi_cluster_conf_init(&conf);
1c001b4a:	3c2030ef          	jal	ra,1c004f0c <pi_cluster_conf_init>

    pi_open_from_conf(&enc->cluster_dev, &conf);
1c001b4e:	01c40493          	addi	s1,s0,28
1c001b52:	8526                	mv	a0,s1
1c001b54:	002c                	addi	a1,sp,8
1c001b56:	7fb010ef          	jal	ra,1c003b50 <pi_open_from_conf>
    
    if (pi_cluster_open(&enc->cluster_dev))
1c001b5a:	8526                	mv	a0,s1
1c001b5c:	3b6030ef          	jal	ra,1c004f12 <pi_cluster_open>
1c001b60:	e529                	bnez	a0,1c001baa <__jpeg_encoder_start_cl+0x6c>
      goto error0;

    void *l1_mem = pi_l1_malloc(&enc->cluster_dev, sizeof(cl_enc_block_t) * pi_cl_cluster_nb_pe_cores() * 2 + sizeof(JpegConstants));
1c001b62:	6591                	lui	a1,0x4
1c001b64:	3b458593          	addi	a1,a1,948 # 43b4 <__rt_stack_size+0x3bb4>
1c001b68:	8526                	mv	a0,s1
1c001b6a:	095020ef          	jal	ra,1c0043fe <pi_cl_l1_malloc>
    if (l1_mem == NULL)
1c001b6e:	c121                	beqz	a0,1c001bae <__jpeg_encoder_start_cl+0x70>
      goto error1;

    enc->cl_blocks = (void *)((uint32_t)l1_mem + sizeof(JpegConstants));
1c001b70:	77450793          	addi	a5,a0,1908
1c001b74:	0cf42a23          	sw	a5,212(s0)
    task->entry = entry;
1c001b78:	1c0017b7          	lui	a5,0x1c001
1c001b7c:	cd078793          	addi	a5,a5,-816 # 1c000cd0 <__jpeg_encoder_init_constants>

    enc->l1_constants = l1_mem;
1c001b80:	0ea42423          	sw	a0,232(s0)
1c001b84:	d41c                	sw	a5,40(s0)
    task->arg = arg;
1c001b86:	d440                	sw	s0,44(s0)
    task->stacks = (void *)0;
1c001b88:	02042823          	sw	zero,48(s0)
    task->stack_size = 0;
1c001b8c:	02042a23          	sw	zero,52(s0)
    task->nb_cores = 0;
1c001b90:	02042e23          	sw	zero,60(s0)

    pi_cluster_send_task_to_cl(&enc->cluster_dev, pi_cluster_task(&enc->cluster_task, __jpeg_encoder_init_constants, enc));
1c001b94:	02840593          	addi	a1,s0,40
1c001b98:	8526                	mv	a0,s1
1c001b9a:	750030ef          	jal	ra,1c0052ea <pi_cluster_send_task_to_cl>

    return 0;
1c001b9e:	4501                	li	a0,0

error1:
    pi_cluster_close(&enc->cluster_dev);
error0:
    return -1;
}
1c001ba0:	50b2                	lw	ra,44(sp)
1c001ba2:	5422                	lw	s0,40(sp)
1c001ba4:	5492                	lw	s1,36(sp)
1c001ba6:	6145                	addi	sp,sp,48
1c001ba8:	8082                	ret
    return -1;
1c001baa:	557d                	li	a0,-1
1c001bac:	bfd5                	j	1c001ba0 <__jpeg_encoder_start_cl+0x62>
    pi_cluster_close(&enc->cluster_dev);
1c001bae:	8526                	mv	a0,s1
1c001bb0:	43a030ef          	jal	ra,1c004fea <pi_cluster_close>
    return -1;
1c001bb4:	557d                	li	a0,-1
1c001bb6:	b7ed                	j	1c001ba0 <__jpeg_encoder_start_cl+0x62>

1c001bb8 <__jpeg_encoder_stop_cl>:



void __jpeg_encoder_stop_cl(jpeg_encoder_t *enc)
{
1c001bb8:	1141                	addi	sp,sp,-16
    // Free all L1 resources
    pi_l1_free(&enc->cluster_dev, enc->l1_constants, sizeof(cl_enc_block_t) * pi_cl_cluster_nb_pe_cores() * 2 + sizeof(JpegConstants));
1c001bba:	0e852583          	lw	a1,232(a0)
{
1c001bbe:	c422                	sw	s0,8(sp)
    pi_l1_free(&enc->cluster_dev, enc->l1_constants, sizeof(cl_enc_block_t) * pi_cl_cluster_nb_pe_cores() * 2 + sizeof(JpegConstants));
1c001bc0:	6611                	lui	a2,0x4
1c001bc2:	01c50413          	addi	s0,a0,28
1c001bc6:	8522                	mv	a0,s0
1c001bc8:	3b460613          	addi	a2,a2,948 # 43b4 <__rt_stack_size+0x3bb4>
{
1c001bcc:	c606                	sw	ra,12(sp)
    pi_l1_free(&enc->cluster_dev, enc->l1_constants, sizeof(cl_enc_block_t) * pi_cl_cluster_nb_pe_cores() * 2 + sizeof(JpegConstants));
1c001bce:	035020ef          	jal	ra,1c004402 <pi_cl_l1_free>
    pi_cluster_close(&enc->cluster_dev);
1c001bd2:	8522                	mv	a0,s0
}
1c001bd4:	4422                	lw	s0,8(sp)
1c001bd6:	40b2                	lw	ra,12(sp)
1c001bd8:	0141                	addi	sp,sp,16
    pi_cluster_close(&enc->cluster_dev);
1c001bda:	4100306f          	j	1c004fea <pi_cluster_close>

1c001bde <Dct8x8>:
#define FP2FIX(Val, Precision)                      ((int)((Val)*((1 << (Precision))-1)))

#define DCTSIZE  8

void Dct8x8(short int *__restrict__ data, const short int *__restrict__ ftab)
{
1c001bde:	1101                	addi	sp,sp,-32
        tmp12 = tmp6 + tmp7;

        /* The rotator is modified from fig 4-8 to avoid extra negations. */
        z5 = __builtin_pulp_mulfsN(tmp10 - tmp12, FP2FIX(0.382683433f, Q11), Q11);       /* c6 */
        z2 = __builtin_pulp_mulfsN(tmp10,       FP2FIX(0.541196100f, Q11), Q11) + z5;   /* c2-c6 */
        z4 = __builtin_pulp_mulfsN(tmp12,       FP2FIX(1.306562965f, Q11), Q11) + z5;   /* c2+c6 */
1c001be0:	6f05                	lui	t5,0x1
{
1c001be2:	ce22                	sw	s0,28(sp)
1c001be4:	cc26                	sw	s1,24(sp)
1c001be6:	ca4a                	sw	s2,20(sp)
1c001be8:	c84e                	sw	s3,16(sp)
1c001bea:	c652                	sw	s4,12(sp)
1c001bec:	c456                	sw	s5,8(sp)
1c001bee:	08050713          	addi	a4,a0,128
    dataptr = data;
1c001bf2:	87aa                	mv	a5,a0
        z1 = __builtin_pulp_mulfsN(tmp12 + tmp13, FP2FIX(0.707106781f, Q11), Q11);
1c001bf4:	5a700e93          	li	t4,1447
        z5 = __builtin_pulp_mulfsN(tmp10 - tmp12, FP2FIX(0.382683433f, Q11), Q11);       /* c6 */
1c001bf8:	30f00293          	li	t0,783
        z2 = __builtin_pulp_mulfsN(tmp10,       FP2FIX(0.541196100f, Q11), Q11) + z5;   /* c2-c6 */
1c001bfc:	45300f93          	li	t6,1107
        z4 = __builtin_pulp_mulfsN(tmp12,       FP2FIX(1.306562965f, Q11), Q11) + z5;   /* c2+c6 */
1c001c00:	a72f0f13          	addi	t5,t5,-1422 # a72 <__rt_stack_size+0x272>
1c001c04:	4e21                	li	t3,8
1c001c06:	05de40fb          	lp.setup	x1,t3,1c001cc0 <Dct8x8+0xe2>
        tmp0 = dataptr[0] + dataptr[7];
1c001c0a:	00079a03          	lh	s4,0(a5)
        tmp3 = dataptr[3] + dataptr[4];
1c001c0e:	00879383          	lh	t2,8(a5)
        tmp1 = dataptr[1] + dataptr[6];
1c001c12:	00279903          	lh	s2,2(a5)
        tmp2 = dataptr[2] + dataptr[5];
1c001c16:	00a79403          	lh	s0,10(a5)
        tmp0 = dataptr[0] + dataptr[7];
1c001c1a:	00e79603          	lh	a2,14(a5)
        tmp1 = dataptr[1] + dataptr[6];
1c001c1e:	00c79303          	lh	t1,12(a5)
        tmp2 = dataptr[2] + dataptr[5];
1c001c22:	00479483          	lh	s1,4(a5)
        tmp3 = dataptr[3] + dataptr[4];
1c001c26:	00679983          	lh	s3,6(a5)
        tmp7 = dataptr[0] - dataptr[7];
1c001c2a:	40ca0833          	sub	a6,s4,a2
        tmp6 = dataptr[1] - dataptr[6];
1c001c2e:	40690ab3          	sub	s5,s2,t1
        tmp5 = dataptr[2] - dataptr[5];
1c001c32:	408486b3          	sub	a3,s1,s0
        tmp4 = dataptr[3] - dataptr[4];
1c001c36:	407988b3          	sub	a7,s3,t2
        tmp0 = dataptr[0] + dataptr[7];
1c001c3a:	9652                	add	a2,a2,s4
        tmp10 = tmp4 + tmp5;  /* phase 2 */
1c001c3c:	98b6                	add	a7,a7,a3
        tmp12 = tmp6 + tmp7;
1c001c3e:	01580a33          	add	s4,a6,s5
        tmp1 = dataptr[1] + dataptr[6];
1c001c42:	934a                	add	t1,t1,s2
        tmp11 = tmp5 + tmp6;
1c001c44:	96d6                	add	a3,a3,s5
        z5 = __builtin_pulp_mulfsN(tmp10 - tmp12, FP2FIX(0.382683433f, Q11), Q11);       /* c6 */
1c001c46:	41488933          	sub	s2,a7,s4
1c001c4a:	9659095b          	p.mulsn	s2,s2,t0,11
        tmp2 = dataptr[2] + dataptr[5];
1c001c4e:	94a2                	add	s1,s1,s0
        tmp3 = dataptr[3] + dataptr[4];
1c001c50:	999e                	add	s3,s3,t2
        tmp13 = tmp0 - tmp3;
1c001c52:	413603b3          	sub	t2,a2,s3
        tmp12 = tmp1 - tmp2;
1c001c56:	40930433          	sub	s0,t1,s1
        tmp10 = tmp0 + tmp3;  /* phase 2 */
1c001c5a:	964e                	add	a2,a2,s3
        tmp11 = tmp1 + tmp2;
1c001c5c:	9326                	add	t1,t1,s1
        dataptr[0] = __builtin_pulp_trunch(tmp10 + tmp11);  /* phase 3 */
1c001c5e:	006604b3          	add	s1,a2,t1
        dataptr[4] = __builtin_pulp_trunch(tmp10 - tmp11);
1c001c62:	40660633          	sub	a2,a2,t1
        dataptr[0] = __builtin_pulp_trunch(tmp10 + tmp11);  /* phase 3 */
1c001c66:	8326                	mv	t1,s1
        z3 = __builtin_pulp_mulfsN(tmp11,       FP2FIX(0.707106781f, Q11), Q11);            /* c4 */
1c001c68:	97d686db          	p.mulsn	a3,a3,t4,11
        dataptr[0] = __builtin_pulp_trunch(tmp10 + tmp11);  /* phase 3 */
1c001c6c:	00679023          	sh	t1,0(a5)
        dataptr[4] = __builtin_pulp_trunch(tmp10 - tmp11);
1c001c70:	00c79423          	sh	a2,8(a5)
        z1 = __builtin_pulp_mulfsN(tmp12 + tmp13, FP2FIX(0.707106781f, Q11), Q11);
1c001c74:	941e                	add	s0,s0,t2
        dataptr[5] = __builtin_pulp_trunch(z13 + z2);  /* phase 6 */
        dataptr[3] = __builtin_pulp_trunch(z13 - z2);
        dataptr[1] = __builtin_pulp_trunch(z11 + z4);
        dataptr[7] = __builtin_pulp_trunch(z11 - z4);

        dataptr += DCTSIZE;     /* advance pointer to next row */
1c001c76:	07c1                	addi	a5,a5,16
        z2 = __builtin_pulp_mulfsN(tmp10,       FP2FIX(0.541196100f, Q11), Q11) + z5;   /* c2-c6 */
1c001c78:	97f888db          	p.mulsn	a7,a7,t6,11
        z11 = tmp7 + z3;        /* phase 5 */
1c001c7c:	00d80333          	add	t1,a6,a3
        z13 = tmp7 - z3;
1c001c80:	40d806b3          	sub	a3,a6,a3
        z4 = __builtin_pulp_mulfsN(tmp12,       FP2FIX(1.306562965f, Q11), Q11) + z5;   /* c2+c6 */
1c001c84:	97ea065b          	p.mulsn	a2,s4,t5,11
        z2 = __builtin_pulp_mulfsN(tmp10,       FP2FIX(0.541196100f, Q11), Q11) + z5;   /* c2-c6 */
1c001c88:	01288833          	add	a6,a7,s2
        dataptr[5] = __builtin_pulp_trunch(z13 + z2);  /* phase 6 */
1c001c8c:	00d808b3          	add	a7,a6,a3
        dataptr[3] = __builtin_pulp_trunch(z13 - z2);
1c001c90:	410686b3          	sub	a3,a3,a6
1c001c94:	fed79b23          	sh	a3,-10(a5)
        dataptr[5] = __builtin_pulp_trunch(z13 + z2);  /* phase 6 */
1c001c98:	8846                	mv	a6,a7
1c001c9a:	ff079d23          	sh	a6,-6(a5)
        z1 = __builtin_pulp_mulfsN(tmp12 + tmp13, FP2FIX(0.707106781f, Q11), Q11);
1c001c9e:	97d406db          	p.mulsn	a3,s0,t4,11
        z4 = __builtin_pulp_mulfsN(tmp12,       FP2FIX(1.306562965f, Q11), Q11) + z5;   /* c2+c6 */
1c001ca2:	964a                	add	a2,a2,s2
        dataptr[1] = __builtin_pulp_trunch(z11 + z4);
1c001ca4:	00660833          	add	a6,a2,t1
        dataptr[7] = __builtin_pulp_trunch(z11 - z4);
1c001ca8:	40c30633          	sub	a2,t1,a2
1c001cac:	fec79f23          	sh	a2,-2(a5)
        dataptr[1] = __builtin_pulp_trunch(z11 + z4);
1c001cb0:	ff079923          	sh	a6,-14(a5)
        dataptr[2] = __builtin_pulp_trunch(tmp13 + z1);  /* phase 5 */
1c001cb4:	00d38633          	add	a2,t2,a3
        dataptr[6] = __builtin_pulp_trunch(tmp13 - z1);
1c001cb8:	40d386b3          	sub	a3,t2,a3
        dataptr[2] = __builtin_pulp_trunch(tmp13 + z1);  /* phase 5 */
1c001cbc:	fec79a23          	sh	a2,-12(a5)
        dataptr[6] = __builtin_pulp_trunch(tmp13 - z1);
1c001cc0:	fed79e23          	sh	a3,-4(a5)
        tmp12 = tmp6 + tmp7;

        /* The rotator is modified from fig 4-8 to avoid extra negations. */
        z5 = __builtin_pulp_mulfsN(tmp10 - tmp12, FP2FIX(0.382683433f, Q11), Q11);       /* c6 */
        z2 = __builtin_pulp_mulfsN(tmp10,       FP2FIX(0.541196100f, Q11), Q11) + z5;   /* c2-c6 */
        z4 = __builtin_pulp_mulfsN(tmp12,       FP2FIX(1.306562965f, Q11), Q11) + z5;   /* c2+c6 */
1c001cc4:	6f05                	lui	t5,0x1
    dataptr = data;
1c001cc6:	87aa                	mv	a5,a0
        z1 = __builtin_pulp_mulfsN(tmp12 + tmp13, FP2FIX(0.707106781f, Q11), Q11);       /* c4 */
1c001cc8:	5a700e93          	li	t4,1447
        z5 = __builtin_pulp_mulfsN(tmp10 - tmp12, FP2FIX(0.382683433f, Q11), Q11);       /* c6 */
1c001ccc:	30f00293          	li	t0,783
        z2 = __builtin_pulp_mulfsN(tmp10,       FP2FIX(0.541196100f, Q11), Q11) + z5;   /* c2-c6 */
1c001cd0:	45300f93          	li	t6,1107
        z4 = __builtin_pulp_mulfsN(tmp12,       FP2FIX(1.306562965f, Q11), Q11) + z5;   /* c2+c6 */
1c001cd4:	a72f0f13          	addi	t5,t5,-1422 # a72 <__rt_stack_size+0x272>
1c001cd8:	4e21                	li	t3,8
1c001cda:	05ee40fb          	lp.setup	x1,t3,1c001d96 <Dct8x8+0x1b8>
        tmp0 = dataptr[DCTSIZE * 0] + dataptr[DCTSIZE * 7];
1c001cde:	00079a03          	lh	s4,0(a5)
        tmp3 = dataptr[DCTSIZE * 3] + dataptr[DCTSIZE * 4];
1c001ce2:	04079383          	lh	t2,64(a5)
        tmp1 = dataptr[DCTSIZE * 1] + dataptr[DCTSIZE * 6];
1c001ce6:	01079983          	lh	s3,16(a5)
        tmp2 = dataptr[DCTSIZE * 2] + dataptr[DCTSIZE * 5];
1c001cea:	02079903          	lh	s2,32(a5)
1c001cee:	05079483          	lh	s1,80(a5)
        tmp0 = dataptr[DCTSIZE * 0] + dataptr[DCTSIZE * 7];
1c001cf2:	07079603          	lh	a2,112(a5)
        tmp1 = dataptr[DCTSIZE * 1] + dataptr[DCTSIZE * 6];
1c001cf6:	06079303          	lh	t1,96(a5)
        tmp3 = dataptr[DCTSIZE * 3] + dataptr[DCTSIZE * 4];
1c001cfa:	03079403          	lh	s0,48(a5)
        tmp7 = dataptr[DCTSIZE * 0] - dataptr[DCTSIZE * 7];
1c001cfe:	40ca0833          	sub	a6,s4,a2
        tmp6 = dataptr[DCTSIZE * 1] - dataptr[DCTSIZE * 6];
1c001d02:	406986b3          	sub	a3,s3,t1
        tmp5 = dataptr[DCTSIZE * 2] - dataptr[DCTSIZE * 5];
1c001d06:	40990ab3          	sub	s5,s2,s1
        tmp4 = dataptr[DCTSIZE * 3] - dataptr[DCTSIZE * 4];
1c001d0a:	407408b3          	sub	a7,s0,t2
        tmp1 = dataptr[DCTSIZE * 1] + dataptr[DCTSIZE * 6];
1c001d0e:	934e                	add	t1,t1,s3
        tmp10 = tmp4 + tmp5;  /* phase 2 */
1c001d10:	98d6                	add	a7,a7,s5
        tmp12 = tmp6 + tmp7;
1c001d12:	00d809b3          	add	s3,a6,a3
        tmp0 = dataptr[DCTSIZE * 0] + dataptr[DCTSIZE * 7];
1c001d16:	9652                	add	a2,a2,s4
        tmp11 = tmp5 + tmp6;
1c001d18:	9ab6                	add	s5,s5,a3
        tmp2 = dataptr[DCTSIZE * 2] + dataptr[DCTSIZE * 5];
1c001d1a:	00990a33          	add	s4,s2,s1
        z5 = __builtin_pulp_mulfsN(tmp10 - tmp12, FP2FIX(0.382683433f, Q11), Q11);       /* c6 */
1c001d1e:	413884b3          	sub	s1,a7,s3
1c001d22:	965484db          	p.mulsn	s1,s1,t0,11
        tmp3 = dataptr[DCTSIZE * 3] + dataptr[DCTSIZE * 4];
1c001d26:	941e                	add	s0,s0,t2
        tmp13 = tmp0 - tmp3;
1c001d28:	408603b3          	sub	t2,a2,s0
        tmp12 = tmp1 - tmp2;
1c001d2c:	41430933          	sub	s2,t1,s4
        tmp10 = tmp0 + tmp3;  /* phase 2 */
1c001d30:	9622                	add	a2,a2,s0
        tmp11 = tmp1 + tmp2;
1c001d32:	9352                	add	t1,t1,s4
        dataptr[DCTSIZE * 0] = __builtin_pulp_trunch(tmp10 + tmp11);  /* phase 3 */
1c001d34:	00660433          	add	s0,a2,t1
        dataptr[DCTSIZE * 4] = __builtin_pulp_trunch(tmp10 - tmp11);
1c001d38:	40660633          	sub	a2,a2,t1
        dataptr[DCTSIZE * 0] = __builtin_pulp_trunch(tmp10 + tmp11);  /* phase 3 */
1c001d3c:	8322                	mv	t1,s0
        z3 = __builtin_pulp_mulfsN(tmp11,       FP2FIX(0.707106781f, Q11), Q11);            /* c4 */
1c001d3e:	97da86db          	p.mulsn	a3,s5,t4,11
        dataptr[DCTSIZE * 0] = __builtin_pulp_trunch(tmp10 + tmp11);  /* phase 3 */
1c001d42:	00679023          	sh	t1,0(a5)
        dataptr[DCTSIZE * 4] = __builtin_pulp_trunch(tmp10 - tmp11);
1c001d46:	04c79023          	sh	a2,64(a5)
        z1 = __builtin_pulp_mulfsN(tmp12 + tmp13, FP2FIX(0.707106781f, Q11), Q11);       /* c4 */
1c001d4a:	991e                	add	s2,s2,t2
        dataptr[DCTSIZE * 5] = __builtin_pulp_trunch(z13 + z2); /* phase 6 */
        dataptr[DCTSIZE * 3] = __builtin_pulp_trunch(z13 - z2);
        dataptr[DCTSIZE * 1] = __builtin_pulp_trunch(z11 + z4);
        dataptr[DCTSIZE * 7] = __builtin_pulp_trunch(z11 - z4);

        dataptr++;  /* advance pointer to next column */
1c001d4c:	0789                	addi	a5,a5,2
        z2 = __builtin_pulp_mulfsN(tmp10,       FP2FIX(0.541196100f, Q11), Q11) + z5;   /* c2-c6 */
1c001d4e:	97f888db          	p.mulsn	a7,a7,t6,11
        z11 = tmp7 + z3;  /* phase 5 */
1c001d52:	00d80333          	add	t1,a6,a3
        z13 = tmp7 - z3;
1c001d56:	40d806b3          	sub	a3,a6,a3
        z4 = __builtin_pulp_mulfsN(tmp12,       FP2FIX(1.306562965f, Q11), Q11) + z5;   /* c2+c6 */
1c001d5a:	97e9865b          	p.mulsn	a2,s3,t5,11
        z2 = __builtin_pulp_mulfsN(tmp10,       FP2FIX(0.541196100f, Q11), Q11) + z5;   /* c2-c6 */
1c001d5e:	00988833          	add	a6,a7,s1
        dataptr[DCTSIZE * 5] = __builtin_pulp_trunch(z13 + z2); /* phase 6 */
1c001d62:	00d808b3          	add	a7,a6,a3
        dataptr[DCTSIZE * 3] = __builtin_pulp_trunch(z13 - z2);
1c001d66:	410686b3          	sub	a3,a3,a6
1c001d6a:	02d79723          	sh	a3,46(a5)
        dataptr[DCTSIZE * 5] = __builtin_pulp_trunch(z13 + z2); /* phase 6 */
1c001d6e:	8846                	mv	a6,a7
1c001d70:	05079723          	sh	a6,78(a5)
        z1 = __builtin_pulp_mulfsN(tmp12 + tmp13, FP2FIX(0.707106781f, Q11), Q11);       /* c4 */
1c001d74:	97d906db          	p.mulsn	a3,s2,t4,11
        z4 = __builtin_pulp_mulfsN(tmp12,       FP2FIX(1.306562965f, Q11), Q11) + z5;   /* c2+c6 */
1c001d78:	9626                	add	a2,a2,s1
        dataptr[DCTSIZE * 1] = __builtin_pulp_trunch(z11 + z4);
1c001d7a:	00660833          	add	a6,a2,t1
        dataptr[DCTSIZE * 7] = __builtin_pulp_trunch(z11 - z4);
1c001d7e:	40c30633          	sub	a2,t1,a2
1c001d82:	06c79723          	sh	a2,110(a5)
        dataptr[DCTSIZE * 1] = __builtin_pulp_trunch(z11 + z4);
1c001d86:	01079723          	sh	a6,14(a5)
        dataptr[DCTSIZE * 2] = __builtin_pulp_trunch(tmp13 + z1);  /* phase 5 */
1c001d8a:	00d38633          	add	a2,t2,a3
        dataptr[DCTSIZE * 6] = __builtin_pulp_trunch(tmp13 - z1);
1c001d8e:	40d386b3          	sub	a3,t2,a3
        dataptr[DCTSIZE * 2] = __builtin_pulp_trunch(tmp13 + z1);  /* phase 5 */
1c001d92:	00c79f23          	sh	a2,30(a5)
        dataptr[DCTSIZE * 6] = __builtin_pulp_trunch(tmp13 - z1);
1c001d96:	04d79f23          	sh	a3,94(a5)
        dataptr++;  /* advance pointer to next column */
1c001d9a:	8f09                	sub	a4,a4,a0
1c001d9c:	1779                	addi	a4,a4,-2
1c001d9e:	8305                	srli	a4,a4,0x1
1c001da0:	0705                	addi	a4,a4,1
1c001da2:	008740fb          	lp.setup	x1,a4,1c001db2 <Dct8x8+0x1d4>
    }

    for (ctr = 0; ctr < 64; ctr++) data[ctr]  = __builtin_pulp_mulfsN(data[ctr], ftab[ctr], Q11 + 2);
1c001da6:	00051783          	lh	a5,0(a0)
1c001daa:	0025968b          	p.lh	a3,2(a1!)
1c001dae:	9ad787db          	p.mulsn	a5,a5,a3,13
1c001db2:	00f5112b          	p.sh	a5,2(a0!)
}
1c001db6:	4472                	lw	s0,28(sp)
1c001db8:	44e2                	lw	s1,24(sp)
1c001dba:	4952                	lw	s2,20(sp)
1c001dbc:	49c2                	lw	s3,16(sp)
1c001dbe:	4a32                	lw	s4,12(sp)
1c001dc0:	4aa2                	lw	s5,8(sp)
1c001dc2:	6105                	addi	sp,sp,32
1c001dc4:	8082                	ret

1c001dc6 <__rt_i2c_handle_tx_copy>:

  // x9: channel, x10: event, x8,x11,x12:temp
  .global __rt_i2c_handle_tx_copy
__rt_i2c_handle_tx_copy:

  slli   x8, x10, 2
1c001dc6:	00251413          	slli	s0,a0,0x2
  lw     x8, %tiny(__rt_udma_channels)(x8)
1c001dca:	30842403          	lw	s0,776(s0)

  lw  	x11, PI_I2C_T_PENDING_STEP(x8)
1c001dce:	4c0c                	lw	a1,24(s0)
  jr    x11
1c001dd0:	8582                	jr	a1

1c001dd2 <__rt_i2c_step1>:

  .global __rt_i2c_step1
__rt_i2c_step1:
  // The current copy was enqueued to configure i2c, cs and send command
  // now we need to reenqueue the same copy with the user buffer.
  lw          x12, PI_I2C_T_PENDING_BASE(x8)
1c001dd2:	4450                	lw	a2,12(s0)
  lw          x10, PI_I2C_T_PENDING_DATA(x8)
1c001dd4:	4808                	lw	a0,16(s0)
  lw          x11, PI_I2C_T_PENDING_LENGTH(x8)
1c001dd6:	484c                	lw	a1,20(s0)
  sw          x10, UDMA_CHANNEL_SADDR_OFFSET(x12)
1c001dd8:	c208                	sw	a0,0(a2)
  sw          x11, UDMA_CHANNEL_SIZE_OFFSET(x12)
1c001dda:	c24c                	sw	a1,4(a2)
  lw          x11, PI_I2C_T_PENDING_NEXT_STEP(x8)
1c001ddc:	4c4c                	lw	a1,28(s0)
  li          x10, UDMA_CHANNEL_CFG_EN
1c001dde:	4541                	li	a0,16
  sw          x11, PI_I2C_T_PENDING_STEP(x8)
1c001de0:	cc0c                	sw	a1,24(s0)
  sw          x10, UDMA_CHANNEL_CFG_OFFSET(x12)
1c001de2:	c608                	sw	a0,8(a2)

  j           udma_event_handler_end
1c001de4:	43e0006f          	j	1c002222 <udma_event_handler_end>

1c001de8 <__rt_i2c_step2>:

  .global __rt_i2c_step2
__rt_i2c_step2:
  // Now that the user data has been pushed, we must push a STOP command
  la          x10, __rt_i2c_step3
1c001de8:	00000517          	auipc	a0,0x0
1c001dec:	01e50513          	addi	a0,a0,30 # 1c001e06 <__rt_i2c_step3>
  sw          x10, PI_I2C_T_PENDING_STEP(x8)
1c001df0:	cc08                	sw	a0,24(s0)
  
  lw          x12, PI_I2C_T_PENDING_BASE(x8)
1c001df2:	4450                	lw	a2,12(s0)
  addi        x10, x8, PI_I2C_T_UDMA_STOP_CMD
1c001df4:	02040513          	addi	a0,s0,32
  sw          x10, UDMA_CHANNEL_SADDR_OFFSET(x12)
1c001df8:	c208                	sw	a0,0(a2)
  li          x10, 1
1c001dfa:	4505                	li	a0,1
  sw          x10, UDMA_CHANNEL_SIZE_OFFSET(x12)
1c001dfc:	c248                	sw	a0,4(a2)
  li          x10, UDMA_CHANNEL_CFG_EN
1c001dfe:	4541                	li	a0,16
  sw          x10, UDMA_CHANNEL_CFG_OFFSET(x12)
1c001e00:	c608                	sw	a0,8(a2)

  j           udma_event_handler_end
1c001e02:	4200006f          	j	1c002222 <udma_event_handler_end>

1c001e06 <__rt_i2c_step3>:

  .global __rt_i2c_step3
__rt_i2c_step3:
  lw        x11, PI_I2C_T_PENDING_COPY(x8)
1c001e06:	400c                	lw	a1,0(s0)
  sw        x0, PI_I2C_T_PENDING_COPY(x8)
1c001e08:	00042023          	sw	zero,0(s0)
  //beqz      x11, __rt_hyper_handle_emu_task
  jal       x9, __rt_event_enqueue
1c001e0c:	080004ef          	jal	s1,1c001e8c <__rt_event_enqueue>

  j           udma_event_handler_end
1c001e10:	4120006f          	j	1c002222 <udma_event_handler_end>

1c001e14 <__rt_i2c_handle_rx_copy>:

  // x9: channel, x10: event, x8,x11,x12:temp
  .global __rt_i2c_handle_rx_copy
__rt_i2c_handle_rx_copy:

  slli   x8, x10, 2
1c001e14:	00251413          	slli	s0,a0,0x2
  lw     x8, %tiny(__rt_udma_channels)(x8)
1c001e18:	30842403          	lw	s0,776(s0)

  j      __rt_i2c_step3
1c001e1c:	b7ed                	j	1c001e06 <__rt_i2c_step3>

1c001e1e <_entry>:
  csrw    0x7A1, x0
1c001e1e:	7a101073          	csrw	pcmr,zero
  csrr    a0, 0xF14
1c001e22:	f1402573          	csrr	a0,mhartid
  andi    a1, a0, 0x1f
1c001e26:	01f57593          	andi	a1,a0,31
  srli    a0, a0, 5
1c001e2a:	8115                	srli	a0,a0,0x5
  li      a2, ARCHI_FC_CID
1c001e2c:	02000613          	li	a2,32
  bne     a0, a2, __rt_pe_start
1c001e30:	00c50463          	beq	a0,a2,1c001e38 <_entry+0x1a>
1c001e34:	2410606f          	j	1c008874 <__cluster_text_start>
  la      t0, _bss_start
1c001e38:	00008297          	auipc	t0,0x8
1c001e3c:	08028293          	addi	t0,t0,128 # 1c009eb8 <_edata>
  la      t1, _bss_end
1c001e40:	00008317          	auipc	t1,0x8
1c001e44:	42c30313          	addi	t1,t1,1068 # 1c00a26c <_bss_end>
  sw      zero,0(t0)
1c001e48:	0002a023          	sw	zero,0(t0)
  addi    t0, t0, 4
1c001e4c:	0291                	addi	t0,t0,4
  bltu    t0, t1, 1b
1c001e4e:	fe62ede3          	bltu	t0,t1,1c001e48 <_entry+0x2a>
  la   a0, __rt_fc_stack_size
1c001e52:	00007517          	auipc	a0,0x7
1c001e56:	4fa50513          	addi	a0,a0,1274 # 1c00934c <__rt_fc_stack_size>
  lw   a0, 0(a0)
1c001e5a:	4108                	lw	a0,0(a0)
  la   x2, __rt_fc_stack
1c001e5c:	feffe117          	auipc	sp,0xfeffe
1c001e60:	58c10113          	addi	sp,sp,1420 # 1b0003e8 <__rt_fc_stack>
  add  x2, x2, a0
1c001e64:	912a                	add	sp,sp,a0
  jal  x1, __rt_init
1c001e66:	35d010ef          	jal	ra,1c0039c2 <__rt_init>
  addi  a0, x0, 0
1c001e6a:	00000513          	li	a0,0
  addi  a1, x0, 0
1c001e6e:	00000593          	li	a1,0
  la    t2, main
1c001e72:	00001397          	auipc	t2,0x1
1c001e76:	dc638393          	addi	t2,t2,-570 # 1c002c38 <main>
  jalr  x1, t2
1c001e7a:	000380e7          	jalr	t2
  mv    s0, a0
1c001e7e:	842a                	mv	s0,a0
  jal  x1, __rt_deinit
1c001e80:	4a9010ef          	jal	ra,1c003b28 <__rt_deinit>
  mv   a0, s0
1c001e84:	8522                	mv	a0,s0
  jal  x1, exit
1c001e86:	217050ef          	jal	ra,1c00789c <exit>

1c001e8a <_fini>:
  ret
1c001e8a:	8082                	ret

1c001e8c <__rt_event_enqueue>:
  //   x10/a0: temporary register
  //   x11/a1: the event
  //   x12/a2: temporary register

  // First check if it is a normal event
  andi    x10, x11, 0x3
1c001e8c:	0035f513          	andi	a0,a1,3
  bne     x10, x0, __rt_handle_special_event
1c001e90:	02051063          	bnez	a0,1c001eb0 <__rt_handle_special_event>

  // Enqueue normal event
  la      x10, __rt_sched
1c001e94:	e3ffe517          	auipc	a0,0xe3ffe
1c001e98:	18850513          	addi	a0,a0,392 # 1c <_l1_preload_size>
  sw      x0, RT_EVENT_T_NEXT(x11)
1c001e9c:	0005a023          	sw	zero,0(a1)
  lw      x12, RT_SCHED_T_FIRST(x10)
1c001ea0:	4110                	lw	a2,0(a0)
  beqz    x12, __rt_no_first
1c001ea2:	c601                	beqz	a2,1c001eaa <__rt_no_first>
  lw      x12, RT_SCHED_T_LAST(x10)
1c001ea4:	4150                	lw	a2,4(a0)
  sw      x11, RT_EVENT_T_NEXT(x12)
1c001ea6:	c20c                	sw	a1,0(a2)
  j       __rt_common
1c001ea8:	a011                	j	1c001eac <__rt_common>

1c001eaa <__rt_no_first>:

__rt_no_first:
  sw      x11, RT_SCHED_T_FIRST(x10)
1c001eaa:	c10c                	sw	a1,0(a0)

1c001eac <__rt_common>:

__rt_common:
  sw      x11, RT_SCHED_T_LAST(x10)
1c001eac:	c14c                	sw	a1,4(a0)

1c001eae <enqueue_end>:

enqueue_end:
  jr          x9
1c001eae:	8482                	jr	s1

1c001eb0 <__rt_handle_special_event>:

__rt_handle_special_event:
  li      x10, ~0x3
1c001eb0:	5571                	li	a0,-4
  and     x11, x11, x10
1c001eb2:	8de9                	and	a1,a1,a0
  lw      x12, PI_CALLBACK_T_ENTRY(x11)
1c001eb4:	41d0                	lw	a2,4(a1)
  lw      x10, PI_CALLBACK_T_ARG(x11)
1c001eb6:	4588                	lw	a0,8(a1)
  j       __rt_call_external_c_function
1c001eb8:	a0d9                	j	1c001f7e <__rt_call_external_c_function>

1c001eba <__rt_bridge_enqueue_event>:
    // to enqueue an event to the FC scheduler.

    .global __rt_bridge_enqueue_event
__rt_bridge_enqueue_event:

    sw  x8, -4(sp)
1c001eba:	fe812e23          	sw	s0,-4(sp)
    sw  x9, -8(sp)
1c001ebe:	fe912c23          	sw	s1,-8(sp)
    sw  a0, -12(sp)
1c001ec2:	fea12a23          	sw	a0,-12(sp)
    sw  a1, -16(sp)
1c001ec6:	feb12823          	sw	a1,-16(sp)
    sw  a2, -20(sp)
1c001eca:	fec12623          	sw	a2,-20(sp)

    // Everything is done from C code
    la      x12, __rt_bridge_handle_notif
1c001ece:	00002617          	auipc	a2,0x2
1c001ed2:	fd860613          	addi	a2,a2,-40 # 1c003ea6 <__rt_bridge_handle_notif>
    jal     x9, __rt_call_external_c_function
1c001ed6:	0a8004ef          	jal	s1,1c001f7e <__rt_call_external_c_function>

    lw  x8, -4(sp)
1c001eda:	ffc12403          	lw	s0,-4(sp)
    lw  x9, -8(sp)
1c001ede:	ff812483          	lw	s1,-8(sp)
    lw  a0, -12(sp)
1c001ee2:	ff412503          	lw	a0,-12(sp)
    lw  a1, -16(sp)
1c001ee6:	ff012583          	lw	a1,-16(sp)
    lw  a2, -20(sp)
1c001eea:	fec12603          	lw	a2,-20(sp)

    mret
1c001eee:	30200073          	mret

1c001ef2 <__rt_remote_enqueue_event>:
    // The FC must get it and push it to the scheduler

    .global __rt_remote_enqueue_event
__rt_remote_enqueue_event:

    sw  x8, -4(sp)
1c001ef2:	fe812e23          	sw	s0,-4(sp)
    sw  x9, -8(sp)
1c001ef6:	fe912c23          	sw	s1,-8(sp)
    sw  a0, -12(sp)
1c001efa:	fea12a23          	sw	a0,-12(sp)
    sw  a1, -16(sp)
1c001efe:	feb12823          	sw	a1,-16(sp)
    sw  a2, -20(sp)
1c001f02:	fec12623          	sw	a2,-20(sp)

#ifndef ARCHI_NB_CLUSTER
    li   x8, 1
1c001f06:	4405                	li	s0,1
#else
    li   x8, ARCHI_NB_CLUSTER
#endif
    la   x9, __rt_fc_cluster_data
1c001f08:	00008497          	auipc	s1,0x8
1c001f0c:	33c48493          	addi	s1,s1,828 # 1c00a244 <__rt_fc_cluster_data>

1c001f10 <__rt_remote_enqueue_event_loop_cluster>:

    // Loop over the clusters to see if there is an event to push
__rt_remote_enqueue_event_loop_cluster:
    lw   a1, RT_FC_CLUSTER_DATA_T_EVENTS(x9)
1c001f10:	40cc                	lw	a1,4(s1)
    beq  a1, x0, __rt_remote_enqueue_event_loop_cluster_continue
1c001f12:	02058d63          	beqz	a1,1c001f4c <__rt_remote_enqueue_event_loop_cluster_continue>

    // Everytime a task is finished, first check if we can update the queue head
    // as it is not updated by cluster side to avoid race conditions.
    // At least this task won t be there anymore after we update, and maybe even
    // more tasks, which is not an issue, as we compare against the head.
    lw   a1, RT_FC_CLUSTER_DATA_T_CLUSTER_POOL(x9)
1c001f16:	48cc                	lw	a1,20(s1)
    lw   a0, RT_CLUSTER_CALL_POOL_T_FIRST_CALL_FC(a1)
1c001f18:	41c8                	lw	a0,4(a1)

    beq  a0, x0, __rt_cluster_pool_update_end
1c001f1a:	00050e63          	beqz	a0,1c001f36 <__rt_cluster_pool_update_end>

1c001f1e <__rt_cluster_pool_update_loop>:

__rt_cluster_pool_update_loop:
    lw    a2, RT_CLUSTER_TASK_PENDING(a0)
1c001f1e:	5150                	lw	a2,36(a0)
    bnez  a2, __rt_cluster_pool_update_loop_end
1c001f20:	e219                	bnez	a2,1c001f26 <__rt_cluster_pool_update_loop_end>

    lw   a0, RT_CLUSTER_TASK_NEXT(a0)
1c001f22:	5108                	lw	a0,32(a0)
    bnez a0, __rt_cluster_pool_update_loop
1c001f24:	fd6d                	bnez	a0,1c001f1e <__rt_cluster_pool_update_loop>

1c001f26 <__rt_cluster_pool_update_loop_end>:


__rt_cluster_pool_update_loop_end:
    
    beqz a0, __rt_cluster_pool_update_no_current
1c001f26:	c501                	beqz	a0,1c001f2e <__rt_cluster_pool_update_no_current>

    lw   a0, RT_CLUSTER_TASK_NEXT(a0)
1c001f28:	5108                	lw	a0,32(a0)
    sw   a0, RT_CLUSTER_CALL_POOL_T_FIRST_CALL_FC(a1)
1c001f2a:	c1c8                	sw	a0,4(a1)

    j    __rt_cluster_pool_update_end
1c001f2c:	a029                	j	1c001f36 <__rt_cluster_pool_update_end>

1c001f2e <__rt_cluster_pool_update_no_current>:

__rt_cluster_pool_update_no_current:

    sw   x0, RT_CLUSTER_CALL_POOL_T_FIRST_CALL_FC(a1)
1c001f2e:	0005a223          	sw	zero,4(a1)
    sw   x0, RT_CLUSTER_CALL_POOL_T_FIRST_LAST_FC(a1)
1c001f32:	0005a423          	sw	zero,8(a1)

1c001f36 <__rt_cluster_pool_update_end>:




__rt_cluster_pool_update_end:
    lw   a1, RT_FC_CLUSTER_DATA_T_EVENTS(x9)
1c001f36:	40cc                	lw	a1,4(s1)

    lw   a2, RT_FC_CLUSTER_DATA_T_TRIG_ADDR(x9)
1c001f38:	4890                	lw	a2,16(s1)
    sw   x0, RT_FC_CLUSTER_DATA_T_EVENTS(x9)
1c001f3a:	0004a223          	sw	zero,4(s1)

    sw   x0, 0(a2)
1c001f3e:	00062023          	sw	zero,0(a2)

    la   x9, __rt_remote_enqueue_event_loop_cluster_continue
1c001f42:	00000497          	auipc	s1,0x0
1c001f46:	00a48493          	addi	s1,s1,10 # 1c001f4c <__rt_remote_enqueue_event_loop_cluster_continue>
    j    __rt_event_enqueue
1c001f4a:	b789                	j	1c001e8c <__rt_event_enqueue>

1c001f4c <__rt_remote_enqueue_event_loop_cluster_continue>:

__rt_remote_enqueue_event_loop_cluster_continue:
    addi x8, x8, -1
1c001f4c:	147d                	addi	s0,s0,-1
    bgt  x8, x0, __rt_remote_enqueue_event_loop_next_cluster
1c001f4e:	00804e63          	bgtz	s0,1c001f6a <__rt_remote_enqueue_event_loop_next_cluster>



    lw  x8, -4(sp)
1c001f52:	ffc12403          	lw	s0,-4(sp)
    lw  x9, -8(sp)
1c001f56:	ff812483          	lw	s1,-8(sp)
    lw  a0, -12(sp)
1c001f5a:	ff412503          	lw	a0,-12(sp)
    lw  a1, -16(sp)
1c001f5e:	ff012583          	lw	a1,-16(sp)
    lw  a2, -20(sp)
1c001f62:	fec12603          	lw	a2,-20(sp)

    mret
1c001f66:	30200073          	mret

1c001f6a <__rt_remote_enqueue_event_loop_next_cluster>:

__rt_remote_enqueue_event_loop_next_cluster:
    la   x9, __rt_fc_cluster_data
1c001f6a:	00008497          	auipc	s1,0x8
1c001f6e:	2da48493          	addi	s1,s1,730 # 1c00a244 <__rt_fc_cluster_data>
    li   a1, RT_FC_CLUSTER_DATA_T_SIZEOF
1c001f72:	02800593          	li	a1,40
    mul  a1, x8, a1
1c001f76:	02b405b3          	mul	a1,s0,a1
    add  x9, x9, a1
1c001f7a:	94ae                	add	s1,s1,a1
    j __rt_remote_enqueue_event_loop_cluster
1c001f7c:	bf51                	j	1c001f10 <__rt_remote_enqueue_event_loop_cluster>

1c001f7e <__rt_call_external_c_function>:
#endif

  .global __rt_call_external_c_function
__rt_call_external_c_function:

    add  sp, sp, -128
1c001f7e:	7119                	addi	sp,sp,-128

    sw   ra, 0x00(sp)
1c001f80:	c006                	sw	ra,0(sp)
    sw   gp, 0x04(sp)
1c001f82:	c20e                	sw	gp,4(sp)
    sw   tp, 0x08(sp)
1c001f84:	c412                	sw	tp,8(sp)
    sw   t0, 0x0C(sp)
1c001f86:	c616                	sw	t0,12(sp)
    sw   t1, 0x10(sp)
1c001f88:	c81a                	sw	t1,16(sp)
    sw   t2, 0x14(sp)
1c001f8a:	ca1e                	sw	t2,20(sp)
    sw   a3, 0x24(sp)
1c001f8c:	d236                	sw	a3,36(sp)
    sw   a4, 0x28(sp)
1c001f8e:	d43a                	sw	a4,40(sp)
    sw   a5, 0x2C(sp)
1c001f90:	d63e                	sw	a5,44(sp)
    sw   a6, 0x30(sp)
1c001f92:	d842                	sw	a6,48(sp)
    sw   a7, 0x34(sp)
1c001f94:	da46                	sw	a7,52(sp)
    sw   t3, 0x38(sp)
1c001f96:	dc72                	sw	t3,56(sp)
    sw   t4, 0x3C(sp)
1c001f98:	de76                	sw	t4,60(sp)
    sw   t5, 0x40(sp)
1c001f9a:	c0fa                	sw	t5,64(sp)
    sw   t6, 0x4C(sp)
1c001f9c:	c6fe                	sw	t6,76(sp)

    jalr ra, a2
1c001f9e:	000600e7          	jalr	a2

    lw   ra, 0x00(sp)
1c001fa2:	4082                	lw	ra,0(sp)
    lw   gp, 0x04(sp)
1c001fa4:	4192                	lw	gp,4(sp)
    lw   tp, 0x08(sp)
1c001fa6:	4222                	lw	tp,8(sp)
    lw   t0, 0x0C(sp)
1c001fa8:	42b2                	lw	t0,12(sp)
    lw   t1, 0x10(sp)
1c001faa:	4342                	lw	t1,16(sp)
    lw   t2, 0x14(sp)
1c001fac:	43d2                	lw	t2,20(sp)
    lw   a3, 0x24(sp)
1c001fae:	5692                	lw	a3,36(sp)
    lw   a4, 0x28(sp)
1c001fb0:	5722                	lw	a4,40(sp)
    lw   a5, 0x2C(sp)
1c001fb2:	57b2                	lw	a5,44(sp)
    lw   a6, 0x30(sp)
1c001fb4:	5842                	lw	a6,48(sp)
    lw   a7, 0x34(sp)
1c001fb6:	58d2                	lw	a7,52(sp)
    lw   t3, 0x38(sp)
1c001fb8:	5e62                	lw	t3,56(sp)
    lw   t4, 0x3C(sp)
1c001fba:	5ef2                	lw	t4,60(sp)
    lw   t5, 0x40(sp)
1c001fbc:	4f06                	lw	t5,64(sp)
    lw   t6, 0x4C(sp)
1c001fbe:	4fb6                	lw	t6,76(sp)

    add  sp, sp, 128
1c001fc0:	6109                	addi	sp,sp,128

    jr   x9
1c001fc2:	8482                	jr	s1

1c001fc4 <__rt_illegal_instr>:

  .section .text
  
    .global __rt_illegal_instr
__rt_illegal_instr:
    sw   ra, -4(sp)
1c001fc4:	fe112e23          	sw	ra,-4(sp)
    sw   a0, -8(sp)
1c001fc8:	fea12c23          	sw	a0,-8(sp)
    la   a0, __rt_handle_illegal_instr
1c001fcc:	00002517          	auipc	a0,0x2
1c001fd0:	bd650513          	addi	a0,a0,-1066 # 1c003ba2 <__rt_handle_illegal_instr>
    jal  ra, __rt_call_c_function
1c001fd4:	010000ef          	jal	ra,1c001fe4 <__rt_call_c_function>
    lw   ra, -4(sp)
1c001fd8:	ffc12083          	lw	ra,-4(sp)
    lw   a0, -8(sp)
1c001fdc:	ff812503          	lw	a0,-8(sp)
#if PULP_CORE == CORE_RISCV_V4
    mret
1c001fe0:	30200073          	mret

1c001fe4 <__rt_call_c_function>:
#endif


__rt_call_c_function:

    add  sp, sp, -128
1c001fe4:	7119                	addi	sp,sp,-128

    sw   ra, 0x00(sp)
1c001fe6:	c006                	sw	ra,0(sp)
    sw   gp, 0x04(sp)
1c001fe8:	c20e                	sw	gp,4(sp)
    sw   tp, 0x08(sp)
1c001fea:	c412                	sw	tp,8(sp)
    sw   t0, 0x0C(sp)
1c001fec:	c616                	sw	t0,12(sp)
    sw   t1, 0x10(sp)
1c001fee:	c81a                	sw	t1,16(sp)
    sw   t2, 0x14(sp)
1c001ff0:	ca1e                	sw	t2,20(sp)
    sw   a1, 0x1C(sp)
1c001ff2:	ce2e                	sw	a1,28(sp)
    sw   a2, 0x20(sp)
1c001ff4:	d032                	sw	a2,32(sp)
    sw   a3, 0x24(sp)
1c001ff6:	d236                	sw	a3,36(sp)
    sw   a4, 0x28(sp)
1c001ff8:	d43a                	sw	a4,40(sp)
    sw   a5, 0x2C(sp)
1c001ffa:	d63e                	sw	a5,44(sp)
    sw   a6, 0x30(sp)
1c001ffc:	d842                	sw	a6,48(sp)
    sw   a7, 0x34(sp)
1c001ffe:	da46                	sw	a7,52(sp)
    sw   t3, 0x38(sp)
1c002000:	dc72                	sw	t3,56(sp)
    sw   t4, 0x3C(sp)
1c002002:	de76                	sw	t4,60(sp)
    sw   t5, 0x40(sp)
1c002004:	c0fa                	sw	t5,64(sp)
    sw   t6, 0x4C(sp)
1c002006:	c6fe                	sw	t6,76(sp)

    jalr ra, a0
1c002008:	000500e7          	jalr	a0

    lw   ra, 0x00(sp)
1c00200c:	4082                	lw	ra,0(sp)
    lw   gp, 0x04(sp)
1c00200e:	4192                	lw	gp,4(sp)
    lw   tp, 0x08(sp)
1c002010:	4222                	lw	tp,8(sp)
    lw   t0, 0x0C(sp)
1c002012:	42b2                	lw	t0,12(sp)
    lw   t1, 0x10(sp)
1c002014:	4342                	lw	t1,16(sp)
    lw   t2, 0x14(sp)
1c002016:	43d2                	lw	t2,20(sp)
    lw   a1, 0x1C(sp)
1c002018:	45f2                	lw	a1,28(sp)
    lw   a2, 0x20(sp)
1c00201a:	5602                	lw	a2,32(sp)
    lw   a3, 0x24(sp)
1c00201c:	5692                	lw	a3,36(sp)
    lw   a4, 0x28(sp)
1c00201e:	5722                	lw	a4,40(sp)
    lw   a5, 0x2C(sp)
1c002020:	57b2                	lw	a5,44(sp)
    lw   a6, 0x30(sp)
1c002022:	5842                	lw	a6,48(sp)
    lw   a7, 0x34(sp)
1c002024:	58d2                	lw	a7,52(sp)
    lw   t3, 0x38(sp)
1c002026:	5e62                	lw	t3,56(sp)
    lw   t4, 0x3C(sp)
1c002028:	5ef2                	lw	t4,60(sp)
    lw   t5, 0x40(sp)
1c00202a:	4f06                	lw	t5,64(sp)
    lw   t6, 0x4C(sp)
1c00202c:	4fb6                	lw	t6,76(sp)

    add  sp, sp, 128
1c00202e:	6109                	addi	sp,sp,128

    jr   ra
1c002030:	8082                	ret

1c002032 <udma_event_handler>:

  .global udma_event_handler
udma_event_handler:

  // Dequeue the transfer which have just finished and mark it as done
  lw   x8, RT_PERIPH_CHANNEL_T_FIRST(x9)
1c002032:	4080                	lw	s0,0(s1)
  lw   x11, RT_PERIPH_CHANNEL_T_FIRST_TO_ENQUEUE(x9)   // This is used later on, just put here to fill the slot
1c002034:	448c                	lw	a1,8(s1)
  beq  x8, x0, __rt_udma_no_copy                       // Special case where there is no copy, just register the event in the bitfield
1c002036:	08040f63          	beqz	s0,1c0020d4 <__rt_udma_no_copy>
  lw   x12, RT_PERIPH_COPY_T_REPEAT(x8)
1c00203a:	4c50                	lw	a2,28(s0)
  lw   x10, RT_PERIPH_COPY_T_NEXT(x8)
1c00203c:	4848                	lw	a0,20(s0)
  bne  x12, x0, repeat_transfer
1c00203e:	04061f63          	bnez	a2,1c00209c <dmaCmd>
  sw   x10, RT_PERIPH_CHANNEL_T_FIRST(x9)
1c002042:	c088                	sw	a0,0(s1)
  
  // Handle any special end-of-transfer control
  lw       x10, RT_PERIPH_COPY_T_CTRL(x8)
1c002044:	4448                	lw	a0,12(s0)
  bnez     x10, handle_special_end
1c002046:	e15d                	bnez	a0,1c0020ec <handle_special_end>

1c002048 <resume_after_special_end>:
resume_after_special_end:


  // Now check if there are some transfers enqueued in the SW FIFO to be enqueued to the UDMA
  beq x11, x0, checkTask
1c002048:	02058f63          	beqz	a1,1c002086 <checkTask>

  // x9 contains the pointer to the channel and x11 the first copy

  // Update the FIFO pointers and just copy from node to UDMA
  lw  x12, RT_PERIPH_COPY_T_ENQUEUE_CALLBACK(x11)
1c00204c:	4990                	lw	a2,16(a1)
  lw  x10, RT_PERIPH_COPY_T_NEXT(x11)
1c00204e:	49c8                	lw	a0,20(a1)
  beqz x12, __rt_udma_call_enqueue_callback_resume
1c002050:	c611                	beqz	a2,1c00205c <__rt_udma_call_enqueue_callback_resume>

  la  x9, __rt_udma_call_enqueue_callback_resume
1c002052:	00000497          	auipc	s1,0x0
1c002056:	00a48493          	addi	s1,s1,10 # 1c00205c <__rt_udma_call_enqueue_callback_resume>
  jr  x12
1c00205a:	8602                	jr	a2

1c00205c <__rt_udma_call_enqueue_callback_resume>:

__rt_udma_call_enqueue_callback_resume:
  lw  x12, RT_PERIPH_CHANNEL_T_BASE(x9)
1c00205c:	44d0                	lw	a2,12(s1)
  sw  x10, RT_PERIPH_CHANNEL_T_FIRST_TO_ENQUEUE(x9)
1c00205e:	c488                	sw	a0,8(s1)
  lw  x10, RT_PERIPH_COPY_T_ADDR(x11)
1c002060:	4188                	lw	a0,0(a1)
  lw  x9, RT_PERIPH_COPY_T_SIZE(x11)
1c002062:	41c4                	lw	s1,4(a1)
  sw  x10, UDMA_CHANNEL_SADDR_OFFSET(x12)
1c002064:	c208                	sw	a0,0(a2)
  sw  x9, UDMA_CHANNEL_SIZE_OFFSET(x12)
1c002066:	c244                	sw	s1,4(a2)

  lw  x9, RT_PERIPH_COPY_T_CTRL(x11)
1c002068:	45c4                	lw	s1,12(a1)
  andi x9, x9, (1<<RT_PERIPH_COPY_CTRL_TYPE_WIDTH)-1
1c00206a:	88bd                	andi	s1,s1,15
  li  x10, RT_PERIPH_COPY_SPECIAL_ENQUEUE_THRESHOLD
1c00206c:	4515                	li	a0,5
  blt x9, x10, transfer_resume
1c00206e:	00a4ca63          	blt	s1,a0,1c002082 <transfer_resume>
  li          x10, RT_PERIPH_COPY_HYPER
  beq         x9, x10, hyper
  li          x10, RT_PERIPH_COPY_FC_TCDM
  beq         x9, x10, fc_tcdm
#else
  p.beqimm      x9, RT_PERIPH_COPY_HYPER, hyper
1c002072:	0064a463          	p.beqimm	s1,6,1c00207a <dual>
  p.beqimm      x9, RT_PERIPH_COPY_FC_TCDM, fc_tcdm
1c002076:	0074a263          	p.beqimm	s1,7,1c00207a <dual>

1c00207a <dual>:
#ifdef RV_ISA_RV32
  li    x10, ~(1<<UDMA_CHANNEL_SIZE_LOG2)
  and   x9, x12, x10
  lw    x10, RT_PERIPH_COPY_T_HYPER_ADDR(x11)
#else
  lw    x10, RT_PERIPH_COPY_T_HYPER_ADDR(x11)
1c00207a:	51c8                	lw	a0,36(a1)
  p.bclr  x9, x12, 0, UDMA_CHANNEL_SIZE_LOG2
1c00207c:	c04634b3          	p.bclr	s1,a2,0,4
#endif
  sw    x10, HYPER_EXT_ADDR_CHANNEL_CUSTOM_OFFSET(x9)
1c002080:	d088                	sw	a0,32(s1)

1c002082 <transfer_resume>:
#endif

transfer_resume:
  lw  x10, RT_PERIPH_COPY_T_CFG(x11)
1c002082:	4588                	lw	a0,8(a1)
  sw  x10, UDMA_CHANNEL_CFG_OFFSET(x12)
1c002084:	c608                	sw	a0,8(a2)

1c002086 <checkTask>:

checkTask:

  // Check if we have a DMA transfer from L2 to L1   
  //lw          x10, RT_PERIPH_COPY_T_DMACMD(x8)           // Not null if we must transfer
  lw          x11, RT_PERIPH_COPY_T_EVENT(x8)             // Read this in advance to fill the slot, it is used later on in case there is no DMA command
1c002086:	4c0c                	lw	a1,24(s0)

  //bne         x10, zero, dmaCmd
  la          x9, udma_event_handler_end
1c002088:	00000497          	auipc	s1,0x0
1c00208c:	19a48493          	addi	s1,s1,410 # 1c002222 <udma_event_handler_end>
  bne         x11, zero, __rt_event_enqueue
1c002090:	00058463          	beqz	a1,1c002098 <checkTask+0x12>
1c002094:	df9ff06f          	j	1c001e8c <__rt_event_enqueue>

  // Loop again in case there are still events in the FIFO
  j udma_event_handler_end
1c002098:	18a0006f          	j	1c002222 <udma_event_handler_end>

1c00209c <dmaCmd>:
//   x12 : number of bytes to repeat
repeat_transfer:

#ifdef ARCHI_UDMA_HAS_HYPER

  lw      x11, RT_PERIPH_CHANNEL_T_BASE(x9)
1c00209c:	44cc                	lw	a1,12(s1)
#ifdef RV_ISA_RV32
  li      x10, ~(1<<UDMA_CHANNEL_SIZE_LOG2)
  and     x9, x11, x10
  lw      x10, RT_PERIPH_COPY_T_HYPER_ADDR(x8)
#else
  lw      x10, RT_PERIPH_COPY_T_HYPER_ADDR(x8)
1c00209e:	5048                	lw	a0,36(s0)
  p.bclr  x9, x11, 0, UDMA_CHANNEL_SIZE_LOG2
1c0020a0:	c045b4b3          	p.bclr	s1,a1,0,4
#endif
  add     x10, x10, x12
1c0020a4:	9532                	add	a0,a0,a2
  sw      x10, HYPER_EXT_ADDR_CHANNEL_CUSTOM_OFFSET(x9)
1c0020a6:	d088                	sw	a0,32(s1)
  sw      x10, RT_PERIPH_COPY_T_HYPER_ADDR(x8)
1c0020a8:	d048                	sw	a0,36(s0)

  lw      x10, RT_PERIPH_COPY_T_ADDR(x8)
1c0020aa:	4008                	lw	a0,0(s0)
  lw      x9, RT_PERIPH_COPY_T_REPEAT_SIZE(x8)
1c0020ac:	5004                	lw	s1,32(s0)
  add     x10, x10, x12
1c0020ae:	9532                	add	a0,a0,a2
  sub     x9, x9, x12
1c0020b0:	8c91                	sub	s1,s1,a2
  blt     x12, x9, not_last
1c0020b2:	00964963          	blt	a2,s1,1c0020c4 <not_last>
  mv      x12, x9
1c0020b6:	8626                	mv	a2,s1
  sw      x0, RT_PERIPH_COPY_T_REPEAT(x8)
1c0020b8:	00042e23          	sw	zero,28(s0)
  beq     x12, x0, udma_event_handler_end
1c0020bc:	00061463          	bnez	a2,1c0020c4 <not_last>
1c0020c0:	1620006f          	j	1c002222 <udma_event_handler_end>

1c0020c4 <not_last>:

not_last:
  sw      x10, RT_PERIPH_COPY_T_ADDR(x8)
1c0020c4:	c008                	sw	a0,0(s0)
  sw      x9, RT_PERIPH_COPY_T_REPEAT_SIZE(x8)
1c0020c6:	d004                	sw	s1,32(s0)
  sw      x10, UDMA_CHANNEL_SADDR_OFFSET(x11)
1c0020c8:	c188                	sw	a0,0(a1)
  sw      x12, UDMA_CHANNEL_SIZE_OFFSET(x11)
1c0020ca:	c1d0                	sw	a2,4(a1)

  li      x10, UDMA_CHANNEL_CFG_EN
1c0020cc:	4541                	li	a0,16
  sw      x10, UDMA_CHANNEL_CFG_OFFSET(x11)
1c0020ce:	c588                	sw	a0,8(a1)

#endif

  j           udma_event_handler_end
1c0020d0:	1520006f          	j	1c002222 <udma_event_handler_end>

1c0020d4 <__rt_udma_no_copy>:




__rt_udma_no_copy:
  la      x9, __rt_socevents_status
1c0020d4:	e3ffe497          	auipc	s1,0xe3ffe
1c0020d8:	1dc48493          	addi	s1,s1,476 # 2b0 <__rt_socevents_status>
  lw      x8, 0(x9)
1c0020dc:	4080                	lw	s0,0(s1)
  li      x11, 1
1c0020de:	4585                	li	a1,1
  sll     x10, x11, x10
1c0020e0:	00a59533          	sll	a0,a1,a0
  or      x8, x8, x10
1c0020e4:	8c49                	or	s0,s0,a0
  sw      x8, 0(x9)
1c0020e6:	c080                	sw	s0,0(s1)
  j udma_event_handler_end
1c0020e8:	13a0006f          	j	1c002222 <udma_event_handler_end>

1c0020ec <handle_special_end>:
  li          x12, RT_PERIPH_COPY_I2C_STEP1
  beq         x10, x12, i2c_step1
  li          x12, RT_PERIPH_COPY_I2C_STEP2
  beq         x10, x12, i2c_step2
#else
  p.beqimm    x10, RT_PERIPH_COPY_I2C_STEP1, i2c_step1  
1c0020ec:	04352463          	p.beqimm	a0,3,1c002134 <i2c_step1>
  p.beqimm    x10, RT_PERIPH_COPY_I2C_STEP2, i2c_step2
1c0020f0:	06452063          	p.beqimm	a0,4,1c002150 <i2c_step2>
#endif

  j           resume_after_special_end
1c0020f4:	bf91                	j	1c002048 <resume_after_special_end>

1c0020f6 <spim_step3>:


spim_step3:
  // The current copy was enqueued to configure spi, cs and send command
  // now we need to reenqueue the same copy with the user buffer.
  lw          x10, RT_PERIPH_COPY_T_RAW_VAL1(x8)
1c0020f6:	5408                	lw	a0,40(s0)
  sw          x10, RT_PERIPH_COPY_T_CTRL(x8)
1c0020f8:	c448                	sw	a0,12(s0)

  // Reenqueue the same copy to the list of pending copies as it has been removed
  lw          x10, RT_PERIPH_CHANNEL_T_FIRST(x9)
1c0020fa:	4088                	lw	a0,0(s1)
  sw          x10, RT_PERIPH_COPY_T_NEXT(x8)
1c0020fc:	c848                	sw	a0,20(s0)
  sw          x8, RT_PERIPH_CHANNEL_T_FIRST(x9)
1c0020fe:	c080                	sw	s0,0(s1)

  // And rearm the transfer in the udma
  lw          x12, RT_PERIPH_CHANNEL_T_BASE(x9)
1c002100:	44d0                	lw	a2,12(s1)
  lw          x10, RT_PERIPH_COPY_T_RAW_VAL2(x8)
1c002102:	5448                	lw	a0,44(s0)
  sw          x10, UDMA_CHANNEL_SADDR_OFFSET(x12)
1c002104:	c208                	sw	a0,0(a2)
  lw          x10, RT_PERIPH_COPY_T_RAW_VAL0(x8)
1c002106:	5048                	lw	a0,36(s0)
  sw          x10, UDMA_CHANNEL_SIZE_OFFSET(x12)
1c002108:	c248                	sw	a0,4(a2)
  lw          x10, RT_PERIPH_COPY_T_CFG(x8)
1c00210a:	4408                	lw	a0,8(s0)
  sw          x10, UDMA_CHANNEL_CFG_OFFSET(x12)
1c00210c:	c608                	sw	a0,8(a2)

  j           udma_event_handler_end
1c00210e:	1140006f          	j	1c002222 <udma_event_handler_end>

1c002112 <spim_step2>:

spim_step2:
  // Now that the user data has been pushed, we must push an EOT command
  sw          x0, RT_PERIPH_COPY_T_CTRL(x8)
1c002112:	00042623          	sw	zero,12(s0)
  
  // Reenqueue the same copy to the list of pending copies as it has been removed
  lw          x10, RT_PERIPH_CHANNEL_T_FIRST(x9)
1c002116:	4088                	lw	a0,0(s1)
  sw          x10, RT_PERIPH_COPY_T_NEXT(x8)
1c002118:	c848                	sw	a0,20(s0)
  sw          x8, RT_PERIPH_CHANNEL_T_FIRST(x9)
1c00211a:	c080                	sw	s0,0(s1)

  // And rearm the transfer in the udma
  #if PULP_CHIP_FAMILY == CHIP_GAP

  lw          x8, RT_PERIPH_COPY_T_PERIPH_DATA(x8)
1c00211c:	4060                	lw	s0,68(s0)
  li          x12, SPI_CMD_EOT(0)
1c00211e:	90000637          	lui	a2,0x90000
  sw          x12, 0(x8)
1c002122:	c010                	sw	a2,0(s0)
  lw          x12, RT_PERIPH_CHANNEL_T_BASE(x9)
1c002124:	44d0                	lw	a2,12(s1)
  sw          x8, UDMA_CHANNEL_SADDR_OFFSET(x12)
1c002126:	c200                	sw	s0,0(a2)
  addi        x10, x8, RT_PERIPH_COPY_T_PERIPH_DATA
  sw          x10, UDMA_CHANNEL_SADDR_OFFSET(x12)

  #endif

  li          x10, 4
1c002128:	4511                	li	a0,4
  sw          x10, UDMA_CHANNEL_SIZE_OFFSET(x12)
1c00212a:	c248                	sw	a0,4(a2)
  li          x10, UDMA_CHANNEL_CFG_EN
1c00212c:	4541                	li	a0,16
  sw          x10, UDMA_CHANNEL_CFG_OFFSET(x12)
1c00212e:	c608                	sw	a0,8(a2)

  j           udma_event_handler_end
1c002130:	0f20006f          	j	1c002222 <udma_event_handler_end>

1c002134 <i2c_step1>:
 */

i2c_step1:
  // The current copy was enqueued to configure i2c, cs and send command
  // now we need to reenqueue the same copy with the user buffer.
  lw          x10, RT_PERIPH_COPY_T_RAW_VAL1(x8)
1c002134:	5408                	lw	a0,40(s0)
  sw          x10, RT_PERIPH_COPY_T_CTRL(x8)
1c002136:	c448                	sw	a0,12(s0)

  // Reenqueue the same copy to the list of pending copies as it has been removed
  lw          x10, RT_PERIPH_CHANNEL_T_FIRST(x9)
1c002138:	4088                	lw	a0,0(s1)
  sw          x10, RT_PERIPH_COPY_T_NEXT(x8)
1c00213a:	c848                	sw	a0,20(s0)
  sw          x8, RT_PERIPH_CHANNEL_T_FIRST(x9)
1c00213c:	c080                	sw	s0,0(s1)

  // And rearm the transfer in the udma
  lw          x12, RT_PERIPH_CHANNEL_T_BASE(x9)
1c00213e:	44d0                	lw	a2,12(s1)
  lw          x10, RT_PERIPH_COPY_T_ADDR(x8)
1c002140:	4008                	lw	a0,0(s0)
  sw          x10, UDMA_CHANNEL_SADDR_OFFSET(x12)
1c002142:	c208                	sw	a0,0(a2)
  lw          x10, RT_PERIPH_COPY_T_RAW_VAL0(x8)
1c002144:	5048                	lw	a0,36(s0)
  sw          x10, UDMA_CHANNEL_SIZE_OFFSET(x12)
1c002146:	c248                	sw	a0,4(a2)
  lw          x10, RT_PERIPH_COPY_T_CFG(x8)
1c002148:	4408                	lw	a0,8(s0)
  sw          x10, UDMA_CHANNEL_CFG_OFFSET(x12)
1c00214a:	c608                	sw	a0,8(a2)

  j           udma_event_handler_end
1c00214c:	0d60006f          	j	1c002222 <udma_event_handler_end>

1c002150 <i2c_step2>:

i2c_step2:
  // Now that the user data has been pushed, we must push a STOP command
  sw          x0, RT_PERIPH_COPY_T_CTRL(x8)
1c002150:	00042623          	sw	zero,12(s0)
  
  // Reenqueue the same copy to the list of pending copies as it has been removed
  lw          x10, RT_PERIPH_CHANNEL_T_FIRST(x9)
1c002154:	4088                	lw	a0,0(s1)
  sw          x10, RT_PERIPH_COPY_T_NEXT(x8)
1c002156:	c848                	sw	a0,20(s0)
  sw          x8, RT_PERIPH_CHANNEL_T_FIRST(x9)
1c002158:	c080                	sw	s0,0(s1)

  // And rearm the transfer in the udma
  #if PULP_CHIP_FAMILY == CHIP_GAP

  lw          x8, RT_PERIPH_COPY_T_PERIPH_DATA(x8)
1c00215a:	4060                	lw	s0,68(s0)
  li          x12, I2C_CMD_STOP
1c00215c:	02000613          	li	a2,32
  sw          x12, 0(x8)
1c002160:	c010                	sw	a2,0(s0)
  lw          x12, RT_PERIPH_CHANNEL_T_BASE(x9)
1c002162:	44d0                	lw	a2,12(s1)
  sw          x8, UDMA_CHANNEL_SADDR_OFFSET(x12)
1c002164:	c200                	sw	s0,0(a2)
  addi        x10, x8, RT_PERIPH_COPY_T_PERIPH_DATA
  sw          x10, UDMA_CHANNEL_SADDR_OFFSET(x12)

  #endif

  li          x10, 1
1c002166:	4505                	li	a0,1
  sw          x10, UDMA_CHANNEL_SIZE_OFFSET(x12)
1c002168:	c248                	sw	a0,4(a2)
  li          x10, UDMA_CHANNEL_CFG_EN
1c00216a:	4541                	li	a0,16
  sw          x10, UDMA_CHANNEL_CFG_OFFSET(x12)
1c00216c:	c608                	sw	a0,8(a2)

  j           udma_event_handler_end
1c00216e:	0b40006f          	j	1c002222 <udma_event_handler_end>

1c002172 <__rt_fc_socevents_handler>:

  .global __rt_fc_socevents_handler
  .extern pwm_event_handler
__rt_fc_socevents_handler:
// The stack is first adjusted to have stack-based load/store compressed
  add sp, sp, -128
1c002172:	7119                	addi	sp,sp,-128
  sw  x8, 0(sp)
1c002174:	c022                	sw	s0,0(sp)
  sw  x9, 4(sp)
1c002176:	c226                	sw	s1,4(sp)
  sw  x10, 8(sp)
1c002178:	c42a                	sw	a0,8(sp)
  sw  x11, 12(sp)
1c00217a:	c62e                	sw	a1,12(sp)
  sw  x12, 16(sp)
1c00217c:	c832                	sw	a2,16(sp)


  // Pop one element from the FIFO
  li  x8, ARCHI_EU_ADDR + EU_SOC_EVENTS_AREA_OFFSET + EU_SOC_EVENTS_CURRENT_EVENT
1c00217e:	00201437          	lui	s0,0x201
1c002182:	f0040413          	addi	s0,s0,-256 # 200f00 <__L2+0x180f00>
  lw  x8, 0(x8)
1c002186:	4000                	lw	s0,0(s0)

  // Now that we popped the element, we can clear the soc event FIFO event as the FIFO is generating
  // an event as soon as the FIFO is not empty
  li  x9, 1<<PULP_SOC_EVENTS_EVENT
1c002188:	080004b7          	lui	s1,0x8000
  li  x10, ARCHI_EU_DEMUX_ADDR + EU_CORE_BUFFER_CLEAR
1c00218c:	00204537          	lui	a0,0x204
1c002190:	02850513          	addi	a0,a0,40 # 204028 <__L2+0x184028>
  sw  x9, 0(x10)
1c002194:	c104                	sw	s1,0(a0)
  // Due to a HW bug in the core on Gap, we have to load this value early
#ifdef CONFIG_NO_FC_TINY
  la    x12, __rt_hyper_udma_handle
  lw    x12, 0(x12)
#else
  lw    x12, %tiny(__rt_hyper_udma_handle)(x0)
1c002196:	35802603          	lw	a2,856(zero) # 358 <__rt_hyper_udma_handle>
#endif
#endif

  // Extract ID part
  p.extractu x10, x8, EU_SOC_EVENTS_EVENT_MASK_BITS-1, EU_SOC_EVENTS_EVENT_MASK_OFFSET
1c00219a:	ce041533          	p.extractu	a0,s0,7,0

#ifdef ARCHI_UDMA_HAS_HYPER
  p.bneimm x10, UDMA_EVENT_ID(ARCHI_UDMA_HYPER_ID(0)), __rt_fc_socevents_not_hyper_rx
1c00219e:	00653363          	p.bneimm	a0,6,1c0021a4 <__rt_fc_socevents_not_hyper_rx>
  jr x12
1c0021a2:	8602                	jr	a2

1c0021a4 <__rt_fc_socevents_not_hyper_rx>:

__rt_fc_socevents_not_hyper_rx:
  p.bneimm x10, UDMA_EVENT_ID(ARCHI_UDMA_HYPER_ID(0))+1, __rt_fc_socevents_not_hyper_tx
1c0021a4:	00753363          	p.bneimm	a0,7,1c0021aa <__rt_fc_socevents_not_hyper_tx>
  jr x12
1c0021a8:	8602                	jr	a2

1c0021aa <__rt_fc_socevents_not_hyper_tx>:
#endif

__rt_fc_socevents_not_hyper_tx:

  // UDMA CHANNEL EVENTS
  li x9, ARCHI_SOC_EVENT_UDMA_NB_EVT
1c0021aa:	44cd                	li	s1,19
  bge x10, x9, __rt_soc_evt_no_udma_channel
1c0021ac:	00955c63          	ble	s1,a0,1c0021c4 <__rt_soc_evt_no_udma_channel>
  andi   x8, x10, 1
  srli   x10, x10, 1
  or     x10, x10, x8
#endif

  la     x8, periph_channels
1c0021b0:	e3ffe417          	auipc	s0,0xe3ffe
1c0021b4:	e8040413          	addi	s0,s0,-384 # 30 <periph_channels>
  slli   x9, x10, RT_PERIPH_CHANNEL_T_SIZEOF_LOG2
1c0021b8:	00551493          	slli	s1,a0,0x5
  add    x9, x9, x8
1c0021bc:	94a2                	add	s1,s1,s0

  lw   x11, RT_PERIPH_CHANNEL_T_CALLBACK(x9)
1c0021be:	4ccc                	lw	a1,28(s1)
  lw   x8, RT_PERIPH_CHANNEL_T_FIRST(x9)
1c0021c0:	4080                	lw	s0,0(s1)

  jr   x11
1c0021c2:	8582                	jr	a1

1c0021c4 <__rt_soc_evt_no_udma_channel>:


__rt_soc_evt_no_udma_channel:

  li x9, ARCHI_SOC_EVENT_UDMA_FIRST_EXTRA_EVT + ARCHI_SOC_EVENT_UDMA_NB_EXTRA_EVT
1c0021c4:	44f9                	li	s1,30
  bge x10, x9, __rt_soc_evt_no_udma
1c0021c6:	00955b63          	ble	s1,a0,1c0021dc <__rt_soc_evt_no_udma>

  addi x8, x10, -ARCHI_SOC_EVENT_UDMA_FIRST_EXTRA_EVT
1c0021ca:	fec50413          	addi	s0,a0,-20
  slli x11, x8, 2
1c0021ce:	00241593          	slli	a1,s0,0x2
  la   x12, __rt_udma_extra_callback
  p.lw x12, x12(x11)
  la   x9, __rt_udma_extra_callback_arg
  p.lw x11, x9(x11)
#else
  lw   x12, %tiny(__rt_udma_extra_callback)(x11)
1c0021d2:	2b85a603          	lw	a2,696(a1)
  lw   x11, %tiny(__rt_udma_extra_callback_arg)(x11)
1c0021d6:	2e05a583          	lw	a1,736(a1)
#endif

  jr   x12
1c0021da:	8602                	jr	a2

1c0021dc <__rt_soc_evt_no_udma>:

  .global __rt_soc_evt_no_udma
__rt_soc_evt_no_udma:
#ifdef RT_CONFIG_GPIO_ENABLED
  // GPIO EVENT
  li      x9, ARCHI_SOC_EVENT_GPIO
1c0021dc:	02a00493          	li	s1,42
  beq     x10, x9, __rt_gpio_handler
1c0021e0:	00951463          	bne	a0,s1,1c0021e8 <__rt_soc_evt_no_udma+0xc>
1c0021e4:	19c0006f          	j	1c002380 <__rt_gpio_handler>
#endif

  li      x9, ARCHI_SOC_EVENT_RTC_IRQ
1c0021e8:	02c00493          	li	s1,44
  beq     x9, x10, rtc_event_handler
1c0021ec:	04a48363          	beq	s1,a0,1c002232 <rtc_event_handler>

1c0021f0 <__rt_soc_evt_pwm>:


// pwm event handler
//x9 : nb of event that will be used by handler
__rt_soc_evt_pwm:
  li x11, ARCHI_SOC_EVENT_ADV_TIMER_NB_EVT-1 // 3
1c0021f0:	458d                	li	a1,3
  addi x9, x11, ARCHI_SOC_EVENT_ADV_TIMER_FIRST_EVT //3+38=41
1c0021f2:	02658493          	addi	s1,a1,38
  sub x9, x9, x10 // 41 - 56
1c0021f6:	8c89                	sub	s1,s1,a0
  bgt x9, x11, __rt_soc_evt_store // if > 3 not for pwm
1c0021f8:	0095c663          	blt	a1,s1,1c002204 <__rt_soc_evt_store>
  blt x9, x0,  __rt_soc_evt_store // if > 3 not for pwm
1c0021fc:	0004c463          	bltz	s1,1c002204 <__rt_soc_evt_store>
  j pwm_event_handler
1c002200:	06e0006f          	j	1c00226e <pwm_event_handler>

1c002204 <__rt_soc_evt_store>:


__rt_soc_evt_store:
  // If the event is not handled, store it in the soc event status mask
  la      x9, __rt_socevents_status
1c002204:	e3ffe497          	auipc	s1,0xe3ffe
1c002208:	0ac48493          	addi	s1,s1,172 # 2b0 <__rt_socevents_status>
  li      x11, 32
1c00220c:	02000593          	li	a1,32
  blt     x10, x11, socevents_set
1c002210:	00b54463          	blt	a0,a1,1c002218 <socevents_set>
  addi    x9, x9, 4
1c002214:	0491                	addi	s1,s1,4
  addi    x10, x10, -32
1c002216:	1501                	addi	a0,a0,-32

1c002218 <socevents_set>:

socevents_set:
  lw      x11, 0(x9)
1c002218:	408c                	lw	a1,0(s1)
  p.bsetr x12, x11, x10
1c00221a:	80a5c633          	p.bsetr	a2,a1,a0
  sw      x12, 0(x9)
1c00221e:	c090                	sw	a2,0(s1)
  j       udma_event_handler_end
1c002220:	a009                	j	1c002222 <udma_event_handler_end>

1c002222 <udma_event_handler_end>:

  .global udma_event_handler_end
udma_event_handler_end:
  lw  x8, 0(sp)
1c002222:	4402                	lw	s0,0(sp)
  lw  x9, 4(sp)
1c002224:	4492                	lw	s1,4(sp)
  lw  x10, 8(sp)
1c002226:	4522                	lw	a0,8(sp)
  lw  x11, 12(sp)
1c002228:	45b2                	lw	a1,12(sp)
  lw  x12, 16(sp)
1c00222a:	4642                	lw	a2,16(sp)
  add sp, sp, 128
1c00222c:	6109                	addi	sp,sp,128
  mret
1c00222e:	30200073          	mret

1c002232 <rtc_event_handler>:


rtc_event_handler:
  lw    x11, __rtc_handler
1c002232:	e3ffe597          	auipc	a1,0xe3ffe
1c002236:	1ae5a583          	lw	a1,430(a1) # 3e0 <__rtc_handler>
  la    x9, udma_event_handler_end
1c00223a:	00000497          	auipc	s1,0x0
1c00223e:	fe848493          	addi	s1,s1,-24 # 1c002222 <udma_event_handler_end>
  j   __rt_event_enqueue
1c002242:	c4bff06f          	j	1c001e8c <__rt_event_enqueue>

1c002246 <__rt_udma_handle_copy>:

  // x9: channel, x10: event, x8,x11,x12:temp
  .global __rt_udma_handle_copy
__rt_udma_handle_copy:

  slli   x8, x10, 2
1c002246:	00251413          	slli	s0,a0,0x2
  lw     x8, %tiny(__rt_udma_channels)(x8)
1c00224a:	30842403          	lw	s0,776(s0)

  // First update all the queues
  lw     x12, RT_UDMA_CHANNEL_T_PENDINGS_1(x8)
1c00224e:	4050                	lw	a2,4(s0)
  lw     x11, RT_UDMA_CHANNEL_T_PENDINGS_0(x8)
1c002250:	400c                	lw	a1,0(s0)
  lw     x9, RT_UDMA_CHANNEL_T_PENDINGS_FIRST(x8)
1c002252:	4404                	lw	s1,8(s0)
  sw     x12, RT_UDMA_CHANNEL_T_PENDINGS_0(x8)
1c002254:	c010                	sw	a2,0(s0)


  bnez   x9, __rt_udma_handle_pending
1c002256:	e889                	bnez	s1,1c002268 <__rt_udma_handle_pending>

  sw     x0, RT_UDMA_CHANNEL_T_PENDINGS_1(x8)
1c002258:	00042223          	sw	zero,4(s0)
  la     x9, udma_event_handler_end
1c00225c:	00000497          	auipc	s1,0x0
1c002260:	fc648493          	addi	s1,s1,-58 # 1c002222 <udma_event_handler_end>
  j      __rt_event_enqueue
1c002264:	c29ff06f          	j	1c001e8c <__rt_event_enqueue>

1c002268 <__rt_udma_handle_pending>:




__rt_udma_handle_pending:
  sw     x9, RT_UDMA_CHANNEL_T_PENDINGS_1(x8)
1c002268:	c044                	sw	s1,4(s0)
  lw     x11, PI_TASK_T_NEXT(x9)
1c00226a:	4ccc                	lw	a1,28(s1)
  sw     x11, RT_UDMA_CHANNEL_T_PENDINGS_FIRST(x8)
1c00226c:	c40c                	sw	a1,8(s0)

1c00226e <pwm_event_handler>:
#include "archi/eu/eu_v3.h"

  .global pwm_event_handler
  .extern pwmEventsStatus
pwm_event_handler:
  la   x10, pwmEventsStatus
1c00226e:	e3ffe517          	auipc	a0,0xe3ffe
1c002272:	13650513          	addi	a0,a0,310 # 3a4 <pwmEventsStatus>
  addi  x11, x0, 1
1c002276:	00100593          	li	a1,1
  lw   x8, 0(x10)
1c00227a:	4100                	lw	s0,0(a0)
  p.insertr x8, x11, x9
1c00227c:	8095a433          	p.insertr	s0,a1,s1
  sw   x8, 0(x10)
1c002280:	c100                	sw	s0,0(a0)

  // continue with sw event raising
  li   x9, ARCHI_EU_DEMUX_ADDR + EU_SW_EVENTS_DEMUX_OFFSET + EU_CORE_TRIGG_SW_EVENT + (PLP_RT_NOTIF_EVENT << 2)
1c002282:	002044b7          	lui	s1,0x204
1c002286:	10c48493          	addi	s1,s1,268 # 20410c <__L2+0x18410c>
  li   x10, -1
1c00228a:	557d                	li	a0,-1
  sw   x10, 0(x9)
1c00228c:	c088                	sw	a0,0(s1)

  j udma_event_handler_end
1c00228e:	f95ff06f          	j	1c002222 <udma_event_handler_end>

1c002292 <__pi_spim_handle_eot>:
__pi_spim_handle_eot:
	
  // End of transfer notified through EOT, just compute the corresponding
  // event so that we can get the SPI context as for events

  addi   x8, x10, (- ARCHI_SOC_EVENT_SPIM0_EOT + ARCHI_UDMA_SPIM_ID(0))
1c002292:	feb50413          	addi	s0,a0,-21
  slli   x10, x8, UDMA_NB_PERIPH_EVENTS_LOG2
1c002296:	00141513          	slli	a0,s0,0x1

1c00229a <__pi_spim_handle_copy>:
  // x9: channel, x10: event, x8,x11,x12:temp
  .global __pi_spim_handle_copy
__pi_spim_handle_copy:

  // Get the SPI context
  slli   x8, x10, 2  
1c00229a:	00251413          	slli	s0,a0,0x2
#ifdef CONFIG_NO_FC_TINY
  la     x12, __rt_udma_channels
  p.lw   x8, x8(x12)
#else
  lw     x8, %tiny(__rt_udma_channels)(x8)
1c00229e:	30842403          	lw	s0,776(s0)
#endif

  // Check if we have to repeat the current transfer
  lw     x11, PI_SPIM_T_REPEAT_LEN(x8)
1c0022a2:	444c                	lw	a1,12(s0)
  beqz   x11, __rt_spim_no_repeat
1c0022a4:	cd81                	beqz	a1,1c0022bc <__rt_spim_no_repeat>

  la     x9, udma_event_handler_end
1c0022a6:	00000497          	auipc	s1,0x0
1c0022aa:	f7c48493          	addi	s1,s1,-132 # 1c002222 <udma_event_handler_end>
  la     x12, __rt_spi_handle_repeat
1c0022ae:	00004617          	auipc	a2,0x4
1c0022b2:	84860613          	addi	a2,a2,-1976 # 1c005af6 <__rt_spi_handle_repeat>
  mv     x10, x8
1c0022b6:	8522                	mv	a0,s0

  j      __rt_call_external_c_function
1c0022b8:	cc7ff06f          	j	1c001f7e <__rt_call_external_c_function>

1c0022bc <__rt_spim_no_repeat>:

__rt_spim_no_repeat:
  // Check if we have to handle a waiting copy
  lw     x11, PI_SPIM_T_WAITING_FIRST(x8)
1c0022bc:	404c                	lw	a1,4(s0)
  bnez   x11, __rt_spim_handle_waiting
1c0022be:	e991                	bnez	a1,1c0022d2 <__rt_spim_handle_waiting>

  // And handle the end-of-transfer task
  lw     x11, PI_SPIM_T_PENDING_COPY(x8)
1c0022c0:	400c                	lw	a1,0(s0)
  sw     x0, PI_SPIM_T_PENDING_COPY(x8)
1c0022c2:	00042023          	sw	zero,0(s0)

  la     x9, udma_event_handler_end
1c0022c6:	00000497          	auipc	s1,0x0
1c0022ca:	f5c48493          	addi	s1,s1,-164 # 1c002222 <udma_event_handler_end>
  j      __rt_event_enqueue
1c0022ce:	bbfff06f          	j	1c001e8c <__rt_event_enqueue>

1c0022d2 <__rt_spim_handle_waiting>:


__rt_spim_handle_waiting:
  lw     x11, PI_SPIM_T_PENDING_COPY(x8)
1c0022d2:	400c                	lw	a1,0(s0)
  sw     x0, PI_SPIM_T_PENDING_COPY(x8)
1c0022d4:	00042023          	sw	zero,0(s0)
  jal    x9, __rt_event_enqueue
1c0022d8:	bb5ff4ef          	jal	s1,1c001e8c <__rt_event_enqueue>

  // Get the current and move the first waiting one to current one
  lw     x10, PI_SPIM_T_WAITING_FIRST(x8)
1c0022dc:	4048                	lw	a0,4(s0)
  lw     x12, PI_TASK_T_NEXT(x10)
1c0022de:	4d50                	lw	a2,28(a0)
  sw     x12, PI_SPIM_T_WAITING_FIRST(x8)
1c0022e0:	c050                	sw	a2,4(s0)

  la     x9, udma_event_handler_end
1c0022e2:	00000497          	auipc	s1,0x0
1c0022e6:	f4048493          	addi	s1,s1,-192 # 1c002222 <udma_event_handler_end>
  la     x12, __pi_handle_waiting_copy
1c0022ea:	00004617          	auipc	a2,0x4
1c0022ee:	40a60613          	addi	a2,a2,1034 # 1c0066f4 <__pi_handle_waiting_copy>

  j      __rt_call_external_c_function
1c0022f2:	c8dff06f          	j	1c001f7e <__rt_call_external_c_function>

1c0022f6 <__rt_spim_handle_tx_copy>:
  // This handler is only used for CS keep mode where
  // EOT can not be used for the termination
  // TX soc event was temporarly activated due to that, now we
  // have to deactivate it

  li     x12, ARCHI_SOC_EU_ADDR
1c0022f6:	1a106637          	lui	a2,0x1a106
  lw     x11, SOC_FC_MASK_LSB(x12)
1c0022fa:	460c                	lw	a1,8(a2)
  li     x8, 1
1c0022fc:	4405                	li	s0,1
  sll    x8, x8, x10
1c0022fe:	00a41433          	sll	s0,s0,a0
  or     x8, x8, x11
1c002302:	8c4d                	or	s0,s0,a1
  sw     x8, SOC_FC_MASK_LSB(x12)
1c002304:	c600                	sw	s0,8(a2)

  j      __pi_spim_handle_copy
1c002306:	bf51                	j	1c00229a <__pi_spim_handle_copy>

1c002308 <__rt_spim_handle_rx_copy>:
  // This handler is only used for CS keep mode where
  // EOT can not be used for the termination
  // TX soc event was temporarly activated due to that, now we
  // have to deactivate it

  li     x12, ARCHI_SOC_EU_ADDR
1c002308:	1a106637          	lui	a2,0x1a106
  lw     x11, SOC_FC_MASK_LSB(x12)
1c00230c:	460c                	lw	a1,8(a2)
  li     x8, 1
1c00230e:	4405                	li	s0,1
  sll    x8, x8, x10
1c002310:	00a41433          	sll	s0,s0,a0
  or     x8, x8, x11
1c002314:	8c4d                	or	s0,s0,a1
  sw     x8, SOC_FC_MASK_LSB(x12)
1c002316:	c600                	sw	s0,8(a2)

  j      __pi_spim_handle_copy
1c002318:	b749                	j	1c00229a <__pi_spim_handle_copy>

1c00231a <__pos_spim_receive_handle_temp_buffer>:



  .global __pos_spim_receive_handle_temp_buffer
__pos_spim_receive_handle_temp_buffer:
  la     x9, udma_event_handler_end
1c00231a:	00000497          	auipc	s1,0x0
1c00231e:	f0848493          	addi	s1,s1,-248 # 1c002222 <udma_event_handler_end>
  la     x12, pos_spim_receive_handle_temp_buffer
1c002322:	00004617          	auipc	a2,0x4
1c002326:	47e60613          	addi	a2,a2,1150 # 1c0067a0 <pos_spim_receive_handle_temp_buffer>

  j      __rt_call_external_c_function
1c00232a:	c55ff06f          	j	1c001f7e <__rt_call_external_c_function>

1c00232e <__pos_spim_receive_enqueue_transfer>:


  .global __pos_spim_receive_enqueue_transfer
__pos_spim_receive_enqueue_transfer:
  la     x9, udma_event_handler_end
1c00232e:	00000497          	auipc	s1,0x0
1c002332:	ef448493          	addi	s1,s1,-268 # 1c002222 <udma_event_handler_end>
  la     x12, pos_spim_receive_enqueue_transfer
1c002336:	00004617          	auipc	a2,0x4
1c00233a:	02860613          	addi	a2,a2,40 # 1c00635e <pos_spim_receive_enqueue_transfer>

  j      __rt_call_external_c_function
1c00233e:	c41ff06f          	j	1c001f7e <__rt_call_external_c_function>

1c002342 <__pos_spim_send_enqueue_transfer>:


  .global __pos_spim_send_enqueue_transfer
__pos_spim_send_enqueue_transfer:
  la     x9, udma_event_handler_end
1c002342:	00000497          	auipc	s1,0x0
1c002346:	ee048493          	addi	s1,s1,-288 # 1c002222 <udma_event_handler_end>
  la     x12, pos_spim_send_enqueue_transfer
1c00234a:	00004617          	auipc	a2,0x4
1c00234e:	e2260613          	addi	a2,a2,-478 # 1c00616c <pos_spim_send_enqueue_transfer>

  j      __rt_call_external_c_function
1c002352:	c2dff06f          	j	1c001f7e <__rt_call_external_c_function>

1c002356 <__pos_spim_handle_copy_eot>:


  .global __pos_spim_handle_copy_eot
__pos_spim_handle_copy_eot:
  la     x9, udma_event_handler_end
1c002356:	00000497          	auipc	s1,0x0
1c00235a:	ecc48493          	addi	s1,s1,-308 # 1c002222 <udma_event_handler_end>
  la     x12, pos_spim_handle_copy_eot
1c00235e:	00004617          	auipc	a2,0x4
1c002362:	3fc60613          	addi	a2,a2,1020 # 1c00675a <pos_spim_handle_copy_eot>

  j      __rt_call_external_c_function
1c002366:	c19ff06f          	j	1c001f7e <__rt_call_external_c_function>

1c00236a <__pi_uart_handle_copy_asm>:
  .extern __pi_uart_handle_copy
  .global __pi_uart_handle_copy_asm
__pi_uart_handle_copy_asm:

//  mv        x11, x10
  mv        x11, x8
1c00236a:	85a2                	mv	a1,s0
  la        x12, __pi_uart_handle_copy
1c00236c:	00005617          	auipc	a2,0x5
1c002370:	a5a60613          	addi	a2,a2,-1446 # 1c006dc6 <__pi_uart_handle_copy>
  la        x9, udma_event_handler_end
1c002374:	00000497          	auipc	s1,0x0
1c002378:	eae48493          	addi	s1,s1,-338 # 1c002222 <udma_event_handler_end>
  j         __rt_call_external_c_function
1c00237c:	c03ff06f          	j	1c001f7e <__rt_call_external_c_function>

1c002380 <__rt_gpio_handler>:
  bnez     x8, __rt_gpio_ff1_loop
#endif

#else
  .extern __pi_gpio_handler
  mv        x11, x8
1c002380:	85a2                	mv	a1,s0
  la        x12, __pi_gpio_handler
1c002382:	00004617          	auipc	a2,0x4
1c002386:	4f260613          	addi	a2,a2,1266 # 1c006874 <__pi_gpio_handler>
  la        x9, __rt_gpio_handler_end
1c00238a:	00000497          	auipc	s1,0x0
1c00238e:	00c48493          	addi	s1,s1,12 # 1c002396 <__rt_gpio_handler_end>
  j         __rt_call_external_c_function
1c002392:	bedff06f          	j	1c001f7e <__rt_call_external_c_function>

1c002396 <__rt_gpio_handler_end>:

  mret

#else

  j udma_event_handler_end
1c002396:	e8dff06f          	j	1c002222 <udma_event_handler_end>

1c00239a <__udivdi3>:
1c00239a:	87b2                	mv	a5,a2
1c00239c:	8736                	mv	a4,a3
1c00239e:	88aa                	mv	a7,a0
1c0023a0:	882e                	mv	a6,a1
1c0023a2:	1e069d63          	bnez	a3,1c00259c <__udivdi3+0x202>
1c0023a6:	1c009337          	lui	t1,0x1c009
1c0023aa:	ae030313          	addi	t1,t1,-1312 # 1c008ae0 <__DTOR_END__>
1c0023ae:	0ac5fd63          	bleu	a2,a1,1c002468 <__udivdi3+0xce>
1c0023b2:	6741                	lui	a4,0x10
1c0023b4:	0ae67363          	bleu	a4,a2,1c00245a <__udivdi3+0xc0>
1c0023b8:	0ff00693          	li	a3,255
1c0023bc:	00c6b6b3          	sltu	a3,a3,a2
1c0023c0:	068e                	slli	a3,a3,0x3
1c0023c2:	00d65733          	srl	a4,a2,a3
1c0023c6:	933a                	add	t1,t1,a4
1c0023c8:	00034703          	lbu	a4,0(t1)
1c0023cc:	02000313          	li	t1,32
1c0023d0:	96ba                	add	a3,a3,a4
1c0023d2:	40d30333          	sub	t1,t1,a3
1c0023d6:	00030c63          	beqz	t1,1c0023ee <__udivdi3+0x54>
1c0023da:	00659733          	sll	a4,a1,t1
1c0023de:	00d556b3          	srl	a3,a0,a3
1c0023e2:	006617b3          	sll	a5,a2,t1
1c0023e6:	00e6e833          	or	a6,a3,a4
1c0023ea:	006518b3          	sll	a7,a0,t1
1c0023ee:	0107d513          	srli	a0,a5,0x10
1c0023f2:	02a85733          	divu	a4,a6,a0
1c0023f6:	1007d5b3          	p.exthz	a1,a5
1c0023fa:	0108d693          	srli	a3,a7,0x10
1c0023fe:	02a87633          	remu	a2,a6,a0
1c002402:	02e58833          	mul	a6,a1,a4
1c002406:	0642                	slli	a2,a2,0x10
1c002408:	8ed1                	or	a3,a3,a2
1c00240a:	863a                	mv	a2,a4
1c00240c:	0106fc63          	bleu	a6,a3,1c002424 <__udivdi3+0x8a>
1c002410:	96be                	add	a3,a3,a5
1c002412:	fff70613          	addi	a2,a4,-1 # ffff <__l1_heap_size+0x1f>
1c002416:	00f6e763          	bltu	a3,a5,1c002424 <__udivdi3+0x8a>
1c00241a:	0106f563          	bleu	a6,a3,1c002424 <__udivdi3+0x8a>
1c00241e:	ffe70613          	addi	a2,a4,-2
1c002422:	96be                	add	a3,a3,a5
1c002424:	410686b3          	sub	a3,a3,a6
1c002428:	02a6f833          	remu	a6,a3,a0
1c00242c:	02a6d6b3          	divu	a3,a3,a0
1c002430:	df0828b3          	p.insert	a7,a6,15,16
1c002434:	02d58733          	mul	a4,a1,a3
1c002438:	8536                	mv	a0,a3
1c00243a:	00e8fb63          	bleu	a4,a7,1c002450 <__udivdi3+0xb6>
1c00243e:	98be                	add	a7,a7,a5
1c002440:	fff68513          	addi	a0,a3,-1
1c002444:	00f8e663          	bltu	a7,a5,1c002450 <__udivdi3+0xb6>
1c002448:	00e8f463          	bleu	a4,a7,1c002450 <__udivdi3+0xb6>
1c00244c:	ffe68513          	addi	a0,a3,-2
1c002450:	01061793          	slli	a5,a2,0x10
1c002454:	8fc9                	or	a5,a5,a0
1c002456:	4801                	li	a6,0
1c002458:	a06d                	j	1c002502 <__udivdi3+0x168>
1c00245a:	01000737          	lui	a4,0x1000
1c00245e:	46c1                	li	a3,16
1c002460:	f6e661e3          	bltu	a2,a4,1c0023c2 <__udivdi3+0x28>
1c002464:	46e1                	li	a3,24
1c002466:	bfb1                	j	1c0023c2 <__udivdi3+0x28>
1c002468:	e601                	bnez	a2,1c002470 <__udivdi3+0xd6>
1c00246a:	4685                	li	a3,1
1c00246c:	02c6d7b3          	divu	a5,a3,a2
1c002470:	66c1                	lui	a3,0x10
1c002472:	08d7fb63          	bleu	a3,a5,1c002508 <__udivdi3+0x16e>
1c002476:	0ff00693          	li	a3,255
1c00247a:	00f6f363          	bleu	a5,a3,1c002480 <__udivdi3+0xe6>
1c00247e:	4721                	li	a4,8
1c002480:	00e7d6b3          	srl	a3,a5,a4
1c002484:	9336                	add	t1,t1,a3
1c002486:	00034683          	lbu	a3,0(t1)
1c00248a:	02000613          	li	a2,32
1c00248e:	96ba                	add	a3,a3,a4
1c002490:	8e15                	sub	a2,a2,a3
1c002492:	e251                	bnez	a2,1c002516 <__udivdi3+0x17c>
1c002494:	40f58733          	sub	a4,a1,a5
1c002498:	4805                	li	a6,1
1c00249a:	0107d513          	srli	a0,a5,0x10
1c00249e:	1007d5b3          	p.exthz	a1,a5
1c0024a2:	0108d693          	srli	a3,a7,0x10
1c0024a6:	02a77633          	remu	a2,a4,a0
1c0024aa:	02a75733          	divu	a4,a4,a0
1c0024ae:	0642                	slli	a2,a2,0x10
1c0024b0:	8ed1                	or	a3,a3,a2
1c0024b2:	02e58333          	mul	t1,a1,a4
1c0024b6:	863a                	mv	a2,a4
1c0024b8:	0066fc63          	bleu	t1,a3,1c0024d0 <__udivdi3+0x136>
1c0024bc:	96be                	add	a3,a3,a5
1c0024be:	fff70613          	addi	a2,a4,-1 # ffffff <__L2+0xf7ffff>
1c0024c2:	00f6e763          	bltu	a3,a5,1c0024d0 <__udivdi3+0x136>
1c0024c6:	0066f563          	bleu	t1,a3,1c0024d0 <__udivdi3+0x136>
1c0024ca:	ffe70613          	addi	a2,a4,-2
1c0024ce:	96be                	add	a3,a3,a5
1c0024d0:	406686b3          	sub	a3,a3,t1
1c0024d4:	02a6f333          	remu	t1,a3,a0
1c0024d8:	02a6d6b3          	divu	a3,a3,a0
1c0024dc:	df0328b3          	p.insert	a7,t1,15,16
1c0024e0:	02d58733          	mul	a4,a1,a3
1c0024e4:	8536                	mv	a0,a3
1c0024e6:	00e8fb63          	bleu	a4,a7,1c0024fc <__udivdi3+0x162>
1c0024ea:	98be                	add	a7,a7,a5
1c0024ec:	fff68513          	addi	a0,a3,-1 # ffff <__l1_heap_size+0x1f>
1c0024f0:	00f8e663          	bltu	a7,a5,1c0024fc <__udivdi3+0x162>
1c0024f4:	00e8f463          	bleu	a4,a7,1c0024fc <__udivdi3+0x162>
1c0024f8:	ffe68513          	addi	a0,a3,-2
1c0024fc:	01061793          	slli	a5,a2,0x10
1c002500:	8fc9                	or	a5,a5,a0
1c002502:	853e                	mv	a0,a5
1c002504:	85c2                	mv	a1,a6
1c002506:	8082                	ret
1c002508:	010006b7          	lui	a3,0x1000
1c00250c:	4741                	li	a4,16
1c00250e:	f6d7e9e3          	bltu	a5,a3,1c002480 <__udivdi3+0xe6>
1c002512:	4761                	li	a4,24
1c002514:	b7b5                	j	1c002480 <__udivdi3+0xe6>
1c002516:	00c797b3          	sll	a5,a5,a2
1c00251a:	00d5d333          	srl	t1,a1,a3
1c00251e:	0107de13          	srli	t3,a5,0x10
1c002522:	00c59733          	sll	a4,a1,a2
1c002526:	00c518b3          	sll	a7,a0,a2
1c00252a:	00d555b3          	srl	a1,a0,a3
1c00252e:	03c35533          	divu	a0,t1,t3
1c002532:	8dd9                	or	a1,a1,a4
1c002534:	1007d733          	p.exthz	a4,a5
1c002538:	0105d693          	srli	a3,a1,0x10
1c00253c:	03c37633          	remu	a2,t1,t3
1c002540:	882a                	mv	a6,a0
1c002542:	02a70333          	mul	t1,a4,a0
1c002546:	0642                	slli	a2,a2,0x10
1c002548:	8ed1                	or	a3,a3,a2
1c00254a:	0066fc63          	bleu	t1,a3,1c002562 <__udivdi3+0x1c8>
1c00254e:	96be                	add	a3,a3,a5
1c002550:	fff50813          	addi	a6,a0,-1
1c002554:	00f6e763          	bltu	a3,a5,1c002562 <__udivdi3+0x1c8>
1c002558:	0066f563          	bleu	t1,a3,1c002562 <__udivdi3+0x1c8>
1c00255c:	ffe50813          	addi	a6,a0,-2
1c002560:	96be                	add	a3,a3,a5
1c002562:	406686b3          	sub	a3,a3,t1
1c002566:	03c6f633          	remu	a2,a3,t3
1c00256a:	03c6d6b3          	divu	a3,a3,t3
1c00256e:	df0625b3          	p.insert	a1,a2,15,16
1c002572:	02d70733          	mul	a4,a4,a3
1c002576:	8636                	mv	a2,a3
1c002578:	00e5fc63          	bleu	a4,a1,1c002590 <__udivdi3+0x1f6>
1c00257c:	95be                	add	a1,a1,a5
1c00257e:	fff68613          	addi	a2,a3,-1 # ffffff <__L2+0xf7ffff>
1c002582:	00f5e763          	bltu	a1,a5,1c002590 <__udivdi3+0x1f6>
1c002586:	00e5f563          	bleu	a4,a1,1c002590 <__udivdi3+0x1f6>
1c00258a:	ffe68613          	addi	a2,a3,-2
1c00258e:	95be                	add	a1,a1,a5
1c002590:	0842                	slli	a6,a6,0x10
1c002592:	40e58733          	sub	a4,a1,a4
1c002596:	00c86833          	or	a6,a6,a2
1c00259a:	b701                	j	1c00249a <__udivdi3+0x100>
1c00259c:	12d5ea63          	bltu	a1,a3,1c0026d0 <__udivdi3+0x336>
1c0025a0:	67c1                	lui	a5,0x10
1c0025a2:	02f6fd63          	bleu	a5,a3,1c0025dc <__udivdi3+0x242>
1c0025a6:	0ff00793          	li	a5,255
1c0025aa:	00d7b8b3          	sltu	a7,a5,a3
1c0025ae:	088e                	slli	a7,a7,0x3
1c0025b0:	1c009737          	lui	a4,0x1c009
1c0025b4:	0116d7b3          	srl	a5,a3,a7
1c0025b8:	ae070713          	addi	a4,a4,-1312 # 1c008ae0 <__DTOR_END__>
1c0025bc:	97ba                	add	a5,a5,a4
1c0025be:	0007c783          	lbu	a5,0(a5) # 10000 <__L1Cl>
1c0025c2:	02000813          	li	a6,32
1c0025c6:	97c6                	add	a5,a5,a7
1c0025c8:	40f80833          	sub	a6,a6,a5
1c0025cc:	00081f63          	bnez	a6,1c0025ea <__udivdi3+0x250>
1c0025d0:	4785                	li	a5,1
1c0025d2:	f2b6e8e3          	bltu	a3,a1,1c002502 <__udivdi3+0x168>
1c0025d6:	04a637b3          	p.sletu	a5,a2,a0
1c0025da:	b725                	j	1c002502 <__udivdi3+0x168>
1c0025dc:	010007b7          	lui	a5,0x1000
1c0025e0:	48c1                	li	a7,16
1c0025e2:	fcf6e7e3          	bltu	a3,a5,1c0025b0 <__udivdi3+0x216>
1c0025e6:	48e1                	li	a7,24
1c0025e8:	b7e1                	j	1c0025b0 <__udivdi3+0x216>
1c0025ea:	00f658b3          	srl	a7,a2,a5
1c0025ee:	010696b3          	sll	a3,a3,a6
1c0025f2:	00d8e6b3          	or	a3,a7,a3
1c0025f6:	00f5d333          	srl	t1,a1,a5
1c0025fa:	0106de13          	srli	t3,a3,0x10
1c0025fe:	00f55733          	srl	a4,a0,a5
1c002602:	03c377b3          	remu	a5,t1,t3
1c002606:	1006d8b3          	p.exthz	a7,a3
1c00260a:	010595b3          	sll	a1,a1,a6
1c00260e:	8f4d                	or	a4,a4,a1
1c002610:	01075593          	srli	a1,a4,0x10
1c002614:	01061633          	sll	a2,a2,a6
1c002618:	03c35333          	divu	t1,t1,t3
1c00261c:	07c2                	slli	a5,a5,0x10
1c00261e:	8ddd                	or	a1,a1,a5
1c002620:	02688eb3          	mul	t4,a7,t1
1c002624:	879a                	mv	a5,t1
1c002626:	01d5fc63          	bleu	t4,a1,1c00263e <__udivdi3+0x2a4>
1c00262a:	95b6                	add	a1,a1,a3
1c00262c:	fff30793          	addi	a5,t1,-1
1c002630:	00d5e763          	bltu	a1,a3,1c00263e <__udivdi3+0x2a4>
1c002634:	01d5f563          	bleu	t4,a1,1c00263e <__udivdi3+0x2a4>
1c002638:	ffe30793          	addi	a5,t1,-2
1c00263c:	95b6                	add	a1,a1,a3
1c00263e:	41d585b3          	sub	a1,a1,t4
1c002642:	03c5f333          	remu	t1,a1,t3
1c002646:	03c5d5b3          	divu	a1,a1,t3
1c00264a:	df032733          	p.insert	a4,t1,15,16
1c00264e:	02b888b3          	mul	a7,a7,a1
1c002652:	832e                	mv	t1,a1
1c002654:	01177c63          	bleu	a7,a4,1c00266c <__udivdi3+0x2d2>
1c002658:	9736                	add	a4,a4,a3
1c00265a:	fff58313          	addi	t1,a1,-1
1c00265e:	00d76763          	bltu	a4,a3,1c00266c <__udivdi3+0x2d2>
1c002662:	01177563          	bleu	a7,a4,1c00266c <__udivdi3+0x2d2>
1c002666:	ffe58313          	addi	t1,a1,-2
1c00266a:	9736                	add	a4,a4,a3
1c00266c:	07c2                	slli	a5,a5,0x10
1c00266e:	6e41                	lui	t3,0x10
1c002670:	0067e7b3          	or	a5,a5,t1
1c002674:	fffe0593          	addi	a1,t3,-1 # ffff <__l1_heap_size+0x1f>
1c002678:	00b7f6b3          	and	a3,a5,a1
1c00267c:	41170733          	sub	a4,a4,a7
1c002680:	8df1                	and	a1,a1,a2
1c002682:	0107d893          	srli	a7,a5,0x10
1c002686:	02b68333          	mul	t1,a3,a1
1c00268a:	8241                	srli	a2,a2,0x10
1c00268c:	02b885b3          	mul	a1,a7,a1
1c002690:	8eae                	mv	t4,a1
1c002692:	42c68eb3          	p.mac	t4,a3,a2
1c002696:	01035693          	srli	a3,t1,0x10
1c00269a:	96f6                	add	a3,a3,t4
1c00269c:	02c888b3          	mul	a7,a7,a2
1c0026a0:	00b6f363          	bleu	a1,a3,1c0026a6 <__udivdi3+0x30c>
1c0026a4:	98f2                	add	a7,a7,t3
1c0026a6:	0106d613          	srli	a2,a3,0x10
1c0026aa:	98b2                	add	a7,a7,a2
1c0026ac:	03176063          	bltu	a4,a7,1c0026cc <__udivdi3+0x332>
1c0026b0:	db1713e3          	bne	a4,a7,1c002456 <__udivdi3+0xbc>
1c0026b4:	6741                	lui	a4,0x10
1c0026b6:	177d                	addi	a4,a4,-1
1c0026b8:	8ef9                	and	a3,a3,a4
1c0026ba:	06c2                	slli	a3,a3,0x10
1c0026bc:	00e37333          	and	t1,t1,a4
1c0026c0:	01051533          	sll	a0,a0,a6
1c0026c4:	969a                	add	a3,a3,t1
1c0026c6:	4801                	li	a6,0
1c0026c8:	e2d57de3          	bleu	a3,a0,1c002502 <__udivdi3+0x168>
1c0026cc:	17fd                	addi	a5,a5,-1
1c0026ce:	b361                	j	1c002456 <__udivdi3+0xbc>
1c0026d0:	4801                	li	a6,0
1c0026d2:	4781                	li	a5,0
1c0026d4:	b53d                	j	1c002502 <__udivdi3+0x168>

1c0026d6 <__umoddi3>:
1c0026d6:	88b2                	mv	a7,a2
1c0026d8:	8736                	mv	a4,a3
1c0026da:	87aa                	mv	a5,a0
1c0026dc:	882e                	mv	a6,a1
1c0026de:	1a069963          	bnez	a3,1c002890 <__umoddi3+0x1ba>
1c0026e2:	1c0096b7          	lui	a3,0x1c009
1c0026e6:	ae068693          	addi	a3,a3,-1312 # 1c008ae0 <__DTOR_END__>
1c0026ea:	0ac5f463          	bleu	a2,a1,1c002792 <__umoddi3+0xbc>
1c0026ee:	6341                	lui	t1,0x10
1c0026f0:	08667a63          	bleu	t1,a2,1c002784 <__umoddi3+0xae>
1c0026f4:	0ff00313          	li	t1,255
1c0026f8:	00c37363          	bleu	a2,t1,1c0026fe <__umoddi3+0x28>
1c0026fc:	4721                	li	a4,8
1c0026fe:	00e65333          	srl	t1,a2,a4
1c002702:	969a                	add	a3,a3,t1
1c002704:	0006c683          	lbu	a3,0(a3)
1c002708:	02000313          	li	t1,32
1c00270c:	9736                	add	a4,a4,a3
1c00270e:	40e30333          	sub	t1,t1,a4
1c002712:	00030c63          	beqz	t1,1c00272a <__umoddi3+0x54>
1c002716:	006595b3          	sll	a1,a1,t1
1c00271a:	00e55733          	srl	a4,a0,a4
1c00271e:	006618b3          	sll	a7,a2,t1
1c002722:	00b76833          	or	a6,a4,a1
1c002726:	006517b3          	sll	a5,a0,t1
1c00272a:	0108d613          	srli	a2,a7,0x10
1c00272e:	02c87733          	remu	a4,a6,a2
1c002732:	1008d533          	p.exthz	a0,a7
1c002736:	0107d693          	srli	a3,a5,0x10
1c00273a:	02c85833          	divu	a6,a6,a2
1c00273e:	0742                	slli	a4,a4,0x10
1c002740:	8ed9                	or	a3,a3,a4
1c002742:	03050833          	mul	a6,a0,a6
1c002746:	0106f863          	bleu	a6,a3,1c002756 <__umoddi3+0x80>
1c00274a:	96c6                	add	a3,a3,a7
1c00274c:	0116e563          	bltu	a3,a7,1c002756 <__umoddi3+0x80>
1c002750:	0106f363          	bleu	a6,a3,1c002756 <__umoddi3+0x80>
1c002754:	96c6                	add	a3,a3,a7
1c002756:	410686b3          	sub	a3,a3,a6
1c00275a:	02c6f733          	remu	a4,a3,a2
1c00275e:	02c6d6b3          	divu	a3,a3,a2
1c002762:	df0727b3          	p.insert	a5,a4,15,16
1c002766:	02d506b3          	mul	a3,a0,a3
1c00276a:	00d7f863          	bleu	a3,a5,1c00277a <__umoddi3+0xa4>
1c00276e:	97c6                	add	a5,a5,a7
1c002770:	0117e563          	bltu	a5,a7,1c00277a <__umoddi3+0xa4>
1c002774:	00d7f363          	bleu	a3,a5,1c00277a <__umoddi3+0xa4>
1c002778:	97c6                	add	a5,a5,a7
1c00277a:	8f95                	sub	a5,a5,a3
1c00277c:	0067d533          	srl	a0,a5,t1
1c002780:	4581                	li	a1,0
1c002782:	8082                	ret
1c002784:	01000337          	lui	t1,0x1000
1c002788:	4741                	li	a4,16
1c00278a:	f6666ae3          	bltu	a2,t1,1c0026fe <__umoddi3+0x28>
1c00278e:	4761                	li	a4,24
1c002790:	b7bd                	j	1c0026fe <__umoddi3+0x28>
1c002792:	e601                	bnez	a2,1c00279a <__umoddi3+0xc4>
1c002794:	4605                	li	a2,1
1c002796:	031658b3          	divu	a7,a2,a7
1c00279a:	6641                	lui	a2,0x10
1c00279c:	06c8ff63          	bleu	a2,a7,1c00281a <__umoddi3+0x144>
1c0027a0:	0ff00613          	li	a2,255
1c0027a4:	01167363          	bleu	a7,a2,1c0027aa <__umoddi3+0xd4>
1c0027a8:	4721                	li	a4,8
1c0027aa:	00e8d633          	srl	a2,a7,a4
1c0027ae:	96b2                	add	a3,a3,a2
1c0027b0:	0006c603          	lbu	a2,0(a3)
1c0027b4:	02000313          	li	t1,32
1c0027b8:	963a                	add	a2,a2,a4
1c0027ba:	40c30333          	sub	t1,t1,a2
1c0027be:	06031563          	bnez	t1,1c002828 <__umoddi3+0x152>
1c0027c2:	411585b3          	sub	a1,a1,a7
1c0027c6:	0108d713          	srli	a4,a7,0x10
1c0027ca:	1008d533          	p.exthz	a0,a7
1c0027ce:	0107d613          	srli	a2,a5,0x10
1c0027d2:	02e5f6b3          	remu	a3,a1,a4
1c0027d6:	02e5d5b3          	divu	a1,a1,a4
1c0027da:	06c2                	slli	a3,a3,0x10
1c0027dc:	8ed1                	or	a3,a3,a2
1c0027de:	02b505b3          	mul	a1,a0,a1
1c0027e2:	00b6f863          	bleu	a1,a3,1c0027f2 <__umoddi3+0x11c>
1c0027e6:	96c6                	add	a3,a3,a7
1c0027e8:	0116e563          	bltu	a3,a7,1c0027f2 <__umoddi3+0x11c>
1c0027ec:	00b6f363          	bleu	a1,a3,1c0027f2 <__umoddi3+0x11c>
1c0027f0:	96c6                	add	a3,a3,a7
1c0027f2:	40b685b3          	sub	a1,a3,a1
1c0027f6:	02e5f6b3          	remu	a3,a1,a4
1c0027fa:	02e5d5b3          	divu	a1,a1,a4
1c0027fe:	df06a7b3          	p.insert	a5,a3,15,16
1c002802:	02b505b3          	mul	a1,a0,a1
1c002806:	00b7f863          	bleu	a1,a5,1c002816 <__umoddi3+0x140>
1c00280a:	97c6                	add	a5,a5,a7
1c00280c:	0117e563          	bltu	a5,a7,1c002816 <__umoddi3+0x140>
1c002810:	00b7f363          	bleu	a1,a5,1c002816 <__umoddi3+0x140>
1c002814:	97c6                	add	a5,a5,a7
1c002816:	8f8d                	sub	a5,a5,a1
1c002818:	b795                	j	1c00277c <__umoddi3+0xa6>
1c00281a:	01000637          	lui	a2,0x1000
1c00281e:	4741                	li	a4,16
1c002820:	f8c8e5e3          	bltu	a7,a2,1c0027aa <__umoddi3+0xd4>
1c002824:	4761                	li	a4,24
1c002826:	b751                	j	1c0027aa <__umoddi3+0xd4>
1c002828:	006898b3          	sll	a7,a7,t1
1c00282c:	00c5d733          	srl	a4,a1,a2
1c002830:	006517b3          	sll	a5,a0,t1
1c002834:	00c55633          	srl	a2,a0,a2
1c002838:	006595b3          	sll	a1,a1,t1
1c00283c:	0108d513          	srli	a0,a7,0x10
1c002840:	8dd1                	or	a1,a1,a2
1c002842:	02a77633          	remu	a2,a4,a0
1c002846:	1008d833          	p.exthz	a6,a7
1c00284a:	0105d693          	srli	a3,a1,0x10
1c00284e:	02a75733          	divu	a4,a4,a0
1c002852:	0642                	slli	a2,a2,0x10
1c002854:	8ed1                	or	a3,a3,a2
1c002856:	02e80733          	mul	a4,a6,a4
1c00285a:	00e6f863          	bleu	a4,a3,1c00286a <__umoddi3+0x194>
1c00285e:	96c6                	add	a3,a3,a7
1c002860:	0116e563          	bltu	a3,a7,1c00286a <__umoddi3+0x194>
1c002864:	00e6f363          	bleu	a4,a3,1c00286a <__umoddi3+0x194>
1c002868:	96c6                	add	a3,a3,a7
1c00286a:	8e99                	sub	a3,a3,a4
1c00286c:	02a6f733          	remu	a4,a3,a0
1c002870:	02a6d6b3          	divu	a3,a3,a0
1c002874:	df0725b3          	p.insert	a1,a4,15,16
1c002878:	02d806b3          	mul	a3,a6,a3
1c00287c:	00d5f863          	bleu	a3,a1,1c00288c <__umoddi3+0x1b6>
1c002880:	95c6                	add	a1,a1,a7
1c002882:	0115e563          	bltu	a1,a7,1c00288c <__umoddi3+0x1b6>
1c002886:	00d5f363          	bleu	a3,a1,1c00288c <__umoddi3+0x1b6>
1c00288a:	95c6                	add	a1,a1,a7
1c00288c:	8d95                	sub	a1,a1,a3
1c00288e:	bf25                	j	1c0027c6 <__umoddi3+0xf0>
1c002890:	eed5e9e3          	bltu	a1,a3,1c002782 <__umoddi3+0xac>
1c002894:	6741                	lui	a4,0x10
1c002896:	04e6f563          	bleu	a4,a3,1c0028e0 <__umoddi3+0x20a>
1c00289a:	0ff00e93          	li	t4,255
1c00289e:	00deb733          	sltu	a4,t4,a3
1c0028a2:	070e                	slli	a4,a4,0x3
1c0028a4:	1c009337          	lui	t1,0x1c009
1c0028a8:	00e6d8b3          	srl	a7,a3,a4
1c0028ac:	ae030313          	addi	t1,t1,-1312 # 1c008ae0 <__DTOR_END__>
1c0028b0:	989a                	add	a7,a7,t1
1c0028b2:	0008ce83          	lbu	t4,0(a7)
1c0028b6:	02000e13          	li	t3,32
1c0028ba:	9eba                	add	t4,t4,a4
1c0028bc:	41de0e33          	sub	t3,t3,t4
1c0028c0:	020e1763          	bnez	t3,1c0028ee <__umoddi3+0x218>
1c0028c4:	00b6e463          	bltu	a3,a1,1c0028cc <__umoddi3+0x1f6>
1c0028c8:	00c56963          	bltu	a0,a2,1c0028da <__umoddi3+0x204>
1c0028cc:	40c507b3          	sub	a5,a0,a2
1c0028d0:	8d95                	sub	a1,a1,a3
1c0028d2:	00f53533          	sltu	a0,a0,a5
1c0028d6:	40a58833          	sub	a6,a1,a0
1c0028da:	853e                	mv	a0,a5
1c0028dc:	85c2                	mv	a1,a6
1c0028de:	b555                	j	1c002782 <__umoddi3+0xac>
1c0028e0:	010008b7          	lui	a7,0x1000
1c0028e4:	4741                	li	a4,16
1c0028e6:	fb16efe3          	bltu	a3,a7,1c0028a4 <__umoddi3+0x1ce>
1c0028ea:	4761                	li	a4,24
1c0028ec:	bf65                	j	1c0028a4 <__umoddi3+0x1ce>
1c0028ee:	01d65733          	srl	a4,a2,t4
1c0028f2:	01c696b3          	sll	a3,a3,t3
1c0028f6:	8ed9                	or	a3,a3,a4
1c0028f8:	01d5d7b3          	srl	a5,a1,t4
1c0028fc:	0106d813          	srli	a6,a3,0x10
1c002900:	0307f333          	remu	t1,a5,a6
1c002904:	1006d733          	p.exthz	a4,a3
1c002908:	01d558b3          	srl	a7,a0,t4
1c00290c:	01c595b3          	sll	a1,a1,t3
1c002910:	00b8e5b3          	or	a1,a7,a1
1c002914:	0105d893          	srli	a7,a1,0x10
1c002918:	01c61633          	sll	a2,a2,t3
1c00291c:	01c51533          	sll	a0,a0,t3
1c002920:	0307d7b3          	divu	a5,a5,a6
1c002924:	0342                	slli	t1,t1,0x10
1c002926:	011368b3          	or	a7,t1,a7
1c00292a:	02f70f33          	mul	t5,a4,a5
1c00292e:	833e                	mv	t1,a5
1c002930:	01e8fc63          	bleu	t5,a7,1c002948 <__umoddi3+0x272>
1c002934:	98b6                	add	a7,a7,a3
1c002936:	fff78313          	addi	t1,a5,-1 # ffffff <__L2+0xf7ffff>
1c00293a:	00d8e763          	bltu	a7,a3,1c002948 <__umoddi3+0x272>
1c00293e:	01e8f563          	bleu	t5,a7,1c002948 <__umoddi3+0x272>
1c002942:	ffe78313          	addi	t1,a5,-2
1c002946:	98b6                	add	a7,a7,a3
1c002948:	41e888b3          	sub	a7,a7,t5
1c00294c:	0308f7b3          	remu	a5,a7,a6
1c002950:	0308d8b3          	divu	a7,a7,a6
1c002954:	df07a5b3          	p.insert	a1,a5,15,16
1c002958:	03170733          	mul	a4,a4,a7
1c00295c:	87c6                	mv	a5,a7
1c00295e:	00e5fc63          	bleu	a4,a1,1c002976 <__umoddi3+0x2a0>
1c002962:	95b6                	add	a1,a1,a3
1c002964:	fff88793          	addi	a5,a7,-1 # ffffff <__L2+0xf7ffff>
1c002968:	00d5e763          	bltu	a1,a3,1c002976 <__umoddi3+0x2a0>
1c00296c:	00e5f563          	bleu	a4,a1,1c002976 <__umoddi3+0x2a0>
1c002970:	ffe88793          	addi	a5,a7,-2
1c002974:	95b6                	add	a1,a1,a3
1c002976:	0342                	slli	t1,t1,0x10
1c002978:	6f41                	lui	t5,0x10
1c00297a:	00f36333          	or	t1,t1,a5
1c00297e:	ffff0793          	addi	a5,t5,-1 # ffff <__l1_heap_size+0x1f>
1c002982:	00f37833          	and	a6,t1,a5
1c002986:	01035313          	srli	t1,t1,0x10
1c00298a:	8ff1                	and	a5,a5,a2
1c00298c:	02f808b3          	mul	a7,a6,a5
1c002990:	8d99                	sub	a1,a1,a4
1c002992:	01065713          	srli	a4,a2,0x10
1c002996:	02f307b3          	mul	a5,t1,a5
1c00299a:	8fbe                	mv	t6,a5
1c00299c:	42e80fb3          	p.mac	t6,a6,a4
1c0029a0:	0108d813          	srli	a6,a7,0x10
1c0029a4:	987e                	add	a6,a6,t6
1c0029a6:	02e30333          	mul	t1,t1,a4
1c0029aa:	00f87363          	bleu	a5,a6,1c0029b0 <__umoddi3+0x2da>
1c0029ae:	937a                	add	t1,t1,t5
1c0029b0:	01085713          	srli	a4,a6,0x10
1c0029b4:	933a                	add	t1,t1,a4
1c0029b6:	6741                	lui	a4,0x10
1c0029b8:	177d                	addi	a4,a4,-1
1c0029ba:	00e87833          	and	a6,a6,a4
1c0029be:	0842                	slli	a6,a6,0x10
1c0029c0:	00e8f733          	and	a4,a7,a4
1c0029c4:	9742                	add	a4,a4,a6
1c0029c6:	0065e663          	bltu	a1,t1,1c0029d2 <__umoddi3+0x2fc>
1c0029ca:	00659d63          	bne	a1,t1,1c0029e4 <__umoddi3+0x30e>
1c0029ce:	00e57b63          	bleu	a4,a0,1c0029e4 <__umoddi3+0x30e>
1c0029d2:	40c70633          	sub	a2,a4,a2
1c0029d6:	00c73733          	sltu	a4,a4,a2
1c0029da:	40d30333          	sub	t1,t1,a3
1c0029de:	40e30333          	sub	t1,t1,a4
1c0029e2:	8732                	mv	a4,a2
1c0029e4:	40e50733          	sub	a4,a0,a4
1c0029e8:	00e53533          	sltu	a0,a0,a4
1c0029ec:	406585b3          	sub	a1,a1,t1
1c0029f0:	8d89                	sub	a1,a1,a0
1c0029f2:	01d597b3          	sll	a5,a1,t4
1c0029f6:	01c75733          	srl	a4,a4,t3
1c0029fa:	00e7e533          	or	a0,a5,a4
1c0029fe:	01c5d5b3          	srl	a1,a1,t3
1c002a02:	b341                	j	1c002782 <__umoddi3+0xac>

1c002a04 <cam_handler>:

static void streamer_handler(void *arg);


static void cam_handler(void *arg){
  printf("Called function is: %s\n",__func__);
1c002a04:	1c0095b7          	lui	a1,0x1c009
1c002a08:	1c009537          	lui	a0,0x1c009
static void cam_handler(void *arg){
1c002a0c:	1141                	addi	sp,sp,-16
  printf("Called function is: %s\n",__func__);
1c002a0e:	be058593          	addi	a1,a1,-1056 # 1c008be0 <__func__.13596>
1c002a12:	c1050513          	addi	a0,a0,-1008 # 1c008c10 <__func__.13604+0x14>
static void cam_handler(void *arg){
1c002a16:	c606                	sw	ra,12(sp)
1c002a18:	c422                	sw	s0,8(sp)
  printf("Called function is: %s\n",__func__);
1c002a1a:	791040ef          	jal	ra,1c0079aa <printf>
};

static inline int32_t pi_camera_control(struct pi_device *device, pi_camera_cmd_e cmd, void *arg)
{
  pi_camera_api_t *api = (pi_camera_api_t *)device->api;
  return api->control(device, cmd, arg);
1c002a1e:	1c00a537          	lui	a0,0x1c00a
1c002a22:	ed852783          	lw	a5,-296(a0) # 1c009ed8 <camera>
1c002a26:	4601                	li	a2,0
1c002a28:	458d                	li	a1,3
1c002a2a:	479c                	lw	a5,8(a5)
1c002a2c:	ed850513          	addi	a0,a0,-296

struct pi_task *pi_task_callback(struct pi_task *task, void (*callback)(void*), void *arg)
{
  task->id = PI_TASK_CALLBACK_ID;
  task->arg[0] = (uint32_t)callback;
  task->arg[1] = (uint32_t)arg;
1c002a30:	1c00a437          	lui	s0,0x1c00a
1c002a34:	9782                	jalr	a5
  pi_camera_control(&camera, PI_CAMERA_CMD_STOP, 0);

  frame_streamer_send_async(streamer1, &buffer, pi_task_callback(&task1, streamer_handler, (void *)&stream_done));
1c002a36:	1c00a7b7          	lui	a5,0x1c00a
1c002a3a:	1d47a503          	lw	a0,468(a5) # 1c00a1d4 <streamer1>
  task->id = PI_TASK_CALLBACK_ID;
1c002a3e:	1c00a637          	lui	a2,0x1c00a
  task->arg[0] = (uint32_t)callback;
1c002a42:	1c003737          	lui	a4,0x1c003
  task->id = PI_TASK_CALLBACK_ID;
1c002a46:	f7060793          	addi	a5,a2,-144 # 1c009f70 <task1>
  task->arg[0] = (uint32_t)callback;
1c002a4a:	a7e70713          	addi	a4,a4,-1410 # 1c002a7e <streamer_handler>
1c002a4e:	1c00a5b7          	lui	a1,0x1c00a
  task->arg[1] = (uint32_t)arg;
1c002a52:	1d040413          	addi	s0,s0,464 # 1c00a1d0 <stream_done>
  task->arg[0] = (uint32_t)callback;
1c002a56:	c3d8                	sw	a4,4(a5)
1c002a58:	f7060613          	addi	a2,a2,-144
  task->implem.keep = 1;
1c002a5c:	4705                	li	a4,1
1c002a5e:	eb858593          	addi	a1,a1,-328 # 1c009eb8 <_edata>
  task->done = 0;
1c002a62:	00078a23          	sb	zero,20(a5)
  task->arg[1] = (uint32_t)arg;
1c002a66:	c780                	sw	s0,8(a5)
  task->id = PI_TASK_CALLBACK_ID;
1c002a68:	0007ac23          	sw	zero,24(a5)
  task->implem.keep = 1;
1c002a6c:	d798                	sw	a4,40(a5)
1c002a6e:	ffefd0ef          	jal	ra,1c00026c <frame_streamer_send_async>

  stream_done = 0;

  return;
}
1c002a72:	40b2                	lw	ra,12(sp)
  stream_done = 0;
1c002a74:	00042023          	sw	zero,0(s0)
}
1c002a78:	4422                	lw	s0,8(sp)
1c002a7a:	0141                	addi	sp,sp,16
1c002a7c:	8082                	ret

1c002a7e <streamer_handler>:
  }
}


static void streamer_handler(void *arg){
  printf("Called function is: %s\n",__func__);
1c002a7e:	1c0095b7          	lui	a1,0x1c009
1c002a82:	1c009537          	lui	a0,0x1c009
static void streamer_handler(void *arg){
1c002a86:	1141                	addi	sp,sp,-16
  printf("Called function is: %s\n",__func__);
1c002a88:	bfc58593          	addi	a1,a1,-1028 # 1c008bfc <__func__.13604>
1c002a8c:	c1050513          	addi	a0,a0,-1008 # 1c008c10 <__func__.13604+0x14>
static void streamer_handler(void *arg){
1c002a90:	c606                	sw	ra,12(sp)
  printf("Called function is: %s\n",__func__);
1c002a92:	719040ef          	jal	ra,1c0079aa <printf>
  stream_done = 1;
1c002a96:	1c00a737          	lui	a4,0x1c00a
1c002a9a:	1d070713          	addi	a4,a4,464 # 1c00a1d0 <stream_done>
1c002a9e:	4785                	li	a5,1
1c002aa0:	c31c                	sw	a5,0(a4)
  while (!stream_done);
1c002aa2:	431c                	lw	a5,0(a4)
1c002aa4:	dffd                	beqz	a5,1c002aa2 <streamer_handler+0x24>
  task->id = PI_TASK_CALLBACK_ID;
1c002aa6:	1c00a6b7          	lui	a3,0x1c00a
1c002aaa:	f7068793          	addi	a5,a3,-144 # 1c009f70 <task1>
  task->arg[0] = (uint32_t)callback;
1c002aae:	1c003737          	lui	a4,0x1c003
1c002ab2:	b4470713          	addi	a4,a4,-1212 # 1c002b44 <uart_handler>
1c002ab6:	00078a23          	sb	zero,20(a5)
1c002aba:	c3d8                	sw	a4,4(a5)
  pi_uart_read_async(&uart_device, &uart_value, 1, pi_task_callback(&task1, uart_handler, NULL));
}
1c002abc:	40b2                	lw	ra,12(sp)
  task->implem.keep = 1;
1c002abe:	4705                	li	a4,1
  pi_uart_read_async(&uart_device, &uart_value, 1, pi_task_callback(&task1, uart_handler, NULL));
1c002ac0:	1c0095b7          	lui	a1,0x1c009
1c002ac4:	1c00a537          	lui	a0,0x1c00a
  task->id = PI_TASK_CALLBACK_ID;
1c002ac8:	0007ac23          	sw	zero,24(a5)
  task->arg[1] = (uint32_t)arg;
1c002acc:	0007a423          	sw	zero,8(a5)
  task->implem.keep = 1;
1c002ad0:	d798                	sw	a4,40(a5)
1c002ad2:	f7068693          	addi	a3,a3,-144
1c002ad6:	4605                	li	a2,1
1c002ad8:	36058593          	addi	a1,a1,864 # 1c009360 <uart_value>
1c002adc:	20c50513          	addi	a0,a0,524 # 1c00a20c <uart_device>
}
1c002ae0:	0141                	addi	sp,sp,16
  pi_uart_read_async(&uart_device, &uart_value, 1, pi_task_callback(&task1, uart_handler, NULL));
1c002ae2:	4520406f          	j	1c006f34 <pi_uart_read_async>

1c002ae6 <led_handle>:
}
static pi_task_t led_task;
static int led_val = 0;
static struct pi_device gpio_device;
static void led_handle(void *arg)
{
1c002ae6:	1141                	addi	sp,sp,-16
1c002ae8:	c422                	sw	s0,8(sp)
  pi_gpio_pin_write(&gpio_device, 2, led_val);
1c002aea:	1c00a437          	lui	s0,0x1c00a
1c002aee:	1cc40413          	addi	s0,s0,460 # 1c00a1cc <led_val>
1c002af2:	4010                	lw	a2,0(s0)
1c002af4:	1c00a537          	lui	a0,0x1c00a
1c002af8:	4589                	li	a1,2
1c002afa:	ee450513          	addi	a0,a0,-284 # 1c009ee4 <gpio_device>
{
1c002afe:	c606                	sw	ra,12(sp)
  pi_gpio_pin_write(&gpio_device, 2, led_val);
1c002b00:	665030ef          	jal	ra,1c006964 <pi_gpio_pin_write>
  led_val ^= 1;
1c002b04:	4018                	lw	a4,0(s0)
  task->id = PI_TASK_CALLBACK_ID;
1c002b06:	1c00a537          	lui	a0,0x1c00a
1c002b0a:	ef050793          	addi	a5,a0,-272 # 1c009ef0 <led_task>
1c002b0e:	00174713          	xori	a4,a4,1
1c002b12:	c018                	sw	a4,0(s0)
1c002b14:	00078a23          	sb	zero,20(a5)
  task->arg[0] = (uint32_t)callback;
1c002b18:	1c003737          	lui	a4,0x1c003
1c002b1c:	ae670713          	addi	a4,a4,-1306 # 1c002ae6 <led_handle>
  pi_task_push_delayed_us(pi_task_callback(&led_task, led_handle, NULL), 500000);
}
1c002b20:	4422                	lw	s0,8(sp)
1c002b22:	c3d8                	sw	a4,4(a5)
1c002b24:	40b2                	lw	ra,12(sp)
  task->implem.keep = 1;
1c002b26:	4705                	li	a4,1
  pi_task_push_delayed_us(pi_task_callback(&led_task, led_handle, NULL), 500000);
1c002b28:	0007a5b7          	lui	a1,0x7a
  task->id = PI_TASK_CALLBACK_ID;
1c002b2c:	0007ac23          	sw	zero,24(a5)
  task->arg[1] = (uint32_t)arg;
1c002b30:	0007a423          	sw	zero,8(a5)
  task->implem.keep = 1;
1c002b34:	d798                	sw	a4,40(a5)
1c002b36:	12058593          	addi	a1,a1,288 # 7a120 <__L1Cl+0x6a120>
1c002b3a:	ef050513          	addi	a0,a0,-272
}
1c002b3e:	0141                	addi	sp,sp,16
  pi_task_push_delayed_us(pi_task_callback(&led_task, led_handle, NULL), 500000);
1c002b40:	7260106f          	j	1c004266 <pi_task_push_delayed_us>

1c002b44 <uart_handler>:
static void uart_handler(void *arg){
1c002b44:	1141                	addi	sp,sp,-16
  printf("Called function is: %s\n",__func__);
1c002b46:	1c0095b7          	lui	a1,0x1c009
1c002b4a:	1c009537          	lui	a0,0x1c009
static void uart_handler(void *arg){
1c002b4e:	c422                	sw	s0,8(sp)
  printf("Called function is: %s\n",__func__);
1c002b50:	bec58593          	addi	a1,a1,-1044 # 1c008bec <__func__.13600>
  if(uart_value){
1c002b54:	1c009437          	lui	s0,0x1c009
  printf("Called function is: %s\n",__func__);
1c002b58:	c1050513          	addi	a0,a0,-1008 # 1c008c10 <__func__.13604+0x14>
static void uart_handler(void *arg){
1c002b5c:	c226                	sw	s1,4(sp)
1c002b5e:	c606                	sw	ra,12(sp)
  if(uart_value){
1c002b60:	36040493          	addi	s1,s0,864 # 1c009360 <uart_value>
  printf("Called function is: %s\n",__func__);
1c002b64:	647040ef          	jal	ra,1c0079aa <printf>
  if(uart_value){
1c002b68:	408c                	lw	a1,0(s1)
1c002b6a:	e5b9                	bnez	a1,1c002bb8 <uart_handler+0x74>
    printf("No photo\n");
1c002b6c:	1c009537          	lui	a0,0x1c009
1c002b70:	d5c50513          	addi	a0,a0,-676 # 1c008d5c <__func__.13604+0x160>
1c002b74:	4bb040ef          	jal	ra,1c00782e <puts>
  task->id = PI_TASK_CALLBACK_ID;
1c002b78:	1c00a6b7          	lui	a3,0x1c00a
1c002b7c:	f7068793          	addi	a5,a3,-144 # 1c009f70 <task1>
1c002b80:	00078a23          	sb	zero,20(a5)
  task->arg[0] = (uint32_t)callback;
1c002b84:	1c003737          	lui	a4,0x1c003
1c002b88:	b4470713          	addi	a4,a4,-1212 # 1c002b44 <uart_handler>
    pi_uart_read_async(&uart_device, &uart_value, 1, pi_task_callback(&task1, uart_handler, NULL));
1c002b8c:	36040593          	addi	a1,s0,864
}
1c002b90:	4422                	lw	s0,8(sp)
1c002b92:	c3d8                	sw	a4,4(a5)
1c002b94:	40b2                	lw	ra,12(sp)
1c002b96:	4492                	lw	s1,4(sp)
  task->implem.keep = 1;
1c002b98:	4705                	li	a4,1
    pi_uart_read_async(&uart_device, &uart_value, 1, pi_task_callback(&task1, uart_handler, NULL));
1c002b9a:	1c00a537          	lui	a0,0x1c00a
  task->id = PI_TASK_CALLBACK_ID;
1c002b9e:	0007ac23          	sw	zero,24(a5)
  task->arg[1] = (uint32_t)arg;
1c002ba2:	0007a423          	sw	zero,8(a5)
  task->implem.keep = 1;
1c002ba6:	d798                	sw	a4,40(a5)
1c002ba8:	f7068693          	addi	a3,a3,-144
1c002bac:	4605                	li	a2,1
1c002bae:	20c50513          	addi	a0,a0,524 # 1c00a20c <uart_device>
}
1c002bb2:	0141                	addi	sp,sp,16
    pi_uart_read_async(&uart_device, &uart_value, 1, pi_task_callback(&task1, uart_handler, NULL));
1c002bb4:	3800406f          	j	1c006f34 <pi_uart_read_async>
    printf("UART value: %c\n", uart_value);
1c002bb8:	1c009537          	lui	a0,0x1c009
1c002bbc:	d3450513          	addi	a0,a0,-716 # 1c008d34 <__func__.13604+0x138>
1c002bc0:	5eb040ef          	jal	ra,1c0079aa <printf>
  if(uart_value == PICTURE_COMMAND){ //if picture command, take picture and go to cam service
1c002bc4:	4098                	lw	a4,0(s1)
1c002bc6:	06300793          	li	a5,99
1c002bca:	faf711e3          	bne	a4,a5,1c002b6c <uart_handler+0x28>
    printf("Going to take a photo\n");
1c002bce:	1c009537          	lui	a0,0x1c009
1c002bd2:	1c00a437          	lui	s0,0x1c00a
1c002bd6:	d4450513          	addi	a0,a0,-700 # 1c008d44 <__func__.13604+0x148>
1c002bda:	455040ef          	jal	ra,1c00782e <puts>
1c002bde:	ed840493          	addi	s1,s0,-296 # 1c009ed8 <camera>
1c002be2:	409c                	lw	a5,0(s1)
1c002be4:	4601                	li	a2,0
1c002be6:	4589                	li	a1,2
1c002be8:	479c                	lw	a5,8(a5)
1c002bea:	ed840513          	addi	a0,s0,-296
1c002bee:	9782                	jalr	a5
}

static inline void pi_camera_capture_async(struct pi_device *device, void *buffer, uint32_t bufferlen, pi_task_t *task)
{
  pi_camera_api_t *api = (pi_camera_api_t *)device->api;
  api->capture_async(device, buffer, bufferlen, task);
1c002bf0:	4098                	lw	a4,0(s1)
  task->id = PI_TASK_CALLBACK_ID;
1c002bf2:	1c00a6b7          	lui	a3,0x1c00a
1c002bf6:	f7068793          	addi	a5,a3,-144 # 1c009f70 <task1>
1c002bfa:	00078a23          	sb	zero,20(a5)
1c002bfe:	00c72303          	lw	t1,12(a4)
  task->arg[0] = (uint32_t)callback;
1c002c02:	1c003737          	lui	a4,0x1c003
    pi_camera_capture_async(&camera, imgBuff0, CAM_WIDTH*CAM_HEIGHT, pi_task_callback(&task1, cam_handler, NULL));
1c002c06:	1c00a637          	lui	a2,0x1c00a
1c002c0a:	a0470713          	addi	a4,a4,-1532 # 1c002a04 <cam_handler>
1c002c0e:	ed840513          	addi	a0,s0,-296
}
1c002c12:	4422                	lw	s0,8(sp)
    pi_camera_capture_async(&camera, imgBuff0, CAM_WIDTH*CAM_HEIGHT, pi_task_callback(&task1, cam_handler, NULL));
1c002c14:	1c862583          	lw	a1,456(a2) # 1c00a1c8 <imgBuff0>
1c002c18:	c3d8                	sw	a4,4(a5)
}
1c002c1a:	40b2                	lw	ra,12(sp)
1c002c1c:	4492                	lw	s1,4(sp)
  task->implem.keep = 1;
1c002c1e:	4705                	li	a4,1
  task->id = PI_TASK_CALLBACK_ID;
1c002c20:	0007ac23          	sw	zero,24(a5)
  task->arg[1] = (uint32_t)arg;
1c002c24:	0007a423          	sw	zero,8(a5)
  task->implem.keep = 1;
1c002c28:	d798                	sw	a4,40(a5)
1c002c2a:	664d                	lui	a2,0x13
1c002c2c:	f7068693          	addi	a3,a3,-144
1c002c30:	4d060613          	addi	a2,a2,1232 # 134d0 <__L1Cl+0x34d0>
1c002c34:	0141                	addi	sp,sp,16
1c002c36:	8302                	jr	t1

1c002c38 <main>:

int main()
{
  printf("Entering main controller...\n");
1c002c38:	1c009537          	lui	a0,0x1c009
{
1c002c3c:	711d                	addi	sp,sp,-96
  printf("Entering main controller...\n");
1c002c3e:	c2850513          	addi	a0,a0,-984 # 1c008c28 <__func__.13604+0x2c>
{
1c002c42:	ce86                	sw	ra,92(sp)
1c002c44:	cca2                	sw	s0,88(sp)
1c002c46:	caa6                	sw	s1,84(sp)
1c002c48:	c8ca                	sw	s2,80(sp)
1c002c4a:	c6ce                	sw	s3,76(sp)
1c002c4c:	c4d2                	sw	s4,72(sp)
1c002c4e:	c2d6                	sw	s5,68(sp)
1c002c50:	c0da                	sw	s6,64(sp)
1c002c52:	de5e                	sw	s7,60(sp)
  printf("Entering main controller...\n");
1c002c54:	3db040ef          	jal	ra,1c00782e <puts>
    return rt_freq_set_and_get(__pi_freq_get_domain(domain), freq, NULL);
1c002c58:	08f0d5b7          	lui	a1,0x8f0d
1c002c5c:	4601                	li	a2,0
1c002c5e:	18058593          	addi	a1,a1,384 # 8f0d180 <__L2+0x8e8d180>
1c002c62:	4501                	li	a0,0
1c002c64:	3f7010ef          	jal	ra,1c00485a <rt_freq_set_and_get>

  pi_freq_set(PI_FREQ_DOMAIN_FC, 150000000);

  // Open uart
  pi_uart_conf_init(&uart_conf);
1c002c68:	1c00a4b7          	lui	s1,0x1c00a
1c002c6c:	21848513          	addi	a0,s1,536 # 1c00a218 <uart_conf>
1c002c70:	1b8040ef          	jal	ra,1c006e28 <pi_uart_conf_init>
  uart_conf.baudrate_bps =115200;
  pi_open_from_conf(&uart_device, &uart_conf);
1c002c74:	1c00a437          	lui	s0,0x1c00a
  uart_conf.baudrate_bps =115200;
1c002c78:	67f1                	lui	a5,0x1c
1c002c7a:	20078793          	addi	a5,a5,512 # 1c200 <__L1Cl+0xc200>
  pi_open_from_conf(&uart_device, &uart_conf);
1c002c7e:	21848593          	addi	a1,s1,536
1c002c82:	20c40513          	addi	a0,s0,524 # 1c00a20c <uart_device>
  uart_conf.baudrate_bps =115200;
1c002c86:	20f4ac23          	sw	a5,536(s1)
  pi_open_from_conf(&uart_device, &uart_conf);
1c002c8a:	6c7000ef          	jal	ra,1c003b50 <pi_open_from_conf>
  printf("[UART] Open\n");
1c002c8e:	1c009537          	lui	a0,0x1c009
1c002c92:	c4450513          	addi	a0,a0,-956 # 1c008c44 <__func__.13604+0x48>
1c002c96:	399040ef          	jal	ra,1c00782e <puts>
  if (pi_uart_open(&uart_device))
1c002c9a:	20c40513          	addi	a0,s0,524
1c002c9e:	1a4040ef          	jal	ra,1c006e42 <pi_uart_open>
1c002ca2:	22051663          	bnez	a0,1c002ece <main+0x296>
  {
    printf("[UART] open failed !\n");
    pmsis_exit(-1);
  }

  pi_uart_open(&uart_device);
1c002ca6:	20c40513          	addi	a0,s0,524
1c002caa:	198040ef          	jal	ra,1c006e42 <pi_uart_open>

  pi_gpio_pin_configure(&gpio_device, 2, PI_GPIO_OUTPUT);
1c002cae:	1c00a537          	lui	a0,0x1c00a
1c002cb2:	4611                	li	a2,4
1c002cb4:	4589                	li	a1,2
1c002cb6:	ee450513          	addi	a0,a0,-284 # 1c009ee4 <gpio_device>
1c002cba:	5ef030ef          	jal	ra,1c006aa8 <pi_gpio_pin_configure>
  task->id = PI_TASK_CALLBACK_ID;
1c002cbe:	1c00a537          	lui	a0,0x1c00a
1c002cc2:	ef050793          	addi	a5,a0,-272 # 1c009ef0 <led_task>

  pi_task_push_delayed_us(pi_task_callback(&led_task, led_handle, NULL), 500000);
1c002cc6:	0007a5b7          	lui	a1,0x7a
  task->arg[0] = (uint32_t)callback;
1c002cca:	1c003737          	lui	a4,0x1c003
1c002cce:	ae670713          	addi	a4,a4,-1306 # 1c002ae6 <led_handle>
1c002cd2:	12058593          	addi	a1,a1,288 # 7a120 <__L1Cl+0x6a120>
1c002cd6:	ef050513          	addi	a0,a0,-272
1c002cda:	00078a23          	sb	zero,20(a5)
  task->implem.keep = 1;
1c002cde:	4905                	li	s2,1
  task->id = PI_TASK_CALLBACK_ID;
1c002ce0:	0007ac23          	sw	zero,24(a5)
  task->arg[0] = (uint32_t)callback;
1c002ce4:	c3d8                	sw	a4,4(a5)
  task->arg[1] = (uint32_t)arg;
1c002ce6:	0007a423          	sw	zero,8(a5)
  task->implem.keep = 1;
1c002cea:	0327a423          	sw	s2,40(a5)

  imgBuff0 = (unsigned char *)pmsis_l2_malloc((CAM_WIDTH*CAM_HEIGHT)*sizeof(unsigned char));
1c002cee:	6a4d                	lui	s4,0x13
  pi_task_push_delayed_us(pi_task_callback(&led_task, led_handle, NULL), 500000);
1c002cf0:	576010ef          	jal	ra,1c004266 <pi_task_push_delayed_us>
  imgBuff0 = (unsigned char *)pmsis_l2_malloc((CAM_WIDTH*CAM_HEIGHT)*sizeof(unsigned char));
1c002cf4:	4d0a0513          	addi	a0,s4,1232 # 134d0 <__L1Cl+0x34d0>
1c002cf8:	1c00a9b7          	lui	s3,0x1c00a
1c002cfc:	710010ef          	jal	ra,1c00440c <pi_l2_malloc>
1c002d00:	1c898993          	addi	s3,s3,456 # 1c00a1c8 <imgBuff0>
1c002d04:	00a9a023          	sw	a0,0(s3)
  if (imgBuff0 == NULL) {
1c002d08:	20050e63          	beqz	a0,1c002f24 <main+0x2ec>
      printf("Failed to allocate Memory for Image \n");
      return 1;
  }
  printf("Allocated Memory for Image\n");
1c002d0c:	1c009537          	lui	a0,0x1c009
1c002d10:	c9050513          	addi	a0,a0,-880 # 1c008c90 <__func__.13604+0x94>
1c002d14:	31b040ef          	jal	ra,1c00782e <puts>
  pi_himax_conf_init(&cam_conf);
1c002d18:	0068                	addi	a0,sp,12
1c002d1a:	6a6000ef          	jal	ra,1c0033c0 <pi_himax_conf_init>
  pi_open_from_conf(device, &cam_conf);
1c002d1e:	1c00a437          	lui	s0,0x1c00a
1c002d22:	ed840513          	addi	a0,s0,-296 # 1c009ed8 <camera>
1c002d26:	006c                	addi	a1,sp,12
  cam_conf.format = PI_CAMERA_QVGA;
1c002d28:	d04a                	sw	s2,32(sp)
  pi_open_from_conf(device, &cam_conf);
1c002d2a:	627000ef          	jal	ra,1c003b50 <pi_open_from_conf>
  if (pi_camera_open(device))
1c002d2e:	ed840513          	addi	a0,s0,-296
  pi_open_from_conf(device, &cam_conf);
1c002d32:	ed840493          	addi	s1,s0,-296
  if (pi_camera_open(device))
1c002d36:	2afd                	jal	1c002f34 <pi_camera_open>
1c002d38:	1c051e63          	bnez	a0,1c002f14 <main+0x2dc>
  return api->control(device, cmd, arg);
1c002d3c:	409c                	lw	a5,0(s1)
1c002d3e:	4601                	li	a2,0
1c002d40:	4589                	li	a1,2
1c002d42:	479c                	lw	a5,8(a5)
1c002d44:	ed840513          	addi	a0,s0,-296
1c002d48:	9782                	jalr	a5
}

static inline int32_t pi_camera_reg_set(struct pi_device *device, uint32_t addr, uint8_t *value)
{
  pi_camera_api_t *api = (pi_camera_api_t *)device->api;
  return api->reg_set(device, addr, value);
1c002d4a:	409c                	lw	a5,0(s1)
  uint8_t set_value=3;
1c002d4c:	470d                	li	a4,3
1c002d4e:	00e10523          	sb	a4,10(sp)
1c002d52:	4bdc                	lw	a5,20(a5)
1c002d54:	00a10613          	addi	a2,sp,10
1c002d58:	10100593          	li	a1,257
1c002d5c:	ed840513          	addi	a0,s0,-296
1c002d60:	9782                	jalr	a5
  pi_time_wait_us(1000000);
1c002d62:	000f4537          	lui	a0,0xf4
1c002d66:	24050513          	addi	a0,a0,576 # f4240 <__L2+0x74240>
1c002d6a:	788010ef          	jal	ra,1c0044f2 <pi_time_wait_us>
}

static inline int32_t pi_camera_reg_get(struct pi_device *device, uint32_t addr, uint8_t *value)
{
  pi_camera_api_t *api = (pi_camera_api_t *)device->api;
  return api->reg_get(device, addr, value);
1c002d6e:	409c                	lw	a5,0(s1)
1c002d70:	00b10613          	addi	a2,sp,11
1c002d74:	10100593          	li	a1,257
1c002d78:	4b9c                	lw	a5,16(a5)
1c002d7a:	ed840513          	addi	a0,s0,-296
1c002d7e:	9782                	jalr	a5
  if (set_value!=reg_value)
1c002d80:	00a14703          	lbu	a4,10(sp)
1c002d84:	00b14783          	lbu	a5,11(sp)
1c002d88:	18f71063          	bne	a4,a5,1c002f08 <main+0x2d0>
  return api->control(device, cmd, arg);
1c002d8c:	409c                	lw	a5,0(s1)
1c002d8e:	4601                	li	a2,0
1c002d90:	458d                	li	a1,3
1c002d92:	479c                	lw	a5,8(a5)
1c002d94:	ed840513          	addi	a0,s0,-296
  pi_open_from_conf(device, &nina_conf);
1c002d98:	1c00aab7          	lui	s5,0x1c00a
1c002d9c:	9782                	jalr	a5
1c002d9e:	409c                	lw	a5,0(s1)
1c002da0:	4601                	li	a2,0
1c002da2:	459d                	li	a1,7
1c002da4:	479c                	lw	a5,8(a5)
1c002da6:	ed840513          	addi	a0,s0,-296
1c002daa:	ff0a8b13          	addi	s6,s5,-16 # 1c009ff0 <wifi>
1c002dae:	9782                	jalr	a5
  if (open_camera(&camera))
  {
    printf("Failed to open camera\n");
    return -1;
  }
  printf("Opened Camera\n");
1c002db0:	1c009537          	lui	a0,0x1c009
1c002db4:	ccc50513          	addi	a0,a0,-820 # 1c008ccc <__func__.13604+0xd0>
1c002db8:	277040ef          	jal	ra,1c00782e <puts>
  pi_nina_w10_conf_init(&nina_conf);
1c002dbc:	0068                	addi	a0,sp,12
1c002dbe:	367000ef          	jal	ra,1c003924 <pi_nina_w10_conf_init>
  nina_conf.ssid = "";
1c002dc2:	1c0097b7          	lui	a5,0x1c009
1c002dc6:	c8c78793          	addi	a5,a5,-884 # 1c008c8c <__func__.13604+0x90>
1c002dca:	cc3e                	sw	a5,24(sp)
  nina_conf.passwd = "";
1c002dcc:	ce3e                	sw	a5,28(sp)
  nina_conf.ip_addr = "0.0.0.0";
1c002dce:	1c0097b7          	lui	a5,0x1c009
1c002dd2:	cdc78793          	addi	a5,a5,-804 # 1c008cdc <__func__.13604+0xe0>
1c002dd6:	d03e                	sw	a5,32(sp)
  nina_conf.port = 5555;
1c002dd8:	6785                	lui	a5,0x1
  pi_open_from_conf(device, &nina_conf);
1c002dda:	ff0a8513          	addi	a0,s5,-16
  nina_conf.port = 5555;
1c002dde:	5b378793          	addi	a5,a5,1459 # 15b3 <__rt_stack_size+0xdb3>
  pi_open_from_conf(device, &nina_conf);
1c002de2:	006c                	addi	a1,sp,12
  nina_conf.port = 5555;
1c002de4:	d23e                	sw	a5,36(sp)
  pi_open_from_conf(device, &nina_conf);
1c002de6:	56b000ef          	jal	ra,1c003b50 <pi_open_from_conf>
  if (pi_transport_open(device))
1c002dea:	ff0a8513          	addi	a0,s5,-16
1c002dee:	253d                	jal	1c00341c <pi_transport_open>
1c002df0:	10051463          	bnez	a0,1c002ef8 <main+0x2c0>
  if (open_wifi(&wifi))
  {
    printf("Failed to open wifi\n");
    return -1;
  }
  printf("Opened WIFI\n");
1c002df4:	1c009537          	lui	a0,0x1c009
1c002df8:	cfc50513          	addi	a0,a0,-772 # 1c008cfc <__func__.13604+0x100>
1c002dfc:	233040ef          	jal	ra,1c00782e <puts>
  frame_streamer_conf_init(&frame_streamer_conf);
1c002e00:	0068                	addi	a0,sp,12
1c002e02:	a9efd0ef          	jal	ra,1c0000a0 <frame_streamer_conf_init>
  frame_streamer_conf.name = name;
1c002e06:	1c0097b7          	lui	a5,0x1c009
1c002e0a:	d0878793          	addi	a5,a5,-760 # 1c008d08 <__func__.13604+0x10c>
  frame_streamer_conf.width = CAM_WIDTH;
1c002e0e:	14400b93          	li	s7,324
  frame_streamer_conf.height = CAM_HEIGHT;
1c002e12:	0f400a93          	li	s5,244
  return frame_streamer_open(&frame_streamer_conf);
1c002e16:	0068                	addi	a0,sp,12
  frame_streamer_conf.name = name;
1c002e18:	d03e                	sw	a5,32(sp)
  frame_streamer_conf.transport = &wifi;
1c002e1a:	c65a                	sw	s6,12(sp)
  frame_streamer_conf.format = FRAME_STREAMER_FORMAT_JPEG;
1c002e1c:	c84a                	sw	s2,16(sp)
  frame_streamer_conf.width = CAM_WIDTH;
1c002e1e:	ca5e                	sw	s7,20(sp)
  frame_streamer_conf.height = CAM_HEIGHT;
1c002e20:	cc56                	sw	s5,24(sp)
  frame_streamer_conf.depth = 1;
1c002e22:	ce4a                	sw	s2,28(sp)
  return frame_streamer_open(&frame_streamer_conf);
1c002e24:	a92fd0ef          	jal	ra,1c0000b6 <frame_streamer_open>



  streamer1 = open_streamer("camera");
1c002e28:	1c00a7b7          	lui	a5,0x1c00a
1c002e2c:	1ca7aa23          	sw	a0,468(a5) # 1c00a1d4 <streamer1>
  if (streamer1 == NULL)
1c002e30:	c945                	beqz	a0,1c002ee0 <main+0x2a8>
    return -1;

  printf("Opened streamer\n");
1c002e32:	1c009537          	lui	a0,0x1c009
1c002e36:	d2450513          	addi	a0,a0,-732 # 1c008d24 <__func__.13604+0x128>
1c002e3a:	1f5040ef          	jal	ra,1c00782e <puts>
1c002e3e:	409c                	lw	a5,0(s1)

  pi_buffer_init(&buffer, PI_BUFFER_TYPE_L2, imgBuff0);
1c002e40:	0009a683          	lw	a3,0(s3)
1c002e44:	4601                	li	a2,0
1c002e46:	4798                	lw	a4,8(a5)
static inline void pi_buffer_set_format(pi_buffer_t *buffer, uint32_t width, uint32_t height, uint32_t channels, pi_buffer_format_e format);


static inline void pi_buffer_init(pi_buffer_t *buffer, pi_buffer_type_e type, void *data)
{
  buffer->type = type;
1c002e48:	1c00a7b7          	lui	a5,0x1c00a
1c002e4c:	eb878793          	addi	a5,a5,-328 # 1c009eb8 <_edata>
  buffer->stride = 0;
  buffer->data = data;
1c002e50:	c3d4                	sw	a3,4(a5)
1c002e52:	458d                	li	a1,3
  buffer->type = type;
1c002e54:	0007a023          	sw	zero,0(a5)
  buffer->stride = 0;
1c002e58:	0007aa23          	sw	zero,20(a5)
  buffer->stride = stride;
}

static inline void pi_buffer_set_format(pi_buffer_t *buffer, uint32_t width, uint32_t height, uint32_t channels, pi_buffer_format_e format)
{
  buffer->format = format;
1c002e5c:	0007ae23          	sw	zero,28(a5)
  buffer->width = width;
1c002e60:	0177a423          	sw	s7,8(a5)
  buffer->height = height;
1c002e64:	0157a623          	sw	s5,12(a5)
  buffer->channels = channels;
1c002e68:	0127a823          	sw	s2,16(a5)
1c002e6c:	ed840513          	addi	a0,s0,-296
1c002e70:	9702                	jalr	a4
  api->capture_async(device, buffer, bufferlen, task);
1c002e72:	4098                	lw	a4,0(s1)
  task->id = PI_TASK_CALLBACK_ID;
1c002e74:	1c00a6b7          	lui	a3,0x1c00a
1c002e78:	f7068793          	addi	a5,a3,-144 # 1c009f70 <task1>
1c002e7c:	00078a23          	sb	zero,20(a5)
1c002e80:	00c72803          	lw	a6,12(a4)
  pi_buffer_set_format(&buffer, CAM_WIDTH, CAM_HEIGHT, 1, PI_BUFFER_FORMAT_GRAY);

  pi_camera_control(&camera, PI_CAMERA_CMD_STOP, 0);
  pi_camera_capture_async(&camera, imgBuff0, CAM_WIDTH*CAM_HEIGHT, pi_task_callback(&task1, cam_handler, NULL));
1c002e84:	0009a583          	lw	a1,0(s3)
  task->arg[0] = (uint32_t)callback;
1c002e88:	1c003737          	lui	a4,0x1c003
1c002e8c:	a0470713          	addi	a4,a4,-1532 # 1c002a04 <cam_handler>
1c002e90:	4d0a0613          	addi	a2,s4,1232
1c002e94:	ed840513          	addi	a0,s0,-296
  task->id = PI_TASK_CALLBACK_ID;
1c002e98:	0007ac23          	sw	zero,24(a5)
  task->arg[0] = (uint32_t)callback;
1c002e9c:	c3d8                	sw	a4,4(a5)
  task->arg[1] = (uint32_t)arg;
1c002e9e:	0007a423          	sw	zero,8(a5)
  task->implem.keep = 1;
1c002ea2:	0327a423          	sw	s2,40(a5)
1c002ea6:	f7068693          	addi	a3,a3,-144
1c002eaa:	9802                	jalr	a6
  return api->control(device, cmd, arg);
1c002eac:	409c                	lw	a5,0(s1)
1c002eae:	4601                	li	a2,0
1c002eb0:	4589                	li	a1,2
1c002eb2:	479c                	lw	a5,8(a5)
1c002eb4:	ed840513          	addi	a0,s0,-296
1c002eb8:	9782                	jalr	a5
  return __builtin_pulp_read_then_spr_bit_clr(reg, val);
1c002eba:	30047473          	csrrci	s0,mstatus,8
  __rt_event_execute(__rt_event_get_current_sched(), wait);
1c002ebe:	4585                	li	a1,1
1c002ec0:	01c00513          	li	a0,28
1c002ec4:	2ea010ef          	jal	ra,1c0041ae <__rt_event_execute>
  __builtin_pulp_spr_write(reg, val);
1c002ec8:	30041073          	csrw	mstatus,s0
1c002ecc:	b7fd                	j	1c002eba <main+0x282>
    printf("[UART] open failed !\n");
1c002ece:	1c009537          	lui	a0,0x1c009
1c002ed2:	c5050513          	addi	a0,a0,-944 # 1c008c50 <__func__.13604+0x54>
1c002ed6:	159040ef          	jal	ra,1c00782e <puts>
  return -1;
}

static inline void pmsis_exit(int err)
{
  exit(err);
1c002eda:	557d                	li	a0,-1
1c002edc:	1c1040ef          	jal	ra,1c00789c <exit>
    return -1;
1c002ee0:	557d                	li	a0,-1
  {
    pi_yield();
  }

  return 0;
}
1c002ee2:	40f6                	lw	ra,92(sp)
1c002ee4:	4466                	lw	s0,88(sp)
1c002ee6:	44d6                	lw	s1,84(sp)
1c002ee8:	4946                	lw	s2,80(sp)
1c002eea:	49b6                	lw	s3,76(sp)
1c002eec:	4a26                	lw	s4,72(sp)
1c002eee:	4a96                	lw	s5,68(sp)
1c002ef0:	4b06                	lw	s6,64(sp)
1c002ef2:	5bf2                	lw	s7,60(sp)
1c002ef4:	6125                	addi	sp,sp,96
1c002ef6:	8082                	ret
    printf("Failed to open wifi\n");
1c002ef8:	1c009537          	lui	a0,0x1c009
1c002efc:	d1050513          	addi	a0,a0,-752 # 1c008d10 <__func__.13604+0x114>
1c002f00:	12f040ef          	jal	ra,1c00782e <puts>
    return -1;
1c002f04:	557d                	li	a0,-1
1c002f06:	bff1                	j	1c002ee2 <main+0x2aa>
    printf("Failed to rotate camera image\n");
1c002f08:	1c009537          	lui	a0,0x1c009
1c002f0c:	cac50513          	addi	a0,a0,-852 # 1c008cac <__func__.13604+0xb0>
1c002f10:	11f040ef          	jal	ra,1c00782e <puts>
    printf("Failed to open camera\n");
1c002f14:	1c009537          	lui	a0,0x1c009
1c002f18:	ce450513          	addi	a0,a0,-796 # 1c008ce4 <__func__.13604+0xe8>
1c002f1c:	113040ef          	jal	ra,1c00782e <puts>
    return -1;
1c002f20:	557d                	li	a0,-1
1c002f22:	b7c1                	j	1c002ee2 <main+0x2aa>
      printf("Failed to allocate Memory for Image \n");
1c002f24:	1c009537          	lui	a0,0x1c009
1c002f28:	c6850513          	addi	a0,a0,-920 # 1c008c68 <__func__.13604+0x6c>
1c002f2c:	103040ef          	jal	ra,1c00782e <puts>
      return 1;
1c002f30:	4505                	li	a0,1
1c002f32:	bf45                	j	1c002ee2 <main+0x2aa>

1c002f34 <pi_camera_open>:
1c002f34:	415c                	lw	a5,4(a0)
1c002f36:	43dc                	lw	a5,4(a5)
1c002f38:	0007a303          	lw	t1,0(a5)
1c002f3c:	c11c                	sw	a5,0(a0)
1c002f3e:	8302                	jr	t1

1c002f40 <__camera_conf_init>:



void __camera_conf_init(struct pi_camera_conf *conf)
{
}
1c002f40:	8082                	ret

1c002f42 <__himax_reg_write>:
static void __himax_reg_write(himax_t *himax, uint16_t addr, uint8_t value)
{
  if (is_i2c_active())
  {
    himax->i2c_req.value = value;
    himax->i2c_req.addr = ((addr >> 8) & 0xff) | ((addr & 0xff) << 8);
1c002f42:	00859793          	slli	a5,a1,0x8
1c002f46:	81a1                	srli	a1,a1,0x8
1c002f48:	8ddd                	or	a1,a1,a5
    himax->i2c_req.value = value;
1c002f4a:	02c50f23          	sb	a2,62(a0)
    himax->i2c_req.addr = ((addr >> 8) & 0xff) | ((addr & 0xff) << 8);
1c002f4e:	02b51e23          	sh	a1,60(a0)
    pi_i2c_write(&himax->i2c_device, (uint8_t *)&himax->i2c_req, 3, PI_I2C_XFER_STOP);
1c002f52:	4681                	li	a3,0
1c002f54:	03c50593          	addi	a1,a0,60
1c002f58:	460d                	li	a2,3
1c002f5a:	03050513          	addi	a0,a0,48
1c002f5e:	6580206f          	j	1c0055b6 <pi_i2c_write>

1c002f62 <__himax_init_regs>:
}



static void __himax_init_regs(himax_t *himax)
{
1c002f62:	1101                	addi	sp,sp,-32
1c002f64:	cc22                	sw	s0,24(sp)
1c002f66:	1c009437          	lui	s0,0x1c009
1c002f6a:	ca26                	sw	s1,20(sp)
1c002f6c:	c84a                	sw	s2,16(sp)
1c002f6e:	c64e                	sw	s3,12(sp)
1c002f70:	ce06                	sw	ra,28(sp)
1c002f72:	89aa                	mv	s3,a0
1c002f74:	d9040413          	addi	s0,s0,-624 # 1c008d90 <__himax_reg_init>
  int32_t i;
  for(i=0; i<(int32_t)(sizeof(__himax_reg_init)/sizeof(himax_reg_init_t)); i++)
1c002f78:	4481                	li	s1,0
1c002f7a:	04700913          	li	s2,71
  {
    __himax_reg_write(himax, __himax_reg_init[i].addr, __himax_reg_init[i].data);
1c002f7e:	00244603          	lbu	a2,2(s0)
1c002f82:	0044558b          	p.lhu	a1,4(s0!)
1c002f86:	854e                	mv	a0,s3
  for(i=0; i<(int32_t)(sizeof(__himax_reg_init)/sizeof(himax_reg_init_t)); i++)
1c002f88:	0485                	addi	s1,s1,1
    __himax_reg_write(himax, __himax_reg_init[i].addr, __himax_reg_init[i].data);
1c002f8a:	3f65                	jal	1c002f42 <__himax_reg_write>
  for(i=0; i<(int32_t)(sizeof(__himax_reg_init)/sizeof(himax_reg_init_t)); i++)
1c002f8c:	ff2499e3          	bne	s1,s2,1c002f7e <__himax_init_regs+0x1c>
  }
}
1c002f90:	40f2                	lw	ra,28(sp)
1c002f92:	4462                	lw	s0,24(sp)
1c002f94:	44d2                	lw	s1,20(sp)
1c002f96:	4942                	lw	s2,16(sp)
1c002f98:	49b2                	lw	s3,12(sp)
1c002f9a:	6105                	addi	sp,sp,32
1c002f9c:	8082                	ret

1c002f9e <__himax_set_qqvga>:
    __himax_reg_write(himax, HIMAX_SW_RESET, HIMAX_RESET);
    pi_time_wait_us(50);
  }
}

static void __himax_set_qqvga(himax_t *himax){
1c002f9e:	1141                	addi	sp,sp,-16
  __himax_reg_write(himax, HIMAX_BINNING_MODE, 0x03);
1c002fa0:	460d                	li	a2,3
1c002fa2:	39000593          	li	a1,912
static void __himax_set_qqvga(himax_t *himax){
1c002fa6:	c606                	sw	ra,12(sp)
1c002fa8:	c422                	sw	s0,8(sp)
1c002faa:	842a                	mv	s0,a0
  __himax_reg_write(himax, HIMAX_BINNING_MODE, 0x03);
1c002fac:	3f59                	jal	1c002f42 <__himax_reg_write>
  __himax_reg_write(himax, HIMAX_READOUT_X, 0x03);
1c002fae:	8522                	mv	a0,s0
1c002fb0:	460d                	li	a2,3
1c002fb2:	38300593          	li	a1,899
1c002fb6:	3771                	jal	1c002f42 <__himax_reg_write>
  __himax_reg_write(himax, HIMAX_READOUT_Y, 0x03);
1c002fb8:	8522                	mv	a0,s0
}
1c002fba:	4422                	lw	s0,8(sp)
1c002fbc:	40b2                	lw	ra,12(sp)
  __himax_reg_write(himax, HIMAX_READOUT_Y, 0x03);
1c002fbe:	460d                	li	a2,3
1c002fc0:	38700593          	li	a1,903
}
1c002fc4:	0141                	addi	sp,sp,16
  __himax_reg_write(himax, HIMAX_READOUT_Y, 0x03);
1c002fc6:	bfb5                	j	1c002f42 <__himax_reg_write>

1c002fc8 <__himax_reg_set>:
}



int32_t __himax_reg_set(struct pi_device *device, uint32_t addr, uint8_t *value)
{
1c002fc8:	1141                	addi	sp,sp,-16
1c002fca:	c606                	sw	ra,12(sp)
  himax_t *himax = (himax_t *)device->data;
  __himax_reg_write(himax, addr, *value);
1c002fcc:	4508                	lw	a0,8(a0)
1c002fce:	00064603          	lbu	a2,0(a2)
1c002fd2:	1005d5b3          	p.exthz	a1,a1
1c002fd6:	37b5                	jal	1c002f42 <__himax_reg_write>
  return 0;
}
1c002fd8:	40b2                	lw	ra,12(sp)
1c002fda:	4501                	li	a0,0
1c002fdc:	0141                	addi	sp,sp,16
1c002fde:	8082                	ret

1c002fe0 <__himax_reg_get>:



int32_t __himax_reg_get(struct pi_device *device, uint32_t addr, uint8_t *value)
{
1c002fe0:	1141                	addi	sp,sp,-16
1c002fe2:	c422                	sw	s0,8(sp)
    himax->i2c_req.addr = ((addr >> 8) & 0xff) | ((addr & 0xff) << 8);
1c002fe4:	01000737          	lui	a4,0x1000
  himax_t *himax = (himax_t *)device->data;
1c002fe8:	4500                	lw	s0,8(a0)
    himax->i2c_req.addr = ((addr >> 8) & 0xff) | ((addr & 0xff) << 8);
1c002fea:	f0070713          	addi	a4,a4,-256 # ffff00 <__L2+0xf7ff00>
1c002fee:	00859793          	slli	a5,a1,0x8
1c002ff2:	8ff9                	and	a5,a5,a4
1c002ff4:	ce8595b3          	p.extractu	a1,a1,7,8
{
1c002ff8:	c606                	sw	ra,12(sp)
1c002ffa:	c226                	sw	s1,4(sp)
1c002ffc:	c04a                	sw	s2,0(sp)
    himax->i2c_req.addr = ((addr >> 8) & 0xff) | ((addr & 0xff) << 8);
1c002ffe:	8ddd                	or	a1,a1,a5
    pi_i2c_write(&himax->i2c_device, (uint8_t *)&himax->i2c_req, 2, PI_I2C_XFER_NO_STOP);
1c003000:	03040493          	addi	s1,s0,48
{
1c003004:	8932                	mv	s2,a2
    himax->i2c_req.addr = ((addr >> 8) & 0xff) | ((addr & 0xff) << 8);
1c003006:	02b41e23          	sh	a1,60(s0)
    pi_i2c_write(&himax->i2c_device, (uint8_t *)&himax->i2c_req, 2, PI_I2C_XFER_NO_STOP);
1c00300a:	4685                	li	a3,1
1c00300c:	03c40593          	addi	a1,s0,60
1c003010:	4609                	li	a2,2
1c003012:	8526                	mv	a0,s1
1c003014:	5a2020ef          	jal	ra,1c0055b6 <pi_i2c_write>
    pi_i2c_read(&himax->i2c_device, (uint8_t *)&himax->i2c_read_value, 1, PI_I2C_XFER_STOP);
1c003018:	04040593          	addi	a1,s0,64
1c00301c:	8526                	mv	a0,s1
1c00301e:	4681                	li	a3,0
1c003020:	4605                	li	a2,1
1c003022:	672020ef          	jal	ra,1c005694 <pi_i2c_read>
    return *(volatile uint8_t *)&himax->i2c_read_value;
1c003026:	04044783          	lbu	a5,64(s0)
  *value = __himax_reg_read(himax, addr);
  return 0;
}
1c00302a:	40b2                	lw	ra,12(sp)
1c00302c:	4422                	lw	s0,8(sp)
  *value = __himax_reg_read(himax, addr);
1c00302e:	00f90023          	sb	a5,0(s2)
}
1c003032:	4492                	lw	s1,4(sp)
1c003034:	4902                	lw	s2,0(sp)
1c003036:	4501                	li	a0,0
1c003038:	0141                	addi	sp,sp,16
1c00303a:	8082                	ret

1c00303c <__himax_capture_async>:
  pi_cpi_capture_async(&himax->cpi_device, buffer, bufferlen, task);
1c00303c:	4508                	lw	a0,8(a0)
1c00303e:	02450513          	addi	a0,a0,36
1c003042:	3fe0206f          	j	1c005440 <pi_cpi_capture_async>

1c003046 <__himax_standby>:
  if (himax->is_awake)
1c003046:	4178                	lw	a4,68(a0)
1c003048:	cf19                	beqz	a4,1c003066 <__himax_standby+0x20>
{
1c00304a:	1141                	addi	sp,sp,-16
  __himax_reg_write(himax, HIMAX_MODE_SELECT, mode);
1c00304c:	4601                	li	a2,0
1c00304e:	10000593          	li	a1,256
{
1c003052:	c422                	sw	s0,8(sp)
1c003054:	c606                	sw	ra,12(sp)
1c003056:	842a                	mv	s0,a0
  __himax_reg_write(himax, HIMAX_MODE_SELECT, mode);
1c003058:	35ed                	jal	1c002f42 <__himax_reg_write>
}
1c00305a:	40b2                	lw	ra,12(sp)
    himax->is_awake = 0;
1c00305c:	04042223          	sw	zero,68(s0)
}
1c003060:	4422                	lw	s0,8(sp)
1c003062:	0141                	addi	sp,sp,16
1c003064:	8082                	ret
1c003066:	8082                	ret

1c003068 <__himax_close>:
{
1c003068:	1141                	addi	sp,sp,-16
1c00306a:	c422                	sw	s0,8(sp)
  himax_t *himax = (himax_t *)device->data;
1c00306c:	4500                	lw	s0,8(a0)
{
1c00306e:	c606                	sw	ra,12(sp)
  __himax_standby(himax);
1c003070:	8522                	mv	a0,s0
1c003072:	3fd1                	jal	1c003046 <__himax_standby>
  pi_cpi_close(&himax->cpi_device);
1c003074:	02440513          	addi	a0,s0,36
1c003078:	380020ef          	jal	ra,1c0053f8 <pi_cpi_close>
  pmsis_l2_malloc_free(himax, sizeof(himax_t));
1c00307c:	8522                	mv	a0,s0
}
1c00307e:	4422                	lw	s0,8(sp)
1c003080:	40b2                	lw	ra,12(sp)
  pmsis_l2_malloc_free(himax, sizeof(himax_t));
1c003082:	04800593          	li	a1,72
}
1c003086:	0141                	addi	sp,sp,16
  pmsis_l2_malloc_free(himax, sizeof(himax_t));
1c003088:	3900106f          	j	1c004418 <pi_l2_free>

1c00308c <__himax_reset>:
{
1c00308c:	1101                	addi	sp,sp,-32
1c00308e:	cc22                	sw	s0,24(sp)
  __himax_reg_write(himax, HIMAX_SW_RESET, HIMAX_RESET);
1c003090:	4605                	li	a2,1
{
1c003092:	842a                	mv	s0,a0
  __himax_reg_write(himax, HIMAX_SW_RESET, HIMAX_RESET);
1c003094:	10300593          	li	a1,259
{
1c003098:	ca26                	sw	s1,20(sp)
1c00309a:	c84a                	sw	s2,16(sp)
1c00309c:	c64e                	sw	s3,12(sp)
1c00309e:	c452                	sw	s4,8(sp)
1c0030a0:	ce06                	sw	ra,28(sp)
    himax->i2c_req.addr = ((addr >> 8) & 0xff) | ((addr & 0xff) << 8);
1c0030a2:	4a05                	li	s4,1
  __himax_reg_write(himax, HIMAX_SW_RESET, HIMAX_RESET);
1c0030a4:	3d79                	jal	1c002f42 <__himax_reg_write>
    pi_i2c_write(&himax->i2c_device, (uint8_t *)&himax->i2c_req, 2, PI_I2C_XFER_NO_STOP);
1c0030a6:	03040493          	addi	s1,s0,48
1c0030aa:	03c40993          	addi	s3,s0,60
    pi_i2c_read(&himax->i2c_device, (uint8_t *)&himax->i2c_read_value, 1, PI_I2C_XFER_STOP);
1c0030ae:	04040913          	addi	s2,s0,64
    pi_i2c_write(&himax->i2c_device, (uint8_t *)&himax->i2c_req, 2, PI_I2C_XFER_NO_STOP);
1c0030b2:	4685                	li	a3,1
1c0030b4:	4609                	li	a2,2
1c0030b6:	85ce                	mv	a1,s3
    himax->i2c_req.addr = ((addr >> 8) & 0xff) | ((addr & 0xff) << 8);
1c0030b8:	03441e23          	sh	s4,60(s0)
    pi_i2c_write(&himax->i2c_device, (uint8_t *)&himax->i2c_req, 2, PI_I2C_XFER_NO_STOP);
1c0030bc:	8526                	mv	a0,s1
1c0030be:	4f8020ef          	jal	ra,1c0055b6 <pi_i2c_write>
    pi_i2c_read(&himax->i2c_device, (uint8_t *)&himax->i2c_read_value, 1, PI_I2C_XFER_STOP);
1c0030c2:	4681                	li	a3,0
1c0030c4:	4605                	li	a2,1
1c0030c6:	85ca                	mv	a1,s2
1c0030c8:	8526                	mv	a0,s1
1c0030ca:	5ca020ef          	jal	ra,1c005694 <pi_i2c_read>
    return *(volatile uint8_t *)&himax->i2c_read_value;
1c0030ce:	04044783          	lbu	a5,64(s0)
1c0030d2:	0ff7f793          	andi	a5,a5,255
  while (__himax_reg_read(himax, HIMAX_MODE_SELECT) != HIMAX_STANDBY)
1c0030d6:	eb89                	bnez	a5,1c0030e8 <__himax_reset+0x5c>
}
1c0030d8:	40f2                	lw	ra,28(sp)
1c0030da:	4462                	lw	s0,24(sp)
1c0030dc:	44d2                	lw	s1,20(sp)
1c0030de:	4942                	lw	s2,16(sp)
1c0030e0:	49b2                	lw	s3,12(sp)
1c0030e2:	4a22                	lw	s4,8(sp)
1c0030e4:	6105                	addi	sp,sp,32
1c0030e6:	8082                	ret
    __himax_reg_write(himax, HIMAX_SW_RESET, HIMAX_RESET);
1c0030e8:	8522                	mv	a0,s0
1c0030ea:	4605                	li	a2,1
1c0030ec:	10300593          	li	a1,259
1c0030f0:	3d89                	jal	1c002f42 <__himax_reg_write>
    pi_time_wait_us(50);
1c0030f2:	03200513          	li	a0,50
1c0030f6:	3fc010ef          	jal	ra,1c0044f2 <pi_time_wait_us>
1c0030fa:	bf65                	j	1c0030b2 <__himax_reset+0x26>

1c0030fc <__himax_open>:
{
1c0030fc:	7179                	addi	sp,sp,-48
1c0030fe:	d226                	sw	s1,36(sp)
1c003100:	d04a                	sw	s2,32(sp)
  struct pi_himax_conf *conf = (struct pi_himax_conf *)device->config;
1c003102:	4144                	lw	s1,4(a0)
{
1c003104:	892a                	mv	s2,a0
  himax_t *himax = (himax_t *)pmsis_l2_malloc(sizeof(himax_t));
1c003106:	04800513          	li	a0,72
{
1c00310a:	d606                	sw	ra,44(sp)
1c00310c:	d422                	sw	s0,40(sp)
  himax_t *himax = (himax_t *)pmsis_l2_malloc(sizeof(himax_t));
1c00310e:	2fe010ef          	jal	ra,1c00440c <pi_l2_malloc>
  if (himax == NULL) return -1;
1c003112:	12050f63          	beqz	a0,1c003250 <__himax_open+0x154>
  memcpy(&himax->conf, conf, sizeof(*conf));
1c003116:	02400613          	li	a2,36
1c00311a:	85a6                	mv	a1,s1
1c00311c:	842a                	mv	s0,a0
1c00311e:	57a040ef          	jal	ra,1c007698 <memcpy>
  if (bsp_himax_open(conf))
1c003122:	8526                	mv	a0,s1
  device->data = (void *)himax;
1c003124:	00892423          	sw	s0,8(s2)
  if (bsp_himax_open(conf))
1c003128:	05d000ef          	jal	ra,1c003984 <bsp_himax_open>
1c00312c:	10051d63          	bnez	a0,1c003246 <__himax_open+0x14a>
  pi_cpi_conf_init(&cpi_conf);
1c003130:	0028                	addi	a0,sp,8
1c003132:	252020ef          	jal	ra,1c005384 <pi_cpi_conf_init>
  cpi_conf.itf = conf->cpi_itf;
1c003136:	449c                	lw	a5,8(s1)
  pi_open_from_conf(&himax->cpi_device, &cpi_conf);
1c003138:	02440913          	addi	s2,s0,36
1c00313c:	854a                	mv	a0,s2
1c00313e:	002c                	addi	a1,sp,8
  cpi_conf.itf = conf->cpi_itf;
1c003140:	00f10623          	sb	a5,12(sp)
  pi_open_from_conf(&himax->cpi_device, &cpi_conf);
1c003144:	20d000ef          	jal	ra,1c003b50 <pi_open_from_conf>
  if (pi_cpi_open(&himax->cpi_device))
1c003148:	854a                	mv	a0,s2
1c00314a:	244020ef          	jal	ra,1c00538e <pi_cpi_open>
1c00314e:	0e051c63          	bnez	a0,1c003246 <__himax_open+0x14a>
  pi_i2c_conf_init(&i2c_conf);
1c003152:	0808                	addi	a0,sp,16
1c003154:	67a020ef          	jal	ra,1c0057ce <pi_i2c_conf_init>
  i2c_conf.cs = 0x48;
1c003158:	04800793          	li	a5,72
1c00315c:	00f11b23          	sh	a5,22(sp)
  i2c_conf.itf = conf->i2c_itf;
1c003160:	44dc                	lw	a5,12(s1)
  pi_open_from_conf(&himax->i2c_device, &i2c_conf);
1c003162:	03040493          	addi	s1,s0,48
1c003166:	8526                	mv	a0,s1
1c003168:	080c                	addi	a1,sp,16
  i2c_conf.itf = conf->i2c_itf;
1c00316a:	00f10a23          	sb	a5,20(sp)
  pi_open_from_conf(&himax->i2c_device, &i2c_conf);
1c00316e:	1e3000ef          	jal	ra,1c003b50 <pi_open_from_conf>
  if (pi_i2c_open(&himax->i2c_device))
1c003172:	8526                	mv	a0,s1
1c003174:	542020ef          	jal	ra,1c0056b6 <pi_i2c_open>
1c003178:	e561                	bnez	a0,1c003240 <__himax_open+0x144>
1c00317a:	5450                	lw	a2,44(s0)
static inline void udma_cpi_cam_tx_cfg_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, UDMA_CPI_CAM_TX_CFG_OFFSET, value); }

static inline uint32_t udma_cpi_cam_tx_initcfg_get(uint32_t base) { return ARCHI_READ(base, UDMA_CPI_CAM_TX_INITCFG_OFFSET); }
static inline void udma_cpi_cam_tx_initcfg_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, UDMA_CPI_CAM_TX_INITCFG_OFFSET, value); }

static inline uint32_t udma_cpi_cam_cfg_glob_get(uint32_t base) { return ARCHI_READ(base, UDMA_CPI_CAM_CFG_GLOB_OFFSET); }
1c00317c:	4618                	lw	a4,8(a2)
}

static inline void pi_cpi_set_format(struct pi_device *device, pi_cpi_format_e format)
{
  rt_cpi_t *cpi = (rt_cpi_t *)device->data;
  udma_cpi_cam_cfg_glob_t reg = { .raw =  udma_cpi_cam_cfg_glob_get(cpi->base) };
1c00317e:	02072783          	lw	a5,32(a4)
  reg.format = format;
1c003182:	4695                	li	a3,5
1c003184:	c486a7b3          	p.insert	a5,a3,2,8
static inline void udma_cpi_cam_cfg_glob_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, UDMA_CPI_CAM_CFG_GLOB_OFFSET, value); }
1c003188:	02f72023          	sw	a5,32(a4)
  if(himax->conf.format>PI_CAMERA_QQVGA){
1c00318c:	4858                	lw	a4,20(s0)
1c00318e:	4789                	li	a5,2
1c003190:	0ae7f163          	bleu	a4,a5,1c003232 <__himax_open+0x136>
      rowlen = himax->conf.format;
1c003194:	100757b3          	p.exthz	a5,a4

static inline void pi_cpi_set_rowlen(struct pi_device *device, uint16_t rowlen)
{
  rt_cpi_t *cpi = (rt_cpi_t *)device->data;
  /* the rowlen should be the weidth of each frame devided by the channel size in byte */
  udma_cpi_cam_cfg_size_set(cpi->base, UDMA_CPI_CAM_CFG_SIZE_ROWLEN(
1c003198:	01c64703          	lbu	a4,28(a2)
1c00319c:	4614                	lw	a3,8(a2)
1c00319e:	e311                	bnez	a4,1c0031a2 <__himax_open+0xa6>
1c0031a0:	4705                	li	a4,1
1c0031a2:	02e7c7b3          	div	a5,a5,a4
1c0031a6:	17fd                	addi	a5,a5,-1
1c0031a8:	07c2                	slli	a5,a5,0x10

static inline uint32_t udma_cpi_cam_cfg_ur_get(uint32_t base) { return ARCHI_READ(base, UDMA_CPI_CAM_CFG_UR_OFFSET); }
static inline void udma_cpi_cam_cfg_ur_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, UDMA_CPI_CAM_CFG_UR_OFFSET, value); }

static inline uint32_t udma_cpi_cam_cfg_size_get(uint32_t base) { return ARCHI_READ(base, UDMA_CPI_CAM_CFG_SIZE_OFFSET); }
static inline void udma_cpi_cam_cfg_size_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, UDMA_CPI_CAM_CFG_SIZE_OFFSET, value); }
1c0031aa:	02f6a623          	sw	a5,44(a3)
  if (himax->conf.roi.slice_en != 0)
1c0031ae:	02044783          	lbu	a5,32(s0)
1c0031b2:	cfa9                	beqz	a5,1c00320c <__himax_open+0x110>
    pi_cpi_set_slice(&himax->cpi_device, himax->conf.roi.x>>div,
1c0031b4:	01845703          	lhu	a4,24(s0)
            himax->conf.roi.y,
1c0031b8:	01a45803          	lhu	a6,26(s0)
    pi_cpi_set_slice(&himax->cpi_device, himax->conf.roi.x>>div,
1c0031bc:	01c45683          	lhu	a3,28(s0)
            himax->conf.roi.h);
1c0031c0:	01e45783          	lhu	a5,30(s0)
static inline uint32_t udma_cpi_cam_cfg_glob_get(uint32_t base) { return ARCHI_READ(base, UDMA_CPI_CAM_CFG_GLOB_OFFSET); }
1c0031c4:	4608                	lw	a0,8(a2)

static inline void pi_cpi_set_slice(struct pi_device *device, uint32_t x, uint32_t y, uint32_t w, uint32_t h)
{
  rt_cpi_t *cpi = (rt_cpi_t *)device->data;

  udma_cpi_cam_cfg_glob_t reg = { .raw =  udma_cpi_cam_cfg_glob_get(cpi->base) };
1c0031c6:	02052883          	lw	a7,32(a0)
  reg.frameslice_en = w != 0;
1c0031ca:	00d035b3          	snez	a1,a3
1c0031ce:	c075a8b3          	p.insert	a7,a1,0,7
static inline void udma_cpi_cam_cfg_glob_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, UDMA_CPI_CAM_CFG_GLOB_OFFSET, value); }
1c0031d2:	03152023          	sw	a7,32(a0)
  udma_cpi_cam_cfg_glob_set(cpi->base, reg.raw);

  if (w)
1c0031d6:	ca9d                	beqz	a3,1c00320c <__himax_open+0x110>
  {
    udma_cpi_cam_cfg_ll_set(cpi->base,
      UDMA_CPI_CAM_CFG_LL_FRAMESLICE_LLX(x/(cpi->datasize ? cpi->datasize : 1)) |
1c0031d8:	01c64603          	lbu	a2,28(a2)
1c0031dc:	85b2                	mv	a1,a2
1c0031de:	e211                	bnez	a2,1c0031e2 <__himax_open+0xe6>
1c0031e0:	4605                	li	a2,1
1c0031e2:	02c75633          	divu	a2,a4,a2
      UDMA_CPI_CAM_CFG_LL_FRAMESLICE_LLY(y)
1c0031e6:	01081893          	slli	a7,a6,0x10
    udma_cpi_cam_cfg_ll_set(cpi->base,
1c0031ea:	01166633          	or	a2,a2,a7
static inline void udma_cpi_cam_cfg_ll_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, UDMA_CPI_CAM_CFG_LL_OFFSET, value); }
1c0031ee:	02c52223          	sw	a2,36(a0)
    );

    udma_cpi_cam_cfg_ur_set(cpi->base,
      UDMA_CPI_CAM_CFG_UR_FRAMESLICE_URX((x + w)/(cpi->datasize ? cpi->datasize : 1) - 1) |
1c0031f2:	96ba                	add	a3,a3,a4
1c0031f4:	872e                	mv	a4,a1
1c0031f6:	e191                	bnez	a1,1c0031fa <__himax_open+0xfe>
1c0031f8:	4705                	li	a4,1
1c0031fa:	02e6d733          	divu	a4,a3,a4
      UDMA_CPI_CAM_CFG_UR_FRAMESLICE_URY(y + h - 1)
1c0031fe:	97c2                	add	a5,a5,a6
1c003200:	17fd                	addi	a5,a5,-1
1c003202:	07c2                	slli	a5,a5,0x10
      UDMA_CPI_CAM_CFG_UR_FRAMESLICE_URX((x + w)/(cpi->datasize ? cpi->datasize : 1) - 1) |
1c003204:	177d                	addi	a4,a4,-1
    udma_cpi_cam_cfg_ur_set(cpi->base,
1c003206:	8fd9                	or	a5,a5,a4
static inline void udma_cpi_cam_cfg_ur_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, UDMA_CPI_CAM_CFG_UR_OFFSET, value); }
1c003208:	02f52423          	sw	a5,40(a0)
  __himax_reset(himax);
1c00320c:	8522                	mv	a0,s0
  himax->is_awake = 0;
1c00320e:	04042223          	sw	zero,68(s0)
  __himax_reset(himax);
1c003212:	3dad                	jal	1c00308c <__himax_reset>
  __himax_init_regs(himax);
1c003214:	8522                	mv	a0,s0
1c003216:	33b1                	jal	1c002f62 <__himax_init_regs>
  if(himax->conf.format==PI_CAMERA_QQVGA){
1c003218:	485c                	lw	a5,20(s0)
  return 0;
1c00321a:	4481                	li	s1,0
  if(himax->conf.format==PI_CAMERA_QQVGA){
1c00321c:	0027b463          	p.bneimm	a5,2,1c003224 <__himax_open+0x128>
    __himax_set_qqvga(himax);
1c003220:	8522                	mv	a0,s0
1c003222:	3bb5                	jal	1c002f9e <__himax_set_qqvga>
}
1c003224:	50b2                	lw	ra,44(sp)
1c003226:	5422                	lw	s0,40(sp)
1c003228:	8526                	mv	a0,s1
1c00322a:	5902                	lw	s2,32(sp)
1c00322c:	5492                	lw	s1,36(sp)
1c00322e:	6145                	addi	sp,sp,48
1c003230:	8082                	ret
      rowlen = 160+2;
1c003232:	0a200793          	li	a5,162
  }else if(himax->conf.format==PI_CAMERA_QQVGA){
1c003236:	f62721e3          	p.beqimm	a4,2,1c003198 <__himax_open+0x9c>
      rowlen = 320+4;
1c00323a:	14400793          	li	a5,324
1c00323e:	bfa9                	j	1c003198 <__himax_open+0x9c>
  pi_cpi_close(&himax->cpi_device);
1c003240:	854a                	mv	a0,s2
1c003242:	1b6020ef          	jal	ra,1c0053f8 <pi_cpi_close>
  pmsis_l2_malloc_free(himax, sizeof(himax_t));
1c003246:	04800593          	li	a1,72
1c00324a:	8522                	mv	a0,s0
1c00324c:	1cc010ef          	jal	ra,1c004418 <pi_l2_free>
  if (himax == NULL) return -1;
1c003250:	54fd                	li	s1,-1
1c003252:	bfc9                	j	1c003224 <__himax_open+0x128>

1c003254 <__himax_reopen>:
{
1c003254:	7139                	addi	sp,sp,-64
1c003256:	da26                	sw	s1,52(sp)
1c003258:	d84a                	sw	s2,48(sp)
  struct pi_himax_conf *conf = (struct pi_himax_conf *)device->config;
1c00325a:	4144                	lw	s1,4(a0)
{
1c00325c:	892a                	mv	s2,a0
  himax_t *himax = (himax_t *)pmsis_l2_malloc(sizeof(himax_t));
1c00325e:	04800513          	li	a0,72
{
1c003262:	d64e                	sw	s3,44(sp)
1c003264:	de06                	sw	ra,60(sp)
1c003266:	dc22                	sw	s0,56(sp)
1c003268:	89ae                	mv	s3,a1
  himax_t *himax = (himax_t *)pmsis_l2_malloc(sizeof(himax_t));
1c00326a:	1a2010ef          	jal	ra,1c00440c <pi_l2_malloc>
  if (himax == NULL) return -1;
1c00326e:	c945                	beqz	a0,1c00331e <__himax_reopen+0xca>
  memcpy(&himax->conf, conf, sizeof(*conf));
1c003270:	02400613          	li	a2,36
1c003274:	85a6                	mv	a1,s1
1c003276:	842a                	mv	s0,a0
1c003278:	420040ef          	jal	ra,1c007698 <memcpy>
  if (bsp_himax_open(conf))
1c00327c:	8526                	mv	a0,s1
  device->data = (void *)himax;
1c00327e:	00892423          	sw	s0,8(s2)
  if (bsp_himax_open(conf))
1c003282:	702000ef          	jal	ra,1c003984 <bsp_himax_open>
1c003286:	e559                	bnez	a0,1c003314 <__himax_reopen+0xc0>
  pi_cpi_conf_init(&cpi_conf);
1c003288:	0028                	addi	a0,sp,8
1c00328a:	0fa020ef          	jal	ra,1c005384 <pi_cpi_conf_init>
  cpi_conf.itf = conf->cpi_itf;
1c00328e:	449c                	lw	a5,8(s1)
  pi_open_from_conf(&himax->cpi_device, &cpi_conf);
1c003290:	02440913          	addi	s2,s0,36
1c003294:	854a                	mv	a0,s2
1c003296:	002c                	addi	a1,sp,8
  cpi_conf.itf = conf->cpi_itf;
1c003298:	00f10623          	sb	a5,12(sp)
  pi_open_from_conf(&himax->cpi_device, &cpi_conf);
1c00329c:	0b5000ef          	jal	ra,1c003b50 <pi_open_from_conf>
  if (pi_cpi_open(&himax->cpi_device))
1c0032a0:	854a                	mv	a0,s2
1c0032a2:	0ec020ef          	jal	ra,1c00538e <pi_cpi_open>
1c0032a6:	e53d                	bnez	a0,1c003314 <__himax_reopen+0xc0>
  pi_i2c_conf_init(&i2c_conf);
1c0032a8:	0808                	addi	a0,sp,16
1c0032aa:	524020ef          	jal	ra,1c0057ce <pi_i2c_conf_init>
  i2c_conf.cs = 0x48;
1c0032ae:	04800793          	li	a5,72
1c0032b2:	00f11b23          	sh	a5,22(sp)
  i2c_conf.itf = conf->i2c_itf;
1c0032b6:	44dc                	lw	a5,12(s1)
  pi_open_from_conf(&himax->i2c_device, &i2c_conf);
1c0032b8:	03040493          	addi	s1,s0,48
1c0032bc:	8526                	mv	a0,s1
1c0032be:	080c                	addi	a1,sp,16
  i2c_conf.itf = conf->i2c_itf;
1c0032c0:	00f10a23          	sb	a5,20(sp)
  pi_open_from_conf(&himax->i2c_device, &i2c_conf);
1c0032c4:	08d000ef          	jal	ra,1c003b50 <pi_open_from_conf>
  if (pi_i2c_open(&himax->i2c_device))
1c0032c8:	8526                	mv	a0,s1
1c0032ca:	3ec020ef          	jal	ra,1c0056b6 <pi_i2c_open>
1c0032ce:	e121                	bnez	a0,1c00330e <__himax_reopen+0xba>
1c0032d0:	545c                	lw	a5,44(s0)
static inline uint32_t udma_cpi_cam_cfg_glob_get(uint32_t base) { return ARCHI_READ(base, UDMA_CPI_CAM_CFG_GLOB_OFFSET); }
1c0032d2:	4798                	lw	a4,8(a5)
  udma_cpi_cam_cfg_glob_t reg = { .raw =  udma_cpi_cam_cfg_glob_get(cpi->base) };
1c0032d4:	02072783          	lw	a5,32(a4)
  reg.format = format;
1c0032d8:	4695                	li	a3,5
1c0032da:	c486a7b3          	p.insert	a5,a3,2,8
static inline void udma_cpi_cam_cfg_glob_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, UDMA_CPI_CAM_CFG_GLOB_OFFSET, value); }
1c0032de:	02f72023          	sw	a5,32(a4)
  himax->is_awake = 0;
1c0032e2:	04042223          	sw	zero,68(s0)
  if(opts != PI_CAMERA_OPT_NO_REG_INIT){
1c0032e6:	0019a663          	p.beqimm	s3,1,1c0032f2 <__himax_reopen+0x9e>
    __himax_reset(himax);
1c0032ea:	8522                	mv	a0,s0
1c0032ec:	3345                	jal	1c00308c <__himax_reset>
    __himax_init_regs(himax);
1c0032ee:	8522                	mv	a0,s0
1c0032f0:	398d                	jal	1c002f62 <__himax_init_regs>
  if(himax->conf.format==PI_CAMERA_QQVGA){
1c0032f2:	485c                	lw	a5,20(s0)
  return 0;
1c0032f4:	4481                	li	s1,0
  if(himax->conf.format==PI_CAMERA_QQVGA){
1c0032f6:	0027b463          	p.bneimm	a5,2,1c0032fe <__himax_reopen+0xaa>
    __himax_set_qqvga(himax);
1c0032fa:	8522                	mv	a0,s0
1c0032fc:	314d                	jal	1c002f9e <__himax_set_qqvga>
}
1c0032fe:	50f2                	lw	ra,60(sp)
1c003300:	5462                	lw	s0,56(sp)
1c003302:	8526                	mv	a0,s1
1c003304:	5942                	lw	s2,48(sp)
1c003306:	54d2                	lw	s1,52(sp)
1c003308:	59b2                	lw	s3,44(sp)
1c00330a:	6121                	addi	sp,sp,64
1c00330c:	8082                	ret
  pi_cpi_close(&himax->cpi_device);
1c00330e:	854a                	mv	a0,s2
1c003310:	0e8020ef          	jal	ra,1c0053f8 <pi_cpi_close>
  pmsis_l2_malloc_free(himax, sizeof(himax_t));
1c003314:	04800593          	li	a1,72
1c003318:	8522                	mv	a0,s0
1c00331a:	0fe010ef          	jal	ra,1c004418 <pi_l2_free>
  if (himax == NULL) return -1;
1c00331e:	54fd                	li	s1,-1
1c003320:	bff9                	j	1c0032fe <__himax_reopen+0xaa>

1c003322 <__himax_control>:
{
1c003322:	1141                	addi	sp,sp,-16
1c003324:	c606                	sw	ra,12(sp)
1c003326:	c422                	sw	s0,8(sp)
1c003328:	c226                	sw	s1,4(sp)
1c00332a:	c04a                	sw	s2,0(sp)
  return __builtin_pulp_read_then_spr_bit_clr(reg, val);
1c00332c:	300474f3          	csrrci	s1,mstatus,8
  switch (cmd)
1c003330:	471d                	li	a4,7
  himax_t *himax = (himax_t *)device->data;
1c003332:	4500                	lw	s0,8(a0)
  switch (cmd)
1c003334:	00b76d63          	bltu	a4,a1,1c00334e <__himax_control+0x2c>
1c003338:	87ae                	mv	a5,a1
1c00333a:	1c009737          	lui	a4,0x1c009
1c00333e:	078a                	slli	a5,a5,0x2
1c003340:	d7070713          	addi	a4,a4,-656 # 1c008d70 <__func__.13604+0x174>
1c003344:	20f77783          	p.lw	a5,a5(a4)
1c003348:	85b2                	mv	a1,a2
1c00334a:	8782                	jr	a5
      __himax_reopen(device, open_opt);
1c00334c:	3721                	jal	1c003254 <__himax_reopen>
  __builtin_pulp_spr_write(reg, val);
1c00334e:	30049073          	csrw	mstatus,s1
}
1c003352:	40b2                	lw	ra,12(sp)
1c003354:	4422                	lw	s0,8(sp)
1c003356:	4492                	lw	s1,4(sp)
1c003358:	4902                	lw	s2,0(sp)
1c00335a:	4501                	li	a0,0
1c00335c:	0141                	addi	sp,sp,16
1c00335e:	8082                	ret
1c003360:	545c                	lw	a5,44(s0)
static inline uint32_t udma_cpi_cam_cfg_glob_get(uint32_t base) { return ARCHI_READ(base, UDMA_CPI_CAM_CFG_GLOB_OFFSET); }
1c003362:	4798                	lw	a4,8(a5)
  udma_cpi_cam_cfg_glob_t reg = { .raw =  udma_cpi_cam_cfg_glob_get(cpi->base) };
1c003364:	02072783          	lw	a5,32(a4)
  reg.en = 1;
1c003368:	4905                	li	s2,1
1c00336a:	c1f927b3          	p.insert	a5,s2,0,31
static inline void udma_cpi_cam_cfg_glob_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, UDMA_CPI_CAM_CFG_GLOB_OFFSET, value); }
1c00336e:	02f72023          	sw	a5,32(a4)
  if (!himax->is_awake)
1c003372:	407c                	lw	a5,68(s0)
1c003374:	ffe9                	bnez	a5,1c00334e <__himax_control+0x2c>
  __himax_reg_write(himax, HIMAX_MODE_SELECT, mode);
1c003376:	4605                	li	a2,1
1c003378:	10000593          	li	a1,256
1c00337c:	8522                	mv	a0,s0
1c00337e:	36d1                	jal	1c002f42 <__himax_reg_write>
    himax->is_awake = 1;
1c003380:	05242223          	sw	s2,68(s0)
1c003384:	b7e9                	j	1c00334e <__himax_control+0x2c>
      __himax_standby(himax);
1c003386:	8522                	mv	a0,s0
1c003388:	397d                	jal	1c003046 <__himax_standby>
1c00338a:	545c                	lw	a5,44(s0)
static inline uint32_t udma_cpi_cam_cfg_glob_get(uint32_t base) { return ARCHI_READ(base, UDMA_CPI_CAM_CFG_GLOB_OFFSET); }
1c00338c:	4798                	lw	a4,8(a5)
  udma_cpi_cam_cfg_glob_t reg = { .raw =  udma_cpi_cam_cfg_glob_get(cpi->base) };
1c00338e:	02072783          	lw	a5,32(a4)
  reg.en = 0;
1c003392:	c1f027b3          	p.insert	a5,zero,0,31
static inline void udma_cpi_cam_cfg_glob_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, UDMA_CPI_CAM_CFG_GLOB_OFFSET, value); }
1c003396:	02f72023          	sw	a5,32(a4)
1c00339a:	bf55                	j	1c00334e <__himax_control+0x2c>
  if (!himax->is_awake)
1c00339c:	407c                	lw	a5,68(s0)
1c00339e:	eb81                	bnez	a5,1c0033ae <__himax_control+0x8c>
  __himax_reg_write(himax, HIMAX_MODE_SELECT, mode);
1c0033a0:	4605                	li	a2,1
1c0033a2:	10000593          	li	a1,256
1c0033a6:	8522                	mv	a0,s0
1c0033a8:	3e69                	jal	1c002f42 <__himax_reg_write>
    himax->is_awake = 1;
1c0033aa:	4785                	li	a5,1
1c0033ac:	c07c                	sw	a5,68(s0)
    pi_time_wait_us(1000000);
1c0033ae:	000f4537          	lui	a0,0xf4
1c0033b2:	24050513          	addi	a0,a0,576 # f4240 <__L2+0x74240>
1c0033b6:	13c010ef          	jal	ra,1c0044f2 <pi_time_wait_us>
    __himax_standby(himax);
1c0033ba:	8522                	mv	a0,s0
1c0033bc:	3169                	jal	1c003046 <__himax_standby>
1c0033be:	bf41                	j	1c00334e <__himax_control+0x2c>

1c0033c0 <pi_himax_conf_init>:
  .reg_set        = &__himax_reg_set,
  .reg_get        = &__himax_reg_get
};

void pi_himax_conf_init(struct pi_himax_conf *conf)
{
1c0033c0:	1141                	addi	sp,sp,-16
  conf->camera.api = &himax_api;
1c0033c2:	1c0097b7          	lui	a5,0x1c009
{
1c0033c6:	c422                	sw	s0,8(sp)
1c0033c8:	c606                	sw	ra,12(sp)
  conf->camera.api = &himax_api;
1c0033ca:	21478793          	addi	a5,a5,532 # 1c009214 <himax_api>
1c0033ce:	c15c                	sw	a5,4(a0)
  conf->skip_pads_config = 0;
  conf->format = PI_CAMERA_QVGA; //By Default QVGA
1c0033d0:	4785                	li	a5,1
  conf->skip_pads_config = 0;
1c0033d2:	00050823          	sb	zero,16(a0)
  conf->format = PI_CAMERA_QVGA; //By Default QVGA
1c0033d6:	c95c                	sw	a5,20(a0)
  conf->roi.slice_en = 0; //Disable the ROI by default.
1c0033d8:	02050023          	sb	zero,32(a0)
{
1c0033dc:	842a                	mv	s0,a0
  bsp_himax_conf_init(conf);
1c0033de:	2379                	jal	1c00396c <bsp_himax_conf_init>
  __camera_conf_init(&conf->camera);
1c0033e0:	8522                	mv	a0,s0
}
1c0033e2:	4422                	lw	s0,8(sp)
1c0033e4:	40b2                	lw	ra,12(sp)
1c0033e6:	0141                	addi	sp,sp,16
  __camera_conf_init(&conf->camera);
1c0033e8:	bea1                	j	1c002f40 <__camera_conf_init>

1c0033ea <pi_task_wait_on.isra.3>:
};

static inline int pi_transport_send_async(struct pi_device *device, void *buffer, size_t size, pi_task_t *task)
{
  pi_transport_api_t *api = (pi_transport_api_t *)device->api;
  return api->send_async(device, buffer, size, task);
1c0033ea:	1141                	addi	sp,sp,-16
1c0033ec:	c422                	sw	s0,8(sp)
1c0033ee:	c226                	sw	s1,4(sp)
1c0033f0:	c606                	sw	ra,12(sp)
1c0033f2:	c04a                	sw	s2,0(sp)
1c0033f4:	842a                	mv	s0,a0
1c0033f6:	00040783          	lb	a5,0(s0)
1c0033fa:	c799                	beqz	a5,1c003408 <pi_task_wait_on.isra.3+0x1e>
1c0033fc:	40b2                	lw	ra,12(sp)
1c0033fe:	4422                	lw	s0,8(sp)
1c003400:	4492                	lw	s1,4(sp)
1c003402:	4902                	lw	s2,0(sp)
1c003404:	0141                	addi	sp,sp,16
1c003406:	8082                	ret
1c003408:	30047973          	csrrci	s2,mstatus,8
1c00340c:	4585                	li	a1,1
1c00340e:	01c00513          	li	a0,28
1c003412:	59d000ef          	jal	ra,1c0041ae <__rt_event_execute>
1c003416:	30091073          	csrw	mstatus,s2
1c00341a:	bff1                	j	1c0033f6 <pi_task_wait_on.isra.3+0xc>

1c00341c <pi_transport_open>:
1c00341c:	1141                	addi	sp,sp,-16
1c00341e:	c226                	sw	s1,4(sp)
1c003420:	4144                	lw	s1,4(a0)
1c003422:	c422                	sw	s0,8(sp)
1c003424:	842a                	mv	s0,a0
1c003426:	1c009537          	lui	a0,0x1c009
1c00342a:	85a6                	mv	a1,s1
1c00342c:	eac50513          	addi	a0,a0,-340 # 1c008eac <__himax_reg_init+0x11c>
1c003430:	c606                	sw	ra,12(sp)
1c003432:	578040ef          	jal	ra,1c0079aa <printf>
1c003436:	409c                	lw	a5,0(s1)
1c003438:	8522                	mv	a0,s0
1c00343a:	40b2                	lw	ra,12(sp)
1c00343c:	c01c                	sw	a5,0(s0)
1c00343e:	4422                	lw	s0,8(sp)
1c003440:	4492                	lw	s1,4(sp)
1c003442:	0007a303          	lw	t1,0(a5)
1c003446:	0141                	addi	sp,sp,16
1c003448:	8302                	jr	t1

1c00344a <pi_transport_connect>:
1c00344a:	1c0097b7          	lui	a5,0x1c009
1c00344e:	35c78793          	addi	a5,a5,860 # 1c00935c <connection.13342>
1c003452:	4388                	lw	a0,0(a5)
1c003454:	00150713          	addi	a4,a0,1
1c003458:	c398                	sw	a4,0(a5)
1c00345a:	8082                	ret

1c00345c <pi_transport_send_header>:
1c00345c:	411c                	lw	a5,0(a0)
}



int pi_transport_send_header(struct pi_device *device, struct pi_transport_header *header, int channel, size_t size)
{
1c00345e:	7175                	addi	sp,sp,-144
  task->done = 0;
1c003460:	00010a23          	sb	zero,20(sp)
1c003464:	479c                	lw	a5,8(a5)
  task->id = PI_TASK_NONE_ID;
1c003466:	4705                	li	a4,1
1c003468:	c522                	sw	s0,136(sp)
  header->channel = channel;
1c00346a:	c190                	sw	a2,0(a1)
  header->packet_size = size;
1c00346c:	c1d4                	sw	a3,4(a1)
{
1c00346e:	c706                	sw	ra,140(sp)
1c003470:	cc3a                	sw	a4,24(sp)
  task->arg[0] = (uint32_t)0;
1c003472:	c202                	sw	zero,4(sp)
  task->implem.keep = 1;
1c003474:	d43a                	sw	a4,40(sp)
1c003476:	868a                	mv	a3,sp
1c003478:	4631                	li	a2,12
1c00347a:	9782                	jalr	a5
  pi_task_t task;
  if (pi_transport_send_header_async(device, header, channel, size, pi_task_block(&task)))
  	return -1;
1c00347c:	547d                	li	s0,-1
  if (pi_transport_send_header_async(device, header, channel, size, pi_task_block(&task)))
1c00347e:	e501                	bnez	a0,1c003486 <pi_transport_send_header+0x2a>
1c003480:	842a                	mv	s0,a0
  pi_task_wait_on(&task);
1c003482:	0848                	addi	a0,sp,20
1c003484:	379d                	jal	1c0033ea <pi_task_wait_on.isra.3>
  return 0;
}
1c003486:	8522                	mv	a0,s0
1c003488:	40ba                	lw	ra,140(sp)
1c00348a:	442a                	lw	s0,136(sp)
1c00348c:	6149                	addi	sp,sp,144
1c00348e:	8082                	ret

1c003490 <pi_transport_send>:



int pi_transport_send(struct pi_device *device, void *buffer, size_t size)
{
1c003490:	7175                	addi	sp,sp,-144
  task->id = PI_TASK_NONE_ID;
1c003492:	4785                	li	a5,1
1c003494:	cc3e                	sw	a5,24(sp)
  task->implem.keep = 1;
1c003496:	d43e                	sw	a5,40(sp)
1c003498:	411c                	lw	a5,0(a0)
1c00349a:	00010a23          	sb	zero,20(sp)
1c00349e:	c522                	sw	s0,136(sp)
1c0034a0:	479c                	lw	a5,8(a5)
1c0034a2:	c706                	sw	ra,140(sp)
  task->arg[0] = (uint32_t)0;
1c0034a4:	c202                	sw	zero,4(sp)
1c0034a6:	868a                	mv	a3,sp
1c0034a8:	9782                	jalr	a5
  pi_task_t task;
  if (pi_transport_send_async(device, buffer, size, pi_task_block(&task)))
  	return -1;
1c0034aa:	547d                	li	s0,-1
  if (pi_transport_send_async(device, buffer, size, pi_task_block(&task)))
1c0034ac:	e501                	bnez	a0,1c0034b4 <pi_transport_send+0x24>
1c0034ae:	842a                	mv	s0,a0
  pi_task_wait_on(&task);
1c0034b0:	0848                	addi	a0,sp,20
1c0034b2:	3f25                	jal	1c0033ea <pi_task_wait_on.isra.3>
  return 0;
}
1c0034b4:	8522                	mv	a0,s0
1c0034b6:	40ba                	lw	ra,140(sp)
1c0034b8:	442a                	lw	s0,136(sp)
1c0034ba:	6149                	addi	sp,sp,144
1c0034bc:	8082                	ret

1c0034be <__nina_w10_append_string>:
}



static int __nina_w10_append_string(uint8_t *buffer, const char *str)
{
1c0034be:	872a                	mv	a4,a0
1c0034c0:	87ae                	mv	a5,a1
  int index = 0;
  while(1)
  {
    buffer[index] = str[index];
1c0034c2:	0017c68b          	p.lbu	a3,1(a5!)
1c0034c6:	00d700ab          	p.sb	a3,1(a4!)
    if (str[index] == 0)
1c0034ca:	fff7c683          	lbu	a3,-1(a5)
1c0034ce:	40b78533          	sub	a0,a5,a1
1c0034d2:	fae5                	bnez	a3,1c0034c2 <__nina_w10_append_string+0x4>
      break;
    index++;
  }
  return index + 1;
}
1c0034d4:	8082                	ret

1c0034d6 <__nina_w10_connect>:


int __nina_w10_connect(struct pi_device *device, int channel, void (*rcv_callback(void *arg, struct pi_transport_header)), void *arg)
{
  return 0;
}
1c0034d6:	4501                	li	a0,0
1c0034d8:	8082                	ret

1c0034da <__nina_w10_close>:


void __nina_w10_close(struct pi_device *device)
{

}
1c0034da:	8082                	ret

1c0034dc <__nina_w10_receive_async>:


int __nina_w10_receive_async(struct pi_device *device, void *buffer, size_t size, pi_task_t *task)
{
  return 0;
}
1c0034dc:	4501                	li	a0,0
1c0034de:	8082                	ret

1c0034e0 <__nina_w10_get_response.constprop.6>:
  if (nina->access_done)
1c0034e0:	0bc52783          	lw	a5,188(a0)
static int __nina_w10_get_response(nina_t *nina, uint8_t *response, int size, pi_task_t *task)
1c0034e4:	1101                	addi	sp,sp,-32
1c0034e6:	cc22                	sw	s0,24(sp)
1c0034e8:	ca26                	sw	s1,20(sp)
1c0034ea:	c84a                	sw	s2,16(sp)
1c0034ec:	c64e                	sw	s3,12(sp)
1c0034ee:	ce06                	sw	ra,28(sp)
1c0034f0:	c452                	sw	s4,8(sp)
1c0034f2:	c256                	sw	s5,4(sp)
1c0034f4:	842a                	mv	s0,a0
1c0034f6:	892e                	mv	s2,a1
1c0034f8:	89b2                	mv	s3,a2
1c0034fa:	00c50493          	addi	s1,a0,12
  if (nina->access_done)
1c0034fe:	c791                	beqz	a5,1c00350a <__nina_w10_get_response.constprop.6+0x2a>
    while(pi_gpio_pin_notif_get(&nina->gpio_ready, CONFIG_NINA_GPIO_NINA_ACK) == 0)
1c003500:	45c9                	li	a1,18
1c003502:	8526                	mv	a0,s1
1c003504:	546030ef          	jal	ra,1c006a4a <pi_gpio_pin_notif_get>
1c003508:	c915                	beqz	a0,1c00353c <__nina_w10_get_response.constprop.6+0x5c>
  pi_gpio_pin_notif_clear(&nina->gpio_ready, CONFIG_NINA_GPIO_NINA_ACK);
1c00350a:	8526                	mv	a0,s1
1c00350c:	45c9                	li	a1,18
1c00350e:	524030ef          	jal	ra,1c006a32 <pi_gpio_pin_notif_clear>
  pi_spi_receive_async(&nina->spim, (void *)response, size*8, PI_SPI_CS_AUTO, task);
1c003512:	8522                	mv	a0,s0
1c003514:	874e                	mv	a4,s3
1c003516:	85ca                	mv	a1,s2
1c003518:	4681                	li	a3,0
1c00351a:	04000613          	li	a2,64
1c00351e:	17f020ef          	jal	ra,1c005e9c <pi_spi_receive_async>
  nina->access_done = 1;
1c003522:	4785                	li	a5,1
1c003524:	0af42e23          	sw	a5,188(s0)
}
1c003528:	40f2                	lw	ra,28(sp)
1c00352a:	4462                	lw	s0,24(sp)
1c00352c:	44d2                	lw	s1,20(sp)
1c00352e:	4942                	lw	s2,16(sp)
1c003530:	49b2                	lw	s3,12(sp)
1c003532:	4a22                	lw	s4,8(sp)
1c003534:	4a92                	lw	s5,4(sp)
1c003536:	4501                	li	a0,0
1c003538:	6105                	addi	sp,sp,32
1c00353a:	8082                	ret
  return __builtin_pulp_read_then_spr_bit_clr(reg, val);
1c00353c:	30047af3          	csrrci	s5,mstatus,8
  __rt_event_execute(__rt_event_get_current_sched(), wait);
1c003540:	4585                	li	a1,1
1c003542:	01c00513          	li	a0,28
1c003546:	469000ef          	jal	ra,1c0041ae <__rt_event_execute>
  __builtin_pulp_spr_write(reg, val);
1c00354a:	300a9073          	csrw	mstatus,s5
1c00354e:	bf4d                	j	1c003500 <__nina_w10_get_response.constprop.6+0x20>

1c003550 <__nina_w10_setup_resume>:
{
1c003550:	1141                	addi	sp,sp,-16
1c003552:	c422                	sw	s0,8(sp)
  pmsis_l2_malloc_free(nina->setup_command, nina->setup_size);
1c003554:	0ac52583          	lw	a1,172(a0)
{
1c003558:	842a                	mv	s0,a0
  pmsis_l2_malloc_free(nina->setup_command, nina->setup_size);
1c00355a:	0b052503          	lw	a0,176(a0)
{
1c00355e:	c606                	sw	ra,12(sp)
  pmsis_l2_malloc_free(nina->setup_command, nina->setup_size);
1c003560:	6b9000ef          	jal	ra,1c004418 <pi_l2_free>
  pi_task_t *task = nina->pending_task;
1c003564:	0a042603          	lw	a2,160(s0)
  __nina_w10_get_response(nina, (uint8_t *)&nina->req, sizeof(nina_req_t), task);
1c003568:	0b440593          	addi	a1,s0,180
  nina->pending_task = NULL;
1c00356c:	0a042023          	sw	zero,160(s0)
  __nina_w10_get_response(nina, (uint8_t *)&nina->req, sizeof(nina_req_t), task);
1c003570:	8522                	mv	a0,s0
}
1c003572:	4422                	lw	s0,8(sp)
1c003574:	40b2                	lw	ra,12(sp)
1c003576:	0141                	addi	sp,sp,16
  __nina_w10_get_response(nina, (uint8_t *)&nina->req, sizeof(nina_req_t), task);
1c003578:	b7a5                	j	1c0034e0 <__nina_w10_get_response.constprop.6>

1c00357a <__nina_w10_send_command>:
  if (nina->access_done)
1c00357a:	0bc52783          	lw	a5,188(a0)
{
1c00357e:	1101                	addi	sp,sp,-32
1c003580:	cc22                	sw	s0,24(sp)
1c003582:	ca26                	sw	s1,20(sp)
1c003584:	c84a                	sw	s2,16(sp)
1c003586:	c64e                	sw	s3,12(sp)
1c003588:	c452                	sw	s4,8(sp)
1c00358a:	ce06                	sw	ra,28(sp)
1c00358c:	c256                	sw	s5,4(sp)
1c00358e:	c05a                	sw	s6,0(sp)
1c003590:	842a                	mv	s0,a0
1c003592:	892e                	mv	s2,a1
1c003594:	89b2                	mv	s3,a2
1c003596:	8a36                	mv	s4,a3
1c003598:	00c50493          	addi	s1,a0,12
  if (nina->access_done)
1c00359c:	c791                	beqz	a5,1c0035a8 <__nina_w10_send_command+0x2e>
    while(pi_gpio_pin_notif_get(&nina->gpio_ready, CONFIG_NINA_GPIO_NINA_ACK) == 0)
1c00359e:	45c9                	li	a1,18
1c0035a0:	8526                	mv	a0,s1
1c0035a2:	4a8030ef          	jal	ra,1c006a4a <pi_gpio_pin_notif_get>
1c0035a6:	c91d                	beqz	a0,1c0035dc <__nina_w10_send_command+0x62>
  pi_gpio_pin_notif_clear(&nina->gpio_ready, CONFIG_NINA_GPIO_NINA_ACK);
1c0035a8:	8526                	mv	a0,s1
1c0035aa:	45c9                	li	a1,18
1c0035ac:	486030ef          	jal	ra,1c006a32 <pi_gpio_pin_notif_clear>
  pi_spi_send_async(&nina->spim, (void *)command, size*8, PI_SPI_CS_AUTO, task);
1c0035b0:	8522                	mv	a0,s0
1c0035b2:	8752                	mv	a4,s4
1c0035b4:	00399613          	slli	a2,s3,0x3
1c0035b8:	85ca                	mv	a1,s2
1c0035ba:	4681                	li	a3,0
1c0035bc:	788020ef          	jal	ra,1c005d44 <pi_spi_send_async>
  nina->access_done = 1;
1c0035c0:	4785                	li	a5,1
1c0035c2:	0af42e23          	sw	a5,188(s0)
}
1c0035c6:	40f2                	lw	ra,28(sp)
1c0035c8:	4462                	lw	s0,24(sp)
1c0035ca:	44d2                	lw	s1,20(sp)
1c0035cc:	4942                	lw	s2,16(sp)
1c0035ce:	49b2                	lw	s3,12(sp)
1c0035d0:	4a22                	lw	s4,8(sp)
1c0035d2:	4a92                	lw	s5,4(sp)
1c0035d4:	4b02                	lw	s6,0(sp)
1c0035d6:	4501                	li	a0,0
1c0035d8:	6105                	addi	sp,sp,32
1c0035da:	8082                	ret
  return __builtin_pulp_read_then_spr_bit_clr(reg, val);
1c0035dc:	30047b73          	csrrci	s6,mstatus,8
1c0035e0:	4585                	li	a1,1
1c0035e2:	01c00513          	li	a0,28
1c0035e6:	3c9000ef          	jal	ra,1c0041ae <__rt_event_execute>
  __builtin_pulp_spr_write(reg, val);
1c0035ea:	300b1073          	csrw	mstatus,s6
1c0035ee:	bf45                	j	1c00359e <__nina_w10_send_command+0x24>

1c0035f0 <__nina_w10_send_async>:
  nina_t *nina = (nina_t *)device->data;
1c0035f0:	4508                	lw	a0,8(a0)
{
1c0035f2:	1141                	addi	sp,sp,-16
1c0035f4:	c606                	sw	ra,12(sp)
1c0035f6:	c422                	sw	s0,8(sp)
  return __builtin_pulp_read_then_spr_bit_clr(reg, val);
1c0035f8:	30047473          	csrrci	s0,mstatus,8
  if (nina->pending_task)
1c0035fc:	0a052783          	lw	a5,160(a0)
1c003600:	c79d                	beqz	a5,1c00362e <__nina_w10_send_async+0x3e>
    if (nina->pending_first)
1c003602:	0a452783          	lw	a5,164(a0)
1c003606:	c38d                	beqz	a5,1c003628 <__nina_w10_send_async+0x38>
      nina->pending_last->implem.next = task;
1c003608:	0a852783          	lw	a5,168(a0)
1c00360c:	cfd4                	sw	a3,28(a5)
    nina->pending_last = task;
1c00360e:	0ad52423          	sw	a3,168(a0)
    task->implem.next = NULL;
1c003612:	0006ae23          	sw	zero,28(a3)
    task->implem.data[0] = (int)buffer;
1c003616:	de8c                	sw	a1,56(a3)
    task->implem.data[1] = size;
1c003618:	ded0                	sw	a2,60(a3)
  __builtin_pulp_spr_write(reg, val);
1c00361a:	30041073          	csrw	mstatus,s0
}
1c00361e:	40b2                	lw	ra,12(sp)
1c003620:	4422                	lw	s0,8(sp)
1c003622:	4501                	li	a0,0
1c003624:	0141                	addi	sp,sp,16
1c003626:	8082                	ret
      nina->pending_first = task;
1c003628:	0ad52223          	sw	a3,164(a0)
1c00362c:	b7cd                	j	1c00360e <__nina_w10_send_async+0x1e>
  req->type = NINA_W10_CMD_SEND_PACKET;
1c00362e:	08100793          	li	a5,129
1c003632:	0af52a23          	sw	a5,180(a0)
  task->arg[0] = (uint32_t)callback;
1c003636:	1c0037b7          	lui	a5,0x1c003
1c00363a:	66c78793          	addi	a5,a5,1644 # 1c00366c <__nina_w10_send_packet_resume>
1c00363e:	cd5c                	sw	a5,28(a0)
  task->implem.keep = 1;
1c003640:	4785                	li	a5,1
  req->size = size;
1c003642:	0ac52c23          	sw	a2,184(a0)
  nina->pending_task = task;
1c003646:	0ad52023          	sw	a3,160(a0)
  nina->pending_size = size;
1c00364a:	08c52c23          	sw	a2,152(a0)
  nina->pending_packet = packet;
1c00364e:	08b52e23          	sw	a1,156(a0)
1c003652:	c13c                	sw	a5,64(a0)
  __nina_w10_send_command(nina, (uint8_t *)&nina->req, sizeof(nina_req_t), pi_task_callback(&nina->task, __nina_w10_send_packet_resume, nina));
1c003654:	01850693          	addi	a3,a0,24
1c003658:	4621                	li	a2,8
1c00365a:	0b450593          	addi	a1,a0,180
  task->id = PI_TASK_CALLBACK_ID;
1c00365e:	02052823          	sw	zero,48(a0)
  task->arg[1] = (uint32_t)arg;
1c003662:	d108                	sw	a0,32(a0)
  task->done = 0;
1c003664:	02050623          	sb	zero,44(a0)
1c003668:	3f09                	jal	1c00357a <__nina_w10_send_command>
1c00366a:	bf45                	j	1c00361a <__nina_w10_send_async+0x2a>

1c00366c <__nina_w10_send_packet_resume>:
{
1c00366c:	1141                	addi	sp,sp,-16
1c00366e:	c226                	sw	s1,4(sp)
  if (nina->pending_size)
1c003670:	09852483          	lw	s1,152(a0)
{
1c003674:	c422                	sw	s0,8(sp)
1c003676:	c606                	sw	ra,12(sp)
1c003678:	842a                	mv	s0,a0
1c00367a:	01850693          	addi	a3,a0,24
  if (nina->pending_size)
1c00367e:	c4b9                	beqz	s1,1c0036cc <__nina_w10_send_packet_resume+0x60>
    if (iter_size > nina->pending_size)
1c003680:	3ff00793          	li	a5,1023
1c003684:	0097f463          	bleu	s1,a5,1c00368c <__nina_w10_send_packet_resume+0x20>
    uint32_t iter_size = 1024;
1c003688:	40000493          	li	s1,1024
  task->arg[0] = (uint32_t)callback;
1c00368c:	1c0037b7          	lui	a5,0x1c003
1c003690:	66c78793          	addi	a5,a5,1644 # 1c00366c <__nina_w10_send_packet_resume>
    __nina_w10_send_command(nina, nina->pending_packet, iter_size, pi_task_callback(&nina->task, __nina_w10_send_packet_resume, nina));
1c003694:	09c42583          	lw	a1,156(s0)
1c003698:	cc5c                	sw	a5,28(s0)
  task->implem.keep = 1;
1c00369a:	4785                	li	a5,1
1c00369c:	c03c                	sw	a5,64(s0)
  task->id = PI_TASK_CALLBACK_ID;
1c00369e:	02042823          	sw	zero,48(s0)
  task->arg[1] = (uint32_t)arg;
1c0036a2:	d000                	sw	s0,32(s0)
1c0036a4:	02040623          	sb	zero,44(s0)
1c0036a8:	8626                	mv	a2,s1
1c0036aa:	8522                	mv	a0,s0
1c0036ac:	35f9                	jal	1c00357a <__nina_w10_send_command>
    nina->pending_size -= iter_size;
1c0036ae:	09842783          	lw	a5,152(s0)
}
1c0036b2:	40b2                	lw	ra,12(sp)
    nina->pending_size -= iter_size;
1c0036b4:	8f85                	sub	a5,a5,s1
1c0036b6:	08f42c23          	sw	a5,152(s0)
    nina->pending_packet += iter_size;
1c0036ba:	09c42783          	lw	a5,156(s0)
1c0036be:	94be                	add	s1,s1,a5
1c0036c0:	08942e23          	sw	s1,156(s0)
}
1c0036c4:	4422                	lw	s0,8(sp)
1c0036c6:	4492                	lw	s1,4(sp)
1c0036c8:	0141                	addi	sp,sp,16
1c0036ca:	8082                	ret
  task->arg[0] = (uint32_t)callback;
1c0036cc:	1c0047b7          	lui	a5,0x1c004
1c0036d0:	89878793          	addi	a5,a5,-1896 # 1c003898 <__nina_w10_send_packet_end>
1c0036d4:	cd5c                	sw	a5,28(a0)
  task->id = PI_TASK_CALLBACK_ID;
1c0036d6:	02052823          	sw	zero,48(a0)
  task->arg[1] = (uint32_t)arg;
1c0036da:	d008                	sw	a0,32(s0)
1c0036dc:	02050623          	sb	zero,44(a0)
1c0036e0:	4422                	lw	s0,8(sp)
1c0036e2:	40b2                	lw	ra,12(sp)
1c0036e4:	4492                	lw	s1,4(sp)
  task->implem.keep = 1;
1c0036e6:	4785                	li	a5,1
1c0036e8:	c13c                	sw	a5,64(a0)
    __nina_w10_get_response(nina, (uint8_t *)&nina->req, sizeof(nina_req_t), pi_task_callback(&nina->task, __nina_w10_send_packet_end, nina));
1c0036ea:	8636                	mv	a2,a3
1c0036ec:	0b450593          	addi	a1,a0,180
}
1c0036f0:	0141                	addi	sp,sp,16
    __nina_w10_get_response(nina, (uint8_t *)&nina->req, sizeof(nina_req_t), pi_task_callback(&nina->task, __nina_w10_send_packet_end, nina));
1c0036f2:	b3fd                	j	1c0034e0 <__nina_w10_get_response.constprop.6>

1c0036f4 <__nina_w10_open>:
{
1c0036f4:	7115                	addi	sp,sp,-224
1c0036f6:	c9ca                	sw	s2,208(sp)
1c0036f8:	c7ce                	sw	s3,204(sp)
  struct pi_nina_w10_conf *conf = (struct pi_nina_w10_conf *)device->config;
1c0036fa:	00452903          	lw	s2,4(a0)
{
1c0036fe:	89aa                	mv	s3,a0
  nina_t *nina = (nina_t *)pmsis_l2_malloc(sizeof(nina_t));
1c003700:	0c000513          	li	a0,192
{
1c003704:	cf86                	sw	ra,220(sp)
1c003706:	cda2                	sw	s0,216(sp)
1c003708:	cba6                	sw	s1,212(sp)
1c00370a:	c5d2                	sw	s4,200(sp)
1c00370c:	c3d6                	sw	s5,196(sp)
1c00370e:	c1da                	sw	s6,192(sp)
1c003710:	df5e                	sw	s7,188(sp)
  nina_t *nina = (nina_t *)pmsis_l2_malloc(sizeof(nina_t));
1c003712:	4fb000ef          	jal	ra,1c00440c <pi_l2_malloc>
  if (nina == NULL) return -1;
1c003716:	16050f63          	beqz	a0,1c003894 <__nina_w10_open+0x1a0>
1c00371a:	842a                	mv	s0,a0
  pi_gpio_conf_init(&gpio_conf);
1c00371c:	0068                	addi	a0,sp,12
1c00371e:	1dc030ef          	jal	ra,1c0068fa <pi_gpio_conf_init>
  pi_open_from_conf(&nina->gpio_ready, &gpio_conf);
1c003722:	00c40493          	addi	s1,s0,12
1c003726:	006c                	addi	a1,sp,12
1c003728:	8526                	mv	a0,s1
1c00372a:	211d                	jal	1c003b50 <pi_open_from_conf>
  pi_gpio_open(&nina->gpio_ready);
1c00372c:	8526                	mv	a0,s1
1c00372e:	1d2030ef          	jal	ra,1c006900 <pi_gpio_open>
  pi_gpio_pin_configure(&nina->gpio_ready, CONFIG_NINA_GPIO_NINA_ACK, PI_GPIO_INPUT);
1c003732:	4601                	li	a2,0
1c003734:	45c9                	li	a1,18
1c003736:	8526                	mv	a0,s1
1c003738:	370030ef          	jal	ra,1c006aa8 <pi_gpio_pin_configure>
  pi_gpio_pin_notif_configure(&nina->gpio_ready, CONFIG_NINA_GPIO_NINA_ACK, PI_GPIO_NOTIF_RISE);
1c00373c:	4605                	li	a2,1
1c00373e:	45c9                	li	a1,18
1c003740:	8526                	mv	a0,s1
1c003742:	28c030ef          	jal	ra,1c0069ce <pi_gpio_pin_notif_configure>
  pi_pad_set_function(CONFIG_NINA_GPIO_NINA_ACK_PAD, CONFIG_NINA_GPIO_NINA_ACK_PAD_FUNC);
1c003746:	4585                	li	a1,1
1c003748:	4561                	li	a0,24
1c00374a:	3e9010ef          	jal	ra,1c005332 <pi_pad_set_function>
  pi_spi_conf_init(&spi_conf);
1c00374e:	0848                	addi	a0,sp,20
1c003750:	09c030ef          	jal	ra,1c0067ec <pi_spi_conf_init>
  spi_conf.itf = conf->spi_itf;
1c003754:	00492783          	lw	a5,4(s2)
  pi_open_from_conf(&nina->spim, &spi_conf);
1c003758:	084c                	addi	a1,sp,20
1c00375a:	8522                	mv	a0,s0
  spi_conf.itf = conf->spi_itf;
1c00375c:	02f102a3          	sb	a5,37(sp)
  spi_conf.cs = conf->spi_cs;
1c003760:	00892783          	lw	a5,8(s2)
  spi_conf.polarity = 0;
1c003764:	ce02                	sw	zero,28(sp)
  spi_conf.phase = 0;
1c003766:	d002                	sw	zero,32(sp)
  spi_conf.cs = conf->spi_cs;
1c003768:	02f10223          	sb	a5,36(sp)
  spi_conf.max_baudrate = 30000000;
1c00376c:	01c9c7b7          	lui	a5,0x1c9c
1c003770:	38078793          	addi	a5,a5,896 # 1c9c380 <__L2+0x1c1c380>
1c003774:	ca3e                	sw	a5,20(sp)
1c003776:	10000793          	li	a5,256
1c00377a:	00f11c23          	sh	a5,24(sp)
  pi_open_from_conf(&nina->spim, &spi_conf);
1c00377e:	2ec9                	jal	1c003b50 <pi_open_from_conf>
  if (pi_spi_open(&nina->spim))
1c003780:	8522                	mv	a0,s0
1c003782:	188020ef          	jal	ra,1c00590a <pi_spi_open>
1c003786:	8a2a                	mv	s4,a0
1c003788:	10051163          	bnez	a0,1c00388a <__nina_w10_open+0x196>
  device->data = (void *)nina;
1c00378c:	0089a423          	sw	s0,8(s3)
  nina->pending_task = NULL;
1c003790:	0a042023          	sw	zero,160(s0)
  nina->pending_first = NULL;
1c003794:	0a042223          	sw	zero,164(s0)
    pi_gpio_pin_read(&nina->gpio_ready, CONFIG_NINA_GPIO_NINA_ACK, &value);
1c003798:	03010b93          	addi	s7,sp,48
1c00379c:	865e                	mv	a2,s7
1c00379e:	45c9                	li	a1,18
1c0037a0:	8526                	mv	a0,s1
1c0037a2:	1f4030ef          	jal	ra,1c006996 <pi_gpio_pin_read>
    if (value == 1)
1c0037a6:	5b42                	lw	s6,48(sp)
1c0037a8:	001b2663          	p.beqimm	s6,1,1c0037b4 <__nina_w10_open+0xc0>
    pi_time_wait_us(10);
1c0037ac:	4529                	li	a0,10
1c0037ae:	545000ef          	jal	ra,1c0044f2 <pi_time_wait_us>
  do {
1c0037b2:	b7ed                	j	1c00379c <__nina_w10_open+0xa8>
  nina->access_done = 0;
1c0037b4:	0a042e23          	sw	zero,188(s0)
1c0037b8:	04010223          	sb	zero,68(sp)
  int setup_size = sizeof(nina_req_t) + strlen(conf->ip_addr) + 1 + strlen(conf->ssid) + 1 + strlen(conf->passwd) + 1;
1c0037bc:	01492503          	lw	a0,20(s2)
  task->id = PI_TASK_NONE_ID;
1c0037c0:	c4da                	sw	s6,72(sp)
  task->arg[0] = (uint32_t)0;
1c0037c2:	da02                	sw	zero,52(sp)
  task->implem.keep = 1;
1c0037c4:	ccda                	sw	s6,88(sp)
1c0037c6:	6ad030ef          	jal	ra,1c007672 <strlen>
1c0037ca:	89aa                	mv	s3,a0
1c0037cc:	00c92503          	lw	a0,12(s2)
1c0037d0:	6a3030ef          	jal	ra,1c007672 <strlen>
1c0037d4:	84aa                	mv	s1,a0
1c0037d6:	01092503          	lw	a0,16(s2)
1c0037da:	99a6                	add	s3,s3,s1
1c0037dc:	09ad                	addi	s3,s3,11
1c0037de:	695030ef          	jal	ra,1c007672 <strlen>
1c0037e2:	99aa                	add	s3,s3,a0
  uint8_t *setup_command = pmsis_l2_malloc(setup_size);
1c0037e4:	854e                	mv	a0,s3
1c0037e6:	427000ef          	jal	ra,1c00440c <pi_l2_malloc>
1c0037ea:	8aaa                	mv	s5,a0
  if (setup_command == NULL)
1c0037ec:	c535                	beqz	a0,1c003858 <__nina_w10_open+0x164>
  req->type = NINA_W10_CMD_SETUP;
1c0037ee:	08000793          	li	a5,128
1c0037f2:	84aa                	mv	s1,a0
  current += __nina_w10_append_string(current, conf->ssid);
1c0037f4:	00c92583          	lw	a1,12(s2)
  req->type = NINA_W10_CMD_SETUP;
1c0037f8:	00f4a42b          	p.sw	a5,8(s1!)
  current += __nina_w10_append_string(current, conf->ssid);
1c0037fc:	8526                	mv	a0,s1
  nina->pending_task = task;
1c0037fe:	0b742023          	sw	s7,160(s0)
  current += __nina_w10_append_string(current, conf->ssid);
1c003802:	3975                	jal	1c0034be <__nina_w10_append_string>
  current += __nina_w10_append_string(current, conf->passwd);
1c003804:	01092583          	lw	a1,16(s2)
  current += __nina_w10_append_string(current, conf->ssid);
1c003808:	94aa                	add	s1,s1,a0
  current += __nina_w10_append_string(current, conf->passwd);
1c00380a:	8526                	mv	a0,s1
1c00380c:	394d                	jal	1c0034be <__nina_w10_append_string>
  current += __nina_w10_append_string(current, conf->ip_addr);
1c00380e:	01492583          	lw	a1,20(s2)
  current += __nina_w10_append_string(current, conf->passwd);
1c003812:	94aa                	add	s1,s1,a0
  current += __nina_w10_append_string(current, conf->ip_addr);
1c003814:	8526                	mv	a0,s1
1c003816:	3165                	jal	1c0034be <__nina_w10_append_string>
  current += __nina_w10_append_uint32(current, conf->port);
1c003818:	01892783          	lw	a5,24(s2)
  *(uint32_t *)buffer = value;
1c00381c:	9526                	add	a0,a0,s1
  __nina_w10_send_command(nina, setup_command, size, pi_task_callback(&nina->task, __nina_w10_setup_resume, (void *)nina));
1c00381e:	01840693          	addi	a3,s0,24
  *(uint32_t *)buffer = value;
1c003822:	00f5222b          	p.sw	a5,4(a0!)
  int size = ((current - setup_command) + 3) & ~3;
1c003826:	41550533          	sub	a0,a0,s5
  task->arg[0] = (uint32_t)callback;
1c00382a:	1c0037b7          	lui	a5,0x1c003
1c00382e:	00350613          	addi	a2,a0,3
1c003832:	55078793          	addi	a5,a5,1360 # 1c003550 <__nina_w10_setup_resume>
  nina->setup_size = setup_size;
1c003836:	0b342623          	sw	s3,172(s0)
  nina->setup_command = setup_command;
1c00383a:	0b542823          	sw	s5,176(s0)
  task->id = PI_TASK_CALLBACK_ID;
1c00383e:	02042823          	sw	zero,48(s0)
  task->arg[0] = (uint32_t)callback;
1c003842:	cc5c                	sw	a5,28(s0)
  task->arg[1] = (uint32_t)arg;
1c003844:	d000                	sw	s0,32(s0)
  task->implem.keep = 1;
1c003846:	05642023          	sw	s6,64(s0)
1c00384a:	02040623          	sb	zero,44(s0)
  __nina_w10_send_command(nina, setup_command, size, pi_task_callback(&nina->task, __nina_w10_setup_resume, (void *)nina));
1c00384e:	c2063633          	p.bclr	a2,a2,1,0
1c003852:	85d6                	mv	a1,s5
1c003854:	8522                	mv	a0,s0
1c003856:	3315                	jal	1c00357a <__nina_w10_send_command>
  while(!task->done)
1c003858:	04410783          	lb	a5,68(sp)
1c00385c:	cf89                	beqz	a5,1c003876 <__nina_w10_open+0x182>
}
1c00385e:	40fe                	lw	ra,220(sp)
1c003860:	446e                	lw	s0,216(sp)
1c003862:	8552                	mv	a0,s4
1c003864:	44de                	lw	s1,212(sp)
1c003866:	494e                	lw	s2,208(sp)
1c003868:	49be                	lw	s3,204(sp)
1c00386a:	4a2e                	lw	s4,200(sp)
1c00386c:	4a9e                	lw	s5,196(sp)
1c00386e:	4b0e                	lw	s6,192(sp)
1c003870:	5bfa                	lw	s7,188(sp)
1c003872:	612d                	addi	sp,sp,224
1c003874:	8082                	ret
  return __builtin_pulp_read_then_spr_bit_clr(reg, val);
1c003876:	300474f3          	csrrci	s1,mstatus,8
  __rt_event_execute(__rt_event_get_current_sched(), wait);
1c00387a:	4585                	li	a1,1
1c00387c:	01c00513          	li	a0,28
1c003880:	12f000ef          	jal	ra,1c0041ae <__rt_event_execute>
  __builtin_pulp_spr_write(reg, val);
1c003884:	30049073          	csrw	mstatus,s1
1c003888:	bfc1                	j	1c003858 <__nina_w10_open+0x164>
  pmsis_l2_malloc_free(nina, sizeof(nina_t));
1c00388a:	0c000593          	li	a1,192
1c00388e:	8522                	mv	a0,s0
1c003890:	389000ef          	jal	ra,1c004418 <pi_l2_free>
  if (nina == NULL) return -1;
1c003894:	5a7d                	li	s4,-1
1c003896:	b7e1                	j	1c00385e <__nina_w10_open+0x16a>

1c003898 <__nina_w10_send_packet_end>:
{
1c003898:	1141                	addi	sp,sp,-16
1c00389a:	c606                	sw	ra,12(sp)
1c00389c:	c422                	sw	s0,8(sp)
  return __builtin_pulp_read_then_spr_bit_clr(reg, val);
1c00389e:	30047473          	csrrci	s0,mstatus,8
  pi_task_push(nina->pending_task);
1c0038a2:	0a052783          	lw	a5,160(a0)
1c0038a6:	30047673          	csrrci	a2,mstatus,8
  if (sched->first) {
1c0038aa:	01c02583          	lw	a1,28(zero) # 1c <_l1_preload_size>
  event->next = NULL;
1c0038ae:	0007a023          	sw	zero,0(a5)
1c0038b2:	01c00693          	li	a3,28
  if (sched->first) {
1c0038b6:	c5a5                	beqz	a1,1c00391e <__nina_w10_send_packet_end+0x86>
    sched->last->next = event;
1c0038b8:	42d8                	lw	a4,4(a3)
1c0038ba:	c31c                	sw	a5,0(a4)
  sched->last = event;
1c0038bc:	c2dc                	sw	a5,4(a3)
  __builtin_pulp_spr_write(reg, val);
1c0038be:	30061073          	csrw	mstatus,a2
  if (nina->pending_first)
1c0038c2:	0a452783          	lw	a5,164(a0)
  nina->pending_task = NULL;
1c0038c6:	0a052023          	sw	zero,160(a0)
  if (nina->pending_first)
1c0038ca:	c7a1                	beqz	a5,1c003912 <__nina_w10_send_packet_end+0x7a>
    nina->pending_first = task->implem.next;
1c0038cc:	4fd8                	lw	a4,28(a5)
  req->type = NINA_W10_CMD_SEND_PACKET;
1c0038ce:	08100613          	li	a2,129
  __nina_w10_send_command(nina, (uint8_t *)&nina->req, sizeof(nina_req_t), pi_task_callback(&nina->task, __nina_w10_send_packet_resume, nina));
1c0038d2:	0b450593          	addi	a1,a0,180
    nina->pending_first = task->implem.next;
1c0038d6:	0ae52223          	sw	a4,164(a0)
    __nina_w10_send_packet(nina, (uint8_t *)task->implem.data[0], task->implem.data[1], task);
1c0038da:	5f94                	lw	a3,56(a5)
1c0038dc:	5fd8                	lw	a4,60(a5)
  nina->pending_task = task;
1c0038de:	0af52023          	sw	a5,160(a0)
  task->arg[0] = (uint32_t)callback;
1c0038e2:	1c0037b7          	lui	a5,0x1c003
1c0038e6:	66c78793          	addi	a5,a5,1644 # 1c00366c <__nina_w10_send_packet_resume>
1c0038ea:	cd5c                	sw	a5,28(a0)
  task->implem.keep = 1;
1c0038ec:	4785                	li	a5,1
  req->type = NINA_W10_CMD_SEND_PACKET;
1c0038ee:	0ac52a23          	sw	a2,180(a0)
  nina->pending_packet = packet;
1c0038f2:	08d52e23          	sw	a3,156(a0)
  req->size = size;
1c0038f6:	0ae52c23          	sw	a4,184(a0)
  nina->pending_size = size;
1c0038fa:	08e52c23          	sw	a4,152(a0)
  task->id = PI_TASK_CALLBACK_ID;
1c0038fe:	02052823          	sw	zero,48(a0)
  task->arg[1] = (uint32_t)arg;
1c003902:	d108                	sw	a0,32(a0)
  task->implem.keep = 1;
1c003904:	c13c                	sw	a5,64(a0)
  task->done = 0;
1c003906:	02050623          	sb	zero,44(a0)
  __nina_w10_send_command(nina, (uint8_t *)&nina->req, sizeof(nina_req_t), pi_task_callback(&nina->task, __nina_w10_send_packet_resume, nina));
1c00390a:	01850693          	addi	a3,a0,24
1c00390e:	4621                	li	a2,8
1c003910:	31ad                	jal	1c00357a <__nina_w10_send_command>
1c003912:	30041073          	csrw	mstatus,s0
}
1c003916:	40b2                	lw	ra,12(sp)
1c003918:	4422                	lw	s0,8(sp)
1c00391a:	0141                	addi	sp,sp,16
1c00391c:	8082                	ret
    sched->first = event;
1c00391e:	00f02e23          	sw	a5,28(zero) # 1c <_l1_preload_size>
1c003922:	bf69                	j	1c0038bc <__nina_w10_send_packet_end+0x24>

1c003924 <pi_nina_w10_conf_init>:
};


void pi_nina_w10_conf_init(struct pi_nina_w10_conf *conf)
{
  conf->transport.api = &nina_w10_api;
1c003924:	1c0097b7          	lui	a5,0x1c009
1c003928:	23078793          	addi	a5,a5,560 # 1c009230 <nina_w10_api>
1c00392c:	c11c                	sw	a5,0(a0)
  bsp_nina_w10_conf_init(conf);
1c00392e:	a095                	j	1c003992 <bsp_nina_w10_conf_init>

1c003930 <__bsp_init_pads>:
  conf->ram_start = CONFIG_SPIRAM_START;
  conf->ram_size = CONFIG_SPIRAM_SIZE;
  conf->skip_pads_config = 0;
  conf->spi_itf = CONFIG_SPIRAM_SPI_ITF;
  conf->spi_cs = CONFIG_SPIRAM_SPI_CS;
}
1c003930:	1c00a7b7          	lui	a5,0x1c00a
1c003934:	1dc78793          	addi	a5,a5,476 # 1c00a1dc <__bsp_init_pads_done>
1c003938:	4398                	lw	a4,0(a5)
1c00393a:	eb05                	bnez	a4,1c00396a <__bsp_init_pads+0x3a>
1c00393c:	1101                	addi	sp,sp,-32
1c00393e:	ce06                	sw	ra,28(sp)
1c003940:	4705                	li	a4,1
1c003942:	c398                	sw	a4,0(a5)
1c003944:	000557b7          	lui	a5,0x55
1c003948:	50078793          	addi	a5,a5,1280 # 55500 <__L1Cl+0x45500>
1c00394c:	c03e                	sw	a5,0(sp)
1c00394e:	0f0007b7          	lui	a5,0xf000
1c003952:	c23e                	sw	a5,4(sp)
1c003954:	004007b7          	lui	a5,0x400
1c003958:	17fd                	addi	a5,a5,-1
1c00395a:	850a                	mv	a0,sp
1c00395c:	c43e                	sw	a5,8(sp)
1c00395e:	c602                	sw	zero,12(sp)
1c003960:	207010ef          	jal	ra,1c005366 <pi_pad_init>
1c003964:	40f2                	lw	ra,28(sp)
1c003966:	6105                	addi	sp,sp,32
1c003968:	8082                	ret
1c00396a:	8082                	ret

1c00396c <bsp_himax_conf_init>:
  return 0;
}


void bsp_himax_conf_init(struct pi_himax_conf *conf)
{
1c00396c:	1101                	addi	sp,sp,-32
1c00396e:	ce06                	sw	ra,28(sp)
  __bsp_init_pads();
1c003970:	c62a                	sw	a0,12(sp)
1c003972:	3f7d                	jal	1c003930 <__bsp_init_pads>
  conf->i2c_itf = CONFIG_HIMAX_I2C_ITF;
1c003974:	4532                	lw	a0,12(sp)
  conf->cpi_itf = CONFIG_HIMAX_CPI_ITF;
}
1c003976:	40f2                	lw	ra,28(sp)
  conf->i2c_itf = CONFIG_HIMAX_I2C_ITF;
1c003978:	00052623          	sw	zero,12(a0)
  conf->cpi_itf = CONFIG_HIMAX_CPI_ITF;
1c00397c:	00052423          	sw	zero,8(a0)
}
1c003980:	6105                	addi	sp,sp,32
1c003982:	8082                	ret

1c003984 <bsp_himax_open>:

int bsp_himax_open(struct pi_himax_conf *conf)
{
1c003984:	1141                	addi	sp,sp,-16
1c003986:	c606                	sw	ra,12(sp)
  __bsp_init_pads();
1c003988:	3765                	jal	1c003930 <__bsp_init_pads>
  return 0;
}
1c00398a:	40b2                	lw	ra,12(sp)
1c00398c:	4501                	li	a0,0
1c00398e:	0141                	addi	sp,sp,16
1c003990:	8082                	ret

1c003992 <bsp_nina_w10_conf_init>:



void bsp_nina_w10_conf_init(struct pi_nina_w10_conf *conf)
{
  conf->spi_itf = CONFIG_NINA_W10_SPI_ITF;
1c003992:	4785                	li	a5,1
1c003994:	c15c                	sw	a5,4(a0)
  conf->spi_cs = CONFIG_NINA_W10_SPI_CS;
1c003996:	00052423          	sw	zero,8(a0)
}
1c00399a:	8082                	ret

1c00399c <cluster_start>:
  ARCHI_WRITE(ARCHI_EU_DEMUX_ADDR, EU_CORE_MASK_OR, evtMask);
1c00399c:	002047b7          	lui	a5,0x204
1c0039a0:	00070737          	lui	a4,0x70
1c0039a4:	00e7a423          	sw	a4,8(a5) # 204008 <__L2+0x184008>
  IP_WRITE(ARCHI_EU_DEMUX_ADDR, EU_DISPATCH_DEMUX_OFFSET + EU_DISPATCH_TEAM_CONFIG, value);
1c0039a8:	0ff00713          	li	a4,255
1c0039ac:	002046b7          	lui	a3,0x204
1c0039b0:	08e6a223          	sw	a4,132(a3) # 204084 <__L2+0x184084>
  IP_WRITE(barAddr, EU_HW_BARR_TRIGGER_MASK, coreMask);
1c0039b4:	20078793          	addi	a5,a5,512
1c0039b8:	00e7a023          	sw	a4,0(a5)
  IP_WRITE(barAddr, EU_HW_BARR_TARGET_MASK, targetMask);
1c0039bc:	00e7a623          	sw	a4,12(a5)
    __rt_team_config(rt_nb_active_pe());
  }

#endif

}
1c0039c0:	8082                	ret

1c0039c2 <__rt_init>:
{
1c0039c2:	1101                	addi	sp,sp,-32
static inline void hal_pmu_bypass_set(unsigned int Value) {
  IP_WRITE(ARCHI_APB_SOC_CTRL_ADDR, APB_SOC_CL_BYPASS_OFFSET, Value);
}

static inline unsigned int hal_pmu_bypass_get() {
  return IP_READ(ARCHI_APB_SOC_CTRL_ADDR, APB_SOC_CL_BYPASS_OFFSET);
1c0039c4:	1a104737          	lui	a4,0x1a104
1c0039c8:	ce06                	sw	ra,28(sp)
1c0039ca:	cc22                	sw	s0,24(sp)
1c0039cc:	ca26                	sw	s1,20(sp)
1c0039ce:	07072783          	lw	a5,112(a4) # 1a104070 <__l1_end+0xa104050>
  hal_pmu_bypass_set (ARCHI_REG_FIELD_SET (hal_pmu_bypass_get (), 1, 11, 1) );
1c0039d2:	c0b7c7b3          	p.bset	a5,a5,0,11
  IP_WRITE(ARCHI_APB_SOC_CTRL_ADDR, APB_SOC_CL_BYPASS_OFFSET, Value);
1c0039d6:	06f72823          	sw	a5,112(a4)
  __rt_bridge_set_available();
1c0039da:	2361                	jal	1c003f62 <__rt_bridge_set_available>
  cpu_stack_check_enable((int)__rt_fc_stack, (int)__rt_fc_stack + __rt_fc_stack_size);
1c0039dc:	1b0007b7          	lui	a5,0x1b000
1c0039e0:	3e878793          	addi	a5,a5,1000 # 1b0003e8 <__rt_fc_stack>
 * Stack checking
 */

static inline void cpu_stack_check_enable(unsigned int base, unsigned int end)
{
  asm volatile ("csrwi 0x7D0, 0" :: );
1c0039e4:	7d005073          	csrwi	0x7d0,0
  asm volatile ("csrw  0x7D1, %0" :: "r" (base));
1c0039e8:	7d179073          	csrw	0x7d1,a5
1c0039ec:	1c009737          	lui	a4,0x1c009
1c0039f0:	34c72703          	lw	a4,844(a4) # 1c00934c <__rt_fc_stack_size>
1c0039f4:	97ba                	add	a5,a5,a4
  asm volatile ("csrw  0x7D2, %0" :: "r" (end));
1c0039f6:	7d279073          	csrw	0x7d2,a5
  asm volatile ("csrwi 0x7D0, 1" :: );
1c0039fa:	7d00d073          	csrwi	0x7d0,1
  __rt_irq_init();
1c0039fe:	2ad5                	jal	1c003bf2 <__rt_irq_init>

#include "archi/pulp.h"
#include "archi/soc_eu/soc_eu_v1.h"

static inline void soc_eu_eventMask_set(unsigned int reg, unsigned int value) {
  ARCHI_WRITE(ARCHI_SOC_EU_ADDR, reg, value);
1c003a00:	54fd                	li	s1,-1
1c003a02:	1a1067b7          	lui	a5,0x1a106
1c003a06:	0097a223          	sw	s1,4(a5) # 1a106004 <__l1_end+0xa105fe4>
1c003a0a:	0097a423          	sw	s1,8(a5)
  rt_irq_set_handler(ARCHI_FC_EVT_SOC_EVT, __rt_fc_socevents_handler);
1c003a0e:	1c0025b7          	lui	a1,0x1c002
1c003a12:	17258593          	addi	a1,a1,370 # 1c002172 <__rt_fc_socevents_handler>
1c003a16:	456d                	li	a0,27
1c003a18:	2a35                	jal	1c003b54 <rt_irq_set_handler>
  ARCHI_WRITE(base, EU_CORE_MASK_IRQ_OR, irqMask);
1c003a1a:	080007b7          	lui	a5,0x8000
1c003a1e:	00204737          	lui	a4,0x204
1c003a22:	00f72a23          	sw	a5,20(a4) # 204014 <__L2+0x184014>
  ARCHI_WRITE(ARCHI_EU_DEMUX_ADDR, EU_CORE_MASK_OR, evtMask);
1c003a26:	00f72423          	sw	a5,8(a4)
  __rt_pmu_init();
1c003a2a:	220010ef          	jal	ra,1c004c4a <__rt_pmu_init>
  __rt_freq_init();
1c003a2e:	677000ef          	jal	ra,1c0048a4 <__rt_freq_init>
1c003a32:	002017b7          	lui	a5,0x201
1c003a36:	40078793          	addi	a5,a5,1024 # 201400 <__L2+0x181400>
  pulp_write32(ARCHI_CLUSTER_PERIPHERALS_GLOBAL_ADDR(cid) + ARCHI_ICACHE_CTRL_OFFSET, 0xFFFFFFFF);
}

static inline void icache_enable(unsigned int base)
{
  pulp_write32(base, 0xFFFFFFFF);
1c003a3a:	c384                	sw	s1,0(a5)
  asm("csrr %0, 0x014" : "=r" (hart_id) : );
1c003a3c:	01402473          	csrr	s0,uhartid
1c003a40:	1c0094b7          	lui	s1,0x1c009
  return (hart_id >> 5) & 0x3f;
1c003a44:	8415                	srai	s0,s0,0x5
  __rt_utils_init();
1c003a46:	24e5                	jal	1c003d2e <__rt_utils_init>
1c003a48:	f2643433          	p.bclr	s0,s0,25,6
  __rt_allocs_init();
1c003a4c:	149000ef          	jal	ra,1c004394 <__rt_allocs_init>
1c003a50:	a8848493          	addi	s1,s1,-1400 # 1c008a88 <ctor_list+0x4>
  __rt_event_sched_init();
1c003a54:	001000ef          	jal	ra,1c004254 <__rt_event_sched_init>
  __rt_padframe_init();
1c003a58:	590030ef          	jal	ra,1c006fe8 <__rt_padframe_init>
  for(fpp = ctor_list+1;  *fpp != 0;  ++fpp) {
1c003a5c:	0044a78b          	p.lw	a5,4(s1!)
1c003a60:	ebad                	bnez	a5,1c003ad2 <__rt_init+0x110>
  return __builtin_pulp_read_then_spr_bit_set(reg, val);
1c003a62:	300467f3          	csrrsi	a5,mstatus,8
  if (__rt_cbsys_exec(RT_CBSYS_START)) goto error;
1c003a66:	4501                	li	a0,0
1c003a68:	2c59                	jal	1c003cfe <__rt_cbsys_exec>
1c003a6a:	e539                	bnez	a0,1c003ab8 <__rt_init+0xf6>
  asm("csrr %0, 0x014" : "=r" (hart_id) : );
1c003a6c:	014027f3          	csrr	a5,uhartid
  return (hart_id >> 5) & 0x3f;
1c003a70:	8795                	srai	a5,a5,0x5
1c003a72:	f267b7b3          	p.bclr	a5,a5,25,6
        exit(retval);
      }
    }
    else
      return cluster_master_start(NULL);
  } else if (!rt_is_fc()) {
1c003a76:	02000713          	li	a4,32
1c003a7a:	0ae78263          	beq	a5,a4,1c003b1e <__rt_init+0x15c>
    rt_cluster_mount(1, cid, 0, NULL);
1c003a7e:	4681                	li	a3,0
1c003a80:	4601                	li	a2,0
1c003a82:	4581                	li	a1,0
1c003a84:	4505                	li	a0,1
  if (rt_cluster_id() != cid)
1c003a86:	cba1                	beqz	a5,1c003ad6 <__rt_init+0x114>
    rt_cluster_mount(1, cid, 0, NULL);
1c003a88:	70c010ef          	jal	ra,1c005194 <rt_cluster_mount>
    void *stacks = rt_alloc(RT_ALLOC_CL_DATA+cid, 0x800*rt_nb_active_pe());
1c003a8c:	6591                	lui	a1,0x4
1c003a8e:	4509                	li	a0,2
1c003a90:	08d000ef          	jal	ra,1c00431c <rt_alloc>
1c003a94:	872a                	mv	a4,a0
    if (stacks == NULL) return -1;
1c003a96:	c10d                	beqz	a0,1c003ab8 <__rt_init+0xf6>
    if (rt_cluster_call(NULL, cid, cluster_start, NULL, stacks, 0x800, 0x800, rt_nb_active_pe(), event)) return -1;
1c003a98:	6805                	lui	a6,0x1
1c003a9a:	80080813          	addi	a6,a6,-2048 # 800 <__rt_stack_size>
1c003a9e:	1c004637          	lui	a2,0x1c004
1c003aa2:	c002                	sw	zero,0(sp)
1c003aa4:	48a1                	li	a7,8
1c003aa6:	87c2                	mv	a5,a6
1c003aa8:	4681                	li	a3,0
1c003aaa:	99c60613          	addi	a2,a2,-1636 # 1c00399c <cluster_start>
1c003aae:	4581                	li	a1,0
1c003ab0:	4501                	li	a0,0
1c003ab2:	652010ef          	jal	ra,1c005104 <rt_cluster_call>
1c003ab6:	c525                	beqz	a0,1c003b1e <__rt_init+0x15c>
  rt_fatal("There was an error during runtime initialization\n");
1c003ab8:	1c009537          	lui	a0,0x1c009
  asm("csrr %0, 0x014" : "=r" (hart_id) : );
1c003abc:	01402673          	csrr	a2,uhartid
1c003ac0:	85a2                	mv	a1,s0
1c003ac2:	f4563633          	p.bclr	a2,a2,26,5
1c003ac6:	eb050513          	addi	a0,a0,-336 # 1c008eb0 <__himax_reg_init+0x120>
1c003aca:	6e1030ef          	jal	ra,1c0079aa <printf>
1c003ace:	643030ef          	jal	ra,1c007910 <abort>
    (**fpp)();
1c003ad2:	9782                	jalr	a5
1c003ad4:	b761                	j	1c003a5c <__rt_init+0x9a>
    rt_cluster_mount(1, cid, 0, NULL);
1c003ad6:	6be010ef          	jal	ra,1c005194 <rt_cluster_mount>
    void *stacks = rt_alloc(RT_ALLOC_CL_DATA+cid, 0x800*(rt_nb_active_pe()-1));
1c003ada:	6591                	lui	a1,0x4
1c003adc:	80058593          	addi	a1,a1,-2048 # 3800 <__rt_stack_size+0x3000>
1c003ae0:	4509                	li	a0,2
1c003ae2:	03b000ef          	jal	ra,1c00431c <rt_alloc>
    if (stacks == NULL) return -1;
1c003ae6:	d969                	beqz	a0,1c003ab8 <__rt_init+0xf6>
  IP_WRITE(ARCHI_EU_DEMUX_ADDR, EU_DISPATCH_DEMUX_OFFSET + EU_DISPATCH_TEAM_CONFIG, value);
1c003ae8:	00204737          	lui	a4,0x204
1c003aec:	0ff00793          	li	a5,255
1c003af0:	08f72223          	sw	a5,132(a4) # 204084 <__L2+0x184084>
    eu_dispatch_push((unsigned int)__rt_set_slave_stack | 1);
1c003af4:	1c0097b7          	lui	a5,0x1c009
1c003af8:	9cc78793          	addi	a5,a5,-1588 # 1c0089cc <__rt_set_slave_stack>
1c003afc:	c007c7b3          	p.bset	a5,a5,0,0
  IP_WRITE_PTR(ARCHI_EU_DEMUX_ADDR, EU_DISPATCH_DEMUX_OFFSET + EU_DISPATCH_FIFO_ACCESS, value);
1c003b00:	08f72023          	sw	a5,128(a4)
1c003b04:	6785                	lui	a5,0x1
1c003b06:	80078793          	addi	a5,a5,-2048 # 800 <__rt_stack_size>
1c003b0a:	08f72023          	sw	a5,128(a4)
1c003b0e:	08a72023          	sw	a0,128(a4)
}
1c003b12:	4462                	lw	s0,24(sp)
1c003b14:	40f2                	lw	ra,28(sp)
1c003b16:	44d2                	lw	s1,20(sp)
    cluster_start(NULL);
1c003b18:	4501                	li	a0,0
}
1c003b1a:	6105                	addi	sp,sp,32
    cluster_start(NULL);
1c003b1c:	b541                	j	1c00399c <cluster_start>
}
1c003b1e:	40f2                	lw	ra,28(sp)
1c003b20:	4462                	lw	s0,24(sp)
1c003b22:	44d2                	lw	s1,20(sp)
1c003b24:	6105                	addi	sp,sp,32
1c003b26:	8082                	ret

1c003b28 <__rt_deinit>:
{
1c003b28:	1141                	addi	sp,sp,-16
1c003b2a:	c606                	sw	ra,12(sp)
1c003b2c:	c422                	sw	s0,8(sp)
}

static inline void cpu_stack_check_disable()
{
  asm volatile ("csrwi 0x7D0, 0" :: );
1c003b2e:	7d005073          	csrwi	0x7d0,0
  __rt_cbsys_exec(RT_CBSYS_STOP);
1c003b32:	4505                	li	a0,1
1c003b34:	1c009437          	lui	s0,0x1c009
1c003b38:	22d9                	jal	1c003cfe <__rt_cbsys_exec>
1c003b3a:	adc40413          	addi	s0,s0,-1316 # 1c008adc <dtor_list+0x4>
  for(fpp = dtor_list + 1;  *fpp != 0;  ++fpp) (**fpp)();
1c003b3e:	0044278b          	p.lw	a5,4(s0!)
1c003b42:	e789                	bnez	a5,1c003b4c <__rt_deinit+0x24>
}
1c003b44:	40b2                	lw	ra,12(sp)
1c003b46:	4422                	lw	s0,8(sp)
1c003b48:	0141                	addi	sp,sp,16
1c003b4a:	8082                	ret
  for(fpp = dtor_list + 1;  *fpp != 0;  ++fpp) (**fpp)();
1c003b4c:	9782                	jalr	a5
1c003b4e:	bfc5                	j	1c003b3e <__rt_deinit+0x16>

1c003b50 <pi_open_from_conf>:
#endif


void pi_open_from_conf(struct pi_device *device, void *conf)
{
  device->config = conf;
1c003b50:	c14c                	sw	a1,4(a0)
}
1c003b52:	8082                	ret

1c003b54 <rt_irq_set_handler>:
  asm("csrr %0, 0x014" : "=r" (hart_id) : );
1c003b54:	014027f3          	csrr	a5,uhartid
  return hal_spr_read(0x305) & ~1;
#else
#if defined(APB_SOC_VERSION) && APB_SOC_VERSION == 1
  return ARCHI_L2_ADDR;
#else
  if (rt_is_fc()) {
1c003b58:	02000713          	li	a4,32
  return (hart_id >> 5) & 0x3f;
1c003b5c:	ca5797b3          	p.extractu	a5,a5,5,5
1c003b60:	02e79c63          	bne	a5,a4,1c003b98 <rt_irq_set_handler+0x44>
#if defined(ARCHI_CORE_HAS_SECURITY) && !defined(ARCHI_CORE_HAS_1_10)
    return __builtin_pulp_spr_read(SR_MTVEC);
1c003b64:	30502773          	csrr	a4,mtvec
  irq -= 16;
#endif

  unsigned int base = __rt_get_fc_vector_base();

  unsigned int jmpAddr = base + 0x4 * irq;
1c003b68:	050a                	slli	a0,a0,0x2
  unsigned int S = ((unsigned int) ItHandler - (ItBaseAddr+ItIndex*4));
1c003b6a:	8d89                	sub	a1,a1,a0
1c003b6c:	8d99                	sub	a1,a1,a4
  R = __BITINSERT(R, __BITEXTRACT(S,  1, 20),  1, 31);
1c003b6e:	c14586b3          	p.extract	a3,a1,0,20
1c003b72:	06f00793          	li	a5,111
1c003b76:	c1f6a7b3          	p.insert	a5,a3,0,31
  R = __BITINSERT(R, __BITEXTRACT(S, 10,  1), 10, 21);
1c003b7a:	d21586b3          	p.extract	a3,a1,9,1
1c003b7e:	d356a7b3          	p.insert	a5,a3,9,21
  R = __BITINSERT(R, __BITEXTRACT(S,  1, 11),  1, 20);
1c003b82:	c0b586b3          	p.extract	a3,a1,0,11
1c003b86:	c146a7b3          	p.insert	a5,a3,0,20
  R = __BITINSERT(R, __BITEXTRACT(S,  8, 12),  8, 12);
1c003b8a:	cec585b3          	p.extract	a1,a1,7,12
1c003b8e:	cec5a7b3          	p.insert	a5,a1,7,12

  *(volatile unsigned int *)jmpAddr = __rt_get_itvec(base, irq, (unsigned int)handler);
1c003b92:	00f56723          	p.sw	a5,a4(a0)

#if defined(PLP_FC_HAS_ICACHE)
  flush_all_icache_banks_common(plp_icache_fc_base());
#endif

}
1c003b96:	8082                	ret
static inline void plp_ctrl_core_bootaddr_set_remote(int cid, int core, unsigned int bootAddr) {
  pulp_write32(ARCHI_CLUSTER_PERIPHERALS_GLOBAL_ADDR(cid) + ARCHI_CLUSTER_CTRL_OFFSET + 0x40 + core*4, bootAddr);
}

static inline unsigned int plp_ctrl_bootaddr_get() {
  return pulp_read32(ARCHI_CLUSTER_CTRL_ADDR + 0x40);
1c003b98:	002007b7          	lui	a5,0x200
1c003b9c:	43b8                	lw	a4,64(a5)
1c003b9e:	b7e9                	j	1c003b68 <rt_irq_set_handler+0x14>

1c003ba0 <illegal_insn_handler_c>:
#include <stdlib.h>

void __attribute__((weak)) illegal_insn_handler_c()
{

}
1c003ba0:	8082                	ret

1c003ba2 <__rt_handle_illegal_instr>:


extern RT_FC_GLOBAL_DATA unsigned int __rt_debug_config;
extern RT_FC_GLOBAL_DATA unsigned int __rt_debug_config_trace;

static inline unsigned int rt_debug_config() { return __rt_debug_config; }
1c003ba2:	1b0017b7          	lui	a5,0x1b001

static inline unsigned int rt_debug_config_trace() { return __rt_debug_config_trace; }

static inline int rt_debug_config_warnings() {
  return ARCHI_REG_FIELD_GET(rt_debug_config(), RT_DEBUG_WARNING_BIT, 1);
1c003ba6:	bec7a703          	lw	a4,-1044(a5) # 1b000bec <__rt_debug_config>

void __rt_handle_illegal_instr()
{
1c003baa:	1141                	addi	sp,sp,-16
1c003bac:	c422                	sw	s0,8(sp)
1c003bae:	c606                	sw	ra,12(sp)
1c003bb0:	fc173733          	p.bclr	a4,a4,30,1
1c003bb4:	843e                	mv	s0,a5
#ifdef __riscv__
  unsigned int mepc = hal_mepc_read();
  rt_warning("Reached illegal instruction (PC: 0x%x, opcode: 0x%x\n", mepc, *(int *)mepc);
1c003bb6:	c315                	beqz	a4,1c003bda <__rt_handle_illegal_instr+0x38>
1c003bb8:	341026f3          	csrr	a3,mepc
  asm("csrr %0, 0x014" : "=r" (hart_id) : );
1c003bbc:	01402673          	csrr	a2,uhartid
1c003bc0:	1c009537          	lui	a0,0x1c009
1c003bc4:	4298                	lw	a4,0(a3)
  return (hart_id >> 5) & 0x3f;
1c003bc6:	40565593          	srai	a1,a2,0x5
1c003bca:	f265b5b3          	p.bclr	a1,a1,25,6
1c003bce:	f4563633          	p.bclr	a2,a2,26,5
1c003bd2:	f0850513          	addi	a0,a0,-248 # 1c008f08 <__himax_reg_init+0x178>
1c003bd6:	5d5030ef          	jal	ra,1c0079aa <printf>
}

static inline int rt_debug_config_werror() {
  return ARCHI_REG_FIELD_GET(rt_debug_config(), RT_DEBUG_WERROR_BIT, 1);
1c003bda:	bec42783          	lw	a5,-1044(s0)
1c003bde:	c01797b3          	p.extractu	a5,a5,0,1
1c003be2:	c399                	beqz	a5,1c003be8 <__rt_handle_illegal_instr+0x46>
1c003be4:	52d030ef          	jal	ra,1c007910 <abort>
  illegal_insn_handler_c();
#endif
}
1c003be8:	4422                	lw	s0,8(sp)
1c003bea:	40b2                	lw	ra,12(sp)
1c003bec:	0141                	addi	sp,sp,16
  illegal_insn_handler_c();
1c003bee:	fb3ff06f          	j	1c003ba0 <illegal_insn_handler_c>

1c003bf2 <__rt_irq_init>:
  ARCHI_WRITE(ARCHI_EU_DEMUX_ADDR, EU_CORE_MASK_IRQ_AND, irqMask);
1c003bf2:	57fd                	li	a5,-1
1c003bf4:	00204737          	lui	a4,0x204
1c003bf8:	00f72823          	sw	a5,16(a4) # 204010 <__L2+0x184010>
  else eu_irq_maskClr(mask);
#elif defined(ITC_VERSION)
  hal_itc_enable_clr(mask);
#elif defined(EU_VERSION)
  eu_irq_maskClr(mask);
  if (hal_is_fc()) eu_evt_maskClr(mask);
1c003bfc:	02000713          	li	a4,32
  asm("csrr %0, 0x014" : "=r" (hart_id) : );
1c003c00:	014027f3          	csrr	a5,uhartid
  return (hart_id >> 5) & 0x3f;
1c003c04:	ca5797b3          	p.extractu	a5,a5,5,5
1c003c08:	00e79763          	bne	a5,a4,1c003c16 <__rt_irq_init+0x24>
  ARCHI_WRITE(ARCHI_EU_DEMUX_ADDR, EU_CORE_MASK_AND, evtMask);
1c003c0c:	57fd                	li	a5,-1
1c003c0e:	00204737          	lui	a4,0x204
1c003c12:	00f72223          	sw	a5,4(a4) # 204004 <__L2+0x184004>
  asm("csrr %0, 0x014" : "=r" (hart_id) : );
1c003c16:	014027f3          	csrr	a5,uhartid
#if defined(ARCHI_CORE_RISCV_ITC)
  hal_spr_write(0x305, base);
#else
#if defined(APB_SOC_VERSION) && APB_SOC_VERSION == 1
#else
  if (rt_is_fc()) {
1c003c1a:	02000713          	li	a4,32
  return (hart_id >> 5) & 0x3f;
1c003c1e:	ca5797b3          	p.extractu	a5,a5,5,5
1c003c22:	00e79963          	bne	a5,a4,1c003c34 <__rt_irq_init+0x42>
#if defined(ARCHI_CORE_HAS_SECURITY)
    __builtin_pulp_spr_write(SR_MTVEC, base);
1c003c26:	1c0007b7          	lui	a5,0x1c000
1c003c2a:	00078793          	mv	a5,a5
1c003c2e:	30579073          	csrw	mtvec,a5
1c003c32:	8082                	ret
  pulp_write32(ARCHI_CLUSTER_CTRL_ADDR + 0x40, bootAddr);
1c003c34:	1c0007b7          	lui	a5,0x1c000
1c003c38:	00200737          	lui	a4,0x200
1c003c3c:	00078793          	mv	a5,a5
1c003c40:	c33c                	sw	a5,64(a4)
  rt_irq_mask_clr(-1);

  // As the FC code may not be at the beginning of the L2, set the
  // vector base to get proper interrupt handlers
  __rt_set_fc_vector_base((int)rt_irq_vector_base());
}
1c003c42:	8082                	ret

1c003c44 <__rt_fc_cluster_lock_req>:
      rt_free(RT_ALLOC_FC_RET_DATA, (void *)cbsys, sizeof(rt_cbsys_t));     
      return;
    }

    prev = cbsys;
    cbsys = cbsys->next;
1c003c44:	300476f3          	csrrci	a3,mstatus,8
1c003c48:	08a54703          	lbu	a4,138(a0)
1c003c4c:	411c                	lw	a5,0(a0)
1c003c4e:	c321                	beqz	a4,1c003c8e <__rt_fc_cluster_lock_req+0x4a>
1c003c50:	4398                	lw	a4,0(a5)
1c003c52:	cf09                	beqz	a4,1c003c6c <__rt_fc_cluster_lock_req+0x28>
1c003c54:	43d8                	lw	a4,4(a5)
1c003c56:	cb09                	beqz	a4,1c003c68 <__rt_fc_cluster_lock_req+0x24>
1c003c58:	4798                	lw	a4,8(a5)
1c003c5a:	c348                	sw	a0,4(a4)
1c003c5c:	c788                	sw	a0,8(a5)
1c003c5e:	00052223          	sw	zero,4(a0)
1c003c62:	30069073          	csrw	mstatus,a3
1c003c66:	8082                	ret
1c003c68:	c3c8                	sw	a0,4(a5)
1c003c6a:	bfcd                	j	1c003c5c <__rt_fc_cluster_lock_req+0x18>
1c003c6c:	4705                	li	a4,1
1c003c6e:	08e50423          	sb	a4,136(a0)
1c003c72:	4705                	li	a4,1
1c003c74:	c398                	sw	a4,0(a5)
1c003c76:	08954783          	lbu	a5,137(a0)
1c003c7a:	00201737          	lui	a4,0x201
1c003c7e:	e0470713          	addi	a4,a4,-508 # 200e04 <__L2+0x180e04>
1c003c82:	04078793          	addi	a5,a5,64 # 1c000040 <__irq_vector_base+0x40>
1c003c86:	07da                	slli	a5,a5,0x16
1c003c88:	0007e723          	p.sw	zero,a4(a5)
1c003c8c:	bfd9                	j	1c003c62 <__rt_fc_cluster_lock_req+0x1e>
1c003c8e:	43d8                	lw	a4,4(a5)
1c003c90:	e719                	bnez	a4,1c003c9e <__rt_fc_cluster_lock_req+0x5a>
1c003c92:	0007a023          	sw	zero,0(a5)
1c003c96:	4785                	li	a5,1
1c003c98:	08f50423          	sb	a5,136(a0)
1c003c9c:	bfe9                	j	1c003c76 <__rt_fc_cluster_lock_req+0x32>
1c003c9e:	4350                	lw	a2,4(a4)
1c003ca0:	c3d0                	sw	a2,4(a5)
1c003ca2:	4785                	li	a5,1
1c003ca4:	08f70423          	sb	a5,136(a4)
1c003ca8:	08974783          	lbu	a5,137(a4)
1c003cac:	00201737          	lui	a4,0x201
1c003cb0:	e0470713          	addi	a4,a4,-508 # 200e04 <__L2+0x180e04>
1c003cb4:	04078793          	addi	a5,a5,64
1c003cb8:	07da                	slli	a5,a5,0x16
1c003cba:	0007e723          	p.sw	zero,a4(a5)
1c003cbe:	bfe1                	j	1c003c96 <__rt_fc_cluster_lock_req+0x52>

1c003cc0 <__rt_cbsys_add>:
  }
}

int __rt_cbsys_add(__rt_cbsys_e cbsys_id, int (*cb)(void *), void *cb_arg)
{
1c003cc0:	1101                	addi	sp,sp,-32
1c003cc2:	cc22                	sw	s0,24(sp)
1c003cc4:	ca26                	sw	s1,20(sp)
1c003cc6:	842a                	mv	s0,a0
1c003cc8:	84ae                	mv	s1,a1
  rt_cbsys_t *cbsys = (rt_cbsys_t *)rt_alloc(RT_ALLOC_FC_RET_DATA, sizeof(rt_cbsys_t));
1c003cca:	4501                	li	a0,0
1c003ccc:	45b1                	li	a1,12
1c003cce:	c632                	sw	a2,12(sp)
{
1c003cd0:	ce06                	sw	ra,28(sp)
  rt_cbsys_t *cbsys = (rt_cbsys_t *)rt_alloc(RT_ALLOC_FC_RET_DATA, sizeof(rt_cbsys_t));
1c003cd2:	25a9                	jal	1c00431c <rt_alloc>
  if (cbsys == NULL) return -1;
1c003cd4:	4632                	lw	a2,12(sp)
1c003cd6:	c115                	beqz	a0,1c003cfa <__rt_cbsys_add+0x3a>

  cbsys->callback = cb;
  cbsys->arg = cb_arg;
  cbsys->next = cbsys_first[cbsys_id];
1c003cd8:	1b0017b7          	lui	a5,0x1b001
1c003cdc:	040a                	slli	s0,s0,0x2
1c003cde:	bf078793          	addi	a5,a5,-1040 # 1b000bf0 <cbsys_first>
1c003ce2:	97a2                	add	a5,a5,s0
1c003ce4:	4398                	lw	a4,0(a5)
  cbsys->callback = cb;
1c003ce6:	c104                	sw	s1,0(a0)
  cbsys->arg = cb_arg;
1c003ce8:	c150                	sw	a2,4(a0)
  cbsys->next = cbsys_first[cbsys_id];
1c003cea:	c518                	sw	a4,8(a0)
  cbsys_first[cbsys_id] = cbsys;
1c003cec:	c388                	sw	a0,0(a5)

  return 0;
1c003cee:	4501                	li	a0,0
}
1c003cf0:	40f2                	lw	ra,28(sp)
1c003cf2:	4462                	lw	s0,24(sp)
1c003cf4:	44d2                	lw	s1,20(sp)
1c003cf6:	6105                	addi	sp,sp,32
1c003cf8:	8082                	ret
  if (cbsys == NULL) return -1;
1c003cfa:	557d                	li	a0,-1
1c003cfc:	bfd5                	j	1c003cf0 <__rt_cbsys_add+0x30>

1c003cfe <__rt_cbsys_exec>:


int __rt_cbsys_exec(__rt_cbsys_e cbsys_id)
{
1c003cfe:	1141                	addi	sp,sp,-16
1c003d00:	c422                	sw	s0,8(sp)
  rt_cbsys_t *cbsys = cbsys_first[cbsys_id];
1c003d02:	1b001437          	lui	s0,0x1b001
1c003d06:	050a                	slli	a0,a0,0x2
1c003d08:	bf040413          	addi	s0,s0,-1040 # 1b000bf0 <cbsys_first>
1c003d0c:	20a47403          	p.lw	s0,a0(s0)
{
1c003d10:	c606                	sw	ra,12(sp)
  while (cbsys)
1c003d12:	e411                	bnez	s0,1c003d1e <__rt_cbsys_exec+0x20>
  {
    if (cbsys->callback(cbsys->arg)) return -1;
    cbsys = cbsys->next;
  }

  return 0;
1c003d14:	4501                	li	a0,0
}
1c003d16:	40b2                	lw	ra,12(sp)
1c003d18:	4422                	lw	s0,8(sp)
1c003d1a:	0141                	addi	sp,sp,16
1c003d1c:	8082                	ret
    if (cbsys->callback(cbsys->arg)) return -1;
1c003d1e:	401c                	lw	a5,0(s0)
1c003d20:	4048                	lw	a0,4(s0)
1c003d22:	9782                	jalr	a5
1c003d24:	e119                	bnez	a0,1c003d2a <__rt_cbsys_exec+0x2c>
    cbsys = cbsys->next;
1c003d26:	4400                	lw	s0,8(s0)
1c003d28:	b7ed                	j	1c003d12 <__rt_cbsys_exec+0x14>
    if (cbsys->callback(cbsys->arg)) return -1;
1c003d2a:	557d                	li	a0,-1
1c003d2c:	b7ed                	j	1c003d16 <__rt_cbsys_exec+0x18>

1c003d2e <__rt_utils_init>:

RT_FC_BOOT_CODE void __rt_utils_init()
{
  for (int i=0; i<RT_CBSYS_NB; i++)
  {
    cbsys_first[i] = NULL;
1c003d2e:	1b0017b7          	lui	a5,0x1b001
1c003d32:	bf078793          	addi	a5,a5,-1040 # 1b000bf0 <cbsys_first>
1c003d36:	0007a023          	sw	zero,0(a5)
1c003d3a:	0007a223          	sw	zero,4(a5)
1c003d3e:	0007a423          	sw	zero,8(a5)
1c003d42:	0007a623          	sw	zero,12(a5)
1c003d46:	0007a823          	sw	zero,16(a5)
1c003d4a:	0007aa23          	sw	zero,20(a5)
  }
}
1c003d4e:	8082                	ret

1c003d50 <__rt_fc_lock>:

void __rt_fc_lock(rt_fc_lock_t *lock)
{
1c003d50:	1141                	addi	sp,sp,-16
1c003d52:	c422                	sw	s0,8(sp)
1c003d54:	842a                	mv	s0,a0
1c003d56:	c606                	sw	ra,12(sp)
1c003d58:	c226                	sw	s1,4(sp)
1c003d5a:	c04a                	sw	s2,0(sp)
  return __builtin_pulp_read_then_spr_bit_clr(reg, val);
1c003d5c:	300474f3          	csrrci	s1,mstatus,8
#if defined(ARCHI_HAS_FC)
  int irq = rt_irq_disable();
  while(lock->locked)
1c003d60:	401c                	lw	a5,0(s0)
1c003d62:	eb99                	bnez	a5,1c003d78 <__rt_fc_lock+0x28>
  {
    //lock->fc_wait = __rt_thread_current;
    __rt_event_execute(rt_event_internal_sched(), 1);
  }
  lock->locked = 1;
1c003d64:	4785                	li	a5,1
1c003d66:	c01c                	sw	a5,0(s0)
  __builtin_pulp_spr_write(reg, val);
1c003d68:	30049073          	csrw	mstatus,s1
  while (rt_tas_lock_32((uint32_t)&lock->lock) == -1)
  {

  }
#endif
}
1c003d6c:	40b2                	lw	ra,12(sp)
1c003d6e:	4422                	lw	s0,8(sp)
1c003d70:	4492                	lw	s1,4(sp)
1c003d72:	4902                	lw	s2,0(sp)
1c003d74:	0141                	addi	sp,sp,16
1c003d76:	8082                	ret
    __rt_event_execute(rt_event_internal_sched(), 1);
1c003d78:	4585                	li	a1,1
1c003d7a:	01c00513          	li	a0,28
1c003d7e:	2905                	jal	1c0041ae <__rt_event_execute>
1c003d80:	b7c5                	j	1c003d60 <__rt_fc_lock+0x10>

1c003d82 <__rt_fc_unlock>:
  return __builtin_pulp_read_then_spr_bit_clr(reg, val);
1c003d82:	300476f3          	csrrci	a3,mstatus,8

static int __rt_fc_unlock_to_cluster(rt_fc_lock_t *lock)
{
#if defined(ARCHI_HAS_CLUSTER)
  if (lock->waiting) {
1c003d86:	415c                	lw	a5,4(a0)
1c003d88:	e791                	bnez	a5,1c003d94 <__rt_fc_unlock+0x12>
{
#if defined(ARCHI_HAS_FC)
  int irq = rt_irq_disable();
  if (!__rt_fc_unlock_to_cluster(lock))
  {
    lock->locked = 0;    
1c003d8a:	00052023          	sw	zero,0(a0)
  __builtin_pulp_spr_write(reg, val);
1c003d8e:	30069073          	csrw	mstatus,a3
  }
  rt_irq_restore(irq);
#else
  rt_tas_unlock_32((uint32_t)&lock->lock, 0);
#endif
}
1c003d92:	8082                	ret
    lock->waiting = req->next;
1c003d94:	43d8                	lw	a4,4(a5)
1c003d96:	c158                	sw	a4,4(a0)
    req->done = 1;
1c003d98:	4705                	li	a4,1
1c003d9a:	08e78423          	sb	a4,136(a5)
    __rt_cluster_notif_req_done(req->cid);
1c003d9e:	0897c783          	lbu	a5,137(a5)
  pulp_write32(evtAddr, coreSet);
1c003da2:	00201737          	lui	a4,0x201
1c003da6:	e0470713          	addi	a4,a4,-508 # 200e04 <__L2+0x180e04>
  return ARCHI_CLUSTER_PERIPHERALS_GLOBAL_ADDR(cluster) + ARCHI_EU_OFFSET + EU_SW_EVENTS_AREA_BASE + EU_CORE_TRIGG_SW_EVENT + (event << 2);
1c003daa:	04078793          	addi	a5,a5,64
1c003dae:	07da                	slli	a5,a5,0x16
  pulp_write32(evtAddr, coreSet);
1c003db0:	0007e723          	p.sw	zero,a4(a5)
1c003db4:	bfe9                	j	1c003d8e <__rt_fc_unlock+0xc>

1c003db6 <__rt_fc_cluster_lock>:
  asm("csrr %0, 0x014" : "=r" (hart_id) : );
1c003db6:	014027f3          	csrr	a5,uhartid
  return (hart_id >> 5) & 0x3f;
1c003dba:	8795                	srai	a5,a5,0x5
1c003dbc:	f267b7b3          	p.bclr	a5,a5,25,6
#if defined(ARCHI_HAS_FC)

void __rt_fc_cluster_lock(rt_fc_lock_t *lock, rt_fc_lock_req_t *req)
{
  req->lock = lock;
  req->cid = rt_cluster_id();
1c003dc0:	08f584a3          	sb	a5,137(a1)
  req->done = 0;
  req->req_lock = 1;
1c003dc4:	4785                	li	a5,1
1c003dc6:	08f58523          	sb	a5,138(a1)
  event->arg[0] = (uintptr_t)callback;
1c003dca:	1c0047b7          	lui	a5,0x1c004
1c003dce:	c4478793          	addi	a5,a5,-956 # 1c003c44 <__rt_fc_cluster_lock_req>
  req->lock = lock;
1c003dd2:	c188                	sw	a0,0(a1)
  req->done = 0;
1c003dd4:	08058423          	sb	zero,136(a1)
  event->implem.pending = 0;
1c003dd8:	0205a623          	sw	zero,44(a1)
  event->implem.keep = 0;
1c003ddc:	0205a823          	sw	zero,48(a1)
  event->arg[0] = (uintptr_t)callback;
1c003de0:	c5dc                	sw	a5,12(a1)
  event->arg[1] = (uintptr_t)arg;
1c003de2:	c98c                	sw	a1,16(a1)
  __rt_init_event(&req->event, __rt_cluster_sched_get(), __rt_fc_cluster_lock_req, (void *)req);
1c003de4:	05a1                	addi	a1,a1,8

// This function will push an event from cluster to FC and the event callback
// will be executed directly from within the interrupt handler
static inline void __rt_cluster_push_fc_irq_event(rt_event_t *event)
{
  __rt_cluster_push_fc_event((rt_event_t *)(((unsigned int)event) | 0x1));
1c003de6:	c005c533          	p.bset	a0,a1,0,0
1c003dea:	2320106f          	j	1c00501c <__rt_cluster_push_fc_event>

1c003dee <__rt_fc_cluster_unlock>:
  asm("csrr %0, 0x014" : "=r" (hart_id) : );
1c003dee:	014027f3          	csrr	a5,uhartid
  return (hart_id >> 5) & 0x3f;
1c003df2:	8795                	srai	a5,a5,0x5
1c003df4:	f267b7b3          	p.bclr	a5,a5,25,6
}

void __rt_fc_cluster_unlock(rt_fc_lock_t *lock, rt_fc_lock_req_t *req)
{
  req->lock = lock;
  req->cid = rt_cluster_id();
1c003df8:	08f584a3          	sb	a5,137(a1)
  event->arg[0] = (uintptr_t)callback;
1c003dfc:	1c0047b7          	lui	a5,0x1c004
1c003e00:	c4478793          	addi	a5,a5,-956 # 1c003c44 <__rt_fc_cluster_lock_req>
  req->lock = lock;
1c003e04:	c188                	sw	a0,0(a1)
  req->done = 0;
1c003e06:	08058423          	sb	zero,136(a1)
  req->req_lock = 0;
1c003e0a:	08058523          	sb	zero,138(a1)
  event->implem.pending = 0;
1c003e0e:	0205a623          	sw	zero,44(a1)
  event->implem.keep = 0;
1c003e12:	0205a823          	sw	zero,48(a1)
  event->arg[0] = (uintptr_t)callback;
1c003e16:	c5dc                	sw	a5,12(a1)
  event->arg[1] = (uintptr_t)arg;
1c003e18:	c98c                	sw	a1,16(a1)
  __rt_init_event(&req->event, __rt_cluster_sched_get(), __rt_fc_cluster_lock_req, (void *)req);
1c003e1a:	05a1                	addi	a1,a1,8
1c003e1c:	c005c533          	p.bset	a0,a1,0,0
1c003e20:	1fc0106f          	j	1c00501c <__rt_cluster_push_fc_event>

1c003e24 <__rt_event_enqueue>:

    __rt_wait_event_check(event, call_event);
  }

  rt_irq_restore(irq);
}
1c003e24:	01c02683          	lw	a3,28(zero) # 1c <_l1_preload_size>
1c003e28:	00052023          	sw	zero,0(a0)
1c003e2c:	01c00713          	li	a4,28
1c003e30:	c689                	beqz	a3,1c003e3a <__rt_event_enqueue+0x16>
1c003e32:	435c                	lw	a5,4(a4)
1c003e34:	c388                	sw	a0,0(a5)
1c003e36:	c348                	sw	a0,4(a4)
1c003e38:	8082                	ret
1c003e3a:	00a02e23          	sw	a0,28(zero) # 1c <_l1_preload_size>
1c003e3e:	bfe5                	j	1c003e36 <__rt_event_enqueue+0x12>

1c003e40 <__rt_bridge_check_bridge_req.part.5>:
1c003e40:	1c009737          	lui	a4,0x1c009
1c003e44:	28c70793          	addi	a5,a4,652 # 1c00928c <__hal_debug_struct>
1c003e48:	0a47a783          	lw	a5,164(a5)
1c003e4c:	28c70713          	addi	a4,a4,652
1c003e50:	c789                	beqz	a5,1c003e5a <__rt_bridge_check_bridge_req.part.5+0x1a>
1c003e52:	4f94                	lw	a3,24(a5)
1c003e54:	e681                	bnez	a3,1c003e5c <__rt_bridge_check_bridge_req.part.5+0x1c>
1c003e56:	0af72623          	sw	a5,172(a4)
1c003e5a:	8082                	ret
1c003e5c:	479c                	lw	a5,8(a5)
1c003e5e:	bfcd                	j	1c003e50 <__rt_bridge_check_bridge_req.part.5+0x10>

1c003e60 <__rt_bridge_wait>:
1c003e60:	014027f3          	csrr	a5,uhartid
1c003e64:	02000713          	li	a4,32
1c003e68:	ca5797b3          	p.extractu	a5,a5,5,5
1c003e6c:	02e79c63          	bne	a5,a4,1c003ea4 <__rt_bridge_wait+0x44>
1c003e70:	1141                	addi	sp,sp,-16
1c003e72:	c422                	sw	s0,8(sp)
1c003e74:	1a106437          	lui	s0,0x1a106
1c003e78:	c606                	sw	ra,12(sp)
1c003e7a:	00442783          	lw	a5,4(s0) # 1a106004 <__l1_end+0xa105fe4>
1c003e7e:	c187b7b3          	p.bclr	a5,a5,0,24
1c003e82:	00f42223          	sw	a5,4(s0)
1c003e86:	4585                	li	a1,1
1c003e88:	03800513          	li	a0,56
1c003e8c:	11b000ef          	jal	ra,1c0047a6 <__rt_periph_wait_event>
1c003e90:	00442783          	lw	a5,4(s0)
1c003e94:	c187c7b3          	p.bset	a5,a5,0,24
1c003e98:	00f42223          	sw	a5,4(s0)
1c003e9c:	40b2                	lw	ra,12(sp)
1c003e9e:	4422                	lw	s0,8(sp)
1c003ea0:	0141                	addi	sp,sp,16
1c003ea2:	8082                	ret
1c003ea4:	8082                	ret

1c003ea6 <__rt_bridge_handle_notif>:
1c003ea6:	1141                	addi	sp,sp,-16
1c003ea8:	c422                	sw	s0,8(sp)
1c003eaa:	1c009437          	lui	s0,0x1c009
1c003eae:	28c40793          	addi	a5,s0,652 # 1c00928c <__hal_debug_struct>
1c003eb2:	0a47a783          	lw	a5,164(a5)
1c003eb6:	c606                	sw	ra,12(sp)
1c003eb8:	c226                	sw	s1,4(sp)
1c003eba:	c04a                	sw	s2,0(sp)
1c003ebc:	28c40413          	addi	s0,s0,652
1c003ec0:	c399                	beqz	a5,1c003ec6 <__rt_bridge_handle_notif+0x20>
1c003ec2:	4bd8                	lw	a4,20(a5)
1c003ec4:	e30d                	bnez	a4,1c003ee6 <__rt_bridge_handle_notif+0x40>
1c003ec6:	0b442783          	lw	a5,180(s0)
1c003eca:	c789                	beqz	a5,1c003ed4 <__rt_bridge_handle_notif+0x2e>
1c003ecc:	43a8                	lw	a0,64(a5)
1c003ece:	0a042a23          	sw	zero,180(s0)
1c003ed2:	3f89                	jal	1c003e24 <__rt_event_enqueue>
1c003ed4:	0ac42783          	lw	a5,172(s0)
1c003ed8:	eb95                	bnez	a5,1c003f0c <__rt_bridge_handle_notif+0x66>
1c003eda:	4422                	lw	s0,8(sp)
1c003edc:	40b2                	lw	ra,12(sp)
1c003ede:	4492                	lw	s1,4(sp)
1c003ee0:	4902                	lw	s2,0(sp)
1c003ee2:	0141                	addi	sp,sp,16
1c003ee4:	bfb1                	j	1c003e40 <__rt_bridge_check_bridge_req.part.5>
1c003ee6:	4784                	lw	s1,8(a5)
1c003ee8:	4fd8                	lw	a4,28(a5)
1c003eea:	0a942223          	sw	s1,164(s0)
1c003eee:	cb01                	beqz	a4,1c003efe <__rt_bridge_handle_notif+0x58>
1c003ef0:	0b042703          	lw	a4,176(s0)
1c003ef4:	c798                	sw	a4,8(a5)
1c003ef6:	0af42823          	sw	a5,176(s0)
1c003efa:	87a6                	mv	a5,s1
1c003efc:	b7d1                	j	1c003ec0 <__rt_bridge_handle_notif+0x1a>
1c003efe:	43a8                	lw	a0,64(a5)
1c003f00:	30047973          	csrrci	s2,mstatus,8
1c003f04:	3705                	jal	1c003e24 <__rt_event_enqueue>
1c003f06:	30091073          	csrw	mstatus,s2
1c003f0a:	bfc5                	j	1c003efa <__rt_bridge_handle_notif+0x54>
1c003f0c:	40b2                	lw	ra,12(sp)
1c003f0e:	4422                	lw	s0,8(sp)
1c003f10:	4492                	lw	s1,4(sp)
1c003f12:	4902                	lw	s2,0(sp)
1c003f14:	0141                	addi	sp,sp,16
1c003f16:	8082                	ret

1c003f18 <__rt_bridge_check_connection>:
1c003f18:	1c0096b7          	lui	a3,0x1c009
1c003f1c:	28c68693          	addi	a3,a3,652 # 1c00928c <__hal_debug_struct>
1c003f20:	469c                	lw	a5,8(a3)
1c003f22:	ef9d                	bnez	a5,1c003f60 <__rt_bridge_check_connection+0x48>
1c003f24:	1a1047b7          	lui	a5,0x1a104
1c003f28:	07478793          	addi	a5,a5,116 # 1a104074 <__l1_end+0xa104054>
1c003f2c:	4398                	lw	a4,0(a5)
1c003f2e:	8325                	srli	a4,a4,0x9
1c003f30:	f8373733          	p.bclr	a4,a4,28,3
1c003f34:	02773663          	p.bneimm	a4,7,1c003f60 <__rt_bridge_check_connection+0x48>
1c003f38:	1141                	addi	sp,sp,-16
1c003f3a:	c422                	sw	s0,8(sp)
1c003f3c:	c606                	sw	ra,12(sp)
1c003f3e:	4705                	li	a4,1
1c003f40:	c698                	sw	a4,8(a3)
1c003f42:	4709                	li	a4,2
1c003f44:	c398                	sw	a4,0(a5)
1c003f46:	843e                	mv	s0,a5
1c003f48:	401c                	lw	a5,0(s0)
1c003f4a:	83a5                	srli	a5,a5,0x9
1c003f4c:	f837b7b3          	p.bclr	a5,a5,28,3
1c003f50:	0077a663          	p.beqimm	a5,7,1c003f5c <__rt_bridge_check_connection+0x44>
1c003f54:	40b2                	lw	ra,12(sp)
1c003f56:	4422                	lw	s0,8(sp)
1c003f58:	0141                	addi	sp,sp,16
1c003f5a:	8082                	ret
1c003f5c:	3711                	jal	1c003e60 <__rt_bridge_wait>
1c003f5e:	b7ed                	j	1c003f48 <__rt_bridge_check_connection+0x30>
1c003f60:	8082                	ret

1c003f62 <__rt_bridge_set_available>:
1c003f62:	1c0097b7          	lui	a5,0x1c009
1c003f66:	28c78793          	addi	a5,a5,652 # 1c00928c <__hal_debug_struct>
1c003f6a:	4798                	lw	a4,8(a5)
1c003f6c:	1a1047b7          	lui	a5,0x1a104
1c003f70:	07478793          	addi	a5,a5,116 # 1a104074 <__l1_end+0xa104054>
1c003f74:	e701                	bnez	a4,1c003f7c <__rt_bridge_set_available+0x1a>
1c003f76:	4721                	li	a4,8
1c003f78:	c398                	sw	a4,0(a5)
1c003f7a:	8082                	ret
1c003f7c:	4709                	li	a4,2
1c003f7e:	bfed                	j	1c003f78 <__rt_bridge_set_available+0x16>

1c003f80 <__rt_bridge_send_notif>:
1c003f80:	1141                	addi	sp,sp,-16
1c003f82:	c606                	sw	ra,12(sp)
1c003f84:	3f51                	jal	1c003f18 <__rt_bridge_check_connection>
1c003f86:	1c0097b7          	lui	a5,0x1c009
1c003f8a:	28c78793          	addi	a5,a5,652 # 1c00928c <__hal_debug_struct>
1c003f8e:	479c                	lw	a5,8(a5)
1c003f90:	c789                	beqz	a5,1c003f9a <__rt_bridge_send_notif+0x1a>
1c003f92:	1a1047b7          	lui	a5,0x1a104
1c003f96:	4719                	li	a4,6
1c003f98:	dbf8                	sw	a4,116(a5)
1c003f9a:	40b2                	lw	ra,12(sp)
1c003f9c:	0141                	addi	sp,sp,16
1c003f9e:	8082                	ret

1c003fa0 <__rt_bridge_clear_notif>:
  #endif
  }
}

void __rt_bridge_clear_notif()
{
1c003fa0:	1141                	addi	sp,sp,-16
1c003fa2:	c606                	sw	ra,12(sp)
  hal_debug_struct_t *debug_struct = hal_debug_struct_get();

  __rt_bridge_check_connection();
1c003fa4:	3f95                	jal	1c003f18 <__rt_bridge_check_connection>

  if (debug_struct->bridge.connected)
1c003fa6:	1c0097b7          	lui	a5,0x1c009
1c003faa:	28c78793          	addi	a5,a5,652 # 1c00928c <__hal_debug_struct>
1c003fae:	479c                	lw	a5,8(a5)
1c003fb0:	c781                	beqz	a5,1c003fb8 <__rt_bridge_clear_notif+0x18>
  {
    __rt_bridge_set_available();
  }
}
1c003fb2:	40b2                	lw	ra,12(sp)
1c003fb4:	0141                	addi	sp,sp,16
    __rt_bridge_set_available();
1c003fb6:	b775                	j	1c003f62 <__rt_bridge_set_available>
}
1c003fb8:	40b2                	lw	ra,12(sp)
1c003fba:	0141                	addi	sp,sp,16
1c003fbc:	8082                	ret

1c003fbe <__rt_bridge_printf_flush>:
{
1c003fbe:	1141                	addi	sp,sp,-16
1c003fc0:	c422                	sw	s0,8(sp)
1c003fc2:	c606                	sw	ra,12(sp)
  if (debug_struct->bridge.connected)
1c003fc4:	1c009437          	lui	s0,0x1c009
  __rt_bridge_check_connection();
1c003fc8:	3f81                	jal	1c003f18 <__rt_bridge_check_connection>
  if (debug_struct->bridge.connected)
1c003fca:	28c40793          	addi	a5,s0,652 # 1c00928c <__hal_debug_struct>
1c003fce:	479c                	lw	a5,8(a5)
1c003fd0:	c385                	beqz	a5,1c003ff0 <__rt_bridge_printf_flush+0x32>
1c003fd2:	28c40413          	addi	s0,s0,652
  return *(volatile uint32_t *)&debug_struct->putc_current == 0;
}

static inline int hal_debug_is_busy(hal_debug_struct_t *debug_struct)
{
  return *(volatile uint32_t *)&debug_struct->pending_putchar;
1c003fd6:	485c                	lw	a5,20(s0)
    if (hal_debug_is_busy(hal_debug_struct_get()) || !hal_debug_is_empty(hal_debug_struct_get()))
1c003fd8:	e399                	bnez	a5,1c003fde <__rt_bridge_printf_flush+0x20>
  return *(volatile uint32_t *)&debug_struct->putc_current == 0;
1c003fda:	4c1c                	lw	a5,24(s0)
1c003fdc:	cb91                	beqz	a5,1c003ff0 <__rt_bridge_printf_flush+0x32>
      __rt_bridge_send_notif();
1c003fde:	374d                	jal	1c003f80 <__rt_bridge_send_notif>
  return *(volatile uint32_t *)&debug_struct->pending_putchar;
1c003fe0:	485c                	lw	a5,20(s0)
      while(hal_debug_is_busy(hal_debug_struct_get()))
1c003fe2:	e789                	bnez	a5,1c003fec <__rt_bridge_printf_flush+0x2e>
}
1c003fe4:	4422                	lw	s0,8(sp)
1c003fe6:	40b2                	lw	ra,12(sp)
1c003fe8:	0141                	addi	sp,sp,16
      __rt_bridge_clear_notif();
1c003fea:	bf5d                	j	1c003fa0 <__rt_bridge_clear_notif>
        __rt_bridge_wait();
1c003fec:	3d95                	jal	1c003e60 <__rt_bridge_wait>
1c003fee:	bfcd                	j	1c003fe0 <__rt_bridge_printf_flush+0x22>
}
1c003ff0:	40b2                	lw	ra,12(sp)
1c003ff2:	4422                	lw	s0,8(sp)
1c003ff4:	0141                	addi	sp,sp,16
1c003ff6:	8082                	ret

1c003ff8 <__rt_bridge_req_shutdown>:
{
1c003ff8:	1141                	addi	sp,sp,-16
1c003ffa:	c606                	sw	ra,12(sp)
1c003ffc:	c422                	sw	s0,8(sp)
  __rt_bridge_check_connection();
1c003ffe:	3f29                	jal	1c003f18 <__rt_bridge_check_connection>
  if (debug_struct->bridge.connected)
1c004000:	1c0097b7          	lui	a5,0x1c009
1c004004:	28c78793          	addi	a5,a5,652 # 1c00928c <__hal_debug_struct>
1c004008:	479c                	lw	a5,8(a5)
1c00400a:	c7a1                	beqz	a5,1c004052 <__rt_bridge_req_shutdown+0x5a>




static inline unsigned int apb_soc_jtag_reg_read() {
  return pulp_read32(ARCHI_APB_SOC_CTRL_ADDR + APB_SOC_JTAGREG_OFFSET);
1c00400c:	1a104437          	lui	s0,0x1a104
    __rt_bridge_printf_flush();
1c004010:	377d                	jal	1c003fbe <__rt_bridge_printf_flush>
1c004012:	07440413          	addi	s0,s0,116 # 1a104074 <__l1_end+0xa104054>
1c004016:	401c                	lw	a5,0(s0)
    while((apb_soc_jtag_reg_ext(apb_soc_jtag_reg_read()) >> 1) == 7)
1c004018:	83a5                	srli	a5,a5,0x9
1c00401a:	f837b7b3          	p.bclr	a5,a5,28,3
1c00401e:	0277ae63          	p.beqimm	a5,7,1c00405a <__rt_bridge_req_shutdown+0x62>
}

static inline void apb_soc_jtag_reg_write(unsigned int value) {
  pulp_write32(ARCHI_APB_SOC_CTRL_ADDR + APB_SOC_JTAGREG_OFFSET, value);
1c004022:	4791                	li	a5,4
1c004024:	c01c                	sw	a5,0(s0)
  return pulp_read32(ARCHI_APB_SOC_CTRL_ADDR + APB_SOC_JTAGREG_OFFSET);
1c004026:	1a104437          	lui	s0,0x1a104
1c00402a:	07440413          	addi	s0,s0,116 # 1a104074 <__l1_end+0xa104054>
1c00402e:	401c                	lw	a5,0(s0)
    while((apb_soc_jtag_reg_ext(apb_soc_jtag_reg_read()) >> 1) != 7)
1c004030:	83a5                	srli	a5,a5,0x9
1c004032:	f837b7b3          	p.bclr	a5,a5,28,3
1c004036:	0277b463          	p.bneimm	a5,7,1c00405e <__rt_bridge_req_shutdown+0x66>
  pulp_write32(ARCHI_APB_SOC_CTRL_ADDR + APB_SOC_JTAGREG_OFFSET, value);
1c00403a:	00042023          	sw	zero,0(s0)
  return pulp_read32(ARCHI_APB_SOC_CTRL_ADDR + APB_SOC_JTAGREG_OFFSET);
1c00403e:	1a104437          	lui	s0,0x1a104
1c004042:	07440413          	addi	s0,s0,116 # 1a104074 <__l1_end+0xa104054>
1c004046:	401c                	lw	a5,0(s0)
    while((apb_soc_jtag_reg_ext(apb_soc_jtag_reg_read()) >> 1) == 7)
1c004048:	83a5                	srli	a5,a5,0x9
1c00404a:	f837b7b3          	p.bclr	a5,a5,28,3
1c00404e:	0077aa63          	p.beqimm	a5,7,1c004062 <__rt_bridge_req_shutdown+0x6a>
}
1c004052:	40b2                	lw	ra,12(sp)
1c004054:	4422                	lw	s0,8(sp)
1c004056:	0141                	addi	sp,sp,16
1c004058:	8082                	ret
      __rt_bridge_wait();
1c00405a:	3519                	jal	1c003e60 <__rt_bridge_wait>
1c00405c:	bf6d                	j	1c004016 <__rt_bridge_req_shutdown+0x1e>
      __rt_bridge_wait();
1c00405e:	3509                	jal	1c003e60 <__rt_bridge_wait>
1c004060:	b7f9                	j	1c00402e <__rt_bridge_req_shutdown+0x36>
      __rt_bridge_wait();
1c004062:	3bfd                	jal	1c003e60 <__rt_bridge_wait>
1c004064:	b7cd                	j	1c004046 <__rt_bridge_req_shutdown+0x4e>

1c004066 <__rt_bridge_init>:

RT_FC_BOOT_CODE void __attribute__((constructor)) __rt_bridge_init()
{
  hal_bridge_t *bridge = hal_bridge_get();
  
  bridge->first_req = 0;
1c004066:	1c0097b7          	lui	a5,0x1c009
  bridge->notif_req_addr = ARCHI_FC_ITC_ADDR + ITC_STATUS_SET_OFFSET;
  bridge->notif_req_value = 1<<RT_BRIDGE_ENQUEUE_EVENT;
#else
#if defined(EU_VERSION) && EU_VERSION >= 3
#if defined(ARCHI_HAS_FC)
  bridge->notif_req_addr = ARCHI_FC_GLOBAL_ADDR + ARCHI_FC_PERIPHERALS_OFFSET + ARCHI_FC_EU_OFFSET + EU_SW_EVENTS_AREA_BASE + EU_CORE_TRIGG_SW_EVENT + (RT_BRIDGE_ENQUEUE_EVENT << 2);
1c00406a:	1b201737          	lui	a4,0x1b201
  bridge->first_req = 0;
1c00406e:	28c78793          	addi	a5,a5,652 # 1c00928c <__hal_debug_struct>
  bridge->notif_req_addr = ARCHI_FC_GLOBAL_ADDR + ARCHI_FC_PERIPHERALS_OFFSET + ARCHI_FC_EU_OFFSET + EU_SW_EVENTS_AREA_BASE + EU_CORE_TRIGG_SW_EVENT + (RT_BRIDGE_ENQUEUE_EVENT << 2);
1c004072:	e1070713          	addi	a4,a4,-496 # 1b200e10 <__fc_tcdm_end+0x1ff9f0>
1c004076:	0ae7ac23          	sw	a4,184(a5)
  bridge->notif_req_value = 1;
1c00407a:	4705                	li	a4,1
  bridge->first_req = 0;
1c00407c:	0a07a223          	sw	zero,164(a5)
  bridge->first_bridge_req = 0;
1c004080:	0a07a623          	sw	zero,172(a5)
  bridge->target_req = 0;
1c004084:	0a07aa23          	sw	zero,180(a5)
  bridge->notif_req_value = 1;
1c004088:	0ae7ae23          	sw	a4,188(a5)
#endif
#endif
#endif

  __rt_bridge_eeprom_handle = NULL;
1c00408c:	00400793          	li	a5,4
1c004090:	0007a823          	sw	zero,16(a5)
  __rt_bridge_flash_handle = NULL;
1c004094:	0007a023          	sw	zero,0(a5)
}
1c004098:	8082                	ret

1c00409a <__rt_event_init>:
{
  __rt_event_execute(sched, 0);
  rt_wait_for_interrupt();
  rt_irq_enable();
  rt_irq_disable();
}
1c00409a:	1141                	addi	sp,sp,-16
1c00409c:	c422                	sw	s0,8(sp)
1c00409e:	c606                	sw	ra,12(sp)
1c0040a0:	842a                	mv	s0,a0
1c0040a2:	02052223          	sw	zero,36(a0)
1c0040a6:	02052423          	sw	zero,40(a0)
1c0040aa:	45c1                	li	a1,16
1c0040ac:	4501                	li	a0,0
1c0040ae:	24bd                	jal	1c00431c <rt_alloc>
1c0040b0:	dc68                	sw	a0,124(s0)
1c0040b2:	02042a23          	sw	zero,52(s0)
1c0040b6:	00042223          	sw	zero,4(s0)
1c0040ba:	40b2                	lw	ra,12(sp)
1c0040bc:	4422                	lw	s0,8(sp)
1c0040be:	0141                	addi	sp,sp,16
1c0040c0:	8082                	ret

1c0040c2 <__rt_wait_event_prepare_blocking>:
1c0040c2:	01800793          	li	a5,24
1c0040c6:	4388                	lw	a0,0(a5)
1c0040c8:	4118                	lw	a4,0(a0)
1c0040ca:	02052423          	sw	zero,40(a0)
1c0040ce:	00052223          	sw	zero,4(a0)
1c0040d2:	c398                	sw	a4,0(a5)
1c0040d4:	4785                	li	a5,1
1c0040d6:	d15c                	sw	a5,36(a0)
1c0040d8:	8082                	ret

1c0040da <rt_event_alloc>:
1c0040da:	1101                	addi	sp,sp,-32
1c0040dc:	c64e                	sw	s3,12(sp)
1c0040de:	89ae                	mv	s3,a1
1c0040e0:	ce06                	sw	ra,28(sp)
1c0040e2:	cc22                	sw	s0,24(sp)
1c0040e4:	ca26                	sw	s1,20(sp)
1c0040e6:	c84a                	sw	s2,16(sp)
1c0040e8:	c452                	sw	s4,8(sp)
1c0040ea:	c256                	sw	s5,4(sp)
1c0040ec:	30047a73          	csrrci	s4,mstatus,8
1c0040f0:	014027f3          	csrr	a5,uhartid
1c0040f4:	8795                	srai	a5,a5,0x5
1c0040f6:	f267b7b3          	p.bclr	a5,a5,25,6
1c0040fa:	02000713          	li	a4,32
1c0040fe:	00278513          	addi	a0,a5,2
1c004102:	00e79363          	bne	a5,a4,1c004108 <rt_event_alloc+0x2e>
1c004106:	4505                	li	a0,1
1c004108:	00799593          	slli	a1,s3,0x7
1c00410c:	2c01                	jal	1c00431c <rt_alloc>
1c00410e:	842a                	mv	s0,a0
1c004110:	557d                	li	a0,-1
1c004112:	c819                	beqz	s0,1c004128 <rt_event_alloc+0x4e>
1c004114:	01800493          	li	s1,24
1c004118:	4901                	li	s2,0
1c00411a:	00448a93          	addi	s5,s1,4
1c00411e:	01394e63          	blt	s2,s3,1c00413a <rt_event_alloc+0x60>
1c004122:	300a1073          	csrw	mstatus,s4
1c004126:	4501                	li	a0,0
1c004128:	40f2                	lw	ra,28(sp)
1c00412a:	4462                	lw	s0,24(sp)
1c00412c:	44d2                	lw	s1,20(sp)
1c00412e:	4942                	lw	s2,16(sp)
1c004130:	49b2                	lw	s3,12(sp)
1c004132:	4a22                	lw	s4,8(sp)
1c004134:	4a92                	lw	s5,4(sp)
1c004136:	6105                	addi	sp,sp,32
1c004138:	8082                	ret
1c00413a:	8522                	mv	a0,s0
1c00413c:	85d6                	mv	a1,s5
1c00413e:	3fb1                	jal	1c00409a <__rt_event_init>
1c004140:	409c                	lw	a5,0(s1)
1c004142:	0905                	addi	s2,s2,1
1c004144:	c01c                	sw	a5,0(s0)
1c004146:	c080                	sw	s0,0(s1)
1c004148:	08040413          	addi	s0,s0,128
1c00414c:	bfc9                	j	1c00411e <rt_event_alloc+0x44>

1c00414e <rt_event_get>:
1c00414e:	30047773          	csrrci	a4,mstatus,8
1c004152:	01800793          	li	a5,24
1c004156:	4388                	lw	a0,0(a5)
1c004158:	c509                	beqz	a0,1c004162 <rt_event_get+0x14>
1c00415a:	4114                	lw	a3,0(a0)
1c00415c:	c14c                	sw	a1,4(a0)
1c00415e:	c510                	sw	a2,8(a0)
1c004160:	c394                	sw	a3,0(a5)
1c004162:	30071073          	csrw	mstatus,a4
1c004166:	8082                	ret

1c004168 <rt_event_get_blocking>:
1c004168:	30047773          	csrrci	a4,mstatus,8
1c00416c:	01800793          	li	a5,24
1c004170:	4388                	lw	a0,0(a5)
1c004172:	c909                	beqz	a0,1c004184 <rt_event_get_blocking+0x1c>
1c004174:	4114                	lw	a3,0(a0)
1c004176:	00052223          	sw	zero,4(a0)
1c00417a:	00052423          	sw	zero,8(a0)
1c00417e:	c394                	sw	a3,0(a5)
1c004180:	4785                	li	a5,1
1c004182:	d15c                	sw	a5,36(a0)
1c004184:	30071073          	csrw	mstatus,a4
1c004188:	8082                	ret

1c00418a <rt_event_push>:
1c00418a:	30047773          	csrrci	a4,mstatus,8
1c00418e:	01800693          	li	a3,24
1c004192:	42d4                	lw	a3,4(a3)
1c004194:	00052023          	sw	zero,0(a0)
1c004198:	01800793          	li	a5,24
1c00419c:	e691                	bnez	a3,1c0041a8 <rt_event_push+0x1e>
1c00419e:	c3c8                	sw	a0,4(a5)
1c0041a0:	c788                	sw	a0,8(a5)
1c0041a2:	30071073          	csrw	mstatus,a4
1c0041a6:	8082                	ret
1c0041a8:	4794                	lw	a3,8(a5)
1c0041aa:	c288                	sw	a0,0(a3)
1c0041ac:	bfd5                	j	1c0041a0 <rt_event_push+0x16>

1c0041ae <__rt_event_execute>:
1c0041ae:	1141                	addi	sp,sp,-16
1c0041b0:	c422                	sw	s0,8(sp)
1c0041b2:	01800793          	li	a5,24
1c0041b6:	43dc                	lw	a5,4(a5)
1c0041b8:	c606                	sw	ra,12(sp)
1c0041ba:	c226                	sw	s1,4(sp)
1c0041bc:	01800413          	li	s0,24
1c0041c0:	ef81                	bnez	a5,1c0041d8 <__rt_event_execute+0x2a>
1c0041c2:	c1b9                	beqz	a1,1c004208 <__rt_event_execute+0x5a>
1c0041c4:	002047b7          	lui	a5,0x204
1c0041c8:	0387e703          	p.elw	a4,56(a5) # 204038 <__L2+0x184038>
1c0041cc:	300467f3          	csrrsi	a5,mstatus,8
1c0041d0:	300477f3          	csrrci	a5,mstatus,8
1c0041d4:	405c                	lw	a5,4(s0)
1c0041d6:	cb8d                	beqz	a5,1c004208 <__rt_event_execute+0x5a>
1c0041d8:	4485                	li	s1,1
1c0041da:	4398                	lw	a4,0(a5)
1c0041dc:	5794                	lw	a3,40(a5)
1c0041de:	00978a23          	sb	s1,20(a5)
1c0041e2:	c058                	sw	a4,4(s0)
1c0041e4:	4788                	lw	a0,8(a5)
1c0041e6:	43d8                	lw	a4,4(a5)
1c0041e8:	e691                	bnez	a3,1c0041f4 <__rt_event_execute+0x46>
1c0041ea:	53d4                	lw	a3,36(a5)
1c0041ec:	e681                	bnez	a3,1c0041f4 <__rt_event_execute+0x46>
1c0041ee:	4014                	lw	a3,0(s0)
1c0041f0:	c394                	sw	a3,0(a5)
1c0041f2:	c01c                	sw	a5,0(s0)
1c0041f4:	0207a223          	sw	zero,36(a5)
1c0041f8:	c711                	beqz	a4,1c004204 <__rt_event_execute+0x56>
1c0041fa:	300467f3          	csrrsi	a5,mstatus,8
1c0041fe:	9702                	jalr	a4
1c004200:	300477f3          	csrrci	a5,mstatus,8
1c004204:	405c                	lw	a5,4(s0)
1c004206:	fbf1                	bnez	a5,1c0041da <__rt_event_execute+0x2c>
1c004208:	40b2                	lw	ra,12(sp)
1c00420a:	4422                	lw	s0,8(sp)
1c00420c:	4492                	lw	s1,4(sp)
1c00420e:	0141                	addi	sp,sp,16
1c004210:	8082                	ret

1c004212 <__rt_wait_event>:
  } while(event);

}

void __rt_wait_event(rt_event_t *event)
{
1c004212:	1141                	addi	sp,sp,-16
1c004214:	c422                	sw	s0,8(sp)
1c004216:	c606                	sw	ra,12(sp)
1c004218:	842a                	mv	s0,a0
  while (event->implem.pending || event->implem.saved_pending) {
1c00421a:	505c                	lw	a5,36(s0)
1c00421c:	ef81                	bnez	a5,1c004234 <__rt_wait_event+0x22>
1c00421e:	585c                	lw	a5,52(s0)
1c004220:	eb91                	bnez	a5,1c004234 <__rt_wait_event+0x22>
    __rt_event_execute(NULL, 1);
  }

  event->next = __rt_first_free;
1c004222:	01800793          	li	a5,24
1c004226:	4398                	lw	a4,0(a5)
  __rt_first_free = event;
}
1c004228:	40b2                	lw	ra,12(sp)
  event->next = __rt_first_free;
1c00422a:	c018                	sw	a4,0(s0)
  __rt_first_free = event;
1c00422c:	c380                	sw	s0,0(a5)
}
1c00422e:	4422                	lw	s0,8(sp)
1c004230:	0141                	addi	sp,sp,16
1c004232:	8082                	ret
    __rt_event_execute(NULL, 1);
1c004234:	4585                	li	a1,1
1c004236:	4501                	li	a0,0
1c004238:	3f9d                	jal	1c0041ae <__rt_event_execute>
1c00423a:	b7c5                	j	1c00421a <__rt_wait_event+0x8>

1c00423c <rt_event_wait>:

void rt_event_wait(rt_event_t *event)
{
1c00423c:	1141                	addi	sp,sp,-16
1c00423e:	c606                	sw	ra,12(sp)
1c004240:	c422                	sw	s0,8(sp)
  return __builtin_pulp_read_then_spr_bit_clr(reg, val);
1c004242:	30047473          	csrrci	s0,mstatus,8
  int irq = rt_irq_disable();
__rt_wait_event(event);
1c004246:	37f1                	jal	1c004212 <__rt_wait_event>
  __builtin_pulp_spr_write(reg, val);
1c004248:	30041073          	csrw	mstatus,s0
  rt_irq_restore(irq);
}
1c00424c:	40b2                	lw	ra,12(sp)
1c00424e:	4422                	lw	s0,8(sp)
1c004250:	0141                	addi	sp,sp,16
1c004252:	8082                	ret

1c004254 <__rt_event_sched_init>:

void __rt_event_sched_init()
{
  __rt_first_free = NULL;
1c004254:	01800513          	li	a0,24
1c004258:	00052023          	sw	zero,0(a0)
  sched->first = NULL;
1c00425c:	00052223          	sw	zero,4(a0)
  rt_event_sched_init(&__rt_sched);
  // Push one event ot the runtime scheduler as some runtime services need
  // one event.
  rt_event_alloc(&__rt_sched, 1);
1c004260:	4585                	li	a1,1
1c004262:	0511                	addi	a0,a0,4
1c004264:	bd9d                	j	1c0040da <rt_event_alloc>

1c004266 <pi_task_push_delayed_us>:
}

void pi_task_push_delayed_us(pi_task_t *task, uint32_t delay)
{
  rt_event_push_delayed(task, delay);
1c004266:	aac5                	j	1c004456 <rt_event_push_delayed>

1c004268 <rt_user_alloc_init>:
  rt_alloc_cluster(RT_ALLOC_PERIPH, size, (rt_alloc_req_t *)req);
}

void pi_cl_l2_free(void *chunk, int size, pi_cl_free_req_t *req)
{
  rt_free_cluster(RT_ALLOC_PERIPH, chunk, size, (rt_free_req_t *)req);
1c004268:	00758793          	addi	a5,a1,7
1c00426c:	c407b7b3          	p.bclr	a5,a5,2,0
1c004270:	40b785b3          	sub	a1,a5,a1
1c004274:	c11c                	sw	a5,0(a0)
1c004276:	8e0d                	sub	a2,a2,a1
1c004278:	00c05763          	blez	a2,1c004286 <rt_user_alloc_init+0x1e>
1c00427c:	c4063633          	p.bclr	a2,a2,2,0
1c004280:	c390                	sw	a2,0(a5)
1c004282:	0007a223          	sw	zero,4(a5)
1c004286:	8082                	ret

1c004288 <rt_user_alloc>:
1c004288:	411c                	lw	a5,0(a0)
1c00428a:	059d                	addi	a1,a1,7
1c00428c:	c405b5b3          	p.bclr	a1,a1,2,0
1c004290:	4701                	li	a4,0
1c004292:	cb89                	beqz	a5,1c0042a4 <rt_user_alloc+0x1c>
1c004294:	4394                	lw	a3,0(a5)
1c004296:	43d0                	lw	a2,4(a5)
1c004298:	00b6c863          	blt	a3,a1,1c0042a8 <rt_user_alloc+0x20>
1c00429c:	00b69b63          	bne	a3,a1,1c0042b2 <rt_user_alloc+0x2a>
1c0042a0:	c719                	beqz	a4,1c0042ae <rt_user_alloc+0x26>
1c0042a2:	c350                	sw	a2,4(a4)
1c0042a4:	853e                	mv	a0,a5
1c0042a6:	8082                	ret
1c0042a8:	873e                	mv	a4,a5
1c0042aa:	87b2                	mv	a5,a2
1c0042ac:	b7dd                	j	1c004292 <rt_user_alloc+0xa>
1c0042ae:	c110                	sw	a2,0(a0)
1c0042b0:	bfd5                	j	1c0042a4 <rt_user_alloc+0x1c>
1c0042b2:	00b78833          	add	a6,a5,a1
1c0042b6:	40b685b3          	sub	a1,a3,a1
1c0042ba:	00b82023          	sw	a1,0(a6)
1c0042be:	00c82223          	sw	a2,4(a6)
1c0042c2:	c701                	beqz	a4,1c0042ca <rt_user_alloc+0x42>
1c0042c4:	01072223          	sw	a6,4(a4)
1c0042c8:	bff1                	j	1c0042a4 <rt_user_alloc+0x1c>
1c0042ca:	01052023          	sw	a6,0(a0)
1c0042ce:	bfd9                	j	1c0042a4 <rt_user_alloc+0x1c>

1c0042d0 <rt_user_free>:
1c0042d0:	411c                	lw	a5,0(a0)
1c0042d2:	061d                	addi	a2,a2,7
1c0042d4:	c4063633          	p.bclr	a2,a2,2,0
1c0042d8:	4701                	li	a4,0
1c0042da:	c399                	beqz	a5,1c0042e0 <rt_user_free+0x10>
1c0042dc:	02b7e763          	bltu	a5,a1,1c00430a <rt_user_free+0x3a>
1c0042e0:	00c586b3          	add	a3,a1,a2
1c0042e4:	02d79663          	bne	a5,a3,1c004310 <rt_user_free+0x40>
1c0042e8:	4394                	lw	a3,0(a5)
1c0042ea:	43dc                	lw	a5,4(a5)
1c0042ec:	9636                	add	a2,a2,a3
1c0042ee:	c190                	sw	a2,0(a1)
1c0042f0:	c1dc                	sw	a5,4(a1)
1c0042f2:	c31d                	beqz	a4,1c004318 <rt_user_free+0x48>
1c0042f4:	4314                	lw	a3,0(a4)
1c0042f6:	00d707b3          	add	a5,a4,a3
1c0042fa:	00f59d63          	bne	a1,a5,1c004314 <rt_user_free+0x44>
1c0042fe:	419c                	lw	a5,0(a1)
1c004300:	97b6                	add	a5,a5,a3
1c004302:	c31c                	sw	a5,0(a4)
1c004304:	41dc                	lw	a5,4(a1)
1c004306:	c35c                	sw	a5,4(a4)
1c004308:	8082                	ret
1c00430a:	873e                	mv	a4,a5
1c00430c:	43dc                	lw	a5,4(a5)
1c00430e:	b7f1                	j	1c0042da <rt_user_free+0xa>
1c004310:	c190                	sw	a2,0(a1)
1c004312:	bff9                	j	1c0042f0 <rt_user_free+0x20>
1c004314:	c34c                	sw	a1,4(a4)
1c004316:	8082                	ret
1c004318:	c10c                	sw	a1,0(a0)
1c00431a:	8082                	ret

1c00431c <rt_alloc>:
1c00431c:	4785                	li	a5,1
1c00431e:	00a7fa63          	bleu	a0,a5,1c004332 <rt_alloc+0x16>
1c004322:	1c00a7b7          	lui	a5,0x1c00a
1c004326:	2247a783          	lw	a5,548(a5) # 1c00a224 <__rt_alloc_l1>
1c00432a:	1579                	addi	a0,a0,-2
1c00432c:	050a                	slli	a0,a0,0x2
1c00432e:	953e                	add	a0,a0,a5
1c004330:	bfa1                	j	1c004288 <rt_user_alloc>
1c004332:	00153763          	p.bneimm	a0,1,1c004340 <rt_alloc+0x24>
1c004336:	1c00a537          	lui	a0,0x1c00a
1c00433a:	22c50513          	addi	a0,a0,556 # 1c00a22c <__rt_alloc_fc_tcdm>
1c00433e:	bfcd                	j	1c004330 <rt_alloc+0x14>
1c004340:	1c00a537          	lui	a0,0x1c00a
1c004344:	22850513          	addi	a0,a0,552 # 1c00a228 <__rt_alloc_l2>
1c004348:	b7e5                	j	1c004330 <rt_alloc+0x14>

1c00434a <__rt_alloc_init_l1>:
1c00434a:	1c00a7b7          	lui	a5,0x1c00a
1c00434e:	2247a703          	lw	a4,548(a5) # 1c00a224 <__rt_alloc_l1>
1c004352:	100007b7          	lui	a5,0x10000
1c004356:	01651593          	slli	a1,a0,0x16
1c00435a:	6641                	lui	a2,0x10
1c00435c:	050a                	slli	a0,a0,0x2
1c00435e:	02078793          	addi	a5,a5,32 # 10000020 <__l1_end>
1c004362:	fe060613          	addi	a2,a2,-32 # ffe0 <__l1_heap_size>
1c004366:	95be                	add	a1,a1,a5
1c004368:	953a                	add	a0,a0,a4
1c00436a:	bdfd                	j	1c004268 <rt_user_alloc_init>

1c00436c <__rt_alloc_init_l1_for_fc>:
1c00436c:	100005b7          	lui	a1,0x10000
1c004370:	01651793          	slli	a5,a0,0x16
1c004374:	02058593          	addi	a1,a1,32 # 10000020 <__l1_end>
1c004378:	00b78733          	add	a4,a5,a1
1c00437c:	050a                	slli	a0,a0,0x2
1c00437e:	0791                	addi	a5,a5,4
1c004380:	6641                	lui	a2,0x10
1c004382:	1c00a6b7          	lui	a3,0x1c00a
1c004386:	fdc60613          	addi	a2,a2,-36 # ffdc <__rt_stack_size+0xf7dc>
1c00438a:	95be                	add	a1,a1,a5
1c00438c:	953a                	add	a0,a0,a4
1c00438e:	22e6a223          	sw	a4,548(a3) # 1c00a224 <__rt_alloc_l1>
1c004392:	bdd9                	j	1c004268 <rt_user_alloc_init>

1c004394 <__rt_allocs_init>:
1c004394:	1c00a5b7          	lui	a1,0x1c00a
1c004398:	28858793          	addi	a5,a1,648 # 1c00a288 <__l2_end>
1c00439c:	1c080637          	lui	a2,0x1c080
1c0043a0:	1c00a537          	lui	a0,0x1c00a
1c0043a4:	1141                	addi	sp,sp,-16
1c0043a6:	8e1d                	sub	a2,a2,a5
1c0043a8:	28858593          	addi	a1,a1,648
1c0043ac:	22850513          	addi	a0,a0,552 # 1c00a228 <__rt_alloc_l2>
1c0043b0:	c606                	sw	ra,12(sp)
1c0043b2:	c422                	sw	s0,8(sp)
1c0043b4:	3d55                	jal	1c004268 <rt_user_alloc_init>
1c0043b6:	1b0015b7          	lui	a1,0x1b001
1c0043ba:	42058793          	addi	a5,a1,1056 # 1b001420 <__fc_tcdm_end>
1c0043be:	1b004637          	lui	a2,0x1b004
1c0043c2:	1c00a437          	lui	s0,0x1c00a
1c0043c6:	8e1d                	sub	a2,a2,a5
1c0043c8:	42058593          	addi	a1,a1,1056
1c0043cc:	22c40513          	addi	a0,s0,556 # 1c00a22c <__rt_alloc_fc_tcdm>
1c0043d0:	3d61                	jal	1c004268 <rt_user_alloc_init>
1c0043d2:	014027f3          	csrr	a5,uhartid
1c0043d6:	ca5797b3          	p.extractu	a5,a5,5,5
1c0043da:	e791                	bnez	a5,1c0043e6 <__rt_allocs_init+0x52>
1c0043dc:	4422                	lw	s0,8(sp)
1c0043de:	40b2                	lw	ra,12(sp)
1c0043e0:	4501                	li	a0,0
1c0043e2:	0141                	addi	sp,sp,16
1c0043e4:	b761                	j	1c00436c <__rt_alloc_init_l1_for_fc>
1c0043e6:	22c40513          	addi	a0,s0,556
1c0043ea:	4591                	li	a1,4
1c0043ec:	3d71                	jal	1c004288 <rt_user_alloc>
1c0043ee:	40b2                	lw	ra,12(sp)
1c0043f0:	4422                	lw	s0,8(sp)
1c0043f2:	1c00a7b7          	lui	a5,0x1c00a
1c0043f6:	22a7a223          	sw	a0,548(a5) # 1c00a224 <__rt_alloc_l1>
1c0043fa:	0141                	addi	sp,sp,16
1c0043fc:	8082                	ret

1c0043fe <pi_cl_l1_malloc>:
}

void *pi_cl_l1_malloc(struct pi_device *device, uint32_t size)
{
  return rt_alloc(RT_ALLOC_CL_DATA, size);
1c0043fe:	4509                	li	a0,2
1c004400:	bf31                	j	1c00431c <rt_alloc>

1c004402 <pi_cl_l1_free>:
  if (flags >= RT_ALLOC_CL_DATA) return rt_user_free(rt_alloc_l1(flags - RT_ALLOC_CL_DATA), _chunk, size);
1c004402:	1c00a7b7          	lui	a5,0x1c00a
1c004406:	2247a503          	lw	a0,548(a5) # 1c00a224 <__rt_alloc_l1>
1c00440a:	b5d9                	j	1c0042d0 <rt_user_free>

1c00440c <pi_l2_malloc>:
    return rt_user_alloc(rt_alloc_l2(), size);
1c00440c:	85aa                	mv	a1,a0
1c00440e:	1c00a537          	lui	a0,0x1c00a
1c004412:	22850513          	addi	a0,a0,552 # 1c00a228 <__rt_alloc_l2>
1c004416:	bd8d                	j	1c004288 <rt_user_alloc>

1c004418 <pi_l2_free>:
    rt_user_free(rt_alloc_l2(), _chunk, size);
1c004418:	862e                	mv	a2,a1
1c00441a:	85aa                	mv	a1,a0
1c00441c:	1c00a537          	lui	a0,0x1c00a
1c004420:	22850513          	addi	a0,a0,552 # 1c00a228 <__rt_alloc_l2>
1c004424:	b575                	j	1c0042d0 <rt_user_free>

1c004426 <__rt_time_poweroff>:
  {
    timer->current_time += timer->period;
    __rt_event_set_pending(timer->event);
    rt_event_push_delayed(timer->event, timer->current_time - rt_time_get_us());
  }
}
1c004426:	002007b7          	lui	a5,0x200
1c00442a:	40478793          	addi	a5,a5,1028 # 200404 <__L2+0x180404>
1c00442e:	0087a783          	lw	a5,8(a5)
1c004432:	1c00a737          	lui	a4,0x1c00a
1c004436:	1ef72023          	sw	a5,480(a4) # 1c00a1e0 <timer_count>
1c00443a:	4501                	li	a0,0
1c00443c:	8082                	ret

1c00443e <__rt_time_poweron>:
1c00443e:	1c00a7b7          	lui	a5,0x1c00a
1c004442:	1e07a703          	lw	a4,480(a5) # 1c00a1e0 <timer_count>
1c004446:	002007b7          	lui	a5,0x200
1c00444a:	40478793          	addi	a5,a5,1028 # 200404 <__L2+0x180404>
1c00444e:	00e7a423          	sw	a4,8(a5)
1c004452:	4501                	li	a0,0
1c004454:	8082                	ret

1c004456 <rt_event_push_delayed>:
1c004456:	30047373          	csrrci	t1,mstatus,8
1c00445a:	1c00a637          	lui	a2,0x1c00a
1c00445e:	23062703          	lw	a4,560(a2) # 1c00a230 <first_delayed>
1c004462:	002007b7          	lui	a5,0x200
1c004466:	40478793          	addi	a5,a5,1028 # 200404 <__L2+0x180404>
1c00446a:	0087a783          	lw	a5,8(a5)
1c00446e:	46f9                	li	a3,30
1c004470:	0405e5b3          	p.max	a1,a1,zero
1c004474:	02d5c5b3          	div	a1,a1,a3
1c004478:	800006b7          	lui	a3,0x80000
1c00447c:	fff6c693          	not	a3,a3
1c004480:	00d7f833          	and	a6,a5,a3
1c004484:	0585                	addi	a1,a1,1
1c004486:	97ae                	add	a5,a5,a1
1c004488:	dd1c                	sw	a5,56(a0)
1c00448a:	982e                	add	a6,a6,a1
1c00448c:	4781                	li	a5,0
1c00448e:	c719                	beqz	a4,1c00449c <rt_event_push_delayed+0x46>
1c004490:	03872883          	lw	a7,56(a4)
1c004494:	00d8f8b3          	and	a7,a7,a3
1c004498:	0108e863          	bltu	a7,a6,1c0044a8 <rt_event_push_delayed+0x52>
1c00449c:	cb89                	beqz	a5,1c0044ae <rt_event_push_delayed+0x58>
1c00449e:	cfc8                	sw	a0,28(a5)
1c0044a0:	cd58                	sw	a4,28(a0)
1c0044a2:	30031073          	csrw	mstatus,t1
1c0044a6:	8082                	ret
1c0044a8:	87ba                	mv	a5,a4
1c0044aa:	4f58                	lw	a4,28(a4)
1c0044ac:	b7cd                	j	1c00448e <rt_event_push_delayed+0x38>
1c0044ae:	002007b7          	lui	a5,0x200
1c0044b2:	40478793          	addi	a5,a5,1028 # 200404 <__L2+0x180404>
1c0044b6:	22a62823          	sw	a0,560(a2)
1c0044ba:	cd58                	sw	a4,28(a0)
1c0044bc:	0087a703          	lw	a4,8(a5)
1c0044c0:	95ba                	add	a1,a1,a4
1c0044c2:	00b7a823          	sw	a1,16(a5)
1c0044c6:	08500713          	li	a4,133
1c0044ca:	00e7a023          	sw	a4,0(a5)
1c0044ce:	bfd1                	j	1c0044a2 <rt_event_push_delayed+0x4c>

1c0044d0 <rt_time_wait_us>:
{
1c0044d0:	1101                	addi	sp,sp,-32
1c0044d2:	85aa                	mv	a1,a0
  rt_event_t *event = rt_event_get_blocking(NULL);
1c0044d4:	4501                	li	a0,0
{
1c0044d6:	ce06                	sw	ra,28(sp)
1c0044d8:	cc22                	sw	s0,24(sp)
  rt_event_t *event = rt_event_get_blocking(NULL);
1c0044da:	c62e                	sw	a1,12(sp)
1c0044dc:	c8dff0ef          	jal	ra,1c004168 <rt_event_get_blocking>
  rt_event_push_delayed(event, time_us);
1c0044e0:	45b2                	lw	a1,12(sp)
  rt_event_t *event = rt_event_get_blocking(NULL);
1c0044e2:	842a                	mv	s0,a0
  rt_event_push_delayed(event, time_us);
1c0044e4:	3f8d                	jal	1c004456 <rt_event_push_delayed>
  rt_event_wait(event);
1c0044e6:	8522                	mv	a0,s0
}
1c0044e8:	4462                	lw	s0,24(sp)
1c0044ea:	40f2                	lw	ra,28(sp)
1c0044ec:	6105                	addi	sp,sp,32
  rt_event_wait(event);
1c0044ee:	d4fff06f          	j	1c00423c <rt_event_wait>

1c0044f2 <pi_time_wait_us>:
  rt_time_wait_us(time_us);
1c0044f2:	bff9                	j	1c0044d0 <rt_time_wait_us>

1c0044f4 <__rt_time_init>:
  first_delayed = NULL;
1c0044f4:	1c00a7b7          	lui	a5,0x1c00a
1c0044f8:	2207a823          	sw	zero,560(a5) # 1c00a230 <first_delayed>
//

#ifndef LANGUAGE_ASSEMBLY

static inline uint32_t timer_cfg_lo_get(uint32_t base) { return ARCHI_READ(base, TIMER_CFG_LO_OFFSET); }
static inline void timer_cfg_lo_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, TIMER_CFG_LO_OFFSET, value); }
1c0044fc:	002007b7          	lui	a5,0x200
{
1c004500:	1141                	addi	sp,sp,-16
1c004502:	08300713          	li	a4,131
1c004506:	40478793          	addi	a5,a5,1028 # 200404 <__L2+0x180404>
1c00450a:	c606                	sw	ra,12(sp)
1c00450c:	c422                	sw	s0,8(sp)
1c00450e:	00e7a023          	sw	a4,0(a5)
  rt_irq_set_handler(ARCHI_FC_EVT_TIMER0_HI, __rt_timer_handler);
1c004512:	1c0045b7          	lui	a1,0x1c004
1c004516:	58058593          	addi	a1,a1,1408 # 1c004580 <__rt_timer_handler>
1c00451a:	452d                	li	a0,11
1c00451c:	e38ff0ef          	jal	ra,1c003b54 <rt_irq_set_handler>
  ARCHI_WRITE(base, EU_CORE_MASK_IRQ_OR, irqMask);
1c004520:	6785                	lui	a5,0x1
1c004522:	80078793          	addi	a5,a5,-2048 # 800 <__rt_stack_size>
1c004526:	00204737          	lui	a4,0x204
1c00452a:	00f72a23          	sw	a5,20(a4) # 204014 <__L2+0x184014>
  ARCHI_WRITE(ARCHI_EU_DEMUX_ADDR, EU_CORE_MASK_OR, evtMask);
1c00452e:	00f72423          	sw	a5,8(a4)
  err |= __rt_cbsys_add(RT_CBSYS_POWEROFF, __rt_time_poweroff, NULL);
1c004532:	1c0045b7          	lui	a1,0x1c004
1c004536:	4601                	li	a2,0
1c004538:	42658593          	addi	a1,a1,1062 # 1c004426 <__rt_time_poweroff>
1c00453c:	4509                	li	a0,2
1c00453e:	f82ff0ef          	jal	ra,1c003cc0 <__rt_cbsys_add>
  err |= __rt_cbsys_add(RT_CBSYS_POWERON, __rt_time_poweron, NULL);
1c004542:	1c0045b7          	lui	a1,0x1c004
  err |= __rt_cbsys_add(RT_CBSYS_POWEROFF, __rt_time_poweroff, NULL);
1c004546:	842a                	mv	s0,a0
  err |= __rt_cbsys_add(RT_CBSYS_POWERON, __rt_time_poweron, NULL);
1c004548:	4601                	li	a2,0
1c00454a:	43e58593          	addi	a1,a1,1086 # 1c00443e <__rt_time_poweron>
1c00454e:	450d                	li	a0,3
1c004550:	f70ff0ef          	jal	ra,1c003cc0 <__rt_cbsys_add>
1c004554:	8d41                	or	a0,a0,s0
  if (err) rt_fatal("Unable to initialize time driver\n");
1c004556:	c10d                	beqz	a0,1c004578 <__rt_time_init+0x84>
  asm("csrr %0, 0x014" : "=r" (hart_id) : );
1c004558:	01402673          	csrr	a2,uhartid
1c00455c:	1c009537          	lui	a0,0x1c009
  return (hart_id >> 5) & 0x3f;
1c004560:	40565593          	srai	a1,a2,0x5
1c004564:	f265b5b3          	p.bclr	a1,a1,25,6
1c004568:	f4563633          	p.bclr	a2,a2,26,5
1c00456c:	f6450513          	addi	a0,a0,-156 # 1c008f64 <__himax_reg_init+0x1d4>
1c004570:	43a030ef          	jal	ra,1c0079aa <printf>
1c004574:	39c030ef          	jal	ra,1c007910 <abort>
}
1c004578:	40b2                	lw	ra,12(sp)
1c00457a:	4422                	lw	s0,8(sp)
1c00457c:	0141                	addi	sp,sp,16
1c00457e:	8082                	ret

1c004580 <__rt_timer_handler>:
#if defined(__LLVM__)
void __rt_timer_handler()
#else
void __attribute__((interrupt)) __rt_timer_handler()
#endif
{
1c004580:	7179                	addi	sp,sp,-48
1c004582:	d032                	sw	a2,32(sp)
  rt_event_t *event = first_delayed;
1c004584:	1c00a637          	lui	a2,0x1c00a
{
1c004588:	ca3e                	sw	a5,20(sp)
  rt_event_t *event = first_delayed;
1c00458a:	23062783          	lw	a5,560(a2) # 1c00a230 <first_delayed>
{
1c00458e:	ce36                	sw	a3,28(sp)

static inline uint32_t timer_cfg_hi_get(uint32_t base) { return ARCHI_READ(base, TIMER_CFG_HI_OFFSET); }
static inline void timer_cfg_hi_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, TIMER_CFG_HI_OFFSET, value); }

static inline uint32_t timer_cnt_lo_get(uint32_t base) { return ARCHI_READ(base, TIMER_CNT_LO_OFFSET); }
1c004590:	002006b7          	lui	a3,0x200
1c004594:	40468693          	addi	a3,a3,1028 # 200404 <__L2+0x180404>
1c004598:	d61a                	sw	t1,44(sp)
1c00459a:	d42a                	sw	a0,40(sp)
1c00459c:	d22e                	sw	a1,36(sp)
1c00459e:	cc3a                	sw	a4,24(sp)
1c0045a0:	c842                	sw	a6,16(sp)
1c0045a2:	c646                	sw	a7,12(sp)
1c0045a4:	c472                	sw	t3,8(sp)
1c0045a6:	c276                	sw	t4,4(sp)
1c0045a8:	0086a683          	lw	a3,8(a3)
1c0045ac:	01c00593          	li	a1,28
1c0045b0:	01c02503          	lw	a0,28(zero) # 1c <_l1_preload_size>
1c0045b4:	41cc                	lw	a1,4(a1)

  uint32_t current_time = timer_count_get(timer_base_fc(0, 1));

  // First dequeue and push to their scheduler all events with the same number of
  // ticks as they were waiting for the same time.
  while (event && (current_time - event->implem.time) < 0x7fffffff)
1c0045b6:	80000337          	lui	t1,0x80000
1c0045ba:	4801                	li	a6,0
1c0045bc:	4881                	li	a7,0
1c0045be:	01c00e93          	li	t4,28
1c0045c2:	ffe34313          	xori	t1,t1,-2
1c0045c6:	e7ad                	bnez	a5,1c004630 <__rt_timer_handler+0xb0>
1c0045c8:	00088463          	beqz	a7,1c0045d0 <__rt_timer_handler+0x50>
1c0045cc:	00a02e23          	sw	a0,28(zero) # 1c <_l1_preload_size>
1c0045d0:	00080463          	beqz	a6,1c0045d8 <__rt_timer_handler+0x58>
1c0045d4:	00bea223          	sw	a1,4(t4) # 2a0004 <__L2+0x220004>
static inline void timer_cfg_lo_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, TIMER_CFG_LO_OFFSET, value); }
1c0045d8:	002007b7          	lui	a5,0x200
1c0045dc:	08100713          	li	a4,129
1c0045e0:	40478793          	addi	a5,a5,1028 # 200404 <__L2+0x180404>
    event = next;
  }

  // Update the wait list with the next waiting event which has a different number
  // of ticks
  first_delayed = event;
1c0045e4:	22062823          	sw	zero,560(a2)
1c0045e8:	00e7a023          	sw	a4,0(a5)
  ARCHI_WRITE(ARCHI_EU_DEMUX_ADDR, EU_CORE_BUFFER_CLEAR, evtMask);
1c0045ec:	6785                	lui	a5,0x1
1c0045ee:	80078793          	addi	a5,a5,-2048 # 800 <__rt_stack_size>
1c0045f2:	00204737          	lui	a4,0x204
1c0045f6:	02f72423          	sw	a5,40(a4) # 204028 <__L2+0x184028>
    rt_irq_clr(1 << ARCHI_FC_EVT_TIMER0_HI);
#else
    rt_irq_clr(1 << ARCHI_EVT_TIMER0_HI);
#endif
  }
}
1c0045fa:	5332                	lw	t1,44(sp)
1c0045fc:	5522                	lw	a0,40(sp)
1c0045fe:	5592                	lw	a1,36(sp)
1c004600:	5602                	lw	a2,32(sp)
1c004602:	46f2                	lw	a3,28(sp)
1c004604:	4762                	lw	a4,24(sp)
1c004606:	47d2                	lw	a5,20(sp)
1c004608:	4842                	lw	a6,16(sp)
1c00460a:	48b2                	lw	a7,12(sp)
1c00460c:	4e22                	lw	t3,8(sp)
1c00460e:	4e92                	lw	t4,4(sp)
1c004610:	6145                	addi	sp,sp,48
1c004612:	30200073          	mret
  event->next = NULL;
1c004616:	0007a023          	sw	zero,0(a5)
    rt_event_t *next = event->implem.next;
1c00461a:	01c7ae03          	lw	t3,28(a5)
  if (sched->first == NULL) {
1c00461e:	c511                	beqz	a0,1c00462a <__rt_timer_handler+0xaa>
    sched->last->next = event;
1c004620:	c19c                	sw	a5,0(a1)
    event = next;
1c004622:	85be                	mv	a1,a5
1c004624:	4805                	li	a6,1
1c004626:	87f2                	mv	a5,t3
1c004628:	bf79                	j	1c0045c6 <__rt_timer_handler+0x46>
  if (sched->first == NULL) {
1c00462a:	853e                	mv	a0,a5
1c00462c:	4885                	li	a7,1
1c00462e:	bfd5                	j	1c004622 <__rt_timer_handler+0xa2>
  while (event && (current_time - event->implem.time) < 0x7fffffff)
1c004630:	0387ae03          	lw	t3,56(a5)
1c004634:	41c68e33          	sub	t3,a3,t3
1c004638:	fdc37fe3          	bleu	t3,t1,1c004616 <__rt_timer_handler+0x96>
1c00463c:	00088463          	beqz	a7,1c004644 <__rt_timer_handler+0xc4>
1c004640:	00a02e23          	sw	a0,28(zero) # 1c <_l1_preload_size>
1c004644:	00080463          	beqz	a6,1c00464c <__rt_timer_handler+0xcc>
1c004648:	00bea223          	sw	a1,4(t4)
static inline uint32_t timer_cnt_lo_get(uint32_t base) { return ARCHI_READ(base, TIMER_CNT_LO_OFFSET); }
1c00464c:	00200737          	lui	a4,0x200
1c004650:	40470713          	addi	a4,a4,1028 # 200404 <__L2+0x180404>
  first_delayed = event;
1c004654:	22f62823          	sw	a5,560(a2)
1c004658:	00872603          	lw	a2,8(a4)
      first_delayed->implem.time - current_time
1c00465c:	5f9c                	lw	a5,56(a5)
1c00465e:	40d786b3          	sub	a3,a5,a3
1c004662:	96b2                	add	a3,a3,a2

static inline uint32_t timer_cnt_hi_get(uint32_t base) { return ARCHI_READ(base, TIMER_CNT_HI_OFFSET); }
static inline void timer_cnt_hi_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, TIMER_CNT_HI_OFFSET, value); }

static inline uint32_t timer_cmp_lo_get(uint32_t base) { return ARCHI_READ(base, TIMER_CMP_LO_OFFSET); }
static inline void timer_cmp_lo_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, TIMER_CMP_LO_OFFSET, value); }
1c004664:	00d72823          	sw	a3,16(a4)
static inline void timer_cfg_lo_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, TIMER_CFG_LO_OFFSET, value); }
1c004668:	08500793          	li	a5,133
1c00466c:	00f72023          	sw	a5,0(a4)
}
1c004670:	b769                	j	1c0045fa <__rt_timer_handler+0x7a>

1c004672 <rt_periph_copy>:
  }

  __rt_socevents_status[index] &= ~(1<<event);

  rt_irq_restore(irq);
}
1c004672:	7179                	addi	sp,sp,-48
1c004674:	d422                	sw	s0,40(sp)
1c004676:	842a                	mv	s0,a0
1c004678:	d606                	sw	ra,44(sp)
1c00467a:	d226                	sw	s1,36(sp)
1c00467c:	d04a                	sw	s2,32(sp)
1c00467e:	30047973          	csrrci	s2,mstatus,8
1c004682:	4015d493          	srai	s1,a1,0x1
1c004686:	1a102537          	lui	a0,0x1a102
1c00468a:	049e                	slli	s1,s1,0x7
1c00468c:	94aa                	add	s1,s1,a0
1c00468e:	00459513          	slli	a0,a1,0x4
1c004692:	8941                	andi	a0,a0,16
1c004694:	94aa                	add	s1,s1,a0
1c004696:	853e                	mv	a0,a5
1c004698:	ef89                	bnez	a5,1c0046b2 <rt_periph_copy+0x40>
1c00469a:	ce2e                	sw	a1,28(sp)
1c00469c:	cc32                	sw	a2,24(sp)
1c00469e:	ca36                	sw	a3,20(sp)
1c0046a0:	c83a                	sw	a4,16(sp)
1c0046a2:	c63e                	sw	a5,12(sp)
1c0046a4:	a1fff0ef          	jal	ra,1c0040c2 <__rt_wait_event_prepare_blocking>
1c0046a8:	47b2                	lw	a5,12(sp)
1c0046aa:	4742                	lw	a4,16(sp)
1c0046ac:	46d2                	lw	a3,20(sp)
1c0046ae:	4662                	lw	a2,24(sp)
1c0046b0:	45f2                	lw	a1,28(sp)
1c0046b2:	e419                	bnez	s0,1c0046c0 <rt_periph_copy+0x4e>
1c0046b4:	03850413          	addi	s0,a0,56 # 1a102038 <__l1_end+0xa102018>
1c0046b8:	04052223          	sw	zero,68(a0)
1c0046bc:	04052a23          	sw	zero,84(a0)
1c0046c0:	00c42803          	lw	a6,12(s0)
1c0046c4:	c054                	sw	a3,4(s0)
1c0046c6:	cc08                	sw	a0,24(s0)
1c0046c8:	f6483833          	p.bclr	a6,a6,27,4
1c0046cc:	4891                	li	a7,4
1c0046ce:	c0474733          	p.bset	a4,a4,0,4
1c0046d2:	0908e163          	bltu	a7,a6,1c004754 <rt_periph_copy+0xe2>
1c0046d6:	03000893          	li	a7,48
1c0046da:	0596                	slli	a1,a1,0x5
1c0046dc:	98ae                	add	a7,a7,a1
1c0046de:	0008a303          	lw	t1,0(a7)
1c0046e2:	00042a23          	sw	zero,20(s0)
1c0046e6:	03000813          	li	a6,48
1c0046ea:	02031b63          	bnez	t1,1c004720 <rt_periph_copy+0xae>
1c0046ee:	0088a023          	sw	s0,0(a7)
1c0046f2:	00b808b3          	add	a7,a6,a1
1c0046f6:	0088a303          	lw	t1,8(a7)
1c0046fa:	0088a223          	sw	s0,4(a7)
1c0046fe:	02031663          	bnez	t1,1c00472a <rt_periph_copy+0xb8>
1c004702:	00848893          	addi	a7,s1,8
1c004706:	0008a883          	lw	a7,0(a7)
1c00470a:	0208f893          	andi	a7,a7,32
1c00470e:	00089e63          	bnez	a7,1c00472a <rt_periph_copy+0xb8>
1c004712:	00c4a023          	sw	a2,0(s1)
1c004716:	00d4a223          	sw	a3,4(s1)
1c00471a:	00e4a423          	sw	a4,8(s1)
1c00471e:	a005                	j	1c00473e <rt_periph_copy+0xcc>
1c004720:	0048a883          	lw	a7,4(a7)
1c004724:	0088aa23          	sw	s0,20(a7)
1c004728:	b7e9                	j	1c0046f2 <rt_periph_copy+0x80>
1c00472a:	00042823          	sw	zero,16(s0)
1c00472e:	c010                	sw	a2,0(s0)
1c004730:	c054                	sw	a3,4(s0)
1c004732:	c418                	sw	a4,8(s0)
1c004734:	00031563          	bnez	t1,1c00473e <rt_periph_copy+0xcc>
1c004738:	982e                	add	a6,a6,a1
1c00473a:	00882423          	sw	s0,8(a6)
1c00473e:	e399                	bnez	a5,1c004744 <rt_periph_copy+0xd2>
1c004740:	ad3ff0ef          	jal	ra,1c004212 <__rt_wait_event>
1c004744:	30091073          	csrw	mstatus,s2
1c004748:	50b2                	lw	ra,44(sp)
1c00474a:	5422                	lw	s0,40(sp)
1c00474c:	5492                	lw	s1,36(sp)
1c00474e:	5902                	lw	s2,32(sp)
1c004750:	6145                	addi	sp,sp,48
1c004752:	8082                	ret
1c004754:	fe6835e3          	p.bneimm	a6,6,1c00473e <rt_periph_copy+0xcc>
1c004758:	03000893          	li	a7,48
1c00475c:	0596                	slli	a1,a1,0x5
1c00475e:	98ae                	add	a7,a7,a1
1c004760:	0008a303          	lw	t1,0(a7)
1c004764:	00042a23          	sw	zero,20(s0)
1c004768:	03000813          	li	a6,48
1c00476c:	00031f63          	bnez	t1,1c00478a <rt_periph_copy+0x118>
1c004770:	0088a023          	sw	s0,0(a7)
1c004774:	95c2                	add	a1,a1,a6
1c004776:	c1c0                	sw	s0,4(a1)
1c004778:	00031e63          	bnez	t1,1c004794 <rt_periph_copy+0x122>
1c00477c:	02442803          	lw	a6,36(s0)
1c004780:	1a1025b7          	lui	a1,0x1a102
1c004784:	1b05a023          	sw	a6,416(a1) # 1a1021a0 <__l1_end+0xa102180>
1c004788:	b769                	j	1c004712 <rt_periph_copy+0xa0>
1c00478a:	0048a883          	lw	a7,4(a7)
1c00478e:	0088aa23          	sw	s0,20(a7)
1c004792:	b7cd                	j	1c004774 <rt_periph_copy+0x102>
1c004794:	c418                	sw	a4,8(s0)
1c004796:	4598                	lw	a4,8(a1)
1c004798:	c010                	sw	a2,0(s0)
1c00479a:	c054                	sw	a3,4(s0)
1c00479c:	00042823          	sw	zero,16(s0)
1c0047a0:	ff59                	bnez	a4,1c00473e <rt_periph_copy+0xcc>
1c0047a2:	c580                	sw	s0,8(a1)
1c0047a4:	bf69                	j	1c00473e <rt_periph_copy+0xcc>

1c0047a6 <__rt_periph_wait_event>:
1c0047a6:	30047673          	csrrci	a2,mstatus,8
1c0047aa:	477d                	li	a4,31
1c0047ac:	4781                	li	a5,0
1c0047ae:	00a75463          	ble	a0,a4,1c0047b6 <__rt_periph_wait_event+0x10>
1c0047b2:	1501                	addi	a0,a0,-32
1c0047b4:	4785                	li	a5,1
1c0047b6:	00279713          	slli	a4,a5,0x2
1c0047ba:	4685                	li	a3,1
1c0047bc:	03000793          	li	a5,48
1c0047c0:	00a696b3          	sll	a3,a3,a0
1c0047c4:	97ba                	add	a5,a5,a4
1c0047c6:	00204837          	lui	a6,0x204
1c0047ca:	2807a703          	lw	a4,640(a5)
1c0047ce:	8f75                	and	a4,a4,a3
1c0047d0:	cf19                	beqz	a4,1c0047ee <__rt_periph_wait_event+0x48>
1c0047d2:	c999                	beqz	a1,1c0047e8 <__rt_periph_wait_event+0x42>
1c0047d4:	2807a683          	lw	a3,640(a5)
1c0047d8:	4705                	li	a4,1
1c0047da:	00a71533          	sll	a0,a4,a0
1c0047de:	fff54513          	not	a0,a0
1c0047e2:	8d75                	and	a0,a0,a3
1c0047e4:	28a7a023          	sw	a0,640(a5)
1c0047e8:	30061073          	csrw	mstatus,a2
1c0047ec:	8082                	ret
1c0047ee:	03886703          	p.elw	a4,56(a6) # 204038 <__L2+0x184038>
1c0047f2:	30046773          	csrrsi	a4,mstatus,8
1c0047f6:	30047773          	csrrci	a4,mstatus,8
1c0047fa:	bfc1                	j	1c0047ca <__rt_periph_wait_event+0x24>

1c0047fc <__rt_periph_init>:
  for (unsigned int i=0; i<ARCHI_NB_PERIPH*2; i++) {
    rt_periph_channel_t *channel = &periph_channels[i];
    channel->first = NULL;
    channel->firstToEnqueue = NULL;
    channel->base = hal_udma_channel_base(i);
    channel->callback = udma_event_handler;
1c0047fc:	1c002537          	lui	a0,0x1c002
1c004800:	03000693          	li	a3,48
  for (unsigned int i=0; i<ARCHI_NB_PERIPH*2; i++) {
1c004804:	4601                	li	a2,0
1c004806:	03000713          	li	a4,48
static inline unsigned int hal_udma_periph_base(int id) {
  return ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_UDMA_OFFSET + UDMA_PERIPH_OFFSET(id);
}

static inline __attribute__((always_inline)) unsigned int hal_udma_channel_base(int id) {
  return ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_UDMA_OFFSET + UDMA_PERIPH_OFFSET(id>>1) + UDMA_CHANNEL_OFFSET(id&1);
1c00480a:	1a1028b7          	lui	a7,0x1a102
    channel->callback = udma_event_handler;
1c00480e:	03250513          	addi	a0,a0,50 # 1c002032 <udma_event_handler>
1c004812:	014950fb          	lp.setupi	x1,20,1c004836 <__rt_periph_init+0x3a>
1c004816:	40165793          	srai	a5,a2,0x1
1c00481a:	00461813          	slli	a6,a2,0x4
1c00481e:	079e                	slli	a5,a5,0x7
1c004820:	97c6                	add	a5,a5,a7
1c004822:	01087813          	andi	a6,a6,16
1c004826:	97c2                	add	a5,a5,a6
    channel->first = NULL;
1c004828:	0006a023          	sw	zero,0(a3)
    channel->firstToEnqueue = NULL;
1c00482c:	0006a423          	sw	zero,8(a3)
    channel->base = hal_udma_channel_base(i);
1c004830:	c6dc                	sw	a5,12(a3)
    channel->callback = udma_event_handler;
1c004832:	cec8                	sw	a0,28(a3)
  for (unsigned int i=0; i<ARCHI_NB_PERIPH*2; i++) {
1c004834:	0605                	addi	a2,a2,1
1c004836:	02068693          	addi	a3,a3,32
  }
  
  for (int i=0; i<ARCHI_SOC_EVENT_UDMA_NB_EXTRA_EVT; i++)
  {
    __rt_udma_extra_callback[i] = __rt_soc_evt_no_udma;
1c00483a:	1c0026b7          	lui	a3,0x1c002
1c00483e:	28870613          	addi	a2,a4,648
1c004842:	1dc68693          	addi	a3,a3,476 # 1c0021dc <__rt_soc_evt_no_udma>
1c004846:	00a250fb          	lp.setupi	x1,10,1c00484e <__rt_periph_init+0x52>
1c00484a:	00d6222b          	p.sw	a3,4(a2!)
1c00484e:	0001                	nop
  }

  __rt_socevents_status[0] = 0;
1c004850:	28072023          	sw	zero,640(a4)
  __rt_socevents_status[1] = 0;
1c004854:	28072223          	sw	zero,644(a4)
}
1c004858:	8082                	ret

1c00485a <rt_freq_set_and_get>:
void rt_freq_wait_convergence(int fll)
{
}

int rt_freq_set_and_get(rt_freq_domain_e domain, unsigned int freq, unsigned int *out_freq)
{
1c00485a:	1141                	addi	sp,sp,-16
1c00485c:	c226                	sw	s1,4(sp)
1c00485e:	84ae                	mv	s1,a1
1c004860:	c606                	sw	ra,12(sp)
1c004862:	c422                	sw	s0,8(sp)
1c004864:	c04a                	sw	s2,0(sp)
  return __builtin_pulp_read_then_spr_bit_clr(reg, val);
1c004866:	30047973          	csrrci	s2,mstatus,8
  __asm__ __volatile__ ("" : : : "memory");
1c00486a:	1c00a437          	lui	s0,0x1c00a
  int irq = rt_irq_disable();
  int err = 0;

  rt_trace(RT_TRACE_FREQ, "Setting domain frequency (domain: %d, freq: %d)\n", domain, freq);

  if (domain == RT_FREQ_DOMAIN_CL)
1c00486e:	00153f63          	p.bneimm	a0,1,1c00488c <rt_freq_set_and_get+0x32>
  {
    // On cluster side, this is straight forward as the fll is not shared
    __rt_fll_set_freq(__RT_FLL_CL, freq);
    __rt_freq_domains[RT_FREQ_DOMAIN_CL] = freq;
1c004872:	23440413          	addi	s0,s0,564 # 1c00a234 <__rt_freq_domains>
    __rt_fll_set_freq(__RT_FLL_CL, freq);
1c004876:	2155                	jal	1c004d1a <__rt_fll_set_freq>
    __rt_freq_domains[RT_FREQ_DOMAIN_CL] = freq;
1c004878:	c044                	sw	s1,4(s0)
  __builtin_pulp_spr_write(reg, val);
1c00487a:	30091073          	csrw	mstatus,s2
  }

  rt_irq_restore(irq);

  return err;
}
1c00487e:	40b2                	lw	ra,12(sp)
1c004880:	4422                	lw	s0,8(sp)
1c004882:	4492                	lw	s1,4(sp)
1c004884:	4902                	lw	s2,0(sp)
1c004886:	4501                	li	a0,0
1c004888:	0141                	addi	sp,sp,16
1c00488a:	8082                	ret
    __rt_cbsys_exec(RT_CBSYS_PERIPH_SETFREQ_BEFORE);
1c00488c:	4511                	li	a0,4
1c00488e:	c70ff0ef          	jal	ra,1c003cfe <__rt_cbsys_exec>
    __rt_fll_set_freq(0, freq);
1c004892:	85a6                	mv	a1,s1
1c004894:	4501                	li	a0,0
1c004896:	2151                	jal	1c004d1a <__rt_fll_set_freq>
    __rt_cbsys_exec(RT_CBSYS_PERIPH_SETFREQ_AFTER);
1c004898:	4515                	li	a0,5
    __rt_freq_domains[RT_FREQ_DOMAIN_FC] = freq;
1c00489a:	22942a23          	sw	s1,564(s0)
    __rt_cbsys_exec(RT_CBSYS_PERIPH_SETFREQ_AFTER);
1c00489e:	c60ff0ef          	jal	ra,1c003cfe <__rt_cbsys_exec>
1c0048a2:	bfe1                	j	1c00487a <rt_freq_set_and_get+0x20>

1c0048a4 <__rt_freq_init>:

void __rt_freq_init()
{
1c0048a4:	1141                	addi	sp,sp,-16
1c0048a6:	c422                	sw	s0,8(sp)
1c0048a8:	c606                	sw	ra,12(sp)

  __rt_flls_constructor();
1c0048aa:	21bd                	jal	1c004d18 <__rt_flls_constructor>
  return __rt_platform;
1c0048ac:	1c0097b7          	lui	a5,0x1c009

  // On all chips only FLL 0 is initialized here as it is shared between periph and soc
  // while FLL 1 is used for cluster only and thus is initialized when the cluster is set on.
  if (rt_platform() != ARCHI_PLATFORM_FPGA)
1c0048b0:	3587a783          	lw	a5,856(a5) # 1c009358 <__rt_platform>
1c0048b4:	1c00a437          	lui	s0,0x1c00a
1c0048b8:	0017ae63          	p.beqimm	a5,1,1c0048d4 <__rt_freq_init+0x30>
  {
    __rt_freq_domains[RT_FREQ_DOMAIN_FC] = __rt_fll_init(__RT_FLL_FC);
1c0048bc:	4501                	li	a0,0
1c0048be:	2199                	jal	1c004d04 <__rt_fll_init>
1c0048c0:	22a42a23          	sw	a0,564(s0) # 1c00a234 <__rt_freq_domains>
  }
  else
  {
    __rt_freq_domains[RT_FREQ_DOMAIN_FC] = 40000000;
  }
  __rt_freq_domains[RT_FREQ_DOMAIN_CL] = 0;
1c0048c4:	23440413          	addi	s0,s0,564
1c0048c8:	00042223          	sw	zero,4(s0)

}
1c0048cc:	40b2                	lw	ra,12(sp)
1c0048ce:	4422                	lw	s0,8(sp)
1c0048d0:	0141                	addi	sp,sp,16
1c0048d2:	8082                	ret
    __rt_freq_domains[RT_FREQ_DOMAIN_FC] = 40000000;
1c0048d4:	026267b7          	lui	a5,0x2626
1c0048d8:	a0078793          	addi	a5,a5,-1536 # 2625a00 <__L2+0x25a5a00>
1c0048dc:	22f42a23          	sw	a5,564(s0)
1c0048e0:	b7d5                	j	1c0048c4 <__rt_freq_init+0x20>

1c0048e2 <SetFllMultDivFactors>:
  if (PMURetentionState.Fields.BootType != COLD_BOOT && PMURetentionState.Fields.ClusterWakeUpState) {
          // ChangePowerSystemState(POWER_SYSTEM_STATE(PMURetentionState.Fields.WakeupState, PMURetentionState.Fields.ClusterWakeUpState), 0);
    __rt_pmu_cluster_power_up(NULL, NULL);
    if (PMU_ClusterIsRunning() && PMURetentionState.Fields.FllClusterRetention) InitOneFll(FLL_CLUSTER, 1);
  }
}
1c0048e2:	100517b3          	p.fl1	a5,a0
1c0048e6:	4769                	li	a4,26
1c0048e8:	8f1d                	sub	a4,a4,a5
1c0048ea:	4785                	li	a5,1
1c0048ec:	04f76733          	p.max	a4,a4,a5
1c0048f0:	47a1                	li	a5,8
1c0048f2:	04f74733          	p.min	a4,a4,a5
1c0048f6:	fff70693          	addi	a3,a4,-1
1c0048fa:	00f55793          	srli	a5,a0,0xf
1c0048fe:	00d797b3          	sll	a5,a5,a3
1c004902:	c19c                	sw	a5,0(a1)
1c004904:	07be                	slli	a5,a5,0xf
1c004906:	c218                	sw	a4,0(a2)
1c004908:	00d7d533          	srl	a0,a5,a3
1c00490c:	8082                	ret

1c00490e <soc_eu_fcEventMask_setEvent>:
1c00490e:	47fd                	li	a5,31
1c004910:	4721                	li	a4,8
1c004912:	00f50463          	beq	a0,a5,1c00491a <soc_eu_fcEventMask_setEvent+0xc>
1c004916:	1501                	addi	a0,a0,-32
1c004918:	4711                	li	a4,4
1c00491a:	1a1066b7          	lui	a3,0x1a106
1c00491e:	20e6f603          	p.lw	a2,a4(a3)
1c004922:	4785                	li	a5,1
1c004924:	00a79533          	sll	a0,a5,a0
1c004928:	fff54513          	not	a0,a0
1c00492c:	8d71                	and	a0,a0,a2
1c00492e:	00a6e723          	p.sw	a0,a4(a3)
1c004932:	8082                	ret

1c004934 <__rt_pmu_cluster_power_down>:
1c004934:	1c0097b7          	lui	a5,0x1c009
1c004938:	3587a783          	lw	a5,856(a5) # 1c009358 <__rt_platform>
1c00493c:	0817a163          	p.beqimm	a5,1,1c0049be <__rt_pmu_cluster_power_down+0x8a>
1c004940:	1141                	addi	sp,sp,-16
1c004942:	1a1046b7          	lui	a3,0x1a104
1c004946:	c606                	sw	ra,12(sp)
1c004948:	c422                	sw	s0,8(sp)
1c00494a:	c226                	sw	s1,4(sp)
1c00494c:	c04a                	sw	s2,0(sp)
1c00494e:	0706a683          	lw	a3,112(a3) # 1a104070 <__l1_end+0xa104050>
1c004952:	1c00a737          	lui	a4,0x1c00a
1c004956:	ad870713          	addi	a4,a4,-1320 # 1c009ad8 <SystemStateToSCUFastSeq>
1c00495a:	00874783          	lbu	a5,8(a4)
1c00495e:	8436                	mv	s0,a3
1c004960:	c0079933          	p.extractu	s2,a5,0,0
1c004964:	04193763          	p.bneimm	s2,1,1c0049b2 <__rt_pmu_cluster_power_down+0x7e>
1c004968:	01069613          	slli	a2,a3,0x10
1c00496c:	04064363          	bltz	a2,1c0049b2 <__rt_pmu_cluster_power_down+0x7e>
1c004970:	c007b7b3          	p.bclr	a5,a5,0,0
1c004974:	c0a92433          	p.insert	s0,s2,0,10
1c004978:	1a1044b7          	lui	s1,0x1a104
1c00497c:	00f70423          	sb	a5,8(a4)
1c004980:	0684a823          	sw	s0,112(s1) # 1a104070 <__l1_end+0xa104050>
1c004984:	4585                	li	a1,1
1c004986:	02300513          	li	a0,35
1c00498a:	3d31                	jal	1c0047a6 <__rt_periph_wait_event>
1c00498c:	4785                	li	a5,1
1c00498e:	00f4a623          	sw	a5,12(s1)
1c004992:	c0302433          	p.insert	s0,zero,0,3
1c004996:	0684a823          	sw	s0,112(s1)
1c00499a:	c0d92433          	p.insert	s0,s2,0,13
1c00499e:	0684a823          	sw	s0,112(s1)
1c0049a2:	4422                	lw	s0,8(sp)
1c0049a4:	40b2                	lw	ra,12(sp)
1c0049a6:	4492                	lw	s1,4(sp)
1c0049a8:	4902                	lw	s2,0(sp)
1c0049aa:	4585                	li	a1,1
1c0049ac:	457d                	li	a0,31
1c0049ae:	0141                	addi	sp,sp,16
1c0049b0:	bbdd                	j	1c0047a6 <__rt_periph_wait_event>
1c0049b2:	40b2                	lw	ra,12(sp)
1c0049b4:	4422                	lw	s0,8(sp)
1c0049b6:	4492                	lw	s1,4(sp)
1c0049b8:	4902                	lw	s2,0(sp)
1c0049ba:	0141                	addi	sp,sp,16
1c0049bc:	8082                	ret
1c0049be:	8082                	ret

1c0049c0 <SetFllFrequency>:
1c0049c0:	7179                	addi	sp,sp,-48
1c0049c2:	d422                	sw	s0,40(sp)
1c0049c4:	d226                	sw	s1,36(sp)
1c0049c6:	1c00a437          	lui	s0,0x1c00a
1c0049ca:	84aa                	mv	s1,a0
1c0049cc:	d606                	sw	ra,44(sp)
1c0049ce:	852e                	mv	a0,a1
1c0049d0:	ad840413          	addi	s0,s0,-1320 # 1c009ad8 <SystemStateToSCUFastSeq>
1c0049d4:	0014be63          	p.bneimm	s1,1,1c0049f0 <SetFllFrequency+0x30>
1c0049d8:	00844783          	lbu	a5,8(s0)
1c0049dc:	c0079733          	p.extractu	a4,a5,0,0
1c0049e0:	08172663          	p.beqimm	a4,1,1c004a6c <SetFllFrequency+0xac>
1c0049e4:	4501                	li	a0,0
1c0049e6:	50b2                	lw	ra,44(sp)
1c0049e8:	5422                	lw	s0,40(sp)
1c0049ea:	5492                	lw	s1,36(sp)
1c0049ec:	6145                	addi	sp,sp,48
1c0049ee:	8082                	ret
1c0049f0:	ce25                	beqz	a2,1c004a68 <SetFllFrequency+0xa8>
1c0049f2:	00844783          	lbu	a5,8(s0)
1c0049f6:	03200713          	li	a4,50
1c0049fa:	c21797b3          	p.extractu	a5,a5,1,1
1c0049fe:	97a2                	add	a5,a5,s0
1c004a00:	00a7c783          	lbu	a5,10(a5)
1c004a04:	00e787db          	p.mac	a5,a5,a4,zero
1c004a08:	22678793          	addi	a5,a5,550
1c004a0c:	eca5                	bnez	s1,1c004a84 <SetFllFrequency+0xc4>
1c004a0e:	0007a6b7          	lui	a3,0x7a
1c004a12:	eb237737          	lui	a4,0xeb237
1c004a16:	12068693          	addi	a3,a3,288 # 7a120 <__L1Cl+0x6a120>
1c004a1a:	c8070713          	addi	a4,a4,-896 # eb236c80 <pulp__FC+0xeb236c81>
1c004a1e:	42d78733          	p.mac	a4,a5,a3
1c004a22:	fcb761e3          	bltu	a4,a1,1c0049e4 <SetFllFrequency+0x24>
1c004a26:	c62a                	sw	a0,12(sp)
1c004a28:	dd0ff0ef          	jal	ra,1c003ff8 <__rt_bridge_req_shutdown>
1c004a2c:	4532                	lw	a0,12(sp)
1c004a2e:	0870                	addi	a2,sp,28
1c004a30:	082c                	addi	a1,sp,24
1c004a32:	3d45                	jal	1c0048e2 <SetFllMultDivFactors>
1c004a34:	4762                	lw	a4,24(sp)
1c004a36:	800007b7          	lui	a5,0x80000
1c004a3a:	1a1006b7          	lui	a3,0x1a100
1c004a3e:	de0727b3          	p.insert	a5,a4,15,0
1c004a42:	4772                	lw	a4,28(sp)
1c004a44:	c7a727b3          	p.insert	a5,a4,3,26
1c004a48:	00449713          	slli	a4,s1,0x4
1c004a4c:	0711                	addi	a4,a4,4
1c004a4e:	00f6e723          	p.sw	a5,a4(a3)
1c004a52:	00249793          	slli	a5,s1,0x2
1c004a56:	943e                	add	s0,s0,a5
1c004a58:	d008                	sw	a0,32(s0)
1c004a5a:	c808                	sw	a0,16(s0)
1c004a5c:	f4c9                	bnez	s1,1c0049e6 <SetFllFrequency+0x26>
1c004a5e:	c62a                	sw	a0,12(sp)
1c004a60:	d02ff0ef          	jal	ra,1c003f62 <__rt_bridge_set_available>
1c004a64:	4532                	lw	a0,12(sp)
1c004a66:	b741                	j	1c0049e6 <SetFllFrequency+0x26>
1c004a68:	f0f9                	bnez	s1,1c004a2e <SetFllFrequency+0x6e>
1c004a6a:	bf75                	j	1c004a26 <SetFllFrequency+0x66>
1c004a6c:	d269                	beqz	a2,1c004a2e <SetFllFrequency+0x6e>
1c004a6e:	c21797b3          	p.extractu	a5,a5,1,1
1c004a72:	97a2                	add	a5,a5,s0
1c004a74:	00a7c783          	lbu	a5,10(a5) # 8000000a <pulp__FC+0x8000000b>
1c004a78:	03200713          	li	a4,50
1c004a7c:	00e787db          	p.mac	a5,a5,a4,zero
1c004a80:	22678793          	addi	a5,a5,550
1c004a84:	0006b6b7          	lui	a3,0x6b
1c004a88:	eaf5a737          	lui	a4,0xeaf5a
1c004a8c:	6c068693          	addi	a3,a3,1728 # 6b6c0 <__L1Cl+0x5b6c0>
1c004a90:	5c070713          	addi	a4,a4,1472 # eaf5a5c0 <pulp__FC+0xeaf5a5c1>
1c004a94:	42d78733          	p.mac	a4,a5,a3
1c004a98:	f8a77be3          	bleu	a0,a4,1c004a2e <SetFllFrequency+0x6e>
1c004a9c:	b7a1                	j	1c0049e4 <SetFllFrequency+0x24>

1c004a9e <InitOneFll>:
1c004a9e:	7179                	addi	sp,sp,-48
1c004aa0:	00451713          	slli	a4,a0,0x4
1c004aa4:	ce4e                	sw	s3,28(sp)
1c004aa6:	1a1007b7          	lui	a5,0x1a100
1c004aaa:	00470993          	addi	s3,a4,4
1c004aae:	d606                	sw	ra,44(sp)
1c004ab0:	d422                	sw	s0,40(sp)
1c004ab2:	d226                	sw	s1,36(sp)
1c004ab4:	d04a                	sw	s2,32(sp)
1c004ab6:	2137f783          	p.lw	a5,s3(a5)
1c004aba:	1c00a437          	lui	s0,0x1c00a
1c004abe:	ad840413          	addi	s0,s0,-1320 # 1c009ad8 <SystemStateToSCUFastSeq>
1c004ac2:	00251913          	slli	s2,a0,0x2
1c004ac6:	c585                	beqz	a1,1c004aee <InitOneFll+0x50>
1c004ac8:	c7a79733          	p.extractu	a4,a5,3,26
1c004acc:	1007d7b3          	p.exthz	a5,a5
1c004ad0:	07be                	slli	a5,a5,0xf
1c004ad2:	c701                	beqz	a4,1c004ada <InitOneFll+0x3c>
1c004ad4:	177d                	addi	a4,a4,-1
1c004ad6:	00e7d7b3          	srl	a5,a5,a4
1c004ada:	944a                	add	s0,s0,s2
1c004adc:	d01c                	sw	a5,32(s0)
1c004ade:	c81c                	sw	a5,16(s0)
1c004ae0:	50b2                	lw	ra,44(sp)
1c004ae2:	5422                	lw	s0,40(sp)
1c004ae4:	5492                	lw	s1,36(sp)
1c004ae6:	5902                	lw	s2,32(sp)
1c004ae8:	49f2                	lw	s3,28(sp)
1c004aea:	6145                	addi	sp,sp,48
1c004aec:	8082                	ret
1c004aee:	0007d363          	bgez	a5,1c004af4 <InitOneFll+0x56>
1c004af2:	c105                	beqz	a0,1c004b12 <InitOneFll+0x74>
1c004af4:	810047b7          	lui	a5,0x81004
1c004af8:	1a1006b7          	lui	a3,0x1a100
1c004afc:	00870613          	addi	a2,a4,8
1c004b00:	10778793          	addi	a5,a5,263 # 81004107 <pulp__FC+0x81004108>
1c004b04:	00f6e623          	p.sw	a5,a2(a3)
1c004b08:	014c04b7          	lui	s1,0x14c0
1c004b0c:	0731                	addi	a4,a4,12
1c004b0e:	0096e723          	p.sw	s1,a4(a3)
1c004b12:	02faf537          	lui	a0,0x2faf
1c004b16:	0070                	addi	a2,sp,12
1c004b18:	002c                	addi	a1,sp,8
1c004b1a:	08050513          	addi	a0,a0,128 # 2faf080 <__L2+0x2f2f080>
1c004b1e:	dc5ff0ef          	jal	ra,1c0048e2 <SetFllMultDivFactors>
1c004b22:	47a2                	lw	a5,8(sp)
1c004b24:	c00004b7          	lui	s1,0xc0000
1c004b28:	de07a4b3          	p.insert	s1,a5,15,0
1c004b2c:	47b2                	lw	a5,12(sp)
1c004b2e:	c7a7a4b3          	p.insert	s1,a5,3,26
1c004b32:	1a1007b7          	lui	a5,0x1a100
1c004b36:	0097e9a3          	p.sw	s1,s3(a5)
1c004b3a:	944a                	add	s0,s0,s2
1c004b3c:	d008                	sw	a0,32(s0)
1c004b3e:	c808                	sw	a0,16(s0)
1c004b40:	b745                	j	1c004ae0 <InitOneFll+0x42>

1c004b42 <__rt_pmu_cluster_power_up>:
1c004b42:	1141                	addi	sp,sp,-16
1c004b44:	c226                	sw	s1,4(sp)
1c004b46:	1c00a4b7          	lui	s1,0x1c00a
1c004b4a:	c606                	sw	ra,12(sp)
1c004b4c:	c422                	sw	s0,8(sp)
1c004b4e:	c04a                	sw	s2,0(sp)
1c004b50:	ad848793          	addi	a5,s1,-1320 # 1c009ad8 <SystemStateToSCUFastSeq>
1c004b54:	0087c783          	lbu	a5,8(a5) # 1a100008 <__l1_end+0xa0fffe8>
1c004b58:	4501                	li	a0,0
1c004b5a:	c00797b3          	p.extractu	a5,a5,0,0
1c004b5e:	e785                	bnez	a5,1c004b86 <__rt_pmu_cluster_power_up+0x44>
1c004b60:	1c0097b7          	lui	a5,0x1c009
1c004b64:	3587a783          	lw	a5,856(a5) # 1c009358 <__rt_platform>
1c004b68:	ad848493          	addi	s1,s1,-1320
1c004b6c:	0217b363          	p.bneimm	a5,1,1c004b92 <__rt_pmu_cluster_power_up+0x50>
1c004b70:	1a1047b7          	lui	a5,0x1a104
1c004b74:	0007a623          	sw	zero,12(a5) # 1a10400c <__l1_end+0xa103fec>
1c004b78:	0084c783          	lbu	a5,8(s1)
1c004b7c:	4505                	li	a0,1
1c004b7e:	c007c7b3          	p.bset	a5,a5,0,0
1c004b82:	00f48423          	sb	a5,8(s1)
1c004b86:	40b2                	lw	ra,12(sp)
1c004b88:	4422                	lw	s0,8(sp)
1c004b8a:	4492                	lw	s1,4(sp)
1c004b8c:	4902                	lw	s2,0(sp)
1c004b8e:	0141                	addi	sp,sp,16
1c004b90:	8082                	ret
1c004b92:	1a104437          	lui	s0,0x1a104
1c004b96:	07042403          	lw	s0,112(s0) # 1a104070 <__l1_end+0xa104050>
1c004b9a:	c0a417b3          	p.extractu	a5,s0,0,10
1c004b9e:	ef89                	bnez	a5,1c004bb8 <__rt_pmu_cluster_power_up+0x76>
1c004ba0:	4785                	li	a5,1
1c004ba2:	c0a7a433          	p.insert	s0,a5,0,10
1c004ba6:	1a1047b7          	lui	a5,0x1a104
1c004baa:	0687a823          	sw	s0,112(a5) # 1a104070 <__l1_end+0xa104050>
1c004bae:	4585                	li	a1,1
1c004bb0:	02300513          	li	a0,35
1c004bb4:	bf3ff0ef          	jal	ra,1c0047a6 <__rt_periph_wait_event>
1c004bb8:	4785                	li	a5,1
1c004bba:	c037a433          	p.insert	s0,a5,0,3
1c004bbe:	1a104937          	lui	s2,0x1a104
1c004bc2:	06892823          	sw	s0,112(s2) # 1a104070 <__l1_end+0xa104050>
1c004bc6:	4585                	li	a1,1
1c004bc8:	457d                	li	a0,31
1c004bca:	bddff0ef          	jal	ra,1c0047a6 <__rt_periph_wait_event>
1c004bce:	00092623          	sw	zero,12(s2)
1c004bd2:	c0d02433          	p.insert	s0,zero,0,13
1c004bd6:	06892823          	sw	s0,112(s2)
1c004bda:	c0a02433          	p.insert	s0,zero,0,10
1c004bde:	06892823          	sw	s0,112(s2)
1c004be2:	4585                	li	a1,1
1c004be4:	02300513          	li	a0,35
1c004be8:	bbfff0ef          	jal	ra,1c0047a6 <__rt_periph_wait_event>
1c004bec:	01c4c783          	lbu	a5,28(s1)
1c004bf0:	0207f793          	andi	a5,a5,32
1c004bf4:	e781                	bnez	a5,1c004bfc <__rt_pmu_cluster_power_up+0xba>
1c004bf6:	4581                	li	a1,0
1c004bf8:	4505                	li	a0,1
1c004bfa:	3555                	jal	1c004a9e <InitOneFll>
1c004bfc:	c0e44433          	p.bset	s0,s0,0,14
1c004c00:	1a1047b7          	lui	a5,0x1a104
1c004c04:	0687a823          	sw	s0,112(a5) # 1a104070 <__l1_end+0xa104050>
1c004c08:	bf85                	j	1c004b78 <__rt_pmu_cluster_power_up+0x36>

1c004c0a <InitFlls>:

  }
}

void  __attribute__ ((noinline)) InitFlls()
{
1c004c0a:	1141                	addi	sp,sp,-16
1c004c0c:	c422                	sw	s0,8(sp)
  __rt_bridge_req_shutdown();

  InitOneFll(FLL_SOC, PMURetentionState.Fields.FllSoCRetention);
1c004c0e:	1c00a437          	lui	s0,0x1c00a
{
1c004c12:	c606                	sw	ra,12(sp)
  InitOneFll(FLL_SOC, PMURetentionState.Fields.FllSoCRetention);
1c004c14:	ad840413          	addi	s0,s0,-1320 # 1c009ad8 <SystemStateToSCUFastSeq>
  __rt_bridge_req_shutdown();
1c004c18:	be0ff0ef          	jal	ra,1c003ff8 <__rt_bridge_req_shutdown>
  InitOneFll(FLL_SOC, PMURetentionState.Fields.FllSoCRetention);
1c004c1c:	01c44583          	lbu	a1,28(s0)
1c004c20:	4501                	li	a0,0
1c004c22:	c04595b3          	p.extractu	a1,a1,0,4
1c004c26:	3da5                	jal	1c004a9e <InitOneFll>
#define PMU_ERROR_CLUSTER_STATE_CHANGE_FAILED   (0x1<<4)

extern void 		   InitPMUDriver();

static inline int 	   PMU_ClusterIsDown()    { return (CLUSTER_STATE(PMUState.State)==CLUSTER_OFF);}
static inline int 	   PMU_ClusterIsRunning() { return (CLUSTER_STATE(PMUState.State)==CLUSTER_ON);}
1c004c28:	00844783          	lbu	a5,8(s0)
1c004c2c:	c00797b3          	p.extractu	a5,a5,0,0
  if (PMU_ClusterIsRunning()) InitOneFll(FLL_CLUSTER, PMURetentionState.Fields.FllClusterRetention);
1c004c30:	0017b863          	p.bneimm	a5,1,1c004c40 <InitFlls+0x36>
1c004c34:	01c44583          	lbu	a1,28(s0)
1c004c38:	4505                	li	a0,1
1c004c3a:	c05595b3          	p.extractu	a1,a1,0,5
1c004c3e:	3585                	jal	1c004a9e <InitOneFll>

#ifdef __RT_USE_BRIDGE
  __rt_bridge_set_available();
#endif
}
1c004c40:	4422                	lw	s0,8(sp)
1c004c42:	40b2                	lw	ra,12(sp)
1c004c44:	0141                	addi	sp,sp,16
  __rt_bridge_set_available();
1c004c46:	b1cff06f          	j	1c003f62 <__rt_bridge_set_available>

1c004c4a <__rt_pmu_init>:
1c004c4a:	1c0097b7          	lui	a5,0x1c009
  if (rt_platform() == ARCHI_PLATFORM_FPGA) {
1c004c4e:	3587a783          	lw	a5,856(a5) # 1c009358 <__rt_platform>
1c004c52:	0a17a863          	p.beqimm	a5,1,1c004d02 <__rt_pmu_init+0xb8>
{
1c004c56:	1141                	addi	sp,sp,-16
  __rt_wakeup_use_fast = 0;
1c004c58:	1c00a7b7          	lui	a5,0x1c00a
  return IP_READ(ARCHI_APB_SOC_CTRL_ADDR, PMU_DCDC_CONFIG_OFFSET);
1c004c5c:	1a104637          	lui	a2,0x1a104
{
1c004c60:	c606                	sw	ra,12(sp)
  __rt_wakeup_use_fast = 0;
1c004c62:	2207ae23          	sw	zero,572(a5) # 1c00a23c <__rt_wakeup_use_fast>
1c004c66:	10062703          	lw	a4,256(a2) # 1a104100 <__l1_end+0xa1040e0>
  return IP_READ(ARCHI_APB_SOC_CTRL_ADDR, PMU_RETENTION_CONFIG_OFFSET);
1c004c6a:	10462683          	lw	a3,260(a2)
  PMURetentionState.Raw = GetRetentiveState();
1c004c6e:	1c00a7b7          	lui	a5,0x1c00a
1c004c72:	ad878793          	addi	a5,a5,-1320 # 1c009ad8 <SystemStateToSCUFastSeq>
1c004c76:	cfd4                	sw	a3,28(a5)
  PMUState.State = RetPMUStateToPMUState[PMURetentionState.Fields.WakeupState];
1c004c78:	c2e696b3          	p.extractu	a3,a3,1,14
1c004c7c:	96be                	add	a3,a3,a5
1c004c7e:	0286c683          	lbu	a3,40(a3) # 1a100028 <__l1_end+0xa100008>
  PMUState.DCDC_Settings[REGU_OFF] = 0;
1c004c82:	000786a3          	sb	zero,13(a5)
  PMUState.State = RetPMUStateToPMUState[PMURetentionState.Fields.WakeupState];
1c004c86:	00d78423          	sb	a3,8(a5)
  PMUState.DCDC_Settings[REGU_NV]  = __builtin_bitextractu(DCDCValue, DCDC_RANGE, DCDC_Nominal*8);
1c004c8a:	c80716b3          	p.extractu	a3,a4,4,0
1c004c8e:	00d78523          	sb	a3,10(a5)
  PMUState.DCDC_Settings[REGU_LV]  = __builtin_bitextractu(DCDCValue, DCDC_RANGE, DCDC_Low*8);
1c004c92:	c90716b3          	p.extractu	a3,a4,4,16
  PMUState.DCDC_Settings[REGU_RET] = __builtin_bitextractu(DCDCValue, DCDC_RANGE, DCDC_Retentive*8);
1c004c96:	c9871733          	p.extractu	a4,a4,4,24
  PMUState.DCDC_Settings[REGU_LV]  = __builtin_bitextractu(DCDCValue, DCDC_RANGE, DCDC_Low*8);
1c004c9a:	00d785a3          	sb	a3,11(a5)
  PMUState.DCDC_Settings[REGU_RET] = __builtin_bitextractu(DCDCValue, DCDC_RANGE, DCDC_Retentive*8);
1c004c9e:	00e78623          	sb	a4,12(a5)
  Bypass.Raw = GetPMUBypass();
1c004ca2:	07062783          	lw	a5,112(a2)
  Bypass.Fields.Bypass = 1;
1c004ca6:	4705                	li	a4,1
1c004ca8:	c00727b3          	p.insert	a5,a4,0,0
  Bypass.Fields.BypassClock = 1;
1c004cac:	c09727b3          	p.insert	a5,a4,0,9
  IP_WRITE(ARCHI_APB_SOC_CTRL_ADDR, APB_SOC_CL_BYPASS_OFFSET, Value);
1c004cb0:	06f62823          	sw	a5,112(a2)
  InitFlls();
1c004cb4:	3f99                	jal	1c004c0a <InitFlls>
  soc_eu_fcEventMask_setEvent(ARCHI_SOC_EVENT_CLUSTER_ON_OFF);
1c004cb6:	457d                	li	a0,31
1c004cb8:	c57ff0ef          	jal	ra,1c00490e <soc_eu_fcEventMask_setEvent>
  soc_eu_fcEventMask_setEvent(ARCHI_SOC_EVENT_MSP);
1c004cbc:	02000513          	li	a0,32
1c004cc0:	c4fff0ef          	jal	ra,1c00490e <soc_eu_fcEventMask_setEvent>
  soc_eu_fcEventMask_setEvent(ARCHI_SOC_EVENT_ICU_MODE_CHANGED);
1c004cc4:	02100513          	li	a0,33
1c004cc8:	c47ff0ef          	jal	ra,1c00490e <soc_eu_fcEventMask_setEvent>
  soc_eu_fcEventMask_setEvent(ARCHI_SOC_EVENT_ICU_OK);
1c004ccc:	02200513          	li	a0,34
1c004cd0:	c3fff0ef          	jal	ra,1c00490e <soc_eu_fcEventMask_setEvent>
  soc_eu_fcEventMask_setEvent(ARCHI_SOC_EVENT_ICU_DELAYED);
1c004cd4:	02300513          	li	a0,35
1c004cd8:	c37ff0ef          	jal	ra,1c00490e <soc_eu_fcEventMask_setEvent>
  soc_eu_fcEventMask_setEvent(ARCHI_SOC_EVENT_PICL_OK);
1c004cdc:	02400513          	li	a0,36
1c004ce0:	c2fff0ef          	jal	ra,1c00490e <soc_eu_fcEventMask_setEvent>
  soc_eu_fcEventMask_setEvent(ARCHI_SOC_EVENT_SCU_OK);
1c004ce4:	02500513          	li	a0,37
1c004ce8:	c27ff0ef          	jal	ra,1c00490e <soc_eu_fcEventMask_setEvent>
  PMU_Write(DLC_IMR, 0x7);
1c004cec:	1a1077b7          	lui	a5,0x1a107
1c004cf0:	471d                	li	a4,7
1c004cf2:	00e7a623          	sw	a4,12(a5) # 1a10700c <__l1_end+0xa106fec>
  PMU_Write(DLC_IFR, (MAESTRO_EVENT_PICL_OK|MAESTRO_EVENT_SCU_OK));
1c004cf6:	4761                	li	a4,24
1c004cf8:	00e7a823          	sw	a4,16(a5)
}
1c004cfc:	40b2                	lw	ra,12(sp)
1c004cfe:	0141                	addi	sp,sp,16
1c004d00:	8082                	ret
1c004d02:	8082                	ret

1c004d04 <__rt_fll_init>:


unsigned int __rt_fll_init(int fll)
{
  return FllsFrequency[fll];
1c004d04:	00251793          	slli	a5,a0,0x2
1c004d08:	1c00a537          	lui	a0,0x1c00a
1c004d0c:	ad850513          	addi	a0,a0,-1320 # 1c009ad8 <SystemStateToSCUFastSeq>
1c004d10:	953e                	add	a0,a0,a5
}
1c004d12:	5108                	lw	a0,32(a0)
1c004d14:	8082                	ret

1c004d16 <__rt_fll_deinit>:

void __rt_fll_deinit(int fll)
{
}
1c004d16:	8082                	ret

1c004d18 <__rt_flls_constructor>:

void __rt_flls_constructor()
{
}
1c004d18:	8082                	ret

1c004d1a <__rt_fll_set_freq>:

unsigned int __rt_fll_set_freq(int fll, unsigned int frequency)
{
  return SetFllFrequency(fll, frequency, 0);
1c004d1a:	4601                	li	a2,0
1c004d1c:	ca5ff06f          	j	1c0049c0 <SetFllFrequency>

1c004d20 <__rt_init_cluster_data>:
{
#if defined(EU_VERSION) && EU_VERSION >= 3
  eu_evt_maskSet((1<<PULP_DISPATCH_EVENT) | (1<<PULP_HW_BAR_EVENT) | (1<<PULP_MUTEX_EVENT));
  rt_team_fork(rt_nb_pe(), cluster_pe_start, NULL);
#endif
}
1c004d20:	04050713          	addi	a4,a0,64
1c004d24:	00400793          	li	a5,4
1c004d28:	01671613          	slli	a2,a4,0x16
1c004d2c:	e6c7b7b3          	p.bclr	a5,a5,19,12
1c004d30:	1c00a6b7          	lui	a3,0x1c00a
1c004d34:	97b2                	add	a5,a5,a2
1c004d36:	26c68693          	addi	a3,a3,620 # 1c00a26c <_bss_end>
1c004d3a:	01c00713          	li	a4,28
1c004d3e:	8f95                	sub	a5,a5,a3
1c004d40:	00f685b3          	add	a1,a3,a5
1c004d44:	02e04963          	bgtz	a4,1c004d76 <__rt_init_cluster_data+0x56>
1c004d48:	1c00a7b7          	lui	a5,0x1c00a
1c004d4c:	02800713          	li	a4,40
1c004d50:	24478793          	addi	a5,a5,580 # 1c00a244 <__rt_fc_cluster_data>
1c004d54:	42e507b3          	p.mac	a5,a0,a4
1c004d58:	00201737          	lui	a4,0x201
1c004d5c:	e0470713          	addi	a4,a4,-508 # 200e04 <__L2+0x180e04>
1c004d60:	9732                	add	a4,a4,a2
1c004d62:	cb98                	sw	a4,16(a5)
1c004d64:	00400713          	li	a4,4
1c004d68:	e6c73733          	p.bclr	a4,a4,19,12
1c004d6c:	9732                	add	a4,a4,a2
1c004d6e:	0007a423          	sw	zero,8(a5)
1c004d72:	cbd8                	sw	a4,20(a5)
1c004d74:	8082                	ret
1c004d76:	0046a80b          	p.lw	a6,4(a3!)
1c004d7a:	1771                	addi	a4,a4,-4
1c004d7c:	0105a023          	sw	a6,0(a1)
1c004d80:	b7c1                	j	1c004d40 <__rt_init_cluster_data+0x20>

1c004d82 <__rt_cluster_init>:
1c004d82:	1c00a537          	lui	a0,0x1c00a
1c004d86:	1141                	addi	sp,sp,-16
1c004d88:	02800613          	li	a2,40
1c004d8c:	4581                	li	a1,0
1c004d8e:	24450513          	addi	a0,a0,580 # 1c00a244 <__rt_fc_cluster_data>
1c004d92:	c606                	sw	ra,12(sp)
1c004d94:	0f5020ef          	jal	ra,1c007688 <memset>
1c004d98:	1c0095b7          	lui	a1,0x1c009
1c004d9c:	9f058593          	addi	a1,a1,-1552 # 1c0089f0 <__rt_dma_2d>
1c004da0:	4525                	li	a0,9
1c004da2:	db3fe0ef          	jal	ra,1c003b54 <rt_irq_set_handler>
1c004da6:	1c0025b7          	lui	a1,0x1c002
1c004daa:	ef258593          	addi	a1,a1,-270 # 1c001ef2 <__rt_remote_enqueue_event>
1c004dae:	4505                	li	a0,1
1c004db0:	da5fe0ef          	jal	ra,1c003b54 <rt_irq_set_handler>
1c004db4:	4789                	li	a5,2
1c004db6:	00204737          	lui	a4,0x204
1c004dba:	00f72a23          	sw	a5,20(a4) # 204014 <__L2+0x184014>
1c004dbe:	00f72423          	sw	a5,8(a4)
1c004dc2:	1c0025b7          	lui	a1,0x1c002
1c004dc6:	eba58593          	addi	a1,a1,-326 # 1c001eba <__rt_bridge_enqueue_event>
1c004dca:	4511                	li	a0,4
1c004dcc:	d89fe0ef          	jal	ra,1c003b54 <rt_irq_set_handler>
1c004dd0:	47c1                	li	a5,16
1c004dd2:	00204737          	lui	a4,0x204
1c004dd6:	00f72a23          	sw	a5,20(a4) # 204014 <__L2+0x184014>
1c004dda:	00f72423          	sw	a5,8(a4)
1c004dde:	40b2                	lw	ra,12(sp)
1c004de0:	4501                	li	a0,0
1c004de2:	0141                	addi	sp,sp,16
1c004de4:	8082                	ret

1c004de6 <__rt_cluster_mount_step>:
{
1c004de6:	7179                	addi	sp,sp,-48
1c004de8:	ce4e                	sw	s3,28(sp)
1c004dea:	cc52                	sw	s4,24(sp)
      plp_ctrl_core_bootaddr_set_remote(cid, i, ((int)_start) & 0xffffff00);
1c004dec:	1c000a37          	lui	s4,0x1c000
  return (void *)(ARCHI_CLUSTER_GLOBAL_ADDR(cid) + ((int)data & 0xFFF));
1c004df0:	00400993          	li	s3,4
1c004df4:	080a0a13          	addi	s4,s4,128 # 1c000080 <_start>
{
1c004df8:	d422                	sw	s0,40(sp)
1c004dfa:	d606                	sw	ra,44(sp)
1c004dfc:	d226                	sw	s1,36(sp)
1c004dfe:	d04a                	sw	s2,32(sp)
1c004e00:	ca56                	sw	s5,20(sp)
1c004e02:	842a                	mv	s0,a0
1c004e04:	e6c9b9b3          	p.bclr	s3,s3,19,12
      plp_ctrl_core_bootaddr_set_remote(cid, i, ((int)_start) & 0xffffff00);
1c004e08:	ce0a3a33          	p.bclr	s4,s4,7,0
    switch (cluster->state)
1c004e0c:	4c5c                	lw	a5,28(s0)
1c004e0e:	0217ad63          	p.beqimm	a5,1,1c004e48 <__rt_cluster_mount_step+0x62>
1c004e12:	0c27a463          	p.beqimm	a5,2,1c004eda <__rt_cluster_mount_step+0xf4>
1c004e16:	efd5                	bnez	a5,1c004ed2 <__rt_cluster_mount_step+0xec>
  int cid = cluster->cid;
1c004e18:	5018                	lw	a4,32(s0)
  cluster->powered_up = 0;
1c004e1a:	00042c23          	sw	zero,24(s0)
  if (cid == 0)
1c004e1e:	eb01                	bnez	a4,1c004e2e <__rt_cluster_mount_step+0x48>
    cluster->powered_up = __rt_pmu_cluster_power_up(cluster->mount_event, &pending);
1c004e20:	5048                	lw	a0,36(s0)
1c004e22:	006c                	addi	a1,sp,12
    int pending = 0;
1c004e24:	c602                	sw	zero,12(sp)
    cluster->powered_up = __rt_pmu_cluster_power_up(cluster->mount_event, &pending);
1c004e26:	d1dff0ef          	jal	ra,1c004b42 <__rt_pmu_cluster_power_up>
    return pending;
1c004e2a:	47b2                	lw	a5,12(sp)
    cluster->powered_up = __rt_pmu_cluster_power_up(cluster->mount_event, &pending);
1c004e2c:	cc08                	sw	a0,24(s0)
    cluster->state++;
1c004e2e:	4c58                	lw	a4,28(s0)
1c004e30:	0705                	addi	a4,a4,1
1c004e32:	cc58                	sw	a4,28(s0)
  while(!end)
1c004e34:	dfe1                	beqz	a5,1c004e0c <__rt_cluster_mount_step+0x26>
}
1c004e36:	50b2                	lw	ra,44(sp)
1c004e38:	5422                	lw	s0,40(sp)
1c004e3a:	5492                	lw	s1,36(sp)
1c004e3c:	5902                	lw	s2,32(sp)
1c004e3e:	49f2                	lw	s3,28(sp)
1c004e40:	4a62                	lw	s4,24(sp)
1c004e42:	4ad2                	lw	s5,20(sp)
1c004e44:	6145                	addi	sp,sp,48
1c004e46:	8082                	ret
1c004e48:	02042a83          	lw	s5,32(s0)
1c004e4c:	040a8493          	addi	s1,s5,64
1c004e50:	04da                	slli	s1,s1,0x16
1c004e52:	009987b3          	add	a5,s3,s1
  pool->first_call_fc_for_cl = NULL;
1c004e56:	0007a023          	sw	zero,0(a5)
  pool->first_call_fc = NULL;
1c004e5a:	0007a223          	sw	zero,4(a5)
  pool->last_call_fc = NULL;
1c004e5e:	0007a423          	sw	zero,8(a5)
  __rt_cluster_fc_task_lock = 0;
1c004e62:	100007b7          	lui	a5,0x10000
1c004e66:	0007ae23          	sw	zero,28(a5) # 1000001c <__rt_cluster_fc_task_lock>
  return __rt_platform;
1c004e6a:	1c0097b7          	lui	a5,0x1c009
    if (rt_platform() != ARCHI_PLATFORM_FPGA)
1c004e6e:	3587a783          	lw	a5,856(a5) # 1c009358 <__rt_platform>
1c004e72:	0017ae63          	p.beqimm	a5,1,1c004e8e <__rt_cluster_mount_step+0xa8>
      int init_freq = __rt_fll_init(__RT_FLL_CL);
1c004e76:	4505                	li	a0,1
1c004e78:	3571                	jal	1c004d04 <__rt_fll_init>

  #if defined(FLL_VERSION)

  static inline int rt_freq_get(rt_freq_domain_e domain)
  {
    return __rt_freq_domains[domain];
1c004e7a:	1c00a7b7          	lui	a5,0x1c00a
1c004e7e:	23478793          	addi	a5,a5,564 # 1c00a234 <__rt_freq_domains>
1c004e82:	43cc                	lw	a1,4(a5)
      if (freq)
1c004e84:	c9a9                	beqz	a1,1c004ed6 <__rt_cluster_mount_step+0xf0>
    return rt_freq_set_and_get(domain, freq, NULL);
1c004e86:	4601                	li	a2,0
1c004e88:	4505                	li	a0,1
1c004e8a:	9d1ff0ef          	jal	ra,1c00485a <rt_freq_set_and_get>
    IP_WRITE(ARCHI_CLUSTER_PERIPHERALS_GLOBAL_ADDR(cid), ARCHI_CLUSTER_CTRL_CLUSTER_CLK_GATE, 1);
1c004e8e:	00200937          	lui	s2,0x200
1c004e92:	01248733          	add	a4,s1,s2
1c004e96:	4785                	li	a5,1
1c004e98:	02f72023          	sw	a5,32(a4)
    __rt_init_cluster_data(cid);
1c004e9c:	8556                	mv	a0,s5
1c004e9e:	3549                	jal	1c004d20 <__rt_init_cluster_data>
    __rt_alloc_init_l1(cid);
1c004ea0:	8556                	mv	a0,s5
1c004ea2:	ca8ff0ef          	jal	ra,1c00434a <__rt_alloc_init_l1>
  pulp_write32(ARCHI_CLUSTER_PERIPHERALS_GLOBAL_ADDR(cid) + ARCHI_ICACHE_CTRL_OFFSET, 0xFFFFFFFF);
1c004ea6:	002017b7          	lui	a5,0x201
1c004eaa:	40078793          	addi	a5,a5,1024 # 201400 <__L2+0x181400>
1c004eae:	577d                	li	a4,-1
1c004eb0:	04090913          	addi	s2,s2,64 # 200040 <__L2+0x180040>
1c004eb4:	00e4e7a3          	p.sw	a4,a5(s1)
1c004eb8:	9926                	add	s2,s2,s1
1c004eba:	008250fb          	lp.setupi	x1,8,1c004ec2 <__rt_cluster_mount_step+0xdc>
  pulp_write32(ARCHI_CLUSTER_PERIPHERALS_GLOBAL_ADDR(cid) + ARCHI_CLUSTER_CTRL_OFFSET + 0x40 + core*4, bootAddr);
1c004ebe:	0149222b          	p.sw	s4,4(s2!)
1c004ec2:	0001                	nop
  pulp_write32(ARCHI_CLUSTER_PERIPHERALS_GLOBAL_ADDR(cid) + ARCHI_CLUSTER_CTRL_OFFSET + EOC_FETCH_OFFSET, mask);
1c004ec4:	002007b7          	lui	a5,0x200
1c004ec8:	07a1                	addi	a5,a5,8
1c004eca:	0ff00713          	li	a4,255
1c004ece:	00e4e7a3          	p.sw	a4,a5(s1)
    switch (cluster->state)
1c004ed2:	4781                	li	a5,0
1c004ed4:	bfa9                	j	1c004e2e <__rt_cluster_mount_step+0x48>
    __rt_freq_domains[domain] = freq;
1c004ed6:	c3c8                	sw	a0,4(a5)
1c004ed8:	bf5d                	j	1c004e8e <__rt_cluster_mount_step+0xa8>
        __rt_event_restore(cluster->mount_event);
1c004eda:	505c                	lw	a5,36(s0)
  event->implem.pending = event->implem.saved_pending;
1c004edc:	5bd8                	lw	a4,52(a5)
1c004ede:	d3d8                	sw	a4,36(a5)
  event->arg[0] = (uintptr_t)event->implem.saved_callback;
1c004ee0:	57d8                	lw	a4,44(a5)
1c004ee2:	c3d8                	sw	a4,4(a5)
  event->arg[1] = (uintptr_t)event->implem.saved_arg;
1c004ee4:	5b98                	lw	a4,48(a5)
1c004ee6:	c798                	sw	a4,8(a5)
  event->implem.saved_pending = 0;
1c004ee8:	0207aa23          	sw	zero,52(a5) # 200034 <__L2+0x180034>
        __rt_event_enqueue(cluster->mount_event);
1c004eec:	505c                	lw	a5,36(s0)
  if (sched->first) {
1c004eee:	01c02603          	lw	a2,28(zero) # 1c <_l1_preload_size>
1c004ef2:	01c00693          	li	a3,28
  event->next = NULL;
1c004ef6:	0007a023          	sw	zero,0(a5)
  if (sched->first) {
1c004efa:	c611                	beqz	a2,1c004f06 <__rt_cluster_mount_step+0x120>
    sched->last->next = event;
1c004efc:	42d8                	lw	a4,4(a3)
1c004efe:	c31c                	sw	a5,0(a4)
  sched->last = event;
1c004f00:	c2dc                	sw	a5,4(a3)
        end = 1;
1c004f02:	4785                	li	a5,1
1c004f04:	b72d                	j	1c004e2e <__rt_cluster_mount_step+0x48>
    sched->first = event;
1c004f06:	00f02e23          	sw	a5,28(zero) # 1c <_l1_preload_size>
1c004f0a:	bfdd                	j	1c004f00 <__rt_cluster_mount_step+0x11a>

1c004f0c <pi_cluster_conf_init>:
  conf->id = 0;
1c004f0c:	00052223          	sw	zero,4(a0)
}
1c004f10:	8082                	ret

1c004f12 <pi_cluster_open>:
{
1c004f12:	1101                	addi	sp,sp,-32
1c004f14:	ce06                	sw	ra,28(sp)
1c004f16:	cc22                	sw	s0,24(sp)
1c004f18:	ca26                	sw	s1,20(sp)
1c004f1a:	c84a                	sw	s2,16(sp)
1c004f1c:	c64e                	sw	s3,12(sp)
  return __builtin_pulp_read_then_spr_bit_clr(reg, val);
1c004f1e:	30047973          	csrrci	s2,mstatus,8
  struct pi_cluster_conf *conf = (struct pi_cluster_conf *)cluster_dev->config;
1c004f22:	00452983          	lw	s3,4(a0)
  cluster_dev->data = (void *)&__rt_fc_cluster_data[cid];
1c004f26:	1c00a4b7          	lui	s1,0x1c00a
1c004f2a:	02800793          	li	a5,40
  int cid = conf->id;
1c004f2e:	0049a703          	lw	a4,4(s3)
  cluster_dev->data = (void *)&__rt_fc_cluster_data[cid];
1c004f32:	24448493          	addi	s1,s1,580 # 1c00a244 <__rt_fc_cluster_data>
1c004f36:	42f704b3          	p.mac	s1,a4,a5
1c004f3a:	c504                	sw	s1,8(a0)
  rt_event_t *event = __rt_wait_event_prepare_blocking();
1c004f3c:	986ff0ef          	jal	ra,1c0040c2 <__rt_wait_event_prepare_blocking>
  if (rt_is_fc() || (cid && !rt_has_fc()))
1c004f40:	02000713          	li	a4,32
  asm("csrr %0, 0x014" : "=r" (hart_id) : );
1c004f44:	014027f3          	csrr	a5,uhartid
  return (hart_id >> 5) & 0x3f;
1c004f48:	ca5797b3          	p.extractu	a5,a5,5,5
  rt_event_t *event = __rt_wait_event_prepare_blocking();
1c004f4c:	842a                	mv	s0,a0
  if (rt_is_fc() || (cid && !rt_has_fc()))
1c004f4e:	04e79563          	bne	a5,a4,1c004f98 <pi_cluster_open+0x86>
  event->implem.saved_pending = event->implem.pending;
1c004f52:	515c                	lw	a5,36(a0)
    cluster->state = RT_CLUSTER_MOUNT_START;
1c004f54:	0004ae23          	sw	zero,28(s1)
    cluster->mount_event = event;
1c004f58:	d0c8                	sw	a0,36(s1)
1c004f5a:	d95c                	sw	a5,52(a0)
  event->implem.saved_callback = (void (*)(void *))event->arg[0];
1c004f5c:	415c                	lw	a5,4(a0)
  event->implem.keep = 0;
1c004f5e:	02052423          	sw	zero,40(a0)
  event->implem.saved_callback = (void (*)(void *))event->arg[0];
1c004f62:	d55c                	sw	a5,44(a0)
  event->implem.saved_arg = (void *)event->arg[1];
1c004f64:	451c                	lw	a5,8(a0)
  event->arg[1] = (uintptr_t)arg;
1c004f66:	c504                	sw	s1,8(a0)
  event->implem.saved_arg = (void *)event->arg[1];
1c004f68:	d91c                	sw	a5,48(a0)
  event->arg[0] = (uintptr_t)callback;
1c004f6a:	1c0057b7          	lui	a5,0x1c005
1c004f6e:	de678793          	addi	a5,a5,-538 # 1c004de6 <__rt_cluster_mount_step>
1c004f72:	c15c                	sw	a5,4(a0)
  event->implem.pending = 1;  
1c004f74:	4785                	li	a5,1
1c004f76:	d15c                	sw	a5,36(a0)
    __rt_cluster_mount_step((void *)cluster);
1c004f78:	8526                	mv	a0,s1
1c004f7a:	e6dff0ef          	jal	ra,1c004de6 <__rt_cluster_mount_step>
  __rt_wait_event(event);
1c004f7e:	8522                	mv	a0,s0
1c004f80:	a92ff0ef          	jal	ra,1c004212 <__rt_wait_event>
  __builtin_pulp_spr_write(reg, val);
1c004f84:	30091073          	csrw	mstatus,s2
}
1c004f88:	40f2                	lw	ra,28(sp)
1c004f8a:	4462                	lw	s0,24(sp)
1c004f8c:	44d2                	lw	s1,20(sp)
1c004f8e:	4942                	lw	s2,16(sp)
1c004f90:	49b2                	lw	s3,12(sp)
1c004f92:	4501                	li	a0,0
1c004f94:	6105                	addi	sp,sp,32
1c004f96:	8082                	ret
  if (__rt_cluster_mount(&__rt_fc_cluster_data[cid], conf->id, 0, event))
1c004f98:	0049a483          	lw	s1,4(s3)
    __rt_init_cluster_data(cid);
1c004f9c:	8526                	mv	a0,s1
1c004f9e:	d83ff0ef          	jal	ra,1c004d20 <__rt_init_cluster_data>
1c004fa2:	04048513          	addi	a0,s1,64
1c004fa6:	002017b7          	lui	a5,0x201
1c004faa:	055a                	slli	a0,a0,0x16
1c004fac:	40078793          	addi	a5,a5,1024 # 201400 <__L2+0x181400>
1c004fb0:	577d                	li	a4,-1
1c004fb2:	00e567a3          	p.sw	a4,a5(a0)
1c004fb6:	002007b7          	lui	a5,0x200
      plp_ctrl_core_bootaddr_set_remote(cid, i, ((int)_start) & 0xffffff00);
1c004fba:	1c000737          	lui	a4,0x1c000
1c004fbe:	04478793          	addi	a5,a5,68 # 200044 <__L2+0x180044>
1c004fc2:	08070713          	addi	a4,a4,128 # 1c000080 <_start>
1c004fc6:	97aa                	add	a5,a5,a0
1c004fc8:	ce073733          	p.bclr	a4,a4,7,0
1c004fcc:	007250fb          	lp.setupi	x1,7,1c004fd4 <pi_cluster_open+0xc2>
  pulp_write32(ARCHI_CLUSTER_PERIPHERALS_GLOBAL_ADDR(cid) + ARCHI_CLUSTER_CTRL_OFFSET + 0x40 + core*4, bootAddr);
1c004fd0:	00e7a22b          	p.sw	a4,4(a5!)
1c004fd4:	0001                	nop
  pulp_write32(ARCHI_CLUSTER_PERIPHERALS_GLOBAL_ADDR(cid) + ARCHI_CLUSTER_CTRL_OFFSET + EOC_FETCH_OFFSET, mask);
1c004fd6:	002007b7          	lui	a5,0x200
1c004fda:	07a1                	addi	a5,a5,8
1c004fdc:	577d                	li	a4,-1
1c004fde:	00e567a3          	p.sw	a4,a5(a0)
    rt_event_push(event);
1c004fe2:	8522                	mv	a0,s0
1c004fe4:	9a6ff0ef          	jal	ra,1c00418a <rt_event_push>
1c004fe8:	bf59                	j	1c004f7e <pi_cluster_open+0x6c>

1c004fea <pi_cluster_close>:
  __rt_cluster_unmount(data->cid, 0, NULL);
1c004fea:	451c                	lw	a5,8(a0)
{
1c004fec:	1101                	addi	sp,sp,-32
1c004fee:	cc22                	sw	s0,24(sp)
  __rt_cluster_unmount(data->cid, 0, NULL);
1c004ff0:	5380                	lw	s0,32(a5)
1c004ff2:	1c0097b7          	lui	a5,0x1c009
    if (rt_platform() != ARCHI_PLATFORM_FPGA)
1c004ff6:	3587a783          	lw	a5,856(a5) # 1c009358 <__rt_platform>
{
1c004ffa:	ce06                	sw	ra,28(sp)
    if (rt_platform() != ARCHI_PLATFORM_FPGA)
1c004ffc:	0017a563          	p.beqimm	a5,1,1c005006 <pi_cluster_close+0x1c>
      __rt_fll_deinit(__RT_FLL_CL);
1c005000:	4505                	li	a0,1
1c005002:	d15ff0ef          	jal	ra,1c004d16 <__rt_fll_deinit>
    int pending = 0;
1c005006:	c602                	sw	zero,12(sp)
  if (cid == 0) __rt_pmu_cluster_power_down(event, &pending);
1c005008:	e409                	bnez	s0,1c005012 <pi_cluster_close+0x28>
1c00500a:	006c                	addi	a1,sp,12
1c00500c:	4501                	li	a0,0
1c00500e:	927ff0ef          	jal	ra,1c004934 <__rt_pmu_cluster_power_down>
}
1c005012:	40f2                	lw	ra,28(sp)
1c005014:	4462                	lw	s0,24(sp)
1c005016:	4501                	li	a0,0
1c005018:	6105                	addi	sp,sp,32
1c00501a:	8082                	ret

1c00501c <__rt_cluster_push_fc_event>:
  while (rt_tas_lock_32((int)&__rt_cluster_fc_task_lock) == -1)
1c00501c:	100006b7          	lui	a3,0x10000
1c005020:	01c68693          	addi	a3,a3,28 # 1000001c <__rt_cluster_fc_task_lock>
  return addr | (1<<ARCHI_L1_TAS_BIT);
1c005024:	c146c5b3          	p.bset	a1,a3,0,20
  ARCHI_WRITE(ARCHI_EU_DEMUX_ADDR, EU_CORE_MASK_OR, evtMask);
1c005028:	4709                	li	a4,2
1c00502a:	002047b7          	lui	a5,0x204
  signed int result = *(volatile signed int *)__rt_tas_addr(addr);
1c00502e:	4190                	lw	a2,0(a1)
1c005030:	05f62063          	p.beqimm	a2,-1,1c005070 <__rt_cluster_push_fc_event+0x54>
  asm("csrr %0, 0x014" : "=r" (hart_id) : );
1c005034:	01402773          	csrr	a4,uhartid
  while(data->events != NULL)
1c005038:	1c00a7b7          	lui	a5,0x1c00a
  return (hart_id >> 5) & 0x3f;
1c00503c:	8715                	srai	a4,a4,0x5
1c00503e:	f2673733          	p.bclr	a4,a4,25,6
1c005042:	02800613          	li	a2,40
1c005046:	24478793          	addi	a5,a5,580 # 1c00a244 <__rt_fc_cluster_data>
1c00504a:	42c707b3          	p.mac	a5,a4,a2
1c00504e:	4609                	li	a2,2
1c005050:	00204737          	lui	a4,0x204
1c005054:	43cc                	lw	a1,4(a5)
1c005056:	e585                	bnez	a1,1c00507e <__rt_cluster_push_fc_event+0x62>
  data->events = event;
1c005058:	c3c8                	sw	a0,4(a5)
  pulp_write32(evtAddr, coreSet);
1c00505a:	1b2017b7          	lui	a5,0x1b201
1c00505e:	e007a223          	sw	zero,-508(a5) # 1b200e04 <__fc_tcdm_end+0x1ff9e4>
  *(volatile signed int *)addr = value;
1c005062:	0006a023          	sw	zero,0(a3)
1c005066:	002047b7          	lui	a5,0x204
1c00506a:	1007a223          	sw	zero,260(a5) # 204104 <__L2+0x184104>
}
1c00506e:	8082                	ret
  ARCHI_WRITE(ARCHI_EU_DEMUX_ADDR, EU_CORE_MASK_OR, evtMask);
1c005070:	00e7a423          	sw	a4,8(a5)
  value = __builtin_pulp_event_unit_read_fenced((int *)base, offset);
1c005074:	03c7e603          	p.elw	a2,60(a5)
  ARCHI_WRITE(ARCHI_EU_DEMUX_ADDR, EU_CORE_MASK_AND, evtMask);
1c005078:	00e7a223          	sw	a4,4(a5)
1c00507c:	bf4d                	j	1c00502e <__rt_cluster_push_fc_event+0x12>
  ARCHI_WRITE(ARCHI_EU_DEMUX_ADDR, EU_CORE_MASK_OR, evtMask);
1c00507e:	00c72423          	sw	a2,8(a4) # 204008 <__L2+0x184008>
  value = __builtin_pulp_event_unit_read_fenced((int *)base, offset);
1c005082:	03c76583          	p.elw	a1,60(a4)
  ARCHI_WRITE(ARCHI_EU_DEMUX_ADDR, EU_CORE_MASK_AND, evtMask);
1c005086:	00c72223          	sw	a2,4(a4)
1c00508a:	b7e9                	j	1c005054 <__rt_cluster_push_fc_event+0x38>

1c00508c <__rt_cluster_new>:
  err |= __rt_cbsys_add(RT_CBSYS_START, __rt_cluster_init, NULL);
1c00508c:	1c0055b7          	lui	a1,0x1c005
{
1c005090:	1141                	addi	sp,sp,-16
  err |= __rt_cbsys_add(RT_CBSYS_START, __rt_cluster_init, NULL);
1c005092:	4601                	li	a2,0
1c005094:	d8258593          	addi	a1,a1,-638 # 1c004d82 <__rt_cluster_init>
1c005098:	4501                	li	a0,0
{
1c00509a:	c606                	sw	ra,12(sp)
  err |= __rt_cbsys_add(RT_CBSYS_START, __rt_cluster_init, NULL);
1c00509c:	c25fe0ef          	jal	ra,1c003cc0 <__rt_cbsys_add>
  if (err) rt_fatal("Unable to initialize time driver\n");
1c0050a0:	c10d                	beqz	a0,1c0050c2 <__rt_cluster_new+0x36>
  asm("csrr %0, 0x014" : "=r" (hart_id) : );
1c0050a2:	01402673          	csrr	a2,uhartid
1c0050a6:	1c009537          	lui	a0,0x1c009
  return (hart_id >> 5) & 0x3f;
1c0050aa:	40565593          	srai	a1,a2,0x5
1c0050ae:	f265b5b3          	p.bclr	a1,a1,25,6
1c0050b2:	f4563633          	p.bclr	a2,a2,26,5
1c0050b6:	f6450513          	addi	a0,a0,-156 # 1c008f64 <__himax_reg_init+0x1d4>
1c0050ba:	0f1020ef          	jal	ra,1c0079aa <printf>
1c0050be:	053020ef          	jal	ra,1c007910 <abort>
}
1c0050c2:	40b2                	lw	ra,12(sp)
1c0050c4:	0141                	addi	sp,sp,16
1c0050c6:	8082                	ret

1c0050c8 <__rt_cluster_pulpos_emu_init>:
static struct pi_device *__rt_fc_cluster_device;
static struct pi_cluster_task __rt_pulpos_emu_global_cluster_task;


static void __attribute__((constructor)) __rt_cluster_pulpos_emu_init()
{
1c0050c8:	1141                	addi	sp,sp,-16
  int nb_cluster = rt_nb_cluster();

  __rt_fc_cluster_device = rt_alloc(RT_ALLOC_FC_DATA, sizeof(struct pi_device)*nb_cluster);
1c0050ca:	45b1                	li	a1,12
1c0050cc:	4505                	li	a0,1
{
1c0050ce:	c606                	sw	ra,12(sp)
  __rt_fc_cluster_device = rt_alloc(RT_ALLOC_FC_DATA, sizeof(struct pi_device)*nb_cluster);
1c0050d0:	a4cff0ef          	jal	ra,1c00431c <rt_alloc>
1c0050d4:	1c00a7b7          	lui	a5,0x1c00a
1c0050d8:	1ea7a223          	sw	a0,484(a5) # 1c00a1e4 <__rt_fc_cluster_device>
  if (__rt_fc_cluster_device == NULL) {
1c0050dc:	e10d                	bnez	a0,1c0050fe <__rt_cluster_pulpos_emu_init+0x36>
  asm("csrr %0, 0x014" : "=r" (hart_id) : );
1c0050de:	01402673          	csrr	a2,uhartid
    rt_fatal("Unable to allocate cluster control structure\n");
1c0050e2:	1c009537          	lui	a0,0x1c009
  return (hart_id >> 5) & 0x3f;
1c0050e6:	40565593          	srai	a1,a2,0x5
1c0050ea:	f265b5b3          	p.bclr	a1,a1,25,6
1c0050ee:	f4563633          	p.bclr	a2,a2,26,5
1c0050f2:	fac50513          	addi	a0,a0,-84 # 1c008fac <__himax_reg_init+0x21c>
1c0050f6:	0b5020ef          	jal	ra,1c0079aa <printf>
1c0050fa:	017020ef          	jal	ra,1c007910 <abort>
    return;
  }
}
1c0050fe:	40b2                	lw	ra,12(sp)
1c005100:	0141                	addi	sp,sp,16
1c005102:	8082                	ret

1c005104 <rt_cluster_call>:

int rt_cluster_call(rt_cluster_call_t *_call, int cid, void (*entry)(void *arg), void *arg, void *stacks, int master_stack_size, int slave_stack_size, int nb_pe, rt_event_t *event)
{
1c005104:	7139                	addi	sp,sp,-64
1c005106:	d84a                	sw	s2,48(sp)
1c005108:	4906                	lw	s2,64(sp)
1c00510a:	dc22                	sw	s0,56(sp)
1c00510c:	842e                	mv	s0,a1
1c00510e:	de06                	sw	ra,60(sp)
1c005110:	da26                	sw	s1,52(sp)
1c005112:	d64e                	sw	s3,44(sp)
  return __builtin_pulp_read_then_spr_bit_clr(reg, val);
1c005114:	300479f3          	csrrci	s3,mstatus,8
  __asm__ __volatile__ ("" : : : "memory");
1c005118:	84ca                	mv	s1,s2
  if (likely(event != NULL)) return event;
1c00511a:	02091163          	bnez	s2,1c00513c <rt_cluster_call+0x38>
  return __rt_wait_event_prepare_blocking();
1c00511e:	ce32                	sw	a2,28(sp)
1c005120:	cc36                	sw	a3,24(sp)
1c005122:	ca3a                	sw	a4,20(sp)
1c005124:	c83e                	sw	a5,16(sp)
1c005126:	c642                	sw	a6,12(sp)
1c005128:	c446                	sw	a7,8(sp)
1c00512a:	f99fe0ef          	jal	ra,1c0040c2 <__rt_wait_event_prepare_blocking>
1c00512e:	48a2                	lw	a7,8(sp)
1c005130:	4832                	lw	a6,12(sp)
1c005132:	47c2                	lw	a5,16(sp)
1c005134:	4752                	lw	a4,20(sp)
1c005136:	46e2                	lw	a3,24(sp)
1c005138:	4672                	lw	a2,28(sp)
1c00513a:	84aa                	mv	s1,a0
    task->entry = entry;
1c00513c:	1c00a5b7          	lui	a1,0x1c00a
1c005140:	ffc58513          	addi	a0,a1,-4 # 1c009ffc <__rt_pulpos_emu_global_cluster_task>
  struct pi_cluster_task *task = &__rt_pulpos_emu_global_cluster_task;

  pi_cluster_task(task, entry, arg);

  task->stacks = stacks;
  task->stack_size = master_stack_size;
1c005144:	c55c                	sw	a5,12(a0)
  task->slave_stack_size = slave_stack_size;
  task->nb_cores = nb_pe;

  if (pi_cluster_send_task_to_cl_async(&__rt_fc_cluster_device[cid], task, call_event))
1c005146:	1c00a7b7          	lui	a5,0x1c00a
1c00514a:	c110                	sw	a2,0(a0)
    task->arg = arg;
1c00514c:	c154                	sw	a3,4(a0)
  task->stacks = stacks;
1c00514e:	c518                	sw	a4,8(a0)
  task->slave_stack_size = slave_stack_size;
1c005150:	01052823          	sw	a6,16(a0)
  task->nb_cores = nb_pe;
1c005154:	01152a23          	sw	a7,20(a0)
  if (pi_cluster_send_task_to_cl_async(&__rt_fc_cluster_device[cid], task, call_event))
1c005158:	1e47a503          	lw	a0,484(a5) # 1c00a1e4 <__rt_fc_cluster_device>
1c00515c:	47b1                	li	a5,12
1c00515e:	8626                	mv	a2,s1
1c005160:	42f40533          	p.mac	a0,s0,a5
1c005164:	ffc58593          	addi	a1,a1,-4
1c005168:	2061                	jal	1c0051f0 <pi_cluster_send_task_to_cl_async>
1c00516a:	842a                	mv	s0,a0
1c00516c:	cd01                	beqz	a0,1c005184 <rt_cluster_call+0x80>
  __builtin_pulp_spr_write(reg, val);
1c00516e:	30099073          	csrw	mstatus,s3
  {
  	rt_irq_restore(irq);
  	return -1;
1c005172:	547d                	li	s0,-1
  __rt_wait_event_check(event, call_event);

  rt_irq_restore(irq);

  return 0;
}
1c005174:	8522                	mv	a0,s0
1c005176:	50f2                	lw	ra,60(sp)
1c005178:	5462                	lw	s0,56(sp)
1c00517a:	54d2                	lw	s1,52(sp)
1c00517c:	5942                	lw	s2,48(sp)
1c00517e:	59b2                	lw	s3,44(sp)
1c005180:	6121                	addi	sp,sp,64
1c005182:	8082                	ret
  if (event == NULL) __rt_wait_event(call_event);
1c005184:	00091563          	bnez	s2,1c00518e <rt_cluster_call+0x8a>
1c005188:	8526                	mv	a0,s1
1c00518a:	888ff0ef          	jal	ra,1c004212 <__rt_wait_event>
1c00518e:	30099073          	csrw	mstatus,s3
  return 0;
1c005192:	b7cd                	j	1c005174 <rt_cluster_call+0x70>

1c005194 <rt_cluster_mount>:

void rt_cluster_mount(int mount, int cid, int flags, rt_event_t *event)
{
1c005194:	7139                	addi	sp,sp,-64
1c005196:	dc22                	sw	s0,56(sp)
1c005198:	da26                	sw	s1,52(sp)
1c00519a:	d84a                	sw	s2,48(sp)
1c00519c:	4431                	li	s0,12
1c00519e:	1c00a4b7          	lui	s1,0x1c00a
1c0051a2:	de06                	sw	ra,60(sp)
1c0051a4:	d64e                	sw	s3,44(sp)
1c0051a6:	8936                	mv	s2,a3
1c0051a8:	02858433          	mul	s0,a1,s0
1c0051ac:	1e448493          	addi	s1,s1,484 # 1c00a1e4 <__rt_fc_cluster_device>
  if (mount)
1c0051b0:	c91d                	beqz	a0,1c0051e6 <rt_cluster_mount+0x52>
  {
    struct pi_cluster_conf conf;
    pi_cluster_conf_init(&conf);
1c0051b2:	0028                	addi	a0,sp,8
1c0051b4:	89ae                	mv	s3,a1
1c0051b6:	d57ff0ef          	jal	ra,1c004f0c <pi_cluster_conf_init>
    pi_open_from_conf(&__rt_fc_cluster_device[cid], &conf);
1c0051ba:	4088                	lw	a0,0(s1)
1c0051bc:	002c                	addi	a1,sp,8
1c0051be:	9522                	add	a0,a0,s0
1c0051c0:	991fe0ef          	jal	ra,1c003b50 <pi_open_from_conf>
    conf.id = cid;
    pi_cluster_open(&__rt_fc_cluster_device[cid]);
1c0051c4:	4088                	lw	a0,0(s1)
    conf.id = cid;
1c0051c6:	c64e                	sw	s3,12(sp)
    pi_cluster_open(&__rt_fc_cluster_device[cid]);
1c0051c8:	9522                	add	a0,a0,s0
1c0051ca:	d49ff0ef          	jal	ra,1c004f12 <pi_cluster_open>
  else
  {
    pi_cluster_close(&__rt_fc_cluster_device[cid]);
  }

  if (event)
1c0051ce:	00090563          	beqz	s2,1c0051d8 <rt_cluster_mount+0x44>
    rt_event_push(event);
1c0051d2:	854a                	mv	a0,s2
1c0051d4:	fb7fe0ef          	jal	ra,1c00418a <rt_event_push>
}
1c0051d8:	50f2                	lw	ra,60(sp)
1c0051da:	5462                	lw	s0,56(sp)
1c0051dc:	54d2                	lw	s1,52(sp)
1c0051de:	5942                	lw	s2,48(sp)
1c0051e0:	59b2                	lw	s3,44(sp)
1c0051e2:	6121                	addi	sp,sp,64
1c0051e4:	8082                	ret
    pi_cluster_close(&__rt_fc_cluster_device[cid]);
1c0051e6:	4088                	lw	a0,0(s1)
1c0051e8:	9522                	add	a0,a0,s0
1c0051ea:	e01ff0ef          	jal	ra,1c004fea <pi_cluster_close>
1c0051ee:	b7c5                	j	1c0051ce <rt_cluster_mount+0x3a>

1c0051f0 <pi_cluster_send_task_to_cl_async>:
  }
}
#endif

int pi_cluster_send_task_to_cl_async(struct pi_device *device, struct pi_cluster_task *task, pi_task_t *async_task)
{
1c0051f0:	1101                	addi	sp,sp,-32
1c0051f2:	ca26                	sw	s1,20(sp)
  rt_fc_cluster_data_t *data = (rt_fc_cluster_data_t *)device->data;
1c0051f4:	4504                	lw	s1,8(a0)
{
1c0051f6:	cc22                	sw	s0,24(sp)
1c0051f8:	c256                	sw	s5,4(sp)
1c0051fa:	842e                	mv	s0,a1
1c0051fc:	8ab2                	mv	s5,a2
1c0051fe:	ce06                	sw	ra,28(sp)
1c005200:	c84a                	sw	s2,16(sp)
1c005202:	c64e                	sw	s3,12(sp)
1c005204:	c452                	sw	s4,8(sp)
  return __builtin_pulp_read_then_spr_bit_clr(reg, val);
1c005206:	30047a73          	csrrci	s4,mstatus,8

  int lock = __rt_cluster_lock(data);

  __rt_task_init(async_task);
  
  task->implem.pending = 1;
1c00520a:	4785                	li	a5,1
  task->done = 0;
1c00520c:	00060a23          	sb	zero,20(a2)
1c005210:	d1dc                	sw	a5,36(a1)

  rt_cluster_call_pool_t *cl_data = data->pool;

  if (task->nb_cores == 0)
1c005212:	49dc                	lw	a5,20(a1)
  rt_cluster_call_pool_t *cl_data = data->pool;
1c005214:	0144a983          	lw	s3,20(s1)
  if (task->nb_cores == 0)
1c005218:	e399                	bnez	a5,1c00521e <pi_cluster_send_task_to_cl_async+0x2e>
    task->nb_cores = pi_cl_cluster_nb_cores();
1c00521a:	47a1                	li	a5,8
1c00521c:	c9dc                	sw	a5,20(a1)

  if (task->stacks == NULL)
1c00521e:	441c                	lw	a5,8(s0)
1c005220:	ef85                	bnez	a5,1c005258 <pi_cluster_send_task_to_cl_async+0x68>
  {
    if (task->stack_size == 0)
1c005222:	445c                	lw	a5,12(s0)
1c005224:	eb81                	bnez	a5,1c005234 <pi_cluster_send_task_to_cl_async+0x44>
    {
      task->stack_size = 0x800;
1c005226:	6785                	lui	a5,0x1
1c005228:	80078793          	addi	a5,a5,-2048 # 800 <__rt_stack_size>
1c00522c:	c45c                	sw	a5,12(s0)
      task->slave_stack_size = 0x400;
1c00522e:	40000793          	li	a5,1024
1c005232:	c81c                	sw	a5,16(s0)
    }

    if (task->slave_stack_size == 0)
1c005234:	481c                	lw	a5,16(s0)
1c005236:	00c42903          	lw	s2,12(s0)
1c00523a:	e399                	bnez	a5,1c005240 <pi_cluster_send_task_to_cl_async+0x50>
      task->slave_stack_size = task->stack_size;
1c00523c:	01242823          	sw	s2,16(s0)

    int stacks_size = task->stack_size + task->slave_stack_size * (task->nb_cores - 1);
1c005240:	485c                	lw	a5,20(s0)
1c005242:	4818                	lw	a4,16(s0)

    if (data->stacks == NULL || stacks_size != data->stacks_size)
1c005244:	448c                	lw	a1,8(s1)
    int stacks_size = task->stack_size + task->slave_stack_size * (task->nb_cores - 1);
1c005246:	17fd                	addi	a5,a5,-1
1c005248:	42e78933          	p.mac	s2,a5,a4
    if (data->stacks == NULL || stacks_size != data->stacks_size)
1c00524c:	c9b5                	beqz	a1,1c0052c0 <pi_cluster_send_task_to_cl_async+0xd0>
1c00524e:	44d0                	lw	a2,12(s1)
1c005250:	05261f63          	bne	a2,s2,1c0052ae <pi_cluster_send_task_to_cl_async+0xbe>

      if (data->stacks == NULL)
        goto error;
    }

    task->stacks = data->stacks;
1c005254:	449c                	lw	a5,8(s1)
1c005256:	c41c                	sw	a5,8(s0)

  task->completion_callback = async_task;
#ifdef ARCHI_HAS_CC
  task->implem.core_mask = (1<<(task->nb_cores-1)) - 1;
#else
  task->implem.core_mask = (1<<task->nb_cores) - 1;
1c005258:	4858                	lw	a4,20(s0)
1c00525a:	4785                	li	a5,1
  task->completion_callback = async_task;
1c00525c:	01542c23          	sw	s5,24(s0)
  task->implem.core_mask = (1<<task->nb_cores) - 1;
1c005260:	00e797b3          	sll	a5,a5,a4
1c005264:	17fd                	addi	a5,a5,-1
1c005266:	d41c                	sw	a5,40(s0)
#endif

  task->next = NULL;
1c005268:	02042023          	sw	zero,32(s0)

  rt_compiler_barrier();

  if (cl_data->last_call_fc)
1c00526c:	0089a783          	lw	a5,8(s3)
1c005270:	cbb5                	beqz	a5,1c0052e4 <pi_cluster_send_task_to_cl_async+0xf4>
  {
    cl_data->last_call_fc->next = task;
1c005272:	d380                	sw	s0,32(a5)
  else
  {
    cl_data->first_call_fc = task;
  }

  cl_data->last_call_fc = task;
1c005274:	0089a423          	sw	s0,8(s3)

  rt_compiler_barrier();
  
  if (cl_data->first_call_fc_for_cl == NULL)
1c005278:	0009a783          	lw	a5,0(s3)
1c00527c:	e399                	bnez	a5,1c005282 <pi_cluster_send_task_to_cl_async+0x92>
    cl_data->first_call_fc_for_cl = task;
1c00527e:	0089a023          	sw	s0,0(s3)
  return ARCHI_CLUSTER_PERIPHERALS_GLOBAL_ADDR(cluster) + ARCHI_EU_OFFSET + EU_SW_EVENTS_AREA_BASE + EU_CORE_TRIGG_SW_EVENT + (event << 2);
1c005282:	509c                	lw	a5,32(s1)
  pulp_write32(evtAddr, coreSet);
1c005284:	00201737          	lui	a4,0x201
1c005288:	e0470713          	addi	a4,a4,-508 # 200e04 <__L2+0x180e04>
  return ARCHI_CLUSTER_PERIPHERALS_GLOBAL_ADDR(cluster) + ARCHI_EU_OFFSET + EU_SW_EVENTS_AREA_BASE + EU_CORE_TRIGG_SW_EVENT + (event << 2);
1c00528c:	04078793          	addi	a5,a5,64
1c005290:	07da                	slli	a5,a5,0x16
  pulp_write32(evtAddr, coreSet);
1c005292:	0007e723          	p.sw	zero,a4(a5)
  __builtin_pulp_spr_write(reg, val);
1c005296:	300a1073          	csrw	mstatus,s4
  rt_compiler_barrier();
  eu_evt_trig(eu_evt_trig_cluster_addr(data->cid, RT_CLUSTER_CALL_EVT), 0);

  __rt_cluster_unlock(data, lock);

  return 0;
1c00529a:	4501                	li	a0,0

error:
  __rt_cluster_unlock(data, lock);
  return -1;
}
1c00529c:	40f2                	lw	ra,28(sp)
1c00529e:	4462                	lw	s0,24(sp)
1c0052a0:	44d2                	lw	s1,20(sp)
1c0052a2:	4942                	lw	s2,16(sp)
1c0052a4:	49b2                	lw	s3,12(sp)
1c0052a6:	4a22                	lw	s4,8(sp)
1c0052a8:	4a92                	lw	s5,4(sp)
1c0052aa:	6105                	addi	sp,sp,32
1c0052ac:	8082                	ret

#if defined(ARCHI_HAS_L1)

extern rt_alloc_t *__rt_alloc_l1;

static inline rt_alloc_t *rt_alloc_l1(int cid) { return &__rt_alloc_l1[cid]; }
1c0052ae:	509c                	lw	a5,32(s1)
1c0052b0:	1c00a737          	lui	a4,0x1c00a
1c0052b4:	22472503          	lw	a0,548(a4) # 1c00a224 <__rt_alloc_l1>
1c0052b8:	078a                	slli	a5,a5,0x2
        rt_user_free(rt_alloc_l1(data->cid), data->stacks, data->stacks_size);
1c0052ba:	953e                	add	a0,a0,a5
1c0052bc:	814ff0ef          	jal	ra,1c0042d0 <rt_user_free>
1c0052c0:	509c                	lw	a5,32(s1)
1c0052c2:	1c00a737          	lui	a4,0x1c00a
1c0052c6:	22472503          	lw	a0,548(a4) # 1c00a224 <__rt_alloc_l1>
1c0052ca:	078a                	slli	a5,a5,0x2
      data->stacks_size = stacks_size;
1c0052cc:	0124a623          	sw	s2,12(s1)
      data->stacks = rt_user_alloc(rt_alloc_l1(data->cid), stacks_size);
1c0052d0:	85ca                	mv	a1,s2
1c0052d2:	953e                	add	a0,a0,a5
1c0052d4:	fb5fe0ef          	jal	ra,1c004288 <rt_user_alloc>
1c0052d8:	c488                	sw	a0,8(s1)
      if (data->stacks == NULL)
1c0052da:	fd2d                	bnez	a0,1c005254 <pi_cluster_send_task_to_cl_async+0x64>
1c0052dc:	300a1073          	csrw	mstatus,s4
  return -1;
1c0052e0:	557d                	li	a0,-1
1c0052e2:	bf6d                	j	1c00529c <pi_cluster_send_task_to_cl_async+0xac>
    cl_data->first_call_fc = task;
1c0052e4:	0089a223          	sw	s0,4(s3)
1c0052e8:	b771                	j	1c005274 <pi_cluster_send_task_to_cl_async+0x84>

1c0052ea <pi_cluster_send_task_to_cl>:



int pi_cluster_send_task_to_cl(struct pi_device *device, struct pi_cluster_task *task)
{
1c0052ea:	7175                	addi	sp,sp,-144
  task->id = PI_TASK_NONE_ID;
1c0052ec:	4785                	li	a5,1
  pi_task_t fc_task;

  pi_task_block(&fc_task);

  if (pi_cluster_send_task_to_cl_async(device, task, &fc_task))
1c0052ee:	860a                	mv	a2,sp
{
1c0052f0:	c522                	sw	s0,136(sp)
1c0052f2:	c706                	sw	ra,140(sp)
1c0052f4:	c326                	sw	s1,132(sp)
1c0052f6:	c14a                	sw	s2,128(sp)
1c0052f8:	cc3e                	sw	a5,24(sp)
  task->arg[0] = (uint32_t)0;
1c0052fa:	c202                	sw	zero,4(sp)
  task->implem.keep = 1;
1c0052fc:	d43e                	sw	a5,40(sp)
1c0052fe:	00010a23          	sb	zero,20(sp)
  if (pi_cluster_send_task_to_cl_async(device, task, &fc_task))
1c005302:	35fd                	jal	1c0051f0 <pi_cluster_send_task_to_cl_async>
  {
    return -1;
1c005304:	547d                	li	s0,-1
  if (pi_cluster_send_task_to_cl_async(device, task, &fc_task))
1c005306:	e509                	bnez	a0,1c005310 <pi_cluster_send_task_to_cl+0x26>
1c005308:	842a                	mv	s0,a0
  while(!task->done)
1c00530a:	01410783          	lb	a5,20(sp)
1c00530e:	cb81                	beqz	a5,1c00531e <pi_cluster_send_task_to_cl+0x34>
  }

  pi_task_wait_on(&fc_task);

  return 0;
}
1c005310:	8522                	mv	a0,s0
1c005312:	40ba                	lw	ra,140(sp)
1c005314:	442a                	lw	s0,136(sp)
1c005316:	449a                	lw	s1,132(sp)
1c005318:	490a                	lw	s2,128(sp)
1c00531a:	6149                	addi	sp,sp,144
1c00531c:	8082                	ret
  return __builtin_pulp_read_then_spr_bit_clr(reg, val);
1c00531e:	30047973          	csrrci	s2,mstatus,8
  __rt_event_execute(__rt_event_get_current_sched(), wait);
1c005322:	4585                	li	a1,1
1c005324:	01c00513          	li	a0,28
1c005328:	e87fe0ef          	jal	ra,1c0041ae <__rt_event_execute>
  __builtin_pulp_spr_write(reg, val);
1c00532c:	30091073          	csrw	mstatus,s2
1c005330:	bfe9                	j	1c00530a <pi_cluster_send_task_to_cl+0x20>

1c005332 <pi_pad_set_function>:
  return __builtin_pulp_read_then_spr_bit_clr(reg, val);
1c005332:	300476f3          	csrrci	a3,mstatus,8
  return pulp_read32(ARCHI_APB_SOC_CTRL_ADDR + APB_SOC_PADFUN_OFFSET(id));
1c005336:	068417b7          	lui	a5,0x6841
  unsigned int padBit = APB_SOC_PADFUN_BIT(pad);
1c00533a:	00151713          	slli	a4,a0,0x1
  return pulp_read32(ARCHI_APB_SOC_CTRL_ADDR + APB_SOC_PADFUN_OFFSET(id));
1c00533e:	05078793          	addi	a5,a5,80 # 6841050 <__L2+0x67c1050>
  unsigned int padfunId = APB_SOC_PADFUN_NO(pad);
1c005342:	8111                	srli	a0,a0,0x4
  return pulp_read32(ARCHI_APB_SOC_CTRL_ADDR + APB_SOC_PADFUN_OFFSET(id));
1c005344:	953e                	add	a0,a0,a5
1c005346:	050a                	slli	a0,a0,0x2
  unsigned int padBit = APB_SOC_PADFUN_BIT(pad);
1c005348:	8b79                	andi	a4,a4,30
  return pulp_read32(ARCHI_APB_SOC_CTRL_ADDR + APB_SOC_PADFUN_OFFSET(id));
1c00534a:	4110                	lw	a2,0(a0)
  unsigned int oldval = hal_apb_soc_padfun_get(padfunId) & ~(((1<<APB_SOC_PADFUN_SIZE)-1) << padBit);
1c00534c:	478d                	li	a5,3
1c00534e:	00e797b3          	sll	a5,a5,a4
1c005352:	fff7c793          	not	a5,a5
1c005356:	8ff1                	and	a5,a5,a2
  unsigned int newVal = oldval | (func << padBit);
1c005358:	00e595b3          	sll	a1,a1,a4
1c00535c:	8ddd                	or	a1,a1,a5
  pulp_write32(ARCHI_APB_SOC_CTRL_ADDR + APB_SOC_PADFUN_OFFSET(id), value);
1c00535e:	c10c                	sw	a1,0(a0)
  __builtin_pulp_spr_write(reg, val);
1c005360:	30069073          	csrw	mstatus,a3
void pi_pad_set_function(pi_pad_e pad, pi_pad_func_e function)
{
  int irq = rt_irq_disable();
  hal_apb_soc_pad_set_function(pad, function);
  rt_irq_restore(irq);
}
1c005364:	8082                	ret

1c005366 <pi_pad_init>:

void pi_pad_init(uint32_t pad_values[])
{
  for (int i=0; i<ARCHI_APB_SOC_PADFUN_NB; i++)
  {
    hal_apb_soc_padfun_set(i, pad_values[i]);
1c005366:	4114                	lw	a3,0(a0)
1c005368:	1a1047b7          	lui	a5,0x1a104
1c00536c:	14078713          	addi	a4,a5,320 # 1a104140 <__l1_end+0xa104120>
1c005370:	c314                	sw	a3,0(a4)
1c005372:	4154                	lw	a3,4(a0)
1c005374:	14478713          	addi	a4,a5,324
1c005378:	14878793          	addi	a5,a5,328
1c00537c:	c314                	sw	a3,0(a4)
1c00537e:	4518                	lw	a4,8(a0)
1c005380:	c398                	sw	a4,0(a5)
  }  
}
1c005382:	8082                	ret

1c005384 <pi_cpi_conf_init>:
1c005384:	20000793          	li	a5,512
1c005388:	00f51223          	sh	a5,4(a0)
1c00538c:	8082                	ret

1c00538e <pi_cpi_open>:
1c00538e:	414c                	lw	a1,4(a0)
1c005390:	1c00a737          	lui	a4,0x1c00a
1c005394:	02870713          	addi	a4,a4,40 # 1c00a028 <__rt_cpi>
1c005398:	0045c783          	lbu	a5,4(a1)
1c00539c:	00579693          	slli	a3,a5,0x5
1c0053a0:	96ba                	add	a3,a3,a4
1c0053a2:	c514                	sw	a3,8(a0)
1c0053a4:	0796                	slli	a5,a5,0x5
1c0053a6:	4525                	li	a0,9
1c0053a8:	00a767a3          	p.sw	a0,a5(a4)
1c0053ac:	42d8                	lw	a4,4(a3)
1c0053ae:	00170793          	addi	a5,a4,1
1c0053b2:	c2dc                	sw	a5,4(a3)
1c0053b4:	1a1027b7          	lui	a5,0x1a102
1c0053b8:	48078513          	addi	a0,a5,1152 # 1a102480 <__l1_end+0xa102460>
1c0053bc:	c688                	sw	a0,8(a3)
1c0053be:	0055c583          	lbu	a1,5(a1)
1c0053c2:	00b68e23          	sb	a1,28(a3)
1c0053c6:	e71d                	bnez	a4,1c0053f4 <pi_cpi_open+0x66>
1c0053c8:	1a106637          	lui	a2,0x1a106
1c0053cc:	00862703          	lw	a4,8(a2) # 1a106008 <__l1_end+0xa105fe8>
1c0053d0:	c1273733          	p.bclr	a4,a4,0,18
1c0053d4:	00e62423          	sw	a4,8(a2)
1c0053d8:	78078793          	addi	a5,a5,1920
1c0053dc:	4398                	lw	a4,0(a5)
1c0053de:	c0974733          	p.bset	a4,a4,0,9
1c0053e2:	c398                	sw	a4,0(a5)
1c0053e4:	1c0027b7          	lui	a5,0x1c002
1c0053e8:	24678793          	addi	a5,a5,582 # 1c002246 <__rt_udma_handle_copy>
1c0053ec:	28f02623          	sw	a5,652(zero) # 28c <__cluster_text_size+0x80>
1c0053f0:	26d02823          	sw	a3,624(zero) # 270 <__cluster_text_size+0x64>
1c0053f4:	4501                	li	a0,0
1c0053f6:	8082                	ret

1c0053f8 <pi_cpi_close>:
1c0053f8:	4514                	lw	a3,8(a0)
1c0053fa:	42d8                	lw	a4,4(a3)
1c0053fc:	4290                	lw	a2,0(a3)
1c0053fe:	177d                	addi	a4,a4,-1
1c005400:	c2d8                	sw	a4,4(a3)
1c005402:	ef15                	bnez	a4,1c00543e <pi_cpi_close+0x46>
1c005404:	00161713          	slli	a4,a2,0x1
1c005408:	47fd                	li	a5,31
1c00540a:	46a1                	li	a3,8
1c00540c:	00e7d463          	ble	a4,a5,1c005414 <pi_cpi_close+0x1c>
1c005410:	1701                	addi	a4,a4,-32
1c005412:	4691                	li	a3,4
1c005414:	1a1065b7          	lui	a1,0x1a106
1c005418:	20d5f503          	p.lw	a0,a3(a1)
1c00541c:	4785                	li	a5,1
1c00541e:	00e79733          	sll	a4,a5,a4
1c005422:	8f49                	or	a4,a4,a0
1c005424:	00e5e6a3          	p.sw	a4,a3(a1)
1c005428:	1a102737          	lui	a4,0x1a102
1c00542c:	78070713          	addi	a4,a4,1920 # 1a102780 <__l1_end+0xa102760>
1c005430:	4314                	lw	a3,0(a4)
1c005432:	00c797b3          	sll	a5,a5,a2
1c005436:	fff7c793          	not	a5,a5
1c00543a:	8ff5                	and	a5,a5,a3
1c00543c:	c31c                	sw	a5,0(a4)
1c00543e:	8082                	ret

1c005440 <pi_cpi_capture_async>:
1c005440:	8732                	mv	a4,a2
1c005442:	4510                	lw	a2,8(a0)
1c005444:	1141                	addi	sp,sp,-16
1c005446:	8836                	mv	a6,a3
1c005448:	c606                	sw	ra,12(sp)
1c00544a:	c422                	sw	s0,8(sp)
1c00544c:	30047473          	csrrci	s0,mstatus,8
1c005450:	00068a23          	sb	zero,20(a3)
1c005454:	00062883          	lw	a7,0(a2)
1c005458:	01c64783          	lbu	a5,28(a2)
1c00545c:	86ae                	mv	a3,a1
1c00545e:	0631                	addi	a2,a2,12
1c005460:	00189593          	slli	a1,a7,0x1
1c005464:	8542                	mv	a0,a6
1c005466:	38f010ef          	jal	ra,1c006ff4 <__rt_udma_copy_enqueue>
1c00546a:	30041073          	csrw	mstatus,s0
1c00546e:	40b2                	lw	ra,12(sp)
1c005470:	4422                	lw	s0,8(sp)
1c005472:	0141                	addi	sp,sp,16
1c005474:	8082                	ret

1c005476 <__rt_cpi_init>:

static void __attribute__((constructor)) __rt_cpi_init()
{
  for (int i=0; i<ARCHI_UDMA_NB_CAM; i++)
  {
    __rt_cpi[i].open_count = 0;
1c005476:	1c00a5b7          	lui	a1,0x1c00a
1c00547a:	02858593          	addi	a1,a1,40 # 1c00a028 <__rt_cpi>
1c00547e:	0005a223          	sw	zero,4(a1)
    __rt_udma_channel_init(UDMA_EVENT_ID(ARCHI_UDMA_CAM_ID(0) + i), &__rt_cpi[i].channel);
1c005482:	4549                	li	a0,18
1c005484:	05b1                	addi	a1,a1,12
1c005486:	3c30106f          	j	1c007048 <__rt_udma_channel_init>

1c00548a <soc_eu_fcEventMask_setEvent>:
  unsigned int reg;
  if (evt >= 32) {
    reg = msbReg;
    evt -= 32;
  } else {
    reg = lsbReg;
1c00548a:	47fd                	li	a5,31
1c00548c:	4721                	li	a4,8
1c00548e:	00a7d463          	ble	a0,a5,1c005496 <soc_eu_fcEventMask_setEvent+0xc>
1c005492:	1501                	addi	a0,a0,-32
1c005494:	4711                	li	a4,4
1c005496:	1a1066b7          	lui	a3,0x1a106
1c00549a:	20e6f603          	p.lw	a2,a4(a3)
1c00549e:	4785                	li	a5,1
1c0054a0:	00a79533          	sll	a0,a5,a0
1c0054a4:	fff54513          	not	a0,a0
1c0054a8:	8d71                	and	a0,a0,a2
1c0054aa:	00a6e723          	p.sw	a0,a4(a3)
1c0054ae:	8082                	ret

1c0054b0 <pi_task_wait_on.isra.3>:
1c0054b0:	1141                	addi	sp,sp,-16
1c0054b2:	c422                	sw	s0,8(sp)
1c0054b4:	c226                	sw	s1,4(sp)
1c0054b6:	c606                	sw	ra,12(sp)
1c0054b8:	c04a                	sw	s2,0(sp)
1c0054ba:	842a                	mv	s0,a0
1c0054bc:	00040783          	lb	a5,0(s0)
1c0054c0:	c799                	beqz	a5,1c0054ce <pi_task_wait_on.isra.3+0x1e>
1c0054c2:	40b2                	lw	ra,12(sp)
1c0054c4:	4422                	lw	s0,8(sp)
1c0054c6:	4492                	lw	s1,4(sp)
1c0054c8:	4902                	lw	s2,0(sp)
1c0054ca:	0141                	addi	sp,sp,16
1c0054cc:	8082                	ret
1c0054ce:	30047973          	csrrci	s2,mstatus,8
1c0054d2:	4585                	li	a1,1
1c0054d4:	01c00513          	li	a0,28
1c0054d8:	cd7fe0ef          	jal	ra,1c0041ae <__rt_event_execute>
1c0054dc:	30091073          	csrw	mstatus,s2
1c0054e0:	bff1                	j	1c0054bc <pi_task_wait_on.isra.3+0xc>

1c0054e2 <pi_i2c_write_async>:
1c0054e2:	30047873          	csrrci	a6,mstatus,8
1c0054e6:	00070a23          	sb	zero,20(a4)
1c0054ea:	451c                	lw	a5,8(a0)
1c0054ec:	4388                	lw	a0,0(a5)
1c0054ee:	c105                	beqz	a0,1c00550e <pi_i2c_write_async+0x2c>
1c0054f0:	c334                	sw	a3,64(a4)
1c0054f2:	43d4                	lw	a3,4(a5)
1c0054f4:	df0c                	sw	a1,56(a4)
1c0054f6:	df50                	sw	a2,60(a4)
1c0054f8:	ca89                	beqz	a3,1c00550a <pi_i2c_write_async+0x28>
1c0054fa:	4794                	lw	a3,8(a5)
1c0054fc:	ced8                	sw	a4,28(a3)
1c0054fe:	c798                	sw	a4,8(a5)
1c005500:	00072e23          	sw	zero,28(a4)
1c005504:	30081073          	csrw	mstatus,a6
1c005508:	8082                	ret
1c00550a:	c3d8                	sw	a4,4(a5)
1c00550c:	bfcd                	j	1c0054fe <pi_i2c_write_async+0x1c>
1c00550e:	c398                	sw	a4,0(a5)
1c005510:	1c002737          	lui	a4,0x1c002
1c005514:	dd270713          	addi	a4,a4,-558 # 1c001dd2 <__rt_i2c_step1>
1c005518:	cf98                	sw	a4,24(a5)
1c00551a:	fc16b733          	p.bclr	a4,a3,30,1
1c00551e:	c759                	beqz	a4,1c0055ac <pi_i2c_write_async+0xca>
1c005520:	1c002737          	lui	a4,0x1c002
1c005524:	e0670713          	addi	a4,a4,-506 # 1c001e06 <__rt_i2c_step3>
1c005528:	cfd8                	sw	a4,28(a5)
1c00552a:	5701                	li	a4,-32
1c00552c:	02e78223          	sb	a4,36(a5)
1c005530:	43b8                	lw	a4,64(a5)
1c005532:	8a89                	andi	a3,a3,2
1c005534:	00875513          	srli	a0,a4,0x8
1c005538:	02a782a3          	sb	a0,37(a5)
1c00553c:	02e78323          	sb	a4,38(a5)
1c005540:	450d                	li	a0,3
1c005542:	ea89                	bnez	a3,1c005554 <pi_i2c_write_async+0x72>
1c005544:	7761                	lui	a4,0xffff8
1c005546:	02e793a3          	sh	a4,39(a5)
1c00554a:	0397c703          	lbu	a4,57(a5)
1c00554e:	4519                	li	a0,6
1c005550:	02e784a3          	sb	a4,41(a5)
1c005554:	4705                	li	a4,1
1c005556:	00c75c63          	ble	a2,a4,1c00556e <pi_i2c_write_async+0x8c>
1c00555a:	00a78733          	add	a4,a5,a0
1c00555e:	fc000693          	li	a3,-64
1c005562:	02d70223          	sb	a3,36(a4) # ffff8024 <pulp__FC+0xffff8025>
1c005566:	86b2                	mv	a3,a2
1c005568:	02d702a3          	sb	a3,37(a4)
1c00556c:	0509                	addi	a0,a0,2
1c00556e:	00a78733          	add	a4,a5,a0
1c005572:	f8000693          	li	a3,-128
1c005576:	02d70223          	sb	a3,36(a4)
1c00557a:	5bd4                	lw	a3,52(a5)
1c00557c:	1a1028b7          	lui	a7,0x1a102
1c005580:	cb8c                	sw	a1,16(a5)
1c005582:	0685                	addi	a3,a3,1
1c005584:	4016d713          	srai	a4,a3,0x1
1c005588:	071e                	slli	a4,a4,0x7
1c00558a:	0692                	slli	a3,a3,0x4
1c00558c:	9746                	add	a4,a4,a7
1c00558e:	8ac1                	andi	a3,a3,16
1c005590:	9736                	add	a4,a4,a3
1c005592:	c7d8                	sw	a4,12(a5)
1c005594:	cbd0                	sw	a2,20(a5)
1c005596:	02478793          	addi	a5,a5,36
1c00559a:	00f72023          	sw	a5,0(a4)
1c00559e:	0505                	addi	a0,a0,1
1c0055a0:	00a72223          	sw	a0,4(a4)
1c0055a4:	47c1                	li	a5,16
1c0055a6:	00f72423          	sw	a5,8(a4)
1c0055aa:	bfa9                	j	1c005504 <pi_i2c_write_async+0x22>
1c0055ac:	1c002737          	lui	a4,0x1c002
1c0055b0:	de870713          	addi	a4,a4,-536 # 1c001de8 <__rt_i2c_step2>
1c0055b4:	bf95                	j	1c005528 <pi_i2c_write_async+0x46>

1c0055b6 <pi_i2c_write>:
1c0055b6:	7175                	addi	sp,sp,-144
1c0055b8:	4785                	li	a5,1
1c0055ba:	870a                	mv	a4,sp
1c0055bc:	c706                	sw	ra,140(sp)
1c0055be:	cc3e                	sw	a5,24(sp)
1c0055c0:	d43e                	sw	a5,40(sp)
1c0055c2:	c202                	sw	zero,4(sp)
1c0055c4:	00010a23          	sb	zero,20(sp)
1c0055c8:	3f29                	jal	1c0054e2 <pi_i2c_write_async>
1c0055ca:	0848                	addi	a0,sp,20
1c0055cc:	ee5ff0ef          	jal	ra,1c0054b0 <pi_task_wait_on.isra.3>
1c0055d0:	40ba                	lw	ra,140(sp)
1c0055d2:	4501                	li	a0,0
1c0055d4:	6149                	addi	sp,sp,144
1c0055d6:	8082                	ret

1c0055d8 <pi_i2c_read_async>:
1c0055d8:	300478f3          	csrrci	a7,mstatus,8
1c0055dc:	00070a23          	sb	zero,20(a4)
1c0055e0:	451c                	lw	a5,8(a0)
1c0055e2:	fc16b6b3          	p.bclr	a3,a3,30,1
1c0055e6:	c398                	sw	a4,0(a5)
1c0055e8:	1c002737          	lui	a4,0x1c002
1c0055ec:	22270713          	addi	a4,a4,546 # 1c002222 <udma_event_handler_end>
1c0055f0:	cf98                	sw	a4,24(a5)
1c0055f2:	5701                	li	a4,-32
1c0055f4:	02e78223          	sb	a4,36(a5)
1c0055f8:	43b8                	lw	a4,64(a5)
1c0055fa:	00875513          	srli	a0,a4,0x8
1c0055fe:	02e78323          	sb	a4,38(a5)
1c005602:	7761                	lui	a4,0xffff8
1c005604:	02e793a3          	sh	a4,39(a5)
1c005608:	0397c703          	lbu	a4,57(a5)
1c00560c:	02a782a3          	sb	a0,37(a5)
1c005610:	c0074733          	p.bset	a4,a4,0,0
1c005614:	02e784a3          	sb	a4,41(a5)
1c005618:	4505                	li	a0,1
1c00561a:	4719                	li	a4,6
1c00561c:	00c55f63          	ble	a2,a0,1c00563a <pi_i2c_read_async+0x62>
1c005620:	fc000713          	li	a4,-64
1c005624:	02e78523          	sb	a4,42(a5)
1c005628:	fff60713          	addi	a4,a2,-1
1c00562c:	02e785a3          	sb	a4,43(a5)
1c005630:	04000713          	li	a4,64
1c005634:	02e78623          	sb	a4,44(a5)
1c005638:	4725                	li	a4,9
1c00563a:	00e78833          	add	a6,a5,a4
1c00563e:	06000313          	li	t1,96
1c005642:	02680223          	sb	t1,36(a6)
1c005646:	00170513          	addi	a0,a4,1 # ffff8001 <pulp__FC+0xffff8002>
1c00564a:	ea81                	bnez	a3,1c00565a <pi_i2c_read_async+0x82>
1c00564c:	953e                	add	a0,a0,a5
1c00564e:	02000693          	li	a3,32
1c005652:	02d50223          	sb	a3,36(a0)
1c005656:	00270513          	addi	a0,a4,2
1c00565a:	5bd4                	lw	a3,52(a5)
1c00565c:	1a102837          	lui	a6,0x1a102
1c005660:	4016d713          	srai	a4,a3,0x1
1c005664:	071e                	slli	a4,a4,0x7
1c005666:	0692                	slli	a3,a3,0x4
1c005668:	9742                	add	a4,a4,a6
1c00566a:	8ac1                	andi	a3,a3,16
1c00566c:	9736                	add	a4,a4,a3
1c00566e:	00b72023          	sw	a1,0(a4)
1c005672:	00c72223          	sw	a2,4(a4)
1c005676:	46c1                	li	a3,16
1c005678:	00d72423          	sw	a3,8(a4)
1c00567c:	0741                	addi	a4,a4,16
1c00567e:	02478793          	addi	a5,a5,36
1c005682:	00f72023          	sw	a5,0(a4)
1c005686:	00a72223          	sw	a0,4(a4)
1c00568a:	00d72423          	sw	a3,8(a4)
1c00568e:	30089073          	csrw	mstatus,a7
1c005692:	8082                	ret

1c005694 <pi_i2c_read>:
1c005694:	7175                	addi	sp,sp,-144
1c005696:	4785                	li	a5,1
1c005698:	870a                	mv	a4,sp
1c00569a:	c706                	sw	ra,140(sp)
1c00569c:	cc3e                	sw	a5,24(sp)
1c00569e:	d43e                	sw	a5,40(sp)
1c0056a0:	c202                	sw	zero,4(sp)
1c0056a2:	00010a23          	sb	zero,20(sp)
1c0056a6:	3f0d                	jal	1c0055d8 <pi_i2c_read_async>
1c0056a8:	0848                	addi	a0,sp,20
1c0056aa:	e07ff0ef          	jal	ra,1c0054b0 <pi_task_wait_on.isra.3>
1c0056ae:	40ba                	lw	ra,140(sp)
1c0056b0:	4501                	li	a0,0
1c0056b2:	6149                	addi	sp,sp,144
1c0056b4:	8082                	ret

1c0056b6 <pi_i2c_open>:
1c0056b6:	7179                	addi	sp,sp,-48
1c0056b8:	d606                	sw	ra,44(sp)
1c0056ba:	d422                	sw	s0,40(sp)
1c0056bc:	d226                	sw	s1,36(sp)
1c0056be:	d04a                	sw	s2,32(sp)
1c0056c0:	ce4e                	sw	s3,28(sp)
1c0056c2:	cc52                	sw	s4,24(sp)
1c0056c4:	ca56                	sw	s5,20(sp)
1c0056c6:	c85a                	sw	s6,16(sp)
1c0056c8:	c65e                	sw	s7,12(sp)
1c0056ca:	c462                	sw	s8,8(sp)
1c0056cc:	30047b73          	csrrci	s6,mstatus,8
1c0056d0:	00452b83          	lw	s7,4(a0)
1c0056d4:	1c00a9b7          	lui	s3,0x1c00a
1c0056d8:	b0498913          	addi	s2,s3,-1276 # 1c009b04 <__rt_i2c>
1c0056dc:	004bca03          	lbu	s4,4(s7)
1c0056e0:	b0498993          	addi	s3,s3,-1276
1c0056e4:	100a57b3          	p.exthz	a5,s4
1c0056e8:	00479413          	slli	s0,a5,0x4
1c0056ec:	943e                	add	s0,s0,a5
1c0056ee:	040a                	slli	s0,s0,0x2
1c0056f0:	04400793          	li	a5,68
1c0056f4:	944a                	add	s0,s0,s2
1c0056f6:	42fa0933          	p.mac	s2,s4,a5
1c0056fa:	c500                	sw	s0,8(a0)
1c0056fc:	005a0493          	addi	s1,s4,5
1c005700:	00149c13          	slli	s8,s1,0x1
1c005704:	03894783          	lbu	a5,56(s2)
1c005708:	0785                	addi	a5,a5,1
1c00570a:	0ff7f793          	andi	a5,a5,255
1c00570e:	02f90c23          	sb	a5,56(s2)
1c005712:	0417bb63          	p.bneimm	a5,1,1c005768 <pi_i2c_open+0xb2>
1c005716:	1a102737          	lui	a4,0x1a102
1c00571a:	78070713          	addi	a4,a4,1920 # 1a102780 <__l1_end+0xa102760>
1c00571e:	4314                	lw	a3,0(a4)
1c005720:	009797b3          	sll	a5,a5,s1
1c005724:	8562                	mv	a0,s8
1c005726:	8fd5                	or	a5,a5,a3
1c005728:	c31c                	sw	a5,0(a4)
1c00572a:	d61ff0ef          	jal	ra,1c00548a <soc_eu_fcEventMask_setEvent>
1c00572e:	001c0a93          	addi	s5,s8,1
1c005732:	8556                	mv	a0,s5
1c005734:	d57ff0ef          	jal	ra,1c00548a <soc_eu_fcEventMask_setEvent>
1c005738:	e3ffb517          	auipc	a0,0xe3ffb
1c00573c:	8f850513          	addi	a0,a0,-1800 # 30 <periph_channels>
1c005740:	049a                	slli	s1,s1,0x6
1c005742:	1c0027b7          	lui	a5,0x1c002
1c005746:	94aa                	add	s1,s1,a0
1c005748:	e1478793          	addi	a5,a5,-492 # 1c001e14 <__rt_i2c_handle_rx_copy>
1c00574c:	ccdc                	sw	a5,28(s1)
1c00574e:	0a96                	slli	s5,s5,0x5
1c005750:	1c0027b7          	lui	a5,0x1c002
1c005754:	c080                	sw	s0,0(s1)
1c005756:	9556                	add	a0,a0,s5
1c005758:	dc678793          	addi	a5,a5,-570 # 1c001dc6 <__rt_i2c_handle_tx_copy>
1c00575c:	cd5c                	sw	a5,28(a0)
1c00575e:	c100                	sw	s0,0(a0)
1c005760:	00092023          	sw	zero,0(s2)
1c005764:	00092223          	sw	zero,4(s2)
1c005768:	04400793          	li	a5,68
1c00576c:	874e                	mv	a4,s3
1c00576e:	42fa0733          	p.mac	a4,s4,a5
1c005772:	4685                	li	a3,1
1c005774:	87ba                	mv	a5,a4
1c005776:	03872a23          	sw	s8,52(a4)
1c00577a:	006bd703          	lhu	a4,6(s7)
1c00577e:	02e78ca3          	sb	a4,57(a5)
1c005782:	00cba703          	lw	a4,12(s7)
1c005786:	dfd8                	sw	a4,60(a5)
1c005788:	1c00a7b7          	lui	a5,0x1c00a
1c00578c:	2347a783          	lw	a5,564(a5) # 1c00a234 <__rt_freq_domains>
1c005790:	17fd                	addi	a5,a5,-1
1c005792:	97ba                	add	a5,a5,a4
1c005794:	070a                	slli	a4,a4,0x2
1c005796:	02e7d7b3          	divu	a5,a5,a4
1c00579a:	4701                	li	a4,0
1c00579c:	00f6d463          	ble	a5,a3,1c0057a4 <pi_i2c_open+0xee>
1c0057a0:	fff78713          	addi	a4,a5,-1
1c0057a4:	04400793          	li	a5,68
1c0057a8:	42fa09b3          	p.mac	s3,s4,a5
1c0057ac:	04e9a023          	sw	a4,64(s3)
1c0057b0:	300b1073          	csrw	mstatus,s6
1c0057b4:	50b2                	lw	ra,44(sp)
1c0057b6:	5422                	lw	s0,40(sp)
1c0057b8:	5492                	lw	s1,36(sp)
1c0057ba:	5902                	lw	s2,32(sp)
1c0057bc:	49f2                	lw	s3,28(sp)
1c0057be:	4a62                	lw	s4,24(sp)
1c0057c0:	4ad2                	lw	s5,20(sp)
1c0057c2:	4b42                	lw	s6,16(sp)
1c0057c4:	4bb2                	lw	s7,12(sp)
1c0057c6:	4c22                	lw	s8,8(sp)
1c0057c8:	4501                	li	a0,0
1c0057ca:	6145                	addi	sp,sp,48
1c0057cc:	8082                	ret

1c0057ce <pi_i2c_conf_init>:


void pi_i2c_conf_init(pi_i2c_conf_t *conf)
{
  conf->cs = 0;
  conf->max_baudrate = 200000;
1c0057ce:	000317b7          	lui	a5,0x31
1c0057d2:	d4078793          	addi	a5,a5,-704 # 30d40 <__L1Cl+0x20d40>
  conf->cs = 0;
1c0057d6:	00051323          	sh	zero,6(a0)
  conf->max_baudrate = 200000;
1c0057da:	c55c                	sw	a5,12(a0)
  conf->itf = 0;
1c0057dc:	00050223          	sb	zero,4(a0)
}
1c0057e0:	8082                	ret

1c0057e2 <__rt_i2c_init>:

static void __attribute__((constructor)) __rt_i2c_init()
{
1c0057e2:	1141                	addi	sp,sp,-16
1c0057e4:	c226                	sw	s1,4(sp)
  for (int i=0; i<ARCHI_UDMA_NB_I2C; i++)
  {
    __rt_i2c[i].open_count = 0;
1c0057e6:	1c00a4b7          	lui	s1,0x1c00a
{
1c0057ea:	c606                	sw	ra,12(sp)
1c0057ec:	c422                	sw	s0,8(sp)
1c0057ee:	c04a                	sw	s2,0(sp)
    __rt_i2c[i].open_count = 0;
1c0057f0:	b0448413          	addi	s0,s1,-1276 # 1c009b04 <__rt_i2c>
    __rt_i2c[i].udma_stop_cmd = I2C_CMD_STOP;
1c0057f4:	02000913          	li	s2,32
1c0057f8:	03242023          	sw	s2,32(s0)
    __rt_i2c[i].open_count = 0;
1c0057fc:	02040c23          	sb	zero,56(s0)
    __rt_udma_channel_reg_data(UDMA_EVENT_ID(ARCHI_UDMA_I2C_ID(0) + i), &__rt_i2c[i]);
1c005800:	b0448593          	addi	a1,s1,-1276
1c005804:	4529                	li	a0,10
1c005806:	05b010ef          	jal	ra,1c007060 <__rt_udma_channel_reg_data>
    __rt_udma_channel_reg_data(UDMA_EVENT_ID(ARCHI_UDMA_I2C_ID(0) + i)+1, &__rt_i2c[i]);
1c00580a:	b0448593          	addi	a1,s1,-1276
1c00580e:	452d                	li	a0,11
1c005810:	051010ef          	jal	ra,1c007060 <__rt_udma_channel_reg_data>
    __rt_udma_channel_reg_data(UDMA_EVENT_ID(ARCHI_UDMA_I2C_ID(0) + i), &__rt_i2c[i]);
1c005814:	04440413          	addi	s0,s0,68
    __rt_i2c[i].udma_stop_cmd = I2C_CMD_STOP;
1c005818:	03242023          	sw	s2,32(s0)
    __rt_i2c[i].open_count = 0;
1c00581c:	02040c23          	sb	zero,56(s0)
    __rt_udma_channel_reg_data(UDMA_EVENT_ID(ARCHI_UDMA_I2C_ID(0) + i), &__rt_i2c[i]);
1c005820:	4531                	li	a0,12
1c005822:	85a2                	mv	a1,s0
1c005824:	03d010ef          	jal	ra,1c007060 <__rt_udma_channel_reg_data>
    __rt_udma_channel_reg_data(UDMA_EVENT_ID(ARCHI_UDMA_I2C_ID(0) + i)+1, &__rt_i2c[i]);
1c005828:	85a2                	mv	a1,s0
  }
}
1c00582a:	4422                	lw	s0,8(sp)
1c00582c:	40b2                	lw	ra,12(sp)
1c00582e:	4492                	lw	s1,4(sp)
1c005830:	4902                	lw	s2,0(sp)
    __rt_udma_channel_reg_data(UDMA_EVENT_ID(ARCHI_UDMA_I2C_ID(0) + i)+1, &__rt_i2c[i]);
1c005832:	4535                	li	a0,13
}
1c005834:	0141                	addi	sp,sp,16
    __rt_udma_channel_reg_data(UDMA_EVENT_ID(ARCHI_UDMA_I2C_ID(0) + i)+1, &__rt_i2c[i]);
1c005836:	02b0106f          	j	1c007060 <__rt_udma_channel_reg_data>

1c00583a <pos_spim_enqueue_to_pending_7>:
  uint32_t length, pi_spi_flags_e flags)
{
    pi_task_t task;
    pi_spi_copy_2d_async(device, addr, data, size, stride, length, flags, pi_task_block(&task));
    pi_task_wait_on(&task);
}
1c00583a:	c1fc                	sw	a5,68(a1)
1c00583c:	4782                	lw	a5,0(sp)
1c00583e:	dd90                	sw	a2,56(a1)
1c005840:	ddd4                	sw	a3,60(a1)
1c005842:	c9bc                	sw	a5,80(a1)
1c005844:	4792                	lw	a5,4(sp)
1c005846:	c1b8                	sw	a4,64(a1)
1c005848:	0505a423          	sw	a6,72(a1)
1c00584c:	0515a623          	sw	a7,76(a1)
1c005850:	c9fc                	sw	a5,84(a1)
1c005852:	415c                	lw	a5,4(a0)
1c005854:	c799                	beqz	a5,1c005862 <pos_spim_enqueue_to_pending_7+0x28>
1c005856:	451c                	lw	a5,8(a0)
1c005858:	cfcc                	sw	a1,28(a5)
1c00585a:	c50c                	sw	a1,8(a0)
1c00585c:	0005ae23          	sw	zero,28(a1)
1c005860:	8082                	ret
1c005862:	c14c                	sw	a1,4(a0)
1c005864:	bfdd                	j	1c00585a <pos_spim_enqueue_to_pending_7+0x20>

1c005866 <pos_spim_apply_conf>:
1c005866:	4d5c                	lw	a5,28(a0)
1c005868:	cb81                	beqz	a5,1c005878 <pos_spim_apply_conf+0x12>
1c00586a:	5d58                	lw	a4,60(a0)
1c00586c:	c398                	sw	a4,0(a5)
1c00586e:	04854703          	lbu	a4,72(a0)
1c005872:	c1c74733          	p.bset	a4,a4,0,28
1c005876:	c3d8                	sw	a4,4(a5)
1c005878:	511c                	lw	a5,32(a0)
1c00587a:	cb81                	beqz	a5,1c00588a <pos_spim_apply_conf+0x24>
1c00587c:	5d58                	lw	a4,60(a0)
1c00587e:	c398                	sw	a4,0(a5)
1c005880:	04854703          	lbu	a4,72(a0)
1c005884:	c1c74733          	p.bset	a4,a4,0,28
1c005888:	c3d8                	sw	a4,4(a5)
1c00588a:	04d54703          	lbu	a4,77(a0)
1c00588e:	700007b7          	lui	a5,0x70000
1c005892:	c1b027b3          	p.insert	a5,zero,0,27
1c005896:	de0027b3          	p.insert	a5,zero,15,0
1c00589a:	c1a727b3          	p.insert	a5,a4,0,26
1c00589e:	076a                	slli	a4,a4,0x1a
1c0058a0:	c3d74733          	p.bset	a4,a4,1,29
1c0058a4:	c15c                	sw	a5,4(a0)
1c0058a6:	c518                	sw	a4,8(a0)
1c0058a8:	8082                	ret

1c0058aa <__rt_spi_get_div.isra.1>:
1c0058aa:	1c00a7b7          	lui	a5,0x1c00a
1c0058ae:	2347a703          	lw	a4,564(a5) # 1c00a234 <__rt_freq_domains>
1c0058b2:	00e5c963          	blt	a1,a4,1c0058c4 <__rt_spi_get_div.isra.1+0x1a>
1c0058b6:	4789                	li	a5,2
1c0058b8:	02f74733          	div	a4,a4,a5
1c0058bc:	4581                	li	a1,0
1c0058be:	c118                	sw	a4,0(a0)
1c0058c0:	852e                	mv	a0,a1
1c0058c2:	8082                	ret
1c0058c4:	fff70793          	addi	a5,a4,-1
1c0058c8:	97ae                	add	a5,a5,a1
1c0058ca:	02b7d5b3          	divu	a1,a5,a1
1c0058ce:	fc15b7b3          	p.bclr	a5,a1,30,1
1c0058d2:	c391                	beqz	a5,1c0058d6 <__rt_spi_get_div.isra.1+0x2c>
1c0058d4:	0585                	addi	a1,a1,1
1c0058d6:	8585                	srai	a1,a1,0x1
1c0058d8:	00159793          	slli	a5,a1,0x1
1c0058dc:	02f74733          	div	a4,a4,a5
1c0058e0:	c118                	sw	a4,0(a0)
1c0058e2:	bff9                	j	1c0058c0 <__rt_spi_get_div.isra.1+0x16>

1c0058e4 <soc_eu_fcEventMask_setEvent>:
1c0058e4:	47fd                	li	a5,31
1c0058e6:	4721                	li	a4,8
1c0058e8:	00a7d463          	ble	a0,a5,1c0058f0 <soc_eu_fcEventMask_setEvent+0xc>
1c0058ec:	1501                	addi	a0,a0,-32
1c0058ee:	4711                	li	a4,4
1c0058f0:	1a1066b7          	lui	a3,0x1a106
1c0058f4:	20e6f603          	p.lw	a2,a4(a3)
1c0058f8:	4785                	li	a5,1
1c0058fa:	00a79533          	sll	a0,a5,a0
1c0058fe:	fff54513          	not	a0,a0
1c005902:	8d71                	and	a0,a0,a2
1c005904:	00a6e723          	p.sw	a0,a4(a3)
1c005908:	8082                	ret

1c00590a <pi_spi_open>:
1c00590a:	7179                	addi	sp,sp,-48
1c00590c:	c462                	sw	s8,8(sp)
1c00590e:	8c2a                	mv	s8,a0
1c005910:	d606                	sw	ra,44(sp)
1c005912:	d422                	sw	s0,40(sp)
1c005914:	d226                	sw	s1,36(sp)
1c005916:	d04a                	sw	s2,32(sp)
1c005918:	ce4e                	sw	s3,28(sp)
1c00591a:	cc52                	sw	s4,24(sp)
1c00591c:	ca56                	sw	s5,20(sp)
1c00591e:	c85a                	sw	s6,16(sp)
1c005920:	c65e                	sw	s7,12(sp)
1c005922:	300479f3          	csrrci	s3,mstatus,8
1c005926:	4144                	lw	s1,4(a0)
1c005928:	1c00a937          	lui	s2,0x1c00a
1c00592c:	b8c90b93          	addi	s7,s2,-1140 # 1c009b8c <__rt_spim>
1c005930:	01148a03          	lb	s4,17(s1)
1c005934:	10c00793          	li	a5,268
1c005938:	05400513          	li	a0,84
1c00593c:	42fa0bb3          	p.mac	s7,s4,a5
1c005940:	acdfe0ef          	jal	ra,1c00440c <pi_l2_malloc>
1c005944:	1a050563          	beqz	a0,1c005aee <pi_spi_open+0x1e4>
1c005948:	001a0a93          	addi	s5,s4,1
1c00594c:	001a9b13          	slli	s6,s5,0x1
1c005950:	87da                	mv	a5,s6
1c005952:	00ac2423          	sw	a0,8(s8)
1c005956:	04f50623          	sb	a5,76(a0)
1c00595a:	01752023          	sw	s7,0(a0)
1c00595e:	0044c683          	lbu	a3,4(s1)
1c005962:	842a                	mv	s0,a0
1c005964:	b8c90913          	addi	s2,s2,-1140
1c005968:	04d504a3          	sb	a3,73(a0)
1c00596c:	0054c703          	lbu	a4,5(s1)
1c005970:	04e50523          	sb	a4,74(a0)
1c005974:	449c                	lw	a5,8(s1)
1c005976:	04f507a3          	sb	a5,79(a0)
1c00597a:	44dc                	lw	a5,12(s1)
1c00597c:	04f50823          	sb	a5,80(a0)
1c005980:	408c                	lw	a1,0(s1)
1c005982:	dd0c                	sw	a1,56(a0)
1c005984:	0104c783          	lbu	a5,16(s1)
1c005988:	04f50423          	sb	a5,72(a0)
1c00598c:	4781                	li	a5,0
1c00598e:	0026b463          	p.bneimm	a3,2,1c005996 <pi_spi_open+0x8c>
1c005992:	00e037b3          	snez	a5,a4
1c005996:	04f406a3          	sb	a5,77(s0)
1c00599a:	02042023          	sw	zero,32(s0)
1c00599e:	00042e23          	sw	zero,28(s0)
1c0059a2:	03440513          	addi	a0,s0,52
1c0059a6:	f05ff0ef          	jal	ra,1c0058aa <__rt_spi_get_div.isra.1>
1c0059aa:	0ff00793          	li	a5,255
1c0059ae:	14a7c063          	blt	a5,a0,1c005aee <pi_spi_open+0x1e4>
1c0059b2:	87aa                	mv	a5,a0
1c0059b4:	04f40723          	sb	a5,78(s0)
1c0059b8:	449c                	lw	a5,8(s1)
1c0059ba:	44d8                	lw	a4,12(s1)
1c0059bc:	07a6                	slli	a5,a5,0x9
1c0059be:	0722                	slli	a4,a4,0x8
1c0059c0:	8fd9                	or	a5,a5,a4
1c0059c2:	8d5d                	or	a0,a0,a5
1c0059c4:	dc48                	sw	a0,60(s0)
1c0059c6:	8522                	mv	a0,s0
1c0059c8:	e9fff0ef          	jal	ra,1c005866 <pos_spim_apply_conf>
1c0059cc:	48dc                	lw	a5,20(s1)
1c0059ce:	11f7ab63          	p.beqimm	a5,-1,1c005ae4 <pi_spi_open+0x1da>
1c0059d2:	5854                	lw	a3,52(s0)
1c0059d4:	77359737          	lui	a4,0x77359
1c0059d8:	40070713          	addi	a4,a4,1024 # 77359400 <__l2_end+0x5b34f178>
1c0059dc:	02d74733          	div	a4,a4,a3
1c0059e0:	02e7c7b3          	div	a5,a5,a4
1c0059e4:	17d1                	addi	a5,a5,-12
1c0059e6:	c207b7b3          	p.bclr	a5,a5,1,0
1c0059ea:	4c98                	lw	a4,24(s1)
1c0059ec:	c03c                	sw	a5,64(s0)
1c0059ee:	0ff72d63          	p.beqimm	a4,-1,1c005ae8 <pi_spi_open+0x1de>
1c0059f2:	5854                	lw	a3,52(s0)
1c0059f4:	773597b7          	lui	a5,0x77359
1c0059f8:	40078793          	addi	a5,a5,1024 # 77359400 <__l2_end+0x5b34f178>
1c0059fc:	02d7c7b3          	div	a5,a5,a3
1c005a00:	02f74733          	div	a4,a4,a5
1c005a04:	fd070713          	addi	a4,a4,-48
1c005a08:	c2073733          	p.bclr	a4,a4,1,0
1c005a0c:	c078                	sw	a4,68(s0)
1c005a0e:	10c00793          	li	a5,268
1c005a12:	844a                	mv	s0,s2
1c005a14:	42fa0433          	p.mac	s0,s4,a5
1c005a18:	485c                	lw	a5,20(s0)
1c005a1a:	00178713          	addi	a4,a5,1
1c005a1e:	c858                	sw	a4,20(s0)
1c005a20:	e3dd                	bnez	a5,1c005ac6 <pi_spi_open+0x1bc>
1c005a22:	1a102c37          	lui	s8,0x1a102
1c005a26:	780c0713          	addi	a4,s8,1920 # 1a102780 <__l1_end+0xa102760>
1c005a2a:	4314                	lw	a3,0(a4)
1c005a2c:	4785                	li	a5,1
1c005a2e:	015797b3          	sll	a5,a5,s5
1c005a32:	8fd5                	or	a5,a5,a3
1c005a34:	c31c                	sw	a5,0(a4)
1c005a36:	01148503          	lb	a0,17(s1)
1c005a3a:	100a4a33          	p.exths	s4,s4
1c005a3e:	0a9e                	slli	s5,s5,0x7
1c005a40:	0559                	addi	a0,a0,22
1c005a42:	ea3ff0ef          	jal	ra,1c0058e4 <soc_eu_fcEventMask_setEvent>
1c005a46:	01148783          	lb	a5,17(s1)
1c005a4a:	1c002737          	lui	a4,0x1c002
1c005a4e:	29270713          	addi	a4,a4,658 # 1c002292 <__pi_spim_handle_eot>
1c005a52:	0789                	addi	a5,a5,2
1c005a54:	078a                	slli	a5,a5,0x2
1c005a56:	2ae7ac23          	sw	a4,696(a5)
1c005a5a:	005b1713          	slli	a4,s6,0x5
1c005a5e:	0b05                	addi	s6,s6,1
1c005a60:	2f77a023          	sw	s7,736(a5)
1c005a64:	1c0026b7          	lui	a3,0x1c002
1c005a68:	e3ffa797          	auipc	a5,0xe3ffa
1c005a6c:	5c878793          	addi	a5,a5,1480 # 30 <periph_channels>
1c005a70:	0b16                	slli	s6,s6,0x5
1c005a72:	973e                	add	a4,a4,a5
1c005a74:	9b3e                	add	s6,s6,a5
1c005a76:	30868693          	addi	a3,a3,776 # 1c002308 <__rt_spim_handle_rx_copy>
1c005a7a:	1c0027b7          	lui	a5,0x1c002
1c005a7e:	cf54                	sw	a3,28(a4)
1c005a80:	01772023          	sw	s7,0(a4)
1c005a84:	2f678793          	addi	a5,a5,758 # 1c0022f6 <__rt_spim_handle_tx_copy>
1c005a88:	00fb2e23          	sw	a5,28(s6)
1c005a8c:	001a1793          	slli	a5,s4,0x1
1c005a90:	97d2                	add	a5,a5,s4
1c005a92:	078e                	slli	a5,a5,0x3
1c005a94:	21890713          	addi	a4,s2,536
1c005a98:	017b2023          	sw	s7,0(s6)
1c005a9c:	00f706b3          	add	a3,a4,a5
1c005aa0:	c814                	sw	a3,16(s0)
1c005aa2:	01078693          	addi	a3,a5,16
1c005aa6:	07d1                	addi	a5,a5,20
1c005aa8:	9ae2                	add	s5,s5,s8
1c005aaa:	96ba                	add	a3,a3,a4
1c005aac:	97ba                	add	a5,a5,a4
1c005aae:	00042623          	sw	zero,12(s0)
1c005ab2:	0f542c23          	sw	s5,248(s0)
1c005ab6:	0e042823          	sw	zero,240(s0)
1c005aba:	0e042a23          	sw	zero,244(s0)
1c005abe:	0cd42823          	sw	a3,208(s0)
1c005ac2:	0ef42023          	sw	a5,224(s0)
1c005ac6:	30099073          	csrw	mstatus,s3
1c005aca:	4501                	li	a0,0
1c005acc:	50b2                	lw	ra,44(sp)
1c005ace:	5422                	lw	s0,40(sp)
1c005ad0:	5492                	lw	s1,36(sp)
1c005ad2:	5902                	lw	s2,32(sp)
1c005ad4:	49f2                	lw	s3,28(sp)
1c005ad6:	4a62                	lw	s4,24(sp)
1c005ad8:	4ad2                	lw	s5,20(sp)
1c005ada:	4b42                	lw	s6,16(sp)
1c005adc:	4bb2                	lw	s7,12(sp)
1c005ade:	4c22                	lw	s8,8(sp)
1c005ae0:	6145                	addi	sp,sp,48
1c005ae2:	8082                	ret
1c005ae4:	6789                	lui	a5,0x2
1c005ae6:	b711                	j	1c0059ea <pi_spi_open+0xe0>
1c005ae8:	6789                	lui	a5,0x2
1c005aea:	c07c                	sw	a5,68(s0)
1c005aec:	b70d                	j	1c005a0e <pi_spi_open+0x104>
1c005aee:	30099073          	csrw	mstatus,s3
1c005af2:	557d                	li	a0,-1
1c005af4:	bfe1                	j	1c005acc <pi_spi_open+0x1c2>

1c005af6 <__rt_spi_handle_repeat>:
1c005af6:	1101                	addi	sp,sp,-32
1c005af8:	cc22                	sw	s0,24(sp)
1c005afa:	842a                	mv	s0,a0
1c005afc:	ce06                	sw	ra,28(sp)
1c005afe:	ca26                	sw	s1,20(sp)
1c005b00:	c84a                	sw	s2,16(sp)
1c005b02:	c64e                	sw	s3,12(sp)
1c005b04:	c452                	sw	s4,8(sp)
1c005b06:	300479f3          	csrrci	s3,mstatus,8
1c005b0a:	10852783          	lw	a5,264(a0)
1c005b0e:	00c52883          	lw	a7,12(a0)
1c005b12:	4794                	lw	a3,8(a5)
1c005b14:	0ac52783          	lw	a5,172(a0)
1c005b18:	8346                	mv	t1,a7
1c005b1a:	fa27b633          	p.bclr	a2,a5,29,2
1c005b1e:	8389                	srli	a5,a5,0x2
1c005b20:	fa27b7b3          	p.bclr	a5,a5,29,2
1c005b24:	17fd                	addi	a5,a5,-1
1c005b26:	0017b813          	seqz	a6,a5
1c005b2a:	0b052783          	lw	a5,176(a0)
1c005b2e:	c39d                	beqz	a5,1c005b54 <__rt_spi_handle_repeat+0x5e>
1c005b30:	09c52703          	lw	a4,156(a0)
1c005b34:	5e61                	li	t3,-8
1c005b36:	10452583          	lw	a1,260(a0)
1c005b3a:	8f1d                	sub	a4,a4,a5
1c005b3c:	03c787b3          	mul	a5,a5,t3
1c005b40:	c2073733          	p.bclr	a4,a4,1,0
1c005b44:	4308                	lw	a0,0(a4)
1c005b46:	07fd                	addi	a5,a5,31
1c005b48:	0796                	slli	a5,a5,0x5
1c005b4a:	80f525b3          	p.insertr	a1,a0,a5
1c005b4e:	c30c                	sw	a1,0(a4)
1c005b50:	0a042823          	sw	zero,176(s0)
1c005b54:	00788913          	addi	s2,a7,7 # 1a102007 <__l1_end+0xa101fe7>
1c005b58:	00395913          	srli	s2,s2,0x3
1c005b5c:	6789                	lui	a5,0x2
1c005b5e:	0127f463          	bleu	s2,a5,1c005b66 <__rt_spi_handle_repeat+0x70>
1c005b62:	6909                	lui	s2,0x2
1c005b64:	68c1                	lui	a7,0x10
1c005b66:	0a842e03          	lw	t3,168(s0)
1c005b6a:	41130333          	sub	t1,t1,a7
1c005b6e:	00642623          	sw	t1,12(s0)
1c005b72:	18fd                	addi	a7,a7,-1
1c005b74:	4808                	lw	a0,16(s0)
1c005b76:	04d6c783          	lbu	a5,77(a3)
1c005b7a:	081e3f63          	p.bneimm	t3,1,1c005c18 <__rt_spi_handle_repeat+0x122>
1c005b7e:	07ea                	slli	a5,a5,0x1a
1c005b80:	c3d7c733          	p.bset	a4,a5,1,29
1c005b84:	01b81793          	slli	a5,a6,0x1b
1c005b88:	8fd9                	or	a5,a5,a4
1c005b8a:	0117e7b3          	or	a5,a5,a7
1c005b8e:	c11c                	sw	a5,0(a0)
1c005b90:	0a442783          	lw	a5,164(s0)
1c005b94:	00a7a023          	sw	a0,0(a5) # 2000 <__rt_stack_size+0x1800>
1c005b98:	4711                	li	a4,4
1c005b9a:	00e7a223          	sw	a4,4(a5)
1c005b9e:	4741                	li	a4,16
1c005ba0:	00e7a423          	sw	a4,8(a5)
1c005ba4:	00878593          	addi	a1,a5,8
1c005ba8:	4198                	lw	a4,0(a1)
1c005baa:	8b41                	andi	a4,a4,16
1c005bac:	ff75                	bnez	a4,1c005ba8 <__rt_spi_handle_repeat+0xb2>
1c005bae:	4458                	lw	a4,12(s0)
1c005bb0:	e321                	bnez	a4,1c005bf0 <__rt_spi_handle_repeat+0xfa>
1c005bb2:	ee1d                	bnez	a2,1c005bf0 <__rt_spi_handle_repeat+0xfa>
1c005bb4:	09c42703          	lw	a4,156(s0)
1c005bb8:	00e7a023          	sw	a4,0(a5)
1c005bbc:	0127a223          	sw	s2,4(a5)
1c005bc0:	46c1                	li	a3,16
1c005bc2:	00d7a423          	sw	a3,8(a5)
1c005bc6:	90000737          	lui	a4,0x90000
1c005bca:	0705                	addi	a4,a4,1
1c005bcc:	c118                	sw	a4,0(a0)
1c005bce:	00a7a023          	sw	a0,0(a5)
1c005bd2:	4711                	li	a4,4
1c005bd4:	00e7a223          	sw	a4,4(a5)
1c005bd8:	00d7a423          	sw	a3,8(a5)
1c005bdc:	30099073          	csrw	mstatus,s3
1c005be0:	40f2                	lw	ra,28(sp)
1c005be2:	4462                	lw	s0,24(sp)
1c005be4:	44d2                	lw	s1,20(sp)
1c005be6:	4942                	lw	s2,16(sp)
1c005be8:	49b2                	lw	s3,12(sp)
1c005bea:	4a22                	lw	s4,8(sp)
1c005bec:	6105                	addi	sp,sp,32
1c005bee:	8082                	ret
1c005bf0:	04c6c503          	lbu	a0,76(a3)
1c005bf4:	0505                	addi	a0,a0,1
1c005bf6:	cefff0ef          	jal	ra,1c0058e4 <soc_eu_fcEventMask_setEvent>
1c005bfa:	0a442703          	lw	a4,164(s0)
1c005bfe:	09c42783          	lw	a5,156(s0)
1c005c02:	00f72023          	sw	a5,0(a4) # 90000000 <pulp__FC+0x90000001>
1c005c06:	01272223          	sw	s2,4(a4)
1c005c0a:	46c1                	li	a3,16
1c005c0c:	00d72423          	sw	a3,8(a4)
1c005c10:	993e                	add	s2,s2,a5
1c005c12:	09242e23          	sw	s2,156(s0)
1c005c16:	b7d9                	j	1c005bdc <__rt_spi_handle_repeat+0xe6>
1c005c18:	04c6c703          	lbu	a4,76(a3)
1c005c1c:	1a102eb7          	lui	t4,0x1a102
1c005c20:	00170593          	addi	a1,a4,1
1c005c24:	4015d493          	srai	s1,a1,0x1
1c005c28:	40175a13          	srai	s4,a4,0x1
1c005c2c:	049e                	slli	s1,s1,0x7
1c005c2e:	0592                	slli	a1,a1,0x4
1c005c30:	0a1e                	slli	s4,s4,0x7
1c005c32:	0712                	slli	a4,a4,0x4
1c005c34:	94f6                	add	s1,s1,t4
1c005c36:	89c1                	andi	a1,a1,16
1c005c38:	9a76                	add	s4,s4,t4
1c005c3a:	8b41                	andi	a4,a4,16
1c005c3c:	94ae                	add	s1,s1,a1
1c005c3e:	9a3a                	add	s4,s4,a4
1c005c40:	0a2e3863          	p.bneimm	t3,2,1c005cf0 <__rt_spi_handle_repeat+0x1fa>
1c005c44:	07ea                	slli	a5,a5,0x1a
1c005c46:	c3e7c7b3          	p.bset	a5,a5,1,30
1c005c4a:	0117e7b3          	or	a5,a5,a7
1c005c4e:	c11c                	sw	a5,0(a0)
1c005c50:	00a4a023          	sw	a0,0(s1)
1c005c54:	4791                	li	a5,4
1c005c56:	00f4a223          	sw	a5,4(s1)
1c005c5a:	47c1                	li	a5,16
1c005c5c:	00f4a423          	sw	a5,8(s1)
1c005c60:	00848713          	addi	a4,s1,8
1c005c64:	04031663          	bnez	t1,1c005cb0 <__rt_spi_handle_repeat+0x1ba>
1c005c68:	e621                	bnez	a2,1c005cb0 <__rt_spi_handle_repeat+0x1ba>
1c005c6a:	09c42783          	lw	a5,156(s0)
1c005c6e:	00fa2023          	sw	a5,0(s4)
1c005c72:	012a2223          	sw	s2,4(s4)
1c005c76:	47d1                	li	a5,20
1c005c78:	00fa2423          	sw	a5,8(s4)
1c005c7c:	0a042783          	lw	a5,160(s0)
1c005c80:	00f4a023          	sw	a5,0(s1)
1c005c84:	0124a223          	sw	s2,4(s1)
1c005c88:	47c1                	li	a5,16
1c005c8a:	00f4a423          	sw	a5,8(s1)
1c005c8e:	431c                	lw	a5,0(a4)
1c005c90:	0207f793          	andi	a5,a5,32
1c005c94:	ffed                	bnez	a5,1c005c8e <__rt_spi_handle_repeat+0x198>
1c005c96:	900007b7          	lui	a5,0x90000
1c005c9a:	0785                	addi	a5,a5,1
1c005c9c:	c11c                	sw	a5,0(a0)
1c005c9e:	00a4a023          	sw	a0,0(s1)
1c005ca2:	4791                	li	a5,4
1c005ca4:	00f4a223          	sw	a5,4(s1)
1c005ca8:	47c1                	li	a5,16
1c005caa:	00f4a423          	sw	a5,8(s1)
1c005cae:	b73d                	j	1c005bdc <__rt_spi_handle_repeat+0xe6>
1c005cb0:	431c                	lw	a5,0(a4)
1c005cb2:	8bc1                	andi	a5,a5,16
1c005cb4:	fff5                	bnez	a5,1c005cb0 <__rt_spi_handle_repeat+0x1ba>
1c005cb6:	04c6c503          	lbu	a0,76(a3)
1c005cba:	c2bff0ef          	jal	ra,1c0058e4 <soc_eu_fcEventMask_setEvent>
1c005cbe:	09c42703          	lw	a4,156(s0)
1c005cc2:	00ea2023          	sw	a4,0(s4)
1c005cc6:	012a2223          	sw	s2,4(s4)
1c005cca:	47d1                	li	a5,20
1c005ccc:	00fa2423          	sw	a5,8(s4)
1c005cd0:	0a042783          	lw	a5,160(s0)
1c005cd4:	00f4a023          	sw	a5,0(s1)
1c005cd8:	0124a223          	sw	s2,4(s1)
1c005cdc:	46c1                	li	a3,16
1c005cde:	00d4a423          	sw	a3,8(s1)
1c005ce2:	974a                	add	a4,a4,s2
1c005ce4:	993e                	add	s2,s2,a5
1c005ce6:	08e42e23          	sw	a4,156(s0)
1c005cea:	0b242023          	sw	s2,160(s0)
1c005cee:	b5fd                	j	1c005bdc <__rt_spi_handle_repeat+0xe6>
1c005cf0:	70000737          	lui	a4,0x70000
1c005cf4:	c1b82733          	p.insert	a4,a6,0,27
1c005cf8:	de08a733          	p.insert	a4,a7,15,0
1c005cfc:	c1a7a733          	p.insert	a4,a5,0,26
1c005d00:	c118                	sw	a4,0(a0)
1c005d02:	02031b63          	bnez	t1,1c005d38 <__rt_spi_handle_repeat+0x242>
1c005d06:	ea0d                	bnez	a2,1c005d38 <__rt_spi_handle_repeat+0x242>
1c005d08:	900007b7          	lui	a5,0x90000
1c005d0c:	0785                	addi	a5,a5,1
1c005d0e:	c15c                	sw	a5,4(a0)
1c005d10:	4709                	li	a4,2
1c005d12:	09c42783          	lw	a5,156(s0)
1c005d16:	00fa2023          	sw	a5,0(s4)
1c005d1a:	012a2223          	sw	s2,4(s4)
1c005d1e:	46d1                	li	a3,20
1c005d20:	00da2423          	sw	a3,8(s4)
1c005d24:	4814                	lw	a3,16(s0)
1c005d26:	00d4a023          	sw	a3,0(s1)
1c005d2a:	070a                	slli	a4,a4,0x2
1c005d2c:	00e4a223          	sw	a4,4(s1)
1c005d30:	4741                	li	a4,16
1c005d32:	00e4a423          	sw	a4,8(s1)
1c005d36:	bde9                	j	1c005c10 <__rt_spi_handle_repeat+0x11a>
1c005d38:	04c6c503          	lbu	a0,76(a3)
1c005d3c:	ba9ff0ef          	jal	ra,1c0058e4 <soc_eu_fcEventMask_setEvent>
1c005d40:	4705                	li	a4,1
1c005d42:	bfc1                	j	1c005d12 <__rt_spi_handle_repeat+0x21c>

1c005d44 <pi_spi_send_async>:
1c005d44:	1101                	addi	sp,sp,-32
1c005d46:	ce06                	sw	ra,28(sp)
1c005d48:	cc22                	sw	s0,24(sp)
1c005d4a:	ca26                	sw	s1,20(sp)
1c005d4c:	c84a                	sw	s2,16(sp)
1c005d4e:	300474f3          	csrrci	s1,mstatus,8
1c005d52:	00070a23          	sb	zero,20(a4) # 70000014 <__l2_end+0x53ff5d8c>
1c005d56:	00852883          	lw	a7,8(a0)
1c005d5a:	0008a803          	lw	a6,0(a7) # 10000 <__L1Cl>
1c005d5e:	00082783          	lw	a5,0(a6) # 1a102000 <__l1_end+0xa101fe0>
1c005d62:	cf85                	beqz	a5,1c005d9a <pi_spi_send_async+0x56>
1c005d64:	02072c23          	sw	zero,56(a4)
1c005d68:	df48                	sw	a0,60(a4)
1c005d6a:	c32c                	sw	a1,64(a4)
1c005d6c:	c370                	sw	a2,68(a4)
1c005d6e:	c734                	sw	a3,72(a4)
1c005d70:	00482783          	lw	a5,4(a6)
1c005d74:	c385                	beqz	a5,1c005d94 <pi_spi_send_async+0x50>
1c005d76:	00882783          	lw	a5,8(a6)
1c005d7a:	cfd8                	sw	a4,28(a5)
1c005d7c:	00e82423          	sw	a4,8(a6)
1c005d80:	00072e23          	sw	zero,28(a4)
1c005d84:	30049073          	csrw	mstatus,s1
1c005d88:	40f2                	lw	ra,28(sp)
1c005d8a:	4462                	lw	s0,24(sp)
1c005d8c:	44d2                	lw	s1,20(sp)
1c005d8e:	4942                	lw	s2,16(sp)
1c005d90:	6105                	addi	sp,sp,32
1c005d92:	8082                	ret
1c005d94:	00e82223          	sw	a4,4(a6)
1c005d98:	b7d5                	j	1c005d7c <pi_spi_send_async+0x38>
1c005d9a:	04c8c783          	lbu	a5,76(a7)
1c005d9e:	1a102337          	lui	t1,0x1a102
1c005da2:	0785                	addi	a5,a5,1
1c005da4:	4017d413          	srai	s0,a5,0x1
1c005da8:	041e                	slli	s0,s0,0x7
1c005daa:	0792                	slli	a5,a5,0x4
1c005dac:	8bc1                	andi	a5,a5,16
1c005dae:	941a                	add	s0,s0,t1
1c005db0:	943e                	add	s0,s0,a5
1c005db2:	67c1                	lui	a5,0x10
1c005db4:	02c7f363          	bleu	a2,a5,1c005dda <pi_spi_send_async+0x96>
1c005db8:	8e1d                	sub	a2,a2,a5
1c005dba:	6789                	lui	a5,0x2
1c005dbc:	97ae                	add	a5,a5,a1
1c005dbe:	08f82e23          	sw	a5,156(a6)
1c005dc2:	4785                	li	a5,1
1c005dc4:	00c82623          	sw	a2,12(a6)
1c005dc8:	0a882223          	sw	s0,164(a6)
1c005dcc:	10a82423          	sw	a0,264(a6)
1c005dd0:	0af82423          	sw	a5,168(a6)
1c005dd4:	0ad82623          	sw	a3,172(a6)
1c005dd8:	6641                	lui	a2,0x10
1c005dda:	00e82023          	sw	a4,0(a6)
1c005dde:	03c8a783          	lw	a5,60(a7)
1c005de2:	01082703          	lw	a4,16(a6)
1c005de6:	00760913          	addi	s2,a2,7 # 10007 <__L1Cl+0x7>
1c005dea:	167d                	addi	a2,a2,-1
1c005dec:	c31c                	sw	a5,0(a4)
1c005dee:	0488c783          	lbu	a5,72(a7)
1c005df2:	00395913          	srli	s2,s2,0x3
1c005df6:	c1c7c7b3          	p.bset	a5,a5,0,28
1c005dfa:	c35c                	sw	a5,4(a4)
1c005dfc:	0026d793          	srli	a5,a3,0x2
1c005e00:	04d8c503          	lbu	a0,77(a7)
1c005e04:	fa27b7b3          	p.bclr	a5,a5,29,2
1c005e08:	17fd                	addi	a5,a5,-1
1c005e0a:	0017b793          	seqz	a5,a5
1c005e0e:	056a                	slli	a0,a0,0x1a
1c005e10:	07ee                	slli	a5,a5,0x1b
1c005e12:	8fc9                	or	a5,a5,a0
1c005e14:	c3d7c7b3          	p.bset	a5,a5,1,29
1c005e18:	8e5d                	or	a2,a2,a5
1c005e1a:	c710                	sw	a2,8(a4)
1c005e1c:	fa26b6b3          	p.bclr	a3,a3,29,2
1c005e20:	01082503          	lw	a0,16(a6)
1c005e24:	00840613          	addi	a2,s0,8
1c005e28:	e2b9                	bnez	a3,1c005e6e <pi_spi_send_async+0x12a>
1c005e2a:	00c82783          	lw	a5,12(a6)
1c005e2e:	e3a1                	bnez	a5,1c005e6e <pi_spi_send_async+0x12a>
1c005e30:	00e42023          	sw	a4,0(s0)
1c005e34:	47b1                	li	a5,12
1c005e36:	00f42223          	sw	a5,4(s0)
1c005e3a:	47c1                	li	a5,16
1c005e3c:	00f42423          	sw	a5,8(s0)
1c005e40:	00b42023          	sw	a1,0(s0)
1c005e44:	01242223          	sw	s2,4(s0)
1c005e48:	00f42423          	sw	a5,8(s0)
1c005e4c:	421c                	lw	a5,0(a2)
1c005e4e:	0207f793          	andi	a5,a5,32
1c005e52:	ffed                	bnez	a5,1c005e4c <pi_spi_send_async+0x108>
1c005e54:	900007b7          	lui	a5,0x90000
1c005e58:	0785                	addi	a5,a5,1
1c005e5a:	c11c                	sw	a5,0(a0)
1c005e5c:	00a42023          	sw	a0,0(s0)
1c005e60:	4791                	li	a5,4
1c005e62:	00f42223          	sw	a5,4(s0)
1c005e66:	47c1                	li	a5,16
1c005e68:	00f42423          	sw	a5,8(s0)
1c005e6c:	bf21                	j	1c005d84 <pi_spi_send_async+0x40>
1c005e6e:	00e42023          	sw	a4,0(s0)
1c005e72:	47b1                	li	a5,12
1c005e74:	00f42223          	sw	a5,4(s0)
1c005e78:	47c1                	li	a5,16
1c005e7a:	00f42423          	sw	a5,8(s0)
1c005e7e:	421c                	lw	a5,0(a2)
1c005e80:	8bc1                	andi	a5,a5,16
1c005e82:	fff5                	bnez	a5,1c005e7e <pi_spi_send_async+0x13a>
1c005e84:	04c8c503          	lbu	a0,76(a7)
1c005e88:	c62e                	sw	a1,12(sp)
1c005e8a:	0505                	addi	a0,a0,1
1c005e8c:	a59ff0ef          	jal	ra,1c0058e4 <soc_eu_fcEventMask_setEvent>
1c005e90:	45b2                	lw	a1,12(sp)
1c005e92:	00b42023          	sw	a1,0(s0)
1c005e96:	01242223          	sw	s2,4(s0)
1c005e9a:	b7f1                	j	1c005e66 <pi_spi_send_async+0x122>

1c005e9c <pi_spi_receive_async>:
1c005e9c:	7179                	addi	sp,sp,-48
1c005e9e:	d606                	sw	ra,44(sp)
1c005ea0:	d422                	sw	s0,40(sp)
1c005ea2:	d226                	sw	s1,36(sp)
1c005ea4:	d04a                	sw	s2,32(sp)
1c005ea6:	ce4e                	sw	s3,28(sp)
1c005ea8:	cc52                	sw	s4,24(sp)
1c005eaa:	30047973          	csrrci	s2,mstatus,8
1c005eae:	00070a23          	sb	zero,20(a4)
1c005eb2:	00852a03          	lw	s4,8(a0)
1c005eb6:	000a2403          	lw	s0,0(s4)
1c005eba:	401c                	lw	a5,0(s0)
1c005ebc:	cb95                	beqz	a5,1c005ef0 <pi_spi_receive_async+0x54>
1c005ebe:	4785                	li	a5,1
1c005ec0:	df1c                	sw	a5,56(a4)
1c005ec2:	df48                	sw	a0,60(a4)
1c005ec4:	c32c                	sw	a1,64(a4)
1c005ec6:	c370                	sw	a2,68(a4)
1c005ec8:	c734                	sw	a3,72(a4)
1c005eca:	405c                	lw	a5,4(s0)
1c005ecc:	c385                	beqz	a5,1c005eec <pi_spi_receive_async+0x50>
1c005ece:	441c                	lw	a5,8(s0)
1c005ed0:	cfd8                	sw	a4,28(a5)
1c005ed2:	c418                	sw	a4,8(s0)
1c005ed4:	00072e23          	sw	zero,28(a4)
1c005ed8:	30091073          	csrw	mstatus,s2
1c005edc:	50b2                	lw	ra,44(sp)
1c005ede:	5422                	lw	s0,40(sp)
1c005ee0:	5492                	lw	s1,36(sp)
1c005ee2:	5902                	lw	s2,32(sp)
1c005ee4:	49f2                	lw	s3,28(sp)
1c005ee6:	4a62                	lw	s4,24(sp)
1c005ee8:	6145                	addi	sp,sp,48
1c005eea:	8082                	ret
1c005eec:	c058                	sw	a4,4(s0)
1c005eee:	b7d5                	j	1c005ed2 <pi_spi_receive_async+0x36>
1c005ef0:	c018                	sw	a4,0(s0)
1c005ef2:	04ca4703          	lbu	a4,76(s4)
1c005ef6:	00760993          	addi	s3,a2,7
1c005efa:	0039d993          	srli	s3,s3,0x3
1c005efe:	40175493          	srai	s1,a4,0x1
1c005f02:	6789                	lui	a5,0x2
1c005f04:	0137b7b3          	sltu	a5,a5,s3
1c005f08:	049e                	slli	s1,s1,0x7
1c005f0a:	1a102837          	lui	a6,0x1a102
1c005f0e:	0712                	slli	a4,a4,0x4
1c005f10:	94c2                	add	s1,s1,a6
1c005f12:	8b41                	andi	a4,a4,16
1c005f14:	07b6                	slli	a5,a5,0xd
1c005f16:	94ba                	add	s1,s1,a4
1c005f18:	c78d                	beqz	a5,1c005f42 <pi_spi_receive_async+0xa6>
1c005f1a:	00379713          	slli	a4,a5,0x3
1c005f1e:	8e19                	sub	a2,a2,a4
1c005f20:	c450                	sw	a2,12(s0)
1c005f22:	00f58633          	add	a2,a1,a5
1c005f26:	08c42e23          	sw	a2,156(s0)
1c005f2a:	0a042823          	sw	zero,176(s0)
1c005f2e:	0a942223          	sw	s1,164(s0)
1c005f32:	10a42423          	sw	a0,264(s0)
1c005f36:	0a042423          	sw	zero,168(s0)
1c005f3a:	0ad42623          	sw	a3,172(s0)
1c005f3e:	89be                	mv	s3,a5
1c005f40:	863a                	mv	a2,a4
1c005f42:	4818                	lw	a4,16(s0)
1c005f44:	03ca2783          	lw	a5,60(s4)
1c005f48:	167d                	addi	a2,a2,-1
1c005f4a:	c31c                	sw	a5,0(a4)
1c005f4c:	048a4783          	lbu	a5,72(s4)
1c005f50:	c1c7c7b3          	p.bset	a5,a5,0,28
1c005f54:	c35c                	sw	a5,4(a4)
1c005f56:	0026d713          	srli	a4,a3,0x2
1c005f5a:	fa273733          	p.bclr	a4,a4,29,2
1c005f5e:	177d                	addi	a4,a4,-1
1c005f60:	00173713          	seqz	a4,a4
1c005f64:	700007b7          	lui	a5,0x70000
1c005f68:	c1b727b3          	p.insert	a5,a4,0,27
1c005f6c:	04da4703          	lbu	a4,77(s4)
1c005f70:	de0627b3          	p.insert	a5,a2,15,0
1c005f74:	fa26b6b3          	p.bclr	a3,a3,29,2
1c005f78:	c1a727b3          	p.insert	a5,a4,0,26
1c005f7c:	4818                	lw	a4,16(s0)
1c005f7e:	c71c                	sw	a5,8(a4)
1c005f80:	e6a9                	bnez	a3,1c005fca <pi_spi_receive_async+0x12e>
1c005f82:	445c                	lw	a5,12(s0)
1c005f84:	e3b9                	bnez	a5,1c005fca <pi_spi_receive_async+0x12e>
1c005f86:	900007b7          	lui	a5,0x90000
1c005f8a:	0785                	addi	a5,a5,1
1c005f8c:	c75c                	sw	a5,12(a4)
1c005f8e:	4691                	li	a3,4
1c005f90:	04ca4703          	lbu	a4,76(s4)
1c005f94:	0705                	addi	a4,a4,1
1c005f96:	00b4a023          	sw	a1,0(s1)
1c005f9a:	0134a223          	sw	s3,4(s1)
1c005f9e:	47d1                	li	a5,20
1c005fa0:	00f4a423          	sw	a5,8(s1)
1c005fa4:	40175793          	srai	a5,a4,0x1
1c005fa8:	1a102637          	lui	a2,0x1a102
1c005fac:	079e                	slli	a5,a5,0x7
1c005fae:	0712                	slli	a4,a4,0x4
1c005fb0:	97b2                	add	a5,a5,a2
1c005fb2:	8b41                	andi	a4,a4,16
1c005fb4:	97ba                	add	a5,a5,a4
1c005fb6:	4818                	lw	a4,16(s0)
1c005fb8:	00e7a023          	sw	a4,0(a5) # 90000000 <pulp__FC+0x90000001>
1c005fbc:	068a                	slli	a3,a3,0x2
1c005fbe:	00d7a223          	sw	a3,4(a5)
1c005fc2:	4741                	li	a4,16
1c005fc4:	00e7a423          	sw	a4,8(a5)
1c005fc8:	bf01                	j	1c005ed8 <pi_spi_receive_async+0x3c>
1c005fca:	04ca4503          	lbu	a0,76(s4)
1c005fce:	c62e                	sw	a1,12(sp)
1c005fd0:	915ff0ef          	jal	ra,1c0058e4 <soc_eu_fcEventMask_setEvent>
1c005fd4:	468d                	li	a3,3
1c005fd6:	45b2                	lw	a1,12(sp)
1c005fd8:	bf65                	j	1c005f90 <pi_spi_receive_async+0xf4>

1c005fda <pi_spi_transfer_async>:
1c005fda:	7179                	addi	sp,sp,-48
1c005fdc:	8eaa                	mv	t4,a0
1c005fde:	d606                	sw	ra,44(sp)
1c005fe0:	d422                	sw	s0,40(sp)
1c005fe2:	d226                	sw	s1,36(sp)
1c005fe4:	d04a                	sw	s2,32(sp)
1c005fe6:	ce4e                	sw	s3,28(sp)
1c005fe8:	300479f3          	csrrci	s3,mstatus,8
1c005fec:	00078a23          	sb	zero,20(a5)
1c005ff0:	00852883          	lw	a7,8(a0)
1c005ff4:	fa273e33          	p.bclr	t3,a4,29,2
1c005ff8:	0008a303          	lw	t1,0(a7)
1c005ffc:	00032503          	lw	a0,0(t1) # 1a102000 <__l1_end+0xa101fe0>
1c006000:	c121                	beqz	a0,1c006040 <pi_spi_transfer_async+0x66>
1c006002:	4709                	li	a4,2
1c006004:	df98                	sw	a4,56(a5)
1c006006:	03d7ae23          	sw	t4,60(a5)
1c00600a:	c3ac                	sw	a1,64(a5)
1c00600c:	c3f0                	sw	a2,68(a5)
1c00600e:	c7b4                	sw	a3,72(a5)
1c006010:	05c7a623          	sw	t3,76(a5)
1c006014:	00432703          	lw	a4,4(t1)
1c006018:	c30d                	beqz	a4,1c00603a <pi_spi_transfer_async+0x60>
1c00601a:	00832703          	lw	a4,8(t1)
1c00601e:	cf5c                	sw	a5,28(a4)
1c006020:	00f32423          	sw	a5,8(t1)
1c006024:	0007ae23          	sw	zero,28(a5)
1c006028:	30099073          	csrw	mstatus,s3
1c00602c:	50b2                	lw	ra,44(sp)
1c00602e:	5422                	lw	s0,40(sp)
1c006030:	5492                	lw	s1,36(sp)
1c006032:	5902                	lw	s2,32(sp)
1c006034:	49f2                	lw	s3,28(sp)
1c006036:	6145                	addi	sp,sp,48
1c006038:	8082                	ret
1c00603a:	00f32223          	sw	a5,4(t1)
1c00603e:	b7cd                	j	1c006020 <pi_spi_transfer_async+0x46>
1c006040:	04c8c503          	lbu	a0,76(a7)
1c006044:	1a102f37          	lui	t5,0x1a102
1c006048:	64c1                	lui	s1,0x10
1c00604a:	40155913          	srai	s2,a0,0x1
1c00604e:	091e                	slli	s2,s2,0x7
1c006050:	00451813          	slli	a6,a0,0x4
1c006054:	01087813          	andi	a6,a6,16
1c006058:	997a                	add	s2,s2,t5
1c00605a:	9942                	add	s2,s2,a6
1c00605c:	00150813          	addi	a6,a0,1
1c006060:	40185413          	srai	s0,a6,0x1
1c006064:	041e                	slli	s0,s0,0x7
1c006066:	0812                	slli	a6,a6,0x4
1c006068:	947a                	add	s0,s0,t5
1c00606a:	01087813          	andi	a6,a6,16
1c00606e:	9442                	add	s0,s0,a6
1c006070:	02d4f863          	bleu	a3,s1,1c0060a0 <pi_spi_transfer_async+0xc6>
1c006074:	409684b3          	sub	s1,a3,s1
1c006078:	6689                	lui	a3,0x2
1c00607a:	00d60833          	add	a6,a2,a3
1c00607e:	96ae                	add	a3,a3,a1
1c006080:	0ad32023          	sw	a3,160(t1)
1c006084:	4689                	li	a3,2
1c006086:	0ad32423          	sw	a3,168(t1)
1c00608a:	00932623          	sw	s1,12(t1)
1c00608e:	0a832223          	sw	s0,164(t1)
1c006092:	09032e23          	sw	a6,156(t1)
1c006096:	11d32423          	sw	t4,264(t1)
1c00609a:	0ae32623          	sw	a4,172(t1)
1c00609e:	66c1                	lui	a3,0x10
1c0060a0:	00f32023          	sw	a5,0(t1)
1c0060a4:	01032703          	lw	a4,16(t1)
1c0060a8:	03c8a783          	lw	a5,60(a7)
1c0060ac:	fff68813          	addi	a6,a3,-1 # ffff <__l1_heap_size+0x1f>
1c0060b0:	00768493          	addi	s1,a3,7
1c0060b4:	c31c                	sw	a5,0(a4)
1c0060b6:	0488c783          	lbu	a5,72(a7)
1c0060ba:	808d                	srli	s1,s1,0x3
1c0060bc:	00840693          	addi	a3,s0,8
1c0060c0:	c1c7c7b3          	p.bset	a5,a5,0,28
1c0060c4:	c35c                	sw	a5,4(a4)
1c0060c6:	04d8c783          	lbu	a5,77(a7)
1c0060ca:	07ea                	slli	a5,a5,0x1a
1c0060cc:	c3e7c7b3          	p.bset	a5,a5,1,30
1c0060d0:	0107e7b3          	or	a5,a5,a6
1c0060d4:	c71c                	sw	a5,8(a4)
1c0060d6:	01032803          	lw	a6,16(t1)
1c0060da:	040e1c63          	bnez	t3,1c006132 <pi_spi_transfer_async+0x158>
1c0060de:	00c32783          	lw	a5,12(t1)
1c0060e2:	eba1                	bnez	a5,1c006132 <pi_spi_transfer_async+0x158>
1c0060e4:	00e42023          	sw	a4,0(s0)
1c0060e8:	47b1                	li	a5,12
1c0060ea:	00f42223          	sw	a5,4(s0)
1c0060ee:	47c1                	li	a5,16
1c0060f0:	00f42423          	sw	a5,8(s0)
1c0060f4:	00c92023          	sw	a2,0(s2) # 2000 <__rt_stack_size+0x1800>
1c0060f8:	00992223          	sw	s1,4(s2)
1c0060fc:	4751                	li	a4,20
1c0060fe:	00e92423          	sw	a4,8(s2)
1c006102:	00b42023          	sw	a1,0(s0)
1c006106:	00942223          	sw	s1,4(s0)
1c00610a:	00f42423          	sw	a5,8(s0)
1c00610e:	429c                	lw	a5,0(a3)
1c006110:	0207f793          	andi	a5,a5,32
1c006114:	ffed                	bnez	a5,1c00610e <pi_spi_transfer_async+0x134>
1c006116:	900007b7          	lui	a5,0x90000
1c00611a:	0785                	addi	a5,a5,1
1c00611c:	00f82023          	sw	a5,0(a6) # 1a102000 <__l1_end+0xa101fe0>
1c006120:	01042023          	sw	a6,0(s0)
1c006124:	4791                	li	a5,4
1c006126:	00f42223          	sw	a5,4(s0)
1c00612a:	47c1                	li	a5,16
1c00612c:	00f42423          	sw	a5,8(s0)
1c006130:	bde5                	j	1c006028 <pi_spi_transfer_async+0x4e>
1c006132:	00e42023          	sw	a4,0(s0)
1c006136:	47b1                	li	a5,12
1c006138:	00f42223          	sw	a5,4(s0)
1c00613c:	47c1                	li	a5,16
1c00613e:	00f42423          	sw	a5,8(s0)
1c006142:	429c                	lw	a5,0(a3)
1c006144:	8bc1                	andi	a5,a5,16
1c006146:	fff5                	bnez	a5,1c006142 <pi_spi_transfer_async+0x168>
1c006148:	c432                	sw	a2,8(sp)
1c00614a:	c62e                	sw	a1,12(sp)
1c00614c:	f98ff0ef          	jal	ra,1c0058e4 <soc_eu_fcEventMask_setEvent>
1c006150:	4622                	lw	a2,8(sp)
1c006152:	00c92023          	sw	a2,0(s2)
1c006156:	00992223          	sw	s1,4(s2)
1c00615a:	47d1                	li	a5,20
1c00615c:	00f92423          	sw	a5,8(s2)
1c006160:	45b2                	lw	a1,12(sp)
1c006162:	00b42023          	sw	a1,0(s0)
1c006166:	00942223          	sw	s1,4(s0)
1c00616a:	b7c1                	j	1c00612a <pi_spi_transfer_async+0x150>

1c00616c <pos_spim_send_enqueue_transfer>:
1c00616c:	1101                	addi	sp,sp,-32
1c00616e:	cc22                	sw	s0,24(sp)
1c006170:	ca26                	sw	s1,20(sp)
1c006172:	4180                	lw	s0,0(a1)
1c006174:	84ae                	mv	s1,a1
1c006176:	4d90                	lw	a2,24(a1)
1c006178:	48c8                	lw	a0,20(s1)
1c00617a:	c452                	sw	s4,8(sp)
1c00617c:	0445aa03          	lw	s4,68(a1)
1c006180:	0b840593          	addi	a1,s0,184
1c006184:	c84a                	sw	s2,16(sp)
1c006186:	c64e                	sw	s3,12(sp)
1c006188:	0b442903          	lw	s2,180(s0)
1c00618c:	ce06                	sw	ra,28(sp)
1c00618e:	0b042983          	lw	s3,176(s0)
1c006192:	506010ef          	jal	ra,1c007698 <memcpy>
1c006196:	549c                	lw	a5,40(s1)
1c006198:	0204a883          	lw	a7,32(s1) # 10020 <__L1Cl+0x20>
1c00619c:	fa2935b3          	p.bclr	a1,s2,29,2
1c0061a0:	0785                	addi	a5,a5,1
1c0061a2:	078a                	slli	a5,a5,0x2
1c0061a4:	0b442603          	lw	a2,180(s0)
1c0061a8:	0b042503          	lw	a0,176(s0)
1c0061ac:	10042803          	lw	a6,256(s0)
1c0061b0:	00f88e33          	add	t3,a7,a5
1c0061b4:	0b842303          	lw	t1,184(s0)
1c0061b8:	4c18                	lw	a4,24(s0)
1c0061ba:	c1c5                	beqz	a1,1c00625a <pos_spim_send_enqueue_transfer+0xee>
1c0061bc:	4691                	li	a3,4
1c0061be:	8e8d                	sub	a3,a3,a1
1c0061c0:	0536d6b3          	p.minu	a3,a3,s3
1c0061c4:	00369593          	slli	a1,a3,0x3
1c0061c8:	15fd                	addi	a1,a1,-1
1c0061ca:	de05a833          	p.insert	a6,a1,15,0
1c0061ce:	ff0e2e23          	sw	a6,-4(t3)
1c0061d2:	20d6758b          	p.lw	a1,a3(a2!)
1c0061d6:	8d15                	sub	a0,a0,a3
1c0061d8:	969a                	add	a3,a3,t1
1c0061da:	00b8e7a3          	p.sw	a1,a5(a7)
1c0061de:	900005b7          	lui	a1,0x90000
1c0061e2:	0585                	addi	a1,a1,1
1c0061e4:	00be2223          	sw	a1,4(t3)
1c0061e8:	0ac42a23          	sw	a2,180(s0)
1c0061ec:	0aa42823          	sw	a0,176(s0)
1c0061f0:	0ad42c23          	sw	a3,184(s0)
1c0061f4:	e11d                	bnez	a0,1c00621a <pos_spim_send_enqueue_transfer+0xae>
1c0061f6:	0c842583          	lw	a1,200(s0)
1c0061fa:	c9b9                	beqz	a1,1c006250 <pos_spim_send_enqueue_transfer+0xe4>
1c0061fc:	0c042503          	lw	a0,192(s0)
1c006200:	04a5d633          	p.minu	a2,a1,a0
1c006204:	8d91                	sub	a1,a1,a2
1c006206:	0ac42823          	sw	a2,176(s0)
1c00620a:	0c442603          	lw	a2,196(s0)
1c00620e:	0cb42423          	sw	a1,200(s0)
1c006212:	8e09                	sub	a2,a2,a0
1c006214:	96b2                	add	a3,a3,a2
1c006216:	0ad42c23          	sw	a3,184(s0)
1c00621a:	1c0026b7          	lui	a3,0x1c002
1c00621e:	34268693          	addi	a3,a3,834 # 1c002342 <__pos_spim_send_enqueue_transfer>
1c006222:	0709                	addi	a4,a4,2
1c006224:	070a                	slli	a4,a4,0x2
1c006226:	2ad72c23          	sw	a3,696(a4)
1c00622a:	0f842703          	lw	a4,248(s0)
1c00622e:	0741                	addi	a4,a4,16
1c006230:	01172023          	sw	a7,0(a4)
1c006234:	07a1                	addi	a5,a5,8
1c006236:	00f72223          	sw	a5,4(a4)
1c00623a:	47c1                	li	a5,16
1c00623c:	00f72423          	sw	a5,8(a4)
1c006240:	40f2                	lw	ra,28(sp)
1c006242:	4462                	lw	s0,24(sp)
1c006244:	44d2                	lw	s1,20(sp)
1c006246:	4942                	lw	s2,16(sp)
1c006248:	49b2                	lw	s3,12(sp)
1c00624a:	4a22                	lw	s4,8(sp)
1c00624c:	6105                	addi	sp,sp,32
1c00624e:	8082                	ret
1c006250:	1c0026b7          	lui	a3,0x1c002
1c006254:	35668693          	addi	a3,a3,854 # 1c002356 <__pos_spim_handle_copy_eot>
1c006258:	b7e9                	j	1c006222 <pos_spim_send_enqueue_transfer+0xb6>
1c00625a:	0549d5b3          	p.minu	a1,s3,s4
1c00625e:	00b306b3          	add	a3,t1,a1
1c006262:	0ad42c23          	sw	a3,184(s0)
1c006266:	8d0d                	sub	a0,a0,a1
1c006268:	00359693          	slli	a3,a1,0x3
1c00626c:	0aa42823          	sw	a0,176(s0)
1c006270:	16fd                	addi	a3,a3,-1
1c006272:	de06a833          	p.insert	a6,a3,15,0
1c006276:	962e                	add	a2,a2,a1
1c006278:	0b042683          	lw	a3,176(s0)
1c00627c:	0ac42a23          	sw	a2,180(s0)
1c006280:	ff0e2e23          	sw	a6,-4(t3)
1c006284:	e68d                	bnez	a3,1c0062ae <pos_spim_send_enqueue_transfer+0x142>
1c006286:	0c842603          	lw	a2,200(s0)
1c00628a:	ca35                	beqz	a2,1c0062fe <pos_spim_send_enqueue_transfer+0x192>
1c00628c:	0c042503          	lw	a0,192(s0)
1c006290:	04a656b3          	p.minu	a3,a2,a0
1c006294:	8e15                	sub	a2,a2,a3
1c006296:	0cc42423          	sw	a2,200(s0)
1c00629a:	0ad42823          	sw	a3,176(s0)
1c00629e:	0c442603          	lw	a2,196(s0)
1c0062a2:	0b842683          	lw	a3,184(s0)
1c0062a6:	96b2                	add	a3,a3,a2
1c0062a8:	8e89                	sub	a3,a3,a0
1c0062aa:	0ad42c23          	sw	a3,184(s0)
1c0062ae:	1c002637          	lui	a2,0x1c002
1c0062b2:	34260613          	addi	a2,a2,834 # 1c002342 <__pos_spim_send_enqueue_transfer>
1c0062b6:	0f842683          	lw	a3,248(s0)
1c0062ba:	0709                	addi	a4,a4,2
1c0062bc:	070a                	slli	a4,a4,0x2
1c0062be:	2ac72c23          	sw	a2,696(a4)
1c0062c2:	01068713          	addi	a4,a3,16
1c0062c6:	01172023          	sw	a7,0(a4)
1c0062ca:	00f72223          	sw	a5,4(a4)
1c0062ce:	47c1                	li	a5,16
1c0062d0:	00f72423          	sw	a5,8(a4)
1c0062d4:	01272023          	sw	s2,0(a4)
1c0062d8:	00b72223          	sw	a1,4(a4)
1c0062dc:	47d1                	li	a5,20
1c0062de:	00f72423          	sw	a5,8(a4)
1c0062e2:	06e1                	addi	a3,a3,24
1c0062e4:	429c                	lw	a5,0(a3)
1c0062e6:	0207f793          	andi	a5,a5,32
1c0062ea:	ffed                	bnez	a5,1c0062e4 <pos_spim_send_enqueue_transfer+0x178>
1c0062ec:	4814                	lw	a3,16(s0)
1c0062ee:	900007b7          	lui	a5,0x90000
1c0062f2:	0785                	addi	a5,a5,1
1c0062f4:	c29c                	sw	a5,0(a3)
1c0062f6:	00d72023          	sw	a3,0(a4)
1c0062fa:	4791                	li	a5,4
1c0062fc:	bf2d                	j	1c006236 <pos_spim_send_enqueue_transfer+0xca>
1c0062fe:	1c002637          	lui	a2,0x1c002
1c006302:	35660613          	addi	a2,a2,854 # 1c002356 <__pos_spim_handle_copy_eot>
1c006306:	bf45                	j	1c0062b6 <pos_spim_send_enqueue_transfer+0x14a>

1c006308 <pos_spim_send_handle_misaligned>:
1c006308:	4f1c                	lw	a5,24(a4)
1c00630a:	0ab72c23          	sw	a1,184(a4)
1c00630e:	0ac72a23          	sw	a2,180(a4)
1c006312:	0789                	addi	a5,a5,2
1c006314:	0ad72823          	sw	a3,176(a4)
1c006318:	0c072423          	sw	zero,200(a4)
1c00631c:	078a                	slli	a5,a5,0x2
1c00631e:	2ea7a023          	sw	a0,736(a5) # 900002e0 <pulp__FC+0x900002e1>
1c006322:	85aa                	mv	a1,a0
1c006324:	4501                	li	a0,0
1c006326:	e47ff06f          	j	1c00616c <pos_spim_send_enqueue_transfer>

1c00632a <pos_spim_send_handle_misaligned_2d>:
1c00632a:	04f6d8b3          	p.minu	a7,a3,a5
1c00632e:	0cf82023          	sw	a5,192(a6)
1c006332:	01882783          	lw	a5,24(a6)
1c006336:	411686b3          	sub	a3,a3,a7
1c00633a:	0ab82c23          	sw	a1,184(a6)
1c00633e:	0789                	addi	a5,a5,2
1c006340:	0ac82a23          	sw	a2,180(a6)
1c006344:	0b182823          	sw	a7,176(a6)
1c006348:	0ce82223          	sw	a4,196(a6)
1c00634c:	0cd82423          	sw	a3,200(a6)
1c006350:	078a                	slli	a5,a5,0x2
1c006352:	2ea7a023          	sw	a0,736(a5)
1c006356:	85aa                	mv	a1,a0
1c006358:	4501                	li	a0,0
1c00635a:	e13ff06f          	j	1c00616c <pos_spim_send_enqueue_transfer>

1c00635e <pos_spim_receive_enqueue_transfer>:
1c00635e:	1101                	addi	sp,sp,-32
1c006360:	cc22                	sw	s0,24(sp)
1c006362:	4180                	lw	s0,0(a1)
1c006364:	ca26                	sw	s1,20(sp)
1c006366:	ce06                	sw	ra,28(sp)
1c006368:	4c1c                	lw	a5,24(s0)
1c00636a:	0cc42703          	lw	a4,204(s0)
1c00636e:	0b042483          	lw	s1,176(s0)
1c006372:	0789                	addi	a5,a5,2
1c006374:	078a                	slli	a5,a5,0x2
1c006376:	c84a                	sw	s2,16(sp)
1c006378:	c64e                	sw	s3,12(sp)
1c00637a:	c452                	sw	s4,8(sp)
1c00637c:	2ae7ac23          	sw	a4,696(a5)
1c006380:	0e048f63          	beqz	s1,1c00647e <pos_spim_receive_enqueue_transfer+0x120>
1c006384:	892e                	mv	s2,a1
1c006386:	4990                	lw	a2,16(a1)
1c006388:	00c92503          	lw	a0,12(s2)
1c00638c:	0405a983          	lw	s3,64(a1) # 90000040 <pulp__FC+0x90000041>
1c006390:	0b840593          	addi	a1,s0,184
1c006394:	0b442a03          	lw	s4,180(s0)
1c006398:	300010ef          	jal	ra,1c007698 <memcpy>
1c00639c:	02492783          	lw	a5,36(s2)
1c0063a0:	470d                	li	a4,3
1c0063a2:	01c92583          	lw	a1,28(s2)
1c0063a6:	fa2a38b3          	p.bclr	a7,s4,29,2
1c0063aa:	0b042503          	lw	a0,176(s0)
1c0063ae:	0b442603          	lw	a2,180(s0)
1c0063b2:	0b842803          	lw	a6,184(s0)
1c0063b6:	078a                	slli	a5,a5,0x2
1c0063b8:	00977463          	bleu	s1,a4,1c0063c0 <pos_spim_receive_enqueue_transfer+0x62>
1c0063bc:	0c088d63          	beqz	a7,1c006496 <pos_spim_receive_enqueue_transfer+0x138>
1c0063c0:	0f042683          	lw	a3,240(s0)
1c0063c4:	0016c713          	xori	a4,a3,1
1c0063c8:	0ee42823          	sw	a4,240(s0)
1c0063cc:	4711                	li	a4,4
1c0063ce:	41170733          	sub	a4,a4,a7
1c0063d2:	0692                	slli	a3,a3,0x4
1c0063d4:	04975733          	p.minu	a4,a4,s1
1c0063d8:	96a2                	add	a3,a3,s0
1c0063da:	0cc6aa23          	sw	a2,212(a3)
1c0063de:	0ce6ac23          	sw	a4,216(a3)
1c0063e2:	0c06ae23          	sw	zero,220(a3)
1c0063e6:	963a                	add	a2,a2,a4
1c0063e8:	0ac42a23          	sw	a2,180(s0)
1c0063ec:	1c002637          	lui	a2,0x1c002
1c0063f0:	31a60613          	addi	a2,a2,794 # 1c00231a <__pos_spim_receive_handle_temp_buffer>
1c0063f4:	8d19                	sub	a0,a0,a4
1c0063f6:	0cc42623          	sw	a2,204(s0)
1c0063fa:	0fc42603          	lw	a2,252(s0)
1c0063fe:	0aa42823          	sw	a0,176(s0)
1c006402:	00371513          	slli	a0,a4,0x3
1c006406:	983a                	add	a6,a6,a4
1c006408:	157d                	addi	a0,a0,-1
1c00640a:	de052633          	p.insert	a2,a0,15,0
1c00640e:	0b042c23          	sw	a6,184(s0)
1c006412:	00c5e7a3          	p.sw	a2,a5(a1)
1c006416:	0b042603          	lw	a2,176(s0)
1c00641a:	ea05                	bnez	a2,1c00644a <pos_spim_receive_enqueue_transfer+0xec>
1c00641c:	0c842503          	lw	a0,200(s0)
1c006420:	c53d                	beqz	a0,1c00648e <pos_spim_receive_enqueue_transfer+0x130>
1c006422:	0c042803          	lw	a6,192(s0)
1c006426:	0c06ae23          	sw	zero,220(a3)
1c00642a:	05055633          	p.minu	a2,a0,a6
1c00642e:	8d11                	sub	a0,a0,a2
1c006430:	0ca42423          	sw	a0,200(s0)
1c006434:	0ac42823          	sw	a2,176(s0)
1c006438:	0c442503          	lw	a0,196(s0)
1c00643c:	0b842603          	lw	a2,184(s0)
1c006440:	962a                	add	a2,a2,a0
1c006442:	41060633          	sub	a2,a2,a6
1c006446:	0ac42c23          	sw	a2,184(s0)
1c00644a:	90000637          	lui	a2,0x90000
1c00644e:	00f58533          	add	a0,a1,a5
1c006452:	0605                	addi	a2,a2,1
1c006454:	c150                	sw	a2,4(a0)
1c006456:	0f842603          	lw	a2,248(s0)
1c00645a:	0d06a683          	lw	a3,208(a3)
1c00645e:	00d62023          	sw	a3,0(a2) # 90000000 <pulp__FC+0x90000001>
1c006462:	00e62223          	sw	a4,4(a2)
1c006466:	4751                	li	a4,20
1c006468:	00e62423          	sw	a4,8(a2)
1c00646c:	0641                	addi	a2,a2,16
1c00646e:	00b62023          	sw	a1,0(a2)
1c006472:	07a1                	addi	a5,a5,8
1c006474:	00f62223          	sw	a5,4(a2)
1c006478:	47c1                	li	a5,16
1c00647a:	00f62423          	sw	a5,8(a2)
1c00647e:	40f2                	lw	ra,28(sp)
1c006480:	4462                	lw	s0,24(sp)
1c006482:	44d2                	lw	s1,20(sp)
1c006484:	4942                	lw	s2,16(sp)
1c006486:	49b2                	lw	s3,12(sp)
1c006488:	4a22                	lw	s4,8(sp)
1c00648a:	6105                	addi	sp,sp,32
1c00648c:	8082                	ret
1c00648e:	4605                	li	a2,1
1c006490:	0cc6ae23          	sw	a2,220(a3)
1c006494:	bf5d                	j	1c00644a <pos_spim_receive_enqueue_transfer+0xec>
1c006496:	1c002737          	lui	a4,0x1c002
1c00649a:	32e70713          	addi	a4,a4,814 # 1c00232e <__pos_spim_receive_enqueue_transfer>
1c00649e:	0ce42623          	sw	a4,204(s0)
1c0064a2:	0099e463          	bltu	s3,s1,1c0064aa <pos_spim_receive_enqueue_transfer+0x14c>
1c0064a6:	c204b9b3          	p.bclr	s3,s1,1,0
1c0064aa:	0fc42703          	lw	a4,252(s0)
1c0064ae:	00399693          	slli	a3,s3,0x3
1c0064b2:	16fd                	addi	a3,a3,-1
1c0064b4:	984e                	add	a6,a6,s3
1c0064b6:	964e                	add	a2,a2,s3
1c0064b8:	41350533          	sub	a0,a0,s3
1c0064bc:	0aa42823          	sw	a0,176(s0)
1c0064c0:	de06a733          	p.insert	a4,a3,15,0
1c0064c4:	0b042c23          	sw	a6,184(s0)
1c0064c8:	0ac42a23          	sw	a2,180(s0)
1c0064cc:	900006b7          	lui	a3,0x90000
1c0064d0:	00e5e7a3          	p.sw	a4,a5(a1)
1c0064d4:	0685                	addi	a3,a3,1
1c0064d6:	00f58733          	add	a4,a1,a5
1c0064da:	c354                	sw	a3,4(a4)
1c0064dc:	0b042703          	lw	a4,176(s0)
1c0064e0:	e70d                	bnez	a4,1c00650a <pos_spim_receive_enqueue_transfer+0x1ac>
1c0064e2:	0c842683          	lw	a3,200(s0)
1c0064e6:	c6a9                	beqz	a3,1c006530 <pos_spim_receive_enqueue_transfer+0x1d2>
1c0064e8:	0c042603          	lw	a2,192(s0)
1c0064ec:	04c6d733          	p.minu	a4,a3,a2
1c0064f0:	8e99                	sub	a3,a3,a4
1c0064f2:	0cd42423          	sw	a3,200(s0)
1c0064f6:	0ae42823          	sw	a4,176(s0)
1c0064fa:	0c442683          	lw	a3,196(s0)
1c0064fe:	0b842703          	lw	a4,184(s0)
1c006502:	9736                	add	a4,a4,a3
1c006504:	8f11                	sub	a4,a4,a2
1c006506:	0ae42c23          	sw	a4,184(s0)
1c00650a:	0f842703          	lw	a4,248(s0)
1c00650e:	01472023          	sw	s4,0(a4)
1c006512:	01372223          	sw	s3,4(a4)
1c006516:	46d1                	li	a3,20
1c006518:	00d72423          	sw	a3,8(a4)
1c00651c:	0741                	addi	a4,a4,16
1c00651e:	00b72023          	sw	a1,0(a4)
1c006522:	07a1                	addi	a5,a5,8
1c006524:	00f72223          	sw	a5,4(a4)
1c006528:	47c1                	li	a5,16
1c00652a:	00f72423          	sw	a5,8(a4)
1c00652e:	bf81                	j	1c00647e <pos_spim_receive_enqueue_transfer+0x120>
1c006530:	1c002737          	lui	a4,0x1c002
1c006534:	35670713          	addi	a4,a4,854 # 1c002356 <__pos_spim_handle_copy_eot>
1c006538:	0ce42623          	sw	a4,204(s0)
1c00653c:	b7f9                	j	1c00650a <pos_spim_receive_enqueue_transfer+0x1ac>

1c00653e <pos_spim_receive_handle_misaligned>:
1c00653e:	4f1c                	lw	a5,24(a4)
1c006540:	1101                	addi	sp,sp,-32
1c006542:	cc22                	sw	s0,24(sp)
1c006544:	ce06                	sw	ra,28(sp)
1c006546:	0789                	addi	a5,a5,2
1c006548:	0ab72c23          	sw	a1,184(a4)
1c00654c:	0ac72a23          	sw	a2,180(a4)
1c006550:	0ad72823          	sw	a3,176(a4)
1c006554:	0c072423          	sw	zero,200(a4)
1c006558:	078a                	slli	a5,a5,0x2
1c00655a:	2ea7a023          	sw	a0,736(a5)
1c00655e:	85aa                	mv	a1,a0
1c006560:	842a                	mv	s0,a0
1c006562:	4501                	li	a0,0
1c006564:	c63a                	sw	a4,12(sp)
1c006566:	df9ff0ef          	jal	ra,1c00635e <pos_spim_receive_enqueue_transfer>
1c00656a:	4732                	lw	a4,12(sp)
1c00656c:	0b072783          	lw	a5,176(a4)
1c006570:	cb81                	beqz	a5,1c006580 <pos_spim_receive_handle_misaligned+0x42>
1c006572:	85a2                	mv	a1,s0
1c006574:	4462                	lw	s0,24(sp)
1c006576:	40f2                	lw	ra,28(sp)
1c006578:	4501                	li	a0,0
1c00657a:	6105                	addi	sp,sp,32
1c00657c:	de3ff06f          	j	1c00635e <pos_spim_receive_enqueue_transfer>
1c006580:	4f1c                	lw	a5,24(a4)
1c006582:	0cc72703          	lw	a4,204(a4)
1c006586:	40f2                	lw	ra,28(sp)
1c006588:	4462                	lw	s0,24(sp)
1c00658a:	0789                	addi	a5,a5,2
1c00658c:	078a                	slli	a5,a5,0x2
1c00658e:	2ae7ac23          	sw	a4,696(a5)
1c006592:	6105                	addi	sp,sp,32
1c006594:	8082                	ret

1c006596 <pos_spim_receive_handle_misaligned_2d>:
1c006596:	1101                	addi	sp,sp,-32
1c006598:	cc22                	sw	s0,24(sp)
1c00659a:	ce06                	sw	ra,28(sp)
1c00659c:	0cf82023          	sw	a5,192(a6)
1c0065a0:	842a                	mv	s0,a0
1c0065a2:	04f6d533          	p.minu	a0,a3,a5
1c0065a6:	01882783          	lw	a5,24(a6)
1c0065aa:	8e89                	sub	a3,a3,a0
1c0065ac:	0ab82c23          	sw	a1,184(a6)
1c0065b0:	0789                	addi	a5,a5,2
1c0065b2:	0aa82823          	sw	a0,176(a6)
1c0065b6:	0ac82a23          	sw	a2,180(a6)
1c0065ba:	0ce82223          	sw	a4,196(a6)
1c0065be:	0cd82423          	sw	a3,200(a6)
1c0065c2:	078a                	slli	a5,a5,0x2
1c0065c4:	85a2                	mv	a1,s0
1c0065c6:	4501                	li	a0,0
1c0065c8:	2e87a023          	sw	s0,736(a5)
1c0065cc:	c642                	sw	a6,12(sp)
1c0065ce:	d91ff0ef          	jal	ra,1c00635e <pos_spim_receive_enqueue_transfer>
1c0065d2:	4832                	lw	a6,12(sp)
1c0065d4:	0b082783          	lw	a5,176(a6)
1c0065d8:	cb81                	beqz	a5,1c0065e8 <pos_spim_receive_handle_misaligned_2d+0x52>
1c0065da:	85a2                	mv	a1,s0
1c0065dc:	4462                	lw	s0,24(sp)
1c0065de:	40f2                	lw	ra,28(sp)
1c0065e0:	4501                	li	a0,0
1c0065e2:	6105                	addi	sp,sp,32
1c0065e4:	d7bff06f          	j	1c00635e <pos_spim_receive_enqueue_transfer>
1c0065e8:	01882783          	lw	a5,24(a6)
1c0065ec:	0cc82703          	lw	a4,204(a6)
1c0065f0:	40f2                	lw	ra,28(sp)
1c0065f2:	4462                	lw	s0,24(sp)
1c0065f4:	0789                	addi	a5,a5,2
1c0065f6:	078a                	slli	a5,a5,0x2
1c0065f8:	2ae7ac23          	sw	a4,696(a5)
1c0065fc:	6105                	addi	sp,sp,32
1c0065fe:	8082                	ret

1c006600 <pi_spi_copy_async>:
1c006600:	8eaa                	mv	t4,a0
1c006602:	4508                	lw	a0,8(a0)
1c006604:	1101                	addi	sp,sp,-32
1c006606:	8e3e                	mv	t3,a5
1c006608:	00052303          	lw	t1,0(a0)
1c00660c:	ce06                	sw	ra,28(sp)
1c00660e:	cc22                	sw	s0,24(sp)
1c006610:	30047473          	csrrci	s0,mstatus,8
1c006614:	00032783          	lw	a5,0(t1)
1c006618:	e3b1                	bnez	a5,1c00665c <pi_spi_copy_async+0x5c>
1c00661a:	c22717b3          	p.extractu	a5,a4,1,2
1c00661e:	17fd                	addi	a5,a5,-1
1c006620:	c0471733          	p.extractu	a4,a4,0,4
1c006624:	01c32023          	sw	t3,0(t1)
1c006628:	0017b793          	seqz	a5,a5
1c00662c:	cf19                	beqz	a4,1c00664a <pi_spi_copy_async+0x4a>
1c00662e:	4158                	lw	a4,4(a0)
1c006630:	c1b7a733          	p.insert	a4,a5,0,27
1c006634:	0ee32e23          	sw	a4,252(t1)
1c006638:	871a                	mv	a4,t1
1c00663a:	f05ff0ef          	jal	ra,1c00653e <pos_spim_receive_handle_misaligned>
1c00663e:	30041073          	csrw	mstatus,s0
1c006642:	40f2                	lw	ra,28(sp)
1c006644:	4462                	lw	s0,24(sp)
1c006646:	6105                	addi	sp,sp,32
1c006648:	8082                	ret
1c00664a:	4518                	lw	a4,8(a0)
1c00664c:	c1b7a733          	p.insert	a4,a5,0,27
1c006650:	10e32023          	sw	a4,256(t1)
1c006654:	871a                	mv	a4,t1
1c006656:	cb3ff0ef          	jal	ra,1c006308 <pos_spim_send_handle_misaligned>
1c00665a:	b7d5                	j	1c00663e <pi_spi_copy_async+0x3e>
1c00665c:	8836                	mv	a6,a3
1c00665e:	88ba                	mv	a7,a4
1c006660:	87b2                	mv	a5,a2
1c006662:	872e                	mv	a4,a1
1c006664:	c202                	sw	zero,4(sp)
1c006666:	c002                	sw	zero,0(sp)
1c006668:	86f6                	mv	a3,t4
1c00666a:	460d                	li	a2,3
1c00666c:	85f2                	mv	a1,t3
1c00666e:	851a                	mv	a0,t1
1c006670:	9caff0ef          	jal	ra,1c00583a <pos_spim_enqueue_to_pending_7>
1c006674:	b7e9                	j	1c00663e <pi_spi_copy_async+0x3e>

1c006676 <pi_spi_copy_2d_async>:
1c006676:	8eaa                	mv	t4,a0
1c006678:	4508                	lw	a0,8(a0)
1c00667a:	1101                	addi	sp,sp,-32
1c00667c:	8e46                	mv	t3,a7
1c00667e:	00052303          	lw	t1,0(a0)
1c006682:	ce06                	sw	ra,28(sp)
1c006684:	cc22                	sw	s0,24(sp)
1c006686:	30047473          	csrrci	s0,mstatus,8
1c00668a:	00032883          	lw	a7,0(t1)
1c00668e:	04089663          	bnez	a7,1c0066da <pi_spi_copy_2d_async+0x64>
1c006692:	c22818b3          	p.extractu	a7,a6,1,2
1c006696:	18fd                	addi	a7,a7,-1
1c006698:	c0481833          	p.extractu	a6,a6,0,4
1c00669c:	01c32023          	sw	t3,0(t1)
1c0066a0:	0018b893          	seqz	a7,a7
1c0066a4:	02080163          	beqz	a6,1c0066c6 <pi_spi_copy_2d_async+0x50>
1c0066a8:	00452803          	lw	a6,4(a0)
1c0066ac:	c1b8a833          	p.insert	a6,a7,0,27
1c0066b0:	0f032e23          	sw	a6,252(t1)
1c0066b4:	881a                	mv	a6,t1
1c0066b6:	ee1ff0ef          	jal	ra,1c006596 <pos_spim_receive_handle_misaligned_2d>
1c0066ba:	30041073          	csrw	mstatus,s0
1c0066be:	40f2                	lw	ra,28(sp)
1c0066c0:	4462                	lw	s0,24(sp)
1c0066c2:	6105                	addi	sp,sp,32
1c0066c4:	8082                	ret
1c0066c6:	00852803          	lw	a6,8(a0)
1c0066ca:	c1b8a833          	p.insert	a6,a7,0,27
1c0066ce:	11032023          	sw	a6,256(t1)
1c0066d2:	881a                	mv	a6,t1
1c0066d4:	c57ff0ef          	jal	ra,1c00632a <pos_spim_send_handle_misaligned_2d>
1c0066d8:	b7cd                	j	1c0066ba <pi_spi_copy_2d_async+0x44>
1c0066da:	c242                	sw	a6,4(sp)
1c0066dc:	c03e                	sw	a5,0(sp)
1c0066de:	88ba                	mv	a7,a4
1c0066e0:	8836                	mv	a6,a3
1c0066e2:	87b2                	mv	a5,a2
1c0066e4:	872e                	mv	a4,a1
1c0066e6:	86f6                	mv	a3,t4
1c0066e8:	4611                	li	a2,4
1c0066ea:	85f2                	mv	a1,t3
1c0066ec:	851a                	mv	a0,t1
1c0066ee:	94cff0ef          	jal	ra,1c00583a <pos_spim_enqueue_to_pending_7>
1c0066f2:	b7e1                	j	1c0066ba <pi_spi_copy_2d_async+0x44>

1c0066f4 <__pi_handle_waiting_copy>:
1c0066f4:	5d18                	lw	a4,56(a0)
1c0066f6:	87aa                	mv	a5,a0
1c0066f8:	eb01                	bnez	a4,1c006708 <__pi_handle_waiting_copy+0x14>
1c0066fa:	872a                	mv	a4,a0
1c0066fc:	4534                	lw	a3,72(a0)
1c0066fe:	4170                	lw	a2,68(a0)
1c006700:	412c                	lw	a1,64(a0)
1c006702:	5d48                	lw	a0,60(a0)
1c006704:	e40ff06f          	j	1c005d44 <pi_spi_send_async>
1c006708:	00173963          	p.bneimm	a4,1,1c00671a <__pi_handle_waiting_copy+0x26>
1c00670c:	872a                	mv	a4,a0
1c00670e:	4534                	lw	a3,72(a0)
1c006710:	4170                	lw	a2,68(a0)
1c006712:	412c                	lw	a1,64(a0)
1c006714:	5d48                	lw	a0,60(a0)
1c006716:	f86ff06f          	j	1c005e9c <pi_spi_receive_async>
1c00671a:	00273963          	p.bneimm	a4,2,1c00672c <__pi_handle_waiting_copy+0x38>
1c00671e:	4578                	lw	a4,76(a0)
1c006720:	4534                	lw	a3,72(a0)
1c006722:	4170                	lw	a2,68(a0)
1c006724:	412c                	lw	a1,64(a0)
1c006726:	5d48                	lw	a0,60(a0)
1c006728:	8b3ff06f          	j	1c005fda <pi_spi_transfer_async>
1c00672c:	00373963          	p.bneimm	a4,3,1c00673e <__pi_handle_waiting_copy+0x4a>
1c006730:	4578                	lw	a4,76(a0)
1c006732:	4534                	lw	a3,72(a0)
1c006734:	4170                	lw	a2,68(a0)
1c006736:	412c                	lw	a1,64(a0)
1c006738:	5d48                	lw	a0,60(a0)
1c00673a:	ec7ff06f          	j	1c006600 <pi_spi_copy_async>
1c00673e:	00473d63          	p.bneimm	a4,4,1c006758 <__pi_handle_waiting_copy+0x64>
1c006742:	88aa                	mv	a7,a0
1c006744:	05452803          	lw	a6,84(a0)
1c006748:	493c                	lw	a5,80(a0)
1c00674a:	4578                	lw	a4,76(a0)
1c00674c:	4534                	lw	a3,72(a0)
1c00674e:	4170                	lw	a2,68(a0)
1c006750:	412c                	lw	a1,64(a0)
1c006752:	5d48                	lw	a0,60(a0)
1c006754:	f23ff06f          	j	1c006676 <pi_spi_copy_2d_async>
1c006758:	8082                	ret

1c00675a <pos_spim_handle_copy_eot>:
1c00675a:	419c                	lw	a5,0(a1)
1c00675c:	1c0026b7          	lui	a3,0x1c002
1c006760:	29268693          	addi	a3,a3,658 # 1c002292 <__pi_spim_handle_eot>
1c006764:	4f98                	lw	a4,24(a5)
1c006766:	0709                	addi	a4,a4,2
1c006768:	070a                	slli	a4,a4,0x2
1c00676a:	2ad72c23          	sw	a3,696(a4)
1c00676e:	2ef72023          	sw	a5,736(a4)
1c006772:	4398                	lw	a4,0(a5)
1c006774:	01c02583          	lw	a1,28(zero) # 1c <_l1_preload_size>
1c006778:	0007a023          	sw	zero,0(a5)
1c00677c:	00072023          	sw	zero,0(a4)
1c006780:	01c00613          	li	a2,28
1c006784:	c991                	beqz	a1,1c006798 <pos_spim_handle_copy_eot+0x3e>
1c006786:	4254                	lw	a3,4(a2)
1c006788:	c298                	sw	a4,0(a3)
1c00678a:	43c8                	lw	a0,4(a5)
1c00678c:	c258                	sw	a4,4(a2)
1c00678e:	c901                	beqz	a0,1c00679e <pos_spim_handle_copy_eot+0x44>
1c006790:	4d58                	lw	a4,28(a0)
1c006792:	c3d8                	sw	a4,4(a5)
1c006794:	f61ff06f          	j	1c0066f4 <__pi_handle_waiting_copy>
1c006798:	00e02e23          	sw	a4,28(zero) # 1c <_l1_preload_size>
1c00679c:	b7fd                	j	1c00678a <pos_spim_handle_copy_eot+0x30>
1c00679e:	8082                	ret

1c0067a0 <pos_spim_receive_handle_temp_buffer>:
1c0067a0:	419c                	lw	a5,0(a1)
1c0067a2:	0f47a703          	lw	a4,244(a5)
1c0067a6:	00174693          	xori	a3,a4,1
1c0067aa:	0712                	slli	a4,a4,0x4
1c0067ac:	0ed7aa23          	sw	a3,244(a5)
1c0067b0:	97ba                	add	a5,a5,a4
1c0067b2:	0d07a703          	lw	a4,208(a5)
1c0067b6:	0d47a683          	lw	a3,212(a5)
1c0067ba:	00072883          	lw	a7,0(a4)
1c0067be:	0d87a703          	lw	a4,216(a5)
1c0067c2:	c206b833          	p.bclr	a6,a3,1,0
1c0067c6:	00082603          	lw	a2,0(a6)
1c0067ca:	0722                	slli	a4,a4,0x8
1c0067cc:	fa26b6b3          	p.bclr	a3,a3,29,2
1c0067d0:	1701                	addi	a4,a4,-32
1c0067d2:	068e                	slli	a3,a3,0x3
1c0067d4:	8f55                	or	a4,a4,a3
1c0067d6:	80e8a633          	p.insertr	a2,a7,a4
1c0067da:	00c82023          	sw	a2,0(a6)
1c0067de:	0dc7a783          	lw	a5,220(a5)
1c0067e2:	c399                	beqz	a5,1c0067e8 <pos_spim_receive_handle_temp_buffer+0x48>
1c0067e4:	f77ff06f          	j	1c00675a <pos_spim_handle_copy_eot>
1c0067e8:	b77ff06f          	j	1c00635e <pos_spim_receive_enqueue_transfer>

1c0067ec <pi_spi_conf_init>:

void pi_spi_conf_init(struct pi_spi_conf *conf)
{
  conf->wordsize = PI_SPI_WORDSIZE_8;
  conf->big_endian = 0;
  conf->max_baudrate = 10000000;
1c0067ec:	009897b7          	lui	a5,0x989
1c0067f0:	68078793          	addi	a5,a5,1664 # 989680 <__L2+0x909680>
1c0067f4:	c11c                	sw	a5,0(a0)
  conf->cs = -1;
1c0067f6:	0ff00793          	li	a5,255
1c0067fa:	00f51823          	sh	a5,16(a0)
  conf->itf = 0;
  conf->polarity = 0;
  conf->phase = 0;
  conf->max_rcv_chunk_size = -1;
1c0067fe:	57fd                	li	a5,-1
  conf->max_baudrate = 10000000;
1c006800:	00051223          	sh	zero,4(a0)
  conf->polarity = 0;
1c006804:	00052423          	sw	zero,8(a0)
  conf->phase = 0;
1c006808:	00052623          	sw	zero,12(a0)
  conf->max_rcv_chunk_size = -1;
1c00680c:	c95c                	sw	a5,20(a0)
  conf->max_snd_chunk_size = -1;
1c00680e:	cd1c                	sw	a5,24(a0)
}
1c006810:	8082                	ret

1c006812 <__rt_spim_init>:

static void __attribute__((constructor)) __rt_spim_init()
{
1c006812:	1141                	addi	sp,sp,-16
1c006814:	c226                	sw	s1,4(sp)
  for (int i=0; i<ARCHI_UDMA_NB_SPIM; i++)
  {
    __rt_spim[i].open_count = 0;
1c006816:	1c00a4b7          	lui	s1,0x1c00a
{
1c00681a:	c606                	sw	ra,12(sp)
1c00681c:	c422                	sw	s0,8(sp)
    __rt_spim[i].open_count = 0;
1c00681e:	b8c48413          	addi	s0,s1,-1140 # 1c009b8c <__rt_spim>
1c006822:	00042a23          	sw	zero,20(s0)
    __rt_spim[i].pending_copy = NULL;
1c006826:	00042023          	sw	zero,0(s0)
    __rt_spim[i].waiting_first = NULL;
1c00682a:	00042223          	sw	zero,4(s0)
    __rt_spim[i].id = i;
1c00682e:	00042c23          	sw	zero,24(s0)
    __rt_udma_channel_reg_data(UDMA_EVENT_ID(ARCHI_UDMA_SPIM_ID(0) + i), &__rt_spim[i]);
1c006832:	b8c48593          	addi	a1,s1,-1140
1c006836:	4509                	li	a0,2
1c006838:	029000ef          	jal	ra,1c007060 <__rt_udma_channel_reg_data>
    __rt_udma_channel_reg_data(UDMA_EVENT_ID(ARCHI_UDMA_SPIM_ID(0) + i)+1, &__rt_spim[i]);
1c00683c:	b8c48593          	addi	a1,s1,-1140
1c006840:	450d                	li	a0,3
1c006842:	01f000ef          	jal	ra,1c007060 <__rt_udma_channel_reg_data>
    __rt_spim[i].id = i;
1c006846:	4785                	li	a5,1
    __rt_spim[i].open_count = 0;
1c006848:	12042023          	sw	zero,288(s0)
    __rt_spim[i].pending_copy = NULL;
1c00684c:	10042623          	sw	zero,268(s0)
    __rt_spim[i].waiting_first = NULL;
1c006850:	10042823          	sw	zero,272(s0)
    __rt_spim[i].id = i;
1c006854:	12f42223          	sw	a5,292(s0)
    __rt_udma_channel_reg_data(UDMA_EVENT_ID(ARCHI_UDMA_SPIM_ID(0) + i), &__rt_spim[i]);
1c006858:	10c40413          	addi	s0,s0,268
1c00685c:	85a2                	mv	a1,s0
1c00685e:	4511                	li	a0,4
1c006860:	001000ef          	jal	ra,1c007060 <__rt_udma_channel_reg_data>
    __rt_udma_channel_reg_data(UDMA_EVENT_ID(ARCHI_UDMA_SPIM_ID(0) + i)+1, &__rt_spim[i]);
1c006864:	85a2                	mv	a1,s0
  }
}
1c006866:	4422                	lw	s0,8(sp)
1c006868:	40b2                	lw	ra,12(sp)
1c00686a:	4492                	lw	s1,4(sp)
    __rt_udma_channel_reg_data(UDMA_EVENT_ID(ARCHI_UDMA_SPIM_ID(0) + i)+1, &__rt_spim[i]);
1c00686c:	4515                	li	a0,5
}
1c00686e:	0141                	addi	sp,sp,16
    __rt_udma_channel_reg_data(UDMA_EVENT_ID(ARCHI_UDMA_SPIM_ID(0) + i)+1, &__rt_spim[i]);
1c006870:	7f00006f          	j	1c007060 <__rt_udma_channel_reg_data>

1c006874 <__pi_gpio_handler>:
  pin = (pin & PI_GPIO_NUM_MASK);
  uint32_t mask = (1 << pin);

  gpio->event_task[pin] = NULL;
  return 0;
}
1c006874:	1141                	addi	sp,sp,-16
1c006876:	1a1017b7          	lui	a5,0x1a101
1c00687a:	1c00a6b7          	lui	a3,0x1c00a
1c00687e:	c422                	sw	s0,8(sp)
1c006880:	4f80                	lw	s0,24(a5)
1c006882:	04868793          	addi	a5,a3,72 # 1c00a048 <__rt_gpio>
1c006886:	c226                	sw	s1,4(sp)
1c006888:	4bc4                	lw	s1,20(a5)
1c00688a:	c606                	sw	ra,12(sp)
1c00688c:	c780                	sw	s0,8(a5)
1c00688e:	cc91                	beqz	s1,1c0068aa <__pi_gpio_handler+0x36>
1c006890:	409c                	lw	a5,0(s1)
1c006892:	8fe1                	and	a5,a5,s0
1c006894:	c781                	beqz	a5,1c00689c <__pi_gpio_handler+0x28>
1c006896:	40dc                	lw	a5,4(s1)
1c006898:	4488                	lw	a0,8(s1)
1c00689a:	9782                	jalr	a5
1c00689c:	44c4                	lw	s1,12(s1)
1c00689e:	f8ed                	bnez	s1,1c006890 <__pi_gpio_handler+0x1c>
1c0068a0:	40b2                	lw	ra,12(sp)
1c0068a2:	4422                	lw	s0,8(sp)
1c0068a4:	4492                	lw	s1,4(sp)
1c0068a6:	0141                	addi	sp,sp,16
1c0068a8:	8082                	ret
1c0068aa:	04868693          	addi	a3,a3,72
1c0068ae:	46dc                	lw	a5,12(a3)
1c0068b0:	4701                	li	a4,0
1c0068b2:	8fe1                	and	a5,a5,s0
1c0068b4:	01c00513          	li	a0,28
1c0068b8:	d7e5                	beqz	a5,1c0068a0 <__pi_gpio_handler+0x2c>
1c0068ba:	fc17b633          	p.bclr	a2,a5,30,1
1c0068be:	c615                	beqz	a2,1c0068ea <__pi_gpio_handler+0x76>
1c0068c0:	00470613          	addi	a2,a4,4
1c0068c4:	060a                	slli	a2,a2,0x2
1c0068c6:	9636                	add	a2,a2,a3
1c0068c8:	4610                	lw	a2,8(a2)
1c0068ca:	c205                	beqz	a2,1c0068ea <__pi_gpio_handler+0x76>
1c0068cc:	30047873          	csrrci	a6,mstatus,8
1c0068d0:	01c02883          	lw	a7,28(zero) # 1c <_l1_preload_size>
1c0068d4:	00062023          	sw	zero,0(a2)
1c0068d8:	00088e63          	beqz	a7,1c0068f4 <__pi_gpio_handler+0x80>
1c0068dc:	00452883          	lw	a7,4(a0)
1c0068e0:	00c8a023          	sw	a2,0(a7)
1c0068e4:	c150                	sw	a2,4(a0)
1c0068e6:	30081073          	csrw	mstatus,a6
1c0068ea:	0705                	addi	a4,a4,1
1c0068ec:	8385                	srli	a5,a5,0x1
1c0068ee:	0ff77713          	andi	a4,a4,255
1c0068f2:	b7d9                	j	1c0068b8 <__pi_gpio_handler+0x44>
1c0068f4:	00c02e23          	sw	a2,28(zero) # 1c <_l1_preload_size>
1c0068f8:	b7f5                	j	1c0068e4 <__pi_gpio_handler+0x70>

1c0068fa <pi_gpio_conf_init>:
1c0068fa:	00052223          	sw	zero,4(a0)
1c0068fe:	8082                	ret

1c006900 <pi_gpio_open>:
1c006900:	415c                	lw	a5,4(a0)
1c006902:	43cc                	lw	a1,4(a5)
1c006904:	04b04e63          	bgtz	a1,1c006960 <pi_gpio_open+0x60>
1c006908:	09800693          	li	a3,152
1c00690c:	02d586b3          	mul	a3,a1,a3
1c006910:	1c00a737          	lui	a4,0x1c00a
1c006914:	04870713          	addi	a4,a4,72 # 1c00a048 <__rt_gpio>
1c006918:	00d707b3          	add	a5,a4,a3
1c00691c:	43d0                	lw	a2,4(a5)
1c00691e:	ee15                	bnez	a2,1c00695a <pi_gpio_open+0x5a>
1c006920:	06e1                	addi	a3,a3,24
1c006922:	4605                	li	a2,1
1c006924:	9736                	add	a4,a4,a3
1c006926:	c38c                	sw	a1,0(a5)
1c006928:	c3d0                	sw	a2,4(a5)
1c00692a:	0007a423          	sw	zero,8(a5) # 1a101008 <__l1_end+0xa100fe8>
1c00692e:	0007a623          	sw	zero,12(a5)
1c006932:	0007a823          	sw	zero,16(a5)
1c006936:	0007aa23          	sw	zero,20(a5)
1c00693a:	020250fb          	lp.setupi	x1,32,1c006942 <pi_gpio_open+0x42>
1c00693e:	0007222b          	p.sw	zero,4(a4!)
1c006942:	0001                	nop
1c006944:	1a1066b7          	lui	a3,0x1a106
1c006948:	0046a703          	lw	a4,4(a3) # 1a106004 <__l1_end+0xa105fe4>
1c00694c:	c0a73733          	p.bclr	a4,a4,0,10
1c006950:	00e6a223          	sw	a4,4(a3)
1c006954:	c51c                	sw	a5,8(a0)
1c006956:	4501                	li	a0,0
1c006958:	8082                	ret
1c00695a:	0605                	addi	a2,a2,1
1c00695c:	c3d0                	sw	a2,4(a5)
1c00695e:	bfdd                	j	1c006954 <pi_gpio_open+0x54>
1c006960:	557d                	li	a0,-1
1c006962:	8082                	ret

1c006964 <pi_gpio_pin_write>:
1c006964:	4785                	li	a5,1
1c006966:	00b795b3          	sll	a1,a5,a1
1c00696a:	451c                	lw	a5,8(a0)
1c00696c:	4b9c                	lw	a5,16(a5)
1c00696e:	8fed                	and	a5,a5,a1
1c006970:	02b79163          	bne	a5,a1,1c006992 <pi_gpio_pin_write+0x2e>
1c006974:	1a1016b7          	lui	a3,0x1a101
1c006978:	06a1                	addi	a3,a3,8
1c00697a:	4298                	lw	a4,0(a3)
1c00697c:	0ff67613          	andi	a2,a2,255
1c006980:	c609                	beqz	a2,1c00698a <pi_gpio_pin_write+0x26>
1c006982:	8fd9                	or	a5,a5,a4
1c006984:	c29c                	sw	a5,0(a3)
1c006986:	4501                	li	a0,0
1c006988:	8082                	ret
1c00698a:	fff7c793          	not	a5,a5
1c00698e:	8ff9                	and	a5,a5,a4
1c006990:	bfd5                	j	1c006984 <pi_gpio_pin_write+0x20>
1c006992:	5555                	li	a0,-11
1c006994:	8082                	ret

1c006996 <pi_gpio_pin_read>:
1c006996:	4508                	lw	a0,8(a0)
1c006998:	0ff5f693          	andi	a3,a1,255
1c00699c:	4785                	li	a5,1
1c00699e:	4558                	lw	a4,12(a0)
1c0069a0:	00d797b3          	sll	a5,a5,a3
1c0069a4:	8f7d                	and	a4,a4,a5
1c0069a6:	00f70763          	beq	a4,a5,1c0069b4 <pi_gpio_pin_read+0x1e>
1c0069aa:	490c                	lw	a1,16(a0)
1c0069ac:	5555                	li	a0,-11
1c0069ae:	8dfd                	and	a1,a1,a5
1c0069b0:	00f59c63          	bne	a1,a5,1c0069c8 <pi_gpio_pin_read+0x32>
1c0069b4:	1a1017b7          	lui	a5,0x1a101
1c0069b8:	cb09                	beqz	a4,1c0069ca <pi_gpio_pin_read+0x34>
1c0069ba:	43cc                	lw	a1,4(a5)
1c0069bc:	00d5d5b3          	srl	a1,a1,a3
1c0069c0:	fc15b5b3          	p.bclr	a1,a1,30,1
1c0069c4:	c20c                	sw	a1,0(a2)
1c0069c6:	4501                	li	a0,0
1c0069c8:	8082                	ret
1c0069ca:	438c                	lw	a1,0(a5)
1c0069cc:	bfc5                	j	1c0069bc <pi_gpio_pin_read+0x26>

1c0069ce <pi_gpio_pin_notif_configure>:
1c0069ce:	451c                	lw	a5,8(a0)
1c0069d0:	0ff5f593          	andi	a1,a1,255
1c0069d4:	4705                	li	a4,1
1c0069d6:	47dc                	lw	a5,12(a5)
1c0069d8:	00b71733          	sll	a4,a4,a1
1c0069dc:	8ff9                	and	a5,a5,a4
1c0069de:	00e79c63          	bne	a5,a4,1c0069f6 <pi_gpio_pin_notif_configure+0x28>
1c0069e2:	1a101737          	lui	a4,0x1a101
1c0069e6:	0731                	addi	a4,a4,12
1c0069e8:	4314                	lw	a3,0(a4)
1c0069ea:	00363763          	p.bneimm	a2,3,1c0069f8 <pi_gpio_pin_notif_configure+0x2a>
1c0069ee:	fff7c793          	not	a5,a5
1c0069f2:	8ff5                	and	a5,a5,a3
1c0069f4:	c31c                	sw	a5,0(a4)
1c0069f6:	8082                	ret
1c0069f8:	8fd5                	or	a5,a5,a3
1c0069fa:	c31c                	sw	a5,0(a4)
1c0069fc:	4685                	li	a3,1
1c0069fe:	0045d713          	srli	a4,a1,0x4
1c006a02:	00162563          	p.beqimm	a2,1,1c006a0c <pi_gpio_pin_notif_configure+0x3e>
1c006a06:	00c036b3          	snez	a3,a2
1c006a0a:	0686                	slli	a3,a3,0x1
1c006a0c:	068407b7          	lui	a5,0x6840
1c006a10:	40478793          	addi	a5,a5,1028 # 6840404 <__L2+0x67c0404>
1c006a14:	973e                	add	a4,a4,a5
1c006a16:	070a                	slli	a4,a4,0x2
1c006a18:	0586                	slli	a1,a1,0x1
1c006a1a:	89f9                	andi	a1,a1,30
1c006a1c:	4310                	lw	a2,0(a4)
1c006a1e:	478d                	li	a5,3
1c006a20:	00b797b3          	sll	a5,a5,a1
1c006a24:	fff7c793          	not	a5,a5
1c006a28:	8ff1                	and	a5,a5,a2
1c006a2a:	00b695b3          	sll	a1,a3,a1
1c006a2e:	8fcd                	or	a5,a5,a1
1c006a30:	b7d1                	j	1c0069f4 <pi_gpio_pin_notif_configure+0x26>

1c006a32 <pi_gpio_pin_notif_clear>:
1c006a32:	300477f3          	csrrci	a5,mstatus,8
1c006a36:	4518                	lw	a4,8(a0)
1c006a38:	4785                	li	a5,1
1c006a3a:	00b795b3          	sll	a1,a5,a1
1c006a3e:	471c                	lw	a5,8(a4)
1c006a40:	fff5c593          	not	a1,a1
1c006a44:	8dfd                	and	a1,a1,a5
1c006a46:	c70c                	sw	a1,8(a4)
1c006a48:	8082                	ret

1c006a4a <pi_gpio_pin_notif_get>:
1c006a4a:	451c                	lw	a5,8(a0)
1c006a4c:	4788                	lw	a0,8(a5)
1c006a4e:	00b55533          	srl	a0,a0,a1
1c006a52:	fc153533          	p.bclr	a0,a0,30,1
1c006a56:	8082                	ret

1c006a58 <pi_gpio_mask_configure>:
  pulp_write32(ARCHI_GPIO_ADDR + ARCHI_GPIO_PADDIR, value);
}

static inline unsigned int hal_gpio_paddir_get()
{
  return pulp_read32(ARCHI_GPIO_ADDR + ARCHI_GPIO_PADDIR);
1c006a58:	1a1017b7          	lui	a5,0x1a101
1c006a5c:	439c                	lw	a5,0(a5)
1c006a5e:	fff5c713          	not	a4,a1

int pi_gpio_mask_configure(struct pi_device *device, uint32_t mask, pi_gpio_flags_e flags)
{
  pi_gpio_t *gpio = (pi_gpio_t *) device->data;
  int is_out = flags & PI_GPIO_OUTPUT;
1c006a62:	8a11                	andi	a2,a2,4
  pi_gpio_t *gpio = (pi_gpio_t *) device->data;
1c006a64:	4514                	lw	a3,8(a0)
  {
    current |= mask;
  }
  else
  {
    current &= ~mask;
1c006a66:	00f77533          	and	a0,a4,a5
  if (is_out)
1c006a6a:	c219                	beqz	a2,1c006a70 <pi_gpio_mask_configure+0x18>
    current |= mask;
1c006a6c:	00f5e533          	or	a0,a1,a5
  pulp_write32(ARCHI_GPIO_ADDR + ARCHI_GPIO_PADDIR, value);
1c006a70:	1a1017b7          	lui	a5,0x1a101
1c006a74:	c388                	sw	a0,0(a5)
1c006a76:	0106a803          	lw	a6,16(a3) # 1a101010 <__l1_end+0xa100ff0>
1c006a7a:	46c8                	lw	a0,12(a3)
  hal_gpio_set_dir(mask, is_out);

  if (is_out)
1c006a7c:	ce01                	beqz	a2,1c006a94 <pi_gpio_mask_configure+0x3c>
  {
    gpio->input_mask &= ~mask;
    gpio->output_mask |= mask;
1c006a7e:	0105e5b3          	or	a1,a1,a6
  return pulp_read32(ARCHI_GPIO_ADDR + ARCHI_GPIO_EN);
1c006a82:	07f1                	addi	a5,a5,28
1c006a84:	ca8c                	sw	a1,16(a3)
1c006a86:	438c                	lw	a1,0(a5)
    gpio->input_mask &= ~mask;
1c006a88:	8d79                	and	a0,a0,a4
1c006a8a:	c6c8                	sw	a0,12(a3)
    hal_gpio_en_set(hal_gpio_en_get() & ~mask);
1c006a8c:	8f6d                	and	a4,a4,a1
  pulp_write32(ARCHI_GPIO_ADDR + ARCHI_GPIO_EN, value);
1c006a8e:	c398                	sw	a4,0(a5)
    gpio->output_mask &= ~mask;
    hal_gpio_en_set(hal_gpio_en_get() | mask);
  }

  return 0;
}
1c006a90:	4501                	li	a0,0
1c006a92:	8082                	ret
    gpio->output_mask &= ~mask;
1c006a94:	01077733          	and	a4,a4,a6
  return pulp_read32(ARCHI_GPIO_ADDR + ARCHI_GPIO_EN);
1c006a98:	07f1                	addi	a5,a5,28
1c006a9a:	ca98                	sw	a4,16(a3)
1c006a9c:	4398                	lw	a4,0(a5)
    gpio->input_mask |= mask;
1c006a9e:	8d4d                	or	a0,a0,a1
1c006aa0:	c6c8                	sw	a0,12(a3)
    hal_gpio_en_set(hal_gpio_en_get() | mask);
1c006aa2:	8dd9                	or	a1,a1,a4
  pulp_write32(ARCHI_GPIO_ADDR + ARCHI_GPIO_EN, value);
1c006aa4:	c38c                	sw	a1,0(a5)
1c006aa6:	b7ed                	j	1c006a90 <pi_gpio_mask_configure+0x38>

1c006aa8 <pi_gpio_pin_configure>:
{
1c006aa8:	1101                	addi	sp,sp,-32
1c006aaa:	cc22                	sw	s0,24(sp)
1c006aac:	ca26                	sw	s1,20(sp)
1c006aae:	ce06                	sw	ra,28(sp)
1c006ab0:	84aa                	mv	s1,a0
1c006ab2:	842e                	mv	s0,a1
  if (pin & PI_GPIO_IS_GPIO_MASK)
1c006ab4:	0005db63          	bgez	a1,1c006aca <pi_gpio_pin_configure+0x22>
    pi_pad_e pad = ((pin & PI_GPIO_PAD_MASK) >> PI_GPIO_PAD_SHIFT);
1c006ab8:	4085d513          	srai	a0,a1,0x8
    pi_pad_set_function(pad, PI_PAD_FUNC1);
1c006abc:	0ff57513          	andi	a0,a0,255
1c006ac0:	4585                	li	a1,1
1c006ac2:	c632                	sw	a2,12(sp)
1c006ac4:	86ffe0ef          	jal	ra,1c005332 <pi_pad_set_function>
1c006ac8:	4632                	lw	a2,12(sp)
  return pi_gpio_mask_configure(device, 1<<pin, flags);
1c006aca:	4585                	li	a1,1
1c006acc:	008595b3          	sll	a1,a1,s0
}
1c006ad0:	4462                	lw	s0,24(sp)
1c006ad2:	40f2                	lw	ra,28(sp)
  return pi_gpio_mask_configure(device, 1<<pin, flags);
1c006ad4:	8526                	mv	a0,s1
}
1c006ad6:	44d2                	lw	s1,20(sp)
1c006ad8:	6105                	addi	sp,sp,32
  return pi_gpio_mask_configure(device, 1<<pin, flags);
1c006ada:	f7fff06f          	j	1c006a58 <pi_gpio_mask_configure>

1c006ade <__pi_uart_flow_control_enable>:
}

static inline void plp_uart_tx_enable(int channel)
{
  unsigned int setup = plp_uart_reg_read(channel, UART_SETUP_OFFSET);
  setup |= UART_TX_ENA;
1c006ade:	7179                	addi	sp,sp,-48
1c006ae0:	d422                	sw	s0,40(sp)
1c006ae2:	d04a                	sw	s2,32(sp)
1c006ae4:	03850413          	addi	s0,a0,56
1c006ae8:	892a                	mv	s2,a0
1c006aea:	0808                	addi	a0,sp,16
1c006aec:	d606                	sw	ra,44(sp)
1c006aee:	d226                	sw	s1,36(sp)
1c006af0:	c802                	sw	zero,16(sp)
1c006af2:	ca02                	sw	zero,20(sp)
1c006af4:	cc02                	sw	zero,24(sp)
1c006af6:	00011e23          	sh	zero,28(sp)
1c006afa:	00010f23          	sb	zero,30(sp)
1c006afe:	2b71                	jal	1c00709a <pi_pwm_conf_init>
1c006b00:	4789                	li	a5,2
1c006b02:	00f12aa3          	sw	a5,21(sp)
1c006b06:	080c                	addi	a1,sp,16
1c006b08:	40000793          	li	a5,1024
1c006b0c:	8522                	mv	a0,s0
1c006b0e:	00f12d23          	sw	a5,26(sp)
1c006b12:	00010a23          	sb	zero,20(sp)
1c006b16:	83afd0ef          	jal	ra,1c003b50 <pi_open_from_conf>
1c006b1a:	8522                	mv	a0,s0
1c006b1c:	2371                	jal	1c0070a8 <pi_pwm_open>
1c006b1e:	84aa                	mv	s1,a0
1c006b20:	c105                	beqz	a0,1c006b40 <__pi_uart_flow_control_enable+0x62>
1c006b22:	85aa                	mv	a1,a0
1c006b24:	1c009537          	lui	a0,0x1c009
1c006b28:	00050513          	mv	a0,a0
1c006b2c:	67f000ef          	jal	ra,1c0079aa <printf>
1c006b30:	54d5                	li	s1,-11
1c006b32:	50b2                	lw	ra,44(sp)
1c006b34:	5422                	lw	s0,40(sp)
1c006b36:	8526                	mv	a0,s1
1c006b38:	5902                	lw	s2,32(sp)
1c006b3a:	5492                	lw	s1,36(sp)
1c006b3c:	6145                	addi	sp,sp,48
1c006b3e:	8082                	ret
1c006b40:	4601                	li	a2,0
1c006b42:	4589                	li	a1,2
1c006b44:	8522                	mv	a0,s0
1c006b46:	2bd5                	jal	1c00713a <pi_pwm_ioctl>
1c006b48:	57fd                	li	a5,-1
1c006b4a:	00f11223          	sh	a5,4(sp)
1c006b4e:	01512783          	lw	a5,21(sp)
1c006b52:	0050                	addi	a2,sp,4
1c006b54:	458d                	li	a1,3
1c006b56:	8522                	mv	a0,s0
1c006b58:	00f12323          	sw	a5,6(sp)
1c006b5c:	00012523          	sw	zero,10(sp)
1c006b60:	2be9                	jal	1c00713a <pi_pwm_ioctl>
1c006b62:	4611                	li	a2,4
1c006b64:	4581                	li	a1,0
1c006b66:	8522                	mv	a0,s0
1c006b68:	2bc9                	jal	1c00713a <pi_pwm_ioctl>
1c006b6a:	4641                	li	a2,16
1c006b6c:	4581                	li	a1,0
1c006b6e:	8522                	mv	a0,s0
1c006b70:	23e9                	jal	1c00713a <pi_pwm_ioctl>
1c006b72:	4605                	li	a2,1
1c006b74:	4581                	li	a1,0
1c006b76:	8522                	mv	a0,s0
1c006b78:	23c9                	jal	1c00713a <pi_pwm_ioctl>
1c006b7a:	4581                	li	a1,0
1c006b7c:	4565                	li	a0,25
1c006b7e:	fb4fe0ef          	jal	ra,1c005332 <pi_pad_set_function>
1c006b82:	800005b7          	lui	a1,0x80000
1c006b86:	4601                	li	a2,0
1c006b88:	10158593          	addi	a1,a1,257 # 80000101 <pulp__FC+0x80000102>
1c006b8c:	4501                	li	a0,0
1c006b8e:	f1bff0ef          	jal	ra,1c006aa8 <pi_gpio_pin_configure>
1c006b92:	4601                	li	a2,0
1c006b94:	800005b7          	lui	a1,0x80000
1c006b98:	4501                	li	a0,0
1c006b9a:	f0fff0ef          	jal	ra,1c006aa8 <pi_gpio_pin_configure>
1c006b9e:	4785                	li	a5,1
1c006ba0:	00f90b23          	sb	a5,22(s2)
1c006ba4:	b779                	j	1c006b32 <__pi_uart_flow_control_enable+0x54>

1c006ba6 <__rt_uart_setup>:
1c006ba6:	01254783          	lbu	a5,18(a0) # 1c009012 <__himax_reg_init+0x282>
1c006baa:	01054683          	lbu	a3,16(a0)
1c006bae:	01154703          	lbu	a4,17(a0)
1c006bb2:	4550                	lw	a2,12(a0)
1c006bb4:	068e                	slli	a3,a3,0x3
1c006bb6:	0786                	slli	a5,a5,0x1
1c006bb8:	8fd5                	or	a5,a5,a3
1c006bba:	8fd9                	or	a5,a5,a4
1c006bbc:	4709                	li	a4,2
1c006bbe:	02e64733          	div	a4,a2,a4
1c006bc2:	01454683          	lbu	a3,20(a0)
1c006bc6:	06a2                	slli	a3,a3,0x8
1c006bc8:	8fd5                	or	a5,a5,a3
1c006bca:	01354683          	lbu	a3,19(a0)
1c006bce:	06a6                	slli	a3,a3,0x9
1c006bd0:	8fd5                	or	a5,a5,a3
1c006bd2:	1c00a6b7          	lui	a3,0x1c00a
1c006bd6:	2346a683          	lw	a3,564(a3) # 1c00a234 <__rt_freq_domains>
1c006bda:	9736                	add	a4,a4,a3
1c006bdc:	02c75733          	divu	a4,a4,a2
1c006be0:	177d                	addi	a4,a4,-1
1c006be2:	0742                	slli	a4,a4,0x10
1c006be4:	8fd9                	or	a5,a5,a4
1c006be6:	1a102737          	lui	a4,0x1a102
1c006bea:	22f72223          	sw	a5,548(a4) # 1a102224 <__l1_end+0xa102204>
1c006bee:	8082                	ret

1c006bf0 <__rt_uart_setfreq_after>:
1c006bf0:	1c00a537          	lui	a0,0x1c00a
1c006bf4:	dd452783          	lw	a5,-556(a0) # 1c009dd4 <__rt_uart>
1c006bf8:	cb99                	beqz	a5,1c006c0e <__rt_uart_setfreq_after+0x1e>
1c006bfa:	1141                	addi	sp,sp,-16
1c006bfc:	dd450513          	addi	a0,a0,-556
1c006c00:	c606                	sw	ra,12(sp)
1c006c02:	fa5ff0ef          	jal	ra,1c006ba6 <__rt_uart_setup>
1c006c06:	40b2                	lw	ra,12(sp)
1c006c08:	4501                	li	a0,0
1c006c0a:	0141                	addi	sp,sp,16
1c006c0c:	8082                	ret
1c006c0e:	4501                	li	a0,0
1c006c10:	8082                	ret

1c006c12 <__pi_uart_copy_enqueue_exec_flow_control>:
1c006c12:	7179                	addi	sp,sp,-48
1c006c14:	ce4e                	sw	s3,28(sp)
1c006c16:	45bc                	lw	a5,72(a1)
1c006c18:	0385a983          	lw	s3,56(a1) # 80000038 <pulp__FC+0x80000039>
1c006c1c:	d422                	sw	s0,40(sp)
1c006c1e:	d04a                	sw	s2,32(sp)
1c006c20:	cc52                	sw	s4,24(sp)
1c006c22:	d606                	sw	ra,44(sp)
1c006c24:	d226                	sw	s1,36(sp)
1c006c26:	842a                	mv	s0,a0
1c006c28:	0405a903          	lw	s2,64(a1)
1c006c2c:	99be                	add	s3,s3,a5
1c006c2e:	04c5aa03          	lw	s4,76(a1)
1c006c32:	45bc                	lw	a5,72(a1)
1c006c34:	0785                	addi	a5,a5,1
1c006c36:	c5bc                	sw	a5,72(a1)
1c006c38:	41fc                	lw	a5,68(a1)
1c006c3a:	17fd                	addi	a5,a5,-1
1c006c3c:	c1fc                	sw	a5,68(a1)
1c006c3e:	021a3163          	p.bneimm	s4,1,1c006c60 <__pi_uart_copy_enqueue_exec_flow_control+0x4e>
1c006c42:	800004b7          	lui	s1,0x80000
1c006c46:	10148593          	addi	a1,s1,257 # 80000101 <pulp__FC+0x80000102>
1c006c4a:	0070                	addi	a2,sp,12
1c006c4c:	4501                	li	a0,0
1c006c4e:	c602                	sw	zero,12(sp)
1c006c50:	d47ff0ef          	jal	ra,1c006996 <pi_gpio_pin_read>
1c006c54:	c62a                	sw	a0,12(sp)
1c006c56:	10148493          	addi	s1,s1,257
1c006c5a:	47b2                	lw	a5,12(sp)
1c006c5c:	0217ae63          	p.beqimm	a5,1,1c006c98 <__pi_uart_copy_enqueue_exec_flow_control+0x86>
1c006c60:	01392023          	sw	s3,0(s2)
1c006c64:	4785                	li	a5,1
1c006c66:	00f92223          	sw	a5,4(s2)
1c006c6a:	47c1                	li	a5,16
1c006c6c:	00f92423          	sw	a5,8(s2)
1c006c70:	000a1c63          	bnez	s4,1c006c88 <__pi_uart_copy_enqueue_exec_flow_control+0x76>
1c006c74:	03840413          	addi	s0,s0,56
1c006c78:	4609                	li	a2,2
1c006c7a:	4581                	li	a1,0
1c006c7c:	8522                	mv	a0,s0
1c006c7e:	2975                	jal	1c00713a <pi_pwm_ioctl>
1c006c80:	4605                	li	a2,1
1c006c82:	4581                	li	a1,0
1c006c84:	8522                	mv	a0,s0
1c006c86:	2955                	jal	1c00713a <pi_pwm_ioctl>
1c006c88:	50b2                	lw	ra,44(sp)
1c006c8a:	5422                	lw	s0,40(sp)
1c006c8c:	5492                	lw	s1,36(sp)
1c006c8e:	5902                	lw	s2,32(sp)
1c006c90:	49f2                	lw	s3,28(sp)
1c006c92:	4a62                	lw	s4,24(sp)
1c006c94:	6145                	addi	sp,sp,48
1c006c96:	8082                	ret
1c006c98:	0070                	addi	a2,sp,12
1c006c9a:	85a6                	mv	a1,s1
1c006c9c:	4501                	li	a0,0
1c006c9e:	cf9ff0ef          	jal	ra,1c006996 <pi_gpio_pin_read>
1c006ca2:	c62a                	sw	a0,12(sp)
1c006ca4:	bf5d                	j	1c006c5a <__pi_uart_copy_enqueue_exec_flow_control+0x48>

1c006ca6 <__pi_uart_copy_enqueue_exec.isra.14>:
1c006ca6:	5d58                	lw	a4,60(a0)
1c006ca8:	000206b7          	lui	a3,0x20
1c006cac:	16ed                	addi	a3,a3,-5
1c006cae:	413c                	lw	a5,64(a0)
1c006cb0:	5d10                	lw	a2,56(a0)
1c006cb2:	04d75733          	p.minu	a4,a4,a3
1c006cb6:	5d14                	lw	a3,56(a0)
1c006cb8:	96ba                	add	a3,a3,a4
1c006cba:	dd14                	sw	a3,56(a0)
1c006cbc:	5d54                	lw	a3,60(a0)
1c006cbe:	8e99                	sub	a3,a3,a4
1c006cc0:	c174                	sw	a3,68(a0)
1c006cc2:	dd54                	sw	a3,60(a0)
1c006cc4:	00c7a023          	sw	a2,0(a5) # 1a101000 <__l1_end+0xa100fe0>
1c006cc8:	00e7a223          	sw	a4,4(a5)
1c006ccc:	4741                	li	a4,16
1c006cce:	00e7a423          	sw	a4,8(a5)
1c006cd2:	8082                	ret

1c006cd4 <__pi_uart_copy_enqueue>:
1c006cd4:	1141                	addi	sp,sp,-16
1c006cd6:	c606                	sw	ra,12(sp)
1c006cd8:	c422                	sw	s0,8(sp)
1c006cda:	30047473          	csrrci	s0,mstatus,8
1c006cde:	df0c                	sw	a1,56(a4)
1c006ce0:	01654803          	lbu	a6,22(a0)
1c006ce4:	4785                	li	a5,1
1c006ce6:	00081363          	bnez	a6,1c006cec <__pi_uart_copy_enqueue+0x18>
1c006cea:	87b2                	mv	a5,a2
1c006cec:	df5c                	sw	a5,60(a4)
1c006cee:	415c                	lw	a5,4(a0)
1c006cf0:	1a1028b7          	lui	a7,0x1a102
1c006cf4:	97b6                	add	a5,a5,a3
1c006cf6:	4017d593          	srai	a1,a5,0x1
1c006cfa:	059e                	slli	a1,a1,0x7
1c006cfc:	0792                	slli	a5,a5,0x4
1c006cfe:	95c6                	add	a1,a1,a7
1c006d00:	8bc1                	andi	a5,a5,16
1c006d02:	97ae                	add	a5,a5,a1
1c006d04:	c33c                	sw	a5,64(a4)
1c006d06:	00081363          	bnez	a6,1c006d0c <__pi_uart_copy_enqueue+0x38>
1c006d0a:	4601                	li	a2,0
1c006d0c:	c370                	sw	a2,68(a4)
1c006d0e:	04072423          	sw	zero,72(a4)
1c006d12:	c774                	sw	a3,76(a4)
1c006d14:	00072e23          	sw	zero,28(a4)
1c006d18:	01850793          	addi	a5,a0,24
1c006d1c:	c299                	beqz	a3,1c006d22 <__pi_uart_copy_enqueue+0x4e>
1c006d1e:	02850793          	addi	a5,a0,40
1c006d22:	4394                	lw	a3,0(a5)
1c006d24:	e295                	bnez	a3,1c006d48 <__pi_uart_copy_enqueue+0x74>
1c006d26:	c398                	sw	a4,0(a5)
1c006d28:	01654783          	lbu	a5,22(a0)
1c006d2c:	cb91                	beqz	a5,1c006d40 <__pi_uart_copy_enqueue+0x6c>
1c006d2e:	85ba                	mv	a1,a4
1c006d30:	ee3ff0ef          	jal	ra,1c006c12 <__pi_uart_copy_enqueue_exec_flow_control>
1c006d34:	30041073          	csrw	mstatus,s0
1c006d38:	40b2                	lw	ra,12(sp)
1c006d3a:	4422                	lw	s0,8(sp)
1c006d3c:	0141                	addi	sp,sp,16
1c006d3e:	8082                	ret
1c006d40:	853a                	mv	a0,a4
1c006d42:	f65ff0ef          	jal	ra,1c006ca6 <__pi_uart_copy_enqueue_exec.isra.14>
1c006d46:	b7fd                	j	1c006d34 <__pi_uart_copy_enqueue+0x60>
1c006d48:	4794                	lw	a3,8(a5)
1c006d4a:	e681                	bnez	a3,1c006d52 <__pi_uart_copy_enqueue+0x7e>
1c006d4c:	c798                	sw	a4,8(a5)
1c006d4e:	c7d8                	sw	a4,12(a5)
1c006d50:	b7d5                	j	1c006d34 <__pi_uart_copy_enqueue+0x60>
1c006d52:	47d4                	lw	a3,12(a5)
1c006d54:	ced8                	sw	a4,28(a3)
1c006d56:	bfe5                	j	1c006d4e <__pi_uart_copy_enqueue+0x7a>

1c006d58 <__rt_uart_wait_tx_done.isra.17>:
1c006d58:	1a102737          	lui	a4,0x1a102
1c006d5c:	1141                	addi	sp,sp,-16
1c006d5e:	21870713          	addi	a4,a4,536 # 1a102218 <__l1_end+0xa1021f8>
1c006d62:	002046b7          	lui	a3,0x204
1c006d66:	431c                	lw	a5,0(a4)
1c006d68:	8bc1                	andi	a5,a5,16
1c006d6a:	e38d                	bnez	a5,1c006d8c <__rt_uart_wait_tx_done.isra.17+0x34>
1c006d6c:	1a102737          	lui	a4,0x1a102
1c006d70:	22070713          	addi	a4,a4,544 # 1a102220 <__l1_end+0xa102200>
1c006d74:	431c                	lw	a5,0(a4)
1c006d76:	fc17b7b3          	p.bclr	a5,a5,30,1
1c006d7a:	ffed                	bnez	a5,1c006d74 <__rt_uart_wait_tx_done.isra.17+0x1c>
1c006d7c:	c602                	sw	zero,12(sp)
1c006d7e:	7cf00713          	li	a4,1999
1c006d82:	47b2                	lw	a5,12(sp)
1c006d84:	00f75763          	ble	a5,a4,1c006d92 <__rt_uart_wait_tx_done.isra.17+0x3a>
1c006d88:	0141                	addi	sp,sp,16
1c006d8a:	8082                	ret
1c006d8c:	0386e783          	p.elw	a5,56(a3) # 204038 <__L2+0x184038>
1c006d90:	bfd9                	j	1c006d66 <__rt_uart_wait_tx_done.isra.17+0xe>
1c006d92:	47b2                	lw	a5,12(sp)
1c006d94:	0785                	addi	a5,a5,1
1c006d96:	c63e                	sw	a5,12(sp)
1c006d98:	b7ed                	j	1c006d82 <__rt_uart_wait_tx_done.isra.17+0x2a>

1c006d9a <__rt_uart_setfreq_before>:
1c006d9a:	1c00a7b7          	lui	a5,0x1c00a
1c006d9e:	dd47a783          	lw	a5,-556(a5) # 1c009dd4 <__rt_uart>
1c006da2:	c385                	beqz	a5,1c006dc2 <__rt_uart_setfreq_before+0x28>
1c006da4:	1141                	addi	sp,sp,-16
1c006da6:	c606                	sw	ra,12(sp)
1c006da8:	fb1ff0ef          	jal	ra,1c006d58 <__rt_uart_wait_tx_done.isra.17>
1c006dac:	40b2                	lw	ra,12(sp)
1c006dae:	005007b7          	lui	a5,0x500
1c006db2:	1a102737          	lui	a4,0x1a102
1c006db6:	0799                	addi	a5,a5,6
1c006db8:	22f72223          	sw	a5,548(a4) # 1a102224 <__l1_end+0xa102204>
1c006dbc:	4501                	li	a0,0
1c006dbe:	0141                	addi	sp,sp,16
1c006dc0:	8082                	ret
1c006dc2:	4501                	li	a0,0
1c006dc4:	8082                	ret

1c006dc6 <__pi_uart_handle_copy>:
1c006dc6:	fc153533          	p.bclr	a0,a0,30,1
1c006dca:	872e                	mv	a4,a1
1c006dcc:	01858793          	addi	a5,a1,24
1c006dd0:	c119                	beqz	a0,1c006dd6 <__pi_uart_handle_copy+0x10>
1c006dd2:	02858793          	addi	a5,a1,40
1c006dd6:	438c                	lw	a1,0(a5)
1c006dd8:	41f4                	lw	a3,68(a1)
1c006dda:	c699                	beqz	a3,1c006de8 <__pi_uart_handle_copy+0x22>
1c006ddc:	01674783          	lbu	a5,22(a4)
1c006de0:	c3a1                	beqz	a5,1c006e20 <__pi_uart_handle_copy+0x5a>
1c006de2:	853a                	mv	a0,a4
1c006de4:	e2fff06f          	j	1c006c12 <__pi_uart_copy_enqueue_exec_flow_control>
1c006de8:	30047573          	csrrci	a0,mstatus,8
1c006dec:	01c02803          	lw	a6,28(zero) # 1c <_l1_preload_size>
1c006df0:	0005a023          	sw	zero,0(a1)
1c006df4:	01c00613          	li	a2,28
1c006df8:	02080163          	beqz	a6,1c006e1a <__pi_uart_handle_copy+0x54>
1c006dfc:	4254                	lw	a3,4(a2)
1c006dfe:	c28c                	sw	a1,0(a3)
1c006e00:	c24c                	sw	a1,4(a2)
1c006e02:	30051073          	csrw	mstatus,a0
1c006e06:	478c                	lw	a1,8(a5)
1c006e08:	c38c                	sw	a1,0(a5)
1c006e0a:	cd91                	beqz	a1,1c006e26 <__pi_uart_handle_copy+0x60>
1c006e0c:	4794                	lw	a3,8(a5)
1c006e0e:	4ed4                	lw	a3,28(a3)
1c006e10:	c794                	sw	a3,8(a5)
1c006e12:	f6e9                	bnez	a3,1c006ddc <__pi_uart_handle_copy+0x16>
1c006e14:	0007a623          	sw	zero,12(a5) # 50000c <__L2+0x48000c>
1c006e18:	b7d1                	j	1c006ddc <__pi_uart_handle_copy+0x16>
1c006e1a:	00b02e23          	sw	a1,28(zero) # 1c <_l1_preload_size>
1c006e1e:	b7cd                	j	1c006e00 <__pi_uart_handle_copy+0x3a>
1c006e20:	852e                	mv	a0,a1
1c006e22:	e85ff06f          	j	1c006ca6 <__pi_uart_copy_enqueue_exec.isra.14>
1c006e26:	8082                	ret

1c006e28 <pi_uart_conf_init>:
1c006e28:	67f1                	lui	a5,0x1c
1c006e2a:	20078793          	addi	a5,a5,512 # 1c200 <__L1Cl+0xc200>
1c006e2e:	c11c                	sw	a5,0(a0)
1c006e30:	010307b7          	lui	a5,0x1030
1c006e34:	c15c                	sw	a5,4(a0)
1c006e36:	4785                	li	a5,1
1c006e38:	00f51423          	sh	a5,8(a0)
1c006e3c:	00050523          	sb	zero,10(a0)
1c006e40:	8082                	ret

1c006e42 <pi_uart_open>:
1c006e42:	1101                	addi	sp,sp,-32
1c006e44:	ce06                	sw	ra,28(sp)
1c006e46:	cc22                	sw	s0,24(sp)
1c006e48:	ca26                	sw	s1,20(sp)
1c006e4a:	c84a                	sw	s2,16(sp)
1c006e4c:	c64e                	sw	s3,12(sp)
1c006e4e:	30047973          	csrrci	s2,mstatus,8
1c006e52:	4158                	lw	a4,4(a0)
1c006e54:	04400593          	li	a1,68
1c006e58:	00974603          	lbu	a2,9(a4)
1c006e5c:	100657b3          	p.exthz	a5,a2
1c006e60:	00479693          	slli	a3,a5,0x4
1c006e64:	96be                	add	a3,a3,a5
1c006e66:	1c00a7b7          	lui	a5,0x1c00a
1c006e6a:	dd478793          	addi	a5,a5,-556 # 1c009dd4 <__rt_uart>
1c006e6e:	843e                	mv	s0,a5
1c006e70:	42b60433          	p.mac	s0,a2,a1
1c006e74:	068a                	slli	a3,a3,0x2
1c006e76:	00d784b3          	add	s1,a5,a3
1c006e7a:	c504                	sw	s1,8(a0)
1c006e7c:	00042983          	lw	s3,0(s0)
1c006e80:	0a099863          	bnez	s3,1c006f30 <pi_uart_open+0xee>
1c006e84:	4605                	li	a2,1
1c006e86:	c010                	sw	a2,0(s0)
1c006e88:	0047260b          	p.lw	a2,4(a4!)
1c006e8c:	06b1                	addi	a3,a3,12
1c006e8e:	97b6                	add	a5,a5,a3
1c006e90:	00c7a22b          	p.sw	a2,4(a5!)
1c006e94:	0047268b          	p.lw	a3,4(a4!)
1c006e98:	00d7a22b          	p.sw	a3,4(a5!)
1c006e9c:	4318                	lw	a4,0(a4)
1c006e9e:	c398                	sw	a4,0(a5)
1c006ea0:	47a1                	li	a5,8
1c006ea2:	c05c                	sw	a5,4(s0)
1c006ea4:	1a1027b7          	lui	a5,0x1a102
1c006ea8:	02042423          	sw	zero,40(s0)
1c006eac:	02042623          	sw	zero,44(s0)
1c006eb0:	02042823          	sw	zero,48(s0)
1c006eb4:	02042a23          	sw	zero,52(s0)
1c006eb8:	78078793          	addi	a5,a5,1920 # 1a102780 <__l1_end+0xa102760>
1c006ebc:	4398                	lw	a4,0(a5)
1c006ebe:	c0474733          	p.bset	a4,a4,0,4
1c006ec2:	c398                	sw	a4,0(a5)
1c006ec4:	1a1067b7          	lui	a5,0x1a106
1c006ec8:	0087a703          	lw	a4,8(a5) # 1a106008 <__l1_end+0xa105fe8>
1c006ecc:	c0873733          	p.bclr	a4,a4,0,8
1c006ed0:	00e7a423          	sw	a4,8(a5)
1c006ed4:	0087a703          	lw	a4,8(a5)
1c006ed8:	c0973733          	p.bclr	a4,a4,0,9
1c006edc:	00e7a423          	sw	a4,8(a5)
1c006ee0:	1c0027b7          	lui	a5,0x1c002
1c006ee4:	36a78793          	addi	a5,a5,874 # 1c00236a <__pi_uart_handle_copy_asm>
1c006ee8:	8526                	mv	a0,s1
1c006eea:	14f02623          	sw	a5,332(zero) # 14c <periph_channels+0x11c>
1c006eee:	16f02623          	sw	a5,364(zero) # 16c <periph_channels+0x13c>
1c006ef2:	12902823          	sw	s1,304(zero) # 130 <periph_channels+0x100>
1c006ef6:	14902823          	sw	s1,336(zero) # 150 <periph_channels+0x120>
1c006efa:	cadff0ef          	jal	ra,1c006ba6 <__rt_uart_setup>
1c006efe:	01644783          	lbu	a5,22(s0)
1c006f02:	c785                	beqz	a5,1c006f2a <pi_uart_open+0xe8>
1c006f04:	8526                	mv	a0,s1
1c006f06:	bd9ff0ef          	jal	ra,1c006ade <__pi_uart_flow_control_enable>
1c006f0a:	c105                	beqz	a0,1c006f2a <pi_uart_open+0xe8>
1c006f0c:	1c009537          	lui	a0,0x1c009
1c006f10:	06850513          	addi	a0,a0,104 # 1c009068 <__himax_reg_init+0x2d8>
1c006f14:	11b000ef          	jal	ra,1c00782e <puts>
1c006f18:	59f9                	li	s3,-2
1c006f1a:	40f2                	lw	ra,28(sp)
1c006f1c:	4462                	lw	s0,24(sp)
1c006f1e:	854e                	mv	a0,s3
1c006f20:	44d2                	lw	s1,20(sp)
1c006f22:	4942                	lw	s2,16(sp)
1c006f24:	49b2                	lw	s3,12(sp)
1c006f26:	6105                	addi	sp,sp,32
1c006f28:	8082                	ret
1c006f2a:	30091073          	csrw	mstatus,s2
1c006f2e:	b7f5                	j	1c006f1a <pi_uart_open+0xd8>
1c006f30:	59fd                	li	s3,-1
1c006f32:	b7e5                	j	1c006f1a <pi_uart_open+0xd8>

1c006f34 <pi_uart_read_async>:
1c006f34:	1141                	addi	sp,sp,-16
1c006f36:	c606                	sw	ra,12(sp)
1c006f38:	00068a23          	sb	zero,20(a3)
1c006f3c:	4508                	lw	a0,8(a0)
1c006f3e:	8736                	mv	a4,a3
1c006f40:	4681                	li	a3,0
1c006f42:	d93ff0ef          	jal	ra,1c006cd4 <__pi_uart_copy_enqueue>
1c006f46:	40b2                	lw	ra,12(sp)
1c006f48:	4501                	li	a0,0
1c006f4a:	0141                	addi	sp,sp,16
1c006f4c:	8082                	ret

1c006f4e <__pi_uart_init>:
{
  // In case the peripheral clock can dynamically change, we need to be notified
  // when this happens so that we flush pending transfers before updating the frequency
  int err = 0;

  err |= __rt_cbsys_add(RT_CBSYS_PERIPH_SETFREQ_BEFORE, __rt_uart_setfreq_before, NULL);
1c006f4e:	1c0075b7          	lui	a1,0x1c007
{
1c006f52:	1141                	addi	sp,sp,-16
  err |= __rt_cbsys_add(RT_CBSYS_PERIPH_SETFREQ_BEFORE, __rt_uart_setfreq_before, NULL);
1c006f54:	4601                	li	a2,0
1c006f56:	d9a58593          	addi	a1,a1,-614 # 1c006d9a <__rt_uart_setfreq_before>
1c006f5a:	4511                	li	a0,4
{
1c006f5c:	c606                	sw	ra,12(sp)
1c006f5e:	c422                	sw	s0,8(sp)
1c006f60:	c226                	sw	s1,4(sp)
  err |= __rt_cbsys_add(RT_CBSYS_PERIPH_SETFREQ_BEFORE, __rt_uart_setfreq_before, NULL);
1c006f62:	d5ffc0ef          	jal	ra,1c003cc0 <__rt_cbsys_add>

  err |= __rt_cbsys_add(RT_CBSYS_PERIPH_SETFREQ_AFTER, __rt_uart_setfreq_after, NULL);
1c006f66:	1c0075b7          	lui	a1,0x1c007
  err |= __rt_cbsys_add(RT_CBSYS_PERIPH_SETFREQ_BEFORE, __rt_uart_setfreq_before, NULL);
1c006f6a:	84aa                	mv	s1,a0
  err |= __rt_cbsys_add(RT_CBSYS_PERIPH_SETFREQ_AFTER, __rt_uart_setfreq_after, NULL);
1c006f6c:	4601                	li	a2,0
1c006f6e:	bf058593          	addi	a1,a1,-1040 # 1c006bf0 <__rt_uart_setfreq_after>
1c006f72:	4515                	li	a0,5


  for (int i=0; i<ARCHI_UDMA_NB_UART; i++)
  {
    __rt_uart[i].open_count = 0;
1c006f74:	1c00a437          	lui	s0,0x1c00a
  err |= __rt_cbsys_add(RT_CBSYS_PERIPH_SETFREQ_AFTER, __rt_uart_setfreq_after, NULL);
1c006f78:	d49fc0ef          	jal	ra,1c003cc0 <__rt_cbsys_add>
    __rt_uart[i].open_count = 0;
1c006f7c:	dd440413          	addi	s0,s0,-556 # 1c009dd4 <__rt_uart>
1c006f80:	85a2                	mv	a1,s0
  err |= __rt_cbsys_add(RT_CBSYS_PERIPH_SETFREQ_AFTER, __rt_uart_setfreq_after, NULL);
1c006f82:	8cc9                	or	s1,s1,a0
    __rt_uart[i].open_count = 0;
1c006f84:	0205a42b          	p.sw	zero,40(a1!)
    __rt_udma_channel_init(UDMA_EVENT_ID(ARCHI_UDMA_UART_ID(i))+1, &__rt_uart[i].tx_channel);
1c006f88:	4525                	li	a0,9
1c006f8a:	287d                	jal	1c007048 <__rt_udma_channel_init>
    __rt_udma_channel_init(UDMA_EVENT_ID(ARCHI_UDMA_UART_ID(i)), &__rt_uart[i].rx_channel);
1c006f8c:	01840593          	addi	a1,s0,24
1c006f90:	4521                	li	a0,8
1c006f92:	285d                	jal	1c007048 <__rt_udma_channel_init>
  }

  if (err) rt_fatal("Unable to initialize uart driver\n");
1c006f94:	c08d                	beqz	s1,1c006fb6 <__pi_uart_init+0x68>
  asm("csrr %0, 0x014" : "=r" (hart_id) : );
1c006f96:	01402673          	csrr	a2,uhartid
1c006f9a:	1c009537          	lui	a0,0x1c009
  return (hart_id >> 5) & 0x3f;
1c006f9e:	40565593          	srai	a1,a2,0x5
1c006fa2:	f265b5b3          	p.bclr	a1,a1,25,6
1c006fa6:	f4563633          	p.bclr	a2,a2,26,5
1c006faa:	02050513          	addi	a0,a0,32 # 1c009020 <__himax_reg_init+0x290>
1c006fae:	1fd000ef          	jal	ra,1c0079aa <printf>
1c006fb2:	15f000ef          	jal	ra,1c007910 <abort>
}
1c006fb6:	40b2                	lw	ra,12(sp)
1c006fb8:	4422                	lw	s0,8(sp)
1c006fba:	4492                	lw	s1,4(sp)
1c006fbc:	0141                	addi	sp,sp,16
1c006fbe:	8082                	ret

1c006fc0 <rt_padframe_set>:
  return __builtin_pulp_read_then_spr_bit_clr(reg, val);
1c006fc0:	300476f3          	csrrci	a3,mstatus,8

void rt_padframe_set(rt_padframe_profile_t *profile)
{
  int irq = rt_irq_disable();

  unsigned int *config = profile->config;
1c006fc4:	4158                	lw	a4,4(a0)
1c006fc6:	1a1047b7          	lui	a5,0x1a104
1c006fca:	14078613          	addi	a2,a5,320 # 1a104140 <__l1_end+0xa104120>

  for (int i=0; i<ARCHI_APB_SOC_PADFUN_NB; i++)
  {
    hal_apb_soc_padfun_set(i, config[i]);
1c006fce:	430c                	lw	a1,0(a4)
1c006fd0:	c20c                	sw	a1,0(a2)
1c006fd2:	434c                	lw	a1,4(a4)
1c006fd4:	14478613          	addi	a2,a5,324
1c006fd8:	14878793          	addi	a5,a5,328
1c006fdc:	c20c                	sw	a1,0(a2)
1c006fde:	4718                	lw	a4,8(a4)
1c006fe0:	c398                	sw	a4,0(a5)
  __builtin_pulp_spr_write(reg, val);
1c006fe2:	30069073          	csrw	mstatus,a3
  }

  rt_irq_restore(irq);
}
1c006fe6:	8082                	ret

1c006fe8 <__rt_padframe_init>:
  rt_padframe_set(&__rt_padframe_profiles[0]);
1c006fe8:	1c009537          	lui	a0,0x1c009
1c006fec:	27450513          	addi	a0,a0,628 # 1c009274 <__rt_padframe_profiles>
1c006ff0:	fd1ff06f          	j	1c006fc0 <rt_padframe_set>

1c006ff4 <__rt_udma_copy_enqueue>:
1c006ff4:	4015d813          	srai	a6,a1,0x1
1c006ff8:	081e                	slli	a6,a6,0x7
1c006ffa:	1a1028b7          	lui	a7,0x1a102
1c006ffe:	0592                	slli	a1,a1,0x4
1c007000:	9846                	add	a6,a6,a7
1c007002:	89c1                	andi	a1,a1,16
1c007004:	95c2                	add	a1,a1,a6
{
  unsigned int base = hal_udma_channel_base(channel_id);

  // A UDMA channel has 2 slots, enqueue the copy to the UDMA if one of them is available, otherwise
  // put the transfer on hold.
  if (channel->pendings[0] == NULL)
1c007006:	00062803          	lw	a6,0(a2)
1c00700a:	00081c63          	bnez	a6,1c007022 <__rt_udma_copy_enqueue+0x2e>
  {
    channel->pendings[0] = task;
1c00700e:	c208                	sw	a0,0(a2)
  ARCHI_WRITE(channelBase, UDMA_CHANNEL_SADDR_OFFSET, l2Addr);
1c007010:	00d5a023          	sw	a3,0(a1)
  ARCHI_WRITE(channelBase, UDMA_CHANNEL_SIZE_OFFSET, size);
1c007014:	00e5a223          	sw	a4,4(a1)
    plp_udma_enqueue(base, buffer, size, UDMA_CHANNEL_CFG_EN | cfg);
  }
  else if (channel->pendings[1] == NULL)
  {
    channel->pendings[1] = task;
    plp_udma_enqueue(base, buffer, size, UDMA_CHANNEL_CFG_EN | cfg);
1c007018:	c047c7b3          	p.bset	a5,a5,0,4
  ARCHI_WRITE(channelBase, UDMA_CHANNEL_CFG_OFFSET, cfg | UDMA_CHANNEL_CFG_EN);
1c00701c:	00f5a423          	sw	a5,8(a1)
1c007020:	8082                	ret
  else if (channel->pendings[1] == NULL)
1c007022:	00462803          	lw	a6,4(a2)
1c007026:	00081463          	bnez	a6,1c00702e <__rt_udma_copy_enqueue+0x3a>
    channel->pendings[1] = task;
1c00702a:	c248                	sw	a0,4(a2)
1c00702c:	b7d5                	j	1c007010 <__rt_udma_copy_enqueue+0x1c>
  }
  else
  {
    task->implem.data[0] = buffer;
    task->implem.data[1] = size;
    task->implem.data[2] = cfg;
1c00702e:	c13c                	sw	a5,64(a0)

    if (channel->waitings_first == NULL)
1c007030:	461c                	lw	a5,8(a2)
    task->implem.data[0] = buffer;
1c007032:	dd14                	sw	a3,56(a0)
    task->implem.data[1] = size;
1c007034:	dd58                	sw	a4,60(a0)
    if (channel->waitings_first == NULL)
1c007036:	e791                	bnez	a5,1c007042 <__rt_udma_copy_enqueue+0x4e>
      channel->waitings_first = task;
1c007038:	c608                	sw	a0,8(a2)
    else
      channel->waitings_last->implem.next = task;

    channel->waitings_last = task;
1c00703a:	c648                	sw	a0,12(a2)
    task->implem.next = NULL;
1c00703c:	00052e23          	sw	zero,28(a0)
  }
}
1c007040:	8082                	ret
      channel->waitings_last->implem.next = task;
1c007042:	465c                	lw	a5,12(a2)
1c007044:	cfc8                	sw	a0,28(a5)
1c007046:	bfd5                	j	1c00703a <__rt_udma_copy_enqueue+0x46>

1c007048 <__rt_udma_channel_init>:



void __rt_udma_channel_init(int channel_id, rt_udma_channel_t *channel)
{
  channel->pendings[0] = NULL;
1c007048:	0005a023          	sw	zero,0(a1)
  channel->pendings[1] = NULL;
1c00704c:	0005a223          	sw	zero,4(a1)
  channel->waitings_first = NULL;
1c007050:	0005a423          	sw	zero,8(a1)
  __rt_udma_channels[channel_id] = channel;
1c007054:	050a                	slli	a0,a0,0x2
1c007056:	30800793          	li	a5,776
1c00705a:	00b7e523          	p.sw	a1,a0(a5)
}
1c00705e:	8082                	ret

1c007060 <__rt_udma_channel_reg_data>:

#ifndef __ZEPHYR__

void __rt_udma_channel_reg_data(int channel_id, void *data)
{
  __rt_udma_channels[channel_id] = data;
1c007060:	050a                	slli	a0,a0,0x2
1c007062:	30800793          	li	a5,776
1c007066:	00b7e523          	p.sw	a1,a0(a5)
}
1c00706a:	8082                	ret

1c00706c <__rt_hyper_init>:
static void __attribute__((constructor)) __rt_hyper_init()
{
  __rt_hyper_end_task = NULL;
  __rt_hyper_current_task = NULL;
  __rt_hyper_pending_tasks = NULL;
  __pi_hyper_cluster_reqs_first = NULL;
1c00706c:	1c00a737          	lui	a4,0x1c00a
  __rt_hyper_end_task = NULL;
1c007070:	35800793          	li	a5,856
  __pi_hyper_cluster_reqs_first = NULL;
1c007074:	1e072423          	sw	zero,488(a4) # 1c00a1e8 <__pi_hyper_cluster_reqs_first>
  __rt_hyper_pending_emu_channel = -1;
1c007078:	577d                	li	a4,-1
1c00707a:	d398                	sw	a4,32(a5)
  __rt_hyper_open_count = 0;
1c00707c:	1c00a737          	lui	a4,0x1c00a
  __rt_hyper_end_task = NULL;
1c007080:	0007ac23          	sw	zero,24(a5)
  __rt_hyper_current_task = NULL;
1c007084:	0007ae23          	sw	zero,28(a5)
  __rt_hyper_pending_tasks = NULL;
1c007088:	0207ac23          	sw	zero,56(a5)
  __rt_hyper_open_count = 0;
1c00708c:	1e072623          	sw	zero,492(a4) # 1c00a1ec <__rt_hyper_open_count>
  __rt_hyper_pending_emu_size = 0;
1c007090:	0207a623          	sw	zero,44(a5)
  __rt_hyper_pending_emu_size_2d = 0;
1c007094:	0407a023          	sw	zero,64(a5)
#if PULP_CHIP == CHIP_GAP8_REVC
  rt_irq_set_handler(ARCHI_FC_IRQ_HYPER_RX, __rt_hyper_handler);
  rt_irq_set_handler(ARCHI_FC_IRQ_HYPER_TX, __rt_hyper_handler);
#endif
}
1c007098:	8082                	ret

1c00709a <pi_pwm_conf_init>:
    {
        th_timer = 0;
    }
    else if (duty_cycle != 100)
    {
        th_timer = (th_hi * (100 - duty_cycle)) / 100;
1c00709a:	479d                	li	a5,7
1c00709c:	c11c                	sw	a5,0(a0)
1c00709e:	00050223          	sb	zero,4(a0)
1c0070a2:	000522a3          	sw	zero,5(a0)
1c0070a6:	8082                	ret

1c0070a8 <pi_pwm_open>:
1c0070a8:	30047873          	csrrci	a6,mstatus,8
1c0070ac:	414c                	lw	a1,4(a0)
1c0070ae:	1c00a6b7          	lui	a3,0x1c00a
1c0070b2:	0e068693          	addi	a3,a3,224 # 1c00a0e0 <__pos_pwm>
1c0070b6:	0045c783          	lbu	a5,4(a1)
1c0070ba:	0027d613          	srli	a2,a5,0x2
1c0070be:	fa27b7b3          	p.bclr	a5,a5,29,2
1c0070c2:	1007d8b3          	p.exthz	a7,a5
1c0070c6:	00289713          	slli	a4,a7,0x2
1c0070ca:	9746                	add	a4,a4,a7
1c0070cc:	070a                	slli	a4,a4,0x2
1c0070ce:	05800893          	li	a7,88
1c0070d2:	43160733          	p.mac	a4,a2,a7
1c0070d6:	0711                	addi	a4,a4,4
1c0070d8:	9736                	add	a4,a4,a3
1c0070da:	c518                	sw	a4,8(a0)
1c0070dc:	05800713          	li	a4,88
1c0070e0:	02e60633          	mul	a2,a2,a4
1c0070e4:	4751                	li	a4,20
1c0070e6:	8532                	mv	a0,a2
1c0070e8:	42e78533          	p.mac	a0,a5,a4
1c0070ec:	00a68733          	add	a4,a3,a0
1c0070f0:	4b08                	lw	a0,16(a4)
1c0070f2:	00150893          	addi	a7,a0,1
1c0070f6:	01172823          	sw	a7,16(a4)
1c0070fa:	ed05                	bnez	a0,1c007132 <pi_pwm_open+0x8a>
1c0070fc:	96b2                	add	a3,a3,a2
1c0070fe:	4af0                	lw	a2,84(a3)
1c007100:	0605                	addi	a2,a2,1
1c007102:	caf0                	sw	a2,84(a3)
1c007104:	1a105637          	lui	a2,0x1a105
1c007108:	10462503          	lw	a0,260(a2) # 1a105104 <__l1_end+0xa1050e4>
1c00710c:	4685                	li	a3,1
1c00710e:	00f696b3          	sll	a3,a3,a5
1c007112:	8ec9                	or	a3,a3,a0
1c007114:	10d62223          	sw	a3,260(a2)
1c007118:	006846b7          	lui	a3,0x684
1c00711c:	14068693          	addi	a3,a3,320 # 684140 <__L2+0x604140>
1c007120:	97b6                	add	a5,a5,a3
1c007122:	0055a683          	lw	a3,5(a1)
1c007126:	079a                	slli	a5,a5,0x6
1c007128:	cb5c                	sw	a5,20(a4)
1c00712a:	c754                	sw	a3,12(a4)
1c00712c:	6705                	lui	a4,0x1
1c00712e:	00e7a223          	sw	a4,4(a5)
1c007132:	30081073          	csrw	mstatus,a6
1c007136:	4501                	li	a0,0
1c007138:	8082                	ret

1c00713a <pi_pwm_ioctl>:
1c00713a:	451c                	lw	a5,8(a0)
1c00713c:	0025aa63          	p.beqimm	a1,2,1c007150 <pi_pwm_ioctl+0x16>
1c007140:	0035ac63          	p.beqimm	a1,3,1c007158 <pi_pwm_ioctl+0x1e>
1c007144:	e19d                	bnez	a1,1c00716a <pi_pwm_ioctl+0x30>
1c007146:	4b9c                	lw	a5,16(a5)
1c007148:	00c7a023          	sw	a2,0(a5)
1c00714c:	4501                	li	a0,0
1c00714e:	8082                	ret
1c007150:	4b9c                	lw	a5,16(a5)
1c007152:	00c7a423          	sw	a2,8(a5)
1c007156:	bfdd                	j	1c00714c <pi_pwm_ioctl+0x12>
1c007158:	4b94                	lw	a3,16(a5)
1c00715a:	479c                	lw	a5,8(a5)
1c00715c:	6741                	lui	a4,0x10
1c00715e:	177d                	addi	a4,a4,-1
1c007160:	078d                	addi	a5,a5,3
1c007162:	078a                	slli	a5,a5,0x2
1c007164:	00e6e7a3          	p.sw	a4,a5(a3)
1c007168:	b7d5                	j	1c00714c <pi_pwm_ioctl+0x12>
1c00716a:	557d                	li	a0,-1
1c00716c:	8082                	ret

1c00716e <__pos_pwm_init>:
static void __attribute__((constructor)) __pos_pwm_init()
{
    for (int i=0; i<ARCHI_PWM_NB; i++)
    {
        pos_pwm_t *pwm = &__pos_pwm[i];
        pwm->open_count = 0;
1c00716e:	1c00a737          	lui	a4,0x1c00a
1c007172:	0e070793          	addi	a5,a4,224 # 1c00a0e0 <__pos_pwm>
1c007176:	0407aa23          	sw	zero,84(a5)
        pwm->id = i;

        for (int j=0; j<ARCHI_PWM_NB_TIMERS; j++)
1c00717a:	4601                	li	a2,0
        pwm->id = i;
1c00717c:	0007a22b          	p.sw	zero,4(a5!)
1c007180:	0e070713          	addi	a4,a4,224
1c007184:	0043d0fb          	lp.setupi	x1,4,1c007192 <__pos_pwm_init+0x24>
        {
            pos_pwm_timer_t *timer = &pwm->timers[j];
            timer->open_count = 0;
            timer->pwm = pwm;
            timer->id = j;
1c007188:	c3d0                	sw	a2,4(a5)
            timer->open_count = 0;
1c00718a:	0007a623          	sw	zero,12(a5)
            timer->pwm = pwm;
1c00718e:	c398                	sw	a4,0(a5)
        for (int j=0; j<ARCHI_PWM_NB_TIMERS; j++)
1c007190:	0605                	addi	a2,a2,1
1c007192:	07d1                	addi	a5,a5,20
        }
    }
}
1c007194:	8082                	ret

1c007196 <__rt_i2s_resume>:
  conf->pdm = 1;
  conf->dual = 0;
  conf->width = 16;
  conf->id = -1;
  conf->flags = 0;
}
1c007196:	1c00a7b7          	lui	a5,0x1c00a
1c00719a:	4d18                	lw	a4,24(a0)
1c00719c:	2347a783          	lw	a5,564(a5) # 1c00a234 <__rt_freq_domains>
1c0071a0:	068416b7          	lui	a3,0x6841
1c0071a4:	90968693          	addi	a3,a3,-1783 # 6840909 <__L2+0x67c0909>
1c0071a8:	02e7c7b3          	div	a5,a5,a4
1c0071ac:	02954703          	lbu	a4,41(a0)
1c0071b0:	177d                	addi	a4,a4,-1
1c0071b2:	c0874733          	p.bset	a4,a4,0,8
1c0071b6:	17fd                	addi	a5,a5,-1
1c0071b8:	8785                	srai	a5,a5,0x1
1c0071ba:	07c2                	slli	a5,a5,0x10
1c0071bc:	8fd9                	or	a5,a5,a4
1c0071be:	02554703          	lbu	a4,37(a0)
1c0071c2:	9736                	add	a4,a4,a3
1c0071c4:	070a                	slli	a4,a4,0x2
1c0071c6:	c31c                	sw	a5,0(a4)
1c0071c8:	8082                	ret

1c0071ca <__rt_i2s_setfreq_after>:
1c0071ca:	1141                	addi	sp,sp,-16
1c0071cc:	1c00a7b7          	lui	a5,0x1c00a
1c0071d0:	c422                	sw	s0,8(sp)
1c0071d2:	1f07a403          	lw	s0,496(a5) # 1c00a1f0 <__rt_i2s_first>
1c0071d6:	c606                	sw	ra,12(sp)
1c0071d8:	e411                	bnez	s0,1c0071e4 <__rt_i2s_setfreq_after+0x1a>
1c0071da:	40b2                	lw	ra,12(sp)
1c0071dc:	4422                	lw	s0,8(sp)
1c0071de:	4501                	li	a0,0
1c0071e0:	0141                	addi	sp,sp,16
1c0071e2:	8082                	ret
1c0071e4:	02844783          	lbu	a5,40(s0)
1c0071e8:	c781                	beqz	a5,1c0071f0 <__rt_i2s_setfreq_after+0x26>
1c0071ea:	8522                	mv	a0,s0
1c0071ec:	fabff0ef          	jal	ra,1c007196 <__rt_i2s_resume>
1c0071f0:	4c40                	lw	s0,28(s0)
1c0071f2:	b7dd                	j	1c0071d8 <__rt_i2s_setfreq_after+0xe>

1c0071f4 <__rt_i2s_setfreq_before>:
1c0071f4:	1c00a7b7          	lui	a5,0x1c00a
1c0071f8:	1f07a783          	lw	a5,496(a5) # 1c00a1f0 <__rt_i2s_first>
1c0071fc:	068416b7          	lui	a3,0x6841
1c007200:	90968693          	addi	a3,a3,-1783 # 6840909 <__L2+0x67c0909>
1c007204:	e399                	bnez	a5,1c00720a <__rt_i2s_setfreq_before+0x16>
1c007206:	4501                	li	a0,0
1c007208:	8082                	ret
1c00720a:	0287c703          	lbu	a4,40(a5)
1c00720e:	c719                	beqz	a4,1c00721c <__rt_i2s_setfreq_before+0x28>
1c007210:	0257c703          	lbu	a4,37(a5)
1c007214:	9736                	add	a4,a4,a3
1c007216:	070a                	slli	a4,a4,0x2
1c007218:	00072023          	sw	zero,0(a4)
1c00721c:	4fdc                	lw	a5,28(a5)
1c00721e:	b7dd                	j	1c007204 <__rt_i2s_setfreq_before+0x10>

1c007220 <__rt_i2s_init>:
{
  // In case the peripheral clock can dynamically change, we need to be notified
  // when this happens so that the I2S channels are stopped and resumed
  int err = 0;

  err |= __rt_cbsys_add(RT_CBSYS_PERIPH_SETFREQ_BEFORE, __rt_i2s_setfreq_before, NULL);
1c007220:	1c0075b7          	lui	a1,0x1c007
{
1c007224:	1141                	addi	sp,sp,-16
  err |= __rt_cbsys_add(RT_CBSYS_PERIPH_SETFREQ_BEFORE, __rt_i2s_setfreq_before, NULL);
1c007226:	4601                	li	a2,0
1c007228:	1f458593          	addi	a1,a1,500 # 1c0071f4 <__rt_i2s_setfreq_before>
1c00722c:	4511                	li	a0,4
{
1c00722e:	c606                	sw	ra,12(sp)
1c007230:	c422                	sw	s0,8(sp)
  err |= __rt_cbsys_add(RT_CBSYS_PERIPH_SETFREQ_BEFORE, __rt_i2s_setfreq_before, NULL);
1c007232:	a8ffc0ef          	jal	ra,1c003cc0 <__rt_cbsys_add>

  err |= __rt_cbsys_add(RT_CBSYS_PERIPH_SETFREQ_AFTER, __rt_i2s_setfreq_after, NULL);
1c007236:	1c0075b7          	lui	a1,0x1c007
  err |= __rt_cbsys_add(RT_CBSYS_PERIPH_SETFREQ_BEFORE, __rt_i2s_setfreq_before, NULL);
1c00723a:	842a                	mv	s0,a0
  err |= __rt_cbsys_add(RT_CBSYS_PERIPH_SETFREQ_AFTER, __rt_i2s_setfreq_after, NULL);
1c00723c:	4601                	li	a2,0
1c00723e:	1ca58593          	addi	a1,a1,458 # 1c0071ca <__rt_i2s_setfreq_after>
1c007242:	4515                	li	a0,5
1c007244:	a7dfc0ef          	jal	ra,1c003cc0 <__rt_cbsys_add>
1c007248:	8d41                	or	a0,a0,s0

  if (err) rt_fatal("Unable to initialize i2s driver\n");
1c00724a:	c105                	beqz	a0,1c00726a <__rt_i2s_init+0x4a>
  asm("csrr %0, 0x014" : "=r" (hart_id) : );
1c00724c:	01402673          	csrr	a2,uhartid
1c007250:	1c009537          	lui	a0,0x1c009
  return (hart_id >> 5) & 0x3f;
1c007254:	40565593          	srai	a1,a2,0x5
1c007258:	f265b5b3          	p.bclr	a1,a1,25,6
1c00725c:	f4563633          	p.bclr	a2,a2,26,5
1c007260:	0a050513          	addi	a0,a0,160 # 1c0090a0 <__himax_reg_init+0x310>
1c007264:	746000ef          	jal	ra,1c0079aa <printf>
1c007268:	2565                	jal	1c007910 <abort>
}
1c00726a:	40b2                	lw	ra,12(sp)
1c00726c:	4422                	lw	s0,8(sp)
1c00726e:	0141                	addi	sp,sp,16
1c007270:	8082                	ret

1c007272 <__rt_himax_init>:
    .capture   = &__rt_himax_capture
};

RT_FC_BOOT_CODE void __attribute__((constructor)) __rt_himax_init()
{
  camera_isAwaked = 0;
1c007272:	1b0017b7          	lui	a5,0x1b001
1c007276:	c0078423          	sb	zero,-1016(a5) # 1b000c08 <camera_isAwaked>
}
1c00727a:	8082                	ret

1c00727c <__rt_i2c_init>:

RT_FC_BOOT_CODE void __attribute__((constructor)) __rt_i2c_init()
{
  for (int i=0; i<ARCHI_UDMA_NB_I2C; i++)
  {
    __rt_i2c[i].open_count = 0;
1c00727c:	1c00a7b7          	lui	a5,0x1c00a
1c007280:	e1878793          	addi	a5,a5,-488 # 1c009e18 <__rt_i2c>
1c007284:	00078223          	sb	zero,4(a5)
1c007288:	00078a23          	sb	zero,20(a5)
  }
}
1c00728c:	8082                	ret

1c00728e <__rt_rtc_init>:
}


RT_FC_BOOT_CODE void __attribute__((constructor)) __rt_rtc_init()
{
  __rtc_handler = NULL;
1c00728e:	3a800793          	li	a5,936
1c007292:	0207ac23          	sw	zero,56(a5)
  dev_rtc.open_count = 0;
1c007296:	02078823          	sb	zero,48(a5)
  __rt_rtc_init_done = 0;
1c00729a:	0207aa23          	sw	zero,52(a5)
}
1c00729e:	8082                	ret

1c0072a0 <__rt_spim_init>:

RT_FC_BOOT_CODE void __attribute__((constructor)) __rt_spim_init()
{
  for (int i=0; i<ARCHI_UDMA_NB_SPIM; i++)
  {
    __rt_spim_open_count[i] = 0;
1c0072a0:	1c00a7b7          	lui	a5,0x1c00a
1c0072a4:	1f478793          	addi	a5,a5,500 # 1c00a1f4 <__rt_spim_open_count>
1c0072a8:	0007a023          	sw	zero,0(a5)
1c0072ac:	0007a223          	sw	zero,4(a5)
  }
}
1c0072b0:	8082                	ret

1c0072b2 <__rt_io_end_of_flush>:
  if (rt_iodev() == RT_IODEV_UART)
  {
    __rt_io_start(NULL);
    __rt_cbsys_add(RT_CBSYS_STOP, __rt_io_stop, NULL);
    __rt_io_pending_flush = 0;
    rt_event_alloc(NULL, 1);
1c0072b2:	1c00a7b7          	lui	a5,0x1c00a
1c0072b6:	2007a023          	sw	zero,512(a5) # 1c00a200 <__rt_io_pending_flush>
1c0072ba:	00052c23          	sw	zero,24(a0)
1c0072be:	8082                	ret

1c0072c0 <__rt_io_uart_wait_req>:
1c0072c0:	1141                	addi	sp,sp,-16
1c0072c2:	c226                	sw	s1,4(sp)
1c0072c4:	84aa                	mv	s1,a0
1c0072c6:	c606                	sw	ra,12(sp)
1c0072c8:	c422                	sw	s0,8(sp)
1c0072ca:	c04a                	sw	s2,0(sp)
1c0072cc:	30047973          	csrrci	s2,mstatus,8
1c0072d0:	1c00a437          	lui	s0,0x1c00a
1c0072d4:	1fc40413          	addi	s0,s0,508 # 1c00a1fc <__rt_io_event_current>
1c0072d8:	4008                	lw	a0,0(s0)
1c0072da:	c509                	beqz	a0,1c0072e4 <__rt_io_uart_wait_req+0x24>
1c0072dc:	f61fc0ef          	jal	ra,1c00423c <rt_event_wait>
1c0072e0:	00042023          	sw	zero,0(s0)
1c0072e4:	4785                	li	a5,1
1c0072e6:	08f48023          	sb	a5,128(s1)
1c0072ea:	0814c783          	lbu	a5,129(s1)
1c0072ee:	00201737          	lui	a4,0x201
1c0072f2:	e0470713          	addi	a4,a4,-508 # 200e04 <__L2+0x180e04>
1c0072f6:	04078793          	addi	a5,a5,64
1c0072fa:	07da                	slli	a5,a5,0x16
1c0072fc:	0007e723          	p.sw	zero,a4(a5)
1c007300:	30091073          	csrw	mstatus,s2
1c007304:	40b2                	lw	ra,12(sp)
1c007306:	4422                	lw	s0,8(sp)
1c007308:	4492                	lw	s1,4(sp)
1c00730a:	4902                	lw	s2,0(sp)
1c00730c:	0141                	addi	sp,sp,16
1c00730e:	8082                	ret

1c007310 <__rt_do_putc_host>:
1c007310:	1c00a737          	lui	a4,0x1c00a
1c007314:	20470793          	addi	a5,a4,516 # 1c00a204 <__rt_putc_host_buffer_index>
1c007318:	4390                	lw	a2,0(a5)
1c00731a:	20470713          	addi	a4,a4,516
1c00731e:	00160693          	addi	a3,a2,1
1c007322:	c394                	sw	a3,0(a5)
1c007324:	1c00a7b7          	lui	a5,0x1c00a
1c007328:	e3878593          	addi	a1,a5,-456 # 1c009e38 <__rt_putc_host_buffer>
1c00732c:	00a5c623          	p.sb	a0,a2(a1)
1c007330:	07f00593          	li	a1,127
1c007334:	e3878613          	addi	a2,a5,-456
1c007338:	00b68463          	beq	a3,a1,1c007340 <__rt_do_putc_host+0x30>
1c00733c:	00a53963          	p.bneimm	a0,10,1c00734e <__rt_do_putc_host+0x3e>
1c007340:	e3878513          	addi	a0,a5,-456
1c007344:	000646a3          	p.sb	zero,a3(a2)
1c007348:	00072023          	sw	zero,0(a4)
1c00734c:	a5b9                	j	1c00799a <semihost_write0>
1c00734e:	8082                	ret

1c007350 <__rt_io_start>:
1c007350:	1101                	addi	sp,sp,-32
1c007352:	0028                	addi	a0,sp,8
1c007354:	ce06                	sw	ra,28(sp)
1c007356:	cc22                	sw	s0,24(sp)
1c007358:	3a0010ef          	jal	ra,1c0086f8 <rt_uart_conf_init>
1c00735c:	4585                	li	a1,1
1c00735e:	4501                	li	a0,0
1c007360:	d7bfc0ef          	jal	ra,1c0040da <rt_event_alloc>
1c007364:	547d                	li	s0,-1
1c007366:	ed0d                	bnez	a0,1c0073a0 <__rt_io_start+0x50>
1c007368:	1c0097b7          	lui	a5,0x1c009
1c00736c:	3547a783          	lw	a5,852(a5) # 1c009354 <__rt_iodev_uart_baudrate>
1c007370:	842a                	mv	s0,a0
1c007372:	1c00a537          	lui	a0,0x1c00a
1c007376:	01c00593          	li	a1,28
1c00737a:	13850513          	addi	a0,a0,312 # 1c00a138 <__rt_io_event>
1c00737e:	c43e                	sw	a5,8(sp)
1c007380:	d1bfc0ef          	jal	ra,1c00409a <__rt_event_init>
1c007384:	1c00a7b7          	lui	a5,0x1c00a
1c007388:	1d87a503          	lw	a0,472(a5) # 1c00a1d8 <__rt_iodev_uart_channel>
1c00738c:	4681                	li	a3,0
1c00738e:	4601                	li	a2,0
1c007390:	002c                	addi	a1,sp,8
1c007392:	0511                	addi	a0,a0,4
1c007394:	374010ef          	jal	ra,1c008708 <__rt_uart_open>
1c007398:	1c00a7b7          	lui	a5,0x1c00a
1c00739c:	20a7a423          	sw	a0,520(a5) # 1c00a208 <_rt_io_uart>
1c0073a0:	8522                	mv	a0,s0
1c0073a2:	40f2                	lw	ra,28(sp)
1c0073a4:	4462                	lw	s0,24(sp)
1c0073a6:	6105                	addi	sp,sp,32
1c0073a8:	8082                	ret

1c0073aa <rt_event_execute.isra.4.constprop.12>:
1c0073aa:	1141                	addi	sp,sp,-16
1c0073ac:	c606                	sw	ra,12(sp)
1c0073ae:	c422                	sw	s0,8(sp)
1c0073b0:	30047473          	csrrci	s0,mstatus,8
1c0073b4:	4585                	li	a1,1
1c0073b6:	01c00513          	li	a0,28
1c0073ba:	df5fc0ef          	jal	ra,1c0041ae <__rt_event_execute>
1c0073be:	30041073          	csrw	mstatus,s0
1c0073c2:	40b2                	lw	ra,12(sp)
1c0073c4:	4422                	lw	s0,8(sp)
1c0073c6:	0141                	addi	sp,sp,16
1c0073c8:	8082                	ret

1c0073ca <__rt_io_lock>:
1c0073ca:	1c0097b7          	lui	a5,0x1c009
1c0073ce:	29c7a783          	lw	a5,668(a5) # 1c00929c <__hal_debug_struct+0x10>
1c0073d2:	cf81                	beqz	a5,1c0073ea <__rt_io_lock+0x20>
1c0073d4:	1c00a7b7          	lui	a5,0x1c00a
1c0073d8:	2087a783          	lw	a5,520(a5) # 1c00a208 <_rt_io_uart>
1c0073dc:	e799                	bnez	a5,1c0073ea <__rt_io_lock+0x20>
1c0073de:	1c0097b7          	lui	a5,0x1c009
1c0073e2:	3507a783          	lw	a5,848(a5) # 1c009350 <__rt_iodev>
1c0073e6:	0427b963          	p.bneimm	a5,2,1c007438 <__rt_io_lock+0x6e>
1c0073ea:	7135                	addi	sp,sp,-160
1c0073ec:	014027f3          	csrr	a5,uhartid
1c0073f0:	cf06                	sw	ra,156(sp)
1c0073f2:	ca5797b3          	p.extractu	a5,a5,5,5
1c0073f6:	02000713          	li	a4,32
1c0073fa:	1b001537          	lui	a0,0x1b001
1c0073fe:	00e79963          	bne	a5,a4,1c007410 <__rt_io_lock+0x46>
1c007402:	c0c50513          	addi	a0,a0,-1012 # 1b000c0c <__rt_io_fc_lock>
1c007406:	94bfc0ef          	jal	ra,1c003d50 <__rt_fc_lock>
1c00740a:	40fa                	lw	ra,156(sp)
1c00740c:	610d                	addi	sp,sp,160
1c00740e:	8082                	ret
1c007410:	004c                	addi	a1,sp,4
1c007412:	c0c50513          	addi	a0,a0,-1012
1c007416:	9a1fc0ef          	jal	ra,1c003db6 <__rt_fc_cluster_lock>
1c00741a:	4689                	li	a3,2
1c00741c:	00204737          	lui	a4,0x204
1c007420:	08c14783          	lbu	a5,140(sp)
1c007424:	0ff7f793          	andi	a5,a5,255
1c007428:	f3ed                	bnez	a5,1c00740a <__rt_io_lock+0x40>
1c00742a:	00d72423          	sw	a3,8(a4) # 204008 <__L2+0x184008>
1c00742e:	03c76783          	p.elw	a5,60(a4)
1c007432:	00d72223          	sw	a3,4(a4)
1c007436:	b7ed                	j	1c007420 <__rt_io_lock+0x56>
1c007438:	8082                	ret

1c00743a <__rt_putc_host_cluster_req>:
1c00743a:	1141                	addi	sp,sp,-16
1c00743c:	c422                	sw	s0,8(sp)
1c00743e:	c606                	sw	ra,12(sp)
1c007440:	842a                	mv	s0,a0
1c007442:	08954503          	lbu	a0,137(a0)
1c007446:	ecbff0ef          	jal	ra,1c007310 <__rt_do_putc_host>
1c00744a:	08844783          	lbu	a5,136(s0)
1c00744e:	4705                	li	a4,1
1c007450:	08e42223          	sw	a4,132(s0)
1c007454:	00201737          	lui	a4,0x201
1c007458:	40b2                	lw	ra,12(sp)
1c00745a:	4422                	lw	s0,8(sp)
1c00745c:	04078793          	addi	a5,a5,64
1c007460:	07da                	slli	a5,a5,0x16
1c007462:	e0470713          	addi	a4,a4,-508 # 200e04 <__L2+0x180e04>
1c007466:	0007e723          	p.sw	zero,a4(a5)
1c00746a:	0141                	addi	sp,sp,16
1c00746c:	8082                	ret

1c00746e <__rt_io_unlock>:
1c00746e:	1c0097b7          	lui	a5,0x1c009
1c007472:	29c7a783          	lw	a5,668(a5) # 1c00929c <__hal_debug_struct+0x10>
1c007476:	cf81                	beqz	a5,1c00748e <__rt_io_unlock+0x20>
1c007478:	1c00a7b7          	lui	a5,0x1c00a
1c00747c:	2087a783          	lw	a5,520(a5) # 1c00a208 <_rt_io_uart>
1c007480:	e799                	bnez	a5,1c00748e <__rt_io_unlock+0x20>
1c007482:	1c0097b7          	lui	a5,0x1c009
1c007486:	3507a783          	lw	a5,848(a5) # 1c009350 <__rt_iodev>
1c00748a:	0427b963          	p.bneimm	a5,2,1c0074dc <__rt_io_unlock+0x6e>
1c00748e:	7135                	addi	sp,sp,-160
1c007490:	014027f3          	csrr	a5,uhartid
1c007494:	cf06                	sw	ra,156(sp)
1c007496:	ca5797b3          	p.extractu	a5,a5,5,5
1c00749a:	02000713          	li	a4,32
1c00749e:	1b001537          	lui	a0,0x1b001
1c0074a2:	00e79963          	bne	a5,a4,1c0074b4 <__rt_io_unlock+0x46>
1c0074a6:	c0c50513          	addi	a0,a0,-1012 # 1b000c0c <__rt_io_fc_lock>
1c0074aa:	8d9fc0ef          	jal	ra,1c003d82 <__rt_fc_unlock>
1c0074ae:	40fa                	lw	ra,156(sp)
1c0074b0:	610d                	addi	sp,sp,160
1c0074b2:	8082                	ret
1c0074b4:	004c                	addi	a1,sp,4
1c0074b6:	c0c50513          	addi	a0,a0,-1012
1c0074ba:	935fc0ef          	jal	ra,1c003dee <__rt_fc_cluster_unlock>
1c0074be:	4689                	li	a3,2
1c0074c0:	00204737          	lui	a4,0x204
1c0074c4:	08c14783          	lbu	a5,140(sp)
1c0074c8:	0ff7f793          	andi	a5,a5,255
1c0074cc:	f3ed                	bnez	a5,1c0074ae <__rt_io_unlock+0x40>
1c0074ce:	00d72423          	sw	a3,8(a4) # 204008 <__L2+0x184008>
1c0074d2:	03c76783          	p.elw	a5,60(a4)
1c0074d6:	00d72223          	sw	a3,4(a4)
1c0074da:	b7ed                	j	1c0074c4 <__rt_io_unlock+0x56>
1c0074dc:	8082                	ret

1c0074de <__rt_io_uart_flush.constprop.11>:
1c0074de:	7171                	addi	sp,sp,-176
1c0074e0:	d522                	sw	s0,168(sp)
1c0074e2:	d706                	sw	ra,172(sp)
1c0074e4:	d326                	sw	s1,164(sp)
1c0074e6:	d14a                	sw	s2,160(sp)
1c0074e8:	cf4e                	sw	s3,156(sp)
1c0074ea:	cd52                	sw	s4,152(sp)
1c0074ec:	1c00a437          	lui	s0,0x1c00a
1c0074f0:	20042783          	lw	a5,512(s0) # 1c00a200 <__rt_io_pending_flush>
1c0074f4:	20040993          	addi	s3,s0,512
1c0074f8:	efad                	bnez	a5,1c007572 <__rt_io_uart_flush.constprop.11+0x94>
1c0074fa:	1c009637          	lui	a2,0x1c009
1c0074fe:	28c60793          	addi	a5,a2,652 # 1c00928c <__hal_debug_struct>
1c007502:	4f80                	lw	s0,24(a5)
1c007504:	28c60a13          	addi	s4,a2,652
1c007508:	cc29                	beqz	s0,1c007562 <__rt_io_uart_flush.constprop.11+0x84>
1c00750a:	1c00a737          	lui	a4,0x1c00a
1c00750e:	014027f3          	csrr	a5,uhartid
1c007512:	20872483          	lw	s1,520(a4) # 1c00a208 <_rt_io_uart>
1c007516:	ca5797b3          	p.extractu	a5,a5,5,5
1c00751a:	02000713          	li	a4,32
1c00751e:	1c009937          	lui	s2,0x1c009
1c007522:	06e79263          	bne	a5,a4,1c007586 <__rt_io_uart_flush.constprop.11+0xa8>
1c007526:	1c0075b7          	lui	a1,0x1c007
1c00752a:	4785                	li	a5,1
1c00752c:	28c60613          	addi	a2,a2,652
1c007530:	2b258593          	addi	a1,a1,690 # 1c0072b2 <__rt_io_end_of_flush>
1c007534:	4501                	li	a0,0
1c007536:	00f9a023          	sw	a5,0(s3)
1c00753a:	c15fc0ef          	jal	ra,1c00414e <rt_event_get>
1c00753e:	40cc                	lw	a1,4(s1)
1c007540:	87aa                	mv	a5,a0
1c007542:	4701                	li	a4,0
1c007544:	0586                	slli	a1,a1,0x1
1c007546:	86a2                	mv	a3,s0
1c007548:	2a890613          	addi	a2,s2,680 # 1c0092a8 <__hal_debug_struct+0x1c>
1c00754c:	0585                	addi	a1,a1,1
1c00754e:	4501                	li	a0,0
1c007550:	922fd0ef          	jal	ra,1c004672 <rt_periph_copy>
1c007554:	f1bff0ef          	jal	ra,1c00746e <__rt_io_unlock>
1c007558:	0009a783          	lw	a5,0(s3)
1c00755c:	e395                	bnez	a5,1c007580 <__rt_io_uart_flush.constprop.11+0xa2>
1c00755e:	e6dff0ef          	jal	ra,1c0073ca <__rt_io_lock>
1c007562:	50ba                	lw	ra,172(sp)
1c007564:	542a                	lw	s0,168(sp)
1c007566:	549a                	lw	s1,164(sp)
1c007568:	590a                	lw	s2,160(sp)
1c00756a:	49fa                	lw	s3,156(sp)
1c00756c:	4a6a                	lw	s4,152(sp)
1c00756e:	614d                	addi	sp,sp,176
1c007570:	8082                	ret
1c007572:	efdff0ef          	jal	ra,1c00746e <__rt_io_unlock>
1c007576:	e35ff0ef          	jal	ra,1c0073aa <rt_event_execute.isra.4.constprop.12>
1c00757a:	e51ff0ef          	jal	ra,1c0073ca <__rt_io_lock>
1c00757e:	bf8d                	j	1c0074f0 <__rt_io_uart_flush.constprop.11+0x12>
1c007580:	e2bff0ef          	jal	ra,1c0073aa <rt_event_execute.isra.4.constprop.12>
1c007584:	bfd1                	j	1c007558 <__rt_io_uart_flush.constprop.11+0x7a>
1c007586:	868a                	mv	a3,sp
1c007588:	8622                	mv	a2,s0
1c00758a:	2a890593          	addi	a1,s2,680
1c00758e:	8526                	mv	a0,s1
1c007590:	254010ef          	jal	ra,1c0087e4 <rt_uart_cluster_write>
1c007594:	4689                	li	a3,2
1c007596:	00204737          	lui	a4,0x204
1c00759a:	08c14783          	lbu	a5,140(sp)
1c00759e:	0ff7f793          	andi	a5,a5,255
1c0075a2:	c781                	beqz	a5,1c0075aa <__rt_io_uart_flush.constprop.11+0xcc>
1c0075a4:	000a2c23          	sw	zero,24(s4)
1c0075a8:	bf6d                	j	1c007562 <__rt_io_uart_flush.constprop.11+0x84>
1c0075aa:	00d72423          	sw	a3,8(a4) # 204008 <__L2+0x184008>
1c0075ae:	03c76783          	p.elw	a5,60(a4)
1c0075b2:	00d72223          	sw	a3,4(a4)
1c0075b6:	b7d5                	j	1c00759a <__rt_io_uart_flush.constprop.11+0xbc>

1c0075b8 <__rt_io_uart_wait_pending>:
1c0075b8:	7135                	addi	sp,sp,-160
1c0075ba:	cd22                	sw	s0,152(sp)
1c0075bc:	cf06                	sw	ra,156(sp)
1c0075be:	1c00a437          	lui	s0,0x1c00a
1c0075c2:	20042783          	lw	a5,512(s0) # 1c00a200 <__rt_io_pending_flush>
1c0075c6:	eb85                	bnez	a5,1c0075f6 <__rt_io_uart_wait_pending+0x3e>
1c0075c8:	1c00a437          	lui	s0,0x1c00a
1c0075cc:	1fc40413          	addi	s0,s0,508 # 1c00a1fc <__rt_io_event_current>
1c0075d0:	4008                	lw	a0,0(s0)
1c0075d2:	cd11                	beqz	a0,1c0075ee <__rt_io_uart_wait_pending+0x36>
1c0075d4:	014027f3          	csrr	a5,uhartid
1c0075d8:	8795                	srai	a5,a5,0x5
1c0075da:	f267b7b3          	p.bclr	a5,a5,25,6
1c0075de:	02000713          	li	a4,32
1c0075e2:	02e79163          	bne	a5,a4,1c007604 <__rt_io_uart_wait_pending+0x4c>
1c0075e6:	c57fc0ef          	jal	ra,1c00423c <rt_event_wait>
1c0075ea:	00042023          	sw	zero,0(s0)
1c0075ee:	40fa                	lw	ra,156(sp)
1c0075f0:	446a                	lw	s0,152(sp)
1c0075f2:	610d                	addi	sp,sp,160
1c0075f4:	8082                	ret
1c0075f6:	e79ff0ef          	jal	ra,1c00746e <__rt_io_unlock>
1c0075fa:	db1ff0ef          	jal	ra,1c0073aa <rt_event_execute.isra.4.constprop.12>
1c0075fe:	dcdff0ef          	jal	ra,1c0073ca <__rt_io_lock>
1c007602:	b7c1                	j	1c0075c2 <__rt_io_uart_wait_pending+0xa>
1c007604:	08f106a3          	sb	a5,141(sp)
1c007608:	1c0077b7          	lui	a5,0x1c007
1c00760c:	2c078793          	addi	a5,a5,704 # 1c0072c0 <__rt_io_uart_wait_req>
1c007610:	4705                	li	a4,1
1c007612:	c83e                	sw	a5,16(sp)
1c007614:	0068                	addi	a0,sp,12
1c007616:	1c00a7b7          	lui	a5,0x1c00a
1c00761a:	14e7ae23          	sw	a4,348(a5) # 1c00a15c <__rt_io_event+0x24>
1c00761e:	08010623          	sb	zero,140(sp)
1c007622:	d802                	sw	zero,48(sp)
1c007624:	da02                	sw	zero,52(sp)
1c007626:	ca2a                	sw	a0,20(sp)
1c007628:	9f5fd0ef          	jal	ra,1c00501c <__rt_cluster_push_fc_event>
1c00762c:	4689                	li	a3,2
1c00762e:	00204737          	lui	a4,0x204
1c007632:	08c14783          	lbu	a5,140(sp)
1c007636:	0ff7f793          	andi	a5,a5,255
1c00763a:	fbd5                	bnez	a5,1c0075ee <__rt_io_uart_wait_pending+0x36>
1c00763c:	00d72423          	sw	a3,8(a4) # 204008 <__L2+0x184008>
1c007640:	03c76783          	p.elw	a5,60(a4)
1c007644:	00d72223          	sw	a3,4(a4)
1c007648:	b7ed                	j	1c007632 <__rt_io_uart_wait_pending+0x7a>

1c00764a <__rt_io_stop>:
1c00764a:	1141                	addi	sp,sp,-16
1c00764c:	c422                	sw	s0,8(sp)
1c00764e:	1c00a437          	lui	s0,0x1c00a
1c007652:	c606                	sw	ra,12(sp)
1c007654:	20840413          	addi	s0,s0,520 # 1c00a208 <_rt_io_uart>
1c007658:	f61ff0ef          	jal	ra,1c0075b8 <__rt_io_uart_wait_pending>
1c00765c:	4008                	lw	a0,0(s0)
1c00765e:	4581                	li	a1,0
1c007660:	136010ef          	jal	ra,1c008796 <rt_uart_close>
1c007664:	40b2                	lw	ra,12(sp)
1c007666:	00042023          	sw	zero,0(s0)
1c00766a:	4422                	lw	s0,8(sp)
1c00766c:	4501                	li	a0,0
1c00766e:	0141                	addi	sp,sp,16
1c007670:	8082                	ret

1c007672 <strlen>:
1c007672:	87aa                	mv	a5,a0
1c007674:	0007c703          	lbu	a4,0(a5)
1c007678:	00178693          	addi	a3,a5,1
1c00767c:	e701                	bnez	a4,1c007684 <strlen+0x12>
1c00767e:	40a78533          	sub	a0,a5,a0
1c007682:	8082                	ret
1c007684:	87b6                	mv	a5,a3
1c007686:	b7fd                	j	1c007674 <strlen+0x2>

1c007688 <memset>:
1c007688:	962a                	add	a2,a2,a0
1c00768a:	87aa                	mv	a5,a0
1c00768c:	00c79363          	bne	a5,a2,1c007692 <memset+0xa>
1c007690:	8082                	ret
1c007692:	00b780ab          	p.sb	a1,1(a5!)
1c007696:	bfdd                	j	1c00768c <memset+0x4>

1c007698 <memcpy>:
1c007698:	00a5e733          	or	a4,a1,a0
1c00769c:	fa273733          	p.bclr	a4,a4,29,2
1c0076a0:	87aa                	mv	a5,a0
1c0076a2:	c709                	beqz	a4,1c0076ac <memcpy+0x14>
1c0076a4:	962e                	add	a2,a2,a1
1c0076a6:	00c59f63          	bne	a1,a2,1c0076c4 <memcpy+0x2c>
1c0076aa:	8082                	ret
1c0076ac:	fa263733          	p.bclr	a4,a2,29,2
1c0076b0:	fb75                	bnez	a4,1c0076a4 <memcpy+0xc>
1c0076b2:	962e                	add	a2,a2,a1
1c0076b4:	00c59363          	bne	a1,a2,1c0076ba <memcpy+0x22>
1c0076b8:	8082                	ret
1c0076ba:	0045a70b          	p.lw	a4,4(a1!)
1c0076be:	00e7a22b          	p.sw	a4,4(a5!)
1c0076c2:	bfcd                	j	1c0076b4 <memcpy+0x1c>
1c0076c4:	0015c70b          	p.lbu	a4,1(a1!)
1c0076c8:	00e780ab          	p.sb	a4,1(a5!)
1c0076cc:	bfe9                	j	1c0076a6 <memcpy+0xe>

1c0076ce <strchr>:
1c0076ce:	0ff5f593          	andi	a1,a1,255
1c0076d2:	00054703          	lbu	a4,0(a0)
1c0076d6:	87aa                	mv	a5,a0
1c0076d8:	0505                	addi	a0,a0,1
1c0076da:	00b70563          	beq	a4,a1,1c0076e4 <strchr+0x16>
1c0076de:	fb75                	bnez	a4,1c0076d2 <strchr+0x4>
1c0076e0:	c191                	beqz	a1,1c0076e4 <strchr+0x16>
1c0076e2:	4781                	li	a5,0
1c0076e4:	853e                	mv	a0,a5
1c0076e6:	8082                	ret

1c0076e8 <__rt_putc_debug_bridge>:
1c0076e8:	1141                	addi	sp,sp,-16
1c0076ea:	c422                	sw	s0,8(sp)
1c0076ec:	1c009437          	lui	s0,0x1c009
1c0076f0:	c226                	sw	s1,4(sp)
1c0076f2:	c606                	sw	ra,12(sp)
1c0076f4:	84aa                	mv	s1,a0
1c0076f6:	28c40413          	addi	s0,s0,652 # 1c00928c <__hal_debug_struct>
1c0076fa:	485c                	lw	a5,20(s0)
1c0076fc:	c791                	beqz	a5,1c007708 <__rt_putc_debug_bridge+0x20>
1c0076fe:	06400513          	li	a0,100
1c007702:	dcffc0ef          	jal	ra,1c0044d0 <rt_time_wait_us>
1c007706:	bfd5                	j	1c0076fa <__rt_putc_debug_bridge+0x12>
1c007708:	4c1c                	lw	a5,24(s0)
1c00770a:	00178713          	addi	a4,a5,1
1c00770e:	97a2                	add	a5,a5,s0
1c007710:	00978e23          	sb	s1,28(a5)
1c007714:	cc18                	sw	a4,24(s0)
1c007716:	4c14                	lw	a3,24(s0)
1c007718:	08000793          	li	a5,128
1c00771c:	00f68463          	beq	a3,a5,1c007724 <__rt_putc_debug_bridge+0x3c>
1c007720:	00a4b663          	p.bneimm	s1,10,1c00772c <__rt_putc_debug_bridge+0x44>
1c007724:	c701                	beqz	a4,1c00772c <__rt_putc_debug_bridge+0x44>
1c007726:	c858                	sw	a4,20(s0)
1c007728:	00042c23          	sw	zero,24(s0)
1c00772c:	4c1c                	lw	a5,24(s0)
1c00772e:	e799                	bnez	a5,1c00773c <__rt_putc_debug_bridge+0x54>
1c007730:	4422                	lw	s0,8(sp)
1c007732:	40b2                	lw	ra,12(sp)
1c007734:	4492                	lw	s1,4(sp)
1c007736:	0141                	addi	sp,sp,16
1c007738:	887fc06f          	j	1c003fbe <__rt_bridge_printf_flush>
1c00773c:	40b2                	lw	ra,12(sp)
1c00773e:	4422                	lw	s0,8(sp)
1c007740:	4492                	lw	s1,4(sp)
1c007742:	0141                	addi	sp,sp,16
1c007744:	8082                	ret

1c007746 <__rt_putc_uart>:
1c007746:	1101                	addi	sp,sp,-32
1c007748:	c62a                	sw	a0,12(sp)
1c00774a:	ce06                	sw	ra,28(sp)
1c00774c:	e6dff0ef          	jal	ra,1c0075b8 <__rt_io_uart_wait_pending>
1c007750:	1c0097b7          	lui	a5,0x1c009
1c007754:	28c78793          	addi	a5,a5,652 # 1c00928c <__hal_debug_struct>
1c007758:	4f94                	lw	a3,24(a5)
1c00775a:	4532                	lw	a0,12(sp)
1c00775c:	00168713          	addi	a4,a3,1
1c007760:	cf98                	sw	a4,24(a5)
1c007762:	97b6                	add	a5,a5,a3
1c007764:	00a78e23          	sb	a0,28(a5)
1c007768:	08000793          	li	a5,128
1c00776c:	00f70463          	beq	a4,a5,1c007774 <__rt_putc_uart+0x2e>
1c007770:	00a53663          	p.bneimm	a0,10,1c00777c <__rt_putc_uart+0x36>
1c007774:	40f2                	lw	ra,28(sp)
1c007776:	6105                	addi	sp,sp,32
1c007778:	d67ff06f          	j	1c0074de <__rt_io_uart_flush.constprop.11>
1c00777c:	40f2                	lw	ra,28(sp)
1c00777e:	6105                	addi	sp,sp,32
1c007780:	8082                	ret

1c007782 <tfp_putc.isra.9>:
1c007782:	1c0097b7          	lui	a5,0x1c009
1c007786:	3507a783          	lw	a5,848(a5) # 1c009350 <__rt_iodev>
1c00778a:	7135                	addi	sp,sp,-160
1c00778c:	cf06                	sw	ra,156(sp)
1c00778e:	0427bf63          	p.bneimm	a5,2,1c0077ec <tfp_putc.isra.9+0x6a>
1c007792:	014027f3          	csrr	a5,uhartid
1c007796:	8795                	srai	a5,a5,0x5
1c007798:	f267b7b3          	p.bclr	a5,a5,25,6
1c00779c:	02000713          	li	a4,32
1c0077a0:	00e79763          	bne	a5,a4,1c0077ae <tfp_putc.isra.9+0x2c>
1c0077a4:	b6dff0ef          	jal	ra,1c007310 <__rt_do_putc_host>
1c0077a8:	40fa                	lw	ra,156(sp)
1c0077aa:	610d                	addi	sp,sp,160
1c0077ac:	8082                	ret
1c0077ae:	08f10623          	sb	a5,140(sp)
1c0077b2:	1c0077b7          	lui	a5,0x1c007
1c0077b6:	4705                	li	a4,1
1c0077b8:	43a78793          	addi	a5,a5,1082 # 1c00743a <__rt_putc_host_cluster_req>
1c0077bc:	08a106a3          	sb	a0,141(sp)
1c0077c0:	0048                	addi	a0,sp,4
1c0077c2:	d63a                	sw	a4,44(sp)
1c0077c4:	c43e                	sw	a5,8(sp)
1c0077c6:	c502                	sw	zero,136(sp)
1c0077c8:	ce02                	sw	zero,28(sp)
1c0077ca:	c62a                	sw	a0,12(sp)
1c0077cc:	00010c23          	sb	zero,24(sp)
1c0077d0:	84dfd0ef          	jal	ra,1c00501c <__rt_cluster_push_fc_event>
1c0077d4:	4709                	li	a4,2
1c0077d6:	002047b7          	lui	a5,0x204
1c0077da:	46aa                	lw	a3,136(sp)
1c0077dc:	f6f1                	bnez	a3,1c0077a8 <tfp_putc.isra.9+0x26>
1c0077de:	00e7a423          	sw	a4,8(a5) # 204008 <__L2+0x184008>
1c0077e2:	03c7e683          	p.elw	a3,60(a5)
1c0077e6:	00e7a223          	sw	a4,4(a5)
1c0077ea:	bfc5                	j	1c0077da <tfp_putc.isra.9+0x58>
1c0077ec:	1c00a7b7          	lui	a5,0x1c00a
1c0077f0:	2087a783          	lw	a5,520(a5) # 1c00a208 <_rt_io_uart>
1c0077f4:	c781                	beqz	a5,1c0077fc <tfp_putc.isra.9+0x7a>
1c0077f6:	f51ff0ef          	jal	ra,1c007746 <__rt_putc_uart>
1c0077fa:	b77d                	j	1c0077a8 <tfp_putc.isra.9+0x26>
1c0077fc:	1c0097b7          	lui	a5,0x1c009
1c007800:	29c7a783          	lw	a5,668(a5) # 1c00929c <__hal_debug_struct+0x10>
1c007804:	c395                	beqz	a5,1c007828 <tfp_putc.isra.9+0xa6>
1c007806:	014027f3          	csrr	a5,uhartid
1c00780a:	00379713          	slli	a4,a5,0x3
1c00780e:	1a1106b7          	lui	a3,0x1a110
1c007812:	ee873733          	p.bclr	a4,a4,23,8
1c007816:	9736                	add	a4,a4,a3
1c007818:	6689                	lui	a3,0x2
1c00781a:	078a                	slli	a5,a5,0x2
1c00781c:	f8068693          	addi	a3,a3,-128 # 1f80 <__rt_stack_size+0x1780>
1c007820:	8ff5                	and	a5,a5,a3
1c007822:	00a767a3          	p.sw	a0,a5(a4)
1c007826:	b749                	j	1c0077a8 <tfp_putc.isra.9+0x26>
1c007828:	ec1ff0ef          	jal	ra,1c0076e8 <__rt_putc_debug_bridge>
1c00782c:	bfb5                	j	1c0077a8 <tfp_putc.isra.9+0x26>

1c00782e <puts>:
1c00782e:	1141                	addi	sp,sp,-16
1c007830:	c422                	sw	s0,8(sp)
1c007832:	c606                	sw	ra,12(sp)
1c007834:	842a                	mv	s0,a0
1c007836:	b95ff0ef          	jal	ra,1c0073ca <__rt_io_lock>
1c00783a:	0014450b          	p.lbu	a0,1(s0!)
1c00783e:	c501                	beqz	a0,1c007846 <puts+0x18>
1c007840:	f43ff0ef          	jal	ra,1c007782 <tfp_putc.isra.9>
1c007844:	bfdd                	j	1c00783a <puts+0xc>
1c007846:	4529                	li	a0,10
1c007848:	f3bff0ef          	jal	ra,1c007782 <tfp_putc.isra.9>
1c00784c:	c23ff0ef          	jal	ra,1c00746e <__rt_io_unlock>
1c007850:	40b2                	lw	ra,12(sp)
1c007852:	4422                	lw	s0,8(sp)
1c007854:	4501                	li	a0,0
1c007856:	0141                	addi	sp,sp,16
1c007858:	8082                	ret

1c00785a <fputc_locked>:
1c00785a:	1141                	addi	sp,sp,-16
1c00785c:	c422                	sw	s0,8(sp)
1c00785e:	842a                	mv	s0,a0
1c007860:	0ff57513          	andi	a0,a0,255
1c007864:	c606                	sw	ra,12(sp)
1c007866:	f1dff0ef          	jal	ra,1c007782 <tfp_putc.isra.9>
1c00786a:	8522                	mv	a0,s0
1c00786c:	40b2                	lw	ra,12(sp)
1c00786e:	4422                	lw	s0,8(sp)
1c007870:	0141                	addi	sp,sp,16
1c007872:	8082                	ret

1c007874 <_prf_locked>:
1c007874:	1101                	addi	sp,sp,-32
1c007876:	ce06                	sw	ra,28(sp)
1c007878:	c02a                	sw	a0,0(sp)
1c00787a:	c62e                	sw	a1,12(sp)
1c00787c:	c432                	sw	a2,8(sp)
1c00787e:	c236                	sw	a3,4(sp)
1c007880:	b4bff0ef          	jal	ra,1c0073ca <__rt_io_lock>
1c007884:	4692                	lw	a3,4(sp)
1c007886:	4622                	lw	a2,8(sp)
1c007888:	45b2                	lw	a1,12(sp)
1c00788a:	4502                	lw	a0,0(sp)
1c00788c:	2c95                	jal	1c007b00 <_prf>
1c00788e:	c02a                	sw	a0,0(sp)
1c007890:	bdfff0ef          	jal	ra,1c00746e <__rt_io_unlock>
1c007894:	40f2                	lw	ra,28(sp)
1c007896:	4502                	lw	a0,0(sp)
1c007898:	6105                	addi	sp,sp,32
1c00789a:	8082                	ret

1c00789c <exit>:
1c00789c:	1101                	addi	sp,sp,-32
1c00789e:	cc22                	sw	s0,24(sp)
1c0078a0:	c84a                	sw	s2,16(sp)
1c0078a2:	c62a                	sw	a0,12(sp)
1c0078a4:	ce06                	sw	ra,28(sp)
1c0078a6:	ca26                	sw	s1,20(sp)
1c0078a8:	a80fc0ef          	jal	ra,1c003b28 <__rt_deinit>
1c0078ac:	4532                	lw	a0,12(sp)
1c0078ae:	1a104437          	lui	s0,0x1a104
1c0078b2:	0a040793          	addi	a5,s0,160 # 1a1040a0 <__l1_end+0xa104080>
1c0078b6:	c1f54933          	p.bset	s2,a0,0,31
1c0078ba:	0127a023          	sw	s2,0(a5)
1c0078be:	1c0097b7          	lui	a5,0x1c009
1c0078c2:	3507a783          	lw	a5,848(a5) # 1c009350 <__rt_iodev>
1c0078c6:	0027be63          	p.bneimm	a5,2,1c0078e2 <exit+0x46>
1c0078ca:	c519                	beqz	a0,1c0078d8 <exit+0x3c>
1c0078cc:	00020537          	lui	a0,0x20
1c0078d0:	02350513          	addi	a0,a0,35 # 20023 <__L1Cl+0x10023>
1c0078d4:	20f9                	jal	1c0079a2 <semihost_exit>
1c0078d6:	a001                	j	1c0078d6 <exit+0x3a>
1c0078d8:	00020537          	lui	a0,0x20
1c0078dc:	02650513          	addi	a0,a0,38 # 20026 <__L1Cl+0x10026>
1c0078e0:	bfd5                	j	1c0078d4 <exit+0x38>
1c0078e2:	1c0094b7          	lui	s1,0x1c009
1c0078e6:	28c48493          	addi	s1,s1,652 # 1c00928c <__hal_debug_struct>
1c0078ea:	ed4fc0ef          	jal	ra,1c003fbe <__rt_bridge_printf_flush>
1c0078ee:	0124a623          	sw	s2,12(s1)
1c0078f2:	e8efc0ef          	jal	ra,1c003f80 <__rt_bridge_send_notif>
1c0078f6:	449c                	lw	a5,8(s1)
1c0078f8:	dff9                	beqz	a5,1c0078d6 <exit+0x3a>
1c0078fa:	07440413          	addi	s0,s0,116
1c0078fe:	401c                	lw	a5,0(s0)
1c007900:	83a5                	srli	a5,a5,0x9
1c007902:	f837b7b3          	p.bclr	a5,a5,28,3
1c007906:	fe77bce3          	p.bneimm	a5,7,1c0078fe <exit+0x62>
1c00790a:	e96fc0ef          	jal	ra,1c003fa0 <__rt_bridge_clear_notif>
1c00790e:	b7e1                	j	1c0078d6 <exit+0x3a>

1c007910 <abort>:
1c007910:	1141                	addi	sp,sp,-16
1c007912:	557d                	li	a0,-1
1c007914:	c606                	sw	ra,12(sp)
1c007916:	f87ff0ef          	jal	ra,1c00789c <exit>

1c00791a <__rt_io_init>:
#endif
}

RT_FC_BOOT_CODE void __attribute__((constructor)) __rt_io_init()
{
  __rt_putc_host_buffer_index = 0;
1c00791a:	1c00a7b7          	lui	a5,0x1c00a
1c00791e:	2007a223          	sw	zero,516(a5) # 1c00a204 <__rt_putc_host_buffer_index>
void __rt_fc_cluster_unlock(rt_fc_lock_t *lock, rt_fc_lock_req_t *req);

static inline void __rt_fc_lock_init(rt_fc_lock_t *lock)
{
#if defined(ARCHI_HAS_FC)
  lock->waiting = NULL;
1c007922:	1b0017b7          	lui	a5,0x1b001
1c007926:	c0c78793          	addi	a5,a5,-1012 # 1b000c0c <__rt_io_fc_lock>
1c00792a:	0007a223          	sw	zero,4(a5)
  lock->locked = 0;
1c00792e:	0007a023          	sw	zero,0(a5)
  lock->fc_wait = NULL;
1c007932:	0007a623          	sw	zero,12(a5)
  __rt_fc_lock_init(&__rt_io_fc_lock);

#if defined(__RT_USE_UART)
  _rt_io_uart = NULL;
1c007936:	1c00a7b7          	lui	a5,0x1c00a
1c00793a:	2007a423          	sw	zero,520(a5) # 1c00a208 <_rt_io_uart>
  __rt_io_event_current = NULL;
1c00793e:	1c00a7b7          	lui	a5,0x1c00a
1c007942:	1e07ae23          	sw	zero,508(a5) # 1c00a1fc <__rt_io_event_current>
  return __rt_iodev;
1c007946:	1c0097b7          	lui	a5,0x1c009

  if (rt_iodev() == RT_IODEV_UART)
1c00794a:	3507a783          	lw	a5,848(a5) # 1c009350 <__rt_iodev>
1c00794e:	0217be63          	p.bneimm	a5,1,1c00798a <__rt_io_init+0x70>
  {
    __rt_cbsys_add(RT_CBSYS_START, __rt_io_start, NULL);
1c007952:	1c0075b7          	lui	a1,0x1c007
{
1c007956:	1141                	addi	sp,sp,-16
    __rt_cbsys_add(RT_CBSYS_START, __rt_io_start, NULL);
1c007958:	4601                	li	a2,0
1c00795a:	35058593          	addi	a1,a1,848 # 1c007350 <__rt_io_start>
1c00795e:	4501                	li	a0,0
{
1c007960:	c606                	sw	ra,12(sp)
    __rt_cbsys_add(RT_CBSYS_START, __rt_io_start, NULL);
1c007962:	b5efc0ef          	jal	ra,1c003cc0 <__rt_cbsys_add>
    __rt_cbsys_add(RT_CBSYS_STOP, __rt_io_stop, NULL);
1c007966:	1c0075b7          	lui	a1,0x1c007
1c00796a:	64a58593          	addi	a1,a1,1610 # 1c00764a <__rt_io_stop>
1c00796e:	4601                	li	a2,0
1c007970:	4505                	li	a0,1
1c007972:	b4efc0ef          	jal	ra,1c003cc0 <__rt_cbsys_add>
    __rt_io_pending_flush = 0;
    rt_event_alloc(NULL, 1);
  }
#endif

}
1c007976:	40b2                	lw	ra,12(sp)
    __rt_io_pending_flush = 0;
1c007978:	1c00a7b7          	lui	a5,0x1c00a
1c00797c:	2007a023          	sw	zero,512(a5) # 1c00a200 <__rt_io_pending_flush>
    rt_event_alloc(NULL, 1);
1c007980:	4585                	li	a1,1
1c007982:	4501                	li	a0,0
}
1c007984:	0141                	addi	sp,sp,16
    rt_event_alloc(NULL, 1);
1c007986:	f54fc06f          	j	1c0040da <rt_event_alloc>
1c00798a:	8082                	ret

1c00798c <__internal_semihost>:
    return __internal_semihost(SEMIHOSTING_SYS_SEEK, (long) args);
}

int semihost_flen(int fd)
{
    return __internal_semihost(SEMIHOSTING_SYS_FLEN, (long) fd);
1c00798c:	01f01013          	slli	zero,zero,0x1f
1c007990:	00100073          	ebreak
1c007994:	40705013          	srai	zero,zero,0x7
1c007998:	8082                	ret

1c00799a <semihost_write0>:
1c00799a:	85aa                	mv	a1,a0
1c00799c:	4511                	li	a0,4
1c00799e:	fefff06f          	j	1c00798c <__internal_semihost>

1c0079a2 <semihost_exit>:
}

int semihost_exit(int code)
{
    return __internal_semihost(SEMIHOSTING_SYS_EXIT, (long) code);
1c0079a2:	85aa                	mv	a1,a0
1c0079a4:	4561                	li	a0,24
1c0079a6:	fe7ff06f          	j	1c00798c <__internal_semihost>

1c0079aa <printf>:

	return r;
}

int printf(const char *format, ...)
{
1c0079aa:	7139                	addi	sp,sp,-64
1c0079ac:	d432                	sw	a2,40(sp)
	va_list vargs;
	int     r;

	va_start(vargs, format);
	r = _prf_locked(fputc_locked, DESC(stdout), format, vargs);
1c0079ae:	862a                	mv	a2,a0
1c0079b0:	1c008537          	lui	a0,0x1c008
{
1c0079b4:	d22e                	sw	a1,36(sp)
1c0079b6:	d636                	sw	a3,44(sp)
	r = _prf_locked(fputc_locked, DESC(stdout), format, vargs);
1c0079b8:	4589                	li	a1,2
	va_start(vargs, format);
1c0079ba:	1054                	addi	a3,sp,36
	r = _prf_locked(fputc_locked, DESC(stdout), format, vargs);
1c0079bc:	85a50513          	addi	a0,a0,-1958 # 1c00785a <fputc_locked>
{
1c0079c0:	ce06                	sw	ra,28(sp)
1c0079c2:	d83a                	sw	a4,48(sp)
1c0079c4:	da3e                	sw	a5,52(sp)
1c0079c6:	dc42                	sw	a6,56(sp)
1c0079c8:	de46                	sw	a7,60(sp)
	va_start(vargs, format);
1c0079ca:	c636                	sw	a3,12(sp)
	r = _prf_locked(fputc_locked, DESC(stdout), format, vargs);
1c0079cc:	ea9ff0ef          	jal	ra,1c007874 <_prf_locked>
	va_end(vargs);

	return r;
}
1c0079d0:	40f2                	lw	ra,28(sp)
1c0079d2:	6121                	addi	sp,sp,64
1c0079d4:	8082                	ret

1c0079d6 <_to_x>:
 * Writes the specified number into the buffer in the given base,
 * using the digit characters 0-9a-z (i.e. base>36 will start writing
 * odd bytes).
 */
static int _to_x(char *buf, unsigned VALTYPE n, unsigned int base)
{
1c0079d6:	7179                	addi	sp,sp,-48
1c0079d8:	d422                	sw	s0,40(sp)
1c0079da:	d226                	sw	s1,36(sp)
1c0079dc:	ce4e                	sw	s3,28(sp)
1c0079de:	cc52                	sw	s4,24(sp)
1c0079e0:	ca56                	sw	s5,20(sp)
1c0079e2:	c85a                	sw	s6,16(sp)
1c0079e4:	d606                	sw	ra,44(sp)
1c0079e6:	d04a                	sw	s2,32(sp)
1c0079e8:	c65e                	sw	s7,12(sp)
1c0079ea:	84aa                	mv	s1,a0
1c0079ec:	89ae                	mv	s3,a1
1c0079ee:	8a32                	mv	s4,a2
1c0079f0:	8ab6                	mv	s5,a3
1c0079f2:	842a                	mv	s0,a0

	do {
		unsigned int d = n % base;

		n /= base;
		*buf++ = '0' + d + (d > 9 ? ('a' - '0' - 10) : 0);
1c0079f4:	4b25                	li	s6,9
		unsigned int d = n % base;
1c0079f6:	8656                	mv	a2,s5
1c0079f8:	4681                	li	a3,0
1c0079fa:	854e                	mv	a0,s3
1c0079fc:	85d2                	mv	a1,s4
1c0079fe:	cd9fa0ef          	jal	ra,1c0026d6 <__umoddi3>
		n /= base;
1c007a02:	85d2                	mv	a1,s4
		unsigned int d = n % base;
1c007a04:	892a                	mv	s2,a0
		n /= base;
1c007a06:	8656                	mv	a2,s5
1c007a08:	854e                	mv	a0,s3
1c007a0a:	4681                	li	a3,0
1c007a0c:	98ffa0ef          	jal	ra,1c00239a <__udivdi3>
1c007a10:	89aa                	mv	s3,a0
1c007a12:	8a2e                	mv	s4,a1
		*buf++ = '0' + d + (d > 9 ? ('a' - '0' - 10) : 0);
1c007a14:	02700713          	li	a4,39
1c007a18:	012b6363          	bltu	s6,s2,1c007a1e <_to_x+0x48>
1c007a1c:	4701                	li	a4,0
1c007a1e:	03090913          	addi	s2,s2,48
1c007a22:	974a                	add	a4,a4,s2
1c007a24:	00e40023          	sb	a4,0(s0)
	} while (n);
1c007a28:	8dc9                	or	a1,a1,a0
		*buf++ = '0' + d + (d > 9 ? ('a' - '0' - 10) : 0);
1c007a2a:	00140793          	addi	a5,s0,1
	} while (n);
1c007a2e:	e195                	bnez	a1,1c007a52 <_to_x+0x7c>

	*buf = 0;
1c007a30:	00078023          	sb	zero,0(a5)
	len = buf - start;
1c007a34:	40978533          	sub	a0,a5,s1

	for (buf--; buf > start; buf--, start++) {
1c007a38:	0084ef63          	bltu	s1,s0,1c007a56 <_to_x+0x80>
		*buf = *start;
		*start = tmp;
	}

	return len;
}
1c007a3c:	50b2                	lw	ra,44(sp)
1c007a3e:	5422                	lw	s0,40(sp)
1c007a40:	5492                	lw	s1,36(sp)
1c007a42:	5902                	lw	s2,32(sp)
1c007a44:	49f2                	lw	s3,28(sp)
1c007a46:	4a62                	lw	s4,24(sp)
1c007a48:	4ad2                	lw	s5,20(sp)
1c007a4a:	4b42                	lw	s6,16(sp)
1c007a4c:	4bb2                	lw	s7,12(sp)
1c007a4e:	6145                	addi	sp,sp,48
1c007a50:	8082                	ret
1c007a52:	843e                	mv	s0,a5
1c007a54:	b74d                	j	1c0079f6 <_to_x+0x20>
		*buf = *start;
1c007a56:	0004c703          	lbu	a4,0(s1)
		char tmp = *buf;
1c007a5a:	00044783          	lbu	a5,0(s0)
		*buf = *start;
1c007a5e:	fee40fab          	p.sb	a4,-1(s0!)
		*start = tmp;
1c007a62:	00f480ab          	p.sb	a5,1(s1!)
1c007a66:	bfc9                	j	1c007a38 <_to_x+0x62>

1c007a68 <_rlrshift>:
	return (buf + _to_udec(buf, value)) - start;
}

static	void _rlrshift(uint64_t *v)
{
	*v = (*v & 1) + (*v >> 1);
1c007a68:	411c                	lw	a5,0(a0)
1c007a6a:	4154                	lw	a3,4(a0)
1c007a6c:	fc17b733          	p.bclr	a4,a5,30,1
1c007a70:	01f69613          	slli	a2,a3,0x1f
1c007a74:	8385                	srli	a5,a5,0x1
1c007a76:	8fd1                	or	a5,a5,a2
1c007a78:	97ba                	add	a5,a5,a4
1c007a7a:	8285                	srli	a3,a3,0x1
1c007a7c:	00e7b733          	sltu	a4,a5,a4
1c007a80:	9736                	add	a4,a4,a3
1c007a82:	c11c                	sw	a5,0(a0)
1c007a84:	c158                	sw	a4,4(a0)
}
1c007a86:	8082                	ret

1c007a88 <_ldiv5>:
 * taken from the full 64 bit space.
 */
static void _ldiv5(uint64_t *v)
{
	uint32_t hi;
	uint64_t rem = *v, quot = 0U, q;
1c007a88:	4118                	lw	a4,0(a0)
1c007a8a:	4154                	lw	a3,4(a0)
	 */
	rem += 2U;

	for (i = 0; i < 3; i++) {
		hi = rem >> shifts[i];
		q = (uint64_t)(hi / 5U) << shifts[i];
1c007a8c:	4615                	li	a2,5
	rem += 2U;
1c007a8e:	00270793          	addi	a5,a4,2
1c007a92:	00e7b733          	sltu	a4,a5,a4
1c007a96:	9736                	add	a4,a4,a3
		q = (uint64_t)(hi / 5U) << shifts[i];
1c007a98:	02c755b3          	divu	a1,a4,a2
		rem -= q * 5U;
1c007a9c:	42b61733          	p.msu	a4,a2,a1
		hi = rem >> shifts[i];
1c007aa0:	01d71693          	slli	a3,a4,0x1d
1c007aa4:	0037d713          	srli	a4,a5,0x3
1c007aa8:	8f55                	or	a4,a4,a3
		q = (uint64_t)(hi / 5U) << shifts[i];
1c007aaa:	02c75733          	divu	a4,a4,a2
1c007aae:	01d75693          	srli	a3,a4,0x1d
1c007ab2:	070e                	slli	a4,a4,0x3
		rem -= q * 5U;
1c007ab4:	42e617b3          	p.msu	a5,a2,a4
		quot += q;
1c007ab8:	95b6                	add	a1,a1,a3
		q = (uint64_t)(hi / 5U) << shifts[i];
1c007aba:	02c7d7b3          	divu	a5,a5,a2
		quot += q;
1c007abe:	973e                	add	a4,a4,a5
1c007ac0:	00f737b3          	sltu	a5,a4,a5
1c007ac4:	97ae                	add	a5,a5,a1
	}

	*v = quot;
1c007ac6:	c118                	sw	a4,0(a0)
1c007ac8:	c15c                	sw	a5,4(a0)
}
1c007aca:	8082                	ret

1c007acc <_get_digit>:

static	char _get_digit(uint64_t *fr, int *digit_count)
{
	char rval;

	if (*digit_count > 0) {
1c007acc:	419c                	lw	a5,0(a1)
		*digit_count -= 1;
		*fr = *fr * 10U;
		rval = ((*fr >> 60) & 0xF) + '0';
		*fr &= 0x0FFFFFFFFFFFFFFFull;
	} else {
		rval = '0';
1c007ace:	03000713          	li	a4,48
	if (*digit_count > 0) {
1c007ad2:	02f05563          	blez	a5,1c007afc <_get_digit+0x30>
		*digit_count -= 1;
1c007ad6:	17fd                	addi	a5,a5,-1
1c007ad8:	c19c                	sw	a5,0(a1)
		*fr = *fr * 10U;
1c007ada:	411c                	lw	a5,0(a0)
1c007adc:	4729                	li	a4,10
1c007ade:	4150                	lw	a2,4(a0)
1c007ae0:	02f706b3          	mul	a3,a4,a5
1c007ae4:	02f737b3          	mulhu	a5,a4,a5
		*fr &= 0x0FFFFFFFFFFFFFFFull;
1c007ae8:	c114                	sw	a3,0(a0)
		*fr = *fr * 10U;
1c007aea:	42c707b3          	p.mac	a5,a4,a2
		rval = ((*fr >> 60) & 0xF) + '0';
1c007aee:	01c7d713          	srli	a4,a5,0x1c
		*fr &= 0x0FFFFFFFFFFFFFFFull;
1c007af2:	c7c7b7b3          	p.bclr	a5,a5,3,28
		rval = ((*fr >> 60) & 0xF) + '0';
1c007af6:	03070713          	addi	a4,a4,48
		*fr &= 0x0FFFFFFFFFFFFFFFull;
1c007afa:	c15c                	sw	a5,4(a0)
	}

	return rval;
}
1c007afc:	853a                	mv	a0,a4
1c007afe:	8082                	ret

1c007b00 <_prf>:
	*sptr = p;
	return i;
}

int _prf(int (*func)(), void *dest, const char *format, va_list vargs)
{
1c007b00:	7135                	addi	sp,sp,-160
1c007b02:	c94a                	sw	s2,144(sp)
1c007b04:	c74e                	sw	s3,140(sp)
1c007b06:	c15a                	sw	s6,128(sp)
1c007b08:	dede                	sw	s7,124(sp)
1c007b0a:	cf06                	sw	ra,156(sp)
1c007b0c:	cd22                	sw	s0,152(sp)
1c007b0e:	cb26                	sw	s1,148(sp)
1c007b10:	c552                	sw	s4,136(sp)
1c007b12:	c356                	sw	s5,132(sp)
1c007b14:	dce2                	sw	s8,120(sp)
1c007b16:	dae6                	sw	s9,116(sp)
1c007b18:	d8ea                	sw	s10,112(sp)
1c007b1a:	d6ee                	sw	s11,108(sp)
1c007b1c:	8b2a                	mv	s6,a0
1c007b1e:	8bae                	mv	s7,a1
1c007b20:	8936                	mv	s2,a3
	struct zero_padding zero;
	VALTYPE val;

#define PUTC(c)	do { if ((*func)(c, dest) == EOF) return EOF; } while (false)

	count = 0;
1c007b22:	4981                	li	s3,0

	while ((c = *format++)) {
1c007b24:	00064503          	lbu	a0,0(a2)
1c007b28:	00160c13          	addi	s8,a2,1
1c007b2c:	c911                	beqz	a0,1c007b40 <_prf+0x40>
		if (c != '%') {
1c007b2e:	02500793          	li	a5,37
1c007b32:	14f50563          	beq	a0,a5,1c007c7c <_prf+0x17c>
			PUTC(c);
1c007b36:	85de                	mv	a1,s7
1c007b38:	9b02                	jalr	s6
1c007b3a:	13f53fe3          	p.bneimm	a0,-1,1c008478 <_prf+0x978>
1c007b3e:	59fd                	li	s3,-1
		}
	}
	return count;

#undef PUTC
}
1c007b40:	40fa                	lw	ra,156(sp)
1c007b42:	446a                	lw	s0,152(sp)
1c007b44:	854e                	mv	a0,s3
1c007b46:	44da                	lw	s1,148(sp)
1c007b48:	494a                	lw	s2,144(sp)
1c007b4a:	49ba                	lw	s3,140(sp)
1c007b4c:	4a2a                	lw	s4,136(sp)
1c007b4e:	4a9a                	lw	s5,132(sp)
1c007b50:	4b0a                	lw	s6,128(sp)
1c007b52:	5bf6                	lw	s7,124(sp)
1c007b54:	5c66                	lw	s8,120(sp)
1c007b56:	5cd6                	lw	s9,116(sp)
1c007b58:	5d46                	lw	s10,112(sp)
1c007b5a:	5db6                	lw	s11,108(sp)
1c007b5c:	610d                	addi	sp,sp,160
1c007b5e:	8082                	ret
				switch (c) {
1c007b60:	108d8663          	beq	s11,s0,1c007c6c <_prf+0x16c>
1c007b64:	0fb46863          	bltu	s0,s11,1c007c54 <_prf+0x154>
1c007b68:	fc0d8ce3          	beqz	s11,1c007b40 <_prf+0x40>
1c007b6c:	0ecd8d63          	beq	s11,a2,1c007c66 <_prf+0x166>
					fplus = true;
1c007b70:	8c52                	mv	s8,s4
			while (strchr("-+ #0", (c = *format++)) != NULL) {
1c007b72:	000c4d83          	lbu	s11,0(s8)
1c007b76:	1c009737          	lui	a4,0x1c009
1c007b7a:	0e870513          	addi	a0,a4,232 # 1c0090e8 <__himax_reg_init+0x358>
1c007b7e:	85ee                	mv	a1,s11
1c007b80:	c232                	sw	a2,4(sp)
1c007b82:	b4dff0ef          	jal	ra,1c0076ce <strchr>
1c007b86:	001c0a13          	addi	s4,s8,1
1c007b8a:	4612                	lw	a2,4(sp)
1c007b8c:	f971                	bnez	a0,1c007b60 <_prf+0x60>
			if (c == '*') {
1c007b8e:	02a00713          	li	a4,42
1c007b92:	10ed9563          	bne	s11,a4,1c007c9c <_prf+0x19c>
				width = va_arg(vargs, int);
1c007b96:	00092c83          	lw	s9,0(s2)
1c007b9a:	00490713          	addi	a4,s2,4
				if (width < 0) {
1c007b9e:	000cd663          	bgez	s9,1c007baa <_prf+0xaa>
					fminus = true;
1c007ba2:	4785                	li	a5,1
					width = -width;
1c007ba4:	41900cb3          	neg	s9,s9
					fminus = true;
1c007ba8:	cc3e                	sw	a5,24(sp)
				c = *format++;
1c007baa:	000a4d83          	lbu	s11,0(s4)
				width = va_arg(vargs, int);
1c007bae:	893a                	mv	s2,a4
				c = *format++;
1c007bb0:	002c0a13          	addi	s4,s8,2
			if (c == '.') {
1c007bb4:	02e00713          	li	a4,46
			precision = -1;
1c007bb8:	547d                	li	s0,-1
			if (c == '.') {
1c007bba:	00ed9f63          	bne	s11,a4,1c007bd8 <_prf+0xd8>
				if (c == '*') {
1c007bbe:	000a4703          	lbu	a4,0(s4)
1c007bc2:	02a00793          	li	a5,42
1c007bc6:	10f71e63          	bne	a4,a5,1c007ce2 <_prf+0x1e2>
					precision = va_arg(vargs, int);
1c007bca:	00092403          	lw	s0,0(s2)
				c = *format++;
1c007bce:	0a05                	addi	s4,s4,1
					precision = va_arg(vargs, int);
1c007bd0:	0911                	addi	s2,s2,4
				c = *format++;
1c007bd2:	000a4d83          	lbu	s11,0(s4)
1c007bd6:	0a05                	addi	s4,s4,1
			if (strchr("hlz", c) != NULL) {
1c007bd8:	1c009737          	lui	a4,0x1c009
1c007bdc:	85ee                	mv	a1,s11
1c007bde:	0f070513          	addi	a0,a4,240 # 1c0090f0 <__himax_reg_init+0x360>
1c007be2:	84ee                	mv	s1,s11
1c007be4:	aebff0ef          	jal	ra,1c0076ce <strchr>
1c007be8:	10050e63          	beqz	a0,1c007d04 <_prf+0x204>
				if (i == 'l' && c == 'l') {
1c007bec:	06c00693          	li	a3,108
				c = *format++;
1c007bf0:	001a0c13          	addi	s8,s4,1
1c007bf4:	000a4d83          	lbu	s11,0(s4)
				if (i == 'l' && c == 'l') {
1c007bf8:	0ed49963          	bne	s1,a3,1c007cea <_prf+0x1ea>
1c007bfc:	009d9863          	bne	s11,s1,1c007c0c <_prf+0x10c>
					c = *format++;
1c007c00:	001a4d83          	lbu	s11,1(s4)
1c007c04:	002a0c13          	addi	s8,s4,2
					i = 'L';
1c007c08:	04c00493          	li	s1,76
			switch (c) {
1c007c0c:	06700693          	li	a3,103
1c007c10:	17b6e263          	bltu	a3,s11,1c007d74 <_prf+0x274>
1c007c14:	06500693          	li	a3,101
1c007c18:	32ddfc63          	bleu	a3,s11,1c007f50 <_prf+0x450>
1c007c1c:	04700693          	li	a3,71
1c007c20:	0fb6e563          	bltu	a3,s11,1c007d0a <_prf+0x20a>
1c007c24:	04500713          	li	a4,69
1c007c28:	32edf463          	bleu	a4,s11,1c007f50 <_prf+0x450>
1c007c2c:	f00d8ae3          	beqz	s11,1c007b40 <_prf+0x40>
1c007c30:	02500713          	li	a4,37
1c007c34:	02ed8de3          	beq	s11,a4,1c00846e <_prf+0x96e>
				PUTC('%');
1c007c38:	85de                	mv	a1,s7
1c007c3a:	02500513          	li	a0,37
1c007c3e:	9b02                	jalr	s6
1c007c40:	eff52fe3          	p.beqimm	a0,-1,1c007b3e <_prf+0x3e>
				PUTC(c);
1c007c44:	85de                	mv	a1,s7
1c007c46:	856e                	mv	a0,s11
1c007c48:	9b02                	jalr	s6
1c007c4a:	eff52ae3          	p.beqimm	a0,-1,1c007b3e <_prf+0x3e>
				count += 2;
1c007c4e:	0989                	addi	s3,s3,2
1c007c50:	02b0006f          	j	1c00847a <_prf+0x97a>
				switch (c) {
1c007c54:	039d8163          	beq	s11,s9,1c007c76 <_prf+0x176>
1c007c58:	009d8c63          	beq	s11,s1,1c007c70 <_prf+0x170>
1c007c5c:	f1ad9ae3          	bne	s11,s10,1c007b70 <_prf+0x70>
					fplus = true;
1c007c60:	4705                	li	a4,1
1c007c62:	c63a                	sw	a4,12(sp)
					break;
1c007c64:	b731                	j	1c007b70 <_prf+0x70>
					fspace = true;
1c007c66:	4785                	li	a5,1
1c007c68:	c83e                	sw	a5,16(sp)
					break;
1c007c6a:	b719                	j	1c007b70 <_prf+0x70>
					falt = true;
1c007c6c:	4a85                	li	s5,1
					break;
1c007c6e:	b709                	j	1c007b70 <_prf+0x70>
					fzero = true;
1c007c70:	4705                	li	a4,1
1c007c72:	ce3a                	sw	a4,28(sp)
					break;
1c007c74:	bdf5                	j	1c007b70 <_prf+0x70>
					fminus = true;
1c007c76:	4785                	li	a5,1
1c007c78:	cc3e                	sw	a5,24(sp)
1c007c7a:	bddd                	j	1c007b70 <_prf+0x70>
			fminus = fplus = fspace = falt = fzero = false;
1c007c7c:	ce02                	sw	zero,28(sp)
1c007c7e:	c802                	sw	zero,16(sp)
1c007c80:	c602                	sw	zero,12(sp)
1c007c82:	cc02                	sw	zero,24(sp)
1c007c84:	4a81                	li	s5,0
				switch (c) {
1c007c86:	02300413          	li	s0,35
1c007c8a:	02d00c93          	li	s9,45
1c007c8e:	03000493          	li	s1,48
1c007c92:	02b00d13          	li	s10,43
1c007c96:	02000613          	li	a2,32
1c007c9a:	bde1                	j	1c007b72 <_prf+0x72>
	return ((((unsigned)c) >= ' ') && (((unsigned)c) <= '~'));
}

static inline int isdigit(int a)
{
	return (((unsigned)(a)-'0') < 10);
1c007c9c:	fd0d8713          	addi	a4,s11,-48
			} else if (!isdigit(c)) {
1c007ca0:	46a5                	li	a3,9
				width = 0;
1c007ca2:	4c81                	li	s9,0
			} else if (!isdigit(c)) {
1c007ca4:	f0e6e8e3          	bltu	a3,a4,1c007bb4 <_prf+0xb4>
	while (isdigit(*p)) {
1c007ca8:	4725                	li	a4,9
		i = 10 * i + *p++ - '0';
1c007caa:	4629                	li	a2,10
	while (isdigit(*p)) {
1c007cac:	8a62                	mv	s4,s8
1c007cae:	001a4d8b          	p.lbu	s11,1(s4!)
1c007cb2:	fd0d8693          	addi	a3,s11,-48
1c007cb6:	eed76fe3          	bltu	a4,a3,1c007bb4 <_prf+0xb4>
		i = 10 * i + *p++ - '0';
1c007cba:	87ee                	mv	a5,s11
1c007cbc:	42cc87b3          	p.mac	a5,s9,a2
1c007cc0:	8c52                	mv	s8,s4
1c007cc2:	fd078c93          	addi	s9,a5,-48
1c007cc6:	b7dd                	j	1c007cac <_prf+0x1ac>
1c007cc8:	42b407b3          	p.mac	a5,s0,a1
1c007ccc:	8a3a                	mv	s4,a4
1c007cce:	fd078413          	addi	s0,a5,-48
	while (isdigit(*p)) {
1c007cd2:	8752                	mv	a4,s4
1c007cd4:	0017478b          	p.lbu	a5,1(a4!)
1c007cd8:	fd078613          	addi	a2,a5,-48
1c007cdc:	fec6f6e3          	bleu	a2,a3,1c007cc8 <_prf+0x1c8>
1c007ce0:	bdcd                	j	1c007bd2 <_prf+0xd2>
	int i = 0;
1c007ce2:	4401                	li	s0,0
	while (isdigit(*p)) {
1c007ce4:	46a5                	li	a3,9
		i = 10 * i + *p++ - '0';
1c007ce6:	45a9                	li	a1,10
1c007ce8:	b7ed                	j	1c007cd2 <_prf+0x1d2>
				} else if (i == 'h' && c == 'h') {
1c007cea:	06800693          	li	a3,104
1c007cee:	f0d49fe3          	bne	s1,a3,1c007c0c <_prf+0x10c>
1c007cf2:	f09d9de3          	bne	s11,s1,1c007c0c <_prf+0x10c>
					c = *format++;
1c007cf6:	002a0c13          	addi	s8,s4,2
1c007cfa:	001a4d83          	lbu	s11,1(s4)
					i = 'H';
1c007cfe:	04800493          	li	s1,72
1c007d02:	b729                	j	1c007c0c <_prf+0x10c>
1c007d04:	8c52                	mv	s8,s4
			i = 0;
1c007d06:	4481                	li	s1,0
1c007d08:	b711                	j	1c007c0c <_prf+0x10c>
			switch (c) {
1c007d0a:	06300693          	li	a3,99
1c007d0e:	12dd8a63          	beq	s11,a3,1c007e42 <_prf+0x342>
1c007d12:	09b6e163          	bltu	a3,s11,1c007d94 <_prf+0x294>
1c007d16:	05800693          	li	a3,88
1c007d1a:	f0dd9fe3          	bne	s11,a3,1c007c38 <_prf+0x138>
				switch (i) {
1c007d1e:	06c00693          	li	a3,108
1c007d22:	6cd48363          	beq	s1,a3,1c0083e8 <_prf+0x8e8>
1c007d26:	07a00693          	li	a3,122
1c007d2a:	6ad48f63          	beq	s1,a3,1c0083e8 <_prf+0x8e8>
1c007d2e:	04c00693          	li	a3,76
1c007d32:	6ad49b63          	bne	s1,a3,1c0083e8 <_prf+0x8e8>
					val = va_arg(vargs, unsigned long long);
1c007d36:	091d                	addi	s2,s2,7
1c007d38:	c4093933          	p.bclr	s2,s2,2,0
1c007d3c:	00092583          	lw	a1,0(s2)
1c007d40:	00492603          	lw	a2,4(s2)
1c007d44:	00890a13          	addi	s4,s2,8
				if (c == 'o') {
1c007d48:	06f00713          	li	a4,111
1c007d4c:	00c4                	addi	s1,sp,68
1c007d4e:	6aed9d63          	bne	s11,a4,1c008408 <_prf+0x908>
	if (alt_form) {
1c007d52:	6a0a8163          	beqz	s5,1c0083f4 <_prf+0x8f4>
		*buf++ = '0';
1c007d56:	03000793          	li	a5,48
1c007d5a:	04f10223          	sb	a5,68(sp)
		if (!value) {
1c007d5e:	00c5e7b3          	or	a5,a1,a2
		*buf++ = '0';
1c007d62:	04510513          	addi	a0,sp,69
		if (!value) {
1c007d66:	68079863          	bnez	a5,1c0083f6 <_prf+0x8f6>
			*buf++ = 0;
1c007d6a:	040102a3          	sb	zero,69(sp)
			prefix = 0;
1c007d6e:	4901                	li	s2,0
			return 1;
1c007d70:	4d85                	li	s11,1
1c007d72:	a069                	j	1c007dfc <_prf+0x2fc>
			switch (c) {
1c007d74:	07000693          	li	a3,112
1c007d78:	62dd8f63          	beq	s11,a3,1c0083b6 <_prf+0x8b6>
1c007d7c:	09b6e663          	bltu	a3,s11,1c007e08 <_prf+0x308>
1c007d80:	06e00693          	li	a3,110
1c007d84:	5edd8463          	beq	s11,a3,1c00836c <_prf+0x86c>
1c007d88:	f9b6ebe3          	bltu	a3,s11,1c007d1e <_prf+0x21e>
1c007d8c:	06900693          	li	a3,105
1c007d90:	eadd94e3          	bne	s11,a3,1c007c38 <_prf+0x138>
				switch (i) {
1c007d94:	06c00793          	li	a5,108
1c007d98:	18f48563          	beq	s1,a5,1c007f22 <_prf+0x422>
1c007d9c:	07a00793          	li	a5,122
1c007da0:	18f48163          	beq	s1,a5,1c007f22 <_prf+0x422>
1c007da4:	04c00793          	li	a5,76
1c007da8:	16f49d63          	bne	s1,a5,1c007f22 <_prf+0x422>
					val = va_arg(vargs, long long);
1c007dac:	091d                	addi	s2,s2,7
1c007dae:	c4093933          	p.bclr	s2,s2,2,0
1c007db2:	00092583          	lw	a1,0(s2)
1c007db6:	00492a83          	lw	s5,4(s2)
1c007dba:	00890a13          	addi	s4,s2,8
1c007dbe:	04410d93          	addi	s11,sp,68
	if (value < 0) {
1c007dc2:	160ad763          	bgez	s5,1c007f30 <_prf+0x430>
		*buf++ = '-';
1c007dc6:	02d00793          	li	a5,45
		value = -value;
1c007dca:	40b005b3          	neg	a1,a1
		*buf++ = '-';
1c007dce:	04f10223          	sb	a5,68(sp)
		value = -value;
1c007dd2:	41500633          	neg	a2,s5
1c007dd6:	00b037b3          	snez	a5,a1
1c007dda:	8e1d                	sub	a2,a2,a5
		*buf++ = ' ';
1c007ddc:	04510913          	addi	s2,sp,69
	return _to_x(buf, value, 10);
1c007de0:	854a                	mv	a0,s2
1c007de2:	46a9                	li	a3,10
1c007de4:	bf3ff0ef          	jal	ra,1c0079d6 <_to_x>
				if (fplus || fspace || val < 0) {
1c007de8:	47b2                	lw	a5,12(sp)
	return (buf + _to_udec(buf, value)) - start;
1c007dea:	954a                	add	a0,a0,s2
1c007dec:	41b50db3          	sub	s11,a0,s11
					prefix = 1;
1c007df0:	4905                	li	s2,1
				if (fplus || fspace || val < 0) {
1c007df2:	e789                	bnez	a5,1c007dfc <_prf+0x2fc>
1c007df4:	4742                	lw	a4,16(sp)
1c007df6:	e319                	bnez	a4,1c007dfc <_prf+0x2fc>
1c007df8:	01fad913          	srli	s2,s5,0x1f
			if (precision >= 0) {
1c007dfc:	04045c63          	bgez	s0,1c007e54 <_prf+0x354>
			zero.predot = zero.postdot = zero.trail = 0;
1c007e00:	4401                	li	s0,0
1c007e02:	4a81                	li	s5,0
1c007e04:	4681                	li	a3,0
1c007e06:	a401                	j	1c008006 <_prf+0x506>
			switch (c) {
1c007e08:	07500693          	li	a3,117
1c007e0c:	f0dd89e3          	beq	s11,a3,1c007d1e <_prf+0x21e>
1c007e10:	07800693          	li	a3,120
1c007e14:	f0dd85e3          	beq	s11,a3,1c007d1e <_prf+0x21e>
1c007e18:	07300713          	li	a4,115
1c007e1c:	e0ed9ee3          	bne	s11,a4,1c007c38 <_prf+0x138>
				cptr = va_arg(vargs, char *);
1c007e20:	00490a13          	addi	s4,s2,4
1c007e24:	00092783          	lw	a5,0(s2)
				if (precision < 0) {
1c007e28:	00045663          	bgez	s0,1c007e34 <_prf+0x334>
					precision = INT_MAX;
1c007e2c:	80000737          	lui	a4,0x80000
1c007e30:	fff74413          	not	s0,a4
1c007e34:	86be                	mv	a3,a5
				for (clen = 0; clen < precision; clen++) {
1c007e36:	4d81                	li	s11,0
1c007e38:	5bb41263          	bne	s0,s11,1c0083dc <_prf+0x8dc>
1c007e3c:	4901                	li	s2,0
1c007e3e:	4401                	li	s0,0
1c007e40:	a819                	j	1c007e56 <_prf+0x356>
				buf[0] = va_arg(vargs, int);
1c007e42:	00092783          	lw	a5,0(s2)
1c007e46:	00490a13          	addi	s4,s2,4
				clen = 1;
1c007e4a:	4d85                	li	s11,1
				buf[0] = va_arg(vargs, int);
1c007e4c:	04f10223          	sb	a5,68(sp)
				break;
1c007e50:	4901                	li	s2,0
1c007e52:	4401                	li	s0,0
1c007e54:	00dc                	addi	a5,sp,68
				zero_head = precision - clen + prefix;
1c007e56:	41b40d33          	sub	s10,s0,s11
1c007e5a:	9d4a                	add	s10,s10,s2
			zero.predot = zero.postdot = zero.trail = 0;
1c007e5c:	4401                	li	s0,0
1c007e5e:	4a81                	li	s5,0
1c007e60:	4681                	li	a3,0
1c007e62:	040d6d33          	p.max	s10,s10,zero
			if (!fminus && width > 0) {
1c007e66:	4762                	lw	a4,24(sp)
			width -= clen + zero_head;
1c007e68:	01bd0633          	add	a2,s10,s11
1c007e6c:	40cc8cb3          	sub	s9,s9,a2
			if (!fminus && width > 0) {
1c007e70:	e701                	bnez	a4,1c007e78 <_prf+0x378>
1c007e72:	84e6                	mv	s1,s9
1c007e74:	63904263          	bgtz	s9,1c008498 <_prf+0x998>
1c007e78:	012784b3          	add	s1,a5,s2
			while (prefix-- > 0) {
1c007e7c:	62979463          	bne	a5,s1,1c0084a4 <_prf+0x9a4>
1c007e80:	84ea                	mv	s1,s10
			while (zero_head-- > 0) {
1c007e82:	14fd                	addi	s1,s1,-1
1c007e84:	63f4bc63          	p.bneimm	s1,-1,1c0084bc <_prf+0x9bc>
			clen -= prefix;
1c007e88:	412d84b3          	sub	s1,s11,s2
1c007e8c:	8726                	mv	a4,s1
			if (zero.predot) {
1c007e8e:	c295                	beqz	a3,1c007eb2 <_prf+0x3b2>
				c = *cptr;
1c007e90:	0007c503          	lbu	a0,0(a5)
				while (isdigit(c)) {
1c007e94:	8dbe                	mv	s11,a5
1c007e96:	00978833          	add	a6,a5,s1
1c007e9a:	4625                	li	a2,9
1c007e9c:	fd050593          	addi	a1,a0,-48
1c007ea0:	41b80733          	sub	a4,a6,s11
1c007ea4:	62b67863          	bleu	a1,a2,1c0084d4 <_prf+0x9d4>
1c007ea8:	8636                	mv	a2,a3
				while (zero.predot-- > 0) {
1c007eaa:	64061363          	bnez	a2,1c0084f0 <_prf+0x9f0>
				clen -= zero.predot;
1c007eae:	8f15                	sub	a4,a4,a3
1c007eb0:	87ee                	mv	a5,s11
			if (zero.postdot) {
1c007eb2:	020a8e63          	beqz	s5,1c007eee <_prf+0x3ee>
1c007eb6:	8dbe                	mv	s11,a5
1c007eb8:	00e78833          	add	a6,a5,a4
				} while (c != '.');
1c007ebc:	02e00613          	li	a2,46
					c = *cptr++;
1c007ec0:	001dc68b          	p.lbu	a3,1(s11!)
					PUTC(c);
1c007ec4:	85de                	mv	a1,s7
1c007ec6:	c232                	sw	a2,4(sp)
1c007ec8:	8536                	mv	a0,a3
1c007eca:	c036                	sw	a3,0(sp)
1c007ecc:	c442                	sw	a6,8(sp)
1c007ece:	9b02                	jalr	s6
1c007ed0:	4612                	lw	a2,4(sp)
1c007ed2:	4682                	lw	a3,0(sp)
1c007ed4:	4822                	lw	a6,8(sp)
1c007ed6:	c7f524e3          	p.beqimm	a0,-1,1c007b3e <_prf+0x3e>
1c007eda:	41b80733          	sub	a4,a6,s11
				} while (c != '.');
1c007ede:	fec691e3          	bne	a3,a2,1c007ec0 <_prf+0x3c0>
1c007ee2:	86d6                	mv	a3,s5
				while (zero.postdot-- > 0) {
1c007ee4:	62d04563          	bgtz	a3,1c00850e <_prf+0xa0e>
				clen -= zero.postdot;
1c007ee8:	41570733          	sub	a4,a4,s5
					c = *cptr++;
1c007eec:	87ee                	mv	a5,s11
			if (zero.trail) {
1c007eee:	c415                	beqz	s0,1c007f1a <_prf+0x41a>
				c = *cptr;
1c007ef0:	0007c503          	lbu	a0,0(a5)
				while (isdigit(c) || c == '.') {
1c007ef4:	8dbe                	mv	s11,a5
1c007ef6:	973e                	add	a4,a4,a5
1c007ef8:	4625                	li	a2,9
1c007efa:	02e00693          	li	a3,46
1c007efe:	fd050593          	addi	a1,a0,-48
1c007f02:	41b70ab3          	sub	s5,a4,s11
1c007f06:	62b67163          	bleu	a1,a2,1c008528 <_prf+0xa28>
1c007f0a:	60d50f63          	beq	a0,a3,1c008528 <_prf+0xa28>
1c007f0e:	8722                	mv	a4,s0
				while (zero.trail-- > 0) {
1c007f10:	62e04a63          	bgtz	a4,1c008544 <_prf+0xa44>
				clen -= zero.trail;
1c007f14:	408a8733          	sub	a4,s5,s0
1c007f18:	87ee                	mv	a5,s11
1c007f1a:	843e                	mv	s0,a5
1c007f1c:	00e78ab3          	add	s5,a5,a4
1c007f20:	a599                	j	1c008566 <_prf+0xa66>
					val = va_arg(vargs, int);
1c007f22:	00092583          	lw	a1,0(s2)
1c007f26:	00490a13          	addi	s4,s2,4
1c007f2a:	41f5da93          	srai	s5,a1,0x1f
					break;
1c007f2e:	bd41                	j	1c007dbe <_prf+0x2be>
	} else if (fplus) {
1c007f30:	47b2                	lw	a5,12(sp)
1c007f32:	c799                	beqz	a5,1c007f40 <_prf+0x440>
		*buf++ = '+';
1c007f34:	02b00793          	li	a5,43
		*buf++ = ' ';
1c007f38:	04f10223          	sb	a5,68(sp)
1c007f3c:	8656                	mv	a2,s5
1c007f3e:	bd79                	j	1c007ddc <_prf+0x2dc>
	} else if (fspace) {
1c007f40:	4742                	lw	a4,16(sp)
1c007f42:	c701                	beqz	a4,1c007f4a <_prf+0x44a>
		*buf++ = ' ';
1c007f44:	02000793          	li	a5,32
1c007f48:	bfc5                	j	1c007f38 <_prf+0x438>
	} else if (fspace) {
1c007f4a:	8656                	mv	a2,s5
1c007f4c:	896e                	mv	s2,s11
1c007f4e:	bd49                	j	1c007de0 <_prf+0x2e0>
				u.d = va_arg(vargs, double);
1c007f50:	091d                	addi	s2,s2,7
1c007f52:	c4093933          	p.bclr	s2,s2,2,0
				double_val = u.i;
1c007f56:	00092583          	lw	a1,0(s2)
1c007f5a:	00492683          	lw	a3,4(s2)
	fract = (double_temp << 11) & ~HIGHBIT64;
1c007f5e:	800007b7          	lui	a5,0x80000
1c007f62:	0155d613          	srli	a2,a1,0x15
1c007f66:	00b69713          	slli	a4,a3,0xb
1c007f6a:	8f51                	or	a4,a4,a2
1c007f6c:	fff7c793          	not	a5,a5
1c007f70:	05ae                	slli	a1,a1,0xb
1c007f72:	8f7d                	and	a4,a4,a5
				u.d = va_arg(vargs, double);
1c007f74:	00890a13          	addi	s4,s2,8
	fract = (double_temp << 11) & ~HIGHBIT64;
1c007f78:	d82e                	sw	a1,48(sp)
	exp = double_temp >> 52 & 0x7ff;
1c007f7a:	0146d913          	srli	s2,a3,0x14
	fract = (double_temp << 11) & ~HIGHBIT64;
1c007f7e:	da3a                	sw	a4,52(sp)
	exp = double_temp >> 52 & 0x7ff;
1c007f80:	e8b93933          	p.bclr	s2,s2,20,11
	if (sign) {
1c007f84:	0806d863          	bgez	a3,1c008014 <_prf+0x514>
		*buf++ = '-';
1c007f88:	02d00693          	li	a3,45
		*buf++ = ' ';
1c007f8c:	04d10223          	sb	a3,68(sp)
1c007f90:	04510493          	addi	s1,sp,69
	if (exp == 0x7ff) {
1c007f94:	7ff00693          	li	a3,2047
1c007f98:	0cd91363          	bne	s2,a3,1c00805e <_prf+0x55e>
		if (!fract) {
1c007f9c:	8f4d                	or	a4,a4,a1
1c007f9e:	fbfd8793          	addi	a5,s11,-65
1c007fa2:	00348513          	addi	a0,s1,3
1c007fa6:	eb49                	bnez	a4,1c008038 <_prf+0x538>
			if (isupper(c)) {
1c007fa8:	4765                	li	a4,25
1c007faa:	06f76f63          	bltu	a4,a5,1c008028 <_prf+0x528>
				*buf++ = 'I';
1c007fae:	6795                	lui	a5,0x5
1c007fb0:	e4978793          	addi	a5,a5,-439 # 4e49 <__rt_stack_size+0x4649>
1c007fb4:	00f49023          	sh	a5,0(s1)
				*buf++ = 'N';
1c007fb8:	04600793          	li	a5,70
		return buf - start;
1c007fbc:	04410913          	addi	s2,sp,68
				*buf++ = 'a';
1c007fc0:	00f48123          	sb	a5,2(s1)
		*buf = 0;
1c007fc4:	000481a3          	sb	zero,3(s1)
		return buf - start;
1c007fc8:	41250533          	sub	a0,a0,s2
			zero.predot = zero.postdot = zero.trail = 0;
1c007fcc:	4401                	li	s0,0
1c007fce:	4a81                	li	s5,0
1c007fd0:	4681                	li	a3,0
				if (fplus || fspace || (buf[0] == '-')) {
1c007fd2:	4732                	lw	a4,12(sp)
					prefix = 1;
1c007fd4:	4905                	li	s2,1
				if (fplus || fspace || (buf[0] == '-')) {
1c007fd6:	eb09                	bnez	a4,1c007fe8 <_prf+0x4e8>
1c007fd8:	47c2                	lw	a5,16(sp)
1c007fda:	e799                	bnez	a5,1c007fe8 <_prf+0x4e8>
1c007fdc:	04414903          	lbu	s2,68(sp)
1c007fe0:	fd390913          	addi	s2,s2,-45
1c007fe4:	00193913          	seqz	s2,s2
				if (!isdigit(buf[prefix])) {
1c007fe8:	1098                	addi	a4,sp,96
1c007fea:	012707b3          	add	a5,a4,s2
1c007fee:	fe47c783          	lbu	a5,-28(a5)
				clen += zero.predot + zero.postdot + zero.trail;
1c007ff2:	015684b3          	add	s1,a3,s5
1c007ff6:	94a2                	add	s1,s1,s0
1c007ff8:	fd078793          	addi	a5,a5,-48
				if (!isdigit(buf[prefix])) {
1c007ffc:	4625                	li	a2,9
				clen += zero.predot + zero.postdot + zero.trail;
1c007ffe:	00a48db3          	add	s11,s1,a0
				if (!isdigit(buf[prefix])) {
1c008002:	46f66e63          	bltu	a2,a5,1c00847e <_prf+0x97e>
			} else if (fzero) {
1c008006:	47f2                	lw	a5,28(sp)
1c008008:	46078b63          	beqz	a5,1c00847e <_prf+0x97e>
				zero_head = width - clen;
1c00800c:	41bc8d33          	sub	s10,s9,s11
1c008010:	00dc                	addi	a5,sp,68
1c008012:	bd81                	j	1c007e62 <_prf+0x362>
	} else if (fplus) {
1c008014:	47b2                	lw	a5,12(sp)
		*buf++ = '+';
1c008016:	02b00693          	li	a3,43
	} else if (fplus) {
1c00801a:	fbad                	bnez	a5,1c007f8c <_prf+0x48c>
	} else if (fspace) {
1c00801c:	47c2                	lw	a5,16(sp)
1c00801e:	00c4                	addi	s1,sp,68
1c008020:	dbb5                	beqz	a5,1c007f94 <_prf+0x494>
		*buf++ = ' ';
1c008022:	02000693          	li	a3,32
1c008026:	b79d                	j	1c007f8c <_prf+0x48c>
				*buf++ = 'i';
1c008028:	679d                	lui	a5,0x7
1c00802a:	e6978793          	addi	a5,a5,-407 # 6e69 <__rt_stack_size+0x6669>
1c00802e:	00f49023          	sh	a5,0(s1)
				*buf++ = 'n';
1c008032:	06600793          	li	a5,102
1c008036:	b759                	j	1c007fbc <_prf+0x4bc>
			if (isupper(c)) {
1c008038:	4765                	li	a4,25
1c00803a:	00f76a63          	bltu	a4,a5,1c00804e <_prf+0x54e>
				*buf++ = 'N';
1c00803e:	6791                	lui	a5,0x4
1c008040:	14e78793          	addi	a5,a5,334 # 414e <__rt_stack_size+0x394e>
1c008044:	00f49023          	sh	a5,0(s1)
				*buf++ = 'A';
1c008048:	04e00793          	li	a5,78
1c00804c:	bf85                	j	1c007fbc <_prf+0x4bc>
				*buf++ = 'n';
1c00804e:	6799                	lui	a5,0x6
1c008050:	16e78793          	addi	a5,a5,366 # 616e <__rt_stack_size+0x596e>
1c008054:	00f49023          	sh	a5,0(s1)
				*buf++ = 'a';
1c008058:	06e00793          	li	a5,110
1c00805c:	b785                	j	1c007fbc <_prf+0x4bc>
	if (c == 'F') {
1c00805e:	04600693          	li	a3,70
1c008062:	00dd9463          	bne	s11,a3,1c00806a <_prf+0x56a>
		c = 'f';
1c008066:	06600d93          	li	s11,102
	if ((exp | fract) != 0) {
1c00806a:	41f95613          	srai	a2,s2,0x1f
1c00806e:	00b966b3          	or	a3,s2,a1
1c008072:	8e59                	or	a2,a2,a4
1c008074:	8ed1                	or	a3,a3,a2
1c008076:	1c068263          	beqz	a3,1c00823a <_prf+0x73a>
		if (exp == 0) {
1c00807a:	10090d63          	beqz	s2,1c008194 <_prf+0x694>
		fract |= HIGHBIT64;
1c00807e:	5752                	lw	a4,52(sp)
1c008080:	800007b7          	lui	a5,0x80000
		exp -= (1023 - 1);	/* +1 since .1 vs 1. */
1c008084:	c0290913          	addi	s2,s2,-1022
		fract |= HIGHBIT64;
1c008088:	8f5d                	or	a4,a4,a5
1c00808a:	da3a                	sw	a4,52(sp)
1c00808c:	4d01                	li	s10,0
	while (exp <= -3) {
1c00808e:	5779                	li	a4,-2
1c008090:	10e94f63          	blt	s2,a4,1c0081ae <_prf+0x6ae>
	while (exp > 0) {
1c008094:	17204663          	bgtz	s2,1c008200 <_prf+0x700>
		_rlrshift(&fract);
1c008098:	1808                	addi	a0,sp,48
		exp++;
1c00809a:	0905                	addi	s2,s2,1
		_rlrshift(&fract);
1c00809c:	9cdff0ef          	jal	ra,1c007a68 <_rlrshift>
	while (exp < (0 + 4)) {
1c0080a0:	fe493ce3          	p.bneimm	s2,4,1c008098 <_prf+0x598>
	if (precision < 0) {
1c0080a4:	00045363          	bgez	s0,1c0080aa <_prf+0x5aa>
		precision = 6;		/* Default precision if none given */
1c0080a8:	4419                	li	s0,6
	if ((c == 'g') || (c == 'G')) {
1c0080aa:	0dfdf713          	andi	a4,s11,223
1c0080ae:	04700693          	li	a3,71
	prune_zero = false;		/* Assume trailing 0's allowed     */
1c0080b2:	ca02                	sw	zero,20(sp)
	if ((c == 'g') || (c == 'G')) {
1c0080b4:	02d71563          	bne	a4,a3,1c0080de <_prf+0x5de>
		if (decexp < (-4 + 1) || decexp > precision) {
1c0080b8:	5775                	li	a4,-3
1c0080ba:	00ed4463          	blt	s10,a4,1c0080c2 <_prf+0x5c2>
1c0080be:	19a45163          	ble	s10,s0,1c008240 <_prf+0x740>
			c += 'e' - 'g';
1c0080c2:	ffed8793          	addi	a5,s11,-2
1c0080c6:	0ff7fd93          	andi	s11,a5,255
			if (precision > 0) {
1c0080ca:	4c040e63          	beqz	s0,1c0085a6 <_prf+0xaa6>
				precision--;
1c0080ce:	147d                	addi	s0,s0,-1
		if (!falt && (precision > 0)) {
1c0080d0:	4c0a9b63          	bnez	s5,1c0085a6 <_prf+0xaa6>
1c0080d4:	00802933          	sgtz	s2,s0
1c0080d8:	0ff97913          	andi	s2,s2,255
1c0080dc:	ca4a                	sw	s2,20(sp)
	if (c == 'f') {
1c0080de:	06600713          	li	a4,102
1c0080e2:	4ced9363          	bne	s11,a4,1c0085a8 <_prf+0xaa8>
		exp = precision + decexp;
1c0080e6:	008d0733          	add	a4,s10,s0
		if (exp < 0) {
1c0080ea:	06600d93          	li	s11,102
1c0080ee:	4a075f63          	bgez	a4,1c0085ac <_prf+0xaac>
	digit_count = 16;
1c0080f2:	4741                	li	a4,16
1c0080f4:	d63a                	sw	a4,44(sp)
			exp = 0;
1c0080f6:	4901                	li	s2,0
	ltemp = 0x0800000000000000;
1c0080f8:	4601                	li	a2,0
1c0080fa:	080006b7          	lui	a3,0x8000
1c0080fe:	dc32                	sw	a2,56(sp)
1c008100:	de36                	sw	a3,60(sp)
	while (exp--) {
1c008102:	197d                	addi	s2,s2,-1
1c008104:	15f93563          	p.bneimm	s2,-1,1c00824e <_prf+0x74e>
	fract += ltemp;
1c008108:	5742                	lw	a4,48(sp)
1c00810a:	56e2                	lw	a3,56(sp)
1c00810c:	5652                	lw	a2,52(sp)
1c00810e:	55f2                	lw	a1,60(sp)
1c008110:	96ba                	add	a3,a3,a4
1c008112:	00e6b733          	sltu	a4,a3,a4
1c008116:	962e                	add	a2,a2,a1
1c008118:	9732                	add	a4,a4,a2
1c00811a:	da3a                	sw	a4,52(sp)
1c00811c:	d836                	sw	a3,48(sp)
	if ((fract >> 32) & 0xF0000000) {
1c00811e:	f6073733          	p.bclr	a4,a4,27,0
1c008122:	cb01                	beqz	a4,1c008132 <_prf+0x632>
		_ldiv5(&fract);
1c008124:	1808                	addi	a0,sp,48
1c008126:	963ff0ef          	jal	ra,1c007a88 <_ldiv5>
		_rlrshift(&fract);
1c00812a:	1808                	addi	a0,sp,48
1c00812c:	93dff0ef          	jal	ra,1c007a68 <_rlrshift>
		decexp++;
1c008130:	0d05                	addi	s10,s10,1
	if (c == 'f') {
1c008132:	06600713          	li	a4,102
1c008136:	16ed9163          	bne	s11,a4,1c008298 <_prf+0x798>
		if (decexp > 0) {
1c00813a:	8926                	mv	s2,s1
1c00813c:	13a04963          	bgtz	s10,1c00826e <_prf+0x76e>
			*buf++ = '0';
1c008140:	03000713          	li	a4,48
1c008144:	00e48023          	sb	a4,0(s1)
1c008148:	00148913          	addi	s2,s1,1
			zero.predot = zero.postdot = zero.trail = 0;
1c00814c:	4681                	li	a3,0
		if (falt || (precision > 0)) {
1c00814e:	120a8763          	beqz	s5,1c00827c <_prf+0x77c>
			*buf++ = '.';
1c008152:	02e00593          	li	a1,46
1c008156:	00b90023          	sb	a1,0(s2)
1c00815a:	00190713          	addi	a4,s2,1
		if (decexp < 0 && precision > 0) {
1c00815e:	440d0263          	beqz	s10,1c0085a2 <_prf+0xaa2>
1c008162:	12805863          	blez	s0,1c008292 <_prf+0x792>
			zp->postdot = -decexp;
1c008166:	41a00ab3          	neg	s5,s10
1c00816a:	048acab3          	p.min	s5,s5,s0
			precision -= zp->postdot;
1c00816e:	41540433          	sub	s0,s0,s5
			zero.predot = zero.postdot = zero.trail = 0;
1c008172:	893a                	mv	s2,a4
		while (precision > 0 && digit_count > 0) {
1c008174:	10805763          	blez	s0,1c008282 <_prf+0x782>
1c008178:	5732                	lw	a4,44(sp)
1c00817a:	10e05463          	blez	a4,1c008282 <_prf+0x782>
			*buf++ = _get_digit(&fract, &digit_count);
1c00817e:	106c                	addi	a1,sp,44
1c008180:	1808                	addi	a0,sp,48
1c008182:	c036                	sw	a3,0(sp)
1c008184:	949ff0ef          	jal	ra,1c007acc <_get_digit>
1c008188:	00a900ab          	p.sb	a0,1(s2!)
			precision--;
1c00818c:	147d                	addi	s0,s0,-1
1c00818e:	4682                	lw	a3,0(sp)
1c008190:	b7d5                	j	1c008174 <_prf+0x674>
				exp--;
1c008192:	197d                	addi	s2,s2,-1
			while (((fract <<= 1) & HIGHBIT64) == 0) {
1c008194:	01f5d693          	srli	a3,a1,0x1f
1c008198:	0706                	slli	a4,a4,0x1
1c00819a:	8f55                	or	a4,a4,a3
1c00819c:	0586                	slli	a1,a1,0x1
1c00819e:	fe075ae3          	bgez	a4,1c008192 <_prf+0x692>
1c0081a2:	d82e                	sw	a1,48(sp)
1c0081a4:	da3a                	sw	a4,52(sp)
1c0081a6:	bde1                	j	1c00807e <_prf+0x57e>
			_rlrshift(&fract);
1c0081a8:	1808                	addi	a0,sp,48
1c0081aa:	8bfff0ef          	jal	ra,1c007a68 <_rlrshift>
		while ((fract >> 32) >= (MAXFP1 / 5)) {
1c0081ae:	55d2                	lw	a1,52(sp)
1c0081b0:	33333737          	lui	a4,0x33333
1c0081b4:	33270713          	addi	a4,a4,818 # 33333332 <__l2_end+0x173290aa>
1c0081b8:	5642                	lw	a2,48(sp)
1c0081ba:	0905                	addi	s2,s2,1
1c0081bc:	feb766e3          	bltu	a4,a1,1c0081a8 <_prf+0x6a8>
		fract *= 5U;
1c0081c0:	4695                	li	a3,5
1c0081c2:	02c6b733          	mulhu	a4,a3,a2
		decexp--;
1c0081c6:	1d7d                	addi	s10,s10,-1
		fract *= 5U;
1c0081c8:	02c68633          	mul	a2,a3,a2
1c0081cc:	42b68733          	p.mac	a4,a3,a1
1c0081d0:	d832                	sw	a2,48(sp)
		decexp--;
1c0081d2:	4681                	li	a3,0
		fract *= 5U;
1c0081d4:	da3a                	sw	a4,52(sp)
		while ((fract >> 32) <= (MAXFP1 / 2)) {
1c0081d6:	800007b7          	lui	a5,0x80000
1c0081da:	fff7c793          	not	a5,a5
1c0081de:	00e7f763          	bleu	a4,a5,1c0081ec <_prf+0x6ec>
1c0081e2:	ea0686e3          	beqz	a3,1c00808e <_prf+0x58e>
1c0081e6:	d832                	sw	a2,48(sp)
1c0081e8:	da3a                	sw	a4,52(sp)
1c0081ea:	b555                	j	1c00808e <_prf+0x58e>
			fract <<= 1;
1c0081ec:	01f65593          	srli	a1,a2,0x1f
1c0081f0:	00171693          	slli	a3,a4,0x1
1c0081f4:	00d5e733          	or	a4,a1,a3
1c0081f8:	0606                	slli	a2,a2,0x1
			exp--;
1c0081fa:	197d                	addi	s2,s2,-1
1c0081fc:	4685                	li	a3,1
1c0081fe:	bfe1                	j	1c0081d6 <_prf+0x6d6>
		_ldiv5(&fract);
1c008200:	1808                	addi	a0,sp,48
1c008202:	887ff0ef          	jal	ra,1c007a88 <_ldiv5>
1c008206:	5642                	lw	a2,48(sp)
1c008208:	5752                	lw	a4,52(sp)
		exp--;
1c00820a:	197d                	addi	s2,s2,-1
		decexp++;
1c00820c:	0d05                	addi	s10,s10,1
1c00820e:	4681                	li	a3,0
		while ((fract >> 32) <= (MAXFP1 / 2)) {
1c008210:	800007b7          	lui	a5,0x80000
1c008214:	fff7c793          	not	a5,a5
1c008218:	00e7f763          	bleu	a4,a5,1c008226 <_prf+0x726>
1c00821c:	e6068ce3          	beqz	a3,1c008094 <_prf+0x594>
1c008220:	d832                	sw	a2,48(sp)
1c008222:	da3a                	sw	a4,52(sp)
1c008224:	bd85                	j	1c008094 <_prf+0x594>
			fract <<= 1;
1c008226:	01f65593          	srli	a1,a2,0x1f
1c00822a:	00171693          	slli	a3,a4,0x1
1c00822e:	00d5e733          	or	a4,a1,a3
1c008232:	0606                	slli	a2,a2,0x1
			exp--;
1c008234:	197d                	addi	s2,s2,-1
1c008236:	4685                	li	a3,1
1c008238:	bfe1                	j	1c008210 <_prf+0x710>
	if ((exp | fract) != 0) {
1c00823a:	4d01                	li	s10,0
1c00823c:	4901                	li	s2,0
1c00823e:	bda9                	j	1c008098 <_prf+0x598>
			precision -= decexp;
1c008240:	41a40433          	sub	s0,s0,s10
		if (!falt && (precision > 0)) {
1c008244:	ea0a91e3          	bnez	s5,1c0080e6 <_prf+0x5e6>
			c = 'f';
1c008248:	06600d93          	li	s11,102
1c00824c:	b561                	j	1c0080d4 <_prf+0x5d4>
		_ldiv5(&ltemp);
1c00824e:	1828                	addi	a0,sp,56
1c008250:	839ff0ef          	jal	ra,1c007a88 <_ldiv5>
		_rlrshift(&ltemp);
1c008254:	1828                	addi	a0,sp,56
1c008256:	813ff0ef          	jal	ra,1c007a68 <_rlrshift>
1c00825a:	b565                	j	1c008102 <_prf+0x602>
				*buf++ = _get_digit(&fract, &digit_count);
1c00825c:	106c                	addi	a1,sp,44
1c00825e:	1808                	addi	a0,sp,48
1c008260:	86dff0ef          	jal	ra,1c007acc <_get_digit>
1c008264:	00a900ab          	p.sb	a0,1(s2!)
				decexp--;
1c008268:	1d7d                	addi	s10,s10,-1
			while (decexp > 0 && digit_count > 0) {
1c00826a:	000d0563          	beqz	s10,1c008274 <_prf+0x774>
1c00826e:	5732                	lw	a4,44(sp)
1c008270:	fee046e3          	bgtz	a4,1c00825c <_prf+0x75c>
		if (falt || (precision > 0)) {
1c008274:	300a9f63          	bnez	s5,1c008592 <_prf+0xa92>
			zp->predot = decexp;
1c008278:	86ea                	mv	a3,s10
			decexp = 0;
1c00827a:	4d01                	li	s10,0
			zero.predot = zero.postdot = zero.trail = 0;
1c00827c:	4a81                	li	s5,0
		if (falt || (precision > 0)) {
1c00827e:	ec804ae3          	bgtz	s0,1c008152 <_prf+0x652>
	if (prune_zero) {
1c008282:	4752                	lw	a4,20(sp)
1c008284:	eb31                	bnez	a4,1c0082d8 <_prf+0x7d8>
	return buf - start;
1c008286:	00c8                	addi	a0,sp,68
	*buf = 0;
1c008288:	00090023          	sb	zero,0(s2)
	return buf - start;
1c00828c:	40a90533          	sub	a0,s2,a0
1c008290:	b389                	j	1c007fd2 <_prf+0x4d2>
			*buf++ = '.';
1c008292:	893a                	mv	s2,a4
			zero.predot = zero.postdot = zero.trail = 0;
1c008294:	4a81                	li	s5,0
1c008296:	b7f5                	j	1c008282 <_prf+0x782>
		*buf = _get_digit(&fract, &digit_count);
1c008298:	106c                	addi	a1,sp,44
1c00829a:	1808                	addi	a0,sp,48
1c00829c:	831ff0ef          	jal	ra,1c007acc <_get_digit>
1c0082a0:	00a48023          	sb	a0,0(s1)
		if (*buf++ != '0') {
1c0082a4:	03000713          	li	a4,48
1c0082a8:	00e50363          	beq	a0,a4,1c0082ae <_prf+0x7ae>
			decexp--;
1c0082ac:	1d7d                	addi	s10,s10,-1
		if (falt || (precision > 0)) {
1c0082ae:	000a9663          	bnez	s5,1c0082ba <_prf+0x7ba>
		if (*buf++ != '0') {
1c0082b2:	00148913          	addi	s2,s1,1
		if (falt || (precision > 0)) {
1c0082b6:	00805d63          	blez	s0,1c0082d0 <_prf+0x7d0>
			*buf++ = '.';
1c0082ba:	02e00713          	li	a4,46
1c0082be:	00248913          	addi	s2,s1,2
1c0082c2:	00e480a3          	sb	a4,1(s1)
		while (precision > 0 && digit_count > 0) {
1c0082c6:	00805563          	blez	s0,1c0082d0 <_prf+0x7d0>
1c0082ca:	5732                	lw	a4,44(sp)
1c0082cc:	08e04663          	bgtz	a4,1c008358 <_prf+0x858>
	if (prune_zero) {
1c0082d0:	47d2                	lw	a5,20(sp)
			zero.predot = zero.postdot = zero.trail = 0;
1c0082d2:	4a81                	li	s5,0
1c0082d4:	4681                	li	a3,0
	if (prune_zero) {
1c0082d6:	cf99                	beqz	a5,1c0082f4 <_prf+0x7f4>
		while (*--buf == '0')
1c0082d8:	03000513          	li	a0,48
1c0082dc:	fff90713          	addi	a4,s2,-1
1c0082e0:	00074583          	lbu	a1,0(a4)
1c0082e4:	08a58263          	beq	a1,a0,1c008368 <_prf+0x868>
		if (*buf != '.') {
1c0082e8:	02e00513          	li	a0,46
		zp->trail = 0;
1c0082ec:	4401                	li	s0,0
		if (*buf != '.') {
1c0082ee:	00a59363          	bne	a1,a0,1c0082f4 <_prf+0x7f4>
		while (*--buf == '0')
1c0082f2:	893a                	mv	s2,a4
	if ((c == 'e') || (c == 'E')) {
1c0082f4:	0dfdf713          	andi	a4,s11,223
1c0082f8:	04500593          	li	a1,69
1c0082fc:	f8b715e3          	bne	a4,a1,1c008286 <_prf+0x786>
		*buf++ = c;
1c008300:	85ca                	mv	a1,s2
1c008302:	01b5812b          	p.sb	s11,2(a1!)
			*buf++ = '+';
1c008306:	02b00793          	li	a5,43
		if (decexp < 0) {
1c00830a:	000d5663          	bgez	s10,1c008316 <_prf+0x816>
			decexp = -decexp;
1c00830e:	41a00d33          	neg	s10,s10
			*buf++ = '-';
1c008312:	02d00793          	li	a5,45
			*buf++ = '+';
1c008316:	00f900a3          	sb	a5,1(s2)
		if (decexp >= 100) {
1c00831a:	06300793          	li	a5,99
1c00831e:	01a7de63          	ble	s10,a5,1c00833a <_prf+0x83a>
			*buf++ = (decexp / 100) + '0';
1c008322:	06400713          	li	a4,100
1c008326:	02ed47b3          	div	a5,s10,a4
1c00832a:	00390593          	addi	a1,s2,3
			decexp %= 100;
1c00832e:	02ed6d33          	rem	s10,s10,a4
			*buf++ = (decexp / 100) + '0';
1c008332:	03078793          	addi	a5,a5,48 # 80000030 <pulp__FC+0x80000031>
1c008336:	00f90123          	sb	a5,2(s2)
		*buf++ = (decexp / 10) + '0';
1c00833a:	47a9                	li	a5,10
1c00833c:	892e                	mv	s2,a1
1c00833e:	02fd4733          	div	a4,s10,a5
		decexp %= 10;
1c008342:	02fd68b3          	rem	a7,s10,a5
		*buf++ = (decexp / 10) + '0';
1c008346:	03070713          	addi	a4,a4,48
1c00834a:	00e9012b          	p.sb	a4,2(s2!)
		*buf++ = decexp + '0';
1c00834e:	03088893          	addi	a7,a7,48 # 1a102030 <__l1_end+0xa102010>
1c008352:	011580a3          	sb	a7,1(a1)
1c008356:	bf05                	j	1c008286 <_prf+0x786>
			*buf++ = _get_digit(&fract, &digit_count);
1c008358:	106c                	addi	a1,sp,44
1c00835a:	1808                	addi	a0,sp,48
1c00835c:	f70ff0ef          	jal	ra,1c007acc <_get_digit>
1c008360:	00a900ab          	p.sb	a0,1(s2!)
			precision--;
1c008364:	147d                	addi	s0,s0,-1
1c008366:	b785                	j	1c0082c6 <_prf+0x7c6>
		while (*--buf == '0')
1c008368:	893a                	mv	s2,a4
1c00836a:	bf8d                	j	1c0082dc <_prf+0x7dc>
1c00836c:	8a4a                	mv	s4,s2
				switch (i) {
1c00836e:	04c00693          	li	a3,76
1c008372:	004a278b          	p.lw	a5,4(s4!)
1c008376:	02d48a63          	beq	s1,a3,1c0083aa <_prf+0x8aa>
1c00837a:	0096c963          	blt	a3,s1,1c00838c <_prf+0x88c>
1c00837e:	04800693          	li	a3,72
1c008382:	02d48063          	beq	s1,a3,1c0083a2 <_prf+0x8a2>
					*va_arg(vargs, int *) = count;
1c008386:	0137a023          	sw	s3,0(a5)
					break;
1c00838a:	a801                	j	1c00839a <_prf+0x89a>
				switch (i) {
1c00838c:	06800693          	li	a3,104
1c008390:	fed49be3          	bne	s1,a3,1c008386 <_prf+0x886>
					*va_arg(vargs, short *) = count;
1c008394:	874e                	mv	a4,s3
1c008396:	00e79023          	sh	a4,0(a5)
				continue;
1c00839a:	8952                	mv	s2,s4
1c00839c:	8662                	mv	a2,s8
1c00839e:	f86ff06f          	j	1c007b24 <_prf+0x24>
					*va_arg(vargs, char *) = count;
1c0083a2:	874e                	mv	a4,s3
1c0083a4:	00e78023          	sb	a4,0(a5)
					break;
1c0083a8:	bfcd                	j	1c00839a <_prf+0x89a>
					*va_arg(vargs, long long *) = count;
1c0083aa:	41f9d713          	srai	a4,s3,0x1f
1c0083ae:	0137a023          	sw	s3,0(a5)
1c0083b2:	c3d8                	sw	a4,4(a5)
					break;
1c0083b4:	b7dd                	j	1c00839a <_prf+0x89a>
				clen = _to_hex(buf, val, true, 'x');
1c0083b6:	00092583          	lw	a1,0(s2)
		*buf++ = '0';
1c0083ba:	77e1                	lui	a5,0xffff8
1c0083bc:	8307c793          	xori	a5,a5,-2000
	len = _to_x(buf, value, 16);
1c0083c0:	46c1                	li	a3,16
1c0083c2:	4601                	li	a2,0
1c0083c4:	04610513          	addi	a0,sp,70
		*buf++ = '0';
1c0083c8:	04f11223          	sh	a5,68(sp)
	len = _to_x(buf, value, 16);
1c0083cc:	e0aff0ef          	jal	ra,1c0079d6 <_to_x>
				val = (uintptr_t) va_arg(vargs, void *);
1c0083d0:	00490a13          	addi	s4,s2,4
	return len + (buf - buf0);
1c0083d4:	00250d93          	addi	s11,a0,2
				prefix = 2;
1c0083d8:	4909                	li	s2,2
				break;
1c0083da:	b40d                	j	1c007dfc <_prf+0x2fc>
					if (cptr[clen] == '\0') {
1c0083dc:	0016c60b          	p.lbu	a2,1(a3!) # 8000001 <__L2+0x7f80001>
1c0083e0:	a4060ee3          	beqz	a2,1c007e3c <_prf+0x33c>
				for (clen = 0; clen < precision; clen++) {
1c0083e4:	0d85                	addi	s11,s11,1
1c0083e6:	bc89                	j	1c007e38 <_prf+0x338>
					val = va_arg(vargs, unsigned int);
1c0083e8:	00490a13          	addi	s4,s2,4
1c0083ec:	00092583          	lw	a1,0(s2)
1c0083f0:	4601                	li	a2,0
					break;
1c0083f2:	ba99                	j	1c007d48 <_prf+0x248>
	if (alt_form) {
1c0083f4:	8526                	mv	a0,s1
	return (buf - buf0) + _to_x(buf, value, 8);
1c0083f6:	46a1                	li	a3,8
1c0083f8:	409504b3          	sub	s1,a0,s1
1c0083fc:	ddaff0ef          	jal	ra,1c0079d6 <_to_x>
1c008400:	00a48db3          	add	s11,s1,a0
			prefix = 0;
1c008404:	4901                	li	s2,0
1c008406:	badd                	j	1c007dfc <_prf+0x2fc>
				} else if (c == 'u') {
1c008408:	07500713          	li	a4,117
1c00840c:	00ed9863          	bne	s11,a4,1c00841c <_prf+0x91c>
	return _to_x(buf, value, 10);
1c008410:	46a9                	li	a3,10
1c008412:	8526                	mv	a0,s1
1c008414:	dc2ff0ef          	jal	ra,1c0079d6 <_to_x>
1c008418:	8daa                	mv	s11,a0
1c00841a:	b7ed                	j	1c008404 <_prf+0x904>
	if (alt_form) {
1c00841c:	8d26                	mv	s10,s1
1c00841e:	000a8963          	beqz	s5,1c008430 <_prf+0x930>
		*buf++ = '0';
1c008422:	7761                	lui	a4,0xffff8
1c008424:	83074713          	xori	a4,a4,-2000
1c008428:	04e11223          	sh	a4,68(sp)
		*buf++ = 'x';
1c00842c:	04610d13          	addi	s10,sp,70
	len = _to_x(buf, value, 16);
1c008430:	46c1                	li	a3,16
1c008432:	856a                	mv	a0,s10
1c008434:	da2ff0ef          	jal	ra,1c0079d6 <_to_x>
	if (prefix == 'X') {
1c008438:	05800713          	li	a4,88
1c00843c:	02ed9263          	bne	s11,a4,1c008460 <_prf+0x960>
1c008440:	87a6                	mv	a5,s1
		if (*buf >= 'a' && *buf <= 'z') {
1c008442:	45e5                	li	a1,25
1c008444:	0017c68b          	p.lbu	a3,1(a5!) # ffff8001 <pulp__FC+0xffff8002>
1c008448:	f9f68613          	addi	a2,a3,-97
1c00844c:	0ff67613          	andi	a2,a2,255
1c008450:	00c5e563          	bltu	a1,a2,1c00845a <_prf+0x95a>
			*buf += 'A' - 'a';
1c008454:	1681                	addi	a3,a3,-32
1c008456:	fed78fa3          	sb	a3,-1(a5)
	} while (*buf++);
1c00845a:	fff7c703          	lbu	a4,-1(a5)
1c00845e:	f37d                	bnez	a4,1c008444 <_prf+0x944>
	return len + (buf - buf0);
1c008460:	409d0733          	sub	a4,s10,s1
1c008464:	00a70db3          	add	s11,a4,a0
			prefix = 0;
1c008468:	001a9913          	slli	s2,s5,0x1
1c00846c:	ba41                	j	1c007dfc <_prf+0x2fc>
				PUTC('%');
1c00846e:	85de                	mv	a1,s7
1c008470:	02500513          	li	a0,37
1c008474:	ec4ff06f          	j	1c007b38 <_prf+0x38>
				count++;
1c008478:	0985                	addi	s3,s3,1
				continue;
1c00847a:	8a4a                	mv	s4,s2
1c00847c:	bf39                	j	1c00839a <_prf+0x89a>
1c00847e:	00dc                	addi	a5,sp,68
				zero_head = 0;
1c008480:	4d01                	li	s10,0
1c008482:	b2d5                	j	1c007e66 <_prf+0x366>
					PUTC(' ');
1c008484:	85de                	mv	a1,s7
1c008486:	02000513          	li	a0,32
1c00848a:	c036                	sw	a3,0(sp)
1c00848c:	c43e                	sw	a5,8(sp)
1c00848e:	9b02                	jalr	s6
1c008490:	4682                	lw	a3,0(sp)
1c008492:	47a2                	lw	a5,8(sp)
1c008494:	ebf52563          	p.beqimm	a0,-1,1c007b3e <_prf+0x3e>
				while (width-- > 0) {
1c008498:	14fd                	addi	s1,s1,-1
1c00849a:	fff4b5e3          	p.bneimm	s1,-1,1c008484 <_prf+0x984>
				count += width;
1c00849e:	99e6                	add	s3,s3,s9
				while (width-- > 0) {
1c0084a0:	5cfd                	li	s9,-1
1c0084a2:	bad9                	j	1c007e78 <_prf+0x378>
				PUTC(*cptr++);
1c0084a4:	0017c50b          	p.lbu	a0,1(a5!)
1c0084a8:	85de                	mv	a1,s7
1c0084aa:	c036                	sw	a3,0(sp)
1c0084ac:	c43e                	sw	a5,8(sp)
1c0084ae:	9b02                	jalr	s6
1c0084b0:	4682                	lw	a3,0(sp)
1c0084b2:	47a2                	lw	a5,8(sp)
1c0084b4:	9df534e3          	p.bneimm	a0,-1,1c007e7c <_prf+0x37c>
1c0084b8:	e86ff06f          	j	1c007b3e <_prf+0x3e>
				PUTC('0');
1c0084bc:	85de                	mv	a1,s7
1c0084be:	03000513          	li	a0,48
1c0084c2:	c036                	sw	a3,0(sp)
1c0084c4:	c43e                	sw	a5,8(sp)
1c0084c6:	9b02                	jalr	s6
1c0084c8:	4682                	lw	a3,0(sp)
1c0084ca:	47a2                	lw	a5,8(sp)
1c0084cc:	9bf53be3          	p.bneimm	a0,-1,1c007e82 <_prf+0x382>
1c0084d0:	e6eff06f          	j	1c007b3e <_prf+0x3e>
					PUTC(c);
1c0084d4:	85de                	mv	a1,s7
1c0084d6:	c232                	sw	a2,4(sp)
1c0084d8:	c036                	sw	a3,0(sp)
1c0084da:	c442                	sw	a6,8(sp)
1c0084dc:	9b02                	jalr	s6
1c0084de:	4612                	lw	a2,4(sp)
1c0084e0:	4682                	lw	a3,0(sp)
1c0084e2:	4822                	lw	a6,8(sp)
1c0084e4:	e5f52d63          	p.beqimm	a0,-1,1c007b3e <_prf+0x3e>
					c = *++cptr;
1c0084e8:	0d85                	addi	s11,s11,1
1c0084ea:	000dc503          	lbu	a0,0(s11)
1c0084ee:	b27d                	j	1c007e9c <_prf+0x39c>
					PUTC('0');
1c0084f0:	85de                	mv	a1,s7
1c0084f2:	03000513          	li	a0,48
1c0084f6:	c232                	sw	a2,4(sp)
1c0084f8:	c036                	sw	a3,0(sp)
1c0084fa:	c43a                	sw	a4,8(sp)
1c0084fc:	9b02                	jalr	s6
1c0084fe:	4612                	lw	a2,4(sp)
1c008500:	4682                	lw	a3,0(sp)
1c008502:	4722                	lw	a4,8(sp)
1c008504:	167d                	addi	a2,a2,-1
1c008506:	9bf532e3          	p.bneimm	a0,-1,1c007eaa <_prf+0x3aa>
1c00850a:	e34ff06f          	j	1c007b3e <_prf+0x3e>
					PUTC('0');
1c00850e:	85de                	mv	a1,s7
1c008510:	03000513          	li	a0,48
1c008514:	c036                	sw	a3,0(sp)
1c008516:	c43a                	sw	a4,8(sp)
1c008518:	9b02                	jalr	s6
1c00851a:	4682                	lw	a3,0(sp)
1c00851c:	4722                	lw	a4,8(sp)
1c00851e:	16fd                	addi	a3,a3,-1
1c008520:	9df532e3          	p.bneimm	a0,-1,1c007ee4 <_prf+0x3e4>
1c008524:	e1aff06f          	j	1c007b3e <_prf+0x3e>
					PUTC(c);
1c008528:	85de                	mv	a1,s7
1c00852a:	c232                	sw	a2,4(sp)
1c00852c:	c036                	sw	a3,0(sp)
1c00852e:	c43a                	sw	a4,8(sp)
1c008530:	9b02                	jalr	s6
1c008532:	4612                	lw	a2,4(sp)
1c008534:	4682                	lw	a3,0(sp)
1c008536:	4722                	lw	a4,8(sp)
1c008538:	e1f52363          	p.beqimm	a0,-1,1c007b3e <_prf+0x3e>
					c = *++cptr;
1c00853c:	0d85                	addi	s11,s11,1
1c00853e:	000dc503          	lbu	a0,0(s11)
1c008542:	ba75                	j	1c007efe <_prf+0x3fe>
					PUTC('0');
1c008544:	85de                	mv	a1,s7
1c008546:	03000513          	li	a0,48
1c00854a:	c43a                	sw	a4,8(sp)
1c00854c:	9b02                	jalr	s6
1c00854e:	4722                	lw	a4,8(sp)
1c008550:	177d                	addi	a4,a4,-1
1c008552:	9bf53fe3          	p.bneimm	a0,-1,1c007f10 <_prf+0x410>
1c008556:	de8ff06f          	j	1c007b3e <_prf+0x3e>
				PUTC(*cptr++);
1c00855a:	0014450b          	p.lbu	a0,1(s0!)
1c00855e:	85de                	mv	a1,s7
1c008560:	9b02                	jalr	s6
1c008562:	ddf52e63          	p.beqimm	a0,-1,1c007b3e <_prf+0x3e>
1c008566:	408a87b3          	sub	a5,s5,s0
			while (clen-- > 0) {
1c00856a:	fef048e3          	bgtz	a5,1c00855a <_prf+0xa5a>
			count += prefix;
1c00856e:	994e                	add	s2,s2,s3
			count += zero_head;
1c008570:	012d09b3          	add	s3,s10,s2
			count += clen;
1c008574:	99a6                	add	s3,s3,s1
			if (width > 0) {
1c008576:	e39052e3          	blez	s9,1c00839a <_prf+0x89a>
				count += width;
1c00857a:	99e6                	add	s3,s3,s9
				while (width-- > 0) {
1c00857c:	1cfd                	addi	s9,s9,-1
1c00857e:	e1fcaee3          	p.beqimm	s9,-1,1c00839a <_prf+0x89a>
					PUTC(' ');
1c008582:	85de                	mv	a1,s7
1c008584:	02000513          	li	a0,32
1c008588:	9b02                	jalr	s6
1c00858a:	fff539e3          	p.bneimm	a0,-1,1c00857c <_prf+0xa7c>
1c00858e:	db0ff06f          	j	1c007b3e <_prf+0x3e>
			*buf++ = '.';
1c008592:	02e00693          	li	a3,46
1c008596:	00d90023          	sb	a3,0(s2)
1c00859a:	00190713          	addi	a4,s2,1
			zp->predot = decexp;
1c00859e:	86ea                	mv	a3,s10
			decexp = 0;
1c0085a0:	4d01                	li	s10,0
			zero.predot = zero.postdot = zero.trail = 0;
1c0085a2:	4a81                	li	s5,0
1c0085a4:	b6f9                	j	1c008172 <_prf+0x672>
	prune_zero = false;		/* Assume trailing 0's allowed     */
1c0085a6:	ca02                	sw	zero,20(sp)
		exp = precision + 1;
1c0085a8:	00140713          	addi	a4,s0,1
	digit_count = 16;
1c0085ac:	46c1                	li	a3,16
1c0085ae:	d636                	sw	a3,44(sp)
1c0085b0:	04d74933          	p.min	s2,a4,a3
1c0085b4:	b691                	j	1c0080f8 <_prf+0x5f8>

1c0085b6 <__rt_uart_cluster_req_done>:
  }

  return __rt_uart_open(channel, conf, event, dev_name);
  
error:
  rt_warning("[UART] Failed to open uart device\n");
1c0085b6:	300476f3          	csrrci	a3,mstatus,8
1c0085ba:	4785                	li	a5,1
1c0085bc:	08f50623          	sb	a5,140(a0)
1c0085c0:	08d54783          	lbu	a5,141(a0)
1c0085c4:	00201737          	lui	a4,0x201
1c0085c8:	e0470713          	addi	a4,a4,-508 # 200e04 <__L2+0x180e04>
1c0085cc:	04078793          	addi	a5,a5,64
1c0085d0:	07da                	slli	a5,a5,0x16
1c0085d2:	0007e723          	p.sw	zero,a4(a5)
1c0085d6:	30069073          	csrw	mstatus,a3
1c0085da:	8082                	ret

1c0085dc <__rt_uart_setup.isra.5>:
1c0085dc:	1c00a737          	lui	a4,0x1c00a
1c0085e0:	23472703          	lw	a4,564(a4) # 1c00a234 <__rt_freq_domains>
1c0085e4:	00155793          	srli	a5,a0,0x1
1c0085e8:	97ba                	add	a5,a5,a4
1c0085ea:	02a7d7b3          	divu	a5,a5,a0
1c0085ee:	1a102737          	lui	a4,0x1a102
1c0085f2:	17fd                	addi	a5,a5,-1
1c0085f4:	07c2                	slli	a5,a5,0x10
1c0085f6:	3067e793          	ori	a5,a5,774
1c0085fa:	22f72223          	sw	a5,548(a4) # 1a102224 <__l1_end+0xa102204>
1c0085fe:	8082                	ret

1c008600 <__rt_uart_setfreq_after>:
1c008600:	1c00a7b7          	lui	a5,0x1c00a
1c008604:	1b878793          	addi	a5,a5,440 # 1c00a1b8 <__rt_uart>
1c008608:	4398                	lw	a4,0(a5)
1c00860a:	cb11                	beqz	a4,1c00861e <__rt_uart_setfreq_after+0x1e>
1c00860c:	4788                	lw	a0,8(a5)
1c00860e:	1141                	addi	sp,sp,-16
1c008610:	c606                	sw	ra,12(sp)
1c008612:	fcbff0ef          	jal	ra,1c0085dc <__rt_uart_setup.isra.5>
1c008616:	40b2                	lw	ra,12(sp)
1c008618:	4501                	li	a0,0
1c00861a:	0141                	addi	sp,sp,16
1c00861c:	8082                	ret
1c00861e:	4501                	li	a0,0
1c008620:	8082                	ret

1c008622 <__rt_uart_wait_tx_done.isra.6>:
1c008622:	1a102737          	lui	a4,0x1a102
1c008626:	1141                	addi	sp,sp,-16
1c008628:	21870713          	addi	a4,a4,536 # 1a102218 <__l1_end+0xa1021f8>
1c00862c:	002046b7          	lui	a3,0x204
1c008630:	431c                	lw	a5,0(a4)
1c008632:	8bc1                	andi	a5,a5,16
1c008634:	e38d                	bnez	a5,1c008656 <__rt_uart_wait_tx_done.isra.6+0x34>
1c008636:	1a102737          	lui	a4,0x1a102
1c00863a:	22070713          	addi	a4,a4,544 # 1a102220 <__l1_end+0xa102200>
1c00863e:	431c                	lw	a5,0(a4)
1c008640:	fc17b7b3          	p.bclr	a5,a5,30,1
1c008644:	ffed                	bnez	a5,1c00863e <__rt_uart_wait_tx_done.isra.6+0x1c>
1c008646:	c602                	sw	zero,12(sp)
1c008648:	7cf00713          	li	a4,1999
1c00864c:	47b2                	lw	a5,12(sp)
1c00864e:	00f75763          	ble	a5,a4,1c00865c <__rt_uart_wait_tx_done.isra.6+0x3a>
1c008652:	0141                	addi	sp,sp,16
1c008654:	8082                	ret
1c008656:	0386e783          	p.elw	a5,56(a3) # 204038 <__L2+0x184038>
1c00865a:	bfd9                	j	1c008630 <__rt_uart_wait_tx_done.isra.6+0xe>
1c00865c:	47b2                	lw	a5,12(sp)
1c00865e:	0785                	addi	a5,a5,1
1c008660:	c63e                	sw	a5,12(sp)
1c008662:	b7ed                	j	1c00864c <__rt_uart_wait_tx_done.isra.6+0x2a>

1c008664 <__rt_uart_setfreq_before>:
1c008664:	1c00a7b7          	lui	a5,0x1c00a
1c008668:	1b87a783          	lw	a5,440(a5) # 1c00a1b8 <__rt_uart>
1c00866c:	c385                	beqz	a5,1c00868c <__rt_uart_setfreq_before+0x28>
1c00866e:	1141                	addi	sp,sp,-16
1c008670:	c606                	sw	ra,12(sp)
1c008672:	fb1ff0ef          	jal	ra,1c008622 <__rt_uart_wait_tx_done.isra.6>
1c008676:	40b2                	lw	ra,12(sp)
1c008678:	005007b7          	lui	a5,0x500
1c00867c:	1a102737          	lui	a4,0x1a102
1c008680:	0799                	addi	a5,a5,6
1c008682:	22f72223          	sw	a5,548(a4) # 1a102224 <__l1_end+0xa102204>
1c008686:	4501                	li	a0,0
1c008688:	0141                	addi	sp,sp,16
1c00868a:	8082                	ret
1c00868c:	4501                	li	a0,0
1c00868e:	8082                	ret

1c008690 <__rt_uart_cluster_req>:
1c008690:	1141                	addi	sp,sp,-16
1c008692:	c606                	sw	ra,12(sp)
1c008694:	c422                	sw	s0,8(sp)
1c008696:	30047473          	csrrci	s0,mstatus,8
1c00869a:	1c0087b7          	lui	a5,0x1c008
1c00869e:	5b678793          	addi	a5,a5,1462 # 1c0085b6 <__rt_uart_cluster_req_done>
1c0086a2:	c91c                	sw	a5,16(a0)
1c0086a4:	4785                	li	a5,1
1c0086a6:	d91c                	sw	a5,48(a0)
1c0086a8:	411c                	lw	a5,0(a0)
1c0086aa:	02052a23          	sw	zero,52(a0)
1c0086ae:	c948                	sw	a0,20(a0)
1c0086b0:	43cc                	lw	a1,4(a5)
1c0086b2:	4514                	lw	a3,8(a0)
1c0086b4:	4150                	lw	a2,4(a0)
1c0086b6:	0586                	slli	a1,a1,0x1
1c0086b8:	00c50793          	addi	a5,a0,12
1c0086bc:	4701                	li	a4,0
1c0086be:	0585                	addi	a1,a1,1
1c0086c0:	4501                	li	a0,0
1c0086c2:	fb1fb0ef          	jal	ra,1c004672 <rt_periph_copy>
1c0086c6:	30041073          	csrw	mstatus,s0
1c0086ca:	40b2                	lw	ra,12(sp)
1c0086cc:	4422                	lw	s0,8(sp)
1c0086ce:	0141                	addi	sp,sp,16
1c0086d0:	8082                	ret

1c0086d2 <soc_eu_fcEventMask_setEvent>:
1c0086d2:	47fd                	li	a5,31
1c0086d4:	4721                	li	a4,8
1c0086d6:	00a7d463          	ble	a0,a5,1c0086de <soc_eu_fcEventMask_setEvent+0xc>
1c0086da:	1501                	addi	a0,a0,-32
1c0086dc:	4711                	li	a4,4
1c0086de:	1a1066b7          	lui	a3,0x1a106
1c0086e2:	20e6f603          	p.lw	a2,a4(a3)
1c0086e6:	4785                	li	a5,1
1c0086e8:	00a79533          	sll	a0,a5,a0
1c0086ec:	fff54513          	not	a0,a0
1c0086f0:	8d71                	and	a0,a0,a2
1c0086f2:	00a6e723          	p.sw	a0,a4(a3)
1c0086f6:	8082                	ret

1c0086f8 <rt_uart_conf_init>:
1c0086f8:	000997b7          	lui	a5,0x99
1c0086fc:	96878793          	addi	a5,a5,-1688 # 98968 <__L2+0x18968>
1c008700:	c11c                	sw	a5,0(a0)
1c008702:	57fd                	li	a5,-1
1c008704:	c15c                	sw	a5,4(a0)
1c008706:	8082                	ret

1c008708 <__rt_uart_open>:
1c008708:	1141                	addi	sp,sp,-16
1c00870a:	c606                	sw	ra,12(sp)
1c00870c:	c422                	sw	s0,8(sp)
1c00870e:	c226                	sw	s1,4(sp)
1c008710:	c04a                	sw	s2,0(sp)
1c008712:	30047973          	csrrci	s2,mstatus,8
1c008716:	cd8d                	beqz	a1,1c008750 <__rt_uart_open+0x48>
1c008718:	4198                	lw	a4,0(a1)
1c00871a:	1c00a6b7          	lui	a3,0x1c00a
1c00871e:	ffc50793          	addi	a5,a0,-4
1c008722:	1b868413          	addi	s0,a3,440 # 1c00a1b8 <__rt_uart>
1c008726:	0792                	slli	a5,a5,0x4
1c008728:	943e                	add	s0,s0,a5
1c00872a:	4010                	lw	a2,0(s0)
1c00872c:	1b868693          	addi	a3,a3,440
1c008730:	c60d                	beqz	a2,1c00875a <__rt_uart_open+0x52>
1c008732:	c589                	beqz	a1,1c00873c <__rt_uart_open+0x34>
1c008734:	418c                	lw	a1,0(a1)
1c008736:	4418                	lw	a4,8(s0)
1c008738:	04e59d63          	bne	a1,a4,1c008792 <__rt_uart_open+0x8a>
1c00873c:	0605                	addi	a2,a2,1
1c00873e:	00c6e7a3          	p.sw	a2,a5(a3)
1c008742:	8522                	mv	a0,s0
1c008744:	40b2                	lw	ra,12(sp)
1c008746:	4422                	lw	s0,8(sp)
1c008748:	4492                	lw	s1,4(sp)
1c00874a:	4902                	lw	s2,0(sp)
1c00874c:	0141                	addi	sp,sp,16
1c00874e:	8082                	ret
1c008750:	00099737          	lui	a4,0x99
1c008754:	96870713          	addi	a4,a4,-1688 # 98968 <__L2+0x18968>
1c008758:	b7c9                	j	1c00871a <__rt_uart_open+0x12>
1c00875a:	c418                	sw	a4,8(s0)
1c00875c:	4785                	li	a5,1
1c00875e:	1a102737          	lui	a4,0x1a102
1c008762:	78070713          	addi	a4,a4,1920 # 1a102780 <__l1_end+0xa102760>
1c008766:	c01c                	sw	a5,0(s0)
1c008768:	c048                	sw	a0,4(s0)
1c00876a:	4314                	lw	a3,0(a4)
1c00876c:	00a797b3          	sll	a5,a5,a0
1c008770:	00151493          	slli	s1,a0,0x1
1c008774:	8fd5                	or	a5,a5,a3
1c008776:	c31c                	sw	a5,0(a4)
1c008778:	8526                	mv	a0,s1
1c00877a:	f59ff0ef          	jal	ra,1c0086d2 <soc_eu_fcEventMask_setEvent>
1c00877e:	00148513          	addi	a0,s1,1
1c008782:	f51ff0ef          	jal	ra,1c0086d2 <soc_eu_fcEventMask_setEvent>
1c008786:	4408                	lw	a0,8(s0)
1c008788:	e55ff0ef          	jal	ra,1c0085dc <__rt_uart_setup.isra.5>
1c00878c:	30091073          	csrw	mstatus,s2
1c008790:	bf4d                	j	1c008742 <__rt_uart_open+0x3a>
1c008792:	4401                	li	s0,0
1c008794:	b77d                	j	1c008742 <__rt_uart_open+0x3a>

1c008796 <rt_uart_close>:
}



void rt_uart_close(rt_uart_t *uart, rt_event_t *event)
{
1c008796:	1141                	addi	sp,sp,-16
1c008798:	c606                	sw	ra,12(sp)
1c00879a:	c422                	sw	s0,8(sp)
1c00879c:	c226                	sw	s1,4(sp)
  return __builtin_pulp_read_then_spr_bit_clr(reg, val);
1c00879e:	300474f3          	csrrci	s1,mstatus,8
  int irq = rt_irq_disable();

  rt_trace(RT_TRACE_DEV_CTRL, "[UART] Closing uart device (handle: %p)\n", uart);

  uart->open_count--;
1c0087a2:	411c                	lw	a5,0(a0)
1c0087a4:	17fd                	addi	a5,a5,-1
1c0087a6:	c11c                	sw	a5,0(a0)

  if (uart->open_count == 0)
1c0087a8:	e79d                	bnez	a5,1c0087d6 <rt_uart_close+0x40>
1c0087aa:	842a                	mv	s0,a0
  {
      // First wait for pending transfers to finish before stoppping uart in case
      // some printf are still pending
      __rt_uart_wait_tx_done(uart);
1c0087ac:	e77ff0ef          	jal	ra,1c008622 <__rt_uart_wait_tx_done.isra.6>
  pulp_write32(ARCHI_UDMA_ADDR + UDMA_UART_OFFSET(channel) + UDMA_CHANNEL_CUSTOM_OFFSET + UART_SETUP_OFFSET, 0x00500006);
1c0087b0:	1a102737          	lui	a4,0x1a102
1c0087b4:	005007b7          	lui	a5,0x500
1c0087b8:	22470693          	addi	a3,a4,548 # 1a102224 <__l1_end+0xa102204>
1c0087bc:	0799                	addi	a5,a5,6
1c0087be:	c29c                	sw	a5,0(a3)
      // Set enable bits for uart channel back to 0 
      // This is needed to be able to propagate new configs when re-opening
      plp_uart_disable(uart->channel - ARCHI_UDMA_UART_ID(0));      

      // Then stop the uart
      plp_udma_cg_set(plp_udma_cg_get() & ~(1<<uart->channel));
1c0087c0:	4050                	lw	a2,4(s0)
  return pulp_read32(ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_UDMA_OFFSET + UDMA_CONF_OFFSET + UDMA_CONF_CG_OFFSET);
1c0087c2:	78070713          	addi	a4,a4,1920
1c0087c6:	4314                	lw	a3,0(a4)
1c0087c8:	4785                	li	a5,1
1c0087ca:	00c797b3          	sll	a5,a5,a2
1c0087ce:	fff7c793          	not	a5,a5
1c0087d2:	8ff5                	and	a5,a5,a3
  pulp_write32(ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_UDMA_OFFSET + UDMA_CONF_OFFSET + UDMA_CONF_CG_OFFSET, value);
1c0087d4:	c31c                	sw	a5,0(a4)
  __builtin_pulp_spr_write(reg, val);
1c0087d6:	30049073          	csrw	mstatus,s1
  }

  rt_irq_restore(irq);
}
1c0087da:	40b2                	lw	ra,12(sp)
1c0087dc:	4422                	lw	s0,8(sp)
1c0087de:	4492                	lw	s1,4(sp)
1c0087e0:	0141                	addi	sp,sp,16
1c0087e2:	8082                	ret

1c0087e4 <rt_uart_cluster_write>:
  asm("csrr %0, 0x014" : "=r" (hart_id) : );
1c0087e4:	014027f3          	csrr	a5,uhartid
  return (hart_id >> 5) & 0x3f;
1c0087e8:	8795                	srai	a5,a5,0x5
1c0087ea:	f267b7b3          	p.bclr	a5,a5,25,6
void rt_uart_cluster_write(rt_uart_t *handle, void *buffer, size_t size, rt_uart_req_t *req)
{
  req->uart = handle;
  req->buffer = buffer;
  req->size = size;
  req->cid = rt_cluster_id();
1c0087ee:	08f686a3          	sb	a5,141(a3)
  event->arg[0] = (uintptr_t)callback;
1c0087f2:	1c0087b7          	lui	a5,0x1c008
1c0087f6:	69078793          	addi	a5,a5,1680 # 1c008690 <__rt_uart_cluster_req>
1c0087fa:	ca9c                	sw	a5,16(a3)
  event->implem.pending = 1;  
1c0087fc:	4785                	li	a5,1
  req->uart = handle;
1c0087fe:	c288                	sw	a0,0(a3)
  req->buffer = buffer;
1c008800:	c2cc                	sw	a1,4(a3)
  req->size = size;
1c008802:	c690                	sw	a2,8(a3)
  req->done = 0;
1c008804:	08068623          	sb	zero,140(a3)
  event->implem.keep = 0;
1c008808:	0206aa23          	sw	zero,52(a3)
  event->arg[1] = (uintptr_t)arg;
1c00880c:	cad4                	sw	a3,20(a3)
  event->implem.pending = 1;  
1c00880e:	da9c                	sw	a5,48(a3)
  __rt_init_event(&req->event, __rt_cluster_sched_get(), __rt_uart_cluster_req, (void *)req);
  __rt_event_set_pending(&req->event);
  __rt_cluster_push_fc_event(&req->event);
1c008810:	00c68513          	addi	a0,a3,12
1c008814:	809fc06f          	j	1c00501c <__rt_cluster_push_fc_event>

1c008818 <__rt_uart_init>:
{
  // In case the peripheral clock can dynamically change, we need to be notified
  // when this happens so that we flush pending transfers before updating the frequency
  int err = 0;

  err |= __rt_cbsys_add(RT_CBSYS_PERIPH_SETFREQ_BEFORE, __rt_uart_setfreq_before, NULL);
1c008818:	1c0085b7          	lui	a1,0x1c008
{
1c00881c:	1141                	addi	sp,sp,-16
  err |= __rt_cbsys_add(RT_CBSYS_PERIPH_SETFREQ_BEFORE, __rt_uart_setfreq_before, NULL);
1c00881e:	4601                	li	a2,0
1c008820:	66458593          	addi	a1,a1,1636 # 1c008664 <__rt_uart_setfreq_before>
1c008824:	4511                	li	a0,4
{
1c008826:	c606                	sw	ra,12(sp)
1c008828:	c422                	sw	s0,8(sp)
  err |= __rt_cbsys_add(RT_CBSYS_PERIPH_SETFREQ_BEFORE, __rt_uart_setfreq_before, NULL);
1c00882a:	c96fb0ef          	jal	ra,1c003cc0 <__rt_cbsys_add>

  err |= __rt_cbsys_add(RT_CBSYS_PERIPH_SETFREQ_AFTER, __rt_uart_setfreq_after, NULL);
1c00882e:	1c0085b7          	lui	a1,0x1c008
  err |= __rt_cbsys_add(RT_CBSYS_PERIPH_SETFREQ_BEFORE, __rt_uart_setfreq_before, NULL);
1c008832:	842a                	mv	s0,a0
  err |= __rt_cbsys_add(RT_CBSYS_PERIPH_SETFREQ_AFTER, __rt_uart_setfreq_after, NULL);
1c008834:	4601                	li	a2,0
1c008836:	60058593          	addi	a1,a1,1536 # 1c008600 <__rt_uart_setfreq_after>
1c00883a:	4515                	li	a0,5
1c00883c:	c84fb0ef          	jal	ra,1c003cc0 <__rt_cbsys_add>


  for (int i=0; i<ARCHI_UDMA_NB_UART; i++)
  {
    __rt_uart[i].open_count = 0;
1c008840:	1c00a7b7          	lui	a5,0x1c00a
1c008844:	1a07ac23          	sw	zero,440(a5) # 1c00a1b8 <__rt_uart>
  err |= __rt_cbsys_add(RT_CBSYS_PERIPH_SETFREQ_AFTER, __rt_uart_setfreq_after, NULL);
1c008848:	8d41                	or	a0,a0,s0
  }

  if (err) rt_fatal("Unable to initialize uart driver\n");
1c00884a:	c10d                	beqz	a0,1c00886c <__rt_uart_init+0x54>
  asm("csrr %0, 0x014" : "=r" (hart_id) : );
1c00884c:	01402673          	csrr	a2,uhartid
1c008850:	1c009537          	lui	a0,0x1c009
  return (hart_id >> 5) & 0x3f;
1c008854:	40565593          	srai	a1,a2,0x5
1c008858:	f265b5b3          	p.bclr	a1,a1,25,6
1c00885c:	f4563633          	p.bclr	a2,a2,26,5
1c008860:	02050513          	addi	a0,a0,32 # 1c009020 <__himax_reg_init+0x290>
1c008864:	946ff0ef          	jal	ra,1c0079aa <printf>
1c008868:	8a8ff0ef          	jal	ra,1c007910 <abort>
}
1c00886c:	40b2                	lw	ra,12(sp)
1c00886e:	4422                	lw	s0,8(sp)
1c008870:	0141                	addi	sp,sp,16
1c008872:	8082                	ret

1c008874 <__cluster_text_start>:
  .global __rt_pe_start
__rt_pe_start:

#endif

    csrr    a0, 0xF14
1c008874:	f1402573          	csrr	a0,mhartid
    andi    a1, a0, 0x1f
1c008878:	01f57593          	andi	a1,a0,31
    srli    a0, a0, 5
1c00887c:	8115                	srli	a0,a0,0x5
    
    // Activate a few events
    li      t0, (1<<PULP_DISPATCH_EVENT) | (1<<PULP_HW_BAR_EVENT) | (1<<PULP_MUTEX_EVENT)
1c00887e:	000702b7          	lui	t0,0x70
    li      t1, ARCHI_EU_DEMUX_ADDR
1c008882:	00204337          	lui	t1,0x204
    sw      t0, EU_CORE_MASK(t1)
1c008886:	00532023          	sw	t0,0(t1) # 204000 <__L2+0x184000>

#ifndef ARCHI_NO_L1_TINY
    sw      x0, %tiny(__rt_dma_first_pending)(x0)
1c00888a:	00002a23          	sw	zero,20(zero) # 14 <__rt_bridge_eeprom_handle>

#ifdef ARCHI_HAS_CC
    li      t2, ARCHI_CC_CORE_ID
    bne     a1, t2, __rt_slave_start
#else
    bne     a1, x0, __rt_slave_start
1c00888e:	10059063          	bnez	a1,1c00898e <__rt_slave_start>
#endif

    li      t0, (1<<ARCHI_CL_EVT_DMA1)
1c008892:	20000293          	li	t0,512
    li      t1, ARCHI_EU_DEMUX_ADDR
1c008896:	00204337          	lui	t1,0x204
    sw      t0, EU_CORE_MASK_IRQ_OR(t1)
1c00889a:	00532a23          	sw	t0,20(t1) # 204014 <__L2+0x184014>



    // Prepare few values that will be kept in saved registers to optimize the loop
    la      s0, __rt_cluster_pool
1c00889e:	e3ff7417          	auipc	s0,0xe3ff7
1c0088a2:	76640413          	addi	s0,s0,1894 # 4 <__rt_bridge_flash_handle>
    li      s3, ARCHI_EU_DEMUX_ADDR
1c0088a6:	002049b7          	lui	s3,0x204
    li      s4, 1<<RT_CLUSTER_CALL_EVT
1c0088aa:	4a09                	li	s4,2
    la      s5, __rt_master_event
1c0088ac:	00000a97          	auipc	s5,0x0
1c0088b0:	038a8a93          	addi	s5,s5,56 # 1c0088e4 <__rt_master_event>
    la      s7, __rt_fc_cluster_data
1c0088b4:	00002b97          	auipc	s7,0x2
1c0088b8:	990b8b93          	addi	s7,s7,-1648 # 1c00a244 <__rt_fc_cluster_data>
    li      t2, RT_FC_CLUSTER_DATA_T_SIZEOF
1c0088bc:	02800393          	li	t2,40
    mul     t2, t2, a0
1c0088c0:	02a383b3          	mul	t2,t2,a0
    add     s7, s7, t2
1c0088c4:	9b9e                	add	s7,s7,t2
    addi    s7, s7, RT_FC_CLUSTER_DATA_T_EVENTS
1c0088c6:	0b91                	addi	s7,s7,4
#if defined(ARCHI_HAS_FC)
#if defined(ITC_VERSION)
    li      s9, ARCHI_FC_ITC_ADDR + ITC_STATUS_SET_OFFSET
    li      s8, 1<<RT_FC_ENQUEUE_EVENT
#else
    li      s9, ARCHI_FC_GLOBAL_ADDR + ARCHI_FC_PERIPHERALS_OFFSET + ARCHI_FC_EU_OFFSET + EU_SW_EVENTS_AREA_BASE + EU_CORE_TRIGG_SW_EVENT + (RT_FC_ENQUEUE_EVENT << 2)
1c0088c8:	1b201cb7          	lui	s9,0x1b201
1c0088cc:	e04c8c93          	addi	s9,s9,-508 # 1b200e04 <__fc_tcdm_end+0x1ff9e4>
    li      s8, 1
1c0088d0:	4c05                	li	s8,1
    // In case there is no FC, the event must be sent to cluster 0 event unit
    li      s9, ARCHI_CLUSTER_PERIPHERALS_GLOBAL_ADDR(0) + ARCHI_EU_OFFSET + EU_SW_EVENTS_AREA_BASE + EU_CORE_TRIGG_SW_EVENT + (RT_FC_ENQUEUE_EVENT << 2)
    li      s8, 1    
#endif
#ifndef ARCHI_HAS_NO_DISPATCH
    la      s10, __rt_set_slave_stack
1c0088d2:	00000d17          	auipc	s10,0x0
1c0088d6:	0fad0d13          	addi	s10,s10,250 # 1c0089cc <__rt_set_slave_stack>
    ori     s10, s10, 1
1c0088da:	001d6d13          	ori	s10,s10,1
#endif

    csrwi   0x300, 0x8
1c0088de:	30045073          	csrwi	mstatus,8

    j       __rt_master_loop
1c0088e2:	a819                	j	1c0088f8 <__rt_master_loop>

1c0088e4 <__rt_master_event>:



__rt_master_event:
    beq     s6, x0, __rt_master_loop
1c0088e4:	000b0a63          	beqz	s6,1c0088f8 <__rt_master_loop>

1c0088e8 <__rt_push_event_to_fc_retry>:

__rt_push_event_to_fc_retry:
    // Now we have to push the termination event to FC side
    // First wait until the slot for posting events is free
    lw      t0, 0(s7)
1c0088e8:	000ba283          	lw	t0,0(s7)
    bne     t0, x0, __rt_push_event_to_fc_wait
1c0088ec:	08029a63          	bnez	t0,1c008980 <__rt_push_event_to_fc_wait>

    // Push it
    sw      s6, 0(s7)
1c0088f0:	016ba023          	sw	s6,0(s7)

    // And notify the FC side with a HW event in case it is sleeping
    sw      s8, 0(s9)
1c0088f4:	018ca023          	sw	s8,0(s9)

1c0088f8 <__rt_master_loop>:


__rt_master_loop:
    // Check if a task is ready in the pool
    lw      t3, 0(s0)
1c0088f8:	00042e03          	lw	t3,0(s0)
    // Check if a call is ready, e.g. if nb_pe is not zero
    // otherwise go to sleep
    beq     t3, x0, __rt_master_sleep
1c0088fc:	060e0b63          	beqz	t3,1c008972 <__rt_master_sleep>

1c008900 <__rt_master_loop_update_next>:

__rt_master_loop_update_next:
    lw      t4, RT_CLUSTER_TASK_NEXT(t3)
1c008900:	020e2e83          	lw	t4,32(t3)
    sw      x0, RT_CLUSTER_TASK_PENDING(t3)
1c008904:	020e2223          	sw	zero,36(t3)
    sw      t4, 0(s0)
1c008908:	01d42023          	sw	t4,0(s0)

    // Check again next pointer in case it was updated by the FC.
    // If so, do it it again as this will ensure that either we see the new
    // value or the FC sees our write
    lw      t5, RT_CLUSTER_TASK_NEXT(t3)
1c00890c:	020e2f03          	lw	t5,32(t3)
    bne     t4, t5, __rt_master_loop_update_next
1c008910:	ffee98e3          	bne	t4,t5,1c008900 <__rt_master_loop_update_next>
    li      a4, 0
    ebreak
#endif

#ifdef __RT_USE_ASSERT
    csrwi   0x7D0, 0
1c008914:	7d005073          	csrwi	0x7d0,0
#endif

    // Reads entry point information
    lw      a0, RT_CLUSTER_TASK_ARG(t3)
1c008918:	004e2503          	lw	a0,4(t3)
    lw      t0, RT_CLUSTER_TASK_ENTRY(t3)
1c00891c:	000e2283          	lw	t0,0(t3)
    lw      sp, RT_CLUSTER_TASK_STACKS(t3)
1c008920:	008e2103          	lw	sp,8(t3)
    lw      t1, RT_CLUSTER_TASK_STACK_SIZE(t3)
1c008924:	00ce2303          	lw	t1,12(t3)
    lw      t2, RT_CLUSTER_TASK_SLAVE_STACK_SIZE(t3)
1c008928:	010e2383          	lw	t2,16(t3)
    lw      t5, RT_CLUSTER_TASK_CORE_MASK(t3)
1c00892c:	028e2f03          	lw	t5,40(t3)
    lw      s6, RT_CLUSTER_TASK_COMPLETION_CALLBACK(t3)
1c008930:	018e2b03          	lw	s6,24(t3)
    lw      t6, RT_CLUSTER_TASK_NB_CORES(t3)
1c008934:	014e2f83          	lw	t6,20(t3)
    mv      ra, s5
1c008938:	80d6                	mv	ra,s5

    add     sp, sp, t1
1c00893a:	911a                	add	sp,sp,t1

#ifdef ARCHI_NO_L1_TINY
    la      t4, __rt_cluster_nb_active_pe
    sw      t6, 0(t4)
#else
    sw      t6, %tiny(__rt_cluster_nb_active_pe)(x0)
1c00893c:	01f02c23          	sw	t6,24(zero) # 18 <__rt_first_free>
#endif

#ifdef __RT_USE_ASSERT
    // Update stack checking information
    beqz    t1, __rt_no_stack_check
1c008940:	00030a63          	beqz	t1,1c008954 <__rt_no_stack_check>
    sub     t4, sp, t1
1c008944:	40610eb3          	sub	t4,sp,t1
    csrw    0x7D1, t4
1c008948:	7d1e9073          	csrw	0x7d1,t4
    csrw    0x7D2, sp
1c00894c:	7d211073          	csrw	0x7d2,sp
    csrwi   0x7D0, 1
1c008950:	7d00d073          	csrwi	0x7d0,1

1c008954 <__rt_no_stack_check>:
#endif

__rt_no_stack_check:
    // Whatever the number of cores, we need to setup the barrier as the master code is compiled to use it
    sw      t5, EU_DISPATCH_DEMUX_OFFSET + EU_DISPATCH_TEAM_CONFIG(s3)
1c008954:	09e9a223          	sw	t5,132(s3) # 204084 <__L2+0x184084>
#ifdef ARCHI_HAS_CC
    // When we have a cluster controller, don't configure the slave barrier
    // if we don't have have any slave
    beqz    t5, __rt_master_no_slave_barrier
#endif
    sw      t5, EU_BARRIER_DEMUX_OFFSET + EU_HW_BARR_TRIGGER_MASK(s3)
1c008958:	21e9a023          	sw	t5,512(s3)
    sw      t5, EU_BARRIER_DEMUX_OFFSET + EU_HW_BARR_TARGET_MASK(s3)
1c00895c:	21e9a623          	sw	t5,524(s3)

1c008960 <__rt_master_no_slave_barrier>:
    sw      t6, EU_BARRIER_DEMUX_OFFSET + EU_HW_BARR_TARGET_MASK + EU_BARRIER_SIZE(s3)
#endif

    // Set stack on slaves
    // For that we push first the function for setting stack, then the stack size and the base
    p.beqimm t5, 0, __rt_master_loop_no_slave
1c008960:	000f2863          	p.beqimm	t5,0,1c008970 <__rt_master_loop_no_slave>
    sw      s10, EU_DISPATCH_DEMUX_OFFSET + EU_DISPATCH_FIFO_ACCESS(s3)
1c008964:	09a9a023          	sw	s10,128(s3)
    sw      t2, EU_DISPATCH_DEMUX_OFFSET + EU_DISPATCH_FIFO_ACCESS(s3)
1c008968:	0879a023          	sw	t2,128(s3)
    sw      sp, EU_DISPATCH_DEMUX_OFFSET + EU_DISPATCH_FIFO_ACCESS(s3)
1c00896c:	0829a023          	sw	sp,128(s3)

1c008970 <__rt_master_loop_no_slave>:

__rt_master_loop_no_slave:

    // Call the entry point, this will directly come back to the master loop
    jr      t0
1c008970:	8282                	jr	t0

1c008972 <__rt_master_sleep>:
    lw      a1, %tiny(__rt_pe_trace)(x0)
    li      a2, 1
    ebreak
#endif

    sw      s4, EU_CORE_MASK_OR(s3)
1c008972:	0149a423          	sw	s4,8(s3)
    p.elw   x0, EU_CORE_EVENT_WAIT_CLEAR(s3)
1c008976:	03c9e003          	p.elw	zero,60(s3)
    sw      s4, EU_CORE_MASK_AND(s3)
1c00897a:	0149a223          	sw	s4,4(s3)
    j       __rt_master_loop
1c00897e:	bfad                	j	1c0088f8 <__rt_master_loop>

1c008980 <__rt_push_event_to_fc_wait>:




__rt_push_event_to_fc_wait:
    sw      s4, EU_CORE_MASK_OR(s3)
1c008980:	0149a423          	sw	s4,8(s3)
    p.elw   x0, EU_CORE_EVENT_WAIT_CLEAR(s3)
1c008984:	03c9e003          	p.elw	zero,60(s3)
    sw      s4, EU_CORE_MASK_AND(s3)
1c008988:	0149a223          	sw	s4,4(s3)
    j       __rt_push_event_to_fc_retry
1c00898c:	bfb1                	j	1c0088e8 <__rt_push_event_to_fc_retry>

1c00898e <__rt_slave_start>:
__rt_slave_start:


#ifndef ARCHI_HAS_NO_DISPATCH

    li      s2, ARCHI_EU_DEMUX_ADDR
1c00898e:	00204937          	lui	s2,0x204
    csrr    s3, 0xF14
1c008992:	f14029f3          	csrr	s3,mhartid
    and     s3, s3, 0x1f
1c008996:	01f9f993          	andi	s3,s3,31
    la      s4, __rt_fork_return
1c00899a:	00000a17          	auipc	s4,0x0
1c00899e:	012a0a13          	addi	s4,s4,18 # 1c0089ac <__rt_fork_return>
    la      s5, __rt_wait_for_dispatch
1c0089a2:	00000a97          	auipc	s5,0x0
1c0089a6:	00ea8a93          	addi	s5,s5,14 # 1c0089b0 <__rt_wait_for_dispatch>
    j       __rt_wait_for_dispatch
1c0089aa:	a019                	j	1c0089b0 <__rt_wait_for_dispatch>

1c0089ac <__rt_fork_return>:
    // When the cluster has a controller barrier 0 is used for normal team barrier
    // and barrier 1 is used for end of offload
    p.elw   t0, EU_BARRIER_DEMUX_OFFSET + EU_HW_BARR_TRIGGER_WAIT_CLEAR + EU_BARRIER_SIZE(s2)
#else
#ifndef ARCHI_HAS_NO_BARRIER
    p.elw   t0, EU_BARRIER_DEMUX_OFFSET + EU_HW_BARR_TRIGGER_WAIT_CLEAR(s2)
1c0089ac:	21c96283          	p.elw	t0,540(s2) # 20421c <__L2+0x18421c>

1c0089b0 <__rt_wait_for_dispatch>:
    li      a2, 1
    ebreak
#endif

    // Wait for PC + arg information from dispatcher
    p.elw   t0, EU_DISPATCH_DEMUX_OFFSET + EU_DISPATCH_FIFO_ACCESS(s2)
1c0089b0:	08096283          	p.elw	t0,128(s2)
    p.elw   a0, EU_DISPATCH_DEMUX_OFFSET + EU_DISPATCH_FIFO_ACCESS(s2)
1c0089b4:	08096503          	p.elw	a0,128(s2)
    ebreak
    mv      a0, t1
#endif

    // Check if this is an entry with a barrier at the end (fork entry)
    andi    t1, t0, 1
1c0089b8:	0012f313          	andi	t1,t0,1
    bne     t1, zero, __rt_other_entry
1c0089bc:	00031563          	bnez	t1,1c0089c6 <__rt_other_entry>

1c0089c0 <__rt_fork_entry>:

__rt_fork_entry:

    // Jump to the handler and prepare r9 to jump back just before the main loop
    add     ra, s4, x0
1c0089c0:	000a00b3          	add	ra,s4,zero
    jr      t0
1c0089c4:	8282                	jr	t0

1c0089c6 <__rt_other_entry>:

__rt_other_entry:

  // Jump to the handler and prepare r9 to jump back directly to the main loop
    add     ra, s5, x0
1c0089c6:	000a80b3          	add	ra,s5,zero
    jr      t0
1c0089ca:	8282                	jr	t0

1c0089cc <__rt_set_slave_stack>:

  .global __rt_set_slave_stack
__rt_set_slave_stack:

#ifdef __RT_USE_ASSERT
    csrwi   0x7D0, 0
1c0089cc:	7d005073          	csrwi	0x7d0,0
#endif

    // Multiply the stack size by the core ID and add the stack base to get our stack
    p.elw   t0, EU_DISPATCH_DEMUX_OFFSET + EU_DISPATCH_FIFO_ACCESS(s2)
1c0089d0:	08096283          	p.elw	t0,128(s2)
    // If the cluster has a cluster controller, the first slave has core ID 0
    // and thus we need to take the next stack
    addi     t5, s3, 1
    p.mul   t4, t5, a0
#else
    p.mul   t4, s3, a0
1c0089d4:	02a98eb3          	mul	t4,s3,a0
#endif
    add     sp, t4, t0
1c0089d8:	005e8133          	add	sp,t4,t0

#ifdef __RT_USE_ASSERT
    beqz    a0, __rt_no_stack_check_end
1c0089dc:	c909                	beqz	a0,1c0089ee <__rt_no_stack_check_end>
    sub     t4, sp, a0
1c0089de:	40a10eb3          	sub	t4,sp,a0
    csrw    0x7D1, t4
1c0089e2:	7d1e9073          	csrw	0x7d1,t4
    csrw    0x7D2, sp
1c0089e6:	7d211073          	csrw	0x7d2,sp
    csrwi   0x7D0, 1
1c0089ea:	7d00d073          	csrwi	0x7d0,1

1c0089ee <__rt_no_stack_check_end>:
#endif
__rt_no_stack_check_end:
    ret
1c0089ee:	8082                	ret

1c0089f0 <__rt_dma_2d>:
#if defined(ARCHI_HAS_CLUSTER)
#ifndef ARCHI_NO_L1_TINY
    .global __rt_dma_2d
__rt_dma_2d:

    sw  x8, -4(sp)
1c0089f0:	fe812e23          	sw	s0,-4(sp)
    sw  x9, -8(sp)
1c0089f4:	fe912c23          	sw	s1,-8(sp)
    sw  a0, -12(sp)
1c0089f8:	fea12a23          	sw	a0,-12(sp)
    sw  a1, -16(sp)
1c0089fc:	feb12823          	sw	a1,-16(sp)
    sw  a2, -20(sp)
1c008a00:	fec12623          	sw	a2,-20(sp)

    li  a2, ARCHI_MCHAN_DEMUX_ADDR
1c008a04:	00204637          	lui	a2,0x204
1c008a08:	40060613          	addi	a2,a2,1024 # 204400 <__L2+0x184400>

    lw  x8, %tiny(__rt_dma_first_pending)(x0)
1c008a0c:	01402403          	lw	s0,20(zero) # 14 <__rt_bridge_eeprom_handle>

    lw  a1, CL_DMA_CMD_T_ID(x8)
1c008a10:	400c                	lw	a1,0(s0)
    lw  a0, CL_DMA_CMD_T_SIZE(x8)
1c008a12:	4408                	lw	a0,8(s0)
    p.bsetr a1, x0, a1
1c008a14:	80b045b3          	p.bsetr	a1,zero,a1
    sw  a1, MCHAN_STATUS_OFFSET(a2)
1c008a18:	c24c                	sw	a1,4(a2)
    lw  a1, CL_DMA_CMD_T_LENGTH(x8)
1c008a1a:	480c                	lw	a1,16(s0)

    beqz a0, __rt_dma_2d_done
1c008a1c:	c131                	beqz	a0,1c008a60 <__rt_dma_2d_done>

1c008a1e <__rt_dma_2d_redo>:

__rt_dma_2d_redo:
    lw  x9, CL_DMA_CMD_T_CMD(x8)
1c008a1e:	4044                	lw	s1,4(s0)
    
    bgt a0, a1, __rt_dma_2d_not_last
1c008a20:	00a5c363          	blt	a1,a0,1c008a26 <__rt_dma_2d_not_last>
    mv  a1, a0
1c008a24:	85aa                	mv	a1,a0

1c008a26 <__rt_dma_2d_not_last>:

__rt_dma_2d_not_last:
    lw  a0, MCHAN_CMD_OFFSET(a2)
1c008a26:	4208                	lw	a0,0(a2)
    sw  a0, CL_DMA_CMD_T_ID(x8)
1c008a28:	c008                	sw	a0,0(s0)

    lw  a0, CL_DMA_CMD_T_SIZE(x8)
1c008a2a:	4408                	lw	a0,8(s0)

    p.inserti x9, a1, MCHAN_CMD_CMD_LEN_WIDTH-1, MCHAN_CMD_CMD_LEN_BIT
1c008a2c:	de05a4b3          	p.insert	s1,a1,15,0

    sw  x9, MCHAN_CMD_OFFSET(a2)   // cmd
1c008a30:	c204                	sw	s1,0(a2)

    sub a0, a0, a1
1c008a32:	8d0d                	sub	a0,a0,a1
    sw  a0, CL_DMA_CMD_T_SIZE(x8)
1c008a34:	c408                	sw	a0,8(s0)

    lw  a0, CL_DMA_CMD_T_LOC_ADDR(x8)
1c008a36:	4848                	lw	a0,20(s0)

    sw  a0, MCHAN_CMD_OFFSET(a2)   // local address
1c008a38:	c208                	sw	a0,0(a2)
    add a0, a0, a1
1c008a3a:	952e                	add	a0,a0,a1
    sw  a0, CL_DMA_CMD_T_LOC_ADDR(x8)
1c008a3c:	c848                	sw	a0,20(s0)


    lw  a0, CL_DMA_CMD_T_EXT_ADDR(x8)
1c008a3e:	4c08                	lw	a0,24(s0)
    lw  a1, CL_DMA_CMD_T_STRIDE(x8)
1c008a40:	444c                	lw	a1,12(s0)

    sw  a0, MCHAN_CMD_OFFSET(a2)   // external address
1c008a42:	c208                	sw	a0,0(a2)
    add a0, a0, a1
1c008a44:	952e                	add	a0,a0,a1
    sw  a0, CL_DMA_CMD_T_EXT_ADDR(x8)
1c008a46:	cc08                	sw	a0,24(s0)

1c008a48 <__rt_dma_2d_exit>:

__rt_dma_2d_exit:
    lw  x8, -4(sp)
1c008a48:	ffc12403          	lw	s0,-4(sp)
    lw  x9, -8(sp)
1c008a4c:	ff812483          	lw	s1,-8(sp)
    lw  a0, -12(sp)
1c008a50:	ff412503          	lw	a0,-12(sp)
    lw  a1, -16(sp)
1c008a54:	ff012583          	lw	a1,-16(sp)
    lw  a2, -20(sp)
1c008a58:	fec12603          	lw	a2,-20(sp)

    mret
1c008a5c:	30200073          	mret

1c008a60 <__rt_dma_2d_done>:

__rt_dma_2d_done:
    sw  x0, CL_DMA_CMD_T_EXT_ADDR(x8)
1c008a60:	00042c23          	sw	zero,24(s0)

    lw  x9, CL_DMA_CMD_T_NEXT(x8)
1c008a64:	4c44                	lw	s1,28(s0)
    sw  x9, %tiny(__rt_dma_first_pending)(x0)
1c008a66:	00902a23          	sw	s1,20(zero) # 14 <__rt_bridge_eeprom_handle>

    li  x8, ARCHI_EU_DEMUX_ADDR + EU_SW_EVENTS_DEMUX_OFFSET + (RT_DMA_EVENT<<2)
1c008a6a:	00204437          	lui	s0,0x204
1c008a6e:	11440413          	addi	s0,s0,276 # 204114 <__L2+0x184114>
    sw  x0, EU_CORE_TRIGG_SW_EVENT(x8)
1c008a72:	00042023          	sw	zero,0(s0)

    beqz x9, __rt_dma_2d_exit
1c008a76:	d8e9                	beqz	s1,1c008a48 <__rt_dma_2d_exit>

    mv  x8, x9
1c008a78:	8426                	mv	s0,s1

    lw  a0, CL_DMA_CMD_T_SIZE(x8)
1c008a7a:	4408                	lw	a0,8(s0)
    lw  a1, CL_DMA_CMD_T_LENGTH(x8)
1c008a7c:	480c                	lw	a1,16(s0)

    j   __rt_dma_2d_redo
1c008a7e:	b745                	j	1c008a1e <__rt_dma_2d_redo>
