/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [14:0] _02_;
  reg [10:0] _03_;
  wire [2:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_1z;
  wire [22:0] celloutsig_0_3z;
  wire celloutsig_0_5z;
  wire celloutsig_0_7z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [3:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [19:0] celloutsig_1_4z;
  wire celloutsig_1_6z;
  wire [12:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [6:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_5z = celloutsig_0_3z[3] ? _00_ : celloutsig_0_1z;
  assign celloutsig_0_10z = celloutsig_0_7z ? _00_ : _01_;
  assign celloutsig_0_7z = celloutsig_0_3z[22] | _01_;
  assign celloutsig_1_2z = ~(celloutsig_1_1z[3] ^ celloutsig_1_1z[0]);
  assign celloutsig_1_15z = ~(celloutsig_1_13z ^ celloutsig_1_4z[10]);
  reg [14:0] _09_;
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _09_ <= 15'h0000;
    else _09_ <= { in_data[91:87], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z };
  assign { _00_, _02_[13:2], _01_, _02_[0] } = _09_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _03_ <= 11'h000;
    else _03_ <= { celloutsig_1_9z[6:1], celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_8z };
  assign celloutsig_0_3z = in_data[41:19] / { 1'h1, in_data[87:81], _00_, _02_[13:2], _01_, _02_[0] };
  assign celloutsig_1_1z = { in_data[103:101], celloutsig_1_0z } / { 1'h1, in_data[130:128] };
  assign celloutsig_1_0z = in_data[178:171] < in_data[144:137];
  assign celloutsig_1_11z = in_data[121:109] < { _03_[4], celloutsig_1_1z, celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_8z, celloutsig_1_3z, celloutsig_1_6z };
  assign celloutsig_1_9z = { celloutsig_1_4z[18:13], celloutsig_1_8z } % { 1'h1, celloutsig_1_6z, celloutsig_1_1z, in_data[96] };
  assign celloutsig_1_8z = { celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_3z } != { celloutsig_1_4z[7:5], celloutsig_1_0z };
  assign celloutsig_1_13z = { celloutsig_1_7z[11:9], celloutsig_1_8z, celloutsig_1_9z } != { celloutsig_1_4z[4:1], celloutsig_1_11z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_1_3z = | in_data[108:106];
  assign celloutsig_1_18z = | { celloutsig_1_14z, celloutsig_1_4z[11:4] };
  assign celloutsig_0_1z = ^ in_data[30:25];
  assign celloutsig_1_14z = ^ { celloutsig_1_9z[4], celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_1_4z = { in_data[138:124], celloutsig_1_2z, celloutsig_1_1z } <<< in_data[189:170];
  assign celloutsig_1_7z = in_data[159:147] <<< celloutsig_1_4z[17:5];
  assign celloutsig_0_0z = in_data[42:40] >>> in_data[11:9];
  assign celloutsig_1_6z = ~((in_data[104] & celloutsig_1_1z[2]) | celloutsig_1_1z[1]);
  assign celloutsig_1_19z = ~((celloutsig_1_7z[9] & celloutsig_1_14z) | celloutsig_1_15z);
  assign { out_data[41], out_data[52:42], out_data[40], out_data[37], out_data[39], out_data[36], out_data[38], out_data[35] } = { celloutsig_0_5z, in_data[26:16], celloutsig_0_0z[2], celloutsig_0_0z[2:1], celloutsig_0_0z[1:0], celloutsig_0_0z[0] } ~^ { celloutsig_0_3z[10], celloutsig_0_3z[21:11], celloutsig_0_3z[9], celloutsig_0_3z[6], celloutsig_0_3z[8], celloutsig_0_3z[5], celloutsig_0_3z[7], celloutsig_0_3z[4] };
  assign { _02_[14], _02_[1] } = { _00_, _01_ };
  assign { out_data[128], out_data[96], out_data[34:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, 3'h7, celloutsig_0_10z };
endmodule
