## ðŸ‘‹ Hi, I'm Jaydeep Trivedi

I am a final-year Electronics and Communication Engineering student with a strong interest in **Digital VLSI Design, RTL Development, and Functional Verification**.

### ðŸ”§ Technical Focus
- RTL Design using **Verilog HDL**
- Functional Verification with self-written testbenches
- Digital Datapath Blocks (ALU, Adders, Shifters, Multipliers)
- RTL-to-GDSII flow using open-source EDA tools

### ðŸ›  Tools & Technologies
- **Languages:** Verilog HDL, C, Python  
- **EDA Tools:** ModelSim, Icarus Verilog, GTKWave  
- **Physical Design:** OpenLane, OpenROAD, Yosys  
- **Environment:** Linux (Ubuntu), Git  

### ðŸ“‚ Highlighted Work
- Designed and verified **30+ RTL combinational datapath blocks**
- Implemented ALUs, adders (RCA, CLA, CSA), barrel shifters, and multipliers
- Completed **RTL-to-GDSII flow** for digital blocks during academic internships

### ðŸŽ¯ Career Objective
Aspiring to work in **RTL Design / Verification** and grow in the field of **Digital IC and SoC Design**.

ðŸ“« Reach me at: trivedijaydeep1101@gmail.com  
ðŸ”— LinkedIn: www.linkedin.com/in/jaydeep-trivedii