$date
	Thu Nov 20 04:13:10 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module universal_tb $end
$var wire 32 ! instr_rdata1 [31:0] $end
$var wire 32 " instr_rdata [31:0] $end
$var wire 32 # instr_addr1 [31:0] $end
$var wire 32 $ instr_addr [31:0] $end
$var wire 1 % dbg_stall $end
$var wire 32 & dbg_result_e1 [31:0] $end
$var wire 32 ' dbg_result_e [31:0] $end
$var wire 32 ( dbg_pc_f [31:0] $end
$var wire 32 ) dbg_instr_f [31:0] $end
$var wire 32 * dbg_instr_e1 [31:0] $end
$var wire 32 + dbg_instr_e [31:0] $end
$var wire 32 , dbg_instr_d [31:0] $end
$var wire 1 - dbg_fwd_rs2 $end
$var wire 1 . dbg_fwd_rs1 $end
$var wire 32 / dbg_busy_vec [31:0] $end
$var wire 1 0 dbg_bubble_ex $end
$var wire 1 1 dbg_branch_taken1 $end
$var wire 1 2 dbg_branch_taken $end
$var wire 4 3 data_we [3:0] $end
$var wire 32 4 data_wdata [31:0] $end
$var wire 1 5 data_re $end
$var wire 32 6 data_rdata [31:0] $end
$var wire 32 7 data_addr [31:0] $end
$var reg 1 8 clk $end
$var reg 1 9 rst $end
$var integer 32 : cycle_count [31:0] $end
$var reg 1 ; debug $end
$var integer 32 < max_cycles [31:0] $end
$var integer 32 = trace_fd [31:0] $end
$scope module dut $end
$var wire 1 > branch_taken_any $end
$var wire 1 ? branch_taken_e $end
$var wire 1 @ branch_taken_e1 $end
$var wire 1 8 clk $end
$var wire 1 5 data_re $end
$var wire 1 2 dbg_branch_taken $end
$var wire 1 1 dbg_branch_taken1 $end
$var wire 1 0 dbg_bubble_ex $end
$var wire 32 A dbg_busy_vec [31:0] $end
$var wire 1 . dbg_fwd_rs1 $end
$var wire 1 - dbg_fwd_rs2 $end
$var wire 32 B dbg_instr_d [31:0] $end
$var wire 32 C dbg_instr_e [31:0] $end
$var wire 32 D dbg_instr_e1 [31:0] $end
$var wire 32 E dbg_instr_f [31:0] $end
$var wire 32 F dbg_pc_f [31:0] $end
$var wire 32 G dbg_result_e [31:0] $end
$var wire 32 H dbg_result_e1 [31:0] $end
$var wire 1 % dbg_stall $end
$var wire 32 I instr0_f [31:0] $end
$var wire 32 J instr1_f [31:0] $end
$var wire 32 K instr_addr [31:0] $end
$var wire 1 L is_load_ex $end
$var wire 1 M issue_slot0 $end
$var wire 1 N issue_slot1 $end
$var wire 1 9 rst $end
$var wire 1 O use_mem0 $end
$var wire 1 P use_mem1 $end
$var wire 1 Q use_rs2_d $end
$var wire 1 R use_rs2_1_d $end
$var wire 1 S use_rs1_d $end
$var wire 1 T use_rs1_1_d $end
$var wire 1 U stall_if_id $end
$var wire 1 V slot1_valid $end
$var wire 1 W slot0_valid $end
$var wire 32 X rs2_val_d_fwd [31:0] $end
$var wire 32 Y rs2_val_d [31:0] $end
$var wire 32 Z rs2_val1_d_fwd [31:0] $end
$var wire 32 [ rs2_val1_d [31:0] $end
$var wire 5 \ rs2_d [4:0] $end
$var wire 5 ] rs2_1_d [4:0] $end
$var wire 32 ^ rs1_val_d_fwd [31:0] $end
$var wire 32 _ rs1_val_d [31:0] $end
$var wire 32 ` rs1_val1_d_fwd [31:0] $end
$var wire 32 a rs1_val1_d [31:0] $end
$var wire 5 b rs1_d [4:0] $end
$var wire 5 c rs1_1_d [4:0] $end
$var wire 5 d rd_d [4:0] $end
$var wire 5 e rd1_d [4:0] $end
$var wire 1 f prod_is_load_rs2 $end
$var wire 1 g prod_is_load_rs1 $end
$var wire 32 h pc_plus8_f [31:0] $end
$var wire 32 i pc_plus4_f [31:0] $end
$var wire 32 j pc_next [31:0] $end
$var wire 32 k load_pending_vec [31:0] $end
$var wire 1 l issue_slot1_raw $end
$var wire 1 m issue_slot0_raw $end
$var wire 32 n instr_rdata1 [31:0] $end
$var wire 32 o instr_rdata [31:0] $end
$var wire 32 p instr_addr1 [31:0] $end
$var wire 32 q imm_d [31:0] $end
$var wire 32 r imm1_d [31:0] $end
$var wire 1 s hazard_rs2 $end
$var wire 1 t hazard_rs1 $end
$var wire 1 u fwd_rs2_en $end
$var wire 1 v fwd_rs1_en $end
$var wire 4 w data_we [3:0] $end
$var wire 32 x data_wdata [31:0] $end
$var wire 32 y data_rdata [31:0] $end
$var wire 32 z data_addr [31:0] $end
$var wire 28 { ctrl_d [27:0] $end
$var wire 28 | ctrl1_d [27:0] $end
$var wire 32 } busy_vec [31:0] $end
$var wire 32 ~ branch_target_e1 [31:0] $end
$var wire 32 !" branch_target_any [31:0] $end
$var wire 1 "" branch_cond_e1 $end
$var wire 1 #" branch_cond_e $end
$var wire 1 $" branch_cmp1 $end
$var wire 1 %" branch_cmp0 $end
$var wire 32 &" addr_e1 [31:0] $end
$var wire 32 '" addr_e0 [31:0] $end
$var parameter 32 (" NOP $end
$var reg 32 )" alu_result_e0 [31:0] $end
$var reg 32 *" alu_result_e1 [31:0] $end
$var reg 4 +" be_e [3:0] $end
$var reg 4 ," be_e1 [3:0] $end
$var reg 32 -" branch_target_e [31:0] $end
$var reg 1 ." bubble_ex $end
$var reg 28 /" de1_ctrl [27:0] $end
$var reg 32 0" de1_imm [31:0] $end
$var reg 32 1" de1_instr [31:0] $end
$var reg 32 2" de1_pc [31:0] $end
$var reg 5 3" de1_rd [4:0] $end
$var reg 5 4" de1_rs1 [4:0] $end
$var reg 32 5" de1_rs1_val [31:0] $end
$var reg 5 6" de1_rs2 [4:0] $end
$var reg 32 7" de1_rs2_val [31:0] $end
$var reg 28 8" de_ctrl [27:0] $end
$var reg 32 9" de_imm [31:0] $end
$var reg 32 :" de_instr [31:0] $end
$var reg 32 ;" de_pc [31:0] $end
$var reg 5 <" de_rd [4:0] $end
$var reg 5 =" de_rs1 [4:0] $end
$var reg 32 >" de_rs1_val [31:0] $end
$var reg 5 ?" de_rs2 [4:0] $end
$var reg 32 @" de_rs2_val [31:0] $end
$var reg 32 A" fd_instr [31:0] $end
$var reg 32 B" fd_instr1 [31:0] $end
$var reg 32 C" fd_pc [31:0] $end
$var reg 32 D" load_data_e0 [31:0] $end
$var reg 32 E" load_data_e1 [31:0] $end
$var reg 32 F" op1_e0 [31:0] $end
$var reg 32 G" op1_e1 [31:0] $end
$var reg 32 H" op2_e0 [31:0] $end
$var reg 32 I" op2_e1 [31:0] $end
$var reg 32 J" pc_f [31:0] $end
$var reg 32 K" wb_data_e0 [31:0] $end
$var reg 32 L" wb_data_e1 [31:0] $end
$var reg 32 M" wdata_e [31:0] $end
$var reg 32 N" wdata_e1 [31:0] $end
$scope module u_branch0 $end
$var wire 3 O" branch_type [2:0] $end
$var wire 32 P" rs1_val [31:0] $end
$var wire 32 Q" rs2_val [31:0] $end
$var reg 1 %" take_branch $end
$upscope $end
$scope module u_branch1 $end
$var wire 3 R" branch_type [2:0] $end
$var wire 32 S" rs1_val [31:0] $end
$var wire 32 T" rs2_val [31:0] $end
$var reg 1 $" take_branch $end
$upscope $end
$scope module u_decoder $end
$var wire 32 U" instr [31:0] $end
$var wire 5 V" rs2 [4:0] $end
$var wire 5 W" rs1 [4:0] $end
$var wire 5 X" rd [4:0] $end
$var wire 7 Y" opcode [6:0] $end
$var wire 7 Z" funct7 [6:0] $end
$var wire 3 [" funct3 [2:0] $end
$var reg 28 \" ctrl [27:0] $end
$var reg 1 S use_rs1 $end
$var reg 1 Q use_rs2 $end
$upscope $end
$scope module u_decoder1 $end
$var wire 32 ]" instr [31:0] $end
$var wire 5 ^" rs2 [4:0] $end
$var wire 5 _" rs1 [4:0] $end
$var wire 5 `" rd [4:0] $end
$var wire 7 a" opcode [6:0] $end
$var wire 7 b" funct7 [6:0] $end
$var wire 3 c" funct3 [2:0] $end
$var reg 28 d" ctrl [27:0] $end
$var reg 1 T use_rs1 $end
$var reg 1 R use_rs2 $end
$upscope $end
$scope module u_forward_unit $end
$var wire 32 e" ex0_result [31:0] $end
$var wire 32 f" ex1_result [31:0] $end
$var wire 1 L is_load_ex0 $end
$var wire 1 g" is_load_ex1 $end
$var wire 5 h" rd_ex0 [4:0] $end
$var wire 5 i" rd_ex1 [4:0] $end
$var wire 1 j" reg_write_ex0 $end
$var wire 1 k" reg_write_ex1 $end
$var wire 5 l" rs1_0_id [4:0] $end
$var wire 5 m" rs1_1_id [4:0] $end
$var wire 5 n" rs2_0_id [4:0] $end
$var wire 5 o" rs2_1_id [4:0] $end
$var wire 32 p" rs2_1_reg [31:0] $end
$var wire 32 q" rs2_0_reg [31:0] $end
$var wire 32 r" rs1_1_reg [31:0] $end
$var wire 32 s" rs1_0_reg [31:0] $end
$var reg 32 t" fwd_rs1_0 [31:0] $end
$var reg 1 v fwd_rs1_0_en $end
$var reg 32 u" fwd_rs1_1 [31:0] $end
$var reg 32 v" fwd_rs2_0 [31:0] $end
$var reg 1 u fwd_rs2_0_en $end
$var reg 32 w" fwd_rs2_1 [31:0] $end
$upscope $end
$scope module u_imm_gen $end
$var wire 3 x" imm_sel [2:0] $end
$var wire 32 y" instr [31:0] $end
$var reg 32 z" imm [31:0] $end
$upscope $end
$scope module u_imm_gen1 $end
$var wire 3 {" imm_sel [2:0] $end
$var wire 32 |" instr [31:0] $end
$var reg 32 }" imm [31:0] $end
$upscope $end
$scope module u_issue_unit $end
$var wire 28 ~" ctrl0 [27:0] $end
$var wire 28 !# ctrl1 [27:0] $end
$var wire 5 "# rd_0 [4:0] $end
$var wire 5 ## rd_1 [4:0] $end
$var wire 5 $# rs1_0 [4:0] $end
$var wire 5 %# rs1_1 [4:0] $end
$var wire 5 &# rs2_0 [4:0] $end
$var wire 5 '# rs2_1 [4:0] $end
$var wire 1 S use_rs1_0 $end
$var wire 1 T use_rs1_1 $end
$var wire 1 Q use_rs2_0 $end
$var wire 1 R use_rs2_1 $end
$var wire 32 (# load_pending_vec [31:0] $end
$var wire 32 )# busy_vec [31:0] $end
$var reg 1 *# branch0 $end
$var reg 1 +# branch1 $end
$var reg 1 ,# branch1_conflict $end
$var reg 1 -# hazard1 $end
$var reg 1 m issue_slot0 $end
$var reg 1 l issue_slot1 $end
$var reg 1 .# load0 $end
$var reg 1 /# load_use0 $end
$var reg 1 0# load_use_same_cycle $end
$var reg 1 1# mem0 $end
$var reg 1 2# mem1 $end
$var reg 1 3# mem_conflict $end
$var reg 1 4# raw10 $end
$var reg 1 5# rs1_0_valid $end
$var reg 1 6# rs1_1_valid $end
$var reg 1 7# rs2_0_valid $end
$var reg 1 8# rs2_1_valid $end
$var reg 1 9# sb_load_use1 $end
$var reg 1 :# sb_raw1 $end
$var reg 1 ;# sb_waw1 $end
$var reg 1 U stall_if $end
$var reg 1 <# war10 $end
$var reg 1 =# waw10 $end
$var reg 1 ># write0 $end
$var reg 1 ?# write1 $end
$scope function is_busy $end
$upscope $end
$scope function is_load_pending $end
$upscope $end
$upscope $end
$scope module u_reg_status_table $end
$var wire 1 8 clk $end
$var wire 1 L is_load0_ex $end
$var wire 1 @# is_load1_ex $end
$var wire 5 A# rd0_ex [4:0] $end
$var wire 1 B# rd0_write_en_ex $end
$var wire 5 C# rd1_ex [4:0] $end
$var wire 1 D# rd1_write_en_ex $end
$var wire 5 E# rs1_id [4:0] $end
$var wire 5 F# rs2_id [4:0] $end
$var wire 1 9 rst $end
$var wire 1 S use_rs1_id $end
$var wire 1 Q use_rs2_id $end
$var reg 32 G# busy_vec [31:0] $end
$var reg 1 t hazard_rs1 $end
$var reg 1 s hazard_rs2 $end
$var reg 32 H# load_pending_vec [31:0] $end
$var reg 1 g producer_is_load_rs1 $end
$var reg 1 f producer_is_load_rs2 $end
$scope begin $ivl_for_loop0 $end
$var integer 32 I# i [31:0] $end
$upscope $end
$scope begin $ivl_for_loop1 $end
$var integer 32 J# j [31:0] $end
$upscope $end
$upscope $end
$scope module u_regfile $end
$var wire 1 8 clk $end
$var wire 5 K# raddr0_1 [4:0] $end
$var wire 5 L# raddr0_2 [4:0] $end
$var wire 5 M# raddr1_1 [4:0] $end
$var wire 5 N# raddr1_2 [4:0] $end
$var wire 1 9 rst $end
$var wire 5 O# waddr0 [4:0] $end
$var wire 5 P# waddr1 [4:0] $end
$var wire 32 Q# wdata0 [31:0] $end
$var wire 32 R# wdata1 [31:0] $end
$var wire 1 S# we0 $end
$var wire 1 T# we1 $end
$var wire 32 U# rdata1_2 [31:0] $end
$var wire 32 V# rdata1_1 [31:0] $end
$var wire 32 W# rdata0_2 [31:0] $end
$var wire 32 X# rdata0_1 [31:0] $end
$var integer 32 Y# i [31:0] $end
$upscope $end
$scope begin $unm_blk_50 $end
$var reg 8 Z# b [7:0] $end
$upscope $end
$scope begin $unm_blk_51 $end
$var reg 8 [# b [7:0] $end
$upscope $end
$scope begin $unm_blk_52 $end
$var reg 16 \# h [15:0] $end
$upscope $end
$scope begin $unm_blk_53 $end
$var reg 16 ]# h [15:0] $end
$upscope $end
$scope begin $unm_blk_55 $end
$var reg 8 ^# b1 [7:0] $end
$upscope $end
$scope begin $unm_blk_56 $end
$var reg 8 _# b1 [7:0] $end
$upscope $end
$scope begin $unm_blk_57 $end
$var reg 16 `# h1 [15:0] $end
$upscope $end
$scope begin $unm_blk_58 $end
$var reg 16 a# h1 [15:0] $end
$upscope $end
$upscope $end
$scope module mem $end
$var wire 1 8 clk $end
$var wire 32 b# data_addr [31:0] $end
$var wire 1 5 data_re $end
$var wire 32 c# data_wdata [31:0] $end
$var wire 4 d# data_we [3:0] $end
$var wire 32 e# instr_addr [31:0] $end
$var wire 32 f# instr_addr1 [31:0] $end
$var wire 32 g# instr_rdata [31:0] $end
$var wire 32 h# instr_rdata1 [31:0] $end
$var parameter 32 i# MEM_WORDS $end
$var reg 32 j# data_rdata [31:0] $end
$var integer 32 k# i [31:0] $end
$scope task load_hex $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100000000000 i#
b10011 ("
$end
#0
$dumpvars
b100000000000 k#
b0 j#
bx h#
bx g#
bx f#
bx e#
b0 d#
bx c#
bx b#
bx a#
bx `#
bx _#
bx ^#
bx ]#
bx \#
bx [#
bx Z#
bx Y#
bx X#
bx W#
bx V#
bx U#
xT#
xS#
bx R#
bx Q#
bx P#
bx O#
bx N#
bx M#
bx L#
bx K#
b100000 J#
b100000 I#
b0 H#
b0 G#
bx F#
bx E#
xD#
bx C#
xB#
bx A#
x@#
0?#
0>#
0=#
0<#
0;#
0:#
09#
08#
07#
x6#
x5#
04#
03#
02#
01#
00#
0/#
0.#
0-#
0,#
0+#
0*#
b0 )#
b0 (#
bx '#
bx &#
bx %#
bx $#
bx ##
bx "#
b1000000000000000000000 !#
b1000000000000000000000 ~"
bx }"
bx |"
b0 {"
bx z"
bx y"
b0 x"
bx w"
bx v"
bx u"
bx t"
bx s"
bx r"
bx q"
bx p"
bx o"
bx n"
bx m"
bx l"
xk"
xj"
bx i"
bx h"
xg"
bx f"
bx e"
b1000000000000000000000 d"
bx c"
bx b"
bx a"
bx `"
bx _"
bx ^"
bx ]"
b1000000000000000000000 \"
bx ["
bx Z"
bx Y"
bx X"
bx W"
bx V"
bx U"
bx T"
bx S"
bx R"
bx Q"
bx P"
bx O"
bx N"
bx M"
bx L"
bx K"
bx J"
bx I"
bx H"
bx G"
bx F"
b0 E"
b0 D"
bx C"
bx B"
bx A"
bx @"
bx ?"
bx >"
bx ="
bx <"
bx ;"
bx :"
bx 9"
bx 8"
bx 7"
bx 6"
bx 5"
bx 4"
bx 3"
bx 2"
bx 1"
bx 0"
bx /"
x."
bx -"
b0 ,"
b0 +"
bx *"
bx )"
bx '"
bx &"
0%"
0$"
0#"
0""
bx !"
bx ~
b0 }
b1000000000000000000000 |
b1000000000000000000000 {
bx z
b0 y
bx x
b0 w
0v
0u
xt
0s
bx r
bx q
bx p
bx o
bx n
1m
1l
b0 k
bx j
bx i
bx h
xg
0f
bx e
bx d
bx c
bx b
bx a
bx `
bx _
bx ^
bx ]
bx \
bx [
bx Z
bx Y
bx X
xW
xV
0U
1T
1S
0R
0Q
xP
xO
xN
1M
xL
bx K
bx J
bx I
bx H
bx G
bx F
bx E
bx D
bx C
bx B
b0 A
0@
x?
x>
b10000000000000000000000000000011 =
b110010 <
0;
b0 :
19
08
bx 7
b0 6
x5
bx 4
b0 3
x2
01
x0
b0 /
0.
0-
bx ,
bx +
bx *
bx )
bx (
bx '
bx &
0%
bx $
bx #
bx "
bx !
$end
#5000
0T#
b0 Z
b0 w"
b0 `
b0 u"
b0 X
b0 v"
b0 ^
b0 t"
b0 4
b0 x
b0 c#
0P
05
b1000000000000001000000 |
b1000000000000001000000 d"
b1000000000000001000000 !#
b0 a
b0 r"
b0 V#
b0 [
b0 p"
b0 U#
b1000000000000001000000 {
b1000000000000001000000 \"
b1000000000000001000000 ~"
b0 _
b0 s"
b0 X#
b0 Y
b0 q"
b0 W#
06#
05#
1l
b100 j
b0 7
b0 z
b0 b#
0g
0t
0@#
0g"
0L
0O
0>
b0 !"
0N
b10011 a"
b0 c"
b0 b"
b0 c
b0 _"
b0 m"
b0 %#
b0 M#
b0 ]
b0 ^"
b0 o"
b0 '#
b0 N#
b0 e
b0 `"
b0 ##
b0 r
b0 }"
b10011 Y"
b0 ["
b0 Z"
b0 b
b0 W"
b0 l"
b0 $#
b0 E#
b0 K#
b0 \
b0 V"
b0 n"
b0 &#
b0 F#
b0 L#
b0 d
b0 X"
b0 "#
b0 q
b0 z"
b100001000010001100011 J
b100001000010001100011 !
b100001000010001100011 n
b100001000010001100011 h#
b10100000000000010010011 )
b10100000000000010010011 E
b10100000000000010010011 I
b10100000000000010010011 "
b10100000000000010010011 o
b10100000000000010010011 g#
1$"
b0 N"
b0 ^#
b0 I"
0D#
0k"
b0 R"
b0 G"
1%"
b100000 J#
b100000 I#
b0 Z#
b0 M"
b0 H"
0S#
0B#
0j"
b0 O"
02
0?
b0 -"
b0 F"
0V
b10011 B"
b10011 ]"
b10011 |"
0W
b10011 ,
b10011 B
b10011 A"
b10011 U"
b10011 y"
b0 C"
b100 #
b100 p
b100 f#
b100 i
b1000 h
b0 (
b0 F
b0 $
b0 K
b0 e#
b0 J"
b0 ~
b0 &"
b0 0"
b0 7"
b0 T"
b0 5"
b0 S"
b0 3"
b0 i"
b0 C#
b0 P#
b0 6"
b0 4"
b0 /"
b10011 *
b10011 D
b10011 1"
b0 2"
b0 '"
b0 9"
b0 @"
b0 Q"
b0 >"
b0 P"
b0 <"
b0 h"
b0 A#
b0 O#
b0 ?"
b0 ="
b0 8"
b10011 +
b10011 C
b10011 :"
b0 ;"
b100000 Y#
18
#10000
08
#15000
b100000 Y#
18
#20000
08
#25000
b100000 Y#
18
#30000
08
#35000
b100000 Y#
18
#40000
08
#45000
b10 {"
18#
1+#
1R
b100000000000010000000000000 |
b100000000000010000000000000 d"
b100000000000010000000000000 !#
1-#
14#
16#
0?#
1>#
0l
b1000 j
b100000 J#
b100000 I#
0N
b1100011 a"
b1 c
b1 _"
b1 m"
b1 %#
b1 M#
b1 ]
b1 ^"
b1 o"
b1 '#
b1 N#
b1000 e
b1000 `"
b1000 ##
b1000 r
b1000 }"
b101 \
b101 V"
b101 n"
b101 &#
b101 F#
b101 L#
b1 d
b1 X"
b1 "#
b101 q
b101 z"
b100000000000001110011 J
b100000000000001110011 !
b100000000000001110011 n
b100000000000001110011 h#
b100001000010001100011 )
b100001000010001100011 E
b100001000010001100011 I
b100001000010001100011 "
b100001000010001100011 o
b100001000010001100011 g#
1S#
1B#
1j"
1V
b100001000010001100011 B"
b100001000010001100011 ]"
b100001000010001100011 |"
1W
b10100000000000010010011 ,
b10100000000000010010011 B
b10100000000000010010011 A"
b10100000000000010010011 U"
b10100000000000010010011 y"
b1000 #
b1000 p
b1000 f#
b1000 i
b1100 h
b100 (
b100 F
b100 $
b100 K
b100 e#
b100 J"
b1000000000000001000000 8"
09
18
#50000
08
#55000
1N
b0 {"
1s
b10 x"
1l
0-#
08#
17#
0>#
0+#
1*#
0T
0R
b1000000000000000000010 |
b1000000000000000000010 d"
b1000000000000000000010 !#
1Q
b100000000000010000000000000 {
b100000000000010000000000000 \"
b100000000000010000000000000 ~"
0:#
04#
06#
15#
b10000 j
b101 H"
bx Z
bx w"
1-
1u
bx X
bx v"
1.
1v
bx ^
bx t"
b10 /
b10 A
b10 }
b10 )#
b10 G#
b100000 J#
1t
b100000 I#
b101 -"
b1110011 a"
b0 c
b0 _"
b0 m"
b0 %#
b0 M#
b0 e
b0 `"
b0 ##
b1 r
b1 }"
b1100011 Y"
b1 b
b1 W"
b1 l"
b1 $#
b1 E#
b1 K#
b1 \
b1 V"
b1 n"
b1 &#
b1 F#
b1 L#
b1000 d
b1000 X"
b1000 "#
b1000 q
b1000 z"
b0 J
b0 !
b0 n
b0 h#
b100000000000001110011 )
b100000000000001110011 E
b100000000000001110011 I
b100000000000001110011 "
b100000000000001110011 o
b100000000000001110011 g#
b101 '"
b101 9"
b1 <"
b1 h"
b1 A#
b1 O#
b101 ?"
b10100000000000010010011 +
b10100000000000010010011 C
b10100000000000010010011 :"
b100000000000001110011 B"
b100000000000001110011 ]"
b100000000000001110011 |"
b100001000010001100011 ,
b100001000010001100011 B
b100001000010001100011 A"
b100001000010001100011 U"
b100001000010001100011 y"
b100 C"
b1100 #
b1100 p
b1100 f#
b1100 i
b10000 h
b1000 (
b1000 F
b1000 $
b1000 K
b1000 e#
b1000 J"
b1 :
18
#60000
08
#65000
x>
b0xx00 !"
x2
x?
07#
0*#
b0 x"
1T
b1000000000000000000000 |
b1000000000000000000000 d"
b1000000000000000000000 !#
0S
0Q
b1000000000000000000010 {
b1000000000000000000010 \"
b1000000000000000000010 ~"
b0xxx00 j
05#
1l
x#"
bx Y
bx q"
bx W#
b0 a"
b0 ]
b0 ^"
b0 o"
b0 '#
b0 N#
b0 r
b0 }"
b1110011 Y"
b0 b
b0 W"
b0 l"
b0 $#
b0 E#
b0 K#
b0 d
b0 X"
b0 "#
b1 q
b1 z"
b0 )
b0 E
b0 I
b0 "
b0 o
b0 g#
x$"
bx N"
b1 I"
x%"
b0 Z
b0 w"
0-
0u
0.
0v
bx X
bx v"
b0 ^
b0 t"
b0 /
b0 A
b0 }
b0 )#
b0 G#
b100000 J#
0s
0t
b100000 I#
bx D"
bx Z#
bx M"
bx H"
0S#
0B#
0j"
b1100 -"
bx F"
b0 B"
b0 ]"
b0 |"
b100000000000001110011 ,
b100000000000001110011 B
b100000000000001110011 A"
b100000000000001110011 U"
b100000000000001110011 y"
b1000 C"
b10100 #
b10100 p
b10100 f#
b10100 i
b11000 h
b10000 (
b10000 F
b10000 $
b10000 K
b10000 e#
b10000 J"
b1 &"
b1 0"
bx 7"
bx T"
b1 6"
b1000000000000000000010 /"
b100000000000001110011 *
b100000000000001110011 D
b100000000000001110011 1"
b1001 ~
b1000 2"
b1000 9"
bx @"
bx Q"
bx '"
bx >"
bx P"
b1000 <"
b1000 h"
b1000 A#
b1000 O#
b1 ?"
b1 ="
b100000000000010000000000000 8"
b100001000010001100011 +
b100001000010001100011 C
b100001000010001100011 :"
b100 ;"
b10 :
18
#70000
08
#75000
0>
02
0?
b0 X
b0 v"
0#"
b0 !"
1S
b1000000000000000000000 {
b1000000000000000000000 \"
b1000000000000000000000 ~"
b0 Y
b0 q"
b0 W#
1l
bx j
1$"
b0 N"
b0 I"
b100000 J#
b100000 I#
b0 Z#
b0 D"
b1 H"
b1001 -"
b0 F"
xN
b0x00xx a"
b0x00xx Y"
b0 \
b0 V"
b0 n"
b0 &#
b0 F#
b0 L#
b0 q
b0 z"
bx J
bx !
bx n
bx h#
bx )
bx E
bx I
bx "
bx o
bx g#
b0 &"
b0 0"
b0 7"
b0 T"
b0 6"
b1000000000000000000000 /"
b0 *
b0 D
b0 1"
b1100 ~
b1100 2"
b1 9"
b1 '"
b0 >"
b0 P"
b0 <"
b0 h"
b0 A#
b0 O#
b0 ="
b1000000000000000000010 8"
b100000000000001110011 +
b100000000000001110011 C
b100000000000001110011 :"
b1000 ;"
xV
b0x00xx B"
b0x00xx ]"
b0x00xx |"
xW
b0x00xx ,
b0x00xx B
b0x00xx A"
b0x00xx U"
b0x00xx y"
b10000 C"
bx #
bx p
bx f#
bx i
bx h
b0xxx00 (
b0xxx00 F
b0xxx00 $
b0xxx00 K
b0xxx00 e#
b0xxx00 J"
b11 :
18
