INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sat Jun 28 23:16:52 2025
| Host         : ee-tik-dynamo-eda1 running 64-bit AlmaLinux release 8.10 (Cerulean Leopard)
| Command      : report_timing
| Design       : fdiv_op
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -4.152ns  (required time - arrival time)
  Source:                 operator/qM9_c1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            operator/absq4D_c2_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        14.120ns  (logic 5.562ns (39.392%)  route 8.558ns (60.608%))
  Logic Levels:           45  (CARRY4=26 LUT3=1 LUT4=3 LUT5=1 LUT6=11 MUXF7=3)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.338ns = ( 11.338 - 10.000 ) 
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.082ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=214, unset)          1.452     1.452    operator/clk
    SLICE_X13Y111        FDRE                                         r  operator/qM9_c1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y111        FDRE (Prop_fdre_C_Q)         0.269     1.721 r  operator/qM9_c1_reg[1]/Q
                         net (fo=27, routed)          0.624     2.345    operator/qM9_c1[1]
    SLICE_X13Y113        LUT3 (Prop_lut3_I2_O)        0.053     2.398 r  operator/i___1_carry__0_i_2__7/O
                         net (fo=1, routed)           0.000     2.398    operator/i___1_carry__0_i_2__7_n_0
    SLICE_X13Y113        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.235     2.633 r  operator/A0_inferred__3/i___1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.633    operator/A0_inferred__3/i___1_carry__0_n_0
    SLICE_X13Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.691 r  operator/A0_inferred__3/i___1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.691    operator/A0_inferred__3/i___1_carry__1_n_0
    SLICE_X13Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.749 r  operator/A0_inferred__3/i___1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.749    operator/A0_inferred__3/i___1_carry__2_n_0
    SLICE_X13Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.807 r  operator/A0_inferred__3/i___1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.807    operator/A0_inferred__3/i___1_carry__3_n_0
    SLICE_X13Y117        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     3.020 r  operator/A0_inferred__3/i___1_carry__4/O[1]
                         net (fo=9, routed)           0.625     3.645    operator/SelFunctionTable8/out[2]
    SLICE_X12Y115        LUT6 (Prop_lut6_I0_O)        0.152     3.797 r  operator/SelFunctionTable8/qP8_c2[0]_i_5/O
                         net (fo=1, routed)           0.000     3.797    operator/SelFunctionTable8/qP8_c2[0]_i_5_n_0
    SLICE_X12Y115        MUXF7 (Prop_muxf7_I0_O)      0.121     3.918 r  operator/SelFunctionTable8/qP8_c2_reg[0]_i_4/O
                         net (fo=1, routed)           0.241     4.159    operator/SelFunctionTable8/qP8_c2_reg[0]_i_4_n_0
    SLICE_X12Y116        LUT6 (Prop_lut6_I4_O)        0.150     4.309 r  operator/SelFunctionTable8/qP8_c2[0]_i_1/O
                         net (fo=27, routed)          0.733     5.042    operator/SelFunctionTable8_n_0
    SLICE_X12Y119        LUT6 (Prop_lut6_I3_O)        0.053     5.095 r  operator/i___1_carry__1_i_4__4/O
                         net (fo=1, routed)           0.000     5.095    operator/i___1_carry__1_i_4__4_n_0
    SLICE_X12Y119        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.297     5.392 r  operator/A0_inferred__4/i___1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.392    operator/A0_inferred__4/i___1_carry__1_n_0
    SLICE_X12Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     5.452 r  operator/A0_inferred__4/i___1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.452    operator/A0_inferred__4/i___1_carry__2_n_0
    SLICE_X12Y121        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.181     5.633 f  operator/A0_inferred__4/i___1_carry__3/O[3]
                         net (fo=9, routed)           0.592     6.224    operator/SelFunctionTable7/O12[0]
    SLICE_X12Y124        LUT6 (Prop_lut6_I3_O)        0.142     6.366 r  operator/SelFunctionTable7/qP7_c2[0]_i_6/O
                         net (fo=1, routed)           0.000     6.366    operator/SelFunctionTable7/qP7_c2[0]_i_6_n_0
    SLICE_X12Y124        MUXF7 (Prop_muxf7_I1_O)      0.123     6.489 r  operator/SelFunctionTable7/qP7_c2_reg[0]_i_4/O
                         net (fo=1, routed)           0.497     6.986    operator/SelFunctionTable7/qP7_c2_reg[0]_i_4_n_0
    SLICE_X12Y124        LUT6 (Prop_lut6_I4_O)        0.150     7.136 r  operator/SelFunctionTable7/qP7_c2[0]_i_1/O
                         net (fo=27, routed)          0.518     7.654    operator/SelFunctionTable7_n_1
    SLICE_X13Y122        LUT4 (Prop_lut4_I1_O)        0.053     7.707 r  operator/i___1_carry_i_5__1/O
                         net (fo=1, routed)           0.000     7.707    operator/i___1_carry_i_5__1_n_0
    SLICE_X13Y122        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313     8.020 r  operator/A0_inferred__5/i___1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.020    operator/A0_inferred__5/i___1_carry_n_0
    SLICE_X13Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     8.078 r  operator/A0_inferred__5/i___1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.078    operator/A0_inferred__5/i___1_carry__0_n_0
    SLICE_X13Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     8.136 r  operator/A0_inferred__5/i___1_carry__1/CO[3]
                         net (fo=1, routed)           0.008     8.144    operator/A0_inferred__5/i___1_carry__1_n_0
    SLICE_X13Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     8.202 r  operator/A0_inferred__5/i___1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.202    operator/A0_inferred__5/i___1_carry__2_n_0
    SLICE_X13Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     8.260 r  operator/A0_inferred__5/i___1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.260    operator/A0_inferred__5/i___1_carry__3_n_0
    SLICE_X13Y127        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139     8.399 f  operator/A0_inferred__5/i___1_carry__4/O[0]
                         net (fo=9, routed)           0.721     9.120    operator/SelFunctionTable6/O13[1]
    SLICE_X19Y126        LUT6 (Prop_lut6_I1_O)        0.155     9.275 r  operator/SelFunctionTable6/qM6_c2[1]_i_2/O
                         net (fo=2, routed)           0.374     9.649    operator/SelFunctionTable6/qM6_c2[1]_i_2_n_0
    SLICE_X18Y126        LUT6 (Prop_lut6_I0_O)        0.053     9.702 r  operator/SelFunctionTable6/qP6_c2[1]_i_1/O
                         net (fo=27, routed)          0.611    10.313    operator/SelFunctionTable6_n_0
    SLICE_X16Y127        LUT4 (Prop_lut4_I2_O)        0.053    10.366 r  operator/i___1_carry_i_5__2/O
                         net (fo=1, routed)           0.000    10.366    operator/i___1_carry_i_5__2_n_0
    SLICE_X16Y127        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.297    10.663 r  operator/A0_inferred__6/i___1_carry/CO[3]
                         net (fo=1, routed)           0.000    10.663    operator/A0_inferred__6/i___1_carry_n_0
    SLICE_X16Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.723 r  operator/A0_inferred__6/i___1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.723    operator/A0_inferred__6/i___1_carry__0_n_0
    SLICE_X16Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.783 r  operator/A0_inferred__6/i___1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.783    operator/A0_inferred__6/i___1_carry__1_n_0
    SLICE_X16Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.843 r  operator/A0_inferred__6/i___1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.843    operator/A0_inferred__6/i___1_carry__2_n_0
    SLICE_X16Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.903 r  operator/A0_inferred__6/i___1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.903    operator/A0_inferred__6/i___1_carry__3_n_0
    SLICE_X16Y132        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212    11.115 r  operator/A0_inferred__6/i___1_carry__4/O[1]
                         net (fo=9, routed)           0.595    11.710    operator/SelFunctionTable5/O14[2]
    SLICE_X23Y131        LUT6 (Prop_lut6_I5_O)        0.155    11.865 r  operator/SelFunctionTable5/qP5_c2[1]_i_2/O
                         net (fo=1, routed)           0.553    12.418    operator/SelFunctionTable5/qP5_c2[1]_i_2_n_0
    SLICE_X23Y130        LUT6 (Prop_lut6_I2_O)        0.053    12.471 r  operator/SelFunctionTable5/qP5_c2[1]_i_1/O
                         net (fo=27, routed)          0.531    13.002    operator/SelFunctionTable5_n_0
    SLICE_X21Y130        LUT4 (Prop_lut4_I2_O)        0.053    13.055 r  operator/betaw4_c10__1_carry_i_5/O
                         net (fo=1, routed)           0.000    13.055    operator/betaw4_c10__1_carry_i_5_n_0
    SLICE_X21Y130        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313    13.368 r  operator/betaw4_c10__1_carry/CO[3]
                         net (fo=1, routed)           0.000    13.368    operator/betaw4_c10__1_carry_n_0
    SLICE_X21Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    13.426 r  operator/betaw4_c10__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.426    operator/betaw4_c10__1_carry__0_n_0
    SLICE_X21Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    13.484 r  operator/betaw4_c10__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.484    operator/betaw4_c10__1_carry__1_n_0
    SLICE_X21Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    13.542 r  operator/betaw4_c10__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.542    operator/betaw4_c10__1_carry__2_n_0
    SLICE_X21Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    13.600 r  operator/betaw4_c10__1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.600    operator/betaw4_c10__1_carry__3_n_0
    SLICE_X21Y135        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.146    13.746 f  operator/betaw4_c10__1_carry__4/O[0]
                         net (fo=8, routed)           0.456    14.202    operator/SelFunctionTable4/O15[1]
    SLICE_X23Y135        LUT6 (Prop_lut6_I0_O)        0.155    14.357 r  operator/SelFunctionTable4/qP4_c2[0]_i_6/O
                         net (fo=1, routed)           0.000    14.357    operator/SelFunctionTable4/qP4_c2[0]_i_6_n_0
    SLICE_X23Y135        MUXF7 (Prop_muxf7_I1_O)      0.129    14.486 r  operator/SelFunctionTable4/qP4_c2_reg[0]_i_4/O
                         net (fo=1, routed)           0.294    14.780    operator/SelFunctionTable4/qP4_c2_reg[0]_i_4_n_0
    SLICE_X23Y136        LUT6 (Prop_lut6_I4_O)        0.153    14.933 r  operator/SelFunctionTable4/qP4_c2[0]_i_1/O
                         net (fo=26, routed)          0.585    15.519    operator/SelFunctionTable4_n_3
    SLICE_X23Y134        LUT5 (Prop_lut5_I2_O)        0.053    15.572 r  operator/absq4D_c2[10]_i_1/O
                         net (fo=1, routed)           0.000    15.572    operator/absq4D_c1[10]
    SLICE_X23Y134        FDRE                                         r  operator/absq4D_c2_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=214, unset)          1.338    11.338    operator/clk
    SLICE_X23Y134        FDRE                                         r  operator/absq4D_c2_reg[10]/C
                         clock pessimism              0.082    11.420    
                         clock uncertainty           -0.035    11.385    
    SLICE_X23Y134        FDRE (Setup_fdre_C_D)        0.035    11.420    operator/absq4D_c2_reg[10]
  -------------------------------------------------------------------
                         required time                         11.420    
                         arrival time                         -15.572    
  -------------------------------------------------------------------
                         slack                                 -4.152    





Clock Frequency: 100 MHz
Clock Period: 10.00000000000000000000 ns
Worst Negative Slack (WNS): -4.152 ns
