m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/home/Documents/Fpga_proj/q_5_30/simulation/modelsim
vq_5_30
Z1 !s110 1571508007
!i10b 1
!s100 ?WE>=jF5>D:QiBmARmhbI1
Il?nXO9QWm[g3PmoEA68N73
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
w1571508005
8C:/Users/home/Documents/Fpga_proj/q_5_30/q_5_30.v
FC:/Users/home/Documents/Fpga_proj/q_5_30/q_5_30.v
L0 1
Z3 OV;L;10.5b;63
r1
!s85 0
31
Z4 !s108 1571508007.000000
!s107 C:/Users/home/Documents/Fpga_proj/q_5_30/q_5_30.v|
!s90 -##implicit##push_minusfile_path##|C:/Users/home/Documents/Fpga_proj/moore_binary_counter/simulation/modelsim/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|-O0|-vlog01compat|-work|work|+incdir+C:/Users/home/Documents/Fpga_proj/q_5_30|C:/Users/home/Documents/Fpga_proj/q_5_30/q_5_30.v|
Z5 !s101 -O0 -O0
!i113 1
o-O0 -O0 -vlog01compat -work work
!s92 -O0 -O0 -vlog01compat -work work +incdir+C:/Users/home/Documents/Fpga_proj/q_5_30
Z6 tDisableOpt 1 CvgOpt 0
vq_5_30_tb
R1
!i10b 1
!s100 aJI8;l2kEZoWV8O<@2DHb0
IZ;OJ3W0TGjj6[9RTe7iUZ1
R2
R0
w1571506766
8C:/Users/home/Documents/Fpga_proj/q_5_30/q_5_30_tb.v
FC:/Users/home/Documents/Fpga_proj/q_5_30/q_5_30_tb.v
L0 1
R3
r1
!s85 0
31
R4
!s107 C:/Users/home/Documents/Fpga_proj/q_5_30/q_5_30_tb.v|
!s90 -##implicit##push_minusfile_path##|C:/Users/home/Documents/Fpga_proj/moore_binary_counter/simulation/modelsim/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|-O0|-work|work|C:/Users/home/Documents/Fpga_proj/q_5_30/q_5_30_tb.v|
R5
!i113 1
o-O0 -O0 -work work
R6
